Analysis & Synthesis report for CalculatorVHDL
Tue Oct 17 16:41:29 2023
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |CalculatorVHDL|FSM:FSM|current_state
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for User Entity Instance: Top-level Entity: |CalculatorVHDL
 14. Parameter Settings for User Entity Instance: FSM:FSM
 15. Parameter Settings for User Entity Instance: SignDetectorPreview:SignDetectorPreviewA
 16. Parameter Settings for User Entity Instance: SignDetectorPreview:SignDetectorPreviewA|BinaryAdderAndSubtractor:adder
 17. Parameter Settings for User Entity Instance: SignDetectorPreview:SignDetectorPreviewB
 18. Parameter Settings for User Entity Instance: SignDetectorPreview:SignDetectorPreviewB|BinaryAdderAndSubtractor:adder
 19. Parameter Settings for User Entity Instance: BinaryToBCDConverterPreviewA:BinaryToBCDConverterPreviewA
 20. Parameter Settings for User Entity Instance: BinaryToBCDConverterPreviewB:BinaryToBCDConverterPreviewB
 21. Parameter Settings for User Entity Instance: MUX18to3_Result:MUX_Result
 22. Parameter Settings for User Entity Instance: MUX18to3_Remainder:MUX_Remainder
 23. Parameter Settings for User Entity Instance: BinaryAdderAndSubtractor:Adder
 24. Parameter Settings for User Entity Instance: BinaryAdderAndSubtractor:Subtractor
 25. Parameter Settings for User Entity Instance: BinaryMultiplier:Multiplier
 26. Parameter Settings for User Entity Instance: BinaryDivider:Divider
 27. Parameter Settings for User Entity Instance: SignDetector:SignDetect_Adder
 28. Parameter Settings for User Entity Instance: SignDetector:SignDetect_Adder|BinaryAdderAndSubtractor:adder
 29. Parameter Settings for User Entity Instance: SignDetector:SignDetect_Subtractor
 30. Parameter Settings for User Entity Instance: SignDetector:SignDetect_Subtractor|BinaryAdderAndSubtractor:adder
 31. Parameter Settings for User Entity Instance: BinaryToBCDConverterADD:BinaryToBCDConverter_Adder
 32. Parameter Settings for User Entity Instance: BinaryToBCDConverterSUB:BinaryToBCDConverter_Subtractor
 33. Parameter Settings for User Entity Instance: BinaryToBCDConverterMUL:BinaryToBCDConverter_Multiplier
 34. Parameter Settings for User Entity Instance: BinaryToBCDConverterDIV:BinaryToBCDConverter_Divider
 35. Parameter Settings for User Entity Instance: BCDto7Segment:BCD_DIGIT_1
 36. Parameter Settings for User Entity Instance: BCDto7Segment:BCD_DIGIT_2
 37. Parameter Settings for User Entity Instance: BCDto7Segment:BCD_DIGIT_3
 38. Parameter Settings for User Entity Instance: BCDto7Segment:BCD_DIGIT_4
 39. Parameter Settings for User Entity Instance: BCDto7Segment:BCD_DIGIT_5
 40. Parameter Settings for User Entity Instance: BCDto7Segment:BCD_DIGIT_6
 41. Parameter Settings for Inferred Entity Instance: BinaryToBCDConverterMUL:BinaryToBCDConverter_Multiplier|lpm_divide:Mod0
 42. Parameter Settings for Inferred Entity Instance: BinaryToBCDConverterADD:BinaryToBCDConverter_Adder|lpm_divide:Mod0
 43. Parameter Settings for Inferred Entity Instance: BinaryToBCDConverterSUB:BinaryToBCDConverter_Subtractor|lpm_divide:Mod0
 44. Parameter Settings for Inferred Entity Instance: BinaryToBCDConverterPreviewA:BinaryToBCDConverterPreviewA|lpm_divide:Mod0
 45. Parameter Settings for Inferred Entity Instance: BinaryToBCDConverterMUL:BinaryToBCDConverter_Multiplier|lpm_divide:Div0
 46. Parameter Settings for Inferred Entity Instance: BinaryToBCDConverterMUL:BinaryToBCDConverter_Multiplier|lpm_divide:Mod1
 47. Parameter Settings for Inferred Entity Instance: BinaryToBCDConverterADD:BinaryToBCDConverter_Adder|lpm_divide:Div0
 48. Parameter Settings for Inferred Entity Instance: BinaryToBCDConverterADD:BinaryToBCDConverter_Adder|lpm_divide:Mod1
 49. Parameter Settings for Inferred Entity Instance: BinaryToBCDConverterSUB:BinaryToBCDConverter_Subtractor|lpm_divide:Div0
 50. Parameter Settings for Inferred Entity Instance: BinaryToBCDConverterSUB:BinaryToBCDConverter_Subtractor|lpm_divide:Mod1
 51. Parameter Settings for Inferred Entity Instance: BinaryToBCDConverterPreviewA:BinaryToBCDConverterPreviewA|lpm_divide:Div0
 52. Parameter Settings for Inferred Entity Instance: BinaryToBCDConverterPreviewA:BinaryToBCDConverterPreviewA|lpm_divide:Mod1
 53. Parameter Settings for Inferred Entity Instance: BinaryToBCDConverterPreviewB:BinaryToBCDConverterPreviewB|lpm_divide:Mod0
 54. Parameter Settings for Inferred Entity Instance: BinaryToBCDConverterPreviewB:BinaryToBCDConverterPreviewB|lpm_divide:Div0
 55. Parameter Settings for Inferred Entity Instance: BinaryToBCDConverterPreviewB:BinaryToBCDConverterPreviewB|lpm_divide:Mod1
 56. Port Connectivity Checks: "SignDetector:SignDetect_Adder|BinaryAdderAndSubtractor:adder"
 57. Port Connectivity Checks: "BinaryAdderAndSubtractor:Subtractor"
 58. Port Connectivity Checks: "BinaryAdderAndSubtractor:Adder"
 59. Port Connectivity Checks: "MUX18to3_Remainder:MUX_Remainder"
 60. Port Connectivity Checks: "SignDetectorPreview:SignDetectorPreviewA|BinaryAdderAndSubtractor:adder"
 61. Post-Synthesis Netlist Statistics for Top Partition
 62. Elapsed Time Per Partition
 63. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Oct 17 16:41:29 2023       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; CalculatorVHDL                              ;
; Top-level Entity Name              ; CalculatorVHDL                              ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 781                                         ;
;     Total combinational functions  ; 735                                         ;
;     Dedicated logic registers      ; 291                                         ;
; Total registers                    ; 291                                         ;
; Total pins                         ; 59                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; CalculatorVHDL     ; CalculatorVHDL     ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                              ;
+-----------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path        ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                   ; Library ;
+-----------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------+---------+
; SignDetectorPreview.vhd                 ; yes             ; User VHDL File               ; C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/SignDetectorPreview.vhd                 ;         ;
; SignDetector.vhd                        ; yes             ; User VHDL File               ; C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/SignDetector.vhd                        ;         ;
; OperatorSelector.vhd                    ; yes             ; User VHDL File               ; C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/OperatorSelector.vhd                    ;         ;
; MUX18to3_Result.vhd                     ; yes             ; User VHDL File               ; C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/MUX18to3_Result.vhd                     ;         ;
; MUX18to3_Remainder.vhd                  ; yes             ; User VHDL File               ; C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/MUX18to3_Remainder.vhd                  ;         ;
; FullAdder.vhd                           ; yes             ; User VHDL File               ; C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/FullAdder.vhd                           ;         ;
; FSM.vhd                                 ; yes             ; User VHDL File               ; C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/FSM.vhd                                 ;         ;
; CalculatorVHDL.vhd                      ; yes             ; User VHDL File               ; C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/CalculatorVHDL.vhd                      ;         ;
; BinaryToBCDConverterSUB.vhd             ; yes             ; User VHDL File               ; C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/BinaryToBCDConverterSUB.vhd             ;         ;
; BinaryToBCDConverterPreviewOperator.vhd ; yes             ; User VHDL File               ; C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/BinaryToBCDConverterPreviewOperator.vhd ;         ;
; BinaryToBCDConverterPreviewB.vhd        ; yes             ; User VHDL File               ; C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/BinaryToBCDConverterPreviewB.vhd        ;         ;
; BinaryToBCDConverterPreviewA.vhd        ; yes             ; User VHDL File               ; C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/BinaryToBCDConverterPreviewA.vhd        ;         ;
; BinaryToBCDConverterMUL.vhd             ; yes             ; User VHDL File               ; C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/BinaryToBCDConverterMUL.vhd             ;         ;
; BinaryToBCDConverterDIV.vhd             ; yes             ; User VHDL File               ; C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/BinaryToBCDConverterDIV.vhd             ;         ;
; BinaryToBCDConverterADD.vhd             ; yes             ; User VHDL File               ; C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/BinaryToBCDConverterADD.vhd             ;         ;
; BinaryMultiplier.vhd                    ; yes             ; User VHDL File               ; C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/BinaryMultiplier.vhd                    ;         ;
; BinaryDivider.vhd                       ; yes             ; User VHDL File               ; C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/BinaryDivider.vhd                       ;         ;
; BinaryAdderAndSubtractor.vhd            ; yes             ; User VHDL File               ; C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/BinaryAdderAndSubtractor.vhd            ;         ;
; BCDto7Segment.vhd                       ; yes             ; User VHDL File               ; C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/BCDto7Segment.vhd                       ;         ;
; lpm_divide.tdf                          ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_divide.tdf                          ;         ;
; abs_divider.inc                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/abs_divider.inc                         ;         ;
; sign_div_unsign.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sign_div_unsign.inc                     ;         ;
; aglobal201.inc                          ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                          ;         ;
; db/lpm_divide_2nl.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/db/lpm_divide_2nl.tdf                   ;         ;
; db/sign_div_unsign_1nh.tdf              ; yes             ; Auto-Generated Megafunction  ; C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/db/sign_div_unsign_1nh.tdf              ;         ;
; db/alt_u_div_cke.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/db/alt_u_div_cke.tdf                    ;         ;
; db/add_sub_t3c.tdf                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/db/add_sub_t3c.tdf                      ;         ;
; db/add_sub_u3c.tdf                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/db/add_sub_u3c.tdf                      ;         ;
; db/lpm_divide_akl.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/db/lpm_divide_akl.tdf                   ;         ;
; db/sign_div_unsign_9kh.tdf              ; yes             ; Auto-Generated Megafunction  ; C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/db/sign_div_unsign_9kh.tdf              ;         ;
; db/alt_u_div_see.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/db/alt_u_div_see.tdf                    ;         ;
; db/lpm_divide_itl.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/db/lpm_divide_itl.tdf                   ;         ;
; db/sign_div_unsign_klh.tdf              ; yes             ; Auto-Generated Megafunction  ; C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/db/sign_div_unsign_klh.tdf              ;         ;
; db/alt_u_div_ihe.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/db/alt_u_div_ihe.tdf                    ;         ;
; db/lpm_divide_6sl.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/db/lpm_divide_6sl.tdf                   ;         ;
; db/sign_div_unsign_8kh.tdf              ; yes             ; Auto-Generated Megafunction  ; C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/db/sign_div_unsign_8kh.tdf              ;         ;
; db/alt_u_div_qee.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/db/alt_u_div_qee.tdf                    ;         ;
+-----------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 781       ;
;                                             ;           ;
; Total combinational functions               ; 735       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 189       ;
;     -- 3 input functions                    ; 209       ;
;     -- <=2 input functions                  ; 337       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 532       ;
;     -- arithmetic mode                      ; 203       ;
;                                             ;           ;
; Total registers                             ; 291       ;
;     -- Dedicated logic registers            ; 291       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 59        ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; CLK~input ;
; Maximum fan-out                             ; 288       ;
; Total fan-out                               ; 2942      ;
; Average fan-out                             ; 2.57      ;
+---------------------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+
; Compilation Hierarchy Node                                                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                       ; Entity Name                         ; Library Name ;
+------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+
; |CalculatorVHDL                                                              ; 735 (1)             ; 291 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 59   ; 0            ; 0          ; |CalculatorVHDL                                                                                                                                                           ; CalculatorVHDL                      ; work         ;
;    |BCDto7Segment:BCD_DIGIT_1|                                               ; 7 (7)               ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|BCDto7Segment:BCD_DIGIT_1                                                                                                                                 ; BCDto7Segment                       ; work         ;
;    |BCDto7Segment:BCD_DIGIT_2|                                               ; 7 (7)               ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|BCDto7Segment:BCD_DIGIT_2                                                                                                                                 ; BCDto7Segment                       ; work         ;
;    |BCDto7Segment:BCD_DIGIT_3|                                               ; 7 (7)               ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|BCDto7Segment:BCD_DIGIT_3                                                                                                                                 ; BCDto7Segment                       ; work         ;
;    |BCDto7Segment:BCD_DIGIT_4|                                               ; 7 (7)               ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|BCDto7Segment:BCD_DIGIT_4                                                                                                                                 ; BCDto7Segment                       ; work         ;
;    |BCDto7Segment:BCD_DIGIT_5|                                               ; 7 (7)               ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|BCDto7Segment:BCD_DIGIT_5                                                                                                                                 ; BCDto7Segment                       ; work         ;
;    |BCDto7Segment:BCD_DIGIT_6|                                               ; 7 (7)               ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|BCDto7Segment:BCD_DIGIT_6                                                                                                                                 ; BCDto7Segment                       ; work         ;
;    |BinaryAdderAndSubtractor:Adder|                                          ; 10 (1)              ; 10 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|BinaryAdderAndSubtractor:Adder                                                                                                                            ; BinaryAdderAndSubtractor            ; work         ;
;       |FullAdder:FA0|                                                        ; 1 (1)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|BinaryAdderAndSubtractor:Adder|FullAdder:FA0                                                                                                              ; FullAdder                           ; work         ;
;       |FullAdder:\FA_gen:1:FAi|                                              ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|BinaryAdderAndSubtractor:Adder|FullAdder:\FA_gen:1:FAi                                                                                                    ; FullAdder                           ; work         ;
;       |FullAdder:\FA_gen:2:FAi|                                              ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|BinaryAdderAndSubtractor:Adder|FullAdder:\FA_gen:2:FAi                                                                                                    ; FullAdder                           ; work         ;
;       |FullAdder:\FA_gen:3:FAi|                                              ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|BinaryAdderAndSubtractor:Adder|FullAdder:\FA_gen:3:FAi                                                                                                    ; FullAdder                           ; work         ;
;       |FullAdder:\FA_gen:4:FAi|                                              ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|BinaryAdderAndSubtractor:Adder|FullAdder:\FA_gen:4:FAi                                                                                                    ; FullAdder                           ; work         ;
;    |BinaryAdderAndSubtractor:Subtractor|                                     ; 11 (1)              ; 10 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|BinaryAdderAndSubtractor:Subtractor                                                                                                                       ; BinaryAdderAndSubtractor            ; work         ;
;       |FullAdder:FA0|                                                        ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|BinaryAdderAndSubtractor:Subtractor|FullAdder:FA0                                                                                                         ; FullAdder                           ; work         ;
;       |FullAdder:\FA_gen:1:FAi|                                              ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|BinaryAdderAndSubtractor:Subtractor|FullAdder:\FA_gen:1:FAi                                                                                               ; FullAdder                           ; work         ;
;       |FullAdder:\FA_gen:2:FAi|                                              ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|BinaryAdderAndSubtractor:Subtractor|FullAdder:\FA_gen:2:FAi                                                                                               ; FullAdder                           ; work         ;
;       |FullAdder:\FA_gen:3:FAi|                                              ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|BinaryAdderAndSubtractor:Subtractor|FullAdder:\FA_gen:3:FAi                                                                                               ; FullAdder                           ; work         ;
;       |FullAdder:\FA_gen:4:FAi|                                              ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|BinaryAdderAndSubtractor:Subtractor|FullAdder:\FA_gen:4:FAi                                                                                               ; FullAdder                           ; work         ;
;    |BinaryMultiplier:Multiplier|                                             ; 87 (87)             ; 79 (79)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|BinaryMultiplier:Multiplier                                                                                                                               ; BinaryMultiplier                    ; work         ;
;    |BinaryToBCDConverterADD:BinaryToBCDConverter_Adder|                      ; 46 (9)              ; 14 (14)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|BinaryToBCDConverterADD:BinaryToBCDConverter_Adder                                                                                                        ; BinaryToBCDConverterADD             ; work         ;
;       |lpm_divide:Div0|                                                      ; 17 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|BinaryToBCDConverterADD:BinaryToBCDConverter_Adder|lpm_divide:Div0                                                                                        ; lpm_divide                          ; work         ;
;          |lpm_divide_6sl:auto_generated|                                     ; 17 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|BinaryToBCDConverterADD:BinaryToBCDConverter_Adder|lpm_divide:Div0|lpm_divide_6sl:auto_generated                                                          ; lpm_divide_6sl                      ; work         ;
;             |sign_div_unsign_8kh:divider|                                    ; 17 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|BinaryToBCDConverterADD:BinaryToBCDConverter_Adder|lpm_divide:Div0|lpm_divide_6sl:auto_generated|sign_div_unsign_8kh:divider                              ; sign_div_unsign_8kh                 ; work         ;
;                |alt_u_div_qee:divider|                                       ; 17 (17)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|BinaryToBCDConverterADD:BinaryToBCDConverter_Adder|lpm_divide:Div0|lpm_divide_6sl:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_qee:divider        ; alt_u_div_qee                       ; work         ;
;       |lpm_divide:Mod0|                                                      ; 20 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|BinaryToBCDConverterADD:BinaryToBCDConverter_Adder|lpm_divide:Mod0                                                                                        ; lpm_divide                          ; work         ;
;          |lpm_divide_akl:auto_generated|                                     ; 20 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|BinaryToBCDConverterADD:BinaryToBCDConverter_Adder|lpm_divide:Mod0|lpm_divide_akl:auto_generated                                                          ; lpm_divide_akl                      ; work         ;
;             |sign_div_unsign_9kh:divider|                                    ; 20 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|BinaryToBCDConverterADD:BinaryToBCDConverter_Adder|lpm_divide:Mod0|lpm_divide_akl:auto_generated|sign_div_unsign_9kh:divider                              ; sign_div_unsign_9kh                 ; work         ;
;                |alt_u_div_see:divider|                                       ; 20 (20)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|BinaryToBCDConverterADD:BinaryToBCDConverter_Adder|lpm_divide:Mod0|lpm_divide_akl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_see:divider        ; alt_u_div_see                       ; work         ;
;    |BinaryToBCDConverterMUL:BinaryToBCDConverter_Multiplier|                 ; 307 (13)            ; 18 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|BinaryToBCDConverterMUL:BinaryToBCDConverter_Multiplier                                                                                                   ; BinaryToBCDConverterMUL             ; work         ;
;       |lpm_divide:Div0|                                                      ; 82 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|BinaryToBCDConverterMUL:BinaryToBCDConverter_Multiplier|lpm_divide:Div0                                                                                   ; lpm_divide                          ; work         ;
;          |lpm_divide_itl:auto_generated|                                     ; 82 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|BinaryToBCDConverterMUL:BinaryToBCDConverter_Multiplier|lpm_divide:Div0|lpm_divide_itl:auto_generated                                                     ; lpm_divide_itl                      ; work         ;
;             |sign_div_unsign_klh:divider|                                    ; 82 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|BinaryToBCDConverterMUL:BinaryToBCDConverter_Multiplier|lpm_divide:Div0|lpm_divide_itl:auto_generated|sign_div_unsign_klh:divider                         ; sign_div_unsign_klh                 ; work         ;
;                |alt_u_div_ihe:divider|                                       ; 82 (82)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|BinaryToBCDConverterMUL:BinaryToBCDConverter_Multiplier|lpm_divide:Div0|lpm_divide_itl:auto_generated|sign_div_unsign_klh:divider|alt_u_div_ihe:divider   ; alt_u_div_ihe                       ; work         ;
;       |lpm_divide:Mod0|                                                      ; 130 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|BinaryToBCDConverterMUL:BinaryToBCDConverter_Multiplier|lpm_divide:Mod0                                                                                   ; lpm_divide                          ; work         ;
;          |lpm_divide_2nl:auto_generated|                                     ; 130 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|BinaryToBCDConverterMUL:BinaryToBCDConverter_Multiplier|lpm_divide:Mod0|lpm_divide_2nl:auto_generated                                                     ; lpm_divide_2nl                      ; work         ;
;             |sign_div_unsign_1nh:divider|                                    ; 130 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|BinaryToBCDConverterMUL:BinaryToBCDConverter_Multiplier|lpm_divide:Mod0|lpm_divide_2nl:auto_generated|sign_div_unsign_1nh:divider                         ; sign_div_unsign_1nh                 ; work         ;
;                |alt_u_div_cke:divider|                                       ; 130 (130)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|BinaryToBCDConverterMUL:BinaryToBCDConverter_Multiplier|lpm_divide:Mod0|lpm_divide_2nl:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_cke:divider   ; alt_u_div_cke                       ; work         ;
;       |lpm_divide:Mod1|                                                      ; 82 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|BinaryToBCDConverterMUL:BinaryToBCDConverter_Multiplier|lpm_divide:Mod1                                                                                   ; lpm_divide                          ; work         ;
;          |lpm_divide_2nl:auto_generated|                                     ; 82 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|BinaryToBCDConverterMUL:BinaryToBCDConverter_Multiplier|lpm_divide:Mod1|lpm_divide_2nl:auto_generated                                                     ; lpm_divide_2nl                      ; work         ;
;             |sign_div_unsign_1nh:divider|                                    ; 82 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|BinaryToBCDConverterMUL:BinaryToBCDConverter_Multiplier|lpm_divide:Mod1|lpm_divide_2nl:auto_generated|sign_div_unsign_1nh:divider                         ; sign_div_unsign_1nh                 ; work         ;
;                |alt_u_div_cke:divider|                                       ; 82 (82)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|BinaryToBCDConverterMUL:BinaryToBCDConverter_Multiplier|lpm_divide:Mod1|lpm_divide_2nl:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_cke:divider   ; alt_u_div_cke                       ; work         ;
;    |BinaryToBCDConverterPreviewA:BinaryToBCDConverterPreviewA|               ; 39 (2)              ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|BinaryToBCDConverterPreviewA:BinaryToBCDConverterPreviewA                                                                                                 ; BinaryToBCDConverterPreviewA        ; work         ;
;       |lpm_divide:Div0|                                                      ; 17 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|BinaryToBCDConverterPreviewA:BinaryToBCDConverterPreviewA|lpm_divide:Div0                                                                                 ; lpm_divide                          ; work         ;
;          |lpm_divide_6sl:auto_generated|                                     ; 17 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|BinaryToBCDConverterPreviewA:BinaryToBCDConverterPreviewA|lpm_divide:Div0|lpm_divide_6sl:auto_generated                                                   ; lpm_divide_6sl                      ; work         ;
;             |sign_div_unsign_8kh:divider|                                    ; 17 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|BinaryToBCDConverterPreviewA:BinaryToBCDConverterPreviewA|lpm_divide:Div0|lpm_divide_6sl:auto_generated|sign_div_unsign_8kh:divider                       ; sign_div_unsign_8kh                 ; work         ;
;                |alt_u_div_qee:divider|                                       ; 17 (17)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|BinaryToBCDConverterPreviewA:BinaryToBCDConverterPreviewA|lpm_divide:Div0|lpm_divide_6sl:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_qee:divider ; alt_u_div_qee                       ; work         ;
;       |lpm_divide:Mod0|                                                      ; 20 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|BinaryToBCDConverterPreviewA:BinaryToBCDConverterPreviewA|lpm_divide:Mod0                                                                                 ; lpm_divide                          ; work         ;
;          |lpm_divide_akl:auto_generated|                                     ; 20 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|BinaryToBCDConverterPreviewA:BinaryToBCDConverterPreviewA|lpm_divide:Mod0|lpm_divide_akl:auto_generated                                                   ; lpm_divide_akl                      ; work         ;
;             |sign_div_unsign_9kh:divider|                                    ; 20 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|BinaryToBCDConverterPreviewA:BinaryToBCDConverterPreviewA|lpm_divide:Mod0|lpm_divide_akl:auto_generated|sign_div_unsign_9kh:divider                       ; sign_div_unsign_9kh                 ; work         ;
;                |alt_u_div_see:divider|                                       ; 20 (20)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|BinaryToBCDConverterPreviewA:BinaryToBCDConverterPreviewA|lpm_divide:Mod0|lpm_divide_akl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_see:divider ; alt_u_div_see                       ; work         ;
;    |BinaryToBCDConverterPreviewB:BinaryToBCDConverterPreviewB|               ; 39 (2)              ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|BinaryToBCDConverterPreviewB:BinaryToBCDConverterPreviewB                                                                                                 ; BinaryToBCDConverterPreviewB        ; work         ;
;       |lpm_divide:Div0|                                                      ; 17 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|BinaryToBCDConverterPreviewB:BinaryToBCDConverterPreviewB|lpm_divide:Div0                                                                                 ; lpm_divide                          ; work         ;
;          |lpm_divide_6sl:auto_generated|                                     ; 17 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|BinaryToBCDConverterPreviewB:BinaryToBCDConverterPreviewB|lpm_divide:Div0|lpm_divide_6sl:auto_generated                                                   ; lpm_divide_6sl                      ; work         ;
;             |sign_div_unsign_8kh:divider|                                    ; 17 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|BinaryToBCDConverterPreviewB:BinaryToBCDConverterPreviewB|lpm_divide:Div0|lpm_divide_6sl:auto_generated|sign_div_unsign_8kh:divider                       ; sign_div_unsign_8kh                 ; work         ;
;                |alt_u_div_qee:divider|                                       ; 17 (17)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|BinaryToBCDConverterPreviewB:BinaryToBCDConverterPreviewB|lpm_divide:Div0|lpm_divide_6sl:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_qee:divider ; alt_u_div_qee                       ; work         ;
;       |lpm_divide:Mod0|                                                      ; 20 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|BinaryToBCDConverterPreviewB:BinaryToBCDConverterPreviewB|lpm_divide:Mod0                                                                                 ; lpm_divide                          ; work         ;
;          |lpm_divide_akl:auto_generated|                                     ; 20 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|BinaryToBCDConverterPreviewB:BinaryToBCDConverterPreviewB|lpm_divide:Mod0|lpm_divide_akl:auto_generated                                                   ; lpm_divide_akl                      ; work         ;
;             |sign_div_unsign_9kh:divider|                                    ; 20 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|BinaryToBCDConverterPreviewB:BinaryToBCDConverterPreviewB|lpm_divide:Mod0|lpm_divide_akl:auto_generated|sign_div_unsign_9kh:divider                       ; sign_div_unsign_9kh                 ; work         ;
;                |alt_u_div_see:divider|                                       ; 20 (20)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|BinaryToBCDConverterPreviewB:BinaryToBCDConverterPreviewB|lpm_divide:Mod0|lpm_divide_akl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_see:divider ; alt_u_div_see                       ; work         ;
;    |BinaryToBCDConverterPreviewOperator:BinaryToBCDConverterPreviewOperator| ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|BinaryToBCDConverterPreviewOperator:BinaryToBCDConverterPreviewOperator                                                                                   ; BinaryToBCDConverterPreviewOperator ; work         ;
;    |BinaryToBCDConverterSUB:BinaryToBCDConverter_Subtractor|                 ; 46 (9)              ; 14 (14)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|BinaryToBCDConverterSUB:BinaryToBCDConverter_Subtractor                                                                                                   ; BinaryToBCDConverterSUB             ; work         ;
;       |lpm_divide:Div0|                                                      ; 17 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|BinaryToBCDConverterSUB:BinaryToBCDConverter_Subtractor|lpm_divide:Div0                                                                                   ; lpm_divide                          ; work         ;
;          |lpm_divide_6sl:auto_generated|                                     ; 17 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|BinaryToBCDConverterSUB:BinaryToBCDConverter_Subtractor|lpm_divide:Div0|lpm_divide_6sl:auto_generated                                                     ; lpm_divide_6sl                      ; work         ;
;             |sign_div_unsign_8kh:divider|                                    ; 17 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|BinaryToBCDConverterSUB:BinaryToBCDConverter_Subtractor|lpm_divide:Div0|lpm_divide_6sl:auto_generated|sign_div_unsign_8kh:divider                         ; sign_div_unsign_8kh                 ; work         ;
;                |alt_u_div_qee:divider|                                       ; 17 (17)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|BinaryToBCDConverterSUB:BinaryToBCDConverter_Subtractor|lpm_divide:Div0|lpm_divide_6sl:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_qee:divider   ; alt_u_div_qee                       ; work         ;
;       |lpm_divide:Mod0|                                                      ; 20 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|BinaryToBCDConverterSUB:BinaryToBCDConverter_Subtractor|lpm_divide:Mod0                                                                                   ; lpm_divide                          ; work         ;
;          |lpm_divide_akl:auto_generated|                                     ; 20 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|BinaryToBCDConverterSUB:BinaryToBCDConverter_Subtractor|lpm_divide:Mod0|lpm_divide_akl:auto_generated                                                     ; lpm_divide_akl                      ; work         ;
;             |sign_div_unsign_9kh:divider|                                    ; 20 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|BinaryToBCDConverterSUB:BinaryToBCDConverter_Subtractor|lpm_divide:Mod0|lpm_divide_akl:auto_generated|sign_div_unsign_9kh:divider                         ; sign_div_unsign_9kh                 ; work         ;
;                |alt_u_div_see:divider|                                       ; 20 (20)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|BinaryToBCDConverterSUB:BinaryToBCDConverter_Subtractor|lpm_divide:Mod0|lpm_divide_akl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_see:divider   ; alt_u_div_see                       ; work         ;
;    |FSM:FSM|                                                                 ; 4 (4)               ; 18 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|FSM:FSM                                                                                                                                                   ; FSM                                 ; work         ;
;    |MUX18to3_Remainder:MUX_Remainder|                                        ; 13 (13)             ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|MUX18to3_Remainder:MUX_Remainder                                                                                                                          ; MUX18to3_Remainder                  ; work         ;
;    |MUX18to3_Result:MUX_Result|                                              ; 39 (39)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|MUX18to3_Result:MUX_Result                                                                                                                                ; MUX18to3_Result                     ; work         ;
;    |OperatorSelector:OperatorSelector|                                       ; 3 (3)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|OperatorSelector:OperatorSelector                                                                                                                         ; OperatorSelector                    ; work         ;
;    |SignDetector:SignDetect_Adder|                                           ; 12 (4)              ; 8 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|SignDetector:SignDetect_Adder                                                                                                                             ; SignDetector                        ; work         ;
;       |BinaryAdderAndSubtractor:adder|                                       ; 8 (0)               ; 8 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|SignDetector:SignDetect_Adder|BinaryAdderAndSubtractor:adder                                                                                              ; BinaryAdderAndSubtractor            ; work         ;
;          |FullAdder:FA0|                                                     ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|SignDetector:SignDetect_Adder|BinaryAdderAndSubtractor:adder|FullAdder:FA0                                                                                ; FullAdder                           ; work         ;
;          |FullAdder:\FA_gen:1:FAi|                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|SignDetector:SignDetect_Adder|BinaryAdderAndSubtractor:adder|FullAdder:\FA_gen:1:FAi                                                                      ; FullAdder                           ; work         ;
;          |FullAdder:\FA_gen:2:FAi|                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|SignDetector:SignDetect_Adder|BinaryAdderAndSubtractor:adder|FullAdder:\FA_gen:2:FAi                                                                      ; FullAdder                           ; work         ;
;          |FullAdder:\FA_gen:3:FAi|                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|SignDetector:SignDetect_Adder|BinaryAdderAndSubtractor:adder|FullAdder:\FA_gen:3:FAi                                                                      ; FullAdder                           ; work         ;
;          |FullAdder:\FA_gen:4:FAi|                                           ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|SignDetector:SignDetect_Adder|BinaryAdderAndSubtractor:adder|FullAdder:\FA_gen:4:FAi                                                                      ; FullAdder                           ; work         ;
;    |SignDetector:SignDetect_Subtractor|                                      ; 12 (4)              ; 8 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|SignDetector:SignDetect_Subtractor                                                                                                                        ; SignDetector                        ; work         ;
;       |BinaryAdderAndSubtractor:adder|                                       ; 8 (0)               ; 8 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|SignDetector:SignDetect_Subtractor|BinaryAdderAndSubtractor:adder                                                                                         ; BinaryAdderAndSubtractor            ; work         ;
;          |FullAdder:FA0|                                                     ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|SignDetector:SignDetect_Subtractor|BinaryAdderAndSubtractor:adder|FullAdder:FA0                                                                           ; FullAdder                           ; work         ;
;          |FullAdder:\FA_gen:1:FAi|                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|SignDetector:SignDetect_Subtractor|BinaryAdderAndSubtractor:adder|FullAdder:\FA_gen:1:FAi                                                                 ; FullAdder                           ; work         ;
;          |FullAdder:\FA_gen:2:FAi|                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|SignDetector:SignDetect_Subtractor|BinaryAdderAndSubtractor:adder|FullAdder:\FA_gen:2:FAi                                                                 ; FullAdder                           ; work         ;
;          |FullAdder:\FA_gen:3:FAi|                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|SignDetector:SignDetect_Subtractor|BinaryAdderAndSubtractor:adder|FullAdder:\FA_gen:3:FAi                                                                 ; FullAdder                           ; work         ;
;          |FullAdder:\FA_gen:4:FAi|                                           ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|SignDetector:SignDetect_Subtractor|BinaryAdderAndSubtractor:adder|FullAdder:\FA_gen:4:FAi                                                                 ; FullAdder                           ; work         ;
;    |SignDetectorPreview:SignDetectorPreviewA|                                ; 12 (4)              ; 8 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|SignDetectorPreview:SignDetectorPreviewA                                                                                                                  ; SignDetectorPreview                 ; work         ;
;       |BinaryAdderAndSubtractor:adder|                                       ; 8 (0)               ; 8 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|SignDetectorPreview:SignDetectorPreviewA|BinaryAdderAndSubtractor:adder                                                                                   ; BinaryAdderAndSubtractor            ; work         ;
;          |FullAdder:FA0|                                                     ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|SignDetectorPreview:SignDetectorPreviewA|BinaryAdderAndSubtractor:adder|FullAdder:FA0                                                                     ; FullAdder                           ; work         ;
;          |FullAdder:\FA_gen:1:FAi|                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|SignDetectorPreview:SignDetectorPreviewA|BinaryAdderAndSubtractor:adder|FullAdder:\FA_gen:1:FAi                                                           ; FullAdder                           ; work         ;
;          |FullAdder:\FA_gen:2:FAi|                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|SignDetectorPreview:SignDetectorPreviewA|BinaryAdderAndSubtractor:adder|FullAdder:\FA_gen:2:FAi                                                           ; FullAdder                           ; work         ;
;          |FullAdder:\FA_gen:3:FAi|                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|SignDetectorPreview:SignDetectorPreviewA|BinaryAdderAndSubtractor:adder|FullAdder:\FA_gen:3:FAi                                                           ; FullAdder                           ; work         ;
;          |FullAdder:\FA_gen:4:FAi|                                           ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|SignDetectorPreview:SignDetectorPreviewA|BinaryAdderAndSubtractor:adder|FullAdder:\FA_gen:4:FAi                                                           ; FullAdder                           ; work         ;
;    |SignDetectorPreview:SignDetectorPreviewB|                                ; 12 (4)              ; 8 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|SignDetectorPreview:SignDetectorPreviewB                                                                                                                  ; SignDetectorPreview                 ; work         ;
;       |BinaryAdderAndSubtractor:adder|                                       ; 8 (0)               ; 8 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|SignDetectorPreview:SignDetectorPreviewB|BinaryAdderAndSubtractor:adder                                                                                   ; BinaryAdderAndSubtractor            ; work         ;
;          |FullAdder:FA0|                                                     ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|SignDetectorPreview:SignDetectorPreviewB|BinaryAdderAndSubtractor:adder|FullAdder:FA0                                                                     ; FullAdder                           ; work         ;
;          |FullAdder:\FA_gen:1:FAi|                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|SignDetectorPreview:SignDetectorPreviewB|BinaryAdderAndSubtractor:adder|FullAdder:\FA_gen:1:FAi                                                           ; FullAdder                           ; work         ;
;          |FullAdder:\FA_gen:2:FAi|                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|SignDetectorPreview:SignDetectorPreviewB|BinaryAdderAndSubtractor:adder|FullAdder:\FA_gen:2:FAi                                                           ; FullAdder                           ; work         ;
;          |FullAdder:\FA_gen:3:FAi|                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|SignDetectorPreview:SignDetectorPreviewB|BinaryAdderAndSubtractor:adder|FullAdder:\FA_gen:3:FAi                                                           ; FullAdder                           ; work         ;
;          |FullAdder:\FA_gen:4:FAi|                                           ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CalculatorVHDL|SignDetectorPreview:SignDetectorPreviewB|BinaryAdderAndSubtractor:adder|FullAdder:\FA_gen:4:FAi                                                           ; FullAdder                           ; work         ;
+------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------+
; State Machine - |CalculatorVHDL|FSM:FSM|current_state                                                      ;
+----------------------------+------------------------+----------------------------+-------------------------+
; Name                       ; current_state.FINISHED ; current_state.GET_OPERATOR ; current_state.GET_AandB ;
+----------------------------+------------------------+----------------------------+-------------------------+
; current_state.GET_AandB    ; 0                      ; 0                          ; 0                       ;
; current_state.GET_OPERATOR ; 0                      ; 1                          ; 1                       ;
; current_state.FINISHED     ; 1                      ; 0                          ; 1                       ;
+----------------------------+------------------------+----------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                             ;
+------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+
; Register name                                                                            ; Reason for Removal                                                                                  ;
+------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+
; BinaryToBCDConverterDIV:BinaryToBCDConverter_Divider|BCD_digit_2[1]                      ; Stuck at GND due to stuck port data_in                                                              ;
; BinaryToBCDConverterDIV:BinaryToBCDConverter_Divider|BCD_digit_2[0]                      ; Stuck at VCC due to stuck port data_in                                                              ;
; BinaryToBCDConverterDIV:BinaryToBCDConverter_Divider|BCD_digit_3[2,3]                    ; Stuck at VCC due to stuck port data_in                                                              ;
; BinaryToBCDConverterDIV:BinaryToBCDConverter_Divider|BCD_digit_3[0,1]                    ; Stuck at GND due to stuck port data_in                                                              ;
; BinaryToBCDConverterDIV:BinaryToBCDConverter_Divider|BCD_digit_4[2,3]                    ; Stuck at VCC due to stuck port data_in                                                              ;
; BinaryToBCDConverterDIV:BinaryToBCDConverter_Divider|BCD_digit_4[1]                      ; Stuck at GND due to stuck port data_in                                                              ;
; BinaryToBCDConverterDIV:BinaryToBCDConverter_Divider|BCD_digit_4[0]                      ; Stuck at VCC due to stuck port data_in                                                              ;
; BinaryToBCDConverterDIV:BinaryToBCDConverter_Divider|BCD_digit_5[2,3]                    ; Stuck at VCC due to stuck port data_in                                                              ;
; BinaryToBCDConverterDIV:BinaryToBCDConverter_Divider|BCD_digit_5[1]                      ; Stuck at GND due to stuck port data_in                                                              ;
; BinaryToBCDConverterDIV:BinaryToBCDConverter_Divider|BCD_digit_5[0]                      ; Stuck at VCC due to stuck port data_in                                                              ;
; BinaryToBCDConverterDIV:BinaryToBCDConverter_Divider|BCD_digit_6[2,3]                    ; Stuck at VCC due to stuck port data_in                                                              ;
; BinaryToBCDConverterDIV:BinaryToBCDConverter_Divider|BCD_digit_6[0,1]                    ; Stuck at GND due to stuck port data_in                                                              ;
; BinaryToBCDConverterDIV:BinaryToBCDConverter_Divider|BCD_digit_2[2,3]                    ; Stuck at VCC due to stuck port data_in                                                              ;
; BinaryToBCDConverterDIV:BinaryToBCDConverter_Divider|BCD_digit_1[0]                      ; Stuck at VCC due to stuck port data_in                                                              ;
; BinaryToBCDConverterDIV:BinaryToBCDConverter_Divider|BCD_digit_1[1]                      ; Stuck at GND due to stuck port data_in                                                              ;
; BinaryToBCDConverterDIV:BinaryToBCDConverter_Divider|BCD_digit_1[2,3]                    ; Stuck at VCC due to stuck port data_in                                                              ;
; BinaryToBCDConverterMUL:BinaryToBCDConverter_Multiplier|BCD_digit_3[3]                   ; Stuck at VCC due to stuck port data_in                                                              ;
; BinaryToBCDConverterSUB:BinaryToBCDConverter_Subtractor|BCD_digit_3[3]                   ; Stuck at VCC due to stuck port data_in                                                              ;
; BinaryToBCDConverterADD:BinaryToBCDConverter_Adder|BCD_digit_3[3]                        ; Stuck at VCC due to stuck port data_in                                                              ;
; BinaryToBCDConverterPreviewOperator:BinaryToBCDConverterPreviewOperator|BCD_digit_1[2,3] ; Stuck at GND due to stuck port data_in                                                              ;
; BinaryToBCDConverterPreviewB:BinaryToBCDConverterPreviewB|BCD_digit_3[3]                 ; Stuck at VCC due to stuck port data_in                                                              ;
; BinaryToBCDConverterPreviewB:BinaryToBCDConverterPreviewB|BCD_digit_3[2]                 ; Stuck at GND due to stuck port data_in                                                              ;
; BinaryToBCDConverterPreviewB:BinaryToBCDConverterPreviewB|BCD_digit_3[1]                 ; Stuck at VCC due to stuck port data_in                                                              ;
; BinaryToBCDConverterPreviewA:BinaryToBCDConverterPreviewA|BCD_digit_3[3]                 ; Stuck at VCC due to stuck port data_in                                                              ;
; BinaryToBCDConverterPreviewA:BinaryToBCDConverterPreviewA|BCD_digit_3[2]                 ; Stuck at GND due to stuck port data_in                                                              ;
; BinaryToBCDConverterPreviewA:BinaryToBCDConverterPreviewA|BCD_digit_3[1]                 ; Stuck at VCC due to stuck port data_in                                                              ;
; BinaryToBCDConverterMUL:BinaryToBCDConverter_Multiplier|BCD_digit_3[1]                   ; Merged with BinaryToBCDConverterMUL:BinaryToBCDConverter_Multiplier|BCD_digit_3[2]                  ;
; BinaryToBCDConverterSUB:BinaryToBCDConverter_Subtractor|BCD_digit_3[1]                   ; Merged with BinaryToBCDConverterSUB:BinaryToBCDConverter_Subtractor|BCD_digit_3[2]                  ;
; BinaryToBCDConverterADD:BinaryToBCDConverter_Adder|BCD_digit_3[1]                        ; Merged with BinaryToBCDConverterADD:BinaryToBCDConverter_Adder|BCD_digit_3[2]                       ;
; SignDetector:SignDetect_Subtractor|BinaryAdderAndSubtractor:adder|FullAdder:FA0|s        ; Merged with SignDetector:SignDetect_Subtractor|BinaryAdderAndSubtractor:adder|FullAdder:FA0|c       ;
; SignDetector:SignDetect_Adder|BinaryAdderAndSubtractor:adder|FullAdder:FA0|s             ; Merged with SignDetector:SignDetect_Adder|BinaryAdderAndSubtractor:adder|FullAdder:FA0|c            ;
; SignDetectorPreview:SignDetectorPreviewB|BinaryAdderAndSubtractor:adder|FullAdder:FA0|s  ; Merged with SignDetectorPreview:SignDetectorPreviewB|BinaryAdderAndSubtractor:adder|FullAdder:FA0|c ;
; SignDetectorPreview:SignDetectorPreviewA|BinaryAdderAndSubtractor:adder|FullAdder:FA0|s  ; Merged with SignDetectorPreview:SignDetectorPreviewA|BinaryAdderAndSubtractor:adder|FullAdder:FA0|c ;
; MUX18to3_Result:MUX_Result|BCD_TO_SEGMENT_3_temp[3]                                      ; Merged with MUX18to3_Remainder:MUX_Remainder|BCD_TO_SEGMENT_6_temp[3]                               ;
; BinaryToBCDConverterPreviewA:BinaryToBCDConverterPreviewA|signal_integer2[2]             ; Stuck at GND due to stuck port data_in                                                              ;
; BinaryToBCDConverterSUB:BinaryToBCDConverter_Subtractor|signal_integer2[2]               ; Stuck at GND due to stuck port data_in                                                              ;
; BinaryToBCDConverterADD:BinaryToBCDConverter_Adder|signal_integer2[2]                    ; Stuck at GND due to stuck port data_in                                                              ;
; BinaryToBCDConverterPreviewA:BinaryToBCDConverterPreviewA|signal_integer2[3]             ; Stuck at GND due to stuck port data_in                                                              ;
; BinaryToBCDConverterSUB:BinaryToBCDConverter_Subtractor|signal_integer2[3]               ; Stuck at GND due to stuck port data_in                                                              ;
; BinaryToBCDConverterADD:BinaryToBCDConverter_Adder|signal_integer2[3]                    ; Stuck at GND due to stuck port data_in                                                              ;
; BinaryToBCDConverterPreviewB:BinaryToBCDConverterPreviewB|signal_integer2[2,3]           ; Stuck at GND due to stuck port data_in                                                              ;
; BinaryToBCDConverterPreviewA:BinaryToBCDConverterPreviewA|BCD_digit_2[2,3]               ; Stuck at GND due to stuck port data_in                                                              ;
; BinaryToBCDConverterPreviewB:BinaryToBCDConverterPreviewB|BCD_digit_2[2,3]               ; Stuck at GND due to stuck port data_in                                                              ;
; BinaryToBCDConverterSUB:BinaryToBCDConverter_Subtractor|BCD_digit_3[2]                   ; Merged with BinaryToBCDConverterSUB:BinaryToBCDConverter_Subtractor|BCD_digit_2[2]                  ;
; BinaryToBCDConverterSUB:BinaryToBCDConverter_Subtractor|BCD_digit_2[3]                   ; Merged with BinaryToBCDConverterSUB:BinaryToBCDConverter_Subtractor|BCD_digit_2[2]                  ;
; BinaryToBCDConverterADD:BinaryToBCDConverter_Adder|BCD_digit_3[2]                        ; Merged with BinaryToBCDConverterADD:BinaryToBCDConverter_Adder|BCD_digit_2[2]                       ;
; BinaryToBCDConverterADD:BinaryToBCDConverter_Adder|BCD_digit_2[3]                        ; Merged with BinaryToBCDConverterADD:BinaryToBCDConverter_Adder|BCD_digit_2[2]                       ;
; Total Number of Removed Registers = 59                                                   ;                                                                                                     ;
+------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                         ;
+------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------+
; Register name                                                                ; Reason for Removal        ; Registers Removed due to This Register                                   ;
+------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------+
; BinaryToBCDConverterPreviewA:BinaryToBCDConverterPreviewA|signal_integer2[2] ; Stuck at GND              ; BinaryToBCDConverterPreviewA:BinaryToBCDConverterPreviewA|BCD_digit_2[2] ;
;                                                                              ; due to stuck port data_in ;                                                                          ;
; BinaryToBCDConverterPreviewA:BinaryToBCDConverterPreviewA|signal_integer2[3] ; Stuck at GND              ; BinaryToBCDConverterPreviewA:BinaryToBCDConverterPreviewA|BCD_digit_2[3] ;
;                                                                              ; due to stuck port data_in ;                                                                          ;
; BinaryToBCDConverterPreviewB:BinaryToBCDConverterPreviewB|signal_integer2[2] ; Stuck at GND              ; BinaryToBCDConverterPreviewB:BinaryToBCDConverterPreviewB|BCD_digit_2[2] ;
;                                                                              ; due to stuck port data_in ;                                                                          ;
; BinaryToBCDConverterPreviewB:BinaryToBCDConverterPreviewB|signal_integer2[3] ; Stuck at GND              ; BinaryToBCDConverterPreviewB:BinaryToBCDConverterPreviewB|BCD_digit_2[3] ;
;                                                                              ; due to stuck port data_in ;                                                                          ;
+------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 291   ;
; Number of registers using Synchronous Clear  ; 43    ;
; Number of registers using Synchronous Load   ; 12    ;
; Number of registers using Asynchronous Clear ; 72    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 153   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |CalculatorVHDL|BinaryMultiplier:Multiplier|data_B[1]                     ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |CalculatorVHDL|BinaryMultiplier:Multiplier|data_R[7]                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |CalculatorVHDL|BinaryMultiplier:Multiplier|data_A[2]                     ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |CalculatorVHDL|MUX18to3_Remainder:MUX_Remainder|BCD_TO_SEGMENT_5_temp[3] ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |CalculatorVHDL|MUX18to3_Remainder:MUX_Remainder|BCD_TO_SEGMENT_6_temp[0] ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; Yes        ; |CalculatorVHDL|MUX18to3_Result:MUX_Result|BCD_TO_SEGMENT_1_temp[3]       ;
; 8:1                ; 5 bits    ; 25 LEs        ; 15 LEs               ; 10 LEs                 ; Yes        ; |CalculatorVHDL|MUX18to3_Result:MUX_Result|BCD_TO_SEGMENT_3_temp[0]       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |CalculatorVHDL ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; N              ; 5     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: FSM:FSM ;
+----------------+-------+-----------------------------+
; Parameter Name ; Value ; Type                        ;
+----------------+-------+-----------------------------+
; n              ; 5     ; Signed Integer              ;
+----------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SignDetectorPreview:SignDetectorPreviewA ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 5     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SignDetectorPreview:SignDetectorPreviewA|BinaryAdderAndSubtractor:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; n              ; 5     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SignDetectorPreview:SignDetectorPreviewB ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 5     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SignDetectorPreview:SignDetectorPreviewB|BinaryAdderAndSubtractor:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; n              ; 5     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BinaryToBCDConverterPreviewA:BinaryToBCDConverterPreviewA ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; n              ; 5     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BinaryToBCDConverterPreviewB:BinaryToBCDConverterPreviewB ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; n              ; 5     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MUX18to3_Result:MUX_Result ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; n              ; 5     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MUX18to3_Remainder:MUX_Remainder ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; n              ; 5     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BinaryAdderAndSubtractor:Adder ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; n              ; 5     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BinaryAdderAndSubtractor:Subtractor ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; n              ; 5     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BinaryMultiplier:Multiplier ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; n              ; 5     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BinaryDivider:Divider ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; n              ; 5     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SignDetector:SignDetect_Adder ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; n              ; 5     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SignDetector:SignDetect_Adder|BinaryAdderAndSubtractor:adder ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; n              ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SignDetector:SignDetect_Subtractor ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; n              ; 5     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SignDetector:SignDetect_Subtractor|BinaryAdderAndSubtractor:adder ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; n              ; 5     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BinaryToBCDConverterADD:BinaryToBCDConverter_Adder ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; n              ; 5     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BinaryToBCDConverterSUB:BinaryToBCDConverter_Subtractor ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; n              ; 5     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BinaryToBCDConverterMUL:BinaryToBCDConverter_Multiplier ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; n              ; 5     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BinaryToBCDConverterDIV:BinaryToBCDConverter_Divider ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; n              ; 5     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BCDto7Segment:BCD_DIGIT_1 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; n              ; 5     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BCDto7Segment:BCD_DIGIT_2 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; n              ; 5     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BCDto7Segment:BCD_DIGIT_3 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; n              ; 5     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BCDto7Segment:BCD_DIGIT_4 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; n              ; 5     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BCDto7Segment:BCD_DIGIT_5 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; n              ; 5     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BCDto7Segment:BCD_DIGIT_6 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; n              ; 5     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: BinaryToBCDConverterMUL:BinaryToBCDConverter_Multiplier|lpm_divide:Mod0 ;
+------------------------+----------------+--------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                           ;
+------------------------+----------------+--------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                                        ;
; LPM_WIDTHD             ; 10             ; Untyped                                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                        ;
; CBXI_PARAMETER         ; lpm_divide_2nl ; Untyped                                                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                 ;
+------------------------+----------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: BinaryToBCDConverterADD:BinaryToBCDConverter_Adder|lpm_divide:Mod0 ;
+------------------------+----------------+---------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                      ;
+------------------------+----------------+---------------------------------------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                                                   ;
; LPM_WIDTHD             ; 5              ; Untyped                                                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                   ;
; CBXI_PARAMETER         ; lpm_divide_akl ; Untyped                                                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                            ;
+------------------------+----------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: BinaryToBCDConverterSUB:BinaryToBCDConverter_Subtractor|lpm_divide:Mod0 ;
+------------------------+----------------+--------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                           ;
+------------------------+----------------+--------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                                                        ;
; LPM_WIDTHD             ; 5              ; Untyped                                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                        ;
; CBXI_PARAMETER         ; lpm_divide_akl ; Untyped                                                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                 ;
+------------------------+----------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: BinaryToBCDConverterPreviewA:BinaryToBCDConverterPreviewA|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                             ;
+------------------------+----------------+----------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                                                          ;
; LPM_WIDTHD             ; 5              ; Untyped                                                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                          ;
; CBXI_PARAMETER         ; lpm_divide_akl ; Untyped                                                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                   ;
+------------------------+----------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: BinaryToBCDConverterMUL:BinaryToBCDConverter_Multiplier|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                           ;
+------------------------+----------------+--------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                                        ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                        ;
; CBXI_PARAMETER         ; lpm_divide_itl ; Untyped                                                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                 ;
+------------------------+----------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: BinaryToBCDConverterMUL:BinaryToBCDConverter_Multiplier|lpm_divide:Mod1 ;
+------------------------+----------------+--------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                           ;
+------------------------+----------------+--------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                                        ;
; LPM_WIDTHD             ; 10             ; Untyped                                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                        ;
; CBXI_PARAMETER         ; lpm_divide_2nl ; Untyped                                                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                 ;
+------------------------+----------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: BinaryToBCDConverterADD:BinaryToBCDConverter_Adder|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                      ;
+------------------------+----------------+---------------------------------------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                                                   ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                   ;
; CBXI_PARAMETER         ; lpm_divide_6sl ; Untyped                                                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                            ;
+------------------------+----------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: BinaryToBCDConverterADD:BinaryToBCDConverter_Adder|lpm_divide:Mod1 ;
+------------------------+----------------+---------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                      ;
+------------------------+----------------+---------------------------------------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                                                   ;
; LPM_WIDTHD             ; 5              ; Untyped                                                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                   ;
; CBXI_PARAMETER         ; lpm_divide_akl ; Untyped                                                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                            ;
+------------------------+----------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: BinaryToBCDConverterSUB:BinaryToBCDConverter_Subtractor|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                           ;
+------------------------+----------------+--------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                                                        ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                        ;
; CBXI_PARAMETER         ; lpm_divide_6sl ; Untyped                                                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                 ;
+------------------------+----------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: BinaryToBCDConverterSUB:BinaryToBCDConverter_Subtractor|lpm_divide:Mod1 ;
+------------------------+----------------+--------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                           ;
+------------------------+----------------+--------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                                                        ;
; LPM_WIDTHD             ; 5              ; Untyped                                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                        ;
; CBXI_PARAMETER         ; lpm_divide_akl ; Untyped                                                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                 ;
+------------------------+----------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: BinaryToBCDConverterPreviewA:BinaryToBCDConverterPreviewA|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                             ;
+------------------------+----------------+----------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                                                          ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                          ;
; CBXI_PARAMETER         ; lpm_divide_6sl ; Untyped                                                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                   ;
+------------------------+----------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: BinaryToBCDConverterPreviewA:BinaryToBCDConverterPreviewA|lpm_divide:Mod1 ;
+------------------------+----------------+----------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                             ;
+------------------------+----------------+----------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                                                          ;
; LPM_WIDTHD             ; 5              ; Untyped                                                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                          ;
; CBXI_PARAMETER         ; lpm_divide_akl ; Untyped                                                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                   ;
+------------------------+----------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: BinaryToBCDConverterPreviewB:BinaryToBCDConverterPreviewB|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                             ;
+------------------------+----------------+----------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                                                          ;
; LPM_WIDTHD             ; 5              ; Untyped                                                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                          ;
; CBXI_PARAMETER         ; lpm_divide_akl ; Untyped                                                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                   ;
+------------------------+----------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: BinaryToBCDConverterPreviewB:BinaryToBCDConverterPreviewB|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                             ;
+------------------------+----------------+----------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                                                          ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                          ;
; CBXI_PARAMETER         ; lpm_divide_6sl ; Untyped                                                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                   ;
+------------------------+----------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: BinaryToBCDConverterPreviewB:BinaryToBCDConverterPreviewB|lpm_divide:Mod1 ;
+------------------------+----------------+----------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                             ;
+------------------------+----------------+----------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                                                          ;
; LPM_WIDTHD             ; 5              ; Untyped                                                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                          ;
; CBXI_PARAMETER         ; lpm_divide_akl ; Untyped                                                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                   ;
+------------------------+----------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SignDetector:SignDetect_Adder|BinaryAdderAndSubtractor:adder"                          ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; b[4..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; m       ; Input  ; Info     ; Stuck at GND                                                                        ;
; enable  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; c       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; v       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; done    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BinaryAdderAndSubtractor:Subtractor"                                                ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; m    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; c    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BinaryAdderAndSubtractor:Adder"                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; m    ; Input  ; Info     ; Stuck at GND                                                                        ;
; c    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "MUX18to3_Remainder:MUX_Remainder" ;
+-----------------------+-------+----------+-------------------+
; Port                  ; Type  ; Severity ; Details           ;
+-----------------------+-------+----------+-------------------+
; bcd_digit_4_add[1..0] ; Input ; Info     ; Stuck at VCC      ;
; bcd_digit_4_add[3]    ; Input ; Info     ; Stuck at VCC      ;
; bcd_digit_4_add[2]    ; Input ; Info     ; Stuck at GND      ;
; bcd_digit_5_add[1..0] ; Input ; Info     ; Stuck at VCC      ;
; bcd_digit_5_add[3]    ; Input ; Info     ; Stuck at VCC      ;
; bcd_digit_5_add[2]    ; Input ; Info     ; Stuck at GND      ;
; bcd_digit_6_add[1..0] ; Input ; Info     ; Stuck at VCC      ;
; bcd_digit_6_add[3]    ; Input ; Info     ; Stuck at VCC      ;
; bcd_digit_6_add[2]    ; Input ; Info     ; Stuck at GND      ;
; bcd_digit_4_sub[1..0] ; Input ; Info     ; Stuck at VCC      ;
; bcd_digit_4_sub[3]    ; Input ; Info     ; Stuck at VCC      ;
; bcd_digit_4_sub[2]    ; Input ; Info     ; Stuck at GND      ;
; bcd_digit_5_sub[1..0] ; Input ; Info     ; Stuck at VCC      ;
; bcd_digit_5_sub[3]    ; Input ; Info     ; Stuck at VCC      ;
; bcd_digit_5_sub[2]    ; Input ; Info     ; Stuck at GND      ;
; bcd_digit_6_sub[1..0] ; Input ; Info     ; Stuck at VCC      ;
; bcd_digit_6_sub[3]    ; Input ; Info     ; Stuck at VCC      ;
; bcd_digit_6_sub[2]    ; Input ; Info     ; Stuck at GND      ;
; bcd_digit_4_mul[1..0] ; Input ; Info     ; Stuck at VCC      ;
; bcd_digit_4_mul[3]    ; Input ; Info     ; Stuck at VCC      ;
; bcd_digit_4_mul[2]    ; Input ; Info     ; Stuck at GND      ;
; bcd_digit_5_mul[1..0] ; Input ; Info     ; Stuck at VCC      ;
; bcd_digit_5_mul[3]    ; Input ; Info     ; Stuck at VCC      ;
; bcd_digit_5_mul[2]    ; Input ; Info     ; Stuck at GND      ;
; bcd_digit_6_mul[1..0] ; Input ; Info     ; Stuck at VCC      ;
; bcd_digit_6_mul[3]    ; Input ; Info     ; Stuck at VCC      ;
; bcd_digit_6_mul[2]    ; Input ; Info     ; Stuck at GND      ;
+-----------------------+-------+----------+-------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SignDetectorPreview:SignDetectorPreviewA|BinaryAdderAndSubtractor:adder"              ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; a      ; Input  ; Info     ; Stuck at GND                                                                        ;
; m      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; c      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; v      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; done   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 59                          ;
; cycloneiii_ff         ; 291                         ;
;     CLR               ; 5                           ;
;     CLR SCLR          ; 1                           ;
;     ENA               ; 75                          ;
;     ENA CLR           ; 24                          ;
;     ENA CLR SCLR      ; 42                          ;
;     ENA SLD           ; 12                          ;
;     plain             ; 132                         ;
; cycloneiii_lcell_comb ; 736                         ;
;     arith             ; 203                         ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 67                          ;
;         3 data inputs ; 133                         ;
;     normal            ; 533                         ;
;         0 data inputs ; 36                          ;
;         1 data inputs ; 17                          ;
;         2 data inputs ; 215                         ;
;         3 data inputs ; 76                          ;
;         4 data inputs ; 189                         ;
;                       ;                             ;
; Max LUT depth         ; 18.20                       ;
; Average LUT depth     ; 7.55                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Tue Oct 17 16:41:04 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CalculatorVHDL -c CalculatorVHDL
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file signdetectorpreview.vhd
    Info (12022): Found design unit 1: SignDetectorPreview-Structural File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/SignDetectorPreview.vhd Line: 14
    Info (12023): Found entity 1: SignDetectorPreview File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/SignDetectorPreview.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file signdetector.vhd
    Info (12022): Found design unit 1: SignDetector-Structural File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/SignDetector.vhd Line: 14
    Info (12023): Found entity 1: SignDetector File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/SignDetector.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file operatorselector.vhd
    Info (12022): Found design unit 1: OperatorSelector-Behavioral File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/OperatorSelector.vhd Line: 13
    Info (12023): Found entity 1: OperatorSelector File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/OperatorSelector.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mux18to3_result.vhd
    Info (12022): Found design unit 1: MUX18to3_Result-Behavioral File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/MUX18to3_Result.vhd Line: 40
    Info (12023): Found entity 1: MUX18to3_Result File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/MUX18to3_Result.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux18to3_remainder.vhd
    Info (12022): Found design unit 1: MUX18to3_Remainder-Behavioral File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/MUX18to3_Remainder.vhd Line: 40
    Info (12023): Found entity 1: MUX18to3_Remainder File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/MUX18to3_Remainder.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file fulladder.vhd
    Info (12022): Found design unit 1: FullAdder-Structural File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/FullAdder.vhd Line: 10
    Info (12023): Found entity 1: FullAdder File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/FullAdder.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file fsm.vhd
    Info (12022): Found design unit 1: FSM-Behavioral File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/FSM.vhd Line: 16
    Info (12023): Found entity 1: FSM File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/FSM.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file calculatorvhdl.vhd
    Info (12022): Found design unit 1: CalculatorVHDL-Structural File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/CalculatorVHDL.vhd Line: 18
    Info (12023): Found entity 1: CalculatorVHDL File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/CalculatorVHDL.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file binarytobcdconvertersub.vhd
    Info (12022): Found design unit 1: BinaryToBCDConverterSUB-Structural File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/BinaryToBCDConverterSUB.vhd Line: 20
    Info (12023): Found entity 1: BinaryToBCDConverterSUB File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/BinaryToBCDConverterSUB.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file binarytobcdconverterpreviewoperator.vhd
    Info (12022): Found design unit 1: BinaryToBCDConverterPreviewOperator-Structural File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/BinaryToBCDConverterPreviewOperator.vhd Line: 12
    Info (12023): Found entity 1: BinaryToBCDConverterPreviewOperator File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/BinaryToBCDConverterPreviewOperator.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file binarytobcdconverterpreviewb.vhd
    Info (12022): Found design unit 1: BinaryToBCDConverterPreviewB-Structural File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/BinaryToBCDConverterPreviewB.vhd Line: 19
    Info (12023): Found entity 1: BinaryToBCDConverterPreviewB File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/BinaryToBCDConverterPreviewB.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file binarytobcdconverterpreviewa.vhd
    Info (12022): Found design unit 1: BinaryToBCDConverterPreviewA-Structural File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/BinaryToBCDConverterPreviewA.vhd Line: 19
    Info (12023): Found entity 1: BinaryToBCDConverterPreviewA File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/BinaryToBCDConverterPreviewA.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file binarytobcdconvertermul.vhd
    Info (12022): Found design unit 1: BinaryToBCDConverterMUL-Structural File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/BinaryToBCDConverterMUL.vhd Line: 19
    Info (12023): Found entity 1: BinaryToBCDConverterMUL File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/BinaryToBCDConverterMUL.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file binarytobcdconverterdiv.vhd
    Info (12022): Found design unit 1: BinaryToBCDConverterDIV-Structural File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/BinaryToBCDConverterDIV.vhd Line: 25
    Info (12023): Found entity 1: BinaryToBCDConverterDIV File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/BinaryToBCDConverterDIV.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file binarytobcdconverteradd.vhd
    Info (12022): Found design unit 1: BinaryToBCDConverterADD-Structural File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/BinaryToBCDConverterADD.vhd Line: 20
    Info (12023): Found entity 1: BinaryToBCDConverterADD File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/BinaryToBCDConverterADD.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file binarymultiplier.vhd
    Info (12022): Found design unit 1: BinaryMultiplier-Behavioral File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/BinaryMultiplier.vhd Line: 17
    Info (12023): Found entity 1: BinaryMultiplier File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/BinaryMultiplier.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file binarydivider.vhd
    Info (12022): Found design unit 1: BinaryDivider-Behavioral File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/BinaryDivider.vhd Line: 21
    Info (12023): Found entity 1: BinaryDivider File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/BinaryDivider.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file binaryadderandsubtractor.vhd
    Info (12022): Found design unit 1: BinaryAdderAndSubtractor-Structural File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/BinaryAdderAndSubtractor.vhd Line: 18
    Info (12023): Found entity 1: BinaryAdderAndSubtractor File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/BinaryAdderAndSubtractor.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file bcdto7segment.vhd
    Info (12022): Found design unit 1: BCDto7Segment-data_process File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/BCDto7Segment.vhd Line: 12
    Info (12023): Found entity 1: BCDto7Segment File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/BCDto7Segment.vhd Line: 4
Info (12127): Elaborating entity "CalculatorVHDL" for the top level hierarchy
Info (12129): Elaborating entity "FSM" using architecture "A:behavioral" for hierarchy "FSM:FSM" File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/CalculatorVHDL.vhd Line: 49
Info (12129): Elaborating entity "SignDetectorPreview" using architecture "A:structural" for hierarchy "SignDetectorPreview:SignDetectorPreviewA" File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/CalculatorVHDL.vhd Line: 62
Warning (10540): VHDL Signal Declaration warning at SignDetectorPreview.vhd(16): used explicit default value for signal "zero" because signal was never assigned a value File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/SignDetectorPreview.vhd Line: 16
Info (12129): Elaborating entity "BinaryAdderAndSubtractor" using architecture "A:structural" for hierarchy "SignDetectorPreview:SignDetectorPreviewA|BinaryAdderAndSubtractor:adder" File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/SignDetectorPreview.vhd Line: 19
Warning (10541): VHDL Signal Declaration warning at BinaryAdderAndSubtractor.vhd(12): used implicit default value for signal "c" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/BinaryAdderAndSubtractor.vhd Line: 12
Info (12128): Elaborating entity "FullAdder" for hierarchy "SignDetectorPreview:SignDetectorPreviewA|BinaryAdderAndSubtractor:adder|FullAdder:FA0" File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/BinaryAdderAndSubtractor.vhd Line: 27
Warning (10492): VHDL Process Statement warning at FullAdder.vhd(14): signal "enable_fulladder" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/FullAdder.vhd Line: 14
Info (12129): Elaborating entity "BinaryToBCDConverterPreviewA" using architecture "A:structural" for hierarchy "BinaryToBCDConverterPreviewA:BinaryToBCDConverterPreviewA" File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/CalculatorVHDL.vhd Line: 78
Info (12129): Elaborating entity "BinaryToBCDConverterPreviewB" using architecture "A:structural" for hierarchy "BinaryToBCDConverterPreviewB:BinaryToBCDConverterPreviewB" File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/CalculatorVHDL.vhd Line: 88
Info (12129): Elaborating entity "BinaryToBCDConverterPreviewOperator" using architecture "A:structural" for hierarchy "BinaryToBCDConverterPreviewOperator:BinaryToBCDConverterPreviewOperator" File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/CalculatorVHDL.vhd Line: 97
Info (12129): Elaborating entity "MUX18to3_Result" using architecture "A:behavioral" for hierarchy "MUX18to3_Result:MUX_Result" File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/CalculatorVHDL.vhd Line: 104
Info (12129): Elaborating entity "MUX18to3_Remainder" using architecture "A:behavioral" for hierarchy "MUX18to3_Remainder:MUX_Remainder" File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/CalculatorVHDL.vhd Line: 133
Info (12129): Elaborating entity "OperatorSelector" using architecture "A:behavioral" for hierarchy "OperatorSelector:OperatorSelector" File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/CalculatorVHDL.vhd Line: 202
Info (12129): Elaborating entity "BinaryMultiplier" using architecture "A:behavioral" for hierarchy "BinaryMultiplier:Multiplier" File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/CalculatorVHDL.vhd Line: 237
Warning (10036): Verilog HDL or VHDL warning at BinaryMultiplier.vhd(21): object "p_done" assigned a value but never read File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/BinaryMultiplier.vhd Line: 21
Info (12129): Elaborating entity "BinaryDivider" using architecture "A:behavioral" for hierarchy "BinaryDivider:Divider" File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/CalculatorVHDL.vhd Line: 248
Warning (10540): VHDL Signal Declaration warning at BinaryDivider.vhd(24): used explicit default value for signal "s_start" because signal was never assigned a value File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/BinaryDivider.vhd Line: 24
Warning (10036): Verilog HDL or VHDL warning at BinaryDivider.vhd(25): object "p_done" assigned a value but never read File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/BinaryDivider.vhd Line: 25
Warning (10492): VHDL Process Statement warning at BinaryDivider.vhd(37): signal "Divisor" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/BinaryDivider.vhd Line: 37
Warning (10631): VHDL Process Statement warning at BinaryDivider.vhd(34): inferring latch(es) for signal or variable "ERR", which holds its previous value in one or more paths through the process File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/BinaryDivider.vhd Line: 34
Warning (10631): VHDL Process Statement warning at BinaryDivider.vhd(34): inferring latch(es) for signal or variable "DONE", which holds its previous value in one or more paths through the process File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/BinaryDivider.vhd Line: 34
Info (10041): Inferred latch for "DONE" at BinaryDivider.vhd(34) File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/BinaryDivider.vhd Line: 34
Info (10041): Inferred latch for "ERR" at BinaryDivider.vhd(34) File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/BinaryDivider.vhd Line: 34
Info (12129): Elaborating entity "SignDetector" using architecture "A:structural" for hierarchy "SignDetector:SignDetect_Adder" File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/CalculatorVHDL.vhd Line: 264
Warning (10540): VHDL Signal Declaration warning at SignDetector.vhd(16): used explicit default value for signal "plusone" because signal was never assigned a value File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/SignDetector.vhd Line: 16
Info (12129): Elaborating entity "BinaryToBCDConverterADD" using architecture "A:structural" for hierarchy "BinaryToBCDConverterADD:BinaryToBCDConverter_Adder" File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/CalculatorVHDL.vhd Line: 281
Info (12129): Elaborating entity "BinaryToBCDConverterSUB" using architecture "A:structural" for hierarchy "BinaryToBCDConverterSUB:BinaryToBCDConverter_Subtractor" File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/CalculatorVHDL.vhd Line: 291
Info (12129): Elaborating entity "BinaryToBCDConverterMUL" using architecture "A:structural" for hierarchy "BinaryToBCDConverterMUL:BinaryToBCDConverter_Multiplier" File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/CalculatorVHDL.vhd Line: 301
Info (12129): Elaborating entity "BinaryToBCDConverterDIV" using architecture "A:structural" for hierarchy "BinaryToBCDConverterDIV:BinaryToBCDConverter_Divider" File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/CalculatorVHDL.vhd Line: 310
Info (12129): Elaborating entity "BCDto7Segment" using architecture "A:data_process" for hierarchy "BCDto7Segment:BCD_DIGIT_1" File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/CalculatorVHDL.vhd Line: 327
Info (278001): Inferred 15 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "BinaryToBCDConverterMUL:BinaryToBCDConverter_Multiplier|Mod0" File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/BinaryToBCDConverterMUL.vhd Line: 31
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "BinaryToBCDConverterADD:BinaryToBCDConverter_Adder|Mod0" File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/BinaryToBCDConverterADD.vhd Line: 32
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "BinaryToBCDConverterSUB:BinaryToBCDConverter_Subtractor|Mod0" File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/BinaryToBCDConverterSUB.vhd Line: 32
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "BinaryToBCDConverterPreviewA:BinaryToBCDConverterPreviewA|Mod0" File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/BinaryToBCDConverterPreviewA.vhd Line: 26
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "BinaryToBCDConverterMUL:BinaryToBCDConverter_Multiplier|Div0" File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/BinaryToBCDConverterMUL.vhd Line: 32
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "BinaryToBCDConverterMUL:BinaryToBCDConverter_Multiplier|Mod1" File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/BinaryToBCDConverterMUL.vhd Line: 32
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "BinaryToBCDConverterADD:BinaryToBCDConverter_Adder|Div0" File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/BinaryToBCDConverterADD.vhd Line: 33
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "BinaryToBCDConverterADD:BinaryToBCDConverter_Adder|Mod1" File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/BinaryToBCDConverterADD.vhd Line: 33
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "BinaryToBCDConverterSUB:BinaryToBCDConverter_Subtractor|Div0" File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/BinaryToBCDConverterSUB.vhd Line: 33
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "BinaryToBCDConverterSUB:BinaryToBCDConverter_Subtractor|Mod1" File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/BinaryToBCDConverterSUB.vhd Line: 33
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "BinaryToBCDConverterPreviewA:BinaryToBCDConverterPreviewA|Div0" File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/BinaryToBCDConverterPreviewA.vhd Line: 27
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "BinaryToBCDConverterPreviewA:BinaryToBCDConverterPreviewA|Mod1" File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/BinaryToBCDConverterPreviewA.vhd Line: 27
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "BinaryToBCDConverterPreviewB:BinaryToBCDConverterPreviewB|Mod0" File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/BinaryToBCDConverterPreviewB.vhd Line: 26
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "BinaryToBCDConverterPreviewB:BinaryToBCDConverterPreviewB|Div0" File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/BinaryToBCDConverterPreviewB.vhd Line: 27
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "BinaryToBCDConverterPreviewB:BinaryToBCDConverterPreviewB|Mod1" File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/BinaryToBCDConverterPreviewB.vhd Line: 27
Info (12130): Elaborated megafunction instantiation "BinaryToBCDConverterMUL:BinaryToBCDConverter_Multiplier|lpm_divide:Mod0" File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/BinaryToBCDConverterMUL.vhd Line: 31
Info (12133): Instantiated megafunction "BinaryToBCDConverterMUL:BinaryToBCDConverter_Multiplier|lpm_divide:Mod0" with the following parameter: File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/BinaryToBCDConverterMUL.vhd Line: 31
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_2nl.tdf
    Info (12023): Found entity 1: lpm_divide_2nl File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/db/lpm_divide_2nl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_1nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_1nh File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/db/sign_div_unsign_1nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_cke.tdf
    Info (12023): Found entity 1: alt_u_div_cke File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/db/alt_u_div_cke.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf
    Info (12023): Found entity 1: add_sub_t3c File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/db/add_sub_t3c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf
    Info (12023): Found entity 1: add_sub_u3c File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/db/add_sub_u3c.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "BinaryToBCDConverterADD:BinaryToBCDConverter_Adder|lpm_divide:Mod0" File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/BinaryToBCDConverterADD.vhd Line: 32
Info (12133): Instantiated megafunction "BinaryToBCDConverterADD:BinaryToBCDConverter_Adder|lpm_divide:Mod0" with the following parameter: File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/BinaryToBCDConverterADD.vhd Line: 32
    Info (12134): Parameter "LPM_WIDTHN" = "5"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_akl.tdf
    Info (12023): Found entity 1: lpm_divide_akl File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/db/lpm_divide_akl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9kh File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/db/sign_div_unsign_9kh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_see.tdf
    Info (12023): Found entity 1: alt_u_div_see File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/db/alt_u_div_see.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "BinaryToBCDConverterMUL:BinaryToBCDConverter_Multiplier|lpm_divide:Div0" File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/BinaryToBCDConverterMUL.vhd Line: 32
Info (12133): Instantiated megafunction "BinaryToBCDConverterMUL:BinaryToBCDConverter_Multiplier|lpm_divide:Div0" with the following parameter: File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/BinaryToBCDConverterMUL.vhd Line: 32
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_itl.tdf
    Info (12023): Found entity 1: lpm_divide_itl File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/db/lpm_divide_itl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf
    Info (12023): Found entity 1: sign_div_unsign_klh File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/db/sign_div_unsign_klh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ihe.tdf
    Info (12023): Found entity 1: alt_u_div_ihe File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/db/alt_u_div_ihe.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "BinaryToBCDConverterADD:BinaryToBCDConverter_Adder|lpm_divide:Div0" File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/BinaryToBCDConverterADD.vhd Line: 33
Info (12133): Instantiated megafunction "BinaryToBCDConverterADD:BinaryToBCDConverter_Adder|lpm_divide:Div0" with the following parameter: File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/BinaryToBCDConverterADD.vhd Line: 33
    Info (12134): Parameter "LPM_WIDTHN" = "5"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_6sl.tdf
    Info (12023): Found entity 1: lpm_divide_6sl File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/db/lpm_divide_6sl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_8kh File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/db/sign_div_unsign_8kh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_qee.tdf
    Info (12023): Found entity 1: alt_u_div_qee File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/db/alt_u_div_qee.tdf Line: 27
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DONE_LED_ADD" is stuck at VCC File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/CalculatorVHDL.vhd Line: 11
    Warning (13410): Pin "DONE_LED_SUB" is stuck at VCC File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/CalculatorVHDL.vhd Line: 12
    Warning (13410): Pin "DONE_LED_DIV" is stuck at VCC File: C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/CalculatorVHDL.vhd Line: 14
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 846 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 46 output pins
    Info (21061): Implemented 787 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 4809 megabytes
    Info: Processing ended: Tue Oct 17 16:41:29 2023
    Info: Elapsed time: 00:00:25
    Info: Total CPU time (on all processors): 00:00:26


