writable|destination DUM,and|esi|const_2|	|cmp|esi|const_0|	|je|const_1|	|mov|eax|1|	|ret|	|CONS|<Bool|__eq__|__and__|Extract|31|0|reg_rsi|const_2|const_0|>	,DUM
writable|destination DUM,and|esi|const_2|	|cmp|esi|const_0|	|je|const_1|	|push|rbx|	|mov|rbx|rdi|	|call|const_7|	|test|al|al|	|je|const_4|	|mov|rdi|rbx|	|mov|esi|2|	|call|const_3|	|test|eax|eax|	|sete|al|	|pop|rbx|	|ret|	|test|al|al|	|je|const_4|	|mov|eax|1|	|pop|rbx|	|ret|	|CONS|<Bool|__ne__|__and__|Extract|31|0|reg_rsi|const_2|const_0|>	|<Bool|__eq__|__and__|ZeroExt|56|Extract|7|0|ret_0|const_5|const_6|>	|<Bool|__ne__|__and__|ZeroExt|56|Concat|0|If|__eq__|Extract|31|0|ret_1|const_6|1|0|const_5|const_6|>	,DUM
writable|destination DUM,and|esi|const_2|	|cmp|esi|const_0|	|je|const_1|	|push|rbx|	|mov|rbx|rdi|	|call|const_7|	|test|al|al|	|je|const_4|	|mov|eax|1|	|pop|rbx|	|ret|	|CONS|<Bool|Not|__eq__|Extract|15|12|reg_rsi|10|>	|<Bool|Not|__eq__|Extract|7|0|ret_0|0|>	,DUM
writable|destination DUM,and|esi|const_2|	|cmp|esi|const_0|	|je|const_1|	|push|rbx|	|mov|rbx|rdi|	|call|const_7|	|test|al|al|	|je|const_4|	|mov|rdi|rbx|	|mov|esi|2|	|call|const_3|	|test|eax|eax|	|sete|al|	|pop|rbx|	|ret|	|test|al|al|	|je|const_4|	|mov|rdi|rbx|	|mov|esi|2|	|call|const_3|	|test|eax|eax|	|sete|al|	|pop|rbx|	|ret|	|CONS|<Bool|Not|__eq__|Extract|15|12|reg_rsi|10|>	|<Bool|__eq__|Extract|7|0|ret_0|0|>	|<Bool|Not|__eq__|Extract|31|0|ret_1|const_6|>	,DUM
