// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module toe_top_txEngMemAccessBreakdown (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        txMetaloader2memAccessBreakdown_dout,
        txMetaloader2memAccessBreakdown_num_data_valid,
        txMetaloader2memAccessBreakdown_fifo_cap,
        txMetaloader2memAccessBreakdown_empty_n,
        txMetaloader2memAccessBreakdown_read,
        memAccessBreakdown2txPkgStitcher_din,
        memAccessBreakdown2txPkgStitcher_num_data_valid,
        memAccessBreakdown2txPkgStitcher_fifo_cap,
        memAccessBreakdown2txPkgStitcher_full_n,
        memAccessBreakdown2txPkgStitcher_write,
        m_axis_txread_cmd_TREADY,
        m_axis_txread_cmd_TDATA,
        m_axis_txread_cmd_TVALID
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [71:0] txMetaloader2memAccessBreakdown_dout;
input  [5:0] txMetaloader2memAccessBreakdown_num_data_valid;
input  [5:0] txMetaloader2memAccessBreakdown_fifo_cap;
input   txMetaloader2memAccessBreakdown_empty_n;
output   txMetaloader2memAccessBreakdown_read;
output  [0:0] memAccessBreakdown2txPkgStitcher_din;
input  [5:0] memAccessBreakdown2txPkgStitcher_num_data_valid;
input  [5:0] memAccessBreakdown2txPkgStitcher_fifo_cap;
input   memAccessBreakdown2txPkgStitcher_full_n;
output   memAccessBreakdown2txPkgStitcher_write;
input   m_axis_txread_cmd_TREADY;
output  [71:0] m_axis_txread_cmd_TDATA;
output   m_axis_txread_cmd_TVALID;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg txMetaloader2memAccessBreakdown_read;
reg[0:0] memAccessBreakdown2txPkgStitcher_din;
reg memAccessBreakdown2txPkgStitcher_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire   [0:0] txEngBreakdownState_V_load_load_fu_122_p1;
wire   [0:0] tmp_i_nbreadreq_fu_92_p3;
reg    ap_predicate_op18_read_state1;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] txEngBreakdownState_V_load_reg_331;
reg   [0:0] tmp_i_reg_335;
reg   [0:0] icmp_ln1081_reg_349;
reg    ap_predicate_op36_write_state2;
reg    ap_predicate_op37_write_state2;
reg    ap_predicate_op38_write_state2;
reg    ap_predicate_op49_write_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_state2_io;
reg   [0:0] txEngBreakdownState_V_load_reg_331_pp0_iter1_reg;
reg   [0:0] tmp_i_reg_335_pp0_iter1_reg;
reg   [0:0] icmp_ln1081_reg_349_pp0_iter1_reg;
reg    ap_predicate_op57_write_state3;
reg    ap_predicate_op59_write_state3;
wire    regslice_both_m_axis_txread_cmd_U_apdone_blk;
reg    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_state3_io;
reg    ap_block_pp0_stage0_subdone;
reg   [0:0] txEngBreakdownState_V;
reg   [15:0] cmd_bbt_V_1;
reg   [15:0] lengthFirstAccess_V;
reg    m_axis_txread_cmd_TDATA_blk_n;
wire    ap_block_pp0_stage0;
reg    txMetaloader2memAccessBreakdown_blk_n;
reg    memAccessBreakdown2txPkgStitcher_blk_n;
reg    ap_block_pp0_stage0_11001;
reg   [71:0] txMetaloader2memAccessBreakdown_read_reg_339;
reg   [31:0] trunc_ln145_5_reg_344;
wire   [0:0] icmp_ln1081_fu_184_p2;
wire   [15:0] len_V_1_fu_190_p2;
reg   [15:0] len_V_1_reg_353;
wire   [71:0] zext_ln174_4_fu_295_p1;
wire   [71:0] zext_ln174_fu_326_p1;
wire   [15:0] trunc_ln145_1_fu_130_p1;
reg    ap_block_pp0_stage0_01001;
wire   [17:0] lhs_fu_150_p4;
wire   [22:0] rhs_fu_126_p1;
wire   [23:0] zext_ln1541_1_fu_174_p1;
wire   [23:0] zext_ln1541_fu_170_p1;
wire   [23:0] ret_V_fu_178_p2;
wire   [15:0] trunc_ln_fu_160_p4;
wire   [95:0] tmp_52_i_fu_214_p4;
wire   [95:0] or_ln174_fu_222_p2;
wire   [31:0] tmp_s_fu_262_p4;
wire   [35:0] zext_ln174_3_fu_272_p1;
wire   [0:0] tmp_9_fu_254_p3;
wire   [0:0] tmp_8_fu_246_p3;
wire   [5:0] tmp_54_i_fu_236_p4;
wire   [0:0] tmp_fu_228_p3;
wire   [68:0] or_ln174_26_i_fu_276_p9;
wire   [15:0] len_V_fu_308_p2;
wire   [30:0] or_ln174_i_fu_314_p3;
wire  signed [31:0] sext_ln174_fu_322_p1;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to1;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg   [71:0] m_axis_txread_cmd_TDATA_int_regslice;
reg    m_axis_txread_cmd_TVALID_int_regslice;
wire    m_axis_txread_cmd_TREADY_int_regslice;
wire    regslice_both_m_axis_txread_cmd_U_vld_out;
reg    ap_condition_222;
reg    ap_condition_193;
reg    ap_condition_201;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 txEngBreakdownState_V = 1'd0;
#0 cmd_bbt_V_1 = 16'd0;
#0 lengthFirstAccess_V = 16'd0;
end

toe_top_regslice_both #(
    .DataWidth( 72 ))
regslice_both_m_axis_txread_cmd_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(m_axis_txread_cmd_TDATA_int_regslice),
    .vld_in(m_axis_txread_cmd_TVALID_int_regslice),
    .ack_in(m_axis_txread_cmd_TREADY_int_regslice),
    .data_out(m_axis_txread_cmd_TDATA),
    .vld_out(regslice_both_m_axis_txread_cmd_U_vld_out),
    .ack_out(m_axis_txread_cmd_TREADY),
    .apdone_blk(regslice_both_m_axis_txread_cmd_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_201)) begin
        if ((txEngBreakdownState_V_load_load_fu_122_p1 == 1'd1)) begin
            txEngBreakdownState_V <= 1'd0;
        end else if ((1'b1 == ap_condition_193)) begin
            txEngBreakdownState_V <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_nbreadreq_fu_92_p3 == 1'd1) & (txEngBreakdownState_V == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cmd_bbt_V_1 <= trunc_ln145_1_fu_130_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_nbreadreq_fu_92_p3 == 1'd1) & (txEngBreakdownState_V == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1081_reg_349 <= icmp_ln1081_fu_184_p2;
        trunc_ln145_5_reg_344 <= {{txMetaloader2memAccessBreakdown_dout[63:32]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1081_reg_349_pp0_iter1_reg <= icmp_ln1081_reg_349;
        tmp_i_reg_335_pp0_iter1_reg <= tmp_i_reg_335;
        txEngBreakdownState_V_load_reg_331 <= txEngBreakdownState_V;
        txEngBreakdownState_V_load_reg_331_pp0_iter1_reg <= txEngBreakdownState_V_load_reg_331;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_nbreadreq_fu_92_p3 == 1'd1) & (txEngBreakdownState_V == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1081_fu_184_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        len_V_1_reg_353 <= len_V_1_fu_190_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_nbreadreq_fu_92_p3 == 1'd1) & (txEngBreakdownState_V == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1081_fu_184_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        lengthFirstAccess_V <= len_V_1_fu_190_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((txEngBreakdownState_V == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_i_reg_335 <= tmp_i_nbreadreq_fu_92_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_op18_read_state1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        txMetaloader2memAccessBreakdown_read_reg_339 <= txMetaloader2memAccessBreakdown_dout;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to1 = 1'b1;
    end else begin
        ap_idle_pp0_0to1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to1 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((((txEngBreakdownState_V_load_reg_331 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_predicate_op49_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_predicate_op37_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (txEngBreakdownState_V_load_reg_331_pp0_iter1_reg == 1'd1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op59_write_state3 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op57_write_state3 == 1'b1)))) begin
        m_axis_txread_cmd_TDATA_blk_n = m_axis_txread_cmd_TREADY_int_regslice;
    end else begin
        m_axis_txread_cmd_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_222)) begin
        if ((txEngBreakdownState_V_load_reg_331 == 1'd1)) begin
            m_axis_txread_cmd_TDATA_int_regslice = zext_ln174_fu_326_p1;
        end else if ((ap_predicate_op49_write_state2 == 1'b1)) begin
            m_axis_txread_cmd_TDATA_int_regslice = zext_ln174_4_fu_295_p1;
        end else if ((ap_predicate_op37_write_state2 == 1'b1)) begin
            m_axis_txread_cmd_TDATA_int_regslice = txMetaloader2memAccessBreakdown_read_reg_339;
        end else begin
            m_axis_txread_cmd_TDATA_int_regslice = 'bx;
        end
    end else begin
        m_axis_txread_cmd_TDATA_int_regslice = 'bx;
    end
end

always @ (*) begin
    if ((((txEngBreakdownState_V_load_reg_331 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op49_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op37_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        m_axis_txread_cmd_TVALID_int_regslice = 1'b1;
    end else begin
        m_axis_txread_cmd_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_predicate_op38_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_predicate_op36_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)))) begin
        memAccessBreakdown2txPkgStitcher_blk_n = memAccessBreakdown2txPkgStitcher_full_n;
    end else begin
        memAccessBreakdown2txPkgStitcher_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_222)) begin
        if ((ap_predicate_op38_write_state2 == 1'b1)) begin
            memAccessBreakdown2txPkgStitcher_din = 1'd1;
        end else if ((ap_predicate_op36_write_state2 == 1'b1)) begin
            memAccessBreakdown2txPkgStitcher_din = 1'd0;
        end else begin
            memAccessBreakdown2txPkgStitcher_din = 'bx;
        end
    end else begin
        memAccessBreakdown2txPkgStitcher_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_predicate_op38_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op36_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        memAccessBreakdown2txPkgStitcher_write = 1'b1;
    end else begin
        memAccessBreakdown2txPkgStitcher_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b0) & (ap_predicate_op18_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        txMetaloader2memAccessBreakdown_blk_n = txMetaloader2memAccessBreakdown_empty_n;
    end else begin
        txMetaloader2memAccessBreakdown_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op18_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        txMetaloader2memAccessBreakdown_read = 1'b1;
    end else begin
        txMetaloader2memAccessBreakdown_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((txEngBreakdownState_V_load_reg_331 == 1'd1) & (m_axis_txread_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op49_write_state2 == 1'b1) & (m_axis_txread_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op38_write_state2 == 1'b1) & (memAccessBreakdown2txPkgStitcher_full_n == 1'b0)) | ((ap_predicate_op37_write_state2 == 1'b1) & (m_axis_txread_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op36_write_state2 == 1'b1) & (memAccessBreakdown2txPkgStitcher_full_n == 1'b0)))) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op18_read_state1 == 1'b1) & (txMetaloader2memAccessBreakdown_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & ((regslice_both_m_axis_txread_cmd_U_apdone_blk == 1'b1) | ((m_axis_txread_cmd_TREADY_int_regslice == 1'b0) & (txEngBreakdownState_V_load_reg_331_pp0_iter1_reg == 1'd1)) | ((m_axis_txread_cmd_TREADY_int_regslice == 1'b0) & (ap_predicate_op59_write_state3 == 1'b1)) | ((m_axis_txread_cmd_TREADY_int_regslice == 1'b0) & (ap_predicate_op57_write_state3 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state2_io) | ((txEngBreakdownState_V_load_reg_331 == 1'd1) & (m_axis_txread_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op49_write_state2 == 1'b1) & (m_axis_txread_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op38_write_state2 == 1'b1) & (memAccessBreakdown2txPkgStitcher_full_n == 1'b0)) | ((ap_predicate_op37_write_state2 == 1'b1) & (m_axis_txread_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op36_write_state2 == 1'b1) & (memAccessBreakdown2txPkgStitcher_full_n == 1'b0)))) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op18_read_state1 == 1'b1) & (txMetaloader2memAccessBreakdown_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & ((1'b1 == ap_block_state3_io) | (regslice_both_m_axis_txread_cmd_U_apdone_blk == 1'b1) | ((m_axis_txread_cmd_TREADY_int_regslice == 1'b0) & (txEngBreakdownState_V_load_reg_331_pp0_iter1_reg == 1'd1)) | ((m_axis_txread_cmd_TREADY_int_regslice == 1'b0) & (ap_predicate_op59_write_state3 == 1'b1)) | ((m_axis_txread_cmd_TREADY_int_regslice == 1'b0) & (ap_predicate_op57_write_state3 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state2_io) | ((txEngBreakdownState_V_load_reg_331 == 1'd1) & (m_axis_txread_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op49_write_state2 == 1'b1) & (m_axis_txread_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op38_write_state2 == 1'b1) & (memAccessBreakdown2txPkgStitcher_full_n == 1'b0)) | ((ap_predicate_op37_write_state2 == 1'b1) & (m_axis_txread_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op36_write_state2 == 1'b1) & (memAccessBreakdown2txPkgStitcher_full_n == 1'b0)))) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op18_read_state1 == 1'b1) & (txMetaloader2memAccessBreakdown_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & ((1'b1 == ap_block_state3_io) | (regslice_both_m_axis_txread_cmd_U_apdone_blk == 1'b1) | ((m_axis_txread_cmd_TREADY_int_regslice == 1'b0) & (txEngBreakdownState_V_load_reg_331_pp0_iter1_reg == 1'd1)) | ((m_axis_txread_cmd_TREADY_int_regslice == 1'b0) & (ap_predicate_op59_write_state3 == 1'b1)) | ((m_axis_txread_cmd_TREADY_int_regslice == 1'b0) & (ap_predicate_op57_write_state3 == 1'b1)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | ((ap_predicate_op18_read_state1 == 1'b1) & (txMetaloader2memAccessBreakdown_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state2_io = (((txEngBreakdownState_V_load_reg_331 == 1'd1) & (m_axis_txread_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op49_write_state2 == 1'b1) & (m_axis_txread_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op37_write_state2 == 1'b1) & (m_axis_txread_cmd_TREADY_int_regslice == 1'b0)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (((txEngBreakdownState_V_load_reg_331 == 1'd1) & (m_axis_txread_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op49_write_state2 == 1'b1) & (m_axis_txread_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op38_write_state2 == 1'b1) & (memAccessBreakdown2txPkgStitcher_full_n == 1'b0)) | ((ap_predicate_op37_write_state2 == 1'b1) & (m_axis_txread_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op36_write_state2 == 1'b1) & (memAccessBreakdown2txPkgStitcher_full_n == 1'b0)));
end

always @ (*) begin
    ap_block_state3_io = (((m_axis_txread_cmd_TREADY_int_regslice == 1'b0) & (txEngBreakdownState_V_load_reg_331_pp0_iter1_reg == 1'd1)) | ((m_axis_txread_cmd_TREADY_int_regslice == 1'b0) & (ap_predicate_op59_write_state3 == 1'b1)) | ((m_axis_txread_cmd_TREADY_int_regslice == 1'b0) & (ap_predicate_op57_write_state3 == 1'b1)));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = ((regslice_both_m_axis_txread_cmd_U_apdone_blk == 1'b1) | ((m_axis_txread_cmd_TREADY_int_regslice == 1'b0) & (txEngBreakdownState_V_load_reg_331_pp0_iter1_reg == 1'd1)) | ((m_axis_txread_cmd_TREADY_int_regslice == 1'b0) & (ap_predicate_op59_write_state3 == 1'b1)) | ((m_axis_txread_cmd_TREADY_int_regslice == 1'b0) & (ap_predicate_op57_write_state3 == 1'b1)));
end

always @ (*) begin
    ap_condition_193 = ((tmp_i_nbreadreq_fu_92_p3 == 1'd1) & (txEngBreakdownState_V == 1'd0) & (icmp_ln1081_fu_184_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_201 = ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_222 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

always @ (*) begin
    ap_predicate_op18_read_state1 = ((tmp_i_nbreadreq_fu_92_p3 == 1'd1) & (txEngBreakdownState_V == 1'd0));
end

always @ (*) begin
    ap_predicate_op36_write_state2 = ((icmp_ln1081_reg_349 == 1'd0) & (tmp_i_reg_335 == 1'd1) & (txEngBreakdownState_V_load_reg_331 == 1'd0));
end

always @ (*) begin
    ap_predicate_op37_write_state2 = ((icmp_ln1081_reg_349 == 1'd0) & (tmp_i_reg_335 == 1'd1) & (txEngBreakdownState_V_load_reg_331 == 1'd0));
end

always @ (*) begin
    ap_predicate_op38_write_state2 = ((icmp_ln1081_reg_349 == 1'd1) & (tmp_i_reg_335 == 1'd1) & (txEngBreakdownState_V_load_reg_331 == 1'd0));
end

always @ (*) begin
    ap_predicate_op49_write_state2 = ((icmp_ln1081_reg_349 == 1'd1) & (tmp_i_reg_335 == 1'd1) & (txEngBreakdownState_V_load_reg_331 == 1'd0));
end

always @ (*) begin
    ap_predicate_op57_write_state3 = ((icmp_ln1081_reg_349_pp0_iter1_reg == 1'd0) & (tmp_i_reg_335_pp0_iter1_reg == 1'd1) & (txEngBreakdownState_V_load_reg_331_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op59_write_state3 = ((icmp_ln1081_reg_349_pp0_iter1_reg == 1'd1) & (tmp_i_reg_335_pp0_iter1_reg == 1'd1) & (txEngBreakdownState_V_load_reg_331_pp0_iter1_reg == 1'd0));
end

assign icmp_ln1081_fu_184_p2 = ((ret_V_fu_178_p2 > 24'd262144) ? 1'b1 : 1'b0);

assign len_V_1_fu_190_p2 = (16'd0 - trunc_ln_fu_160_p4);

assign len_V_fu_308_p2 = (cmd_bbt_V_1 - lengthFirstAccess_V);

assign lhs_fu_150_p4 = {{txMetaloader2memAccessBreakdown_dout[49:32]}};

assign m_axis_txread_cmd_TVALID = regslice_both_m_axis_txread_cmd_U_vld_out;

assign or_ln174_26_i_fu_276_p9 = {{{{{{{{{{{{{{1'd0}, {zext_ln174_3_fu_272_p1}}}, {tmp_9_fu_254_p3}}}, {tmp_8_fu_246_p3}}}, {tmp_54_i_fu_236_p4}}}, {tmp_fu_228_p3}}}, {7'd0}}}, {len_V_1_reg_353}};

assign or_ln174_fu_222_p2 = (tmp_52_i_fu_214_p4 | 96'd72339073309605888);

assign or_ln174_i_fu_314_p3 = {{15'd16512}, {len_V_fu_308_p2}};

assign ret_V_fu_178_p2 = (zext_ln1541_1_fu_174_p1 + zext_ln1541_fu_170_p1);

assign rhs_fu_126_p1 = txMetaloader2memAccessBreakdown_dout[22:0];

assign sext_ln174_fu_322_p1 = $signed(or_ln174_i_fu_314_p3);

assign tmp_52_i_fu_214_p4 = {{{trunc_ln145_5_reg_344}, {48'd0}}, {len_V_1_reg_353}};

assign tmp_54_i_fu_236_p4 = {{or_ln174_fu_222_p2[45:40]}};

assign tmp_8_fu_246_p3 = or_ln174_fu_222_p2[32'd48];

assign tmp_9_fu_254_p3 = or_ln174_fu_222_p2[32'd56];

assign tmp_fu_228_p3 = or_ln174_fu_222_p2[32'd32];

assign tmp_i_nbreadreq_fu_92_p3 = txMetaloader2memAccessBreakdown_empty_n;

assign tmp_s_fu_262_p4 = {{or_ln174_fu_222_p2[95:64]}};

assign trunc_ln145_1_fu_130_p1 = txMetaloader2memAccessBreakdown_dout[15:0];

assign trunc_ln_fu_160_p4 = {{txMetaloader2memAccessBreakdown_dout[47:32]}};

assign txEngBreakdownState_V_load_load_fu_122_p1 = txEngBreakdownState_V;

assign zext_ln1541_1_fu_174_p1 = rhs_fu_126_p1;

assign zext_ln1541_fu_170_p1 = lhs_fu_150_p4;

assign zext_ln174_3_fu_272_p1 = tmp_s_fu_262_p4;

assign zext_ln174_4_fu_295_p1 = or_ln174_26_i_fu_276_p9;

assign zext_ln174_fu_326_p1 = $unsigned(sext_ln174_fu_322_p1);

endmodule //toe_top_txEngMemAccessBreakdown
