-- WARNING: Do NOT edit the input and output ports in this file in a text
-- editor if you plan to continue editing the block that represents it in
-- the Block Editor! File corruption is VERY likely to occur.

-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.


-- Generated by Quartus II 64-Bit Version 13.1 (Build Build 162 10/23/2013)
-- Created on Sun Dec 09 22:55:24 2018

FUNCTION pipelined_computer_main (resetn, clock, mem_clock, in_port0[31..0], in_port1[31..0])
	RETURNS (pc[31..0], inst[31..0], ealu[31..0], malu[31..0], walu[31..0], out_port0[31..0], out_port1[31..0], out_port2[31..0], mem_dataout[31..0], io_read_data[31..0], wpcir, dwreg, ewreg, mwreg, out_test[6..0], mwmem);
