/*
 * SPDX-FileCopyrightText: Copyright (c) 2026 NVIDIA CORPORATION & AFFILIATES. All rights reserved.
 * SPDX-License-Identifier: Apache-2.0
 */

//! Atomic operation conversion: NVVM atomic dialect → LLVM atomic instructions.
//!
//! Converts NVVM atomic ops to standard LLVM atomic instructions with
//! proper ordering and syncscope.
//!
//! # Lowering Strategy
//!
//! Unlike most GPU intrinsics that lower to LLVM NVVM intrinsic calls or
//! inline PTX, atomic operations lower to **standard LLVM IR instructions**:
//!
//! | NVVM Op                 | LLVM IR                                  |
//! |-------------------------|------------------------------------------|
//! | `NvvmAtomicLoadOp`      | `load atomic ... syncscope("device")`    |
//! | `NvvmAtomicStoreOp`     | `store atomic ... syncscope("device")`   |
//! | `NvvmAtomicRmwOp`       | `atomicrmw ... syncscope("device")` `[*]`  |
//! | `NvvmAtomicCmpxchgOp`   | `cmpxchg ... syncscope("device")`        |
//!
//! `[*]` atomicrmw uses fence splitting workaround -- see below.
//!
//! # atomicrmw Fence Splitting Workaround
//!
//! LLVM's NVPTX backend silently drops orderings on `atomicrmw`
//! (fix is in LLVM 23 via PR #176015). Until then, we emit:
//!
//! ```text
//! Relaxed:  atomicrmw ... monotonic
//! Acquire:  atomicrmw ... monotonic  +  fence acquire
//! Release:  fence release  +  atomicrmw ... monotonic
//! AcqRel:   fence release  +  atomicrmw ... monotonic  +  fence acquire
//! SeqCst:   fence seq_cst  +  atomicrmw ... monotonic  +  fence seq_cst
//! ```
//!
//! All fences carry the same syncscope as the atomic op.
//!
//! # Scope → Syncscope Mapping
//!
//! | NVVM Scope | LLVM syncscope     | PTX scope |
//! |------------|--------------------|-----------|
//! | Device     | `"device"`         | `.gpu`    |
//! | Block      | `"block"`          | `.cta`    |
//! | System     | (default)          | `.sys`    |

use crate::convert::types::convert_type;

use dialect_nvvm::ops::atomic::{
    AtomicOrdering as NvvmOrdering, AtomicRmwKind as NvvmRmwKind, AtomicScope as NvvmScope,
    NvvmAtomicCmpxchgOp, NvvmAtomicLoadOp, NvvmAtomicOpInterface, NvvmAtomicRmwOp,
    NvvmAtomicStoreOp,
};
use llvm_export::attributes::{LlvmAtomicOrdering, LlvmAtomicRmwKind, LlvmSyncScope};
use llvm_export::ops as llvm;
use llvm_export::ops::{AsmKind, InlineAsmOpExt};
use llvm_export::types as llvm_types;

use pliron::builtin::types::{FP32Type, FP64Type, IntegerType, Signedness};
use pliron::context::{Context, Ptr};
use pliron::irbuild::dialect_conversion::{DialectConversionRewriter, OperandsInfo};
use pliron::irbuild::inserter::Inserter;
use pliron::irbuild::rewriter::Rewriter;
use pliron::op::Op;
use pliron::operation::Operation;
use pliron::result::Result;
use pliron::r#type::Typed;

// =============================================================================
// Scope / Ordering Mapping
// =============================================================================

fn map_scope(scope: &NvvmScope) -> LlvmSyncScope {
    match scope {
        NvvmScope::Device => LlvmSyncScope::Device,
        NvvmScope::Block => LlvmSyncScope::Block,
        NvvmScope::System => LlvmSyncScope::System,
    }
}

fn map_ordering(ord: &NvvmOrdering) -> LlvmAtomicOrdering {
    match ord {
        NvvmOrdering::Relaxed => LlvmAtomicOrdering::Monotonic,
        NvvmOrdering::Acquire => LlvmAtomicOrdering::Acquire,
        NvvmOrdering::Release => LlvmAtomicOrdering::Release,
        NvvmOrdering::AcqRel => LlvmAtomicOrdering::AcqRel,
        NvvmOrdering::SeqCst => LlvmAtomicOrdering::SeqCst,
    }
}

fn map_rmw_kind(kind: &NvvmRmwKind) -> LlvmAtomicRmwKind {
    match kind {
        NvvmRmwKind::Add => LlvmAtomicRmwKind::Add,
        NvvmRmwKind::Sub => LlvmAtomicRmwKind::Sub,
        NvvmRmwKind::And => LlvmAtomicRmwKind::And,
        NvvmRmwKind::Or => LlvmAtomicRmwKind::Or,
        NvvmRmwKind::Xor => LlvmAtomicRmwKind::Xor,
        NvvmRmwKind::Xchg => LlvmAtomicRmwKind::Xchg,
        NvvmRmwKind::Min => LlvmAtomicRmwKind::Min,
        NvvmRmwKind::Max => LlvmAtomicRmwKind::Max,
        NvvmRmwKind::UMin => LlvmAtomicRmwKind::UMin,
        NvvmRmwKind::UMax => LlvmAtomicRmwKind::UMax,
        NvvmRmwKind::FAdd => LlvmAtomicRmwKind::FAdd,
    }
}

// =============================================================================
// Helpers
// =============================================================================

fn emit_fence(
    ctx: &mut Context,
    rewriter: &mut DialectConversionRewriter,
    _ordering: LlvmAtomicOrdering,
    syncscope: LlvmSyncScope,
) {
    // libNVVM rejects LLVM `fence`; emit the equivalent inline PTX `membar`
    // (a full barrier — at least as strong as any acquire/release/seq_cst
    // fence the RMW ordering split needs). Scope maps device→gl, block→cta.
    let membar = match syncscope {
        LlvmSyncScope::Block => "membar.cta;",
        LlvmSyncScope::System => "membar.sys;",
        _ => "membar.gl;",
    };
    let void_ty = llvm_types::VoidType::get(ctx);
    let asm = llvm::InlineAsmOp::build(
        ctx,
        void_ty.into(),
        vec![],
        membar,
        "~{memory}",
        AsmKind::SideEffect,
    );
    rewriter.insert_operation(ctx, asm.get_operation());
}

// ── Inline-PTX atomic load/store lowering ────────────────────────────────
// libNVVM rejects LLVM `load atomic` / `store atomic` ("Atomic loads/stores
// are not supported"). Emit the equivalent single PTX instruction
// (`ld/st.<sem>.<scope>.<type>`) as inline asm, which libNVVM passes through.
// Cloth kernels only use `Relaxed` today; the strong forms are mapped for
// robustness (a `Release` load / `Acquire` store can't exist).

/// PTX ordering qualifier for an atomic **load**.
fn ptx_load_sem(o: &NvvmOrdering) -> &'static str {
    match o {
        NvvmOrdering::Relaxed => "relaxed",
        _ => "acquire",
    }
}

/// PTX ordering qualifier for an atomic **store**.
fn ptx_store_sem(o: &NvvmOrdering) -> &'static str {
    match o {
        NvvmOrdering::Relaxed => "relaxed",
        _ => "release",
    }
}

/// PTX scope qualifier.
fn ptx_scope(s: &NvvmScope) -> &'static str {
    match s {
        NvvmScope::Device => "gpu",
        NvvmScope::Block => "cta",
        NvvmScope::System => "sys",
    }
}

/// PTX access type + inline-asm register-constraint letter for `ty`.
fn ptx_type_reg(
    ctx: &Context,
    ty: pliron::r#type::TypeHandle,
) -> Result<(&'static str, &'static str)> {
    let tref = ty.deref(ctx);
    if let Some(int) = tref.downcast_ref::<IntegerType>() {
        return match int.width() {
            16 => Ok(("b16", "h")),
            32 => Ok(("b32", "r")),
            64 => Ok(("b64", "l")),
            w => Err(pliron::input_error_noloc!("unsupported atomic int width {}", w)),
        };
    }
    if tref.is::<FP32Type>() {
        return Ok(("f32", "f"));
    }
    if tref.is::<FP64Type>() {
        return Ok(("f64", "d"));
    }
    Err(pliron::input_error_noloc!(
        "unsupported atomic value type for inline-asm lowering"
    ))
}

// =============================================================================
// Load
// =============================================================================

pub(crate) fn convert_atomic_load(
    ctx: &mut Context,
    rewriter: &mut DialectConversionRewriter,
    op: Ptr<Operation>,
    _operands_info: &OperandsInfo,
) -> Result<()> {
    let nvvm_op = NvvmAtomicLoadOp::new(op);
    let sem = ptx_load_sem(&nvvm_op.ordering(ctx));
    let scope = ptx_scope(&nvvm_op.scope(ctx));

    let operands: Vec<_> = op.deref(ctx).operands().collect();
    let ptr = operands[0];
    let mir_result_ty = op.deref(ctx).get_result(0).get_type(ctx);
    let result_ty =
        convert_type(ctx, mir_result_ty).map_err(|e| pliron::input_error_noloc!("{}", e))?;
    let (pty, reg) = ptx_type_reg(ctx, result_ty)?;

    // `~{memory}` + SideEffect keep the read from being hoisted, merged, or
    // reordered across other memory ops (conservative for a relaxed atomic).
    let template = format!("ld.{sem}.{scope}.{pty} $0, [$1];");
    let constraints = format!("={reg},l,~{{memory}}");
    let asm = llvm::InlineAsmOp::build(
        ctx,
        result_ty,
        vec![ptr],
        &template,
        &constraints,
        AsmKind::SideEffect,
    );
    rewriter.insert_operation(ctx, asm.get_operation());
    rewriter.replace_operation(ctx, op, asm.get_operation());

    Ok(())
}

// =============================================================================
// Store
// =============================================================================

pub(crate) fn convert_atomic_store(
    ctx: &mut Context,
    rewriter: &mut DialectConversionRewriter,
    op: Ptr<Operation>,
    _operands_info: &OperandsInfo,
) -> Result<()> {
    let nvvm_op = NvvmAtomicStoreOp::new(op);
    let sem = ptx_store_sem(&nvvm_op.ordering(ctx));
    let scope = ptx_scope(&nvvm_op.scope(ctx));

    let operands: Vec<_> = op.deref(ctx).operands().collect();
    let val = operands[0];
    let ptr = operands[1];
    let (pty, reg) = ptx_type_reg(ctx, val.get_type(ctx))?;

    let template = format!("st.{sem}.{scope}.{pty} [$0], $1;");
    let constraints = format!("l,{reg},~{{memory}}");
    let void_ty = llvm_types::VoidType::get(ctx);
    let asm = llvm::InlineAsmOp::build(
        ctx,
        void_ty.into(),
        vec![ptr, val],
        &template,
        &constraints,
        AsmKind::SideEffect,
    );
    rewriter.insert_operation(ctx, asm.get_operation());
    rewriter.erase_operation(ctx, op);

    Ok(())
}

// =============================================================================
// Read-Modify-Write (with fence splitting workaround)
// =============================================================================

pub(crate) fn convert_atomic_rmw(
    ctx: &mut Context,
    rewriter: &mut DialectConversionRewriter,
    op: Ptr<Operation>,
    _operands_info: &OperandsInfo,
) -> Result<()> {
    let nvvm_op = NvvmAtomicRmwOp::new(op);
    let nvvm_ordering = nvvm_op.ordering(ctx);
    let syncscope = map_scope(&nvvm_op.scope(ctx));
    let rmw_kind = map_rmw_kind(&nvvm_op.rmw_kind(ctx));

    let operands: Vec<_> = op.deref(ctx).operands().collect();
    let ptr = operands[0];
    let val = operands[1];

    // Fence splitting workaround for LLVM NVPTX atomicrmw ordering bug.
    // We emit: [optional pre-fence] + atomicrmw monotonic + [optional post-fence]
    // The actual atomicrmw always uses Monotonic because LLVM drops the
    // ordering anyway. The fences provide the correct ordering semantics.

    // Pre-fence (if needed)
    match nvvm_ordering {
        NvvmOrdering::Release | NvvmOrdering::AcqRel => {
            emit_fence(ctx, rewriter, LlvmAtomicOrdering::Release, syncscope);
        }
        NvvmOrdering::SeqCst => {
            emit_fence(ctx, rewriter, LlvmAtomicOrdering::SeqCst, syncscope);
        }
        NvvmOrdering::Relaxed | NvvmOrdering::Acquire => {}
    }

    // The atomicrmw itself -- always Monotonic
    let llvm_rmw = llvm::AtomicRmwOp::new(
        ctx,
        ptr,
        val,
        rmw_kind,
        LlvmAtomicOrdering::Monotonic,
        syncscope.to_pliron(),
    );
    rewriter.insert_operation(ctx, llvm_rmw.get_operation());

    // Post-fence (if needed)
    match nvvm_ordering {
        NvvmOrdering::Acquire | NvvmOrdering::AcqRel => {
            emit_fence(ctx, rewriter, LlvmAtomicOrdering::Acquire, syncscope);
        }
        NvvmOrdering::SeqCst => {
            emit_fence(ctx, rewriter, LlvmAtomicOrdering::SeqCst, syncscope);
        }
        NvvmOrdering::Relaxed | NvvmOrdering::Release => {}
    }

    rewriter.replace_operation(ctx, op, llvm_rmw.get_operation());

    Ok(())
}

// =============================================================================
// Compare-and-Exchange
// =============================================================================

pub(crate) fn convert_atomic_cmpxchg(
    ctx: &mut Context,
    rewriter: &mut DialectConversionRewriter,
    op: Ptr<Operation>,
    _operands_info: &OperandsInfo,
) -> Result<()> {
    let nvvm_op = NvvmAtomicCmpxchgOp::new(op);
    let success_ord = map_ordering(&nvvm_op.success_ordering(ctx));
    let failure_ord = map_ordering(&nvvm_op.failure_ordering(ctx));
    let syncscope = map_scope(&nvvm_op.scope(ctx));

    let operands: Vec<_> = op.deref(ctx).operands().collect();
    let ptr = operands[0];
    let cmp = operands[1];
    let new_val = operands[2];
    let llvm_cmpxchg = llvm::AtomicCmpxchgOp::new(
        ctx,
        ptr,
        cmp,
        new_val,
        success_ord,
        failure_ord,
        syncscope.to_pliron(),
    );
    rewriter.insert_operation(ctx, llvm_cmpxchg.get_operation());

    // Upstream `cmpxchg` returns `{ T, i1 }`, but the NVVM op models only the
    // loaded value `T`. Extract element 0 and replace the NVVM op with it; this
    // emits the same `cmpxchg` + `extractvalue` LLVM as the pre-migration path.
    let cmpxchg_res = llvm_cmpxchg.get_operation().deref(ctx).get_result(0);
    let extract = llvm::ExtractValueOp::new(ctx, cmpxchg_res, vec![0])
        .map_err(|e| pliron::input_error_noloc!("{}", e))?;
    rewriter.insert_operation(ctx, extract.get_operation());
    rewriter.replace_operation(ctx, op, extract.get_operation());

    Ok(())
}

// =============================================================================
// Packed Atomic Add (f16x2, bf16x2) -- inline PTX
// =============================================================================

/// Convert a packed atomic add op to inline PTX.
///
/// Constraints: `=r,l,r,~{memory}` -- output register, address pointer, input
/// register, memory clobber.
///
/// Uses `SideEffect` (not convergent): atomics are per-thread, not
/// warp-synchronous.
fn convert_packed_atom_add(
    ctx: &mut Context,
    rewriter: &mut DialectConversionRewriter,
    op: Ptr<Operation>,
    ptx_type: &str,
) -> Result<()> {
    let operands: Vec<_> = op.deref(ctx).operands().collect();
    if operands.len() != 2 {
        return pliron::input_err_noloc!(
            "packed atomic add requires 2 operands (address, addend), got {}",
            operands.len()
        );
    }
    let addr = operands[0];
    let val = operands[1];

    let i32_ty = IntegerType::get(ctx, 32, Signedness::Signless);

    let inline_asm = llvm::InlineAsmOp::build(
        ctx,
        i32_ty.into(),
        vec![addr, val],
        &format!("atom.global.add.noftz.{ptx_type} $0, [$1], $2;"),
        "=r,l,r,~{memory}",
        AsmKind::SideEffect,
    );

    let asm_op = inline_asm.get_operation();
    rewriter.insert_operation(ctx, asm_op);
    rewriter.replace_operation(ctx, op, asm_op);
    Ok(())
}

/// Convert `nvvm.atom_add_f16x2` to inline PTX.
pub(crate) fn convert_atom_add_f16x2(
    ctx: &mut Context,
    rewriter: &mut DialectConversionRewriter,
    op: Ptr<Operation>,
    _operands_info: &OperandsInfo,
) -> Result<()> {
    convert_packed_atom_add(ctx, rewriter, op, "f16x2")
}

/// Convert `nvvm.atom_add_bf16x2` to inline PTX.
pub(crate) fn convert_atom_add_bf16x2(
    ctx: &mut Context,
    rewriter: &mut DialectConversionRewriter,
    op: Ptr<Operation>,
    _operands_info: &OperandsInfo,
) -> Result<()> {
    convert_packed_atom_add(ctx, rewriter, op, "bf16x2")
}
