Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Feb  3 17:50:15 2021
| Host         : DESKTOP-K5SEL4A running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_top_level_wrapper_timing_summary_routed.rpt -pb system_top_level_wrapper_timing_summary_routed.pb -rpx system_top_level_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_top_level_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (10)
7. checking multiple_clock (226)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (226)
--------------------------------
 There are 226 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.315        0.000                      0                  277        0.024        0.000                      0                  277        2.000        0.000                       0                   233  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                      ------------         ----------      --------------
pin_clk125mhz                              {0.000 4.000}        8.000           125.000         
  clk_out1_system_top_level_clk_wiz_0_0    {0.000 10.000}       20.000          50.000          
  clk_out2_system_top_level_clk_wiz_0_0    {0.000 40.690}       81.379          12.288          
  clkfbout_system_top_level_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          
sys_clk_pin                                {0.000 4.000}        8.000           125.000         
  clk_out1_system_top_level_clk_wiz_0_0_1  {0.000 10.000}       20.000          50.000          
  clk_out2_system_top_level_clk_wiz_0_0_1  {0.000 40.690}       81.379          12.288          
  clkfbout_system_top_level_clk_wiz_0_0_1  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
pin_clk125mhz                                                                                                                                                                                2.000        0.000                       0                     1  
  clk_out1_system_top_level_clk_wiz_0_0         15.315        0.000                      0                  102        0.131        0.000                      0                  102        9.500        0.000                       0                    74  
  clk_out2_system_top_level_clk_wiz_0_0         76.180        0.000                      0                  175        0.130        0.000                      0                  175       40.190        0.000                       0                   156  
  clkfbout_system_top_level_clk_wiz_0_0                                                                                                                                                     12.633        0.000                       0                     2  
sys_clk_pin                                                                                                                                                                                  2.000        0.000                       0                     1  
  clk_out1_system_top_level_clk_wiz_0_0_1       15.317        0.000                      0                  102        0.131        0.000                      0                  102        9.500        0.000                       0                    74  
  clk_out2_system_top_level_clk_wiz_0_0_1       76.186        0.000                      0                  175        0.130        0.000                      0                  175       40.190        0.000                       0                   156  
  clkfbout_system_top_level_clk_wiz_0_0_1                                                                                                                                                   12.633        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                               To Clock                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                               --------                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_system_top_level_clk_wiz_0_0_1  clk_out1_system_top_level_clk_wiz_0_0         15.315        0.000                      0                  102        0.045        0.000                      0                  102  
clk_out2_system_top_level_clk_wiz_0_0_1  clk_out2_system_top_level_clk_wiz_0_0         76.180        0.000                      0                  175        0.024        0.000                      0                  175  
clk_out1_system_top_level_clk_wiz_0_0    clk_out1_system_top_level_clk_wiz_0_0_1       15.315        0.000                      0                  102        0.045        0.000                      0                  102  
clk_out2_system_top_level_clk_wiz_0_0    clk_out2_system_top_level_clk_wiz_0_0_1       76.180        0.000                      0                  175        0.024        0.000                      0                  175  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  pin_clk125mhz
  To Clock:  pin_clk125mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pin_clk125mhz
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pin_clk125mhz }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_top_level_clk_wiz_0_0
  To Clock:  clk_out1_system_top_level_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       15.315ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.315ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/U0/sdat_inout_retimed_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.566ns  (logic 1.434ns (31.407%)  route 3.132ns (68.593%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.429ns = ( 26.429 - 20.000 ) 
    Source Clock Delay      (SCD):    7.009ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.863     7.009    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X107Y54        FDCE                                         r  system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y54        FDCE (Prop_fdce_C_Q)         0.456     7.465 f  system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[8]/Q
                         net (fo=5, routed)           0.836     8.301    system_top_level_i/i2c_config_0/U0/clk_divider_r_reg_n_0_[8]_14
    SLICE_X108Y53        LUT4 (Prop_lut4_I0_O)        0.152     8.453 r  system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.699     9.152    system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X108Y53        LUT5 (Prop_lut5_I0_O)        0.374     9.526 r  system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.788    10.314    system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X112Y52        LUT6 (Prop_lut6_I0_O)        0.328    10.642 r  system_top_level_i/i2c_config_0/U0/sdat_inout_retimed_i_5/O
                         net (fo=2, routed)           0.809    11.451    system_top_level_i/i2c_config_0/U0/sdat_inout_retimed_i_5_n_0
    SLICE_X111Y52        LUT6 (Prop_lut6_I4_O)        0.124    11.575 r  system_top_level_i/i2c_config_0/U0/sdat_inout_retimed_i_1/O
                         net (fo=1, routed)           0.000    11.575    system_top_level_i/i2c_config_0/U0/sdat_inout_retimed_i_1_n_0
    SLICE_X111Y52        FDPE                                         r  system_top_level_i/i2c_config_0/U0/sdat_inout_retimed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.687    26.429    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X111Y52        FDPE                                         r  system_top_level_i/i2c_config_0/U0/sdat_inout_retimed_reg/C
                         clock pessimism              0.517    26.947    
                         clock uncertainty           -0.086    26.861    
    SLICE_X111Y52        FDPE (Setup_fdpe_C_D)        0.029    26.890    system_top_level_i/i2c_config_0/U0/sdat_inout_retimed_reg
  -------------------------------------------------------------------
                         required time                         26.890    
                         arrival time                         -11.575    
  -------------------------------------------------------------------
                         slack                                 15.315    

Slack (MET) :             15.476ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/U0/data_r_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 1.310ns (31.443%)  route 2.856ns (68.557%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.426ns = ( 26.426 - 20.000 ) 
    Source Clock Delay      (SCD):    7.011ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.865     7.011    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X110Y53        FDCE                                         r  system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y53        FDCE (Prop_fdce_C_Q)         0.456     7.467 r  system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[0]/Q
                         net (fo=11, routed)          0.870     8.337    system_top_level_i/i2c_config_0/U0/clk_divider_r_reg_n_0_[0]_5
    SLICE_X108Y53        LUT4 (Prop_lut4_I1_O)        0.152     8.489 r  system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.699     9.187    system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X108Y53        LUT5 (Prop_lut5_I0_O)        0.374     9.561 r  system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.625    10.186    system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X111Y52        LUT6 (Prop_lut6_I0_O)        0.328    10.514 r  system_top_level_i/i2c_config_0/U0/data_r[18]_i_1/O
                         net (fo=15, routed)          0.662    11.177    system_top_level_i/i2c_config_0/U0/data_r[18]_i_1_n_0
    SLICE_X109Y50        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.684    26.426    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X109Y50        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[0]/C
                         clock pessimism              0.517    26.944    
                         clock uncertainty           -0.086    26.858    
    SLICE_X109Y50        FDCE (Setup_fdce_C_CE)      -0.205    26.653    system_top_level_i/i2c_config_0/U0/data_r_reg[0]
  -------------------------------------------------------------------
                         required time                         26.653    
                         arrival time                         -11.177    
  -------------------------------------------------------------------
                         slack                                 15.476    

Slack (MET) :             15.476ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/U0/data_r_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 1.310ns (31.443%)  route 2.856ns (68.557%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.426ns = ( 26.426 - 20.000 ) 
    Source Clock Delay      (SCD):    7.011ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.865     7.011    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X110Y53        FDCE                                         r  system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y53        FDCE (Prop_fdce_C_Q)         0.456     7.467 r  system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[0]/Q
                         net (fo=11, routed)          0.870     8.337    system_top_level_i/i2c_config_0/U0/clk_divider_r_reg_n_0_[0]_5
    SLICE_X108Y53        LUT4 (Prop_lut4_I1_O)        0.152     8.489 r  system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.699     9.187    system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X108Y53        LUT5 (Prop_lut5_I0_O)        0.374     9.561 r  system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.625    10.186    system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X111Y52        LUT6 (Prop_lut6_I0_O)        0.328    10.514 r  system_top_level_i/i2c_config_0/U0/data_r[18]_i_1/O
                         net (fo=15, routed)          0.662    11.177    system_top_level_i/i2c_config_0/U0/data_r[18]_i_1_n_0
    SLICE_X109Y50        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.684    26.426    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X109Y50        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[14]/C
                         clock pessimism              0.517    26.944    
                         clock uncertainty           -0.086    26.858    
    SLICE_X109Y50        FDCE (Setup_fdce_C_CE)      -0.205    26.653    system_top_level_i/i2c_config_0/U0/data_r_reg[14]
  -------------------------------------------------------------------
                         required time                         26.653    
                         arrival time                         -11.177    
  -------------------------------------------------------------------
                         slack                                 15.476    

Slack (MET) :             15.476ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/U0/data_r_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 1.310ns (31.443%)  route 2.856ns (68.557%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.426ns = ( 26.426 - 20.000 ) 
    Source Clock Delay      (SCD):    7.011ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.865     7.011    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X110Y53        FDCE                                         r  system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y53        FDCE (Prop_fdce_C_Q)         0.456     7.467 r  system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[0]/Q
                         net (fo=11, routed)          0.870     8.337    system_top_level_i/i2c_config_0/U0/clk_divider_r_reg_n_0_[0]_5
    SLICE_X108Y53        LUT4 (Prop_lut4_I1_O)        0.152     8.489 r  system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.699     9.187    system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X108Y53        LUT5 (Prop_lut5_I0_O)        0.374     9.561 r  system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.625    10.186    system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X111Y52        LUT6 (Prop_lut6_I0_O)        0.328    10.514 r  system_top_level_i/i2c_config_0/U0/data_r[18]_i_1/O
                         net (fo=15, routed)          0.662    11.177    system_top_level_i/i2c_config_0/U0/data_r[18]_i_1_n_0
    SLICE_X109Y50        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.684    26.426    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X109Y50        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[1]/C
                         clock pessimism              0.517    26.944    
                         clock uncertainty           -0.086    26.858    
    SLICE_X109Y50        FDCE (Setup_fdce_C_CE)      -0.205    26.653    system_top_level_i/i2c_config_0/U0/data_r_reg[1]
  -------------------------------------------------------------------
                         required time                         26.653    
                         arrival time                         -11.177    
  -------------------------------------------------------------------
                         slack                                 15.476    

Slack (MET) :             15.476ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/U0/data_r_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 1.310ns (31.443%)  route 2.856ns (68.557%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.426ns = ( 26.426 - 20.000 ) 
    Source Clock Delay      (SCD):    7.011ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.865     7.011    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X110Y53        FDCE                                         r  system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y53        FDCE (Prop_fdce_C_Q)         0.456     7.467 r  system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[0]/Q
                         net (fo=11, routed)          0.870     8.337    system_top_level_i/i2c_config_0/U0/clk_divider_r_reg_n_0_[0]_5
    SLICE_X108Y53        LUT4 (Prop_lut4_I1_O)        0.152     8.489 r  system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.699     9.187    system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X108Y53        LUT5 (Prop_lut5_I0_O)        0.374     9.561 r  system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.625    10.186    system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X111Y52        LUT6 (Prop_lut6_I0_O)        0.328    10.514 r  system_top_level_i/i2c_config_0/U0/data_r[18]_i_1/O
                         net (fo=15, routed)          0.662    11.177    system_top_level_i/i2c_config_0/U0/data_r[18]_i_1_n_0
    SLICE_X109Y50        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.684    26.426    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X109Y50        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[2]/C
                         clock pessimism              0.517    26.944    
                         clock uncertainty           -0.086    26.858    
    SLICE_X109Y50        FDCE (Setup_fdce_C_CE)      -0.205    26.653    system_top_level_i/i2c_config_0/U0/data_r_reg[2]
  -------------------------------------------------------------------
                         required time                         26.653    
                         arrival time                         -11.177    
  -------------------------------------------------------------------
                         slack                                 15.476    

Slack (MET) :             15.476ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/U0/data_r_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 1.310ns (31.443%)  route 2.856ns (68.557%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.426ns = ( 26.426 - 20.000 ) 
    Source Clock Delay      (SCD):    7.011ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.865     7.011    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X110Y53        FDCE                                         r  system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y53        FDCE (Prop_fdce_C_Q)         0.456     7.467 r  system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[0]/Q
                         net (fo=11, routed)          0.870     8.337    system_top_level_i/i2c_config_0/U0/clk_divider_r_reg_n_0_[0]_5
    SLICE_X108Y53        LUT4 (Prop_lut4_I1_O)        0.152     8.489 r  system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.699     9.187    system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X108Y53        LUT5 (Prop_lut5_I0_O)        0.374     9.561 r  system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.625    10.186    system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X111Y52        LUT6 (Prop_lut6_I0_O)        0.328    10.514 r  system_top_level_i/i2c_config_0/U0/data_r[18]_i_1/O
                         net (fo=15, routed)          0.662    11.177    system_top_level_i/i2c_config_0/U0/data_r[18]_i_1_n_0
    SLICE_X109Y50        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.684    26.426    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X109Y50        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[3]/C
                         clock pessimism              0.517    26.944    
                         clock uncertainty           -0.086    26.858    
    SLICE_X109Y50        FDCE (Setup_fdce_C_CE)      -0.205    26.653    system_top_level_i/i2c_config_0/U0/data_r_reg[3]
  -------------------------------------------------------------------
                         required time                         26.653    
                         arrival time                         -11.177    
  -------------------------------------------------------------------
                         slack                                 15.476    

Slack (MET) :             15.476ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/U0/data_r_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 1.310ns (31.443%)  route 2.856ns (68.557%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.426ns = ( 26.426 - 20.000 ) 
    Source Clock Delay      (SCD):    7.011ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.865     7.011    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X110Y53        FDCE                                         r  system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y53        FDCE (Prop_fdce_C_Q)         0.456     7.467 r  system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[0]/Q
                         net (fo=11, routed)          0.870     8.337    system_top_level_i/i2c_config_0/U0/clk_divider_r_reg_n_0_[0]_5
    SLICE_X108Y53        LUT4 (Prop_lut4_I1_O)        0.152     8.489 r  system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.699     9.187    system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X108Y53        LUT5 (Prop_lut5_I0_O)        0.374     9.561 r  system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.625    10.186    system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X111Y52        LUT6 (Prop_lut6_I0_O)        0.328    10.514 r  system_top_level_i/i2c_config_0/U0/data_r[18]_i_1/O
                         net (fo=15, routed)          0.662    11.177    system_top_level_i/i2c_config_0/U0/data_r[18]_i_1_n_0
    SLICE_X109Y50        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.684    26.426    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X109Y50        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[7]/C
                         clock pessimism              0.517    26.944    
                         clock uncertainty           -0.086    26.858    
    SLICE_X109Y50        FDCE (Setup_fdce_C_CE)      -0.205    26.653    system_top_level_i/i2c_config_0/U0/data_r_reg[7]
  -------------------------------------------------------------------
                         required time                         26.653    
                         arrival time                         -11.177    
  -------------------------------------------------------------------
                         slack                                 15.476    

Slack (MET) :             15.531ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/U0/data_r_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.115ns  (logic 1.310ns (31.831%)  route 2.805ns (68.169%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.429ns = ( 26.429 - 20.000 ) 
    Source Clock Delay      (SCD):    7.009ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.863     7.009    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X107Y54        FDCE                                         r  system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y54        FDCE (Prop_fdce_C_Q)         0.456     7.465 f  system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[8]/Q
                         net (fo=5, routed)           0.836     8.301    system_top_level_i/i2c_config_0/U0/clk_divider_r_reg_n_0_[8]_14
    SLICE_X108Y53        LUT4 (Prop_lut4_I0_O)        0.152     8.453 r  system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.699     9.152    system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X108Y53        LUT5 (Prop_lut5_I0_O)        0.374     9.526 r  system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.625    10.151    system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X111Y52        LUT6 (Prop_lut6_I0_O)        0.328    10.479 r  system_top_level_i/i2c_config_0/U0/data_r[18]_i_1/O
                         net (fo=15, routed)          0.645    11.124    system_top_level_i/i2c_config_0/U0/data_r[18]_i_1_n_0
    SLICE_X111Y50        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.687    26.429    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X111Y50        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[11]/C
                         clock pessimism              0.517    26.947    
                         clock uncertainty           -0.086    26.861    
    SLICE_X111Y50        FDCE (Setup_fdce_C_CE)      -0.205    26.656    system_top_level_i/i2c_config_0/U0/data_r_reg[11]
  -------------------------------------------------------------------
                         required time                         26.656    
                         arrival time                         -11.124    
  -------------------------------------------------------------------
                         slack                                 15.531    

Slack (MET) :             15.620ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/U0/data_r_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 1.310ns (32.282%)  route 2.748ns (67.718%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.426ns = ( 26.426 - 20.000 ) 
    Source Clock Delay      (SCD):    7.011ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.865     7.011    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X110Y53        FDCE                                         r  system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y53        FDCE (Prop_fdce_C_Q)         0.456     7.467 r  system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[0]/Q
                         net (fo=11, routed)          0.870     8.337    system_top_level_i/i2c_config_0/U0/clk_divider_r_reg_n_0_[0]_5
    SLICE_X108Y53        LUT4 (Prop_lut4_I1_O)        0.152     8.489 r  system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.699     9.187    system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X108Y53        LUT5 (Prop_lut5_I0_O)        0.374     9.561 r  system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.625    10.186    system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X111Y52        LUT6 (Prop_lut6_I0_O)        0.328    10.514 r  system_top_level_i/i2c_config_0/U0/data_r[18]_i_1/O
                         net (fo=15, routed)          0.554    11.069    system_top_level_i/i2c_config_0/U0/data_r[18]_i_1_n_0
    SLICE_X108Y51        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.684    26.426    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X108Y51        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[12]/C
                         clock pessimism              0.517    26.944    
                         clock uncertainty           -0.086    26.858    
    SLICE_X108Y51        FDCE (Setup_fdce_C_CE)      -0.169    26.689    system_top_level_i/i2c_config_0/U0/data_r_reg[12]
  -------------------------------------------------------------------
                         required time                         26.689    
                         arrival time                         -11.069    
  -------------------------------------------------------------------
                         slack                                 15.620    

Slack (MET) :             15.620ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/U0/data_r_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 1.310ns (32.282%)  route 2.748ns (67.718%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.426ns = ( 26.426 - 20.000 ) 
    Source Clock Delay      (SCD):    7.011ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.865     7.011    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X110Y53        FDCE                                         r  system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y53        FDCE (Prop_fdce_C_Q)         0.456     7.467 r  system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[0]/Q
                         net (fo=11, routed)          0.870     8.337    system_top_level_i/i2c_config_0/U0/clk_divider_r_reg_n_0_[0]_5
    SLICE_X108Y53        LUT4 (Prop_lut4_I1_O)        0.152     8.489 r  system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.699     9.187    system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X108Y53        LUT5 (Prop_lut5_I0_O)        0.374     9.561 r  system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.625    10.186    system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X111Y52        LUT6 (Prop_lut6_I0_O)        0.328    10.514 r  system_top_level_i/i2c_config_0/U0/data_r[18]_i_1/O
                         net (fo=15, routed)          0.554    11.069    system_top_level_i/i2c_config_0/U0/data_r[18]_i_1_n_0
    SLICE_X108Y51        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.684    26.426    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X108Y51        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[13]/C
                         clock pessimism              0.517    26.944    
                         clock uncertainty           -0.086    26.858    
    SLICE_X108Y51        FDCE (Setup_fdce_C_CE)      -0.169    26.689    system_top_level_i/i2c_config_0/U0/data_r_reg[13]
  -------------------------------------------------------------------
                         required time                         26.689    
                         arrival time                         -11.069    
  -------------------------------------------------------------------
                         slack                                 15.620    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.424     1.133    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020     1.153 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.270     1.423    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0_en_clk
    SLICE_X48Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.141     1.564 r  system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.065     1.629    system_top_level_i/clk_wiz_0/inst/seq_reg1[0]
    SLICE_X48Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.470     1.410    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043     1.453 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.495     1.948    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0_en_clk
    SLICE_X48Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
                         clock pessimism             -0.525     1.423    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.075     1.498    system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 system_top_level_i/i2c_config_0/U0/rom_data_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/U0/data_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.533%)  route 0.113ns (44.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    2.082ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.636     2.082    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X109Y51        FDRE                                         r  system_top_level_i/i2c_config_0/U0/rom_data_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y51        FDRE (Prop_fdre_C_Q)         0.141     2.223 r  system_top_level_i/i2c_config_0/U0/rom_data_r_reg[4]/Q
                         net (fo=1, routed)           0.113     2.336    system_top_level_i/i2c_config_0/U0/rom_data_r_reg_n_0_[4]_40
    SLICE_X110Y51        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.909     2.646    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X110Y51        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[4]/C
                         clock pessimism             -0.525     2.121    
    SLICE_X110Y51        FDCE (Hold_fdce_C_D)         0.066     2.187    system_top_level_i/i2c_config_0/U0/data_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.187    
                         arrival time                           2.336    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 system_top_level_i/i2c_config_0/U0/rom_data_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/U0/data_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.313%)  route 0.119ns (45.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    2.083ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.637     2.083    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X110Y50        FDRE                                         r  system_top_level_i/i2c_config_0/U0/rom_data_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y50        FDRE (Prop_fdre_C_Q)         0.141     2.224 r  system_top_level_i/i2c_config_0/U0/rom_data_r_reg[2]/Q
                         net (fo=1, routed)           0.119     2.343    system_top_level_i/i2c_config_0/U0/rom_data_r_reg_n_0_[2]_38
    SLICE_X109Y50        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.906     2.643    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X109Y50        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[2]/C
                         clock pessimism             -0.525     2.118    
    SLICE_X109Y50        FDCE (Hold_fdce_C_D)         0.072     2.190    system_top_level_i/i2c_config_0/U0/data_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.190    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 system_top_level_i/i2c_config_0/U0/rom_data_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/U0/data_r_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.352%)  route 0.059ns (31.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    2.082ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.636     2.082    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X109Y51        FDRE                                         r  system_top_level_i/i2c_config_0/U0/rom_data_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y51        FDRE (Prop_fdre_C_Q)         0.128     2.210 r  system_top_level_i/i2c_config_0/U0/rom_data_r_reg[8]/Q
                         net (fo=1, routed)           0.059     2.269    system_top_level_i/i2c_config_0/U0/rom_data_r_reg_n_0_[8]_43
    SLICE_X108Y51        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.906     2.643    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X108Y51        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[8]/C
                         clock pessimism             -0.548     2.095    
    SLICE_X108Y51        FDCE (Hold_fdce_C_D)         0.010     2.105    system_top_level_i/i2c_config_0/U0/data_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.105    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 system_top_level_i/i2c_config_0/U0/rom_data_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/U0/data_r_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    2.082ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.636     2.082    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X109Y51        FDRE                                         r  system_top_level_i/i2c_config_0/U0/rom_data_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y51        FDRE (Prop_fdre_C_Q)         0.141     2.223 r  system_top_level_i/i2c_config_0/U0/rom_data_r_reg[12]/Q
                         net (fo=1, routed)           0.116     2.339    system_top_level_i/i2c_config_0/U0/rom_data_r_reg_n_0_[12]_34
    SLICE_X108Y51        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.906     2.643    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X108Y51        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[12]/C
                         clock pessimism             -0.548     2.095    
    SLICE_X108Y51        FDCE (Hold_fdce_C_D)         0.059     2.154    system_top_level_i/i2c_config_0/U0/data_r_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.154    
                         arrival time                           2.339    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 system_top_level_i/i2c_config_0/U0/rom_data_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/U0/data_r_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.815%)  route 0.107ns (43.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    2.082ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.636     2.082    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X109Y51        FDRE                                         r  system_top_level_i/i2c_config_0/U0/rom_data_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y51        FDRE (Prop_fdre_C_Q)         0.141     2.223 r  system_top_level_i/i2c_config_0/U0/rom_data_r_reg[14]/Q
                         net (fo=1, routed)           0.107     2.330    system_top_level_i/i2c_config_0/U0/rom_data_r_reg_n_0_[14]_36
    SLICE_X109Y50        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.906     2.643    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X109Y50        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[14]/C
                         clock pessimism             -0.545     2.098    
    SLICE_X109Y50        FDCE (Hold_fdce_C_D)         0.047     2.145    system_top_level_i/i2c_config_0/U0/data_r_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.145    
                         arrival time                           2.330    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.128ns (66.266%)  route 0.065ns (33.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.424     1.133    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020     1.153 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.270     1.423    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0_en_clk
    SLICE_X48Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.128     1.551 r  system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.065     1.616    system_top_level_i/clk_wiz_0/inst/seq_reg1[6]
    SLICE_X48Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.470     1.410    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043     1.453 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.495     1.948    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0_en_clk
    SLICE_X48Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[7]/C
                         clock pessimism             -0.525     1.423    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)        -0.006     1.417    system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           1.616    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 system_top_level_i/i2c_config_0/U0/param_counter_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/U0/rom_data_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.309%)  route 0.156ns (45.691%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    2.081ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.635     2.081    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X109Y53        FDCE                                         r  system_top_level_i/i2c_config_0/U0/param_counter_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y53        FDCE (Prop_fdce_C_Q)         0.141     2.222 r  system_top_level_i/i2c_config_0/U0/param_counter_r_reg[3]/Q
                         net (fo=16, routed)          0.156     2.379    system_top_level_i/i2c_config_0/U0/param_counter_r_reg[3]
    SLICE_X108Y52        LUT4 (Prop_lut4_I0_O)        0.045     2.424 r  system_top_level_i/i2c_config_0/U0/rom_data_r[7]_i_1/O
                         net (fo=1, routed)           0.000     2.424    system_top_level_i/i2c_config_0/U0/rom_data_r[7]
    SLICE_X108Y52        FDRE                                         r  system_top_level_i/i2c_config_0/U0/rom_data_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.906     2.643    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X108Y52        FDRE                                         r  system_top_level_i/i2c_config_0/U0/rom_data_r_reg[7]/C
                         clock pessimism             -0.545     2.098    
    SLICE_X108Y52        FDRE (Hold_fdre_C_D)         0.120     2.218    system_top_level_i/i2c_config_0/U0/rom_data_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.218    
                         arrival time                           2.424    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 system_top_level_i/i2c_config_0/U0/sclk_en_r_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/U0/sclk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.814%)  route 0.153ns (45.186%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    2.082ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.636     2.082    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X111Y53        FDPE                                         r  system_top_level_i/i2c_config_0/U0/sclk_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y53        FDPE (Prop_fdpe_C_Q)         0.141     2.223 r  system_top_level_i/i2c_config_0/U0/sclk_en_r_reg/Q
                         net (fo=2, routed)           0.153     2.377    system_top_level_i/i2c_config_0/U0/sclk_en_r_reg_n_0
    SLICE_X109Y52        LUT3 (Prop_lut3_I1_O)        0.045     2.422 r  system_top_level_i/i2c_config_0/U0/sclk_out_i_1/O
                         net (fo=1, routed)           0.000     2.422    system_top_level_i/i2c_config_0/U0/sclk_out0
    SLICE_X109Y52        FDCE                                         r  system_top_level_i/i2c_config_0/U0/sclk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.906     2.643    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X109Y52        FDCE                                         r  system_top_level_i/i2c_config_0/U0/sclk_out_reg/C
                         clock pessimism             -0.525     2.118    
    SLICE_X109Y52        FDCE (Hold_fdce_C_D)         0.092     2.210    system_top_level_i/i2c_config_0/U0/sclk_out_reg
  -------------------------------------------------------------------
                         required time                         -2.210    
                         arrival time                           2.422    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 system_top_level_i/i2c_config_0/U0/rom_data_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/U0/data_r_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.128ns (51.354%)  route 0.121ns (48.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    2.083ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.637     2.083    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X110Y50        FDRE                                         r  system_top_level_i/i2c_config_0/U0/rom_data_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y50        FDRE (Prop_fdre_C_Q)         0.128     2.211 r  system_top_level_i/i2c_config_0/U0/rom_data_r_reg[10]/Q
                         net (fo=1, routed)           0.121     2.332    system_top_level_i/i2c_config_0/U0/rom_data_r_reg_n_0_[10]_32
    SLICE_X110Y51        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.909     2.646    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X110Y51        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[10]/C
                         clock pessimism             -0.547     2.099    
    SLICE_X110Y51        FDCE (Hold_fdce_C_D)         0.017     2.116    system_top_level_i/i2c_config_0/U0/data_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.116    
                         arrival time                           2.332    
  -------------------------------------------------------------------
                         slack                                  0.216    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_top_level_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCTRL/I0        n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17  system_top_level_i/clk_wiz_0/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I             n/a            2.155         20.000      17.845     BUFHCE_X0Y24    system_top_level_i/clk_wiz_0/inst/clkout1_buf_en/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X110Y52   system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X110Y52   system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X110Y52   system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X110Y52   system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r_reg[3]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X110Y53   system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X107Y53   system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[10]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X107Y53   system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[1]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X109Y50   system_top_level_i/i2c_config_0/U0/data_r_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X108Y51   system_top_level_i/i2c_config_0/U0/data_r_reg[12]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X108Y51   system_top_level_i/i2c_config_0/U0/data_r_reg[13]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X109Y50   system_top_level_i/i2c_config_0/U0/data_r_reg[14]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X108Y51   system_top_level_i/i2c_config_0/U0/data_r_reg[18]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X109Y50   system_top_level_i/i2c_config_0/U0/data_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X109Y50   system_top_level_i/i2c_config_0/U0/data_r_reg[2]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X109Y50   system_top_level_i/i2c_config_0/U0/data_r_reg[3]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X109Y50   system_top_level_i/i2c_config_0/U0/data_r_reg[7]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X108Y51   system_top_level_i/i2c_config_0/U0/data_r_reg[8]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X110Y52   system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X110Y52   system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X110Y52   system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X110Y52   system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r_reg[3]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X107Y53   system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[10]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X107Y53   system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X108Y53   system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[3]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X107Y53   system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[4]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X109Y54   system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[5]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X109Y54   system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_system_top_level_clk_wiz_0_0
  To Clock:  clk_out2_system_top_level_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       76.180ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.190ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             76.180ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.659ns  (logic 1.292ns (27.729%)  route 3.367ns (72.271%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.397ns = ( 87.776 - 81.379 ) 
    Source Clock Delay      (SCD):    6.976ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.830     6.976    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X2Y33          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDCE (Prop_fdce_C_Q)         0.478     7.454 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/Q
                         net (fo=5, routed)           0.886     8.339    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.329     8.668 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r[6]_i_2/O
                         net (fo=2, routed)           0.579     9.247    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r[6]_i_2_n_0
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.332     9.579 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3/O
                         net (fo=12, routed)          1.083    10.662    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3_n_0
    SLICE_X0Y37          LUT5 (Prop_lut5_I4_O)        0.153    10.815 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[4]_i_1/O
                         net (fo=5, routed)           0.820    11.635    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[4]_i_1_n_0
    SLICE_X1Y36          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.654    87.776    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X1Y36          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[4]/C
                         clock pessimism              0.557    88.333    
                         clock uncertainty           -0.106    88.227    
    SLICE_X1Y36          FDCE (Setup_fdce_C_CE)      -0.412    87.815    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[4]
  -------------------------------------------------------------------
                         required time                         87.815    
                         arrival time                         -11.635    
  -------------------------------------------------------------------
                         slack                                 76.180    

Slack (MET) :             76.322ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.519ns  (logic 1.292ns (28.593%)  route 3.227ns (71.407%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.398ns = ( 87.777 - 81.379 ) 
    Source Clock Delay      (SCD):    6.976ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.830     6.976    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X2Y33          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDCE (Prop_fdce_C_Q)         0.478     7.454 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/Q
                         net (fo=5, routed)           0.886     8.339    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.329     8.668 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r[6]_i_2/O
                         net (fo=2, routed)           0.579     9.247    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r[6]_i_2_n_0
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.332     9.579 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3/O
                         net (fo=12, routed)          1.083    10.662    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3_n_0
    SLICE_X0Y37          LUT5 (Prop_lut5_I4_O)        0.153    10.815 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[4]_i_1/O
                         net (fo=5, routed)           0.679    11.494    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[4]_i_1_n_0
    SLICE_X1Y37          FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.655    87.777    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X1Y37          FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[0]/C
                         clock pessimism              0.557    88.334    
                         clock uncertainty           -0.106    88.228    
    SLICE_X1Y37          FDPE (Setup_fdpe_C_CE)      -0.412    87.816    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[0]
  -------------------------------------------------------------------
                         required time                         87.816    
                         arrival time                         -11.494    
  -------------------------------------------------------------------
                         slack                                 76.322    

Slack (MET) :             76.322ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.519ns  (logic 1.292ns (28.593%)  route 3.227ns (71.407%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.398ns = ( 87.777 - 81.379 ) 
    Source Clock Delay      (SCD):    6.976ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.830     6.976    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X2Y33          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDCE (Prop_fdce_C_Q)         0.478     7.454 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/Q
                         net (fo=5, routed)           0.886     8.339    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.329     8.668 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r[6]_i_2/O
                         net (fo=2, routed)           0.579     9.247    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r[6]_i_2_n_0
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.332     9.579 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3/O
                         net (fo=12, routed)          1.083    10.662    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3_n_0
    SLICE_X0Y37          LUT5 (Prop_lut5_I4_O)        0.153    10.815 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[4]_i_1/O
                         net (fo=5, routed)           0.679    11.494    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[4]_i_1_n_0
    SLICE_X1Y37          FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.655    87.777    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X1Y37          FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[1]/C
                         clock pessimism              0.557    88.334    
                         clock uncertainty           -0.106    88.228    
    SLICE_X1Y37          FDPE (Setup_fdpe_C_CE)      -0.412    87.816    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[1]
  -------------------------------------------------------------------
                         required time                         87.816    
                         arrival time                         -11.494    
  -------------------------------------------------------------------
                         slack                                 76.322    

Slack (MET) :             76.322ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[2]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.519ns  (logic 1.292ns (28.593%)  route 3.227ns (71.407%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.398ns = ( 87.777 - 81.379 ) 
    Source Clock Delay      (SCD):    6.976ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.830     6.976    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X2Y33          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDCE (Prop_fdce_C_Q)         0.478     7.454 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/Q
                         net (fo=5, routed)           0.886     8.339    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.329     8.668 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r[6]_i_2/O
                         net (fo=2, routed)           0.579     9.247    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r[6]_i_2_n_0
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.332     9.579 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3/O
                         net (fo=12, routed)          1.083    10.662    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3_n_0
    SLICE_X0Y37          LUT5 (Prop_lut5_I4_O)        0.153    10.815 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[4]_i_1/O
                         net (fo=5, routed)           0.679    11.494    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[4]_i_1_n_0
    SLICE_X1Y37          FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.655    87.777    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X1Y37          FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[2]/C
                         clock pessimism              0.557    88.334    
                         clock uncertainty           -0.106    88.228    
    SLICE_X1Y37          FDPE (Setup_fdpe_C_CE)      -0.412    87.816    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[2]
  -------------------------------------------------------------------
                         required time                         87.816    
                         arrival time                         -11.494    
  -------------------------------------------------------------------
                         slack                                 76.322    

Slack (MET) :             76.322ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.519ns  (logic 1.292ns (28.593%)  route 3.227ns (71.407%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.398ns = ( 87.777 - 81.379 ) 
    Source Clock Delay      (SCD):    6.976ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.830     6.976    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X2Y33          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDCE (Prop_fdce_C_Q)         0.478     7.454 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/Q
                         net (fo=5, routed)           0.886     8.339    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.329     8.668 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r[6]_i_2/O
                         net (fo=2, routed)           0.579     9.247    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r[6]_i_2_n_0
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.332     9.579 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3/O
                         net (fo=12, routed)          1.083    10.662    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3_n_0
    SLICE_X0Y37          LUT5 (Prop_lut5_I4_O)        0.153    10.815 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[4]_i_1/O
                         net (fo=5, routed)           0.679    11.494    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[4]_i_1_n_0
    SLICE_X1Y37          FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.655    87.777    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X1Y37          FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[3]/C
                         clock pessimism              0.557    88.334    
                         clock uncertainty           -0.106    88.228    
    SLICE_X1Y37          FDPE (Setup_fdpe_C_CE)      -0.412    87.816    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[3]
  -------------------------------------------------------------------
                         required time                         87.816    
                         arrival time                         -11.494    
  -------------------------------------------------------------------
                         slack                                 76.322    

Slack (MET) :             77.076ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.008ns  (logic 1.263ns (31.511%)  route 2.745ns (68.489%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.399ns = ( 87.778 - 81.379 ) 
    Source Clock Delay      (SCD):    6.976ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.830     6.976    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X2Y33          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDCE (Prop_fdce_C_Q)         0.478     7.454 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/Q
                         net (fo=5, routed)           0.886     8.339    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.329     8.668 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r[6]_i_2/O
                         net (fo=2, routed)           0.579     9.247    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r[6]_i_2_n_0
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.332     9.579 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3/O
                         net (fo=12, routed)          0.805    10.384    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3_n_0
    SLICE_X0Y37          LUT2 (Prop_lut2_I0_O)        0.124    10.508 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r[15]_i_1/O
                         net (fo=16, routed)          0.476    10.984    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/left_sample_r_0
    SLICE_X2Y38          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.656    87.778    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X2Y38          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[0]/C
                         clock pessimism              0.557    88.335    
                         clock uncertainty           -0.106    88.229    
    SLICE_X2Y38          FDCE (Setup_fdce_C_CE)      -0.169    88.060    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[0]
  -------------------------------------------------------------------
                         required time                         88.060    
                         arrival time                         -10.984    
  -------------------------------------------------------------------
                         slack                                 77.076    

Slack (MET) :             77.076ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.008ns  (logic 1.263ns (31.511%)  route 2.745ns (68.489%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.399ns = ( 87.778 - 81.379 ) 
    Source Clock Delay      (SCD):    6.976ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.830     6.976    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X2Y33          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDCE (Prop_fdce_C_Q)         0.478     7.454 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/Q
                         net (fo=5, routed)           0.886     8.339    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.329     8.668 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r[6]_i_2/O
                         net (fo=2, routed)           0.579     9.247    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r[6]_i_2_n_0
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.332     9.579 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3/O
                         net (fo=12, routed)          0.805    10.384    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3_n_0
    SLICE_X0Y37          LUT2 (Prop_lut2_I0_O)        0.124    10.508 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r[15]_i_1/O
                         net (fo=16, routed)          0.476    10.984    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/left_sample_r_0
    SLICE_X2Y38          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.656    87.778    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X2Y38          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[14]/C
                         clock pessimism              0.557    88.335    
                         clock uncertainty           -0.106    88.229    
    SLICE_X2Y38          FDCE (Setup_fdce_C_CE)      -0.169    88.060    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[14]
  -------------------------------------------------------------------
                         required time                         88.060    
                         arrival time                         -10.984    
  -------------------------------------------------------------------
                         slack                                 77.076    

Slack (MET) :             77.076ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.008ns  (logic 1.263ns (31.511%)  route 2.745ns (68.489%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.399ns = ( 87.778 - 81.379 ) 
    Source Clock Delay      (SCD):    6.976ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.830     6.976    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X2Y33          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDCE (Prop_fdce_C_Q)         0.478     7.454 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/Q
                         net (fo=5, routed)           0.886     8.339    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.329     8.668 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r[6]_i_2/O
                         net (fo=2, routed)           0.579     9.247    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r[6]_i_2_n_0
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.332     9.579 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3/O
                         net (fo=12, routed)          0.805    10.384    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3_n_0
    SLICE_X0Y37          LUT2 (Prop_lut2_I0_O)        0.124    10.508 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r[15]_i_1/O
                         net (fo=16, routed)          0.476    10.984    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/left_sample_r_0
    SLICE_X2Y38          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.656    87.778    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X2Y38          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[1]/C
                         clock pessimism              0.557    88.335    
                         clock uncertainty           -0.106    88.229    
    SLICE_X2Y38          FDCE (Setup_fdce_C_CE)      -0.169    88.060    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[1]
  -------------------------------------------------------------------
                         required time                         88.060    
                         arrival time                         -10.984    
  -------------------------------------------------------------------
                         slack                                 77.076    

Slack (MET) :             77.076ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.008ns  (logic 1.263ns (31.511%)  route 2.745ns (68.489%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.399ns = ( 87.778 - 81.379 ) 
    Source Clock Delay      (SCD):    6.976ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.830     6.976    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X2Y33          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDCE (Prop_fdce_C_Q)         0.478     7.454 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/Q
                         net (fo=5, routed)           0.886     8.339    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.329     8.668 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r[6]_i_2/O
                         net (fo=2, routed)           0.579     9.247    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r[6]_i_2_n_0
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.332     9.579 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3/O
                         net (fo=12, routed)          0.805    10.384    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3_n_0
    SLICE_X0Y37          LUT2 (Prop_lut2_I0_O)        0.124    10.508 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r[15]_i_1/O
                         net (fo=16, routed)          0.476    10.984    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/left_sample_r_0
    SLICE_X2Y38          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.656    87.778    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X2Y38          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[2]/C
                         clock pessimism              0.557    88.335    
                         clock uncertainty           -0.106    88.229    
    SLICE_X2Y38          FDCE (Setup_fdce_C_CE)      -0.169    88.060    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[2]
  -------------------------------------------------------------------
                         required time                         88.060    
                         arrival time                         -10.984    
  -------------------------------------------------------------------
                         slack                                 77.076    

Slack (MET) :             77.076ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.008ns  (logic 1.263ns (31.511%)  route 2.745ns (68.489%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.399ns = ( 87.778 - 81.379 ) 
    Source Clock Delay      (SCD):    6.976ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.830     6.976    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X2Y33          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDCE (Prop_fdce_C_Q)         0.478     7.454 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/Q
                         net (fo=5, routed)           0.886     8.339    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.329     8.668 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r[6]_i_2/O
                         net (fo=2, routed)           0.579     9.247    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r[6]_i_2_n_0
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.332     9.579 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3/O
                         net (fo=12, routed)          0.805    10.384    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3_n_0
    SLICE_X0Y37          LUT2 (Prop_lut2_I0_O)        0.124    10.508 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r[15]_i_1/O
                         net (fo=16, routed)          0.476    10.984    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/left_sample_r_0
    SLICE_X2Y38          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.656    87.778    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X2Y38          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[3]/C
                         clock pessimism              0.557    88.335    
                         clock uncertainty           -0.106    88.229    
    SLICE_X2Y38          FDCE (Setup_fdce_C_CE)      -0.169    88.060    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[3]
  -------------------------------------------------------------------
                         required time                         88.060    
                         arrival time                         -10.984    
  -------------------------------------------------------------------
                         slack                                 77.076    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/a_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.626ns
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.621     2.067    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/clk
    SLICE_X3Y34          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDCE (Prop_fdce_C_Q)         0.141     2.208 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/a_reg[0]/Q
                         net (fo=1, routed)           0.087     2.295    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[15]_1[0]
    SLICE_X2Y34          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.889     2.626    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/clk
    SLICE_X2Y34          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[0]/C
                         clock pessimism             -0.546     2.080    
    SLICE_X2Y34          FDCE (Hold_fdce_C_D)         0.085     2.165    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.165    
                         arrival time                           2.295    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/a_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.252ns (79.495%)  route 0.065ns (20.505%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.628ns
    Source Clock Delay      (SCD):    2.068ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.622     2.068    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/clk
    SLICE_X3Y37          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/a_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.141     2.209 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/a_reg[14]/Q
                         net (fo=2, routed)           0.065     2.274    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[15]_1[14]
    SLICE_X2Y37          LUT2 (Prop_lut2_I0_O)        0.045     2.319 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a[15]_i_3/O
                         net (fo=1, routed)           0.000     2.319    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a[15]_i_3_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.385 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.385    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[15]_i_1_n_6
    SLICE_X2Y37          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.891     2.628    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/clk
    SLICE_X2Y37          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[14]/C
                         clock pessimism             -0.547     2.081    
    SLICE_X2Y37          FDCE (Hold_fdce_C_D)         0.134     2.215    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.215    
                         arrival time                           2.385    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/a_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.252ns (79.495%)  route 0.065ns (20.505%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.626ns
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.621     2.067    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/clk
    SLICE_X3Y34          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/a_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDCE (Prop_fdce_C_Q)         0.141     2.208 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/a_reg[2]/Q
                         net (fo=2, routed)           0.065     2.273    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[15]_1[2]
    SLICE_X2Y34          LUT2 (Prop_lut2_I0_O)        0.045     2.318 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a[4]_i_4/O
                         net (fo=1, routed)           0.000     2.318    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a[4]_i_4_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.384 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.384    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[4]_i_1_n_6
    SLICE_X2Y34          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.889     2.626    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/clk
    SLICE_X2Y34          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[2]/C
                         clock pessimism             -0.546     2.080    
    SLICE_X2Y34          FDCE (Hold_fdce_C_D)         0.134     2.214    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.214    
                         arrival time                           2.384    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/a_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.252ns (79.495%)  route 0.065ns (20.505%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.627ns
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.621     2.067    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/clk
    SLICE_X3Y36          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/a_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDCE (Prop_fdce_C_Q)         0.141     2.208 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/a_reg[10]/Q
                         net (fo=2, routed)           0.065     2.273    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[15]_1[10]
    SLICE_X2Y36          LUT2 (Prop_lut2_I0_O)        0.045     2.318 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a[12]_i_4/O
                         net (fo=1, routed)           0.000     2.318    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a[12]_i_4_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.384 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.384    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[12]_i_1_n_6
    SLICE_X2Y36          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.890     2.627    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/clk
    SLICE_X2Y36          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[10]/C
                         clock pessimism             -0.547     2.080    
    SLICE_X2Y36          FDCE (Hold_fdce_C_D)         0.134     2.214    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.214    
                         arrival time                           2.384    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/a_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.252ns (79.495%)  route 0.065ns (20.505%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.627ns
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.621     2.067    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/clk
    SLICE_X3Y35          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/a_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.141     2.208 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/a_reg[6]/Q
                         net (fo=2, routed)           0.065     2.273    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[15]_1[6]
    SLICE_X2Y35          LUT2 (Prop_lut2_I0_O)        0.045     2.318 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a[8]_i_4/O
                         net (fo=1, routed)           0.000     2.318    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a[8]_i_4_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.384 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.384    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[8]_i_1_n_6
    SLICE_X2Y35          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.890     2.627    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/clk
    SLICE_X2Y35          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[6]/C
                         clock pessimism             -0.547     2.080    
    SLICE_X2Y35          FDCE (Hold_fdce_C_D)         0.134     2.214    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.214    
                         arrival time                           2.384    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.424     1.133    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.020     1.153 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.270     1.423    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0_en_clk
    SLICE_X49Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDRE (Prop_fdre_C_Q)         0.128     1.551 r  system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.055     1.606    system_top_level_i/clk_wiz_0/inst/seq_reg2[6]
    SLICE_X49Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.470     1.410    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.043     1.453 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.495     1.948    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0_en_clk
    SLICE_X49Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[7]/C
                         clock pessimism             -0.525     1.423    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)        -0.006     1.417    system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           1.606    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_wave_gen_2/current_value_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_2/a_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.501%)  route 0.123ns (46.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.626ns
    Source Clock Delay      (SCD):    2.068ns
    Clock Pessimism Removal (CPR):    0.544ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.622     2.068    system_top_level_i/synthesizer_0/U0/i_wave_gen_2/clk
    SLICE_X7Y37          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_wave_gen_2/current_value_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDCE (Prop_fdce_C_Q)         0.141     2.209 r  system_top_level_i/synthesizer_0/U0/i_wave_gen_2/current_value_r_reg[1]/Q
                         net (fo=4, routed)           0.123     2.332    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_2/D[0]
    SLICE_X4Y36          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_2/a_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.889     2.626    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_2/clk
    SLICE_X4Y36          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_2/a_reg[1]/C
                         clock pessimism             -0.544     2.082    
    SLICE_X4Y36          FDCE (Hold_fdce_C_D)         0.060     2.142    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_2/a_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.142    
                         arrival time                           2.332    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/a_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.251ns (73.801%)  route 0.089ns (26.199%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.628ns
    Source Clock Delay      (SCD):    2.068ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.622     2.068    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/clk
    SLICE_X3Y37          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/a_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.141     2.209 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/a_reg[15]/Q
                         net (fo=1, routed)           0.089     2.298    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[15]_1[15]
    SLICE_X2Y37          LUT2 (Prop_lut2_I0_O)        0.045     2.343 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a[15]_i_2/O
                         net (fo=1, routed)           0.000     2.343    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a[15]_i_2_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.408 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.408    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[15]_i_1_n_5
    SLICE_X2Y37          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.891     2.628    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/clk
    SLICE_X2Y37          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[15]/C
                         clock pessimism             -0.547     2.081    
    SLICE_X2Y37          FDCE (Hold_fdce_C_D)         0.134     2.215    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.215    
                         arrival time                           2.408    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/a_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.251ns (71.510%)  route 0.100ns (28.490%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.626ns
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.621     2.067    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/clk
    SLICE_X3Y34          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/a_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDCE (Prop_fdce_C_Q)         0.141     2.208 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/a_reg[3]/Q
                         net (fo=2, routed)           0.100     2.308    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[15]_1[3]
    SLICE_X2Y34          LUT2 (Prop_lut2_I0_O)        0.045     2.353 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a[4]_i_3/O
                         net (fo=1, routed)           0.000     2.353    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a[4]_i_3_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.418 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.418    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[4]_i_1_n_5
    SLICE_X2Y34          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.889     2.626    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/clk
    SLICE_X2Y34          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[3]/C
                         clock pessimism             -0.546     2.080    
    SLICE_X2Y34          FDCE (Hold_fdce_C_D)         0.134     2.214    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.214    
                         arrival time                           2.418    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/a_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.251ns (71.510%)  route 0.100ns (28.490%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.627ns
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.621     2.067    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/clk
    SLICE_X3Y36          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/a_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDCE (Prop_fdce_C_Q)         0.141     2.208 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/a_reg[11]/Q
                         net (fo=2, routed)           0.100     2.308    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[15]_1[11]
    SLICE_X2Y36          LUT2 (Prop_lut2_I0_O)        0.045     2.353 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a[12]_i_3/O
                         net (fo=1, routed)           0.000     2.353    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a[12]_i_3_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.418 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.418    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[12]_i_1_n_5
    SLICE_X2Y36          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.890     2.627    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/clk
    SLICE_X2Y36          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[11]/C
                         clock pessimism             -0.547     2.080    
    SLICE_X2Y36          FDCE (Hold_fdce_C_D)         0.134     2.214    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.214    
                         arrival time                           2.418    
  -------------------------------------------------------------------
                         slack                                  0.204    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_system_top_level_clk_wiz_0_0
Waveform(ns):       { 0.000 40.690 }
Period(ns):         81.379
Sources:            { system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCTRL/I0        n/a            2.155         81.379      79.224     BUFGCTRL_X0Y16  system_top_level_i/clk_wiz_0/inst/clkout2_buf/I0
Min Period        n/a     BUFH/I             n/a            2.155         81.379      79.224     BUFHCE_X0Y25    system_top_level_i/clk_wiz_0/inst/clkout2_buf_en/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         81.379      80.130     PLLE2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C             n/a            1.000         81.379      80.379     SLICE_X0Y37     system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_counter_r_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         81.379      80.379     SLICE_X0Y37     system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_counter_r_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         81.379      80.379     SLICE_X0Y37     system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         81.379      80.379     SLICE_X3Y33     system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[4]/C
Min Period        n/a     FDCE/C             n/a            1.000         81.379      80.379     SLICE_X3Y33     system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[5]/C
Min Period        n/a     FDCE/C             n/a            1.000         81.379      80.379     SLICE_X3Y33     system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[6]/C
Min Period        n/a     FDCE/C             n/a            1.000         81.379      80.379     SLICE_X0Y37     system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_r_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       81.379      78.621     PLLE2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C             n/a            0.500         40.690      40.190     SLICE_X2Y38     system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         40.690      40.190     SLICE_X0Y38     system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[10]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         40.690      40.190     SLICE_X0Y38     system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[11]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         40.690      40.190     SLICE_X0Y38     system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[12]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         40.690      40.190     SLICE_X0Y38     system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[13]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         40.690      40.190     SLICE_X2Y38     system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[14]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         40.690      40.190     SLICE_X0Y38     system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[15]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         40.690      40.190     SLICE_X2Y38     system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         40.690      40.190     SLICE_X2Y38     system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[2]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         40.690      40.190     SLICE_X2Y38     system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X49Y100   system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X49Y100   system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X49Y100   system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X49Y100   system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X49Y100   system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X49Y100   system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[5]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X49Y100   system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[6]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X49Y100   system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[7]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         40.690      40.190     SLICE_X0Y37     system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_counter_r_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         40.690      40.190     SLICE_X0Y37     system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_counter_r_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_top_level_clk_wiz_0_0
  To Clock:  clkfbout_system_top_level_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_top_level_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pin_clk125mhz }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_top_level_clk_wiz_0_0_1
  To Clock:  clk_out1_system_top_level_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       15.317ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.317ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/U0/sdat_inout_retimed_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.566ns  (logic 1.434ns (31.407%)  route 3.132ns (68.593%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.429ns = ( 26.429 - 20.000 ) 
    Source Clock Delay      (SCD):    7.009ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.863     7.009    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X107Y54        FDCE                                         r  system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y54        FDCE (Prop_fdce_C_Q)         0.456     7.465 f  system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[8]/Q
                         net (fo=5, routed)           0.836     8.301    system_top_level_i/i2c_config_0/U0/clk_divider_r_reg_n_0_[8]_14
    SLICE_X108Y53        LUT4 (Prop_lut4_I0_O)        0.152     8.453 r  system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.699     9.152    system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X108Y53        LUT5 (Prop_lut5_I0_O)        0.374     9.526 r  system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.788    10.314    system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X112Y52        LUT6 (Prop_lut6_I0_O)        0.328    10.642 r  system_top_level_i/i2c_config_0/U0/sdat_inout_retimed_i_5/O
                         net (fo=2, routed)           0.809    11.451    system_top_level_i/i2c_config_0/U0/sdat_inout_retimed_i_5_n_0
    SLICE_X111Y52        LUT6 (Prop_lut6_I4_O)        0.124    11.575 r  system_top_level_i/i2c_config_0/U0/sdat_inout_retimed_i_1/O
                         net (fo=1, routed)           0.000    11.575    system_top_level_i/i2c_config_0/U0/sdat_inout_retimed_i_1_n_0
    SLICE_X111Y52        FDPE                                         r  system_top_level_i/i2c_config_0/U0/sdat_inout_retimed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.687    26.429    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X111Y52        FDPE                                         r  system_top_level_i/i2c_config_0/U0/sdat_inout_retimed_reg/C
                         clock pessimism              0.517    26.947    
                         clock uncertainty           -0.084    26.862    
    SLICE_X111Y52        FDPE (Setup_fdpe_C_D)        0.029    26.891    system_top_level_i/i2c_config_0/U0/sdat_inout_retimed_reg
  -------------------------------------------------------------------
                         required time                         26.891    
                         arrival time                         -11.575    
  -------------------------------------------------------------------
                         slack                                 15.317    

Slack (MET) :             15.477ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/U0/data_r_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 1.310ns (31.443%)  route 2.856ns (68.557%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.426ns = ( 26.426 - 20.000 ) 
    Source Clock Delay      (SCD):    7.011ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.865     7.011    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X110Y53        FDCE                                         r  system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y53        FDCE (Prop_fdce_C_Q)         0.456     7.467 r  system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[0]/Q
                         net (fo=11, routed)          0.870     8.337    system_top_level_i/i2c_config_0/U0/clk_divider_r_reg_n_0_[0]_5
    SLICE_X108Y53        LUT4 (Prop_lut4_I1_O)        0.152     8.489 r  system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.699     9.187    system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X108Y53        LUT5 (Prop_lut5_I0_O)        0.374     9.561 r  system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.625    10.186    system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X111Y52        LUT6 (Prop_lut6_I0_O)        0.328    10.514 r  system_top_level_i/i2c_config_0/U0/data_r[18]_i_1/O
                         net (fo=15, routed)          0.662    11.177    system_top_level_i/i2c_config_0/U0/data_r[18]_i_1_n_0
    SLICE_X109Y50        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.684    26.426    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X109Y50        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[0]/C
                         clock pessimism              0.517    26.944    
                         clock uncertainty           -0.084    26.859    
    SLICE_X109Y50        FDCE (Setup_fdce_C_CE)      -0.205    26.654    system_top_level_i/i2c_config_0/U0/data_r_reg[0]
  -------------------------------------------------------------------
                         required time                         26.654    
                         arrival time                         -11.177    
  -------------------------------------------------------------------
                         slack                                 15.477    

Slack (MET) :             15.477ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/U0/data_r_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 1.310ns (31.443%)  route 2.856ns (68.557%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.426ns = ( 26.426 - 20.000 ) 
    Source Clock Delay      (SCD):    7.011ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.865     7.011    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X110Y53        FDCE                                         r  system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y53        FDCE (Prop_fdce_C_Q)         0.456     7.467 r  system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[0]/Q
                         net (fo=11, routed)          0.870     8.337    system_top_level_i/i2c_config_0/U0/clk_divider_r_reg_n_0_[0]_5
    SLICE_X108Y53        LUT4 (Prop_lut4_I1_O)        0.152     8.489 r  system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.699     9.187    system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X108Y53        LUT5 (Prop_lut5_I0_O)        0.374     9.561 r  system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.625    10.186    system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X111Y52        LUT6 (Prop_lut6_I0_O)        0.328    10.514 r  system_top_level_i/i2c_config_0/U0/data_r[18]_i_1/O
                         net (fo=15, routed)          0.662    11.177    system_top_level_i/i2c_config_0/U0/data_r[18]_i_1_n_0
    SLICE_X109Y50        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.684    26.426    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X109Y50        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[14]/C
                         clock pessimism              0.517    26.944    
                         clock uncertainty           -0.084    26.859    
    SLICE_X109Y50        FDCE (Setup_fdce_C_CE)      -0.205    26.654    system_top_level_i/i2c_config_0/U0/data_r_reg[14]
  -------------------------------------------------------------------
                         required time                         26.654    
                         arrival time                         -11.177    
  -------------------------------------------------------------------
                         slack                                 15.477    

Slack (MET) :             15.477ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/U0/data_r_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 1.310ns (31.443%)  route 2.856ns (68.557%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.426ns = ( 26.426 - 20.000 ) 
    Source Clock Delay      (SCD):    7.011ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.865     7.011    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X110Y53        FDCE                                         r  system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y53        FDCE (Prop_fdce_C_Q)         0.456     7.467 r  system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[0]/Q
                         net (fo=11, routed)          0.870     8.337    system_top_level_i/i2c_config_0/U0/clk_divider_r_reg_n_0_[0]_5
    SLICE_X108Y53        LUT4 (Prop_lut4_I1_O)        0.152     8.489 r  system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.699     9.187    system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X108Y53        LUT5 (Prop_lut5_I0_O)        0.374     9.561 r  system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.625    10.186    system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X111Y52        LUT6 (Prop_lut6_I0_O)        0.328    10.514 r  system_top_level_i/i2c_config_0/U0/data_r[18]_i_1/O
                         net (fo=15, routed)          0.662    11.177    system_top_level_i/i2c_config_0/U0/data_r[18]_i_1_n_0
    SLICE_X109Y50        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.684    26.426    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X109Y50        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[1]/C
                         clock pessimism              0.517    26.944    
                         clock uncertainty           -0.084    26.859    
    SLICE_X109Y50        FDCE (Setup_fdce_C_CE)      -0.205    26.654    system_top_level_i/i2c_config_0/U0/data_r_reg[1]
  -------------------------------------------------------------------
                         required time                         26.654    
                         arrival time                         -11.177    
  -------------------------------------------------------------------
                         slack                                 15.477    

Slack (MET) :             15.477ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/U0/data_r_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 1.310ns (31.443%)  route 2.856ns (68.557%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.426ns = ( 26.426 - 20.000 ) 
    Source Clock Delay      (SCD):    7.011ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.865     7.011    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X110Y53        FDCE                                         r  system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y53        FDCE (Prop_fdce_C_Q)         0.456     7.467 r  system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[0]/Q
                         net (fo=11, routed)          0.870     8.337    system_top_level_i/i2c_config_0/U0/clk_divider_r_reg_n_0_[0]_5
    SLICE_X108Y53        LUT4 (Prop_lut4_I1_O)        0.152     8.489 r  system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.699     9.187    system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X108Y53        LUT5 (Prop_lut5_I0_O)        0.374     9.561 r  system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.625    10.186    system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X111Y52        LUT6 (Prop_lut6_I0_O)        0.328    10.514 r  system_top_level_i/i2c_config_0/U0/data_r[18]_i_1/O
                         net (fo=15, routed)          0.662    11.177    system_top_level_i/i2c_config_0/U0/data_r[18]_i_1_n_0
    SLICE_X109Y50        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.684    26.426    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X109Y50        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[2]/C
                         clock pessimism              0.517    26.944    
                         clock uncertainty           -0.084    26.859    
    SLICE_X109Y50        FDCE (Setup_fdce_C_CE)      -0.205    26.654    system_top_level_i/i2c_config_0/U0/data_r_reg[2]
  -------------------------------------------------------------------
                         required time                         26.654    
                         arrival time                         -11.177    
  -------------------------------------------------------------------
                         slack                                 15.477    

Slack (MET) :             15.477ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/U0/data_r_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 1.310ns (31.443%)  route 2.856ns (68.557%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.426ns = ( 26.426 - 20.000 ) 
    Source Clock Delay      (SCD):    7.011ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.865     7.011    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X110Y53        FDCE                                         r  system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y53        FDCE (Prop_fdce_C_Q)         0.456     7.467 r  system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[0]/Q
                         net (fo=11, routed)          0.870     8.337    system_top_level_i/i2c_config_0/U0/clk_divider_r_reg_n_0_[0]_5
    SLICE_X108Y53        LUT4 (Prop_lut4_I1_O)        0.152     8.489 r  system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.699     9.187    system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X108Y53        LUT5 (Prop_lut5_I0_O)        0.374     9.561 r  system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.625    10.186    system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X111Y52        LUT6 (Prop_lut6_I0_O)        0.328    10.514 r  system_top_level_i/i2c_config_0/U0/data_r[18]_i_1/O
                         net (fo=15, routed)          0.662    11.177    system_top_level_i/i2c_config_0/U0/data_r[18]_i_1_n_0
    SLICE_X109Y50        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.684    26.426    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X109Y50        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[3]/C
                         clock pessimism              0.517    26.944    
                         clock uncertainty           -0.084    26.859    
    SLICE_X109Y50        FDCE (Setup_fdce_C_CE)      -0.205    26.654    system_top_level_i/i2c_config_0/U0/data_r_reg[3]
  -------------------------------------------------------------------
                         required time                         26.654    
                         arrival time                         -11.177    
  -------------------------------------------------------------------
                         slack                                 15.477    

Slack (MET) :             15.477ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/U0/data_r_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 1.310ns (31.443%)  route 2.856ns (68.557%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.426ns = ( 26.426 - 20.000 ) 
    Source Clock Delay      (SCD):    7.011ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.865     7.011    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X110Y53        FDCE                                         r  system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y53        FDCE (Prop_fdce_C_Q)         0.456     7.467 r  system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[0]/Q
                         net (fo=11, routed)          0.870     8.337    system_top_level_i/i2c_config_0/U0/clk_divider_r_reg_n_0_[0]_5
    SLICE_X108Y53        LUT4 (Prop_lut4_I1_O)        0.152     8.489 r  system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.699     9.187    system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X108Y53        LUT5 (Prop_lut5_I0_O)        0.374     9.561 r  system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.625    10.186    system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X111Y52        LUT6 (Prop_lut6_I0_O)        0.328    10.514 r  system_top_level_i/i2c_config_0/U0/data_r[18]_i_1/O
                         net (fo=15, routed)          0.662    11.177    system_top_level_i/i2c_config_0/U0/data_r[18]_i_1_n_0
    SLICE_X109Y50        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.684    26.426    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X109Y50        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[7]/C
                         clock pessimism              0.517    26.944    
                         clock uncertainty           -0.084    26.859    
    SLICE_X109Y50        FDCE (Setup_fdce_C_CE)      -0.205    26.654    system_top_level_i/i2c_config_0/U0/data_r_reg[7]
  -------------------------------------------------------------------
                         required time                         26.654    
                         arrival time                         -11.177    
  -------------------------------------------------------------------
                         slack                                 15.477    

Slack (MET) :             15.533ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/U0/data_r_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.115ns  (logic 1.310ns (31.831%)  route 2.805ns (68.169%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.429ns = ( 26.429 - 20.000 ) 
    Source Clock Delay      (SCD):    7.009ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.863     7.009    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X107Y54        FDCE                                         r  system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y54        FDCE (Prop_fdce_C_Q)         0.456     7.465 f  system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[8]/Q
                         net (fo=5, routed)           0.836     8.301    system_top_level_i/i2c_config_0/U0/clk_divider_r_reg_n_0_[8]_14
    SLICE_X108Y53        LUT4 (Prop_lut4_I0_O)        0.152     8.453 r  system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.699     9.152    system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X108Y53        LUT5 (Prop_lut5_I0_O)        0.374     9.526 r  system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.625    10.151    system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X111Y52        LUT6 (Prop_lut6_I0_O)        0.328    10.479 r  system_top_level_i/i2c_config_0/U0/data_r[18]_i_1/O
                         net (fo=15, routed)          0.645    11.124    system_top_level_i/i2c_config_0/U0/data_r[18]_i_1_n_0
    SLICE_X111Y50        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.687    26.429    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X111Y50        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[11]/C
                         clock pessimism              0.517    26.947    
                         clock uncertainty           -0.084    26.862    
    SLICE_X111Y50        FDCE (Setup_fdce_C_CE)      -0.205    26.657    system_top_level_i/i2c_config_0/U0/data_r_reg[11]
  -------------------------------------------------------------------
                         required time                         26.657    
                         arrival time                         -11.124    
  -------------------------------------------------------------------
                         slack                                 15.533    

Slack (MET) :             15.622ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/U0/data_r_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 1.310ns (32.282%)  route 2.748ns (67.718%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.426ns = ( 26.426 - 20.000 ) 
    Source Clock Delay      (SCD):    7.011ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.865     7.011    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X110Y53        FDCE                                         r  system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y53        FDCE (Prop_fdce_C_Q)         0.456     7.467 r  system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[0]/Q
                         net (fo=11, routed)          0.870     8.337    system_top_level_i/i2c_config_0/U0/clk_divider_r_reg_n_0_[0]_5
    SLICE_X108Y53        LUT4 (Prop_lut4_I1_O)        0.152     8.489 r  system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.699     9.187    system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X108Y53        LUT5 (Prop_lut5_I0_O)        0.374     9.561 r  system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.625    10.186    system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X111Y52        LUT6 (Prop_lut6_I0_O)        0.328    10.514 r  system_top_level_i/i2c_config_0/U0/data_r[18]_i_1/O
                         net (fo=15, routed)          0.554    11.069    system_top_level_i/i2c_config_0/U0/data_r[18]_i_1_n_0
    SLICE_X108Y51        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.684    26.426    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X108Y51        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[12]/C
                         clock pessimism              0.517    26.944    
                         clock uncertainty           -0.084    26.859    
    SLICE_X108Y51        FDCE (Setup_fdce_C_CE)      -0.169    26.690    system_top_level_i/i2c_config_0/U0/data_r_reg[12]
  -------------------------------------------------------------------
                         required time                         26.690    
                         arrival time                         -11.069    
  -------------------------------------------------------------------
                         slack                                 15.622    

Slack (MET) :             15.622ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/U0/data_r_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 1.310ns (32.282%)  route 2.748ns (67.718%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.426ns = ( 26.426 - 20.000 ) 
    Source Clock Delay      (SCD):    7.011ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.865     7.011    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X110Y53        FDCE                                         r  system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y53        FDCE (Prop_fdce_C_Q)         0.456     7.467 r  system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[0]/Q
                         net (fo=11, routed)          0.870     8.337    system_top_level_i/i2c_config_0/U0/clk_divider_r_reg_n_0_[0]_5
    SLICE_X108Y53        LUT4 (Prop_lut4_I1_O)        0.152     8.489 r  system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.699     9.187    system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X108Y53        LUT5 (Prop_lut5_I0_O)        0.374     9.561 r  system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.625    10.186    system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X111Y52        LUT6 (Prop_lut6_I0_O)        0.328    10.514 r  system_top_level_i/i2c_config_0/U0/data_r[18]_i_1/O
                         net (fo=15, routed)          0.554    11.069    system_top_level_i/i2c_config_0/U0/data_r[18]_i_1_n_0
    SLICE_X108Y51        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.684    26.426    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X108Y51        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[13]/C
                         clock pessimism              0.517    26.944    
                         clock uncertainty           -0.084    26.859    
    SLICE_X108Y51        FDCE (Setup_fdce_C_CE)      -0.169    26.690    system_top_level_i/i2c_config_0/U0/data_r_reg[13]
  -------------------------------------------------------------------
                         required time                         26.690    
                         arrival time                         -11.069    
  -------------------------------------------------------------------
                         slack                                 15.622    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.424     1.133    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020     1.153 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.270     1.423    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0_en_clk
    SLICE_X48Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.141     1.564 r  system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.065     1.629    system_top_level_i/clk_wiz_0/inst/seq_reg1[0]
    SLICE_X48Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.470     1.410    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043     1.453 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.495     1.948    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0_en_clk
    SLICE_X48Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
                         clock pessimism             -0.525     1.423    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.075     1.498    system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 system_top_level_i/i2c_config_0/U0/rom_data_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/U0/data_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.533%)  route 0.113ns (44.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    2.082ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.636     2.082    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X109Y51        FDRE                                         r  system_top_level_i/i2c_config_0/U0/rom_data_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y51        FDRE (Prop_fdre_C_Q)         0.141     2.223 r  system_top_level_i/i2c_config_0/U0/rom_data_r_reg[4]/Q
                         net (fo=1, routed)           0.113     2.336    system_top_level_i/i2c_config_0/U0/rom_data_r_reg_n_0_[4]_40
    SLICE_X110Y51        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.909     2.646    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X110Y51        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[4]/C
                         clock pessimism             -0.525     2.121    
    SLICE_X110Y51        FDCE (Hold_fdce_C_D)         0.066     2.187    system_top_level_i/i2c_config_0/U0/data_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.187    
                         arrival time                           2.336    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 system_top_level_i/i2c_config_0/U0/rom_data_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/U0/data_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.313%)  route 0.119ns (45.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    2.083ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.637     2.083    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X110Y50        FDRE                                         r  system_top_level_i/i2c_config_0/U0/rom_data_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y50        FDRE (Prop_fdre_C_Q)         0.141     2.224 r  system_top_level_i/i2c_config_0/U0/rom_data_r_reg[2]/Q
                         net (fo=1, routed)           0.119     2.343    system_top_level_i/i2c_config_0/U0/rom_data_r_reg_n_0_[2]_38
    SLICE_X109Y50        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.906     2.643    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X109Y50        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[2]/C
                         clock pessimism             -0.525     2.118    
    SLICE_X109Y50        FDCE (Hold_fdce_C_D)         0.072     2.190    system_top_level_i/i2c_config_0/U0/data_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.190    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 system_top_level_i/i2c_config_0/U0/rom_data_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/U0/data_r_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.352%)  route 0.059ns (31.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    2.082ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.636     2.082    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X109Y51        FDRE                                         r  system_top_level_i/i2c_config_0/U0/rom_data_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y51        FDRE (Prop_fdre_C_Q)         0.128     2.210 r  system_top_level_i/i2c_config_0/U0/rom_data_r_reg[8]/Q
                         net (fo=1, routed)           0.059     2.269    system_top_level_i/i2c_config_0/U0/rom_data_r_reg_n_0_[8]_43
    SLICE_X108Y51        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.906     2.643    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X108Y51        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[8]/C
                         clock pessimism             -0.548     2.095    
    SLICE_X108Y51        FDCE (Hold_fdce_C_D)         0.010     2.105    system_top_level_i/i2c_config_0/U0/data_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.105    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 system_top_level_i/i2c_config_0/U0/rom_data_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/U0/data_r_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    2.082ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.636     2.082    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X109Y51        FDRE                                         r  system_top_level_i/i2c_config_0/U0/rom_data_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y51        FDRE (Prop_fdre_C_Q)         0.141     2.223 r  system_top_level_i/i2c_config_0/U0/rom_data_r_reg[12]/Q
                         net (fo=1, routed)           0.116     2.339    system_top_level_i/i2c_config_0/U0/rom_data_r_reg_n_0_[12]_34
    SLICE_X108Y51        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.906     2.643    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X108Y51        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[12]/C
                         clock pessimism             -0.548     2.095    
    SLICE_X108Y51        FDCE (Hold_fdce_C_D)         0.059     2.154    system_top_level_i/i2c_config_0/U0/data_r_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.154    
                         arrival time                           2.339    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 system_top_level_i/i2c_config_0/U0/rom_data_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/U0/data_r_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.815%)  route 0.107ns (43.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    2.082ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.636     2.082    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X109Y51        FDRE                                         r  system_top_level_i/i2c_config_0/U0/rom_data_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y51        FDRE (Prop_fdre_C_Q)         0.141     2.223 r  system_top_level_i/i2c_config_0/U0/rom_data_r_reg[14]/Q
                         net (fo=1, routed)           0.107     2.330    system_top_level_i/i2c_config_0/U0/rom_data_r_reg_n_0_[14]_36
    SLICE_X109Y50        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.906     2.643    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X109Y50        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[14]/C
                         clock pessimism             -0.545     2.098    
    SLICE_X109Y50        FDCE (Hold_fdce_C_D)         0.047     2.145    system_top_level_i/i2c_config_0/U0/data_r_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.145    
                         arrival time                           2.330    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.128ns (66.266%)  route 0.065ns (33.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.424     1.133    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020     1.153 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.270     1.423    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0_en_clk
    SLICE_X48Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.128     1.551 r  system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.065     1.616    system_top_level_i/clk_wiz_0/inst/seq_reg1[6]
    SLICE_X48Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.470     1.410    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043     1.453 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.495     1.948    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0_en_clk
    SLICE_X48Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[7]/C
                         clock pessimism             -0.525     1.423    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)        -0.006     1.417    system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           1.616    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 system_top_level_i/i2c_config_0/U0/param_counter_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/U0/rom_data_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.309%)  route 0.156ns (45.691%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    2.081ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.635     2.081    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X109Y53        FDCE                                         r  system_top_level_i/i2c_config_0/U0/param_counter_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y53        FDCE (Prop_fdce_C_Q)         0.141     2.222 r  system_top_level_i/i2c_config_0/U0/param_counter_r_reg[3]/Q
                         net (fo=16, routed)          0.156     2.379    system_top_level_i/i2c_config_0/U0/param_counter_r_reg[3]
    SLICE_X108Y52        LUT4 (Prop_lut4_I0_O)        0.045     2.424 r  system_top_level_i/i2c_config_0/U0/rom_data_r[7]_i_1/O
                         net (fo=1, routed)           0.000     2.424    system_top_level_i/i2c_config_0/U0/rom_data_r[7]
    SLICE_X108Y52        FDRE                                         r  system_top_level_i/i2c_config_0/U0/rom_data_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.906     2.643    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X108Y52        FDRE                                         r  system_top_level_i/i2c_config_0/U0/rom_data_r_reg[7]/C
                         clock pessimism             -0.545     2.098    
    SLICE_X108Y52        FDRE (Hold_fdre_C_D)         0.120     2.218    system_top_level_i/i2c_config_0/U0/rom_data_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.218    
                         arrival time                           2.424    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 system_top_level_i/i2c_config_0/U0/sclk_en_r_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/U0/sclk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.814%)  route 0.153ns (45.186%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    2.082ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.636     2.082    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X111Y53        FDPE                                         r  system_top_level_i/i2c_config_0/U0/sclk_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y53        FDPE (Prop_fdpe_C_Q)         0.141     2.223 r  system_top_level_i/i2c_config_0/U0/sclk_en_r_reg/Q
                         net (fo=2, routed)           0.153     2.377    system_top_level_i/i2c_config_0/U0/sclk_en_r_reg_n_0
    SLICE_X109Y52        LUT3 (Prop_lut3_I1_O)        0.045     2.422 r  system_top_level_i/i2c_config_0/U0/sclk_out_i_1/O
                         net (fo=1, routed)           0.000     2.422    system_top_level_i/i2c_config_0/U0/sclk_out0
    SLICE_X109Y52        FDCE                                         r  system_top_level_i/i2c_config_0/U0/sclk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.906     2.643    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X109Y52        FDCE                                         r  system_top_level_i/i2c_config_0/U0/sclk_out_reg/C
                         clock pessimism             -0.525     2.118    
    SLICE_X109Y52        FDCE (Hold_fdce_C_D)         0.092     2.210    system_top_level_i/i2c_config_0/U0/sclk_out_reg
  -------------------------------------------------------------------
                         required time                         -2.210    
                         arrival time                           2.422    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 system_top_level_i/i2c_config_0/U0/rom_data_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/U0/data_r_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.128ns (51.354%)  route 0.121ns (48.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    2.083ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.637     2.083    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X110Y50        FDRE                                         r  system_top_level_i/i2c_config_0/U0/rom_data_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y50        FDRE (Prop_fdre_C_Q)         0.128     2.211 r  system_top_level_i/i2c_config_0/U0/rom_data_r_reg[10]/Q
                         net (fo=1, routed)           0.121     2.332    system_top_level_i/i2c_config_0/U0/rom_data_r_reg_n_0_[10]_32
    SLICE_X110Y51        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.909     2.646    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X110Y51        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[10]/C
                         clock pessimism             -0.547     2.099    
    SLICE_X110Y51        FDCE (Hold_fdce_C_D)         0.017     2.116    system_top_level_i/i2c_config_0/U0/data_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.116    
                         arrival time                           2.332    
  -------------------------------------------------------------------
                         slack                                  0.216    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_top_level_clk_wiz_0_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCTRL/I0        n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17  system_top_level_i/clk_wiz_0/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I             n/a            2.155         20.000      17.845     BUFHCE_X0Y24    system_top_level_i/clk_wiz_0/inst/clkout1_buf_en/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X110Y52   system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X110Y52   system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X110Y52   system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X110Y52   system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r_reg[3]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X110Y53   system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X107Y53   system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[10]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X107Y53   system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[1]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X109Y50   system_top_level_i/i2c_config_0/U0/data_r_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X108Y51   system_top_level_i/i2c_config_0/U0/data_r_reg[12]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X108Y51   system_top_level_i/i2c_config_0/U0/data_r_reg[13]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X109Y50   system_top_level_i/i2c_config_0/U0/data_r_reg[14]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X108Y51   system_top_level_i/i2c_config_0/U0/data_r_reg[18]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X109Y50   system_top_level_i/i2c_config_0/U0/data_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X109Y50   system_top_level_i/i2c_config_0/U0/data_r_reg[2]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X109Y50   system_top_level_i/i2c_config_0/U0/data_r_reg[3]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X109Y50   system_top_level_i/i2c_config_0/U0/data_r_reg[7]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X108Y51   system_top_level_i/i2c_config_0/U0/data_r_reg[8]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X110Y52   system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X110Y52   system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X110Y52   system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X110Y52   system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r_reg[3]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X107Y53   system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[10]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X107Y53   system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X108Y53   system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[3]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X107Y53   system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[4]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X109Y54   system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[5]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X109Y54   system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_system_top_level_clk_wiz_0_0_1
  To Clock:  clk_out2_system_top_level_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       76.186ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.190ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             76.186ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.659ns  (logic 1.292ns (27.729%)  route 3.367ns (72.271%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.397ns = ( 87.776 - 81.379 ) 
    Source Clock Delay      (SCD):    6.976ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.830     6.976    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X2Y33          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDCE (Prop_fdce_C_Q)         0.478     7.454 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/Q
                         net (fo=5, routed)           0.886     8.339    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.329     8.668 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r[6]_i_2/O
                         net (fo=2, routed)           0.579     9.247    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r[6]_i_2_n_0
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.332     9.579 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3/O
                         net (fo=12, routed)          1.083    10.662    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3_n_0
    SLICE_X0Y37          LUT5 (Prop_lut5_I4_O)        0.153    10.815 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[4]_i_1/O
                         net (fo=5, routed)           0.820    11.635    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[4]_i_1_n_0
    SLICE_X1Y36          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.654    87.776    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X1Y36          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[4]/C
                         clock pessimism              0.557    88.333    
                         clock uncertainty           -0.100    88.233    
    SLICE_X1Y36          FDCE (Setup_fdce_C_CE)      -0.412    87.821    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[4]
  -------------------------------------------------------------------
                         required time                         87.821    
                         arrival time                         -11.635    
  -------------------------------------------------------------------
                         slack                                 76.186    

Slack (MET) :             76.328ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.519ns  (logic 1.292ns (28.593%)  route 3.227ns (71.407%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.398ns = ( 87.777 - 81.379 ) 
    Source Clock Delay      (SCD):    6.976ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.830     6.976    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X2Y33          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDCE (Prop_fdce_C_Q)         0.478     7.454 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/Q
                         net (fo=5, routed)           0.886     8.339    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.329     8.668 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r[6]_i_2/O
                         net (fo=2, routed)           0.579     9.247    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r[6]_i_2_n_0
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.332     9.579 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3/O
                         net (fo=12, routed)          1.083    10.662    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3_n_0
    SLICE_X0Y37          LUT5 (Prop_lut5_I4_O)        0.153    10.815 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[4]_i_1/O
                         net (fo=5, routed)           0.679    11.494    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[4]_i_1_n_0
    SLICE_X1Y37          FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.655    87.777    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X1Y37          FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[0]/C
                         clock pessimism              0.557    88.334    
                         clock uncertainty           -0.100    88.234    
    SLICE_X1Y37          FDPE (Setup_fdpe_C_CE)      -0.412    87.822    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[0]
  -------------------------------------------------------------------
                         required time                         87.822    
                         arrival time                         -11.494    
  -------------------------------------------------------------------
                         slack                                 76.328    

Slack (MET) :             76.328ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.519ns  (logic 1.292ns (28.593%)  route 3.227ns (71.407%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.398ns = ( 87.777 - 81.379 ) 
    Source Clock Delay      (SCD):    6.976ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.830     6.976    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X2Y33          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDCE (Prop_fdce_C_Q)         0.478     7.454 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/Q
                         net (fo=5, routed)           0.886     8.339    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.329     8.668 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r[6]_i_2/O
                         net (fo=2, routed)           0.579     9.247    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r[6]_i_2_n_0
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.332     9.579 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3/O
                         net (fo=12, routed)          1.083    10.662    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3_n_0
    SLICE_X0Y37          LUT5 (Prop_lut5_I4_O)        0.153    10.815 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[4]_i_1/O
                         net (fo=5, routed)           0.679    11.494    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[4]_i_1_n_0
    SLICE_X1Y37          FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.655    87.777    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X1Y37          FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[1]/C
                         clock pessimism              0.557    88.334    
                         clock uncertainty           -0.100    88.234    
    SLICE_X1Y37          FDPE (Setup_fdpe_C_CE)      -0.412    87.822    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[1]
  -------------------------------------------------------------------
                         required time                         87.822    
                         arrival time                         -11.494    
  -------------------------------------------------------------------
                         slack                                 76.328    

Slack (MET) :             76.328ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[2]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.519ns  (logic 1.292ns (28.593%)  route 3.227ns (71.407%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.398ns = ( 87.777 - 81.379 ) 
    Source Clock Delay      (SCD):    6.976ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.830     6.976    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X2Y33          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDCE (Prop_fdce_C_Q)         0.478     7.454 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/Q
                         net (fo=5, routed)           0.886     8.339    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.329     8.668 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r[6]_i_2/O
                         net (fo=2, routed)           0.579     9.247    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r[6]_i_2_n_0
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.332     9.579 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3/O
                         net (fo=12, routed)          1.083    10.662    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3_n_0
    SLICE_X0Y37          LUT5 (Prop_lut5_I4_O)        0.153    10.815 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[4]_i_1/O
                         net (fo=5, routed)           0.679    11.494    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[4]_i_1_n_0
    SLICE_X1Y37          FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.655    87.777    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X1Y37          FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[2]/C
                         clock pessimism              0.557    88.334    
                         clock uncertainty           -0.100    88.234    
    SLICE_X1Y37          FDPE (Setup_fdpe_C_CE)      -0.412    87.822    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[2]
  -------------------------------------------------------------------
                         required time                         87.822    
                         arrival time                         -11.494    
  -------------------------------------------------------------------
                         slack                                 76.328    

Slack (MET) :             76.328ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.519ns  (logic 1.292ns (28.593%)  route 3.227ns (71.407%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.398ns = ( 87.777 - 81.379 ) 
    Source Clock Delay      (SCD):    6.976ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.830     6.976    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X2Y33          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDCE (Prop_fdce_C_Q)         0.478     7.454 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/Q
                         net (fo=5, routed)           0.886     8.339    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.329     8.668 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r[6]_i_2/O
                         net (fo=2, routed)           0.579     9.247    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r[6]_i_2_n_0
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.332     9.579 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3/O
                         net (fo=12, routed)          1.083    10.662    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3_n_0
    SLICE_X0Y37          LUT5 (Prop_lut5_I4_O)        0.153    10.815 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[4]_i_1/O
                         net (fo=5, routed)           0.679    11.494    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[4]_i_1_n_0
    SLICE_X1Y37          FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.655    87.777    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X1Y37          FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[3]/C
                         clock pessimism              0.557    88.334    
                         clock uncertainty           -0.100    88.234    
    SLICE_X1Y37          FDPE (Setup_fdpe_C_CE)      -0.412    87.822    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[3]
  -------------------------------------------------------------------
                         required time                         87.822    
                         arrival time                         -11.494    
  -------------------------------------------------------------------
                         slack                                 76.328    

Slack (MET) :             77.082ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.008ns  (logic 1.263ns (31.511%)  route 2.745ns (68.489%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.399ns = ( 87.778 - 81.379 ) 
    Source Clock Delay      (SCD):    6.976ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.830     6.976    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X2Y33          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDCE (Prop_fdce_C_Q)         0.478     7.454 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/Q
                         net (fo=5, routed)           0.886     8.339    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.329     8.668 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r[6]_i_2/O
                         net (fo=2, routed)           0.579     9.247    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r[6]_i_2_n_0
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.332     9.579 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3/O
                         net (fo=12, routed)          0.805    10.384    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3_n_0
    SLICE_X0Y37          LUT2 (Prop_lut2_I0_O)        0.124    10.508 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r[15]_i_1/O
                         net (fo=16, routed)          0.476    10.984    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/left_sample_r_0
    SLICE_X2Y38          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.656    87.778    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X2Y38          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[0]/C
                         clock pessimism              0.557    88.335    
                         clock uncertainty           -0.100    88.235    
    SLICE_X2Y38          FDCE (Setup_fdce_C_CE)      -0.169    88.066    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[0]
  -------------------------------------------------------------------
                         required time                         88.066    
                         arrival time                         -10.984    
  -------------------------------------------------------------------
                         slack                                 77.082    

Slack (MET) :             77.082ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.008ns  (logic 1.263ns (31.511%)  route 2.745ns (68.489%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.399ns = ( 87.778 - 81.379 ) 
    Source Clock Delay      (SCD):    6.976ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.830     6.976    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X2Y33          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDCE (Prop_fdce_C_Q)         0.478     7.454 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/Q
                         net (fo=5, routed)           0.886     8.339    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.329     8.668 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r[6]_i_2/O
                         net (fo=2, routed)           0.579     9.247    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r[6]_i_2_n_0
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.332     9.579 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3/O
                         net (fo=12, routed)          0.805    10.384    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3_n_0
    SLICE_X0Y37          LUT2 (Prop_lut2_I0_O)        0.124    10.508 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r[15]_i_1/O
                         net (fo=16, routed)          0.476    10.984    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/left_sample_r_0
    SLICE_X2Y38          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.656    87.778    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X2Y38          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[14]/C
                         clock pessimism              0.557    88.335    
                         clock uncertainty           -0.100    88.235    
    SLICE_X2Y38          FDCE (Setup_fdce_C_CE)      -0.169    88.066    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[14]
  -------------------------------------------------------------------
                         required time                         88.066    
                         arrival time                         -10.984    
  -------------------------------------------------------------------
                         slack                                 77.082    

Slack (MET) :             77.082ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.008ns  (logic 1.263ns (31.511%)  route 2.745ns (68.489%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.399ns = ( 87.778 - 81.379 ) 
    Source Clock Delay      (SCD):    6.976ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.830     6.976    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X2Y33          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDCE (Prop_fdce_C_Q)         0.478     7.454 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/Q
                         net (fo=5, routed)           0.886     8.339    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.329     8.668 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r[6]_i_2/O
                         net (fo=2, routed)           0.579     9.247    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r[6]_i_2_n_0
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.332     9.579 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3/O
                         net (fo=12, routed)          0.805    10.384    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3_n_0
    SLICE_X0Y37          LUT2 (Prop_lut2_I0_O)        0.124    10.508 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r[15]_i_1/O
                         net (fo=16, routed)          0.476    10.984    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/left_sample_r_0
    SLICE_X2Y38          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.656    87.778    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X2Y38          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[1]/C
                         clock pessimism              0.557    88.335    
                         clock uncertainty           -0.100    88.235    
    SLICE_X2Y38          FDCE (Setup_fdce_C_CE)      -0.169    88.066    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[1]
  -------------------------------------------------------------------
                         required time                         88.066    
                         arrival time                         -10.984    
  -------------------------------------------------------------------
                         slack                                 77.082    

Slack (MET) :             77.082ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.008ns  (logic 1.263ns (31.511%)  route 2.745ns (68.489%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.399ns = ( 87.778 - 81.379 ) 
    Source Clock Delay      (SCD):    6.976ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.830     6.976    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X2Y33          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDCE (Prop_fdce_C_Q)         0.478     7.454 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/Q
                         net (fo=5, routed)           0.886     8.339    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.329     8.668 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r[6]_i_2/O
                         net (fo=2, routed)           0.579     9.247    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r[6]_i_2_n_0
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.332     9.579 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3/O
                         net (fo=12, routed)          0.805    10.384    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3_n_0
    SLICE_X0Y37          LUT2 (Prop_lut2_I0_O)        0.124    10.508 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r[15]_i_1/O
                         net (fo=16, routed)          0.476    10.984    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/left_sample_r_0
    SLICE_X2Y38          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.656    87.778    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X2Y38          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[2]/C
                         clock pessimism              0.557    88.335    
                         clock uncertainty           -0.100    88.235    
    SLICE_X2Y38          FDCE (Setup_fdce_C_CE)      -0.169    88.066    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[2]
  -------------------------------------------------------------------
                         required time                         88.066    
                         arrival time                         -10.984    
  -------------------------------------------------------------------
                         slack                                 77.082    

Slack (MET) :             77.082ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.008ns  (logic 1.263ns (31.511%)  route 2.745ns (68.489%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.399ns = ( 87.778 - 81.379 ) 
    Source Clock Delay      (SCD):    6.976ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.830     6.976    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X2Y33          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDCE (Prop_fdce_C_Q)         0.478     7.454 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/Q
                         net (fo=5, routed)           0.886     8.339    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.329     8.668 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r[6]_i_2/O
                         net (fo=2, routed)           0.579     9.247    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r[6]_i_2_n_0
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.332     9.579 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3/O
                         net (fo=12, routed)          0.805    10.384    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3_n_0
    SLICE_X0Y37          LUT2 (Prop_lut2_I0_O)        0.124    10.508 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r[15]_i_1/O
                         net (fo=16, routed)          0.476    10.984    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/left_sample_r_0
    SLICE_X2Y38          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.656    87.778    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X2Y38          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[3]/C
                         clock pessimism              0.557    88.335    
                         clock uncertainty           -0.100    88.235    
    SLICE_X2Y38          FDCE (Setup_fdce_C_CE)      -0.169    88.066    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[3]
  -------------------------------------------------------------------
                         required time                         88.066    
                         arrival time                         -10.984    
  -------------------------------------------------------------------
                         slack                                 77.082    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/a_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.626ns
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.621     2.067    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/clk
    SLICE_X3Y34          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDCE (Prop_fdce_C_Q)         0.141     2.208 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/a_reg[0]/Q
                         net (fo=1, routed)           0.087     2.295    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[15]_1[0]
    SLICE_X2Y34          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.889     2.626    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/clk
    SLICE_X2Y34          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[0]/C
                         clock pessimism             -0.546     2.080    
    SLICE_X2Y34          FDCE (Hold_fdce_C_D)         0.085     2.165    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.165    
                         arrival time                           2.295    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/a_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.252ns (79.495%)  route 0.065ns (20.505%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.628ns
    Source Clock Delay      (SCD):    2.068ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.622     2.068    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/clk
    SLICE_X3Y37          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/a_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.141     2.209 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/a_reg[14]/Q
                         net (fo=2, routed)           0.065     2.274    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[15]_1[14]
    SLICE_X2Y37          LUT2 (Prop_lut2_I0_O)        0.045     2.319 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a[15]_i_3/O
                         net (fo=1, routed)           0.000     2.319    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a[15]_i_3_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.385 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.385    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[15]_i_1_n_6
    SLICE_X2Y37          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.891     2.628    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/clk
    SLICE_X2Y37          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[14]/C
                         clock pessimism             -0.547     2.081    
    SLICE_X2Y37          FDCE (Hold_fdce_C_D)         0.134     2.215    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.215    
                         arrival time                           2.385    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/a_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.252ns (79.495%)  route 0.065ns (20.505%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.626ns
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.621     2.067    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/clk
    SLICE_X3Y34          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/a_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDCE (Prop_fdce_C_Q)         0.141     2.208 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/a_reg[2]/Q
                         net (fo=2, routed)           0.065     2.273    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[15]_1[2]
    SLICE_X2Y34          LUT2 (Prop_lut2_I0_O)        0.045     2.318 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a[4]_i_4/O
                         net (fo=1, routed)           0.000     2.318    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a[4]_i_4_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.384 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.384    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[4]_i_1_n_6
    SLICE_X2Y34          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.889     2.626    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/clk
    SLICE_X2Y34          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[2]/C
                         clock pessimism             -0.546     2.080    
    SLICE_X2Y34          FDCE (Hold_fdce_C_D)         0.134     2.214    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.214    
                         arrival time                           2.384    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/a_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.252ns (79.495%)  route 0.065ns (20.505%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.627ns
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.621     2.067    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/clk
    SLICE_X3Y36          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/a_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDCE (Prop_fdce_C_Q)         0.141     2.208 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/a_reg[10]/Q
                         net (fo=2, routed)           0.065     2.273    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[15]_1[10]
    SLICE_X2Y36          LUT2 (Prop_lut2_I0_O)        0.045     2.318 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a[12]_i_4/O
                         net (fo=1, routed)           0.000     2.318    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a[12]_i_4_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.384 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.384    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[12]_i_1_n_6
    SLICE_X2Y36          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.890     2.627    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/clk
    SLICE_X2Y36          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[10]/C
                         clock pessimism             -0.547     2.080    
    SLICE_X2Y36          FDCE (Hold_fdce_C_D)         0.134     2.214    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.214    
                         arrival time                           2.384    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/a_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.252ns (79.495%)  route 0.065ns (20.505%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.627ns
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.621     2.067    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/clk
    SLICE_X3Y35          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/a_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.141     2.208 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/a_reg[6]/Q
                         net (fo=2, routed)           0.065     2.273    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[15]_1[6]
    SLICE_X2Y35          LUT2 (Prop_lut2_I0_O)        0.045     2.318 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a[8]_i_4/O
                         net (fo=1, routed)           0.000     2.318    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a[8]_i_4_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.384 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.384    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[8]_i_1_n_6
    SLICE_X2Y35          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.890     2.627    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/clk
    SLICE_X2Y35          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[6]/C
                         clock pessimism             -0.547     2.080    
    SLICE_X2Y35          FDCE (Hold_fdce_C_D)         0.134     2.214    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.214    
                         arrival time                           2.384    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.424     1.133    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.020     1.153 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.270     1.423    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0_en_clk
    SLICE_X49Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDRE (Prop_fdre_C_Q)         0.128     1.551 r  system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.055     1.606    system_top_level_i/clk_wiz_0/inst/seq_reg2[6]
    SLICE_X49Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.470     1.410    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.043     1.453 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.495     1.948    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0_en_clk
    SLICE_X49Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[7]/C
                         clock pessimism             -0.525     1.423    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)        -0.006     1.417    system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           1.606    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_wave_gen_2/current_value_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_2/a_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.501%)  route 0.123ns (46.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.626ns
    Source Clock Delay      (SCD):    2.068ns
    Clock Pessimism Removal (CPR):    0.544ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.622     2.068    system_top_level_i/synthesizer_0/U0/i_wave_gen_2/clk
    SLICE_X7Y37          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_wave_gen_2/current_value_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDCE (Prop_fdce_C_Q)         0.141     2.209 r  system_top_level_i/synthesizer_0/U0/i_wave_gen_2/current_value_r_reg[1]/Q
                         net (fo=4, routed)           0.123     2.332    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_2/D[0]
    SLICE_X4Y36          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_2/a_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.889     2.626    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_2/clk
    SLICE_X4Y36          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_2/a_reg[1]/C
                         clock pessimism             -0.544     2.082    
    SLICE_X4Y36          FDCE (Hold_fdce_C_D)         0.060     2.142    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_2/a_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.142    
                         arrival time                           2.332    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/a_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.251ns (73.801%)  route 0.089ns (26.199%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.628ns
    Source Clock Delay      (SCD):    2.068ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.622     2.068    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/clk
    SLICE_X3Y37          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/a_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.141     2.209 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/a_reg[15]/Q
                         net (fo=1, routed)           0.089     2.298    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[15]_1[15]
    SLICE_X2Y37          LUT2 (Prop_lut2_I0_O)        0.045     2.343 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a[15]_i_2/O
                         net (fo=1, routed)           0.000     2.343    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a[15]_i_2_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.408 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.408    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[15]_i_1_n_5
    SLICE_X2Y37          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.891     2.628    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/clk
    SLICE_X2Y37          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[15]/C
                         clock pessimism             -0.547     2.081    
    SLICE_X2Y37          FDCE (Hold_fdce_C_D)         0.134     2.215    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.215    
                         arrival time                           2.408    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/a_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.251ns (71.510%)  route 0.100ns (28.490%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.626ns
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.621     2.067    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/clk
    SLICE_X3Y34          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/a_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDCE (Prop_fdce_C_Q)         0.141     2.208 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/a_reg[3]/Q
                         net (fo=2, routed)           0.100     2.308    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[15]_1[3]
    SLICE_X2Y34          LUT2 (Prop_lut2_I0_O)        0.045     2.353 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a[4]_i_3/O
                         net (fo=1, routed)           0.000     2.353    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a[4]_i_3_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.418 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.418    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[4]_i_1_n_5
    SLICE_X2Y34          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.889     2.626    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/clk
    SLICE_X2Y34          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[3]/C
                         clock pessimism             -0.546     2.080    
    SLICE_X2Y34          FDCE (Hold_fdce_C_D)         0.134     2.214    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.214    
                         arrival time                           2.418    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/a_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.251ns (71.510%)  route 0.100ns (28.490%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.627ns
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.621     2.067    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/clk
    SLICE_X3Y36          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/a_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDCE (Prop_fdce_C_Q)         0.141     2.208 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/a_reg[11]/Q
                         net (fo=2, routed)           0.100     2.308    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[15]_1[11]
    SLICE_X2Y36          LUT2 (Prop_lut2_I0_O)        0.045     2.353 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a[12]_i_3/O
                         net (fo=1, routed)           0.000     2.353    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a[12]_i_3_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.418 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.418    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[12]_i_1_n_5
    SLICE_X2Y36          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.890     2.627    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/clk
    SLICE_X2Y36          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[11]/C
                         clock pessimism             -0.547     2.080    
    SLICE_X2Y36          FDCE (Hold_fdce_C_D)         0.134     2.214    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.214    
                         arrival time                           2.418    
  -------------------------------------------------------------------
                         slack                                  0.204    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_system_top_level_clk_wiz_0_0_1
Waveform(ns):       { 0.000 40.690 }
Period(ns):         81.379
Sources:            { system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCTRL/I0        n/a            2.155         81.379      79.224     BUFGCTRL_X0Y16  system_top_level_i/clk_wiz_0/inst/clkout2_buf/I0
Min Period        n/a     BUFH/I             n/a            2.155         81.379      79.224     BUFHCE_X0Y25    system_top_level_i/clk_wiz_0/inst/clkout2_buf_en/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         81.379      80.130     PLLE2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C             n/a            1.000         81.379      80.379     SLICE_X0Y37     system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_counter_r_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         81.379      80.379     SLICE_X0Y37     system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_counter_r_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         81.379      80.379     SLICE_X0Y37     system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         81.379      80.379     SLICE_X3Y33     system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[4]/C
Min Period        n/a     FDCE/C             n/a            1.000         81.379      80.379     SLICE_X3Y33     system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[5]/C
Min Period        n/a     FDCE/C             n/a            1.000         81.379      80.379     SLICE_X3Y33     system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[6]/C
Min Period        n/a     FDCE/C             n/a            1.000         81.379      80.379     SLICE_X0Y37     system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_r_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       81.379      78.621     PLLE2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C             n/a            0.500         40.690      40.190     SLICE_X2Y38     system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         40.690      40.190     SLICE_X0Y38     system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[10]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         40.690      40.190     SLICE_X0Y38     system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[11]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         40.690      40.190     SLICE_X0Y38     system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[12]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         40.690      40.190     SLICE_X0Y38     system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[13]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         40.690      40.190     SLICE_X2Y38     system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[14]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         40.690      40.190     SLICE_X0Y38     system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[15]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         40.690      40.190     SLICE_X2Y38     system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         40.690      40.190     SLICE_X2Y38     system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[2]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         40.690      40.190     SLICE_X2Y38     system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X49Y100   system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X49Y100   system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X49Y100   system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X49Y100   system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X49Y100   system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X49Y100   system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[5]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X49Y100   system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[6]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X49Y100   system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[7]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         40.690      40.190     SLICE_X0Y37     system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_counter_r_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         40.690      40.190     SLICE_X0Y37     system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_counter_r_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_top_level_clk_wiz_0_0_1
  To Clock:  clkfbout_system_top_level_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_top_level_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_top_level_clk_wiz_0_0_1
  To Clock:  clk_out1_system_top_level_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       15.315ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.315ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/U0/sdat_inout_retimed_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.566ns  (logic 1.434ns (31.407%)  route 3.132ns (68.593%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.429ns = ( 26.429 - 20.000 ) 
    Source Clock Delay      (SCD):    7.009ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.863     7.009    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X107Y54        FDCE                                         r  system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y54        FDCE (Prop_fdce_C_Q)         0.456     7.465 f  system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[8]/Q
                         net (fo=5, routed)           0.836     8.301    system_top_level_i/i2c_config_0/U0/clk_divider_r_reg_n_0_[8]_14
    SLICE_X108Y53        LUT4 (Prop_lut4_I0_O)        0.152     8.453 r  system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.699     9.152    system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X108Y53        LUT5 (Prop_lut5_I0_O)        0.374     9.526 r  system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.788    10.314    system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X112Y52        LUT6 (Prop_lut6_I0_O)        0.328    10.642 r  system_top_level_i/i2c_config_0/U0/sdat_inout_retimed_i_5/O
                         net (fo=2, routed)           0.809    11.451    system_top_level_i/i2c_config_0/U0/sdat_inout_retimed_i_5_n_0
    SLICE_X111Y52        LUT6 (Prop_lut6_I4_O)        0.124    11.575 r  system_top_level_i/i2c_config_0/U0/sdat_inout_retimed_i_1/O
                         net (fo=1, routed)           0.000    11.575    system_top_level_i/i2c_config_0/U0/sdat_inout_retimed_i_1_n_0
    SLICE_X111Y52        FDPE                                         r  system_top_level_i/i2c_config_0/U0/sdat_inout_retimed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.687    26.429    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X111Y52        FDPE                                         r  system_top_level_i/i2c_config_0/U0/sdat_inout_retimed_reg/C
                         clock pessimism              0.517    26.947    
                         clock uncertainty           -0.086    26.861    
    SLICE_X111Y52        FDPE (Setup_fdpe_C_D)        0.029    26.890    system_top_level_i/i2c_config_0/U0/sdat_inout_retimed_reg
  -------------------------------------------------------------------
                         required time                         26.890    
                         arrival time                         -11.575    
  -------------------------------------------------------------------
                         slack                                 15.315    

Slack (MET) :             15.476ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/U0/data_r_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 1.310ns (31.443%)  route 2.856ns (68.557%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.426ns = ( 26.426 - 20.000 ) 
    Source Clock Delay      (SCD):    7.011ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.865     7.011    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X110Y53        FDCE                                         r  system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y53        FDCE (Prop_fdce_C_Q)         0.456     7.467 r  system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[0]/Q
                         net (fo=11, routed)          0.870     8.337    system_top_level_i/i2c_config_0/U0/clk_divider_r_reg_n_0_[0]_5
    SLICE_X108Y53        LUT4 (Prop_lut4_I1_O)        0.152     8.489 r  system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.699     9.187    system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X108Y53        LUT5 (Prop_lut5_I0_O)        0.374     9.561 r  system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.625    10.186    system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X111Y52        LUT6 (Prop_lut6_I0_O)        0.328    10.514 r  system_top_level_i/i2c_config_0/U0/data_r[18]_i_1/O
                         net (fo=15, routed)          0.662    11.177    system_top_level_i/i2c_config_0/U0/data_r[18]_i_1_n_0
    SLICE_X109Y50        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.684    26.426    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X109Y50        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[0]/C
                         clock pessimism              0.517    26.944    
                         clock uncertainty           -0.086    26.858    
    SLICE_X109Y50        FDCE (Setup_fdce_C_CE)      -0.205    26.653    system_top_level_i/i2c_config_0/U0/data_r_reg[0]
  -------------------------------------------------------------------
                         required time                         26.653    
                         arrival time                         -11.177    
  -------------------------------------------------------------------
                         slack                                 15.476    

Slack (MET) :             15.476ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/U0/data_r_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 1.310ns (31.443%)  route 2.856ns (68.557%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.426ns = ( 26.426 - 20.000 ) 
    Source Clock Delay      (SCD):    7.011ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.865     7.011    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X110Y53        FDCE                                         r  system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y53        FDCE (Prop_fdce_C_Q)         0.456     7.467 r  system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[0]/Q
                         net (fo=11, routed)          0.870     8.337    system_top_level_i/i2c_config_0/U0/clk_divider_r_reg_n_0_[0]_5
    SLICE_X108Y53        LUT4 (Prop_lut4_I1_O)        0.152     8.489 r  system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.699     9.187    system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X108Y53        LUT5 (Prop_lut5_I0_O)        0.374     9.561 r  system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.625    10.186    system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X111Y52        LUT6 (Prop_lut6_I0_O)        0.328    10.514 r  system_top_level_i/i2c_config_0/U0/data_r[18]_i_1/O
                         net (fo=15, routed)          0.662    11.177    system_top_level_i/i2c_config_0/U0/data_r[18]_i_1_n_0
    SLICE_X109Y50        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.684    26.426    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X109Y50        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[14]/C
                         clock pessimism              0.517    26.944    
                         clock uncertainty           -0.086    26.858    
    SLICE_X109Y50        FDCE (Setup_fdce_C_CE)      -0.205    26.653    system_top_level_i/i2c_config_0/U0/data_r_reg[14]
  -------------------------------------------------------------------
                         required time                         26.653    
                         arrival time                         -11.177    
  -------------------------------------------------------------------
                         slack                                 15.476    

Slack (MET) :             15.476ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/U0/data_r_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 1.310ns (31.443%)  route 2.856ns (68.557%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.426ns = ( 26.426 - 20.000 ) 
    Source Clock Delay      (SCD):    7.011ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.865     7.011    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X110Y53        FDCE                                         r  system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y53        FDCE (Prop_fdce_C_Q)         0.456     7.467 r  system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[0]/Q
                         net (fo=11, routed)          0.870     8.337    system_top_level_i/i2c_config_0/U0/clk_divider_r_reg_n_0_[0]_5
    SLICE_X108Y53        LUT4 (Prop_lut4_I1_O)        0.152     8.489 r  system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.699     9.187    system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X108Y53        LUT5 (Prop_lut5_I0_O)        0.374     9.561 r  system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.625    10.186    system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X111Y52        LUT6 (Prop_lut6_I0_O)        0.328    10.514 r  system_top_level_i/i2c_config_0/U0/data_r[18]_i_1/O
                         net (fo=15, routed)          0.662    11.177    system_top_level_i/i2c_config_0/U0/data_r[18]_i_1_n_0
    SLICE_X109Y50        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.684    26.426    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X109Y50        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[1]/C
                         clock pessimism              0.517    26.944    
                         clock uncertainty           -0.086    26.858    
    SLICE_X109Y50        FDCE (Setup_fdce_C_CE)      -0.205    26.653    system_top_level_i/i2c_config_0/U0/data_r_reg[1]
  -------------------------------------------------------------------
                         required time                         26.653    
                         arrival time                         -11.177    
  -------------------------------------------------------------------
                         slack                                 15.476    

Slack (MET) :             15.476ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/U0/data_r_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 1.310ns (31.443%)  route 2.856ns (68.557%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.426ns = ( 26.426 - 20.000 ) 
    Source Clock Delay      (SCD):    7.011ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.865     7.011    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X110Y53        FDCE                                         r  system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y53        FDCE (Prop_fdce_C_Q)         0.456     7.467 r  system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[0]/Q
                         net (fo=11, routed)          0.870     8.337    system_top_level_i/i2c_config_0/U0/clk_divider_r_reg_n_0_[0]_5
    SLICE_X108Y53        LUT4 (Prop_lut4_I1_O)        0.152     8.489 r  system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.699     9.187    system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X108Y53        LUT5 (Prop_lut5_I0_O)        0.374     9.561 r  system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.625    10.186    system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X111Y52        LUT6 (Prop_lut6_I0_O)        0.328    10.514 r  system_top_level_i/i2c_config_0/U0/data_r[18]_i_1/O
                         net (fo=15, routed)          0.662    11.177    system_top_level_i/i2c_config_0/U0/data_r[18]_i_1_n_0
    SLICE_X109Y50        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.684    26.426    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X109Y50        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[2]/C
                         clock pessimism              0.517    26.944    
                         clock uncertainty           -0.086    26.858    
    SLICE_X109Y50        FDCE (Setup_fdce_C_CE)      -0.205    26.653    system_top_level_i/i2c_config_0/U0/data_r_reg[2]
  -------------------------------------------------------------------
                         required time                         26.653    
                         arrival time                         -11.177    
  -------------------------------------------------------------------
                         slack                                 15.476    

Slack (MET) :             15.476ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/U0/data_r_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 1.310ns (31.443%)  route 2.856ns (68.557%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.426ns = ( 26.426 - 20.000 ) 
    Source Clock Delay      (SCD):    7.011ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.865     7.011    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X110Y53        FDCE                                         r  system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y53        FDCE (Prop_fdce_C_Q)         0.456     7.467 r  system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[0]/Q
                         net (fo=11, routed)          0.870     8.337    system_top_level_i/i2c_config_0/U0/clk_divider_r_reg_n_0_[0]_5
    SLICE_X108Y53        LUT4 (Prop_lut4_I1_O)        0.152     8.489 r  system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.699     9.187    system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X108Y53        LUT5 (Prop_lut5_I0_O)        0.374     9.561 r  system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.625    10.186    system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X111Y52        LUT6 (Prop_lut6_I0_O)        0.328    10.514 r  system_top_level_i/i2c_config_0/U0/data_r[18]_i_1/O
                         net (fo=15, routed)          0.662    11.177    system_top_level_i/i2c_config_0/U0/data_r[18]_i_1_n_0
    SLICE_X109Y50        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.684    26.426    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X109Y50        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[3]/C
                         clock pessimism              0.517    26.944    
                         clock uncertainty           -0.086    26.858    
    SLICE_X109Y50        FDCE (Setup_fdce_C_CE)      -0.205    26.653    system_top_level_i/i2c_config_0/U0/data_r_reg[3]
  -------------------------------------------------------------------
                         required time                         26.653    
                         arrival time                         -11.177    
  -------------------------------------------------------------------
                         slack                                 15.476    

Slack (MET) :             15.476ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/U0/data_r_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 1.310ns (31.443%)  route 2.856ns (68.557%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.426ns = ( 26.426 - 20.000 ) 
    Source Clock Delay      (SCD):    7.011ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.865     7.011    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X110Y53        FDCE                                         r  system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y53        FDCE (Prop_fdce_C_Q)         0.456     7.467 r  system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[0]/Q
                         net (fo=11, routed)          0.870     8.337    system_top_level_i/i2c_config_0/U0/clk_divider_r_reg_n_0_[0]_5
    SLICE_X108Y53        LUT4 (Prop_lut4_I1_O)        0.152     8.489 r  system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.699     9.187    system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X108Y53        LUT5 (Prop_lut5_I0_O)        0.374     9.561 r  system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.625    10.186    system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X111Y52        LUT6 (Prop_lut6_I0_O)        0.328    10.514 r  system_top_level_i/i2c_config_0/U0/data_r[18]_i_1/O
                         net (fo=15, routed)          0.662    11.177    system_top_level_i/i2c_config_0/U0/data_r[18]_i_1_n_0
    SLICE_X109Y50        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.684    26.426    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X109Y50        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[7]/C
                         clock pessimism              0.517    26.944    
                         clock uncertainty           -0.086    26.858    
    SLICE_X109Y50        FDCE (Setup_fdce_C_CE)      -0.205    26.653    system_top_level_i/i2c_config_0/U0/data_r_reg[7]
  -------------------------------------------------------------------
                         required time                         26.653    
                         arrival time                         -11.177    
  -------------------------------------------------------------------
                         slack                                 15.476    

Slack (MET) :             15.531ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/U0/data_r_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.115ns  (logic 1.310ns (31.831%)  route 2.805ns (68.169%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.429ns = ( 26.429 - 20.000 ) 
    Source Clock Delay      (SCD):    7.009ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.863     7.009    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X107Y54        FDCE                                         r  system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y54        FDCE (Prop_fdce_C_Q)         0.456     7.465 f  system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[8]/Q
                         net (fo=5, routed)           0.836     8.301    system_top_level_i/i2c_config_0/U0/clk_divider_r_reg_n_0_[8]_14
    SLICE_X108Y53        LUT4 (Prop_lut4_I0_O)        0.152     8.453 r  system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.699     9.152    system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X108Y53        LUT5 (Prop_lut5_I0_O)        0.374     9.526 r  system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.625    10.151    system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X111Y52        LUT6 (Prop_lut6_I0_O)        0.328    10.479 r  system_top_level_i/i2c_config_0/U0/data_r[18]_i_1/O
                         net (fo=15, routed)          0.645    11.124    system_top_level_i/i2c_config_0/U0/data_r[18]_i_1_n_0
    SLICE_X111Y50        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.687    26.429    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X111Y50        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[11]/C
                         clock pessimism              0.517    26.947    
                         clock uncertainty           -0.086    26.861    
    SLICE_X111Y50        FDCE (Setup_fdce_C_CE)      -0.205    26.656    system_top_level_i/i2c_config_0/U0/data_r_reg[11]
  -------------------------------------------------------------------
                         required time                         26.656    
                         arrival time                         -11.124    
  -------------------------------------------------------------------
                         slack                                 15.531    

Slack (MET) :             15.620ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/U0/data_r_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 1.310ns (32.282%)  route 2.748ns (67.718%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.426ns = ( 26.426 - 20.000 ) 
    Source Clock Delay      (SCD):    7.011ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.865     7.011    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X110Y53        FDCE                                         r  system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y53        FDCE (Prop_fdce_C_Q)         0.456     7.467 r  system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[0]/Q
                         net (fo=11, routed)          0.870     8.337    system_top_level_i/i2c_config_0/U0/clk_divider_r_reg_n_0_[0]_5
    SLICE_X108Y53        LUT4 (Prop_lut4_I1_O)        0.152     8.489 r  system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.699     9.187    system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X108Y53        LUT5 (Prop_lut5_I0_O)        0.374     9.561 r  system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.625    10.186    system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X111Y52        LUT6 (Prop_lut6_I0_O)        0.328    10.514 r  system_top_level_i/i2c_config_0/U0/data_r[18]_i_1/O
                         net (fo=15, routed)          0.554    11.069    system_top_level_i/i2c_config_0/U0/data_r[18]_i_1_n_0
    SLICE_X108Y51        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.684    26.426    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X108Y51        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[12]/C
                         clock pessimism              0.517    26.944    
                         clock uncertainty           -0.086    26.858    
    SLICE_X108Y51        FDCE (Setup_fdce_C_CE)      -0.169    26.689    system_top_level_i/i2c_config_0/U0/data_r_reg[12]
  -------------------------------------------------------------------
                         required time                         26.689    
                         arrival time                         -11.069    
  -------------------------------------------------------------------
                         slack                                 15.620    

Slack (MET) :             15.620ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/U0/data_r_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 1.310ns (32.282%)  route 2.748ns (67.718%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.426ns = ( 26.426 - 20.000 ) 
    Source Clock Delay      (SCD):    7.011ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.865     7.011    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X110Y53        FDCE                                         r  system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y53        FDCE (Prop_fdce_C_Q)         0.456     7.467 r  system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[0]/Q
                         net (fo=11, routed)          0.870     8.337    system_top_level_i/i2c_config_0/U0/clk_divider_r_reg_n_0_[0]_5
    SLICE_X108Y53        LUT4 (Prop_lut4_I1_O)        0.152     8.489 r  system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.699     9.187    system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X108Y53        LUT5 (Prop_lut5_I0_O)        0.374     9.561 r  system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.625    10.186    system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X111Y52        LUT6 (Prop_lut6_I0_O)        0.328    10.514 r  system_top_level_i/i2c_config_0/U0/data_r[18]_i_1/O
                         net (fo=15, routed)          0.554    11.069    system_top_level_i/i2c_config_0/U0/data_r[18]_i_1_n_0
    SLICE_X108Y51        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.684    26.426    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X108Y51        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[13]/C
                         clock pessimism              0.517    26.944    
                         clock uncertainty           -0.086    26.858    
    SLICE_X108Y51        FDCE (Setup_fdce_C_CE)      -0.169    26.689    system_top_level_i/i2c_config_0/U0/data_r_reg[13]
  -------------------------------------------------------------------
                         required time                         26.689    
                         arrival time                         -11.069    
  -------------------------------------------------------------------
                         slack                                 15.620    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.424     1.133    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020     1.153 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.270     1.423    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0_en_clk
    SLICE_X48Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.141     1.564 r  system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.065     1.629    system_top_level_i/clk_wiz_0/inst/seq_reg1[0]
    SLICE_X48Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.470     1.410    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043     1.453 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.495     1.948    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0_en_clk
    SLICE_X48Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
                         clock pessimism             -0.525     1.423    
                         clock uncertainty            0.086     1.509    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.075     1.584    system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 system_top_level_i/i2c_config_0/U0/rom_data_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/U0/data_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.533%)  route 0.113ns (44.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    2.082ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.636     2.082    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X109Y51        FDRE                                         r  system_top_level_i/i2c_config_0/U0/rom_data_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y51        FDRE (Prop_fdre_C_Q)         0.141     2.223 r  system_top_level_i/i2c_config_0/U0/rom_data_r_reg[4]/Q
                         net (fo=1, routed)           0.113     2.336    system_top_level_i/i2c_config_0/U0/rom_data_r_reg_n_0_[4]_40
    SLICE_X110Y51        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.909     2.646    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X110Y51        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[4]/C
                         clock pessimism             -0.525     2.121    
                         clock uncertainty            0.086     2.207    
    SLICE_X110Y51        FDCE (Hold_fdce_C_D)         0.066     2.273    system_top_level_i/i2c_config_0/U0/data_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.273    
                         arrival time                           2.336    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 system_top_level_i/i2c_config_0/U0/rom_data_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/U0/data_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.313%)  route 0.119ns (45.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    2.083ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.637     2.083    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X110Y50        FDRE                                         r  system_top_level_i/i2c_config_0/U0/rom_data_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y50        FDRE (Prop_fdre_C_Q)         0.141     2.224 r  system_top_level_i/i2c_config_0/U0/rom_data_r_reg[2]/Q
                         net (fo=1, routed)           0.119     2.343    system_top_level_i/i2c_config_0/U0/rom_data_r_reg_n_0_[2]_38
    SLICE_X109Y50        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.906     2.643    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X109Y50        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[2]/C
                         clock pessimism             -0.525     2.118    
                         clock uncertainty            0.086     2.204    
    SLICE_X109Y50        FDCE (Hold_fdce_C_D)         0.072     2.276    system_top_level_i/i2c_config_0/U0/data_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.276    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 system_top_level_i/i2c_config_0/U0/rom_data_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/U0/data_r_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.352%)  route 0.059ns (31.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    2.082ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.636     2.082    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X109Y51        FDRE                                         r  system_top_level_i/i2c_config_0/U0/rom_data_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y51        FDRE (Prop_fdre_C_Q)         0.128     2.210 r  system_top_level_i/i2c_config_0/U0/rom_data_r_reg[8]/Q
                         net (fo=1, routed)           0.059     2.269    system_top_level_i/i2c_config_0/U0/rom_data_r_reg_n_0_[8]_43
    SLICE_X108Y51        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.906     2.643    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X108Y51        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[8]/C
                         clock pessimism             -0.548     2.095    
                         clock uncertainty            0.086     2.181    
    SLICE_X108Y51        FDCE (Hold_fdce_C_D)         0.010     2.191    system_top_level_i/i2c_config_0/U0/data_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.191    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 system_top_level_i/i2c_config_0/U0/rom_data_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/U0/data_r_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    2.082ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.636     2.082    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X109Y51        FDRE                                         r  system_top_level_i/i2c_config_0/U0/rom_data_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y51        FDRE (Prop_fdre_C_Q)         0.141     2.223 r  system_top_level_i/i2c_config_0/U0/rom_data_r_reg[12]/Q
                         net (fo=1, routed)           0.116     2.339    system_top_level_i/i2c_config_0/U0/rom_data_r_reg_n_0_[12]_34
    SLICE_X108Y51        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.906     2.643    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X108Y51        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[12]/C
                         clock pessimism             -0.548     2.095    
                         clock uncertainty            0.086     2.181    
    SLICE_X108Y51        FDCE (Hold_fdce_C_D)         0.059     2.240    system_top_level_i/i2c_config_0/U0/data_r_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.240    
                         arrival time                           2.339    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 system_top_level_i/i2c_config_0/U0/rom_data_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/U0/data_r_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.815%)  route 0.107ns (43.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    2.082ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.636     2.082    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X109Y51        FDRE                                         r  system_top_level_i/i2c_config_0/U0/rom_data_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y51        FDRE (Prop_fdre_C_Q)         0.141     2.223 r  system_top_level_i/i2c_config_0/U0/rom_data_r_reg[14]/Q
                         net (fo=1, routed)           0.107     2.330    system_top_level_i/i2c_config_0/U0/rom_data_r_reg_n_0_[14]_36
    SLICE_X109Y50        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.906     2.643    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X109Y50        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[14]/C
                         clock pessimism             -0.545     2.098    
                         clock uncertainty            0.086     2.184    
    SLICE_X109Y50        FDCE (Hold_fdce_C_D)         0.047     2.231    system_top_level_i/i2c_config_0/U0/data_r_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.231    
                         arrival time                           2.330    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.128ns (66.266%)  route 0.065ns (33.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.424     1.133    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020     1.153 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.270     1.423    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0_en_clk
    SLICE_X48Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.128     1.551 r  system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.065     1.616    system_top_level_i/clk_wiz_0/inst/seq_reg1[6]
    SLICE_X48Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.470     1.410    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043     1.453 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.495     1.948    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0_en_clk
    SLICE_X48Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[7]/C
                         clock pessimism             -0.525     1.423    
                         clock uncertainty            0.086     1.509    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)        -0.006     1.503    system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.616    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 system_top_level_i/i2c_config_0/U0/param_counter_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/U0/rom_data_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.309%)  route 0.156ns (45.691%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    2.081ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.635     2.081    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X109Y53        FDCE                                         r  system_top_level_i/i2c_config_0/U0/param_counter_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y53        FDCE (Prop_fdce_C_Q)         0.141     2.222 r  system_top_level_i/i2c_config_0/U0/param_counter_r_reg[3]/Q
                         net (fo=16, routed)          0.156     2.379    system_top_level_i/i2c_config_0/U0/param_counter_r_reg[3]
    SLICE_X108Y52        LUT4 (Prop_lut4_I0_O)        0.045     2.424 r  system_top_level_i/i2c_config_0/U0/rom_data_r[7]_i_1/O
                         net (fo=1, routed)           0.000     2.424    system_top_level_i/i2c_config_0/U0/rom_data_r[7]
    SLICE_X108Y52        FDRE                                         r  system_top_level_i/i2c_config_0/U0/rom_data_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.906     2.643    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X108Y52        FDRE                                         r  system_top_level_i/i2c_config_0/U0/rom_data_r_reg[7]/C
                         clock pessimism             -0.545     2.098    
                         clock uncertainty            0.086     2.184    
    SLICE_X108Y52        FDRE (Hold_fdre_C_D)         0.120     2.304    system_top_level_i/i2c_config_0/U0/rom_data_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.304    
                         arrival time                           2.424    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 system_top_level_i/i2c_config_0/U0/sclk_en_r_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/U0/sclk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.814%)  route 0.153ns (45.186%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    2.082ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.636     2.082    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X111Y53        FDPE                                         r  system_top_level_i/i2c_config_0/U0/sclk_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y53        FDPE (Prop_fdpe_C_Q)         0.141     2.223 r  system_top_level_i/i2c_config_0/U0/sclk_en_r_reg/Q
                         net (fo=2, routed)           0.153     2.377    system_top_level_i/i2c_config_0/U0/sclk_en_r_reg_n_0
    SLICE_X109Y52        LUT3 (Prop_lut3_I1_O)        0.045     2.422 r  system_top_level_i/i2c_config_0/U0/sclk_out_i_1/O
                         net (fo=1, routed)           0.000     2.422    system_top_level_i/i2c_config_0/U0/sclk_out0
    SLICE_X109Y52        FDCE                                         r  system_top_level_i/i2c_config_0/U0/sclk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.906     2.643    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X109Y52        FDCE                                         r  system_top_level_i/i2c_config_0/U0/sclk_out_reg/C
                         clock pessimism             -0.525     2.118    
                         clock uncertainty            0.086     2.204    
    SLICE_X109Y52        FDCE (Hold_fdce_C_D)         0.092     2.296    system_top_level_i/i2c_config_0/U0/sclk_out_reg
  -------------------------------------------------------------------
                         required time                         -2.296    
                         arrival time                           2.422    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 system_top_level_i/i2c_config_0/U0/rom_data_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/U0/data_r_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.128ns (51.354%)  route 0.121ns (48.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    2.083ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.637     2.083    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X110Y50        FDRE                                         r  system_top_level_i/i2c_config_0/U0/rom_data_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y50        FDRE (Prop_fdre_C_Q)         0.128     2.211 r  system_top_level_i/i2c_config_0/U0/rom_data_r_reg[10]/Q
                         net (fo=1, routed)           0.121     2.332    system_top_level_i/i2c_config_0/U0/rom_data_r_reg_n_0_[10]_32
    SLICE_X110Y51        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.909     2.646    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X110Y51        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[10]/C
                         clock pessimism             -0.547     2.099    
                         clock uncertainty            0.086     2.185    
    SLICE_X110Y51        FDCE (Hold_fdce_C_D)         0.017     2.202    system_top_level_i/i2c_config_0/U0/data_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.202    
                         arrival time                           2.332    
  -------------------------------------------------------------------
                         slack                                  0.130    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_system_top_level_clk_wiz_0_0_1
  To Clock:  clk_out2_system_top_level_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       76.180ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             76.180ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.659ns  (logic 1.292ns (27.729%)  route 3.367ns (72.271%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.397ns = ( 87.776 - 81.379 ) 
    Source Clock Delay      (SCD):    6.976ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.830     6.976    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X2Y33          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDCE (Prop_fdce_C_Q)         0.478     7.454 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/Q
                         net (fo=5, routed)           0.886     8.339    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.329     8.668 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r[6]_i_2/O
                         net (fo=2, routed)           0.579     9.247    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r[6]_i_2_n_0
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.332     9.579 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3/O
                         net (fo=12, routed)          1.083    10.662    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3_n_0
    SLICE_X0Y37          LUT5 (Prop_lut5_I4_O)        0.153    10.815 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[4]_i_1/O
                         net (fo=5, routed)           0.820    11.635    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[4]_i_1_n_0
    SLICE_X1Y36          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.654    87.776    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X1Y36          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[4]/C
                         clock pessimism              0.557    88.333    
                         clock uncertainty           -0.106    88.227    
    SLICE_X1Y36          FDCE (Setup_fdce_C_CE)      -0.412    87.815    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[4]
  -------------------------------------------------------------------
                         required time                         87.815    
                         arrival time                         -11.635    
  -------------------------------------------------------------------
                         slack                                 76.180    

Slack (MET) :             76.322ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.519ns  (logic 1.292ns (28.593%)  route 3.227ns (71.407%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.398ns = ( 87.777 - 81.379 ) 
    Source Clock Delay      (SCD):    6.976ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.830     6.976    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X2Y33          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDCE (Prop_fdce_C_Q)         0.478     7.454 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/Q
                         net (fo=5, routed)           0.886     8.339    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.329     8.668 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r[6]_i_2/O
                         net (fo=2, routed)           0.579     9.247    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r[6]_i_2_n_0
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.332     9.579 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3/O
                         net (fo=12, routed)          1.083    10.662    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3_n_0
    SLICE_X0Y37          LUT5 (Prop_lut5_I4_O)        0.153    10.815 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[4]_i_1/O
                         net (fo=5, routed)           0.679    11.494    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[4]_i_1_n_0
    SLICE_X1Y37          FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.655    87.777    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X1Y37          FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[0]/C
                         clock pessimism              0.557    88.334    
                         clock uncertainty           -0.106    88.228    
    SLICE_X1Y37          FDPE (Setup_fdpe_C_CE)      -0.412    87.816    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[0]
  -------------------------------------------------------------------
                         required time                         87.816    
                         arrival time                         -11.494    
  -------------------------------------------------------------------
                         slack                                 76.322    

Slack (MET) :             76.322ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.519ns  (logic 1.292ns (28.593%)  route 3.227ns (71.407%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.398ns = ( 87.777 - 81.379 ) 
    Source Clock Delay      (SCD):    6.976ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.830     6.976    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X2Y33          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDCE (Prop_fdce_C_Q)         0.478     7.454 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/Q
                         net (fo=5, routed)           0.886     8.339    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.329     8.668 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r[6]_i_2/O
                         net (fo=2, routed)           0.579     9.247    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r[6]_i_2_n_0
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.332     9.579 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3/O
                         net (fo=12, routed)          1.083    10.662    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3_n_0
    SLICE_X0Y37          LUT5 (Prop_lut5_I4_O)        0.153    10.815 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[4]_i_1/O
                         net (fo=5, routed)           0.679    11.494    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[4]_i_1_n_0
    SLICE_X1Y37          FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.655    87.777    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X1Y37          FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[1]/C
                         clock pessimism              0.557    88.334    
                         clock uncertainty           -0.106    88.228    
    SLICE_X1Y37          FDPE (Setup_fdpe_C_CE)      -0.412    87.816    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[1]
  -------------------------------------------------------------------
                         required time                         87.816    
                         arrival time                         -11.494    
  -------------------------------------------------------------------
                         slack                                 76.322    

Slack (MET) :             76.322ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[2]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.519ns  (logic 1.292ns (28.593%)  route 3.227ns (71.407%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.398ns = ( 87.777 - 81.379 ) 
    Source Clock Delay      (SCD):    6.976ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.830     6.976    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X2Y33          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDCE (Prop_fdce_C_Q)         0.478     7.454 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/Q
                         net (fo=5, routed)           0.886     8.339    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.329     8.668 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r[6]_i_2/O
                         net (fo=2, routed)           0.579     9.247    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r[6]_i_2_n_0
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.332     9.579 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3/O
                         net (fo=12, routed)          1.083    10.662    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3_n_0
    SLICE_X0Y37          LUT5 (Prop_lut5_I4_O)        0.153    10.815 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[4]_i_1/O
                         net (fo=5, routed)           0.679    11.494    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[4]_i_1_n_0
    SLICE_X1Y37          FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.655    87.777    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X1Y37          FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[2]/C
                         clock pessimism              0.557    88.334    
                         clock uncertainty           -0.106    88.228    
    SLICE_X1Y37          FDPE (Setup_fdpe_C_CE)      -0.412    87.816    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[2]
  -------------------------------------------------------------------
                         required time                         87.816    
                         arrival time                         -11.494    
  -------------------------------------------------------------------
                         slack                                 76.322    

Slack (MET) :             76.322ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.519ns  (logic 1.292ns (28.593%)  route 3.227ns (71.407%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.398ns = ( 87.777 - 81.379 ) 
    Source Clock Delay      (SCD):    6.976ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.830     6.976    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X2Y33          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDCE (Prop_fdce_C_Q)         0.478     7.454 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/Q
                         net (fo=5, routed)           0.886     8.339    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.329     8.668 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r[6]_i_2/O
                         net (fo=2, routed)           0.579     9.247    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r[6]_i_2_n_0
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.332     9.579 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3/O
                         net (fo=12, routed)          1.083    10.662    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3_n_0
    SLICE_X0Y37          LUT5 (Prop_lut5_I4_O)        0.153    10.815 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[4]_i_1/O
                         net (fo=5, routed)           0.679    11.494    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[4]_i_1_n_0
    SLICE_X1Y37          FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.655    87.777    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X1Y37          FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[3]/C
                         clock pessimism              0.557    88.334    
                         clock uncertainty           -0.106    88.228    
    SLICE_X1Y37          FDPE (Setup_fdpe_C_CE)      -0.412    87.816    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[3]
  -------------------------------------------------------------------
                         required time                         87.816    
                         arrival time                         -11.494    
  -------------------------------------------------------------------
                         slack                                 76.322    

Slack (MET) :             77.076ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.008ns  (logic 1.263ns (31.511%)  route 2.745ns (68.489%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.399ns = ( 87.778 - 81.379 ) 
    Source Clock Delay      (SCD):    6.976ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.830     6.976    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X2Y33          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDCE (Prop_fdce_C_Q)         0.478     7.454 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/Q
                         net (fo=5, routed)           0.886     8.339    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.329     8.668 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r[6]_i_2/O
                         net (fo=2, routed)           0.579     9.247    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r[6]_i_2_n_0
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.332     9.579 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3/O
                         net (fo=12, routed)          0.805    10.384    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3_n_0
    SLICE_X0Y37          LUT2 (Prop_lut2_I0_O)        0.124    10.508 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r[15]_i_1/O
                         net (fo=16, routed)          0.476    10.984    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/left_sample_r_0
    SLICE_X2Y38          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.656    87.778    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X2Y38          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[0]/C
                         clock pessimism              0.557    88.335    
                         clock uncertainty           -0.106    88.229    
    SLICE_X2Y38          FDCE (Setup_fdce_C_CE)      -0.169    88.060    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[0]
  -------------------------------------------------------------------
                         required time                         88.060    
                         arrival time                         -10.984    
  -------------------------------------------------------------------
                         slack                                 77.076    

Slack (MET) :             77.076ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.008ns  (logic 1.263ns (31.511%)  route 2.745ns (68.489%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.399ns = ( 87.778 - 81.379 ) 
    Source Clock Delay      (SCD):    6.976ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.830     6.976    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X2Y33          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDCE (Prop_fdce_C_Q)         0.478     7.454 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/Q
                         net (fo=5, routed)           0.886     8.339    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.329     8.668 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r[6]_i_2/O
                         net (fo=2, routed)           0.579     9.247    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r[6]_i_2_n_0
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.332     9.579 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3/O
                         net (fo=12, routed)          0.805    10.384    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3_n_0
    SLICE_X0Y37          LUT2 (Prop_lut2_I0_O)        0.124    10.508 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r[15]_i_1/O
                         net (fo=16, routed)          0.476    10.984    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/left_sample_r_0
    SLICE_X2Y38          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.656    87.778    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X2Y38          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[14]/C
                         clock pessimism              0.557    88.335    
                         clock uncertainty           -0.106    88.229    
    SLICE_X2Y38          FDCE (Setup_fdce_C_CE)      -0.169    88.060    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[14]
  -------------------------------------------------------------------
                         required time                         88.060    
                         arrival time                         -10.984    
  -------------------------------------------------------------------
                         slack                                 77.076    

Slack (MET) :             77.076ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.008ns  (logic 1.263ns (31.511%)  route 2.745ns (68.489%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.399ns = ( 87.778 - 81.379 ) 
    Source Clock Delay      (SCD):    6.976ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.830     6.976    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X2Y33          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDCE (Prop_fdce_C_Q)         0.478     7.454 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/Q
                         net (fo=5, routed)           0.886     8.339    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.329     8.668 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r[6]_i_2/O
                         net (fo=2, routed)           0.579     9.247    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r[6]_i_2_n_0
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.332     9.579 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3/O
                         net (fo=12, routed)          0.805    10.384    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3_n_0
    SLICE_X0Y37          LUT2 (Prop_lut2_I0_O)        0.124    10.508 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r[15]_i_1/O
                         net (fo=16, routed)          0.476    10.984    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/left_sample_r_0
    SLICE_X2Y38          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.656    87.778    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X2Y38          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[1]/C
                         clock pessimism              0.557    88.335    
                         clock uncertainty           -0.106    88.229    
    SLICE_X2Y38          FDCE (Setup_fdce_C_CE)      -0.169    88.060    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[1]
  -------------------------------------------------------------------
                         required time                         88.060    
                         arrival time                         -10.984    
  -------------------------------------------------------------------
                         slack                                 77.076    

Slack (MET) :             77.076ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.008ns  (logic 1.263ns (31.511%)  route 2.745ns (68.489%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.399ns = ( 87.778 - 81.379 ) 
    Source Clock Delay      (SCD):    6.976ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.830     6.976    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X2Y33          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDCE (Prop_fdce_C_Q)         0.478     7.454 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/Q
                         net (fo=5, routed)           0.886     8.339    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.329     8.668 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r[6]_i_2/O
                         net (fo=2, routed)           0.579     9.247    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r[6]_i_2_n_0
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.332     9.579 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3/O
                         net (fo=12, routed)          0.805    10.384    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3_n_0
    SLICE_X0Y37          LUT2 (Prop_lut2_I0_O)        0.124    10.508 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r[15]_i_1/O
                         net (fo=16, routed)          0.476    10.984    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/left_sample_r_0
    SLICE_X2Y38          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.656    87.778    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X2Y38          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[2]/C
                         clock pessimism              0.557    88.335    
                         clock uncertainty           -0.106    88.229    
    SLICE_X2Y38          FDCE (Setup_fdce_C_CE)      -0.169    88.060    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[2]
  -------------------------------------------------------------------
                         required time                         88.060    
                         arrival time                         -10.984    
  -------------------------------------------------------------------
                         slack                                 77.076    

Slack (MET) :             77.076ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.008ns  (logic 1.263ns (31.511%)  route 2.745ns (68.489%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.399ns = ( 87.778 - 81.379 ) 
    Source Clock Delay      (SCD):    6.976ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.830     6.976    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X2Y33          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDCE (Prop_fdce_C_Q)         0.478     7.454 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/Q
                         net (fo=5, routed)           0.886     8.339    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.329     8.668 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r[6]_i_2/O
                         net (fo=2, routed)           0.579     9.247    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r[6]_i_2_n_0
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.332     9.579 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3/O
                         net (fo=12, routed)          0.805    10.384    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3_n_0
    SLICE_X0Y37          LUT2 (Prop_lut2_I0_O)        0.124    10.508 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r[15]_i_1/O
                         net (fo=16, routed)          0.476    10.984    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/left_sample_r_0
    SLICE_X2Y38          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.656    87.778    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X2Y38          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[3]/C
                         clock pessimism              0.557    88.335    
                         clock uncertainty           -0.106    88.229    
    SLICE_X2Y38          FDCE (Setup_fdce_C_CE)      -0.169    88.060    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[3]
  -------------------------------------------------------------------
                         required time                         88.060    
                         arrival time                         -10.984    
  -------------------------------------------------------------------
                         slack                                 77.076    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/a_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.626ns
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.621     2.067    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/clk
    SLICE_X3Y34          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDCE (Prop_fdce_C_Q)         0.141     2.208 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/a_reg[0]/Q
                         net (fo=1, routed)           0.087     2.295    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[15]_1[0]
    SLICE_X2Y34          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.889     2.626    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/clk
    SLICE_X2Y34          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[0]/C
                         clock pessimism             -0.546     2.080    
                         clock uncertainty            0.106     2.186    
    SLICE_X2Y34          FDCE (Hold_fdce_C_D)         0.085     2.271    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.271    
                         arrival time                           2.295    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/a_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.252ns (79.495%)  route 0.065ns (20.505%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.628ns
    Source Clock Delay      (SCD):    2.068ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.622     2.068    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/clk
    SLICE_X3Y37          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/a_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.141     2.209 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/a_reg[14]/Q
                         net (fo=2, routed)           0.065     2.274    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[15]_1[14]
    SLICE_X2Y37          LUT2 (Prop_lut2_I0_O)        0.045     2.319 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a[15]_i_3/O
                         net (fo=1, routed)           0.000     2.319    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a[15]_i_3_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.385 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.385    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[15]_i_1_n_6
    SLICE_X2Y37          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.891     2.628    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/clk
    SLICE_X2Y37          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[14]/C
                         clock pessimism             -0.547     2.081    
                         clock uncertainty            0.106     2.187    
    SLICE_X2Y37          FDCE (Hold_fdce_C_D)         0.134     2.321    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.321    
                         arrival time                           2.385    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/a_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.252ns (79.495%)  route 0.065ns (20.505%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.626ns
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.621     2.067    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/clk
    SLICE_X3Y34          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/a_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDCE (Prop_fdce_C_Q)         0.141     2.208 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/a_reg[2]/Q
                         net (fo=2, routed)           0.065     2.273    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[15]_1[2]
    SLICE_X2Y34          LUT2 (Prop_lut2_I0_O)        0.045     2.318 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a[4]_i_4/O
                         net (fo=1, routed)           0.000     2.318    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a[4]_i_4_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.384 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.384    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[4]_i_1_n_6
    SLICE_X2Y34          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.889     2.626    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/clk
    SLICE_X2Y34          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[2]/C
                         clock pessimism             -0.546     2.080    
                         clock uncertainty            0.106     2.186    
    SLICE_X2Y34          FDCE (Hold_fdce_C_D)         0.134     2.320    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.320    
                         arrival time                           2.384    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/a_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.252ns (79.495%)  route 0.065ns (20.505%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.627ns
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.621     2.067    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/clk
    SLICE_X3Y36          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/a_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDCE (Prop_fdce_C_Q)         0.141     2.208 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/a_reg[10]/Q
                         net (fo=2, routed)           0.065     2.273    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[15]_1[10]
    SLICE_X2Y36          LUT2 (Prop_lut2_I0_O)        0.045     2.318 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a[12]_i_4/O
                         net (fo=1, routed)           0.000     2.318    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a[12]_i_4_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.384 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.384    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[12]_i_1_n_6
    SLICE_X2Y36          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.890     2.627    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/clk
    SLICE_X2Y36          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[10]/C
                         clock pessimism             -0.547     2.080    
                         clock uncertainty            0.106     2.186    
    SLICE_X2Y36          FDCE (Hold_fdce_C_D)         0.134     2.320    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.320    
                         arrival time                           2.384    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/a_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.252ns (79.495%)  route 0.065ns (20.505%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.627ns
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.621     2.067    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/clk
    SLICE_X3Y35          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/a_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.141     2.208 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/a_reg[6]/Q
                         net (fo=2, routed)           0.065     2.273    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[15]_1[6]
    SLICE_X2Y35          LUT2 (Prop_lut2_I0_O)        0.045     2.318 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a[8]_i_4/O
                         net (fo=1, routed)           0.000     2.318    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a[8]_i_4_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.384 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.384    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[8]_i_1_n_6
    SLICE_X2Y35          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.890     2.627    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/clk
    SLICE_X2Y35          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[6]/C
                         clock pessimism             -0.547     2.080    
                         clock uncertainty            0.106     2.186    
    SLICE_X2Y35          FDCE (Hold_fdce_C_D)         0.134     2.320    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.320    
                         arrival time                           2.384    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.424     1.133    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.020     1.153 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.270     1.423    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0_en_clk
    SLICE_X49Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDRE (Prop_fdre_C_Q)         0.128     1.551 r  system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.055     1.606    system_top_level_i/clk_wiz_0/inst/seq_reg2[6]
    SLICE_X49Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.470     1.410    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.043     1.453 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.495     1.948    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0_en_clk
    SLICE_X49Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[7]/C
                         clock pessimism             -0.525     1.423    
                         clock uncertainty            0.106     1.529    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)        -0.006     1.523    system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.606    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_wave_gen_2/current_value_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_2/a_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.501%)  route 0.123ns (46.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.626ns
    Source Clock Delay      (SCD):    2.068ns
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.622     2.068    system_top_level_i/synthesizer_0/U0/i_wave_gen_2/clk
    SLICE_X7Y37          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_wave_gen_2/current_value_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDCE (Prop_fdce_C_Q)         0.141     2.209 r  system_top_level_i/synthesizer_0/U0/i_wave_gen_2/current_value_r_reg[1]/Q
                         net (fo=4, routed)           0.123     2.332    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_2/D[0]
    SLICE_X4Y36          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_2/a_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.889     2.626    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_2/clk
    SLICE_X4Y36          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_2/a_reg[1]/C
                         clock pessimism             -0.544     2.082    
                         clock uncertainty            0.106     2.188    
    SLICE_X4Y36          FDCE (Hold_fdce_C_D)         0.060     2.248    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_2/a_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.248    
                         arrival time                           2.332    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/a_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.251ns (73.801%)  route 0.089ns (26.199%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.628ns
    Source Clock Delay      (SCD):    2.068ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.622     2.068    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/clk
    SLICE_X3Y37          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/a_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.141     2.209 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/a_reg[15]/Q
                         net (fo=1, routed)           0.089     2.298    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[15]_1[15]
    SLICE_X2Y37          LUT2 (Prop_lut2_I0_O)        0.045     2.343 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a[15]_i_2/O
                         net (fo=1, routed)           0.000     2.343    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a[15]_i_2_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.408 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.408    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[15]_i_1_n_5
    SLICE_X2Y37          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.891     2.628    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/clk
    SLICE_X2Y37          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[15]/C
                         clock pessimism             -0.547     2.081    
                         clock uncertainty            0.106     2.187    
    SLICE_X2Y37          FDCE (Hold_fdce_C_D)         0.134     2.321    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.321    
                         arrival time                           2.408    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/a_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.251ns (71.510%)  route 0.100ns (28.490%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.626ns
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.621     2.067    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/clk
    SLICE_X3Y34          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/a_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDCE (Prop_fdce_C_Q)         0.141     2.208 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/a_reg[3]/Q
                         net (fo=2, routed)           0.100     2.308    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[15]_1[3]
    SLICE_X2Y34          LUT2 (Prop_lut2_I0_O)        0.045     2.353 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a[4]_i_3/O
                         net (fo=1, routed)           0.000     2.353    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a[4]_i_3_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.418 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.418    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[4]_i_1_n_5
    SLICE_X2Y34          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.889     2.626    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/clk
    SLICE_X2Y34          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[3]/C
                         clock pessimism             -0.546     2.080    
                         clock uncertainty            0.106     2.186    
    SLICE_X2Y34          FDCE (Hold_fdce_C_D)         0.134     2.320    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.320    
                         arrival time                           2.418    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/a_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.251ns (71.510%)  route 0.100ns (28.490%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.627ns
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.621     2.067    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/clk
    SLICE_X3Y36          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/a_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDCE (Prop_fdce_C_Q)         0.141     2.208 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/a_reg[11]/Q
                         net (fo=2, routed)           0.100     2.308    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[15]_1[11]
    SLICE_X2Y36          LUT2 (Prop_lut2_I0_O)        0.045     2.353 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a[12]_i_3/O
                         net (fo=1, routed)           0.000     2.353    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a[12]_i_3_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.418 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.418    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[12]_i_1_n_5
    SLICE_X2Y36          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.890     2.627    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/clk
    SLICE_X2Y36          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[11]/C
                         clock pessimism             -0.547     2.080    
                         clock uncertainty            0.106     2.186    
    SLICE_X2Y36          FDCE (Hold_fdce_C_D)         0.134     2.320    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.320    
                         arrival time                           2.418    
  -------------------------------------------------------------------
                         slack                                  0.098    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_top_level_clk_wiz_0_0
  To Clock:  clk_out1_system_top_level_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       15.315ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.315ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/U0/sdat_inout_retimed_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.566ns  (logic 1.434ns (31.407%)  route 3.132ns (68.593%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.429ns = ( 26.429 - 20.000 ) 
    Source Clock Delay      (SCD):    7.009ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.863     7.009    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X107Y54        FDCE                                         r  system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y54        FDCE (Prop_fdce_C_Q)         0.456     7.465 f  system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[8]/Q
                         net (fo=5, routed)           0.836     8.301    system_top_level_i/i2c_config_0/U0/clk_divider_r_reg_n_0_[8]_14
    SLICE_X108Y53        LUT4 (Prop_lut4_I0_O)        0.152     8.453 r  system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.699     9.152    system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X108Y53        LUT5 (Prop_lut5_I0_O)        0.374     9.526 r  system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.788    10.314    system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X112Y52        LUT6 (Prop_lut6_I0_O)        0.328    10.642 r  system_top_level_i/i2c_config_0/U0/sdat_inout_retimed_i_5/O
                         net (fo=2, routed)           0.809    11.451    system_top_level_i/i2c_config_0/U0/sdat_inout_retimed_i_5_n_0
    SLICE_X111Y52        LUT6 (Prop_lut6_I4_O)        0.124    11.575 r  system_top_level_i/i2c_config_0/U0/sdat_inout_retimed_i_1/O
                         net (fo=1, routed)           0.000    11.575    system_top_level_i/i2c_config_0/U0/sdat_inout_retimed_i_1_n_0
    SLICE_X111Y52        FDPE                                         r  system_top_level_i/i2c_config_0/U0/sdat_inout_retimed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.687    26.429    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X111Y52        FDPE                                         r  system_top_level_i/i2c_config_0/U0/sdat_inout_retimed_reg/C
                         clock pessimism              0.517    26.947    
                         clock uncertainty           -0.086    26.861    
    SLICE_X111Y52        FDPE (Setup_fdpe_C_D)        0.029    26.890    system_top_level_i/i2c_config_0/U0/sdat_inout_retimed_reg
  -------------------------------------------------------------------
                         required time                         26.890    
                         arrival time                         -11.575    
  -------------------------------------------------------------------
                         slack                                 15.315    

Slack (MET) :             15.476ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/U0/data_r_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 1.310ns (31.443%)  route 2.856ns (68.557%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.426ns = ( 26.426 - 20.000 ) 
    Source Clock Delay      (SCD):    7.011ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.865     7.011    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X110Y53        FDCE                                         r  system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y53        FDCE (Prop_fdce_C_Q)         0.456     7.467 r  system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[0]/Q
                         net (fo=11, routed)          0.870     8.337    system_top_level_i/i2c_config_0/U0/clk_divider_r_reg_n_0_[0]_5
    SLICE_X108Y53        LUT4 (Prop_lut4_I1_O)        0.152     8.489 r  system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.699     9.187    system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X108Y53        LUT5 (Prop_lut5_I0_O)        0.374     9.561 r  system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.625    10.186    system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X111Y52        LUT6 (Prop_lut6_I0_O)        0.328    10.514 r  system_top_level_i/i2c_config_0/U0/data_r[18]_i_1/O
                         net (fo=15, routed)          0.662    11.177    system_top_level_i/i2c_config_0/U0/data_r[18]_i_1_n_0
    SLICE_X109Y50        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.684    26.426    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X109Y50        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[0]/C
                         clock pessimism              0.517    26.944    
                         clock uncertainty           -0.086    26.858    
    SLICE_X109Y50        FDCE (Setup_fdce_C_CE)      -0.205    26.653    system_top_level_i/i2c_config_0/U0/data_r_reg[0]
  -------------------------------------------------------------------
                         required time                         26.653    
                         arrival time                         -11.177    
  -------------------------------------------------------------------
                         slack                                 15.476    

Slack (MET) :             15.476ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/U0/data_r_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 1.310ns (31.443%)  route 2.856ns (68.557%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.426ns = ( 26.426 - 20.000 ) 
    Source Clock Delay      (SCD):    7.011ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.865     7.011    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X110Y53        FDCE                                         r  system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y53        FDCE (Prop_fdce_C_Q)         0.456     7.467 r  system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[0]/Q
                         net (fo=11, routed)          0.870     8.337    system_top_level_i/i2c_config_0/U0/clk_divider_r_reg_n_0_[0]_5
    SLICE_X108Y53        LUT4 (Prop_lut4_I1_O)        0.152     8.489 r  system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.699     9.187    system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X108Y53        LUT5 (Prop_lut5_I0_O)        0.374     9.561 r  system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.625    10.186    system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X111Y52        LUT6 (Prop_lut6_I0_O)        0.328    10.514 r  system_top_level_i/i2c_config_0/U0/data_r[18]_i_1/O
                         net (fo=15, routed)          0.662    11.177    system_top_level_i/i2c_config_0/U0/data_r[18]_i_1_n_0
    SLICE_X109Y50        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.684    26.426    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X109Y50        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[14]/C
                         clock pessimism              0.517    26.944    
                         clock uncertainty           -0.086    26.858    
    SLICE_X109Y50        FDCE (Setup_fdce_C_CE)      -0.205    26.653    system_top_level_i/i2c_config_0/U0/data_r_reg[14]
  -------------------------------------------------------------------
                         required time                         26.653    
                         arrival time                         -11.177    
  -------------------------------------------------------------------
                         slack                                 15.476    

Slack (MET) :             15.476ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/U0/data_r_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 1.310ns (31.443%)  route 2.856ns (68.557%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.426ns = ( 26.426 - 20.000 ) 
    Source Clock Delay      (SCD):    7.011ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.865     7.011    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X110Y53        FDCE                                         r  system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y53        FDCE (Prop_fdce_C_Q)         0.456     7.467 r  system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[0]/Q
                         net (fo=11, routed)          0.870     8.337    system_top_level_i/i2c_config_0/U0/clk_divider_r_reg_n_0_[0]_5
    SLICE_X108Y53        LUT4 (Prop_lut4_I1_O)        0.152     8.489 r  system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.699     9.187    system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X108Y53        LUT5 (Prop_lut5_I0_O)        0.374     9.561 r  system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.625    10.186    system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X111Y52        LUT6 (Prop_lut6_I0_O)        0.328    10.514 r  system_top_level_i/i2c_config_0/U0/data_r[18]_i_1/O
                         net (fo=15, routed)          0.662    11.177    system_top_level_i/i2c_config_0/U0/data_r[18]_i_1_n_0
    SLICE_X109Y50        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.684    26.426    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X109Y50        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[1]/C
                         clock pessimism              0.517    26.944    
                         clock uncertainty           -0.086    26.858    
    SLICE_X109Y50        FDCE (Setup_fdce_C_CE)      -0.205    26.653    system_top_level_i/i2c_config_0/U0/data_r_reg[1]
  -------------------------------------------------------------------
                         required time                         26.653    
                         arrival time                         -11.177    
  -------------------------------------------------------------------
                         slack                                 15.476    

Slack (MET) :             15.476ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/U0/data_r_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 1.310ns (31.443%)  route 2.856ns (68.557%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.426ns = ( 26.426 - 20.000 ) 
    Source Clock Delay      (SCD):    7.011ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.865     7.011    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X110Y53        FDCE                                         r  system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y53        FDCE (Prop_fdce_C_Q)         0.456     7.467 r  system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[0]/Q
                         net (fo=11, routed)          0.870     8.337    system_top_level_i/i2c_config_0/U0/clk_divider_r_reg_n_0_[0]_5
    SLICE_X108Y53        LUT4 (Prop_lut4_I1_O)        0.152     8.489 r  system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.699     9.187    system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X108Y53        LUT5 (Prop_lut5_I0_O)        0.374     9.561 r  system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.625    10.186    system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X111Y52        LUT6 (Prop_lut6_I0_O)        0.328    10.514 r  system_top_level_i/i2c_config_0/U0/data_r[18]_i_1/O
                         net (fo=15, routed)          0.662    11.177    system_top_level_i/i2c_config_0/U0/data_r[18]_i_1_n_0
    SLICE_X109Y50        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.684    26.426    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X109Y50        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[2]/C
                         clock pessimism              0.517    26.944    
                         clock uncertainty           -0.086    26.858    
    SLICE_X109Y50        FDCE (Setup_fdce_C_CE)      -0.205    26.653    system_top_level_i/i2c_config_0/U0/data_r_reg[2]
  -------------------------------------------------------------------
                         required time                         26.653    
                         arrival time                         -11.177    
  -------------------------------------------------------------------
                         slack                                 15.476    

Slack (MET) :             15.476ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/U0/data_r_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 1.310ns (31.443%)  route 2.856ns (68.557%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.426ns = ( 26.426 - 20.000 ) 
    Source Clock Delay      (SCD):    7.011ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.865     7.011    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X110Y53        FDCE                                         r  system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y53        FDCE (Prop_fdce_C_Q)         0.456     7.467 r  system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[0]/Q
                         net (fo=11, routed)          0.870     8.337    system_top_level_i/i2c_config_0/U0/clk_divider_r_reg_n_0_[0]_5
    SLICE_X108Y53        LUT4 (Prop_lut4_I1_O)        0.152     8.489 r  system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.699     9.187    system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X108Y53        LUT5 (Prop_lut5_I0_O)        0.374     9.561 r  system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.625    10.186    system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X111Y52        LUT6 (Prop_lut6_I0_O)        0.328    10.514 r  system_top_level_i/i2c_config_0/U0/data_r[18]_i_1/O
                         net (fo=15, routed)          0.662    11.177    system_top_level_i/i2c_config_0/U0/data_r[18]_i_1_n_0
    SLICE_X109Y50        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.684    26.426    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X109Y50        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[3]/C
                         clock pessimism              0.517    26.944    
                         clock uncertainty           -0.086    26.858    
    SLICE_X109Y50        FDCE (Setup_fdce_C_CE)      -0.205    26.653    system_top_level_i/i2c_config_0/U0/data_r_reg[3]
  -------------------------------------------------------------------
                         required time                         26.653    
                         arrival time                         -11.177    
  -------------------------------------------------------------------
                         slack                                 15.476    

Slack (MET) :             15.476ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/U0/data_r_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 1.310ns (31.443%)  route 2.856ns (68.557%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.426ns = ( 26.426 - 20.000 ) 
    Source Clock Delay      (SCD):    7.011ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.865     7.011    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X110Y53        FDCE                                         r  system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y53        FDCE (Prop_fdce_C_Q)         0.456     7.467 r  system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[0]/Q
                         net (fo=11, routed)          0.870     8.337    system_top_level_i/i2c_config_0/U0/clk_divider_r_reg_n_0_[0]_5
    SLICE_X108Y53        LUT4 (Prop_lut4_I1_O)        0.152     8.489 r  system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.699     9.187    system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X108Y53        LUT5 (Prop_lut5_I0_O)        0.374     9.561 r  system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.625    10.186    system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X111Y52        LUT6 (Prop_lut6_I0_O)        0.328    10.514 r  system_top_level_i/i2c_config_0/U0/data_r[18]_i_1/O
                         net (fo=15, routed)          0.662    11.177    system_top_level_i/i2c_config_0/U0/data_r[18]_i_1_n_0
    SLICE_X109Y50        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.684    26.426    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X109Y50        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[7]/C
                         clock pessimism              0.517    26.944    
                         clock uncertainty           -0.086    26.858    
    SLICE_X109Y50        FDCE (Setup_fdce_C_CE)      -0.205    26.653    system_top_level_i/i2c_config_0/U0/data_r_reg[7]
  -------------------------------------------------------------------
                         required time                         26.653    
                         arrival time                         -11.177    
  -------------------------------------------------------------------
                         slack                                 15.476    

Slack (MET) :             15.531ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/U0/data_r_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.115ns  (logic 1.310ns (31.831%)  route 2.805ns (68.169%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.429ns = ( 26.429 - 20.000 ) 
    Source Clock Delay      (SCD):    7.009ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.863     7.009    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X107Y54        FDCE                                         r  system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y54        FDCE (Prop_fdce_C_Q)         0.456     7.465 f  system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[8]/Q
                         net (fo=5, routed)           0.836     8.301    system_top_level_i/i2c_config_0/U0/clk_divider_r_reg_n_0_[8]_14
    SLICE_X108Y53        LUT4 (Prop_lut4_I0_O)        0.152     8.453 r  system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.699     9.152    system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X108Y53        LUT5 (Prop_lut5_I0_O)        0.374     9.526 r  system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.625    10.151    system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X111Y52        LUT6 (Prop_lut6_I0_O)        0.328    10.479 r  system_top_level_i/i2c_config_0/U0/data_r[18]_i_1/O
                         net (fo=15, routed)          0.645    11.124    system_top_level_i/i2c_config_0/U0/data_r[18]_i_1_n_0
    SLICE_X111Y50        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.687    26.429    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X111Y50        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[11]/C
                         clock pessimism              0.517    26.947    
                         clock uncertainty           -0.086    26.861    
    SLICE_X111Y50        FDCE (Setup_fdce_C_CE)      -0.205    26.656    system_top_level_i/i2c_config_0/U0/data_r_reg[11]
  -------------------------------------------------------------------
                         required time                         26.656    
                         arrival time                         -11.124    
  -------------------------------------------------------------------
                         slack                                 15.531    

Slack (MET) :             15.620ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/U0/data_r_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 1.310ns (32.282%)  route 2.748ns (67.718%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.426ns = ( 26.426 - 20.000 ) 
    Source Clock Delay      (SCD):    7.011ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.865     7.011    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X110Y53        FDCE                                         r  system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y53        FDCE (Prop_fdce_C_Q)         0.456     7.467 r  system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[0]/Q
                         net (fo=11, routed)          0.870     8.337    system_top_level_i/i2c_config_0/U0/clk_divider_r_reg_n_0_[0]_5
    SLICE_X108Y53        LUT4 (Prop_lut4_I1_O)        0.152     8.489 r  system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.699     9.187    system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X108Y53        LUT5 (Prop_lut5_I0_O)        0.374     9.561 r  system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.625    10.186    system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X111Y52        LUT6 (Prop_lut6_I0_O)        0.328    10.514 r  system_top_level_i/i2c_config_0/U0/data_r[18]_i_1/O
                         net (fo=15, routed)          0.554    11.069    system_top_level_i/i2c_config_0/U0/data_r[18]_i_1_n_0
    SLICE_X108Y51        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.684    26.426    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X108Y51        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[12]/C
                         clock pessimism              0.517    26.944    
                         clock uncertainty           -0.086    26.858    
    SLICE_X108Y51        FDCE (Setup_fdce_C_CE)      -0.169    26.689    system_top_level_i/i2c_config_0/U0/data_r_reg[12]
  -------------------------------------------------------------------
                         required time                         26.689    
                         arrival time                         -11.069    
  -------------------------------------------------------------------
                         slack                                 15.620    

Slack (MET) :             15.620ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/U0/data_r_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 1.310ns (32.282%)  route 2.748ns (67.718%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.426ns = ( 26.426 - 20.000 ) 
    Source Clock Delay      (SCD):    7.011ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.865     7.011    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X110Y53        FDCE                                         r  system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y53        FDCE (Prop_fdce_C_Q)         0.456     7.467 r  system_top_level_i/i2c_config_0/U0/clk_divider_r_reg[0]/Q
                         net (fo=11, routed)          0.870     8.337    system_top_level_i/i2c_config_0/U0/clk_divider_r_reg_n_0_[0]_5
    SLICE_X108Y53        LUT4 (Prop_lut4_I1_O)        0.152     8.489 r  system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.699     9.187    system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X108Y53        LUT5 (Prop_lut5_I0_O)        0.374     9.561 r  system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.625    10.186    system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X111Y52        LUT6 (Prop_lut6_I0_O)        0.328    10.514 r  system_top_level_i/i2c_config_0/U0/data_r[18]_i_1/O
                         net (fo=15, routed)          0.554    11.069    system_top_level_i/i2c_config_0/U0/data_r[18]_i_1_n_0
    SLICE_X108Y51        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.684    26.426    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X108Y51        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[13]/C
                         clock pessimism              0.517    26.944    
                         clock uncertainty           -0.086    26.858    
    SLICE_X108Y51        FDCE (Setup_fdce_C_CE)      -0.169    26.689    system_top_level_i/i2c_config_0/U0/data_r_reg[13]
  -------------------------------------------------------------------
                         required time                         26.689    
                         arrival time                         -11.069    
  -------------------------------------------------------------------
                         slack                                 15.620    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.424     1.133    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020     1.153 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.270     1.423    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0_en_clk
    SLICE_X48Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.141     1.564 r  system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.065     1.629    system_top_level_i/clk_wiz_0/inst/seq_reg1[0]
    SLICE_X48Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.470     1.410    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043     1.453 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.495     1.948    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0_en_clk
    SLICE_X48Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
                         clock pessimism             -0.525     1.423    
                         clock uncertainty            0.086     1.509    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.075     1.584    system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 system_top_level_i/i2c_config_0/U0/rom_data_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/U0/data_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.533%)  route 0.113ns (44.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    2.082ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.636     2.082    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X109Y51        FDRE                                         r  system_top_level_i/i2c_config_0/U0/rom_data_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y51        FDRE (Prop_fdre_C_Q)         0.141     2.223 r  system_top_level_i/i2c_config_0/U0/rom_data_r_reg[4]/Q
                         net (fo=1, routed)           0.113     2.336    system_top_level_i/i2c_config_0/U0/rom_data_r_reg_n_0_[4]_40
    SLICE_X110Y51        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.909     2.646    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X110Y51        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[4]/C
                         clock pessimism             -0.525     2.121    
                         clock uncertainty            0.086     2.207    
    SLICE_X110Y51        FDCE (Hold_fdce_C_D)         0.066     2.273    system_top_level_i/i2c_config_0/U0/data_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.273    
                         arrival time                           2.336    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 system_top_level_i/i2c_config_0/U0/rom_data_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/U0/data_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.313%)  route 0.119ns (45.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    2.083ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.637     2.083    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X110Y50        FDRE                                         r  system_top_level_i/i2c_config_0/U0/rom_data_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y50        FDRE (Prop_fdre_C_Q)         0.141     2.224 r  system_top_level_i/i2c_config_0/U0/rom_data_r_reg[2]/Q
                         net (fo=1, routed)           0.119     2.343    system_top_level_i/i2c_config_0/U0/rom_data_r_reg_n_0_[2]_38
    SLICE_X109Y50        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.906     2.643    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X109Y50        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[2]/C
                         clock pessimism             -0.525     2.118    
                         clock uncertainty            0.086     2.204    
    SLICE_X109Y50        FDCE (Hold_fdce_C_D)         0.072     2.276    system_top_level_i/i2c_config_0/U0/data_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.276    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 system_top_level_i/i2c_config_0/U0/rom_data_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/U0/data_r_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.352%)  route 0.059ns (31.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    2.082ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.636     2.082    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X109Y51        FDRE                                         r  system_top_level_i/i2c_config_0/U0/rom_data_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y51        FDRE (Prop_fdre_C_Q)         0.128     2.210 r  system_top_level_i/i2c_config_0/U0/rom_data_r_reg[8]/Q
                         net (fo=1, routed)           0.059     2.269    system_top_level_i/i2c_config_0/U0/rom_data_r_reg_n_0_[8]_43
    SLICE_X108Y51        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.906     2.643    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X108Y51        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[8]/C
                         clock pessimism             -0.548     2.095    
                         clock uncertainty            0.086     2.181    
    SLICE_X108Y51        FDCE (Hold_fdce_C_D)         0.010     2.191    system_top_level_i/i2c_config_0/U0/data_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.191    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 system_top_level_i/i2c_config_0/U0/rom_data_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/U0/data_r_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    2.082ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.636     2.082    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X109Y51        FDRE                                         r  system_top_level_i/i2c_config_0/U0/rom_data_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y51        FDRE (Prop_fdre_C_Q)         0.141     2.223 r  system_top_level_i/i2c_config_0/U0/rom_data_r_reg[12]/Q
                         net (fo=1, routed)           0.116     2.339    system_top_level_i/i2c_config_0/U0/rom_data_r_reg_n_0_[12]_34
    SLICE_X108Y51        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.906     2.643    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X108Y51        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[12]/C
                         clock pessimism             -0.548     2.095    
                         clock uncertainty            0.086     2.181    
    SLICE_X108Y51        FDCE (Hold_fdce_C_D)         0.059     2.240    system_top_level_i/i2c_config_0/U0/data_r_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.240    
                         arrival time                           2.339    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 system_top_level_i/i2c_config_0/U0/rom_data_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/U0/data_r_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.815%)  route 0.107ns (43.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    2.082ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.636     2.082    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X109Y51        FDRE                                         r  system_top_level_i/i2c_config_0/U0/rom_data_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y51        FDRE (Prop_fdre_C_Q)         0.141     2.223 r  system_top_level_i/i2c_config_0/U0/rom_data_r_reg[14]/Q
                         net (fo=1, routed)           0.107     2.330    system_top_level_i/i2c_config_0/U0/rom_data_r_reg_n_0_[14]_36
    SLICE_X109Y50        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.906     2.643    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X109Y50        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[14]/C
                         clock pessimism             -0.545     2.098    
                         clock uncertainty            0.086     2.184    
    SLICE_X109Y50        FDCE (Hold_fdce_C_D)         0.047     2.231    system_top_level_i/i2c_config_0/U0/data_r_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.231    
                         arrival time                           2.330    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.128ns (66.266%)  route 0.065ns (33.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.424     1.133    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020     1.153 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.270     1.423    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0_en_clk
    SLICE_X48Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.128     1.551 r  system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.065     1.616    system_top_level_i/clk_wiz_0/inst/seq_reg1[6]
    SLICE_X48Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.470     1.410    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043     1.453 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.495     1.948    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0_en_clk
    SLICE_X48Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[7]/C
                         clock pessimism             -0.525     1.423    
                         clock uncertainty            0.086     1.509    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)        -0.006     1.503    system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.616    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 system_top_level_i/i2c_config_0/U0/param_counter_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/U0/rom_data_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.309%)  route 0.156ns (45.691%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    2.081ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.635     2.081    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X109Y53        FDCE                                         r  system_top_level_i/i2c_config_0/U0/param_counter_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y53        FDCE (Prop_fdce_C_Q)         0.141     2.222 r  system_top_level_i/i2c_config_0/U0/param_counter_r_reg[3]/Q
                         net (fo=16, routed)          0.156     2.379    system_top_level_i/i2c_config_0/U0/param_counter_r_reg[3]
    SLICE_X108Y52        LUT4 (Prop_lut4_I0_O)        0.045     2.424 r  system_top_level_i/i2c_config_0/U0/rom_data_r[7]_i_1/O
                         net (fo=1, routed)           0.000     2.424    system_top_level_i/i2c_config_0/U0/rom_data_r[7]
    SLICE_X108Y52        FDRE                                         r  system_top_level_i/i2c_config_0/U0/rom_data_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.906     2.643    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X108Y52        FDRE                                         r  system_top_level_i/i2c_config_0/U0/rom_data_r_reg[7]/C
                         clock pessimism             -0.545     2.098    
                         clock uncertainty            0.086     2.184    
    SLICE_X108Y52        FDRE (Hold_fdre_C_D)         0.120     2.304    system_top_level_i/i2c_config_0/U0/rom_data_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.304    
                         arrival time                           2.424    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 system_top_level_i/i2c_config_0/U0/sclk_en_r_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/U0/sclk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.814%)  route 0.153ns (45.186%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    2.082ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.636     2.082    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X111Y53        FDPE                                         r  system_top_level_i/i2c_config_0/U0/sclk_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y53        FDPE (Prop_fdpe_C_Q)         0.141     2.223 r  system_top_level_i/i2c_config_0/U0/sclk_en_r_reg/Q
                         net (fo=2, routed)           0.153     2.377    system_top_level_i/i2c_config_0/U0/sclk_en_r_reg_n_0
    SLICE_X109Y52        LUT3 (Prop_lut3_I1_O)        0.045     2.422 r  system_top_level_i/i2c_config_0/U0/sclk_out_i_1/O
                         net (fo=1, routed)           0.000     2.422    system_top_level_i/i2c_config_0/U0/sclk_out0
    SLICE_X109Y52        FDCE                                         r  system_top_level_i/i2c_config_0/U0/sclk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.906     2.643    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X109Y52        FDCE                                         r  system_top_level_i/i2c_config_0/U0/sclk_out_reg/C
                         clock pessimism             -0.525     2.118    
                         clock uncertainty            0.086     2.204    
    SLICE_X109Y52        FDCE (Hold_fdce_C_D)         0.092     2.296    system_top_level_i/i2c_config_0/U0/sclk_out_reg
  -------------------------------------------------------------------
                         required time                         -2.296    
                         arrival time                           2.422    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 system_top_level_i/i2c_config_0/U0/rom_data_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/U0/data_r_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.128ns (51.354%)  route 0.121ns (48.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    2.083ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.637     2.083    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X110Y50        FDRE                                         r  system_top_level_i/i2c_config_0/U0/rom_data_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y50        FDRE (Prop_fdre_C_Q)         0.128     2.211 r  system_top_level_i/i2c_config_0/U0/rom_data_r_reg[10]/Q
                         net (fo=1, routed)           0.121     2.332    system_top_level_i/i2c_config_0/U0/rom_data_r_reg_n_0_[10]_32
    SLICE_X110Y51        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.909     2.646    system_top_level_i/i2c_config_0/U0/clk
    SLICE_X110Y51        FDCE                                         r  system_top_level_i/i2c_config_0/U0/data_r_reg[10]/C
                         clock pessimism             -0.547     2.099    
                         clock uncertainty            0.086     2.185    
    SLICE_X110Y51        FDCE (Hold_fdce_C_D)         0.017     2.202    system_top_level_i/i2c_config_0/U0/data_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.202    
                         arrival time                           2.332    
  -------------------------------------------------------------------
                         slack                                  0.130    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_system_top_level_clk_wiz_0_0
  To Clock:  clk_out2_system_top_level_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       76.180ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             76.180ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.659ns  (logic 1.292ns (27.729%)  route 3.367ns (72.271%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.397ns = ( 87.776 - 81.379 ) 
    Source Clock Delay      (SCD):    6.976ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.830     6.976    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X2Y33          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDCE (Prop_fdce_C_Q)         0.478     7.454 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/Q
                         net (fo=5, routed)           0.886     8.339    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.329     8.668 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r[6]_i_2/O
                         net (fo=2, routed)           0.579     9.247    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r[6]_i_2_n_0
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.332     9.579 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3/O
                         net (fo=12, routed)          1.083    10.662    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3_n_0
    SLICE_X0Y37          LUT5 (Prop_lut5_I4_O)        0.153    10.815 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[4]_i_1/O
                         net (fo=5, routed)           0.820    11.635    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[4]_i_1_n_0
    SLICE_X1Y36          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.654    87.776    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X1Y36          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[4]/C
                         clock pessimism              0.557    88.333    
                         clock uncertainty           -0.106    88.227    
    SLICE_X1Y36          FDCE (Setup_fdce_C_CE)      -0.412    87.815    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[4]
  -------------------------------------------------------------------
                         required time                         87.815    
                         arrival time                         -11.635    
  -------------------------------------------------------------------
                         slack                                 76.180    

Slack (MET) :             76.322ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.519ns  (logic 1.292ns (28.593%)  route 3.227ns (71.407%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.398ns = ( 87.777 - 81.379 ) 
    Source Clock Delay      (SCD):    6.976ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.830     6.976    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X2Y33          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDCE (Prop_fdce_C_Q)         0.478     7.454 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/Q
                         net (fo=5, routed)           0.886     8.339    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.329     8.668 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r[6]_i_2/O
                         net (fo=2, routed)           0.579     9.247    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r[6]_i_2_n_0
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.332     9.579 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3/O
                         net (fo=12, routed)          1.083    10.662    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3_n_0
    SLICE_X0Y37          LUT5 (Prop_lut5_I4_O)        0.153    10.815 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[4]_i_1/O
                         net (fo=5, routed)           0.679    11.494    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[4]_i_1_n_0
    SLICE_X1Y37          FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.655    87.777    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X1Y37          FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[0]/C
                         clock pessimism              0.557    88.334    
                         clock uncertainty           -0.106    88.228    
    SLICE_X1Y37          FDPE (Setup_fdpe_C_CE)      -0.412    87.816    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[0]
  -------------------------------------------------------------------
                         required time                         87.816    
                         arrival time                         -11.494    
  -------------------------------------------------------------------
                         slack                                 76.322    

Slack (MET) :             76.322ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.519ns  (logic 1.292ns (28.593%)  route 3.227ns (71.407%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.398ns = ( 87.777 - 81.379 ) 
    Source Clock Delay      (SCD):    6.976ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.830     6.976    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X2Y33          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDCE (Prop_fdce_C_Q)         0.478     7.454 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/Q
                         net (fo=5, routed)           0.886     8.339    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.329     8.668 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r[6]_i_2/O
                         net (fo=2, routed)           0.579     9.247    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r[6]_i_2_n_0
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.332     9.579 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3/O
                         net (fo=12, routed)          1.083    10.662    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3_n_0
    SLICE_X0Y37          LUT5 (Prop_lut5_I4_O)        0.153    10.815 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[4]_i_1/O
                         net (fo=5, routed)           0.679    11.494    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[4]_i_1_n_0
    SLICE_X1Y37          FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.655    87.777    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X1Y37          FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[1]/C
                         clock pessimism              0.557    88.334    
                         clock uncertainty           -0.106    88.228    
    SLICE_X1Y37          FDPE (Setup_fdpe_C_CE)      -0.412    87.816    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[1]
  -------------------------------------------------------------------
                         required time                         87.816    
                         arrival time                         -11.494    
  -------------------------------------------------------------------
                         slack                                 76.322    

Slack (MET) :             76.322ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[2]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.519ns  (logic 1.292ns (28.593%)  route 3.227ns (71.407%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.398ns = ( 87.777 - 81.379 ) 
    Source Clock Delay      (SCD):    6.976ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.830     6.976    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X2Y33          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDCE (Prop_fdce_C_Q)         0.478     7.454 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/Q
                         net (fo=5, routed)           0.886     8.339    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.329     8.668 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r[6]_i_2/O
                         net (fo=2, routed)           0.579     9.247    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r[6]_i_2_n_0
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.332     9.579 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3/O
                         net (fo=12, routed)          1.083    10.662    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3_n_0
    SLICE_X0Y37          LUT5 (Prop_lut5_I4_O)        0.153    10.815 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[4]_i_1/O
                         net (fo=5, routed)           0.679    11.494    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[4]_i_1_n_0
    SLICE_X1Y37          FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.655    87.777    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X1Y37          FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[2]/C
                         clock pessimism              0.557    88.334    
                         clock uncertainty           -0.106    88.228    
    SLICE_X1Y37          FDPE (Setup_fdpe_C_CE)      -0.412    87.816    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[2]
  -------------------------------------------------------------------
                         required time                         87.816    
                         arrival time                         -11.494    
  -------------------------------------------------------------------
                         slack                                 76.322    

Slack (MET) :             76.322ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.519ns  (logic 1.292ns (28.593%)  route 3.227ns (71.407%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.398ns = ( 87.777 - 81.379 ) 
    Source Clock Delay      (SCD):    6.976ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.830     6.976    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X2Y33          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDCE (Prop_fdce_C_Q)         0.478     7.454 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/Q
                         net (fo=5, routed)           0.886     8.339    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.329     8.668 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r[6]_i_2/O
                         net (fo=2, routed)           0.579     9.247    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r[6]_i_2_n_0
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.332     9.579 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3/O
                         net (fo=12, routed)          1.083    10.662    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3_n_0
    SLICE_X0Y37          LUT5 (Prop_lut5_I4_O)        0.153    10.815 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[4]_i_1/O
                         net (fo=5, routed)           0.679    11.494    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[4]_i_1_n_0
    SLICE_X1Y37          FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.655    87.777    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X1Y37          FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[3]/C
                         clock pessimism              0.557    88.334    
                         clock uncertainty           -0.106    88.228    
    SLICE_X1Y37          FDPE (Setup_fdpe_C_CE)      -0.412    87.816    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[3]
  -------------------------------------------------------------------
                         required time                         87.816    
                         arrival time                         -11.494    
  -------------------------------------------------------------------
                         slack                                 76.322    

Slack (MET) :             77.076ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.008ns  (logic 1.263ns (31.511%)  route 2.745ns (68.489%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.399ns = ( 87.778 - 81.379 ) 
    Source Clock Delay      (SCD):    6.976ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.830     6.976    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X2Y33          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDCE (Prop_fdce_C_Q)         0.478     7.454 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/Q
                         net (fo=5, routed)           0.886     8.339    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.329     8.668 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r[6]_i_2/O
                         net (fo=2, routed)           0.579     9.247    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r[6]_i_2_n_0
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.332     9.579 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3/O
                         net (fo=12, routed)          0.805    10.384    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3_n_0
    SLICE_X0Y37          LUT2 (Prop_lut2_I0_O)        0.124    10.508 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r[15]_i_1/O
                         net (fo=16, routed)          0.476    10.984    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/left_sample_r_0
    SLICE_X2Y38          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.656    87.778    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X2Y38          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[0]/C
                         clock pessimism              0.557    88.335    
                         clock uncertainty           -0.106    88.229    
    SLICE_X2Y38          FDCE (Setup_fdce_C_CE)      -0.169    88.060    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[0]
  -------------------------------------------------------------------
                         required time                         88.060    
                         arrival time                         -10.984    
  -------------------------------------------------------------------
                         slack                                 77.076    

Slack (MET) :             77.076ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.008ns  (logic 1.263ns (31.511%)  route 2.745ns (68.489%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.399ns = ( 87.778 - 81.379 ) 
    Source Clock Delay      (SCD):    6.976ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.830     6.976    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X2Y33          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDCE (Prop_fdce_C_Q)         0.478     7.454 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/Q
                         net (fo=5, routed)           0.886     8.339    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.329     8.668 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r[6]_i_2/O
                         net (fo=2, routed)           0.579     9.247    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r[6]_i_2_n_0
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.332     9.579 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3/O
                         net (fo=12, routed)          0.805    10.384    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3_n_0
    SLICE_X0Y37          LUT2 (Prop_lut2_I0_O)        0.124    10.508 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r[15]_i_1/O
                         net (fo=16, routed)          0.476    10.984    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/left_sample_r_0
    SLICE_X2Y38          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.656    87.778    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X2Y38          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[14]/C
                         clock pessimism              0.557    88.335    
                         clock uncertainty           -0.106    88.229    
    SLICE_X2Y38          FDCE (Setup_fdce_C_CE)      -0.169    88.060    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[14]
  -------------------------------------------------------------------
                         required time                         88.060    
                         arrival time                         -10.984    
  -------------------------------------------------------------------
                         slack                                 77.076    

Slack (MET) :             77.076ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.008ns  (logic 1.263ns (31.511%)  route 2.745ns (68.489%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.399ns = ( 87.778 - 81.379 ) 
    Source Clock Delay      (SCD):    6.976ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.830     6.976    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X2Y33          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDCE (Prop_fdce_C_Q)         0.478     7.454 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/Q
                         net (fo=5, routed)           0.886     8.339    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.329     8.668 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r[6]_i_2/O
                         net (fo=2, routed)           0.579     9.247    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r[6]_i_2_n_0
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.332     9.579 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3/O
                         net (fo=12, routed)          0.805    10.384    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3_n_0
    SLICE_X0Y37          LUT2 (Prop_lut2_I0_O)        0.124    10.508 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r[15]_i_1/O
                         net (fo=16, routed)          0.476    10.984    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/left_sample_r_0
    SLICE_X2Y38          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.656    87.778    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X2Y38          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[1]/C
                         clock pessimism              0.557    88.335    
                         clock uncertainty           -0.106    88.229    
    SLICE_X2Y38          FDCE (Setup_fdce_C_CE)      -0.169    88.060    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[1]
  -------------------------------------------------------------------
                         required time                         88.060    
                         arrival time                         -10.984    
  -------------------------------------------------------------------
                         slack                                 77.076    

Slack (MET) :             77.076ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.008ns  (logic 1.263ns (31.511%)  route 2.745ns (68.489%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.399ns = ( 87.778 - 81.379 ) 
    Source Clock Delay      (SCD):    6.976ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.830     6.976    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X2Y33          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDCE (Prop_fdce_C_Q)         0.478     7.454 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/Q
                         net (fo=5, routed)           0.886     8.339    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.329     8.668 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r[6]_i_2/O
                         net (fo=2, routed)           0.579     9.247    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r[6]_i_2_n_0
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.332     9.579 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3/O
                         net (fo=12, routed)          0.805    10.384    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3_n_0
    SLICE_X0Y37          LUT2 (Prop_lut2_I0_O)        0.124    10.508 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r[15]_i_1/O
                         net (fo=16, routed)          0.476    10.984    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/left_sample_r_0
    SLICE_X2Y38          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.656    87.778    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X2Y38          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[2]/C
                         clock pessimism              0.557    88.335    
                         clock uncertainty           -0.106    88.229    
    SLICE_X2Y38          FDCE (Setup_fdce_C_CE)      -0.169    88.060    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[2]
  -------------------------------------------------------------------
                         required time                         88.060    
                         arrival time                         -10.984    
  -------------------------------------------------------------------
                         slack                                 77.076    

Slack (MET) :             77.076ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.008ns  (logic 1.263ns (31.511%)  route 2.745ns (68.489%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.399ns = ( 87.778 - 81.379 ) 
    Source Clock Delay      (SCD):    6.976ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.830     6.976    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X2Y33          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDCE (Prop_fdce_C_Q)         0.478     7.454 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/Q
                         net (fo=5, routed)           0.886     8.339    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.329     8.668 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r[6]_i_2/O
                         net (fo=2, routed)           0.579     9.247    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r[6]_i_2_n_0
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.332     9.579 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3/O
                         net (fo=12, routed)          0.805    10.384    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3_n_0
    SLICE_X0Y37          LUT2 (Prop_lut2_I0_O)        0.124    10.508 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r[15]_i_1/O
                         net (fo=16, routed)          0.476    10.984    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/left_sample_r_0
    SLICE_X2Y38          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.656    87.778    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X2Y38          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[3]/C
                         clock pessimism              0.557    88.335    
                         clock uncertainty           -0.106    88.229    
    SLICE_X2Y38          FDCE (Setup_fdce_C_CE)      -0.169    88.060    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[3]
  -------------------------------------------------------------------
                         required time                         88.060    
                         arrival time                         -10.984    
  -------------------------------------------------------------------
                         slack                                 77.076    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/a_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.626ns
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.621     2.067    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/clk
    SLICE_X3Y34          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDCE (Prop_fdce_C_Q)         0.141     2.208 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/a_reg[0]/Q
                         net (fo=1, routed)           0.087     2.295    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[15]_1[0]
    SLICE_X2Y34          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.889     2.626    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/clk
    SLICE_X2Y34          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[0]/C
                         clock pessimism             -0.546     2.080    
                         clock uncertainty            0.106     2.186    
    SLICE_X2Y34          FDCE (Hold_fdce_C_D)         0.085     2.271    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.271    
                         arrival time                           2.295    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/a_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.252ns (79.495%)  route 0.065ns (20.505%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.628ns
    Source Clock Delay      (SCD):    2.068ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.622     2.068    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/clk
    SLICE_X3Y37          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/a_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.141     2.209 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/a_reg[14]/Q
                         net (fo=2, routed)           0.065     2.274    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[15]_1[14]
    SLICE_X2Y37          LUT2 (Prop_lut2_I0_O)        0.045     2.319 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a[15]_i_3/O
                         net (fo=1, routed)           0.000     2.319    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a[15]_i_3_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.385 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.385    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[15]_i_1_n_6
    SLICE_X2Y37          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.891     2.628    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/clk
    SLICE_X2Y37          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[14]/C
                         clock pessimism             -0.547     2.081    
                         clock uncertainty            0.106     2.187    
    SLICE_X2Y37          FDCE (Hold_fdce_C_D)         0.134     2.321    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.321    
                         arrival time                           2.385    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/a_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.252ns (79.495%)  route 0.065ns (20.505%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.626ns
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.621     2.067    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/clk
    SLICE_X3Y34          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/a_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDCE (Prop_fdce_C_Q)         0.141     2.208 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/a_reg[2]/Q
                         net (fo=2, routed)           0.065     2.273    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[15]_1[2]
    SLICE_X2Y34          LUT2 (Prop_lut2_I0_O)        0.045     2.318 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a[4]_i_4/O
                         net (fo=1, routed)           0.000     2.318    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a[4]_i_4_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.384 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.384    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[4]_i_1_n_6
    SLICE_X2Y34          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.889     2.626    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/clk
    SLICE_X2Y34          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[2]/C
                         clock pessimism             -0.546     2.080    
                         clock uncertainty            0.106     2.186    
    SLICE_X2Y34          FDCE (Hold_fdce_C_D)         0.134     2.320    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.320    
                         arrival time                           2.384    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/a_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.252ns (79.495%)  route 0.065ns (20.505%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.627ns
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.621     2.067    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/clk
    SLICE_X3Y36          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/a_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDCE (Prop_fdce_C_Q)         0.141     2.208 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/a_reg[10]/Q
                         net (fo=2, routed)           0.065     2.273    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[15]_1[10]
    SLICE_X2Y36          LUT2 (Prop_lut2_I0_O)        0.045     2.318 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a[12]_i_4/O
                         net (fo=1, routed)           0.000     2.318    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a[12]_i_4_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.384 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.384    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[12]_i_1_n_6
    SLICE_X2Y36          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.890     2.627    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/clk
    SLICE_X2Y36          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[10]/C
                         clock pessimism             -0.547     2.080    
                         clock uncertainty            0.106     2.186    
    SLICE_X2Y36          FDCE (Hold_fdce_C_D)         0.134     2.320    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.320    
                         arrival time                           2.384    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/a_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.252ns (79.495%)  route 0.065ns (20.505%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.627ns
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.621     2.067    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/clk
    SLICE_X3Y35          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/a_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.141     2.208 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/a_reg[6]/Q
                         net (fo=2, routed)           0.065     2.273    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[15]_1[6]
    SLICE_X2Y35          LUT2 (Prop_lut2_I0_O)        0.045     2.318 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a[8]_i_4/O
                         net (fo=1, routed)           0.000     2.318    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a[8]_i_4_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.384 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.384    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[8]_i_1_n_6
    SLICE_X2Y35          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.890     2.627    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/clk
    SLICE_X2Y35          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[6]/C
                         clock pessimism             -0.547     2.080    
                         clock uncertainty            0.106     2.186    
    SLICE_X2Y35          FDCE (Hold_fdce_C_D)         0.134     2.320    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.320    
                         arrival time                           2.384    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.424     1.133    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.020     1.153 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.270     1.423    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0_en_clk
    SLICE_X49Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDRE (Prop_fdre_C_Q)         0.128     1.551 r  system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.055     1.606    system_top_level_i/clk_wiz_0/inst/seq_reg2[6]
    SLICE_X49Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.470     1.410    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.043     1.453 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.495     1.948    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0_en_clk
    SLICE_X49Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[7]/C
                         clock pessimism             -0.525     1.423    
                         clock uncertainty            0.106     1.529    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)        -0.006     1.523    system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.606    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_wave_gen_2/current_value_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_2/a_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.501%)  route 0.123ns (46.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.626ns
    Source Clock Delay      (SCD):    2.068ns
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.622     2.068    system_top_level_i/synthesizer_0/U0/i_wave_gen_2/clk
    SLICE_X7Y37          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_wave_gen_2/current_value_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDCE (Prop_fdce_C_Q)         0.141     2.209 r  system_top_level_i/synthesizer_0/U0/i_wave_gen_2/current_value_r_reg[1]/Q
                         net (fo=4, routed)           0.123     2.332    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_2/D[0]
    SLICE_X4Y36          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_2/a_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.889     2.626    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_2/clk
    SLICE_X4Y36          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_2/a_reg[1]/C
                         clock pessimism             -0.544     2.082    
                         clock uncertainty            0.106     2.188    
    SLICE_X4Y36          FDCE (Hold_fdce_C_D)         0.060     2.248    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_2/a_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.248    
                         arrival time                           2.332    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/a_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.251ns (73.801%)  route 0.089ns (26.199%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.628ns
    Source Clock Delay      (SCD):    2.068ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.622     2.068    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/clk
    SLICE_X3Y37          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/a_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.141     2.209 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/a_reg[15]/Q
                         net (fo=1, routed)           0.089     2.298    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[15]_1[15]
    SLICE_X2Y37          LUT2 (Prop_lut2_I0_O)        0.045     2.343 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a[15]_i_2/O
                         net (fo=1, routed)           0.000     2.343    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a[15]_i_2_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.408 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.408    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[15]_i_1_n_5
    SLICE_X2Y37          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.891     2.628    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/clk
    SLICE_X2Y37          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[15]/C
                         clock pessimism             -0.547     2.081    
                         clock uncertainty            0.106     2.187    
    SLICE_X2Y37          FDCE (Hold_fdce_C_D)         0.134     2.321    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.321    
                         arrival time                           2.408    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/a_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.251ns (71.510%)  route 0.100ns (28.490%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.626ns
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.621     2.067    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/clk
    SLICE_X3Y34          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/a_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDCE (Prop_fdce_C_Q)         0.141     2.208 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/a_reg[3]/Q
                         net (fo=2, routed)           0.100     2.308    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[15]_1[3]
    SLICE_X2Y34          LUT2 (Prop_lut2_I0_O)        0.045     2.353 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a[4]_i_3/O
                         net (fo=1, routed)           0.000     2.353    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a[4]_i_3_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.418 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.418    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[4]_i_1_n_5
    SLICE_X2Y34          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.889     2.626    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/clk
    SLICE_X2Y34          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[3]/C
                         clock pessimism             -0.546     2.080    
                         clock uncertainty            0.106     2.186    
    SLICE_X2Y34          FDCE (Hold_fdce_C_D)         0.134     2.320    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.320    
                         arrival time                           2.418    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/a_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.251ns (71.510%)  route 0.100ns (28.490%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.627ns
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.621     2.067    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/clk
    SLICE_X3Y36          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/a_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDCE (Prop_fdce_C_Q)         0.141     2.208 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_1/a_reg[11]/Q
                         net (fo=2, routed)           0.100     2.308    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[15]_1[11]
    SLICE_X2Y36          LUT2 (Prop_lut2_I0_O)        0.045     2.353 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a[12]_i_3/O
                         net (fo=1, routed)           0.000     2.353    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a[12]_i_3_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.418 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.418    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[12]_i_1_n_5
    SLICE_X2Y36          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.890     2.627    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/clk
    SLICE_X2Y36          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[11]/C
                         clock pessimism             -0.547     2.080    
                         clock uncertainty            0.106     2.186    
    SLICE_X2Y36          FDCE (Hold_fdce_C_D)         0.134     2.320    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/a_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.320    
                         arrival time                           2.418    
  -------------------------------------------------------------------
                         slack                                  0.098    





