Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\Administrator\Downloads\Polito\DE\Lab05\qsys_tutorial\nios_system.qsys --block-symbol-file --output-directory=C:\Users\Administrator\Downloads\Polito\DE\Lab05\qsys_tutorial\nios_system --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading qsys_tutorial/nios_system.qsys
Progress: Reading input file
Progress: Adding Hex1 [altera_avalon_pio 16.1]
Progress: Parameterizing module Hex1
Progress: Adding Hex2 [altera_avalon_pio 16.1]
Progress: Parameterizing module Hex2
Progress: Adding Hex3 [altera_avalon_pio 16.1]
Progress: Parameterizing module Hex3
Progress: Adding Hex4 [altera_avalon_pio 16.1]
Progress: Parameterizing module Hex4
Progress: Adding Hex5 [altera_avalon_pio 16.1]
Progress: Parameterizing module Hex5
Progress: Adding Hex6 [altera_avalon_pio 16.1]
Progress: Parameterizing module Hex6
Progress: Adding KEYs [altera_avalon_pio 16.1]
Progress: Parameterizing module KEYs
Progress: Adding LEDs [altera_avalon_pio 16.1]
Progress: Parameterizing module LEDs
Progress: Adding clocks [altera_up_avalon_sys_sdram_pll 16.1]
Progress: Parameterizing module clocks
Progress: Adding jtag_uart [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module jtag_uart
Progress: Adding nios2_processor [altera_nios2_qsys 16.1]
Progress: Parameterizing module nios2_processor
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module onchip_memory
Progress: Adding performance_counter_0 [altera_avalon_performance_counter 16.1]
Progress: Parameterizing module performance_counter_0
Progress: Adding sdram [altera_avalon_new_sdram_controller 16.1]
Progress: Parameterizing module sdram
Progress: Adding switches [altera_avalon_pio 16.1]
Progress: Parameterizing module switches
Progress: Adding timer_0 [altera_avalon_timer 16.1]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_system.KEYs: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: nios_system.nios2_processor: Nios II Classic cores are no longer recommended for new projects
Info: nios_system.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: nios_system.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Administrator\Downloads\Polito\DE\Lab05\qsys_tutorial\nios_system.qsys --synthesis=VERILOG --output-directory=C:\Users\Administrator\Downloads\Polito\DE\Lab05\qsys_tutorial\nios_system\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading qsys_tutorial/nios_system.qsys
Progress: Reading input file
Progress: Adding Hex1 [altera_avalon_pio 16.1]
Progress: Parameterizing module Hex1
Progress: Adding Hex2 [altera_avalon_pio 16.1]
Progress: Parameterizing module Hex2
Progress: Adding Hex3 [altera_avalon_pio 16.1]
Progress: Parameterizing module Hex3
Progress: Adding Hex4 [altera_avalon_pio 16.1]
Progress: Parameterizing module Hex4
Progress: Adding Hex5 [altera_avalon_pio 16.1]
Progress: Parameterizing module Hex5
Progress: Adding Hex6 [altera_avalon_pio 16.1]
Progress: Parameterizing module Hex6
Progress: Adding KEYs [altera_avalon_pio 16.1]
Progress: Parameterizing module KEYs
Progress: Adding LEDs [altera_avalon_pio 16.1]
Progress: Parameterizing module LEDs
Progress: Adding clocks [altera_up_avalon_sys_sdram_pll 16.1]
Progress: Parameterizing module clocks
Progress: Adding jtag_uart [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module jtag_uart
Progress: Adding nios2_processor [altera_nios2_qsys 16.1]
Progress: Parameterizing module nios2_processor
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module onchip_memory
Progress: Adding performance_counter_0 [altera_avalon_performance_counter 16.1]
Progress: Parameterizing module performance_counter_0
Progress: Adding sdram [altera_avalon_new_sdram_controller 16.1]
Progress: Parameterizing module sdram
Progress: Adding switches [altera_avalon_pio 16.1]
Progress: Parameterizing module switches
Progress: Adding timer_0 [altera_avalon_timer 16.1]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_system.KEYs: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: nios_system.nios2_processor: Nios II Classic cores are no longer recommended for new projects
Info: nios_system.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: nios_system.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system: Generating nios_system "nios_system" for QUARTUS_SYNTH
Info: Hex1: Starting RTL generation for module 'nios_system_Hex1'
Info: Hex1:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_Hex1 --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt9706_4046989065265092665.dir/0037_Hex1_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt9706_4046989065265092665.dir/0037_Hex1_gen//nios_system_Hex1_component_configuration.pl  --do_build_sim=0  ]
Info: Hex1: Done RTL generation for module 'nios_system_Hex1'
Info: Hex1: "nios_system" instantiated altera_avalon_pio "Hex1"
Info: KEYs: Starting RTL generation for module 'nios_system_KEYs'
Info: KEYs:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_KEYs --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt9706_4046989065265092665.dir/0038_KEYs_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt9706_4046989065265092665.dir/0038_KEYs_gen//nios_system_KEYs_component_configuration.pl  --do_build_sim=0  ]
Info: KEYs: Done RTL generation for module 'nios_system_KEYs'
Info: KEYs: "nios_system" instantiated altera_avalon_pio "KEYs"
Info: LEDs: Starting RTL generation for module 'nios_system_LEDs'
Info: LEDs:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_LEDs --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt9706_4046989065265092665.dir/0039_LEDs_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt9706_4046989065265092665.dir/0039_LEDs_gen//nios_system_LEDs_component_configuration.pl  --do_build_sim=0  ]
Info: LEDs: Done RTL generation for module 'nios_system_LEDs'
Info: LEDs: "nios_system" instantiated altera_avalon_pio "LEDs"
Info: clocks: "nios_system" instantiated altera_up_avalon_sys_sdram_pll "clocks"
Info: jtag_uart: Starting RTL generation for module 'nios_system_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_system_jtag_uart --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt9706_4046989065265092665.dir/0040_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt9706_4046989065265092665.dir/0040_jtag_uart_gen//nios_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'nios_system_jtag_uart'
Info: jtag_uart: "nios_system" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: nios2_processor: Starting RTL generation for module 'nios_system_nios2_processor'
Info: nios2_processor:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/eperlcmd.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios_system_nios2_processor --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt9706_4046989065265092665.dir/0041_nios2_processor_gen/ --quartus_bindir=C:/intelfpga_lite/16.1/quartus/bin64 --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt9706_4046989065265092665.dir/0041_nios2_processor_gen//nios_system_nios2_processor_processor_configuration.pl  --do_build_sim=0  ]
Info: nios2_processor: # 2023.12.15 16:30:35 (*) Starting Nios II generation
Info: nios2_processor: # 2023.12.15 16:30:35 (*)   Checking for plaintext license.
Info: nios2_processor: # 2023.12.15 16:30:35 (*)   Couldn't query license setup in Quartus directory C:/intelfpga_lite/16.1/quartus/bin64
Info: nios2_processor: # 2023.12.15 16:30:35 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_processor: # 2023.12.15 16:30:35 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_processor: # 2023.12.15 16:30:35 (*)   Plaintext license not found.
Info: nios2_processor: # 2023.12.15 16:30:35 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_processor: # 2023.12.15 16:30:35 (*)   Elaborating CPU configuration settings
Info: nios2_processor: # 2023.12.15 16:30:36 (*)   Creating all objects for CPU
Info: nios2_processor: # 2023.12.15 16:30:37 (*)   Generating RTL from CPU objects
Info: nios2_processor: # 2023.12.15 16:30:37 (*)   Creating plain-text RTL
Info: nios2_processor: # 2023.12.15 16:30:39 (*) Done Nios II generation
Info: nios2_processor: Done RTL generation for module 'nios_system_nios2_processor'
Info: nios2_processor: "nios_system" instantiated altera_nios2_qsys "nios2_processor"
Info: onchip_memory: Starting RTL generation for module 'nios_system_onchip_memory'
Info: onchip_memory:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_system_onchip_memory --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt9706_4046989065265092665.dir/0042_onchip_memory_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt9706_4046989065265092665.dir/0042_onchip_memory_gen//nios_system_onchip_memory_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory: Done RTL generation for module 'nios_system_onchip_memory'
Info: onchip_memory: "nios_system" instantiated altera_avalon_onchip_memory2 "onchip_memory"
Info: performance_counter_0: Starting RTL generation for module 'nios_system_performance_counter_0'
Info: performance_counter_0:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter/generate_rtl.pl --name=nios_system_performance_counter_0 --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt9706_4046989065265092665.dir/0043_performance_counter_0_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt9706_4046989065265092665.dir/0043_performance_counter_0_gen//nios_system_performance_counter_0_component_configuration.pl  --do_build_sim=0  ]
Info: performance_counter_0: Done RTL generation for module 'nios_system_performance_counter_0'
Info: performance_counter_0: "nios_system" instantiated altera_avalon_performance_counter "performance_counter_0"
Info: sdram: Starting RTL generation for module 'nios_system_sdram'
Info: sdram:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=nios_system_sdram --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt9706_4046989065265092665.dir/0044_sdram_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt9706_4046989065265092665.dir/0044_sdram_gen//nios_system_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'nios_system_sdram'
Info: sdram: "nios_system" instantiated altera_avalon_new_sdram_controller "sdram"
Info: switches: Starting RTL generation for module 'nios_system_switches'
Info: switches:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_switches --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt9706_4046989065265092665.dir/0045_switches_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt9706_4046989065265092665.dir/0045_switches_gen//nios_system_switches_component_configuration.pl  --do_build_sim=0  ]
Info: switches: Done RTL generation for module 'nios_system_switches'
Info: switches: "nios_system" instantiated altera_avalon_pio "switches"
Info: timer_0: Starting RTL generation for module 'nios_system_timer_0'
Info: timer_0:   Generation command is [exec C:/intelFPGA_lite/16.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/16.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=nios_system_timer_0 --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt9706_4046989065265092665.dir/0046_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt9706_4046989065265092665.dir/0046_timer_0_gen//nios_system_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'nios_system_timer_0'
Info: timer_0: "nios_system" instantiated altera_avalon_timer "timer_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "nios_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "nios_system" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "nios_system" instantiated altera_reset_controller "rst_controller"
Info: sys_pll: "clocks" instantiated altera_pll "sys_pll"
Info: reset_from_locked: "clocks" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: nios2_processor_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_processor_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: nios2_processor_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_processor_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_012: "mm_interconnect_0" instantiated altera_merlin_router "router_012"
Info: sdram_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_s1_burst_adapter"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file C:/Users/Administrator/Downloads/Polito/DE/Lab05/qsys_tutorial/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Administrator/Downloads/Polito/DE/Lab05/qsys_tutorial/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/Administrator/Downloads/Polito/DE/Lab05/qsys_tutorial/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: sdram_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sdram_s1_rsp_width_adapter"
Info: Reusing file C:/Users/Administrator/Downloads/Polito/DE/Lab05/qsys_tutorial/nios_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/Administrator/Downloads/Polito/DE/Lab05/qsys_tutorial/nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_010: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_010"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_010" instantiated error_adapter "error_adapter_0"
Info: nios_system: Done "nios_system" with 41 modules, 65 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
