Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0917254c695c4cb5998f17b74e73445e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot oled_buff_test_behav xil_defaultlib.oled_buff_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port hold [C:/Users/wx/Desktop/SoundDisplay/SoundDisplay.srcs/sim_1/new/oled_buff_test.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.btn_debouncer
Compiling module xil_defaultlib.oled_buff_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot oled_buff_test_behav
