
Basic_Frame_TypeC_2023.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00014ec8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000f10  08015058  08015058  00025058  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08015f68  08015f68  000304d8  2**0
                  CONTENTS
  4 .ARM          00000008  08015f68  08015f68  00025f68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08015f70  08015f70  000304d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08015f70  08015f70  00025f70  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08015f74  08015f74  00025f74  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000004d8  20000000  08015f78  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000304d8  2**0
                  CONTENTS
 10 .bss          0000d884  200004d8  200004d8  000304d8  2**3
                  ALLOC
 11 ._user_heap_stack 00000604  2000dd5c  2000dd5c  000304d8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000304d8  2**0
                  CONTENTS, READONLY
 13 .debug_info   00055e05  00000000  00000000  00030508  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000093f8  00000000  00000000  0008630d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000024e0  00000000  00000000  0008f708  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00002138  00000000  00000000  00091be8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002dfa8  00000000  00000000  00093d20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00036dee  00000000  00000000  000c1cc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e5922  00000000  00000000  000f8ab6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      000000c1  00000000  00000000  001de3d8  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000a4e0  00000000  00000000  001de49c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loc    0000018a  00000000  00000000  001e897c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200004d8 	.word	0x200004d8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08015040 	.word	0x08015040

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200004dc 	.word	0x200004dc
 80001cc:	08015040 	.word	0x08015040

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b96e 	b.w	8000f3c <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9d08      	ldr	r5, [sp, #32]
 8000c7e:	4604      	mov	r4, r0
 8000c80:	468c      	mov	ip, r1
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	f040 8083 	bne.w	8000d8e <__udivmoddi4+0x116>
 8000c88:	428a      	cmp	r2, r1
 8000c8a:	4617      	mov	r7, r2
 8000c8c:	d947      	bls.n	8000d1e <__udivmoddi4+0xa6>
 8000c8e:	fab2 f282 	clz	r2, r2
 8000c92:	b142      	cbz	r2, 8000ca6 <__udivmoddi4+0x2e>
 8000c94:	f1c2 0020 	rsb	r0, r2, #32
 8000c98:	fa24 f000 	lsr.w	r0, r4, r0
 8000c9c:	4091      	lsls	r1, r2
 8000c9e:	4097      	lsls	r7, r2
 8000ca0:	ea40 0c01 	orr.w	ip, r0, r1
 8000ca4:	4094      	lsls	r4, r2
 8000ca6:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000caa:	0c23      	lsrs	r3, r4, #16
 8000cac:	fbbc f6f8 	udiv	r6, ip, r8
 8000cb0:	fa1f fe87 	uxth.w	lr, r7
 8000cb4:	fb08 c116 	mls	r1, r8, r6, ip
 8000cb8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cbc:	fb06 f10e 	mul.w	r1, r6, lr
 8000cc0:	4299      	cmp	r1, r3
 8000cc2:	d909      	bls.n	8000cd8 <__udivmoddi4+0x60>
 8000cc4:	18fb      	adds	r3, r7, r3
 8000cc6:	f106 30ff 	add.w	r0, r6, #4294967295
 8000cca:	f080 8119 	bcs.w	8000f00 <__udivmoddi4+0x288>
 8000cce:	4299      	cmp	r1, r3
 8000cd0:	f240 8116 	bls.w	8000f00 <__udivmoddi4+0x288>
 8000cd4:	3e02      	subs	r6, #2
 8000cd6:	443b      	add	r3, r7
 8000cd8:	1a5b      	subs	r3, r3, r1
 8000cda:	b2a4      	uxth	r4, r4
 8000cdc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ce0:	fb08 3310 	mls	r3, r8, r0, r3
 8000ce4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ce8:	fb00 fe0e 	mul.w	lr, r0, lr
 8000cec:	45a6      	cmp	lr, r4
 8000cee:	d909      	bls.n	8000d04 <__udivmoddi4+0x8c>
 8000cf0:	193c      	adds	r4, r7, r4
 8000cf2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cf6:	f080 8105 	bcs.w	8000f04 <__udivmoddi4+0x28c>
 8000cfa:	45a6      	cmp	lr, r4
 8000cfc:	f240 8102 	bls.w	8000f04 <__udivmoddi4+0x28c>
 8000d00:	3802      	subs	r0, #2
 8000d02:	443c      	add	r4, r7
 8000d04:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d08:	eba4 040e 	sub.w	r4, r4, lr
 8000d0c:	2600      	movs	r6, #0
 8000d0e:	b11d      	cbz	r5, 8000d18 <__udivmoddi4+0xa0>
 8000d10:	40d4      	lsrs	r4, r2
 8000d12:	2300      	movs	r3, #0
 8000d14:	e9c5 4300 	strd	r4, r3, [r5]
 8000d18:	4631      	mov	r1, r6
 8000d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d1e:	b902      	cbnz	r2, 8000d22 <__udivmoddi4+0xaa>
 8000d20:	deff      	udf	#255	; 0xff
 8000d22:	fab2 f282 	clz	r2, r2
 8000d26:	2a00      	cmp	r2, #0
 8000d28:	d150      	bne.n	8000dcc <__udivmoddi4+0x154>
 8000d2a:	1bcb      	subs	r3, r1, r7
 8000d2c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d30:	fa1f f887 	uxth.w	r8, r7
 8000d34:	2601      	movs	r6, #1
 8000d36:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d3a:	0c21      	lsrs	r1, r4, #16
 8000d3c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d40:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d44:	fb08 f30c 	mul.w	r3, r8, ip
 8000d48:	428b      	cmp	r3, r1
 8000d4a:	d907      	bls.n	8000d5c <__udivmoddi4+0xe4>
 8000d4c:	1879      	adds	r1, r7, r1
 8000d4e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d52:	d202      	bcs.n	8000d5a <__udivmoddi4+0xe2>
 8000d54:	428b      	cmp	r3, r1
 8000d56:	f200 80e9 	bhi.w	8000f2c <__udivmoddi4+0x2b4>
 8000d5a:	4684      	mov	ip, r0
 8000d5c:	1ac9      	subs	r1, r1, r3
 8000d5e:	b2a3      	uxth	r3, r4
 8000d60:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d64:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d68:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000d6c:	fb08 f800 	mul.w	r8, r8, r0
 8000d70:	45a0      	cmp	r8, r4
 8000d72:	d907      	bls.n	8000d84 <__udivmoddi4+0x10c>
 8000d74:	193c      	adds	r4, r7, r4
 8000d76:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d7a:	d202      	bcs.n	8000d82 <__udivmoddi4+0x10a>
 8000d7c:	45a0      	cmp	r8, r4
 8000d7e:	f200 80d9 	bhi.w	8000f34 <__udivmoddi4+0x2bc>
 8000d82:	4618      	mov	r0, r3
 8000d84:	eba4 0408 	sub.w	r4, r4, r8
 8000d88:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d8c:	e7bf      	b.n	8000d0e <__udivmoddi4+0x96>
 8000d8e:	428b      	cmp	r3, r1
 8000d90:	d909      	bls.n	8000da6 <__udivmoddi4+0x12e>
 8000d92:	2d00      	cmp	r5, #0
 8000d94:	f000 80b1 	beq.w	8000efa <__udivmoddi4+0x282>
 8000d98:	2600      	movs	r6, #0
 8000d9a:	e9c5 0100 	strd	r0, r1, [r5]
 8000d9e:	4630      	mov	r0, r6
 8000da0:	4631      	mov	r1, r6
 8000da2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000da6:	fab3 f683 	clz	r6, r3
 8000daa:	2e00      	cmp	r6, #0
 8000dac:	d14a      	bne.n	8000e44 <__udivmoddi4+0x1cc>
 8000dae:	428b      	cmp	r3, r1
 8000db0:	d302      	bcc.n	8000db8 <__udivmoddi4+0x140>
 8000db2:	4282      	cmp	r2, r0
 8000db4:	f200 80b8 	bhi.w	8000f28 <__udivmoddi4+0x2b0>
 8000db8:	1a84      	subs	r4, r0, r2
 8000dba:	eb61 0103 	sbc.w	r1, r1, r3
 8000dbe:	2001      	movs	r0, #1
 8000dc0:	468c      	mov	ip, r1
 8000dc2:	2d00      	cmp	r5, #0
 8000dc4:	d0a8      	beq.n	8000d18 <__udivmoddi4+0xa0>
 8000dc6:	e9c5 4c00 	strd	r4, ip, [r5]
 8000dca:	e7a5      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000dcc:	f1c2 0320 	rsb	r3, r2, #32
 8000dd0:	fa20 f603 	lsr.w	r6, r0, r3
 8000dd4:	4097      	lsls	r7, r2
 8000dd6:	fa01 f002 	lsl.w	r0, r1, r2
 8000dda:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dde:	40d9      	lsrs	r1, r3
 8000de0:	4330      	orrs	r0, r6
 8000de2:	0c03      	lsrs	r3, r0, #16
 8000de4:	fbb1 f6fe 	udiv	r6, r1, lr
 8000de8:	fa1f f887 	uxth.w	r8, r7
 8000dec:	fb0e 1116 	mls	r1, lr, r6, r1
 8000df0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000df4:	fb06 f108 	mul.w	r1, r6, r8
 8000df8:	4299      	cmp	r1, r3
 8000dfa:	fa04 f402 	lsl.w	r4, r4, r2
 8000dfe:	d909      	bls.n	8000e14 <__udivmoddi4+0x19c>
 8000e00:	18fb      	adds	r3, r7, r3
 8000e02:	f106 3cff 	add.w	ip, r6, #4294967295
 8000e06:	f080 808d 	bcs.w	8000f24 <__udivmoddi4+0x2ac>
 8000e0a:	4299      	cmp	r1, r3
 8000e0c:	f240 808a 	bls.w	8000f24 <__udivmoddi4+0x2ac>
 8000e10:	3e02      	subs	r6, #2
 8000e12:	443b      	add	r3, r7
 8000e14:	1a5b      	subs	r3, r3, r1
 8000e16:	b281      	uxth	r1, r0
 8000e18:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e1c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e20:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e24:	fb00 f308 	mul.w	r3, r0, r8
 8000e28:	428b      	cmp	r3, r1
 8000e2a:	d907      	bls.n	8000e3c <__udivmoddi4+0x1c4>
 8000e2c:	1879      	adds	r1, r7, r1
 8000e2e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e32:	d273      	bcs.n	8000f1c <__udivmoddi4+0x2a4>
 8000e34:	428b      	cmp	r3, r1
 8000e36:	d971      	bls.n	8000f1c <__udivmoddi4+0x2a4>
 8000e38:	3802      	subs	r0, #2
 8000e3a:	4439      	add	r1, r7
 8000e3c:	1acb      	subs	r3, r1, r3
 8000e3e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000e42:	e778      	b.n	8000d36 <__udivmoddi4+0xbe>
 8000e44:	f1c6 0c20 	rsb	ip, r6, #32
 8000e48:	fa03 f406 	lsl.w	r4, r3, r6
 8000e4c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000e50:	431c      	orrs	r4, r3
 8000e52:	fa20 f70c 	lsr.w	r7, r0, ip
 8000e56:	fa01 f306 	lsl.w	r3, r1, r6
 8000e5a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000e5e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000e62:	431f      	orrs	r7, r3
 8000e64:	0c3b      	lsrs	r3, r7, #16
 8000e66:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e6a:	fa1f f884 	uxth.w	r8, r4
 8000e6e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e72:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e76:	fb09 fa08 	mul.w	sl, r9, r8
 8000e7a:	458a      	cmp	sl, r1
 8000e7c:	fa02 f206 	lsl.w	r2, r2, r6
 8000e80:	fa00 f306 	lsl.w	r3, r0, r6
 8000e84:	d908      	bls.n	8000e98 <__udivmoddi4+0x220>
 8000e86:	1861      	adds	r1, r4, r1
 8000e88:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e8c:	d248      	bcs.n	8000f20 <__udivmoddi4+0x2a8>
 8000e8e:	458a      	cmp	sl, r1
 8000e90:	d946      	bls.n	8000f20 <__udivmoddi4+0x2a8>
 8000e92:	f1a9 0902 	sub.w	r9, r9, #2
 8000e96:	4421      	add	r1, r4
 8000e98:	eba1 010a 	sub.w	r1, r1, sl
 8000e9c:	b2bf      	uxth	r7, r7
 8000e9e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000ea2:	fb0e 1110 	mls	r1, lr, r0, r1
 8000ea6:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000eaa:	fb00 f808 	mul.w	r8, r0, r8
 8000eae:	45b8      	cmp	r8, r7
 8000eb0:	d907      	bls.n	8000ec2 <__udivmoddi4+0x24a>
 8000eb2:	19e7      	adds	r7, r4, r7
 8000eb4:	f100 31ff 	add.w	r1, r0, #4294967295
 8000eb8:	d22e      	bcs.n	8000f18 <__udivmoddi4+0x2a0>
 8000eba:	45b8      	cmp	r8, r7
 8000ebc:	d92c      	bls.n	8000f18 <__udivmoddi4+0x2a0>
 8000ebe:	3802      	subs	r0, #2
 8000ec0:	4427      	add	r7, r4
 8000ec2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ec6:	eba7 0708 	sub.w	r7, r7, r8
 8000eca:	fba0 8902 	umull	r8, r9, r0, r2
 8000ece:	454f      	cmp	r7, r9
 8000ed0:	46c6      	mov	lr, r8
 8000ed2:	4649      	mov	r1, r9
 8000ed4:	d31a      	bcc.n	8000f0c <__udivmoddi4+0x294>
 8000ed6:	d017      	beq.n	8000f08 <__udivmoddi4+0x290>
 8000ed8:	b15d      	cbz	r5, 8000ef2 <__udivmoddi4+0x27a>
 8000eda:	ebb3 020e 	subs.w	r2, r3, lr
 8000ede:	eb67 0701 	sbc.w	r7, r7, r1
 8000ee2:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000ee6:	40f2      	lsrs	r2, r6
 8000ee8:	ea4c 0202 	orr.w	r2, ip, r2
 8000eec:	40f7      	lsrs	r7, r6
 8000eee:	e9c5 2700 	strd	r2, r7, [r5]
 8000ef2:	2600      	movs	r6, #0
 8000ef4:	4631      	mov	r1, r6
 8000ef6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000efa:	462e      	mov	r6, r5
 8000efc:	4628      	mov	r0, r5
 8000efe:	e70b      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000f00:	4606      	mov	r6, r0
 8000f02:	e6e9      	b.n	8000cd8 <__udivmoddi4+0x60>
 8000f04:	4618      	mov	r0, r3
 8000f06:	e6fd      	b.n	8000d04 <__udivmoddi4+0x8c>
 8000f08:	4543      	cmp	r3, r8
 8000f0a:	d2e5      	bcs.n	8000ed8 <__udivmoddi4+0x260>
 8000f0c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f10:	eb69 0104 	sbc.w	r1, r9, r4
 8000f14:	3801      	subs	r0, #1
 8000f16:	e7df      	b.n	8000ed8 <__udivmoddi4+0x260>
 8000f18:	4608      	mov	r0, r1
 8000f1a:	e7d2      	b.n	8000ec2 <__udivmoddi4+0x24a>
 8000f1c:	4660      	mov	r0, ip
 8000f1e:	e78d      	b.n	8000e3c <__udivmoddi4+0x1c4>
 8000f20:	4681      	mov	r9, r0
 8000f22:	e7b9      	b.n	8000e98 <__udivmoddi4+0x220>
 8000f24:	4666      	mov	r6, ip
 8000f26:	e775      	b.n	8000e14 <__udivmoddi4+0x19c>
 8000f28:	4630      	mov	r0, r6
 8000f2a:	e74a      	b.n	8000dc2 <__udivmoddi4+0x14a>
 8000f2c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f30:	4439      	add	r1, r7
 8000f32:	e713      	b.n	8000d5c <__udivmoddi4+0xe4>
 8000f34:	3802      	subs	r0, #2
 8000f36:	443c      	add	r4, r7
 8000f38:	e724      	b.n	8000d84 <__udivmoddi4+0x10c>
 8000f3a:	bf00      	nop

08000f3c <__aeabi_idiv0>:
 8000f3c:	4770      	bx	lr
 8000f3e:	bf00      	nop

08000f40 <madgwick_ahrs_update>:

static volatile float gx, gy, gz, ax, ay, az, mx, my, mz;

//this function takes 60.8us.(168M)
void madgwick_ahrs_update(AhrsSensor_t *sensor, Attitude_t *atti)
{
 8000f40:	b5b0      	push	{r4, r5, r7, lr}
 8000f42:	b0a6      	sub	sp, #152	; 0x98
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	6078      	str	r0, [r7, #4]
 8000f48:	6039      	str	r1, [r7, #0]
  float s0, s1, s2, s3;
  float qDot1, qDot2, qDot3, qDot4;
  float hx, hy;
  float _2q0mx, _2q0my, _2q0mz, _2q1mx, _2bx, _2bz, _4bx, _4bz, _2q0, _2q1, _2q2, _2q3, _2q0q2, _2q2q3, q0q0, q0q1, q0q2, q0q3, q1q1, q1q2, q1q3, q2q2, q2q3, q3q3;

  gx = sensor->wx;
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	68db      	ldr	r3, [r3, #12]
 8000f4e:	4a20      	ldr	r2, [pc, #128]	; (8000fd0 <madgwick_ahrs_update+0x90>)
 8000f50:	6013      	str	r3, [r2, #0]
  gy = sensor->wy;
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	691b      	ldr	r3, [r3, #16]
 8000f56:	4a1f      	ldr	r2, [pc, #124]	; (8000fd4 <madgwick_ahrs_update+0x94>)
 8000f58:	6013      	str	r3, [r2, #0]
  gz = sensor->wz;
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	695b      	ldr	r3, [r3, #20]
 8000f5e:	4a1e      	ldr	r2, [pc, #120]	; (8000fd8 <madgwick_ahrs_update+0x98>)
 8000f60:	6013      	str	r3, [r2, #0]
  ax = sensor->ax;
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	4a1d      	ldr	r2, [pc, #116]	; (8000fdc <madgwick_ahrs_update+0x9c>)
 8000f68:	6013      	str	r3, [r2, #0]
  ay = sensor->ay;
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	685b      	ldr	r3, [r3, #4]
 8000f6e:	4a1c      	ldr	r2, [pc, #112]	; (8000fe0 <madgwick_ahrs_update+0xa0>)
 8000f70:	6013      	str	r3, [r2, #0]
  az = sensor->az;
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	689b      	ldr	r3, [r3, #8]
 8000f76:	4a1b      	ldr	r2, [pc, #108]	; (8000fe4 <madgwick_ahrs_update+0xa4>)
 8000f78:	6013      	str	r3, [r2, #0]
  mx = sensor->mx;
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	699b      	ldr	r3, [r3, #24]
 8000f7e:	4a1a      	ldr	r2, [pc, #104]	; (8000fe8 <madgwick_ahrs_update+0xa8>)
 8000f80:	6013      	str	r3, [r2, #0]
  my = sensor->my;
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	69db      	ldr	r3, [r3, #28]
 8000f86:	4a19      	ldr	r2, [pc, #100]	; (8000fec <madgwick_ahrs_update+0xac>)
 8000f88:	6013      	str	r3, [r2, #0]
  mz = sensor->mz;
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	6a1b      	ldr	r3, [r3, #32]
 8000f8e:	4a18      	ldr	r2, [pc, #96]	; (8000ff0 <madgwick_ahrs_update+0xb0>)
 8000f90:	6013      	str	r3, [r2, #0]

  // Use IMU algorithm if magnetometer measurement invalid (avoids NaN in magnetometer normalisation)
  if ((mx == 0.0f) && (my == 0.0f) && (mz == 0.0f))
 8000f92:	4b15      	ldr	r3, [pc, #84]	; (8000fe8 <madgwick_ahrs_update+0xa8>)
 8000f94:	edd3 7a00 	vldr	s15, [r3]
 8000f98:	eef5 7a40 	vcmp.f32	s15, #0.0
 8000f9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fa0:	d128      	bne.n	8000ff4 <madgwick_ahrs_update+0xb4>
 8000fa2:	4b12      	ldr	r3, [pc, #72]	; (8000fec <madgwick_ahrs_update+0xac>)
 8000fa4:	edd3 7a00 	vldr	s15, [r3]
 8000fa8:	eef5 7a40 	vcmp.f32	s15, #0.0
 8000fac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fb0:	d120      	bne.n	8000ff4 <madgwick_ahrs_update+0xb4>
 8000fb2:	4b0f      	ldr	r3, [pc, #60]	; (8000ff0 <madgwick_ahrs_update+0xb0>)
 8000fb4:	edd3 7a00 	vldr	s15, [r3]
 8000fb8:	eef5 7a40 	vcmp.f32	s15, #0.0
 8000fbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fc0:	d118      	bne.n	8000ff4 <madgwick_ahrs_update+0xb4>
  {
    madgwick_ahrs_updateIMU(sensor, atti);
 8000fc2:	6839      	ldr	r1, [r7, #0]
 8000fc4:	6878      	ldr	r0, [r7, #4]
 8000fc6:	f001 f84d 	bl	8002064 <madgwick_ahrs_updateIMU>
    return;
 8000fca:	f001 b840 	b.w	800204e <madgwick_ahrs_update+0x110e>
 8000fce:	bf00      	nop
 8000fd0:	20000500 	.word	0x20000500
 8000fd4:	20000504 	.word	0x20000504
 8000fd8:	20000508 	.word	0x20000508
 8000fdc:	2000050c 	.word	0x2000050c
 8000fe0:	20000510 	.word	0x20000510
 8000fe4:	20000514 	.word	0x20000514
 8000fe8:	20000518 	.word	0x20000518
 8000fec:	2000051c 	.word	0x2000051c
 8000ff0:	20000520 	.word	0x20000520
  }

  // Rate of change of quaternion from gyroscope
  qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
 8000ff4:	4bd7      	ldr	r3, [pc, #860]	; (8001354 <madgwick_ahrs_update+0x414>)
 8000ff6:	edd3 7a00 	vldr	s15, [r3]
 8000ffa:	eeb1 7a67 	vneg.f32	s14, s15
 8000ffe:	4bd6      	ldr	r3, [pc, #856]	; (8001358 <madgwick_ahrs_update+0x418>)
 8001000:	edd3 7a00 	vldr	s15, [r3]
 8001004:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001008:	4bd4      	ldr	r3, [pc, #848]	; (800135c <madgwick_ahrs_update+0x41c>)
 800100a:	edd3 6a00 	vldr	s13, [r3]
 800100e:	4bd4      	ldr	r3, [pc, #848]	; (8001360 <madgwick_ahrs_update+0x420>)
 8001010:	edd3 7a00 	vldr	s15, [r3]
 8001014:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001018:	ee37 7a67 	vsub.f32	s14, s14, s15
 800101c:	4bd1      	ldr	r3, [pc, #836]	; (8001364 <madgwick_ahrs_update+0x424>)
 800101e:	edd3 6a00 	vldr	s13, [r3]
 8001022:	4bd1      	ldr	r3, [pc, #836]	; (8001368 <madgwick_ahrs_update+0x428>)
 8001024:	edd3 7a00 	vldr	s15, [r3]
 8001028:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800102c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001030:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001034:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001038:	edc7 7a25 	vstr	s15, [r7, #148]	; 0x94
  qDot2 = 0.5f * (q0 * gx + q2 * gz - q3 * gy);
 800103c:	4bcb      	ldr	r3, [pc, #812]	; (800136c <madgwick_ahrs_update+0x42c>)
 800103e:	ed93 7a00 	vldr	s14, [r3]
 8001042:	4bc5      	ldr	r3, [pc, #788]	; (8001358 <madgwick_ahrs_update+0x418>)
 8001044:	edd3 7a00 	vldr	s15, [r3]
 8001048:	ee27 7a27 	vmul.f32	s14, s14, s15
 800104c:	4bc3      	ldr	r3, [pc, #780]	; (800135c <madgwick_ahrs_update+0x41c>)
 800104e:	edd3 6a00 	vldr	s13, [r3]
 8001052:	4bc5      	ldr	r3, [pc, #788]	; (8001368 <madgwick_ahrs_update+0x428>)
 8001054:	edd3 7a00 	vldr	s15, [r3]
 8001058:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800105c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001060:	4bc0      	ldr	r3, [pc, #768]	; (8001364 <madgwick_ahrs_update+0x424>)
 8001062:	edd3 6a00 	vldr	s13, [r3]
 8001066:	4bbe      	ldr	r3, [pc, #760]	; (8001360 <madgwick_ahrs_update+0x420>)
 8001068:	edd3 7a00 	vldr	s15, [r3]
 800106c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001070:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001074:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001078:	ee67 7a87 	vmul.f32	s15, s15, s14
 800107c:	edc7 7a24 	vstr	s15, [r7, #144]	; 0x90
  qDot3 = 0.5f * (q0 * gy - q1 * gz + q3 * gx);
 8001080:	4bba      	ldr	r3, [pc, #744]	; (800136c <madgwick_ahrs_update+0x42c>)
 8001082:	ed93 7a00 	vldr	s14, [r3]
 8001086:	4bb6      	ldr	r3, [pc, #728]	; (8001360 <madgwick_ahrs_update+0x420>)
 8001088:	edd3 7a00 	vldr	s15, [r3]
 800108c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001090:	4bb0      	ldr	r3, [pc, #704]	; (8001354 <madgwick_ahrs_update+0x414>)
 8001092:	edd3 6a00 	vldr	s13, [r3]
 8001096:	4bb4      	ldr	r3, [pc, #720]	; (8001368 <madgwick_ahrs_update+0x428>)
 8001098:	edd3 7a00 	vldr	s15, [r3]
 800109c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80010a0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80010a4:	4baf      	ldr	r3, [pc, #700]	; (8001364 <madgwick_ahrs_update+0x424>)
 80010a6:	edd3 6a00 	vldr	s13, [r3]
 80010aa:	4bab      	ldr	r3, [pc, #684]	; (8001358 <madgwick_ahrs_update+0x418>)
 80010ac:	edd3 7a00 	vldr	s15, [r3]
 80010b0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80010b4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80010b8:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80010bc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80010c0:	edc7 7a23 	vstr	s15, [r7, #140]	; 0x8c
  qDot4 = 0.5f * (q0 * gz + q1 * gy - q2 * gx);
 80010c4:	4ba9      	ldr	r3, [pc, #676]	; (800136c <madgwick_ahrs_update+0x42c>)
 80010c6:	ed93 7a00 	vldr	s14, [r3]
 80010ca:	4ba7      	ldr	r3, [pc, #668]	; (8001368 <madgwick_ahrs_update+0x428>)
 80010cc:	edd3 7a00 	vldr	s15, [r3]
 80010d0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80010d4:	4b9f      	ldr	r3, [pc, #636]	; (8001354 <madgwick_ahrs_update+0x414>)
 80010d6:	edd3 6a00 	vldr	s13, [r3]
 80010da:	4ba1      	ldr	r3, [pc, #644]	; (8001360 <madgwick_ahrs_update+0x420>)
 80010dc:	edd3 7a00 	vldr	s15, [r3]
 80010e0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80010e4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80010e8:	4b9c      	ldr	r3, [pc, #624]	; (800135c <madgwick_ahrs_update+0x41c>)
 80010ea:	edd3 6a00 	vldr	s13, [r3]
 80010ee:	4b9a      	ldr	r3, [pc, #616]	; (8001358 <madgwick_ahrs_update+0x418>)
 80010f0:	edd3 7a00 	vldr	s15, [r3]
 80010f4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80010f8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80010fc:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001100:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001104:	edc7 7a22 	vstr	s15, [r7, #136]	; 0x88

  // Compute feedback only if accelerometer measurement valid (avoids NaN in accelerometer normalisation)
  if (!((ax == 0.0f) && (ay == 0.0f) && (az == 0.0f)))
 8001108:	4b99      	ldr	r3, [pc, #612]	; (8001370 <madgwick_ahrs_update+0x430>)
 800110a:	edd3 7a00 	vldr	s15, [r3]
 800110e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001112:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001116:	d110      	bne.n	800113a <madgwick_ahrs_update+0x1fa>
 8001118:	4b96      	ldr	r3, [pc, #600]	; (8001374 <madgwick_ahrs_update+0x434>)
 800111a:	edd3 7a00 	vldr	s15, [r3]
 800111e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001122:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001126:	d108      	bne.n	800113a <madgwick_ahrs_update+0x1fa>
 8001128:	4b93      	ldr	r3, [pc, #588]	; (8001378 <madgwick_ahrs_update+0x438>)
 800112a:	edd3 7a00 	vldr	s15, [r3]
 800112e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001132:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001136:	f000 8621 	beq.w	8001d7c <madgwick_ahrs_update+0xe3c>
  {

    // Normalise accelerometer measurement
    recipNorm = invSqrt(ax * ax + ay * ay + az * az);
 800113a:	4b8d      	ldr	r3, [pc, #564]	; (8001370 <madgwick_ahrs_update+0x430>)
 800113c:	ed93 7a00 	vldr	s14, [r3]
 8001140:	4b8b      	ldr	r3, [pc, #556]	; (8001370 <madgwick_ahrs_update+0x430>)
 8001142:	edd3 7a00 	vldr	s15, [r3]
 8001146:	ee27 7a27 	vmul.f32	s14, s14, s15
 800114a:	4b8a      	ldr	r3, [pc, #552]	; (8001374 <madgwick_ahrs_update+0x434>)
 800114c:	edd3 6a00 	vldr	s13, [r3]
 8001150:	4b88      	ldr	r3, [pc, #544]	; (8001374 <madgwick_ahrs_update+0x434>)
 8001152:	edd3 7a00 	vldr	s15, [r3]
 8001156:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800115a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800115e:	4b86      	ldr	r3, [pc, #536]	; (8001378 <madgwick_ahrs_update+0x438>)
 8001160:	edd3 6a00 	vldr	s13, [r3]
 8001164:	4b84      	ldr	r3, [pc, #528]	; (8001378 <madgwick_ahrs_update+0x438>)
 8001166:	edd3 7a00 	vldr	s15, [r3]
 800116a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800116e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001172:	eeb0 0a67 	vmov.f32	s0, s15
 8001176:	f001 fbc1 	bl	80028fc <invSqrt>
 800117a:	ed87 0a21 	vstr	s0, [r7, #132]	; 0x84
    ax *= recipNorm;
 800117e:	4b7c      	ldr	r3, [pc, #496]	; (8001370 <madgwick_ahrs_update+0x430>)
 8001180:	ed93 7a00 	vldr	s14, [r3]
 8001184:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8001188:	ee67 7a27 	vmul.f32	s15, s14, s15
 800118c:	4b78      	ldr	r3, [pc, #480]	; (8001370 <madgwick_ahrs_update+0x430>)
 800118e:	edc3 7a00 	vstr	s15, [r3]
    ay *= recipNorm;
 8001192:	4b78      	ldr	r3, [pc, #480]	; (8001374 <madgwick_ahrs_update+0x434>)
 8001194:	ed93 7a00 	vldr	s14, [r3]
 8001198:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 800119c:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011a0:	4b74      	ldr	r3, [pc, #464]	; (8001374 <madgwick_ahrs_update+0x434>)
 80011a2:	edc3 7a00 	vstr	s15, [r3]
    az *= recipNorm;
 80011a6:	4b74      	ldr	r3, [pc, #464]	; (8001378 <madgwick_ahrs_update+0x438>)
 80011a8:	ed93 7a00 	vldr	s14, [r3]
 80011ac:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 80011b0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011b4:	4b70      	ldr	r3, [pc, #448]	; (8001378 <madgwick_ahrs_update+0x438>)
 80011b6:	edc3 7a00 	vstr	s15, [r3]

    // Normalise magnetometer measurement
    recipNorm = invSqrt(mx * mx + my * my + mz * mz);
 80011ba:	4b70      	ldr	r3, [pc, #448]	; (800137c <madgwick_ahrs_update+0x43c>)
 80011bc:	ed93 7a00 	vldr	s14, [r3]
 80011c0:	4b6e      	ldr	r3, [pc, #440]	; (800137c <madgwick_ahrs_update+0x43c>)
 80011c2:	edd3 7a00 	vldr	s15, [r3]
 80011c6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80011ca:	4b6d      	ldr	r3, [pc, #436]	; (8001380 <madgwick_ahrs_update+0x440>)
 80011cc:	edd3 6a00 	vldr	s13, [r3]
 80011d0:	4b6b      	ldr	r3, [pc, #428]	; (8001380 <madgwick_ahrs_update+0x440>)
 80011d2:	edd3 7a00 	vldr	s15, [r3]
 80011d6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80011da:	ee37 7a27 	vadd.f32	s14, s14, s15
 80011de:	4b69      	ldr	r3, [pc, #420]	; (8001384 <madgwick_ahrs_update+0x444>)
 80011e0:	edd3 6a00 	vldr	s13, [r3]
 80011e4:	4b67      	ldr	r3, [pc, #412]	; (8001384 <madgwick_ahrs_update+0x444>)
 80011e6:	edd3 7a00 	vldr	s15, [r3]
 80011ea:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80011ee:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011f2:	eeb0 0a67 	vmov.f32	s0, s15
 80011f6:	f001 fb81 	bl	80028fc <invSqrt>
 80011fa:	ed87 0a21 	vstr	s0, [r7, #132]	; 0x84
    mx *= recipNorm;
 80011fe:	4b5f      	ldr	r3, [pc, #380]	; (800137c <madgwick_ahrs_update+0x43c>)
 8001200:	ed93 7a00 	vldr	s14, [r3]
 8001204:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8001208:	ee67 7a27 	vmul.f32	s15, s14, s15
 800120c:	4b5b      	ldr	r3, [pc, #364]	; (800137c <madgwick_ahrs_update+0x43c>)
 800120e:	edc3 7a00 	vstr	s15, [r3]
    my *= recipNorm;
 8001212:	4b5b      	ldr	r3, [pc, #364]	; (8001380 <madgwick_ahrs_update+0x440>)
 8001214:	ed93 7a00 	vldr	s14, [r3]
 8001218:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 800121c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001220:	4b57      	ldr	r3, [pc, #348]	; (8001380 <madgwick_ahrs_update+0x440>)
 8001222:	edc3 7a00 	vstr	s15, [r3]
    mz *= recipNorm;
 8001226:	4b57      	ldr	r3, [pc, #348]	; (8001384 <madgwick_ahrs_update+0x444>)
 8001228:	ed93 7a00 	vldr	s14, [r3]
 800122c:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8001230:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001234:	4b53      	ldr	r3, [pc, #332]	; (8001384 <madgwick_ahrs_update+0x444>)
 8001236:	edc3 7a00 	vstr	s15, [r3]

    // Auxiliary variables to avoid repeated arithmetic
    _2q0mx = 2.0f * q0 * mx;
 800123a:	4b4c      	ldr	r3, [pc, #304]	; (800136c <madgwick_ahrs_update+0x42c>)
 800123c:	edd3 7a00 	vldr	s15, [r3]
 8001240:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8001244:	4b4d      	ldr	r3, [pc, #308]	; (800137c <madgwick_ahrs_update+0x43c>)
 8001246:	edd3 7a00 	vldr	s15, [r3]
 800124a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800124e:	edc7 7a20 	vstr	s15, [r7, #128]	; 0x80
    _2q0my = 2.0f * q0 * my;
 8001252:	4b46      	ldr	r3, [pc, #280]	; (800136c <madgwick_ahrs_update+0x42c>)
 8001254:	edd3 7a00 	vldr	s15, [r3]
 8001258:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800125c:	4b48      	ldr	r3, [pc, #288]	; (8001380 <madgwick_ahrs_update+0x440>)
 800125e:	edd3 7a00 	vldr	s15, [r3]
 8001262:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001266:	edc7 7a1f 	vstr	s15, [r7, #124]	; 0x7c
    _2q0mz = 2.0f * q0 * mz;
 800126a:	4b40      	ldr	r3, [pc, #256]	; (800136c <madgwick_ahrs_update+0x42c>)
 800126c:	edd3 7a00 	vldr	s15, [r3]
 8001270:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8001274:	4b43      	ldr	r3, [pc, #268]	; (8001384 <madgwick_ahrs_update+0x444>)
 8001276:	edd3 7a00 	vldr	s15, [r3]
 800127a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800127e:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
    _2q1mx = 2.0f * q1 * mx;
 8001282:	4b34      	ldr	r3, [pc, #208]	; (8001354 <madgwick_ahrs_update+0x414>)
 8001284:	edd3 7a00 	vldr	s15, [r3]
 8001288:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800128c:	4b3b      	ldr	r3, [pc, #236]	; (800137c <madgwick_ahrs_update+0x43c>)
 800128e:	edd3 7a00 	vldr	s15, [r3]
 8001292:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001296:	edc7 7a1d 	vstr	s15, [r7, #116]	; 0x74
    _2q0 = 2.0f * q0;
 800129a:	4b34      	ldr	r3, [pc, #208]	; (800136c <madgwick_ahrs_update+0x42c>)
 800129c:	edd3 7a00 	vldr	s15, [r3]
 80012a0:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80012a4:	edc7 7a1c 	vstr	s15, [r7, #112]	; 0x70
    _2q1 = 2.0f * q1;
 80012a8:	4b2a      	ldr	r3, [pc, #168]	; (8001354 <madgwick_ahrs_update+0x414>)
 80012aa:	edd3 7a00 	vldr	s15, [r3]
 80012ae:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80012b2:	edc7 7a1b 	vstr	s15, [r7, #108]	; 0x6c
    _2q2 = 2.0f * q2;
 80012b6:	4b29      	ldr	r3, [pc, #164]	; (800135c <madgwick_ahrs_update+0x41c>)
 80012b8:	edd3 7a00 	vldr	s15, [r3]
 80012bc:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80012c0:	edc7 7a1a 	vstr	s15, [r7, #104]	; 0x68
    _2q3 = 2.0f * q3;
 80012c4:	4b27      	ldr	r3, [pc, #156]	; (8001364 <madgwick_ahrs_update+0x424>)
 80012c6:	edd3 7a00 	vldr	s15, [r3]
 80012ca:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80012ce:	edc7 7a19 	vstr	s15, [r7, #100]	; 0x64
    _2q0q2 = 2.0f * q0 * q2;
 80012d2:	4b26      	ldr	r3, [pc, #152]	; (800136c <madgwick_ahrs_update+0x42c>)
 80012d4:	edd3 7a00 	vldr	s15, [r3]
 80012d8:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80012dc:	4b1f      	ldr	r3, [pc, #124]	; (800135c <madgwick_ahrs_update+0x41c>)
 80012de:	edd3 7a00 	vldr	s15, [r3]
 80012e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012e6:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60
    _2q2q3 = 2.0f * q2 * q3;
 80012ea:	4b1c      	ldr	r3, [pc, #112]	; (800135c <madgwick_ahrs_update+0x41c>)
 80012ec:	edd3 7a00 	vldr	s15, [r3]
 80012f0:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80012f4:	4b1b      	ldr	r3, [pc, #108]	; (8001364 <madgwick_ahrs_update+0x424>)
 80012f6:	edd3 7a00 	vldr	s15, [r3]
 80012fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012fe:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
    q0q0 = q0 * q0;
 8001302:	4b1a      	ldr	r3, [pc, #104]	; (800136c <madgwick_ahrs_update+0x42c>)
 8001304:	ed93 7a00 	vldr	s14, [r3]
 8001308:	4b18      	ldr	r3, [pc, #96]	; (800136c <madgwick_ahrs_update+0x42c>)
 800130a:	edd3 7a00 	vldr	s15, [r3]
 800130e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001312:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
    q0q1 = q0 * q1;
 8001316:	4b15      	ldr	r3, [pc, #84]	; (800136c <madgwick_ahrs_update+0x42c>)
 8001318:	ed93 7a00 	vldr	s14, [r3]
 800131c:	4b0d      	ldr	r3, [pc, #52]	; (8001354 <madgwick_ahrs_update+0x414>)
 800131e:	edd3 7a00 	vldr	s15, [r3]
 8001322:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001326:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
    q0q2 = q0 * q2;
 800132a:	4b10      	ldr	r3, [pc, #64]	; (800136c <madgwick_ahrs_update+0x42c>)
 800132c:	ed93 7a00 	vldr	s14, [r3]
 8001330:	4b0a      	ldr	r3, [pc, #40]	; (800135c <madgwick_ahrs_update+0x41c>)
 8001332:	edd3 7a00 	vldr	s15, [r3]
 8001336:	ee67 7a27 	vmul.f32	s15, s14, s15
 800133a:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
    q0q3 = q0 * q3;
 800133e:	4b0b      	ldr	r3, [pc, #44]	; (800136c <madgwick_ahrs_update+0x42c>)
 8001340:	ed93 7a00 	vldr	s14, [r3]
 8001344:	4b07      	ldr	r3, [pc, #28]	; (8001364 <madgwick_ahrs_update+0x424>)
 8001346:	edd3 7a00 	vldr	s15, [r3]
 800134a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800134e:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
 8001352:	e019      	b.n	8001388 <madgwick_ahrs_update+0x448>
 8001354:	200004f4 	.word	0x200004f4
 8001358:	20000500 	.word	0x20000500
 800135c:	200004f8 	.word	0x200004f8
 8001360:	20000504 	.word	0x20000504
 8001364:	200004fc 	.word	0x200004fc
 8001368:	20000508 	.word	0x20000508
 800136c:	20000004 	.word	0x20000004
 8001370:	2000050c 	.word	0x2000050c
 8001374:	20000510 	.word	0x20000510
 8001378:	20000514 	.word	0x20000514
 800137c:	20000518 	.word	0x20000518
 8001380:	2000051c 	.word	0x2000051c
 8001384:	20000520 	.word	0x20000520
    q1q1 = q1 * q1;
 8001388:	4be5      	ldr	r3, [pc, #916]	; (8001720 <madgwick_ahrs_update+0x7e0>)
 800138a:	ed93 7a00 	vldr	s14, [r3]
 800138e:	4be4      	ldr	r3, [pc, #912]	; (8001720 <madgwick_ahrs_update+0x7e0>)
 8001390:	edd3 7a00 	vldr	s15, [r3]
 8001394:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001398:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
    q1q2 = q1 * q2;
 800139c:	4be0      	ldr	r3, [pc, #896]	; (8001720 <madgwick_ahrs_update+0x7e0>)
 800139e:	ed93 7a00 	vldr	s14, [r3]
 80013a2:	4be0      	ldr	r3, [pc, #896]	; (8001724 <madgwick_ahrs_update+0x7e4>)
 80013a4:	edd3 7a00 	vldr	s15, [r3]
 80013a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013ac:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
    q1q3 = q1 * q3;
 80013b0:	4bdb      	ldr	r3, [pc, #876]	; (8001720 <madgwick_ahrs_update+0x7e0>)
 80013b2:	ed93 7a00 	vldr	s14, [r3]
 80013b6:	4bdc      	ldr	r3, [pc, #880]	; (8001728 <madgwick_ahrs_update+0x7e8>)
 80013b8:	edd3 7a00 	vldr	s15, [r3]
 80013bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013c0:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
    q2q2 = q2 * q2;
 80013c4:	4bd7      	ldr	r3, [pc, #860]	; (8001724 <madgwick_ahrs_update+0x7e4>)
 80013c6:	ed93 7a00 	vldr	s14, [r3]
 80013ca:	4bd6      	ldr	r3, [pc, #856]	; (8001724 <madgwick_ahrs_update+0x7e4>)
 80013cc:	edd3 7a00 	vldr	s15, [r3]
 80013d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013d4:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
    q2q3 = q2 * q3;
 80013d8:	4bd2      	ldr	r3, [pc, #840]	; (8001724 <madgwick_ahrs_update+0x7e4>)
 80013da:	ed93 7a00 	vldr	s14, [r3]
 80013de:	4bd2      	ldr	r3, [pc, #840]	; (8001728 <madgwick_ahrs_update+0x7e8>)
 80013e0:	edd3 7a00 	vldr	s15, [r3]
 80013e4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013e8:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
    q3q3 = q3 * q3;
 80013ec:	4bce      	ldr	r3, [pc, #824]	; (8001728 <madgwick_ahrs_update+0x7e8>)
 80013ee:	ed93 7a00 	vldr	s14, [r3]
 80013f2:	4bcd      	ldr	r3, [pc, #820]	; (8001728 <madgwick_ahrs_update+0x7e8>)
 80013f4:	edd3 7a00 	vldr	s15, [r3]
 80013f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013fc:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34

    // Reference direction of Earth's magnetic field
    hx = mx * q0q0 - _2q0my * q3 + _2q0mz * q2 + mx * q1q1 + _2q1 * my * q2 + _2q1 * mz * q3 - mx * q2q2 - mx * q3q3;
 8001400:	4bca      	ldr	r3, [pc, #808]	; (800172c <madgwick_ahrs_update+0x7ec>)
 8001402:	ed93 7a00 	vldr	s14, [r3]
 8001406:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 800140a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800140e:	4bc6      	ldr	r3, [pc, #792]	; (8001728 <madgwick_ahrs_update+0x7e8>)
 8001410:	edd3 6a00 	vldr	s13, [r3]
 8001414:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 8001418:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800141c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001420:	4bc0      	ldr	r3, [pc, #768]	; (8001724 <madgwick_ahrs_update+0x7e4>)
 8001422:	edd3 6a00 	vldr	s13, [r3]
 8001426:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 800142a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800142e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001432:	4bbe      	ldr	r3, [pc, #760]	; (800172c <madgwick_ahrs_update+0x7ec>)
 8001434:	edd3 6a00 	vldr	s13, [r3]
 8001438:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 800143c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001440:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001444:	4bba      	ldr	r3, [pc, #744]	; (8001730 <madgwick_ahrs_update+0x7f0>)
 8001446:	edd3 6a00 	vldr	s13, [r3]
 800144a:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 800144e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001452:	4bb4      	ldr	r3, [pc, #720]	; (8001724 <madgwick_ahrs_update+0x7e4>)
 8001454:	edd3 7a00 	vldr	s15, [r3]
 8001458:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800145c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001460:	4bb4      	ldr	r3, [pc, #720]	; (8001734 <madgwick_ahrs_update+0x7f4>)
 8001462:	edd3 6a00 	vldr	s13, [r3]
 8001466:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 800146a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800146e:	4bae      	ldr	r3, [pc, #696]	; (8001728 <madgwick_ahrs_update+0x7e8>)
 8001470:	edd3 7a00 	vldr	s15, [r3]
 8001474:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001478:	ee37 7a27 	vadd.f32	s14, s14, s15
 800147c:	4bab      	ldr	r3, [pc, #684]	; (800172c <madgwick_ahrs_update+0x7ec>)
 800147e:	edd3 6a00 	vldr	s13, [r3]
 8001482:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8001486:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800148a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800148e:	4ba7      	ldr	r3, [pc, #668]	; (800172c <madgwick_ahrs_update+0x7ec>)
 8001490:	edd3 6a00 	vldr	s13, [r3]
 8001494:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8001498:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800149c:	ee77 7a67 	vsub.f32	s15, s14, s15
 80014a0:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
    hy = _2q0mx * q3 + my * q0q0 - _2q0mz * q1 + _2q1mx * q2 - my * q1q1 + my * q2q2 + _2q2 * mz * q3 - my * q3q3;
 80014a4:	4ba0      	ldr	r3, [pc, #640]	; (8001728 <madgwick_ahrs_update+0x7e8>)
 80014a6:	ed93 7a00 	vldr	s14, [r3]
 80014aa:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 80014ae:	ee27 7a27 	vmul.f32	s14, s14, s15
 80014b2:	4b9f      	ldr	r3, [pc, #636]	; (8001730 <madgwick_ahrs_update+0x7f0>)
 80014b4:	edd3 6a00 	vldr	s13, [r3]
 80014b8:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 80014bc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80014c0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80014c4:	4b96      	ldr	r3, [pc, #600]	; (8001720 <madgwick_ahrs_update+0x7e0>)
 80014c6:	edd3 6a00 	vldr	s13, [r3]
 80014ca:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 80014ce:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80014d2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80014d6:	4b93      	ldr	r3, [pc, #588]	; (8001724 <madgwick_ahrs_update+0x7e4>)
 80014d8:	edd3 6a00 	vldr	s13, [r3]
 80014dc:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 80014e0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80014e4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80014e8:	4b91      	ldr	r3, [pc, #580]	; (8001730 <madgwick_ahrs_update+0x7f0>)
 80014ea:	edd3 6a00 	vldr	s13, [r3]
 80014ee:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 80014f2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80014f6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80014fa:	4b8d      	ldr	r3, [pc, #564]	; (8001730 <madgwick_ahrs_update+0x7f0>)
 80014fc:	edd3 6a00 	vldr	s13, [r3]
 8001500:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8001504:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001508:	ee37 7a27 	vadd.f32	s14, s14, s15
 800150c:	4b89      	ldr	r3, [pc, #548]	; (8001734 <madgwick_ahrs_update+0x7f4>)
 800150e:	edd3 6a00 	vldr	s13, [r3]
 8001512:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8001516:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800151a:	4b83      	ldr	r3, [pc, #524]	; (8001728 <madgwick_ahrs_update+0x7e8>)
 800151c:	edd3 7a00 	vldr	s15, [r3]
 8001520:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001524:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001528:	4b81      	ldr	r3, [pc, #516]	; (8001730 <madgwick_ahrs_update+0x7f0>)
 800152a:	edd3 6a00 	vldr	s13, [r3]
 800152e:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8001532:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001536:	ee77 7a67 	vsub.f32	s15, s14, s15
 800153a:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
    _2bx = sqrt(hx * hx + hy * hy);
 800153e:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8001542:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8001546:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800154a:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800154e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001552:	ee17 0a90 	vmov	r0, s15
 8001556:	f7fe fff7 	bl	8000548 <__aeabi_f2d>
 800155a:	4602      	mov	r2, r0
 800155c:	460b      	mov	r3, r1
 800155e:	ec43 2b10 	vmov	d0, r2, r3
 8001562:	f012 fff1 	bl	8014548 <sqrt>
 8001566:	ec53 2b10 	vmov	r2, r3, d0
 800156a:	4610      	mov	r0, r2
 800156c:	4619      	mov	r1, r3
 800156e:	f7ff fb1b 	bl	8000ba8 <__aeabi_d2f>
 8001572:	4603      	mov	r3, r0
 8001574:	62bb      	str	r3, [r7, #40]	; 0x28
    _2bz = -_2q0mx * q2 + _2q0my * q1 + mz * q0q0 + _2q1mx * q3 - mz * q1q1 + _2q2 * my * q3 - mz * q2q2 + mz * q3q3;
 8001576:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 800157a:	eeb1 7a67 	vneg.f32	s14, s15
 800157e:	4b69      	ldr	r3, [pc, #420]	; (8001724 <madgwick_ahrs_update+0x7e4>)
 8001580:	edd3 7a00 	vldr	s15, [r3]
 8001584:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001588:	4b65      	ldr	r3, [pc, #404]	; (8001720 <madgwick_ahrs_update+0x7e0>)
 800158a:	edd3 6a00 	vldr	s13, [r3]
 800158e:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 8001592:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001596:	ee37 7a27 	vadd.f32	s14, s14, s15
 800159a:	4b66      	ldr	r3, [pc, #408]	; (8001734 <madgwick_ahrs_update+0x7f4>)
 800159c:	edd3 6a00 	vldr	s13, [r3]
 80015a0:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 80015a4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80015a8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80015ac:	4b5e      	ldr	r3, [pc, #376]	; (8001728 <madgwick_ahrs_update+0x7e8>)
 80015ae:	edd3 6a00 	vldr	s13, [r3]
 80015b2:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 80015b6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80015ba:	ee37 7a27 	vadd.f32	s14, s14, s15
 80015be:	4b5d      	ldr	r3, [pc, #372]	; (8001734 <madgwick_ahrs_update+0x7f4>)
 80015c0:	edd3 6a00 	vldr	s13, [r3]
 80015c4:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 80015c8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80015cc:	ee37 7a67 	vsub.f32	s14, s14, s15
 80015d0:	4b57      	ldr	r3, [pc, #348]	; (8001730 <madgwick_ahrs_update+0x7f0>)
 80015d2:	edd3 6a00 	vldr	s13, [r3]
 80015d6:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 80015da:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80015de:	4b52      	ldr	r3, [pc, #328]	; (8001728 <madgwick_ahrs_update+0x7e8>)
 80015e0:	edd3 7a00 	vldr	s15, [r3]
 80015e4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80015e8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80015ec:	4b51      	ldr	r3, [pc, #324]	; (8001734 <madgwick_ahrs_update+0x7f4>)
 80015ee:	edd3 6a00 	vldr	s13, [r3]
 80015f2:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 80015f6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80015fa:	ee37 7a67 	vsub.f32	s14, s14, s15
 80015fe:	4b4d      	ldr	r3, [pc, #308]	; (8001734 <madgwick_ahrs_update+0x7f4>)
 8001600:	edd3 6a00 	vldr	s13, [r3]
 8001604:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8001608:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800160c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001610:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    _4bx = 2.0f * _2bx;
 8001614:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001618:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800161c:	edc7 7a08 	vstr	s15, [r7, #32]
    _4bz = 2.0f * _2bz;
 8001620:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001624:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001628:	edc7 7a07 	vstr	s15, [r7, #28]

    // Gradient decent algorithm corrective step
    s0 = -_2q2 * (2.0f * q1q3 - _2q0q2 - ax) + _2q1 * (2.0f * q0q1 + _2q2q3 - ay) - _2bz * q2 * (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx) + (-_2bx * q3 + _2bz * q1) * (_2bx * (q1q2 - q0q3) + _2bz * (q0q1 + q2q3) - my) + _2bx * q2 * (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2) - mz);
 800162c:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8001630:	eeb1 7a67 	vneg.f32	s14, s15
 8001634:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8001638:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800163c:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8001640:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001644:	4b3c      	ldr	r3, [pc, #240]	; (8001738 <madgwick_ahrs_update+0x7f8>)
 8001646:	edd3 7a00 	vldr	s15, [r3]
 800164a:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800164e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001652:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8001656:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800165a:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 800165e:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001662:	4b36      	ldr	r3, [pc, #216]	; (800173c <madgwick_ahrs_update+0x7fc>)
 8001664:	edd3 7a00 	vldr	s15, [r3]
 8001668:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800166c:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 8001670:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001674:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001678:	4b2a      	ldr	r3, [pc, #168]	; (8001724 <madgwick_ahrs_update+0x7e4>)
 800167a:	edd3 6a00 	vldr	s13, [r3]
 800167e:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001682:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001686:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 800168a:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 800168e:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001692:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8001696:	ee36 6a67 	vsub.f32	s12, s12, s15
 800169a:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800169e:	ee26 6a27 	vmul.f32	s12, s12, s15
 80016a2:	edd7 5a10 	vldr	s11, [r7, #64]	; 0x40
 80016a6:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 80016aa:	ee75 5ae7 	vsub.f32	s11, s11, s15
 80016ae:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80016b2:	ee65 7aa7 	vmul.f32	s15, s11, s15
 80016b6:	ee36 6a27 	vadd.f32	s12, s12, s15
 80016ba:	4b1c      	ldr	r3, [pc, #112]	; (800172c <madgwick_ahrs_update+0x7ec>)
 80016bc:	edd3 7a00 	vldr	s15, [r3]
 80016c0:	ee76 7a67 	vsub.f32	s15, s12, s15
 80016c4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80016c8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80016cc:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80016d0:	eef1 6a67 	vneg.f32	s13, s15
 80016d4:	4b14      	ldr	r3, [pc, #80]	; (8001728 <madgwick_ahrs_update+0x7e8>)
 80016d6:	edd3 7a00 	vldr	s15, [r3]
 80016da:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80016de:	4b10      	ldr	r3, [pc, #64]	; (8001720 <madgwick_ahrs_update+0x7e0>)
 80016e0:	ed93 6a00 	vldr	s12, [r3]
 80016e4:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80016e8:	ee66 7a27 	vmul.f32	s15, s12, s15
 80016ec:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80016f0:	ed97 6a11 	vldr	s12, [r7, #68]	; 0x44
 80016f4:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 80016f8:	ee36 6a67 	vsub.f32	s12, s12, s15
 80016fc:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001700:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001704:	edd7 5a15 	vldr	s11, [r7, #84]	; 0x54
 8001708:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 800170c:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8001710:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001714:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001718:	ee36 6a27 	vadd.f32	s12, s12, s15
 800171c:	e010      	b.n	8001740 <madgwick_ahrs_update+0x800>
 800171e:	bf00      	nop
 8001720:	200004f4 	.word	0x200004f4
 8001724:	200004f8 	.word	0x200004f8
 8001728:	200004fc 	.word	0x200004fc
 800172c:	20000518 	.word	0x20000518
 8001730:	2000051c 	.word	0x2000051c
 8001734:	20000520 	.word	0x20000520
 8001738:	2000050c 	.word	0x2000050c
 800173c:	20000510 	.word	0x20000510
 8001740:	4bf0      	ldr	r3, [pc, #960]	; (8001b04 <madgwick_ahrs_update+0xbc4>)
 8001742:	edd3 7a00 	vldr	s15, [r3]
 8001746:	ee76 7a67 	vsub.f32	s15, s12, s15
 800174a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800174e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001752:	4bed      	ldr	r3, [pc, #948]	; (8001b08 <madgwick_ahrs_update+0xbc8>)
 8001754:	edd3 6a00 	vldr	s13, [r3]
 8001758:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800175c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001760:	ed97 6a14 	vldr	s12, [r7, #80]	; 0x50
 8001764:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8001768:	ee36 6a27 	vadd.f32	s12, s12, s15
 800176c:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001770:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001774:	eef6 5a00 	vmov.f32	s11, #96	; 0x3f000000  0.5
 8001778:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 800177c:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8001780:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8001784:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8001788:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800178c:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001790:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001794:	4bdd      	ldr	r3, [pc, #884]	; (8001b0c <madgwick_ahrs_update+0xbcc>)
 8001796:	edd3 7a00 	vldr	s15, [r3]
 800179a:	ee76 7a67 	vsub.f32	s15, s12, s15
 800179e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80017a2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80017a6:	edc7 7a06 	vstr	s15, [r7, #24]
    s1 = _2q3 * (2.0f * q1q3 - _2q0q2 - ax) + _2q0 * (2.0f * q0q1 + _2q2q3 - ay) - 4.0f * q1 * (1 - 2.0f * q1q1 - 2.0f * q2q2 - az) + _2bz * q3 * (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx) + (_2bx * q2 + _2bz * q0) * (_2bx * (q1q2 - q0q3) + _2bz * (q0q1 + q2q3) - my) + (_2bx * q3 - _4bz * q1) * (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2) - mz);
 80017aa:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 80017ae:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80017b2:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 80017b6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80017ba:	4bd5      	ldr	r3, [pc, #852]	; (8001b10 <madgwick_ahrs_update+0xbd0>)
 80017bc:	edd3 7a00 	vldr	s15, [r3]
 80017c0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80017c4:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 80017c8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80017cc:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 80017d0:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80017d4:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 80017d8:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80017dc:	4bcd      	ldr	r3, [pc, #820]	; (8001b14 <madgwick_ahrs_update+0xbd4>)
 80017de:	edd3 7a00 	vldr	s15, [r3]
 80017e2:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80017e6:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 80017ea:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80017ee:	ee37 7a27 	vadd.f32	s14, s14, s15
 80017f2:	4bc9      	ldr	r3, [pc, #804]	; (8001b18 <madgwick_ahrs_update+0xbd8>)
 80017f4:	edd3 7a00 	vldr	s15, [r3]
 80017f8:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 80017fc:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8001800:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001804:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001808:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800180c:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001810:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8001814:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001818:	ee36 6a67 	vsub.f32	s12, s12, s15
 800181c:	4bbf      	ldr	r3, [pc, #764]	; (8001b1c <madgwick_ahrs_update+0xbdc>)
 800181e:	edd3 7a00 	vldr	s15, [r3]
 8001822:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001826:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800182a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800182e:	4bbc      	ldr	r3, [pc, #752]	; (8001b20 <madgwick_ahrs_update+0xbe0>)
 8001830:	edd3 6a00 	vldr	s13, [r3]
 8001834:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001838:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800183c:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8001840:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8001844:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001848:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 800184c:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001850:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001854:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001858:	edd7 5a10 	vldr	s11, [r7, #64]	; 0x40
 800185c:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 8001860:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8001864:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001868:	ee65 7aa7 	vmul.f32	s15, s11, s15
 800186c:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001870:	4bac      	ldr	r3, [pc, #688]	; (8001b24 <madgwick_ahrs_update+0xbe4>)
 8001872:	edd3 7a00 	vldr	s15, [r3]
 8001876:	ee76 7a67 	vsub.f32	s15, s12, s15
 800187a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800187e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001882:	4ba1      	ldr	r3, [pc, #644]	; (8001b08 <madgwick_ahrs_update+0xbc8>)
 8001884:	edd3 6a00 	vldr	s13, [r3]
 8001888:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800188c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001890:	4ba5      	ldr	r3, [pc, #660]	; (8001b28 <madgwick_ahrs_update+0xbe8>)
 8001892:	ed93 6a00 	vldr	s12, [r3]
 8001896:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800189a:	ee66 7a27 	vmul.f32	s15, s12, s15
 800189e:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80018a2:	ed97 6a11 	vldr	s12, [r7, #68]	; 0x44
 80018a6:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 80018aa:	ee36 6a67 	vsub.f32	s12, s12, s15
 80018ae:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80018b2:	ee26 6a27 	vmul.f32	s12, s12, s15
 80018b6:	edd7 5a15 	vldr	s11, [r7, #84]	; 0x54
 80018ba:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 80018be:	ee75 5aa7 	vadd.f32	s11, s11, s15
 80018c2:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80018c6:	ee65 7aa7 	vmul.f32	s15, s11, s15
 80018ca:	ee36 6a27 	vadd.f32	s12, s12, s15
 80018ce:	4b8d      	ldr	r3, [pc, #564]	; (8001b04 <madgwick_ahrs_update+0xbc4>)
 80018d0:	edd3 7a00 	vldr	s15, [r3]
 80018d4:	ee76 7a67 	vsub.f32	s15, s12, s15
 80018d8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80018dc:	ee37 7a27 	vadd.f32	s14, s14, s15
 80018e0:	4b8f      	ldr	r3, [pc, #572]	; (8001b20 <madgwick_ahrs_update+0xbe0>)
 80018e2:	edd3 6a00 	vldr	s13, [r3]
 80018e6:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80018ea:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80018ee:	4b8a      	ldr	r3, [pc, #552]	; (8001b18 <madgwick_ahrs_update+0xbd8>)
 80018f0:	ed93 6a00 	vldr	s12, [r3]
 80018f4:	edd7 7a07 	vldr	s15, [r7, #28]
 80018f8:	ee66 7a27 	vmul.f32	s15, s12, s15
 80018fc:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001900:	ed97 6a14 	vldr	s12, [r7, #80]	; 0x50
 8001904:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8001908:	ee36 6a27 	vadd.f32	s12, s12, s15
 800190c:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001910:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001914:	eef6 5a00 	vmov.f32	s11, #96	; 0x3f000000  0.5
 8001918:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 800191c:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8001920:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8001924:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8001928:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800192c:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001930:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001934:	4b75      	ldr	r3, [pc, #468]	; (8001b0c <madgwick_ahrs_update+0xbcc>)
 8001936:	edd3 7a00 	vldr	s15, [r3]
 800193a:	ee76 7a67 	vsub.f32	s15, s12, s15
 800193e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001942:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001946:	edc7 7a05 	vstr	s15, [r7, #20]
    s2 = -_2q0 * (2.0f * q1q3 - _2q0q2 - ax) + _2q3 * (2.0f * q0q1 + _2q2q3 - ay) - 4.0f * q2 * (1 - 2.0f * q1q1 - 2.0f * q2q2 - az) + (-_4bx * q2 - _2bz * q0) * (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx) + (_2bx * q1 + _2bz * q3) * (_2bx * (q1q2 - q0q3) + _2bz * (q0q1 + q2q3) - my) + (_2bx * q0 - _4bz * q2) * (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2) - mz);
 800194a:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 800194e:	eeb1 7a67 	vneg.f32	s14, s15
 8001952:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8001956:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800195a:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 800195e:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001962:	4b6b      	ldr	r3, [pc, #428]	; (8001b10 <madgwick_ahrs_update+0xbd0>)
 8001964:	edd3 7a00 	vldr	s15, [r3]
 8001968:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800196c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001970:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8001974:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8001978:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 800197c:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001980:	4b64      	ldr	r3, [pc, #400]	; (8001b14 <madgwick_ahrs_update+0xbd4>)
 8001982:	edd3 7a00 	vldr	s15, [r3]
 8001986:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800198a:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 800198e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001992:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001996:	4b5c      	ldr	r3, [pc, #368]	; (8001b08 <madgwick_ahrs_update+0xbc8>)
 8001998:	edd3 7a00 	vldr	s15, [r3]
 800199c:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 80019a0:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80019a4:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 80019a8:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80019ac:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 80019b0:	ee36 6a67 	vsub.f32	s12, s12, s15
 80019b4:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 80019b8:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80019bc:	ee36 6a67 	vsub.f32	s12, s12, s15
 80019c0:	4b56      	ldr	r3, [pc, #344]	; (8001b1c <madgwick_ahrs_update+0xbdc>)
 80019c2:	edd3 7a00 	vldr	s15, [r3]
 80019c6:	ee76 7a67 	vsub.f32	s15, s12, s15
 80019ca:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80019ce:	ee37 7a67 	vsub.f32	s14, s14, s15
 80019d2:	edd7 7a08 	vldr	s15, [r7, #32]
 80019d6:	eef1 6a67 	vneg.f32	s13, s15
 80019da:	4b4b      	ldr	r3, [pc, #300]	; (8001b08 <madgwick_ahrs_update+0xbc8>)
 80019dc:	edd3 7a00 	vldr	s15, [r3]
 80019e0:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80019e4:	4b50      	ldr	r3, [pc, #320]	; (8001b28 <madgwick_ahrs_update+0xbe8>)
 80019e6:	ed93 6a00 	vldr	s12, [r3]
 80019ea:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80019ee:	ee66 7a27 	vmul.f32	s15, s12, s15
 80019f2:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80019f6:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 80019fa:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 80019fe:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001a02:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8001a06:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001a0a:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001a0e:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001a12:	edd7 5a10 	vldr	s11, [r7, #64]	; 0x40
 8001a16:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 8001a1a:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8001a1e:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001a22:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001a26:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001a2a:	4b3e      	ldr	r3, [pc, #248]	; (8001b24 <madgwick_ahrs_update+0xbe4>)
 8001a2c:	edd3 7a00 	vldr	s15, [r3]
 8001a30:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001a34:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a38:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001a3c:	4b36      	ldr	r3, [pc, #216]	; (8001b18 <madgwick_ahrs_update+0xbd8>)
 8001a3e:	edd3 6a00 	vldr	s13, [r3]
 8001a42:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001a46:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001a4a:	4b35      	ldr	r3, [pc, #212]	; (8001b20 <madgwick_ahrs_update+0xbe0>)
 8001a4c:	ed93 6a00 	vldr	s12, [r3]
 8001a50:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001a54:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001a58:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001a5c:	ed97 6a11 	vldr	s12, [r7, #68]	; 0x44
 8001a60:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 8001a64:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001a68:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001a6c:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001a70:	edd7 5a15 	vldr	s11, [r7, #84]	; 0x54
 8001a74:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8001a78:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8001a7c:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001a80:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001a84:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001a88:	4b1e      	ldr	r3, [pc, #120]	; (8001b04 <madgwick_ahrs_update+0xbc4>)
 8001a8a:	edd3 7a00 	vldr	s15, [r3]
 8001a8e:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001a92:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a96:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001a9a:	4b23      	ldr	r3, [pc, #140]	; (8001b28 <madgwick_ahrs_update+0xbe8>)
 8001a9c:	edd3 6a00 	vldr	s13, [r3]
 8001aa0:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001aa4:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001aa8:	4b17      	ldr	r3, [pc, #92]	; (8001b08 <madgwick_ahrs_update+0xbc8>)
 8001aaa:	ed93 6a00 	vldr	s12, [r3]
 8001aae:	edd7 7a07 	vldr	s15, [r7, #28]
 8001ab2:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001ab6:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001aba:	ed97 6a14 	vldr	s12, [r7, #80]	; 0x50
 8001abe:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8001ac2:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001ac6:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001aca:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001ace:	eef6 5a00 	vmov.f32	s11, #96	; 0x3f000000  0.5
 8001ad2:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001ad6:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8001ada:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8001ade:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8001ae2:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001ae6:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001aea:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001aee:	4b07      	ldr	r3, [pc, #28]	; (8001b0c <madgwick_ahrs_update+0xbcc>)
 8001af0:	edd3 7a00 	vldr	s15, [r3]
 8001af4:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001af8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001afc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b00:	e014      	b.n	8001b2c <madgwick_ahrs_update+0xbec>
 8001b02:	bf00      	nop
 8001b04:	2000051c 	.word	0x2000051c
 8001b08:	200004f8 	.word	0x200004f8
 8001b0c:	20000520 	.word	0x20000520
 8001b10:	2000050c 	.word	0x2000050c
 8001b14:	20000510 	.word	0x20000510
 8001b18:	200004f4 	.word	0x200004f4
 8001b1c:	20000514 	.word	0x20000514
 8001b20:	200004fc 	.word	0x200004fc
 8001b24:	20000518 	.word	0x20000518
 8001b28:	20000004 	.word	0x20000004
 8001b2c:	edc7 7a04 	vstr	s15, [r7, #16]
    s3 = _2q1 * (2.0f * q1q3 - _2q0q2 - ax) + _2q2 * (2.0f * q0q1 + _2q2q3 - ay) + (-_4bx * q3 + _2bz * q1) * (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx) + (-_2bx * q0 + _2bz * q2) * (_2bx * (q1q2 - q0q3) + _2bz * (q0q1 + q2q3) - my) + _2bx * q1 * (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2) - mz);
 8001b30:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8001b34:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8001b38:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8001b3c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001b40:	4be8      	ldr	r3, [pc, #928]	; (8001ee4 <madgwick_ahrs_update+0xfa4>)
 8001b42:	edd3 7a00 	vldr	s15, [r3]
 8001b46:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001b4a:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 8001b4e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001b52:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8001b56:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8001b5a:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8001b5e:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001b62:	4be1      	ldr	r3, [pc, #900]	; (8001ee8 <madgwick_ahrs_update+0xfa8>)
 8001b64:	edd3 7a00 	vldr	s15, [r3]
 8001b68:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001b6c:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8001b70:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b74:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001b78:	edd7 7a08 	vldr	s15, [r7, #32]
 8001b7c:	eef1 6a67 	vneg.f32	s13, s15
 8001b80:	4bda      	ldr	r3, [pc, #872]	; (8001eec <madgwick_ahrs_update+0xfac>)
 8001b82:	edd3 7a00 	vldr	s15, [r3]
 8001b86:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001b8a:	4bd9      	ldr	r3, [pc, #868]	; (8001ef0 <madgwick_ahrs_update+0xfb0>)
 8001b8c:	ed93 6a00 	vldr	s12, [r3]
 8001b90:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001b94:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001b98:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001b9c:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8001ba0:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8001ba4:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001ba8:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8001bac:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001bb0:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001bb4:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001bb8:	edd7 5a10 	vldr	s11, [r7, #64]	; 0x40
 8001bbc:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 8001bc0:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8001bc4:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001bc8:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001bcc:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001bd0:	4bc8      	ldr	r3, [pc, #800]	; (8001ef4 <madgwick_ahrs_update+0xfb4>)
 8001bd2:	edd3 7a00 	vldr	s15, [r3]
 8001bd6:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001bda:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001bde:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001be2:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001be6:	eef1 6a67 	vneg.f32	s13, s15
 8001bea:	4bc3      	ldr	r3, [pc, #780]	; (8001ef8 <madgwick_ahrs_update+0xfb8>)
 8001bec:	edd3 7a00 	vldr	s15, [r3]
 8001bf0:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001bf4:	4bc1      	ldr	r3, [pc, #772]	; (8001efc <madgwick_ahrs_update+0xfbc>)
 8001bf6:	ed93 6a00 	vldr	s12, [r3]
 8001bfa:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001bfe:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001c02:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001c06:	ed97 6a11 	vldr	s12, [r7, #68]	; 0x44
 8001c0a:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 8001c0e:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001c12:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001c16:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001c1a:	edd7 5a15 	vldr	s11, [r7, #84]	; 0x54
 8001c1e:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8001c22:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8001c26:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001c2a:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001c2e:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001c32:	4bb3      	ldr	r3, [pc, #716]	; (8001f00 <madgwick_ahrs_update+0xfc0>)
 8001c34:	edd3 7a00 	vldr	s15, [r3]
 8001c38:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001c3c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c40:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001c44:	4baa      	ldr	r3, [pc, #680]	; (8001ef0 <madgwick_ahrs_update+0xfb0>)
 8001c46:	edd3 6a00 	vldr	s13, [r3]
 8001c4a:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001c4e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001c52:	ed97 6a14 	vldr	s12, [r7, #80]	; 0x50
 8001c56:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8001c5a:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001c5e:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001c62:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001c66:	eef6 5a00 	vmov.f32	s11, #96	; 0x3f000000  0.5
 8001c6a:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001c6e:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8001c72:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8001c76:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8001c7a:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001c7e:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001c82:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001c86:	4b9f      	ldr	r3, [pc, #636]	; (8001f04 <madgwick_ahrs_update+0xfc4>)
 8001c88:	edd3 7a00 	vldr	s15, [r3]
 8001c8c:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001c90:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c94:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c98:	edc7 7a03 	vstr	s15, [r7, #12]
    recipNorm = invSqrt(s0 * s0 + s1 * s1 + s2 * s2 + s3 * s3); // normalise step magnitude
 8001c9c:	edd7 7a06 	vldr	s15, [r7, #24]
 8001ca0:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8001ca4:	edd7 7a05 	vldr	s15, [r7, #20]
 8001ca8:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001cac:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001cb0:	edd7 7a04 	vldr	s15, [r7, #16]
 8001cb4:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001cb8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001cbc:	edd7 7a03 	vldr	s15, [r7, #12]
 8001cc0:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001cc4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001cc8:	eeb0 0a67 	vmov.f32	s0, s15
 8001ccc:	f000 fe16 	bl	80028fc <invSqrt>
 8001cd0:	ed87 0a21 	vstr	s0, [r7, #132]	; 0x84
    s0 *= recipNorm;
 8001cd4:	ed97 7a06 	vldr	s14, [r7, #24]
 8001cd8:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8001cdc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ce0:	edc7 7a06 	vstr	s15, [r7, #24]
    s1 *= recipNorm;
 8001ce4:	ed97 7a05 	vldr	s14, [r7, #20]
 8001ce8:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8001cec:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001cf0:	edc7 7a05 	vstr	s15, [r7, #20]
    s2 *= recipNorm;
 8001cf4:	ed97 7a04 	vldr	s14, [r7, #16]
 8001cf8:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8001cfc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d00:	edc7 7a04 	vstr	s15, [r7, #16]
    s3 *= recipNorm;
 8001d04:	ed97 7a03 	vldr	s14, [r7, #12]
 8001d08:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8001d0c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d10:	edc7 7a03 	vstr	s15, [r7, #12]

    // Apply feedback step
    qDot1 -= beta * s0;
 8001d14:	4b7c      	ldr	r3, [pc, #496]	; (8001f08 <madgwick_ahrs_update+0xfc8>)
 8001d16:	ed93 7a00 	vldr	s14, [r3]
 8001d1a:	edd7 7a06 	vldr	s15, [r7, #24]
 8001d1e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d22:	ed97 7a25 	vldr	s14, [r7, #148]	; 0x94
 8001d26:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d2a:	edc7 7a25 	vstr	s15, [r7, #148]	; 0x94
    qDot2 -= beta * s1;
 8001d2e:	4b76      	ldr	r3, [pc, #472]	; (8001f08 <madgwick_ahrs_update+0xfc8>)
 8001d30:	ed93 7a00 	vldr	s14, [r3]
 8001d34:	edd7 7a05 	vldr	s15, [r7, #20]
 8001d38:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d3c:	ed97 7a24 	vldr	s14, [r7, #144]	; 0x90
 8001d40:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d44:	edc7 7a24 	vstr	s15, [r7, #144]	; 0x90
    qDot3 -= beta * s2;
 8001d48:	4b6f      	ldr	r3, [pc, #444]	; (8001f08 <madgwick_ahrs_update+0xfc8>)
 8001d4a:	ed93 7a00 	vldr	s14, [r3]
 8001d4e:	edd7 7a04 	vldr	s15, [r7, #16]
 8001d52:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d56:	ed97 7a23 	vldr	s14, [r7, #140]	; 0x8c
 8001d5a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d5e:	edc7 7a23 	vstr	s15, [r7, #140]	; 0x8c
    qDot4 -= beta * s3;
 8001d62:	4b69      	ldr	r3, [pc, #420]	; (8001f08 <madgwick_ahrs_update+0xfc8>)
 8001d64:	ed93 7a00 	vldr	s14, [r3]
 8001d68:	edd7 7a03 	vldr	s15, [r7, #12]
 8001d6c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d70:	ed97 7a22 	vldr	s14, [r7, #136]	; 0x88
 8001d74:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d78:	edc7 7a22 	vstr	s15, [r7, #136]	; 0x88
  }

  // Integrate rate of change of quaternion to yield quaternion
  q0 += qDot1 * (1.0f / sampleFreq);
 8001d7c:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 8001d80:	ed9f 7a62 	vldr	s14, [pc, #392]	; 8001f0c <madgwick_ahrs_update+0xfcc>
 8001d84:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001d88:	4b5b      	ldr	r3, [pc, #364]	; (8001ef8 <madgwick_ahrs_update+0xfb8>)
 8001d8a:	edd3 7a00 	vldr	s15, [r3]
 8001d8e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d92:	4b59      	ldr	r3, [pc, #356]	; (8001ef8 <madgwick_ahrs_update+0xfb8>)
 8001d94:	edc3 7a00 	vstr	s15, [r3]
  q1 += qDot2 * (1.0f / sampleFreq);
 8001d98:	edd7 7a24 	vldr	s15, [r7, #144]	; 0x90
 8001d9c:	ed9f 7a5b 	vldr	s14, [pc, #364]	; 8001f0c <madgwick_ahrs_update+0xfcc>
 8001da0:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001da4:	4b52      	ldr	r3, [pc, #328]	; (8001ef0 <madgwick_ahrs_update+0xfb0>)
 8001da6:	edd3 7a00 	vldr	s15, [r3]
 8001daa:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001dae:	4b50      	ldr	r3, [pc, #320]	; (8001ef0 <madgwick_ahrs_update+0xfb0>)
 8001db0:	edc3 7a00 	vstr	s15, [r3]
  q2 += qDot3 * (1.0f / sampleFreq);
 8001db4:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 8001db8:	ed9f 7a54 	vldr	s14, [pc, #336]	; 8001f0c <madgwick_ahrs_update+0xfcc>
 8001dbc:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001dc0:	4b4e      	ldr	r3, [pc, #312]	; (8001efc <madgwick_ahrs_update+0xfbc>)
 8001dc2:	edd3 7a00 	vldr	s15, [r3]
 8001dc6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001dca:	4b4c      	ldr	r3, [pc, #304]	; (8001efc <madgwick_ahrs_update+0xfbc>)
 8001dcc:	edc3 7a00 	vstr	s15, [r3]
  q3 += qDot4 * (1.0f / sampleFreq);
 8001dd0:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 8001dd4:	ed9f 7a4d 	vldr	s14, [pc, #308]	; 8001f0c <madgwick_ahrs_update+0xfcc>
 8001dd8:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001ddc:	4b43      	ldr	r3, [pc, #268]	; (8001eec <madgwick_ahrs_update+0xfac>)
 8001dde:	edd3 7a00 	vldr	s15, [r3]
 8001de2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001de6:	4b41      	ldr	r3, [pc, #260]	; (8001eec <madgwick_ahrs_update+0xfac>)
 8001de8:	edc3 7a00 	vstr	s15, [r3]

  // Normalise quaternion
  recipNorm = invSqrt(q0 * q0 + q1 * q1 + q2 * q2 + q3 * q3);
 8001dec:	4b42      	ldr	r3, [pc, #264]	; (8001ef8 <madgwick_ahrs_update+0xfb8>)
 8001dee:	ed93 7a00 	vldr	s14, [r3]
 8001df2:	4b41      	ldr	r3, [pc, #260]	; (8001ef8 <madgwick_ahrs_update+0xfb8>)
 8001df4:	edd3 7a00 	vldr	s15, [r3]
 8001df8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001dfc:	4b3c      	ldr	r3, [pc, #240]	; (8001ef0 <madgwick_ahrs_update+0xfb0>)
 8001dfe:	edd3 6a00 	vldr	s13, [r3]
 8001e02:	4b3b      	ldr	r3, [pc, #236]	; (8001ef0 <madgwick_ahrs_update+0xfb0>)
 8001e04:	edd3 7a00 	vldr	s15, [r3]
 8001e08:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e0c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001e10:	4b3a      	ldr	r3, [pc, #232]	; (8001efc <madgwick_ahrs_update+0xfbc>)
 8001e12:	edd3 6a00 	vldr	s13, [r3]
 8001e16:	4b39      	ldr	r3, [pc, #228]	; (8001efc <madgwick_ahrs_update+0xfbc>)
 8001e18:	edd3 7a00 	vldr	s15, [r3]
 8001e1c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e20:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001e24:	4b31      	ldr	r3, [pc, #196]	; (8001eec <madgwick_ahrs_update+0xfac>)
 8001e26:	edd3 6a00 	vldr	s13, [r3]
 8001e2a:	4b30      	ldr	r3, [pc, #192]	; (8001eec <madgwick_ahrs_update+0xfac>)
 8001e2c:	edd3 7a00 	vldr	s15, [r3]
 8001e30:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e34:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e38:	eeb0 0a67 	vmov.f32	s0, s15
 8001e3c:	f000 fd5e 	bl	80028fc <invSqrt>
 8001e40:	ed87 0a21 	vstr	s0, [r7, #132]	; 0x84
  q0 *= recipNorm;
 8001e44:	4b2c      	ldr	r3, [pc, #176]	; (8001ef8 <madgwick_ahrs_update+0xfb8>)
 8001e46:	ed93 7a00 	vldr	s14, [r3]
 8001e4a:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8001e4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e52:	4b29      	ldr	r3, [pc, #164]	; (8001ef8 <madgwick_ahrs_update+0xfb8>)
 8001e54:	edc3 7a00 	vstr	s15, [r3]
  q1 *= recipNorm;
 8001e58:	4b25      	ldr	r3, [pc, #148]	; (8001ef0 <madgwick_ahrs_update+0xfb0>)
 8001e5a:	ed93 7a00 	vldr	s14, [r3]
 8001e5e:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8001e62:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e66:	4b22      	ldr	r3, [pc, #136]	; (8001ef0 <madgwick_ahrs_update+0xfb0>)
 8001e68:	edc3 7a00 	vstr	s15, [r3]
  q2 *= recipNorm;
 8001e6c:	4b23      	ldr	r3, [pc, #140]	; (8001efc <madgwick_ahrs_update+0xfbc>)
 8001e6e:	ed93 7a00 	vldr	s14, [r3]
 8001e72:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8001e76:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e7a:	4b20      	ldr	r3, [pc, #128]	; (8001efc <madgwick_ahrs_update+0xfbc>)
 8001e7c:	edc3 7a00 	vstr	s15, [r3]
  q3 *= recipNorm;
 8001e80:	4b1a      	ldr	r3, [pc, #104]	; (8001eec <madgwick_ahrs_update+0xfac>)
 8001e82:	ed93 7a00 	vldr	s14, [r3]
 8001e86:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8001e8a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e8e:	4b17      	ldr	r3, [pc, #92]	; (8001eec <madgwick_ahrs_update+0xfac>)
 8001e90:	edc3 7a00 	vstr	s15, [r3]

  atti->roll = atan2(2 * q2 * q3 + 2 * q0 * q1, -2 * q1 * q1 - 2 * q2 * q2 + 1); // roll     -pi----pi
 8001e94:	4b19      	ldr	r3, [pc, #100]	; (8001efc <madgwick_ahrs_update+0xfbc>)
 8001e96:	edd3 7a00 	vldr	s15, [r3]
 8001e9a:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8001e9e:	4b13      	ldr	r3, [pc, #76]	; (8001eec <madgwick_ahrs_update+0xfac>)
 8001ea0:	edd3 7a00 	vldr	s15, [r3]
 8001ea4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001ea8:	4b13      	ldr	r3, [pc, #76]	; (8001ef8 <madgwick_ahrs_update+0xfb8>)
 8001eaa:	edd3 7a00 	vldr	s15, [r3]
 8001eae:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8001eb2:	4b0f      	ldr	r3, [pc, #60]	; (8001ef0 <madgwick_ahrs_update+0xfb0>)
 8001eb4:	edd3 7a00 	vldr	s15, [r3]
 8001eb8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001ebc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ec0:	ee17 0a90 	vmov	r0, s15
 8001ec4:	f7fe fb40 	bl	8000548 <__aeabi_f2d>
 8001ec8:	4604      	mov	r4, r0
 8001eca:	460d      	mov	r5, r1
 8001ecc:	4b08      	ldr	r3, [pc, #32]	; (8001ef0 <madgwick_ahrs_update+0xfb0>)
 8001ece:	edd3 7a00 	vldr	s15, [r3]
 8001ed2:	eeb8 7a00 	vmov.f32	s14, #128	; 0xc0000000 -2.0
 8001ed6:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001eda:	4b05      	ldr	r3, [pc, #20]	; (8001ef0 <madgwick_ahrs_update+0xfb0>)
 8001edc:	edd3 7a00 	vldr	s15, [r3]
 8001ee0:	e016      	b.n	8001f10 <madgwick_ahrs_update+0xfd0>
 8001ee2:	bf00      	nop
 8001ee4:	2000050c 	.word	0x2000050c
 8001ee8:	20000510 	.word	0x20000510
 8001eec:	200004fc 	.word	0x200004fc
 8001ef0:	200004f4 	.word	0x200004f4
 8001ef4:	20000518 	.word	0x20000518
 8001ef8:	20000004 	.word	0x20000004
 8001efc:	200004f8 	.word	0x200004f8
 8001f00:	2000051c 	.word	0x2000051c
 8001f04:	20000520 	.word	0x20000520
 8001f08:	20000000 	.word	0x20000000
 8001f0c:	3a83126f 	.word	0x3a83126f
 8001f10:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001f14:	4b4f      	ldr	r3, [pc, #316]	; (8002054 <madgwick_ahrs_update+0x1114>)
 8001f16:	edd3 7a00 	vldr	s15, [r3]
 8001f1a:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8001f1e:	4b4d      	ldr	r3, [pc, #308]	; (8002054 <madgwick_ahrs_update+0x1114>)
 8001f20:	edd3 7a00 	vldr	s15, [r3]
 8001f24:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001f28:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f2c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001f30:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001f34:	ee17 0a90 	vmov	r0, s15
 8001f38:	f7fe fb06 	bl	8000548 <__aeabi_f2d>
 8001f3c:	4602      	mov	r2, r0
 8001f3e:	460b      	mov	r3, r1
 8001f40:	ec43 2b11 	vmov	d1, r2, r3
 8001f44:	ec45 4b10 	vmov	d0, r4, r5
 8001f48:	f012 fafc 	bl	8014544 <atan2>
 8001f4c:	ec53 2b10 	vmov	r2, r3, d0
 8001f50:	4610      	mov	r0, r2
 8001f52:	4619      	mov	r1, r3
 8001f54:	f7fe fe28 	bl	8000ba8 <__aeabi_d2f>
 8001f58:	4602      	mov	r2, r0
 8001f5a:	683b      	ldr	r3, [r7, #0]
 8001f5c:	601a      	str	r2, [r3, #0]
  atti->pitch = asin(-2 * q1 * q3 + 2 * q0 * q2);                                // pitch    -pi/2----pi/2
 8001f5e:	4b3e      	ldr	r3, [pc, #248]	; (8002058 <madgwick_ahrs_update+0x1118>)
 8001f60:	edd3 7a00 	vldr	s15, [r3]
 8001f64:	eeb8 7a00 	vmov.f32	s14, #128	; 0xc0000000 -2.0
 8001f68:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001f6c:	4b3b      	ldr	r3, [pc, #236]	; (800205c <madgwick_ahrs_update+0x111c>)
 8001f6e:	edd3 7a00 	vldr	s15, [r3]
 8001f72:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001f76:	4b3a      	ldr	r3, [pc, #232]	; (8002060 <madgwick_ahrs_update+0x1120>)
 8001f78:	edd3 7a00 	vldr	s15, [r3]
 8001f7c:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8001f80:	4b34      	ldr	r3, [pc, #208]	; (8002054 <madgwick_ahrs_update+0x1114>)
 8001f82:	edd3 7a00 	vldr	s15, [r3]
 8001f86:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001f8a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f8e:	ee17 0a90 	vmov	r0, s15
 8001f92:	f7fe fad9 	bl	8000548 <__aeabi_f2d>
 8001f96:	4602      	mov	r2, r0
 8001f98:	460b      	mov	r3, r1
 8001f9a:	ec43 2b10 	vmov	d0, r2, r3
 8001f9e:	f012 fa97 	bl	80144d0 <asin>
 8001fa2:	ec53 2b10 	vmov	r2, r3, d0
 8001fa6:	4610      	mov	r0, r2
 8001fa8:	4619      	mov	r1, r3
 8001faa:	f7fe fdfd 	bl	8000ba8 <__aeabi_d2f>
 8001fae:	4602      	mov	r2, r0
 8001fb0:	683b      	ldr	r3, [r7, #0]
 8001fb2:	605a      	str	r2, [r3, #4]
  atti->yaw = atan2(2 * q1 * q2 + 2 * q0 * q3, -2 * q2 * q2 - 2 * q3 * q3 + 1);  // yaw      -pi----pi
 8001fb4:	4b28      	ldr	r3, [pc, #160]	; (8002058 <madgwick_ahrs_update+0x1118>)
 8001fb6:	edd3 7a00 	vldr	s15, [r3]
 8001fba:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8001fbe:	4b25      	ldr	r3, [pc, #148]	; (8002054 <madgwick_ahrs_update+0x1114>)
 8001fc0:	edd3 7a00 	vldr	s15, [r3]
 8001fc4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001fc8:	4b25      	ldr	r3, [pc, #148]	; (8002060 <madgwick_ahrs_update+0x1120>)
 8001fca:	edd3 7a00 	vldr	s15, [r3]
 8001fce:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8001fd2:	4b22      	ldr	r3, [pc, #136]	; (800205c <madgwick_ahrs_update+0x111c>)
 8001fd4:	edd3 7a00 	vldr	s15, [r3]
 8001fd8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001fdc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001fe0:	ee17 0a90 	vmov	r0, s15
 8001fe4:	f7fe fab0 	bl	8000548 <__aeabi_f2d>
 8001fe8:	4604      	mov	r4, r0
 8001fea:	460d      	mov	r5, r1
 8001fec:	4b19      	ldr	r3, [pc, #100]	; (8002054 <madgwick_ahrs_update+0x1114>)
 8001fee:	edd3 7a00 	vldr	s15, [r3]
 8001ff2:	eeb8 7a00 	vmov.f32	s14, #128	; 0xc0000000 -2.0
 8001ff6:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001ffa:	4b16      	ldr	r3, [pc, #88]	; (8002054 <madgwick_ahrs_update+0x1114>)
 8001ffc:	edd3 7a00 	vldr	s15, [r3]
 8002000:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002004:	4b15      	ldr	r3, [pc, #84]	; (800205c <madgwick_ahrs_update+0x111c>)
 8002006:	edd3 7a00 	vldr	s15, [r3]
 800200a:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800200e:	4b13      	ldr	r3, [pc, #76]	; (800205c <madgwick_ahrs_update+0x111c>)
 8002010:	edd3 7a00 	vldr	s15, [r3]
 8002014:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002018:	ee77 7a67 	vsub.f32	s15, s14, s15
 800201c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002020:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002024:	ee17 0a90 	vmov	r0, s15
 8002028:	f7fe fa8e 	bl	8000548 <__aeabi_f2d>
 800202c:	4602      	mov	r2, r0
 800202e:	460b      	mov	r3, r1
 8002030:	ec43 2b11 	vmov	d1, r2, r3
 8002034:	ec45 4b10 	vmov	d0, r4, r5
 8002038:	f012 fa84 	bl	8014544 <atan2>
 800203c:	ec53 2b10 	vmov	r2, r3, d0
 8002040:	4610      	mov	r0, r2
 8002042:	4619      	mov	r1, r3
 8002044:	f7fe fdb0 	bl	8000ba8 <__aeabi_d2f>
 8002048:	4602      	mov	r2, r0
 800204a:	683b      	ldr	r3, [r7, #0]
 800204c:	609a      	str	r2, [r3, #8]
}
 800204e:	3798      	adds	r7, #152	; 0x98
 8002050:	46bd      	mov	sp, r7
 8002052:	bdb0      	pop	{r4, r5, r7, pc}
 8002054:	200004f8 	.word	0x200004f8
 8002058:	200004f4 	.word	0x200004f4
 800205c:	200004fc 	.word	0x200004fc
 8002060:	20000004 	.word	0x20000004

08002064 <madgwick_ahrs_updateIMU>:

void madgwick_ahrs_updateIMU(AhrsSensor_t *sensor, Attitude_t *atti)
{
 8002064:	b5b0      	push	{r4, r5, r7, lr}
 8002066:	b098      	sub	sp, #96	; 0x60
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
 800206c:	6039      	str	r1, [r7, #0]
  float recipNorm;
  float s0, s1, s2, s3;
  float qDot1, qDot2, qDot3, qDot4;
  float _2q0, _2q1, _2q2, _2q3, _4q0, _4q1, _4q2, _8q1, _8q2, q0q0, q1q1, q2q2, q3q3;

  gx = sensor->wx;
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	68db      	ldr	r3, [r3, #12]
 8002072:	4ad1      	ldr	r2, [pc, #836]	; (80023b8 <madgwick_ahrs_updateIMU+0x354>)
 8002074:	6013      	str	r3, [r2, #0]
  gy = sensor->wy;
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	691b      	ldr	r3, [r3, #16]
 800207a:	4ad0      	ldr	r2, [pc, #832]	; (80023bc <madgwick_ahrs_updateIMU+0x358>)
 800207c:	6013      	str	r3, [r2, #0]
  gz = sensor->wz;
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	695b      	ldr	r3, [r3, #20]
 8002082:	4acf      	ldr	r2, [pc, #828]	; (80023c0 <madgwick_ahrs_updateIMU+0x35c>)
 8002084:	6013      	str	r3, [r2, #0]
  ax = sensor->ax;
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	4ace      	ldr	r2, [pc, #824]	; (80023c4 <madgwick_ahrs_updateIMU+0x360>)
 800208c:	6013      	str	r3, [r2, #0]

  az = sensor->az;
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	689b      	ldr	r3, [r3, #8]
 8002092:	4acd      	ldr	r2, [pc, #820]	; (80023c8 <madgwick_ahrs_updateIMU+0x364>)
 8002094:	6013      	str	r3, [r2, #0]
  mx = sensor->mx;
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	699b      	ldr	r3, [r3, #24]
 800209a:	4acc      	ldr	r2, [pc, #816]	; (80023cc <madgwick_ahrs_updateIMU+0x368>)
 800209c:	6013      	str	r3, [r2, #0]
  my = sensor->my;
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	69db      	ldr	r3, [r3, #28]
 80020a2:	4acb      	ldr	r2, [pc, #812]	; (80023d0 <madgwick_ahrs_updateIMU+0x36c>)
 80020a4:	6013      	str	r3, [r2, #0]
  mz = sensor->mz;
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	6a1b      	ldr	r3, [r3, #32]
 80020aa:	4aca      	ldr	r2, [pc, #808]	; (80023d4 <madgwick_ahrs_updateIMU+0x370>)
 80020ac:	6013      	str	r3, [r2, #0]

  // Rate of change of quaternion from gyroscope
  qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
 80020ae:	4bca      	ldr	r3, [pc, #808]	; (80023d8 <madgwick_ahrs_updateIMU+0x374>)
 80020b0:	edd3 7a00 	vldr	s15, [r3]
 80020b4:	eeb1 7a67 	vneg.f32	s14, s15
 80020b8:	4bbf      	ldr	r3, [pc, #764]	; (80023b8 <madgwick_ahrs_updateIMU+0x354>)
 80020ba:	edd3 7a00 	vldr	s15, [r3]
 80020be:	ee27 7a27 	vmul.f32	s14, s14, s15
 80020c2:	4bc6      	ldr	r3, [pc, #792]	; (80023dc <madgwick_ahrs_updateIMU+0x378>)
 80020c4:	edd3 6a00 	vldr	s13, [r3]
 80020c8:	4bbc      	ldr	r3, [pc, #752]	; (80023bc <madgwick_ahrs_updateIMU+0x358>)
 80020ca:	edd3 7a00 	vldr	s15, [r3]
 80020ce:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80020d2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80020d6:	4bc2      	ldr	r3, [pc, #776]	; (80023e0 <madgwick_ahrs_updateIMU+0x37c>)
 80020d8:	edd3 6a00 	vldr	s13, [r3]
 80020dc:	4bb8      	ldr	r3, [pc, #736]	; (80023c0 <madgwick_ahrs_updateIMU+0x35c>)
 80020de:	edd3 7a00 	vldr	s15, [r3]
 80020e2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80020e6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80020ea:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80020ee:	ee67 7a87 	vmul.f32	s15, s15, s14
 80020f2:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
  qDot2 = 0.5f * (q0 * gx + q2 * gz - q3 * gy);
 80020f6:	4bbb      	ldr	r3, [pc, #748]	; (80023e4 <madgwick_ahrs_updateIMU+0x380>)
 80020f8:	ed93 7a00 	vldr	s14, [r3]
 80020fc:	4bae      	ldr	r3, [pc, #696]	; (80023b8 <madgwick_ahrs_updateIMU+0x354>)
 80020fe:	edd3 7a00 	vldr	s15, [r3]
 8002102:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002106:	4bb5      	ldr	r3, [pc, #724]	; (80023dc <madgwick_ahrs_updateIMU+0x378>)
 8002108:	edd3 6a00 	vldr	s13, [r3]
 800210c:	4bac      	ldr	r3, [pc, #688]	; (80023c0 <madgwick_ahrs_updateIMU+0x35c>)
 800210e:	edd3 7a00 	vldr	s15, [r3]
 8002112:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002116:	ee37 7a27 	vadd.f32	s14, s14, s15
 800211a:	4bb1      	ldr	r3, [pc, #708]	; (80023e0 <madgwick_ahrs_updateIMU+0x37c>)
 800211c:	edd3 6a00 	vldr	s13, [r3]
 8002120:	4ba6      	ldr	r3, [pc, #664]	; (80023bc <madgwick_ahrs_updateIMU+0x358>)
 8002122:	edd3 7a00 	vldr	s15, [r3]
 8002126:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800212a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800212e:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002132:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002136:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
  qDot3 = 0.5f * (q0 * gy - q1 * gz + q3 * gx);
 800213a:	4baa      	ldr	r3, [pc, #680]	; (80023e4 <madgwick_ahrs_updateIMU+0x380>)
 800213c:	ed93 7a00 	vldr	s14, [r3]
 8002140:	4b9e      	ldr	r3, [pc, #632]	; (80023bc <madgwick_ahrs_updateIMU+0x358>)
 8002142:	edd3 7a00 	vldr	s15, [r3]
 8002146:	ee27 7a27 	vmul.f32	s14, s14, s15
 800214a:	4ba3      	ldr	r3, [pc, #652]	; (80023d8 <madgwick_ahrs_updateIMU+0x374>)
 800214c:	edd3 6a00 	vldr	s13, [r3]
 8002150:	4b9b      	ldr	r3, [pc, #620]	; (80023c0 <madgwick_ahrs_updateIMU+0x35c>)
 8002152:	edd3 7a00 	vldr	s15, [r3]
 8002156:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800215a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800215e:	4ba0      	ldr	r3, [pc, #640]	; (80023e0 <madgwick_ahrs_updateIMU+0x37c>)
 8002160:	edd3 6a00 	vldr	s13, [r3]
 8002164:	4b94      	ldr	r3, [pc, #592]	; (80023b8 <madgwick_ahrs_updateIMU+0x354>)
 8002166:	edd3 7a00 	vldr	s15, [r3]
 800216a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800216e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002172:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002176:	ee67 7a87 	vmul.f32	s15, s15, s14
 800217a:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
  qDot4 = 0.5f * (q0 * gz + q1 * gy - q2 * gx);
 800217e:	4b99      	ldr	r3, [pc, #612]	; (80023e4 <madgwick_ahrs_updateIMU+0x380>)
 8002180:	ed93 7a00 	vldr	s14, [r3]
 8002184:	4b8e      	ldr	r3, [pc, #568]	; (80023c0 <madgwick_ahrs_updateIMU+0x35c>)
 8002186:	edd3 7a00 	vldr	s15, [r3]
 800218a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800218e:	4b92      	ldr	r3, [pc, #584]	; (80023d8 <madgwick_ahrs_updateIMU+0x374>)
 8002190:	edd3 6a00 	vldr	s13, [r3]
 8002194:	4b89      	ldr	r3, [pc, #548]	; (80023bc <madgwick_ahrs_updateIMU+0x358>)
 8002196:	edd3 7a00 	vldr	s15, [r3]
 800219a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800219e:	ee37 7a27 	vadd.f32	s14, s14, s15
 80021a2:	4b8e      	ldr	r3, [pc, #568]	; (80023dc <madgwick_ahrs_updateIMU+0x378>)
 80021a4:	edd3 6a00 	vldr	s13, [r3]
 80021a8:	4b83      	ldr	r3, [pc, #524]	; (80023b8 <madgwick_ahrs_updateIMU+0x354>)
 80021aa:	edd3 7a00 	vldr	s15, [r3]
 80021ae:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80021b2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80021b6:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80021ba:	ee67 7a87 	vmul.f32	s15, s15, s14
 80021be:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50

  // Compute feedback only if accelerometer measurement valid (avoids NaN in accelerometer normalisation)
  if (!((ax == 0.0f) && (ay == 0.0f) && (az == 0.0f)))
 80021c2:	4b80      	ldr	r3, [pc, #512]	; (80023c4 <madgwick_ahrs_updateIMU+0x360>)
 80021c4:	edd3 7a00 	vldr	s15, [r3]
 80021c8:	eef5 7a40 	vcmp.f32	s15, #0.0
 80021cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021d0:	d110      	bne.n	80021f4 <madgwick_ahrs_updateIMU+0x190>
 80021d2:	4b85      	ldr	r3, [pc, #532]	; (80023e8 <madgwick_ahrs_updateIMU+0x384>)
 80021d4:	edd3 7a00 	vldr	s15, [r3]
 80021d8:	eef5 7a40 	vcmp.f32	s15, #0.0
 80021dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021e0:	d108      	bne.n	80021f4 <madgwick_ahrs_updateIMU+0x190>
 80021e2:	4b79      	ldr	r3, [pc, #484]	; (80023c8 <madgwick_ahrs_updateIMU+0x364>)
 80021e4:	edd3 7a00 	vldr	s15, [r3]
 80021e8:	eef5 7a40 	vcmp.f32	s15, #0.0
 80021ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021f0:	f000 8213 	beq.w	800261a <madgwick_ahrs_updateIMU+0x5b6>
  {

    // Normalise accelerometer measurement
    recipNorm = invSqrt(ax * ax + ay * ay + az * az);
 80021f4:	4b73      	ldr	r3, [pc, #460]	; (80023c4 <madgwick_ahrs_updateIMU+0x360>)
 80021f6:	ed93 7a00 	vldr	s14, [r3]
 80021fa:	4b72      	ldr	r3, [pc, #456]	; (80023c4 <madgwick_ahrs_updateIMU+0x360>)
 80021fc:	edd3 7a00 	vldr	s15, [r3]
 8002200:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002204:	4b78      	ldr	r3, [pc, #480]	; (80023e8 <madgwick_ahrs_updateIMU+0x384>)
 8002206:	edd3 6a00 	vldr	s13, [r3]
 800220a:	4b77      	ldr	r3, [pc, #476]	; (80023e8 <madgwick_ahrs_updateIMU+0x384>)
 800220c:	edd3 7a00 	vldr	s15, [r3]
 8002210:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002214:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002218:	4b6b      	ldr	r3, [pc, #428]	; (80023c8 <madgwick_ahrs_updateIMU+0x364>)
 800221a:	edd3 6a00 	vldr	s13, [r3]
 800221e:	4b6a      	ldr	r3, [pc, #424]	; (80023c8 <madgwick_ahrs_updateIMU+0x364>)
 8002220:	edd3 7a00 	vldr	s15, [r3]
 8002224:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002228:	ee77 7a27 	vadd.f32	s15, s14, s15
 800222c:	eeb0 0a67 	vmov.f32	s0, s15
 8002230:	f000 fb64 	bl	80028fc <invSqrt>
 8002234:	ed87 0a13 	vstr	s0, [r7, #76]	; 0x4c
    ax *= recipNorm;
 8002238:	4b62      	ldr	r3, [pc, #392]	; (80023c4 <madgwick_ahrs_updateIMU+0x360>)
 800223a:	ed93 7a00 	vldr	s14, [r3]
 800223e:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 8002242:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002246:	4b5f      	ldr	r3, [pc, #380]	; (80023c4 <madgwick_ahrs_updateIMU+0x360>)
 8002248:	edc3 7a00 	vstr	s15, [r3]
    ay *= recipNorm;
 800224c:	4b66      	ldr	r3, [pc, #408]	; (80023e8 <madgwick_ahrs_updateIMU+0x384>)
 800224e:	ed93 7a00 	vldr	s14, [r3]
 8002252:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 8002256:	ee67 7a27 	vmul.f32	s15, s14, s15
 800225a:	4b63      	ldr	r3, [pc, #396]	; (80023e8 <madgwick_ahrs_updateIMU+0x384>)
 800225c:	edc3 7a00 	vstr	s15, [r3]
    az *= recipNorm;
 8002260:	4b59      	ldr	r3, [pc, #356]	; (80023c8 <madgwick_ahrs_updateIMU+0x364>)
 8002262:	ed93 7a00 	vldr	s14, [r3]
 8002266:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 800226a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800226e:	4b56      	ldr	r3, [pc, #344]	; (80023c8 <madgwick_ahrs_updateIMU+0x364>)
 8002270:	edc3 7a00 	vstr	s15, [r3]

    // Auxiliary variables to avoid repeated arithmetic
    _2q0 = 2.0f * q0;
 8002274:	4b5b      	ldr	r3, [pc, #364]	; (80023e4 <madgwick_ahrs_updateIMU+0x380>)
 8002276:	edd3 7a00 	vldr	s15, [r3]
 800227a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800227e:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
    _2q1 = 2.0f * q1;
 8002282:	4b55      	ldr	r3, [pc, #340]	; (80023d8 <madgwick_ahrs_updateIMU+0x374>)
 8002284:	edd3 7a00 	vldr	s15, [r3]
 8002288:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800228c:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
    _2q2 = 2.0f * q2;
 8002290:	4b52      	ldr	r3, [pc, #328]	; (80023dc <madgwick_ahrs_updateIMU+0x378>)
 8002292:	edd3 7a00 	vldr	s15, [r3]
 8002296:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800229a:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
    _2q3 = 2.0f * q3;
 800229e:	4b50      	ldr	r3, [pc, #320]	; (80023e0 <madgwick_ahrs_updateIMU+0x37c>)
 80022a0:	edd3 7a00 	vldr	s15, [r3]
 80022a4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80022a8:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
    _4q0 = 4.0f * q0;
 80022ac:	4b4d      	ldr	r3, [pc, #308]	; (80023e4 <madgwick_ahrs_updateIMU+0x380>)
 80022ae:	edd3 7a00 	vldr	s15, [r3]
 80022b2:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 80022b6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80022ba:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
    _4q1 = 4.0f * q1;
 80022be:	4b46      	ldr	r3, [pc, #280]	; (80023d8 <madgwick_ahrs_updateIMU+0x374>)
 80022c0:	edd3 7a00 	vldr	s15, [r3]
 80022c4:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 80022c8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80022cc:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
    _4q2 = 4.0f * q2;
 80022d0:	4b42      	ldr	r3, [pc, #264]	; (80023dc <madgwick_ahrs_updateIMU+0x378>)
 80022d2:	edd3 7a00 	vldr	s15, [r3]
 80022d6:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 80022da:	ee67 7a87 	vmul.f32	s15, s15, s14
 80022de:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
    _8q1 = 8.0f * q1;
 80022e2:	4b3d      	ldr	r3, [pc, #244]	; (80023d8 <madgwick_ahrs_updateIMU+0x374>)
 80022e4:	edd3 7a00 	vldr	s15, [r3]
 80022e8:	eeb2 7a00 	vmov.f32	s14, #32	; 0x41000000  8.0
 80022ec:	ee67 7a87 	vmul.f32	s15, s15, s14
 80022f0:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
    _8q2 = 8.0f * q2;
 80022f4:	4b39      	ldr	r3, [pc, #228]	; (80023dc <madgwick_ahrs_updateIMU+0x378>)
 80022f6:	edd3 7a00 	vldr	s15, [r3]
 80022fa:	eeb2 7a00 	vmov.f32	s14, #32	; 0x41000000  8.0
 80022fe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002302:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
    q0q0 = q0 * q0;
 8002306:	4b37      	ldr	r3, [pc, #220]	; (80023e4 <madgwick_ahrs_updateIMU+0x380>)
 8002308:	ed93 7a00 	vldr	s14, [r3]
 800230c:	4b35      	ldr	r3, [pc, #212]	; (80023e4 <madgwick_ahrs_updateIMU+0x380>)
 800230e:	edd3 7a00 	vldr	s15, [r3]
 8002312:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002316:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    q1q1 = q1 * q1;
 800231a:	4b2f      	ldr	r3, [pc, #188]	; (80023d8 <madgwick_ahrs_updateIMU+0x374>)
 800231c:	ed93 7a00 	vldr	s14, [r3]
 8002320:	4b2d      	ldr	r3, [pc, #180]	; (80023d8 <madgwick_ahrs_updateIMU+0x374>)
 8002322:	edd3 7a00 	vldr	s15, [r3]
 8002326:	ee67 7a27 	vmul.f32	s15, s14, s15
 800232a:	edc7 7a08 	vstr	s15, [r7, #32]
    q2q2 = q2 * q2;
 800232e:	4b2b      	ldr	r3, [pc, #172]	; (80023dc <madgwick_ahrs_updateIMU+0x378>)
 8002330:	ed93 7a00 	vldr	s14, [r3]
 8002334:	4b29      	ldr	r3, [pc, #164]	; (80023dc <madgwick_ahrs_updateIMU+0x378>)
 8002336:	edd3 7a00 	vldr	s15, [r3]
 800233a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800233e:	edc7 7a07 	vstr	s15, [r7, #28]
    q3q3 = q3 * q3;
 8002342:	4b27      	ldr	r3, [pc, #156]	; (80023e0 <madgwick_ahrs_updateIMU+0x37c>)
 8002344:	ed93 7a00 	vldr	s14, [r3]
 8002348:	4b25      	ldr	r3, [pc, #148]	; (80023e0 <madgwick_ahrs_updateIMU+0x37c>)
 800234a:	edd3 7a00 	vldr	s15, [r3]
 800234e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002352:	edc7 7a06 	vstr	s15, [r7, #24]

    // Gradient decent algorithm corrective step
    s0 = _4q0 * q2q2 + _2q2 * ax + _4q0 * q1q1 - _2q1 * ay;
 8002356:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 800235a:	edd7 7a07 	vldr	s15, [r7, #28]
 800235e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002362:	4b18      	ldr	r3, [pc, #96]	; (80023c4 <madgwick_ahrs_updateIMU+0x360>)
 8002364:	edd3 6a00 	vldr	s13, [r3]
 8002368:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 800236c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002370:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002374:	edd7 6a0e 	vldr	s13, [r7, #56]	; 0x38
 8002378:	edd7 7a08 	vldr	s15, [r7, #32]
 800237c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002380:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002384:	4b18      	ldr	r3, [pc, #96]	; (80023e8 <madgwick_ahrs_updateIMU+0x384>)
 8002386:	edd3 6a00 	vldr	s13, [r3]
 800238a:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 800238e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002392:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002396:	edc7 7a05 	vstr	s15, [r7, #20]
    s1 = _4q1 * q3q3 - _2q3 * ax + 4.0f * q0q0 * q1 - _2q0 * ay - _4q1 + _8q1 * q1q1 + _8q1 * q2q2 + _4q1 * az;
 800239a:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 800239e:	edd7 7a06 	vldr	s15, [r7, #24]
 80023a2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80023a6:	4b07      	ldr	r3, [pc, #28]	; (80023c4 <madgwick_ahrs_updateIMU+0x360>)
 80023a8:	edd3 6a00 	vldr	s13, [r3]
 80023ac:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 80023b0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80023b4:	e01a      	b.n	80023ec <madgwick_ahrs_updateIMU+0x388>
 80023b6:	bf00      	nop
 80023b8:	20000500 	.word	0x20000500
 80023bc:	20000504 	.word	0x20000504
 80023c0:	20000508 	.word	0x20000508
 80023c4:	2000050c 	.word	0x2000050c
 80023c8:	20000514 	.word	0x20000514
 80023cc:	20000518 	.word	0x20000518
 80023d0:	2000051c 	.word	0x2000051c
 80023d4:	20000520 	.word	0x20000520
 80023d8:	200004f4 	.word	0x200004f4
 80023dc:	200004f8 	.word	0x200004f8
 80023e0:	200004fc 	.word	0x200004fc
 80023e4:	20000004 	.word	0x20000004
 80023e8:	20000510 	.word	0x20000510
 80023ec:	ee37 7a67 	vsub.f32	s14, s14, s15
 80023f0:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80023f4:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 80023f8:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80023fc:	4be6      	ldr	r3, [pc, #920]	; (8002798 <madgwick_ahrs_updateIMU+0x734>)
 80023fe:	edd3 7a00 	vldr	s15, [r3]
 8002402:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002406:	ee37 7a27 	vadd.f32	s14, s14, s15
 800240a:	4be4      	ldr	r3, [pc, #912]	; (800279c <madgwick_ahrs_updateIMU+0x738>)
 800240c:	edd3 6a00 	vldr	s13, [r3]
 8002410:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8002414:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002418:	ee37 7a67 	vsub.f32	s14, s14, s15
 800241c:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8002420:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002424:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 8002428:	edd7 7a08 	vldr	s15, [r7, #32]
 800242c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002430:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002434:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 8002438:	edd7 7a07 	vldr	s15, [r7, #28]
 800243c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002440:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002444:	4bd6      	ldr	r3, [pc, #856]	; (80027a0 <madgwick_ahrs_updateIMU+0x73c>)
 8002446:	edd3 6a00 	vldr	s13, [r3]
 800244a:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 800244e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002452:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002456:	edc7 7a04 	vstr	s15, [r7, #16]
    s2 = 4.0f * q0q0 * q2 + _2q0 * ax + _4q2 * q3q3 - _2q3 * ay - _4q2 + _8q2 * q1q1 + _8q2 * q2q2 + _4q2 * az;
 800245a:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800245e:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8002462:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002466:	4bcf      	ldr	r3, [pc, #828]	; (80027a4 <madgwick_ahrs_updateIMU+0x740>)
 8002468:	edd3 7a00 	vldr	s15, [r3]
 800246c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002470:	4bcd      	ldr	r3, [pc, #820]	; (80027a8 <madgwick_ahrs_updateIMU+0x744>)
 8002472:	edd3 6a00 	vldr	s13, [r3]
 8002476:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 800247a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800247e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002482:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 8002486:	edd7 7a06 	vldr	s15, [r7, #24]
 800248a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800248e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002492:	4bc2      	ldr	r3, [pc, #776]	; (800279c <madgwick_ahrs_updateIMU+0x738>)
 8002494:	edd3 6a00 	vldr	s13, [r3]
 8002498:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 800249c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80024a0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80024a4:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 80024a8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80024ac:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 80024b0:	edd7 7a08 	vldr	s15, [r7, #32]
 80024b4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80024b8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80024bc:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 80024c0:	edd7 7a07 	vldr	s15, [r7, #28]
 80024c4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80024c8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80024cc:	4bb4      	ldr	r3, [pc, #720]	; (80027a0 <madgwick_ahrs_updateIMU+0x73c>)
 80024ce:	edd3 6a00 	vldr	s13, [r3]
 80024d2:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 80024d6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80024da:	ee77 7a27 	vadd.f32	s15, s14, s15
 80024de:	edc7 7a03 	vstr	s15, [r7, #12]
    s3 = 4.0f * q1q1 * q3 - _2q1 * ax + 4.0f * q2q2 * q3 - _2q2 * ay;
 80024e2:	edd7 7a08 	vldr	s15, [r7, #32]
 80024e6:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 80024ea:	ee27 7a87 	vmul.f32	s14, s15, s14
 80024ee:	4baf      	ldr	r3, [pc, #700]	; (80027ac <madgwick_ahrs_updateIMU+0x748>)
 80024f0:	edd3 7a00 	vldr	s15, [r3]
 80024f4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80024f8:	4bab      	ldr	r3, [pc, #684]	; (80027a8 <madgwick_ahrs_updateIMU+0x744>)
 80024fa:	edd3 6a00 	vldr	s13, [r3]
 80024fe:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8002502:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002506:	ee37 7a67 	vsub.f32	s14, s14, s15
 800250a:	edd7 7a07 	vldr	s15, [r7, #28]
 800250e:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 8002512:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002516:	4ba5      	ldr	r3, [pc, #660]	; (80027ac <madgwick_ahrs_updateIMU+0x748>)
 8002518:	edd3 7a00 	vldr	s15, [r3]
 800251c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002520:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002524:	4b9d      	ldr	r3, [pc, #628]	; (800279c <madgwick_ahrs_updateIMU+0x738>)
 8002526:	edd3 6a00 	vldr	s13, [r3]
 800252a:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 800252e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002532:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002536:	edc7 7a02 	vstr	s15, [r7, #8]
    recipNorm = invSqrt(s0 * s0 + s1 * s1 + s2 * s2 + s3 * s3); // normalise step magnitude
 800253a:	edd7 7a05 	vldr	s15, [r7, #20]
 800253e:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8002542:	edd7 7a04 	vldr	s15, [r7, #16]
 8002546:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800254a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800254e:	edd7 7a03 	vldr	s15, [r7, #12]
 8002552:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002556:	ee37 7a27 	vadd.f32	s14, s14, s15
 800255a:	edd7 7a02 	vldr	s15, [r7, #8]
 800255e:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002562:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002566:	eeb0 0a67 	vmov.f32	s0, s15
 800256a:	f000 f9c7 	bl	80028fc <invSqrt>
 800256e:	ed87 0a13 	vstr	s0, [r7, #76]	; 0x4c
    s0 *= recipNorm;
 8002572:	ed97 7a05 	vldr	s14, [r7, #20]
 8002576:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 800257a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800257e:	edc7 7a05 	vstr	s15, [r7, #20]
    s1 *= recipNorm;
 8002582:	ed97 7a04 	vldr	s14, [r7, #16]
 8002586:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 800258a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800258e:	edc7 7a04 	vstr	s15, [r7, #16]
    s2 *= recipNorm;
 8002592:	ed97 7a03 	vldr	s14, [r7, #12]
 8002596:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 800259a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800259e:	edc7 7a03 	vstr	s15, [r7, #12]
    s3 *= recipNorm;
 80025a2:	ed97 7a02 	vldr	s14, [r7, #8]
 80025a6:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 80025aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025ae:	edc7 7a02 	vstr	s15, [r7, #8]

    // Apply feedback step
    qDot1 -= beta * s0;
 80025b2:	4b7f      	ldr	r3, [pc, #508]	; (80027b0 <madgwick_ahrs_updateIMU+0x74c>)
 80025b4:	ed93 7a00 	vldr	s14, [r3]
 80025b8:	edd7 7a05 	vldr	s15, [r7, #20]
 80025bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025c0:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 80025c4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80025c8:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
    qDot2 -= beta * s1;
 80025cc:	4b78      	ldr	r3, [pc, #480]	; (80027b0 <madgwick_ahrs_updateIMU+0x74c>)
 80025ce:	ed93 7a00 	vldr	s14, [r3]
 80025d2:	edd7 7a04 	vldr	s15, [r7, #16]
 80025d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025da:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 80025de:	ee77 7a67 	vsub.f32	s15, s14, s15
 80025e2:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
    qDot3 -= beta * s2;
 80025e6:	4b72      	ldr	r3, [pc, #456]	; (80027b0 <madgwick_ahrs_updateIMU+0x74c>)
 80025e8:	ed93 7a00 	vldr	s14, [r3]
 80025ec:	edd7 7a03 	vldr	s15, [r7, #12]
 80025f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025f4:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 80025f8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80025fc:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
    qDot4 -= beta * s3;
 8002600:	4b6b      	ldr	r3, [pc, #428]	; (80027b0 <madgwick_ahrs_updateIMU+0x74c>)
 8002602:	ed93 7a00 	vldr	s14, [r3]
 8002606:	edd7 7a02 	vldr	s15, [r7, #8]
 800260a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800260e:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8002612:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002616:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
  }

  // Integrate rate of change of quaternion to yield quaternion
  q0 += qDot1 * (1.0f / sampleFreq);
 800261a:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 800261e:	ed9f 7a65 	vldr	s14, [pc, #404]	; 80027b4 <madgwick_ahrs_updateIMU+0x750>
 8002622:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002626:	4b64      	ldr	r3, [pc, #400]	; (80027b8 <madgwick_ahrs_updateIMU+0x754>)
 8002628:	edd3 7a00 	vldr	s15, [r3]
 800262c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002630:	4b61      	ldr	r3, [pc, #388]	; (80027b8 <madgwick_ahrs_updateIMU+0x754>)
 8002632:	edc3 7a00 	vstr	s15, [r3]
  q1 += qDot2 * (1.0f / sampleFreq);
 8002636:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 800263a:	ed9f 7a5e 	vldr	s14, [pc, #376]	; 80027b4 <madgwick_ahrs_updateIMU+0x750>
 800263e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002642:	4b55      	ldr	r3, [pc, #340]	; (8002798 <madgwick_ahrs_updateIMU+0x734>)
 8002644:	edd3 7a00 	vldr	s15, [r3]
 8002648:	ee77 7a27 	vadd.f32	s15, s14, s15
 800264c:	4b52      	ldr	r3, [pc, #328]	; (8002798 <madgwick_ahrs_updateIMU+0x734>)
 800264e:	edc3 7a00 	vstr	s15, [r3]
  q2 += qDot3 * (1.0f / sampleFreq);
 8002652:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8002656:	ed9f 7a57 	vldr	s14, [pc, #348]	; 80027b4 <madgwick_ahrs_updateIMU+0x750>
 800265a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800265e:	4b51      	ldr	r3, [pc, #324]	; (80027a4 <madgwick_ahrs_updateIMU+0x740>)
 8002660:	edd3 7a00 	vldr	s15, [r3]
 8002664:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002668:	4b4e      	ldr	r3, [pc, #312]	; (80027a4 <madgwick_ahrs_updateIMU+0x740>)
 800266a:	edc3 7a00 	vstr	s15, [r3]
  q3 += qDot4 * (1.0f / sampleFreq);
 800266e:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 8002672:	ed9f 7a50 	vldr	s14, [pc, #320]	; 80027b4 <madgwick_ahrs_updateIMU+0x750>
 8002676:	ee27 7a87 	vmul.f32	s14, s15, s14
 800267a:	4b4c      	ldr	r3, [pc, #304]	; (80027ac <madgwick_ahrs_updateIMU+0x748>)
 800267c:	edd3 7a00 	vldr	s15, [r3]
 8002680:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002684:	4b49      	ldr	r3, [pc, #292]	; (80027ac <madgwick_ahrs_updateIMU+0x748>)
 8002686:	edc3 7a00 	vstr	s15, [r3]

  // Normalise quaternion
  recipNorm = invSqrt(q0 * q0 + q1 * q1 + q2 * q2 + q3 * q3);
 800268a:	4b4b      	ldr	r3, [pc, #300]	; (80027b8 <madgwick_ahrs_updateIMU+0x754>)
 800268c:	ed93 7a00 	vldr	s14, [r3]
 8002690:	4b49      	ldr	r3, [pc, #292]	; (80027b8 <madgwick_ahrs_updateIMU+0x754>)
 8002692:	edd3 7a00 	vldr	s15, [r3]
 8002696:	ee27 7a27 	vmul.f32	s14, s14, s15
 800269a:	4b3f      	ldr	r3, [pc, #252]	; (8002798 <madgwick_ahrs_updateIMU+0x734>)
 800269c:	edd3 6a00 	vldr	s13, [r3]
 80026a0:	4b3d      	ldr	r3, [pc, #244]	; (8002798 <madgwick_ahrs_updateIMU+0x734>)
 80026a2:	edd3 7a00 	vldr	s15, [r3]
 80026a6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80026aa:	ee37 7a27 	vadd.f32	s14, s14, s15
 80026ae:	4b3d      	ldr	r3, [pc, #244]	; (80027a4 <madgwick_ahrs_updateIMU+0x740>)
 80026b0:	edd3 6a00 	vldr	s13, [r3]
 80026b4:	4b3b      	ldr	r3, [pc, #236]	; (80027a4 <madgwick_ahrs_updateIMU+0x740>)
 80026b6:	edd3 7a00 	vldr	s15, [r3]
 80026ba:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80026be:	ee37 7a27 	vadd.f32	s14, s14, s15
 80026c2:	4b3a      	ldr	r3, [pc, #232]	; (80027ac <madgwick_ahrs_updateIMU+0x748>)
 80026c4:	edd3 6a00 	vldr	s13, [r3]
 80026c8:	4b38      	ldr	r3, [pc, #224]	; (80027ac <madgwick_ahrs_updateIMU+0x748>)
 80026ca:	edd3 7a00 	vldr	s15, [r3]
 80026ce:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80026d2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80026d6:	eeb0 0a67 	vmov.f32	s0, s15
 80026da:	f000 f90f 	bl	80028fc <invSqrt>
 80026de:	ed87 0a13 	vstr	s0, [r7, #76]	; 0x4c
  q0 *= recipNorm;
 80026e2:	4b35      	ldr	r3, [pc, #212]	; (80027b8 <madgwick_ahrs_updateIMU+0x754>)
 80026e4:	ed93 7a00 	vldr	s14, [r3]
 80026e8:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 80026ec:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026f0:	4b31      	ldr	r3, [pc, #196]	; (80027b8 <madgwick_ahrs_updateIMU+0x754>)
 80026f2:	edc3 7a00 	vstr	s15, [r3]
  q1 *= recipNorm;
 80026f6:	4b28      	ldr	r3, [pc, #160]	; (8002798 <madgwick_ahrs_updateIMU+0x734>)
 80026f8:	ed93 7a00 	vldr	s14, [r3]
 80026fc:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 8002700:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002704:	4b24      	ldr	r3, [pc, #144]	; (8002798 <madgwick_ahrs_updateIMU+0x734>)
 8002706:	edc3 7a00 	vstr	s15, [r3]
  q2 *= recipNorm;
 800270a:	4b26      	ldr	r3, [pc, #152]	; (80027a4 <madgwick_ahrs_updateIMU+0x740>)
 800270c:	ed93 7a00 	vldr	s14, [r3]
 8002710:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 8002714:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002718:	4b22      	ldr	r3, [pc, #136]	; (80027a4 <madgwick_ahrs_updateIMU+0x740>)
 800271a:	edc3 7a00 	vstr	s15, [r3]
  q3 *= recipNorm;
 800271e:	4b23      	ldr	r3, [pc, #140]	; (80027ac <madgwick_ahrs_updateIMU+0x748>)
 8002720:	ed93 7a00 	vldr	s14, [r3]
 8002724:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 8002728:	ee67 7a27 	vmul.f32	s15, s14, s15
 800272c:	4b1f      	ldr	r3, [pc, #124]	; (80027ac <madgwick_ahrs_updateIMU+0x748>)
 800272e:	edc3 7a00 	vstr	s15, [r3]

  atti->roll = atan2(2 * q2 * q3 + 2 * q0 * q1, -2 * q1 * q1 - 2 * q2 * q2 + 1); // roll     -pi----pi
 8002732:	4b1c      	ldr	r3, [pc, #112]	; (80027a4 <madgwick_ahrs_updateIMU+0x740>)
 8002734:	edd3 7a00 	vldr	s15, [r3]
 8002738:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800273c:	4b1b      	ldr	r3, [pc, #108]	; (80027ac <madgwick_ahrs_updateIMU+0x748>)
 800273e:	edd3 7a00 	vldr	s15, [r3]
 8002742:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002746:	4b1c      	ldr	r3, [pc, #112]	; (80027b8 <madgwick_ahrs_updateIMU+0x754>)
 8002748:	edd3 7a00 	vldr	s15, [r3]
 800274c:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002750:	4b11      	ldr	r3, [pc, #68]	; (8002798 <madgwick_ahrs_updateIMU+0x734>)
 8002752:	edd3 7a00 	vldr	s15, [r3]
 8002756:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800275a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800275e:	ee17 0a90 	vmov	r0, s15
 8002762:	f7fd fef1 	bl	8000548 <__aeabi_f2d>
 8002766:	4604      	mov	r4, r0
 8002768:	460d      	mov	r5, r1
 800276a:	4b0b      	ldr	r3, [pc, #44]	; (8002798 <madgwick_ahrs_updateIMU+0x734>)
 800276c:	edd3 7a00 	vldr	s15, [r3]
 8002770:	eeb8 7a00 	vmov.f32	s14, #128	; 0xc0000000 -2.0
 8002774:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002778:	4b07      	ldr	r3, [pc, #28]	; (8002798 <madgwick_ahrs_updateIMU+0x734>)
 800277a:	edd3 7a00 	vldr	s15, [r3]
 800277e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002782:	4b08      	ldr	r3, [pc, #32]	; (80027a4 <madgwick_ahrs_updateIMU+0x740>)
 8002784:	edd3 7a00 	vldr	s15, [r3]
 8002788:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800278c:	4b05      	ldr	r3, [pc, #20]	; (80027a4 <madgwick_ahrs_updateIMU+0x740>)
 800278e:	edd3 7a00 	vldr	s15, [r3]
 8002792:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002796:	e011      	b.n	80027bc <madgwick_ahrs_updateIMU+0x758>
 8002798:	200004f4 	.word	0x200004f4
 800279c:	20000510 	.word	0x20000510
 80027a0:	20000514 	.word	0x20000514
 80027a4:	200004f8 	.word	0x200004f8
 80027a8:	2000050c 	.word	0x2000050c
 80027ac:	200004fc 	.word	0x200004fc
 80027b0:	20000000 	.word	0x20000000
 80027b4:	3a83126f 	.word	0x3a83126f
 80027b8:	20000004 	.word	0x20000004
 80027bc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80027c0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80027c4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80027c8:	ee17 0a90 	vmov	r0, s15
 80027cc:	f7fd febc 	bl	8000548 <__aeabi_f2d>
 80027d0:	4602      	mov	r2, r0
 80027d2:	460b      	mov	r3, r1
 80027d4:	ec43 2b11 	vmov	d1, r2, r3
 80027d8:	ec45 4b10 	vmov	d0, r4, r5
 80027dc:	f011 feb2 	bl	8014544 <atan2>
 80027e0:	ec53 2b10 	vmov	r2, r3, d0
 80027e4:	4610      	mov	r0, r2
 80027e6:	4619      	mov	r1, r3
 80027e8:	f7fe f9de 	bl	8000ba8 <__aeabi_d2f>
 80027ec:	4602      	mov	r2, r0
 80027ee:	683b      	ldr	r3, [r7, #0]
 80027f0:	601a      	str	r2, [r3, #0]
  atti->pitch = asin(-2 * q1 * q3 + 2 * q0 * q2);                                // pitch    -pi/2----pi/2
 80027f2:	4b3e      	ldr	r3, [pc, #248]	; (80028ec <madgwick_ahrs_updateIMU+0x888>)
 80027f4:	edd3 7a00 	vldr	s15, [r3]
 80027f8:	eeb8 7a00 	vmov.f32	s14, #128	; 0xc0000000 -2.0
 80027fc:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002800:	4b3b      	ldr	r3, [pc, #236]	; (80028f0 <madgwick_ahrs_updateIMU+0x88c>)
 8002802:	edd3 7a00 	vldr	s15, [r3]
 8002806:	ee27 7a27 	vmul.f32	s14, s14, s15
 800280a:	4b3a      	ldr	r3, [pc, #232]	; (80028f4 <madgwick_ahrs_updateIMU+0x890>)
 800280c:	edd3 7a00 	vldr	s15, [r3]
 8002810:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002814:	4b38      	ldr	r3, [pc, #224]	; (80028f8 <madgwick_ahrs_updateIMU+0x894>)
 8002816:	edd3 7a00 	vldr	s15, [r3]
 800281a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800281e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002822:	ee17 0a90 	vmov	r0, s15
 8002826:	f7fd fe8f 	bl	8000548 <__aeabi_f2d>
 800282a:	4602      	mov	r2, r0
 800282c:	460b      	mov	r3, r1
 800282e:	ec43 2b10 	vmov	d0, r2, r3
 8002832:	f011 fe4d 	bl	80144d0 <asin>
 8002836:	ec53 2b10 	vmov	r2, r3, d0
 800283a:	4610      	mov	r0, r2
 800283c:	4619      	mov	r1, r3
 800283e:	f7fe f9b3 	bl	8000ba8 <__aeabi_d2f>
 8002842:	4602      	mov	r2, r0
 8002844:	683b      	ldr	r3, [r7, #0]
 8002846:	605a      	str	r2, [r3, #4]
  atti->yaw = atan2(2 * q1 * q2 + 2 * q0 * q3, -2 * q2 * q2 - 2 * q3 * q3 + 1);  // yaw      -pi----pi
 8002848:	4b28      	ldr	r3, [pc, #160]	; (80028ec <madgwick_ahrs_updateIMU+0x888>)
 800284a:	edd3 7a00 	vldr	s15, [r3]
 800284e:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8002852:	4b29      	ldr	r3, [pc, #164]	; (80028f8 <madgwick_ahrs_updateIMU+0x894>)
 8002854:	edd3 7a00 	vldr	s15, [r3]
 8002858:	ee27 7a27 	vmul.f32	s14, s14, s15
 800285c:	4b25      	ldr	r3, [pc, #148]	; (80028f4 <madgwick_ahrs_updateIMU+0x890>)
 800285e:	edd3 7a00 	vldr	s15, [r3]
 8002862:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002866:	4b22      	ldr	r3, [pc, #136]	; (80028f0 <madgwick_ahrs_updateIMU+0x88c>)
 8002868:	edd3 7a00 	vldr	s15, [r3]
 800286c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002870:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002874:	ee17 0a90 	vmov	r0, s15
 8002878:	f7fd fe66 	bl	8000548 <__aeabi_f2d>
 800287c:	4604      	mov	r4, r0
 800287e:	460d      	mov	r5, r1
 8002880:	4b1d      	ldr	r3, [pc, #116]	; (80028f8 <madgwick_ahrs_updateIMU+0x894>)
 8002882:	edd3 7a00 	vldr	s15, [r3]
 8002886:	eeb8 7a00 	vmov.f32	s14, #128	; 0xc0000000 -2.0
 800288a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800288e:	4b1a      	ldr	r3, [pc, #104]	; (80028f8 <madgwick_ahrs_updateIMU+0x894>)
 8002890:	edd3 7a00 	vldr	s15, [r3]
 8002894:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002898:	4b15      	ldr	r3, [pc, #84]	; (80028f0 <madgwick_ahrs_updateIMU+0x88c>)
 800289a:	edd3 7a00 	vldr	s15, [r3]
 800289e:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80028a2:	4b13      	ldr	r3, [pc, #76]	; (80028f0 <madgwick_ahrs_updateIMU+0x88c>)
 80028a4:	edd3 7a00 	vldr	s15, [r3]
 80028a8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80028ac:	ee77 7a67 	vsub.f32	s15, s14, s15
 80028b0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80028b4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80028b8:	ee17 0a90 	vmov	r0, s15
 80028bc:	f7fd fe44 	bl	8000548 <__aeabi_f2d>
 80028c0:	4602      	mov	r2, r0
 80028c2:	460b      	mov	r3, r1
 80028c4:	ec43 2b11 	vmov	d1, r2, r3
 80028c8:	ec45 4b10 	vmov	d0, r4, r5
 80028cc:	f011 fe3a 	bl	8014544 <atan2>
 80028d0:	ec53 2b10 	vmov	r2, r3, d0
 80028d4:	4610      	mov	r0, r2
 80028d6:	4619      	mov	r1, r3
 80028d8:	f7fe f966 	bl	8000ba8 <__aeabi_d2f>
 80028dc:	4602      	mov	r2, r0
 80028de:	683b      	ldr	r3, [r7, #0]
 80028e0:	609a      	str	r2, [r3, #8]
}
 80028e2:	bf00      	nop
 80028e4:	3760      	adds	r7, #96	; 0x60
 80028e6:	46bd      	mov	sp, r7
 80028e8:	bdb0      	pop	{r4, r5, r7, pc}
 80028ea:	bf00      	nop
 80028ec:	200004f4 	.word	0x200004f4
 80028f0:	200004fc 	.word	0x200004fc
 80028f4:	20000004 	.word	0x20000004
 80028f8:	200004f8 	.word	0x200004f8

080028fc <invSqrt>:
               sizeof(long) must be 4 bytes.
  * @param[in] input:x
  * @retval    1/Sqrt(x)
  */
float invSqrt(float x)
{
 80028fc:	b480      	push	{r7}
 80028fe:	b087      	sub	sp, #28
 8002900:	af00      	add	r7, sp, #0
 8002902:	ed87 0a01 	vstr	s0, [r7, #4]
  float halfx = 0.5f * x;
 8002906:	edd7 7a01 	vldr	s15, [r7, #4]
 800290a:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800290e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002912:	edc7 7a05 	vstr	s15, [r7, #20]
  float y = x;
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	613b      	str	r3, [r7, #16]
  long i = *(long *)&y;
 800291a:	f107 0310 	add.w	r3, r7, #16
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	60fb      	str	r3, [r7, #12]
  i = 0x5f3759df - (i >> 1);
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	105a      	asrs	r2, r3, #1
 8002926:	4b12      	ldr	r3, [pc, #72]	; (8002970 <invSqrt+0x74>)
 8002928:	1a9b      	subs	r3, r3, r2
 800292a:	60fb      	str	r3, [r7, #12]
  y = *(float *)&i;
 800292c:	f107 030c 	add.w	r3, r7, #12
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	613b      	str	r3, [r7, #16]
  y = y * (1.5f - (halfx * y * y));
 8002934:	ed97 7a04 	vldr	s14, [r7, #16]
 8002938:	edd7 7a05 	vldr	s15, [r7, #20]
 800293c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002940:	edd7 7a04 	vldr	s15, [r7, #16]
 8002944:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002948:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 800294c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002950:	edd7 7a04 	vldr	s15, [r7, #16]
 8002954:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002958:	edc7 7a04 	vstr	s15, [r7, #16]
  return y;
 800295c:	693b      	ldr	r3, [r7, #16]
 800295e:	ee07 3a90 	vmov	s15, r3
}
 8002962:	eeb0 0a67 	vmov.f32	s0, s15
 8002966:	371c      	adds	r7, #28
 8002968:	46bd      	mov	sp, r7
 800296a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296e:	4770      	bx	lr
 8002970:	5f3759df 	.word	0x5f3759df

08002974 <Get_CRC8_Check_Sum>:
0x74, 0x2a, 0xc8, 0x96, 0x15, 0x4b, 0xa9, 0xf7, 0xb6, 0xe8, 0x0a, 0x54, 0xd7, 0x89, 0x6b, 0x35,
};


unsigned char Get_CRC8_Check_Sum(unsigned char *pchMessage,unsigned int dwLength,unsigned char ucCRC8)
{
 8002974:	b480      	push	{r7}
 8002976:	b087      	sub	sp, #28
 8002978:	af00      	add	r7, sp, #0
 800297a:	60f8      	str	r0, [r7, #12]
 800297c:	60b9      	str	r1, [r7, #8]
 800297e:	4613      	mov	r3, r2
 8002980:	71fb      	strb	r3, [r7, #7]
	unsigned char ucIndex;
	while (dwLength--)
 8002982:	e00a      	b.n	800299a <Get_CRC8_Check_Sum+0x26>
	{
		ucIndex = ucCRC8^(*pchMessage++);
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	1c5a      	adds	r2, r3, #1
 8002988:	60fa      	str	r2, [r7, #12]
 800298a:	781a      	ldrb	r2, [r3, #0]
 800298c:	79fb      	ldrb	r3, [r7, #7]
 800298e:	4053      	eors	r3, r2
 8002990:	75fb      	strb	r3, [r7, #23]
		ucCRC8 = CRC8_TAB[ucIndex];
 8002992:	7dfb      	ldrb	r3, [r7, #23]
 8002994:	4a07      	ldr	r2, [pc, #28]	; (80029b4 <Get_CRC8_Check_Sum+0x40>)
 8002996:	5cd3      	ldrb	r3, [r2, r3]
 8002998:	71fb      	strb	r3, [r7, #7]
	while (dwLength--)
 800299a:	68bb      	ldr	r3, [r7, #8]
 800299c:	1e5a      	subs	r2, r3, #1
 800299e:	60ba      	str	r2, [r7, #8]
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d1ef      	bne.n	8002984 <Get_CRC8_Check_Sum+0x10>
	}
	return(ucCRC8);
 80029a4:	79fb      	ldrb	r3, [r7, #7]
}
 80029a6:	4618      	mov	r0, r3
 80029a8:	371c      	adds	r7, #28
 80029aa:	46bd      	mov	sp, r7
 80029ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b0:	4770      	bx	lr
 80029b2:	bf00      	nop
 80029b4:	080151cc 	.word	0x080151cc

080029b8 <Verify_CRC8_Check_Sum>:
** Descriptions: CRC8 Verify function
** Input: Data to Verify,Stream length = Data + checksum
** Output: True or False (CRC Verify Result)
*/
unsigned int Verify_CRC8_Check_Sum(unsigned char *pchMessage, unsigned int dwLength)
{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	b084      	sub	sp, #16
 80029bc:	af00      	add	r7, sp, #0
 80029be:	6078      	str	r0, [r7, #4]
 80029c0:	6039      	str	r1, [r7, #0]
	unsigned char ucExpected = 0;
 80029c2:	2300      	movs	r3, #0
 80029c4:	73fb      	strb	r3, [r7, #15]
	if ((pchMessage == 0) || (dwLength <= 2)) return 0;
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d002      	beq.n	80029d2 <Verify_CRC8_Check_Sum+0x1a>
 80029cc:	683b      	ldr	r3, [r7, #0]
 80029ce:	2b02      	cmp	r3, #2
 80029d0:	d801      	bhi.n	80029d6 <Verify_CRC8_Check_Sum+0x1e>
 80029d2:	2300      	movs	r3, #0
 80029d4:	e013      	b.n	80029fe <Verify_CRC8_Check_Sum+0x46>
		ucExpected = Get_CRC8_Check_Sum (pchMessage, dwLength-1, CRC8_INIT);
 80029d6:	683b      	ldr	r3, [r7, #0]
 80029d8:	3b01      	subs	r3, #1
 80029da:	22ff      	movs	r2, #255	; 0xff
 80029dc:	4619      	mov	r1, r3
 80029de:	6878      	ldr	r0, [r7, #4]
 80029e0:	f7ff ffc8 	bl	8002974 <Get_CRC8_Check_Sum>
 80029e4:	4603      	mov	r3, r0
 80029e6:	73fb      	strb	r3, [r7, #15]
	return ( ucExpected == pchMessage[dwLength-1] );
 80029e8:	683b      	ldr	r3, [r7, #0]
 80029ea:	3b01      	subs	r3, #1
 80029ec:	687a      	ldr	r2, [r7, #4]
 80029ee:	4413      	add	r3, r2
 80029f0:	781b      	ldrb	r3, [r3, #0]
 80029f2:	7bfa      	ldrb	r2, [r7, #15]
 80029f4:	429a      	cmp	r2, r3
 80029f6:	bf0c      	ite	eq
 80029f8:	2301      	moveq	r3, #1
 80029fa:	2300      	movne	r3, #0
 80029fc:	b2db      	uxtb	r3, r3
}
 80029fe:	4618      	mov	r0, r3
 8002a00:	3710      	adds	r7, #16
 8002a02:	46bd      	mov	sp, r7
 8002a04:	bd80      	pop	{r7, pc}

08002a06 <queueM_init>:
#include "string.h"

/* Since we have multiple can comm works in the future , there is necessity that apply
 * FIFO Queue management of our CAN2 data pool. */
/***************************** CAN COMM QUEUE ************************************/
void queueM_init(QueueManage_t *qm){
 8002a06:	b480      	push	{r7}
 8002a08:	b083      	sub	sp, #12
 8002a0a:	af00      	add	r7, sp, #0
 8002a0c:	6078      	str	r0, [r7, #4]
	qm->head = 0;
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	2200      	movs	r2, #0
 8002a12:	801a      	strh	r2, [r3, #0]
	qm->tail = 0;
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	2200      	movs	r2, #0
 8002a18:	805a      	strh	r2, [r3, #2]
}
 8002a1a:	bf00      	nop
 8002a1c:	370c      	adds	r7, #12
 8002a1e:	46bd      	mov	sp, r7
 8002a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a24:	4770      	bx	lr
	...

08002a28 <enqueueCanMessage>:
  * @brief     can comms enqueue
  * @param[in] header: can type header
  * @param[in] data: the data would be transmitted
  * @retval    None
  */
void enqueueCanMessage(CAN_TxHeaderTypeDef* header, CanMessage_t *canQueue, QueueManage_t *qm, uint8_t *data){
 8002a28:	b5b0      	push	{r4, r5, r7, lr}
 8002a2a:	b084      	sub	sp, #16
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	60f8      	str	r0, [r7, #12]
 8002a30:	60b9      	str	r1, [r7, #8]
 8002a32:	607a      	str	r2, [r7, #4]
 8002a34:	603b      	str	r3, [r7, #0]
    if ((qm->tail + 1) % QUEUE_SIZE == qm->head)
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002a3c:	1c5a      	adds	r2, r3, #1
 8002a3e:	4b21      	ldr	r3, [pc, #132]	; (8002ac4 <enqueueCanMessage+0x9c>)
 8002a40:	fb83 1302 	smull	r1, r3, r3, r2
 8002a44:	1199      	asrs	r1, r3, #6
 8002a46:	17d3      	asrs	r3, r2, #31
 8002a48:	1acb      	subs	r3, r1, r3
 8002a4a:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002a4e:	fb01 f303 	mul.w	r3, r1, r3
 8002a52:	1ad3      	subs	r3, r2, r3
 8002a54:	687a      	ldr	r2, [r7, #4]
 8002a56:	f9b2 2000 	ldrsh.w	r2, [r2]
 8002a5a:	4293      	cmp	r3, r2
 8002a5c:	d02d      	beq.n	8002aba <enqueueCanMessage+0x92>
    {
        /* Queue is full, cannot enqueue message */
        return;
    }
    /* follow fifo rules */
    canQueue[qm->tail].header = *header;
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002a64:	015b      	lsls	r3, r3, #5
 8002a66:	68ba      	ldr	r2, [r7, #8]
 8002a68:	441a      	add	r2, r3
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	4614      	mov	r4, r2
 8002a6e:	461d      	mov	r5, r3
 8002a70:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002a72:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002a74:	e895 0003 	ldmia.w	r5, {r0, r1}
 8002a78:	e884 0003 	stmia.w	r4, {r0, r1}
    memcpy(canQueue[qm->tail].data, data, 8);
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002a82:	015b      	lsls	r3, r3, #5
 8002a84:	68ba      	ldr	r2, [r7, #8]
 8002a86:	4413      	add	r3, r2
 8002a88:	3318      	adds	r3, #24
 8002a8a:	2208      	movs	r2, #8
 8002a8c:	6839      	ldr	r1, [r7, #0]
 8002a8e:	4618      	mov	r0, r3
 8002a90:	f00f f874 	bl	8011b7c <memcpy>
    /* tail ++ */
    qm->tail = (qm->tail + 1) % QUEUE_SIZE;
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002a9a:	3301      	adds	r3, #1
 8002a9c:	4a09      	ldr	r2, [pc, #36]	; (8002ac4 <enqueueCanMessage+0x9c>)
 8002a9e:	fb82 1203 	smull	r1, r2, r2, r3
 8002aa2:	1191      	asrs	r1, r2, #6
 8002aa4:	17da      	asrs	r2, r3, #31
 8002aa6:	1a8a      	subs	r2, r1, r2
 8002aa8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002aac:	fb01 f202 	mul.w	r2, r1, r2
 8002ab0:	1a9a      	subs	r2, r3, r2
 8002ab2:	b212      	sxth	r2, r2
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	805a      	strh	r2, [r3, #2]
 8002ab8:	e000      	b.n	8002abc <enqueueCanMessage+0x94>
        return;
 8002aba:	bf00      	nop
}
 8002abc:	3710      	adds	r7, #16
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	bdb0      	pop	{r4, r5, r7, pc}
 8002ac2:	bf00      	nop
 8002ac4:	10624dd3 	.word	0x10624dd3

08002ac8 <sendNextCanMessage>:
/**
  * @brief     can comm send data from queue
  * @param[in] header: can type header
  * @retval    None
  */
void sendNextCanMessage(CAN_HandleTypeDef* hcan, CanMessage_t *canQueue, QueueManage_t *qm){
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	b086      	sub	sp, #24
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	60f8      	str	r0, [r7, #12]
 8002ad0:	60b9      	str	r1, [r7, #8]
 8002ad2:	607a      	str	r2, [r7, #4]
    if (qm->head == qm->tail)
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	f9b3 2000 	ldrsh.w	r2, [r3]
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002ae0:	429a      	cmp	r2, r3
 8002ae2:	d02b      	beq.n	8002b3c <sendNextCanMessage+0x74>
    {
        /* Queue is empty, nothing to send */
        return;
    }
    uint32_t mailbox;
    HAL_StatusTypeDef status = HAL_CAN_AddTxMessage(hcan, &(canQueue[qm->head].header), canQueue[qm->head].data, &mailbox);
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002aea:	015b      	lsls	r3, r3, #5
 8002aec:	68ba      	ldr	r2, [r7, #8]
 8002aee:	4413      	add	r3, r2
 8002af0:	4619      	mov	r1, r3
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002af8:	015b      	lsls	r3, r3, #5
 8002afa:	68ba      	ldr	r2, [r7, #8]
 8002afc:	4413      	add	r3, r2
 8002afe:	f103 0218 	add.w	r2, r3, #24
 8002b02:	f107 0310 	add.w	r3, r7, #16
 8002b06:	68f8      	ldr	r0, [r7, #12]
 8002b08:	f007 fff8 	bl	800aafc <HAL_CAN_AddTxMessage>
 8002b0c:	4603      	mov	r3, r0
 8002b0e:	75fb      	strb	r3, [r7, #23]
    if (status == HAL_OK)
 8002b10:	7dfb      	ldrb	r3, [r7, #23]
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d113      	bne.n	8002b3e <sendNextCanMessage+0x76>
    {
        /* Message has been added to the mailbox successfully, remove it from the queue */
    	qm->head = (qm->head + 1) % QUEUE_SIZE;
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002b1c:	3301      	adds	r3, #1
 8002b1e:	4a09      	ldr	r2, [pc, #36]	; (8002b44 <sendNextCanMessage+0x7c>)
 8002b20:	fb82 1203 	smull	r1, r2, r2, r3
 8002b24:	1191      	asrs	r1, r2, #6
 8002b26:	17da      	asrs	r2, r3, #31
 8002b28:	1a8a      	subs	r2, r1, r2
 8002b2a:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002b2e:	fb01 f202 	mul.w	r2, r1, r2
 8002b32:	1a9a      	subs	r2, r3, r2
 8002b34:	b212      	sxth	r2, r2
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	801a      	strh	r2, [r3, #0]
 8002b3a:	e000      	b.n	8002b3e <sendNextCanMessage+0x76>
        return;
 8002b3c:	bf00      	nop
    }
}
 8002b3e:	3718      	adds	r7, #24
 8002b40:	46bd      	mov	sp, r7
 8002b42:	bd80      	pop	{r7, pc}
 8002b44:	10624dd3 	.word	0x10624dd3

08002b48 <ff_param_init>:
/**
  * @brief    feed forward control init
  * @param[in] ff: pointer to feed forward control struct
  * @param[in] kf: ff_gain value
  */
void ff_param_init(FeedForward_t *ff, float kf){
 8002b48:	b480      	push	{r7}
 8002b4a:	b083      	sub	sp, #12
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	6078      	str	r0, [r7, #4]
 8002b50:	ed87 0a00 	vstr	s0, [r7]
	ff->ff_gain = kf;
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	683a      	ldr	r2, [r7, #0]
 8002b58:	601a      	str	r2, [r3, #0]
	ff->last_input = 0;
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	f04f 0200 	mov.w	r2, #0
 8002b60:	605a      	str	r2, [r3, #4]
	ff->output = 0;
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	f04f 0200 	mov.w	r2, #0
 8002b68:	609a      	str	r2, [r3, #8]
}
 8002b6a:	bf00      	nop
 8002b6c:	370c      	adds	r7, #12
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b74:	4770      	bx	lr

08002b76 <feedforward>:
  * @retval    feedforwad prediction value
  *
  * Understanding: Gff(S) = 1 / (Gc_fb(s))
  *
  */
float feedforward(FeedForward_t *ff, float input){
 8002b76:	b480      	push	{r7}
 8002b78:	b083      	sub	sp, #12
 8002b7a:	af00      	add	r7, sp, #0
 8002b7c:	6078      	str	r0, [r7, #4]
 8002b7e:	ed87 0a00 	vstr	s0, [r7]
	ff->output = (input - ff->last_input) * ff->ff_gain + input;
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	edd3 7a01 	vldr	s15, [r3, #4]
 8002b88:	ed97 7a00 	vldr	s14, [r7]
 8002b8c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	edd3 7a00 	vldr	s15, [r3]
 8002b96:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002b9a:	edd7 7a00 	vldr	s15, [r7]
 8002b9e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	edc3 7a02 	vstr	s15, [r3, #8]
	ff->last_input = input;
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	683a      	ldr	r2, [r7, #0]
 8002bac:	605a      	str	r2, [r3, #4]
	return ff->output;
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	689b      	ldr	r3, [r3, #8]
 8002bb2:	ee07 3a90 	vmov	s15, r3
}
 8002bb6:	eeb0 0a67 	vmov.f32	s0, s15
 8002bba:	370c      	adds	r7, #12
 8002bbc:	46bd      	mov	sp, r7
 8002bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc2:	4770      	bx	lr

08002bc4 <pid_param_init>:

/**
  * @brief  pid parameters initialization
  * @retval None
  */
void pid_param_init(PID_t *pid, int32_t max_out, float max_i_out, float max_err, float kp, float ki, float kd){
 8002bc4:	b480      	push	{r7}
 8002bc6:	b089      	sub	sp, #36	; 0x24
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	61f8      	str	r0, [r7, #28]
 8002bcc:	61b9      	str	r1, [r7, #24]
 8002bce:	ed87 0a05 	vstr	s0, [r7, #20]
 8002bd2:	edc7 0a04 	vstr	s1, [r7, #16]
 8002bd6:	ed87 1a03 	vstr	s2, [r7, #12]
 8002bda:	edc7 1a02 	vstr	s3, [r7, #8]
 8002bde:	ed87 2a01 	vstr	s4, [r7, #4]
	pid->kp = kp;
 8002be2:	69fb      	ldr	r3, [r7, #28]
 8002be4:	68fa      	ldr	r2, [r7, #12]
 8002be6:	601a      	str	r2, [r3, #0]
	pid->ki = ki;
 8002be8:	69fb      	ldr	r3, [r7, #28]
 8002bea:	68ba      	ldr	r2, [r7, #8]
 8002bec:	605a      	str	r2, [r3, #4]
	pid->kd = kd;
 8002bee:	69fb      	ldr	r3, [r7, #28]
 8002bf0:	687a      	ldr	r2, [r7, #4]
 8002bf2:	609a      	str	r2, [r3, #8]

	pid->max_out = max_out;
 8002bf4:	69bb      	ldr	r3, [r7, #24]
 8002bf6:	ee07 3a90 	vmov	s15, r3
 8002bfa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002bfe:	69fb      	ldr	r3, [r7, #28]
 8002c00:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
	pid->max_i_out = max_i_out;
 8002c04:	69fb      	ldr	r3, [r7, #28]
 8002c06:	697a      	ldr	r2, [r7, #20]
 8002c08:	635a      	str	r2, [r3, #52]	; 0x34
	pid->max_err = max_err;
 8002c0a:	69fb      	ldr	r3, [r7, #28]
 8002c0c:	693a      	ldr	r2, [r7, #16]
 8002c0e:	631a      	str	r2, [r3, #48]	; 0x30

	pid->err = 0;
 8002c10:	69fb      	ldr	r3, [r7, #28]
 8002c12:	f04f 0200 	mov.w	r2, #0
 8002c16:	615a      	str	r2, [r3, #20]
	pid->last_err = 0;
 8002c18:	69fb      	ldr	r3, [r7, #28]
 8002c1a:	f04f 0200 	mov.w	r2, #0
 8002c1e:	619a      	str	r2, [r3, #24]
	pid->llast_err = 0;
 8002c20:	69fb      	ldr	r3, [r7, #28]
 8002c22:	f04f 0200 	mov.w	r2, #0
 8002c26:	61da      	str	r2, [r3, #28]

	pid->total_out = 0;
 8002c28:	69fb      	ldr	r3, [r7, #28]
 8002c2a:	f04f 0200 	mov.w	r2, #0
 8002c2e:	639a      	str	r2, [r3, #56]	; 0x38

}
 8002c30:	bf00      	nop
 8002c32:	3724      	adds	r7, #36	; 0x24
 8002c34:	46bd      	mov	sp, r7
 8002c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c3a:	4770      	bx	lr

08002c3c <pid_calculate>:
  * @param[in] get: measure feedback value
  * @param[in] set: target value
  * @retval    pid calculate output
  */
float pid_calculate(PID_t *pid, float cur_val, float target_val)
{
 8002c3c:	b580      	push	{r7, lr}
 8002c3e:	b086      	sub	sp, #24
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	60f8      	str	r0, [r7, #12]
 8002c44:	ed87 0a02 	vstr	s0, [r7, #8]
 8002c48:	edc7 0a01 	vstr	s1, [r7, #4]
  float dt = 1.0f; //sampling time
 8002c4c:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8002c50:	617b      	str	r3, [r7, #20]
  pid->cur_val = cur_val;
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	68ba      	ldr	r2, [r7, #8]
 8002c56:	60da      	str	r2, [r3, #12]
  pid->target_val = target_val;
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	687a      	ldr	r2, [r7, #4]
 8002c5c:	611a      	str	r2, [r3, #16]
  pid->last_err = pid->err;
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	695a      	ldr	r2, [r3, #20]
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	619a      	str	r2, [r3, #24]
  pid->err =  target_val - cur_val;
 8002c66:	ed97 7a01 	vldr	s14, [r7, #4]
 8002c6a:	edd7 7a02 	vldr	s15, [r7, #8]
 8002c6e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	edc3 7a05 	vstr	s15, [r3, #20]
  if ((pid->max_err != 0) && (fabs(pid->err) > pid->max_err))
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8002c7e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002c82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c86:	d00f      	beq.n	8002ca8 <pid_calculate+0x6c>
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	edd3 7a05 	vldr	s15, [r3, #20]
 8002c8e:	eeb0 7ae7 	vabs.f32	s14, s15
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8002c98:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002c9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ca0:	dd02      	ble.n	8002ca8 <pid_calculate+0x6c>
    return 0;
 8002ca2:	f04f 0300 	mov.w	r3, #0
 8002ca6:	e05a      	b.n	8002d5e <pid_calculate+0x122>
  pid->pout = pid->kp * pid->err;
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	ed93 7a00 	vldr	s14, [r3]
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	edd3 7a05 	vldr	s15, [r3, #20]
 8002cb4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	edc3 7a08 	vstr	s15, [r3, #32]
  pid->iout += pid->ki * pid->err *dt;
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	edd3 6a01 	vldr	s13, [r3, #4]
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	edd3 7a05 	vldr	s15, [r3, #20]
 8002cd0:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002cd4:	edd7 7a05 	vldr	s15, [r7, #20]
 8002cd8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002cdc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
  pid->dout = pid->kd * (pid->err - pid->last_err) / dt;
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	ed93 7a02 	vldr	s14, [r3, #8]
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	edd3 6a05 	vldr	s13, [r3, #20]
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	edd3 7a06 	vldr	s15, [r3, #24]
 8002cf8:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002cfc:	ee67 6a27 	vmul.f32	s13, s14, s15
 8002d00:	ed97 7a05 	vldr	s14, [r7, #20]
 8002d04:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28

  abs_limit(&(pid->iout), pid->max_i_out);
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	f103 0224 	add.w	r2, r3, #36	; 0x24
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8002d1a:	eeb0 0a67 	vmov.f32	s0, s15
 8002d1e:	4610      	mov	r0, r2
 8002d20:	f000 f8cc 	bl	8002ebc <abs_limit>
  pid->total_out = pid->pout + pid->iout + pid->dout;
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	ed93 7a08 	vldr	s14, [r3, #32]
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8002d30:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8002d3a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
  abs_limit(&(pid->total_out), pid->max_out);
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8002d50:	eeb0 0a67 	vmov.f32	s0, s15
 8002d54:	4610      	mov	r0, r2
 8002d56:	f000 f8b1 	bl	8002ebc <abs_limit>

  return pid->total_out;
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d5e:	ee07 3a90 	vmov	s15, r3
}
 8002d62:	eeb0 0a67 	vmov.f32	s0, s15
 8002d66:	3718      	adds	r7, #24
 8002d68:	46bd      	mov	sp, r7
 8002d6a:	bd80      	pop	{r7, pc}

08002d6c <pid_single_loop_control>:
}
/**
  * @brief  Single-loop pid controller
  * @retval None
  */
float pid_single_loop_control(float target_val, PID_t *pid, float cur_val){
 8002d6c:	b580      	push	{r7, lr}
 8002d6e:	b084      	sub	sp, #16
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	ed87 0a03 	vstr	s0, [r7, #12]
 8002d76:	60b8      	str	r0, [r7, #8]
 8002d78:	edc7 0a01 	vstr	s1, [r7, #4]
	return pid_calculate(pid, cur_val, target_val);
 8002d7c:	edd7 0a03 	vldr	s1, [r7, #12]
 8002d80:	ed97 0a01 	vldr	s0, [r7, #4]
 8002d84:	68b8      	ldr	r0, [r7, #8]
 8002d86:	f7ff ff59 	bl	8002c3c <pid_calculate>
 8002d8a:	eef0 7a40 	vmov.f32	s15, s0
}
 8002d8e:	eeb0 0a67 	vmov.f32	s0, s15
 8002d92:	3710      	adds	r7, #16
 8002d94:	46bd      	mov	sp, r7
 8002d96:	bd80      	pop	{r7, pc}

08002d98 <pid_dual_loop_control>:
/**
  * @brief  Dual-loop pid controller
  * @Note 	Dual control provide more force and greater torque
  * @retval None
  */
float pid_dual_loop_control(float f_tar_val, PID_t *f_pid, PID_t *s_pid, float f_cur_val, float s_cur_val){
 8002d98:	b580      	push	{r7, lr}
 8002d9a:	b088      	sub	sp, #32
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	ed87 0a05 	vstr	s0, [r7, #20]
 8002da2:	6138      	str	r0, [r7, #16]
 8002da4:	60f9      	str	r1, [r7, #12]
 8002da6:	edc7 0a02 	vstr	s1, [r7, #8]
 8002daa:	ed87 1a01 	vstr	s2, [r7, #4]
	float f_out=0;
 8002dae:	f04f 0300 	mov.w	r3, #0
 8002db2:	61fb      	str	r3, [r7, #28]
	f_out = pid_calculate(f_pid, f_cur_val, f_tar_val);
 8002db4:	edd7 0a05 	vldr	s1, [r7, #20]
 8002db8:	ed97 0a02 	vldr	s0, [r7, #8]
 8002dbc:	6938      	ldr	r0, [r7, #16]
 8002dbe:	f7ff ff3d 	bl	8002c3c <pid_calculate>
 8002dc2:	ed87 0a07 	vstr	s0, [r7, #28]
	return pid_calculate(s_pid, s_cur_val, f_out);
 8002dc6:	edd7 0a07 	vldr	s1, [r7, #28]
 8002dca:	ed97 0a01 	vldr	s0, [r7, #4]
 8002dce:	68f8      	ldr	r0, [r7, #12]
 8002dd0:	f7ff ff34 	bl	8002c3c <pid_calculate>
 8002dd4:	eef0 7a40 	vmov.f32	s15, s0
}
 8002dd8:	eeb0 0a67 	vmov.f32	s0, s15
 8002ddc:	3720      	adds	r7, #32
 8002dde:	46bd      	mov	sp, r7
 8002de0:	bd80      	pop	{r7, pc}

08002de2 <ramp_init>:
 ***************************************************************************/

#include "ramp.h"

void ramp_init(ramp_t *ramp, int32_t scale)
{
 8002de2:	b480      	push	{r7}
 8002de4:	b083      	sub	sp, #12
 8002de6:	af00      	add	r7, sp, #0
 8002de8:	6078      	str	r0, [r7, #4]
 8002dea:	6039      	str	r1, [r7, #0]
  ramp->count = 0;
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	2200      	movs	r2, #0
 8002df0:	601a      	str	r2, [r3, #0]
  ramp->scale = scale;
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	683a      	ldr	r2, [r7, #0]
 8002df6:	605a      	str	r2, [r3, #4]
}
 8002df8:	bf00      	nop
 8002dfa:	370c      	adds	r7, #12
 8002dfc:	46bd      	mov	sp, r7
 8002dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e02:	4770      	bx	lr

08002e04 <ramp_calculate>:

float ramp_calculate(ramp_t *ramp)
{
 8002e04:	b480      	push	{r7}
 8002e06:	b083      	sub	sp, #12
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	6078      	str	r0, [r7, #4]
  if (ramp->scale <= 0)
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	685b      	ldr	r3, [r3, #4]
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	dc02      	bgt.n	8002e1a <ramp_calculate+0x16>
    return 0;
 8002e14:	f04f 0300 	mov.w	r3, #0
 8002e18:	e01f      	b.n	8002e5a <ramp_calculate+0x56>

  if (ramp->count++ >= ramp->scale)
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	1c59      	adds	r1, r3, #1
 8002e20:	687a      	ldr	r2, [r7, #4]
 8002e22:	6011      	str	r1, [r2, #0]
 8002e24:	687a      	ldr	r2, [r7, #4]
 8002e26:	6852      	ldr	r2, [r2, #4]
 8002e28:	4293      	cmp	r3, r2
 8002e2a:	db03      	blt.n	8002e34 <ramp_calculate+0x30>
    ramp->count = ramp->scale;
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	685a      	ldr	r2, [r3, #4]
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	601a      	str	r2, [r3, #0]

  ramp->out = ramp->count / ((float)ramp->scale);
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	ee07 3a90 	vmov	s15, r3
 8002e3c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	685b      	ldr	r3, [r3, #4]
 8002e44:	ee07 3a90 	vmov	s15, r3
 8002e48:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002e4c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	edc3 7a02 	vstr	s15, [r3, #8]
  return ramp->out;
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	689b      	ldr	r3, [r3, #8]
 8002e5a:	ee07 3a90 	vmov	s15, r3
}
 8002e5e:	eeb0 0a67 	vmov.f32	s0, s15
 8002e62:	370c      	adds	r7, #12
 8002e64:	46bd      	mov	sp, r7
 8002e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e6a:	4770      	bx	lr

08002e6c <kalmanCreate>:
  *         T_R: Measurement noise covariance
  *
  * @retval none
  */
void kalmanCreate(kalman_filter_t *p,float T_Q,float T_R)
{
 8002e6c:	b480      	push	{r7}
 8002e6e:	b085      	sub	sp, #20
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	60f8      	str	r0, [r7, #12]
 8002e74:	ed87 0a02 	vstr	s0, [r7, #8]
 8002e78:	edc7 0a01 	vstr	s1, [r7, #4]
    p->X_last = (float)0;
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	f04f 0200 	mov.w	r2, #0
 8002e82:	601a      	str	r2, [r3, #0]
    p->P_last = 0;
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	f04f 0200 	mov.w	r2, #0
 8002e8a:	615a      	str	r2, [r3, #20]
    p->Q = T_Q;
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	68ba      	ldr	r2, [r7, #8]
 8002e90:	621a      	str	r2, [r3, #32]
    p->R = T_R;
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	687a      	ldr	r2, [r7, #4]
 8002e96:	625a      	str	r2, [r3, #36]	; 0x24
    p->A = 1;
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8002e9e:	61da      	str	r2, [r3, #28]
    p->H = 1;
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8002ea6:	629a      	str	r2, [r3, #40]	; 0x28
    p->X_mid = p->X_last;
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	681a      	ldr	r2, [r3, #0]
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	605a      	str	r2, [r3, #4]
}
 8002eb0:	bf00      	nop
 8002eb2:	3714      	adds	r7, #20
 8002eb4:	46bd      	mov	sp, r7
 8002eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eba:	4770      	bx	lr

08002ebc <abs_limit>:
/**
  * @brief  absolute limitation
  * @retval None
  */
void abs_limit(float *a, float ABS_MAX)
{
 8002ebc:	b480      	push	{r7}
 8002ebe:	b083      	sub	sp, #12
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	6078      	str	r0, [r7, #4]
 8002ec4:	ed87 0a00 	vstr	s0, [r7]
  if (*a > ABS_MAX)
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	edd3 7a00 	vldr	s15, [r3]
 8002ece:	ed97 7a00 	vldr	s14, [r7]
 8002ed2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002ed6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002eda:	d502      	bpl.n	8002ee2 <abs_limit+0x26>
    *a = ABS_MAX;
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	683a      	ldr	r2, [r7, #0]
 8002ee0:	601a      	str	r2, [r3, #0]
  if (*a < -ABS_MAX)
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	ed93 7a00 	vldr	s14, [r3]
 8002ee8:	edd7 7a00 	vldr	s15, [r7]
 8002eec:	eef1 7a67 	vneg.f32	s15, s15
 8002ef0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002ef4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ef8:	d400      	bmi.n	8002efc <abs_limit+0x40>
    *a = -ABS_MAX;
}
 8002efa:	e006      	b.n	8002f0a <abs_limit+0x4e>
    *a = -ABS_MAX;
 8002efc:	edd7 7a00 	vldr	s15, [r7]
 8002f00:	eef1 7a67 	vneg.f32	s15, s15
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	edc3 7a00 	vstr	s15, [r3]
}
 8002f0a:	bf00      	nop
 8002f0c:	370c      	adds	r7, #12
 8002f0e:	46bd      	mov	sp, r7
 8002f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f14:	4770      	bx	lr

08002f16 <in_out_map>:

/**
  * @brief  map the angle vals for motor angular and radians.
  * @retval mapped radians
  */
float in_out_map(float input, float in_min, float in_max, float out_min, float out_max){
 8002f16:	b480      	push	{r7}
 8002f18:	b087      	sub	sp, #28
 8002f1a:	af00      	add	r7, sp, #0
 8002f1c:	ed87 0a05 	vstr	s0, [r7, #20]
 8002f20:	edc7 0a04 	vstr	s1, [r7, #16]
 8002f24:	ed87 1a03 	vstr	s2, [r7, #12]
 8002f28:	edc7 1a02 	vstr	s3, [r7, #8]
 8002f2c:	ed87 2a01 	vstr	s4, [r7, #4]
    return (input - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8002f30:	ed97 7a05 	vldr	s14, [r7, #20]
 8002f34:	edd7 7a04 	vldr	s15, [r7, #16]
 8002f38:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002f3c:	edd7 6a01 	vldr	s13, [r7, #4]
 8002f40:	edd7 7a02 	vldr	s15, [r7, #8]
 8002f44:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002f48:	ee67 6a27 	vmul.f32	s13, s14, s15
 8002f4c:	ed97 7a03 	vldr	s14, [r7, #12]
 8002f50:	edd7 7a04 	vldr	s15, [r7, #16]
 8002f54:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f58:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002f5c:	edd7 7a02 	vldr	s15, [r7, #8]
 8002f60:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 8002f64:	eeb0 0a67 	vmov.f32	s0, s15
 8002f68:	371c      	adds	r7, #28
 8002f6a:	46bd      	mov	sp, r7
 8002f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f70:	4770      	bx	lr

08002f72 <init_folp_filter>:
* @func groups    : filters
* @brief          : Some filters for data process and normailzation
* @created time	  : Jul, 2023
* @author         : Haoran
******************************************************************************/
void init_folp_filter(first_order_low_pass_t *folp, float a){
 8002f72:	b480      	push	{r7}
 8002f74:	b083      	sub	sp, #12
 8002f76:	af00      	add	r7, sp, #0
 8002f78:	6078      	str	r0, [r7, #4]
 8002f7a:	ed87 0a00 	vstr	s0, [r7]
	folp->a = a;
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	683a      	ldr	r2, [r7, #0]
 8002f82:	60da      	str	r2, [r3, #12]
	folp->cur_data = 0;
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	f04f 0200 	mov.w	r2, #0
 8002f8a:	601a      	str	r2, [r3, #0]
	folp->last_output_data = 0;
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	f04f 0200 	mov.w	r2, #0
 8002f92:	609a      	str	r2, [r3, #8]
	folp->output_data = 0;
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	f04f 0200 	mov.w	r2, #0
 8002f9a:	605a      	str	r2, [r3, #4]
}
 8002f9c:	bf00      	nop
 8002f9e:	370c      	adds	r7, #12
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa6:	4770      	bx	lr

08002fa8 <first_order_low_pass_filter>:
  * 			hyperparameter: a[0,1] -> smaller : stability up, sensitivity down (used when data is slightly oscillating)
  * 								 	  larger  : stability down, sensitivity up (used when data rapidly changes)
  * @attention significant phase lags. Good suppression of periodic disturbances tho.
  * @retval    output
  */
float first_order_low_pass_filter(first_order_low_pass_t *folp, float data){
 8002fa8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002fac:	b082      	sub	sp, #8
 8002fae:	af00      	add	r7, sp, #0
 8002fb0:	6078      	str	r0, [r7, #4]
 8002fb2:	ed87 0a00 	vstr	s0, [r7]
	folp->cur_data = data;
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	683a      	ldr	r2, [r7, #0]
 8002fba:	601a      	str	r2, [r3, #0]
	/* apply equation */
	folp->output_data = folp->a * folp->cur_data + (1.0-folp->a)*folp->last_output_data;
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	ed93 7a03 	vldr	s14, [r3, #12]
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	edd3 7a00 	vldr	s15, [r3]
 8002fc8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002fcc:	ee17 0a90 	vmov	r0, s15
 8002fd0:	f7fd faba 	bl	8000548 <__aeabi_f2d>
 8002fd4:	4604      	mov	r4, r0
 8002fd6:	460d      	mov	r5, r1
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	68db      	ldr	r3, [r3, #12]
 8002fdc:	4618      	mov	r0, r3
 8002fde:	f7fd fab3 	bl	8000548 <__aeabi_f2d>
 8002fe2:	4602      	mov	r2, r0
 8002fe4:	460b      	mov	r3, r1
 8002fe6:	f04f 0000 	mov.w	r0, #0
 8002fea:	4917      	ldr	r1, [pc, #92]	; (8003048 <first_order_low_pass_filter+0xa0>)
 8002fec:	f7fd f94c 	bl	8000288 <__aeabi_dsub>
 8002ff0:	4602      	mov	r2, r0
 8002ff2:	460b      	mov	r3, r1
 8002ff4:	4690      	mov	r8, r2
 8002ff6:	4699      	mov	r9, r3
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	689b      	ldr	r3, [r3, #8]
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	f7fd faa3 	bl	8000548 <__aeabi_f2d>
 8003002:	4602      	mov	r2, r0
 8003004:	460b      	mov	r3, r1
 8003006:	4640      	mov	r0, r8
 8003008:	4649      	mov	r1, r9
 800300a:	f7fd faf5 	bl	80005f8 <__aeabi_dmul>
 800300e:	4602      	mov	r2, r0
 8003010:	460b      	mov	r3, r1
 8003012:	4620      	mov	r0, r4
 8003014:	4629      	mov	r1, r5
 8003016:	f7fd f939 	bl	800028c <__adddf3>
 800301a:	4602      	mov	r2, r0
 800301c:	460b      	mov	r3, r1
 800301e:	4610      	mov	r0, r2
 8003020:	4619      	mov	r1, r3
 8003022:	f7fd fdc1 	bl	8000ba8 <__aeabi_d2f>
 8003026:	4602      	mov	r2, r0
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	605a      	str	r2, [r3, #4]
	folp->last_output_data = folp->output_data;
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	685a      	ldr	r2, [r3, #4]
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	609a      	str	r2, [r3, #8]
	return folp->output_data;
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	685b      	ldr	r3, [r3, #4]
 8003038:	ee07 3a90 	vmov	s15, r3
}
 800303c:	eeb0 0a67 	vmov.f32	s0, s15
 8003040:	3708      	adds	r7, #8
 8003042:	46bd      	mov	sp, r7
 8003044:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8003048:	3ff00000 	.word	0x3ff00000

0800304c <init_ewma_filter>:
  */
float first_order_comp_filter(float a,  float lowPF, float highPF){
	return (a*lowPF + (1.0-a)*highPF);
}

void init_ewma_filter(ewma_filter_t *ewma, float a){
 800304c:	b480      	push	{r7}
 800304e:	b083      	sub	sp, #12
 8003050:	af00      	add	r7, sp, #0
 8003052:	6078      	str	r0, [r7, #4]
 8003054:	ed87 0a00 	vstr	s0, [r7]
	ewma->a = a;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	683a      	ldr	r2, [r7, #0]
 800305c:	609a      	str	r2, [r3, #8]
	ewma->output_data = 0;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	f04f 0200 	mov.w	r2, #0
 8003064:	601a      	str	r2, [r3, #0]
	ewma->last_output_data = 0;
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	f04f 0200 	mov.w	r2, #0
 800306c:	605a      	str	r2, [r3, #4]
}
 800306e:	bf00      	nop
 8003070:	370c      	adds	r7, #12
 8003072:	46bd      	mov	sp, r7
 8003074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003078:	4770      	bx	lr
	...

0800307c <ewma_filter>:
  * @param[in] main ewna struct
  * @param[in] current value to be filtered
  * @Note	   output = alpha * reading + (1 - alpha) * lastOutput, seems better than mean sliding filter
  * @retval    output
  */
float ewma_filter(ewma_filter_t *ewma, float cur_data) {
 800307c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003080:	b082      	sub	sp, #8
 8003082:	af00      	add	r7, sp, #0
 8003084:	6078      	str	r0, [r7, #4]
 8003086:	ed87 0a00 	vstr	s0, [r7]
	ewma->output_data = ewma->a * cur_data + (1.0 - ewma->a)*ewma->last_output_data;
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	ed93 7a02 	vldr	s14, [r3, #8]
 8003090:	edd7 7a00 	vldr	s15, [r7]
 8003094:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003098:	ee17 0a90 	vmov	r0, s15
 800309c:	f7fd fa54 	bl	8000548 <__aeabi_f2d>
 80030a0:	4604      	mov	r4, r0
 80030a2:	460d      	mov	r5, r1
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	689b      	ldr	r3, [r3, #8]
 80030a8:	4618      	mov	r0, r3
 80030aa:	f7fd fa4d 	bl	8000548 <__aeabi_f2d>
 80030ae:	4602      	mov	r2, r0
 80030b0:	460b      	mov	r3, r1
 80030b2:	f04f 0000 	mov.w	r0, #0
 80030b6:	4917      	ldr	r1, [pc, #92]	; (8003114 <ewma_filter+0x98>)
 80030b8:	f7fd f8e6 	bl	8000288 <__aeabi_dsub>
 80030bc:	4602      	mov	r2, r0
 80030be:	460b      	mov	r3, r1
 80030c0:	4690      	mov	r8, r2
 80030c2:	4699      	mov	r9, r3
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	685b      	ldr	r3, [r3, #4]
 80030c8:	4618      	mov	r0, r3
 80030ca:	f7fd fa3d 	bl	8000548 <__aeabi_f2d>
 80030ce:	4602      	mov	r2, r0
 80030d0:	460b      	mov	r3, r1
 80030d2:	4640      	mov	r0, r8
 80030d4:	4649      	mov	r1, r9
 80030d6:	f7fd fa8f 	bl	80005f8 <__aeabi_dmul>
 80030da:	4602      	mov	r2, r0
 80030dc:	460b      	mov	r3, r1
 80030de:	4620      	mov	r0, r4
 80030e0:	4629      	mov	r1, r5
 80030e2:	f7fd f8d3 	bl	800028c <__adddf3>
 80030e6:	4602      	mov	r2, r0
 80030e8:	460b      	mov	r3, r1
 80030ea:	4610      	mov	r0, r2
 80030ec:	4619      	mov	r1, r3
 80030ee:	f7fd fd5b 	bl	8000ba8 <__aeabi_d2f>
 80030f2:	4602      	mov	r2, r0
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	601a      	str	r2, [r3, #0]
	ewma->last_output_data = ewma->output_data;
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681a      	ldr	r2, [r3, #0]
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	605a      	str	r2, [r3, #4]
    return ewma->output_data;
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	ee07 3a90 	vmov	s15, r3
}
 8003108:	eeb0 0a67 	vmov.f32	s0, s15
 800310c:	3708      	adds	r7, #8
 800310e:	46bd      	mov	sp, r7
 8003110:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8003114:	3ff00000 	.word	0x3ff00000

08003118 <init_swm_filter>:


void init_swm_filter(sliding_mean_filter_t *filter, size_t window_size){
 8003118:	b580      	push	{r7, lr}
 800311a:	b082      	sub	sp, #8
 800311c:	af00      	add	r7, sp, #0
 800311e:	6078      	str	r0, [r7, #4]
 8003120:	6039      	str	r1, [r7, #0]
    /* window size should not be greater than max window size */
	filter->window_size = (window_size <= MAX_WINDOW_SIZE) ? window_size : MAX_WINDOW_SIZE;
 8003122:	683b      	ldr	r3, [r7, #0]
 8003124:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8003128:	bf28      	it	cs
 800312a:	f44f 7396 	movcs.w	r3, #300	; 0x12c
 800312e:	461a      	mov	r2, r3
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	f8c3 24b0 	str.w	r2, [r3, #1200]	; 0x4b0
    filter->current_index = 0;
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	2200      	movs	r2, #0
 800313a:	f8c3 24b4 	str.w	r2, [r3, #1204]	; 0x4b4
    filter->sum = 0.0f;
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	f503 6397 	add.w	r3, r3, #1208	; 0x4b8
 8003144:	f04f 0200 	mov.w	r2, #0
 8003148:	601a      	str	r2, [r3, #0]
    memset(filter->window, 0, filter->window_size * sizeof(float));
 800314a:	6878      	ldr	r0, [r7, #4]
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	f8d3 34b0 	ldr.w	r3, [r3, #1200]	; 0x4b0
 8003152:	009b      	lsls	r3, r3, #2
 8003154:	461a      	mov	r2, r3
 8003156:	2100      	movs	r1, #0
 8003158:	f00e fd1e 	bl	8011b98 <memset>
}
 800315c:	bf00      	nop
 800315e:	3708      	adds	r7, #8
 8003160:	46bd      	mov	sp, r7
 8003162:	bd80      	pop	{r7, pc}

08003164 <Chassis_Task_Func>:
* @param argument: Not used
* @retval None
*/
/* Task execution time (per loop): 1ms */
void Chassis_Task_Func(void const * argument)
{
 8003164:	b580      	push	{r7, lr}
 8003166:	b084      	sub	sp, #16
 8003168:	af00      	add	r7, sp, #0
 800316a:	6078      	str	r0, [r7, #4]
  /* task LD indicator */
  HAL_GPIO_WritePin(LED_Red_GPIO_Port, LED_Red_Pin, GPIO_PIN_SET);
 800316c:	2201      	movs	r2, #1
 800316e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003172:	480d      	ldr	r0, [pc, #52]	; (80031a8 <Chassis_Task_Func+0x44>)
 8003174:	f008 ffcc 	bl	800c110 <HAL_GPIO_WritePin>

  /* init chassis task */
  chasiss_task_init(&chassis); // For remote debug, set act mode as GIMBAL_CENTER
 8003178:	480c      	ldr	r0, [pc, #48]	; (80031ac <Chassis_Task_Func+0x48>)
 800317a:	f000 f81b 	bl	80031b4 <chasiss_task_init>
  	  	  	  	  	  	  	   //					set mode as DEBUG_MODE

  /* set task exec period */
  TickType_t xLastWakeTime;
  const TickType_t xFrequency = pdMS_TO_TICKS(1); // task exec period 1ms
 800317e:	2301      	movs	r3, #1
 8003180:	60fb      	str	r3, [r7, #12]

  /* init the task ticks */
  xLastWakeTime = xTaskGetTickCount();
 8003182:	f00d fd37 	bl	8010bf4 <xTaskGetTickCount>
 8003186:	4603      	mov	r3, r0
 8003188:	60bb      	str	r3, [r7, #8]

  for(;;)
  {
	  /* main chassis task function */
	  chassis_rc_mode_selection(&chassis, &rc);
 800318a:	4909      	ldr	r1, [pc, #36]	; (80031b0 <Chassis_Task_Func+0x4c>)
 800318c:	4807      	ldr	r0, [pc, #28]	; (80031ac <Chassis_Task_Func+0x48>)
 800318e:	f000 fda5 	bl	8003cdc <chassis_rc_mode_selection>
	  chassis_exec_act_mode(&chassis);
 8003192:	4806      	ldr	r0, [pc, #24]	; (80031ac <Chassis_Task_Func+0x48>)
 8003194:	f000 fbbe 	bl	8003914 <chassis_exec_act_mode>

	  /* delay until wake time */
	  vTaskDelayUntil(&xLastWakeTime, xFrequency);
 8003198:	f107 0308 	add.w	r3, r7, #8
 800319c:	68f9      	ldr	r1, [r7, #12]
 800319e:	4618      	mov	r0, r3
 80031a0:	f00d fb6c 	bl	801087c <vTaskDelayUntil>
	  chassis_rc_mode_selection(&chassis, &rc);
 80031a4:	e7f1      	b.n	800318a <Chassis_Task_Func+0x26>
 80031a6:	bf00      	nop
 80031a8:	40021c00 	.word	0x40021c00
 80031ac:	2000d464 	.word	0x2000d464
 80031b0:	2000d6c0 	.word	0x2000d6c0

080031b4 <chasiss_task_init>:

/*
 * @brief     the initialization process of the chassis task,
 * @param[in] chassis: main chassis handler
 * */
void chasiss_task_init(Chassis_t* chassis_hdlr){
 80031b4:	b580      	push	{r7, lr}
 80031b6:	b084      	sub	sp, #16
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	6078      	str	r0, [r7, #4]
	  /* set pid parameters for chassis motors */
	  for(int i=0;i<max_wheel_num;i++){
 80031bc:	2300      	movs	r3, #0
 80031be:	60fb      	str	r3, [r7, #12]
 80031c0:	e020      	b.n	8003204 <chasiss_task_init+0x50>
		  motor_init(i, max_out_wheel,  max_I_out_wheel, max_err_wheel, kp_wheel, ki_wheel, kd_wheel,
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	b2db      	uxtb	r3, r3
 80031c6:	ed9f 5a23 	vldr	s10, [pc, #140]	; 8003254 <chasiss_task_init+0xa0>
 80031ca:	eddf 4a22 	vldr	s9, [pc, #136]	; 8003254 <chasiss_task_init+0xa0>
 80031ce:	ed9f 4a21 	vldr	s8, [pc, #132]	; 8003254 <chasiss_task_init+0xa0>
 80031d2:	eddf 3a20 	vldr	s7, [pc, #128]	; 8003254 <chasiss_task_init+0xa0>
 80031d6:	ed9f 3a1f 	vldr	s6, [pc, #124]	; 8003254 <chasiss_task_init+0xa0>
 80031da:	eddf 2a1e 	vldr	s5, [pc, #120]	; 8003254 <chasiss_task_init+0xa0>
 80031de:	2200      	movs	r2, #0
 80031e0:	ed9f 2a1c 	vldr	s4, [pc, #112]	; 8003254 <chasiss_task_init+0xa0>
 80031e4:	eddf 1a1b 	vldr	s3, [pc, #108]	; 8003254 <chasiss_task_init+0xa0>
 80031e8:	eeb1 1a04 	vmov.f32	s2, #20	; 0x40a00000  5.0
 80031ec:	eddf 0a1a 	vldr	s1, [pc, #104]	; 8003258 <chasiss_task_init+0xa4>
 80031f0:	ed9f 0a18 	vldr	s0, [pc, #96]	; 8003254 <chasiss_task_init+0xa0>
 80031f4:	f241 3188 	movw	r1, #5000	; 0x1388
 80031f8:	4618      	mov	r0, r3
 80031fa:	f003 fcd1 	bl	8006ba0 <motor_init>
	  for(int i=0;i<max_wheel_num;i++){
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	3301      	adds	r3, #1
 8003202:	60fb      	str	r3, [r7, #12]
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	2b03      	cmp	r3, #3
 8003208:	dddb      	ble.n	80031c2 <chasiss_task_init+0xe>
		  							 0, 0, 0, 0, 0, 0,//no second loop
		  							 0);//spd ff gain
	  }
	  pid_param_init(&(chassis_hdlr->f_pid), 8000, 500, 5000, 550, 0.01, 10); // chassis twist pid init
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	3320      	adds	r3, #32
 800320e:	eeb2 2a04 	vmov.f32	s4, #36	; 0x41200000  10.0
 8003212:	eddf 1a12 	vldr	s3, [pc, #72]	; 800325c <chasiss_task_init+0xa8>
 8003216:	ed9f 1a12 	vldr	s2, [pc, #72]	; 8003260 <chasiss_task_init+0xac>
 800321a:	eddf 0a0f 	vldr	s1, [pc, #60]	; 8003258 <chasiss_task_init+0xa4>
 800321e:	ed9f 0a11 	vldr	s0, [pc, #68]	; 8003264 <chasiss_task_init+0xb0>
 8003222:	f44f 51fa 	mov.w	r1, #8000	; 0x1f40
 8003226:	4618      	mov	r0, r3
 8003228:	f7ff fccc 	bl	8002bc4 <pid_param_init>
	  /* set initial chassis mode to idle mode or debug mode */
	  chassis_set_mode(chassis_hdlr, IDLE_MODE);
 800322c:	2104      	movs	r1, #4
 800322e:	6878      	ldr	r0, [r7, #4]
 8003230:	f000 fcf0 	bl	8003c14 <chassis_set_mode>
	  chassis_set_act_mode(chassis_hdlr, INDPET_MODE);// act mode only works when debuging with rc
 8003234:	2103      	movs	r1, #3
 8003236:	6878      	ldr	r0, [r7, #4]
 8003238:	f000 fcfc 	bl	8003c34 <chassis_set_act_mode>
	  chassis_hdlr->chassis_gear_mode = AUTO_GEAR;
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	2200      	movs	r2, #0
 8003240:	f883 208e 	strb.w	r2, [r3, #142]	; 0x8e
	  /* reset data */
	  chassis_reset_data(chassis_hdlr);
 8003244:	6878      	ldr	r0, [r7, #4]
 8003246:	f000 f80f 	bl	8003268 <chassis_reset_data>
}
 800324a:	bf00      	nop
 800324c:	3710      	adds	r7, #16
 800324e:	46bd      	mov	sp, r7
 8003250:	bd80      	pop	{r7, pc}
 8003252:	bf00      	nop
 8003254:	00000000 	.word	0x00000000
 8003258:	459c4000 	.word	0x459c4000
 800325c:	3c23d70a 	.word	0x3c23d70a
 8003260:	44098000 	.word	0x44098000
 8003264:	43fa0000 	.word	0x43fa0000

08003268 <chassis_reset_data>:
/*
 * @brief 	  reset all data in the chassis main struct
 * @param[in] chassis_hdlr:chassis main struct
 * @retval    None
 */
void chassis_reset_data(Chassis_t *chassis_hdlr){
 8003268:	b580      	push	{r7, lr}
 800326a:	b084      	sub	sp, #16
 800326c:	af00      	add	r7, sp, #0
 800326e:	6078      	str	r0, [r7, #4]
	/* init both coordinates */
	chassis_hdlr->vx = 0;
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	f04f 0200 	mov.w	r2, #0
 8003276:	601a      	str	r2, [r3, #0]
	chassis_hdlr->vy = 0;
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	f04f 0200 	mov.w	r2, #0
 800327e:	605a      	str	r2, [r3, #4]
	chassis_hdlr->wz = 0;
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	f04f 0200 	mov.w	r2, #0
 8003286:	609a      	str	r2, [r3, #8]
	chassis_hdlr->max_vx = chassis_l1_x_speed;
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	4a1f      	ldr	r2, [pc, #124]	; (8003308 <chassis_reset_data+0xa0>)
 800328c:	60da      	str	r2, [r3, #12]
	chassis_hdlr->max_vy = chassis_l1_y_speed;
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	4a1e      	ldr	r2, [pc, #120]	; (800330c <chassis_reset_data+0xa4>)
 8003292:	611a      	str	r2, [r3, #16]
	chassis_hdlr->max_wz = chassis_l1_w_speed;
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	4a1e      	ldr	r2, [pc, #120]	; (8003310 <chassis_reset_data+0xa8>)
 8003298:	615a      	str	r2, [r3, #20]

	chassis_hdlr->gimbal_axis.vx = 0;
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	f04f 0200 	mov.w	r2, #0
 80032a0:	665a      	str	r2, [r3, #100]	; 0x64
	chassis_hdlr->gimbal_axis.vy = 0;
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	f04f 0200 	mov.w	r2, #0
 80032a8:	669a      	str	r2, [r3, #104]	; 0x68
	chassis_hdlr->gimbal_axis.wz = 0;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	f04f 0200 	mov.w	r2, #0
 80032b0:	66da      	str	r2, [r3, #108]	; 0x6c
	chassis_hdlr->gimbal_yaw_rel_angle = 0;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	f04f 0200 	mov.w	r2, #0
 80032b8:	619a      	str	r2, [r3, #24]
	chassis_hdlr->gimbal_yaw_abs_angle = 0;
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	f04f 0200 	mov.w	r2, #0
 80032c0:	61da      	str	r2, [r3, #28]

	memset(&(chassis_hdlr->gimbal_axis), 0, sizeof(Gimbal_Axis_t));
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	3364      	adds	r3, #100	; 0x64
 80032c6:	220c      	movs	r2, #12
 80032c8:	2100      	movs	r1, #0
 80032ca:	4618      	mov	r0, r3
 80032cc:	f00e fc64 	bl	8011b98 <memset>
	memset(&(chassis_hdlr->ref_power_stat), 0, sizeof(ChassisPowerStat_t));
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	3374      	adds	r3, #116	; 0x74
 80032d4:	220c      	movs	r2, #12
 80032d6:	2100      	movs	r1, #0
 80032d8:	4618      	mov	r0, r3
 80032da:	f00e fc5d 	bl	8011b98 <memset>

	/* reset mecanum wheel speed */

	for(int i=0;i<4;i++)
 80032de:	2300      	movs	r3, #0
 80032e0:	60fb      	str	r3, [r7, #12]
 80032e2:	e009      	b.n	80032f8 <chassis_reset_data+0x90>
		chassis_hdlr->mec_spd[i] = 0;
 80032e4:	687a      	ldr	r2, [r7, #4]
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	332c      	adds	r3, #44	; 0x2c
 80032ea:	005b      	lsls	r3, r3, #1
 80032ec:	4413      	add	r3, r2
 80032ee:	2200      	movs	r2, #0
 80032f0:	809a      	strh	r2, [r3, #4]
	for(int i=0;i<4;i++)
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	3301      	adds	r3, #1
 80032f6:	60fb      	str	r3, [r7, #12]
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	2b03      	cmp	r3, #3
 80032fc:	ddf2      	ble.n	80032e4 <chassis_reset_data+0x7c>
}
 80032fe:	bf00      	nop
 8003300:	bf00      	nop
 8003302:	3710      	adds	r7, #16
 8003304:	46bd      	mov	sp, r7
 8003306:	bd80      	pop	{r7, pc}
 8003308:	43960000 	.word	0x43960000
 800330c:	44160000 	.word	0x44160000
 8003310:	43af0000 	.word	0x43af0000

08003314 <mecanum_wheel_calc_speed>:
/*
 * @brief 	  Inversely calculate the mecanum wheel speed
 * @param[in] chassis_hdlr:chassis main struct
 * @retval    None
 */
void mecanum_wheel_calc_speed(Chassis_t *chassis_hdlr){
 8003314:	b5b0      	push	{r4, r5, r7, lr}
 8003316:	b082      	sub	sp, #8
 8003318:	af00      	add	r7, sp, #0
 800331a:	6078      	str	r0, [r7, #4]
	 *	v3  =  [-vx, -vy,  wz] * (rx + ry) * gear_ratio
	 * 	v4  =  [ vx, -vy,  wz] * (rx + ry) * gear_ratio
	 *
	 * */
	/* X type installation */
	chassis_hdlr->mec_spd[wheel_id1] = (int16_t)(  chassis_hdlr->vx + chassis_hdlr->vy + chassis_hdlr->wz * (CHASSIS_WHEEL_X_LENGTH + CHASSIS_WHEEL_Y_LENGTH)*0.5) * CHASSIS_MOTOR_DEC_RATIO;
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	ed93 7a00 	vldr	s14, [r3]
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	edd3 7a01 	vldr	s15, [r3, #4]
 8003328:	ee77 7a27 	vadd.f32	s15, s14, s15
 800332c:	ee17 0a90 	vmov	r0, s15
 8003330:	f7fd f90a 	bl	8000548 <__aeabi_f2d>
 8003334:	4604      	mov	r4, r0
 8003336:	460d      	mov	r5, r1
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	edd3 7a02 	vldr	s15, [r3, #8]
 800333e:	ed9f 7a72 	vldr	s14, [pc, #456]	; 8003508 <mecanum_wheel_calc_speed+0x1f4>
 8003342:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003346:	ee17 0a90 	vmov	r0, s15
 800334a:	f7fd f8fd 	bl	8000548 <__aeabi_f2d>
 800334e:	f04f 0200 	mov.w	r2, #0
 8003352:	4b6e      	ldr	r3, [pc, #440]	; (800350c <mecanum_wheel_calc_speed+0x1f8>)
 8003354:	f7fd f950 	bl	80005f8 <__aeabi_dmul>
 8003358:	4602      	mov	r2, r0
 800335a:	460b      	mov	r3, r1
 800335c:	4620      	mov	r0, r4
 800335e:	4629      	mov	r1, r5
 8003360:	f7fc ff94 	bl	800028c <__adddf3>
 8003364:	4602      	mov	r2, r0
 8003366:	460b      	mov	r3, r1
 8003368:	4610      	mov	r0, r2
 800336a:	4619      	mov	r1, r3
 800336c:	f7fd fbf4 	bl	8000b58 <__aeabi_d2iz>
 8003370:	4603      	mov	r3, r0
 8003372:	b21b      	sxth	r3, r3
 8003374:	ee07 3a90 	vmov	s15, r3
 8003378:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800337c:	eeb3 7a03 	vmov.f32	s14, #51	; 0x41980000  19.0
 8003380:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003384:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003388:	ee17 3a90 	vmov	r3, s15
 800338c:	b21a      	sxth	r2, r3
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
	chassis_hdlr->mec_spd[wheel_id2] = (int16_t)(- chassis_hdlr->vx + chassis_hdlr->vy + chassis_hdlr->wz * (CHASSIS_WHEEL_X_LENGTH + CHASSIS_WHEEL_Y_LENGTH)*0.5) * CHASSIS_MOTOR_DEC_RATIO;
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	ed93 7a01 	vldr	s14, [r3, #4]
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	edd3 7a00 	vldr	s15, [r3]
 80033a0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80033a4:	ee17 0a90 	vmov	r0, s15
 80033a8:	f7fd f8ce 	bl	8000548 <__aeabi_f2d>
 80033ac:	4604      	mov	r4, r0
 80033ae:	460d      	mov	r5, r1
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	edd3 7a02 	vldr	s15, [r3, #8]
 80033b6:	ed9f 7a54 	vldr	s14, [pc, #336]	; 8003508 <mecanum_wheel_calc_speed+0x1f4>
 80033ba:	ee67 7a87 	vmul.f32	s15, s15, s14
 80033be:	ee17 0a90 	vmov	r0, s15
 80033c2:	f7fd f8c1 	bl	8000548 <__aeabi_f2d>
 80033c6:	f04f 0200 	mov.w	r2, #0
 80033ca:	4b50      	ldr	r3, [pc, #320]	; (800350c <mecanum_wheel_calc_speed+0x1f8>)
 80033cc:	f7fd f914 	bl	80005f8 <__aeabi_dmul>
 80033d0:	4602      	mov	r2, r0
 80033d2:	460b      	mov	r3, r1
 80033d4:	4620      	mov	r0, r4
 80033d6:	4629      	mov	r1, r5
 80033d8:	f7fc ff58 	bl	800028c <__adddf3>
 80033dc:	4602      	mov	r2, r0
 80033de:	460b      	mov	r3, r1
 80033e0:	4610      	mov	r0, r2
 80033e2:	4619      	mov	r1, r3
 80033e4:	f7fd fbb8 	bl	8000b58 <__aeabi_d2iz>
 80033e8:	4603      	mov	r3, r0
 80033ea:	b21b      	sxth	r3, r3
 80033ec:	ee07 3a90 	vmov	s15, r3
 80033f0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80033f4:	eeb3 7a03 	vmov.f32	s14, #51	; 0x41980000  19.0
 80033f8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80033fc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003400:	ee17 3a90 	vmov	r3, s15
 8003404:	b21a      	sxth	r2, r3
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
	chassis_hdlr->mec_spd[wheel_id3] = (int16_t)(- chassis_hdlr->vx - chassis_hdlr->vy + chassis_hdlr->wz * (CHASSIS_WHEEL_X_LENGTH + CHASSIS_WHEEL_Y_LENGTH)*0.5) * CHASSIS_MOTOR_DEC_RATIO;
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	edd3 7a00 	vldr	s15, [r3]
 8003412:	eeb1 7a67 	vneg.f32	s14, s15
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	edd3 7a01 	vldr	s15, [r3, #4]
 800341c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003420:	ee17 0a90 	vmov	r0, s15
 8003424:	f7fd f890 	bl	8000548 <__aeabi_f2d>
 8003428:	4604      	mov	r4, r0
 800342a:	460d      	mov	r5, r1
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	edd3 7a02 	vldr	s15, [r3, #8]
 8003432:	ed9f 7a35 	vldr	s14, [pc, #212]	; 8003508 <mecanum_wheel_calc_speed+0x1f4>
 8003436:	ee67 7a87 	vmul.f32	s15, s15, s14
 800343a:	ee17 0a90 	vmov	r0, s15
 800343e:	f7fd f883 	bl	8000548 <__aeabi_f2d>
 8003442:	f04f 0200 	mov.w	r2, #0
 8003446:	4b31      	ldr	r3, [pc, #196]	; (800350c <mecanum_wheel_calc_speed+0x1f8>)
 8003448:	f7fd f8d6 	bl	80005f8 <__aeabi_dmul>
 800344c:	4602      	mov	r2, r0
 800344e:	460b      	mov	r3, r1
 8003450:	4620      	mov	r0, r4
 8003452:	4629      	mov	r1, r5
 8003454:	f7fc ff1a 	bl	800028c <__adddf3>
 8003458:	4602      	mov	r2, r0
 800345a:	460b      	mov	r3, r1
 800345c:	4610      	mov	r0, r2
 800345e:	4619      	mov	r1, r3
 8003460:	f7fd fb7a 	bl	8000b58 <__aeabi_d2iz>
 8003464:	4603      	mov	r3, r0
 8003466:	b21b      	sxth	r3, r3
 8003468:	ee07 3a90 	vmov	s15, r3
 800346c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003470:	eeb3 7a03 	vmov.f32	s14, #51	; 0x41980000  19.0
 8003474:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003478:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800347c:	ee17 3a90 	vmov	r3, s15
 8003480:	b21a      	sxth	r2, r3
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
	chassis_hdlr->mec_spd[wheel_id4] = (int16_t)(  chassis_hdlr->vx - chassis_hdlr->vy + chassis_hdlr->wz * (CHASSIS_WHEEL_X_LENGTH + CHASSIS_WHEEL_Y_LENGTH)*0.5) * CHASSIS_MOTOR_DEC_RATIO;
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	ed93 7a00 	vldr	s14, [r3]
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	edd3 7a01 	vldr	s15, [r3, #4]
 8003494:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003498:	ee17 0a90 	vmov	r0, s15
 800349c:	f7fd f854 	bl	8000548 <__aeabi_f2d>
 80034a0:	4604      	mov	r4, r0
 80034a2:	460d      	mov	r5, r1
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	edd3 7a02 	vldr	s15, [r3, #8]
 80034aa:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8003508 <mecanum_wheel_calc_speed+0x1f4>
 80034ae:	ee67 7a87 	vmul.f32	s15, s15, s14
 80034b2:	ee17 0a90 	vmov	r0, s15
 80034b6:	f7fd f847 	bl	8000548 <__aeabi_f2d>
 80034ba:	f04f 0200 	mov.w	r2, #0
 80034be:	4b13      	ldr	r3, [pc, #76]	; (800350c <mecanum_wheel_calc_speed+0x1f8>)
 80034c0:	f7fd f89a 	bl	80005f8 <__aeabi_dmul>
 80034c4:	4602      	mov	r2, r0
 80034c6:	460b      	mov	r3, r1
 80034c8:	4620      	mov	r0, r4
 80034ca:	4629      	mov	r1, r5
 80034cc:	f7fc fede 	bl	800028c <__adddf3>
 80034d0:	4602      	mov	r2, r0
 80034d2:	460b      	mov	r3, r1
 80034d4:	4610      	mov	r0, r2
 80034d6:	4619      	mov	r1, r3
 80034d8:	f7fd fb3e 	bl	8000b58 <__aeabi_d2iz>
 80034dc:	4603      	mov	r3, r0
 80034de:	b21b      	sxth	r3, r3
 80034e0:	ee07 3a90 	vmov	s15, r3
 80034e4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80034e8:	eeb3 7a03 	vmov.f32	s14, #51	; 0x41980000  19.0
 80034ec:	ee67 7a87 	vmul.f32	s15, s15, s14
 80034f0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80034f4:	ee17 3a90 	vmov	r3, s15
 80034f8:	b21a      	sxth	r2, r3
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62

	/* may apply super super capacity gain here */
	/* may apply level up gain and power limit here when we have referee system feedback */
}
 8003500:	bf00      	nop
 8003502:	3708      	adds	r7, #8
 8003504:	46bd      	mov	sp, r7
 8003506:	bdb0      	pop	{r4, r5, r7, pc}
 8003508:	3f4ccccd 	.word	0x3f4ccccd
 800350c:	3fe00000 	.word	0x3fe00000

08003510 <chassis_execute>:
/*
 * @brief 	  Inversely calculate the mecanum wheel speed
 * @param[in] chassis_hdlr:chassis main struct
 * @retval    None
 */
void chassis_execute(Chassis_t *chassis_hdlr){
 8003510:	b590      	push	{r4, r7, lr}
 8003512:	b087      	sub	sp, #28
 8003514:	af02      	add	r7, sp, #8
 8003516:	6078      	str	r0, [r7, #4]
	mecanum_wheel_calc_speed(chassis_hdlr);
 8003518:	6878      	ldr	r0, [r7, #4]
 800351a:	f7ff fefb 	bl	8003314 <mecanum_wheel_calc_speed>
	/* Chassis Power Management Starts Here */
//	chassis_power_limit_referee(chassis_hdlr);
	chassis_power_limit_local(chassis_hdlr, chassis_l1_power);
#endif
	/* max +-16834 */
	for(int i=0;i<4;i++){
 800351e:	2300      	movs	r3, #0
 8003520:	60fb      	str	r3, [r7, #12]
 8003522:	e028      	b.n	8003576 <chassis_execute+0x66>
		VAL_LIMIT(chassis_hdlr->mec_spd[i], -CHASSIS_MAX_SPEED,CHASSIS_MAX_SPEED);
 8003524:	687a      	ldr	r2, [r7, #4]
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	332c      	adds	r3, #44	; 0x2c
 800352a:	005b      	lsls	r3, r3, #1
 800352c:	4413      	add	r3, r2
 800352e:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8003532:	4a1f      	ldr	r2, [pc, #124]	; (80035b0 <chassis_execute+0xa0>)
 8003534:	4293      	cmp	r3, r2
 8003536:	da08      	bge.n	800354a <chassis_execute+0x3a>
 8003538:	687a      	ldr	r2, [r7, #4]
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	332c      	adds	r3, #44	; 0x2c
 800353e:	005b      	lsls	r3, r3, #1
 8003540:	4413      	add	r3, r2
 8003542:	f64b 623e 	movw	r2, #48702	; 0xbe3e
 8003546:	809a      	strh	r2, [r3, #4]
 8003548:	e012      	b.n	8003570 <chassis_execute+0x60>
 800354a:	687a      	ldr	r2, [r7, #4]
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	332c      	adds	r3, #44	; 0x2c
 8003550:	005b      	lsls	r3, r3, #1
 8003552:	4413      	add	r3, r2
 8003554:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8003558:	f244 12c1 	movw	r2, #16833	; 0x41c1
 800355c:	4293      	cmp	r3, r2
 800355e:	dd07      	ble.n	8003570 <chassis_execute+0x60>
 8003560:	687a      	ldr	r2, [r7, #4]
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	332c      	adds	r3, #44	; 0x2c
 8003566:	005b      	lsls	r3, r3, #1
 8003568:	4413      	add	r3, r2
 800356a:	f244 12c2 	movw	r2, #16834	; 0x41c2
 800356e:	809a      	strh	r2, [r3, #4]
	for(int i=0;i<4;i++){
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	3301      	adds	r3, #1
 8003574:	60fb      	str	r3, [r7, #12]
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	2b03      	cmp	r3, #3
 800357a:	ddd3      	ble.n	8003524 <chassis_execute+0x14>
	}
	set_motor_can_current(chassis_hdlr->mec_spd[wheel_id1],
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	f9b3 305c 	ldrsh.w	r3, [r3, #92]	; 0x5c
 8003582:	4618      	mov	r0, r3
						  chassis_hdlr->mec_spd[wheel_id2],
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	f9b3 305e 	ldrsh.w	r3, [r3, #94]	; 0x5e
	set_motor_can_current(chassis_hdlr->mec_spd[wheel_id1],
 800358a:	4619      	mov	r1, r3
						  chassis_hdlr->mec_spd[wheel_id3],
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	f9b3 3060 	ldrsh.w	r3, [r3, #96]	; 0x60
	set_motor_can_current(chassis_hdlr->mec_spd[wheel_id1],
 8003592:	461a      	mov	r2, r3
						  chassis_hdlr->mec_spd[wheel_id4],
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	f9b3 3062 	ldrsh.w	r3, [r3, #98]	; 0x62
	set_motor_can_current(chassis_hdlr->mec_spd[wheel_id1],
 800359a:	461c      	mov	r4, r3
 800359c:	2300      	movs	r3, #0
 800359e:	9300      	str	r3, [sp, #0]
 80035a0:	4623      	mov	r3, r4
 80035a2:	f003 fc8f 	bl	8006ec4 <set_motor_can_current>
						  SINGLE_LOOP_PID_CONTROL);
}
 80035a6:	bf00      	nop
 80035a8:	3714      	adds	r7, #20
 80035aa:	46bd      	mov	sp, r7
 80035ac:	bd90      	pop	{r4, r7, pc}
 80035ae:	bf00      	nop
 80035b0:	ffffbe3f 	.word	0xffffbe3f

080035b4 <chassis_update_gimbal_coord>:
/*
 * @brief 	  Update chassis gimbal axis data through rc
 * @param[in] chassis_hdlr:chassis main struct
 * @retval    None
 */
void chassis_update_gimbal_coord(Chassis_t *chassis_hdlr, RemoteControl_t *rc_hdlr){
 80035b4:	b580      	push	{r7, lr}
 80035b6:	b082      	sub	sp, #8
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	6078      	str	r0, [r7, #4]
 80035bc:	6039      	str	r1, [r7, #0]
	if(rc_hdlr->control_mode == CTRLER_MODE){
 80035be:	683b      	ldr	r3, [r7, #0]
 80035c0:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d11e      	bne.n	8003606 <chassis_update_gimbal_coord+0x52>
		/* controller data is not required to be filtered */
		chassis_hdlr->gimbal_axis.vx = rc_hdlr->ctrl.ch3; // apply vx data here
 80035c8:	683b      	ldr	r3, [r7, #0]
 80035ca:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 80035ce:	ee07 3a90 	vmov	s15, r3
 80035d2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	edc3 7a19 	vstr	s15, [r3, #100]	; 0x64
		chassis_hdlr->gimbal_axis.vy = rc_hdlr->ctrl.ch2; // apply vy data here
 80035dc:	683b      	ldr	r3, [r7, #0]
 80035de:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80035e2:	ee07 3a90 	vmov	s15, r3
 80035e6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	edc3 7a1a 	vstr	s15, [r3, #104]	; 0x68
		chassis_hdlr->gimbal_axis.wz = rc_hdlr->ctrl.ch0; // apply wz data here
 80035f0:	683b      	ldr	r3, [r7, #0]
 80035f2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80035f6:	ee07 3a90 	vmov	s15, r3
 80035fa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	edc3 7a1b 	vstr	s15, [r3, #108]	; 0x6c
				if(chassis_hdlr->gimbal_axis.wz > chassis_hdlr->max_vy)
					chassis_hdlr->gimbal_axis.wz = chassis_hdlr->max_vy;
			}
		}
	}
}
 8003604:	e155      	b.n	80038b2 <chassis_update_gimbal_coord+0x2fe>
	else if(rc_hdlr->control_mode == PC_MODE){
 8003606:	683b      	ldr	r3, [r7, #0]
 8003608:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 800360c:	2b01      	cmp	r3, #1
 800360e:	f040 8150 	bne.w	80038b2 <chassis_update_gimbal_coord+0x2fe>
		if(rc_hdlr->pc.key.W.status == PRESSED && rc_hdlr->pc.key.S.status == PRESSED)
 8003612:	683b      	ldr	r3, [r7, #0]
 8003614:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003618:	2b03      	cmp	r3, #3
 800361a:	d109      	bne.n	8003630 <chassis_update_gimbal_coord+0x7c>
 800361c:	683b      	ldr	r3, [r7, #0]
 800361e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003622:	2b03      	cmp	r3, #3
 8003624:	d104      	bne.n	8003630 <chassis_update_gimbal_coord+0x7c>
			chassis_hdlr->gimbal_axis.vx = 0;
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	f04f 0200 	mov.w	r2, #0
 800362c:	665a      	str	r2, [r3, #100]	; 0x64
 800362e:	e012      	b.n	8003656 <chassis_update_gimbal_coord+0xa2>
		else if(rc_hdlr->pc.key.W.status != PRESSED && rc_hdlr->pc.key.S.status != PRESSED){
 8003630:	683b      	ldr	r3, [r7, #0]
 8003632:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003636:	2b03      	cmp	r3, #3
 8003638:	d00d      	beq.n	8003656 <chassis_update_gimbal_coord+0xa2>
 800363a:	683b      	ldr	r3, [r7, #0]
 800363c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003640:	2b03      	cmp	r3, #3
 8003642:	d008      	beq.n	8003656 <chassis_update_gimbal_coord+0xa2>
			chassis_brake(&chassis_hdlr->gimbal_axis.vx, 1.0f, 2.0f);
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	3364      	adds	r3, #100	; 0x64
 8003648:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 800364c:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8003650:	4618      	mov	r0, r3
 8003652:	f000 faff 	bl	8003c54 <chassis_brake>
		if(rc_hdlr->pc.key.W.status == PRESSED && rc_hdlr->pc.key.S.status != PRESSED){// check holding
 8003656:	683b      	ldr	r3, [r7, #0]
 8003658:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800365c:	2b03      	cmp	r3, #3
 800365e:	d11d      	bne.n	800369c <chassis_update_gimbal_coord+0xe8>
 8003660:	683b      	ldr	r3, [r7, #0]
 8003662:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003666:	2b03      	cmp	r3, #3
 8003668:	d018      	beq.n	800369c <chassis_update_gimbal_coord+0xe8>
			chassis_hdlr->gimbal_axis.vx += 0.5f; // apply ramp-like mode to engage chassis
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 8003670:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8003674:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	edc3 7a19 	vstr	s15, [r3, #100]	; 0x64
			if(chassis_hdlr->gimbal_axis.vx > chassis_hdlr->max_vx)
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	ed93 7a19 	vldr	s14, [r3, #100]	; 0x64
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	edd3 7a03 	vldr	s15, [r3, #12]
 800368a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800368e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003692:	dd03      	ble.n	800369c <chassis_update_gimbal_coord+0xe8>
				chassis_hdlr->gimbal_axis.vx = chassis_hdlr->max_vx;
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	68da      	ldr	r2, [r3, #12]
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	665a      	str	r2, [r3, #100]	; 0x64
		if(rc_hdlr->pc.key.S.status == PRESSED && rc_hdlr->pc.key.W.status != PRESSED){// check holding
 800369c:	683b      	ldr	r3, [r7, #0]
 800369e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80036a2:	2b03      	cmp	r3, #3
 80036a4:	d123      	bne.n	80036ee <chassis_update_gimbal_coord+0x13a>
 80036a6:	683b      	ldr	r3, [r7, #0]
 80036a8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80036ac:	2b03      	cmp	r3, #3
 80036ae:	d01e      	beq.n	80036ee <chassis_update_gimbal_coord+0x13a>
			chassis_hdlr->gimbal_axis.vx -= 0.5f; // apply ramp-like mode to engage chassis
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 80036b6:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80036ba:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	edc3 7a19 	vstr	s15, [r3, #100]	; 0x64
			if(chassis_hdlr->gimbal_axis.vx < -chassis_hdlr->max_vx)
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	ed93 7a19 	vldr	s14, [r3, #100]	; 0x64
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	edd3 7a03 	vldr	s15, [r3, #12]
 80036d0:	eef1 7a67 	vneg.f32	s15, s15
 80036d4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80036d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80036dc:	d507      	bpl.n	80036ee <chassis_update_gimbal_coord+0x13a>
				chassis_hdlr->gimbal_axis.vx = -chassis_hdlr->max_vx;
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	edd3 7a03 	vldr	s15, [r3, #12]
 80036e4:	eef1 7a67 	vneg.f32	s15, s15
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	edc3 7a19 	vstr	s15, [r3, #100]	; 0x64
		if(rc_hdlr->pc.key.A.status == PRESSED && rc_hdlr->pc.key.D.status == PRESSED)
 80036ee:	683b      	ldr	r3, [r7, #0]
 80036f0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80036f4:	2b03      	cmp	r3, #3
 80036f6:	d109      	bne.n	800370c <chassis_update_gimbal_coord+0x158>
 80036f8:	683b      	ldr	r3, [r7, #0]
 80036fa:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80036fe:	2b03      	cmp	r3, #3
 8003700:	d104      	bne.n	800370c <chassis_update_gimbal_coord+0x158>
			chassis_hdlr->gimbal_axis.vy = 0;
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	f04f 0200 	mov.w	r2, #0
 8003708:	669a      	str	r2, [r3, #104]	; 0x68
 800370a:	e012      	b.n	8003732 <chassis_update_gimbal_coord+0x17e>
		else if(rc_hdlr->pc.key.A.status != PRESSED && rc_hdlr->pc.key.D.status != PRESSED){
 800370c:	683b      	ldr	r3, [r7, #0]
 800370e:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003712:	2b03      	cmp	r3, #3
 8003714:	d00d      	beq.n	8003732 <chassis_update_gimbal_coord+0x17e>
 8003716:	683b      	ldr	r3, [r7, #0]
 8003718:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800371c:	2b03      	cmp	r3, #3
 800371e:	d008      	beq.n	8003732 <chassis_update_gimbal_coord+0x17e>
			chassis_brake(&chassis_hdlr->gimbal_axis.vy, 1.0f, 2.0f);
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	3368      	adds	r3, #104	; 0x68
 8003724:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 8003728:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800372c:	4618      	mov	r0, r3
 800372e:	f000 fa91 	bl	8003c54 <chassis_brake>
		if(rc_hdlr->pc.key.A.status == PRESSED && rc_hdlr->pc.key.D.status != PRESSED){// check holding
 8003732:	683b      	ldr	r3, [r7, #0]
 8003734:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003738:	2b03      	cmp	r3, #3
 800373a:	d123      	bne.n	8003784 <chassis_update_gimbal_coord+0x1d0>
 800373c:	683b      	ldr	r3, [r7, #0]
 800373e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003742:	2b03      	cmp	r3, #3
 8003744:	d01e      	beq.n	8003784 <chassis_update_gimbal_coord+0x1d0>
			chassis_hdlr->gimbal_axis.vy -= 0.5f;// apply ramp-like mode to engage chassis
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	edd3 7a1a 	vldr	s15, [r3, #104]	; 0x68
 800374c:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8003750:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	edc3 7a1a 	vstr	s15, [r3, #104]	; 0x68
			if(chassis_hdlr->gimbal_axis.vy < -chassis_hdlr->max_vy)
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	ed93 7a1a 	vldr	s14, [r3, #104]	; 0x68
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	edd3 7a04 	vldr	s15, [r3, #16]
 8003766:	eef1 7a67 	vneg.f32	s15, s15
 800376a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800376e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003772:	d507      	bpl.n	8003784 <chassis_update_gimbal_coord+0x1d0>
				chassis_hdlr->gimbal_axis.vy = -chassis_hdlr->max_vy;
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	edd3 7a04 	vldr	s15, [r3, #16]
 800377a:	eef1 7a67 	vneg.f32	s15, s15
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	edc3 7a1a 	vstr	s15, [r3, #104]	; 0x68
		if(rc_hdlr->pc.key.D.status == PRESSED && rc_hdlr->pc.key.A.status != PRESSED){// check holding
 8003784:	683b      	ldr	r3, [r7, #0]
 8003786:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800378a:	2b03      	cmp	r3, #3
 800378c:	d11d      	bne.n	80037ca <chassis_update_gimbal_coord+0x216>
 800378e:	683b      	ldr	r3, [r7, #0]
 8003790:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003794:	2b03      	cmp	r3, #3
 8003796:	d018      	beq.n	80037ca <chassis_update_gimbal_coord+0x216>
			chassis_hdlr->gimbal_axis.vy += 0.5f;// apply ramp-like mode to engage chassis
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	edd3 7a1a 	vldr	s15, [r3, #104]	; 0x68
 800379e:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80037a2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	edc3 7a1a 	vstr	s15, [r3, #104]	; 0x68
			if(chassis_hdlr->gimbal_axis.vy > chassis_hdlr->max_vy)
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	ed93 7a1a 	vldr	s14, [r3, #104]	; 0x68
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	edd3 7a04 	vldr	s15, [r3, #16]
 80037b8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80037bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80037c0:	dd03      	ble.n	80037ca <chassis_update_gimbal_coord+0x216>
				chassis_hdlr->gimbal_axis.vy = chassis_hdlr->max_vy;
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	691a      	ldr	r2, [r3, #16]
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	669a      	str	r2, [r3, #104]	; 0x68
		if(chassis_hdlr->chassis_act_mode == GIMBAL_FOLLOW){
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	f893 308d 	ldrb.w	r3, [r3, #141]	; 0x8d
 80037d0:	2b01      	cmp	r3, #1
 80037d2:	d16e      	bne.n	80038b2 <chassis_update_gimbal_coord+0x2fe>
			if(rc_hdlr->pc.key.Q.status == PRESSED && rc_hdlr->pc.key.E.status == PRESSED)
 80037d4:	683b      	ldr	r3, [r7, #0]
 80037d6:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 80037da:	2b03      	cmp	r3, #3
 80037dc:	d109      	bne.n	80037f2 <chassis_update_gimbal_coord+0x23e>
 80037de:	683b      	ldr	r3, [r7, #0]
 80037e0:	f893 304b 	ldrb.w	r3, [r3, #75]	; 0x4b
 80037e4:	2b03      	cmp	r3, #3
 80037e6:	d104      	bne.n	80037f2 <chassis_update_gimbal_coord+0x23e>
				chassis_hdlr->gimbal_axis.wz = 0;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	f04f 0200 	mov.w	r2, #0
 80037ee:	66da      	str	r2, [r3, #108]	; 0x6c
 80037f0:	e012      	b.n	8003818 <chassis_update_gimbal_coord+0x264>
			else if(rc_hdlr->pc.key.Q.status != PRESSED && rc_hdlr->pc.key.E.status != PRESSED){
 80037f2:	683b      	ldr	r3, [r7, #0]
 80037f4:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 80037f8:	2b03      	cmp	r3, #3
 80037fa:	d00d      	beq.n	8003818 <chassis_update_gimbal_coord+0x264>
 80037fc:	683b      	ldr	r3, [r7, #0]
 80037fe:	f893 304b 	ldrb.w	r3, [r3, #75]	; 0x4b
 8003802:	2b03      	cmp	r3, #3
 8003804:	d008      	beq.n	8003818 <chassis_update_gimbal_coord+0x264>
				chassis_brake(&chassis_hdlr->gimbal_axis.wz, 1.0f, 2.0f);
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	336c      	adds	r3, #108	; 0x6c
 800380a:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 800380e:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8003812:	4618      	mov	r0, r3
 8003814:	f000 fa1e 	bl	8003c54 <chassis_brake>
			if(rc_hdlr->pc.key.Q.status == PRESSED && rc_hdlr->pc.key.E.status != PRESSED){// check holding
 8003818:	683b      	ldr	r3, [r7, #0]
 800381a:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 800381e:	2b03      	cmp	r3, #3
 8003820:	d123      	bne.n	800386a <chassis_update_gimbal_coord+0x2b6>
 8003822:	683b      	ldr	r3, [r7, #0]
 8003824:	f893 304b 	ldrb.w	r3, [r3, #75]	; 0x4b
 8003828:	2b03      	cmp	r3, #3
 800382a:	d01e      	beq.n	800386a <chassis_update_gimbal_coord+0x2b6>
				chassis_hdlr->gimbal_axis.wz -= 0.5f;// apply ramp-like mode to engage chassis
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	edd3 7a1b 	vldr	s15, [r3, #108]	; 0x6c
 8003832:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8003836:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	edc3 7a1b 	vstr	s15, [r3, #108]	; 0x6c
				if(chassis_hdlr->gimbal_axis.wz < -chassis_hdlr->max_wz)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	ed93 7a1b 	vldr	s14, [r3, #108]	; 0x6c
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	edd3 7a05 	vldr	s15, [r3, #20]
 800384c:	eef1 7a67 	vneg.f32	s15, s15
 8003850:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003854:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003858:	d507      	bpl.n	800386a <chassis_update_gimbal_coord+0x2b6>
					chassis_hdlr->gimbal_axis.wz = -chassis_hdlr->max_wz;
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	edd3 7a05 	vldr	s15, [r3, #20]
 8003860:	eef1 7a67 	vneg.f32	s15, s15
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	edc3 7a1b 	vstr	s15, [r3, #108]	; 0x6c
			if(rc_hdlr->pc.key.E.status == PRESSED && rc_hdlr->pc.key.Q.status != PRESSED){// check holding
 800386a:	683b      	ldr	r3, [r7, #0]
 800386c:	f893 304b 	ldrb.w	r3, [r3, #75]	; 0x4b
 8003870:	2b03      	cmp	r3, #3
 8003872:	d11e      	bne.n	80038b2 <chassis_update_gimbal_coord+0x2fe>
 8003874:	683b      	ldr	r3, [r7, #0]
 8003876:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 800387a:	2b03      	cmp	r3, #3
 800387c:	d019      	beq.n	80038b2 <chassis_update_gimbal_coord+0x2fe>
				chassis_hdlr->gimbal_axis.wz += 0.5f;// apply ramp-like mode to engage chassis
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	edd3 7a1b 	vldr	s15, [r3, #108]	; 0x6c
 8003884:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8003888:	ee77 7a87 	vadd.f32	s15, s15, s14
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	edc3 7a1b 	vstr	s15, [r3, #108]	; 0x6c
				if(chassis_hdlr->gimbal_axis.wz > chassis_hdlr->max_vy)
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	ed93 7a1b 	vldr	s14, [r3, #108]	; 0x6c
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	edd3 7a04 	vldr	s15, [r3, #16]
 800389e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80038a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80038a6:	dc00      	bgt.n	80038aa <chassis_update_gimbal_coord+0x2f6>
}
 80038a8:	e003      	b.n	80038b2 <chassis_update_gimbal_coord+0x2fe>
					chassis_hdlr->gimbal_axis.wz = chassis_hdlr->max_vy;
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	691a      	ldr	r2, [r3, #16]
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	66da      	str	r2, [r3, #108]	; 0x6c
}
 80038b2:	bf00      	nop
 80038b4:	3708      	adds	r7, #8
 80038b6:	46bd      	mov	sp, r7
 80038b8:	bd80      	pop	{r7, pc}
	...

080038bc <chassis_update_chassis_coord>:
/*
 * @brief 	  Update chassis ground data through rc
 * @param[in] chassis_hdlr:chassis main struct
 * @retval    None
 */
void chassis_update_chassis_coord(Chassis_t *chassis_hdlr, RemoteControl_t *rc_hdlr){
 80038bc:	b480      	push	{r7}
 80038be:	b083      	sub	sp, #12
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	6078      	str	r0, [r7, #4]
 80038c4:	6039      	str	r1, [r7, #0]
	/*chassis coordinates only for debugging purpose, thus no pc control processing*/
	chassis_hdlr->vx = rc.ctrl.ch3; // apply vx data here
 80038c6:	4b12      	ldr	r3, [pc, #72]	; (8003910 <chassis_update_chassis_coord+0x54>)
 80038c8:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 80038cc:	ee07 3a90 	vmov	s15, r3
 80038d0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	edc3 7a00 	vstr	s15, [r3]
	chassis_hdlr->vy = rc.ctrl.ch2; // apply vy data here
 80038da:	4b0d      	ldr	r3, [pc, #52]	; (8003910 <chassis_update_chassis_coord+0x54>)
 80038dc:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80038e0:	ee07 3a90 	vmov	s15, r3
 80038e4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	edc3 7a01 	vstr	s15, [r3, #4]
	chassis_hdlr->wz = rc.ctrl.ch0;
 80038ee:	4b08      	ldr	r3, [pc, #32]	; (8003910 <chassis_update_chassis_coord+0x54>)
 80038f0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80038f4:	ee07 3a90 	vmov	s15, r3
 80038f8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	edc3 7a02 	vstr	s15, [r3, #8]
}
 8003902:	bf00      	nop
 8003904:	370c      	adds	r7, #12
 8003906:	46bd      	mov	sp, r7
 8003908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800390c:	4770      	bx	lr
 800390e:	bf00      	nop
 8003910:	2000d6c0 	.word	0x2000d6c0

08003914 <chassis_exec_act_mode>:
 *			follow gimbal center| move_along gimbal coordinate |
 *			self-spinning while follow the gimbal coordinate | independent(ground coordinate)
 */
//FIXME: Didn't consider the acceleration. Acceleration can help us better explicit the buffer energy.
//		 But with more critical strict on power management.
void chassis_exec_act_mode(Chassis_t *chassis_hdlr){
 8003914:	b580      	push	{r7, lr}
 8003916:	ed2d 8b02 	vpush	{d8}
 800391a:	b082      	sub	sp, #8
 800391c:	af00      	add	r7, sp, #0
 800391e:	6078      	str	r0, [r7, #4]
	}
	else
		chassis_gyro_flag = 1;//start the timer counter interrupt
#endif

	if(chassis_hdlr->chassis_mode == IDLE_MODE){
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	f893 308c 	ldrb.w	r3, [r3, #140]	; 0x8c
 8003926:	2b04      	cmp	r3, #4
 8003928:	d10c      	bne.n	8003944 <chassis_exec_act_mode+0x30>
		chassis_hdlr->vx = 0;
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	f04f 0200 	mov.w	r2, #0
 8003930:	601a      	str	r2, [r3, #0]
		chassis_hdlr->vy = 0;
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	f04f 0200 	mov.w	r2, #0
 8003938:	605a      	str	r2, [r3, #4]
		chassis_hdlr->wz = 0;
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	f04f 0200 	mov.w	r2, #0
 8003940:	609a      	str	r2, [r3, #8]
 8003942:	e0d8      	b.n	8003af6 <chassis_exec_act_mode+0x1e2>
		}
	else if(chassis_hdlr->chassis_act_mode == GIMBAL_CENTER){ // gyro mode
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	f893 308d 	ldrb.w	r3, [r3, #141]	; 0x8d
 800394a:	2b00      	cmp	r3, #0
 800394c:	d11c      	bne.n	8003988 <chassis_exec_act_mode+0x74>
		/* The front of chassis always chases gimbal yaw's ecd center (aka Twist mode) */
		chassis_hdlr->vx = chassis_hdlr->gimbal_axis.vx;
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	601a      	str	r2, [r3, #0]
		chassis_hdlr->vy = chassis_hdlr->gimbal_axis.vy;
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	605a      	str	r2, [r3, #4]
		chassis_hdlr->wz = -pid_single_loop_control(0, &(chassis_hdlr->f_pid), chassis_hdlr->gimbal_yaw_rel_angle);
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	f103 0220 	add.w	r2, r3, #32
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	edd3 7a06 	vldr	s15, [r3, #24]
 800396a:	eef0 0a67 	vmov.f32	s1, s15
 800396e:	4610      	mov	r0, r2
 8003970:	ed9f 0aa5 	vldr	s0, [pc, #660]	; 8003c08 <chassis_exec_act_mode+0x2f4>
 8003974:	f7ff f9fa 	bl	8002d6c <pid_single_loop_control>
 8003978:	eef0 7a40 	vmov.f32	s15, s0
 800397c:	eef1 7a67 	vneg.f32	s15, s15
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	edc3 7a02 	vstr	s15, [r3, #8]
 8003986:	e0b6      	b.n	8003af6 <chassis_exec_act_mode+0x1e2>
	}
	else if(chassis_hdlr->chassis_act_mode == GIMBAL_FOLLOW){ // encoder mode
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	f893 308d 	ldrb.w	r3, [r3, #141]	; 0x8d
 800398e:	2b01      	cmp	r3, #1
 8003990:	d155      	bne.n	8003a3e <chassis_exec_act_mode+0x12a>
		/* The chassis always move along gimbal's coord/axis , but not chasing yaw's center */
		chassis_hdlr->vx = chassis_hdlr->gimbal_axis.vx * arm_cos_f32(chassis_hdlr->gimbal_yaw_rel_angle) - chassis_hdlr->gimbal_axis.vy * arm_sin_f32(chassis_hdlr->gimbal_yaw_rel_angle);
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	ed93 8a19 	vldr	s16, [r3, #100]	; 0x64
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	edd3 7a06 	vldr	s15, [r3, #24]
 800399e:	eeb0 0a67 	vmov.f32	s0, s15
 80039a2:	f00e f851 	bl	8011a48 <arm_cos_f32>
 80039a6:	eef0 7a40 	vmov.f32	s15, s0
 80039aa:	ee28 8a27 	vmul.f32	s16, s16, s15
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	edd3 8a1a 	vldr	s17, [r3, #104]	; 0x68
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	edd3 7a06 	vldr	s15, [r3, #24]
 80039ba:	eeb0 0a67 	vmov.f32	s0, s15
 80039be:	f00d fff5 	bl	80119ac <arm_sin_f32>
 80039c2:	eef0 7a40 	vmov.f32	s15, s0
 80039c6:	ee68 7aa7 	vmul.f32	s15, s17, s15
 80039ca:	ee78 7a67 	vsub.f32	s15, s16, s15
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	edc3 7a00 	vstr	s15, [r3]
		chassis_hdlr->vy = chassis_hdlr->gimbal_axis.vx * arm_sin_f32(chassis_hdlr->gimbal_yaw_rel_angle) + chassis_hdlr->gimbal_axis.vy * arm_cos_f32(chassis_hdlr->gimbal_yaw_rel_angle);
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	ed93 8a19 	vldr	s16, [r3, #100]	; 0x64
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	edd3 7a06 	vldr	s15, [r3, #24]
 80039e0:	eeb0 0a67 	vmov.f32	s0, s15
 80039e4:	f00d ffe2 	bl	80119ac <arm_sin_f32>
 80039e8:	eef0 7a40 	vmov.f32	s15, s0
 80039ec:	ee28 8a27 	vmul.f32	s16, s16, s15
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	edd3 8a1a 	vldr	s17, [r3, #104]	; 0x68
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	edd3 7a06 	vldr	s15, [r3, #24]
 80039fc:	eeb0 0a67 	vmov.f32	s0, s15
 8003a00:	f00e f822 	bl	8011a48 <arm_cos_f32>
 8003a04:	eef0 7a40 	vmov.f32	s15, s0
 8003a08:	ee68 7aa7 	vmul.f32	s15, s17, s15
 8003a0c:	ee78 7a27 	vadd.f32	s15, s16, s15
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	edc3 7a01 	vstr	s15, [r3, #4]
		if(rc.control_mode == CTRLER_MODE)
 8003a16:	4b7d      	ldr	r3, [pc, #500]	; (8003c0c <chassis_exec_act_mode+0x2f8>)
 8003a18:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d104      	bne.n	8003a2a <chassis_exec_act_mode+0x116>
			chassis_hdlr->wz = 0;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	f04f 0200 	mov.w	r2, #0
 8003a26:	609a      	str	r2, [r3, #8]
 8003a28:	e065      	b.n	8003af6 <chassis_exec_act_mode+0x1e2>
		else if(rc.control_mode == PC_MODE)
 8003a2a:	4b78      	ldr	r3, [pc, #480]	; (8003c0c <chassis_exec_act_mode+0x2f8>)
 8003a2c:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 8003a30:	2b01      	cmp	r3, #1
 8003a32:	d160      	bne.n	8003af6 <chassis_exec_act_mode+0x1e2>
			chassis_hdlr->wz = chassis_hdlr->gimbal_axis.wz;
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	609a      	str	r2, [r3, #8]
 8003a3c:	e05b      	b.n	8003af6 <chassis_exec_act_mode+0x1e2>
	}
	else if(chassis_hdlr->chassis_act_mode == SELF_GYRO){ // gyro or encoder mode
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	f893 308d 	ldrb.w	r3, [r3, #141]	; 0x8d
 8003a44:	2b02      	cmp	r3, #2
 8003a46:	d145      	bne.n	8003ad4 <chassis_exec_act_mode+0x1c0>
		/* The chassis always move along gimbal's coord/axis , meanwhile spinning the chassis with a fixed speed */
		chassis_hdlr->vx = chassis_hdlr->gimbal_axis.vx * arm_cos_f32(chassis_hdlr->gimbal_yaw_rel_angle) - chassis_hdlr->gimbal_axis.vy * arm_sin_f32(chassis_hdlr->gimbal_yaw_rel_angle);
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	ed93 8a19 	vldr	s16, [r3, #100]	; 0x64
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	edd3 7a06 	vldr	s15, [r3, #24]
 8003a54:	eeb0 0a67 	vmov.f32	s0, s15
 8003a58:	f00d fff6 	bl	8011a48 <arm_cos_f32>
 8003a5c:	eef0 7a40 	vmov.f32	s15, s0
 8003a60:	ee28 8a27 	vmul.f32	s16, s16, s15
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	edd3 8a1a 	vldr	s17, [r3, #104]	; 0x68
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	edd3 7a06 	vldr	s15, [r3, #24]
 8003a70:	eeb0 0a67 	vmov.f32	s0, s15
 8003a74:	f00d ff9a 	bl	80119ac <arm_sin_f32>
 8003a78:	eef0 7a40 	vmov.f32	s15, s0
 8003a7c:	ee68 7aa7 	vmul.f32	s15, s17, s15
 8003a80:	ee78 7a67 	vsub.f32	s15, s16, s15
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	edc3 7a00 	vstr	s15, [r3]
		chassis_hdlr->vy = chassis_hdlr->gimbal_axis.vx * arm_sin_f32(chassis_hdlr->gimbal_yaw_rel_angle) + chassis_hdlr->gimbal_axis.vy * arm_cos_f32(chassis_hdlr->gimbal_yaw_rel_angle);
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	ed93 8a19 	vldr	s16, [r3, #100]	; 0x64
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	edd3 7a06 	vldr	s15, [r3, #24]
 8003a96:	eeb0 0a67 	vmov.f32	s0, s15
 8003a9a:	f00d ff87 	bl	80119ac <arm_sin_f32>
 8003a9e:	eef0 7a40 	vmov.f32	s15, s0
 8003aa2:	ee28 8a27 	vmul.f32	s16, s16, s15
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	edd3 8a1a 	vldr	s17, [r3, #104]	; 0x68
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	edd3 7a06 	vldr	s15, [r3, #24]
 8003ab2:	eeb0 0a67 	vmov.f32	s0, s15
 8003ab6:	f00d ffc7 	bl	8011a48 <arm_cos_f32>
 8003aba:	eef0 7a40 	vmov.f32	s15, s0
 8003abe:	ee68 7aa7 	vmul.f32	s15, s17, s15
 8003ac2:	ee78 7a27 	vadd.f32	s15, s16, s15
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	edc3 7a01 	vstr	s15, [r3, #4]
		/* for robots with slipring */
#ifdef WITH_SLIPRING
		//FIXME apply differential rotary control or use Q&E to change direction
		chassis_hdlr->wz =  CHASSIS_ECD_CONST_OMEGA * 3.5f;
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	4a50      	ldr	r2, [pc, #320]	; (8003c10 <chassis_exec_act_mode+0x2fc>)
 8003ad0:	609a      	str	r2, [r3, #8]
 8003ad2:	e010      	b.n	8003af6 <chassis_exec_act_mode+0x1e2>
			chassis_hdlr->wz =  -CHASSIS_ECD_CONST_OMEGA * 2.0f;
		else
			chassis_gyro_counter = 0;
#endif
	}
	else if(chassis_hdlr->chassis_act_mode == INDPET_MODE){ // encoder mode
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	f893 308d 	ldrb.w	r3, [r3, #141]	; 0x8d
 8003ada:	2b03      	cmp	r3, #3
 8003adc:	d10b      	bne.n	8003af6 <chassis_exec_act_mode+0x1e2>
		/* The chassis follow the ground axis
		 * Also can be used as sentry's chassis cmd
		 *  */
		chassis_hdlr->vx = chassis_hdlr->vx;
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681a      	ldr	r2, [r3, #0]
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	601a      	str	r2, [r3, #0]
		chassis_hdlr->vy = chassis_hdlr->vy;
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	685a      	ldr	r2, [r3, #4]
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	605a      	str	r2, [r3, #4]
		chassis_hdlr->wz = chassis_hdlr->wz;//CHASSIS_SLEF_GYRO_ANG_VEL * 1.0f;
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	689a      	ldr	r2, [r3, #8]
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	609a      	str	r2, [r3, #8]
	}

	/* set limit axis speed */
	VAL_LIMIT(chassis_hdlr->vx, -chassis_hdlr->max_vx, chassis_hdlr->max_vx);
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	ed93 7a00 	vldr	s14, [r3]
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	edd3 7a03 	vldr	s15, [r3, #12]
 8003b02:	eef1 7a67 	vneg.f32	s15, s15
 8003b06:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003b0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b0e:	d808      	bhi.n	8003b22 <chassis_exec_act_mode+0x20e>
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	edd3 7a03 	vldr	s15, [r3, #12]
 8003b16:	eef1 7a67 	vneg.f32	s15, s15
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	edc3 7a00 	vstr	s15, [r3]
 8003b20:	e00e      	b.n	8003b40 <chassis_exec_act_mode+0x22c>
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	ed93 7a00 	vldr	s14, [r3]
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	edd3 7a03 	vldr	s15, [r3, #12]
 8003b2e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003b32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b36:	db03      	blt.n	8003b40 <chassis_exec_act_mode+0x22c>
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	68da      	ldr	r2, [r3, #12]
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	601a      	str	r2, [r3, #0]
	VAL_LIMIT(chassis_hdlr->vy, -chassis_hdlr->max_vy, chassis_hdlr->max_vy);
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	ed93 7a01 	vldr	s14, [r3, #4]
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	edd3 7a04 	vldr	s15, [r3, #16]
 8003b4c:	eef1 7a67 	vneg.f32	s15, s15
 8003b50:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003b54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b58:	d808      	bhi.n	8003b6c <chassis_exec_act_mode+0x258>
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	edd3 7a04 	vldr	s15, [r3, #16]
 8003b60:	eef1 7a67 	vneg.f32	s15, s15
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	edc3 7a01 	vstr	s15, [r3, #4]
 8003b6a:	e00e      	b.n	8003b8a <chassis_exec_act_mode+0x276>
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	ed93 7a01 	vldr	s14, [r3, #4]
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	edd3 7a04 	vldr	s15, [r3, #16]
 8003b78:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003b7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b80:	db03      	blt.n	8003b8a <chassis_exec_act_mode+0x276>
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	691a      	ldr	r2, [r3, #16]
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	605a      	str	r2, [r3, #4]
	VAL_LIMIT(chassis_hdlr->wz, -chassis_hdlr->max_wz, chassis_hdlr->max_wz);
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	ed93 7a02 	vldr	s14, [r3, #8]
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	edd3 7a05 	vldr	s15, [r3, #20]
 8003b96:	eef1 7a67 	vneg.f32	s15, s15
 8003b9a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003b9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ba2:	d808      	bhi.n	8003bb6 <chassis_exec_act_mode+0x2a2>
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	edd3 7a05 	vldr	s15, [r3, #20]
 8003baa:	eef1 7a67 	vneg.f32	s15, s15
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	edc3 7a02 	vstr	s15, [r3, #8]
 8003bb4:	e00e      	b.n	8003bd4 <chassis_exec_act_mode+0x2c0>
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	ed93 7a02 	vldr	s14, [r3, #8]
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	edd3 7a05 	vldr	s15, [r3, #20]
 8003bc2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003bc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003bca:	db03      	blt.n	8003bd4 <chassis_exec_act_mode+0x2c0>
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	695a      	ldr	r2, [r3, #20]
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	609a      	str	r2, [r3, #8]

	if(fabs(chassis_hdlr->wz) < 30.0f)
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	edd3 7a02 	vldr	s15, [r3, #8]
 8003bda:	eef0 7ae7 	vabs.f32	s15, s15
 8003bde:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8003be2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003be6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003bea:	d503      	bpl.n	8003bf4 <chassis_exec_act_mode+0x2e0>
		/* PID dead zone risk management */
		chassis_hdlr->wz = 0;
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	f04f 0200 	mov.w	r2, #0
 8003bf2:	609a      	str	r2, [r3, #8]

	/* execute the cmd */
	chassis_execute(chassis_hdlr);
 8003bf4:	6878      	ldr	r0, [r7, #4]
 8003bf6:	f7ff fc8b 	bl	8003510 <chassis_execute>

}
 8003bfa:	bf00      	nop
 8003bfc:	3708      	adds	r7, #8
 8003bfe:	46bd      	mov	sp, r7
 8003c00:	ecbd 8b02 	vpop	{d8}
 8003c04:	bd80      	pop	{r7, pc}
 8003c06:	bf00      	nop
 8003c08:	00000000 	.word	0x00000000
 8003c0c:	2000d6c0 	.word	0x2000d6c0
 8003c10:	43d20000 	.word	0x43d20000

08003c14 <chassis_set_mode>:

/*
 * @brief set chassis mode
 *			patrol | detected armor | Auto_Poilt | IDLE(no action) | Debug(remote control)
 */
void chassis_set_mode(Chassis_t *chassis_hdlr, BoardMode_t mode){
 8003c14:	b480      	push	{r7}
 8003c16:	b083      	sub	sp, #12
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	6078      	str	r0, [r7, #4]
 8003c1c:	460b      	mov	r3, r1
 8003c1e:	70fb      	strb	r3, [r7, #3]
	chassis_hdlr->chassis_mode = mode;
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	78fa      	ldrb	r2, [r7, #3]
 8003c24:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
}
 8003c28:	bf00      	nop
 8003c2a:	370c      	adds	r7, #12
 8003c2c:	46bd      	mov	sp, r7
 8003c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c32:	4770      	bx	lr

08003c34 <chassis_set_act_mode>:
/*
 * @brief set chassis action mode
 *			follow gimbal center| move_along gimbal coordinate |
 *			self-spinning while follow the gimbal coordinate | independent(ground coordinate)
 */
void chassis_set_act_mode(Chassis_t *chassis_hdlr, BoardActMode_t mode){
 8003c34:	b480      	push	{r7}
 8003c36:	b083      	sub	sp, #12
 8003c38:	af00      	add	r7, sp, #0
 8003c3a:	6078      	str	r0, [r7, #4]
 8003c3c:	460b      	mov	r3, r1
 8003c3e:	70fb      	strb	r3, [r7, #3]
	chassis_hdlr->chassis_act_mode = mode;
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	78fa      	ldrb	r2, [r7, #3]
 8003c44:	f883 208d 	strb.w	r2, [r3, #141]	; 0x8d
}
 8003c48:	bf00      	nop
 8003c4a:	370c      	adds	r7, #12
 8003c4c:	46bd      	mov	sp, r7
 8003c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c52:	4770      	bx	lr

08003c54 <chassis_brake>:
/*
 * @brief brake the chassis slowly to avoid instant power overlimt
 */
void chassis_brake(float *vel, float ramp_step, float stop_threshold){
 8003c54:	b480      	push	{r7}
 8003c56:	b085      	sub	sp, #20
 8003c58:	af00      	add	r7, sp, #0
 8003c5a:	60f8      	str	r0, [r7, #12]
 8003c5c:	ed87 0a02 	vstr	s0, [r7, #8]
 8003c60:	edc7 0a01 	vstr	s1, [r7, #4]
	if(*vel > 0)// both release -> brake
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	edd3 7a00 	vldr	s15, [r3]
 8003c6a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003c6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c72:	dd0a      	ble.n	8003c8a <chassis_brake+0x36>
		*vel -= ramp_step;//brake need to be quicker
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	ed93 7a00 	vldr	s14, [r3]
 8003c7a:	edd7 7a02 	vldr	s15, [r7, #8]
 8003c7e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	edc3 7a00 	vstr	s15, [r3]
 8003c88:	e011      	b.n	8003cae <chassis_brake+0x5a>
	else if(*vel < 0)
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	edd3 7a00 	vldr	s15, [r3]
 8003c90:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003c94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c98:	d509      	bpl.n	8003cae <chassis_brake+0x5a>
		*vel += ramp_step;
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	ed93 7a00 	vldr	s14, [r3]
 8003ca0:	edd7 7a02 	vldr	s15, [r7, #8]
 8003ca4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	edc3 7a00 	vstr	s15, [r3]
	if(fabs(*vel) < stop_threshold)
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	edd3 7a00 	vldr	s15, [r3]
 8003cb4:	eef0 7ae7 	vabs.f32	s15, s15
 8003cb8:	ed97 7a01 	vldr	s14, [r7, #4]
 8003cbc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003cc0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003cc4:	dc00      	bgt.n	8003cc8 <chassis_brake+0x74>
		*vel = 0;
}
 8003cc6:	e003      	b.n	8003cd0 <chassis_brake+0x7c>
		*vel = 0;
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	f04f 0200 	mov.w	r2, #0
 8003cce:	601a      	str	r2, [r3, #0]
}
 8003cd0:	bf00      	nop
 8003cd2:	3714      	adds	r7, #20
 8003cd4:	46bd      	mov	sp, r7
 8003cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cda:	4770      	bx	lr

08003cdc <chassis_rc_mode_selection>:
/*
 * @brief     mode selection based on remote controller
 * @param[in] chassis: main chassis handler
 * @param[in] rc: main remote controller handler
 * */
static void chassis_rc_mode_selection(Chassis_t* chassis_hdlr, RemoteControl_t *rc_hdlr){
 8003cdc:	b580      	push	{r7, lr}
 8003cde:	b084      	sub	sp, #16
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	6078      	str	r0, [r7, #4]
 8003ce4:	6039      	str	r1, [r7, #0]
	BoardMode_t    board_mode = IDLE_MODE;
 8003ce6:	2304      	movs	r3, #4
 8003ce8:	73fb      	strb	r3, [r7, #15]
	BoardActMode_t act_mode   = INDPET_MODE;
 8003cea:	2303      	movs	r3, #3
 8003cec:	73bb      	strb	r3, [r7, #14]

	/* controller end mode selection */
	if(rc_hdlr->control_mode == CTRLER_MODE){
 8003cee:	683b      	ldr	r3, [r7, #0]
 8003cf0:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d139      	bne.n	8003d6c <chassis_rc_mode_selection+0x90>
		if(rc_hdlr->ctrl.s1 == SW_MID){
 8003cf8:	683b      	ldr	r3, [r7, #0]
 8003cfa:	7a1b      	ldrb	r3, [r3, #8]
 8003cfc:	2b03      	cmp	r3, #3
 8003cfe:	d102      	bne.n	8003d06 <chassis_rc_mode_selection+0x2a>
			/* if s1 down, then just shut down everything */
			board_mode = IDLE_MODE;
 8003d00:	2304      	movs	r3, #4
 8003d02:	73fb      	strb	r3, [r7, #15]
 8003d04:	e0ac      	b.n	8003e60 <chassis_rc_mode_selection+0x184>
		}
		else{
			/* else just set up to patrol mode */
			board_mode = PATROL_MODE;
 8003d06:	2300      	movs	r3, #0
 8003d08:	73fb      	strb	r3, [r7, #15]
			if(rc_hdlr->ctrl.s1 == SW_UP){
 8003d0a:	683b      	ldr	r3, [r7, #0]
 8003d0c:	7a1b      	ldrb	r3, [r3, #8]
 8003d0e:	2b01      	cmp	r3, #1
 8003d10:	d110      	bne.n	8003d34 <chassis_rc_mode_selection+0x58>
				/* chassis follow gimbal center while follow yaw axis */
				act_mode = GIMBAL_CENTER;
 8003d12:	2300      	movs	r3, #0
 8003d14:	73bb      	strb	r3, [r7, #14]
	#ifdef MODE_DEBUG
				/* LD indicator, For debug purposes only */
	#endif
				if(rc_hdlr->ctrl.s1 == SW_UP && rc_hdlr->ctrl.s2 == SW_DOWN){
 8003d16:	683b      	ldr	r3, [r7, #0]
 8003d18:	7a1b      	ldrb	r3, [r3, #8]
 8003d1a:	2b01      	cmp	r3, #1
 8003d1c:	d105      	bne.n	8003d2a <chassis_rc_mode_selection+0x4e>
 8003d1e:	683b      	ldr	r3, [r7, #0]
 8003d20:	7a5b      	ldrb	r3, [r3, #9]
 8003d22:	2b02      	cmp	r3, #2
 8003d24:	d101      	bne.n	8003d2a <chassis_rc_mode_selection+0x4e>
					/* spinning chassis while follow yaw axis */
					act_mode = SELF_GYRO;
 8003d26:	2302      	movs	r3, #2
 8003d28:	73bb      	strb	r3, [r7, #14]
	#ifdef MODE_DEBUG
					/* LD indicator, For debug purposes only */
	#endif
				}
				/* update gimbal axis */
				chassis_update_gimbal_coord(chassis_hdlr, rc_hdlr);
 8003d2a:	6839      	ldr	r1, [r7, #0]
 8003d2c:	6878      	ldr	r0, [r7, #4]
 8003d2e:	f7ff fc41 	bl	80035b4 <chassis_update_gimbal_coord>
 8003d32:	e095      	b.n	8003e60 <chassis_rc_mode_selection+0x184>
			}
			else if(rc_hdlr->ctrl.s1 == SW_DOWN){
 8003d34:	683b      	ldr	r3, [r7, #0]
 8003d36:	7a1b      	ldrb	r3, [r3, #8]
 8003d38:	2b02      	cmp	r3, #2
 8003d3a:	f040 8091 	bne.w	8003e60 <chassis_rc_mode_selection+0x184>
				/* chassis only follow yaw axis */
				act_mode = GIMBAL_FOLLOW;
 8003d3e:	2301      	movs	r3, #1
 8003d40:	73bb      	strb	r3, [r7, #14]
#ifdef MODE_DEBUG
			/* LD indicator, For debug purposes only */
#endif
				/* update gimbal axis */
				chassis_update_gimbal_coord(chassis_hdlr, rc_hdlr);
 8003d42:	6839      	ldr	r1, [r7, #0]
 8003d44:	6878      	ldr	r0, [r7, #4]
 8003d46:	f7ff fc35 	bl	80035b4 <chassis_update_gimbal_coord>
					if(rc_hdlr->ctrl.s1 == SW_DOWN && rc_hdlr->ctrl.s2 == SW_DOWN){
 8003d4a:	683b      	ldr	r3, [r7, #0]
 8003d4c:	7a1b      	ldrb	r3, [r3, #8]
 8003d4e:	2b02      	cmp	r3, #2
 8003d50:	f040 8086 	bne.w	8003e60 <chassis_rc_mode_selection+0x184>
 8003d54:	683b      	ldr	r3, [r7, #0]
 8003d56:	7a5b      	ldrb	r3, [r3, #9]
 8003d58:	2b02      	cmp	r3, #2
 8003d5a:	f040 8081 	bne.w	8003e60 <chassis_rc_mode_selection+0x184>
						/* independent mode */
						act_mode = INDPET_MODE;
 8003d5e:	2303      	movs	r3, #3
 8003d60:	73bb      	strb	r3, [r7, #14]
#ifdef MODE_DEBUG
					/* LD indicator, For debug purposes only */
#endif
						/* update ground axis */
						chassis_update_chassis_coord(chassis_hdlr, rc_hdlr);
 8003d62:	6839      	ldr	r1, [r7, #0]
 8003d64:	6878      	ldr	r0, [r7, #4]
 8003d66:	f7ff fda9 	bl	80038bc <chassis_update_chassis_coord>
 8003d6a:	e079      	b.n	8003e60 <chassis_rc_mode_selection+0x184>
	 * |			 |--------------------------------------------------------   | - Gyro mode
	 * |	         |  	-1        |  	   -1         |	SELF_GYRO	     | __|
	 * -----------------------------------------------------------------------
	 * */
	/* pc end mode selection */
	else if(rc_hdlr->control_mode == PC_MODE){
 8003d6c:	683b      	ldr	r3, [r7, #0]
 8003d6e:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 8003d72:	2b01      	cmp	r3, #1
 8003d74:	d174      	bne.n	8003e60 <chassis_rc_mode_selection+0x184>
		if(rc_hdlr->pc.key.key_buffer & KEY_BOARD_G){
 8003d76:	683b      	ldr	r3, [r7, #0]
 8003d78:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8003d7c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d002      	beq.n	8003d8a <chassis_rc_mode_selection+0xae>
				/* if s1 down, then just shut down everything */
				board_mode = IDLE_MODE;
 8003d84:	2304      	movs	r3, #4
 8003d86:	73fb      	strb	r3, [r7, #15]
 8003d88:	e06a      	b.n	8003e60 <chassis_rc_mode_selection+0x184>
			}
		else{
			/* else just set up to patrol mode */
			board_mode = PATROL_MODE;
 8003d8a:	2300      	movs	r3, #0
 8003d8c:	73fb      	strb	r3, [r7, #15]
			/* update keys state */
//			if(rc_hdlr->pc.key.key_buffer & KEY_BOARD_CTRL)
			if(rc_get_key_status(&rc_hdlr->pc.key.Ctrl) == RELEASED_TO_PRESS)// check rising edge
 8003d8e:	683b      	ldr	r3, [r7, #0]
 8003d90:	3354      	adds	r3, #84	; 0x54
 8003d92:	4618      	mov	r0, r3
 8003d94:	f002 fb06 	bl	80063a4 <rc_get_key_status>
 8003d98:	4603      	mov	r3, r0
 8003d9a:	2b01      	cmp	r3, #1
 8003d9c:	d108      	bne.n	8003db0 <chassis_rc_mode_selection+0xd4>
				chassis_pc_mode_toggle = -chassis_pc_mode_toggle;
 8003d9e:	4b37      	ldr	r3, [pc, #220]	; (8003e7c <chassis_rc_mode_selection+0x1a0>)
 8003da0:	f993 3000 	ldrsb.w	r3, [r3]
 8003da4:	b2db      	uxtb	r3, r3
 8003da6:	425b      	negs	r3, r3
 8003da8:	b2db      	uxtb	r3, r3
 8003daa:	b25a      	sxtb	r2, r3
 8003dac:	4b33      	ldr	r3, [pc, #204]	; (8003e7c <chassis_rc_mode_selection+0x1a0>)
 8003dae:	701a      	strb	r2, [r3, #0]
			if(rc_get_key_status(&rc_hdlr->pc.key.F) == RELEASED_TO_PRESS) // check rising edge
 8003db0:	683b      	ldr	r3, [r7, #0]
 8003db2:	3357      	adds	r3, #87	; 0x57
 8003db4:	4618      	mov	r0, r3
 8003db6:	f002 faf5 	bl	80063a4 <rc_get_key_status>
 8003dba:	4603      	mov	r3, r0
 8003dbc:	2b01      	cmp	r3, #1
 8003dbe:	d108      	bne.n	8003dd2 <chassis_rc_mode_selection+0xf6>
				chassis_pc_submode_toggle = -chassis_pc_submode_toggle;
 8003dc0:	4b2f      	ldr	r3, [pc, #188]	; (8003e80 <chassis_rc_mode_selection+0x1a4>)
 8003dc2:	f993 3000 	ldrsb.w	r3, [r3]
 8003dc6:	b2db      	uxtb	r3, r3
 8003dc8:	425b      	negs	r3, r3
 8003dca:	b2db      	uxtb	r3, r3
 8003dcc:	b25a      	sxtb	r2, r3
 8003dce:	4b2c      	ldr	r3, [pc, #176]	; (8003e80 <chassis_rc_mode_selection+0x1a4>)
 8003dd0:	701a      	strb	r2, [r3, #0]

			/* mode decide */
			if(chassis_pc_mode_toggle == -1 && chassis_pc_submode_toggle == 1){
 8003dd2:	4b2a      	ldr	r3, [pc, #168]	; (8003e7c <chassis_rc_mode_selection+0x1a0>)
 8003dd4:	f993 3000 	ldrsb.w	r3, [r3]
 8003dd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ddc:	d10b      	bne.n	8003df6 <chassis_rc_mode_selection+0x11a>
 8003dde:	4b28      	ldr	r3, [pc, #160]	; (8003e80 <chassis_rc_mode_selection+0x1a4>)
 8003de0:	f993 3000 	ldrsb.w	r3, [r3]
 8003de4:	2b01      	cmp	r3, #1
 8003de6:	d106      	bne.n	8003df6 <chassis_rc_mode_selection+0x11a>
				/* chassis follow gimbal center while follow yaw axis */
				act_mode = GIMBAL_CENTER;
 8003de8:	2300      	movs	r3, #0
 8003dea:	73bb      	strb	r3, [r7, #14]
				/* update gimbal axis */
				chassis_update_gimbal_coord(chassis_hdlr, rc_hdlr);
 8003dec:	6839      	ldr	r1, [r7, #0]
 8003dee:	6878      	ldr	r0, [r7, #4]
 8003df0:	f7ff fbe0 	bl	80035b4 <chassis_update_gimbal_coord>
 8003df4:	e034      	b.n	8003e60 <chassis_rc_mode_selection+0x184>
#ifdef MODE_DEBUG
		/* LD indicator, For debug purposes only */
#endif
			}

			else if(chassis_pc_mode_toggle == -1 && chassis_pc_submode_toggle == -1){
 8003df6:	4b21      	ldr	r3, [pc, #132]	; (8003e7c <chassis_rc_mode_selection+0x1a0>)
 8003df8:	f993 3000 	ldrsb.w	r3, [r3]
 8003dfc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e00:	d10c      	bne.n	8003e1c <chassis_rc_mode_selection+0x140>
 8003e02:	4b1f      	ldr	r3, [pc, #124]	; (8003e80 <chassis_rc_mode_selection+0x1a4>)
 8003e04:	f993 3000 	ldrsb.w	r3, [r3]
 8003e08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e0c:	d106      	bne.n	8003e1c <chassis_rc_mode_selection+0x140>
				/* spinning chassis while follow yaw axis */
				act_mode = SELF_GYRO;
 8003e0e:	2302      	movs	r3, #2
 8003e10:	73bb      	strb	r3, [r7, #14]
				/* update gimbal axis */
				chassis_update_gimbal_coord(chassis_hdlr, rc_hdlr);
 8003e12:	6839      	ldr	r1, [r7, #0]
 8003e14:	6878      	ldr	r0, [r7, #4]
 8003e16:	f7ff fbcd 	bl	80035b4 <chassis_update_gimbal_coord>
 8003e1a:	e021      	b.n	8003e60 <chassis_rc_mode_selection+0x184>
#ifdef MODE_DEBUG
			/* LD indicator, For debug purposes only */
#endif
			}

			else if(chassis_pc_mode_toggle == 1 && chassis_pc_submode_toggle == -1){
 8003e1c:	4b17      	ldr	r3, [pc, #92]	; (8003e7c <chassis_rc_mode_selection+0x1a0>)
 8003e1e:	f993 3000 	ldrsb.w	r3, [r3]
 8003e22:	2b01      	cmp	r3, #1
 8003e24:	d10c      	bne.n	8003e40 <chassis_rc_mode_selection+0x164>
 8003e26:	4b16      	ldr	r3, [pc, #88]	; (8003e80 <chassis_rc_mode_selection+0x1a4>)
 8003e28:	f993 3000 	ldrsb.w	r3, [r3]
 8003e2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e30:	d106      	bne.n	8003e40 <chassis_rc_mode_selection+0x164>
				/* chassis only follow yaw axis */
				act_mode = GIMBAL_FOLLOW;
 8003e32:	2301      	movs	r3, #1
 8003e34:	73bb      	strb	r3, [r7, #14]
				/* update gimbal axis */
				chassis_update_gimbal_coord(chassis_hdlr, rc_hdlr);
 8003e36:	6839      	ldr	r1, [r7, #0]
 8003e38:	6878      	ldr	r0, [r7, #4]
 8003e3a:	f7ff fbbb 	bl	80035b4 <chassis_update_gimbal_coord>
 8003e3e:	e00f      	b.n	8003e60 <chassis_rc_mode_selection+0x184>
#ifdef MODE_DEBUG
			/* LD indicator, For debug purposes only */
#endif
			}
			else if(chassis_pc_mode_toggle == 1 && chassis_pc_submode_toggle == 1){
 8003e40:	4b0e      	ldr	r3, [pc, #56]	; (8003e7c <chassis_rc_mode_selection+0x1a0>)
 8003e42:	f993 3000 	ldrsb.w	r3, [r3]
 8003e46:	2b01      	cmp	r3, #1
 8003e48:	d10a      	bne.n	8003e60 <chassis_rc_mode_selection+0x184>
 8003e4a:	4b0d      	ldr	r3, [pc, #52]	; (8003e80 <chassis_rc_mode_selection+0x1a4>)
 8003e4c:	f993 3000 	ldrsb.w	r3, [r3]
 8003e50:	2b01      	cmp	r3, #1
 8003e52:	d105      	bne.n	8003e60 <chassis_rc_mode_selection+0x184>
				/* independent mode */
				act_mode = INDPET_MODE;
 8003e54:	2303      	movs	r3, #3
 8003e56:	73bb      	strb	r3, [r7, #14]
				/* update ground axis */
				chassis_update_chassis_coord(chassis_hdlr, rc_hdlr);
 8003e58:	6839      	ldr	r1, [r7, #0]
 8003e5a:	6878      	ldr	r0, [r7, #4]
 8003e5c:	f7ff fd2e 	bl	80038bc <chassis_update_chassis_coord>
			}
		}// else patrol mode
	}//pc mode

	/* set modes */
	chassis_set_mode(chassis_hdlr, board_mode);
 8003e60:	7bfb      	ldrb	r3, [r7, #15]
 8003e62:	4619      	mov	r1, r3
 8003e64:	6878      	ldr	r0, [r7, #4]
 8003e66:	f7ff fed5 	bl	8003c14 <chassis_set_mode>
	chassis_set_act_mode(chassis_hdlr, act_mode);// act mode only works when debuging with rc
 8003e6a:	7bbb      	ldrb	r3, [r7, #14]
 8003e6c:	4619      	mov	r1, r3
 8003e6e:	6878      	ldr	r0, [r7, #4]
 8003e70:	f7ff fee0 	bl	8003c34 <chassis_set_act_mode>
}
 8003e74:	bf00      	nop
 8003e76:	3710      	adds	r7, #16
 8003e78:	46bd      	mov	sp, r7
 8003e7a:	bd80      	pop	{r7, pc}
 8003e7c:	20000008 	.word	0x20000008
 8003e80:	20000009 	.word	0x20000009

08003e84 <Gimbal_Task_Function>:
	static uint8_t dynamic_offset_center_flag = 0;
#endif

/* With encoder mode, task execution time (per loop): 1ms */
void Gimbal_Task_Function(void const * argument)
{
 8003e84:	b590      	push	{r4, r7, lr}
 8003e86:	ed2d 8b02 	vpush	{d8}
 8003e8a:	b089      	sub	sp, #36	; 0x24
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	6078      	str	r0, [r7, #4]

    /* USER CODE BEGIN Gimbal_Task_Function */
	/* gimbal task LD indicator */
	HAL_GPIO_WritePin(LED_Blue_GPIO_Port, LED_Blue_Pin, GPIO_PIN_SET);
 8003e90:	2201      	movs	r2, #1
 8003e92:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003e96:	48a5      	ldr	r0, [pc, #660]	; (800412c <Gimbal_Task_Function+0x2a8>)
 8003e98:	f008 f93a 	bl	800c110 <HAL_GPIO_WritePin>

	/* init gimbal task */
	gimbal_task_init(&gimbal);
 8003e9c:	48a4      	ldr	r0, [pc, #656]	; (8004130 <Gimbal_Task_Function+0x2ac>)
 8003e9e:	f000 f993 	bl	80041c8 <gimbal_task_init>
	/* define after-detection delay var here */
//	int16_t gimbal_control_counter=0;

	/* set task exec period */
	TickType_t xLastWakeTime;
	const TickType_t xFrequency = pdMS_TO_TICKS(1); // task exec period 1ms
 8003ea2:	2301      	movs	r3, #1
 8003ea4:	61bb      	str	r3, [r7, #24]

	/* init the task ticks */
	xLastWakeTime = xTaskGetTickCount();
 8003ea6:	f00c fea5 	bl	8010bf4 <xTaskGetTickCount>
 8003eaa:	4603      	mov	r3, r0
 8003eac:	60fb      	str	r3, [r7, #12]

#ifndef GIMBAL_MOTOR_DEBUG //for only test temp closed loop control
	for(;;){

	  /* mode selection */
	  gimbal_rc_mode_selection(&gimbal, &rc);
 8003eae:	49a1      	ldr	r1, [pc, #644]	; (8004134 <Gimbal_Task_Function+0x2b0>)
 8003eb0:	489f      	ldr	r0, [pc, #636]	; (8004130 <Gimbal_Task_Function+0x2ac>)
 8003eb2:	f000 fe0d 	bl	8004ad0 <gimbal_rc_mode_selection>

	  /* make sure offset already be set to the gyro */
	  if(imu_init_flag == 1)
 8003eb6:	4ba0      	ldr	r3, [pc, #640]	; (8004138 <Gimbal_Task_Function+0x2b4>)
 8003eb8:	781b      	ldrb	r3, [r3, #0]
 8003eba:	2b01      	cmp	r3, #1
 8003ebc:	d103      	bne.n	8003ec6 <Gimbal_Task_Function+0x42>
		 /* update gyroscope angle */
		 gimbal_gyro_update_abs_angle(&gimbal);
 8003ebe:	489c      	ldr	r0, [pc, #624]	; (8004130 <Gimbal_Task_Function+0x2ac>)
 8003ec0:	f000 fb14 	bl	80044ec <gimbal_gyro_update_abs_angle>
 8003ec4:	e008      	b.n	8003ed8 <Gimbal_Task_Function+0x54>
	  else if(gimbal.gimbal_motor_mode == GYRO_MODE)
 8003ec6:	4b9a      	ldr	r3, [pc, #616]	; (8004130 <Gimbal_Task_Function+0x2ac>)
 8003ec8:	f893 3ac0 	ldrb.w	r3, [r3, #2752]	; 0xac0
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d103      	bne.n	8003ed8 <Gimbal_Task_Function+0x54>
		  /* imu not ready -> deactivate gyro mode*/
		  gimbal.gimbal_act_mode = IDLE_MODE;
 8003ed0:	4b97      	ldr	r3, [pc, #604]	; (8004130 <Gimbal_Task_Function+0x2ac>)
 8003ed2:	2204      	movs	r2, #4
 8003ed4:	f883 2ac1 	strb.w	r2, [r3, #2753]	; 0xac1

	  /************************************* MODE SELECTION START *************************************/
	  if(gimbal.gimbal_mode == IDLE_MODE){
 8003ed8:	4b95      	ldr	r3, [pc, #596]	; (8004130 <Gimbal_Task_Function+0x2ac>)
 8003eda:	f893 3ac3 	ldrb.w	r3, [r3, #2755]	; 0xac3
 8003ede:	2b04      	cmp	r3, #4
 8003ee0:	d139      	bne.n	8003f56 <Gimbal_Task_Function+0xd2>
		  /* use ramp function to approximate zeros */
		  gimbal_get_ecd_fb_data(&gimbal,
 8003ee2:	4a96      	ldr	r2, [pc, #600]	; (800413c <Gimbal_Task_Function+0x2b8>)
 8003ee4:	4996      	ldr	r1, [pc, #600]	; (8004140 <Gimbal_Task_Function+0x2bc>)
 8003ee6:	4892      	ldr	r0, [pc, #584]	; (8004130 <Gimbal_Task_Function+0x2ac>)
 8003ee8:	f000 fbc4 	bl	8004674 <gimbal_get_ecd_fb_data>
		  						   &(motor_data[yaw_id].motor_feedback),
		  						   &(motor_data[pitch_id].motor_feedback));
		  float temp_idle_yaw = gimbal.yaw_cur_rel_angle + (0-gimbal.yaw_cur_rel_angle)*ramp_calculate(&gimbal.yaw_ramp);
 8003eec:	4b90      	ldr	r3, [pc, #576]	; (8004130 <Gimbal_Task_Function+0x2ac>)
 8003eee:	ed93 8a06 	vldr	s16, [r3, #24]
 8003ef2:	4b8f      	ldr	r3, [pc, #572]	; (8004130 <Gimbal_Task_Function+0x2ac>)
 8003ef4:	edd3 7a06 	vldr	s15, [r3, #24]
 8003ef8:	ed9f 7a92 	vldr	s14, [pc, #584]	; 8004144 <Gimbal_Task_Function+0x2c0>
 8003efc:	ee77 8a67 	vsub.f32	s17, s14, s15
 8003f00:	4891      	ldr	r0, [pc, #580]	; (8004148 <Gimbal_Task_Function+0x2c4>)
 8003f02:	f7fe ff7f 	bl	8002e04 <ramp_calculate>
 8003f06:	eef0 7a40 	vmov.f32	s15, s0
 8003f0a:	ee68 7aa7 	vmul.f32	s15, s17, s15
 8003f0e:	ee78 7a27 	vadd.f32	s15, s16, s15
 8003f12:	edc7 7a05 	vstr	s15, [r7, #20]
		  float temp_idle_pitch = gimbal.pitch_cur_rel_angle + (0-gimbal.pitch_cur_rel_angle)*ramp_calculate(&gimbal.pitch_ramp);
 8003f16:	4b86      	ldr	r3, [pc, #536]	; (8004130 <Gimbal_Task_Function+0x2ac>)
 8003f18:	ed93 8a0a 	vldr	s16, [r3, #40]	; 0x28
 8003f1c:	4b84      	ldr	r3, [pc, #528]	; (8004130 <Gimbal_Task_Function+0x2ac>)
 8003f1e:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8003f22:	ed9f 7a88 	vldr	s14, [pc, #544]	; 8004144 <Gimbal_Task_Function+0x2c0>
 8003f26:	ee77 8a67 	vsub.f32	s17, s14, s15
 8003f2a:	4888      	ldr	r0, [pc, #544]	; (800414c <Gimbal_Task_Function+0x2c8>)
 8003f2c:	f7fe ff6a 	bl	8002e04 <ramp_calculate>
 8003f30:	eef0 7a40 	vmov.f32	s15, s0
 8003f34:	ee68 7aa7 	vmul.f32	s15, s17, s15
 8003f38:	ee78 7a27 	vadd.f32	s15, s16, s15
 8003f3c:	edc7 7a04 	vstr	s15, [r7, #16]
		  /* reset everything */
		  gimbal_set_limited_angle(&gimbal, temp_idle_yaw, temp_idle_pitch);
 8003f40:	edd7 0a04 	vldr	s1, [r7, #16]
 8003f44:	ed97 0a05 	vldr	s0, [r7, #20]
 8003f48:	4879      	ldr	r0, [pc, #484]	; (8004130 <Gimbal_Task_Function+0x2ac>)
 8003f4a:	f000 fc51 	bl	80047f0 <gimbal_set_limited_angle>
		  /* turn off dynamic center offset */
		  dynamic_offset_center_flag = 0;
 8003f4e:	4b80      	ldr	r3, [pc, #512]	; (8004150 <Gimbal_Task_Function+0x2cc>)
 8003f50:	2200      	movs	r2, #0
 8003f52:	701a      	strb	r2, [r3, #0]
 8003f54:	e0d4      	b.n	8004100 <Gimbal_Task_Function+0x27c>
	  }
	  else{
		  /* reset ramp counter for next use */
		  gimbal.pitch_ramp.count = 0;
 8003f56:	4b76      	ldr	r3, [pc, #472]	; (8004130 <Gimbal_Task_Function+0x2ac>)
 8003f58:	2200      	movs	r2, #0
 8003f5a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
		  gimbal.yaw_ramp.count = 0;
 8003f5e:	4b74      	ldr	r3, [pc, #464]	; (8004130 <Gimbal_Task_Function+0x2ac>)
 8003f60:	2200      	movs	r2, #0
 8003f62:	675a      	str	r2, [r3, #116]	; 0x74

		 if(dynamic_offset_center_flag == 0){
 8003f64:	4b7a      	ldr	r3, [pc, #488]	; (8004150 <Gimbal_Task_Function+0x2cc>)
 8003f66:	781b      	ldrb	r3, [r3, #0]
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d123      	bne.n	8003fb4 <Gimbal_Task_Function+0x130>
			for(int j=0;j<2;j++){
 8003f6c:	2300      	movs	r3, #0
 8003f6e:	61fb      	str	r3, [r7, #28]
 8003f70:	e01a      	b.n	8003fa8 <Gimbal_Task_Function+0x124>
				* 			  the original center error;
				* Second loop: continues the same operation, while the original
				* 			   center error introduced last time can be corrected.
				* */
				//FIXME: This can be removed by precisely adjusting PID parameters of motor
				gimbal_update_rc_rel_angle(&gimbal, &rc);//update current center value
 8003f72:	4970      	ldr	r1, [pc, #448]	; (8004134 <Gimbal_Task_Function+0x2b0>)
 8003f74:	486e      	ldr	r0, [pc, #440]	; (8004130 <Gimbal_Task_Function+0x2ac>)
 8003f76:	f000 fc97 	bl	80048a8 <gimbal_update_rc_rel_angle>
				gimbal.yaw_ecd_center = gimbal.yaw_ecd_fb.rx_angle;//reset center value
 8003f7a:	4b6d      	ldr	r3, [pc, #436]	; (8004130 <Gimbal_Task_Function+0x2ac>)
 8003f7c:	f9b3 2062 	ldrsh.w	r2, [r3, #98]	; 0x62
 8003f80:	4b6b      	ldr	r3, [pc, #428]	; (8004130 <Gimbal_Task_Function+0x2ac>)
 8003f82:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
				gimbal.yaw_cur_rel_angle = 0;//reset current rel angle to 0
 8003f86:	4b6a      	ldr	r3, [pc, #424]	; (8004130 <Gimbal_Task_Function+0x2ac>)
 8003f88:	f04f 0200 	mov.w	r2, #0
 8003f8c:	619a      	str	r2, [r3, #24]
				gimbal.pitch_ecd_center = gimbal.pitch_ecd_fb.rx_angle;//reset center value
 8003f8e:	4b68      	ldr	r3, [pc, #416]	; (8004130 <Gimbal_Task_Function+0x2ac>)
 8003f90:	f9b3 206a 	ldrsh.w	r2, [r3, #106]	; 0x6a
 8003f94:	4b66      	ldr	r3, [pc, #408]	; (8004130 <Gimbal_Task_Function+0x2ac>)
 8003f96:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
				gimbal.pitch_cur_rel_angle = 0;//reset current rel angle to 0
 8003f9a:	4b65      	ldr	r3, [pc, #404]	; (8004130 <Gimbal_Task_Function+0x2ac>)
 8003f9c:	f04f 0200 	mov.w	r2, #0
 8003fa0:	629a      	str	r2, [r3, #40]	; 0x28
			for(int j=0;j<2;j++){
 8003fa2:	69fb      	ldr	r3, [r7, #28]
 8003fa4:	3301      	adds	r3, #1
 8003fa6:	61fb      	str	r3, [r7, #28]
 8003fa8:	69fb      	ldr	r3, [r7, #28]
 8003faa:	2b01      	cmp	r3, #1
 8003fac:	dde1      	ble.n	8003f72 <Gimbal_Task_Function+0xee>
			}
			dynamic_offset_center_flag = 1;
 8003fae:	4b68      	ldr	r3, [pc, #416]	; (8004150 <Gimbal_Task_Function+0x2cc>)
 8003fb0:	2201      	movs	r2, #1
 8003fb2:	701a      	strb	r2, [r3, #0]
		 }

		 memcpy(&temp_pack, &uc_rx_pack, sizeof(UC_Recv_Pack_t));
 8003fb4:	4a67      	ldr	r2, [pc, #412]	; (8004154 <Gimbal_Task_Function+0x2d0>)
 8003fb6:	4b68      	ldr	r3, [pc, #416]	; (8004158 <Gimbal_Task_Function+0x2d4>)
 8003fb8:	4614      	mov	r4, r2
 8003fba:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003fbc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		 /* if operator wants to activate auto-aim AND the camera has detected the object */
		 if(gimbal.gimbal_mode == AUTO_AIM_MODE && temp_pack.target_num > -1){
 8003fc0:	4b5b      	ldr	r3, [pc, #364]	; (8004130 <Gimbal_Task_Function+0x2ac>)
 8003fc2:	f893 3ac3 	ldrb.w	r3, [r3, #2755]	; 0xac3
 8003fc6:	2b02      	cmp	r3, #2
 8003fc8:	d122      	bne.n	8004010 <Gimbal_Task_Function+0x18c>
			 if( gimbal.prev_gimbal_act_mode != gimbal.gimbal_act_mode){
 8003fca:	4b59      	ldr	r3, [pc, #356]	; (8004130 <Gimbal_Task_Function+0x2ac>)
 8003fcc:	f893 2ac2 	ldrb.w	r2, [r3, #2754]	; 0xac2
 8003fd0:	4b57      	ldr	r3, [pc, #348]	; (8004130 <Gimbal_Task_Function+0x2ac>)
 8003fd2:	f893 3ac1 	ldrb.w	r3, [r3, #2753]	; 0xac1
 8003fd6:	429a      	cmp	r2, r3
 8003fd8:	d007      	beq.n	8003fea <Gimbal_Task_Function+0x166>
					 gimbal.yaw_tar_angle = gimbal.yaw_cur_abs_angle;
 8003fda:	4b55      	ldr	r3, [pc, #340]	; (8004130 <Gimbal_Task_Function+0x2ac>)
 8003fdc:	695b      	ldr	r3, [r3, #20]
 8003fde:	4a54      	ldr	r2, [pc, #336]	; (8004130 <Gimbal_Task_Function+0x2ac>)
 8003fe0:	6113      	str	r3, [r2, #16]
					 gimbal.pitch_tar_angle = gimbal.pitch_cur_rel_angle;
 8003fe2:	4b53      	ldr	r3, [pc, #332]	; (8004130 <Gimbal_Task_Function+0x2ac>)
 8003fe4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fe6:	4a52      	ldr	r2, [pc, #328]	; (8004130 <Gimbal_Task_Function+0x2ac>)
 8003fe8:	6213      	str	r3, [r2, #32]
			 }

			 /* activate auto aiming */
			 gimbal_update_autoaim_rel_angle(&gimbal, &rc, &temp_pack);
 8003fea:	4a5a      	ldr	r2, [pc, #360]	; (8004154 <Gimbal_Task_Function+0x2d0>)
 8003fec:	4951      	ldr	r1, [pc, #324]	; (8004134 <Gimbal_Task_Function+0x2b0>)
 8003fee:	4850      	ldr	r0, [pc, #320]	; (8004130 <Gimbal_Task_Function+0x2ac>)
 8003ff0:	f000 fdee 	bl	8004bd0 <gimbal_update_autoaim_rel_angle>
			 /* set limited target angle */
			 gimbal_set_limited_angle(&gimbal, gimbal.yaw_tar_angle, gimbal.pitch_tar_angle);
 8003ff4:	4b4e      	ldr	r3, [pc, #312]	; (8004130 <Gimbal_Task_Function+0x2ac>)
 8003ff6:	edd3 7a04 	vldr	s15, [r3, #16]
 8003ffa:	4b4d      	ldr	r3, [pc, #308]	; (8004130 <Gimbal_Task_Function+0x2ac>)
 8003ffc:	ed93 7a08 	vldr	s14, [r3, #32]
 8004000:	eef0 0a47 	vmov.f32	s1, s14
 8004004:	eeb0 0a67 	vmov.f32	s0, s15
 8004008:	4849      	ldr	r0, [pc, #292]	; (8004130 <Gimbal_Task_Function+0x2ac>)
 800400a:	f000 fbf1 	bl	80047f0 <gimbal_set_limited_angle>
 800400e:	e077      	b.n	8004100 <Gimbal_Task_Function+0x27c>

		 }

		 /* artificial targeting */
		 else if(gimbal.gimbal_act_mode == GIMBAL_FOLLOW || gimbal.gimbal_act_mode == INDPET_MODE){
 8004010:	4b47      	ldr	r3, [pc, #284]	; (8004130 <Gimbal_Task_Function+0x2ac>)
 8004012:	f893 3ac1 	ldrb.w	r3, [r3, #2753]	; 0xac1
 8004016:	2b01      	cmp	r3, #1
 8004018:	d004      	beq.n	8004024 <Gimbal_Task_Function+0x1a0>
 800401a:	4b45      	ldr	r3, [pc, #276]	; (8004130 <Gimbal_Task_Function+0x2ac>)
 800401c:	f893 3ac1 	ldrb.w	r3, [r3, #2753]	; 0xac1
 8004020:	2b03      	cmp	r3, #3
 8004022:	d121      	bne.n	8004068 <Gimbal_Task_Function+0x1e4>
			 if( gimbal.prev_gimbal_act_mode != gimbal.gimbal_act_mode){
 8004024:	4b42      	ldr	r3, [pc, #264]	; (8004130 <Gimbal_Task_Function+0x2ac>)
 8004026:	f893 2ac2 	ldrb.w	r2, [r3, #2754]	; 0xac2
 800402a:	4b41      	ldr	r3, [pc, #260]	; (8004130 <Gimbal_Task_Function+0x2ac>)
 800402c:	f893 3ac1 	ldrb.w	r3, [r3, #2753]	; 0xac1
 8004030:	429a      	cmp	r2, r3
 8004032:	d007      	beq.n	8004044 <Gimbal_Task_Function+0x1c0>
					 gimbal.yaw_tar_angle = gimbal.yaw_cur_rel_angle;
 8004034:	4b3e      	ldr	r3, [pc, #248]	; (8004130 <Gimbal_Task_Function+0x2ac>)
 8004036:	699b      	ldr	r3, [r3, #24]
 8004038:	4a3d      	ldr	r2, [pc, #244]	; (8004130 <Gimbal_Task_Function+0x2ac>)
 800403a:	6113      	str	r3, [r2, #16]
					 gimbal.pitch_tar_angle = gimbal.pitch_cur_rel_angle;
 800403c:	4b3c      	ldr	r3, [pc, #240]	; (8004130 <Gimbal_Task_Function+0x2ac>)
 800403e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004040:	4a3b      	ldr	r2, [pc, #236]	; (8004130 <Gimbal_Task_Function+0x2ac>)
 8004042:	6213      	str	r3, [r2, #32]
			 }
			 /* update gimbal rel angle */
			gimbal_update_rc_rel_angle(&gimbal, &rc);
 8004044:	493b      	ldr	r1, [pc, #236]	; (8004134 <Gimbal_Task_Function+0x2b0>)
 8004046:	483a      	ldr	r0, [pc, #232]	; (8004130 <Gimbal_Task_Function+0x2ac>)
 8004048:	f000 fc2e 	bl	80048a8 <gimbal_update_rc_rel_angle>
			/* set limited target angle */
			gimbal_set_limited_angle(&gimbal, gimbal.yaw_tar_angle, gimbal.pitch_tar_angle);
 800404c:	4b38      	ldr	r3, [pc, #224]	; (8004130 <Gimbal_Task_Function+0x2ac>)
 800404e:	edd3 7a04 	vldr	s15, [r3, #16]
 8004052:	4b37      	ldr	r3, [pc, #220]	; (8004130 <Gimbal_Task_Function+0x2ac>)
 8004054:	ed93 7a08 	vldr	s14, [r3, #32]
 8004058:	eef0 0a47 	vmov.f32	s1, s14
 800405c:	eeb0 0a67 	vmov.f32	s0, s15
 8004060:	4833      	ldr	r0, [pc, #204]	; (8004130 <Gimbal_Task_Function+0x2ac>)
 8004062:	f000 fbc5 	bl	80047f0 <gimbal_set_limited_angle>
 8004066:	e04b      	b.n	8004100 <Gimbal_Task_Function+0x27c>
//			printf("%f,%f\r\n", gimbal.pitch_tar_angle, gimbal.pitch_cur_rel_angle);

		 }

		 else if(gimbal.gimbal_act_mode == GIMBAL_CENTER){
 8004068:	4b31      	ldr	r3, [pc, #196]	; (8004130 <Gimbal_Task_Function+0x2ac>)
 800406a:	f893 3ac1 	ldrb.w	r3, [r3, #2753]	; 0xac1
 800406e:	2b00      	cmp	r3, #0
 8004070:	d11e      	bne.n	80040b0 <Gimbal_Task_Function+0x22c>

			/* update gimbal rel angle */
			gimbal_update_rc_rel_angle(&gimbal, &rc);
 8004072:	4930      	ldr	r1, [pc, #192]	; (8004134 <Gimbal_Task_Function+0x2b0>)
 8004074:	482e      	ldr	r0, [pc, #184]	; (8004130 <Gimbal_Task_Function+0x2ac>)
 8004076:	f000 fc17 	bl	80048a8 <gimbal_update_rc_rel_angle>

			if( gimbal.prev_gimbal_act_mode != GIMBAL_CENTER){
 800407a:	4b2d      	ldr	r3, [pc, #180]	; (8004130 <Gimbal_Task_Function+0x2ac>)
 800407c:	f893 3ac2 	ldrb.w	r3, [r3, #2754]	; 0xac2
 8004080:	2b00      	cmp	r3, #0
 8004082:	d007      	beq.n	8004094 <Gimbal_Task_Function+0x210>
							 gimbal.yaw_tar_angle = gimbal.yaw_cur_abs_angle;
 8004084:	4b2a      	ldr	r3, [pc, #168]	; (8004130 <Gimbal_Task_Function+0x2ac>)
 8004086:	695b      	ldr	r3, [r3, #20]
 8004088:	4a29      	ldr	r2, [pc, #164]	; (8004130 <Gimbal_Task_Function+0x2ac>)
 800408a:	6113      	str	r3, [r2, #16]
							 gimbal.pitch_tar_angle = gimbal.pitch_cur_rel_angle;
 800408c:	4b28      	ldr	r3, [pc, #160]	; (8004130 <Gimbal_Task_Function+0x2ac>)
 800408e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004090:	4a27      	ldr	r2, [pc, #156]	; (8004130 <Gimbal_Task_Function+0x2ac>)
 8004092:	6213      	str	r3, [r2, #32]
						 }
			/* set limited target angle */
			gimbal_set_limited_angle(&gimbal, gimbal.yaw_tar_angle, gimbal.pitch_tar_angle);
 8004094:	4b26      	ldr	r3, [pc, #152]	; (8004130 <Gimbal_Task_Function+0x2ac>)
 8004096:	edd3 7a04 	vldr	s15, [r3, #16]
 800409a:	4b25      	ldr	r3, [pc, #148]	; (8004130 <Gimbal_Task_Function+0x2ac>)
 800409c:	ed93 7a08 	vldr	s14, [r3, #32]
 80040a0:	eef0 0a47 	vmov.f32	s1, s14
 80040a4:	eeb0 0a67 	vmov.f32	s0, s15
 80040a8:	4821      	ldr	r0, [pc, #132]	; (8004130 <Gimbal_Task_Function+0x2ac>)
 80040aa:	f000 fba1 	bl	80047f0 <gimbal_set_limited_angle>
 80040ae:	e027      	b.n	8004100 <Gimbal_Task_Function+0x27c>
		 }

		 else if(gimbal.gimbal_act_mode == SELF_GYRO){
 80040b0:	4b1f      	ldr	r3, [pc, #124]	; (8004130 <Gimbal_Task_Function+0x2ac>)
 80040b2:	f893 3ac1 	ldrb.w	r3, [r3, #2753]	; 0xac1
 80040b6:	2b02      	cmp	r3, #2
 80040b8:	d122      	bne.n	8004100 <Gimbal_Task_Function+0x27c>
			 if( gimbal.prev_gimbal_act_mode != SELF_GYRO){
 80040ba:	4b1d      	ldr	r3, [pc, #116]	; (8004130 <Gimbal_Task_Function+0x2ac>)
 80040bc:	f893 3ac2 	ldrb.w	r3, [r3, #2754]	; 0xac2
 80040c0:	2b02      	cmp	r3, #2
 80040c2:	d007      	beq.n	80040d4 <Gimbal_Task_Function+0x250>
				 gimbal.yaw_tar_angle = gimbal.yaw_cur_abs_angle;
 80040c4:	4b1a      	ldr	r3, [pc, #104]	; (8004130 <Gimbal_Task_Function+0x2ac>)
 80040c6:	695b      	ldr	r3, [r3, #20]
 80040c8:	4a19      	ldr	r2, [pc, #100]	; (8004130 <Gimbal_Task_Function+0x2ac>)
 80040ca:	6113      	str	r3, [r2, #16]
				 gimbal.pitch_tar_angle = gimbal.pitch_cur_rel_angle;
 80040cc:	4b18      	ldr	r3, [pc, #96]	; (8004130 <Gimbal_Task_Function+0x2ac>)
 80040ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040d0:	4a17      	ldr	r2, [pc, #92]	; (8004130 <Gimbal_Task_Function+0x2ac>)
 80040d2:	6213      	str	r3, [r2, #32]
			 }
			 if(gimbal.gimbal_motor_mode == GYRO_MODE){
 80040d4:	4b16      	ldr	r3, [pc, #88]	; (8004130 <Gimbal_Task_Function+0x2ac>)
 80040d6:	f893 3ac0 	ldrb.w	r3, [r3, #2752]	; 0xac0
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d110      	bne.n	8004100 <Gimbal_Task_Function+0x27c>
				/* update gimbal rel ecd angle for pitch */
				gimbal_update_rc_rel_angle(&gimbal, &rc);
 80040de:	4915      	ldr	r1, [pc, #84]	; (8004134 <Gimbal_Task_Function+0x2b0>)
 80040e0:	4813      	ldr	r0, [pc, #76]	; (8004130 <Gimbal_Task_Function+0x2ac>)
 80040e2:	f000 fbe1 	bl	80048a8 <gimbal_update_rc_rel_angle>
				/* set limited target angle */
				gimbal_set_limited_angle(&gimbal, gimbal.yaw_tar_angle, gimbal.pitch_tar_angle);
 80040e6:	4b12      	ldr	r3, [pc, #72]	; (8004130 <Gimbal_Task_Function+0x2ac>)
 80040e8:	edd3 7a04 	vldr	s15, [r3, #16]
 80040ec:	4b10      	ldr	r3, [pc, #64]	; (8004130 <Gimbal_Task_Function+0x2ac>)
 80040ee:	ed93 7a08 	vldr	s14, [r3, #32]
 80040f2:	eef0 0a47 	vmov.f32	s1, s14
 80040f6:	eeb0 0a67 	vmov.f32	s0, s15
 80040fa:	480d      	ldr	r0, [pc, #52]	; (8004130 <Gimbal_Task_Function+0x2ac>)
 80040fc:	f000 fb78 	bl	80047f0 <gimbal_set_limited_angle>
			}
		}
	}//None IDLE MODE else

	  gimbal.prev_gimbal_act_mode = gimbal.gimbal_act_mode;
 8004100:	4b0b      	ldr	r3, [pc, #44]	; (8004130 <Gimbal_Task_Function+0x2ac>)
 8004102:	f893 2ac1 	ldrb.w	r2, [r3, #2753]	; 0xac1
 8004106:	4b0a      	ldr	r3, [pc, #40]	; (8004130 <Gimbal_Task_Function+0x2ac>)
 8004108:	f883 2ac2 	strb.w	r2, [r3, #2754]	; 0xac2

	 /* set motor voltage through cascade pid controller */
	 gimbal_cmd_exec(&gimbal, DUAL_LOOP_PID_CONTROL);
 800410c:	2101      	movs	r1, #1
 800410e:	4808      	ldr	r0, [pc, #32]	; (8004130 <Gimbal_Task_Function+0x2ac>)
 8004110:	f000 fe2c 	bl	8004d6c <gimbal_cmd_exec>

	 /* update rel angle and send to chassis */
	 gimbal_update_comm_info(&gimbal, &gimbal_angle_message.message);
 8004114:	4911      	ldr	r1, [pc, #68]	; (800415c <Gimbal_Task_Function+0x2d8>)
 8004116:	4806      	ldr	r0, [pc, #24]	; (8004130 <Gimbal_Task_Function+0x2ac>)
 8004118:	f000 fba2 	bl	8004860 <gimbal_update_comm_info>

	 /* delay until wake time */
	 vTaskDelayUntil(&xLastWakeTime, xFrequency);
 800411c:	f107 030c 	add.w	r3, r7, #12
 8004120:	69b9      	ldr	r1, [r7, #24]
 8004122:	4618      	mov	r0, r3
 8004124:	f00c fbaa 	bl	801087c <vTaskDelayUntil>
	  gimbal_rc_mode_selection(&gimbal, &rc);
 8004128:	e6c1      	b.n	8003eae <Gimbal_Task_Function+0x2a>
 800412a:	bf00      	nop
 800412c:	40021c00 	.word	0x40021c00
 8004130:	200047a0 	.word	0x200047a0
 8004134:	2000d6c0 	.word	0x2000d6c0
 8004138:	20000525 	.word	0x20000525
 800413c:	200055d4 	.word	0x200055d4
 8004140:	20005540 	.word	0x20005540
 8004144:	00000000 	.word	0x00000000
 8004148:	20004814 	.word	0x20004814
 800414c:	20004828 	.word	0x20004828
 8004150:	20000524 	.word	0x20000524
 8004154:	2000d61c 	.word	0x2000d61c
 8004158:	2000d62c 	.word	0x2000d62c
 800415c:	20000088 	.word	0x20000088

08004160 <gimbal_set_mode>:
 * @brief     set the gimbal board work mode:
 * 				patrol | detected armor | Auto_Poilt | IDLE(no action) | Debug(remote control)
 * @param[in] gimbal: main gimbal handler
 * @param[in] mode: Board work mode
 * */
void gimbal_set_mode(Gimbal_t *gbal, BoardMode_t mode){
 8004160:	b480      	push	{r7}
 8004162:	b083      	sub	sp, #12
 8004164:	af00      	add	r7, sp, #0
 8004166:	6078      	str	r0, [r7, #4]
 8004168:	460b      	mov	r3, r1
 800416a:	70fb      	strb	r3, [r7, #3]
	gbal->gimbal_mode = mode;
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	78fa      	ldrb	r2, [r7, #3]
 8004170:	f883 2ac3 	strb.w	r2, [r3, #2755]	; 0xac3
}
 8004174:	bf00      	nop
 8004176:	370c      	adds	r7, #12
 8004178:	46bd      	mov	sp, r7
 800417a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800417e:	4770      	bx	lr

08004180 <gimbal_set_act_mode>:
 * @brief     determime the mode for gimbal actions:
 * 				follow gimbal (master) | follow chassis (slave) or independent
 * @param[in] gimbal: main gimbal handler
 * @param[in] mode: act mode
 * */
void gimbal_set_act_mode(Gimbal_t *gbal, BoardActMode_t mode){
 8004180:	b480      	push	{r7}
 8004182:	b083      	sub	sp, #12
 8004184:	af00      	add	r7, sp, #0
 8004186:	6078      	str	r0, [r7, #4]
 8004188:	460b      	mov	r3, r1
 800418a:	70fb      	strb	r3, [r7, #3]
	gbal->gimbal_act_mode = mode;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	78fa      	ldrb	r2, [r7, #3]
 8004190:	f883 2ac1 	strb.w	r2, [r3, #2753]	; 0xac1
	gbal->prev_gimbal_act_mode = mode;
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	78fa      	ldrb	r2, [r7, #3]
 8004198:	f883 2ac2 	strb.w	r2, [r3, #2754]	; 0xac2
}
 800419c:	bf00      	nop
 800419e:	370c      	adds	r7, #12
 80041a0:	46bd      	mov	sp, r7
 80041a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a6:	4770      	bx	lr

080041a8 <gimbal_set_motor_mode>:
/*
 * @brief 	  set motor mode: gyro | encoder
 * @param[in] gimbal: main gimbal handler
 * @param[in] mode: motor mode
 * */
void gimbal_set_motor_mode(Gimbal_t *gbal, GimbalMotorMode_t mode){
 80041a8:	b480      	push	{r7}
 80041aa:	b083      	sub	sp, #12
 80041ac:	af00      	add	r7, sp, #0
 80041ae:	6078      	str	r0, [r7, #4]
 80041b0:	460b      	mov	r3, r1
 80041b2:	70fb      	strb	r3, [r7, #3]
	gbal->gimbal_motor_mode = mode;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	78fa      	ldrb	r2, [r7, #3]
 80041b8:	f883 2ac0 	strb.w	r2, [r3, #2752]	; 0xac0
}
 80041bc:	bf00      	nop
 80041be:	370c      	adds	r7, #12
 80041c0:	46bd      	mov	sp, r7
 80041c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c6:	4770      	bx	lr

080041c8 <gimbal_task_init>:

/*
 * @brief     the initialization process of the gimbal task,
 * @param[in] gimbal: main gimbal handler
 * */
void gimbal_task_init(Gimbal_t *gbal){
 80041c8:	b580      	push	{r7, lr}
 80041ca:	b082      	sub	sp, #8
 80041cc:	af00      	add	r7, sp, #0
 80041ce:	6078      	str	r0, [r7, #4]
	/* reset rc data */
	rc.ctrl.ch0 = 0;
 80041d0:	4b32      	ldr	r3, [pc, #200]	; (800429c <gimbal_task_init+0xd4>)
 80041d2:	2200      	movs	r2, #0
 80041d4:	801a      	strh	r2, [r3, #0]
	rc.ctrl.ch1 = 0;
 80041d6:	4b31      	ldr	r3, [pc, #196]	; (800429c <gimbal_task_init+0xd4>)
 80041d8:	2200      	movs	r2, #0
 80041da:	805a      	strh	r2, [r3, #2]
	rc.ctrl.ch2 = 0;
 80041dc:	4b2f      	ldr	r3, [pc, #188]	; (800429c <gimbal_task_init+0xd4>)
 80041de:	2200      	movs	r2, #0
 80041e0:	809a      	strh	r2, [r3, #4]
	rc.ctrl.ch3 = 0;
 80041e2:	4b2e      	ldr	r3, [pc, #184]	; (800429c <gimbal_task_init+0xd4>)
 80041e4:	2200      	movs	r2, #0
 80041e6:	80da      	strh	r2, [r3, #6]
	rc.ctrl.s1 = SW_MID;
 80041e8:	4b2c      	ldr	r3, [pc, #176]	; (800429c <gimbal_task_init+0xd4>)
 80041ea:	2203      	movs	r2, #3
 80041ec:	721a      	strb	r2, [r3, #8]
	rc.ctrl.s2 = SW_MID;
 80041ee:	4b2b      	ldr	r3, [pc, #172]	; (800429c <gimbal_task_init+0xd4>)
 80041f0:	2203      	movs	r2, #3
 80041f2:	725a      	strb	r2, [r3, #9]

	/* Waiting for imu to be set normal temp */
	osDelay(GIMBAL_INIT_TIME_MS);
 80041f4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80041f8:	f00c f817 	bl	801022a <osDelay>

	/* init motor pid */
	// angular pid based on radian(-pi, pi), speed pid based on rpm(-15000, 15000)
	motor_init(yaw_id, max_out_angle_yaw,  max_I_out_angle_yaw, max_err_angle_yaw, kp_angle_yaw, ki_angle_yaw, kd_angle_yaw,
 80041fc:	ed9f 5a28 	vldr	s10, [pc, #160]	; 80042a0 <gimbal_task_init+0xd8>
 8004200:	eef6 4a00 	vmov.f32	s9, #96	; 0x3f000000  0.5
 8004204:	ed9f 4a27 	vldr	s8, [pc, #156]	; 80042a4 <gimbal_task_init+0xdc>
 8004208:	eddf 3a27 	vldr	s7, [pc, #156]	; 80042a8 <gimbal_task_init+0xe0>
 800420c:	ed9f 3a27 	vldr	s6, [pc, #156]	; 80042ac <gimbal_task_init+0xe4>
 8004210:	eddf 2a27 	vldr	s5, [pc, #156]	; 80042b0 <gimbal_task_init+0xe8>
 8004214:	f643 2298 	movw	r2, #15000	; 0x3a98
 8004218:	ed9f 2a21 	vldr	s4, [pc, #132]	; 80042a0 <gimbal_task_init+0xd8>
 800421c:	eddf 1a20 	vldr	s3, [pc, #128]	; 80042a0 <gimbal_task_init+0xd8>
 8004220:	ed9f 1a24 	vldr	s2, [pc, #144]	; 80042b4 <gimbal_task_init+0xec>
 8004224:	eddf 0a24 	vldr	s1, [pc, #144]	; 80042b8 <gimbal_task_init+0xf0>
 8004228:	ed9f 0a1d 	vldr	s0, [pc, #116]	; 80042a0 <gimbal_task_init+0xd8>
 800422c:	f241 3188 	movw	r1, #5000	; 0x1388
 8004230:	2004      	movs	r0, #4
 8004232:	f002 fcb5 	bl	8006ba0 <motor_init>
					   max_out_spd_yaw, max_I_out_spd_yaw, max_err_spd_yaw, kp_spd_yaw, ki_spd_yaw, kd_spd_yaw,
					   kf_spd_yaw);//spd ff gain
	motor_init(pitch_id, max_out_angle_pitch,  max_I_out_angle_pitch, max_err_angle_pitch, kp_angle_pitch, ki_angle_pitch, kd_angle_pitch,
 8004236:	ed9f 5a1a 	vldr	s10, [pc, #104]	; 80042a0 <gimbal_task_init+0xd8>
 800423a:	eddf 4a1a 	vldr	s9, [pc, #104]	; 80042a4 <gimbal_task_init+0xdc>
 800423e:	ed9f 4a1f 	vldr	s8, [pc, #124]	; 80042bc <gimbal_task_init+0xf4>
 8004242:	eddf 3a1f 	vldr	s7, [pc, #124]	; 80042c0 <gimbal_task_init+0xf8>
 8004246:	ed9f 3a19 	vldr	s6, [pc, #100]	; 80042ac <gimbal_task_init+0xe4>
 800424a:	eddf 2a19 	vldr	s5, [pc, #100]	; 80042b0 <gimbal_task_init+0xe8>
 800424e:	f643 2298 	movw	r2, #15000	; 0x3a98
 8004252:	ed9f 2a13 	vldr	s4, [pc, #76]	; 80042a0 <gimbal_task_init+0xd8>
 8004256:	eddf 1a1b 	vldr	s3, [pc, #108]	; 80042c4 <gimbal_task_init+0xfc>
 800425a:	ed9f 1a1b 	vldr	s2, [pc, #108]	; 80042c8 <gimbal_task_init+0x100>
 800425e:	eddf 0a1b 	vldr	s1, [pc, #108]	; 80042cc <gimbal_task_init+0x104>
 8004262:	ed9f 0a0f 	vldr	s0, [pc, #60]	; 80042a0 <gimbal_task_init+0xd8>
 8004266:	f241 3188 	movw	r1, #5000	; 0x1388
 800426a:	2005      	movs	r0, #5
 800426c:	f002 fc98 	bl	8006ba0 <motor_init>
					     max_out_spd_pitch, max_I_out_spd_pitch, max_err_spd_pitch, kp_spd_pitch, ki_spd_pitch, kd_spd_pitch,
					     kf_spd_pitch);//spd ff gain

	/* set init gimbal mode */
	gimbal_set_mode(gbal, PATROL_MODE);     // patrol mode
 8004270:	2100      	movs	r1, #0
 8004272:	6878      	ldr	r0, [r7, #4]
 8004274:	f7ff ff74 	bl	8004160 <gimbal_set_mode>
	gimbal_set_act_mode(gbal, INDPET_MODE); // indepedent mode
 8004278:	2103      	movs	r1, #3
 800427a:	6878      	ldr	r0, [r7, #4]
 800427c:	f7ff ff80 	bl	8004180 <gimbal_set_act_mode>
	gimbal_set_motor_mode(gbal, ENCODE_MODE);
 8004280:	2101      	movs	r1, #1
 8004282:	6878      	ldr	r0, [r7, #4]
 8004284:	f7ff ff90 	bl	80041a8 <gimbal_set_motor_mode>

	/* reset gimbal data */
	gimbal_reset_data(gbal);
 8004288:	6878      	ldr	r0, [r7, #4]
 800428a:	f000 f825 	bl	80042d8 <gimbal_reset_data>

	/* set comm packs init target number */
	gimbal_angle_message.message.vision.target_num = 0;
 800428e:	4b10      	ldr	r3, [pc, #64]	; (80042d0 <gimbal_task_init+0x108>)
 8004290:	2200      	movs	r2, #0
 8004292:	615a      	str	r2, [r3, #20]
}
 8004294:	bf00      	nop
 8004296:	3708      	adds	r7, #8
 8004298:	46bd      	mov	sp, r7
 800429a:	bd80      	pop	{r7, pc}
 800429c:	2000d6c0 	.word	0x2000d6c0
 80042a0:	00000000 	.word	0x00000000
 80042a4:	3dcccccd 	.word	0x3dcccccd
 80042a8:	42a00000 	.word	0x42a00000
 80042ac:	459c4000 	.word	0x459c4000
 80042b0:	453b8000 	.word	0x453b8000
 80042b4:	43160000 	.word	0x43160000
 80042b8:	43fa0000 	.word	0x43fa0000
 80042bc:	3e4ccccd 	.word	0x3e4ccccd
 80042c0:	43660000 	.word	0x43660000
 80042c4:	3d4ccccd 	.word	0x3d4ccccd
 80042c8:	44188000 	.word	0x44188000
 80042cc:	42c80000 	.word	0x42c80000
 80042d0:	20000084 	.word	0x20000084
 80042d4:	00000000 	.word	0x00000000

080042d8 <gimbal_reset_data>:

/*
 * @brief     Reset all data internal gimbal struct
 * @param[in] gimbal: main gimbal handler
 * */
void gimbal_reset_data(Gimbal_t *gbal){
 80042d8:	b580      	push	{r7, lr}
 80042da:	b082      	sub	sp, #8
 80042dc:	af00      	add	r7, sp, #0
 80042de:	6078      	str	r0, [r7, #4]
	gbal->yaw_ang_rate = 0.0f;			//not used
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	f04f 0200 	mov.w	r2, #0
 80042e6:	601a      	str	r2, [r3, #0]
	gbal->pitch_ang_rate = 0.0f;        //not used
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	f04f 0200 	mov.w	r2, #0
 80042ee:	605a      	str	r2, [r3, #4]
	gbal->yaw_speed_rate = 0.0f;		//not used
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	f04f 0200 	mov.w	r2, #0
 80042f6:	609a      	str	r2, [r3, #8]
	gbal->pitch_speed_rate = 0.0f;		//not used
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	f04f 0200 	mov.w	r2, #0
 80042fe:	60da      	str	r2, [r3, #12]

	gbal->yaw_cur_abs_angle = 0.0f;
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	f04f 0200 	mov.w	r2, #0
 8004306:	615a      	str	r2, [r3, #20]
	gbal->yaw_prev_angle = 0.0f;
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	f04f 0200 	mov.w	r2, #0
 800430e:	61da      	str	r2, [r3, #28]
	gbal->pitch_cur_abs_angle = 0.0f;
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	f04f 0200 	mov.w	r2, #0
 8004316:	625a      	str	r2, [r3, #36]	; 0x24
	gbal->pitch_prev_angle = 0.0f;
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	f04f 0200 	mov.w	r2, #0
 800431e:	62da      	str	r2, [r3, #44]	; 0x2c

	gbal->yaw_total_turns = 0;
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	f04f 0200 	mov.w	r2, #0
 8004326:	631a      	str	r2, [r3, #48]	; 0x30
	gbal->pitch_total_turns = 0;
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	f04f 0200 	mov.w	r2, #0
 800432e:	635a      	str	r2, [r3, #52]	; 0x34
	gbal->final_abs_yaw = 0;
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	f04f 0200 	mov.w	r2, #0
 8004336:	639a      	str	r2, [r3, #56]	; 0x38
	gbal->final_abs_pitch = 0;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	f04f 0200 	mov.w	r2, #0
 800433e:	63da      	str	r2, [r3, #60]	; 0x3c

	gbal->yaw_cur_rel_angle = 0.0f;
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	f04f 0200 	mov.w	r2, #0
 8004346:	619a      	str	r2, [r3, #24]
	gbal->pitch_cur_rel_angle = 0.0f;
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	f04f 0200 	mov.w	r2, #0
 800434e:	629a      	str	r2, [r3, #40]	; 0x28

	gbal->yaw_turns_count = 0;
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	2200      	movs	r2, #0
 8004354:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
	gbal->yaw_ecd_center = YAW_ECD_CENTER;					//center position of the yaw motor - encoder
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	f44f 721b 	mov.w	r2, #620	; 0x26c
 800435e:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
	gbal->pitch_ecd_center = PITCH_ECD_CENTER;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	f640 52ac 	movw	r2, #3500	; 0xdac
 8004368:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

	gbal->gyro_offset_slope = -1.84228e-10;
 800436c:	6879      	ldr	r1, [r7, #4]
 800436e:	a348      	add	r3, pc, #288	; (adr r3, 8004490 <gimbal_reset_data+0x1b8>)
 8004370:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004374:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
	gbal->gyro_offset_count = 0;
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	2200      	movs	r2, #0
 800437c:	649a      	str	r2, [r3, #72]	; 0x48
	gbal->euler_angle.timestamp = dwt_getCnt_us();
 800437e:	f002 fb69 	bl	8006a54 <dwt_getCnt_us>
 8004382:	4602      	mov	r2, r0
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8

	gbal->yaw_tar_angle = 0.0f;
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	f04f 0200 	mov.w	r2, #0
 8004390:	611a      	str	r2, [r3, #16]
	gbal->pitch_tar_angle = 0.0f;
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	f04f 0200 	mov.w	r2, #0
 8004398:	621a      	str	r2, [r3, #32]
	gbal->yaw_tar_spd = 0.0f;
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	2200      	movs	r2, #0
 800439e:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
	gbal->pitch_tar_spd = 0.0f;
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	2200      	movs	r2, #0
 80043a6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

	gbal->axis.vx = 0;
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	f04f 0200 	mov.w	r2, #0
 80043b0:	64da      	str	r2, [r3, #76]	; 0x4c
	gbal->axis.vy = 0;
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	f04f 0200 	mov.w	r2, #0
 80043b8:	651a      	str	r2, [r3, #80]	; 0x50
	gbal->axis.wz = 0;
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	f04f 0200 	mov.w	r2, #0
 80043c0:	655a      	str	r2, [r3, #84]	; 0x54

	init_folp_filter(&gbal->folp_f, 0.90f);
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	f603 2384 	addw	r3, r3, #2692	; 0xa84
 80043c8:	ed9f 0a2d 	vldr	s0, [pc, #180]	; 8004480 <gimbal_reset_data+0x1a8>
 80043cc:	4618      	mov	r0, r3
 80043ce:	f7fe fdd0 	bl	8002f72 <init_folp_filter>

	init_ewma_filter(&gbal->ewma_f_x, 0.50f);//0.65 for older client
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	33dc      	adds	r3, #220	; 0xdc
 80043d6:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 80043da:	4618      	mov	r0, r3
 80043dc:	f7fe fe36 	bl	800304c <init_ewma_filter>
	init_ewma_filter(&gbal->ewma_f_y, 0.50f);//0.6 for older client
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	33e8      	adds	r3, #232	; 0xe8
 80043e4:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 80043e8:	4618      	mov	r0, r3
 80043ea:	f7fe fe2f 	bl	800304c <init_ewma_filter>
	init_ewma_filter(&gbal->ewma_f_aim_yaw, 0.95f);//0.65 for older client
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	f603 236c 	addw	r3, r3, #2668	; 0xa6c
 80043f4:	ed9f 0a23 	vldr	s0, [pc, #140]	; 8004484 <gimbal_reset_data+0x1ac>
 80043f8:	4618      	mov	r0, r3
 80043fa:	f7fe fe27 	bl	800304c <init_ewma_filter>
	init_ewma_filter(&gbal->ewma_f_aim_pitch, 0.95f);//0.6 for older client
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	f603 2378 	addw	r3, r3, #2680	; 0xa78
 8004404:	ed9f 0a1f 	vldr	s0, [pc, #124]	; 8004484 <gimbal_reset_data+0x1ac>
 8004408:	4618      	mov	r0, r3
 800440a:	f7fe fe1f 	bl	800304c <init_ewma_filter>

	init_swm_filter(&gbal->swm_f_x, 50);// window size 50
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	33f4      	adds	r3, #244	; 0xf4
 8004412:	2132      	movs	r1, #50	; 0x32
 8004414:	4618      	mov	r0, r3
 8004416:	f7fe fe7f 	bl	8003118 <init_swm_filter>
	init_swm_filter(&gbal->swm_f_y, 50);
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	f503 63b6 	add.w	r3, r3, #1456	; 0x5b0
 8004420:	2132      	movs	r1, #50	; 0x32
 8004422:	4618      	mov	r0, r3
 8004424:	f7fe fe78 	bl	8003118 <init_swm_filter>

	memset(&(gbal->ahrs_sensor), 0, sizeof(AhrsSensor_t));
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	339c      	adds	r3, #156	; 0x9c
 800442c:	2230      	movs	r2, #48	; 0x30
 800442e:	2100      	movs	r1, #0
 8004430:	4618      	mov	r0, r3
 8004432:	f00d fbb1 	bl	8011b98 <memset>
	memset(&(gbal->euler_angle), 0, sizeof(Attitude_t));
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	33cc      	adds	r3, #204	; 0xcc
 800443a:	2210      	movs	r2, #16
 800443c:	2100      	movs	r1, #0
 800443e:	4618      	mov	r0, r3
 8004440:	f00d fbaa 	bl	8011b98 <memset>
	memset(&(gbal->yaw_ecd_fb), 0, sizeof(Motor_Feedback_Data_t));
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	3362      	adds	r3, #98	; 0x62
 8004448:	2208      	movs	r2, #8
 800444a:	2100      	movs	r1, #0
 800444c:	4618      	mov	r0, r3
 800444e:	f00d fba3 	bl	8011b98 <memset>
	memset(&(gbal->pitch_ecd_fb), 0, sizeof(Motor_Feedback_Data_t));
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	336a      	adds	r3, #106	; 0x6a
 8004456:	2208      	movs	r2, #8
 8004458:	2100      	movs	r1, #0
 800445a:	4618      	mov	r0, r3
 800445c:	f00d fb9c 	bl	8011b98 <memset>

	kalmanCreate(&(gbal->kalman_f), 0.001, 0.01);//0.0005 0.02
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	f603 2394 	addw	r3, r3, #2708	; 0xa94
 8004466:	eddf 0a08 	vldr	s1, [pc, #32]	; 8004488 <gimbal_reset_data+0x1b0>
 800446a:	ed9f 0a08 	vldr	s0, [pc, #32]	; 800448c <gimbal_reset_data+0x1b4>
 800446e:	4618      	mov	r0, r3
 8004470:	f7fe fcfc 	bl	8002e6c <kalmanCreate>
}
 8004474:	bf00      	nop
 8004476:	3708      	adds	r7, #8
 8004478:	46bd      	mov	sp, r7
 800447a:	bd80      	pop	{r7, pc}
 800447c:	f3af 8000 	nop.w
 8004480:	3f666666 	.word	0x3f666666
 8004484:	3f733333 	.word	0x3f733333
 8004488:	3c23d70a 	.word	0x3c23d70a
 800448c:	3a83126f 	.word	0x3a83126f
 8004490:	4de6c37d 	.word	0x4de6c37d
 8004494:	bde951f2 	.word	0xbde951f2

08004498 <gimbal_get_raw_mpu_data>:
/******************  MODE SELECTION FUNCTIONS BELOW ********************/
void gimbal_get_raw_mpu_data(Gimbal_t *gbal, IMU_t *imu_hldr){
 8004498:	b580      	push	{r7, lr}
 800449a:	b082      	sub	sp, #8
 800449c:	af00      	add	r7, sp, #0
 800449e:	6078      	str	r0, [r7, #4]
 80044a0:	6039      	str	r1, [r7, #0]
	memcpy(&(gbal->ahrs_sensor), &(imu_hldr->ahrs_sensor), sizeof(AhrsSensor_t));
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	f103 009c 	add.w	r0, r3, #156	; 0x9c
 80044a8:	683b      	ldr	r3, [r7, #0]
 80044aa:	3348      	adds	r3, #72	; 0x48
 80044ac:	2230      	movs	r2, #48	; 0x30
 80044ae:	4619      	mov	r1, r3
 80044b0:	f00d fb64 	bl	8011b7c <memcpy>
}
 80044b4:	bf00      	nop
 80044b6:	3708      	adds	r7, #8
 80044b8:	46bd      	mov	sp, r7
 80044ba:	bd80      	pop	{r7, pc}

080044bc <gimbal_get_euler_angle>:
/*
 * @brief     Copy the gyroscope data from imu and calculate quaternion
 * 			  and euler's angle through attitude-breakdown algorithms.
 * @param[in] gimbal: main gimbal handler
 * */
void gimbal_get_euler_angle(Gimbal_t *gbal){
 80044bc:	b580      	push	{r7, lr}
 80044be:	b082      	sub	sp, #8
 80044c0:	af00      	add	r7, sp, #0
 80044c2:	6078      	str	r0, [r7, #4]
	gimbal_get_raw_mpu_data(gbal, &imu); // copy data to avoid mem leaks
 80044c4:	4908      	ldr	r1, [pc, #32]	; (80044e8 <gimbal_get_euler_angle+0x2c>)
 80044c6:	6878      	ldr	r0, [r7, #4]
 80044c8:	f7ff ffe6 	bl	8004498 <gimbal_get_raw_mpu_data>
//	atti_math_calc(&gbal->ahrs_sensor, &gbal->euler_angle); //complementary filter parsed angle
//	mahony_ahrs_update(&(gbal->ahrs_sensor), &(gbal->euler_angle));	//mahony algo
	madgwick_ahrs_update(&(gbal->ahrs_sensor), &(gbal->euler_angle));  //madgwick algo
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	f103 029c 	add.w	r2, r3, #156	; 0x9c
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	33cc      	adds	r3, #204	; 0xcc
 80044d6:	4619      	mov	r1, r3
 80044d8:	4610      	mov	r0, r2
 80044da:	f7fc fd31 	bl	8000f40 <madgwick_ahrs_update>
}
 80044de:	bf00      	nop
 80044e0:	3708      	adds	r7, #8
 80044e2:	46bd      	mov	sp, r7
 80044e4:	bd80      	pop	{r7, pc}
 80044e6:	bf00      	nop
 80044e8:	20004650 	.word	0x20004650

080044ec <gimbal_gyro_update_abs_angle>:
/*
 * @brief     Copy the gyroscope data from imu and calculate quaternion
 * 			  and euler's absolute angle through attitude-breakdown algorithms.
 * @param[in] gbal: main gimbal handler
 * */
void gimbal_gyro_update_abs_angle(Gimbal_t *gbal){
 80044ec:	b580      	push	{r7, lr}
 80044ee:	b084      	sub	sp, #16
 80044f0:	af00      	add	r7, sp, #0
 80044f2:	6078      	str	r0, [r7, #4]
	 /* get timestamp */
	 uint32_t DWTcnt = dwt_getCnt_us();// systemclock_core 168MHz ->usec
 80044f4:	f002 faae 	bl	8006a54 <dwt_getCnt_us>
 80044f8:	60f8      	str	r0, [r7, #12]
	 uint32_t delta_t = DWTcnt - gbal->euler_angle.timestamp;
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8004500:	68fa      	ldr	r2, [r7, #12]
 8004502:	1ad3      	subs	r3, r2, r3
 8004504:	60bb      	str	r3, [r7, #8]
	 if(delta_t < 3000){
 8004506:	68bb      	ldr	r3, [r7, #8]
 8004508:	f640 32b7 	movw	r2, #2999	; 0xbb7
 800450c:	4293      	cmp	r3, r2
 800450e:	d802      	bhi.n	8004516 <gimbal_gyro_update_abs_angle+0x2a>
         delta_t = 3000;//random setting, avoid overflow
 8004510:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8004514:	60bb      	str	r3, [r7, #8]
     /* Cumulative number of compensation counts */
//     gbal->gyro_offset_count += 1;
	 }
	 gimbal_get_euler_angle(gbal);
 8004516:	6878      	ldr	r0, [r7, #4]
 8004518:	f7ff ffd0 	bl	80044bc <gimbal_get_euler_angle>
	 /* filter the yaw angle data to handle shift */
	 gbal->euler_angle.yaw = first_order_low_pass_filter(&(gbal->folp_f), gbal->euler_angle.yaw);
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	f603 2284 	addw	r2, r3, #2692	; 0xa84
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	edd3 7a35 	vldr	s15, [r3, #212]	; 0xd4
 8004528:	eeb0 0a67 	vmov.f32	s0, s15
 800452c:	4610      	mov	r0, r2
 800452e:	f7fe fd3b 	bl	8002fa8 <first_order_low_pass_filter>
 8004532:	eef0 7a40 	vmov.f32	s15, s0
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	edc3 7a35 	vstr	s15, [r3, #212]	; 0xd4
//	 gbal->euler_angle.yaw = KalmanFilter(&(gbal->kalman_f), gbal->euler_angle.yaw);

	 /* apply an integral linear offset for yaw angle */
	 gbal->yaw_prev_angle = gbal->yaw_cur_abs_angle;
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	695a      	ldr	r2, [r3, #20]
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	61da      	str	r2, [r3, #28]
	 gbal->yaw_cur_abs_angle = gbal->euler_angle.yaw; //- delta_t *gbal->gyro_offset_slope*gbal->gyro_offset_count;
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	615a      	str	r2, [r3, #20]
	 if(gbal->yaw_cur_abs_angle - gbal->yaw_prev_angle >= 5.0f) // 300 degrees
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	ed93 7a05 	vldr	s14, [r3, #20]
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	edd3 7a07 	vldr	s15, [r3, #28]
 800455a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800455e:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 8004562:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004566:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800456a:	db0a      	blt.n	8004582 <gimbal_gyro_update_abs_angle+0x96>
		 gbal->yaw_total_turns++;
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8004572:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004576:	ee77 7a87 	vadd.f32	s15, s15, s14
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
 8004580:	e018      	b.n	80045b4 <gimbal_gyro_update_abs_angle+0xc8>
	 else if(gbal->yaw_cur_abs_angle - gbal->yaw_prev_angle <= -5.0f)
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	ed93 7a05 	vldr	s14, [r3, #20]
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	edd3 7a07 	vldr	s15, [r3, #28]
 800458e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004592:	eeb9 7a04 	vmov.f32	s14, #148	; 0xc0a00000 -5.0
 8004596:	eef4 7ac7 	vcmpe.f32	s15, s14
 800459a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800459e:	d809      	bhi.n	80045b4 <gimbal_gyro_update_abs_angle+0xc8>
	 	 gbal->yaw_total_turns--;
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 80045a6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80045aa:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
	 gbal->final_abs_yaw = gbal->yaw_cur_abs_angle - PI*gbal->yaw_total_turns;
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	ed93 7a05 	vldr	s14, [r3, #20]
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 80045c0:	eddf 6a2b 	vldr	s13, [pc, #172]	; 8004670 <gimbal_gyro_update_abs_angle+0x184>
 80045c4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80045c8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38

	 gbal->euler_angle.timestamp = DWTcnt;
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	68fa      	ldr	r2, [r7, #12]
 80045d6:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8

	 /* update the turns */
//	 gimbal_update_turns(gbal, PI);
	 /* apply first order filter to pitch angle */
//	 gbal->euler_angle.pitch = first_order_low_pass_filter(&(gbal->folp_f), gbal->euler_angle.pitch);
	 gbal->pitch_cur_abs_angle = gbal->euler_angle.pitch;
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	f8d3 20d0 	ldr.w	r2, [r3, #208]	; 0xd0
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	625a      	str	r2, [r3, #36]	; 0x24
	 if(gbal->pitch_cur_abs_angle - gbal->pitch_prev_angle >= 5.0f) // 300 degrees
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 80045f0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80045f4:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 80045f8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80045fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004600:	db0a      	blt.n	8004618 <gimbal_gyro_update_abs_angle+0x12c>
	 		 gbal->pitch_total_turns++;
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8004608:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800460c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34
 8004616:	e018      	b.n	800464a <gimbal_gyro_update_abs_angle+0x15e>
	 else if(gbal->pitch_cur_abs_angle - gbal->pitch_prev_angle <= -5.0f)
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8004624:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004628:	eeb9 7a04 	vmov.f32	s14, #148	; 0xc0a00000 -5.0
 800462c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004630:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004634:	d809      	bhi.n	800464a <gimbal_gyro_update_abs_angle+0x15e>
		 gbal->pitch_total_turns--;
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 800463c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004640:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34
	 gbal->final_abs_pitch = gbal->pitch_cur_abs_angle - PI*gbal->pitch_total_turns;
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8004656:	eddf 6a06 	vldr	s13, [pc, #24]	; 8004670 <gimbal_gyro_update_abs_angle+0x184>
 800465a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800465e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c
	 /* update angular velocity */
}
 8004668:	bf00      	nop
 800466a:	3710      	adds	r7, #16
 800466c:	46bd      	mov	sp, r7
 800466e:	bd80      	pop	{r7, pc}
 8004670:	40490fdb 	.word	0x40490fdb

08004674 <gimbal_get_ecd_fb_data>:
/*
 * @brief     update the relevant encoder angle
 * @param[in] gbal: main gimbal handler
 * */
void gimbal_get_ecd_fb_data(Gimbal_t *gbal, Motor_Feedback_Data_t *yaw_motor_fb, Motor_Feedback_Data_t *pitch_motor_fb){
 8004674:	b580      	push	{r7, lr}
 8004676:	b084      	sub	sp, #16
 8004678:	af00      	add	r7, sp, #0
 800467a:	60f8      	str	r0, [r7, #12]
 800467c:	60b9      	str	r1, [r7, #8]
 800467e:	607a      	str	r2, [r7, #4]
	memcpy(&(gbal->yaw_ecd_fb), yaw_motor_fb, sizeof(Motor_Feedback_Data_t));
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	3362      	adds	r3, #98	; 0x62
 8004684:	2208      	movs	r2, #8
 8004686:	68b9      	ldr	r1, [r7, #8]
 8004688:	4618      	mov	r0, r3
 800468a:	f00d fa77 	bl	8011b7c <memcpy>
	gbal->yaw_ecd_fb.rx_angle = gimbal_get_ecd_rel_angle(gbal->yaw_ecd_fb.rx_angle, gbal->yaw_ecd_center);
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	f9b3 2062 	ldrsh.w	r2, [r3, #98]	; 0x62
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	f9b3 305e 	ldrsh.w	r3, [r3, #94]	; 0x5e
 800469a:	4619      	mov	r1, r3
 800469c:	4610      	mov	r0, r2
 800469e:	f000 f822 	bl	80046e6 <gimbal_get_ecd_rel_angle>
 80046a2:	4603      	mov	r3, r0
 80046a4:	461a      	mov	r2, r3
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
	memcpy(&(gbal->pitch_ecd_fb), pitch_motor_fb, sizeof(Motor_Feedback_Data_t));
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	336a      	adds	r3, #106	; 0x6a
 80046b0:	2208      	movs	r2, #8
 80046b2:	6879      	ldr	r1, [r7, #4]
 80046b4:	4618      	mov	r0, r3
 80046b6:	f00d fa61 	bl	8011b7c <memcpy>
	gbal->pitch_ecd_fb.rx_angle = gimbal_get_ecd_rel_angle(gbal->pitch_ecd_fb.rx_angle, gbal->pitch_ecd_center);
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	f9b3 206a 	ldrsh.w	r2, [r3, #106]	; 0x6a
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	f9b3 3060 	ldrsh.w	r3, [r3, #96]	; 0x60
 80046c6:	4619      	mov	r1, r3
 80046c8:	4610      	mov	r0, r2
 80046ca:	f000 f80c 	bl	80046e6 <gimbal_get_ecd_rel_angle>
 80046ce:	4603      	mov	r3, r0
 80046d0:	461a      	mov	r2, r3
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
	gimbal_update_ecd_rel_angle(gbal);
 80046d8:	68f8      	ldr	r0, [r7, #12]
 80046da:	f000 f849 	bl	8004770 <gimbal_update_ecd_rel_angle>
}
 80046de:	bf00      	nop
 80046e0:	3710      	adds	r7, #16
 80046e2:	46bd      	mov	sp, r7
 80046e4:	bd80      	pop	{r7, pc}

080046e6 <gimbal_get_ecd_rel_angle>:
 * @brief     Get relative angle of gimbal motors.
 * @param[in] raw_ecd: abs yaw ecd angle from feedback
 * @param[in] center_offset: the center offset of ecd mode
 * */
int16_t gimbal_get_ecd_rel_angle(int16_t raw_ecd, int16_t center_offset)
{
 80046e6:	b480      	push	{r7}
 80046e8:	b085      	sub	sp, #20
 80046ea:	af00      	add	r7, sp, #0
 80046ec:	4603      	mov	r3, r0
 80046ee:	460a      	mov	r2, r1
 80046f0:	80fb      	strh	r3, [r7, #6]
 80046f2:	4613      	mov	r3, r2
 80046f4:	80bb      	strh	r3, [r7, #4]
  /* declare a 16-bit signed integer tmp to store the relative angle */
  int16_t tmp = 0;
 80046f6:	2300      	movs	r3, #0
 80046f8:	81fb      	strh	r3, [r7, #14]

  /*  check if the center offset is in the upper half of the ecd range (4096-8191) */
  if (center_offset >= 4096){
 80046fa:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80046fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004702:	db16      	blt.n	8004732 <gimbal_get_ecd_rel_angle+0x4c>
    /*  check if the raw ecd value is in the same half circle as the center offset */
    if (raw_ecd > center_offset - 4096)
 8004704:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8004708:	f6a3 72ff 	subw	r2, r3, #4095	; 0xfff
 800470c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004710:	429a      	cmp	r2, r3
 8004712:	dc05      	bgt.n	8004720 <gimbal_get_ecd_rel_angle+0x3a>
      /*  the raw ecd value is in the same half circle as the center offset
          so, simply subtract the center offset from the raw ecd to get the relative angle */
      tmp = raw_ecd - center_offset;
 8004714:	88fa      	ldrh	r2, [r7, #6]
 8004716:	88bb      	ldrh	r3, [r7, #4]
 8004718:	1ad3      	subs	r3, r2, r3
 800471a:	b29b      	uxth	r3, r3
 800471c:	81fb      	strh	r3, [r7, #14]
 800471e:	e01e      	b.n	800475e <gimbal_get_ecd_rel_angle+0x78>
    else
      /*  the raw ecd value is in the different half circle from the center offset
          subtract the center offset from the raw ecd plus 8192 to get the relative angle */
      tmp = raw_ecd + 8192 - center_offset;
 8004720:	88fa      	ldrh	r2, [r7, #6]
 8004722:	88bb      	ldrh	r3, [r7, #4]
 8004724:	1ad3      	subs	r3, r2, r3
 8004726:	b29b      	uxth	r3, r3
 8004728:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 800472c:	b29b      	uxth	r3, r3
 800472e:	81fb      	strh	r3, [r7, #14]
 8004730:	e015      	b.n	800475e <gimbal_get_ecd_rel_angle+0x78>
  }
  /*  check if the center offset is in the lower half of the ecd range (0-4095) */
  else{
    /*  check if the raw ecd value is in the different half circle from the center offset */
    if (raw_ecd > center_offset + 4096)
 8004732:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8004736:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800473a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800473e:	429a      	cmp	r2, r3
 8004740:	dd08      	ble.n	8004754 <gimbal_get_ecd_rel_angle+0x6e>
      /*  the raw ecd value is in the different half circle from the center offset
          subtract the center offset and 8192 from the raw ecd to get the relative angle */
      tmp = raw_ecd - 8192 - center_offset;
 8004742:	88fa      	ldrh	r2, [r7, #6]
 8004744:	88bb      	ldrh	r3, [r7, #4]
 8004746:	1ad3      	subs	r3, r2, r3
 8004748:	b29b      	uxth	r3, r3
 800474a:	f5a3 5300 	sub.w	r3, r3, #8192	; 0x2000
 800474e:	b29b      	uxth	r3, r3
 8004750:	81fb      	strh	r3, [r7, #14]
 8004752:	e004      	b.n	800475e <gimbal_get_ecd_rel_angle+0x78>
    else
      /*  the raw ecd value is in the same half circle as the center offset
          so, simply subtract the center offset from the raw ecd to get the relative angle */
      tmp = raw_ecd - center_offset;
 8004754:	88fa      	ldrh	r2, [r7, #6]
 8004756:	88bb      	ldrh	r3, [r7, #4]
 8004758:	1ad3      	subs	r3, r2, r3
 800475a:	b29b      	uxth	r3, r3
 800475c:	81fb      	strh	r3, [r7, #14]
  }
  return tmp;
 800475e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8004762:	4618      	mov	r0, r3
 8004764:	3714      	adds	r7, #20
 8004766:	46bd      	mov	sp, r7
 8004768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800476c:	4770      	bx	lr
	...

08004770 <gimbal_update_ecd_rel_angle>:
/*
 * @brief     Update gimbal motor relative and mapped angle using encoder
 * @param[in] gbal: main gimbal handler
 * */
void gimbal_update_ecd_rel_angle(Gimbal_t *gbal){
 8004770:	b580      	push	{r7, lr}
 8004772:	b082      	sub	sp, #8
 8004774:	af00      	add	r7, sp, #0
 8004776:	6078      	str	r0, [r7, #4]
	gbal->yaw_cur_rel_angle = in_out_map(gbal->yaw_ecd_fb.rx_angle,-4095,4096,-PI,PI);
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	f9b3 3062 	ldrsh.w	r3, [r3, #98]	; 0x62
 800477e:	ee07 3a90 	vmov	s15, r3
 8004782:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004786:	ed9f 2a16 	vldr	s4, [pc, #88]	; 80047e0 <gimbal_update_ecd_rel_angle+0x70>
 800478a:	eddf 1a16 	vldr	s3, [pc, #88]	; 80047e4 <gimbal_update_ecd_rel_angle+0x74>
 800478e:	ed9f 1a16 	vldr	s2, [pc, #88]	; 80047e8 <gimbal_update_ecd_rel_angle+0x78>
 8004792:	eddf 0a16 	vldr	s1, [pc, #88]	; 80047ec <gimbal_update_ecd_rel_angle+0x7c>
 8004796:	eeb0 0a67 	vmov.f32	s0, s15
 800479a:	f7fe fbbc 	bl	8002f16 <in_out_map>
 800479e:	eef0 7a40 	vmov.f32	s15, s0
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	edc3 7a06 	vstr	s15, [r3, #24]
	gbal->pitch_cur_rel_angle = in_out_map(gbal->pitch_ecd_fb.rx_angle,-4095,4096,-PI,PI);
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	f9b3 306a 	ldrsh.w	r3, [r3, #106]	; 0x6a
 80047ae:	ee07 3a90 	vmov	s15, r3
 80047b2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80047b6:	ed9f 2a0a 	vldr	s4, [pc, #40]	; 80047e0 <gimbal_update_ecd_rel_angle+0x70>
 80047ba:	eddf 1a0a 	vldr	s3, [pc, #40]	; 80047e4 <gimbal_update_ecd_rel_angle+0x74>
 80047be:	ed9f 1a0a 	vldr	s2, [pc, #40]	; 80047e8 <gimbal_update_ecd_rel_angle+0x78>
 80047c2:	eddf 0a0a 	vldr	s1, [pc, #40]	; 80047ec <gimbal_update_ecd_rel_angle+0x7c>
 80047c6:	eeb0 0a67 	vmov.f32	s0, s15
 80047ca:	f7fe fba4 	bl	8002f16 <in_out_map>
 80047ce:	eef0 7a40 	vmov.f32	s15, s0
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
}
 80047d8:	bf00      	nop
 80047da:	3708      	adds	r7, #8
 80047dc:	46bd      	mov	sp, r7
 80047de:	bd80      	pop	{r7, pc}
 80047e0:	40490fdb 	.word	0x40490fdb
 80047e4:	c0490fdb 	.word	0xc0490fdb
 80047e8:	45800000 	.word	0x45800000
 80047ec:	c57ff000 	.word	0xc57ff000

080047f0 <gimbal_set_limited_angle>:
/*
 * @brief     set the target angle with limited range
 * @param[in] gbal: main gimbal handler
 * @param[in] target yaw and pitch relative angle(-pi, pi)
 */
void gimbal_set_limited_angle(Gimbal_t *gbal, float yaw_target_angle, float pitch_target_angle){
 80047f0:	b480      	push	{r7}
 80047f2:	b085      	sub	sp, #20
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	60f8      	str	r0, [r7, #12]
 80047f8:	ed87 0a02 	vstr	s0, [r7, #8]
 80047fc:	edc7 0a01 	vstr	s1, [r7, #4]
	gbal->yaw_tar_angle = yaw_target_angle;
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	68ba      	ldr	r2, [r7, #8]
 8004804:	611a      	str	r2, [r3, #16]
	gbal->pitch_tar_angle = pitch_target_angle;
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	687a      	ldr	r2, [r7, #4]
 800480a:	621a      	str	r2, [r3, #32]
	/* only set limit for yaw where is no slipring */
//	VAL_LIMIT(gbal->yaw_tar_angle,
//				   -PI,
//				    PI);
	/* set the limit for pitch */
	VAL_LIMIT(gbal->pitch_tar_angle,
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	edd3 7a08 	vldr	s15, [r3, #32]
 8004812:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8004850 <gimbal_set_limited_angle+0x60>
 8004816:	eef4 7ac7 	vcmpe.f32	s15, s14
 800481a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800481e:	d803      	bhi.n	8004828 <gimbal_set_limited_angle+0x38>
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	4a0c      	ldr	r2, [pc, #48]	; (8004854 <gimbal_set_limited_angle+0x64>)
 8004824:	621a      	str	r2, [r3, #32]
				   -PITCH_GYRO_DELTA,
					PITCH_GYRO_DELTA);
}
 8004826:	e00d      	b.n	8004844 <gimbal_set_limited_angle+0x54>
	VAL_LIMIT(gbal->pitch_tar_angle,
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	edd3 7a08 	vldr	s15, [r3, #32]
 800482e:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8004858 <gimbal_set_limited_angle+0x68>
 8004832:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004836:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800483a:	da00      	bge.n	800483e <gimbal_set_limited_angle+0x4e>
}
 800483c:	e002      	b.n	8004844 <gimbal_set_limited_angle+0x54>
	VAL_LIMIT(gbal->pitch_tar_angle,
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	4a06      	ldr	r2, [pc, #24]	; (800485c <gimbal_set_limited_angle+0x6c>)
 8004842:	621a      	str	r2, [r3, #32]
}
 8004844:	bf00      	nop
 8004846:	3714      	adds	r7, #20
 8004848:	46bd      	mov	sp, r7
 800484a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800484e:	4770      	bx	lr
 8004850:	bf060a95 	.word	0xbf060a95
 8004854:	bf060a95 	.word	0xbf060a95
 8004858:	3f060a95 	.word	0x3f060a95
 800485c:	3f060a95 	.word	0x3f060a95

08004860 <gimbal_update_comm_info>:
    VAL_LIMIT(gbal->yaw_tar_spd, -5000, 5000);
}

#ifndef GIMBAL_MOTOR_DEBUG
/******************************** For Comms Below ********************************/
static void gimbal_update_comm_info(Gimbal_t *gbal, CommMessageUnion_t *cmu){
 8004860:	b480      	push	{r7}
 8004862:	b085      	sub	sp, #20
 8004864:	af00      	add	r7, sp, #0
 8004866:	6078      	str	r0, [r7, #4]
 8004868:	6039      	str	r1, [r7, #0]
	float temp_angle = YAW_POSITIVE_DIR * gbal->yaw_cur_rel_angle * YAW_GEAR_RATIO;
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	699b      	ldr	r3, [r3, #24]
 800486e:	60fb      	str	r3, [r7, #12]
	cmu->comm_ga.angle_data[0] = -temp_angle;//the direction of this are inverse.
 8004870:	edd7 7a03 	vldr	s15, [r7, #12]
 8004874:	eef1 7a67 	vneg.f32	s15, s15
 8004878:	683b      	ldr	r3, [r7, #0]
 800487a:	edc3 7a00 	vstr	s15, [r3]
	cmu->comm_ga.angle_data[1] = gbal->yaw_cur_abs_angle;
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	695a      	ldr	r2, [r3, #20]
 8004882:	683b      	ldr	r3, [r7, #0]
 8004884:	605a      	str	r2, [r3, #4]
	cmu->comm_ga.angle_data[2] = 0;
 8004886:	683b      	ldr	r3, [r7, #0]
 8004888:	f04f 0200 	mov.w	r2, #0
 800488c:	609a      	str	r2, [r3, #8]
	cmu->comm_ga.angle_data[3] = 0;
 800488e:	683b      	ldr	r3, [r7, #0]
 8004890:	f04f 0200 	mov.w	r2, #0
 8004894:	60da      	str	r2, [r3, #12]
	cmu->comm_ga.send_flag = 1;
 8004896:	683b      	ldr	r3, [r7, #0]
 8004898:	2201      	movs	r2, #1
 800489a:	741a      	strb	r2, [r3, #16]
}
 800489c:	bf00      	nop
 800489e:	3714      	adds	r7, #20
 80048a0:	46bd      	mov	sp, r7
 80048a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a6:	4770      	bx	lr

080048a8 <gimbal_update_rc_rel_angle>:

static void gimbal_update_rc_rel_angle(Gimbal_t *gbal, RemoteControl_t *rc_hdlr){
 80048a8:	b580      	push	{r7, lr}
 80048aa:	b086      	sub	sp, #24
 80048ac:	af00      	add	r7, sp, #0
 80048ae:	6078      	str	r0, [r7, #4]
 80048b0:	6039      	str	r1, [r7, #0]
	float cur_yaw_target = 0.0;
 80048b2:	f04f 0300 	mov.w	r3, #0
 80048b6:	617b      	str	r3, [r7, #20]
	float cur_pitch_target = 0.0;
 80048b8:	f04f 0300 	mov.w	r3, #0
 80048bc:	613b      	str	r3, [r7, #16]
	float delta_yaw= 0.0;
 80048be:	f04f 0300 	mov.w	r3, #0
 80048c2:	60fb      	str	r3, [r7, #12]
	float delta_pitch = 0.0;
 80048c4:	f04f 0300 	mov.w	r3, #0
 80048c8:	60bb      	str	r3, [r7, #8]
	//FIXME: not memcpy, may overwrite previous data, only test
	/* get the latest delta angle of pitch and yaw motor */
	if(rc_hdlr->control_mode == CTRLER_MODE){
 80048ca:	683b      	ldr	r3, [r7, #0]
 80048cc:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d12a      	bne.n	800492a <gimbal_update_rc_rel_angle+0x82>
		//TODO fine tune the precision of the controller
		delta_yaw = in_out_map(rc_hdlr->ctrl.ch0, -CHANNEL_OFFSET_MAX_ABS_VAL, CHANNEL_OFFSET_MAX_ABS_VAL,
 80048d4:	683b      	ldr	r3, [r7, #0]
 80048d6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80048da:	ee07 3a90 	vmov	s15, r3
 80048de:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80048e2:	ed9f 2a6d 	vldr	s4, [pc, #436]	; 8004a98 <gimbal_update_rc_rel_angle+0x1f0>
 80048e6:	eddf 1a6d 	vldr	s3, [pc, #436]	; 8004a9c <gimbal_update_rc_rel_angle+0x1f4>
 80048ea:	ed9f 1a6d 	vldr	s2, [pc, #436]	; 8004aa0 <gimbal_update_rc_rel_angle+0x1f8>
 80048ee:	eddf 0a6d 	vldr	s1, [pc, #436]	; 8004aa4 <gimbal_update_rc_rel_angle+0x1fc>
 80048f2:	eeb0 0a67 	vmov.f32	s0, s15
 80048f6:	f7fe fb0e 	bl	8002f16 <in_out_map>
 80048fa:	ed87 0a03 	vstr	s0, [r7, #12]
										-0.5*0.16667*PI, 0.5*0.16667*PI);//(-15d, 15d)
		delta_pitch = in_out_map(rc_hdlr->ctrl.ch1, -CHANNEL_OFFSET_MAX_ABS_VAL, CHANNEL_OFFSET_MAX_ABS_VAL,
 80048fe:	683b      	ldr	r3, [r7, #0]
 8004900:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8004904:	ee07 3a90 	vmov	s15, r3
 8004908:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800490c:	ed9f 2a66 	vldr	s4, [pc, #408]	; 8004aa8 <gimbal_update_rc_rel_angle+0x200>
 8004910:	eddf 1a66 	vldr	s3, [pc, #408]	; 8004aac <gimbal_update_rc_rel_angle+0x204>
 8004914:	ed9f 1a62 	vldr	s2, [pc, #392]	; 8004aa0 <gimbal_update_rc_rel_angle+0x1f8>
 8004918:	eddf 0a62 	vldr	s1, [pc, #392]	; 8004aa4 <gimbal_update_rc_rel_angle+0x1fc>
 800491c:	eeb0 0a67 	vmov.f32	s0, s15
 8004920:	f7fe faf9 	bl	8002f16 <in_out_map>
 8004924:	ed87 0a02 	vstr	s0, [r7, #8]
 8004928:	e05e      	b.n	80049e8 <gimbal_update_rc_rel_angle+0x140>
										-0.39*0.16667*PI, 0.391*0.16667*PI);//(-12d, 12d)
	}
	else if(rc_hdlr->control_mode == PC_MODE){
 800492a:	683b      	ldr	r3, [r7, #0]
 800492c:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 8004930:	2b01      	cmp	r3, #1
 8004932:	d159      	bne.n	80049e8 <gimbal_update_rc_rel_angle+0x140>
		//TODO fine tune the precision of the mouse
		/* expotional filter applied here */
		rc_hdlr->pc.mouse.x = ewma_filter(&gbal->ewma_f_x, rc_hdlr->pc.mouse.x);
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	f103 02dc 	add.w	r2, r3, #220	; 0xdc
 800493a:	683b      	ldr	r3, [r7, #0]
 800493c:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8004940:	ee07 3a90 	vmov	s15, r3
 8004944:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004948:	eeb0 0a67 	vmov.f32	s0, s15
 800494c:	4610      	mov	r0, r2
 800494e:	f7fe fb95 	bl	800307c <ewma_filter>
 8004952:	eef0 7a40 	vmov.f32	s15, s0
 8004956:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800495a:	ee17 3a90 	vmov	r3, s15
 800495e:	b21a      	sxth	r2, r3
 8004960:	683b      	ldr	r3, [r7, #0]
 8004962:	819a      	strh	r2, [r3, #12]
//		rc_hdlr->pc.mouse.x = sliding_window_mean_filter(&gbal->swm_f_x, rc_hdlr->pc.mouse.x);
		delta_yaw = in_out_map(rc_hdlr->pc.mouse.x, -MOUSE_MAX_SPEED_VALUE, MOUSE_MAX_SPEED_VALUE,
 8004964:	683b      	ldr	r3, [r7, #0]
 8004966:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 800496a:	ee07 3a90 	vmov	s15, r3
 800496e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004972:	ed9f 2a4f 	vldr	s4, [pc, #316]	; 8004ab0 <gimbal_update_rc_rel_angle+0x208>
 8004976:	eddf 1a4f 	vldr	s3, [pc, #316]	; 8004ab4 <gimbal_update_rc_rel_angle+0x20c>
 800497a:	ed9f 1a4f 	vldr	s2, [pc, #316]	; 8004ab8 <gimbal_update_rc_rel_angle+0x210>
 800497e:	eddf 0a4f 	vldr	s1, [pc, #316]	; 8004abc <gimbal_update_rc_rel_angle+0x214>
 8004982:	eeb0 0a67 	vmov.f32	s0, s15
 8004986:	f7fe fac6 	bl	8002f16 <in_out_map>
 800498a:	ed87 0a03 	vstr	s0, [r7, #12]
												-30*PI, 30*PI);// 1000 -> 2*pi, old value +-30*PI
		rc_hdlr->pc.mouse.y = ewma_filter(&gbal->ewma_f_y, rc_hdlr->pc.mouse.y);
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	f103 02e8 	add.w	r2, r3, #232	; 0xe8
 8004994:	683b      	ldr	r3, [r7, #0]
 8004996:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 800499a:	ee07 3a90 	vmov	s15, r3
 800499e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80049a2:	eeb0 0a67 	vmov.f32	s0, s15
 80049a6:	4610      	mov	r0, r2
 80049a8:	f7fe fb68 	bl	800307c <ewma_filter>
 80049ac:	eef0 7a40 	vmov.f32	s15, s0
 80049b0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80049b4:	ee17 3a90 	vmov	r3, s15
 80049b8:	b21a      	sxth	r2, r3
 80049ba:	683b      	ldr	r3, [r7, #0]
 80049bc:	81da      	strh	r2, [r3, #14]
//		rc_hdlr->pc.mouse.y = sliding_window_mean_filter(&gbal->swm_f_y, rc_hdlr->pc.mouse.y);
		delta_pitch = in_out_map(rc_hdlr->pc.mouse.y, -MOUSE_MAX_SPEED_VALUE, MOUSE_MAX_SPEED_VALUE,
 80049be:	683b      	ldr	r3, [r7, #0]
 80049c0:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 80049c4:	ee07 3a90 	vmov	s15, r3
 80049c8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80049cc:	ed9f 2a38 	vldr	s4, [pc, #224]	; 8004ab0 <gimbal_update_rc_rel_angle+0x208>
 80049d0:	eddf 1a38 	vldr	s3, [pc, #224]	; 8004ab4 <gimbal_update_rc_rel_angle+0x20c>
 80049d4:	ed9f 1a38 	vldr	s2, [pc, #224]	; 8004ab8 <gimbal_update_rc_rel_angle+0x210>
 80049d8:	eddf 0a38 	vldr	s1, [pc, #224]	; 8004abc <gimbal_update_rc_rel_angle+0x214>
 80049dc:	eeb0 0a67 	vmov.f32	s0, s15
 80049e0:	f7fe fa99 	bl	8002f16 <in_out_map>
 80049e4:	ed87 0a02 	vstr	s0, [r7, #8]
												-30*PI, 30*PI);// 1000 -> 2*pi, old value +-30*PI
	}
	/* get the latest angle position of pitch and yaw motor */
	gimbal_get_ecd_fb_data(&gimbal,
 80049e8:	4a35      	ldr	r2, [pc, #212]	; (8004ac0 <gimbal_update_rc_rel_angle+0x218>)
 80049ea:	4936      	ldr	r1, [pc, #216]	; (8004ac4 <gimbal_update_rc_rel_angle+0x21c>)
 80049ec:	4836      	ldr	r0, [pc, #216]	; (8004ac8 <gimbal_update_rc_rel_angle+0x220>)
 80049ee:	f7ff fe41 	bl	8004674 <gimbal_get_ecd_fb_data>
						   &(motor_data[yaw_id].motor_feedback),
						   &(motor_data[pitch_id].motor_feedback));
	/* NOTE: Even if the target was beyond pi, the motor still tracked the same dir bc of spd loop and phase delay,
	 * and right about next time, the feedback of motor would be changed from pi to -pi(or inverse), which will
	 * also update the target into right scale of angle */
	if(gbal->gimbal_motor_mode == GYRO_MODE){
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	f893 3ac0 	ldrb.w	r3, [r3, #2752]	; 0xac0
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d112      	bne.n	8004a22 <gimbal_update_rc_rel_angle+0x17a>
		cur_yaw_target = gbal->yaw_cur_abs_angle - delta_yaw; // only yaw use abs values
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	ed93 7a05 	vldr	s14, [r3, #20]
 8004a02:	edd7 7a03 	vldr	s15, [r7, #12]
 8004a06:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004a0a:	edc7 7a05 	vstr	s15, [r7, #20]
		cur_pitch_target = gbal->pitch_cur_rel_angle + delta_pitch;
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8004a14:	ed97 7a02 	vldr	s14, [r7, #8]
 8004a18:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004a1c:	edc7 7a04 	vstr	s15, [r7, #16]
 8004a20:	e011      	b.n	8004a46 <gimbal_update_rc_rel_angle+0x19e>
	}
	else{
		cur_yaw_target = gbal->yaw_cur_rel_angle - delta_yaw;
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	ed93 7a06 	vldr	s14, [r3, #24]
 8004a28:	edd7 7a03 	vldr	s15, [r7, #12]
 8004a2c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004a30:	edc7 7a05 	vstr	s15, [r7, #20]
		cur_pitch_target = gbal->pitch_cur_rel_angle + delta_pitch;
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8004a3a:	ed97 7a02 	vldr	s14, [r7, #8]
 8004a3e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004a42:	edc7 7a04 	vstr	s15, [r7, #16]
	}
	/* avoid small noise to spin the yaw */
	if(fabs(delta_yaw)> 0.5*DEGREE2RAD){
 8004a46:	edd7 7a03 	vldr	s15, [r7, #12]
 8004a4a:	eef0 7ae7 	vabs.f32	s15, s15
 8004a4e:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8004acc <gimbal_update_rc_rel_angle+0x224>
 8004a52:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004a56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a5a:	dd02      	ble.n	8004a62 <gimbal_update_rc_rel_angle+0x1ba>
		gbal->yaw_tar_angle = cur_yaw_target;
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	697a      	ldr	r2, [r7, #20]
 8004a60:	611a      	str	r2, [r3, #16]
	}
	if(fabs(delta_pitch)> 0.5*DEGREE2RAD)
 8004a62:	edd7 7a02 	vldr	s15, [r7, #8]
 8004a66:	eef0 7ae7 	vabs.f32	s15, s15
 8004a6a:	ed9f 7a18 	vldr	s14, [pc, #96]	; 8004acc <gimbal_update_rc_rel_angle+0x224>
 8004a6e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004a72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a76:	dd02      	ble.n	8004a7e <gimbal_update_rc_rel_angle+0x1d6>
		gbal->pitch_tar_angle = cur_pitch_target;
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	693a      	ldr	r2, [r7, #16]
 8004a7c:	621a      	str	r2, [r3, #32]
	/* independent mode don't allow set yaw angle */
	if(gbal->gimbal_act_mode == INDPET_MODE)
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	f893 3ac1 	ldrb.w	r3, [r3, #2753]	; 0xac1
 8004a84:	2b03      	cmp	r3, #3
 8004a86:	d103      	bne.n	8004a90 <gimbal_update_rc_rel_angle+0x1e8>
		gbal->yaw_tar_angle = 0;
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	f04f 0200 	mov.w	r2, #0
 8004a8e:	611a      	str	r2, [r3, #16]
}
 8004a90:	bf00      	nop
 8004a92:	3718      	adds	r7, #24
 8004a94:	46bd      	mov	sp, r7
 8004a96:	bd80      	pop	{r7, pc}
 8004a98:	3e860b42 	.word	0x3e860b42
 8004a9c:	be860b42 	.word	0xbe860b42
 8004aa0:	44250000 	.word	0x44250000
 8004aa4:	c4250000 	.word	0xc4250000
 8004aa8:	3e51a510 	.word	0x3e51a510
 8004aac:	be511bcd 	.word	0xbe511bcd
 8004ab0:	42bc7edd 	.word	0x42bc7edd
 8004ab4:	c2bc7edd 	.word	0xc2bc7edd
 8004ab8:	46ea6000 	.word	0x46ea6000
 8004abc:	c6ea6000 	.word	0xc6ea6000
 8004ac0:	200055d4 	.word	0x200055d4
 8004ac4:	20005540 	.word	0x20005540
 8004ac8:	200047a0 	.word	0x200047a0
 8004acc:	3c0efa39 	.word	0x3c0efa39

08004ad0 <gimbal_rc_mode_selection>:
/*
 * @brief     mode selection based on remote controller
 * @param[in] chassis: main chassis handler
 * @param[in] rc: main remote controller handler
 * */
static void gimbal_rc_mode_selection(Gimbal_t* gbal, RemoteControl_t *rc_hdlr){
 8004ad0:	b580      	push	{r7, lr}
 8004ad2:	b084      	sub	sp, #16
 8004ad4:	af00      	add	r7, sp, #0
 8004ad6:	6078      	str	r0, [r7, #4]
 8004ad8:	6039      	str	r1, [r7, #0]
	BoardMode_t    board_mode = IDLE_MODE;
 8004ada:	2304      	movs	r3, #4
 8004adc:	73fb      	strb	r3, [r7, #15]
	BoardActMode_t act_mode   = INDPET_MODE;
 8004ade:	2303      	movs	r3, #3
 8004ae0:	73bb      	strb	r3, [r7, #14]
	GimbalMotorMode_t motor_mode = ENCODE_MODE;
 8004ae2:	2301      	movs	r3, #1
 8004ae4:	737b      	strb	r3, [r7, #13]
	if(rc_hdlr->control_mode == CTRLER_MODE){
 8004ae6:	683b      	ldr	r3, [r7, #0]
 8004ae8:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d132      	bne.n	8004b56 <gimbal_rc_mode_selection+0x86>
		if(rc_hdlr->ctrl.s1 == SW_MID){
 8004af0:	683b      	ldr	r3, [r7, #0]
 8004af2:	7a1b      	ldrb	r3, [r3, #8]
 8004af4:	2b03      	cmp	r3, #3
 8004af6:	d102      	bne.n	8004afe <gimbal_rc_mode_selection+0x2e>
			/* if s1 down, then just shut down everything */
			board_mode = IDLE_MODE;
 8004af8:	2304      	movs	r3, #4
 8004afa:	73fb      	strb	r3, [r7, #15]
 8004afc:	e053      	b.n	8004ba6 <gimbal_rc_mode_selection+0xd6>
		}
		else{
			/* else just set up to patrol mode */
			board_mode = PATROL_MODE;
 8004afe:	2300      	movs	r3, #0
 8004b00:	73fb      	strb	r3, [r7, #15]
			if(rc_hdlr->ctrl.s1 == SW_UP){
 8004b02:	683b      	ldr	r3, [r7, #0]
 8004b04:	7a1b      	ldrb	r3, [r3, #8]
 8004b06:	2b01      	cmp	r3, #1
 8004b08:	d110      	bne.n	8004b2c <gimbal_rc_mode_selection+0x5c>
				/* chassis follow gimbal center while follow yaw axis */
				act_mode = GIMBAL_CENTER;
 8004b0a:	2300      	movs	r3, #0
 8004b0c:	73bb      	strb	r3, [r7, #14]
				motor_mode = GYRO_MODE;
 8004b0e:	2300      	movs	r3, #0
 8004b10:	737b      	strb	r3, [r7, #13]
#ifdef MODE_DEBUG
				/* LD indicator, For debug purposes only */
#endif
				if(rc_hdlr->ctrl.s1 == SW_UP && rc_hdlr->ctrl.s2 == SW_DOWN){
 8004b12:	683b      	ldr	r3, [r7, #0]
 8004b14:	7a1b      	ldrb	r3, [r3, #8]
 8004b16:	2b01      	cmp	r3, #1
 8004b18:	d145      	bne.n	8004ba6 <gimbal_rc_mode_selection+0xd6>
 8004b1a:	683b      	ldr	r3, [r7, #0]
 8004b1c:	7a5b      	ldrb	r3, [r3, #9]
 8004b1e:	2b02      	cmp	r3, #2
 8004b20:	d141      	bne.n	8004ba6 <gimbal_rc_mode_selection+0xd6>
					/* spinning chassis while follow yaw axis */
					act_mode = SELF_GYRO;
 8004b22:	2302      	movs	r3, #2
 8004b24:	73bb      	strb	r3, [r7, #14]
					motor_mode = GYRO_MODE;//ENCODE_MODE
 8004b26:	2300      	movs	r3, #0
 8004b28:	737b      	strb	r3, [r7, #13]
 8004b2a:	e03c      	b.n	8004ba6 <gimbal_rc_mode_selection+0xd6>
#ifdef MODE_DEBUG
					/* LD indicator, For debug purposes only */
#endif
				}
			}
			else if(rc_hdlr->ctrl.s1 == SW_DOWN){
 8004b2c:	683b      	ldr	r3, [r7, #0]
 8004b2e:	7a1b      	ldrb	r3, [r3, #8]
 8004b30:	2b02      	cmp	r3, #2
 8004b32:	d138      	bne.n	8004ba6 <gimbal_rc_mode_selection+0xd6>
				/* chassis only follow yaw axis */
				act_mode = GIMBAL_FOLLOW;
 8004b34:	2301      	movs	r3, #1
 8004b36:	73bb      	strb	r3, [r7, #14]
				motor_mode = ENCODE_MODE;
 8004b38:	2301      	movs	r3, #1
 8004b3a:	737b      	strb	r3, [r7, #13]
#ifdef MODE_DEBUG
				/* LD indicator, For debug purposes only */
#endif
				if(rc_hdlr->ctrl.s1 == SW_DOWN && rc_hdlr->ctrl.s2 == SW_DOWN){
 8004b3c:	683b      	ldr	r3, [r7, #0]
 8004b3e:	7a1b      	ldrb	r3, [r3, #8]
 8004b40:	2b02      	cmp	r3, #2
 8004b42:	d130      	bne.n	8004ba6 <gimbal_rc_mode_selection+0xd6>
 8004b44:	683b      	ldr	r3, [r7, #0]
 8004b46:	7a5b      	ldrb	r3, [r3, #9]
 8004b48:	2b02      	cmp	r3, #2
 8004b4a:	d12c      	bne.n	8004ba6 <gimbal_rc_mode_selection+0xd6>
					/* independent mode */
					act_mode = INDPET_MODE;
 8004b4c:	2303      	movs	r3, #3
 8004b4e:	73bb      	strb	r3, [r7, #14]
					motor_mode = ENCODE_MODE;
 8004b50:	2301      	movs	r3, #1
 8004b52:	737b      	strb	r3, [r7, #13]
 8004b54:	e027      	b.n	8004ba6 <gimbal_rc_mode_selection+0xd6>
			}
		}
	}

	/* pc mode selection */
	else if(rc_hdlr->control_mode == PC_MODE){
 8004b56:	683b      	ldr	r3, [r7, #0]
 8004b58:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 8004b5c:	2b01      	cmp	r3, #1
 8004b5e:	d122      	bne.n	8004ba6 <gimbal_rc_mode_selection+0xd6>
		/* from comm rc pack to obtain mode */
		board_mode = gbal->gimbal_mode;
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	f893 3ac3 	ldrb.w	r3, [r3, #2755]	; 0xac3
 8004b66:	73fb      	strb	r3, [r7, #15]
		act_mode = gbal->gimbal_act_mode;
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	f893 3ac1 	ldrb.w	r3, [r3, #2753]	; 0xac1
 8004b6e:	73bb      	strb	r3, [r7, #14]

		/* update motor mode */
		if(rc_hdlr->pc.mouse.right_click.status == PRESSED)
 8004b70:	683b      	ldr	r3, [r7, #0]
 8004b72:	7ddb      	ldrb	r3, [r3, #23]
 8004b74:	2b03      	cmp	r3, #3
 8004b76:	d102      	bne.n	8004b7e <gimbal_rc_mode_selection+0xae>
			board_mode = AUTO_AIM_MODE;
 8004b78:	2302      	movs	r3, #2
 8004b7a:	73fb      	strb	r3, [r7, #15]
 8004b7c:	e002      	b.n	8004b84 <gimbal_rc_mode_selection+0xb4>
		else
			uc_rx_pack_init(&temp_pack);
 8004b7e:	4813      	ldr	r0, [pc, #76]	; (8004bcc <gimbal_rc_mode_selection+0xfc>)
 8004b80:	f003 fb68 	bl	8008254 <uc_rx_pack_init>

		if(act_mode == GIMBAL_FOLLOW){
 8004b84:	7bbb      	ldrb	r3, [r7, #14]
 8004b86:	2b01      	cmp	r3, #1
 8004b88:	d102      	bne.n	8004b90 <gimbal_rc_mode_selection+0xc0>
			motor_mode = ENCODE_MODE;
 8004b8a:	2301      	movs	r3, #1
 8004b8c:	737b      	strb	r3, [r7, #13]
 8004b8e:	e00a      	b.n	8004ba6 <gimbal_rc_mode_selection+0xd6>
#ifdef MODE_DEBUG
			/* LD indicator, For debug purposes only */
#endif
		}
		else if(act_mode == GIMBAL_CENTER){
 8004b90:	7bbb      	ldrb	r3, [r7, #14]
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d102      	bne.n	8004b9c <gimbal_rc_mode_selection+0xcc>
			motor_mode = GYRO_MODE;
 8004b96:	2300      	movs	r3, #0
 8004b98:	737b      	strb	r3, [r7, #13]
 8004b9a:	e004      	b.n	8004ba6 <gimbal_rc_mode_selection+0xd6>
#ifdef MODE_DEBUG
			/* LD indicator, For debug purposes only */
#endif
		}
		else if(act_mode == SELF_GYRO){
 8004b9c:	7bbb      	ldrb	r3, [r7, #14]
 8004b9e:	2b02      	cmp	r3, #2
 8004ba0:	d101      	bne.n	8004ba6 <gimbal_rc_mode_selection+0xd6>
			motor_mode = GYRO_MODE;
 8004ba2:	2300      	movs	r3, #0
 8004ba4:	737b      	strb	r3, [r7, #13]
#endif
		}
	}

	/* set modes */
	gimbal_set_mode(gbal, board_mode);
 8004ba6:	7bfb      	ldrb	r3, [r7, #15]
 8004ba8:	4619      	mov	r1, r3
 8004baa:	6878      	ldr	r0, [r7, #4]
 8004bac:	f7ff fad8 	bl	8004160 <gimbal_set_mode>
	gimbal_set_act_mode(gbal, act_mode);// act mode only works when debuging with rc
 8004bb0:	7bbb      	ldrb	r3, [r7, #14]
 8004bb2:	4619      	mov	r1, r3
 8004bb4:	6878      	ldr	r0, [r7, #4]
 8004bb6:	f7ff fae3 	bl	8004180 <gimbal_set_act_mode>
	gimbal_set_motor_mode(gbal, motor_mode);
 8004bba:	7b7b      	ldrb	r3, [r7, #13]
 8004bbc:	4619      	mov	r1, r3
 8004bbe:	6878      	ldr	r0, [r7, #4]
 8004bc0:	f7ff faf2 	bl	80041a8 <gimbal_set_motor_mode>
}
 8004bc4:	bf00      	nop
 8004bc6:	3710      	adds	r7, #16
 8004bc8:	46bd      	mov	sp, r7
 8004bca:	bd80      	pop	{r7, pc}
 8004bcc:	2000d61c 	.word	0x2000d61c

08004bd0 <gimbal_update_autoaim_rel_angle>:

/******************************** For Comms Above **************************************/
/******************************** For Auto Aiming Below ********************************/
static void gimbal_update_autoaim_rel_angle(Gimbal_t *gbal, RemoteControl_t *rc_hdlr, UC_Recv_Pack_t *pack){
 8004bd0:	b580      	push	{r7, lr}
 8004bd2:	b088      	sub	sp, #32
 8004bd4:	af00      	add	r7, sp, #0
 8004bd6:	60f8      	str	r0, [r7, #12]
 8004bd8:	60b9      	str	r1, [r7, #8]
 8004bda:	607a      	str	r2, [r7, #4]
	float cur_yaw_target = 0.0;
 8004bdc:	f04f 0300 	mov.w	r3, #0
 8004be0:	61fb      	str	r3, [r7, #28]
	float cur_pitch_target = 0.0;
 8004be2:	f04f 0300 	mov.w	r3, #0
 8004be6:	61bb      	str	r3, [r7, #24]
	float delta_yaw= 0.0;
 8004be8:	f04f 0300 	mov.w	r3, #0
 8004bec:	617b      	str	r3, [r7, #20]
	float delta_pitch = 0.0;
 8004bee:	f04f 0300 	mov.w	r3, #0
 8004bf2:	613b      	str	r3, [r7, #16]

	if(rc_hdlr->control_mode == PC_MODE){
 8004bf4:	68bb      	ldr	r3, [r7, #8]
 8004bf6:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 8004bfa:	2b01      	cmp	r3, #1
 8004bfc:	d141      	bne.n	8004c82 <gimbal_update_autoaim_rel_angle+0xb2>
		/* filter applied here, TODO may add kalman filter here, depends on data input */
		pack->delta_yaw = ewma_filter(&gbal->ewma_f_aim_yaw, pack->delta_yaw);
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	f603 226c 	addw	r2, r3, #2668	; 0xa6c
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	edd3 7a01 	vldr	s15, [r3, #4]
 8004c0a:	eeb0 0a67 	vmov.f32	s0, s15
 8004c0e:	4610      	mov	r0, r2
 8004c10:	f7fe fa34 	bl	800307c <ewma_filter>
 8004c14:	eef0 7a40 	vmov.f32	s15, s0
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	edc3 7a01 	vstr	s15, [r3, #4]
//		pack->yaw_data = sliding_window_mean_filter(&gbal->swm_f_aim_yaw, pack->yaw_data);
		delta_yaw = in_out_map(pack->delta_yaw, -180.0, 180.0, -PI,PI);// 1000 -> 2*pi, old value +-30*PI
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	edd3 7a01 	vldr	s15, [r3, #4]
 8004c24:	ed9f 2a4a 	vldr	s4, [pc, #296]	; 8004d50 <gimbal_update_autoaim_rel_angle+0x180>
 8004c28:	eddf 1a4a 	vldr	s3, [pc, #296]	; 8004d54 <gimbal_update_autoaim_rel_angle+0x184>
 8004c2c:	ed9f 1a4a 	vldr	s2, [pc, #296]	; 8004d58 <gimbal_update_autoaim_rel_angle+0x188>
 8004c30:	eddf 0a4a 	vldr	s1, [pc, #296]	; 8004d5c <gimbal_update_autoaim_rel_angle+0x18c>
 8004c34:	eeb0 0a67 	vmov.f32	s0, s15
 8004c38:	f7fe f96d 	bl	8002f16 <in_out_map>
 8004c3c:	ed87 0a05 	vstr	s0, [r7, #20]
		pack->delta_pitch = ewma_filter(&gbal->ewma_f_aim_pitch, pack->delta_pitch);
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	f603 2278 	addw	r2, r3, #2680	; 0xa78
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	edd3 7a02 	vldr	s15, [r3, #8]
 8004c4c:	eeb0 0a67 	vmov.f32	s0, s15
 8004c50:	4610      	mov	r0, r2
 8004c52:	f7fe fa13 	bl	800307c <ewma_filter>
 8004c56:	eef0 7a40 	vmov.f32	s15, s0
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	edc3 7a02 	vstr	s15, [r3, #8]
//		pack->pitch_data = sliding_window_mean_filter(&gbal->swm_f_aim_pitch, pack->yaw_data);
		delta_pitch = in_out_map(pack->delta_pitch, -180.0, 180.0, -PI,PI);// 1000 -> 2*pi, old value +-30*PI
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	edd3 7a02 	vldr	s15, [r3, #8]
 8004c66:	ed9f 2a3a 	vldr	s4, [pc, #232]	; 8004d50 <gimbal_update_autoaim_rel_angle+0x180>
 8004c6a:	eddf 1a3a 	vldr	s3, [pc, #232]	; 8004d54 <gimbal_update_autoaim_rel_angle+0x184>
 8004c6e:	ed9f 1a3a 	vldr	s2, [pc, #232]	; 8004d58 <gimbal_update_autoaim_rel_angle+0x188>
 8004c72:	eddf 0a3a 	vldr	s1, [pc, #232]	; 8004d5c <gimbal_update_autoaim_rel_angle+0x18c>
 8004c76:	eeb0 0a67 	vmov.f32	s0, s15
 8004c7a:	f7fe f94c 	bl	8002f16 <in_out_map>
 8004c7e:	ed87 0a04 	vstr	s0, [r7, #16]
	}
	/* get the latest angle position of pitch and yaw motor */
	gimbal_get_ecd_fb_data(&gimbal,
 8004c82:	4a37      	ldr	r2, [pc, #220]	; (8004d60 <gimbal_update_autoaim_rel_angle+0x190>)
 8004c84:	4937      	ldr	r1, [pc, #220]	; (8004d64 <gimbal_update_autoaim_rel_angle+0x194>)
 8004c86:	4838      	ldr	r0, [pc, #224]	; (8004d68 <gimbal_update_autoaim_rel_angle+0x198>)
 8004c88:	f7ff fcf4 	bl	8004674 <gimbal_get_ecd_fb_data>
						   &(motor_data[yaw_id].motor_feedback),
						   &(motor_data[pitch_id].motor_feedback));
	/* NOTE: Even if the target was beyond pi, the motor still tracked the same dir bc of spd loop and phase delay,
	 * and right about next time, the feedback of motor would be changed from pi to -pi(or inverse), which will
	 * also update the target into right scale of angle */
	if(gbal->gimbal_motor_mode == GYRO_MODE){
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	f893 3ac0 	ldrb.w	r3, [r3, #2752]	; 0xac0
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d112      	bne.n	8004cbc <gimbal_update_autoaim_rel_angle+0xec>
		cur_yaw_target = gbal->yaw_cur_abs_angle - delta_yaw; // only yaw use abs values
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	ed93 7a05 	vldr	s14, [r3, #20]
 8004c9c:	edd7 7a05 	vldr	s15, [r7, #20]
 8004ca0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004ca4:	edc7 7a07 	vstr	s15, [r7, #28]
		cur_pitch_target = gbal->pitch_cur_rel_angle + delta_pitch;
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8004cae:	ed97 7a04 	vldr	s14, [r7, #16]
 8004cb2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004cb6:	edc7 7a06 	vstr	s15, [r7, #24]
 8004cba:	e011      	b.n	8004ce0 <gimbal_update_autoaim_rel_angle+0x110>
	}
	else{
		cur_yaw_target = gbal->yaw_cur_rel_angle - delta_yaw;
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	ed93 7a06 	vldr	s14, [r3, #24]
 8004cc2:	edd7 7a05 	vldr	s15, [r7, #20]
 8004cc6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004cca:	edc7 7a07 	vstr	s15, [r7, #28]
		cur_pitch_target = gbal->pitch_cur_rel_angle + delta_pitch;
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8004cd4:	ed97 7a04 	vldr	s14, [r7, #16]
 8004cd8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004cdc:	edc7 7a06 	vstr	s15, [r7, #24]
	}
	/* avoid small noise to spin the yaw */
	if(fabs(delta_yaw)>= 0.3*DEGREE2RAD)
 8004ce0:	edd7 7a05 	vldr	s15, [r7, #20]
 8004ce4:	eef0 7ae7 	vabs.f32	s15, s15
 8004ce8:	ee17 0a90 	vmov	r0, s15
 8004cec:	f7fb fc2c 	bl	8000548 <__aeabi_f2d>
 8004cf0:	a315      	add	r3, pc, #84	; (adr r3, 8004d48 <gimbal_update_autoaim_rel_angle+0x178>)
 8004cf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cf6:	f7fb ff05 	bl	8000b04 <__aeabi_dcmpge>
 8004cfa:	4603      	mov	r3, r0
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d002      	beq.n	8004d06 <gimbal_update_autoaim_rel_angle+0x136>
		gbal->yaw_tar_angle = cur_yaw_target;
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	69fa      	ldr	r2, [r7, #28]
 8004d04:	611a      	str	r2, [r3, #16]
	if(fabs(delta_pitch)>= 0.3*DEGREE2RAD)
 8004d06:	edd7 7a04 	vldr	s15, [r7, #16]
 8004d0a:	eef0 7ae7 	vabs.f32	s15, s15
 8004d0e:	ee17 0a90 	vmov	r0, s15
 8004d12:	f7fb fc19 	bl	8000548 <__aeabi_f2d>
 8004d16:	a30c      	add	r3, pc, #48	; (adr r3, 8004d48 <gimbal_update_autoaim_rel_angle+0x178>)
 8004d18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d1c:	f7fb fef2 	bl	8000b04 <__aeabi_dcmpge>
 8004d20:	4603      	mov	r3, r0
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d002      	beq.n	8004d2c <gimbal_update_autoaim_rel_angle+0x15c>
		gbal->pitch_tar_angle = cur_pitch_target;
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	69ba      	ldr	r2, [r7, #24]
 8004d2a:	621a      	str	r2, [r3, #32]
	/* independent mode don't allow set yaw angle */
	if(gbal->gimbal_act_mode == INDPET_MODE)
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	f893 3ac1 	ldrb.w	r3, [r3, #2753]	; 0xac1
 8004d32:	2b03      	cmp	r3, #3
 8004d34:	d103      	bne.n	8004d3e <gimbal_update_autoaim_rel_angle+0x16e>
		gbal->yaw_tar_angle = 0;
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	f04f 0200 	mov.w	r2, #0
 8004d3c:	611a      	str	r2, [r3, #16]
}
 8004d3e:	bf00      	nop
 8004d40:	3720      	adds	r7, #32
 8004d42:	46bd      	mov	sp, r7
 8004d44:	bd80      	pop	{r7, pc}
 8004d46:	bf00      	nop
 8004d48:	59999999 	.word	0x59999999
 8004d4c:	3f757255 	.word	0x3f757255
 8004d50:	40490fdb 	.word	0x40490fdb
 8004d54:	c0490fdb 	.word	0xc0490fdb
 8004d58:	43340000 	.word	0x43340000
 8004d5c:	c3340000 	.word	0xc3340000
 8004d60:	200055d4 	.word	0x200055d4
 8004d64:	20005540 	.word	0x20005540
 8004d68:	200047a0 	.word	0x200047a0

08004d6c <gimbal_cmd_exec>:
 * @brief     Execute the cmd set by previous gimbal function. Usually the last called func.
 * @param[in] gbal: main gimbal handler
 * @param[in] mode: DUAL_LOOP_PID_CONTROL/SINGLE_LOOP_PID_CONTROL/GIMBAL_STOP
 * retval 	  None
 */
void gimbal_cmd_exec(Gimbal_t *gbal, uint8_t mode){
 8004d6c:	b580      	push	{r7, lr}
 8004d6e:	b082      	sub	sp, #8
 8004d70:	af00      	add	r7, sp, #0
 8004d72:	6078      	str	r0, [r7, #4]
 8004d74:	460b      	mov	r3, r1
 8004d76:	70fb      	strb	r3, [r7, #3]
	if(mode == DUAL_LOOP_PID_CONTROL)
 8004d78:	78fb      	ldrb	r3, [r7, #3]
 8004d7a:	2b01      	cmp	r3, #1
 8004d7c:	d112      	bne.n	8004da4 <gimbal_cmd_exec+0x38>
	 /* set motor voltage through cascade pid controller */
		  set_motor_can_volt(gimbal.yaw_tar_angle,
 8004d7e:	4b2f      	ldr	r3, [pc, #188]	; (8004e3c <gimbal_cmd_exec+0xd0>)
 8004d80:	edd3 7a04 	vldr	s15, [r3, #16]
 8004d84:	4b2d      	ldr	r3, [pc, #180]	; (8004e3c <gimbal_cmd_exec+0xd0>)
 8004d86:	ed93 7a08 	vldr	s14, [r3, #32]
 8004d8a:	78fa      	ldrb	r2, [r7, #3]
 8004d8c:	4b2b      	ldr	r3, [pc, #172]	; (8004e3c <gimbal_cmd_exec+0xd0>)
 8004d8e:	f893 3ac0 	ldrb.w	r3, [r3, #2752]	; 0xac0
 8004d92:	2100      	movs	r1, #0
 8004d94:	2000      	movs	r0, #0
 8004d96:	eef0 0a47 	vmov.f32	s1, s14
 8004d9a:	eeb0 0a67 	vmov.f32	s0, s15
 8004d9e:	f001 ff5d 	bl	8006c5c <set_motor_can_volt>
	}
	else{
		motor_data[pitch_id].tx_data = 0;
		motor_data[yaw_id].tx_data = 0;
	}
}
 8004da2:	e047      	b.n	8004e34 <gimbal_cmd_exec+0xc8>
	else if(mode == SINGLE_LOOP_PID_CONTROL){ // only spd control
 8004da4:	78fb      	ldrb	r3, [r7, #3]
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d13c      	bne.n	8004e24 <gimbal_cmd_exec+0xb8>
		motor_data[pitch_id].tx_data = pid_single_loop_control(gbal->pitch_tar_spd,
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	f9b3 305a 	ldrsh.w	r3, [r3, #90]	; 0x5a
 8004db0:	ee07 3a90 	vmov	s15, r3
 8004db4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
														motor_data[pitch_id].motor_feedback.rx_rpm);
 8004db8:	4b21      	ldr	r3, [pc, #132]	; (8004e40 <gimbal_cmd_exec+0xd4>)
 8004dba:	f9b3 336e 	ldrsh.w	r3, [r3, #878]	; 0x36e
		motor_data[pitch_id].tx_data = pid_single_loop_control(gbal->pitch_tar_spd,
 8004dbe:	ee07 3a10 	vmov	s14, r3
 8004dc2:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8004dc6:	eef0 0a47 	vmov.f32	s1, s14
 8004dca:	481e      	ldr	r0, [pc, #120]	; (8004e44 <gimbal_cmd_exec+0xd8>)
 8004dcc:	eeb0 0a67 	vmov.f32	s0, s15
 8004dd0:	f7fd ffcc 	bl	8002d6c <pid_single_loop_control>
 8004dd4:	eef0 7a40 	vmov.f32	s15, s0
 8004dd8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004ddc:	ee17 2a90 	vmov	r2, s15
 8004de0:	4b17      	ldr	r3, [pc, #92]	; (8004e40 <gimbal_cmd_exec+0xd4>)
 8004de2:	f8c3 2374 	str.w	r2, [r3, #884]	; 0x374
		motor_data[yaw_id].tx_data = pid_single_loop_control(gbal->yaw_tar_spd,
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	f9b3 3058 	ldrsh.w	r3, [r3, #88]	; 0x58
 8004dec:	ee07 3a90 	vmov	s15, r3
 8004df0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
														motor_data[yaw_id].motor_feedback.rx_rpm);
 8004df4:	4b12      	ldr	r3, [pc, #72]	; (8004e40 <gimbal_cmd_exec+0xd4>)
 8004df6:	f9b3 32da 	ldrsh.w	r3, [r3, #730]	; 0x2da
		motor_data[yaw_id].tx_data = pid_single_loop_control(gbal->yaw_tar_spd,
 8004dfa:	ee07 3a10 	vmov	s14, r3
 8004dfe:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8004e02:	eef0 0a47 	vmov.f32	s1, s14
 8004e06:	4810      	ldr	r0, [pc, #64]	; (8004e48 <gimbal_cmd_exec+0xdc>)
 8004e08:	eeb0 0a67 	vmov.f32	s0, s15
 8004e0c:	f7fd ffae 	bl	8002d6c <pid_single_loop_control>
 8004e10:	eef0 7a40 	vmov.f32	s15, s0
 8004e14:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004e18:	ee17 2a90 	vmov	r2, s15
 8004e1c:	4b08      	ldr	r3, [pc, #32]	; (8004e40 <gimbal_cmd_exec+0xd4>)
 8004e1e:	f8c3 22e0 	str.w	r2, [r3, #736]	; 0x2e0
}
 8004e22:	e007      	b.n	8004e34 <gimbal_cmd_exec+0xc8>
		motor_data[pitch_id].tx_data = 0;
 8004e24:	4b06      	ldr	r3, [pc, #24]	; (8004e40 <gimbal_cmd_exec+0xd4>)
 8004e26:	2200      	movs	r2, #0
 8004e28:	f8c3 2374 	str.w	r2, [r3, #884]	; 0x374
		motor_data[yaw_id].tx_data = 0;
 8004e2c:	4b04      	ldr	r3, [pc, #16]	; (8004e40 <gimbal_cmd_exec+0xd4>)
 8004e2e:	2200      	movs	r2, #0
 8004e30:	f8c3 22e0 	str.w	r2, [r3, #736]	; 0x2e0
}
 8004e34:	bf00      	nop
 8004e36:	3708      	adds	r7, #8
 8004e38:	46bd      	mov	sp, r7
 8004e3a:	bd80      	pop	{r7, pc}
 8004e3c:	200047a0 	.word	0x200047a0
 8004e40:	20005268 	.word	0x20005268
 8004e44:	2000558c 	.word	0x2000558c
 8004e48:	200054f8 	.word	0x200054f8
 8004e4c:	00000000 	.word	0x00000000

08004e50 <Shoot_Task_Func>:
int16_t shoot_counter= 0;
extern TIM_HandleTypeDef htim1;

//FIXME: Once we have referee system, we can limit the motor power
void Shoot_Task_Func(void const * argument)
{
 8004e50:	b580      	push	{r7, lr}
 8004e52:	b084      	sub	sp, #16
 8004e54:	af00      	add	r7, sp, #0
 8004e56:	6078      	str	r0, [r7, #4]
  /* Infinite loop */
  shoot_task_init(&shoot);
 8004e58:	484f      	ldr	r0, [pc, #316]	; (8004f98 <Shoot_Task_Func+0x148>)
 8004e5a:	f000 f8a7 	bl	8004fac <shoot_task_init>

  /* set task exec period */
  TickType_t xLastWakeTime;
  const TickType_t xFrequency = pdMS_TO_TICKS(10); // task exec period 10ms
 8004e5e:	230a      	movs	r3, #10
 8004e60:	60fb      	str	r3, [r7, #12]

  /* init the task ticks */
  xLastWakeTime = xTaskGetTickCount();
 8004e62:	f00b fec7 	bl	8010bf4 <xTaskGetTickCount>
 8004e66:	4603      	mov	r3, r0
 8004e68:	60bb      	str	r3, [r7, #8]
  for(;;)
  {

	  //FIXME: rc debug needed
//	  if(gimbal.gimbal_mode == DEBUG_MODE)
	  shoot_mode_rc_selection(&shoot, &rc);
 8004e6a:	494c      	ldr	r1, [pc, #304]	; (8004f9c <Shoot_Task_Func+0x14c>)
 8004e6c:	484a      	ldr	r0, [pc, #296]	; (8004f98 <Shoot_Task_Func+0x148>)
 8004e6e:	f000 fb6d 	bl	800554c <shoot_mode_rc_selection>

	  /* select lid status */
	  shoot_lid_status_selection(&shoot, &rc);
 8004e72:	494a      	ldr	r1, [pc, #296]	; (8004f9c <Shoot_Task_Func+0x14c>)
 8004e74:	4848      	ldr	r0, [pc, #288]	; (8004f98 <Shoot_Task_Func+0x148>)
 8004e76:	f000 fbb6 	bl	80055e6 <shoot_lid_status_selection>

	  /* get feedback of the magazine motor */
	  shoot_mag_get_rel_angle(&shoot);
 8004e7a:	4847      	ldr	r0, [pc, #284]	; (8004f98 <Shoot_Task_Func+0x148>)
 8004e7c:	f000 fabc 	bl	80053f8 <shoot_mag_get_rel_angle>

	  /* check the magazine status */
	  shoot_detect_mag_status(&shoot);
 8004e80:	4845      	ldr	r0, [pc, #276]	; (8004f98 <Shoot_Task_Func+0x148>)
 8004e82:	f000 fbbd 	bl	8005600 <shoot_detect_mag_status>
	  /********** sentry only begins **********/
//	  if(comm_pack.vision.fire_cmd == 1)
//	  {
	  /********** sentry only ends ***********/
	  	 /* determine if open lid */
	  	 if(shoot.lid_status == OPEN){//if sentry, delete this function
 8004e86:	4b44      	ldr	r3, [pc, #272]	; (8004f98 <Shoot_Task_Func+0x148>)
 8004e88:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8004e8c:	2b01      	cmp	r3, #1
 8004e8e:	d103      	bne.n	8004e98 <Shoot_Task_Func+0x48>
	  		set_servo_value(SERVO_PWM_OPEN_LID);
 8004e90:	2050      	movs	r0, #80	; 0x50
 8004e92:	f000 f9c9 	bl	8005228 <set_servo_value>
 8004e96:	e007      	b.n	8004ea8 <Shoot_Task_Func+0x58>
	  	 }
	  	 else if(shoot.lid_status == CLOSE){
 8004e98:	4b3f      	ldr	r3, [pc, #252]	; (8004f98 <Shoot_Task_Func+0x148>)
 8004e9a:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8004e9e:	2b02      	cmp	r3, #2
 8004ea0:	d102      	bne.n	8004ea8 <Shoot_Task_Func+0x58>
	  	 	set_servo_value(SERVO_PWM_CLOSE_LID);
 8004ea2:	20f5      	movs	r0, #245	; 0xf5
 8004ea4:	f000 f9c0 	bl	8005228 <set_servo_value>
	  	 }

	  	 /* formal shoot task functions begins */
	  	 if(shoot.shoot_act_mode == SHOOT_CEASE){
 8004ea8:	4b3b      	ldr	r3, [pc, #236]	; (8004f98 <Shoot_Task_Func+0x148>)
 8004eaa:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8004eae:	2b03      	cmp	r3, #3
 8004eb0:	d106      	bne.n	8004ec0 <Shoot_Task_Func+0x70>
	  		shoot.mag_turns_counter = 0;//clear magazine turns
 8004eb2:	4b39      	ldr	r3, [pc, #228]	; (8004f98 <Shoot_Task_Func+0x148>)
 8004eb4:	2200      	movs	r2, #0
 8004eb6:	615a      	str	r2, [r3, #20]
	  		shoot_stop(&shoot);
 8004eb8:	4837      	ldr	r0, [pc, #220]	; (8004f98 <Shoot_Task_Func+0x148>)
 8004eba:	f000 f9c7 	bl	800524c <shoot_stop>
 8004ebe:	e05a      	b.n	8004f76 <Shoot_Task_Func+0x126>
//	  		buzzer_stop();
	  	 }
	  	 else if(shoot.shoot_act_mode == SHOOT_RESERVE){
 8004ec0:	4b35      	ldr	r3, [pc, #212]	; (8004f98 <Shoot_Task_Func+0x148>)
 8004ec2:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8004ec6:	2b02      	cmp	r3, #2
 8004ec8:	d125      	bne.n	8004f16 <Shoot_Task_Func+0xc6>
			  /* reserve the magazine motor for a while */
			  //FIXME: didn't consider if the reserve spin also stuck
			  shoot_reserve_flag = 1;
 8004eca:	4b35      	ldr	r3, [pc, #212]	; (8004fa0 <Shoot_Task_Func+0x150>)
 8004ecc:	2201      	movs	r2, #1
 8004ece:	701a      	strb	r2, [r3, #0]
			  while(shoot_reserve_counter<20){//20*100ms = 2s
 8004ed0:	e016      	b.n	8004f00 <Shoot_Task_Func+0xb0>
				  set_mag_motor_angle(&shoot, shoot.mag_cur_angle - 0.3*PI);
 8004ed2:	4b31      	ldr	r3, [pc, #196]	; (8004f98 <Shoot_Task_Func+0x148>)
 8004ed4:	edd3 7a02 	vldr	s15, [r3, #8]
 8004ed8:	ed9f 7a32 	vldr	s14, [pc, #200]	; 8004fa4 <Shoot_Task_Func+0x154>
 8004edc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004ee0:	eeb0 0a67 	vmov.f32	s0, s15
 8004ee4:	482c      	ldr	r0, [pc, #176]	; (8004f98 <Shoot_Task_Func+0x148>)
 8004ee6:	f000 f973 	bl	80051d0 <set_mag_motor_angle>
#ifndef USE_CAN_FRIC
				  set_fric_motor_speed(&shoot, LEVEL_ONE_PWM);
#else
				  set_fric_motor_current(&shoot, LEVEL_ONE_CAN_SPD);
 8004eea:	f640 31b8 	movw	r1, #3000	; 0xbb8
 8004eee:	482a      	ldr	r0, [pc, #168]	; (8004f98 <Shoot_Task_Func+0x148>)
 8004ef0:	f000 f989 	bl	8005206 <set_fric_motor_current>
#endif
				  shoot_execute(&shoot);
 8004ef4:	4828      	ldr	r0, [pc, #160]	; (8004f98 <Shoot_Task_Func+0x148>)
 8004ef6:	f000 fa09 	bl	800530c <shoot_execute>
				  osDelay(1);//release mcu
 8004efa:	2001      	movs	r0, #1
 8004efc:	f00b f995 	bl	801022a <osDelay>
			  while(shoot_reserve_counter<20){//20*100ms = 2s
 8004f00:	4b29      	ldr	r3, [pc, #164]	; (8004fa8 <Shoot_Task_Func+0x158>)
 8004f02:	781b      	ldrb	r3, [r3, #0]
 8004f04:	2b13      	cmp	r3, #19
 8004f06:	d9e4      	bls.n	8004ed2 <Shoot_Task_Func+0x82>
			  }
			  /* reset timer13 flag and counter */
			  shoot_reserve_flag = 0;
 8004f08:	4b25      	ldr	r3, [pc, #148]	; (8004fa0 <Shoot_Task_Func+0x150>)
 8004f0a:	2200      	movs	r2, #0
 8004f0c:	701a      	strb	r2, [r3, #0]
			  shoot_reserve_counter = 0;
 8004f0e:	4b26      	ldr	r3, [pc, #152]	; (8004fa8 <Shoot_Task_Func+0x158>)
 8004f10:	2200      	movs	r2, #0
 8004f12:	701a      	strb	r2, [r3, #0]
 8004f14:	e02f      	b.n	8004f76 <Shoot_Task_Func+0x126>
		  }
	  	  else if(shoot.shoot_act_mode == SHOOT_ONCE){
 8004f16:	4b20      	ldr	r3, [pc, #128]	; (8004f98 <Shoot_Task_Func+0x148>)
 8004f18:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d10a      	bne.n	8004f36 <Shoot_Task_Func+0xe6>
	  		 /* need referee system to determine shooting spd */
	  		  set_mag_motor_angle(&shoot, 0.3*PI);
 8004f20:	ed9f 0a20 	vldr	s0, [pc, #128]	; 8004fa4 <Shoot_Task_Func+0x154>
 8004f24:	481c      	ldr	r0, [pc, #112]	; (8004f98 <Shoot_Task_Func+0x148>)
 8004f26:	f000 f953 	bl	80051d0 <set_mag_motor_angle>
#ifndef USE_CAN_FRIC
	  		  set_fric_motor_speed(&shoot, LEVEL_ONE_PWM);
#else
	  		  set_fric_motor_current(&shoot, LEVEL_ONE_CAN_SPD);
 8004f2a:	f640 31b8 	movw	r1, #3000	; 0xbb8
 8004f2e:	481a      	ldr	r0, [pc, #104]	; (8004f98 <Shoot_Task_Func+0x148>)
 8004f30:	f000 f969 	bl	8005206 <set_fric_motor_current>
 8004f34:	e01f      	b.n	8004f76 <Shoot_Task_Func+0x126>
#endif
		  }
		  else if(shoot.shoot_act_mode == SHOOT_CONT){
 8004f36:	4b18      	ldr	r3, [pc, #96]	; (8004f98 <Shoot_Task_Func+0x148>)
 8004f38:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8004f3c:	2b01      	cmp	r3, #1
 8004f3e:	d11a      	bne.n	8004f76 <Shoot_Task_Func+0x126>
			  if(rc.pc.mouse.right_click.status == PRESSED){
				  /* auto aimming engage */
			  }
			  /* FIXME need referee system to determine shooting spd */
			  set_mag_motor_angle(&shoot, shoot.mag_cur_angle + SHOOT_CONT_MAG_SPEED);//keep spinning
 8004f40:	4b15      	ldr	r3, [pc, #84]	; (8004f98 <Shoot_Task_Func+0x148>)
 8004f42:	689b      	ldr	r3, [r3, #8]
 8004f44:	4618      	mov	r0, r3
 8004f46:	f7fb faff 	bl	8000548 <__aeabi_f2d>
 8004f4a:	a311      	add	r3, pc, #68	; (adr r3, 8004f90 <Shoot_Task_Func+0x140>)
 8004f4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f50:	f7fb f99c 	bl	800028c <__adddf3>
 8004f54:	4602      	mov	r2, r0
 8004f56:	460b      	mov	r3, r1
 8004f58:	4610      	mov	r0, r2
 8004f5a:	4619      	mov	r1, r3
 8004f5c:	f7fb fe24 	bl	8000ba8 <__aeabi_d2f>
 8004f60:	4603      	mov	r3, r0
 8004f62:	ee00 3a10 	vmov	s0, r3
 8004f66:	480c      	ldr	r0, [pc, #48]	; (8004f98 <Shoot_Task_Func+0x148>)
 8004f68:	f000 f932 	bl	80051d0 <set_mag_motor_angle>
#ifndef USE_CAN_FRIC
			  set_fric_motor_speed(&shoot, LEVEL_ONE_PWM);
#else
	  		  set_fric_motor_current(&shoot, LEVEL_ONE_CAN_SPD);
 8004f6c:	f640 31b8 	movw	r1, #3000	; 0xbb8
 8004f70:	4809      	ldr	r0, [pc, #36]	; (8004f98 <Shoot_Task_Func+0x148>)
 8004f72:	f000 f948 	bl	8005206 <set_fric_motor_current>
//		  /* shooting delay, considering if keep shoot*/
//		  shoot_stop(&shoot);
//	  }
	  /********** sentry only ends ***********/

	  shoot_execute(&shoot);
 8004f76:	4808      	ldr	r0, [pc, #32]	; (8004f98 <Shoot_Task_Func+0x148>)
 8004f78:	f000 f9c8 	bl	800530c <shoot_execute>

	  /* delay until wake time */
	  vTaskDelayUntil(&xLastWakeTime, xFrequency);
 8004f7c:	f107 0308 	add.w	r3, r7, #8
 8004f80:	68f9      	ldr	r1, [r7, #12]
 8004f82:	4618      	mov	r0, r3
 8004f84:	f00b fc7a 	bl	801087c <vTaskDelayUntil>
	  shoot_mode_rc_selection(&shoot, &rc);
 8004f88:	e76f      	b.n	8004e6a <Shoot_Task_Func+0x1a>
 8004f8a:	bf00      	nop
 8004f8c:	f3af 8000 	nop.w
 8004f90:	90000000 	.word	0x90000000
 8004f94:	400197c9 	.word	0x400197c9
 8004f98:	2000d64c 	.word	0x2000d64c
 8004f9c:	2000d6c0 	.word	0x2000d6c0
 8004fa0:	200007dc 	.word	0x200007dc
 8004fa4:	3f71463a 	.word	0x3f71463a
 8004fa8:	200007dd 	.word	0x200007dd

08004fac <shoot_task_init>:
/**
  * @brief     shoot task initialization
  * @param[in] shoot main struct
  * @retval    None
  */
void shoot_task_init(Shoot_t *sht){
 8004fac:	b580      	push	{r7, lr}
 8004fae:	b082      	sub	sp, #8
 8004fb0:	af00      	add	r7, sp, #0
 8004fb2:	6078      	str	r0, [r7, #4]
	/* init pid of magazine motor */
	// Note this is only for 2006, the pid params need to fine tune with the actual payload
	motor_init(mag_2006_id, max_out_angle_mag_2006,  max_I_out_angle_mag_2006, max_err_angle_mag_2006, //angular loop
 8004fb4:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 8004fb8:	eddf 4a25 	vldr	s9, [pc, #148]	; 8005050 <shoot_task_init+0xa4>
 8004fbc:	ed9f 4a25 	vldr	s8, [pc, #148]	; 8005054 <shoot_task_init+0xa8>
 8004fc0:	eef0 3a08 	vmov.f32	s7, #8	; 0x40400000  3.0
 8004fc4:	ed9f 3a24 	vldr	s6, [pc, #144]	; 8005058 <shoot_task_init+0xac>
 8004fc8:	eddf 2a24 	vldr	s5, [pc, #144]	; 800505c <shoot_task_init+0xb0>
 8004fcc:	f242 720f 	movw	r2, #9999	; 0x270f
 8004fd0:	ed9f 2a1f 	vldr	s4, [pc, #124]	; 8005050 <shoot_task_init+0xa4>
 8004fd4:	eddf 1a1e 	vldr	s3, [pc, #120]	; 8005050 <shoot_task_init+0xa4>
 8004fd8:	ed9f 1a21 	vldr	s2, [pc, #132]	; 8005060 <shoot_task_init+0xb4>
 8004fdc:	eddf 0a21 	vldr	s1, [pc, #132]	; 8005064 <shoot_task_init+0xb8>
 8004fe0:	ed9f 0a1b 	vldr	s0, [pc, #108]	; 8005050 <shoot_task_init+0xa4>
 8004fe4:	f241 3188 	movw	r1, #5000	; 0x1388
 8004fe8:	2006      	movs	r0, #6
 8004fea:	f001 fdd9 	bl	8006ba0 <motor_init>
//							max_out_spd_mag_3508, max_I_out_spd_mag_3508, max_err_spd_mag_3508, //spd loop
//								kp_spd_mag_3508, ki_spd_mag_3508, kd_spd_mag_3508,
//							kf_spd_mag_3508);//spd ff gain

	/* init friction motors */
	shoot_firc_init(&shoot);
 8004fee:	481e      	ldr	r0, [pc, #120]	; (8005068 <shoot_task_init+0xbc>)
 8004ff0:	f000 f842 	bl	8005078 <shoot_firc_init>
#ifndef USE_CAN_FRIC
	ramp_init(&shoot.fric_left_ramp, (LEVEL_ONE_PWM-MIN_PWM_ON_TIME));
	ramp_init(&shoot.fric_right_ramp, (LEVEL_ONE_PWM-MIN_PWM_ON_TIME));
#else
	ramp_init(&shoot.fric_left_ramp, FRIC_CAN_RAMP_DELAY);
 8004ff4:	2114      	movs	r1, #20
 8004ff6:	481d      	ldr	r0, [pc, #116]	; (800506c <shoot_task_init+0xc0>)
 8004ff8:	f7fd fef3 	bl	8002de2 <ramp_init>
	ramp_init(&shoot.fric_right_ramp, FRIC_CAN_RAMP_DELAY);
 8004ffc:	2114      	movs	r1, #20
 8004ffe:	481c      	ldr	r0, [pc, #112]	; (8005070 <shoot_task_init+0xc4>)
 8005000:	f7fd feef 	bl	8002de2 <ramp_init>
#endif

	/* init servo motor */
	shoot_servo_init();
 8005004:	f000 f8b6 	bl	8005174 <shoot_servo_init>

	/* init parameters */
	shoot_params_init(sht);
 8005008:	6878      	ldr	r0, [r7, #4]
 800500a:	f000 f87f 	bl	800510c <shoot_params_init>

	/* reset feedback value */
	memset(&(sht->mag_fb), 0, sizeof(Motor_Feedback_Data_t));
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	3330      	adds	r3, #48	; 0x30
 8005012:	2208      	movs	r2, #8
 8005014:	2100      	movs	r1, #0
 8005016:	4618      	mov	r0, r3
 8005018:	f00c fdbe 	bl	8011b98 <memset>
	memset(&(sht->left_fric_fb), 0, sizeof(Motor_Feedback_Data_t));
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	3338      	adds	r3, #56	; 0x38
 8005020:	2208      	movs	r2, #8
 8005022:	2100      	movs	r1, #0
 8005024:	4618      	mov	r0, r3
 8005026:	f00c fdb7 	bl	8011b98 <memset>
	memset(&(sht->right_fric_fb), 0, sizeof(Motor_Feedback_Data_t));
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	3340      	adds	r3, #64	; 0x40
 800502e:	2208      	movs	r2, #8
 8005030:	2100      	movs	r1, #0
 8005032:	4618      	mov	r0, r3
 8005034:	f00c fdb0 	bl	8011b98 <memset>

	/* set shoot mode */
	set_shoot_mode(sht, SHOOT_CEASE);
 8005038:	2103      	movs	r1, #3
 800503a:	6878      	ldr	r0, [r7, #4]
 800503c:	f000 f8a8 	bl	8005190 <set_shoot_mode>

	/* set comm packs init target number */
	vision_message.message.vision.target_num = 0;
 8005040:	4b0c      	ldr	r3, [pc, #48]	; (8005074 <shoot_task_init+0xc8>)
 8005042:	2200      	movs	r2, #0
 8005044:	615a      	str	r2, [r3, #20]
}
 8005046:	bf00      	nop
 8005048:	3708      	adds	r7, #8
 800504a:	46bd      	mov	sp, r7
 800504c:	bd80      	pop	{r7, pc}
 800504e:	bf00      	nop
 8005050:	00000000 	.word	0x00000000
 8005054:	3c23d70a 	.word	0x3c23d70a
 8005058:	459c4000 	.word	0x459c4000
 800505c:	43fa0000 	.word	0x43fa0000
 8005060:	447a0000 	.word	0x447a0000
 8005064:	426ec2d4 	.word	0x426ec2d4
 8005068:	2000d64c 	.word	0x2000d64c
 800506c:	2000d694 	.word	0x2000d694
 8005070:	2000d6a8 	.word	0x2000d6a8
 8005074:	2000028c 	.word	0x2000028c

08005078 <shoot_firc_init>:
/**
  * @brief     friction wheel motor init, depends on motors type
  * @param[in] None
  * @retval    None
  */
void shoot_firc_init(Shoot_t *sht){
 8005078:	b580      	push	{r7, lr}
 800507a:	b082      	sub	sp, #8
 800507c:	af00      	add	r7, sp, #0
 800507e:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, MIN_PWM_ON_TIME);
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, MIN_PWM_ON_TIME);
	osDelay(3000);
#else
	/* the pid params need to fine tune with the actual payload */
	motor_init(fric_left_id, max_out_spd_fric,  max_I_out_spd_fric, max_err_spd_fric, kp_spd_fric, ki_spd_fric, kd_spd_fric,
 8005080:	ed9f 5a1f 	vldr	s10, [pc, #124]	; 8005100 <shoot_firc_init+0x88>
 8005084:	eddf 4a1e 	vldr	s9, [pc, #120]	; 8005100 <shoot_firc_init+0x88>
 8005088:	ed9f 4a1d 	vldr	s8, [pc, #116]	; 8005100 <shoot_firc_init+0x88>
 800508c:	eddf 3a1c 	vldr	s7, [pc, #112]	; 8005100 <shoot_firc_init+0x88>
 8005090:	ed9f 3a1b 	vldr	s6, [pc, #108]	; 8005100 <shoot_firc_init+0x88>
 8005094:	eddf 2a1a 	vldr	s5, [pc, #104]	; 8005100 <shoot_firc_init+0x88>
 8005098:	2200      	movs	r2, #0
 800509a:	eeb6 2a00 	vmov.f32	s4, #96	; 0x3f000000  0.5
 800509e:	eef6 1a00 	vmov.f32	s3, #96	; 0x3f000000  0.5
 80050a2:	eeb2 1a04 	vmov.f32	s2, #36	; 0x41200000  10.0
 80050a6:	eddf 0a17 	vldr	s1, [pc, #92]	; 8005104 <shoot_firc_init+0x8c>
 80050aa:	ed9f 0a17 	vldr	s0, [pc, #92]	; 8005108 <shoot_firc_init+0x90>
 80050ae:	f242 7110 	movw	r1, #10000	; 0x2710
 80050b2:	2000      	movs	r0, #0
 80050b4:	f001 fd74 	bl	8006ba0 <motor_init>
							 0, 0, 0, 0, 0, 0,//no second loop
							 0);//spd ff gain
	motor_init(fric_right_id, max_out_spd_fric,  max_I_out_spd_fric, max_err_spd_fric, kp_spd_fric, ki_spd_fric, kd_spd_fric,
 80050b8:	ed9f 5a11 	vldr	s10, [pc, #68]	; 8005100 <shoot_firc_init+0x88>
 80050bc:	eddf 4a10 	vldr	s9, [pc, #64]	; 8005100 <shoot_firc_init+0x88>
 80050c0:	ed9f 4a0f 	vldr	s8, [pc, #60]	; 8005100 <shoot_firc_init+0x88>
 80050c4:	eddf 3a0e 	vldr	s7, [pc, #56]	; 8005100 <shoot_firc_init+0x88>
 80050c8:	ed9f 3a0d 	vldr	s6, [pc, #52]	; 8005100 <shoot_firc_init+0x88>
 80050cc:	eddf 2a0c 	vldr	s5, [pc, #48]	; 8005100 <shoot_firc_init+0x88>
 80050d0:	2200      	movs	r2, #0
 80050d2:	eeb6 2a00 	vmov.f32	s4, #96	; 0x3f000000  0.5
 80050d6:	eef6 1a00 	vmov.f32	s3, #96	; 0x3f000000  0.5
 80050da:	eeb2 1a04 	vmov.f32	s2, #36	; 0x41200000  10.0
 80050de:	eddf 0a09 	vldr	s1, [pc, #36]	; 8005104 <shoot_firc_init+0x8c>
 80050e2:	ed9f 0a09 	vldr	s0, [pc, #36]	; 8005108 <shoot_firc_init+0x90>
 80050e6:	f242 7110 	movw	r1, #10000	; 0x2710
 80050ea:	2001      	movs	r0, #1
 80050ec:	f001 fd58 	bl	8006ba0 <motor_init>
							 0, 0, 0, 0, 0, 0,//no second loop
							 0);//spd ff gain
	set_fric_motor_current(sht, 0);
 80050f0:	2100      	movs	r1, #0
 80050f2:	6878      	ldr	r0, [r7, #4]
 80050f4:	f000 f887 	bl	8005206 <set_fric_motor_current>
#endif
}
 80050f8:	bf00      	nop
 80050fa:	3708      	adds	r7, #8
 80050fc:	46bd      	mov	sp, r7
 80050fe:	bd80      	pop	{r7, pc}
 8005100:	00000000 	.word	0x00000000
 8005104:	459c4000 	.word	0x459c4000
 8005108:	43fa0000 	.word	0x43fa0000

0800510c <shoot_params_init>:

void shoot_params_init(Shoot_t *sht){
 800510c:	b480      	push	{r7}
 800510e:	b083      	sub	sp, #12
 8005110:	af00      	add	r7, sp, #0
 8005112:	6078      	str	r0, [r7, #4]
	sht->mag_cur_angle = 0;
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	f04f 0200 	mov.w	r2, #0
 800511a:	609a      	str	r2, [r3, #8]
	sht->mag_tar_angle = 0;
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	f04f 0200 	mov.w	r2, #0
 8005122:	605a      	str	r2, [r3, #4]
	sht->mag_pre_ecd_angle = 0;
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	f04f 0200 	mov.w	r2, #0
 800512a:	60da      	str	r2, [r3, #12]
	sht->mag_tar_spd   = 0;
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	f04f 0200 	mov.w	r2, #0
 8005132:	601a      	str	r2, [r3, #0]
#ifndef USE_CAN_FRIC
	sht->fric_tar_spd = MIN_PWM_ON_TIME;
#else
	sht->fric_can_tar_spd = 0;
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	2200      	movs	r2, #0
 8005138:	625a      	str	r2, [r3, #36]	; 0x24
#endif
	sht->mag_turns_counter = 0;
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	2200      	movs	r2, #0
 800513e:	615a      	str	r2, [r3, #20]
	sht->mag_center_offset = 0;
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	2200      	movs	r2, #0
 8005144:	821a      	strh	r2, [r3, #16]
	sht->prev_angle_reset = 1;
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	2201      	movs	r2, #1
 800514a:	769a      	strb	r2, [r3, #26]
	sht->fric_engage_flag = 0;
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	2200      	movs	r2, #0
 8005150:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	sht->fric_left_cur_spd = 0;
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	2200      	movs	r2, #0
 8005158:	841a      	strh	r2, [r3, #32]
	sht->fric_right_cur_spd = 0;
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	2200      	movs	r2, #0
 800515e:	845a      	strh	r2, [r3, #34]	; 0x22
	sht->fric_counter = 0;
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	2200      	movs	r2, #0
 8005164:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8005166:	bf00      	nop
 8005168:	370c      	adds	r7, #12
 800516a:	46bd      	mov	sp, r7
 800516c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005170:	4770      	bx	lr
	...

08005174 <shoot_servo_init>:

void shoot_servo_init(void){
 8005174:	b580      	push	{r7, lr}
 8005176:	af00      	add	r7, sp, #0
	/* Start PWM */
	HAL_TIM_PWM_Start(&htim8,TIM_CHANNEL_2);
 8005178:	2104      	movs	r1, #4
 800517a:	4804      	ldr	r0, [pc, #16]	; (800518c <shoot_servo_init+0x18>)
 800517c:	f009 f808 	bl	800e190 <HAL_TIM_PWM_Start>

	/* adjust to zero degree */
	__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_2, SERVO_PWM_STOP_LID);
 8005180:	4b02      	ldr	r3, [pc, #8]	; (800518c <shoot_servo_init+0x18>)
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	2232      	movs	r2, #50	; 0x32
 8005186:	639a      	str	r2, [r3, #56]	; 0x38
}
 8005188:	bf00      	nop
 800518a:	bd80      	pop	{r7, pc}
 800518c:	2000d994 	.word	0x2000d994

08005190 <set_shoot_mode>:
  * @brief     set the shoot action mode
  * @param[in] main struct of shoot task
  * @param[in] mode: shoot act mode
  * @retval    None
  */
void set_shoot_mode(Shoot_t *sht, ShootActMode_t mode){
 8005190:	b480      	push	{r7}
 8005192:	b083      	sub	sp, #12
 8005194:	af00      	add	r7, sp, #0
 8005196:	6078      	str	r0, [r7, #4]
 8005198:	460b      	mov	r3, r1
 800519a:	70fb      	strb	r3, [r7, #3]
	sht->shoot_act_mode = mode;
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	78fa      	ldrb	r2, [r7, #3]
 80051a0:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
}
 80051a4:	bf00      	nop
 80051a6:	370c      	adds	r7, #12
 80051a8:	46bd      	mov	sp, r7
 80051aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ae:	4770      	bx	lr

080051b0 <set_lid_status>:

void set_lid_status(Shoot_t *sht, ShootLidStatus_t status){
 80051b0:	b480      	push	{r7}
 80051b2:	b083      	sub	sp, #12
 80051b4:	af00      	add	r7, sp, #0
 80051b6:	6078      	str	r0, [r7, #4]
 80051b8:	460b      	mov	r3, r1
 80051ba:	70fb      	strb	r3, [r7, #3]
	sht->lid_status = status;
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	78fa      	ldrb	r2, [r7, #3]
 80051c0:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
}
 80051c4:	bf00      	nop
 80051c6:	370c      	adds	r7, #12
 80051c8:	46bd      	mov	sp, r7
 80051ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ce:	4770      	bx	lr

080051d0 <set_mag_motor_angle>:
void set_mag_motor_speed(Shoot_t *sht, float spd){
	sht->mag_tar_spd = spd;
}


void set_mag_motor_angle(Shoot_t *sht, float tar_angle){//-pi, pi
 80051d0:	b480      	push	{r7}
 80051d2:	b083      	sub	sp, #12
 80051d4:	af00      	add	r7, sp, #0
 80051d6:	6078      	str	r0, [r7, #4]
 80051d8:	ed87 0a00 	vstr	s0, [r7]
	if(sht->shoot_act_mode == SHOOT_ONCE){
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d103      	bne.n	80051ee <set_mag_motor_angle+0x1e>
		/* for once, the input target is a rel angle of current shaft */
		sht->mag_tar_angle = tar_angle;
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	683a      	ldr	r2, [r7, #0]
 80051ea:	605a      	str	r2, [r3, #4]
	else{
		/* for burst shooting, just set the input target */
		sht->mag_tar_angle = tar_angle; // (-pi, pi)
		sht->mag_turns_counter = 0;
	}
}
 80051ec:	e005      	b.n	80051fa <set_mag_motor_angle+0x2a>
		sht->mag_tar_angle = tar_angle; // (-pi, pi)
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	683a      	ldr	r2, [r7, #0]
 80051f2:	605a      	str	r2, [r3, #4]
		sht->mag_turns_counter = 0;
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	2200      	movs	r2, #0
 80051f8:	615a      	str	r2, [r3, #20]
}
 80051fa:	bf00      	nop
 80051fc:	370c      	adds	r7, #12
 80051fe:	46bd      	mov	sp, r7
 8005200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005204:	4770      	bx	lr

08005206 <set_fric_motor_current>:

void set_fric_motor_speed(Shoot_t *sht, int16_t spd){
	sht->fric_tar_spd = spd;
}

void set_fric_motor_current(Shoot_t *sht, int16_t spd){
 8005206:	b480      	push	{r7}
 8005208:	b083      	sub	sp, #12
 800520a:	af00      	add	r7, sp, #0
 800520c:	6078      	str	r0, [r7, #4]
 800520e:	460b      	mov	r3, r1
 8005210:	807b      	strh	r3, [r7, #2]
	sht->fric_can_tar_spd = spd;
 8005212:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	625a      	str	r2, [r3, #36]	; 0x24
}
 800521a:	bf00      	nop
 800521c:	370c      	adds	r7, #12
 800521e:	46bd      	mov	sp, r7
 8005220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005224:	4770      	bx	lr
	...

08005228 <set_servo_value>:

void set_servo_value(uint16_t pwm_value){
 8005228:	b480      	push	{r7}
 800522a:	b083      	sub	sp, #12
 800522c:	af00      	add	r7, sp, #0
 800522e:	4603      	mov	r3, r0
 8005230:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_2, pwm_value);
 8005232:	4b05      	ldr	r3, [pc, #20]	; (8005248 <set_servo_value+0x20>)
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	88fa      	ldrh	r2, [r7, #6]
 8005238:	639a      	str	r2, [r3, #56]	; 0x38
}
 800523a:	bf00      	nop
 800523c:	370c      	adds	r7, #12
 800523e:	46bd      	mov	sp, r7
 8005240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005244:	4770      	bx	lr
 8005246:	bf00      	nop
 8005248:	2000d994 	.word	0x2000d994

0800524c <shoot_stop>:
/**
  * @brief     shoot cease fire
  * @param[in] shoot main struct
  * @retval    None
  */
void shoot_stop(Shoot_t *sht){
 800524c:	b580      	push	{r7, lr}
 800524e:	b082      	sub	sp, #8
 8005250:	af00      	add	r7, sp, #0
 8005252:	6078      	str	r0, [r7, #4]

	/* stop magazine motor first */
	set_mag_motor_angle(sht, 0);
 8005254:	ed9f 0a11 	vldr	s0, [pc, #68]	; 800529c <shoot_stop+0x50>
 8005258:	6878      	ldr	r0, [r7, #4]
 800525a:	f7ff ffb9 	bl	80051d0 <set_mag_motor_angle>
	sht->mag_cur_angle = 0;//ensure the err is 0
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	f04f 0200 	mov.w	r2, #0
 8005264:	609a      	str	r2, [r3, #8]
	sht->fric_right_ramp.count = 0;
	sht->fric_engage_flag = 0;
	sht->fric_left_cur_spd = 0;
	sht->fric_right_cur_spd = 0;
#else
	set_fric_motor_current(sht, 0);
 8005266:	2100      	movs	r1, #0
 8005268:	6878      	ldr	r0, [r7, #4]
 800526a:	f7ff ffcc 	bl	8005206 <set_fric_motor_current>
	sht->fric_engage_flag = 0;
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	2200      	movs	r2, #0
 8005272:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	sht->fric_left_ramp.count = 0;
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	2200      	movs	r2, #0
 800527a:	649a      	str	r2, [r3, #72]	; 0x48
	sht->fric_right_ramp.count = 0;
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	2200      	movs	r2, #0
 8005280:	65da      	str	r2, [r3, #92]	; 0x5c
	sht->fric_left_cur_spd = 0;
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	2200      	movs	r2, #0
 8005286:	841a      	strh	r2, [r3, #32]
	sht->fric_right_cur_spd = 0;
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	2200      	movs	r2, #0
 800528c:	845a      	strh	r2, [r3, #34]	; 0x22
	sht->fric_counter = 0;
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	2200      	movs	r2, #0
 8005292:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
}
 8005294:	bf00      	nop
 8005296:	3708      	adds	r7, #8
 8005298:	46bd      	mov	sp, r7
 800529a:	bd80      	pop	{r7, pc}
 800529c:	00000000 	.word	0x00000000

080052a0 <shoot_fric_can_engagement>:
  * @brief     friction engage functions, for can-based motor
  * @param[in] shoot main struct
  * @param[in] target can torque current -> rpm / speed
  * @retval    None
  */
void shoot_fric_can_engagement(Shoot_t *sht, uint16_t target_can){
 80052a0:	b580      	push	{r7, lr}
 80052a2:	b084      	sub	sp, #16
 80052a4:	af02      	add	r7, sp, #8
 80052a6:	6078      	str	r0, [r7, #4]
 80052a8:	460b      	mov	r3, r1
 80052aa:	807b      	strh	r3, [r7, #2]
	/* obtain motor feedback for determining the current rpm */
	shoot_fric_get_feedback(sht);
 80052ac:	6878      	ldr	r0, [r7, #4]
 80052ae:	f000 f877 	bl	80053a0 <shoot_fric_get_feedback>
	sht->fric_left_cur_spd = sht->left_fric_fb.rx_rpm;
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	f9b3 303a 	ldrsh.w	r3, [r3, #58]	; 0x3a
 80052b8:	b29a      	uxth	r2, r3
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	841a      	strh	r2, [r3, #32]
	sht->fric_right_cur_spd = sht->right_fric_fb.rx_rpm;
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	f9b3 3042 	ldrsh.w	r3, [r3, #66]	; 0x42
 80052c4:	b29a      	uxth	r2, r3
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	845a      	strh	r2, [r3, #34]	; 0x22

	if(sht->fric_engage_flag == 0){
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d108      	bne.n	80052e6 <shoot_fric_can_engagement+0x46>
		/* engage fric wheel using ramp funcion */
//		  sht->fric_can_tar_spd  = ramp_calculate(&shoot.fric_left_ramp)  * target_can;
//		  sht->fric_can_tar_spd  = ramp_calculate(&shoot.fric_right_ramp) * target_can;
		/* engage fric wheel without ramp funcion */
		  sht->fric_can_tar_spd = target_can;
 80052d4:	887a      	ldrh	r2, [r7, #2]
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	625a      	str	r2, [r3, #36]	; 0x24
		  sht->fric_counter++; // delay counter, when counter reaches given value then engage mag
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052de:	1c5a      	adds	r2, r3, #1
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	62da      	str	r2, [r3, #44]	; 0x2c
 80052e4:	e002      	b.n	80052ec <shoot_fric_can_engagement+0x4c>
		  	  	  	  	  	   // delay time = fric_counter * ABStaskdelay
		}
	else{
		sht->fric_can_tar_spd = target_can;
 80052e6:	887a      	ldrh	r2, [r7, #2]
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	625a      	str	r2, [r3, #36]	; 0x24
	}
	/* update send value of CAN */
	set_motor_can_current(-sht->fric_can_tar_spd, // left  fric
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052f0:	4258      	negs	r0, r3
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80052f6:	2300      	movs	r3, #0
 80052f8:	9300      	str	r3, [sp, #0]
 80052fa:	2300      	movs	r3, #0
 80052fc:	2200      	movs	r2, #0
 80052fe:	f001 fde1 	bl	8006ec4 <set_motor_can_current>
						  sht->fric_can_tar_spd,// right fric
						  0,
						  0,
						  SINGLE_LOOP_PID_CONTROL);

}
 8005302:	bf00      	nop
 8005304:	3708      	adds	r7, #8
 8005306:	46bd      	mov	sp, r7
 8005308:	bd80      	pop	{r7, pc}
	...

0800530c <shoot_execute>:
  * @brief     shoot main execute function
  * 			call this to engage fire process
  * @param[in] shoot main struct
  * @retval    None
  */
void shoot_execute(Shoot_t *sht){
 800530c:	b580      	push	{r7, lr}
 800530e:	b084      	sub	sp, #16
 8005310:	af02      	add	r7, sp, #8
 8005312:	6078      	str	r0, [r7, #4]
	}
    else
    	shoot_fric_pwm_engagement(sht, sht->fric_tar_spd);
#else
	/* try single loop first, not considering single shoot using angle loop */
	if(sht->shoot_act_mode == SHOOT_CEASE || sht->shoot_act_mode == SHOOT_RESERVE){
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 800531a:	2b03      	cmp	r3, #3
 800531c:	d004      	beq.n	8005328 <shoot_execute+0x1c>
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8005324:	2b02      	cmp	r3, #2
 8005326:	d10b      	bne.n	8005340 <shoot_execute+0x34>
		set_motor_can_current(sht->fric_can_tar_spd, // left  fric
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	6a58      	ldr	r0, [r3, #36]	; 0x24
							  -sht->fric_can_tar_spd,// right fric
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
		set_motor_can_current(sht->fric_can_tar_spd, // left  fric
 8005330:	4259      	negs	r1, r3
 8005332:	2300      	movs	r3, #0
 8005334:	9300      	str	r3, [sp, #0]
 8005336:	2300      	movs	r3, #0
 8005338:	2200      	movs	r2, #0
 800533a:	f001 fdc3 	bl	8006ec4 <set_motor_can_current>
 800533e:	e013      	b.n	8005368 <shoot_execute+0x5c>
							  0,
							  0,
							  SINGLE_LOOP_PID_CONTROL);
	}else{
		shoot_fric_can_engagement(sht, sht->fric_can_tar_spd);//
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005344:	b29b      	uxth	r3, r3
 8005346:	4619      	mov	r1, r3
 8005348:	6878      	ldr	r0, [r7, #4]
 800534a:	f7ff ffa9 	bl	80052a0 <shoot_fric_can_engagement>
		if(sht->fric_engage_flag == 0 && sht->fric_counter >=FRIC_CAN_RAMP_DELAY){
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005354:	2b00      	cmp	r3, #0
 8005356:	d107      	bne.n	8005368 <shoot_execute+0x5c>
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800535c:	2b13      	cmp	r3, #19
 800535e:	d903      	bls.n	8005368 <shoot_execute+0x5c>
//			osDelay(500);
			sht->fric_engage_flag = 1;
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	2201      	movs	r2, #1
 8005364:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		}
	}
#endif
	/* activate magazine later */
	if(sht->shoot_act_mode == SHOOT_CEASE || sht->shoot_act_mode == SHOOT_RESERVE)
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 800536e:	2b03      	cmp	r3, #3
 8005370:	d004      	beq.n	800537c <shoot_execute+0x70>
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8005378:	2b02      	cmp	r3, #2
 800537a:	d103      	bne.n	8005384 <shoot_execute+0x78>
		shoot_mag_dual_loop_control(&shoot);
 800537c:	4807      	ldr	r0, [pc, #28]	; (800539c <shoot_execute+0x90>)
 800537e:	f000 f8b7 	bl	80054f0 <shoot_mag_dual_loop_control>
	else if(sht->fric_engage_flag == 1) // frictions are engaged
		shoot_mag_dual_loop_control(&shoot);
}
 8005382:	e007      	b.n	8005394 <shoot_execute+0x88>
	else if(sht->fric_engage_flag == 1) // frictions are engaged
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800538a:	2b01      	cmp	r3, #1
 800538c:	d102      	bne.n	8005394 <shoot_execute+0x88>
		shoot_mag_dual_loop_control(&shoot);
 800538e:	4803      	ldr	r0, [pc, #12]	; (800539c <shoot_execute+0x90>)
 8005390:	f000 f8ae 	bl	80054f0 <shoot_mag_dual_loop_control>
}
 8005394:	bf00      	nop
 8005396:	3708      	adds	r7, #8
 8005398:	46bd      	mov	sp, r7
 800539a:	bd80      	pop	{r7, pc}
 800539c:	2000d64c 	.word	0x2000d64c

080053a0 <shoot_fric_get_feedback>:
/**
  * @brief     shoot mode selection based on
  * @param[in] shoot main struct
  * @retval    None
  */
void shoot_fric_get_feedback(Shoot_t *sht){
 80053a0:	b580      	push	{r7, lr}
 80053a2:	b082      	sub	sp, #8
 80053a4:	af00      	add	r7, sp, #0
 80053a6:	6078      	str	r0, [r7, #4]
	memcpy(&(sht->left_fric_fb), &motor_data[fric_left_id].motor_feedback, sizeof(Motor_Feedback_Data_t));
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	3338      	adds	r3, #56	; 0x38
 80053ac:	2208      	movs	r2, #8
 80053ae:	4907      	ldr	r1, [pc, #28]	; (80053cc <shoot_fric_get_feedback+0x2c>)
 80053b0:	4618      	mov	r0, r3
 80053b2:	f00c fbe3 	bl	8011b7c <memcpy>
	memcpy(&(sht->right_fric_fb), &motor_data[fric_right_id].motor_feedback, sizeof(Motor_Feedback_Data_t));
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	3340      	adds	r3, #64	; 0x40
 80053ba:	2208      	movs	r2, #8
 80053bc:	4904      	ldr	r1, [pc, #16]	; (80053d0 <shoot_fric_get_feedback+0x30>)
 80053be:	4618      	mov	r0, r3
 80053c0:	f00c fbdc 	bl	8011b7c <memcpy>

}
 80053c4:	bf00      	nop
 80053c6:	3708      	adds	r7, #8
 80053c8:	46bd      	mov	sp, r7
 80053ca:	bd80      	pop	{r7, pc}
 80053cc:	200052f0 	.word	0x200052f0
 80053d0:	20005384 	.word	0x20005384

080053d4 <shoot_mag_get_feedback>:
/**
  * @brief     shoot mode selection based on
  * @param[in] shoot main struct
  * @retval    None
  */
void shoot_mag_get_feedback(Shoot_t *sht){
 80053d4:	b580      	push	{r7, lr}
 80053d6:	b082      	sub	sp, #8
 80053d8:	af00      	add	r7, sp, #0
 80053da:	6078      	str	r0, [r7, #4]
	memcpy(&(sht->mag_fb), &motor_data[mag_2006_id].motor_feedback, sizeof(Motor_Feedback_Data_t));
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	3330      	adds	r3, #48	; 0x30
 80053e0:	2208      	movs	r2, #8
 80053e2:	4904      	ldr	r1, [pc, #16]	; (80053f4 <shoot_mag_get_feedback+0x20>)
 80053e4:	4618      	mov	r0, r3
 80053e6:	f00c fbc9 	bl	8011b7c <memcpy>
}
 80053ea:	bf00      	nop
 80053ec:	3708      	adds	r7, #8
 80053ee:	46bd      	mov	sp, r7
 80053f0:	bd80      	pop	{r7, pc}
 80053f2:	bf00      	nop
 80053f4:	20005668 	.word	0x20005668

080053f8 <shoot_mag_get_rel_angle>:

void shoot_mag_get_rel_angle(Shoot_t *sht){
 80053f8:	b580      	push	{r7, lr}
 80053fa:	b082      	sub	sp, #8
 80053fc:	af00      	add	r7, sp, #0
 80053fe:	6078      	str	r0, [r7, #4]
	/* get latest feedback of mag motor */
	shoot_mag_get_feedback(sht);
 8005400:	6878      	ldr	r0, [r7, #4]
 8005402:	f7ff ffe7 	bl	80053d4 <shoot_mag_get_feedback>
	/* update truns */
	shoot_mag_update_turns(sht, sht->mag_fb.rx_angle, sht->mag_pre_ecd_angle);
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	f9b3 1030 	ldrsh.w	r1, [r3, #48]	; 0x30
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	edd3 7a03 	vldr	s15, [r3, #12]
 8005412:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005416:	ee17 3a90 	vmov	r3, s15
 800541a:	b21b      	sxth	r3, r3
 800541c:	461a      	mov	r2, r3
 800541e:	6878      	ldr	r0, [r7, #4]
 8005420:	f000 f83c 	bl	800549c <shoot_mag_update_turns>
	/* calca current mag angle, range is roughly (0, 2pi)*/
	sht->mag_cur_angle = (sht->mag_turns_counter*2*PI / SHOOT_MAG_GEAR_RATIO) + // the angle the turns has been done
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	695b      	ldr	r3, [r3, #20]
 8005428:	005b      	lsls	r3, r3, #1
 800542a:	ee07 3a90 	vmov	s15, r3
 800542e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005432:	ed9f 7a18 	vldr	s14, [pc, #96]	; 8005494 <shoot_mag_get_rel_angle+0x9c>
 8005436:	ee67 7a87 	vmul.f32	s15, s15, s14
 800543a:	eef3 6a03 	vmov.f32	s13, #51	; 0x41980000  19.0
 800543e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
						 (sht->mag_fb.rx_angle/8192*(2*PI)/SHOOT_MAG_GEAR_RATIO);// the current rx angle
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8005448:	2b00      	cmp	r3, #0
 800544a:	da02      	bge.n	8005452 <shoot_mag_get_rel_angle+0x5a>
 800544c:	f503 53ff 	add.w	r3, r3, #8160	; 0x1fe0
 8005450:	331f      	adds	r3, #31
 8005452:	135b      	asrs	r3, r3, #13
 8005454:	b21b      	sxth	r3, r3
 8005456:	ee07 3a90 	vmov	s15, r3
 800545a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800545e:	eddf 6a0e 	vldr	s13, [pc, #56]	; 8005498 <shoot_mag_get_rel_angle+0xa0>
 8005462:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8005466:	eeb3 6a03 	vmov.f32	s12, #51	; 0x41980000  19.0
 800546a:	eec6 7a86 	vdiv.f32	s15, s13, s12
	sht->mag_cur_angle = (sht->mag_turns_counter*2*PI / SHOOT_MAG_GEAR_RATIO) + // the angle the turns has been done
 800546e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	edc3 7a02 	vstr	s15, [r3, #8]
	/* mapped from encoder value to (-pi, pi) */
	sht->mag_pre_ecd_angle = sht->mag_fb.rx_angle;
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 800547e:	ee07 3a90 	vmov	s15, r3
 8005482:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	edc3 7a03 	vstr	s15, [r3, #12]
	/* update turns */
}
 800548c:	bf00      	nop
 800548e:	3708      	adds	r7, #8
 8005490:	46bd      	mov	sp, r7
 8005492:	bd80      	pop	{r7, pc}
 8005494:	40490fdb 	.word	0x40490fdb
 8005498:	40c90fdb 	.word	0x40c90fdb

0800549c <shoot_mag_update_turns>:
 * @brief     Get latest turns of magazine motor from previous ecd angle.
 * @param[in] raw_ecd: abs yaw ecd angle from feedback
 * @param[in] prev_ecd: the center offset of ecd mode
 * */
int16_t shoot_mag_update_turns(Shoot_t *sht, int16_t raw_ecd, int16_t prev_ecd)
{
 800549c:	b480      	push	{r7}
 800549e:	b083      	sub	sp, #12
 80054a0:	af00      	add	r7, sp, #0
 80054a2:	6078      	str	r0, [r7, #4]
 80054a4:	460b      	mov	r3, r1
 80054a6:	807b      	strh	r3, [r7, #2]
 80054a8:	4613      	mov	r3, r2
 80054aa:	803b      	strh	r3, [r7, #0]
	//FiXME: this 4096 value actually depends on sampling time of the fedback
	//		 we now assume that the motor would not spin beyond half a cycle between
	//	     two samples.(depends on the rpm and task ticks, use uart to output)
    if (raw_ecd - prev_ecd < -4096)//fine tuning here
 80054ac:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 80054b0:	f9b7 3000 	ldrsh.w	r3, [r7]
 80054b4:	1ad3      	subs	r3, r2, r3
 80054b6:	f513 5f80 	cmn.w	r3, #4096	; 0x1000
 80054ba:	da05      	bge.n	80054c8 <shoot_mag_update_turns+0x2c>
    	sht->mag_turns_counter++;
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	695b      	ldr	r3, [r3, #20]
 80054c0:	1c5a      	adds	r2, r3, #1
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	615a      	str	r2, [r3, #20]
 80054c6:	e00c      	b.n	80054e2 <shoot_mag_update_turns+0x46>
    else if (raw_ecd - prev_ecd > 4096)
 80054c8:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 80054cc:	f9b7 3000 	ldrsh.w	r3, [r7]
 80054d0:	1ad3      	subs	r3, r2, r3
 80054d2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80054d6:	dd04      	ble.n	80054e2 <shoot_mag_update_turns+0x46>
        sht->mag_turns_counter--;
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	695b      	ldr	r3, [r3, #20]
 80054dc:	1e5a      	subs	r2, r3, #1
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	615a      	str	r2, [r3, #20]
    return 0;
 80054e2:	2300      	movs	r3, #0
}
 80054e4:	4618      	mov	r0, r3
 80054e6:	370c      	adds	r7, #12
 80054e8:	46bd      	mov	sp, r7
 80054ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ee:	4770      	bx	lr

080054f0 <shoot_mag_dual_loop_control>:
/*
 * @brief     angle/spd dual control of magazine motor
 * @param[in] main shoot struct
 * @param[in] prev_ecd: the center offset of ecd mode
 * */
void shoot_mag_dual_loop_control(Shoot_t *sht){
 80054f0:	b580      	push	{r7, lr}
 80054f2:	b082      	sub	sp, #8
 80054f4:	af00      	add	r7, sp, #0
 80054f6:	6078      	str	r0, [r7, #4]
	/* This is only for 2006 motor, used for infantry and sentry */
	motor_data[mag_2006_id].tx_data = pid_dual_loop_control(sht->mag_tar_angle,
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	edd3 7a01 	vldr	s15, [r3, #4]
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	ed93 7a02 	vldr	s14, [r3, #8]
												 &(motor_data[mag_2006_id].motor_info.f_pid),
												 &(motor_data[mag_2006_id].motor_info.s_pid),
												 sht->mag_cur_angle,
												 sht->mag_fb.rx_rpm);//pid without ff
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	f9b3 3032 	ldrsh.w	r3, [r3, #50]	; 0x32
	motor_data[mag_2006_id].tx_data = pid_dual_loop_control(sht->mag_tar_angle,
 800550a:	ee06 3a90 	vmov	s13, r3
 800550e:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8005512:	eeb0 1a66 	vmov.f32	s2, s13
 8005516:	eef0 0a47 	vmov.f32	s1, s14
 800551a:	4909      	ldr	r1, [pc, #36]	; (8005540 <shoot_mag_dual_loop_control+0x50>)
 800551c:	4809      	ldr	r0, [pc, #36]	; (8005544 <shoot_mag_dual_loop_control+0x54>)
 800551e:	eeb0 0a67 	vmov.f32	s0, s15
 8005522:	f7fd fc39 	bl	8002d98 <pid_dual_loop_control>
 8005526:	eef0 7a40 	vmov.f32	s15, s0
 800552a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800552e:	ee17 2a90 	vmov	r2, s15
 8005532:	4b05      	ldr	r3, [pc, #20]	; (8005548 <shoot_mag_dual_loop_control+0x58>)
 8005534:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408
//	motor_data[mag_3508_id].tx_data = pid_dual_loop_control(sht->mag_tar_angle,
//												 &(motor_data[mag_3508_id].motor_info.f_pid),
//												 &(motor_data[mag_3508_id].motor_info.s_pid),
//												 sht->mag_cur_angle,
//												 sht->mag_fb.rx_rpm);
}
 8005538:	bf00      	nop
 800553a:	3708      	adds	r7, #8
 800553c:	46bd      	mov	sp, r7
 800553e:	bd80      	pop	{r7, pc}
 8005540:	20005620 	.word	0x20005620
 8005544:	200055e4 	.word	0x200055e4
 8005548:	20005268 	.word	0x20005268

0800554c <shoot_mode_rc_selection>:
  * @brief     shoot mode selection based on input rc switch
  * @param[in] shoot main struct
  * @param[in] rc main struct
  * @retval    None
  */
static void shoot_mode_rc_selection(Shoot_t *sht, RemoteControl_t *rc){
 800554c:	b580      	push	{r7, lr}
 800554e:	b084      	sub	sp, #16
 8005550:	af00      	add	r7, sp, #0
 8005552:	6078      	str	r0, [r7, #4]
 8005554:	6039      	str	r1, [r7, #0]
	ShootActMode_t mode;
	if(rc->control_mode == CTRLER_MODE){
 8005556:	683b      	ldr	r3, [r7, #0]
 8005558:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 800555c:	2b00      	cmp	r3, #0
 800555e:	d11a      	bne.n	8005596 <shoot_mode_rc_selection+0x4a>
		/* always judge cease fire first */
		if(rc->ctrl.s2 == SW_MID || rc->ctrl.s1 == SW_MID || rc->ctrl.s2 == SW_DOWN)
 8005560:	683b      	ldr	r3, [r7, #0]
 8005562:	7a5b      	ldrb	r3, [r3, #9]
 8005564:	2b03      	cmp	r3, #3
 8005566:	d007      	beq.n	8005578 <shoot_mode_rc_selection+0x2c>
 8005568:	683b      	ldr	r3, [r7, #0]
 800556a:	7a1b      	ldrb	r3, [r3, #8]
 800556c:	2b03      	cmp	r3, #3
 800556e:	d003      	beq.n	8005578 <shoot_mode_rc_selection+0x2c>
 8005570:	683b      	ldr	r3, [r7, #0]
 8005572:	7a5b      	ldrb	r3, [r3, #9]
 8005574:	2b02      	cmp	r3, #2
 8005576:	d102      	bne.n	800557e <shoot_mode_rc_selection+0x32>
			mode = SHOOT_CEASE;
 8005578:	2303      	movs	r3, #3
 800557a:	73fb      	strb	r3, [r7, #15]
 800557c:	e005      	b.n	800558a <shoot_mode_rc_selection+0x3e>
		else{
			if(rc->ctrl.s2 == SW_UP){
 800557e:	683b      	ldr	r3, [r7, #0]
 8005580:	7a5b      	ldrb	r3, [r3, #9]
 8005582:	2b01      	cmp	r3, #1
 8005584:	d101      	bne.n	800558a <shoot_mode_rc_selection+0x3e>
				mode = SHOOT_CONT;//SHOOT_CONT;
 8005586:	2301      	movs	r3, #1
 8005588:	73fb      	strb	r3, [r7, #15]
			}
		}
		set_shoot_mode(sht, mode);
 800558a:	7bfb      	ldrb	r3, [r7, #15]
 800558c:	4619      	mov	r1, r3
 800558e:	6878      	ldr	r0, [r7, #4]
 8005590:	f7ff fdfe 	bl	8005190 <set_shoot_mode>
			}

		}
		set_shoot_mode(sht, mode);
	}
}
 8005594:	e023      	b.n	80055de <shoot_mode_rc_selection+0x92>
	else if(rc->control_mode == PC_MODE){
 8005596:	683b      	ldr	r3, [r7, #0]
 8005598:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 800559c:	2b01      	cmp	r3, #1
 800559e:	d11e      	bne.n	80055de <shoot_mode_rc_selection+0x92>
		if(rc->pc.mouse.left_click.status == RELEASED){
 80055a0:	683b      	ldr	r3, [r7, #0]
 80055a2:	7d1b      	ldrb	r3, [r3, #20]
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d105      	bne.n	80055b4 <shoot_mode_rc_selection+0x68>
			mode = SHOOT_CEASE;
 80055a8:	2303      	movs	r3, #3
 80055aa:	73fb      	strb	r3, [r7, #15]
			rc->pc.mouse.left_click.pre_status = RELEASED;
 80055ac:	683b      	ldr	r3, [r7, #0]
 80055ae:	2200      	movs	r2, #0
 80055b0:	755a      	strb	r2, [r3, #21]
 80055b2:	e00f      	b.n	80055d4 <shoot_mode_rc_selection+0x88>
			if(rc->pc.mouse.left_click.status == PRESSED){
 80055b4:	683b      	ldr	r3, [r7, #0]
 80055b6:	7d1b      	ldrb	r3, [r3, #20]
 80055b8:	2b03      	cmp	r3, #3
 80055ba:	d105      	bne.n	80055c8 <shoot_mode_rc_selection+0x7c>
				mode = SHOOT_CONT;//SHOOT_CONT;
 80055bc:	2301      	movs	r3, #1
 80055be:	73fb      	strb	r3, [r7, #15]
				rc->pc.mouse.left_click.pre_status = PRESSED;
 80055c0:	683b      	ldr	r3, [r7, #0]
 80055c2:	2203      	movs	r2, #3
 80055c4:	755a      	strb	r2, [r3, #21]
 80055c6:	e005      	b.n	80055d4 <shoot_mode_rc_selection+0x88>
			else if(rc->pc.mouse.left_click.status == RELEASED_TO_PRESS){//check rising edge
 80055c8:	683b      	ldr	r3, [r7, #0]
 80055ca:	7d1b      	ldrb	r3, [r3, #20]
 80055cc:	2b01      	cmp	r3, #1
 80055ce:	d101      	bne.n	80055d4 <shoot_mode_rc_selection+0x88>
				mode = SHOOT_ONCE;//SHOOT_CONT;
 80055d0:	2300      	movs	r3, #0
 80055d2:	73fb      	strb	r3, [r7, #15]
		set_shoot_mode(sht, mode);
 80055d4:	7bfb      	ldrb	r3, [r7, #15]
 80055d6:	4619      	mov	r1, r3
 80055d8:	6878      	ldr	r0, [r7, #4]
 80055da:	f7ff fdd9 	bl	8005190 <set_shoot_mode>
}
 80055de:	bf00      	nop
 80055e0:	3710      	adds	r7, #16
 80055e2:	46bd      	mov	sp, r7
 80055e4:	bd80      	pop	{r7, pc}

080055e6 <shoot_lid_status_selection>:
  * @brief     determine if we need to open/close lid
  * @param[in] shoot main struct
  * @param[in] rc main struct
  * @retval    None
  */
static void shoot_lid_status_selection(Shoot_t *sht, RemoteControl_t *rc){
 80055e6:	b580      	push	{r7, lr}
 80055e8:	b082      	sub	sp, #8
 80055ea:	af00      	add	r7, sp, #0
 80055ec:	6078      	str	r0, [r7, #4]
 80055ee:	6039      	str	r1, [r7, #0]
	/* since we don't have enough button on controller, just set stop */
	set_lid_status(sht, STOP);
 80055f0:	2100      	movs	r1, #0
 80055f2:	6878      	ldr	r0, [r7, #4]
 80055f4:	f7ff fddc 	bl	80051b0 <set_lid_status>
}
 80055f8:	bf00      	nop
 80055fa:	3708      	adds	r7, #8
 80055fc:	46bd      	mov	sp, r7
 80055fe:	bd80      	pop	{r7, pc}

08005600 <shoot_detect_mag_status>:
  * @brief     check if we need to reserve the mag motor
  * @param[in] shoot main struct
  * @param[in] rc main struct
  * @retval    None
  */
void shoot_detect_mag_status(Shoot_t *sht){
 8005600:	b580      	push	{r7, lr}
 8005602:	b082      	sub	sp, #8
 8005604:	af00      	add	r7, sp, #0
 8005606:	6078      	str	r0, [r7, #4]
	if(sht->shoot_act_mode != SHOOT_CEASE){
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 800560e:	2b03      	cmp	r3, #3
 8005610:	d02a      	beq.n	8005668 <shoot_detect_mag_status+0x68>
		/* check if the magazine motor stuck */
		if(abs(sht->mag_fb.rx_rpm)<=10)
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	f9b3 3032 	ldrsh.w	r3, [r3, #50]	; 0x32
 8005618:	2b00      	cmp	r3, #0
 800561a:	bfb8      	it	lt
 800561c:	425b      	neglt	r3, r3
 800561e:	b29b      	uxth	r3, r3
 8005620:	2b0a      	cmp	r3, #10
 8005622:	d803      	bhi.n	800562c <shoot_detect_mag_status+0x2c>
			/* engage check process */
			shoot_check_flag = 1;
 8005624:	4b12      	ldr	r3, [pc, #72]	; (8005670 <shoot_detect_mag_status+0x70>)
 8005626:	2201      	movs	r2, #1
 8005628:	701a      	strb	r2, [r3, #0]
 800562a:	e005      	b.n	8005638 <shoot_detect_mag_status+0x38>
		else{
			/* if not, clear flag and counter*/
			shoot_check_flag = 0;
 800562c:	4b10      	ldr	r3, [pc, #64]	; (8005670 <shoot_detect_mag_status+0x70>)
 800562e:	2200      	movs	r2, #0
 8005630:	701a      	strb	r2, [r3, #0]
			shoot_check_counter = 0;
 8005632:	4b10      	ldr	r3, [pc, #64]	; (8005674 <shoot_detect_mag_status+0x74>)
 8005634:	2200      	movs	r2, #0
 8005636:	801a      	strh	r2, [r3, #0]
		}

		/* if the flag has been set and count more than 1s */
		//FIXME: Need to test the actual check duration
		if(shoot_check_flag != 1 || (shoot_check_flag == 1 && shoot_check_counter < 10) )
 8005638:	4b0d      	ldr	r3, [pc, #52]	; (8005670 <shoot_detect_mag_status+0x70>)
 800563a:	781b      	ldrb	r3, [r3, #0]
 800563c:	2b01      	cmp	r3, #1
 800563e:	d112      	bne.n	8005666 <shoot_detect_mag_status+0x66>
 8005640:	4b0b      	ldr	r3, [pc, #44]	; (8005670 <shoot_detect_mag_status+0x70>)
 8005642:	781b      	ldrb	r3, [r3, #0]
 8005644:	2b01      	cmp	r3, #1
 8005646:	d103      	bne.n	8005650 <shoot_detect_mag_status+0x50>
 8005648:	4b0a      	ldr	r3, [pc, #40]	; (8005674 <shoot_detect_mag_status+0x74>)
 800564a:	881b      	ldrh	r3, [r3, #0]
 800564c:	2b09      	cmp	r3, #9
 800564e:	d90a      	bls.n	8005666 <shoot_detect_mag_status+0x66>
			return;// motor process normally or check time less than 2s
		else{//shoot_check_counter >= 20
			/* set auto reserve process */
			set_shoot_mode(sht, SHOOT_RESERVE);
 8005650:	2102      	movs	r1, #2
 8005652:	6878      	ldr	r0, [r7, #4]
 8005654:	f7ff fd9c 	bl	8005190 <set_shoot_mode>
			/* clear flags and counter */
			shoot_check_flag = 0;
 8005658:	4b05      	ldr	r3, [pc, #20]	; (8005670 <shoot_detect_mag_status+0x70>)
 800565a:	2200      	movs	r2, #0
 800565c:	701a      	strb	r2, [r3, #0]
			shoot_check_counter = 0;
 800565e:	4b05      	ldr	r3, [pc, #20]	; (8005674 <shoot_detect_mag_status+0x74>)
 8005660:	2200      	movs	r2, #0
 8005662:	801a      	strh	r2, [r3, #0]
 8005664:	e000      	b.n	8005668 <shoot_detect_mag_status+0x68>
			return;// motor process normally or check time less than 2s
 8005666:	bf00      	nop
		}
	}
}
 8005668:	3708      	adds	r7, #8
 800566a:	46bd      	mov	sp, r7
 800566c:	bd80      	pop	{r7, pc}
 800566e:	bf00      	nop
 8005670:	200007de 	.word	0x200007de
 8005674:	200007e0 	.word	0x200007e0

08005678 <Comm_Task_Func>:
* @brief Function implementing the Comm_Task thread. Set for the comm task bw upper and lower boards
* @param argument: Not used
* @retval None
*/
void Comm_Task_Func(void const * argument)
{
 8005678:	b580      	push	{r7, lr}
 800567a:	b082      	sub	sp, #8
 800567c:	af00      	add	r7, sp, #0
 800567e:	6078      	str	r0, [r7, #4]
	while(1){
		if(USART_COMM == 1){
			usart_comm_process();
		}
		else{
			if(board_status == CHASSIS_BOARD)
 8005680:	4b07      	ldr	r3, [pc, #28]	; (80056a0 <Comm_Task_Func+0x28>)
 8005682:	781b      	ldrb	r3, [r3, #0]
 8005684:	2b01      	cmp	r3, #1
 8005686:	d103      	bne.n	8005690 <Comm_Task_Func+0x18>
				can_comm_process(&chassis_comm);
 8005688:	4806      	ldr	r0, [pc, #24]	; (80056a4 <Comm_Task_Func+0x2c>)
 800568a:	f000 f89d 	bl	80057c8 <can_comm_process>
 800568e:	e7f7      	b.n	8005680 <Comm_Task_Func+0x8>
			else if(board_status == GIMBAL_BOARD)
 8005690:	4b03      	ldr	r3, [pc, #12]	; (80056a0 <Comm_Task_Func+0x28>)
 8005692:	781b      	ldrb	r3, [r3, #0]
 8005694:	2b00      	cmp	r3, #0
 8005696:	d1f3      	bne.n	8005680 <Comm_Task_Func+0x8>
				can_comm_process(&gimbal_comm);
 8005698:	4803      	ldr	r0, [pc, #12]	; (80056a8 <Comm_Task_Func+0x30>)
 800569a:	f000 f895 	bl	80057c8 <can_comm_process>
		if(USART_COMM == 1){
 800569e:	e7ef      	b.n	8005680 <Comm_Task_Func+0x8>
 80056a0:	200046f8 	.word	0x200046f8
 80056a4:	20004740 	.word	0x20004740
 80056a8:	2000570c 	.word	0x2000570c

080056ac <can_comm_subscribe_process>:
/**
* @brief CAN commnication message subscription
* @param None
* @retval None
*/
void can_comm_subscribe_process(void){
 80056ac:	b580      	push	{r7, lr}
 80056ae:	af00      	add	r7, sp, #0
	if(board_status == CHASSIS_BOARD){
 80056b0:	4b19      	ldr	r3, [pc, #100]	; (8005718 <can_comm_subscribe_process+0x6c>)
 80056b2:	781b      	ldrb	r3, [r3, #0]
 80056b4:	2b01      	cmp	r3, #1
 80056b6:	d114      	bne.n	80056e2 <can_comm_subscribe_process+0x36>
		comm_subscribe(&chassis_comm.sub_list, COMM_REMOTE_CONTROL, Transmitter);
 80056b8:	2201      	movs	r2, #1
 80056ba:	2102      	movs	r1, #2
 80056bc:	4817      	ldr	r0, [pc, #92]	; (800571c <can_comm_subscribe_process+0x70>)
 80056be:	f002 fee5 	bl	800848c <comm_subscribe>
		comm_subscribe(&chassis_comm.sub_list, COMM_PC_CONTROL, Transmitter);
 80056c2:	2201      	movs	r2, #1
 80056c4:	2104      	movs	r1, #4
 80056c6:	4815      	ldr	r0, [pc, #84]	; (800571c <can_comm_subscribe_process+0x70>)
 80056c8:	f002 fee0 	bl	800848c <comm_subscribe>
		comm_subscribe(&chassis_comm.sub_list, COMM_EXT_PC_CONTROL, Transmitter);
 80056cc:	2201      	movs	r2, #1
 80056ce:	2120      	movs	r1, #32
 80056d0:	4812      	ldr	r0, [pc, #72]	; (800571c <can_comm_subscribe_process+0x70>)
 80056d2:	f002 fedb 	bl	800848c <comm_subscribe>
		comm_subscribe(&chassis_comm.sub_list, COMM_GIMBAL_ANGLE, Receiver);
 80056d6:	2200      	movs	r2, #0
 80056d8:	2101      	movs	r1, #1
 80056da:	4810      	ldr	r0, [pc, #64]	; (800571c <can_comm_subscribe_process+0x70>)
 80056dc:	f002 fed6 	bl	800848c <comm_subscribe>
		comm_subscribe(&gimbal_comm.sub_list, COMM_GIMBAL_ANGLE, Transmitter);
		comm_subscribe(&gimbal_comm.sub_list, COMM_REMOTE_CONTROL, Receiver);
		comm_subscribe(&gimbal_comm.sub_list, COMM_PC_CONTROL, Receiver);
		comm_subscribe(&gimbal_comm.sub_list, COMM_EXT_PC_CONTROL, Receiver);
	}
}
 80056e0:	e017      	b.n	8005712 <can_comm_subscribe_process+0x66>
	else if(board_status == GIMBAL_BOARD){
 80056e2:	4b0d      	ldr	r3, [pc, #52]	; (8005718 <can_comm_subscribe_process+0x6c>)
 80056e4:	781b      	ldrb	r3, [r3, #0]
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d113      	bne.n	8005712 <can_comm_subscribe_process+0x66>
		comm_subscribe(&gimbal_comm.sub_list, COMM_GIMBAL_ANGLE, Transmitter);
 80056ea:	2201      	movs	r2, #1
 80056ec:	2101      	movs	r1, #1
 80056ee:	480c      	ldr	r0, [pc, #48]	; (8005720 <can_comm_subscribe_process+0x74>)
 80056f0:	f002 fecc 	bl	800848c <comm_subscribe>
		comm_subscribe(&gimbal_comm.sub_list, COMM_REMOTE_CONTROL, Receiver);
 80056f4:	2200      	movs	r2, #0
 80056f6:	2102      	movs	r1, #2
 80056f8:	4809      	ldr	r0, [pc, #36]	; (8005720 <can_comm_subscribe_process+0x74>)
 80056fa:	f002 fec7 	bl	800848c <comm_subscribe>
		comm_subscribe(&gimbal_comm.sub_list, COMM_PC_CONTROL, Receiver);
 80056fe:	2200      	movs	r2, #0
 8005700:	2104      	movs	r1, #4
 8005702:	4807      	ldr	r0, [pc, #28]	; (8005720 <can_comm_subscribe_process+0x74>)
 8005704:	f002 fec2 	bl	800848c <comm_subscribe>
		comm_subscribe(&gimbal_comm.sub_list, COMM_EXT_PC_CONTROL, Receiver);
 8005708:	2200      	movs	r2, #0
 800570a:	2120      	movs	r1, #32
 800570c:	4804      	ldr	r0, [pc, #16]	; (8005720 <can_comm_subscribe_process+0x74>)
 800570e:	f002 febd 	bl	800848c <comm_subscribe>
}
 8005712:	bf00      	nop
 8005714:	bd80      	pop	{r7, pc}
 8005716:	bf00      	nop
 8005718:	200046f8 	.word	0x200046f8
 800571c:	20004794 	.word	0x20004794
 8005720:	20005760 	.word	0x20005760

08005724 <can_comm_reset_config>:
/**
* @brief CAN commnication struct initialization
* @param None
* @retval None
*/
void can_comm_reset_config(BoardComm_t *comm){
 8005724:	b580      	push	{r7, lr}
 8005726:	b084      	sub	sp, #16
 8005728:	af00      	add	r7, sp, #0
 800572a:	6078      	str	r0, [r7, #4]
	comm->comm_mode = CAN_COMM_MODE;
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	2201      	movs	r2, #1
 8005730:	701a      	strb	r2, [r3, #0]
	comm->can_comm.comm_id = IDLE_COMM_ID;
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	f44f 7240 	mov.w	r2, #768	; 0x300
 8005738:	605a      	str	r2, [r3, #4]
	/* init rx buffer */

	for(int i = 0; i < TOTAL_COMM_ID; i++) {
 800573a:	2300      	movs	r3, #0
 800573c:	60fb      	str	r3, [r7, #12]
 800573e:	e025      	b.n	800578c <can_comm_reset_config+0x68>
		if(i<4)
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	2b03      	cmp	r3, #3
 8005744:	dc06      	bgt.n	8005754 <can_comm_reset_config+0x30>
			comm->can_comm.tx_data[i] = 0;
 8005746:	687a      	ldr	r2, [r7, #4]
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	3304      	adds	r3, #4
 800574c:	005b      	lsls	r3, r3, #1
 800574e:	4413      	add	r3, r2
 8005750:	2200      	movs	r2, #0
 8005752:	809a      	strh	r2, [r3, #4]
		comm->can_comm.rx_data[i][0] = 0;
 8005754:	687a      	ldr	r2, [r7, #4]
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	3302      	adds	r3, #2
 800575a:	00db      	lsls	r3, r3, #3
 800575c:	4413      	add	r3, r2
 800575e:	2200      	movs	r2, #0
 8005760:	809a      	strh	r2, [r3, #4]
		comm->can_comm.rx_data[i][1] = 0;
 8005762:	687a      	ldr	r2, [r7, #4]
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	00db      	lsls	r3, r3, #3
 8005768:	4413      	add	r3, r2
 800576a:	2200      	movs	r2, #0
 800576c:	82da      	strh	r2, [r3, #22]
		comm->can_comm.rx_data[i][2] = 0;
 800576e:	687a      	ldr	r2, [r7, #4]
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	00db      	lsls	r3, r3, #3
 8005774:	4413      	add	r3, r2
 8005776:	2200      	movs	r2, #0
 8005778:	831a      	strh	r2, [r3, #24]
		comm->can_comm.rx_data[i][3] = 0;
 800577a:	687a      	ldr	r2, [r7, #4]
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	00db      	lsls	r3, r3, #3
 8005780:	4413      	add	r3, r2
 8005782:	2200      	movs	r2, #0
 8005784:	835a      	strh	r2, [r3, #26]
	for(int i = 0; i < TOTAL_COMM_ID; i++) {
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	3301      	adds	r3, #1
 800578a:	60fb      	str	r3, [r7, #12]
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	2b06      	cmp	r3, #6
 8005790:	ddd6      	ble.n	8005740 <can_comm_reset_config+0x1c>
	}
    comm->can_comm.can_send_comm_data = can_send_comm_data;
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	4a09      	ldr	r2, [pc, #36]	; (80057bc <can_comm_reset_config+0x98>)
 8005796:	64da      	str	r2, [r3, #76]	; 0x4c
    comm->can_comm.can_recv_comm_data = can_recv_comm_data;
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	4a09      	ldr	r2, [pc, #36]	; (80057c0 <can_comm_reset_config+0x9c>)
 800579c:	651a      	str	r2, [r3, #80]	; 0x50

    /* init subscription list */
    memset(&comm->sub_list, 0, sizeof(CommMessageSublist_t));
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	3354      	adds	r3, #84	; 0x54
 80057a2:	2204      	movs	r2, #4
 80057a4:	2100      	movs	r1, #0
 80057a6:	4618      	mov	r0, r3
 80057a8:	f00c f9f6 	bl	8011b98 <memset>
	/* init fifo queue */
	queueM_init(&canqm);
 80057ac:	4805      	ldr	r0, [pc, #20]	; (80057c4 <can_comm_reset_config+0xa0>)
 80057ae:	f7fd f92a 	bl	8002a06 <queueM_init>
}
 80057b2:	bf00      	nop
 80057b4:	3710      	adds	r7, #16
 80057b6:	46bd      	mov	sp, r7
 80057b8:	bd80      	pop	{r7, pc}
 80057ba:	bf00      	nop
 80057bc:	08005aed 	.word	0x08005aed
 80057c0:	08005bb1 	.word	0x08005bb1
 80057c4:	2000d4f4 	.word	0x2000d4f4

080057c8 <can_comm_process>:
* @brief CAN communication process
* @param None
* @retval None
*/
/* Task exec time: 5ms */
void can_comm_process(BoardComm_t *comm){
 80057c8:	b580      	push	{r7, lr}
 80057ca:	b084      	sub	sp, #16
 80057cc:	af00      	add	r7, sp, #0
 80057ce:	6078      	str	r0, [r7, #4]

	TickType_t xLastWakeTime;
	const TickType_t xFrequency = pdMS_TO_TICKS(5); // 200hz make sure this task quicker than rc app
 80057d0:	2305      	movs	r3, #5
 80057d2:	60fb      	str	r3, [r7, #12]

	/* reset the comm struct configure */
	can_comm_reset_config(comm);
 80057d4:	6878      	ldr	r0, [r7, #4]
 80057d6:	f7ff ffa5 	bl	8005724 <can_comm_reset_config>
	/* subscribe the message before starting comms */
	can_comm_subscribe_process();
 80057da:	f7ff ff67 	bl	80056ac <can_comm_subscribe_process>

	/* init the task ticks */
    xLastWakeTime = xTaskGetTickCount();
 80057de:	f00b fa09 	bl	8010bf4 <xTaskGetTickCount>
 80057e2:	4603      	mov	r3, r0
 80057e4:	60bb      	str	r3, [r7, #8]

	for(;;){

		/* recv data */
		comm->can_comm.can_recv_comm_data(&hcan2, 8, comm->can_comm.rx_data);
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80057ea:	687a      	ldr	r2, [r7, #4]
 80057ec:	3214      	adds	r2, #20
 80057ee:	2108      	movs	r1, #8
 80057f0:	4883      	ldr	r0, [pc, #524]	; (8005a00 <can_comm_process+0x238>)
 80057f2:	4798      	blx	r3
		/* process data */
		if(isSubscribed(&comm->sub_list, COMM_GIMBAL_ANGLE) == SUB_SUCCESS){
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	3354      	adds	r3, #84	; 0x54
 80057f8:	2101      	movs	r1, #1
 80057fa:	4618      	mov	r0, r3
 80057fc:	f002 fef0 	bl	80085e0 <isSubscribed>
 8005800:	4603      	mov	r3, r0
 8005802:	2b00      	cmp	r3, #0
 8005804:	d138      	bne.n	8005878 <can_comm_process+0xb0>
			switch(gimbal_angle_message.role){
 8005806:	4b7f      	ldr	r3, [pc, #508]	; (8005a04 <can_comm_process+0x23c>)
 8005808:	785b      	ldrb	r3, [r3, #1]
 800580a:	2b00      	cmp	r3, #0
 800580c:	d01b      	beq.n	8005846 <can_comm_process+0x7e>
 800580e:	2b01      	cmp	r3, #1
 8005810:	d137      	bne.n	8005882 <can_comm_process+0xba>
			 	 /* need to scale and re-scale angle data in both side */
				case Transmitter:
					if(gimbal_angle_message.message.comm_ga.send_flag == 1){
 8005812:	4b7c      	ldr	r3, [pc, #496]	; (8005a04 <can_comm_process+0x23c>)
 8005814:	7d1b      	ldrb	r3, [r3, #20]
 8005816:	2b01      	cmp	r3, #1
 8005818:	d130      	bne.n	800587c <can_comm_process+0xb4>
						process_tx_data_ftoi16(gimbal_angle_message.message.comm_ga.angle_data, comm->can_comm.tx_data, 4, ANGLE_COMM_SCALE_FACTOR);
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	330c      	adds	r3, #12
 800581e:	ed9f 0a7a 	vldr	s0, [pc, #488]	; 8005a08 <can_comm_process+0x240>
 8005822:	2204      	movs	r2, #4
 8005824:	4619      	mov	r1, r3
 8005826:	4879      	ldr	r0, [pc, #484]	; (8005a0c <can_comm_process+0x244>)
 8005828:	f000 f902 	bl	8005a30 <process_tx_data_ftoi16>
						comm->can_comm.can_send_comm_data(&hcan2, comm->can_comm.tx_data, ANGLE_COMM_ID);
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005830:	687a      	ldr	r2, [r7, #4]
 8005832:	f102 010c 	add.w	r1, r2, #12
 8005836:	f240 3201 	movw	r2, #769	; 0x301
 800583a:	4871      	ldr	r0, [pc, #452]	; (8005a00 <can_comm_process+0x238>)
 800583c:	4798      	blx	r3
						gimbal_angle_message.message.comm_ga.send_flag = 0;//reset flag to avoid message flooding
 800583e:	4b71      	ldr	r3, [pc, #452]	; (8005a04 <can_comm_process+0x23c>)
 8005840:	2200      	movs	r2, #0
 8005842:	751a      	strb	r2, [r3, #20]
					}
					break;
 8005844:	e01a      	b.n	800587c <can_comm_process+0xb4>
				case Receiver:
					if(can_comm_rx[ANGLE_IDX].comm_id == ANGLE_COMM_ID){
 8005846:	4b72      	ldr	r3, [pc, #456]	; (8005a10 <can_comm_process+0x248>)
 8005848:	68db      	ldr	r3, [r3, #12]
 800584a:	f240 3201 	movw	r2, #769	; 0x301
 800584e:	4293      	cmp	r3, r2
 8005850:	d116      	bne.n	8005880 <can_comm_process+0xb8>
						process_rx_data_i16tof(comm, gimbal_angle_message.message.comm_ga.angle_data, ANGLE_COMM_SCALE_FACTOR, ANGLE_IDX);
 8005852:	2201      	movs	r2, #1
 8005854:	ed9f 0a6c 	vldr	s0, [pc, #432]	; 8005a08 <can_comm_process+0x240>
 8005858:	496c      	ldr	r1, [pc, #432]	; (8005a0c <can_comm_process+0x244>)
 800585a:	6878      	ldr	r0, [r7, #4]
 800585c:	f000 f915 	bl	8005a8a <process_rx_data_i16tof>
						chassis.gimbal_yaw_rel_angle = gimbal_angle_message.message.comm_ga.angle_data[0];//can_rx_scale_buffer[ANGLE_IDX][0];
 8005860:	4b68      	ldr	r3, [pc, #416]	; (8005a04 <can_comm_process+0x23c>)
 8005862:	685b      	ldr	r3, [r3, #4]
 8005864:	4a6b      	ldr	r2, [pc, #428]	; (8005a14 <can_comm_process+0x24c>)
 8005866:	6193      	str	r3, [r2, #24]
						chassis.gimbal_yaw_abs_angle = gimbal_angle_message.message.comm_ga.angle_data[1];//can_rx_scale_buffer[ANGLE_IDX][1];
 8005868:	4b66      	ldr	r3, [pc, #408]	; (8005a04 <can_comm_process+0x23c>)
 800586a:	689b      	ldr	r3, [r3, #8]
 800586c:	4a69      	ldr	r2, [pc, #420]	; (8005a14 <can_comm_process+0x24c>)
 800586e:	61d3      	str	r3, [r2, #28]
						can_comm_rx[ANGLE_IDX].comm_id = 0;//reset id to avoid message flooding
 8005870:	4b67      	ldr	r3, [pc, #412]	; (8005a10 <can_comm_process+0x248>)
 8005872:	2200      	movs	r2, #0
 8005874:	60da      	str	r2, [r3, #12]
					}
					break;
 8005876:	e003      	b.n	8005880 <can_comm_process+0xb8>
			}
		}
 8005878:	bf00      	nop
 800587a:	e002      	b.n	8005882 <can_comm_process+0xba>
					break;
 800587c:	bf00      	nop
 800587e:	e000      	b.n	8005882 <can_comm_process+0xba>
					break;
 8005880:	bf00      	nop
		if(isSubscribed(&comm->sub_list, COMM_REMOTE_CONTROL) == SUB_SUCCESS){
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	3354      	adds	r3, #84	; 0x54
 8005886:	2102      	movs	r1, #2
 8005888:	4618      	mov	r0, r3
 800588a:	f002 fea9 	bl	80085e0 <isSubscribed>
 800588e:	4603      	mov	r3, r0
 8005890:	2b00      	cmp	r3, #0
 8005892:	d15c      	bne.n	800594e <can_comm_process+0x186>
			switch(rc_message.role){
 8005894:	4b60      	ldr	r3, [pc, #384]	; (8005a18 <can_comm_process+0x250>)
 8005896:	785b      	ldrb	r3, [r3, #1]
 8005898:	2b00      	cmp	r3, #0
 800589a:	d019      	beq.n	80058d0 <can_comm_process+0x108>
 800589c:	2b01      	cmp	r3, #1
 800589e:	d15b      	bne.n	8005958 <can_comm_process+0x190>
				case Transmitter:
					if(rc_message.message.comm_rc.send_flag == 1){
 80058a0:	4b5d      	ldr	r3, [pc, #372]	; (8005a18 <can_comm_process+0x250>)
 80058a2:	7b1b      	ldrb	r3, [r3, #12]
 80058a4:	2b01      	cmp	r3, #1
 80058a6:	d154      	bne.n	8005952 <can_comm_process+0x18a>
						memcpy(comm->can_comm.tx_data, &(rc_message.message.comm_rc.rc_data), sizeof(rc_message.message.comm_rc.rc_data));
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	330c      	adds	r3, #12
 80058ac:	2208      	movs	r2, #8
 80058ae:	495b      	ldr	r1, [pc, #364]	; (8005a1c <can_comm_process+0x254>)
 80058b0:	4618      	mov	r0, r3
 80058b2:	f00c f963 	bl	8011b7c <memcpy>
						comm->can_comm.can_send_comm_data(&hcan2, comm->can_comm.tx_data, RC_COMM_ID);
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80058ba:	687a      	ldr	r2, [r7, #4]
 80058bc:	f102 010c 	add.w	r1, r2, #12
 80058c0:	f240 3202 	movw	r2, #770	; 0x302
 80058c4:	484e      	ldr	r0, [pc, #312]	; (8005a00 <can_comm_process+0x238>)
 80058c6:	4798      	blx	r3
						rc_message.message.comm_rc.send_flag = 0;//reset flag to avoid message flooding
 80058c8:	4b53      	ldr	r3, [pc, #332]	; (8005a18 <can_comm_process+0x250>)
 80058ca:	2200      	movs	r2, #0
 80058cc:	731a      	strb	r2, [r3, #12]
					}
					break;
 80058ce:	e040      	b.n	8005952 <can_comm_process+0x18a>
				case Receiver:
					if(can_comm_rx[RC_IDX].comm_id == RC_COMM_ID){
 80058d0:	4b4f      	ldr	r3, [pc, #316]	; (8005a10 <can_comm_process+0x248>)
 80058d2:	699b      	ldr	r3, [r3, #24]
 80058d4:	f240 3202 	movw	r2, #770	; 0x302
 80058d8:	4293      	cmp	r3, r2
 80058da:	d13c      	bne.n	8005956 <can_comm_process+0x18e>
						rc.ctrl.s1  = comm->can_comm.rx_data[RC_IDX][2];
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	f9b3 3028 	ldrsh.w	r3, [r3, #40]	; 0x28
 80058e2:	b2da      	uxtb	r2, r3
 80058e4:	4b4e      	ldr	r3, [pc, #312]	; (8005a20 <can_comm_process+0x258>)
 80058e6:	721a      	strb	r2, [r3, #8]
						rc.ctrl.s2  = comm->can_comm.rx_data[RC_IDX][3];
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	f9b3 302a 	ldrsh.w	r3, [r3, #42]	; 0x2a
 80058ee:	b2da      	uxtb	r2, r3
 80058f0:	4b4b      	ldr	r3, [pc, #300]	; (8005a20 <can_comm_process+0x258>)
 80058f2:	725a      	strb	r2, [r3, #9]
						if(rc.ctrl.s1 == SW_MID && rc.ctrl.s2 == SW_DOWN){
 80058f4:	4b4a      	ldr	r3, [pc, #296]	; (8005a20 <can_comm_process+0x258>)
 80058f6:	7a1b      	ldrb	r3, [r3, #8]
 80058f8:	2b03      	cmp	r3, #3
 80058fa:	d116      	bne.n	800592a <can_comm_process+0x162>
 80058fc:	4b48      	ldr	r3, [pc, #288]	; (8005a20 <can_comm_process+0x258>)
 80058fe:	7a5b      	ldrb	r3, [r3, #9]
 8005900:	2b02      	cmp	r3, #2
 8005902:	d112      	bne.n	800592a <can_comm_process+0x162>
							rc.control_mode = PC_MODE;
 8005904:	4b46      	ldr	r3, [pc, #280]	; (8005a20 <can_comm_process+0x258>)
 8005906:	2201      	movs	r2, #1
 8005908:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
							/* update gimbal mode */
							//FIXME: if have multiple gimbals, we need to change this.
							gimbal.gimbal_mode = comm->can_comm.rx_data[RC_IDX][0];
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	; 0x24
 8005912:	b2da      	uxtb	r2, r3
 8005914:	4b43      	ldr	r3, [pc, #268]	; (8005a24 <can_comm_process+0x25c>)
 8005916:	f883 2ac3 	strb.w	r2, [r3, #2755]	; 0xac3
							gimbal.gimbal_act_mode = comm->can_comm.rx_data[RC_IDX][1];
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	f9b3 3026 	ldrsh.w	r3, [r3, #38]	; 0x26
 8005920:	b2da      	uxtb	r2, r3
 8005922:	4b40      	ldr	r3, [pc, #256]	; (8005a24 <can_comm_process+0x25c>)
 8005924:	f883 2ac1 	strb.w	r2, [r3, #2753]	; 0xac1
 8005928:	e00d      	b.n	8005946 <can_comm_process+0x17e>
						}
						else{
							rc.control_mode = CTRLER_MODE;
 800592a:	4b3d      	ldr	r3, [pc, #244]	; (8005a20 <can_comm_process+0x258>)
 800592c:	2200      	movs	r2, #0
 800592e:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
							/* get normal controller data*/
							rc.ctrl.ch0 = comm->can_comm.rx_data[RC_IDX][0];
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	f9b3 2024 	ldrsh.w	r2, [r3, #36]	; 0x24
 8005938:	4b39      	ldr	r3, [pc, #228]	; (8005a20 <can_comm_process+0x258>)
 800593a:	801a      	strh	r2, [r3, #0]
							rc.ctrl.ch1 = comm->can_comm.rx_data[RC_IDX][1];
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	f9b3 2026 	ldrsh.w	r2, [r3, #38]	; 0x26
 8005942:	4b37      	ldr	r3, [pc, #220]	; (8005a20 <can_comm_process+0x258>)
 8005944:	805a      	strh	r2, [r3, #2]
						}
						can_comm_rx[RC_IDX].comm_id = 0;//reset id to avoid message flooding
 8005946:	4b32      	ldr	r3, [pc, #200]	; (8005a10 <can_comm_process+0x248>)
 8005948:	2200      	movs	r2, #0
 800594a:	619a      	str	r2, [r3, #24]
					}

					break;
 800594c:	e003      	b.n	8005956 <can_comm_process+0x18e>
			 }
		}
 800594e:	bf00      	nop
 8005950:	e002      	b.n	8005958 <can_comm_process+0x190>
					break;
 8005952:	bf00      	nop
 8005954:	e000      	b.n	8005958 <can_comm_process+0x190>
					break;
 8005956:	bf00      	nop
		if(isSubscribed(&comm->sub_list, COMM_PC_CONTROL) == SUB_SUCCESS){
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	3354      	adds	r3, #84	; 0x54
 800595c:	2104      	movs	r1, #4
 800595e:	4618      	mov	r0, r3
 8005960:	f002 fe3e 	bl	80085e0 <isSubscribed>
 8005964:	4603      	mov	r3, r0
 8005966:	2b00      	cmp	r3, #0
 8005968:	d13d      	bne.n	80059e6 <can_comm_process+0x21e>
			switch(pc_message.role){
 800596a:	4b2f      	ldr	r3, [pc, #188]	; (8005a28 <can_comm_process+0x260>)
 800596c:	785b      	ldrb	r3, [r3, #1]
 800596e:	2b00      	cmp	r3, #0
 8005970:	d019      	beq.n	80059a6 <can_comm_process+0x1de>
 8005972:	2b01      	cmp	r3, #1
 8005974:	d13c      	bne.n	80059f0 <can_comm_process+0x228>
				case Transmitter:
					if(pc_message.message.comm_pc.send_flag == 1){
 8005976:	4b2c      	ldr	r3, [pc, #176]	; (8005a28 <can_comm_process+0x260>)
 8005978:	7b1b      	ldrb	r3, [r3, #12]
 800597a:	2b01      	cmp	r3, #1
 800597c:	d135      	bne.n	80059ea <can_comm_process+0x222>
						memcpy(comm->can_comm.tx_data, &(pc_message.message.comm_pc.pc_data), sizeof(pc_message.message.comm_pc.pc_data));
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	330c      	adds	r3, #12
 8005982:	2208      	movs	r2, #8
 8005984:	4929      	ldr	r1, [pc, #164]	; (8005a2c <can_comm_process+0x264>)
 8005986:	4618      	mov	r0, r3
 8005988:	f00c f8f8 	bl	8011b7c <memcpy>
						comm->can_comm.can_send_comm_data(&hcan2, comm->can_comm.tx_data, PC_COMM_ID);
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005990:	687a      	ldr	r2, [r7, #4]
 8005992:	f102 010c 	add.w	r1, r2, #12
 8005996:	f240 3203 	movw	r2, #771	; 0x303
 800599a:	4819      	ldr	r0, [pc, #100]	; (8005a00 <can_comm_process+0x238>)
 800599c:	4798      	blx	r3
						pc_message.message.comm_pc.send_flag = 0;//reset flag to avoid message flooding
 800599e:	4b22      	ldr	r3, [pc, #136]	; (8005a28 <can_comm_process+0x260>)
 80059a0:	2200      	movs	r2, #0
 80059a2:	731a      	strb	r2, [r3, #12]
					}
					break;
 80059a4:	e021      	b.n	80059ea <can_comm_process+0x222>
				case Receiver:
					if(can_comm_rx[PC_IDX].comm_id == PC_COMM_ID){
 80059a6:	4b1a      	ldr	r3, [pc, #104]	; (8005a10 <can_comm_process+0x248>)
 80059a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059aa:	f240 3203 	movw	r2, #771	; 0x303
 80059ae:	4293      	cmp	r3, r2
 80059b0:	d11d      	bne.n	80059ee <can_comm_process+0x226>
						rc.pc.mouse.x = comm->can_comm.rx_data[PC_IDX][0];
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	f9b3 202c 	ldrsh.w	r2, [r3, #44]	; 0x2c
 80059b8:	4b19      	ldr	r3, [pc, #100]	; (8005a20 <can_comm_process+0x258>)
 80059ba:	819a      	strh	r2, [r3, #12]
						rc.pc.mouse.y = comm->can_comm.rx_data[PC_IDX][1];
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	f9b3 202e 	ldrsh.w	r2, [r3, #46]	; 0x2e
 80059c2:	4b17      	ldr	r3, [pc, #92]	; (8005a20 <can_comm_process+0x258>)
 80059c4:	81da      	strh	r2, [r3, #14]
						rc.pc.mouse.left_click.status  = comm->can_comm.rx_data[PC_IDX][2];
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 80059cc:	b2da      	uxtb	r2, r3
 80059ce:	4b14      	ldr	r3, [pc, #80]	; (8005a20 <can_comm_process+0x258>)
 80059d0:	751a      	strb	r2, [r3, #20]
						rc.pc.mouse.right_click.status  = comm->can_comm.rx_data[PC_IDX][3];
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	f9b3 3032 	ldrsh.w	r3, [r3, #50]	; 0x32
 80059d8:	b2da      	uxtb	r2, r3
 80059da:	4b11      	ldr	r3, [pc, #68]	; (8005a20 <can_comm_process+0x258>)
 80059dc:	75da      	strb	r2, [r3, #23]
						can_comm_rx[PC_IDX].comm_id = 0;//reset id to avoid message flooding
 80059de:	4b0c      	ldr	r3, [pc, #48]	; (8005a10 <can_comm_process+0x248>)
 80059e0:	2200      	movs	r2, #0
 80059e2:	625a      	str	r2, [r3, #36]	; 0x24
					}
					break;
 80059e4:	e003      	b.n	80059ee <can_comm_process+0x226>
			 }
		}
 80059e6:	bf00      	nop
 80059e8:	e002      	b.n	80059f0 <can_comm_process+0x228>
					break;
 80059ea:	bf00      	nop
 80059ec:	e000      	b.n	80059f0 <can_comm_process+0x228>
					break;
 80059ee:	bf00      	nop

		/* delay until wake time */
		vTaskDelayUntil(&xLastWakeTime, xFrequency);
 80059f0:	f107 0308 	add.w	r3, r7, #8
 80059f4:	68f9      	ldr	r1, [r7, #12]
 80059f6:	4618      	mov	r0, r3
 80059f8:	f00a ff40 	bl	801087c <vTaskDelayUntil>
		comm->can_comm.can_recv_comm_data(&hcan2, 8, comm->can_comm.rx_data);
 80059fc:	e6f3      	b.n	80057e6 <can_comm_process+0x1e>
 80059fe:	bf00      	nop
 8005a00:	2000d7c0 	.word	0x2000d7c0
 8005a04:	20000084 	.word	0x20000084
 8005a08:	461b283d 	.word	0x461b283d
 8005a0c:	20000088 	.word	0x20000088
 8005a10:	20000530 	.word	0x20000530
 8005a14:	2000d464 	.word	0x2000d464
 8005a18:	200000ec 	.word	0x200000ec
 8005a1c:	200000f0 	.word	0x200000f0
 8005a20:	2000d6c0 	.word	0x2000d6c0
 8005a24:	200047a0 	.word	0x200047a0
 8005a28:	20000154 	.word	0x20000154
 8005a2c:	20000158 	.word	0x20000158

08005a30 <process_tx_data_ftoi16>:
/**
* @brief CAN commnication send data float to int16
* @param comm: main comm app struct
* 		 scale_factor: corresponding scale_factor
*/
void process_tx_data_ftoi16(float* input_data, int16_t* output_data, int length, float scale_factor){
 8005a30:	b480      	push	{r7}
 8005a32:	b087      	sub	sp, #28
 8005a34:	af00      	add	r7, sp, #0
 8005a36:	60f8      	str	r0, [r7, #12]
 8005a38:	60b9      	str	r1, [r7, #8]
 8005a3a:	607a      	str	r2, [r7, #4]
 8005a3c:	ed87 0a00 	vstr	s0, [r7]
    for (int i = 0; i < length; i++) {
 8005a40:	2300      	movs	r3, #0
 8005a42:	617b      	str	r3, [r7, #20]
 8005a44:	e016      	b.n	8005a74 <process_tx_data_ftoi16+0x44>
        output_data[i] = (int16_t)(input_data[i] * scale_factor);
 8005a46:	697b      	ldr	r3, [r7, #20]
 8005a48:	009b      	lsls	r3, r3, #2
 8005a4a:	68fa      	ldr	r2, [r7, #12]
 8005a4c:	4413      	add	r3, r2
 8005a4e:	ed93 7a00 	vldr	s14, [r3]
 8005a52:	edd7 7a00 	vldr	s15, [r7]
 8005a56:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005a5a:	697b      	ldr	r3, [r7, #20]
 8005a5c:	005b      	lsls	r3, r3, #1
 8005a5e:	68ba      	ldr	r2, [r7, #8]
 8005a60:	4413      	add	r3, r2
 8005a62:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005a66:	ee17 2a90 	vmov	r2, s15
 8005a6a:	b212      	sxth	r2, r2
 8005a6c:	801a      	strh	r2, [r3, #0]
    for (int i = 0; i < length; i++) {
 8005a6e:	697b      	ldr	r3, [r7, #20]
 8005a70:	3301      	adds	r3, #1
 8005a72:	617b      	str	r3, [r7, #20]
 8005a74:	697a      	ldr	r2, [r7, #20]
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	429a      	cmp	r2, r3
 8005a7a:	dbe4      	blt.n	8005a46 <process_tx_data_ftoi16+0x16>
    }
}
 8005a7c:	bf00      	nop
 8005a7e:	bf00      	nop
 8005a80:	371c      	adds	r7, #28
 8005a82:	46bd      	mov	sp, r7
 8005a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a88:	4770      	bx	lr

08005a8a <process_rx_data_i16tof>:
/**
* @brief CAN commnication recving data int16 to float
* @param comm: main comm app struct
* 		 scale_factor: corresponding scale_factor
*/
void process_rx_data_i16tof(BoardComm_t *comm, float *output_buffer, float scale_factor, uint32_t idx) {
 8005a8a:	b480      	push	{r7}
 8005a8c:	b087      	sub	sp, #28
 8005a8e:	af00      	add	r7, sp, #0
 8005a90:	60f8      	str	r0, [r7, #12]
 8005a92:	60b9      	str	r1, [r7, #8]
 8005a94:	ed87 0a01 	vstr	s0, [r7, #4]
 8005a98:	603a      	str	r2, [r7, #0]
	/*we cannot set the output buffer as a local variable in this fucntion
	 * since it may cause "dangling pointer" problem */
    for (int i = 0; i < 4; i++) {
 8005a9a:	2300      	movs	r3, #0
 8005a9c:	617b      	str	r3, [r7, #20]
 8005a9e:	e01a      	b.n	8005ad6 <process_rx_data_i16tof+0x4c>
//        comm->can_comm.rx_data[idx][i] = (comm->can_comm.rx_data[idx][i*2] << 8) | comm->can_comm.rx_data[1][i*2+1];
        output_buffer[i] = (float)comm->can_comm.rx_data[idx][i] / scale_factor;
 8005aa0:	68fa      	ldr	r2, [r7, #12]
 8005aa2:	683b      	ldr	r3, [r7, #0]
 8005aa4:	0099      	lsls	r1, r3, #2
 8005aa6:	697b      	ldr	r3, [r7, #20]
 8005aa8:	440b      	add	r3, r1
 8005aaa:	3308      	adds	r3, #8
 8005aac:	005b      	lsls	r3, r3, #1
 8005aae:	4413      	add	r3, r2
 8005ab0:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8005ab4:	ee07 3a90 	vmov	s15, r3
 8005ab8:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8005abc:	697b      	ldr	r3, [r7, #20]
 8005abe:	009b      	lsls	r3, r3, #2
 8005ac0:	68ba      	ldr	r2, [r7, #8]
 8005ac2:	4413      	add	r3, r2
 8005ac4:	ed97 7a01 	vldr	s14, [r7, #4]
 8005ac8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005acc:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 0; i < 4; i++) {
 8005ad0:	697b      	ldr	r3, [r7, #20]
 8005ad2:	3301      	adds	r3, #1
 8005ad4:	617b      	str	r3, [r7, #20]
 8005ad6:	697b      	ldr	r3, [r7, #20]
 8005ad8:	2b03      	cmp	r3, #3
 8005ada:	dde1      	ble.n	8005aa0 <process_rx_data_i16tof+0x16>
    }
}
 8005adc:	bf00      	nop
 8005ade:	bf00      	nop
 8005ae0:	371c      	adds	r7, #28
 8005ae2:	46bd      	mov	sp, r7
 8005ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ae8:	4770      	bx	lr
	...

08005aec <can_send_comm_data>:
* @param CAN_HandleTypeDef object: hcan pointer refer to a HAL CAN structure
* 		 int32_t* send_data: The data is ready to be sent
* 		 uint32_t comm_id：
* @retval None
*/
void can_send_comm_data(CAN_HandleTypeDef* hcan, int16_t* send_data, uint32_t comm_id){
 8005aec:	b580      	push	{r7, lr}
 8005aee:	b08c      	sub	sp, #48	; 0x30
 8005af0:	af00      	add	r7, sp, #0
 8005af2:	60f8      	str	r0, [r7, #12]
 8005af4:	60b9      	str	r1, [r7, #8]
 8005af6:	607a      	str	r2, [r7, #4]
	uint8_t comm_can_send_data[8];
//	uint32_t send_mail_box;
	CAN_TxHeaderTypeDef  comm_tx_message;

	comm_tx_message.IDE = CAN_ID_STD;
 8005af8:	2300      	movs	r3, #0
 8005afa:	61bb      	str	r3, [r7, #24]
	comm_tx_message.RTR = CAN_RTR_DATA;
 8005afc:	2300      	movs	r3, #0
 8005afe:	61fb      	str	r3, [r7, #28]
	comm_tx_message.DLC = 0x08;
 8005b00:	2308      	movs	r3, #8
 8005b02:	623b      	str	r3, [r7, #32]
	comm_tx_message.StdId = comm_id;
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	613b      	str	r3, [r7, #16]

	comm_can_send_data[0] = send_data[0] >> 8;
 8005b08:	68bb      	ldr	r3, [r7, #8]
 8005b0a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005b0e:	121b      	asrs	r3, r3, #8
 8005b10:	b21b      	sxth	r3, r3
 8005b12:	b2db      	uxtb	r3, r3
 8005b14:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	comm_can_send_data[1] = send_data[0];
 8005b18:	68bb      	ldr	r3, [r7, #8]
 8005b1a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005b1e:	b2db      	uxtb	r3, r3
 8005b20:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
	comm_can_send_data[2] = send_data[1] >> 8;
 8005b24:	68bb      	ldr	r3, [r7, #8]
 8005b26:	3302      	adds	r3, #2
 8005b28:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005b2c:	121b      	asrs	r3, r3, #8
 8005b2e:	b21b      	sxth	r3, r3
 8005b30:	b2db      	uxtb	r3, r3
 8005b32:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
	comm_can_send_data[3] = send_data[1];
 8005b36:	68bb      	ldr	r3, [r7, #8]
 8005b38:	3302      	adds	r3, #2
 8005b3a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005b3e:	b2db      	uxtb	r3, r3
 8005b40:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	comm_can_send_data[4] = send_data[2] >> 8;
 8005b44:	68bb      	ldr	r3, [r7, #8]
 8005b46:	3304      	adds	r3, #4
 8005b48:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005b4c:	121b      	asrs	r3, r3, #8
 8005b4e:	b21b      	sxth	r3, r3
 8005b50:	b2db      	uxtb	r3, r3
 8005b52:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
	comm_can_send_data[5] = send_data[2];
 8005b56:	68bb      	ldr	r3, [r7, #8]
 8005b58:	3304      	adds	r3, #4
 8005b5a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005b5e:	b2db      	uxtb	r3, r3
 8005b60:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
	comm_can_send_data[6] = send_data[3] >> 8;
 8005b64:	68bb      	ldr	r3, [r7, #8]
 8005b66:	3306      	adds	r3, #6
 8005b68:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005b6c:	121b      	asrs	r3, r3, #8
 8005b6e:	b21b      	sxth	r3, r3
 8005b70:	b2db      	uxtb	r3, r3
 8005b72:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
	comm_can_send_data[7] = send_data[3];
 8005b76:	68bb      	ldr	r3, [r7, #8]
 8005b78:	3306      	adds	r3, #6
 8005b7a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005b7e:	b2db      	uxtb	r3, r3
 8005b80:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	/* send to fifo queue*/
	enqueueCanMessage(&comm_tx_message, canQueue, &canqm, comm_can_send_data);
 8005b84:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005b88:	f107 0010 	add.w	r0, r7, #16
 8005b8c:	4a06      	ldr	r2, [pc, #24]	; (8005ba8 <can_send_comm_data+0xbc>)
 8005b8e:	4907      	ldr	r1, [pc, #28]	; (8005bac <can_send_comm_data+0xc0>)
 8005b90:	f7fc ff4a 	bl	8002a28 <enqueueCanMessage>

//	if(HAL_CAN_GetTxMailboxesFreeLevel(hcan)>0){
		sendNextCanMessage(hcan, canQueue, &canqm);
 8005b94:	4a04      	ldr	r2, [pc, #16]	; (8005ba8 <can_send_comm_data+0xbc>)
 8005b96:	4905      	ldr	r1, [pc, #20]	; (8005bac <can_send_comm_data+0xc0>)
 8005b98:	68f8      	ldr	r0, [r7, #12]
 8005b9a:	f7fc ff95 	bl	8002ac8 <sendNextCanMessage>
//		HAL_CAN_AddTxMessage(hcan, &comm_tx_message, comm_can_send_data, (uint32_t *)CAN_TX_MAILBOX0);
//	}
}
 8005b9e:	bf00      	nop
 8005ba0:	3730      	adds	r7, #48	; 0x30
 8005ba2:	46bd      	mov	sp, r7
 8005ba4:	bd80      	pop	{r7, pc}
 8005ba6:	bf00      	nop
 8005ba8:	2000d4f4 	.word	0x2000d4f4
 8005bac:	20005764 	.word	0x20005764

08005bb0 <can_recv_comm_data>:
* @brief CAN commnication receiving function, activated for CAN2 comms
* @param CAN_HandleTypeDef object: A can pointer refer to a CAN structure
* 		 int32_t* send_data: The data is ready to be sent
* @retval None
*/
void can_recv_comm_data(CAN_HandleTypeDef* hcan, uint32_t data_len, int16_t (*rx_buffer)[TOTAL_COMM_ID][4]){
 8005bb0:	b580      	push	{r7, lr}
 8005bb2:	b088      	sub	sp, #32
 8005bb4:	af00      	add	r7, sp, #0
 8005bb6:	60f8      	str	r0, [r7, #12]
 8005bb8:	60b9      	str	r1, [r7, #8]
 8005bba:	607a      	str	r2, [r7, #4]
	uint8_t comm_temp_rx_buffer[8];
	for(int i=0;i<TOTAL_COMM_ID;i++){
 8005bbc:	2300      	movs	r3, #0
 8005bbe:	61fb      	str	r3, [r7, #28]
 8005bc0:	e042      	b.n	8005c48 <can_recv_comm_data+0x98>
		memcpy(comm_temp_rx_buffer, can_comm_rx[i].comm_rx_buffer, data_len);
 8005bc2:	69fa      	ldr	r2, [r7, #28]
 8005bc4:	4613      	mov	r3, r2
 8005bc6:	005b      	lsls	r3, r3, #1
 8005bc8:	4413      	add	r3, r2
 8005bca:	009b      	lsls	r3, r3, #2
 8005bcc:	4a22      	ldr	r2, [pc, #136]	; (8005c58 <can_recv_comm_data+0xa8>)
 8005bce:	4413      	add	r3, r2
 8005bd0:	1d19      	adds	r1, r3, #4
 8005bd2:	f107 0314 	add.w	r3, r7, #20
 8005bd6:	68ba      	ldr	r2, [r7, #8]
 8005bd8:	4618      	mov	r0, r3
 8005bda:	f00b ffcf 	bl	8011b7c <memcpy>
		(*rx_buffer)[i][0] = (int16_t)(comm_temp_rx_buffer[0] << 8 | comm_temp_rx_buffer[1]);
 8005bde:	7d3b      	ldrb	r3, [r7, #20]
 8005be0:	021b      	lsls	r3, r3, #8
 8005be2:	b21a      	sxth	r2, r3
 8005be4:	7d7b      	ldrb	r3, [r7, #21]
 8005be6:	b21b      	sxth	r3, r3
 8005be8:	4313      	orrs	r3, r2
 8005bea:	b219      	sxth	r1, r3
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	69fa      	ldr	r2, [r7, #28]
 8005bf0:	f823 1032 	strh.w	r1, [r3, r2, lsl #3]
		(*rx_buffer)[i][1] = (int16_t)(comm_temp_rx_buffer[2] << 8 | comm_temp_rx_buffer[3]);
 8005bf4:	7dbb      	ldrb	r3, [r7, #22]
 8005bf6:	021b      	lsls	r3, r3, #8
 8005bf8:	b21a      	sxth	r2, r3
 8005bfa:	7dfb      	ldrb	r3, [r7, #23]
 8005bfc:	b21b      	sxth	r3, r3
 8005bfe:	4313      	orrs	r3, r2
 8005c00:	b219      	sxth	r1, r3
 8005c02:	687a      	ldr	r2, [r7, #4]
 8005c04:	69fb      	ldr	r3, [r7, #28]
 8005c06:	00db      	lsls	r3, r3, #3
 8005c08:	4413      	add	r3, r2
 8005c0a:	460a      	mov	r2, r1
 8005c0c:	805a      	strh	r2, [r3, #2]
		(*rx_buffer)[i][2] = (int16_t)(comm_temp_rx_buffer[4] << 8 | comm_temp_rx_buffer[5]);
 8005c0e:	7e3b      	ldrb	r3, [r7, #24]
 8005c10:	021b      	lsls	r3, r3, #8
 8005c12:	b21a      	sxth	r2, r3
 8005c14:	7e7b      	ldrb	r3, [r7, #25]
 8005c16:	b21b      	sxth	r3, r3
 8005c18:	4313      	orrs	r3, r2
 8005c1a:	b219      	sxth	r1, r3
 8005c1c:	687a      	ldr	r2, [r7, #4]
 8005c1e:	69fb      	ldr	r3, [r7, #28]
 8005c20:	00db      	lsls	r3, r3, #3
 8005c22:	4413      	add	r3, r2
 8005c24:	460a      	mov	r2, r1
 8005c26:	809a      	strh	r2, [r3, #4]
		(*rx_buffer)[i][3] = (int16_t)(comm_temp_rx_buffer[6] << 8 | comm_temp_rx_buffer[7]);
 8005c28:	7ebb      	ldrb	r3, [r7, #26]
 8005c2a:	021b      	lsls	r3, r3, #8
 8005c2c:	b21a      	sxth	r2, r3
 8005c2e:	7efb      	ldrb	r3, [r7, #27]
 8005c30:	b21b      	sxth	r3, r3
 8005c32:	4313      	orrs	r3, r2
 8005c34:	b219      	sxth	r1, r3
 8005c36:	687a      	ldr	r2, [r7, #4]
 8005c38:	69fb      	ldr	r3, [r7, #28]
 8005c3a:	00db      	lsls	r3, r3, #3
 8005c3c:	4413      	add	r3, r2
 8005c3e:	460a      	mov	r2, r1
 8005c40:	80da      	strh	r2, [r3, #6]
	for(int i=0;i<TOTAL_COMM_ID;i++){
 8005c42:	69fb      	ldr	r3, [r7, #28]
 8005c44:	3301      	adds	r3, #1
 8005c46:	61fb      	str	r3, [r7, #28]
 8005c48:	69fb      	ldr	r3, [r7, #28]
 8005c4a:	2b06      	cmp	r3, #6
 8005c4c:	ddb9      	ble.n	8005bc2 <can_recv_comm_data+0x12>
	}
}
 8005c4e:	bf00      	nop
 8005c50:	bf00      	nop
 8005c52:	3720      	adds	r7, #32
 8005c54:	46bd      	mov	sp, r7
 8005c56:	bd80      	pop	{r7, pc}
 8005c58:	20000530 	.word	0x20000530

08005c5c <RC_Task_Func>:
/**
  * @brief     main remote control task
  * @param[in] None
  * @retval    None
  */
void RC_Task_Func(){
 8005c5c:	b580      	push	{r7, lr}
 8005c5e:	b082      	sub	sp, #8
 8005c60:	af00      	add	r7, sp, #0

	/* set task exec period */
	TickType_t xLastWakeTime;
	const TickType_t xFrequency = pdMS_TO_TICKS(10); // 100Hz, make sure this task slower than comm app
 8005c62:	230a      	movs	r3, #10
 8005c64:	607b      	str	r3, [r7, #4]

	/* init rc task */
	rc_task_init(&rc);
 8005c66:	480d      	ldr	r0, [pc, #52]	; (8005c9c <RC_Task_Func+0x40>)
 8005c68:	f000 f822 	bl	8005cb0 <rc_task_init>

	/* reset rc test */
	rc_reset(&rc);
 8005c6c:	480b      	ldr	r0, [pc, #44]	; (8005c9c <RC_Task_Func+0x40>)
 8005c6e:	f000 fb53 	bl	8006318 <rc_reset>

	/* init the task ticks */
	xLastWakeTime = xTaskGetTickCount();
 8005c72:	f00a ffbf 	bl	8010bf4 <xTaskGetTickCount>
 8005c76:	4603      	mov	r3, r0
 8005c78:	603b      	str	r3, [r7, #0]

	for(;;){

		rc_process_rx_data(&rc, rc_rx_buffer);
 8005c7a:	4909      	ldr	r1, [pc, #36]	; (8005ca0 <RC_Task_Func+0x44>)
 8005c7c:	4807      	ldr	r0, [pc, #28]	; (8005c9c <RC_Task_Func+0x40>)
 8005c7e:	f000 f8b5 	bl	8005dec <rc_process_rx_data>
		rc_update_comm_pack(&rc, &(rc_message.message.comm_rc), &(pc_message.message.comm_pc),&(pc_ext_message.message.comm_ext_pc));
 8005c82:	4b08      	ldr	r3, [pc, #32]	; (8005ca4 <RC_Task_Func+0x48>)
 8005c84:	4a08      	ldr	r2, [pc, #32]	; (8005ca8 <RC_Task_Func+0x4c>)
 8005c86:	4909      	ldr	r1, [pc, #36]	; (8005cac <RC_Task_Func+0x50>)
 8005c88:	4804      	ldr	r0, [pc, #16]	; (8005c9c <RC_Task_Func+0x40>)
 8005c8a:	f000 fac9 	bl	8006220 <rc_update_comm_pack>

		/* delay until wake time */
	    vTaskDelayUntil(&xLastWakeTime, xFrequency);
 8005c8e:	463b      	mov	r3, r7
 8005c90:	6879      	ldr	r1, [r7, #4]
 8005c92:	4618      	mov	r0, r3
 8005c94:	f00a fdf2 	bl	801087c <vTaskDelayUntil>
		rc_process_rx_data(&rc, rc_rx_buffer);
 8005c98:	e7ef      	b.n	8005c7a <RC_Task_Func+0x1e>
 8005c9a:	bf00      	nop
 8005c9c:	2000d6c0 	.word	0x2000d6c0
 8005ca0:	2000d868 	.word	0x2000d868
 8005ca4:	200001c0 	.word	0x200001c0
 8005ca8:	20000158 	.word	0x20000158
 8005cac:	200000f0 	.word	0x200000f0

08005cb0 <rc_task_init>:
/**
  * @brief     init all the struct before task begin
  * @param[in] main rc struct
  * @retval    None
  */
void rc_task_init(RemoteControl_t *rc_hdlr){
 8005cb0:	b580      	push	{r7, lr}
 8005cb2:	b082      	sub	sp, #8
 8005cb4:	af00      	add	r7, sp, #0
 8005cb6:	6078      	str	r0, [r7, #4]
	/* controller init */
	rc_hdlr->ctrl.ch0 = 0;
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	2200      	movs	r2, #0
 8005cbc:	801a      	strh	r2, [r3, #0]
	rc_hdlr->ctrl.ch1 = 0;
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	2200      	movs	r2, #0
 8005cc2:	805a      	strh	r2, [r3, #2]
	rc_hdlr->ctrl.ch2 = 0;
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	2200      	movs	r2, #0
 8005cc8:	809a      	strh	r2, [r3, #4]
	rc_hdlr->ctrl.ch3 = 0;
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	2200      	movs	r2, #0
 8005cce:	80da      	strh	r2, [r3, #6]
	rc_hdlr->ctrl.s1 = SW_MID; //idle mode
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	2203      	movs	r2, #3
 8005cd4:	721a      	strb	r2, [r3, #8]
	rc_hdlr->ctrl.s2 = SW_MID; //cease fire
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	2203      	movs	r2, #3
 8005cda:	725a      	strb	r2, [r3, #9]

	/* pc init */
	rc_hdlr->pc.mouse.x = 0;
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	2200      	movs	r2, #0
 8005ce0:	819a      	strh	r2, [r3, #12]
	rc_hdlr->pc.mouse.y = 0;
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	2200      	movs	r2, #0
 8005ce6:	81da      	strh	r2, [r3, #14]
	rc_hdlr->pc.mouse.z = 0;
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	2200      	movs	r2, #0
 8005cec:	821a      	strh	r2, [r3, #16]
	rc_hdlr->pc.mouse.click_l = 0;
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	2200      	movs	r2, #0
 8005cf2:	749a      	strb	r2, [r3, #18]
	rc_hdlr->pc.mouse.click_r = 0;
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	2200      	movs	r2, #0
 8005cf8:	74da      	strb	r2, [r3, #19]

	rc_key_init(&rc_hdlr->pc.key.W);
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	333c      	adds	r3, #60	; 0x3c
 8005cfe:	4618      	mov	r0, r3
 8005d00:	f000 fb1e 	bl	8006340 <rc_key_init>
	rc_key_init(&rc_hdlr->pc.key.A);
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	333f      	adds	r3, #63	; 0x3f
 8005d08:	4618      	mov	r0, r3
 8005d0a:	f000 fb19 	bl	8006340 <rc_key_init>
	rc_key_init(&rc_hdlr->pc.key.S);
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	3342      	adds	r3, #66	; 0x42
 8005d12:	4618      	mov	r0, r3
 8005d14:	f000 fb14 	bl	8006340 <rc_key_init>
	rc_key_init(&rc_hdlr->pc.key.D);
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	3345      	adds	r3, #69	; 0x45
 8005d1c:	4618      	mov	r0, r3
 8005d1e:	f000 fb0f 	bl	8006340 <rc_key_init>
	rc_key_init(&rc_hdlr->pc.key.Q);
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	3348      	adds	r3, #72	; 0x48
 8005d26:	4618      	mov	r0, r3
 8005d28:	f000 fb0a 	bl	8006340 <rc_key_init>
	rc_key_init(&rc_hdlr->pc.key.E);
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	334b      	adds	r3, #75	; 0x4b
 8005d30:	4618      	mov	r0, r3
 8005d32:	f000 fb05 	bl	8006340 <rc_key_init>
	rc_key_init(&rc_hdlr->pc.key.R);
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	334e      	adds	r3, #78	; 0x4e
 8005d3a:	4618      	mov	r0, r3
 8005d3c:	f000 fb00 	bl	8006340 <rc_key_init>
	rc_key_init(&rc_hdlr->pc.key.V);
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	3351      	adds	r3, #81	; 0x51
 8005d44:	4618      	mov	r0, r3
 8005d46:	f000 fafb 	bl	8006340 <rc_key_init>
	rc_key_init(&rc_hdlr->pc.key.Ctrl);
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	3354      	adds	r3, #84	; 0x54
 8005d4e:	4618      	mov	r0, r3
 8005d50:	f000 faf6 	bl	8006340 <rc_key_init>
	rc_key_init(&rc_hdlr->pc.key.F);
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	3357      	adds	r3, #87	; 0x57
 8005d58:	4618      	mov	r0, r3
 8005d5a:	f000 faf1 	bl	8006340 <rc_key_init>
	rc_key_init(&rc_hdlr->pc.key.Shift);
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	335a      	adds	r3, #90	; 0x5a
 8005d62:	4618      	mov	r0, r3
 8005d64:	f000 faec 	bl	8006340 <rc_key_init>
	rc_key_init(&rc_hdlr->pc.key.G);
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	335d      	adds	r3, #93	; 0x5d
 8005d6c:	4618      	mov	r0, r3
 8005d6e:	f000 fae7 	bl	8006340 <rc_key_init>
	rc_key_init(&rc_hdlr->pc.key.C);
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	3360      	adds	r3, #96	; 0x60
 8005d76:	4618      	mov	r0, r3
 8005d78:	f000 fae2 	bl	8006340 <rc_key_init>
	rc_key_init(&rc_hdlr->pc.key.B);
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	3363      	adds	r3, #99	; 0x63
 8005d80:	4618      	mov	r0, r3
 8005d82:	f000 fadd 	bl	8006340 <rc_key_init>
	rc_key_init(&rc_hdlr->pc.mouse.left_click);
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	3314      	adds	r3, #20
 8005d8a:	4618      	mov	r0, r3
 8005d8c:	f000 fad8 	bl	8006340 <rc_key_init>
	rc_key_init(&rc_hdlr->pc.mouse.right_click);
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	3317      	adds	r3, #23
 8005d94:	4618      	mov	r0, r3
 8005d96:	f000 fad3 	bl	8006340 <rc_key_init>


	/* init low pass params */
	rc_hdlr->pc.mouse.x_folp.a = 0.95;
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	4a12      	ldr	r2, [pc, #72]	; (8005de8 <rc_task_init+0x138>)
 8005d9e:	629a      	str	r2, [r3, #40]	; 0x28
	rc_hdlr->pc.mouse.x_folp.cur_data = 0;
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	f04f 0200 	mov.w	r2, #0
 8005da6:	61da      	str	r2, [r3, #28]
	rc_hdlr->pc.mouse.x_folp.last_output_data = 0;
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	f04f 0200 	mov.w	r2, #0
 8005dae:	625a      	str	r2, [r3, #36]	; 0x24
	rc_hdlr->pc.mouse.x_folp.output_data = 0;
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	f04f 0200 	mov.w	r2, #0
 8005db6:	621a      	str	r2, [r3, #32]

	rc_hdlr->pc.mouse.y_folp.a = 0.95;
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	4a0b      	ldr	r2, [pc, #44]	; (8005de8 <rc_task_init+0x138>)
 8005dbc:	639a      	str	r2, [r3, #56]	; 0x38
	rc_hdlr->pc.mouse.y_folp.cur_data = 0;
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	f04f 0200 	mov.w	r2, #0
 8005dc4:	62da      	str	r2, [r3, #44]	; 0x2c
	rc_hdlr->pc.mouse.y_folp.last_output_data = 0;
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	f04f 0200 	mov.w	r2, #0
 8005dcc:	635a      	str	r2, [r3, #52]	; 0x34
	rc_hdlr->pc.mouse.y_folp.output_data = 0;
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	f04f 0200 	mov.w	r2, #0
 8005dd4:	631a      	str	r2, [r3, #48]	; 0x30

	/* apply deflaut mode */
	rc_hdlr->control_mode = CTRLER_MODE;
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	2200      	movs	r2, #0
 8005dda:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
}
 8005dde:	bf00      	nop
 8005de0:	3708      	adds	r7, #8
 8005de2:	46bd      	mov	sp, r7
 8005de4:	bd80      	pop	{r7, pc}
 8005de6:	bf00      	nop
 8005de8:	3f733333 	.word	0x3f733333

08005dec <rc_process_rx_data>:
/**
  * @brief     rc process recv data from dbus
  * @param[in] main rc struct
  * @retval    None
  */
void rc_process_rx_data(RemoteControl_t *rc_hdlr, uint8_t *rc_rx_buffer){
 8005dec:	b580      	push	{r7, lr}
 8005dee:	b082      	sub	sp, #8
 8005df0:	af00      	add	r7, sp, #0
 8005df2:	6078      	str	r0, [r7, #4]
 8005df4:	6039      	str	r1, [r7, #0]
	/* no matter what mode, read switch data */
	rc_hdlr->ctrl.s1   = ((rc_rx_buffer[5] >> 4)& 0x000C) >> 2;
 8005df6:	683b      	ldr	r3, [r7, #0]
 8005df8:	3305      	adds	r3, #5
 8005dfa:	781b      	ldrb	r3, [r3, #0]
 8005dfc:	091b      	lsrs	r3, r3, #4
 8005dfe:	b2db      	uxtb	r3, r3
 8005e00:	109b      	asrs	r3, r3, #2
 8005e02:	b2db      	uxtb	r3, r3
 8005e04:	f003 0303 	and.w	r3, r3, #3
 8005e08:	b2da      	uxtb	r2, r3
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	721a      	strb	r2, [r3, #8]
	rc_hdlr->ctrl.s2   = ((rc_rx_buffer[5] >> 4)& 0x0003);      //may use this as mode swap indicator
 8005e0e:	683b      	ldr	r3, [r7, #0]
 8005e10:	3305      	adds	r3, #5
 8005e12:	781b      	ldrb	r3, [r3, #0]
 8005e14:	091b      	lsrs	r3, r3, #4
 8005e16:	b2db      	uxtb	r3, r3
 8005e18:	f003 0303 	and.w	r3, r3, #3
 8005e1c:	b2da      	uxtb	r2, r3
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	725a      	strb	r2, [r3, #9]

	/* currently hard coding */
	if(rc_hdlr->ctrl.s1 == SW_MID && rc_hdlr->ctrl.s2 == SW_DOWN)
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	7a1b      	ldrb	r3, [r3, #8]
 8005e26:	2b03      	cmp	r3, #3
 8005e28:	d108      	bne.n	8005e3c <rc_process_rx_data+0x50>
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	7a5b      	ldrb	r3, [r3, #9]
 8005e2e:	2b02      	cmp	r3, #2
 8005e30:	d104      	bne.n	8005e3c <rc_process_rx_data+0x50>
		rc_hdlr->control_mode = PC_MODE;
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	2201      	movs	r2, #1
 8005e36:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
 8005e3a:	e003      	b.n	8005e44 <rc_process_rx_data+0x58>
	else
		rc_hdlr->control_mode = CTRLER_MODE;
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	2200      	movs	r2, #0
 8005e40:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

	if(rc_hdlr->control_mode == CTRLER_MODE){
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	f040 80ab 	bne.w	8005fa6 <rc_process_rx_data+0x1ba>
		/* remote controller parse process */
		rc_hdlr->ctrl.ch0  = ((rc_rx_buffer[0]| (rc_rx_buffer[1] << 8)) & 0x07ff) - CHANNEL_CENTER;
 8005e50:	683b      	ldr	r3, [r7, #0]
 8005e52:	781b      	ldrb	r3, [r3, #0]
 8005e54:	b21a      	sxth	r2, r3
 8005e56:	683b      	ldr	r3, [r7, #0]
 8005e58:	3301      	adds	r3, #1
 8005e5a:	781b      	ldrb	r3, [r3, #0]
 8005e5c:	021b      	lsls	r3, r3, #8
 8005e5e:	b21b      	sxth	r3, r3
 8005e60:	4313      	orrs	r3, r2
 8005e62:	b21b      	sxth	r3, r3
 8005e64:	b29b      	uxth	r3, r3
 8005e66:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005e6a:	b29b      	uxth	r3, r3
 8005e6c:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8005e70:	b29b      	uxth	r3, r3
 8005e72:	b21a      	sxth	r2, r3
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	801a      	strh	r2, [r3, #0]
		rc_hdlr->ctrl.ch1  = (((rc_rx_buffer[1] >> 3) | (rc_rx_buffer[2] << 5)) & 0x07ff) - CHANNEL_CENTER;
 8005e78:	683b      	ldr	r3, [r7, #0]
 8005e7a:	3301      	adds	r3, #1
 8005e7c:	781b      	ldrb	r3, [r3, #0]
 8005e7e:	08db      	lsrs	r3, r3, #3
 8005e80:	b2db      	uxtb	r3, r3
 8005e82:	b21a      	sxth	r2, r3
 8005e84:	683b      	ldr	r3, [r7, #0]
 8005e86:	3302      	adds	r3, #2
 8005e88:	781b      	ldrb	r3, [r3, #0]
 8005e8a:	015b      	lsls	r3, r3, #5
 8005e8c:	b21b      	sxth	r3, r3
 8005e8e:	4313      	orrs	r3, r2
 8005e90:	b21b      	sxth	r3, r3
 8005e92:	b29b      	uxth	r3, r3
 8005e94:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005e98:	b29b      	uxth	r3, r3
 8005e9a:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8005e9e:	b29b      	uxth	r3, r3
 8005ea0:	b21a      	sxth	r2, r3
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	805a      	strh	r2, [r3, #2]
		rc_hdlr->ctrl.ch2  = (((rc_rx_buffer[2] >> 6) | (rc_rx_buffer[3] << 2) | (rc_rx_buffer[4] << 10)) & 0x07ff) - CHANNEL_CENTER;
 8005ea6:	683b      	ldr	r3, [r7, #0]
 8005ea8:	3302      	adds	r3, #2
 8005eaa:	781b      	ldrb	r3, [r3, #0]
 8005eac:	099b      	lsrs	r3, r3, #6
 8005eae:	b2db      	uxtb	r3, r3
 8005eb0:	b21a      	sxth	r2, r3
 8005eb2:	683b      	ldr	r3, [r7, #0]
 8005eb4:	3303      	adds	r3, #3
 8005eb6:	781b      	ldrb	r3, [r3, #0]
 8005eb8:	009b      	lsls	r3, r3, #2
 8005eba:	b21b      	sxth	r3, r3
 8005ebc:	4313      	orrs	r3, r2
 8005ebe:	b21a      	sxth	r2, r3
 8005ec0:	683b      	ldr	r3, [r7, #0]
 8005ec2:	3304      	adds	r3, #4
 8005ec4:	781b      	ldrb	r3, [r3, #0]
 8005ec6:	029b      	lsls	r3, r3, #10
 8005ec8:	b21b      	sxth	r3, r3
 8005eca:	4313      	orrs	r3, r2
 8005ecc:	b21b      	sxth	r3, r3
 8005ece:	b29b      	uxth	r3, r3
 8005ed0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005ed4:	b29b      	uxth	r3, r3
 8005ed6:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8005eda:	b29b      	uxth	r3, r3
 8005edc:	b21a      	sxth	r2, r3
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	809a      	strh	r2, [r3, #4]
		rc_hdlr->ctrl.ch3  = (((rc_rx_buffer[4] >> 1) | (rc_rx_buffer[5] << 7)) & 0x07ff) - CHANNEL_CENTER;
 8005ee2:	683b      	ldr	r3, [r7, #0]
 8005ee4:	3304      	adds	r3, #4
 8005ee6:	781b      	ldrb	r3, [r3, #0]
 8005ee8:	085b      	lsrs	r3, r3, #1
 8005eea:	b2db      	uxtb	r3, r3
 8005eec:	b21a      	sxth	r2, r3
 8005eee:	683b      	ldr	r3, [r7, #0]
 8005ef0:	3305      	adds	r3, #5
 8005ef2:	781b      	ldrb	r3, [r3, #0]
 8005ef4:	01db      	lsls	r3, r3, #7
 8005ef6:	b21b      	sxth	r3, r3
 8005ef8:	4313      	orrs	r3, r2
 8005efa:	b21b      	sxth	r3, r3
 8005efc:	b29b      	uxth	r3, r3
 8005efe:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005f02:	b29b      	uxth	r3, r3
 8005f04:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8005f08:	b29b      	uxth	r3, r3
 8005f0a:	b21a      	sxth	r2, r3
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	80da      	strh	r2, [r3, #6]
		rc_hdlr->ctrl.wheel = ((rc_rx_buffer[16]|(rc_rx_buffer[17]<<8))&0x07FF) - CHANNEL_CENTER;
 8005f10:	683b      	ldr	r3, [r7, #0]
 8005f12:	3310      	adds	r3, #16
 8005f14:	781b      	ldrb	r3, [r3, #0]
 8005f16:	b21a      	sxth	r2, r3
 8005f18:	683b      	ldr	r3, [r7, #0]
 8005f1a:	3311      	adds	r3, #17
 8005f1c:	781b      	ldrb	r3, [r3, #0]
 8005f1e:	021b      	lsls	r3, r3, #8
 8005f20:	b21b      	sxth	r3, r3
 8005f22:	4313      	orrs	r3, r2
 8005f24:	b21b      	sxth	r3, r3
 8005f26:	b29b      	uxth	r3, r3
 8005f28:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005f2c:	b29b      	uxth	r3, r3
 8005f2e:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8005f32:	b29b      	uxth	r3, r3
 8005f34:	b21a      	sxth	r2, r3
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	815a      	strh	r2, [r3, #10]

		/* calibration process to avoid some unexpected values */
		if ((abs(rc_hdlr->ctrl.ch0)  > CHANNEL_OFFSET_MAX_ABS_VAL) ||(abs(rc_hdlr->ctrl.ch1) > CHANNEL_OFFSET_MAX_ABS_VAL) || \
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	bfb8      	it	lt
 8005f44:	425b      	neglt	r3, r3
 8005f46:	b29b      	uxth	r3, r3
 8005f48:	f5b3 7f25 	cmp.w	r3, #660	; 0x294
 8005f4c:	d81e      	bhi.n	8005f8c <rc_process_rx_data+0x1a0>
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	bfb8      	it	lt
 8005f58:	425b      	neglt	r3, r3
 8005f5a:	b29b      	uxth	r3, r3
 8005f5c:	f5b3 7f25 	cmp.w	r3, #660	; 0x294
 8005f60:	d814      	bhi.n	8005f8c <rc_process_rx_data+0x1a0>
			 (abs(rc_hdlr->ctrl.ch2) > CHANNEL_OFFSET_MAX_ABS_VAL) ||(abs(rc_hdlr->ctrl.ch3) > CHANNEL_OFFSET_MAX_ABS_VAL))
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	bfb8      	it	lt
 8005f6c:	425b      	neglt	r3, r3
 8005f6e:	b29b      	uxth	r3, r3
		if ((abs(rc_hdlr->ctrl.ch0)  > CHANNEL_OFFSET_MAX_ABS_VAL) ||(abs(rc_hdlr->ctrl.ch1) > CHANNEL_OFFSET_MAX_ABS_VAL) || \
 8005f70:	f5b3 7f25 	cmp.w	r3, #660	; 0x294
 8005f74:	d80a      	bhi.n	8005f8c <rc_process_rx_data+0x1a0>
			 (abs(rc_hdlr->ctrl.ch2) > CHANNEL_OFFSET_MAX_ABS_VAL) ||(abs(rc_hdlr->ctrl.ch3) > CHANNEL_OFFSET_MAX_ABS_VAL))
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	bfb8      	it	lt
 8005f80:	425b      	neglt	r3, r3
 8005f82:	b29b      	uxth	r3, r3
 8005f84:	f5b3 7f25 	cmp.w	r3, #660	; 0x294
 8005f88:	f240 8143 	bls.w	8006212 <rc_process_rx_data+0x426>
		  {
			rc.ctrl.ch0 = 0;
 8005f8c:	4ba3      	ldr	r3, [pc, #652]	; (800621c <rc_process_rx_data+0x430>)
 8005f8e:	2200      	movs	r2, #0
 8005f90:	801a      	strh	r2, [r3, #0]
			rc.ctrl.ch1 = 0;
 8005f92:	4ba2      	ldr	r3, [pc, #648]	; (800621c <rc_process_rx_data+0x430>)
 8005f94:	2200      	movs	r2, #0
 8005f96:	805a      	strh	r2, [r3, #2]
			rc.ctrl.ch2 = 0;
 8005f98:	4ba0      	ldr	r3, [pc, #640]	; (800621c <rc_process_rx_data+0x430>)
 8005f9a:	2200      	movs	r2, #0
 8005f9c:	809a      	strh	r2, [r3, #4]
			rc.ctrl.ch3 = 0;
 8005f9e:	4b9f      	ldr	r3, [pc, #636]	; (800621c <rc_process_rx_data+0x430>)
 8005fa0:	2200      	movs	r2, #0
 8005fa2:	80da      	strh	r2, [r3, #6]

		rc_key_scan(&rc_hdlr->pc.mouse.left_click, rc_hdlr->pc.mouse.click_l, 0x0001);
		rc_key_scan(&rc_hdlr->pc.mouse.right_click, rc_hdlr->pc.mouse.click_r, 0x0001);

	}
}
 8005fa4:	e135      	b.n	8006212 <rc_process_rx_data+0x426>
	else if(rc_hdlr->control_mode == PC_MODE){
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 8005fac:	2b01      	cmp	r3, #1
 8005fae:	f040 8130 	bne.w	8006212 <rc_process_rx_data+0x426>
		rc_hdlr->pc.mouse.x = rc_rx_buffer[6] | (rc_rx_buffer[7] << 8);
 8005fb2:	683b      	ldr	r3, [r7, #0]
 8005fb4:	3306      	adds	r3, #6
 8005fb6:	781b      	ldrb	r3, [r3, #0]
 8005fb8:	b21a      	sxth	r2, r3
 8005fba:	683b      	ldr	r3, [r7, #0]
 8005fbc:	3307      	adds	r3, #7
 8005fbe:	781b      	ldrb	r3, [r3, #0]
 8005fc0:	021b      	lsls	r3, r3, #8
 8005fc2:	b21b      	sxth	r3, r3
 8005fc4:	4313      	orrs	r3, r2
 8005fc6:	b21a      	sxth	r2, r3
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	819a      	strh	r2, [r3, #12]
		rc_hdlr->pc.mouse.y = rc_rx_buffer[8] | (rc_rx_buffer[9] << 8);
 8005fcc:	683b      	ldr	r3, [r7, #0]
 8005fce:	3308      	adds	r3, #8
 8005fd0:	781b      	ldrb	r3, [r3, #0]
 8005fd2:	b21a      	sxth	r2, r3
 8005fd4:	683b      	ldr	r3, [r7, #0]
 8005fd6:	3309      	adds	r3, #9
 8005fd8:	781b      	ldrb	r3, [r3, #0]
 8005fda:	021b      	lsls	r3, r3, #8
 8005fdc:	b21b      	sxth	r3, r3
 8005fde:	4313      	orrs	r3, r2
 8005fe0:	b21a      	sxth	r2, r3
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	81da      	strh	r2, [r3, #14]
		rc_hdlr->pc.mouse.z = rc_rx_buffer[10] | (rc_rx_buffer[11] << 8);//why the official parse process has z axis??
 8005fe6:	683b      	ldr	r3, [r7, #0]
 8005fe8:	330a      	adds	r3, #10
 8005fea:	781b      	ldrb	r3, [r3, #0]
 8005fec:	b21a      	sxth	r2, r3
 8005fee:	683b      	ldr	r3, [r7, #0]
 8005ff0:	330b      	adds	r3, #11
 8005ff2:	781b      	ldrb	r3, [r3, #0]
 8005ff4:	021b      	lsls	r3, r3, #8
 8005ff6:	b21b      	sxth	r3, r3
 8005ff8:	4313      	orrs	r3, r2
 8005ffa:	b21a      	sxth	r2, r3
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	821a      	strh	r2, [r3, #16]
		rc_hdlr->pc.mouse.click_l = rc_rx_buffer[12];
 8006000:	683b      	ldr	r3, [r7, #0]
 8006002:	7b1a      	ldrb	r2, [r3, #12]
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	749a      	strb	r2, [r3, #18]
		rc_hdlr->pc.mouse.click_r = rc_rx_buffer[13];
 8006008:	683b      	ldr	r3, [r7, #0]
 800600a:	7b5a      	ldrb	r2, [r3, #13]
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	74da      	strb	r2, [r3, #19]
		rc_hdlr->pc.key.key_buffer = rc_rx_buffer[14] | (rc_rx_buffer[15] << 8);//multiple keys reading
 8006010:	683b      	ldr	r3, [r7, #0]
 8006012:	330e      	adds	r3, #14
 8006014:	781b      	ldrb	r3, [r3, #0]
 8006016:	b21a      	sxth	r2, r3
 8006018:	683b      	ldr	r3, [r7, #0]
 800601a:	330f      	adds	r3, #15
 800601c:	781b      	ldrb	r3, [r3, #0]
 800601e:	021b      	lsls	r3, r3, #8
 8006020:	b21b      	sxth	r3, r3
 8006022:	4313      	orrs	r3, r2
 8006024:	b21b      	sxth	r3, r3
 8006026:	b29a      	uxth	r2, r3
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
		rc_key_scan(&rc_hdlr->pc.key.W, rc_hdlr->pc.key.key_buffer, KEY_BOARD_W);
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	f103 003c 	add.w	r0, r3, #60	; 0x3c
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 800603a:	2201      	movs	r2, #1
 800603c:	4619      	mov	r1, r3
 800603e:	f000 f992 	bl	8006366 <rc_key_scan>
		rc_key_scan(&rc_hdlr->pc.key.S, rc_hdlr->pc.key.key_buffer, KEY_BOARD_S);
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	f103 0042 	add.w	r0, r3, #66	; 0x42
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 800604e:	2202      	movs	r2, #2
 8006050:	4619      	mov	r1, r3
 8006052:	f000 f988 	bl	8006366 <rc_key_scan>
		rc_key_scan(&rc_hdlr->pc.key.A, rc_hdlr->pc.key.key_buffer, KEY_BOARD_A);
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	f103 003f 	add.w	r0, r3, #63	; 0x3f
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8006062:	2204      	movs	r2, #4
 8006064:	4619      	mov	r1, r3
 8006066:	f000 f97e 	bl	8006366 <rc_key_scan>
		rc_key_scan(&rc_hdlr->pc.key.D, rc_hdlr->pc.key.key_buffer, KEY_BOARD_D);
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	f103 0045 	add.w	r0, r3, #69	; 0x45
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8006076:	2208      	movs	r2, #8
 8006078:	4619      	mov	r1, r3
 800607a:	f000 f974 	bl	8006366 <rc_key_scan>
		rc_key_scan(&rc_hdlr->pc.key.Shift, rc_hdlr->pc.key.key_buffer, KEY_BOARD_SHIFT);
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	f103 005a 	add.w	r0, r3, #90	; 0x5a
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 800608a:	2210      	movs	r2, #16
 800608c:	4619      	mov	r1, r3
 800608e:	f000 f96a 	bl	8006366 <rc_key_scan>
		rc_key_scan(&rc_hdlr->pc.key.Ctrl, rc_hdlr->pc.key.key_buffer, KEY_BOARD_CTRL);
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	f103 0054 	add.w	r0, r3, #84	; 0x54
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 800609e:	2220      	movs	r2, #32
 80060a0:	4619      	mov	r1, r3
 80060a2:	f000 f960 	bl	8006366 <rc_key_scan>
		rc_key_scan(&rc_hdlr->pc.key.Q, rc_hdlr->pc.key.key_buffer, KEY_BOARD_Q);
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	f103 0048 	add.w	r0, r3, #72	; 0x48
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80060b2:	2240      	movs	r2, #64	; 0x40
 80060b4:	4619      	mov	r1, r3
 80060b6:	f000 f956 	bl	8006366 <rc_key_scan>
		rc_key_scan(&rc_hdlr->pc.key.E, rc_hdlr->pc.key.key_buffer, KEY_BOARD_E);
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	f103 004b 	add.w	r0, r3, #75	; 0x4b
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80060c6:	2280      	movs	r2, #128	; 0x80
 80060c8:	4619      	mov	r1, r3
 80060ca:	f000 f94c 	bl	8006366 <rc_key_scan>
		rc_key_scan(&rc_hdlr->pc.key.R, rc_hdlr->pc.key.key_buffer, KEY_BOARD_R);
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	f103 004e 	add.w	r0, r3, #78	; 0x4e
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80060da:	f44f 7280 	mov.w	r2, #256	; 0x100
 80060de:	4619      	mov	r1, r3
 80060e0:	f000 f941 	bl	8006366 <rc_key_scan>
		rc_key_scan(&rc_hdlr->pc.key.F, rc_hdlr->pc.key.key_buffer, KEY_BOARD_F);
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	f103 0057 	add.w	r0, r3, #87	; 0x57
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80060f0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80060f4:	4619      	mov	r1, r3
 80060f6:	f000 f936 	bl	8006366 <rc_key_scan>
		rc_key_scan(&rc_hdlr->pc.key.G, rc_hdlr->pc.key.key_buffer, KEY_BOARD_G);
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	f103 005d 	add.w	r0, r3, #93	; 0x5d
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8006106:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800610a:	4619      	mov	r1, r3
 800610c:	f000 f92b 	bl	8006366 <rc_key_scan>
		rc_key_scan(&rc_hdlr->pc.key.C, rc_hdlr->pc.key.key_buffer, KEY_BOARD_C);
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	f103 0060 	add.w	r0, r3, #96	; 0x60
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 800611c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8006120:	4619      	mov	r1, r3
 8006122:	f000 f920 	bl	8006366 <rc_key_scan>
		rc_key_scan(&rc_hdlr->pc.key.V, rc_hdlr->pc.key.key_buffer, KEY_BOARD_V);
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	f103 0051 	add.w	r0, r3, #81	; 0x51
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8006132:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8006136:	4619      	mov	r1, r3
 8006138:	f000 f915 	bl	8006366 <rc_key_scan>
		rc_key_scan(&rc_hdlr->pc.key.B, rc_hdlr->pc.key.key_buffer, KEY_BOARD_B);
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	f103 0063 	add.w	r0, r3, #99	; 0x63
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8006148:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800614c:	4619      	mov	r1, r3
 800614e:	f000 f90a 	bl	8006366 <rc_key_scan>
		rc_hdlr->pc.mouse.x = first_order_low_pass_filter(&rc_hdlr->pc.mouse.x_folp, rc_hdlr->pc.mouse.x);
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	f103 021c 	add.w	r2, r3, #28
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 800615e:	ee07 3a90 	vmov	s15, r3
 8006162:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006166:	eeb0 0a67 	vmov.f32	s0, s15
 800616a:	4610      	mov	r0, r2
 800616c:	f7fc ff1c 	bl	8002fa8 <first_order_low_pass_filter>
 8006170:	eef0 7a40 	vmov.f32	s15, s0
 8006174:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006178:	ee17 3a90 	vmov	r3, s15
 800617c:	b21a      	sxth	r2, r3
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	819a      	strh	r2, [r3, #12]
		rc_hdlr->pc.mouse.y = first_order_low_pass_filter(&rc_hdlr->pc.mouse.y_folp, rc_hdlr->pc.mouse.y);
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	f103 022c 	add.w	r2, r3, #44	; 0x2c
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 800618e:	ee07 3a90 	vmov	s15, r3
 8006192:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006196:	eeb0 0a67 	vmov.f32	s0, s15
 800619a:	4610      	mov	r0, r2
 800619c:	f7fc ff04 	bl	8002fa8 <first_order_low_pass_filter>
 80061a0:	eef0 7a40 	vmov.f32	s15, s0
 80061a4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80061a8:	ee17 3a90 	vmov	r3, s15
 80061ac:	b21a      	sxth	r2, r3
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	81da      	strh	r2, [r3, #14]
		if ((abs(rc_hdlr->pc.mouse.x)  > MOUSE_MAX_SPEED_VALUE) ||(abs(rc_hdlr->pc.mouse.x) > MOUSE_MAX_SPEED_VALUE)){
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	bfb8      	it	lt
 80061bc:	425b      	neglt	r3, r3
 80061be:	b29b      	uxth	r3, r3
 80061c0:	f247 5230 	movw	r2, #30000	; 0x7530
 80061c4:	4293      	cmp	r3, r2
 80061c6:	d80a      	bhi.n	80061de <rc_process_rx_data+0x3f2>
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	bfb8      	it	lt
 80061d2:	425b      	neglt	r3, r3
 80061d4:	b29b      	uxth	r3, r3
 80061d6:	f247 5230 	movw	r2, #30000	; 0x7530
 80061da:	4293      	cmp	r3, r2
 80061dc:	d905      	bls.n	80061ea <rc_process_rx_data+0x3fe>
			rc_hdlr->pc.mouse.x = 0;
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	2200      	movs	r2, #0
 80061e2:	819a      	strh	r2, [r3, #12]
			rc_hdlr->pc.mouse.y = 0;
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	2200      	movs	r2, #0
 80061e8:	81da      	strh	r2, [r3, #14]
		rc_key_scan(&rc_hdlr->pc.mouse.left_click, rc_hdlr->pc.mouse.click_l, 0x0001);
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	f103 0014 	add.w	r0, r3, #20
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	7c9b      	ldrb	r3, [r3, #18]
 80061f4:	b29b      	uxth	r3, r3
 80061f6:	2201      	movs	r2, #1
 80061f8:	4619      	mov	r1, r3
 80061fa:	f000 f8b4 	bl	8006366 <rc_key_scan>
		rc_key_scan(&rc_hdlr->pc.mouse.right_click, rc_hdlr->pc.mouse.click_r, 0x0001);
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	f103 0017 	add.w	r0, r3, #23
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	7cdb      	ldrb	r3, [r3, #19]
 8006208:	b29b      	uxth	r3, r3
 800620a:	2201      	movs	r2, #1
 800620c:	4619      	mov	r1, r3
 800620e:	f000 f8aa 	bl	8006366 <rc_key_scan>
}
 8006212:	bf00      	nop
 8006214:	3708      	adds	r7, #8
 8006216:	46bd      	mov	sp, r7
 8006218:	bd80      	pop	{r7, pc}
 800621a:	bf00      	nop
 800621c:	2000d6c0 	.word	0x2000d6c0

08006220 <rc_update_comm_pack>:
  * @brief     update the remote comm pack
  * @param[in] main rc struct
  * @param[in] comm rc struct
  * @retval    None
  */
static void rc_update_comm_pack(RemoteControl_t *rc_hdlr, CommRemoteControl_t *comm_rc, CommPCControl_t *comm_pc, CommExtPCControl_t *comm_ext_pc){
 8006220:	b480      	push	{r7}
 8006222:	b085      	sub	sp, #20
 8006224:	af00      	add	r7, sp, #0
 8006226:	60f8      	str	r0, [r7, #12]
 8006228:	60b9      	str	r1, [r7, #8]
 800622a:	607a      	str	r2, [r7, #4]
 800622c:	603b      	str	r3, [r7, #0]
	if(rc_hdlr->control_mode == CTRLER_MODE){
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 8006234:	2b00      	cmp	r3, #0
 8006236:	d11a      	bne.n	800626e <rc_update_comm_pack+0x4e>
		comm_rc->rc_data[0] = rc_hdlr->ctrl.ch0;
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	f9b3 2000 	ldrsh.w	r2, [r3]
 800623e:	68bb      	ldr	r3, [r7, #8]
 8006240:	801a      	strh	r2, [r3, #0]
		comm_rc->rc_data[1] = rc_hdlr->ctrl.ch1;
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
 8006248:	68bb      	ldr	r3, [r7, #8]
 800624a:	805a      	strh	r2, [r3, #2]
		comm_rc->rc_data[2]  = rc_hdlr->ctrl.s1;
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	7a1b      	ldrb	r3, [r3, #8]
 8006250:	b21a      	sxth	r2, r3
 8006252:	68bb      	ldr	r3, [r7, #8]
 8006254:	809a      	strh	r2, [r3, #4]
		comm_rc->rc_data[3]  = rc_hdlr->ctrl.s2;
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	7a5b      	ldrb	r3, [r3, #9]
 800625a:	b21a      	sxth	r2, r3
 800625c:	68bb      	ldr	r3, [r7, #8]
 800625e:	80da      	strh	r2, [r3, #6]
		comm_rc->send_flag = 1;
 8006260:	68bb      	ldr	r3, [r7, #8]
 8006262:	2201      	movs	r2, #1
 8006264:	721a      	strb	r2, [r3, #8]

		/* not send pc data */
		comm_pc->send_flag = 0;
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	2200      	movs	r2, #0
 800626a:	721a      	strb	r2, [r3, #8]
		comm_ext_pc->pc_data[3] = 0;
		comm_ext_pc->send_flag = 1;


	}
}
 800626c:	e04c      	b.n	8006308 <rc_update_comm_pack+0xe8>
	else if(rc_hdlr->control_mode == PC_MODE){
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 8006274:	2b01      	cmp	r3, #1
 8006276:	d147      	bne.n	8006308 <rc_update_comm_pack+0xe8>
		comm_rc->rc_data[0] = chassis.chassis_mode;//board mode
 8006278:	4b26      	ldr	r3, [pc, #152]	; (8006314 <rc_update_comm_pack+0xf4>)
 800627a:	f893 308c 	ldrb.w	r3, [r3, #140]	; 0x8c
 800627e:	b21a      	sxth	r2, r3
 8006280:	68bb      	ldr	r3, [r7, #8]
 8006282:	801a      	strh	r2, [r3, #0]
		comm_rc->rc_data[1] = chassis.chassis_act_mode;//act_mode
 8006284:	4b23      	ldr	r3, [pc, #140]	; (8006314 <rc_update_comm_pack+0xf4>)
 8006286:	f893 308d 	ldrb.w	r3, [r3, #141]	; 0x8d
 800628a:	b21a      	sxth	r2, r3
 800628c:	68bb      	ldr	r3, [r7, #8]
 800628e:	805a      	strh	r2, [r3, #2]
		comm_rc->rc_data[2]  = rc_hdlr->ctrl.s1;
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	7a1b      	ldrb	r3, [r3, #8]
 8006294:	b21a      	sxth	r2, r3
 8006296:	68bb      	ldr	r3, [r7, #8]
 8006298:	809a      	strh	r2, [r3, #4]
		comm_rc->rc_data[3]  = rc_hdlr->ctrl.s2;
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	7a5b      	ldrb	r3, [r3, #9]
 800629e:	b21a      	sxth	r2, r3
 80062a0:	68bb      	ldr	r3, [r7, #8]
 80062a2:	80da      	strh	r2, [r3, #6]
		comm_rc->send_flag = 1;
 80062a4:	68bb      	ldr	r3, [r7, #8]
 80062a6:	2201      	movs	r2, #1
 80062a8:	721a      	strb	r2, [r3, #8]
		comm_pc->pc_data[0] = rc_hdlr->pc.mouse.x;
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	f9b3 200c 	ldrsh.w	r2, [r3, #12]
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	801a      	strh	r2, [r3, #0]
		comm_pc->pc_data[1] = rc_hdlr->pc.mouse.y;
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	805a      	strh	r2, [r3, #2]
		comm_pc->pc_data[2]  = rc_hdlr->pc.mouse.left_click.status;
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	7d1b      	ldrb	r3, [r3, #20]
 80062c2:	b21a      	sxth	r2, r3
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	809a      	strh	r2, [r3, #4]
		comm_pc->pc_data[3]  = rc_hdlr->pc.mouse.right_click.status;
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	7ddb      	ldrb	r3, [r3, #23]
 80062cc:	b21a      	sxth	r2, r3
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	80da      	strh	r2, [r3, #6]
		comm_pc->send_flag = 1;
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	2201      	movs	r2, #1
 80062d6:	721a      	strb	r2, [r3, #8]
		comm_ext_pc->pc_data[0] = rc_hdlr->pc.key.C.status;
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
 80062de:	b21a      	sxth	r2, r3
 80062e0:	683b      	ldr	r3, [r7, #0]
 80062e2:	801a      	strh	r2, [r3, #0]
		comm_ext_pc->pc_data[1] = rc_hdlr->pc.key.V.status;
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80062ea:	b21a      	sxth	r2, r3
 80062ec:	683b      	ldr	r3, [r7, #0]
 80062ee:	805a      	strh	r2, [r3, #2]
		comm_ext_pc->pc_data[2] = rc_hdlr->pc.key.B.status;
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	f893 3063 	ldrb.w	r3, [r3, #99]	; 0x63
 80062f6:	b21a      	sxth	r2, r3
 80062f8:	683b      	ldr	r3, [r7, #0]
 80062fa:	809a      	strh	r2, [r3, #4]
		comm_ext_pc->pc_data[3] = 0;
 80062fc:	683b      	ldr	r3, [r7, #0]
 80062fe:	2200      	movs	r2, #0
 8006300:	80da      	strh	r2, [r3, #6]
		comm_ext_pc->send_flag = 1;
 8006302:	683b      	ldr	r3, [r7, #0]
 8006304:	2201      	movs	r2, #1
 8006306:	721a      	strb	r2, [r3, #8]
}
 8006308:	bf00      	nop
 800630a:	3714      	adds	r7, #20
 800630c:	46bd      	mov	sp, r7
 800630e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006312:	4770      	bx	lr
 8006314:	2000d464 	.word	0x2000d464

08006318 <rc_reset>:
/**
  * @brief     reset everything when error occurs
  * @param[in] main rc struct
  * @retval    None
  */
void rc_reset(RemoteControl_t *rc_hdlr){
 8006318:	b580      	push	{r7, lr}
 800631a:	b082      	sub	sp, #8
 800631c:	af00      	add	r7, sp, #0
 800631e:	6078      	str	r0, [r7, #4]
	/* stop DMA */
	HAL_UART_DMAStop(&huart3);
 8006320:	4805      	ldr	r0, [pc, #20]	; (8006338 <rc_reset+0x20>)
 8006322:	f008 fe56 	bl	800efd2 <HAL_UART_DMAStop>
	/* try to reconnect to rc */
	HAL_UART_Receive_DMA(&huart3, rc_rx_buffer, DBUS_BUFFER_LEN);
 8006326:	2212      	movs	r2, #18
 8006328:	4904      	ldr	r1, [pc, #16]	; (800633c <rc_reset+0x24>)
 800632a:	4803      	ldr	r0, [pc, #12]	; (8006338 <rc_reset+0x20>)
 800632c:	f008 fe21 	bl	800ef72 <HAL_UART_Receive_DMA>
}
 8006330:	bf00      	nop
 8006332:	3708      	adds	r7, #8
 8006334:	46bd      	mov	sp, r7
 8006336:	bd80      	pop	{r7, pc}
 8006338:	2000dbbc 	.word	0x2000dbbc
 800633c:	2000d868 	.word	0x2000d868

08006340 <rc_key_init>:
/**
  * @brief	   key object initialization
  * @param[in] key object
  * @retval    None
  */
void rc_key_init(KeyObject_t *key){
 8006340:	b480      	push	{r7}
 8006342:	b083      	sub	sp, #12
 8006344:	af00      	add	r7, sp, #0
 8006346:	6078      	str	r0, [r7, #4]
	key->status = RELEASED;
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	2200      	movs	r2, #0
 800634c:	701a      	strb	r2, [r3, #0]
	key->pre_status = RELEASED;
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	2200      	movs	r2, #0
 8006352:	705a      	strb	r2, [r3, #1]
	key->status_count = 0;
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	2200      	movs	r2, #0
 8006358:	709a      	strb	r2, [r3, #2]
}
 800635a:	bf00      	nop
 800635c:	370c      	adds	r7, #12
 800635e:	46bd      	mov	sp, r7
 8006360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006364:	4770      	bx	lr

08006366 <rc_key_scan>:
/**
  * @brief	   key object initialization
  * @param[in] key object
  * @retval    None
  */
void rc_key_scan(KeyObject_t *key_obj, uint16_t key_buffer, uint16_t compare_key){
 8006366:	b580      	push	{r7, lr}
 8006368:	b082      	sub	sp, #8
 800636a:	af00      	add	r7, sp, #0
 800636c:	6078      	str	r0, [r7, #4]
 800636e:	460b      	mov	r3, r1
 8006370:	807b      	strh	r3, [r7, #2]
 8006372:	4613      	mov	r3, r2
 8006374:	803b      	strh	r3, [r7, #0]
	if(key_buffer & compare_key)
 8006376:	887a      	ldrh	r2, [r7, #2]
 8006378:	883b      	ldrh	r3, [r7, #0]
 800637a:	4013      	ands	r3, r2
 800637c:	b29b      	uxth	r3, r3
 800637e:	2b00      	cmp	r3, #0
 8006380:	d006      	beq.n	8006390 <rc_key_scan+0x2a>
		key_obj->status_count++;
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	789b      	ldrb	r3, [r3, #2]
 8006386:	3301      	adds	r3, #1
 8006388:	b2da      	uxtb	r2, r3
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	709a      	strb	r2, [r3, #2]
 800638e:	e002      	b.n	8006396 <rc_key_scan+0x30>
	else
		key_obj->status_count = 0;
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	2200      	movs	r2, #0
 8006394:	709a      	strb	r2, [r3, #2]
	rc_get_key_status(key_obj);
 8006396:	6878      	ldr	r0, [r7, #4]
 8006398:	f000 f804 	bl	80063a4 <rc_get_key_status>
}
 800639c:	bf00      	nop
 800639e:	3708      	adds	r7, #8
 80063a0:	46bd      	mov	sp, r7
 80063a2:	bd80      	pop	{r7, pc}

080063a4 <rc_get_key_status>:
/**
  * @brief     get the current key status based on the count
  * @param[in] key object
  * @retval    current key status
  */
KeyStatus_t rc_get_key_status(KeyObject_t *key){
 80063a4:	b480      	push	{r7}
 80063a6:	b083      	sub	sp, #12
 80063a8:	af00      	add	r7, sp, #0
 80063aa:	6078      	str	r0, [r7, #4]
	key->pre_status = key->status;
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	781a      	ldrb	r2, [r3, #0]
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	705a      	strb	r2, [r3, #1]
	if(key->status_count > 1){// hold pressed
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	789b      	ldrb	r3, [r3, #2]
 80063b8:	2b01      	cmp	r3, #1
 80063ba:	d919      	bls.n	80063f0 <rc_get_key_status+0x4c>
		switch(key->pre_status){
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	785b      	ldrb	r3, [r3, #1]
 80063c0:	2b02      	cmp	r3, #2
 80063c2:	dc02      	bgt.n	80063ca <rc_get_key_status+0x26>
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	da03      	bge.n	80063d0 <rc_get_key_status+0x2c>
 80063c8:	e00a      	b.n	80063e0 <rc_get_key_status+0x3c>
 80063ca:	2b03      	cmp	r3, #3
 80063cc:	d004      	beq.n	80063d8 <rc_get_key_status+0x34>
 80063ce:	e007      	b.n	80063e0 <rc_get_key_status+0x3c>
			/* in this case, we have 2 possible pre status */
			case RELEASED:
			case PRESSED_TO_RELEASE:
			case RELEASED_TO_PRESS: key->status = PRESSED;break;
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	2203      	movs	r2, #3
 80063d4:	701a      	strb	r2, [r3, #0]
 80063d6:	e003      	b.n	80063e0 <rc_get_key_status+0x3c>
			case PRESSED: key->status = PRESSED;break;
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	2203      	movs	r2, #3
 80063dc:	701a      	strb	r2, [r3, #0]
 80063de:	bf00      	nop
		}
		if(key->status_count > 100)
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	789b      	ldrb	r3, [r3, #2]
 80063e4:	2b64      	cmp	r3, #100	; 0x64
 80063e6:	d93c      	bls.n	8006462 <rc_get_key_status+0xbe>
			key->status_count = 100; //avoid infinite addition
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	2264      	movs	r2, #100	; 0x64
 80063ec:	709a      	strb	r2, [r3, #2]
 80063ee:	e038      	b.n	8006462 <rc_get_key_status+0xbe>
	}
	else if(key->status_count == 1){ // rising edge triggered
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	789b      	ldrb	r3, [r3, #2]
 80063f4:	2b01      	cmp	r3, #1
 80063f6:	d115      	bne.n	8006424 <rc_get_key_status+0x80>
		switch(key->pre_status){
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	785b      	ldrb	r3, [r3, #1]
 80063fc:	2b03      	cmp	r3, #3
 80063fe:	d009      	beq.n	8006414 <rc_get_key_status+0x70>
 8006400:	2b03      	cmp	r3, #3
 8006402:	dc2e      	bgt.n	8006462 <rc_get_key_status+0xbe>
 8006404:	2b01      	cmp	r3, #1
 8006406:	dc02      	bgt.n	800640e <rc_get_key_status+0x6a>
 8006408:	2b00      	cmp	r3, #0
 800640a:	da03      	bge.n	8006414 <rc_get_key_status+0x70>
 800640c:	e029      	b.n	8006462 <rc_get_key_status+0xbe>
 800640e:	2b02      	cmp	r3, #2
 8006410:	d004      	beq.n	800641c <rc_get_key_status+0x78>
 8006412:	e026      	b.n	8006462 <rc_get_key_status+0xbe>
			/* in this case , we have 2 possible pre status */
			case RELEASED_TO_PRESS:
			case PRESSED:
			case RELEASED: key->status = RELEASED_TO_PRESS;break;
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	2201      	movs	r2, #1
 8006418:	701a      	strb	r2, [r3, #0]
 800641a:	e022      	b.n	8006462 <rc_get_key_status+0xbe>
			case PRESSED_TO_RELEASE:key->status = RELEASED_TO_PRESS;break;// count not ++, indicate																	 // not pressed
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	2201      	movs	r2, #1
 8006420:	701a      	strb	r2, [r3, #0]
 8006422:	e01e      	b.n	8006462 <rc_get_key_status+0xbe>
		}
	}
	else if(key->status_count == 0){ // released
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	789b      	ldrb	r3, [r3, #2]
 8006428:	2b00      	cmp	r3, #0
 800642a:	d119      	bne.n	8006460 <rc_get_key_status+0xbc>
		switch(key->pre_status){
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	785b      	ldrb	r3, [r3, #1]
 8006430:	2b03      	cmp	r3, #3
 8006432:	d00d      	beq.n	8006450 <rc_get_key_status+0xac>
 8006434:	2b03      	cmp	r3, #3
 8006436:	dc14      	bgt.n	8006462 <rc_get_key_status+0xbe>
 8006438:	2b01      	cmp	r3, #1
 800643a:	dc02      	bgt.n	8006442 <rc_get_key_status+0x9e>
 800643c:	2b00      	cmp	r3, #0
 800643e:	da03      	bge.n	8006448 <rc_get_key_status+0xa4>
 8006440:	e00f      	b.n	8006462 <rc_get_key_status+0xbe>
 8006442:	2b02      	cmp	r3, #2
 8006444:	d008      	beq.n	8006458 <rc_get_key_status+0xb4>
 8006446:	e00c      	b.n	8006462 <rc_get_key_status+0xbe>
			/* in this case , we have 3 possible pre status */
			case RELEASED_TO_PRESS:
			case RELEASED: key->status = RELEASED;break;//release
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	2200      	movs	r2, #0
 800644c:	701a      	strb	r2, [r3, #0]
 800644e:	e008      	b.n	8006462 <rc_get_key_status+0xbe>
			case PRESSED: key->status  =  PRESSED_TO_RELEASE;break;//just release, falling edge triggered
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	2202      	movs	r2, #2
 8006454:	701a      	strb	r2, [r3, #0]
 8006456:	e004      	b.n	8006462 <rc_get_key_status+0xbe>
			case PRESSED_TO_RELEASE:key->status = RELEASED;break; // release
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	2200      	movs	r2, #0
 800645c:	701a      	strb	r2, [r3, #0]
 800645e:	e000      	b.n	8006462 <rc_get_key_status+0xbe>
		}
	}
 8006460:	bf00      	nop
	return key->status;
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	781b      	ldrb	r3, [r3, #0]
}
 8006466:	4618      	mov	r0, r3
 8006468:	370c      	adds	r7, #12
 800646a:	46bd      	mov	sp, r7
 800646c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006470:	4770      	bx	lr
	...

08006474 <IMU_Task_Function>:
/**
  * @brief     IMU task main entry function
  * @retval    None
  */
/* Task execution time (per loop): 1 ms */
void IMU_Task_Function(void){
 8006474:	b580      	push	{r7, lr}
 8006476:	b082      	sub	sp, #8
 8006478:	af00      	add	r7, sp, #0

	/* set task exec period */
	TickType_t xLastWakeTime;
	const TickType_t xFrequency = pdMS_TO_TICKS(5); // task exec period 1ms
 800647a:	2305      	movs	r3, #5
 800647c:	607b      	str	r3, [r7, #4]

	/* init the task ticks */
	xLastWakeTime = xTaskGetTickCount();
 800647e:	f00a fbb9 	bl	8010bf4 <xTaskGetTickCount>
 8006482:	4603      	mov	r3, r0
 8006484:	603b      	str	r3, [r7, #0]

	/* main imu task begins */
	for(;;){

		/* set watch point */
		if( imu_init_flag != 1){//gimbal_cali_done_flag == 1 &&
 8006486:	4b1b      	ldr	r3, [pc, #108]	; (80064f4 <IMU_Task_Function+0x80>)
 8006488:	781b      	ldrb	r3, [r3, #0]
 800648a:	2b01      	cmp	r3, #1
 800648c:	d023      	beq.n	80064d6 <IMU_Task_Function+0x62>

			/* init imu parameters */
			imu_task_init();
 800648e:	f000 f839 	bl	8006504 <imu_task_init>

			while(imu.temp_status != NORMAL){
 8006492:	e00d      	b.n	80064b0 <IMU_Task_Function+0x3c>
				imu.temp = get_BMI088_temperature();
 8006494:	f001 fab2 	bl	80079fc <get_BMI088_temperature>
 8006498:	eef0 7a40 	vmov.f32	s15, s0
 800649c:	4b16      	ldr	r3, [pc, #88]	; (80064f8 <IMU_Task_Function+0x84>)
 800649e:	edc3 7a00 	vstr	s15, [r3]
				imu_temp_pid_control();
 80064a2:	f000 f891 	bl	80065c8 <imu_temp_pid_control>
				vTaskDelayUntil(&xLastWakeTime, xFrequency);
 80064a6:	463b      	mov	r3, r7
 80064a8:	6879      	ldr	r1, [r7, #4]
 80064aa:	4618      	mov	r0, r3
 80064ac:	f00a f9e6 	bl	801087c <vTaskDelayUntil>
			while(imu.temp_status != NORMAL){
 80064b0:	4b11      	ldr	r3, [pc, #68]	; (80064f8 <IMU_Task_Function+0x84>)
 80064b2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d1ec      	bne.n	8006494 <IMU_Task_Function+0x20>
			}

			/* set the offset when the temperature reach normal status */
			__HAL_TIM_SET_COMPARE(&IMU_TMP_PWM_HTIM, IMU_TMP_PWM_CHANNEL, 1000);//small current to keep tmp
 80064ba:	4b10      	ldr	r3, [pc, #64]	; (80064fc <IMU_Task_Function+0x88>)
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80064c2:	635a      	str	r2, [r3, #52]	; 0x34
			bmi088_get_offset();
 80064c4:	f001 fcee 	bl	8007ea4 <bmi088_get_offset>

			/* imu init finished */
			imu_init_flag = 1;
 80064c8:	4b0a      	ldr	r3, [pc, #40]	; (80064f4 <IMU_Task_Function+0x80>)
 80064ca:	2201      	movs	r2, #1
 80064cc:	701a      	strb	r2, [r3, #0]
			buzzer_play_mario(300);
 80064ce:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80064d2:	f000 fa33 	bl	800693c <buzzer_play_mario>
			}

		/* IMU temperature PID control*/
		imu_temp_pid_control();
 80064d6:	f000 f877 	bl	80065c8 <imu_temp_pid_control>
		/* read the mpu data */
		if(imu_init_flag == 1){
 80064da:	4b06      	ldr	r3, [pc, #24]	; (80064f4 <IMU_Task_Function+0x80>)
 80064dc:	781b      	ldrb	r3, [r3, #0]
 80064de:	2b01      	cmp	r3, #1
 80064e0:	d102      	bne.n	80064e8 <IMU_Task_Function+0x74>
			bmi088_get_data(&imu.ahrs_sensor);
 80064e2:	4807      	ldr	r0, [pc, #28]	; (8006500 <IMU_Task_Function+0x8c>)
 80064e4:	f001 fbbc 	bl	8007c60 <bmi088_get_data>
		}

		/* delay utill wake time */
		vTaskDelayUntil(&xLastWakeTime, xFrequency);
 80064e8:	463b      	mov	r3, r7
 80064ea:	6879      	ldr	r1, [r7, #4]
 80064ec:	4618      	mov	r0, r3
 80064ee:	f00a f9c5 	bl	801087c <vTaskDelayUntil>
		if( imu_init_flag != 1){//gimbal_cali_done_flag == 1 &&
 80064f2:	e7c8      	b.n	8006486 <IMU_Task_Function+0x12>
 80064f4:	20000525 	.word	0x20000525
 80064f8:	20004650 	.word	0x20004650
 80064fc:	2000da24 	.word	0x2000da24
 8006500:	20004698 	.word	0x20004698

08006504 <imu_task_init>:

	}
}

void imu_task_init(void){
 8006504:	b580      	push	{r7, lr}
 8006506:	af00      	add	r7, sp, #0
	/* inint bmi088 */
	bmi088_device_init();
 8006508:	f001 fbf0 	bl	8007cec <bmi088_device_init>
	ist8310_init();
 800650c:	f001 fd78 	bl	8008000 <ist8310_init>
	/* init sensor pid */
	pid_param_init(&(imu.tmp_pid), 2000, 1500, 25, 800, 0.15, 0.05);
 8006510:	ed9f 2a16 	vldr	s4, [pc, #88]	; 800656c <imu_task_init+0x68>
 8006514:	eddf 1a16 	vldr	s3, [pc, #88]	; 8006570 <imu_task_init+0x6c>
 8006518:	ed9f 1a16 	vldr	s2, [pc, #88]	; 8006574 <imu_task_init+0x70>
 800651c:	eef3 0a09 	vmov.f32	s1, #57	; 0x41c80000  25.0
 8006520:	ed9f 0a15 	vldr	s0, [pc, #84]	; 8006578 <imu_task_init+0x74>
 8006524:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8006528:	4814      	ldr	r0, [pc, #80]	; (800657c <imu_task_init+0x78>)
 800652a:	f7fc fb4b 	bl	8002bc4 <pid_param_init>
	set_imu_temp_status(&imu, ABNORMAL);
 800652e:	2101      	movs	r1, #1
 8006530:	4813      	ldr	r0, [pc, #76]	; (8006580 <imu_task_init+0x7c>)
 8006532:	f000 f827 	bl	8006584 <set_imu_temp_status>
	imu.imu_mode = GA_MODE; // forbid ist8310
 8006536:	4b12      	ldr	r3, [pc, #72]	; (8006580 <imu_task_init+0x7c>)
 8006538:	2201      	movs	r2, #1
 800653a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    if(imu.imu_mode == GA_MODE){
 800653e:	4b10      	ldr	r3, [pc, #64]	; (8006580 <imu_task_init+0x7c>)
 8006540:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006544:	2b01      	cmp	r3, #1
 8006546:	d10b      	bne.n	8006560 <imu_task_init+0x5c>
    	// no use ist8310
		imu.ahrs_sensor.mx = 0.0f;
 8006548:	4b0d      	ldr	r3, [pc, #52]	; (8006580 <imu_task_init+0x7c>)
 800654a:	f04f 0200 	mov.w	r2, #0
 800654e:	661a      	str	r2, [r3, #96]	; 0x60
		imu.ahrs_sensor.my = 0.0f;
 8006550:	4b0b      	ldr	r3, [pc, #44]	; (8006580 <imu_task_init+0x7c>)
 8006552:	f04f 0200 	mov.w	r2, #0
 8006556:	665a      	str	r2, [r3, #100]	; 0x64
		imu.ahrs_sensor.mz = 0.0f;
 8006558:	4b09      	ldr	r3, [pc, #36]	; (8006580 <imu_task_init+0x7c>)
 800655a:	f04f 0200 	mov.w	r2, #0
 800655e:	669a      	str	r2, [r3, #104]	; 0x68
    }
//	imu.sample_time = DWT_Get();
	imu.temp = 0.0;
 8006560:	4b07      	ldr	r3, [pc, #28]	; (8006580 <imu_task_init+0x7c>)
 8006562:	f04f 0200 	mov.w	r2, #0
 8006566:	601a      	str	r2, [r3, #0]
}
 8006568:	bf00      	nop
 800656a:	bd80      	pop	{r7, pc}
 800656c:	3d4ccccd 	.word	0x3d4ccccd
 8006570:	3e19999a 	.word	0x3e19999a
 8006574:	44480000 	.word	0x44480000
 8006578:	44bb8000 	.word	0x44bb8000
 800657c:	20004658 	.word	0x20004658
 8006580:	20004650 	.word	0x20004650

08006584 <set_imu_temp_status>:
  * @brief     set IMU temp status
  * @param[in] pimu: main imu sturct
  * @param[in] status: IMU_temp_status enum variable
  * @retval    None
  */
void set_imu_temp_status(IMU_t *pimu, IMU_temp_status status){
 8006584:	b480      	push	{r7}
 8006586:	b083      	sub	sp, #12
 8006588:	af00      	add	r7, sp, #0
 800658a:	6078      	str	r0, [r7, #4]
 800658c:	460b      	mov	r3, r1
 800658e:	70fb      	strb	r3, [r7, #3]
	pimu->temp_status = status;
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	78fa      	ldrb	r2, [r7, #3]
 8006594:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
}
 8006598:	bf00      	nop
 800659a:	370c      	adds	r7, #12
 800659c:	46bd      	mov	sp, r7
 800659e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065a2:	4770      	bx	lr

080065a4 <set_imu_pwm>:

void set_imu_pwm(IMU_t *pimu, uint16_t pwm){
 80065a4:	b480      	push	{r7}
 80065a6:	b083      	sub	sp, #12
 80065a8:	af00      	add	r7, sp, #0
 80065aa:	6078      	str	r0, [r7, #4]
 80065ac:	460b      	mov	r3, r1
 80065ae:	807b      	strh	r3, [r7, #2]
	 __HAL_TIM_SET_COMPARE(&IMU_TMP_PWM_HTIM, IMU_TMP_PWM_CHANNEL, pwm);
 80065b0:	4b04      	ldr	r3, [pc, #16]	; (80065c4 <set_imu_pwm+0x20>)
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	887a      	ldrh	r2, [r7, #2]
 80065b6:	635a      	str	r2, [r3, #52]	; 0x34
}
 80065b8:	bf00      	nop
 80065ba:	370c      	adds	r7, #12
 80065bc:	46bd      	mov	sp, r7
 80065be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065c2:	4770      	bx	lr
 80065c4:	2000da24 	.word	0x2000da24

080065c8 <imu_temp_pid_control>:
  * @brief  temperature of imu pid control
  * @param[in]: Not used
  * @retval 0
  */
int32_t imu_temp_pid_control(void)
{
 80065c8:	b580      	push	{r7, lr}
 80065ca:	b082      	sub	sp, #8
 80065cc:	af00      	add	r7, sp, #0
  float temp=imu.temp;
 80065ce:	4b37      	ldr	r3, [pc, #220]	; (80066ac <imu_temp_pid_control+0xe4>)
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	607b      	str	r3, [r7, #4]
  pid_single_loop_control(DEFAULT_IMU_TEMP, &(imu.tmp_pid), temp); // pid control
 80065d4:	edd7 0a01 	vldr	s1, [r7, #4]
 80065d8:	4835      	ldr	r0, [pc, #212]	; (80066b0 <imu_temp_pid_control+0xe8>)
 80065da:	ed9f 0a36 	vldr	s0, [pc, #216]	; 80066b4 <imu_temp_pid_control+0xec>
 80065de:	f7fc fbc5 	bl	8002d6c <pid_single_loop_control>

  if(temp <= (DEFAULT_IMU_TEMP+0.1f) && temp >= (DEFAULT_IMU_TEMP-0.1f)){
 80065e2:	edd7 7a01 	vldr	s15, [r7, #4]
 80065e6:	ed9f 7a34 	vldr	s14, [pc, #208]	; 80066b8 <imu_temp_pid_control+0xf0>
 80065ea:	eef4 7ac7 	vcmpe.f32	s15, s14
 80065ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80065f2:	d81f      	bhi.n	8006634 <imu_temp_pid_control+0x6c>
 80065f4:	edd7 7a01 	vldr	s15, [r7, #4]
 80065f8:	ed9f 7a30 	vldr	s14, [pc, #192]	; 80066bc <imu_temp_pid_control+0xf4>
 80065fc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006600:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006604:	db16      	blt.n	8006634 <imu_temp_pid_control+0x6c>
	  HAL_GPIO_WritePin(LED_Red_GPIO_Port, LED_Red_Pin, GPIO_PIN_RESET);
 8006606:	2200      	movs	r2, #0
 8006608:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800660c:	482c      	ldr	r0, [pc, #176]	; (80066c0 <imu_temp_pid_control+0xf8>)
 800660e:	f005 fd7f 	bl	800c110 <HAL_GPIO_WritePin>
	  set_imu_pwm(&imu, imu.tmp_pid.total_out);
 8006612:	4b26      	ldr	r3, [pc, #152]	; (80066ac <imu_temp_pid_control+0xe4>)
 8006614:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 8006618:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800661c:	ee17 3a90 	vmov	r3, s15
 8006620:	b29b      	uxth	r3, r3
 8006622:	4619      	mov	r1, r3
 8006624:	4821      	ldr	r0, [pc, #132]	; (80066ac <imu_temp_pid_control+0xe4>)
 8006626:	f7ff ffbd 	bl	80065a4 <set_imu_pwm>
	  set_imu_temp_status(&imu, NORMAL);
 800662a:	2100      	movs	r1, #0
 800662c:	481f      	ldr	r0, [pc, #124]	; (80066ac <imu_temp_pid_control+0xe4>)
 800662e:	f7ff ffa9 	bl	8006584 <set_imu_temp_status>
 8006632:	e035      	b.n	80066a0 <imu_temp_pid_control+0xd8>
  }
  else if(temp > DEFAULT_IMU_TEMP + 0.1f){
 8006634:	edd7 7a01 	vldr	s15, [r7, #4]
 8006638:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 80066b8 <imu_temp_pid_control+0xf0>
 800663c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006640:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006644:	dd16      	ble.n	8006674 <imu_temp_pid_control+0xac>
	  HAL_GPIO_WritePin(LED_Red_GPIO_Port, LED_Red_Pin, GPIO_PIN_SET);
 8006646:	2201      	movs	r2, #1
 8006648:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800664c:	481c      	ldr	r0, [pc, #112]	; (80066c0 <imu_temp_pid_control+0xf8>)
 800664e:	f005 fd5f 	bl	800c110 <HAL_GPIO_WritePin>
	  set_imu_pwm(&imu, imu.tmp_pid.total_out);
 8006652:	4b16      	ldr	r3, [pc, #88]	; (80066ac <imu_temp_pid_control+0xe4>)
 8006654:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 8006658:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800665c:	ee17 3a90 	vmov	r3, s15
 8006660:	b29b      	uxth	r3, r3
 8006662:	4619      	mov	r1, r3
 8006664:	4811      	ldr	r0, [pc, #68]	; (80066ac <imu_temp_pid_control+0xe4>)
 8006666:	f7ff ff9d 	bl	80065a4 <set_imu_pwm>
	  set_imu_temp_status(&imu, ABNORMAL);
 800666a:	2101      	movs	r1, #1
 800666c:	480f      	ldr	r0, [pc, #60]	; (80066ac <imu_temp_pid_control+0xe4>)
 800666e:	f7ff ff89 	bl	8006584 <set_imu_temp_status>
 8006672:	e015      	b.n	80066a0 <imu_temp_pid_control+0xd8>
  }
  else{
	  HAL_GPIO_WritePin(LED_Red_GPIO_Port, LED_Red_Pin, GPIO_PIN_SET);
 8006674:	2201      	movs	r2, #1
 8006676:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800667a:	4811      	ldr	r0, [pc, #68]	; (80066c0 <imu_temp_pid_control+0xf8>)
 800667c:	f005 fd48 	bl	800c110 <HAL_GPIO_WritePin>
	  set_imu_pwm(&imu, imu.tmp_pid.total_out);
 8006680:	4b0a      	ldr	r3, [pc, #40]	; (80066ac <imu_temp_pid_control+0xe4>)
 8006682:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 8006686:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800668a:	ee17 3a90 	vmov	r3, s15
 800668e:	b29b      	uxth	r3, r3
 8006690:	4619      	mov	r1, r3
 8006692:	4806      	ldr	r0, [pc, #24]	; (80066ac <imu_temp_pid_control+0xe4>)
 8006694:	f7ff ff86 	bl	80065a4 <set_imu_pwm>
	  set_imu_temp_status(&imu, ABNORMAL);
 8006698:	2101      	movs	r1, #1
 800669a:	4804      	ldr	r0, [pc, #16]	; (80066ac <imu_temp_pid_control+0xe4>)
 800669c:	f7ff ff72 	bl	8006584 <set_imu_temp_status>
  }
  return 0;
 80066a0:	2300      	movs	r3, #0
}
 80066a2:	4618      	mov	r0, r3
 80066a4:	3708      	adds	r7, #8
 80066a6:	46bd      	mov	sp, r7
 80066a8:	bd80      	pop	{r7, pc}
 80066aa:	bf00      	nop
 80066ac:	20004650 	.word	0x20004650
 80066b0:	20004658 	.word	0x20004658
 80066b4:	42340000 	.word	0x42340000
 80066b8:	42346666 	.word	0x42346666
 80066bc:	4233999a 	.word	0x4233999a
 80066c0:	40021c00 	.word	0x40021c00

080066c4 <Timer_Task_Func>:
* @retval None
*/

/* Task execution time (per loop): 1ms */
//FIXME: this task takes too much time to run, try to optimize it within 2-3ms
void Timer_Task_Func(void const * argument){
 80066c4:	b580      	push	{r7, lr}
 80066c6:	b086      	sub	sp, #24
 80066c8:	af02      	add	r7, sp, #8
 80066ca:	6078      	str	r0, [r7, #4]

	/* set task exec period */
	TickType_t xLastWakeTime;
	const TickType_t xFrequency = pdMS_TO_TICKS(1); // task exec period 1ms
 80066cc:	2301      	movs	r3, #1
 80066ce:	60fb      	str	r3, [r7, #12]

	/* init the task ticks */
	xLastWakeTime = xTaskGetTickCount();
 80066d0:	f00a fa90 	bl	8010bf4 <xTaskGetTickCount>
 80066d4:	4603      	mov	r3, r0
 80066d6:	60bb      	str	r3, [r7, #8]

	for (;;){

		//FIXME: may put this read fucntion to can pending callback function
		Motor_Data_Read(&hcan1);
 80066d8:	4824      	ldr	r0, [pc, #144]	; (800676c <Timer_Task_Func+0xa8>)
 80066da:	f000 f9cd 	bl	8006a78 <Motor_Data_Read>
		/* CAN data  */
		if(board_status == CHASSIS_BOARD){
 80066de:	4b24      	ldr	r3, [pc, #144]	; (8006770 <Timer_Task_Func+0xac>)
 80066e0:	781b      	ldrb	r3, [r3, #0]
 80066e2:	2b01      	cmp	r3, #1
 80066e4:	d115      	bne.n	8006712 <Timer_Task_Func+0x4e>
			Motor_Data_Send(&hcan1, MOTOR_3508_STDID,
 80066e6:	4b23      	ldr	r3, [pc, #140]	; (8006774 <Timer_Task_Func+0xb0>)
 80066e8:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 80066ec:	4b21      	ldr	r3, [pc, #132]	; (8006774 <Timer_Task_Func+0xb0>)
 80066ee:	f8d3 0124 	ldr.w	r0, [r3, #292]	; 0x124
 80066f2:	4b20      	ldr	r3, [pc, #128]	; (8006774 <Timer_Task_Func+0xb0>)
 80066f4:	f8d3 31b8 	ldr.w	r3, [r3, #440]	; 0x1b8
 80066f8:	4a1e      	ldr	r2, [pc, #120]	; (8006774 <Timer_Task_Func+0xb0>)
 80066fa:	f8d2 224c 	ldr.w	r2, [r2, #588]	; 0x24c
 80066fe:	9201      	str	r2, [sp, #4]
 8006700:	9300      	str	r3, [sp, #0]
 8006702:	4603      	mov	r3, r0
 8006704:	460a      	mov	r2, r1
 8006706:	f44f 7100 	mov.w	r1, #512	; 0x200
 800670a:	4818      	ldr	r0, [pc, #96]	; (800676c <Timer_Task_Func+0xa8>)
 800670c:	f000 fa10 	bl	8006b30 <Motor_Data_Send>
 8006710:	e024      	b.n	800675c <Timer_Task_Func+0x98>
							motor_data[0].tx_data,
							motor_data[1].tx_data,
							motor_data[2].tx_data,
							motor_data[3].tx_data);
		}
		else if(board_status == GIMBAL_BOARD){
 8006712:	4b17      	ldr	r3, [pc, #92]	; (8006770 <Timer_Task_Func+0xac>)
 8006714:	781b      	ldrb	r3, [r3, #0]
 8006716:	2b00      	cmp	r3, #0
 8006718:	d120      	bne.n	800675c <Timer_Task_Func+0x98>
			Motor_Data_Send(&hcan1, MOTOR_6020_STDID,
 800671a:	4b16      	ldr	r3, [pc, #88]	; (8006774 <Timer_Task_Func+0xb0>)
 800671c:	f8d3 22e0 	ldr.w	r2, [r3, #736]	; 0x2e0
 8006720:	4b14      	ldr	r3, [pc, #80]	; (8006774 <Timer_Task_Func+0xb0>)
 8006722:	f8d3 1374 	ldr.w	r1, [r3, #884]	; 0x374
 8006726:	4b13      	ldr	r3, [pc, #76]	; (8006774 <Timer_Task_Func+0xb0>)
 8006728:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408
 800672c:	2000      	movs	r0, #0
 800672e:	9001      	str	r0, [sp, #4]
 8006730:	9300      	str	r3, [sp, #0]
 8006732:	460b      	mov	r3, r1
 8006734:	f240 11ff 	movw	r1, #511	; 0x1ff
 8006738:	480c      	ldr	r0, [pc, #48]	; (800676c <Timer_Task_Func+0xa8>)
 800673a:	f000 f9f9 	bl	8006b30 <Motor_Data_Send>
							motor_data[4].tx_data,
							motor_data[5].tx_data,
							motor_data[6].tx_data,
							0);
#ifdef USE_CAN_FRIC
			Motor_Data_Send(&hcan1, MOTOR_3508_STDID,
 800673e:	4b0d      	ldr	r3, [pc, #52]	; (8006774 <Timer_Task_Func+0xb0>)
 8006740:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8006744:	4b0b      	ldr	r3, [pc, #44]	; (8006774 <Timer_Task_Func+0xb0>)
 8006746:	f8d3 3124 	ldr.w	r3, [r3, #292]	; 0x124
 800674a:	2100      	movs	r1, #0
 800674c:	9101      	str	r1, [sp, #4]
 800674e:	2100      	movs	r1, #0
 8006750:	9100      	str	r1, [sp, #0]
 8006752:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006756:	4805      	ldr	r0, [pc, #20]	; (800676c <Timer_Task_Func+0xa8>)
 8006758:	f000 f9ea 	bl	8006b30 <Motor_Data_Send>
							0);
#endif
		}

		/* delay until wake time */
		vTaskDelayUntil(&xLastWakeTime, xFrequency);
 800675c:	f107 0308 	add.w	r3, r7, #8
 8006760:	68f9      	ldr	r1, [r7, #12]
 8006762:	4618      	mov	r0, r3
 8006764:	f00a f88a 	bl	801087c <vTaskDelayUntil>
		Motor_Data_Read(&hcan1);
 8006768:	e7b6      	b.n	80066d8 <Timer_Task_Func+0x14>
 800676a:	bf00      	nop
 800676c:	2000d7e8 	.word	0x2000d7e8
 8006770:	200046f8 	.word	0x200046f8
 8006774:	20005268 	.word	0x20005268

08006778 <WatchDog_Task_Function>:
/**
  * @brief     watch dog task main entry function
  * @retval    None
  */
/* Task execution time (per loop): 100 ms */
void WatchDog_Task_Function(void){
 8006778:	b580      	push	{r7, lr}
 800677a:	b082      	sub	sp, #8
 800677c:	af00      	add	r7, sp, #0
	/* define wd global flag */
	static uint8_t wd_daemon_flag = 0;

	/* init the watch dog program */
	wdg_task_init();
 800677e:	f000 f81b 	bl	80067b8 <wdg_task_init>

	/* set task exec period */
	TickType_t xLastWakeTime;
	const TickType_t xFrequency = pdMS_TO_TICKS(100); // task exec period 1ms
 8006782:	2364      	movs	r3, #100	; 0x64
 8006784:	607b      	str	r3, [r7, #4]

	/* init the task ticks */
	xLastWakeTime = xTaskGetTickCount();
 8006786:	f00a fa35 	bl	8010bf4 <xTaskGetTickCount>
 800678a:	4603      	mov	r3, r0
 800678c:	603b      	str	r3, [r7, #0]

	/* main imu task begins */
	for(;;){

		/* self check progress*/
		if(self_check_system() == CHECK_OK)
 800678e:	f002 f805 	bl	800879c <self_check_system>
 8006792:	4603      	mov	r3, r0
 8006794:	2b00      	cmp	r3, #0
 8006796:	d103      	bne.n	80067a0 <WatchDog_Task_Function+0x28>
			wd_daemon_flag = 0;//pass
 8006798:	4b06      	ldr	r3, [pc, #24]	; (80067b4 <WatchDog_Task_Function+0x3c>)
 800679a:	2200      	movs	r2, #0
 800679c:	701a      	strb	r2, [r3, #0]
 800679e:	e002      	b.n	80067a6 <WatchDog_Task_Function+0x2e>
		else
			wd_daemon_flag = 1;//fail
 80067a0:	4b04      	ldr	r3, [pc, #16]	; (80067b4 <WatchDog_Task_Function+0x3c>)
 80067a2:	2201      	movs	r2, #1
 80067a4:	701a      	strb	r2, [r3, #0]
		//       but currently just feed dog whatever the check pass or fail
#ifdef USE_IWDG
		wdg_daemon_feed_dog();
#endif
		/* delay utill wake time */
		vTaskDelayUntil(&xLastWakeTime, xFrequency);
 80067a6:	463b      	mov	r3, r7
 80067a8:	6879      	ldr	r1, [r7, #4]
 80067aa:	4618      	mov	r0, r3
 80067ac:	f00a f866 	bl	801087c <vTaskDelayUntil>
		if(self_check_system() == CHECK_OK)
 80067b0:	e7ed      	b.n	800678e <WatchDog_Task_Function+0x16>
 80067b2:	bf00      	nop
 80067b4:	20000526 	.word	0x20000526

080067b8 <wdg_task_init>:

	}
}

void wdg_task_init(void){
 80067b8:	b580      	push	{r7, lr}
 80067ba:	af00      	add	r7, sp, #0
	/* set a binary watch dog semaphore */
	wdgSemaphore = xSemaphoreCreateBinary();
 80067bc:	2203      	movs	r2, #3
 80067be:	2100      	movs	r1, #0
 80067c0:	2001      	movs	r0, #1
 80067c2:	f009 fe63 	bl	801048c <xQueueGenericCreate>
 80067c6:	4603      	mov	r3, r0
 80067c8:	4a01      	ldr	r2, [pc, #4]	; (80067d0 <wdg_task_init+0x18>)
 80067ca:	6013      	str	r3, [r2, #0]
}
 80067cc:	bf00      	nop
 80067ce:	bd80      	pop	{r7, pc}
 80067d0:	2000d72c 	.word	0x2000d72c

080067d4 <buzzer_init>:
 * param[in] times want to be buzzed
 * param[in] delay duration
 * retval None
 * author Haoran
 */
void buzzer_init(Buzzer_t *buzz){
 80067d4:	b580      	push	{r7, lr}
 80067d6:	b082      	sub	sp, #8
 80067d8:	af00      	add	r7, sp, #0
 80067da:	6078      	str	r0, [r7, #4]
	buzz->buzz_times = 0;
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	2200      	movs	r2, #0
 80067e0:	721a      	strb	r2, [r3, #8]
	buzz->buzzer_tick = 0;
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	2200      	movs	r2, #0
 80067e6:	601a      	str	r2, [r3, #0]
	buzz->times_tick  =0;
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	2200      	movs	r2, #0
 80067ec:	605a      	str	r2, [r3, #4]
	HAL_TIM_PWM_Start(&BUZZ_HTIM, BUZZ_PWM_CH);
 80067ee:	2108      	movs	r1, #8
 80067f0:	4803      	ldr	r0, [pc, #12]	; (8006800 <buzzer_init+0x2c>)
 80067f2:	f007 fccd 	bl	800e190 <HAL_TIM_PWM_Start>
}
 80067f6:	bf00      	nop
 80067f8:	3708      	adds	r7, #8
 80067fa:	46bd      	mov	sp, r7
 80067fc:	bd80      	pop	{r7, pc}
 80067fe:	bf00      	nop
 8006800:	2000d9dc 	.word	0x2000d9dc

08006804 <buzzer_play_g0>:
    }
}


/* below are the buzzer tune play functions, used for imu task and for fun! */
void buzzer_play_g0(int32_t duration){
 8006804:	b580      	push	{r7, lr}
 8006806:	b082      	sub	sp, #8
 8006808:	af00      	add	r7, sp, #0
 800680a:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SET_COUNTER(&BUZZ_HTIM,0);
 800680c:	4b0e      	ldr	r3, [pc, #56]	; (8006848 <buzzer_play_g0+0x44>)
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	2200      	movs	r2, #0
 8006812:	625a      	str	r2, [r3, #36]	; 0x24
	//__HAL_TIM_PRESCALER(&BUZZ_HTIM, 35);
	__HAL_TIM_SET_AUTORELOAD(&BUZZ_HTIM,9523);
 8006814:	4b0c      	ldr	r3, [pc, #48]	; (8006848 <buzzer_play_g0+0x44>)
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	f242 5233 	movw	r2, #9523	; 0x2533
 800681c:	62da      	str	r2, [r3, #44]	; 0x2c
 800681e:	4b0a      	ldr	r3, [pc, #40]	; (8006848 <buzzer_play_g0+0x44>)
 8006820:	f242 5233 	movw	r2, #9523	; 0x2533
 8006824:	60da      	str	r2, [r3, #12]
	__HAL_TIM_SET_COMPARE(&BUZZ_HTIM,BUZZ_PWM_CH,100);
 8006826:	4b08      	ldr	r3, [pc, #32]	; (8006848 <buzzer_play_g0+0x44>)
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	2264      	movs	r2, #100	; 0x64
 800682c:	63da      	str	r2, [r3, #60]	; 0x3c
	osDelay(duration);
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	4618      	mov	r0, r3
 8006832:	f009 fcfa 	bl	801022a <osDelay>
	__HAL_TIM_SET_COMPARE(&BUZZ_HTIM,BUZZ_PWM_CH,0);
 8006836:	4b04      	ldr	r3, [pc, #16]	; (8006848 <buzzer_play_g0+0x44>)
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	2200      	movs	r2, #0
 800683c:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800683e:	bf00      	nop
 8006840:	3708      	adds	r7, #8
 8006842:	46bd      	mov	sp, r7
 8006844:	bd80      	pop	{r7, pc}
 8006846:	bf00      	nop
 8006848:	2000d9dc 	.word	0x2000d9dc

0800684c <buzzer_play_c1>:

void buzzer_play_c1(int32_t duration){
 800684c:	b580      	push	{r7, lr}
 800684e:	b082      	sub	sp, #8
 8006850:	af00      	add	r7, sp, #0
 8006852:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SET_COUNTER(&BUZZ_HTIM,0);
 8006854:	4b0e      	ldr	r3, [pc, #56]	; (8006890 <buzzer_play_c1+0x44>)
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	2200      	movs	r2, #0
 800685a:	625a      	str	r2, [r3, #36]	; 0x24
	//__HAL_TIM_PRESCALER(&BUZZ_HTIM, 35);
	__HAL_TIM_SET_AUTORELOAD(&BUZZ_HTIM,7135);
 800685c:	4b0c      	ldr	r3, [pc, #48]	; (8006890 <buzzer_play_c1+0x44>)
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	f641 32df 	movw	r2, #7135	; 0x1bdf
 8006864:	62da      	str	r2, [r3, #44]	; 0x2c
 8006866:	4b0a      	ldr	r3, [pc, #40]	; (8006890 <buzzer_play_c1+0x44>)
 8006868:	f641 32df 	movw	r2, #7135	; 0x1bdf
 800686c:	60da      	str	r2, [r3, #12]
	__HAL_TIM_SET_COMPARE(&BUZZ_HTIM,BUZZ_PWM_CH,100);
 800686e:	4b08      	ldr	r3, [pc, #32]	; (8006890 <buzzer_play_c1+0x44>)
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	2264      	movs	r2, #100	; 0x64
 8006874:	63da      	str	r2, [r3, #60]	; 0x3c
	osDelay(duration);
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	4618      	mov	r0, r3
 800687a:	f009 fcd6 	bl	801022a <osDelay>
	__HAL_TIM_SET_COMPARE(&BUZZ_HTIM,BUZZ_PWM_CH,0);
 800687e:	4b04      	ldr	r3, [pc, #16]	; (8006890 <buzzer_play_c1+0x44>)
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	2200      	movs	r2, #0
 8006884:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8006886:	bf00      	nop
 8006888:	3708      	adds	r7, #8
 800688a:	46bd      	mov	sp, r7
 800688c:	bd80      	pop	{r7, pc}
 800688e:	bf00      	nop
 8006890:	2000d9dc 	.word	0x2000d9dc

08006894 <buzzer_play_e1>:
	__HAL_TIM_SET_COMPARE(&BUZZ_HTIM,BUZZ_PWM_CH,100);
	osDelay(duration);
	__HAL_TIM_SET_COMPARE(&BUZZ_HTIM,BUZZ_PWM_CH,0);
}

void buzzer_play_e1(int32_t duration){
 8006894:	b580      	push	{r7, lr}
 8006896:	b082      	sub	sp, #8
 8006898:	af00      	add	r7, sp, #0
 800689a:	6078      	str	r0, [r7, #4]
	//__HAL_TIM_PRESCALER(&BUZZ_HTIM, 25);
	__HAL_TIM_SET_COUNTER(&BUZZ_HTIM,0);
 800689c:	4b0e      	ldr	r3, [pc, #56]	; (80068d8 <buzzer_play_e1+0x44>)
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	2200      	movs	r2, #0
 80068a2:	625a      	str	r2, [r3, #36]	; 0x24
	__HAL_TIM_SET_AUTORELOAD(&BUZZ_HTIM,5662);
 80068a4:	4b0c      	ldr	r3, [pc, #48]	; (80068d8 <buzzer_play_e1+0x44>)
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	f241 621e 	movw	r2, #5662	; 0x161e
 80068ac:	62da      	str	r2, [r3, #44]	; 0x2c
 80068ae:	4b0a      	ldr	r3, [pc, #40]	; (80068d8 <buzzer_play_e1+0x44>)
 80068b0:	f241 621e 	movw	r2, #5662	; 0x161e
 80068b4:	60da      	str	r2, [r3, #12]
	__HAL_TIM_SET_COMPARE(&BUZZ_HTIM,BUZZ_PWM_CH,100);
 80068b6:	4b08      	ldr	r3, [pc, #32]	; (80068d8 <buzzer_play_e1+0x44>)
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	2264      	movs	r2, #100	; 0x64
 80068bc:	63da      	str	r2, [r3, #60]	; 0x3c
	osDelay(duration);
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	4618      	mov	r0, r3
 80068c2:	f009 fcb2 	bl	801022a <osDelay>
	__HAL_TIM_SET_COMPARE(&BUZZ_HTIM,BUZZ_PWM_CH,0);
 80068c6:	4b04      	ldr	r3, [pc, #16]	; (80068d8 <buzzer_play_e1+0x44>)
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	2200      	movs	r2, #0
 80068cc:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80068ce:	bf00      	nop
 80068d0:	3708      	adds	r7, #8
 80068d2:	46bd      	mov	sp, r7
 80068d4:	bd80      	pop	{r7, pc}
 80068d6:	bf00      	nop
 80068d8:	2000d9dc 	.word	0x2000d9dc

080068dc <buzzer_play_g1>:
	__HAL_TIM_SET_COMPARE(&BUZZ_HTIM,BUZZ_PWM_CH,100);
	osDelay(duration);
	__HAL_TIM_SET_COMPARE(&BUZZ_HTIM,BUZZ_PWM_CH,0);
}

void buzzer_play_g1(int32_t duration){
 80068dc:	b580      	push	{r7, lr}
 80068de:	b082      	sub	sp, #8
 80068e0:	af00      	add	r7, sp, #0
 80068e2:	6078      	str	r0, [r7, #4]
	//__HAL_TIM_PRESCALER(&BUZZ_HTIM, 21);
	__HAL_TIM_SET_COUNTER(&BUZZ_HTIM,0);
 80068e4:	4b0e      	ldr	r3, [pc, #56]	; (8006920 <buzzer_play_g1+0x44>)
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	2200      	movs	r2, #0
 80068ea:	625a      	str	r2, [r3, #36]	; 0x24
	__HAL_TIM_SET_AUTORELOAD(&BUZZ_HTIM,4761);
 80068ec:	4b0c      	ldr	r3, [pc, #48]	; (8006920 <buzzer_play_g1+0x44>)
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	f241 2299 	movw	r2, #4761	; 0x1299
 80068f4:	62da      	str	r2, [r3, #44]	; 0x2c
 80068f6:	4b0a      	ldr	r3, [pc, #40]	; (8006920 <buzzer_play_g1+0x44>)
 80068f8:	f241 2299 	movw	r2, #4761	; 0x1299
 80068fc:	60da      	str	r2, [r3, #12]
	__HAL_TIM_SET_COMPARE(&BUZZ_HTIM,BUZZ_PWM_CH,100);
 80068fe:	4b08      	ldr	r3, [pc, #32]	; (8006920 <buzzer_play_g1+0x44>)
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	2264      	movs	r2, #100	; 0x64
 8006904:	63da      	str	r2, [r3, #60]	; 0x3c
	osDelay(duration);
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	4618      	mov	r0, r3
 800690a:	f009 fc8e 	bl	801022a <osDelay>
	__HAL_TIM_SET_COMPARE(&BUZZ_HTIM,BUZZ_PWM_CH,0);
 800690e:	4b04      	ldr	r3, [pc, #16]	; (8006920 <buzzer_play_g1+0x44>)
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	2200      	movs	r2, #0
 8006914:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8006916:	bf00      	nop
 8006918:	3708      	adds	r7, #8
 800691a:	46bd      	mov	sp, r7
 800691c:	bd80      	pop	{r7, pc}
 800691e:	bf00      	nop
 8006920:	2000d9dc 	.word	0x2000d9dc

08006924 <buzzer_rest>:
	__HAL_TIM_SET_COMPARE(&BUZZ_HTIM,BUZZ_PWM_CH,100);
	osDelay(duration);
	__HAL_TIM_SET_COMPARE(&BUZZ_HTIM,BUZZ_PWM_CH,0);
}

void buzzer_rest(int32_t duration){
 8006924:	b580      	push	{r7, lr}
 8006926:	b082      	sub	sp, #8
 8006928:	af00      	add	r7, sp, #0
 800692a:	6078      	str	r0, [r7, #4]
	osDelay(duration);
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	4618      	mov	r0, r3
 8006930:	f009 fc7b 	bl	801022a <osDelay>
}
 8006934:	bf00      	nop
 8006936:	3708      	adds	r7, #8
 8006938:	46bd      	mov	sp, r7
 800693a:	bd80      	pop	{r7, pc}

0800693c <buzzer_play_mario>:
	buzzer_play_b1(duration);
	buzzer_play_c2(duration);
}


void buzzer_play_mario(int32_t bpm){
 800693c:	b580      	push	{r7, lr}
 800693e:	b084      	sub	sp, #16
 8006940:	af00      	add	r7, sp, #0
 8006942:	6078      	str	r0, [r7, #4]
	int32_t quarter=(double)60/bpm*1000;
 8006944:	6878      	ldr	r0, [r7, #4]
 8006946:	f7f9 fded 	bl	8000524 <__aeabi_i2d>
 800694a:	4602      	mov	r2, r0
 800694c:	460b      	mov	r3, r1
 800694e:	f04f 0000 	mov.w	r0, #0
 8006952:	492d      	ldr	r1, [pc, #180]	; (8006a08 <buzzer_play_mario+0xcc>)
 8006954:	f7f9 ff7a 	bl	800084c <__aeabi_ddiv>
 8006958:	4602      	mov	r2, r0
 800695a:	460b      	mov	r3, r1
 800695c:	4610      	mov	r0, r2
 800695e:	4619      	mov	r1, r3
 8006960:	f04f 0200 	mov.w	r2, #0
 8006964:	4b29      	ldr	r3, [pc, #164]	; (8006a0c <buzzer_play_mario+0xd0>)
 8006966:	f7f9 fe47 	bl	80005f8 <__aeabi_dmul>
 800696a:	4602      	mov	r2, r0
 800696c:	460b      	mov	r3, r1
 800696e:	4610      	mov	r0, r2
 8006970:	4619      	mov	r1, r3
 8006972:	f7fa f8f1 	bl	8000b58 <__aeabi_d2iz>
 8006976:	4603      	mov	r3, r0
 8006978:	60fb      	str	r3, [r7, #12]
	int32_t eighth=(double)60/bpm*1000*0.5;
 800697a:	6878      	ldr	r0, [r7, #4]
 800697c:	f7f9 fdd2 	bl	8000524 <__aeabi_i2d>
 8006980:	4602      	mov	r2, r0
 8006982:	460b      	mov	r3, r1
 8006984:	f04f 0000 	mov.w	r0, #0
 8006988:	491f      	ldr	r1, [pc, #124]	; (8006a08 <buzzer_play_mario+0xcc>)
 800698a:	f7f9 ff5f 	bl	800084c <__aeabi_ddiv>
 800698e:	4602      	mov	r2, r0
 8006990:	460b      	mov	r3, r1
 8006992:	4610      	mov	r0, r2
 8006994:	4619      	mov	r1, r3
 8006996:	f04f 0200 	mov.w	r2, #0
 800699a:	4b1c      	ldr	r3, [pc, #112]	; (8006a0c <buzzer_play_mario+0xd0>)
 800699c:	f7f9 fe2c 	bl	80005f8 <__aeabi_dmul>
 80069a0:	4602      	mov	r2, r0
 80069a2:	460b      	mov	r3, r1
 80069a4:	4610      	mov	r0, r2
 80069a6:	4619      	mov	r1, r3
 80069a8:	f04f 0200 	mov.w	r2, #0
 80069ac:	4b18      	ldr	r3, [pc, #96]	; (8006a10 <buzzer_play_mario+0xd4>)
 80069ae:	f7f9 fe23 	bl	80005f8 <__aeabi_dmul>
 80069b2:	4602      	mov	r2, r0
 80069b4:	460b      	mov	r3, r1
 80069b6:	4610      	mov	r0, r2
 80069b8:	4619      	mov	r1, r3
 80069ba:	f7fa f8cd 	bl	8000b58 <__aeabi_d2iz>
 80069be:	4603      	mov	r3, r0
 80069c0:	60bb      	str	r3, [r7, #8]

	buzzer_play_e1(eighth);
 80069c2:	68b8      	ldr	r0, [r7, #8]
 80069c4:	f7ff ff66 	bl	8006894 <buzzer_play_e1>
	buzzer_play_e1(eighth);
 80069c8:	68b8      	ldr	r0, [r7, #8]
 80069ca:	f7ff ff63 	bl	8006894 <buzzer_play_e1>
	buzzer_rest(eighth);
 80069ce:	68b8      	ldr	r0, [r7, #8]
 80069d0:	f7ff ffa8 	bl	8006924 <buzzer_rest>
	buzzer_play_e1(eighth);
 80069d4:	68b8      	ldr	r0, [r7, #8]
 80069d6:	f7ff ff5d 	bl	8006894 <buzzer_play_e1>
	buzzer_rest(eighth);
 80069da:	68b8      	ldr	r0, [r7, #8]
 80069dc:	f7ff ffa2 	bl	8006924 <buzzer_rest>
	buzzer_play_c1(eighth);
 80069e0:	68b8      	ldr	r0, [r7, #8]
 80069e2:	f7ff ff33 	bl	800684c <buzzer_play_c1>
	buzzer_play_e1(quarter);
 80069e6:	68f8      	ldr	r0, [r7, #12]
 80069e8:	f7ff ff54 	bl	8006894 <buzzer_play_e1>
	buzzer_play_g1(quarter);
 80069ec:	68f8      	ldr	r0, [r7, #12]
 80069ee:	f7ff ff75 	bl	80068dc <buzzer_play_g1>
	buzzer_rest(quarter);
 80069f2:	68f8      	ldr	r0, [r7, #12]
 80069f4:	f7ff ff96 	bl	8006924 <buzzer_rest>
	buzzer_play_g0(quarter);
 80069f8:	68f8      	ldr	r0, [r7, #12]
 80069fa:	f7ff ff03 	bl	8006804 <buzzer_play_g0>
}
 80069fe:	bf00      	nop
 8006a00:	3710      	adds	r7, #16
 8006a02:	46bd      	mov	sp, r7
 8006a04:	bd80      	pop	{r7, pc}
 8006a06:	bf00      	nop
 8006a08:	404e0000 	.word	0x404e0000
 8006a0c:	408f4000 	.word	0x408f4000
 8006a10:	3fe00000 	.word	0x3fe00000

08006a14 <dwt_init>:

/**
  * @brief     DWT init function
  * @retval    None
  */
void dwt_init(void) {
 8006a14:	b480      	push	{r7}
 8006a16:	af00      	add	r7, sp, #0
    if (!(CoreDebug->DEMCR & CoreDebug_DEMCR_TRCENA_Msk)) {
 8006a18:	4b0c      	ldr	r3, [pc, #48]	; (8006a4c <dwt_init+0x38>)
 8006a1a:	68db      	ldr	r3, [r3, #12]
 8006a1c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d10e      	bne.n	8006a42 <dwt_init+0x2e>
        CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk; // Enable Debug Core
 8006a24:	4b09      	ldr	r3, [pc, #36]	; (8006a4c <dwt_init+0x38>)
 8006a26:	68db      	ldr	r3, [r3, #12]
 8006a28:	4a08      	ldr	r2, [pc, #32]	; (8006a4c <dwt_init+0x38>)
 8006a2a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006a2e:	60d3      	str	r3, [r2, #12]
        DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk; // Enable Cycle Counter
 8006a30:	4b07      	ldr	r3, [pc, #28]	; (8006a50 <dwt_init+0x3c>)
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	4a06      	ldr	r2, [pc, #24]	; (8006a50 <dwt_init+0x3c>)
 8006a36:	f043 0301 	orr.w	r3, r3, #1
 8006a3a:	6013      	str	r3, [r2, #0]
        DWT->CYCCNT = 0; // Reset Cycle Counter Value
 8006a3c:	4b04      	ldr	r3, [pc, #16]	; (8006a50 <dwt_init+0x3c>)
 8006a3e:	2200      	movs	r2, #0
 8006a40:	605a      	str	r2, [r3, #4]
    }
}
 8006a42:	bf00      	nop
 8006a44:	46bd      	mov	sp, r7
 8006a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a4a:	4770      	bx	lr
 8006a4c:	e000edf0 	.word	0xe000edf0
 8006a50:	e0001000 	.word	0xe0001000

08006a54 <dwt_getCnt_us>:
/**
  * @brief    get timestamp from dwt
  * @retval   time count of dwt
  */
uint32_t dwt_getCnt_us(void){
 8006a54:	b480      	push	{r7}
 8006a56:	af00      	add	r7, sp, #0
    return DWT->CYCCNT / SYSTEM_CORE_FREQ;//unit: usec
 8006a58:	4b05      	ldr	r3, [pc, #20]	; (8006a70 <dwt_getCnt_us+0x1c>)
 8006a5a:	685b      	ldr	r3, [r3, #4]
 8006a5c:	08db      	lsrs	r3, r3, #3
 8006a5e:	4a05      	ldr	r2, [pc, #20]	; (8006a74 <dwt_getCnt_us+0x20>)
 8006a60:	fba2 2303 	umull	r2, r3, r2, r3
 8006a64:	085b      	lsrs	r3, r3, #1
}
 8006a66:	4618      	mov	r0, r3
 8006a68:	46bd      	mov	sp, r7
 8006a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a6e:	4770      	bx	lr
 8006a70:	e0001000 	.word	0xe0001000
 8006a74:	18618619 	.word	0x18618619

08006a78 <Motor_Data_Read>:
/**
  * @brief     Read feedback from the motor sensor
  * @param[in] can1/can2 type header
  * @retval    None
  */
void Motor_Data_Read(CAN_HandleTypeDef* hcan) {
 8006a78:	b480      	push	{r7}
 8006a7a:	b087      	sub	sp, #28
 8006a7c:	af00      	add	r7, sp, #0
 8006a7e:	6078      	str	r0, [r7, #4]
	uint8_t motorStatus[MOTOR_COUNT];
	for (int i=0; i<MOTOR_COUNT; i++){
 8006a80:	2300      	movs	r3, #0
 8006a82:	617b      	str	r3, [r7, #20]
 8006a84:	e046      	b.n	8006b14 <Motor_Data_Read+0x9c>
		memcpy(motorStatus, can_rx_buffer[i], 8);
 8006a86:	697b      	ldr	r3, [r7, #20]
 8006a88:	00db      	lsls	r3, r3, #3
 8006a8a:	4a27      	ldr	r2, [pc, #156]	; (8006b28 <Motor_Data_Read+0xb0>)
 8006a8c:	441a      	add	r2, r3
 8006a8e:	f107 030c 	add.w	r3, r7, #12
 8006a92:	6810      	ldr	r0, [r2, #0]
 8006a94:	6851      	ldr	r1, [r2, #4]
 8006a96:	c303      	stmia	r3!, {r0, r1}
		motor_data[i].motor_feedback.rx_angle	=(int16_t)(motorStatus[0] << 8 | motorStatus[1]);
 8006a98:	7b3b      	ldrb	r3, [r7, #12]
 8006a9a:	021b      	lsls	r3, r3, #8
 8006a9c:	b21a      	sxth	r2, r3
 8006a9e:	7b7b      	ldrb	r3, [r7, #13]
 8006aa0:	b21b      	sxth	r3, r3
 8006aa2:	4313      	orrs	r3, r2
 8006aa4:	b218      	sxth	r0, r3
 8006aa6:	4a21      	ldr	r2, [pc, #132]	; (8006b2c <Motor_Data_Read+0xb4>)
 8006aa8:	697b      	ldr	r3, [r7, #20]
 8006aaa:	2194      	movs	r1, #148	; 0x94
 8006aac:	fb01 f303 	mul.w	r3, r1, r3
 8006ab0:	4413      	add	r3, r2
 8006ab2:	3388      	adds	r3, #136	; 0x88
 8006ab4:	4602      	mov	r2, r0
 8006ab6:	801a      	strh	r2, [r3, #0]
		motor_data[i].motor_feedback.rx_rpm		=(int16_t)(motorStatus[2] << 8 | motorStatus[3]);
 8006ab8:	7bbb      	ldrb	r3, [r7, #14]
 8006aba:	021b      	lsls	r3, r3, #8
 8006abc:	b21a      	sxth	r2, r3
 8006abe:	7bfb      	ldrb	r3, [r7, #15]
 8006ac0:	b21b      	sxth	r3, r3
 8006ac2:	4313      	orrs	r3, r2
 8006ac4:	b218      	sxth	r0, r3
 8006ac6:	4a19      	ldr	r2, [pc, #100]	; (8006b2c <Motor_Data_Read+0xb4>)
 8006ac8:	697b      	ldr	r3, [r7, #20]
 8006aca:	2194      	movs	r1, #148	; 0x94
 8006acc:	fb01 f303 	mul.w	r3, r1, r3
 8006ad0:	4413      	add	r3, r2
 8006ad2:	338a      	adds	r3, #138	; 0x8a
 8006ad4:	4602      	mov	r2, r0
 8006ad6:	801a      	strh	r2, [r3, #0]
		motor_data[i].motor_feedback.rx_current =(int16_t)(motorStatus[4] << 8 | motorStatus[5]);
 8006ad8:	7c3b      	ldrb	r3, [r7, #16]
 8006ada:	021b      	lsls	r3, r3, #8
 8006adc:	b21a      	sxth	r2, r3
 8006ade:	7c7b      	ldrb	r3, [r7, #17]
 8006ae0:	b21b      	sxth	r3, r3
 8006ae2:	4313      	orrs	r3, r2
 8006ae4:	b218      	sxth	r0, r3
 8006ae6:	4a11      	ldr	r2, [pc, #68]	; (8006b2c <Motor_Data_Read+0xb4>)
 8006ae8:	697b      	ldr	r3, [r7, #20]
 8006aea:	2194      	movs	r1, #148	; 0x94
 8006aec:	fb01 f303 	mul.w	r3, r1, r3
 8006af0:	4413      	add	r3, r2
 8006af2:	338c      	adds	r3, #140	; 0x8c
 8006af4:	4602      	mov	r2, r0
 8006af6:	801a      	strh	r2, [r3, #0]
		motor_data[i].motor_feedback.rx_temp	=(int16_t)(motorStatus[6]);
 8006af8:	7cbb      	ldrb	r3, [r7, #18]
 8006afa:	b218      	sxth	r0, r3
 8006afc:	4a0b      	ldr	r2, [pc, #44]	; (8006b2c <Motor_Data_Read+0xb4>)
 8006afe:	697b      	ldr	r3, [r7, #20]
 8006b00:	2194      	movs	r1, #148	; 0x94
 8006b02:	fb01 f303 	mul.w	r3, r1, r3
 8006b06:	4413      	add	r3, r2
 8006b08:	338e      	adds	r3, #142	; 0x8e
 8006b0a:	4602      	mov	r2, r0
 8006b0c:	801a      	strh	r2, [r3, #0]
	for (int i=0; i<MOTOR_COUNT; i++){
 8006b0e:	697b      	ldr	r3, [r7, #20]
 8006b10:	3301      	adds	r3, #1
 8006b12:	617b      	str	r3, [r7, #20]
 8006b14:	697b      	ldr	r3, [r7, #20]
 8006b16:	2b07      	cmp	r3, #7
 8006b18:	ddb5      	ble.n	8006a86 <Motor_Data_Read+0xe>
	}
}
 8006b1a:	bf00      	nop
 8006b1c:	bf00      	nop
 8006b1e:	371c      	adds	r7, #28
 8006b20:	46bd      	mov	sp, r7
 8006b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b26:	4770      	bx	lr
 8006b28:	200046fc 	.word	0x200046fc
 8006b2c:	20005268 	.word	0x20005268

08006b30 <Motor_Data_Send>:
  * @param[in] can1/can2 type header
  * @param[in] Stdid of can device
  * @param[in] data set to different can devices
  * @retval    None
  */
void Motor_Data_Send(CAN_HandleTypeDef* hcan, int32_t id, int32_t d1, int32_t d2, int32_t d3, int32_t d4){
 8006b30:	b580      	push	{r7, lr}
 8006b32:	b08c      	sub	sp, #48	; 0x30
 8006b34:	af00      	add	r7, sp, #0
 8006b36:	60f8      	str	r0, [r7, #12]
 8006b38:	60b9      	str	r1, [r7, #8]
 8006b3a:	607a      	str	r2, [r7, #4]
 8006b3c:	603b      	str	r3, [r7, #0]
	CAN_TxHeaderTypeDef  tx_header;
	uint8_t				 tx_data[8];

	tx_header.StdId = id;
 8006b3e:	68bb      	ldr	r3, [r7, #8]
 8006b40:	61bb      	str	r3, [r7, #24]
	tx_header.IDE = CAN_ID_STD;
 8006b42:	2300      	movs	r3, #0
 8006b44:	623b      	str	r3, [r7, #32]
	tx_header.RTR = CAN_RTR_DATA;
 8006b46:	2300      	movs	r3, #0
 8006b48:	627b      	str	r3, [r7, #36]	; 0x24
	tx_header.DLC = 0x08;
 8006b4a:	2308      	movs	r3, #8
 8006b4c:	62bb      	str	r3, [r7, #40]	; 0x28

	tx_data[0] = d1 >> 8;
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	121b      	asrs	r3, r3, #8
 8006b52:	b2db      	uxtb	r3, r3
 8006b54:	743b      	strb	r3, [r7, #16]
	tx_data[1] = d1;
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	b2db      	uxtb	r3, r3
 8006b5a:	747b      	strb	r3, [r7, #17]
	tx_data[2] = d2 >> 8;
 8006b5c:	683b      	ldr	r3, [r7, #0]
 8006b5e:	121b      	asrs	r3, r3, #8
 8006b60:	b2db      	uxtb	r3, r3
 8006b62:	74bb      	strb	r3, [r7, #18]
	tx_data[3] = d2;
 8006b64:	683b      	ldr	r3, [r7, #0]
 8006b66:	b2db      	uxtb	r3, r3
 8006b68:	74fb      	strb	r3, [r7, #19]
	tx_data[4] = d3 >> 8;
 8006b6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b6c:	121b      	asrs	r3, r3, #8
 8006b6e:	b2db      	uxtb	r3, r3
 8006b70:	753b      	strb	r3, [r7, #20]
	tx_data[5] = d3;
 8006b72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b74:	b2db      	uxtb	r3, r3
 8006b76:	757b      	strb	r3, [r7, #21]
	tx_data[6] = d4 >> 8;
 8006b78:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006b7a:	121b      	asrs	r3, r3, #8
 8006b7c:	b2db      	uxtb	r3, r3
 8006b7e:	75bb      	strb	r3, [r7, #22]
	tx_data[7] = d4;
 8006b80:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006b82:	b2db      	uxtb	r3, r3
 8006b84:	75fb      	strb	r3, [r7, #23]

	HAL_CAN_AddTxMessage(hcan, &tx_header, tx_data, (uint32_t*)CAN_TX_MAILBOX0);
 8006b86:	f107 0210 	add.w	r2, r7, #16
 8006b8a:	f107 0118 	add.w	r1, r7, #24
 8006b8e:	2301      	movs	r3, #1
 8006b90:	68f8      	ldr	r0, [r7, #12]
 8006b92:	f003 ffb3 	bl	800aafc <HAL_CAN_AddTxMessage>
}
 8006b96:	bf00      	nop
 8006b98:	3730      	adds	r7, #48	; 0x30
 8006b9a:	46bd      	mov	sp, r7
 8006b9c:	bd80      	pop	{r7, pc}
	...

08006ba0 <motor_init>:
  * @brief     initialize the motor parameters
  * @retval    None
  */
void motor_init(uint8_t motor_id, int32_t max_out_f, float max_i_out_f, float max_err_f, float kp_f, float ki_f, float kd_f,
								  int32_t max_out_s, float max_i_out_s, float max_err_s, float kp_s, float ki_s, float kd_s,
								  float kf){
 8006ba0:	b580      	push	{r7, lr}
 8006ba2:	b08e      	sub	sp, #56	; 0x38
 8006ba4:	af00      	add	r7, sp, #0
 8006ba6:	4603      	mov	r3, r0
 8006ba8:	6339      	str	r1, [r7, #48]	; 0x30
 8006baa:	ed87 0a0b 	vstr	s0, [r7, #44]	; 0x2c
 8006bae:	edc7 0a0a 	vstr	s1, [r7, #40]	; 0x28
 8006bb2:	ed87 1a09 	vstr	s2, [r7, #36]	; 0x24
 8006bb6:	edc7 1a08 	vstr	s3, [r7, #32]
 8006bba:	ed87 2a07 	vstr	s4, [r7, #28]
 8006bbe:	61ba      	str	r2, [r7, #24]
 8006bc0:	edc7 2a05 	vstr	s5, [r7, #20]
 8006bc4:	ed87 3a04 	vstr	s6, [r7, #16]
 8006bc8:	edc7 3a03 	vstr	s7, [r7, #12]
 8006bcc:	ed87 4a02 	vstr	s8, [r7, #8]
 8006bd0:	edc7 4a01 	vstr	s9, [r7, #4]
 8006bd4:	ed87 5a00 	vstr	s10, [r7]
 8006bd8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	pid_param_init(&(motor_data[motor_id].motor_info.f_pid), max_out_f, max_i_out_f, max_err_f, kp_f, ki_f, kd_f);
 8006bdc:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8006be0:	2294      	movs	r2, #148	; 0x94
 8006be2:	fb02 f303 	mul.w	r3, r2, r3
 8006be6:	4a1c      	ldr	r2, [pc, #112]	; (8006c58 <motor_init+0xb8>)
 8006be8:	4413      	add	r3, r2
 8006bea:	3304      	adds	r3, #4
 8006bec:	ed97 2a07 	vldr	s4, [r7, #28]
 8006bf0:	edd7 1a08 	vldr	s3, [r7, #32]
 8006bf4:	ed97 1a09 	vldr	s2, [r7, #36]	; 0x24
 8006bf8:	edd7 0a0a 	vldr	s1, [r7, #40]	; 0x28
 8006bfc:	ed97 0a0b 	vldr	s0, [r7, #44]	; 0x2c
 8006c00:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006c02:	4618      	mov	r0, r3
 8006c04:	f7fb ffde 	bl	8002bc4 <pid_param_init>
	pid_param_init(&(motor_data[motor_id].motor_info.s_pid), max_out_s, max_i_out_s, max_err_s, kp_s, ki_s, kd_s);
 8006c08:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8006c0c:	2294      	movs	r2, #148	; 0x94
 8006c0e:	fb02 f303 	mul.w	r3, r2, r3
 8006c12:	3340      	adds	r3, #64	; 0x40
 8006c14:	4a10      	ldr	r2, [pc, #64]	; (8006c58 <motor_init+0xb8>)
 8006c16:	4413      	add	r3, r2
 8006c18:	ed97 2a01 	vldr	s4, [r7, #4]
 8006c1c:	edd7 1a02 	vldr	s3, [r7, #8]
 8006c20:	ed97 1a03 	vldr	s2, [r7, #12]
 8006c24:	edd7 0a04 	vldr	s1, [r7, #16]
 8006c28:	ed97 0a05 	vldr	s0, [r7, #20]
 8006c2c:	69b9      	ldr	r1, [r7, #24]
 8006c2e:	4618      	mov	r0, r3
 8006c30:	f7fb ffc8 	bl	8002bc4 <pid_param_init>
	ff_param_init(&(motor_data[motor_id].motor_info.ff), kf);
 8006c34:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8006c38:	2294      	movs	r2, #148	; 0x94
 8006c3a:	fb02 f303 	mul.w	r3, r2, r3
 8006c3e:	3378      	adds	r3, #120	; 0x78
 8006c40:	4a05      	ldr	r2, [pc, #20]	; (8006c58 <motor_init+0xb8>)
 8006c42:	4413      	add	r3, r2
 8006c44:	3304      	adds	r3, #4
 8006c46:	ed97 0a00 	vldr	s0, [r7]
 8006c4a:	4618      	mov	r0, r3
 8006c4c:	f7fb ff7c 	bl	8002b48 <ff_param_init>
}
 8006c50:	bf00      	nop
 8006c52:	3738      	adds	r7, #56	; 0x38
 8006c54:	46bd      	mov	sp, r7
 8006c56:	bd80      	pop	{r7, pc}
 8006c58:	20005268 	.word	0x20005268

08006c5c <set_motor_can_volt>:
  * @param[in] can1/can2 type header
  * @param[in] Stdid of can device
  * @param[in] velocity/angle set to different can devices
  * @retval    None
  */
void set_motor_can_volt(float a1, float a2, int32_t v3, int32_t v4, int32_t control_indicator, GimbalMotorMode_t mode){
 8006c5c:	b580      	push	{r7, lr}
 8006c5e:	ed2d 8b02 	vpush	{d8}
 8006c62:	b086      	sub	sp, #24
 8006c64:	af00      	add	r7, sp, #0
 8006c66:	ed87 0a05 	vstr	s0, [r7, #20]
 8006c6a:	edc7 0a04 	vstr	s1, [r7, #16]
 8006c6e:	60f8      	str	r0, [r7, #12]
 8006c70:	60b9      	str	r1, [r7, #8]
 8006c72:	607a      	str	r2, [r7, #4]
 8006c74:	70fb      	strb	r3, [r7, #3]

	if(control_indicator == DUAL_LOOP_PID_CONTROL && mode == ENCODE_MODE){
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	2b01      	cmp	r3, #1
 8006c7a:	d17b      	bne.n	8006d74 <set_motor_can_volt+0x118>
 8006c7c:	78fb      	ldrb	r3, [r7, #3]
 8006c7e:	2b01      	cmp	r3, #1
 8006c80:	d178      	bne.n	8006d74 <set_motor_can_volt+0x118>
			motor_data[yaw_id].tx_data = pid_dual_loop_control(feedforward(&motor_data[yaw_id].motor_info.ff, a1),//pid+ff
 8006c82:	ed97 0a05 	vldr	s0, [r7, #20]
 8006c86:	4882      	ldr	r0, [pc, #520]	; (8006e90 <set_motor_can_volt+0x234>)
 8006c88:	f7fb ff75 	bl	8002b76 <feedforward>
 8006c8c:	eeb0 8a40 	vmov.f32	s16, s0
														  &(motor_data[yaw_id].motor_info.f_pid),
														  &(motor_data[yaw_id].motor_info.s_pid),
														  in_out_map(gimbal_get_ecd_rel_angle(motor_data[yaw_id].motor_feedback.rx_angle, YAW_ECD_CENTER),
 8006c90:	4b80      	ldr	r3, [pc, #512]	; (8006e94 <set_motor_can_volt+0x238>)
 8006c92:	f9b3 32d8 	ldrsh.w	r3, [r3, #728]	; 0x2d8
 8006c96:	f44f 711b 	mov.w	r1, #620	; 0x26c
 8006c9a:	4618      	mov	r0, r3
 8006c9c:	f7fd fd23 	bl	80046e6 <gimbal_get_ecd_rel_angle>
 8006ca0:	4603      	mov	r3, r0
 8006ca2:	ee07 3a90 	vmov	s15, r3
			motor_data[yaw_id].tx_data = pid_dual_loop_control(feedforward(&motor_data[yaw_id].motor_info.ff, a1),//pid+ff
 8006ca6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006caa:	ed9f 2a7b 	vldr	s4, [pc, #492]	; 8006e98 <set_motor_can_volt+0x23c>
 8006cae:	eddf 1a7b 	vldr	s3, [pc, #492]	; 8006e9c <set_motor_can_volt+0x240>
 8006cb2:	ed9f 1a7b 	vldr	s2, [pc, #492]	; 8006ea0 <set_motor_can_volt+0x244>
 8006cb6:	eddf 0a7b 	vldr	s1, [pc, #492]	; 8006ea4 <set_motor_can_volt+0x248>
 8006cba:	eeb0 0a67 	vmov.f32	s0, s15
 8006cbe:	f7fc f92a 	bl	8002f16 <in_out_map>
 8006cc2:	eeb0 7a40 	vmov.f32	s14, s0
														  			 -4095,4095,-PI,PI),
														  motor_data[yaw_id].motor_feedback.rx_rpm);
 8006cc6:	4b73      	ldr	r3, [pc, #460]	; (8006e94 <set_motor_can_volt+0x238>)
 8006cc8:	f9b3 32da 	ldrsh.w	r3, [r3, #730]	; 0x2da
			motor_data[yaw_id].tx_data = pid_dual_loop_control(feedforward(&motor_data[yaw_id].motor_info.ff, a1),//pid+ff
 8006ccc:	ee07 3a90 	vmov	s15, r3
 8006cd0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006cd4:	eeb0 1a67 	vmov.f32	s2, s15
 8006cd8:	eef0 0a47 	vmov.f32	s1, s14
 8006cdc:	4972      	ldr	r1, [pc, #456]	; (8006ea8 <set_motor_can_volt+0x24c>)
 8006cde:	4873      	ldr	r0, [pc, #460]	; (8006eac <set_motor_can_volt+0x250>)
 8006ce0:	eeb0 0a48 	vmov.f32	s0, s16
 8006ce4:	f7fc f858 	bl	8002d98 <pid_dual_loop_control>
 8006ce8:	eef0 7a40 	vmov.f32	s15, s0
 8006cec:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006cf0:	ee17 2a90 	vmov	r2, s15
 8006cf4:	4b67      	ldr	r3, [pc, #412]	; (8006e94 <set_motor_can_volt+0x238>)
 8006cf6:	f8c3 22e0 	str.w	r2, [r3, #736]	; 0x2e0
			motor_data[pitch_id].tx_data = pid_dual_loop_control(feedforward(&motor_data[pitch_id].motor_info.ff, a2),//pid+ff
 8006cfa:	ed97 0a04 	vldr	s0, [r7, #16]
 8006cfe:	486c      	ldr	r0, [pc, #432]	; (8006eb0 <set_motor_can_volt+0x254>)
 8006d00:	f7fb ff39 	bl	8002b76 <feedforward>
 8006d04:	eeb0 8a40 	vmov.f32	s16, s0
														  &(motor_data[pitch_id].motor_info.f_pid),
														  &(motor_data[pitch_id].motor_info.s_pid),
                                    					  in_out_map(gimbal_get_ecd_rel_angle(motor_data[pitch_id].motor_feedback.rx_angle, PITCH_ECD_CENTER),
 8006d08:	4b62      	ldr	r3, [pc, #392]	; (8006e94 <set_motor_can_volt+0x238>)
 8006d0a:	f9b3 336c 	ldrsh.w	r3, [r3, #876]	; 0x36c
 8006d0e:	f640 51ac 	movw	r1, #3500	; 0xdac
 8006d12:	4618      	mov	r0, r3
 8006d14:	f7fd fce7 	bl	80046e6 <gimbal_get_ecd_rel_angle>
 8006d18:	4603      	mov	r3, r0
 8006d1a:	ee07 3a90 	vmov	s15, r3
			motor_data[pitch_id].tx_data = pid_dual_loop_control(feedforward(&motor_data[pitch_id].motor_info.ff, a2),//pid+ff
 8006d1e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006d22:	ed9f 2a5d 	vldr	s4, [pc, #372]	; 8006e98 <set_motor_can_volt+0x23c>
 8006d26:	eddf 1a5d 	vldr	s3, [pc, #372]	; 8006e9c <set_motor_can_volt+0x240>
 8006d2a:	ed9f 1a5d 	vldr	s2, [pc, #372]	; 8006ea0 <set_motor_can_volt+0x244>
 8006d2e:	eddf 0a5d 	vldr	s1, [pc, #372]	; 8006ea4 <set_motor_can_volt+0x248>
 8006d32:	eeb0 0a67 	vmov.f32	s0, s15
 8006d36:	f7fc f8ee 	bl	8002f16 <in_out_map>
 8006d3a:	eeb0 7a40 	vmov.f32	s14, s0
																     -4095,4095,-PI,PI),
														  motor_data[pitch_id].motor_feedback.rx_rpm);
 8006d3e:	4b55      	ldr	r3, [pc, #340]	; (8006e94 <set_motor_can_volt+0x238>)
 8006d40:	f9b3 336e 	ldrsh.w	r3, [r3, #878]	; 0x36e
			motor_data[pitch_id].tx_data = pid_dual_loop_control(feedforward(&motor_data[pitch_id].motor_info.ff, a2),//pid+ff
 8006d44:	ee07 3a90 	vmov	s15, r3
 8006d48:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006d4c:	eeb0 1a67 	vmov.f32	s2, s15
 8006d50:	eef0 0a47 	vmov.f32	s1, s14
 8006d54:	4957      	ldr	r1, [pc, #348]	; (8006eb4 <set_motor_can_volt+0x258>)
 8006d56:	4858      	ldr	r0, [pc, #352]	; (8006eb8 <set_motor_can_volt+0x25c>)
 8006d58:	eeb0 0a48 	vmov.f32	s0, s16
 8006d5c:	f7fc f81c 	bl	8002d98 <pid_dual_loop_control>
 8006d60:	eef0 7a40 	vmov.f32	s15, s0
 8006d64:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006d68:	ee17 2a90 	vmov	r2, s15
 8006d6c:	4b49      	ldr	r3, [pc, #292]	; (8006e94 <set_motor_can_volt+0x238>)
 8006d6e:	f8c3 2374 	str.w	r2, [r3, #884]	; 0x374
 8006d72:	e086      	b.n	8006e82 <set_motor_can_volt+0x226>
		}
	else if(control_indicator == DUAL_LOOP_PID_CONTROL && mode == GYRO_MODE){
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	2b01      	cmp	r3, #1
 8006d78:	d163      	bne.n	8006e42 <set_motor_can_volt+0x1e6>
 8006d7a:	78fb      	ldrb	r3, [r7, #3]
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d160      	bne.n	8006e42 <set_motor_can_volt+0x1e6>
			motor_data[yaw_id].tx_data = pid_dual_loop_control(feedforward(&motor_data[yaw_id].motor_info.ff, a1),//pid+ff
 8006d80:	ed97 0a05 	vldr	s0, [r7, #20]
 8006d84:	4842      	ldr	r0, [pc, #264]	; (8006e90 <set_motor_can_volt+0x234>)
 8006d86:	f7fb fef6 	bl	8002b76 <feedforward>
 8006d8a:	eef0 6a40 	vmov.f32	s13, s0
 8006d8e:	4b4b      	ldr	r3, [pc, #300]	; (8006ebc <set_motor_can_volt+0x260>)
 8006d90:	edd3 7a05 	vldr	s15, [r3, #20]
														  &(motor_data[yaw_id].motor_info.f_pid),
														  &(motor_data[yaw_id].motor_info.s_pid),
														  gimbal.yaw_cur_abs_angle,
														  motor_data[yaw_id].motor_feedback.rx_rpm);//pid+ff
 8006d94:	4b3f      	ldr	r3, [pc, #252]	; (8006e94 <set_motor_can_volt+0x238>)
 8006d96:	f9b3 32da 	ldrsh.w	r3, [r3, #730]	; 0x2da
			motor_data[yaw_id].tx_data = pid_dual_loop_control(feedforward(&motor_data[yaw_id].motor_info.ff, a1),//pid+ff
 8006d9a:	ee07 3a10 	vmov	s14, r3
 8006d9e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8006da2:	eeb0 1a47 	vmov.f32	s2, s14
 8006da6:	eef0 0a67 	vmov.f32	s1, s15
 8006daa:	493f      	ldr	r1, [pc, #252]	; (8006ea8 <set_motor_can_volt+0x24c>)
 8006dac:	483f      	ldr	r0, [pc, #252]	; (8006eac <set_motor_can_volt+0x250>)
 8006dae:	eeb0 0a66 	vmov.f32	s0, s13
 8006db2:	f7fb fff1 	bl	8002d98 <pid_dual_loop_control>
 8006db6:	eef0 7a40 	vmov.f32	s15, s0
 8006dba:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006dbe:	ee17 2a90 	vmov	r2, s15
 8006dc2:	4b34      	ldr	r3, [pc, #208]	; (8006e94 <set_motor_can_volt+0x238>)
 8006dc4:	f8c3 22e0 	str.w	r2, [r3, #736]	; 0x2e0
			motor_data[pitch_id].tx_data = pid_dual_loop_control(feedforward(&motor_data[pitch_id].motor_info.ff, a2),//pid+ff, pitch always use rel angle from encoder
 8006dc8:	ed97 0a04 	vldr	s0, [r7, #16]
 8006dcc:	4838      	ldr	r0, [pc, #224]	; (8006eb0 <set_motor_can_volt+0x254>)
 8006dce:	f7fb fed2 	bl	8002b76 <feedforward>
 8006dd2:	eeb0 8a40 	vmov.f32	s16, s0
														  &(motor_data[pitch_id].motor_info.f_pid),
														  &(motor_data[pitch_id].motor_info.s_pid),
														  in_out_map(gimbal_get_ecd_rel_angle(motor_data[pitch_id].motor_feedback.rx_angle, PITCH_ECD_CENTER),
 8006dd6:	4b2f      	ldr	r3, [pc, #188]	; (8006e94 <set_motor_can_volt+0x238>)
 8006dd8:	f9b3 336c 	ldrsh.w	r3, [r3, #876]	; 0x36c
 8006ddc:	f640 51ac 	movw	r1, #3500	; 0xdac
 8006de0:	4618      	mov	r0, r3
 8006de2:	f7fd fc80 	bl	80046e6 <gimbal_get_ecd_rel_angle>
 8006de6:	4603      	mov	r3, r0
 8006de8:	ee07 3a90 	vmov	s15, r3
			motor_data[pitch_id].tx_data = pid_dual_loop_control(feedforward(&motor_data[pitch_id].motor_info.ff, a2),//pid+ff, pitch always use rel angle from encoder
 8006dec:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006df0:	ed9f 2a29 	vldr	s4, [pc, #164]	; 8006e98 <set_motor_can_volt+0x23c>
 8006df4:	eddf 1a29 	vldr	s3, [pc, #164]	; 8006e9c <set_motor_can_volt+0x240>
 8006df8:	ed9f 1a29 	vldr	s2, [pc, #164]	; 8006ea0 <set_motor_can_volt+0x244>
 8006dfc:	eddf 0a29 	vldr	s1, [pc, #164]	; 8006ea4 <set_motor_can_volt+0x248>
 8006e00:	eeb0 0a67 	vmov.f32	s0, s15
 8006e04:	f7fc f887 	bl	8002f16 <in_out_map>
 8006e08:	eeb0 7a40 	vmov.f32	s14, s0
														  		     -4095,4095,-PI,PI),
														  motor_data[pitch_id].motor_feedback.rx_rpm);//pid+ff
 8006e0c:	4b21      	ldr	r3, [pc, #132]	; (8006e94 <set_motor_can_volt+0x238>)
 8006e0e:	f9b3 336e 	ldrsh.w	r3, [r3, #878]	; 0x36e
			motor_data[pitch_id].tx_data = pid_dual_loop_control(feedforward(&motor_data[pitch_id].motor_info.ff, a2),//pid+ff, pitch always use rel angle from encoder
 8006e12:	ee07 3a90 	vmov	s15, r3
 8006e16:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006e1a:	eeb0 1a67 	vmov.f32	s2, s15
 8006e1e:	eef0 0a47 	vmov.f32	s1, s14
 8006e22:	4924      	ldr	r1, [pc, #144]	; (8006eb4 <set_motor_can_volt+0x258>)
 8006e24:	4824      	ldr	r0, [pc, #144]	; (8006eb8 <set_motor_can_volt+0x25c>)
 8006e26:	eeb0 0a48 	vmov.f32	s0, s16
 8006e2a:	f7fb ffb5 	bl	8002d98 <pid_dual_loop_control>
 8006e2e:	eef0 7a40 	vmov.f32	s15, s0
 8006e32:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006e36:	ee17 2a90 	vmov	r2, s15
 8006e3a:	4b16      	ldr	r3, [pc, #88]	; (8006e94 <set_motor_can_volt+0x238>)
 8006e3c:	f8c3 2374 	str.w	r2, [r3, #884]	; 0x374
 8006e40:	e01f      	b.n	8006e82 <set_motor_can_volt+0x226>


	}
	else if(control_indicator == SINGLE_LOOP_PID_CONTROL){
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d11c      	bne.n	8006e82 <set_motor_can_volt+0x226>
			// only for spd control, dual loop control in the shoot app
			motor_data[mag_2006_id].tx_data = pid_single_loop_control(v3,
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	ee07 3a90 	vmov	s15, r3
 8006e4e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
															&(motor_data[mag_2006_id].motor_info.s_pid),
														      motor_data[mag_2006_id].motor_feedback.rx_rpm);
 8006e52:	4b10      	ldr	r3, [pc, #64]	; (8006e94 <set_motor_can_volt+0x238>)
 8006e54:	f9b3 3402 	ldrsh.w	r3, [r3, #1026]	; 0x402
			motor_data[mag_2006_id].tx_data = pid_single_loop_control(v3,
 8006e58:	ee07 3a10 	vmov	s14, r3
 8006e5c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8006e60:	eef0 0a47 	vmov.f32	s1, s14
 8006e64:	4816      	ldr	r0, [pc, #88]	; (8006ec0 <set_motor_can_volt+0x264>)
 8006e66:	eeb0 0a67 	vmov.f32	s0, s15
 8006e6a:	f7fb ff7f 	bl	8002d6c <pid_single_loop_control>
 8006e6e:	eef0 7a40 	vmov.f32	s15, s0
 8006e72:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006e76:	ee17 2a90 	vmov	r2, s15
 8006e7a:	4b06      	ldr	r3, [pc, #24]	; (8006e94 <set_motor_can_volt+0x238>)
 8006e7c:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408
			/* not applied */
//			motor_data[7].tx_data = pid_single_loop_control(v4,
//															motor_data[7].motor_info.f_pid,
//															motor_data[7].motor_feedback.rx_rpm);
		}
}
 8006e80:	e7ff      	b.n	8006e82 <set_motor_can_volt+0x226>
 8006e82:	bf00      	nop
 8006e84:	3718      	adds	r7, #24
 8006e86:	46bd      	mov	sp, r7
 8006e88:	ecbd 8b02 	vpop	{d8}
 8006e8c:	bd80      	pop	{r7, pc}
 8006e8e:	bf00      	nop
 8006e90:	20005534 	.word	0x20005534
 8006e94:	20005268 	.word	0x20005268
 8006e98:	40490fdb 	.word	0x40490fdb
 8006e9c:	c0490fdb 	.word	0xc0490fdb
 8006ea0:	457ff000 	.word	0x457ff000
 8006ea4:	c57ff000 	.word	0xc57ff000
 8006ea8:	200054f8 	.word	0x200054f8
 8006eac:	200054bc 	.word	0x200054bc
 8006eb0:	200055c8 	.word	0x200055c8
 8006eb4:	2000558c 	.word	0x2000558c
 8006eb8:	20005550 	.word	0x20005550
 8006ebc:	200047a0 	.word	0x200047a0
 8006ec0:	20005620 	.word	0x20005620

08006ec4 <set_motor_can_current>:



void set_motor_can_current(int32_t v1, int32_t v2, int32_t v3, int32_t v4, int32_t control_indicator){
 8006ec4:	b580      	push	{r7, lr}
 8006ec6:	b084      	sub	sp, #16
 8006ec8:	af00      	add	r7, sp, #0
 8006eca:	60f8      	str	r0, [r7, #12]
 8006ecc:	60b9      	str	r1, [r7, #8]
 8006ece:	607a      	str	r2, [r7, #4]
 8006ed0:	603b      	str	r3, [r7, #0]
	if(control_indicator == DUAL_LOOP_PID_CONTROL){// only for hero magazine
 8006ed2:	69bb      	ldr	r3, [r7, #24]
 8006ed4:	2b01      	cmp	r3, #1
 8006ed6:	f000 80ac 	beq.w	8007032 <set_motor_can_current+0x16e>
		/* implemented in shoot app */
	}
	else if(control_indicator == SINGLE_LOOP_SHOOT_CONTROL){
 8006eda:	69bb      	ldr	r3, [r7, #24]
 8006edc:	2b02      	cmp	r3, #2
 8006ede:	d138      	bne.n	8006f52 <set_motor_can_current+0x8e>
		motor_data[fric_left_id].tx_data = pid_single_loop_control(v1,
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	ee07 3a90 	vmov	s15, r3
 8006ee6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
																&(motor_data[fric_left_id].motor_info.f_pid),
															    motor_data[fric_left_id].motor_feedback.rx_current);
 8006eea:	4b54      	ldr	r3, [pc, #336]	; (800703c <set_motor_can_current+0x178>)
 8006eec:	f9b3 308c 	ldrsh.w	r3, [r3, #140]	; 0x8c
		motor_data[fric_left_id].tx_data = pid_single_loop_control(v1,
 8006ef0:	ee07 3a10 	vmov	s14, r3
 8006ef4:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8006ef8:	eef0 0a47 	vmov.f32	s1, s14
 8006efc:	4850      	ldr	r0, [pc, #320]	; (8007040 <set_motor_can_current+0x17c>)
 8006efe:	eeb0 0a67 	vmov.f32	s0, s15
 8006f02:	f7fb ff33 	bl	8002d6c <pid_single_loop_control>
 8006f06:	eef0 7a40 	vmov.f32	s15, s0
 8006f0a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006f0e:	ee17 2a90 	vmov	r2, s15
 8006f12:	4b4a      	ldr	r3, [pc, #296]	; (800703c <set_motor_can_current+0x178>)
 8006f14:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		motor_data[fric_right_id].tx_data = pid_single_loop_control(v2,
 8006f18:	68bb      	ldr	r3, [r7, #8]
 8006f1a:	ee07 3a90 	vmov	s15, r3
 8006f1e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
																&(motor_data[fric_right_id].motor_info.f_pid),
																motor_data[fric_right_id].motor_feedback.rx_current);
 8006f22:	4b46      	ldr	r3, [pc, #280]	; (800703c <set_motor_can_current+0x178>)
 8006f24:	f9b3 3120 	ldrsh.w	r3, [r3, #288]	; 0x120
		motor_data[fric_right_id].tx_data = pid_single_loop_control(v2,
 8006f28:	ee07 3a10 	vmov	s14, r3
 8006f2c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8006f30:	eef0 0a47 	vmov.f32	s1, s14
 8006f34:	4843      	ldr	r0, [pc, #268]	; (8007044 <set_motor_can_current+0x180>)
 8006f36:	eeb0 0a67 	vmov.f32	s0, s15
 8006f3a:	f7fb ff17 	bl	8002d6c <pid_single_loop_control>
 8006f3e:	eef0 7a40 	vmov.f32	s15, s0
 8006f42:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006f46:	ee17 2a90 	vmov	r2, s15
 8006f4a:	4b3c      	ldr	r3, [pc, #240]	; (800703c <set_motor_can_current+0x178>)
 8006f4c:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
													    motor_data[wheel_id3].motor_feedback.rx_rpm);
		motor_data[wheel_id4].tx_data = pid_single_loop_control(v4,
														&(motor_data[wheel_id4].motor_info.f_pid),
													    motor_data[wheel_id4].motor_feedback.rx_rpm);
	}
}
 8006f50:	e06f      	b.n	8007032 <set_motor_can_current+0x16e>
		motor_data[wheel_id1].tx_data = pid_single_loop_control(v1,
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	ee07 3a90 	vmov	s15, r3
 8006f58:	eef8 7ae7 	vcvt.f32.s32	s15, s15
													    motor_data[wheel_id1].motor_feedback.rx_rpm);
 8006f5c:	4b37      	ldr	r3, [pc, #220]	; (800703c <set_motor_can_current+0x178>)
 8006f5e:	f9b3 308a 	ldrsh.w	r3, [r3, #138]	; 0x8a
		motor_data[wheel_id1].tx_data = pid_single_loop_control(v1,
 8006f62:	ee07 3a10 	vmov	s14, r3
 8006f66:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8006f6a:	eef0 0a47 	vmov.f32	s1, s14
 8006f6e:	4834      	ldr	r0, [pc, #208]	; (8007040 <set_motor_can_current+0x17c>)
 8006f70:	eeb0 0a67 	vmov.f32	s0, s15
 8006f74:	f7fb fefa 	bl	8002d6c <pid_single_loop_control>
 8006f78:	eef0 7a40 	vmov.f32	s15, s0
 8006f7c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006f80:	ee17 2a90 	vmov	r2, s15
 8006f84:	4b2d      	ldr	r3, [pc, #180]	; (800703c <set_motor_can_current+0x178>)
 8006f86:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		motor_data[wheel_id2].tx_data = pid_single_loop_control(v2,
 8006f8a:	68bb      	ldr	r3, [r7, #8]
 8006f8c:	ee07 3a90 	vmov	s15, r3
 8006f90:	eef8 7ae7 	vcvt.f32.s32	s15, s15
													    motor_data[wheel_id2].motor_feedback.rx_rpm);
 8006f94:	4b29      	ldr	r3, [pc, #164]	; (800703c <set_motor_can_current+0x178>)
 8006f96:	f9b3 311e 	ldrsh.w	r3, [r3, #286]	; 0x11e
		motor_data[wheel_id2].tx_data = pid_single_loop_control(v2,
 8006f9a:	ee07 3a10 	vmov	s14, r3
 8006f9e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8006fa2:	eef0 0a47 	vmov.f32	s1, s14
 8006fa6:	4827      	ldr	r0, [pc, #156]	; (8007044 <set_motor_can_current+0x180>)
 8006fa8:	eeb0 0a67 	vmov.f32	s0, s15
 8006fac:	f7fb fede 	bl	8002d6c <pid_single_loop_control>
 8006fb0:	eef0 7a40 	vmov.f32	s15, s0
 8006fb4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006fb8:	ee17 2a90 	vmov	r2, s15
 8006fbc:	4b1f      	ldr	r3, [pc, #124]	; (800703c <set_motor_can_current+0x178>)
 8006fbe:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
		motor_data[wheel_id3].tx_data = pid_single_loop_control(v3,
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	ee07 3a90 	vmov	s15, r3
 8006fc8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
													    motor_data[wheel_id3].motor_feedback.rx_rpm);
 8006fcc:	4b1b      	ldr	r3, [pc, #108]	; (800703c <set_motor_can_current+0x178>)
 8006fce:	f9b3 31b2 	ldrsh.w	r3, [r3, #434]	; 0x1b2
		motor_data[wheel_id3].tx_data = pid_single_loop_control(v3,
 8006fd2:	ee07 3a10 	vmov	s14, r3
 8006fd6:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8006fda:	eef0 0a47 	vmov.f32	s1, s14
 8006fde:	481a      	ldr	r0, [pc, #104]	; (8007048 <set_motor_can_current+0x184>)
 8006fe0:	eeb0 0a67 	vmov.f32	s0, s15
 8006fe4:	f7fb fec2 	bl	8002d6c <pid_single_loop_control>
 8006fe8:	eef0 7a40 	vmov.f32	s15, s0
 8006fec:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006ff0:	ee17 2a90 	vmov	r2, s15
 8006ff4:	4b11      	ldr	r3, [pc, #68]	; (800703c <set_motor_can_current+0x178>)
 8006ff6:	f8c3 21b8 	str.w	r2, [r3, #440]	; 0x1b8
		motor_data[wheel_id4].tx_data = pid_single_loop_control(v4,
 8006ffa:	683b      	ldr	r3, [r7, #0]
 8006ffc:	ee07 3a90 	vmov	s15, r3
 8007000:	eef8 7ae7 	vcvt.f32.s32	s15, s15
													    motor_data[wheel_id4].motor_feedback.rx_rpm);
 8007004:	4b0d      	ldr	r3, [pc, #52]	; (800703c <set_motor_can_current+0x178>)
 8007006:	f9b3 3246 	ldrsh.w	r3, [r3, #582]	; 0x246
		motor_data[wheel_id4].tx_data = pid_single_loop_control(v4,
 800700a:	ee07 3a10 	vmov	s14, r3
 800700e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8007012:	eef0 0a47 	vmov.f32	s1, s14
 8007016:	480d      	ldr	r0, [pc, #52]	; (800704c <set_motor_can_current+0x188>)
 8007018:	eeb0 0a67 	vmov.f32	s0, s15
 800701c:	f7fb fea6 	bl	8002d6c <pid_single_loop_control>
 8007020:	eef0 7a40 	vmov.f32	s15, s0
 8007024:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007028:	ee17 2a90 	vmov	r2, s15
 800702c:	4b03      	ldr	r3, [pc, #12]	; (800703c <set_motor_can_current+0x178>)
 800702e:	f8c3 224c 	str.w	r2, [r3, #588]	; 0x24c
}
 8007032:	bf00      	nop
 8007034:	3710      	adds	r7, #16
 8007036:	46bd      	mov	sp, r7
 8007038:	bd80      	pop	{r7, pc}
 800703a:	bf00      	nop
 800703c:	20005268 	.word	0x20005268
 8007040:	2000526c 	.word	0x2000526c
 8007044:	20005300 	.word	0x20005300
 8007048:	20005394 	.word	0x20005394
 800704c:	20005428 	.word	0x20005428

08007050 <BMI088_init>:
    {BMI088_GYRO_INT3_INT4_IO_MAP, BMI088_GYRO_DRDY_IO_INT3, BMI088_GYRO_INT3_INT4_IO_MAP_ERROR}

};

uint8_t BMI088_init(void)
{
 8007050:	b580      	push	{r7, lr}
 8007052:	b082      	sub	sp, #8
 8007054:	af00      	add	r7, sp, #0
    uint8_t ERROR = BMI088_NO_ERROR;
 8007056:	2300      	movs	r3, #0
 8007058:	71fb      	strb	r3, [r7, #7]
    // GPIO and SPI  Init .
    BMI088_GPIO_Init();
 800705a:	f000 fd5b 	bl	8007b14 <BMI088_GPIO_Init>
    BMI088_Com_Init();
 800705e:	f000 fd60 	bl	8007b22 <BMI088_Com_Init>

    // self test pass and init
    if (bmi088_accel_self_test() != BMI088_NO_ERROR)
 8007062:	f000 f975 	bl	8007350 <bmi088_accel_self_test>
 8007066:	4603      	mov	r3, r0
 8007068:	2b00      	cmp	r3, #0
 800706a:	d004      	beq.n	8007076 <BMI088_init+0x26>
    {
        ERROR |= BMI088_SELF_TEST_ACCEL_ERROR;
 800706c:	79fb      	ldrb	r3, [r7, #7]
 800706e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8007072:	71fb      	strb	r3, [r7, #7]
 8007074:	e006      	b.n	8007084 <BMI088_init+0x34>
    }
    else
    {
        ERROR |= bmi088_accel_init();
 8007076:	f000 f81b 	bl	80070b0 <bmi088_accel_init>
 800707a:	4603      	mov	r3, r0
 800707c:	461a      	mov	r2, r3
 800707e:	79fb      	ldrb	r3, [r7, #7]
 8007080:	4313      	orrs	r3, r2
 8007082:	71fb      	strb	r3, [r7, #7]
    }

    if (bmi088_gyro_self_test() != BMI088_NO_ERROR)
 8007084:	f000 fb38 	bl	80076f8 <bmi088_gyro_self_test>
 8007088:	4603      	mov	r3, r0
 800708a:	2b00      	cmp	r3, #0
 800708c:	d004      	beq.n	8007098 <BMI088_init+0x48>
    {
        ERROR |= BMI088_SELF_TEST_GYRO_ERROR;
 800708e:	79fb      	ldrb	r3, [r7, #7]
 8007090:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007094:	71fb      	strb	r3, [r7, #7]
 8007096:	e006      	b.n	80070a6 <BMI088_init+0x56>
    }
    else
    {
        ERROR |= bmi088_gyro_init();
 8007098:	f000 f8c2 	bl	8007220 <bmi088_gyro_init>
 800709c:	4603      	mov	r3, r0
 800709e:	461a      	mov	r2, r3
 80070a0:	79fb      	ldrb	r3, [r7, #7]
 80070a2:	4313      	orrs	r3, r2
 80070a4:	71fb      	strb	r3, [r7, #7]
    }
    return ERROR;
 80070a6:	79fb      	ldrb	r3, [r7, #7]
}
 80070a8:	4618      	mov	r0, r3
 80070aa:	3708      	adds	r7, #8
 80070ac:	46bd      	mov	sp, r7
 80070ae:	bd80      	pop	{r7, pc}

080070b0 <bmi088_accel_init>:

uint8_t bmi088_accel_init(void)
{
 80070b0:	b580      	push	{r7, lr}
 80070b2:	b082      	sub	sp, #8
 80070b4:	af00      	add	r7, sp, #0
    uint8_t res = 0;
 80070b6:	2300      	movs	r3, #0
 80070b8:	71bb      	strb	r3, [r7, #6]
    uint8_t write_reg_num = 0;
 80070ba:	2300      	movs	r3, #0
 80070bc:	71fb      	strb	r3, [r7, #7]

    //check commiunication
    BMI088_ACCEL_Read_Single_Reg(BMI088_ACC_CHIP_ID, res);
 80070be:	f000 fd89 	bl	8007bd4 <BMI088_ACCEL_NS_L>
 80070c2:	2080      	movs	r0, #128	; 0x80
 80070c4:	f000 fdb6 	bl	8007c34 <BMI088_Read_Write_Byte>
 80070c8:	2055      	movs	r0, #85	; 0x55
 80070ca:	f000 fdb3 	bl	8007c34 <BMI088_Read_Write_Byte>
 80070ce:	2055      	movs	r0, #85	; 0x55
 80070d0:	f000 fdb0 	bl	8007c34 <BMI088_Read_Write_Byte>
 80070d4:	4603      	mov	r3, r0
 80070d6:	71bb      	strb	r3, [r7, #6]
 80070d8:	f000 fd88 	bl	8007bec <BMI088_ACCEL_NS_H>
    BMI088_Delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 80070dc:	2096      	movs	r0, #150	; 0x96
 80070de:	f000 fd35 	bl	8007b4c <BMI088_Delay_us>
    BMI088_ACCEL_Read_Single_Reg(BMI088_ACC_CHIP_ID, res);
 80070e2:	f000 fd77 	bl	8007bd4 <BMI088_ACCEL_NS_L>
 80070e6:	2080      	movs	r0, #128	; 0x80
 80070e8:	f000 fda4 	bl	8007c34 <BMI088_Read_Write_Byte>
 80070ec:	2055      	movs	r0, #85	; 0x55
 80070ee:	f000 fda1 	bl	8007c34 <BMI088_Read_Write_Byte>
 80070f2:	2055      	movs	r0, #85	; 0x55
 80070f4:	f000 fd9e 	bl	8007c34 <BMI088_Read_Write_Byte>
 80070f8:	4603      	mov	r3, r0
 80070fa:	71bb      	strb	r3, [r7, #6]
 80070fc:	f000 fd76 	bl	8007bec <BMI088_ACCEL_NS_H>
    BMI088_Delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 8007100:	2096      	movs	r0, #150	; 0x96
 8007102:	f000 fd23 	bl	8007b4c <BMI088_Delay_us>

    //accel software reset
    BMI088_ACCEL_Write_Single_Reg(BMI088_ACC_SOFTRESET, BMI088_ACC_SOFTRESET_VALUE);
 8007106:	f000 fd65 	bl	8007bd4 <BMI088_ACCEL_NS_L>
 800710a:	21b6      	movs	r1, #182	; 0xb6
 800710c:	207e      	movs	r0, #126	; 0x7e
 800710e:	f000 fcb0 	bl	8007a72 <BMI088_Write_Single_Reg>
 8007112:	f000 fd6b 	bl	8007bec <BMI088_ACCEL_NS_H>
    BMI088_Delay_ms(BMI088_LONG_DELAY_TIME);
 8007116:	2050      	movs	r0, #80	; 0x50
 8007118:	f000 fd0a 	bl	8007b30 <BMI088_Delay_ms>

    //check commiunication is normal after reset
    BMI088_ACCEL_Read_Single_Reg(BMI088_ACC_CHIP_ID, res);
 800711c:	f000 fd5a 	bl	8007bd4 <BMI088_ACCEL_NS_L>
 8007120:	2080      	movs	r0, #128	; 0x80
 8007122:	f000 fd87 	bl	8007c34 <BMI088_Read_Write_Byte>
 8007126:	2055      	movs	r0, #85	; 0x55
 8007128:	f000 fd84 	bl	8007c34 <BMI088_Read_Write_Byte>
 800712c:	2055      	movs	r0, #85	; 0x55
 800712e:	f000 fd81 	bl	8007c34 <BMI088_Read_Write_Byte>
 8007132:	4603      	mov	r3, r0
 8007134:	71bb      	strb	r3, [r7, #6]
 8007136:	f000 fd59 	bl	8007bec <BMI088_ACCEL_NS_H>
    BMI088_Delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 800713a:	2096      	movs	r0, #150	; 0x96
 800713c:	f000 fd06 	bl	8007b4c <BMI088_Delay_us>
    BMI088_ACCEL_Read_Single_Reg(BMI088_ACC_CHIP_ID, res);
 8007140:	f000 fd48 	bl	8007bd4 <BMI088_ACCEL_NS_L>
 8007144:	2080      	movs	r0, #128	; 0x80
 8007146:	f000 fd75 	bl	8007c34 <BMI088_Read_Write_Byte>
 800714a:	2055      	movs	r0, #85	; 0x55
 800714c:	f000 fd72 	bl	8007c34 <BMI088_Read_Write_Byte>
 8007150:	2055      	movs	r0, #85	; 0x55
 8007152:	f000 fd6f 	bl	8007c34 <BMI088_Read_Write_Byte>
 8007156:	4603      	mov	r3, r0
 8007158:	71bb      	strb	r3, [r7, #6]
 800715a:	f000 fd47 	bl	8007bec <BMI088_ACCEL_NS_H>
    BMI088_Delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 800715e:	2096      	movs	r0, #150	; 0x96
 8007160:	f000 fcf4 	bl	8007b4c <BMI088_Delay_us>

    // check the "who am I"
    if (res != BMI088_ACC_CHIP_ID_VALUE)
 8007164:	79bb      	ldrb	r3, [r7, #6]
 8007166:	2b1e      	cmp	r3, #30
 8007168:	d001      	beq.n	800716e <bmi088_accel_init+0xbe>
    {
        return BMI088_NO_SENSOR;
 800716a:	23ff      	movs	r3, #255	; 0xff
 800716c:	e052      	b.n	8007214 <bmi088_accel_init+0x164>
    }

    //set accel sonsor config and check
    for (write_reg_num = 0; write_reg_num < BMI088_Write_ACCEL_Reg_Num; write_reg_num++)
 800716e:	2300      	movs	r3, #0
 8007170:	71fb      	strb	r3, [r7, #7]
 8007172:	e04b      	b.n	800720c <bmi088_accel_init+0x15c>
    {

        BMI088_ACCEL_Write_Single_Reg(write_BMI088_ACCEL_Reg_Data_ERROR[write_reg_num][0], write_BMI088_ACCEL_Reg_Data_ERROR[write_reg_num][1]);
 8007174:	f000 fd2e 	bl	8007bd4 <BMI088_ACCEL_NS_L>
 8007178:	79fa      	ldrb	r2, [r7, #7]
 800717a:	4928      	ldr	r1, [pc, #160]	; (800721c <bmi088_accel_init+0x16c>)
 800717c:	4613      	mov	r3, r2
 800717e:	005b      	lsls	r3, r3, #1
 8007180:	4413      	add	r3, r2
 8007182:	440b      	add	r3, r1
 8007184:	7818      	ldrb	r0, [r3, #0]
 8007186:	79fa      	ldrb	r2, [r7, #7]
 8007188:	4924      	ldr	r1, [pc, #144]	; (800721c <bmi088_accel_init+0x16c>)
 800718a:	4613      	mov	r3, r2
 800718c:	005b      	lsls	r3, r3, #1
 800718e:	4413      	add	r3, r2
 8007190:	440b      	add	r3, r1
 8007192:	3301      	adds	r3, #1
 8007194:	781b      	ldrb	r3, [r3, #0]
 8007196:	4619      	mov	r1, r3
 8007198:	f000 fc6b 	bl	8007a72 <BMI088_Write_Single_Reg>
 800719c:	f000 fd26 	bl	8007bec <BMI088_ACCEL_NS_H>
        BMI088_Delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 80071a0:	2096      	movs	r0, #150	; 0x96
 80071a2:	f000 fcd3 	bl	8007b4c <BMI088_Delay_us>

        BMI088_ACCEL_Read_Single_Reg(write_BMI088_ACCEL_Reg_Data_ERROR[write_reg_num][0], res);
 80071a6:	f000 fd15 	bl	8007bd4 <BMI088_ACCEL_NS_L>
 80071aa:	79fa      	ldrb	r2, [r7, #7]
 80071ac:	491b      	ldr	r1, [pc, #108]	; (800721c <bmi088_accel_init+0x16c>)
 80071ae:	4613      	mov	r3, r2
 80071b0:	005b      	lsls	r3, r3, #1
 80071b2:	4413      	add	r3, r2
 80071b4:	440b      	add	r3, r1
 80071b6:	781b      	ldrb	r3, [r3, #0]
 80071b8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80071bc:	b2db      	uxtb	r3, r3
 80071be:	4618      	mov	r0, r3
 80071c0:	f000 fd38 	bl	8007c34 <BMI088_Read_Write_Byte>
 80071c4:	2055      	movs	r0, #85	; 0x55
 80071c6:	f000 fd35 	bl	8007c34 <BMI088_Read_Write_Byte>
 80071ca:	2055      	movs	r0, #85	; 0x55
 80071cc:	f000 fd32 	bl	8007c34 <BMI088_Read_Write_Byte>
 80071d0:	4603      	mov	r3, r0
 80071d2:	71bb      	strb	r3, [r7, #6]
 80071d4:	f000 fd0a 	bl	8007bec <BMI088_ACCEL_NS_H>
        BMI088_Delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 80071d8:	2096      	movs	r0, #150	; 0x96
 80071da:	f000 fcb7 	bl	8007b4c <BMI088_Delay_us>

        if (res != write_BMI088_ACCEL_Reg_Data_ERROR[write_reg_num][1])
 80071de:	79fa      	ldrb	r2, [r7, #7]
 80071e0:	490e      	ldr	r1, [pc, #56]	; (800721c <bmi088_accel_init+0x16c>)
 80071e2:	4613      	mov	r3, r2
 80071e4:	005b      	lsls	r3, r3, #1
 80071e6:	4413      	add	r3, r2
 80071e8:	440b      	add	r3, r1
 80071ea:	3301      	adds	r3, #1
 80071ec:	781b      	ldrb	r3, [r3, #0]
 80071ee:	79ba      	ldrb	r2, [r7, #6]
 80071f0:	429a      	cmp	r2, r3
 80071f2:	d008      	beq.n	8007206 <bmi088_accel_init+0x156>
        {
            return write_BMI088_ACCEL_Reg_Data_ERROR[write_reg_num][2];
 80071f4:	79fa      	ldrb	r2, [r7, #7]
 80071f6:	4909      	ldr	r1, [pc, #36]	; (800721c <bmi088_accel_init+0x16c>)
 80071f8:	4613      	mov	r3, r2
 80071fa:	005b      	lsls	r3, r3, #1
 80071fc:	4413      	add	r3, r2
 80071fe:	440b      	add	r3, r1
 8007200:	3302      	adds	r3, #2
 8007202:	781b      	ldrb	r3, [r3, #0]
 8007204:	e006      	b.n	8007214 <bmi088_accel_init+0x164>
    for (write_reg_num = 0; write_reg_num < BMI088_Write_ACCEL_Reg_Num; write_reg_num++)
 8007206:	79fb      	ldrb	r3, [r7, #7]
 8007208:	3301      	adds	r3, #1
 800720a:	71fb      	strb	r3, [r7, #7]
 800720c:	79fb      	ldrb	r3, [r7, #7]
 800720e:	2b05      	cmp	r3, #5
 8007210:	d9b0      	bls.n	8007174 <bmi088_accel_init+0xc4>
        }
    }
    return BMI088_NO_ERROR;
 8007212:	2300      	movs	r3, #0
}
 8007214:	4618      	mov	r0, r3
 8007216:	3708      	adds	r7, #8
 8007218:	46bd      	mov	sp, r7
 800721a:	bd80      	pop	{r7, pc}
 800721c:	20000014 	.word	0x20000014

08007220 <bmi088_gyro_init>:

uint8_t bmi088_gyro_init(void)
{
 8007220:	b580      	push	{r7, lr}
 8007222:	b082      	sub	sp, #8
 8007224:	af00      	add	r7, sp, #0
    uint8_t write_reg_num = 0;
 8007226:	2300      	movs	r3, #0
 8007228:	71fb      	strb	r3, [r7, #7]
    uint8_t res = 0;
 800722a:	2300      	movs	r3, #0
 800722c:	71bb      	strb	r3, [r7, #6]

    //check commiunication
    BMI088_GYRO_Read_Single_Reg(BMI088_GYRO_CHIP_ID, res);
 800722e:	f000 fce9 	bl	8007c04 <BMI088_GYRO_NS_L>
 8007232:	1dbb      	adds	r3, r7, #6
 8007234:	4619      	mov	r1, r3
 8007236:	2000      	movs	r0, #0
 8007238:	f000 fc2f 	bl	8007a9a <BMI088_Read_Single_Reg>
 800723c:	f000 fcee 	bl	8007c1c <BMI088_GYRO_NS_H>
    BMI088_Delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 8007240:	2096      	movs	r0, #150	; 0x96
 8007242:	f000 fc83 	bl	8007b4c <BMI088_Delay_us>
    BMI088_GYRO_Read_Single_Reg(BMI088_GYRO_CHIP_ID, res);
 8007246:	f000 fcdd 	bl	8007c04 <BMI088_GYRO_NS_L>
 800724a:	1dbb      	adds	r3, r7, #6
 800724c:	4619      	mov	r1, r3
 800724e:	2000      	movs	r0, #0
 8007250:	f000 fc23 	bl	8007a9a <BMI088_Read_Single_Reg>
 8007254:	f000 fce2 	bl	8007c1c <BMI088_GYRO_NS_H>
    BMI088_Delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 8007258:	2096      	movs	r0, #150	; 0x96
 800725a:	f000 fc77 	bl	8007b4c <BMI088_Delay_us>

    //reset the gyro SENSOR
    BMI088_GYRO_Write_Single_Reg(BMI088_GYRO_SOFTRESET, BMI088_GYRO_SOFTRESET_VALUE);
 800725e:	f000 fcd1 	bl	8007c04 <BMI088_GYRO_NS_L>
 8007262:	21b6      	movs	r1, #182	; 0xb6
 8007264:	2014      	movs	r0, #20
 8007266:	f000 fc04 	bl	8007a72 <BMI088_Write_Single_Reg>
 800726a:	f000 fcd7 	bl	8007c1c <BMI088_GYRO_NS_H>
    BMI088_Delay_ms(BMI088_LONG_DELAY_TIME);
 800726e:	2050      	movs	r0, #80	; 0x50
 8007270:	f000 fc5e 	bl	8007b30 <BMI088_Delay_ms>
    //check commiunication is normal after reset
    BMI088_GYRO_Read_Single_Reg(BMI088_GYRO_CHIP_ID, res);
 8007274:	f000 fcc6 	bl	8007c04 <BMI088_GYRO_NS_L>
 8007278:	1dbb      	adds	r3, r7, #6
 800727a:	4619      	mov	r1, r3
 800727c:	2000      	movs	r0, #0
 800727e:	f000 fc0c 	bl	8007a9a <BMI088_Read_Single_Reg>
 8007282:	f000 fccb 	bl	8007c1c <BMI088_GYRO_NS_H>
    BMI088_Delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 8007286:	2096      	movs	r0, #150	; 0x96
 8007288:	f000 fc60 	bl	8007b4c <BMI088_Delay_us>
    BMI088_GYRO_Read_Single_Reg(BMI088_GYRO_CHIP_ID, res);
 800728c:	f000 fcba 	bl	8007c04 <BMI088_GYRO_NS_L>
 8007290:	1dbb      	adds	r3, r7, #6
 8007292:	4619      	mov	r1, r3
 8007294:	2000      	movs	r0, #0
 8007296:	f000 fc00 	bl	8007a9a <BMI088_Read_Single_Reg>
 800729a:	f000 fcbf 	bl	8007c1c <BMI088_GYRO_NS_H>
    BMI088_Delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 800729e:	2096      	movs	r0, #150	; 0x96
 80072a0:	f000 fc54 	bl	8007b4c <BMI088_Delay_us>

    // check the "who am I"
    if (res != BMI088_GYRO_CHIP_ID_VALUE)
 80072a4:	79bb      	ldrb	r3, [r7, #6]
 80072a6:	2b0f      	cmp	r3, #15
 80072a8:	d001      	beq.n	80072ae <bmi088_gyro_init+0x8e>
    {
        return BMI088_NO_SENSOR;
 80072aa:	23ff      	movs	r3, #255	; 0xff
 80072ac:	e049      	b.n	8007342 <bmi088_gyro_init+0x122>
    }

    //set gyro sonsor config and check
    for (write_reg_num = 0; write_reg_num < BMI088_Write_GYRO_Reg_Num; write_reg_num++)
 80072ae:	2300      	movs	r3, #0
 80072b0:	71fb      	strb	r3, [r7, #7]
 80072b2:	e042      	b.n	800733a <bmi088_gyro_init+0x11a>
    {

        BMI088_GYRO_Write_Single_Reg(write_BMI088_GYRO_Reg_Data_ERROR[write_reg_num][0], write_BMI088_GYRO_Reg_Data_ERROR[write_reg_num][1]);
 80072b4:	f000 fca6 	bl	8007c04 <BMI088_GYRO_NS_L>
 80072b8:	79fa      	ldrb	r2, [r7, #7]
 80072ba:	4924      	ldr	r1, [pc, #144]	; (800734c <bmi088_gyro_init+0x12c>)
 80072bc:	4613      	mov	r3, r2
 80072be:	005b      	lsls	r3, r3, #1
 80072c0:	4413      	add	r3, r2
 80072c2:	440b      	add	r3, r1
 80072c4:	7818      	ldrb	r0, [r3, #0]
 80072c6:	79fa      	ldrb	r2, [r7, #7]
 80072c8:	4920      	ldr	r1, [pc, #128]	; (800734c <bmi088_gyro_init+0x12c>)
 80072ca:	4613      	mov	r3, r2
 80072cc:	005b      	lsls	r3, r3, #1
 80072ce:	4413      	add	r3, r2
 80072d0:	440b      	add	r3, r1
 80072d2:	3301      	adds	r3, #1
 80072d4:	781b      	ldrb	r3, [r3, #0]
 80072d6:	4619      	mov	r1, r3
 80072d8:	f000 fbcb 	bl	8007a72 <BMI088_Write_Single_Reg>
 80072dc:	f000 fc9e 	bl	8007c1c <BMI088_GYRO_NS_H>
        BMI088_Delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 80072e0:	2096      	movs	r0, #150	; 0x96
 80072e2:	f000 fc33 	bl	8007b4c <BMI088_Delay_us>

        BMI088_GYRO_Read_Single_Reg(write_BMI088_GYRO_Reg_Data_ERROR[write_reg_num][0], res);
 80072e6:	f000 fc8d 	bl	8007c04 <BMI088_GYRO_NS_L>
 80072ea:	79fa      	ldrb	r2, [r7, #7]
 80072ec:	4917      	ldr	r1, [pc, #92]	; (800734c <bmi088_gyro_init+0x12c>)
 80072ee:	4613      	mov	r3, r2
 80072f0:	005b      	lsls	r3, r3, #1
 80072f2:	4413      	add	r3, r2
 80072f4:	440b      	add	r3, r1
 80072f6:	781b      	ldrb	r3, [r3, #0]
 80072f8:	1dba      	adds	r2, r7, #6
 80072fa:	4611      	mov	r1, r2
 80072fc:	4618      	mov	r0, r3
 80072fe:	f000 fbcc 	bl	8007a9a <BMI088_Read_Single_Reg>
 8007302:	f000 fc8b 	bl	8007c1c <BMI088_GYRO_NS_H>
        BMI088_Delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 8007306:	2096      	movs	r0, #150	; 0x96
 8007308:	f000 fc20 	bl	8007b4c <BMI088_Delay_us>

        if (res != write_BMI088_GYRO_Reg_Data_ERROR[write_reg_num][1])
 800730c:	79fa      	ldrb	r2, [r7, #7]
 800730e:	490f      	ldr	r1, [pc, #60]	; (800734c <bmi088_gyro_init+0x12c>)
 8007310:	4613      	mov	r3, r2
 8007312:	005b      	lsls	r3, r3, #1
 8007314:	4413      	add	r3, r2
 8007316:	440b      	add	r3, r1
 8007318:	3301      	adds	r3, #1
 800731a:	781a      	ldrb	r2, [r3, #0]
 800731c:	79bb      	ldrb	r3, [r7, #6]
 800731e:	429a      	cmp	r2, r3
 8007320:	d008      	beq.n	8007334 <bmi088_gyro_init+0x114>
        {
            return write_BMI088_GYRO_Reg_Data_ERROR[write_reg_num][2];
 8007322:	79fa      	ldrb	r2, [r7, #7]
 8007324:	4909      	ldr	r1, [pc, #36]	; (800734c <bmi088_gyro_init+0x12c>)
 8007326:	4613      	mov	r3, r2
 8007328:	005b      	lsls	r3, r3, #1
 800732a:	4413      	add	r3, r2
 800732c:	440b      	add	r3, r1
 800732e:	3302      	adds	r3, #2
 8007330:	781b      	ldrb	r3, [r3, #0]
 8007332:	e006      	b.n	8007342 <bmi088_gyro_init+0x122>
    for (write_reg_num = 0; write_reg_num < BMI088_Write_GYRO_Reg_Num; write_reg_num++)
 8007334:	79fb      	ldrb	r3, [r7, #7]
 8007336:	3301      	adds	r3, #1
 8007338:	71fb      	strb	r3, [r7, #7]
 800733a:	79fb      	ldrb	r3, [r7, #7]
 800733c:	2b05      	cmp	r3, #5
 800733e:	d9b9      	bls.n	80072b4 <bmi088_gyro_init+0x94>
        }
    }

    return BMI088_NO_ERROR;
 8007340:	2300      	movs	r3, #0
}
 8007342:	4618      	mov	r0, r3
 8007344:	3708      	adds	r7, #8
 8007346:	46bd      	mov	sp, r7
 8007348:	bd80      	pop	{r7, pc}
 800734a:	bf00      	nop
 800734c:	20000028 	.word	0x20000028

08007350 <bmi088_accel_self_test>:

uint8_t bmi088_accel_self_test(void)
{
 8007350:	b580      	push	{r7, lr}
 8007352:	b086      	sub	sp, #24
 8007354:	af00      	add	r7, sp, #0

    int16_t self_test_accel[2][3];

    uint8_t buf[6] = {0, 0, 0, 0, 0, 0};
 8007356:	4ad1      	ldr	r2, [pc, #836]	; (800769c <bmi088_accel_self_test+0x34c>)
 8007358:	463b      	mov	r3, r7
 800735a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800735e:	6018      	str	r0, [r3, #0]
 8007360:	3304      	adds	r3, #4
 8007362:	8019      	strh	r1, [r3, #0]
    uint8_t res = 0;
 8007364:	2300      	movs	r3, #0
 8007366:	75bb      	strb	r3, [r7, #22]

    uint8_t write_reg_num = 0;
 8007368:	2300      	movs	r3, #0
 800736a:	75fb      	strb	r3, [r7, #23]
        {BMI088_ACC_SELF_TEST, BMI088_ACC_SELF_TEST_POSITIVE_SIGNAL, BMI088_ACC_PWR_CONF_ERROR},
        {BMI088_ACC_SELF_TEST, BMI088_ACC_SELF_TEST_NEGATIVE_SIGNAL, BMI088_ACC_PWR_CONF_ERROR}

    };
    //check commiunication is normal
    BMI088_ACCEL_Read_Single_Reg(BMI088_ACC_CHIP_ID, res);
 800736c:	f000 fc32 	bl	8007bd4 <BMI088_ACCEL_NS_L>
 8007370:	2080      	movs	r0, #128	; 0x80
 8007372:	f000 fc5f 	bl	8007c34 <BMI088_Read_Write_Byte>
 8007376:	2055      	movs	r0, #85	; 0x55
 8007378:	f000 fc5c 	bl	8007c34 <BMI088_Read_Write_Byte>
 800737c:	2055      	movs	r0, #85	; 0x55
 800737e:	f000 fc59 	bl	8007c34 <BMI088_Read_Write_Byte>
 8007382:	4603      	mov	r3, r0
 8007384:	75bb      	strb	r3, [r7, #22]
 8007386:	f000 fc31 	bl	8007bec <BMI088_ACCEL_NS_H>
    BMI088_Delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 800738a:	2096      	movs	r0, #150	; 0x96
 800738c:	f000 fbde 	bl	8007b4c <BMI088_Delay_us>
    BMI088_ACCEL_Read_Single_Reg(BMI088_ACC_CHIP_ID, res);
 8007390:	f000 fc20 	bl	8007bd4 <BMI088_ACCEL_NS_L>
 8007394:	2080      	movs	r0, #128	; 0x80
 8007396:	f000 fc4d 	bl	8007c34 <BMI088_Read_Write_Byte>
 800739a:	2055      	movs	r0, #85	; 0x55
 800739c:	f000 fc4a 	bl	8007c34 <BMI088_Read_Write_Byte>
 80073a0:	2055      	movs	r0, #85	; 0x55
 80073a2:	f000 fc47 	bl	8007c34 <BMI088_Read_Write_Byte>
 80073a6:	4603      	mov	r3, r0
 80073a8:	75bb      	strb	r3, [r7, #22]
 80073aa:	f000 fc1f 	bl	8007bec <BMI088_ACCEL_NS_H>
    BMI088_Delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 80073ae:	2096      	movs	r0, #150	; 0x96
 80073b0:	f000 fbcc 	bl	8007b4c <BMI088_Delay_us>

    // reset  bmi088 accel SENSOR and wait for > 50ms
    BMI088_ACCEL_Write_Single_Reg(BMI088_ACC_SOFTRESET, BMI088_ACC_SOFTRESET_VALUE);
 80073b4:	f000 fc0e 	bl	8007bd4 <BMI088_ACCEL_NS_L>
 80073b8:	21b6      	movs	r1, #182	; 0xb6
 80073ba:	207e      	movs	r0, #126	; 0x7e
 80073bc:	f000 fb59 	bl	8007a72 <BMI088_Write_Single_Reg>
 80073c0:	f000 fc14 	bl	8007bec <BMI088_ACCEL_NS_H>
    BMI088_Delay_ms(BMI088_LONG_DELAY_TIME);
 80073c4:	2050      	movs	r0, #80	; 0x50
 80073c6:	f000 fbb3 	bl	8007b30 <BMI088_Delay_ms>

    //check commiunication is normal
    BMI088_ACCEL_Read_Single_Reg(BMI088_ACC_CHIP_ID, res);
 80073ca:	f000 fc03 	bl	8007bd4 <BMI088_ACCEL_NS_L>
 80073ce:	2080      	movs	r0, #128	; 0x80
 80073d0:	f000 fc30 	bl	8007c34 <BMI088_Read_Write_Byte>
 80073d4:	2055      	movs	r0, #85	; 0x55
 80073d6:	f000 fc2d 	bl	8007c34 <BMI088_Read_Write_Byte>
 80073da:	2055      	movs	r0, #85	; 0x55
 80073dc:	f000 fc2a 	bl	8007c34 <BMI088_Read_Write_Byte>
 80073e0:	4603      	mov	r3, r0
 80073e2:	75bb      	strb	r3, [r7, #22]
 80073e4:	f000 fc02 	bl	8007bec <BMI088_ACCEL_NS_H>
    BMI088_Delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 80073e8:	2096      	movs	r0, #150	; 0x96
 80073ea:	f000 fbaf 	bl	8007b4c <BMI088_Delay_us>
    BMI088_ACCEL_Read_Single_Reg(BMI088_ACC_CHIP_ID, res);
 80073ee:	f000 fbf1 	bl	8007bd4 <BMI088_ACCEL_NS_L>
 80073f2:	2080      	movs	r0, #128	; 0x80
 80073f4:	f000 fc1e 	bl	8007c34 <BMI088_Read_Write_Byte>
 80073f8:	2055      	movs	r0, #85	; 0x55
 80073fa:	f000 fc1b 	bl	8007c34 <BMI088_Read_Write_Byte>
 80073fe:	2055      	movs	r0, #85	; 0x55
 8007400:	f000 fc18 	bl	8007c34 <BMI088_Read_Write_Byte>
 8007404:	4603      	mov	r3, r0
 8007406:	75bb      	strb	r3, [r7, #22]
 8007408:	f000 fbf0 	bl	8007bec <BMI088_ACCEL_NS_H>
    BMI088_Delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 800740c:	2096      	movs	r0, #150	; 0x96
 800740e:	f000 fb9d 	bl	8007b4c <BMI088_Delay_us>

    if (res != BMI088_ACC_CHIP_ID_VALUE)
 8007412:	7dbb      	ldrb	r3, [r7, #22]
 8007414:	2b1e      	cmp	r3, #30
 8007416:	d001      	beq.n	800741c <bmi088_accel_self_test+0xcc>
    {
        return BMI088_NO_SENSOR;
 8007418:	23ff      	movs	r3, #255	; 0xff
 800741a:	e168      	b.n	80076ee <bmi088_accel_self_test+0x39e>
    }

    // set the accel register
    for (write_reg_num = 0; write_reg_num < 4; write_reg_num++)
 800741c:	2300      	movs	r3, #0
 800741e:	75fb      	strb	r3, [r7, #23]
 8007420:	e04e      	b.n	80074c0 <bmi088_accel_self_test+0x170>
    {

        BMI088_ACCEL_Write_Single_Reg(write_BMI088_ACCEL_self_test_Reg_Data_ERROR[write_reg_num][0], write_BMI088_ACCEL_self_test_Reg_Data_ERROR[write_reg_num][1]);
 8007422:	f000 fbd7 	bl	8007bd4 <BMI088_ACCEL_NS_L>
 8007426:	7dfa      	ldrb	r2, [r7, #23]
 8007428:	499d      	ldr	r1, [pc, #628]	; (80076a0 <bmi088_accel_self_test+0x350>)
 800742a:	4613      	mov	r3, r2
 800742c:	005b      	lsls	r3, r3, #1
 800742e:	4413      	add	r3, r2
 8007430:	440b      	add	r3, r1
 8007432:	7818      	ldrb	r0, [r3, #0]
 8007434:	7dfa      	ldrb	r2, [r7, #23]
 8007436:	499a      	ldr	r1, [pc, #616]	; (80076a0 <bmi088_accel_self_test+0x350>)
 8007438:	4613      	mov	r3, r2
 800743a:	005b      	lsls	r3, r3, #1
 800743c:	4413      	add	r3, r2
 800743e:	440b      	add	r3, r1
 8007440:	3301      	adds	r3, #1
 8007442:	781b      	ldrb	r3, [r3, #0]
 8007444:	4619      	mov	r1, r3
 8007446:	f000 fb14 	bl	8007a72 <BMI088_Write_Single_Reg>
 800744a:	f000 fbcf 	bl	8007bec <BMI088_ACCEL_NS_H>
        BMI088_Delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 800744e:	2096      	movs	r0, #150	; 0x96
 8007450:	f000 fb7c 	bl	8007b4c <BMI088_Delay_us>

        BMI088_ACCEL_Read_Single_Reg(write_BMI088_ACCEL_self_test_Reg_Data_ERROR[write_reg_num][0], res);
 8007454:	f000 fbbe 	bl	8007bd4 <BMI088_ACCEL_NS_L>
 8007458:	7dfa      	ldrb	r2, [r7, #23]
 800745a:	4991      	ldr	r1, [pc, #580]	; (80076a0 <bmi088_accel_self_test+0x350>)
 800745c:	4613      	mov	r3, r2
 800745e:	005b      	lsls	r3, r3, #1
 8007460:	4413      	add	r3, r2
 8007462:	440b      	add	r3, r1
 8007464:	781b      	ldrb	r3, [r3, #0]
 8007466:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800746a:	b2db      	uxtb	r3, r3
 800746c:	4618      	mov	r0, r3
 800746e:	f000 fbe1 	bl	8007c34 <BMI088_Read_Write_Byte>
 8007472:	2055      	movs	r0, #85	; 0x55
 8007474:	f000 fbde 	bl	8007c34 <BMI088_Read_Write_Byte>
 8007478:	2055      	movs	r0, #85	; 0x55
 800747a:	f000 fbdb 	bl	8007c34 <BMI088_Read_Write_Byte>
 800747e:	4603      	mov	r3, r0
 8007480:	75bb      	strb	r3, [r7, #22]
 8007482:	f000 fbb3 	bl	8007bec <BMI088_ACCEL_NS_H>
        BMI088_Delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 8007486:	2096      	movs	r0, #150	; 0x96
 8007488:	f000 fb60 	bl	8007b4c <BMI088_Delay_us>

        if (res != write_BMI088_ACCEL_self_test_Reg_Data_ERROR[write_reg_num][1])
 800748c:	7dfa      	ldrb	r2, [r7, #23]
 800748e:	4984      	ldr	r1, [pc, #528]	; (80076a0 <bmi088_accel_self_test+0x350>)
 8007490:	4613      	mov	r3, r2
 8007492:	005b      	lsls	r3, r3, #1
 8007494:	4413      	add	r3, r2
 8007496:	440b      	add	r3, r1
 8007498:	3301      	adds	r3, #1
 800749a:	781b      	ldrb	r3, [r3, #0]
 800749c:	7dba      	ldrb	r2, [r7, #22]
 800749e:	429a      	cmp	r2, r3
 80074a0:	d008      	beq.n	80074b4 <bmi088_accel_self_test+0x164>
        {
            return write_BMI088_ACCEL_self_test_Reg_Data_ERROR[write_reg_num][2];
 80074a2:	7dfa      	ldrb	r2, [r7, #23]
 80074a4:	497e      	ldr	r1, [pc, #504]	; (80076a0 <bmi088_accel_self_test+0x350>)
 80074a6:	4613      	mov	r3, r2
 80074a8:	005b      	lsls	r3, r3, #1
 80074aa:	4413      	add	r3, r2
 80074ac:	440b      	add	r3, r1
 80074ae:	3302      	adds	r3, #2
 80074b0:	781b      	ldrb	r3, [r3, #0]
 80074b2:	e11c      	b.n	80076ee <bmi088_accel_self_test+0x39e>
        }
        // accel conf and accel range  . the two register set need wait for > 50ms
        BMI088_Delay_ms(BMI088_LONG_DELAY_TIME);
 80074b4:	2050      	movs	r0, #80	; 0x50
 80074b6:	f000 fb3b 	bl	8007b30 <BMI088_Delay_ms>
    for (write_reg_num = 0; write_reg_num < 4; write_reg_num++)
 80074ba:	7dfb      	ldrb	r3, [r7, #23]
 80074bc:	3301      	adds	r3, #1
 80074be:	75fb      	strb	r3, [r7, #23]
 80074c0:	7dfb      	ldrb	r3, [r7, #23]
 80074c2:	2b03      	cmp	r3, #3
 80074c4:	d9ad      	bls.n	8007422 <bmi088_accel_self_test+0xd2>
    }

    // self test include postive and negative
    for (write_reg_num = 0; write_reg_num < 2; write_reg_num++)
 80074c6:	2300      	movs	r3, #0
 80074c8:	75fb      	strb	r3, [r7, #23]
 80074ca:	e096      	b.n	80075fa <bmi088_accel_self_test+0x2aa>
    {

        BMI088_ACCEL_Write_Single_Reg(write_BMI088_ACCEL_self_test_Reg_Data_ERROR[write_reg_num + 4][0], write_BMI088_ACCEL_self_test_Reg_Data_ERROR[write_reg_num + 4][1]);
 80074cc:	f000 fb82 	bl	8007bd4 <BMI088_ACCEL_NS_L>
 80074d0:	7dfb      	ldrb	r3, [r7, #23]
 80074d2:	1d1a      	adds	r2, r3, #4
 80074d4:	4972      	ldr	r1, [pc, #456]	; (80076a0 <bmi088_accel_self_test+0x350>)
 80074d6:	4613      	mov	r3, r2
 80074d8:	005b      	lsls	r3, r3, #1
 80074da:	4413      	add	r3, r2
 80074dc:	440b      	add	r3, r1
 80074de:	7818      	ldrb	r0, [r3, #0]
 80074e0:	7dfb      	ldrb	r3, [r7, #23]
 80074e2:	1d1a      	adds	r2, r3, #4
 80074e4:	496e      	ldr	r1, [pc, #440]	; (80076a0 <bmi088_accel_self_test+0x350>)
 80074e6:	4613      	mov	r3, r2
 80074e8:	005b      	lsls	r3, r3, #1
 80074ea:	4413      	add	r3, r2
 80074ec:	440b      	add	r3, r1
 80074ee:	3301      	adds	r3, #1
 80074f0:	781b      	ldrb	r3, [r3, #0]
 80074f2:	4619      	mov	r1, r3
 80074f4:	f000 fabd 	bl	8007a72 <BMI088_Write_Single_Reg>
 80074f8:	f000 fb78 	bl	8007bec <BMI088_ACCEL_NS_H>
        BMI088_Delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 80074fc:	2096      	movs	r0, #150	; 0x96
 80074fe:	f000 fb25 	bl	8007b4c <BMI088_Delay_us>

        BMI088_ACCEL_Read_Single_Reg(write_BMI088_ACCEL_self_test_Reg_Data_ERROR[write_reg_num + 4][0], res);
 8007502:	f000 fb67 	bl	8007bd4 <BMI088_ACCEL_NS_L>
 8007506:	7dfb      	ldrb	r3, [r7, #23]
 8007508:	1d1a      	adds	r2, r3, #4
 800750a:	4965      	ldr	r1, [pc, #404]	; (80076a0 <bmi088_accel_self_test+0x350>)
 800750c:	4613      	mov	r3, r2
 800750e:	005b      	lsls	r3, r3, #1
 8007510:	4413      	add	r3, r2
 8007512:	440b      	add	r3, r1
 8007514:	781b      	ldrb	r3, [r3, #0]
 8007516:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800751a:	b2db      	uxtb	r3, r3
 800751c:	4618      	mov	r0, r3
 800751e:	f000 fb89 	bl	8007c34 <BMI088_Read_Write_Byte>
 8007522:	2055      	movs	r0, #85	; 0x55
 8007524:	f000 fb86 	bl	8007c34 <BMI088_Read_Write_Byte>
 8007528:	2055      	movs	r0, #85	; 0x55
 800752a:	f000 fb83 	bl	8007c34 <BMI088_Read_Write_Byte>
 800752e:	4603      	mov	r3, r0
 8007530:	75bb      	strb	r3, [r7, #22]
 8007532:	f000 fb5b 	bl	8007bec <BMI088_ACCEL_NS_H>
        BMI088_Delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 8007536:	2096      	movs	r0, #150	; 0x96
 8007538:	f000 fb08 	bl	8007b4c <BMI088_Delay_us>

        if (res != write_BMI088_ACCEL_self_test_Reg_Data_ERROR[write_reg_num + 4][1])
 800753c:	7dfb      	ldrb	r3, [r7, #23]
 800753e:	1d1a      	adds	r2, r3, #4
 8007540:	4957      	ldr	r1, [pc, #348]	; (80076a0 <bmi088_accel_self_test+0x350>)
 8007542:	4613      	mov	r3, r2
 8007544:	005b      	lsls	r3, r3, #1
 8007546:	4413      	add	r3, r2
 8007548:	440b      	add	r3, r1
 800754a:	3301      	adds	r3, #1
 800754c:	781b      	ldrb	r3, [r3, #0]
 800754e:	7dba      	ldrb	r2, [r7, #22]
 8007550:	429a      	cmp	r2, r3
 8007552:	d009      	beq.n	8007568 <bmi088_accel_self_test+0x218>
        {
            return write_BMI088_ACCEL_self_test_Reg_Data_ERROR[write_reg_num + 4][2];
 8007554:	7dfb      	ldrb	r3, [r7, #23]
 8007556:	1d1a      	adds	r2, r3, #4
 8007558:	4951      	ldr	r1, [pc, #324]	; (80076a0 <bmi088_accel_self_test+0x350>)
 800755a:	4613      	mov	r3, r2
 800755c:	005b      	lsls	r3, r3, #1
 800755e:	4413      	add	r3, r2
 8007560:	440b      	add	r3, r1
 8007562:	3302      	adds	r3, #2
 8007564:	781b      	ldrb	r3, [r3, #0]
 8007566:	e0c2      	b.n	80076ee <bmi088_accel_self_test+0x39e>
        }
        // accel conf and accel range  . the two register set need wait for > 50ms
        BMI088_Delay_ms(BMI088_LONG_DELAY_TIME);
 8007568:	2050      	movs	r0, #80	; 0x50
 800756a:	f000 fae1 	bl	8007b30 <BMI088_Delay_ms>

        // read response accel
        BMI088_ACCEL_Read_Muli_Reg(BMI088_ACCEL_XOUT_L, buf, 6);
 800756e:	f000 fb31 	bl	8007bd4 <BMI088_ACCEL_NS_L>
 8007572:	2092      	movs	r0, #146	; 0x92
 8007574:	f000 fb5e 	bl	8007c34 <BMI088_Read_Write_Byte>
 8007578:	463b      	mov	r3, r7
 800757a:	2206      	movs	r2, #6
 800757c:	4619      	mov	r1, r3
 800757e:	2012      	movs	r0, #18
 8007580:	f000 faa3 	bl	8007aca <BMI088_Read_Muli_Reg>
 8007584:	f000 fb32 	bl	8007bec <BMI088_ACCEL_NS_H>

        self_test_accel[write_reg_num][0] = (int16_t)((buf[1]) << 8) | buf[0];
 8007588:	787b      	ldrb	r3, [r7, #1]
 800758a:	021b      	lsls	r3, r3, #8
 800758c:	b219      	sxth	r1, r3
 800758e:	783b      	ldrb	r3, [r7, #0]
 8007590:	b21b      	sxth	r3, r3
 8007592:	7dfa      	ldrb	r2, [r7, #23]
 8007594:	430b      	orrs	r3, r1
 8007596:	b219      	sxth	r1, r3
 8007598:	4613      	mov	r3, r2
 800759a:	005b      	lsls	r3, r3, #1
 800759c:	4413      	add	r3, r2
 800759e:	005b      	lsls	r3, r3, #1
 80075a0:	f107 0218 	add.w	r2, r7, #24
 80075a4:	4413      	add	r3, r2
 80075a6:	3b10      	subs	r3, #16
 80075a8:	460a      	mov	r2, r1
 80075aa:	801a      	strh	r2, [r3, #0]
        self_test_accel[write_reg_num][1] = (int16_t)((buf[3]) << 8) | buf[2];
 80075ac:	78fb      	ldrb	r3, [r7, #3]
 80075ae:	021b      	lsls	r3, r3, #8
 80075b0:	b219      	sxth	r1, r3
 80075b2:	78bb      	ldrb	r3, [r7, #2]
 80075b4:	b21b      	sxth	r3, r3
 80075b6:	7dfa      	ldrb	r2, [r7, #23]
 80075b8:	430b      	orrs	r3, r1
 80075ba:	b219      	sxth	r1, r3
 80075bc:	4613      	mov	r3, r2
 80075be:	005b      	lsls	r3, r3, #1
 80075c0:	4413      	add	r3, r2
 80075c2:	005b      	lsls	r3, r3, #1
 80075c4:	f107 0218 	add.w	r2, r7, #24
 80075c8:	4413      	add	r3, r2
 80075ca:	3b0e      	subs	r3, #14
 80075cc:	460a      	mov	r2, r1
 80075ce:	801a      	strh	r2, [r3, #0]
        self_test_accel[write_reg_num][2] = (int16_t)((buf[5]) << 8) | buf[4];
 80075d0:	797b      	ldrb	r3, [r7, #5]
 80075d2:	021b      	lsls	r3, r3, #8
 80075d4:	b219      	sxth	r1, r3
 80075d6:	793b      	ldrb	r3, [r7, #4]
 80075d8:	b21b      	sxth	r3, r3
 80075da:	7dfa      	ldrb	r2, [r7, #23]
 80075dc:	430b      	orrs	r3, r1
 80075de:	b219      	sxth	r1, r3
 80075e0:	4613      	mov	r3, r2
 80075e2:	005b      	lsls	r3, r3, #1
 80075e4:	4413      	add	r3, r2
 80075e6:	005b      	lsls	r3, r3, #1
 80075e8:	f107 0218 	add.w	r2, r7, #24
 80075ec:	4413      	add	r3, r2
 80075ee:	3b0c      	subs	r3, #12
 80075f0:	460a      	mov	r2, r1
 80075f2:	801a      	strh	r2, [r3, #0]
    for (write_reg_num = 0; write_reg_num < 2; write_reg_num++)
 80075f4:	7dfb      	ldrb	r3, [r7, #23]
 80075f6:	3301      	adds	r3, #1
 80075f8:	75fb      	strb	r3, [r7, #23]
 80075fa:	7dfb      	ldrb	r3, [r7, #23]
 80075fc:	2b01      	cmp	r3, #1
 80075fe:	f67f af65 	bls.w	80074cc <bmi088_accel_self_test+0x17c>
    }

    //set self test off
    BMI088_ACCEL_Write_Single_Reg(BMI088_ACC_SELF_TEST, BMI088_ACC_SELF_TEST_OFF);
 8007602:	f000 fae7 	bl	8007bd4 <BMI088_ACCEL_NS_L>
 8007606:	2100      	movs	r1, #0
 8007608:	206d      	movs	r0, #109	; 0x6d
 800760a:	f000 fa32 	bl	8007a72 <BMI088_Write_Single_Reg>
 800760e:	f000 faed 	bl	8007bec <BMI088_ACCEL_NS_H>
    BMI088_Delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 8007612:	2096      	movs	r0, #150	; 0x96
 8007614:	f000 fa9a 	bl	8007b4c <BMI088_Delay_us>
    BMI088_ACCEL_Read_Single_Reg(BMI088_ACC_SELF_TEST, res);
 8007618:	f000 fadc 	bl	8007bd4 <BMI088_ACCEL_NS_L>
 800761c:	20ed      	movs	r0, #237	; 0xed
 800761e:	f000 fb09 	bl	8007c34 <BMI088_Read_Write_Byte>
 8007622:	2055      	movs	r0, #85	; 0x55
 8007624:	f000 fb06 	bl	8007c34 <BMI088_Read_Write_Byte>
 8007628:	2055      	movs	r0, #85	; 0x55
 800762a:	f000 fb03 	bl	8007c34 <BMI088_Read_Write_Byte>
 800762e:	4603      	mov	r3, r0
 8007630:	75bb      	strb	r3, [r7, #22]
 8007632:	f000 fadb 	bl	8007bec <BMI088_ACCEL_NS_H>
    BMI088_Delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 8007636:	2096      	movs	r0, #150	; 0x96
 8007638:	f000 fa88 	bl	8007b4c <BMI088_Delay_us>

    if (res != (BMI088_ACC_SELF_TEST_OFF))
 800763c:	7dbb      	ldrb	r3, [r7, #22]
 800763e:	2b00      	cmp	r3, #0
 8007640:	d001      	beq.n	8007646 <bmi088_accel_self_test+0x2f6>
    {
        return BMI088_ACC_SELF_TEST_ERROR;
 8007642:	2304      	movs	r3, #4
 8007644:	e053      	b.n	80076ee <bmi088_accel_self_test+0x39e>
    }

    //reset the accel SENSOR
    BMI088_ACCEL_Write_Single_Reg(BMI088_ACC_SOFTRESET, BMI088_ACC_SOFTRESET_VALUE);
 8007646:	f000 fac5 	bl	8007bd4 <BMI088_ACCEL_NS_L>
 800764a:	21b6      	movs	r1, #182	; 0xb6
 800764c:	207e      	movs	r0, #126	; 0x7e
 800764e:	f000 fa10 	bl	8007a72 <BMI088_Write_Single_Reg>
 8007652:	f000 facb 	bl	8007bec <BMI088_ACCEL_NS_H>
    BMI088_Delay_ms(BMI088_LONG_DELAY_TIME);
 8007656:	2050      	movs	r0, #80	; 0x50
 8007658:	f000 fa6a 	bl	8007b30 <BMI088_Delay_ms>

    if ((self_test_accel[0][0] - self_test_accel[1][0] < 1365) || (self_test_accel[0][1] - self_test_accel[1][1] < 1365) || (self_test_accel[0][2] - self_test_accel[1][2] < 680))
 800765c:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8007660:	461a      	mov	r2, r3
 8007662:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8007666:	1ad3      	subs	r3, r2, r3
 8007668:	f240 5254 	movw	r2, #1364	; 0x554
 800766c:	4293      	cmp	r3, r2
 800766e:	dd12      	ble.n	8007696 <bmi088_accel_self_test+0x346>
 8007670:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8007674:	461a      	mov	r2, r3
 8007676:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800767a:	1ad3      	subs	r3, r2, r3
 800767c:	f240 5254 	movw	r2, #1364	; 0x554
 8007680:	4293      	cmp	r3, r2
 8007682:	dd08      	ble.n	8007696 <bmi088_accel_self_test+0x346>
 8007684:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8007688:	461a      	mov	r2, r3
 800768a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800768e:	1ad3      	subs	r3, r2, r3
 8007690:	f5b3 7f2a 	cmp.w	r3, #680	; 0x2a8
 8007694:	da06      	bge.n	80076a4 <bmi088_accel_self_test+0x354>
    {
        return BMI088_SELF_TEST_ACCEL_ERROR;
 8007696:	2380      	movs	r3, #128	; 0x80
 8007698:	e029      	b.n	80076ee <bmi088_accel_self_test+0x39e>
 800769a:	bf00      	nop
 800769c:	08015058 	.word	0x08015058
 80076a0:	080152cc 	.word	0x080152cc
    }

    BMI088_ACCEL_Read_Single_Reg(BMI088_ACC_CHIP_ID, res);
 80076a4:	f000 fa96 	bl	8007bd4 <BMI088_ACCEL_NS_L>
 80076a8:	2080      	movs	r0, #128	; 0x80
 80076aa:	f000 fac3 	bl	8007c34 <BMI088_Read_Write_Byte>
 80076ae:	2055      	movs	r0, #85	; 0x55
 80076b0:	f000 fac0 	bl	8007c34 <BMI088_Read_Write_Byte>
 80076b4:	2055      	movs	r0, #85	; 0x55
 80076b6:	f000 fabd 	bl	8007c34 <BMI088_Read_Write_Byte>
 80076ba:	4603      	mov	r3, r0
 80076bc:	75bb      	strb	r3, [r7, #22]
 80076be:	f000 fa95 	bl	8007bec <BMI088_ACCEL_NS_H>
    BMI088_Delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 80076c2:	2096      	movs	r0, #150	; 0x96
 80076c4:	f000 fa42 	bl	8007b4c <BMI088_Delay_us>
    BMI088_ACCEL_Read_Single_Reg(BMI088_ACC_CHIP_ID, res);
 80076c8:	f000 fa84 	bl	8007bd4 <BMI088_ACCEL_NS_L>
 80076cc:	2080      	movs	r0, #128	; 0x80
 80076ce:	f000 fab1 	bl	8007c34 <BMI088_Read_Write_Byte>
 80076d2:	2055      	movs	r0, #85	; 0x55
 80076d4:	f000 faae 	bl	8007c34 <BMI088_Read_Write_Byte>
 80076d8:	2055      	movs	r0, #85	; 0x55
 80076da:	f000 faab 	bl	8007c34 <BMI088_Read_Write_Byte>
 80076de:	4603      	mov	r3, r0
 80076e0:	75bb      	strb	r3, [r7, #22]
 80076e2:	f000 fa83 	bl	8007bec <BMI088_ACCEL_NS_H>
    BMI088_Delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 80076e6:	2096      	movs	r0, #150	; 0x96
 80076e8:	f000 fa30 	bl	8007b4c <BMI088_Delay_us>

    return BMI088_NO_ERROR;
 80076ec:	2300      	movs	r3, #0
}
 80076ee:	4618      	mov	r0, r3
 80076f0:	3718      	adds	r7, #24
 80076f2:	46bd      	mov	sp, r7
 80076f4:	bd80      	pop	{r7, pc}
 80076f6:	bf00      	nop

080076f8 <bmi088_gyro_self_test>:

uint8_t bmi088_gyro_self_test(void)
{
 80076f8:	b580      	push	{r7, lr}
 80076fa:	b082      	sub	sp, #8
 80076fc:	af00      	add	r7, sp, #0
    uint8_t res = 0;
 80076fe:	2300      	movs	r3, #0
 8007700:	71bb      	strb	r3, [r7, #6]
    uint8_t retry = 0;
 8007702:	2300      	movs	r3, #0
 8007704:	71fb      	strb	r3, [r7, #7]
    //check commiunication is normal
    BMI088_GYRO_Read_Single_Reg(BMI088_GYRO_CHIP_ID, res);
 8007706:	f000 fa7d 	bl	8007c04 <BMI088_GYRO_NS_L>
 800770a:	1dbb      	adds	r3, r7, #6
 800770c:	4619      	mov	r1, r3
 800770e:	2000      	movs	r0, #0
 8007710:	f000 f9c3 	bl	8007a9a <BMI088_Read_Single_Reg>
 8007714:	f000 fa82 	bl	8007c1c <BMI088_GYRO_NS_H>
    BMI088_Delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 8007718:	2096      	movs	r0, #150	; 0x96
 800771a:	f000 fa17 	bl	8007b4c <BMI088_Delay_us>
    BMI088_GYRO_Read_Single_Reg(BMI088_GYRO_CHIP_ID, res);
 800771e:	f000 fa71 	bl	8007c04 <BMI088_GYRO_NS_L>
 8007722:	1dbb      	adds	r3, r7, #6
 8007724:	4619      	mov	r1, r3
 8007726:	2000      	movs	r0, #0
 8007728:	f000 f9b7 	bl	8007a9a <BMI088_Read_Single_Reg>
 800772c:	f000 fa76 	bl	8007c1c <BMI088_GYRO_NS_H>
    BMI088_Delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 8007730:	2096      	movs	r0, #150	; 0x96
 8007732:	f000 fa0b 	bl	8007b4c <BMI088_Delay_us>
    //reset the gyro SENSOR
    BMI088_GYRO_Write_Single_Reg(BMI088_GYRO_SOFTRESET, BMI088_GYRO_SOFTRESET_VALUE);
 8007736:	f000 fa65 	bl	8007c04 <BMI088_GYRO_NS_L>
 800773a:	21b6      	movs	r1, #182	; 0xb6
 800773c:	2014      	movs	r0, #20
 800773e:	f000 f998 	bl	8007a72 <BMI088_Write_Single_Reg>
 8007742:	f000 fa6b 	bl	8007c1c <BMI088_GYRO_NS_H>
    BMI088_Delay_ms(BMI088_LONG_DELAY_TIME);
 8007746:	2050      	movs	r0, #80	; 0x50
 8007748:	f000 f9f2 	bl	8007b30 <BMI088_Delay_ms>
    //check commiunication is normal after reset
    BMI088_GYRO_Read_Single_Reg(BMI088_GYRO_CHIP_ID, res);
 800774c:	f000 fa5a 	bl	8007c04 <BMI088_GYRO_NS_L>
 8007750:	1dbb      	adds	r3, r7, #6
 8007752:	4619      	mov	r1, r3
 8007754:	2000      	movs	r0, #0
 8007756:	f000 f9a0 	bl	8007a9a <BMI088_Read_Single_Reg>
 800775a:	f000 fa5f 	bl	8007c1c <BMI088_GYRO_NS_H>
    BMI088_Delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 800775e:	2096      	movs	r0, #150	; 0x96
 8007760:	f000 f9f4 	bl	8007b4c <BMI088_Delay_us>
    BMI088_GYRO_Read_Single_Reg(BMI088_GYRO_CHIP_ID, res);
 8007764:	f000 fa4e 	bl	8007c04 <BMI088_GYRO_NS_L>
 8007768:	1dbb      	adds	r3, r7, #6
 800776a:	4619      	mov	r1, r3
 800776c:	2000      	movs	r0, #0
 800776e:	f000 f994 	bl	8007a9a <BMI088_Read_Single_Reg>
 8007772:	f000 fa53 	bl	8007c1c <BMI088_GYRO_NS_H>
    BMI088_Delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 8007776:	2096      	movs	r0, #150	; 0x96
 8007778:	f000 f9e8 	bl	8007b4c <BMI088_Delay_us>

    BMI088_GYRO_Write_Single_Reg(BMI088_GYRO_SELF_TEST, BMI088_GYRO_TRIG_BIST);
 800777c:	f000 fa42 	bl	8007c04 <BMI088_GYRO_NS_L>
 8007780:	2101      	movs	r1, #1
 8007782:	203c      	movs	r0, #60	; 0x3c
 8007784:	f000 f975 	bl	8007a72 <BMI088_Write_Single_Reg>
 8007788:	f000 fa48 	bl	8007c1c <BMI088_GYRO_NS_H>
    BMI088_Delay_ms(BMI088_LONG_DELAY_TIME);
 800778c:	2050      	movs	r0, #80	; 0x50
 800778e:	f000 f9cf 	bl	8007b30 <BMI088_Delay_ms>

    do
    {

        BMI088_GYRO_Read_Single_Reg(BMI088_GYRO_SELF_TEST, res);
 8007792:	f000 fa37 	bl	8007c04 <BMI088_GYRO_NS_L>
 8007796:	1dbb      	adds	r3, r7, #6
 8007798:	4619      	mov	r1, r3
 800779a:	203c      	movs	r0, #60	; 0x3c
 800779c:	f000 f97d 	bl	8007a9a <BMI088_Read_Single_Reg>
 80077a0:	f000 fa3c 	bl	8007c1c <BMI088_GYRO_NS_H>
        BMI088_Delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 80077a4:	2096      	movs	r0, #150	; 0x96
 80077a6:	f000 f9d1 	bl	8007b4c <BMI088_Delay_us>
        retry++;
 80077aa:	79fb      	ldrb	r3, [r7, #7]
 80077ac:	3301      	adds	r3, #1
 80077ae:	71fb      	strb	r3, [r7, #7]
    }
    while (!(res & BMI088_GYRO_BIST_RDY) && retry < 10);
 80077b0:	79bb      	ldrb	r3, [r7, #6]
 80077b2:	f003 0302 	and.w	r3, r3, #2
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d102      	bne.n	80077c0 <bmi088_gyro_self_test+0xc8>
 80077ba:	79fb      	ldrb	r3, [r7, #7]
 80077bc:	2b09      	cmp	r3, #9
 80077be:	d9e8      	bls.n	8007792 <bmi088_gyro_self_test+0x9a>

    if (retry == 10)
 80077c0:	79fb      	ldrb	r3, [r7, #7]
 80077c2:	2b0a      	cmp	r3, #10
 80077c4:	d101      	bne.n	80077ca <bmi088_gyro_self_test+0xd2>
    {
        return BMI088_SELF_TEST_GYRO_ERROR;
 80077c6:	2340      	movs	r3, #64	; 0x40
 80077c8:	e007      	b.n	80077da <bmi088_gyro_self_test+0xe2>
    }

    if (res & BMI088_GYRO_BIST_FAIL)
 80077ca:	79bb      	ldrb	r3, [r7, #6]
 80077cc:	f003 0304 	and.w	r3, r3, #4
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d001      	beq.n	80077d8 <bmi088_gyro_self_test+0xe0>
    {
        return BMI088_SELF_TEST_GYRO_ERROR;
 80077d4:	2340      	movs	r3, #64	; 0x40
 80077d6:	e000      	b.n	80077da <bmi088_gyro_self_test+0xe2>
    }

    return BMI088_NO_ERROR;
 80077d8:	2300      	movs	r3, #0
}
 80077da:	4618      	mov	r0, r3
 80077dc:	3708      	adds	r7, #8
 80077de:	46bd      	mov	sp, r7
 80077e0:	bd80      	pop	{r7, pc}
	...

080077e4 <BMI088_Read>:
}

int16_t gyro_x, gyro_y, gyro_z, accel_x, accel_y, accel_z;

void BMI088_Read(float gyro[3], float accel[3], float *temperature)
{
 80077e4:	b580      	push	{r7, lr}
 80077e6:	b088      	sub	sp, #32
 80077e8:	af00      	add	r7, sp, #0
 80077ea:	60f8      	str	r0, [r7, #12]
 80077ec:	60b9      	str	r1, [r7, #8]
 80077ee:	607a      	str	r2, [r7, #4]
    uint8_t buf[8] = {0, 0, 0, 0, 0, 0};
 80077f0:	4a79      	ldr	r2, [pc, #484]	; (80079d8 <BMI088_Read+0x1f4>)
 80077f2:	f107 0314 	add.w	r3, r7, #20
 80077f6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80077fa:	6018      	str	r0, [r3, #0]
 80077fc:	3304      	adds	r3, #4
 80077fe:	8019      	strh	r1, [r3, #0]
 8007800:	3302      	adds	r3, #2
 8007802:	0c0a      	lsrs	r2, r1, #16
 8007804:	701a      	strb	r2, [r3, #0]
 8007806:	2300      	movs	r3, #0
 8007808:	76fb      	strb	r3, [r7, #27]
    int16_t bmi088_raw_temp;

    BMI088_ACCEL_Read_Muli_Reg(BMI088_ACCEL_XOUT_L, buf, 6);
 800780a:	f000 f9e3 	bl	8007bd4 <BMI088_ACCEL_NS_L>
 800780e:	2092      	movs	r0, #146	; 0x92
 8007810:	f000 fa10 	bl	8007c34 <BMI088_Read_Write_Byte>
 8007814:	f107 0314 	add.w	r3, r7, #20
 8007818:	2206      	movs	r2, #6
 800781a:	4619      	mov	r1, r3
 800781c:	2012      	movs	r0, #18
 800781e:	f000 f954 	bl	8007aca <BMI088_Read_Muli_Reg>
 8007822:	f000 f9e3 	bl	8007bec <BMI088_ACCEL_NS_H>

    bmi088_raw_temp = (int16_t)((buf[1]) << 8) | buf[0];
 8007826:	7d7b      	ldrb	r3, [r7, #21]
 8007828:	021b      	lsls	r3, r3, #8
 800782a:	b21a      	sxth	r2, r3
 800782c:	7d3b      	ldrb	r3, [r7, #20]
 800782e:	b21b      	sxth	r3, r3
 8007830:	4313      	orrs	r3, r2
 8007832:	83fb      	strh	r3, [r7, #30]
    accel[0] = bmi088_raw_temp * BMI088_ACCEL_SEN;
 8007834:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8007838:	ee07 3a90 	vmov	s15, r3
 800783c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8007840:	4b66      	ldr	r3, [pc, #408]	; (80079dc <BMI088_Read+0x1f8>)
 8007842:	edd3 7a00 	vldr	s15, [r3]
 8007846:	ee67 7a27 	vmul.f32	s15, s14, s15
 800784a:	68bb      	ldr	r3, [r7, #8]
 800784c:	edc3 7a00 	vstr	s15, [r3]
    accel_x = bmi088_raw_temp;
 8007850:	4a63      	ldr	r2, [pc, #396]	; (80079e0 <BMI088_Read+0x1fc>)
 8007852:	8bfb      	ldrh	r3, [r7, #30]
 8007854:	8013      	strh	r3, [r2, #0]
    bmi088_raw_temp = (int16_t)((buf[3]) << 8) | buf[2];
 8007856:	7dfb      	ldrb	r3, [r7, #23]
 8007858:	021b      	lsls	r3, r3, #8
 800785a:	b21a      	sxth	r2, r3
 800785c:	7dbb      	ldrb	r3, [r7, #22]
 800785e:	b21b      	sxth	r3, r3
 8007860:	4313      	orrs	r3, r2
 8007862:	83fb      	strh	r3, [r7, #30]
    accel[1] = bmi088_raw_temp * BMI088_ACCEL_SEN;
 8007864:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8007868:	ee07 3a90 	vmov	s15, r3
 800786c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8007870:	4b5a      	ldr	r3, [pc, #360]	; (80079dc <BMI088_Read+0x1f8>)
 8007872:	edd3 7a00 	vldr	s15, [r3]
 8007876:	68bb      	ldr	r3, [r7, #8]
 8007878:	3304      	adds	r3, #4
 800787a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800787e:	edc3 7a00 	vstr	s15, [r3]
    accel_y = bmi088_raw_temp;
 8007882:	4a58      	ldr	r2, [pc, #352]	; (80079e4 <BMI088_Read+0x200>)
 8007884:	8bfb      	ldrh	r3, [r7, #30]
 8007886:	8013      	strh	r3, [r2, #0]
    bmi088_raw_temp = (int16_t)((buf[5]) << 8) | buf[4];
 8007888:	7e7b      	ldrb	r3, [r7, #25]
 800788a:	021b      	lsls	r3, r3, #8
 800788c:	b21a      	sxth	r2, r3
 800788e:	7e3b      	ldrb	r3, [r7, #24]
 8007890:	b21b      	sxth	r3, r3
 8007892:	4313      	orrs	r3, r2
 8007894:	83fb      	strh	r3, [r7, #30]
    accel[2] = bmi088_raw_temp * BMI088_ACCEL_SEN;
 8007896:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800789a:	ee07 3a90 	vmov	s15, r3
 800789e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80078a2:	4b4e      	ldr	r3, [pc, #312]	; (80079dc <BMI088_Read+0x1f8>)
 80078a4:	edd3 7a00 	vldr	s15, [r3]
 80078a8:	68bb      	ldr	r3, [r7, #8]
 80078aa:	3308      	adds	r3, #8
 80078ac:	ee67 7a27 	vmul.f32	s15, s14, s15
 80078b0:	edc3 7a00 	vstr	s15, [r3]
    accel_z = bmi088_raw_temp;
 80078b4:	4a4c      	ldr	r2, [pc, #304]	; (80079e8 <BMI088_Read+0x204>)
 80078b6:	8bfb      	ldrh	r3, [r7, #30]
 80078b8:	8013      	strh	r3, [r2, #0]

    BMI088_GYRO_Read_Muli_Reg(BMI088_GYRO_CHIP_ID, buf, 8);
 80078ba:	f000 f9a3 	bl	8007c04 <BMI088_GYRO_NS_L>
 80078be:	f107 0314 	add.w	r3, r7, #20
 80078c2:	2208      	movs	r2, #8
 80078c4:	4619      	mov	r1, r3
 80078c6:	2000      	movs	r0, #0
 80078c8:	f000 f8ff 	bl	8007aca <BMI088_Read_Muli_Reg>
 80078cc:	f000 f9a6 	bl	8007c1c <BMI088_GYRO_NS_H>
    if (buf[0] == BMI088_GYRO_CHIP_ID_VALUE)
 80078d0:	7d3b      	ldrb	r3, [r7, #20]
 80078d2:	2b0f      	cmp	r3, #15
 80078d4:	d149      	bne.n	800796a <BMI088_Read+0x186>
    {
        bmi088_raw_temp = (int16_t)((buf[3]) << 8) | buf[2];
 80078d6:	7dfb      	ldrb	r3, [r7, #23]
 80078d8:	021b      	lsls	r3, r3, #8
 80078da:	b21a      	sxth	r2, r3
 80078dc:	7dbb      	ldrb	r3, [r7, #22]
 80078de:	b21b      	sxth	r3, r3
 80078e0:	4313      	orrs	r3, r2
 80078e2:	83fb      	strh	r3, [r7, #30]
        gyro[0] = bmi088_raw_temp * BMI088_GYRO_SEN;
 80078e4:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80078e8:	ee07 3a90 	vmov	s15, r3
 80078ec:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80078f0:	4b3e      	ldr	r3, [pc, #248]	; (80079ec <BMI088_Read+0x208>)
 80078f2:	edd3 7a00 	vldr	s15, [r3]
 80078f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	edc3 7a00 	vstr	s15, [r3]
        gyro_x = bmi088_raw_temp;
 8007900:	4a3b      	ldr	r2, [pc, #236]	; (80079f0 <BMI088_Read+0x20c>)
 8007902:	8bfb      	ldrh	r3, [r7, #30]
 8007904:	8013      	strh	r3, [r2, #0]
        bmi088_raw_temp = (int16_t)((buf[5]) << 8) | buf[4];
 8007906:	7e7b      	ldrb	r3, [r7, #25]
 8007908:	021b      	lsls	r3, r3, #8
 800790a:	b21a      	sxth	r2, r3
 800790c:	7e3b      	ldrb	r3, [r7, #24]
 800790e:	b21b      	sxth	r3, r3
 8007910:	4313      	orrs	r3, r2
 8007912:	83fb      	strh	r3, [r7, #30]
        gyro[1] = bmi088_raw_temp * BMI088_GYRO_SEN;
 8007914:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8007918:	ee07 3a90 	vmov	s15, r3
 800791c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8007920:	4b32      	ldr	r3, [pc, #200]	; (80079ec <BMI088_Read+0x208>)
 8007922:	edd3 7a00 	vldr	s15, [r3]
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	3304      	adds	r3, #4
 800792a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800792e:	edc3 7a00 	vstr	s15, [r3]
        gyro_y = bmi088_raw_temp;
 8007932:	4a30      	ldr	r2, [pc, #192]	; (80079f4 <BMI088_Read+0x210>)
 8007934:	8bfb      	ldrh	r3, [r7, #30]
 8007936:	8013      	strh	r3, [r2, #0]
        bmi088_raw_temp = (int16_t)((buf[7]) << 8) | buf[6];
 8007938:	7efb      	ldrb	r3, [r7, #27]
 800793a:	021b      	lsls	r3, r3, #8
 800793c:	b21a      	sxth	r2, r3
 800793e:	7ebb      	ldrb	r3, [r7, #26]
 8007940:	b21b      	sxth	r3, r3
 8007942:	4313      	orrs	r3, r2
 8007944:	83fb      	strh	r3, [r7, #30]
        gyro[2] = bmi088_raw_temp * BMI088_GYRO_SEN;
 8007946:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800794a:	ee07 3a90 	vmov	s15, r3
 800794e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8007952:	4b26      	ldr	r3, [pc, #152]	; (80079ec <BMI088_Read+0x208>)
 8007954:	edd3 7a00 	vldr	s15, [r3]
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	3308      	adds	r3, #8
 800795c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007960:	edc3 7a00 	vstr	s15, [r3]
        gyro_z = bmi088_raw_temp;
 8007964:	4a24      	ldr	r2, [pc, #144]	; (80079f8 <BMI088_Read+0x214>)
 8007966:	8bfb      	ldrh	r3, [r7, #30]
 8007968:	8013      	strh	r3, [r2, #0]
    }
    BMI088_ACCEL_Read_Muli_Reg(BMI088_TEMP_M, buf, 2);
 800796a:	f000 f933 	bl	8007bd4 <BMI088_ACCEL_NS_L>
 800796e:	20a2      	movs	r0, #162	; 0xa2
 8007970:	f000 f960 	bl	8007c34 <BMI088_Read_Write_Byte>
 8007974:	f107 0314 	add.w	r3, r7, #20
 8007978:	2202      	movs	r2, #2
 800797a:	4619      	mov	r1, r3
 800797c:	2022      	movs	r0, #34	; 0x22
 800797e:	f000 f8a4 	bl	8007aca <BMI088_Read_Muli_Reg>
 8007982:	f000 f933 	bl	8007bec <BMI088_ACCEL_NS_H>

    bmi088_raw_temp = (int16_t)((buf[0] << 3) | (buf[1] >> 5));
 8007986:	7d3b      	ldrb	r3, [r7, #20]
 8007988:	00db      	lsls	r3, r3, #3
 800798a:	b21a      	sxth	r2, r3
 800798c:	7d7b      	ldrb	r3, [r7, #21]
 800798e:	095b      	lsrs	r3, r3, #5
 8007990:	b2db      	uxtb	r3, r3
 8007992:	b21b      	sxth	r3, r3
 8007994:	4313      	orrs	r3, r2
 8007996:	83fb      	strh	r3, [r7, #30]

    if (bmi088_raw_temp > 1023)
 8007998:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800799c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80079a0:	db04      	blt.n	80079ac <BMI088_Read+0x1c8>
    {
        bmi088_raw_temp -= 2048;
 80079a2:	8bfb      	ldrh	r3, [r7, #30]
 80079a4:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 80079a8:	b29b      	uxth	r3, r3
 80079aa:	83fb      	strh	r3, [r7, #30]
    }

    *temperature = bmi088_raw_temp * BMI088_TEMP_FACTOR + BMI088_TEMP_OFFSET;
 80079ac:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80079b0:	ee07 3a90 	vmov	s15, r3
 80079b4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80079b8:	eeb4 7a00 	vmov.f32	s14, #64	; 0x3e000000  0.125
 80079bc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80079c0:	eeb3 7a07 	vmov.f32	s14, #55	; 0x41b80000  23.0
 80079c4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	edc3 7a00 	vstr	s15, [r3]
}
 80079ce:	bf00      	nop
 80079d0:	3720      	adds	r7, #32
 80079d2:	46bd      	mov	sp, r7
 80079d4:	bd80      	pop	{r7, pc}
 80079d6:	bf00      	nop
 80079d8:	08015060 	.word	0x08015060
 80079dc:	2000000c 	.word	0x2000000c
 80079e0:	2000d73c 	.word	0x2000d73c
 80079e4:	2000d740 	.word	0x2000d740
 80079e8:	2000d744 	.word	0x2000d744
 80079ec:	20000010 	.word	0x20000010
 80079f0:	2000d742 	.word	0x2000d742
 80079f4:	2000d73e 	.word	0x2000d73e
 80079f8:	2000d746 	.word	0x2000d746

080079fc <get_BMI088_temperature>:

    return SENSOR_time;
}

float get_BMI088_temperature(void)
{
 80079fc:	b580      	push	{r7, lr}
 80079fe:	b084      	sub	sp, #16
 8007a00:	af00      	add	r7, sp, #0
    uint8_t buf[2];
    float temperature;
    int16_t temperature_raw_temp;
    BMI088_ACCEL_Read_Muli_Reg(BMI088_TEMP_M, buf, 2);
 8007a02:	f000 f8e7 	bl	8007bd4 <BMI088_ACCEL_NS_L>
 8007a06:	20a2      	movs	r0, #162	; 0xa2
 8007a08:	f000 f914 	bl	8007c34 <BMI088_Read_Write_Byte>
 8007a0c:	1d3b      	adds	r3, r7, #4
 8007a0e:	2202      	movs	r2, #2
 8007a10:	4619      	mov	r1, r3
 8007a12:	2022      	movs	r0, #34	; 0x22
 8007a14:	f000 f859 	bl	8007aca <BMI088_Read_Muli_Reg>
 8007a18:	f000 f8e8 	bl	8007bec <BMI088_ACCEL_NS_H>
    temperature_raw_temp = (int16_t)((buf[0] << 3) | (buf[1] >> 5));
 8007a1c:	793b      	ldrb	r3, [r7, #4]
 8007a1e:	00db      	lsls	r3, r3, #3
 8007a20:	b21a      	sxth	r2, r3
 8007a22:	797b      	ldrb	r3, [r7, #5]
 8007a24:	095b      	lsrs	r3, r3, #5
 8007a26:	b2db      	uxtb	r3, r3
 8007a28:	b21b      	sxth	r3, r3
 8007a2a:	4313      	orrs	r3, r2
 8007a2c:	81fb      	strh	r3, [r7, #14]
    if (temperature_raw_temp > 1023)
 8007a2e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8007a32:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007a36:	db04      	blt.n	8007a42 <get_BMI088_temperature+0x46>
    {
        temperature_raw_temp -= 2048;
 8007a38:	89fb      	ldrh	r3, [r7, #14]
 8007a3a:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 8007a3e:	b29b      	uxth	r3, r3
 8007a40:	81fb      	strh	r3, [r7, #14]
    }
    temperature = temperature_raw_temp * BMI088_TEMP_FACTOR + BMI088_TEMP_OFFSET;
 8007a42:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8007a46:	ee07 3a90 	vmov	s15, r3
 8007a4a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007a4e:	eeb4 7a00 	vmov.f32	s14, #64	; 0x3e000000  0.125
 8007a52:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007a56:	eeb3 7a07 	vmov.f32	s14, #55	; 0x41b80000  23.0
 8007a5a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8007a5e:	edc7 7a02 	vstr	s15, [r7, #8]
    return temperature;
 8007a62:	68bb      	ldr	r3, [r7, #8]
 8007a64:	ee07 3a90 	vmov	s15, r3
}
 8007a68:	eeb0 0a67 	vmov.f32	s0, s15
 8007a6c:	3710      	adds	r7, #16
 8007a6e:	46bd      	mov	sp, r7
 8007a70:	bd80      	pop	{r7, pc}

08007a72 <BMI088_Write_Single_Reg>:
    accel[2] = accel_raw_temp * BMI088_ACCEL_SEN;
}

#if defined(BMI088_USE_SPI)
static void BMI088_Write_Single_Reg(uint8_t reg, uint8_t data)
{
 8007a72:	b580      	push	{r7, lr}
 8007a74:	b082      	sub	sp, #8
 8007a76:	af00      	add	r7, sp, #0
 8007a78:	4603      	mov	r3, r0
 8007a7a:	460a      	mov	r2, r1
 8007a7c:	71fb      	strb	r3, [r7, #7]
 8007a7e:	4613      	mov	r3, r2
 8007a80:	71bb      	strb	r3, [r7, #6]
    BMI088_Read_Write_Byte(reg);
 8007a82:	79fb      	ldrb	r3, [r7, #7]
 8007a84:	4618      	mov	r0, r3
 8007a86:	f000 f8d5 	bl	8007c34 <BMI088_Read_Write_Byte>
    BMI088_Read_Write_Byte(data);
 8007a8a:	79bb      	ldrb	r3, [r7, #6]
 8007a8c:	4618      	mov	r0, r3
 8007a8e:	f000 f8d1 	bl	8007c34 <BMI088_Read_Write_Byte>
}
 8007a92:	bf00      	nop
 8007a94:	3708      	adds	r7, #8
 8007a96:	46bd      	mov	sp, r7
 8007a98:	bd80      	pop	{r7, pc}

08007a9a <BMI088_Read_Single_Reg>:

static void BMI088_Read_Single_Reg(uint8_t reg, uint8_t *return_data)
{
 8007a9a:	b580      	push	{r7, lr}
 8007a9c:	b082      	sub	sp, #8
 8007a9e:	af00      	add	r7, sp, #0
 8007aa0:	4603      	mov	r3, r0
 8007aa2:	6039      	str	r1, [r7, #0]
 8007aa4:	71fb      	strb	r3, [r7, #7]
    BMI088_Read_Write_Byte(reg | 0x80);
 8007aa6:	79fb      	ldrb	r3, [r7, #7]
 8007aa8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8007aac:	b2db      	uxtb	r3, r3
 8007aae:	4618      	mov	r0, r3
 8007ab0:	f000 f8c0 	bl	8007c34 <BMI088_Read_Write_Byte>
    *return_data = BMI088_Read_Write_Byte(0x55);
 8007ab4:	2055      	movs	r0, #85	; 0x55
 8007ab6:	f000 f8bd 	bl	8007c34 <BMI088_Read_Write_Byte>
 8007aba:	4603      	mov	r3, r0
 8007abc:	461a      	mov	r2, r3
 8007abe:	683b      	ldr	r3, [r7, #0]
 8007ac0:	701a      	strb	r2, [r3, #0]
}
 8007ac2:	bf00      	nop
 8007ac4:	3708      	adds	r7, #8
 8007ac6:	46bd      	mov	sp, r7
 8007ac8:	bd80      	pop	{r7, pc}

08007aca <BMI088_Read_Muli_Reg>:

static void BMI088_Read_Muli_Reg(uint8_t reg, uint8_t *buf, uint8_t len)
{
 8007aca:	b580      	push	{r7, lr}
 8007acc:	b082      	sub	sp, #8
 8007ace:	af00      	add	r7, sp, #0
 8007ad0:	4603      	mov	r3, r0
 8007ad2:	6039      	str	r1, [r7, #0]
 8007ad4:	71fb      	strb	r3, [r7, #7]
 8007ad6:	4613      	mov	r3, r2
 8007ad8:	71bb      	strb	r3, [r7, #6]
    BMI088_Read_Write_Byte(reg | 0x80);
 8007ada:	79fb      	ldrb	r3, [r7, #7]
 8007adc:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8007ae0:	b2db      	uxtb	r3, r3
 8007ae2:	4618      	mov	r0, r3
 8007ae4:	f000 f8a6 	bl	8007c34 <BMI088_Read_Write_Byte>

    while (len != 0)
 8007ae8:	e00c      	b.n	8007b04 <BMI088_Read_Muli_Reg+0x3a>
    {
        *buf = BMI088_Read_Write_Byte(0x55);
 8007aea:	2055      	movs	r0, #85	; 0x55
 8007aec:	f000 f8a2 	bl	8007c34 <BMI088_Read_Write_Byte>
 8007af0:	4603      	mov	r3, r0
 8007af2:	461a      	mov	r2, r3
 8007af4:	683b      	ldr	r3, [r7, #0]
 8007af6:	701a      	strb	r2, [r3, #0]
        buf++;
 8007af8:	683b      	ldr	r3, [r7, #0]
 8007afa:	3301      	adds	r3, #1
 8007afc:	603b      	str	r3, [r7, #0]
        len--;
 8007afe:	79bb      	ldrb	r3, [r7, #6]
 8007b00:	3b01      	subs	r3, #1
 8007b02:	71bb      	strb	r3, [r7, #6]
    while (len != 0)
 8007b04:	79bb      	ldrb	r3, [r7, #6]
 8007b06:	2b00      	cmp	r3, #0
 8007b08:	d1ef      	bne.n	8007aea <BMI088_Read_Muli_Reg+0x20>
    }
}
 8007b0a:	bf00      	nop
 8007b0c:	bf00      	nop
 8007b0e:	3708      	adds	r7, #8
 8007b10:	46bd      	mov	sp, r7
 8007b12:	bd80      	pop	{r7, pc}

08007b14 <BMI088_GPIO_Init>:
#include "cmsis_os.h"

extern SPI_HandleTypeDef hspi1;

void BMI088_GPIO_Init(void)
{
 8007b14:	b480      	push	{r7}
 8007b16:	af00      	add	r7, sp, #0

}
 8007b18:	bf00      	nop
 8007b1a:	46bd      	mov	sp, r7
 8007b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b20:	4770      	bx	lr

08007b22 <BMI088_Com_Init>:

void BMI088_Com_Init(void)
{
 8007b22:	b480      	push	{r7}
 8007b24:	af00      	add	r7, sp, #0


}
 8007b26:	bf00      	nop
 8007b28:	46bd      	mov	sp, r7
 8007b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b2e:	4770      	bx	lr

08007b30 <BMI088_Delay_ms>:

void BMI088_Delay_ms(uint16_t ms)
{
 8007b30:	b580      	push	{r7, lr}
 8007b32:	b082      	sub	sp, #8
 8007b34:	af00      	add	r7, sp, #0
 8007b36:	4603      	mov	r3, r0
 8007b38:	80fb      	strh	r3, [r7, #6]

    osDelay(ms);
 8007b3a:	88fb      	ldrh	r3, [r7, #6]
 8007b3c:	4618      	mov	r0, r3
 8007b3e:	f008 fb74 	bl	801022a <osDelay>
}
 8007b42:	bf00      	nop
 8007b44:	3708      	adds	r7, #8
 8007b46:	46bd      	mov	sp, r7
 8007b48:	bd80      	pop	{r7, pc}
	...

08007b4c <BMI088_Delay_us>:

void BMI088_Delay_us(uint16_t us)
{
 8007b4c:	b480      	push	{r7}
 8007b4e:	b089      	sub	sp, #36	; 0x24
 8007b50:	af00      	add	r7, sp, #0
 8007b52:	4603      	mov	r3, r0
 8007b54:	80fb      	strh	r3, [r7, #6]
    uint32_t ticks = 0;
 8007b56:	2300      	movs	r3, #0
 8007b58:	617b      	str	r3, [r7, #20]
    uint32_t told = 0;
 8007b5a:	2300      	movs	r3, #0
 8007b5c:	61fb      	str	r3, [r7, #28]
    uint32_t tnow = 0;
 8007b5e:	2300      	movs	r3, #0
 8007b60:	613b      	str	r3, [r7, #16]
    uint32_t tcnt = 0;
 8007b62:	2300      	movs	r3, #0
 8007b64:	61bb      	str	r3, [r7, #24]
    uint32_t reload = 0;
 8007b66:	2300      	movs	r3, #0
 8007b68:	60fb      	str	r3, [r7, #12]
    reload = SysTick->LOAD;
 8007b6a:	4b19      	ldr	r3, [pc, #100]	; (8007bd0 <BMI088_Delay_us+0x84>)
 8007b6c:	685b      	ldr	r3, [r3, #4]
 8007b6e:	60fb      	str	r3, [r7, #12]
    ticks = us * 168;
 8007b70:	88fb      	ldrh	r3, [r7, #6]
 8007b72:	22a8      	movs	r2, #168	; 0xa8
 8007b74:	fb02 f303 	mul.w	r3, r2, r3
 8007b78:	617b      	str	r3, [r7, #20]
    told = SysTick->VAL;
 8007b7a:	4b15      	ldr	r3, [pc, #84]	; (8007bd0 <BMI088_Delay_us+0x84>)
 8007b7c:	689b      	ldr	r3, [r3, #8]
 8007b7e:	61fb      	str	r3, [r7, #28]
    while (1)
    {
        tnow = SysTick->VAL;
 8007b80:	4b13      	ldr	r3, [pc, #76]	; (8007bd0 <BMI088_Delay_us+0x84>)
 8007b82:	689b      	ldr	r3, [r3, #8]
 8007b84:	613b      	str	r3, [r7, #16]
        if (tnow != told)
 8007b86:	693a      	ldr	r2, [r7, #16]
 8007b88:	69fb      	ldr	r3, [r7, #28]
 8007b8a:	429a      	cmp	r2, r3
 8007b8c:	d0f8      	beq.n	8007b80 <BMI088_Delay_us+0x34>
        {
            if (tnow < told)
 8007b8e:	693a      	ldr	r2, [r7, #16]
 8007b90:	69fb      	ldr	r3, [r7, #28]
 8007b92:	429a      	cmp	r2, r3
 8007b94:	d206      	bcs.n	8007ba4 <BMI088_Delay_us+0x58>
            {
                tcnt += told - tnow;
 8007b96:	69fa      	ldr	r2, [r7, #28]
 8007b98:	693b      	ldr	r3, [r7, #16]
 8007b9a:	1ad3      	subs	r3, r2, r3
 8007b9c:	69ba      	ldr	r2, [r7, #24]
 8007b9e:	4413      	add	r3, r2
 8007ba0:	61bb      	str	r3, [r7, #24]
 8007ba2:	e007      	b.n	8007bb4 <BMI088_Delay_us+0x68>
            }
            else
            {
                tcnt += reload - tnow + told;
 8007ba4:	68fa      	ldr	r2, [r7, #12]
 8007ba6:	693b      	ldr	r3, [r7, #16]
 8007ba8:	1ad2      	subs	r2, r2, r3
 8007baa:	69fb      	ldr	r3, [r7, #28]
 8007bac:	4413      	add	r3, r2
 8007bae:	69ba      	ldr	r2, [r7, #24]
 8007bb0:	4413      	add	r3, r2
 8007bb2:	61bb      	str	r3, [r7, #24]
            }
            told = tnow;
 8007bb4:	693b      	ldr	r3, [r7, #16]
 8007bb6:	61fb      	str	r3, [r7, #28]
            if (tcnt >= ticks)
 8007bb8:	69ba      	ldr	r2, [r7, #24]
 8007bba:	697b      	ldr	r3, [r7, #20]
 8007bbc:	429a      	cmp	r2, r3
 8007bbe:	d200      	bcs.n	8007bc2 <BMI088_Delay_us+0x76>
        tnow = SysTick->VAL;
 8007bc0:	e7de      	b.n	8007b80 <BMI088_Delay_us+0x34>
            {
                break;
 8007bc2:	bf00      	nop
            }
        }
    }


}
 8007bc4:	bf00      	nop
 8007bc6:	3724      	adds	r7, #36	; 0x24
 8007bc8:	46bd      	mov	sp, r7
 8007bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bce:	4770      	bx	lr
 8007bd0:	e000e010 	.word	0xe000e010

08007bd4 <BMI088_ACCEL_NS_L>:

void BMI088_ACCEL_NS_L(void)
{
 8007bd4:	b580      	push	{r7, lr}
 8007bd6:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(CS1_ACCEL_GPIO_Port, CS1_ACCEL_Pin, GPIO_PIN_RESET);
 8007bd8:	2200      	movs	r2, #0
 8007bda:	2110      	movs	r1, #16
 8007bdc:	4802      	ldr	r0, [pc, #8]	; (8007be8 <BMI088_ACCEL_NS_L+0x14>)
 8007bde:	f004 fa97 	bl	800c110 <HAL_GPIO_WritePin>
}
 8007be2:	bf00      	nop
 8007be4:	bd80      	pop	{r7, pc}
 8007be6:	bf00      	nop
 8007be8:	40020000 	.word	0x40020000

08007bec <BMI088_ACCEL_NS_H>:
void BMI088_ACCEL_NS_H(void)
{
 8007bec:	b580      	push	{r7, lr}
 8007bee:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(CS1_ACCEL_GPIO_Port, CS1_ACCEL_Pin, GPIO_PIN_SET);
 8007bf0:	2201      	movs	r2, #1
 8007bf2:	2110      	movs	r1, #16
 8007bf4:	4802      	ldr	r0, [pc, #8]	; (8007c00 <BMI088_ACCEL_NS_H+0x14>)
 8007bf6:	f004 fa8b 	bl	800c110 <HAL_GPIO_WritePin>
}
 8007bfa:	bf00      	nop
 8007bfc:	bd80      	pop	{r7, pc}
 8007bfe:	bf00      	nop
 8007c00:	40020000 	.word	0x40020000

08007c04 <BMI088_GYRO_NS_L>:

void BMI088_GYRO_NS_L(void)
{
 8007c04:	b580      	push	{r7, lr}
 8007c06:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(CS1_GYRO_GPIO_Port, CS1_GYRO_Pin, GPIO_PIN_RESET);
 8007c08:	2200      	movs	r2, #0
 8007c0a:	2101      	movs	r1, #1
 8007c0c:	4802      	ldr	r0, [pc, #8]	; (8007c18 <BMI088_GYRO_NS_L+0x14>)
 8007c0e:	f004 fa7f 	bl	800c110 <HAL_GPIO_WritePin>
}
 8007c12:	bf00      	nop
 8007c14:	bd80      	pop	{r7, pc}
 8007c16:	bf00      	nop
 8007c18:	40020400 	.word	0x40020400

08007c1c <BMI088_GYRO_NS_H>:
void BMI088_GYRO_NS_H(void)
{
 8007c1c:	b580      	push	{r7, lr}
 8007c1e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(CS1_GYRO_GPIO_Port, CS1_GYRO_Pin, GPIO_PIN_SET);
 8007c20:	2201      	movs	r2, #1
 8007c22:	2101      	movs	r1, #1
 8007c24:	4802      	ldr	r0, [pc, #8]	; (8007c30 <BMI088_GYRO_NS_H+0x14>)
 8007c26:	f004 fa73 	bl	800c110 <HAL_GPIO_WritePin>
}
 8007c2a:	bf00      	nop
 8007c2c:	bd80      	pop	{r7, pc}
 8007c2e:	bf00      	nop
 8007c30:	40020400 	.word	0x40020400

08007c34 <BMI088_Read_Write_Byte>:

uint8_t BMI088_Read_Write_Byte(uint8_t txdata)
{
 8007c34:	b580      	push	{r7, lr}
 8007c36:	b086      	sub	sp, #24
 8007c38:	af02      	add	r7, sp, #8
 8007c3a:	4603      	mov	r3, r0
 8007c3c:	71fb      	strb	r3, [r7, #7]
    uint8_t rx_data;
    HAL_SPI_TransmitReceive(&hspi1, &txdata, &rx_data, 1, 1000);
 8007c3e:	f107 020f 	add.w	r2, r7, #15
 8007c42:	1df9      	adds	r1, r7, #7
 8007c44:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8007c48:	9300      	str	r3, [sp, #0]
 8007c4a:	2301      	movs	r3, #1
 8007c4c:	4803      	ldr	r0, [pc, #12]	; (8007c5c <BMI088_Read_Write_Byte+0x28>)
 8007c4e:	f005 ff22 	bl	800da96 <HAL_SPI_TransmitReceive>
    return rx_data;
 8007c52:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c54:	4618      	mov	r0, r3
 8007c56:	3710      	adds	r7, #16
 8007c58:	46bd      	mov	sp, r7
 8007c5a:	bd80      	pop	{r7, pc}
 8007c5c:	2000d87c 	.word	0x2000d87c

08007c60 <bmi088_get_data>:
//float ins_angle[3];

static void bmi088_cali_slove(float gyro[3], float accel[3], bmi088_real_data_t *bmi088);

void bmi088_get_data(AhrsSensor_t *sensor)
{
 8007c60:	b580      	push	{r7, lr}
 8007c62:	b082      	sub	sp, #8
 8007c64:	af00      	add	r7, sp, #0
 8007c66:	6078      	str	r0, [r7, #4]
	/* read bmi088 rawa data */
    BMI088_Read(bmi088_real_data.gyro, bmi088_real_data.accel, &imu.temp);
 8007c68:	4a1a      	ldr	r2, [pc, #104]	; (8007cd4 <bmi088_get_data+0x74>)
 8007c6a:	491b      	ldr	r1, [pc, #108]	; (8007cd8 <bmi088_get_data+0x78>)
 8007c6c:	481b      	ldr	r0, [pc, #108]	; (8007cdc <bmi088_get_data+0x7c>)
 8007c6e:	f7ff fdb9 	bl	80077e4 <BMI088_Read>
    /* data fusion with the offset */
    bmi088_cali_slove(gyro, accel, &bmi088_real_data);
 8007c72:	4a1b      	ldr	r2, [pc, #108]	; (8007ce0 <bmi088_get_data+0x80>)
 8007c74:	491b      	ldr	r1, [pc, #108]	; (8007ce4 <bmi088_get_data+0x84>)
 8007c76:	481c      	ldr	r0, [pc, #112]	; (8007ce8 <bmi088_get_data+0x88>)
 8007c78:	f000 f926 	bl	8007ec8 <bmi088_cali_slove>

    /* Access the mag */
//    ist8310_read_mag(mag);

    sensor->ax = accel[0];
 8007c7c:	4b19      	ldr	r3, [pc, #100]	; (8007ce4 <bmi088_get_data+0x84>)
 8007c7e:	681a      	ldr	r2, [r3, #0]
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	601a      	str	r2, [r3, #0]
    sensor->ay = accel[1];
 8007c84:	4b17      	ldr	r3, [pc, #92]	; (8007ce4 <bmi088_get_data+0x84>)
 8007c86:	685a      	ldr	r2, [r3, #4]
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	605a      	str	r2, [r3, #4]
    sensor->az = accel[2];
 8007c8c:	4b15      	ldr	r3, [pc, #84]	; (8007ce4 <bmi088_get_data+0x84>)
 8007c8e:	689a      	ldr	r2, [r3, #8]
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	609a      	str	r2, [r3, #8]

    sensor->wx = gyro[0];
 8007c94:	4b14      	ldr	r3, [pc, #80]	; (8007ce8 <bmi088_get_data+0x88>)
 8007c96:	681a      	ldr	r2, [r3, #0]
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	60da      	str	r2, [r3, #12]
    sensor->wy = gyro[1];
 8007c9c:	4b12      	ldr	r3, [pc, #72]	; (8007ce8 <bmi088_get_data+0x88>)
 8007c9e:	685a      	ldr	r2, [r3, #4]
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	611a      	str	r2, [r3, #16]
    sensor->wz = -gyro[2];
 8007ca4:	4b10      	ldr	r3, [pc, #64]	; (8007ce8 <bmi088_get_data+0x88>)
 8007ca6:	edd3 7a02 	vldr	s15, [r3, #8]
 8007caa:	eef1 7a67 	vneg.f32	s15, s15
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	edc3 7a05 	vstr	s15, [r3, #20]

//    sensor->mx = mag[0];
//    sensor->my = mag[1];
//    sensor->mz = mag[2];

    sensor->mx = 0;
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	f04f 0200 	mov.w	r2, #0
 8007cba:	619a      	str	r2, [r3, #24]
    sensor->my = 0;
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	f04f 0200 	mov.w	r2, #0
 8007cc2:	61da      	str	r2, [r3, #28]
    sensor->mz = 0;
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	f04f 0200 	mov.w	r2, #0
 8007cca:	621a      	str	r2, [r3, #32]
}
 8007ccc:	bf00      	nop
 8007cce:	3708      	adds	r7, #8
 8007cd0:	46bd      	mov	sp, r7
 8007cd2:	bd80      	pop	{r7, pc}
 8007cd4:	20004650 	.word	0x20004650
 8007cd8:	2000d794 	.word	0x2000d794
 8007cdc:	2000d7a4 	.word	0x2000d7a4
 8007ce0:	2000d790 	.word	0x2000d790
 8007ce4:	2000d754 	.word	0x2000d754
 8007ce8:	2000d76c 	.word	0x2000d76c

08007cec <bmi088_device_init>:
  * @brief  bmi088 init
  * @param
  * @retval error code
  */
uint8_t bmi088_device_init(void)
{
 8007cec:	b580      	push	{r7, lr}
 8007cee:	af00      	add	r7, sp, #0
    BMI088_init();
 8007cf0:	f7ff f9ae 	bl	8007050 <BMI088_init>
    BMI088_Read(bmi088_real_data.gyro, bmi088_real_data.accel, &temperature);
 8007cf4:	4a06      	ldr	r2, [pc, #24]	; (8007d10 <bmi088_device_init+0x24>)
 8007cf6:	4907      	ldr	r1, [pc, #28]	; (8007d14 <bmi088_device_init+0x28>)
 8007cf8:	4807      	ldr	r0, [pc, #28]	; (8007d18 <bmi088_device_init+0x2c>)
 8007cfa:	f7ff fd73 	bl	80077e4 <BMI088_Read>
    bmi088_cali_slove(gyro, accel, &bmi088_real_data);
 8007cfe:	4a07      	ldr	r2, [pc, #28]	; (8007d1c <bmi088_device_init+0x30>)
 8007d00:	4907      	ldr	r1, [pc, #28]	; (8007d20 <bmi088_device_init+0x34>)
 8007d02:	4808      	ldr	r0, [pc, #32]	; (8007d24 <bmi088_device_init+0x38>)
 8007d04:	f000 f8e0 	bl	8007ec8 <bmi088_cali_slove>

//    AHRS_init(ins_quat, accel, mag);
//    get_angle(ins_quat, ins_angle, ins_angle + 1, ins_angle + 2);//for ist

    return 0;
 8007d08:	2300      	movs	r3, #0
}
 8007d0a:	4618      	mov	r0, r3
 8007d0c:	bd80      	pop	{r7, pc}
 8007d0e:	bf00      	nop
 8007d10:	20000528 	.word	0x20000528
 8007d14:	2000d794 	.word	0x2000d794
 8007d18:	2000d7a4 	.word	0x2000d7a4
 8007d1c:	2000d790 	.word	0x2000d790
 8007d20:	2000d754 	.word	0x2000d754
 8007d24:	2000d76c 	.word	0x2000d76c

08007d28 <bmi088_set_offset>:
  * @brief  bmi088 get gyrp offset
  * @param
  * @retval error code
  */
uint8_t bmi088_set_offset(void)
{
 8007d28:	b580      	push	{r7, lr}
 8007d2a:	b088      	sub	sp, #32
 8007d2c:	af00      	add	r7, sp, #0

    float gyro[3], accel[3];
    int cali_times = 100;
 8007d2e:	2364      	movs	r3, #100	; 0x64
 8007d30:	61bb      	str	r3, [r7, #24]

    for (int i = 0; i < cali_times; i++)
 8007d32:	2300      	movs	r3, #0
 8007d34:	61fb      	str	r3, [r7, #28]
 8007d36:	e048      	b.n	8007dca <bmi088_set_offset+0xa2>
    {
        BMI088_Read(gyro, accel, &temperature);
 8007d38:	4639      	mov	r1, r7
 8007d3a:	f107 030c 	add.w	r3, r7, #12
 8007d3e:	4a56      	ldr	r2, [pc, #344]	; (8007e98 <bmi088_set_offset+0x170>)
 8007d40:	4618      	mov	r0, r3
 8007d42:	f7ff fd4f 	bl	80077e4 <BMI088_Read>
        gyro_offset[0] += gyro[0];
 8007d46:	4b55      	ldr	r3, [pc, #340]	; (8007e9c <bmi088_set_offset+0x174>)
 8007d48:	ed93 7a00 	vldr	s14, [r3]
 8007d4c:	edd7 7a03 	vldr	s15, [r7, #12]
 8007d50:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007d54:	4b51      	ldr	r3, [pc, #324]	; (8007e9c <bmi088_set_offset+0x174>)
 8007d56:	edc3 7a00 	vstr	s15, [r3]
        gyro_offset[1] += gyro[1];
 8007d5a:	4b50      	ldr	r3, [pc, #320]	; (8007e9c <bmi088_set_offset+0x174>)
 8007d5c:	ed93 7a01 	vldr	s14, [r3, #4]
 8007d60:	edd7 7a04 	vldr	s15, [r7, #16]
 8007d64:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007d68:	4b4c      	ldr	r3, [pc, #304]	; (8007e9c <bmi088_set_offset+0x174>)
 8007d6a:	edc3 7a01 	vstr	s15, [r3, #4]
        gyro_offset[2] += gyro[2];
 8007d6e:	4b4b      	ldr	r3, [pc, #300]	; (8007e9c <bmi088_set_offset+0x174>)
 8007d70:	ed93 7a02 	vldr	s14, [r3, #8]
 8007d74:	edd7 7a05 	vldr	s15, [r7, #20]
 8007d78:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007d7c:	4b47      	ldr	r3, [pc, #284]	; (8007e9c <bmi088_set_offset+0x174>)
 8007d7e:	edc3 7a02 	vstr	s15, [r3, #8]

        accel_offset[0] += accel[0];
 8007d82:	4b47      	ldr	r3, [pc, #284]	; (8007ea0 <bmi088_set_offset+0x178>)
 8007d84:	ed93 7a00 	vldr	s14, [r3]
 8007d88:	edd7 7a00 	vldr	s15, [r7]
 8007d8c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007d90:	4b43      	ldr	r3, [pc, #268]	; (8007ea0 <bmi088_set_offset+0x178>)
 8007d92:	edc3 7a00 	vstr	s15, [r3]
        accel_offset[1] += accel[1];
 8007d96:	4b42      	ldr	r3, [pc, #264]	; (8007ea0 <bmi088_set_offset+0x178>)
 8007d98:	ed93 7a01 	vldr	s14, [r3, #4]
 8007d9c:	edd7 7a01 	vldr	s15, [r7, #4]
 8007da0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007da4:	4b3e      	ldr	r3, [pc, #248]	; (8007ea0 <bmi088_set_offset+0x178>)
 8007da6:	edc3 7a01 	vstr	s15, [r3, #4]
        accel_offset[2] += accel[2];
 8007daa:	4b3d      	ldr	r3, [pc, #244]	; (8007ea0 <bmi088_set_offset+0x178>)
 8007dac:	ed93 7a02 	vldr	s14, [r3, #8]
 8007db0:	edd7 7a02 	vldr	s15, [r7, #8]
 8007db4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007db8:	4b39      	ldr	r3, [pc, #228]	; (8007ea0 <bmi088_set_offset+0x178>)
 8007dba:	edc3 7a02 	vstr	s15, [r3, #8]

        /* delay a given period */
        osDelay(3);//3
 8007dbe:	2003      	movs	r0, #3
 8007dc0:	f008 fa33 	bl	801022a <osDelay>
    for (int i = 0; i < cali_times; i++)
 8007dc4:	69fb      	ldr	r3, [r7, #28]
 8007dc6:	3301      	adds	r3, #1
 8007dc8:	61fb      	str	r3, [r7, #28]
 8007dca:	69fa      	ldr	r2, [r7, #28]
 8007dcc:	69bb      	ldr	r3, [r7, #24]
 8007dce:	429a      	cmp	r2, r3
 8007dd0:	dbb2      	blt.n	8007d38 <bmi088_set_offset+0x10>
    }

    gyro_offset[0] = gyro_offset[0] / cali_times;
 8007dd2:	4b32      	ldr	r3, [pc, #200]	; (8007e9c <bmi088_set_offset+0x174>)
 8007dd4:	edd3 6a00 	vldr	s13, [r3]
 8007dd8:	69bb      	ldr	r3, [r7, #24]
 8007dda:	ee07 3a90 	vmov	s15, r3
 8007dde:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8007de2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007de6:	4b2d      	ldr	r3, [pc, #180]	; (8007e9c <bmi088_set_offset+0x174>)
 8007de8:	edc3 7a00 	vstr	s15, [r3]
    gyro_offset[1] = gyro_offset[1] / cali_times;
 8007dec:	4b2b      	ldr	r3, [pc, #172]	; (8007e9c <bmi088_set_offset+0x174>)
 8007dee:	edd3 6a01 	vldr	s13, [r3, #4]
 8007df2:	69bb      	ldr	r3, [r7, #24]
 8007df4:	ee07 3a90 	vmov	s15, r3
 8007df8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8007dfc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007e00:	4b26      	ldr	r3, [pc, #152]	; (8007e9c <bmi088_set_offset+0x174>)
 8007e02:	edc3 7a01 	vstr	s15, [r3, #4]
    gyro_offset[2] = gyro_offset[2] / cali_times;
 8007e06:	4b25      	ldr	r3, [pc, #148]	; (8007e9c <bmi088_set_offset+0x174>)
 8007e08:	edd3 6a02 	vldr	s13, [r3, #8]
 8007e0c:	69bb      	ldr	r3, [r7, #24]
 8007e0e:	ee07 3a90 	vmov	s15, r3
 8007e12:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8007e16:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007e1a:	4b20      	ldr	r3, [pc, #128]	; (8007e9c <bmi088_set_offset+0x174>)
 8007e1c:	edc3 7a02 	vstr	s15, [r3, #8]

//    accel_offset[0] = accel_offset[0] / 300;
//	accel_offset[1] = accel_offset[1] / 300;
//	accel_offset[2] = accel_offset[2] / 300;

    accel_offset[0] += accel_offset[0] / cali_times;
 8007e20:	4b1f      	ldr	r3, [pc, #124]	; (8007ea0 <bmi088_set_offset+0x178>)
 8007e22:	ed93 7a00 	vldr	s14, [r3]
 8007e26:	4b1e      	ldr	r3, [pc, #120]	; (8007ea0 <bmi088_set_offset+0x178>)
 8007e28:	ed93 6a00 	vldr	s12, [r3]
 8007e2c:	69bb      	ldr	r3, [r7, #24]
 8007e2e:	ee07 3a90 	vmov	s15, r3
 8007e32:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8007e36:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8007e3a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007e3e:	4b18      	ldr	r3, [pc, #96]	; (8007ea0 <bmi088_set_offset+0x178>)
 8007e40:	edc3 7a00 	vstr	s15, [r3]
	accel_offset[1] += accel_offset[1] / cali_times;
 8007e44:	4b16      	ldr	r3, [pc, #88]	; (8007ea0 <bmi088_set_offset+0x178>)
 8007e46:	ed93 7a01 	vldr	s14, [r3, #4]
 8007e4a:	4b15      	ldr	r3, [pc, #84]	; (8007ea0 <bmi088_set_offset+0x178>)
 8007e4c:	ed93 6a01 	vldr	s12, [r3, #4]
 8007e50:	69bb      	ldr	r3, [r7, #24]
 8007e52:	ee07 3a90 	vmov	s15, r3
 8007e56:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8007e5a:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8007e5e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007e62:	4b0f      	ldr	r3, [pc, #60]	; (8007ea0 <bmi088_set_offset+0x178>)
 8007e64:	edc3 7a01 	vstr	s15, [r3, #4]
	accel_offset[2] += accel_offset[2] / cali_times;
 8007e68:	4b0d      	ldr	r3, [pc, #52]	; (8007ea0 <bmi088_set_offset+0x178>)
 8007e6a:	ed93 7a02 	vldr	s14, [r3, #8]
 8007e6e:	4b0c      	ldr	r3, [pc, #48]	; (8007ea0 <bmi088_set_offset+0x178>)
 8007e70:	ed93 6a02 	vldr	s12, [r3, #8]
 8007e74:	69bb      	ldr	r3, [r7, #24]
 8007e76:	ee07 3a90 	vmov	s15, r3
 8007e7a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8007e7e:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8007e82:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007e86:	4b06      	ldr	r3, [pc, #24]	; (8007ea0 <bmi088_set_offset+0x178>)
 8007e88:	edc3 7a02 	vstr	s15, [r3, #8]

    return 0;
 8007e8c:	2300      	movs	r3, #0
}
 8007e8e:	4618      	mov	r0, r3
 8007e90:	3720      	adds	r7, #32
 8007e92:	46bd      	mov	sp, r7
 8007e94:	bd80      	pop	{r7, pc}
 8007e96:	bf00      	nop
 8007e98:	20000528 	.word	0x20000528
 8007e9c:	2000d778 	.word	0x2000d778
 8007ea0:	2000d748 	.word	0x2000d748

08007ea4 <bmi088_get_offset>:

uint8_t bmi088_get_offset(void)
{
 8007ea4:	b580      	push	{r7, lr}
 8007ea6:	b082      	sub	sp, #8
 8007ea8:	af00      	add	r7, sp, #0
    size_t read_len = 0;
 8007eaa:	2300      	movs	r3, #0
 8007eac:	607b      	str	r3, [r7, #4]
    if (read_len == sizeof(gyro_offset))
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	2b0c      	cmp	r3, #12
 8007eb2:	d101      	bne.n	8007eb8 <bmi088_get_offset+0x14>
    {
        /* read ok */
        return 0;
 8007eb4:	2300      	movs	r3, #0
 8007eb6:	e002      	b.n	8007ebe <bmi088_get_offset+0x1a>
    }
    else
    {
        bmi088_set_offset();
 8007eb8:	f7ff ff36 	bl	8007d28 <bmi088_set_offset>
    }

    return 0;
 8007ebc:	2300      	movs	r3, #0
}
 8007ebe:	4618      	mov	r0, r3
 8007ec0:	3708      	adds	r7, #8
 8007ec2:	46bd      	mov	sp, r7
 8007ec4:	bd80      	pop	{r7, pc}
	...

08007ec8 <bmi088_cali_slove>:

static void bmi088_cali_slove(float gyro[3], float accel[3], bmi088_real_data_t *bmi088)
{
 8007ec8:	b480      	push	{r7}
 8007eca:	b087      	sub	sp, #28
 8007ecc:	af00      	add	r7, sp, #0
 8007ece:	60f8      	str	r0, [r7, #12]
 8007ed0:	60b9      	str	r1, [r7, #8]
 8007ed2:	607a      	str	r2, [r7, #4]
    for (uint8_t i = 0; i < 3; i++)
 8007ed4:	2300      	movs	r3, #0
 8007ed6:	75fb      	strb	r3, [r7, #23]
 8007ed8:	e07e      	b.n	8007fd8 <bmi088_cali_slove+0x110>
    {
        gyro[i] = bmi088->gyro[0] * gyro_scale_factor[i][0] + bmi088->gyro[1] * gyro_scale_factor[i][1] + bmi088->gyro[2] * gyro_scale_factor[i][2] - gyro_offset[i];
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	ed93 7a05 	vldr	s14, [r3, #20]
 8007ee0:	7dfa      	ldrb	r2, [r7, #23]
 8007ee2:	4943      	ldr	r1, [pc, #268]	; (8007ff0 <bmi088_cali_slove+0x128>)
 8007ee4:	4613      	mov	r3, r2
 8007ee6:	005b      	lsls	r3, r3, #1
 8007ee8:	4413      	add	r3, r2
 8007eea:	009b      	lsls	r3, r3, #2
 8007eec:	440b      	add	r3, r1
 8007eee:	edd3 7a00 	vldr	s15, [r3]
 8007ef2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	edd3 6a06 	vldr	s13, [r3, #24]
 8007efc:	7dfa      	ldrb	r2, [r7, #23]
 8007efe:	493c      	ldr	r1, [pc, #240]	; (8007ff0 <bmi088_cali_slove+0x128>)
 8007f00:	4613      	mov	r3, r2
 8007f02:	005b      	lsls	r3, r3, #1
 8007f04:	4413      	add	r3, r2
 8007f06:	009b      	lsls	r3, r3, #2
 8007f08:	440b      	add	r3, r1
 8007f0a:	3304      	adds	r3, #4
 8007f0c:	edd3 7a00 	vldr	s15, [r3]
 8007f10:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8007f14:	ee37 7a27 	vadd.f32	s14, s14, s15
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	edd3 6a07 	vldr	s13, [r3, #28]
 8007f1e:	7dfa      	ldrb	r2, [r7, #23]
 8007f20:	4933      	ldr	r1, [pc, #204]	; (8007ff0 <bmi088_cali_slove+0x128>)
 8007f22:	4613      	mov	r3, r2
 8007f24:	005b      	lsls	r3, r3, #1
 8007f26:	4413      	add	r3, r2
 8007f28:	009b      	lsls	r3, r3, #2
 8007f2a:	440b      	add	r3, r1
 8007f2c:	3308      	adds	r3, #8
 8007f2e:	edd3 7a00 	vldr	s15, [r3]
 8007f32:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8007f36:	ee37 7a27 	vadd.f32	s14, s14, s15
 8007f3a:	7dfb      	ldrb	r3, [r7, #23]
 8007f3c:	4a2d      	ldr	r2, [pc, #180]	; (8007ff4 <bmi088_cali_slove+0x12c>)
 8007f3e:	009b      	lsls	r3, r3, #2
 8007f40:	4413      	add	r3, r2
 8007f42:	edd3 7a00 	vldr	s15, [r3]
 8007f46:	7dfb      	ldrb	r3, [r7, #23]
 8007f48:	009b      	lsls	r3, r3, #2
 8007f4a:	68fa      	ldr	r2, [r7, #12]
 8007f4c:	4413      	add	r3, r2
 8007f4e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007f52:	edc3 7a00 	vstr	s15, [r3]
        accel[i] = bmi088->accel[0] * accel_scale_factor[i][0] + bmi088->accel[1] * accel_scale_factor[i][1] + bmi088->accel[2] * accel_scale_factor[i][2] - accel_offset[i];
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	ed93 7a01 	vldr	s14, [r3, #4]
 8007f5c:	7dfa      	ldrb	r2, [r7, #23]
 8007f5e:	4926      	ldr	r1, [pc, #152]	; (8007ff8 <bmi088_cali_slove+0x130>)
 8007f60:	4613      	mov	r3, r2
 8007f62:	005b      	lsls	r3, r3, #1
 8007f64:	4413      	add	r3, r2
 8007f66:	009b      	lsls	r3, r3, #2
 8007f68:	440b      	add	r3, r1
 8007f6a:	edd3 7a00 	vldr	s15, [r3]
 8007f6e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	edd3 6a02 	vldr	s13, [r3, #8]
 8007f78:	7dfa      	ldrb	r2, [r7, #23]
 8007f7a:	491f      	ldr	r1, [pc, #124]	; (8007ff8 <bmi088_cali_slove+0x130>)
 8007f7c:	4613      	mov	r3, r2
 8007f7e:	005b      	lsls	r3, r3, #1
 8007f80:	4413      	add	r3, r2
 8007f82:	009b      	lsls	r3, r3, #2
 8007f84:	440b      	add	r3, r1
 8007f86:	3304      	adds	r3, #4
 8007f88:	edd3 7a00 	vldr	s15, [r3]
 8007f8c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8007f90:	ee37 7a27 	vadd.f32	s14, s14, s15
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	edd3 6a03 	vldr	s13, [r3, #12]
 8007f9a:	7dfa      	ldrb	r2, [r7, #23]
 8007f9c:	4916      	ldr	r1, [pc, #88]	; (8007ff8 <bmi088_cali_slove+0x130>)
 8007f9e:	4613      	mov	r3, r2
 8007fa0:	005b      	lsls	r3, r3, #1
 8007fa2:	4413      	add	r3, r2
 8007fa4:	009b      	lsls	r3, r3, #2
 8007fa6:	440b      	add	r3, r1
 8007fa8:	3308      	adds	r3, #8
 8007faa:	edd3 7a00 	vldr	s15, [r3]
 8007fae:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8007fb2:	ee37 7a27 	vadd.f32	s14, s14, s15
 8007fb6:	7dfb      	ldrb	r3, [r7, #23]
 8007fb8:	4a10      	ldr	r2, [pc, #64]	; (8007ffc <bmi088_cali_slove+0x134>)
 8007fba:	009b      	lsls	r3, r3, #2
 8007fbc:	4413      	add	r3, r2
 8007fbe:	edd3 7a00 	vldr	s15, [r3]
 8007fc2:	7dfb      	ldrb	r3, [r7, #23]
 8007fc4:	009b      	lsls	r3, r3, #2
 8007fc6:	68ba      	ldr	r2, [r7, #8]
 8007fc8:	4413      	add	r3, r2
 8007fca:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007fce:	edc3 7a00 	vstr	s15, [r3]
    for (uint8_t i = 0; i < 3; i++)
 8007fd2:	7dfb      	ldrb	r3, [r7, #23]
 8007fd4:	3301      	adds	r3, #1
 8007fd6:	75fb      	strb	r3, [r7, #23]
 8007fd8:	7dfb      	ldrb	r3, [r7, #23]
 8007fda:	2b02      	cmp	r3, #2
 8007fdc:	f67f af7d 	bls.w	8007eda <bmi088_cali_slove+0x12>
    }
}
 8007fe0:	bf00      	nop
 8007fe2:	bf00      	nop
 8007fe4:	371c      	adds	r7, #28
 8007fe6:	46bd      	mov	sp, r7
 8007fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fec:	4770      	bx	lr
 8007fee:	bf00      	nop
 8007ff0:	2000003c 	.word	0x2000003c
 8007ff4:	2000d778 	.word	0x2000d778
 8007ff8:	20000060 	.word	0x20000060
 8007ffc:	2000d748 	.word	0x2000d748

08008000 <ist8310_init>:
  * @param[in]      none
  * @retval         error value
  */

uint8_t ist8310_init(void)
{
 8008000:	b580      	push	{r7, lr}
 8008002:	b082      	sub	sp, #8
 8008004:	af00      	add	r7, sp, #0
    static const uint8_t wait_time = 150;
    static const uint8_t sleepTime = 50;
    uint8_t res = 0;
 8008006:	2300      	movs	r3, #0
 8008008:	71bb      	strb	r3, [r7, #6]
    uint8_t writeNum = 0;
 800800a:	2300      	movs	r3, #0
 800800c:	71fb      	strb	r3, [r7, #7]

    ist8310_GPIO_init();
 800800e:	f000 f86f 	bl	80080f0 <ist8310_GPIO_init>
    ist8310_com_init();
 8008012:	f000 f874 	bl	80080fe <ist8310_com_init>

    ist8310_RST_L();
 8008016:	f000 f911 	bl	800823c <ist8310_RST_L>
    ist8310_delay_ms(sleepTime);
 800801a:	4b32      	ldr	r3, [pc, #200]	; (80080e4 <ist8310_init+0xe4>)
 800801c:	781b      	ldrb	r3, [r3, #0]
 800801e:	b29b      	uxth	r3, r3
 8008020:	4618      	mov	r0, r3
 8008022:	f000 f8ab 	bl	800817c <ist8310_delay_ms>
    ist8310_RST_H();
 8008026:	f000 f8fd 	bl	8008224 <ist8310_RST_H>
    ist8310_delay_ms(sleepTime);
 800802a:	4b2e      	ldr	r3, [pc, #184]	; (80080e4 <ist8310_init+0xe4>)
 800802c:	781b      	ldrb	r3, [r3, #0]
 800802e:	b29b      	uxth	r3, r3
 8008030:	4618      	mov	r0, r3
 8008032:	f000 f8a3 	bl	800817c <ist8310_delay_ms>

    res = ist8310_IIC_read_single_reg(IST8310_WHO_AM_I);
 8008036:	2000      	movs	r0, #0
 8008038:	f000 f868 	bl	800810c <ist8310_IIC_read_single_reg>
 800803c:	4603      	mov	r3, r0
 800803e:	71bb      	strb	r3, [r7, #6]
    if (res != IST8310_WHO_AM_I_VALUE)
 8008040:	79bb      	ldrb	r3, [r7, #6]
 8008042:	2b10      	cmp	r3, #16
 8008044:	d001      	beq.n	800804a <ist8310_init+0x4a>
    {
        return IST8310_NO_SENSOR;
 8008046:	2340      	movs	r3, #64	; 0x40
 8008048:	e047      	b.n	80080da <ist8310_init+0xda>
    }

    //set mpu6500 sonsor config and check
    for (writeNum = 0; writeNum < IST8310_WRITE_REG_NUM; writeNum++)
 800804a:	2300      	movs	r3, #0
 800804c:	71fb      	strb	r3, [r7, #7]
 800804e:	e040      	b.n	80080d2 <ist8310_init+0xd2>
    {
        ist8310_IIC_write_single_reg(ist8310_write_reg_data_error[writeNum][0], ist8310_write_reg_data_error[writeNum][1]);
 8008050:	79fa      	ldrb	r2, [r7, #7]
 8008052:	4925      	ldr	r1, [pc, #148]	; (80080e8 <ist8310_init+0xe8>)
 8008054:	4613      	mov	r3, r2
 8008056:	005b      	lsls	r3, r3, #1
 8008058:	4413      	add	r3, r2
 800805a:	440b      	add	r3, r1
 800805c:	7818      	ldrb	r0, [r3, #0]
 800805e:	79fa      	ldrb	r2, [r7, #7]
 8008060:	4921      	ldr	r1, [pc, #132]	; (80080e8 <ist8310_init+0xe8>)
 8008062:	4613      	mov	r3, r2
 8008064:	005b      	lsls	r3, r3, #1
 8008066:	4413      	add	r3, r2
 8008068:	440b      	add	r3, r1
 800806a:	3301      	adds	r3, #1
 800806c:	781b      	ldrb	r3, [r3, #0]
 800806e:	4619      	mov	r1, r3
 8008070:	f000 f868 	bl	8008144 <ist8310_IIC_write_single_reg>
        ist8310_delay_us(wait_time);
 8008074:	4b1d      	ldr	r3, [pc, #116]	; (80080ec <ist8310_init+0xec>)
 8008076:	781b      	ldrb	r3, [r3, #0]
 8008078:	b29b      	uxth	r3, r3
 800807a:	4618      	mov	r0, r3
 800807c:	f000 f88c 	bl	8008198 <ist8310_delay_us>
        res = ist8310_IIC_read_single_reg(ist8310_write_reg_data_error[writeNum][0]);
 8008080:	79fa      	ldrb	r2, [r7, #7]
 8008082:	4919      	ldr	r1, [pc, #100]	; (80080e8 <ist8310_init+0xe8>)
 8008084:	4613      	mov	r3, r2
 8008086:	005b      	lsls	r3, r3, #1
 8008088:	4413      	add	r3, r2
 800808a:	440b      	add	r3, r1
 800808c:	781b      	ldrb	r3, [r3, #0]
 800808e:	4618      	mov	r0, r3
 8008090:	f000 f83c 	bl	800810c <ist8310_IIC_read_single_reg>
 8008094:	4603      	mov	r3, r0
 8008096:	71bb      	strb	r3, [r7, #6]
        ist8310_delay_us(wait_time);
 8008098:	4b14      	ldr	r3, [pc, #80]	; (80080ec <ist8310_init+0xec>)
 800809a:	781b      	ldrb	r3, [r3, #0]
 800809c:	b29b      	uxth	r3, r3
 800809e:	4618      	mov	r0, r3
 80080a0:	f000 f87a 	bl	8008198 <ist8310_delay_us>
        if (res != ist8310_write_reg_data_error[writeNum][1])
 80080a4:	79fa      	ldrb	r2, [r7, #7]
 80080a6:	4910      	ldr	r1, [pc, #64]	; (80080e8 <ist8310_init+0xe8>)
 80080a8:	4613      	mov	r3, r2
 80080aa:	005b      	lsls	r3, r3, #1
 80080ac:	4413      	add	r3, r2
 80080ae:	440b      	add	r3, r1
 80080b0:	3301      	adds	r3, #1
 80080b2:	781b      	ldrb	r3, [r3, #0]
 80080b4:	79ba      	ldrb	r2, [r7, #6]
 80080b6:	429a      	cmp	r2, r3
 80080b8:	d008      	beq.n	80080cc <ist8310_init+0xcc>
        {
            return ist8310_write_reg_data_error[writeNum][2];
 80080ba:	79fa      	ldrb	r2, [r7, #7]
 80080bc:	490a      	ldr	r1, [pc, #40]	; (80080e8 <ist8310_init+0xe8>)
 80080be:	4613      	mov	r3, r2
 80080c0:	005b      	lsls	r3, r3, #1
 80080c2:	4413      	add	r3, r2
 80080c4:	440b      	add	r3, r1
 80080c6:	3302      	adds	r3, #2
 80080c8:	781b      	ldrb	r3, [r3, #0]
 80080ca:	e006      	b.n	80080da <ist8310_init+0xda>
    for (writeNum = 0; writeNum < IST8310_WRITE_REG_NUM; writeNum++)
 80080cc:	79fb      	ldrb	r3, [r7, #7]
 80080ce:	3301      	adds	r3, #1
 80080d0:	71fb      	strb	r3, [r7, #7]
 80080d2:	79fb      	ldrb	r3, [r7, #7]
 80080d4:	2b03      	cmp	r3, #3
 80080d6:	d9bb      	bls.n	8008050 <ist8310_init+0x50>
        }
    }
    return IST8310_NO_ERROR;
 80080d8:	2300      	movs	r3, #0
}
 80080da:	4618      	mov	r0, r3
 80080dc:	3708      	adds	r7, #8
 80080de:	46bd      	mov	sp, r7
 80080e0:	bd80      	pop	{r7, pc}
 80080e2:	bf00      	nop
 80080e4:	080152ec 	.word	0x080152ec
 80080e8:	080152e0 	.word	0x080152e0
 80080ec:	080152ed 	.word	0x080152ed

080080f0 <ist8310_GPIO_init>:
  * @brief          initialize ist8310 gpio.
  * @param[in]      none
  * @retval         none
  */
void ist8310_GPIO_init(void)
{
 80080f0:	b480      	push	{r7}
 80080f2:	af00      	add	r7, sp, #0

}
 80080f4:	bf00      	nop
 80080f6:	46bd      	mov	sp, r7
 80080f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080fc:	4770      	bx	lr

080080fe <ist8310_com_init>:
  * @brief          initialize ist8310 communication interface
  * @param[in]      none
  * @retval         none
  */
void ist8310_com_init(void)
{
 80080fe:	b480      	push	{r7}
 8008100:	af00      	add	r7, sp, #0
}
 8008102:	bf00      	nop
 8008104:	46bd      	mov	sp, r7
 8008106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800810a:	4770      	bx	lr

0800810c <ist8310_IIC_read_single_reg>:
  * @brief          read a byte of ist8310 by i2c
  * @param[in]      register address
  * @retval         value of the register
  */
uint8_t ist8310_IIC_read_single_reg(uint8_t reg)
{
 800810c:	b580      	push	{r7, lr}
 800810e:	b088      	sub	sp, #32
 8008110:	af04      	add	r7, sp, #16
 8008112:	4603      	mov	r3, r0
 8008114:	71fb      	strb	r3, [r7, #7]
    uint8_t res = 0;
 8008116:	2300      	movs	r3, #0
 8008118:	73fb      	strb	r3, [r7, #15]
    HAL_I2C_Mem_Read(&hi2c3, IST8310_IIC_ADDRESS <<1, reg,I2C_MEMADD_SIZE_8BIT,&res,1,10);
 800811a:	79fb      	ldrb	r3, [r7, #7]
 800811c:	b29a      	uxth	r2, r3
 800811e:	230a      	movs	r3, #10
 8008120:	9302      	str	r3, [sp, #8]
 8008122:	2301      	movs	r3, #1
 8008124:	9301      	str	r3, [sp, #4]
 8008126:	f107 030f 	add.w	r3, r7, #15
 800812a:	9300      	str	r3, [sp, #0]
 800812c:	2301      	movs	r3, #1
 800812e:	211c      	movs	r1, #28
 8008130:	4803      	ldr	r0, [pc, #12]	; (8008140 <ist8310_IIC_read_single_reg+0x34>)
 8008132:	f004 fa5d 	bl	800c5f0 <HAL_I2C_Mem_Read>
    return res;
 8008136:	7bfb      	ldrb	r3, [r7, #15]
}
 8008138:	4618      	mov	r0, r3
 800813a:	3710      	adds	r7, #16
 800813c:	46bd      	mov	sp, r7
 800813e:	bd80      	pop	{r7, pc}
 8008140:	2000d814 	.word	0x2000d814

08008144 <ist8310_IIC_write_single_reg>:
  * @param[in]      register address
  * @param[in]      write value
  * @retval         value of the register
  */
void ist8310_IIC_write_single_reg(uint8_t reg, uint8_t data)
{
 8008144:	b580      	push	{r7, lr}
 8008146:	b086      	sub	sp, #24
 8008148:	af04      	add	r7, sp, #16
 800814a:	4603      	mov	r3, r0
 800814c:	460a      	mov	r2, r1
 800814e:	71fb      	strb	r3, [r7, #7]
 8008150:	4613      	mov	r3, r2
 8008152:	71bb      	strb	r3, [r7, #6]
    HAL_I2C_Mem_Write(&hi2c3, IST8310_IIC_ADDRESS <<1, reg,I2C_MEMADD_SIZE_8BIT,&data,1,10);
 8008154:	79fb      	ldrb	r3, [r7, #7]
 8008156:	b29a      	uxth	r2, r3
 8008158:	230a      	movs	r3, #10
 800815a:	9302      	str	r3, [sp, #8]
 800815c:	2301      	movs	r3, #1
 800815e:	9301      	str	r3, [sp, #4]
 8008160:	1dbb      	adds	r3, r7, #6
 8008162:	9300      	str	r3, [sp, #0]
 8008164:	2301      	movs	r3, #1
 8008166:	211c      	movs	r1, #28
 8008168:	4803      	ldr	r0, [pc, #12]	; (8008178 <ist8310_IIC_write_single_reg+0x34>)
 800816a:	f004 f947 	bl	800c3fc <HAL_I2C_Mem_Write>
}
 800816e:	bf00      	nop
 8008170:	3708      	adds	r7, #8
 8008172:	46bd      	mov	sp, r7
 8008174:	bd80      	pop	{r7, pc}
 8008176:	bf00      	nop
 8008178:	2000d814 	.word	0x2000d814

0800817c <ist8310_delay_ms>:
  * @param[in]      ms: ms millisecond
  * @retval         none
  */

void ist8310_delay_ms(uint16_t ms)
{
 800817c:	b580      	push	{r7, lr}
 800817e:	b082      	sub	sp, #8
 8008180:	af00      	add	r7, sp, #0
 8008182:	4603      	mov	r3, r0
 8008184:	80fb      	strh	r3, [r7, #6]
    HAL_Delay(ms);
 8008186:	88fb      	ldrh	r3, [r7, #6]
 8008188:	4618      	mov	r0, r3
 800818a:	f002 fa73 	bl	800a674 <HAL_Delay>
}
 800818e:	bf00      	nop
 8008190:	3708      	adds	r7, #8
 8008192:	46bd      	mov	sp, r7
 8008194:	bd80      	pop	{r7, pc}
	...

08008198 <ist8310_delay_us>:
  * @param[in]      us: us microsecond
  * @retval         none
  */

void ist8310_delay_us(uint16_t us)
{
 8008198:	b480      	push	{r7}
 800819a:	b089      	sub	sp, #36	; 0x24
 800819c:	af00      	add	r7, sp, #0
 800819e:	4603      	mov	r3, r0
 80081a0:	80fb      	strh	r3, [r7, #6]
    uint32_t ticks = 0;
 80081a2:	2300      	movs	r3, #0
 80081a4:	617b      	str	r3, [r7, #20]
    uint32_t told = 0, tnow = 0, tcnt = 0;
 80081a6:	2300      	movs	r3, #0
 80081a8:	61fb      	str	r3, [r7, #28]
 80081aa:	2300      	movs	r3, #0
 80081ac:	613b      	str	r3, [r7, #16]
 80081ae:	2300      	movs	r3, #0
 80081b0:	61bb      	str	r3, [r7, #24]
    uint32_t reload = 0;
 80081b2:	2300      	movs	r3, #0
 80081b4:	60fb      	str	r3, [r7, #12]
    reload = SysTick->LOAD;
 80081b6:	4b1a      	ldr	r3, [pc, #104]	; (8008220 <ist8310_delay_us+0x88>)
 80081b8:	685b      	ldr	r3, [r3, #4]
 80081ba:	60fb      	str	r3, [r7, #12]
    ticks = us * 72;
 80081bc:	88fa      	ldrh	r2, [r7, #6]
 80081be:	4613      	mov	r3, r2
 80081c0:	00db      	lsls	r3, r3, #3
 80081c2:	4413      	add	r3, r2
 80081c4:	00db      	lsls	r3, r3, #3
 80081c6:	617b      	str	r3, [r7, #20]
    told = SysTick->VAL;
 80081c8:	4b15      	ldr	r3, [pc, #84]	; (8008220 <ist8310_delay_us+0x88>)
 80081ca:	689b      	ldr	r3, [r3, #8]
 80081cc:	61fb      	str	r3, [r7, #28]
    while (1)
    {
        tnow = SysTick->VAL;
 80081ce:	4b14      	ldr	r3, [pc, #80]	; (8008220 <ist8310_delay_us+0x88>)
 80081d0:	689b      	ldr	r3, [r3, #8]
 80081d2:	613b      	str	r3, [r7, #16]
        if (tnow != told)
 80081d4:	693a      	ldr	r2, [r7, #16]
 80081d6:	69fb      	ldr	r3, [r7, #28]
 80081d8:	429a      	cmp	r2, r3
 80081da:	d0f8      	beq.n	80081ce <ist8310_delay_us+0x36>
        {
            if (tnow < told)
 80081dc:	693a      	ldr	r2, [r7, #16]
 80081de:	69fb      	ldr	r3, [r7, #28]
 80081e0:	429a      	cmp	r2, r3
 80081e2:	d206      	bcs.n	80081f2 <ist8310_delay_us+0x5a>
            {
                tcnt += told - tnow;
 80081e4:	69fa      	ldr	r2, [r7, #28]
 80081e6:	693b      	ldr	r3, [r7, #16]
 80081e8:	1ad3      	subs	r3, r2, r3
 80081ea:	69ba      	ldr	r2, [r7, #24]
 80081ec:	4413      	add	r3, r2
 80081ee:	61bb      	str	r3, [r7, #24]
 80081f0:	e007      	b.n	8008202 <ist8310_delay_us+0x6a>
            }
            else
            {
                tcnt += reload - tnow + told;
 80081f2:	68fa      	ldr	r2, [r7, #12]
 80081f4:	693b      	ldr	r3, [r7, #16]
 80081f6:	1ad2      	subs	r2, r2, r3
 80081f8:	69fb      	ldr	r3, [r7, #28]
 80081fa:	4413      	add	r3, r2
 80081fc:	69ba      	ldr	r2, [r7, #24]
 80081fe:	4413      	add	r3, r2
 8008200:	61bb      	str	r3, [r7, #24]
            }
            told = tnow;
 8008202:	693b      	ldr	r3, [r7, #16]
 8008204:	61fb      	str	r3, [r7, #28]
            if (tcnt >= ticks)
 8008206:	69ba      	ldr	r2, [r7, #24]
 8008208:	697b      	ldr	r3, [r7, #20]
 800820a:	429a      	cmp	r2, r3
 800820c:	d200      	bcs.n	8008210 <ist8310_delay_us+0x78>
        tnow = SysTick->VAL;
 800820e:	e7de      	b.n	80081ce <ist8310_delay_us+0x36>
            {
                break;
 8008210:	bf00      	nop
            }
        }
    }
}
 8008212:	bf00      	nop
 8008214:	3724      	adds	r7, #36	; 0x24
 8008216:	46bd      	mov	sp, r7
 8008218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800821c:	4770      	bx	lr
 800821e:	bf00      	nop
 8008220:	e000e010 	.word	0xe000e010

08008224 <ist8310_RST_H>:
  * @param[in]      none
  * @retval         none
  */

void ist8310_RST_H(void)
{
 8008224:	b580      	push	{r7, lr}
 8008226:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GPIOG, GPIO_PIN_6, GPIO_PIN_SET);
 8008228:	2201      	movs	r2, #1
 800822a:	2140      	movs	r1, #64	; 0x40
 800822c:	4802      	ldr	r0, [pc, #8]	; (8008238 <ist8310_RST_H+0x14>)
 800822e:	f003 ff6f 	bl	800c110 <HAL_GPIO_WritePin>
}
 8008232:	bf00      	nop
 8008234:	bd80      	pop	{r7, pc}
 8008236:	bf00      	nop
 8008238:	40021800 	.word	0x40021800

0800823c <ist8310_RST_L>:
  * @brief          set the RSTN PIN to 0
  * @param[in]      none
  * @retval         none
  */
extern void ist8310_RST_L(void)
{
 800823c:	b580      	push	{r7, lr}
 800823e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GPIOG, GPIO_PIN_6, GPIO_PIN_RESET);
 8008240:	2200      	movs	r2, #0
 8008242:	2140      	movs	r1, #64	; 0x40
 8008244:	4802      	ldr	r0, [pc, #8]	; (8008250 <ist8310_RST_L+0x14>)
 8008246:	f003 ff63 	bl	800c110 <HAL_GPIO_WritePin>
}
 800824a:	bf00      	nop
 800824c:	bd80      	pop	{r7, pc}
 800824e:	bf00      	nop
 8008250:	40021800 	.word	0x40021800

08008254 <uc_rx_pack_init>:


#include "auto_aim.h"


void uc_rx_pack_init(UC_Recv_Pack_t *uc_rx_pack){
 8008254:	b480      	push	{r7}
 8008256:	b083      	sub	sp, #12
 8008258:	af00      	add	r7, sp, #0
 800825a:	6078      	str	r0, [r7, #4]
	uc_rx_pack->header      = UC_RECV_PACK_HEADER;
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	2299      	movs	r2, #153	; 0x99
 8008260:	701a      	strb	r2, [r3, #0]
	uc_rx_pack->target_num  = 0;
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	2200      	movs	r2, #0
 8008266:	705a      	strb	r2, [r3, #1]
	uc_rx_pack->delta_yaw   = 0.0f;
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	f04f 0200 	mov.w	r2, #0
 800826e:	605a      	str	r2, [r3, #4]
	uc_rx_pack->delta_pitch = 0.0f;
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	f04f 0200 	mov.w	r2, #0
 8008276:	609a      	str	r2, [r3, #8]
	uc_rx_pack->checksum    = -1;
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	f04f 32ff 	mov.w	r2, #4294967295
 800827e:	60da      	str	r2, [r3, #12]
}
 8008280:	bf00      	nop
 8008282:	370c      	adds	r7, #12
 8008284:	46bd      	mov	sp, r7
 8008286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800828a:	4770      	bx	lr

0800828c <uc_response_pack_init>:
	uc_tx_pack->wheel_rpm[3] = 0.0f;
	uc_tx_pack->checksum     = -1;
}


void uc_response_pack_init(UC_Response_Pack_t *uc_response_pack) {
 800828c:	b480      	push	{r7}
 800828e:	b083      	sub	sp, #12
 8008290:	af00      	add	r7, sp, #0
 8008292:	6078      	str	r0, [r7, #4]
	uc_response_pack->header        = UC_RESPONSE_PACK_HEADER;
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	2211      	movs	r2, #17
 8008298:	701a      	strb	r2, [r3, #0]
	uc_response_pack->response_code = -1;
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	22ff      	movs	r2, #255	; 0xff
 800829e:	705a      	strb	r2, [r3, #1]
	uc_response_pack->checksum      = -1;
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	f04f 32ff 	mov.w	r2, #4294967295
 80082a6:	605a      	str	r2, [r3, #4]
}
 80082a8:	bf00      	nop
 80082aa:	370c      	adds	r7, #12
 80082ac:	46bd      	mov	sp, r7
 80082ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082b2:	4770      	bx	lr

080082b4 <calculate_checksum>:


uint32_t calculate_checksum(void *packet, size_t packet_size) {
 80082b4:	b480      	push	{r7}
 80082b6:	b087      	sub	sp, #28
 80082b8:	af00      	add	r7, sp, #0
 80082ba:	6078      	str	r0, [r7, #4]
 80082bc:	6039      	str	r1, [r7, #0]
	const uint32_t MOD = 1000000007;
 80082be:	4b17      	ldr	r3, [pc, #92]	; (800831c <calculate_checksum+0x68>)
 80082c0:	60fb      	str	r3, [r7, #12]
	uint32_t* data = (uint32_t*) packet;
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	60bb      	str	r3, [r7, #8]
	uint32_t checksum = 0;
 80082c6:	2300      	movs	r3, #0
 80082c8:	617b      	str	r3, [r7, #20]

	// Calculate checksum only for data portion of a packet.
	// Assumes that the packet checksum is uint32_t and is the last
	// field of the packet struct.
	for (size_t i = 0; i < packet_size / 4 - 1; i++){
 80082ca:	2300      	movs	r3, #0
 80082cc:	613b      	str	r3, [r7, #16]
 80082ce:	e018      	b.n	8008302 <calculate_checksum+0x4e>
		checksum = (checksum + (data[i] % MOD)) % MOD;
 80082d0:	693b      	ldr	r3, [r7, #16]
 80082d2:	009b      	lsls	r3, r3, #2
 80082d4:	68ba      	ldr	r2, [r7, #8]
 80082d6:	4413      	add	r3, r2
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	68fa      	ldr	r2, [r7, #12]
 80082dc:	fbb3 f2f2 	udiv	r2, r3, r2
 80082e0:	68f9      	ldr	r1, [r7, #12]
 80082e2:	fb01 f202 	mul.w	r2, r1, r2
 80082e6:	1a9a      	subs	r2, r3, r2
 80082e8:	697b      	ldr	r3, [r7, #20]
 80082ea:	4413      	add	r3, r2
 80082ec:	68fa      	ldr	r2, [r7, #12]
 80082ee:	fbb3 f2f2 	udiv	r2, r3, r2
 80082f2:	68f9      	ldr	r1, [r7, #12]
 80082f4:	fb01 f202 	mul.w	r2, r1, r2
 80082f8:	1a9b      	subs	r3, r3, r2
 80082fa:	617b      	str	r3, [r7, #20]
	for (size_t i = 0; i < packet_size / 4 - 1; i++){
 80082fc:	693b      	ldr	r3, [r7, #16]
 80082fe:	3301      	adds	r3, #1
 8008300:	613b      	str	r3, [r7, #16]
 8008302:	683b      	ldr	r3, [r7, #0]
 8008304:	089b      	lsrs	r3, r3, #2
 8008306:	3b01      	subs	r3, #1
 8008308:	693a      	ldr	r2, [r7, #16]
 800830a:	429a      	cmp	r2, r3
 800830c:	d3e0      	bcc.n	80082d0 <calculate_checksum+0x1c>
	}
	return checksum;
 800830e:	697b      	ldr	r3, [r7, #20]
}
 8008310:	4618      	mov	r0, r3
 8008312:	371c      	adds	r7, #28
 8008314:	46bd      	mov	sp, r7
 8008316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800831a:	4770      	bx	lr
 800831c:	3b9aca07 	.word	0x3b9aca07

08008320 <uc_receive_packet>:


void uc_receive_packet() {
 8008320:	b580      	push	{r7, lr}
 8008322:	af00      	add	r7, sp, #0
	HAL_UART_Receive_DMA(&huart1, uc_input_buffer, UC_RECV_PACK_SIZE);
 8008324:	2210      	movs	r2, #16
 8008326:	4903      	ldr	r1, [pc, #12]	; (8008334 <uc_receive_packet+0x14>)
 8008328:	4803      	ldr	r0, [pc, #12]	; (8008338 <uc_receive_packet+0x18>)
 800832a:	f006 fe22 	bl	800ef72 <HAL_UART_Receive_DMA>
}
 800832e:	bf00      	nop
 8008330:	bd80      	pop	{r7, pc}
 8008332:	bf00      	nop
 8008334:	2000d63c 	.word	0x2000d63c
 8008338:	2000dcc0 	.word	0x2000dcc0

0800833c <uc_send_packet>:


uint8_t uc_send_packet(void* packet, uint16_t packet_size) {
 800833c:	b580      	push	{r7, lr}
 800833e:	b084      	sub	sp, #16
 8008340:	af00      	add	r7, sp, #0
 8008342:	6078      	str	r0, [r7, #4]
 8008344:	460b      	mov	r3, r1
 8008346:	807b      	strh	r3, [r7, #2]
	// Data is sent in LSB order with top fields bottom fields in UC_Send_Pack_t.
	HAL_StatusTypeDef status = HAL_UART_Transmit(&huart1, packet, packet_size, 200);
 8008348:	887a      	ldrh	r2, [r7, #2]
 800834a:	23c8      	movs	r3, #200	; 0xc8
 800834c:	6879      	ldr	r1, [r7, #4]
 800834e:	4807      	ldr	r0, [pc, #28]	; (800836c <uc_send_packet+0x30>)
 8008350:	f006 fd7d 	bl	800ee4e <HAL_UART_Transmit>
 8008354:	4603      	mov	r3, r0
 8008356:	73fb      	strb	r3, [r7, #15]
	if (status == HAL_OK) {
 8008358:	7bfb      	ldrb	r3, [r7, #15]
 800835a:	2b00      	cmp	r3, #0
 800835c:	d101      	bne.n	8008362 <uc_send_packet+0x26>
		return 0;
 800835e:	2300      	movs	r3, #0
 8008360:	e000      	b.n	8008364 <uc_send_packet+0x28>
	} else {
		return 1;
 8008362:	2301      	movs	r3, #1
	}
}
 8008364:	4618      	mov	r0, r3
 8008366:	3710      	adds	r7, #16
 8008368:	46bd      	mov	sp, r7
 800836a:	bd80      	pop	{r7, pc}
 800836c:	2000dcc0 	.word	0x2000dcc0

08008370 <gimbal_angle_message_init>:
/* define vars here */
//Comm_t comm_pack;

/* declare all used message */
/* init comm for gimbal angle info */
void gimbal_angle_message_init(CommMessageUnion_t *cmu){
 8008370:	b480      	push	{r7}
 8008372:	b085      	sub	sp, #20
 8008374:	af00      	add	r7, sp, #0
 8008376:	6078      	str	r0, [r7, #4]
	for(uint8_t i=0;i<4;i++)
 8008378:	2300      	movs	r3, #0
 800837a:	73fb      	strb	r3, [r7, #15]
 800837c:	e009      	b.n	8008392 <gimbal_angle_message_init+0x22>
		cmu->comm_ga.angle_data[i] = 0.0f;
 800837e:	7bfb      	ldrb	r3, [r7, #15]
 8008380:	687a      	ldr	r2, [r7, #4]
 8008382:	009b      	lsls	r3, r3, #2
 8008384:	4413      	add	r3, r2
 8008386:	f04f 0200 	mov.w	r2, #0
 800838a:	601a      	str	r2, [r3, #0]
	for(uint8_t i=0;i<4;i++)
 800838c:	7bfb      	ldrb	r3, [r7, #15]
 800838e:	3301      	adds	r3, #1
 8008390:	73fb      	strb	r3, [r7, #15]
 8008392:	7bfb      	ldrb	r3, [r7, #15]
 8008394:	2b03      	cmp	r3, #3
 8008396:	d9f2      	bls.n	800837e <gimbal_angle_message_init+0xe>
	cmu->comm_ga.send_flag = 0;//reset flag
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	2200      	movs	r2, #0
 800839c:	741a      	strb	r2, [r3, #16]
}
 800839e:	bf00      	nop
 80083a0:	3714      	adds	r7, #20
 80083a2:	46bd      	mov	sp, r7
 80083a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083a8:	4770      	bx	lr

080083aa <rc_message_init>:
    .message_type = COMM_GIMBAL_ANGLE,
    .init = gimbal_angle_message_init
};

/* init comm for rc info */
void rc_message_init(CommMessageUnion_t *cmu){
 80083aa:	b480      	push	{r7}
 80083ac:	b085      	sub	sp, #20
 80083ae:	af00      	add	r7, sp, #0
 80083b0:	6078      	str	r0, [r7, #4]
	for(uint8_t i=0;i<2;i++)
 80083b2:	2300      	movs	r3, #0
 80083b4:	73fb      	strb	r3, [r7, #15]
 80083b6:	e007      	b.n	80083c8 <rc_message_init+0x1e>
		cmu->comm_rc.rc_data[i] = 0;
 80083b8:	7bfa      	ldrb	r2, [r7, #15]
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	2100      	movs	r1, #0
 80083be:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	for(uint8_t i=0;i<2;i++)
 80083c2:	7bfb      	ldrb	r3, [r7, #15]
 80083c4:	3301      	adds	r3, #1
 80083c6:	73fb      	strb	r3, [r7, #15]
 80083c8:	7bfb      	ldrb	r3, [r7, #15]
 80083ca:	2b01      	cmp	r3, #1
 80083cc:	d9f4      	bls.n	80083b8 <rc_message_init+0xe>
	cmu->comm_rc.rc_data[2] = SW_MID;
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	2203      	movs	r2, #3
 80083d2:	809a      	strh	r2, [r3, #4]
	cmu->comm_rc.rc_data[3] = SW_MID;
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	2203      	movs	r2, #3
 80083d8:	80da      	strh	r2, [r3, #6]
	cmu->comm_rc.send_flag = 0;//reset flag
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	2200      	movs	r2, #0
 80083de:	721a      	strb	r2, [r3, #8]
}
 80083e0:	bf00      	nop
 80083e2:	3714      	adds	r7, #20
 80083e4:	46bd      	mov	sp, r7
 80083e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ea:	4770      	bx	lr

080083ec <pc_message_init>:
    .message_type = COMM_REMOTE_CONTROL,
    .init = rc_message_init
};

/* init comm for pc info */
void pc_message_init(CommMessageUnion_t *cmu){
 80083ec:	b480      	push	{r7}
 80083ee:	b085      	sub	sp, #20
 80083f0:	af00      	add	r7, sp, #0
 80083f2:	6078      	str	r0, [r7, #4]
	for(uint8_t i=0;i<2;i++)
 80083f4:	2300      	movs	r3, #0
 80083f6:	73fb      	strb	r3, [r7, #15]
 80083f8:	e007      	b.n	800840a <pc_message_init+0x1e>
		cmu->comm_pc.pc_data[i] = 0;
 80083fa:	7bfa      	ldrb	r2, [r7, #15]
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	2100      	movs	r1, #0
 8008400:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	for(uint8_t i=0;i<2;i++)
 8008404:	7bfb      	ldrb	r3, [r7, #15]
 8008406:	3301      	adds	r3, #1
 8008408:	73fb      	strb	r3, [r7, #15]
 800840a:	7bfb      	ldrb	r3, [r7, #15]
 800840c:	2b01      	cmp	r3, #1
 800840e:	d9f4      	bls.n	80083fa <pc_message_init+0xe>
	cmu->comm_pc.pc_data[2] = RELEASED;
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	2200      	movs	r2, #0
 8008414:	809a      	strh	r2, [r3, #4]
	cmu->comm_pc.pc_data[3] = RELEASED;
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	2200      	movs	r2, #0
 800841a:	80da      	strh	r2, [r3, #6]
	cmu->comm_pc.send_flag = 0;//reset flag
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	2200      	movs	r2, #0
 8008420:	721a      	strb	r2, [r3, #8]
}
 8008422:	bf00      	nop
 8008424:	3714      	adds	r7, #20
 8008426:	46bd      	mov	sp, r7
 8008428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800842c:	4770      	bx	lr

0800842e <pc_ext_message_init>:
CommMessage_t pc_message = {
    .message_type = COMM_PC_CONTROL,
    .init = pc_message_init
};

void pc_ext_message_init(CommMessageUnion_t *cmu){
 800842e:	b480      	push	{r7}
 8008430:	b085      	sub	sp, #20
 8008432:	af00      	add	r7, sp, #0
 8008434:	6078      	str	r0, [r7, #4]
	for(uint8_t i = 0;i<3; i++)
 8008436:	2300      	movs	r3, #0
 8008438:	73fb      	strb	r3, [r7, #15]
 800843a:	e007      	b.n	800844c <pc_ext_message_init+0x1e>
		cmu->comm_ext_pc.pc_data[i] = RELEASED;
 800843c:	7bfa      	ldrb	r2, [r7, #15]
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	2100      	movs	r1, #0
 8008442:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	for(uint8_t i = 0;i<3; i++)
 8008446:	7bfb      	ldrb	r3, [r7, #15]
 8008448:	3301      	adds	r3, #1
 800844a:	73fb      	strb	r3, [r7, #15]
 800844c:	7bfb      	ldrb	r3, [r7, #15]
 800844e:	2b02      	cmp	r3, #2
 8008450:	d9f4      	bls.n	800843c <pc_ext_message_init+0xe>
	cmu->comm_ext_pc.send_flag = 0;//reset flag
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	2200      	movs	r2, #0
 8008456:	721a      	strb	r2, [r3, #8]
}
 8008458:	bf00      	nop
 800845a:	3714      	adds	r7, #20
 800845c:	46bd      	mov	sp, r7
 800845e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008462:	4770      	bx	lr

08008464 <ref_message_init>:
    .init = pc_ext_message_init
};


/* init comm for referee info */
void ref_message_init(CommMessageUnion_t* cmu){
 8008464:	b480      	push	{r7}
 8008466:	b083      	sub	sp, #12
 8008468:	af00      	add	r7, sp, #0
 800846a:	6078      	str	r0, [r7, #4]
	/* not implement yet */
	return;
 800846c:	bf00      	nop
}
 800846e:	370c      	adds	r7, #12
 8008470:	46bd      	mov	sp, r7
 8008472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008476:	4770      	bx	lr

08008478 <vision_message_init>:
    .message_type = COMM_REFEREE,
    .init = ref_message_init
};

/* init comm for computer vision massage info */
void vision_message_init(CommMessageUnion_t* cmu){
 8008478:	b480      	push	{r7}
 800847a:	b083      	sub	sp, #12
 800847c:	af00      	add	r7, sp, #0
 800847e:	6078      	str	r0, [r7, #4]
	/* not implement yet */
	return;
 8008480:	bf00      	nop
}
 8008482:	370c      	adds	r7, #12
 8008484:	46bd      	mov	sp, r7
 8008486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800848a:	4770      	bx	lr

0800848c <comm_subscribe>:
 * @brief 	  comm message subscribe function
 * @param[in] sub: comm message subscribe list
 * @param[in] msgType: comm message type
 * @retval    None
 */
void comm_subscribe(CommMessageSublist_t *sub, CommMessageType_t msgType, CommRole_t role) {
 800848c:	b580      	push	{r7, lr}
 800848e:	b082      	sub	sp, #8
 8008490:	af00      	add	r7, sp, #0
 8008492:	6078      	str	r0, [r7, #4]
 8008494:	460b      	mov	r3, r1
 8008496:	70fb      	strb	r3, [r7, #3]
 8008498:	4613      	mov	r3, r2
 800849a:	70bb      	strb	r3, [r7, #2]
    /* update subscription list */
    sub->sub_list |= msgType;//use mask to set bit
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	881a      	ldrh	r2, [r3, #0]
 80084a0:	78fb      	ldrb	r3, [r7, #3]
 80084a2:	b29b      	uxth	r3, r3
 80084a4:	4313      	orrs	r3, r2
 80084a6:	b29a      	uxth	r2, r3
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	801a      	strh	r2, [r3, #0]
    sub->sub_list_num++;			//total num plus one
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	885b      	ldrh	r3, [r3, #2]
 80084b0:	3301      	adds	r3, #1
 80084b2:	b29a      	uxth	r2, r3
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	805a      	strh	r2, [r3, #2]

    /* call the appropriate init function */
    switch (msgType) {
 80084b8:	78fb      	ldrb	r3, [r7, #3]
 80084ba:	3b01      	subs	r3, #1
 80084bc:	2b1f      	cmp	r3, #31
 80084be:	d873      	bhi.n	80085a8 <comm_subscribe+0x11c>
 80084c0:	a201      	add	r2, pc, #4	; (adr r2, 80084c8 <comm_subscribe+0x3c>)
 80084c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80084c6:	bf00      	nop
 80084c8:	08008549 	.word	0x08008549
 80084cc:	08008559 	.word	0x08008559
 80084d0:	080085a9 	.word	0x080085a9
 80084d4:	08008569 	.word	0x08008569
 80084d8:	080085a9 	.word	0x080085a9
 80084dc:	080085a9 	.word	0x080085a9
 80084e0:	080085a9 	.word	0x080085a9
 80084e4:	08008589 	.word	0x08008589
 80084e8:	080085a9 	.word	0x080085a9
 80084ec:	080085a9 	.word	0x080085a9
 80084f0:	080085a9 	.word	0x080085a9
 80084f4:	080085a9 	.word	0x080085a9
 80084f8:	080085a9 	.word	0x080085a9
 80084fc:	080085a9 	.word	0x080085a9
 8008500:	080085a9 	.word	0x080085a9
 8008504:	08008599 	.word	0x08008599
 8008508:	080085a9 	.word	0x080085a9
 800850c:	080085a9 	.word	0x080085a9
 8008510:	080085a9 	.word	0x080085a9
 8008514:	080085a9 	.word	0x080085a9
 8008518:	080085a9 	.word	0x080085a9
 800851c:	080085a9 	.word	0x080085a9
 8008520:	080085a9 	.word	0x080085a9
 8008524:	080085a9 	.word	0x080085a9
 8008528:	080085a9 	.word	0x080085a9
 800852c:	080085a9 	.word	0x080085a9
 8008530:	080085a9 	.word	0x080085a9
 8008534:	080085a9 	.word	0x080085a9
 8008538:	080085a9 	.word	0x080085a9
 800853c:	080085a9 	.word	0x080085a9
 8008540:	080085a9 	.word	0x080085a9
 8008544:	08008579 	.word	0x08008579
        case COMM_GIMBAL_ANGLE:
        	gimbal_angle_message.role = role;
 8008548:	4a19      	ldr	r2, [pc, #100]	; (80085b0 <comm_subscribe+0x124>)
 800854a:	78bb      	ldrb	r3, [r7, #2]
 800854c:	7053      	strb	r3, [r2, #1]
            gimbal_angle_message.init(&(gimbal_angle_message.message));
 800854e:	4b18      	ldr	r3, [pc, #96]	; (80085b0 <comm_subscribe+0x124>)
 8008550:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008552:	4818      	ldr	r0, [pc, #96]	; (80085b4 <comm_subscribe+0x128>)
 8008554:	4798      	blx	r3
            break;
 8008556:	e027      	b.n	80085a8 <comm_subscribe+0x11c>
        case COMM_REMOTE_CONTROL:
        	rc_message.role = role;
 8008558:	4a17      	ldr	r2, [pc, #92]	; (80085b8 <comm_subscribe+0x12c>)
 800855a:	78bb      	ldrb	r3, [r7, #2]
 800855c:	7053      	strb	r3, [r2, #1]
            rc_message.init(&(rc_message.message));
 800855e:	4b16      	ldr	r3, [pc, #88]	; (80085b8 <comm_subscribe+0x12c>)
 8008560:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008562:	4816      	ldr	r0, [pc, #88]	; (80085bc <comm_subscribe+0x130>)
 8008564:	4798      	blx	r3
            break;
 8008566:	e01f      	b.n	80085a8 <comm_subscribe+0x11c>
        case COMM_PC_CONTROL:
			pc_message.role = role;
 8008568:	4a15      	ldr	r2, [pc, #84]	; (80085c0 <comm_subscribe+0x134>)
 800856a:	78bb      	ldrb	r3, [r7, #2]
 800856c:	7053      	strb	r3, [r2, #1]
			pc_message.init(&(pc_message.message));
 800856e:	4b14      	ldr	r3, [pc, #80]	; (80085c0 <comm_subscribe+0x134>)
 8008570:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008572:	4814      	ldr	r0, [pc, #80]	; (80085c4 <comm_subscribe+0x138>)
 8008574:	4798      	blx	r3
			break;
 8008576:	e017      	b.n	80085a8 <comm_subscribe+0x11c>
        case COMM_EXT_PC_CONTROL:
        	pc_ext_message.role = role;
 8008578:	4a13      	ldr	r2, [pc, #76]	; (80085c8 <comm_subscribe+0x13c>)
 800857a:	78bb      	ldrb	r3, [r7, #2]
 800857c:	7053      	strb	r3, [r2, #1]
        	pc_ext_message.init(&(pc_ext_message.message));
 800857e:	4b12      	ldr	r3, [pc, #72]	; (80085c8 <comm_subscribe+0x13c>)
 8008580:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008582:	4812      	ldr	r0, [pc, #72]	; (80085cc <comm_subscribe+0x140>)
 8008584:	4798      	blx	r3
        	break;
 8008586:	e00f      	b.n	80085a8 <comm_subscribe+0x11c>
        case COMM_REFEREE:
        	ref_message.role = role;
 8008588:	4a11      	ldr	r2, [pc, #68]	; (80085d0 <comm_subscribe+0x144>)
 800858a:	78bb      	ldrb	r3, [r7, #2]
 800858c:	7053      	strb	r3, [r2, #1]
            ref_message.init(&(ref_message.message));
 800858e:	4b10      	ldr	r3, [pc, #64]	; (80085d0 <comm_subscribe+0x144>)
 8008590:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008592:	4810      	ldr	r0, [pc, #64]	; (80085d4 <comm_subscribe+0x148>)
 8008594:	4798      	blx	r3
            break;
 8008596:	e007      	b.n	80085a8 <comm_subscribe+0x11c>
        case COMM_VISION:
        	vision_message.role = role;
 8008598:	4a0f      	ldr	r2, [pc, #60]	; (80085d8 <comm_subscribe+0x14c>)
 800859a:	78bb      	ldrb	r3, [r7, #2]
 800859c:	7053      	strb	r3, [r2, #1]
            vision_message.init(&(vision_message.message));
 800859e:	4b0e      	ldr	r3, [pc, #56]	; (80085d8 <comm_subscribe+0x14c>)
 80085a0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80085a2:	480e      	ldr	r0, [pc, #56]	; (80085dc <comm_subscribe+0x150>)
 80085a4:	4798      	blx	r3
            break;
 80085a6:	bf00      	nop
    }
}
 80085a8:	bf00      	nop
 80085aa:	3708      	adds	r7, #8
 80085ac:	46bd      	mov	sp, r7
 80085ae:	bd80      	pop	{r7, pc}
 80085b0:	20000084 	.word	0x20000084
 80085b4:	20000088 	.word	0x20000088
 80085b8:	200000ec 	.word	0x200000ec
 80085bc:	200000f0 	.word	0x200000f0
 80085c0:	20000154 	.word	0x20000154
 80085c4:	20000158 	.word	0x20000158
 80085c8:	200001bc 	.word	0x200001bc
 80085cc:	200001c0 	.word	0x200001c0
 80085d0:	20000224 	.word	0x20000224
 80085d4:	20000228 	.word	0x20000228
 80085d8:	2000028c 	.word	0x2000028c
 80085dc:	20000290 	.word	0x20000290

080085e0 <isSubscribed>:

CommSubscribeStatus_t isSubscribed(CommMessageSublist_t *sub, CommMessageType_t msgType){
 80085e0:	b480      	push	{r7}
 80085e2:	b083      	sub	sp, #12
 80085e4:	af00      	add	r7, sp, #0
 80085e6:	6078      	str	r0, [r7, #4]
 80085e8:	460b      	mov	r3, r1
 80085ea:	70fb      	strb	r3, [r7, #3]
     if((sub->sub_list & msgType) != 0)
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	881b      	ldrh	r3, [r3, #0]
 80085f0:	461a      	mov	r2, r3
 80085f2:	78fb      	ldrb	r3, [r7, #3]
 80085f4:	4013      	ands	r3, r2
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	d001      	beq.n	80085fe <isSubscribed+0x1e>
    	 return SUB_SUCCESS;
 80085fa:	2300      	movs	r3, #0
 80085fc:	e000      	b.n	8008600 <isSubscribed+0x20>
     else
    	 return SUB_FAIL;
 80085fe:	2301      	movs	r3, #1
}
 8008600:	4618      	mov	r0, r3
 8008602:	370c      	adds	r7, #12
 8008604:	46bd      	mov	sp, r7
 8008606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800860a:	4770      	bx	lr

0800860c <referee_init>:
/**
  * @brief     init ref sys struct
  * @param[in] main ref struct
  * @retval    None
  */
void referee_init(Referee_t *ref){
 800860c:	b580      	push	{r7, lr}
 800860e:	b082      	sub	sp, #8
 8008610:	af00      	add	r7, sp, #0
 8008612:	6078      	str	r0, [r7, #4]

	memset(&(ref->header), 0, sizeof(frame_header_t));
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	2205      	movs	r2, #5
 8008618:	2100      	movs	r1, #0
 800861a:	4618      	mov	r0, r3
 800861c:	f009 fabc 	bl	8011b98 <memset>

	memset(&(ref->game_status_data),  0, sizeof(game_status_t));
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	332e      	adds	r3, #46	; 0x2e
 8008624:	220b      	movs	r2, #11
 8008626:	2100      	movs	r1, #0
 8008628:	4618      	mov	r0, r3
 800862a:	f009 fab5 	bl	8011b98 <memset>
	memset(&(ref->HP_data), 		  0, sizeof(game_robot_HP_t));
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	3339      	adds	r3, #57	; 0x39
 8008632:	2220      	movs	r2, #32
 8008634:	2100      	movs	r1, #0
 8008636:	4618      	mov	r0, r3
 8008638:	f009 faae 	bl	8011b98 <memset>
	memset(&(ref->robot_status_data), 0, sizeof(robot_status_t));
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	3359      	adds	r3, #89	; 0x59
 8008640:	221b      	movs	r2, #27
 8008642:	2100      	movs	r1, #0
 8008644:	4618      	mov	r0, r3
 8008646:	f009 faa7 	bl	8011b98 <memset>
	memset(&(ref->power_heat_data),   0, sizeof(power_heat_data_t));
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	3374      	adds	r3, #116	; 0x74
 800864e:	2210      	movs	r2, #16
 8008650:	2100      	movs	r1, #0
 8008652:	4618      	mov	r0, r3
 8008654:	f009 faa0 	bl	8011b98 <memset>
	memset(&(ref->shoot_data), 		  0, sizeof(shoot_data_t));
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	3384      	adds	r3, #132	; 0x84
 800865c:	2207      	movs	r2, #7
 800865e:	2100      	movs	r1, #0
 8008660:	4618      	mov	r0, r3
 8008662:	f009 fa99 	bl	8011b98 <memset>
	memset(&(ref->ui_intrect_data),   0, sizeof(robot_interaction_data_t));
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	338b      	adds	r3, #139	; 0x8b
 800866a:	2277      	movs	r2, #119	; 0x77
 800866c:	2100      	movs	r1, #0
 800866e:	4618      	mov	r0, r3
 8008670:	f009 fa92 	bl	8011b98 <memset>
	memset(&(ref->custom_robot_data), 0, sizeof(custom_robot_data_t));
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	f503 7381 	add.w	r3, r3, #258	; 0x102
 800867a:	221e      	movs	r2, #30
 800867c:	2100      	movs	r1, #0
 800867e:	4618      	mov	r0, r3
 8008680:	f009 fa8a 	bl	8011b98 <memset>
}
 8008684:	bf00      	nop
 8008686:	3708      	adds	r7, #8
 8008688:	46bd      	mov	sp, r7
 800868a:	bd80      	pop	{r7, pc}

0800868c <referee_read_data>:
  * @brief     init ref sys struct
  * @param[in] main ref struct
  * @param[in] received frame (array) from ref sys // abodoned, directly copy within uart3 dma
  * @retval    None
  */
void referee_read_data(Referee_t *ref, uint8_t *rx_frame){
 800868c:	b580      	push	{r7, lr}
 800868e:	b082      	sub	sp, #8
 8008690:	af00      	add	r7, sp, #0
 8008692:	6078      	str	r0, [r7, #4]
 8008694:	6039      	str	r1, [r7, #0]

	referee_parsed_flag = 0;
 8008696:	4b40      	ldr	r3, [pc, #256]	; (8008798 <referee_read_data+0x10c>)
 8008698:	2200      	movs	r2, #0
 800869a:	801a      	strh	r2, [r3, #0]

	if (rx_frame == NULL) {
 800869c:	683b      	ldr	r3, [r7, #0]
 800869e:	2b00      	cmp	r3, #0
 80086a0:	d075      	beq.n	800878e <referee_read_data+0x102>
		// frame is NULL, return
		return;
	}
	/* copy frame header */
	memcpy(&ref->header, rx_frame, HEADER_LEN);
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	2205      	movs	r2, #5
 80086a6:	6839      	ldr	r1, [r7, #0]
 80086a8:	4618      	mov	r0, r3
 80086aa:	f009 fa67 	bl	8011b7c <memcpy>

	/* frame header CRC8 verification */
	if(ref->header.sof == SOF_ID && Verify_CRC8_Check_Sum(&(ref->header), HEADER_LEN) == 1){
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	781b      	ldrb	r3, [r3, #0]
 80086b2:	2ba5      	cmp	r3, #165	; 0xa5
 80086b4:	d10d      	bne.n	80086d2 <referee_read_data+0x46>
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	2105      	movs	r1, #5
 80086ba:	4618      	mov	r0, r3
 80086bc:	f7fa f97c 	bl	80029b8 <Verify_CRC8_Check_Sum>
 80086c0:	4603      	mov	r3, r0
 80086c2:	2b01      	cmp	r3, #1
 80086c4:	d105      	bne.n	80086d2 <referee_read_data+0x46>
		/* successfully verified */
		ref->ref_cmd_id = *(uint16_t *)(rx_frame + HEADER_LEN); //point to the addr of the cmd id
 80086c6:	683b      	ldr	r3, [r7, #0]
 80086c8:	3305      	adds	r3, #5
 80086ca:	881a      	ldrh	r2, [r3, #0]
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	f8a3 2120 	strh.w	r2, [r3, #288]	; 0x120
	}
	//uint8_t ref_data_index = HEADER_LEN + CMD_LEN;// an index value pointed to current data addr
	memcpy(ref->ref_data, rx_frame + HEADER_LEN + CMD_LEN, sizeof(ref->ref_data));//pointer to the beginning of the data addr
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	1d58      	adds	r0, r3, #5
 80086d6:	683b      	ldr	r3, [r7, #0]
 80086d8:	3307      	adds	r3, #7
 80086da:	2229      	movs	r2, #41	; 0x29
 80086dc:	4619      	mov	r1, r3
 80086de:	f009 fa4d 	bl	8011b7c <memcpy>


	/* parse the frame and get referee data */
	switch(ref->ref_cmd_id){
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	f8b3 3120 	ldrh.w	r3, [r3, #288]	; 0x120
 80086e8:	b29b      	uxth	r3, r3
 80086ea:	f240 2207 	movw	r2, #519	; 0x207
 80086ee:	4293      	cmp	r3, r2
 80086f0:	d03f      	beq.n	8008772 <referee_read_data+0xe6>
 80086f2:	f5b3 7f02 	cmp.w	r3, #520	; 0x208
 80086f6:	da46      	bge.n	8008786 <referee_read_data+0xfa>
 80086f8:	f240 2202 	movw	r2, #514	; 0x202
 80086fc:	4293      	cmp	r3, r2
 80086fe:	d02e      	beq.n	800875e <referee_read_data+0xd2>
 8008700:	f240 2202 	movw	r2, #514	; 0x202
 8008704:	4293      	cmp	r3, r2
 8008706:	dc3e      	bgt.n	8008786 <referee_read_data+0xfa>
 8008708:	f240 2201 	movw	r2, #513	; 0x201
 800870c:	4293      	cmp	r3, r2
 800870e:	d01c      	beq.n	800874a <referee_read_data+0xbe>
 8008710:	f240 2201 	movw	r2, #513	; 0x201
 8008714:	4293      	cmp	r3, r2
 8008716:	dc36      	bgt.n	8008786 <referee_read_data+0xfa>
 8008718:	2b01      	cmp	r3, #1
 800871a:	d002      	beq.n	8008722 <referee_read_data+0x96>
 800871c:	2b03      	cmp	r3, #3
 800871e:	d00a      	beq.n	8008736 <referee_read_data+0xaa>
 8008720:	e031      	b.n	8008786 <referee_read_data+0xfa>
		case GAME_STAT_ID: {
			memcpy(&(ref->game_status_data), ref->ref_data, sizeof(game_status_t));break;
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	f103 002e 	add.w	r0, r3, #46	; 0x2e
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	3305      	adds	r3, #5
 800872c:	220b      	movs	r2, #11
 800872e:	4619      	mov	r1, r3
 8008730:	f009 fa24 	bl	8011b7c <memcpy>
 8008734:	e027      	b.n	8008786 <referee_read_data+0xfa>
		}
		case GMAE_HP_ID: {
			memcpy(&(ref->HP_data), ref->ref_data, sizeof(game_robot_HP_t));break;
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	f103 0039 	add.w	r0, r3, #57	; 0x39
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	3305      	adds	r3, #5
 8008740:	2220      	movs	r2, #32
 8008742:	4619      	mov	r1, r3
 8008744:	f009 fa1a 	bl	8011b7c <memcpy>
 8008748:	e01d      	b.n	8008786 <referee_read_data+0xfa>
		}
		case ROBOT_STAT_ID: {
			memcpy(&(ref->robot_status_data), ref->ref_data, sizeof(robot_status_t));break;
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	f103 0059 	add.w	r0, r3, #89	; 0x59
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	3305      	adds	r3, #5
 8008754:	221b      	movs	r2, #27
 8008756:	4619      	mov	r1, r3
 8008758:	f009 fa10 	bl	8011b7c <memcpy>
 800875c:	e013      	b.n	8008786 <referee_read_data+0xfa>
		}
		case POWER_HEAT_ID: {
			memcpy(&(ref->power_heat_data), ref->ref_data, sizeof(power_heat_data_t));break;
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	f103 0074 	add.w	r0, r3, #116	; 0x74
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	3305      	adds	r3, #5
 8008768:	2210      	movs	r2, #16
 800876a:	4619      	mov	r1, r3
 800876c:	f009 fa06 	bl	8011b7c <memcpy>
 8008770:	e009      	b.n	8008786 <referee_read_data+0xfa>
		}
		case SHOOT_ID: {
			memcpy(&(ref->shoot_data), ref->ref_data, sizeof(shoot_data_t));break;
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	f103 0084 	add.w	r0, r3, #132	; 0x84
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	3305      	adds	r3, #5
 800877c:	2207      	movs	r2, #7
 800877e:	4619      	mov	r1, r3
 8008780:	f009 f9fc 	bl	8011b7c <memcpy>
 8008784:	bf00      	nop
		}

	}

	referee_parsed_flag = 1;
 8008786:	4b04      	ldr	r3, [pc, #16]	; (8008798 <referee_read_data+0x10c>)
 8008788:	2201      	movs	r2, #1
 800878a:	801a      	strh	r2, [r3, #0]
 800878c:	e000      	b.n	8008790 <referee_read_data+0x104>
		return;
 800878e:	bf00      	nop
}
 8008790:	3708      	adds	r7, #8
 8008792:	46bd      	mov	sp, r7
 8008794:	bd80      	pop	{r7, pc}
 8008796:	bf00      	nop
 8008798:	2000052c 	.word	0x2000052c

0800879c <self_check_system>:
/**
  * @brief    self-check system mian func
  * @param[in] motor id to be checked
  * @retval    SelfCheckStatus_t
  */
SelfCheckStatus_t self_check_system(){
 800879c:	b480      	push	{r7}
 800879e:	af00      	add	r7, sp, #0
	/* motor check processes */

	if(board_status == CHASSIS_BOARD){
 80087a0:	4b04      	ldr	r3, [pc, #16]	; (80087b4 <self_check_system+0x18>)
 80087a2:	781b      	ldrb	r3, [r3, #0]
 80087a4:	2b01      	cmp	r3, #1
//			buzzer_alarm_times(3, TWO_SECOND_CNT, &buzzer);// 3 buzz per second
//			return CHECK_FAIL;
//		}
	}
	/* RC check processes */
	return CHECK_OK;
 80087a6:	2300      	movs	r3, #0
}
 80087a8:	4618      	mov	r0, r3
 80087aa:	46bd      	mov	sp, r7
 80087ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087b0:	4770      	bx	lr
 80087b2:	bf00      	nop
 80087b4:	200046f8 	.word	0x200046f8

080087b8 <MX_CAN1_Init>:
CAN_HandleTypeDef hcan1;
CAN_HandleTypeDef hcan2;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 80087b8:	b580      	push	{r7, lr}
 80087ba:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 80087bc:	4b17      	ldr	r3, [pc, #92]	; (800881c <MX_CAN1_Init+0x64>)
 80087be:	4a18      	ldr	r2, [pc, #96]	; (8008820 <MX_CAN1_Init+0x68>)
 80087c0:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 3;
 80087c2:	4b16      	ldr	r3, [pc, #88]	; (800881c <MX_CAN1_Init+0x64>)
 80087c4:	2203      	movs	r2, #3
 80087c6:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80087c8:	4b14      	ldr	r3, [pc, #80]	; (800881c <MX_CAN1_Init+0x64>)
 80087ca:	2200      	movs	r2, #0
 80087cc:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80087ce:	4b13      	ldr	r3, [pc, #76]	; (800881c <MX_CAN1_Init+0x64>)
 80087d0:	2200      	movs	r2, #0
 80087d2:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_10TQ;
 80087d4:	4b11      	ldr	r3, [pc, #68]	; (800881c <MX_CAN1_Init+0x64>)
 80087d6:	f44f 2210 	mov.w	r2, #589824	; 0x90000
 80087da:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_3TQ;
 80087dc:	4b0f      	ldr	r3, [pc, #60]	; (800881c <MX_CAN1_Init+0x64>)
 80087de:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80087e2:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80087e4:	4b0d      	ldr	r3, [pc, #52]	; (800881c <MX_CAN1_Init+0x64>)
 80087e6:	2200      	movs	r2, #0
 80087e8:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = ENABLE;
 80087ea:	4b0c      	ldr	r3, [pc, #48]	; (800881c <MX_CAN1_Init+0x64>)
 80087ec:	2201      	movs	r2, #1
 80087ee:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = ENABLE;
 80087f0:	4b0a      	ldr	r3, [pc, #40]	; (800881c <MX_CAN1_Init+0x64>)
 80087f2:	2201      	movs	r2, #1
 80087f4:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = ENABLE;
 80087f6:	4b09      	ldr	r3, [pc, #36]	; (800881c <MX_CAN1_Init+0x64>)
 80087f8:	2201      	movs	r2, #1
 80087fa:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 80087fc:	4b07      	ldr	r3, [pc, #28]	; (800881c <MX_CAN1_Init+0x64>)
 80087fe:	2200      	movs	r2, #0
 8008800:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = ENABLE;
 8008802:	4b06      	ldr	r3, [pc, #24]	; (800881c <MX_CAN1_Init+0x64>)
 8008804:	2201      	movs	r2, #1
 8008806:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8008808:	4804      	ldr	r0, [pc, #16]	; (800881c <MX_CAN1_Init+0x64>)
 800880a:	f001 ff57 	bl	800a6bc <HAL_CAN_Init>
 800880e:	4603      	mov	r3, r0
 8008810:	2b00      	cmp	r3, #0
 8008812:	d001      	beq.n	8008818 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8008814:	f000 fe86 	bl	8009524 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8008818:	bf00      	nop
 800881a:	bd80      	pop	{r7, pc}
 800881c:	2000d7e8 	.word	0x2000d7e8
 8008820:	40006400 	.word	0x40006400

08008824 <MX_CAN2_Init>:
/* CAN2 init function */
void MX_CAN2_Init(void)
{
 8008824:	b580      	push	{r7, lr}
 8008826:	af00      	add	r7, sp, #0
  /* USER CODE END CAN2_Init 0 */

  /* USER CODE BEGIN CAN2_Init 1 */

  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 8008828:	4b17      	ldr	r3, [pc, #92]	; (8008888 <MX_CAN2_Init+0x64>)
 800882a:	4a18      	ldr	r2, [pc, #96]	; (800888c <MX_CAN2_Init+0x68>)
 800882c:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 3;
 800882e:	4b16      	ldr	r3, [pc, #88]	; (8008888 <MX_CAN2_Init+0x64>)
 8008830:	2203      	movs	r2, #3
 8008832:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 8008834:	4b14      	ldr	r3, [pc, #80]	; (8008888 <MX_CAN2_Init+0x64>)
 8008836:	2200      	movs	r2, #0
 8008838:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800883a:	4b13      	ldr	r3, [pc, #76]	; (8008888 <MX_CAN2_Init+0x64>)
 800883c:	2200      	movs	r2, #0
 800883e:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_10TQ;
 8008840:	4b11      	ldr	r3, [pc, #68]	; (8008888 <MX_CAN2_Init+0x64>)
 8008842:	f44f 2210 	mov.w	r2, #589824	; 0x90000
 8008846:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_3TQ;
 8008848:	4b0f      	ldr	r3, [pc, #60]	; (8008888 <MX_CAN2_Init+0x64>)
 800884a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800884e:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 8008850:	4b0d      	ldr	r3, [pc, #52]	; (8008888 <MX_CAN2_Init+0x64>)
 8008852:	2200      	movs	r2, #0
 8008854:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = ENABLE;
 8008856:	4b0c      	ldr	r3, [pc, #48]	; (8008888 <MX_CAN2_Init+0x64>)
 8008858:	2201      	movs	r2, #1
 800885a:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = ENABLE;
 800885c:	4b0a      	ldr	r3, [pc, #40]	; (8008888 <MX_CAN2_Init+0x64>)
 800885e:	2201      	movs	r2, #1
 8008860:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = ENABLE;
 8008862:	4b09      	ldr	r3, [pc, #36]	; (8008888 <MX_CAN2_Init+0x64>)
 8008864:	2201      	movs	r2, #1
 8008866:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 8008868:	4b07      	ldr	r3, [pc, #28]	; (8008888 <MX_CAN2_Init+0x64>)
 800886a:	2200      	movs	r2, #0
 800886c:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = ENABLE;
 800886e:	4b06      	ldr	r3, [pc, #24]	; (8008888 <MX_CAN2_Init+0x64>)
 8008870:	2201      	movs	r2, #1
 8008872:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 8008874:	4804      	ldr	r0, [pc, #16]	; (8008888 <MX_CAN2_Init+0x64>)
 8008876:	f001 ff21 	bl	800a6bc <HAL_CAN_Init>
 800887a:	4603      	mov	r3, r0
 800887c:	2b00      	cmp	r3, #0
 800887e:	d001      	beq.n	8008884 <MX_CAN2_Init+0x60>
  {
    Error_Handler();
 8008880:	f000 fe50 	bl	8009524 <Error_Handler>
  }
  /* USER CODE BEGIN CAN2_Init 2 */

  /* USER CODE END CAN2_Init 2 */

}
 8008884:	bf00      	nop
 8008886:	bd80      	pop	{r7, pc}
 8008888:	2000d7c0 	.word	0x2000d7c0
 800888c:	40006800 	.word	0x40006800

08008890 <HAL_CAN_MspInit>:

static uint32_t HAL_RCC_CAN1_CLK_ENABLED=0;

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8008890:	b580      	push	{r7, lr}
 8008892:	b08c      	sub	sp, #48	; 0x30
 8008894:	af00      	add	r7, sp, #0
 8008896:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008898:	f107 031c 	add.w	r3, r7, #28
 800889c:	2200      	movs	r2, #0
 800889e:	601a      	str	r2, [r3, #0]
 80088a0:	605a      	str	r2, [r3, #4]
 80088a2:	609a      	str	r2, [r3, #8]
 80088a4:	60da      	str	r2, [r3, #12]
 80088a6:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	4a52      	ldr	r2, [pc, #328]	; (80089f8 <HAL_CAN_MspInit+0x168>)
 80088ae:	4293      	cmp	r3, r2
 80088b0:	d145      	bne.n	800893e <HAL_CAN_MspInit+0xae>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    HAL_RCC_CAN1_CLK_ENABLED++;
 80088b2:	4b52      	ldr	r3, [pc, #328]	; (80089fc <HAL_CAN_MspInit+0x16c>)
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	3301      	adds	r3, #1
 80088b8:	4a50      	ldr	r2, [pc, #320]	; (80089fc <HAL_CAN_MspInit+0x16c>)
 80088ba:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 80088bc:	4b4f      	ldr	r3, [pc, #316]	; (80089fc <HAL_CAN_MspInit+0x16c>)
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	2b01      	cmp	r3, #1
 80088c2:	d10d      	bne.n	80088e0 <HAL_CAN_MspInit+0x50>
      __HAL_RCC_CAN1_CLK_ENABLE();
 80088c4:	2300      	movs	r3, #0
 80088c6:	61bb      	str	r3, [r7, #24]
 80088c8:	4b4d      	ldr	r3, [pc, #308]	; (8008a00 <HAL_CAN_MspInit+0x170>)
 80088ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80088cc:	4a4c      	ldr	r2, [pc, #304]	; (8008a00 <HAL_CAN_MspInit+0x170>)
 80088ce:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80088d2:	6413      	str	r3, [r2, #64]	; 0x40
 80088d4:	4b4a      	ldr	r3, [pc, #296]	; (8008a00 <HAL_CAN_MspInit+0x170>)
 80088d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80088d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80088dc:	61bb      	str	r3, [r7, #24]
 80088de:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80088e0:	2300      	movs	r3, #0
 80088e2:	617b      	str	r3, [r7, #20]
 80088e4:	4b46      	ldr	r3, [pc, #280]	; (8008a00 <HAL_CAN_MspInit+0x170>)
 80088e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80088e8:	4a45      	ldr	r2, [pc, #276]	; (8008a00 <HAL_CAN_MspInit+0x170>)
 80088ea:	f043 0308 	orr.w	r3, r3, #8
 80088ee:	6313      	str	r3, [r2, #48]	; 0x30
 80088f0:	4b43      	ldr	r3, [pc, #268]	; (8008a00 <HAL_CAN_MspInit+0x170>)
 80088f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80088f4:	f003 0308 	and.w	r3, r3, #8
 80088f8:	617b      	str	r3, [r7, #20]
 80088fa:	697b      	ldr	r3, [r7, #20]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80088fc:	2303      	movs	r3, #3
 80088fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008900:	2302      	movs	r3, #2
 8008902:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008904:	2300      	movs	r3, #0
 8008906:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008908:	2303      	movs	r3, #3
 800890a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 800890c:	2309      	movs	r3, #9
 800890e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8008910:	f107 031c 	add.w	r3, r7, #28
 8008914:	4619      	mov	r1, r3
 8008916:	483b      	ldr	r0, [pc, #236]	; (8008a04 <HAL_CAN_MspInit+0x174>)
 8008918:	f003 fa46 	bl	800bda8 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 5, 0);
 800891c:	2200      	movs	r2, #0
 800891e:	2105      	movs	r1, #5
 8008920:	2013      	movs	r0, #19
 8008922:	f002 fe08 	bl	800b536 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 8008926:	2013      	movs	r0, #19
 8008928:	f002 fe21 	bl	800b56e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 800892c:	2200      	movs	r2, #0
 800892e:	2105      	movs	r1, #5
 8008930:	2014      	movs	r0, #20
 8008932:	f002 fe00 	bl	800b536 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8008936:	2014      	movs	r0, #20
 8008938:	f002 fe19 	bl	800b56e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
  /* USER CODE BEGIN CAN2_MspInit 1 */

  /* USER CODE END CAN2_MspInit 1 */
  }
}
 800893c:	e057      	b.n	80089ee <HAL_CAN_MspInit+0x15e>
  else if(canHandle->Instance==CAN2)
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	4a31      	ldr	r2, [pc, #196]	; (8008a08 <HAL_CAN_MspInit+0x178>)
 8008944:	4293      	cmp	r3, r2
 8008946:	d152      	bne.n	80089ee <HAL_CAN_MspInit+0x15e>
    __HAL_RCC_CAN2_CLK_ENABLE();
 8008948:	2300      	movs	r3, #0
 800894a:	613b      	str	r3, [r7, #16]
 800894c:	4b2c      	ldr	r3, [pc, #176]	; (8008a00 <HAL_CAN_MspInit+0x170>)
 800894e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008950:	4a2b      	ldr	r2, [pc, #172]	; (8008a00 <HAL_CAN_MspInit+0x170>)
 8008952:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8008956:	6413      	str	r3, [r2, #64]	; 0x40
 8008958:	4b29      	ldr	r3, [pc, #164]	; (8008a00 <HAL_CAN_MspInit+0x170>)
 800895a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800895c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8008960:	613b      	str	r3, [r7, #16]
 8008962:	693b      	ldr	r3, [r7, #16]
    HAL_RCC_CAN1_CLK_ENABLED++;
 8008964:	4b25      	ldr	r3, [pc, #148]	; (80089fc <HAL_CAN_MspInit+0x16c>)
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	3301      	adds	r3, #1
 800896a:	4a24      	ldr	r2, [pc, #144]	; (80089fc <HAL_CAN_MspInit+0x16c>)
 800896c:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 800896e:	4b23      	ldr	r3, [pc, #140]	; (80089fc <HAL_CAN_MspInit+0x16c>)
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	2b01      	cmp	r3, #1
 8008974:	d10d      	bne.n	8008992 <HAL_CAN_MspInit+0x102>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8008976:	2300      	movs	r3, #0
 8008978:	60fb      	str	r3, [r7, #12]
 800897a:	4b21      	ldr	r3, [pc, #132]	; (8008a00 <HAL_CAN_MspInit+0x170>)
 800897c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800897e:	4a20      	ldr	r2, [pc, #128]	; (8008a00 <HAL_CAN_MspInit+0x170>)
 8008980:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8008984:	6413      	str	r3, [r2, #64]	; 0x40
 8008986:	4b1e      	ldr	r3, [pc, #120]	; (8008a00 <HAL_CAN_MspInit+0x170>)
 8008988:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800898a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800898e:	60fb      	str	r3, [r7, #12]
 8008990:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8008992:	2300      	movs	r3, #0
 8008994:	60bb      	str	r3, [r7, #8]
 8008996:	4b1a      	ldr	r3, [pc, #104]	; (8008a00 <HAL_CAN_MspInit+0x170>)
 8008998:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800899a:	4a19      	ldr	r2, [pc, #100]	; (8008a00 <HAL_CAN_MspInit+0x170>)
 800899c:	f043 0302 	orr.w	r3, r3, #2
 80089a0:	6313      	str	r3, [r2, #48]	; 0x30
 80089a2:	4b17      	ldr	r3, [pc, #92]	; (8008a00 <HAL_CAN_MspInit+0x170>)
 80089a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80089a6:	f003 0302 	and.w	r3, r3, #2
 80089aa:	60bb      	str	r3, [r7, #8]
 80089ac:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 80089ae:	2360      	movs	r3, #96	; 0x60
 80089b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80089b2:	2302      	movs	r3, #2
 80089b4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80089b6:	2300      	movs	r3, #0
 80089b8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80089ba:	2303      	movs	r3, #3
 80089bc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 80089be:	2309      	movs	r3, #9
 80089c0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80089c2:	f107 031c 	add.w	r3, r7, #28
 80089c6:	4619      	mov	r1, r3
 80089c8:	4810      	ldr	r0, [pc, #64]	; (8008a0c <HAL_CAN_MspInit+0x17c>)
 80089ca:	f003 f9ed 	bl	800bda8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(CAN2_TX_IRQn, 5, 0);
 80089ce:	2200      	movs	r2, #0
 80089d0:	2105      	movs	r1, #5
 80089d2:	203f      	movs	r0, #63	; 0x3f
 80089d4:	f002 fdaf 	bl	800b536 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_TX_IRQn);
 80089d8:	203f      	movs	r0, #63	; 0x3f
 80089da:	f002 fdc8 	bl	800b56e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN2_RX0_IRQn, 5, 0);
 80089de:	2200      	movs	r2, #0
 80089e0:	2105      	movs	r1, #5
 80089e2:	2040      	movs	r0, #64	; 0x40
 80089e4:	f002 fda7 	bl	800b536 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
 80089e8:	2040      	movs	r0, #64	; 0x40
 80089ea:	f002 fdc0 	bl	800b56e <HAL_NVIC_EnableIRQ>
}
 80089ee:	bf00      	nop
 80089f0:	3730      	adds	r7, #48	; 0x30
 80089f2:	46bd      	mov	sp, r7
 80089f4:	bd80      	pop	{r7, pc}
 80089f6:	bf00      	nop
 80089f8:	40006400 	.word	0x40006400
 80089fc:	20000584 	.word	0x20000584
 8008a00:	40023800 	.word	0x40023800
 8008a04:	40020c00 	.word	0x40020c00
 8008a08:	40006800 	.word	0x40006800
 8008a0c:	40020400 	.word	0x40020400

08008a10 <can_filter_enable>:
  /* USER CODE END CAN2_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
void can_filter_enable(CAN_HandleTypeDef* hcan){
 8008a10:	b580      	push	{r7, lr}
 8008a12:	b08c      	sub	sp, #48	; 0x30
 8008a14:	af00      	add	r7, sp, #0
 8008a16:	6078      	str	r0, [r7, #4]
	CAN_FilterTypeDef CAN_FilterConfigStructure;

	CAN_FilterConfigStructure.FilterIdHigh = 0x0000;
 8008a18:	2300      	movs	r3, #0
 8008a1a:	60bb      	str	r3, [r7, #8]
	CAN_FilterConfigStructure.FilterIdLow = 0x0000;
 8008a1c:	2300      	movs	r3, #0
 8008a1e:	60fb      	str	r3, [r7, #12]
	CAN_FilterConfigStructure.FilterMaskIdHigh = 0x0000;
 8008a20:	2300      	movs	r3, #0
 8008a22:	613b      	str	r3, [r7, #16]
	CAN_FilterConfigStructure.FilterMaskIdLow = 0x0000;
 8008a24:	2300      	movs	r3, #0
 8008a26:	617b      	str	r3, [r7, #20]
	CAN_FilterConfigStructure.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8008a28:	2300      	movs	r3, #0
 8008a2a:	61bb      	str	r3, [r7, #24]
	CAN_FilterConfigStructure.FilterMode = CAN_FILTERMODE_IDMASK;
 8008a2c:	2300      	movs	r3, #0
 8008a2e:	623b      	str	r3, [r7, #32]
	CAN_FilterConfigStructure.FilterScale = CAN_FILTERSCALE_32BIT;
 8008a30:	2301      	movs	r3, #1
 8008a32:	627b      	str	r3, [r7, #36]	; 0x24
	CAN_FilterConfigStructure.FilterActivation = ENABLE;
 8008a34:	2301      	movs	r3, #1
 8008a36:	62bb      	str	r3, [r7, #40]	; 0x28
	if(hcan == &hcan1){
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	4a0e      	ldr	r2, [pc, #56]	; (8008a74 <can_filter_enable+0x64>)
 8008a3c:	4293      	cmp	r3, r2
 8008a3e:	d102      	bne.n	8008a46 <can_filter_enable+0x36>
//		CAN_FilterConfigStructure.SlaveStartFilterBank = 27;
		CAN_FilterConfigStructure.FilterBank = 0;
 8008a40:	2300      	movs	r3, #0
 8008a42:	61fb      	str	r3, [r7, #28]
 8008a44:	e007      	b.n	8008a56 <can_filter_enable+0x46>
	}
	else if(hcan == &hcan2){
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	4a0b      	ldr	r2, [pc, #44]	; (8008a78 <can_filter_enable+0x68>)
 8008a4a:	4293      	cmp	r3, r2
 8008a4c:	d103      	bne.n	8008a56 <can_filter_enable+0x46>
		//FIXME: Test current back filter idx
		CAN_FilterConfigStructure.SlaveStartFilterBank = 14;
 8008a4e:	230e      	movs	r3, #14
 8008a50:	62fb      	str	r3, [r7, #44]	; 0x2c
		CAN_FilterConfigStructure.FilterBank = 14;
 8008a52:	230e      	movs	r3, #14
 8008a54:	61fb      	str	r3, [r7, #28]
	}

	HAL_CAN_ConfigFilter(hcan, &CAN_FilterConfigStructure);
 8008a56:	f107 0308 	add.w	r3, r7, #8
 8008a5a:	4619      	mov	r1, r3
 8008a5c:	6878      	ldr	r0, [r7, #4]
 8008a5e:	f001 ff29 	bl	800a8b4 <HAL_CAN_ConfigFilter>
	// activate the canx msg callback interrupt
	HAL_CAN_ActivateNotification(hcan, CAN_IT_RX_FIFO0_MSG_PENDING);
 8008a62:	2102      	movs	r1, #2
 8008a64:	6878      	ldr	r0, [r7, #4]
 8008a66:	f002 fa36 	bl	800aed6 <HAL_CAN_ActivateNotification>
}
 8008a6a:	bf00      	nop
 8008a6c:	3730      	adds	r7, #48	; 0x30
 8008a6e:	46bd      	mov	sp, r7
 8008a70:	bd80      	pop	{r7, pc}
 8008a72:	bf00      	nop
 8008a74:	2000d7e8 	.word	0x2000d7e8
 8008a78:	2000d7c0 	.word	0x2000d7c0

08008a7c <HAL_CAN_RxFifo0MsgPendingCallback>:
/* This function activates whenever the RxFifo receives a message
 * The StdId is obtained from the can message, then it is written into the buffer array (it is an array of arrays)
 * To figure out which motor it is for the read/write functions, we will refer to a table - see notes from March 25, 2021
 * There may be a better table later
*/
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan){
 8008a7c:	b580      	push	{r7, lr}
 8008a7e:	b08a      	sub	sp, #40	; 0x28
 8008a80:	af00      	add	r7, sp, #0
 8008a82:	6078      	str	r0, [r7, #4]
	CAN_RxHeaderTypeDef rx_header;
	rx_header.StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[CAN_RX_FIFO0].RIR) >> CAN_TI0R_STID_Pos;
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	f8d3 31b0 	ldr.w	r3, [r3, #432]	; 0x1b0
 8008a8c:	0d5b      	lsrs	r3, r3, #21
 8008a8e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008a92:	60bb      	str	r3, [r7, #8]
	if(hcan == &hcan1){
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	4a2d      	ldr	r2, [pc, #180]	; (8008b4c <HAL_CAN_RxFifo0MsgPendingCallback+0xd0>)
 8008a98:	4293      	cmp	r3, r2
 8008a9a:	d10f      	bne.n	8008abc <HAL_CAN_RxFifo0MsgPendingCallback+0x40>
		uint8_t idx=rx_header.StdId-CAN_RX_ID_START;
 8008a9c:	68bb      	ldr	r3, [r7, #8]
 8008a9e:	b2db      	uxtb	r3, r3
 8008aa0:	3b01      	subs	r3, #1
 8008aa2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &rx_header, can_rx_buffer[idx]);
 8008aa6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008aaa:	00db      	lsls	r3, r3, #3
 8008aac:	4a28      	ldr	r2, [pc, #160]	; (8008b50 <HAL_CAN_RxFifo0MsgPendingCallback+0xd4>)
 8008aae:	4413      	add	r3, r2
 8008ab0:	f107 0208 	add.w	r2, r7, #8
 8008ab4:	2100      	movs	r1, #0
 8008ab6:	6878      	ldr	r0, [r7, #4]
 8008ab8:	f002 f8fb 	bl	800acb2 <HAL_CAN_GetRxMessage>
	}
	if(hcan == &hcan2){
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	4a25      	ldr	r2, [pc, #148]	; (8008b54 <HAL_CAN_RxFifo0MsgPendingCallback+0xd8>)
 8008ac0:	4293      	cmp	r3, r2
 8008ac2:	d13f      	bne.n	8008b44 <HAL_CAN_RxFifo0MsgPendingCallback+0xc8>
		if(board_status==CHASSIS_BOARD){
 8008ac4:	4b24      	ldr	r3, [pc, #144]	; (8008b58 <HAL_CAN_RxFifo0MsgPendingCallback+0xdc>)
 8008ac6:	781b      	ldrb	r3, [r3, #0]
 8008ac8:	2b01      	cmp	r3, #1
 8008aca:	d11b      	bne.n	8008b04 <HAL_CAN_RxFifo0MsgPendingCallback+0x88>
			uint8_t idx=rx_header.StdId-IDLE_COMM_ID;
 8008acc:	68bb      	ldr	r3, [r7, #8]
 8008ace:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
			can_comm_rx[idx].comm_id = rx_header.StdId;
 8008ad2:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8008ad6:	68b9      	ldr	r1, [r7, #8]
 8008ad8:	4820      	ldr	r0, [pc, #128]	; (8008b5c <HAL_CAN_RxFifo0MsgPendingCallback+0xe0>)
 8008ada:	4613      	mov	r3, r2
 8008adc:	005b      	lsls	r3, r3, #1
 8008ade:	4413      	add	r3, r2
 8008ae0:	009b      	lsls	r3, r3, #2
 8008ae2:	4403      	add	r3, r0
 8008ae4:	6019      	str	r1, [r3, #0]
			HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &rx_header, can_comm_rx[idx].comm_rx_buffer);
 8008ae6:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8008aea:	4613      	mov	r3, r2
 8008aec:	005b      	lsls	r3, r3, #1
 8008aee:	4413      	add	r3, r2
 8008af0:	009b      	lsls	r3, r3, #2
 8008af2:	4a1a      	ldr	r2, [pc, #104]	; (8008b5c <HAL_CAN_RxFifo0MsgPendingCallback+0xe0>)
 8008af4:	4413      	add	r3, r2
 8008af6:	3304      	adds	r3, #4
 8008af8:	f107 0208 	add.w	r2, r7, #8
 8008afc:	2100      	movs	r1, #0
 8008afe:	6878      	ldr	r0, [r7, #4]
 8008b00:	f002 f8d7 	bl	800acb2 <HAL_CAN_GetRxMessage>
		}
		if(board_status==GIMBAL_BOARD){
 8008b04:	4b14      	ldr	r3, [pc, #80]	; (8008b58 <HAL_CAN_RxFifo0MsgPendingCallback+0xdc>)
 8008b06:	781b      	ldrb	r3, [r3, #0]
 8008b08:	2b00      	cmp	r3, #0
 8008b0a:	d11b      	bne.n	8008b44 <HAL_CAN_RxFifo0MsgPendingCallback+0xc8>
			uint8_t idx=rx_header.StdId-IDLE_COMM_ID;
 8008b0c:	68bb      	ldr	r3, [r7, #8]
 8008b0e:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
			can_comm_rx[idx].comm_id = rx_header.StdId;
 8008b12:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 8008b16:	68b9      	ldr	r1, [r7, #8]
 8008b18:	4810      	ldr	r0, [pc, #64]	; (8008b5c <HAL_CAN_RxFifo0MsgPendingCallback+0xe0>)
 8008b1a:	4613      	mov	r3, r2
 8008b1c:	005b      	lsls	r3, r3, #1
 8008b1e:	4413      	add	r3, r2
 8008b20:	009b      	lsls	r3, r3, #2
 8008b22:	4403      	add	r3, r0
 8008b24:	6019      	str	r1, [r3, #0]
			HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &rx_header, can_comm_rx[idx].comm_rx_buffer);
 8008b26:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 8008b2a:	4613      	mov	r3, r2
 8008b2c:	005b      	lsls	r3, r3, #1
 8008b2e:	4413      	add	r3, r2
 8008b30:	009b      	lsls	r3, r3, #2
 8008b32:	4a0a      	ldr	r2, [pc, #40]	; (8008b5c <HAL_CAN_RxFifo0MsgPendingCallback+0xe0>)
 8008b34:	4413      	add	r3, r2
 8008b36:	3304      	adds	r3, #4
 8008b38:	f107 0208 	add.w	r2, r7, #8
 8008b3c:	2100      	movs	r1, #0
 8008b3e:	6878      	ldr	r0, [r7, #4]
 8008b40:	f002 f8b7 	bl	800acb2 <HAL_CAN_GetRxMessage>
		}
	}
}
 8008b44:	bf00      	nop
 8008b46:	3728      	adds	r7, #40	; 0x28
 8008b48:	46bd      	mov	sp, r7
 8008b4a:	bd80      	pop	{r7, pc}
 8008b4c:	2000d7e8 	.word	0x2000d7e8
 8008b50:	200046fc 	.word	0x200046fc
 8008b54:	2000d7c0 	.word	0x2000d7c0
 8008b58:	200046f8 	.word	0x200046f8
 8008b5c:	20000530 	.word	0x20000530

08008b60 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8008b60:	b580      	push	{r7, lr}
 8008b62:	b082      	sub	sp, #8
 8008b64:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8008b66:	2300      	movs	r3, #0
 8008b68:	607b      	str	r3, [r7, #4]
 8008b6a:	4b27      	ldr	r3, [pc, #156]	; (8008c08 <MX_DMA_Init+0xa8>)
 8008b6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008b6e:	4a26      	ldr	r2, [pc, #152]	; (8008c08 <MX_DMA_Init+0xa8>)
 8008b70:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8008b74:	6313      	str	r3, [r2, #48]	; 0x30
 8008b76:	4b24      	ldr	r3, [pc, #144]	; (8008c08 <MX_DMA_Init+0xa8>)
 8008b78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008b7a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008b7e:	607b      	str	r3, [r7, #4]
 8008b80:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8008b82:	2300      	movs	r3, #0
 8008b84:	603b      	str	r3, [r7, #0]
 8008b86:	4b20      	ldr	r3, [pc, #128]	; (8008c08 <MX_DMA_Init+0xa8>)
 8008b88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008b8a:	4a1f      	ldr	r2, [pc, #124]	; (8008c08 <MX_DMA_Init+0xa8>)
 8008b8c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8008b90:	6313      	str	r3, [r2, #48]	; 0x30
 8008b92:	4b1d      	ldr	r3, [pc, #116]	; (8008c08 <MX_DMA_Init+0xa8>)
 8008b94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008b96:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008b9a:	603b      	str	r3, [r7, #0]
 8008b9c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 8008b9e:	2200      	movs	r2, #0
 8008ba0:	2105      	movs	r1, #5
 8008ba2:	200c      	movs	r0, #12
 8008ba4:	f002 fcc7 	bl	800b536 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8008ba8:	200c      	movs	r0, #12
 8008baa:	f002 fce0 	bl	800b56e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 8008bae:	2200      	movs	r2, #0
 8008bb0:	2105      	movs	r1, #5
 8008bb2:	2010      	movs	r0, #16
 8008bb4:	f002 fcbf 	bl	800b536 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8008bb8:	2010      	movs	r0, #16
 8008bba:	f002 fcd8 	bl	800b56e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 8008bbe:	2200      	movs	r2, #0
 8008bc0:	2105      	movs	r1, #5
 8008bc2:	203a      	movs	r0, #58	; 0x3a
 8008bc4:	f002 fcb7 	bl	800b536 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8008bc8:	203a      	movs	r0, #58	; 0x3a
 8008bca:	f002 fcd0 	bl	800b56e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 5, 0);
 8008bce:	2200      	movs	r2, #0
 8008bd0:	2105      	movs	r1, #5
 8008bd2:	203b      	movs	r0, #59	; 0x3b
 8008bd4:	f002 fcaf 	bl	800b536 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8008bd8:	203b      	movs	r0, #59	; 0x3b
 8008bda:	f002 fcc8 	bl	800b56e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream5_IRQn, 5, 0);
 8008bde:	2200      	movs	r2, #0
 8008be0:	2105      	movs	r1, #5
 8008be2:	2044      	movs	r0, #68	; 0x44
 8008be4:	f002 fca7 	bl	800b536 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream5_IRQn);
 8008be8:	2044      	movs	r0, #68	; 0x44
 8008bea:	f002 fcc0 	bl	800b56e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 5, 0);
 8008bee:	2200      	movs	r2, #0
 8008bf0:	2105      	movs	r1, #5
 8008bf2:	2046      	movs	r0, #70	; 0x46
 8008bf4:	f002 fc9f 	bl	800b536 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8008bf8:	2046      	movs	r0, #70	; 0x46
 8008bfa:	f002 fcb8 	bl	800b56e <HAL_NVIC_EnableIRQ>

}
 8008bfe:	bf00      	nop
 8008c00:	3708      	adds	r7, #8
 8008c02:	46bd      	mov	sp, r7
 8008c04:	bd80      	pop	{r7, pc}
 8008c06:	bf00      	nop
 8008c08:	40023800 	.word	0x40023800

08008c0c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8008c0c:	b480      	push	{r7}
 8008c0e:	b085      	sub	sp, #20
 8008c10:	af00      	add	r7, sp, #0
 8008c12:	60f8      	str	r0, [r7, #12]
 8008c14:	60b9      	str	r1, [r7, #8]
 8008c16:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8008c18:	68fb      	ldr	r3, [r7, #12]
 8008c1a:	4a07      	ldr	r2, [pc, #28]	; (8008c38 <vApplicationGetIdleTaskMemory+0x2c>)
 8008c1c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8008c1e:	68bb      	ldr	r3, [r7, #8]
 8008c20:	4a06      	ldr	r2, [pc, #24]	; (8008c3c <vApplicationGetIdleTaskMemory+0x30>)
 8008c22:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	2280      	movs	r2, #128	; 0x80
 8008c28:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8008c2a:	bf00      	nop
 8008c2c:	3714      	adds	r7, #20
 8008c2e:	46bd      	mov	sp, r7
 8008c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c34:	4770      	bx	lr
 8008c36:	bf00      	nop
 8008c38:	20000588 	.word	0x20000588
 8008c3c:	200005dc 	.word	0x200005dc

08008c40 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8008c40:	b5b0      	push	{r4, r5, r7, lr}
 8008c42:	b0c8      	sub	sp, #288	; 0x120
 8008c44:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8008c46:	4b58      	ldr	r3, [pc, #352]	; (8008da8 <MX_FREERTOS_Init+0x168>)
 8008c48:	f107 04e4 	add.w	r4, r7, #228	; 0xe4
 8008c4c:	461d      	mov	r5, r3
 8008c4e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008c50:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008c52:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8008c56:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8008c5a:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8008c5e:	2100      	movs	r1, #0
 8008c60:	4618      	mov	r0, r3
 8008c62:	f007 fa96 	bl	8010192 <osThreadCreate>
 8008c66:	4603      	mov	r3, r0
 8008c68:	4a50      	ldr	r2, [pc, #320]	; (8008dac <MX_FREERTOS_Init+0x16c>)
 8008c6a:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  osThreadDef(TimerTask, Timer_Task_Func, osPriorityHigh, 0, 256);
 8008c6c:	4b50      	ldr	r3, [pc, #320]	; (8008db0 <MX_FREERTOS_Init+0x170>)
 8008c6e:	f107 04c8 	add.w	r4, r7, #200	; 0xc8
 8008c72:	461d      	mov	r5, r3
 8008c74:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008c76:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008c78:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8008c7c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    TimerTaskHandle = osThreadCreate(osThread(TimerTask), NULL);
 8008c80:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8008c84:	2100      	movs	r1, #0
 8008c86:	4618      	mov	r0, r3
 8008c88:	f007 fa83 	bl	8010192 <osThreadCreate>
 8008c8c:	f8c7 011c 	str.w	r0, [r7, #284]	; 0x11c

    osThreadDef(CommTask, Comm_Task_Func, osPriorityHigh, 0, 256);
 8008c90:	4b48      	ldr	r3, [pc, #288]	; (8008db4 <MX_FREERTOS_Init+0x174>)
 8008c92:	f107 04ac 	add.w	r4, r7, #172	; 0xac
 8008c96:	461d      	mov	r5, r3
 8008c98:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008c9a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008c9c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8008ca0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    CommTaskHandle = osThreadCreate(osThread(CommTask), NULL);
 8008ca4:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8008ca8:	2100      	movs	r1, #0
 8008caa:	4618      	mov	r0, r3
 8008cac:	f007 fa71 	bl	8010192 <osThreadCreate>
 8008cb0:	f8c7 0118 	str.w	r0, [r7, #280]	; 0x118

    osThreadDef(WDGTask, WatchDog_Task_Function, osPriorityHigh, 0, 256);
 8008cb4:	4b40      	ldr	r3, [pc, #256]	; (8008db8 <MX_FREERTOS_Init+0x178>)
 8008cb6:	f107 0490 	add.w	r4, r7, #144	; 0x90
 8008cba:	461d      	mov	r5, r3
 8008cbc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008cbe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008cc0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8008cc4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    WDGTaskHandle = osThreadCreate(osThread(WDGTask), NULL);
 8008cc8:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8008ccc:	2100      	movs	r1, #0
 8008cce:	4618      	mov	r0, r3
 8008cd0:	f007 fa5f 	bl	8010192 <osThreadCreate>
 8008cd4:	f8c7 0114 	str.w	r0, [r7, #276]	; 0x114


    if(board_status == CHASSIS_BOARD){
 8008cd8:	4b38      	ldr	r3, [pc, #224]	; (8008dbc <MX_FREERTOS_Init+0x17c>)
 8008cda:	781b      	ldrb	r3, [r3, #0]
 8008cdc:	2b01      	cmp	r3, #1
 8008cde:	d124      	bne.n	8008d2a <MX_FREERTOS_Init+0xea>
    	  osThreadDef(ChassisTask, Chassis_Task_Func, osPriorityRealtime, 0, 256);
 8008ce0:	4b37      	ldr	r3, [pc, #220]	; (8008dc0 <MX_FREERTOS_Init+0x180>)
 8008ce2:	f107 0474 	add.w	r4, r7, #116	; 0x74
 8008ce6:	461d      	mov	r5, r3
 8008ce8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008cea:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008cec:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8008cf0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    	  ChassisTaskHandle = osThreadCreate(osThread(ChassisTask), NULL);
 8008cf4:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8008cf8:	2100      	movs	r1, #0
 8008cfa:	4618      	mov	r0, r3
 8008cfc:	f007 fa49 	bl	8010192 <osThreadCreate>
 8008d00:	f8c7 0104 	str.w	r0, [r7, #260]	; 0x104

    	  osThreadDef(RCTask, RC_Task_Func, osPriorityHigh, 0, 384);
 8008d04:	4b2f      	ldr	r3, [pc, #188]	; (8008dc4 <MX_FREERTOS_Init+0x184>)
 8008d06:	f107 0458 	add.w	r4, r7, #88	; 0x58
 8008d0a:	461d      	mov	r5, r3
 8008d0c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008d0e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008d10:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8008d14:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    	  RCTaskHandle = osThreadCreate(osThread(RCTask), NULL);
 8008d18:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8008d1c:	2100      	movs	r1, #0
 8008d1e:	4618      	mov	r0, r3
 8008d20:	f007 fa37 	bl	8010192 <osThreadCreate>
 8008d24:	f8c7 0100 	str.w	r0, [r7, #256]	; 0x100
    	  osThreadDef(IMUTask, IMU_Task_Function, osPriorityHigh, 0, 256);
    	  IMUTaskHandle = osThreadCreate(osThread(IMUTask), NULL);
      }
  /* USER CODE END RTOS_THREADS */

}
 8008d28:	e039      	b.n	8008d9e <MX_FREERTOS_Init+0x15e>
    else if(board_status == GIMBAL_BOARD){
 8008d2a:	4b24      	ldr	r3, [pc, #144]	; (8008dbc <MX_FREERTOS_Init+0x17c>)
 8008d2c:	781b      	ldrb	r3, [r3, #0]
 8008d2e:	2b00      	cmp	r3, #0
 8008d30:	d135      	bne.n	8008d9e <MX_FREERTOS_Init+0x15e>
    	  osThreadDef(GimbalTask, Gimbal_Task_Function, osPriorityRealtime, 0, 512);
 8008d32:	4b25      	ldr	r3, [pc, #148]	; (8008dc8 <MX_FREERTOS_Init+0x188>)
 8008d34:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 8008d38:	461d      	mov	r5, r3
 8008d3a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008d3c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008d3e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8008d42:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    	  GimbalTaskHandle = osThreadCreate(osThread(GimbalTask), NULL);
 8008d46:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8008d4a:	2100      	movs	r1, #0
 8008d4c:	4618      	mov	r0, r3
 8008d4e:	f007 fa20 	bl	8010192 <osThreadCreate>
 8008d52:	f8c7 0110 	str.w	r0, [r7, #272]	; 0x110
    	  osThreadDef(ShootTask, Shoot_Task_Func, osPriorityHigh, 0, 256);
 8008d56:	f107 0320 	add.w	r3, r7, #32
 8008d5a:	4a1c      	ldr	r2, [pc, #112]	; (8008dcc <MX_FREERTOS_Init+0x18c>)
 8008d5c:	461c      	mov	r4, r3
 8008d5e:	4615      	mov	r5, r2
 8008d60:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008d62:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008d64:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8008d68:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    	  ShootTaskHandle = osThreadCreate(osThread(ShootTask), NULL);
 8008d6c:	f107 0320 	add.w	r3, r7, #32
 8008d70:	2100      	movs	r1, #0
 8008d72:	4618      	mov	r0, r3
 8008d74:	f007 fa0d 	bl	8010192 <osThreadCreate>
 8008d78:	f8c7 010c 	str.w	r0, [r7, #268]	; 0x10c
    	  osThreadDef(IMUTask, IMU_Task_Function, osPriorityHigh, 0, 256);
 8008d7c:	1d3b      	adds	r3, r7, #4
 8008d7e:	4a14      	ldr	r2, [pc, #80]	; (8008dd0 <MX_FREERTOS_Init+0x190>)
 8008d80:	461c      	mov	r4, r3
 8008d82:	4615      	mov	r5, r2
 8008d84:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008d86:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008d88:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8008d8c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    	  IMUTaskHandle = osThreadCreate(osThread(IMUTask), NULL);
 8008d90:	1d3b      	adds	r3, r7, #4
 8008d92:	2100      	movs	r1, #0
 8008d94:	4618      	mov	r0, r3
 8008d96:	f007 f9fc 	bl	8010192 <osThreadCreate>
 8008d9a:	f8c7 0108 	str.w	r0, [r7, #264]	; 0x108
}
 8008d9e:	bf00      	nop
 8008da0:	f507 7790 	add.w	r7, r7, #288	; 0x120
 8008da4:	46bd      	mov	sp, r7
 8008da6:	bdb0      	pop	{r4, r5, r7, pc}
 8008da8:	080150c8 	.word	0x080150c8
 8008dac:	2000d810 	.word	0x2000d810
 8008db0:	080150e4 	.word	0x080150e4
 8008db4:	08015100 	.word	0x08015100
 8008db8:	0801511c 	.word	0x0801511c
 8008dbc:	200046f8 	.word	0x200046f8
 8008dc0:	08015138 	.word	0x08015138
 8008dc4:	08015154 	.word	0x08015154
 8008dc8:	08015170 	.word	0x08015170
 8008dcc:	0801518c 	.word	0x0801518c
 8008dd0:	080151a8 	.word	0x080151a8

08008dd4 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8008dd4:	b580      	push	{r7, lr}
 8008dd6:	b082      	sub	sp, #8
 8008dd8:	af00      	add	r7, sp, #0
 8008dda:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8008ddc:	2001      	movs	r0, #1
 8008dde:	f007 fa24 	bl	801022a <osDelay>
 8008de2:	e7fb      	b.n	8008ddc <StartDefaultTask+0x8>

08008de4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8008de4:	b580      	push	{r7, lr}
 8008de6:	b08e      	sub	sp, #56	; 0x38
 8008de8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008dea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008dee:	2200      	movs	r2, #0
 8008df0:	601a      	str	r2, [r3, #0]
 8008df2:	605a      	str	r2, [r3, #4]
 8008df4:	609a      	str	r2, [r3, #8]
 8008df6:	60da      	str	r2, [r3, #12]
 8008df8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8008dfa:	2300      	movs	r3, #0
 8008dfc:	623b      	str	r3, [r7, #32]
 8008dfe:	4b94      	ldr	r3, [pc, #592]	; (8009050 <MX_GPIO_Init+0x26c>)
 8008e00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e02:	4a93      	ldr	r2, [pc, #588]	; (8009050 <MX_GPIO_Init+0x26c>)
 8008e04:	f043 0302 	orr.w	r3, r3, #2
 8008e08:	6313      	str	r3, [r2, #48]	; 0x30
 8008e0a:	4b91      	ldr	r3, [pc, #580]	; (8009050 <MX_GPIO_Init+0x26c>)
 8008e0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e0e:	f003 0302 	and.w	r3, r3, #2
 8008e12:	623b      	str	r3, [r7, #32]
 8008e14:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8008e16:	2300      	movs	r3, #0
 8008e18:	61fb      	str	r3, [r7, #28]
 8008e1a:	4b8d      	ldr	r3, [pc, #564]	; (8009050 <MX_GPIO_Init+0x26c>)
 8008e1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e1e:	4a8c      	ldr	r2, [pc, #560]	; (8009050 <MX_GPIO_Init+0x26c>)
 8008e20:	f043 0301 	orr.w	r3, r3, #1
 8008e24:	6313      	str	r3, [r2, #48]	; 0x30
 8008e26:	4b8a      	ldr	r3, [pc, #552]	; (8009050 <MX_GPIO_Init+0x26c>)
 8008e28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e2a:	f003 0301 	and.w	r3, r3, #1
 8008e2e:	61fb      	str	r3, [r7, #28]
 8008e30:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8008e32:	2300      	movs	r3, #0
 8008e34:	61bb      	str	r3, [r7, #24]
 8008e36:	4b86      	ldr	r3, [pc, #536]	; (8009050 <MX_GPIO_Init+0x26c>)
 8008e38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e3a:	4a85      	ldr	r2, [pc, #532]	; (8009050 <MX_GPIO_Init+0x26c>)
 8008e3c:	f043 0308 	orr.w	r3, r3, #8
 8008e40:	6313      	str	r3, [r2, #48]	; 0x30
 8008e42:	4b83      	ldr	r3, [pc, #524]	; (8009050 <MX_GPIO_Init+0x26c>)
 8008e44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e46:	f003 0308 	and.w	r3, r3, #8
 8008e4a:	61bb      	str	r3, [r7, #24]
 8008e4c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8008e4e:	2300      	movs	r3, #0
 8008e50:	617b      	str	r3, [r7, #20]
 8008e52:	4b7f      	ldr	r3, [pc, #508]	; (8009050 <MX_GPIO_Init+0x26c>)
 8008e54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e56:	4a7e      	ldr	r2, [pc, #504]	; (8009050 <MX_GPIO_Init+0x26c>)
 8008e58:	f043 0304 	orr.w	r3, r3, #4
 8008e5c:	6313      	str	r3, [r2, #48]	; 0x30
 8008e5e:	4b7c      	ldr	r3, [pc, #496]	; (8009050 <MX_GPIO_Init+0x26c>)
 8008e60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e62:	f003 0304 	and.w	r3, r3, #4
 8008e66:	617b      	str	r3, [r7, #20]
 8008e68:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8008e6a:	2300      	movs	r3, #0
 8008e6c:	613b      	str	r3, [r7, #16]
 8008e6e:	4b78      	ldr	r3, [pc, #480]	; (8009050 <MX_GPIO_Init+0x26c>)
 8008e70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e72:	4a77      	ldr	r2, [pc, #476]	; (8009050 <MX_GPIO_Init+0x26c>)
 8008e74:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008e78:	6313      	str	r3, [r2, #48]	; 0x30
 8008e7a:	4b75      	ldr	r3, [pc, #468]	; (8009050 <MX_GPIO_Init+0x26c>)
 8008e7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008e82:	613b      	str	r3, [r7, #16]
 8008e84:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8008e86:	2300      	movs	r3, #0
 8008e88:	60fb      	str	r3, [r7, #12]
 8008e8a:	4b71      	ldr	r3, [pc, #452]	; (8009050 <MX_GPIO_Init+0x26c>)
 8008e8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e8e:	4a70      	ldr	r2, [pc, #448]	; (8009050 <MX_GPIO_Init+0x26c>)
 8008e90:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008e94:	6313      	str	r3, [r2, #48]	; 0x30
 8008e96:	4b6e      	ldr	r3, [pc, #440]	; (8009050 <MX_GPIO_Init+0x26c>)
 8008e98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e9a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008e9e:	60fb      	str	r3, [r7, #12]
 8008ea0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8008ea2:	2300      	movs	r3, #0
 8008ea4:	60bb      	str	r3, [r7, #8]
 8008ea6:	4b6a      	ldr	r3, [pc, #424]	; (8009050 <MX_GPIO_Init+0x26c>)
 8008ea8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008eaa:	4a69      	ldr	r2, [pc, #420]	; (8009050 <MX_GPIO_Init+0x26c>)
 8008eac:	f043 0320 	orr.w	r3, r3, #32
 8008eb0:	6313      	str	r3, [r2, #48]	; 0x30
 8008eb2:	4b67      	ldr	r3, [pc, #412]	; (8009050 <MX_GPIO_Init+0x26c>)
 8008eb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008eb6:	f003 0320 	and.w	r3, r3, #32
 8008eba:	60bb      	str	r3, [r7, #8]
 8008ebc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8008ebe:	2300      	movs	r3, #0
 8008ec0:	607b      	str	r3, [r7, #4]
 8008ec2:	4b63      	ldr	r3, [pc, #396]	; (8009050 <MX_GPIO_Init+0x26c>)
 8008ec4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008ec6:	4a62      	ldr	r2, [pc, #392]	; (8009050 <MX_GPIO_Init+0x26c>)
 8008ec8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008ecc:	6313      	str	r3, [r2, #48]	; 0x30
 8008ece:	4b60      	ldr	r3, [pc, #384]	; (8009050 <MX_GPIO_Init+0x26c>)
 8008ed0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008ed2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008ed6:	607b      	str	r3, [r7, #4]
 8008ed8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 8008eda:	2201      	movs	r2, #1
 8008edc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8008ee0:	485c      	ldr	r0, [pc, #368]	; (8009054 <MX_GPIO_Init+0x270>)
 8008ee2:	f003 f915 	bl	800c110 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RSTN_IST8310_GPIO_Port, RSTN_IST8310_Pin, GPIO_PIN_SET);
 8008ee6:	2201      	movs	r2, #1
 8008ee8:	2140      	movs	r1, #64	; 0x40
 8008eea:	485b      	ldr	r0, [pc, #364]	; (8009058 <MX_GPIO_Init+0x274>)
 8008eec:	f003 f910 	bl	800c110 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, LED_Red_Pin|LED_Green_Pin|LED_Blue_Pin, GPIO_PIN_RESET);
 8008ef0:	2200      	movs	r2, #0
 8008ef2:	f44f 51e0 	mov.w	r1, #7168	; 0x1c00
 8008ef6:	4859      	ldr	r0, [pc, #356]	; (800905c <MX_GPIO_Init+0x278>)
 8008ef8:	f003 f90a 	bl	800c110 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS1_ACCEL_GPIO_Port, CS1_ACCEL_Pin, GPIO_PIN_SET);
 8008efc:	2201      	movs	r2, #1
 8008efe:	2110      	movs	r1, #16
 8008f00:	4857      	ldr	r0, [pc, #348]	; (8009060 <MX_GPIO_Init+0x27c>)
 8008f02:	f003 f905 	bl	800c110 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS1_GYRO_GPIO_Port, CS1_GYRO_Pin, GPIO_PIN_SET);
 8008f06:	2201      	movs	r2, #1
 8008f08:	2101      	movs	r1, #1
 8008f0a:	4856      	ldr	r0, [pc, #344]	; (8009064 <MX_GPIO_Init+0x280>)
 8008f0c:	f003 f900 	bl	800c110 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(HIGH_VOLT_GPIO_Port, HIGH_VOLT_Pin, GPIO_PIN_RESET);
 8008f10:	2200      	movs	r2, #0
 8008f12:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8008f16:	4853      	ldr	r0, [pc, #332]	; (8009064 <MX_GPIO_Init+0x280>)
 8008f18:	f003 f8fa 	bl	800c110 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8008f1c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008f20:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8008f22:	2301      	movs	r3, #1
 8008f24:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008f26:	2300      	movs	r3, #0
 8008f28:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008f2a:	2300      	movs	r3, #0
 8008f2c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8008f2e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008f32:	4619      	mov	r1, r3
 8008f34:	4847      	ldr	r0, [pc, #284]	; (8009054 <MX_GPIO_Init+0x270>)
 8008f36:	f002 ff37 	bl	800bda8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Board_Status_Pin;
 8008f3a:	2302      	movs	r3, #2
 8008f3c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8008f3e:	2300      	movs	r3, #0
 8008f40:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8008f42:	2301      	movs	r3, #1
 8008f44:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(Board_Status_GPIO_Port, &GPIO_InitStruct);
 8008f46:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008f4a:	4619      	mov	r1, r3
 8008f4c:	4846      	ldr	r0, [pc, #280]	; (8009068 <MX_GPIO_Init+0x284>)
 8008f4e:	f002 ff2b 	bl	800bda8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RSTN_IST8310_Pin;
 8008f52:	2340      	movs	r3, #64	; 0x40
 8008f54:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8008f56:	2301      	movs	r3, #1
 8008f58:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8008f5a:	2301      	movs	r3, #1
 8008f5c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8008f5e:	2301      	movs	r3, #1
 8008f60:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(RSTN_IST8310_GPIO_Port, &GPIO_InitStruct);
 8008f62:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008f66:	4619      	mov	r1, r3
 8008f68:	483b      	ldr	r0, [pc, #236]	; (8009058 <MX_GPIO_Init+0x274>)
 8008f6a:	f002 ff1d 	bl	800bda8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PHPin PHPin PHPin */
  GPIO_InitStruct.Pin = LED_Red_Pin|LED_Green_Pin|LED_Blue_Pin;
 8008f6e:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8008f72:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8008f74:	2301      	movs	r3, #1
 8008f76:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008f78:	2300      	movs	r3, #0
 8008f7a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008f7c:	2300      	movs	r3, #0
 8008f7e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8008f80:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008f84:	4619      	mov	r1, r3
 8008f86:	4835      	ldr	r0, [pc, #212]	; (800905c <MX_GPIO_Init+0x278>)
 8008f88:	f002 ff0e 	bl	800bda8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin */
  GPIO_InitStruct.Pin = DRDY_IST8310_Pin|SOFTWARE_EXTI_Pin;
 8008f8c:	2309      	movs	r3, #9
 8008f8e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8008f90:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8008f94:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8008f96:	2301      	movs	r3, #1
 8008f98:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8008f9a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008f9e:	4619      	mov	r1, r3
 8008fa0:	482d      	ldr	r0, [pc, #180]	; (8009058 <MX_GPIO_Init+0x274>)
 8008fa2:	f002 ff01 	bl	800bda8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CS1_ACCEL_Pin;
 8008fa6:	2310      	movs	r3, #16
 8008fa8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8008faa:	2301      	movs	r3, #1
 8008fac:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8008fae:	2301      	movs	r3, #1
 8008fb0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8008fb2:	2302      	movs	r3, #2
 8008fb4:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(CS1_ACCEL_GPIO_Port, &GPIO_InitStruct);
 8008fb6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008fba:	4619      	mov	r1, r3
 8008fbc:	4828      	ldr	r0, [pc, #160]	; (8009060 <MX_GPIO_Init+0x27c>)
 8008fbe:	f002 fef3 	bl	800bda8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = INT1_ACCEL_Pin|INT1_GYRO_Pin;
 8008fc2:	2330      	movs	r3, #48	; 0x30
 8008fc4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8008fc6:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8008fca:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8008fcc:	2301      	movs	r3, #1
 8008fce:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8008fd0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008fd4:	4619      	mov	r1, r3
 8008fd6:	481f      	ldr	r0, [pc, #124]	; (8009054 <MX_GPIO_Init+0x270>)
 8008fd8:	f002 fee6 	bl	800bda8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CS1_GYRO_Pin;
 8008fdc:	2301      	movs	r3, #1
 8008fde:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8008fe0:	2301      	movs	r3, #1
 8008fe2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8008fe4:	2301      	movs	r3, #1
 8008fe6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8008fe8:	2302      	movs	r3, #2
 8008fea:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(CS1_GYRO_GPIO_Port, &GPIO_InitStruct);
 8008fec:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008ff0:	4619      	mov	r1, r3
 8008ff2:	481c      	ldr	r0, [pc, #112]	; (8009064 <MX_GPIO_Init+0x280>)
 8008ff4:	f002 fed8 	bl	800bda8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = HIGH_VOLT_Pin;
 8008ff8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008ffc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8008ffe:	2301      	movs	r3, #1
 8009000:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009002:	2300      	movs	r3, #0
 8009004:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009006:	2300      	movs	r3, #0
 8009008:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(HIGH_VOLT_GPIO_Port, &GPIO_InitStruct);
 800900a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800900e:	4619      	mov	r1, r3
 8009010:	4814      	ldr	r0, [pc, #80]	; (8009064 <MX_GPIO_Init+0x280>)
 8009012:	f002 fec9 	bl	800bda8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 8009016:	2200      	movs	r2, #0
 8009018:	2105      	movs	r1, #5
 800901a:	2006      	movs	r0, #6
 800901c:	f002 fa8b 	bl	800b536 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8009020:	2006      	movs	r0, #6
 8009022:	f002 faa4 	bl	800b56e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 5, 0);
 8009026:	2200      	movs	r2, #0
 8009028:	2105      	movs	r1, #5
 800902a:	200a      	movs	r0, #10
 800902c:	f002 fa83 	bl	800b536 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8009030:	200a      	movs	r0, #10
 8009032:	f002 fa9c 	bl	800b56e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8009036:	2200      	movs	r2, #0
 8009038:	2105      	movs	r1, #5
 800903a:	2017      	movs	r0, #23
 800903c:	f002 fa7b 	bl	800b536 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8009040:	2017      	movs	r0, #23
 8009042:	f002 fa94 	bl	800b56e <HAL_NVIC_EnableIRQ>

}
 8009046:	bf00      	nop
 8009048:	3738      	adds	r7, #56	; 0x38
 800904a:	46bd      	mov	sp, r7
 800904c:	bd80      	pop	{r7, pc}
 800904e:	bf00      	nop
 8009050:	40023800 	.word	0x40023800
 8009054:	40020800 	.word	0x40020800
 8009058:	40021800 	.word	0x40021800
 800905c:	40021c00 	.word	0x40021c00
 8009060:	40020000 	.word	0x40020000
 8009064:	40020400 	.word	0x40020400
 8009068:	40021400 	.word	0x40021400

0800906c <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 2 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 800906c:	b480      	push	{r7}
 800906e:	b083      	sub	sp, #12
 8009070:	af00      	add	r7, sp, #0
 8009072:	4603      	mov	r3, r0
 8009074:	80fb      	strh	r3, [r7, #6]
	/* Not Implement Button IT Yet,
	 * may be reserved for gyro calibration */
}
 8009076:	bf00      	nop
 8009078:	370c      	adds	r7, #12
 800907a:	46bd      	mov	sp, r7
 800907c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009080:	4770      	bx	lr
	...

08009084 <MX_I2C3_Init>:

I2C_HandleTypeDef hi2c3;

/* I2C3 init function */
void MX_I2C3_Init(void)
{
 8009084:	b580      	push	{r7, lr}
 8009086:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8009088:	4b12      	ldr	r3, [pc, #72]	; (80090d4 <MX_I2C3_Init+0x50>)
 800908a:	4a13      	ldr	r2, [pc, #76]	; (80090d8 <MX_I2C3_Init+0x54>)
 800908c:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 400000;
 800908e:	4b11      	ldr	r3, [pc, #68]	; (80090d4 <MX_I2C3_Init+0x50>)
 8009090:	4a12      	ldr	r2, [pc, #72]	; (80090dc <MX_I2C3_Init+0x58>)
 8009092:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8009094:	4b0f      	ldr	r3, [pc, #60]	; (80090d4 <MX_I2C3_Init+0x50>)
 8009096:	2200      	movs	r2, #0
 8009098:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 800909a:	4b0e      	ldr	r3, [pc, #56]	; (80090d4 <MX_I2C3_Init+0x50>)
 800909c:	2200      	movs	r2, #0
 800909e:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80090a0:	4b0c      	ldr	r3, [pc, #48]	; (80090d4 <MX_I2C3_Init+0x50>)
 80090a2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80090a6:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80090a8:	4b0a      	ldr	r3, [pc, #40]	; (80090d4 <MX_I2C3_Init+0x50>)
 80090aa:	2200      	movs	r2, #0
 80090ac:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 80090ae:	4b09      	ldr	r3, [pc, #36]	; (80090d4 <MX_I2C3_Init+0x50>)
 80090b0:	2200      	movs	r2, #0
 80090b2:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80090b4:	4b07      	ldr	r3, [pc, #28]	; (80090d4 <MX_I2C3_Init+0x50>)
 80090b6:	2200      	movs	r2, #0
 80090b8:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80090ba:	4b06      	ldr	r3, [pc, #24]	; (80090d4 <MX_I2C3_Init+0x50>)
 80090bc:	2200      	movs	r2, #0
 80090be:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80090c0:	4804      	ldr	r0, [pc, #16]	; (80090d4 <MX_I2C3_Init+0x50>)
 80090c2:	f003 f857 	bl	800c174 <HAL_I2C_Init>
 80090c6:	4603      	mov	r3, r0
 80090c8:	2b00      	cmp	r3, #0
 80090ca:	d001      	beq.n	80090d0 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 80090cc:	f000 fa2a 	bl	8009524 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80090d0:	bf00      	nop
 80090d2:	bd80      	pop	{r7, pc}
 80090d4:	2000d814 	.word	0x2000d814
 80090d8:	40005c00 	.word	0x40005c00
 80090dc:	00061a80 	.word	0x00061a80

080090e0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80090e0:	b580      	push	{r7, lr}
 80090e2:	b08a      	sub	sp, #40	; 0x28
 80090e4:	af00      	add	r7, sp, #0
 80090e6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80090e8:	f107 0314 	add.w	r3, r7, #20
 80090ec:	2200      	movs	r2, #0
 80090ee:	601a      	str	r2, [r3, #0]
 80090f0:	605a      	str	r2, [r3, #4]
 80090f2:	609a      	str	r2, [r3, #8]
 80090f4:	60da      	str	r2, [r3, #12]
 80090f6:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C3)
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	681b      	ldr	r3, [r3, #0]
 80090fc:	4a29      	ldr	r2, [pc, #164]	; (80091a4 <HAL_I2C_MspInit+0xc4>)
 80090fe:	4293      	cmp	r3, r2
 8009100:	d14b      	bne.n	800919a <HAL_I2C_MspInit+0xba>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8009102:	2300      	movs	r3, #0
 8009104:	613b      	str	r3, [r7, #16]
 8009106:	4b28      	ldr	r3, [pc, #160]	; (80091a8 <HAL_I2C_MspInit+0xc8>)
 8009108:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800910a:	4a27      	ldr	r2, [pc, #156]	; (80091a8 <HAL_I2C_MspInit+0xc8>)
 800910c:	f043 0304 	orr.w	r3, r3, #4
 8009110:	6313      	str	r3, [r2, #48]	; 0x30
 8009112:	4b25      	ldr	r3, [pc, #148]	; (80091a8 <HAL_I2C_MspInit+0xc8>)
 8009114:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009116:	f003 0304 	and.w	r3, r3, #4
 800911a:	613b      	str	r3, [r7, #16]
 800911c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800911e:	2300      	movs	r3, #0
 8009120:	60fb      	str	r3, [r7, #12]
 8009122:	4b21      	ldr	r3, [pc, #132]	; (80091a8 <HAL_I2C_MspInit+0xc8>)
 8009124:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009126:	4a20      	ldr	r2, [pc, #128]	; (80091a8 <HAL_I2C_MspInit+0xc8>)
 8009128:	f043 0301 	orr.w	r3, r3, #1
 800912c:	6313      	str	r3, [r2, #48]	; 0x30
 800912e:	4b1e      	ldr	r3, [pc, #120]	; (80091a8 <HAL_I2C_MspInit+0xc8>)
 8009130:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009132:	f003 0301 	and.w	r3, r3, #1
 8009136:	60fb      	str	r3, [r7, #12]
 8009138:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800913a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800913e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8009140:	2312      	movs	r3, #18
 8009142:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8009144:	2301      	movs	r3, #1
 8009146:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009148:	2303      	movs	r3, #3
 800914a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800914c:	2304      	movs	r3, #4
 800914e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8009150:	f107 0314 	add.w	r3, r7, #20
 8009154:	4619      	mov	r1, r3
 8009156:	4815      	ldr	r0, [pc, #84]	; (80091ac <HAL_I2C_MspInit+0xcc>)
 8009158:	f002 fe26 	bl	800bda8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800915c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009160:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8009162:	2312      	movs	r3, #18
 8009164:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8009166:	2301      	movs	r3, #1
 8009168:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800916a:	2303      	movs	r3, #3
 800916c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800916e:	2304      	movs	r3, #4
 8009170:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009172:	f107 0314 	add.w	r3, r7, #20
 8009176:	4619      	mov	r1, r3
 8009178:	480d      	ldr	r0, [pc, #52]	; (80091b0 <HAL_I2C_MspInit+0xd0>)
 800917a:	f002 fe15 	bl	800bda8 <HAL_GPIO_Init>

    /* I2C3 clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 800917e:	2300      	movs	r3, #0
 8009180:	60bb      	str	r3, [r7, #8]
 8009182:	4b09      	ldr	r3, [pc, #36]	; (80091a8 <HAL_I2C_MspInit+0xc8>)
 8009184:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009186:	4a08      	ldr	r2, [pc, #32]	; (80091a8 <HAL_I2C_MspInit+0xc8>)
 8009188:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800918c:	6413      	str	r3, [r2, #64]	; 0x40
 800918e:	4b06      	ldr	r3, [pc, #24]	; (80091a8 <HAL_I2C_MspInit+0xc8>)
 8009190:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009192:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8009196:	60bb      	str	r3, [r7, #8]
 8009198:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 800919a:	bf00      	nop
 800919c:	3728      	adds	r7, #40	; 0x28
 800919e:	46bd      	mov	sp, r7
 80091a0:	bd80      	pop	{r7, pc}
 80091a2:	bf00      	nop
 80091a4:	40005c00 	.word	0x40005c00
 80091a8:	40023800 	.word	0x40023800
 80091ac:	40020800 	.word	0x40020800
 80091b0:	40020000 	.word	0x40020000

080091b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80091b4:	b580      	push	{r7, lr}
 80091b6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
   HAL_Init();
 80091b8:	f001 f9ea 	bl	800a590 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80091bc:	f000 f838 	bl	8009230 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80091c0:	f7ff fe10 	bl	8008de4 <MX_GPIO_Init>
  MX_DMA_Init();
 80091c4:	f7ff fccc 	bl	8008b60 <MX_DMA_Init>
  MX_CAN1_Init();
 80091c8:	f7ff faf6 	bl	80087b8 <MX_CAN1_Init>
  MX_CAN2_Init();
 80091cc:	f7ff fb2a 	bl	8008824 <MX_CAN2_Init>
  MX_TIM4_Init();
 80091d0:	f000 fc62 	bl	8009a98 <MX_TIM4_Init>
  MX_TIM8_Init();
 80091d4:	f000 fd2a 	bl	8009c2c <MX_TIM8_Init>
  MX_TIM10_Init();
 80091d8:	f000 fdac 	bl	8009d34 <MX_TIM10_Init>
  MX_TIM13_Init();
 80091dc:	f000 fdf8 	bl	8009dd0 <MX_TIM13_Init>
  MX_USART1_UART_Init();
 80091e0:	f000 ff5e 	bl	800a0a0 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 80091e4:	f000 ffc6 	bl	800a174 <MX_USART3_UART_Init>
  MX_USART2_UART_Init();
 80091e8:	f000 ff84 	bl	800a0f4 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 80091ec:	f000 f9a0 	bl	8009530 <MX_SPI1_Init>
  MX_I2C3_Init();
 80091f0:	f7ff ff48 	bl	8009084 <MX_I2C3_Init>
//  MX_IWDG_Init();
  MX_TIM5_Init();
 80091f4:	f000 fcaa 	bl	8009b4c <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */
#ifdef USE_IWDG
/*To deactivate IWDG, go to main.h and comment #define USE_IWDG 1 */
  MX_IWDG_Init();//enable IWDG, period 2s
#endif
	HAL_GPIO_WritePin(LED_Green_GPIO_Port, LED_Green_Pin, GPIO_PIN_RESET);// turn off the green led
 80091f8:	2200      	movs	r2, #0
 80091fa:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80091fe:	480b      	ldr	r0, [pc, #44]	; (800922c <main+0x78>)
 8009200:	f002 ff86 	bl	800c110 <HAL_GPIO_WritePin>
	if(firmware_and_system_init() != HAL_OK){
 8009204:	f000 f87e 	bl	8009304 <firmware_and_system_init>
 8009208:	4603      	mov	r3, r0
 800920a:	2b00      	cmp	r3, #0
 800920c:	d002      	beq.n	8009214 <main+0x60>
	  Error_Handler();
 800920e:	f000 f989 	bl	8009524 <Error_Handler>
 8009212:	e005      	b.n	8009220 <main+0x6c>
	}
	else
	  HAL_GPIO_WritePin(LED_Green_GPIO_Port, LED_Green_Pin, GPIO_PIN_SET);// turn on the green led
 8009214:	2201      	movs	r2, #1
 8009216:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800921a:	4804      	ldr	r0, [pc, #16]	; (800922c <main+0x78>)
 800921c:	f002 ff78 	bl	800c110 <HAL_GPIO_WritePin>
  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init();
 8009220:	f7ff fd0e 	bl	8008c40 <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 8009224:	f006 ffae 	bl	8010184 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8009228:	e7fe      	b.n	8009228 <main+0x74>
 800922a:	bf00      	nop
 800922c:	40021c00 	.word	0x40021c00

08009230 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8009230:	b580      	push	{r7, lr}
 8009232:	b094      	sub	sp, #80	; 0x50
 8009234:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8009236:	f107 0320 	add.w	r3, r7, #32
 800923a:	2230      	movs	r2, #48	; 0x30
 800923c:	2100      	movs	r1, #0
 800923e:	4618      	mov	r0, r3
 8009240:	f008 fcaa 	bl	8011b98 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8009244:	f107 030c 	add.w	r3, r7, #12
 8009248:	2200      	movs	r2, #0
 800924a:	601a      	str	r2, [r3, #0]
 800924c:	605a      	str	r2, [r3, #4]
 800924e:	609a      	str	r2, [r3, #8]
 8009250:	60da      	str	r2, [r3, #12]
 8009252:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8009254:	2300      	movs	r3, #0
 8009256:	60bb      	str	r3, [r7, #8]
 8009258:	4b28      	ldr	r3, [pc, #160]	; (80092fc <SystemClock_Config+0xcc>)
 800925a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800925c:	4a27      	ldr	r2, [pc, #156]	; (80092fc <SystemClock_Config+0xcc>)
 800925e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009262:	6413      	str	r3, [r2, #64]	; 0x40
 8009264:	4b25      	ldr	r3, [pc, #148]	; (80092fc <SystemClock_Config+0xcc>)
 8009266:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009268:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800926c:	60bb      	str	r3, [r7, #8]
 800926e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8009270:	2300      	movs	r3, #0
 8009272:	607b      	str	r3, [r7, #4]
 8009274:	4b22      	ldr	r3, [pc, #136]	; (8009300 <SystemClock_Config+0xd0>)
 8009276:	681b      	ldr	r3, [r3, #0]
 8009278:	4a21      	ldr	r2, [pc, #132]	; (8009300 <SystemClock_Config+0xd0>)
 800927a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800927e:	6013      	str	r3, [r2, #0]
 8009280:	4b1f      	ldr	r3, [pc, #124]	; (8009300 <SystemClock_Config+0xd0>)
 8009282:	681b      	ldr	r3, [r3, #0]
 8009284:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009288:	607b      	str	r3, [r7, #4]
 800928a:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800928c:	2301      	movs	r3, #1
 800928e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8009290:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8009294:	627b      	str	r3, [r7, #36]	; 0x24
//  RCC_OscInitStruct.LSIState = RCC_LSI_ON;//RCC_LSI_ON
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8009296:	2302      	movs	r3, #2
 8009298:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800929a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800929e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 6;
 80092a0:	2306      	movs	r3, #6
 80092a2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80092a4:	23a8      	movs	r3, #168	; 0xa8
 80092a6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80092a8:	2302      	movs	r3, #2
 80092aa:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;//4
 80092ac:	2307      	movs	r3, #7
 80092ae:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80092b0:	f107 0320 	add.w	r3, r7, #32
 80092b4:	4618      	mov	r0, r3
 80092b6:	f003 ff1d 	bl	800d0f4 <HAL_RCC_OscConfig>
 80092ba:	4603      	mov	r3, r0
 80092bc:	2b00      	cmp	r3, #0
 80092be:	d001      	beq.n	80092c4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80092c0:	f000 f930 	bl	8009524 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80092c4:	230f      	movs	r3, #15
 80092c6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80092c8:	2302      	movs	r3, #2
 80092ca:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80092cc:	2300      	movs	r3, #0
 80092ce:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80092d0:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80092d4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80092d6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80092da:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80092dc:	f107 030c 	add.w	r3, r7, #12
 80092e0:	2105      	movs	r1, #5
 80092e2:	4618      	mov	r0, r3
 80092e4:	f004 f97e 	bl	800d5e4 <HAL_RCC_ClockConfig>
 80092e8:	4603      	mov	r3, r0
 80092ea:	2b00      	cmp	r3, #0
 80092ec:	d001      	beq.n	80092f2 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80092ee:	f000 f919 	bl	8009524 <Error_Handler>
  }
}
 80092f2:	bf00      	nop
 80092f4:	3750      	adds	r7, #80	; 0x50
 80092f6:	46bd      	mov	sp, r7
 80092f8:	bd80      	pop	{r7, pc}
 80092fa:	bf00      	nop
 80092fc:	40023800 	.word	0x40023800
 8009300:	40007000 	.word	0x40007000

08009304 <firmware_and_system_init>:

/* USER CODE BEGIN 4 */
HAL_StatusTypeDef firmware_and_system_init(void){
 8009304:	b580      	push	{r7, lr}
 8009306:	b082      	sub	sp, #8
 8009308:	af00      	add	r7, sp, #0
 /* CAN1 & CAN2 Init */
 if( HAL_CAN_Start(&hcan1) != HAL_OK){
 800930a:	482d      	ldr	r0, [pc, #180]	; (80093c0 <firmware_and_system_init+0xbc>)
 800930c:	f001 fbb2 	bl	800aa74 <HAL_CAN_Start>
 8009310:	4603      	mov	r3, r0
 8009312:	2b00      	cmp	r3, #0
 8009314:	d001      	beq.n	800931a <firmware_and_system_init+0x16>
	 return HAL_ERROR;
 8009316:	2301      	movs	r3, #1
 8009318:	e04d      	b.n	80093b6 <firmware_and_system_init+0xb2>
 }
 if( HAL_CAN_Start(&hcan2) != HAL_OK){
 800931a:	482a      	ldr	r0, [pc, #168]	; (80093c4 <firmware_and_system_init+0xc0>)
 800931c:	f001 fbaa 	bl	800aa74 <HAL_CAN_Start>
 8009320:	4603      	mov	r3, r0
 8009322:	2b00      	cmp	r3, #0
 8009324:	d001      	beq.n	800932a <firmware_and_system_init+0x26>
 	 return HAL_ERROR;
 8009326:	2301      	movs	r3, #1
 8009328:	e045      	b.n	80093b6 <firmware_and_system_init+0xb2>
 }
 /* CAN1 & CAN2 filter Init */
 can_filter_enable(&hcan1);
 800932a:	4825      	ldr	r0, [pc, #148]	; (80093c0 <firmware_and_system_init+0xbc>)
 800932c:	f7ff fb70 	bl	8008a10 <can_filter_enable>
 can_filter_enable(&hcan2);
 8009330:	4824      	ldr	r0, [pc, #144]	; (80093c4 <firmware_and_system_init+0xc0>)
 8009332:	f7ff fb6d 	bl	8008a10 <can_filter_enable>

 /* Timer 13 IT Init */
 if( HAL_TIM_Base_Start_IT(&htim13) != HAL_OK){
 8009336:	4824      	ldr	r0, [pc, #144]	; (80093c8 <firmware_and_system_init+0xc4>)
 8009338:	f004 fe6a 	bl	800e010 <HAL_TIM_Base_Start_IT>
 800933c:	4603      	mov	r3, r0
 800933e:	2b00      	cmp	r3, #0
 8009340:	d001      	beq.n	8009346 <firmware_and_system_init+0x42>
  	 return HAL_ERROR;
 8009342:	2301      	movs	r3, #1
 8009344:	e037      	b.n	80093b6 <firmware_and_system_init+0xb2>
 }
 /* Heat PWM signal Init */
 if( HAL_TIM_PWM_Start(&htim10,TIM_CHANNEL_1) != HAL_OK){
 8009346:	2100      	movs	r1, #0
 8009348:	4820      	ldr	r0, [pc, #128]	; (80093cc <firmware_and_system_init+0xc8>)
 800934a:	f004 ff21 	bl	800e190 <HAL_TIM_PWM_Start>
 800934e:	4603      	mov	r3, r0
 8009350:	2b00      	cmp	r3, #0
 8009352:	d001      	beq.n	8009358 <firmware_and_system_init+0x54>
   	 return HAL_ERROR;
 8009354:	2301      	movs	r3, #1
 8009356:	e02e      	b.n	80093b6 <firmware_and_system_init+0xb2>
 }
 /* Read Board Status */
 if(HAL_GPIO_ReadPin(Board_Status_GPIO_Port, Board_Status_Pin) == GPIO_PIN_RESET)
 8009358:	2102      	movs	r1, #2
 800935a:	481d      	ldr	r0, [pc, #116]	; (80093d0 <firmware_and_system_init+0xcc>)
 800935c:	f002 fec0 	bl	800c0e0 <HAL_GPIO_ReadPin>
 8009360:	4603      	mov	r3, r0
 8009362:	2b00      	cmp	r3, #0
 8009364:	d103      	bne.n	800936e <firmware_and_system_init+0x6a>
	  board_status = CHASSIS_BOARD;
 8009366:	4b1b      	ldr	r3, [pc, #108]	; (80093d4 <firmware_and_system_init+0xd0>)
 8009368:	2201      	movs	r2, #1
 800936a:	701a      	strb	r2, [r3, #0]
 800936c:	e002      	b.n	8009374 <firmware_and_system_init+0x70>
 else
	  board_status = GIMBAL_BOARD;
 800936e:	4b19      	ldr	r3, [pc, #100]	; (80093d4 <firmware_and_system_init+0xd0>)
 8009370:	2200      	movs	r2, #0
 8009372:	701a      	strb	r2, [r3, #0]

 /* init fb struct of motors */
 for(int i=0;i<MOTOR_COUNT;i++){
 8009374:	2300      	movs	r3, #0
 8009376:	607b      	str	r3, [r7, #4]
 8009378:	e00e      	b.n	8009398 <firmware_and_system_init+0x94>
	 memset(&(motor_data[i].motor_feedback), 0, sizeof(Motor_Feedback_Data_t));
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	2294      	movs	r2, #148	; 0x94
 800937e:	fb02 f303 	mul.w	r3, r2, r3
 8009382:	3388      	adds	r3, #136	; 0x88
 8009384:	4a14      	ldr	r2, [pc, #80]	; (80093d8 <firmware_and_system_init+0xd4>)
 8009386:	4413      	add	r3, r2
 8009388:	2208      	movs	r2, #8
 800938a:	2100      	movs	r1, #0
 800938c:	4618      	mov	r0, r3
 800938e:	f008 fc03 	bl	8011b98 <memset>
 for(int i=0;i<MOTOR_COUNT;i++){
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	3301      	adds	r3, #1
 8009396:	607b      	str	r3, [r7, #4]
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	2b07      	cmp	r3, #7
 800939c:	dded      	ble.n	800937a <firmware_and_system_init+0x76>
 }
 /* referee system init*/
 referee_init(&referee);
 800939e:	480f      	ldr	r0, [pc, #60]	; (80093dc <firmware_and_system_init+0xd8>)
 80093a0:	f7ff f934 	bl	800860c <referee_init>

 /* init buzzer */
 buzzer_init(&buzzer);
 80093a4:	480e      	ldr	r0, [pc, #56]	; (80093e0 <firmware_and_system_init+0xdc>)
 80093a6:	f7fd fa15 	bl	80067d4 <buzzer_init>

 /* init vision pack */
 uc_rx_pack_init(&uc_rx_pack);
 80093aa:	480e      	ldr	r0, [pc, #56]	; (80093e4 <firmware_and_system_init+0xe0>)
 80093ac:	f7fe ff52 	bl	8008254 <uc_rx_pack_init>

 /* DWT init */
 dwt_init();
 80093b0:	f7fd fb30 	bl	8006a14 <dwt_init>

 return HAL_OK;
 80093b4:	2300      	movs	r3, #0
}
 80093b6:	4618      	mov	r0, r3
 80093b8:	3708      	adds	r7, #8
 80093ba:	46bd      	mov	sp, r7
 80093bc:	bd80      	pop	{r7, pc}
 80093be:	bf00      	nop
 80093c0:	2000d7e8 	.word	0x2000d7e8
 80093c4:	2000d7c0 	.word	0x2000d7c0
 80093c8:	2000dab4 	.word	0x2000dab4
 80093cc:	2000da24 	.word	0x2000da24
 80093d0:	40021400 	.word	0x40021400
 80093d4:	200046f8 	.word	0x200046f8
 80093d8:	20005268 	.word	0x20005268
 80093dc:	2000d4f8 	.word	0x2000d4f8
 80093e0:	2000d730 	.word	0x2000d730
 80093e4:	2000d62c 	.word	0x2000d62c

080093e8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80093e8:	b580      	push	{r7, lr}
 80093ea:	b082      	sub	sp, #8
 80093ec:	af00      	add	r7, sp, #0
 80093ee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */
	if(htim->Instance == TIM13)
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	681b      	ldr	r3, [r3, #0]
 80093f4:	4a15      	ldr	r2, [pc, #84]	; (800944c <HAL_TIM_PeriodElapsedCallback+0x64>)
 80093f6:	4293      	cmp	r3, r2
 80093f8:	d11c      	bne.n	8009434 <HAL_TIM_PeriodElapsedCallback+0x4c>
	{
		if(debugger_signal_flag == 1)
 80093fa:	4b15      	ldr	r3, [pc, #84]	; (8009450 <HAL_TIM_PeriodElapsedCallback+0x68>)
 80093fc:	681b      	ldr	r3, [r3, #0]
 80093fe:	2b01      	cmp	r3, #1
 8009400:	d104      	bne.n	800940c <HAL_TIM_PeriodElapsedCallback+0x24>
			++debugger_signal_counter;
 8009402:	4b14      	ldr	r3, [pc, #80]	; (8009454 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8009404:	681b      	ldr	r3, [r3, #0]
 8009406:	3301      	adds	r3, #1
 8009408:	4a12      	ldr	r2, [pc, #72]	; (8009454 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 800940a:	6013      	str	r3, [r2, #0]
		if(shoot_reserve_flag == 1)
 800940c:	4b12      	ldr	r3, [pc, #72]	; (8009458 <HAL_TIM_PeriodElapsedCallback+0x70>)
 800940e:	781b      	ldrb	r3, [r3, #0]
 8009410:	2b01      	cmp	r3, #1
 8009412:	d105      	bne.n	8009420 <HAL_TIM_PeriodElapsedCallback+0x38>
			++shoot_reserve_counter;
 8009414:	4b11      	ldr	r3, [pc, #68]	; (800945c <HAL_TIM_PeriodElapsedCallback+0x74>)
 8009416:	781b      	ldrb	r3, [r3, #0]
 8009418:	3301      	adds	r3, #1
 800941a:	b2da      	uxtb	r2, r3
 800941c:	4b0f      	ldr	r3, [pc, #60]	; (800945c <HAL_TIM_PeriodElapsedCallback+0x74>)
 800941e:	701a      	strb	r2, [r3, #0]
		if(chassis_gyro_flag ==1)
 8009420:	4b0f      	ldr	r3, [pc, #60]	; (8009460 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8009422:	781b      	ldrb	r3, [r3, #0]
 8009424:	2b01      	cmp	r3, #1
 8009426:	d105      	bne.n	8009434 <HAL_TIM_PeriodElapsedCallback+0x4c>
			++chassis_gyro_counter;
 8009428:	4b0e      	ldr	r3, [pc, #56]	; (8009464 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 800942a:	881b      	ldrh	r3, [r3, #0]
 800942c:	3301      	adds	r3, #1
 800942e:	b29a      	uxth	r2, r3
 8009430:	4b0c      	ldr	r3, [pc, #48]	; (8009464 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8009432:	801a      	strh	r2, [r3, #0]
	}
	  /* USER CODE END Callback 0 */
	  if (htim->Instance == TIM5) {
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	681b      	ldr	r3, [r3, #0]
 8009438:	4a0b      	ldr	r2, [pc, #44]	; (8009468 <HAL_TIM_PeriodElapsedCallback+0x80>)
 800943a:	4293      	cmp	r3, r2
 800943c:	d101      	bne.n	8009442 <HAL_TIM_PeriodElapsedCallback+0x5a>
		  HAL_IncTick();
 800943e:	f001 f8f9 	bl	800a634 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8009442:	bf00      	nop
 8009444:	3708      	adds	r7, #8
 8009446:	46bd      	mov	sp, r7
 8009448:	bd80      	pop	{r7, pc}
 800944a:	bf00      	nop
 800944c:	40001c00 	.word	0x40001c00
 8009450:	200007e8 	.word	0x200007e8
 8009454:	200007e4 	.word	0x200007e4
 8009458:	200007dc 	.word	0x200007dc
 800945c:	200007dd 	.word	0x200007dd
 8009460:	200008ee 	.word	0x200008ee
 8009464:	200008ec 	.word	0x200008ec
 8009468:	40000c00 	.word	0x40000c00

0800946c <HAL_UART_RxCpltCallback>:
 * @note   This function is called when：
 * 			 Referee system recv: UART3_DMA1_Stream1
 * 			 Mini PC recv: 		  UART6_DMA2_Stream1
 *
 * */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 800946c:	b580      	push	{r7, lr}
 800946e:	b086      	sub	sp, #24
 8009470:	af00      	add	r7, sp, #0
 8009472:	6078      	str	r0, [r7, #4]
  if(huart == &huart2 && board_status == CHASSIS_BOARD){
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	4a24      	ldr	r2, [pc, #144]	; (8009508 <HAL_UART_RxCpltCallback+0x9c>)
 8009478:	4293      	cmp	r3, r2
 800947a:	d10e      	bne.n	800949a <HAL_UART_RxCpltCallback+0x2e>
 800947c:	4b23      	ldr	r3, [pc, #140]	; (800950c <HAL_UART_RxCpltCallback+0xa0>)
 800947e:	781b      	ldrb	r3, [r3, #0]
 8009480:	2b01      	cmp	r3, #1
 8009482:	d10a      	bne.n	800949a <HAL_UART_RxCpltCallback+0x2e>
	 /*read data*/
	 referee_read_data(&referee, ref_rx_frame);
 8009484:	4922      	ldr	r1, [pc, #136]	; (8009510 <HAL_UART_RxCpltCallback+0xa4>)
 8009486:	4823      	ldr	r0, [pc, #140]	; (8009514 <HAL_UART_RxCpltCallback+0xa8>)
 8009488:	f7ff f900 	bl	800868c <referee_read_data>
	 /* re-activate DMA */
	 HAL_UART_Receive_DMA(&huart2, ref_rx_frame, sizeof(ref_rx_frame));
 800948c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009490:	491f      	ldr	r1, [pc, #124]	; (8009510 <HAL_UART_RxCpltCallback+0xa4>)
 8009492:	481d      	ldr	r0, [pc, #116]	; (8009508 <HAL_UART_RxCpltCallback+0x9c>)
 8009494:	f005 fd6d 	bl	800ef72 <HAL_UART_Receive_DMA>
		uc_response_pack.checksum = calculate_checksum(&uc_response_pack, UC_RESPONSE_PACK_SIZE);

		uc_send_packet(&uc_response_pack, UC_RESPONSE_PACK_SIZE);
		uc_receive_packet();
	}
}
 8009498:	e032      	b.n	8009500 <HAL_UART_RxCpltCallback+0x94>
  } else if (huart == &huart1 && board_status == GIMBAL_BOARD) {
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	4a1e      	ldr	r2, [pc, #120]	; (8009518 <HAL_UART_RxCpltCallback+0xac>)
 800949e:	4293      	cmp	r3, r2
 80094a0:	d12e      	bne.n	8009500 <HAL_UART_RxCpltCallback+0x94>
 80094a2:	4b1a      	ldr	r3, [pc, #104]	; (800950c <HAL_UART_RxCpltCallback+0xa0>)
 80094a4:	781b      	ldrb	r3, [r3, #0]
 80094a6:	2b00      	cmp	r3, #0
 80094a8:	d12a      	bne.n	8009500 <HAL_UART_RxCpltCallback+0x94>
		uc_response_pack_init(&uc_response_pack);
 80094aa:	f107 0308 	add.w	r3, r7, #8
 80094ae:	4618      	mov	r0, r3
 80094b0:	f7fe feec 	bl	800828c <uc_response_pack_init>
		uint32_t data_checksum = calculate_checksum(uc_input_buffer, UC_RECV_PACK_SIZE);
 80094b4:	2110      	movs	r1, #16
 80094b6:	4819      	ldr	r0, [pc, #100]	; (800951c <HAL_UART_RxCpltCallback+0xb0>)
 80094b8:	f7fe fefc 	bl	80082b4 <calculate_checksum>
 80094bc:	6178      	str	r0, [r7, #20]
		uint32_t sent_checksum = *((uint32_t*) uc_input_buffer + 3);
 80094be:	4b17      	ldr	r3, [pc, #92]	; (800951c <HAL_UART_RxCpltCallback+0xb0>)
 80094c0:	68db      	ldr	r3, [r3, #12]
 80094c2:	613b      	str	r3, [r7, #16]
		if (data_checksum == sent_checksum) {
 80094c4:	697a      	ldr	r2, [r7, #20]
 80094c6:	693b      	ldr	r3, [r7, #16]
 80094c8:	429a      	cmp	r2, r3
 80094ca:	d107      	bne.n	80094dc <HAL_UART_RxCpltCallback+0x70>
			uc_response_pack.response_code = 0;
 80094cc:	2300      	movs	r3, #0
 80094ce:	727b      	strb	r3, [r7, #9]
			memcpy(&uc_rx_pack, uc_input_buffer, UC_RECV_PACK_SIZE);
 80094d0:	2210      	movs	r2, #16
 80094d2:	4912      	ldr	r1, [pc, #72]	; (800951c <HAL_UART_RxCpltCallback+0xb0>)
 80094d4:	4812      	ldr	r0, [pc, #72]	; (8009520 <HAL_UART_RxCpltCallback+0xb4>)
 80094d6:	f008 fb51 	bl	8011b7c <memcpy>
 80094da:	e001      	b.n	80094e0 <HAL_UART_RxCpltCallback+0x74>
			uc_response_pack.response_code = 1;
 80094dc:	2301      	movs	r3, #1
 80094de:	727b      	strb	r3, [r7, #9]
		uc_response_pack.checksum = calculate_checksum(&uc_response_pack, UC_RESPONSE_PACK_SIZE);
 80094e0:	f107 0308 	add.w	r3, r7, #8
 80094e4:	2108      	movs	r1, #8
 80094e6:	4618      	mov	r0, r3
 80094e8:	f7fe fee4 	bl	80082b4 <calculate_checksum>
 80094ec:	4603      	mov	r3, r0
 80094ee:	60fb      	str	r3, [r7, #12]
		uc_send_packet(&uc_response_pack, UC_RESPONSE_PACK_SIZE);
 80094f0:	f107 0308 	add.w	r3, r7, #8
 80094f4:	2108      	movs	r1, #8
 80094f6:	4618      	mov	r0, r3
 80094f8:	f7fe ff20 	bl	800833c <uc_send_packet>
		uc_receive_packet();
 80094fc:	f7fe ff10 	bl	8008320 <uc_receive_packet>
}
 8009500:	bf00      	nop
 8009502:	3718      	adds	r7, #24
 8009504:	46bd      	mov	sp, r7
 8009506:	bd80      	pop	{r7, pc}
 8009508:	2000dd04 	.word	0x2000dd04
 800950c:	200046f8 	.word	0x200046f8
 8009510:	200007ec 	.word	0x200007ec
 8009514:	2000d4f8 	.word	0x2000d4f8
 8009518:	2000dcc0 	.word	0x2000dcc0
 800951c:	2000d63c 	.word	0x2000d63c
 8009520:	2000d62c 	.word	0x2000d62c

08009524 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8009524:	b480      	push	{r7}
 8009526:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8009528:	b672      	cpsid	i
}
 800952a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800952c:	e7fe      	b.n	800952c <Error_Handler+0x8>
	...

08009530 <MX_SPI1_Init>:
DMA_HandleTypeDef hdma_spi1_rx;
DMA_HandleTypeDef hdma_spi1_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8009530:	b580      	push	{r7, lr}
 8009532:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8009534:	4b17      	ldr	r3, [pc, #92]	; (8009594 <MX_SPI1_Init+0x64>)
 8009536:	4a18      	ldr	r2, [pc, #96]	; (8009598 <MX_SPI1_Init+0x68>)
 8009538:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800953a:	4b16      	ldr	r3, [pc, #88]	; (8009594 <MX_SPI1_Init+0x64>)
 800953c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8009540:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8009542:	4b14      	ldr	r3, [pc, #80]	; (8009594 <MX_SPI1_Init+0x64>)
 8009544:	2200      	movs	r2, #0
 8009546:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8009548:	4b12      	ldr	r3, [pc, #72]	; (8009594 <MX_SPI1_Init+0x64>)
 800954a:	2200      	movs	r2, #0
 800954c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800954e:	4b11      	ldr	r3, [pc, #68]	; (8009594 <MX_SPI1_Init+0x64>)
 8009550:	2202      	movs	r2, #2
 8009552:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8009554:	4b0f      	ldr	r3, [pc, #60]	; (8009594 <MX_SPI1_Init+0x64>)
 8009556:	2201      	movs	r2, #1
 8009558:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800955a:	4b0e      	ldr	r3, [pc, #56]	; (8009594 <MX_SPI1_Init+0x64>)
 800955c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009560:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8009562:	4b0c      	ldr	r3, [pc, #48]	; (8009594 <MX_SPI1_Init+0x64>)
 8009564:	2238      	movs	r2, #56	; 0x38
 8009566:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8009568:	4b0a      	ldr	r3, [pc, #40]	; (8009594 <MX_SPI1_Init+0x64>)
 800956a:	2200      	movs	r2, #0
 800956c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800956e:	4b09      	ldr	r3, [pc, #36]	; (8009594 <MX_SPI1_Init+0x64>)
 8009570:	2200      	movs	r2, #0
 8009572:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009574:	4b07      	ldr	r3, [pc, #28]	; (8009594 <MX_SPI1_Init+0x64>)
 8009576:	2200      	movs	r2, #0
 8009578:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800957a:	4b06      	ldr	r3, [pc, #24]	; (8009594 <MX_SPI1_Init+0x64>)
 800957c:	220a      	movs	r2, #10
 800957e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8009580:	4804      	ldr	r0, [pc, #16]	; (8009594 <MX_SPI1_Init+0x64>)
 8009582:	f004 f9ff 	bl	800d984 <HAL_SPI_Init>
 8009586:	4603      	mov	r3, r0
 8009588:	2b00      	cmp	r3, #0
 800958a:	d001      	beq.n	8009590 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800958c:	f7ff ffca 	bl	8009524 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8009590:	bf00      	nop
 8009592:	bd80      	pop	{r7, pc}
 8009594:	2000d87c 	.word	0x2000d87c
 8009598:	40013000 	.word	0x40013000

0800959c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800959c:	b580      	push	{r7, lr}
 800959e:	b08a      	sub	sp, #40	; 0x28
 80095a0:	af00      	add	r7, sp, #0
 80095a2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80095a4:	f107 0314 	add.w	r3, r7, #20
 80095a8:	2200      	movs	r2, #0
 80095aa:	601a      	str	r2, [r3, #0]
 80095ac:	605a      	str	r2, [r3, #4]
 80095ae:	609a      	str	r2, [r3, #8]
 80095b0:	60da      	str	r2, [r3, #12]
 80095b2:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	681b      	ldr	r3, [r3, #0]
 80095b8:	4a57      	ldr	r2, [pc, #348]	; (8009718 <HAL_SPI_MspInit+0x17c>)
 80095ba:	4293      	cmp	r3, r2
 80095bc:	f040 80a8 	bne.w	8009710 <HAL_SPI_MspInit+0x174>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80095c0:	2300      	movs	r3, #0
 80095c2:	613b      	str	r3, [r7, #16]
 80095c4:	4b55      	ldr	r3, [pc, #340]	; (800971c <HAL_SPI_MspInit+0x180>)
 80095c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80095c8:	4a54      	ldr	r2, [pc, #336]	; (800971c <HAL_SPI_MspInit+0x180>)
 80095ca:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80095ce:	6453      	str	r3, [r2, #68]	; 0x44
 80095d0:	4b52      	ldr	r3, [pc, #328]	; (800971c <HAL_SPI_MspInit+0x180>)
 80095d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80095d4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80095d8:	613b      	str	r3, [r7, #16]
 80095da:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80095dc:	2300      	movs	r3, #0
 80095de:	60fb      	str	r3, [r7, #12]
 80095e0:	4b4e      	ldr	r3, [pc, #312]	; (800971c <HAL_SPI_MspInit+0x180>)
 80095e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80095e4:	4a4d      	ldr	r2, [pc, #308]	; (800971c <HAL_SPI_MspInit+0x180>)
 80095e6:	f043 0302 	orr.w	r3, r3, #2
 80095ea:	6313      	str	r3, [r2, #48]	; 0x30
 80095ec:	4b4b      	ldr	r3, [pc, #300]	; (800971c <HAL_SPI_MspInit+0x180>)
 80095ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80095f0:	f003 0302 	and.w	r3, r3, #2
 80095f4:	60fb      	str	r3, [r7, #12]
 80095f6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80095f8:	2300      	movs	r3, #0
 80095fa:	60bb      	str	r3, [r7, #8]
 80095fc:	4b47      	ldr	r3, [pc, #284]	; (800971c <HAL_SPI_MspInit+0x180>)
 80095fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009600:	4a46      	ldr	r2, [pc, #280]	; (800971c <HAL_SPI_MspInit+0x180>)
 8009602:	f043 0301 	orr.w	r3, r3, #1
 8009606:	6313      	str	r3, [r2, #48]	; 0x30
 8009608:	4b44      	ldr	r3, [pc, #272]	; (800971c <HAL_SPI_MspInit+0x180>)
 800960a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800960c:	f003 0301 	and.w	r3, r3, #1
 8009610:	60bb      	str	r3, [r7, #8]
 8009612:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PB4     ------> SPI1_MISO
    PB3     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_3;
 8009614:	2318      	movs	r3, #24
 8009616:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009618:	2302      	movs	r3, #2
 800961a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800961c:	2300      	movs	r3, #0
 800961e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009620:	2303      	movs	r3, #3
 8009622:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8009624:	2305      	movs	r3, #5
 8009626:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8009628:	f107 0314 	add.w	r3, r7, #20
 800962c:	4619      	mov	r1, r3
 800962e:	483c      	ldr	r0, [pc, #240]	; (8009720 <HAL_SPI_MspInit+0x184>)
 8009630:	f002 fbba 	bl	800bda8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8009634:	2380      	movs	r3, #128	; 0x80
 8009636:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009638:	2302      	movs	r3, #2
 800963a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800963c:	2300      	movs	r3, #0
 800963e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009640:	2303      	movs	r3, #3
 8009642:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8009644:	2305      	movs	r3, #5
 8009646:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009648:	f107 0314 	add.w	r3, r7, #20
 800964c:	4619      	mov	r1, r3
 800964e:	4835      	ldr	r0, [pc, #212]	; (8009724 <HAL_SPI_MspInit+0x188>)
 8009650:	f002 fbaa 	bl	800bda8 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA2_Stream2;
 8009654:	4b34      	ldr	r3, [pc, #208]	; (8009728 <HAL_SPI_MspInit+0x18c>)
 8009656:	4a35      	ldr	r2, [pc, #212]	; (800972c <HAL_SPI_MspInit+0x190>)
 8009658:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 800965a:	4b33      	ldr	r3, [pc, #204]	; (8009728 <HAL_SPI_MspInit+0x18c>)
 800965c:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8009660:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8009662:	4b31      	ldr	r3, [pc, #196]	; (8009728 <HAL_SPI_MspInit+0x18c>)
 8009664:	2200      	movs	r2, #0
 8009666:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8009668:	4b2f      	ldr	r3, [pc, #188]	; (8009728 <HAL_SPI_MspInit+0x18c>)
 800966a:	2200      	movs	r2, #0
 800966c:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800966e:	4b2e      	ldr	r3, [pc, #184]	; (8009728 <HAL_SPI_MspInit+0x18c>)
 8009670:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8009674:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8009676:	4b2c      	ldr	r3, [pc, #176]	; (8009728 <HAL_SPI_MspInit+0x18c>)
 8009678:	2200      	movs	r2, #0
 800967a:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800967c:	4b2a      	ldr	r3, [pc, #168]	; (8009728 <HAL_SPI_MspInit+0x18c>)
 800967e:	2200      	movs	r2, #0
 8009680:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8009682:	4b29      	ldr	r3, [pc, #164]	; (8009728 <HAL_SPI_MspInit+0x18c>)
 8009684:	2200      	movs	r2, #0
 8009686:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8009688:	4b27      	ldr	r3, [pc, #156]	; (8009728 <HAL_SPI_MspInit+0x18c>)
 800968a:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800968e:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8009690:	4b25      	ldr	r3, [pc, #148]	; (8009728 <HAL_SPI_MspInit+0x18c>)
 8009692:	2200      	movs	r2, #0
 8009694:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8009696:	4824      	ldr	r0, [pc, #144]	; (8009728 <HAL_SPI_MspInit+0x18c>)
 8009698:	f001 ff84 	bl	800b5a4 <HAL_DMA_Init>
 800969c:	4603      	mov	r3, r0
 800969e:	2b00      	cmp	r3, #0
 80096a0:	d001      	beq.n	80096a6 <HAL_SPI_MspInit+0x10a>
    {
      Error_Handler();
 80096a2:	f7ff ff3f 	bl	8009524 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	4a1f      	ldr	r2, [pc, #124]	; (8009728 <HAL_SPI_MspInit+0x18c>)
 80096aa:	64da      	str	r2, [r3, #76]	; 0x4c
 80096ac:	4a1e      	ldr	r2, [pc, #120]	; (8009728 <HAL_SPI_MspInit+0x18c>)
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 80096b2:	4b1f      	ldr	r3, [pc, #124]	; (8009730 <HAL_SPI_MspInit+0x194>)
 80096b4:	4a1f      	ldr	r2, [pc, #124]	; (8009734 <HAL_SPI_MspInit+0x198>)
 80096b6:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 80096b8:	4b1d      	ldr	r3, [pc, #116]	; (8009730 <HAL_SPI_MspInit+0x194>)
 80096ba:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 80096be:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80096c0:	4b1b      	ldr	r3, [pc, #108]	; (8009730 <HAL_SPI_MspInit+0x194>)
 80096c2:	2240      	movs	r2, #64	; 0x40
 80096c4:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80096c6:	4b1a      	ldr	r3, [pc, #104]	; (8009730 <HAL_SPI_MspInit+0x194>)
 80096c8:	2200      	movs	r2, #0
 80096ca:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80096cc:	4b18      	ldr	r3, [pc, #96]	; (8009730 <HAL_SPI_MspInit+0x194>)
 80096ce:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80096d2:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80096d4:	4b16      	ldr	r3, [pc, #88]	; (8009730 <HAL_SPI_MspInit+0x194>)
 80096d6:	2200      	movs	r2, #0
 80096d8:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80096da:	4b15      	ldr	r3, [pc, #84]	; (8009730 <HAL_SPI_MspInit+0x194>)
 80096dc:	2200      	movs	r2, #0
 80096de:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 80096e0:	4b13      	ldr	r3, [pc, #76]	; (8009730 <HAL_SPI_MspInit+0x194>)
 80096e2:	2200      	movs	r2, #0
 80096e4:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 80096e6:	4b12      	ldr	r3, [pc, #72]	; (8009730 <HAL_SPI_MspInit+0x194>)
 80096e8:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80096ec:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80096ee:	4b10      	ldr	r3, [pc, #64]	; (8009730 <HAL_SPI_MspInit+0x194>)
 80096f0:	2200      	movs	r2, #0
 80096f2:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 80096f4:	480e      	ldr	r0, [pc, #56]	; (8009730 <HAL_SPI_MspInit+0x194>)
 80096f6:	f001 ff55 	bl	800b5a4 <HAL_DMA_Init>
 80096fa:	4603      	mov	r3, r0
 80096fc:	2b00      	cmp	r3, #0
 80096fe:	d001      	beq.n	8009704 <HAL_SPI_MspInit+0x168>
    {
      Error_Handler();
 8009700:	f7ff ff10 	bl	8009524 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	4a0a      	ldr	r2, [pc, #40]	; (8009730 <HAL_SPI_MspInit+0x194>)
 8009708:	649a      	str	r2, [r3, #72]	; 0x48
 800970a:	4a09      	ldr	r2, [pc, #36]	; (8009730 <HAL_SPI_MspInit+0x194>)
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	6393      	str	r3, [r2, #56]	; 0x38
//	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
//    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
//    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8009710:	bf00      	nop
 8009712:	3728      	adds	r7, #40	; 0x28
 8009714:	46bd      	mov	sp, r7
 8009716:	bd80      	pop	{r7, pc}
 8009718:	40013000 	.word	0x40013000
 800971c:	40023800 	.word	0x40023800
 8009720:	40020400 	.word	0x40020400
 8009724:	40020000 	.word	0x40020000
 8009728:	2000d8d4 	.word	0x2000d8d4
 800972c:	40026440 	.word	0x40026440
 8009730:	2000d934 	.word	0x2000d934
 8009734:	40026458 	.word	0x40026458

08009738 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8009738:	b580      	push	{r7, lr}
 800973a:	b082      	sub	sp, #8
 800973c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800973e:	2300      	movs	r3, #0
 8009740:	607b      	str	r3, [r7, #4]
 8009742:	4b12      	ldr	r3, [pc, #72]	; (800978c <HAL_MspInit+0x54>)
 8009744:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009746:	4a11      	ldr	r2, [pc, #68]	; (800978c <HAL_MspInit+0x54>)
 8009748:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800974c:	6453      	str	r3, [r2, #68]	; 0x44
 800974e:	4b0f      	ldr	r3, [pc, #60]	; (800978c <HAL_MspInit+0x54>)
 8009750:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009752:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009756:	607b      	str	r3, [r7, #4]
 8009758:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800975a:	2300      	movs	r3, #0
 800975c:	603b      	str	r3, [r7, #0]
 800975e:	4b0b      	ldr	r3, [pc, #44]	; (800978c <HAL_MspInit+0x54>)
 8009760:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009762:	4a0a      	ldr	r2, [pc, #40]	; (800978c <HAL_MspInit+0x54>)
 8009764:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009768:	6413      	str	r3, [r2, #64]	; 0x40
 800976a:	4b08      	ldr	r3, [pc, #32]	; (800978c <HAL_MspInit+0x54>)
 800976c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800976e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009772:	603b      	str	r3, [r7, #0]
 8009774:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8009776:	2200      	movs	r2, #0
 8009778:	210f      	movs	r1, #15
 800977a:	f06f 0001 	mvn.w	r0, #1
 800977e:	f001 feda 	bl	800b536 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8009782:	bf00      	nop
 8009784:	3708      	adds	r7, #8
 8009786:	46bd      	mov	sp, r7
 8009788:	bd80      	pop	{r7, pc}
 800978a:	bf00      	nop
 800978c:	40023800 	.word	0x40023800

08009790 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8009790:	b480      	push	{r7}
 8009792:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8009794:	e7fe      	b.n	8009794 <NMI_Handler+0x4>

08009796 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8009796:	b480      	push	{r7}
 8009798:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800979a:	e7fe      	b.n	800979a <HardFault_Handler+0x4>

0800979c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800979c:	b480      	push	{r7}
 800979e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80097a0:	e7fe      	b.n	80097a0 <MemManage_Handler+0x4>

080097a2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80097a2:	b480      	push	{r7}
 80097a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80097a6:	e7fe      	b.n	80097a6 <BusFault_Handler+0x4>

080097a8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80097a8:	b480      	push	{r7}
 80097aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80097ac:	e7fe      	b.n	80097ac <UsageFault_Handler+0x4>

080097ae <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80097ae:	b480      	push	{r7}
 80097b0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80097b2:	bf00      	nop
 80097b4:	46bd      	mov	sp, r7
 80097b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097ba:	4770      	bx	lr

080097bc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80097bc:	b580      	push	{r7, lr}
 80097be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80097c0:	f000 ff38 	bl	800a634 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80097c4:	f007 fc72 	bl	80110ac <xTaskGetSchedulerState>
 80097c8:	4603      	mov	r3, r0
 80097ca:	2b01      	cmp	r3, #1
 80097cc:	d001      	beq.n	80097d2 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 80097ce:	f007 feb3 	bl	8011538 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80097d2:	bf00      	nop
 80097d4:	bd80      	pop	{r7, pc}

080097d6 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80097d6:	b580      	push	{r7, lr}
 80097d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SOFTWARE_EXTI_Pin);
 80097da:	2001      	movs	r0, #1
 80097dc:	f002 fcb2 	bl	800c144 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80097e0:	bf00      	nop
 80097e2:	bd80      	pop	{r7, pc}

080097e4 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 80097e4:	b580      	push	{r7, lr}
 80097e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(CS1_ACCEL_Pin);
 80097e8:	2010      	movs	r0, #16
 80097ea:	f002 fcab 	bl	800c144 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 80097ee:	bf00      	nop
 80097f0:	bd80      	pop	{r7, pc}
	...

080097f4 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 80097f4:	b580      	push	{r7, lr}
 80097f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 80097f8:	4802      	ldr	r0, [pc, #8]	; (8009804 <DMA1_Stream1_IRQHandler+0x10>)
 80097fa:	f002 f86b 	bl	800b8d4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 80097fe:	bf00      	nop
 8009800:	bd80      	pop	{r7, pc}
 8009802:	bf00      	nop
 8009804:	2000db5c 	.word	0x2000db5c

08009808 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8009808:	b580      	push	{r7, lr}
 800980a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 800980c:	4802      	ldr	r0, [pc, #8]	; (8009818 <DMA1_Stream5_IRQHandler+0x10>)
 800980e:	f002 f861 	bl	800b8d4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8009812:	bf00      	nop
 8009814:	bd80      	pop	{r7, pc}
 8009816:	bf00      	nop
 8009818:	2000dafc 	.word	0x2000dafc

0800981c <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupts.
  */
void CAN1_TX_IRQHandler(void)
{
 800981c:	b580      	push	{r7, lr}
 800981e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8009820:	4802      	ldr	r0, [pc, #8]	; (800982c <CAN1_TX_IRQHandler+0x10>)
 8009822:	f001 fb7e 	bl	800af22 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 8009826:	bf00      	nop
 8009828:	bd80      	pop	{r7, pc}
 800982a:	bf00      	nop
 800982c:	2000d7e8 	.word	0x2000d7e8

08009830 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8009830:	b580      	push	{r7, lr}
 8009832:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8009834:	4802      	ldr	r0, [pc, #8]	; (8009840 <CAN1_RX0_IRQHandler+0x10>)
 8009836:	f001 fb74 	bl	800af22 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 800983a:	bf00      	nop
 800983c:	bd80      	pop	{r7, pc}
 800983e:	bf00      	nop
 8009840:	2000d7e8 	.word	0x2000d7e8

08009844 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8009844:	b580      	push	{r7, lr}
 8009846:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(INT1_GYRO_Pin);
 8009848:	2020      	movs	r0, #32
 800984a:	f002 fc7b 	bl	800c144 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800984e:	bf00      	nop
 8009850:	bd80      	pop	{r7, pc}
	...

08009854 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8009854:	b580      	push	{r7, lr}
 8009856:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8009858:	4802      	ldr	r0, [pc, #8]	; (8009864 <USART1_IRQHandler+0x10>)
 800985a:	f005 fc39 	bl	800f0d0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800985e:	bf00      	nop
 8009860:	bd80      	pop	{r7, pc}
 8009862:	bf00      	nop
 8009864:	2000dcc0 	.word	0x2000dcc0

08009868 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8009868:	b580      	push	{r7, lr}
 800986a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800986c:	4802      	ldr	r0, [pc, #8]	; (8009878 <USART2_IRQHandler+0x10>)
 800986e:	f005 fc2f 	bl	800f0d0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8009872:	bf00      	nop
 8009874:	bd80      	pop	{r7, pc}
 8009876:	bf00      	nop
 8009878:	2000dd04 	.word	0x2000dd04

0800987c <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 800987c:	b580      	push	{r7, lr}
 800987e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8009880:	4803      	ldr	r0, [pc, #12]	; (8009890 <TIM8_UP_TIM13_IRQHandler+0x14>)
 8009882:	f004 fd4d 	bl	800e320 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim13);
 8009886:	4803      	ldr	r0, [pc, #12]	; (8009894 <TIM8_UP_TIM13_IRQHandler+0x18>)
 8009888:	f004 fd4a 	bl	800e320 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 800988c:	bf00      	nop
 800988e:	bd80      	pop	{r7, pc}
 8009890:	2000d994 	.word	0x2000d994
 8009894:	2000dab4 	.word	0x2000dab4

08009898 <CAN2_TX_IRQHandler>:

/**
  * @brief This function handles CAN2 TX interrupts.
  */
void CAN2_TX_IRQHandler(void)
{
 8009898:	b580      	push	{r7, lr}
 800989a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_TX_IRQn 0 */

  /* USER CODE END CAN2_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 800989c:	4802      	ldr	r0, [pc, #8]	; (80098a8 <CAN2_TX_IRQHandler+0x10>)
 800989e:	f001 fb40 	bl	800af22 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_TX_IRQn 1 */

  /* USER CODE END CAN2_TX_IRQn 1 */
}
 80098a2:	bf00      	nop
 80098a4:	bd80      	pop	{r7, pc}
 80098a6:	bf00      	nop
 80098a8:	2000d7c0 	.word	0x2000d7c0

080098ac <CAN2_RX0_IRQHandler>:

/**
  * @brief This function handles CAN2 RX0 interrupts.
  */
void CAN2_RX0_IRQHandler(void)
{
 80098ac:	b580      	push	{r7, lr}
 80098ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX0_IRQn 0 */

  /* USER CODE END CAN2_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 80098b0:	4802      	ldr	r0, [pc, #8]	; (80098bc <CAN2_RX0_IRQHandler+0x10>)
 80098b2:	f001 fb36 	bl	800af22 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX0_IRQn 1 */

  /* USER CODE END CAN2_RX0_IRQn 1 */
}
 80098b6:	bf00      	nop
 80098b8:	bd80      	pop	{r7, pc}
 80098ba:	bf00      	nop
 80098bc:	2000d7c0 	.word	0x2000d7c0

080098c0 <DMA2_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA2 stream5 global interrupt.
  */
void DMA2_Stream5_IRQHandler(void)
{
 80098c0:	b580      	push	{r7, lr}
 80098c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream5_IRQn 0 */

  /* USER CODE END DMA2_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80098c4:	4802      	ldr	r0, [pc, #8]	; (80098d0 <DMA2_Stream5_IRQHandler+0x10>)
 80098c6:	f002 f805 	bl	800b8d4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream5_IRQn 1 */

  /* USER CODE END DMA2_Stream5_IRQn 1 */
}
 80098ca:	bf00      	nop
 80098cc:	bd80      	pop	{r7, pc}
 80098ce:	bf00      	nop
 80098d0:	2000dc60 	.word	0x2000dc60

080098d4 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 80098d4:	b580      	push	{r7, lr}
 80098d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 80098d8:	4802      	ldr	r0, [pc, #8]	; (80098e4 <DMA2_Stream7_IRQHandler+0x10>)
 80098da:	f001 fffb 	bl	800b8d4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 80098de:	bf00      	nop
 80098e0:	bd80      	pop	{r7, pc}
 80098e2:	bf00      	nop
 80098e4:	2000dc00 	.word	0x2000dc00

080098e8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80098e8:	b480      	push	{r7}
 80098ea:	af00      	add	r7, sp, #0
	return 1;
 80098ec:	2301      	movs	r3, #1
}
 80098ee:	4618      	mov	r0, r3
 80098f0:	46bd      	mov	sp, r7
 80098f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098f6:	4770      	bx	lr

080098f8 <_kill>:

int _kill(int pid, int sig)
{
 80098f8:	b580      	push	{r7, lr}
 80098fa:	b082      	sub	sp, #8
 80098fc:	af00      	add	r7, sp, #0
 80098fe:	6078      	str	r0, [r7, #4]
 8009900:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8009902:	f008 f8ff 	bl	8011b04 <__errno>
 8009906:	4603      	mov	r3, r0
 8009908:	2216      	movs	r2, #22
 800990a:	601a      	str	r2, [r3, #0]
	return -1;
 800990c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8009910:	4618      	mov	r0, r3
 8009912:	3708      	adds	r7, #8
 8009914:	46bd      	mov	sp, r7
 8009916:	bd80      	pop	{r7, pc}

08009918 <_exit>:

void _exit (int status)
{
 8009918:	b580      	push	{r7, lr}
 800991a:	b082      	sub	sp, #8
 800991c:	af00      	add	r7, sp, #0
 800991e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8009920:	f04f 31ff 	mov.w	r1, #4294967295
 8009924:	6878      	ldr	r0, [r7, #4]
 8009926:	f7ff ffe7 	bl	80098f8 <_kill>
	while (1) {}		/* Make sure we hang here */
 800992a:	e7fe      	b.n	800992a <_exit+0x12>

0800992c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800992c:	b580      	push	{r7, lr}
 800992e:	b086      	sub	sp, #24
 8009930:	af00      	add	r7, sp, #0
 8009932:	60f8      	str	r0, [r7, #12]
 8009934:	60b9      	str	r1, [r7, #8]
 8009936:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8009938:	2300      	movs	r3, #0
 800993a:	617b      	str	r3, [r7, #20]
 800993c:	e00a      	b.n	8009954 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800993e:	f3af 8000 	nop.w
 8009942:	4601      	mov	r1, r0
 8009944:	68bb      	ldr	r3, [r7, #8]
 8009946:	1c5a      	adds	r2, r3, #1
 8009948:	60ba      	str	r2, [r7, #8]
 800994a:	b2ca      	uxtb	r2, r1
 800994c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800994e:	697b      	ldr	r3, [r7, #20]
 8009950:	3301      	adds	r3, #1
 8009952:	617b      	str	r3, [r7, #20]
 8009954:	697a      	ldr	r2, [r7, #20]
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	429a      	cmp	r2, r3
 800995a:	dbf0      	blt.n	800993e <_read+0x12>
	}

return len;
 800995c:	687b      	ldr	r3, [r7, #4]
}
 800995e:	4618      	mov	r0, r3
 8009960:	3718      	adds	r7, #24
 8009962:	46bd      	mov	sp, r7
 8009964:	bd80      	pop	{r7, pc}

08009966 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8009966:	b580      	push	{r7, lr}
 8009968:	b086      	sub	sp, #24
 800996a:	af00      	add	r7, sp, #0
 800996c:	60f8      	str	r0, [r7, #12]
 800996e:	60b9      	str	r1, [r7, #8]
 8009970:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8009972:	2300      	movs	r3, #0
 8009974:	617b      	str	r3, [r7, #20]
 8009976:	e009      	b.n	800998c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8009978:	68bb      	ldr	r3, [r7, #8]
 800997a:	1c5a      	adds	r2, r3, #1
 800997c:	60ba      	str	r2, [r7, #8]
 800997e:	781b      	ldrb	r3, [r3, #0]
 8009980:	4618      	mov	r0, r3
 8009982:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8009986:	697b      	ldr	r3, [r7, #20]
 8009988:	3301      	adds	r3, #1
 800998a:	617b      	str	r3, [r7, #20]
 800998c:	697a      	ldr	r2, [r7, #20]
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	429a      	cmp	r2, r3
 8009992:	dbf1      	blt.n	8009978 <_write+0x12>
	}
	return len;
 8009994:	687b      	ldr	r3, [r7, #4]
}
 8009996:	4618      	mov	r0, r3
 8009998:	3718      	adds	r7, #24
 800999a:	46bd      	mov	sp, r7
 800999c:	bd80      	pop	{r7, pc}

0800999e <_close>:

int _close(int file)
{
 800999e:	b480      	push	{r7}
 80099a0:	b083      	sub	sp, #12
 80099a2:	af00      	add	r7, sp, #0
 80099a4:	6078      	str	r0, [r7, #4]
	return -1;
 80099a6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80099aa:	4618      	mov	r0, r3
 80099ac:	370c      	adds	r7, #12
 80099ae:	46bd      	mov	sp, r7
 80099b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099b4:	4770      	bx	lr

080099b6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80099b6:	b480      	push	{r7}
 80099b8:	b083      	sub	sp, #12
 80099ba:	af00      	add	r7, sp, #0
 80099bc:	6078      	str	r0, [r7, #4]
 80099be:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80099c0:	683b      	ldr	r3, [r7, #0]
 80099c2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80099c6:	605a      	str	r2, [r3, #4]
	return 0;
 80099c8:	2300      	movs	r3, #0
}
 80099ca:	4618      	mov	r0, r3
 80099cc:	370c      	adds	r7, #12
 80099ce:	46bd      	mov	sp, r7
 80099d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099d4:	4770      	bx	lr

080099d6 <_isatty>:

int _isatty(int file)
{
 80099d6:	b480      	push	{r7}
 80099d8:	b083      	sub	sp, #12
 80099da:	af00      	add	r7, sp, #0
 80099dc:	6078      	str	r0, [r7, #4]
	return 1;
 80099de:	2301      	movs	r3, #1
}
 80099e0:	4618      	mov	r0, r3
 80099e2:	370c      	adds	r7, #12
 80099e4:	46bd      	mov	sp, r7
 80099e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099ea:	4770      	bx	lr

080099ec <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80099ec:	b480      	push	{r7}
 80099ee:	b085      	sub	sp, #20
 80099f0:	af00      	add	r7, sp, #0
 80099f2:	60f8      	str	r0, [r7, #12]
 80099f4:	60b9      	str	r1, [r7, #8]
 80099f6:	607a      	str	r2, [r7, #4]
	return 0;
 80099f8:	2300      	movs	r3, #0
}
 80099fa:	4618      	mov	r0, r3
 80099fc:	3714      	adds	r7, #20
 80099fe:	46bd      	mov	sp, r7
 8009a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a04:	4770      	bx	lr
	...

08009a08 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8009a08:	b580      	push	{r7, lr}
 8009a0a:	b086      	sub	sp, #24
 8009a0c:	af00      	add	r7, sp, #0
 8009a0e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8009a10:	4a14      	ldr	r2, [pc, #80]	; (8009a64 <_sbrk+0x5c>)
 8009a12:	4b15      	ldr	r3, [pc, #84]	; (8009a68 <_sbrk+0x60>)
 8009a14:	1ad3      	subs	r3, r2, r3
 8009a16:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8009a18:	697b      	ldr	r3, [r7, #20]
 8009a1a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8009a1c:	4b13      	ldr	r3, [pc, #76]	; (8009a6c <_sbrk+0x64>)
 8009a1e:	681b      	ldr	r3, [r3, #0]
 8009a20:	2b00      	cmp	r3, #0
 8009a22:	d102      	bne.n	8009a2a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8009a24:	4b11      	ldr	r3, [pc, #68]	; (8009a6c <_sbrk+0x64>)
 8009a26:	4a12      	ldr	r2, [pc, #72]	; (8009a70 <_sbrk+0x68>)
 8009a28:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8009a2a:	4b10      	ldr	r3, [pc, #64]	; (8009a6c <_sbrk+0x64>)
 8009a2c:	681a      	ldr	r2, [r3, #0]
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	4413      	add	r3, r2
 8009a32:	693a      	ldr	r2, [r7, #16]
 8009a34:	429a      	cmp	r2, r3
 8009a36:	d207      	bcs.n	8009a48 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8009a38:	f008 f864 	bl	8011b04 <__errno>
 8009a3c:	4603      	mov	r3, r0
 8009a3e:	220c      	movs	r2, #12
 8009a40:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8009a42:	f04f 33ff 	mov.w	r3, #4294967295
 8009a46:	e009      	b.n	8009a5c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8009a48:	4b08      	ldr	r3, [pc, #32]	; (8009a6c <_sbrk+0x64>)
 8009a4a:	681b      	ldr	r3, [r3, #0]
 8009a4c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8009a4e:	4b07      	ldr	r3, [pc, #28]	; (8009a6c <_sbrk+0x64>)
 8009a50:	681a      	ldr	r2, [r3, #0]
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	4413      	add	r3, r2
 8009a56:	4a05      	ldr	r2, [pc, #20]	; (8009a6c <_sbrk+0x64>)
 8009a58:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8009a5a:	68fb      	ldr	r3, [r7, #12]
}
 8009a5c:	4618      	mov	r0, r3
 8009a5e:	3718      	adds	r7, #24
 8009a60:	46bd      	mov	sp, r7
 8009a62:	bd80      	pop	{r7, pc}
 8009a64:	20020000 	.word	0x20020000
 8009a68:	00000400 	.word	0x00000400
 8009a6c:	200008f0 	.word	0x200008f0
 8009a70:	2000dd60 	.word	0x2000dd60

08009a74 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8009a74:	b480      	push	{r7}
 8009a76:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8009a78:	4b06      	ldr	r3, [pc, #24]	; (8009a94 <SystemInit+0x20>)
 8009a7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009a7e:	4a05      	ldr	r2, [pc, #20]	; (8009a94 <SystemInit+0x20>)
 8009a80:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8009a84:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8009a88:	bf00      	nop
 8009a8a:	46bd      	mov	sp, r7
 8009a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a90:	4770      	bx	lr
 8009a92:	bf00      	nop
 8009a94:	e000ed00 	.word	0xe000ed00

08009a98 <MX_TIM4_Init>:
TIM_HandleTypeDef htim10;
TIM_HandleTypeDef htim13;

/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8009a98:	b580      	push	{r7, lr}
 8009a9a:	b08a      	sub	sp, #40	; 0x28
 8009a9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8009a9e:	f107 0320 	add.w	r3, r7, #32
 8009aa2:	2200      	movs	r2, #0
 8009aa4:	601a      	str	r2, [r3, #0]
 8009aa6:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8009aa8:	1d3b      	adds	r3, r7, #4
 8009aaa:	2200      	movs	r2, #0
 8009aac:	601a      	str	r2, [r3, #0]
 8009aae:	605a      	str	r2, [r3, #4]
 8009ab0:	609a      	str	r2, [r3, #8]
 8009ab2:	60da      	str	r2, [r3, #12]
 8009ab4:	611a      	str	r2, [r3, #16]
 8009ab6:	615a      	str	r2, [r3, #20]
 8009ab8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8009aba:	4b22      	ldr	r3, [pc, #136]	; (8009b44 <MX_TIM4_Init+0xac>)
 8009abc:	4a22      	ldr	r2, [pc, #136]	; (8009b48 <MX_TIM4_Init+0xb0>)
 8009abe:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 35;
 8009ac0:	4b20      	ldr	r3, [pc, #128]	; (8009b44 <MX_TIM4_Init+0xac>)
 8009ac2:	2223      	movs	r2, #35	; 0x23
 8009ac4:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009ac6:	4b1f      	ldr	r3, [pc, #124]	; (8009b44 <MX_TIM4_Init+0xac>)
 8009ac8:	2200      	movs	r2, #0
 8009aca:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 9999;
 8009acc:	4b1d      	ldr	r3, [pc, #116]	; (8009b44 <MX_TIM4_Init+0xac>)
 8009ace:	f242 720f 	movw	r2, #9999	; 0x270f
 8009ad2:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8009ad4:	4b1b      	ldr	r3, [pc, #108]	; (8009b44 <MX_TIM4_Init+0xac>)
 8009ad6:	2200      	movs	r2, #0
 8009ad8:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8009ada:	4b1a      	ldr	r3, [pc, #104]	; (8009b44 <MX_TIM4_Init+0xac>)
 8009adc:	2200      	movs	r2, #0
 8009ade:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8009ae0:	4818      	ldr	r0, [pc, #96]	; (8009b44 <MX_TIM4_Init+0xac>)
 8009ae2:	f004 fb05 	bl	800e0f0 <HAL_TIM_PWM_Init>
 8009ae6:	4603      	mov	r3, r0
 8009ae8:	2b00      	cmp	r3, #0
 8009aea:	d001      	beq.n	8009af0 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 8009aec:	f7ff fd1a 	bl	8009524 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8009af0:	2300      	movs	r3, #0
 8009af2:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8009af4:	2300      	movs	r3, #0
 8009af6:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8009af8:	f107 0320 	add.w	r3, r7, #32
 8009afc:	4619      	mov	r1, r3
 8009afe:	4811      	ldr	r0, [pc, #68]	; (8009b44 <MX_TIM4_Init+0xac>)
 8009b00:	f005 f876 	bl	800ebf0 <HAL_TIMEx_MasterConfigSynchronization>
 8009b04:	4603      	mov	r3, r0
 8009b06:	2b00      	cmp	r3, #0
 8009b08:	d001      	beq.n	8009b0e <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 8009b0a:	f7ff fd0b 	bl	8009524 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8009b0e:	2360      	movs	r3, #96	; 0x60
 8009b10:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8009b12:	2300      	movs	r3, #0
 8009b14:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8009b16:	2300      	movs	r3, #0
 8009b18:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8009b1a:	2300      	movs	r3, #0
 8009b1c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8009b1e:	1d3b      	adds	r3, r7, #4
 8009b20:	2208      	movs	r2, #8
 8009b22:	4619      	mov	r1, r3
 8009b24:	4807      	ldr	r0, [pc, #28]	; (8009b44 <MX_TIM4_Init+0xac>)
 8009b26:	f004 fd03 	bl	800e530 <HAL_TIM_PWM_ConfigChannel>
 8009b2a:	4603      	mov	r3, r0
 8009b2c:	2b00      	cmp	r3, #0
 8009b2e:	d001      	beq.n	8009b34 <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 8009b30:	f7ff fcf8 	bl	8009524 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8009b34:	4803      	ldr	r0, [pc, #12]	; (8009b44 <MX_TIM4_Init+0xac>)
 8009b36:	f000 fa01 	bl	8009f3c <HAL_TIM_MspPostInit>

}
 8009b3a:	bf00      	nop
 8009b3c:	3728      	adds	r7, #40	; 0x28
 8009b3e:	46bd      	mov	sp, r7
 8009b40:	bd80      	pop	{r7, pc}
 8009b42:	bf00      	nop
 8009b44:	2000d9dc 	.word	0x2000d9dc
 8009b48:	40000800 	.word	0x40000800

08009b4c <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8009b4c:	b580      	push	{r7, lr}
 8009b4e:	b08a      	sub	sp, #40	; 0x28
 8009b50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8009b52:	f107 0320 	add.w	r3, r7, #32
 8009b56:	2200      	movs	r2, #0
 8009b58:	601a      	str	r2, [r3, #0]
 8009b5a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8009b5c:	1d3b      	adds	r3, r7, #4
 8009b5e:	2200      	movs	r2, #0
 8009b60:	601a      	str	r2, [r3, #0]
 8009b62:	605a      	str	r2, [r3, #4]
 8009b64:	609a      	str	r2, [r3, #8]
 8009b66:	60da      	str	r2, [r3, #12]
 8009b68:	611a      	str	r2, [r3, #16]
 8009b6a:	615a      	str	r2, [r3, #20]
 8009b6c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8009b6e:	4b2d      	ldr	r3, [pc, #180]	; (8009c24 <MX_TIM5_Init+0xd8>)
 8009b70:	4a2d      	ldr	r2, [pc, #180]	; (8009c28 <MX_TIM5_Init+0xdc>)
 8009b72:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8009b74:	4b2b      	ldr	r3, [pc, #172]	; (8009c24 <MX_TIM5_Init+0xd8>)
 8009b76:	2200      	movs	r2, #0
 8009b78:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009b7a:	4b2a      	ldr	r3, [pc, #168]	; (8009c24 <MX_TIM5_Init+0xd8>)
 8009b7c:	2200      	movs	r2, #0
 8009b7e:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 65535;
 8009b80:	4b28      	ldr	r3, [pc, #160]	; (8009c24 <MX_TIM5_Init+0xd8>)
 8009b82:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8009b86:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8009b88:	4b26      	ldr	r3, [pc, #152]	; (8009c24 <MX_TIM5_Init+0xd8>)
 8009b8a:	2200      	movs	r2, #0
 8009b8c:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8009b8e:	4b25      	ldr	r3, [pc, #148]	; (8009c24 <MX_TIM5_Init+0xd8>)
 8009b90:	2200      	movs	r2, #0
 8009b92:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8009b94:	4823      	ldr	r0, [pc, #140]	; (8009c24 <MX_TIM5_Init+0xd8>)
 8009b96:	f004 faab 	bl	800e0f0 <HAL_TIM_PWM_Init>
 8009b9a:	4603      	mov	r3, r0
 8009b9c:	2b00      	cmp	r3, #0
 8009b9e:	d001      	beq.n	8009ba4 <MX_TIM5_Init+0x58>
  {
    Error_Handler();
 8009ba0:	f7ff fcc0 	bl	8009524 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8009ba4:	2300      	movs	r3, #0
 8009ba6:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8009ba8:	2300      	movs	r3, #0
 8009baa:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8009bac:	f107 0320 	add.w	r3, r7, #32
 8009bb0:	4619      	mov	r1, r3
 8009bb2:	481c      	ldr	r0, [pc, #112]	; (8009c24 <MX_TIM5_Init+0xd8>)
 8009bb4:	f005 f81c 	bl	800ebf0 <HAL_TIMEx_MasterConfigSynchronization>
 8009bb8:	4603      	mov	r3, r0
 8009bba:	2b00      	cmp	r3, #0
 8009bbc:	d001      	beq.n	8009bc2 <MX_TIM5_Init+0x76>
  {
    Error_Handler();
 8009bbe:	f7ff fcb1 	bl	8009524 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8009bc2:	2360      	movs	r3, #96	; 0x60
 8009bc4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 10000;
 8009bc6:	f242 7310 	movw	r3, #10000	; 0x2710
 8009bca:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8009bcc:	2300      	movs	r3, #0
 8009bce:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8009bd0:	2300      	movs	r3, #0
 8009bd2:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8009bd4:	1d3b      	adds	r3, r7, #4
 8009bd6:	2200      	movs	r2, #0
 8009bd8:	4619      	mov	r1, r3
 8009bda:	4812      	ldr	r0, [pc, #72]	; (8009c24 <MX_TIM5_Init+0xd8>)
 8009bdc:	f004 fca8 	bl	800e530 <HAL_TIM_PWM_ConfigChannel>
 8009be0:	4603      	mov	r3, r0
 8009be2:	2b00      	cmp	r3, #0
 8009be4:	d001      	beq.n	8009bea <MX_TIM5_Init+0x9e>
  {
    Error_Handler();
 8009be6:	f7ff fc9d 	bl	8009524 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8009bea:	1d3b      	adds	r3, r7, #4
 8009bec:	2204      	movs	r2, #4
 8009bee:	4619      	mov	r1, r3
 8009bf0:	480c      	ldr	r0, [pc, #48]	; (8009c24 <MX_TIM5_Init+0xd8>)
 8009bf2:	f004 fc9d 	bl	800e530 <HAL_TIM_PWM_ConfigChannel>
 8009bf6:	4603      	mov	r3, r0
 8009bf8:	2b00      	cmp	r3, #0
 8009bfa:	d001      	beq.n	8009c00 <MX_TIM5_Init+0xb4>
  {
    Error_Handler();
 8009bfc:	f7ff fc92 	bl	8009524 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8009c00:	1d3b      	adds	r3, r7, #4
 8009c02:	2208      	movs	r2, #8
 8009c04:	4619      	mov	r1, r3
 8009c06:	4807      	ldr	r0, [pc, #28]	; (8009c24 <MX_TIM5_Init+0xd8>)
 8009c08:	f004 fc92 	bl	800e530 <HAL_TIM_PWM_ConfigChannel>
 8009c0c:	4603      	mov	r3, r0
 8009c0e:	2b00      	cmp	r3, #0
 8009c10:	d001      	beq.n	8009c16 <MX_TIM5_Init+0xca>
  {
    Error_Handler();
 8009c12:	f7ff fc87 	bl	8009524 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8009c16:	4803      	ldr	r0, [pc, #12]	; (8009c24 <MX_TIM5_Init+0xd8>)
 8009c18:	f000 f990 	bl	8009f3c <HAL_TIM_MspPostInit>

}
 8009c1c:	bf00      	nop
 8009c1e:	3728      	adds	r7, #40	; 0x28
 8009c20:	46bd      	mov	sp, r7
 8009c22:	bd80      	pop	{r7, pc}
 8009c24:	2000da6c 	.word	0x2000da6c
 8009c28:	40000c00 	.word	0x40000c00

08009c2c <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8009c2c:	b580      	push	{r7, lr}
 8009c2e:	b092      	sub	sp, #72	; 0x48
 8009c30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8009c32:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8009c36:	2200      	movs	r2, #0
 8009c38:	601a      	str	r2, [r3, #0]
 8009c3a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8009c3c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009c40:	2200      	movs	r2, #0
 8009c42:	601a      	str	r2, [r3, #0]
 8009c44:	605a      	str	r2, [r3, #4]
 8009c46:	609a      	str	r2, [r3, #8]
 8009c48:	60da      	str	r2, [r3, #12]
 8009c4a:	611a      	str	r2, [r3, #16]
 8009c4c:	615a      	str	r2, [r3, #20]
 8009c4e:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8009c50:	1d3b      	adds	r3, r7, #4
 8009c52:	2220      	movs	r2, #32
 8009c54:	2100      	movs	r1, #0
 8009c56:	4618      	mov	r0, r3
 8009c58:	f007 ff9e 	bl	8011b98 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8009c5c:	4b33      	ldr	r3, [pc, #204]	; (8009d2c <MX_TIM8_Init+0x100>)
 8009c5e:	4a34      	ldr	r2, [pc, #208]	; (8009d30 <MX_TIM8_Init+0x104>)
 8009c60:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 839;
 8009c62:	4b32      	ldr	r3, [pc, #200]	; (8009d2c <MX_TIM8_Init+0x100>)
 8009c64:	f240 3247 	movw	r2, #839	; 0x347
 8009c68:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009c6a:	4b30      	ldr	r3, [pc, #192]	; (8009d2c <MX_TIM8_Init+0x100>)
 8009c6c:	2200      	movs	r2, #0
 8009c6e:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 1999;
 8009c70:	4b2e      	ldr	r3, [pc, #184]	; (8009d2c <MX_TIM8_Init+0x100>)
 8009c72:	f240 72cf 	movw	r2, #1999	; 0x7cf
 8009c76:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8009c78:	4b2c      	ldr	r3, [pc, #176]	; (8009d2c <MX_TIM8_Init+0x100>)
 8009c7a:	2200      	movs	r2, #0
 8009c7c:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8009c7e:	4b2b      	ldr	r3, [pc, #172]	; (8009d2c <MX_TIM8_Init+0x100>)
 8009c80:	2200      	movs	r2, #0
 8009c82:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8009c84:	4b29      	ldr	r3, [pc, #164]	; (8009d2c <MX_TIM8_Init+0x100>)
 8009c86:	2200      	movs	r2, #0
 8009c88:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8009c8a:	4828      	ldr	r0, [pc, #160]	; (8009d2c <MX_TIM8_Init+0x100>)
 8009c8c:	f004 fa30 	bl	800e0f0 <HAL_TIM_PWM_Init>
 8009c90:	4603      	mov	r3, r0
 8009c92:	2b00      	cmp	r3, #0
 8009c94:	d001      	beq.n	8009c9a <MX_TIM8_Init+0x6e>
  {
    Error_Handler();
 8009c96:	f7ff fc45 	bl	8009524 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8009c9a:	2300      	movs	r3, #0
 8009c9c:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8009c9e:	2300      	movs	r3, #0
 8009ca0:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8009ca2:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8009ca6:	4619      	mov	r1, r3
 8009ca8:	4820      	ldr	r0, [pc, #128]	; (8009d2c <MX_TIM8_Init+0x100>)
 8009caa:	f004 ffa1 	bl	800ebf0 <HAL_TIMEx_MasterConfigSynchronization>
 8009cae:	4603      	mov	r3, r0
 8009cb0:	2b00      	cmp	r3, #0
 8009cb2:	d001      	beq.n	8009cb8 <MX_TIM8_Init+0x8c>
  {
    Error_Handler();
 8009cb4:	f7ff fc36 	bl	8009524 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8009cb8:	2360      	movs	r3, #96	; 0x60
 8009cba:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8009cbc:	2300      	movs	r3, #0
 8009cbe:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8009cc0:	2300      	movs	r3, #0
 8009cc2:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8009cc4:	2300      	movs	r3, #0
 8009cc6:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8009cc8:	2300      	movs	r3, #0
 8009cca:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8009ccc:	2300      	movs	r3, #0
 8009cce:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8009cd0:	2300      	movs	r3, #0
 8009cd2:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8009cd4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009cd8:	2204      	movs	r2, #4
 8009cda:	4619      	mov	r1, r3
 8009cdc:	4813      	ldr	r0, [pc, #76]	; (8009d2c <MX_TIM8_Init+0x100>)
 8009cde:	f004 fc27 	bl	800e530 <HAL_TIM_PWM_ConfigChannel>
 8009ce2:	4603      	mov	r3, r0
 8009ce4:	2b00      	cmp	r3, #0
 8009ce6:	d001      	beq.n	8009cec <MX_TIM8_Init+0xc0>
  {
    Error_Handler();
 8009ce8:	f7ff fc1c 	bl	8009524 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8009cec:	2300      	movs	r3, #0
 8009cee:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8009cf0:	2300      	movs	r3, #0
 8009cf2:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8009cf4:	2300      	movs	r3, #0
 8009cf6:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8009cf8:	2300      	movs	r3, #0
 8009cfa:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8009cfc:	2300      	movs	r3, #0
 8009cfe:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8009d00:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8009d04:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8009d06:	2300      	movs	r3, #0
 8009d08:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8009d0a:	1d3b      	adds	r3, r7, #4
 8009d0c:	4619      	mov	r1, r3
 8009d0e:	4807      	ldr	r0, [pc, #28]	; (8009d2c <MX_TIM8_Init+0x100>)
 8009d10:	f004 ffea 	bl	800ece8 <HAL_TIMEx_ConfigBreakDeadTime>
 8009d14:	4603      	mov	r3, r0
 8009d16:	2b00      	cmp	r3, #0
 8009d18:	d001      	beq.n	8009d1e <MX_TIM8_Init+0xf2>
  {
    Error_Handler();
 8009d1a:	f7ff fc03 	bl	8009524 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8009d1e:	4803      	ldr	r0, [pc, #12]	; (8009d2c <MX_TIM8_Init+0x100>)
 8009d20:	f000 f90c 	bl	8009f3c <HAL_TIM_MspPostInit>

}
 8009d24:	bf00      	nop
 8009d26:	3748      	adds	r7, #72	; 0x48
 8009d28:	46bd      	mov	sp, r7
 8009d2a:	bd80      	pop	{r7, pc}
 8009d2c:	2000d994 	.word	0x2000d994
 8009d30:	40010400 	.word	0x40010400

08009d34 <MX_TIM10_Init>:
/* TIM10 init function */
void MX_TIM10_Init(void)
{
 8009d34:	b580      	push	{r7, lr}
 8009d36:	b088      	sub	sp, #32
 8009d38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM10_Init 0 */

  /* USER CODE END TIM10_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8009d3a:	1d3b      	adds	r3, r7, #4
 8009d3c:	2200      	movs	r2, #0
 8009d3e:	601a      	str	r2, [r3, #0]
 8009d40:	605a      	str	r2, [r3, #4]
 8009d42:	609a      	str	r2, [r3, #8]
 8009d44:	60da      	str	r2, [r3, #12]
 8009d46:	611a      	str	r2, [r3, #16]
 8009d48:	615a      	str	r2, [r3, #20]
 8009d4a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8009d4c:	4b1e      	ldr	r3, [pc, #120]	; (8009dc8 <MX_TIM10_Init+0x94>)
 8009d4e:	4a1f      	ldr	r2, [pc, #124]	; (8009dcc <MX_TIM10_Init+0x98>)
 8009d50:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 0;
 8009d52:	4b1d      	ldr	r3, [pc, #116]	; (8009dc8 <MX_TIM10_Init+0x94>)
 8009d54:	2200      	movs	r2, #0
 8009d56:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009d58:	4b1b      	ldr	r3, [pc, #108]	; (8009dc8 <MX_TIM10_Init+0x94>)
 8009d5a:	2200      	movs	r2, #0
 8009d5c:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 3999;
 8009d5e:	4b1a      	ldr	r3, [pc, #104]	; (8009dc8 <MX_TIM10_Init+0x94>)
 8009d60:	f640 729f 	movw	r2, #3999	; 0xf9f
 8009d64:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8009d66:	4b18      	ldr	r3, [pc, #96]	; (8009dc8 <MX_TIM10_Init+0x94>)
 8009d68:	2200      	movs	r2, #0
 8009d6a:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8009d6c:	4b16      	ldr	r3, [pc, #88]	; (8009dc8 <MX_TIM10_Init+0x94>)
 8009d6e:	2200      	movs	r2, #0
 8009d70:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8009d72:	4815      	ldr	r0, [pc, #84]	; (8009dc8 <MX_TIM10_Init+0x94>)
 8009d74:	f004 f8fc 	bl	800df70 <HAL_TIM_Base_Init>
 8009d78:	4603      	mov	r3, r0
 8009d7a:	2b00      	cmp	r3, #0
 8009d7c:	d001      	beq.n	8009d82 <MX_TIM10_Init+0x4e>
  {
    Error_Handler();
 8009d7e:	f7ff fbd1 	bl	8009524 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim10) != HAL_OK)
 8009d82:	4811      	ldr	r0, [pc, #68]	; (8009dc8 <MX_TIM10_Init+0x94>)
 8009d84:	f004 f9b4 	bl	800e0f0 <HAL_TIM_PWM_Init>
 8009d88:	4603      	mov	r3, r0
 8009d8a:	2b00      	cmp	r3, #0
 8009d8c:	d001      	beq.n	8009d92 <MX_TIM10_Init+0x5e>
  {
    Error_Handler();
 8009d8e:	f7ff fbc9 	bl	8009524 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8009d92:	2360      	movs	r3, #96	; 0x60
 8009d94:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8009d96:	2300      	movs	r3, #0
 8009d98:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8009d9a:	2300      	movs	r3, #0
 8009d9c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8009d9e:	2300      	movs	r3, #0
 8009da0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8009da2:	1d3b      	adds	r3, r7, #4
 8009da4:	2200      	movs	r2, #0
 8009da6:	4619      	mov	r1, r3
 8009da8:	4807      	ldr	r0, [pc, #28]	; (8009dc8 <MX_TIM10_Init+0x94>)
 8009daa:	f004 fbc1 	bl	800e530 <HAL_TIM_PWM_ConfigChannel>
 8009dae:	4603      	mov	r3, r0
 8009db0:	2b00      	cmp	r3, #0
 8009db2:	d001      	beq.n	8009db8 <MX_TIM10_Init+0x84>
  {
    Error_Handler();
 8009db4:	f7ff fbb6 	bl	8009524 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */
  HAL_TIM_MspPostInit(&htim10);
 8009db8:	4803      	ldr	r0, [pc, #12]	; (8009dc8 <MX_TIM10_Init+0x94>)
 8009dba:	f000 f8bf 	bl	8009f3c <HAL_TIM_MspPostInit>

}
 8009dbe:	bf00      	nop
 8009dc0:	3720      	adds	r7, #32
 8009dc2:	46bd      	mov	sp, r7
 8009dc4:	bd80      	pop	{r7, pc}
 8009dc6:	bf00      	nop
 8009dc8:	2000da24 	.word	0x2000da24
 8009dcc:	40014400 	.word	0x40014400

08009dd0 <MX_TIM13_Init>:
/* TIM13 init function */
void MX_TIM13_Init(void)
{
 8009dd0:	b580      	push	{r7, lr}
 8009dd2:	af00      	add	r7, sp, #0
  /* USER CODE END TIM13_Init 0 */

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 8009dd4:	4b0e      	ldr	r3, [pc, #56]	; (8009e10 <MX_TIM13_Init+0x40>)
 8009dd6:	4a0f      	ldr	r2, [pc, #60]	; (8009e14 <MX_TIM13_Init+0x44>)
 8009dd8:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 839;
 8009dda:	4b0d      	ldr	r3, [pc, #52]	; (8009e10 <MX_TIM13_Init+0x40>)
 8009ddc:	f240 3247 	movw	r2, #839	; 0x347
 8009de0:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009de2:	4b0b      	ldr	r3, [pc, #44]	; (8009e10 <MX_TIM13_Init+0x40>)
 8009de4:	2200      	movs	r2, #0
 8009de6:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 9999;
 8009de8:	4b09      	ldr	r3, [pc, #36]	; (8009e10 <MX_TIM13_Init+0x40>)
 8009dea:	f242 720f 	movw	r2, #9999	; 0x270f
 8009dee:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8009df0:	4b07      	ldr	r3, [pc, #28]	; (8009e10 <MX_TIM13_Init+0x40>)
 8009df2:	2200      	movs	r2, #0
 8009df4:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8009df6:	4b06      	ldr	r3, [pc, #24]	; (8009e10 <MX_TIM13_Init+0x40>)
 8009df8:	2200      	movs	r2, #0
 8009dfa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8009dfc:	4804      	ldr	r0, [pc, #16]	; (8009e10 <MX_TIM13_Init+0x40>)
 8009dfe:	f004 f8b7 	bl	800df70 <HAL_TIM_Base_Init>
 8009e02:	4603      	mov	r3, r0
 8009e04:	2b00      	cmp	r3, #0
 8009e06:	d001      	beq.n	8009e0c <MX_TIM13_Init+0x3c>
  {
    Error_Handler();
 8009e08:	f7ff fb8c 	bl	8009524 <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */

}
 8009e0c:	bf00      	nop
 8009e0e:	bd80      	pop	{r7, pc}
 8009e10:	2000dab4 	.word	0x2000dab4
 8009e14:	40001c00 	.word	0x40001c00

08009e18 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8009e18:	b580      	push	{r7, lr}
 8009e1a:	b086      	sub	sp, #24
 8009e1c:	af00      	add	r7, sp, #0
 8009e1e:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM4)
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	681b      	ldr	r3, [r3, #0]
 8009e24:	4a22      	ldr	r2, [pc, #136]	; (8009eb0 <HAL_TIM_PWM_MspInit+0x98>)
 8009e26:	4293      	cmp	r3, r2
 8009e28:	d10e      	bne.n	8009e48 <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8009e2a:	2300      	movs	r3, #0
 8009e2c:	617b      	str	r3, [r7, #20]
 8009e2e:	4b21      	ldr	r3, [pc, #132]	; (8009eb4 <HAL_TIM_PWM_MspInit+0x9c>)
 8009e30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e32:	4a20      	ldr	r2, [pc, #128]	; (8009eb4 <HAL_TIM_PWM_MspInit+0x9c>)
 8009e34:	f043 0304 	orr.w	r3, r3, #4
 8009e38:	6413      	str	r3, [r2, #64]	; 0x40
 8009e3a:	4b1e      	ldr	r3, [pc, #120]	; (8009eb4 <HAL_TIM_PWM_MspInit+0x9c>)
 8009e3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e3e:	f003 0304 	and.w	r3, r3, #4
 8009e42:	617b      	str	r3, [r7, #20]
 8009e44:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8009e46:	e02e      	b.n	8009ea6 <HAL_TIM_PWM_MspInit+0x8e>
  else if(tim_pwmHandle->Instance==TIM5)
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	681b      	ldr	r3, [r3, #0]
 8009e4c:	4a1a      	ldr	r2, [pc, #104]	; (8009eb8 <HAL_TIM_PWM_MspInit+0xa0>)
 8009e4e:	4293      	cmp	r3, r2
 8009e50:	d10e      	bne.n	8009e70 <HAL_TIM_PWM_MspInit+0x58>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8009e52:	2300      	movs	r3, #0
 8009e54:	613b      	str	r3, [r7, #16]
 8009e56:	4b17      	ldr	r3, [pc, #92]	; (8009eb4 <HAL_TIM_PWM_MspInit+0x9c>)
 8009e58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e5a:	4a16      	ldr	r2, [pc, #88]	; (8009eb4 <HAL_TIM_PWM_MspInit+0x9c>)
 8009e5c:	f043 0308 	orr.w	r3, r3, #8
 8009e60:	6413      	str	r3, [r2, #64]	; 0x40
 8009e62:	4b14      	ldr	r3, [pc, #80]	; (8009eb4 <HAL_TIM_PWM_MspInit+0x9c>)
 8009e64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e66:	f003 0308 	and.w	r3, r3, #8
 8009e6a:	613b      	str	r3, [r7, #16]
 8009e6c:	693b      	ldr	r3, [r7, #16]
}
 8009e6e:	e01a      	b.n	8009ea6 <HAL_TIM_PWM_MspInit+0x8e>
  else if(tim_pwmHandle->Instance==TIM8)
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	681b      	ldr	r3, [r3, #0]
 8009e74:	4a11      	ldr	r2, [pc, #68]	; (8009ebc <HAL_TIM_PWM_MspInit+0xa4>)
 8009e76:	4293      	cmp	r3, r2
 8009e78:	d115      	bne.n	8009ea6 <HAL_TIM_PWM_MspInit+0x8e>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8009e7a:	2300      	movs	r3, #0
 8009e7c:	60fb      	str	r3, [r7, #12]
 8009e7e:	4b0d      	ldr	r3, [pc, #52]	; (8009eb4 <HAL_TIM_PWM_MspInit+0x9c>)
 8009e80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009e82:	4a0c      	ldr	r2, [pc, #48]	; (8009eb4 <HAL_TIM_PWM_MspInit+0x9c>)
 8009e84:	f043 0302 	orr.w	r3, r3, #2
 8009e88:	6453      	str	r3, [r2, #68]	; 0x44
 8009e8a:	4b0a      	ldr	r3, [pc, #40]	; (8009eb4 <HAL_TIM_PWM_MspInit+0x9c>)
 8009e8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009e8e:	f003 0302 	and.w	r3, r3, #2
 8009e92:	60fb      	str	r3, [r7, #12]
 8009e94:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 5, 0);
 8009e96:	2200      	movs	r2, #0
 8009e98:	2105      	movs	r1, #5
 8009e9a:	202c      	movs	r0, #44	; 0x2c
 8009e9c:	f001 fb4b 	bl	800b536 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8009ea0:	202c      	movs	r0, #44	; 0x2c
 8009ea2:	f001 fb64 	bl	800b56e <HAL_NVIC_EnableIRQ>
}
 8009ea6:	bf00      	nop
 8009ea8:	3718      	adds	r7, #24
 8009eaa:	46bd      	mov	sp, r7
 8009eac:	bd80      	pop	{r7, pc}
 8009eae:	bf00      	nop
 8009eb0:	40000800 	.word	0x40000800
 8009eb4:	40023800 	.word	0x40023800
 8009eb8:	40000c00 	.word	0x40000c00
 8009ebc:	40010400 	.word	0x40010400

08009ec0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8009ec0:	b580      	push	{r7, lr}
 8009ec2:	b084      	sub	sp, #16
 8009ec4:	af00      	add	r7, sp, #0
 8009ec6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM10)
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	681b      	ldr	r3, [r3, #0]
 8009ecc:	4a18      	ldr	r2, [pc, #96]	; (8009f30 <HAL_TIM_Base_MspInit+0x70>)
 8009ece:	4293      	cmp	r3, r2
 8009ed0:	d10e      	bne.n	8009ef0 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM10_MspInit 0 */

  /* USER CODE END TIM10_MspInit 0 */
    /* TIM10 clock enable */
    __HAL_RCC_TIM10_CLK_ENABLE();
 8009ed2:	2300      	movs	r3, #0
 8009ed4:	60fb      	str	r3, [r7, #12]
 8009ed6:	4b17      	ldr	r3, [pc, #92]	; (8009f34 <HAL_TIM_Base_MspInit+0x74>)
 8009ed8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009eda:	4a16      	ldr	r2, [pc, #88]	; (8009f34 <HAL_TIM_Base_MspInit+0x74>)
 8009edc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009ee0:	6453      	str	r3, [r2, #68]	; 0x44
 8009ee2:	4b14      	ldr	r3, [pc, #80]	; (8009f34 <HAL_TIM_Base_MspInit+0x74>)
 8009ee4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009ee6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009eea:	60fb      	str	r3, [r7, #12]
 8009eec:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
  /* USER CODE BEGIN TIM13_MspInit 1 */

  /* USER CODE END TIM13_MspInit 1 */
  }
}
 8009eee:	e01a      	b.n	8009f26 <HAL_TIM_Base_MspInit+0x66>
  else if(tim_baseHandle->Instance==TIM13)
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	681b      	ldr	r3, [r3, #0]
 8009ef4:	4a10      	ldr	r2, [pc, #64]	; (8009f38 <HAL_TIM_Base_MspInit+0x78>)
 8009ef6:	4293      	cmp	r3, r2
 8009ef8:	d115      	bne.n	8009f26 <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM13_CLK_ENABLE();
 8009efa:	2300      	movs	r3, #0
 8009efc:	60bb      	str	r3, [r7, #8]
 8009efe:	4b0d      	ldr	r3, [pc, #52]	; (8009f34 <HAL_TIM_Base_MspInit+0x74>)
 8009f00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f02:	4a0c      	ldr	r2, [pc, #48]	; (8009f34 <HAL_TIM_Base_MspInit+0x74>)
 8009f04:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009f08:	6413      	str	r3, [r2, #64]	; 0x40
 8009f0a:	4b0a      	ldr	r3, [pc, #40]	; (8009f34 <HAL_TIM_Base_MspInit+0x74>)
 8009f0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009f12:	60bb      	str	r3, [r7, #8]
 8009f14:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 5, 0);
 8009f16:	2200      	movs	r2, #0
 8009f18:	2105      	movs	r1, #5
 8009f1a:	202c      	movs	r0, #44	; 0x2c
 8009f1c:	f001 fb0b 	bl	800b536 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8009f20:	202c      	movs	r0, #44	; 0x2c
 8009f22:	f001 fb24 	bl	800b56e <HAL_NVIC_EnableIRQ>
}
 8009f26:	bf00      	nop
 8009f28:	3710      	adds	r7, #16
 8009f2a:	46bd      	mov	sp, r7
 8009f2c:	bd80      	pop	{r7, pc}
 8009f2e:	bf00      	nop
 8009f30:	40014400 	.word	0x40014400
 8009f34:	40023800 	.word	0x40023800
 8009f38:	40001c00 	.word	0x40001c00

08009f3c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8009f3c:	b580      	push	{r7, lr}
 8009f3e:	b08c      	sub	sp, #48	; 0x30
 8009f40:	af00      	add	r7, sp, #0
 8009f42:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009f44:	f107 031c 	add.w	r3, r7, #28
 8009f48:	2200      	movs	r2, #0
 8009f4a:	601a      	str	r2, [r3, #0]
 8009f4c:	605a      	str	r2, [r3, #4]
 8009f4e:	609a      	str	r2, [r3, #8]
 8009f50:	60da      	str	r2, [r3, #12]
 8009f52:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM4)
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	681b      	ldr	r3, [r3, #0]
 8009f58:	4a48      	ldr	r2, [pc, #288]	; (800a07c <HAL_TIM_MspPostInit+0x140>)
 8009f5a:	4293      	cmp	r3, r2
 8009f5c:	d11f      	bne.n	8009f9e <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8009f5e:	2300      	movs	r3, #0
 8009f60:	61bb      	str	r3, [r7, #24]
 8009f62:	4b47      	ldr	r3, [pc, #284]	; (800a080 <HAL_TIM_MspPostInit+0x144>)
 8009f64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009f66:	4a46      	ldr	r2, [pc, #280]	; (800a080 <HAL_TIM_MspPostInit+0x144>)
 8009f68:	f043 0308 	orr.w	r3, r3, #8
 8009f6c:	6313      	str	r3, [r2, #48]	; 0x30
 8009f6e:	4b44      	ldr	r3, [pc, #272]	; (800a080 <HAL_TIM_MspPostInit+0x144>)
 8009f70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009f72:	f003 0308 	and.w	r3, r3, #8
 8009f76:	61bb      	str	r3, [r7, #24]
 8009f78:	69bb      	ldr	r3, [r7, #24]
    /**TIM4 GPIO Configuration
    PD14     ------> TIM4_CH3
    */
    GPIO_InitStruct.Pin = Buzzer_Pin_Pin;
 8009f7a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8009f7e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009f80:	2302      	movs	r3, #2
 8009f82:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009f84:	2300      	movs	r3, #0
 8009f86:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009f88:	2300      	movs	r3, #0
 8009f8a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8009f8c:	2302      	movs	r3, #2
 8009f8e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(Buzzer_Pin_GPIO_Port, &GPIO_InitStruct);
 8009f90:	f107 031c 	add.w	r3, r7, #28
 8009f94:	4619      	mov	r1, r3
 8009f96:	483b      	ldr	r0, [pc, #236]	; (800a084 <HAL_TIM_MspPostInit+0x148>)
 8009f98:	f001 ff06 	bl	800bda8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM10_MspPostInit 1 */

  /* USER CODE END TIM10_MspPostInit 1 */
  }

}
 8009f9c:	e06a      	b.n	800a074 <HAL_TIM_MspPostInit+0x138>
  else if(timHandle->Instance==TIM5)
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	681b      	ldr	r3, [r3, #0]
 8009fa2:	4a39      	ldr	r2, [pc, #228]	; (800a088 <HAL_TIM_MspPostInit+0x14c>)
 8009fa4:	4293      	cmp	r3, r2
 8009fa6:	d11e      	bne.n	8009fe6 <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009fa8:	2300      	movs	r3, #0
 8009faa:	617b      	str	r3, [r7, #20]
 8009fac:	4b34      	ldr	r3, [pc, #208]	; (800a080 <HAL_TIM_MspPostInit+0x144>)
 8009fae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009fb0:	4a33      	ldr	r2, [pc, #204]	; (800a080 <HAL_TIM_MspPostInit+0x144>)
 8009fb2:	f043 0301 	orr.w	r3, r3, #1
 8009fb6:	6313      	str	r3, [r2, #48]	; 0x30
 8009fb8:	4b31      	ldr	r3, [pc, #196]	; (800a080 <HAL_TIM_MspPostInit+0x144>)
 8009fba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009fbc:	f003 0301 	and.w	r3, r3, #1
 8009fc0:	617b      	str	r3, [r7, #20]
 8009fc2:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_0|GPIO_PIN_2;
 8009fc4:	2307      	movs	r3, #7
 8009fc6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009fc8:	2302      	movs	r3, #2
 8009fca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009fcc:	2300      	movs	r3, #0
 8009fce:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009fd0:	2300      	movs	r3, #0
 8009fd2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8009fd4:	2302      	movs	r3, #2
 8009fd6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009fd8:	f107 031c 	add.w	r3, r7, #28
 8009fdc:	4619      	mov	r1, r3
 8009fde:	482b      	ldr	r0, [pc, #172]	; (800a08c <HAL_TIM_MspPostInit+0x150>)
 8009fe0:	f001 fee2 	bl	800bda8 <HAL_GPIO_Init>
}
 8009fe4:	e046      	b.n	800a074 <HAL_TIM_MspPostInit+0x138>
  else if(timHandle->Instance==TIM8)
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	681b      	ldr	r3, [r3, #0]
 8009fea:	4a29      	ldr	r2, [pc, #164]	; (800a090 <HAL_TIM_MspPostInit+0x154>)
 8009fec:	4293      	cmp	r3, r2
 8009fee:	d11e      	bne.n	800a02e <HAL_TIM_MspPostInit+0xf2>
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8009ff0:	2300      	movs	r3, #0
 8009ff2:	613b      	str	r3, [r7, #16]
 8009ff4:	4b22      	ldr	r3, [pc, #136]	; (800a080 <HAL_TIM_MspPostInit+0x144>)
 8009ff6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009ff8:	4a21      	ldr	r2, [pc, #132]	; (800a080 <HAL_TIM_MspPostInit+0x144>)
 8009ffa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009ffe:	6313      	str	r3, [r2, #48]	; 0x30
 800a000:	4b1f      	ldr	r3, [pc, #124]	; (800a080 <HAL_TIM_MspPostInit+0x144>)
 800a002:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a004:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a008:	613b      	str	r3, [r7, #16]
 800a00a:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = Servo_Motor_Pin_Pin;
 800a00c:	2340      	movs	r3, #64	; 0x40
 800a00e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a010:	2302      	movs	r3, #2
 800a012:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a014:	2300      	movs	r3, #0
 800a016:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a018:	2300      	movs	r3, #0
 800a01a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800a01c:	2303      	movs	r3, #3
 800a01e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(Servo_Motor_Pin_GPIO_Port, &GPIO_InitStruct);
 800a020:	f107 031c 	add.w	r3, r7, #28
 800a024:	4619      	mov	r1, r3
 800a026:	481b      	ldr	r0, [pc, #108]	; (800a094 <HAL_TIM_MspPostInit+0x158>)
 800a028:	f001 febe 	bl	800bda8 <HAL_GPIO_Init>
}
 800a02c:	e022      	b.n	800a074 <HAL_TIM_MspPostInit+0x138>
  else if(timHandle->Instance==TIM10)
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	681b      	ldr	r3, [r3, #0]
 800a032:	4a19      	ldr	r2, [pc, #100]	; (800a098 <HAL_TIM_MspPostInit+0x15c>)
 800a034:	4293      	cmp	r3, r2
 800a036:	d11d      	bne.n	800a074 <HAL_TIM_MspPostInit+0x138>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 800a038:	2300      	movs	r3, #0
 800a03a:	60fb      	str	r3, [r7, #12]
 800a03c:	4b10      	ldr	r3, [pc, #64]	; (800a080 <HAL_TIM_MspPostInit+0x144>)
 800a03e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a040:	4a0f      	ldr	r2, [pc, #60]	; (800a080 <HAL_TIM_MspPostInit+0x144>)
 800a042:	f043 0320 	orr.w	r3, r3, #32
 800a046:	6313      	str	r3, [r2, #48]	; 0x30
 800a048:	4b0d      	ldr	r3, [pc, #52]	; (800a080 <HAL_TIM_MspPostInit+0x144>)
 800a04a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a04c:	f003 0320 	and.w	r3, r3, #32
 800a050:	60fb      	str	r3, [r7, #12]
 800a052:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = IMU_Heat_Pin_Pin;
 800a054:	2340      	movs	r3, #64	; 0x40
 800a056:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a058:	2302      	movs	r3, #2
 800a05a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a05c:	2300      	movs	r3, #0
 800a05e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a060:	2300      	movs	r3, #0
 800a062:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 800a064:	2303      	movs	r3, #3
 800a066:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(IMU_Heat_Pin_GPIO_Port, &GPIO_InitStruct);
 800a068:	f107 031c 	add.w	r3, r7, #28
 800a06c:	4619      	mov	r1, r3
 800a06e:	480b      	ldr	r0, [pc, #44]	; (800a09c <HAL_TIM_MspPostInit+0x160>)
 800a070:	f001 fe9a 	bl	800bda8 <HAL_GPIO_Init>
}
 800a074:	bf00      	nop
 800a076:	3730      	adds	r7, #48	; 0x30
 800a078:	46bd      	mov	sp, r7
 800a07a:	bd80      	pop	{r7, pc}
 800a07c:	40000800 	.word	0x40000800
 800a080:	40023800 	.word	0x40023800
 800a084:	40020c00 	.word	0x40020c00
 800a088:	40000c00 	.word	0x40000c00
 800a08c:	40020000 	.word	0x40020000
 800a090:	40010400 	.word	0x40010400
 800a094:	40022000 	.word	0x40022000
 800a098:	40014400 	.word	0x40014400
 800a09c:	40021400 	.word	0x40021400

0800a0a0 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart3_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800a0a0:	b580      	push	{r7, lr}
 800a0a2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800a0a4:	4b11      	ldr	r3, [pc, #68]	; (800a0ec <MX_USART1_UART_Init+0x4c>)
 800a0a6:	4a12      	ldr	r2, [pc, #72]	; (800a0f0 <MX_USART1_UART_Init+0x50>)
 800a0a8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800a0aa:	4b10      	ldr	r3, [pc, #64]	; (800a0ec <MX_USART1_UART_Init+0x4c>)
 800a0ac:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800a0b0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800a0b2:	4b0e      	ldr	r3, [pc, #56]	; (800a0ec <MX_USART1_UART_Init+0x4c>)
 800a0b4:	2200      	movs	r2, #0
 800a0b6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800a0b8:	4b0c      	ldr	r3, [pc, #48]	; (800a0ec <MX_USART1_UART_Init+0x4c>)
 800a0ba:	2200      	movs	r2, #0
 800a0bc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800a0be:	4b0b      	ldr	r3, [pc, #44]	; (800a0ec <MX_USART1_UART_Init+0x4c>)
 800a0c0:	2200      	movs	r2, #0
 800a0c2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800a0c4:	4b09      	ldr	r3, [pc, #36]	; (800a0ec <MX_USART1_UART_Init+0x4c>)
 800a0c6:	220c      	movs	r2, #12
 800a0c8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800a0ca:	4b08      	ldr	r3, [pc, #32]	; (800a0ec <MX_USART1_UART_Init+0x4c>)
 800a0cc:	2200      	movs	r2, #0
 800a0ce:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800a0d0:	4b06      	ldr	r3, [pc, #24]	; (800a0ec <MX_USART1_UART_Init+0x4c>)
 800a0d2:	2200      	movs	r2, #0
 800a0d4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800a0d6:	4805      	ldr	r0, [pc, #20]	; (800a0ec <MX_USART1_UART_Init+0x4c>)
 800a0d8:	f004 fe6c 	bl	800edb4 <HAL_UART_Init>
 800a0dc:	4603      	mov	r3, r0
 800a0de:	2b00      	cmp	r3, #0
 800a0e0:	d001      	beq.n	800a0e6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800a0e2:	f7ff fa1f 	bl	8009524 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800a0e6:	bf00      	nop
 800a0e8:	bd80      	pop	{r7, pc}
 800a0ea:	bf00      	nop
 800a0ec:	2000dcc0 	.word	0x2000dcc0
 800a0f0:	40011000 	.word	0x40011000

0800a0f4 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800a0f4:	b580      	push	{r7, lr}
 800a0f6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800a0f8:	4b1a      	ldr	r3, [pc, #104]	; (800a164 <MX_USART2_UART_Init+0x70>)
 800a0fa:	4a1b      	ldr	r2, [pc, #108]	; (800a168 <MX_USART2_UART_Init+0x74>)
 800a0fc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800a0fe:	4b19      	ldr	r3, [pc, #100]	; (800a164 <MX_USART2_UART_Init+0x70>)
 800a100:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800a104:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800a106:	4b17      	ldr	r3, [pc, #92]	; (800a164 <MX_USART2_UART_Init+0x70>)
 800a108:	2200      	movs	r2, #0
 800a10a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800a10c:	4b15      	ldr	r3, [pc, #84]	; (800a164 <MX_USART2_UART_Init+0x70>)
 800a10e:	2200      	movs	r2, #0
 800a110:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800a112:	4b14      	ldr	r3, [pc, #80]	; (800a164 <MX_USART2_UART_Init+0x70>)
 800a114:	2200      	movs	r2, #0
 800a116:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800a118:	4b12      	ldr	r3, [pc, #72]	; (800a164 <MX_USART2_UART_Init+0x70>)
 800a11a:	220c      	movs	r2, #12
 800a11c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800a11e:	4b11      	ldr	r3, [pc, #68]	; (800a164 <MX_USART2_UART_Init+0x70>)
 800a120:	2200      	movs	r2, #0
 800a122:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800a124:	4b0f      	ldr	r3, [pc, #60]	; (800a164 <MX_USART2_UART_Init+0x70>)
 800a126:	2200      	movs	r2, #0
 800a128:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800a12a:	480e      	ldr	r0, [pc, #56]	; (800a164 <MX_USART2_UART_Init+0x70>)
 800a12c:	f004 fe42 	bl	800edb4 <HAL_UART_Init>
 800a130:	4603      	mov	r3, r0
 800a132:	2b00      	cmp	r3, #0
 800a134:	d002      	beq.n	800a13c <MX_USART2_UART_Init+0x48>
  {
    Error_Handler();
 800a136:	f7ff f9f5 	bl	8009524 <Error_Handler>
   } else if (board_status == GIMBAL_BOARD) {
	   uc_receive_packet();
   }
  /* USER CODE END USART2_Init 2 */

}
 800a13a:	e010      	b.n	800a15e <MX_USART2_UART_Init+0x6a>
  else if (board_status == CHASSIS_BOARD) {
 800a13c:	4b0b      	ldr	r3, [pc, #44]	; (800a16c <MX_USART2_UART_Init+0x78>)
 800a13e:	781b      	ldrb	r3, [r3, #0]
 800a140:	2b01      	cmp	r3, #1
 800a142:	d106      	bne.n	800a152 <MX_USART2_UART_Init+0x5e>
 	  HAL_UART_Receive_DMA(&huart2, ref_rx_frame, sizeof(ref_rx_frame));
 800a144:	f44f 7280 	mov.w	r2, #256	; 0x100
 800a148:	4909      	ldr	r1, [pc, #36]	; (800a170 <MX_USART2_UART_Init+0x7c>)
 800a14a:	4806      	ldr	r0, [pc, #24]	; (800a164 <MX_USART2_UART_Init+0x70>)
 800a14c:	f004 ff11 	bl	800ef72 <HAL_UART_Receive_DMA>
}
 800a150:	e005      	b.n	800a15e <MX_USART2_UART_Init+0x6a>
   } else if (board_status == GIMBAL_BOARD) {
 800a152:	4b06      	ldr	r3, [pc, #24]	; (800a16c <MX_USART2_UART_Init+0x78>)
 800a154:	781b      	ldrb	r3, [r3, #0]
 800a156:	2b00      	cmp	r3, #0
 800a158:	d101      	bne.n	800a15e <MX_USART2_UART_Init+0x6a>
	   uc_receive_packet();
 800a15a:	f7fe f8e1 	bl	8008320 <uc_receive_packet>
}
 800a15e:	bf00      	nop
 800a160:	bd80      	pop	{r7, pc}
 800a162:	bf00      	nop
 800a164:	2000dd04 	.word	0x2000dd04
 800a168:	40004400 	.word	0x40004400
 800a16c:	200046f8 	.word	0x200046f8
 800a170:	200007ec 	.word	0x200007ec

0800a174 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 800a174:	b580      	push	{r7, lr}
 800a176:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800a178:	4b11      	ldr	r3, [pc, #68]	; (800a1c0 <MX_USART3_UART_Init+0x4c>)
 800a17a:	4a12      	ldr	r2, [pc, #72]	; (800a1c4 <MX_USART3_UART_Init+0x50>)
 800a17c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 100000;
 800a17e:	4b10      	ldr	r3, [pc, #64]	; (800a1c0 <MX_USART3_UART_Init+0x4c>)
 800a180:	4a11      	ldr	r2, [pc, #68]	; (800a1c8 <MX_USART3_UART_Init+0x54>)
 800a182:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800a184:	4b0e      	ldr	r3, [pc, #56]	; (800a1c0 <MX_USART3_UART_Init+0x4c>)
 800a186:	2200      	movs	r2, #0
 800a188:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800a18a:	4b0d      	ldr	r3, [pc, #52]	; (800a1c0 <MX_USART3_UART_Init+0x4c>)
 800a18c:	2200      	movs	r2, #0
 800a18e:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_EVEN;
 800a190:	4b0b      	ldr	r3, [pc, #44]	; (800a1c0 <MX_USART3_UART_Init+0x4c>)
 800a192:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800a196:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800a198:	4b09      	ldr	r3, [pc, #36]	; (800a1c0 <MX_USART3_UART_Init+0x4c>)
 800a19a:	220c      	movs	r2, #12
 800a19c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800a19e:	4b08      	ldr	r3, [pc, #32]	; (800a1c0 <MX_USART3_UART_Init+0x4c>)
 800a1a0:	2200      	movs	r2, #0
 800a1a2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800a1a4:	4b06      	ldr	r3, [pc, #24]	; (800a1c0 <MX_USART3_UART_Init+0x4c>)
 800a1a6:	2200      	movs	r2, #0
 800a1a8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800a1aa:	4805      	ldr	r0, [pc, #20]	; (800a1c0 <MX_USART3_UART_Init+0x4c>)
 800a1ac:	f004 fe02 	bl	800edb4 <HAL_UART_Init>
 800a1b0:	4603      	mov	r3, r0
 800a1b2:	2b00      	cmp	r3, #0
 800a1b4:	d001      	beq.n	800a1ba <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800a1b6:	f7ff f9b5 	bl	8009524 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */
//  HAL_UART_Receive_IT(&huart3, rc_rx_buffer, DBUS_BUFFER_LEN);
  /* USER CODE END USART3_Init 2 */

}
 800a1ba:	bf00      	nop
 800a1bc:	bd80      	pop	{r7, pc}
 800a1be:	bf00      	nop
 800a1c0:	2000dbbc 	.word	0x2000dbbc
 800a1c4:	40004800 	.word	0x40004800
 800a1c8:	000186a0 	.word	0x000186a0

0800a1cc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800a1cc:	b580      	push	{r7, lr}
 800a1ce:	b08e      	sub	sp, #56	; 0x38
 800a1d0:	af00      	add	r7, sp, #0
 800a1d2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a1d4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a1d8:	2200      	movs	r2, #0
 800a1da:	601a      	str	r2, [r3, #0]
 800a1dc:	605a      	str	r2, [r3, #4]
 800a1de:	609a      	str	r2, [r3, #8]
 800a1e0:	60da      	str	r2, [r3, #12]
 800a1e2:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	681b      	ldr	r3, [r3, #0]
 800a1e8:	4a90      	ldr	r2, [pc, #576]	; (800a42c <HAL_UART_MspInit+0x260>)
 800a1ea:	4293      	cmp	r3, r2
 800a1ec:	f040 80b4 	bne.w	800a358 <HAL_UART_MspInit+0x18c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800a1f0:	2300      	movs	r3, #0
 800a1f2:	623b      	str	r3, [r7, #32]
 800a1f4:	4b8e      	ldr	r3, [pc, #568]	; (800a430 <HAL_UART_MspInit+0x264>)
 800a1f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a1f8:	4a8d      	ldr	r2, [pc, #564]	; (800a430 <HAL_UART_MspInit+0x264>)
 800a1fa:	f043 0310 	orr.w	r3, r3, #16
 800a1fe:	6453      	str	r3, [r2, #68]	; 0x44
 800a200:	4b8b      	ldr	r3, [pc, #556]	; (800a430 <HAL_UART_MspInit+0x264>)
 800a202:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a204:	f003 0310 	and.w	r3, r3, #16
 800a208:	623b      	str	r3, [r7, #32]
 800a20a:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800a20c:	2300      	movs	r3, #0
 800a20e:	61fb      	str	r3, [r7, #28]
 800a210:	4b87      	ldr	r3, [pc, #540]	; (800a430 <HAL_UART_MspInit+0x264>)
 800a212:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a214:	4a86      	ldr	r2, [pc, #536]	; (800a430 <HAL_UART_MspInit+0x264>)
 800a216:	f043 0302 	orr.w	r3, r3, #2
 800a21a:	6313      	str	r3, [r2, #48]	; 0x30
 800a21c:	4b84      	ldr	r3, [pc, #528]	; (800a430 <HAL_UART_MspInit+0x264>)
 800a21e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a220:	f003 0302 	and.w	r3, r3, #2
 800a224:	61fb      	str	r3, [r7, #28]
 800a226:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a228:	2300      	movs	r3, #0
 800a22a:	61bb      	str	r3, [r7, #24]
 800a22c:	4b80      	ldr	r3, [pc, #512]	; (800a430 <HAL_UART_MspInit+0x264>)
 800a22e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a230:	4a7f      	ldr	r2, [pc, #508]	; (800a430 <HAL_UART_MspInit+0x264>)
 800a232:	f043 0301 	orr.w	r3, r3, #1
 800a236:	6313      	str	r3, [r2, #48]	; 0x30
 800a238:	4b7d      	ldr	r3, [pc, #500]	; (800a430 <HAL_UART_MspInit+0x264>)
 800a23a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a23c:	f003 0301 	and.w	r3, r3, #1
 800a240:	61bb      	str	r3, [r7, #24]
 800a242:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800a244:	2380      	movs	r3, #128	; 0x80
 800a246:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a248:	2302      	movs	r3, #2
 800a24a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a24c:	2300      	movs	r3, #0
 800a24e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a250:	2303      	movs	r3, #3
 800a252:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800a254:	2307      	movs	r3, #7
 800a256:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a258:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a25c:	4619      	mov	r1, r3
 800a25e:	4875      	ldr	r0, [pc, #468]	; (800a434 <HAL_UART_MspInit+0x268>)
 800a260:	f001 fda2 	bl	800bda8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800a264:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a268:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a26a:	2302      	movs	r3, #2
 800a26c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a26e:	2300      	movs	r3, #0
 800a270:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a272:	2303      	movs	r3, #3
 800a274:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800a276:	2307      	movs	r3, #7
 800a278:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a27a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a27e:	4619      	mov	r1, r3
 800a280:	486d      	ldr	r0, [pc, #436]	; (800a438 <HAL_UART_MspInit+0x26c>)
 800a282:	f001 fd91 	bl	800bda8 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream5;
 800a286:	4b6d      	ldr	r3, [pc, #436]	; (800a43c <HAL_UART_MspInit+0x270>)
 800a288:	4a6d      	ldr	r2, [pc, #436]	; (800a440 <HAL_UART_MspInit+0x274>)
 800a28a:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 800a28c:	4b6b      	ldr	r3, [pc, #428]	; (800a43c <HAL_UART_MspInit+0x270>)
 800a28e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800a292:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800a294:	4b69      	ldr	r3, [pc, #420]	; (800a43c <HAL_UART_MspInit+0x270>)
 800a296:	2200      	movs	r2, #0
 800a298:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800a29a:	4b68      	ldr	r3, [pc, #416]	; (800a43c <HAL_UART_MspInit+0x270>)
 800a29c:	2200      	movs	r2, #0
 800a29e:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800a2a0:	4b66      	ldr	r3, [pc, #408]	; (800a43c <HAL_UART_MspInit+0x270>)
 800a2a2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800a2a6:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800a2a8:	4b64      	ldr	r3, [pc, #400]	; (800a43c <HAL_UART_MspInit+0x270>)
 800a2aa:	2200      	movs	r2, #0
 800a2ac:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800a2ae:	4b63      	ldr	r3, [pc, #396]	; (800a43c <HAL_UART_MspInit+0x270>)
 800a2b0:	2200      	movs	r2, #0
 800a2b2:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 800a2b4:	4b61      	ldr	r3, [pc, #388]	; (800a43c <HAL_UART_MspInit+0x270>)
 800a2b6:	f44f 7280 	mov.w	r2, #256	; 0x100
 800a2ba:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 800a2bc:	4b5f      	ldr	r3, [pc, #380]	; (800a43c <HAL_UART_MspInit+0x270>)
 800a2be:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800a2c2:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800a2c4:	4b5d      	ldr	r3, [pc, #372]	; (800a43c <HAL_UART_MspInit+0x270>)
 800a2c6:	2200      	movs	r2, #0
 800a2c8:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800a2ca:	485c      	ldr	r0, [pc, #368]	; (800a43c <HAL_UART_MspInit+0x270>)
 800a2cc:	f001 f96a 	bl	800b5a4 <HAL_DMA_Init>
 800a2d0:	4603      	mov	r3, r0
 800a2d2:	2b00      	cmp	r3, #0
 800a2d4:	d001      	beq.n	800a2da <HAL_UART_MspInit+0x10e>
    {
      Error_Handler();
 800a2d6:	f7ff f925 	bl	8009524 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	4a57      	ldr	r2, [pc, #348]	; (800a43c <HAL_UART_MspInit+0x270>)
 800a2de:	639a      	str	r2, [r3, #56]	; 0x38
 800a2e0:	4a56      	ldr	r2, [pc, #344]	; (800a43c <HAL_UART_MspInit+0x270>)
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 800a2e6:	4b57      	ldr	r3, [pc, #348]	; (800a444 <HAL_UART_MspInit+0x278>)
 800a2e8:	4a57      	ldr	r2, [pc, #348]	; (800a448 <HAL_UART_MspInit+0x27c>)
 800a2ea:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 800a2ec:	4b55      	ldr	r3, [pc, #340]	; (800a444 <HAL_UART_MspInit+0x278>)
 800a2ee:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800a2f2:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800a2f4:	4b53      	ldr	r3, [pc, #332]	; (800a444 <HAL_UART_MspInit+0x278>)
 800a2f6:	2240      	movs	r2, #64	; 0x40
 800a2f8:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800a2fa:	4b52      	ldr	r3, [pc, #328]	; (800a444 <HAL_UART_MspInit+0x278>)
 800a2fc:	2200      	movs	r2, #0
 800a2fe:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800a300:	4b50      	ldr	r3, [pc, #320]	; (800a444 <HAL_UART_MspInit+0x278>)
 800a302:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800a306:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800a308:	4b4e      	ldr	r3, [pc, #312]	; (800a444 <HAL_UART_MspInit+0x278>)
 800a30a:	2200      	movs	r2, #0
 800a30c:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800a30e:	4b4d      	ldr	r3, [pc, #308]	; (800a444 <HAL_UART_MspInit+0x278>)
 800a310:	2200      	movs	r2, #0
 800a312:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_CIRCULAR;
 800a314:	4b4b      	ldr	r3, [pc, #300]	; (800a444 <HAL_UART_MspInit+0x278>)
 800a316:	f44f 7280 	mov.w	r2, #256	; 0x100
 800a31a:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 800a31c:	4b49      	ldr	r3, [pc, #292]	; (800a444 <HAL_UART_MspInit+0x278>)
 800a31e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800a322:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800a324:	4b47      	ldr	r3, [pc, #284]	; (800a444 <HAL_UART_MspInit+0x278>)
 800a326:	2200      	movs	r2, #0
 800a328:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 800a32a:	4846      	ldr	r0, [pc, #280]	; (800a444 <HAL_UART_MspInit+0x278>)
 800a32c:	f001 f93a 	bl	800b5a4 <HAL_DMA_Init>
 800a330:	4603      	mov	r3, r0
 800a332:	2b00      	cmp	r3, #0
 800a334:	d001      	beq.n	800a33a <HAL_UART_MspInit+0x16e>
    {
      Error_Handler();
 800a336:	f7ff f8f5 	bl	8009524 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	4a41      	ldr	r2, [pc, #260]	; (800a444 <HAL_UART_MspInit+0x278>)
 800a33e:	635a      	str	r2, [r3, #52]	; 0x34
 800a340:	4a40      	ldr	r2, [pc, #256]	; (800a444 <HAL_UART_MspInit+0x278>)
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 800a346:	2200      	movs	r2, #0
 800a348:	2105      	movs	r1, #5
 800a34a:	2025      	movs	r0, #37	; 0x25
 800a34c:	f001 f8f3 	bl	800b536 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800a350:	2025      	movs	r0, #37	; 0x25
 800a352:	f001 f90c 	bl	800b56e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 800a356:	e0e3      	b.n	800a520 <HAL_UART_MspInit+0x354>
  else if(uartHandle->Instance==USART2)
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	681b      	ldr	r3, [r3, #0]
 800a35c:	4a3b      	ldr	r2, [pc, #236]	; (800a44c <HAL_UART_MspInit+0x280>)
 800a35e:	4293      	cmp	r3, r2
 800a360:	d17c      	bne.n	800a45c <HAL_UART_MspInit+0x290>
    __HAL_RCC_USART2_CLK_ENABLE();
 800a362:	2300      	movs	r3, #0
 800a364:	617b      	str	r3, [r7, #20]
 800a366:	4b32      	ldr	r3, [pc, #200]	; (800a430 <HAL_UART_MspInit+0x264>)
 800a368:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a36a:	4a31      	ldr	r2, [pc, #196]	; (800a430 <HAL_UART_MspInit+0x264>)
 800a36c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a370:	6413      	str	r3, [r2, #64]	; 0x40
 800a372:	4b2f      	ldr	r3, [pc, #188]	; (800a430 <HAL_UART_MspInit+0x264>)
 800a374:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a376:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a37a:	617b      	str	r3, [r7, #20]
 800a37c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800a37e:	2300      	movs	r3, #0
 800a380:	613b      	str	r3, [r7, #16]
 800a382:	4b2b      	ldr	r3, [pc, #172]	; (800a430 <HAL_UART_MspInit+0x264>)
 800a384:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a386:	4a2a      	ldr	r2, [pc, #168]	; (800a430 <HAL_UART_MspInit+0x264>)
 800a388:	f043 0308 	orr.w	r3, r3, #8
 800a38c:	6313      	str	r3, [r2, #48]	; 0x30
 800a38e:	4b28      	ldr	r3, [pc, #160]	; (800a430 <HAL_UART_MspInit+0x264>)
 800a390:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a392:	f003 0308 	and.w	r3, r3, #8
 800a396:	613b      	str	r3, [r7, #16]
 800a398:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_5;
 800a39a:	2360      	movs	r3, #96	; 0x60
 800a39c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a39e:	2302      	movs	r3, #2
 800a3a0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a3a2:	2300      	movs	r3, #0
 800a3a4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a3a6:	2303      	movs	r3, #3
 800a3a8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800a3aa:	2307      	movs	r3, #7
 800a3ac:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800a3ae:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a3b2:	4619      	mov	r1, r3
 800a3b4:	4826      	ldr	r0, [pc, #152]	; (800a450 <HAL_UART_MspInit+0x284>)
 800a3b6:	f001 fcf7 	bl	800bda8 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 800a3ba:	4b26      	ldr	r3, [pc, #152]	; (800a454 <HAL_UART_MspInit+0x288>)
 800a3bc:	4a26      	ldr	r2, [pc, #152]	; (800a458 <HAL_UART_MspInit+0x28c>)
 800a3be:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 800a3c0:	4b24      	ldr	r3, [pc, #144]	; (800a454 <HAL_UART_MspInit+0x288>)
 800a3c2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800a3c6:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800a3c8:	4b22      	ldr	r3, [pc, #136]	; (800a454 <HAL_UART_MspInit+0x288>)
 800a3ca:	2200      	movs	r2, #0
 800a3cc:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800a3ce:	4b21      	ldr	r3, [pc, #132]	; (800a454 <HAL_UART_MspInit+0x288>)
 800a3d0:	2200      	movs	r2, #0
 800a3d2:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800a3d4:	4b1f      	ldr	r3, [pc, #124]	; (800a454 <HAL_UART_MspInit+0x288>)
 800a3d6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800a3da:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800a3dc:	4b1d      	ldr	r3, [pc, #116]	; (800a454 <HAL_UART_MspInit+0x288>)
 800a3de:	2200      	movs	r2, #0
 800a3e0:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800a3e2:	4b1c      	ldr	r3, [pc, #112]	; (800a454 <HAL_UART_MspInit+0x288>)
 800a3e4:	2200      	movs	r2, #0
 800a3e6:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 800a3e8:	4b1a      	ldr	r3, [pc, #104]	; (800a454 <HAL_UART_MspInit+0x288>)
 800a3ea:	f44f 7280 	mov.w	r2, #256	; 0x100
 800a3ee:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 800a3f0:	4b18      	ldr	r3, [pc, #96]	; (800a454 <HAL_UART_MspInit+0x288>)
 800a3f2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800a3f6:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800a3f8:	4b16      	ldr	r3, [pc, #88]	; (800a454 <HAL_UART_MspInit+0x288>)
 800a3fa:	2200      	movs	r2, #0
 800a3fc:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800a3fe:	4815      	ldr	r0, [pc, #84]	; (800a454 <HAL_UART_MspInit+0x288>)
 800a400:	f001 f8d0 	bl	800b5a4 <HAL_DMA_Init>
 800a404:	4603      	mov	r3, r0
 800a406:	2b00      	cmp	r3, #0
 800a408:	d001      	beq.n	800a40e <HAL_UART_MspInit+0x242>
      Error_Handler();
 800a40a:	f7ff f88b 	bl	8009524 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	4a10      	ldr	r2, [pc, #64]	; (800a454 <HAL_UART_MspInit+0x288>)
 800a412:	639a      	str	r2, [r3, #56]	; 0x38
 800a414:	4a0f      	ldr	r2, [pc, #60]	; (800a454 <HAL_UART_MspInit+0x288>)
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 800a41a:	2200      	movs	r2, #0
 800a41c:	2105      	movs	r1, #5
 800a41e:	2026      	movs	r0, #38	; 0x26
 800a420:	f001 f889 	bl	800b536 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800a424:	2026      	movs	r0, #38	; 0x26
 800a426:	f001 f8a2 	bl	800b56e <HAL_NVIC_EnableIRQ>
}
 800a42a:	e079      	b.n	800a520 <HAL_UART_MspInit+0x354>
 800a42c:	40011000 	.word	0x40011000
 800a430:	40023800 	.word	0x40023800
 800a434:	40020400 	.word	0x40020400
 800a438:	40020000 	.word	0x40020000
 800a43c:	2000dc60 	.word	0x2000dc60
 800a440:	40026488 	.word	0x40026488
 800a444:	2000dc00 	.word	0x2000dc00
 800a448:	400264b8 	.word	0x400264b8
 800a44c:	40004400 	.word	0x40004400
 800a450:	40020c00 	.word	0x40020c00
 800a454:	2000dafc 	.word	0x2000dafc
 800a458:	40026088 	.word	0x40026088
  else if(uartHandle->Instance==USART3)
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	681b      	ldr	r3, [r3, #0]
 800a460:	4a31      	ldr	r2, [pc, #196]	; (800a528 <HAL_UART_MspInit+0x35c>)
 800a462:	4293      	cmp	r3, r2
 800a464:	d15c      	bne.n	800a520 <HAL_UART_MspInit+0x354>
    __HAL_RCC_USART3_CLK_ENABLE();
 800a466:	2300      	movs	r3, #0
 800a468:	60fb      	str	r3, [r7, #12]
 800a46a:	4b30      	ldr	r3, [pc, #192]	; (800a52c <HAL_UART_MspInit+0x360>)
 800a46c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a46e:	4a2f      	ldr	r2, [pc, #188]	; (800a52c <HAL_UART_MspInit+0x360>)
 800a470:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800a474:	6413      	str	r3, [r2, #64]	; 0x40
 800a476:	4b2d      	ldr	r3, [pc, #180]	; (800a52c <HAL_UART_MspInit+0x360>)
 800a478:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a47a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800a47e:	60fb      	str	r3, [r7, #12]
 800a480:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800a482:	2300      	movs	r3, #0
 800a484:	60bb      	str	r3, [r7, #8]
 800a486:	4b29      	ldr	r3, [pc, #164]	; (800a52c <HAL_UART_MspInit+0x360>)
 800a488:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a48a:	4a28      	ldr	r2, [pc, #160]	; (800a52c <HAL_UART_MspInit+0x360>)
 800a48c:	f043 0304 	orr.w	r3, r3, #4
 800a490:	6313      	str	r3, [r2, #48]	; 0x30
 800a492:	4b26      	ldr	r3, [pc, #152]	; (800a52c <HAL_UART_MspInit+0x360>)
 800a494:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a496:	f003 0304 	and.w	r3, r3, #4
 800a49a:	60bb      	str	r3, [r7, #8]
 800a49c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_10;
 800a49e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800a4a2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a4a4:	2302      	movs	r3, #2
 800a4a6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a4a8:	2300      	movs	r3, #0
 800a4aa:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a4ac:	2303      	movs	r3, #3
 800a4ae:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800a4b0:	2307      	movs	r3, #7
 800a4b2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800a4b4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a4b8:	4619      	mov	r1, r3
 800a4ba:	481d      	ldr	r0, [pc, #116]	; (800a530 <HAL_UART_MspInit+0x364>)
 800a4bc:	f001 fc74 	bl	800bda8 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream1;
 800a4c0:	4b1c      	ldr	r3, [pc, #112]	; (800a534 <HAL_UART_MspInit+0x368>)
 800a4c2:	4a1d      	ldr	r2, [pc, #116]	; (800a538 <HAL_UART_MspInit+0x36c>)
 800a4c4:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 800a4c6:	4b1b      	ldr	r3, [pc, #108]	; (800a534 <HAL_UART_MspInit+0x368>)
 800a4c8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800a4cc:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800a4ce:	4b19      	ldr	r3, [pc, #100]	; (800a534 <HAL_UART_MspInit+0x368>)
 800a4d0:	2200      	movs	r2, #0
 800a4d2:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800a4d4:	4b17      	ldr	r3, [pc, #92]	; (800a534 <HAL_UART_MspInit+0x368>)
 800a4d6:	2200      	movs	r2, #0
 800a4d8:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 800a4da:	4b16      	ldr	r3, [pc, #88]	; (800a534 <HAL_UART_MspInit+0x368>)
 800a4dc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800a4e0:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800a4e2:	4b14      	ldr	r3, [pc, #80]	; (800a534 <HAL_UART_MspInit+0x368>)
 800a4e4:	2200      	movs	r2, #0
 800a4e6:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800a4e8:	4b12      	ldr	r3, [pc, #72]	; (800a534 <HAL_UART_MspInit+0x368>)
 800a4ea:	2200      	movs	r2, #0
 800a4ec:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 800a4ee:	4b11      	ldr	r3, [pc, #68]	; (800a534 <HAL_UART_MspInit+0x368>)
 800a4f0:	f44f 7280 	mov.w	r2, #256	; 0x100
 800a4f4:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800a4f6:	4b0f      	ldr	r3, [pc, #60]	; (800a534 <HAL_UART_MspInit+0x368>)
 800a4f8:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800a4fc:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800a4fe:	4b0d      	ldr	r3, [pc, #52]	; (800a534 <HAL_UART_MspInit+0x368>)
 800a500:	2200      	movs	r2, #0
 800a502:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 800a504:	480b      	ldr	r0, [pc, #44]	; (800a534 <HAL_UART_MspInit+0x368>)
 800a506:	f001 f84d 	bl	800b5a4 <HAL_DMA_Init>
 800a50a:	4603      	mov	r3, r0
 800a50c:	2b00      	cmp	r3, #0
 800a50e:	d001      	beq.n	800a514 <HAL_UART_MspInit+0x348>
      Error_Handler();
 800a510:	f7ff f808 	bl	8009524 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	4a07      	ldr	r2, [pc, #28]	; (800a534 <HAL_UART_MspInit+0x368>)
 800a518:	639a      	str	r2, [r3, #56]	; 0x38
 800a51a:	4a06      	ldr	r2, [pc, #24]	; (800a534 <HAL_UART_MspInit+0x368>)
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	6393      	str	r3, [r2, #56]	; 0x38
}
 800a520:	bf00      	nop
 800a522:	3738      	adds	r7, #56	; 0x38
 800a524:	46bd      	mov	sp, r7
 800a526:	bd80      	pop	{r7, pc}
 800a528:	40004800 	.word	0x40004800
 800a52c:	40023800 	.word	0x40023800
 800a530:	40020800 	.word	0x40020800
 800a534:	2000db5c 	.word	0x2000db5c
 800a538:	40026028 	.word	0x40026028

0800a53c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800a53c:	f8df d034 	ldr.w	sp, [pc, #52]	; 800a574 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800a540:	480d      	ldr	r0, [pc, #52]	; (800a578 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800a542:	490e      	ldr	r1, [pc, #56]	; (800a57c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800a544:	4a0e      	ldr	r2, [pc, #56]	; (800a580 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800a546:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800a548:	e002      	b.n	800a550 <LoopCopyDataInit>

0800a54a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800a54a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800a54c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800a54e:	3304      	adds	r3, #4

0800a550 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800a550:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800a552:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800a554:	d3f9      	bcc.n	800a54a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800a556:	4a0b      	ldr	r2, [pc, #44]	; (800a584 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800a558:	4c0b      	ldr	r4, [pc, #44]	; (800a588 <LoopFillZerobss+0x26>)
  movs r3, #0
 800a55a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800a55c:	e001      	b.n	800a562 <LoopFillZerobss>

0800a55e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800a55e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800a560:	3204      	adds	r2, #4

0800a562 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800a562:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800a564:	d3fb      	bcc.n	800a55e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800a566:	f7ff fa85 	bl	8009a74 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800a56a:	f007 fae3 	bl	8011b34 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800a56e:	f7fe fe21 	bl	80091b4 <main>
  bx  lr    
 800a572:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800a574:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800a578:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800a57c:	200004d8 	.word	0x200004d8
  ldr r2, =_sidata
 800a580:	08015f78 	.word	0x08015f78
  ldr r2, =_sbss
 800a584:	200004d8 	.word	0x200004d8
  ldr r4, =_ebss
 800a588:	2000dd5c 	.word	0x2000dd5c

0800a58c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800a58c:	e7fe      	b.n	800a58c <ADC_IRQHandler>
	...

0800a590 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800a590:	b580      	push	{r7, lr}
 800a592:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800a594:	4b0e      	ldr	r3, [pc, #56]	; (800a5d0 <HAL_Init+0x40>)
 800a596:	681b      	ldr	r3, [r3, #0]
 800a598:	4a0d      	ldr	r2, [pc, #52]	; (800a5d0 <HAL_Init+0x40>)
 800a59a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800a59e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800a5a0:	4b0b      	ldr	r3, [pc, #44]	; (800a5d0 <HAL_Init+0x40>)
 800a5a2:	681b      	ldr	r3, [r3, #0]
 800a5a4:	4a0a      	ldr	r2, [pc, #40]	; (800a5d0 <HAL_Init+0x40>)
 800a5a6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800a5aa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800a5ac:	4b08      	ldr	r3, [pc, #32]	; (800a5d0 <HAL_Init+0x40>)
 800a5ae:	681b      	ldr	r3, [r3, #0]
 800a5b0:	4a07      	ldr	r2, [pc, #28]	; (800a5d0 <HAL_Init+0x40>)
 800a5b2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a5b6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800a5b8:	2003      	movs	r0, #3
 800a5ba:	f000 ffb1 	bl	800b520 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800a5be:	200f      	movs	r0, #15
 800a5c0:	f000 f808 	bl	800a5d4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800a5c4:	f7ff f8b8 	bl	8009738 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800a5c8:	2300      	movs	r3, #0
}
 800a5ca:	4618      	mov	r0, r3
 800a5cc:	bd80      	pop	{r7, pc}
 800a5ce:	bf00      	nop
 800a5d0:	40023c00 	.word	0x40023c00

0800a5d4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800a5d4:	b580      	push	{r7, lr}
 800a5d6:	b082      	sub	sp, #8
 800a5d8:	af00      	add	r7, sp, #0
 800a5da:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800a5dc:	4b12      	ldr	r3, [pc, #72]	; (800a628 <HAL_InitTick+0x54>)
 800a5de:	681a      	ldr	r2, [r3, #0]
 800a5e0:	4b12      	ldr	r3, [pc, #72]	; (800a62c <HAL_InitTick+0x58>)
 800a5e2:	781b      	ldrb	r3, [r3, #0]
 800a5e4:	4619      	mov	r1, r3
 800a5e6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800a5ea:	fbb3 f3f1 	udiv	r3, r3, r1
 800a5ee:	fbb2 f3f3 	udiv	r3, r2, r3
 800a5f2:	4618      	mov	r0, r3
 800a5f4:	f000 ffc9 	bl	800b58a <HAL_SYSTICK_Config>
 800a5f8:	4603      	mov	r3, r0
 800a5fa:	2b00      	cmp	r3, #0
 800a5fc:	d001      	beq.n	800a602 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800a5fe:	2301      	movs	r3, #1
 800a600:	e00e      	b.n	800a620 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	2b0f      	cmp	r3, #15
 800a606:	d80a      	bhi.n	800a61e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800a608:	2200      	movs	r2, #0
 800a60a:	6879      	ldr	r1, [r7, #4]
 800a60c:	f04f 30ff 	mov.w	r0, #4294967295
 800a610:	f000 ff91 	bl	800b536 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800a614:	4a06      	ldr	r2, [pc, #24]	; (800a630 <HAL_InitTick+0x5c>)
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800a61a:	2300      	movs	r3, #0
 800a61c:	e000      	b.n	800a620 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800a61e:	2301      	movs	r3, #1
}
 800a620:	4618      	mov	r0, r3
 800a622:	3708      	adds	r7, #8
 800a624:	46bd      	mov	sp, r7
 800a626:	bd80      	pop	{r7, pc}
 800a628:	200002f4 	.word	0x200002f4
 800a62c:	200002fc 	.word	0x200002fc
 800a630:	200002f8 	.word	0x200002f8

0800a634 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800a634:	b480      	push	{r7}
 800a636:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800a638:	4b06      	ldr	r3, [pc, #24]	; (800a654 <HAL_IncTick+0x20>)
 800a63a:	781b      	ldrb	r3, [r3, #0]
 800a63c:	461a      	mov	r2, r3
 800a63e:	4b06      	ldr	r3, [pc, #24]	; (800a658 <HAL_IncTick+0x24>)
 800a640:	681b      	ldr	r3, [r3, #0]
 800a642:	4413      	add	r3, r2
 800a644:	4a04      	ldr	r2, [pc, #16]	; (800a658 <HAL_IncTick+0x24>)
 800a646:	6013      	str	r3, [r2, #0]
}
 800a648:	bf00      	nop
 800a64a:	46bd      	mov	sp, r7
 800a64c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a650:	4770      	bx	lr
 800a652:	bf00      	nop
 800a654:	200002fc 	.word	0x200002fc
 800a658:	2000dd48 	.word	0x2000dd48

0800a65c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800a65c:	b480      	push	{r7}
 800a65e:	af00      	add	r7, sp, #0
  return uwTick;
 800a660:	4b03      	ldr	r3, [pc, #12]	; (800a670 <HAL_GetTick+0x14>)
 800a662:	681b      	ldr	r3, [r3, #0]
}
 800a664:	4618      	mov	r0, r3
 800a666:	46bd      	mov	sp, r7
 800a668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a66c:	4770      	bx	lr
 800a66e:	bf00      	nop
 800a670:	2000dd48 	.word	0x2000dd48

0800a674 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800a674:	b580      	push	{r7, lr}
 800a676:	b084      	sub	sp, #16
 800a678:	af00      	add	r7, sp, #0
 800a67a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800a67c:	f7ff ffee 	bl	800a65c <HAL_GetTick>
 800a680:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800a686:	68fb      	ldr	r3, [r7, #12]
 800a688:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a68c:	d005      	beq.n	800a69a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800a68e:	4b0a      	ldr	r3, [pc, #40]	; (800a6b8 <HAL_Delay+0x44>)
 800a690:	781b      	ldrb	r3, [r3, #0]
 800a692:	461a      	mov	r2, r3
 800a694:	68fb      	ldr	r3, [r7, #12]
 800a696:	4413      	add	r3, r2
 800a698:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800a69a:	bf00      	nop
 800a69c:	f7ff ffde 	bl	800a65c <HAL_GetTick>
 800a6a0:	4602      	mov	r2, r0
 800a6a2:	68bb      	ldr	r3, [r7, #8]
 800a6a4:	1ad3      	subs	r3, r2, r3
 800a6a6:	68fa      	ldr	r2, [r7, #12]
 800a6a8:	429a      	cmp	r2, r3
 800a6aa:	d8f7      	bhi.n	800a69c <HAL_Delay+0x28>
  {
  }
}
 800a6ac:	bf00      	nop
 800a6ae:	bf00      	nop
 800a6b0:	3710      	adds	r7, #16
 800a6b2:	46bd      	mov	sp, r7
 800a6b4:	bd80      	pop	{r7, pc}
 800a6b6:	bf00      	nop
 800a6b8:	200002fc 	.word	0x200002fc

0800a6bc <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 800a6bc:	b580      	push	{r7, lr}
 800a6be:	b084      	sub	sp, #16
 800a6c0:	af00      	add	r7, sp, #0
 800a6c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	2b00      	cmp	r3, #0
 800a6c8:	d101      	bne.n	800a6ce <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800a6ca:	2301      	movs	r3, #1
 800a6cc:	e0ed      	b.n	800a8aa <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	f893 3020 	ldrb.w	r3, [r3, #32]
 800a6d4:	b2db      	uxtb	r3, r3
 800a6d6:	2b00      	cmp	r3, #0
 800a6d8:	d102      	bne.n	800a6e0 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800a6da:	6878      	ldr	r0, [r7, #4]
 800a6dc:	f7fe f8d8 	bl	8008890 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	681b      	ldr	r3, [r3, #0]
 800a6e4:	681a      	ldr	r2, [r3, #0]
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	681b      	ldr	r3, [r3, #0]
 800a6ea:	f042 0201 	orr.w	r2, r2, #1
 800a6ee:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800a6f0:	f7ff ffb4 	bl	800a65c <HAL_GetTick>
 800a6f4:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800a6f6:	e012      	b.n	800a71e <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800a6f8:	f7ff ffb0 	bl	800a65c <HAL_GetTick>
 800a6fc:	4602      	mov	r2, r0
 800a6fe:	68fb      	ldr	r3, [r7, #12]
 800a700:	1ad3      	subs	r3, r2, r3
 800a702:	2b0a      	cmp	r3, #10
 800a704:	d90b      	bls.n	800a71e <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a70a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	2205      	movs	r2, #5
 800a716:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800a71a:	2301      	movs	r3, #1
 800a71c:	e0c5      	b.n	800a8aa <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	681b      	ldr	r3, [r3, #0]
 800a722:	685b      	ldr	r3, [r3, #4]
 800a724:	f003 0301 	and.w	r3, r3, #1
 800a728:	2b00      	cmp	r3, #0
 800a72a:	d0e5      	beq.n	800a6f8 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	681b      	ldr	r3, [r3, #0]
 800a730:	681a      	ldr	r2, [r3, #0]
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	681b      	ldr	r3, [r3, #0]
 800a736:	f022 0202 	bic.w	r2, r2, #2
 800a73a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800a73c:	f7ff ff8e 	bl	800a65c <HAL_GetTick>
 800a740:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800a742:	e012      	b.n	800a76a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800a744:	f7ff ff8a 	bl	800a65c <HAL_GetTick>
 800a748:	4602      	mov	r2, r0
 800a74a:	68fb      	ldr	r3, [r7, #12]
 800a74c:	1ad3      	subs	r3, r2, r3
 800a74e:	2b0a      	cmp	r3, #10
 800a750:	d90b      	bls.n	800a76a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a756:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	2205      	movs	r2, #5
 800a762:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800a766:	2301      	movs	r3, #1
 800a768:	e09f      	b.n	800a8aa <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	681b      	ldr	r3, [r3, #0]
 800a76e:	685b      	ldr	r3, [r3, #4]
 800a770:	f003 0302 	and.w	r3, r3, #2
 800a774:	2b00      	cmp	r3, #0
 800a776:	d1e5      	bne.n	800a744 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	7e1b      	ldrb	r3, [r3, #24]
 800a77c:	2b01      	cmp	r3, #1
 800a77e:	d108      	bne.n	800a792 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	681b      	ldr	r3, [r3, #0]
 800a784:	681a      	ldr	r2, [r3, #0]
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	681b      	ldr	r3, [r3, #0]
 800a78a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800a78e:	601a      	str	r2, [r3, #0]
 800a790:	e007      	b.n	800a7a2 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	681b      	ldr	r3, [r3, #0]
 800a796:	681a      	ldr	r2, [r3, #0]
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	681b      	ldr	r3, [r3, #0]
 800a79c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a7a0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	7e5b      	ldrb	r3, [r3, #25]
 800a7a6:	2b01      	cmp	r3, #1
 800a7a8:	d108      	bne.n	800a7bc <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800a7aa:	687b      	ldr	r3, [r7, #4]
 800a7ac:	681b      	ldr	r3, [r3, #0]
 800a7ae:	681a      	ldr	r2, [r3, #0]
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	681b      	ldr	r3, [r3, #0]
 800a7b4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a7b8:	601a      	str	r2, [r3, #0]
 800a7ba:	e007      	b.n	800a7cc <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	681b      	ldr	r3, [r3, #0]
 800a7c0:	681a      	ldr	r2, [r3, #0]
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	681b      	ldr	r3, [r3, #0]
 800a7c6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a7ca:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	7e9b      	ldrb	r3, [r3, #26]
 800a7d0:	2b01      	cmp	r3, #1
 800a7d2:	d108      	bne.n	800a7e6 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	681b      	ldr	r3, [r3, #0]
 800a7d8:	681a      	ldr	r2, [r3, #0]
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	681b      	ldr	r3, [r3, #0]
 800a7de:	f042 0220 	orr.w	r2, r2, #32
 800a7e2:	601a      	str	r2, [r3, #0]
 800a7e4:	e007      	b.n	800a7f6 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	681b      	ldr	r3, [r3, #0]
 800a7ea:	681a      	ldr	r2, [r3, #0]
 800a7ec:	687b      	ldr	r3, [r7, #4]
 800a7ee:	681b      	ldr	r3, [r3, #0]
 800a7f0:	f022 0220 	bic.w	r2, r2, #32
 800a7f4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	7edb      	ldrb	r3, [r3, #27]
 800a7fa:	2b01      	cmp	r3, #1
 800a7fc:	d108      	bne.n	800a810 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	681b      	ldr	r3, [r3, #0]
 800a802:	681a      	ldr	r2, [r3, #0]
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	681b      	ldr	r3, [r3, #0]
 800a808:	f022 0210 	bic.w	r2, r2, #16
 800a80c:	601a      	str	r2, [r3, #0]
 800a80e:	e007      	b.n	800a820 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	681b      	ldr	r3, [r3, #0]
 800a814:	681a      	ldr	r2, [r3, #0]
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	681b      	ldr	r3, [r3, #0]
 800a81a:	f042 0210 	orr.w	r2, r2, #16
 800a81e:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	7f1b      	ldrb	r3, [r3, #28]
 800a824:	2b01      	cmp	r3, #1
 800a826:	d108      	bne.n	800a83a <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	681b      	ldr	r3, [r3, #0]
 800a82c:	681a      	ldr	r2, [r3, #0]
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	681b      	ldr	r3, [r3, #0]
 800a832:	f042 0208 	orr.w	r2, r2, #8
 800a836:	601a      	str	r2, [r3, #0]
 800a838:	e007      	b.n	800a84a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800a83a:	687b      	ldr	r3, [r7, #4]
 800a83c:	681b      	ldr	r3, [r3, #0]
 800a83e:	681a      	ldr	r2, [r3, #0]
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	681b      	ldr	r3, [r3, #0]
 800a844:	f022 0208 	bic.w	r2, r2, #8
 800a848:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	7f5b      	ldrb	r3, [r3, #29]
 800a84e:	2b01      	cmp	r3, #1
 800a850:	d108      	bne.n	800a864 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	681b      	ldr	r3, [r3, #0]
 800a856:	681a      	ldr	r2, [r3, #0]
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	681b      	ldr	r3, [r3, #0]
 800a85c:	f042 0204 	orr.w	r2, r2, #4
 800a860:	601a      	str	r2, [r3, #0]
 800a862:	e007      	b.n	800a874 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800a864:	687b      	ldr	r3, [r7, #4]
 800a866:	681b      	ldr	r3, [r3, #0]
 800a868:	681a      	ldr	r2, [r3, #0]
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	681b      	ldr	r3, [r3, #0]
 800a86e:	f022 0204 	bic.w	r2, r2, #4
 800a872:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	689a      	ldr	r2, [r3, #8]
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	68db      	ldr	r3, [r3, #12]
 800a87c:	431a      	orrs	r2, r3
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	691b      	ldr	r3, [r3, #16]
 800a882:	431a      	orrs	r2, r3
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	695b      	ldr	r3, [r3, #20]
 800a888:	ea42 0103 	orr.w	r1, r2, r3
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	685b      	ldr	r3, [r3, #4]
 800a890:	1e5a      	subs	r2, r3, #1
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	681b      	ldr	r3, [r3, #0]
 800a896:	430a      	orrs	r2, r1
 800a898:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	2200      	movs	r2, #0
 800a89e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	2201      	movs	r2, #1
 800a8a4:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 800a8a8:	2300      	movs	r3, #0
}
 800a8aa:	4618      	mov	r0, r3
 800a8ac:	3710      	adds	r7, #16
 800a8ae:	46bd      	mov	sp, r7
 800a8b0:	bd80      	pop	{r7, pc}
	...

0800a8b4 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 800a8b4:	b480      	push	{r7}
 800a8b6:	b087      	sub	sp, #28
 800a8b8:	af00      	add	r7, sp, #0
 800a8ba:	6078      	str	r0, [r7, #4]
 800a8bc:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 800a8be:	687b      	ldr	r3, [r7, #4]
 800a8c0:	681b      	ldr	r3, [r3, #0]
 800a8c2:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	f893 3020 	ldrb.w	r3, [r3, #32]
 800a8ca:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 800a8cc:	7cfb      	ldrb	r3, [r7, #19]
 800a8ce:	2b01      	cmp	r3, #1
 800a8d0:	d003      	beq.n	800a8da <HAL_CAN_ConfigFilter+0x26>
 800a8d2:	7cfb      	ldrb	r3, [r7, #19]
 800a8d4:	2b02      	cmp	r3, #2
 800a8d6:	f040 80be 	bne.w	800aa56 <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 800a8da:	4b65      	ldr	r3, [pc, #404]	; (800aa70 <HAL_CAN_ConfigFilter+0x1bc>)
 800a8dc:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800a8de:	697b      	ldr	r3, [r7, #20]
 800a8e0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800a8e4:	f043 0201 	orr.w	r2, r3, #1
 800a8e8:	697b      	ldr	r3, [r7, #20]
 800a8ea:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 800a8ee:	697b      	ldr	r3, [r7, #20]
 800a8f0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800a8f4:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 800a8f8:	697b      	ldr	r3, [r7, #20]
 800a8fa:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 800a8fe:	697b      	ldr	r3, [r7, #20]
 800a900:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800a904:	683b      	ldr	r3, [r7, #0]
 800a906:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a908:	021b      	lsls	r3, r3, #8
 800a90a:	431a      	orrs	r2, r3
 800a90c:	697b      	ldr	r3, [r7, #20]
 800a90e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 800a912:	683b      	ldr	r3, [r7, #0]
 800a914:	695b      	ldr	r3, [r3, #20]
 800a916:	f003 031f 	and.w	r3, r3, #31
 800a91a:	2201      	movs	r2, #1
 800a91c:	fa02 f303 	lsl.w	r3, r2, r3
 800a920:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800a922:	697b      	ldr	r3, [r7, #20]
 800a924:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800a928:	68fb      	ldr	r3, [r7, #12]
 800a92a:	43db      	mvns	r3, r3
 800a92c:	401a      	ands	r2, r3
 800a92e:	697b      	ldr	r3, [r7, #20]
 800a930:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 800a934:	683b      	ldr	r3, [r7, #0]
 800a936:	69db      	ldr	r3, [r3, #28]
 800a938:	2b00      	cmp	r3, #0
 800a93a:	d123      	bne.n	800a984 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 800a93c:	697b      	ldr	r3, [r7, #20]
 800a93e:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800a942:	68fb      	ldr	r3, [r7, #12]
 800a944:	43db      	mvns	r3, r3
 800a946:	401a      	ands	r2, r3
 800a948:	697b      	ldr	r3, [r7, #20]
 800a94a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800a94e:	683b      	ldr	r3, [r7, #0]
 800a950:	68db      	ldr	r3, [r3, #12]
 800a952:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800a954:	683b      	ldr	r3, [r7, #0]
 800a956:	685b      	ldr	r3, [r3, #4]
 800a958:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800a95a:	683a      	ldr	r2, [r7, #0]
 800a95c:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800a95e:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800a960:	697b      	ldr	r3, [r7, #20]
 800a962:	3248      	adds	r2, #72	; 0x48
 800a964:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800a968:	683b      	ldr	r3, [r7, #0]
 800a96a:	689b      	ldr	r3, [r3, #8]
 800a96c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 800a96e:	683b      	ldr	r3, [r7, #0]
 800a970:	681b      	ldr	r3, [r3, #0]
 800a972:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800a974:	683b      	ldr	r3, [r7, #0]
 800a976:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800a978:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800a97a:	6979      	ldr	r1, [r7, #20]
 800a97c:	3348      	adds	r3, #72	; 0x48
 800a97e:	00db      	lsls	r3, r3, #3
 800a980:	440b      	add	r3, r1
 800a982:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 800a984:	683b      	ldr	r3, [r7, #0]
 800a986:	69db      	ldr	r3, [r3, #28]
 800a988:	2b01      	cmp	r3, #1
 800a98a:	d122      	bne.n	800a9d2 <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 800a98c:	697b      	ldr	r3, [r7, #20]
 800a98e:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800a992:	68fb      	ldr	r3, [r7, #12]
 800a994:	431a      	orrs	r2, r3
 800a996:	697b      	ldr	r3, [r7, #20]
 800a998:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800a99c:	683b      	ldr	r3, [r7, #0]
 800a99e:	681b      	ldr	r3, [r3, #0]
 800a9a0:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800a9a2:	683b      	ldr	r3, [r7, #0]
 800a9a4:	685b      	ldr	r3, [r3, #4]
 800a9a6:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800a9a8:	683a      	ldr	r2, [r7, #0]
 800a9aa:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800a9ac:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800a9ae:	697b      	ldr	r3, [r7, #20]
 800a9b0:	3248      	adds	r2, #72	; 0x48
 800a9b2:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800a9b6:	683b      	ldr	r3, [r7, #0]
 800a9b8:	689b      	ldr	r3, [r3, #8]
 800a9ba:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 800a9bc:	683b      	ldr	r3, [r7, #0]
 800a9be:	68db      	ldr	r3, [r3, #12]
 800a9c0:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800a9c2:	683b      	ldr	r3, [r7, #0]
 800a9c4:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800a9c6:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800a9c8:	6979      	ldr	r1, [r7, #20]
 800a9ca:	3348      	adds	r3, #72	; 0x48
 800a9cc:	00db      	lsls	r3, r3, #3
 800a9ce:	440b      	add	r3, r1
 800a9d0:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 800a9d2:	683b      	ldr	r3, [r7, #0]
 800a9d4:	699b      	ldr	r3, [r3, #24]
 800a9d6:	2b00      	cmp	r3, #0
 800a9d8:	d109      	bne.n	800a9ee <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 800a9da:	697b      	ldr	r3, [r7, #20]
 800a9dc:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800a9e0:	68fb      	ldr	r3, [r7, #12]
 800a9e2:	43db      	mvns	r3, r3
 800a9e4:	401a      	ands	r2, r3
 800a9e6:	697b      	ldr	r3, [r7, #20]
 800a9e8:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 800a9ec:	e007      	b.n	800a9fe <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 800a9ee:	697b      	ldr	r3, [r7, #20]
 800a9f0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800a9f4:	68fb      	ldr	r3, [r7, #12]
 800a9f6:	431a      	orrs	r2, r3
 800a9f8:	697b      	ldr	r3, [r7, #20]
 800a9fa:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 800a9fe:	683b      	ldr	r3, [r7, #0]
 800aa00:	691b      	ldr	r3, [r3, #16]
 800aa02:	2b00      	cmp	r3, #0
 800aa04:	d109      	bne.n	800aa1a <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 800aa06:	697b      	ldr	r3, [r7, #20]
 800aa08:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800aa0c:	68fb      	ldr	r3, [r7, #12]
 800aa0e:	43db      	mvns	r3, r3
 800aa10:	401a      	ands	r2, r3
 800aa12:	697b      	ldr	r3, [r7, #20]
 800aa14:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 800aa18:	e007      	b.n	800aa2a <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 800aa1a:	697b      	ldr	r3, [r7, #20]
 800aa1c:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800aa20:	68fb      	ldr	r3, [r7, #12]
 800aa22:	431a      	orrs	r2, r3
 800aa24:	697b      	ldr	r3, [r7, #20]
 800aa26:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 800aa2a:	683b      	ldr	r3, [r7, #0]
 800aa2c:	6a1b      	ldr	r3, [r3, #32]
 800aa2e:	2b01      	cmp	r3, #1
 800aa30:	d107      	bne.n	800aa42 <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 800aa32:	697b      	ldr	r3, [r7, #20]
 800aa34:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800aa38:	68fb      	ldr	r3, [r7, #12]
 800aa3a:	431a      	orrs	r2, r3
 800aa3c:	697b      	ldr	r3, [r7, #20]
 800aa3e:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800aa42:	697b      	ldr	r3, [r7, #20]
 800aa44:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800aa48:	f023 0201 	bic.w	r2, r3, #1
 800aa4c:	697b      	ldr	r3, [r7, #20]
 800aa4e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 800aa52:	2300      	movs	r3, #0
 800aa54:	e006      	b.n	800aa64 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800aa56:	687b      	ldr	r3, [r7, #4]
 800aa58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aa5a:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800aa5e:	687b      	ldr	r3, [r7, #4]
 800aa60:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800aa62:	2301      	movs	r3, #1
  }
}
 800aa64:	4618      	mov	r0, r3
 800aa66:	371c      	adds	r7, #28
 800aa68:	46bd      	mov	sp, r7
 800aa6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa6e:	4770      	bx	lr
 800aa70:	40006400 	.word	0x40006400

0800aa74 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 800aa74:	b580      	push	{r7, lr}
 800aa76:	b084      	sub	sp, #16
 800aa78:	af00      	add	r7, sp, #0
 800aa7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	f893 3020 	ldrb.w	r3, [r3, #32]
 800aa82:	b2db      	uxtb	r3, r3
 800aa84:	2b01      	cmp	r3, #1
 800aa86:	d12e      	bne.n	800aae6 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 800aa88:	687b      	ldr	r3, [r7, #4]
 800aa8a:	2202      	movs	r2, #2
 800aa8c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	681b      	ldr	r3, [r3, #0]
 800aa94:	681a      	ldr	r2, [r3, #0]
 800aa96:	687b      	ldr	r3, [r7, #4]
 800aa98:	681b      	ldr	r3, [r3, #0]
 800aa9a:	f022 0201 	bic.w	r2, r2, #1
 800aa9e:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800aaa0:	f7ff fddc 	bl	800a65c <HAL_GetTick>
 800aaa4:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800aaa6:	e012      	b.n	800aace <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800aaa8:	f7ff fdd8 	bl	800a65c <HAL_GetTick>
 800aaac:	4602      	mov	r2, r0
 800aaae:	68fb      	ldr	r3, [r7, #12]
 800aab0:	1ad3      	subs	r3, r2, r3
 800aab2:	2b0a      	cmp	r3, #10
 800aab4:	d90b      	bls.n	800aace <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aaba:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800aabe:	687b      	ldr	r3, [r7, #4]
 800aac0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800aac2:	687b      	ldr	r3, [r7, #4]
 800aac4:	2205      	movs	r2, #5
 800aac6:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800aaca:	2301      	movs	r3, #1
 800aacc:	e012      	b.n	800aaf4 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800aace:	687b      	ldr	r3, [r7, #4]
 800aad0:	681b      	ldr	r3, [r3, #0]
 800aad2:	685b      	ldr	r3, [r3, #4]
 800aad4:	f003 0301 	and.w	r3, r3, #1
 800aad8:	2b00      	cmp	r3, #0
 800aada:	d1e5      	bne.n	800aaa8 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800aadc:	687b      	ldr	r3, [r7, #4]
 800aade:	2200      	movs	r2, #0
 800aae0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 800aae2:	2300      	movs	r3, #0
 800aae4:	e006      	b.n	800aaf4 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800aae6:	687b      	ldr	r3, [r7, #4]
 800aae8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aaea:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800aaee:	687b      	ldr	r3, [r7, #4]
 800aaf0:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800aaf2:	2301      	movs	r3, #1
  }
}
 800aaf4:	4618      	mov	r0, r3
 800aaf6:	3710      	adds	r7, #16
 800aaf8:	46bd      	mov	sp, r7
 800aafa:	bd80      	pop	{r7, pc}

0800aafc <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 800aafc:	b480      	push	{r7}
 800aafe:	b089      	sub	sp, #36	; 0x24
 800ab00:	af00      	add	r7, sp, #0
 800ab02:	60f8      	str	r0, [r7, #12]
 800ab04:	60b9      	str	r1, [r7, #8]
 800ab06:	607a      	str	r2, [r7, #4]
 800ab08:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 800ab0a:	68fb      	ldr	r3, [r7, #12]
 800ab0c:	f893 3020 	ldrb.w	r3, [r3, #32]
 800ab10:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 800ab12:	68fb      	ldr	r3, [r7, #12]
 800ab14:	681b      	ldr	r3, [r3, #0]
 800ab16:	689b      	ldr	r3, [r3, #8]
 800ab18:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 800ab1a:	7ffb      	ldrb	r3, [r7, #31]
 800ab1c:	2b01      	cmp	r3, #1
 800ab1e:	d003      	beq.n	800ab28 <HAL_CAN_AddTxMessage+0x2c>
 800ab20:	7ffb      	ldrb	r3, [r7, #31]
 800ab22:	2b02      	cmp	r3, #2
 800ab24:	f040 80b8 	bne.w	800ac98 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800ab28:	69bb      	ldr	r3, [r7, #24]
 800ab2a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800ab2e:	2b00      	cmp	r3, #0
 800ab30:	d10a      	bne.n	800ab48 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800ab32:	69bb      	ldr	r3, [r7, #24]
 800ab34:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800ab38:	2b00      	cmp	r3, #0
 800ab3a:	d105      	bne.n	800ab48 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 800ab3c:	69bb      	ldr	r3, [r7, #24]
 800ab3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800ab42:	2b00      	cmp	r3, #0
 800ab44:	f000 80a0 	beq.w	800ac88 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 800ab48:	69bb      	ldr	r3, [r7, #24]
 800ab4a:	0e1b      	lsrs	r3, r3, #24
 800ab4c:	f003 0303 	and.w	r3, r3, #3
 800ab50:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 800ab52:	697b      	ldr	r3, [r7, #20]
 800ab54:	2b02      	cmp	r3, #2
 800ab56:	d907      	bls.n	800ab68 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 800ab58:	68fb      	ldr	r3, [r7, #12]
 800ab5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ab5c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800ab60:	68fb      	ldr	r3, [r7, #12]
 800ab62:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800ab64:	2301      	movs	r3, #1
 800ab66:	e09e      	b.n	800aca6 <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 800ab68:	2201      	movs	r2, #1
 800ab6a:	697b      	ldr	r3, [r7, #20]
 800ab6c:	409a      	lsls	r2, r3
 800ab6e:	683b      	ldr	r3, [r7, #0]
 800ab70:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 800ab72:	68bb      	ldr	r3, [r7, #8]
 800ab74:	689b      	ldr	r3, [r3, #8]
 800ab76:	2b00      	cmp	r3, #0
 800ab78:	d10d      	bne.n	800ab96 <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800ab7a:	68bb      	ldr	r3, [r7, #8]
 800ab7c:	681b      	ldr	r3, [r3, #0]
 800ab7e:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 800ab80:	68bb      	ldr	r3, [r7, #8]
 800ab82:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800ab84:	68f9      	ldr	r1, [r7, #12]
 800ab86:	6809      	ldr	r1, [r1, #0]
 800ab88:	431a      	orrs	r2, r3
 800ab8a:	697b      	ldr	r3, [r7, #20]
 800ab8c:	3318      	adds	r3, #24
 800ab8e:	011b      	lsls	r3, r3, #4
 800ab90:	440b      	add	r3, r1
 800ab92:	601a      	str	r2, [r3, #0]
 800ab94:	e00f      	b.n	800abb6 <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800ab96:	68bb      	ldr	r3, [r7, #8]
 800ab98:	685b      	ldr	r3, [r3, #4]
 800ab9a:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 800ab9c:	68bb      	ldr	r3, [r7, #8]
 800ab9e:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800aba0:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 800aba2:	68bb      	ldr	r3, [r7, #8]
 800aba4:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800aba6:	68f9      	ldr	r1, [r7, #12]
 800aba8:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 800abaa:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800abac:	697b      	ldr	r3, [r7, #20]
 800abae:	3318      	adds	r3, #24
 800abb0:	011b      	lsls	r3, r3, #4
 800abb2:	440b      	add	r3, r1
 800abb4:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 800abb6:	68fb      	ldr	r3, [r7, #12]
 800abb8:	6819      	ldr	r1, [r3, #0]
 800abba:	68bb      	ldr	r3, [r7, #8]
 800abbc:	691a      	ldr	r2, [r3, #16]
 800abbe:	697b      	ldr	r3, [r7, #20]
 800abc0:	3318      	adds	r3, #24
 800abc2:	011b      	lsls	r3, r3, #4
 800abc4:	440b      	add	r3, r1
 800abc6:	3304      	adds	r3, #4
 800abc8:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800abca:	68bb      	ldr	r3, [r7, #8]
 800abcc:	7d1b      	ldrb	r3, [r3, #20]
 800abce:	2b01      	cmp	r3, #1
 800abd0:	d111      	bne.n	800abf6 <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 800abd2:	68fb      	ldr	r3, [r7, #12]
 800abd4:	681a      	ldr	r2, [r3, #0]
 800abd6:	697b      	ldr	r3, [r7, #20]
 800abd8:	3318      	adds	r3, #24
 800abda:	011b      	lsls	r3, r3, #4
 800abdc:	4413      	add	r3, r2
 800abde:	3304      	adds	r3, #4
 800abe0:	681b      	ldr	r3, [r3, #0]
 800abe2:	68fa      	ldr	r2, [r7, #12]
 800abe4:	6811      	ldr	r1, [r2, #0]
 800abe6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800abea:	697b      	ldr	r3, [r7, #20]
 800abec:	3318      	adds	r3, #24
 800abee:	011b      	lsls	r3, r3, #4
 800abf0:	440b      	add	r3, r1
 800abf2:	3304      	adds	r3, #4
 800abf4:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	3307      	adds	r3, #7
 800abfa:	781b      	ldrb	r3, [r3, #0]
 800abfc:	061a      	lsls	r2, r3, #24
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	3306      	adds	r3, #6
 800ac02:	781b      	ldrb	r3, [r3, #0]
 800ac04:	041b      	lsls	r3, r3, #16
 800ac06:	431a      	orrs	r2, r3
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	3305      	adds	r3, #5
 800ac0c:	781b      	ldrb	r3, [r3, #0]
 800ac0e:	021b      	lsls	r3, r3, #8
 800ac10:	4313      	orrs	r3, r2
 800ac12:	687a      	ldr	r2, [r7, #4]
 800ac14:	3204      	adds	r2, #4
 800ac16:	7812      	ldrb	r2, [r2, #0]
 800ac18:	4610      	mov	r0, r2
 800ac1a:	68fa      	ldr	r2, [r7, #12]
 800ac1c:	6811      	ldr	r1, [r2, #0]
 800ac1e:	ea43 0200 	orr.w	r2, r3, r0
 800ac22:	697b      	ldr	r3, [r7, #20]
 800ac24:	011b      	lsls	r3, r3, #4
 800ac26:	440b      	add	r3, r1
 800ac28:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 800ac2c:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	3303      	adds	r3, #3
 800ac32:	781b      	ldrb	r3, [r3, #0]
 800ac34:	061a      	lsls	r2, r3, #24
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	3302      	adds	r3, #2
 800ac3a:	781b      	ldrb	r3, [r3, #0]
 800ac3c:	041b      	lsls	r3, r3, #16
 800ac3e:	431a      	orrs	r2, r3
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	3301      	adds	r3, #1
 800ac44:	781b      	ldrb	r3, [r3, #0]
 800ac46:	021b      	lsls	r3, r3, #8
 800ac48:	4313      	orrs	r3, r2
 800ac4a:	687a      	ldr	r2, [r7, #4]
 800ac4c:	7812      	ldrb	r2, [r2, #0]
 800ac4e:	4610      	mov	r0, r2
 800ac50:	68fa      	ldr	r2, [r7, #12]
 800ac52:	6811      	ldr	r1, [r2, #0]
 800ac54:	ea43 0200 	orr.w	r2, r3, r0
 800ac58:	697b      	ldr	r3, [r7, #20]
 800ac5a:	011b      	lsls	r3, r3, #4
 800ac5c:	440b      	add	r3, r1
 800ac5e:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 800ac62:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 800ac64:	68fb      	ldr	r3, [r7, #12]
 800ac66:	681a      	ldr	r2, [r3, #0]
 800ac68:	697b      	ldr	r3, [r7, #20]
 800ac6a:	3318      	adds	r3, #24
 800ac6c:	011b      	lsls	r3, r3, #4
 800ac6e:	4413      	add	r3, r2
 800ac70:	681b      	ldr	r3, [r3, #0]
 800ac72:	68fa      	ldr	r2, [r7, #12]
 800ac74:	6811      	ldr	r1, [r2, #0]
 800ac76:	f043 0201 	orr.w	r2, r3, #1
 800ac7a:	697b      	ldr	r3, [r7, #20]
 800ac7c:	3318      	adds	r3, #24
 800ac7e:	011b      	lsls	r3, r3, #4
 800ac80:	440b      	add	r3, r1
 800ac82:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 800ac84:	2300      	movs	r3, #0
 800ac86:	e00e      	b.n	800aca6 <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800ac88:	68fb      	ldr	r3, [r7, #12]
 800ac8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ac8c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800ac90:	68fb      	ldr	r3, [r7, #12]
 800ac92:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 800ac94:	2301      	movs	r3, #1
 800ac96:	e006      	b.n	800aca6 <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800ac98:	68fb      	ldr	r3, [r7, #12]
 800ac9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ac9c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800aca0:	68fb      	ldr	r3, [r7, #12]
 800aca2:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800aca4:	2301      	movs	r3, #1
  }
}
 800aca6:	4618      	mov	r0, r3
 800aca8:	3724      	adds	r7, #36	; 0x24
 800acaa:	46bd      	mov	sp, r7
 800acac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acb0:	4770      	bx	lr

0800acb2 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 800acb2:	b480      	push	{r7}
 800acb4:	b087      	sub	sp, #28
 800acb6:	af00      	add	r7, sp, #0
 800acb8:	60f8      	str	r0, [r7, #12]
 800acba:	60b9      	str	r1, [r7, #8]
 800acbc:	607a      	str	r2, [r7, #4]
 800acbe:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800acc0:	68fb      	ldr	r3, [r7, #12]
 800acc2:	f893 3020 	ldrb.w	r3, [r3, #32]
 800acc6:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 800acc8:	7dfb      	ldrb	r3, [r7, #23]
 800acca:	2b01      	cmp	r3, #1
 800accc:	d003      	beq.n	800acd6 <HAL_CAN_GetRxMessage+0x24>
 800acce:	7dfb      	ldrb	r3, [r7, #23]
 800acd0:	2b02      	cmp	r3, #2
 800acd2:	f040 80f3 	bne.w	800aebc <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800acd6:	68bb      	ldr	r3, [r7, #8]
 800acd8:	2b00      	cmp	r3, #0
 800acda:	d10e      	bne.n	800acfa <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 800acdc:	68fb      	ldr	r3, [r7, #12]
 800acde:	681b      	ldr	r3, [r3, #0]
 800ace0:	68db      	ldr	r3, [r3, #12]
 800ace2:	f003 0303 	and.w	r3, r3, #3
 800ace6:	2b00      	cmp	r3, #0
 800ace8:	d116      	bne.n	800ad18 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800acea:	68fb      	ldr	r3, [r7, #12]
 800acec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800acee:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800acf2:	68fb      	ldr	r3, [r7, #12]
 800acf4:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800acf6:	2301      	movs	r3, #1
 800acf8:	e0e7      	b.n	800aeca <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 800acfa:	68fb      	ldr	r3, [r7, #12]
 800acfc:	681b      	ldr	r3, [r3, #0]
 800acfe:	691b      	ldr	r3, [r3, #16]
 800ad00:	f003 0303 	and.w	r3, r3, #3
 800ad04:	2b00      	cmp	r3, #0
 800ad06:	d107      	bne.n	800ad18 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800ad08:	68fb      	ldr	r3, [r7, #12]
 800ad0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ad0c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800ad10:	68fb      	ldr	r3, [r7, #12]
 800ad12:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800ad14:	2301      	movs	r3, #1
 800ad16:	e0d8      	b.n	800aeca <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 800ad18:	68fb      	ldr	r3, [r7, #12]
 800ad1a:	681a      	ldr	r2, [r3, #0]
 800ad1c:	68bb      	ldr	r3, [r7, #8]
 800ad1e:	331b      	adds	r3, #27
 800ad20:	011b      	lsls	r3, r3, #4
 800ad22:	4413      	add	r3, r2
 800ad24:	681b      	ldr	r3, [r3, #0]
 800ad26:	f003 0204 	and.w	r2, r3, #4
 800ad2a:	687b      	ldr	r3, [r7, #4]
 800ad2c:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	689b      	ldr	r3, [r3, #8]
 800ad32:	2b00      	cmp	r3, #0
 800ad34:	d10c      	bne.n	800ad50 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 800ad36:	68fb      	ldr	r3, [r7, #12]
 800ad38:	681a      	ldr	r2, [r3, #0]
 800ad3a:	68bb      	ldr	r3, [r7, #8]
 800ad3c:	331b      	adds	r3, #27
 800ad3e:	011b      	lsls	r3, r3, #4
 800ad40:	4413      	add	r3, r2
 800ad42:	681b      	ldr	r3, [r3, #0]
 800ad44:	0d5b      	lsrs	r3, r3, #21
 800ad46:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800ad4a:	687b      	ldr	r3, [r7, #4]
 800ad4c:	601a      	str	r2, [r3, #0]
 800ad4e:	e00b      	b.n	800ad68 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 800ad50:	68fb      	ldr	r3, [r7, #12]
 800ad52:	681a      	ldr	r2, [r3, #0]
 800ad54:	68bb      	ldr	r3, [r7, #8]
 800ad56:	331b      	adds	r3, #27
 800ad58:	011b      	lsls	r3, r3, #4
 800ad5a:	4413      	add	r3, r2
 800ad5c:	681b      	ldr	r3, [r3, #0]
 800ad5e:	08db      	lsrs	r3, r3, #3
 800ad60:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 800ad64:	687b      	ldr	r3, [r7, #4]
 800ad66:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 800ad68:	68fb      	ldr	r3, [r7, #12]
 800ad6a:	681a      	ldr	r2, [r3, #0]
 800ad6c:	68bb      	ldr	r3, [r7, #8]
 800ad6e:	331b      	adds	r3, #27
 800ad70:	011b      	lsls	r3, r3, #4
 800ad72:	4413      	add	r3, r2
 800ad74:	681b      	ldr	r3, [r3, #0]
 800ad76:	f003 0202 	and.w	r2, r3, #2
 800ad7a:	687b      	ldr	r3, [r7, #4]
 800ad7c:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 800ad7e:	68fb      	ldr	r3, [r7, #12]
 800ad80:	681a      	ldr	r2, [r3, #0]
 800ad82:	68bb      	ldr	r3, [r7, #8]
 800ad84:	331b      	adds	r3, #27
 800ad86:	011b      	lsls	r3, r3, #4
 800ad88:	4413      	add	r3, r2
 800ad8a:	3304      	adds	r3, #4
 800ad8c:	681b      	ldr	r3, [r3, #0]
 800ad8e:	f003 020f 	and.w	r2, r3, #15
 800ad92:	687b      	ldr	r3, [r7, #4]
 800ad94:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 800ad96:	68fb      	ldr	r3, [r7, #12]
 800ad98:	681a      	ldr	r2, [r3, #0]
 800ad9a:	68bb      	ldr	r3, [r7, #8]
 800ad9c:	331b      	adds	r3, #27
 800ad9e:	011b      	lsls	r3, r3, #4
 800ada0:	4413      	add	r3, r2
 800ada2:	3304      	adds	r3, #4
 800ada4:	681b      	ldr	r3, [r3, #0]
 800ada6:	0a1b      	lsrs	r3, r3, #8
 800ada8:	b2da      	uxtb	r2, r3
 800adaa:	687b      	ldr	r3, [r7, #4]
 800adac:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 800adae:	68fb      	ldr	r3, [r7, #12]
 800adb0:	681a      	ldr	r2, [r3, #0]
 800adb2:	68bb      	ldr	r3, [r7, #8]
 800adb4:	331b      	adds	r3, #27
 800adb6:	011b      	lsls	r3, r3, #4
 800adb8:	4413      	add	r3, r2
 800adba:	3304      	adds	r3, #4
 800adbc:	681b      	ldr	r3, [r3, #0]
 800adbe:	0c1b      	lsrs	r3, r3, #16
 800adc0:	b29a      	uxth	r2, r3
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 800adc6:	68fb      	ldr	r3, [r7, #12]
 800adc8:	681a      	ldr	r2, [r3, #0]
 800adca:	68bb      	ldr	r3, [r7, #8]
 800adcc:	011b      	lsls	r3, r3, #4
 800adce:	4413      	add	r3, r2
 800add0:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800add4:	681b      	ldr	r3, [r3, #0]
 800add6:	b2da      	uxtb	r2, r3
 800add8:	683b      	ldr	r3, [r7, #0]
 800adda:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 800addc:	68fb      	ldr	r3, [r7, #12]
 800adde:	681a      	ldr	r2, [r3, #0]
 800ade0:	68bb      	ldr	r3, [r7, #8]
 800ade2:	011b      	lsls	r3, r3, #4
 800ade4:	4413      	add	r3, r2
 800ade6:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800adea:	681b      	ldr	r3, [r3, #0]
 800adec:	0a1a      	lsrs	r2, r3, #8
 800adee:	683b      	ldr	r3, [r7, #0]
 800adf0:	3301      	adds	r3, #1
 800adf2:	b2d2      	uxtb	r2, r2
 800adf4:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 800adf6:	68fb      	ldr	r3, [r7, #12]
 800adf8:	681a      	ldr	r2, [r3, #0]
 800adfa:	68bb      	ldr	r3, [r7, #8]
 800adfc:	011b      	lsls	r3, r3, #4
 800adfe:	4413      	add	r3, r2
 800ae00:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800ae04:	681b      	ldr	r3, [r3, #0]
 800ae06:	0c1a      	lsrs	r2, r3, #16
 800ae08:	683b      	ldr	r3, [r7, #0]
 800ae0a:	3302      	adds	r3, #2
 800ae0c:	b2d2      	uxtb	r2, r2
 800ae0e:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 800ae10:	68fb      	ldr	r3, [r7, #12]
 800ae12:	681a      	ldr	r2, [r3, #0]
 800ae14:	68bb      	ldr	r3, [r7, #8]
 800ae16:	011b      	lsls	r3, r3, #4
 800ae18:	4413      	add	r3, r2
 800ae1a:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800ae1e:	681b      	ldr	r3, [r3, #0]
 800ae20:	0e1a      	lsrs	r2, r3, #24
 800ae22:	683b      	ldr	r3, [r7, #0]
 800ae24:	3303      	adds	r3, #3
 800ae26:	b2d2      	uxtb	r2, r2
 800ae28:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 800ae2a:	68fb      	ldr	r3, [r7, #12]
 800ae2c:	681a      	ldr	r2, [r3, #0]
 800ae2e:	68bb      	ldr	r3, [r7, #8]
 800ae30:	011b      	lsls	r3, r3, #4
 800ae32:	4413      	add	r3, r2
 800ae34:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800ae38:	681a      	ldr	r2, [r3, #0]
 800ae3a:	683b      	ldr	r3, [r7, #0]
 800ae3c:	3304      	adds	r3, #4
 800ae3e:	b2d2      	uxtb	r2, r2
 800ae40:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 800ae42:	68fb      	ldr	r3, [r7, #12]
 800ae44:	681a      	ldr	r2, [r3, #0]
 800ae46:	68bb      	ldr	r3, [r7, #8]
 800ae48:	011b      	lsls	r3, r3, #4
 800ae4a:	4413      	add	r3, r2
 800ae4c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800ae50:	681b      	ldr	r3, [r3, #0]
 800ae52:	0a1a      	lsrs	r2, r3, #8
 800ae54:	683b      	ldr	r3, [r7, #0]
 800ae56:	3305      	adds	r3, #5
 800ae58:	b2d2      	uxtb	r2, r2
 800ae5a:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 800ae5c:	68fb      	ldr	r3, [r7, #12]
 800ae5e:	681a      	ldr	r2, [r3, #0]
 800ae60:	68bb      	ldr	r3, [r7, #8]
 800ae62:	011b      	lsls	r3, r3, #4
 800ae64:	4413      	add	r3, r2
 800ae66:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800ae6a:	681b      	ldr	r3, [r3, #0]
 800ae6c:	0c1a      	lsrs	r2, r3, #16
 800ae6e:	683b      	ldr	r3, [r7, #0]
 800ae70:	3306      	adds	r3, #6
 800ae72:	b2d2      	uxtb	r2, r2
 800ae74:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 800ae76:	68fb      	ldr	r3, [r7, #12]
 800ae78:	681a      	ldr	r2, [r3, #0]
 800ae7a:	68bb      	ldr	r3, [r7, #8]
 800ae7c:	011b      	lsls	r3, r3, #4
 800ae7e:	4413      	add	r3, r2
 800ae80:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800ae84:	681b      	ldr	r3, [r3, #0]
 800ae86:	0e1a      	lsrs	r2, r3, #24
 800ae88:	683b      	ldr	r3, [r7, #0]
 800ae8a:	3307      	adds	r3, #7
 800ae8c:	b2d2      	uxtb	r2, r2
 800ae8e:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800ae90:	68bb      	ldr	r3, [r7, #8]
 800ae92:	2b00      	cmp	r3, #0
 800ae94:	d108      	bne.n	800aea8 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 800ae96:	68fb      	ldr	r3, [r7, #12]
 800ae98:	681b      	ldr	r3, [r3, #0]
 800ae9a:	68da      	ldr	r2, [r3, #12]
 800ae9c:	68fb      	ldr	r3, [r7, #12]
 800ae9e:	681b      	ldr	r3, [r3, #0]
 800aea0:	f042 0220 	orr.w	r2, r2, #32
 800aea4:	60da      	str	r2, [r3, #12]
 800aea6:	e007      	b.n	800aeb8 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 800aea8:	68fb      	ldr	r3, [r7, #12]
 800aeaa:	681b      	ldr	r3, [r3, #0]
 800aeac:	691a      	ldr	r2, [r3, #16]
 800aeae:	68fb      	ldr	r3, [r7, #12]
 800aeb0:	681b      	ldr	r3, [r3, #0]
 800aeb2:	f042 0220 	orr.w	r2, r2, #32
 800aeb6:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 800aeb8:	2300      	movs	r3, #0
 800aeba:	e006      	b.n	800aeca <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800aebc:	68fb      	ldr	r3, [r7, #12]
 800aebe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aec0:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800aec4:	68fb      	ldr	r3, [r7, #12]
 800aec6:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800aec8:	2301      	movs	r3, #1
  }
}
 800aeca:	4618      	mov	r0, r3
 800aecc:	371c      	adds	r7, #28
 800aece:	46bd      	mov	sp, r7
 800aed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aed4:	4770      	bx	lr

0800aed6 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 800aed6:	b480      	push	{r7}
 800aed8:	b085      	sub	sp, #20
 800aeda:	af00      	add	r7, sp, #0
 800aedc:	6078      	str	r0, [r7, #4]
 800aede:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800aee0:	687b      	ldr	r3, [r7, #4]
 800aee2:	f893 3020 	ldrb.w	r3, [r3, #32]
 800aee6:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 800aee8:	7bfb      	ldrb	r3, [r7, #15]
 800aeea:	2b01      	cmp	r3, #1
 800aeec:	d002      	beq.n	800aef4 <HAL_CAN_ActivateNotification+0x1e>
 800aeee:	7bfb      	ldrb	r3, [r7, #15]
 800aef0:	2b02      	cmp	r3, #2
 800aef2:	d109      	bne.n	800af08 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 800aef4:	687b      	ldr	r3, [r7, #4]
 800aef6:	681b      	ldr	r3, [r3, #0]
 800aef8:	6959      	ldr	r1, [r3, #20]
 800aefa:	687b      	ldr	r3, [r7, #4]
 800aefc:	681b      	ldr	r3, [r3, #0]
 800aefe:	683a      	ldr	r2, [r7, #0]
 800af00:	430a      	orrs	r2, r1
 800af02:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 800af04:	2300      	movs	r3, #0
 800af06:	e006      	b.n	800af16 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800af0c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800af10:	687b      	ldr	r3, [r7, #4]
 800af12:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800af14:	2301      	movs	r3, #1
  }
}
 800af16:	4618      	mov	r0, r3
 800af18:	3714      	adds	r7, #20
 800af1a:	46bd      	mov	sp, r7
 800af1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af20:	4770      	bx	lr

0800af22 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 800af22:	b580      	push	{r7, lr}
 800af24:	b08a      	sub	sp, #40	; 0x28
 800af26:	af00      	add	r7, sp, #0
 800af28:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 800af2a:	2300      	movs	r3, #0
 800af2c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 800af2e:	687b      	ldr	r3, [r7, #4]
 800af30:	681b      	ldr	r3, [r3, #0]
 800af32:	695b      	ldr	r3, [r3, #20]
 800af34:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 800af36:	687b      	ldr	r3, [r7, #4]
 800af38:	681b      	ldr	r3, [r3, #0]
 800af3a:	685b      	ldr	r3, [r3, #4]
 800af3c:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 800af3e:	687b      	ldr	r3, [r7, #4]
 800af40:	681b      	ldr	r3, [r3, #0]
 800af42:	689b      	ldr	r3, [r3, #8]
 800af44:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 800af46:	687b      	ldr	r3, [r7, #4]
 800af48:	681b      	ldr	r3, [r3, #0]
 800af4a:	68db      	ldr	r3, [r3, #12]
 800af4c:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 800af4e:	687b      	ldr	r3, [r7, #4]
 800af50:	681b      	ldr	r3, [r3, #0]
 800af52:	691b      	ldr	r3, [r3, #16]
 800af54:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 800af56:	687b      	ldr	r3, [r7, #4]
 800af58:	681b      	ldr	r3, [r3, #0]
 800af5a:	699b      	ldr	r3, [r3, #24]
 800af5c:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 800af5e:	6a3b      	ldr	r3, [r7, #32]
 800af60:	f003 0301 	and.w	r3, r3, #1
 800af64:	2b00      	cmp	r3, #0
 800af66:	d07c      	beq.n	800b062 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 800af68:	69bb      	ldr	r3, [r7, #24]
 800af6a:	f003 0301 	and.w	r3, r3, #1
 800af6e:	2b00      	cmp	r3, #0
 800af70:	d023      	beq.n	800afba <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	681b      	ldr	r3, [r3, #0]
 800af76:	2201      	movs	r2, #1
 800af78:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 800af7a:	69bb      	ldr	r3, [r7, #24]
 800af7c:	f003 0302 	and.w	r3, r3, #2
 800af80:	2b00      	cmp	r3, #0
 800af82:	d003      	beq.n	800af8c <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 800af84:	6878      	ldr	r0, [r7, #4]
 800af86:	f000 f983 	bl	800b290 <HAL_CAN_TxMailbox0CompleteCallback>
 800af8a:	e016      	b.n	800afba <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 800af8c:	69bb      	ldr	r3, [r7, #24]
 800af8e:	f003 0304 	and.w	r3, r3, #4
 800af92:	2b00      	cmp	r3, #0
 800af94:	d004      	beq.n	800afa0 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 800af96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af98:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800af9c:	627b      	str	r3, [r7, #36]	; 0x24
 800af9e:	e00c      	b.n	800afba <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 800afa0:	69bb      	ldr	r3, [r7, #24]
 800afa2:	f003 0308 	and.w	r3, r3, #8
 800afa6:	2b00      	cmp	r3, #0
 800afa8:	d004      	beq.n	800afb4 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 800afaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800afac:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800afb0:	627b      	str	r3, [r7, #36]	; 0x24
 800afb2:	e002      	b.n	800afba <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 800afb4:	6878      	ldr	r0, [r7, #4]
 800afb6:	f000 f989 	bl	800b2cc <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 800afba:	69bb      	ldr	r3, [r7, #24]
 800afbc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800afc0:	2b00      	cmp	r3, #0
 800afc2:	d024      	beq.n	800b00e <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	681b      	ldr	r3, [r3, #0]
 800afc8:	f44f 7280 	mov.w	r2, #256	; 0x100
 800afcc:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800afce:	69bb      	ldr	r3, [r7, #24]
 800afd0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800afd4:	2b00      	cmp	r3, #0
 800afd6:	d003      	beq.n	800afe0 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 800afd8:	6878      	ldr	r0, [r7, #4]
 800afda:	f000 f963 	bl	800b2a4 <HAL_CAN_TxMailbox1CompleteCallback>
 800afde:	e016      	b.n	800b00e <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 800afe0:	69bb      	ldr	r3, [r7, #24]
 800afe2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800afe6:	2b00      	cmp	r3, #0
 800afe8:	d004      	beq.n	800aff4 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 800afea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800afec:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800aff0:	627b      	str	r3, [r7, #36]	; 0x24
 800aff2:	e00c      	b.n	800b00e <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 800aff4:	69bb      	ldr	r3, [r7, #24]
 800aff6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800affa:	2b00      	cmp	r3, #0
 800affc:	d004      	beq.n	800b008 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 800affe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b000:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800b004:	627b      	str	r3, [r7, #36]	; 0x24
 800b006:	e002      	b.n	800b00e <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 800b008:	6878      	ldr	r0, [r7, #4]
 800b00a:	f000 f969 	bl	800b2e0 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800b00e:	69bb      	ldr	r3, [r7, #24]
 800b010:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800b014:	2b00      	cmp	r3, #0
 800b016:	d024      	beq.n	800b062 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 800b018:	687b      	ldr	r3, [r7, #4]
 800b01a:	681b      	ldr	r3, [r3, #0]
 800b01c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800b020:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 800b022:	69bb      	ldr	r3, [r7, #24]
 800b024:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b028:	2b00      	cmp	r3, #0
 800b02a:	d003      	beq.n	800b034 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 800b02c:	6878      	ldr	r0, [r7, #4]
 800b02e:	f000 f943 	bl	800b2b8 <HAL_CAN_TxMailbox2CompleteCallback>
 800b032:	e016      	b.n	800b062 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 800b034:	69bb      	ldr	r3, [r7, #24]
 800b036:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800b03a:	2b00      	cmp	r3, #0
 800b03c:	d004      	beq.n	800b048 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 800b03e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b040:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b044:	627b      	str	r3, [r7, #36]	; 0x24
 800b046:	e00c      	b.n	800b062 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 800b048:	69bb      	ldr	r3, [r7, #24]
 800b04a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800b04e:	2b00      	cmp	r3, #0
 800b050:	d004      	beq.n	800b05c <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 800b052:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b054:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b058:	627b      	str	r3, [r7, #36]	; 0x24
 800b05a:	e002      	b.n	800b062 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 800b05c:	6878      	ldr	r0, [r7, #4]
 800b05e:	f000 f949 	bl	800b2f4 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 800b062:	6a3b      	ldr	r3, [r7, #32]
 800b064:	f003 0308 	and.w	r3, r3, #8
 800b068:	2b00      	cmp	r3, #0
 800b06a:	d00c      	beq.n	800b086 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 800b06c:	697b      	ldr	r3, [r7, #20]
 800b06e:	f003 0310 	and.w	r3, r3, #16
 800b072:	2b00      	cmp	r3, #0
 800b074:	d007      	beq.n	800b086 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 800b076:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b078:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800b07c:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800b07e:	687b      	ldr	r3, [r7, #4]
 800b080:	681b      	ldr	r3, [r3, #0]
 800b082:	2210      	movs	r2, #16
 800b084:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 800b086:	6a3b      	ldr	r3, [r7, #32]
 800b088:	f003 0304 	and.w	r3, r3, #4
 800b08c:	2b00      	cmp	r3, #0
 800b08e:	d00b      	beq.n	800b0a8 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 800b090:	697b      	ldr	r3, [r7, #20]
 800b092:	f003 0308 	and.w	r3, r3, #8
 800b096:	2b00      	cmp	r3, #0
 800b098:	d006      	beq.n	800b0a8 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 800b09a:	687b      	ldr	r3, [r7, #4]
 800b09c:	681b      	ldr	r3, [r3, #0]
 800b09e:	2208      	movs	r2, #8
 800b0a0:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 800b0a2:	6878      	ldr	r0, [r7, #4]
 800b0a4:	f000 f930 	bl	800b308 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 800b0a8:	6a3b      	ldr	r3, [r7, #32]
 800b0aa:	f003 0302 	and.w	r3, r3, #2
 800b0ae:	2b00      	cmp	r3, #0
 800b0b0:	d009      	beq.n	800b0c6 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	681b      	ldr	r3, [r3, #0]
 800b0b6:	68db      	ldr	r3, [r3, #12]
 800b0b8:	f003 0303 	and.w	r3, r3, #3
 800b0bc:	2b00      	cmp	r3, #0
 800b0be:	d002      	beq.n	800b0c6 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 800b0c0:	6878      	ldr	r0, [r7, #4]
 800b0c2:	f7fd fcdb 	bl	8008a7c <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 800b0c6:	6a3b      	ldr	r3, [r7, #32]
 800b0c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b0cc:	2b00      	cmp	r3, #0
 800b0ce:	d00c      	beq.n	800b0ea <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 800b0d0:	693b      	ldr	r3, [r7, #16]
 800b0d2:	f003 0310 	and.w	r3, r3, #16
 800b0d6:	2b00      	cmp	r3, #0
 800b0d8:	d007      	beq.n	800b0ea <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 800b0da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b0dc:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800b0e0:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800b0e2:	687b      	ldr	r3, [r7, #4]
 800b0e4:	681b      	ldr	r3, [r3, #0]
 800b0e6:	2210      	movs	r2, #16
 800b0e8:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 800b0ea:	6a3b      	ldr	r3, [r7, #32]
 800b0ec:	f003 0320 	and.w	r3, r3, #32
 800b0f0:	2b00      	cmp	r3, #0
 800b0f2:	d00b      	beq.n	800b10c <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 800b0f4:	693b      	ldr	r3, [r7, #16]
 800b0f6:	f003 0308 	and.w	r3, r3, #8
 800b0fa:	2b00      	cmp	r3, #0
 800b0fc:	d006      	beq.n	800b10c <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	681b      	ldr	r3, [r3, #0]
 800b102:	2208      	movs	r2, #8
 800b104:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 800b106:	6878      	ldr	r0, [r7, #4]
 800b108:	f000 f912 	bl	800b330 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 800b10c:	6a3b      	ldr	r3, [r7, #32]
 800b10e:	f003 0310 	and.w	r3, r3, #16
 800b112:	2b00      	cmp	r3, #0
 800b114:	d009      	beq.n	800b12a <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 800b116:	687b      	ldr	r3, [r7, #4]
 800b118:	681b      	ldr	r3, [r3, #0]
 800b11a:	691b      	ldr	r3, [r3, #16]
 800b11c:	f003 0303 	and.w	r3, r3, #3
 800b120:	2b00      	cmp	r3, #0
 800b122:	d002      	beq.n	800b12a <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 800b124:	6878      	ldr	r0, [r7, #4]
 800b126:	f000 f8f9 	bl	800b31c <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 800b12a:	6a3b      	ldr	r3, [r7, #32]
 800b12c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b130:	2b00      	cmp	r3, #0
 800b132:	d00b      	beq.n	800b14c <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 800b134:	69fb      	ldr	r3, [r7, #28]
 800b136:	f003 0310 	and.w	r3, r3, #16
 800b13a:	2b00      	cmp	r3, #0
 800b13c:	d006      	beq.n	800b14c <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	681b      	ldr	r3, [r3, #0]
 800b142:	2210      	movs	r2, #16
 800b144:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 800b146:	6878      	ldr	r0, [r7, #4]
 800b148:	f000 f8fc 	bl	800b344 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 800b14c:	6a3b      	ldr	r3, [r7, #32]
 800b14e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800b152:	2b00      	cmp	r3, #0
 800b154:	d00b      	beq.n	800b16e <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 800b156:	69fb      	ldr	r3, [r7, #28]
 800b158:	f003 0308 	and.w	r3, r3, #8
 800b15c:	2b00      	cmp	r3, #0
 800b15e:	d006      	beq.n	800b16e <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 800b160:	687b      	ldr	r3, [r7, #4]
 800b162:	681b      	ldr	r3, [r3, #0]
 800b164:	2208      	movs	r2, #8
 800b166:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 800b168:	6878      	ldr	r0, [r7, #4]
 800b16a:	f000 f8f5 	bl	800b358 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 800b16e:	6a3b      	ldr	r3, [r7, #32]
 800b170:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b174:	2b00      	cmp	r3, #0
 800b176:	d07b      	beq.n	800b270 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 800b178:	69fb      	ldr	r3, [r7, #28]
 800b17a:	f003 0304 	and.w	r3, r3, #4
 800b17e:	2b00      	cmp	r3, #0
 800b180:	d072      	beq.n	800b268 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800b182:	6a3b      	ldr	r3, [r7, #32]
 800b184:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b188:	2b00      	cmp	r3, #0
 800b18a:	d008      	beq.n	800b19e <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 800b18c:	68fb      	ldr	r3, [r7, #12]
 800b18e:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800b192:	2b00      	cmp	r3, #0
 800b194:	d003      	beq.n	800b19e <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 800b196:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b198:	f043 0301 	orr.w	r3, r3, #1
 800b19c:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800b19e:	6a3b      	ldr	r3, [r7, #32]
 800b1a0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800b1a4:	2b00      	cmp	r3, #0
 800b1a6:	d008      	beq.n	800b1ba <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 800b1a8:	68fb      	ldr	r3, [r7, #12]
 800b1aa:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800b1ae:	2b00      	cmp	r3, #0
 800b1b0:	d003      	beq.n	800b1ba <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 800b1b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b1b4:	f043 0302 	orr.w	r3, r3, #2
 800b1b8:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800b1ba:	6a3b      	ldr	r3, [r7, #32]
 800b1bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b1c0:	2b00      	cmp	r3, #0
 800b1c2:	d008      	beq.n	800b1d6 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 800b1c4:	68fb      	ldr	r3, [r7, #12]
 800b1c6:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800b1ca:	2b00      	cmp	r3, #0
 800b1cc:	d003      	beq.n	800b1d6 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 800b1ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b1d0:	f043 0304 	orr.w	r3, r3, #4
 800b1d4:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800b1d6:	6a3b      	ldr	r3, [r7, #32]
 800b1d8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800b1dc:	2b00      	cmp	r3, #0
 800b1de:	d043      	beq.n	800b268 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 800b1e0:	68fb      	ldr	r3, [r7, #12]
 800b1e2:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800b1e6:	2b00      	cmp	r3, #0
 800b1e8:	d03e      	beq.n	800b268 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 800b1ea:	68fb      	ldr	r3, [r7, #12]
 800b1ec:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800b1f0:	2b60      	cmp	r3, #96	; 0x60
 800b1f2:	d02b      	beq.n	800b24c <HAL_CAN_IRQHandler+0x32a>
 800b1f4:	2b60      	cmp	r3, #96	; 0x60
 800b1f6:	d82e      	bhi.n	800b256 <HAL_CAN_IRQHandler+0x334>
 800b1f8:	2b50      	cmp	r3, #80	; 0x50
 800b1fa:	d022      	beq.n	800b242 <HAL_CAN_IRQHandler+0x320>
 800b1fc:	2b50      	cmp	r3, #80	; 0x50
 800b1fe:	d82a      	bhi.n	800b256 <HAL_CAN_IRQHandler+0x334>
 800b200:	2b40      	cmp	r3, #64	; 0x40
 800b202:	d019      	beq.n	800b238 <HAL_CAN_IRQHandler+0x316>
 800b204:	2b40      	cmp	r3, #64	; 0x40
 800b206:	d826      	bhi.n	800b256 <HAL_CAN_IRQHandler+0x334>
 800b208:	2b30      	cmp	r3, #48	; 0x30
 800b20a:	d010      	beq.n	800b22e <HAL_CAN_IRQHandler+0x30c>
 800b20c:	2b30      	cmp	r3, #48	; 0x30
 800b20e:	d822      	bhi.n	800b256 <HAL_CAN_IRQHandler+0x334>
 800b210:	2b10      	cmp	r3, #16
 800b212:	d002      	beq.n	800b21a <HAL_CAN_IRQHandler+0x2f8>
 800b214:	2b20      	cmp	r3, #32
 800b216:	d005      	beq.n	800b224 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 800b218:	e01d      	b.n	800b256 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 800b21a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b21c:	f043 0308 	orr.w	r3, r3, #8
 800b220:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800b222:	e019      	b.n	800b258 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 800b224:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b226:	f043 0310 	orr.w	r3, r3, #16
 800b22a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800b22c:	e014      	b.n	800b258 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 800b22e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b230:	f043 0320 	orr.w	r3, r3, #32
 800b234:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800b236:	e00f      	b.n	800b258 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 800b238:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b23a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b23e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800b240:	e00a      	b.n	800b258 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 800b242:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b244:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b248:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800b24a:	e005      	b.n	800b258 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 800b24c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b24e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b252:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800b254:	e000      	b.n	800b258 <HAL_CAN_IRQHandler+0x336>
            break;
 800b256:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 800b258:	687b      	ldr	r3, [r7, #4]
 800b25a:	681b      	ldr	r3, [r3, #0]
 800b25c:	699a      	ldr	r2, [r3, #24]
 800b25e:	687b      	ldr	r3, [r7, #4]
 800b260:	681b      	ldr	r3, [r3, #0]
 800b262:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800b266:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 800b268:	687b      	ldr	r3, [r7, #4]
 800b26a:	681b      	ldr	r3, [r3, #0]
 800b26c:	2204      	movs	r2, #4
 800b26e:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 800b270:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b272:	2b00      	cmp	r3, #0
 800b274:	d008      	beq.n	800b288 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 800b276:	687b      	ldr	r3, [r7, #4]
 800b278:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800b27a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b27c:	431a      	orrs	r2, r3
 800b27e:	687b      	ldr	r3, [r7, #4]
 800b280:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 800b282:	6878      	ldr	r0, [r7, #4]
 800b284:	f000 f872 	bl	800b36c <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 800b288:	bf00      	nop
 800b28a:	3728      	adds	r7, #40	; 0x28
 800b28c:	46bd      	mov	sp, r7
 800b28e:	bd80      	pop	{r7, pc}

0800b290 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800b290:	b480      	push	{r7}
 800b292:	b083      	sub	sp, #12
 800b294:	af00      	add	r7, sp, #0
 800b296:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 800b298:	bf00      	nop
 800b29a:	370c      	adds	r7, #12
 800b29c:	46bd      	mov	sp, r7
 800b29e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2a2:	4770      	bx	lr

0800b2a4 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800b2a4:	b480      	push	{r7}
 800b2a6:	b083      	sub	sp, #12
 800b2a8:	af00      	add	r7, sp, #0
 800b2aa:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 800b2ac:	bf00      	nop
 800b2ae:	370c      	adds	r7, #12
 800b2b0:	46bd      	mov	sp, r7
 800b2b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2b6:	4770      	bx	lr

0800b2b8 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800b2b8:	b480      	push	{r7}
 800b2ba:	b083      	sub	sp, #12
 800b2bc:	af00      	add	r7, sp, #0
 800b2be:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 800b2c0:	bf00      	nop
 800b2c2:	370c      	adds	r7, #12
 800b2c4:	46bd      	mov	sp, r7
 800b2c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2ca:	4770      	bx	lr

0800b2cc <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 800b2cc:	b480      	push	{r7}
 800b2ce:	b083      	sub	sp, #12
 800b2d0:	af00      	add	r7, sp, #0
 800b2d2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 800b2d4:	bf00      	nop
 800b2d6:	370c      	adds	r7, #12
 800b2d8:	46bd      	mov	sp, r7
 800b2da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2de:	4770      	bx	lr

0800b2e0 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 800b2e0:	b480      	push	{r7}
 800b2e2:	b083      	sub	sp, #12
 800b2e4:	af00      	add	r7, sp, #0
 800b2e6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 800b2e8:	bf00      	nop
 800b2ea:	370c      	adds	r7, #12
 800b2ec:	46bd      	mov	sp, r7
 800b2ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2f2:	4770      	bx	lr

0800b2f4 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 800b2f4:	b480      	push	{r7}
 800b2f6:	b083      	sub	sp, #12
 800b2f8:	af00      	add	r7, sp, #0
 800b2fa:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 800b2fc:	bf00      	nop
 800b2fe:	370c      	adds	r7, #12
 800b300:	46bd      	mov	sp, r7
 800b302:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b306:	4770      	bx	lr

0800b308 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 800b308:	b480      	push	{r7}
 800b30a:	b083      	sub	sp, #12
 800b30c:	af00      	add	r7, sp, #0
 800b30e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 800b310:	bf00      	nop
 800b312:	370c      	adds	r7, #12
 800b314:	46bd      	mov	sp, r7
 800b316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b31a:	4770      	bx	lr

0800b31c <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800b31c:	b480      	push	{r7}
 800b31e:	b083      	sub	sp, #12
 800b320:	af00      	add	r7, sp, #0
 800b322:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 800b324:	bf00      	nop
 800b326:	370c      	adds	r7, #12
 800b328:	46bd      	mov	sp, r7
 800b32a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b32e:	4770      	bx	lr

0800b330 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 800b330:	b480      	push	{r7}
 800b332:	b083      	sub	sp, #12
 800b334:	af00      	add	r7, sp, #0
 800b336:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 800b338:	bf00      	nop
 800b33a:	370c      	adds	r7, #12
 800b33c:	46bd      	mov	sp, r7
 800b33e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b342:	4770      	bx	lr

0800b344 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 800b344:	b480      	push	{r7}
 800b346:	b083      	sub	sp, #12
 800b348:	af00      	add	r7, sp, #0
 800b34a:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 800b34c:	bf00      	nop
 800b34e:	370c      	adds	r7, #12
 800b350:	46bd      	mov	sp, r7
 800b352:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b356:	4770      	bx	lr

0800b358 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 800b358:	b480      	push	{r7}
 800b35a:	b083      	sub	sp, #12
 800b35c:	af00      	add	r7, sp, #0
 800b35e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 800b360:	bf00      	nop
 800b362:	370c      	adds	r7, #12
 800b364:	46bd      	mov	sp, r7
 800b366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b36a:	4770      	bx	lr

0800b36c <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 800b36c:	b480      	push	{r7}
 800b36e:	b083      	sub	sp, #12
 800b370:	af00      	add	r7, sp, #0
 800b372:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 800b374:	bf00      	nop
 800b376:	370c      	adds	r7, #12
 800b378:	46bd      	mov	sp, r7
 800b37a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b37e:	4770      	bx	lr

0800b380 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800b380:	b480      	push	{r7}
 800b382:	b085      	sub	sp, #20
 800b384:	af00      	add	r7, sp, #0
 800b386:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800b388:	687b      	ldr	r3, [r7, #4]
 800b38a:	f003 0307 	and.w	r3, r3, #7
 800b38e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800b390:	4b0c      	ldr	r3, [pc, #48]	; (800b3c4 <__NVIC_SetPriorityGrouping+0x44>)
 800b392:	68db      	ldr	r3, [r3, #12]
 800b394:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800b396:	68ba      	ldr	r2, [r7, #8]
 800b398:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800b39c:	4013      	ands	r3, r2
 800b39e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800b3a0:	68fb      	ldr	r3, [r7, #12]
 800b3a2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800b3a4:	68bb      	ldr	r3, [r7, #8]
 800b3a6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800b3a8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800b3ac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b3b0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800b3b2:	4a04      	ldr	r2, [pc, #16]	; (800b3c4 <__NVIC_SetPriorityGrouping+0x44>)
 800b3b4:	68bb      	ldr	r3, [r7, #8]
 800b3b6:	60d3      	str	r3, [r2, #12]
}
 800b3b8:	bf00      	nop
 800b3ba:	3714      	adds	r7, #20
 800b3bc:	46bd      	mov	sp, r7
 800b3be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3c2:	4770      	bx	lr
 800b3c4:	e000ed00 	.word	0xe000ed00

0800b3c8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800b3c8:	b480      	push	{r7}
 800b3ca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800b3cc:	4b04      	ldr	r3, [pc, #16]	; (800b3e0 <__NVIC_GetPriorityGrouping+0x18>)
 800b3ce:	68db      	ldr	r3, [r3, #12]
 800b3d0:	0a1b      	lsrs	r3, r3, #8
 800b3d2:	f003 0307 	and.w	r3, r3, #7
}
 800b3d6:	4618      	mov	r0, r3
 800b3d8:	46bd      	mov	sp, r7
 800b3da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3de:	4770      	bx	lr
 800b3e0:	e000ed00 	.word	0xe000ed00

0800b3e4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800b3e4:	b480      	push	{r7}
 800b3e6:	b083      	sub	sp, #12
 800b3e8:	af00      	add	r7, sp, #0
 800b3ea:	4603      	mov	r3, r0
 800b3ec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800b3ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b3f2:	2b00      	cmp	r3, #0
 800b3f4:	db0b      	blt.n	800b40e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800b3f6:	79fb      	ldrb	r3, [r7, #7]
 800b3f8:	f003 021f 	and.w	r2, r3, #31
 800b3fc:	4907      	ldr	r1, [pc, #28]	; (800b41c <__NVIC_EnableIRQ+0x38>)
 800b3fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b402:	095b      	lsrs	r3, r3, #5
 800b404:	2001      	movs	r0, #1
 800b406:	fa00 f202 	lsl.w	r2, r0, r2
 800b40a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800b40e:	bf00      	nop
 800b410:	370c      	adds	r7, #12
 800b412:	46bd      	mov	sp, r7
 800b414:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b418:	4770      	bx	lr
 800b41a:	bf00      	nop
 800b41c:	e000e100 	.word	0xe000e100

0800b420 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800b420:	b480      	push	{r7}
 800b422:	b083      	sub	sp, #12
 800b424:	af00      	add	r7, sp, #0
 800b426:	4603      	mov	r3, r0
 800b428:	6039      	str	r1, [r7, #0]
 800b42a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800b42c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b430:	2b00      	cmp	r3, #0
 800b432:	db0a      	blt.n	800b44a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800b434:	683b      	ldr	r3, [r7, #0]
 800b436:	b2da      	uxtb	r2, r3
 800b438:	490c      	ldr	r1, [pc, #48]	; (800b46c <__NVIC_SetPriority+0x4c>)
 800b43a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b43e:	0112      	lsls	r2, r2, #4
 800b440:	b2d2      	uxtb	r2, r2
 800b442:	440b      	add	r3, r1
 800b444:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800b448:	e00a      	b.n	800b460 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800b44a:	683b      	ldr	r3, [r7, #0]
 800b44c:	b2da      	uxtb	r2, r3
 800b44e:	4908      	ldr	r1, [pc, #32]	; (800b470 <__NVIC_SetPriority+0x50>)
 800b450:	79fb      	ldrb	r3, [r7, #7]
 800b452:	f003 030f 	and.w	r3, r3, #15
 800b456:	3b04      	subs	r3, #4
 800b458:	0112      	lsls	r2, r2, #4
 800b45a:	b2d2      	uxtb	r2, r2
 800b45c:	440b      	add	r3, r1
 800b45e:	761a      	strb	r2, [r3, #24]
}
 800b460:	bf00      	nop
 800b462:	370c      	adds	r7, #12
 800b464:	46bd      	mov	sp, r7
 800b466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b46a:	4770      	bx	lr
 800b46c:	e000e100 	.word	0xe000e100
 800b470:	e000ed00 	.word	0xe000ed00

0800b474 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800b474:	b480      	push	{r7}
 800b476:	b089      	sub	sp, #36	; 0x24
 800b478:	af00      	add	r7, sp, #0
 800b47a:	60f8      	str	r0, [r7, #12]
 800b47c:	60b9      	str	r1, [r7, #8]
 800b47e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800b480:	68fb      	ldr	r3, [r7, #12]
 800b482:	f003 0307 	and.w	r3, r3, #7
 800b486:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800b488:	69fb      	ldr	r3, [r7, #28]
 800b48a:	f1c3 0307 	rsb	r3, r3, #7
 800b48e:	2b04      	cmp	r3, #4
 800b490:	bf28      	it	cs
 800b492:	2304      	movcs	r3, #4
 800b494:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800b496:	69fb      	ldr	r3, [r7, #28]
 800b498:	3304      	adds	r3, #4
 800b49a:	2b06      	cmp	r3, #6
 800b49c:	d902      	bls.n	800b4a4 <NVIC_EncodePriority+0x30>
 800b49e:	69fb      	ldr	r3, [r7, #28]
 800b4a0:	3b03      	subs	r3, #3
 800b4a2:	e000      	b.n	800b4a6 <NVIC_EncodePriority+0x32>
 800b4a4:	2300      	movs	r3, #0
 800b4a6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800b4a8:	f04f 32ff 	mov.w	r2, #4294967295
 800b4ac:	69bb      	ldr	r3, [r7, #24]
 800b4ae:	fa02 f303 	lsl.w	r3, r2, r3
 800b4b2:	43da      	mvns	r2, r3
 800b4b4:	68bb      	ldr	r3, [r7, #8]
 800b4b6:	401a      	ands	r2, r3
 800b4b8:	697b      	ldr	r3, [r7, #20]
 800b4ba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800b4bc:	f04f 31ff 	mov.w	r1, #4294967295
 800b4c0:	697b      	ldr	r3, [r7, #20]
 800b4c2:	fa01 f303 	lsl.w	r3, r1, r3
 800b4c6:	43d9      	mvns	r1, r3
 800b4c8:	687b      	ldr	r3, [r7, #4]
 800b4ca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800b4cc:	4313      	orrs	r3, r2
         );
}
 800b4ce:	4618      	mov	r0, r3
 800b4d0:	3724      	adds	r7, #36	; 0x24
 800b4d2:	46bd      	mov	sp, r7
 800b4d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4d8:	4770      	bx	lr
	...

0800b4dc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800b4dc:	b580      	push	{r7, lr}
 800b4de:	b082      	sub	sp, #8
 800b4e0:	af00      	add	r7, sp, #0
 800b4e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	3b01      	subs	r3, #1
 800b4e8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800b4ec:	d301      	bcc.n	800b4f2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800b4ee:	2301      	movs	r3, #1
 800b4f0:	e00f      	b.n	800b512 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800b4f2:	4a0a      	ldr	r2, [pc, #40]	; (800b51c <SysTick_Config+0x40>)
 800b4f4:	687b      	ldr	r3, [r7, #4]
 800b4f6:	3b01      	subs	r3, #1
 800b4f8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800b4fa:	210f      	movs	r1, #15
 800b4fc:	f04f 30ff 	mov.w	r0, #4294967295
 800b500:	f7ff ff8e 	bl	800b420 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800b504:	4b05      	ldr	r3, [pc, #20]	; (800b51c <SysTick_Config+0x40>)
 800b506:	2200      	movs	r2, #0
 800b508:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800b50a:	4b04      	ldr	r3, [pc, #16]	; (800b51c <SysTick_Config+0x40>)
 800b50c:	2207      	movs	r2, #7
 800b50e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800b510:	2300      	movs	r3, #0
}
 800b512:	4618      	mov	r0, r3
 800b514:	3708      	adds	r7, #8
 800b516:	46bd      	mov	sp, r7
 800b518:	bd80      	pop	{r7, pc}
 800b51a:	bf00      	nop
 800b51c:	e000e010 	.word	0xe000e010

0800b520 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800b520:	b580      	push	{r7, lr}
 800b522:	b082      	sub	sp, #8
 800b524:	af00      	add	r7, sp, #0
 800b526:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800b528:	6878      	ldr	r0, [r7, #4]
 800b52a:	f7ff ff29 	bl	800b380 <__NVIC_SetPriorityGrouping>
}
 800b52e:	bf00      	nop
 800b530:	3708      	adds	r7, #8
 800b532:	46bd      	mov	sp, r7
 800b534:	bd80      	pop	{r7, pc}

0800b536 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800b536:	b580      	push	{r7, lr}
 800b538:	b086      	sub	sp, #24
 800b53a:	af00      	add	r7, sp, #0
 800b53c:	4603      	mov	r3, r0
 800b53e:	60b9      	str	r1, [r7, #8]
 800b540:	607a      	str	r2, [r7, #4]
 800b542:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800b544:	2300      	movs	r3, #0
 800b546:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800b548:	f7ff ff3e 	bl	800b3c8 <__NVIC_GetPriorityGrouping>
 800b54c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800b54e:	687a      	ldr	r2, [r7, #4]
 800b550:	68b9      	ldr	r1, [r7, #8]
 800b552:	6978      	ldr	r0, [r7, #20]
 800b554:	f7ff ff8e 	bl	800b474 <NVIC_EncodePriority>
 800b558:	4602      	mov	r2, r0
 800b55a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b55e:	4611      	mov	r1, r2
 800b560:	4618      	mov	r0, r3
 800b562:	f7ff ff5d 	bl	800b420 <__NVIC_SetPriority>
}
 800b566:	bf00      	nop
 800b568:	3718      	adds	r7, #24
 800b56a:	46bd      	mov	sp, r7
 800b56c:	bd80      	pop	{r7, pc}

0800b56e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800b56e:	b580      	push	{r7, lr}
 800b570:	b082      	sub	sp, #8
 800b572:	af00      	add	r7, sp, #0
 800b574:	4603      	mov	r3, r0
 800b576:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800b578:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b57c:	4618      	mov	r0, r3
 800b57e:	f7ff ff31 	bl	800b3e4 <__NVIC_EnableIRQ>
}
 800b582:	bf00      	nop
 800b584:	3708      	adds	r7, #8
 800b586:	46bd      	mov	sp, r7
 800b588:	bd80      	pop	{r7, pc}

0800b58a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800b58a:	b580      	push	{r7, lr}
 800b58c:	b082      	sub	sp, #8
 800b58e:	af00      	add	r7, sp, #0
 800b590:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800b592:	6878      	ldr	r0, [r7, #4]
 800b594:	f7ff ffa2 	bl	800b4dc <SysTick_Config>
 800b598:	4603      	mov	r3, r0
}
 800b59a:	4618      	mov	r0, r3
 800b59c:	3708      	adds	r7, #8
 800b59e:	46bd      	mov	sp, r7
 800b5a0:	bd80      	pop	{r7, pc}
	...

0800b5a4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800b5a4:	b580      	push	{r7, lr}
 800b5a6:	b086      	sub	sp, #24
 800b5a8:	af00      	add	r7, sp, #0
 800b5aa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800b5ac:	2300      	movs	r3, #0
 800b5ae:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800b5b0:	f7ff f854 	bl	800a65c <HAL_GetTick>
 800b5b4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800b5b6:	687b      	ldr	r3, [r7, #4]
 800b5b8:	2b00      	cmp	r3, #0
 800b5ba:	d101      	bne.n	800b5c0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800b5bc:	2301      	movs	r3, #1
 800b5be:	e099      	b.n	800b6f4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800b5c0:	687b      	ldr	r3, [r7, #4]
 800b5c2:	2202      	movs	r2, #2
 800b5c4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800b5c8:	687b      	ldr	r3, [r7, #4]
 800b5ca:	2200      	movs	r2, #0
 800b5cc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800b5d0:	687b      	ldr	r3, [r7, #4]
 800b5d2:	681b      	ldr	r3, [r3, #0]
 800b5d4:	681a      	ldr	r2, [r3, #0]
 800b5d6:	687b      	ldr	r3, [r7, #4]
 800b5d8:	681b      	ldr	r3, [r3, #0]
 800b5da:	f022 0201 	bic.w	r2, r2, #1
 800b5de:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800b5e0:	e00f      	b.n	800b602 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800b5e2:	f7ff f83b 	bl	800a65c <HAL_GetTick>
 800b5e6:	4602      	mov	r2, r0
 800b5e8:	693b      	ldr	r3, [r7, #16]
 800b5ea:	1ad3      	subs	r3, r2, r3
 800b5ec:	2b05      	cmp	r3, #5
 800b5ee:	d908      	bls.n	800b602 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800b5f0:	687b      	ldr	r3, [r7, #4]
 800b5f2:	2220      	movs	r2, #32
 800b5f4:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800b5f6:	687b      	ldr	r3, [r7, #4]
 800b5f8:	2203      	movs	r2, #3
 800b5fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800b5fe:	2303      	movs	r3, #3
 800b600:	e078      	b.n	800b6f4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800b602:	687b      	ldr	r3, [r7, #4]
 800b604:	681b      	ldr	r3, [r3, #0]
 800b606:	681b      	ldr	r3, [r3, #0]
 800b608:	f003 0301 	and.w	r3, r3, #1
 800b60c:	2b00      	cmp	r3, #0
 800b60e:	d1e8      	bne.n	800b5e2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800b610:	687b      	ldr	r3, [r7, #4]
 800b612:	681b      	ldr	r3, [r3, #0]
 800b614:	681b      	ldr	r3, [r3, #0]
 800b616:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800b618:	697a      	ldr	r2, [r7, #20]
 800b61a:	4b38      	ldr	r3, [pc, #224]	; (800b6fc <HAL_DMA_Init+0x158>)
 800b61c:	4013      	ands	r3, r2
 800b61e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800b620:	687b      	ldr	r3, [r7, #4]
 800b622:	685a      	ldr	r2, [r3, #4]
 800b624:	687b      	ldr	r3, [r7, #4]
 800b626:	689b      	ldr	r3, [r3, #8]
 800b628:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800b62a:	687b      	ldr	r3, [r7, #4]
 800b62c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800b62e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800b630:	687b      	ldr	r3, [r7, #4]
 800b632:	691b      	ldr	r3, [r3, #16]
 800b634:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800b636:	687b      	ldr	r3, [r7, #4]
 800b638:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800b63a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800b63c:	687b      	ldr	r3, [r7, #4]
 800b63e:	699b      	ldr	r3, [r3, #24]
 800b640:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800b642:	687b      	ldr	r3, [r7, #4]
 800b644:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800b646:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800b648:	687b      	ldr	r3, [r7, #4]
 800b64a:	6a1b      	ldr	r3, [r3, #32]
 800b64c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800b64e:	697a      	ldr	r2, [r7, #20]
 800b650:	4313      	orrs	r3, r2
 800b652:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800b654:	687b      	ldr	r3, [r7, #4]
 800b656:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b658:	2b04      	cmp	r3, #4
 800b65a:	d107      	bne.n	800b66c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800b65c:	687b      	ldr	r3, [r7, #4]
 800b65e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b660:	687b      	ldr	r3, [r7, #4]
 800b662:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b664:	4313      	orrs	r3, r2
 800b666:	697a      	ldr	r2, [r7, #20]
 800b668:	4313      	orrs	r3, r2
 800b66a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800b66c:	687b      	ldr	r3, [r7, #4]
 800b66e:	681b      	ldr	r3, [r3, #0]
 800b670:	697a      	ldr	r2, [r7, #20]
 800b672:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800b674:	687b      	ldr	r3, [r7, #4]
 800b676:	681b      	ldr	r3, [r3, #0]
 800b678:	695b      	ldr	r3, [r3, #20]
 800b67a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800b67c:	697b      	ldr	r3, [r7, #20]
 800b67e:	f023 0307 	bic.w	r3, r3, #7
 800b682:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800b684:	687b      	ldr	r3, [r7, #4]
 800b686:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b688:	697a      	ldr	r2, [r7, #20]
 800b68a:	4313      	orrs	r3, r2
 800b68c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800b68e:	687b      	ldr	r3, [r7, #4]
 800b690:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b692:	2b04      	cmp	r3, #4
 800b694:	d117      	bne.n	800b6c6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800b696:	687b      	ldr	r3, [r7, #4]
 800b698:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b69a:	697a      	ldr	r2, [r7, #20]
 800b69c:	4313      	orrs	r3, r2
 800b69e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800b6a0:	687b      	ldr	r3, [r7, #4]
 800b6a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b6a4:	2b00      	cmp	r3, #0
 800b6a6:	d00e      	beq.n	800b6c6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800b6a8:	6878      	ldr	r0, [r7, #4]
 800b6aa:	f000 fb01 	bl	800bcb0 <DMA_CheckFifoParam>
 800b6ae:	4603      	mov	r3, r0
 800b6b0:	2b00      	cmp	r3, #0
 800b6b2:	d008      	beq.n	800b6c6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800b6b4:	687b      	ldr	r3, [r7, #4]
 800b6b6:	2240      	movs	r2, #64	; 0x40
 800b6b8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800b6ba:	687b      	ldr	r3, [r7, #4]
 800b6bc:	2201      	movs	r2, #1
 800b6be:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800b6c2:	2301      	movs	r3, #1
 800b6c4:	e016      	b.n	800b6f4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800b6c6:	687b      	ldr	r3, [r7, #4]
 800b6c8:	681b      	ldr	r3, [r3, #0]
 800b6ca:	697a      	ldr	r2, [r7, #20]
 800b6cc:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800b6ce:	6878      	ldr	r0, [r7, #4]
 800b6d0:	f000 fab8 	bl	800bc44 <DMA_CalcBaseAndBitshift>
 800b6d4:	4603      	mov	r3, r0
 800b6d6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800b6d8:	687b      	ldr	r3, [r7, #4]
 800b6da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b6dc:	223f      	movs	r2, #63	; 0x3f
 800b6de:	409a      	lsls	r2, r3
 800b6e0:	68fb      	ldr	r3, [r7, #12]
 800b6e2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	2200      	movs	r2, #0
 800b6e8:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800b6ea:	687b      	ldr	r3, [r7, #4]
 800b6ec:	2201      	movs	r2, #1
 800b6ee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800b6f2:	2300      	movs	r3, #0
}
 800b6f4:	4618      	mov	r0, r3
 800b6f6:	3718      	adds	r7, #24
 800b6f8:	46bd      	mov	sp, r7
 800b6fa:	bd80      	pop	{r7, pc}
 800b6fc:	f010803f 	.word	0xf010803f

0800b700 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800b700:	b580      	push	{r7, lr}
 800b702:	b086      	sub	sp, #24
 800b704:	af00      	add	r7, sp, #0
 800b706:	60f8      	str	r0, [r7, #12]
 800b708:	60b9      	str	r1, [r7, #8]
 800b70a:	607a      	str	r2, [r7, #4]
 800b70c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800b70e:	2300      	movs	r3, #0
 800b710:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800b712:	68fb      	ldr	r3, [r7, #12]
 800b714:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b716:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800b718:	68fb      	ldr	r3, [r7, #12]
 800b71a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800b71e:	2b01      	cmp	r3, #1
 800b720:	d101      	bne.n	800b726 <HAL_DMA_Start_IT+0x26>
 800b722:	2302      	movs	r3, #2
 800b724:	e040      	b.n	800b7a8 <HAL_DMA_Start_IT+0xa8>
 800b726:	68fb      	ldr	r3, [r7, #12]
 800b728:	2201      	movs	r2, #1
 800b72a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800b72e:	68fb      	ldr	r3, [r7, #12]
 800b730:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800b734:	b2db      	uxtb	r3, r3
 800b736:	2b01      	cmp	r3, #1
 800b738:	d12f      	bne.n	800b79a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800b73a:	68fb      	ldr	r3, [r7, #12]
 800b73c:	2202      	movs	r2, #2
 800b73e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800b742:	68fb      	ldr	r3, [r7, #12]
 800b744:	2200      	movs	r2, #0
 800b746:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800b748:	683b      	ldr	r3, [r7, #0]
 800b74a:	687a      	ldr	r2, [r7, #4]
 800b74c:	68b9      	ldr	r1, [r7, #8]
 800b74e:	68f8      	ldr	r0, [r7, #12]
 800b750:	f000 fa4a 	bl	800bbe8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800b754:	68fb      	ldr	r3, [r7, #12]
 800b756:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b758:	223f      	movs	r2, #63	; 0x3f
 800b75a:	409a      	lsls	r2, r3
 800b75c:	693b      	ldr	r3, [r7, #16]
 800b75e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800b760:	68fb      	ldr	r3, [r7, #12]
 800b762:	681b      	ldr	r3, [r3, #0]
 800b764:	681a      	ldr	r2, [r3, #0]
 800b766:	68fb      	ldr	r3, [r7, #12]
 800b768:	681b      	ldr	r3, [r3, #0]
 800b76a:	f042 0216 	orr.w	r2, r2, #22
 800b76e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800b770:	68fb      	ldr	r3, [r7, #12]
 800b772:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b774:	2b00      	cmp	r3, #0
 800b776:	d007      	beq.n	800b788 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800b778:	68fb      	ldr	r3, [r7, #12]
 800b77a:	681b      	ldr	r3, [r3, #0]
 800b77c:	681a      	ldr	r2, [r3, #0]
 800b77e:	68fb      	ldr	r3, [r7, #12]
 800b780:	681b      	ldr	r3, [r3, #0]
 800b782:	f042 0208 	orr.w	r2, r2, #8
 800b786:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800b788:	68fb      	ldr	r3, [r7, #12]
 800b78a:	681b      	ldr	r3, [r3, #0]
 800b78c:	681a      	ldr	r2, [r3, #0]
 800b78e:	68fb      	ldr	r3, [r7, #12]
 800b790:	681b      	ldr	r3, [r3, #0]
 800b792:	f042 0201 	orr.w	r2, r2, #1
 800b796:	601a      	str	r2, [r3, #0]
 800b798:	e005      	b.n	800b7a6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800b79a:	68fb      	ldr	r3, [r7, #12]
 800b79c:	2200      	movs	r2, #0
 800b79e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800b7a2:	2302      	movs	r3, #2
 800b7a4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800b7a6:	7dfb      	ldrb	r3, [r7, #23]
}
 800b7a8:	4618      	mov	r0, r3
 800b7aa:	3718      	adds	r7, #24
 800b7ac:	46bd      	mov	sp, r7
 800b7ae:	bd80      	pop	{r7, pc}

0800b7b0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800b7b0:	b580      	push	{r7, lr}
 800b7b2:	b084      	sub	sp, #16
 800b7b4:	af00      	add	r7, sp, #0
 800b7b6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800b7b8:	687b      	ldr	r3, [r7, #4]
 800b7ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b7bc:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800b7be:	f7fe ff4d 	bl	800a65c <HAL_GetTick>
 800b7c2:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800b7c4:	687b      	ldr	r3, [r7, #4]
 800b7c6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800b7ca:	b2db      	uxtb	r3, r3
 800b7cc:	2b02      	cmp	r3, #2
 800b7ce:	d008      	beq.n	800b7e2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800b7d0:	687b      	ldr	r3, [r7, #4]
 800b7d2:	2280      	movs	r2, #128	; 0x80
 800b7d4:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800b7d6:	687b      	ldr	r3, [r7, #4]
 800b7d8:	2200      	movs	r2, #0
 800b7da:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800b7de:	2301      	movs	r3, #1
 800b7e0:	e052      	b.n	800b888 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800b7e2:	687b      	ldr	r3, [r7, #4]
 800b7e4:	681b      	ldr	r3, [r3, #0]
 800b7e6:	681a      	ldr	r2, [r3, #0]
 800b7e8:	687b      	ldr	r3, [r7, #4]
 800b7ea:	681b      	ldr	r3, [r3, #0]
 800b7ec:	f022 0216 	bic.w	r2, r2, #22
 800b7f0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800b7f2:	687b      	ldr	r3, [r7, #4]
 800b7f4:	681b      	ldr	r3, [r3, #0]
 800b7f6:	695a      	ldr	r2, [r3, #20]
 800b7f8:	687b      	ldr	r3, [r7, #4]
 800b7fa:	681b      	ldr	r3, [r3, #0]
 800b7fc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800b800:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800b802:	687b      	ldr	r3, [r7, #4]
 800b804:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b806:	2b00      	cmp	r3, #0
 800b808:	d103      	bne.n	800b812 <HAL_DMA_Abort+0x62>
 800b80a:	687b      	ldr	r3, [r7, #4]
 800b80c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b80e:	2b00      	cmp	r3, #0
 800b810:	d007      	beq.n	800b822 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800b812:	687b      	ldr	r3, [r7, #4]
 800b814:	681b      	ldr	r3, [r3, #0]
 800b816:	681a      	ldr	r2, [r3, #0]
 800b818:	687b      	ldr	r3, [r7, #4]
 800b81a:	681b      	ldr	r3, [r3, #0]
 800b81c:	f022 0208 	bic.w	r2, r2, #8
 800b820:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800b822:	687b      	ldr	r3, [r7, #4]
 800b824:	681b      	ldr	r3, [r3, #0]
 800b826:	681a      	ldr	r2, [r3, #0]
 800b828:	687b      	ldr	r3, [r7, #4]
 800b82a:	681b      	ldr	r3, [r3, #0]
 800b82c:	f022 0201 	bic.w	r2, r2, #1
 800b830:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800b832:	e013      	b.n	800b85c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800b834:	f7fe ff12 	bl	800a65c <HAL_GetTick>
 800b838:	4602      	mov	r2, r0
 800b83a:	68bb      	ldr	r3, [r7, #8]
 800b83c:	1ad3      	subs	r3, r2, r3
 800b83e:	2b05      	cmp	r3, #5
 800b840:	d90c      	bls.n	800b85c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800b842:	687b      	ldr	r3, [r7, #4]
 800b844:	2220      	movs	r2, #32
 800b846:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800b848:	687b      	ldr	r3, [r7, #4]
 800b84a:	2203      	movs	r2, #3
 800b84c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800b850:	687b      	ldr	r3, [r7, #4]
 800b852:	2200      	movs	r2, #0
 800b854:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 800b858:	2303      	movs	r3, #3
 800b85a:	e015      	b.n	800b888 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	681b      	ldr	r3, [r3, #0]
 800b860:	681b      	ldr	r3, [r3, #0]
 800b862:	f003 0301 	and.w	r3, r3, #1
 800b866:	2b00      	cmp	r3, #0
 800b868:	d1e4      	bne.n	800b834 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800b86a:	687b      	ldr	r3, [r7, #4]
 800b86c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b86e:	223f      	movs	r2, #63	; 0x3f
 800b870:	409a      	lsls	r2, r3
 800b872:	68fb      	ldr	r3, [r7, #12]
 800b874:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800b876:	687b      	ldr	r3, [r7, #4]
 800b878:	2201      	movs	r2, #1
 800b87a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800b87e:	687b      	ldr	r3, [r7, #4]
 800b880:	2200      	movs	r2, #0
 800b882:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800b886:	2300      	movs	r3, #0
}
 800b888:	4618      	mov	r0, r3
 800b88a:	3710      	adds	r7, #16
 800b88c:	46bd      	mov	sp, r7
 800b88e:	bd80      	pop	{r7, pc}

0800b890 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800b890:	b480      	push	{r7}
 800b892:	b083      	sub	sp, #12
 800b894:	af00      	add	r7, sp, #0
 800b896:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800b898:	687b      	ldr	r3, [r7, #4]
 800b89a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800b89e:	b2db      	uxtb	r3, r3
 800b8a0:	2b02      	cmp	r3, #2
 800b8a2:	d004      	beq.n	800b8ae <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800b8a4:	687b      	ldr	r3, [r7, #4]
 800b8a6:	2280      	movs	r2, #128	; 0x80
 800b8a8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800b8aa:	2301      	movs	r3, #1
 800b8ac:	e00c      	b.n	800b8c8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800b8ae:	687b      	ldr	r3, [r7, #4]
 800b8b0:	2205      	movs	r2, #5
 800b8b2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800b8b6:	687b      	ldr	r3, [r7, #4]
 800b8b8:	681b      	ldr	r3, [r3, #0]
 800b8ba:	681a      	ldr	r2, [r3, #0]
 800b8bc:	687b      	ldr	r3, [r7, #4]
 800b8be:	681b      	ldr	r3, [r3, #0]
 800b8c0:	f022 0201 	bic.w	r2, r2, #1
 800b8c4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800b8c6:	2300      	movs	r3, #0
}
 800b8c8:	4618      	mov	r0, r3
 800b8ca:	370c      	adds	r7, #12
 800b8cc:	46bd      	mov	sp, r7
 800b8ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8d2:	4770      	bx	lr

0800b8d4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800b8d4:	b580      	push	{r7, lr}
 800b8d6:	b086      	sub	sp, #24
 800b8d8:	af00      	add	r7, sp, #0
 800b8da:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800b8dc:	2300      	movs	r3, #0
 800b8de:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800b8e0:	4b92      	ldr	r3, [pc, #584]	; (800bb2c <HAL_DMA_IRQHandler+0x258>)
 800b8e2:	681b      	ldr	r3, [r3, #0]
 800b8e4:	4a92      	ldr	r2, [pc, #584]	; (800bb30 <HAL_DMA_IRQHandler+0x25c>)
 800b8e6:	fba2 2303 	umull	r2, r3, r2, r3
 800b8ea:	0a9b      	lsrs	r3, r3, #10
 800b8ec:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800b8ee:	687b      	ldr	r3, [r7, #4]
 800b8f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b8f2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800b8f4:	693b      	ldr	r3, [r7, #16]
 800b8f6:	681b      	ldr	r3, [r3, #0]
 800b8f8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800b8fa:	687b      	ldr	r3, [r7, #4]
 800b8fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b8fe:	2208      	movs	r2, #8
 800b900:	409a      	lsls	r2, r3
 800b902:	68fb      	ldr	r3, [r7, #12]
 800b904:	4013      	ands	r3, r2
 800b906:	2b00      	cmp	r3, #0
 800b908:	d01a      	beq.n	800b940 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800b90a:	687b      	ldr	r3, [r7, #4]
 800b90c:	681b      	ldr	r3, [r3, #0]
 800b90e:	681b      	ldr	r3, [r3, #0]
 800b910:	f003 0304 	and.w	r3, r3, #4
 800b914:	2b00      	cmp	r3, #0
 800b916:	d013      	beq.n	800b940 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800b918:	687b      	ldr	r3, [r7, #4]
 800b91a:	681b      	ldr	r3, [r3, #0]
 800b91c:	681a      	ldr	r2, [r3, #0]
 800b91e:	687b      	ldr	r3, [r7, #4]
 800b920:	681b      	ldr	r3, [r3, #0]
 800b922:	f022 0204 	bic.w	r2, r2, #4
 800b926:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800b928:	687b      	ldr	r3, [r7, #4]
 800b92a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b92c:	2208      	movs	r2, #8
 800b92e:	409a      	lsls	r2, r3
 800b930:	693b      	ldr	r3, [r7, #16]
 800b932:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800b934:	687b      	ldr	r3, [r7, #4]
 800b936:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b938:	f043 0201 	orr.w	r2, r3, #1
 800b93c:	687b      	ldr	r3, [r7, #4]
 800b93e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800b940:	687b      	ldr	r3, [r7, #4]
 800b942:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b944:	2201      	movs	r2, #1
 800b946:	409a      	lsls	r2, r3
 800b948:	68fb      	ldr	r3, [r7, #12]
 800b94a:	4013      	ands	r3, r2
 800b94c:	2b00      	cmp	r3, #0
 800b94e:	d012      	beq.n	800b976 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800b950:	687b      	ldr	r3, [r7, #4]
 800b952:	681b      	ldr	r3, [r3, #0]
 800b954:	695b      	ldr	r3, [r3, #20]
 800b956:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b95a:	2b00      	cmp	r3, #0
 800b95c:	d00b      	beq.n	800b976 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800b95e:	687b      	ldr	r3, [r7, #4]
 800b960:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b962:	2201      	movs	r2, #1
 800b964:	409a      	lsls	r2, r3
 800b966:	693b      	ldr	r3, [r7, #16]
 800b968:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800b96a:	687b      	ldr	r3, [r7, #4]
 800b96c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b96e:	f043 0202 	orr.w	r2, r3, #2
 800b972:	687b      	ldr	r3, [r7, #4]
 800b974:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800b976:	687b      	ldr	r3, [r7, #4]
 800b978:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b97a:	2204      	movs	r2, #4
 800b97c:	409a      	lsls	r2, r3
 800b97e:	68fb      	ldr	r3, [r7, #12]
 800b980:	4013      	ands	r3, r2
 800b982:	2b00      	cmp	r3, #0
 800b984:	d012      	beq.n	800b9ac <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800b986:	687b      	ldr	r3, [r7, #4]
 800b988:	681b      	ldr	r3, [r3, #0]
 800b98a:	681b      	ldr	r3, [r3, #0]
 800b98c:	f003 0302 	and.w	r3, r3, #2
 800b990:	2b00      	cmp	r3, #0
 800b992:	d00b      	beq.n	800b9ac <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b998:	2204      	movs	r2, #4
 800b99a:	409a      	lsls	r2, r3
 800b99c:	693b      	ldr	r3, [r7, #16]
 800b99e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800b9a0:	687b      	ldr	r3, [r7, #4]
 800b9a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b9a4:	f043 0204 	orr.w	r2, r3, #4
 800b9a8:	687b      	ldr	r3, [r7, #4]
 800b9aa:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800b9ac:	687b      	ldr	r3, [r7, #4]
 800b9ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b9b0:	2210      	movs	r2, #16
 800b9b2:	409a      	lsls	r2, r3
 800b9b4:	68fb      	ldr	r3, [r7, #12]
 800b9b6:	4013      	ands	r3, r2
 800b9b8:	2b00      	cmp	r3, #0
 800b9ba:	d043      	beq.n	800ba44 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800b9bc:	687b      	ldr	r3, [r7, #4]
 800b9be:	681b      	ldr	r3, [r3, #0]
 800b9c0:	681b      	ldr	r3, [r3, #0]
 800b9c2:	f003 0308 	and.w	r3, r3, #8
 800b9c6:	2b00      	cmp	r3, #0
 800b9c8:	d03c      	beq.n	800ba44 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800b9ca:	687b      	ldr	r3, [r7, #4]
 800b9cc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b9ce:	2210      	movs	r2, #16
 800b9d0:	409a      	lsls	r2, r3
 800b9d2:	693b      	ldr	r3, [r7, #16]
 800b9d4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800b9d6:	687b      	ldr	r3, [r7, #4]
 800b9d8:	681b      	ldr	r3, [r3, #0]
 800b9da:	681b      	ldr	r3, [r3, #0]
 800b9dc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800b9e0:	2b00      	cmp	r3, #0
 800b9e2:	d018      	beq.n	800ba16 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800b9e4:	687b      	ldr	r3, [r7, #4]
 800b9e6:	681b      	ldr	r3, [r3, #0]
 800b9e8:	681b      	ldr	r3, [r3, #0]
 800b9ea:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800b9ee:	2b00      	cmp	r3, #0
 800b9f0:	d108      	bne.n	800ba04 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800b9f2:	687b      	ldr	r3, [r7, #4]
 800b9f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b9f6:	2b00      	cmp	r3, #0
 800b9f8:	d024      	beq.n	800ba44 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800b9fa:	687b      	ldr	r3, [r7, #4]
 800b9fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b9fe:	6878      	ldr	r0, [r7, #4]
 800ba00:	4798      	blx	r3
 800ba02:	e01f      	b.n	800ba44 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800ba04:	687b      	ldr	r3, [r7, #4]
 800ba06:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ba08:	2b00      	cmp	r3, #0
 800ba0a:	d01b      	beq.n	800ba44 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800ba0c:	687b      	ldr	r3, [r7, #4]
 800ba0e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ba10:	6878      	ldr	r0, [r7, #4]
 800ba12:	4798      	blx	r3
 800ba14:	e016      	b.n	800ba44 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800ba16:	687b      	ldr	r3, [r7, #4]
 800ba18:	681b      	ldr	r3, [r3, #0]
 800ba1a:	681b      	ldr	r3, [r3, #0]
 800ba1c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ba20:	2b00      	cmp	r3, #0
 800ba22:	d107      	bne.n	800ba34 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800ba24:	687b      	ldr	r3, [r7, #4]
 800ba26:	681b      	ldr	r3, [r3, #0]
 800ba28:	681a      	ldr	r2, [r3, #0]
 800ba2a:	687b      	ldr	r3, [r7, #4]
 800ba2c:	681b      	ldr	r3, [r3, #0]
 800ba2e:	f022 0208 	bic.w	r2, r2, #8
 800ba32:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800ba34:	687b      	ldr	r3, [r7, #4]
 800ba36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ba38:	2b00      	cmp	r3, #0
 800ba3a:	d003      	beq.n	800ba44 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800ba3c:	687b      	ldr	r3, [r7, #4]
 800ba3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ba40:	6878      	ldr	r0, [r7, #4]
 800ba42:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800ba44:	687b      	ldr	r3, [r7, #4]
 800ba46:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ba48:	2220      	movs	r2, #32
 800ba4a:	409a      	lsls	r2, r3
 800ba4c:	68fb      	ldr	r3, [r7, #12]
 800ba4e:	4013      	ands	r3, r2
 800ba50:	2b00      	cmp	r3, #0
 800ba52:	f000 808e 	beq.w	800bb72 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800ba56:	687b      	ldr	r3, [r7, #4]
 800ba58:	681b      	ldr	r3, [r3, #0]
 800ba5a:	681b      	ldr	r3, [r3, #0]
 800ba5c:	f003 0310 	and.w	r3, r3, #16
 800ba60:	2b00      	cmp	r3, #0
 800ba62:	f000 8086 	beq.w	800bb72 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800ba66:	687b      	ldr	r3, [r7, #4]
 800ba68:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ba6a:	2220      	movs	r2, #32
 800ba6c:	409a      	lsls	r2, r3
 800ba6e:	693b      	ldr	r3, [r7, #16]
 800ba70:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800ba72:	687b      	ldr	r3, [r7, #4]
 800ba74:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800ba78:	b2db      	uxtb	r3, r3
 800ba7a:	2b05      	cmp	r3, #5
 800ba7c:	d136      	bne.n	800baec <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800ba7e:	687b      	ldr	r3, [r7, #4]
 800ba80:	681b      	ldr	r3, [r3, #0]
 800ba82:	681a      	ldr	r2, [r3, #0]
 800ba84:	687b      	ldr	r3, [r7, #4]
 800ba86:	681b      	ldr	r3, [r3, #0]
 800ba88:	f022 0216 	bic.w	r2, r2, #22
 800ba8c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800ba8e:	687b      	ldr	r3, [r7, #4]
 800ba90:	681b      	ldr	r3, [r3, #0]
 800ba92:	695a      	ldr	r2, [r3, #20]
 800ba94:	687b      	ldr	r3, [r7, #4]
 800ba96:	681b      	ldr	r3, [r3, #0]
 800ba98:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800ba9c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800ba9e:	687b      	ldr	r3, [r7, #4]
 800baa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800baa2:	2b00      	cmp	r3, #0
 800baa4:	d103      	bne.n	800baae <HAL_DMA_IRQHandler+0x1da>
 800baa6:	687b      	ldr	r3, [r7, #4]
 800baa8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800baaa:	2b00      	cmp	r3, #0
 800baac:	d007      	beq.n	800babe <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800baae:	687b      	ldr	r3, [r7, #4]
 800bab0:	681b      	ldr	r3, [r3, #0]
 800bab2:	681a      	ldr	r2, [r3, #0]
 800bab4:	687b      	ldr	r3, [r7, #4]
 800bab6:	681b      	ldr	r3, [r3, #0]
 800bab8:	f022 0208 	bic.w	r2, r2, #8
 800babc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800babe:	687b      	ldr	r3, [r7, #4]
 800bac0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bac2:	223f      	movs	r2, #63	; 0x3f
 800bac4:	409a      	lsls	r2, r3
 800bac6:	693b      	ldr	r3, [r7, #16]
 800bac8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800baca:	687b      	ldr	r3, [r7, #4]
 800bacc:	2201      	movs	r2, #1
 800bace:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800bad2:	687b      	ldr	r3, [r7, #4]
 800bad4:	2200      	movs	r2, #0
 800bad6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800bada:	687b      	ldr	r3, [r7, #4]
 800badc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bade:	2b00      	cmp	r3, #0
 800bae0:	d07d      	beq.n	800bbde <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800bae2:	687b      	ldr	r3, [r7, #4]
 800bae4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bae6:	6878      	ldr	r0, [r7, #4]
 800bae8:	4798      	blx	r3
        }
        return;
 800baea:	e078      	b.n	800bbde <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800baec:	687b      	ldr	r3, [r7, #4]
 800baee:	681b      	ldr	r3, [r3, #0]
 800baf0:	681b      	ldr	r3, [r3, #0]
 800baf2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800baf6:	2b00      	cmp	r3, #0
 800baf8:	d01c      	beq.n	800bb34 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800bafa:	687b      	ldr	r3, [r7, #4]
 800bafc:	681b      	ldr	r3, [r3, #0]
 800bafe:	681b      	ldr	r3, [r3, #0]
 800bb00:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800bb04:	2b00      	cmp	r3, #0
 800bb06:	d108      	bne.n	800bb1a <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800bb08:	687b      	ldr	r3, [r7, #4]
 800bb0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bb0c:	2b00      	cmp	r3, #0
 800bb0e:	d030      	beq.n	800bb72 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800bb10:	687b      	ldr	r3, [r7, #4]
 800bb12:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bb14:	6878      	ldr	r0, [r7, #4]
 800bb16:	4798      	blx	r3
 800bb18:	e02b      	b.n	800bb72 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800bb1a:	687b      	ldr	r3, [r7, #4]
 800bb1c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bb1e:	2b00      	cmp	r3, #0
 800bb20:	d027      	beq.n	800bb72 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800bb22:	687b      	ldr	r3, [r7, #4]
 800bb24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bb26:	6878      	ldr	r0, [r7, #4]
 800bb28:	4798      	blx	r3
 800bb2a:	e022      	b.n	800bb72 <HAL_DMA_IRQHandler+0x29e>
 800bb2c:	200002f4 	.word	0x200002f4
 800bb30:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800bb34:	687b      	ldr	r3, [r7, #4]
 800bb36:	681b      	ldr	r3, [r3, #0]
 800bb38:	681b      	ldr	r3, [r3, #0]
 800bb3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bb3e:	2b00      	cmp	r3, #0
 800bb40:	d10f      	bne.n	800bb62 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800bb42:	687b      	ldr	r3, [r7, #4]
 800bb44:	681b      	ldr	r3, [r3, #0]
 800bb46:	681a      	ldr	r2, [r3, #0]
 800bb48:	687b      	ldr	r3, [r7, #4]
 800bb4a:	681b      	ldr	r3, [r3, #0]
 800bb4c:	f022 0210 	bic.w	r2, r2, #16
 800bb50:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800bb52:	687b      	ldr	r3, [r7, #4]
 800bb54:	2201      	movs	r2, #1
 800bb56:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800bb5a:	687b      	ldr	r3, [r7, #4]
 800bb5c:	2200      	movs	r2, #0
 800bb5e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800bb62:	687b      	ldr	r3, [r7, #4]
 800bb64:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bb66:	2b00      	cmp	r3, #0
 800bb68:	d003      	beq.n	800bb72 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800bb6a:	687b      	ldr	r3, [r7, #4]
 800bb6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bb6e:	6878      	ldr	r0, [r7, #4]
 800bb70:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800bb72:	687b      	ldr	r3, [r7, #4]
 800bb74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bb76:	2b00      	cmp	r3, #0
 800bb78:	d032      	beq.n	800bbe0 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800bb7a:	687b      	ldr	r3, [r7, #4]
 800bb7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bb7e:	f003 0301 	and.w	r3, r3, #1
 800bb82:	2b00      	cmp	r3, #0
 800bb84:	d022      	beq.n	800bbcc <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800bb86:	687b      	ldr	r3, [r7, #4]
 800bb88:	2205      	movs	r2, #5
 800bb8a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800bb8e:	687b      	ldr	r3, [r7, #4]
 800bb90:	681b      	ldr	r3, [r3, #0]
 800bb92:	681a      	ldr	r2, [r3, #0]
 800bb94:	687b      	ldr	r3, [r7, #4]
 800bb96:	681b      	ldr	r3, [r3, #0]
 800bb98:	f022 0201 	bic.w	r2, r2, #1
 800bb9c:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800bb9e:	68bb      	ldr	r3, [r7, #8]
 800bba0:	3301      	adds	r3, #1
 800bba2:	60bb      	str	r3, [r7, #8]
 800bba4:	697a      	ldr	r2, [r7, #20]
 800bba6:	429a      	cmp	r2, r3
 800bba8:	d307      	bcc.n	800bbba <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800bbaa:	687b      	ldr	r3, [r7, #4]
 800bbac:	681b      	ldr	r3, [r3, #0]
 800bbae:	681b      	ldr	r3, [r3, #0]
 800bbb0:	f003 0301 	and.w	r3, r3, #1
 800bbb4:	2b00      	cmp	r3, #0
 800bbb6:	d1f2      	bne.n	800bb9e <HAL_DMA_IRQHandler+0x2ca>
 800bbb8:	e000      	b.n	800bbbc <HAL_DMA_IRQHandler+0x2e8>
          break;
 800bbba:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800bbbc:	687b      	ldr	r3, [r7, #4]
 800bbbe:	2201      	movs	r2, #1
 800bbc0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800bbc4:	687b      	ldr	r3, [r7, #4]
 800bbc6:	2200      	movs	r2, #0
 800bbc8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800bbcc:	687b      	ldr	r3, [r7, #4]
 800bbce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bbd0:	2b00      	cmp	r3, #0
 800bbd2:	d005      	beq.n	800bbe0 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800bbd4:	687b      	ldr	r3, [r7, #4]
 800bbd6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bbd8:	6878      	ldr	r0, [r7, #4]
 800bbda:	4798      	blx	r3
 800bbdc:	e000      	b.n	800bbe0 <HAL_DMA_IRQHandler+0x30c>
        return;
 800bbde:	bf00      	nop
    }
  }
}
 800bbe0:	3718      	adds	r7, #24
 800bbe2:	46bd      	mov	sp, r7
 800bbe4:	bd80      	pop	{r7, pc}
 800bbe6:	bf00      	nop

0800bbe8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800bbe8:	b480      	push	{r7}
 800bbea:	b085      	sub	sp, #20
 800bbec:	af00      	add	r7, sp, #0
 800bbee:	60f8      	str	r0, [r7, #12]
 800bbf0:	60b9      	str	r1, [r7, #8]
 800bbf2:	607a      	str	r2, [r7, #4]
 800bbf4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800bbf6:	68fb      	ldr	r3, [r7, #12]
 800bbf8:	681b      	ldr	r3, [r3, #0]
 800bbfa:	681a      	ldr	r2, [r3, #0]
 800bbfc:	68fb      	ldr	r3, [r7, #12]
 800bbfe:	681b      	ldr	r3, [r3, #0]
 800bc00:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800bc04:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800bc06:	68fb      	ldr	r3, [r7, #12]
 800bc08:	681b      	ldr	r3, [r3, #0]
 800bc0a:	683a      	ldr	r2, [r7, #0]
 800bc0c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800bc0e:	68fb      	ldr	r3, [r7, #12]
 800bc10:	689b      	ldr	r3, [r3, #8]
 800bc12:	2b40      	cmp	r3, #64	; 0x40
 800bc14:	d108      	bne.n	800bc28 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800bc16:	68fb      	ldr	r3, [r7, #12]
 800bc18:	681b      	ldr	r3, [r3, #0]
 800bc1a:	687a      	ldr	r2, [r7, #4]
 800bc1c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800bc1e:	68fb      	ldr	r3, [r7, #12]
 800bc20:	681b      	ldr	r3, [r3, #0]
 800bc22:	68ba      	ldr	r2, [r7, #8]
 800bc24:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800bc26:	e007      	b.n	800bc38 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800bc28:	68fb      	ldr	r3, [r7, #12]
 800bc2a:	681b      	ldr	r3, [r3, #0]
 800bc2c:	68ba      	ldr	r2, [r7, #8]
 800bc2e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800bc30:	68fb      	ldr	r3, [r7, #12]
 800bc32:	681b      	ldr	r3, [r3, #0]
 800bc34:	687a      	ldr	r2, [r7, #4]
 800bc36:	60da      	str	r2, [r3, #12]
}
 800bc38:	bf00      	nop
 800bc3a:	3714      	adds	r7, #20
 800bc3c:	46bd      	mov	sp, r7
 800bc3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc42:	4770      	bx	lr

0800bc44 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800bc44:	b480      	push	{r7}
 800bc46:	b085      	sub	sp, #20
 800bc48:	af00      	add	r7, sp, #0
 800bc4a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800bc4c:	687b      	ldr	r3, [r7, #4]
 800bc4e:	681b      	ldr	r3, [r3, #0]
 800bc50:	b2db      	uxtb	r3, r3
 800bc52:	3b10      	subs	r3, #16
 800bc54:	4a14      	ldr	r2, [pc, #80]	; (800bca8 <DMA_CalcBaseAndBitshift+0x64>)
 800bc56:	fba2 2303 	umull	r2, r3, r2, r3
 800bc5a:	091b      	lsrs	r3, r3, #4
 800bc5c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800bc5e:	4a13      	ldr	r2, [pc, #76]	; (800bcac <DMA_CalcBaseAndBitshift+0x68>)
 800bc60:	68fb      	ldr	r3, [r7, #12]
 800bc62:	4413      	add	r3, r2
 800bc64:	781b      	ldrb	r3, [r3, #0]
 800bc66:	461a      	mov	r2, r3
 800bc68:	687b      	ldr	r3, [r7, #4]
 800bc6a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800bc6c:	68fb      	ldr	r3, [r7, #12]
 800bc6e:	2b03      	cmp	r3, #3
 800bc70:	d909      	bls.n	800bc86 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800bc72:	687b      	ldr	r3, [r7, #4]
 800bc74:	681b      	ldr	r3, [r3, #0]
 800bc76:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800bc7a:	f023 0303 	bic.w	r3, r3, #3
 800bc7e:	1d1a      	adds	r2, r3, #4
 800bc80:	687b      	ldr	r3, [r7, #4]
 800bc82:	659a      	str	r2, [r3, #88]	; 0x58
 800bc84:	e007      	b.n	800bc96 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800bc86:	687b      	ldr	r3, [r7, #4]
 800bc88:	681b      	ldr	r3, [r3, #0]
 800bc8a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800bc8e:	f023 0303 	bic.w	r3, r3, #3
 800bc92:	687a      	ldr	r2, [r7, #4]
 800bc94:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800bc96:	687b      	ldr	r3, [r7, #4]
 800bc98:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800bc9a:	4618      	mov	r0, r3
 800bc9c:	3714      	adds	r7, #20
 800bc9e:	46bd      	mov	sp, r7
 800bca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bca4:	4770      	bx	lr
 800bca6:	bf00      	nop
 800bca8:	aaaaaaab 	.word	0xaaaaaaab
 800bcac:	08015308 	.word	0x08015308

0800bcb0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800bcb0:	b480      	push	{r7}
 800bcb2:	b085      	sub	sp, #20
 800bcb4:	af00      	add	r7, sp, #0
 800bcb6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800bcb8:	2300      	movs	r3, #0
 800bcba:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800bcbc:	687b      	ldr	r3, [r7, #4]
 800bcbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bcc0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800bcc2:	687b      	ldr	r3, [r7, #4]
 800bcc4:	699b      	ldr	r3, [r3, #24]
 800bcc6:	2b00      	cmp	r3, #0
 800bcc8:	d11f      	bne.n	800bd0a <DMA_CheckFifoParam+0x5a>
 800bcca:	68bb      	ldr	r3, [r7, #8]
 800bccc:	2b03      	cmp	r3, #3
 800bcce:	d856      	bhi.n	800bd7e <DMA_CheckFifoParam+0xce>
 800bcd0:	a201      	add	r2, pc, #4	; (adr r2, 800bcd8 <DMA_CheckFifoParam+0x28>)
 800bcd2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bcd6:	bf00      	nop
 800bcd8:	0800bce9 	.word	0x0800bce9
 800bcdc:	0800bcfb 	.word	0x0800bcfb
 800bce0:	0800bce9 	.word	0x0800bce9
 800bce4:	0800bd7f 	.word	0x0800bd7f
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800bce8:	687b      	ldr	r3, [r7, #4]
 800bcea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bcec:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800bcf0:	2b00      	cmp	r3, #0
 800bcf2:	d046      	beq.n	800bd82 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800bcf4:	2301      	movs	r3, #1
 800bcf6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800bcf8:	e043      	b.n	800bd82 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800bcfa:	687b      	ldr	r3, [r7, #4]
 800bcfc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bcfe:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800bd02:	d140      	bne.n	800bd86 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800bd04:	2301      	movs	r3, #1
 800bd06:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800bd08:	e03d      	b.n	800bd86 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800bd0a:	687b      	ldr	r3, [r7, #4]
 800bd0c:	699b      	ldr	r3, [r3, #24]
 800bd0e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800bd12:	d121      	bne.n	800bd58 <DMA_CheckFifoParam+0xa8>
 800bd14:	68bb      	ldr	r3, [r7, #8]
 800bd16:	2b03      	cmp	r3, #3
 800bd18:	d837      	bhi.n	800bd8a <DMA_CheckFifoParam+0xda>
 800bd1a:	a201      	add	r2, pc, #4	; (adr r2, 800bd20 <DMA_CheckFifoParam+0x70>)
 800bd1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bd20:	0800bd31 	.word	0x0800bd31
 800bd24:	0800bd37 	.word	0x0800bd37
 800bd28:	0800bd31 	.word	0x0800bd31
 800bd2c:	0800bd49 	.word	0x0800bd49
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800bd30:	2301      	movs	r3, #1
 800bd32:	73fb      	strb	r3, [r7, #15]
      break;
 800bd34:	e030      	b.n	800bd98 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800bd36:	687b      	ldr	r3, [r7, #4]
 800bd38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bd3a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800bd3e:	2b00      	cmp	r3, #0
 800bd40:	d025      	beq.n	800bd8e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800bd42:	2301      	movs	r3, #1
 800bd44:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800bd46:	e022      	b.n	800bd8e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800bd48:	687b      	ldr	r3, [r7, #4]
 800bd4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bd4c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800bd50:	d11f      	bne.n	800bd92 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800bd52:	2301      	movs	r3, #1
 800bd54:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800bd56:	e01c      	b.n	800bd92 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800bd58:	68bb      	ldr	r3, [r7, #8]
 800bd5a:	2b02      	cmp	r3, #2
 800bd5c:	d903      	bls.n	800bd66 <DMA_CheckFifoParam+0xb6>
 800bd5e:	68bb      	ldr	r3, [r7, #8]
 800bd60:	2b03      	cmp	r3, #3
 800bd62:	d003      	beq.n	800bd6c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800bd64:	e018      	b.n	800bd98 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800bd66:	2301      	movs	r3, #1
 800bd68:	73fb      	strb	r3, [r7, #15]
      break;
 800bd6a:	e015      	b.n	800bd98 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800bd6c:	687b      	ldr	r3, [r7, #4]
 800bd6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bd70:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800bd74:	2b00      	cmp	r3, #0
 800bd76:	d00e      	beq.n	800bd96 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800bd78:	2301      	movs	r3, #1
 800bd7a:	73fb      	strb	r3, [r7, #15]
      break;
 800bd7c:	e00b      	b.n	800bd96 <DMA_CheckFifoParam+0xe6>
      break;
 800bd7e:	bf00      	nop
 800bd80:	e00a      	b.n	800bd98 <DMA_CheckFifoParam+0xe8>
      break;
 800bd82:	bf00      	nop
 800bd84:	e008      	b.n	800bd98 <DMA_CheckFifoParam+0xe8>
      break;
 800bd86:	bf00      	nop
 800bd88:	e006      	b.n	800bd98 <DMA_CheckFifoParam+0xe8>
      break;
 800bd8a:	bf00      	nop
 800bd8c:	e004      	b.n	800bd98 <DMA_CheckFifoParam+0xe8>
      break;
 800bd8e:	bf00      	nop
 800bd90:	e002      	b.n	800bd98 <DMA_CheckFifoParam+0xe8>
      break;   
 800bd92:	bf00      	nop
 800bd94:	e000      	b.n	800bd98 <DMA_CheckFifoParam+0xe8>
      break;
 800bd96:	bf00      	nop
    }
  } 
  
  return status; 
 800bd98:	7bfb      	ldrb	r3, [r7, #15]
}
 800bd9a:	4618      	mov	r0, r3
 800bd9c:	3714      	adds	r7, #20
 800bd9e:	46bd      	mov	sp, r7
 800bda0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bda4:	4770      	bx	lr
 800bda6:	bf00      	nop

0800bda8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800bda8:	b480      	push	{r7}
 800bdaa:	b089      	sub	sp, #36	; 0x24
 800bdac:	af00      	add	r7, sp, #0
 800bdae:	6078      	str	r0, [r7, #4]
 800bdb0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800bdb2:	2300      	movs	r3, #0
 800bdb4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800bdb6:	2300      	movs	r3, #0
 800bdb8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800bdba:	2300      	movs	r3, #0
 800bdbc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800bdbe:	2300      	movs	r3, #0
 800bdc0:	61fb      	str	r3, [r7, #28]
 800bdc2:	e16b      	b.n	800c09c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800bdc4:	2201      	movs	r2, #1
 800bdc6:	69fb      	ldr	r3, [r7, #28]
 800bdc8:	fa02 f303 	lsl.w	r3, r2, r3
 800bdcc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800bdce:	683b      	ldr	r3, [r7, #0]
 800bdd0:	681b      	ldr	r3, [r3, #0]
 800bdd2:	697a      	ldr	r2, [r7, #20]
 800bdd4:	4013      	ands	r3, r2
 800bdd6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800bdd8:	693a      	ldr	r2, [r7, #16]
 800bdda:	697b      	ldr	r3, [r7, #20]
 800bddc:	429a      	cmp	r2, r3
 800bdde:	f040 815a 	bne.w	800c096 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800bde2:	683b      	ldr	r3, [r7, #0]
 800bde4:	685b      	ldr	r3, [r3, #4]
 800bde6:	f003 0303 	and.w	r3, r3, #3
 800bdea:	2b01      	cmp	r3, #1
 800bdec:	d005      	beq.n	800bdfa <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800bdee:	683b      	ldr	r3, [r7, #0]
 800bdf0:	685b      	ldr	r3, [r3, #4]
 800bdf2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800bdf6:	2b02      	cmp	r3, #2
 800bdf8:	d130      	bne.n	800be5c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800bdfa:	687b      	ldr	r3, [r7, #4]
 800bdfc:	689b      	ldr	r3, [r3, #8]
 800bdfe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800be00:	69fb      	ldr	r3, [r7, #28]
 800be02:	005b      	lsls	r3, r3, #1
 800be04:	2203      	movs	r2, #3
 800be06:	fa02 f303 	lsl.w	r3, r2, r3
 800be0a:	43db      	mvns	r3, r3
 800be0c:	69ba      	ldr	r2, [r7, #24]
 800be0e:	4013      	ands	r3, r2
 800be10:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800be12:	683b      	ldr	r3, [r7, #0]
 800be14:	68da      	ldr	r2, [r3, #12]
 800be16:	69fb      	ldr	r3, [r7, #28]
 800be18:	005b      	lsls	r3, r3, #1
 800be1a:	fa02 f303 	lsl.w	r3, r2, r3
 800be1e:	69ba      	ldr	r2, [r7, #24]
 800be20:	4313      	orrs	r3, r2
 800be22:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800be24:	687b      	ldr	r3, [r7, #4]
 800be26:	69ba      	ldr	r2, [r7, #24]
 800be28:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800be2a:	687b      	ldr	r3, [r7, #4]
 800be2c:	685b      	ldr	r3, [r3, #4]
 800be2e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800be30:	2201      	movs	r2, #1
 800be32:	69fb      	ldr	r3, [r7, #28]
 800be34:	fa02 f303 	lsl.w	r3, r2, r3
 800be38:	43db      	mvns	r3, r3
 800be3a:	69ba      	ldr	r2, [r7, #24]
 800be3c:	4013      	ands	r3, r2
 800be3e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800be40:	683b      	ldr	r3, [r7, #0]
 800be42:	685b      	ldr	r3, [r3, #4]
 800be44:	091b      	lsrs	r3, r3, #4
 800be46:	f003 0201 	and.w	r2, r3, #1
 800be4a:	69fb      	ldr	r3, [r7, #28]
 800be4c:	fa02 f303 	lsl.w	r3, r2, r3
 800be50:	69ba      	ldr	r2, [r7, #24]
 800be52:	4313      	orrs	r3, r2
 800be54:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800be56:	687b      	ldr	r3, [r7, #4]
 800be58:	69ba      	ldr	r2, [r7, #24]
 800be5a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800be5c:	683b      	ldr	r3, [r7, #0]
 800be5e:	685b      	ldr	r3, [r3, #4]
 800be60:	f003 0303 	and.w	r3, r3, #3
 800be64:	2b03      	cmp	r3, #3
 800be66:	d017      	beq.n	800be98 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800be68:	687b      	ldr	r3, [r7, #4]
 800be6a:	68db      	ldr	r3, [r3, #12]
 800be6c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800be6e:	69fb      	ldr	r3, [r7, #28]
 800be70:	005b      	lsls	r3, r3, #1
 800be72:	2203      	movs	r2, #3
 800be74:	fa02 f303 	lsl.w	r3, r2, r3
 800be78:	43db      	mvns	r3, r3
 800be7a:	69ba      	ldr	r2, [r7, #24]
 800be7c:	4013      	ands	r3, r2
 800be7e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800be80:	683b      	ldr	r3, [r7, #0]
 800be82:	689a      	ldr	r2, [r3, #8]
 800be84:	69fb      	ldr	r3, [r7, #28]
 800be86:	005b      	lsls	r3, r3, #1
 800be88:	fa02 f303 	lsl.w	r3, r2, r3
 800be8c:	69ba      	ldr	r2, [r7, #24]
 800be8e:	4313      	orrs	r3, r2
 800be90:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800be92:	687b      	ldr	r3, [r7, #4]
 800be94:	69ba      	ldr	r2, [r7, #24]
 800be96:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800be98:	683b      	ldr	r3, [r7, #0]
 800be9a:	685b      	ldr	r3, [r3, #4]
 800be9c:	f003 0303 	and.w	r3, r3, #3
 800bea0:	2b02      	cmp	r3, #2
 800bea2:	d123      	bne.n	800beec <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800bea4:	69fb      	ldr	r3, [r7, #28]
 800bea6:	08da      	lsrs	r2, r3, #3
 800bea8:	687b      	ldr	r3, [r7, #4]
 800beaa:	3208      	adds	r2, #8
 800beac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800beb0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800beb2:	69fb      	ldr	r3, [r7, #28]
 800beb4:	f003 0307 	and.w	r3, r3, #7
 800beb8:	009b      	lsls	r3, r3, #2
 800beba:	220f      	movs	r2, #15
 800bebc:	fa02 f303 	lsl.w	r3, r2, r3
 800bec0:	43db      	mvns	r3, r3
 800bec2:	69ba      	ldr	r2, [r7, #24]
 800bec4:	4013      	ands	r3, r2
 800bec6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800bec8:	683b      	ldr	r3, [r7, #0]
 800beca:	691a      	ldr	r2, [r3, #16]
 800becc:	69fb      	ldr	r3, [r7, #28]
 800bece:	f003 0307 	and.w	r3, r3, #7
 800bed2:	009b      	lsls	r3, r3, #2
 800bed4:	fa02 f303 	lsl.w	r3, r2, r3
 800bed8:	69ba      	ldr	r2, [r7, #24]
 800beda:	4313      	orrs	r3, r2
 800bedc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800bede:	69fb      	ldr	r3, [r7, #28]
 800bee0:	08da      	lsrs	r2, r3, #3
 800bee2:	687b      	ldr	r3, [r7, #4]
 800bee4:	3208      	adds	r2, #8
 800bee6:	69b9      	ldr	r1, [r7, #24]
 800bee8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800beec:	687b      	ldr	r3, [r7, #4]
 800beee:	681b      	ldr	r3, [r3, #0]
 800bef0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800bef2:	69fb      	ldr	r3, [r7, #28]
 800bef4:	005b      	lsls	r3, r3, #1
 800bef6:	2203      	movs	r2, #3
 800bef8:	fa02 f303 	lsl.w	r3, r2, r3
 800befc:	43db      	mvns	r3, r3
 800befe:	69ba      	ldr	r2, [r7, #24]
 800bf00:	4013      	ands	r3, r2
 800bf02:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800bf04:	683b      	ldr	r3, [r7, #0]
 800bf06:	685b      	ldr	r3, [r3, #4]
 800bf08:	f003 0203 	and.w	r2, r3, #3
 800bf0c:	69fb      	ldr	r3, [r7, #28]
 800bf0e:	005b      	lsls	r3, r3, #1
 800bf10:	fa02 f303 	lsl.w	r3, r2, r3
 800bf14:	69ba      	ldr	r2, [r7, #24]
 800bf16:	4313      	orrs	r3, r2
 800bf18:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800bf1a:	687b      	ldr	r3, [r7, #4]
 800bf1c:	69ba      	ldr	r2, [r7, #24]
 800bf1e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800bf20:	683b      	ldr	r3, [r7, #0]
 800bf22:	685b      	ldr	r3, [r3, #4]
 800bf24:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800bf28:	2b00      	cmp	r3, #0
 800bf2a:	f000 80b4 	beq.w	800c096 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800bf2e:	2300      	movs	r3, #0
 800bf30:	60fb      	str	r3, [r7, #12]
 800bf32:	4b60      	ldr	r3, [pc, #384]	; (800c0b4 <HAL_GPIO_Init+0x30c>)
 800bf34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bf36:	4a5f      	ldr	r2, [pc, #380]	; (800c0b4 <HAL_GPIO_Init+0x30c>)
 800bf38:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800bf3c:	6453      	str	r3, [r2, #68]	; 0x44
 800bf3e:	4b5d      	ldr	r3, [pc, #372]	; (800c0b4 <HAL_GPIO_Init+0x30c>)
 800bf40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bf42:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800bf46:	60fb      	str	r3, [r7, #12]
 800bf48:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800bf4a:	4a5b      	ldr	r2, [pc, #364]	; (800c0b8 <HAL_GPIO_Init+0x310>)
 800bf4c:	69fb      	ldr	r3, [r7, #28]
 800bf4e:	089b      	lsrs	r3, r3, #2
 800bf50:	3302      	adds	r3, #2
 800bf52:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bf56:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800bf58:	69fb      	ldr	r3, [r7, #28]
 800bf5a:	f003 0303 	and.w	r3, r3, #3
 800bf5e:	009b      	lsls	r3, r3, #2
 800bf60:	220f      	movs	r2, #15
 800bf62:	fa02 f303 	lsl.w	r3, r2, r3
 800bf66:	43db      	mvns	r3, r3
 800bf68:	69ba      	ldr	r2, [r7, #24]
 800bf6a:	4013      	ands	r3, r2
 800bf6c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800bf6e:	687b      	ldr	r3, [r7, #4]
 800bf70:	4a52      	ldr	r2, [pc, #328]	; (800c0bc <HAL_GPIO_Init+0x314>)
 800bf72:	4293      	cmp	r3, r2
 800bf74:	d02b      	beq.n	800bfce <HAL_GPIO_Init+0x226>
 800bf76:	687b      	ldr	r3, [r7, #4]
 800bf78:	4a51      	ldr	r2, [pc, #324]	; (800c0c0 <HAL_GPIO_Init+0x318>)
 800bf7a:	4293      	cmp	r3, r2
 800bf7c:	d025      	beq.n	800bfca <HAL_GPIO_Init+0x222>
 800bf7e:	687b      	ldr	r3, [r7, #4]
 800bf80:	4a50      	ldr	r2, [pc, #320]	; (800c0c4 <HAL_GPIO_Init+0x31c>)
 800bf82:	4293      	cmp	r3, r2
 800bf84:	d01f      	beq.n	800bfc6 <HAL_GPIO_Init+0x21e>
 800bf86:	687b      	ldr	r3, [r7, #4]
 800bf88:	4a4f      	ldr	r2, [pc, #316]	; (800c0c8 <HAL_GPIO_Init+0x320>)
 800bf8a:	4293      	cmp	r3, r2
 800bf8c:	d019      	beq.n	800bfc2 <HAL_GPIO_Init+0x21a>
 800bf8e:	687b      	ldr	r3, [r7, #4]
 800bf90:	4a4e      	ldr	r2, [pc, #312]	; (800c0cc <HAL_GPIO_Init+0x324>)
 800bf92:	4293      	cmp	r3, r2
 800bf94:	d013      	beq.n	800bfbe <HAL_GPIO_Init+0x216>
 800bf96:	687b      	ldr	r3, [r7, #4]
 800bf98:	4a4d      	ldr	r2, [pc, #308]	; (800c0d0 <HAL_GPIO_Init+0x328>)
 800bf9a:	4293      	cmp	r3, r2
 800bf9c:	d00d      	beq.n	800bfba <HAL_GPIO_Init+0x212>
 800bf9e:	687b      	ldr	r3, [r7, #4]
 800bfa0:	4a4c      	ldr	r2, [pc, #304]	; (800c0d4 <HAL_GPIO_Init+0x32c>)
 800bfa2:	4293      	cmp	r3, r2
 800bfa4:	d007      	beq.n	800bfb6 <HAL_GPIO_Init+0x20e>
 800bfa6:	687b      	ldr	r3, [r7, #4]
 800bfa8:	4a4b      	ldr	r2, [pc, #300]	; (800c0d8 <HAL_GPIO_Init+0x330>)
 800bfaa:	4293      	cmp	r3, r2
 800bfac:	d101      	bne.n	800bfb2 <HAL_GPIO_Init+0x20a>
 800bfae:	2307      	movs	r3, #7
 800bfb0:	e00e      	b.n	800bfd0 <HAL_GPIO_Init+0x228>
 800bfb2:	2308      	movs	r3, #8
 800bfb4:	e00c      	b.n	800bfd0 <HAL_GPIO_Init+0x228>
 800bfb6:	2306      	movs	r3, #6
 800bfb8:	e00a      	b.n	800bfd0 <HAL_GPIO_Init+0x228>
 800bfba:	2305      	movs	r3, #5
 800bfbc:	e008      	b.n	800bfd0 <HAL_GPIO_Init+0x228>
 800bfbe:	2304      	movs	r3, #4
 800bfc0:	e006      	b.n	800bfd0 <HAL_GPIO_Init+0x228>
 800bfc2:	2303      	movs	r3, #3
 800bfc4:	e004      	b.n	800bfd0 <HAL_GPIO_Init+0x228>
 800bfc6:	2302      	movs	r3, #2
 800bfc8:	e002      	b.n	800bfd0 <HAL_GPIO_Init+0x228>
 800bfca:	2301      	movs	r3, #1
 800bfcc:	e000      	b.n	800bfd0 <HAL_GPIO_Init+0x228>
 800bfce:	2300      	movs	r3, #0
 800bfd0:	69fa      	ldr	r2, [r7, #28]
 800bfd2:	f002 0203 	and.w	r2, r2, #3
 800bfd6:	0092      	lsls	r2, r2, #2
 800bfd8:	4093      	lsls	r3, r2
 800bfda:	69ba      	ldr	r2, [r7, #24]
 800bfdc:	4313      	orrs	r3, r2
 800bfde:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800bfe0:	4935      	ldr	r1, [pc, #212]	; (800c0b8 <HAL_GPIO_Init+0x310>)
 800bfe2:	69fb      	ldr	r3, [r7, #28]
 800bfe4:	089b      	lsrs	r3, r3, #2
 800bfe6:	3302      	adds	r3, #2
 800bfe8:	69ba      	ldr	r2, [r7, #24]
 800bfea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800bfee:	4b3b      	ldr	r3, [pc, #236]	; (800c0dc <HAL_GPIO_Init+0x334>)
 800bff0:	681b      	ldr	r3, [r3, #0]
 800bff2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800bff4:	693b      	ldr	r3, [r7, #16]
 800bff6:	43db      	mvns	r3, r3
 800bff8:	69ba      	ldr	r2, [r7, #24]
 800bffa:	4013      	ands	r3, r2
 800bffc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800bffe:	683b      	ldr	r3, [r7, #0]
 800c000:	685b      	ldr	r3, [r3, #4]
 800c002:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800c006:	2b00      	cmp	r3, #0
 800c008:	d003      	beq.n	800c012 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800c00a:	69ba      	ldr	r2, [r7, #24]
 800c00c:	693b      	ldr	r3, [r7, #16]
 800c00e:	4313      	orrs	r3, r2
 800c010:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800c012:	4a32      	ldr	r2, [pc, #200]	; (800c0dc <HAL_GPIO_Init+0x334>)
 800c014:	69bb      	ldr	r3, [r7, #24]
 800c016:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800c018:	4b30      	ldr	r3, [pc, #192]	; (800c0dc <HAL_GPIO_Init+0x334>)
 800c01a:	685b      	ldr	r3, [r3, #4]
 800c01c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800c01e:	693b      	ldr	r3, [r7, #16]
 800c020:	43db      	mvns	r3, r3
 800c022:	69ba      	ldr	r2, [r7, #24]
 800c024:	4013      	ands	r3, r2
 800c026:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800c028:	683b      	ldr	r3, [r7, #0]
 800c02a:	685b      	ldr	r3, [r3, #4]
 800c02c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c030:	2b00      	cmp	r3, #0
 800c032:	d003      	beq.n	800c03c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800c034:	69ba      	ldr	r2, [r7, #24]
 800c036:	693b      	ldr	r3, [r7, #16]
 800c038:	4313      	orrs	r3, r2
 800c03a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800c03c:	4a27      	ldr	r2, [pc, #156]	; (800c0dc <HAL_GPIO_Init+0x334>)
 800c03e:	69bb      	ldr	r3, [r7, #24]
 800c040:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800c042:	4b26      	ldr	r3, [pc, #152]	; (800c0dc <HAL_GPIO_Init+0x334>)
 800c044:	689b      	ldr	r3, [r3, #8]
 800c046:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800c048:	693b      	ldr	r3, [r7, #16]
 800c04a:	43db      	mvns	r3, r3
 800c04c:	69ba      	ldr	r2, [r7, #24]
 800c04e:	4013      	ands	r3, r2
 800c050:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800c052:	683b      	ldr	r3, [r7, #0]
 800c054:	685b      	ldr	r3, [r3, #4]
 800c056:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800c05a:	2b00      	cmp	r3, #0
 800c05c:	d003      	beq.n	800c066 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800c05e:	69ba      	ldr	r2, [r7, #24]
 800c060:	693b      	ldr	r3, [r7, #16]
 800c062:	4313      	orrs	r3, r2
 800c064:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800c066:	4a1d      	ldr	r2, [pc, #116]	; (800c0dc <HAL_GPIO_Init+0x334>)
 800c068:	69bb      	ldr	r3, [r7, #24]
 800c06a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800c06c:	4b1b      	ldr	r3, [pc, #108]	; (800c0dc <HAL_GPIO_Init+0x334>)
 800c06e:	68db      	ldr	r3, [r3, #12]
 800c070:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800c072:	693b      	ldr	r3, [r7, #16]
 800c074:	43db      	mvns	r3, r3
 800c076:	69ba      	ldr	r2, [r7, #24]
 800c078:	4013      	ands	r3, r2
 800c07a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800c07c:	683b      	ldr	r3, [r7, #0]
 800c07e:	685b      	ldr	r3, [r3, #4]
 800c080:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800c084:	2b00      	cmp	r3, #0
 800c086:	d003      	beq.n	800c090 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800c088:	69ba      	ldr	r2, [r7, #24]
 800c08a:	693b      	ldr	r3, [r7, #16]
 800c08c:	4313      	orrs	r3, r2
 800c08e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800c090:	4a12      	ldr	r2, [pc, #72]	; (800c0dc <HAL_GPIO_Init+0x334>)
 800c092:	69bb      	ldr	r3, [r7, #24]
 800c094:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800c096:	69fb      	ldr	r3, [r7, #28]
 800c098:	3301      	adds	r3, #1
 800c09a:	61fb      	str	r3, [r7, #28]
 800c09c:	69fb      	ldr	r3, [r7, #28]
 800c09e:	2b0f      	cmp	r3, #15
 800c0a0:	f67f ae90 	bls.w	800bdc4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800c0a4:	bf00      	nop
 800c0a6:	bf00      	nop
 800c0a8:	3724      	adds	r7, #36	; 0x24
 800c0aa:	46bd      	mov	sp, r7
 800c0ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0b0:	4770      	bx	lr
 800c0b2:	bf00      	nop
 800c0b4:	40023800 	.word	0x40023800
 800c0b8:	40013800 	.word	0x40013800
 800c0bc:	40020000 	.word	0x40020000
 800c0c0:	40020400 	.word	0x40020400
 800c0c4:	40020800 	.word	0x40020800
 800c0c8:	40020c00 	.word	0x40020c00
 800c0cc:	40021000 	.word	0x40021000
 800c0d0:	40021400 	.word	0x40021400
 800c0d4:	40021800 	.word	0x40021800
 800c0d8:	40021c00 	.word	0x40021c00
 800c0dc:	40013c00 	.word	0x40013c00

0800c0e0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800c0e0:	b480      	push	{r7}
 800c0e2:	b085      	sub	sp, #20
 800c0e4:	af00      	add	r7, sp, #0
 800c0e6:	6078      	str	r0, [r7, #4]
 800c0e8:	460b      	mov	r3, r1
 800c0ea:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800c0ec:	687b      	ldr	r3, [r7, #4]
 800c0ee:	691a      	ldr	r2, [r3, #16]
 800c0f0:	887b      	ldrh	r3, [r7, #2]
 800c0f2:	4013      	ands	r3, r2
 800c0f4:	2b00      	cmp	r3, #0
 800c0f6:	d002      	beq.n	800c0fe <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800c0f8:	2301      	movs	r3, #1
 800c0fa:	73fb      	strb	r3, [r7, #15]
 800c0fc:	e001      	b.n	800c102 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800c0fe:	2300      	movs	r3, #0
 800c100:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800c102:	7bfb      	ldrb	r3, [r7, #15]
}
 800c104:	4618      	mov	r0, r3
 800c106:	3714      	adds	r7, #20
 800c108:	46bd      	mov	sp, r7
 800c10a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c10e:	4770      	bx	lr

0800c110 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800c110:	b480      	push	{r7}
 800c112:	b083      	sub	sp, #12
 800c114:	af00      	add	r7, sp, #0
 800c116:	6078      	str	r0, [r7, #4]
 800c118:	460b      	mov	r3, r1
 800c11a:	807b      	strh	r3, [r7, #2]
 800c11c:	4613      	mov	r3, r2
 800c11e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800c120:	787b      	ldrb	r3, [r7, #1]
 800c122:	2b00      	cmp	r3, #0
 800c124:	d003      	beq.n	800c12e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800c126:	887a      	ldrh	r2, [r7, #2]
 800c128:	687b      	ldr	r3, [r7, #4]
 800c12a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800c12c:	e003      	b.n	800c136 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800c12e:	887b      	ldrh	r3, [r7, #2]
 800c130:	041a      	lsls	r2, r3, #16
 800c132:	687b      	ldr	r3, [r7, #4]
 800c134:	619a      	str	r2, [r3, #24]
}
 800c136:	bf00      	nop
 800c138:	370c      	adds	r7, #12
 800c13a:	46bd      	mov	sp, r7
 800c13c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c140:	4770      	bx	lr
	...

0800c144 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800c144:	b580      	push	{r7, lr}
 800c146:	b082      	sub	sp, #8
 800c148:	af00      	add	r7, sp, #0
 800c14a:	4603      	mov	r3, r0
 800c14c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800c14e:	4b08      	ldr	r3, [pc, #32]	; (800c170 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800c150:	695a      	ldr	r2, [r3, #20]
 800c152:	88fb      	ldrh	r3, [r7, #6]
 800c154:	4013      	ands	r3, r2
 800c156:	2b00      	cmp	r3, #0
 800c158:	d006      	beq.n	800c168 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800c15a:	4a05      	ldr	r2, [pc, #20]	; (800c170 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800c15c:	88fb      	ldrh	r3, [r7, #6]
 800c15e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800c160:	88fb      	ldrh	r3, [r7, #6]
 800c162:	4618      	mov	r0, r3
 800c164:	f7fc ff82 	bl	800906c <HAL_GPIO_EXTI_Callback>
  }
}
 800c168:	bf00      	nop
 800c16a:	3708      	adds	r7, #8
 800c16c:	46bd      	mov	sp, r7
 800c16e:	bd80      	pop	{r7, pc}
 800c170:	40013c00 	.word	0x40013c00

0800c174 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800c174:	b580      	push	{r7, lr}
 800c176:	b084      	sub	sp, #16
 800c178:	af00      	add	r7, sp, #0
 800c17a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800c17c:	687b      	ldr	r3, [r7, #4]
 800c17e:	2b00      	cmp	r3, #0
 800c180:	d101      	bne.n	800c186 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800c182:	2301      	movs	r3, #1
 800c184:	e12b      	b.n	800c3de <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800c186:	687b      	ldr	r3, [r7, #4]
 800c188:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c18c:	b2db      	uxtb	r3, r3
 800c18e:	2b00      	cmp	r3, #0
 800c190:	d106      	bne.n	800c1a0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800c192:	687b      	ldr	r3, [r7, #4]
 800c194:	2200      	movs	r2, #0
 800c196:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800c19a:	6878      	ldr	r0, [r7, #4]
 800c19c:	f7fc ffa0 	bl	80090e0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800c1a0:	687b      	ldr	r3, [r7, #4]
 800c1a2:	2224      	movs	r2, #36	; 0x24
 800c1a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800c1a8:	687b      	ldr	r3, [r7, #4]
 800c1aa:	681b      	ldr	r3, [r3, #0]
 800c1ac:	681a      	ldr	r2, [r3, #0]
 800c1ae:	687b      	ldr	r3, [r7, #4]
 800c1b0:	681b      	ldr	r3, [r3, #0]
 800c1b2:	f022 0201 	bic.w	r2, r2, #1
 800c1b6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800c1b8:	687b      	ldr	r3, [r7, #4]
 800c1ba:	681b      	ldr	r3, [r3, #0]
 800c1bc:	681a      	ldr	r2, [r3, #0]
 800c1be:	687b      	ldr	r3, [r7, #4]
 800c1c0:	681b      	ldr	r3, [r3, #0]
 800c1c2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800c1c6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800c1c8:	687b      	ldr	r3, [r7, #4]
 800c1ca:	681b      	ldr	r3, [r3, #0]
 800c1cc:	681a      	ldr	r2, [r3, #0]
 800c1ce:	687b      	ldr	r3, [r7, #4]
 800c1d0:	681b      	ldr	r3, [r3, #0]
 800c1d2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800c1d6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800c1d8:	f001 fbac 	bl	800d934 <HAL_RCC_GetPCLK1Freq>
 800c1dc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800c1de:	687b      	ldr	r3, [r7, #4]
 800c1e0:	685b      	ldr	r3, [r3, #4]
 800c1e2:	4a81      	ldr	r2, [pc, #516]	; (800c3e8 <HAL_I2C_Init+0x274>)
 800c1e4:	4293      	cmp	r3, r2
 800c1e6:	d807      	bhi.n	800c1f8 <HAL_I2C_Init+0x84>
 800c1e8:	68fb      	ldr	r3, [r7, #12]
 800c1ea:	4a80      	ldr	r2, [pc, #512]	; (800c3ec <HAL_I2C_Init+0x278>)
 800c1ec:	4293      	cmp	r3, r2
 800c1ee:	bf94      	ite	ls
 800c1f0:	2301      	movls	r3, #1
 800c1f2:	2300      	movhi	r3, #0
 800c1f4:	b2db      	uxtb	r3, r3
 800c1f6:	e006      	b.n	800c206 <HAL_I2C_Init+0x92>
 800c1f8:	68fb      	ldr	r3, [r7, #12]
 800c1fa:	4a7d      	ldr	r2, [pc, #500]	; (800c3f0 <HAL_I2C_Init+0x27c>)
 800c1fc:	4293      	cmp	r3, r2
 800c1fe:	bf94      	ite	ls
 800c200:	2301      	movls	r3, #1
 800c202:	2300      	movhi	r3, #0
 800c204:	b2db      	uxtb	r3, r3
 800c206:	2b00      	cmp	r3, #0
 800c208:	d001      	beq.n	800c20e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800c20a:	2301      	movs	r3, #1
 800c20c:	e0e7      	b.n	800c3de <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800c20e:	68fb      	ldr	r3, [r7, #12]
 800c210:	4a78      	ldr	r2, [pc, #480]	; (800c3f4 <HAL_I2C_Init+0x280>)
 800c212:	fba2 2303 	umull	r2, r3, r2, r3
 800c216:	0c9b      	lsrs	r3, r3, #18
 800c218:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800c21a:	687b      	ldr	r3, [r7, #4]
 800c21c:	681b      	ldr	r3, [r3, #0]
 800c21e:	685b      	ldr	r3, [r3, #4]
 800c220:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800c224:	687b      	ldr	r3, [r7, #4]
 800c226:	681b      	ldr	r3, [r3, #0]
 800c228:	68ba      	ldr	r2, [r7, #8]
 800c22a:	430a      	orrs	r2, r1
 800c22c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800c22e:	687b      	ldr	r3, [r7, #4]
 800c230:	681b      	ldr	r3, [r3, #0]
 800c232:	6a1b      	ldr	r3, [r3, #32]
 800c234:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800c238:	687b      	ldr	r3, [r7, #4]
 800c23a:	685b      	ldr	r3, [r3, #4]
 800c23c:	4a6a      	ldr	r2, [pc, #424]	; (800c3e8 <HAL_I2C_Init+0x274>)
 800c23e:	4293      	cmp	r3, r2
 800c240:	d802      	bhi.n	800c248 <HAL_I2C_Init+0xd4>
 800c242:	68bb      	ldr	r3, [r7, #8]
 800c244:	3301      	adds	r3, #1
 800c246:	e009      	b.n	800c25c <HAL_I2C_Init+0xe8>
 800c248:	68bb      	ldr	r3, [r7, #8]
 800c24a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800c24e:	fb02 f303 	mul.w	r3, r2, r3
 800c252:	4a69      	ldr	r2, [pc, #420]	; (800c3f8 <HAL_I2C_Init+0x284>)
 800c254:	fba2 2303 	umull	r2, r3, r2, r3
 800c258:	099b      	lsrs	r3, r3, #6
 800c25a:	3301      	adds	r3, #1
 800c25c:	687a      	ldr	r2, [r7, #4]
 800c25e:	6812      	ldr	r2, [r2, #0]
 800c260:	430b      	orrs	r3, r1
 800c262:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800c264:	687b      	ldr	r3, [r7, #4]
 800c266:	681b      	ldr	r3, [r3, #0]
 800c268:	69db      	ldr	r3, [r3, #28]
 800c26a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800c26e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800c272:	687b      	ldr	r3, [r7, #4]
 800c274:	685b      	ldr	r3, [r3, #4]
 800c276:	495c      	ldr	r1, [pc, #368]	; (800c3e8 <HAL_I2C_Init+0x274>)
 800c278:	428b      	cmp	r3, r1
 800c27a:	d819      	bhi.n	800c2b0 <HAL_I2C_Init+0x13c>
 800c27c:	68fb      	ldr	r3, [r7, #12]
 800c27e:	1e59      	subs	r1, r3, #1
 800c280:	687b      	ldr	r3, [r7, #4]
 800c282:	685b      	ldr	r3, [r3, #4]
 800c284:	005b      	lsls	r3, r3, #1
 800c286:	fbb1 f3f3 	udiv	r3, r1, r3
 800c28a:	1c59      	adds	r1, r3, #1
 800c28c:	f640 73fc 	movw	r3, #4092	; 0xffc
 800c290:	400b      	ands	r3, r1
 800c292:	2b00      	cmp	r3, #0
 800c294:	d00a      	beq.n	800c2ac <HAL_I2C_Init+0x138>
 800c296:	68fb      	ldr	r3, [r7, #12]
 800c298:	1e59      	subs	r1, r3, #1
 800c29a:	687b      	ldr	r3, [r7, #4]
 800c29c:	685b      	ldr	r3, [r3, #4]
 800c29e:	005b      	lsls	r3, r3, #1
 800c2a0:	fbb1 f3f3 	udiv	r3, r1, r3
 800c2a4:	3301      	adds	r3, #1
 800c2a6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c2aa:	e051      	b.n	800c350 <HAL_I2C_Init+0x1dc>
 800c2ac:	2304      	movs	r3, #4
 800c2ae:	e04f      	b.n	800c350 <HAL_I2C_Init+0x1dc>
 800c2b0:	687b      	ldr	r3, [r7, #4]
 800c2b2:	689b      	ldr	r3, [r3, #8]
 800c2b4:	2b00      	cmp	r3, #0
 800c2b6:	d111      	bne.n	800c2dc <HAL_I2C_Init+0x168>
 800c2b8:	68fb      	ldr	r3, [r7, #12]
 800c2ba:	1e58      	subs	r0, r3, #1
 800c2bc:	687b      	ldr	r3, [r7, #4]
 800c2be:	6859      	ldr	r1, [r3, #4]
 800c2c0:	460b      	mov	r3, r1
 800c2c2:	005b      	lsls	r3, r3, #1
 800c2c4:	440b      	add	r3, r1
 800c2c6:	fbb0 f3f3 	udiv	r3, r0, r3
 800c2ca:	3301      	adds	r3, #1
 800c2cc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c2d0:	2b00      	cmp	r3, #0
 800c2d2:	bf0c      	ite	eq
 800c2d4:	2301      	moveq	r3, #1
 800c2d6:	2300      	movne	r3, #0
 800c2d8:	b2db      	uxtb	r3, r3
 800c2da:	e012      	b.n	800c302 <HAL_I2C_Init+0x18e>
 800c2dc:	68fb      	ldr	r3, [r7, #12]
 800c2de:	1e58      	subs	r0, r3, #1
 800c2e0:	687b      	ldr	r3, [r7, #4]
 800c2e2:	6859      	ldr	r1, [r3, #4]
 800c2e4:	460b      	mov	r3, r1
 800c2e6:	009b      	lsls	r3, r3, #2
 800c2e8:	440b      	add	r3, r1
 800c2ea:	0099      	lsls	r1, r3, #2
 800c2ec:	440b      	add	r3, r1
 800c2ee:	fbb0 f3f3 	udiv	r3, r0, r3
 800c2f2:	3301      	adds	r3, #1
 800c2f4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c2f8:	2b00      	cmp	r3, #0
 800c2fa:	bf0c      	ite	eq
 800c2fc:	2301      	moveq	r3, #1
 800c2fe:	2300      	movne	r3, #0
 800c300:	b2db      	uxtb	r3, r3
 800c302:	2b00      	cmp	r3, #0
 800c304:	d001      	beq.n	800c30a <HAL_I2C_Init+0x196>
 800c306:	2301      	movs	r3, #1
 800c308:	e022      	b.n	800c350 <HAL_I2C_Init+0x1dc>
 800c30a:	687b      	ldr	r3, [r7, #4]
 800c30c:	689b      	ldr	r3, [r3, #8]
 800c30e:	2b00      	cmp	r3, #0
 800c310:	d10e      	bne.n	800c330 <HAL_I2C_Init+0x1bc>
 800c312:	68fb      	ldr	r3, [r7, #12]
 800c314:	1e58      	subs	r0, r3, #1
 800c316:	687b      	ldr	r3, [r7, #4]
 800c318:	6859      	ldr	r1, [r3, #4]
 800c31a:	460b      	mov	r3, r1
 800c31c:	005b      	lsls	r3, r3, #1
 800c31e:	440b      	add	r3, r1
 800c320:	fbb0 f3f3 	udiv	r3, r0, r3
 800c324:	3301      	adds	r3, #1
 800c326:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c32a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c32e:	e00f      	b.n	800c350 <HAL_I2C_Init+0x1dc>
 800c330:	68fb      	ldr	r3, [r7, #12]
 800c332:	1e58      	subs	r0, r3, #1
 800c334:	687b      	ldr	r3, [r7, #4]
 800c336:	6859      	ldr	r1, [r3, #4]
 800c338:	460b      	mov	r3, r1
 800c33a:	009b      	lsls	r3, r3, #2
 800c33c:	440b      	add	r3, r1
 800c33e:	0099      	lsls	r1, r3, #2
 800c340:	440b      	add	r3, r1
 800c342:	fbb0 f3f3 	udiv	r3, r0, r3
 800c346:	3301      	adds	r3, #1
 800c348:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c34c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800c350:	6879      	ldr	r1, [r7, #4]
 800c352:	6809      	ldr	r1, [r1, #0]
 800c354:	4313      	orrs	r3, r2
 800c356:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800c358:	687b      	ldr	r3, [r7, #4]
 800c35a:	681b      	ldr	r3, [r3, #0]
 800c35c:	681b      	ldr	r3, [r3, #0]
 800c35e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800c362:	687b      	ldr	r3, [r7, #4]
 800c364:	69da      	ldr	r2, [r3, #28]
 800c366:	687b      	ldr	r3, [r7, #4]
 800c368:	6a1b      	ldr	r3, [r3, #32]
 800c36a:	431a      	orrs	r2, r3
 800c36c:	687b      	ldr	r3, [r7, #4]
 800c36e:	681b      	ldr	r3, [r3, #0]
 800c370:	430a      	orrs	r2, r1
 800c372:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800c374:	687b      	ldr	r3, [r7, #4]
 800c376:	681b      	ldr	r3, [r3, #0]
 800c378:	689b      	ldr	r3, [r3, #8]
 800c37a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800c37e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800c382:	687a      	ldr	r2, [r7, #4]
 800c384:	6911      	ldr	r1, [r2, #16]
 800c386:	687a      	ldr	r2, [r7, #4]
 800c388:	68d2      	ldr	r2, [r2, #12]
 800c38a:	4311      	orrs	r1, r2
 800c38c:	687a      	ldr	r2, [r7, #4]
 800c38e:	6812      	ldr	r2, [r2, #0]
 800c390:	430b      	orrs	r3, r1
 800c392:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800c394:	687b      	ldr	r3, [r7, #4]
 800c396:	681b      	ldr	r3, [r3, #0]
 800c398:	68db      	ldr	r3, [r3, #12]
 800c39a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800c39e:	687b      	ldr	r3, [r7, #4]
 800c3a0:	695a      	ldr	r2, [r3, #20]
 800c3a2:	687b      	ldr	r3, [r7, #4]
 800c3a4:	699b      	ldr	r3, [r3, #24]
 800c3a6:	431a      	orrs	r2, r3
 800c3a8:	687b      	ldr	r3, [r7, #4]
 800c3aa:	681b      	ldr	r3, [r3, #0]
 800c3ac:	430a      	orrs	r2, r1
 800c3ae:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800c3b0:	687b      	ldr	r3, [r7, #4]
 800c3b2:	681b      	ldr	r3, [r3, #0]
 800c3b4:	681a      	ldr	r2, [r3, #0]
 800c3b6:	687b      	ldr	r3, [r7, #4]
 800c3b8:	681b      	ldr	r3, [r3, #0]
 800c3ba:	f042 0201 	orr.w	r2, r2, #1
 800c3be:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800c3c0:	687b      	ldr	r3, [r7, #4]
 800c3c2:	2200      	movs	r2, #0
 800c3c4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800c3c6:	687b      	ldr	r3, [r7, #4]
 800c3c8:	2220      	movs	r2, #32
 800c3ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800c3ce:	687b      	ldr	r3, [r7, #4]
 800c3d0:	2200      	movs	r2, #0
 800c3d2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800c3d4:	687b      	ldr	r3, [r7, #4]
 800c3d6:	2200      	movs	r2, #0
 800c3d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800c3dc:	2300      	movs	r3, #0
}
 800c3de:	4618      	mov	r0, r3
 800c3e0:	3710      	adds	r7, #16
 800c3e2:	46bd      	mov	sp, r7
 800c3e4:	bd80      	pop	{r7, pc}
 800c3e6:	bf00      	nop
 800c3e8:	000186a0 	.word	0x000186a0
 800c3ec:	001e847f 	.word	0x001e847f
 800c3f0:	003d08ff 	.word	0x003d08ff
 800c3f4:	431bde83 	.word	0x431bde83
 800c3f8:	10624dd3 	.word	0x10624dd3

0800c3fc <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c3fc:	b580      	push	{r7, lr}
 800c3fe:	b088      	sub	sp, #32
 800c400:	af02      	add	r7, sp, #8
 800c402:	60f8      	str	r0, [r7, #12]
 800c404:	4608      	mov	r0, r1
 800c406:	4611      	mov	r1, r2
 800c408:	461a      	mov	r2, r3
 800c40a:	4603      	mov	r3, r0
 800c40c:	817b      	strh	r3, [r7, #10]
 800c40e:	460b      	mov	r3, r1
 800c410:	813b      	strh	r3, [r7, #8]
 800c412:	4613      	mov	r3, r2
 800c414:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800c416:	f7fe f921 	bl	800a65c <HAL_GetTick>
 800c41a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800c41c:	68fb      	ldr	r3, [r7, #12]
 800c41e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c422:	b2db      	uxtb	r3, r3
 800c424:	2b20      	cmp	r3, #32
 800c426:	f040 80d9 	bne.w	800c5dc <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800c42a:	697b      	ldr	r3, [r7, #20]
 800c42c:	9300      	str	r3, [sp, #0]
 800c42e:	2319      	movs	r3, #25
 800c430:	2201      	movs	r2, #1
 800c432:	496d      	ldr	r1, [pc, #436]	; (800c5e8 <HAL_I2C_Mem_Write+0x1ec>)
 800c434:	68f8      	ldr	r0, [r7, #12]
 800c436:	f000 fc7f 	bl	800cd38 <I2C_WaitOnFlagUntilTimeout>
 800c43a:	4603      	mov	r3, r0
 800c43c:	2b00      	cmp	r3, #0
 800c43e:	d001      	beq.n	800c444 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 800c440:	2302      	movs	r3, #2
 800c442:	e0cc      	b.n	800c5de <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800c444:	68fb      	ldr	r3, [r7, #12]
 800c446:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c44a:	2b01      	cmp	r3, #1
 800c44c:	d101      	bne.n	800c452 <HAL_I2C_Mem_Write+0x56>
 800c44e:	2302      	movs	r3, #2
 800c450:	e0c5      	b.n	800c5de <HAL_I2C_Mem_Write+0x1e2>
 800c452:	68fb      	ldr	r3, [r7, #12]
 800c454:	2201      	movs	r2, #1
 800c456:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800c45a:	68fb      	ldr	r3, [r7, #12]
 800c45c:	681b      	ldr	r3, [r3, #0]
 800c45e:	681b      	ldr	r3, [r3, #0]
 800c460:	f003 0301 	and.w	r3, r3, #1
 800c464:	2b01      	cmp	r3, #1
 800c466:	d007      	beq.n	800c478 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800c468:	68fb      	ldr	r3, [r7, #12]
 800c46a:	681b      	ldr	r3, [r3, #0]
 800c46c:	681a      	ldr	r2, [r3, #0]
 800c46e:	68fb      	ldr	r3, [r7, #12]
 800c470:	681b      	ldr	r3, [r3, #0]
 800c472:	f042 0201 	orr.w	r2, r2, #1
 800c476:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800c478:	68fb      	ldr	r3, [r7, #12]
 800c47a:	681b      	ldr	r3, [r3, #0]
 800c47c:	681a      	ldr	r2, [r3, #0]
 800c47e:	68fb      	ldr	r3, [r7, #12]
 800c480:	681b      	ldr	r3, [r3, #0]
 800c482:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800c486:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800c488:	68fb      	ldr	r3, [r7, #12]
 800c48a:	2221      	movs	r2, #33	; 0x21
 800c48c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800c490:	68fb      	ldr	r3, [r7, #12]
 800c492:	2240      	movs	r2, #64	; 0x40
 800c494:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800c498:	68fb      	ldr	r3, [r7, #12]
 800c49a:	2200      	movs	r2, #0
 800c49c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800c49e:	68fb      	ldr	r3, [r7, #12]
 800c4a0:	6a3a      	ldr	r2, [r7, #32]
 800c4a2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800c4a4:	68fb      	ldr	r3, [r7, #12]
 800c4a6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800c4a8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800c4aa:	68fb      	ldr	r3, [r7, #12]
 800c4ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c4ae:	b29a      	uxth	r2, r3
 800c4b0:	68fb      	ldr	r3, [r7, #12]
 800c4b2:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800c4b4:	68fb      	ldr	r3, [r7, #12]
 800c4b6:	4a4d      	ldr	r2, [pc, #308]	; (800c5ec <HAL_I2C_Mem_Write+0x1f0>)
 800c4b8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800c4ba:	88f8      	ldrh	r0, [r7, #6]
 800c4bc:	893a      	ldrh	r2, [r7, #8]
 800c4be:	8979      	ldrh	r1, [r7, #10]
 800c4c0:	697b      	ldr	r3, [r7, #20]
 800c4c2:	9301      	str	r3, [sp, #4]
 800c4c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c4c6:	9300      	str	r3, [sp, #0]
 800c4c8:	4603      	mov	r3, r0
 800c4ca:	68f8      	ldr	r0, [r7, #12]
 800c4cc:	f000 fab6 	bl	800ca3c <I2C_RequestMemoryWrite>
 800c4d0:	4603      	mov	r3, r0
 800c4d2:	2b00      	cmp	r3, #0
 800c4d4:	d052      	beq.n	800c57c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800c4d6:	2301      	movs	r3, #1
 800c4d8:	e081      	b.n	800c5de <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800c4da:	697a      	ldr	r2, [r7, #20]
 800c4dc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c4de:	68f8      	ldr	r0, [r7, #12]
 800c4e0:	f000 fd00 	bl	800cee4 <I2C_WaitOnTXEFlagUntilTimeout>
 800c4e4:	4603      	mov	r3, r0
 800c4e6:	2b00      	cmp	r3, #0
 800c4e8:	d00d      	beq.n	800c506 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800c4ea:	68fb      	ldr	r3, [r7, #12]
 800c4ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c4ee:	2b04      	cmp	r3, #4
 800c4f0:	d107      	bne.n	800c502 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800c4f2:	68fb      	ldr	r3, [r7, #12]
 800c4f4:	681b      	ldr	r3, [r3, #0]
 800c4f6:	681a      	ldr	r2, [r3, #0]
 800c4f8:	68fb      	ldr	r3, [r7, #12]
 800c4fa:	681b      	ldr	r3, [r3, #0]
 800c4fc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800c500:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800c502:	2301      	movs	r3, #1
 800c504:	e06b      	b.n	800c5de <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800c506:	68fb      	ldr	r3, [r7, #12]
 800c508:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c50a:	781a      	ldrb	r2, [r3, #0]
 800c50c:	68fb      	ldr	r3, [r7, #12]
 800c50e:	681b      	ldr	r3, [r3, #0]
 800c510:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800c512:	68fb      	ldr	r3, [r7, #12]
 800c514:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c516:	1c5a      	adds	r2, r3, #1
 800c518:	68fb      	ldr	r3, [r7, #12]
 800c51a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 800c51c:	68fb      	ldr	r3, [r7, #12]
 800c51e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c520:	3b01      	subs	r3, #1
 800c522:	b29a      	uxth	r2, r3
 800c524:	68fb      	ldr	r3, [r7, #12]
 800c526:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800c528:	68fb      	ldr	r3, [r7, #12]
 800c52a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c52c:	b29b      	uxth	r3, r3
 800c52e:	3b01      	subs	r3, #1
 800c530:	b29a      	uxth	r2, r3
 800c532:	68fb      	ldr	r3, [r7, #12]
 800c534:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800c536:	68fb      	ldr	r3, [r7, #12]
 800c538:	681b      	ldr	r3, [r3, #0]
 800c53a:	695b      	ldr	r3, [r3, #20]
 800c53c:	f003 0304 	and.w	r3, r3, #4
 800c540:	2b04      	cmp	r3, #4
 800c542:	d11b      	bne.n	800c57c <HAL_I2C_Mem_Write+0x180>
 800c544:	68fb      	ldr	r3, [r7, #12]
 800c546:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c548:	2b00      	cmp	r3, #0
 800c54a:	d017      	beq.n	800c57c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800c54c:	68fb      	ldr	r3, [r7, #12]
 800c54e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c550:	781a      	ldrb	r2, [r3, #0]
 800c552:	68fb      	ldr	r3, [r7, #12]
 800c554:	681b      	ldr	r3, [r3, #0]
 800c556:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800c558:	68fb      	ldr	r3, [r7, #12]
 800c55a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c55c:	1c5a      	adds	r2, r3, #1
 800c55e:	68fb      	ldr	r3, [r7, #12]
 800c560:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800c562:	68fb      	ldr	r3, [r7, #12]
 800c564:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c566:	3b01      	subs	r3, #1
 800c568:	b29a      	uxth	r2, r3
 800c56a:	68fb      	ldr	r3, [r7, #12]
 800c56c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800c56e:	68fb      	ldr	r3, [r7, #12]
 800c570:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c572:	b29b      	uxth	r3, r3
 800c574:	3b01      	subs	r3, #1
 800c576:	b29a      	uxth	r2, r3
 800c578:	68fb      	ldr	r3, [r7, #12]
 800c57a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800c57c:	68fb      	ldr	r3, [r7, #12]
 800c57e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c580:	2b00      	cmp	r3, #0
 800c582:	d1aa      	bne.n	800c4da <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800c584:	697a      	ldr	r2, [r7, #20]
 800c586:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c588:	68f8      	ldr	r0, [r7, #12]
 800c58a:	f000 fcec 	bl	800cf66 <I2C_WaitOnBTFFlagUntilTimeout>
 800c58e:	4603      	mov	r3, r0
 800c590:	2b00      	cmp	r3, #0
 800c592:	d00d      	beq.n	800c5b0 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800c594:	68fb      	ldr	r3, [r7, #12]
 800c596:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c598:	2b04      	cmp	r3, #4
 800c59a:	d107      	bne.n	800c5ac <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800c59c:	68fb      	ldr	r3, [r7, #12]
 800c59e:	681b      	ldr	r3, [r3, #0]
 800c5a0:	681a      	ldr	r2, [r3, #0]
 800c5a2:	68fb      	ldr	r3, [r7, #12]
 800c5a4:	681b      	ldr	r3, [r3, #0]
 800c5a6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800c5aa:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800c5ac:	2301      	movs	r3, #1
 800c5ae:	e016      	b.n	800c5de <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800c5b0:	68fb      	ldr	r3, [r7, #12]
 800c5b2:	681b      	ldr	r3, [r3, #0]
 800c5b4:	681a      	ldr	r2, [r3, #0]
 800c5b6:	68fb      	ldr	r3, [r7, #12]
 800c5b8:	681b      	ldr	r3, [r3, #0]
 800c5ba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800c5be:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800c5c0:	68fb      	ldr	r3, [r7, #12]
 800c5c2:	2220      	movs	r2, #32
 800c5c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800c5c8:	68fb      	ldr	r3, [r7, #12]
 800c5ca:	2200      	movs	r2, #0
 800c5cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c5d0:	68fb      	ldr	r3, [r7, #12]
 800c5d2:	2200      	movs	r2, #0
 800c5d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800c5d8:	2300      	movs	r3, #0
 800c5da:	e000      	b.n	800c5de <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 800c5dc:	2302      	movs	r3, #2
  }
}
 800c5de:	4618      	mov	r0, r3
 800c5e0:	3718      	adds	r7, #24
 800c5e2:	46bd      	mov	sp, r7
 800c5e4:	bd80      	pop	{r7, pc}
 800c5e6:	bf00      	nop
 800c5e8:	00100002 	.word	0x00100002
 800c5ec:	ffff0000 	.word	0xffff0000

0800c5f0 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c5f0:	b580      	push	{r7, lr}
 800c5f2:	b08c      	sub	sp, #48	; 0x30
 800c5f4:	af02      	add	r7, sp, #8
 800c5f6:	60f8      	str	r0, [r7, #12]
 800c5f8:	4608      	mov	r0, r1
 800c5fa:	4611      	mov	r1, r2
 800c5fc:	461a      	mov	r2, r3
 800c5fe:	4603      	mov	r3, r0
 800c600:	817b      	strh	r3, [r7, #10]
 800c602:	460b      	mov	r3, r1
 800c604:	813b      	strh	r3, [r7, #8]
 800c606:	4613      	mov	r3, r2
 800c608:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800c60a:	f7fe f827 	bl	800a65c <HAL_GetTick>
 800c60e:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800c610:	68fb      	ldr	r3, [r7, #12]
 800c612:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c616:	b2db      	uxtb	r3, r3
 800c618:	2b20      	cmp	r3, #32
 800c61a:	f040 8208 	bne.w	800ca2e <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800c61e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c620:	9300      	str	r3, [sp, #0]
 800c622:	2319      	movs	r3, #25
 800c624:	2201      	movs	r2, #1
 800c626:	497b      	ldr	r1, [pc, #492]	; (800c814 <HAL_I2C_Mem_Read+0x224>)
 800c628:	68f8      	ldr	r0, [r7, #12]
 800c62a:	f000 fb85 	bl	800cd38 <I2C_WaitOnFlagUntilTimeout>
 800c62e:	4603      	mov	r3, r0
 800c630:	2b00      	cmp	r3, #0
 800c632:	d001      	beq.n	800c638 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 800c634:	2302      	movs	r3, #2
 800c636:	e1fb      	b.n	800ca30 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800c638:	68fb      	ldr	r3, [r7, #12]
 800c63a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c63e:	2b01      	cmp	r3, #1
 800c640:	d101      	bne.n	800c646 <HAL_I2C_Mem_Read+0x56>
 800c642:	2302      	movs	r3, #2
 800c644:	e1f4      	b.n	800ca30 <HAL_I2C_Mem_Read+0x440>
 800c646:	68fb      	ldr	r3, [r7, #12]
 800c648:	2201      	movs	r2, #1
 800c64a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800c64e:	68fb      	ldr	r3, [r7, #12]
 800c650:	681b      	ldr	r3, [r3, #0]
 800c652:	681b      	ldr	r3, [r3, #0]
 800c654:	f003 0301 	and.w	r3, r3, #1
 800c658:	2b01      	cmp	r3, #1
 800c65a:	d007      	beq.n	800c66c <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800c65c:	68fb      	ldr	r3, [r7, #12]
 800c65e:	681b      	ldr	r3, [r3, #0]
 800c660:	681a      	ldr	r2, [r3, #0]
 800c662:	68fb      	ldr	r3, [r7, #12]
 800c664:	681b      	ldr	r3, [r3, #0]
 800c666:	f042 0201 	orr.w	r2, r2, #1
 800c66a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800c66c:	68fb      	ldr	r3, [r7, #12]
 800c66e:	681b      	ldr	r3, [r3, #0]
 800c670:	681a      	ldr	r2, [r3, #0]
 800c672:	68fb      	ldr	r3, [r7, #12]
 800c674:	681b      	ldr	r3, [r3, #0]
 800c676:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800c67a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800c67c:	68fb      	ldr	r3, [r7, #12]
 800c67e:	2222      	movs	r2, #34	; 0x22
 800c680:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800c684:	68fb      	ldr	r3, [r7, #12]
 800c686:	2240      	movs	r2, #64	; 0x40
 800c688:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800c68c:	68fb      	ldr	r3, [r7, #12]
 800c68e:	2200      	movs	r2, #0
 800c690:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800c692:	68fb      	ldr	r3, [r7, #12]
 800c694:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c696:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800c698:	68fb      	ldr	r3, [r7, #12]
 800c69a:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 800c69c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800c69e:	68fb      	ldr	r3, [r7, #12]
 800c6a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c6a2:	b29a      	uxth	r2, r3
 800c6a4:	68fb      	ldr	r3, [r7, #12]
 800c6a6:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800c6a8:	68fb      	ldr	r3, [r7, #12]
 800c6aa:	4a5b      	ldr	r2, [pc, #364]	; (800c818 <HAL_I2C_Mem_Read+0x228>)
 800c6ac:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800c6ae:	88f8      	ldrh	r0, [r7, #6]
 800c6b0:	893a      	ldrh	r2, [r7, #8]
 800c6b2:	8979      	ldrh	r1, [r7, #10]
 800c6b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c6b6:	9301      	str	r3, [sp, #4]
 800c6b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c6ba:	9300      	str	r3, [sp, #0]
 800c6bc:	4603      	mov	r3, r0
 800c6be:	68f8      	ldr	r0, [r7, #12]
 800c6c0:	f000 fa52 	bl	800cb68 <I2C_RequestMemoryRead>
 800c6c4:	4603      	mov	r3, r0
 800c6c6:	2b00      	cmp	r3, #0
 800c6c8:	d001      	beq.n	800c6ce <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800c6ca:	2301      	movs	r3, #1
 800c6cc:	e1b0      	b.n	800ca30 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 800c6ce:	68fb      	ldr	r3, [r7, #12]
 800c6d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c6d2:	2b00      	cmp	r3, #0
 800c6d4:	d113      	bne.n	800c6fe <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800c6d6:	2300      	movs	r3, #0
 800c6d8:	623b      	str	r3, [r7, #32]
 800c6da:	68fb      	ldr	r3, [r7, #12]
 800c6dc:	681b      	ldr	r3, [r3, #0]
 800c6de:	695b      	ldr	r3, [r3, #20]
 800c6e0:	623b      	str	r3, [r7, #32]
 800c6e2:	68fb      	ldr	r3, [r7, #12]
 800c6e4:	681b      	ldr	r3, [r3, #0]
 800c6e6:	699b      	ldr	r3, [r3, #24]
 800c6e8:	623b      	str	r3, [r7, #32]
 800c6ea:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800c6ec:	68fb      	ldr	r3, [r7, #12]
 800c6ee:	681b      	ldr	r3, [r3, #0]
 800c6f0:	681a      	ldr	r2, [r3, #0]
 800c6f2:	68fb      	ldr	r3, [r7, #12]
 800c6f4:	681b      	ldr	r3, [r3, #0]
 800c6f6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800c6fa:	601a      	str	r2, [r3, #0]
 800c6fc:	e184      	b.n	800ca08 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800c6fe:	68fb      	ldr	r3, [r7, #12]
 800c700:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c702:	2b01      	cmp	r3, #1
 800c704:	d11b      	bne.n	800c73e <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800c706:	68fb      	ldr	r3, [r7, #12]
 800c708:	681b      	ldr	r3, [r3, #0]
 800c70a:	681a      	ldr	r2, [r3, #0]
 800c70c:	68fb      	ldr	r3, [r7, #12]
 800c70e:	681b      	ldr	r3, [r3, #0]
 800c710:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800c714:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800c716:	2300      	movs	r3, #0
 800c718:	61fb      	str	r3, [r7, #28]
 800c71a:	68fb      	ldr	r3, [r7, #12]
 800c71c:	681b      	ldr	r3, [r3, #0]
 800c71e:	695b      	ldr	r3, [r3, #20]
 800c720:	61fb      	str	r3, [r7, #28]
 800c722:	68fb      	ldr	r3, [r7, #12]
 800c724:	681b      	ldr	r3, [r3, #0]
 800c726:	699b      	ldr	r3, [r3, #24]
 800c728:	61fb      	str	r3, [r7, #28]
 800c72a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800c72c:	68fb      	ldr	r3, [r7, #12]
 800c72e:	681b      	ldr	r3, [r3, #0]
 800c730:	681a      	ldr	r2, [r3, #0]
 800c732:	68fb      	ldr	r3, [r7, #12]
 800c734:	681b      	ldr	r3, [r3, #0]
 800c736:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800c73a:	601a      	str	r2, [r3, #0]
 800c73c:	e164      	b.n	800ca08 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800c73e:	68fb      	ldr	r3, [r7, #12]
 800c740:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c742:	2b02      	cmp	r3, #2
 800c744:	d11b      	bne.n	800c77e <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800c746:	68fb      	ldr	r3, [r7, #12]
 800c748:	681b      	ldr	r3, [r3, #0]
 800c74a:	681a      	ldr	r2, [r3, #0]
 800c74c:	68fb      	ldr	r3, [r7, #12]
 800c74e:	681b      	ldr	r3, [r3, #0]
 800c750:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800c754:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800c756:	68fb      	ldr	r3, [r7, #12]
 800c758:	681b      	ldr	r3, [r3, #0]
 800c75a:	681a      	ldr	r2, [r3, #0]
 800c75c:	68fb      	ldr	r3, [r7, #12]
 800c75e:	681b      	ldr	r3, [r3, #0]
 800c760:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800c764:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800c766:	2300      	movs	r3, #0
 800c768:	61bb      	str	r3, [r7, #24]
 800c76a:	68fb      	ldr	r3, [r7, #12]
 800c76c:	681b      	ldr	r3, [r3, #0]
 800c76e:	695b      	ldr	r3, [r3, #20]
 800c770:	61bb      	str	r3, [r7, #24]
 800c772:	68fb      	ldr	r3, [r7, #12]
 800c774:	681b      	ldr	r3, [r3, #0]
 800c776:	699b      	ldr	r3, [r3, #24]
 800c778:	61bb      	str	r3, [r7, #24]
 800c77a:	69bb      	ldr	r3, [r7, #24]
 800c77c:	e144      	b.n	800ca08 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800c77e:	2300      	movs	r3, #0
 800c780:	617b      	str	r3, [r7, #20]
 800c782:	68fb      	ldr	r3, [r7, #12]
 800c784:	681b      	ldr	r3, [r3, #0]
 800c786:	695b      	ldr	r3, [r3, #20]
 800c788:	617b      	str	r3, [r7, #20]
 800c78a:	68fb      	ldr	r3, [r7, #12]
 800c78c:	681b      	ldr	r3, [r3, #0]
 800c78e:	699b      	ldr	r3, [r3, #24]
 800c790:	617b      	str	r3, [r7, #20]
 800c792:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800c794:	e138      	b.n	800ca08 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 800c796:	68fb      	ldr	r3, [r7, #12]
 800c798:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c79a:	2b03      	cmp	r3, #3
 800c79c:	f200 80f1 	bhi.w	800c982 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800c7a0:	68fb      	ldr	r3, [r7, #12]
 800c7a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c7a4:	2b01      	cmp	r3, #1
 800c7a6:	d123      	bne.n	800c7f0 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800c7a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c7aa:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800c7ac:	68f8      	ldr	r0, [r7, #12]
 800c7ae:	f000 fc1b 	bl	800cfe8 <I2C_WaitOnRXNEFlagUntilTimeout>
 800c7b2:	4603      	mov	r3, r0
 800c7b4:	2b00      	cmp	r3, #0
 800c7b6:	d001      	beq.n	800c7bc <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 800c7b8:	2301      	movs	r3, #1
 800c7ba:	e139      	b.n	800ca30 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800c7bc:	68fb      	ldr	r3, [r7, #12]
 800c7be:	681b      	ldr	r3, [r3, #0]
 800c7c0:	691a      	ldr	r2, [r3, #16]
 800c7c2:	68fb      	ldr	r3, [r7, #12]
 800c7c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c7c6:	b2d2      	uxtb	r2, r2
 800c7c8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800c7ca:	68fb      	ldr	r3, [r7, #12]
 800c7cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c7ce:	1c5a      	adds	r2, r3, #1
 800c7d0:	68fb      	ldr	r3, [r7, #12]
 800c7d2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800c7d4:	68fb      	ldr	r3, [r7, #12]
 800c7d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c7d8:	3b01      	subs	r3, #1
 800c7da:	b29a      	uxth	r2, r3
 800c7dc:	68fb      	ldr	r3, [r7, #12]
 800c7de:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800c7e0:	68fb      	ldr	r3, [r7, #12]
 800c7e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c7e4:	b29b      	uxth	r3, r3
 800c7e6:	3b01      	subs	r3, #1
 800c7e8:	b29a      	uxth	r2, r3
 800c7ea:	68fb      	ldr	r3, [r7, #12]
 800c7ec:	855a      	strh	r2, [r3, #42]	; 0x2a
 800c7ee:	e10b      	b.n	800ca08 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800c7f0:	68fb      	ldr	r3, [r7, #12]
 800c7f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c7f4:	2b02      	cmp	r3, #2
 800c7f6:	d14e      	bne.n	800c896 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800c7f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c7fa:	9300      	str	r3, [sp, #0]
 800c7fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c7fe:	2200      	movs	r2, #0
 800c800:	4906      	ldr	r1, [pc, #24]	; (800c81c <HAL_I2C_Mem_Read+0x22c>)
 800c802:	68f8      	ldr	r0, [r7, #12]
 800c804:	f000 fa98 	bl	800cd38 <I2C_WaitOnFlagUntilTimeout>
 800c808:	4603      	mov	r3, r0
 800c80a:	2b00      	cmp	r3, #0
 800c80c:	d008      	beq.n	800c820 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800c80e:	2301      	movs	r3, #1
 800c810:	e10e      	b.n	800ca30 <HAL_I2C_Mem_Read+0x440>
 800c812:	bf00      	nop
 800c814:	00100002 	.word	0x00100002
 800c818:	ffff0000 	.word	0xffff0000
 800c81c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800c820:	68fb      	ldr	r3, [r7, #12]
 800c822:	681b      	ldr	r3, [r3, #0]
 800c824:	681a      	ldr	r2, [r3, #0]
 800c826:	68fb      	ldr	r3, [r7, #12]
 800c828:	681b      	ldr	r3, [r3, #0]
 800c82a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800c82e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800c830:	68fb      	ldr	r3, [r7, #12]
 800c832:	681b      	ldr	r3, [r3, #0]
 800c834:	691a      	ldr	r2, [r3, #16]
 800c836:	68fb      	ldr	r3, [r7, #12]
 800c838:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c83a:	b2d2      	uxtb	r2, r2
 800c83c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800c83e:	68fb      	ldr	r3, [r7, #12]
 800c840:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c842:	1c5a      	adds	r2, r3, #1
 800c844:	68fb      	ldr	r3, [r7, #12]
 800c846:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800c848:	68fb      	ldr	r3, [r7, #12]
 800c84a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c84c:	3b01      	subs	r3, #1
 800c84e:	b29a      	uxth	r2, r3
 800c850:	68fb      	ldr	r3, [r7, #12]
 800c852:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800c854:	68fb      	ldr	r3, [r7, #12]
 800c856:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c858:	b29b      	uxth	r3, r3
 800c85a:	3b01      	subs	r3, #1
 800c85c:	b29a      	uxth	r2, r3
 800c85e:	68fb      	ldr	r3, [r7, #12]
 800c860:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800c862:	68fb      	ldr	r3, [r7, #12]
 800c864:	681b      	ldr	r3, [r3, #0]
 800c866:	691a      	ldr	r2, [r3, #16]
 800c868:	68fb      	ldr	r3, [r7, #12]
 800c86a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c86c:	b2d2      	uxtb	r2, r2
 800c86e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800c870:	68fb      	ldr	r3, [r7, #12]
 800c872:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c874:	1c5a      	adds	r2, r3, #1
 800c876:	68fb      	ldr	r3, [r7, #12]
 800c878:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800c87a:	68fb      	ldr	r3, [r7, #12]
 800c87c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c87e:	3b01      	subs	r3, #1
 800c880:	b29a      	uxth	r2, r3
 800c882:	68fb      	ldr	r3, [r7, #12]
 800c884:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800c886:	68fb      	ldr	r3, [r7, #12]
 800c888:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c88a:	b29b      	uxth	r3, r3
 800c88c:	3b01      	subs	r3, #1
 800c88e:	b29a      	uxth	r2, r3
 800c890:	68fb      	ldr	r3, [r7, #12]
 800c892:	855a      	strh	r2, [r3, #42]	; 0x2a
 800c894:	e0b8      	b.n	800ca08 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800c896:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c898:	9300      	str	r3, [sp, #0]
 800c89a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c89c:	2200      	movs	r2, #0
 800c89e:	4966      	ldr	r1, [pc, #408]	; (800ca38 <HAL_I2C_Mem_Read+0x448>)
 800c8a0:	68f8      	ldr	r0, [r7, #12]
 800c8a2:	f000 fa49 	bl	800cd38 <I2C_WaitOnFlagUntilTimeout>
 800c8a6:	4603      	mov	r3, r0
 800c8a8:	2b00      	cmp	r3, #0
 800c8aa:	d001      	beq.n	800c8b0 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 800c8ac:	2301      	movs	r3, #1
 800c8ae:	e0bf      	b.n	800ca30 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800c8b0:	68fb      	ldr	r3, [r7, #12]
 800c8b2:	681b      	ldr	r3, [r3, #0]
 800c8b4:	681a      	ldr	r2, [r3, #0]
 800c8b6:	68fb      	ldr	r3, [r7, #12]
 800c8b8:	681b      	ldr	r3, [r3, #0]
 800c8ba:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800c8be:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800c8c0:	68fb      	ldr	r3, [r7, #12]
 800c8c2:	681b      	ldr	r3, [r3, #0]
 800c8c4:	691a      	ldr	r2, [r3, #16]
 800c8c6:	68fb      	ldr	r3, [r7, #12]
 800c8c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c8ca:	b2d2      	uxtb	r2, r2
 800c8cc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800c8ce:	68fb      	ldr	r3, [r7, #12]
 800c8d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c8d2:	1c5a      	adds	r2, r3, #1
 800c8d4:	68fb      	ldr	r3, [r7, #12]
 800c8d6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800c8d8:	68fb      	ldr	r3, [r7, #12]
 800c8da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c8dc:	3b01      	subs	r3, #1
 800c8de:	b29a      	uxth	r2, r3
 800c8e0:	68fb      	ldr	r3, [r7, #12]
 800c8e2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800c8e4:	68fb      	ldr	r3, [r7, #12]
 800c8e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c8e8:	b29b      	uxth	r3, r3
 800c8ea:	3b01      	subs	r3, #1
 800c8ec:	b29a      	uxth	r2, r3
 800c8ee:	68fb      	ldr	r3, [r7, #12]
 800c8f0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800c8f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c8f4:	9300      	str	r3, [sp, #0]
 800c8f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c8f8:	2200      	movs	r2, #0
 800c8fa:	494f      	ldr	r1, [pc, #316]	; (800ca38 <HAL_I2C_Mem_Read+0x448>)
 800c8fc:	68f8      	ldr	r0, [r7, #12]
 800c8fe:	f000 fa1b 	bl	800cd38 <I2C_WaitOnFlagUntilTimeout>
 800c902:	4603      	mov	r3, r0
 800c904:	2b00      	cmp	r3, #0
 800c906:	d001      	beq.n	800c90c <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 800c908:	2301      	movs	r3, #1
 800c90a:	e091      	b.n	800ca30 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800c90c:	68fb      	ldr	r3, [r7, #12]
 800c90e:	681b      	ldr	r3, [r3, #0]
 800c910:	681a      	ldr	r2, [r3, #0]
 800c912:	68fb      	ldr	r3, [r7, #12]
 800c914:	681b      	ldr	r3, [r3, #0]
 800c916:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800c91a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800c91c:	68fb      	ldr	r3, [r7, #12]
 800c91e:	681b      	ldr	r3, [r3, #0]
 800c920:	691a      	ldr	r2, [r3, #16]
 800c922:	68fb      	ldr	r3, [r7, #12]
 800c924:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c926:	b2d2      	uxtb	r2, r2
 800c928:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800c92a:	68fb      	ldr	r3, [r7, #12]
 800c92c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c92e:	1c5a      	adds	r2, r3, #1
 800c930:	68fb      	ldr	r3, [r7, #12]
 800c932:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800c934:	68fb      	ldr	r3, [r7, #12]
 800c936:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c938:	3b01      	subs	r3, #1
 800c93a:	b29a      	uxth	r2, r3
 800c93c:	68fb      	ldr	r3, [r7, #12]
 800c93e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800c940:	68fb      	ldr	r3, [r7, #12]
 800c942:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c944:	b29b      	uxth	r3, r3
 800c946:	3b01      	subs	r3, #1
 800c948:	b29a      	uxth	r2, r3
 800c94a:	68fb      	ldr	r3, [r7, #12]
 800c94c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800c94e:	68fb      	ldr	r3, [r7, #12]
 800c950:	681b      	ldr	r3, [r3, #0]
 800c952:	691a      	ldr	r2, [r3, #16]
 800c954:	68fb      	ldr	r3, [r7, #12]
 800c956:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c958:	b2d2      	uxtb	r2, r2
 800c95a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800c95c:	68fb      	ldr	r3, [r7, #12]
 800c95e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c960:	1c5a      	adds	r2, r3, #1
 800c962:	68fb      	ldr	r3, [r7, #12]
 800c964:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800c966:	68fb      	ldr	r3, [r7, #12]
 800c968:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c96a:	3b01      	subs	r3, #1
 800c96c:	b29a      	uxth	r2, r3
 800c96e:	68fb      	ldr	r3, [r7, #12]
 800c970:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800c972:	68fb      	ldr	r3, [r7, #12]
 800c974:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c976:	b29b      	uxth	r3, r3
 800c978:	3b01      	subs	r3, #1
 800c97a:	b29a      	uxth	r2, r3
 800c97c:	68fb      	ldr	r3, [r7, #12]
 800c97e:	855a      	strh	r2, [r3, #42]	; 0x2a
 800c980:	e042      	b.n	800ca08 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800c982:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c984:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800c986:	68f8      	ldr	r0, [r7, #12]
 800c988:	f000 fb2e 	bl	800cfe8 <I2C_WaitOnRXNEFlagUntilTimeout>
 800c98c:	4603      	mov	r3, r0
 800c98e:	2b00      	cmp	r3, #0
 800c990:	d001      	beq.n	800c996 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800c992:	2301      	movs	r3, #1
 800c994:	e04c      	b.n	800ca30 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800c996:	68fb      	ldr	r3, [r7, #12]
 800c998:	681b      	ldr	r3, [r3, #0]
 800c99a:	691a      	ldr	r2, [r3, #16]
 800c99c:	68fb      	ldr	r3, [r7, #12]
 800c99e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c9a0:	b2d2      	uxtb	r2, r2
 800c9a2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800c9a4:	68fb      	ldr	r3, [r7, #12]
 800c9a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c9a8:	1c5a      	adds	r2, r3, #1
 800c9aa:	68fb      	ldr	r3, [r7, #12]
 800c9ac:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800c9ae:	68fb      	ldr	r3, [r7, #12]
 800c9b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c9b2:	3b01      	subs	r3, #1
 800c9b4:	b29a      	uxth	r2, r3
 800c9b6:	68fb      	ldr	r3, [r7, #12]
 800c9b8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800c9ba:	68fb      	ldr	r3, [r7, #12]
 800c9bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c9be:	b29b      	uxth	r3, r3
 800c9c0:	3b01      	subs	r3, #1
 800c9c2:	b29a      	uxth	r2, r3
 800c9c4:	68fb      	ldr	r3, [r7, #12]
 800c9c6:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800c9c8:	68fb      	ldr	r3, [r7, #12]
 800c9ca:	681b      	ldr	r3, [r3, #0]
 800c9cc:	695b      	ldr	r3, [r3, #20]
 800c9ce:	f003 0304 	and.w	r3, r3, #4
 800c9d2:	2b04      	cmp	r3, #4
 800c9d4:	d118      	bne.n	800ca08 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800c9d6:	68fb      	ldr	r3, [r7, #12]
 800c9d8:	681b      	ldr	r3, [r3, #0]
 800c9da:	691a      	ldr	r2, [r3, #16]
 800c9dc:	68fb      	ldr	r3, [r7, #12]
 800c9de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c9e0:	b2d2      	uxtb	r2, r2
 800c9e2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800c9e4:	68fb      	ldr	r3, [r7, #12]
 800c9e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c9e8:	1c5a      	adds	r2, r3, #1
 800c9ea:	68fb      	ldr	r3, [r7, #12]
 800c9ec:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800c9ee:	68fb      	ldr	r3, [r7, #12]
 800c9f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c9f2:	3b01      	subs	r3, #1
 800c9f4:	b29a      	uxth	r2, r3
 800c9f6:	68fb      	ldr	r3, [r7, #12]
 800c9f8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800c9fa:	68fb      	ldr	r3, [r7, #12]
 800c9fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c9fe:	b29b      	uxth	r3, r3
 800ca00:	3b01      	subs	r3, #1
 800ca02:	b29a      	uxth	r2, r3
 800ca04:	68fb      	ldr	r3, [r7, #12]
 800ca06:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800ca08:	68fb      	ldr	r3, [r7, #12]
 800ca0a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800ca0c:	2b00      	cmp	r3, #0
 800ca0e:	f47f aec2 	bne.w	800c796 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800ca12:	68fb      	ldr	r3, [r7, #12]
 800ca14:	2220      	movs	r2, #32
 800ca16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800ca1a:	68fb      	ldr	r3, [r7, #12]
 800ca1c:	2200      	movs	r2, #0
 800ca1e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800ca22:	68fb      	ldr	r3, [r7, #12]
 800ca24:	2200      	movs	r2, #0
 800ca26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800ca2a:	2300      	movs	r3, #0
 800ca2c:	e000      	b.n	800ca30 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 800ca2e:	2302      	movs	r3, #2
  }
}
 800ca30:	4618      	mov	r0, r3
 800ca32:	3728      	adds	r7, #40	; 0x28
 800ca34:	46bd      	mov	sp, r7
 800ca36:	bd80      	pop	{r7, pc}
 800ca38:	00010004 	.word	0x00010004

0800ca3c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800ca3c:	b580      	push	{r7, lr}
 800ca3e:	b088      	sub	sp, #32
 800ca40:	af02      	add	r7, sp, #8
 800ca42:	60f8      	str	r0, [r7, #12]
 800ca44:	4608      	mov	r0, r1
 800ca46:	4611      	mov	r1, r2
 800ca48:	461a      	mov	r2, r3
 800ca4a:	4603      	mov	r3, r0
 800ca4c:	817b      	strh	r3, [r7, #10]
 800ca4e:	460b      	mov	r3, r1
 800ca50:	813b      	strh	r3, [r7, #8]
 800ca52:	4613      	mov	r3, r2
 800ca54:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800ca56:	68fb      	ldr	r3, [r7, #12]
 800ca58:	681b      	ldr	r3, [r3, #0]
 800ca5a:	681a      	ldr	r2, [r3, #0]
 800ca5c:	68fb      	ldr	r3, [r7, #12]
 800ca5e:	681b      	ldr	r3, [r3, #0]
 800ca60:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800ca64:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800ca66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ca68:	9300      	str	r3, [sp, #0]
 800ca6a:	6a3b      	ldr	r3, [r7, #32]
 800ca6c:	2200      	movs	r2, #0
 800ca6e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800ca72:	68f8      	ldr	r0, [r7, #12]
 800ca74:	f000 f960 	bl	800cd38 <I2C_WaitOnFlagUntilTimeout>
 800ca78:	4603      	mov	r3, r0
 800ca7a:	2b00      	cmp	r3, #0
 800ca7c:	d00d      	beq.n	800ca9a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800ca7e:	68fb      	ldr	r3, [r7, #12]
 800ca80:	681b      	ldr	r3, [r3, #0]
 800ca82:	681b      	ldr	r3, [r3, #0]
 800ca84:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ca88:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ca8c:	d103      	bne.n	800ca96 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800ca8e:	68fb      	ldr	r3, [r7, #12]
 800ca90:	f44f 7200 	mov.w	r2, #512	; 0x200
 800ca94:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800ca96:	2303      	movs	r3, #3
 800ca98:	e05f      	b.n	800cb5a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800ca9a:	897b      	ldrh	r3, [r7, #10]
 800ca9c:	b2db      	uxtb	r3, r3
 800ca9e:	461a      	mov	r2, r3
 800caa0:	68fb      	ldr	r3, [r7, #12]
 800caa2:	681b      	ldr	r3, [r3, #0]
 800caa4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800caa8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800caaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800caac:	6a3a      	ldr	r2, [r7, #32]
 800caae:	492d      	ldr	r1, [pc, #180]	; (800cb64 <I2C_RequestMemoryWrite+0x128>)
 800cab0:	68f8      	ldr	r0, [r7, #12]
 800cab2:	f000 f998 	bl	800cde6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800cab6:	4603      	mov	r3, r0
 800cab8:	2b00      	cmp	r3, #0
 800caba:	d001      	beq.n	800cac0 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 800cabc:	2301      	movs	r3, #1
 800cabe:	e04c      	b.n	800cb5a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800cac0:	2300      	movs	r3, #0
 800cac2:	617b      	str	r3, [r7, #20]
 800cac4:	68fb      	ldr	r3, [r7, #12]
 800cac6:	681b      	ldr	r3, [r3, #0]
 800cac8:	695b      	ldr	r3, [r3, #20]
 800caca:	617b      	str	r3, [r7, #20]
 800cacc:	68fb      	ldr	r3, [r7, #12]
 800cace:	681b      	ldr	r3, [r3, #0]
 800cad0:	699b      	ldr	r3, [r3, #24]
 800cad2:	617b      	str	r3, [r7, #20]
 800cad4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800cad6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800cad8:	6a39      	ldr	r1, [r7, #32]
 800cada:	68f8      	ldr	r0, [r7, #12]
 800cadc:	f000 fa02 	bl	800cee4 <I2C_WaitOnTXEFlagUntilTimeout>
 800cae0:	4603      	mov	r3, r0
 800cae2:	2b00      	cmp	r3, #0
 800cae4:	d00d      	beq.n	800cb02 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800cae6:	68fb      	ldr	r3, [r7, #12]
 800cae8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800caea:	2b04      	cmp	r3, #4
 800caec:	d107      	bne.n	800cafe <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800caee:	68fb      	ldr	r3, [r7, #12]
 800caf0:	681b      	ldr	r3, [r3, #0]
 800caf2:	681a      	ldr	r2, [r3, #0]
 800caf4:	68fb      	ldr	r3, [r7, #12]
 800caf6:	681b      	ldr	r3, [r3, #0]
 800caf8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800cafc:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800cafe:	2301      	movs	r3, #1
 800cb00:	e02b      	b.n	800cb5a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800cb02:	88fb      	ldrh	r3, [r7, #6]
 800cb04:	2b01      	cmp	r3, #1
 800cb06:	d105      	bne.n	800cb14 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800cb08:	893b      	ldrh	r3, [r7, #8]
 800cb0a:	b2da      	uxtb	r2, r3
 800cb0c:	68fb      	ldr	r3, [r7, #12]
 800cb0e:	681b      	ldr	r3, [r3, #0]
 800cb10:	611a      	str	r2, [r3, #16]
 800cb12:	e021      	b.n	800cb58 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800cb14:	893b      	ldrh	r3, [r7, #8]
 800cb16:	0a1b      	lsrs	r3, r3, #8
 800cb18:	b29b      	uxth	r3, r3
 800cb1a:	b2da      	uxtb	r2, r3
 800cb1c:	68fb      	ldr	r3, [r7, #12]
 800cb1e:	681b      	ldr	r3, [r3, #0]
 800cb20:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800cb22:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800cb24:	6a39      	ldr	r1, [r7, #32]
 800cb26:	68f8      	ldr	r0, [r7, #12]
 800cb28:	f000 f9dc 	bl	800cee4 <I2C_WaitOnTXEFlagUntilTimeout>
 800cb2c:	4603      	mov	r3, r0
 800cb2e:	2b00      	cmp	r3, #0
 800cb30:	d00d      	beq.n	800cb4e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800cb32:	68fb      	ldr	r3, [r7, #12]
 800cb34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cb36:	2b04      	cmp	r3, #4
 800cb38:	d107      	bne.n	800cb4a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800cb3a:	68fb      	ldr	r3, [r7, #12]
 800cb3c:	681b      	ldr	r3, [r3, #0]
 800cb3e:	681a      	ldr	r2, [r3, #0]
 800cb40:	68fb      	ldr	r3, [r7, #12]
 800cb42:	681b      	ldr	r3, [r3, #0]
 800cb44:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800cb48:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800cb4a:	2301      	movs	r3, #1
 800cb4c:	e005      	b.n	800cb5a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800cb4e:	893b      	ldrh	r3, [r7, #8]
 800cb50:	b2da      	uxtb	r2, r3
 800cb52:	68fb      	ldr	r3, [r7, #12]
 800cb54:	681b      	ldr	r3, [r3, #0]
 800cb56:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800cb58:	2300      	movs	r3, #0
}
 800cb5a:	4618      	mov	r0, r3
 800cb5c:	3718      	adds	r7, #24
 800cb5e:	46bd      	mov	sp, r7
 800cb60:	bd80      	pop	{r7, pc}
 800cb62:	bf00      	nop
 800cb64:	00010002 	.word	0x00010002

0800cb68 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800cb68:	b580      	push	{r7, lr}
 800cb6a:	b088      	sub	sp, #32
 800cb6c:	af02      	add	r7, sp, #8
 800cb6e:	60f8      	str	r0, [r7, #12]
 800cb70:	4608      	mov	r0, r1
 800cb72:	4611      	mov	r1, r2
 800cb74:	461a      	mov	r2, r3
 800cb76:	4603      	mov	r3, r0
 800cb78:	817b      	strh	r3, [r7, #10]
 800cb7a:	460b      	mov	r3, r1
 800cb7c:	813b      	strh	r3, [r7, #8]
 800cb7e:	4613      	mov	r3, r2
 800cb80:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800cb82:	68fb      	ldr	r3, [r7, #12]
 800cb84:	681b      	ldr	r3, [r3, #0]
 800cb86:	681a      	ldr	r2, [r3, #0]
 800cb88:	68fb      	ldr	r3, [r7, #12]
 800cb8a:	681b      	ldr	r3, [r3, #0]
 800cb8c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800cb90:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800cb92:	68fb      	ldr	r3, [r7, #12]
 800cb94:	681b      	ldr	r3, [r3, #0]
 800cb96:	681a      	ldr	r2, [r3, #0]
 800cb98:	68fb      	ldr	r3, [r7, #12]
 800cb9a:	681b      	ldr	r3, [r3, #0]
 800cb9c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800cba0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800cba2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cba4:	9300      	str	r3, [sp, #0]
 800cba6:	6a3b      	ldr	r3, [r7, #32]
 800cba8:	2200      	movs	r2, #0
 800cbaa:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800cbae:	68f8      	ldr	r0, [r7, #12]
 800cbb0:	f000 f8c2 	bl	800cd38 <I2C_WaitOnFlagUntilTimeout>
 800cbb4:	4603      	mov	r3, r0
 800cbb6:	2b00      	cmp	r3, #0
 800cbb8:	d00d      	beq.n	800cbd6 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800cbba:	68fb      	ldr	r3, [r7, #12]
 800cbbc:	681b      	ldr	r3, [r3, #0]
 800cbbe:	681b      	ldr	r3, [r3, #0]
 800cbc0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cbc4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800cbc8:	d103      	bne.n	800cbd2 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800cbca:	68fb      	ldr	r3, [r7, #12]
 800cbcc:	f44f 7200 	mov.w	r2, #512	; 0x200
 800cbd0:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800cbd2:	2303      	movs	r3, #3
 800cbd4:	e0aa      	b.n	800cd2c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800cbd6:	897b      	ldrh	r3, [r7, #10]
 800cbd8:	b2db      	uxtb	r3, r3
 800cbda:	461a      	mov	r2, r3
 800cbdc:	68fb      	ldr	r3, [r7, #12]
 800cbde:	681b      	ldr	r3, [r3, #0]
 800cbe0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800cbe4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800cbe6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cbe8:	6a3a      	ldr	r2, [r7, #32]
 800cbea:	4952      	ldr	r1, [pc, #328]	; (800cd34 <I2C_RequestMemoryRead+0x1cc>)
 800cbec:	68f8      	ldr	r0, [r7, #12]
 800cbee:	f000 f8fa 	bl	800cde6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800cbf2:	4603      	mov	r3, r0
 800cbf4:	2b00      	cmp	r3, #0
 800cbf6:	d001      	beq.n	800cbfc <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 800cbf8:	2301      	movs	r3, #1
 800cbfa:	e097      	b.n	800cd2c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800cbfc:	2300      	movs	r3, #0
 800cbfe:	617b      	str	r3, [r7, #20]
 800cc00:	68fb      	ldr	r3, [r7, #12]
 800cc02:	681b      	ldr	r3, [r3, #0]
 800cc04:	695b      	ldr	r3, [r3, #20]
 800cc06:	617b      	str	r3, [r7, #20]
 800cc08:	68fb      	ldr	r3, [r7, #12]
 800cc0a:	681b      	ldr	r3, [r3, #0]
 800cc0c:	699b      	ldr	r3, [r3, #24]
 800cc0e:	617b      	str	r3, [r7, #20]
 800cc10:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800cc12:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800cc14:	6a39      	ldr	r1, [r7, #32]
 800cc16:	68f8      	ldr	r0, [r7, #12]
 800cc18:	f000 f964 	bl	800cee4 <I2C_WaitOnTXEFlagUntilTimeout>
 800cc1c:	4603      	mov	r3, r0
 800cc1e:	2b00      	cmp	r3, #0
 800cc20:	d00d      	beq.n	800cc3e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800cc22:	68fb      	ldr	r3, [r7, #12]
 800cc24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cc26:	2b04      	cmp	r3, #4
 800cc28:	d107      	bne.n	800cc3a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800cc2a:	68fb      	ldr	r3, [r7, #12]
 800cc2c:	681b      	ldr	r3, [r3, #0]
 800cc2e:	681a      	ldr	r2, [r3, #0]
 800cc30:	68fb      	ldr	r3, [r7, #12]
 800cc32:	681b      	ldr	r3, [r3, #0]
 800cc34:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800cc38:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800cc3a:	2301      	movs	r3, #1
 800cc3c:	e076      	b.n	800cd2c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800cc3e:	88fb      	ldrh	r3, [r7, #6]
 800cc40:	2b01      	cmp	r3, #1
 800cc42:	d105      	bne.n	800cc50 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800cc44:	893b      	ldrh	r3, [r7, #8]
 800cc46:	b2da      	uxtb	r2, r3
 800cc48:	68fb      	ldr	r3, [r7, #12]
 800cc4a:	681b      	ldr	r3, [r3, #0]
 800cc4c:	611a      	str	r2, [r3, #16]
 800cc4e:	e021      	b.n	800cc94 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800cc50:	893b      	ldrh	r3, [r7, #8]
 800cc52:	0a1b      	lsrs	r3, r3, #8
 800cc54:	b29b      	uxth	r3, r3
 800cc56:	b2da      	uxtb	r2, r3
 800cc58:	68fb      	ldr	r3, [r7, #12]
 800cc5a:	681b      	ldr	r3, [r3, #0]
 800cc5c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800cc5e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800cc60:	6a39      	ldr	r1, [r7, #32]
 800cc62:	68f8      	ldr	r0, [r7, #12]
 800cc64:	f000 f93e 	bl	800cee4 <I2C_WaitOnTXEFlagUntilTimeout>
 800cc68:	4603      	mov	r3, r0
 800cc6a:	2b00      	cmp	r3, #0
 800cc6c:	d00d      	beq.n	800cc8a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800cc6e:	68fb      	ldr	r3, [r7, #12]
 800cc70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cc72:	2b04      	cmp	r3, #4
 800cc74:	d107      	bne.n	800cc86 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800cc76:	68fb      	ldr	r3, [r7, #12]
 800cc78:	681b      	ldr	r3, [r3, #0]
 800cc7a:	681a      	ldr	r2, [r3, #0]
 800cc7c:	68fb      	ldr	r3, [r7, #12]
 800cc7e:	681b      	ldr	r3, [r3, #0]
 800cc80:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800cc84:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800cc86:	2301      	movs	r3, #1
 800cc88:	e050      	b.n	800cd2c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800cc8a:	893b      	ldrh	r3, [r7, #8]
 800cc8c:	b2da      	uxtb	r2, r3
 800cc8e:	68fb      	ldr	r3, [r7, #12]
 800cc90:	681b      	ldr	r3, [r3, #0]
 800cc92:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800cc94:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800cc96:	6a39      	ldr	r1, [r7, #32]
 800cc98:	68f8      	ldr	r0, [r7, #12]
 800cc9a:	f000 f923 	bl	800cee4 <I2C_WaitOnTXEFlagUntilTimeout>
 800cc9e:	4603      	mov	r3, r0
 800cca0:	2b00      	cmp	r3, #0
 800cca2:	d00d      	beq.n	800ccc0 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800cca4:	68fb      	ldr	r3, [r7, #12]
 800cca6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cca8:	2b04      	cmp	r3, #4
 800ccaa:	d107      	bne.n	800ccbc <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800ccac:	68fb      	ldr	r3, [r7, #12]
 800ccae:	681b      	ldr	r3, [r3, #0]
 800ccb0:	681a      	ldr	r2, [r3, #0]
 800ccb2:	68fb      	ldr	r3, [r7, #12]
 800ccb4:	681b      	ldr	r3, [r3, #0]
 800ccb6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800ccba:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800ccbc:	2301      	movs	r3, #1
 800ccbe:	e035      	b.n	800cd2c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800ccc0:	68fb      	ldr	r3, [r7, #12]
 800ccc2:	681b      	ldr	r3, [r3, #0]
 800ccc4:	681a      	ldr	r2, [r3, #0]
 800ccc6:	68fb      	ldr	r3, [r7, #12]
 800ccc8:	681b      	ldr	r3, [r3, #0]
 800ccca:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800ccce:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800ccd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ccd2:	9300      	str	r3, [sp, #0]
 800ccd4:	6a3b      	ldr	r3, [r7, #32]
 800ccd6:	2200      	movs	r2, #0
 800ccd8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800ccdc:	68f8      	ldr	r0, [r7, #12]
 800ccde:	f000 f82b 	bl	800cd38 <I2C_WaitOnFlagUntilTimeout>
 800cce2:	4603      	mov	r3, r0
 800cce4:	2b00      	cmp	r3, #0
 800cce6:	d00d      	beq.n	800cd04 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800cce8:	68fb      	ldr	r3, [r7, #12]
 800ccea:	681b      	ldr	r3, [r3, #0]
 800ccec:	681b      	ldr	r3, [r3, #0]
 800ccee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ccf2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ccf6:	d103      	bne.n	800cd00 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800ccf8:	68fb      	ldr	r3, [r7, #12]
 800ccfa:	f44f 7200 	mov.w	r2, #512	; 0x200
 800ccfe:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800cd00:	2303      	movs	r3, #3
 800cd02:	e013      	b.n	800cd2c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800cd04:	897b      	ldrh	r3, [r7, #10]
 800cd06:	b2db      	uxtb	r3, r3
 800cd08:	f043 0301 	orr.w	r3, r3, #1
 800cd0c:	b2da      	uxtb	r2, r3
 800cd0e:	68fb      	ldr	r3, [r7, #12]
 800cd10:	681b      	ldr	r3, [r3, #0]
 800cd12:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800cd14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cd16:	6a3a      	ldr	r2, [r7, #32]
 800cd18:	4906      	ldr	r1, [pc, #24]	; (800cd34 <I2C_RequestMemoryRead+0x1cc>)
 800cd1a:	68f8      	ldr	r0, [r7, #12]
 800cd1c:	f000 f863 	bl	800cde6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800cd20:	4603      	mov	r3, r0
 800cd22:	2b00      	cmp	r3, #0
 800cd24:	d001      	beq.n	800cd2a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800cd26:	2301      	movs	r3, #1
 800cd28:	e000      	b.n	800cd2c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800cd2a:	2300      	movs	r3, #0
}
 800cd2c:	4618      	mov	r0, r3
 800cd2e:	3718      	adds	r7, #24
 800cd30:	46bd      	mov	sp, r7
 800cd32:	bd80      	pop	{r7, pc}
 800cd34:	00010002 	.word	0x00010002

0800cd38 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800cd38:	b580      	push	{r7, lr}
 800cd3a:	b084      	sub	sp, #16
 800cd3c:	af00      	add	r7, sp, #0
 800cd3e:	60f8      	str	r0, [r7, #12]
 800cd40:	60b9      	str	r1, [r7, #8]
 800cd42:	603b      	str	r3, [r7, #0]
 800cd44:	4613      	mov	r3, r2
 800cd46:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800cd48:	e025      	b.n	800cd96 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800cd4a:	683b      	ldr	r3, [r7, #0]
 800cd4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cd50:	d021      	beq.n	800cd96 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800cd52:	f7fd fc83 	bl	800a65c <HAL_GetTick>
 800cd56:	4602      	mov	r2, r0
 800cd58:	69bb      	ldr	r3, [r7, #24]
 800cd5a:	1ad3      	subs	r3, r2, r3
 800cd5c:	683a      	ldr	r2, [r7, #0]
 800cd5e:	429a      	cmp	r2, r3
 800cd60:	d302      	bcc.n	800cd68 <I2C_WaitOnFlagUntilTimeout+0x30>
 800cd62:	683b      	ldr	r3, [r7, #0]
 800cd64:	2b00      	cmp	r3, #0
 800cd66:	d116      	bne.n	800cd96 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 800cd68:	68fb      	ldr	r3, [r7, #12]
 800cd6a:	2200      	movs	r2, #0
 800cd6c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800cd6e:	68fb      	ldr	r3, [r7, #12]
 800cd70:	2220      	movs	r2, #32
 800cd72:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800cd76:	68fb      	ldr	r3, [r7, #12]
 800cd78:	2200      	movs	r2, #0
 800cd7a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800cd7e:	68fb      	ldr	r3, [r7, #12]
 800cd80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cd82:	f043 0220 	orr.w	r2, r3, #32
 800cd86:	68fb      	ldr	r3, [r7, #12]
 800cd88:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800cd8a:	68fb      	ldr	r3, [r7, #12]
 800cd8c:	2200      	movs	r2, #0
 800cd8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800cd92:	2301      	movs	r3, #1
 800cd94:	e023      	b.n	800cdde <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800cd96:	68bb      	ldr	r3, [r7, #8]
 800cd98:	0c1b      	lsrs	r3, r3, #16
 800cd9a:	b2db      	uxtb	r3, r3
 800cd9c:	2b01      	cmp	r3, #1
 800cd9e:	d10d      	bne.n	800cdbc <I2C_WaitOnFlagUntilTimeout+0x84>
 800cda0:	68fb      	ldr	r3, [r7, #12]
 800cda2:	681b      	ldr	r3, [r3, #0]
 800cda4:	695b      	ldr	r3, [r3, #20]
 800cda6:	43da      	mvns	r2, r3
 800cda8:	68bb      	ldr	r3, [r7, #8]
 800cdaa:	4013      	ands	r3, r2
 800cdac:	b29b      	uxth	r3, r3
 800cdae:	2b00      	cmp	r3, #0
 800cdb0:	bf0c      	ite	eq
 800cdb2:	2301      	moveq	r3, #1
 800cdb4:	2300      	movne	r3, #0
 800cdb6:	b2db      	uxtb	r3, r3
 800cdb8:	461a      	mov	r2, r3
 800cdba:	e00c      	b.n	800cdd6 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800cdbc:	68fb      	ldr	r3, [r7, #12]
 800cdbe:	681b      	ldr	r3, [r3, #0]
 800cdc0:	699b      	ldr	r3, [r3, #24]
 800cdc2:	43da      	mvns	r2, r3
 800cdc4:	68bb      	ldr	r3, [r7, #8]
 800cdc6:	4013      	ands	r3, r2
 800cdc8:	b29b      	uxth	r3, r3
 800cdca:	2b00      	cmp	r3, #0
 800cdcc:	bf0c      	ite	eq
 800cdce:	2301      	moveq	r3, #1
 800cdd0:	2300      	movne	r3, #0
 800cdd2:	b2db      	uxtb	r3, r3
 800cdd4:	461a      	mov	r2, r3
 800cdd6:	79fb      	ldrb	r3, [r7, #7]
 800cdd8:	429a      	cmp	r2, r3
 800cdda:	d0b6      	beq.n	800cd4a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800cddc:	2300      	movs	r3, #0
}
 800cdde:	4618      	mov	r0, r3
 800cde0:	3710      	adds	r7, #16
 800cde2:	46bd      	mov	sp, r7
 800cde4:	bd80      	pop	{r7, pc}

0800cde6 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800cde6:	b580      	push	{r7, lr}
 800cde8:	b084      	sub	sp, #16
 800cdea:	af00      	add	r7, sp, #0
 800cdec:	60f8      	str	r0, [r7, #12]
 800cdee:	60b9      	str	r1, [r7, #8]
 800cdf0:	607a      	str	r2, [r7, #4]
 800cdf2:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800cdf4:	e051      	b.n	800ce9a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800cdf6:	68fb      	ldr	r3, [r7, #12]
 800cdf8:	681b      	ldr	r3, [r3, #0]
 800cdfa:	695b      	ldr	r3, [r3, #20]
 800cdfc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ce00:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ce04:	d123      	bne.n	800ce4e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800ce06:	68fb      	ldr	r3, [r7, #12]
 800ce08:	681b      	ldr	r3, [r3, #0]
 800ce0a:	681a      	ldr	r2, [r3, #0]
 800ce0c:	68fb      	ldr	r3, [r7, #12]
 800ce0e:	681b      	ldr	r3, [r3, #0]
 800ce10:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800ce14:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800ce16:	68fb      	ldr	r3, [r7, #12]
 800ce18:	681b      	ldr	r3, [r3, #0]
 800ce1a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800ce1e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800ce20:	68fb      	ldr	r3, [r7, #12]
 800ce22:	2200      	movs	r2, #0
 800ce24:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800ce26:	68fb      	ldr	r3, [r7, #12]
 800ce28:	2220      	movs	r2, #32
 800ce2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800ce2e:	68fb      	ldr	r3, [r7, #12]
 800ce30:	2200      	movs	r2, #0
 800ce32:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800ce36:	68fb      	ldr	r3, [r7, #12]
 800ce38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ce3a:	f043 0204 	orr.w	r2, r3, #4
 800ce3e:	68fb      	ldr	r3, [r7, #12]
 800ce40:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800ce42:	68fb      	ldr	r3, [r7, #12]
 800ce44:	2200      	movs	r2, #0
 800ce46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800ce4a:	2301      	movs	r3, #1
 800ce4c:	e046      	b.n	800cedc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ce4e:	687b      	ldr	r3, [r7, #4]
 800ce50:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ce54:	d021      	beq.n	800ce9a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ce56:	f7fd fc01 	bl	800a65c <HAL_GetTick>
 800ce5a:	4602      	mov	r2, r0
 800ce5c:	683b      	ldr	r3, [r7, #0]
 800ce5e:	1ad3      	subs	r3, r2, r3
 800ce60:	687a      	ldr	r2, [r7, #4]
 800ce62:	429a      	cmp	r2, r3
 800ce64:	d302      	bcc.n	800ce6c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800ce66:	687b      	ldr	r3, [r7, #4]
 800ce68:	2b00      	cmp	r3, #0
 800ce6a:	d116      	bne.n	800ce9a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800ce6c:	68fb      	ldr	r3, [r7, #12]
 800ce6e:	2200      	movs	r2, #0
 800ce70:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800ce72:	68fb      	ldr	r3, [r7, #12]
 800ce74:	2220      	movs	r2, #32
 800ce76:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800ce7a:	68fb      	ldr	r3, [r7, #12]
 800ce7c:	2200      	movs	r2, #0
 800ce7e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800ce82:	68fb      	ldr	r3, [r7, #12]
 800ce84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ce86:	f043 0220 	orr.w	r2, r3, #32
 800ce8a:	68fb      	ldr	r3, [r7, #12]
 800ce8c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800ce8e:	68fb      	ldr	r3, [r7, #12]
 800ce90:	2200      	movs	r2, #0
 800ce92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800ce96:	2301      	movs	r3, #1
 800ce98:	e020      	b.n	800cedc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800ce9a:	68bb      	ldr	r3, [r7, #8]
 800ce9c:	0c1b      	lsrs	r3, r3, #16
 800ce9e:	b2db      	uxtb	r3, r3
 800cea0:	2b01      	cmp	r3, #1
 800cea2:	d10c      	bne.n	800cebe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800cea4:	68fb      	ldr	r3, [r7, #12]
 800cea6:	681b      	ldr	r3, [r3, #0]
 800cea8:	695b      	ldr	r3, [r3, #20]
 800ceaa:	43da      	mvns	r2, r3
 800ceac:	68bb      	ldr	r3, [r7, #8]
 800ceae:	4013      	ands	r3, r2
 800ceb0:	b29b      	uxth	r3, r3
 800ceb2:	2b00      	cmp	r3, #0
 800ceb4:	bf14      	ite	ne
 800ceb6:	2301      	movne	r3, #1
 800ceb8:	2300      	moveq	r3, #0
 800ceba:	b2db      	uxtb	r3, r3
 800cebc:	e00b      	b.n	800ced6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800cebe:	68fb      	ldr	r3, [r7, #12]
 800cec0:	681b      	ldr	r3, [r3, #0]
 800cec2:	699b      	ldr	r3, [r3, #24]
 800cec4:	43da      	mvns	r2, r3
 800cec6:	68bb      	ldr	r3, [r7, #8]
 800cec8:	4013      	ands	r3, r2
 800ceca:	b29b      	uxth	r3, r3
 800cecc:	2b00      	cmp	r3, #0
 800cece:	bf14      	ite	ne
 800ced0:	2301      	movne	r3, #1
 800ced2:	2300      	moveq	r3, #0
 800ced4:	b2db      	uxtb	r3, r3
 800ced6:	2b00      	cmp	r3, #0
 800ced8:	d18d      	bne.n	800cdf6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800ceda:	2300      	movs	r3, #0
}
 800cedc:	4618      	mov	r0, r3
 800cede:	3710      	adds	r7, #16
 800cee0:	46bd      	mov	sp, r7
 800cee2:	bd80      	pop	{r7, pc}

0800cee4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800cee4:	b580      	push	{r7, lr}
 800cee6:	b084      	sub	sp, #16
 800cee8:	af00      	add	r7, sp, #0
 800ceea:	60f8      	str	r0, [r7, #12]
 800ceec:	60b9      	str	r1, [r7, #8]
 800ceee:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800cef0:	e02d      	b.n	800cf4e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800cef2:	68f8      	ldr	r0, [r7, #12]
 800cef4:	f000 f8ce 	bl	800d094 <I2C_IsAcknowledgeFailed>
 800cef8:	4603      	mov	r3, r0
 800cefa:	2b00      	cmp	r3, #0
 800cefc:	d001      	beq.n	800cf02 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800cefe:	2301      	movs	r3, #1
 800cf00:	e02d      	b.n	800cf5e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800cf02:	68bb      	ldr	r3, [r7, #8]
 800cf04:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cf08:	d021      	beq.n	800cf4e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800cf0a:	f7fd fba7 	bl	800a65c <HAL_GetTick>
 800cf0e:	4602      	mov	r2, r0
 800cf10:	687b      	ldr	r3, [r7, #4]
 800cf12:	1ad3      	subs	r3, r2, r3
 800cf14:	68ba      	ldr	r2, [r7, #8]
 800cf16:	429a      	cmp	r2, r3
 800cf18:	d302      	bcc.n	800cf20 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800cf1a:	68bb      	ldr	r3, [r7, #8]
 800cf1c:	2b00      	cmp	r3, #0
 800cf1e:	d116      	bne.n	800cf4e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800cf20:	68fb      	ldr	r3, [r7, #12]
 800cf22:	2200      	movs	r2, #0
 800cf24:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800cf26:	68fb      	ldr	r3, [r7, #12]
 800cf28:	2220      	movs	r2, #32
 800cf2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800cf2e:	68fb      	ldr	r3, [r7, #12]
 800cf30:	2200      	movs	r2, #0
 800cf32:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800cf36:	68fb      	ldr	r3, [r7, #12]
 800cf38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cf3a:	f043 0220 	orr.w	r2, r3, #32
 800cf3e:	68fb      	ldr	r3, [r7, #12]
 800cf40:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800cf42:	68fb      	ldr	r3, [r7, #12]
 800cf44:	2200      	movs	r2, #0
 800cf46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800cf4a:	2301      	movs	r3, #1
 800cf4c:	e007      	b.n	800cf5e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800cf4e:	68fb      	ldr	r3, [r7, #12]
 800cf50:	681b      	ldr	r3, [r3, #0]
 800cf52:	695b      	ldr	r3, [r3, #20]
 800cf54:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cf58:	2b80      	cmp	r3, #128	; 0x80
 800cf5a:	d1ca      	bne.n	800cef2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800cf5c:	2300      	movs	r3, #0
}
 800cf5e:	4618      	mov	r0, r3
 800cf60:	3710      	adds	r7, #16
 800cf62:	46bd      	mov	sp, r7
 800cf64:	bd80      	pop	{r7, pc}

0800cf66 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800cf66:	b580      	push	{r7, lr}
 800cf68:	b084      	sub	sp, #16
 800cf6a:	af00      	add	r7, sp, #0
 800cf6c:	60f8      	str	r0, [r7, #12]
 800cf6e:	60b9      	str	r1, [r7, #8]
 800cf70:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800cf72:	e02d      	b.n	800cfd0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800cf74:	68f8      	ldr	r0, [r7, #12]
 800cf76:	f000 f88d 	bl	800d094 <I2C_IsAcknowledgeFailed>
 800cf7a:	4603      	mov	r3, r0
 800cf7c:	2b00      	cmp	r3, #0
 800cf7e:	d001      	beq.n	800cf84 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800cf80:	2301      	movs	r3, #1
 800cf82:	e02d      	b.n	800cfe0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800cf84:	68bb      	ldr	r3, [r7, #8]
 800cf86:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cf8a:	d021      	beq.n	800cfd0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800cf8c:	f7fd fb66 	bl	800a65c <HAL_GetTick>
 800cf90:	4602      	mov	r2, r0
 800cf92:	687b      	ldr	r3, [r7, #4]
 800cf94:	1ad3      	subs	r3, r2, r3
 800cf96:	68ba      	ldr	r2, [r7, #8]
 800cf98:	429a      	cmp	r2, r3
 800cf9a:	d302      	bcc.n	800cfa2 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800cf9c:	68bb      	ldr	r3, [r7, #8]
 800cf9e:	2b00      	cmp	r3, #0
 800cfa0:	d116      	bne.n	800cfd0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800cfa2:	68fb      	ldr	r3, [r7, #12]
 800cfa4:	2200      	movs	r2, #0
 800cfa6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800cfa8:	68fb      	ldr	r3, [r7, #12]
 800cfaa:	2220      	movs	r2, #32
 800cfac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800cfb0:	68fb      	ldr	r3, [r7, #12]
 800cfb2:	2200      	movs	r2, #0
 800cfb4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800cfb8:	68fb      	ldr	r3, [r7, #12]
 800cfba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cfbc:	f043 0220 	orr.w	r2, r3, #32
 800cfc0:	68fb      	ldr	r3, [r7, #12]
 800cfc2:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800cfc4:	68fb      	ldr	r3, [r7, #12]
 800cfc6:	2200      	movs	r2, #0
 800cfc8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800cfcc:	2301      	movs	r3, #1
 800cfce:	e007      	b.n	800cfe0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800cfd0:	68fb      	ldr	r3, [r7, #12]
 800cfd2:	681b      	ldr	r3, [r3, #0]
 800cfd4:	695b      	ldr	r3, [r3, #20]
 800cfd6:	f003 0304 	and.w	r3, r3, #4
 800cfda:	2b04      	cmp	r3, #4
 800cfdc:	d1ca      	bne.n	800cf74 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800cfde:	2300      	movs	r3, #0
}
 800cfe0:	4618      	mov	r0, r3
 800cfe2:	3710      	adds	r7, #16
 800cfe4:	46bd      	mov	sp, r7
 800cfe6:	bd80      	pop	{r7, pc}

0800cfe8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800cfe8:	b580      	push	{r7, lr}
 800cfea:	b084      	sub	sp, #16
 800cfec:	af00      	add	r7, sp, #0
 800cfee:	60f8      	str	r0, [r7, #12]
 800cff0:	60b9      	str	r1, [r7, #8]
 800cff2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800cff4:	e042      	b.n	800d07c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800cff6:	68fb      	ldr	r3, [r7, #12]
 800cff8:	681b      	ldr	r3, [r3, #0]
 800cffa:	695b      	ldr	r3, [r3, #20]
 800cffc:	f003 0310 	and.w	r3, r3, #16
 800d000:	2b10      	cmp	r3, #16
 800d002:	d119      	bne.n	800d038 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800d004:	68fb      	ldr	r3, [r7, #12]
 800d006:	681b      	ldr	r3, [r3, #0]
 800d008:	f06f 0210 	mvn.w	r2, #16
 800d00c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800d00e:	68fb      	ldr	r3, [r7, #12]
 800d010:	2200      	movs	r2, #0
 800d012:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800d014:	68fb      	ldr	r3, [r7, #12]
 800d016:	2220      	movs	r2, #32
 800d018:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800d01c:	68fb      	ldr	r3, [r7, #12]
 800d01e:	2200      	movs	r2, #0
 800d020:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800d024:	68fb      	ldr	r3, [r7, #12]
 800d026:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800d028:	68fb      	ldr	r3, [r7, #12]
 800d02a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800d02c:	68fb      	ldr	r3, [r7, #12]
 800d02e:	2200      	movs	r2, #0
 800d030:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800d034:	2301      	movs	r3, #1
 800d036:	e029      	b.n	800d08c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d038:	f7fd fb10 	bl	800a65c <HAL_GetTick>
 800d03c:	4602      	mov	r2, r0
 800d03e:	687b      	ldr	r3, [r7, #4]
 800d040:	1ad3      	subs	r3, r2, r3
 800d042:	68ba      	ldr	r2, [r7, #8]
 800d044:	429a      	cmp	r2, r3
 800d046:	d302      	bcc.n	800d04e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800d048:	68bb      	ldr	r3, [r7, #8]
 800d04a:	2b00      	cmp	r3, #0
 800d04c:	d116      	bne.n	800d07c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800d04e:	68fb      	ldr	r3, [r7, #12]
 800d050:	2200      	movs	r2, #0
 800d052:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800d054:	68fb      	ldr	r3, [r7, #12]
 800d056:	2220      	movs	r2, #32
 800d058:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800d05c:	68fb      	ldr	r3, [r7, #12]
 800d05e:	2200      	movs	r2, #0
 800d060:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800d064:	68fb      	ldr	r3, [r7, #12]
 800d066:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d068:	f043 0220 	orr.w	r2, r3, #32
 800d06c:	68fb      	ldr	r3, [r7, #12]
 800d06e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800d070:	68fb      	ldr	r3, [r7, #12]
 800d072:	2200      	movs	r2, #0
 800d074:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800d078:	2301      	movs	r3, #1
 800d07a:	e007      	b.n	800d08c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800d07c:	68fb      	ldr	r3, [r7, #12]
 800d07e:	681b      	ldr	r3, [r3, #0]
 800d080:	695b      	ldr	r3, [r3, #20]
 800d082:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d086:	2b40      	cmp	r3, #64	; 0x40
 800d088:	d1b5      	bne.n	800cff6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800d08a:	2300      	movs	r3, #0
}
 800d08c:	4618      	mov	r0, r3
 800d08e:	3710      	adds	r7, #16
 800d090:	46bd      	mov	sp, r7
 800d092:	bd80      	pop	{r7, pc}

0800d094 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800d094:	b480      	push	{r7}
 800d096:	b083      	sub	sp, #12
 800d098:	af00      	add	r7, sp, #0
 800d09a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800d09c:	687b      	ldr	r3, [r7, #4]
 800d09e:	681b      	ldr	r3, [r3, #0]
 800d0a0:	695b      	ldr	r3, [r3, #20]
 800d0a2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800d0a6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800d0aa:	d11b      	bne.n	800d0e4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800d0ac:	687b      	ldr	r3, [r7, #4]
 800d0ae:	681b      	ldr	r3, [r3, #0]
 800d0b0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800d0b4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800d0b6:	687b      	ldr	r3, [r7, #4]
 800d0b8:	2200      	movs	r2, #0
 800d0ba:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800d0bc:	687b      	ldr	r3, [r7, #4]
 800d0be:	2220      	movs	r2, #32
 800d0c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800d0c4:	687b      	ldr	r3, [r7, #4]
 800d0c6:	2200      	movs	r2, #0
 800d0c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800d0cc:	687b      	ldr	r3, [r7, #4]
 800d0ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d0d0:	f043 0204 	orr.w	r2, r3, #4
 800d0d4:	687b      	ldr	r3, [r7, #4]
 800d0d6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800d0d8:	687b      	ldr	r3, [r7, #4]
 800d0da:	2200      	movs	r2, #0
 800d0dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800d0e0:	2301      	movs	r3, #1
 800d0e2:	e000      	b.n	800d0e6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800d0e4:	2300      	movs	r3, #0
}
 800d0e6:	4618      	mov	r0, r3
 800d0e8:	370c      	adds	r7, #12
 800d0ea:	46bd      	mov	sp, r7
 800d0ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0f0:	4770      	bx	lr
	...

0800d0f4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800d0f4:	b580      	push	{r7, lr}
 800d0f6:	b086      	sub	sp, #24
 800d0f8:	af00      	add	r7, sp, #0
 800d0fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800d0fc:	687b      	ldr	r3, [r7, #4]
 800d0fe:	2b00      	cmp	r3, #0
 800d100:	d101      	bne.n	800d106 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800d102:	2301      	movs	r3, #1
 800d104:	e264      	b.n	800d5d0 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800d106:	687b      	ldr	r3, [r7, #4]
 800d108:	681b      	ldr	r3, [r3, #0]
 800d10a:	f003 0301 	and.w	r3, r3, #1
 800d10e:	2b00      	cmp	r3, #0
 800d110:	d075      	beq.n	800d1fe <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800d112:	4ba3      	ldr	r3, [pc, #652]	; (800d3a0 <HAL_RCC_OscConfig+0x2ac>)
 800d114:	689b      	ldr	r3, [r3, #8]
 800d116:	f003 030c 	and.w	r3, r3, #12
 800d11a:	2b04      	cmp	r3, #4
 800d11c:	d00c      	beq.n	800d138 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800d11e:	4ba0      	ldr	r3, [pc, #640]	; (800d3a0 <HAL_RCC_OscConfig+0x2ac>)
 800d120:	689b      	ldr	r3, [r3, #8]
 800d122:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800d126:	2b08      	cmp	r3, #8
 800d128:	d112      	bne.n	800d150 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800d12a:	4b9d      	ldr	r3, [pc, #628]	; (800d3a0 <HAL_RCC_OscConfig+0x2ac>)
 800d12c:	685b      	ldr	r3, [r3, #4]
 800d12e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800d132:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800d136:	d10b      	bne.n	800d150 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800d138:	4b99      	ldr	r3, [pc, #612]	; (800d3a0 <HAL_RCC_OscConfig+0x2ac>)
 800d13a:	681b      	ldr	r3, [r3, #0]
 800d13c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d140:	2b00      	cmp	r3, #0
 800d142:	d05b      	beq.n	800d1fc <HAL_RCC_OscConfig+0x108>
 800d144:	687b      	ldr	r3, [r7, #4]
 800d146:	685b      	ldr	r3, [r3, #4]
 800d148:	2b00      	cmp	r3, #0
 800d14a:	d157      	bne.n	800d1fc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800d14c:	2301      	movs	r3, #1
 800d14e:	e23f      	b.n	800d5d0 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800d150:	687b      	ldr	r3, [r7, #4]
 800d152:	685b      	ldr	r3, [r3, #4]
 800d154:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d158:	d106      	bne.n	800d168 <HAL_RCC_OscConfig+0x74>
 800d15a:	4b91      	ldr	r3, [pc, #580]	; (800d3a0 <HAL_RCC_OscConfig+0x2ac>)
 800d15c:	681b      	ldr	r3, [r3, #0]
 800d15e:	4a90      	ldr	r2, [pc, #576]	; (800d3a0 <HAL_RCC_OscConfig+0x2ac>)
 800d160:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800d164:	6013      	str	r3, [r2, #0]
 800d166:	e01d      	b.n	800d1a4 <HAL_RCC_OscConfig+0xb0>
 800d168:	687b      	ldr	r3, [r7, #4]
 800d16a:	685b      	ldr	r3, [r3, #4]
 800d16c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800d170:	d10c      	bne.n	800d18c <HAL_RCC_OscConfig+0x98>
 800d172:	4b8b      	ldr	r3, [pc, #556]	; (800d3a0 <HAL_RCC_OscConfig+0x2ac>)
 800d174:	681b      	ldr	r3, [r3, #0]
 800d176:	4a8a      	ldr	r2, [pc, #552]	; (800d3a0 <HAL_RCC_OscConfig+0x2ac>)
 800d178:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800d17c:	6013      	str	r3, [r2, #0]
 800d17e:	4b88      	ldr	r3, [pc, #544]	; (800d3a0 <HAL_RCC_OscConfig+0x2ac>)
 800d180:	681b      	ldr	r3, [r3, #0]
 800d182:	4a87      	ldr	r2, [pc, #540]	; (800d3a0 <HAL_RCC_OscConfig+0x2ac>)
 800d184:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800d188:	6013      	str	r3, [r2, #0]
 800d18a:	e00b      	b.n	800d1a4 <HAL_RCC_OscConfig+0xb0>
 800d18c:	4b84      	ldr	r3, [pc, #528]	; (800d3a0 <HAL_RCC_OscConfig+0x2ac>)
 800d18e:	681b      	ldr	r3, [r3, #0]
 800d190:	4a83      	ldr	r2, [pc, #524]	; (800d3a0 <HAL_RCC_OscConfig+0x2ac>)
 800d192:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800d196:	6013      	str	r3, [r2, #0]
 800d198:	4b81      	ldr	r3, [pc, #516]	; (800d3a0 <HAL_RCC_OscConfig+0x2ac>)
 800d19a:	681b      	ldr	r3, [r3, #0]
 800d19c:	4a80      	ldr	r2, [pc, #512]	; (800d3a0 <HAL_RCC_OscConfig+0x2ac>)
 800d19e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800d1a2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800d1a4:	687b      	ldr	r3, [r7, #4]
 800d1a6:	685b      	ldr	r3, [r3, #4]
 800d1a8:	2b00      	cmp	r3, #0
 800d1aa:	d013      	beq.n	800d1d4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800d1ac:	f7fd fa56 	bl	800a65c <HAL_GetTick>
 800d1b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800d1b2:	e008      	b.n	800d1c6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800d1b4:	f7fd fa52 	bl	800a65c <HAL_GetTick>
 800d1b8:	4602      	mov	r2, r0
 800d1ba:	693b      	ldr	r3, [r7, #16]
 800d1bc:	1ad3      	subs	r3, r2, r3
 800d1be:	2b64      	cmp	r3, #100	; 0x64
 800d1c0:	d901      	bls.n	800d1c6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800d1c2:	2303      	movs	r3, #3
 800d1c4:	e204      	b.n	800d5d0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800d1c6:	4b76      	ldr	r3, [pc, #472]	; (800d3a0 <HAL_RCC_OscConfig+0x2ac>)
 800d1c8:	681b      	ldr	r3, [r3, #0]
 800d1ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d1ce:	2b00      	cmp	r3, #0
 800d1d0:	d0f0      	beq.n	800d1b4 <HAL_RCC_OscConfig+0xc0>
 800d1d2:	e014      	b.n	800d1fe <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800d1d4:	f7fd fa42 	bl	800a65c <HAL_GetTick>
 800d1d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800d1da:	e008      	b.n	800d1ee <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800d1dc:	f7fd fa3e 	bl	800a65c <HAL_GetTick>
 800d1e0:	4602      	mov	r2, r0
 800d1e2:	693b      	ldr	r3, [r7, #16]
 800d1e4:	1ad3      	subs	r3, r2, r3
 800d1e6:	2b64      	cmp	r3, #100	; 0x64
 800d1e8:	d901      	bls.n	800d1ee <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800d1ea:	2303      	movs	r3, #3
 800d1ec:	e1f0      	b.n	800d5d0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800d1ee:	4b6c      	ldr	r3, [pc, #432]	; (800d3a0 <HAL_RCC_OscConfig+0x2ac>)
 800d1f0:	681b      	ldr	r3, [r3, #0]
 800d1f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d1f6:	2b00      	cmp	r3, #0
 800d1f8:	d1f0      	bne.n	800d1dc <HAL_RCC_OscConfig+0xe8>
 800d1fa:	e000      	b.n	800d1fe <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800d1fc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800d1fe:	687b      	ldr	r3, [r7, #4]
 800d200:	681b      	ldr	r3, [r3, #0]
 800d202:	f003 0302 	and.w	r3, r3, #2
 800d206:	2b00      	cmp	r3, #0
 800d208:	d063      	beq.n	800d2d2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800d20a:	4b65      	ldr	r3, [pc, #404]	; (800d3a0 <HAL_RCC_OscConfig+0x2ac>)
 800d20c:	689b      	ldr	r3, [r3, #8]
 800d20e:	f003 030c 	and.w	r3, r3, #12
 800d212:	2b00      	cmp	r3, #0
 800d214:	d00b      	beq.n	800d22e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800d216:	4b62      	ldr	r3, [pc, #392]	; (800d3a0 <HAL_RCC_OscConfig+0x2ac>)
 800d218:	689b      	ldr	r3, [r3, #8]
 800d21a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800d21e:	2b08      	cmp	r3, #8
 800d220:	d11c      	bne.n	800d25c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800d222:	4b5f      	ldr	r3, [pc, #380]	; (800d3a0 <HAL_RCC_OscConfig+0x2ac>)
 800d224:	685b      	ldr	r3, [r3, #4]
 800d226:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800d22a:	2b00      	cmp	r3, #0
 800d22c:	d116      	bne.n	800d25c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800d22e:	4b5c      	ldr	r3, [pc, #368]	; (800d3a0 <HAL_RCC_OscConfig+0x2ac>)
 800d230:	681b      	ldr	r3, [r3, #0]
 800d232:	f003 0302 	and.w	r3, r3, #2
 800d236:	2b00      	cmp	r3, #0
 800d238:	d005      	beq.n	800d246 <HAL_RCC_OscConfig+0x152>
 800d23a:	687b      	ldr	r3, [r7, #4]
 800d23c:	68db      	ldr	r3, [r3, #12]
 800d23e:	2b01      	cmp	r3, #1
 800d240:	d001      	beq.n	800d246 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800d242:	2301      	movs	r3, #1
 800d244:	e1c4      	b.n	800d5d0 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800d246:	4b56      	ldr	r3, [pc, #344]	; (800d3a0 <HAL_RCC_OscConfig+0x2ac>)
 800d248:	681b      	ldr	r3, [r3, #0]
 800d24a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800d24e:	687b      	ldr	r3, [r7, #4]
 800d250:	691b      	ldr	r3, [r3, #16]
 800d252:	00db      	lsls	r3, r3, #3
 800d254:	4952      	ldr	r1, [pc, #328]	; (800d3a0 <HAL_RCC_OscConfig+0x2ac>)
 800d256:	4313      	orrs	r3, r2
 800d258:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800d25a:	e03a      	b.n	800d2d2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800d25c:	687b      	ldr	r3, [r7, #4]
 800d25e:	68db      	ldr	r3, [r3, #12]
 800d260:	2b00      	cmp	r3, #0
 800d262:	d020      	beq.n	800d2a6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800d264:	4b4f      	ldr	r3, [pc, #316]	; (800d3a4 <HAL_RCC_OscConfig+0x2b0>)
 800d266:	2201      	movs	r2, #1
 800d268:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d26a:	f7fd f9f7 	bl	800a65c <HAL_GetTick>
 800d26e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800d270:	e008      	b.n	800d284 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800d272:	f7fd f9f3 	bl	800a65c <HAL_GetTick>
 800d276:	4602      	mov	r2, r0
 800d278:	693b      	ldr	r3, [r7, #16]
 800d27a:	1ad3      	subs	r3, r2, r3
 800d27c:	2b02      	cmp	r3, #2
 800d27e:	d901      	bls.n	800d284 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800d280:	2303      	movs	r3, #3
 800d282:	e1a5      	b.n	800d5d0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800d284:	4b46      	ldr	r3, [pc, #280]	; (800d3a0 <HAL_RCC_OscConfig+0x2ac>)
 800d286:	681b      	ldr	r3, [r3, #0]
 800d288:	f003 0302 	and.w	r3, r3, #2
 800d28c:	2b00      	cmp	r3, #0
 800d28e:	d0f0      	beq.n	800d272 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800d290:	4b43      	ldr	r3, [pc, #268]	; (800d3a0 <HAL_RCC_OscConfig+0x2ac>)
 800d292:	681b      	ldr	r3, [r3, #0]
 800d294:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800d298:	687b      	ldr	r3, [r7, #4]
 800d29a:	691b      	ldr	r3, [r3, #16]
 800d29c:	00db      	lsls	r3, r3, #3
 800d29e:	4940      	ldr	r1, [pc, #256]	; (800d3a0 <HAL_RCC_OscConfig+0x2ac>)
 800d2a0:	4313      	orrs	r3, r2
 800d2a2:	600b      	str	r3, [r1, #0]
 800d2a4:	e015      	b.n	800d2d2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800d2a6:	4b3f      	ldr	r3, [pc, #252]	; (800d3a4 <HAL_RCC_OscConfig+0x2b0>)
 800d2a8:	2200      	movs	r2, #0
 800d2aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d2ac:	f7fd f9d6 	bl	800a65c <HAL_GetTick>
 800d2b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800d2b2:	e008      	b.n	800d2c6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800d2b4:	f7fd f9d2 	bl	800a65c <HAL_GetTick>
 800d2b8:	4602      	mov	r2, r0
 800d2ba:	693b      	ldr	r3, [r7, #16]
 800d2bc:	1ad3      	subs	r3, r2, r3
 800d2be:	2b02      	cmp	r3, #2
 800d2c0:	d901      	bls.n	800d2c6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800d2c2:	2303      	movs	r3, #3
 800d2c4:	e184      	b.n	800d5d0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800d2c6:	4b36      	ldr	r3, [pc, #216]	; (800d3a0 <HAL_RCC_OscConfig+0x2ac>)
 800d2c8:	681b      	ldr	r3, [r3, #0]
 800d2ca:	f003 0302 	and.w	r3, r3, #2
 800d2ce:	2b00      	cmp	r3, #0
 800d2d0:	d1f0      	bne.n	800d2b4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800d2d2:	687b      	ldr	r3, [r7, #4]
 800d2d4:	681b      	ldr	r3, [r3, #0]
 800d2d6:	f003 0308 	and.w	r3, r3, #8
 800d2da:	2b00      	cmp	r3, #0
 800d2dc:	d030      	beq.n	800d340 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800d2de:	687b      	ldr	r3, [r7, #4]
 800d2e0:	695b      	ldr	r3, [r3, #20]
 800d2e2:	2b00      	cmp	r3, #0
 800d2e4:	d016      	beq.n	800d314 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800d2e6:	4b30      	ldr	r3, [pc, #192]	; (800d3a8 <HAL_RCC_OscConfig+0x2b4>)
 800d2e8:	2201      	movs	r2, #1
 800d2ea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d2ec:	f7fd f9b6 	bl	800a65c <HAL_GetTick>
 800d2f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800d2f2:	e008      	b.n	800d306 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800d2f4:	f7fd f9b2 	bl	800a65c <HAL_GetTick>
 800d2f8:	4602      	mov	r2, r0
 800d2fa:	693b      	ldr	r3, [r7, #16]
 800d2fc:	1ad3      	subs	r3, r2, r3
 800d2fe:	2b02      	cmp	r3, #2
 800d300:	d901      	bls.n	800d306 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800d302:	2303      	movs	r3, #3
 800d304:	e164      	b.n	800d5d0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800d306:	4b26      	ldr	r3, [pc, #152]	; (800d3a0 <HAL_RCC_OscConfig+0x2ac>)
 800d308:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800d30a:	f003 0302 	and.w	r3, r3, #2
 800d30e:	2b00      	cmp	r3, #0
 800d310:	d0f0      	beq.n	800d2f4 <HAL_RCC_OscConfig+0x200>
 800d312:	e015      	b.n	800d340 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800d314:	4b24      	ldr	r3, [pc, #144]	; (800d3a8 <HAL_RCC_OscConfig+0x2b4>)
 800d316:	2200      	movs	r2, #0
 800d318:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800d31a:	f7fd f99f 	bl	800a65c <HAL_GetTick>
 800d31e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800d320:	e008      	b.n	800d334 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800d322:	f7fd f99b 	bl	800a65c <HAL_GetTick>
 800d326:	4602      	mov	r2, r0
 800d328:	693b      	ldr	r3, [r7, #16]
 800d32a:	1ad3      	subs	r3, r2, r3
 800d32c:	2b02      	cmp	r3, #2
 800d32e:	d901      	bls.n	800d334 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800d330:	2303      	movs	r3, #3
 800d332:	e14d      	b.n	800d5d0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800d334:	4b1a      	ldr	r3, [pc, #104]	; (800d3a0 <HAL_RCC_OscConfig+0x2ac>)
 800d336:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800d338:	f003 0302 	and.w	r3, r3, #2
 800d33c:	2b00      	cmp	r3, #0
 800d33e:	d1f0      	bne.n	800d322 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800d340:	687b      	ldr	r3, [r7, #4]
 800d342:	681b      	ldr	r3, [r3, #0]
 800d344:	f003 0304 	and.w	r3, r3, #4
 800d348:	2b00      	cmp	r3, #0
 800d34a:	f000 80a0 	beq.w	800d48e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800d34e:	2300      	movs	r3, #0
 800d350:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800d352:	4b13      	ldr	r3, [pc, #76]	; (800d3a0 <HAL_RCC_OscConfig+0x2ac>)
 800d354:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d356:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d35a:	2b00      	cmp	r3, #0
 800d35c:	d10f      	bne.n	800d37e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800d35e:	2300      	movs	r3, #0
 800d360:	60bb      	str	r3, [r7, #8]
 800d362:	4b0f      	ldr	r3, [pc, #60]	; (800d3a0 <HAL_RCC_OscConfig+0x2ac>)
 800d364:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d366:	4a0e      	ldr	r2, [pc, #56]	; (800d3a0 <HAL_RCC_OscConfig+0x2ac>)
 800d368:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d36c:	6413      	str	r3, [r2, #64]	; 0x40
 800d36e:	4b0c      	ldr	r3, [pc, #48]	; (800d3a0 <HAL_RCC_OscConfig+0x2ac>)
 800d370:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d372:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d376:	60bb      	str	r3, [r7, #8]
 800d378:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800d37a:	2301      	movs	r3, #1
 800d37c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800d37e:	4b0b      	ldr	r3, [pc, #44]	; (800d3ac <HAL_RCC_OscConfig+0x2b8>)
 800d380:	681b      	ldr	r3, [r3, #0]
 800d382:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d386:	2b00      	cmp	r3, #0
 800d388:	d121      	bne.n	800d3ce <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800d38a:	4b08      	ldr	r3, [pc, #32]	; (800d3ac <HAL_RCC_OscConfig+0x2b8>)
 800d38c:	681b      	ldr	r3, [r3, #0]
 800d38e:	4a07      	ldr	r2, [pc, #28]	; (800d3ac <HAL_RCC_OscConfig+0x2b8>)
 800d390:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800d394:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800d396:	f7fd f961 	bl	800a65c <HAL_GetTick>
 800d39a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800d39c:	e011      	b.n	800d3c2 <HAL_RCC_OscConfig+0x2ce>
 800d39e:	bf00      	nop
 800d3a0:	40023800 	.word	0x40023800
 800d3a4:	42470000 	.word	0x42470000
 800d3a8:	42470e80 	.word	0x42470e80
 800d3ac:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800d3b0:	f7fd f954 	bl	800a65c <HAL_GetTick>
 800d3b4:	4602      	mov	r2, r0
 800d3b6:	693b      	ldr	r3, [r7, #16]
 800d3b8:	1ad3      	subs	r3, r2, r3
 800d3ba:	2b02      	cmp	r3, #2
 800d3bc:	d901      	bls.n	800d3c2 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800d3be:	2303      	movs	r3, #3
 800d3c0:	e106      	b.n	800d5d0 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800d3c2:	4b85      	ldr	r3, [pc, #532]	; (800d5d8 <HAL_RCC_OscConfig+0x4e4>)
 800d3c4:	681b      	ldr	r3, [r3, #0]
 800d3c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d3ca:	2b00      	cmp	r3, #0
 800d3cc:	d0f0      	beq.n	800d3b0 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800d3ce:	687b      	ldr	r3, [r7, #4]
 800d3d0:	689b      	ldr	r3, [r3, #8]
 800d3d2:	2b01      	cmp	r3, #1
 800d3d4:	d106      	bne.n	800d3e4 <HAL_RCC_OscConfig+0x2f0>
 800d3d6:	4b81      	ldr	r3, [pc, #516]	; (800d5dc <HAL_RCC_OscConfig+0x4e8>)
 800d3d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d3da:	4a80      	ldr	r2, [pc, #512]	; (800d5dc <HAL_RCC_OscConfig+0x4e8>)
 800d3dc:	f043 0301 	orr.w	r3, r3, #1
 800d3e0:	6713      	str	r3, [r2, #112]	; 0x70
 800d3e2:	e01c      	b.n	800d41e <HAL_RCC_OscConfig+0x32a>
 800d3e4:	687b      	ldr	r3, [r7, #4]
 800d3e6:	689b      	ldr	r3, [r3, #8]
 800d3e8:	2b05      	cmp	r3, #5
 800d3ea:	d10c      	bne.n	800d406 <HAL_RCC_OscConfig+0x312>
 800d3ec:	4b7b      	ldr	r3, [pc, #492]	; (800d5dc <HAL_RCC_OscConfig+0x4e8>)
 800d3ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d3f0:	4a7a      	ldr	r2, [pc, #488]	; (800d5dc <HAL_RCC_OscConfig+0x4e8>)
 800d3f2:	f043 0304 	orr.w	r3, r3, #4
 800d3f6:	6713      	str	r3, [r2, #112]	; 0x70
 800d3f8:	4b78      	ldr	r3, [pc, #480]	; (800d5dc <HAL_RCC_OscConfig+0x4e8>)
 800d3fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d3fc:	4a77      	ldr	r2, [pc, #476]	; (800d5dc <HAL_RCC_OscConfig+0x4e8>)
 800d3fe:	f043 0301 	orr.w	r3, r3, #1
 800d402:	6713      	str	r3, [r2, #112]	; 0x70
 800d404:	e00b      	b.n	800d41e <HAL_RCC_OscConfig+0x32a>
 800d406:	4b75      	ldr	r3, [pc, #468]	; (800d5dc <HAL_RCC_OscConfig+0x4e8>)
 800d408:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d40a:	4a74      	ldr	r2, [pc, #464]	; (800d5dc <HAL_RCC_OscConfig+0x4e8>)
 800d40c:	f023 0301 	bic.w	r3, r3, #1
 800d410:	6713      	str	r3, [r2, #112]	; 0x70
 800d412:	4b72      	ldr	r3, [pc, #456]	; (800d5dc <HAL_RCC_OscConfig+0x4e8>)
 800d414:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d416:	4a71      	ldr	r2, [pc, #452]	; (800d5dc <HAL_RCC_OscConfig+0x4e8>)
 800d418:	f023 0304 	bic.w	r3, r3, #4
 800d41c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800d41e:	687b      	ldr	r3, [r7, #4]
 800d420:	689b      	ldr	r3, [r3, #8]
 800d422:	2b00      	cmp	r3, #0
 800d424:	d015      	beq.n	800d452 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d426:	f7fd f919 	bl	800a65c <HAL_GetTick>
 800d42a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800d42c:	e00a      	b.n	800d444 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800d42e:	f7fd f915 	bl	800a65c <HAL_GetTick>
 800d432:	4602      	mov	r2, r0
 800d434:	693b      	ldr	r3, [r7, #16]
 800d436:	1ad3      	subs	r3, r2, r3
 800d438:	f241 3288 	movw	r2, #5000	; 0x1388
 800d43c:	4293      	cmp	r3, r2
 800d43e:	d901      	bls.n	800d444 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800d440:	2303      	movs	r3, #3
 800d442:	e0c5      	b.n	800d5d0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800d444:	4b65      	ldr	r3, [pc, #404]	; (800d5dc <HAL_RCC_OscConfig+0x4e8>)
 800d446:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d448:	f003 0302 	and.w	r3, r3, #2
 800d44c:	2b00      	cmp	r3, #0
 800d44e:	d0ee      	beq.n	800d42e <HAL_RCC_OscConfig+0x33a>
 800d450:	e014      	b.n	800d47c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800d452:	f7fd f903 	bl	800a65c <HAL_GetTick>
 800d456:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800d458:	e00a      	b.n	800d470 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800d45a:	f7fd f8ff 	bl	800a65c <HAL_GetTick>
 800d45e:	4602      	mov	r2, r0
 800d460:	693b      	ldr	r3, [r7, #16]
 800d462:	1ad3      	subs	r3, r2, r3
 800d464:	f241 3288 	movw	r2, #5000	; 0x1388
 800d468:	4293      	cmp	r3, r2
 800d46a:	d901      	bls.n	800d470 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 800d46c:	2303      	movs	r3, #3
 800d46e:	e0af      	b.n	800d5d0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800d470:	4b5a      	ldr	r3, [pc, #360]	; (800d5dc <HAL_RCC_OscConfig+0x4e8>)
 800d472:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d474:	f003 0302 	and.w	r3, r3, #2
 800d478:	2b00      	cmp	r3, #0
 800d47a:	d1ee      	bne.n	800d45a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800d47c:	7dfb      	ldrb	r3, [r7, #23]
 800d47e:	2b01      	cmp	r3, #1
 800d480:	d105      	bne.n	800d48e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800d482:	4b56      	ldr	r3, [pc, #344]	; (800d5dc <HAL_RCC_OscConfig+0x4e8>)
 800d484:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d486:	4a55      	ldr	r2, [pc, #340]	; (800d5dc <HAL_RCC_OscConfig+0x4e8>)
 800d488:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800d48c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800d48e:	687b      	ldr	r3, [r7, #4]
 800d490:	699b      	ldr	r3, [r3, #24]
 800d492:	2b00      	cmp	r3, #0
 800d494:	f000 809b 	beq.w	800d5ce <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800d498:	4b50      	ldr	r3, [pc, #320]	; (800d5dc <HAL_RCC_OscConfig+0x4e8>)
 800d49a:	689b      	ldr	r3, [r3, #8]
 800d49c:	f003 030c 	and.w	r3, r3, #12
 800d4a0:	2b08      	cmp	r3, #8
 800d4a2:	d05c      	beq.n	800d55e <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800d4a4:	687b      	ldr	r3, [r7, #4]
 800d4a6:	699b      	ldr	r3, [r3, #24]
 800d4a8:	2b02      	cmp	r3, #2
 800d4aa:	d141      	bne.n	800d530 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800d4ac:	4b4c      	ldr	r3, [pc, #304]	; (800d5e0 <HAL_RCC_OscConfig+0x4ec>)
 800d4ae:	2200      	movs	r2, #0
 800d4b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800d4b2:	f7fd f8d3 	bl	800a65c <HAL_GetTick>
 800d4b6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800d4b8:	e008      	b.n	800d4cc <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800d4ba:	f7fd f8cf 	bl	800a65c <HAL_GetTick>
 800d4be:	4602      	mov	r2, r0
 800d4c0:	693b      	ldr	r3, [r7, #16]
 800d4c2:	1ad3      	subs	r3, r2, r3
 800d4c4:	2b02      	cmp	r3, #2
 800d4c6:	d901      	bls.n	800d4cc <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 800d4c8:	2303      	movs	r3, #3
 800d4ca:	e081      	b.n	800d5d0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800d4cc:	4b43      	ldr	r3, [pc, #268]	; (800d5dc <HAL_RCC_OscConfig+0x4e8>)
 800d4ce:	681b      	ldr	r3, [r3, #0]
 800d4d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d4d4:	2b00      	cmp	r3, #0
 800d4d6:	d1f0      	bne.n	800d4ba <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800d4d8:	687b      	ldr	r3, [r7, #4]
 800d4da:	69da      	ldr	r2, [r3, #28]
 800d4dc:	687b      	ldr	r3, [r7, #4]
 800d4de:	6a1b      	ldr	r3, [r3, #32]
 800d4e0:	431a      	orrs	r2, r3
 800d4e2:	687b      	ldr	r3, [r7, #4]
 800d4e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d4e6:	019b      	lsls	r3, r3, #6
 800d4e8:	431a      	orrs	r2, r3
 800d4ea:	687b      	ldr	r3, [r7, #4]
 800d4ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d4ee:	085b      	lsrs	r3, r3, #1
 800d4f0:	3b01      	subs	r3, #1
 800d4f2:	041b      	lsls	r3, r3, #16
 800d4f4:	431a      	orrs	r2, r3
 800d4f6:	687b      	ldr	r3, [r7, #4]
 800d4f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d4fa:	061b      	lsls	r3, r3, #24
 800d4fc:	4937      	ldr	r1, [pc, #220]	; (800d5dc <HAL_RCC_OscConfig+0x4e8>)
 800d4fe:	4313      	orrs	r3, r2
 800d500:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800d502:	4b37      	ldr	r3, [pc, #220]	; (800d5e0 <HAL_RCC_OscConfig+0x4ec>)
 800d504:	2201      	movs	r2, #1
 800d506:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800d508:	f7fd f8a8 	bl	800a65c <HAL_GetTick>
 800d50c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800d50e:	e008      	b.n	800d522 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800d510:	f7fd f8a4 	bl	800a65c <HAL_GetTick>
 800d514:	4602      	mov	r2, r0
 800d516:	693b      	ldr	r3, [r7, #16]
 800d518:	1ad3      	subs	r3, r2, r3
 800d51a:	2b02      	cmp	r3, #2
 800d51c:	d901      	bls.n	800d522 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800d51e:	2303      	movs	r3, #3
 800d520:	e056      	b.n	800d5d0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800d522:	4b2e      	ldr	r3, [pc, #184]	; (800d5dc <HAL_RCC_OscConfig+0x4e8>)
 800d524:	681b      	ldr	r3, [r3, #0]
 800d526:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d52a:	2b00      	cmp	r3, #0
 800d52c:	d0f0      	beq.n	800d510 <HAL_RCC_OscConfig+0x41c>
 800d52e:	e04e      	b.n	800d5ce <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800d530:	4b2b      	ldr	r3, [pc, #172]	; (800d5e0 <HAL_RCC_OscConfig+0x4ec>)
 800d532:	2200      	movs	r2, #0
 800d534:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800d536:	f7fd f891 	bl	800a65c <HAL_GetTick>
 800d53a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800d53c:	e008      	b.n	800d550 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800d53e:	f7fd f88d 	bl	800a65c <HAL_GetTick>
 800d542:	4602      	mov	r2, r0
 800d544:	693b      	ldr	r3, [r7, #16]
 800d546:	1ad3      	subs	r3, r2, r3
 800d548:	2b02      	cmp	r3, #2
 800d54a:	d901      	bls.n	800d550 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 800d54c:	2303      	movs	r3, #3
 800d54e:	e03f      	b.n	800d5d0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800d550:	4b22      	ldr	r3, [pc, #136]	; (800d5dc <HAL_RCC_OscConfig+0x4e8>)
 800d552:	681b      	ldr	r3, [r3, #0]
 800d554:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d558:	2b00      	cmp	r3, #0
 800d55a:	d1f0      	bne.n	800d53e <HAL_RCC_OscConfig+0x44a>
 800d55c:	e037      	b.n	800d5ce <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800d55e:	687b      	ldr	r3, [r7, #4]
 800d560:	699b      	ldr	r3, [r3, #24]
 800d562:	2b01      	cmp	r3, #1
 800d564:	d101      	bne.n	800d56a <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800d566:	2301      	movs	r3, #1
 800d568:	e032      	b.n	800d5d0 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800d56a:	4b1c      	ldr	r3, [pc, #112]	; (800d5dc <HAL_RCC_OscConfig+0x4e8>)
 800d56c:	685b      	ldr	r3, [r3, #4]
 800d56e:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800d570:	687b      	ldr	r3, [r7, #4]
 800d572:	699b      	ldr	r3, [r3, #24]
 800d574:	2b01      	cmp	r3, #1
 800d576:	d028      	beq.n	800d5ca <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800d578:	68fb      	ldr	r3, [r7, #12]
 800d57a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800d57e:	687b      	ldr	r3, [r7, #4]
 800d580:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800d582:	429a      	cmp	r2, r3
 800d584:	d121      	bne.n	800d5ca <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800d586:	68fb      	ldr	r3, [r7, #12]
 800d588:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800d58c:	687b      	ldr	r3, [r7, #4]
 800d58e:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800d590:	429a      	cmp	r2, r3
 800d592:	d11a      	bne.n	800d5ca <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800d594:	68fa      	ldr	r2, [r7, #12]
 800d596:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800d59a:	4013      	ands	r3, r2
 800d59c:	687a      	ldr	r2, [r7, #4]
 800d59e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800d5a0:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800d5a2:	4293      	cmp	r3, r2
 800d5a4:	d111      	bne.n	800d5ca <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800d5a6:	68fb      	ldr	r3, [r7, #12]
 800d5a8:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800d5ac:	687b      	ldr	r3, [r7, #4]
 800d5ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d5b0:	085b      	lsrs	r3, r3, #1
 800d5b2:	3b01      	subs	r3, #1
 800d5b4:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800d5b6:	429a      	cmp	r2, r3
 800d5b8:	d107      	bne.n	800d5ca <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800d5ba:	68fb      	ldr	r3, [r7, #12]
 800d5bc:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800d5c0:	687b      	ldr	r3, [r7, #4]
 800d5c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d5c4:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800d5c6:	429a      	cmp	r2, r3
 800d5c8:	d001      	beq.n	800d5ce <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 800d5ca:	2301      	movs	r3, #1
 800d5cc:	e000      	b.n	800d5d0 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 800d5ce:	2300      	movs	r3, #0
}
 800d5d0:	4618      	mov	r0, r3
 800d5d2:	3718      	adds	r7, #24
 800d5d4:	46bd      	mov	sp, r7
 800d5d6:	bd80      	pop	{r7, pc}
 800d5d8:	40007000 	.word	0x40007000
 800d5dc:	40023800 	.word	0x40023800
 800d5e0:	42470060 	.word	0x42470060

0800d5e4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800d5e4:	b580      	push	{r7, lr}
 800d5e6:	b084      	sub	sp, #16
 800d5e8:	af00      	add	r7, sp, #0
 800d5ea:	6078      	str	r0, [r7, #4]
 800d5ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800d5ee:	687b      	ldr	r3, [r7, #4]
 800d5f0:	2b00      	cmp	r3, #0
 800d5f2:	d101      	bne.n	800d5f8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800d5f4:	2301      	movs	r3, #1
 800d5f6:	e0cc      	b.n	800d792 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800d5f8:	4b68      	ldr	r3, [pc, #416]	; (800d79c <HAL_RCC_ClockConfig+0x1b8>)
 800d5fa:	681b      	ldr	r3, [r3, #0]
 800d5fc:	f003 0307 	and.w	r3, r3, #7
 800d600:	683a      	ldr	r2, [r7, #0]
 800d602:	429a      	cmp	r2, r3
 800d604:	d90c      	bls.n	800d620 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800d606:	4b65      	ldr	r3, [pc, #404]	; (800d79c <HAL_RCC_ClockConfig+0x1b8>)
 800d608:	683a      	ldr	r2, [r7, #0]
 800d60a:	b2d2      	uxtb	r2, r2
 800d60c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800d60e:	4b63      	ldr	r3, [pc, #396]	; (800d79c <HAL_RCC_ClockConfig+0x1b8>)
 800d610:	681b      	ldr	r3, [r3, #0]
 800d612:	f003 0307 	and.w	r3, r3, #7
 800d616:	683a      	ldr	r2, [r7, #0]
 800d618:	429a      	cmp	r2, r3
 800d61a:	d001      	beq.n	800d620 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800d61c:	2301      	movs	r3, #1
 800d61e:	e0b8      	b.n	800d792 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800d620:	687b      	ldr	r3, [r7, #4]
 800d622:	681b      	ldr	r3, [r3, #0]
 800d624:	f003 0302 	and.w	r3, r3, #2
 800d628:	2b00      	cmp	r3, #0
 800d62a:	d020      	beq.n	800d66e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800d62c:	687b      	ldr	r3, [r7, #4]
 800d62e:	681b      	ldr	r3, [r3, #0]
 800d630:	f003 0304 	and.w	r3, r3, #4
 800d634:	2b00      	cmp	r3, #0
 800d636:	d005      	beq.n	800d644 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800d638:	4b59      	ldr	r3, [pc, #356]	; (800d7a0 <HAL_RCC_ClockConfig+0x1bc>)
 800d63a:	689b      	ldr	r3, [r3, #8]
 800d63c:	4a58      	ldr	r2, [pc, #352]	; (800d7a0 <HAL_RCC_ClockConfig+0x1bc>)
 800d63e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800d642:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800d644:	687b      	ldr	r3, [r7, #4]
 800d646:	681b      	ldr	r3, [r3, #0]
 800d648:	f003 0308 	and.w	r3, r3, #8
 800d64c:	2b00      	cmp	r3, #0
 800d64e:	d005      	beq.n	800d65c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800d650:	4b53      	ldr	r3, [pc, #332]	; (800d7a0 <HAL_RCC_ClockConfig+0x1bc>)
 800d652:	689b      	ldr	r3, [r3, #8]
 800d654:	4a52      	ldr	r2, [pc, #328]	; (800d7a0 <HAL_RCC_ClockConfig+0x1bc>)
 800d656:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800d65a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800d65c:	4b50      	ldr	r3, [pc, #320]	; (800d7a0 <HAL_RCC_ClockConfig+0x1bc>)
 800d65e:	689b      	ldr	r3, [r3, #8]
 800d660:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800d664:	687b      	ldr	r3, [r7, #4]
 800d666:	689b      	ldr	r3, [r3, #8]
 800d668:	494d      	ldr	r1, [pc, #308]	; (800d7a0 <HAL_RCC_ClockConfig+0x1bc>)
 800d66a:	4313      	orrs	r3, r2
 800d66c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800d66e:	687b      	ldr	r3, [r7, #4]
 800d670:	681b      	ldr	r3, [r3, #0]
 800d672:	f003 0301 	and.w	r3, r3, #1
 800d676:	2b00      	cmp	r3, #0
 800d678:	d044      	beq.n	800d704 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800d67a:	687b      	ldr	r3, [r7, #4]
 800d67c:	685b      	ldr	r3, [r3, #4]
 800d67e:	2b01      	cmp	r3, #1
 800d680:	d107      	bne.n	800d692 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800d682:	4b47      	ldr	r3, [pc, #284]	; (800d7a0 <HAL_RCC_ClockConfig+0x1bc>)
 800d684:	681b      	ldr	r3, [r3, #0]
 800d686:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d68a:	2b00      	cmp	r3, #0
 800d68c:	d119      	bne.n	800d6c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800d68e:	2301      	movs	r3, #1
 800d690:	e07f      	b.n	800d792 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800d692:	687b      	ldr	r3, [r7, #4]
 800d694:	685b      	ldr	r3, [r3, #4]
 800d696:	2b02      	cmp	r3, #2
 800d698:	d003      	beq.n	800d6a2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800d69a:	687b      	ldr	r3, [r7, #4]
 800d69c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800d69e:	2b03      	cmp	r3, #3
 800d6a0:	d107      	bne.n	800d6b2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800d6a2:	4b3f      	ldr	r3, [pc, #252]	; (800d7a0 <HAL_RCC_ClockConfig+0x1bc>)
 800d6a4:	681b      	ldr	r3, [r3, #0]
 800d6a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d6aa:	2b00      	cmp	r3, #0
 800d6ac:	d109      	bne.n	800d6c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800d6ae:	2301      	movs	r3, #1
 800d6b0:	e06f      	b.n	800d792 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800d6b2:	4b3b      	ldr	r3, [pc, #236]	; (800d7a0 <HAL_RCC_ClockConfig+0x1bc>)
 800d6b4:	681b      	ldr	r3, [r3, #0]
 800d6b6:	f003 0302 	and.w	r3, r3, #2
 800d6ba:	2b00      	cmp	r3, #0
 800d6bc:	d101      	bne.n	800d6c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800d6be:	2301      	movs	r3, #1
 800d6c0:	e067      	b.n	800d792 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800d6c2:	4b37      	ldr	r3, [pc, #220]	; (800d7a0 <HAL_RCC_ClockConfig+0x1bc>)
 800d6c4:	689b      	ldr	r3, [r3, #8]
 800d6c6:	f023 0203 	bic.w	r2, r3, #3
 800d6ca:	687b      	ldr	r3, [r7, #4]
 800d6cc:	685b      	ldr	r3, [r3, #4]
 800d6ce:	4934      	ldr	r1, [pc, #208]	; (800d7a0 <HAL_RCC_ClockConfig+0x1bc>)
 800d6d0:	4313      	orrs	r3, r2
 800d6d2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800d6d4:	f7fc ffc2 	bl	800a65c <HAL_GetTick>
 800d6d8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800d6da:	e00a      	b.n	800d6f2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800d6dc:	f7fc ffbe 	bl	800a65c <HAL_GetTick>
 800d6e0:	4602      	mov	r2, r0
 800d6e2:	68fb      	ldr	r3, [r7, #12]
 800d6e4:	1ad3      	subs	r3, r2, r3
 800d6e6:	f241 3288 	movw	r2, #5000	; 0x1388
 800d6ea:	4293      	cmp	r3, r2
 800d6ec:	d901      	bls.n	800d6f2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800d6ee:	2303      	movs	r3, #3
 800d6f0:	e04f      	b.n	800d792 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800d6f2:	4b2b      	ldr	r3, [pc, #172]	; (800d7a0 <HAL_RCC_ClockConfig+0x1bc>)
 800d6f4:	689b      	ldr	r3, [r3, #8]
 800d6f6:	f003 020c 	and.w	r2, r3, #12
 800d6fa:	687b      	ldr	r3, [r7, #4]
 800d6fc:	685b      	ldr	r3, [r3, #4]
 800d6fe:	009b      	lsls	r3, r3, #2
 800d700:	429a      	cmp	r2, r3
 800d702:	d1eb      	bne.n	800d6dc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800d704:	4b25      	ldr	r3, [pc, #148]	; (800d79c <HAL_RCC_ClockConfig+0x1b8>)
 800d706:	681b      	ldr	r3, [r3, #0]
 800d708:	f003 0307 	and.w	r3, r3, #7
 800d70c:	683a      	ldr	r2, [r7, #0]
 800d70e:	429a      	cmp	r2, r3
 800d710:	d20c      	bcs.n	800d72c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800d712:	4b22      	ldr	r3, [pc, #136]	; (800d79c <HAL_RCC_ClockConfig+0x1b8>)
 800d714:	683a      	ldr	r2, [r7, #0]
 800d716:	b2d2      	uxtb	r2, r2
 800d718:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800d71a:	4b20      	ldr	r3, [pc, #128]	; (800d79c <HAL_RCC_ClockConfig+0x1b8>)
 800d71c:	681b      	ldr	r3, [r3, #0]
 800d71e:	f003 0307 	and.w	r3, r3, #7
 800d722:	683a      	ldr	r2, [r7, #0]
 800d724:	429a      	cmp	r2, r3
 800d726:	d001      	beq.n	800d72c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800d728:	2301      	movs	r3, #1
 800d72a:	e032      	b.n	800d792 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800d72c:	687b      	ldr	r3, [r7, #4]
 800d72e:	681b      	ldr	r3, [r3, #0]
 800d730:	f003 0304 	and.w	r3, r3, #4
 800d734:	2b00      	cmp	r3, #0
 800d736:	d008      	beq.n	800d74a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800d738:	4b19      	ldr	r3, [pc, #100]	; (800d7a0 <HAL_RCC_ClockConfig+0x1bc>)
 800d73a:	689b      	ldr	r3, [r3, #8]
 800d73c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800d740:	687b      	ldr	r3, [r7, #4]
 800d742:	68db      	ldr	r3, [r3, #12]
 800d744:	4916      	ldr	r1, [pc, #88]	; (800d7a0 <HAL_RCC_ClockConfig+0x1bc>)
 800d746:	4313      	orrs	r3, r2
 800d748:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800d74a:	687b      	ldr	r3, [r7, #4]
 800d74c:	681b      	ldr	r3, [r3, #0]
 800d74e:	f003 0308 	and.w	r3, r3, #8
 800d752:	2b00      	cmp	r3, #0
 800d754:	d009      	beq.n	800d76a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800d756:	4b12      	ldr	r3, [pc, #72]	; (800d7a0 <HAL_RCC_ClockConfig+0x1bc>)
 800d758:	689b      	ldr	r3, [r3, #8]
 800d75a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800d75e:	687b      	ldr	r3, [r7, #4]
 800d760:	691b      	ldr	r3, [r3, #16]
 800d762:	00db      	lsls	r3, r3, #3
 800d764:	490e      	ldr	r1, [pc, #56]	; (800d7a0 <HAL_RCC_ClockConfig+0x1bc>)
 800d766:	4313      	orrs	r3, r2
 800d768:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800d76a:	f000 f821 	bl	800d7b0 <HAL_RCC_GetSysClockFreq>
 800d76e:	4602      	mov	r2, r0
 800d770:	4b0b      	ldr	r3, [pc, #44]	; (800d7a0 <HAL_RCC_ClockConfig+0x1bc>)
 800d772:	689b      	ldr	r3, [r3, #8]
 800d774:	091b      	lsrs	r3, r3, #4
 800d776:	f003 030f 	and.w	r3, r3, #15
 800d77a:	490a      	ldr	r1, [pc, #40]	; (800d7a4 <HAL_RCC_ClockConfig+0x1c0>)
 800d77c:	5ccb      	ldrb	r3, [r1, r3]
 800d77e:	fa22 f303 	lsr.w	r3, r2, r3
 800d782:	4a09      	ldr	r2, [pc, #36]	; (800d7a8 <HAL_RCC_ClockConfig+0x1c4>)
 800d784:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800d786:	4b09      	ldr	r3, [pc, #36]	; (800d7ac <HAL_RCC_ClockConfig+0x1c8>)
 800d788:	681b      	ldr	r3, [r3, #0]
 800d78a:	4618      	mov	r0, r3
 800d78c:	f7fc ff22 	bl	800a5d4 <HAL_InitTick>

  return HAL_OK;
 800d790:	2300      	movs	r3, #0
}
 800d792:	4618      	mov	r0, r3
 800d794:	3710      	adds	r7, #16
 800d796:	46bd      	mov	sp, r7
 800d798:	bd80      	pop	{r7, pc}
 800d79a:	bf00      	nop
 800d79c:	40023c00 	.word	0x40023c00
 800d7a0:	40023800 	.word	0x40023800
 800d7a4:	080152f0 	.word	0x080152f0
 800d7a8:	200002f4 	.word	0x200002f4
 800d7ac:	200002f8 	.word	0x200002f8

0800d7b0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800d7b0:	b5b0      	push	{r4, r5, r7, lr}
 800d7b2:	b084      	sub	sp, #16
 800d7b4:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800d7b6:	2100      	movs	r1, #0
 800d7b8:	6079      	str	r1, [r7, #4]
 800d7ba:	2100      	movs	r1, #0
 800d7bc:	60f9      	str	r1, [r7, #12]
 800d7be:	2100      	movs	r1, #0
 800d7c0:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800d7c2:	2100      	movs	r1, #0
 800d7c4:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800d7c6:	4952      	ldr	r1, [pc, #328]	; (800d910 <HAL_RCC_GetSysClockFreq+0x160>)
 800d7c8:	6889      	ldr	r1, [r1, #8]
 800d7ca:	f001 010c 	and.w	r1, r1, #12
 800d7ce:	2908      	cmp	r1, #8
 800d7d0:	d00d      	beq.n	800d7ee <HAL_RCC_GetSysClockFreq+0x3e>
 800d7d2:	2908      	cmp	r1, #8
 800d7d4:	f200 8094 	bhi.w	800d900 <HAL_RCC_GetSysClockFreq+0x150>
 800d7d8:	2900      	cmp	r1, #0
 800d7da:	d002      	beq.n	800d7e2 <HAL_RCC_GetSysClockFreq+0x32>
 800d7dc:	2904      	cmp	r1, #4
 800d7de:	d003      	beq.n	800d7e8 <HAL_RCC_GetSysClockFreq+0x38>
 800d7e0:	e08e      	b.n	800d900 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800d7e2:	4b4c      	ldr	r3, [pc, #304]	; (800d914 <HAL_RCC_GetSysClockFreq+0x164>)
 800d7e4:	60bb      	str	r3, [r7, #8]
       break;
 800d7e6:	e08e      	b.n	800d906 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800d7e8:	4b4b      	ldr	r3, [pc, #300]	; (800d918 <HAL_RCC_GetSysClockFreq+0x168>)
 800d7ea:	60bb      	str	r3, [r7, #8]
      break;
 800d7ec:	e08b      	b.n	800d906 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800d7ee:	4948      	ldr	r1, [pc, #288]	; (800d910 <HAL_RCC_GetSysClockFreq+0x160>)
 800d7f0:	6849      	ldr	r1, [r1, #4]
 800d7f2:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 800d7f6:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800d7f8:	4945      	ldr	r1, [pc, #276]	; (800d910 <HAL_RCC_GetSysClockFreq+0x160>)
 800d7fa:	6849      	ldr	r1, [r1, #4]
 800d7fc:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 800d800:	2900      	cmp	r1, #0
 800d802:	d024      	beq.n	800d84e <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800d804:	4942      	ldr	r1, [pc, #264]	; (800d910 <HAL_RCC_GetSysClockFreq+0x160>)
 800d806:	6849      	ldr	r1, [r1, #4]
 800d808:	0989      	lsrs	r1, r1, #6
 800d80a:	4608      	mov	r0, r1
 800d80c:	f04f 0100 	mov.w	r1, #0
 800d810:	f240 14ff 	movw	r4, #511	; 0x1ff
 800d814:	f04f 0500 	mov.w	r5, #0
 800d818:	ea00 0204 	and.w	r2, r0, r4
 800d81c:	ea01 0305 	and.w	r3, r1, r5
 800d820:	493d      	ldr	r1, [pc, #244]	; (800d918 <HAL_RCC_GetSysClockFreq+0x168>)
 800d822:	fb01 f003 	mul.w	r0, r1, r3
 800d826:	2100      	movs	r1, #0
 800d828:	fb01 f102 	mul.w	r1, r1, r2
 800d82c:	1844      	adds	r4, r0, r1
 800d82e:	493a      	ldr	r1, [pc, #232]	; (800d918 <HAL_RCC_GetSysClockFreq+0x168>)
 800d830:	fba2 0101 	umull	r0, r1, r2, r1
 800d834:	1863      	adds	r3, r4, r1
 800d836:	4619      	mov	r1, r3
 800d838:	687b      	ldr	r3, [r7, #4]
 800d83a:	461a      	mov	r2, r3
 800d83c:	f04f 0300 	mov.w	r3, #0
 800d840:	f7f3 fa02 	bl	8000c48 <__aeabi_uldivmod>
 800d844:	4602      	mov	r2, r0
 800d846:	460b      	mov	r3, r1
 800d848:	4613      	mov	r3, r2
 800d84a:	60fb      	str	r3, [r7, #12]
 800d84c:	e04a      	b.n	800d8e4 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800d84e:	4b30      	ldr	r3, [pc, #192]	; (800d910 <HAL_RCC_GetSysClockFreq+0x160>)
 800d850:	685b      	ldr	r3, [r3, #4]
 800d852:	099b      	lsrs	r3, r3, #6
 800d854:	461a      	mov	r2, r3
 800d856:	f04f 0300 	mov.w	r3, #0
 800d85a:	f240 10ff 	movw	r0, #511	; 0x1ff
 800d85e:	f04f 0100 	mov.w	r1, #0
 800d862:	ea02 0400 	and.w	r4, r2, r0
 800d866:	ea03 0501 	and.w	r5, r3, r1
 800d86a:	4620      	mov	r0, r4
 800d86c:	4629      	mov	r1, r5
 800d86e:	f04f 0200 	mov.w	r2, #0
 800d872:	f04f 0300 	mov.w	r3, #0
 800d876:	014b      	lsls	r3, r1, #5
 800d878:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800d87c:	0142      	lsls	r2, r0, #5
 800d87e:	4610      	mov	r0, r2
 800d880:	4619      	mov	r1, r3
 800d882:	1b00      	subs	r0, r0, r4
 800d884:	eb61 0105 	sbc.w	r1, r1, r5
 800d888:	f04f 0200 	mov.w	r2, #0
 800d88c:	f04f 0300 	mov.w	r3, #0
 800d890:	018b      	lsls	r3, r1, #6
 800d892:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800d896:	0182      	lsls	r2, r0, #6
 800d898:	1a12      	subs	r2, r2, r0
 800d89a:	eb63 0301 	sbc.w	r3, r3, r1
 800d89e:	f04f 0000 	mov.w	r0, #0
 800d8a2:	f04f 0100 	mov.w	r1, #0
 800d8a6:	00d9      	lsls	r1, r3, #3
 800d8a8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800d8ac:	00d0      	lsls	r0, r2, #3
 800d8ae:	4602      	mov	r2, r0
 800d8b0:	460b      	mov	r3, r1
 800d8b2:	1912      	adds	r2, r2, r4
 800d8b4:	eb45 0303 	adc.w	r3, r5, r3
 800d8b8:	f04f 0000 	mov.w	r0, #0
 800d8bc:	f04f 0100 	mov.w	r1, #0
 800d8c0:	0299      	lsls	r1, r3, #10
 800d8c2:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800d8c6:	0290      	lsls	r0, r2, #10
 800d8c8:	4602      	mov	r2, r0
 800d8ca:	460b      	mov	r3, r1
 800d8cc:	4610      	mov	r0, r2
 800d8ce:	4619      	mov	r1, r3
 800d8d0:	687b      	ldr	r3, [r7, #4]
 800d8d2:	461a      	mov	r2, r3
 800d8d4:	f04f 0300 	mov.w	r3, #0
 800d8d8:	f7f3 f9b6 	bl	8000c48 <__aeabi_uldivmod>
 800d8dc:	4602      	mov	r2, r0
 800d8de:	460b      	mov	r3, r1
 800d8e0:	4613      	mov	r3, r2
 800d8e2:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800d8e4:	4b0a      	ldr	r3, [pc, #40]	; (800d910 <HAL_RCC_GetSysClockFreq+0x160>)
 800d8e6:	685b      	ldr	r3, [r3, #4]
 800d8e8:	0c1b      	lsrs	r3, r3, #16
 800d8ea:	f003 0303 	and.w	r3, r3, #3
 800d8ee:	3301      	adds	r3, #1
 800d8f0:	005b      	lsls	r3, r3, #1
 800d8f2:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800d8f4:	68fa      	ldr	r2, [r7, #12]
 800d8f6:	683b      	ldr	r3, [r7, #0]
 800d8f8:	fbb2 f3f3 	udiv	r3, r2, r3
 800d8fc:	60bb      	str	r3, [r7, #8]
      break;
 800d8fe:	e002      	b.n	800d906 <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800d900:	4b04      	ldr	r3, [pc, #16]	; (800d914 <HAL_RCC_GetSysClockFreq+0x164>)
 800d902:	60bb      	str	r3, [r7, #8]
      break;
 800d904:	bf00      	nop
    }
  }
  return sysclockfreq;
 800d906:	68bb      	ldr	r3, [r7, #8]
}
 800d908:	4618      	mov	r0, r3
 800d90a:	3710      	adds	r7, #16
 800d90c:	46bd      	mov	sp, r7
 800d90e:	bdb0      	pop	{r4, r5, r7, pc}
 800d910:	40023800 	.word	0x40023800
 800d914:	00f42400 	.word	0x00f42400
 800d918:	00b71b00 	.word	0x00b71b00

0800d91c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800d91c:	b480      	push	{r7}
 800d91e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800d920:	4b03      	ldr	r3, [pc, #12]	; (800d930 <HAL_RCC_GetHCLKFreq+0x14>)
 800d922:	681b      	ldr	r3, [r3, #0]
}
 800d924:	4618      	mov	r0, r3
 800d926:	46bd      	mov	sp, r7
 800d928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d92c:	4770      	bx	lr
 800d92e:	bf00      	nop
 800d930:	200002f4 	.word	0x200002f4

0800d934 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800d934:	b580      	push	{r7, lr}
 800d936:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800d938:	f7ff fff0 	bl	800d91c <HAL_RCC_GetHCLKFreq>
 800d93c:	4602      	mov	r2, r0
 800d93e:	4b05      	ldr	r3, [pc, #20]	; (800d954 <HAL_RCC_GetPCLK1Freq+0x20>)
 800d940:	689b      	ldr	r3, [r3, #8]
 800d942:	0a9b      	lsrs	r3, r3, #10
 800d944:	f003 0307 	and.w	r3, r3, #7
 800d948:	4903      	ldr	r1, [pc, #12]	; (800d958 <HAL_RCC_GetPCLK1Freq+0x24>)
 800d94a:	5ccb      	ldrb	r3, [r1, r3]
 800d94c:	fa22 f303 	lsr.w	r3, r2, r3
}
 800d950:	4618      	mov	r0, r3
 800d952:	bd80      	pop	{r7, pc}
 800d954:	40023800 	.word	0x40023800
 800d958:	08015300 	.word	0x08015300

0800d95c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800d95c:	b580      	push	{r7, lr}
 800d95e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800d960:	f7ff ffdc 	bl	800d91c <HAL_RCC_GetHCLKFreq>
 800d964:	4602      	mov	r2, r0
 800d966:	4b05      	ldr	r3, [pc, #20]	; (800d97c <HAL_RCC_GetPCLK2Freq+0x20>)
 800d968:	689b      	ldr	r3, [r3, #8]
 800d96a:	0b5b      	lsrs	r3, r3, #13
 800d96c:	f003 0307 	and.w	r3, r3, #7
 800d970:	4903      	ldr	r1, [pc, #12]	; (800d980 <HAL_RCC_GetPCLK2Freq+0x24>)
 800d972:	5ccb      	ldrb	r3, [r1, r3]
 800d974:	fa22 f303 	lsr.w	r3, r2, r3
}
 800d978:	4618      	mov	r0, r3
 800d97a:	bd80      	pop	{r7, pc}
 800d97c:	40023800 	.word	0x40023800
 800d980:	08015300 	.word	0x08015300

0800d984 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800d984:	b580      	push	{r7, lr}
 800d986:	b082      	sub	sp, #8
 800d988:	af00      	add	r7, sp, #0
 800d98a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800d98c:	687b      	ldr	r3, [r7, #4]
 800d98e:	2b00      	cmp	r3, #0
 800d990:	d101      	bne.n	800d996 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800d992:	2301      	movs	r3, #1
 800d994:	e07b      	b.n	800da8e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800d996:	687b      	ldr	r3, [r7, #4]
 800d998:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d99a:	2b00      	cmp	r3, #0
 800d99c:	d108      	bne.n	800d9b0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800d99e:	687b      	ldr	r3, [r7, #4]
 800d9a0:	685b      	ldr	r3, [r3, #4]
 800d9a2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800d9a6:	d009      	beq.n	800d9bc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800d9a8:	687b      	ldr	r3, [r7, #4]
 800d9aa:	2200      	movs	r2, #0
 800d9ac:	61da      	str	r2, [r3, #28]
 800d9ae:	e005      	b.n	800d9bc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800d9b0:	687b      	ldr	r3, [r7, #4]
 800d9b2:	2200      	movs	r2, #0
 800d9b4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800d9b6:	687b      	ldr	r3, [r7, #4]
 800d9b8:	2200      	movs	r2, #0
 800d9ba:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800d9bc:	687b      	ldr	r3, [r7, #4]
 800d9be:	2200      	movs	r2, #0
 800d9c0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800d9c2:	687b      	ldr	r3, [r7, #4]
 800d9c4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800d9c8:	b2db      	uxtb	r3, r3
 800d9ca:	2b00      	cmp	r3, #0
 800d9cc:	d106      	bne.n	800d9dc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800d9ce:	687b      	ldr	r3, [r7, #4]
 800d9d0:	2200      	movs	r2, #0
 800d9d2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800d9d6:	6878      	ldr	r0, [r7, #4]
 800d9d8:	f7fb fde0 	bl	800959c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800d9dc:	687b      	ldr	r3, [r7, #4]
 800d9de:	2202      	movs	r2, #2
 800d9e0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800d9e4:	687b      	ldr	r3, [r7, #4]
 800d9e6:	681b      	ldr	r3, [r3, #0]
 800d9e8:	681a      	ldr	r2, [r3, #0]
 800d9ea:	687b      	ldr	r3, [r7, #4]
 800d9ec:	681b      	ldr	r3, [r3, #0]
 800d9ee:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800d9f2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800d9f4:	687b      	ldr	r3, [r7, #4]
 800d9f6:	685b      	ldr	r3, [r3, #4]
 800d9f8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800d9fc:	687b      	ldr	r3, [r7, #4]
 800d9fe:	689b      	ldr	r3, [r3, #8]
 800da00:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800da04:	431a      	orrs	r2, r3
 800da06:	687b      	ldr	r3, [r7, #4]
 800da08:	68db      	ldr	r3, [r3, #12]
 800da0a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800da0e:	431a      	orrs	r2, r3
 800da10:	687b      	ldr	r3, [r7, #4]
 800da12:	691b      	ldr	r3, [r3, #16]
 800da14:	f003 0302 	and.w	r3, r3, #2
 800da18:	431a      	orrs	r2, r3
 800da1a:	687b      	ldr	r3, [r7, #4]
 800da1c:	695b      	ldr	r3, [r3, #20]
 800da1e:	f003 0301 	and.w	r3, r3, #1
 800da22:	431a      	orrs	r2, r3
 800da24:	687b      	ldr	r3, [r7, #4]
 800da26:	699b      	ldr	r3, [r3, #24]
 800da28:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800da2c:	431a      	orrs	r2, r3
 800da2e:	687b      	ldr	r3, [r7, #4]
 800da30:	69db      	ldr	r3, [r3, #28]
 800da32:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800da36:	431a      	orrs	r2, r3
 800da38:	687b      	ldr	r3, [r7, #4]
 800da3a:	6a1b      	ldr	r3, [r3, #32]
 800da3c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800da40:	ea42 0103 	orr.w	r1, r2, r3
 800da44:	687b      	ldr	r3, [r7, #4]
 800da46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800da48:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800da4c:	687b      	ldr	r3, [r7, #4]
 800da4e:	681b      	ldr	r3, [r3, #0]
 800da50:	430a      	orrs	r2, r1
 800da52:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800da54:	687b      	ldr	r3, [r7, #4]
 800da56:	699b      	ldr	r3, [r3, #24]
 800da58:	0c1b      	lsrs	r3, r3, #16
 800da5a:	f003 0104 	and.w	r1, r3, #4
 800da5e:	687b      	ldr	r3, [r7, #4]
 800da60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800da62:	f003 0210 	and.w	r2, r3, #16
 800da66:	687b      	ldr	r3, [r7, #4]
 800da68:	681b      	ldr	r3, [r3, #0]
 800da6a:	430a      	orrs	r2, r1
 800da6c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800da6e:	687b      	ldr	r3, [r7, #4]
 800da70:	681b      	ldr	r3, [r3, #0]
 800da72:	69da      	ldr	r2, [r3, #28]
 800da74:	687b      	ldr	r3, [r7, #4]
 800da76:	681b      	ldr	r3, [r3, #0]
 800da78:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800da7c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800da7e:	687b      	ldr	r3, [r7, #4]
 800da80:	2200      	movs	r2, #0
 800da82:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800da84:	687b      	ldr	r3, [r7, #4]
 800da86:	2201      	movs	r2, #1
 800da88:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800da8c:	2300      	movs	r3, #0
}
 800da8e:	4618      	mov	r0, r3
 800da90:	3708      	adds	r7, #8
 800da92:	46bd      	mov	sp, r7
 800da94:	bd80      	pop	{r7, pc}

0800da96 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800da96:	b580      	push	{r7, lr}
 800da98:	b08c      	sub	sp, #48	; 0x30
 800da9a:	af00      	add	r7, sp, #0
 800da9c:	60f8      	str	r0, [r7, #12]
 800da9e:	60b9      	str	r1, [r7, #8]
 800daa0:	607a      	str	r2, [r7, #4]
 800daa2:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800daa4:	2301      	movs	r3, #1
 800daa6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800daa8:	2300      	movs	r3, #0
 800daaa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800daae:	68fb      	ldr	r3, [r7, #12]
 800dab0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800dab4:	2b01      	cmp	r3, #1
 800dab6:	d101      	bne.n	800dabc <HAL_SPI_TransmitReceive+0x26>
 800dab8:	2302      	movs	r3, #2
 800daba:	e18a      	b.n	800ddd2 <HAL_SPI_TransmitReceive+0x33c>
 800dabc:	68fb      	ldr	r3, [r7, #12]
 800dabe:	2201      	movs	r2, #1
 800dac0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800dac4:	f7fc fdca 	bl	800a65c <HAL_GetTick>
 800dac8:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800daca:	68fb      	ldr	r3, [r7, #12]
 800dacc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800dad0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800dad4:	68fb      	ldr	r3, [r7, #12]
 800dad6:	685b      	ldr	r3, [r3, #4]
 800dad8:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800dada:	887b      	ldrh	r3, [r7, #2]
 800dadc:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800dade:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800dae2:	2b01      	cmp	r3, #1
 800dae4:	d00f      	beq.n	800db06 <HAL_SPI_TransmitReceive+0x70>
 800dae6:	69fb      	ldr	r3, [r7, #28]
 800dae8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800daec:	d107      	bne.n	800dafe <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800daee:	68fb      	ldr	r3, [r7, #12]
 800daf0:	689b      	ldr	r3, [r3, #8]
 800daf2:	2b00      	cmp	r3, #0
 800daf4:	d103      	bne.n	800dafe <HAL_SPI_TransmitReceive+0x68>
 800daf6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800dafa:	2b04      	cmp	r3, #4
 800dafc:	d003      	beq.n	800db06 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800dafe:	2302      	movs	r3, #2
 800db00:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800db04:	e15b      	b.n	800ddbe <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800db06:	68bb      	ldr	r3, [r7, #8]
 800db08:	2b00      	cmp	r3, #0
 800db0a:	d005      	beq.n	800db18 <HAL_SPI_TransmitReceive+0x82>
 800db0c:	687b      	ldr	r3, [r7, #4]
 800db0e:	2b00      	cmp	r3, #0
 800db10:	d002      	beq.n	800db18 <HAL_SPI_TransmitReceive+0x82>
 800db12:	887b      	ldrh	r3, [r7, #2]
 800db14:	2b00      	cmp	r3, #0
 800db16:	d103      	bne.n	800db20 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800db18:	2301      	movs	r3, #1
 800db1a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800db1e:	e14e      	b.n	800ddbe <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800db20:	68fb      	ldr	r3, [r7, #12]
 800db22:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800db26:	b2db      	uxtb	r3, r3
 800db28:	2b04      	cmp	r3, #4
 800db2a:	d003      	beq.n	800db34 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800db2c:	68fb      	ldr	r3, [r7, #12]
 800db2e:	2205      	movs	r2, #5
 800db30:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800db34:	68fb      	ldr	r3, [r7, #12]
 800db36:	2200      	movs	r2, #0
 800db38:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800db3a:	68fb      	ldr	r3, [r7, #12]
 800db3c:	687a      	ldr	r2, [r7, #4]
 800db3e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800db40:	68fb      	ldr	r3, [r7, #12]
 800db42:	887a      	ldrh	r2, [r7, #2]
 800db44:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800db46:	68fb      	ldr	r3, [r7, #12]
 800db48:	887a      	ldrh	r2, [r7, #2]
 800db4a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800db4c:	68fb      	ldr	r3, [r7, #12]
 800db4e:	68ba      	ldr	r2, [r7, #8]
 800db50:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800db52:	68fb      	ldr	r3, [r7, #12]
 800db54:	887a      	ldrh	r2, [r7, #2]
 800db56:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800db58:	68fb      	ldr	r3, [r7, #12]
 800db5a:	887a      	ldrh	r2, [r7, #2]
 800db5c:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800db5e:	68fb      	ldr	r3, [r7, #12]
 800db60:	2200      	movs	r2, #0
 800db62:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800db64:	68fb      	ldr	r3, [r7, #12]
 800db66:	2200      	movs	r2, #0
 800db68:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800db6a:	68fb      	ldr	r3, [r7, #12]
 800db6c:	681b      	ldr	r3, [r3, #0]
 800db6e:	681b      	ldr	r3, [r3, #0]
 800db70:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800db74:	2b40      	cmp	r3, #64	; 0x40
 800db76:	d007      	beq.n	800db88 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800db78:	68fb      	ldr	r3, [r7, #12]
 800db7a:	681b      	ldr	r3, [r3, #0]
 800db7c:	681a      	ldr	r2, [r3, #0]
 800db7e:	68fb      	ldr	r3, [r7, #12]
 800db80:	681b      	ldr	r3, [r3, #0]
 800db82:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800db86:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800db88:	68fb      	ldr	r3, [r7, #12]
 800db8a:	68db      	ldr	r3, [r3, #12]
 800db8c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800db90:	d178      	bne.n	800dc84 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800db92:	68fb      	ldr	r3, [r7, #12]
 800db94:	685b      	ldr	r3, [r3, #4]
 800db96:	2b00      	cmp	r3, #0
 800db98:	d002      	beq.n	800dba0 <HAL_SPI_TransmitReceive+0x10a>
 800db9a:	8b7b      	ldrh	r3, [r7, #26]
 800db9c:	2b01      	cmp	r3, #1
 800db9e:	d166      	bne.n	800dc6e <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800dba0:	68fb      	ldr	r3, [r7, #12]
 800dba2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dba4:	881a      	ldrh	r2, [r3, #0]
 800dba6:	68fb      	ldr	r3, [r7, #12]
 800dba8:	681b      	ldr	r3, [r3, #0]
 800dbaa:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800dbac:	68fb      	ldr	r3, [r7, #12]
 800dbae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dbb0:	1c9a      	adds	r2, r3, #2
 800dbb2:	68fb      	ldr	r3, [r7, #12]
 800dbb4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800dbb6:	68fb      	ldr	r3, [r7, #12]
 800dbb8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800dbba:	b29b      	uxth	r3, r3
 800dbbc:	3b01      	subs	r3, #1
 800dbbe:	b29a      	uxth	r2, r3
 800dbc0:	68fb      	ldr	r3, [r7, #12]
 800dbc2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800dbc4:	e053      	b.n	800dc6e <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800dbc6:	68fb      	ldr	r3, [r7, #12]
 800dbc8:	681b      	ldr	r3, [r3, #0]
 800dbca:	689b      	ldr	r3, [r3, #8]
 800dbcc:	f003 0302 	and.w	r3, r3, #2
 800dbd0:	2b02      	cmp	r3, #2
 800dbd2:	d11b      	bne.n	800dc0c <HAL_SPI_TransmitReceive+0x176>
 800dbd4:	68fb      	ldr	r3, [r7, #12]
 800dbd6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800dbd8:	b29b      	uxth	r3, r3
 800dbda:	2b00      	cmp	r3, #0
 800dbdc:	d016      	beq.n	800dc0c <HAL_SPI_TransmitReceive+0x176>
 800dbde:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dbe0:	2b01      	cmp	r3, #1
 800dbe2:	d113      	bne.n	800dc0c <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800dbe4:	68fb      	ldr	r3, [r7, #12]
 800dbe6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dbe8:	881a      	ldrh	r2, [r3, #0]
 800dbea:	68fb      	ldr	r3, [r7, #12]
 800dbec:	681b      	ldr	r3, [r3, #0]
 800dbee:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800dbf0:	68fb      	ldr	r3, [r7, #12]
 800dbf2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dbf4:	1c9a      	adds	r2, r3, #2
 800dbf6:	68fb      	ldr	r3, [r7, #12]
 800dbf8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800dbfa:	68fb      	ldr	r3, [r7, #12]
 800dbfc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800dbfe:	b29b      	uxth	r3, r3
 800dc00:	3b01      	subs	r3, #1
 800dc02:	b29a      	uxth	r2, r3
 800dc04:	68fb      	ldr	r3, [r7, #12]
 800dc06:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800dc08:	2300      	movs	r3, #0
 800dc0a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800dc0c:	68fb      	ldr	r3, [r7, #12]
 800dc0e:	681b      	ldr	r3, [r3, #0]
 800dc10:	689b      	ldr	r3, [r3, #8]
 800dc12:	f003 0301 	and.w	r3, r3, #1
 800dc16:	2b01      	cmp	r3, #1
 800dc18:	d119      	bne.n	800dc4e <HAL_SPI_TransmitReceive+0x1b8>
 800dc1a:	68fb      	ldr	r3, [r7, #12]
 800dc1c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800dc1e:	b29b      	uxth	r3, r3
 800dc20:	2b00      	cmp	r3, #0
 800dc22:	d014      	beq.n	800dc4e <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800dc24:	68fb      	ldr	r3, [r7, #12]
 800dc26:	681b      	ldr	r3, [r3, #0]
 800dc28:	68da      	ldr	r2, [r3, #12]
 800dc2a:	68fb      	ldr	r3, [r7, #12]
 800dc2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dc2e:	b292      	uxth	r2, r2
 800dc30:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800dc32:	68fb      	ldr	r3, [r7, #12]
 800dc34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dc36:	1c9a      	adds	r2, r3, #2
 800dc38:	68fb      	ldr	r3, [r7, #12]
 800dc3a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800dc3c:	68fb      	ldr	r3, [r7, #12]
 800dc3e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800dc40:	b29b      	uxth	r3, r3
 800dc42:	3b01      	subs	r3, #1
 800dc44:	b29a      	uxth	r2, r3
 800dc46:	68fb      	ldr	r3, [r7, #12]
 800dc48:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800dc4a:	2301      	movs	r3, #1
 800dc4c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800dc4e:	f7fc fd05 	bl	800a65c <HAL_GetTick>
 800dc52:	4602      	mov	r2, r0
 800dc54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dc56:	1ad3      	subs	r3, r2, r3
 800dc58:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800dc5a:	429a      	cmp	r2, r3
 800dc5c:	d807      	bhi.n	800dc6e <HAL_SPI_TransmitReceive+0x1d8>
 800dc5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dc60:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dc64:	d003      	beq.n	800dc6e <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800dc66:	2303      	movs	r3, #3
 800dc68:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800dc6c:	e0a7      	b.n	800ddbe <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800dc6e:	68fb      	ldr	r3, [r7, #12]
 800dc70:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800dc72:	b29b      	uxth	r3, r3
 800dc74:	2b00      	cmp	r3, #0
 800dc76:	d1a6      	bne.n	800dbc6 <HAL_SPI_TransmitReceive+0x130>
 800dc78:	68fb      	ldr	r3, [r7, #12]
 800dc7a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800dc7c:	b29b      	uxth	r3, r3
 800dc7e:	2b00      	cmp	r3, #0
 800dc80:	d1a1      	bne.n	800dbc6 <HAL_SPI_TransmitReceive+0x130>
 800dc82:	e07c      	b.n	800dd7e <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800dc84:	68fb      	ldr	r3, [r7, #12]
 800dc86:	685b      	ldr	r3, [r3, #4]
 800dc88:	2b00      	cmp	r3, #0
 800dc8a:	d002      	beq.n	800dc92 <HAL_SPI_TransmitReceive+0x1fc>
 800dc8c:	8b7b      	ldrh	r3, [r7, #26]
 800dc8e:	2b01      	cmp	r3, #1
 800dc90:	d16b      	bne.n	800dd6a <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800dc92:	68fb      	ldr	r3, [r7, #12]
 800dc94:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800dc96:	68fb      	ldr	r3, [r7, #12]
 800dc98:	681b      	ldr	r3, [r3, #0]
 800dc9a:	330c      	adds	r3, #12
 800dc9c:	7812      	ldrb	r2, [r2, #0]
 800dc9e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800dca0:	68fb      	ldr	r3, [r7, #12]
 800dca2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dca4:	1c5a      	adds	r2, r3, #1
 800dca6:	68fb      	ldr	r3, [r7, #12]
 800dca8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800dcaa:	68fb      	ldr	r3, [r7, #12]
 800dcac:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800dcae:	b29b      	uxth	r3, r3
 800dcb0:	3b01      	subs	r3, #1
 800dcb2:	b29a      	uxth	r2, r3
 800dcb4:	68fb      	ldr	r3, [r7, #12]
 800dcb6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800dcb8:	e057      	b.n	800dd6a <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800dcba:	68fb      	ldr	r3, [r7, #12]
 800dcbc:	681b      	ldr	r3, [r3, #0]
 800dcbe:	689b      	ldr	r3, [r3, #8]
 800dcc0:	f003 0302 	and.w	r3, r3, #2
 800dcc4:	2b02      	cmp	r3, #2
 800dcc6:	d11c      	bne.n	800dd02 <HAL_SPI_TransmitReceive+0x26c>
 800dcc8:	68fb      	ldr	r3, [r7, #12]
 800dcca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800dccc:	b29b      	uxth	r3, r3
 800dcce:	2b00      	cmp	r3, #0
 800dcd0:	d017      	beq.n	800dd02 <HAL_SPI_TransmitReceive+0x26c>
 800dcd2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dcd4:	2b01      	cmp	r3, #1
 800dcd6:	d114      	bne.n	800dd02 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800dcd8:	68fb      	ldr	r3, [r7, #12]
 800dcda:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800dcdc:	68fb      	ldr	r3, [r7, #12]
 800dcde:	681b      	ldr	r3, [r3, #0]
 800dce0:	330c      	adds	r3, #12
 800dce2:	7812      	ldrb	r2, [r2, #0]
 800dce4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800dce6:	68fb      	ldr	r3, [r7, #12]
 800dce8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dcea:	1c5a      	adds	r2, r3, #1
 800dcec:	68fb      	ldr	r3, [r7, #12]
 800dcee:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800dcf0:	68fb      	ldr	r3, [r7, #12]
 800dcf2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800dcf4:	b29b      	uxth	r3, r3
 800dcf6:	3b01      	subs	r3, #1
 800dcf8:	b29a      	uxth	r2, r3
 800dcfa:	68fb      	ldr	r3, [r7, #12]
 800dcfc:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800dcfe:	2300      	movs	r3, #0
 800dd00:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800dd02:	68fb      	ldr	r3, [r7, #12]
 800dd04:	681b      	ldr	r3, [r3, #0]
 800dd06:	689b      	ldr	r3, [r3, #8]
 800dd08:	f003 0301 	and.w	r3, r3, #1
 800dd0c:	2b01      	cmp	r3, #1
 800dd0e:	d119      	bne.n	800dd44 <HAL_SPI_TransmitReceive+0x2ae>
 800dd10:	68fb      	ldr	r3, [r7, #12]
 800dd12:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800dd14:	b29b      	uxth	r3, r3
 800dd16:	2b00      	cmp	r3, #0
 800dd18:	d014      	beq.n	800dd44 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800dd1a:	68fb      	ldr	r3, [r7, #12]
 800dd1c:	681b      	ldr	r3, [r3, #0]
 800dd1e:	68da      	ldr	r2, [r3, #12]
 800dd20:	68fb      	ldr	r3, [r7, #12]
 800dd22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dd24:	b2d2      	uxtb	r2, r2
 800dd26:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800dd28:	68fb      	ldr	r3, [r7, #12]
 800dd2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dd2c:	1c5a      	adds	r2, r3, #1
 800dd2e:	68fb      	ldr	r3, [r7, #12]
 800dd30:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800dd32:	68fb      	ldr	r3, [r7, #12]
 800dd34:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800dd36:	b29b      	uxth	r3, r3
 800dd38:	3b01      	subs	r3, #1
 800dd3a:	b29a      	uxth	r2, r3
 800dd3c:	68fb      	ldr	r3, [r7, #12]
 800dd3e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800dd40:	2301      	movs	r3, #1
 800dd42:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800dd44:	f7fc fc8a 	bl	800a65c <HAL_GetTick>
 800dd48:	4602      	mov	r2, r0
 800dd4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd4c:	1ad3      	subs	r3, r2, r3
 800dd4e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800dd50:	429a      	cmp	r2, r3
 800dd52:	d803      	bhi.n	800dd5c <HAL_SPI_TransmitReceive+0x2c6>
 800dd54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dd56:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dd5a:	d102      	bne.n	800dd62 <HAL_SPI_TransmitReceive+0x2cc>
 800dd5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dd5e:	2b00      	cmp	r3, #0
 800dd60:	d103      	bne.n	800dd6a <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800dd62:	2303      	movs	r3, #3
 800dd64:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800dd68:	e029      	b.n	800ddbe <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800dd6a:	68fb      	ldr	r3, [r7, #12]
 800dd6c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800dd6e:	b29b      	uxth	r3, r3
 800dd70:	2b00      	cmp	r3, #0
 800dd72:	d1a2      	bne.n	800dcba <HAL_SPI_TransmitReceive+0x224>
 800dd74:	68fb      	ldr	r3, [r7, #12]
 800dd76:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800dd78:	b29b      	uxth	r3, r3
 800dd7a:	2b00      	cmp	r3, #0
 800dd7c:	d19d      	bne.n	800dcba <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800dd7e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800dd80:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800dd82:	68f8      	ldr	r0, [r7, #12]
 800dd84:	f000 f8b2 	bl	800deec <SPI_EndRxTxTransaction>
 800dd88:	4603      	mov	r3, r0
 800dd8a:	2b00      	cmp	r3, #0
 800dd8c:	d006      	beq.n	800dd9c <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800dd8e:	2301      	movs	r3, #1
 800dd90:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800dd94:	68fb      	ldr	r3, [r7, #12]
 800dd96:	2220      	movs	r2, #32
 800dd98:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800dd9a:	e010      	b.n	800ddbe <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800dd9c:	68fb      	ldr	r3, [r7, #12]
 800dd9e:	689b      	ldr	r3, [r3, #8]
 800dda0:	2b00      	cmp	r3, #0
 800dda2:	d10b      	bne.n	800ddbc <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800dda4:	2300      	movs	r3, #0
 800dda6:	617b      	str	r3, [r7, #20]
 800dda8:	68fb      	ldr	r3, [r7, #12]
 800ddaa:	681b      	ldr	r3, [r3, #0]
 800ddac:	68db      	ldr	r3, [r3, #12]
 800ddae:	617b      	str	r3, [r7, #20]
 800ddb0:	68fb      	ldr	r3, [r7, #12]
 800ddb2:	681b      	ldr	r3, [r3, #0]
 800ddb4:	689b      	ldr	r3, [r3, #8]
 800ddb6:	617b      	str	r3, [r7, #20]
 800ddb8:	697b      	ldr	r3, [r7, #20]
 800ddba:	e000      	b.n	800ddbe <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800ddbc:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800ddbe:	68fb      	ldr	r3, [r7, #12]
 800ddc0:	2201      	movs	r2, #1
 800ddc2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800ddc6:	68fb      	ldr	r3, [r7, #12]
 800ddc8:	2200      	movs	r2, #0
 800ddca:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800ddce:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800ddd2:	4618      	mov	r0, r3
 800ddd4:	3730      	adds	r7, #48	; 0x30
 800ddd6:	46bd      	mov	sp, r7
 800ddd8:	bd80      	pop	{r7, pc}
	...

0800dddc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800dddc:	b580      	push	{r7, lr}
 800ddde:	b088      	sub	sp, #32
 800dde0:	af00      	add	r7, sp, #0
 800dde2:	60f8      	str	r0, [r7, #12]
 800dde4:	60b9      	str	r1, [r7, #8]
 800dde6:	603b      	str	r3, [r7, #0]
 800dde8:	4613      	mov	r3, r2
 800ddea:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800ddec:	f7fc fc36 	bl	800a65c <HAL_GetTick>
 800ddf0:	4602      	mov	r2, r0
 800ddf2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ddf4:	1a9b      	subs	r3, r3, r2
 800ddf6:	683a      	ldr	r2, [r7, #0]
 800ddf8:	4413      	add	r3, r2
 800ddfa:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800ddfc:	f7fc fc2e 	bl	800a65c <HAL_GetTick>
 800de00:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800de02:	4b39      	ldr	r3, [pc, #228]	; (800dee8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800de04:	681b      	ldr	r3, [r3, #0]
 800de06:	015b      	lsls	r3, r3, #5
 800de08:	0d1b      	lsrs	r3, r3, #20
 800de0a:	69fa      	ldr	r2, [r7, #28]
 800de0c:	fb02 f303 	mul.w	r3, r2, r3
 800de10:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800de12:	e054      	b.n	800debe <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800de14:	683b      	ldr	r3, [r7, #0]
 800de16:	f1b3 3fff 	cmp.w	r3, #4294967295
 800de1a:	d050      	beq.n	800debe <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800de1c:	f7fc fc1e 	bl	800a65c <HAL_GetTick>
 800de20:	4602      	mov	r2, r0
 800de22:	69bb      	ldr	r3, [r7, #24]
 800de24:	1ad3      	subs	r3, r2, r3
 800de26:	69fa      	ldr	r2, [r7, #28]
 800de28:	429a      	cmp	r2, r3
 800de2a:	d902      	bls.n	800de32 <SPI_WaitFlagStateUntilTimeout+0x56>
 800de2c:	69fb      	ldr	r3, [r7, #28]
 800de2e:	2b00      	cmp	r3, #0
 800de30:	d13d      	bne.n	800deae <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800de32:	68fb      	ldr	r3, [r7, #12]
 800de34:	681b      	ldr	r3, [r3, #0]
 800de36:	685a      	ldr	r2, [r3, #4]
 800de38:	68fb      	ldr	r3, [r7, #12]
 800de3a:	681b      	ldr	r3, [r3, #0]
 800de3c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800de40:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800de42:	68fb      	ldr	r3, [r7, #12]
 800de44:	685b      	ldr	r3, [r3, #4]
 800de46:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800de4a:	d111      	bne.n	800de70 <SPI_WaitFlagStateUntilTimeout+0x94>
 800de4c:	68fb      	ldr	r3, [r7, #12]
 800de4e:	689b      	ldr	r3, [r3, #8]
 800de50:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800de54:	d004      	beq.n	800de60 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800de56:	68fb      	ldr	r3, [r7, #12]
 800de58:	689b      	ldr	r3, [r3, #8]
 800de5a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800de5e:	d107      	bne.n	800de70 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800de60:	68fb      	ldr	r3, [r7, #12]
 800de62:	681b      	ldr	r3, [r3, #0]
 800de64:	681a      	ldr	r2, [r3, #0]
 800de66:	68fb      	ldr	r3, [r7, #12]
 800de68:	681b      	ldr	r3, [r3, #0]
 800de6a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800de6e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800de70:	68fb      	ldr	r3, [r7, #12]
 800de72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800de74:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800de78:	d10f      	bne.n	800de9a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800de7a:	68fb      	ldr	r3, [r7, #12]
 800de7c:	681b      	ldr	r3, [r3, #0]
 800de7e:	681a      	ldr	r2, [r3, #0]
 800de80:	68fb      	ldr	r3, [r7, #12]
 800de82:	681b      	ldr	r3, [r3, #0]
 800de84:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800de88:	601a      	str	r2, [r3, #0]
 800de8a:	68fb      	ldr	r3, [r7, #12]
 800de8c:	681b      	ldr	r3, [r3, #0]
 800de8e:	681a      	ldr	r2, [r3, #0]
 800de90:	68fb      	ldr	r3, [r7, #12]
 800de92:	681b      	ldr	r3, [r3, #0]
 800de94:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800de98:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800de9a:	68fb      	ldr	r3, [r7, #12]
 800de9c:	2201      	movs	r2, #1
 800de9e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800dea2:	68fb      	ldr	r3, [r7, #12]
 800dea4:	2200      	movs	r2, #0
 800dea6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800deaa:	2303      	movs	r3, #3
 800deac:	e017      	b.n	800dede <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800deae:	697b      	ldr	r3, [r7, #20]
 800deb0:	2b00      	cmp	r3, #0
 800deb2:	d101      	bne.n	800deb8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800deb4:	2300      	movs	r3, #0
 800deb6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800deb8:	697b      	ldr	r3, [r7, #20]
 800deba:	3b01      	subs	r3, #1
 800debc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800debe:	68fb      	ldr	r3, [r7, #12]
 800dec0:	681b      	ldr	r3, [r3, #0]
 800dec2:	689a      	ldr	r2, [r3, #8]
 800dec4:	68bb      	ldr	r3, [r7, #8]
 800dec6:	4013      	ands	r3, r2
 800dec8:	68ba      	ldr	r2, [r7, #8]
 800deca:	429a      	cmp	r2, r3
 800decc:	bf0c      	ite	eq
 800dece:	2301      	moveq	r3, #1
 800ded0:	2300      	movne	r3, #0
 800ded2:	b2db      	uxtb	r3, r3
 800ded4:	461a      	mov	r2, r3
 800ded6:	79fb      	ldrb	r3, [r7, #7]
 800ded8:	429a      	cmp	r2, r3
 800deda:	d19b      	bne.n	800de14 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800dedc:	2300      	movs	r3, #0
}
 800dede:	4618      	mov	r0, r3
 800dee0:	3720      	adds	r7, #32
 800dee2:	46bd      	mov	sp, r7
 800dee4:	bd80      	pop	{r7, pc}
 800dee6:	bf00      	nop
 800dee8:	200002f4 	.word	0x200002f4

0800deec <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800deec:	b580      	push	{r7, lr}
 800deee:	b088      	sub	sp, #32
 800def0:	af02      	add	r7, sp, #8
 800def2:	60f8      	str	r0, [r7, #12]
 800def4:	60b9      	str	r1, [r7, #8]
 800def6:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800def8:	4b1b      	ldr	r3, [pc, #108]	; (800df68 <SPI_EndRxTxTransaction+0x7c>)
 800defa:	681b      	ldr	r3, [r3, #0]
 800defc:	4a1b      	ldr	r2, [pc, #108]	; (800df6c <SPI_EndRxTxTransaction+0x80>)
 800defe:	fba2 2303 	umull	r2, r3, r2, r3
 800df02:	0d5b      	lsrs	r3, r3, #21
 800df04:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800df08:	fb02 f303 	mul.w	r3, r2, r3
 800df0c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800df0e:	68fb      	ldr	r3, [r7, #12]
 800df10:	685b      	ldr	r3, [r3, #4]
 800df12:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800df16:	d112      	bne.n	800df3e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800df18:	687b      	ldr	r3, [r7, #4]
 800df1a:	9300      	str	r3, [sp, #0]
 800df1c:	68bb      	ldr	r3, [r7, #8]
 800df1e:	2200      	movs	r2, #0
 800df20:	2180      	movs	r1, #128	; 0x80
 800df22:	68f8      	ldr	r0, [r7, #12]
 800df24:	f7ff ff5a 	bl	800dddc <SPI_WaitFlagStateUntilTimeout>
 800df28:	4603      	mov	r3, r0
 800df2a:	2b00      	cmp	r3, #0
 800df2c:	d016      	beq.n	800df5c <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800df2e:	68fb      	ldr	r3, [r7, #12]
 800df30:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800df32:	f043 0220 	orr.w	r2, r3, #32
 800df36:	68fb      	ldr	r3, [r7, #12]
 800df38:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800df3a:	2303      	movs	r3, #3
 800df3c:	e00f      	b.n	800df5e <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800df3e:	697b      	ldr	r3, [r7, #20]
 800df40:	2b00      	cmp	r3, #0
 800df42:	d00a      	beq.n	800df5a <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800df44:	697b      	ldr	r3, [r7, #20]
 800df46:	3b01      	subs	r3, #1
 800df48:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800df4a:	68fb      	ldr	r3, [r7, #12]
 800df4c:	681b      	ldr	r3, [r3, #0]
 800df4e:	689b      	ldr	r3, [r3, #8]
 800df50:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800df54:	2b80      	cmp	r3, #128	; 0x80
 800df56:	d0f2      	beq.n	800df3e <SPI_EndRxTxTransaction+0x52>
 800df58:	e000      	b.n	800df5c <SPI_EndRxTxTransaction+0x70>
        break;
 800df5a:	bf00      	nop
  }

  return HAL_OK;
 800df5c:	2300      	movs	r3, #0
}
 800df5e:	4618      	mov	r0, r3
 800df60:	3718      	adds	r7, #24
 800df62:	46bd      	mov	sp, r7
 800df64:	bd80      	pop	{r7, pc}
 800df66:	bf00      	nop
 800df68:	200002f4 	.word	0x200002f4
 800df6c:	165e9f81 	.word	0x165e9f81

0800df70 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800df70:	b580      	push	{r7, lr}
 800df72:	b082      	sub	sp, #8
 800df74:	af00      	add	r7, sp, #0
 800df76:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800df78:	687b      	ldr	r3, [r7, #4]
 800df7a:	2b00      	cmp	r3, #0
 800df7c:	d101      	bne.n	800df82 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800df7e:	2301      	movs	r3, #1
 800df80:	e041      	b.n	800e006 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800df82:	687b      	ldr	r3, [r7, #4]
 800df84:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800df88:	b2db      	uxtb	r3, r3
 800df8a:	2b00      	cmp	r3, #0
 800df8c:	d106      	bne.n	800df9c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800df8e:	687b      	ldr	r3, [r7, #4]
 800df90:	2200      	movs	r2, #0
 800df92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800df96:	6878      	ldr	r0, [r7, #4]
 800df98:	f7fb ff92 	bl	8009ec0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800df9c:	687b      	ldr	r3, [r7, #4]
 800df9e:	2202      	movs	r2, #2
 800dfa0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800dfa4:	687b      	ldr	r3, [r7, #4]
 800dfa6:	681a      	ldr	r2, [r3, #0]
 800dfa8:	687b      	ldr	r3, [r7, #4]
 800dfaa:	3304      	adds	r3, #4
 800dfac:	4619      	mov	r1, r3
 800dfae:	4610      	mov	r0, r2
 800dfb0:	f000 fba8 	bl	800e704 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800dfb4:	687b      	ldr	r3, [r7, #4]
 800dfb6:	2201      	movs	r2, #1
 800dfb8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800dfbc:	687b      	ldr	r3, [r7, #4]
 800dfbe:	2201      	movs	r2, #1
 800dfc0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800dfc4:	687b      	ldr	r3, [r7, #4]
 800dfc6:	2201      	movs	r2, #1
 800dfc8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800dfcc:	687b      	ldr	r3, [r7, #4]
 800dfce:	2201      	movs	r2, #1
 800dfd0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800dfd4:	687b      	ldr	r3, [r7, #4]
 800dfd6:	2201      	movs	r2, #1
 800dfd8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800dfdc:	687b      	ldr	r3, [r7, #4]
 800dfde:	2201      	movs	r2, #1
 800dfe0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800dfe4:	687b      	ldr	r3, [r7, #4]
 800dfe6:	2201      	movs	r2, #1
 800dfe8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800dfec:	687b      	ldr	r3, [r7, #4]
 800dfee:	2201      	movs	r2, #1
 800dff0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800dff4:	687b      	ldr	r3, [r7, #4]
 800dff6:	2201      	movs	r2, #1
 800dff8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800dffc:	687b      	ldr	r3, [r7, #4]
 800dffe:	2201      	movs	r2, #1
 800e000:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800e004:	2300      	movs	r3, #0
}
 800e006:	4618      	mov	r0, r3
 800e008:	3708      	adds	r7, #8
 800e00a:	46bd      	mov	sp, r7
 800e00c:	bd80      	pop	{r7, pc}
	...

0800e010 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800e010:	b480      	push	{r7}
 800e012:	b085      	sub	sp, #20
 800e014:	af00      	add	r7, sp, #0
 800e016:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800e018:	687b      	ldr	r3, [r7, #4]
 800e01a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800e01e:	b2db      	uxtb	r3, r3
 800e020:	2b01      	cmp	r3, #1
 800e022:	d001      	beq.n	800e028 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800e024:	2301      	movs	r3, #1
 800e026:	e04e      	b.n	800e0c6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e028:	687b      	ldr	r3, [r7, #4]
 800e02a:	2202      	movs	r2, #2
 800e02c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800e030:	687b      	ldr	r3, [r7, #4]
 800e032:	681b      	ldr	r3, [r3, #0]
 800e034:	68da      	ldr	r2, [r3, #12]
 800e036:	687b      	ldr	r3, [r7, #4]
 800e038:	681b      	ldr	r3, [r3, #0]
 800e03a:	f042 0201 	orr.w	r2, r2, #1
 800e03e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e040:	687b      	ldr	r3, [r7, #4]
 800e042:	681b      	ldr	r3, [r3, #0]
 800e044:	4a23      	ldr	r2, [pc, #140]	; (800e0d4 <HAL_TIM_Base_Start_IT+0xc4>)
 800e046:	4293      	cmp	r3, r2
 800e048:	d022      	beq.n	800e090 <HAL_TIM_Base_Start_IT+0x80>
 800e04a:	687b      	ldr	r3, [r7, #4]
 800e04c:	681b      	ldr	r3, [r3, #0]
 800e04e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e052:	d01d      	beq.n	800e090 <HAL_TIM_Base_Start_IT+0x80>
 800e054:	687b      	ldr	r3, [r7, #4]
 800e056:	681b      	ldr	r3, [r3, #0]
 800e058:	4a1f      	ldr	r2, [pc, #124]	; (800e0d8 <HAL_TIM_Base_Start_IT+0xc8>)
 800e05a:	4293      	cmp	r3, r2
 800e05c:	d018      	beq.n	800e090 <HAL_TIM_Base_Start_IT+0x80>
 800e05e:	687b      	ldr	r3, [r7, #4]
 800e060:	681b      	ldr	r3, [r3, #0]
 800e062:	4a1e      	ldr	r2, [pc, #120]	; (800e0dc <HAL_TIM_Base_Start_IT+0xcc>)
 800e064:	4293      	cmp	r3, r2
 800e066:	d013      	beq.n	800e090 <HAL_TIM_Base_Start_IT+0x80>
 800e068:	687b      	ldr	r3, [r7, #4]
 800e06a:	681b      	ldr	r3, [r3, #0]
 800e06c:	4a1c      	ldr	r2, [pc, #112]	; (800e0e0 <HAL_TIM_Base_Start_IT+0xd0>)
 800e06e:	4293      	cmp	r3, r2
 800e070:	d00e      	beq.n	800e090 <HAL_TIM_Base_Start_IT+0x80>
 800e072:	687b      	ldr	r3, [r7, #4]
 800e074:	681b      	ldr	r3, [r3, #0]
 800e076:	4a1b      	ldr	r2, [pc, #108]	; (800e0e4 <HAL_TIM_Base_Start_IT+0xd4>)
 800e078:	4293      	cmp	r3, r2
 800e07a:	d009      	beq.n	800e090 <HAL_TIM_Base_Start_IT+0x80>
 800e07c:	687b      	ldr	r3, [r7, #4]
 800e07e:	681b      	ldr	r3, [r3, #0]
 800e080:	4a19      	ldr	r2, [pc, #100]	; (800e0e8 <HAL_TIM_Base_Start_IT+0xd8>)
 800e082:	4293      	cmp	r3, r2
 800e084:	d004      	beq.n	800e090 <HAL_TIM_Base_Start_IT+0x80>
 800e086:	687b      	ldr	r3, [r7, #4]
 800e088:	681b      	ldr	r3, [r3, #0]
 800e08a:	4a18      	ldr	r2, [pc, #96]	; (800e0ec <HAL_TIM_Base_Start_IT+0xdc>)
 800e08c:	4293      	cmp	r3, r2
 800e08e:	d111      	bne.n	800e0b4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800e090:	687b      	ldr	r3, [r7, #4]
 800e092:	681b      	ldr	r3, [r3, #0]
 800e094:	689b      	ldr	r3, [r3, #8]
 800e096:	f003 0307 	and.w	r3, r3, #7
 800e09a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e09c:	68fb      	ldr	r3, [r7, #12]
 800e09e:	2b06      	cmp	r3, #6
 800e0a0:	d010      	beq.n	800e0c4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800e0a2:	687b      	ldr	r3, [r7, #4]
 800e0a4:	681b      	ldr	r3, [r3, #0]
 800e0a6:	681a      	ldr	r2, [r3, #0]
 800e0a8:	687b      	ldr	r3, [r7, #4]
 800e0aa:	681b      	ldr	r3, [r3, #0]
 800e0ac:	f042 0201 	orr.w	r2, r2, #1
 800e0b0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e0b2:	e007      	b.n	800e0c4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800e0b4:	687b      	ldr	r3, [r7, #4]
 800e0b6:	681b      	ldr	r3, [r3, #0]
 800e0b8:	681a      	ldr	r2, [r3, #0]
 800e0ba:	687b      	ldr	r3, [r7, #4]
 800e0bc:	681b      	ldr	r3, [r3, #0]
 800e0be:	f042 0201 	orr.w	r2, r2, #1
 800e0c2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800e0c4:	2300      	movs	r3, #0
}
 800e0c6:	4618      	mov	r0, r3
 800e0c8:	3714      	adds	r7, #20
 800e0ca:	46bd      	mov	sp, r7
 800e0cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0d0:	4770      	bx	lr
 800e0d2:	bf00      	nop
 800e0d4:	40010000 	.word	0x40010000
 800e0d8:	40000400 	.word	0x40000400
 800e0dc:	40000800 	.word	0x40000800
 800e0e0:	40000c00 	.word	0x40000c00
 800e0e4:	40010400 	.word	0x40010400
 800e0e8:	40014000 	.word	0x40014000
 800e0ec:	40001800 	.word	0x40001800

0800e0f0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800e0f0:	b580      	push	{r7, lr}
 800e0f2:	b082      	sub	sp, #8
 800e0f4:	af00      	add	r7, sp, #0
 800e0f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800e0f8:	687b      	ldr	r3, [r7, #4]
 800e0fa:	2b00      	cmp	r3, #0
 800e0fc:	d101      	bne.n	800e102 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800e0fe:	2301      	movs	r3, #1
 800e100:	e041      	b.n	800e186 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800e102:	687b      	ldr	r3, [r7, #4]
 800e104:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800e108:	b2db      	uxtb	r3, r3
 800e10a:	2b00      	cmp	r3, #0
 800e10c:	d106      	bne.n	800e11c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800e10e:	687b      	ldr	r3, [r7, #4]
 800e110:	2200      	movs	r2, #0
 800e112:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800e116:	6878      	ldr	r0, [r7, #4]
 800e118:	f7fb fe7e 	bl	8009e18 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e11c:	687b      	ldr	r3, [r7, #4]
 800e11e:	2202      	movs	r2, #2
 800e120:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800e124:	687b      	ldr	r3, [r7, #4]
 800e126:	681a      	ldr	r2, [r3, #0]
 800e128:	687b      	ldr	r3, [r7, #4]
 800e12a:	3304      	adds	r3, #4
 800e12c:	4619      	mov	r1, r3
 800e12e:	4610      	mov	r0, r2
 800e130:	f000 fae8 	bl	800e704 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800e134:	687b      	ldr	r3, [r7, #4]
 800e136:	2201      	movs	r2, #1
 800e138:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e13c:	687b      	ldr	r3, [r7, #4]
 800e13e:	2201      	movs	r2, #1
 800e140:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800e144:	687b      	ldr	r3, [r7, #4]
 800e146:	2201      	movs	r2, #1
 800e148:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800e14c:	687b      	ldr	r3, [r7, #4]
 800e14e:	2201      	movs	r2, #1
 800e150:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800e154:	687b      	ldr	r3, [r7, #4]
 800e156:	2201      	movs	r2, #1
 800e158:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e15c:	687b      	ldr	r3, [r7, #4]
 800e15e:	2201      	movs	r2, #1
 800e160:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800e164:	687b      	ldr	r3, [r7, #4]
 800e166:	2201      	movs	r2, #1
 800e168:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800e16c:	687b      	ldr	r3, [r7, #4]
 800e16e:	2201      	movs	r2, #1
 800e170:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800e174:	687b      	ldr	r3, [r7, #4]
 800e176:	2201      	movs	r2, #1
 800e178:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800e17c:	687b      	ldr	r3, [r7, #4]
 800e17e:	2201      	movs	r2, #1
 800e180:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800e184:	2300      	movs	r3, #0
}
 800e186:	4618      	mov	r0, r3
 800e188:	3708      	adds	r7, #8
 800e18a:	46bd      	mov	sp, r7
 800e18c:	bd80      	pop	{r7, pc}
	...

0800e190 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800e190:	b580      	push	{r7, lr}
 800e192:	b084      	sub	sp, #16
 800e194:	af00      	add	r7, sp, #0
 800e196:	6078      	str	r0, [r7, #4]
 800e198:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800e19a:	683b      	ldr	r3, [r7, #0]
 800e19c:	2b00      	cmp	r3, #0
 800e19e:	d109      	bne.n	800e1b4 <HAL_TIM_PWM_Start+0x24>
 800e1a0:	687b      	ldr	r3, [r7, #4]
 800e1a2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800e1a6:	b2db      	uxtb	r3, r3
 800e1a8:	2b01      	cmp	r3, #1
 800e1aa:	bf14      	ite	ne
 800e1ac:	2301      	movne	r3, #1
 800e1ae:	2300      	moveq	r3, #0
 800e1b0:	b2db      	uxtb	r3, r3
 800e1b2:	e022      	b.n	800e1fa <HAL_TIM_PWM_Start+0x6a>
 800e1b4:	683b      	ldr	r3, [r7, #0]
 800e1b6:	2b04      	cmp	r3, #4
 800e1b8:	d109      	bne.n	800e1ce <HAL_TIM_PWM_Start+0x3e>
 800e1ba:	687b      	ldr	r3, [r7, #4]
 800e1bc:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800e1c0:	b2db      	uxtb	r3, r3
 800e1c2:	2b01      	cmp	r3, #1
 800e1c4:	bf14      	ite	ne
 800e1c6:	2301      	movne	r3, #1
 800e1c8:	2300      	moveq	r3, #0
 800e1ca:	b2db      	uxtb	r3, r3
 800e1cc:	e015      	b.n	800e1fa <HAL_TIM_PWM_Start+0x6a>
 800e1ce:	683b      	ldr	r3, [r7, #0]
 800e1d0:	2b08      	cmp	r3, #8
 800e1d2:	d109      	bne.n	800e1e8 <HAL_TIM_PWM_Start+0x58>
 800e1d4:	687b      	ldr	r3, [r7, #4]
 800e1d6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800e1da:	b2db      	uxtb	r3, r3
 800e1dc:	2b01      	cmp	r3, #1
 800e1de:	bf14      	ite	ne
 800e1e0:	2301      	movne	r3, #1
 800e1e2:	2300      	moveq	r3, #0
 800e1e4:	b2db      	uxtb	r3, r3
 800e1e6:	e008      	b.n	800e1fa <HAL_TIM_PWM_Start+0x6a>
 800e1e8:	687b      	ldr	r3, [r7, #4]
 800e1ea:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800e1ee:	b2db      	uxtb	r3, r3
 800e1f0:	2b01      	cmp	r3, #1
 800e1f2:	bf14      	ite	ne
 800e1f4:	2301      	movne	r3, #1
 800e1f6:	2300      	moveq	r3, #0
 800e1f8:	b2db      	uxtb	r3, r3
 800e1fa:	2b00      	cmp	r3, #0
 800e1fc:	d001      	beq.n	800e202 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800e1fe:	2301      	movs	r3, #1
 800e200:	e07c      	b.n	800e2fc <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800e202:	683b      	ldr	r3, [r7, #0]
 800e204:	2b00      	cmp	r3, #0
 800e206:	d104      	bne.n	800e212 <HAL_TIM_PWM_Start+0x82>
 800e208:	687b      	ldr	r3, [r7, #4]
 800e20a:	2202      	movs	r2, #2
 800e20c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800e210:	e013      	b.n	800e23a <HAL_TIM_PWM_Start+0xaa>
 800e212:	683b      	ldr	r3, [r7, #0]
 800e214:	2b04      	cmp	r3, #4
 800e216:	d104      	bne.n	800e222 <HAL_TIM_PWM_Start+0x92>
 800e218:	687b      	ldr	r3, [r7, #4]
 800e21a:	2202      	movs	r2, #2
 800e21c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800e220:	e00b      	b.n	800e23a <HAL_TIM_PWM_Start+0xaa>
 800e222:	683b      	ldr	r3, [r7, #0]
 800e224:	2b08      	cmp	r3, #8
 800e226:	d104      	bne.n	800e232 <HAL_TIM_PWM_Start+0xa2>
 800e228:	687b      	ldr	r3, [r7, #4]
 800e22a:	2202      	movs	r2, #2
 800e22c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800e230:	e003      	b.n	800e23a <HAL_TIM_PWM_Start+0xaa>
 800e232:	687b      	ldr	r3, [r7, #4]
 800e234:	2202      	movs	r2, #2
 800e236:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800e23a:	687b      	ldr	r3, [r7, #4]
 800e23c:	681b      	ldr	r3, [r3, #0]
 800e23e:	2201      	movs	r2, #1
 800e240:	6839      	ldr	r1, [r7, #0]
 800e242:	4618      	mov	r0, r3
 800e244:	f000 fcae 	bl	800eba4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800e248:	687b      	ldr	r3, [r7, #4]
 800e24a:	681b      	ldr	r3, [r3, #0]
 800e24c:	4a2d      	ldr	r2, [pc, #180]	; (800e304 <HAL_TIM_PWM_Start+0x174>)
 800e24e:	4293      	cmp	r3, r2
 800e250:	d004      	beq.n	800e25c <HAL_TIM_PWM_Start+0xcc>
 800e252:	687b      	ldr	r3, [r7, #4]
 800e254:	681b      	ldr	r3, [r3, #0]
 800e256:	4a2c      	ldr	r2, [pc, #176]	; (800e308 <HAL_TIM_PWM_Start+0x178>)
 800e258:	4293      	cmp	r3, r2
 800e25a:	d101      	bne.n	800e260 <HAL_TIM_PWM_Start+0xd0>
 800e25c:	2301      	movs	r3, #1
 800e25e:	e000      	b.n	800e262 <HAL_TIM_PWM_Start+0xd2>
 800e260:	2300      	movs	r3, #0
 800e262:	2b00      	cmp	r3, #0
 800e264:	d007      	beq.n	800e276 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800e266:	687b      	ldr	r3, [r7, #4]
 800e268:	681b      	ldr	r3, [r3, #0]
 800e26a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800e26c:	687b      	ldr	r3, [r7, #4]
 800e26e:	681b      	ldr	r3, [r3, #0]
 800e270:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800e274:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e276:	687b      	ldr	r3, [r7, #4]
 800e278:	681b      	ldr	r3, [r3, #0]
 800e27a:	4a22      	ldr	r2, [pc, #136]	; (800e304 <HAL_TIM_PWM_Start+0x174>)
 800e27c:	4293      	cmp	r3, r2
 800e27e:	d022      	beq.n	800e2c6 <HAL_TIM_PWM_Start+0x136>
 800e280:	687b      	ldr	r3, [r7, #4]
 800e282:	681b      	ldr	r3, [r3, #0]
 800e284:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e288:	d01d      	beq.n	800e2c6 <HAL_TIM_PWM_Start+0x136>
 800e28a:	687b      	ldr	r3, [r7, #4]
 800e28c:	681b      	ldr	r3, [r3, #0]
 800e28e:	4a1f      	ldr	r2, [pc, #124]	; (800e30c <HAL_TIM_PWM_Start+0x17c>)
 800e290:	4293      	cmp	r3, r2
 800e292:	d018      	beq.n	800e2c6 <HAL_TIM_PWM_Start+0x136>
 800e294:	687b      	ldr	r3, [r7, #4]
 800e296:	681b      	ldr	r3, [r3, #0]
 800e298:	4a1d      	ldr	r2, [pc, #116]	; (800e310 <HAL_TIM_PWM_Start+0x180>)
 800e29a:	4293      	cmp	r3, r2
 800e29c:	d013      	beq.n	800e2c6 <HAL_TIM_PWM_Start+0x136>
 800e29e:	687b      	ldr	r3, [r7, #4]
 800e2a0:	681b      	ldr	r3, [r3, #0]
 800e2a2:	4a1c      	ldr	r2, [pc, #112]	; (800e314 <HAL_TIM_PWM_Start+0x184>)
 800e2a4:	4293      	cmp	r3, r2
 800e2a6:	d00e      	beq.n	800e2c6 <HAL_TIM_PWM_Start+0x136>
 800e2a8:	687b      	ldr	r3, [r7, #4]
 800e2aa:	681b      	ldr	r3, [r3, #0]
 800e2ac:	4a16      	ldr	r2, [pc, #88]	; (800e308 <HAL_TIM_PWM_Start+0x178>)
 800e2ae:	4293      	cmp	r3, r2
 800e2b0:	d009      	beq.n	800e2c6 <HAL_TIM_PWM_Start+0x136>
 800e2b2:	687b      	ldr	r3, [r7, #4]
 800e2b4:	681b      	ldr	r3, [r3, #0]
 800e2b6:	4a18      	ldr	r2, [pc, #96]	; (800e318 <HAL_TIM_PWM_Start+0x188>)
 800e2b8:	4293      	cmp	r3, r2
 800e2ba:	d004      	beq.n	800e2c6 <HAL_TIM_PWM_Start+0x136>
 800e2bc:	687b      	ldr	r3, [r7, #4]
 800e2be:	681b      	ldr	r3, [r3, #0]
 800e2c0:	4a16      	ldr	r2, [pc, #88]	; (800e31c <HAL_TIM_PWM_Start+0x18c>)
 800e2c2:	4293      	cmp	r3, r2
 800e2c4:	d111      	bne.n	800e2ea <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800e2c6:	687b      	ldr	r3, [r7, #4]
 800e2c8:	681b      	ldr	r3, [r3, #0]
 800e2ca:	689b      	ldr	r3, [r3, #8]
 800e2cc:	f003 0307 	and.w	r3, r3, #7
 800e2d0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e2d2:	68fb      	ldr	r3, [r7, #12]
 800e2d4:	2b06      	cmp	r3, #6
 800e2d6:	d010      	beq.n	800e2fa <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 800e2d8:	687b      	ldr	r3, [r7, #4]
 800e2da:	681b      	ldr	r3, [r3, #0]
 800e2dc:	681a      	ldr	r2, [r3, #0]
 800e2de:	687b      	ldr	r3, [r7, #4]
 800e2e0:	681b      	ldr	r3, [r3, #0]
 800e2e2:	f042 0201 	orr.w	r2, r2, #1
 800e2e6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e2e8:	e007      	b.n	800e2fa <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800e2ea:	687b      	ldr	r3, [r7, #4]
 800e2ec:	681b      	ldr	r3, [r3, #0]
 800e2ee:	681a      	ldr	r2, [r3, #0]
 800e2f0:	687b      	ldr	r3, [r7, #4]
 800e2f2:	681b      	ldr	r3, [r3, #0]
 800e2f4:	f042 0201 	orr.w	r2, r2, #1
 800e2f8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800e2fa:	2300      	movs	r3, #0
}
 800e2fc:	4618      	mov	r0, r3
 800e2fe:	3710      	adds	r7, #16
 800e300:	46bd      	mov	sp, r7
 800e302:	bd80      	pop	{r7, pc}
 800e304:	40010000 	.word	0x40010000
 800e308:	40010400 	.word	0x40010400
 800e30c:	40000400 	.word	0x40000400
 800e310:	40000800 	.word	0x40000800
 800e314:	40000c00 	.word	0x40000c00
 800e318:	40014000 	.word	0x40014000
 800e31c:	40001800 	.word	0x40001800

0800e320 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800e320:	b580      	push	{r7, lr}
 800e322:	b082      	sub	sp, #8
 800e324:	af00      	add	r7, sp, #0
 800e326:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800e328:	687b      	ldr	r3, [r7, #4]
 800e32a:	681b      	ldr	r3, [r3, #0]
 800e32c:	691b      	ldr	r3, [r3, #16]
 800e32e:	f003 0302 	and.w	r3, r3, #2
 800e332:	2b02      	cmp	r3, #2
 800e334:	d122      	bne.n	800e37c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800e336:	687b      	ldr	r3, [r7, #4]
 800e338:	681b      	ldr	r3, [r3, #0]
 800e33a:	68db      	ldr	r3, [r3, #12]
 800e33c:	f003 0302 	and.w	r3, r3, #2
 800e340:	2b02      	cmp	r3, #2
 800e342:	d11b      	bne.n	800e37c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800e344:	687b      	ldr	r3, [r7, #4]
 800e346:	681b      	ldr	r3, [r3, #0]
 800e348:	f06f 0202 	mvn.w	r2, #2
 800e34c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800e34e:	687b      	ldr	r3, [r7, #4]
 800e350:	2201      	movs	r2, #1
 800e352:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800e354:	687b      	ldr	r3, [r7, #4]
 800e356:	681b      	ldr	r3, [r3, #0]
 800e358:	699b      	ldr	r3, [r3, #24]
 800e35a:	f003 0303 	and.w	r3, r3, #3
 800e35e:	2b00      	cmp	r3, #0
 800e360:	d003      	beq.n	800e36a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800e362:	6878      	ldr	r0, [r7, #4]
 800e364:	f000 f9b0 	bl	800e6c8 <HAL_TIM_IC_CaptureCallback>
 800e368:	e005      	b.n	800e376 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800e36a:	6878      	ldr	r0, [r7, #4]
 800e36c:	f000 f9a2 	bl	800e6b4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e370:	6878      	ldr	r0, [r7, #4]
 800e372:	f000 f9b3 	bl	800e6dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e376:	687b      	ldr	r3, [r7, #4]
 800e378:	2200      	movs	r2, #0
 800e37a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800e37c:	687b      	ldr	r3, [r7, #4]
 800e37e:	681b      	ldr	r3, [r3, #0]
 800e380:	691b      	ldr	r3, [r3, #16]
 800e382:	f003 0304 	and.w	r3, r3, #4
 800e386:	2b04      	cmp	r3, #4
 800e388:	d122      	bne.n	800e3d0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800e38a:	687b      	ldr	r3, [r7, #4]
 800e38c:	681b      	ldr	r3, [r3, #0]
 800e38e:	68db      	ldr	r3, [r3, #12]
 800e390:	f003 0304 	and.w	r3, r3, #4
 800e394:	2b04      	cmp	r3, #4
 800e396:	d11b      	bne.n	800e3d0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800e398:	687b      	ldr	r3, [r7, #4]
 800e39a:	681b      	ldr	r3, [r3, #0]
 800e39c:	f06f 0204 	mvn.w	r2, #4
 800e3a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800e3a2:	687b      	ldr	r3, [r7, #4]
 800e3a4:	2202      	movs	r2, #2
 800e3a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800e3a8:	687b      	ldr	r3, [r7, #4]
 800e3aa:	681b      	ldr	r3, [r3, #0]
 800e3ac:	699b      	ldr	r3, [r3, #24]
 800e3ae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800e3b2:	2b00      	cmp	r3, #0
 800e3b4:	d003      	beq.n	800e3be <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800e3b6:	6878      	ldr	r0, [r7, #4]
 800e3b8:	f000 f986 	bl	800e6c8 <HAL_TIM_IC_CaptureCallback>
 800e3bc:	e005      	b.n	800e3ca <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e3be:	6878      	ldr	r0, [r7, #4]
 800e3c0:	f000 f978 	bl	800e6b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e3c4:	6878      	ldr	r0, [r7, #4]
 800e3c6:	f000 f989 	bl	800e6dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e3ca:	687b      	ldr	r3, [r7, #4]
 800e3cc:	2200      	movs	r2, #0
 800e3ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800e3d0:	687b      	ldr	r3, [r7, #4]
 800e3d2:	681b      	ldr	r3, [r3, #0]
 800e3d4:	691b      	ldr	r3, [r3, #16]
 800e3d6:	f003 0308 	and.w	r3, r3, #8
 800e3da:	2b08      	cmp	r3, #8
 800e3dc:	d122      	bne.n	800e424 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800e3de:	687b      	ldr	r3, [r7, #4]
 800e3e0:	681b      	ldr	r3, [r3, #0]
 800e3e2:	68db      	ldr	r3, [r3, #12]
 800e3e4:	f003 0308 	and.w	r3, r3, #8
 800e3e8:	2b08      	cmp	r3, #8
 800e3ea:	d11b      	bne.n	800e424 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800e3ec:	687b      	ldr	r3, [r7, #4]
 800e3ee:	681b      	ldr	r3, [r3, #0]
 800e3f0:	f06f 0208 	mvn.w	r2, #8
 800e3f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800e3f6:	687b      	ldr	r3, [r7, #4]
 800e3f8:	2204      	movs	r2, #4
 800e3fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800e3fc:	687b      	ldr	r3, [r7, #4]
 800e3fe:	681b      	ldr	r3, [r3, #0]
 800e400:	69db      	ldr	r3, [r3, #28]
 800e402:	f003 0303 	and.w	r3, r3, #3
 800e406:	2b00      	cmp	r3, #0
 800e408:	d003      	beq.n	800e412 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800e40a:	6878      	ldr	r0, [r7, #4]
 800e40c:	f000 f95c 	bl	800e6c8 <HAL_TIM_IC_CaptureCallback>
 800e410:	e005      	b.n	800e41e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e412:	6878      	ldr	r0, [r7, #4]
 800e414:	f000 f94e 	bl	800e6b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e418:	6878      	ldr	r0, [r7, #4]
 800e41a:	f000 f95f 	bl	800e6dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e41e:	687b      	ldr	r3, [r7, #4]
 800e420:	2200      	movs	r2, #0
 800e422:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800e424:	687b      	ldr	r3, [r7, #4]
 800e426:	681b      	ldr	r3, [r3, #0]
 800e428:	691b      	ldr	r3, [r3, #16]
 800e42a:	f003 0310 	and.w	r3, r3, #16
 800e42e:	2b10      	cmp	r3, #16
 800e430:	d122      	bne.n	800e478 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800e432:	687b      	ldr	r3, [r7, #4]
 800e434:	681b      	ldr	r3, [r3, #0]
 800e436:	68db      	ldr	r3, [r3, #12]
 800e438:	f003 0310 	and.w	r3, r3, #16
 800e43c:	2b10      	cmp	r3, #16
 800e43e:	d11b      	bne.n	800e478 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800e440:	687b      	ldr	r3, [r7, #4]
 800e442:	681b      	ldr	r3, [r3, #0]
 800e444:	f06f 0210 	mvn.w	r2, #16
 800e448:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800e44a:	687b      	ldr	r3, [r7, #4]
 800e44c:	2208      	movs	r2, #8
 800e44e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800e450:	687b      	ldr	r3, [r7, #4]
 800e452:	681b      	ldr	r3, [r3, #0]
 800e454:	69db      	ldr	r3, [r3, #28]
 800e456:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800e45a:	2b00      	cmp	r3, #0
 800e45c:	d003      	beq.n	800e466 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800e45e:	6878      	ldr	r0, [r7, #4]
 800e460:	f000 f932 	bl	800e6c8 <HAL_TIM_IC_CaptureCallback>
 800e464:	e005      	b.n	800e472 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e466:	6878      	ldr	r0, [r7, #4]
 800e468:	f000 f924 	bl	800e6b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e46c:	6878      	ldr	r0, [r7, #4]
 800e46e:	f000 f935 	bl	800e6dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e472:	687b      	ldr	r3, [r7, #4]
 800e474:	2200      	movs	r2, #0
 800e476:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800e478:	687b      	ldr	r3, [r7, #4]
 800e47a:	681b      	ldr	r3, [r3, #0]
 800e47c:	691b      	ldr	r3, [r3, #16]
 800e47e:	f003 0301 	and.w	r3, r3, #1
 800e482:	2b01      	cmp	r3, #1
 800e484:	d10e      	bne.n	800e4a4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800e486:	687b      	ldr	r3, [r7, #4]
 800e488:	681b      	ldr	r3, [r3, #0]
 800e48a:	68db      	ldr	r3, [r3, #12]
 800e48c:	f003 0301 	and.w	r3, r3, #1
 800e490:	2b01      	cmp	r3, #1
 800e492:	d107      	bne.n	800e4a4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800e494:	687b      	ldr	r3, [r7, #4]
 800e496:	681b      	ldr	r3, [r3, #0]
 800e498:	f06f 0201 	mvn.w	r2, #1
 800e49c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800e49e:	6878      	ldr	r0, [r7, #4]
 800e4a0:	f7fa ffa2 	bl	80093e8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800e4a4:	687b      	ldr	r3, [r7, #4]
 800e4a6:	681b      	ldr	r3, [r3, #0]
 800e4a8:	691b      	ldr	r3, [r3, #16]
 800e4aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e4ae:	2b80      	cmp	r3, #128	; 0x80
 800e4b0:	d10e      	bne.n	800e4d0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800e4b2:	687b      	ldr	r3, [r7, #4]
 800e4b4:	681b      	ldr	r3, [r3, #0]
 800e4b6:	68db      	ldr	r3, [r3, #12]
 800e4b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e4bc:	2b80      	cmp	r3, #128	; 0x80
 800e4be:	d107      	bne.n	800e4d0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800e4c0:	687b      	ldr	r3, [r7, #4]
 800e4c2:	681b      	ldr	r3, [r3, #0]
 800e4c4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800e4c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800e4ca:	6878      	ldr	r0, [r7, #4]
 800e4cc:	f000 fc68 	bl	800eda0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800e4d0:	687b      	ldr	r3, [r7, #4]
 800e4d2:	681b      	ldr	r3, [r3, #0]
 800e4d4:	691b      	ldr	r3, [r3, #16]
 800e4d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e4da:	2b40      	cmp	r3, #64	; 0x40
 800e4dc:	d10e      	bne.n	800e4fc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800e4de:	687b      	ldr	r3, [r7, #4]
 800e4e0:	681b      	ldr	r3, [r3, #0]
 800e4e2:	68db      	ldr	r3, [r3, #12]
 800e4e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e4e8:	2b40      	cmp	r3, #64	; 0x40
 800e4ea:	d107      	bne.n	800e4fc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800e4ec:	687b      	ldr	r3, [r7, #4]
 800e4ee:	681b      	ldr	r3, [r3, #0]
 800e4f0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800e4f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800e4f6:	6878      	ldr	r0, [r7, #4]
 800e4f8:	f000 f8fa 	bl	800e6f0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800e4fc:	687b      	ldr	r3, [r7, #4]
 800e4fe:	681b      	ldr	r3, [r3, #0]
 800e500:	691b      	ldr	r3, [r3, #16]
 800e502:	f003 0320 	and.w	r3, r3, #32
 800e506:	2b20      	cmp	r3, #32
 800e508:	d10e      	bne.n	800e528 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800e50a:	687b      	ldr	r3, [r7, #4]
 800e50c:	681b      	ldr	r3, [r3, #0]
 800e50e:	68db      	ldr	r3, [r3, #12]
 800e510:	f003 0320 	and.w	r3, r3, #32
 800e514:	2b20      	cmp	r3, #32
 800e516:	d107      	bne.n	800e528 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800e518:	687b      	ldr	r3, [r7, #4]
 800e51a:	681b      	ldr	r3, [r3, #0]
 800e51c:	f06f 0220 	mvn.w	r2, #32
 800e520:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800e522:	6878      	ldr	r0, [r7, #4]
 800e524:	f000 fc32 	bl	800ed8c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800e528:	bf00      	nop
 800e52a:	3708      	adds	r7, #8
 800e52c:	46bd      	mov	sp, r7
 800e52e:	bd80      	pop	{r7, pc}

0800e530 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800e530:	b580      	push	{r7, lr}
 800e532:	b086      	sub	sp, #24
 800e534:	af00      	add	r7, sp, #0
 800e536:	60f8      	str	r0, [r7, #12]
 800e538:	60b9      	str	r1, [r7, #8]
 800e53a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800e53c:	2300      	movs	r3, #0
 800e53e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800e540:	68fb      	ldr	r3, [r7, #12]
 800e542:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800e546:	2b01      	cmp	r3, #1
 800e548:	d101      	bne.n	800e54e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800e54a:	2302      	movs	r3, #2
 800e54c:	e0ae      	b.n	800e6ac <HAL_TIM_PWM_ConfigChannel+0x17c>
 800e54e:	68fb      	ldr	r3, [r7, #12]
 800e550:	2201      	movs	r2, #1
 800e552:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800e556:	687b      	ldr	r3, [r7, #4]
 800e558:	2b0c      	cmp	r3, #12
 800e55a:	f200 809f 	bhi.w	800e69c <HAL_TIM_PWM_ConfigChannel+0x16c>
 800e55e:	a201      	add	r2, pc, #4	; (adr r2, 800e564 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800e560:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e564:	0800e599 	.word	0x0800e599
 800e568:	0800e69d 	.word	0x0800e69d
 800e56c:	0800e69d 	.word	0x0800e69d
 800e570:	0800e69d 	.word	0x0800e69d
 800e574:	0800e5d9 	.word	0x0800e5d9
 800e578:	0800e69d 	.word	0x0800e69d
 800e57c:	0800e69d 	.word	0x0800e69d
 800e580:	0800e69d 	.word	0x0800e69d
 800e584:	0800e61b 	.word	0x0800e61b
 800e588:	0800e69d 	.word	0x0800e69d
 800e58c:	0800e69d 	.word	0x0800e69d
 800e590:	0800e69d 	.word	0x0800e69d
 800e594:	0800e65b 	.word	0x0800e65b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800e598:	68fb      	ldr	r3, [r7, #12]
 800e59a:	681b      	ldr	r3, [r3, #0]
 800e59c:	68b9      	ldr	r1, [r7, #8]
 800e59e:	4618      	mov	r0, r3
 800e5a0:	f000 f950 	bl	800e844 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800e5a4:	68fb      	ldr	r3, [r7, #12]
 800e5a6:	681b      	ldr	r3, [r3, #0]
 800e5a8:	699a      	ldr	r2, [r3, #24]
 800e5aa:	68fb      	ldr	r3, [r7, #12]
 800e5ac:	681b      	ldr	r3, [r3, #0]
 800e5ae:	f042 0208 	orr.w	r2, r2, #8
 800e5b2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800e5b4:	68fb      	ldr	r3, [r7, #12]
 800e5b6:	681b      	ldr	r3, [r3, #0]
 800e5b8:	699a      	ldr	r2, [r3, #24]
 800e5ba:	68fb      	ldr	r3, [r7, #12]
 800e5bc:	681b      	ldr	r3, [r3, #0]
 800e5be:	f022 0204 	bic.w	r2, r2, #4
 800e5c2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800e5c4:	68fb      	ldr	r3, [r7, #12]
 800e5c6:	681b      	ldr	r3, [r3, #0]
 800e5c8:	6999      	ldr	r1, [r3, #24]
 800e5ca:	68bb      	ldr	r3, [r7, #8]
 800e5cc:	691a      	ldr	r2, [r3, #16]
 800e5ce:	68fb      	ldr	r3, [r7, #12]
 800e5d0:	681b      	ldr	r3, [r3, #0]
 800e5d2:	430a      	orrs	r2, r1
 800e5d4:	619a      	str	r2, [r3, #24]
      break;
 800e5d6:	e064      	b.n	800e6a2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800e5d8:	68fb      	ldr	r3, [r7, #12]
 800e5da:	681b      	ldr	r3, [r3, #0]
 800e5dc:	68b9      	ldr	r1, [r7, #8]
 800e5de:	4618      	mov	r0, r3
 800e5e0:	f000 f9a0 	bl	800e924 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800e5e4:	68fb      	ldr	r3, [r7, #12]
 800e5e6:	681b      	ldr	r3, [r3, #0]
 800e5e8:	699a      	ldr	r2, [r3, #24]
 800e5ea:	68fb      	ldr	r3, [r7, #12]
 800e5ec:	681b      	ldr	r3, [r3, #0]
 800e5ee:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800e5f2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800e5f4:	68fb      	ldr	r3, [r7, #12]
 800e5f6:	681b      	ldr	r3, [r3, #0]
 800e5f8:	699a      	ldr	r2, [r3, #24]
 800e5fa:	68fb      	ldr	r3, [r7, #12]
 800e5fc:	681b      	ldr	r3, [r3, #0]
 800e5fe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800e602:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800e604:	68fb      	ldr	r3, [r7, #12]
 800e606:	681b      	ldr	r3, [r3, #0]
 800e608:	6999      	ldr	r1, [r3, #24]
 800e60a:	68bb      	ldr	r3, [r7, #8]
 800e60c:	691b      	ldr	r3, [r3, #16]
 800e60e:	021a      	lsls	r2, r3, #8
 800e610:	68fb      	ldr	r3, [r7, #12]
 800e612:	681b      	ldr	r3, [r3, #0]
 800e614:	430a      	orrs	r2, r1
 800e616:	619a      	str	r2, [r3, #24]
      break;
 800e618:	e043      	b.n	800e6a2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800e61a:	68fb      	ldr	r3, [r7, #12]
 800e61c:	681b      	ldr	r3, [r3, #0]
 800e61e:	68b9      	ldr	r1, [r7, #8]
 800e620:	4618      	mov	r0, r3
 800e622:	f000 f9f5 	bl	800ea10 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800e626:	68fb      	ldr	r3, [r7, #12]
 800e628:	681b      	ldr	r3, [r3, #0]
 800e62a:	69da      	ldr	r2, [r3, #28]
 800e62c:	68fb      	ldr	r3, [r7, #12]
 800e62e:	681b      	ldr	r3, [r3, #0]
 800e630:	f042 0208 	orr.w	r2, r2, #8
 800e634:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800e636:	68fb      	ldr	r3, [r7, #12]
 800e638:	681b      	ldr	r3, [r3, #0]
 800e63a:	69da      	ldr	r2, [r3, #28]
 800e63c:	68fb      	ldr	r3, [r7, #12]
 800e63e:	681b      	ldr	r3, [r3, #0]
 800e640:	f022 0204 	bic.w	r2, r2, #4
 800e644:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800e646:	68fb      	ldr	r3, [r7, #12]
 800e648:	681b      	ldr	r3, [r3, #0]
 800e64a:	69d9      	ldr	r1, [r3, #28]
 800e64c:	68bb      	ldr	r3, [r7, #8]
 800e64e:	691a      	ldr	r2, [r3, #16]
 800e650:	68fb      	ldr	r3, [r7, #12]
 800e652:	681b      	ldr	r3, [r3, #0]
 800e654:	430a      	orrs	r2, r1
 800e656:	61da      	str	r2, [r3, #28]
      break;
 800e658:	e023      	b.n	800e6a2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800e65a:	68fb      	ldr	r3, [r7, #12]
 800e65c:	681b      	ldr	r3, [r3, #0]
 800e65e:	68b9      	ldr	r1, [r7, #8]
 800e660:	4618      	mov	r0, r3
 800e662:	f000 fa49 	bl	800eaf8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800e666:	68fb      	ldr	r3, [r7, #12]
 800e668:	681b      	ldr	r3, [r3, #0]
 800e66a:	69da      	ldr	r2, [r3, #28]
 800e66c:	68fb      	ldr	r3, [r7, #12]
 800e66e:	681b      	ldr	r3, [r3, #0]
 800e670:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800e674:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800e676:	68fb      	ldr	r3, [r7, #12]
 800e678:	681b      	ldr	r3, [r3, #0]
 800e67a:	69da      	ldr	r2, [r3, #28]
 800e67c:	68fb      	ldr	r3, [r7, #12]
 800e67e:	681b      	ldr	r3, [r3, #0]
 800e680:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800e684:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800e686:	68fb      	ldr	r3, [r7, #12]
 800e688:	681b      	ldr	r3, [r3, #0]
 800e68a:	69d9      	ldr	r1, [r3, #28]
 800e68c:	68bb      	ldr	r3, [r7, #8]
 800e68e:	691b      	ldr	r3, [r3, #16]
 800e690:	021a      	lsls	r2, r3, #8
 800e692:	68fb      	ldr	r3, [r7, #12]
 800e694:	681b      	ldr	r3, [r3, #0]
 800e696:	430a      	orrs	r2, r1
 800e698:	61da      	str	r2, [r3, #28]
      break;
 800e69a:	e002      	b.n	800e6a2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800e69c:	2301      	movs	r3, #1
 800e69e:	75fb      	strb	r3, [r7, #23]
      break;
 800e6a0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800e6a2:	68fb      	ldr	r3, [r7, #12]
 800e6a4:	2200      	movs	r2, #0
 800e6a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800e6aa:	7dfb      	ldrb	r3, [r7, #23]
}
 800e6ac:	4618      	mov	r0, r3
 800e6ae:	3718      	adds	r7, #24
 800e6b0:	46bd      	mov	sp, r7
 800e6b2:	bd80      	pop	{r7, pc}

0800e6b4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800e6b4:	b480      	push	{r7}
 800e6b6:	b083      	sub	sp, #12
 800e6b8:	af00      	add	r7, sp, #0
 800e6ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800e6bc:	bf00      	nop
 800e6be:	370c      	adds	r7, #12
 800e6c0:	46bd      	mov	sp, r7
 800e6c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6c6:	4770      	bx	lr

0800e6c8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800e6c8:	b480      	push	{r7}
 800e6ca:	b083      	sub	sp, #12
 800e6cc:	af00      	add	r7, sp, #0
 800e6ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800e6d0:	bf00      	nop
 800e6d2:	370c      	adds	r7, #12
 800e6d4:	46bd      	mov	sp, r7
 800e6d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6da:	4770      	bx	lr

0800e6dc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800e6dc:	b480      	push	{r7}
 800e6de:	b083      	sub	sp, #12
 800e6e0:	af00      	add	r7, sp, #0
 800e6e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800e6e4:	bf00      	nop
 800e6e6:	370c      	adds	r7, #12
 800e6e8:	46bd      	mov	sp, r7
 800e6ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6ee:	4770      	bx	lr

0800e6f0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800e6f0:	b480      	push	{r7}
 800e6f2:	b083      	sub	sp, #12
 800e6f4:	af00      	add	r7, sp, #0
 800e6f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800e6f8:	bf00      	nop
 800e6fa:	370c      	adds	r7, #12
 800e6fc:	46bd      	mov	sp, r7
 800e6fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e702:	4770      	bx	lr

0800e704 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800e704:	b480      	push	{r7}
 800e706:	b085      	sub	sp, #20
 800e708:	af00      	add	r7, sp, #0
 800e70a:	6078      	str	r0, [r7, #4]
 800e70c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800e70e:	687b      	ldr	r3, [r7, #4]
 800e710:	681b      	ldr	r3, [r3, #0]
 800e712:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800e714:	687b      	ldr	r3, [r7, #4]
 800e716:	4a40      	ldr	r2, [pc, #256]	; (800e818 <TIM_Base_SetConfig+0x114>)
 800e718:	4293      	cmp	r3, r2
 800e71a:	d013      	beq.n	800e744 <TIM_Base_SetConfig+0x40>
 800e71c:	687b      	ldr	r3, [r7, #4]
 800e71e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e722:	d00f      	beq.n	800e744 <TIM_Base_SetConfig+0x40>
 800e724:	687b      	ldr	r3, [r7, #4]
 800e726:	4a3d      	ldr	r2, [pc, #244]	; (800e81c <TIM_Base_SetConfig+0x118>)
 800e728:	4293      	cmp	r3, r2
 800e72a:	d00b      	beq.n	800e744 <TIM_Base_SetConfig+0x40>
 800e72c:	687b      	ldr	r3, [r7, #4]
 800e72e:	4a3c      	ldr	r2, [pc, #240]	; (800e820 <TIM_Base_SetConfig+0x11c>)
 800e730:	4293      	cmp	r3, r2
 800e732:	d007      	beq.n	800e744 <TIM_Base_SetConfig+0x40>
 800e734:	687b      	ldr	r3, [r7, #4]
 800e736:	4a3b      	ldr	r2, [pc, #236]	; (800e824 <TIM_Base_SetConfig+0x120>)
 800e738:	4293      	cmp	r3, r2
 800e73a:	d003      	beq.n	800e744 <TIM_Base_SetConfig+0x40>
 800e73c:	687b      	ldr	r3, [r7, #4]
 800e73e:	4a3a      	ldr	r2, [pc, #232]	; (800e828 <TIM_Base_SetConfig+0x124>)
 800e740:	4293      	cmp	r3, r2
 800e742:	d108      	bne.n	800e756 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800e744:	68fb      	ldr	r3, [r7, #12]
 800e746:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e74a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800e74c:	683b      	ldr	r3, [r7, #0]
 800e74e:	685b      	ldr	r3, [r3, #4]
 800e750:	68fa      	ldr	r2, [r7, #12]
 800e752:	4313      	orrs	r3, r2
 800e754:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800e756:	687b      	ldr	r3, [r7, #4]
 800e758:	4a2f      	ldr	r2, [pc, #188]	; (800e818 <TIM_Base_SetConfig+0x114>)
 800e75a:	4293      	cmp	r3, r2
 800e75c:	d02b      	beq.n	800e7b6 <TIM_Base_SetConfig+0xb2>
 800e75e:	687b      	ldr	r3, [r7, #4]
 800e760:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e764:	d027      	beq.n	800e7b6 <TIM_Base_SetConfig+0xb2>
 800e766:	687b      	ldr	r3, [r7, #4]
 800e768:	4a2c      	ldr	r2, [pc, #176]	; (800e81c <TIM_Base_SetConfig+0x118>)
 800e76a:	4293      	cmp	r3, r2
 800e76c:	d023      	beq.n	800e7b6 <TIM_Base_SetConfig+0xb2>
 800e76e:	687b      	ldr	r3, [r7, #4]
 800e770:	4a2b      	ldr	r2, [pc, #172]	; (800e820 <TIM_Base_SetConfig+0x11c>)
 800e772:	4293      	cmp	r3, r2
 800e774:	d01f      	beq.n	800e7b6 <TIM_Base_SetConfig+0xb2>
 800e776:	687b      	ldr	r3, [r7, #4]
 800e778:	4a2a      	ldr	r2, [pc, #168]	; (800e824 <TIM_Base_SetConfig+0x120>)
 800e77a:	4293      	cmp	r3, r2
 800e77c:	d01b      	beq.n	800e7b6 <TIM_Base_SetConfig+0xb2>
 800e77e:	687b      	ldr	r3, [r7, #4]
 800e780:	4a29      	ldr	r2, [pc, #164]	; (800e828 <TIM_Base_SetConfig+0x124>)
 800e782:	4293      	cmp	r3, r2
 800e784:	d017      	beq.n	800e7b6 <TIM_Base_SetConfig+0xb2>
 800e786:	687b      	ldr	r3, [r7, #4]
 800e788:	4a28      	ldr	r2, [pc, #160]	; (800e82c <TIM_Base_SetConfig+0x128>)
 800e78a:	4293      	cmp	r3, r2
 800e78c:	d013      	beq.n	800e7b6 <TIM_Base_SetConfig+0xb2>
 800e78e:	687b      	ldr	r3, [r7, #4]
 800e790:	4a27      	ldr	r2, [pc, #156]	; (800e830 <TIM_Base_SetConfig+0x12c>)
 800e792:	4293      	cmp	r3, r2
 800e794:	d00f      	beq.n	800e7b6 <TIM_Base_SetConfig+0xb2>
 800e796:	687b      	ldr	r3, [r7, #4]
 800e798:	4a26      	ldr	r2, [pc, #152]	; (800e834 <TIM_Base_SetConfig+0x130>)
 800e79a:	4293      	cmp	r3, r2
 800e79c:	d00b      	beq.n	800e7b6 <TIM_Base_SetConfig+0xb2>
 800e79e:	687b      	ldr	r3, [r7, #4]
 800e7a0:	4a25      	ldr	r2, [pc, #148]	; (800e838 <TIM_Base_SetConfig+0x134>)
 800e7a2:	4293      	cmp	r3, r2
 800e7a4:	d007      	beq.n	800e7b6 <TIM_Base_SetConfig+0xb2>
 800e7a6:	687b      	ldr	r3, [r7, #4]
 800e7a8:	4a24      	ldr	r2, [pc, #144]	; (800e83c <TIM_Base_SetConfig+0x138>)
 800e7aa:	4293      	cmp	r3, r2
 800e7ac:	d003      	beq.n	800e7b6 <TIM_Base_SetConfig+0xb2>
 800e7ae:	687b      	ldr	r3, [r7, #4]
 800e7b0:	4a23      	ldr	r2, [pc, #140]	; (800e840 <TIM_Base_SetConfig+0x13c>)
 800e7b2:	4293      	cmp	r3, r2
 800e7b4:	d108      	bne.n	800e7c8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800e7b6:	68fb      	ldr	r3, [r7, #12]
 800e7b8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800e7bc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800e7be:	683b      	ldr	r3, [r7, #0]
 800e7c0:	68db      	ldr	r3, [r3, #12]
 800e7c2:	68fa      	ldr	r2, [r7, #12]
 800e7c4:	4313      	orrs	r3, r2
 800e7c6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800e7c8:	68fb      	ldr	r3, [r7, #12]
 800e7ca:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800e7ce:	683b      	ldr	r3, [r7, #0]
 800e7d0:	695b      	ldr	r3, [r3, #20]
 800e7d2:	4313      	orrs	r3, r2
 800e7d4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800e7d6:	687b      	ldr	r3, [r7, #4]
 800e7d8:	68fa      	ldr	r2, [r7, #12]
 800e7da:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800e7dc:	683b      	ldr	r3, [r7, #0]
 800e7de:	689a      	ldr	r2, [r3, #8]
 800e7e0:	687b      	ldr	r3, [r7, #4]
 800e7e2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800e7e4:	683b      	ldr	r3, [r7, #0]
 800e7e6:	681a      	ldr	r2, [r3, #0]
 800e7e8:	687b      	ldr	r3, [r7, #4]
 800e7ea:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800e7ec:	687b      	ldr	r3, [r7, #4]
 800e7ee:	4a0a      	ldr	r2, [pc, #40]	; (800e818 <TIM_Base_SetConfig+0x114>)
 800e7f0:	4293      	cmp	r3, r2
 800e7f2:	d003      	beq.n	800e7fc <TIM_Base_SetConfig+0xf8>
 800e7f4:	687b      	ldr	r3, [r7, #4]
 800e7f6:	4a0c      	ldr	r2, [pc, #48]	; (800e828 <TIM_Base_SetConfig+0x124>)
 800e7f8:	4293      	cmp	r3, r2
 800e7fa:	d103      	bne.n	800e804 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800e7fc:	683b      	ldr	r3, [r7, #0]
 800e7fe:	691a      	ldr	r2, [r3, #16]
 800e800:	687b      	ldr	r3, [r7, #4]
 800e802:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800e804:	687b      	ldr	r3, [r7, #4]
 800e806:	2201      	movs	r2, #1
 800e808:	615a      	str	r2, [r3, #20]
}
 800e80a:	bf00      	nop
 800e80c:	3714      	adds	r7, #20
 800e80e:	46bd      	mov	sp, r7
 800e810:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e814:	4770      	bx	lr
 800e816:	bf00      	nop
 800e818:	40010000 	.word	0x40010000
 800e81c:	40000400 	.word	0x40000400
 800e820:	40000800 	.word	0x40000800
 800e824:	40000c00 	.word	0x40000c00
 800e828:	40010400 	.word	0x40010400
 800e82c:	40014000 	.word	0x40014000
 800e830:	40014400 	.word	0x40014400
 800e834:	40014800 	.word	0x40014800
 800e838:	40001800 	.word	0x40001800
 800e83c:	40001c00 	.word	0x40001c00
 800e840:	40002000 	.word	0x40002000

0800e844 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800e844:	b480      	push	{r7}
 800e846:	b087      	sub	sp, #28
 800e848:	af00      	add	r7, sp, #0
 800e84a:	6078      	str	r0, [r7, #4]
 800e84c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800e84e:	687b      	ldr	r3, [r7, #4]
 800e850:	6a1b      	ldr	r3, [r3, #32]
 800e852:	f023 0201 	bic.w	r2, r3, #1
 800e856:	687b      	ldr	r3, [r7, #4]
 800e858:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e85a:	687b      	ldr	r3, [r7, #4]
 800e85c:	6a1b      	ldr	r3, [r3, #32]
 800e85e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e860:	687b      	ldr	r3, [r7, #4]
 800e862:	685b      	ldr	r3, [r3, #4]
 800e864:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800e866:	687b      	ldr	r3, [r7, #4]
 800e868:	699b      	ldr	r3, [r3, #24]
 800e86a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800e86c:	68fb      	ldr	r3, [r7, #12]
 800e86e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e872:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800e874:	68fb      	ldr	r3, [r7, #12]
 800e876:	f023 0303 	bic.w	r3, r3, #3
 800e87a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800e87c:	683b      	ldr	r3, [r7, #0]
 800e87e:	681b      	ldr	r3, [r3, #0]
 800e880:	68fa      	ldr	r2, [r7, #12]
 800e882:	4313      	orrs	r3, r2
 800e884:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800e886:	697b      	ldr	r3, [r7, #20]
 800e888:	f023 0302 	bic.w	r3, r3, #2
 800e88c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800e88e:	683b      	ldr	r3, [r7, #0]
 800e890:	689b      	ldr	r3, [r3, #8]
 800e892:	697a      	ldr	r2, [r7, #20]
 800e894:	4313      	orrs	r3, r2
 800e896:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800e898:	687b      	ldr	r3, [r7, #4]
 800e89a:	4a20      	ldr	r2, [pc, #128]	; (800e91c <TIM_OC1_SetConfig+0xd8>)
 800e89c:	4293      	cmp	r3, r2
 800e89e:	d003      	beq.n	800e8a8 <TIM_OC1_SetConfig+0x64>
 800e8a0:	687b      	ldr	r3, [r7, #4]
 800e8a2:	4a1f      	ldr	r2, [pc, #124]	; (800e920 <TIM_OC1_SetConfig+0xdc>)
 800e8a4:	4293      	cmp	r3, r2
 800e8a6:	d10c      	bne.n	800e8c2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800e8a8:	697b      	ldr	r3, [r7, #20]
 800e8aa:	f023 0308 	bic.w	r3, r3, #8
 800e8ae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800e8b0:	683b      	ldr	r3, [r7, #0]
 800e8b2:	68db      	ldr	r3, [r3, #12]
 800e8b4:	697a      	ldr	r2, [r7, #20]
 800e8b6:	4313      	orrs	r3, r2
 800e8b8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800e8ba:	697b      	ldr	r3, [r7, #20]
 800e8bc:	f023 0304 	bic.w	r3, r3, #4
 800e8c0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e8c2:	687b      	ldr	r3, [r7, #4]
 800e8c4:	4a15      	ldr	r2, [pc, #84]	; (800e91c <TIM_OC1_SetConfig+0xd8>)
 800e8c6:	4293      	cmp	r3, r2
 800e8c8:	d003      	beq.n	800e8d2 <TIM_OC1_SetConfig+0x8e>
 800e8ca:	687b      	ldr	r3, [r7, #4]
 800e8cc:	4a14      	ldr	r2, [pc, #80]	; (800e920 <TIM_OC1_SetConfig+0xdc>)
 800e8ce:	4293      	cmp	r3, r2
 800e8d0:	d111      	bne.n	800e8f6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800e8d2:	693b      	ldr	r3, [r7, #16]
 800e8d4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800e8d8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800e8da:	693b      	ldr	r3, [r7, #16]
 800e8dc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800e8e0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800e8e2:	683b      	ldr	r3, [r7, #0]
 800e8e4:	695b      	ldr	r3, [r3, #20]
 800e8e6:	693a      	ldr	r2, [r7, #16]
 800e8e8:	4313      	orrs	r3, r2
 800e8ea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800e8ec:	683b      	ldr	r3, [r7, #0]
 800e8ee:	699b      	ldr	r3, [r3, #24]
 800e8f0:	693a      	ldr	r2, [r7, #16]
 800e8f2:	4313      	orrs	r3, r2
 800e8f4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e8f6:	687b      	ldr	r3, [r7, #4]
 800e8f8:	693a      	ldr	r2, [r7, #16]
 800e8fa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800e8fc:	687b      	ldr	r3, [r7, #4]
 800e8fe:	68fa      	ldr	r2, [r7, #12]
 800e900:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800e902:	683b      	ldr	r3, [r7, #0]
 800e904:	685a      	ldr	r2, [r3, #4]
 800e906:	687b      	ldr	r3, [r7, #4]
 800e908:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e90a:	687b      	ldr	r3, [r7, #4]
 800e90c:	697a      	ldr	r2, [r7, #20]
 800e90e:	621a      	str	r2, [r3, #32]
}
 800e910:	bf00      	nop
 800e912:	371c      	adds	r7, #28
 800e914:	46bd      	mov	sp, r7
 800e916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e91a:	4770      	bx	lr
 800e91c:	40010000 	.word	0x40010000
 800e920:	40010400 	.word	0x40010400

0800e924 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800e924:	b480      	push	{r7}
 800e926:	b087      	sub	sp, #28
 800e928:	af00      	add	r7, sp, #0
 800e92a:	6078      	str	r0, [r7, #4]
 800e92c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800e92e:	687b      	ldr	r3, [r7, #4]
 800e930:	6a1b      	ldr	r3, [r3, #32]
 800e932:	f023 0210 	bic.w	r2, r3, #16
 800e936:	687b      	ldr	r3, [r7, #4]
 800e938:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e93a:	687b      	ldr	r3, [r7, #4]
 800e93c:	6a1b      	ldr	r3, [r3, #32]
 800e93e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e940:	687b      	ldr	r3, [r7, #4]
 800e942:	685b      	ldr	r3, [r3, #4]
 800e944:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800e946:	687b      	ldr	r3, [r7, #4]
 800e948:	699b      	ldr	r3, [r3, #24]
 800e94a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800e94c:	68fb      	ldr	r3, [r7, #12]
 800e94e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800e952:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800e954:	68fb      	ldr	r3, [r7, #12]
 800e956:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800e95a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800e95c:	683b      	ldr	r3, [r7, #0]
 800e95e:	681b      	ldr	r3, [r3, #0]
 800e960:	021b      	lsls	r3, r3, #8
 800e962:	68fa      	ldr	r2, [r7, #12]
 800e964:	4313      	orrs	r3, r2
 800e966:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800e968:	697b      	ldr	r3, [r7, #20]
 800e96a:	f023 0320 	bic.w	r3, r3, #32
 800e96e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800e970:	683b      	ldr	r3, [r7, #0]
 800e972:	689b      	ldr	r3, [r3, #8]
 800e974:	011b      	lsls	r3, r3, #4
 800e976:	697a      	ldr	r2, [r7, #20]
 800e978:	4313      	orrs	r3, r2
 800e97a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800e97c:	687b      	ldr	r3, [r7, #4]
 800e97e:	4a22      	ldr	r2, [pc, #136]	; (800ea08 <TIM_OC2_SetConfig+0xe4>)
 800e980:	4293      	cmp	r3, r2
 800e982:	d003      	beq.n	800e98c <TIM_OC2_SetConfig+0x68>
 800e984:	687b      	ldr	r3, [r7, #4]
 800e986:	4a21      	ldr	r2, [pc, #132]	; (800ea0c <TIM_OC2_SetConfig+0xe8>)
 800e988:	4293      	cmp	r3, r2
 800e98a:	d10d      	bne.n	800e9a8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800e98c:	697b      	ldr	r3, [r7, #20]
 800e98e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e992:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800e994:	683b      	ldr	r3, [r7, #0]
 800e996:	68db      	ldr	r3, [r3, #12]
 800e998:	011b      	lsls	r3, r3, #4
 800e99a:	697a      	ldr	r2, [r7, #20]
 800e99c:	4313      	orrs	r3, r2
 800e99e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800e9a0:	697b      	ldr	r3, [r7, #20]
 800e9a2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e9a6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e9a8:	687b      	ldr	r3, [r7, #4]
 800e9aa:	4a17      	ldr	r2, [pc, #92]	; (800ea08 <TIM_OC2_SetConfig+0xe4>)
 800e9ac:	4293      	cmp	r3, r2
 800e9ae:	d003      	beq.n	800e9b8 <TIM_OC2_SetConfig+0x94>
 800e9b0:	687b      	ldr	r3, [r7, #4]
 800e9b2:	4a16      	ldr	r2, [pc, #88]	; (800ea0c <TIM_OC2_SetConfig+0xe8>)
 800e9b4:	4293      	cmp	r3, r2
 800e9b6:	d113      	bne.n	800e9e0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800e9b8:	693b      	ldr	r3, [r7, #16]
 800e9ba:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800e9be:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800e9c0:	693b      	ldr	r3, [r7, #16]
 800e9c2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800e9c6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800e9c8:	683b      	ldr	r3, [r7, #0]
 800e9ca:	695b      	ldr	r3, [r3, #20]
 800e9cc:	009b      	lsls	r3, r3, #2
 800e9ce:	693a      	ldr	r2, [r7, #16]
 800e9d0:	4313      	orrs	r3, r2
 800e9d2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800e9d4:	683b      	ldr	r3, [r7, #0]
 800e9d6:	699b      	ldr	r3, [r3, #24]
 800e9d8:	009b      	lsls	r3, r3, #2
 800e9da:	693a      	ldr	r2, [r7, #16]
 800e9dc:	4313      	orrs	r3, r2
 800e9de:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e9e0:	687b      	ldr	r3, [r7, #4]
 800e9e2:	693a      	ldr	r2, [r7, #16]
 800e9e4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800e9e6:	687b      	ldr	r3, [r7, #4]
 800e9e8:	68fa      	ldr	r2, [r7, #12]
 800e9ea:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800e9ec:	683b      	ldr	r3, [r7, #0]
 800e9ee:	685a      	ldr	r2, [r3, #4]
 800e9f0:	687b      	ldr	r3, [r7, #4]
 800e9f2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e9f4:	687b      	ldr	r3, [r7, #4]
 800e9f6:	697a      	ldr	r2, [r7, #20]
 800e9f8:	621a      	str	r2, [r3, #32]
}
 800e9fa:	bf00      	nop
 800e9fc:	371c      	adds	r7, #28
 800e9fe:	46bd      	mov	sp, r7
 800ea00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea04:	4770      	bx	lr
 800ea06:	bf00      	nop
 800ea08:	40010000 	.word	0x40010000
 800ea0c:	40010400 	.word	0x40010400

0800ea10 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800ea10:	b480      	push	{r7}
 800ea12:	b087      	sub	sp, #28
 800ea14:	af00      	add	r7, sp, #0
 800ea16:	6078      	str	r0, [r7, #4]
 800ea18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800ea1a:	687b      	ldr	r3, [r7, #4]
 800ea1c:	6a1b      	ldr	r3, [r3, #32]
 800ea1e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800ea22:	687b      	ldr	r3, [r7, #4]
 800ea24:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ea26:	687b      	ldr	r3, [r7, #4]
 800ea28:	6a1b      	ldr	r3, [r3, #32]
 800ea2a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ea2c:	687b      	ldr	r3, [r7, #4]
 800ea2e:	685b      	ldr	r3, [r3, #4]
 800ea30:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800ea32:	687b      	ldr	r3, [r7, #4]
 800ea34:	69db      	ldr	r3, [r3, #28]
 800ea36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800ea38:	68fb      	ldr	r3, [r7, #12]
 800ea3a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ea3e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800ea40:	68fb      	ldr	r3, [r7, #12]
 800ea42:	f023 0303 	bic.w	r3, r3, #3
 800ea46:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ea48:	683b      	ldr	r3, [r7, #0]
 800ea4a:	681b      	ldr	r3, [r3, #0]
 800ea4c:	68fa      	ldr	r2, [r7, #12]
 800ea4e:	4313      	orrs	r3, r2
 800ea50:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800ea52:	697b      	ldr	r3, [r7, #20]
 800ea54:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800ea58:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800ea5a:	683b      	ldr	r3, [r7, #0]
 800ea5c:	689b      	ldr	r3, [r3, #8]
 800ea5e:	021b      	lsls	r3, r3, #8
 800ea60:	697a      	ldr	r2, [r7, #20]
 800ea62:	4313      	orrs	r3, r2
 800ea64:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800ea66:	687b      	ldr	r3, [r7, #4]
 800ea68:	4a21      	ldr	r2, [pc, #132]	; (800eaf0 <TIM_OC3_SetConfig+0xe0>)
 800ea6a:	4293      	cmp	r3, r2
 800ea6c:	d003      	beq.n	800ea76 <TIM_OC3_SetConfig+0x66>
 800ea6e:	687b      	ldr	r3, [r7, #4]
 800ea70:	4a20      	ldr	r2, [pc, #128]	; (800eaf4 <TIM_OC3_SetConfig+0xe4>)
 800ea72:	4293      	cmp	r3, r2
 800ea74:	d10d      	bne.n	800ea92 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800ea76:	697b      	ldr	r3, [r7, #20]
 800ea78:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800ea7c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800ea7e:	683b      	ldr	r3, [r7, #0]
 800ea80:	68db      	ldr	r3, [r3, #12]
 800ea82:	021b      	lsls	r3, r3, #8
 800ea84:	697a      	ldr	r2, [r7, #20]
 800ea86:	4313      	orrs	r3, r2
 800ea88:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800ea8a:	697b      	ldr	r3, [r7, #20]
 800ea8c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800ea90:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ea92:	687b      	ldr	r3, [r7, #4]
 800ea94:	4a16      	ldr	r2, [pc, #88]	; (800eaf0 <TIM_OC3_SetConfig+0xe0>)
 800ea96:	4293      	cmp	r3, r2
 800ea98:	d003      	beq.n	800eaa2 <TIM_OC3_SetConfig+0x92>
 800ea9a:	687b      	ldr	r3, [r7, #4]
 800ea9c:	4a15      	ldr	r2, [pc, #84]	; (800eaf4 <TIM_OC3_SetConfig+0xe4>)
 800ea9e:	4293      	cmp	r3, r2
 800eaa0:	d113      	bne.n	800eaca <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800eaa2:	693b      	ldr	r3, [r7, #16]
 800eaa4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800eaa8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800eaaa:	693b      	ldr	r3, [r7, #16]
 800eaac:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800eab0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800eab2:	683b      	ldr	r3, [r7, #0]
 800eab4:	695b      	ldr	r3, [r3, #20]
 800eab6:	011b      	lsls	r3, r3, #4
 800eab8:	693a      	ldr	r2, [r7, #16]
 800eaba:	4313      	orrs	r3, r2
 800eabc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800eabe:	683b      	ldr	r3, [r7, #0]
 800eac0:	699b      	ldr	r3, [r3, #24]
 800eac2:	011b      	lsls	r3, r3, #4
 800eac4:	693a      	ldr	r2, [r7, #16]
 800eac6:	4313      	orrs	r3, r2
 800eac8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800eaca:	687b      	ldr	r3, [r7, #4]
 800eacc:	693a      	ldr	r2, [r7, #16]
 800eace:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800ead0:	687b      	ldr	r3, [r7, #4]
 800ead2:	68fa      	ldr	r2, [r7, #12]
 800ead4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800ead6:	683b      	ldr	r3, [r7, #0]
 800ead8:	685a      	ldr	r2, [r3, #4]
 800eada:	687b      	ldr	r3, [r7, #4]
 800eadc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800eade:	687b      	ldr	r3, [r7, #4]
 800eae0:	697a      	ldr	r2, [r7, #20]
 800eae2:	621a      	str	r2, [r3, #32]
}
 800eae4:	bf00      	nop
 800eae6:	371c      	adds	r7, #28
 800eae8:	46bd      	mov	sp, r7
 800eaea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eaee:	4770      	bx	lr
 800eaf0:	40010000 	.word	0x40010000
 800eaf4:	40010400 	.word	0x40010400

0800eaf8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800eaf8:	b480      	push	{r7}
 800eafa:	b087      	sub	sp, #28
 800eafc:	af00      	add	r7, sp, #0
 800eafe:	6078      	str	r0, [r7, #4]
 800eb00:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800eb02:	687b      	ldr	r3, [r7, #4]
 800eb04:	6a1b      	ldr	r3, [r3, #32]
 800eb06:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800eb0a:	687b      	ldr	r3, [r7, #4]
 800eb0c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800eb0e:	687b      	ldr	r3, [r7, #4]
 800eb10:	6a1b      	ldr	r3, [r3, #32]
 800eb12:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800eb14:	687b      	ldr	r3, [r7, #4]
 800eb16:	685b      	ldr	r3, [r3, #4]
 800eb18:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800eb1a:	687b      	ldr	r3, [r7, #4]
 800eb1c:	69db      	ldr	r3, [r3, #28]
 800eb1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800eb20:	68fb      	ldr	r3, [r7, #12]
 800eb22:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800eb26:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800eb28:	68fb      	ldr	r3, [r7, #12]
 800eb2a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800eb2e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800eb30:	683b      	ldr	r3, [r7, #0]
 800eb32:	681b      	ldr	r3, [r3, #0]
 800eb34:	021b      	lsls	r3, r3, #8
 800eb36:	68fa      	ldr	r2, [r7, #12]
 800eb38:	4313      	orrs	r3, r2
 800eb3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800eb3c:	693b      	ldr	r3, [r7, #16]
 800eb3e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800eb42:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800eb44:	683b      	ldr	r3, [r7, #0]
 800eb46:	689b      	ldr	r3, [r3, #8]
 800eb48:	031b      	lsls	r3, r3, #12
 800eb4a:	693a      	ldr	r2, [r7, #16]
 800eb4c:	4313      	orrs	r3, r2
 800eb4e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800eb50:	687b      	ldr	r3, [r7, #4]
 800eb52:	4a12      	ldr	r2, [pc, #72]	; (800eb9c <TIM_OC4_SetConfig+0xa4>)
 800eb54:	4293      	cmp	r3, r2
 800eb56:	d003      	beq.n	800eb60 <TIM_OC4_SetConfig+0x68>
 800eb58:	687b      	ldr	r3, [r7, #4]
 800eb5a:	4a11      	ldr	r2, [pc, #68]	; (800eba0 <TIM_OC4_SetConfig+0xa8>)
 800eb5c:	4293      	cmp	r3, r2
 800eb5e:	d109      	bne.n	800eb74 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800eb60:	697b      	ldr	r3, [r7, #20]
 800eb62:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800eb66:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800eb68:	683b      	ldr	r3, [r7, #0]
 800eb6a:	695b      	ldr	r3, [r3, #20]
 800eb6c:	019b      	lsls	r3, r3, #6
 800eb6e:	697a      	ldr	r2, [r7, #20]
 800eb70:	4313      	orrs	r3, r2
 800eb72:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800eb74:	687b      	ldr	r3, [r7, #4]
 800eb76:	697a      	ldr	r2, [r7, #20]
 800eb78:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800eb7a:	687b      	ldr	r3, [r7, #4]
 800eb7c:	68fa      	ldr	r2, [r7, #12]
 800eb7e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800eb80:	683b      	ldr	r3, [r7, #0]
 800eb82:	685a      	ldr	r2, [r3, #4]
 800eb84:	687b      	ldr	r3, [r7, #4]
 800eb86:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800eb88:	687b      	ldr	r3, [r7, #4]
 800eb8a:	693a      	ldr	r2, [r7, #16]
 800eb8c:	621a      	str	r2, [r3, #32]
}
 800eb8e:	bf00      	nop
 800eb90:	371c      	adds	r7, #28
 800eb92:	46bd      	mov	sp, r7
 800eb94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb98:	4770      	bx	lr
 800eb9a:	bf00      	nop
 800eb9c:	40010000 	.word	0x40010000
 800eba0:	40010400 	.word	0x40010400

0800eba4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800eba4:	b480      	push	{r7}
 800eba6:	b087      	sub	sp, #28
 800eba8:	af00      	add	r7, sp, #0
 800ebaa:	60f8      	str	r0, [r7, #12]
 800ebac:	60b9      	str	r1, [r7, #8]
 800ebae:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800ebb0:	68bb      	ldr	r3, [r7, #8]
 800ebb2:	f003 031f 	and.w	r3, r3, #31
 800ebb6:	2201      	movs	r2, #1
 800ebb8:	fa02 f303 	lsl.w	r3, r2, r3
 800ebbc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800ebbe:	68fb      	ldr	r3, [r7, #12]
 800ebc0:	6a1a      	ldr	r2, [r3, #32]
 800ebc2:	697b      	ldr	r3, [r7, #20]
 800ebc4:	43db      	mvns	r3, r3
 800ebc6:	401a      	ands	r2, r3
 800ebc8:	68fb      	ldr	r3, [r7, #12]
 800ebca:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800ebcc:	68fb      	ldr	r3, [r7, #12]
 800ebce:	6a1a      	ldr	r2, [r3, #32]
 800ebd0:	68bb      	ldr	r3, [r7, #8]
 800ebd2:	f003 031f 	and.w	r3, r3, #31
 800ebd6:	6879      	ldr	r1, [r7, #4]
 800ebd8:	fa01 f303 	lsl.w	r3, r1, r3
 800ebdc:	431a      	orrs	r2, r3
 800ebde:	68fb      	ldr	r3, [r7, #12]
 800ebe0:	621a      	str	r2, [r3, #32]
}
 800ebe2:	bf00      	nop
 800ebe4:	371c      	adds	r7, #28
 800ebe6:	46bd      	mov	sp, r7
 800ebe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebec:	4770      	bx	lr
	...

0800ebf0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800ebf0:	b480      	push	{r7}
 800ebf2:	b085      	sub	sp, #20
 800ebf4:	af00      	add	r7, sp, #0
 800ebf6:	6078      	str	r0, [r7, #4]
 800ebf8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800ebfa:	687b      	ldr	r3, [r7, #4]
 800ebfc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ec00:	2b01      	cmp	r3, #1
 800ec02:	d101      	bne.n	800ec08 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800ec04:	2302      	movs	r3, #2
 800ec06:	e05a      	b.n	800ecbe <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800ec08:	687b      	ldr	r3, [r7, #4]
 800ec0a:	2201      	movs	r2, #1
 800ec0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ec10:	687b      	ldr	r3, [r7, #4]
 800ec12:	2202      	movs	r2, #2
 800ec14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800ec18:	687b      	ldr	r3, [r7, #4]
 800ec1a:	681b      	ldr	r3, [r3, #0]
 800ec1c:	685b      	ldr	r3, [r3, #4]
 800ec1e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800ec20:	687b      	ldr	r3, [r7, #4]
 800ec22:	681b      	ldr	r3, [r3, #0]
 800ec24:	689b      	ldr	r3, [r3, #8]
 800ec26:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800ec28:	68fb      	ldr	r3, [r7, #12]
 800ec2a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ec2e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800ec30:	683b      	ldr	r3, [r7, #0]
 800ec32:	681b      	ldr	r3, [r3, #0]
 800ec34:	68fa      	ldr	r2, [r7, #12]
 800ec36:	4313      	orrs	r3, r2
 800ec38:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800ec3a:	687b      	ldr	r3, [r7, #4]
 800ec3c:	681b      	ldr	r3, [r3, #0]
 800ec3e:	68fa      	ldr	r2, [r7, #12]
 800ec40:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ec42:	687b      	ldr	r3, [r7, #4]
 800ec44:	681b      	ldr	r3, [r3, #0]
 800ec46:	4a21      	ldr	r2, [pc, #132]	; (800eccc <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800ec48:	4293      	cmp	r3, r2
 800ec4a:	d022      	beq.n	800ec92 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ec4c:	687b      	ldr	r3, [r7, #4]
 800ec4e:	681b      	ldr	r3, [r3, #0]
 800ec50:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ec54:	d01d      	beq.n	800ec92 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ec56:	687b      	ldr	r3, [r7, #4]
 800ec58:	681b      	ldr	r3, [r3, #0]
 800ec5a:	4a1d      	ldr	r2, [pc, #116]	; (800ecd0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800ec5c:	4293      	cmp	r3, r2
 800ec5e:	d018      	beq.n	800ec92 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ec60:	687b      	ldr	r3, [r7, #4]
 800ec62:	681b      	ldr	r3, [r3, #0]
 800ec64:	4a1b      	ldr	r2, [pc, #108]	; (800ecd4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800ec66:	4293      	cmp	r3, r2
 800ec68:	d013      	beq.n	800ec92 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ec6a:	687b      	ldr	r3, [r7, #4]
 800ec6c:	681b      	ldr	r3, [r3, #0]
 800ec6e:	4a1a      	ldr	r2, [pc, #104]	; (800ecd8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800ec70:	4293      	cmp	r3, r2
 800ec72:	d00e      	beq.n	800ec92 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ec74:	687b      	ldr	r3, [r7, #4]
 800ec76:	681b      	ldr	r3, [r3, #0]
 800ec78:	4a18      	ldr	r2, [pc, #96]	; (800ecdc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800ec7a:	4293      	cmp	r3, r2
 800ec7c:	d009      	beq.n	800ec92 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ec7e:	687b      	ldr	r3, [r7, #4]
 800ec80:	681b      	ldr	r3, [r3, #0]
 800ec82:	4a17      	ldr	r2, [pc, #92]	; (800ece0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800ec84:	4293      	cmp	r3, r2
 800ec86:	d004      	beq.n	800ec92 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ec88:	687b      	ldr	r3, [r7, #4]
 800ec8a:	681b      	ldr	r3, [r3, #0]
 800ec8c:	4a15      	ldr	r2, [pc, #84]	; (800ece4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800ec8e:	4293      	cmp	r3, r2
 800ec90:	d10c      	bne.n	800ecac <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800ec92:	68bb      	ldr	r3, [r7, #8]
 800ec94:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ec98:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800ec9a:	683b      	ldr	r3, [r7, #0]
 800ec9c:	685b      	ldr	r3, [r3, #4]
 800ec9e:	68ba      	ldr	r2, [r7, #8]
 800eca0:	4313      	orrs	r3, r2
 800eca2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800eca4:	687b      	ldr	r3, [r7, #4]
 800eca6:	681b      	ldr	r3, [r3, #0]
 800eca8:	68ba      	ldr	r2, [r7, #8]
 800ecaa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800ecac:	687b      	ldr	r3, [r7, #4]
 800ecae:	2201      	movs	r2, #1
 800ecb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800ecb4:	687b      	ldr	r3, [r7, #4]
 800ecb6:	2200      	movs	r2, #0
 800ecb8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800ecbc:	2300      	movs	r3, #0
}
 800ecbe:	4618      	mov	r0, r3
 800ecc0:	3714      	adds	r7, #20
 800ecc2:	46bd      	mov	sp, r7
 800ecc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecc8:	4770      	bx	lr
 800ecca:	bf00      	nop
 800eccc:	40010000 	.word	0x40010000
 800ecd0:	40000400 	.word	0x40000400
 800ecd4:	40000800 	.word	0x40000800
 800ecd8:	40000c00 	.word	0x40000c00
 800ecdc:	40010400 	.word	0x40010400
 800ece0:	40014000 	.word	0x40014000
 800ece4:	40001800 	.word	0x40001800

0800ece8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800ece8:	b480      	push	{r7}
 800ecea:	b085      	sub	sp, #20
 800ecec:	af00      	add	r7, sp, #0
 800ecee:	6078      	str	r0, [r7, #4]
 800ecf0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800ecf2:	2300      	movs	r3, #0
 800ecf4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800ecf6:	687b      	ldr	r3, [r7, #4]
 800ecf8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ecfc:	2b01      	cmp	r3, #1
 800ecfe:	d101      	bne.n	800ed04 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800ed00:	2302      	movs	r3, #2
 800ed02:	e03d      	b.n	800ed80 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800ed04:	687b      	ldr	r3, [r7, #4]
 800ed06:	2201      	movs	r2, #1
 800ed08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800ed0c:	68fb      	ldr	r3, [r7, #12]
 800ed0e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800ed12:	683b      	ldr	r3, [r7, #0]
 800ed14:	68db      	ldr	r3, [r3, #12]
 800ed16:	4313      	orrs	r3, r2
 800ed18:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800ed1a:	68fb      	ldr	r3, [r7, #12]
 800ed1c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800ed20:	683b      	ldr	r3, [r7, #0]
 800ed22:	689b      	ldr	r3, [r3, #8]
 800ed24:	4313      	orrs	r3, r2
 800ed26:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800ed28:	68fb      	ldr	r3, [r7, #12]
 800ed2a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800ed2e:	683b      	ldr	r3, [r7, #0]
 800ed30:	685b      	ldr	r3, [r3, #4]
 800ed32:	4313      	orrs	r3, r2
 800ed34:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800ed36:	68fb      	ldr	r3, [r7, #12]
 800ed38:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800ed3c:	683b      	ldr	r3, [r7, #0]
 800ed3e:	681b      	ldr	r3, [r3, #0]
 800ed40:	4313      	orrs	r3, r2
 800ed42:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800ed44:	68fb      	ldr	r3, [r7, #12]
 800ed46:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800ed4a:	683b      	ldr	r3, [r7, #0]
 800ed4c:	691b      	ldr	r3, [r3, #16]
 800ed4e:	4313      	orrs	r3, r2
 800ed50:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800ed52:	68fb      	ldr	r3, [r7, #12]
 800ed54:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800ed58:	683b      	ldr	r3, [r7, #0]
 800ed5a:	695b      	ldr	r3, [r3, #20]
 800ed5c:	4313      	orrs	r3, r2
 800ed5e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800ed60:	68fb      	ldr	r3, [r7, #12]
 800ed62:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800ed66:	683b      	ldr	r3, [r7, #0]
 800ed68:	69db      	ldr	r3, [r3, #28]
 800ed6a:	4313      	orrs	r3, r2
 800ed6c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800ed6e:	687b      	ldr	r3, [r7, #4]
 800ed70:	681b      	ldr	r3, [r3, #0]
 800ed72:	68fa      	ldr	r2, [r7, #12]
 800ed74:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800ed76:	687b      	ldr	r3, [r7, #4]
 800ed78:	2200      	movs	r2, #0
 800ed7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800ed7e:	2300      	movs	r3, #0
}
 800ed80:	4618      	mov	r0, r3
 800ed82:	3714      	adds	r7, #20
 800ed84:	46bd      	mov	sp, r7
 800ed86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed8a:	4770      	bx	lr

0800ed8c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800ed8c:	b480      	push	{r7}
 800ed8e:	b083      	sub	sp, #12
 800ed90:	af00      	add	r7, sp, #0
 800ed92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800ed94:	bf00      	nop
 800ed96:	370c      	adds	r7, #12
 800ed98:	46bd      	mov	sp, r7
 800ed9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed9e:	4770      	bx	lr

0800eda0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800eda0:	b480      	push	{r7}
 800eda2:	b083      	sub	sp, #12
 800eda4:	af00      	add	r7, sp, #0
 800eda6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800eda8:	bf00      	nop
 800edaa:	370c      	adds	r7, #12
 800edac:	46bd      	mov	sp, r7
 800edae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edb2:	4770      	bx	lr

0800edb4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800edb4:	b580      	push	{r7, lr}
 800edb6:	b082      	sub	sp, #8
 800edb8:	af00      	add	r7, sp, #0
 800edba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800edbc:	687b      	ldr	r3, [r7, #4]
 800edbe:	2b00      	cmp	r3, #0
 800edc0:	d101      	bne.n	800edc6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800edc2:	2301      	movs	r3, #1
 800edc4:	e03f      	b.n	800ee46 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800edc6:	687b      	ldr	r3, [r7, #4]
 800edc8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800edcc:	b2db      	uxtb	r3, r3
 800edce:	2b00      	cmp	r3, #0
 800edd0:	d106      	bne.n	800ede0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800edd2:	687b      	ldr	r3, [r7, #4]
 800edd4:	2200      	movs	r2, #0
 800edd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800edda:	6878      	ldr	r0, [r7, #4]
 800eddc:	f7fb f9f6 	bl	800a1cc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800ede0:	687b      	ldr	r3, [r7, #4]
 800ede2:	2224      	movs	r2, #36	; 0x24
 800ede4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800ede8:	687b      	ldr	r3, [r7, #4]
 800edea:	681b      	ldr	r3, [r3, #0]
 800edec:	68da      	ldr	r2, [r3, #12]
 800edee:	687b      	ldr	r3, [r7, #4]
 800edf0:	681b      	ldr	r3, [r3, #0]
 800edf2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800edf6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800edf8:	6878      	ldr	r0, [r7, #4]
 800edfa:	f000 ffe3 	bl	800fdc4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800edfe:	687b      	ldr	r3, [r7, #4]
 800ee00:	681b      	ldr	r3, [r3, #0]
 800ee02:	691a      	ldr	r2, [r3, #16]
 800ee04:	687b      	ldr	r3, [r7, #4]
 800ee06:	681b      	ldr	r3, [r3, #0]
 800ee08:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800ee0c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800ee0e:	687b      	ldr	r3, [r7, #4]
 800ee10:	681b      	ldr	r3, [r3, #0]
 800ee12:	695a      	ldr	r2, [r3, #20]
 800ee14:	687b      	ldr	r3, [r7, #4]
 800ee16:	681b      	ldr	r3, [r3, #0]
 800ee18:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800ee1c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800ee1e:	687b      	ldr	r3, [r7, #4]
 800ee20:	681b      	ldr	r3, [r3, #0]
 800ee22:	68da      	ldr	r2, [r3, #12]
 800ee24:	687b      	ldr	r3, [r7, #4]
 800ee26:	681b      	ldr	r3, [r3, #0]
 800ee28:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800ee2c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ee2e:	687b      	ldr	r3, [r7, #4]
 800ee30:	2200      	movs	r2, #0
 800ee32:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800ee34:	687b      	ldr	r3, [r7, #4]
 800ee36:	2220      	movs	r2, #32
 800ee38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800ee3c:	687b      	ldr	r3, [r7, #4]
 800ee3e:	2220      	movs	r2, #32
 800ee40:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800ee44:	2300      	movs	r3, #0
}
 800ee46:	4618      	mov	r0, r3
 800ee48:	3708      	adds	r7, #8
 800ee4a:	46bd      	mov	sp, r7
 800ee4c:	bd80      	pop	{r7, pc}

0800ee4e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ee4e:	b580      	push	{r7, lr}
 800ee50:	b08a      	sub	sp, #40	; 0x28
 800ee52:	af02      	add	r7, sp, #8
 800ee54:	60f8      	str	r0, [r7, #12]
 800ee56:	60b9      	str	r1, [r7, #8]
 800ee58:	603b      	str	r3, [r7, #0]
 800ee5a:	4613      	mov	r3, r2
 800ee5c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800ee5e:	2300      	movs	r3, #0
 800ee60:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800ee62:	68fb      	ldr	r3, [r7, #12]
 800ee64:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ee68:	b2db      	uxtb	r3, r3
 800ee6a:	2b20      	cmp	r3, #32
 800ee6c:	d17c      	bne.n	800ef68 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800ee6e:	68bb      	ldr	r3, [r7, #8]
 800ee70:	2b00      	cmp	r3, #0
 800ee72:	d002      	beq.n	800ee7a <HAL_UART_Transmit+0x2c>
 800ee74:	88fb      	ldrh	r3, [r7, #6]
 800ee76:	2b00      	cmp	r3, #0
 800ee78:	d101      	bne.n	800ee7e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800ee7a:	2301      	movs	r3, #1
 800ee7c:	e075      	b.n	800ef6a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800ee7e:	68fb      	ldr	r3, [r7, #12]
 800ee80:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ee84:	2b01      	cmp	r3, #1
 800ee86:	d101      	bne.n	800ee8c <HAL_UART_Transmit+0x3e>
 800ee88:	2302      	movs	r3, #2
 800ee8a:	e06e      	b.n	800ef6a <HAL_UART_Transmit+0x11c>
 800ee8c:	68fb      	ldr	r3, [r7, #12]
 800ee8e:	2201      	movs	r2, #1
 800ee90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ee94:	68fb      	ldr	r3, [r7, #12]
 800ee96:	2200      	movs	r2, #0
 800ee98:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800ee9a:	68fb      	ldr	r3, [r7, #12]
 800ee9c:	2221      	movs	r2, #33	; 0x21
 800ee9e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800eea2:	f7fb fbdb 	bl	800a65c <HAL_GetTick>
 800eea6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800eea8:	68fb      	ldr	r3, [r7, #12]
 800eeaa:	88fa      	ldrh	r2, [r7, #6]
 800eeac:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800eeae:	68fb      	ldr	r3, [r7, #12]
 800eeb0:	88fa      	ldrh	r2, [r7, #6]
 800eeb2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800eeb4:	68fb      	ldr	r3, [r7, #12]
 800eeb6:	689b      	ldr	r3, [r3, #8]
 800eeb8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800eebc:	d108      	bne.n	800eed0 <HAL_UART_Transmit+0x82>
 800eebe:	68fb      	ldr	r3, [r7, #12]
 800eec0:	691b      	ldr	r3, [r3, #16]
 800eec2:	2b00      	cmp	r3, #0
 800eec4:	d104      	bne.n	800eed0 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800eec6:	2300      	movs	r3, #0
 800eec8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800eeca:	68bb      	ldr	r3, [r7, #8]
 800eecc:	61bb      	str	r3, [r7, #24]
 800eece:	e003      	b.n	800eed8 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800eed0:	68bb      	ldr	r3, [r7, #8]
 800eed2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800eed4:	2300      	movs	r3, #0
 800eed6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800eed8:	68fb      	ldr	r3, [r7, #12]
 800eeda:	2200      	movs	r2, #0
 800eedc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800eee0:	e02a      	b.n	800ef38 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800eee2:	683b      	ldr	r3, [r7, #0]
 800eee4:	9300      	str	r3, [sp, #0]
 800eee6:	697b      	ldr	r3, [r7, #20]
 800eee8:	2200      	movs	r2, #0
 800eeea:	2180      	movs	r1, #128	; 0x80
 800eeec:	68f8      	ldr	r0, [r7, #12]
 800eeee:	f000 fc9f 	bl	800f830 <UART_WaitOnFlagUntilTimeout>
 800eef2:	4603      	mov	r3, r0
 800eef4:	2b00      	cmp	r3, #0
 800eef6:	d001      	beq.n	800eefc <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800eef8:	2303      	movs	r3, #3
 800eefa:	e036      	b.n	800ef6a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800eefc:	69fb      	ldr	r3, [r7, #28]
 800eefe:	2b00      	cmp	r3, #0
 800ef00:	d10b      	bne.n	800ef1a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800ef02:	69bb      	ldr	r3, [r7, #24]
 800ef04:	881b      	ldrh	r3, [r3, #0]
 800ef06:	461a      	mov	r2, r3
 800ef08:	68fb      	ldr	r3, [r7, #12]
 800ef0a:	681b      	ldr	r3, [r3, #0]
 800ef0c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800ef10:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800ef12:	69bb      	ldr	r3, [r7, #24]
 800ef14:	3302      	adds	r3, #2
 800ef16:	61bb      	str	r3, [r7, #24]
 800ef18:	e007      	b.n	800ef2a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800ef1a:	69fb      	ldr	r3, [r7, #28]
 800ef1c:	781a      	ldrb	r2, [r3, #0]
 800ef1e:	68fb      	ldr	r3, [r7, #12]
 800ef20:	681b      	ldr	r3, [r3, #0]
 800ef22:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800ef24:	69fb      	ldr	r3, [r7, #28]
 800ef26:	3301      	adds	r3, #1
 800ef28:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800ef2a:	68fb      	ldr	r3, [r7, #12]
 800ef2c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800ef2e:	b29b      	uxth	r3, r3
 800ef30:	3b01      	subs	r3, #1
 800ef32:	b29a      	uxth	r2, r3
 800ef34:	68fb      	ldr	r3, [r7, #12]
 800ef36:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800ef38:	68fb      	ldr	r3, [r7, #12]
 800ef3a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800ef3c:	b29b      	uxth	r3, r3
 800ef3e:	2b00      	cmp	r3, #0
 800ef40:	d1cf      	bne.n	800eee2 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800ef42:	683b      	ldr	r3, [r7, #0]
 800ef44:	9300      	str	r3, [sp, #0]
 800ef46:	697b      	ldr	r3, [r7, #20]
 800ef48:	2200      	movs	r2, #0
 800ef4a:	2140      	movs	r1, #64	; 0x40
 800ef4c:	68f8      	ldr	r0, [r7, #12]
 800ef4e:	f000 fc6f 	bl	800f830 <UART_WaitOnFlagUntilTimeout>
 800ef52:	4603      	mov	r3, r0
 800ef54:	2b00      	cmp	r3, #0
 800ef56:	d001      	beq.n	800ef5c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800ef58:	2303      	movs	r3, #3
 800ef5a:	e006      	b.n	800ef6a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800ef5c:	68fb      	ldr	r3, [r7, #12]
 800ef5e:	2220      	movs	r2, #32
 800ef60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800ef64:	2300      	movs	r3, #0
 800ef66:	e000      	b.n	800ef6a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800ef68:	2302      	movs	r3, #2
  }
}
 800ef6a:	4618      	mov	r0, r3
 800ef6c:	3720      	adds	r7, #32
 800ef6e:	46bd      	mov	sp, r7
 800ef70:	bd80      	pop	{r7, pc}

0800ef72 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800ef72:	b580      	push	{r7, lr}
 800ef74:	b084      	sub	sp, #16
 800ef76:	af00      	add	r7, sp, #0
 800ef78:	60f8      	str	r0, [r7, #12]
 800ef7a:	60b9      	str	r1, [r7, #8]
 800ef7c:	4613      	mov	r3, r2
 800ef7e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800ef80:	68fb      	ldr	r3, [r7, #12]
 800ef82:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800ef86:	b2db      	uxtb	r3, r3
 800ef88:	2b20      	cmp	r3, #32
 800ef8a:	d11d      	bne.n	800efc8 <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800ef8c:	68bb      	ldr	r3, [r7, #8]
 800ef8e:	2b00      	cmp	r3, #0
 800ef90:	d002      	beq.n	800ef98 <HAL_UART_Receive_DMA+0x26>
 800ef92:	88fb      	ldrh	r3, [r7, #6]
 800ef94:	2b00      	cmp	r3, #0
 800ef96:	d101      	bne.n	800ef9c <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800ef98:	2301      	movs	r3, #1
 800ef9a:	e016      	b.n	800efca <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800ef9c:	68fb      	ldr	r3, [r7, #12]
 800ef9e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800efa2:	2b01      	cmp	r3, #1
 800efa4:	d101      	bne.n	800efaa <HAL_UART_Receive_DMA+0x38>
 800efa6:	2302      	movs	r3, #2
 800efa8:	e00f      	b.n	800efca <HAL_UART_Receive_DMA+0x58>
 800efaa:	68fb      	ldr	r3, [r7, #12]
 800efac:	2201      	movs	r2, #1
 800efae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800efb2:	68fb      	ldr	r3, [r7, #12]
 800efb4:	2200      	movs	r2, #0
 800efb6:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800efb8:	88fb      	ldrh	r3, [r7, #6]
 800efba:	461a      	mov	r2, r3
 800efbc:	68b9      	ldr	r1, [r7, #8]
 800efbe:	68f8      	ldr	r0, [r7, #12]
 800efc0:	f000 fca4 	bl	800f90c <UART_Start_Receive_DMA>
 800efc4:	4603      	mov	r3, r0
 800efc6:	e000      	b.n	800efca <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 800efc8:	2302      	movs	r3, #2
  }
}
 800efca:	4618      	mov	r0, r3
 800efcc:	3710      	adds	r7, #16
 800efce:	46bd      	mov	sp, r7
 800efd0:	bd80      	pop	{r7, pc}

0800efd2 <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 800efd2:	b580      	push	{r7, lr}
 800efd4:	b090      	sub	sp, #64	; 0x40
 800efd6:	af00      	add	r7, sp, #0
 800efd8:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800efda:	2300      	movs	r3, #0
 800efdc:	63fb      	str	r3, [r7, #60]	; 0x3c
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800efde:	687b      	ldr	r3, [r7, #4]
 800efe0:	681b      	ldr	r3, [r3, #0]
 800efe2:	695b      	ldr	r3, [r3, #20]
 800efe4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800efe8:	2b80      	cmp	r3, #128	; 0x80
 800efea:	bf0c      	ite	eq
 800efec:	2301      	moveq	r3, #1
 800efee:	2300      	movne	r3, #0
 800eff0:	b2db      	uxtb	r3, r3
 800eff2:	63fb      	str	r3, [r7, #60]	; 0x3c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800eff4:	687b      	ldr	r3, [r7, #4]
 800eff6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800effa:	b2db      	uxtb	r3, r3
 800effc:	2b21      	cmp	r3, #33	; 0x21
 800effe:	d128      	bne.n	800f052 <HAL_UART_DMAStop+0x80>
 800f000:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f002:	2b00      	cmp	r3, #0
 800f004:	d025      	beq.n	800f052 <HAL_UART_DMAStop+0x80>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800f006:	687b      	ldr	r3, [r7, #4]
 800f008:	681b      	ldr	r3, [r3, #0]
 800f00a:	3314      	adds	r3, #20
 800f00c:	627b      	str	r3, [r7, #36]	; 0x24
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f00e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f010:	e853 3f00 	ldrex	r3, [r3]
 800f014:	623b      	str	r3, [r7, #32]
   return(result);
 800f016:	6a3b      	ldr	r3, [r7, #32]
 800f018:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800f01c:	63bb      	str	r3, [r7, #56]	; 0x38
 800f01e:	687b      	ldr	r3, [r7, #4]
 800f020:	681b      	ldr	r3, [r3, #0]
 800f022:	3314      	adds	r3, #20
 800f024:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800f026:	633a      	str	r2, [r7, #48]	; 0x30
 800f028:	62fb      	str	r3, [r7, #44]	; 0x2c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f02a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800f02c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f02e:	e841 2300 	strex	r3, r2, [r1]
 800f032:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800f034:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f036:	2b00      	cmp	r3, #0
 800f038:	d1e5      	bne.n	800f006 <HAL_UART_DMAStop+0x34>

    /* Abort the UART DMA Tx stream */
    if (huart->hdmatx != NULL)
 800f03a:	687b      	ldr	r3, [r7, #4]
 800f03c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f03e:	2b00      	cmp	r3, #0
 800f040:	d004      	beq.n	800f04c <HAL_UART_DMAStop+0x7a>
    {
      HAL_DMA_Abort(huart->hdmatx);
 800f042:	687b      	ldr	r3, [r7, #4]
 800f044:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f046:	4618      	mov	r0, r3
 800f048:	f7fc fbb2 	bl	800b7b0 <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 800f04c:	6878      	ldr	r0, [r7, #4]
 800f04e:	f000 fcf7 	bl	800fa40 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800f052:	687b      	ldr	r3, [r7, #4]
 800f054:	681b      	ldr	r3, [r3, #0]
 800f056:	695b      	ldr	r3, [r3, #20]
 800f058:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f05c:	2b40      	cmp	r3, #64	; 0x40
 800f05e:	bf0c      	ite	eq
 800f060:	2301      	moveq	r3, #1
 800f062:	2300      	movne	r3, #0
 800f064:	b2db      	uxtb	r3, r3
 800f066:	63fb      	str	r3, [r7, #60]	; 0x3c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800f068:	687b      	ldr	r3, [r7, #4]
 800f06a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800f06e:	b2db      	uxtb	r3, r3
 800f070:	2b22      	cmp	r3, #34	; 0x22
 800f072:	d128      	bne.n	800f0c6 <HAL_UART_DMAStop+0xf4>
 800f074:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f076:	2b00      	cmp	r3, #0
 800f078:	d025      	beq.n	800f0c6 <HAL_UART_DMAStop+0xf4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800f07a:	687b      	ldr	r3, [r7, #4]
 800f07c:	681b      	ldr	r3, [r3, #0]
 800f07e:	3314      	adds	r3, #20
 800f080:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f082:	693b      	ldr	r3, [r7, #16]
 800f084:	e853 3f00 	ldrex	r3, [r3]
 800f088:	60fb      	str	r3, [r7, #12]
   return(result);
 800f08a:	68fb      	ldr	r3, [r7, #12]
 800f08c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800f090:	637b      	str	r3, [r7, #52]	; 0x34
 800f092:	687b      	ldr	r3, [r7, #4]
 800f094:	681b      	ldr	r3, [r3, #0]
 800f096:	3314      	adds	r3, #20
 800f098:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800f09a:	61fa      	str	r2, [r7, #28]
 800f09c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f09e:	69b9      	ldr	r1, [r7, #24]
 800f0a0:	69fa      	ldr	r2, [r7, #28]
 800f0a2:	e841 2300 	strex	r3, r2, [r1]
 800f0a6:	617b      	str	r3, [r7, #20]
   return(result);
 800f0a8:	697b      	ldr	r3, [r7, #20]
 800f0aa:	2b00      	cmp	r3, #0
 800f0ac:	d1e5      	bne.n	800f07a <HAL_UART_DMAStop+0xa8>

    /* Abort the UART DMA Rx stream */
    if (huart->hdmarx != NULL)
 800f0ae:	687b      	ldr	r3, [r7, #4]
 800f0b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f0b2:	2b00      	cmp	r3, #0
 800f0b4:	d004      	beq.n	800f0c0 <HAL_UART_DMAStop+0xee>
    {
      HAL_DMA_Abort(huart->hdmarx);
 800f0b6:	687b      	ldr	r3, [r7, #4]
 800f0b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f0ba:	4618      	mov	r0, r3
 800f0bc:	f7fc fb78 	bl	800b7b0 <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 800f0c0:	6878      	ldr	r0, [r7, #4]
 800f0c2:	f000 fce5 	bl	800fa90 <UART_EndRxTransfer>
  }

  return HAL_OK;
 800f0c6:	2300      	movs	r3, #0
}
 800f0c8:	4618      	mov	r0, r3
 800f0ca:	3740      	adds	r7, #64	; 0x40
 800f0cc:	46bd      	mov	sp, r7
 800f0ce:	bd80      	pop	{r7, pc}

0800f0d0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800f0d0:	b580      	push	{r7, lr}
 800f0d2:	b0ba      	sub	sp, #232	; 0xe8
 800f0d4:	af00      	add	r7, sp, #0
 800f0d6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800f0d8:	687b      	ldr	r3, [r7, #4]
 800f0da:	681b      	ldr	r3, [r3, #0]
 800f0dc:	681b      	ldr	r3, [r3, #0]
 800f0de:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800f0e2:	687b      	ldr	r3, [r7, #4]
 800f0e4:	681b      	ldr	r3, [r3, #0]
 800f0e6:	68db      	ldr	r3, [r3, #12]
 800f0e8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800f0ec:	687b      	ldr	r3, [r7, #4]
 800f0ee:	681b      	ldr	r3, [r3, #0]
 800f0f0:	695b      	ldr	r3, [r3, #20]
 800f0f2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800f0f6:	2300      	movs	r3, #0
 800f0f8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800f0fc:	2300      	movs	r3, #0
 800f0fe:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800f102:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f106:	f003 030f 	and.w	r3, r3, #15
 800f10a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800f10e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800f112:	2b00      	cmp	r3, #0
 800f114:	d10f      	bne.n	800f136 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800f116:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f11a:	f003 0320 	and.w	r3, r3, #32
 800f11e:	2b00      	cmp	r3, #0
 800f120:	d009      	beq.n	800f136 <HAL_UART_IRQHandler+0x66>
 800f122:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800f126:	f003 0320 	and.w	r3, r3, #32
 800f12a:	2b00      	cmp	r3, #0
 800f12c:	d003      	beq.n	800f136 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800f12e:	6878      	ldr	r0, [r7, #4]
 800f130:	f000 fd8d 	bl	800fc4e <UART_Receive_IT>
      return;
 800f134:	e256      	b.n	800f5e4 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800f136:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800f13a:	2b00      	cmp	r3, #0
 800f13c:	f000 80de 	beq.w	800f2fc <HAL_UART_IRQHandler+0x22c>
 800f140:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800f144:	f003 0301 	and.w	r3, r3, #1
 800f148:	2b00      	cmp	r3, #0
 800f14a:	d106      	bne.n	800f15a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800f14c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800f150:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800f154:	2b00      	cmp	r3, #0
 800f156:	f000 80d1 	beq.w	800f2fc <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800f15a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f15e:	f003 0301 	and.w	r3, r3, #1
 800f162:	2b00      	cmp	r3, #0
 800f164:	d00b      	beq.n	800f17e <HAL_UART_IRQHandler+0xae>
 800f166:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800f16a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800f16e:	2b00      	cmp	r3, #0
 800f170:	d005      	beq.n	800f17e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800f172:	687b      	ldr	r3, [r7, #4]
 800f174:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f176:	f043 0201 	orr.w	r2, r3, #1
 800f17a:	687b      	ldr	r3, [r7, #4]
 800f17c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800f17e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f182:	f003 0304 	and.w	r3, r3, #4
 800f186:	2b00      	cmp	r3, #0
 800f188:	d00b      	beq.n	800f1a2 <HAL_UART_IRQHandler+0xd2>
 800f18a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800f18e:	f003 0301 	and.w	r3, r3, #1
 800f192:	2b00      	cmp	r3, #0
 800f194:	d005      	beq.n	800f1a2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800f196:	687b      	ldr	r3, [r7, #4]
 800f198:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f19a:	f043 0202 	orr.w	r2, r3, #2
 800f19e:	687b      	ldr	r3, [r7, #4]
 800f1a0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800f1a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f1a6:	f003 0302 	and.w	r3, r3, #2
 800f1aa:	2b00      	cmp	r3, #0
 800f1ac:	d00b      	beq.n	800f1c6 <HAL_UART_IRQHandler+0xf6>
 800f1ae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800f1b2:	f003 0301 	and.w	r3, r3, #1
 800f1b6:	2b00      	cmp	r3, #0
 800f1b8:	d005      	beq.n	800f1c6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800f1ba:	687b      	ldr	r3, [r7, #4]
 800f1bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f1be:	f043 0204 	orr.w	r2, r3, #4
 800f1c2:	687b      	ldr	r3, [r7, #4]
 800f1c4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800f1c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f1ca:	f003 0308 	and.w	r3, r3, #8
 800f1ce:	2b00      	cmp	r3, #0
 800f1d0:	d011      	beq.n	800f1f6 <HAL_UART_IRQHandler+0x126>
 800f1d2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800f1d6:	f003 0320 	and.w	r3, r3, #32
 800f1da:	2b00      	cmp	r3, #0
 800f1dc:	d105      	bne.n	800f1ea <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800f1de:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800f1e2:	f003 0301 	and.w	r3, r3, #1
 800f1e6:	2b00      	cmp	r3, #0
 800f1e8:	d005      	beq.n	800f1f6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800f1ea:	687b      	ldr	r3, [r7, #4]
 800f1ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f1ee:	f043 0208 	orr.w	r2, r3, #8
 800f1f2:	687b      	ldr	r3, [r7, #4]
 800f1f4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800f1f6:	687b      	ldr	r3, [r7, #4]
 800f1f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f1fa:	2b00      	cmp	r3, #0
 800f1fc:	f000 81ed 	beq.w	800f5da <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800f200:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f204:	f003 0320 	and.w	r3, r3, #32
 800f208:	2b00      	cmp	r3, #0
 800f20a:	d008      	beq.n	800f21e <HAL_UART_IRQHandler+0x14e>
 800f20c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800f210:	f003 0320 	and.w	r3, r3, #32
 800f214:	2b00      	cmp	r3, #0
 800f216:	d002      	beq.n	800f21e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800f218:	6878      	ldr	r0, [r7, #4]
 800f21a:	f000 fd18 	bl	800fc4e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800f21e:	687b      	ldr	r3, [r7, #4]
 800f220:	681b      	ldr	r3, [r3, #0]
 800f222:	695b      	ldr	r3, [r3, #20]
 800f224:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f228:	2b40      	cmp	r3, #64	; 0x40
 800f22a:	bf0c      	ite	eq
 800f22c:	2301      	moveq	r3, #1
 800f22e:	2300      	movne	r3, #0
 800f230:	b2db      	uxtb	r3, r3
 800f232:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800f236:	687b      	ldr	r3, [r7, #4]
 800f238:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f23a:	f003 0308 	and.w	r3, r3, #8
 800f23e:	2b00      	cmp	r3, #0
 800f240:	d103      	bne.n	800f24a <HAL_UART_IRQHandler+0x17a>
 800f242:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800f246:	2b00      	cmp	r3, #0
 800f248:	d04f      	beq.n	800f2ea <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800f24a:	6878      	ldr	r0, [r7, #4]
 800f24c:	f000 fc20 	bl	800fa90 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f250:	687b      	ldr	r3, [r7, #4]
 800f252:	681b      	ldr	r3, [r3, #0]
 800f254:	695b      	ldr	r3, [r3, #20]
 800f256:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f25a:	2b40      	cmp	r3, #64	; 0x40
 800f25c:	d141      	bne.n	800f2e2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800f25e:	687b      	ldr	r3, [r7, #4]
 800f260:	681b      	ldr	r3, [r3, #0]
 800f262:	3314      	adds	r3, #20
 800f264:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f268:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800f26c:	e853 3f00 	ldrex	r3, [r3]
 800f270:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800f274:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800f278:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800f27c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800f280:	687b      	ldr	r3, [r7, #4]
 800f282:	681b      	ldr	r3, [r3, #0]
 800f284:	3314      	adds	r3, #20
 800f286:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800f28a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800f28e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f292:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800f296:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800f29a:	e841 2300 	strex	r3, r2, [r1]
 800f29e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800f2a2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800f2a6:	2b00      	cmp	r3, #0
 800f2a8:	d1d9      	bne.n	800f25e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800f2aa:	687b      	ldr	r3, [r7, #4]
 800f2ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f2ae:	2b00      	cmp	r3, #0
 800f2b0:	d013      	beq.n	800f2da <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800f2b2:	687b      	ldr	r3, [r7, #4]
 800f2b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f2b6:	4a7d      	ldr	r2, [pc, #500]	; (800f4ac <HAL_UART_IRQHandler+0x3dc>)
 800f2b8:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800f2ba:	687b      	ldr	r3, [r7, #4]
 800f2bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f2be:	4618      	mov	r0, r3
 800f2c0:	f7fc fae6 	bl	800b890 <HAL_DMA_Abort_IT>
 800f2c4:	4603      	mov	r3, r0
 800f2c6:	2b00      	cmp	r3, #0
 800f2c8:	d016      	beq.n	800f2f8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800f2ca:	687b      	ldr	r3, [r7, #4]
 800f2cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f2ce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f2d0:	687a      	ldr	r2, [r7, #4]
 800f2d2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800f2d4:	4610      	mov	r0, r2
 800f2d6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f2d8:	e00e      	b.n	800f2f8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800f2da:	6878      	ldr	r0, [r7, #4]
 800f2dc:	f000 f99a 	bl	800f614 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f2e0:	e00a      	b.n	800f2f8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800f2e2:	6878      	ldr	r0, [r7, #4]
 800f2e4:	f000 f996 	bl	800f614 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f2e8:	e006      	b.n	800f2f8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800f2ea:	6878      	ldr	r0, [r7, #4]
 800f2ec:	f000 f992 	bl	800f614 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f2f0:	687b      	ldr	r3, [r7, #4]
 800f2f2:	2200      	movs	r2, #0
 800f2f4:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800f2f6:	e170      	b.n	800f5da <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f2f8:	bf00      	nop
    return;
 800f2fa:	e16e      	b.n	800f5da <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f2fc:	687b      	ldr	r3, [r7, #4]
 800f2fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f300:	2b01      	cmp	r3, #1
 800f302:	f040 814a 	bne.w	800f59a <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800f306:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f30a:	f003 0310 	and.w	r3, r3, #16
 800f30e:	2b00      	cmp	r3, #0
 800f310:	f000 8143 	beq.w	800f59a <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800f314:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800f318:	f003 0310 	and.w	r3, r3, #16
 800f31c:	2b00      	cmp	r3, #0
 800f31e:	f000 813c 	beq.w	800f59a <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800f322:	2300      	movs	r3, #0
 800f324:	60bb      	str	r3, [r7, #8]
 800f326:	687b      	ldr	r3, [r7, #4]
 800f328:	681b      	ldr	r3, [r3, #0]
 800f32a:	681b      	ldr	r3, [r3, #0]
 800f32c:	60bb      	str	r3, [r7, #8]
 800f32e:	687b      	ldr	r3, [r7, #4]
 800f330:	681b      	ldr	r3, [r3, #0]
 800f332:	685b      	ldr	r3, [r3, #4]
 800f334:	60bb      	str	r3, [r7, #8]
 800f336:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f338:	687b      	ldr	r3, [r7, #4]
 800f33a:	681b      	ldr	r3, [r3, #0]
 800f33c:	695b      	ldr	r3, [r3, #20]
 800f33e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f342:	2b40      	cmp	r3, #64	; 0x40
 800f344:	f040 80b4 	bne.w	800f4b0 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800f348:	687b      	ldr	r3, [r7, #4]
 800f34a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f34c:	681b      	ldr	r3, [r3, #0]
 800f34e:	685b      	ldr	r3, [r3, #4]
 800f350:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800f354:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800f358:	2b00      	cmp	r3, #0
 800f35a:	f000 8140 	beq.w	800f5de <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800f35e:	687b      	ldr	r3, [r7, #4]
 800f360:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800f362:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800f366:	429a      	cmp	r2, r3
 800f368:	f080 8139 	bcs.w	800f5de <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800f36c:	687b      	ldr	r3, [r7, #4]
 800f36e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800f372:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800f374:	687b      	ldr	r3, [r7, #4]
 800f376:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f378:	69db      	ldr	r3, [r3, #28]
 800f37a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800f37e:	f000 8088 	beq.w	800f492 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800f382:	687b      	ldr	r3, [r7, #4]
 800f384:	681b      	ldr	r3, [r3, #0]
 800f386:	330c      	adds	r3, #12
 800f388:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f38c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800f390:	e853 3f00 	ldrex	r3, [r3]
 800f394:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800f398:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800f39c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800f3a0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800f3a4:	687b      	ldr	r3, [r7, #4]
 800f3a6:	681b      	ldr	r3, [r3, #0]
 800f3a8:	330c      	adds	r3, #12
 800f3aa:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800f3ae:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800f3b2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f3b6:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800f3ba:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800f3be:	e841 2300 	strex	r3, r2, [r1]
 800f3c2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800f3c6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800f3ca:	2b00      	cmp	r3, #0
 800f3cc:	d1d9      	bne.n	800f382 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f3ce:	687b      	ldr	r3, [r7, #4]
 800f3d0:	681b      	ldr	r3, [r3, #0]
 800f3d2:	3314      	adds	r3, #20
 800f3d4:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f3d6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800f3d8:	e853 3f00 	ldrex	r3, [r3]
 800f3dc:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800f3de:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800f3e0:	f023 0301 	bic.w	r3, r3, #1
 800f3e4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800f3e8:	687b      	ldr	r3, [r7, #4]
 800f3ea:	681b      	ldr	r3, [r3, #0]
 800f3ec:	3314      	adds	r3, #20
 800f3ee:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800f3f2:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800f3f6:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f3f8:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800f3fa:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800f3fe:	e841 2300 	strex	r3, r2, [r1]
 800f402:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800f404:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800f406:	2b00      	cmp	r3, #0
 800f408:	d1e1      	bne.n	800f3ce <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800f40a:	687b      	ldr	r3, [r7, #4]
 800f40c:	681b      	ldr	r3, [r3, #0]
 800f40e:	3314      	adds	r3, #20
 800f410:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f412:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800f414:	e853 3f00 	ldrex	r3, [r3]
 800f418:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800f41a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800f41c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800f420:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800f424:	687b      	ldr	r3, [r7, #4]
 800f426:	681b      	ldr	r3, [r3, #0]
 800f428:	3314      	adds	r3, #20
 800f42a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800f42e:	66fa      	str	r2, [r7, #108]	; 0x6c
 800f430:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f432:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800f434:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800f436:	e841 2300 	strex	r3, r2, [r1]
 800f43a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800f43c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800f43e:	2b00      	cmp	r3, #0
 800f440:	d1e3      	bne.n	800f40a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800f442:	687b      	ldr	r3, [r7, #4]
 800f444:	2220      	movs	r2, #32
 800f446:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f44a:	687b      	ldr	r3, [r7, #4]
 800f44c:	2200      	movs	r2, #0
 800f44e:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f450:	687b      	ldr	r3, [r7, #4]
 800f452:	681b      	ldr	r3, [r3, #0]
 800f454:	330c      	adds	r3, #12
 800f456:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f458:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f45a:	e853 3f00 	ldrex	r3, [r3]
 800f45e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800f460:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800f462:	f023 0310 	bic.w	r3, r3, #16
 800f466:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800f46a:	687b      	ldr	r3, [r7, #4]
 800f46c:	681b      	ldr	r3, [r3, #0]
 800f46e:	330c      	adds	r3, #12
 800f470:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800f474:	65ba      	str	r2, [r7, #88]	; 0x58
 800f476:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f478:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800f47a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800f47c:	e841 2300 	strex	r3, r2, [r1]
 800f480:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800f482:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f484:	2b00      	cmp	r3, #0
 800f486:	d1e3      	bne.n	800f450 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800f488:	687b      	ldr	r3, [r7, #4]
 800f48a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f48c:	4618      	mov	r0, r3
 800f48e:	f7fc f98f 	bl	800b7b0 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800f492:	687b      	ldr	r3, [r7, #4]
 800f494:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800f496:	687b      	ldr	r3, [r7, #4]
 800f498:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800f49a:	b29b      	uxth	r3, r3
 800f49c:	1ad3      	subs	r3, r2, r3
 800f49e:	b29b      	uxth	r3, r3
 800f4a0:	4619      	mov	r1, r3
 800f4a2:	6878      	ldr	r0, [r7, #4]
 800f4a4:	f000 f8c0 	bl	800f628 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800f4a8:	e099      	b.n	800f5de <HAL_UART_IRQHandler+0x50e>
 800f4aa:	bf00      	nop
 800f4ac:	0800fb57 	.word	0x0800fb57
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800f4b0:	687b      	ldr	r3, [r7, #4]
 800f4b2:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800f4b4:	687b      	ldr	r3, [r7, #4]
 800f4b6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800f4b8:	b29b      	uxth	r3, r3
 800f4ba:	1ad3      	subs	r3, r2, r3
 800f4bc:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800f4c0:	687b      	ldr	r3, [r7, #4]
 800f4c2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800f4c4:	b29b      	uxth	r3, r3
 800f4c6:	2b00      	cmp	r3, #0
 800f4c8:	f000 808b 	beq.w	800f5e2 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 800f4cc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800f4d0:	2b00      	cmp	r3, #0
 800f4d2:	f000 8086 	beq.w	800f5e2 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800f4d6:	687b      	ldr	r3, [r7, #4]
 800f4d8:	681b      	ldr	r3, [r3, #0]
 800f4da:	330c      	adds	r3, #12
 800f4dc:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f4de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f4e0:	e853 3f00 	ldrex	r3, [r3]
 800f4e4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800f4e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f4e8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800f4ec:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800f4f0:	687b      	ldr	r3, [r7, #4]
 800f4f2:	681b      	ldr	r3, [r3, #0]
 800f4f4:	330c      	adds	r3, #12
 800f4f6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800f4fa:	647a      	str	r2, [r7, #68]	; 0x44
 800f4fc:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f4fe:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800f500:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f502:	e841 2300 	strex	r3, r2, [r1]
 800f506:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800f508:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f50a:	2b00      	cmp	r3, #0
 800f50c:	d1e3      	bne.n	800f4d6 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f50e:	687b      	ldr	r3, [r7, #4]
 800f510:	681b      	ldr	r3, [r3, #0]
 800f512:	3314      	adds	r3, #20
 800f514:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f516:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f518:	e853 3f00 	ldrex	r3, [r3]
 800f51c:	623b      	str	r3, [r7, #32]
   return(result);
 800f51e:	6a3b      	ldr	r3, [r7, #32]
 800f520:	f023 0301 	bic.w	r3, r3, #1
 800f524:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800f528:	687b      	ldr	r3, [r7, #4]
 800f52a:	681b      	ldr	r3, [r3, #0]
 800f52c:	3314      	adds	r3, #20
 800f52e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800f532:	633a      	str	r2, [r7, #48]	; 0x30
 800f534:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f536:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800f538:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f53a:	e841 2300 	strex	r3, r2, [r1]
 800f53e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800f540:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f542:	2b00      	cmp	r3, #0
 800f544:	d1e3      	bne.n	800f50e <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800f546:	687b      	ldr	r3, [r7, #4]
 800f548:	2220      	movs	r2, #32
 800f54a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f54e:	687b      	ldr	r3, [r7, #4]
 800f550:	2200      	movs	r2, #0
 800f552:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f554:	687b      	ldr	r3, [r7, #4]
 800f556:	681b      	ldr	r3, [r3, #0]
 800f558:	330c      	adds	r3, #12
 800f55a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f55c:	693b      	ldr	r3, [r7, #16]
 800f55e:	e853 3f00 	ldrex	r3, [r3]
 800f562:	60fb      	str	r3, [r7, #12]
   return(result);
 800f564:	68fb      	ldr	r3, [r7, #12]
 800f566:	f023 0310 	bic.w	r3, r3, #16
 800f56a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800f56e:	687b      	ldr	r3, [r7, #4]
 800f570:	681b      	ldr	r3, [r3, #0]
 800f572:	330c      	adds	r3, #12
 800f574:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800f578:	61fa      	str	r2, [r7, #28]
 800f57a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f57c:	69b9      	ldr	r1, [r7, #24]
 800f57e:	69fa      	ldr	r2, [r7, #28]
 800f580:	e841 2300 	strex	r3, r2, [r1]
 800f584:	617b      	str	r3, [r7, #20]
   return(result);
 800f586:	697b      	ldr	r3, [r7, #20]
 800f588:	2b00      	cmp	r3, #0
 800f58a:	d1e3      	bne.n	800f554 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800f58c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800f590:	4619      	mov	r1, r3
 800f592:	6878      	ldr	r0, [r7, #4]
 800f594:	f000 f848 	bl	800f628 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800f598:	e023      	b.n	800f5e2 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800f59a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f59e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f5a2:	2b00      	cmp	r3, #0
 800f5a4:	d009      	beq.n	800f5ba <HAL_UART_IRQHandler+0x4ea>
 800f5a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800f5aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f5ae:	2b00      	cmp	r3, #0
 800f5b0:	d003      	beq.n	800f5ba <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800f5b2:	6878      	ldr	r0, [r7, #4]
 800f5b4:	f000 fae3 	bl	800fb7e <UART_Transmit_IT>
    return;
 800f5b8:	e014      	b.n	800f5e4 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800f5ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f5be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f5c2:	2b00      	cmp	r3, #0
 800f5c4:	d00e      	beq.n	800f5e4 <HAL_UART_IRQHandler+0x514>
 800f5c6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800f5ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f5ce:	2b00      	cmp	r3, #0
 800f5d0:	d008      	beq.n	800f5e4 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800f5d2:	6878      	ldr	r0, [r7, #4]
 800f5d4:	f000 fb23 	bl	800fc1e <UART_EndTransmit_IT>
    return;
 800f5d8:	e004      	b.n	800f5e4 <HAL_UART_IRQHandler+0x514>
    return;
 800f5da:	bf00      	nop
 800f5dc:	e002      	b.n	800f5e4 <HAL_UART_IRQHandler+0x514>
      return;
 800f5de:	bf00      	nop
 800f5e0:	e000      	b.n	800f5e4 <HAL_UART_IRQHandler+0x514>
      return;
 800f5e2:	bf00      	nop
  }
}
 800f5e4:	37e8      	adds	r7, #232	; 0xe8
 800f5e6:	46bd      	mov	sp, r7
 800f5e8:	bd80      	pop	{r7, pc}
 800f5ea:	bf00      	nop

0800f5ec <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800f5ec:	b480      	push	{r7}
 800f5ee:	b083      	sub	sp, #12
 800f5f0:	af00      	add	r7, sp, #0
 800f5f2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800f5f4:	bf00      	nop
 800f5f6:	370c      	adds	r7, #12
 800f5f8:	46bd      	mov	sp, r7
 800f5fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5fe:	4770      	bx	lr

0800f600 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800f600:	b480      	push	{r7}
 800f602:	b083      	sub	sp, #12
 800f604:	af00      	add	r7, sp, #0
 800f606:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800f608:	bf00      	nop
 800f60a:	370c      	adds	r7, #12
 800f60c:	46bd      	mov	sp, r7
 800f60e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f612:	4770      	bx	lr

0800f614 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800f614:	b480      	push	{r7}
 800f616:	b083      	sub	sp, #12
 800f618:	af00      	add	r7, sp, #0
 800f61a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800f61c:	bf00      	nop
 800f61e:	370c      	adds	r7, #12
 800f620:	46bd      	mov	sp, r7
 800f622:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f626:	4770      	bx	lr

0800f628 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800f628:	b480      	push	{r7}
 800f62a:	b083      	sub	sp, #12
 800f62c:	af00      	add	r7, sp, #0
 800f62e:	6078      	str	r0, [r7, #4]
 800f630:	460b      	mov	r3, r1
 800f632:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800f634:	bf00      	nop
 800f636:	370c      	adds	r7, #12
 800f638:	46bd      	mov	sp, r7
 800f63a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f63e:	4770      	bx	lr

0800f640 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800f640:	b580      	push	{r7, lr}
 800f642:	b09c      	sub	sp, #112	; 0x70
 800f644:	af00      	add	r7, sp, #0
 800f646:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800f648:	687b      	ldr	r3, [r7, #4]
 800f64a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f64c:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800f64e:	687b      	ldr	r3, [r7, #4]
 800f650:	681b      	ldr	r3, [r3, #0]
 800f652:	681b      	ldr	r3, [r3, #0]
 800f654:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800f658:	2b00      	cmp	r3, #0
 800f65a:	d172      	bne.n	800f742 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 800f65c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800f65e:	2200      	movs	r2, #0
 800f660:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800f662:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800f664:	681b      	ldr	r3, [r3, #0]
 800f666:	330c      	adds	r3, #12
 800f668:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f66a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f66c:	e853 3f00 	ldrex	r3, [r3]
 800f670:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800f672:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800f674:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800f678:	66bb      	str	r3, [r7, #104]	; 0x68
 800f67a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800f67c:	681b      	ldr	r3, [r3, #0]
 800f67e:	330c      	adds	r3, #12
 800f680:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800f682:	65ba      	str	r2, [r7, #88]	; 0x58
 800f684:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f686:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800f688:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800f68a:	e841 2300 	strex	r3, r2, [r1]
 800f68e:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800f690:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f692:	2b00      	cmp	r3, #0
 800f694:	d1e5      	bne.n	800f662 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f696:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800f698:	681b      	ldr	r3, [r3, #0]
 800f69a:	3314      	adds	r3, #20
 800f69c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f69e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f6a0:	e853 3f00 	ldrex	r3, [r3]
 800f6a4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800f6a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f6a8:	f023 0301 	bic.w	r3, r3, #1
 800f6ac:	667b      	str	r3, [r7, #100]	; 0x64
 800f6ae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800f6b0:	681b      	ldr	r3, [r3, #0]
 800f6b2:	3314      	adds	r3, #20
 800f6b4:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800f6b6:	647a      	str	r2, [r7, #68]	; 0x44
 800f6b8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f6ba:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800f6bc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f6be:	e841 2300 	strex	r3, r2, [r1]
 800f6c2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800f6c4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f6c6:	2b00      	cmp	r3, #0
 800f6c8:	d1e5      	bne.n	800f696 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800f6ca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800f6cc:	681b      	ldr	r3, [r3, #0]
 800f6ce:	3314      	adds	r3, #20
 800f6d0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f6d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f6d4:	e853 3f00 	ldrex	r3, [r3]
 800f6d8:	623b      	str	r3, [r7, #32]
   return(result);
 800f6da:	6a3b      	ldr	r3, [r7, #32]
 800f6dc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800f6e0:	663b      	str	r3, [r7, #96]	; 0x60
 800f6e2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800f6e4:	681b      	ldr	r3, [r3, #0]
 800f6e6:	3314      	adds	r3, #20
 800f6e8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800f6ea:	633a      	str	r2, [r7, #48]	; 0x30
 800f6ec:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f6ee:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800f6f0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f6f2:	e841 2300 	strex	r3, r2, [r1]
 800f6f6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800f6f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f6fa:	2b00      	cmp	r3, #0
 800f6fc:	d1e5      	bne.n	800f6ca <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800f6fe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800f700:	2220      	movs	r2, #32
 800f702:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f706:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800f708:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f70a:	2b01      	cmp	r3, #1
 800f70c:	d119      	bne.n	800f742 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f70e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800f710:	681b      	ldr	r3, [r3, #0]
 800f712:	330c      	adds	r3, #12
 800f714:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f716:	693b      	ldr	r3, [r7, #16]
 800f718:	e853 3f00 	ldrex	r3, [r3]
 800f71c:	60fb      	str	r3, [r7, #12]
   return(result);
 800f71e:	68fb      	ldr	r3, [r7, #12]
 800f720:	f023 0310 	bic.w	r3, r3, #16
 800f724:	65fb      	str	r3, [r7, #92]	; 0x5c
 800f726:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800f728:	681b      	ldr	r3, [r3, #0]
 800f72a:	330c      	adds	r3, #12
 800f72c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800f72e:	61fa      	str	r2, [r7, #28]
 800f730:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f732:	69b9      	ldr	r1, [r7, #24]
 800f734:	69fa      	ldr	r2, [r7, #28]
 800f736:	e841 2300 	strex	r3, r2, [r1]
 800f73a:	617b      	str	r3, [r7, #20]
   return(result);
 800f73c:	697b      	ldr	r3, [r7, #20]
 800f73e:	2b00      	cmp	r3, #0
 800f740:	d1e5      	bne.n	800f70e <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f742:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800f744:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f746:	2b01      	cmp	r3, #1
 800f748:	d106      	bne.n	800f758 <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800f74a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800f74c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800f74e:	4619      	mov	r1, r3
 800f750:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800f752:	f7ff ff69 	bl	800f628 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800f756:	e002      	b.n	800f75e <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 800f758:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800f75a:	f7f9 fe87 	bl	800946c <HAL_UART_RxCpltCallback>
}
 800f75e:	bf00      	nop
 800f760:	3770      	adds	r7, #112	; 0x70
 800f762:	46bd      	mov	sp, r7
 800f764:	bd80      	pop	{r7, pc}

0800f766 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800f766:	b580      	push	{r7, lr}
 800f768:	b084      	sub	sp, #16
 800f76a:	af00      	add	r7, sp, #0
 800f76c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800f76e:	687b      	ldr	r3, [r7, #4]
 800f770:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f772:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f774:	68fb      	ldr	r3, [r7, #12]
 800f776:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f778:	2b01      	cmp	r3, #1
 800f77a:	d108      	bne.n	800f78e <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800f77c:	68fb      	ldr	r3, [r7, #12]
 800f77e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800f780:	085b      	lsrs	r3, r3, #1
 800f782:	b29b      	uxth	r3, r3
 800f784:	4619      	mov	r1, r3
 800f786:	68f8      	ldr	r0, [r7, #12]
 800f788:	f7ff ff4e 	bl	800f628 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800f78c:	e002      	b.n	800f794 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 800f78e:	68f8      	ldr	r0, [r7, #12]
 800f790:	f7ff ff36 	bl	800f600 <HAL_UART_RxHalfCpltCallback>
}
 800f794:	bf00      	nop
 800f796:	3710      	adds	r7, #16
 800f798:	46bd      	mov	sp, r7
 800f79a:	bd80      	pop	{r7, pc}

0800f79c <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800f79c:	b580      	push	{r7, lr}
 800f79e:	b084      	sub	sp, #16
 800f7a0:	af00      	add	r7, sp, #0
 800f7a2:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800f7a4:	2300      	movs	r3, #0
 800f7a6:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800f7a8:	687b      	ldr	r3, [r7, #4]
 800f7aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f7ac:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800f7ae:	68bb      	ldr	r3, [r7, #8]
 800f7b0:	681b      	ldr	r3, [r3, #0]
 800f7b2:	695b      	ldr	r3, [r3, #20]
 800f7b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f7b8:	2b80      	cmp	r3, #128	; 0x80
 800f7ba:	bf0c      	ite	eq
 800f7bc:	2301      	moveq	r3, #1
 800f7be:	2300      	movne	r3, #0
 800f7c0:	b2db      	uxtb	r3, r3
 800f7c2:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800f7c4:	68bb      	ldr	r3, [r7, #8]
 800f7c6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800f7ca:	b2db      	uxtb	r3, r3
 800f7cc:	2b21      	cmp	r3, #33	; 0x21
 800f7ce:	d108      	bne.n	800f7e2 <UART_DMAError+0x46>
 800f7d0:	68fb      	ldr	r3, [r7, #12]
 800f7d2:	2b00      	cmp	r3, #0
 800f7d4:	d005      	beq.n	800f7e2 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800f7d6:	68bb      	ldr	r3, [r7, #8]
 800f7d8:	2200      	movs	r2, #0
 800f7da:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800f7dc:	68b8      	ldr	r0, [r7, #8]
 800f7de:	f000 f92f 	bl	800fa40 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800f7e2:	68bb      	ldr	r3, [r7, #8]
 800f7e4:	681b      	ldr	r3, [r3, #0]
 800f7e6:	695b      	ldr	r3, [r3, #20]
 800f7e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f7ec:	2b40      	cmp	r3, #64	; 0x40
 800f7ee:	bf0c      	ite	eq
 800f7f0:	2301      	moveq	r3, #1
 800f7f2:	2300      	movne	r3, #0
 800f7f4:	b2db      	uxtb	r3, r3
 800f7f6:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800f7f8:	68bb      	ldr	r3, [r7, #8]
 800f7fa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800f7fe:	b2db      	uxtb	r3, r3
 800f800:	2b22      	cmp	r3, #34	; 0x22
 800f802:	d108      	bne.n	800f816 <UART_DMAError+0x7a>
 800f804:	68fb      	ldr	r3, [r7, #12]
 800f806:	2b00      	cmp	r3, #0
 800f808:	d005      	beq.n	800f816 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800f80a:	68bb      	ldr	r3, [r7, #8]
 800f80c:	2200      	movs	r2, #0
 800f80e:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800f810:	68b8      	ldr	r0, [r7, #8]
 800f812:	f000 f93d 	bl	800fa90 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800f816:	68bb      	ldr	r3, [r7, #8]
 800f818:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f81a:	f043 0210 	orr.w	r2, r3, #16
 800f81e:	68bb      	ldr	r3, [r7, #8]
 800f820:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800f822:	68b8      	ldr	r0, [r7, #8]
 800f824:	f7ff fef6 	bl	800f614 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800f828:	bf00      	nop
 800f82a:	3710      	adds	r7, #16
 800f82c:	46bd      	mov	sp, r7
 800f82e:	bd80      	pop	{r7, pc}

0800f830 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800f830:	b580      	push	{r7, lr}
 800f832:	b090      	sub	sp, #64	; 0x40
 800f834:	af00      	add	r7, sp, #0
 800f836:	60f8      	str	r0, [r7, #12]
 800f838:	60b9      	str	r1, [r7, #8]
 800f83a:	603b      	str	r3, [r7, #0]
 800f83c:	4613      	mov	r3, r2
 800f83e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800f840:	e050      	b.n	800f8e4 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800f842:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800f844:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f848:	d04c      	beq.n	800f8e4 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800f84a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800f84c:	2b00      	cmp	r3, #0
 800f84e:	d007      	beq.n	800f860 <UART_WaitOnFlagUntilTimeout+0x30>
 800f850:	f7fa ff04 	bl	800a65c <HAL_GetTick>
 800f854:	4602      	mov	r2, r0
 800f856:	683b      	ldr	r3, [r7, #0]
 800f858:	1ad3      	subs	r3, r2, r3
 800f85a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800f85c:	429a      	cmp	r2, r3
 800f85e:	d241      	bcs.n	800f8e4 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800f860:	68fb      	ldr	r3, [r7, #12]
 800f862:	681b      	ldr	r3, [r3, #0]
 800f864:	330c      	adds	r3, #12
 800f866:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f868:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f86a:	e853 3f00 	ldrex	r3, [r3]
 800f86e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800f870:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f872:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800f876:	63fb      	str	r3, [r7, #60]	; 0x3c
 800f878:	68fb      	ldr	r3, [r7, #12]
 800f87a:	681b      	ldr	r3, [r3, #0]
 800f87c:	330c      	adds	r3, #12
 800f87e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800f880:	637a      	str	r2, [r7, #52]	; 0x34
 800f882:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f884:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800f886:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800f888:	e841 2300 	strex	r3, r2, [r1]
 800f88c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800f88e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f890:	2b00      	cmp	r3, #0
 800f892:	d1e5      	bne.n	800f860 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f894:	68fb      	ldr	r3, [r7, #12]
 800f896:	681b      	ldr	r3, [r3, #0]
 800f898:	3314      	adds	r3, #20
 800f89a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f89c:	697b      	ldr	r3, [r7, #20]
 800f89e:	e853 3f00 	ldrex	r3, [r3]
 800f8a2:	613b      	str	r3, [r7, #16]
   return(result);
 800f8a4:	693b      	ldr	r3, [r7, #16]
 800f8a6:	f023 0301 	bic.w	r3, r3, #1
 800f8aa:	63bb      	str	r3, [r7, #56]	; 0x38
 800f8ac:	68fb      	ldr	r3, [r7, #12]
 800f8ae:	681b      	ldr	r3, [r3, #0]
 800f8b0:	3314      	adds	r3, #20
 800f8b2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800f8b4:	623a      	str	r2, [r7, #32]
 800f8b6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f8b8:	69f9      	ldr	r1, [r7, #28]
 800f8ba:	6a3a      	ldr	r2, [r7, #32]
 800f8bc:	e841 2300 	strex	r3, r2, [r1]
 800f8c0:	61bb      	str	r3, [r7, #24]
   return(result);
 800f8c2:	69bb      	ldr	r3, [r7, #24]
 800f8c4:	2b00      	cmp	r3, #0
 800f8c6:	d1e5      	bne.n	800f894 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800f8c8:	68fb      	ldr	r3, [r7, #12]
 800f8ca:	2220      	movs	r2, #32
 800f8cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800f8d0:	68fb      	ldr	r3, [r7, #12]
 800f8d2:	2220      	movs	r2, #32
 800f8d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800f8d8:	68fb      	ldr	r3, [r7, #12]
 800f8da:	2200      	movs	r2, #0
 800f8dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800f8e0:	2303      	movs	r3, #3
 800f8e2:	e00f      	b.n	800f904 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800f8e4:	68fb      	ldr	r3, [r7, #12]
 800f8e6:	681b      	ldr	r3, [r3, #0]
 800f8e8:	681a      	ldr	r2, [r3, #0]
 800f8ea:	68bb      	ldr	r3, [r7, #8]
 800f8ec:	4013      	ands	r3, r2
 800f8ee:	68ba      	ldr	r2, [r7, #8]
 800f8f0:	429a      	cmp	r2, r3
 800f8f2:	bf0c      	ite	eq
 800f8f4:	2301      	moveq	r3, #1
 800f8f6:	2300      	movne	r3, #0
 800f8f8:	b2db      	uxtb	r3, r3
 800f8fa:	461a      	mov	r2, r3
 800f8fc:	79fb      	ldrb	r3, [r7, #7]
 800f8fe:	429a      	cmp	r2, r3
 800f900:	d09f      	beq.n	800f842 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800f902:	2300      	movs	r3, #0
}
 800f904:	4618      	mov	r0, r3
 800f906:	3740      	adds	r7, #64	; 0x40
 800f908:	46bd      	mov	sp, r7
 800f90a:	bd80      	pop	{r7, pc}

0800f90c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800f90c:	b580      	push	{r7, lr}
 800f90e:	b098      	sub	sp, #96	; 0x60
 800f910:	af00      	add	r7, sp, #0
 800f912:	60f8      	str	r0, [r7, #12]
 800f914:	60b9      	str	r1, [r7, #8]
 800f916:	4613      	mov	r3, r2
 800f918:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800f91a:	68ba      	ldr	r2, [r7, #8]
 800f91c:	68fb      	ldr	r3, [r7, #12]
 800f91e:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800f920:	68fb      	ldr	r3, [r7, #12]
 800f922:	88fa      	ldrh	r2, [r7, #6]
 800f924:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f926:	68fb      	ldr	r3, [r7, #12]
 800f928:	2200      	movs	r2, #0
 800f92a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800f92c:	68fb      	ldr	r3, [r7, #12]
 800f92e:	2222      	movs	r2, #34	; 0x22
 800f930:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800f934:	68fb      	ldr	r3, [r7, #12]
 800f936:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f938:	4a3e      	ldr	r2, [pc, #248]	; (800fa34 <UART_Start_Receive_DMA+0x128>)
 800f93a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800f93c:	68fb      	ldr	r3, [r7, #12]
 800f93e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f940:	4a3d      	ldr	r2, [pc, #244]	; (800fa38 <UART_Start_Receive_DMA+0x12c>)
 800f942:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 800f944:	68fb      	ldr	r3, [r7, #12]
 800f946:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f948:	4a3c      	ldr	r2, [pc, #240]	; (800fa3c <UART_Start_Receive_DMA+0x130>)
 800f94a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 800f94c:	68fb      	ldr	r3, [r7, #12]
 800f94e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f950:	2200      	movs	r2, #0
 800f952:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 800f954:	f107 0308 	add.w	r3, r7, #8
 800f958:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800f95a:	68fb      	ldr	r3, [r7, #12]
 800f95c:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800f95e:	68fb      	ldr	r3, [r7, #12]
 800f960:	681b      	ldr	r3, [r3, #0]
 800f962:	3304      	adds	r3, #4
 800f964:	4619      	mov	r1, r3
 800f966:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800f968:	681a      	ldr	r2, [r3, #0]
 800f96a:	88fb      	ldrh	r3, [r7, #6]
 800f96c:	f7fb fec8 	bl	800b700 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 800f970:	2300      	movs	r3, #0
 800f972:	613b      	str	r3, [r7, #16]
 800f974:	68fb      	ldr	r3, [r7, #12]
 800f976:	681b      	ldr	r3, [r3, #0]
 800f978:	681b      	ldr	r3, [r3, #0]
 800f97a:	613b      	str	r3, [r7, #16]
 800f97c:	68fb      	ldr	r3, [r7, #12]
 800f97e:	681b      	ldr	r3, [r3, #0]
 800f980:	685b      	ldr	r3, [r3, #4]
 800f982:	613b      	str	r3, [r7, #16]
 800f984:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800f986:	68fb      	ldr	r3, [r7, #12]
 800f988:	2200      	movs	r2, #0
 800f98a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800f98e:	68fb      	ldr	r3, [r7, #12]
 800f990:	681b      	ldr	r3, [r3, #0]
 800f992:	330c      	adds	r3, #12
 800f994:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f996:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f998:	e853 3f00 	ldrex	r3, [r3]
 800f99c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800f99e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f9a0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800f9a4:	65bb      	str	r3, [r7, #88]	; 0x58
 800f9a6:	68fb      	ldr	r3, [r7, #12]
 800f9a8:	681b      	ldr	r3, [r3, #0]
 800f9aa:	330c      	adds	r3, #12
 800f9ac:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800f9ae:	64fa      	str	r2, [r7, #76]	; 0x4c
 800f9b0:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f9b2:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800f9b4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f9b6:	e841 2300 	strex	r3, r2, [r1]
 800f9ba:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 800f9bc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f9be:	2b00      	cmp	r3, #0
 800f9c0:	d1e5      	bne.n	800f98e <UART_Start_Receive_DMA+0x82>

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f9c2:	68fb      	ldr	r3, [r7, #12]
 800f9c4:	681b      	ldr	r3, [r3, #0]
 800f9c6:	3314      	adds	r3, #20
 800f9c8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f9ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f9cc:	e853 3f00 	ldrex	r3, [r3]
 800f9d0:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800f9d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f9d4:	f043 0301 	orr.w	r3, r3, #1
 800f9d8:	657b      	str	r3, [r7, #84]	; 0x54
 800f9da:	68fb      	ldr	r3, [r7, #12]
 800f9dc:	681b      	ldr	r3, [r3, #0]
 800f9de:	3314      	adds	r3, #20
 800f9e0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800f9e2:	63ba      	str	r2, [r7, #56]	; 0x38
 800f9e4:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f9e6:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800f9e8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800f9ea:	e841 2300 	strex	r3, r2, [r1]
 800f9ee:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800f9f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f9f2:	2b00      	cmp	r3, #0
 800f9f4:	d1e5      	bne.n	800f9c2 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800f9f6:	68fb      	ldr	r3, [r7, #12]
 800f9f8:	681b      	ldr	r3, [r3, #0]
 800f9fa:	3314      	adds	r3, #20
 800f9fc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f9fe:	69bb      	ldr	r3, [r7, #24]
 800fa00:	e853 3f00 	ldrex	r3, [r3]
 800fa04:	617b      	str	r3, [r7, #20]
   return(result);
 800fa06:	697b      	ldr	r3, [r7, #20]
 800fa08:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fa0c:	653b      	str	r3, [r7, #80]	; 0x50
 800fa0e:	68fb      	ldr	r3, [r7, #12]
 800fa10:	681b      	ldr	r3, [r3, #0]
 800fa12:	3314      	adds	r3, #20
 800fa14:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800fa16:	627a      	str	r2, [r7, #36]	; 0x24
 800fa18:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fa1a:	6a39      	ldr	r1, [r7, #32]
 800fa1c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800fa1e:	e841 2300 	strex	r3, r2, [r1]
 800fa22:	61fb      	str	r3, [r7, #28]
   return(result);
 800fa24:	69fb      	ldr	r3, [r7, #28]
 800fa26:	2b00      	cmp	r3, #0
 800fa28:	d1e5      	bne.n	800f9f6 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 800fa2a:	2300      	movs	r3, #0
}
 800fa2c:	4618      	mov	r0, r3
 800fa2e:	3760      	adds	r7, #96	; 0x60
 800fa30:	46bd      	mov	sp, r7
 800fa32:	bd80      	pop	{r7, pc}
 800fa34:	0800f641 	.word	0x0800f641
 800fa38:	0800f767 	.word	0x0800f767
 800fa3c:	0800f79d 	.word	0x0800f79d

0800fa40 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800fa40:	b480      	push	{r7}
 800fa42:	b089      	sub	sp, #36	; 0x24
 800fa44:	af00      	add	r7, sp, #0
 800fa46:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800fa48:	687b      	ldr	r3, [r7, #4]
 800fa4a:	681b      	ldr	r3, [r3, #0]
 800fa4c:	330c      	adds	r3, #12
 800fa4e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fa50:	68fb      	ldr	r3, [r7, #12]
 800fa52:	e853 3f00 	ldrex	r3, [r3]
 800fa56:	60bb      	str	r3, [r7, #8]
   return(result);
 800fa58:	68bb      	ldr	r3, [r7, #8]
 800fa5a:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800fa5e:	61fb      	str	r3, [r7, #28]
 800fa60:	687b      	ldr	r3, [r7, #4]
 800fa62:	681b      	ldr	r3, [r3, #0]
 800fa64:	330c      	adds	r3, #12
 800fa66:	69fa      	ldr	r2, [r7, #28]
 800fa68:	61ba      	str	r2, [r7, #24]
 800fa6a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fa6c:	6979      	ldr	r1, [r7, #20]
 800fa6e:	69ba      	ldr	r2, [r7, #24]
 800fa70:	e841 2300 	strex	r3, r2, [r1]
 800fa74:	613b      	str	r3, [r7, #16]
   return(result);
 800fa76:	693b      	ldr	r3, [r7, #16]
 800fa78:	2b00      	cmp	r3, #0
 800fa7a:	d1e5      	bne.n	800fa48 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800fa7c:	687b      	ldr	r3, [r7, #4]
 800fa7e:	2220      	movs	r2, #32
 800fa80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 800fa84:	bf00      	nop
 800fa86:	3724      	adds	r7, #36	; 0x24
 800fa88:	46bd      	mov	sp, r7
 800fa8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa8e:	4770      	bx	lr

0800fa90 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800fa90:	b480      	push	{r7}
 800fa92:	b095      	sub	sp, #84	; 0x54
 800fa94:	af00      	add	r7, sp, #0
 800fa96:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800fa98:	687b      	ldr	r3, [r7, #4]
 800fa9a:	681b      	ldr	r3, [r3, #0]
 800fa9c:	330c      	adds	r3, #12
 800fa9e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800faa0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800faa2:	e853 3f00 	ldrex	r3, [r3]
 800faa6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800faa8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800faaa:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800faae:	64fb      	str	r3, [r7, #76]	; 0x4c
 800fab0:	687b      	ldr	r3, [r7, #4]
 800fab2:	681b      	ldr	r3, [r3, #0]
 800fab4:	330c      	adds	r3, #12
 800fab6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800fab8:	643a      	str	r2, [r7, #64]	; 0x40
 800faba:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fabc:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800fabe:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800fac0:	e841 2300 	strex	r3, r2, [r1]
 800fac4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800fac6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fac8:	2b00      	cmp	r3, #0
 800faca:	d1e5      	bne.n	800fa98 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800facc:	687b      	ldr	r3, [r7, #4]
 800face:	681b      	ldr	r3, [r3, #0]
 800fad0:	3314      	adds	r3, #20
 800fad2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fad4:	6a3b      	ldr	r3, [r7, #32]
 800fad6:	e853 3f00 	ldrex	r3, [r3]
 800fada:	61fb      	str	r3, [r7, #28]
   return(result);
 800fadc:	69fb      	ldr	r3, [r7, #28]
 800fade:	f023 0301 	bic.w	r3, r3, #1
 800fae2:	64bb      	str	r3, [r7, #72]	; 0x48
 800fae4:	687b      	ldr	r3, [r7, #4]
 800fae6:	681b      	ldr	r3, [r3, #0]
 800fae8:	3314      	adds	r3, #20
 800faea:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800faec:	62fa      	str	r2, [r7, #44]	; 0x2c
 800faee:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800faf0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800faf2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800faf4:	e841 2300 	strex	r3, r2, [r1]
 800faf8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800fafa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fafc:	2b00      	cmp	r3, #0
 800fafe:	d1e5      	bne.n	800facc <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800fb00:	687b      	ldr	r3, [r7, #4]
 800fb02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fb04:	2b01      	cmp	r3, #1
 800fb06:	d119      	bne.n	800fb3c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800fb08:	687b      	ldr	r3, [r7, #4]
 800fb0a:	681b      	ldr	r3, [r3, #0]
 800fb0c:	330c      	adds	r3, #12
 800fb0e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fb10:	68fb      	ldr	r3, [r7, #12]
 800fb12:	e853 3f00 	ldrex	r3, [r3]
 800fb16:	60bb      	str	r3, [r7, #8]
   return(result);
 800fb18:	68bb      	ldr	r3, [r7, #8]
 800fb1a:	f023 0310 	bic.w	r3, r3, #16
 800fb1e:	647b      	str	r3, [r7, #68]	; 0x44
 800fb20:	687b      	ldr	r3, [r7, #4]
 800fb22:	681b      	ldr	r3, [r3, #0]
 800fb24:	330c      	adds	r3, #12
 800fb26:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800fb28:	61ba      	str	r2, [r7, #24]
 800fb2a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fb2c:	6979      	ldr	r1, [r7, #20]
 800fb2e:	69ba      	ldr	r2, [r7, #24]
 800fb30:	e841 2300 	strex	r3, r2, [r1]
 800fb34:	613b      	str	r3, [r7, #16]
   return(result);
 800fb36:	693b      	ldr	r3, [r7, #16]
 800fb38:	2b00      	cmp	r3, #0
 800fb3a:	d1e5      	bne.n	800fb08 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800fb3c:	687b      	ldr	r3, [r7, #4]
 800fb3e:	2220      	movs	r2, #32
 800fb40:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fb44:	687b      	ldr	r3, [r7, #4]
 800fb46:	2200      	movs	r2, #0
 800fb48:	631a      	str	r2, [r3, #48]	; 0x30
}
 800fb4a:	bf00      	nop
 800fb4c:	3754      	adds	r7, #84	; 0x54
 800fb4e:	46bd      	mov	sp, r7
 800fb50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb54:	4770      	bx	lr

0800fb56 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800fb56:	b580      	push	{r7, lr}
 800fb58:	b084      	sub	sp, #16
 800fb5a:	af00      	add	r7, sp, #0
 800fb5c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800fb5e:	687b      	ldr	r3, [r7, #4]
 800fb60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800fb62:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800fb64:	68fb      	ldr	r3, [r7, #12]
 800fb66:	2200      	movs	r2, #0
 800fb68:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800fb6a:	68fb      	ldr	r3, [r7, #12]
 800fb6c:	2200      	movs	r2, #0
 800fb6e:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800fb70:	68f8      	ldr	r0, [r7, #12]
 800fb72:	f7ff fd4f 	bl	800f614 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800fb76:	bf00      	nop
 800fb78:	3710      	adds	r7, #16
 800fb7a:	46bd      	mov	sp, r7
 800fb7c:	bd80      	pop	{r7, pc}

0800fb7e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800fb7e:	b480      	push	{r7}
 800fb80:	b085      	sub	sp, #20
 800fb82:	af00      	add	r7, sp, #0
 800fb84:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800fb86:	687b      	ldr	r3, [r7, #4]
 800fb88:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800fb8c:	b2db      	uxtb	r3, r3
 800fb8e:	2b21      	cmp	r3, #33	; 0x21
 800fb90:	d13e      	bne.n	800fc10 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800fb92:	687b      	ldr	r3, [r7, #4]
 800fb94:	689b      	ldr	r3, [r3, #8]
 800fb96:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800fb9a:	d114      	bne.n	800fbc6 <UART_Transmit_IT+0x48>
 800fb9c:	687b      	ldr	r3, [r7, #4]
 800fb9e:	691b      	ldr	r3, [r3, #16]
 800fba0:	2b00      	cmp	r3, #0
 800fba2:	d110      	bne.n	800fbc6 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800fba4:	687b      	ldr	r3, [r7, #4]
 800fba6:	6a1b      	ldr	r3, [r3, #32]
 800fba8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800fbaa:	68fb      	ldr	r3, [r7, #12]
 800fbac:	881b      	ldrh	r3, [r3, #0]
 800fbae:	461a      	mov	r2, r3
 800fbb0:	687b      	ldr	r3, [r7, #4]
 800fbb2:	681b      	ldr	r3, [r3, #0]
 800fbb4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800fbb8:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800fbba:	687b      	ldr	r3, [r7, #4]
 800fbbc:	6a1b      	ldr	r3, [r3, #32]
 800fbbe:	1c9a      	adds	r2, r3, #2
 800fbc0:	687b      	ldr	r3, [r7, #4]
 800fbc2:	621a      	str	r2, [r3, #32]
 800fbc4:	e008      	b.n	800fbd8 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800fbc6:	687b      	ldr	r3, [r7, #4]
 800fbc8:	6a1b      	ldr	r3, [r3, #32]
 800fbca:	1c59      	adds	r1, r3, #1
 800fbcc:	687a      	ldr	r2, [r7, #4]
 800fbce:	6211      	str	r1, [r2, #32]
 800fbd0:	781a      	ldrb	r2, [r3, #0]
 800fbd2:	687b      	ldr	r3, [r7, #4]
 800fbd4:	681b      	ldr	r3, [r3, #0]
 800fbd6:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800fbd8:	687b      	ldr	r3, [r7, #4]
 800fbda:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800fbdc:	b29b      	uxth	r3, r3
 800fbde:	3b01      	subs	r3, #1
 800fbe0:	b29b      	uxth	r3, r3
 800fbe2:	687a      	ldr	r2, [r7, #4]
 800fbe4:	4619      	mov	r1, r3
 800fbe6:	84d1      	strh	r1, [r2, #38]	; 0x26
 800fbe8:	2b00      	cmp	r3, #0
 800fbea:	d10f      	bne.n	800fc0c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800fbec:	687b      	ldr	r3, [r7, #4]
 800fbee:	681b      	ldr	r3, [r3, #0]
 800fbf0:	68da      	ldr	r2, [r3, #12]
 800fbf2:	687b      	ldr	r3, [r7, #4]
 800fbf4:	681b      	ldr	r3, [r3, #0]
 800fbf6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800fbfa:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800fbfc:	687b      	ldr	r3, [r7, #4]
 800fbfe:	681b      	ldr	r3, [r3, #0]
 800fc00:	68da      	ldr	r2, [r3, #12]
 800fc02:	687b      	ldr	r3, [r7, #4]
 800fc04:	681b      	ldr	r3, [r3, #0]
 800fc06:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800fc0a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800fc0c:	2300      	movs	r3, #0
 800fc0e:	e000      	b.n	800fc12 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800fc10:	2302      	movs	r3, #2
  }
}
 800fc12:	4618      	mov	r0, r3
 800fc14:	3714      	adds	r7, #20
 800fc16:	46bd      	mov	sp, r7
 800fc18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc1c:	4770      	bx	lr

0800fc1e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800fc1e:	b580      	push	{r7, lr}
 800fc20:	b082      	sub	sp, #8
 800fc22:	af00      	add	r7, sp, #0
 800fc24:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800fc26:	687b      	ldr	r3, [r7, #4]
 800fc28:	681b      	ldr	r3, [r3, #0]
 800fc2a:	68da      	ldr	r2, [r3, #12]
 800fc2c:	687b      	ldr	r3, [r7, #4]
 800fc2e:	681b      	ldr	r3, [r3, #0]
 800fc30:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800fc34:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800fc36:	687b      	ldr	r3, [r7, #4]
 800fc38:	2220      	movs	r2, #32
 800fc3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800fc3e:	6878      	ldr	r0, [r7, #4]
 800fc40:	f7ff fcd4 	bl	800f5ec <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800fc44:	2300      	movs	r3, #0
}
 800fc46:	4618      	mov	r0, r3
 800fc48:	3708      	adds	r7, #8
 800fc4a:	46bd      	mov	sp, r7
 800fc4c:	bd80      	pop	{r7, pc}

0800fc4e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800fc4e:	b580      	push	{r7, lr}
 800fc50:	b08c      	sub	sp, #48	; 0x30
 800fc52:	af00      	add	r7, sp, #0
 800fc54:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800fc56:	687b      	ldr	r3, [r7, #4]
 800fc58:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800fc5c:	b2db      	uxtb	r3, r3
 800fc5e:	2b22      	cmp	r3, #34	; 0x22
 800fc60:	f040 80ab 	bne.w	800fdba <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800fc64:	687b      	ldr	r3, [r7, #4]
 800fc66:	689b      	ldr	r3, [r3, #8]
 800fc68:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800fc6c:	d117      	bne.n	800fc9e <UART_Receive_IT+0x50>
 800fc6e:	687b      	ldr	r3, [r7, #4]
 800fc70:	691b      	ldr	r3, [r3, #16]
 800fc72:	2b00      	cmp	r3, #0
 800fc74:	d113      	bne.n	800fc9e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800fc76:	2300      	movs	r3, #0
 800fc78:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800fc7a:	687b      	ldr	r3, [r7, #4]
 800fc7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800fc7e:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800fc80:	687b      	ldr	r3, [r7, #4]
 800fc82:	681b      	ldr	r3, [r3, #0]
 800fc84:	685b      	ldr	r3, [r3, #4]
 800fc86:	b29b      	uxth	r3, r3
 800fc88:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800fc8c:	b29a      	uxth	r2, r3
 800fc8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fc90:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800fc92:	687b      	ldr	r3, [r7, #4]
 800fc94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800fc96:	1c9a      	adds	r2, r3, #2
 800fc98:	687b      	ldr	r3, [r7, #4]
 800fc9a:	629a      	str	r2, [r3, #40]	; 0x28
 800fc9c:	e026      	b.n	800fcec <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800fc9e:	687b      	ldr	r3, [r7, #4]
 800fca0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800fca2:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800fca4:	2300      	movs	r3, #0
 800fca6:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800fca8:	687b      	ldr	r3, [r7, #4]
 800fcaa:	689b      	ldr	r3, [r3, #8]
 800fcac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800fcb0:	d007      	beq.n	800fcc2 <UART_Receive_IT+0x74>
 800fcb2:	687b      	ldr	r3, [r7, #4]
 800fcb4:	689b      	ldr	r3, [r3, #8]
 800fcb6:	2b00      	cmp	r3, #0
 800fcb8:	d10a      	bne.n	800fcd0 <UART_Receive_IT+0x82>
 800fcba:	687b      	ldr	r3, [r7, #4]
 800fcbc:	691b      	ldr	r3, [r3, #16]
 800fcbe:	2b00      	cmp	r3, #0
 800fcc0:	d106      	bne.n	800fcd0 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800fcc2:	687b      	ldr	r3, [r7, #4]
 800fcc4:	681b      	ldr	r3, [r3, #0]
 800fcc6:	685b      	ldr	r3, [r3, #4]
 800fcc8:	b2da      	uxtb	r2, r3
 800fcca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fccc:	701a      	strb	r2, [r3, #0]
 800fcce:	e008      	b.n	800fce2 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800fcd0:	687b      	ldr	r3, [r7, #4]
 800fcd2:	681b      	ldr	r3, [r3, #0]
 800fcd4:	685b      	ldr	r3, [r3, #4]
 800fcd6:	b2db      	uxtb	r3, r3
 800fcd8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800fcdc:	b2da      	uxtb	r2, r3
 800fcde:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fce0:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800fce2:	687b      	ldr	r3, [r7, #4]
 800fce4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800fce6:	1c5a      	adds	r2, r3, #1
 800fce8:	687b      	ldr	r3, [r7, #4]
 800fcea:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800fcec:	687b      	ldr	r3, [r7, #4]
 800fcee:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800fcf0:	b29b      	uxth	r3, r3
 800fcf2:	3b01      	subs	r3, #1
 800fcf4:	b29b      	uxth	r3, r3
 800fcf6:	687a      	ldr	r2, [r7, #4]
 800fcf8:	4619      	mov	r1, r3
 800fcfa:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800fcfc:	2b00      	cmp	r3, #0
 800fcfe:	d15a      	bne.n	800fdb6 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800fd00:	687b      	ldr	r3, [r7, #4]
 800fd02:	681b      	ldr	r3, [r3, #0]
 800fd04:	68da      	ldr	r2, [r3, #12]
 800fd06:	687b      	ldr	r3, [r7, #4]
 800fd08:	681b      	ldr	r3, [r3, #0]
 800fd0a:	f022 0220 	bic.w	r2, r2, #32
 800fd0e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800fd10:	687b      	ldr	r3, [r7, #4]
 800fd12:	681b      	ldr	r3, [r3, #0]
 800fd14:	68da      	ldr	r2, [r3, #12]
 800fd16:	687b      	ldr	r3, [r7, #4]
 800fd18:	681b      	ldr	r3, [r3, #0]
 800fd1a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800fd1e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800fd20:	687b      	ldr	r3, [r7, #4]
 800fd22:	681b      	ldr	r3, [r3, #0]
 800fd24:	695a      	ldr	r2, [r3, #20]
 800fd26:	687b      	ldr	r3, [r7, #4]
 800fd28:	681b      	ldr	r3, [r3, #0]
 800fd2a:	f022 0201 	bic.w	r2, r2, #1
 800fd2e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800fd30:	687b      	ldr	r3, [r7, #4]
 800fd32:	2220      	movs	r2, #32
 800fd34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800fd38:	687b      	ldr	r3, [r7, #4]
 800fd3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fd3c:	2b01      	cmp	r3, #1
 800fd3e:	d135      	bne.n	800fdac <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fd40:	687b      	ldr	r3, [r7, #4]
 800fd42:	2200      	movs	r2, #0
 800fd44:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800fd46:	687b      	ldr	r3, [r7, #4]
 800fd48:	681b      	ldr	r3, [r3, #0]
 800fd4a:	330c      	adds	r3, #12
 800fd4c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fd4e:	697b      	ldr	r3, [r7, #20]
 800fd50:	e853 3f00 	ldrex	r3, [r3]
 800fd54:	613b      	str	r3, [r7, #16]
   return(result);
 800fd56:	693b      	ldr	r3, [r7, #16]
 800fd58:	f023 0310 	bic.w	r3, r3, #16
 800fd5c:	627b      	str	r3, [r7, #36]	; 0x24
 800fd5e:	687b      	ldr	r3, [r7, #4]
 800fd60:	681b      	ldr	r3, [r3, #0]
 800fd62:	330c      	adds	r3, #12
 800fd64:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800fd66:	623a      	str	r2, [r7, #32]
 800fd68:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fd6a:	69f9      	ldr	r1, [r7, #28]
 800fd6c:	6a3a      	ldr	r2, [r7, #32]
 800fd6e:	e841 2300 	strex	r3, r2, [r1]
 800fd72:	61bb      	str	r3, [r7, #24]
   return(result);
 800fd74:	69bb      	ldr	r3, [r7, #24]
 800fd76:	2b00      	cmp	r3, #0
 800fd78:	d1e5      	bne.n	800fd46 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800fd7a:	687b      	ldr	r3, [r7, #4]
 800fd7c:	681b      	ldr	r3, [r3, #0]
 800fd7e:	681b      	ldr	r3, [r3, #0]
 800fd80:	f003 0310 	and.w	r3, r3, #16
 800fd84:	2b10      	cmp	r3, #16
 800fd86:	d10a      	bne.n	800fd9e <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800fd88:	2300      	movs	r3, #0
 800fd8a:	60fb      	str	r3, [r7, #12]
 800fd8c:	687b      	ldr	r3, [r7, #4]
 800fd8e:	681b      	ldr	r3, [r3, #0]
 800fd90:	681b      	ldr	r3, [r3, #0]
 800fd92:	60fb      	str	r3, [r7, #12]
 800fd94:	687b      	ldr	r3, [r7, #4]
 800fd96:	681b      	ldr	r3, [r3, #0]
 800fd98:	685b      	ldr	r3, [r3, #4]
 800fd9a:	60fb      	str	r3, [r7, #12]
 800fd9c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800fd9e:	687b      	ldr	r3, [r7, #4]
 800fda0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800fda2:	4619      	mov	r1, r3
 800fda4:	6878      	ldr	r0, [r7, #4]
 800fda6:	f7ff fc3f 	bl	800f628 <HAL_UARTEx_RxEventCallback>
 800fdaa:	e002      	b.n	800fdb2 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800fdac:	6878      	ldr	r0, [r7, #4]
 800fdae:	f7f9 fb5d 	bl	800946c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800fdb2:	2300      	movs	r3, #0
 800fdb4:	e002      	b.n	800fdbc <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800fdb6:	2300      	movs	r3, #0
 800fdb8:	e000      	b.n	800fdbc <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800fdba:	2302      	movs	r3, #2
  }
}
 800fdbc:	4618      	mov	r0, r3
 800fdbe:	3730      	adds	r7, #48	; 0x30
 800fdc0:	46bd      	mov	sp, r7
 800fdc2:	bd80      	pop	{r7, pc}

0800fdc4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800fdc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fdc8:	b09f      	sub	sp, #124	; 0x7c
 800fdca:	af00      	add	r7, sp, #0
 800fdcc:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800fdce:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800fdd0:	681b      	ldr	r3, [r3, #0]
 800fdd2:	691b      	ldr	r3, [r3, #16]
 800fdd4:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800fdd8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800fdda:	68d9      	ldr	r1, [r3, #12]
 800fddc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800fdde:	681a      	ldr	r2, [r3, #0]
 800fde0:	ea40 0301 	orr.w	r3, r0, r1
 800fde4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800fde6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800fde8:	689a      	ldr	r2, [r3, #8]
 800fdea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800fdec:	691b      	ldr	r3, [r3, #16]
 800fdee:	431a      	orrs	r2, r3
 800fdf0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800fdf2:	695b      	ldr	r3, [r3, #20]
 800fdf4:	431a      	orrs	r2, r3
 800fdf6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800fdf8:	69db      	ldr	r3, [r3, #28]
 800fdfa:	4313      	orrs	r3, r2
 800fdfc:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 800fdfe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800fe00:	681b      	ldr	r3, [r3, #0]
 800fe02:	68db      	ldr	r3, [r3, #12]
 800fe04:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800fe08:	f021 010c 	bic.w	r1, r1, #12
 800fe0c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800fe0e:	681a      	ldr	r2, [r3, #0]
 800fe10:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800fe12:	430b      	orrs	r3, r1
 800fe14:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800fe16:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800fe18:	681b      	ldr	r3, [r3, #0]
 800fe1a:	695b      	ldr	r3, [r3, #20]
 800fe1c:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800fe20:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800fe22:	6999      	ldr	r1, [r3, #24]
 800fe24:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800fe26:	681a      	ldr	r2, [r3, #0]
 800fe28:	ea40 0301 	orr.w	r3, r0, r1
 800fe2c:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800fe2e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800fe30:	681a      	ldr	r2, [r3, #0]
 800fe32:	4bc5      	ldr	r3, [pc, #788]	; (8010148 <UART_SetConfig+0x384>)
 800fe34:	429a      	cmp	r2, r3
 800fe36:	d004      	beq.n	800fe42 <UART_SetConfig+0x7e>
 800fe38:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800fe3a:	681a      	ldr	r2, [r3, #0]
 800fe3c:	4bc3      	ldr	r3, [pc, #780]	; (801014c <UART_SetConfig+0x388>)
 800fe3e:	429a      	cmp	r2, r3
 800fe40:	d103      	bne.n	800fe4a <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800fe42:	f7fd fd8b 	bl	800d95c <HAL_RCC_GetPCLK2Freq>
 800fe46:	6778      	str	r0, [r7, #116]	; 0x74
 800fe48:	e002      	b.n	800fe50 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800fe4a:	f7fd fd73 	bl	800d934 <HAL_RCC_GetPCLK1Freq>
 800fe4e:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800fe50:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800fe52:	69db      	ldr	r3, [r3, #28]
 800fe54:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800fe58:	f040 80b6 	bne.w	800ffc8 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800fe5c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800fe5e:	461c      	mov	r4, r3
 800fe60:	f04f 0500 	mov.w	r5, #0
 800fe64:	4622      	mov	r2, r4
 800fe66:	462b      	mov	r3, r5
 800fe68:	1891      	adds	r1, r2, r2
 800fe6a:	6439      	str	r1, [r7, #64]	; 0x40
 800fe6c:	415b      	adcs	r3, r3
 800fe6e:	647b      	str	r3, [r7, #68]	; 0x44
 800fe70:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800fe74:	1912      	adds	r2, r2, r4
 800fe76:	eb45 0303 	adc.w	r3, r5, r3
 800fe7a:	f04f 0000 	mov.w	r0, #0
 800fe7e:	f04f 0100 	mov.w	r1, #0
 800fe82:	00d9      	lsls	r1, r3, #3
 800fe84:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800fe88:	00d0      	lsls	r0, r2, #3
 800fe8a:	4602      	mov	r2, r0
 800fe8c:	460b      	mov	r3, r1
 800fe8e:	1911      	adds	r1, r2, r4
 800fe90:	6639      	str	r1, [r7, #96]	; 0x60
 800fe92:	416b      	adcs	r3, r5
 800fe94:	667b      	str	r3, [r7, #100]	; 0x64
 800fe96:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800fe98:	685b      	ldr	r3, [r3, #4]
 800fe9a:	461a      	mov	r2, r3
 800fe9c:	f04f 0300 	mov.w	r3, #0
 800fea0:	1891      	adds	r1, r2, r2
 800fea2:	63b9      	str	r1, [r7, #56]	; 0x38
 800fea4:	415b      	adcs	r3, r3
 800fea6:	63fb      	str	r3, [r7, #60]	; 0x3c
 800fea8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800feac:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 800feb0:	f7f0 feca 	bl	8000c48 <__aeabi_uldivmod>
 800feb4:	4602      	mov	r2, r0
 800feb6:	460b      	mov	r3, r1
 800feb8:	4ba5      	ldr	r3, [pc, #660]	; (8010150 <UART_SetConfig+0x38c>)
 800feba:	fba3 2302 	umull	r2, r3, r3, r2
 800febe:	095b      	lsrs	r3, r3, #5
 800fec0:	011e      	lsls	r6, r3, #4
 800fec2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800fec4:	461c      	mov	r4, r3
 800fec6:	f04f 0500 	mov.w	r5, #0
 800feca:	4622      	mov	r2, r4
 800fecc:	462b      	mov	r3, r5
 800fece:	1891      	adds	r1, r2, r2
 800fed0:	6339      	str	r1, [r7, #48]	; 0x30
 800fed2:	415b      	adcs	r3, r3
 800fed4:	637b      	str	r3, [r7, #52]	; 0x34
 800fed6:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800feda:	1912      	adds	r2, r2, r4
 800fedc:	eb45 0303 	adc.w	r3, r5, r3
 800fee0:	f04f 0000 	mov.w	r0, #0
 800fee4:	f04f 0100 	mov.w	r1, #0
 800fee8:	00d9      	lsls	r1, r3, #3
 800feea:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800feee:	00d0      	lsls	r0, r2, #3
 800fef0:	4602      	mov	r2, r0
 800fef2:	460b      	mov	r3, r1
 800fef4:	1911      	adds	r1, r2, r4
 800fef6:	65b9      	str	r1, [r7, #88]	; 0x58
 800fef8:	416b      	adcs	r3, r5
 800fefa:	65fb      	str	r3, [r7, #92]	; 0x5c
 800fefc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800fefe:	685b      	ldr	r3, [r3, #4]
 800ff00:	461a      	mov	r2, r3
 800ff02:	f04f 0300 	mov.w	r3, #0
 800ff06:	1891      	adds	r1, r2, r2
 800ff08:	62b9      	str	r1, [r7, #40]	; 0x28
 800ff0a:	415b      	adcs	r3, r3
 800ff0c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800ff0e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800ff12:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 800ff16:	f7f0 fe97 	bl	8000c48 <__aeabi_uldivmod>
 800ff1a:	4602      	mov	r2, r0
 800ff1c:	460b      	mov	r3, r1
 800ff1e:	4b8c      	ldr	r3, [pc, #560]	; (8010150 <UART_SetConfig+0x38c>)
 800ff20:	fba3 1302 	umull	r1, r3, r3, r2
 800ff24:	095b      	lsrs	r3, r3, #5
 800ff26:	2164      	movs	r1, #100	; 0x64
 800ff28:	fb01 f303 	mul.w	r3, r1, r3
 800ff2c:	1ad3      	subs	r3, r2, r3
 800ff2e:	00db      	lsls	r3, r3, #3
 800ff30:	3332      	adds	r3, #50	; 0x32
 800ff32:	4a87      	ldr	r2, [pc, #540]	; (8010150 <UART_SetConfig+0x38c>)
 800ff34:	fba2 2303 	umull	r2, r3, r2, r3
 800ff38:	095b      	lsrs	r3, r3, #5
 800ff3a:	005b      	lsls	r3, r3, #1
 800ff3c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800ff40:	441e      	add	r6, r3
 800ff42:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800ff44:	4618      	mov	r0, r3
 800ff46:	f04f 0100 	mov.w	r1, #0
 800ff4a:	4602      	mov	r2, r0
 800ff4c:	460b      	mov	r3, r1
 800ff4e:	1894      	adds	r4, r2, r2
 800ff50:	623c      	str	r4, [r7, #32]
 800ff52:	415b      	adcs	r3, r3
 800ff54:	627b      	str	r3, [r7, #36]	; 0x24
 800ff56:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800ff5a:	1812      	adds	r2, r2, r0
 800ff5c:	eb41 0303 	adc.w	r3, r1, r3
 800ff60:	f04f 0400 	mov.w	r4, #0
 800ff64:	f04f 0500 	mov.w	r5, #0
 800ff68:	00dd      	lsls	r5, r3, #3
 800ff6a:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800ff6e:	00d4      	lsls	r4, r2, #3
 800ff70:	4622      	mov	r2, r4
 800ff72:	462b      	mov	r3, r5
 800ff74:	1814      	adds	r4, r2, r0
 800ff76:	653c      	str	r4, [r7, #80]	; 0x50
 800ff78:	414b      	adcs	r3, r1
 800ff7a:	657b      	str	r3, [r7, #84]	; 0x54
 800ff7c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ff7e:	685b      	ldr	r3, [r3, #4]
 800ff80:	461a      	mov	r2, r3
 800ff82:	f04f 0300 	mov.w	r3, #0
 800ff86:	1891      	adds	r1, r2, r2
 800ff88:	61b9      	str	r1, [r7, #24]
 800ff8a:	415b      	adcs	r3, r3
 800ff8c:	61fb      	str	r3, [r7, #28]
 800ff8e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800ff92:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800ff96:	f7f0 fe57 	bl	8000c48 <__aeabi_uldivmod>
 800ff9a:	4602      	mov	r2, r0
 800ff9c:	460b      	mov	r3, r1
 800ff9e:	4b6c      	ldr	r3, [pc, #432]	; (8010150 <UART_SetConfig+0x38c>)
 800ffa0:	fba3 1302 	umull	r1, r3, r3, r2
 800ffa4:	095b      	lsrs	r3, r3, #5
 800ffa6:	2164      	movs	r1, #100	; 0x64
 800ffa8:	fb01 f303 	mul.w	r3, r1, r3
 800ffac:	1ad3      	subs	r3, r2, r3
 800ffae:	00db      	lsls	r3, r3, #3
 800ffb0:	3332      	adds	r3, #50	; 0x32
 800ffb2:	4a67      	ldr	r2, [pc, #412]	; (8010150 <UART_SetConfig+0x38c>)
 800ffb4:	fba2 2303 	umull	r2, r3, r2, r3
 800ffb8:	095b      	lsrs	r3, r3, #5
 800ffba:	f003 0207 	and.w	r2, r3, #7
 800ffbe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ffc0:	681b      	ldr	r3, [r3, #0]
 800ffc2:	4432      	add	r2, r6
 800ffc4:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800ffc6:	e0b9      	b.n	801013c <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800ffc8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800ffca:	461c      	mov	r4, r3
 800ffcc:	f04f 0500 	mov.w	r5, #0
 800ffd0:	4622      	mov	r2, r4
 800ffd2:	462b      	mov	r3, r5
 800ffd4:	1891      	adds	r1, r2, r2
 800ffd6:	6139      	str	r1, [r7, #16]
 800ffd8:	415b      	adcs	r3, r3
 800ffda:	617b      	str	r3, [r7, #20]
 800ffdc:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800ffe0:	1912      	adds	r2, r2, r4
 800ffe2:	eb45 0303 	adc.w	r3, r5, r3
 800ffe6:	f04f 0000 	mov.w	r0, #0
 800ffea:	f04f 0100 	mov.w	r1, #0
 800ffee:	00d9      	lsls	r1, r3, #3
 800fff0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800fff4:	00d0      	lsls	r0, r2, #3
 800fff6:	4602      	mov	r2, r0
 800fff8:	460b      	mov	r3, r1
 800fffa:	eb12 0804 	adds.w	r8, r2, r4
 800fffe:	eb43 0905 	adc.w	r9, r3, r5
 8010002:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8010004:	685b      	ldr	r3, [r3, #4]
 8010006:	4618      	mov	r0, r3
 8010008:	f04f 0100 	mov.w	r1, #0
 801000c:	f04f 0200 	mov.w	r2, #0
 8010010:	f04f 0300 	mov.w	r3, #0
 8010014:	008b      	lsls	r3, r1, #2
 8010016:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 801001a:	0082      	lsls	r2, r0, #2
 801001c:	4640      	mov	r0, r8
 801001e:	4649      	mov	r1, r9
 8010020:	f7f0 fe12 	bl	8000c48 <__aeabi_uldivmod>
 8010024:	4602      	mov	r2, r0
 8010026:	460b      	mov	r3, r1
 8010028:	4b49      	ldr	r3, [pc, #292]	; (8010150 <UART_SetConfig+0x38c>)
 801002a:	fba3 2302 	umull	r2, r3, r3, r2
 801002e:	095b      	lsrs	r3, r3, #5
 8010030:	011e      	lsls	r6, r3, #4
 8010032:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8010034:	4618      	mov	r0, r3
 8010036:	f04f 0100 	mov.w	r1, #0
 801003a:	4602      	mov	r2, r0
 801003c:	460b      	mov	r3, r1
 801003e:	1894      	adds	r4, r2, r2
 8010040:	60bc      	str	r4, [r7, #8]
 8010042:	415b      	adcs	r3, r3
 8010044:	60fb      	str	r3, [r7, #12]
 8010046:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 801004a:	1812      	adds	r2, r2, r0
 801004c:	eb41 0303 	adc.w	r3, r1, r3
 8010050:	f04f 0400 	mov.w	r4, #0
 8010054:	f04f 0500 	mov.w	r5, #0
 8010058:	00dd      	lsls	r5, r3, #3
 801005a:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 801005e:	00d4      	lsls	r4, r2, #3
 8010060:	4622      	mov	r2, r4
 8010062:	462b      	mov	r3, r5
 8010064:	1814      	adds	r4, r2, r0
 8010066:	64bc      	str	r4, [r7, #72]	; 0x48
 8010068:	414b      	adcs	r3, r1
 801006a:	64fb      	str	r3, [r7, #76]	; 0x4c
 801006c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801006e:	685b      	ldr	r3, [r3, #4]
 8010070:	4618      	mov	r0, r3
 8010072:	f04f 0100 	mov.w	r1, #0
 8010076:	f04f 0200 	mov.w	r2, #0
 801007a:	f04f 0300 	mov.w	r3, #0
 801007e:	008b      	lsls	r3, r1, #2
 8010080:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8010084:	0082      	lsls	r2, r0, #2
 8010086:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 801008a:	f7f0 fddd 	bl	8000c48 <__aeabi_uldivmod>
 801008e:	4602      	mov	r2, r0
 8010090:	460b      	mov	r3, r1
 8010092:	4b2f      	ldr	r3, [pc, #188]	; (8010150 <UART_SetConfig+0x38c>)
 8010094:	fba3 1302 	umull	r1, r3, r3, r2
 8010098:	095b      	lsrs	r3, r3, #5
 801009a:	2164      	movs	r1, #100	; 0x64
 801009c:	fb01 f303 	mul.w	r3, r1, r3
 80100a0:	1ad3      	subs	r3, r2, r3
 80100a2:	011b      	lsls	r3, r3, #4
 80100a4:	3332      	adds	r3, #50	; 0x32
 80100a6:	4a2a      	ldr	r2, [pc, #168]	; (8010150 <UART_SetConfig+0x38c>)
 80100a8:	fba2 2303 	umull	r2, r3, r2, r3
 80100ac:	095b      	lsrs	r3, r3, #5
 80100ae:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80100b2:	441e      	add	r6, r3
 80100b4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80100b6:	4618      	mov	r0, r3
 80100b8:	f04f 0100 	mov.w	r1, #0
 80100bc:	4602      	mov	r2, r0
 80100be:	460b      	mov	r3, r1
 80100c0:	1894      	adds	r4, r2, r2
 80100c2:	603c      	str	r4, [r7, #0]
 80100c4:	415b      	adcs	r3, r3
 80100c6:	607b      	str	r3, [r7, #4]
 80100c8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80100cc:	1812      	adds	r2, r2, r0
 80100ce:	eb41 0303 	adc.w	r3, r1, r3
 80100d2:	f04f 0400 	mov.w	r4, #0
 80100d6:	f04f 0500 	mov.w	r5, #0
 80100da:	00dd      	lsls	r5, r3, #3
 80100dc:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80100e0:	00d4      	lsls	r4, r2, #3
 80100e2:	4622      	mov	r2, r4
 80100e4:	462b      	mov	r3, r5
 80100e6:	eb12 0a00 	adds.w	sl, r2, r0
 80100ea:	eb43 0b01 	adc.w	fp, r3, r1
 80100ee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80100f0:	685b      	ldr	r3, [r3, #4]
 80100f2:	4618      	mov	r0, r3
 80100f4:	f04f 0100 	mov.w	r1, #0
 80100f8:	f04f 0200 	mov.w	r2, #0
 80100fc:	f04f 0300 	mov.w	r3, #0
 8010100:	008b      	lsls	r3, r1, #2
 8010102:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8010106:	0082      	lsls	r2, r0, #2
 8010108:	4650      	mov	r0, sl
 801010a:	4659      	mov	r1, fp
 801010c:	f7f0 fd9c 	bl	8000c48 <__aeabi_uldivmod>
 8010110:	4602      	mov	r2, r0
 8010112:	460b      	mov	r3, r1
 8010114:	4b0e      	ldr	r3, [pc, #56]	; (8010150 <UART_SetConfig+0x38c>)
 8010116:	fba3 1302 	umull	r1, r3, r3, r2
 801011a:	095b      	lsrs	r3, r3, #5
 801011c:	2164      	movs	r1, #100	; 0x64
 801011e:	fb01 f303 	mul.w	r3, r1, r3
 8010122:	1ad3      	subs	r3, r2, r3
 8010124:	011b      	lsls	r3, r3, #4
 8010126:	3332      	adds	r3, #50	; 0x32
 8010128:	4a09      	ldr	r2, [pc, #36]	; (8010150 <UART_SetConfig+0x38c>)
 801012a:	fba2 2303 	umull	r2, r3, r2, r3
 801012e:	095b      	lsrs	r3, r3, #5
 8010130:	f003 020f 	and.w	r2, r3, #15
 8010134:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8010136:	681b      	ldr	r3, [r3, #0]
 8010138:	4432      	add	r2, r6
 801013a:	609a      	str	r2, [r3, #8]
}
 801013c:	bf00      	nop
 801013e:	377c      	adds	r7, #124	; 0x7c
 8010140:	46bd      	mov	sp, r7
 8010142:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010146:	bf00      	nop
 8010148:	40011000 	.word	0x40011000
 801014c:	40011400 	.word	0x40011400
 8010150:	51eb851f 	.word	0x51eb851f

08010154 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8010154:	b480      	push	{r7}
 8010156:	b085      	sub	sp, #20
 8010158:	af00      	add	r7, sp, #0
 801015a:	4603      	mov	r3, r0
 801015c:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 801015e:	2300      	movs	r3, #0
 8010160:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8010162:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8010166:	2b84      	cmp	r3, #132	; 0x84
 8010168:	d005      	beq.n	8010176 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 801016a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 801016e:	68fb      	ldr	r3, [r7, #12]
 8010170:	4413      	add	r3, r2
 8010172:	3303      	adds	r3, #3
 8010174:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8010176:	68fb      	ldr	r3, [r7, #12]
}
 8010178:	4618      	mov	r0, r3
 801017a:	3714      	adds	r7, #20
 801017c:	46bd      	mov	sp, r7
 801017e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010182:	4770      	bx	lr

08010184 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8010184:	b580      	push	{r7, lr}
 8010186:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8010188:	f000 fc2a 	bl	80109e0 <vTaskStartScheduler>
  
  return osOK;
 801018c:	2300      	movs	r3, #0
}
 801018e:	4618      	mov	r0, r3
 8010190:	bd80      	pop	{r7, pc}

08010192 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8010192:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010194:	b089      	sub	sp, #36	; 0x24
 8010196:	af04      	add	r7, sp, #16
 8010198:	6078      	str	r0, [r7, #4]
 801019a:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 801019c:	687b      	ldr	r3, [r7, #4]
 801019e:	695b      	ldr	r3, [r3, #20]
 80101a0:	2b00      	cmp	r3, #0
 80101a2:	d020      	beq.n	80101e6 <osThreadCreate+0x54>
 80101a4:	687b      	ldr	r3, [r7, #4]
 80101a6:	699b      	ldr	r3, [r3, #24]
 80101a8:	2b00      	cmp	r3, #0
 80101aa:	d01c      	beq.n	80101e6 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80101ac:	687b      	ldr	r3, [r7, #4]
 80101ae:	685c      	ldr	r4, [r3, #4]
 80101b0:	687b      	ldr	r3, [r7, #4]
 80101b2:	681d      	ldr	r5, [r3, #0]
 80101b4:	687b      	ldr	r3, [r7, #4]
 80101b6:	691e      	ldr	r6, [r3, #16]
 80101b8:	687b      	ldr	r3, [r7, #4]
 80101ba:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80101be:	4618      	mov	r0, r3
 80101c0:	f7ff ffc8 	bl	8010154 <makeFreeRtosPriority>
 80101c4:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 80101c6:	687b      	ldr	r3, [r7, #4]
 80101c8:	695b      	ldr	r3, [r3, #20]
 80101ca:	687a      	ldr	r2, [r7, #4]
 80101cc:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80101ce:	9202      	str	r2, [sp, #8]
 80101d0:	9301      	str	r3, [sp, #4]
 80101d2:	9100      	str	r1, [sp, #0]
 80101d4:	683b      	ldr	r3, [r7, #0]
 80101d6:	4632      	mov	r2, r6
 80101d8:	4629      	mov	r1, r5
 80101da:	4620      	mov	r0, r4
 80101dc:	f000 f9af 	bl	801053e <xTaskCreateStatic>
 80101e0:	4603      	mov	r3, r0
 80101e2:	60fb      	str	r3, [r7, #12]
 80101e4:	e01c      	b.n	8010220 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80101e6:	687b      	ldr	r3, [r7, #4]
 80101e8:	685c      	ldr	r4, [r3, #4]
 80101ea:	687b      	ldr	r3, [r7, #4]
 80101ec:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80101ee:	687b      	ldr	r3, [r7, #4]
 80101f0:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80101f2:	b29e      	uxth	r6, r3
 80101f4:	687b      	ldr	r3, [r7, #4]
 80101f6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80101fa:	4618      	mov	r0, r3
 80101fc:	f7ff ffaa 	bl	8010154 <makeFreeRtosPriority>
 8010200:	4602      	mov	r2, r0
 8010202:	f107 030c 	add.w	r3, r7, #12
 8010206:	9301      	str	r3, [sp, #4]
 8010208:	9200      	str	r2, [sp, #0]
 801020a:	683b      	ldr	r3, [r7, #0]
 801020c:	4632      	mov	r2, r6
 801020e:	4629      	mov	r1, r5
 8010210:	4620      	mov	r0, r4
 8010212:	f000 f9f1 	bl	80105f8 <xTaskCreate>
 8010216:	4603      	mov	r3, r0
 8010218:	2b01      	cmp	r3, #1
 801021a:	d001      	beq.n	8010220 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 801021c:	2300      	movs	r3, #0
 801021e:	e000      	b.n	8010222 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8010220:	68fb      	ldr	r3, [r7, #12]
}
 8010222:	4618      	mov	r0, r3
 8010224:	3714      	adds	r7, #20
 8010226:	46bd      	mov	sp, r7
 8010228:	bdf0      	pop	{r4, r5, r6, r7, pc}

0801022a <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 801022a:	b580      	push	{r7, lr}
 801022c:	b084      	sub	sp, #16
 801022e:	af00      	add	r7, sp, #0
 8010230:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8010232:	687b      	ldr	r3, [r7, #4]
 8010234:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8010236:	68fb      	ldr	r3, [r7, #12]
 8010238:	2b00      	cmp	r3, #0
 801023a:	d001      	beq.n	8010240 <osDelay+0x16>
 801023c:	68fb      	ldr	r3, [r7, #12]
 801023e:	e000      	b.n	8010242 <osDelay+0x18>
 8010240:	2301      	movs	r3, #1
 8010242:	4618      	mov	r0, r3
 8010244:	f000 fb98 	bl	8010978 <vTaskDelay>
  
  return osOK;
 8010248:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 801024a:	4618      	mov	r0, r3
 801024c:	3710      	adds	r7, #16
 801024e:	46bd      	mov	sp, r7
 8010250:	bd80      	pop	{r7, pc}

08010252 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8010252:	b480      	push	{r7}
 8010254:	b083      	sub	sp, #12
 8010256:	af00      	add	r7, sp, #0
 8010258:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 801025a:	687b      	ldr	r3, [r7, #4]
 801025c:	f103 0208 	add.w	r2, r3, #8
 8010260:	687b      	ldr	r3, [r7, #4]
 8010262:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8010264:	687b      	ldr	r3, [r7, #4]
 8010266:	f04f 32ff 	mov.w	r2, #4294967295
 801026a:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 801026c:	687b      	ldr	r3, [r7, #4]
 801026e:	f103 0208 	add.w	r2, r3, #8
 8010272:	687b      	ldr	r3, [r7, #4]
 8010274:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8010276:	687b      	ldr	r3, [r7, #4]
 8010278:	f103 0208 	add.w	r2, r3, #8
 801027c:	687b      	ldr	r3, [r7, #4]
 801027e:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8010280:	687b      	ldr	r3, [r7, #4]
 8010282:	2200      	movs	r2, #0
 8010284:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8010286:	bf00      	nop
 8010288:	370c      	adds	r7, #12
 801028a:	46bd      	mov	sp, r7
 801028c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010290:	4770      	bx	lr

08010292 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8010292:	b480      	push	{r7}
 8010294:	b083      	sub	sp, #12
 8010296:	af00      	add	r7, sp, #0
 8010298:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 801029a:	687b      	ldr	r3, [r7, #4]
 801029c:	2200      	movs	r2, #0
 801029e:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80102a0:	bf00      	nop
 80102a2:	370c      	adds	r7, #12
 80102a4:	46bd      	mov	sp, r7
 80102a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102aa:	4770      	bx	lr

080102ac <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80102ac:	b480      	push	{r7}
 80102ae:	b085      	sub	sp, #20
 80102b0:	af00      	add	r7, sp, #0
 80102b2:	6078      	str	r0, [r7, #4]
 80102b4:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80102b6:	687b      	ldr	r3, [r7, #4]
 80102b8:	685b      	ldr	r3, [r3, #4]
 80102ba:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80102bc:	683b      	ldr	r3, [r7, #0]
 80102be:	68fa      	ldr	r2, [r7, #12]
 80102c0:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80102c2:	68fb      	ldr	r3, [r7, #12]
 80102c4:	689a      	ldr	r2, [r3, #8]
 80102c6:	683b      	ldr	r3, [r7, #0]
 80102c8:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80102ca:	68fb      	ldr	r3, [r7, #12]
 80102cc:	689b      	ldr	r3, [r3, #8]
 80102ce:	683a      	ldr	r2, [r7, #0]
 80102d0:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80102d2:	68fb      	ldr	r3, [r7, #12]
 80102d4:	683a      	ldr	r2, [r7, #0]
 80102d6:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80102d8:	683b      	ldr	r3, [r7, #0]
 80102da:	687a      	ldr	r2, [r7, #4]
 80102dc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80102de:	687b      	ldr	r3, [r7, #4]
 80102e0:	681b      	ldr	r3, [r3, #0]
 80102e2:	1c5a      	adds	r2, r3, #1
 80102e4:	687b      	ldr	r3, [r7, #4]
 80102e6:	601a      	str	r2, [r3, #0]
}
 80102e8:	bf00      	nop
 80102ea:	3714      	adds	r7, #20
 80102ec:	46bd      	mov	sp, r7
 80102ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102f2:	4770      	bx	lr

080102f4 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80102f4:	b480      	push	{r7}
 80102f6:	b085      	sub	sp, #20
 80102f8:	af00      	add	r7, sp, #0
 80102fa:	6078      	str	r0, [r7, #4]
 80102fc:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80102fe:	683b      	ldr	r3, [r7, #0]
 8010300:	681b      	ldr	r3, [r3, #0]
 8010302:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8010304:	68bb      	ldr	r3, [r7, #8]
 8010306:	f1b3 3fff 	cmp.w	r3, #4294967295
 801030a:	d103      	bne.n	8010314 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 801030c:	687b      	ldr	r3, [r7, #4]
 801030e:	691b      	ldr	r3, [r3, #16]
 8010310:	60fb      	str	r3, [r7, #12]
 8010312:	e00c      	b.n	801032e <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8010314:	687b      	ldr	r3, [r7, #4]
 8010316:	3308      	adds	r3, #8
 8010318:	60fb      	str	r3, [r7, #12]
 801031a:	e002      	b.n	8010322 <vListInsert+0x2e>
 801031c:	68fb      	ldr	r3, [r7, #12]
 801031e:	685b      	ldr	r3, [r3, #4]
 8010320:	60fb      	str	r3, [r7, #12]
 8010322:	68fb      	ldr	r3, [r7, #12]
 8010324:	685b      	ldr	r3, [r3, #4]
 8010326:	681b      	ldr	r3, [r3, #0]
 8010328:	68ba      	ldr	r2, [r7, #8]
 801032a:	429a      	cmp	r2, r3
 801032c:	d2f6      	bcs.n	801031c <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 801032e:	68fb      	ldr	r3, [r7, #12]
 8010330:	685a      	ldr	r2, [r3, #4]
 8010332:	683b      	ldr	r3, [r7, #0]
 8010334:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8010336:	683b      	ldr	r3, [r7, #0]
 8010338:	685b      	ldr	r3, [r3, #4]
 801033a:	683a      	ldr	r2, [r7, #0]
 801033c:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 801033e:	683b      	ldr	r3, [r7, #0]
 8010340:	68fa      	ldr	r2, [r7, #12]
 8010342:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8010344:	68fb      	ldr	r3, [r7, #12]
 8010346:	683a      	ldr	r2, [r7, #0]
 8010348:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 801034a:	683b      	ldr	r3, [r7, #0]
 801034c:	687a      	ldr	r2, [r7, #4]
 801034e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8010350:	687b      	ldr	r3, [r7, #4]
 8010352:	681b      	ldr	r3, [r3, #0]
 8010354:	1c5a      	adds	r2, r3, #1
 8010356:	687b      	ldr	r3, [r7, #4]
 8010358:	601a      	str	r2, [r3, #0]
}
 801035a:	bf00      	nop
 801035c:	3714      	adds	r7, #20
 801035e:	46bd      	mov	sp, r7
 8010360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010364:	4770      	bx	lr

08010366 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8010366:	b480      	push	{r7}
 8010368:	b085      	sub	sp, #20
 801036a:	af00      	add	r7, sp, #0
 801036c:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 801036e:	687b      	ldr	r3, [r7, #4]
 8010370:	691b      	ldr	r3, [r3, #16]
 8010372:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8010374:	687b      	ldr	r3, [r7, #4]
 8010376:	685b      	ldr	r3, [r3, #4]
 8010378:	687a      	ldr	r2, [r7, #4]
 801037a:	6892      	ldr	r2, [r2, #8]
 801037c:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 801037e:	687b      	ldr	r3, [r7, #4]
 8010380:	689b      	ldr	r3, [r3, #8]
 8010382:	687a      	ldr	r2, [r7, #4]
 8010384:	6852      	ldr	r2, [r2, #4]
 8010386:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8010388:	68fb      	ldr	r3, [r7, #12]
 801038a:	685b      	ldr	r3, [r3, #4]
 801038c:	687a      	ldr	r2, [r7, #4]
 801038e:	429a      	cmp	r2, r3
 8010390:	d103      	bne.n	801039a <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8010392:	687b      	ldr	r3, [r7, #4]
 8010394:	689a      	ldr	r2, [r3, #8]
 8010396:	68fb      	ldr	r3, [r7, #12]
 8010398:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 801039a:	687b      	ldr	r3, [r7, #4]
 801039c:	2200      	movs	r2, #0
 801039e:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80103a0:	68fb      	ldr	r3, [r7, #12]
 80103a2:	681b      	ldr	r3, [r3, #0]
 80103a4:	1e5a      	subs	r2, r3, #1
 80103a6:	68fb      	ldr	r3, [r7, #12]
 80103a8:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80103aa:	68fb      	ldr	r3, [r7, #12]
 80103ac:	681b      	ldr	r3, [r3, #0]
}
 80103ae:	4618      	mov	r0, r3
 80103b0:	3714      	adds	r7, #20
 80103b2:	46bd      	mov	sp, r7
 80103b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103b8:	4770      	bx	lr
	...

080103bc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80103bc:	b580      	push	{r7, lr}
 80103be:	b084      	sub	sp, #16
 80103c0:	af00      	add	r7, sp, #0
 80103c2:	6078      	str	r0, [r7, #4]
 80103c4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80103c6:	687b      	ldr	r3, [r7, #4]
 80103c8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80103ca:	68fb      	ldr	r3, [r7, #12]
 80103cc:	2b00      	cmp	r3, #0
 80103ce:	d10a      	bne.n	80103e6 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80103d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80103d4:	f383 8811 	msr	BASEPRI, r3
 80103d8:	f3bf 8f6f 	isb	sy
 80103dc:	f3bf 8f4f 	dsb	sy
 80103e0:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80103e2:	bf00      	nop
 80103e4:	e7fe      	b.n	80103e4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80103e6:	f001 f815 	bl	8011414 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80103ea:	68fb      	ldr	r3, [r7, #12]
 80103ec:	681a      	ldr	r2, [r3, #0]
 80103ee:	68fb      	ldr	r3, [r7, #12]
 80103f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80103f2:	68f9      	ldr	r1, [r7, #12]
 80103f4:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80103f6:	fb01 f303 	mul.w	r3, r1, r3
 80103fa:	441a      	add	r2, r3
 80103fc:	68fb      	ldr	r3, [r7, #12]
 80103fe:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8010400:	68fb      	ldr	r3, [r7, #12]
 8010402:	2200      	movs	r2, #0
 8010404:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8010406:	68fb      	ldr	r3, [r7, #12]
 8010408:	681a      	ldr	r2, [r3, #0]
 801040a:	68fb      	ldr	r3, [r7, #12]
 801040c:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 801040e:	68fb      	ldr	r3, [r7, #12]
 8010410:	681a      	ldr	r2, [r3, #0]
 8010412:	68fb      	ldr	r3, [r7, #12]
 8010414:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010416:	3b01      	subs	r3, #1
 8010418:	68f9      	ldr	r1, [r7, #12]
 801041a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 801041c:	fb01 f303 	mul.w	r3, r1, r3
 8010420:	441a      	add	r2, r3
 8010422:	68fb      	ldr	r3, [r7, #12]
 8010424:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8010426:	68fb      	ldr	r3, [r7, #12]
 8010428:	22ff      	movs	r2, #255	; 0xff
 801042a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 801042e:	68fb      	ldr	r3, [r7, #12]
 8010430:	22ff      	movs	r2, #255	; 0xff
 8010432:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8010436:	683b      	ldr	r3, [r7, #0]
 8010438:	2b00      	cmp	r3, #0
 801043a:	d114      	bne.n	8010466 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801043c:	68fb      	ldr	r3, [r7, #12]
 801043e:	691b      	ldr	r3, [r3, #16]
 8010440:	2b00      	cmp	r3, #0
 8010442:	d01a      	beq.n	801047a <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8010444:	68fb      	ldr	r3, [r7, #12]
 8010446:	3310      	adds	r3, #16
 8010448:	4618      	mov	r0, r3
 801044a:	f000 fcf7 	bl	8010e3c <xTaskRemoveFromEventList>
 801044e:	4603      	mov	r3, r0
 8010450:	2b00      	cmp	r3, #0
 8010452:	d012      	beq.n	801047a <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8010454:	4b0c      	ldr	r3, [pc, #48]	; (8010488 <xQueueGenericReset+0xcc>)
 8010456:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801045a:	601a      	str	r2, [r3, #0]
 801045c:	f3bf 8f4f 	dsb	sy
 8010460:	f3bf 8f6f 	isb	sy
 8010464:	e009      	b.n	801047a <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8010466:	68fb      	ldr	r3, [r7, #12]
 8010468:	3310      	adds	r3, #16
 801046a:	4618      	mov	r0, r3
 801046c:	f7ff fef1 	bl	8010252 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8010470:	68fb      	ldr	r3, [r7, #12]
 8010472:	3324      	adds	r3, #36	; 0x24
 8010474:	4618      	mov	r0, r3
 8010476:	f7ff feec 	bl	8010252 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 801047a:	f000 fffb 	bl	8011474 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 801047e:	2301      	movs	r3, #1
}
 8010480:	4618      	mov	r0, r3
 8010482:	3710      	adds	r7, #16
 8010484:	46bd      	mov	sp, r7
 8010486:	bd80      	pop	{r7, pc}
 8010488:	e000ed04 	.word	0xe000ed04

0801048c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 801048c:	b580      	push	{r7, lr}
 801048e:	b08a      	sub	sp, #40	; 0x28
 8010490:	af02      	add	r7, sp, #8
 8010492:	60f8      	str	r0, [r7, #12]
 8010494:	60b9      	str	r1, [r7, #8]
 8010496:	4613      	mov	r3, r2
 8010498:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 801049a:	68fb      	ldr	r3, [r7, #12]
 801049c:	2b00      	cmp	r3, #0
 801049e:	d10a      	bne.n	80104b6 <xQueueGenericCreate+0x2a>
	__asm volatile
 80104a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80104a4:	f383 8811 	msr	BASEPRI, r3
 80104a8:	f3bf 8f6f 	isb	sy
 80104ac:	f3bf 8f4f 	dsb	sy
 80104b0:	613b      	str	r3, [r7, #16]
}
 80104b2:	bf00      	nop
 80104b4:	e7fe      	b.n	80104b4 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80104b6:	68fb      	ldr	r3, [r7, #12]
 80104b8:	68ba      	ldr	r2, [r7, #8]
 80104ba:	fb02 f303 	mul.w	r3, r2, r3
 80104be:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80104c0:	69fb      	ldr	r3, [r7, #28]
 80104c2:	3348      	adds	r3, #72	; 0x48
 80104c4:	4618      	mov	r0, r3
 80104c6:	f001 f887 	bl	80115d8 <pvPortMalloc>
 80104ca:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80104cc:	69bb      	ldr	r3, [r7, #24]
 80104ce:	2b00      	cmp	r3, #0
 80104d0:	d011      	beq.n	80104f6 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80104d2:	69bb      	ldr	r3, [r7, #24]
 80104d4:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80104d6:	697b      	ldr	r3, [r7, #20]
 80104d8:	3348      	adds	r3, #72	; 0x48
 80104da:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80104dc:	69bb      	ldr	r3, [r7, #24]
 80104de:	2200      	movs	r2, #0
 80104e0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80104e4:	79fa      	ldrb	r2, [r7, #7]
 80104e6:	69bb      	ldr	r3, [r7, #24]
 80104e8:	9300      	str	r3, [sp, #0]
 80104ea:	4613      	mov	r3, r2
 80104ec:	697a      	ldr	r2, [r7, #20]
 80104ee:	68b9      	ldr	r1, [r7, #8]
 80104f0:	68f8      	ldr	r0, [r7, #12]
 80104f2:	f000 f805 	bl	8010500 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80104f6:	69bb      	ldr	r3, [r7, #24]
	}
 80104f8:	4618      	mov	r0, r3
 80104fa:	3720      	adds	r7, #32
 80104fc:	46bd      	mov	sp, r7
 80104fe:	bd80      	pop	{r7, pc}

08010500 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8010500:	b580      	push	{r7, lr}
 8010502:	b084      	sub	sp, #16
 8010504:	af00      	add	r7, sp, #0
 8010506:	60f8      	str	r0, [r7, #12]
 8010508:	60b9      	str	r1, [r7, #8]
 801050a:	607a      	str	r2, [r7, #4]
 801050c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 801050e:	68bb      	ldr	r3, [r7, #8]
 8010510:	2b00      	cmp	r3, #0
 8010512:	d103      	bne.n	801051c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8010514:	69bb      	ldr	r3, [r7, #24]
 8010516:	69ba      	ldr	r2, [r7, #24]
 8010518:	601a      	str	r2, [r3, #0]
 801051a:	e002      	b.n	8010522 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 801051c:	69bb      	ldr	r3, [r7, #24]
 801051e:	687a      	ldr	r2, [r7, #4]
 8010520:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8010522:	69bb      	ldr	r3, [r7, #24]
 8010524:	68fa      	ldr	r2, [r7, #12]
 8010526:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8010528:	69bb      	ldr	r3, [r7, #24]
 801052a:	68ba      	ldr	r2, [r7, #8]
 801052c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 801052e:	2101      	movs	r1, #1
 8010530:	69b8      	ldr	r0, [r7, #24]
 8010532:	f7ff ff43 	bl	80103bc <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8010536:	bf00      	nop
 8010538:	3710      	adds	r7, #16
 801053a:	46bd      	mov	sp, r7
 801053c:	bd80      	pop	{r7, pc}

0801053e <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 801053e:	b580      	push	{r7, lr}
 8010540:	b08e      	sub	sp, #56	; 0x38
 8010542:	af04      	add	r7, sp, #16
 8010544:	60f8      	str	r0, [r7, #12]
 8010546:	60b9      	str	r1, [r7, #8]
 8010548:	607a      	str	r2, [r7, #4]
 801054a:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 801054c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801054e:	2b00      	cmp	r3, #0
 8010550:	d10a      	bne.n	8010568 <xTaskCreateStatic+0x2a>
	__asm volatile
 8010552:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010556:	f383 8811 	msr	BASEPRI, r3
 801055a:	f3bf 8f6f 	isb	sy
 801055e:	f3bf 8f4f 	dsb	sy
 8010562:	623b      	str	r3, [r7, #32]
}
 8010564:	bf00      	nop
 8010566:	e7fe      	b.n	8010566 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8010568:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801056a:	2b00      	cmp	r3, #0
 801056c:	d10a      	bne.n	8010584 <xTaskCreateStatic+0x46>
	__asm volatile
 801056e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010572:	f383 8811 	msr	BASEPRI, r3
 8010576:	f3bf 8f6f 	isb	sy
 801057a:	f3bf 8f4f 	dsb	sy
 801057e:	61fb      	str	r3, [r7, #28]
}
 8010580:	bf00      	nop
 8010582:	e7fe      	b.n	8010582 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8010584:	2354      	movs	r3, #84	; 0x54
 8010586:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8010588:	693b      	ldr	r3, [r7, #16]
 801058a:	2b54      	cmp	r3, #84	; 0x54
 801058c:	d00a      	beq.n	80105a4 <xTaskCreateStatic+0x66>
	__asm volatile
 801058e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010592:	f383 8811 	msr	BASEPRI, r3
 8010596:	f3bf 8f6f 	isb	sy
 801059a:	f3bf 8f4f 	dsb	sy
 801059e:	61bb      	str	r3, [r7, #24]
}
 80105a0:	bf00      	nop
 80105a2:	e7fe      	b.n	80105a2 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80105a4:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80105a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80105a8:	2b00      	cmp	r3, #0
 80105aa:	d01e      	beq.n	80105ea <xTaskCreateStatic+0xac>
 80105ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80105ae:	2b00      	cmp	r3, #0
 80105b0:	d01b      	beq.n	80105ea <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80105b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80105b4:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80105b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80105b8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80105ba:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80105bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80105be:	2202      	movs	r2, #2
 80105c0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80105c4:	2300      	movs	r3, #0
 80105c6:	9303      	str	r3, [sp, #12]
 80105c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80105ca:	9302      	str	r3, [sp, #8]
 80105cc:	f107 0314 	add.w	r3, r7, #20
 80105d0:	9301      	str	r3, [sp, #4]
 80105d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80105d4:	9300      	str	r3, [sp, #0]
 80105d6:	683b      	ldr	r3, [r7, #0]
 80105d8:	687a      	ldr	r2, [r7, #4]
 80105da:	68b9      	ldr	r1, [r7, #8]
 80105dc:	68f8      	ldr	r0, [r7, #12]
 80105de:	f000 f850 	bl	8010682 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80105e2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80105e4:	f000 f8e0 	bl	80107a8 <prvAddNewTaskToReadyList>
 80105e8:	e001      	b.n	80105ee <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 80105ea:	2300      	movs	r3, #0
 80105ec:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80105ee:	697b      	ldr	r3, [r7, #20]
	}
 80105f0:	4618      	mov	r0, r3
 80105f2:	3728      	adds	r7, #40	; 0x28
 80105f4:	46bd      	mov	sp, r7
 80105f6:	bd80      	pop	{r7, pc}

080105f8 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80105f8:	b580      	push	{r7, lr}
 80105fa:	b08c      	sub	sp, #48	; 0x30
 80105fc:	af04      	add	r7, sp, #16
 80105fe:	60f8      	str	r0, [r7, #12]
 8010600:	60b9      	str	r1, [r7, #8]
 8010602:	603b      	str	r3, [r7, #0]
 8010604:	4613      	mov	r3, r2
 8010606:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8010608:	88fb      	ldrh	r3, [r7, #6]
 801060a:	009b      	lsls	r3, r3, #2
 801060c:	4618      	mov	r0, r3
 801060e:	f000 ffe3 	bl	80115d8 <pvPortMalloc>
 8010612:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8010614:	697b      	ldr	r3, [r7, #20]
 8010616:	2b00      	cmp	r3, #0
 8010618:	d00e      	beq.n	8010638 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 801061a:	2054      	movs	r0, #84	; 0x54
 801061c:	f000 ffdc 	bl	80115d8 <pvPortMalloc>
 8010620:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8010622:	69fb      	ldr	r3, [r7, #28]
 8010624:	2b00      	cmp	r3, #0
 8010626:	d003      	beq.n	8010630 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8010628:	69fb      	ldr	r3, [r7, #28]
 801062a:	697a      	ldr	r2, [r7, #20]
 801062c:	631a      	str	r2, [r3, #48]	; 0x30
 801062e:	e005      	b.n	801063c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8010630:	6978      	ldr	r0, [r7, #20]
 8010632:	f001 f89d 	bl	8011770 <vPortFree>
 8010636:	e001      	b.n	801063c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8010638:	2300      	movs	r3, #0
 801063a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 801063c:	69fb      	ldr	r3, [r7, #28]
 801063e:	2b00      	cmp	r3, #0
 8010640:	d017      	beq.n	8010672 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8010642:	69fb      	ldr	r3, [r7, #28]
 8010644:	2200      	movs	r2, #0
 8010646:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 801064a:	88fa      	ldrh	r2, [r7, #6]
 801064c:	2300      	movs	r3, #0
 801064e:	9303      	str	r3, [sp, #12]
 8010650:	69fb      	ldr	r3, [r7, #28]
 8010652:	9302      	str	r3, [sp, #8]
 8010654:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010656:	9301      	str	r3, [sp, #4]
 8010658:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801065a:	9300      	str	r3, [sp, #0]
 801065c:	683b      	ldr	r3, [r7, #0]
 801065e:	68b9      	ldr	r1, [r7, #8]
 8010660:	68f8      	ldr	r0, [r7, #12]
 8010662:	f000 f80e 	bl	8010682 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8010666:	69f8      	ldr	r0, [r7, #28]
 8010668:	f000 f89e 	bl	80107a8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 801066c:	2301      	movs	r3, #1
 801066e:	61bb      	str	r3, [r7, #24]
 8010670:	e002      	b.n	8010678 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8010672:	f04f 33ff 	mov.w	r3, #4294967295
 8010676:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8010678:	69bb      	ldr	r3, [r7, #24]
	}
 801067a:	4618      	mov	r0, r3
 801067c:	3720      	adds	r7, #32
 801067e:	46bd      	mov	sp, r7
 8010680:	bd80      	pop	{r7, pc}

08010682 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8010682:	b580      	push	{r7, lr}
 8010684:	b088      	sub	sp, #32
 8010686:	af00      	add	r7, sp, #0
 8010688:	60f8      	str	r0, [r7, #12]
 801068a:	60b9      	str	r1, [r7, #8]
 801068c:	607a      	str	r2, [r7, #4]
 801068e:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8010690:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010692:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8010694:	687b      	ldr	r3, [r7, #4]
 8010696:	009b      	lsls	r3, r3, #2
 8010698:	461a      	mov	r2, r3
 801069a:	21a5      	movs	r1, #165	; 0xa5
 801069c:	f001 fa7c 	bl	8011b98 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80106a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80106a2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80106a4:	687b      	ldr	r3, [r7, #4]
 80106a6:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80106aa:	3b01      	subs	r3, #1
 80106ac:	009b      	lsls	r3, r3, #2
 80106ae:	4413      	add	r3, r2
 80106b0:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80106b2:	69bb      	ldr	r3, [r7, #24]
 80106b4:	f023 0307 	bic.w	r3, r3, #7
 80106b8:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80106ba:	69bb      	ldr	r3, [r7, #24]
 80106bc:	f003 0307 	and.w	r3, r3, #7
 80106c0:	2b00      	cmp	r3, #0
 80106c2:	d00a      	beq.n	80106da <prvInitialiseNewTask+0x58>
	__asm volatile
 80106c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80106c8:	f383 8811 	msr	BASEPRI, r3
 80106cc:	f3bf 8f6f 	isb	sy
 80106d0:	f3bf 8f4f 	dsb	sy
 80106d4:	617b      	str	r3, [r7, #20]
}
 80106d6:	bf00      	nop
 80106d8:	e7fe      	b.n	80106d8 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80106da:	68bb      	ldr	r3, [r7, #8]
 80106dc:	2b00      	cmp	r3, #0
 80106de:	d01f      	beq.n	8010720 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80106e0:	2300      	movs	r3, #0
 80106e2:	61fb      	str	r3, [r7, #28]
 80106e4:	e012      	b.n	801070c <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80106e6:	68ba      	ldr	r2, [r7, #8]
 80106e8:	69fb      	ldr	r3, [r7, #28]
 80106ea:	4413      	add	r3, r2
 80106ec:	7819      	ldrb	r1, [r3, #0]
 80106ee:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80106f0:	69fb      	ldr	r3, [r7, #28]
 80106f2:	4413      	add	r3, r2
 80106f4:	3334      	adds	r3, #52	; 0x34
 80106f6:	460a      	mov	r2, r1
 80106f8:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80106fa:	68ba      	ldr	r2, [r7, #8]
 80106fc:	69fb      	ldr	r3, [r7, #28]
 80106fe:	4413      	add	r3, r2
 8010700:	781b      	ldrb	r3, [r3, #0]
 8010702:	2b00      	cmp	r3, #0
 8010704:	d006      	beq.n	8010714 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8010706:	69fb      	ldr	r3, [r7, #28]
 8010708:	3301      	adds	r3, #1
 801070a:	61fb      	str	r3, [r7, #28]
 801070c:	69fb      	ldr	r3, [r7, #28]
 801070e:	2b0f      	cmp	r3, #15
 8010710:	d9e9      	bls.n	80106e6 <prvInitialiseNewTask+0x64>
 8010712:	e000      	b.n	8010716 <prvInitialiseNewTask+0x94>
			{
				break;
 8010714:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8010716:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010718:	2200      	movs	r2, #0
 801071a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 801071e:	e003      	b.n	8010728 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8010720:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010722:	2200      	movs	r2, #0
 8010724:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8010728:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801072a:	2b06      	cmp	r3, #6
 801072c:	d901      	bls.n	8010732 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 801072e:	2306      	movs	r3, #6
 8010730:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8010732:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010734:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8010736:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8010738:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801073a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801073c:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 801073e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010740:	2200      	movs	r2, #0
 8010742:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8010744:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010746:	3304      	adds	r3, #4
 8010748:	4618      	mov	r0, r3
 801074a:	f7ff fda2 	bl	8010292 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 801074e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010750:	3318      	adds	r3, #24
 8010752:	4618      	mov	r0, r3
 8010754:	f7ff fd9d 	bl	8010292 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8010758:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801075a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801075c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801075e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010760:	f1c3 0207 	rsb	r2, r3, #7
 8010764:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010766:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8010768:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801076a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801076c:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 801076e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010770:	2200      	movs	r2, #0
 8010772:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8010774:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010776:	2200      	movs	r2, #0
 8010778:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	}
	#endif

	#if( INCLUDE_xTaskAbortDelay == 1 )
	{
		pxNewTCB->ucDelayAborted = pdFALSE;
 801077c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801077e:	2200      	movs	r2, #0
 8010780:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8010784:	683a      	ldr	r2, [r7, #0]
 8010786:	68f9      	ldr	r1, [r7, #12]
 8010788:	69b8      	ldr	r0, [r7, #24]
 801078a:	f000 fd17 	bl	80111bc <pxPortInitialiseStack>
 801078e:	4602      	mov	r2, r0
 8010790:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010792:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8010794:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010796:	2b00      	cmp	r3, #0
 8010798:	d002      	beq.n	80107a0 <prvInitialiseNewTask+0x11e>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 801079a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801079c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801079e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80107a0:	bf00      	nop
 80107a2:	3720      	adds	r7, #32
 80107a4:	46bd      	mov	sp, r7
 80107a6:	bd80      	pop	{r7, pc}

080107a8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80107a8:	b580      	push	{r7, lr}
 80107aa:	b082      	sub	sp, #8
 80107ac:	af00      	add	r7, sp, #0
 80107ae:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80107b0:	f000 fe30 	bl	8011414 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80107b4:	4b2a      	ldr	r3, [pc, #168]	; (8010860 <prvAddNewTaskToReadyList+0xb8>)
 80107b6:	681b      	ldr	r3, [r3, #0]
 80107b8:	3301      	adds	r3, #1
 80107ba:	4a29      	ldr	r2, [pc, #164]	; (8010860 <prvAddNewTaskToReadyList+0xb8>)
 80107bc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80107be:	4b29      	ldr	r3, [pc, #164]	; (8010864 <prvAddNewTaskToReadyList+0xbc>)
 80107c0:	681b      	ldr	r3, [r3, #0]
 80107c2:	2b00      	cmp	r3, #0
 80107c4:	d109      	bne.n	80107da <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80107c6:	4a27      	ldr	r2, [pc, #156]	; (8010864 <prvAddNewTaskToReadyList+0xbc>)
 80107c8:	687b      	ldr	r3, [r7, #4]
 80107ca:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80107cc:	4b24      	ldr	r3, [pc, #144]	; (8010860 <prvAddNewTaskToReadyList+0xb8>)
 80107ce:	681b      	ldr	r3, [r3, #0]
 80107d0:	2b01      	cmp	r3, #1
 80107d2:	d110      	bne.n	80107f6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80107d4:	f000 fbac 	bl	8010f30 <prvInitialiseTaskLists>
 80107d8:	e00d      	b.n	80107f6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80107da:	4b23      	ldr	r3, [pc, #140]	; (8010868 <prvAddNewTaskToReadyList+0xc0>)
 80107dc:	681b      	ldr	r3, [r3, #0]
 80107de:	2b00      	cmp	r3, #0
 80107e0:	d109      	bne.n	80107f6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80107e2:	4b20      	ldr	r3, [pc, #128]	; (8010864 <prvAddNewTaskToReadyList+0xbc>)
 80107e4:	681b      	ldr	r3, [r3, #0]
 80107e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80107e8:	687b      	ldr	r3, [r7, #4]
 80107ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80107ec:	429a      	cmp	r2, r3
 80107ee:	d802      	bhi.n	80107f6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80107f0:	4a1c      	ldr	r2, [pc, #112]	; (8010864 <prvAddNewTaskToReadyList+0xbc>)
 80107f2:	687b      	ldr	r3, [r7, #4]
 80107f4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80107f6:	4b1d      	ldr	r3, [pc, #116]	; (801086c <prvAddNewTaskToReadyList+0xc4>)
 80107f8:	681b      	ldr	r3, [r3, #0]
 80107fa:	3301      	adds	r3, #1
 80107fc:	4a1b      	ldr	r2, [pc, #108]	; (801086c <prvAddNewTaskToReadyList+0xc4>)
 80107fe:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8010800:	687b      	ldr	r3, [r7, #4]
 8010802:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010804:	2201      	movs	r2, #1
 8010806:	409a      	lsls	r2, r3
 8010808:	4b19      	ldr	r3, [pc, #100]	; (8010870 <prvAddNewTaskToReadyList+0xc8>)
 801080a:	681b      	ldr	r3, [r3, #0]
 801080c:	4313      	orrs	r3, r2
 801080e:	4a18      	ldr	r2, [pc, #96]	; (8010870 <prvAddNewTaskToReadyList+0xc8>)
 8010810:	6013      	str	r3, [r2, #0]
 8010812:	687b      	ldr	r3, [r7, #4]
 8010814:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010816:	4613      	mov	r3, r2
 8010818:	009b      	lsls	r3, r3, #2
 801081a:	4413      	add	r3, r2
 801081c:	009b      	lsls	r3, r3, #2
 801081e:	4a15      	ldr	r2, [pc, #84]	; (8010874 <prvAddNewTaskToReadyList+0xcc>)
 8010820:	441a      	add	r2, r3
 8010822:	687b      	ldr	r3, [r7, #4]
 8010824:	3304      	adds	r3, #4
 8010826:	4619      	mov	r1, r3
 8010828:	4610      	mov	r0, r2
 801082a:	f7ff fd3f 	bl	80102ac <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 801082e:	f000 fe21 	bl	8011474 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8010832:	4b0d      	ldr	r3, [pc, #52]	; (8010868 <prvAddNewTaskToReadyList+0xc0>)
 8010834:	681b      	ldr	r3, [r3, #0]
 8010836:	2b00      	cmp	r3, #0
 8010838:	d00e      	beq.n	8010858 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 801083a:	4b0a      	ldr	r3, [pc, #40]	; (8010864 <prvAddNewTaskToReadyList+0xbc>)
 801083c:	681b      	ldr	r3, [r3, #0]
 801083e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010840:	687b      	ldr	r3, [r7, #4]
 8010842:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010844:	429a      	cmp	r2, r3
 8010846:	d207      	bcs.n	8010858 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8010848:	4b0b      	ldr	r3, [pc, #44]	; (8010878 <prvAddNewTaskToReadyList+0xd0>)
 801084a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801084e:	601a      	str	r2, [r3, #0]
 8010850:	f3bf 8f4f 	dsb	sy
 8010854:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8010858:	bf00      	nop
 801085a:	3708      	adds	r7, #8
 801085c:	46bd      	mov	sp, r7
 801085e:	bd80      	pop	{r7, pc}
 8010860:	200009f4 	.word	0x200009f4
 8010864:	200008f4 	.word	0x200008f4
 8010868:	20000a00 	.word	0x20000a00
 801086c:	20000a10 	.word	0x20000a10
 8010870:	200009fc 	.word	0x200009fc
 8010874:	200008f8 	.word	0x200008f8
 8010878:	e000ed04 	.word	0xe000ed04

0801087c <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 801087c:	b580      	push	{r7, lr}
 801087e:	b08a      	sub	sp, #40	; 0x28
 8010880:	af00      	add	r7, sp, #0
 8010882:	6078      	str	r0, [r7, #4]
 8010884:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8010886:	2300      	movs	r3, #0
 8010888:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 801088a:	687b      	ldr	r3, [r7, #4]
 801088c:	2b00      	cmp	r3, #0
 801088e:	d10a      	bne.n	80108a6 <vTaskDelayUntil+0x2a>
	__asm volatile
 8010890:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010894:	f383 8811 	msr	BASEPRI, r3
 8010898:	f3bf 8f6f 	isb	sy
 801089c:	f3bf 8f4f 	dsb	sy
 80108a0:	617b      	str	r3, [r7, #20]
}
 80108a2:	bf00      	nop
 80108a4:	e7fe      	b.n	80108a4 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 80108a6:	683b      	ldr	r3, [r7, #0]
 80108a8:	2b00      	cmp	r3, #0
 80108aa:	d10a      	bne.n	80108c2 <vTaskDelayUntil+0x46>
	__asm volatile
 80108ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80108b0:	f383 8811 	msr	BASEPRI, r3
 80108b4:	f3bf 8f6f 	isb	sy
 80108b8:	f3bf 8f4f 	dsb	sy
 80108bc:	613b      	str	r3, [r7, #16]
}
 80108be:	bf00      	nop
 80108c0:	e7fe      	b.n	80108c0 <vTaskDelayUntil+0x44>
		configASSERT( uxSchedulerSuspended == 0 );
 80108c2:	4b2a      	ldr	r3, [pc, #168]	; (801096c <vTaskDelayUntil+0xf0>)
 80108c4:	681b      	ldr	r3, [r3, #0]
 80108c6:	2b00      	cmp	r3, #0
 80108c8:	d00a      	beq.n	80108e0 <vTaskDelayUntil+0x64>
	__asm volatile
 80108ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80108ce:	f383 8811 	msr	BASEPRI, r3
 80108d2:	f3bf 8f6f 	isb	sy
 80108d6:	f3bf 8f4f 	dsb	sy
 80108da:	60fb      	str	r3, [r7, #12]
}
 80108dc:	bf00      	nop
 80108de:	e7fe      	b.n	80108de <vTaskDelayUntil+0x62>

		vTaskSuspendAll();
 80108e0:	f000 f8de 	bl	8010aa0 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 80108e4:	4b22      	ldr	r3, [pc, #136]	; (8010970 <vTaskDelayUntil+0xf4>)
 80108e6:	681b      	ldr	r3, [r3, #0]
 80108e8:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 80108ea:	687b      	ldr	r3, [r7, #4]
 80108ec:	681b      	ldr	r3, [r3, #0]
 80108ee:	683a      	ldr	r2, [r7, #0]
 80108f0:	4413      	add	r3, r2
 80108f2:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 80108f4:	687b      	ldr	r3, [r7, #4]
 80108f6:	681b      	ldr	r3, [r3, #0]
 80108f8:	6a3a      	ldr	r2, [r7, #32]
 80108fa:	429a      	cmp	r2, r3
 80108fc:	d20b      	bcs.n	8010916 <vTaskDelayUntil+0x9a>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 80108fe:	687b      	ldr	r3, [r7, #4]
 8010900:	681b      	ldr	r3, [r3, #0]
 8010902:	69fa      	ldr	r2, [r7, #28]
 8010904:	429a      	cmp	r2, r3
 8010906:	d211      	bcs.n	801092c <vTaskDelayUntil+0xb0>
 8010908:	69fa      	ldr	r2, [r7, #28]
 801090a:	6a3b      	ldr	r3, [r7, #32]
 801090c:	429a      	cmp	r2, r3
 801090e:	d90d      	bls.n	801092c <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 8010910:	2301      	movs	r3, #1
 8010912:	627b      	str	r3, [r7, #36]	; 0x24
 8010914:	e00a      	b.n	801092c <vTaskDelayUntil+0xb0>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8010916:	687b      	ldr	r3, [r7, #4]
 8010918:	681b      	ldr	r3, [r3, #0]
 801091a:	69fa      	ldr	r2, [r7, #28]
 801091c:	429a      	cmp	r2, r3
 801091e:	d303      	bcc.n	8010928 <vTaskDelayUntil+0xac>
 8010920:	69fa      	ldr	r2, [r7, #28]
 8010922:	6a3b      	ldr	r3, [r7, #32]
 8010924:	429a      	cmp	r2, r3
 8010926:	d901      	bls.n	801092c <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 8010928:	2301      	movs	r3, #1
 801092a:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 801092c:	687b      	ldr	r3, [r7, #4]
 801092e:	69fa      	ldr	r2, [r7, #28]
 8010930:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 8010932:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010934:	2b00      	cmp	r3, #0
 8010936:	d006      	beq.n	8010946 <vTaskDelayUntil+0xca>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8010938:	69fa      	ldr	r2, [r7, #28]
 801093a:	6a3b      	ldr	r3, [r7, #32]
 801093c:	1ad3      	subs	r3, r2, r3
 801093e:	2100      	movs	r1, #0
 8010940:	4618      	mov	r0, r3
 8010942:	f000 fbd1 	bl	80110e8 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 8010946:	f000 f8b9 	bl	8010abc <xTaskResumeAll>
 801094a:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 801094c:	69bb      	ldr	r3, [r7, #24]
 801094e:	2b00      	cmp	r3, #0
 8010950:	d107      	bne.n	8010962 <vTaskDelayUntil+0xe6>
		{
			portYIELD_WITHIN_API();
 8010952:	4b08      	ldr	r3, [pc, #32]	; (8010974 <vTaskDelayUntil+0xf8>)
 8010954:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010958:	601a      	str	r2, [r3, #0]
 801095a:	f3bf 8f4f 	dsb	sy
 801095e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8010962:	bf00      	nop
 8010964:	3728      	adds	r7, #40	; 0x28
 8010966:	46bd      	mov	sp, r7
 8010968:	bd80      	pop	{r7, pc}
 801096a:	bf00      	nop
 801096c:	20000a1c 	.word	0x20000a1c
 8010970:	200009f8 	.word	0x200009f8
 8010974:	e000ed04 	.word	0xe000ed04

08010978 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8010978:	b580      	push	{r7, lr}
 801097a:	b084      	sub	sp, #16
 801097c:	af00      	add	r7, sp, #0
 801097e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8010980:	2300      	movs	r3, #0
 8010982:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8010984:	687b      	ldr	r3, [r7, #4]
 8010986:	2b00      	cmp	r3, #0
 8010988:	d017      	beq.n	80109ba <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 801098a:	4b13      	ldr	r3, [pc, #76]	; (80109d8 <vTaskDelay+0x60>)
 801098c:	681b      	ldr	r3, [r3, #0]
 801098e:	2b00      	cmp	r3, #0
 8010990:	d00a      	beq.n	80109a8 <vTaskDelay+0x30>
	__asm volatile
 8010992:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010996:	f383 8811 	msr	BASEPRI, r3
 801099a:	f3bf 8f6f 	isb	sy
 801099e:	f3bf 8f4f 	dsb	sy
 80109a2:	60bb      	str	r3, [r7, #8]
}
 80109a4:	bf00      	nop
 80109a6:	e7fe      	b.n	80109a6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80109a8:	f000 f87a 	bl	8010aa0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80109ac:	2100      	movs	r1, #0
 80109ae:	6878      	ldr	r0, [r7, #4]
 80109b0:	f000 fb9a 	bl	80110e8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80109b4:	f000 f882 	bl	8010abc <xTaskResumeAll>
 80109b8:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80109ba:	68fb      	ldr	r3, [r7, #12]
 80109bc:	2b00      	cmp	r3, #0
 80109be:	d107      	bne.n	80109d0 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 80109c0:	4b06      	ldr	r3, [pc, #24]	; (80109dc <vTaskDelay+0x64>)
 80109c2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80109c6:	601a      	str	r2, [r3, #0]
 80109c8:	f3bf 8f4f 	dsb	sy
 80109cc:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80109d0:	bf00      	nop
 80109d2:	3710      	adds	r7, #16
 80109d4:	46bd      	mov	sp, r7
 80109d6:	bd80      	pop	{r7, pc}
 80109d8:	20000a1c 	.word	0x20000a1c
 80109dc:	e000ed04 	.word	0xe000ed04

080109e0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80109e0:	b580      	push	{r7, lr}
 80109e2:	b08a      	sub	sp, #40	; 0x28
 80109e4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80109e6:	2300      	movs	r3, #0
 80109e8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80109ea:	2300      	movs	r3, #0
 80109ec:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80109ee:	463a      	mov	r2, r7
 80109f0:	1d39      	adds	r1, r7, #4
 80109f2:	f107 0308 	add.w	r3, r7, #8
 80109f6:	4618      	mov	r0, r3
 80109f8:	f7f8 f908 	bl	8008c0c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80109fc:	6839      	ldr	r1, [r7, #0]
 80109fe:	687b      	ldr	r3, [r7, #4]
 8010a00:	68ba      	ldr	r2, [r7, #8]
 8010a02:	9202      	str	r2, [sp, #8]
 8010a04:	9301      	str	r3, [sp, #4]
 8010a06:	2300      	movs	r3, #0
 8010a08:	9300      	str	r3, [sp, #0]
 8010a0a:	2300      	movs	r3, #0
 8010a0c:	460a      	mov	r2, r1
 8010a0e:	491e      	ldr	r1, [pc, #120]	; (8010a88 <vTaskStartScheduler+0xa8>)
 8010a10:	481e      	ldr	r0, [pc, #120]	; (8010a8c <vTaskStartScheduler+0xac>)
 8010a12:	f7ff fd94 	bl	801053e <xTaskCreateStatic>
 8010a16:	4603      	mov	r3, r0
 8010a18:	4a1d      	ldr	r2, [pc, #116]	; (8010a90 <vTaskStartScheduler+0xb0>)
 8010a1a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8010a1c:	4b1c      	ldr	r3, [pc, #112]	; (8010a90 <vTaskStartScheduler+0xb0>)
 8010a1e:	681b      	ldr	r3, [r3, #0]
 8010a20:	2b00      	cmp	r3, #0
 8010a22:	d002      	beq.n	8010a2a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8010a24:	2301      	movs	r3, #1
 8010a26:	617b      	str	r3, [r7, #20]
 8010a28:	e001      	b.n	8010a2e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8010a2a:	2300      	movs	r3, #0
 8010a2c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8010a2e:	697b      	ldr	r3, [r7, #20]
 8010a30:	2b01      	cmp	r3, #1
 8010a32:	d116      	bne.n	8010a62 <vTaskStartScheduler+0x82>
	__asm volatile
 8010a34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010a38:	f383 8811 	msr	BASEPRI, r3
 8010a3c:	f3bf 8f6f 	isb	sy
 8010a40:	f3bf 8f4f 	dsb	sy
 8010a44:	613b      	str	r3, [r7, #16]
}
 8010a46:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8010a48:	4b12      	ldr	r3, [pc, #72]	; (8010a94 <vTaskStartScheduler+0xb4>)
 8010a4a:	f04f 32ff 	mov.w	r2, #4294967295
 8010a4e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8010a50:	4b11      	ldr	r3, [pc, #68]	; (8010a98 <vTaskStartScheduler+0xb8>)
 8010a52:	2201      	movs	r2, #1
 8010a54:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8010a56:	4b11      	ldr	r3, [pc, #68]	; (8010a9c <vTaskStartScheduler+0xbc>)
 8010a58:	2200      	movs	r2, #0
 8010a5a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8010a5c:	f000 fc38 	bl	80112d0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8010a60:	e00e      	b.n	8010a80 <vTaskStartScheduler+0xa0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8010a62:	697b      	ldr	r3, [r7, #20]
 8010a64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010a68:	d10a      	bne.n	8010a80 <vTaskStartScheduler+0xa0>
	__asm volatile
 8010a6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010a6e:	f383 8811 	msr	BASEPRI, r3
 8010a72:	f3bf 8f6f 	isb	sy
 8010a76:	f3bf 8f4f 	dsb	sy
 8010a7a:	60fb      	str	r3, [r7, #12]
}
 8010a7c:	bf00      	nop
 8010a7e:	e7fe      	b.n	8010a7e <vTaskStartScheduler+0x9e>
}
 8010a80:	bf00      	nop
 8010a82:	3718      	adds	r7, #24
 8010a84:	46bd      	mov	sp, r7
 8010a86:	bd80      	pop	{r7, pc}
 8010a88:	080151c4 	.word	0x080151c4
 8010a8c:	08010f01 	.word	0x08010f01
 8010a90:	20000a18 	.word	0x20000a18
 8010a94:	20000a14 	.word	0x20000a14
 8010a98:	20000a00 	.word	0x20000a00
 8010a9c:	200009f8 	.word	0x200009f8

08010aa0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8010aa0:	b480      	push	{r7}
 8010aa2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8010aa4:	4b04      	ldr	r3, [pc, #16]	; (8010ab8 <vTaskSuspendAll+0x18>)
 8010aa6:	681b      	ldr	r3, [r3, #0]
 8010aa8:	3301      	adds	r3, #1
 8010aaa:	4a03      	ldr	r2, [pc, #12]	; (8010ab8 <vTaskSuspendAll+0x18>)
 8010aac:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8010aae:	bf00      	nop
 8010ab0:	46bd      	mov	sp, r7
 8010ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ab6:	4770      	bx	lr
 8010ab8:	20000a1c 	.word	0x20000a1c

08010abc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8010abc:	b580      	push	{r7, lr}
 8010abe:	b084      	sub	sp, #16
 8010ac0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8010ac2:	2300      	movs	r3, #0
 8010ac4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8010ac6:	2300      	movs	r3, #0
 8010ac8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8010aca:	4b41      	ldr	r3, [pc, #260]	; (8010bd0 <xTaskResumeAll+0x114>)
 8010acc:	681b      	ldr	r3, [r3, #0]
 8010ace:	2b00      	cmp	r3, #0
 8010ad0:	d10a      	bne.n	8010ae8 <xTaskResumeAll+0x2c>
	__asm volatile
 8010ad2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010ad6:	f383 8811 	msr	BASEPRI, r3
 8010ada:	f3bf 8f6f 	isb	sy
 8010ade:	f3bf 8f4f 	dsb	sy
 8010ae2:	603b      	str	r3, [r7, #0]
}
 8010ae4:	bf00      	nop
 8010ae6:	e7fe      	b.n	8010ae6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8010ae8:	f000 fc94 	bl	8011414 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8010aec:	4b38      	ldr	r3, [pc, #224]	; (8010bd0 <xTaskResumeAll+0x114>)
 8010aee:	681b      	ldr	r3, [r3, #0]
 8010af0:	3b01      	subs	r3, #1
 8010af2:	4a37      	ldr	r2, [pc, #220]	; (8010bd0 <xTaskResumeAll+0x114>)
 8010af4:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010af6:	4b36      	ldr	r3, [pc, #216]	; (8010bd0 <xTaskResumeAll+0x114>)
 8010af8:	681b      	ldr	r3, [r3, #0]
 8010afa:	2b00      	cmp	r3, #0
 8010afc:	d161      	bne.n	8010bc2 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8010afe:	4b35      	ldr	r3, [pc, #212]	; (8010bd4 <xTaskResumeAll+0x118>)
 8010b00:	681b      	ldr	r3, [r3, #0]
 8010b02:	2b00      	cmp	r3, #0
 8010b04:	d05d      	beq.n	8010bc2 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8010b06:	e02e      	b.n	8010b66 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010b08:	4b33      	ldr	r3, [pc, #204]	; (8010bd8 <xTaskResumeAll+0x11c>)
 8010b0a:	68db      	ldr	r3, [r3, #12]
 8010b0c:	68db      	ldr	r3, [r3, #12]
 8010b0e:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8010b10:	68fb      	ldr	r3, [r7, #12]
 8010b12:	3318      	adds	r3, #24
 8010b14:	4618      	mov	r0, r3
 8010b16:	f7ff fc26 	bl	8010366 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8010b1a:	68fb      	ldr	r3, [r7, #12]
 8010b1c:	3304      	adds	r3, #4
 8010b1e:	4618      	mov	r0, r3
 8010b20:	f7ff fc21 	bl	8010366 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8010b24:	68fb      	ldr	r3, [r7, #12]
 8010b26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010b28:	2201      	movs	r2, #1
 8010b2a:	409a      	lsls	r2, r3
 8010b2c:	4b2b      	ldr	r3, [pc, #172]	; (8010bdc <xTaskResumeAll+0x120>)
 8010b2e:	681b      	ldr	r3, [r3, #0]
 8010b30:	4313      	orrs	r3, r2
 8010b32:	4a2a      	ldr	r2, [pc, #168]	; (8010bdc <xTaskResumeAll+0x120>)
 8010b34:	6013      	str	r3, [r2, #0]
 8010b36:	68fb      	ldr	r3, [r7, #12]
 8010b38:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010b3a:	4613      	mov	r3, r2
 8010b3c:	009b      	lsls	r3, r3, #2
 8010b3e:	4413      	add	r3, r2
 8010b40:	009b      	lsls	r3, r3, #2
 8010b42:	4a27      	ldr	r2, [pc, #156]	; (8010be0 <xTaskResumeAll+0x124>)
 8010b44:	441a      	add	r2, r3
 8010b46:	68fb      	ldr	r3, [r7, #12]
 8010b48:	3304      	adds	r3, #4
 8010b4a:	4619      	mov	r1, r3
 8010b4c:	4610      	mov	r0, r2
 8010b4e:	f7ff fbad 	bl	80102ac <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8010b52:	68fb      	ldr	r3, [r7, #12]
 8010b54:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010b56:	4b23      	ldr	r3, [pc, #140]	; (8010be4 <xTaskResumeAll+0x128>)
 8010b58:	681b      	ldr	r3, [r3, #0]
 8010b5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010b5c:	429a      	cmp	r2, r3
 8010b5e:	d302      	bcc.n	8010b66 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8010b60:	4b21      	ldr	r3, [pc, #132]	; (8010be8 <xTaskResumeAll+0x12c>)
 8010b62:	2201      	movs	r2, #1
 8010b64:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8010b66:	4b1c      	ldr	r3, [pc, #112]	; (8010bd8 <xTaskResumeAll+0x11c>)
 8010b68:	681b      	ldr	r3, [r3, #0]
 8010b6a:	2b00      	cmp	r3, #0
 8010b6c:	d1cc      	bne.n	8010b08 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8010b6e:	68fb      	ldr	r3, [r7, #12]
 8010b70:	2b00      	cmp	r3, #0
 8010b72:	d001      	beq.n	8010b78 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8010b74:	f000 fa7a 	bl	801106c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8010b78:	4b1c      	ldr	r3, [pc, #112]	; (8010bec <xTaskResumeAll+0x130>)
 8010b7a:	681b      	ldr	r3, [r3, #0]
 8010b7c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8010b7e:	687b      	ldr	r3, [r7, #4]
 8010b80:	2b00      	cmp	r3, #0
 8010b82:	d010      	beq.n	8010ba6 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8010b84:	f000 f846 	bl	8010c14 <xTaskIncrementTick>
 8010b88:	4603      	mov	r3, r0
 8010b8a:	2b00      	cmp	r3, #0
 8010b8c:	d002      	beq.n	8010b94 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8010b8e:	4b16      	ldr	r3, [pc, #88]	; (8010be8 <xTaskResumeAll+0x12c>)
 8010b90:	2201      	movs	r2, #1
 8010b92:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8010b94:	687b      	ldr	r3, [r7, #4]
 8010b96:	3b01      	subs	r3, #1
 8010b98:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8010b9a:	687b      	ldr	r3, [r7, #4]
 8010b9c:	2b00      	cmp	r3, #0
 8010b9e:	d1f1      	bne.n	8010b84 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8010ba0:	4b12      	ldr	r3, [pc, #72]	; (8010bec <xTaskResumeAll+0x130>)
 8010ba2:	2200      	movs	r2, #0
 8010ba4:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8010ba6:	4b10      	ldr	r3, [pc, #64]	; (8010be8 <xTaskResumeAll+0x12c>)
 8010ba8:	681b      	ldr	r3, [r3, #0]
 8010baa:	2b00      	cmp	r3, #0
 8010bac:	d009      	beq.n	8010bc2 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8010bae:	2301      	movs	r3, #1
 8010bb0:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8010bb2:	4b0f      	ldr	r3, [pc, #60]	; (8010bf0 <xTaskResumeAll+0x134>)
 8010bb4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010bb8:	601a      	str	r2, [r3, #0]
 8010bba:	f3bf 8f4f 	dsb	sy
 8010bbe:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8010bc2:	f000 fc57 	bl	8011474 <vPortExitCritical>

	return xAlreadyYielded;
 8010bc6:	68bb      	ldr	r3, [r7, #8]
}
 8010bc8:	4618      	mov	r0, r3
 8010bca:	3710      	adds	r7, #16
 8010bcc:	46bd      	mov	sp, r7
 8010bce:	bd80      	pop	{r7, pc}
 8010bd0:	20000a1c 	.word	0x20000a1c
 8010bd4:	200009f4 	.word	0x200009f4
 8010bd8:	200009b4 	.word	0x200009b4
 8010bdc:	200009fc 	.word	0x200009fc
 8010be0:	200008f8 	.word	0x200008f8
 8010be4:	200008f4 	.word	0x200008f4
 8010be8:	20000a08 	.word	0x20000a08
 8010bec:	20000a04 	.word	0x20000a04
 8010bf0:	e000ed04 	.word	0xe000ed04

08010bf4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8010bf4:	b480      	push	{r7}
 8010bf6:	b083      	sub	sp, #12
 8010bf8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8010bfa:	4b05      	ldr	r3, [pc, #20]	; (8010c10 <xTaskGetTickCount+0x1c>)
 8010bfc:	681b      	ldr	r3, [r3, #0]
 8010bfe:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8010c00:	687b      	ldr	r3, [r7, #4]
}
 8010c02:	4618      	mov	r0, r3
 8010c04:	370c      	adds	r7, #12
 8010c06:	46bd      	mov	sp, r7
 8010c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c0c:	4770      	bx	lr
 8010c0e:	bf00      	nop
 8010c10:	200009f8 	.word	0x200009f8

08010c14 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8010c14:	b580      	push	{r7, lr}
 8010c16:	b086      	sub	sp, #24
 8010c18:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8010c1a:	2300      	movs	r3, #0
 8010c1c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010c1e:	4b4e      	ldr	r3, [pc, #312]	; (8010d58 <xTaskIncrementTick+0x144>)
 8010c20:	681b      	ldr	r3, [r3, #0]
 8010c22:	2b00      	cmp	r3, #0
 8010c24:	f040 808e 	bne.w	8010d44 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8010c28:	4b4c      	ldr	r3, [pc, #304]	; (8010d5c <xTaskIncrementTick+0x148>)
 8010c2a:	681b      	ldr	r3, [r3, #0]
 8010c2c:	3301      	adds	r3, #1
 8010c2e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8010c30:	4a4a      	ldr	r2, [pc, #296]	; (8010d5c <xTaskIncrementTick+0x148>)
 8010c32:	693b      	ldr	r3, [r7, #16]
 8010c34:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8010c36:	693b      	ldr	r3, [r7, #16]
 8010c38:	2b00      	cmp	r3, #0
 8010c3a:	d120      	bne.n	8010c7e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8010c3c:	4b48      	ldr	r3, [pc, #288]	; (8010d60 <xTaskIncrementTick+0x14c>)
 8010c3e:	681b      	ldr	r3, [r3, #0]
 8010c40:	681b      	ldr	r3, [r3, #0]
 8010c42:	2b00      	cmp	r3, #0
 8010c44:	d00a      	beq.n	8010c5c <xTaskIncrementTick+0x48>
	__asm volatile
 8010c46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010c4a:	f383 8811 	msr	BASEPRI, r3
 8010c4e:	f3bf 8f6f 	isb	sy
 8010c52:	f3bf 8f4f 	dsb	sy
 8010c56:	603b      	str	r3, [r7, #0]
}
 8010c58:	bf00      	nop
 8010c5a:	e7fe      	b.n	8010c5a <xTaskIncrementTick+0x46>
 8010c5c:	4b40      	ldr	r3, [pc, #256]	; (8010d60 <xTaskIncrementTick+0x14c>)
 8010c5e:	681b      	ldr	r3, [r3, #0]
 8010c60:	60fb      	str	r3, [r7, #12]
 8010c62:	4b40      	ldr	r3, [pc, #256]	; (8010d64 <xTaskIncrementTick+0x150>)
 8010c64:	681b      	ldr	r3, [r3, #0]
 8010c66:	4a3e      	ldr	r2, [pc, #248]	; (8010d60 <xTaskIncrementTick+0x14c>)
 8010c68:	6013      	str	r3, [r2, #0]
 8010c6a:	4a3e      	ldr	r2, [pc, #248]	; (8010d64 <xTaskIncrementTick+0x150>)
 8010c6c:	68fb      	ldr	r3, [r7, #12]
 8010c6e:	6013      	str	r3, [r2, #0]
 8010c70:	4b3d      	ldr	r3, [pc, #244]	; (8010d68 <xTaskIncrementTick+0x154>)
 8010c72:	681b      	ldr	r3, [r3, #0]
 8010c74:	3301      	adds	r3, #1
 8010c76:	4a3c      	ldr	r2, [pc, #240]	; (8010d68 <xTaskIncrementTick+0x154>)
 8010c78:	6013      	str	r3, [r2, #0]
 8010c7a:	f000 f9f7 	bl	801106c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8010c7e:	4b3b      	ldr	r3, [pc, #236]	; (8010d6c <xTaskIncrementTick+0x158>)
 8010c80:	681b      	ldr	r3, [r3, #0]
 8010c82:	693a      	ldr	r2, [r7, #16]
 8010c84:	429a      	cmp	r2, r3
 8010c86:	d348      	bcc.n	8010d1a <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8010c88:	4b35      	ldr	r3, [pc, #212]	; (8010d60 <xTaskIncrementTick+0x14c>)
 8010c8a:	681b      	ldr	r3, [r3, #0]
 8010c8c:	681b      	ldr	r3, [r3, #0]
 8010c8e:	2b00      	cmp	r3, #0
 8010c90:	d104      	bne.n	8010c9c <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010c92:	4b36      	ldr	r3, [pc, #216]	; (8010d6c <xTaskIncrementTick+0x158>)
 8010c94:	f04f 32ff 	mov.w	r2, #4294967295
 8010c98:	601a      	str	r2, [r3, #0]
					break;
 8010c9a:	e03e      	b.n	8010d1a <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010c9c:	4b30      	ldr	r3, [pc, #192]	; (8010d60 <xTaskIncrementTick+0x14c>)
 8010c9e:	681b      	ldr	r3, [r3, #0]
 8010ca0:	68db      	ldr	r3, [r3, #12]
 8010ca2:	68db      	ldr	r3, [r3, #12]
 8010ca4:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8010ca6:	68bb      	ldr	r3, [r7, #8]
 8010ca8:	685b      	ldr	r3, [r3, #4]
 8010caa:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8010cac:	693a      	ldr	r2, [r7, #16]
 8010cae:	687b      	ldr	r3, [r7, #4]
 8010cb0:	429a      	cmp	r2, r3
 8010cb2:	d203      	bcs.n	8010cbc <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8010cb4:	4a2d      	ldr	r2, [pc, #180]	; (8010d6c <xTaskIncrementTick+0x158>)
 8010cb6:	687b      	ldr	r3, [r7, #4]
 8010cb8:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8010cba:	e02e      	b.n	8010d1a <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8010cbc:	68bb      	ldr	r3, [r7, #8]
 8010cbe:	3304      	adds	r3, #4
 8010cc0:	4618      	mov	r0, r3
 8010cc2:	f7ff fb50 	bl	8010366 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8010cc6:	68bb      	ldr	r3, [r7, #8]
 8010cc8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010cca:	2b00      	cmp	r3, #0
 8010ccc:	d004      	beq.n	8010cd8 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8010cce:	68bb      	ldr	r3, [r7, #8]
 8010cd0:	3318      	adds	r3, #24
 8010cd2:	4618      	mov	r0, r3
 8010cd4:	f7ff fb47 	bl	8010366 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8010cd8:	68bb      	ldr	r3, [r7, #8]
 8010cda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010cdc:	2201      	movs	r2, #1
 8010cde:	409a      	lsls	r2, r3
 8010ce0:	4b23      	ldr	r3, [pc, #140]	; (8010d70 <xTaskIncrementTick+0x15c>)
 8010ce2:	681b      	ldr	r3, [r3, #0]
 8010ce4:	4313      	orrs	r3, r2
 8010ce6:	4a22      	ldr	r2, [pc, #136]	; (8010d70 <xTaskIncrementTick+0x15c>)
 8010ce8:	6013      	str	r3, [r2, #0]
 8010cea:	68bb      	ldr	r3, [r7, #8]
 8010cec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010cee:	4613      	mov	r3, r2
 8010cf0:	009b      	lsls	r3, r3, #2
 8010cf2:	4413      	add	r3, r2
 8010cf4:	009b      	lsls	r3, r3, #2
 8010cf6:	4a1f      	ldr	r2, [pc, #124]	; (8010d74 <xTaskIncrementTick+0x160>)
 8010cf8:	441a      	add	r2, r3
 8010cfa:	68bb      	ldr	r3, [r7, #8]
 8010cfc:	3304      	adds	r3, #4
 8010cfe:	4619      	mov	r1, r3
 8010d00:	4610      	mov	r0, r2
 8010d02:	f7ff fad3 	bl	80102ac <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8010d06:	68bb      	ldr	r3, [r7, #8]
 8010d08:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010d0a:	4b1b      	ldr	r3, [pc, #108]	; (8010d78 <xTaskIncrementTick+0x164>)
 8010d0c:	681b      	ldr	r3, [r3, #0]
 8010d0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010d10:	429a      	cmp	r2, r3
 8010d12:	d3b9      	bcc.n	8010c88 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8010d14:	2301      	movs	r3, #1
 8010d16:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8010d18:	e7b6      	b.n	8010c88 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8010d1a:	4b17      	ldr	r3, [pc, #92]	; (8010d78 <xTaskIncrementTick+0x164>)
 8010d1c:	681b      	ldr	r3, [r3, #0]
 8010d1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010d20:	4914      	ldr	r1, [pc, #80]	; (8010d74 <xTaskIncrementTick+0x160>)
 8010d22:	4613      	mov	r3, r2
 8010d24:	009b      	lsls	r3, r3, #2
 8010d26:	4413      	add	r3, r2
 8010d28:	009b      	lsls	r3, r3, #2
 8010d2a:	440b      	add	r3, r1
 8010d2c:	681b      	ldr	r3, [r3, #0]
 8010d2e:	2b01      	cmp	r3, #1
 8010d30:	d901      	bls.n	8010d36 <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 8010d32:	2301      	movs	r3, #1
 8010d34:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8010d36:	4b11      	ldr	r3, [pc, #68]	; (8010d7c <xTaskIncrementTick+0x168>)
 8010d38:	681b      	ldr	r3, [r3, #0]
 8010d3a:	2b00      	cmp	r3, #0
 8010d3c:	d007      	beq.n	8010d4e <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8010d3e:	2301      	movs	r3, #1
 8010d40:	617b      	str	r3, [r7, #20]
 8010d42:	e004      	b.n	8010d4e <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8010d44:	4b0e      	ldr	r3, [pc, #56]	; (8010d80 <xTaskIncrementTick+0x16c>)
 8010d46:	681b      	ldr	r3, [r3, #0]
 8010d48:	3301      	adds	r3, #1
 8010d4a:	4a0d      	ldr	r2, [pc, #52]	; (8010d80 <xTaskIncrementTick+0x16c>)
 8010d4c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8010d4e:	697b      	ldr	r3, [r7, #20]
}
 8010d50:	4618      	mov	r0, r3
 8010d52:	3718      	adds	r7, #24
 8010d54:	46bd      	mov	sp, r7
 8010d56:	bd80      	pop	{r7, pc}
 8010d58:	20000a1c 	.word	0x20000a1c
 8010d5c:	200009f8 	.word	0x200009f8
 8010d60:	200009ac 	.word	0x200009ac
 8010d64:	200009b0 	.word	0x200009b0
 8010d68:	20000a0c 	.word	0x20000a0c
 8010d6c:	20000a14 	.word	0x20000a14
 8010d70:	200009fc 	.word	0x200009fc
 8010d74:	200008f8 	.word	0x200008f8
 8010d78:	200008f4 	.word	0x200008f4
 8010d7c:	20000a08 	.word	0x20000a08
 8010d80:	20000a04 	.word	0x20000a04

08010d84 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8010d84:	b480      	push	{r7}
 8010d86:	b087      	sub	sp, #28
 8010d88:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8010d8a:	4b27      	ldr	r3, [pc, #156]	; (8010e28 <vTaskSwitchContext+0xa4>)
 8010d8c:	681b      	ldr	r3, [r3, #0]
 8010d8e:	2b00      	cmp	r3, #0
 8010d90:	d003      	beq.n	8010d9a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8010d92:	4b26      	ldr	r3, [pc, #152]	; (8010e2c <vTaskSwitchContext+0xa8>)
 8010d94:	2201      	movs	r2, #1
 8010d96:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8010d98:	e03f      	b.n	8010e1a <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 8010d9a:	4b24      	ldr	r3, [pc, #144]	; (8010e2c <vTaskSwitchContext+0xa8>)
 8010d9c:	2200      	movs	r2, #0
 8010d9e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010da0:	4b23      	ldr	r3, [pc, #140]	; (8010e30 <vTaskSwitchContext+0xac>)
 8010da2:	681b      	ldr	r3, [r3, #0]
 8010da4:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8010da6:	68fb      	ldr	r3, [r7, #12]
 8010da8:	fab3 f383 	clz	r3, r3
 8010dac:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8010dae:	7afb      	ldrb	r3, [r7, #11]
 8010db0:	f1c3 031f 	rsb	r3, r3, #31
 8010db4:	617b      	str	r3, [r7, #20]
 8010db6:	491f      	ldr	r1, [pc, #124]	; (8010e34 <vTaskSwitchContext+0xb0>)
 8010db8:	697a      	ldr	r2, [r7, #20]
 8010dba:	4613      	mov	r3, r2
 8010dbc:	009b      	lsls	r3, r3, #2
 8010dbe:	4413      	add	r3, r2
 8010dc0:	009b      	lsls	r3, r3, #2
 8010dc2:	440b      	add	r3, r1
 8010dc4:	681b      	ldr	r3, [r3, #0]
 8010dc6:	2b00      	cmp	r3, #0
 8010dc8:	d10a      	bne.n	8010de0 <vTaskSwitchContext+0x5c>
	__asm volatile
 8010dca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010dce:	f383 8811 	msr	BASEPRI, r3
 8010dd2:	f3bf 8f6f 	isb	sy
 8010dd6:	f3bf 8f4f 	dsb	sy
 8010dda:	607b      	str	r3, [r7, #4]
}
 8010ddc:	bf00      	nop
 8010dde:	e7fe      	b.n	8010dde <vTaskSwitchContext+0x5a>
 8010de0:	697a      	ldr	r2, [r7, #20]
 8010de2:	4613      	mov	r3, r2
 8010de4:	009b      	lsls	r3, r3, #2
 8010de6:	4413      	add	r3, r2
 8010de8:	009b      	lsls	r3, r3, #2
 8010dea:	4a12      	ldr	r2, [pc, #72]	; (8010e34 <vTaskSwitchContext+0xb0>)
 8010dec:	4413      	add	r3, r2
 8010dee:	613b      	str	r3, [r7, #16]
 8010df0:	693b      	ldr	r3, [r7, #16]
 8010df2:	685b      	ldr	r3, [r3, #4]
 8010df4:	685a      	ldr	r2, [r3, #4]
 8010df6:	693b      	ldr	r3, [r7, #16]
 8010df8:	605a      	str	r2, [r3, #4]
 8010dfa:	693b      	ldr	r3, [r7, #16]
 8010dfc:	685a      	ldr	r2, [r3, #4]
 8010dfe:	693b      	ldr	r3, [r7, #16]
 8010e00:	3308      	adds	r3, #8
 8010e02:	429a      	cmp	r2, r3
 8010e04:	d104      	bne.n	8010e10 <vTaskSwitchContext+0x8c>
 8010e06:	693b      	ldr	r3, [r7, #16]
 8010e08:	685b      	ldr	r3, [r3, #4]
 8010e0a:	685a      	ldr	r2, [r3, #4]
 8010e0c:	693b      	ldr	r3, [r7, #16]
 8010e0e:	605a      	str	r2, [r3, #4]
 8010e10:	693b      	ldr	r3, [r7, #16]
 8010e12:	685b      	ldr	r3, [r3, #4]
 8010e14:	68db      	ldr	r3, [r3, #12]
 8010e16:	4a08      	ldr	r2, [pc, #32]	; (8010e38 <vTaskSwitchContext+0xb4>)
 8010e18:	6013      	str	r3, [r2, #0]
}
 8010e1a:	bf00      	nop
 8010e1c:	371c      	adds	r7, #28
 8010e1e:	46bd      	mov	sp, r7
 8010e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e24:	4770      	bx	lr
 8010e26:	bf00      	nop
 8010e28:	20000a1c 	.word	0x20000a1c
 8010e2c:	20000a08 	.word	0x20000a08
 8010e30:	200009fc 	.word	0x200009fc
 8010e34:	200008f8 	.word	0x200008f8
 8010e38:	200008f4 	.word	0x200008f4

08010e3c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8010e3c:	b580      	push	{r7, lr}
 8010e3e:	b086      	sub	sp, #24
 8010e40:	af00      	add	r7, sp, #0
 8010e42:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010e44:	687b      	ldr	r3, [r7, #4]
 8010e46:	68db      	ldr	r3, [r3, #12]
 8010e48:	68db      	ldr	r3, [r3, #12]
 8010e4a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8010e4c:	693b      	ldr	r3, [r7, #16]
 8010e4e:	2b00      	cmp	r3, #0
 8010e50:	d10a      	bne.n	8010e68 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8010e52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010e56:	f383 8811 	msr	BASEPRI, r3
 8010e5a:	f3bf 8f6f 	isb	sy
 8010e5e:	f3bf 8f4f 	dsb	sy
 8010e62:	60fb      	str	r3, [r7, #12]
}
 8010e64:	bf00      	nop
 8010e66:	e7fe      	b.n	8010e66 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8010e68:	693b      	ldr	r3, [r7, #16]
 8010e6a:	3318      	adds	r3, #24
 8010e6c:	4618      	mov	r0, r3
 8010e6e:	f7ff fa7a 	bl	8010366 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010e72:	4b1d      	ldr	r3, [pc, #116]	; (8010ee8 <xTaskRemoveFromEventList+0xac>)
 8010e74:	681b      	ldr	r3, [r3, #0]
 8010e76:	2b00      	cmp	r3, #0
 8010e78:	d11c      	bne.n	8010eb4 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8010e7a:	693b      	ldr	r3, [r7, #16]
 8010e7c:	3304      	adds	r3, #4
 8010e7e:	4618      	mov	r0, r3
 8010e80:	f7ff fa71 	bl	8010366 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8010e84:	693b      	ldr	r3, [r7, #16]
 8010e86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010e88:	2201      	movs	r2, #1
 8010e8a:	409a      	lsls	r2, r3
 8010e8c:	4b17      	ldr	r3, [pc, #92]	; (8010eec <xTaskRemoveFromEventList+0xb0>)
 8010e8e:	681b      	ldr	r3, [r3, #0]
 8010e90:	4313      	orrs	r3, r2
 8010e92:	4a16      	ldr	r2, [pc, #88]	; (8010eec <xTaskRemoveFromEventList+0xb0>)
 8010e94:	6013      	str	r3, [r2, #0]
 8010e96:	693b      	ldr	r3, [r7, #16]
 8010e98:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010e9a:	4613      	mov	r3, r2
 8010e9c:	009b      	lsls	r3, r3, #2
 8010e9e:	4413      	add	r3, r2
 8010ea0:	009b      	lsls	r3, r3, #2
 8010ea2:	4a13      	ldr	r2, [pc, #76]	; (8010ef0 <xTaskRemoveFromEventList+0xb4>)
 8010ea4:	441a      	add	r2, r3
 8010ea6:	693b      	ldr	r3, [r7, #16]
 8010ea8:	3304      	adds	r3, #4
 8010eaa:	4619      	mov	r1, r3
 8010eac:	4610      	mov	r0, r2
 8010eae:	f7ff f9fd 	bl	80102ac <vListInsertEnd>
 8010eb2:	e005      	b.n	8010ec0 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8010eb4:	693b      	ldr	r3, [r7, #16]
 8010eb6:	3318      	adds	r3, #24
 8010eb8:	4619      	mov	r1, r3
 8010eba:	480e      	ldr	r0, [pc, #56]	; (8010ef4 <xTaskRemoveFromEventList+0xb8>)
 8010ebc:	f7ff f9f6 	bl	80102ac <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8010ec0:	693b      	ldr	r3, [r7, #16]
 8010ec2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010ec4:	4b0c      	ldr	r3, [pc, #48]	; (8010ef8 <xTaskRemoveFromEventList+0xbc>)
 8010ec6:	681b      	ldr	r3, [r3, #0]
 8010ec8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010eca:	429a      	cmp	r2, r3
 8010ecc:	d905      	bls.n	8010eda <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8010ece:	2301      	movs	r3, #1
 8010ed0:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8010ed2:	4b0a      	ldr	r3, [pc, #40]	; (8010efc <xTaskRemoveFromEventList+0xc0>)
 8010ed4:	2201      	movs	r2, #1
 8010ed6:	601a      	str	r2, [r3, #0]
 8010ed8:	e001      	b.n	8010ede <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 8010eda:	2300      	movs	r3, #0
 8010edc:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8010ede:	697b      	ldr	r3, [r7, #20]
}
 8010ee0:	4618      	mov	r0, r3
 8010ee2:	3718      	adds	r7, #24
 8010ee4:	46bd      	mov	sp, r7
 8010ee6:	bd80      	pop	{r7, pc}
 8010ee8:	20000a1c 	.word	0x20000a1c
 8010eec:	200009fc 	.word	0x200009fc
 8010ef0:	200008f8 	.word	0x200008f8
 8010ef4:	200009b4 	.word	0x200009b4
 8010ef8:	200008f4 	.word	0x200008f4
 8010efc:	20000a08 	.word	0x20000a08

08010f00 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8010f00:	b580      	push	{r7, lr}
 8010f02:	b082      	sub	sp, #8
 8010f04:	af00      	add	r7, sp, #0
 8010f06:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8010f08:	f000 f852 	bl	8010fb0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8010f0c:	4b06      	ldr	r3, [pc, #24]	; (8010f28 <prvIdleTask+0x28>)
 8010f0e:	681b      	ldr	r3, [r3, #0]
 8010f10:	2b01      	cmp	r3, #1
 8010f12:	d9f9      	bls.n	8010f08 <prvIdleTask+0x8>
			{
				taskYIELD();
 8010f14:	4b05      	ldr	r3, [pc, #20]	; (8010f2c <prvIdleTask+0x2c>)
 8010f16:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010f1a:	601a      	str	r2, [r3, #0]
 8010f1c:	f3bf 8f4f 	dsb	sy
 8010f20:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8010f24:	e7f0      	b.n	8010f08 <prvIdleTask+0x8>
 8010f26:	bf00      	nop
 8010f28:	200008f8 	.word	0x200008f8
 8010f2c:	e000ed04 	.word	0xe000ed04

08010f30 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8010f30:	b580      	push	{r7, lr}
 8010f32:	b082      	sub	sp, #8
 8010f34:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8010f36:	2300      	movs	r3, #0
 8010f38:	607b      	str	r3, [r7, #4]
 8010f3a:	e00c      	b.n	8010f56 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8010f3c:	687a      	ldr	r2, [r7, #4]
 8010f3e:	4613      	mov	r3, r2
 8010f40:	009b      	lsls	r3, r3, #2
 8010f42:	4413      	add	r3, r2
 8010f44:	009b      	lsls	r3, r3, #2
 8010f46:	4a12      	ldr	r2, [pc, #72]	; (8010f90 <prvInitialiseTaskLists+0x60>)
 8010f48:	4413      	add	r3, r2
 8010f4a:	4618      	mov	r0, r3
 8010f4c:	f7ff f981 	bl	8010252 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8010f50:	687b      	ldr	r3, [r7, #4]
 8010f52:	3301      	adds	r3, #1
 8010f54:	607b      	str	r3, [r7, #4]
 8010f56:	687b      	ldr	r3, [r7, #4]
 8010f58:	2b06      	cmp	r3, #6
 8010f5a:	d9ef      	bls.n	8010f3c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8010f5c:	480d      	ldr	r0, [pc, #52]	; (8010f94 <prvInitialiseTaskLists+0x64>)
 8010f5e:	f7ff f978 	bl	8010252 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8010f62:	480d      	ldr	r0, [pc, #52]	; (8010f98 <prvInitialiseTaskLists+0x68>)
 8010f64:	f7ff f975 	bl	8010252 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8010f68:	480c      	ldr	r0, [pc, #48]	; (8010f9c <prvInitialiseTaskLists+0x6c>)
 8010f6a:	f7ff f972 	bl	8010252 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8010f6e:	480c      	ldr	r0, [pc, #48]	; (8010fa0 <prvInitialiseTaskLists+0x70>)
 8010f70:	f7ff f96f 	bl	8010252 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8010f74:	480b      	ldr	r0, [pc, #44]	; (8010fa4 <prvInitialiseTaskLists+0x74>)
 8010f76:	f7ff f96c 	bl	8010252 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8010f7a:	4b0b      	ldr	r3, [pc, #44]	; (8010fa8 <prvInitialiseTaskLists+0x78>)
 8010f7c:	4a05      	ldr	r2, [pc, #20]	; (8010f94 <prvInitialiseTaskLists+0x64>)
 8010f7e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8010f80:	4b0a      	ldr	r3, [pc, #40]	; (8010fac <prvInitialiseTaskLists+0x7c>)
 8010f82:	4a05      	ldr	r2, [pc, #20]	; (8010f98 <prvInitialiseTaskLists+0x68>)
 8010f84:	601a      	str	r2, [r3, #0]
}
 8010f86:	bf00      	nop
 8010f88:	3708      	adds	r7, #8
 8010f8a:	46bd      	mov	sp, r7
 8010f8c:	bd80      	pop	{r7, pc}
 8010f8e:	bf00      	nop
 8010f90:	200008f8 	.word	0x200008f8
 8010f94:	20000984 	.word	0x20000984
 8010f98:	20000998 	.word	0x20000998
 8010f9c:	200009b4 	.word	0x200009b4
 8010fa0:	200009c8 	.word	0x200009c8
 8010fa4:	200009e0 	.word	0x200009e0
 8010fa8:	200009ac 	.word	0x200009ac
 8010fac:	200009b0 	.word	0x200009b0

08010fb0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8010fb0:	b580      	push	{r7, lr}
 8010fb2:	b082      	sub	sp, #8
 8010fb4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8010fb6:	e019      	b.n	8010fec <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8010fb8:	f000 fa2c 	bl	8011414 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010fbc:	4b10      	ldr	r3, [pc, #64]	; (8011000 <prvCheckTasksWaitingTermination+0x50>)
 8010fbe:	68db      	ldr	r3, [r3, #12]
 8010fc0:	68db      	ldr	r3, [r3, #12]
 8010fc2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8010fc4:	687b      	ldr	r3, [r7, #4]
 8010fc6:	3304      	adds	r3, #4
 8010fc8:	4618      	mov	r0, r3
 8010fca:	f7ff f9cc 	bl	8010366 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8010fce:	4b0d      	ldr	r3, [pc, #52]	; (8011004 <prvCheckTasksWaitingTermination+0x54>)
 8010fd0:	681b      	ldr	r3, [r3, #0]
 8010fd2:	3b01      	subs	r3, #1
 8010fd4:	4a0b      	ldr	r2, [pc, #44]	; (8011004 <prvCheckTasksWaitingTermination+0x54>)
 8010fd6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8010fd8:	4b0b      	ldr	r3, [pc, #44]	; (8011008 <prvCheckTasksWaitingTermination+0x58>)
 8010fda:	681b      	ldr	r3, [r3, #0]
 8010fdc:	3b01      	subs	r3, #1
 8010fde:	4a0a      	ldr	r2, [pc, #40]	; (8011008 <prvCheckTasksWaitingTermination+0x58>)
 8010fe0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8010fe2:	f000 fa47 	bl	8011474 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8010fe6:	6878      	ldr	r0, [r7, #4]
 8010fe8:	f000 f810 	bl	801100c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8010fec:	4b06      	ldr	r3, [pc, #24]	; (8011008 <prvCheckTasksWaitingTermination+0x58>)
 8010fee:	681b      	ldr	r3, [r3, #0]
 8010ff0:	2b00      	cmp	r3, #0
 8010ff2:	d1e1      	bne.n	8010fb8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8010ff4:	bf00      	nop
 8010ff6:	bf00      	nop
 8010ff8:	3708      	adds	r7, #8
 8010ffa:	46bd      	mov	sp, r7
 8010ffc:	bd80      	pop	{r7, pc}
 8010ffe:	bf00      	nop
 8011000:	200009c8 	.word	0x200009c8
 8011004:	200009f4 	.word	0x200009f4
 8011008:	200009dc 	.word	0x200009dc

0801100c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 801100c:	b580      	push	{r7, lr}
 801100e:	b084      	sub	sp, #16
 8011010:	af00      	add	r7, sp, #0
 8011012:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8011014:	687b      	ldr	r3, [r7, #4]
 8011016:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 801101a:	2b00      	cmp	r3, #0
 801101c:	d108      	bne.n	8011030 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 801101e:	687b      	ldr	r3, [r7, #4]
 8011020:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011022:	4618      	mov	r0, r3
 8011024:	f000 fba4 	bl	8011770 <vPortFree>
				vPortFree( pxTCB );
 8011028:	6878      	ldr	r0, [r7, #4]
 801102a:	f000 fba1 	bl	8011770 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 801102e:	e018      	b.n	8011062 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8011030:	687b      	ldr	r3, [r7, #4]
 8011032:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8011036:	2b01      	cmp	r3, #1
 8011038:	d103      	bne.n	8011042 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 801103a:	6878      	ldr	r0, [r7, #4]
 801103c:	f000 fb98 	bl	8011770 <vPortFree>
	}
 8011040:	e00f      	b.n	8011062 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8011042:	687b      	ldr	r3, [r7, #4]
 8011044:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8011048:	2b02      	cmp	r3, #2
 801104a:	d00a      	beq.n	8011062 <prvDeleteTCB+0x56>
	__asm volatile
 801104c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011050:	f383 8811 	msr	BASEPRI, r3
 8011054:	f3bf 8f6f 	isb	sy
 8011058:	f3bf 8f4f 	dsb	sy
 801105c:	60fb      	str	r3, [r7, #12]
}
 801105e:	bf00      	nop
 8011060:	e7fe      	b.n	8011060 <prvDeleteTCB+0x54>
	}
 8011062:	bf00      	nop
 8011064:	3710      	adds	r7, #16
 8011066:	46bd      	mov	sp, r7
 8011068:	bd80      	pop	{r7, pc}
	...

0801106c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 801106c:	b480      	push	{r7}
 801106e:	b083      	sub	sp, #12
 8011070:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8011072:	4b0c      	ldr	r3, [pc, #48]	; (80110a4 <prvResetNextTaskUnblockTime+0x38>)
 8011074:	681b      	ldr	r3, [r3, #0]
 8011076:	681b      	ldr	r3, [r3, #0]
 8011078:	2b00      	cmp	r3, #0
 801107a:	d104      	bne.n	8011086 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 801107c:	4b0a      	ldr	r3, [pc, #40]	; (80110a8 <prvResetNextTaskUnblockTime+0x3c>)
 801107e:	f04f 32ff 	mov.w	r2, #4294967295
 8011082:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8011084:	e008      	b.n	8011098 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011086:	4b07      	ldr	r3, [pc, #28]	; (80110a4 <prvResetNextTaskUnblockTime+0x38>)
 8011088:	681b      	ldr	r3, [r3, #0]
 801108a:	68db      	ldr	r3, [r3, #12]
 801108c:	68db      	ldr	r3, [r3, #12]
 801108e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8011090:	687b      	ldr	r3, [r7, #4]
 8011092:	685b      	ldr	r3, [r3, #4]
 8011094:	4a04      	ldr	r2, [pc, #16]	; (80110a8 <prvResetNextTaskUnblockTime+0x3c>)
 8011096:	6013      	str	r3, [r2, #0]
}
 8011098:	bf00      	nop
 801109a:	370c      	adds	r7, #12
 801109c:	46bd      	mov	sp, r7
 801109e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80110a2:	4770      	bx	lr
 80110a4:	200009ac 	.word	0x200009ac
 80110a8:	20000a14 	.word	0x20000a14

080110ac <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80110ac:	b480      	push	{r7}
 80110ae:	b083      	sub	sp, #12
 80110b0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80110b2:	4b0b      	ldr	r3, [pc, #44]	; (80110e0 <xTaskGetSchedulerState+0x34>)
 80110b4:	681b      	ldr	r3, [r3, #0]
 80110b6:	2b00      	cmp	r3, #0
 80110b8:	d102      	bne.n	80110c0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80110ba:	2301      	movs	r3, #1
 80110bc:	607b      	str	r3, [r7, #4]
 80110be:	e008      	b.n	80110d2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80110c0:	4b08      	ldr	r3, [pc, #32]	; (80110e4 <xTaskGetSchedulerState+0x38>)
 80110c2:	681b      	ldr	r3, [r3, #0]
 80110c4:	2b00      	cmp	r3, #0
 80110c6:	d102      	bne.n	80110ce <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80110c8:	2302      	movs	r3, #2
 80110ca:	607b      	str	r3, [r7, #4]
 80110cc:	e001      	b.n	80110d2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80110ce:	2300      	movs	r3, #0
 80110d0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80110d2:	687b      	ldr	r3, [r7, #4]
	}
 80110d4:	4618      	mov	r0, r3
 80110d6:	370c      	adds	r7, #12
 80110d8:	46bd      	mov	sp, r7
 80110da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80110de:	4770      	bx	lr
 80110e0:	20000a00 	.word	0x20000a00
 80110e4:	20000a1c 	.word	0x20000a1c

080110e8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80110e8:	b580      	push	{r7, lr}
 80110ea:	b084      	sub	sp, #16
 80110ec:	af00      	add	r7, sp, #0
 80110ee:	6078      	str	r0, [r7, #4]
 80110f0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80110f2:	4b2b      	ldr	r3, [pc, #172]	; (80111a0 <prvAddCurrentTaskToDelayedList+0xb8>)
 80110f4:	681b      	ldr	r3, [r3, #0]
 80110f6:	60fb      	str	r3, [r7, #12]
	#if( INCLUDE_xTaskAbortDelay == 1 )
	{
		/* About to enter a delayed list, so ensure the ucDelayAborted flag is
		reset to pdFALSE so it can be detected as having been set to pdTRUE
		when the task leaves the Blocked state. */
		pxCurrentTCB->ucDelayAborted = pdFALSE;
 80110f8:	4b2a      	ldr	r3, [pc, #168]	; (80111a4 <prvAddCurrentTaskToDelayedList+0xbc>)
 80110fa:	681b      	ldr	r3, [r3, #0]
 80110fc:	2200      	movs	r2, #0
 80110fe:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8011102:	4b28      	ldr	r3, [pc, #160]	; (80111a4 <prvAddCurrentTaskToDelayedList+0xbc>)
 8011104:	681b      	ldr	r3, [r3, #0]
 8011106:	3304      	adds	r3, #4
 8011108:	4618      	mov	r0, r3
 801110a:	f7ff f92c 	bl	8010366 <uxListRemove>
 801110e:	4603      	mov	r3, r0
 8011110:	2b00      	cmp	r3, #0
 8011112:	d10b      	bne.n	801112c <prvAddCurrentTaskToDelayedList+0x44>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8011114:	4b23      	ldr	r3, [pc, #140]	; (80111a4 <prvAddCurrentTaskToDelayedList+0xbc>)
 8011116:	681b      	ldr	r3, [r3, #0]
 8011118:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801111a:	2201      	movs	r2, #1
 801111c:	fa02 f303 	lsl.w	r3, r2, r3
 8011120:	43da      	mvns	r2, r3
 8011122:	4b21      	ldr	r3, [pc, #132]	; (80111a8 <prvAddCurrentTaskToDelayedList+0xc0>)
 8011124:	681b      	ldr	r3, [r3, #0]
 8011126:	4013      	ands	r3, r2
 8011128:	4a1f      	ldr	r2, [pc, #124]	; (80111a8 <prvAddCurrentTaskToDelayedList+0xc0>)
 801112a:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 801112c:	687b      	ldr	r3, [r7, #4]
 801112e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011132:	d10a      	bne.n	801114a <prvAddCurrentTaskToDelayedList+0x62>
 8011134:	683b      	ldr	r3, [r7, #0]
 8011136:	2b00      	cmp	r3, #0
 8011138:	d007      	beq.n	801114a <prvAddCurrentTaskToDelayedList+0x62>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801113a:	4b1a      	ldr	r3, [pc, #104]	; (80111a4 <prvAddCurrentTaskToDelayedList+0xbc>)
 801113c:	681b      	ldr	r3, [r3, #0]
 801113e:	3304      	adds	r3, #4
 8011140:	4619      	mov	r1, r3
 8011142:	481a      	ldr	r0, [pc, #104]	; (80111ac <prvAddCurrentTaskToDelayedList+0xc4>)
 8011144:	f7ff f8b2 	bl	80102ac <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8011148:	e026      	b.n	8011198 <prvAddCurrentTaskToDelayedList+0xb0>
			xTimeToWake = xConstTickCount + xTicksToWait;
 801114a:	68fa      	ldr	r2, [r7, #12]
 801114c:	687b      	ldr	r3, [r7, #4]
 801114e:	4413      	add	r3, r2
 8011150:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8011152:	4b14      	ldr	r3, [pc, #80]	; (80111a4 <prvAddCurrentTaskToDelayedList+0xbc>)
 8011154:	681b      	ldr	r3, [r3, #0]
 8011156:	68ba      	ldr	r2, [r7, #8]
 8011158:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 801115a:	68ba      	ldr	r2, [r7, #8]
 801115c:	68fb      	ldr	r3, [r7, #12]
 801115e:	429a      	cmp	r2, r3
 8011160:	d209      	bcs.n	8011176 <prvAddCurrentTaskToDelayedList+0x8e>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011162:	4b13      	ldr	r3, [pc, #76]	; (80111b0 <prvAddCurrentTaskToDelayedList+0xc8>)
 8011164:	681a      	ldr	r2, [r3, #0]
 8011166:	4b0f      	ldr	r3, [pc, #60]	; (80111a4 <prvAddCurrentTaskToDelayedList+0xbc>)
 8011168:	681b      	ldr	r3, [r3, #0]
 801116a:	3304      	adds	r3, #4
 801116c:	4619      	mov	r1, r3
 801116e:	4610      	mov	r0, r2
 8011170:	f7ff f8c0 	bl	80102f4 <vListInsert>
}
 8011174:	e010      	b.n	8011198 <prvAddCurrentTaskToDelayedList+0xb0>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011176:	4b0f      	ldr	r3, [pc, #60]	; (80111b4 <prvAddCurrentTaskToDelayedList+0xcc>)
 8011178:	681a      	ldr	r2, [r3, #0]
 801117a:	4b0a      	ldr	r3, [pc, #40]	; (80111a4 <prvAddCurrentTaskToDelayedList+0xbc>)
 801117c:	681b      	ldr	r3, [r3, #0]
 801117e:	3304      	adds	r3, #4
 8011180:	4619      	mov	r1, r3
 8011182:	4610      	mov	r0, r2
 8011184:	f7ff f8b6 	bl	80102f4 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8011188:	4b0b      	ldr	r3, [pc, #44]	; (80111b8 <prvAddCurrentTaskToDelayedList+0xd0>)
 801118a:	681b      	ldr	r3, [r3, #0]
 801118c:	68ba      	ldr	r2, [r7, #8]
 801118e:	429a      	cmp	r2, r3
 8011190:	d202      	bcs.n	8011198 <prvAddCurrentTaskToDelayedList+0xb0>
					xNextTaskUnblockTime = xTimeToWake;
 8011192:	4a09      	ldr	r2, [pc, #36]	; (80111b8 <prvAddCurrentTaskToDelayedList+0xd0>)
 8011194:	68bb      	ldr	r3, [r7, #8]
 8011196:	6013      	str	r3, [r2, #0]
}
 8011198:	bf00      	nop
 801119a:	3710      	adds	r7, #16
 801119c:	46bd      	mov	sp, r7
 801119e:	bd80      	pop	{r7, pc}
 80111a0:	200009f8 	.word	0x200009f8
 80111a4:	200008f4 	.word	0x200008f4
 80111a8:	200009fc 	.word	0x200009fc
 80111ac:	200009e0 	.word	0x200009e0
 80111b0:	200009b0 	.word	0x200009b0
 80111b4:	200009ac 	.word	0x200009ac
 80111b8:	20000a14 	.word	0x20000a14

080111bc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80111bc:	b480      	push	{r7}
 80111be:	b085      	sub	sp, #20
 80111c0:	af00      	add	r7, sp, #0
 80111c2:	60f8      	str	r0, [r7, #12]
 80111c4:	60b9      	str	r1, [r7, #8]
 80111c6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80111c8:	68fb      	ldr	r3, [r7, #12]
 80111ca:	3b04      	subs	r3, #4
 80111cc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80111ce:	68fb      	ldr	r3, [r7, #12]
 80111d0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80111d4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80111d6:	68fb      	ldr	r3, [r7, #12]
 80111d8:	3b04      	subs	r3, #4
 80111da:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80111dc:	68bb      	ldr	r3, [r7, #8]
 80111de:	f023 0201 	bic.w	r2, r3, #1
 80111e2:	68fb      	ldr	r3, [r7, #12]
 80111e4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80111e6:	68fb      	ldr	r3, [r7, #12]
 80111e8:	3b04      	subs	r3, #4
 80111ea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80111ec:	4a0c      	ldr	r2, [pc, #48]	; (8011220 <pxPortInitialiseStack+0x64>)
 80111ee:	68fb      	ldr	r3, [r7, #12]
 80111f0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80111f2:	68fb      	ldr	r3, [r7, #12]
 80111f4:	3b14      	subs	r3, #20
 80111f6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80111f8:	687a      	ldr	r2, [r7, #4]
 80111fa:	68fb      	ldr	r3, [r7, #12]
 80111fc:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80111fe:	68fb      	ldr	r3, [r7, #12]
 8011200:	3b04      	subs	r3, #4
 8011202:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8011204:	68fb      	ldr	r3, [r7, #12]
 8011206:	f06f 0202 	mvn.w	r2, #2
 801120a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 801120c:	68fb      	ldr	r3, [r7, #12]
 801120e:	3b20      	subs	r3, #32
 8011210:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8011212:	68fb      	ldr	r3, [r7, #12]
}
 8011214:	4618      	mov	r0, r3
 8011216:	3714      	adds	r7, #20
 8011218:	46bd      	mov	sp, r7
 801121a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801121e:	4770      	bx	lr
 8011220:	08011225 	.word	0x08011225

08011224 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8011224:	b480      	push	{r7}
 8011226:	b085      	sub	sp, #20
 8011228:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 801122a:	2300      	movs	r3, #0
 801122c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 801122e:	4b12      	ldr	r3, [pc, #72]	; (8011278 <prvTaskExitError+0x54>)
 8011230:	681b      	ldr	r3, [r3, #0]
 8011232:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011236:	d00a      	beq.n	801124e <prvTaskExitError+0x2a>
	__asm volatile
 8011238:	f04f 0350 	mov.w	r3, #80	; 0x50
 801123c:	f383 8811 	msr	BASEPRI, r3
 8011240:	f3bf 8f6f 	isb	sy
 8011244:	f3bf 8f4f 	dsb	sy
 8011248:	60fb      	str	r3, [r7, #12]
}
 801124a:	bf00      	nop
 801124c:	e7fe      	b.n	801124c <prvTaskExitError+0x28>
	__asm volatile
 801124e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011252:	f383 8811 	msr	BASEPRI, r3
 8011256:	f3bf 8f6f 	isb	sy
 801125a:	f3bf 8f4f 	dsb	sy
 801125e:	60bb      	str	r3, [r7, #8]
}
 8011260:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8011262:	bf00      	nop
 8011264:	687b      	ldr	r3, [r7, #4]
 8011266:	2b00      	cmp	r3, #0
 8011268:	d0fc      	beq.n	8011264 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 801126a:	bf00      	nop
 801126c:	bf00      	nop
 801126e:	3714      	adds	r7, #20
 8011270:	46bd      	mov	sp, r7
 8011272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011276:	4770      	bx	lr
 8011278:	20000300 	.word	0x20000300
 801127c:	00000000 	.word	0x00000000

08011280 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8011280:	4b07      	ldr	r3, [pc, #28]	; (80112a0 <pxCurrentTCBConst2>)
 8011282:	6819      	ldr	r1, [r3, #0]
 8011284:	6808      	ldr	r0, [r1, #0]
 8011286:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801128a:	f380 8809 	msr	PSP, r0
 801128e:	f3bf 8f6f 	isb	sy
 8011292:	f04f 0000 	mov.w	r0, #0
 8011296:	f380 8811 	msr	BASEPRI, r0
 801129a:	4770      	bx	lr
 801129c:	f3af 8000 	nop.w

080112a0 <pxCurrentTCBConst2>:
 80112a0:	200008f4 	.word	0x200008f4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80112a4:	bf00      	nop
 80112a6:	bf00      	nop

080112a8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80112a8:	4808      	ldr	r0, [pc, #32]	; (80112cc <prvPortStartFirstTask+0x24>)
 80112aa:	6800      	ldr	r0, [r0, #0]
 80112ac:	6800      	ldr	r0, [r0, #0]
 80112ae:	f380 8808 	msr	MSP, r0
 80112b2:	f04f 0000 	mov.w	r0, #0
 80112b6:	f380 8814 	msr	CONTROL, r0
 80112ba:	b662      	cpsie	i
 80112bc:	b661      	cpsie	f
 80112be:	f3bf 8f4f 	dsb	sy
 80112c2:	f3bf 8f6f 	isb	sy
 80112c6:	df00      	svc	0
 80112c8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80112ca:	bf00      	nop
 80112cc:	e000ed08 	.word	0xe000ed08

080112d0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80112d0:	b580      	push	{r7, lr}
 80112d2:	b086      	sub	sp, #24
 80112d4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80112d6:	4b46      	ldr	r3, [pc, #280]	; (80113f0 <xPortStartScheduler+0x120>)
 80112d8:	681b      	ldr	r3, [r3, #0]
 80112da:	4a46      	ldr	r2, [pc, #280]	; (80113f4 <xPortStartScheduler+0x124>)
 80112dc:	4293      	cmp	r3, r2
 80112de:	d10a      	bne.n	80112f6 <xPortStartScheduler+0x26>
	__asm volatile
 80112e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80112e4:	f383 8811 	msr	BASEPRI, r3
 80112e8:	f3bf 8f6f 	isb	sy
 80112ec:	f3bf 8f4f 	dsb	sy
 80112f0:	613b      	str	r3, [r7, #16]
}
 80112f2:	bf00      	nop
 80112f4:	e7fe      	b.n	80112f4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80112f6:	4b3e      	ldr	r3, [pc, #248]	; (80113f0 <xPortStartScheduler+0x120>)
 80112f8:	681b      	ldr	r3, [r3, #0]
 80112fa:	4a3f      	ldr	r2, [pc, #252]	; (80113f8 <xPortStartScheduler+0x128>)
 80112fc:	4293      	cmp	r3, r2
 80112fe:	d10a      	bne.n	8011316 <xPortStartScheduler+0x46>
	__asm volatile
 8011300:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011304:	f383 8811 	msr	BASEPRI, r3
 8011308:	f3bf 8f6f 	isb	sy
 801130c:	f3bf 8f4f 	dsb	sy
 8011310:	60fb      	str	r3, [r7, #12]
}
 8011312:	bf00      	nop
 8011314:	e7fe      	b.n	8011314 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8011316:	4b39      	ldr	r3, [pc, #228]	; (80113fc <xPortStartScheduler+0x12c>)
 8011318:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 801131a:	697b      	ldr	r3, [r7, #20]
 801131c:	781b      	ldrb	r3, [r3, #0]
 801131e:	b2db      	uxtb	r3, r3
 8011320:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8011322:	697b      	ldr	r3, [r7, #20]
 8011324:	22ff      	movs	r2, #255	; 0xff
 8011326:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8011328:	697b      	ldr	r3, [r7, #20]
 801132a:	781b      	ldrb	r3, [r3, #0]
 801132c:	b2db      	uxtb	r3, r3
 801132e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8011330:	78fb      	ldrb	r3, [r7, #3]
 8011332:	b2db      	uxtb	r3, r3
 8011334:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8011338:	b2da      	uxtb	r2, r3
 801133a:	4b31      	ldr	r3, [pc, #196]	; (8011400 <xPortStartScheduler+0x130>)
 801133c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 801133e:	4b31      	ldr	r3, [pc, #196]	; (8011404 <xPortStartScheduler+0x134>)
 8011340:	2207      	movs	r2, #7
 8011342:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8011344:	e009      	b.n	801135a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8011346:	4b2f      	ldr	r3, [pc, #188]	; (8011404 <xPortStartScheduler+0x134>)
 8011348:	681b      	ldr	r3, [r3, #0]
 801134a:	3b01      	subs	r3, #1
 801134c:	4a2d      	ldr	r2, [pc, #180]	; (8011404 <xPortStartScheduler+0x134>)
 801134e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8011350:	78fb      	ldrb	r3, [r7, #3]
 8011352:	b2db      	uxtb	r3, r3
 8011354:	005b      	lsls	r3, r3, #1
 8011356:	b2db      	uxtb	r3, r3
 8011358:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 801135a:	78fb      	ldrb	r3, [r7, #3]
 801135c:	b2db      	uxtb	r3, r3
 801135e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8011362:	2b80      	cmp	r3, #128	; 0x80
 8011364:	d0ef      	beq.n	8011346 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8011366:	4b27      	ldr	r3, [pc, #156]	; (8011404 <xPortStartScheduler+0x134>)
 8011368:	681b      	ldr	r3, [r3, #0]
 801136a:	f1c3 0307 	rsb	r3, r3, #7
 801136e:	2b04      	cmp	r3, #4
 8011370:	d00a      	beq.n	8011388 <xPortStartScheduler+0xb8>
	__asm volatile
 8011372:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011376:	f383 8811 	msr	BASEPRI, r3
 801137a:	f3bf 8f6f 	isb	sy
 801137e:	f3bf 8f4f 	dsb	sy
 8011382:	60bb      	str	r3, [r7, #8]
}
 8011384:	bf00      	nop
 8011386:	e7fe      	b.n	8011386 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8011388:	4b1e      	ldr	r3, [pc, #120]	; (8011404 <xPortStartScheduler+0x134>)
 801138a:	681b      	ldr	r3, [r3, #0]
 801138c:	021b      	lsls	r3, r3, #8
 801138e:	4a1d      	ldr	r2, [pc, #116]	; (8011404 <xPortStartScheduler+0x134>)
 8011390:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8011392:	4b1c      	ldr	r3, [pc, #112]	; (8011404 <xPortStartScheduler+0x134>)
 8011394:	681b      	ldr	r3, [r3, #0]
 8011396:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 801139a:	4a1a      	ldr	r2, [pc, #104]	; (8011404 <xPortStartScheduler+0x134>)
 801139c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 801139e:	687b      	ldr	r3, [r7, #4]
 80113a0:	b2da      	uxtb	r2, r3
 80113a2:	697b      	ldr	r3, [r7, #20]
 80113a4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80113a6:	4b18      	ldr	r3, [pc, #96]	; (8011408 <xPortStartScheduler+0x138>)
 80113a8:	681b      	ldr	r3, [r3, #0]
 80113aa:	4a17      	ldr	r2, [pc, #92]	; (8011408 <xPortStartScheduler+0x138>)
 80113ac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80113b0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80113b2:	4b15      	ldr	r3, [pc, #84]	; (8011408 <xPortStartScheduler+0x138>)
 80113b4:	681b      	ldr	r3, [r3, #0]
 80113b6:	4a14      	ldr	r2, [pc, #80]	; (8011408 <xPortStartScheduler+0x138>)
 80113b8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80113bc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80113be:	f000 f8dd 	bl	801157c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80113c2:	4b12      	ldr	r3, [pc, #72]	; (801140c <xPortStartScheduler+0x13c>)
 80113c4:	2200      	movs	r2, #0
 80113c6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80113c8:	f000 f8fc 	bl	80115c4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80113cc:	4b10      	ldr	r3, [pc, #64]	; (8011410 <xPortStartScheduler+0x140>)
 80113ce:	681b      	ldr	r3, [r3, #0]
 80113d0:	4a0f      	ldr	r2, [pc, #60]	; (8011410 <xPortStartScheduler+0x140>)
 80113d2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80113d6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80113d8:	f7ff ff66 	bl	80112a8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80113dc:	f7ff fcd2 	bl	8010d84 <vTaskSwitchContext>
	prvTaskExitError();
 80113e0:	f7ff ff20 	bl	8011224 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80113e4:	2300      	movs	r3, #0
}
 80113e6:	4618      	mov	r0, r3
 80113e8:	3718      	adds	r7, #24
 80113ea:	46bd      	mov	sp, r7
 80113ec:	bd80      	pop	{r7, pc}
 80113ee:	bf00      	nop
 80113f0:	e000ed00 	.word	0xe000ed00
 80113f4:	410fc271 	.word	0x410fc271
 80113f8:	410fc270 	.word	0x410fc270
 80113fc:	e000e400 	.word	0xe000e400
 8011400:	20000a20 	.word	0x20000a20
 8011404:	20000a24 	.word	0x20000a24
 8011408:	e000ed20 	.word	0xe000ed20
 801140c:	20000300 	.word	0x20000300
 8011410:	e000ef34 	.word	0xe000ef34

08011414 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8011414:	b480      	push	{r7}
 8011416:	b083      	sub	sp, #12
 8011418:	af00      	add	r7, sp, #0
	__asm volatile
 801141a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801141e:	f383 8811 	msr	BASEPRI, r3
 8011422:	f3bf 8f6f 	isb	sy
 8011426:	f3bf 8f4f 	dsb	sy
 801142a:	607b      	str	r3, [r7, #4]
}
 801142c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 801142e:	4b0f      	ldr	r3, [pc, #60]	; (801146c <vPortEnterCritical+0x58>)
 8011430:	681b      	ldr	r3, [r3, #0]
 8011432:	3301      	adds	r3, #1
 8011434:	4a0d      	ldr	r2, [pc, #52]	; (801146c <vPortEnterCritical+0x58>)
 8011436:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8011438:	4b0c      	ldr	r3, [pc, #48]	; (801146c <vPortEnterCritical+0x58>)
 801143a:	681b      	ldr	r3, [r3, #0]
 801143c:	2b01      	cmp	r3, #1
 801143e:	d10f      	bne.n	8011460 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8011440:	4b0b      	ldr	r3, [pc, #44]	; (8011470 <vPortEnterCritical+0x5c>)
 8011442:	681b      	ldr	r3, [r3, #0]
 8011444:	b2db      	uxtb	r3, r3
 8011446:	2b00      	cmp	r3, #0
 8011448:	d00a      	beq.n	8011460 <vPortEnterCritical+0x4c>
	__asm volatile
 801144a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801144e:	f383 8811 	msr	BASEPRI, r3
 8011452:	f3bf 8f6f 	isb	sy
 8011456:	f3bf 8f4f 	dsb	sy
 801145a:	603b      	str	r3, [r7, #0]
}
 801145c:	bf00      	nop
 801145e:	e7fe      	b.n	801145e <vPortEnterCritical+0x4a>
	}
}
 8011460:	bf00      	nop
 8011462:	370c      	adds	r7, #12
 8011464:	46bd      	mov	sp, r7
 8011466:	f85d 7b04 	ldr.w	r7, [sp], #4
 801146a:	4770      	bx	lr
 801146c:	20000300 	.word	0x20000300
 8011470:	e000ed04 	.word	0xe000ed04

08011474 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8011474:	b480      	push	{r7}
 8011476:	b083      	sub	sp, #12
 8011478:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 801147a:	4b12      	ldr	r3, [pc, #72]	; (80114c4 <vPortExitCritical+0x50>)
 801147c:	681b      	ldr	r3, [r3, #0]
 801147e:	2b00      	cmp	r3, #0
 8011480:	d10a      	bne.n	8011498 <vPortExitCritical+0x24>
	__asm volatile
 8011482:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011486:	f383 8811 	msr	BASEPRI, r3
 801148a:	f3bf 8f6f 	isb	sy
 801148e:	f3bf 8f4f 	dsb	sy
 8011492:	607b      	str	r3, [r7, #4]
}
 8011494:	bf00      	nop
 8011496:	e7fe      	b.n	8011496 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8011498:	4b0a      	ldr	r3, [pc, #40]	; (80114c4 <vPortExitCritical+0x50>)
 801149a:	681b      	ldr	r3, [r3, #0]
 801149c:	3b01      	subs	r3, #1
 801149e:	4a09      	ldr	r2, [pc, #36]	; (80114c4 <vPortExitCritical+0x50>)
 80114a0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80114a2:	4b08      	ldr	r3, [pc, #32]	; (80114c4 <vPortExitCritical+0x50>)
 80114a4:	681b      	ldr	r3, [r3, #0]
 80114a6:	2b00      	cmp	r3, #0
 80114a8:	d105      	bne.n	80114b6 <vPortExitCritical+0x42>
 80114aa:	2300      	movs	r3, #0
 80114ac:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80114ae:	683b      	ldr	r3, [r7, #0]
 80114b0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80114b4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80114b6:	bf00      	nop
 80114b8:	370c      	adds	r7, #12
 80114ba:	46bd      	mov	sp, r7
 80114bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80114c0:	4770      	bx	lr
 80114c2:	bf00      	nop
 80114c4:	20000300 	.word	0x20000300
	...

080114d0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80114d0:	f3ef 8009 	mrs	r0, PSP
 80114d4:	f3bf 8f6f 	isb	sy
 80114d8:	4b15      	ldr	r3, [pc, #84]	; (8011530 <pxCurrentTCBConst>)
 80114da:	681a      	ldr	r2, [r3, #0]
 80114dc:	f01e 0f10 	tst.w	lr, #16
 80114e0:	bf08      	it	eq
 80114e2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80114e6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80114ea:	6010      	str	r0, [r2, #0]
 80114ec:	e92d 0009 	stmdb	sp!, {r0, r3}
 80114f0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80114f4:	f380 8811 	msr	BASEPRI, r0
 80114f8:	f3bf 8f4f 	dsb	sy
 80114fc:	f3bf 8f6f 	isb	sy
 8011500:	f7ff fc40 	bl	8010d84 <vTaskSwitchContext>
 8011504:	f04f 0000 	mov.w	r0, #0
 8011508:	f380 8811 	msr	BASEPRI, r0
 801150c:	bc09      	pop	{r0, r3}
 801150e:	6819      	ldr	r1, [r3, #0]
 8011510:	6808      	ldr	r0, [r1, #0]
 8011512:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011516:	f01e 0f10 	tst.w	lr, #16
 801151a:	bf08      	it	eq
 801151c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8011520:	f380 8809 	msr	PSP, r0
 8011524:	f3bf 8f6f 	isb	sy
 8011528:	4770      	bx	lr
 801152a:	bf00      	nop
 801152c:	f3af 8000 	nop.w

08011530 <pxCurrentTCBConst>:
 8011530:	200008f4 	.word	0x200008f4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8011534:	bf00      	nop
 8011536:	bf00      	nop

08011538 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8011538:	b580      	push	{r7, lr}
 801153a:	b082      	sub	sp, #8
 801153c:	af00      	add	r7, sp, #0
	__asm volatile
 801153e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011542:	f383 8811 	msr	BASEPRI, r3
 8011546:	f3bf 8f6f 	isb	sy
 801154a:	f3bf 8f4f 	dsb	sy
 801154e:	607b      	str	r3, [r7, #4]
}
 8011550:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8011552:	f7ff fb5f 	bl	8010c14 <xTaskIncrementTick>
 8011556:	4603      	mov	r3, r0
 8011558:	2b00      	cmp	r3, #0
 801155a:	d003      	beq.n	8011564 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 801155c:	4b06      	ldr	r3, [pc, #24]	; (8011578 <xPortSysTickHandler+0x40>)
 801155e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011562:	601a      	str	r2, [r3, #0]
 8011564:	2300      	movs	r3, #0
 8011566:	603b      	str	r3, [r7, #0]
	__asm volatile
 8011568:	683b      	ldr	r3, [r7, #0]
 801156a:	f383 8811 	msr	BASEPRI, r3
}
 801156e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8011570:	bf00      	nop
 8011572:	3708      	adds	r7, #8
 8011574:	46bd      	mov	sp, r7
 8011576:	bd80      	pop	{r7, pc}
 8011578:	e000ed04 	.word	0xe000ed04

0801157c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 801157c:	b480      	push	{r7}
 801157e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8011580:	4b0b      	ldr	r3, [pc, #44]	; (80115b0 <vPortSetupTimerInterrupt+0x34>)
 8011582:	2200      	movs	r2, #0
 8011584:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8011586:	4b0b      	ldr	r3, [pc, #44]	; (80115b4 <vPortSetupTimerInterrupt+0x38>)
 8011588:	2200      	movs	r2, #0
 801158a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 801158c:	4b0a      	ldr	r3, [pc, #40]	; (80115b8 <vPortSetupTimerInterrupt+0x3c>)
 801158e:	681b      	ldr	r3, [r3, #0]
 8011590:	4a0a      	ldr	r2, [pc, #40]	; (80115bc <vPortSetupTimerInterrupt+0x40>)
 8011592:	fba2 2303 	umull	r2, r3, r2, r3
 8011596:	099b      	lsrs	r3, r3, #6
 8011598:	4a09      	ldr	r2, [pc, #36]	; (80115c0 <vPortSetupTimerInterrupt+0x44>)
 801159a:	3b01      	subs	r3, #1
 801159c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 801159e:	4b04      	ldr	r3, [pc, #16]	; (80115b0 <vPortSetupTimerInterrupt+0x34>)
 80115a0:	2207      	movs	r2, #7
 80115a2:	601a      	str	r2, [r3, #0]
}
 80115a4:	bf00      	nop
 80115a6:	46bd      	mov	sp, r7
 80115a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115ac:	4770      	bx	lr
 80115ae:	bf00      	nop
 80115b0:	e000e010 	.word	0xe000e010
 80115b4:	e000e018 	.word	0xe000e018
 80115b8:	200002f4 	.word	0x200002f4
 80115bc:	10624dd3 	.word	0x10624dd3
 80115c0:	e000e014 	.word	0xe000e014

080115c4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80115c4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80115d4 <vPortEnableVFP+0x10>
 80115c8:	6801      	ldr	r1, [r0, #0]
 80115ca:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80115ce:	6001      	str	r1, [r0, #0]
 80115d0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80115d2:	bf00      	nop
 80115d4:	e000ed88 	.word	0xe000ed88

080115d8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80115d8:	b580      	push	{r7, lr}
 80115da:	b08a      	sub	sp, #40	; 0x28
 80115dc:	af00      	add	r7, sp, #0
 80115de:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80115e0:	2300      	movs	r3, #0
 80115e2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80115e4:	f7ff fa5c 	bl	8010aa0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80115e8:	4b5b      	ldr	r3, [pc, #364]	; (8011758 <pvPortMalloc+0x180>)
 80115ea:	681b      	ldr	r3, [r3, #0]
 80115ec:	2b00      	cmp	r3, #0
 80115ee:	d101      	bne.n	80115f4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80115f0:	f000 f920 	bl	8011834 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80115f4:	4b59      	ldr	r3, [pc, #356]	; (801175c <pvPortMalloc+0x184>)
 80115f6:	681a      	ldr	r2, [r3, #0]
 80115f8:	687b      	ldr	r3, [r7, #4]
 80115fa:	4013      	ands	r3, r2
 80115fc:	2b00      	cmp	r3, #0
 80115fe:	f040 8093 	bne.w	8011728 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8011602:	687b      	ldr	r3, [r7, #4]
 8011604:	2b00      	cmp	r3, #0
 8011606:	d01d      	beq.n	8011644 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8011608:	2208      	movs	r2, #8
 801160a:	687b      	ldr	r3, [r7, #4]
 801160c:	4413      	add	r3, r2
 801160e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8011610:	687b      	ldr	r3, [r7, #4]
 8011612:	f003 0307 	and.w	r3, r3, #7
 8011616:	2b00      	cmp	r3, #0
 8011618:	d014      	beq.n	8011644 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 801161a:	687b      	ldr	r3, [r7, #4]
 801161c:	f023 0307 	bic.w	r3, r3, #7
 8011620:	3308      	adds	r3, #8
 8011622:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8011624:	687b      	ldr	r3, [r7, #4]
 8011626:	f003 0307 	and.w	r3, r3, #7
 801162a:	2b00      	cmp	r3, #0
 801162c:	d00a      	beq.n	8011644 <pvPortMalloc+0x6c>
	__asm volatile
 801162e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011632:	f383 8811 	msr	BASEPRI, r3
 8011636:	f3bf 8f6f 	isb	sy
 801163a:	f3bf 8f4f 	dsb	sy
 801163e:	617b      	str	r3, [r7, #20]
}
 8011640:	bf00      	nop
 8011642:	e7fe      	b.n	8011642 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8011644:	687b      	ldr	r3, [r7, #4]
 8011646:	2b00      	cmp	r3, #0
 8011648:	d06e      	beq.n	8011728 <pvPortMalloc+0x150>
 801164a:	4b45      	ldr	r3, [pc, #276]	; (8011760 <pvPortMalloc+0x188>)
 801164c:	681b      	ldr	r3, [r3, #0]
 801164e:	687a      	ldr	r2, [r7, #4]
 8011650:	429a      	cmp	r2, r3
 8011652:	d869      	bhi.n	8011728 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8011654:	4b43      	ldr	r3, [pc, #268]	; (8011764 <pvPortMalloc+0x18c>)
 8011656:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8011658:	4b42      	ldr	r3, [pc, #264]	; (8011764 <pvPortMalloc+0x18c>)
 801165a:	681b      	ldr	r3, [r3, #0]
 801165c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 801165e:	e004      	b.n	801166a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8011660:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011662:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8011664:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011666:	681b      	ldr	r3, [r3, #0]
 8011668:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 801166a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801166c:	685b      	ldr	r3, [r3, #4]
 801166e:	687a      	ldr	r2, [r7, #4]
 8011670:	429a      	cmp	r2, r3
 8011672:	d903      	bls.n	801167c <pvPortMalloc+0xa4>
 8011674:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011676:	681b      	ldr	r3, [r3, #0]
 8011678:	2b00      	cmp	r3, #0
 801167a:	d1f1      	bne.n	8011660 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 801167c:	4b36      	ldr	r3, [pc, #216]	; (8011758 <pvPortMalloc+0x180>)
 801167e:	681b      	ldr	r3, [r3, #0]
 8011680:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011682:	429a      	cmp	r2, r3
 8011684:	d050      	beq.n	8011728 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8011686:	6a3b      	ldr	r3, [r7, #32]
 8011688:	681b      	ldr	r3, [r3, #0]
 801168a:	2208      	movs	r2, #8
 801168c:	4413      	add	r3, r2
 801168e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8011690:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011692:	681a      	ldr	r2, [r3, #0]
 8011694:	6a3b      	ldr	r3, [r7, #32]
 8011696:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8011698:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801169a:	685a      	ldr	r2, [r3, #4]
 801169c:	687b      	ldr	r3, [r7, #4]
 801169e:	1ad2      	subs	r2, r2, r3
 80116a0:	2308      	movs	r3, #8
 80116a2:	005b      	lsls	r3, r3, #1
 80116a4:	429a      	cmp	r2, r3
 80116a6:	d91f      	bls.n	80116e8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80116a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80116aa:	687b      	ldr	r3, [r7, #4]
 80116ac:	4413      	add	r3, r2
 80116ae:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80116b0:	69bb      	ldr	r3, [r7, #24]
 80116b2:	f003 0307 	and.w	r3, r3, #7
 80116b6:	2b00      	cmp	r3, #0
 80116b8:	d00a      	beq.n	80116d0 <pvPortMalloc+0xf8>
	__asm volatile
 80116ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80116be:	f383 8811 	msr	BASEPRI, r3
 80116c2:	f3bf 8f6f 	isb	sy
 80116c6:	f3bf 8f4f 	dsb	sy
 80116ca:	613b      	str	r3, [r7, #16]
}
 80116cc:	bf00      	nop
 80116ce:	e7fe      	b.n	80116ce <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80116d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80116d2:	685a      	ldr	r2, [r3, #4]
 80116d4:	687b      	ldr	r3, [r7, #4]
 80116d6:	1ad2      	subs	r2, r2, r3
 80116d8:	69bb      	ldr	r3, [r7, #24]
 80116da:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80116dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80116de:	687a      	ldr	r2, [r7, #4]
 80116e0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80116e2:	69b8      	ldr	r0, [r7, #24]
 80116e4:	f000 f908 	bl	80118f8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80116e8:	4b1d      	ldr	r3, [pc, #116]	; (8011760 <pvPortMalloc+0x188>)
 80116ea:	681a      	ldr	r2, [r3, #0]
 80116ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80116ee:	685b      	ldr	r3, [r3, #4]
 80116f0:	1ad3      	subs	r3, r2, r3
 80116f2:	4a1b      	ldr	r2, [pc, #108]	; (8011760 <pvPortMalloc+0x188>)
 80116f4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80116f6:	4b1a      	ldr	r3, [pc, #104]	; (8011760 <pvPortMalloc+0x188>)
 80116f8:	681a      	ldr	r2, [r3, #0]
 80116fa:	4b1b      	ldr	r3, [pc, #108]	; (8011768 <pvPortMalloc+0x190>)
 80116fc:	681b      	ldr	r3, [r3, #0]
 80116fe:	429a      	cmp	r2, r3
 8011700:	d203      	bcs.n	801170a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8011702:	4b17      	ldr	r3, [pc, #92]	; (8011760 <pvPortMalloc+0x188>)
 8011704:	681b      	ldr	r3, [r3, #0]
 8011706:	4a18      	ldr	r2, [pc, #96]	; (8011768 <pvPortMalloc+0x190>)
 8011708:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 801170a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801170c:	685a      	ldr	r2, [r3, #4]
 801170e:	4b13      	ldr	r3, [pc, #76]	; (801175c <pvPortMalloc+0x184>)
 8011710:	681b      	ldr	r3, [r3, #0]
 8011712:	431a      	orrs	r2, r3
 8011714:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011716:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8011718:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801171a:	2200      	movs	r2, #0
 801171c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 801171e:	4b13      	ldr	r3, [pc, #76]	; (801176c <pvPortMalloc+0x194>)
 8011720:	681b      	ldr	r3, [r3, #0]
 8011722:	3301      	adds	r3, #1
 8011724:	4a11      	ldr	r2, [pc, #68]	; (801176c <pvPortMalloc+0x194>)
 8011726:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8011728:	f7ff f9c8 	bl	8010abc <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 801172c:	69fb      	ldr	r3, [r7, #28]
 801172e:	f003 0307 	and.w	r3, r3, #7
 8011732:	2b00      	cmp	r3, #0
 8011734:	d00a      	beq.n	801174c <pvPortMalloc+0x174>
	__asm volatile
 8011736:	f04f 0350 	mov.w	r3, #80	; 0x50
 801173a:	f383 8811 	msr	BASEPRI, r3
 801173e:	f3bf 8f6f 	isb	sy
 8011742:	f3bf 8f4f 	dsb	sy
 8011746:	60fb      	str	r3, [r7, #12]
}
 8011748:	bf00      	nop
 801174a:	e7fe      	b.n	801174a <pvPortMalloc+0x172>
	return pvReturn;
 801174c:	69fb      	ldr	r3, [r7, #28]
}
 801174e:	4618      	mov	r0, r3
 8011750:	3728      	adds	r7, #40	; 0x28
 8011752:	46bd      	mov	sp, r7
 8011754:	bd80      	pop	{r7, pc}
 8011756:	bf00      	nop
 8011758:	20004630 	.word	0x20004630
 801175c:	20004644 	.word	0x20004644
 8011760:	20004634 	.word	0x20004634
 8011764:	20004628 	.word	0x20004628
 8011768:	20004638 	.word	0x20004638
 801176c:	2000463c 	.word	0x2000463c

08011770 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8011770:	b580      	push	{r7, lr}
 8011772:	b086      	sub	sp, #24
 8011774:	af00      	add	r7, sp, #0
 8011776:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8011778:	687b      	ldr	r3, [r7, #4]
 801177a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 801177c:	687b      	ldr	r3, [r7, #4]
 801177e:	2b00      	cmp	r3, #0
 8011780:	d04d      	beq.n	801181e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8011782:	2308      	movs	r3, #8
 8011784:	425b      	negs	r3, r3
 8011786:	697a      	ldr	r2, [r7, #20]
 8011788:	4413      	add	r3, r2
 801178a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 801178c:	697b      	ldr	r3, [r7, #20]
 801178e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8011790:	693b      	ldr	r3, [r7, #16]
 8011792:	685a      	ldr	r2, [r3, #4]
 8011794:	4b24      	ldr	r3, [pc, #144]	; (8011828 <vPortFree+0xb8>)
 8011796:	681b      	ldr	r3, [r3, #0]
 8011798:	4013      	ands	r3, r2
 801179a:	2b00      	cmp	r3, #0
 801179c:	d10a      	bne.n	80117b4 <vPortFree+0x44>
	__asm volatile
 801179e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80117a2:	f383 8811 	msr	BASEPRI, r3
 80117a6:	f3bf 8f6f 	isb	sy
 80117aa:	f3bf 8f4f 	dsb	sy
 80117ae:	60fb      	str	r3, [r7, #12]
}
 80117b0:	bf00      	nop
 80117b2:	e7fe      	b.n	80117b2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80117b4:	693b      	ldr	r3, [r7, #16]
 80117b6:	681b      	ldr	r3, [r3, #0]
 80117b8:	2b00      	cmp	r3, #0
 80117ba:	d00a      	beq.n	80117d2 <vPortFree+0x62>
	__asm volatile
 80117bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80117c0:	f383 8811 	msr	BASEPRI, r3
 80117c4:	f3bf 8f6f 	isb	sy
 80117c8:	f3bf 8f4f 	dsb	sy
 80117cc:	60bb      	str	r3, [r7, #8]
}
 80117ce:	bf00      	nop
 80117d0:	e7fe      	b.n	80117d0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80117d2:	693b      	ldr	r3, [r7, #16]
 80117d4:	685a      	ldr	r2, [r3, #4]
 80117d6:	4b14      	ldr	r3, [pc, #80]	; (8011828 <vPortFree+0xb8>)
 80117d8:	681b      	ldr	r3, [r3, #0]
 80117da:	4013      	ands	r3, r2
 80117dc:	2b00      	cmp	r3, #0
 80117de:	d01e      	beq.n	801181e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80117e0:	693b      	ldr	r3, [r7, #16]
 80117e2:	681b      	ldr	r3, [r3, #0]
 80117e4:	2b00      	cmp	r3, #0
 80117e6:	d11a      	bne.n	801181e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80117e8:	693b      	ldr	r3, [r7, #16]
 80117ea:	685a      	ldr	r2, [r3, #4]
 80117ec:	4b0e      	ldr	r3, [pc, #56]	; (8011828 <vPortFree+0xb8>)
 80117ee:	681b      	ldr	r3, [r3, #0]
 80117f0:	43db      	mvns	r3, r3
 80117f2:	401a      	ands	r2, r3
 80117f4:	693b      	ldr	r3, [r7, #16]
 80117f6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80117f8:	f7ff f952 	bl	8010aa0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80117fc:	693b      	ldr	r3, [r7, #16]
 80117fe:	685a      	ldr	r2, [r3, #4]
 8011800:	4b0a      	ldr	r3, [pc, #40]	; (801182c <vPortFree+0xbc>)
 8011802:	681b      	ldr	r3, [r3, #0]
 8011804:	4413      	add	r3, r2
 8011806:	4a09      	ldr	r2, [pc, #36]	; (801182c <vPortFree+0xbc>)
 8011808:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 801180a:	6938      	ldr	r0, [r7, #16]
 801180c:	f000 f874 	bl	80118f8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8011810:	4b07      	ldr	r3, [pc, #28]	; (8011830 <vPortFree+0xc0>)
 8011812:	681b      	ldr	r3, [r3, #0]
 8011814:	3301      	adds	r3, #1
 8011816:	4a06      	ldr	r2, [pc, #24]	; (8011830 <vPortFree+0xc0>)
 8011818:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 801181a:	f7ff f94f 	bl	8010abc <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 801181e:	bf00      	nop
 8011820:	3718      	adds	r7, #24
 8011822:	46bd      	mov	sp, r7
 8011824:	bd80      	pop	{r7, pc}
 8011826:	bf00      	nop
 8011828:	20004644 	.word	0x20004644
 801182c:	20004634 	.word	0x20004634
 8011830:	20004640 	.word	0x20004640

08011834 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8011834:	b480      	push	{r7}
 8011836:	b085      	sub	sp, #20
 8011838:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 801183a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 801183e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8011840:	4b27      	ldr	r3, [pc, #156]	; (80118e0 <prvHeapInit+0xac>)
 8011842:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8011844:	68fb      	ldr	r3, [r7, #12]
 8011846:	f003 0307 	and.w	r3, r3, #7
 801184a:	2b00      	cmp	r3, #0
 801184c:	d00c      	beq.n	8011868 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 801184e:	68fb      	ldr	r3, [r7, #12]
 8011850:	3307      	adds	r3, #7
 8011852:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8011854:	68fb      	ldr	r3, [r7, #12]
 8011856:	f023 0307 	bic.w	r3, r3, #7
 801185a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 801185c:	68ba      	ldr	r2, [r7, #8]
 801185e:	68fb      	ldr	r3, [r7, #12]
 8011860:	1ad3      	subs	r3, r2, r3
 8011862:	4a1f      	ldr	r2, [pc, #124]	; (80118e0 <prvHeapInit+0xac>)
 8011864:	4413      	add	r3, r2
 8011866:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8011868:	68fb      	ldr	r3, [r7, #12]
 801186a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 801186c:	4a1d      	ldr	r2, [pc, #116]	; (80118e4 <prvHeapInit+0xb0>)
 801186e:	687b      	ldr	r3, [r7, #4]
 8011870:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8011872:	4b1c      	ldr	r3, [pc, #112]	; (80118e4 <prvHeapInit+0xb0>)
 8011874:	2200      	movs	r2, #0
 8011876:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8011878:	687b      	ldr	r3, [r7, #4]
 801187a:	68ba      	ldr	r2, [r7, #8]
 801187c:	4413      	add	r3, r2
 801187e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8011880:	2208      	movs	r2, #8
 8011882:	68fb      	ldr	r3, [r7, #12]
 8011884:	1a9b      	subs	r3, r3, r2
 8011886:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8011888:	68fb      	ldr	r3, [r7, #12]
 801188a:	f023 0307 	bic.w	r3, r3, #7
 801188e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8011890:	68fb      	ldr	r3, [r7, #12]
 8011892:	4a15      	ldr	r2, [pc, #84]	; (80118e8 <prvHeapInit+0xb4>)
 8011894:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8011896:	4b14      	ldr	r3, [pc, #80]	; (80118e8 <prvHeapInit+0xb4>)
 8011898:	681b      	ldr	r3, [r3, #0]
 801189a:	2200      	movs	r2, #0
 801189c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 801189e:	4b12      	ldr	r3, [pc, #72]	; (80118e8 <prvHeapInit+0xb4>)
 80118a0:	681b      	ldr	r3, [r3, #0]
 80118a2:	2200      	movs	r2, #0
 80118a4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80118a6:	687b      	ldr	r3, [r7, #4]
 80118a8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80118aa:	683b      	ldr	r3, [r7, #0]
 80118ac:	68fa      	ldr	r2, [r7, #12]
 80118ae:	1ad2      	subs	r2, r2, r3
 80118b0:	683b      	ldr	r3, [r7, #0]
 80118b2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80118b4:	4b0c      	ldr	r3, [pc, #48]	; (80118e8 <prvHeapInit+0xb4>)
 80118b6:	681a      	ldr	r2, [r3, #0]
 80118b8:	683b      	ldr	r3, [r7, #0]
 80118ba:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80118bc:	683b      	ldr	r3, [r7, #0]
 80118be:	685b      	ldr	r3, [r3, #4]
 80118c0:	4a0a      	ldr	r2, [pc, #40]	; (80118ec <prvHeapInit+0xb8>)
 80118c2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80118c4:	683b      	ldr	r3, [r7, #0]
 80118c6:	685b      	ldr	r3, [r3, #4]
 80118c8:	4a09      	ldr	r2, [pc, #36]	; (80118f0 <prvHeapInit+0xbc>)
 80118ca:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80118cc:	4b09      	ldr	r3, [pc, #36]	; (80118f4 <prvHeapInit+0xc0>)
 80118ce:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80118d2:	601a      	str	r2, [r3, #0]
}
 80118d4:	bf00      	nop
 80118d6:	3714      	adds	r7, #20
 80118d8:	46bd      	mov	sp, r7
 80118da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118de:	4770      	bx	lr
 80118e0:	20000a28 	.word	0x20000a28
 80118e4:	20004628 	.word	0x20004628
 80118e8:	20004630 	.word	0x20004630
 80118ec:	20004638 	.word	0x20004638
 80118f0:	20004634 	.word	0x20004634
 80118f4:	20004644 	.word	0x20004644

080118f8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80118f8:	b480      	push	{r7}
 80118fa:	b085      	sub	sp, #20
 80118fc:	af00      	add	r7, sp, #0
 80118fe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8011900:	4b28      	ldr	r3, [pc, #160]	; (80119a4 <prvInsertBlockIntoFreeList+0xac>)
 8011902:	60fb      	str	r3, [r7, #12]
 8011904:	e002      	b.n	801190c <prvInsertBlockIntoFreeList+0x14>
 8011906:	68fb      	ldr	r3, [r7, #12]
 8011908:	681b      	ldr	r3, [r3, #0]
 801190a:	60fb      	str	r3, [r7, #12]
 801190c:	68fb      	ldr	r3, [r7, #12]
 801190e:	681b      	ldr	r3, [r3, #0]
 8011910:	687a      	ldr	r2, [r7, #4]
 8011912:	429a      	cmp	r2, r3
 8011914:	d8f7      	bhi.n	8011906 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8011916:	68fb      	ldr	r3, [r7, #12]
 8011918:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 801191a:	68fb      	ldr	r3, [r7, #12]
 801191c:	685b      	ldr	r3, [r3, #4]
 801191e:	68ba      	ldr	r2, [r7, #8]
 8011920:	4413      	add	r3, r2
 8011922:	687a      	ldr	r2, [r7, #4]
 8011924:	429a      	cmp	r2, r3
 8011926:	d108      	bne.n	801193a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8011928:	68fb      	ldr	r3, [r7, #12]
 801192a:	685a      	ldr	r2, [r3, #4]
 801192c:	687b      	ldr	r3, [r7, #4]
 801192e:	685b      	ldr	r3, [r3, #4]
 8011930:	441a      	add	r2, r3
 8011932:	68fb      	ldr	r3, [r7, #12]
 8011934:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8011936:	68fb      	ldr	r3, [r7, #12]
 8011938:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 801193a:	687b      	ldr	r3, [r7, #4]
 801193c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 801193e:	687b      	ldr	r3, [r7, #4]
 8011940:	685b      	ldr	r3, [r3, #4]
 8011942:	68ba      	ldr	r2, [r7, #8]
 8011944:	441a      	add	r2, r3
 8011946:	68fb      	ldr	r3, [r7, #12]
 8011948:	681b      	ldr	r3, [r3, #0]
 801194a:	429a      	cmp	r2, r3
 801194c:	d118      	bne.n	8011980 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 801194e:	68fb      	ldr	r3, [r7, #12]
 8011950:	681a      	ldr	r2, [r3, #0]
 8011952:	4b15      	ldr	r3, [pc, #84]	; (80119a8 <prvInsertBlockIntoFreeList+0xb0>)
 8011954:	681b      	ldr	r3, [r3, #0]
 8011956:	429a      	cmp	r2, r3
 8011958:	d00d      	beq.n	8011976 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 801195a:	687b      	ldr	r3, [r7, #4]
 801195c:	685a      	ldr	r2, [r3, #4]
 801195e:	68fb      	ldr	r3, [r7, #12]
 8011960:	681b      	ldr	r3, [r3, #0]
 8011962:	685b      	ldr	r3, [r3, #4]
 8011964:	441a      	add	r2, r3
 8011966:	687b      	ldr	r3, [r7, #4]
 8011968:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 801196a:	68fb      	ldr	r3, [r7, #12]
 801196c:	681b      	ldr	r3, [r3, #0]
 801196e:	681a      	ldr	r2, [r3, #0]
 8011970:	687b      	ldr	r3, [r7, #4]
 8011972:	601a      	str	r2, [r3, #0]
 8011974:	e008      	b.n	8011988 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8011976:	4b0c      	ldr	r3, [pc, #48]	; (80119a8 <prvInsertBlockIntoFreeList+0xb0>)
 8011978:	681a      	ldr	r2, [r3, #0]
 801197a:	687b      	ldr	r3, [r7, #4]
 801197c:	601a      	str	r2, [r3, #0]
 801197e:	e003      	b.n	8011988 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8011980:	68fb      	ldr	r3, [r7, #12]
 8011982:	681a      	ldr	r2, [r3, #0]
 8011984:	687b      	ldr	r3, [r7, #4]
 8011986:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8011988:	68fa      	ldr	r2, [r7, #12]
 801198a:	687b      	ldr	r3, [r7, #4]
 801198c:	429a      	cmp	r2, r3
 801198e:	d002      	beq.n	8011996 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8011990:	68fb      	ldr	r3, [r7, #12]
 8011992:	687a      	ldr	r2, [r7, #4]
 8011994:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8011996:	bf00      	nop
 8011998:	3714      	adds	r7, #20
 801199a:	46bd      	mov	sp, r7
 801199c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119a0:	4770      	bx	lr
 80119a2:	bf00      	nop
 80119a4:	20004628 	.word	0x20004628
 80119a8:	20004630 	.word	0x20004630

080119ac <arm_sin_f32>:
 80119ac:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80119b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80119b4:	d42c      	bmi.n	8011a10 <arm_sin_f32+0x64>
 80119b6:	eddf 7a20 	vldr	s15, [pc, #128]	; 8011a38 <arm_sin_f32+0x8c>
 80119ba:	ee20 0a27 	vmul.f32	s0, s0, s15
 80119be:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 80119c2:	d432      	bmi.n	8011a2a <arm_sin_f32+0x7e>
 80119c4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80119c8:	eddf 6a1c 	vldr	s13, [pc, #112]	; 8011a3c <arm_sin_f32+0x90>
 80119cc:	4a1c      	ldr	r2, [pc, #112]	; (8011a40 <arm_sin_f32+0x94>)
 80119ce:	ee30 0a67 	vsub.f32	s0, s0, s15
 80119d2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80119d6:	ee20 0a26 	vmul.f32	s0, s0, s13
 80119da:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 80119de:	ee17 3a90 	vmov	r3, s15
 80119e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80119e6:	ee07 3a90 	vmov	s15, r3
 80119ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80119ee:	eb02 0183 	add.w	r1, r2, r3, lsl #2
 80119f2:	ee70 7a67 	vsub.f32	s15, s0, s15
 80119f6:	edd1 6a01 	vldr	s13, [r1, #4]
 80119fa:	ed91 0a00 	vldr	s0, [r1]
 80119fe:	ee37 7a67 	vsub.f32	s14, s14, s15
 8011a02:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8011a06:	ee27 0a00 	vmul.f32	s0, s14, s0
 8011a0a:	ee30 0a27 	vadd.f32	s0, s0, s15
 8011a0e:	4770      	bx	lr
 8011a10:	eddf 7a0c 	vldr	s15, [pc, #48]	; 8011a44 <arm_sin_f32+0x98>
 8011a14:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8011a18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011a1c:	da0b      	bge.n	8011a36 <arm_sin_f32+0x8a>
 8011a1e:	eddf 7a06 	vldr	s15, [pc, #24]	; 8011a38 <arm_sin_f32+0x8c>
 8011a22:	ee20 0a27 	vmul.f32	s0, s0, s15
 8011a26:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8011a2a:	ee17 3a90 	vmov	r3, s15
 8011a2e:	3b01      	subs	r3, #1
 8011a30:	ee07 3a90 	vmov	s15, r3
 8011a34:	e7c6      	b.n	80119c4 <arm_sin_f32+0x18>
 8011a36:	4770      	bx	lr
 8011a38:	3e22f983 	.word	0x3e22f983
 8011a3c:	44000000 	.word	0x44000000
 8011a40:	08015310 	.word	0x08015310
 8011a44:	b44c02cd 	.word	0xb44c02cd

08011a48 <arm_cos_f32>:
 8011a48:	eddf 7a1c 	vldr	s15, [pc, #112]	; 8011abc <arm_cos_f32+0x74>
 8011a4c:	ee20 0a27 	vmul.f32	s0, s0, s15
 8011a50:	eef5 7a00 	vmov.f32	s15, #80	; 0x3e800000  0.250
 8011a54:	ee30 0a27 	vadd.f32	s0, s0, s15
 8011a58:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8011a5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011a60:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8011a64:	d504      	bpl.n	8011a70 <arm_cos_f32+0x28>
 8011a66:	ee17 3a90 	vmov	r3, s15
 8011a6a:	3b01      	subs	r3, #1
 8011a6c:	ee07 3a90 	vmov	s15, r3
 8011a70:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8011a74:	eddf 6a12 	vldr	s13, [pc, #72]	; 8011ac0 <arm_cos_f32+0x78>
 8011a78:	4a12      	ldr	r2, [pc, #72]	; (8011ac4 <arm_cos_f32+0x7c>)
 8011a7a:	ee30 0a67 	vsub.f32	s0, s0, s15
 8011a7e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8011a82:	ee20 0a26 	vmul.f32	s0, s0, s13
 8011a86:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 8011a8a:	ee17 3a90 	vmov	r3, s15
 8011a8e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011a92:	ee07 3a90 	vmov	s15, r3
 8011a96:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011a9a:	eb02 0183 	add.w	r1, r2, r3, lsl #2
 8011a9e:	ee70 7a67 	vsub.f32	s15, s0, s15
 8011aa2:	edd1 6a01 	vldr	s13, [r1, #4]
 8011aa6:	ed91 0a00 	vldr	s0, [r1]
 8011aaa:	ee37 7a67 	vsub.f32	s14, s14, s15
 8011aae:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8011ab2:	ee27 0a00 	vmul.f32	s0, s14, s0
 8011ab6:	ee30 0a27 	vadd.f32	s0, s0, s15
 8011aba:	4770      	bx	lr
 8011abc:	3e22f983 	.word	0x3e22f983
 8011ac0:	44000000 	.word	0x44000000
 8011ac4:	08015310 	.word	0x08015310

08011ac8 <__assert_func>:
 8011ac8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8011aca:	4614      	mov	r4, r2
 8011acc:	461a      	mov	r2, r3
 8011ace:	4b09      	ldr	r3, [pc, #36]	; (8011af4 <__assert_func+0x2c>)
 8011ad0:	681b      	ldr	r3, [r3, #0]
 8011ad2:	4605      	mov	r5, r0
 8011ad4:	68d8      	ldr	r0, [r3, #12]
 8011ad6:	b14c      	cbz	r4, 8011aec <__assert_func+0x24>
 8011ad8:	4b07      	ldr	r3, [pc, #28]	; (8011af8 <__assert_func+0x30>)
 8011ada:	9100      	str	r1, [sp, #0]
 8011adc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8011ae0:	4906      	ldr	r1, [pc, #24]	; (8011afc <__assert_func+0x34>)
 8011ae2:	462b      	mov	r3, r5
 8011ae4:	f000 f814 	bl	8011b10 <fiprintf>
 8011ae8:	f000 fee2 	bl	80128b0 <abort>
 8011aec:	4b04      	ldr	r3, [pc, #16]	; (8011b00 <__assert_func+0x38>)
 8011aee:	461c      	mov	r4, r3
 8011af0:	e7f3      	b.n	8011ada <__assert_func+0x12>
 8011af2:	bf00      	nop
 8011af4:	20000304 	.word	0x20000304
 8011af8:	08015b14 	.word	0x08015b14
 8011afc:	08015b21 	.word	0x08015b21
 8011b00:	08015b4f 	.word	0x08015b4f

08011b04 <__errno>:
 8011b04:	4b01      	ldr	r3, [pc, #4]	; (8011b0c <__errno+0x8>)
 8011b06:	6818      	ldr	r0, [r3, #0]
 8011b08:	4770      	bx	lr
 8011b0a:	bf00      	nop
 8011b0c:	20000304 	.word	0x20000304

08011b10 <fiprintf>:
 8011b10:	b40e      	push	{r1, r2, r3}
 8011b12:	b503      	push	{r0, r1, lr}
 8011b14:	4601      	mov	r1, r0
 8011b16:	ab03      	add	r3, sp, #12
 8011b18:	4805      	ldr	r0, [pc, #20]	; (8011b30 <fiprintf+0x20>)
 8011b1a:	f853 2b04 	ldr.w	r2, [r3], #4
 8011b1e:	6800      	ldr	r0, [r0, #0]
 8011b20:	9301      	str	r3, [sp, #4]
 8011b22:	f000 f86b 	bl	8011bfc <_vfiprintf_r>
 8011b26:	b002      	add	sp, #8
 8011b28:	f85d eb04 	ldr.w	lr, [sp], #4
 8011b2c:	b003      	add	sp, #12
 8011b2e:	4770      	bx	lr
 8011b30:	20000304 	.word	0x20000304

08011b34 <__libc_init_array>:
 8011b34:	b570      	push	{r4, r5, r6, lr}
 8011b36:	4d0d      	ldr	r5, [pc, #52]	; (8011b6c <__libc_init_array+0x38>)
 8011b38:	4c0d      	ldr	r4, [pc, #52]	; (8011b70 <__libc_init_array+0x3c>)
 8011b3a:	1b64      	subs	r4, r4, r5
 8011b3c:	10a4      	asrs	r4, r4, #2
 8011b3e:	2600      	movs	r6, #0
 8011b40:	42a6      	cmp	r6, r4
 8011b42:	d109      	bne.n	8011b58 <__libc_init_array+0x24>
 8011b44:	4d0b      	ldr	r5, [pc, #44]	; (8011b74 <__libc_init_array+0x40>)
 8011b46:	4c0c      	ldr	r4, [pc, #48]	; (8011b78 <__libc_init_array+0x44>)
 8011b48:	f003 fa7a 	bl	8015040 <_init>
 8011b4c:	1b64      	subs	r4, r4, r5
 8011b4e:	10a4      	asrs	r4, r4, #2
 8011b50:	2600      	movs	r6, #0
 8011b52:	42a6      	cmp	r6, r4
 8011b54:	d105      	bne.n	8011b62 <__libc_init_array+0x2e>
 8011b56:	bd70      	pop	{r4, r5, r6, pc}
 8011b58:	f855 3b04 	ldr.w	r3, [r5], #4
 8011b5c:	4798      	blx	r3
 8011b5e:	3601      	adds	r6, #1
 8011b60:	e7ee      	b.n	8011b40 <__libc_init_array+0xc>
 8011b62:	f855 3b04 	ldr.w	r3, [r5], #4
 8011b66:	4798      	blx	r3
 8011b68:	3601      	adds	r6, #1
 8011b6a:	e7f2      	b.n	8011b52 <__libc_init_array+0x1e>
 8011b6c:	08015f70 	.word	0x08015f70
 8011b70:	08015f70 	.word	0x08015f70
 8011b74:	08015f70 	.word	0x08015f70
 8011b78:	08015f74 	.word	0x08015f74

08011b7c <memcpy>:
 8011b7c:	440a      	add	r2, r1
 8011b7e:	4291      	cmp	r1, r2
 8011b80:	f100 33ff 	add.w	r3, r0, #4294967295
 8011b84:	d100      	bne.n	8011b88 <memcpy+0xc>
 8011b86:	4770      	bx	lr
 8011b88:	b510      	push	{r4, lr}
 8011b8a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011b8e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8011b92:	4291      	cmp	r1, r2
 8011b94:	d1f9      	bne.n	8011b8a <memcpy+0xe>
 8011b96:	bd10      	pop	{r4, pc}

08011b98 <memset>:
 8011b98:	4402      	add	r2, r0
 8011b9a:	4603      	mov	r3, r0
 8011b9c:	4293      	cmp	r3, r2
 8011b9e:	d100      	bne.n	8011ba2 <memset+0xa>
 8011ba0:	4770      	bx	lr
 8011ba2:	f803 1b01 	strb.w	r1, [r3], #1
 8011ba6:	e7f9      	b.n	8011b9c <memset+0x4>

08011ba8 <__sfputc_r>:
 8011ba8:	6893      	ldr	r3, [r2, #8]
 8011baa:	3b01      	subs	r3, #1
 8011bac:	2b00      	cmp	r3, #0
 8011bae:	b410      	push	{r4}
 8011bb0:	6093      	str	r3, [r2, #8]
 8011bb2:	da08      	bge.n	8011bc6 <__sfputc_r+0x1e>
 8011bb4:	6994      	ldr	r4, [r2, #24]
 8011bb6:	42a3      	cmp	r3, r4
 8011bb8:	db01      	blt.n	8011bbe <__sfputc_r+0x16>
 8011bba:	290a      	cmp	r1, #10
 8011bbc:	d103      	bne.n	8011bc6 <__sfputc_r+0x1e>
 8011bbe:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011bc2:	f000 bdb5 	b.w	8012730 <__swbuf_r>
 8011bc6:	6813      	ldr	r3, [r2, #0]
 8011bc8:	1c58      	adds	r0, r3, #1
 8011bca:	6010      	str	r0, [r2, #0]
 8011bcc:	7019      	strb	r1, [r3, #0]
 8011bce:	4608      	mov	r0, r1
 8011bd0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011bd4:	4770      	bx	lr

08011bd6 <__sfputs_r>:
 8011bd6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011bd8:	4606      	mov	r6, r0
 8011bda:	460f      	mov	r7, r1
 8011bdc:	4614      	mov	r4, r2
 8011bde:	18d5      	adds	r5, r2, r3
 8011be0:	42ac      	cmp	r4, r5
 8011be2:	d101      	bne.n	8011be8 <__sfputs_r+0x12>
 8011be4:	2000      	movs	r0, #0
 8011be6:	e007      	b.n	8011bf8 <__sfputs_r+0x22>
 8011be8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011bec:	463a      	mov	r2, r7
 8011bee:	4630      	mov	r0, r6
 8011bf0:	f7ff ffda 	bl	8011ba8 <__sfputc_r>
 8011bf4:	1c43      	adds	r3, r0, #1
 8011bf6:	d1f3      	bne.n	8011be0 <__sfputs_r+0xa>
 8011bf8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08011bfc <_vfiprintf_r>:
 8011bfc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011c00:	460d      	mov	r5, r1
 8011c02:	b09d      	sub	sp, #116	; 0x74
 8011c04:	4614      	mov	r4, r2
 8011c06:	4698      	mov	r8, r3
 8011c08:	4606      	mov	r6, r0
 8011c0a:	b118      	cbz	r0, 8011c14 <_vfiprintf_r+0x18>
 8011c0c:	6983      	ldr	r3, [r0, #24]
 8011c0e:	b90b      	cbnz	r3, 8011c14 <_vfiprintf_r+0x18>
 8011c10:	f001 fde8 	bl	80137e4 <__sinit>
 8011c14:	4b89      	ldr	r3, [pc, #548]	; (8011e3c <_vfiprintf_r+0x240>)
 8011c16:	429d      	cmp	r5, r3
 8011c18:	d11b      	bne.n	8011c52 <_vfiprintf_r+0x56>
 8011c1a:	6875      	ldr	r5, [r6, #4]
 8011c1c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8011c1e:	07d9      	lsls	r1, r3, #31
 8011c20:	d405      	bmi.n	8011c2e <_vfiprintf_r+0x32>
 8011c22:	89ab      	ldrh	r3, [r5, #12]
 8011c24:	059a      	lsls	r2, r3, #22
 8011c26:	d402      	bmi.n	8011c2e <_vfiprintf_r+0x32>
 8011c28:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011c2a:	f001 fe7e 	bl	801392a <__retarget_lock_acquire_recursive>
 8011c2e:	89ab      	ldrh	r3, [r5, #12]
 8011c30:	071b      	lsls	r3, r3, #28
 8011c32:	d501      	bpl.n	8011c38 <_vfiprintf_r+0x3c>
 8011c34:	692b      	ldr	r3, [r5, #16]
 8011c36:	b9eb      	cbnz	r3, 8011c74 <_vfiprintf_r+0x78>
 8011c38:	4629      	mov	r1, r5
 8011c3a:	4630      	mov	r0, r6
 8011c3c:	f000 fdca 	bl	80127d4 <__swsetup_r>
 8011c40:	b1c0      	cbz	r0, 8011c74 <_vfiprintf_r+0x78>
 8011c42:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8011c44:	07dc      	lsls	r4, r3, #31
 8011c46:	d50e      	bpl.n	8011c66 <_vfiprintf_r+0x6a>
 8011c48:	f04f 30ff 	mov.w	r0, #4294967295
 8011c4c:	b01d      	add	sp, #116	; 0x74
 8011c4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011c52:	4b7b      	ldr	r3, [pc, #492]	; (8011e40 <_vfiprintf_r+0x244>)
 8011c54:	429d      	cmp	r5, r3
 8011c56:	d101      	bne.n	8011c5c <_vfiprintf_r+0x60>
 8011c58:	68b5      	ldr	r5, [r6, #8]
 8011c5a:	e7df      	b.n	8011c1c <_vfiprintf_r+0x20>
 8011c5c:	4b79      	ldr	r3, [pc, #484]	; (8011e44 <_vfiprintf_r+0x248>)
 8011c5e:	429d      	cmp	r5, r3
 8011c60:	bf08      	it	eq
 8011c62:	68f5      	ldreq	r5, [r6, #12]
 8011c64:	e7da      	b.n	8011c1c <_vfiprintf_r+0x20>
 8011c66:	89ab      	ldrh	r3, [r5, #12]
 8011c68:	0598      	lsls	r0, r3, #22
 8011c6a:	d4ed      	bmi.n	8011c48 <_vfiprintf_r+0x4c>
 8011c6c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011c6e:	f001 fe5d 	bl	801392c <__retarget_lock_release_recursive>
 8011c72:	e7e9      	b.n	8011c48 <_vfiprintf_r+0x4c>
 8011c74:	2300      	movs	r3, #0
 8011c76:	9309      	str	r3, [sp, #36]	; 0x24
 8011c78:	2320      	movs	r3, #32
 8011c7a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8011c7e:	f8cd 800c 	str.w	r8, [sp, #12]
 8011c82:	2330      	movs	r3, #48	; 0x30
 8011c84:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8011e48 <_vfiprintf_r+0x24c>
 8011c88:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8011c8c:	f04f 0901 	mov.w	r9, #1
 8011c90:	4623      	mov	r3, r4
 8011c92:	469a      	mov	sl, r3
 8011c94:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011c98:	b10a      	cbz	r2, 8011c9e <_vfiprintf_r+0xa2>
 8011c9a:	2a25      	cmp	r2, #37	; 0x25
 8011c9c:	d1f9      	bne.n	8011c92 <_vfiprintf_r+0x96>
 8011c9e:	ebba 0b04 	subs.w	fp, sl, r4
 8011ca2:	d00b      	beq.n	8011cbc <_vfiprintf_r+0xc0>
 8011ca4:	465b      	mov	r3, fp
 8011ca6:	4622      	mov	r2, r4
 8011ca8:	4629      	mov	r1, r5
 8011caa:	4630      	mov	r0, r6
 8011cac:	f7ff ff93 	bl	8011bd6 <__sfputs_r>
 8011cb0:	3001      	adds	r0, #1
 8011cb2:	f000 80aa 	beq.w	8011e0a <_vfiprintf_r+0x20e>
 8011cb6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8011cb8:	445a      	add	r2, fp
 8011cba:	9209      	str	r2, [sp, #36]	; 0x24
 8011cbc:	f89a 3000 	ldrb.w	r3, [sl]
 8011cc0:	2b00      	cmp	r3, #0
 8011cc2:	f000 80a2 	beq.w	8011e0a <_vfiprintf_r+0x20e>
 8011cc6:	2300      	movs	r3, #0
 8011cc8:	f04f 32ff 	mov.w	r2, #4294967295
 8011ccc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011cd0:	f10a 0a01 	add.w	sl, sl, #1
 8011cd4:	9304      	str	r3, [sp, #16]
 8011cd6:	9307      	str	r3, [sp, #28]
 8011cd8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8011cdc:	931a      	str	r3, [sp, #104]	; 0x68
 8011cde:	4654      	mov	r4, sl
 8011ce0:	2205      	movs	r2, #5
 8011ce2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011ce6:	4858      	ldr	r0, [pc, #352]	; (8011e48 <_vfiprintf_r+0x24c>)
 8011ce8:	f7ee fa7a 	bl	80001e0 <memchr>
 8011cec:	9a04      	ldr	r2, [sp, #16]
 8011cee:	b9d8      	cbnz	r0, 8011d28 <_vfiprintf_r+0x12c>
 8011cf0:	06d1      	lsls	r1, r2, #27
 8011cf2:	bf44      	itt	mi
 8011cf4:	2320      	movmi	r3, #32
 8011cf6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011cfa:	0713      	lsls	r3, r2, #28
 8011cfc:	bf44      	itt	mi
 8011cfe:	232b      	movmi	r3, #43	; 0x2b
 8011d00:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011d04:	f89a 3000 	ldrb.w	r3, [sl]
 8011d08:	2b2a      	cmp	r3, #42	; 0x2a
 8011d0a:	d015      	beq.n	8011d38 <_vfiprintf_r+0x13c>
 8011d0c:	9a07      	ldr	r2, [sp, #28]
 8011d0e:	4654      	mov	r4, sl
 8011d10:	2000      	movs	r0, #0
 8011d12:	f04f 0c0a 	mov.w	ip, #10
 8011d16:	4621      	mov	r1, r4
 8011d18:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011d1c:	3b30      	subs	r3, #48	; 0x30
 8011d1e:	2b09      	cmp	r3, #9
 8011d20:	d94e      	bls.n	8011dc0 <_vfiprintf_r+0x1c4>
 8011d22:	b1b0      	cbz	r0, 8011d52 <_vfiprintf_r+0x156>
 8011d24:	9207      	str	r2, [sp, #28]
 8011d26:	e014      	b.n	8011d52 <_vfiprintf_r+0x156>
 8011d28:	eba0 0308 	sub.w	r3, r0, r8
 8011d2c:	fa09 f303 	lsl.w	r3, r9, r3
 8011d30:	4313      	orrs	r3, r2
 8011d32:	9304      	str	r3, [sp, #16]
 8011d34:	46a2      	mov	sl, r4
 8011d36:	e7d2      	b.n	8011cde <_vfiprintf_r+0xe2>
 8011d38:	9b03      	ldr	r3, [sp, #12]
 8011d3a:	1d19      	adds	r1, r3, #4
 8011d3c:	681b      	ldr	r3, [r3, #0]
 8011d3e:	9103      	str	r1, [sp, #12]
 8011d40:	2b00      	cmp	r3, #0
 8011d42:	bfbb      	ittet	lt
 8011d44:	425b      	neglt	r3, r3
 8011d46:	f042 0202 	orrlt.w	r2, r2, #2
 8011d4a:	9307      	strge	r3, [sp, #28]
 8011d4c:	9307      	strlt	r3, [sp, #28]
 8011d4e:	bfb8      	it	lt
 8011d50:	9204      	strlt	r2, [sp, #16]
 8011d52:	7823      	ldrb	r3, [r4, #0]
 8011d54:	2b2e      	cmp	r3, #46	; 0x2e
 8011d56:	d10c      	bne.n	8011d72 <_vfiprintf_r+0x176>
 8011d58:	7863      	ldrb	r3, [r4, #1]
 8011d5a:	2b2a      	cmp	r3, #42	; 0x2a
 8011d5c:	d135      	bne.n	8011dca <_vfiprintf_r+0x1ce>
 8011d5e:	9b03      	ldr	r3, [sp, #12]
 8011d60:	1d1a      	adds	r2, r3, #4
 8011d62:	681b      	ldr	r3, [r3, #0]
 8011d64:	9203      	str	r2, [sp, #12]
 8011d66:	2b00      	cmp	r3, #0
 8011d68:	bfb8      	it	lt
 8011d6a:	f04f 33ff 	movlt.w	r3, #4294967295
 8011d6e:	3402      	adds	r4, #2
 8011d70:	9305      	str	r3, [sp, #20]
 8011d72:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8011e58 <_vfiprintf_r+0x25c>
 8011d76:	7821      	ldrb	r1, [r4, #0]
 8011d78:	2203      	movs	r2, #3
 8011d7a:	4650      	mov	r0, sl
 8011d7c:	f7ee fa30 	bl	80001e0 <memchr>
 8011d80:	b140      	cbz	r0, 8011d94 <_vfiprintf_r+0x198>
 8011d82:	2340      	movs	r3, #64	; 0x40
 8011d84:	eba0 000a 	sub.w	r0, r0, sl
 8011d88:	fa03 f000 	lsl.w	r0, r3, r0
 8011d8c:	9b04      	ldr	r3, [sp, #16]
 8011d8e:	4303      	orrs	r3, r0
 8011d90:	3401      	adds	r4, #1
 8011d92:	9304      	str	r3, [sp, #16]
 8011d94:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011d98:	482c      	ldr	r0, [pc, #176]	; (8011e4c <_vfiprintf_r+0x250>)
 8011d9a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8011d9e:	2206      	movs	r2, #6
 8011da0:	f7ee fa1e 	bl	80001e0 <memchr>
 8011da4:	2800      	cmp	r0, #0
 8011da6:	d03f      	beq.n	8011e28 <_vfiprintf_r+0x22c>
 8011da8:	4b29      	ldr	r3, [pc, #164]	; (8011e50 <_vfiprintf_r+0x254>)
 8011daa:	bb1b      	cbnz	r3, 8011df4 <_vfiprintf_r+0x1f8>
 8011dac:	9b03      	ldr	r3, [sp, #12]
 8011dae:	3307      	adds	r3, #7
 8011db0:	f023 0307 	bic.w	r3, r3, #7
 8011db4:	3308      	adds	r3, #8
 8011db6:	9303      	str	r3, [sp, #12]
 8011db8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011dba:	443b      	add	r3, r7
 8011dbc:	9309      	str	r3, [sp, #36]	; 0x24
 8011dbe:	e767      	b.n	8011c90 <_vfiprintf_r+0x94>
 8011dc0:	fb0c 3202 	mla	r2, ip, r2, r3
 8011dc4:	460c      	mov	r4, r1
 8011dc6:	2001      	movs	r0, #1
 8011dc8:	e7a5      	b.n	8011d16 <_vfiprintf_r+0x11a>
 8011dca:	2300      	movs	r3, #0
 8011dcc:	3401      	adds	r4, #1
 8011dce:	9305      	str	r3, [sp, #20]
 8011dd0:	4619      	mov	r1, r3
 8011dd2:	f04f 0c0a 	mov.w	ip, #10
 8011dd6:	4620      	mov	r0, r4
 8011dd8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011ddc:	3a30      	subs	r2, #48	; 0x30
 8011dde:	2a09      	cmp	r2, #9
 8011de0:	d903      	bls.n	8011dea <_vfiprintf_r+0x1ee>
 8011de2:	2b00      	cmp	r3, #0
 8011de4:	d0c5      	beq.n	8011d72 <_vfiprintf_r+0x176>
 8011de6:	9105      	str	r1, [sp, #20]
 8011de8:	e7c3      	b.n	8011d72 <_vfiprintf_r+0x176>
 8011dea:	fb0c 2101 	mla	r1, ip, r1, r2
 8011dee:	4604      	mov	r4, r0
 8011df0:	2301      	movs	r3, #1
 8011df2:	e7f0      	b.n	8011dd6 <_vfiprintf_r+0x1da>
 8011df4:	ab03      	add	r3, sp, #12
 8011df6:	9300      	str	r3, [sp, #0]
 8011df8:	462a      	mov	r2, r5
 8011dfa:	4b16      	ldr	r3, [pc, #88]	; (8011e54 <_vfiprintf_r+0x258>)
 8011dfc:	a904      	add	r1, sp, #16
 8011dfe:	4630      	mov	r0, r6
 8011e00:	f000 f8cc 	bl	8011f9c <_printf_float>
 8011e04:	4607      	mov	r7, r0
 8011e06:	1c78      	adds	r0, r7, #1
 8011e08:	d1d6      	bne.n	8011db8 <_vfiprintf_r+0x1bc>
 8011e0a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8011e0c:	07d9      	lsls	r1, r3, #31
 8011e0e:	d405      	bmi.n	8011e1c <_vfiprintf_r+0x220>
 8011e10:	89ab      	ldrh	r3, [r5, #12]
 8011e12:	059a      	lsls	r2, r3, #22
 8011e14:	d402      	bmi.n	8011e1c <_vfiprintf_r+0x220>
 8011e16:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011e18:	f001 fd88 	bl	801392c <__retarget_lock_release_recursive>
 8011e1c:	89ab      	ldrh	r3, [r5, #12]
 8011e1e:	065b      	lsls	r3, r3, #25
 8011e20:	f53f af12 	bmi.w	8011c48 <_vfiprintf_r+0x4c>
 8011e24:	9809      	ldr	r0, [sp, #36]	; 0x24
 8011e26:	e711      	b.n	8011c4c <_vfiprintf_r+0x50>
 8011e28:	ab03      	add	r3, sp, #12
 8011e2a:	9300      	str	r3, [sp, #0]
 8011e2c:	462a      	mov	r2, r5
 8011e2e:	4b09      	ldr	r3, [pc, #36]	; (8011e54 <_vfiprintf_r+0x258>)
 8011e30:	a904      	add	r1, sp, #16
 8011e32:	4630      	mov	r0, r6
 8011e34:	f000 fb56 	bl	80124e4 <_printf_i>
 8011e38:	e7e4      	b.n	8011e04 <_vfiprintf_r+0x208>
 8011e3a:	bf00      	nop
 8011e3c:	08015c50 	.word	0x08015c50
 8011e40:	08015c70 	.word	0x08015c70
 8011e44:	08015c30 	.word	0x08015c30
 8011e48:	08015b54 	.word	0x08015b54
 8011e4c:	08015b5e 	.word	0x08015b5e
 8011e50:	08011f9d 	.word	0x08011f9d
 8011e54:	08011bd7 	.word	0x08011bd7
 8011e58:	08015b5a 	.word	0x08015b5a

08011e5c <__cvt>:
 8011e5c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8011e60:	ec55 4b10 	vmov	r4, r5, d0
 8011e64:	2d00      	cmp	r5, #0
 8011e66:	460e      	mov	r6, r1
 8011e68:	4619      	mov	r1, r3
 8011e6a:	462b      	mov	r3, r5
 8011e6c:	bfbb      	ittet	lt
 8011e6e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8011e72:	461d      	movlt	r5, r3
 8011e74:	2300      	movge	r3, #0
 8011e76:	232d      	movlt	r3, #45	; 0x2d
 8011e78:	700b      	strb	r3, [r1, #0]
 8011e7a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8011e7c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8011e80:	4691      	mov	r9, r2
 8011e82:	f023 0820 	bic.w	r8, r3, #32
 8011e86:	bfbc      	itt	lt
 8011e88:	4622      	movlt	r2, r4
 8011e8a:	4614      	movlt	r4, r2
 8011e8c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8011e90:	d005      	beq.n	8011e9e <__cvt+0x42>
 8011e92:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8011e96:	d100      	bne.n	8011e9a <__cvt+0x3e>
 8011e98:	3601      	adds	r6, #1
 8011e9a:	2102      	movs	r1, #2
 8011e9c:	e000      	b.n	8011ea0 <__cvt+0x44>
 8011e9e:	2103      	movs	r1, #3
 8011ea0:	ab03      	add	r3, sp, #12
 8011ea2:	9301      	str	r3, [sp, #4]
 8011ea4:	ab02      	add	r3, sp, #8
 8011ea6:	9300      	str	r3, [sp, #0]
 8011ea8:	ec45 4b10 	vmov	d0, r4, r5
 8011eac:	4653      	mov	r3, sl
 8011eae:	4632      	mov	r2, r6
 8011eb0:	f000 fd92 	bl	80129d8 <_dtoa_r>
 8011eb4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8011eb8:	4607      	mov	r7, r0
 8011eba:	d102      	bne.n	8011ec2 <__cvt+0x66>
 8011ebc:	f019 0f01 	tst.w	r9, #1
 8011ec0:	d022      	beq.n	8011f08 <__cvt+0xac>
 8011ec2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8011ec6:	eb07 0906 	add.w	r9, r7, r6
 8011eca:	d110      	bne.n	8011eee <__cvt+0x92>
 8011ecc:	783b      	ldrb	r3, [r7, #0]
 8011ece:	2b30      	cmp	r3, #48	; 0x30
 8011ed0:	d10a      	bne.n	8011ee8 <__cvt+0x8c>
 8011ed2:	2200      	movs	r2, #0
 8011ed4:	2300      	movs	r3, #0
 8011ed6:	4620      	mov	r0, r4
 8011ed8:	4629      	mov	r1, r5
 8011eda:	f7ee fdf5 	bl	8000ac8 <__aeabi_dcmpeq>
 8011ede:	b918      	cbnz	r0, 8011ee8 <__cvt+0x8c>
 8011ee0:	f1c6 0601 	rsb	r6, r6, #1
 8011ee4:	f8ca 6000 	str.w	r6, [sl]
 8011ee8:	f8da 3000 	ldr.w	r3, [sl]
 8011eec:	4499      	add	r9, r3
 8011eee:	2200      	movs	r2, #0
 8011ef0:	2300      	movs	r3, #0
 8011ef2:	4620      	mov	r0, r4
 8011ef4:	4629      	mov	r1, r5
 8011ef6:	f7ee fde7 	bl	8000ac8 <__aeabi_dcmpeq>
 8011efa:	b108      	cbz	r0, 8011f00 <__cvt+0xa4>
 8011efc:	f8cd 900c 	str.w	r9, [sp, #12]
 8011f00:	2230      	movs	r2, #48	; 0x30
 8011f02:	9b03      	ldr	r3, [sp, #12]
 8011f04:	454b      	cmp	r3, r9
 8011f06:	d307      	bcc.n	8011f18 <__cvt+0xbc>
 8011f08:	9b03      	ldr	r3, [sp, #12]
 8011f0a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8011f0c:	1bdb      	subs	r3, r3, r7
 8011f0e:	4638      	mov	r0, r7
 8011f10:	6013      	str	r3, [r2, #0]
 8011f12:	b004      	add	sp, #16
 8011f14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011f18:	1c59      	adds	r1, r3, #1
 8011f1a:	9103      	str	r1, [sp, #12]
 8011f1c:	701a      	strb	r2, [r3, #0]
 8011f1e:	e7f0      	b.n	8011f02 <__cvt+0xa6>

08011f20 <__exponent>:
 8011f20:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011f22:	4603      	mov	r3, r0
 8011f24:	2900      	cmp	r1, #0
 8011f26:	bfb8      	it	lt
 8011f28:	4249      	neglt	r1, r1
 8011f2a:	f803 2b02 	strb.w	r2, [r3], #2
 8011f2e:	bfb4      	ite	lt
 8011f30:	222d      	movlt	r2, #45	; 0x2d
 8011f32:	222b      	movge	r2, #43	; 0x2b
 8011f34:	2909      	cmp	r1, #9
 8011f36:	7042      	strb	r2, [r0, #1]
 8011f38:	dd2a      	ble.n	8011f90 <__exponent+0x70>
 8011f3a:	f10d 0407 	add.w	r4, sp, #7
 8011f3e:	46a4      	mov	ip, r4
 8011f40:	270a      	movs	r7, #10
 8011f42:	46a6      	mov	lr, r4
 8011f44:	460a      	mov	r2, r1
 8011f46:	fb91 f6f7 	sdiv	r6, r1, r7
 8011f4a:	fb07 1516 	mls	r5, r7, r6, r1
 8011f4e:	3530      	adds	r5, #48	; 0x30
 8011f50:	2a63      	cmp	r2, #99	; 0x63
 8011f52:	f104 34ff 	add.w	r4, r4, #4294967295
 8011f56:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8011f5a:	4631      	mov	r1, r6
 8011f5c:	dcf1      	bgt.n	8011f42 <__exponent+0x22>
 8011f5e:	3130      	adds	r1, #48	; 0x30
 8011f60:	f1ae 0502 	sub.w	r5, lr, #2
 8011f64:	f804 1c01 	strb.w	r1, [r4, #-1]
 8011f68:	1c44      	adds	r4, r0, #1
 8011f6a:	4629      	mov	r1, r5
 8011f6c:	4561      	cmp	r1, ip
 8011f6e:	d30a      	bcc.n	8011f86 <__exponent+0x66>
 8011f70:	f10d 0209 	add.w	r2, sp, #9
 8011f74:	eba2 020e 	sub.w	r2, r2, lr
 8011f78:	4565      	cmp	r5, ip
 8011f7a:	bf88      	it	hi
 8011f7c:	2200      	movhi	r2, #0
 8011f7e:	4413      	add	r3, r2
 8011f80:	1a18      	subs	r0, r3, r0
 8011f82:	b003      	add	sp, #12
 8011f84:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011f86:	f811 2b01 	ldrb.w	r2, [r1], #1
 8011f8a:	f804 2f01 	strb.w	r2, [r4, #1]!
 8011f8e:	e7ed      	b.n	8011f6c <__exponent+0x4c>
 8011f90:	2330      	movs	r3, #48	; 0x30
 8011f92:	3130      	adds	r1, #48	; 0x30
 8011f94:	7083      	strb	r3, [r0, #2]
 8011f96:	70c1      	strb	r1, [r0, #3]
 8011f98:	1d03      	adds	r3, r0, #4
 8011f9a:	e7f1      	b.n	8011f80 <__exponent+0x60>

08011f9c <_printf_float>:
 8011f9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011fa0:	ed2d 8b02 	vpush	{d8}
 8011fa4:	b08d      	sub	sp, #52	; 0x34
 8011fa6:	460c      	mov	r4, r1
 8011fa8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8011fac:	4616      	mov	r6, r2
 8011fae:	461f      	mov	r7, r3
 8011fb0:	4605      	mov	r5, r0
 8011fb2:	f001 fcb5 	bl	8013920 <_localeconv_r>
 8011fb6:	f8d0 a000 	ldr.w	sl, [r0]
 8011fba:	4650      	mov	r0, sl
 8011fbc:	f7ee f908 	bl	80001d0 <strlen>
 8011fc0:	2300      	movs	r3, #0
 8011fc2:	930a      	str	r3, [sp, #40]	; 0x28
 8011fc4:	6823      	ldr	r3, [r4, #0]
 8011fc6:	9305      	str	r3, [sp, #20]
 8011fc8:	f8d8 3000 	ldr.w	r3, [r8]
 8011fcc:	f894 b018 	ldrb.w	fp, [r4, #24]
 8011fd0:	3307      	adds	r3, #7
 8011fd2:	f023 0307 	bic.w	r3, r3, #7
 8011fd6:	f103 0208 	add.w	r2, r3, #8
 8011fda:	f8c8 2000 	str.w	r2, [r8]
 8011fde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011fe2:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8011fe6:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8011fea:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8011fee:	9307      	str	r3, [sp, #28]
 8011ff0:	f8cd 8018 	str.w	r8, [sp, #24]
 8011ff4:	ee08 0a10 	vmov	s16, r0
 8011ff8:	4b9f      	ldr	r3, [pc, #636]	; (8012278 <_printf_float+0x2dc>)
 8011ffa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8011ffe:	f04f 32ff 	mov.w	r2, #4294967295
 8012002:	f7ee fd93 	bl	8000b2c <__aeabi_dcmpun>
 8012006:	bb88      	cbnz	r0, 801206c <_printf_float+0xd0>
 8012008:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801200c:	4b9a      	ldr	r3, [pc, #616]	; (8012278 <_printf_float+0x2dc>)
 801200e:	f04f 32ff 	mov.w	r2, #4294967295
 8012012:	f7ee fd6d 	bl	8000af0 <__aeabi_dcmple>
 8012016:	bb48      	cbnz	r0, 801206c <_printf_float+0xd0>
 8012018:	2200      	movs	r2, #0
 801201a:	2300      	movs	r3, #0
 801201c:	4640      	mov	r0, r8
 801201e:	4649      	mov	r1, r9
 8012020:	f7ee fd5c 	bl	8000adc <__aeabi_dcmplt>
 8012024:	b110      	cbz	r0, 801202c <_printf_float+0x90>
 8012026:	232d      	movs	r3, #45	; 0x2d
 8012028:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801202c:	4b93      	ldr	r3, [pc, #588]	; (801227c <_printf_float+0x2e0>)
 801202e:	4894      	ldr	r0, [pc, #592]	; (8012280 <_printf_float+0x2e4>)
 8012030:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8012034:	bf94      	ite	ls
 8012036:	4698      	movls	r8, r3
 8012038:	4680      	movhi	r8, r0
 801203a:	2303      	movs	r3, #3
 801203c:	6123      	str	r3, [r4, #16]
 801203e:	9b05      	ldr	r3, [sp, #20]
 8012040:	f023 0204 	bic.w	r2, r3, #4
 8012044:	6022      	str	r2, [r4, #0]
 8012046:	f04f 0900 	mov.w	r9, #0
 801204a:	9700      	str	r7, [sp, #0]
 801204c:	4633      	mov	r3, r6
 801204e:	aa0b      	add	r2, sp, #44	; 0x2c
 8012050:	4621      	mov	r1, r4
 8012052:	4628      	mov	r0, r5
 8012054:	f000 f9d8 	bl	8012408 <_printf_common>
 8012058:	3001      	adds	r0, #1
 801205a:	f040 8090 	bne.w	801217e <_printf_float+0x1e2>
 801205e:	f04f 30ff 	mov.w	r0, #4294967295
 8012062:	b00d      	add	sp, #52	; 0x34
 8012064:	ecbd 8b02 	vpop	{d8}
 8012068:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801206c:	4642      	mov	r2, r8
 801206e:	464b      	mov	r3, r9
 8012070:	4640      	mov	r0, r8
 8012072:	4649      	mov	r1, r9
 8012074:	f7ee fd5a 	bl	8000b2c <__aeabi_dcmpun>
 8012078:	b140      	cbz	r0, 801208c <_printf_float+0xf0>
 801207a:	464b      	mov	r3, r9
 801207c:	2b00      	cmp	r3, #0
 801207e:	bfbc      	itt	lt
 8012080:	232d      	movlt	r3, #45	; 0x2d
 8012082:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8012086:	487f      	ldr	r0, [pc, #508]	; (8012284 <_printf_float+0x2e8>)
 8012088:	4b7f      	ldr	r3, [pc, #508]	; (8012288 <_printf_float+0x2ec>)
 801208a:	e7d1      	b.n	8012030 <_printf_float+0x94>
 801208c:	6863      	ldr	r3, [r4, #4]
 801208e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8012092:	9206      	str	r2, [sp, #24]
 8012094:	1c5a      	adds	r2, r3, #1
 8012096:	d13f      	bne.n	8012118 <_printf_float+0x17c>
 8012098:	2306      	movs	r3, #6
 801209a:	6063      	str	r3, [r4, #4]
 801209c:	9b05      	ldr	r3, [sp, #20]
 801209e:	6861      	ldr	r1, [r4, #4]
 80120a0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80120a4:	2300      	movs	r3, #0
 80120a6:	9303      	str	r3, [sp, #12]
 80120a8:	ab0a      	add	r3, sp, #40	; 0x28
 80120aa:	e9cd b301 	strd	fp, r3, [sp, #4]
 80120ae:	ab09      	add	r3, sp, #36	; 0x24
 80120b0:	ec49 8b10 	vmov	d0, r8, r9
 80120b4:	9300      	str	r3, [sp, #0]
 80120b6:	6022      	str	r2, [r4, #0]
 80120b8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80120bc:	4628      	mov	r0, r5
 80120be:	f7ff fecd 	bl	8011e5c <__cvt>
 80120c2:	9b06      	ldr	r3, [sp, #24]
 80120c4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80120c6:	2b47      	cmp	r3, #71	; 0x47
 80120c8:	4680      	mov	r8, r0
 80120ca:	d108      	bne.n	80120de <_printf_float+0x142>
 80120cc:	1cc8      	adds	r0, r1, #3
 80120ce:	db02      	blt.n	80120d6 <_printf_float+0x13a>
 80120d0:	6863      	ldr	r3, [r4, #4]
 80120d2:	4299      	cmp	r1, r3
 80120d4:	dd41      	ble.n	801215a <_printf_float+0x1be>
 80120d6:	f1ab 0b02 	sub.w	fp, fp, #2
 80120da:	fa5f fb8b 	uxtb.w	fp, fp
 80120de:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80120e2:	d820      	bhi.n	8012126 <_printf_float+0x18a>
 80120e4:	3901      	subs	r1, #1
 80120e6:	465a      	mov	r2, fp
 80120e8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80120ec:	9109      	str	r1, [sp, #36]	; 0x24
 80120ee:	f7ff ff17 	bl	8011f20 <__exponent>
 80120f2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80120f4:	1813      	adds	r3, r2, r0
 80120f6:	2a01      	cmp	r2, #1
 80120f8:	4681      	mov	r9, r0
 80120fa:	6123      	str	r3, [r4, #16]
 80120fc:	dc02      	bgt.n	8012104 <_printf_float+0x168>
 80120fe:	6822      	ldr	r2, [r4, #0]
 8012100:	07d2      	lsls	r2, r2, #31
 8012102:	d501      	bpl.n	8012108 <_printf_float+0x16c>
 8012104:	3301      	adds	r3, #1
 8012106:	6123      	str	r3, [r4, #16]
 8012108:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 801210c:	2b00      	cmp	r3, #0
 801210e:	d09c      	beq.n	801204a <_printf_float+0xae>
 8012110:	232d      	movs	r3, #45	; 0x2d
 8012112:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8012116:	e798      	b.n	801204a <_printf_float+0xae>
 8012118:	9a06      	ldr	r2, [sp, #24]
 801211a:	2a47      	cmp	r2, #71	; 0x47
 801211c:	d1be      	bne.n	801209c <_printf_float+0x100>
 801211e:	2b00      	cmp	r3, #0
 8012120:	d1bc      	bne.n	801209c <_printf_float+0x100>
 8012122:	2301      	movs	r3, #1
 8012124:	e7b9      	b.n	801209a <_printf_float+0xfe>
 8012126:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 801212a:	d118      	bne.n	801215e <_printf_float+0x1c2>
 801212c:	2900      	cmp	r1, #0
 801212e:	6863      	ldr	r3, [r4, #4]
 8012130:	dd0b      	ble.n	801214a <_printf_float+0x1ae>
 8012132:	6121      	str	r1, [r4, #16]
 8012134:	b913      	cbnz	r3, 801213c <_printf_float+0x1a0>
 8012136:	6822      	ldr	r2, [r4, #0]
 8012138:	07d0      	lsls	r0, r2, #31
 801213a:	d502      	bpl.n	8012142 <_printf_float+0x1a6>
 801213c:	3301      	adds	r3, #1
 801213e:	440b      	add	r3, r1
 8012140:	6123      	str	r3, [r4, #16]
 8012142:	65a1      	str	r1, [r4, #88]	; 0x58
 8012144:	f04f 0900 	mov.w	r9, #0
 8012148:	e7de      	b.n	8012108 <_printf_float+0x16c>
 801214a:	b913      	cbnz	r3, 8012152 <_printf_float+0x1b6>
 801214c:	6822      	ldr	r2, [r4, #0]
 801214e:	07d2      	lsls	r2, r2, #31
 8012150:	d501      	bpl.n	8012156 <_printf_float+0x1ba>
 8012152:	3302      	adds	r3, #2
 8012154:	e7f4      	b.n	8012140 <_printf_float+0x1a4>
 8012156:	2301      	movs	r3, #1
 8012158:	e7f2      	b.n	8012140 <_printf_float+0x1a4>
 801215a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 801215e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012160:	4299      	cmp	r1, r3
 8012162:	db05      	blt.n	8012170 <_printf_float+0x1d4>
 8012164:	6823      	ldr	r3, [r4, #0]
 8012166:	6121      	str	r1, [r4, #16]
 8012168:	07d8      	lsls	r0, r3, #31
 801216a:	d5ea      	bpl.n	8012142 <_printf_float+0x1a6>
 801216c:	1c4b      	adds	r3, r1, #1
 801216e:	e7e7      	b.n	8012140 <_printf_float+0x1a4>
 8012170:	2900      	cmp	r1, #0
 8012172:	bfd4      	ite	le
 8012174:	f1c1 0202 	rsble	r2, r1, #2
 8012178:	2201      	movgt	r2, #1
 801217a:	4413      	add	r3, r2
 801217c:	e7e0      	b.n	8012140 <_printf_float+0x1a4>
 801217e:	6823      	ldr	r3, [r4, #0]
 8012180:	055a      	lsls	r2, r3, #21
 8012182:	d407      	bmi.n	8012194 <_printf_float+0x1f8>
 8012184:	6923      	ldr	r3, [r4, #16]
 8012186:	4642      	mov	r2, r8
 8012188:	4631      	mov	r1, r6
 801218a:	4628      	mov	r0, r5
 801218c:	47b8      	blx	r7
 801218e:	3001      	adds	r0, #1
 8012190:	d12c      	bne.n	80121ec <_printf_float+0x250>
 8012192:	e764      	b.n	801205e <_printf_float+0xc2>
 8012194:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8012198:	f240 80e0 	bls.w	801235c <_printf_float+0x3c0>
 801219c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80121a0:	2200      	movs	r2, #0
 80121a2:	2300      	movs	r3, #0
 80121a4:	f7ee fc90 	bl	8000ac8 <__aeabi_dcmpeq>
 80121a8:	2800      	cmp	r0, #0
 80121aa:	d034      	beq.n	8012216 <_printf_float+0x27a>
 80121ac:	4a37      	ldr	r2, [pc, #220]	; (801228c <_printf_float+0x2f0>)
 80121ae:	2301      	movs	r3, #1
 80121b0:	4631      	mov	r1, r6
 80121b2:	4628      	mov	r0, r5
 80121b4:	47b8      	blx	r7
 80121b6:	3001      	adds	r0, #1
 80121b8:	f43f af51 	beq.w	801205e <_printf_float+0xc2>
 80121bc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80121c0:	429a      	cmp	r2, r3
 80121c2:	db02      	blt.n	80121ca <_printf_float+0x22e>
 80121c4:	6823      	ldr	r3, [r4, #0]
 80121c6:	07d8      	lsls	r0, r3, #31
 80121c8:	d510      	bpl.n	80121ec <_printf_float+0x250>
 80121ca:	ee18 3a10 	vmov	r3, s16
 80121ce:	4652      	mov	r2, sl
 80121d0:	4631      	mov	r1, r6
 80121d2:	4628      	mov	r0, r5
 80121d4:	47b8      	blx	r7
 80121d6:	3001      	adds	r0, #1
 80121d8:	f43f af41 	beq.w	801205e <_printf_float+0xc2>
 80121dc:	f04f 0800 	mov.w	r8, #0
 80121e0:	f104 091a 	add.w	r9, r4, #26
 80121e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80121e6:	3b01      	subs	r3, #1
 80121e8:	4543      	cmp	r3, r8
 80121ea:	dc09      	bgt.n	8012200 <_printf_float+0x264>
 80121ec:	6823      	ldr	r3, [r4, #0]
 80121ee:	079b      	lsls	r3, r3, #30
 80121f0:	f100 8105 	bmi.w	80123fe <_printf_float+0x462>
 80121f4:	68e0      	ldr	r0, [r4, #12]
 80121f6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80121f8:	4298      	cmp	r0, r3
 80121fa:	bfb8      	it	lt
 80121fc:	4618      	movlt	r0, r3
 80121fe:	e730      	b.n	8012062 <_printf_float+0xc6>
 8012200:	2301      	movs	r3, #1
 8012202:	464a      	mov	r2, r9
 8012204:	4631      	mov	r1, r6
 8012206:	4628      	mov	r0, r5
 8012208:	47b8      	blx	r7
 801220a:	3001      	adds	r0, #1
 801220c:	f43f af27 	beq.w	801205e <_printf_float+0xc2>
 8012210:	f108 0801 	add.w	r8, r8, #1
 8012214:	e7e6      	b.n	80121e4 <_printf_float+0x248>
 8012216:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012218:	2b00      	cmp	r3, #0
 801221a:	dc39      	bgt.n	8012290 <_printf_float+0x2f4>
 801221c:	4a1b      	ldr	r2, [pc, #108]	; (801228c <_printf_float+0x2f0>)
 801221e:	2301      	movs	r3, #1
 8012220:	4631      	mov	r1, r6
 8012222:	4628      	mov	r0, r5
 8012224:	47b8      	blx	r7
 8012226:	3001      	adds	r0, #1
 8012228:	f43f af19 	beq.w	801205e <_printf_float+0xc2>
 801222c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8012230:	4313      	orrs	r3, r2
 8012232:	d102      	bne.n	801223a <_printf_float+0x29e>
 8012234:	6823      	ldr	r3, [r4, #0]
 8012236:	07d9      	lsls	r1, r3, #31
 8012238:	d5d8      	bpl.n	80121ec <_printf_float+0x250>
 801223a:	ee18 3a10 	vmov	r3, s16
 801223e:	4652      	mov	r2, sl
 8012240:	4631      	mov	r1, r6
 8012242:	4628      	mov	r0, r5
 8012244:	47b8      	blx	r7
 8012246:	3001      	adds	r0, #1
 8012248:	f43f af09 	beq.w	801205e <_printf_float+0xc2>
 801224c:	f04f 0900 	mov.w	r9, #0
 8012250:	f104 0a1a 	add.w	sl, r4, #26
 8012254:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012256:	425b      	negs	r3, r3
 8012258:	454b      	cmp	r3, r9
 801225a:	dc01      	bgt.n	8012260 <_printf_float+0x2c4>
 801225c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801225e:	e792      	b.n	8012186 <_printf_float+0x1ea>
 8012260:	2301      	movs	r3, #1
 8012262:	4652      	mov	r2, sl
 8012264:	4631      	mov	r1, r6
 8012266:	4628      	mov	r0, r5
 8012268:	47b8      	blx	r7
 801226a:	3001      	adds	r0, #1
 801226c:	f43f aef7 	beq.w	801205e <_printf_float+0xc2>
 8012270:	f109 0901 	add.w	r9, r9, #1
 8012274:	e7ee      	b.n	8012254 <_printf_float+0x2b8>
 8012276:	bf00      	nop
 8012278:	7fefffff 	.word	0x7fefffff
 801227c:	08015b65 	.word	0x08015b65
 8012280:	08015b69 	.word	0x08015b69
 8012284:	08015b71 	.word	0x08015b71
 8012288:	08015b6d 	.word	0x08015b6d
 801228c:	08015b75 	.word	0x08015b75
 8012290:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8012292:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8012294:	429a      	cmp	r2, r3
 8012296:	bfa8      	it	ge
 8012298:	461a      	movge	r2, r3
 801229a:	2a00      	cmp	r2, #0
 801229c:	4691      	mov	r9, r2
 801229e:	dc37      	bgt.n	8012310 <_printf_float+0x374>
 80122a0:	f04f 0b00 	mov.w	fp, #0
 80122a4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80122a8:	f104 021a 	add.w	r2, r4, #26
 80122ac:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80122ae:	9305      	str	r3, [sp, #20]
 80122b0:	eba3 0309 	sub.w	r3, r3, r9
 80122b4:	455b      	cmp	r3, fp
 80122b6:	dc33      	bgt.n	8012320 <_printf_float+0x384>
 80122b8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80122bc:	429a      	cmp	r2, r3
 80122be:	db3b      	blt.n	8012338 <_printf_float+0x39c>
 80122c0:	6823      	ldr	r3, [r4, #0]
 80122c2:	07da      	lsls	r2, r3, #31
 80122c4:	d438      	bmi.n	8012338 <_printf_float+0x39c>
 80122c6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80122c8:	9b05      	ldr	r3, [sp, #20]
 80122ca:	9909      	ldr	r1, [sp, #36]	; 0x24
 80122cc:	1ad3      	subs	r3, r2, r3
 80122ce:	eba2 0901 	sub.w	r9, r2, r1
 80122d2:	4599      	cmp	r9, r3
 80122d4:	bfa8      	it	ge
 80122d6:	4699      	movge	r9, r3
 80122d8:	f1b9 0f00 	cmp.w	r9, #0
 80122dc:	dc35      	bgt.n	801234a <_printf_float+0x3ae>
 80122de:	f04f 0800 	mov.w	r8, #0
 80122e2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80122e6:	f104 0a1a 	add.w	sl, r4, #26
 80122ea:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80122ee:	1a9b      	subs	r3, r3, r2
 80122f0:	eba3 0309 	sub.w	r3, r3, r9
 80122f4:	4543      	cmp	r3, r8
 80122f6:	f77f af79 	ble.w	80121ec <_printf_float+0x250>
 80122fa:	2301      	movs	r3, #1
 80122fc:	4652      	mov	r2, sl
 80122fe:	4631      	mov	r1, r6
 8012300:	4628      	mov	r0, r5
 8012302:	47b8      	blx	r7
 8012304:	3001      	adds	r0, #1
 8012306:	f43f aeaa 	beq.w	801205e <_printf_float+0xc2>
 801230a:	f108 0801 	add.w	r8, r8, #1
 801230e:	e7ec      	b.n	80122ea <_printf_float+0x34e>
 8012310:	4613      	mov	r3, r2
 8012312:	4631      	mov	r1, r6
 8012314:	4642      	mov	r2, r8
 8012316:	4628      	mov	r0, r5
 8012318:	47b8      	blx	r7
 801231a:	3001      	adds	r0, #1
 801231c:	d1c0      	bne.n	80122a0 <_printf_float+0x304>
 801231e:	e69e      	b.n	801205e <_printf_float+0xc2>
 8012320:	2301      	movs	r3, #1
 8012322:	4631      	mov	r1, r6
 8012324:	4628      	mov	r0, r5
 8012326:	9205      	str	r2, [sp, #20]
 8012328:	47b8      	blx	r7
 801232a:	3001      	adds	r0, #1
 801232c:	f43f ae97 	beq.w	801205e <_printf_float+0xc2>
 8012330:	9a05      	ldr	r2, [sp, #20]
 8012332:	f10b 0b01 	add.w	fp, fp, #1
 8012336:	e7b9      	b.n	80122ac <_printf_float+0x310>
 8012338:	ee18 3a10 	vmov	r3, s16
 801233c:	4652      	mov	r2, sl
 801233e:	4631      	mov	r1, r6
 8012340:	4628      	mov	r0, r5
 8012342:	47b8      	blx	r7
 8012344:	3001      	adds	r0, #1
 8012346:	d1be      	bne.n	80122c6 <_printf_float+0x32a>
 8012348:	e689      	b.n	801205e <_printf_float+0xc2>
 801234a:	9a05      	ldr	r2, [sp, #20]
 801234c:	464b      	mov	r3, r9
 801234e:	4442      	add	r2, r8
 8012350:	4631      	mov	r1, r6
 8012352:	4628      	mov	r0, r5
 8012354:	47b8      	blx	r7
 8012356:	3001      	adds	r0, #1
 8012358:	d1c1      	bne.n	80122de <_printf_float+0x342>
 801235a:	e680      	b.n	801205e <_printf_float+0xc2>
 801235c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801235e:	2a01      	cmp	r2, #1
 8012360:	dc01      	bgt.n	8012366 <_printf_float+0x3ca>
 8012362:	07db      	lsls	r3, r3, #31
 8012364:	d538      	bpl.n	80123d8 <_printf_float+0x43c>
 8012366:	2301      	movs	r3, #1
 8012368:	4642      	mov	r2, r8
 801236a:	4631      	mov	r1, r6
 801236c:	4628      	mov	r0, r5
 801236e:	47b8      	blx	r7
 8012370:	3001      	adds	r0, #1
 8012372:	f43f ae74 	beq.w	801205e <_printf_float+0xc2>
 8012376:	ee18 3a10 	vmov	r3, s16
 801237a:	4652      	mov	r2, sl
 801237c:	4631      	mov	r1, r6
 801237e:	4628      	mov	r0, r5
 8012380:	47b8      	blx	r7
 8012382:	3001      	adds	r0, #1
 8012384:	f43f ae6b 	beq.w	801205e <_printf_float+0xc2>
 8012388:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 801238c:	2200      	movs	r2, #0
 801238e:	2300      	movs	r3, #0
 8012390:	f7ee fb9a 	bl	8000ac8 <__aeabi_dcmpeq>
 8012394:	b9d8      	cbnz	r0, 80123ce <_printf_float+0x432>
 8012396:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012398:	f108 0201 	add.w	r2, r8, #1
 801239c:	3b01      	subs	r3, #1
 801239e:	4631      	mov	r1, r6
 80123a0:	4628      	mov	r0, r5
 80123a2:	47b8      	blx	r7
 80123a4:	3001      	adds	r0, #1
 80123a6:	d10e      	bne.n	80123c6 <_printf_float+0x42a>
 80123a8:	e659      	b.n	801205e <_printf_float+0xc2>
 80123aa:	2301      	movs	r3, #1
 80123ac:	4652      	mov	r2, sl
 80123ae:	4631      	mov	r1, r6
 80123b0:	4628      	mov	r0, r5
 80123b2:	47b8      	blx	r7
 80123b4:	3001      	adds	r0, #1
 80123b6:	f43f ae52 	beq.w	801205e <_printf_float+0xc2>
 80123ba:	f108 0801 	add.w	r8, r8, #1
 80123be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80123c0:	3b01      	subs	r3, #1
 80123c2:	4543      	cmp	r3, r8
 80123c4:	dcf1      	bgt.n	80123aa <_printf_float+0x40e>
 80123c6:	464b      	mov	r3, r9
 80123c8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80123cc:	e6dc      	b.n	8012188 <_printf_float+0x1ec>
 80123ce:	f04f 0800 	mov.w	r8, #0
 80123d2:	f104 0a1a 	add.w	sl, r4, #26
 80123d6:	e7f2      	b.n	80123be <_printf_float+0x422>
 80123d8:	2301      	movs	r3, #1
 80123da:	4642      	mov	r2, r8
 80123dc:	e7df      	b.n	801239e <_printf_float+0x402>
 80123de:	2301      	movs	r3, #1
 80123e0:	464a      	mov	r2, r9
 80123e2:	4631      	mov	r1, r6
 80123e4:	4628      	mov	r0, r5
 80123e6:	47b8      	blx	r7
 80123e8:	3001      	adds	r0, #1
 80123ea:	f43f ae38 	beq.w	801205e <_printf_float+0xc2>
 80123ee:	f108 0801 	add.w	r8, r8, #1
 80123f2:	68e3      	ldr	r3, [r4, #12]
 80123f4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80123f6:	1a5b      	subs	r3, r3, r1
 80123f8:	4543      	cmp	r3, r8
 80123fa:	dcf0      	bgt.n	80123de <_printf_float+0x442>
 80123fc:	e6fa      	b.n	80121f4 <_printf_float+0x258>
 80123fe:	f04f 0800 	mov.w	r8, #0
 8012402:	f104 0919 	add.w	r9, r4, #25
 8012406:	e7f4      	b.n	80123f2 <_printf_float+0x456>

08012408 <_printf_common>:
 8012408:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801240c:	4616      	mov	r6, r2
 801240e:	4699      	mov	r9, r3
 8012410:	688a      	ldr	r2, [r1, #8]
 8012412:	690b      	ldr	r3, [r1, #16]
 8012414:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8012418:	4293      	cmp	r3, r2
 801241a:	bfb8      	it	lt
 801241c:	4613      	movlt	r3, r2
 801241e:	6033      	str	r3, [r6, #0]
 8012420:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8012424:	4607      	mov	r7, r0
 8012426:	460c      	mov	r4, r1
 8012428:	b10a      	cbz	r2, 801242e <_printf_common+0x26>
 801242a:	3301      	adds	r3, #1
 801242c:	6033      	str	r3, [r6, #0]
 801242e:	6823      	ldr	r3, [r4, #0]
 8012430:	0699      	lsls	r1, r3, #26
 8012432:	bf42      	ittt	mi
 8012434:	6833      	ldrmi	r3, [r6, #0]
 8012436:	3302      	addmi	r3, #2
 8012438:	6033      	strmi	r3, [r6, #0]
 801243a:	6825      	ldr	r5, [r4, #0]
 801243c:	f015 0506 	ands.w	r5, r5, #6
 8012440:	d106      	bne.n	8012450 <_printf_common+0x48>
 8012442:	f104 0a19 	add.w	sl, r4, #25
 8012446:	68e3      	ldr	r3, [r4, #12]
 8012448:	6832      	ldr	r2, [r6, #0]
 801244a:	1a9b      	subs	r3, r3, r2
 801244c:	42ab      	cmp	r3, r5
 801244e:	dc26      	bgt.n	801249e <_printf_common+0x96>
 8012450:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8012454:	1e13      	subs	r3, r2, #0
 8012456:	6822      	ldr	r2, [r4, #0]
 8012458:	bf18      	it	ne
 801245a:	2301      	movne	r3, #1
 801245c:	0692      	lsls	r2, r2, #26
 801245e:	d42b      	bmi.n	80124b8 <_printf_common+0xb0>
 8012460:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8012464:	4649      	mov	r1, r9
 8012466:	4638      	mov	r0, r7
 8012468:	47c0      	blx	r8
 801246a:	3001      	adds	r0, #1
 801246c:	d01e      	beq.n	80124ac <_printf_common+0xa4>
 801246e:	6823      	ldr	r3, [r4, #0]
 8012470:	68e5      	ldr	r5, [r4, #12]
 8012472:	6832      	ldr	r2, [r6, #0]
 8012474:	f003 0306 	and.w	r3, r3, #6
 8012478:	2b04      	cmp	r3, #4
 801247a:	bf08      	it	eq
 801247c:	1aad      	subeq	r5, r5, r2
 801247e:	68a3      	ldr	r3, [r4, #8]
 8012480:	6922      	ldr	r2, [r4, #16]
 8012482:	bf0c      	ite	eq
 8012484:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8012488:	2500      	movne	r5, #0
 801248a:	4293      	cmp	r3, r2
 801248c:	bfc4      	itt	gt
 801248e:	1a9b      	subgt	r3, r3, r2
 8012490:	18ed      	addgt	r5, r5, r3
 8012492:	2600      	movs	r6, #0
 8012494:	341a      	adds	r4, #26
 8012496:	42b5      	cmp	r5, r6
 8012498:	d11a      	bne.n	80124d0 <_printf_common+0xc8>
 801249a:	2000      	movs	r0, #0
 801249c:	e008      	b.n	80124b0 <_printf_common+0xa8>
 801249e:	2301      	movs	r3, #1
 80124a0:	4652      	mov	r2, sl
 80124a2:	4649      	mov	r1, r9
 80124a4:	4638      	mov	r0, r7
 80124a6:	47c0      	blx	r8
 80124a8:	3001      	adds	r0, #1
 80124aa:	d103      	bne.n	80124b4 <_printf_common+0xac>
 80124ac:	f04f 30ff 	mov.w	r0, #4294967295
 80124b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80124b4:	3501      	adds	r5, #1
 80124b6:	e7c6      	b.n	8012446 <_printf_common+0x3e>
 80124b8:	18e1      	adds	r1, r4, r3
 80124ba:	1c5a      	adds	r2, r3, #1
 80124bc:	2030      	movs	r0, #48	; 0x30
 80124be:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80124c2:	4422      	add	r2, r4
 80124c4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80124c8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80124cc:	3302      	adds	r3, #2
 80124ce:	e7c7      	b.n	8012460 <_printf_common+0x58>
 80124d0:	2301      	movs	r3, #1
 80124d2:	4622      	mov	r2, r4
 80124d4:	4649      	mov	r1, r9
 80124d6:	4638      	mov	r0, r7
 80124d8:	47c0      	blx	r8
 80124da:	3001      	adds	r0, #1
 80124dc:	d0e6      	beq.n	80124ac <_printf_common+0xa4>
 80124de:	3601      	adds	r6, #1
 80124e0:	e7d9      	b.n	8012496 <_printf_common+0x8e>
	...

080124e4 <_printf_i>:
 80124e4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80124e8:	460c      	mov	r4, r1
 80124ea:	4691      	mov	r9, r2
 80124ec:	7e27      	ldrb	r7, [r4, #24]
 80124ee:	990c      	ldr	r1, [sp, #48]	; 0x30
 80124f0:	2f78      	cmp	r7, #120	; 0x78
 80124f2:	4680      	mov	r8, r0
 80124f4:	469a      	mov	sl, r3
 80124f6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80124fa:	d807      	bhi.n	801250c <_printf_i+0x28>
 80124fc:	2f62      	cmp	r7, #98	; 0x62
 80124fe:	d80a      	bhi.n	8012516 <_printf_i+0x32>
 8012500:	2f00      	cmp	r7, #0
 8012502:	f000 80d8 	beq.w	80126b6 <_printf_i+0x1d2>
 8012506:	2f58      	cmp	r7, #88	; 0x58
 8012508:	f000 80a3 	beq.w	8012652 <_printf_i+0x16e>
 801250c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8012510:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8012514:	e03a      	b.n	801258c <_printf_i+0xa8>
 8012516:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 801251a:	2b15      	cmp	r3, #21
 801251c:	d8f6      	bhi.n	801250c <_printf_i+0x28>
 801251e:	a001      	add	r0, pc, #4	; (adr r0, 8012524 <_printf_i+0x40>)
 8012520:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8012524:	0801257d 	.word	0x0801257d
 8012528:	08012591 	.word	0x08012591
 801252c:	0801250d 	.word	0x0801250d
 8012530:	0801250d 	.word	0x0801250d
 8012534:	0801250d 	.word	0x0801250d
 8012538:	0801250d 	.word	0x0801250d
 801253c:	08012591 	.word	0x08012591
 8012540:	0801250d 	.word	0x0801250d
 8012544:	0801250d 	.word	0x0801250d
 8012548:	0801250d 	.word	0x0801250d
 801254c:	0801250d 	.word	0x0801250d
 8012550:	0801269d 	.word	0x0801269d
 8012554:	080125c1 	.word	0x080125c1
 8012558:	0801267f 	.word	0x0801267f
 801255c:	0801250d 	.word	0x0801250d
 8012560:	0801250d 	.word	0x0801250d
 8012564:	080126bf 	.word	0x080126bf
 8012568:	0801250d 	.word	0x0801250d
 801256c:	080125c1 	.word	0x080125c1
 8012570:	0801250d 	.word	0x0801250d
 8012574:	0801250d 	.word	0x0801250d
 8012578:	08012687 	.word	0x08012687
 801257c:	680b      	ldr	r3, [r1, #0]
 801257e:	1d1a      	adds	r2, r3, #4
 8012580:	681b      	ldr	r3, [r3, #0]
 8012582:	600a      	str	r2, [r1, #0]
 8012584:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8012588:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801258c:	2301      	movs	r3, #1
 801258e:	e0a3      	b.n	80126d8 <_printf_i+0x1f4>
 8012590:	6825      	ldr	r5, [r4, #0]
 8012592:	6808      	ldr	r0, [r1, #0]
 8012594:	062e      	lsls	r6, r5, #24
 8012596:	f100 0304 	add.w	r3, r0, #4
 801259a:	d50a      	bpl.n	80125b2 <_printf_i+0xce>
 801259c:	6805      	ldr	r5, [r0, #0]
 801259e:	600b      	str	r3, [r1, #0]
 80125a0:	2d00      	cmp	r5, #0
 80125a2:	da03      	bge.n	80125ac <_printf_i+0xc8>
 80125a4:	232d      	movs	r3, #45	; 0x2d
 80125a6:	426d      	negs	r5, r5
 80125a8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80125ac:	485e      	ldr	r0, [pc, #376]	; (8012728 <_printf_i+0x244>)
 80125ae:	230a      	movs	r3, #10
 80125b0:	e019      	b.n	80125e6 <_printf_i+0x102>
 80125b2:	f015 0f40 	tst.w	r5, #64	; 0x40
 80125b6:	6805      	ldr	r5, [r0, #0]
 80125b8:	600b      	str	r3, [r1, #0]
 80125ba:	bf18      	it	ne
 80125bc:	b22d      	sxthne	r5, r5
 80125be:	e7ef      	b.n	80125a0 <_printf_i+0xbc>
 80125c0:	680b      	ldr	r3, [r1, #0]
 80125c2:	6825      	ldr	r5, [r4, #0]
 80125c4:	1d18      	adds	r0, r3, #4
 80125c6:	6008      	str	r0, [r1, #0]
 80125c8:	0628      	lsls	r0, r5, #24
 80125ca:	d501      	bpl.n	80125d0 <_printf_i+0xec>
 80125cc:	681d      	ldr	r5, [r3, #0]
 80125ce:	e002      	b.n	80125d6 <_printf_i+0xf2>
 80125d0:	0669      	lsls	r1, r5, #25
 80125d2:	d5fb      	bpl.n	80125cc <_printf_i+0xe8>
 80125d4:	881d      	ldrh	r5, [r3, #0]
 80125d6:	4854      	ldr	r0, [pc, #336]	; (8012728 <_printf_i+0x244>)
 80125d8:	2f6f      	cmp	r7, #111	; 0x6f
 80125da:	bf0c      	ite	eq
 80125dc:	2308      	moveq	r3, #8
 80125de:	230a      	movne	r3, #10
 80125e0:	2100      	movs	r1, #0
 80125e2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80125e6:	6866      	ldr	r6, [r4, #4]
 80125e8:	60a6      	str	r6, [r4, #8]
 80125ea:	2e00      	cmp	r6, #0
 80125ec:	bfa2      	ittt	ge
 80125ee:	6821      	ldrge	r1, [r4, #0]
 80125f0:	f021 0104 	bicge.w	r1, r1, #4
 80125f4:	6021      	strge	r1, [r4, #0]
 80125f6:	b90d      	cbnz	r5, 80125fc <_printf_i+0x118>
 80125f8:	2e00      	cmp	r6, #0
 80125fa:	d04d      	beq.n	8012698 <_printf_i+0x1b4>
 80125fc:	4616      	mov	r6, r2
 80125fe:	fbb5 f1f3 	udiv	r1, r5, r3
 8012602:	fb03 5711 	mls	r7, r3, r1, r5
 8012606:	5dc7      	ldrb	r7, [r0, r7]
 8012608:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801260c:	462f      	mov	r7, r5
 801260e:	42bb      	cmp	r3, r7
 8012610:	460d      	mov	r5, r1
 8012612:	d9f4      	bls.n	80125fe <_printf_i+0x11a>
 8012614:	2b08      	cmp	r3, #8
 8012616:	d10b      	bne.n	8012630 <_printf_i+0x14c>
 8012618:	6823      	ldr	r3, [r4, #0]
 801261a:	07df      	lsls	r7, r3, #31
 801261c:	d508      	bpl.n	8012630 <_printf_i+0x14c>
 801261e:	6923      	ldr	r3, [r4, #16]
 8012620:	6861      	ldr	r1, [r4, #4]
 8012622:	4299      	cmp	r1, r3
 8012624:	bfde      	ittt	le
 8012626:	2330      	movle	r3, #48	; 0x30
 8012628:	f806 3c01 	strble.w	r3, [r6, #-1]
 801262c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8012630:	1b92      	subs	r2, r2, r6
 8012632:	6122      	str	r2, [r4, #16]
 8012634:	f8cd a000 	str.w	sl, [sp]
 8012638:	464b      	mov	r3, r9
 801263a:	aa03      	add	r2, sp, #12
 801263c:	4621      	mov	r1, r4
 801263e:	4640      	mov	r0, r8
 8012640:	f7ff fee2 	bl	8012408 <_printf_common>
 8012644:	3001      	adds	r0, #1
 8012646:	d14c      	bne.n	80126e2 <_printf_i+0x1fe>
 8012648:	f04f 30ff 	mov.w	r0, #4294967295
 801264c:	b004      	add	sp, #16
 801264e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012652:	4835      	ldr	r0, [pc, #212]	; (8012728 <_printf_i+0x244>)
 8012654:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8012658:	6823      	ldr	r3, [r4, #0]
 801265a:	680e      	ldr	r6, [r1, #0]
 801265c:	061f      	lsls	r7, r3, #24
 801265e:	f856 5b04 	ldr.w	r5, [r6], #4
 8012662:	600e      	str	r6, [r1, #0]
 8012664:	d514      	bpl.n	8012690 <_printf_i+0x1ac>
 8012666:	07d9      	lsls	r1, r3, #31
 8012668:	bf44      	itt	mi
 801266a:	f043 0320 	orrmi.w	r3, r3, #32
 801266e:	6023      	strmi	r3, [r4, #0]
 8012670:	b91d      	cbnz	r5, 801267a <_printf_i+0x196>
 8012672:	6823      	ldr	r3, [r4, #0]
 8012674:	f023 0320 	bic.w	r3, r3, #32
 8012678:	6023      	str	r3, [r4, #0]
 801267a:	2310      	movs	r3, #16
 801267c:	e7b0      	b.n	80125e0 <_printf_i+0xfc>
 801267e:	6823      	ldr	r3, [r4, #0]
 8012680:	f043 0320 	orr.w	r3, r3, #32
 8012684:	6023      	str	r3, [r4, #0]
 8012686:	2378      	movs	r3, #120	; 0x78
 8012688:	4828      	ldr	r0, [pc, #160]	; (801272c <_printf_i+0x248>)
 801268a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 801268e:	e7e3      	b.n	8012658 <_printf_i+0x174>
 8012690:	065e      	lsls	r6, r3, #25
 8012692:	bf48      	it	mi
 8012694:	b2ad      	uxthmi	r5, r5
 8012696:	e7e6      	b.n	8012666 <_printf_i+0x182>
 8012698:	4616      	mov	r6, r2
 801269a:	e7bb      	b.n	8012614 <_printf_i+0x130>
 801269c:	680b      	ldr	r3, [r1, #0]
 801269e:	6826      	ldr	r6, [r4, #0]
 80126a0:	6960      	ldr	r0, [r4, #20]
 80126a2:	1d1d      	adds	r5, r3, #4
 80126a4:	600d      	str	r5, [r1, #0]
 80126a6:	0635      	lsls	r5, r6, #24
 80126a8:	681b      	ldr	r3, [r3, #0]
 80126aa:	d501      	bpl.n	80126b0 <_printf_i+0x1cc>
 80126ac:	6018      	str	r0, [r3, #0]
 80126ae:	e002      	b.n	80126b6 <_printf_i+0x1d2>
 80126b0:	0671      	lsls	r1, r6, #25
 80126b2:	d5fb      	bpl.n	80126ac <_printf_i+0x1c8>
 80126b4:	8018      	strh	r0, [r3, #0]
 80126b6:	2300      	movs	r3, #0
 80126b8:	6123      	str	r3, [r4, #16]
 80126ba:	4616      	mov	r6, r2
 80126bc:	e7ba      	b.n	8012634 <_printf_i+0x150>
 80126be:	680b      	ldr	r3, [r1, #0]
 80126c0:	1d1a      	adds	r2, r3, #4
 80126c2:	600a      	str	r2, [r1, #0]
 80126c4:	681e      	ldr	r6, [r3, #0]
 80126c6:	6862      	ldr	r2, [r4, #4]
 80126c8:	2100      	movs	r1, #0
 80126ca:	4630      	mov	r0, r6
 80126cc:	f7ed fd88 	bl	80001e0 <memchr>
 80126d0:	b108      	cbz	r0, 80126d6 <_printf_i+0x1f2>
 80126d2:	1b80      	subs	r0, r0, r6
 80126d4:	6060      	str	r0, [r4, #4]
 80126d6:	6863      	ldr	r3, [r4, #4]
 80126d8:	6123      	str	r3, [r4, #16]
 80126da:	2300      	movs	r3, #0
 80126dc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80126e0:	e7a8      	b.n	8012634 <_printf_i+0x150>
 80126e2:	6923      	ldr	r3, [r4, #16]
 80126e4:	4632      	mov	r2, r6
 80126e6:	4649      	mov	r1, r9
 80126e8:	4640      	mov	r0, r8
 80126ea:	47d0      	blx	sl
 80126ec:	3001      	adds	r0, #1
 80126ee:	d0ab      	beq.n	8012648 <_printf_i+0x164>
 80126f0:	6823      	ldr	r3, [r4, #0]
 80126f2:	079b      	lsls	r3, r3, #30
 80126f4:	d413      	bmi.n	801271e <_printf_i+0x23a>
 80126f6:	68e0      	ldr	r0, [r4, #12]
 80126f8:	9b03      	ldr	r3, [sp, #12]
 80126fa:	4298      	cmp	r0, r3
 80126fc:	bfb8      	it	lt
 80126fe:	4618      	movlt	r0, r3
 8012700:	e7a4      	b.n	801264c <_printf_i+0x168>
 8012702:	2301      	movs	r3, #1
 8012704:	4632      	mov	r2, r6
 8012706:	4649      	mov	r1, r9
 8012708:	4640      	mov	r0, r8
 801270a:	47d0      	blx	sl
 801270c:	3001      	adds	r0, #1
 801270e:	d09b      	beq.n	8012648 <_printf_i+0x164>
 8012710:	3501      	adds	r5, #1
 8012712:	68e3      	ldr	r3, [r4, #12]
 8012714:	9903      	ldr	r1, [sp, #12]
 8012716:	1a5b      	subs	r3, r3, r1
 8012718:	42ab      	cmp	r3, r5
 801271a:	dcf2      	bgt.n	8012702 <_printf_i+0x21e>
 801271c:	e7eb      	b.n	80126f6 <_printf_i+0x212>
 801271e:	2500      	movs	r5, #0
 8012720:	f104 0619 	add.w	r6, r4, #25
 8012724:	e7f5      	b.n	8012712 <_printf_i+0x22e>
 8012726:	bf00      	nop
 8012728:	08015b77 	.word	0x08015b77
 801272c:	08015b88 	.word	0x08015b88

08012730 <__swbuf_r>:
 8012730:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012732:	460e      	mov	r6, r1
 8012734:	4614      	mov	r4, r2
 8012736:	4605      	mov	r5, r0
 8012738:	b118      	cbz	r0, 8012742 <__swbuf_r+0x12>
 801273a:	6983      	ldr	r3, [r0, #24]
 801273c:	b90b      	cbnz	r3, 8012742 <__swbuf_r+0x12>
 801273e:	f001 f851 	bl	80137e4 <__sinit>
 8012742:	4b21      	ldr	r3, [pc, #132]	; (80127c8 <__swbuf_r+0x98>)
 8012744:	429c      	cmp	r4, r3
 8012746:	d12b      	bne.n	80127a0 <__swbuf_r+0x70>
 8012748:	686c      	ldr	r4, [r5, #4]
 801274a:	69a3      	ldr	r3, [r4, #24]
 801274c:	60a3      	str	r3, [r4, #8]
 801274e:	89a3      	ldrh	r3, [r4, #12]
 8012750:	071a      	lsls	r2, r3, #28
 8012752:	d52f      	bpl.n	80127b4 <__swbuf_r+0x84>
 8012754:	6923      	ldr	r3, [r4, #16]
 8012756:	b36b      	cbz	r3, 80127b4 <__swbuf_r+0x84>
 8012758:	6923      	ldr	r3, [r4, #16]
 801275a:	6820      	ldr	r0, [r4, #0]
 801275c:	1ac0      	subs	r0, r0, r3
 801275e:	6963      	ldr	r3, [r4, #20]
 8012760:	b2f6      	uxtb	r6, r6
 8012762:	4283      	cmp	r3, r0
 8012764:	4637      	mov	r7, r6
 8012766:	dc04      	bgt.n	8012772 <__swbuf_r+0x42>
 8012768:	4621      	mov	r1, r4
 801276a:	4628      	mov	r0, r5
 801276c:	f000 ffa6 	bl	80136bc <_fflush_r>
 8012770:	bb30      	cbnz	r0, 80127c0 <__swbuf_r+0x90>
 8012772:	68a3      	ldr	r3, [r4, #8]
 8012774:	3b01      	subs	r3, #1
 8012776:	60a3      	str	r3, [r4, #8]
 8012778:	6823      	ldr	r3, [r4, #0]
 801277a:	1c5a      	adds	r2, r3, #1
 801277c:	6022      	str	r2, [r4, #0]
 801277e:	701e      	strb	r6, [r3, #0]
 8012780:	6963      	ldr	r3, [r4, #20]
 8012782:	3001      	adds	r0, #1
 8012784:	4283      	cmp	r3, r0
 8012786:	d004      	beq.n	8012792 <__swbuf_r+0x62>
 8012788:	89a3      	ldrh	r3, [r4, #12]
 801278a:	07db      	lsls	r3, r3, #31
 801278c:	d506      	bpl.n	801279c <__swbuf_r+0x6c>
 801278e:	2e0a      	cmp	r6, #10
 8012790:	d104      	bne.n	801279c <__swbuf_r+0x6c>
 8012792:	4621      	mov	r1, r4
 8012794:	4628      	mov	r0, r5
 8012796:	f000 ff91 	bl	80136bc <_fflush_r>
 801279a:	b988      	cbnz	r0, 80127c0 <__swbuf_r+0x90>
 801279c:	4638      	mov	r0, r7
 801279e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80127a0:	4b0a      	ldr	r3, [pc, #40]	; (80127cc <__swbuf_r+0x9c>)
 80127a2:	429c      	cmp	r4, r3
 80127a4:	d101      	bne.n	80127aa <__swbuf_r+0x7a>
 80127a6:	68ac      	ldr	r4, [r5, #8]
 80127a8:	e7cf      	b.n	801274a <__swbuf_r+0x1a>
 80127aa:	4b09      	ldr	r3, [pc, #36]	; (80127d0 <__swbuf_r+0xa0>)
 80127ac:	429c      	cmp	r4, r3
 80127ae:	bf08      	it	eq
 80127b0:	68ec      	ldreq	r4, [r5, #12]
 80127b2:	e7ca      	b.n	801274a <__swbuf_r+0x1a>
 80127b4:	4621      	mov	r1, r4
 80127b6:	4628      	mov	r0, r5
 80127b8:	f000 f80c 	bl	80127d4 <__swsetup_r>
 80127bc:	2800      	cmp	r0, #0
 80127be:	d0cb      	beq.n	8012758 <__swbuf_r+0x28>
 80127c0:	f04f 37ff 	mov.w	r7, #4294967295
 80127c4:	e7ea      	b.n	801279c <__swbuf_r+0x6c>
 80127c6:	bf00      	nop
 80127c8:	08015c50 	.word	0x08015c50
 80127cc:	08015c70 	.word	0x08015c70
 80127d0:	08015c30 	.word	0x08015c30

080127d4 <__swsetup_r>:
 80127d4:	4b32      	ldr	r3, [pc, #200]	; (80128a0 <__swsetup_r+0xcc>)
 80127d6:	b570      	push	{r4, r5, r6, lr}
 80127d8:	681d      	ldr	r5, [r3, #0]
 80127da:	4606      	mov	r6, r0
 80127dc:	460c      	mov	r4, r1
 80127de:	b125      	cbz	r5, 80127ea <__swsetup_r+0x16>
 80127e0:	69ab      	ldr	r3, [r5, #24]
 80127e2:	b913      	cbnz	r3, 80127ea <__swsetup_r+0x16>
 80127e4:	4628      	mov	r0, r5
 80127e6:	f000 fffd 	bl	80137e4 <__sinit>
 80127ea:	4b2e      	ldr	r3, [pc, #184]	; (80128a4 <__swsetup_r+0xd0>)
 80127ec:	429c      	cmp	r4, r3
 80127ee:	d10f      	bne.n	8012810 <__swsetup_r+0x3c>
 80127f0:	686c      	ldr	r4, [r5, #4]
 80127f2:	89a3      	ldrh	r3, [r4, #12]
 80127f4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80127f8:	0719      	lsls	r1, r3, #28
 80127fa:	d42c      	bmi.n	8012856 <__swsetup_r+0x82>
 80127fc:	06dd      	lsls	r5, r3, #27
 80127fe:	d411      	bmi.n	8012824 <__swsetup_r+0x50>
 8012800:	2309      	movs	r3, #9
 8012802:	6033      	str	r3, [r6, #0]
 8012804:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8012808:	81a3      	strh	r3, [r4, #12]
 801280a:	f04f 30ff 	mov.w	r0, #4294967295
 801280e:	e03e      	b.n	801288e <__swsetup_r+0xba>
 8012810:	4b25      	ldr	r3, [pc, #148]	; (80128a8 <__swsetup_r+0xd4>)
 8012812:	429c      	cmp	r4, r3
 8012814:	d101      	bne.n	801281a <__swsetup_r+0x46>
 8012816:	68ac      	ldr	r4, [r5, #8]
 8012818:	e7eb      	b.n	80127f2 <__swsetup_r+0x1e>
 801281a:	4b24      	ldr	r3, [pc, #144]	; (80128ac <__swsetup_r+0xd8>)
 801281c:	429c      	cmp	r4, r3
 801281e:	bf08      	it	eq
 8012820:	68ec      	ldreq	r4, [r5, #12]
 8012822:	e7e6      	b.n	80127f2 <__swsetup_r+0x1e>
 8012824:	0758      	lsls	r0, r3, #29
 8012826:	d512      	bpl.n	801284e <__swsetup_r+0x7a>
 8012828:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801282a:	b141      	cbz	r1, 801283e <__swsetup_r+0x6a>
 801282c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8012830:	4299      	cmp	r1, r3
 8012832:	d002      	beq.n	801283a <__swsetup_r+0x66>
 8012834:	4630      	mov	r0, r6
 8012836:	f001 fc75 	bl	8014124 <_free_r>
 801283a:	2300      	movs	r3, #0
 801283c:	6363      	str	r3, [r4, #52]	; 0x34
 801283e:	89a3      	ldrh	r3, [r4, #12]
 8012840:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8012844:	81a3      	strh	r3, [r4, #12]
 8012846:	2300      	movs	r3, #0
 8012848:	6063      	str	r3, [r4, #4]
 801284a:	6923      	ldr	r3, [r4, #16]
 801284c:	6023      	str	r3, [r4, #0]
 801284e:	89a3      	ldrh	r3, [r4, #12]
 8012850:	f043 0308 	orr.w	r3, r3, #8
 8012854:	81a3      	strh	r3, [r4, #12]
 8012856:	6923      	ldr	r3, [r4, #16]
 8012858:	b94b      	cbnz	r3, 801286e <__swsetup_r+0x9a>
 801285a:	89a3      	ldrh	r3, [r4, #12]
 801285c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8012860:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8012864:	d003      	beq.n	801286e <__swsetup_r+0x9a>
 8012866:	4621      	mov	r1, r4
 8012868:	4630      	mov	r0, r6
 801286a:	f001 f885 	bl	8013978 <__smakebuf_r>
 801286e:	89a0      	ldrh	r0, [r4, #12]
 8012870:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8012874:	f010 0301 	ands.w	r3, r0, #1
 8012878:	d00a      	beq.n	8012890 <__swsetup_r+0xbc>
 801287a:	2300      	movs	r3, #0
 801287c:	60a3      	str	r3, [r4, #8]
 801287e:	6963      	ldr	r3, [r4, #20]
 8012880:	425b      	negs	r3, r3
 8012882:	61a3      	str	r3, [r4, #24]
 8012884:	6923      	ldr	r3, [r4, #16]
 8012886:	b943      	cbnz	r3, 801289a <__swsetup_r+0xc6>
 8012888:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 801288c:	d1ba      	bne.n	8012804 <__swsetup_r+0x30>
 801288e:	bd70      	pop	{r4, r5, r6, pc}
 8012890:	0781      	lsls	r1, r0, #30
 8012892:	bf58      	it	pl
 8012894:	6963      	ldrpl	r3, [r4, #20]
 8012896:	60a3      	str	r3, [r4, #8]
 8012898:	e7f4      	b.n	8012884 <__swsetup_r+0xb0>
 801289a:	2000      	movs	r0, #0
 801289c:	e7f7      	b.n	801288e <__swsetup_r+0xba>
 801289e:	bf00      	nop
 80128a0:	20000304 	.word	0x20000304
 80128a4:	08015c50 	.word	0x08015c50
 80128a8:	08015c70 	.word	0x08015c70
 80128ac:	08015c30 	.word	0x08015c30

080128b0 <abort>:
 80128b0:	b508      	push	{r3, lr}
 80128b2:	2006      	movs	r0, #6
 80128b4:	f001 fd18 	bl	80142e8 <raise>
 80128b8:	2001      	movs	r0, #1
 80128ba:	f7f7 f82d 	bl	8009918 <_exit>

080128be <quorem>:
 80128be:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80128c2:	6903      	ldr	r3, [r0, #16]
 80128c4:	690c      	ldr	r4, [r1, #16]
 80128c6:	42a3      	cmp	r3, r4
 80128c8:	4607      	mov	r7, r0
 80128ca:	f2c0 8081 	blt.w	80129d0 <quorem+0x112>
 80128ce:	3c01      	subs	r4, #1
 80128d0:	f101 0814 	add.w	r8, r1, #20
 80128d4:	f100 0514 	add.w	r5, r0, #20
 80128d8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80128dc:	9301      	str	r3, [sp, #4]
 80128de:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80128e2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80128e6:	3301      	adds	r3, #1
 80128e8:	429a      	cmp	r2, r3
 80128ea:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80128ee:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80128f2:	fbb2 f6f3 	udiv	r6, r2, r3
 80128f6:	d331      	bcc.n	801295c <quorem+0x9e>
 80128f8:	f04f 0e00 	mov.w	lr, #0
 80128fc:	4640      	mov	r0, r8
 80128fe:	46ac      	mov	ip, r5
 8012900:	46f2      	mov	sl, lr
 8012902:	f850 2b04 	ldr.w	r2, [r0], #4
 8012906:	b293      	uxth	r3, r2
 8012908:	fb06 e303 	mla	r3, r6, r3, lr
 801290c:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8012910:	b29b      	uxth	r3, r3
 8012912:	ebaa 0303 	sub.w	r3, sl, r3
 8012916:	0c12      	lsrs	r2, r2, #16
 8012918:	f8dc a000 	ldr.w	sl, [ip]
 801291c:	fb06 e202 	mla	r2, r6, r2, lr
 8012920:	fa13 f38a 	uxtah	r3, r3, sl
 8012924:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8012928:	fa1f fa82 	uxth.w	sl, r2
 801292c:	f8dc 2000 	ldr.w	r2, [ip]
 8012930:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8012934:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8012938:	b29b      	uxth	r3, r3
 801293a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801293e:	4581      	cmp	r9, r0
 8012940:	f84c 3b04 	str.w	r3, [ip], #4
 8012944:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8012948:	d2db      	bcs.n	8012902 <quorem+0x44>
 801294a:	f855 300b 	ldr.w	r3, [r5, fp]
 801294e:	b92b      	cbnz	r3, 801295c <quorem+0x9e>
 8012950:	9b01      	ldr	r3, [sp, #4]
 8012952:	3b04      	subs	r3, #4
 8012954:	429d      	cmp	r5, r3
 8012956:	461a      	mov	r2, r3
 8012958:	d32e      	bcc.n	80129b8 <quorem+0xfa>
 801295a:	613c      	str	r4, [r7, #16]
 801295c:	4638      	mov	r0, r7
 801295e:	f001 fad1 	bl	8013f04 <__mcmp>
 8012962:	2800      	cmp	r0, #0
 8012964:	db24      	blt.n	80129b0 <quorem+0xf2>
 8012966:	3601      	adds	r6, #1
 8012968:	4628      	mov	r0, r5
 801296a:	f04f 0c00 	mov.w	ip, #0
 801296e:	f858 2b04 	ldr.w	r2, [r8], #4
 8012972:	f8d0 e000 	ldr.w	lr, [r0]
 8012976:	b293      	uxth	r3, r2
 8012978:	ebac 0303 	sub.w	r3, ip, r3
 801297c:	0c12      	lsrs	r2, r2, #16
 801297e:	fa13 f38e 	uxtah	r3, r3, lr
 8012982:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8012986:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801298a:	b29b      	uxth	r3, r3
 801298c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012990:	45c1      	cmp	r9, r8
 8012992:	f840 3b04 	str.w	r3, [r0], #4
 8012996:	ea4f 4c22 	mov.w	ip, r2, asr #16
 801299a:	d2e8      	bcs.n	801296e <quorem+0xb0>
 801299c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80129a0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80129a4:	b922      	cbnz	r2, 80129b0 <quorem+0xf2>
 80129a6:	3b04      	subs	r3, #4
 80129a8:	429d      	cmp	r5, r3
 80129aa:	461a      	mov	r2, r3
 80129ac:	d30a      	bcc.n	80129c4 <quorem+0x106>
 80129ae:	613c      	str	r4, [r7, #16]
 80129b0:	4630      	mov	r0, r6
 80129b2:	b003      	add	sp, #12
 80129b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80129b8:	6812      	ldr	r2, [r2, #0]
 80129ba:	3b04      	subs	r3, #4
 80129bc:	2a00      	cmp	r2, #0
 80129be:	d1cc      	bne.n	801295a <quorem+0x9c>
 80129c0:	3c01      	subs	r4, #1
 80129c2:	e7c7      	b.n	8012954 <quorem+0x96>
 80129c4:	6812      	ldr	r2, [r2, #0]
 80129c6:	3b04      	subs	r3, #4
 80129c8:	2a00      	cmp	r2, #0
 80129ca:	d1f0      	bne.n	80129ae <quorem+0xf0>
 80129cc:	3c01      	subs	r4, #1
 80129ce:	e7eb      	b.n	80129a8 <quorem+0xea>
 80129d0:	2000      	movs	r0, #0
 80129d2:	e7ee      	b.n	80129b2 <quorem+0xf4>
 80129d4:	0000      	movs	r0, r0
	...

080129d8 <_dtoa_r>:
 80129d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80129dc:	ed2d 8b02 	vpush	{d8}
 80129e0:	ec57 6b10 	vmov	r6, r7, d0
 80129e4:	b095      	sub	sp, #84	; 0x54
 80129e6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80129e8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80129ec:	9105      	str	r1, [sp, #20]
 80129ee:	e9cd 6702 	strd	r6, r7, [sp, #8]
 80129f2:	4604      	mov	r4, r0
 80129f4:	9209      	str	r2, [sp, #36]	; 0x24
 80129f6:	930f      	str	r3, [sp, #60]	; 0x3c
 80129f8:	b975      	cbnz	r5, 8012a18 <_dtoa_r+0x40>
 80129fa:	2010      	movs	r0, #16
 80129fc:	f000 fffc 	bl	80139f8 <malloc>
 8012a00:	4602      	mov	r2, r0
 8012a02:	6260      	str	r0, [r4, #36]	; 0x24
 8012a04:	b920      	cbnz	r0, 8012a10 <_dtoa_r+0x38>
 8012a06:	4bb2      	ldr	r3, [pc, #712]	; (8012cd0 <_dtoa_r+0x2f8>)
 8012a08:	21ea      	movs	r1, #234	; 0xea
 8012a0a:	48b2      	ldr	r0, [pc, #712]	; (8012cd4 <_dtoa_r+0x2fc>)
 8012a0c:	f7ff f85c 	bl	8011ac8 <__assert_func>
 8012a10:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8012a14:	6005      	str	r5, [r0, #0]
 8012a16:	60c5      	str	r5, [r0, #12]
 8012a18:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8012a1a:	6819      	ldr	r1, [r3, #0]
 8012a1c:	b151      	cbz	r1, 8012a34 <_dtoa_r+0x5c>
 8012a1e:	685a      	ldr	r2, [r3, #4]
 8012a20:	604a      	str	r2, [r1, #4]
 8012a22:	2301      	movs	r3, #1
 8012a24:	4093      	lsls	r3, r2
 8012a26:	608b      	str	r3, [r1, #8]
 8012a28:	4620      	mov	r0, r4
 8012a2a:	f001 f82d 	bl	8013a88 <_Bfree>
 8012a2e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8012a30:	2200      	movs	r2, #0
 8012a32:	601a      	str	r2, [r3, #0]
 8012a34:	1e3b      	subs	r3, r7, #0
 8012a36:	bfb9      	ittee	lt
 8012a38:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8012a3c:	9303      	strlt	r3, [sp, #12]
 8012a3e:	2300      	movge	r3, #0
 8012a40:	f8c8 3000 	strge.w	r3, [r8]
 8012a44:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8012a48:	4ba3      	ldr	r3, [pc, #652]	; (8012cd8 <_dtoa_r+0x300>)
 8012a4a:	bfbc      	itt	lt
 8012a4c:	2201      	movlt	r2, #1
 8012a4e:	f8c8 2000 	strlt.w	r2, [r8]
 8012a52:	ea33 0309 	bics.w	r3, r3, r9
 8012a56:	d11b      	bne.n	8012a90 <_dtoa_r+0xb8>
 8012a58:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8012a5a:	f242 730f 	movw	r3, #9999	; 0x270f
 8012a5e:	6013      	str	r3, [r2, #0]
 8012a60:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8012a64:	4333      	orrs	r3, r6
 8012a66:	f000 857a 	beq.w	801355e <_dtoa_r+0xb86>
 8012a6a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8012a6c:	b963      	cbnz	r3, 8012a88 <_dtoa_r+0xb0>
 8012a6e:	4b9b      	ldr	r3, [pc, #620]	; (8012cdc <_dtoa_r+0x304>)
 8012a70:	e024      	b.n	8012abc <_dtoa_r+0xe4>
 8012a72:	4b9b      	ldr	r3, [pc, #620]	; (8012ce0 <_dtoa_r+0x308>)
 8012a74:	9300      	str	r3, [sp, #0]
 8012a76:	3308      	adds	r3, #8
 8012a78:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8012a7a:	6013      	str	r3, [r2, #0]
 8012a7c:	9800      	ldr	r0, [sp, #0]
 8012a7e:	b015      	add	sp, #84	; 0x54
 8012a80:	ecbd 8b02 	vpop	{d8}
 8012a84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012a88:	4b94      	ldr	r3, [pc, #592]	; (8012cdc <_dtoa_r+0x304>)
 8012a8a:	9300      	str	r3, [sp, #0]
 8012a8c:	3303      	adds	r3, #3
 8012a8e:	e7f3      	b.n	8012a78 <_dtoa_r+0xa0>
 8012a90:	ed9d 7b02 	vldr	d7, [sp, #8]
 8012a94:	2200      	movs	r2, #0
 8012a96:	ec51 0b17 	vmov	r0, r1, d7
 8012a9a:	2300      	movs	r3, #0
 8012a9c:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8012aa0:	f7ee f812 	bl	8000ac8 <__aeabi_dcmpeq>
 8012aa4:	4680      	mov	r8, r0
 8012aa6:	b158      	cbz	r0, 8012ac0 <_dtoa_r+0xe8>
 8012aa8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8012aaa:	2301      	movs	r3, #1
 8012aac:	6013      	str	r3, [r2, #0]
 8012aae:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8012ab0:	2b00      	cmp	r3, #0
 8012ab2:	f000 8551 	beq.w	8013558 <_dtoa_r+0xb80>
 8012ab6:	488b      	ldr	r0, [pc, #556]	; (8012ce4 <_dtoa_r+0x30c>)
 8012ab8:	6018      	str	r0, [r3, #0]
 8012aba:	1e43      	subs	r3, r0, #1
 8012abc:	9300      	str	r3, [sp, #0]
 8012abe:	e7dd      	b.n	8012a7c <_dtoa_r+0xa4>
 8012ac0:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8012ac4:	aa12      	add	r2, sp, #72	; 0x48
 8012ac6:	a913      	add	r1, sp, #76	; 0x4c
 8012ac8:	4620      	mov	r0, r4
 8012aca:	f001 fabf 	bl	801404c <__d2b>
 8012ace:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8012ad2:	4683      	mov	fp, r0
 8012ad4:	2d00      	cmp	r5, #0
 8012ad6:	d07c      	beq.n	8012bd2 <_dtoa_r+0x1fa>
 8012ad8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012ada:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8012ade:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8012ae2:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8012ae6:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8012aea:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8012aee:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8012af2:	4b7d      	ldr	r3, [pc, #500]	; (8012ce8 <_dtoa_r+0x310>)
 8012af4:	2200      	movs	r2, #0
 8012af6:	4630      	mov	r0, r6
 8012af8:	4639      	mov	r1, r7
 8012afa:	f7ed fbc5 	bl	8000288 <__aeabi_dsub>
 8012afe:	a36e      	add	r3, pc, #440	; (adr r3, 8012cb8 <_dtoa_r+0x2e0>)
 8012b00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012b04:	f7ed fd78 	bl	80005f8 <__aeabi_dmul>
 8012b08:	a36d      	add	r3, pc, #436	; (adr r3, 8012cc0 <_dtoa_r+0x2e8>)
 8012b0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012b0e:	f7ed fbbd 	bl	800028c <__adddf3>
 8012b12:	4606      	mov	r6, r0
 8012b14:	4628      	mov	r0, r5
 8012b16:	460f      	mov	r7, r1
 8012b18:	f7ed fd04 	bl	8000524 <__aeabi_i2d>
 8012b1c:	a36a      	add	r3, pc, #424	; (adr r3, 8012cc8 <_dtoa_r+0x2f0>)
 8012b1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012b22:	f7ed fd69 	bl	80005f8 <__aeabi_dmul>
 8012b26:	4602      	mov	r2, r0
 8012b28:	460b      	mov	r3, r1
 8012b2a:	4630      	mov	r0, r6
 8012b2c:	4639      	mov	r1, r7
 8012b2e:	f7ed fbad 	bl	800028c <__adddf3>
 8012b32:	4606      	mov	r6, r0
 8012b34:	460f      	mov	r7, r1
 8012b36:	f7ee f80f 	bl	8000b58 <__aeabi_d2iz>
 8012b3a:	2200      	movs	r2, #0
 8012b3c:	4682      	mov	sl, r0
 8012b3e:	2300      	movs	r3, #0
 8012b40:	4630      	mov	r0, r6
 8012b42:	4639      	mov	r1, r7
 8012b44:	f7ed ffca 	bl	8000adc <__aeabi_dcmplt>
 8012b48:	b148      	cbz	r0, 8012b5e <_dtoa_r+0x186>
 8012b4a:	4650      	mov	r0, sl
 8012b4c:	f7ed fcea 	bl	8000524 <__aeabi_i2d>
 8012b50:	4632      	mov	r2, r6
 8012b52:	463b      	mov	r3, r7
 8012b54:	f7ed ffb8 	bl	8000ac8 <__aeabi_dcmpeq>
 8012b58:	b908      	cbnz	r0, 8012b5e <_dtoa_r+0x186>
 8012b5a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8012b5e:	f1ba 0f16 	cmp.w	sl, #22
 8012b62:	d854      	bhi.n	8012c0e <_dtoa_r+0x236>
 8012b64:	4b61      	ldr	r3, [pc, #388]	; (8012cec <_dtoa_r+0x314>)
 8012b66:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8012b6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012b6e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8012b72:	f7ed ffb3 	bl	8000adc <__aeabi_dcmplt>
 8012b76:	2800      	cmp	r0, #0
 8012b78:	d04b      	beq.n	8012c12 <_dtoa_r+0x23a>
 8012b7a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8012b7e:	2300      	movs	r3, #0
 8012b80:	930e      	str	r3, [sp, #56]	; 0x38
 8012b82:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8012b84:	1b5d      	subs	r5, r3, r5
 8012b86:	1e6b      	subs	r3, r5, #1
 8012b88:	9304      	str	r3, [sp, #16]
 8012b8a:	bf43      	ittte	mi
 8012b8c:	2300      	movmi	r3, #0
 8012b8e:	f1c5 0801 	rsbmi	r8, r5, #1
 8012b92:	9304      	strmi	r3, [sp, #16]
 8012b94:	f04f 0800 	movpl.w	r8, #0
 8012b98:	f1ba 0f00 	cmp.w	sl, #0
 8012b9c:	db3b      	blt.n	8012c16 <_dtoa_r+0x23e>
 8012b9e:	9b04      	ldr	r3, [sp, #16]
 8012ba0:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8012ba4:	4453      	add	r3, sl
 8012ba6:	9304      	str	r3, [sp, #16]
 8012ba8:	2300      	movs	r3, #0
 8012baa:	9306      	str	r3, [sp, #24]
 8012bac:	9b05      	ldr	r3, [sp, #20]
 8012bae:	2b09      	cmp	r3, #9
 8012bb0:	d869      	bhi.n	8012c86 <_dtoa_r+0x2ae>
 8012bb2:	2b05      	cmp	r3, #5
 8012bb4:	bfc4      	itt	gt
 8012bb6:	3b04      	subgt	r3, #4
 8012bb8:	9305      	strgt	r3, [sp, #20]
 8012bba:	9b05      	ldr	r3, [sp, #20]
 8012bbc:	f1a3 0302 	sub.w	r3, r3, #2
 8012bc0:	bfcc      	ite	gt
 8012bc2:	2500      	movgt	r5, #0
 8012bc4:	2501      	movle	r5, #1
 8012bc6:	2b03      	cmp	r3, #3
 8012bc8:	d869      	bhi.n	8012c9e <_dtoa_r+0x2c6>
 8012bca:	e8df f003 	tbb	[pc, r3]
 8012bce:	4e2c      	.short	0x4e2c
 8012bd0:	5a4c      	.short	0x5a4c
 8012bd2:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8012bd6:	441d      	add	r5, r3
 8012bd8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8012bdc:	2b20      	cmp	r3, #32
 8012bde:	bfc1      	itttt	gt
 8012be0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8012be4:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8012be8:	fa09 f303 	lslgt.w	r3, r9, r3
 8012bec:	fa26 f000 	lsrgt.w	r0, r6, r0
 8012bf0:	bfda      	itte	le
 8012bf2:	f1c3 0320 	rsble	r3, r3, #32
 8012bf6:	fa06 f003 	lslle.w	r0, r6, r3
 8012bfa:	4318      	orrgt	r0, r3
 8012bfc:	f7ed fc82 	bl	8000504 <__aeabi_ui2d>
 8012c00:	2301      	movs	r3, #1
 8012c02:	4606      	mov	r6, r0
 8012c04:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8012c08:	3d01      	subs	r5, #1
 8012c0a:	9310      	str	r3, [sp, #64]	; 0x40
 8012c0c:	e771      	b.n	8012af2 <_dtoa_r+0x11a>
 8012c0e:	2301      	movs	r3, #1
 8012c10:	e7b6      	b.n	8012b80 <_dtoa_r+0x1a8>
 8012c12:	900e      	str	r0, [sp, #56]	; 0x38
 8012c14:	e7b5      	b.n	8012b82 <_dtoa_r+0x1aa>
 8012c16:	f1ca 0300 	rsb	r3, sl, #0
 8012c1a:	9306      	str	r3, [sp, #24]
 8012c1c:	2300      	movs	r3, #0
 8012c1e:	eba8 080a 	sub.w	r8, r8, sl
 8012c22:	930d      	str	r3, [sp, #52]	; 0x34
 8012c24:	e7c2      	b.n	8012bac <_dtoa_r+0x1d4>
 8012c26:	2300      	movs	r3, #0
 8012c28:	9308      	str	r3, [sp, #32]
 8012c2a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012c2c:	2b00      	cmp	r3, #0
 8012c2e:	dc39      	bgt.n	8012ca4 <_dtoa_r+0x2cc>
 8012c30:	f04f 0901 	mov.w	r9, #1
 8012c34:	f8cd 9004 	str.w	r9, [sp, #4]
 8012c38:	464b      	mov	r3, r9
 8012c3a:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8012c3e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8012c40:	2200      	movs	r2, #0
 8012c42:	6042      	str	r2, [r0, #4]
 8012c44:	2204      	movs	r2, #4
 8012c46:	f102 0614 	add.w	r6, r2, #20
 8012c4a:	429e      	cmp	r6, r3
 8012c4c:	6841      	ldr	r1, [r0, #4]
 8012c4e:	d92f      	bls.n	8012cb0 <_dtoa_r+0x2d8>
 8012c50:	4620      	mov	r0, r4
 8012c52:	f000 fed9 	bl	8013a08 <_Balloc>
 8012c56:	9000      	str	r0, [sp, #0]
 8012c58:	2800      	cmp	r0, #0
 8012c5a:	d14b      	bne.n	8012cf4 <_dtoa_r+0x31c>
 8012c5c:	4b24      	ldr	r3, [pc, #144]	; (8012cf0 <_dtoa_r+0x318>)
 8012c5e:	4602      	mov	r2, r0
 8012c60:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8012c64:	e6d1      	b.n	8012a0a <_dtoa_r+0x32>
 8012c66:	2301      	movs	r3, #1
 8012c68:	e7de      	b.n	8012c28 <_dtoa_r+0x250>
 8012c6a:	2300      	movs	r3, #0
 8012c6c:	9308      	str	r3, [sp, #32]
 8012c6e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012c70:	eb0a 0903 	add.w	r9, sl, r3
 8012c74:	f109 0301 	add.w	r3, r9, #1
 8012c78:	2b01      	cmp	r3, #1
 8012c7a:	9301      	str	r3, [sp, #4]
 8012c7c:	bfb8      	it	lt
 8012c7e:	2301      	movlt	r3, #1
 8012c80:	e7dd      	b.n	8012c3e <_dtoa_r+0x266>
 8012c82:	2301      	movs	r3, #1
 8012c84:	e7f2      	b.n	8012c6c <_dtoa_r+0x294>
 8012c86:	2501      	movs	r5, #1
 8012c88:	2300      	movs	r3, #0
 8012c8a:	9305      	str	r3, [sp, #20]
 8012c8c:	9508      	str	r5, [sp, #32]
 8012c8e:	f04f 39ff 	mov.w	r9, #4294967295
 8012c92:	2200      	movs	r2, #0
 8012c94:	f8cd 9004 	str.w	r9, [sp, #4]
 8012c98:	2312      	movs	r3, #18
 8012c9a:	9209      	str	r2, [sp, #36]	; 0x24
 8012c9c:	e7cf      	b.n	8012c3e <_dtoa_r+0x266>
 8012c9e:	2301      	movs	r3, #1
 8012ca0:	9308      	str	r3, [sp, #32]
 8012ca2:	e7f4      	b.n	8012c8e <_dtoa_r+0x2b6>
 8012ca4:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8012ca8:	f8cd 9004 	str.w	r9, [sp, #4]
 8012cac:	464b      	mov	r3, r9
 8012cae:	e7c6      	b.n	8012c3e <_dtoa_r+0x266>
 8012cb0:	3101      	adds	r1, #1
 8012cb2:	6041      	str	r1, [r0, #4]
 8012cb4:	0052      	lsls	r2, r2, #1
 8012cb6:	e7c6      	b.n	8012c46 <_dtoa_r+0x26e>
 8012cb8:	636f4361 	.word	0x636f4361
 8012cbc:	3fd287a7 	.word	0x3fd287a7
 8012cc0:	8b60c8b3 	.word	0x8b60c8b3
 8012cc4:	3fc68a28 	.word	0x3fc68a28
 8012cc8:	509f79fb 	.word	0x509f79fb
 8012ccc:	3fd34413 	.word	0x3fd34413
 8012cd0:	08015ba6 	.word	0x08015ba6
 8012cd4:	08015bbd 	.word	0x08015bbd
 8012cd8:	7ff00000 	.word	0x7ff00000
 8012cdc:	08015ba2 	.word	0x08015ba2
 8012ce0:	08015b99 	.word	0x08015b99
 8012ce4:	08015b76 	.word	0x08015b76
 8012ce8:	3ff80000 	.word	0x3ff80000
 8012cec:	08015d18 	.word	0x08015d18
 8012cf0:	08015c1c 	.word	0x08015c1c
 8012cf4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8012cf6:	9a00      	ldr	r2, [sp, #0]
 8012cf8:	601a      	str	r2, [r3, #0]
 8012cfa:	9b01      	ldr	r3, [sp, #4]
 8012cfc:	2b0e      	cmp	r3, #14
 8012cfe:	f200 80ad 	bhi.w	8012e5c <_dtoa_r+0x484>
 8012d02:	2d00      	cmp	r5, #0
 8012d04:	f000 80aa 	beq.w	8012e5c <_dtoa_r+0x484>
 8012d08:	f1ba 0f00 	cmp.w	sl, #0
 8012d0c:	dd36      	ble.n	8012d7c <_dtoa_r+0x3a4>
 8012d0e:	4ac3      	ldr	r2, [pc, #780]	; (801301c <_dtoa_r+0x644>)
 8012d10:	f00a 030f 	and.w	r3, sl, #15
 8012d14:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8012d18:	ed93 7b00 	vldr	d7, [r3]
 8012d1c:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8012d20:	ea4f 172a 	mov.w	r7, sl, asr #4
 8012d24:	eeb0 8a47 	vmov.f32	s16, s14
 8012d28:	eef0 8a67 	vmov.f32	s17, s15
 8012d2c:	d016      	beq.n	8012d5c <_dtoa_r+0x384>
 8012d2e:	4bbc      	ldr	r3, [pc, #752]	; (8013020 <_dtoa_r+0x648>)
 8012d30:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8012d34:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8012d38:	f7ed fd88 	bl	800084c <__aeabi_ddiv>
 8012d3c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012d40:	f007 070f 	and.w	r7, r7, #15
 8012d44:	2503      	movs	r5, #3
 8012d46:	4eb6      	ldr	r6, [pc, #728]	; (8013020 <_dtoa_r+0x648>)
 8012d48:	b957      	cbnz	r7, 8012d60 <_dtoa_r+0x388>
 8012d4a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012d4e:	ec53 2b18 	vmov	r2, r3, d8
 8012d52:	f7ed fd7b 	bl	800084c <__aeabi_ddiv>
 8012d56:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012d5a:	e029      	b.n	8012db0 <_dtoa_r+0x3d8>
 8012d5c:	2502      	movs	r5, #2
 8012d5e:	e7f2      	b.n	8012d46 <_dtoa_r+0x36e>
 8012d60:	07f9      	lsls	r1, r7, #31
 8012d62:	d508      	bpl.n	8012d76 <_dtoa_r+0x39e>
 8012d64:	ec51 0b18 	vmov	r0, r1, d8
 8012d68:	e9d6 2300 	ldrd	r2, r3, [r6]
 8012d6c:	f7ed fc44 	bl	80005f8 <__aeabi_dmul>
 8012d70:	ec41 0b18 	vmov	d8, r0, r1
 8012d74:	3501      	adds	r5, #1
 8012d76:	107f      	asrs	r7, r7, #1
 8012d78:	3608      	adds	r6, #8
 8012d7a:	e7e5      	b.n	8012d48 <_dtoa_r+0x370>
 8012d7c:	f000 80a6 	beq.w	8012ecc <_dtoa_r+0x4f4>
 8012d80:	f1ca 0600 	rsb	r6, sl, #0
 8012d84:	4ba5      	ldr	r3, [pc, #660]	; (801301c <_dtoa_r+0x644>)
 8012d86:	4fa6      	ldr	r7, [pc, #664]	; (8013020 <_dtoa_r+0x648>)
 8012d88:	f006 020f 	and.w	r2, r6, #15
 8012d8c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8012d90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012d94:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8012d98:	f7ed fc2e 	bl	80005f8 <__aeabi_dmul>
 8012d9c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012da0:	1136      	asrs	r6, r6, #4
 8012da2:	2300      	movs	r3, #0
 8012da4:	2502      	movs	r5, #2
 8012da6:	2e00      	cmp	r6, #0
 8012da8:	f040 8085 	bne.w	8012eb6 <_dtoa_r+0x4de>
 8012dac:	2b00      	cmp	r3, #0
 8012dae:	d1d2      	bne.n	8012d56 <_dtoa_r+0x37e>
 8012db0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8012db2:	2b00      	cmp	r3, #0
 8012db4:	f000 808c 	beq.w	8012ed0 <_dtoa_r+0x4f8>
 8012db8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8012dbc:	4b99      	ldr	r3, [pc, #612]	; (8013024 <_dtoa_r+0x64c>)
 8012dbe:	2200      	movs	r2, #0
 8012dc0:	4630      	mov	r0, r6
 8012dc2:	4639      	mov	r1, r7
 8012dc4:	f7ed fe8a 	bl	8000adc <__aeabi_dcmplt>
 8012dc8:	2800      	cmp	r0, #0
 8012dca:	f000 8081 	beq.w	8012ed0 <_dtoa_r+0x4f8>
 8012dce:	9b01      	ldr	r3, [sp, #4]
 8012dd0:	2b00      	cmp	r3, #0
 8012dd2:	d07d      	beq.n	8012ed0 <_dtoa_r+0x4f8>
 8012dd4:	f1b9 0f00 	cmp.w	r9, #0
 8012dd8:	dd3c      	ble.n	8012e54 <_dtoa_r+0x47c>
 8012dda:	f10a 33ff 	add.w	r3, sl, #4294967295
 8012dde:	9307      	str	r3, [sp, #28]
 8012de0:	2200      	movs	r2, #0
 8012de2:	4b91      	ldr	r3, [pc, #580]	; (8013028 <_dtoa_r+0x650>)
 8012de4:	4630      	mov	r0, r6
 8012de6:	4639      	mov	r1, r7
 8012de8:	f7ed fc06 	bl	80005f8 <__aeabi_dmul>
 8012dec:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012df0:	3501      	adds	r5, #1
 8012df2:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8012df6:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8012dfa:	4628      	mov	r0, r5
 8012dfc:	f7ed fb92 	bl	8000524 <__aeabi_i2d>
 8012e00:	4632      	mov	r2, r6
 8012e02:	463b      	mov	r3, r7
 8012e04:	f7ed fbf8 	bl	80005f8 <__aeabi_dmul>
 8012e08:	4b88      	ldr	r3, [pc, #544]	; (801302c <_dtoa_r+0x654>)
 8012e0a:	2200      	movs	r2, #0
 8012e0c:	f7ed fa3e 	bl	800028c <__adddf3>
 8012e10:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8012e14:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012e18:	9303      	str	r3, [sp, #12]
 8012e1a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8012e1c:	2b00      	cmp	r3, #0
 8012e1e:	d15c      	bne.n	8012eda <_dtoa_r+0x502>
 8012e20:	4b83      	ldr	r3, [pc, #524]	; (8013030 <_dtoa_r+0x658>)
 8012e22:	2200      	movs	r2, #0
 8012e24:	4630      	mov	r0, r6
 8012e26:	4639      	mov	r1, r7
 8012e28:	f7ed fa2e 	bl	8000288 <__aeabi_dsub>
 8012e2c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8012e30:	4606      	mov	r6, r0
 8012e32:	460f      	mov	r7, r1
 8012e34:	f7ed fe70 	bl	8000b18 <__aeabi_dcmpgt>
 8012e38:	2800      	cmp	r0, #0
 8012e3a:	f040 8296 	bne.w	801336a <_dtoa_r+0x992>
 8012e3e:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8012e42:	4630      	mov	r0, r6
 8012e44:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8012e48:	4639      	mov	r1, r7
 8012e4a:	f7ed fe47 	bl	8000adc <__aeabi_dcmplt>
 8012e4e:	2800      	cmp	r0, #0
 8012e50:	f040 8288 	bne.w	8013364 <_dtoa_r+0x98c>
 8012e54:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8012e58:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8012e5c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8012e5e:	2b00      	cmp	r3, #0
 8012e60:	f2c0 8158 	blt.w	8013114 <_dtoa_r+0x73c>
 8012e64:	f1ba 0f0e 	cmp.w	sl, #14
 8012e68:	f300 8154 	bgt.w	8013114 <_dtoa_r+0x73c>
 8012e6c:	4b6b      	ldr	r3, [pc, #428]	; (801301c <_dtoa_r+0x644>)
 8012e6e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8012e72:	e9d3 8900 	ldrd	r8, r9, [r3]
 8012e76:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012e78:	2b00      	cmp	r3, #0
 8012e7a:	f280 80e3 	bge.w	8013044 <_dtoa_r+0x66c>
 8012e7e:	9b01      	ldr	r3, [sp, #4]
 8012e80:	2b00      	cmp	r3, #0
 8012e82:	f300 80df 	bgt.w	8013044 <_dtoa_r+0x66c>
 8012e86:	f040 826d 	bne.w	8013364 <_dtoa_r+0x98c>
 8012e8a:	4b69      	ldr	r3, [pc, #420]	; (8013030 <_dtoa_r+0x658>)
 8012e8c:	2200      	movs	r2, #0
 8012e8e:	4640      	mov	r0, r8
 8012e90:	4649      	mov	r1, r9
 8012e92:	f7ed fbb1 	bl	80005f8 <__aeabi_dmul>
 8012e96:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8012e9a:	f7ed fe33 	bl	8000b04 <__aeabi_dcmpge>
 8012e9e:	9e01      	ldr	r6, [sp, #4]
 8012ea0:	4637      	mov	r7, r6
 8012ea2:	2800      	cmp	r0, #0
 8012ea4:	f040 8243 	bne.w	801332e <_dtoa_r+0x956>
 8012ea8:	9d00      	ldr	r5, [sp, #0]
 8012eaa:	2331      	movs	r3, #49	; 0x31
 8012eac:	f805 3b01 	strb.w	r3, [r5], #1
 8012eb0:	f10a 0a01 	add.w	sl, sl, #1
 8012eb4:	e23f      	b.n	8013336 <_dtoa_r+0x95e>
 8012eb6:	07f2      	lsls	r2, r6, #31
 8012eb8:	d505      	bpl.n	8012ec6 <_dtoa_r+0x4ee>
 8012eba:	e9d7 2300 	ldrd	r2, r3, [r7]
 8012ebe:	f7ed fb9b 	bl	80005f8 <__aeabi_dmul>
 8012ec2:	3501      	adds	r5, #1
 8012ec4:	2301      	movs	r3, #1
 8012ec6:	1076      	asrs	r6, r6, #1
 8012ec8:	3708      	adds	r7, #8
 8012eca:	e76c      	b.n	8012da6 <_dtoa_r+0x3ce>
 8012ecc:	2502      	movs	r5, #2
 8012ece:	e76f      	b.n	8012db0 <_dtoa_r+0x3d8>
 8012ed0:	9b01      	ldr	r3, [sp, #4]
 8012ed2:	f8cd a01c 	str.w	sl, [sp, #28]
 8012ed6:	930c      	str	r3, [sp, #48]	; 0x30
 8012ed8:	e78d      	b.n	8012df6 <_dtoa_r+0x41e>
 8012eda:	9900      	ldr	r1, [sp, #0]
 8012edc:	980c      	ldr	r0, [sp, #48]	; 0x30
 8012ede:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8012ee0:	4b4e      	ldr	r3, [pc, #312]	; (801301c <_dtoa_r+0x644>)
 8012ee2:	ed9d 7b02 	vldr	d7, [sp, #8]
 8012ee6:	4401      	add	r1, r0
 8012ee8:	9102      	str	r1, [sp, #8]
 8012eea:	9908      	ldr	r1, [sp, #32]
 8012eec:	eeb0 8a47 	vmov.f32	s16, s14
 8012ef0:	eef0 8a67 	vmov.f32	s17, s15
 8012ef4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8012ef8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8012efc:	2900      	cmp	r1, #0
 8012efe:	d045      	beq.n	8012f8c <_dtoa_r+0x5b4>
 8012f00:	494c      	ldr	r1, [pc, #304]	; (8013034 <_dtoa_r+0x65c>)
 8012f02:	2000      	movs	r0, #0
 8012f04:	f7ed fca2 	bl	800084c <__aeabi_ddiv>
 8012f08:	ec53 2b18 	vmov	r2, r3, d8
 8012f0c:	f7ed f9bc 	bl	8000288 <__aeabi_dsub>
 8012f10:	9d00      	ldr	r5, [sp, #0]
 8012f12:	ec41 0b18 	vmov	d8, r0, r1
 8012f16:	4639      	mov	r1, r7
 8012f18:	4630      	mov	r0, r6
 8012f1a:	f7ed fe1d 	bl	8000b58 <__aeabi_d2iz>
 8012f1e:	900c      	str	r0, [sp, #48]	; 0x30
 8012f20:	f7ed fb00 	bl	8000524 <__aeabi_i2d>
 8012f24:	4602      	mov	r2, r0
 8012f26:	460b      	mov	r3, r1
 8012f28:	4630      	mov	r0, r6
 8012f2a:	4639      	mov	r1, r7
 8012f2c:	f7ed f9ac 	bl	8000288 <__aeabi_dsub>
 8012f30:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8012f32:	3330      	adds	r3, #48	; 0x30
 8012f34:	f805 3b01 	strb.w	r3, [r5], #1
 8012f38:	ec53 2b18 	vmov	r2, r3, d8
 8012f3c:	4606      	mov	r6, r0
 8012f3e:	460f      	mov	r7, r1
 8012f40:	f7ed fdcc 	bl	8000adc <__aeabi_dcmplt>
 8012f44:	2800      	cmp	r0, #0
 8012f46:	d165      	bne.n	8013014 <_dtoa_r+0x63c>
 8012f48:	4632      	mov	r2, r6
 8012f4a:	463b      	mov	r3, r7
 8012f4c:	4935      	ldr	r1, [pc, #212]	; (8013024 <_dtoa_r+0x64c>)
 8012f4e:	2000      	movs	r0, #0
 8012f50:	f7ed f99a 	bl	8000288 <__aeabi_dsub>
 8012f54:	ec53 2b18 	vmov	r2, r3, d8
 8012f58:	f7ed fdc0 	bl	8000adc <__aeabi_dcmplt>
 8012f5c:	2800      	cmp	r0, #0
 8012f5e:	f040 80b9 	bne.w	80130d4 <_dtoa_r+0x6fc>
 8012f62:	9b02      	ldr	r3, [sp, #8]
 8012f64:	429d      	cmp	r5, r3
 8012f66:	f43f af75 	beq.w	8012e54 <_dtoa_r+0x47c>
 8012f6a:	4b2f      	ldr	r3, [pc, #188]	; (8013028 <_dtoa_r+0x650>)
 8012f6c:	ec51 0b18 	vmov	r0, r1, d8
 8012f70:	2200      	movs	r2, #0
 8012f72:	f7ed fb41 	bl	80005f8 <__aeabi_dmul>
 8012f76:	4b2c      	ldr	r3, [pc, #176]	; (8013028 <_dtoa_r+0x650>)
 8012f78:	ec41 0b18 	vmov	d8, r0, r1
 8012f7c:	2200      	movs	r2, #0
 8012f7e:	4630      	mov	r0, r6
 8012f80:	4639      	mov	r1, r7
 8012f82:	f7ed fb39 	bl	80005f8 <__aeabi_dmul>
 8012f86:	4606      	mov	r6, r0
 8012f88:	460f      	mov	r7, r1
 8012f8a:	e7c4      	b.n	8012f16 <_dtoa_r+0x53e>
 8012f8c:	ec51 0b17 	vmov	r0, r1, d7
 8012f90:	f7ed fb32 	bl	80005f8 <__aeabi_dmul>
 8012f94:	9b02      	ldr	r3, [sp, #8]
 8012f96:	9d00      	ldr	r5, [sp, #0]
 8012f98:	930c      	str	r3, [sp, #48]	; 0x30
 8012f9a:	ec41 0b18 	vmov	d8, r0, r1
 8012f9e:	4639      	mov	r1, r7
 8012fa0:	4630      	mov	r0, r6
 8012fa2:	f7ed fdd9 	bl	8000b58 <__aeabi_d2iz>
 8012fa6:	9011      	str	r0, [sp, #68]	; 0x44
 8012fa8:	f7ed fabc 	bl	8000524 <__aeabi_i2d>
 8012fac:	4602      	mov	r2, r0
 8012fae:	460b      	mov	r3, r1
 8012fb0:	4630      	mov	r0, r6
 8012fb2:	4639      	mov	r1, r7
 8012fb4:	f7ed f968 	bl	8000288 <__aeabi_dsub>
 8012fb8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8012fba:	3330      	adds	r3, #48	; 0x30
 8012fbc:	f805 3b01 	strb.w	r3, [r5], #1
 8012fc0:	9b02      	ldr	r3, [sp, #8]
 8012fc2:	429d      	cmp	r5, r3
 8012fc4:	4606      	mov	r6, r0
 8012fc6:	460f      	mov	r7, r1
 8012fc8:	f04f 0200 	mov.w	r2, #0
 8012fcc:	d134      	bne.n	8013038 <_dtoa_r+0x660>
 8012fce:	4b19      	ldr	r3, [pc, #100]	; (8013034 <_dtoa_r+0x65c>)
 8012fd0:	ec51 0b18 	vmov	r0, r1, d8
 8012fd4:	f7ed f95a 	bl	800028c <__adddf3>
 8012fd8:	4602      	mov	r2, r0
 8012fda:	460b      	mov	r3, r1
 8012fdc:	4630      	mov	r0, r6
 8012fde:	4639      	mov	r1, r7
 8012fe0:	f7ed fd9a 	bl	8000b18 <__aeabi_dcmpgt>
 8012fe4:	2800      	cmp	r0, #0
 8012fe6:	d175      	bne.n	80130d4 <_dtoa_r+0x6fc>
 8012fe8:	ec53 2b18 	vmov	r2, r3, d8
 8012fec:	4911      	ldr	r1, [pc, #68]	; (8013034 <_dtoa_r+0x65c>)
 8012fee:	2000      	movs	r0, #0
 8012ff0:	f7ed f94a 	bl	8000288 <__aeabi_dsub>
 8012ff4:	4602      	mov	r2, r0
 8012ff6:	460b      	mov	r3, r1
 8012ff8:	4630      	mov	r0, r6
 8012ffa:	4639      	mov	r1, r7
 8012ffc:	f7ed fd6e 	bl	8000adc <__aeabi_dcmplt>
 8013000:	2800      	cmp	r0, #0
 8013002:	f43f af27 	beq.w	8012e54 <_dtoa_r+0x47c>
 8013006:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8013008:	1e6b      	subs	r3, r5, #1
 801300a:	930c      	str	r3, [sp, #48]	; 0x30
 801300c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8013010:	2b30      	cmp	r3, #48	; 0x30
 8013012:	d0f8      	beq.n	8013006 <_dtoa_r+0x62e>
 8013014:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8013018:	e04a      	b.n	80130b0 <_dtoa_r+0x6d8>
 801301a:	bf00      	nop
 801301c:	08015d18 	.word	0x08015d18
 8013020:	08015cf0 	.word	0x08015cf0
 8013024:	3ff00000 	.word	0x3ff00000
 8013028:	40240000 	.word	0x40240000
 801302c:	401c0000 	.word	0x401c0000
 8013030:	40140000 	.word	0x40140000
 8013034:	3fe00000 	.word	0x3fe00000
 8013038:	4baf      	ldr	r3, [pc, #700]	; (80132f8 <_dtoa_r+0x920>)
 801303a:	f7ed fadd 	bl	80005f8 <__aeabi_dmul>
 801303e:	4606      	mov	r6, r0
 8013040:	460f      	mov	r7, r1
 8013042:	e7ac      	b.n	8012f9e <_dtoa_r+0x5c6>
 8013044:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8013048:	9d00      	ldr	r5, [sp, #0]
 801304a:	4642      	mov	r2, r8
 801304c:	464b      	mov	r3, r9
 801304e:	4630      	mov	r0, r6
 8013050:	4639      	mov	r1, r7
 8013052:	f7ed fbfb 	bl	800084c <__aeabi_ddiv>
 8013056:	f7ed fd7f 	bl	8000b58 <__aeabi_d2iz>
 801305a:	9002      	str	r0, [sp, #8]
 801305c:	f7ed fa62 	bl	8000524 <__aeabi_i2d>
 8013060:	4642      	mov	r2, r8
 8013062:	464b      	mov	r3, r9
 8013064:	f7ed fac8 	bl	80005f8 <__aeabi_dmul>
 8013068:	4602      	mov	r2, r0
 801306a:	460b      	mov	r3, r1
 801306c:	4630      	mov	r0, r6
 801306e:	4639      	mov	r1, r7
 8013070:	f7ed f90a 	bl	8000288 <__aeabi_dsub>
 8013074:	9e02      	ldr	r6, [sp, #8]
 8013076:	9f01      	ldr	r7, [sp, #4]
 8013078:	3630      	adds	r6, #48	; 0x30
 801307a:	f805 6b01 	strb.w	r6, [r5], #1
 801307e:	9e00      	ldr	r6, [sp, #0]
 8013080:	1bae      	subs	r6, r5, r6
 8013082:	42b7      	cmp	r7, r6
 8013084:	4602      	mov	r2, r0
 8013086:	460b      	mov	r3, r1
 8013088:	d137      	bne.n	80130fa <_dtoa_r+0x722>
 801308a:	f7ed f8ff 	bl	800028c <__adddf3>
 801308e:	4642      	mov	r2, r8
 8013090:	464b      	mov	r3, r9
 8013092:	4606      	mov	r6, r0
 8013094:	460f      	mov	r7, r1
 8013096:	f7ed fd3f 	bl	8000b18 <__aeabi_dcmpgt>
 801309a:	b9c8      	cbnz	r0, 80130d0 <_dtoa_r+0x6f8>
 801309c:	4642      	mov	r2, r8
 801309e:	464b      	mov	r3, r9
 80130a0:	4630      	mov	r0, r6
 80130a2:	4639      	mov	r1, r7
 80130a4:	f7ed fd10 	bl	8000ac8 <__aeabi_dcmpeq>
 80130a8:	b110      	cbz	r0, 80130b0 <_dtoa_r+0x6d8>
 80130aa:	9b02      	ldr	r3, [sp, #8]
 80130ac:	07d9      	lsls	r1, r3, #31
 80130ae:	d40f      	bmi.n	80130d0 <_dtoa_r+0x6f8>
 80130b0:	4620      	mov	r0, r4
 80130b2:	4659      	mov	r1, fp
 80130b4:	f000 fce8 	bl	8013a88 <_Bfree>
 80130b8:	2300      	movs	r3, #0
 80130ba:	702b      	strb	r3, [r5, #0]
 80130bc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80130be:	f10a 0001 	add.w	r0, sl, #1
 80130c2:	6018      	str	r0, [r3, #0]
 80130c4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80130c6:	2b00      	cmp	r3, #0
 80130c8:	f43f acd8 	beq.w	8012a7c <_dtoa_r+0xa4>
 80130cc:	601d      	str	r5, [r3, #0]
 80130ce:	e4d5      	b.n	8012a7c <_dtoa_r+0xa4>
 80130d0:	f8cd a01c 	str.w	sl, [sp, #28]
 80130d4:	462b      	mov	r3, r5
 80130d6:	461d      	mov	r5, r3
 80130d8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80130dc:	2a39      	cmp	r2, #57	; 0x39
 80130de:	d108      	bne.n	80130f2 <_dtoa_r+0x71a>
 80130e0:	9a00      	ldr	r2, [sp, #0]
 80130e2:	429a      	cmp	r2, r3
 80130e4:	d1f7      	bne.n	80130d6 <_dtoa_r+0x6fe>
 80130e6:	9a07      	ldr	r2, [sp, #28]
 80130e8:	9900      	ldr	r1, [sp, #0]
 80130ea:	3201      	adds	r2, #1
 80130ec:	9207      	str	r2, [sp, #28]
 80130ee:	2230      	movs	r2, #48	; 0x30
 80130f0:	700a      	strb	r2, [r1, #0]
 80130f2:	781a      	ldrb	r2, [r3, #0]
 80130f4:	3201      	adds	r2, #1
 80130f6:	701a      	strb	r2, [r3, #0]
 80130f8:	e78c      	b.n	8013014 <_dtoa_r+0x63c>
 80130fa:	4b7f      	ldr	r3, [pc, #508]	; (80132f8 <_dtoa_r+0x920>)
 80130fc:	2200      	movs	r2, #0
 80130fe:	f7ed fa7b 	bl	80005f8 <__aeabi_dmul>
 8013102:	2200      	movs	r2, #0
 8013104:	2300      	movs	r3, #0
 8013106:	4606      	mov	r6, r0
 8013108:	460f      	mov	r7, r1
 801310a:	f7ed fcdd 	bl	8000ac8 <__aeabi_dcmpeq>
 801310e:	2800      	cmp	r0, #0
 8013110:	d09b      	beq.n	801304a <_dtoa_r+0x672>
 8013112:	e7cd      	b.n	80130b0 <_dtoa_r+0x6d8>
 8013114:	9a08      	ldr	r2, [sp, #32]
 8013116:	2a00      	cmp	r2, #0
 8013118:	f000 80c4 	beq.w	80132a4 <_dtoa_r+0x8cc>
 801311c:	9a05      	ldr	r2, [sp, #20]
 801311e:	2a01      	cmp	r2, #1
 8013120:	f300 80a8 	bgt.w	8013274 <_dtoa_r+0x89c>
 8013124:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8013126:	2a00      	cmp	r2, #0
 8013128:	f000 80a0 	beq.w	801326c <_dtoa_r+0x894>
 801312c:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8013130:	9e06      	ldr	r6, [sp, #24]
 8013132:	4645      	mov	r5, r8
 8013134:	9a04      	ldr	r2, [sp, #16]
 8013136:	2101      	movs	r1, #1
 8013138:	441a      	add	r2, r3
 801313a:	4620      	mov	r0, r4
 801313c:	4498      	add	r8, r3
 801313e:	9204      	str	r2, [sp, #16]
 8013140:	f000 fd5e 	bl	8013c00 <__i2b>
 8013144:	4607      	mov	r7, r0
 8013146:	2d00      	cmp	r5, #0
 8013148:	dd0b      	ble.n	8013162 <_dtoa_r+0x78a>
 801314a:	9b04      	ldr	r3, [sp, #16]
 801314c:	2b00      	cmp	r3, #0
 801314e:	dd08      	ble.n	8013162 <_dtoa_r+0x78a>
 8013150:	42ab      	cmp	r3, r5
 8013152:	9a04      	ldr	r2, [sp, #16]
 8013154:	bfa8      	it	ge
 8013156:	462b      	movge	r3, r5
 8013158:	eba8 0803 	sub.w	r8, r8, r3
 801315c:	1aed      	subs	r5, r5, r3
 801315e:	1ad3      	subs	r3, r2, r3
 8013160:	9304      	str	r3, [sp, #16]
 8013162:	9b06      	ldr	r3, [sp, #24]
 8013164:	b1fb      	cbz	r3, 80131a6 <_dtoa_r+0x7ce>
 8013166:	9b08      	ldr	r3, [sp, #32]
 8013168:	2b00      	cmp	r3, #0
 801316a:	f000 809f 	beq.w	80132ac <_dtoa_r+0x8d4>
 801316e:	2e00      	cmp	r6, #0
 8013170:	dd11      	ble.n	8013196 <_dtoa_r+0x7be>
 8013172:	4639      	mov	r1, r7
 8013174:	4632      	mov	r2, r6
 8013176:	4620      	mov	r0, r4
 8013178:	f000 fdfe 	bl	8013d78 <__pow5mult>
 801317c:	465a      	mov	r2, fp
 801317e:	4601      	mov	r1, r0
 8013180:	4607      	mov	r7, r0
 8013182:	4620      	mov	r0, r4
 8013184:	f000 fd52 	bl	8013c2c <__multiply>
 8013188:	4659      	mov	r1, fp
 801318a:	9007      	str	r0, [sp, #28]
 801318c:	4620      	mov	r0, r4
 801318e:	f000 fc7b 	bl	8013a88 <_Bfree>
 8013192:	9b07      	ldr	r3, [sp, #28]
 8013194:	469b      	mov	fp, r3
 8013196:	9b06      	ldr	r3, [sp, #24]
 8013198:	1b9a      	subs	r2, r3, r6
 801319a:	d004      	beq.n	80131a6 <_dtoa_r+0x7ce>
 801319c:	4659      	mov	r1, fp
 801319e:	4620      	mov	r0, r4
 80131a0:	f000 fdea 	bl	8013d78 <__pow5mult>
 80131a4:	4683      	mov	fp, r0
 80131a6:	2101      	movs	r1, #1
 80131a8:	4620      	mov	r0, r4
 80131aa:	f000 fd29 	bl	8013c00 <__i2b>
 80131ae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80131b0:	2b00      	cmp	r3, #0
 80131b2:	4606      	mov	r6, r0
 80131b4:	dd7c      	ble.n	80132b0 <_dtoa_r+0x8d8>
 80131b6:	461a      	mov	r2, r3
 80131b8:	4601      	mov	r1, r0
 80131ba:	4620      	mov	r0, r4
 80131bc:	f000 fddc 	bl	8013d78 <__pow5mult>
 80131c0:	9b05      	ldr	r3, [sp, #20]
 80131c2:	2b01      	cmp	r3, #1
 80131c4:	4606      	mov	r6, r0
 80131c6:	dd76      	ble.n	80132b6 <_dtoa_r+0x8de>
 80131c8:	2300      	movs	r3, #0
 80131ca:	9306      	str	r3, [sp, #24]
 80131cc:	6933      	ldr	r3, [r6, #16]
 80131ce:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80131d2:	6918      	ldr	r0, [r3, #16]
 80131d4:	f000 fcc4 	bl	8013b60 <__hi0bits>
 80131d8:	f1c0 0020 	rsb	r0, r0, #32
 80131dc:	9b04      	ldr	r3, [sp, #16]
 80131de:	4418      	add	r0, r3
 80131e0:	f010 001f 	ands.w	r0, r0, #31
 80131e4:	f000 8086 	beq.w	80132f4 <_dtoa_r+0x91c>
 80131e8:	f1c0 0320 	rsb	r3, r0, #32
 80131ec:	2b04      	cmp	r3, #4
 80131ee:	dd7f      	ble.n	80132f0 <_dtoa_r+0x918>
 80131f0:	f1c0 001c 	rsb	r0, r0, #28
 80131f4:	9b04      	ldr	r3, [sp, #16]
 80131f6:	4403      	add	r3, r0
 80131f8:	4480      	add	r8, r0
 80131fa:	4405      	add	r5, r0
 80131fc:	9304      	str	r3, [sp, #16]
 80131fe:	f1b8 0f00 	cmp.w	r8, #0
 8013202:	dd05      	ble.n	8013210 <_dtoa_r+0x838>
 8013204:	4659      	mov	r1, fp
 8013206:	4642      	mov	r2, r8
 8013208:	4620      	mov	r0, r4
 801320a:	f000 fe0f 	bl	8013e2c <__lshift>
 801320e:	4683      	mov	fp, r0
 8013210:	9b04      	ldr	r3, [sp, #16]
 8013212:	2b00      	cmp	r3, #0
 8013214:	dd05      	ble.n	8013222 <_dtoa_r+0x84a>
 8013216:	4631      	mov	r1, r6
 8013218:	461a      	mov	r2, r3
 801321a:	4620      	mov	r0, r4
 801321c:	f000 fe06 	bl	8013e2c <__lshift>
 8013220:	4606      	mov	r6, r0
 8013222:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8013224:	2b00      	cmp	r3, #0
 8013226:	d069      	beq.n	80132fc <_dtoa_r+0x924>
 8013228:	4631      	mov	r1, r6
 801322a:	4658      	mov	r0, fp
 801322c:	f000 fe6a 	bl	8013f04 <__mcmp>
 8013230:	2800      	cmp	r0, #0
 8013232:	da63      	bge.n	80132fc <_dtoa_r+0x924>
 8013234:	2300      	movs	r3, #0
 8013236:	4659      	mov	r1, fp
 8013238:	220a      	movs	r2, #10
 801323a:	4620      	mov	r0, r4
 801323c:	f000 fc46 	bl	8013acc <__multadd>
 8013240:	9b08      	ldr	r3, [sp, #32]
 8013242:	f10a 3aff 	add.w	sl, sl, #4294967295
 8013246:	4683      	mov	fp, r0
 8013248:	2b00      	cmp	r3, #0
 801324a:	f000 818f 	beq.w	801356c <_dtoa_r+0xb94>
 801324e:	4639      	mov	r1, r7
 8013250:	2300      	movs	r3, #0
 8013252:	220a      	movs	r2, #10
 8013254:	4620      	mov	r0, r4
 8013256:	f000 fc39 	bl	8013acc <__multadd>
 801325a:	f1b9 0f00 	cmp.w	r9, #0
 801325e:	4607      	mov	r7, r0
 8013260:	f300 808e 	bgt.w	8013380 <_dtoa_r+0x9a8>
 8013264:	9b05      	ldr	r3, [sp, #20]
 8013266:	2b02      	cmp	r3, #2
 8013268:	dc50      	bgt.n	801330c <_dtoa_r+0x934>
 801326a:	e089      	b.n	8013380 <_dtoa_r+0x9a8>
 801326c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801326e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8013272:	e75d      	b.n	8013130 <_dtoa_r+0x758>
 8013274:	9b01      	ldr	r3, [sp, #4]
 8013276:	1e5e      	subs	r6, r3, #1
 8013278:	9b06      	ldr	r3, [sp, #24]
 801327a:	42b3      	cmp	r3, r6
 801327c:	bfbf      	itttt	lt
 801327e:	9b06      	ldrlt	r3, [sp, #24]
 8013280:	9606      	strlt	r6, [sp, #24]
 8013282:	1af2      	sublt	r2, r6, r3
 8013284:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8013286:	bfb6      	itet	lt
 8013288:	189b      	addlt	r3, r3, r2
 801328a:	1b9e      	subge	r6, r3, r6
 801328c:	930d      	strlt	r3, [sp, #52]	; 0x34
 801328e:	9b01      	ldr	r3, [sp, #4]
 8013290:	bfb8      	it	lt
 8013292:	2600      	movlt	r6, #0
 8013294:	2b00      	cmp	r3, #0
 8013296:	bfb5      	itete	lt
 8013298:	eba8 0503 	sublt.w	r5, r8, r3
 801329c:	9b01      	ldrge	r3, [sp, #4]
 801329e:	2300      	movlt	r3, #0
 80132a0:	4645      	movge	r5, r8
 80132a2:	e747      	b.n	8013134 <_dtoa_r+0x75c>
 80132a4:	9e06      	ldr	r6, [sp, #24]
 80132a6:	9f08      	ldr	r7, [sp, #32]
 80132a8:	4645      	mov	r5, r8
 80132aa:	e74c      	b.n	8013146 <_dtoa_r+0x76e>
 80132ac:	9a06      	ldr	r2, [sp, #24]
 80132ae:	e775      	b.n	801319c <_dtoa_r+0x7c4>
 80132b0:	9b05      	ldr	r3, [sp, #20]
 80132b2:	2b01      	cmp	r3, #1
 80132b4:	dc18      	bgt.n	80132e8 <_dtoa_r+0x910>
 80132b6:	9b02      	ldr	r3, [sp, #8]
 80132b8:	b9b3      	cbnz	r3, 80132e8 <_dtoa_r+0x910>
 80132ba:	9b03      	ldr	r3, [sp, #12]
 80132bc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80132c0:	b9a3      	cbnz	r3, 80132ec <_dtoa_r+0x914>
 80132c2:	9b03      	ldr	r3, [sp, #12]
 80132c4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80132c8:	0d1b      	lsrs	r3, r3, #20
 80132ca:	051b      	lsls	r3, r3, #20
 80132cc:	b12b      	cbz	r3, 80132da <_dtoa_r+0x902>
 80132ce:	9b04      	ldr	r3, [sp, #16]
 80132d0:	3301      	adds	r3, #1
 80132d2:	9304      	str	r3, [sp, #16]
 80132d4:	f108 0801 	add.w	r8, r8, #1
 80132d8:	2301      	movs	r3, #1
 80132da:	9306      	str	r3, [sp, #24]
 80132dc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80132de:	2b00      	cmp	r3, #0
 80132e0:	f47f af74 	bne.w	80131cc <_dtoa_r+0x7f4>
 80132e4:	2001      	movs	r0, #1
 80132e6:	e779      	b.n	80131dc <_dtoa_r+0x804>
 80132e8:	2300      	movs	r3, #0
 80132ea:	e7f6      	b.n	80132da <_dtoa_r+0x902>
 80132ec:	9b02      	ldr	r3, [sp, #8]
 80132ee:	e7f4      	b.n	80132da <_dtoa_r+0x902>
 80132f0:	d085      	beq.n	80131fe <_dtoa_r+0x826>
 80132f2:	4618      	mov	r0, r3
 80132f4:	301c      	adds	r0, #28
 80132f6:	e77d      	b.n	80131f4 <_dtoa_r+0x81c>
 80132f8:	40240000 	.word	0x40240000
 80132fc:	9b01      	ldr	r3, [sp, #4]
 80132fe:	2b00      	cmp	r3, #0
 8013300:	dc38      	bgt.n	8013374 <_dtoa_r+0x99c>
 8013302:	9b05      	ldr	r3, [sp, #20]
 8013304:	2b02      	cmp	r3, #2
 8013306:	dd35      	ble.n	8013374 <_dtoa_r+0x99c>
 8013308:	f8dd 9004 	ldr.w	r9, [sp, #4]
 801330c:	f1b9 0f00 	cmp.w	r9, #0
 8013310:	d10d      	bne.n	801332e <_dtoa_r+0x956>
 8013312:	4631      	mov	r1, r6
 8013314:	464b      	mov	r3, r9
 8013316:	2205      	movs	r2, #5
 8013318:	4620      	mov	r0, r4
 801331a:	f000 fbd7 	bl	8013acc <__multadd>
 801331e:	4601      	mov	r1, r0
 8013320:	4606      	mov	r6, r0
 8013322:	4658      	mov	r0, fp
 8013324:	f000 fdee 	bl	8013f04 <__mcmp>
 8013328:	2800      	cmp	r0, #0
 801332a:	f73f adbd 	bgt.w	8012ea8 <_dtoa_r+0x4d0>
 801332e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013330:	9d00      	ldr	r5, [sp, #0]
 8013332:	ea6f 0a03 	mvn.w	sl, r3
 8013336:	f04f 0800 	mov.w	r8, #0
 801333a:	4631      	mov	r1, r6
 801333c:	4620      	mov	r0, r4
 801333e:	f000 fba3 	bl	8013a88 <_Bfree>
 8013342:	2f00      	cmp	r7, #0
 8013344:	f43f aeb4 	beq.w	80130b0 <_dtoa_r+0x6d8>
 8013348:	f1b8 0f00 	cmp.w	r8, #0
 801334c:	d005      	beq.n	801335a <_dtoa_r+0x982>
 801334e:	45b8      	cmp	r8, r7
 8013350:	d003      	beq.n	801335a <_dtoa_r+0x982>
 8013352:	4641      	mov	r1, r8
 8013354:	4620      	mov	r0, r4
 8013356:	f000 fb97 	bl	8013a88 <_Bfree>
 801335a:	4639      	mov	r1, r7
 801335c:	4620      	mov	r0, r4
 801335e:	f000 fb93 	bl	8013a88 <_Bfree>
 8013362:	e6a5      	b.n	80130b0 <_dtoa_r+0x6d8>
 8013364:	2600      	movs	r6, #0
 8013366:	4637      	mov	r7, r6
 8013368:	e7e1      	b.n	801332e <_dtoa_r+0x956>
 801336a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 801336c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8013370:	4637      	mov	r7, r6
 8013372:	e599      	b.n	8012ea8 <_dtoa_r+0x4d0>
 8013374:	9b08      	ldr	r3, [sp, #32]
 8013376:	f8dd 9004 	ldr.w	r9, [sp, #4]
 801337a:	2b00      	cmp	r3, #0
 801337c:	f000 80fd 	beq.w	801357a <_dtoa_r+0xba2>
 8013380:	2d00      	cmp	r5, #0
 8013382:	dd05      	ble.n	8013390 <_dtoa_r+0x9b8>
 8013384:	4639      	mov	r1, r7
 8013386:	462a      	mov	r2, r5
 8013388:	4620      	mov	r0, r4
 801338a:	f000 fd4f 	bl	8013e2c <__lshift>
 801338e:	4607      	mov	r7, r0
 8013390:	9b06      	ldr	r3, [sp, #24]
 8013392:	2b00      	cmp	r3, #0
 8013394:	d05c      	beq.n	8013450 <_dtoa_r+0xa78>
 8013396:	6879      	ldr	r1, [r7, #4]
 8013398:	4620      	mov	r0, r4
 801339a:	f000 fb35 	bl	8013a08 <_Balloc>
 801339e:	4605      	mov	r5, r0
 80133a0:	b928      	cbnz	r0, 80133ae <_dtoa_r+0x9d6>
 80133a2:	4b80      	ldr	r3, [pc, #512]	; (80135a4 <_dtoa_r+0xbcc>)
 80133a4:	4602      	mov	r2, r0
 80133a6:	f240 21ea 	movw	r1, #746	; 0x2ea
 80133aa:	f7ff bb2e 	b.w	8012a0a <_dtoa_r+0x32>
 80133ae:	693a      	ldr	r2, [r7, #16]
 80133b0:	3202      	adds	r2, #2
 80133b2:	0092      	lsls	r2, r2, #2
 80133b4:	f107 010c 	add.w	r1, r7, #12
 80133b8:	300c      	adds	r0, #12
 80133ba:	f7fe fbdf 	bl	8011b7c <memcpy>
 80133be:	2201      	movs	r2, #1
 80133c0:	4629      	mov	r1, r5
 80133c2:	4620      	mov	r0, r4
 80133c4:	f000 fd32 	bl	8013e2c <__lshift>
 80133c8:	9b00      	ldr	r3, [sp, #0]
 80133ca:	3301      	adds	r3, #1
 80133cc:	9301      	str	r3, [sp, #4]
 80133ce:	9b00      	ldr	r3, [sp, #0]
 80133d0:	444b      	add	r3, r9
 80133d2:	9307      	str	r3, [sp, #28]
 80133d4:	9b02      	ldr	r3, [sp, #8]
 80133d6:	f003 0301 	and.w	r3, r3, #1
 80133da:	46b8      	mov	r8, r7
 80133dc:	9306      	str	r3, [sp, #24]
 80133de:	4607      	mov	r7, r0
 80133e0:	9b01      	ldr	r3, [sp, #4]
 80133e2:	4631      	mov	r1, r6
 80133e4:	3b01      	subs	r3, #1
 80133e6:	4658      	mov	r0, fp
 80133e8:	9302      	str	r3, [sp, #8]
 80133ea:	f7ff fa68 	bl	80128be <quorem>
 80133ee:	4603      	mov	r3, r0
 80133f0:	3330      	adds	r3, #48	; 0x30
 80133f2:	9004      	str	r0, [sp, #16]
 80133f4:	4641      	mov	r1, r8
 80133f6:	4658      	mov	r0, fp
 80133f8:	9308      	str	r3, [sp, #32]
 80133fa:	f000 fd83 	bl	8013f04 <__mcmp>
 80133fe:	463a      	mov	r2, r7
 8013400:	4681      	mov	r9, r0
 8013402:	4631      	mov	r1, r6
 8013404:	4620      	mov	r0, r4
 8013406:	f000 fd99 	bl	8013f3c <__mdiff>
 801340a:	68c2      	ldr	r2, [r0, #12]
 801340c:	9b08      	ldr	r3, [sp, #32]
 801340e:	4605      	mov	r5, r0
 8013410:	bb02      	cbnz	r2, 8013454 <_dtoa_r+0xa7c>
 8013412:	4601      	mov	r1, r0
 8013414:	4658      	mov	r0, fp
 8013416:	f000 fd75 	bl	8013f04 <__mcmp>
 801341a:	9b08      	ldr	r3, [sp, #32]
 801341c:	4602      	mov	r2, r0
 801341e:	4629      	mov	r1, r5
 8013420:	4620      	mov	r0, r4
 8013422:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8013426:	f000 fb2f 	bl	8013a88 <_Bfree>
 801342a:	9b05      	ldr	r3, [sp, #20]
 801342c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801342e:	9d01      	ldr	r5, [sp, #4]
 8013430:	ea43 0102 	orr.w	r1, r3, r2
 8013434:	9b06      	ldr	r3, [sp, #24]
 8013436:	430b      	orrs	r3, r1
 8013438:	9b08      	ldr	r3, [sp, #32]
 801343a:	d10d      	bne.n	8013458 <_dtoa_r+0xa80>
 801343c:	2b39      	cmp	r3, #57	; 0x39
 801343e:	d029      	beq.n	8013494 <_dtoa_r+0xabc>
 8013440:	f1b9 0f00 	cmp.w	r9, #0
 8013444:	dd01      	ble.n	801344a <_dtoa_r+0xa72>
 8013446:	9b04      	ldr	r3, [sp, #16]
 8013448:	3331      	adds	r3, #49	; 0x31
 801344a:	9a02      	ldr	r2, [sp, #8]
 801344c:	7013      	strb	r3, [r2, #0]
 801344e:	e774      	b.n	801333a <_dtoa_r+0x962>
 8013450:	4638      	mov	r0, r7
 8013452:	e7b9      	b.n	80133c8 <_dtoa_r+0x9f0>
 8013454:	2201      	movs	r2, #1
 8013456:	e7e2      	b.n	801341e <_dtoa_r+0xa46>
 8013458:	f1b9 0f00 	cmp.w	r9, #0
 801345c:	db06      	blt.n	801346c <_dtoa_r+0xa94>
 801345e:	9905      	ldr	r1, [sp, #20]
 8013460:	ea41 0909 	orr.w	r9, r1, r9
 8013464:	9906      	ldr	r1, [sp, #24]
 8013466:	ea59 0101 	orrs.w	r1, r9, r1
 801346a:	d120      	bne.n	80134ae <_dtoa_r+0xad6>
 801346c:	2a00      	cmp	r2, #0
 801346e:	ddec      	ble.n	801344a <_dtoa_r+0xa72>
 8013470:	4659      	mov	r1, fp
 8013472:	2201      	movs	r2, #1
 8013474:	4620      	mov	r0, r4
 8013476:	9301      	str	r3, [sp, #4]
 8013478:	f000 fcd8 	bl	8013e2c <__lshift>
 801347c:	4631      	mov	r1, r6
 801347e:	4683      	mov	fp, r0
 8013480:	f000 fd40 	bl	8013f04 <__mcmp>
 8013484:	2800      	cmp	r0, #0
 8013486:	9b01      	ldr	r3, [sp, #4]
 8013488:	dc02      	bgt.n	8013490 <_dtoa_r+0xab8>
 801348a:	d1de      	bne.n	801344a <_dtoa_r+0xa72>
 801348c:	07da      	lsls	r2, r3, #31
 801348e:	d5dc      	bpl.n	801344a <_dtoa_r+0xa72>
 8013490:	2b39      	cmp	r3, #57	; 0x39
 8013492:	d1d8      	bne.n	8013446 <_dtoa_r+0xa6e>
 8013494:	9a02      	ldr	r2, [sp, #8]
 8013496:	2339      	movs	r3, #57	; 0x39
 8013498:	7013      	strb	r3, [r2, #0]
 801349a:	462b      	mov	r3, r5
 801349c:	461d      	mov	r5, r3
 801349e:	3b01      	subs	r3, #1
 80134a0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80134a4:	2a39      	cmp	r2, #57	; 0x39
 80134a6:	d050      	beq.n	801354a <_dtoa_r+0xb72>
 80134a8:	3201      	adds	r2, #1
 80134aa:	701a      	strb	r2, [r3, #0]
 80134ac:	e745      	b.n	801333a <_dtoa_r+0x962>
 80134ae:	2a00      	cmp	r2, #0
 80134b0:	dd03      	ble.n	80134ba <_dtoa_r+0xae2>
 80134b2:	2b39      	cmp	r3, #57	; 0x39
 80134b4:	d0ee      	beq.n	8013494 <_dtoa_r+0xabc>
 80134b6:	3301      	adds	r3, #1
 80134b8:	e7c7      	b.n	801344a <_dtoa_r+0xa72>
 80134ba:	9a01      	ldr	r2, [sp, #4]
 80134bc:	9907      	ldr	r1, [sp, #28]
 80134be:	f802 3c01 	strb.w	r3, [r2, #-1]
 80134c2:	428a      	cmp	r2, r1
 80134c4:	d02a      	beq.n	801351c <_dtoa_r+0xb44>
 80134c6:	4659      	mov	r1, fp
 80134c8:	2300      	movs	r3, #0
 80134ca:	220a      	movs	r2, #10
 80134cc:	4620      	mov	r0, r4
 80134ce:	f000 fafd 	bl	8013acc <__multadd>
 80134d2:	45b8      	cmp	r8, r7
 80134d4:	4683      	mov	fp, r0
 80134d6:	f04f 0300 	mov.w	r3, #0
 80134da:	f04f 020a 	mov.w	r2, #10
 80134de:	4641      	mov	r1, r8
 80134e0:	4620      	mov	r0, r4
 80134e2:	d107      	bne.n	80134f4 <_dtoa_r+0xb1c>
 80134e4:	f000 faf2 	bl	8013acc <__multadd>
 80134e8:	4680      	mov	r8, r0
 80134ea:	4607      	mov	r7, r0
 80134ec:	9b01      	ldr	r3, [sp, #4]
 80134ee:	3301      	adds	r3, #1
 80134f0:	9301      	str	r3, [sp, #4]
 80134f2:	e775      	b.n	80133e0 <_dtoa_r+0xa08>
 80134f4:	f000 faea 	bl	8013acc <__multadd>
 80134f8:	4639      	mov	r1, r7
 80134fa:	4680      	mov	r8, r0
 80134fc:	2300      	movs	r3, #0
 80134fe:	220a      	movs	r2, #10
 8013500:	4620      	mov	r0, r4
 8013502:	f000 fae3 	bl	8013acc <__multadd>
 8013506:	4607      	mov	r7, r0
 8013508:	e7f0      	b.n	80134ec <_dtoa_r+0xb14>
 801350a:	f1b9 0f00 	cmp.w	r9, #0
 801350e:	9a00      	ldr	r2, [sp, #0]
 8013510:	bfcc      	ite	gt
 8013512:	464d      	movgt	r5, r9
 8013514:	2501      	movle	r5, #1
 8013516:	4415      	add	r5, r2
 8013518:	f04f 0800 	mov.w	r8, #0
 801351c:	4659      	mov	r1, fp
 801351e:	2201      	movs	r2, #1
 8013520:	4620      	mov	r0, r4
 8013522:	9301      	str	r3, [sp, #4]
 8013524:	f000 fc82 	bl	8013e2c <__lshift>
 8013528:	4631      	mov	r1, r6
 801352a:	4683      	mov	fp, r0
 801352c:	f000 fcea 	bl	8013f04 <__mcmp>
 8013530:	2800      	cmp	r0, #0
 8013532:	dcb2      	bgt.n	801349a <_dtoa_r+0xac2>
 8013534:	d102      	bne.n	801353c <_dtoa_r+0xb64>
 8013536:	9b01      	ldr	r3, [sp, #4]
 8013538:	07db      	lsls	r3, r3, #31
 801353a:	d4ae      	bmi.n	801349a <_dtoa_r+0xac2>
 801353c:	462b      	mov	r3, r5
 801353e:	461d      	mov	r5, r3
 8013540:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8013544:	2a30      	cmp	r2, #48	; 0x30
 8013546:	d0fa      	beq.n	801353e <_dtoa_r+0xb66>
 8013548:	e6f7      	b.n	801333a <_dtoa_r+0x962>
 801354a:	9a00      	ldr	r2, [sp, #0]
 801354c:	429a      	cmp	r2, r3
 801354e:	d1a5      	bne.n	801349c <_dtoa_r+0xac4>
 8013550:	f10a 0a01 	add.w	sl, sl, #1
 8013554:	2331      	movs	r3, #49	; 0x31
 8013556:	e779      	b.n	801344c <_dtoa_r+0xa74>
 8013558:	4b13      	ldr	r3, [pc, #76]	; (80135a8 <_dtoa_r+0xbd0>)
 801355a:	f7ff baaf 	b.w	8012abc <_dtoa_r+0xe4>
 801355e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8013560:	2b00      	cmp	r3, #0
 8013562:	f47f aa86 	bne.w	8012a72 <_dtoa_r+0x9a>
 8013566:	4b11      	ldr	r3, [pc, #68]	; (80135ac <_dtoa_r+0xbd4>)
 8013568:	f7ff baa8 	b.w	8012abc <_dtoa_r+0xe4>
 801356c:	f1b9 0f00 	cmp.w	r9, #0
 8013570:	dc03      	bgt.n	801357a <_dtoa_r+0xba2>
 8013572:	9b05      	ldr	r3, [sp, #20]
 8013574:	2b02      	cmp	r3, #2
 8013576:	f73f aec9 	bgt.w	801330c <_dtoa_r+0x934>
 801357a:	9d00      	ldr	r5, [sp, #0]
 801357c:	4631      	mov	r1, r6
 801357e:	4658      	mov	r0, fp
 8013580:	f7ff f99d 	bl	80128be <quorem>
 8013584:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8013588:	f805 3b01 	strb.w	r3, [r5], #1
 801358c:	9a00      	ldr	r2, [sp, #0]
 801358e:	1aaa      	subs	r2, r5, r2
 8013590:	4591      	cmp	r9, r2
 8013592:	ddba      	ble.n	801350a <_dtoa_r+0xb32>
 8013594:	4659      	mov	r1, fp
 8013596:	2300      	movs	r3, #0
 8013598:	220a      	movs	r2, #10
 801359a:	4620      	mov	r0, r4
 801359c:	f000 fa96 	bl	8013acc <__multadd>
 80135a0:	4683      	mov	fp, r0
 80135a2:	e7eb      	b.n	801357c <_dtoa_r+0xba4>
 80135a4:	08015c1c 	.word	0x08015c1c
 80135a8:	08015b75 	.word	0x08015b75
 80135ac:	08015b99 	.word	0x08015b99

080135b0 <__sflush_r>:
 80135b0:	898a      	ldrh	r2, [r1, #12]
 80135b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80135b6:	4605      	mov	r5, r0
 80135b8:	0710      	lsls	r0, r2, #28
 80135ba:	460c      	mov	r4, r1
 80135bc:	d458      	bmi.n	8013670 <__sflush_r+0xc0>
 80135be:	684b      	ldr	r3, [r1, #4]
 80135c0:	2b00      	cmp	r3, #0
 80135c2:	dc05      	bgt.n	80135d0 <__sflush_r+0x20>
 80135c4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80135c6:	2b00      	cmp	r3, #0
 80135c8:	dc02      	bgt.n	80135d0 <__sflush_r+0x20>
 80135ca:	2000      	movs	r0, #0
 80135cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80135d0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80135d2:	2e00      	cmp	r6, #0
 80135d4:	d0f9      	beq.n	80135ca <__sflush_r+0x1a>
 80135d6:	2300      	movs	r3, #0
 80135d8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80135dc:	682f      	ldr	r7, [r5, #0]
 80135de:	602b      	str	r3, [r5, #0]
 80135e0:	d032      	beq.n	8013648 <__sflush_r+0x98>
 80135e2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80135e4:	89a3      	ldrh	r3, [r4, #12]
 80135e6:	075a      	lsls	r2, r3, #29
 80135e8:	d505      	bpl.n	80135f6 <__sflush_r+0x46>
 80135ea:	6863      	ldr	r3, [r4, #4]
 80135ec:	1ac0      	subs	r0, r0, r3
 80135ee:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80135f0:	b10b      	cbz	r3, 80135f6 <__sflush_r+0x46>
 80135f2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80135f4:	1ac0      	subs	r0, r0, r3
 80135f6:	2300      	movs	r3, #0
 80135f8:	4602      	mov	r2, r0
 80135fa:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80135fc:	6a21      	ldr	r1, [r4, #32]
 80135fe:	4628      	mov	r0, r5
 8013600:	47b0      	blx	r6
 8013602:	1c43      	adds	r3, r0, #1
 8013604:	89a3      	ldrh	r3, [r4, #12]
 8013606:	d106      	bne.n	8013616 <__sflush_r+0x66>
 8013608:	6829      	ldr	r1, [r5, #0]
 801360a:	291d      	cmp	r1, #29
 801360c:	d82c      	bhi.n	8013668 <__sflush_r+0xb8>
 801360e:	4a2a      	ldr	r2, [pc, #168]	; (80136b8 <__sflush_r+0x108>)
 8013610:	40ca      	lsrs	r2, r1
 8013612:	07d6      	lsls	r6, r2, #31
 8013614:	d528      	bpl.n	8013668 <__sflush_r+0xb8>
 8013616:	2200      	movs	r2, #0
 8013618:	6062      	str	r2, [r4, #4]
 801361a:	04d9      	lsls	r1, r3, #19
 801361c:	6922      	ldr	r2, [r4, #16]
 801361e:	6022      	str	r2, [r4, #0]
 8013620:	d504      	bpl.n	801362c <__sflush_r+0x7c>
 8013622:	1c42      	adds	r2, r0, #1
 8013624:	d101      	bne.n	801362a <__sflush_r+0x7a>
 8013626:	682b      	ldr	r3, [r5, #0]
 8013628:	b903      	cbnz	r3, 801362c <__sflush_r+0x7c>
 801362a:	6560      	str	r0, [r4, #84]	; 0x54
 801362c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801362e:	602f      	str	r7, [r5, #0]
 8013630:	2900      	cmp	r1, #0
 8013632:	d0ca      	beq.n	80135ca <__sflush_r+0x1a>
 8013634:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8013638:	4299      	cmp	r1, r3
 801363a:	d002      	beq.n	8013642 <__sflush_r+0x92>
 801363c:	4628      	mov	r0, r5
 801363e:	f000 fd71 	bl	8014124 <_free_r>
 8013642:	2000      	movs	r0, #0
 8013644:	6360      	str	r0, [r4, #52]	; 0x34
 8013646:	e7c1      	b.n	80135cc <__sflush_r+0x1c>
 8013648:	6a21      	ldr	r1, [r4, #32]
 801364a:	2301      	movs	r3, #1
 801364c:	4628      	mov	r0, r5
 801364e:	47b0      	blx	r6
 8013650:	1c41      	adds	r1, r0, #1
 8013652:	d1c7      	bne.n	80135e4 <__sflush_r+0x34>
 8013654:	682b      	ldr	r3, [r5, #0]
 8013656:	2b00      	cmp	r3, #0
 8013658:	d0c4      	beq.n	80135e4 <__sflush_r+0x34>
 801365a:	2b1d      	cmp	r3, #29
 801365c:	d001      	beq.n	8013662 <__sflush_r+0xb2>
 801365e:	2b16      	cmp	r3, #22
 8013660:	d101      	bne.n	8013666 <__sflush_r+0xb6>
 8013662:	602f      	str	r7, [r5, #0]
 8013664:	e7b1      	b.n	80135ca <__sflush_r+0x1a>
 8013666:	89a3      	ldrh	r3, [r4, #12]
 8013668:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801366c:	81a3      	strh	r3, [r4, #12]
 801366e:	e7ad      	b.n	80135cc <__sflush_r+0x1c>
 8013670:	690f      	ldr	r7, [r1, #16]
 8013672:	2f00      	cmp	r7, #0
 8013674:	d0a9      	beq.n	80135ca <__sflush_r+0x1a>
 8013676:	0793      	lsls	r3, r2, #30
 8013678:	680e      	ldr	r6, [r1, #0]
 801367a:	bf08      	it	eq
 801367c:	694b      	ldreq	r3, [r1, #20]
 801367e:	600f      	str	r7, [r1, #0]
 8013680:	bf18      	it	ne
 8013682:	2300      	movne	r3, #0
 8013684:	eba6 0807 	sub.w	r8, r6, r7
 8013688:	608b      	str	r3, [r1, #8]
 801368a:	f1b8 0f00 	cmp.w	r8, #0
 801368e:	dd9c      	ble.n	80135ca <__sflush_r+0x1a>
 8013690:	6a21      	ldr	r1, [r4, #32]
 8013692:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8013694:	4643      	mov	r3, r8
 8013696:	463a      	mov	r2, r7
 8013698:	4628      	mov	r0, r5
 801369a:	47b0      	blx	r6
 801369c:	2800      	cmp	r0, #0
 801369e:	dc06      	bgt.n	80136ae <__sflush_r+0xfe>
 80136a0:	89a3      	ldrh	r3, [r4, #12]
 80136a2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80136a6:	81a3      	strh	r3, [r4, #12]
 80136a8:	f04f 30ff 	mov.w	r0, #4294967295
 80136ac:	e78e      	b.n	80135cc <__sflush_r+0x1c>
 80136ae:	4407      	add	r7, r0
 80136b0:	eba8 0800 	sub.w	r8, r8, r0
 80136b4:	e7e9      	b.n	801368a <__sflush_r+0xda>
 80136b6:	bf00      	nop
 80136b8:	20400001 	.word	0x20400001

080136bc <_fflush_r>:
 80136bc:	b538      	push	{r3, r4, r5, lr}
 80136be:	690b      	ldr	r3, [r1, #16]
 80136c0:	4605      	mov	r5, r0
 80136c2:	460c      	mov	r4, r1
 80136c4:	b913      	cbnz	r3, 80136cc <_fflush_r+0x10>
 80136c6:	2500      	movs	r5, #0
 80136c8:	4628      	mov	r0, r5
 80136ca:	bd38      	pop	{r3, r4, r5, pc}
 80136cc:	b118      	cbz	r0, 80136d6 <_fflush_r+0x1a>
 80136ce:	6983      	ldr	r3, [r0, #24]
 80136d0:	b90b      	cbnz	r3, 80136d6 <_fflush_r+0x1a>
 80136d2:	f000 f887 	bl	80137e4 <__sinit>
 80136d6:	4b14      	ldr	r3, [pc, #80]	; (8013728 <_fflush_r+0x6c>)
 80136d8:	429c      	cmp	r4, r3
 80136da:	d11b      	bne.n	8013714 <_fflush_r+0x58>
 80136dc:	686c      	ldr	r4, [r5, #4]
 80136de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80136e2:	2b00      	cmp	r3, #0
 80136e4:	d0ef      	beq.n	80136c6 <_fflush_r+0xa>
 80136e6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80136e8:	07d0      	lsls	r0, r2, #31
 80136ea:	d404      	bmi.n	80136f6 <_fflush_r+0x3a>
 80136ec:	0599      	lsls	r1, r3, #22
 80136ee:	d402      	bmi.n	80136f6 <_fflush_r+0x3a>
 80136f0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80136f2:	f000 f91a 	bl	801392a <__retarget_lock_acquire_recursive>
 80136f6:	4628      	mov	r0, r5
 80136f8:	4621      	mov	r1, r4
 80136fa:	f7ff ff59 	bl	80135b0 <__sflush_r>
 80136fe:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8013700:	07da      	lsls	r2, r3, #31
 8013702:	4605      	mov	r5, r0
 8013704:	d4e0      	bmi.n	80136c8 <_fflush_r+0xc>
 8013706:	89a3      	ldrh	r3, [r4, #12]
 8013708:	059b      	lsls	r3, r3, #22
 801370a:	d4dd      	bmi.n	80136c8 <_fflush_r+0xc>
 801370c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801370e:	f000 f90d 	bl	801392c <__retarget_lock_release_recursive>
 8013712:	e7d9      	b.n	80136c8 <_fflush_r+0xc>
 8013714:	4b05      	ldr	r3, [pc, #20]	; (801372c <_fflush_r+0x70>)
 8013716:	429c      	cmp	r4, r3
 8013718:	d101      	bne.n	801371e <_fflush_r+0x62>
 801371a:	68ac      	ldr	r4, [r5, #8]
 801371c:	e7df      	b.n	80136de <_fflush_r+0x22>
 801371e:	4b04      	ldr	r3, [pc, #16]	; (8013730 <_fflush_r+0x74>)
 8013720:	429c      	cmp	r4, r3
 8013722:	bf08      	it	eq
 8013724:	68ec      	ldreq	r4, [r5, #12]
 8013726:	e7da      	b.n	80136de <_fflush_r+0x22>
 8013728:	08015c50 	.word	0x08015c50
 801372c:	08015c70 	.word	0x08015c70
 8013730:	08015c30 	.word	0x08015c30

08013734 <std>:
 8013734:	2300      	movs	r3, #0
 8013736:	b510      	push	{r4, lr}
 8013738:	4604      	mov	r4, r0
 801373a:	e9c0 3300 	strd	r3, r3, [r0]
 801373e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8013742:	6083      	str	r3, [r0, #8]
 8013744:	8181      	strh	r1, [r0, #12]
 8013746:	6643      	str	r3, [r0, #100]	; 0x64
 8013748:	81c2      	strh	r2, [r0, #14]
 801374a:	6183      	str	r3, [r0, #24]
 801374c:	4619      	mov	r1, r3
 801374e:	2208      	movs	r2, #8
 8013750:	305c      	adds	r0, #92	; 0x5c
 8013752:	f7fe fa21 	bl	8011b98 <memset>
 8013756:	4b05      	ldr	r3, [pc, #20]	; (801376c <std+0x38>)
 8013758:	6263      	str	r3, [r4, #36]	; 0x24
 801375a:	4b05      	ldr	r3, [pc, #20]	; (8013770 <std+0x3c>)
 801375c:	62a3      	str	r3, [r4, #40]	; 0x28
 801375e:	4b05      	ldr	r3, [pc, #20]	; (8013774 <std+0x40>)
 8013760:	62e3      	str	r3, [r4, #44]	; 0x2c
 8013762:	4b05      	ldr	r3, [pc, #20]	; (8013778 <std+0x44>)
 8013764:	6224      	str	r4, [r4, #32]
 8013766:	6323      	str	r3, [r4, #48]	; 0x30
 8013768:	bd10      	pop	{r4, pc}
 801376a:	bf00      	nop
 801376c:	08014321 	.word	0x08014321
 8013770:	08014343 	.word	0x08014343
 8013774:	0801437b 	.word	0x0801437b
 8013778:	0801439f 	.word	0x0801439f

0801377c <_cleanup_r>:
 801377c:	4901      	ldr	r1, [pc, #4]	; (8013784 <_cleanup_r+0x8>)
 801377e:	f000 b8af 	b.w	80138e0 <_fwalk_reent>
 8013782:	bf00      	nop
 8013784:	080136bd 	.word	0x080136bd

08013788 <__sfmoreglue>:
 8013788:	b570      	push	{r4, r5, r6, lr}
 801378a:	1e4a      	subs	r2, r1, #1
 801378c:	2568      	movs	r5, #104	; 0x68
 801378e:	4355      	muls	r5, r2
 8013790:	460e      	mov	r6, r1
 8013792:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8013796:	f000 fd15 	bl	80141c4 <_malloc_r>
 801379a:	4604      	mov	r4, r0
 801379c:	b140      	cbz	r0, 80137b0 <__sfmoreglue+0x28>
 801379e:	2100      	movs	r1, #0
 80137a0:	e9c0 1600 	strd	r1, r6, [r0]
 80137a4:	300c      	adds	r0, #12
 80137a6:	60a0      	str	r0, [r4, #8]
 80137a8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80137ac:	f7fe f9f4 	bl	8011b98 <memset>
 80137b0:	4620      	mov	r0, r4
 80137b2:	bd70      	pop	{r4, r5, r6, pc}

080137b4 <__sfp_lock_acquire>:
 80137b4:	4801      	ldr	r0, [pc, #4]	; (80137bc <__sfp_lock_acquire+0x8>)
 80137b6:	f000 b8b8 	b.w	801392a <__retarget_lock_acquire_recursive>
 80137ba:	bf00      	nop
 80137bc:	2000dd54 	.word	0x2000dd54

080137c0 <__sfp_lock_release>:
 80137c0:	4801      	ldr	r0, [pc, #4]	; (80137c8 <__sfp_lock_release+0x8>)
 80137c2:	f000 b8b3 	b.w	801392c <__retarget_lock_release_recursive>
 80137c6:	bf00      	nop
 80137c8:	2000dd54 	.word	0x2000dd54

080137cc <__sinit_lock_acquire>:
 80137cc:	4801      	ldr	r0, [pc, #4]	; (80137d4 <__sinit_lock_acquire+0x8>)
 80137ce:	f000 b8ac 	b.w	801392a <__retarget_lock_acquire_recursive>
 80137d2:	bf00      	nop
 80137d4:	2000dd4f 	.word	0x2000dd4f

080137d8 <__sinit_lock_release>:
 80137d8:	4801      	ldr	r0, [pc, #4]	; (80137e0 <__sinit_lock_release+0x8>)
 80137da:	f000 b8a7 	b.w	801392c <__retarget_lock_release_recursive>
 80137de:	bf00      	nop
 80137e0:	2000dd4f 	.word	0x2000dd4f

080137e4 <__sinit>:
 80137e4:	b510      	push	{r4, lr}
 80137e6:	4604      	mov	r4, r0
 80137e8:	f7ff fff0 	bl	80137cc <__sinit_lock_acquire>
 80137ec:	69a3      	ldr	r3, [r4, #24]
 80137ee:	b11b      	cbz	r3, 80137f8 <__sinit+0x14>
 80137f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80137f4:	f7ff bff0 	b.w	80137d8 <__sinit_lock_release>
 80137f8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80137fc:	6523      	str	r3, [r4, #80]	; 0x50
 80137fe:	4b13      	ldr	r3, [pc, #76]	; (801384c <__sinit+0x68>)
 8013800:	4a13      	ldr	r2, [pc, #76]	; (8013850 <__sinit+0x6c>)
 8013802:	681b      	ldr	r3, [r3, #0]
 8013804:	62a2      	str	r2, [r4, #40]	; 0x28
 8013806:	42a3      	cmp	r3, r4
 8013808:	bf04      	itt	eq
 801380a:	2301      	moveq	r3, #1
 801380c:	61a3      	streq	r3, [r4, #24]
 801380e:	4620      	mov	r0, r4
 8013810:	f000 f820 	bl	8013854 <__sfp>
 8013814:	6060      	str	r0, [r4, #4]
 8013816:	4620      	mov	r0, r4
 8013818:	f000 f81c 	bl	8013854 <__sfp>
 801381c:	60a0      	str	r0, [r4, #8]
 801381e:	4620      	mov	r0, r4
 8013820:	f000 f818 	bl	8013854 <__sfp>
 8013824:	2200      	movs	r2, #0
 8013826:	60e0      	str	r0, [r4, #12]
 8013828:	2104      	movs	r1, #4
 801382a:	6860      	ldr	r0, [r4, #4]
 801382c:	f7ff ff82 	bl	8013734 <std>
 8013830:	68a0      	ldr	r0, [r4, #8]
 8013832:	2201      	movs	r2, #1
 8013834:	2109      	movs	r1, #9
 8013836:	f7ff ff7d 	bl	8013734 <std>
 801383a:	68e0      	ldr	r0, [r4, #12]
 801383c:	2202      	movs	r2, #2
 801383e:	2112      	movs	r1, #18
 8013840:	f7ff ff78 	bl	8013734 <std>
 8013844:	2301      	movs	r3, #1
 8013846:	61a3      	str	r3, [r4, #24]
 8013848:	e7d2      	b.n	80137f0 <__sinit+0xc>
 801384a:	bf00      	nop
 801384c:	08015b50 	.word	0x08015b50
 8013850:	0801377d 	.word	0x0801377d

08013854 <__sfp>:
 8013854:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013856:	4607      	mov	r7, r0
 8013858:	f7ff ffac 	bl	80137b4 <__sfp_lock_acquire>
 801385c:	4b1e      	ldr	r3, [pc, #120]	; (80138d8 <__sfp+0x84>)
 801385e:	681e      	ldr	r6, [r3, #0]
 8013860:	69b3      	ldr	r3, [r6, #24]
 8013862:	b913      	cbnz	r3, 801386a <__sfp+0x16>
 8013864:	4630      	mov	r0, r6
 8013866:	f7ff ffbd 	bl	80137e4 <__sinit>
 801386a:	3648      	adds	r6, #72	; 0x48
 801386c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8013870:	3b01      	subs	r3, #1
 8013872:	d503      	bpl.n	801387c <__sfp+0x28>
 8013874:	6833      	ldr	r3, [r6, #0]
 8013876:	b30b      	cbz	r3, 80138bc <__sfp+0x68>
 8013878:	6836      	ldr	r6, [r6, #0]
 801387a:	e7f7      	b.n	801386c <__sfp+0x18>
 801387c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8013880:	b9d5      	cbnz	r5, 80138b8 <__sfp+0x64>
 8013882:	4b16      	ldr	r3, [pc, #88]	; (80138dc <__sfp+0x88>)
 8013884:	60e3      	str	r3, [r4, #12]
 8013886:	f104 0058 	add.w	r0, r4, #88	; 0x58
 801388a:	6665      	str	r5, [r4, #100]	; 0x64
 801388c:	f000 f84c 	bl	8013928 <__retarget_lock_init_recursive>
 8013890:	f7ff ff96 	bl	80137c0 <__sfp_lock_release>
 8013894:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8013898:	e9c4 5504 	strd	r5, r5, [r4, #16]
 801389c:	6025      	str	r5, [r4, #0]
 801389e:	61a5      	str	r5, [r4, #24]
 80138a0:	2208      	movs	r2, #8
 80138a2:	4629      	mov	r1, r5
 80138a4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80138a8:	f7fe f976 	bl	8011b98 <memset>
 80138ac:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80138b0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80138b4:	4620      	mov	r0, r4
 80138b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80138b8:	3468      	adds	r4, #104	; 0x68
 80138ba:	e7d9      	b.n	8013870 <__sfp+0x1c>
 80138bc:	2104      	movs	r1, #4
 80138be:	4638      	mov	r0, r7
 80138c0:	f7ff ff62 	bl	8013788 <__sfmoreglue>
 80138c4:	4604      	mov	r4, r0
 80138c6:	6030      	str	r0, [r6, #0]
 80138c8:	2800      	cmp	r0, #0
 80138ca:	d1d5      	bne.n	8013878 <__sfp+0x24>
 80138cc:	f7ff ff78 	bl	80137c0 <__sfp_lock_release>
 80138d0:	230c      	movs	r3, #12
 80138d2:	603b      	str	r3, [r7, #0]
 80138d4:	e7ee      	b.n	80138b4 <__sfp+0x60>
 80138d6:	bf00      	nop
 80138d8:	08015b50 	.word	0x08015b50
 80138dc:	ffff0001 	.word	0xffff0001

080138e0 <_fwalk_reent>:
 80138e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80138e4:	4606      	mov	r6, r0
 80138e6:	4688      	mov	r8, r1
 80138e8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80138ec:	2700      	movs	r7, #0
 80138ee:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80138f2:	f1b9 0901 	subs.w	r9, r9, #1
 80138f6:	d505      	bpl.n	8013904 <_fwalk_reent+0x24>
 80138f8:	6824      	ldr	r4, [r4, #0]
 80138fa:	2c00      	cmp	r4, #0
 80138fc:	d1f7      	bne.n	80138ee <_fwalk_reent+0xe>
 80138fe:	4638      	mov	r0, r7
 8013900:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013904:	89ab      	ldrh	r3, [r5, #12]
 8013906:	2b01      	cmp	r3, #1
 8013908:	d907      	bls.n	801391a <_fwalk_reent+0x3a>
 801390a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801390e:	3301      	adds	r3, #1
 8013910:	d003      	beq.n	801391a <_fwalk_reent+0x3a>
 8013912:	4629      	mov	r1, r5
 8013914:	4630      	mov	r0, r6
 8013916:	47c0      	blx	r8
 8013918:	4307      	orrs	r7, r0
 801391a:	3568      	adds	r5, #104	; 0x68
 801391c:	e7e9      	b.n	80138f2 <_fwalk_reent+0x12>
	...

08013920 <_localeconv_r>:
 8013920:	4800      	ldr	r0, [pc, #0]	; (8013924 <_localeconv_r+0x4>)
 8013922:	4770      	bx	lr
 8013924:	20000458 	.word	0x20000458

08013928 <__retarget_lock_init_recursive>:
 8013928:	4770      	bx	lr

0801392a <__retarget_lock_acquire_recursive>:
 801392a:	4770      	bx	lr

0801392c <__retarget_lock_release_recursive>:
 801392c:	4770      	bx	lr

0801392e <__swhatbuf_r>:
 801392e:	b570      	push	{r4, r5, r6, lr}
 8013930:	460e      	mov	r6, r1
 8013932:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013936:	2900      	cmp	r1, #0
 8013938:	b096      	sub	sp, #88	; 0x58
 801393a:	4614      	mov	r4, r2
 801393c:	461d      	mov	r5, r3
 801393e:	da07      	bge.n	8013950 <__swhatbuf_r+0x22>
 8013940:	2300      	movs	r3, #0
 8013942:	602b      	str	r3, [r5, #0]
 8013944:	89b3      	ldrh	r3, [r6, #12]
 8013946:	061a      	lsls	r2, r3, #24
 8013948:	d410      	bmi.n	801396c <__swhatbuf_r+0x3e>
 801394a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801394e:	e00e      	b.n	801396e <__swhatbuf_r+0x40>
 8013950:	466a      	mov	r2, sp
 8013952:	f000 fd4b 	bl	80143ec <_fstat_r>
 8013956:	2800      	cmp	r0, #0
 8013958:	dbf2      	blt.n	8013940 <__swhatbuf_r+0x12>
 801395a:	9a01      	ldr	r2, [sp, #4]
 801395c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8013960:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8013964:	425a      	negs	r2, r3
 8013966:	415a      	adcs	r2, r3
 8013968:	602a      	str	r2, [r5, #0]
 801396a:	e7ee      	b.n	801394a <__swhatbuf_r+0x1c>
 801396c:	2340      	movs	r3, #64	; 0x40
 801396e:	2000      	movs	r0, #0
 8013970:	6023      	str	r3, [r4, #0]
 8013972:	b016      	add	sp, #88	; 0x58
 8013974:	bd70      	pop	{r4, r5, r6, pc}
	...

08013978 <__smakebuf_r>:
 8013978:	898b      	ldrh	r3, [r1, #12]
 801397a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801397c:	079d      	lsls	r5, r3, #30
 801397e:	4606      	mov	r6, r0
 8013980:	460c      	mov	r4, r1
 8013982:	d507      	bpl.n	8013994 <__smakebuf_r+0x1c>
 8013984:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8013988:	6023      	str	r3, [r4, #0]
 801398a:	6123      	str	r3, [r4, #16]
 801398c:	2301      	movs	r3, #1
 801398e:	6163      	str	r3, [r4, #20]
 8013990:	b002      	add	sp, #8
 8013992:	bd70      	pop	{r4, r5, r6, pc}
 8013994:	ab01      	add	r3, sp, #4
 8013996:	466a      	mov	r2, sp
 8013998:	f7ff ffc9 	bl	801392e <__swhatbuf_r>
 801399c:	9900      	ldr	r1, [sp, #0]
 801399e:	4605      	mov	r5, r0
 80139a0:	4630      	mov	r0, r6
 80139a2:	f000 fc0f 	bl	80141c4 <_malloc_r>
 80139a6:	b948      	cbnz	r0, 80139bc <__smakebuf_r+0x44>
 80139a8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80139ac:	059a      	lsls	r2, r3, #22
 80139ae:	d4ef      	bmi.n	8013990 <__smakebuf_r+0x18>
 80139b0:	f023 0303 	bic.w	r3, r3, #3
 80139b4:	f043 0302 	orr.w	r3, r3, #2
 80139b8:	81a3      	strh	r3, [r4, #12]
 80139ba:	e7e3      	b.n	8013984 <__smakebuf_r+0xc>
 80139bc:	4b0d      	ldr	r3, [pc, #52]	; (80139f4 <__smakebuf_r+0x7c>)
 80139be:	62b3      	str	r3, [r6, #40]	; 0x28
 80139c0:	89a3      	ldrh	r3, [r4, #12]
 80139c2:	6020      	str	r0, [r4, #0]
 80139c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80139c8:	81a3      	strh	r3, [r4, #12]
 80139ca:	9b00      	ldr	r3, [sp, #0]
 80139cc:	6163      	str	r3, [r4, #20]
 80139ce:	9b01      	ldr	r3, [sp, #4]
 80139d0:	6120      	str	r0, [r4, #16]
 80139d2:	b15b      	cbz	r3, 80139ec <__smakebuf_r+0x74>
 80139d4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80139d8:	4630      	mov	r0, r6
 80139da:	f000 fd19 	bl	8014410 <_isatty_r>
 80139de:	b128      	cbz	r0, 80139ec <__smakebuf_r+0x74>
 80139e0:	89a3      	ldrh	r3, [r4, #12]
 80139e2:	f023 0303 	bic.w	r3, r3, #3
 80139e6:	f043 0301 	orr.w	r3, r3, #1
 80139ea:	81a3      	strh	r3, [r4, #12]
 80139ec:	89a0      	ldrh	r0, [r4, #12]
 80139ee:	4305      	orrs	r5, r0
 80139f0:	81a5      	strh	r5, [r4, #12]
 80139f2:	e7cd      	b.n	8013990 <__smakebuf_r+0x18>
 80139f4:	0801377d 	.word	0x0801377d

080139f8 <malloc>:
 80139f8:	4b02      	ldr	r3, [pc, #8]	; (8013a04 <malloc+0xc>)
 80139fa:	4601      	mov	r1, r0
 80139fc:	6818      	ldr	r0, [r3, #0]
 80139fe:	f000 bbe1 	b.w	80141c4 <_malloc_r>
 8013a02:	bf00      	nop
 8013a04:	20000304 	.word	0x20000304

08013a08 <_Balloc>:
 8013a08:	b570      	push	{r4, r5, r6, lr}
 8013a0a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8013a0c:	4604      	mov	r4, r0
 8013a0e:	460d      	mov	r5, r1
 8013a10:	b976      	cbnz	r6, 8013a30 <_Balloc+0x28>
 8013a12:	2010      	movs	r0, #16
 8013a14:	f7ff fff0 	bl	80139f8 <malloc>
 8013a18:	4602      	mov	r2, r0
 8013a1a:	6260      	str	r0, [r4, #36]	; 0x24
 8013a1c:	b920      	cbnz	r0, 8013a28 <_Balloc+0x20>
 8013a1e:	4b18      	ldr	r3, [pc, #96]	; (8013a80 <_Balloc+0x78>)
 8013a20:	4818      	ldr	r0, [pc, #96]	; (8013a84 <_Balloc+0x7c>)
 8013a22:	2166      	movs	r1, #102	; 0x66
 8013a24:	f7fe f850 	bl	8011ac8 <__assert_func>
 8013a28:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8013a2c:	6006      	str	r6, [r0, #0]
 8013a2e:	60c6      	str	r6, [r0, #12]
 8013a30:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8013a32:	68f3      	ldr	r3, [r6, #12]
 8013a34:	b183      	cbz	r3, 8013a58 <_Balloc+0x50>
 8013a36:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8013a38:	68db      	ldr	r3, [r3, #12]
 8013a3a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8013a3e:	b9b8      	cbnz	r0, 8013a70 <_Balloc+0x68>
 8013a40:	2101      	movs	r1, #1
 8013a42:	fa01 f605 	lsl.w	r6, r1, r5
 8013a46:	1d72      	adds	r2, r6, #5
 8013a48:	0092      	lsls	r2, r2, #2
 8013a4a:	4620      	mov	r0, r4
 8013a4c:	f000 fb5a 	bl	8014104 <_calloc_r>
 8013a50:	b160      	cbz	r0, 8013a6c <_Balloc+0x64>
 8013a52:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8013a56:	e00e      	b.n	8013a76 <_Balloc+0x6e>
 8013a58:	2221      	movs	r2, #33	; 0x21
 8013a5a:	2104      	movs	r1, #4
 8013a5c:	4620      	mov	r0, r4
 8013a5e:	f000 fb51 	bl	8014104 <_calloc_r>
 8013a62:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8013a64:	60f0      	str	r0, [r6, #12]
 8013a66:	68db      	ldr	r3, [r3, #12]
 8013a68:	2b00      	cmp	r3, #0
 8013a6a:	d1e4      	bne.n	8013a36 <_Balloc+0x2e>
 8013a6c:	2000      	movs	r0, #0
 8013a6e:	bd70      	pop	{r4, r5, r6, pc}
 8013a70:	6802      	ldr	r2, [r0, #0]
 8013a72:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8013a76:	2300      	movs	r3, #0
 8013a78:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8013a7c:	e7f7      	b.n	8013a6e <_Balloc+0x66>
 8013a7e:	bf00      	nop
 8013a80:	08015ba6 	.word	0x08015ba6
 8013a84:	08015c90 	.word	0x08015c90

08013a88 <_Bfree>:
 8013a88:	b570      	push	{r4, r5, r6, lr}
 8013a8a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8013a8c:	4605      	mov	r5, r0
 8013a8e:	460c      	mov	r4, r1
 8013a90:	b976      	cbnz	r6, 8013ab0 <_Bfree+0x28>
 8013a92:	2010      	movs	r0, #16
 8013a94:	f7ff ffb0 	bl	80139f8 <malloc>
 8013a98:	4602      	mov	r2, r0
 8013a9a:	6268      	str	r0, [r5, #36]	; 0x24
 8013a9c:	b920      	cbnz	r0, 8013aa8 <_Bfree+0x20>
 8013a9e:	4b09      	ldr	r3, [pc, #36]	; (8013ac4 <_Bfree+0x3c>)
 8013aa0:	4809      	ldr	r0, [pc, #36]	; (8013ac8 <_Bfree+0x40>)
 8013aa2:	218a      	movs	r1, #138	; 0x8a
 8013aa4:	f7fe f810 	bl	8011ac8 <__assert_func>
 8013aa8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8013aac:	6006      	str	r6, [r0, #0]
 8013aae:	60c6      	str	r6, [r0, #12]
 8013ab0:	b13c      	cbz	r4, 8013ac2 <_Bfree+0x3a>
 8013ab2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8013ab4:	6862      	ldr	r2, [r4, #4]
 8013ab6:	68db      	ldr	r3, [r3, #12]
 8013ab8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8013abc:	6021      	str	r1, [r4, #0]
 8013abe:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8013ac2:	bd70      	pop	{r4, r5, r6, pc}
 8013ac4:	08015ba6 	.word	0x08015ba6
 8013ac8:	08015c90 	.word	0x08015c90

08013acc <__multadd>:
 8013acc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013ad0:	690e      	ldr	r6, [r1, #16]
 8013ad2:	4607      	mov	r7, r0
 8013ad4:	4698      	mov	r8, r3
 8013ad6:	460c      	mov	r4, r1
 8013ad8:	f101 0014 	add.w	r0, r1, #20
 8013adc:	2300      	movs	r3, #0
 8013ade:	6805      	ldr	r5, [r0, #0]
 8013ae0:	b2a9      	uxth	r1, r5
 8013ae2:	fb02 8101 	mla	r1, r2, r1, r8
 8013ae6:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8013aea:	0c2d      	lsrs	r5, r5, #16
 8013aec:	fb02 c505 	mla	r5, r2, r5, ip
 8013af0:	b289      	uxth	r1, r1
 8013af2:	3301      	adds	r3, #1
 8013af4:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8013af8:	429e      	cmp	r6, r3
 8013afa:	f840 1b04 	str.w	r1, [r0], #4
 8013afe:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8013b02:	dcec      	bgt.n	8013ade <__multadd+0x12>
 8013b04:	f1b8 0f00 	cmp.w	r8, #0
 8013b08:	d022      	beq.n	8013b50 <__multadd+0x84>
 8013b0a:	68a3      	ldr	r3, [r4, #8]
 8013b0c:	42b3      	cmp	r3, r6
 8013b0e:	dc19      	bgt.n	8013b44 <__multadd+0x78>
 8013b10:	6861      	ldr	r1, [r4, #4]
 8013b12:	4638      	mov	r0, r7
 8013b14:	3101      	adds	r1, #1
 8013b16:	f7ff ff77 	bl	8013a08 <_Balloc>
 8013b1a:	4605      	mov	r5, r0
 8013b1c:	b928      	cbnz	r0, 8013b2a <__multadd+0x5e>
 8013b1e:	4602      	mov	r2, r0
 8013b20:	4b0d      	ldr	r3, [pc, #52]	; (8013b58 <__multadd+0x8c>)
 8013b22:	480e      	ldr	r0, [pc, #56]	; (8013b5c <__multadd+0x90>)
 8013b24:	21b5      	movs	r1, #181	; 0xb5
 8013b26:	f7fd ffcf 	bl	8011ac8 <__assert_func>
 8013b2a:	6922      	ldr	r2, [r4, #16]
 8013b2c:	3202      	adds	r2, #2
 8013b2e:	f104 010c 	add.w	r1, r4, #12
 8013b32:	0092      	lsls	r2, r2, #2
 8013b34:	300c      	adds	r0, #12
 8013b36:	f7fe f821 	bl	8011b7c <memcpy>
 8013b3a:	4621      	mov	r1, r4
 8013b3c:	4638      	mov	r0, r7
 8013b3e:	f7ff ffa3 	bl	8013a88 <_Bfree>
 8013b42:	462c      	mov	r4, r5
 8013b44:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8013b48:	3601      	adds	r6, #1
 8013b4a:	f8c3 8014 	str.w	r8, [r3, #20]
 8013b4e:	6126      	str	r6, [r4, #16]
 8013b50:	4620      	mov	r0, r4
 8013b52:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013b56:	bf00      	nop
 8013b58:	08015c1c 	.word	0x08015c1c
 8013b5c:	08015c90 	.word	0x08015c90

08013b60 <__hi0bits>:
 8013b60:	0c03      	lsrs	r3, r0, #16
 8013b62:	041b      	lsls	r3, r3, #16
 8013b64:	b9d3      	cbnz	r3, 8013b9c <__hi0bits+0x3c>
 8013b66:	0400      	lsls	r0, r0, #16
 8013b68:	2310      	movs	r3, #16
 8013b6a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8013b6e:	bf04      	itt	eq
 8013b70:	0200      	lsleq	r0, r0, #8
 8013b72:	3308      	addeq	r3, #8
 8013b74:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8013b78:	bf04      	itt	eq
 8013b7a:	0100      	lsleq	r0, r0, #4
 8013b7c:	3304      	addeq	r3, #4
 8013b7e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8013b82:	bf04      	itt	eq
 8013b84:	0080      	lsleq	r0, r0, #2
 8013b86:	3302      	addeq	r3, #2
 8013b88:	2800      	cmp	r0, #0
 8013b8a:	db05      	blt.n	8013b98 <__hi0bits+0x38>
 8013b8c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8013b90:	f103 0301 	add.w	r3, r3, #1
 8013b94:	bf08      	it	eq
 8013b96:	2320      	moveq	r3, #32
 8013b98:	4618      	mov	r0, r3
 8013b9a:	4770      	bx	lr
 8013b9c:	2300      	movs	r3, #0
 8013b9e:	e7e4      	b.n	8013b6a <__hi0bits+0xa>

08013ba0 <__lo0bits>:
 8013ba0:	6803      	ldr	r3, [r0, #0]
 8013ba2:	f013 0207 	ands.w	r2, r3, #7
 8013ba6:	4601      	mov	r1, r0
 8013ba8:	d00b      	beq.n	8013bc2 <__lo0bits+0x22>
 8013baa:	07da      	lsls	r2, r3, #31
 8013bac:	d424      	bmi.n	8013bf8 <__lo0bits+0x58>
 8013bae:	0798      	lsls	r0, r3, #30
 8013bb0:	bf49      	itett	mi
 8013bb2:	085b      	lsrmi	r3, r3, #1
 8013bb4:	089b      	lsrpl	r3, r3, #2
 8013bb6:	2001      	movmi	r0, #1
 8013bb8:	600b      	strmi	r3, [r1, #0]
 8013bba:	bf5c      	itt	pl
 8013bbc:	600b      	strpl	r3, [r1, #0]
 8013bbe:	2002      	movpl	r0, #2
 8013bc0:	4770      	bx	lr
 8013bc2:	b298      	uxth	r0, r3
 8013bc4:	b9b0      	cbnz	r0, 8013bf4 <__lo0bits+0x54>
 8013bc6:	0c1b      	lsrs	r3, r3, #16
 8013bc8:	2010      	movs	r0, #16
 8013bca:	f013 0fff 	tst.w	r3, #255	; 0xff
 8013bce:	bf04      	itt	eq
 8013bd0:	0a1b      	lsreq	r3, r3, #8
 8013bd2:	3008      	addeq	r0, #8
 8013bd4:	071a      	lsls	r2, r3, #28
 8013bd6:	bf04      	itt	eq
 8013bd8:	091b      	lsreq	r3, r3, #4
 8013bda:	3004      	addeq	r0, #4
 8013bdc:	079a      	lsls	r2, r3, #30
 8013bde:	bf04      	itt	eq
 8013be0:	089b      	lsreq	r3, r3, #2
 8013be2:	3002      	addeq	r0, #2
 8013be4:	07da      	lsls	r2, r3, #31
 8013be6:	d403      	bmi.n	8013bf0 <__lo0bits+0x50>
 8013be8:	085b      	lsrs	r3, r3, #1
 8013bea:	f100 0001 	add.w	r0, r0, #1
 8013bee:	d005      	beq.n	8013bfc <__lo0bits+0x5c>
 8013bf0:	600b      	str	r3, [r1, #0]
 8013bf2:	4770      	bx	lr
 8013bf4:	4610      	mov	r0, r2
 8013bf6:	e7e8      	b.n	8013bca <__lo0bits+0x2a>
 8013bf8:	2000      	movs	r0, #0
 8013bfa:	4770      	bx	lr
 8013bfc:	2020      	movs	r0, #32
 8013bfe:	4770      	bx	lr

08013c00 <__i2b>:
 8013c00:	b510      	push	{r4, lr}
 8013c02:	460c      	mov	r4, r1
 8013c04:	2101      	movs	r1, #1
 8013c06:	f7ff feff 	bl	8013a08 <_Balloc>
 8013c0a:	4602      	mov	r2, r0
 8013c0c:	b928      	cbnz	r0, 8013c1a <__i2b+0x1a>
 8013c0e:	4b05      	ldr	r3, [pc, #20]	; (8013c24 <__i2b+0x24>)
 8013c10:	4805      	ldr	r0, [pc, #20]	; (8013c28 <__i2b+0x28>)
 8013c12:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8013c16:	f7fd ff57 	bl	8011ac8 <__assert_func>
 8013c1a:	2301      	movs	r3, #1
 8013c1c:	6144      	str	r4, [r0, #20]
 8013c1e:	6103      	str	r3, [r0, #16]
 8013c20:	bd10      	pop	{r4, pc}
 8013c22:	bf00      	nop
 8013c24:	08015c1c 	.word	0x08015c1c
 8013c28:	08015c90 	.word	0x08015c90

08013c2c <__multiply>:
 8013c2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013c30:	4614      	mov	r4, r2
 8013c32:	690a      	ldr	r2, [r1, #16]
 8013c34:	6923      	ldr	r3, [r4, #16]
 8013c36:	429a      	cmp	r2, r3
 8013c38:	bfb8      	it	lt
 8013c3a:	460b      	movlt	r3, r1
 8013c3c:	460d      	mov	r5, r1
 8013c3e:	bfbc      	itt	lt
 8013c40:	4625      	movlt	r5, r4
 8013c42:	461c      	movlt	r4, r3
 8013c44:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8013c48:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8013c4c:	68ab      	ldr	r3, [r5, #8]
 8013c4e:	6869      	ldr	r1, [r5, #4]
 8013c50:	eb0a 0709 	add.w	r7, sl, r9
 8013c54:	42bb      	cmp	r3, r7
 8013c56:	b085      	sub	sp, #20
 8013c58:	bfb8      	it	lt
 8013c5a:	3101      	addlt	r1, #1
 8013c5c:	f7ff fed4 	bl	8013a08 <_Balloc>
 8013c60:	b930      	cbnz	r0, 8013c70 <__multiply+0x44>
 8013c62:	4602      	mov	r2, r0
 8013c64:	4b42      	ldr	r3, [pc, #264]	; (8013d70 <__multiply+0x144>)
 8013c66:	4843      	ldr	r0, [pc, #268]	; (8013d74 <__multiply+0x148>)
 8013c68:	f240 115d 	movw	r1, #349	; 0x15d
 8013c6c:	f7fd ff2c 	bl	8011ac8 <__assert_func>
 8013c70:	f100 0614 	add.w	r6, r0, #20
 8013c74:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8013c78:	4633      	mov	r3, r6
 8013c7a:	2200      	movs	r2, #0
 8013c7c:	4543      	cmp	r3, r8
 8013c7e:	d31e      	bcc.n	8013cbe <__multiply+0x92>
 8013c80:	f105 0c14 	add.w	ip, r5, #20
 8013c84:	f104 0314 	add.w	r3, r4, #20
 8013c88:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8013c8c:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8013c90:	9202      	str	r2, [sp, #8]
 8013c92:	ebac 0205 	sub.w	r2, ip, r5
 8013c96:	3a15      	subs	r2, #21
 8013c98:	f022 0203 	bic.w	r2, r2, #3
 8013c9c:	3204      	adds	r2, #4
 8013c9e:	f105 0115 	add.w	r1, r5, #21
 8013ca2:	458c      	cmp	ip, r1
 8013ca4:	bf38      	it	cc
 8013ca6:	2204      	movcc	r2, #4
 8013ca8:	9201      	str	r2, [sp, #4]
 8013caa:	9a02      	ldr	r2, [sp, #8]
 8013cac:	9303      	str	r3, [sp, #12]
 8013cae:	429a      	cmp	r2, r3
 8013cb0:	d808      	bhi.n	8013cc4 <__multiply+0x98>
 8013cb2:	2f00      	cmp	r7, #0
 8013cb4:	dc55      	bgt.n	8013d62 <__multiply+0x136>
 8013cb6:	6107      	str	r7, [r0, #16]
 8013cb8:	b005      	add	sp, #20
 8013cba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013cbe:	f843 2b04 	str.w	r2, [r3], #4
 8013cc2:	e7db      	b.n	8013c7c <__multiply+0x50>
 8013cc4:	f8b3 a000 	ldrh.w	sl, [r3]
 8013cc8:	f1ba 0f00 	cmp.w	sl, #0
 8013ccc:	d020      	beq.n	8013d10 <__multiply+0xe4>
 8013cce:	f105 0e14 	add.w	lr, r5, #20
 8013cd2:	46b1      	mov	r9, r6
 8013cd4:	2200      	movs	r2, #0
 8013cd6:	f85e 4b04 	ldr.w	r4, [lr], #4
 8013cda:	f8d9 b000 	ldr.w	fp, [r9]
 8013cde:	b2a1      	uxth	r1, r4
 8013ce0:	fa1f fb8b 	uxth.w	fp, fp
 8013ce4:	fb0a b101 	mla	r1, sl, r1, fp
 8013ce8:	4411      	add	r1, r2
 8013cea:	f8d9 2000 	ldr.w	r2, [r9]
 8013cee:	0c24      	lsrs	r4, r4, #16
 8013cf0:	0c12      	lsrs	r2, r2, #16
 8013cf2:	fb0a 2404 	mla	r4, sl, r4, r2
 8013cf6:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8013cfa:	b289      	uxth	r1, r1
 8013cfc:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8013d00:	45f4      	cmp	ip, lr
 8013d02:	f849 1b04 	str.w	r1, [r9], #4
 8013d06:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8013d0a:	d8e4      	bhi.n	8013cd6 <__multiply+0xaa>
 8013d0c:	9901      	ldr	r1, [sp, #4]
 8013d0e:	5072      	str	r2, [r6, r1]
 8013d10:	9a03      	ldr	r2, [sp, #12]
 8013d12:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8013d16:	3304      	adds	r3, #4
 8013d18:	f1b9 0f00 	cmp.w	r9, #0
 8013d1c:	d01f      	beq.n	8013d5e <__multiply+0x132>
 8013d1e:	6834      	ldr	r4, [r6, #0]
 8013d20:	f105 0114 	add.w	r1, r5, #20
 8013d24:	46b6      	mov	lr, r6
 8013d26:	f04f 0a00 	mov.w	sl, #0
 8013d2a:	880a      	ldrh	r2, [r1, #0]
 8013d2c:	f8be b002 	ldrh.w	fp, [lr, #2]
 8013d30:	fb09 b202 	mla	r2, r9, r2, fp
 8013d34:	4492      	add	sl, r2
 8013d36:	b2a4      	uxth	r4, r4
 8013d38:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8013d3c:	f84e 4b04 	str.w	r4, [lr], #4
 8013d40:	f851 4b04 	ldr.w	r4, [r1], #4
 8013d44:	f8be 2000 	ldrh.w	r2, [lr]
 8013d48:	0c24      	lsrs	r4, r4, #16
 8013d4a:	fb09 2404 	mla	r4, r9, r4, r2
 8013d4e:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8013d52:	458c      	cmp	ip, r1
 8013d54:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8013d58:	d8e7      	bhi.n	8013d2a <__multiply+0xfe>
 8013d5a:	9a01      	ldr	r2, [sp, #4]
 8013d5c:	50b4      	str	r4, [r6, r2]
 8013d5e:	3604      	adds	r6, #4
 8013d60:	e7a3      	b.n	8013caa <__multiply+0x7e>
 8013d62:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8013d66:	2b00      	cmp	r3, #0
 8013d68:	d1a5      	bne.n	8013cb6 <__multiply+0x8a>
 8013d6a:	3f01      	subs	r7, #1
 8013d6c:	e7a1      	b.n	8013cb2 <__multiply+0x86>
 8013d6e:	bf00      	nop
 8013d70:	08015c1c 	.word	0x08015c1c
 8013d74:	08015c90 	.word	0x08015c90

08013d78 <__pow5mult>:
 8013d78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013d7c:	4615      	mov	r5, r2
 8013d7e:	f012 0203 	ands.w	r2, r2, #3
 8013d82:	4606      	mov	r6, r0
 8013d84:	460f      	mov	r7, r1
 8013d86:	d007      	beq.n	8013d98 <__pow5mult+0x20>
 8013d88:	4c25      	ldr	r4, [pc, #148]	; (8013e20 <__pow5mult+0xa8>)
 8013d8a:	3a01      	subs	r2, #1
 8013d8c:	2300      	movs	r3, #0
 8013d8e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8013d92:	f7ff fe9b 	bl	8013acc <__multadd>
 8013d96:	4607      	mov	r7, r0
 8013d98:	10ad      	asrs	r5, r5, #2
 8013d9a:	d03d      	beq.n	8013e18 <__pow5mult+0xa0>
 8013d9c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8013d9e:	b97c      	cbnz	r4, 8013dc0 <__pow5mult+0x48>
 8013da0:	2010      	movs	r0, #16
 8013da2:	f7ff fe29 	bl	80139f8 <malloc>
 8013da6:	4602      	mov	r2, r0
 8013da8:	6270      	str	r0, [r6, #36]	; 0x24
 8013daa:	b928      	cbnz	r0, 8013db8 <__pow5mult+0x40>
 8013dac:	4b1d      	ldr	r3, [pc, #116]	; (8013e24 <__pow5mult+0xac>)
 8013dae:	481e      	ldr	r0, [pc, #120]	; (8013e28 <__pow5mult+0xb0>)
 8013db0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8013db4:	f7fd fe88 	bl	8011ac8 <__assert_func>
 8013db8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8013dbc:	6004      	str	r4, [r0, #0]
 8013dbe:	60c4      	str	r4, [r0, #12]
 8013dc0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8013dc4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8013dc8:	b94c      	cbnz	r4, 8013dde <__pow5mult+0x66>
 8013dca:	f240 2171 	movw	r1, #625	; 0x271
 8013dce:	4630      	mov	r0, r6
 8013dd0:	f7ff ff16 	bl	8013c00 <__i2b>
 8013dd4:	2300      	movs	r3, #0
 8013dd6:	f8c8 0008 	str.w	r0, [r8, #8]
 8013dda:	4604      	mov	r4, r0
 8013ddc:	6003      	str	r3, [r0, #0]
 8013dde:	f04f 0900 	mov.w	r9, #0
 8013de2:	07eb      	lsls	r3, r5, #31
 8013de4:	d50a      	bpl.n	8013dfc <__pow5mult+0x84>
 8013de6:	4639      	mov	r1, r7
 8013de8:	4622      	mov	r2, r4
 8013dea:	4630      	mov	r0, r6
 8013dec:	f7ff ff1e 	bl	8013c2c <__multiply>
 8013df0:	4639      	mov	r1, r7
 8013df2:	4680      	mov	r8, r0
 8013df4:	4630      	mov	r0, r6
 8013df6:	f7ff fe47 	bl	8013a88 <_Bfree>
 8013dfa:	4647      	mov	r7, r8
 8013dfc:	106d      	asrs	r5, r5, #1
 8013dfe:	d00b      	beq.n	8013e18 <__pow5mult+0xa0>
 8013e00:	6820      	ldr	r0, [r4, #0]
 8013e02:	b938      	cbnz	r0, 8013e14 <__pow5mult+0x9c>
 8013e04:	4622      	mov	r2, r4
 8013e06:	4621      	mov	r1, r4
 8013e08:	4630      	mov	r0, r6
 8013e0a:	f7ff ff0f 	bl	8013c2c <__multiply>
 8013e0e:	6020      	str	r0, [r4, #0]
 8013e10:	f8c0 9000 	str.w	r9, [r0]
 8013e14:	4604      	mov	r4, r0
 8013e16:	e7e4      	b.n	8013de2 <__pow5mult+0x6a>
 8013e18:	4638      	mov	r0, r7
 8013e1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013e1e:	bf00      	nop
 8013e20:	08015de0 	.word	0x08015de0
 8013e24:	08015ba6 	.word	0x08015ba6
 8013e28:	08015c90 	.word	0x08015c90

08013e2c <__lshift>:
 8013e2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013e30:	460c      	mov	r4, r1
 8013e32:	6849      	ldr	r1, [r1, #4]
 8013e34:	6923      	ldr	r3, [r4, #16]
 8013e36:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8013e3a:	68a3      	ldr	r3, [r4, #8]
 8013e3c:	4607      	mov	r7, r0
 8013e3e:	4691      	mov	r9, r2
 8013e40:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8013e44:	f108 0601 	add.w	r6, r8, #1
 8013e48:	42b3      	cmp	r3, r6
 8013e4a:	db0b      	blt.n	8013e64 <__lshift+0x38>
 8013e4c:	4638      	mov	r0, r7
 8013e4e:	f7ff fddb 	bl	8013a08 <_Balloc>
 8013e52:	4605      	mov	r5, r0
 8013e54:	b948      	cbnz	r0, 8013e6a <__lshift+0x3e>
 8013e56:	4602      	mov	r2, r0
 8013e58:	4b28      	ldr	r3, [pc, #160]	; (8013efc <__lshift+0xd0>)
 8013e5a:	4829      	ldr	r0, [pc, #164]	; (8013f00 <__lshift+0xd4>)
 8013e5c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8013e60:	f7fd fe32 	bl	8011ac8 <__assert_func>
 8013e64:	3101      	adds	r1, #1
 8013e66:	005b      	lsls	r3, r3, #1
 8013e68:	e7ee      	b.n	8013e48 <__lshift+0x1c>
 8013e6a:	2300      	movs	r3, #0
 8013e6c:	f100 0114 	add.w	r1, r0, #20
 8013e70:	f100 0210 	add.w	r2, r0, #16
 8013e74:	4618      	mov	r0, r3
 8013e76:	4553      	cmp	r3, sl
 8013e78:	db33      	blt.n	8013ee2 <__lshift+0xb6>
 8013e7a:	6920      	ldr	r0, [r4, #16]
 8013e7c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8013e80:	f104 0314 	add.w	r3, r4, #20
 8013e84:	f019 091f 	ands.w	r9, r9, #31
 8013e88:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8013e8c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8013e90:	d02b      	beq.n	8013eea <__lshift+0xbe>
 8013e92:	f1c9 0e20 	rsb	lr, r9, #32
 8013e96:	468a      	mov	sl, r1
 8013e98:	2200      	movs	r2, #0
 8013e9a:	6818      	ldr	r0, [r3, #0]
 8013e9c:	fa00 f009 	lsl.w	r0, r0, r9
 8013ea0:	4302      	orrs	r2, r0
 8013ea2:	f84a 2b04 	str.w	r2, [sl], #4
 8013ea6:	f853 2b04 	ldr.w	r2, [r3], #4
 8013eaa:	459c      	cmp	ip, r3
 8013eac:	fa22 f20e 	lsr.w	r2, r2, lr
 8013eb0:	d8f3      	bhi.n	8013e9a <__lshift+0x6e>
 8013eb2:	ebac 0304 	sub.w	r3, ip, r4
 8013eb6:	3b15      	subs	r3, #21
 8013eb8:	f023 0303 	bic.w	r3, r3, #3
 8013ebc:	3304      	adds	r3, #4
 8013ebe:	f104 0015 	add.w	r0, r4, #21
 8013ec2:	4584      	cmp	ip, r0
 8013ec4:	bf38      	it	cc
 8013ec6:	2304      	movcc	r3, #4
 8013ec8:	50ca      	str	r2, [r1, r3]
 8013eca:	b10a      	cbz	r2, 8013ed0 <__lshift+0xa4>
 8013ecc:	f108 0602 	add.w	r6, r8, #2
 8013ed0:	3e01      	subs	r6, #1
 8013ed2:	4638      	mov	r0, r7
 8013ed4:	612e      	str	r6, [r5, #16]
 8013ed6:	4621      	mov	r1, r4
 8013ed8:	f7ff fdd6 	bl	8013a88 <_Bfree>
 8013edc:	4628      	mov	r0, r5
 8013ede:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013ee2:	f842 0f04 	str.w	r0, [r2, #4]!
 8013ee6:	3301      	adds	r3, #1
 8013ee8:	e7c5      	b.n	8013e76 <__lshift+0x4a>
 8013eea:	3904      	subs	r1, #4
 8013eec:	f853 2b04 	ldr.w	r2, [r3], #4
 8013ef0:	f841 2f04 	str.w	r2, [r1, #4]!
 8013ef4:	459c      	cmp	ip, r3
 8013ef6:	d8f9      	bhi.n	8013eec <__lshift+0xc0>
 8013ef8:	e7ea      	b.n	8013ed0 <__lshift+0xa4>
 8013efa:	bf00      	nop
 8013efc:	08015c1c 	.word	0x08015c1c
 8013f00:	08015c90 	.word	0x08015c90

08013f04 <__mcmp>:
 8013f04:	b530      	push	{r4, r5, lr}
 8013f06:	6902      	ldr	r2, [r0, #16]
 8013f08:	690c      	ldr	r4, [r1, #16]
 8013f0a:	1b12      	subs	r2, r2, r4
 8013f0c:	d10e      	bne.n	8013f2c <__mcmp+0x28>
 8013f0e:	f100 0314 	add.w	r3, r0, #20
 8013f12:	3114      	adds	r1, #20
 8013f14:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8013f18:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8013f1c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8013f20:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8013f24:	42a5      	cmp	r5, r4
 8013f26:	d003      	beq.n	8013f30 <__mcmp+0x2c>
 8013f28:	d305      	bcc.n	8013f36 <__mcmp+0x32>
 8013f2a:	2201      	movs	r2, #1
 8013f2c:	4610      	mov	r0, r2
 8013f2e:	bd30      	pop	{r4, r5, pc}
 8013f30:	4283      	cmp	r3, r0
 8013f32:	d3f3      	bcc.n	8013f1c <__mcmp+0x18>
 8013f34:	e7fa      	b.n	8013f2c <__mcmp+0x28>
 8013f36:	f04f 32ff 	mov.w	r2, #4294967295
 8013f3a:	e7f7      	b.n	8013f2c <__mcmp+0x28>

08013f3c <__mdiff>:
 8013f3c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013f40:	460c      	mov	r4, r1
 8013f42:	4606      	mov	r6, r0
 8013f44:	4611      	mov	r1, r2
 8013f46:	4620      	mov	r0, r4
 8013f48:	4617      	mov	r7, r2
 8013f4a:	f7ff ffdb 	bl	8013f04 <__mcmp>
 8013f4e:	1e05      	subs	r5, r0, #0
 8013f50:	d110      	bne.n	8013f74 <__mdiff+0x38>
 8013f52:	4629      	mov	r1, r5
 8013f54:	4630      	mov	r0, r6
 8013f56:	f7ff fd57 	bl	8013a08 <_Balloc>
 8013f5a:	b930      	cbnz	r0, 8013f6a <__mdiff+0x2e>
 8013f5c:	4b39      	ldr	r3, [pc, #228]	; (8014044 <__mdiff+0x108>)
 8013f5e:	4602      	mov	r2, r0
 8013f60:	f240 2132 	movw	r1, #562	; 0x232
 8013f64:	4838      	ldr	r0, [pc, #224]	; (8014048 <__mdiff+0x10c>)
 8013f66:	f7fd fdaf 	bl	8011ac8 <__assert_func>
 8013f6a:	2301      	movs	r3, #1
 8013f6c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8013f70:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013f74:	bfa4      	itt	ge
 8013f76:	463b      	movge	r3, r7
 8013f78:	4627      	movge	r7, r4
 8013f7a:	4630      	mov	r0, r6
 8013f7c:	6879      	ldr	r1, [r7, #4]
 8013f7e:	bfa6      	itte	ge
 8013f80:	461c      	movge	r4, r3
 8013f82:	2500      	movge	r5, #0
 8013f84:	2501      	movlt	r5, #1
 8013f86:	f7ff fd3f 	bl	8013a08 <_Balloc>
 8013f8a:	b920      	cbnz	r0, 8013f96 <__mdiff+0x5a>
 8013f8c:	4b2d      	ldr	r3, [pc, #180]	; (8014044 <__mdiff+0x108>)
 8013f8e:	4602      	mov	r2, r0
 8013f90:	f44f 7110 	mov.w	r1, #576	; 0x240
 8013f94:	e7e6      	b.n	8013f64 <__mdiff+0x28>
 8013f96:	693e      	ldr	r6, [r7, #16]
 8013f98:	60c5      	str	r5, [r0, #12]
 8013f9a:	6925      	ldr	r5, [r4, #16]
 8013f9c:	f107 0114 	add.w	r1, r7, #20
 8013fa0:	f104 0914 	add.w	r9, r4, #20
 8013fa4:	f100 0e14 	add.w	lr, r0, #20
 8013fa8:	f107 0210 	add.w	r2, r7, #16
 8013fac:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8013fb0:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8013fb4:	46f2      	mov	sl, lr
 8013fb6:	2700      	movs	r7, #0
 8013fb8:	f859 3b04 	ldr.w	r3, [r9], #4
 8013fbc:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8013fc0:	fa1f f883 	uxth.w	r8, r3
 8013fc4:	fa17 f78b 	uxtah	r7, r7, fp
 8013fc8:	0c1b      	lsrs	r3, r3, #16
 8013fca:	eba7 0808 	sub.w	r8, r7, r8
 8013fce:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8013fd2:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8013fd6:	fa1f f888 	uxth.w	r8, r8
 8013fda:	141f      	asrs	r7, r3, #16
 8013fdc:	454d      	cmp	r5, r9
 8013fde:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8013fe2:	f84a 3b04 	str.w	r3, [sl], #4
 8013fe6:	d8e7      	bhi.n	8013fb8 <__mdiff+0x7c>
 8013fe8:	1b2b      	subs	r3, r5, r4
 8013fea:	3b15      	subs	r3, #21
 8013fec:	f023 0303 	bic.w	r3, r3, #3
 8013ff0:	3304      	adds	r3, #4
 8013ff2:	3415      	adds	r4, #21
 8013ff4:	42a5      	cmp	r5, r4
 8013ff6:	bf38      	it	cc
 8013ff8:	2304      	movcc	r3, #4
 8013ffa:	4419      	add	r1, r3
 8013ffc:	4473      	add	r3, lr
 8013ffe:	469e      	mov	lr, r3
 8014000:	460d      	mov	r5, r1
 8014002:	4565      	cmp	r5, ip
 8014004:	d30e      	bcc.n	8014024 <__mdiff+0xe8>
 8014006:	f10c 0203 	add.w	r2, ip, #3
 801400a:	1a52      	subs	r2, r2, r1
 801400c:	f022 0203 	bic.w	r2, r2, #3
 8014010:	3903      	subs	r1, #3
 8014012:	458c      	cmp	ip, r1
 8014014:	bf38      	it	cc
 8014016:	2200      	movcc	r2, #0
 8014018:	441a      	add	r2, r3
 801401a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 801401e:	b17b      	cbz	r3, 8014040 <__mdiff+0x104>
 8014020:	6106      	str	r6, [r0, #16]
 8014022:	e7a5      	b.n	8013f70 <__mdiff+0x34>
 8014024:	f855 8b04 	ldr.w	r8, [r5], #4
 8014028:	fa17 f488 	uxtah	r4, r7, r8
 801402c:	1422      	asrs	r2, r4, #16
 801402e:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8014032:	b2a4      	uxth	r4, r4
 8014034:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8014038:	f84e 4b04 	str.w	r4, [lr], #4
 801403c:	1417      	asrs	r7, r2, #16
 801403e:	e7e0      	b.n	8014002 <__mdiff+0xc6>
 8014040:	3e01      	subs	r6, #1
 8014042:	e7ea      	b.n	801401a <__mdiff+0xde>
 8014044:	08015c1c 	.word	0x08015c1c
 8014048:	08015c90 	.word	0x08015c90

0801404c <__d2b>:
 801404c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8014050:	4689      	mov	r9, r1
 8014052:	2101      	movs	r1, #1
 8014054:	ec57 6b10 	vmov	r6, r7, d0
 8014058:	4690      	mov	r8, r2
 801405a:	f7ff fcd5 	bl	8013a08 <_Balloc>
 801405e:	4604      	mov	r4, r0
 8014060:	b930      	cbnz	r0, 8014070 <__d2b+0x24>
 8014062:	4602      	mov	r2, r0
 8014064:	4b25      	ldr	r3, [pc, #148]	; (80140fc <__d2b+0xb0>)
 8014066:	4826      	ldr	r0, [pc, #152]	; (8014100 <__d2b+0xb4>)
 8014068:	f240 310a 	movw	r1, #778	; 0x30a
 801406c:	f7fd fd2c 	bl	8011ac8 <__assert_func>
 8014070:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8014074:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8014078:	bb35      	cbnz	r5, 80140c8 <__d2b+0x7c>
 801407a:	2e00      	cmp	r6, #0
 801407c:	9301      	str	r3, [sp, #4]
 801407e:	d028      	beq.n	80140d2 <__d2b+0x86>
 8014080:	4668      	mov	r0, sp
 8014082:	9600      	str	r6, [sp, #0]
 8014084:	f7ff fd8c 	bl	8013ba0 <__lo0bits>
 8014088:	9900      	ldr	r1, [sp, #0]
 801408a:	b300      	cbz	r0, 80140ce <__d2b+0x82>
 801408c:	9a01      	ldr	r2, [sp, #4]
 801408e:	f1c0 0320 	rsb	r3, r0, #32
 8014092:	fa02 f303 	lsl.w	r3, r2, r3
 8014096:	430b      	orrs	r3, r1
 8014098:	40c2      	lsrs	r2, r0
 801409a:	6163      	str	r3, [r4, #20]
 801409c:	9201      	str	r2, [sp, #4]
 801409e:	9b01      	ldr	r3, [sp, #4]
 80140a0:	61a3      	str	r3, [r4, #24]
 80140a2:	2b00      	cmp	r3, #0
 80140a4:	bf14      	ite	ne
 80140a6:	2202      	movne	r2, #2
 80140a8:	2201      	moveq	r2, #1
 80140aa:	6122      	str	r2, [r4, #16]
 80140ac:	b1d5      	cbz	r5, 80140e4 <__d2b+0x98>
 80140ae:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80140b2:	4405      	add	r5, r0
 80140b4:	f8c9 5000 	str.w	r5, [r9]
 80140b8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80140bc:	f8c8 0000 	str.w	r0, [r8]
 80140c0:	4620      	mov	r0, r4
 80140c2:	b003      	add	sp, #12
 80140c4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80140c8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80140cc:	e7d5      	b.n	801407a <__d2b+0x2e>
 80140ce:	6161      	str	r1, [r4, #20]
 80140d0:	e7e5      	b.n	801409e <__d2b+0x52>
 80140d2:	a801      	add	r0, sp, #4
 80140d4:	f7ff fd64 	bl	8013ba0 <__lo0bits>
 80140d8:	9b01      	ldr	r3, [sp, #4]
 80140da:	6163      	str	r3, [r4, #20]
 80140dc:	2201      	movs	r2, #1
 80140de:	6122      	str	r2, [r4, #16]
 80140e0:	3020      	adds	r0, #32
 80140e2:	e7e3      	b.n	80140ac <__d2b+0x60>
 80140e4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80140e8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80140ec:	f8c9 0000 	str.w	r0, [r9]
 80140f0:	6918      	ldr	r0, [r3, #16]
 80140f2:	f7ff fd35 	bl	8013b60 <__hi0bits>
 80140f6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80140fa:	e7df      	b.n	80140bc <__d2b+0x70>
 80140fc:	08015c1c 	.word	0x08015c1c
 8014100:	08015c90 	.word	0x08015c90

08014104 <_calloc_r>:
 8014104:	b513      	push	{r0, r1, r4, lr}
 8014106:	434a      	muls	r2, r1
 8014108:	4611      	mov	r1, r2
 801410a:	9201      	str	r2, [sp, #4]
 801410c:	f000 f85a 	bl	80141c4 <_malloc_r>
 8014110:	4604      	mov	r4, r0
 8014112:	b118      	cbz	r0, 801411c <_calloc_r+0x18>
 8014114:	9a01      	ldr	r2, [sp, #4]
 8014116:	2100      	movs	r1, #0
 8014118:	f7fd fd3e 	bl	8011b98 <memset>
 801411c:	4620      	mov	r0, r4
 801411e:	b002      	add	sp, #8
 8014120:	bd10      	pop	{r4, pc}
	...

08014124 <_free_r>:
 8014124:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8014126:	2900      	cmp	r1, #0
 8014128:	d048      	beq.n	80141bc <_free_r+0x98>
 801412a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801412e:	9001      	str	r0, [sp, #4]
 8014130:	2b00      	cmp	r3, #0
 8014132:	f1a1 0404 	sub.w	r4, r1, #4
 8014136:	bfb8      	it	lt
 8014138:	18e4      	addlt	r4, r4, r3
 801413a:	f000 f99d 	bl	8014478 <__malloc_lock>
 801413e:	4a20      	ldr	r2, [pc, #128]	; (80141c0 <_free_r+0x9c>)
 8014140:	9801      	ldr	r0, [sp, #4]
 8014142:	6813      	ldr	r3, [r2, #0]
 8014144:	4615      	mov	r5, r2
 8014146:	b933      	cbnz	r3, 8014156 <_free_r+0x32>
 8014148:	6063      	str	r3, [r4, #4]
 801414a:	6014      	str	r4, [r2, #0]
 801414c:	b003      	add	sp, #12
 801414e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8014152:	f000 b997 	b.w	8014484 <__malloc_unlock>
 8014156:	42a3      	cmp	r3, r4
 8014158:	d90b      	bls.n	8014172 <_free_r+0x4e>
 801415a:	6821      	ldr	r1, [r4, #0]
 801415c:	1862      	adds	r2, r4, r1
 801415e:	4293      	cmp	r3, r2
 8014160:	bf04      	itt	eq
 8014162:	681a      	ldreq	r2, [r3, #0]
 8014164:	685b      	ldreq	r3, [r3, #4]
 8014166:	6063      	str	r3, [r4, #4]
 8014168:	bf04      	itt	eq
 801416a:	1852      	addeq	r2, r2, r1
 801416c:	6022      	streq	r2, [r4, #0]
 801416e:	602c      	str	r4, [r5, #0]
 8014170:	e7ec      	b.n	801414c <_free_r+0x28>
 8014172:	461a      	mov	r2, r3
 8014174:	685b      	ldr	r3, [r3, #4]
 8014176:	b10b      	cbz	r3, 801417c <_free_r+0x58>
 8014178:	42a3      	cmp	r3, r4
 801417a:	d9fa      	bls.n	8014172 <_free_r+0x4e>
 801417c:	6811      	ldr	r1, [r2, #0]
 801417e:	1855      	adds	r5, r2, r1
 8014180:	42a5      	cmp	r5, r4
 8014182:	d10b      	bne.n	801419c <_free_r+0x78>
 8014184:	6824      	ldr	r4, [r4, #0]
 8014186:	4421      	add	r1, r4
 8014188:	1854      	adds	r4, r2, r1
 801418a:	42a3      	cmp	r3, r4
 801418c:	6011      	str	r1, [r2, #0]
 801418e:	d1dd      	bne.n	801414c <_free_r+0x28>
 8014190:	681c      	ldr	r4, [r3, #0]
 8014192:	685b      	ldr	r3, [r3, #4]
 8014194:	6053      	str	r3, [r2, #4]
 8014196:	4421      	add	r1, r4
 8014198:	6011      	str	r1, [r2, #0]
 801419a:	e7d7      	b.n	801414c <_free_r+0x28>
 801419c:	d902      	bls.n	80141a4 <_free_r+0x80>
 801419e:	230c      	movs	r3, #12
 80141a0:	6003      	str	r3, [r0, #0]
 80141a2:	e7d3      	b.n	801414c <_free_r+0x28>
 80141a4:	6825      	ldr	r5, [r4, #0]
 80141a6:	1961      	adds	r1, r4, r5
 80141a8:	428b      	cmp	r3, r1
 80141aa:	bf04      	itt	eq
 80141ac:	6819      	ldreq	r1, [r3, #0]
 80141ae:	685b      	ldreq	r3, [r3, #4]
 80141b0:	6063      	str	r3, [r4, #4]
 80141b2:	bf04      	itt	eq
 80141b4:	1949      	addeq	r1, r1, r5
 80141b6:	6021      	streq	r1, [r4, #0]
 80141b8:	6054      	str	r4, [r2, #4]
 80141ba:	e7c7      	b.n	801414c <_free_r+0x28>
 80141bc:	b003      	add	sp, #12
 80141be:	bd30      	pop	{r4, r5, pc}
 80141c0:	20004648 	.word	0x20004648

080141c4 <_malloc_r>:
 80141c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80141c6:	1ccd      	adds	r5, r1, #3
 80141c8:	f025 0503 	bic.w	r5, r5, #3
 80141cc:	3508      	adds	r5, #8
 80141ce:	2d0c      	cmp	r5, #12
 80141d0:	bf38      	it	cc
 80141d2:	250c      	movcc	r5, #12
 80141d4:	2d00      	cmp	r5, #0
 80141d6:	4606      	mov	r6, r0
 80141d8:	db01      	blt.n	80141de <_malloc_r+0x1a>
 80141da:	42a9      	cmp	r1, r5
 80141dc:	d903      	bls.n	80141e6 <_malloc_r+0x22>
 80141de:	230c      	movs	r3, #12
 80141e0:	6033      	str	r3, [r6, #0]
 80141e2:	2000      	movs	r0, #0
 80141e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80141e6:	f000 f947 	bl	8014478 <__malloc_lock>
 80141ea:	4921      	ldr	r1, [pc, #132]	; (8014270 <_malloc_r+0xac>)
 80141ec:	680a      	ldr	r2, [r1, #0]
 80141ee:	4614      	mov	r4, r2
 80141f0:	b99c      	cbnz	r4, 801421a <_malloc_r+0x56>
 80141f2:	4f20      	ldr	r7, [pc, #128]	; (8014274 <_malloc_r+0xb0>)
 80141f4:	683b      	ldr	r3, [r7, #0]
 80141f6:	b923      	cbnz	r3, 8014202 <_malloc_r+0x3e>
 80141f8:	4621      	mov	r1, r4
 80141fa:	4630      	mov	r0, r6
 80141fc:	f000 f83c 	bl	8014278 <_sbrk_r>
 8014200:	6038      	str	r0, [r7, #0]
 8014202:	4629      	mov	r1, r5
 8014204:	4630      	mov	r0, r6
 8014206:	f000 f837 	bl	8014278 <_sbrk_r>
 801420a:	1c43      	adds	r3, r0, #1
 801420c:	d123      	bne.n	8014256 <_malloc_r+0x92>
 801420e:	230c      	movs	r3, #12
 8014210:	6033      	str	r3, [r6, #0]
 8014212:	4630      	mov	r0, r6
 8014214:	f000 f936 	bl	8014484 <__malloc_unlock>
 8014218:	e7e3      	b.n	80141e2 <_malloc_r+0x1e>
 801421a:	6823      	ldr	r3, [r4, #0]
 801421c:	1b5b      	subs	r3, r3, r5
 801421e:	d417      	bmi.n	8014250 <_malloc_r+0x8c>
 8014220:	2b0b      	cmp	r3, #11
 8014222:	d903      	bls.n	801422c <_malloc_r+0x68>
 8014224:	6023      	str	r3, [r4, #0]
 8014226:	441c      	add	r4, r3
 8014228:	6025      	str	r5, [r4, #0]
 801422a:	e004      	b.n	8014236 <_malloc_r+0x72>
 801422c:	6863      	ldr	r3, [r4, #4]
 801422e:	42a2      	cmp	r2, r4
 8014230:	bf0c      	ite	eq
 8014232:	600b      	streq	r3, [r1, #0]
 8014234:	6053      	strne	r3, [r2, #4]
 8014236:	4630      	mov	r0, r6
 8014238:	f000 f924 	bl	8014484 <__malloc_unlock>
 801423c:	f104 000b 	add.w	r0, r4, #11
 8014240:	1d23      	adds	r3, r4, #4
 8014242:	f020 0007 	bic.w	r0, r0, #7
 8014246:	1ac2      	subs	r2, r0, r3
 8014248:	d0cc      	beq.n	80141e4 <_malloc_r+0x20>
 801424a:	1a1b      	subs	r3, r3, r0
 801424c:	50a3      	str	r3, [r4, r2]
 801424e:	e7c9      	b.n	80141e4 <_malloc_r+0x20>
 8014250:	4622      	mov	r2, r4
 8014252:	6864      	ldr	r4, [r4, #4]
 8014254:	e7cc      	b.n	80141f0 <_malloc_r+0x2c>
 8014256:	1cc4      	adds	r4, r0, #3
 8014258:	f024 0403 	bic.w	r4, r4, #3
 801425c:	42a0      	cmp	r0, r4
 801425e:	d0e3      	beq.n	8014228 <_malloc_r+0x64>
 8014260:	1a21      	subs	r1, r4, r0
 8014262:	4630      	mov	r0, r6
 8014264:	f000 f808 	bl	8014278 <_sbrk_r>
 8014268:	3001      	adds	r0, #1
 801426a:	d1dd      	bne.n	8014228 <_malloc_r+0x64>
 801426c:	e7cf      	b.n	801420e <_malloc_r+0x4a>
 801426e:	bf00      	nop
 8014270:	20004648 	.word	0x20004648
 8014274:	2000464c 	.word	0x2000464c

08014278 <_sbrk_r>:
 8014278:	b538      	push	{r3, r4, r5, lr}
 801427a:	4d06      	ldr	r5, [pc, #24]	; (8014294 <_sbrk_r+0x1c>)
 801427c:	2300      	movs	r3, #0
 801427e:	4604      	mov	r4, r0
 8014280:	4608      	mov	r0, r1
 8014282:	602b      	str	r3, [r5, #0]
 8014284:	f7f5 fbc0 	bl	8009a08 <_sbrk>
 8014288:	1c43      	adds	r3, r0, #1
 801428a:	d102      	bne.n	8014292 <_sbrk_r+0x1a>
 801428c:	682b      	ldr	r3, [r5, #0]
 801428e:	b103      	cbz	r3, 8014292 <_sbrk_r+0x1a>
 8014290:	6023      	str	r3, [r4, #0]
 8014292:	bd38      	pop	{r3, r4, r5, pc}
 8014294:	2000dd58 	.word	0x2000dd58

08014298 <_raise_r>:
 8014298:	291f      	cmp	r1, #31
 801429a:	b538      	push	{r3, r4, r5, lr}
 801429c:	4604      	mov	r4, r0
 801429e:	460d      	mov	r5, r1
 80142a0:	d904      	bls.n	80142ac <_raise_r+0x14>
 80142a2:	2316      	movs	r3, #22
 80142a4:	6003      	str	r3, [r0, #0]
 80142a6:	f04f 30ff 	mov.w	r0, #4294967295
 80142aa:	bd38      	pop	{r3, r4, r5, pc}
 80142ac:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80142ae:	b112      	cbz	r2, 80142b6 <_raise_r+0x1e>
 80142b0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80142b4:	b94b      	cbnz	r3, 80142ca <_raise_r+0x32>
 80142b6:	4620      	mov	r0, r4
 80142b8:	f000 f830 	bl	801431c <_getpid_r>
 80142bc:	462a      	mov	r2, r5
 80142be:	4601      	mov	r1, r0
 80142c0:	4620      	mov	r0, r4
 80142c2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80142c6:	f000 b817 	b.w	80142f8 <_kill_r>
 80142ca:	2b01      	cmp	r3, #1
 80142cc:	d00a      	beq.n	80142e4 <_raise_r+0x4c>
 80142ce:	1c59      	adds	r1, r3, #1
 80142d0:	d103      	bne.n	80142da <_raise_r+0x42>
 80142d2:	2316      	movs	r3, #22
 80142d4:	6003      	str	r3, [r0, #0]
 80142d6:	2001      	movs	r0, #1
 80142d8:	e7e7      	b.n	80142aa <_raise_r+0x12>
 80142da:	2400      	movs	r4, #0
 80142dc:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80142e0:	4628      	mov	r0, r5
 80142e2:	4798      	blx	r3
 80142e4:	2000      	movs	r0, #0
 80142e6:	e7e0      	b.n	80142aa <_raise_r+0x12>

080142e8 <raise>:
 80142e8:	4b02      	ldr	r3, [pc, #8]	; (80142f4 <raise+0xc>)
 80142ea:	4601      	mov	r1, r0
 80142ec:	6818      	ldr	r0, [r3, #0]
 80142ee:	f7ff bfd3 	b.w	8014298 <_raise_r>
 80142f2:	bf00      	nop
 80142f4:	20000304 	.word	0x20000304

080142f8 <_kill_r>:
 80142f8:	b538      	push	{r3, r4, r5, lr}
 80142fa:	4d07      	ldr	r5, [pc, #28]	; (8014318 <_kill_r+0x20>)
 80142fc:	2300      	movs	r3, #0
 80142fe:	4604      	mov	r4, r0
 8014300:	4608      	mov	r0, r1
 8014302:	4611      	mov	r1, r2
 8014304:	602b      	str	r3, [r5, #0]
 8014306:	f7f5 faf7 	bl	80098f8 <_kill>
 801430a:	1c43      	adds	r3, r0, #1
 801430c:	d102      	bne.n	8014314 <_kill_r+0x1c>
 801430e:	682b      	ldr	r3, [r5, #0]
 8014310:	b103      	cbz	r3, 8014314 <_kill_r+0x1c>
 8014312:	6023      	str	r3, [r4, #0]
 8014314:	bd38      	pop	{r3, r4, r5, pc}
 8014316:	bf00      	nop
 8014318:	2000dd58 	.word	0x2000dd58

0801431c <_getpid_r>:
 801431c:	f7f5 bae4 	b.w	80098e8 <_getpid>

08014320 <__sread>:
 8014320:	b510      	push	{r4, lr}
 8014322:	460c      	mov	r4, r1
 8014324:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014328:	f000 f8b2 	bl	8014490 <_read_r>
 801432c:	2800      	cmp	r0, #0
 801432e:	bfab      	itete	ge
 8014330:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8014332:	89a3      	ldrhlt	r3, [r4, #12]
 8014334:	181b      	addge	r3, r3, r0
 8014336:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801433a:	bfac      	ite	ge
 801433c:	6563      	strge	r3, [r4, #84]	; 0x54
 801433e:	81a3      	strhlt	r3, [r4, #12]
 8014340:	bd10      	pop	{r4, pc}

08014342 <__swrite>:
 8014342:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014346:	461f      	mov	r7, r3
 8014348:	898b      	ldrh	r3, [r1, #12]
 801434a:	05db      	lsls	r3, r3, #23
 801434c:	4605      	mov	r5, r0
 801434e:	460c      	mov	r4, r1
 8014350:	4616      	mov	r6, r2
 8014352:	d505      	bpl.n	8014360 <__swrite+0x1e>
 8014354:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014358:	2302      	movs	r3, #2
 801435a:	2200      	movs	r2, #0
 801435c:	f000 f868 	bl	8014430 <_lseek_r>
 8014360:	89a3      	ldrh	r3, [r4, #12]
 8014362:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8014366:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801436a:	81a3      	strh	r3, [r4, #12]
 801436c:	4632      	mov	r2, r6
 801436e:	463b      	mov	r3, r7
 8014370:	4628      	mov	r0, r5
 8014372:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8014376:	f000 b817 	b.w	80143a8 <_write_r>

0801437a <__sseek>:
 801437a:	b510      	push	{r4, lr}
 801437c:	460c      	mov	r4, r1
 801437e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014382:	f000 f855 	bl	8014430 <_lseek_r>
 8014386:	1c43      	adds	r3, r0, #1
 8014388:	89a3      	ldrh	r3, [r4, #12]
 801438a:	bf15      	itete	ne
 801438c:	6560      	strne	r0, [r4, #84]	; 0x54
 801438e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8014392:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8014396:	81a3      	strheq	r3, [r4, #12]
 8014398:	bf18      	it	ne
 801439a:	81a3      	strhne	r3, [r4, #12]
 801439c:	bd10      	pop	{r4, pc}

0801439e <__sclose>:
 801439e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80143a2:	f000 b813 	b.w	80143cc <_close_r>
	...

080143a8 <_write_r>:
 80143a8:	b538      	push	{r3, r4, r5, lr}
 80143aa:	4d07      	ldr	r5, [pc, #28]	; (80143c8 <_write_r+0x20>)
 80143ac:	4604      	mov	r4, r0
 80143ae:	4608      	mov	r0, r1
 80143b0:	4611      	mov	r1, r2
 80143b2:	2200      	movs	r2, #0
 80143b4:	602a      	str	r2, [r5, #0]
 80143b6:	461a      	mov	r2, r3
 80143b8:	f7f5 fad5 	bl	8009966 <_write>
 80143bc:	1c43      	adds	r3, r0, #1
 80143be:	d102      	bne.n	80143c6 <_write_r+0x1e>
 80143c0:	682b      	ldr	r3, [r5, #0]
 80143c2:	b103      	cbz	r3, 80143c6 <_write_r+0x1e>
 80143c4:	6023      	str	r3, [r4, #0]
 80143c6:	bd38      	pop	{r3, r4, r5, pc}
 80143c8:	2000dd58 	.word	0x2000dd58

080143cc <_close_r>:
 80143cc:	b538      	push	{r3, r4, r5, lr}
 80143ce:	4d06      	ldr	r5, [pc, #24]	; (80143e8 <_close_r+0x1c>)
 80143d0:	2300      	movs	r3, #0
 80143d2:	4604      	mov	r4, r0
 80143d4:	4608      	mov	r0, r1
 80143d6:	602b      	str	r3, [r5, #0]
 80143d8:	f7f5 fae1 	bl	800999e <_close>
 80143dc:	1c43      	adds	r3, r0, #1
 80143de:	d102      	bne.n	80143e6 <_close_r+0x1a>
 80143e0:	682b      	ldr	r3, [r5, #0]
 80143e2:	b103      	cbz	r3, 80143e6 <_close_r+0x1a>
 80143e4:	6023      	str	r3, [r4, #0]
 80143e6:	bd38      	pop	{r3, r4, r5, pc}
 80143e8:	2000dd58 	.word	0x2000dd58

080143ec <_fstat_r>:
 80143ec:	b538      	push	{r3, r4, r5, lr}
 80143ee:	4d07      	ldr	r5, [pc, #28]	; (801440c <_fstat_r+0x20>)
 80143f0:	2300      	movs	r3, #0
 80143f2:	4604      	mov	r4, r0
 80143f4:	4608      	mov	r0, r1
 80143f6:	4611      	mov	r1, r2
 80143f8:	602b      	str	r3, [r5, #0]
 80143fa:	f7f5 fadc 	bl	80099b6 <_fstat>
 80143fe:	1c43      	adds	r3, r0, #1
 8014400:	d102      	bne.n	8014408 <_fstat_r+0x1c>
 8014402:	682b      	ldr	r3, [r5, #0]
 8014404:	b103      	cbz	r3, 8014408 <_fstat_r+0x1c>
 8014406:	6023      	str	r3, [r4, #0]
 8014408:	bd38      	pop	{r3, r4, r5, pc}
 801440a:	bf00      	nop
 801440c:	2000dd58 	.word	0x2000dd58

08014410 <_isatty_r>:
 8014410:	b538      	push	{r3, r4, r5, lr}
 8014412:	4d06      	ldr	r5, [pc, #24]	; (801442c <_isatty_r+0x1c>)
 8014414:	2300      	movs	r3, #0
 8014416:	4604      	mov	r4, r0
 8014418:	4608      	mov	r0, r1
 801441a:	602b      	str	r3, [r5, #0]
 801441c:	f7f5 fadb 	bl	80099d6 <_isatty>
 8014420:	1c43      	adds	r3, r0, #1
 8014422:	d102      	bne.n	801442a <_isatty_r+0x1a>
 8014424:	682b      	ldr	r3, [r5, #0]
 8014426:	b103      	cbz	r3, 801442a <_isatty_r+0x1a>
 8014428:	6023      	str	r3, [r4, #0]
 801442a:	bd38      	pop	{r3, r4, r5, pc}
 801442c:	2000dd58 	.word	0x2000dd58

08014430 <_lseek_r>:
 8014430:	b538      	push	{r3, r4, r5, lr}
 8014432:	4d07      	ldr	r5, [pc, #28]	; (8014450 <_lseek_r+0x20>)
 8014434:	4604      	mov	r4, r0
 8014436:	4608      	mov	r0, r1
 8014438:	4611      	mov	r1, r2
 801443a:	2200      	movs	r2, #0
 801443c:	602a      	str	r2, [r5, #0]
 801443e:	461a      	mov	r2, r3
 8014440:	f7f5 fad4 	bl	80099ec <_lseek>
 8014444:	1c43      	adds	r3, r0, #1
 8014446:	d102      	bne.n	801444e <_lseek_r+0x1e>
 8014448:	682b      	ldr	r3, [r5, #0]
 801444a:	b103      	cbz	r3, 801444e <_lseek_r+0x1e>
 801444c:	6023      	str	r3, [r4, #0]
 801444e:	bd38      	pop	{r3, r4, r5, pc}
 8014450:	2000dd58 	.word	0x2000dd58

08014454 <__ascii_mbtowc>:
 8014454:	b082      	sub	sp, #8
 8014456:	b901      	cbnz	r1, 801445a <__ascii_mbtowc+0x6>
 8014458:	a901      	add	r1, sp, #4
 801445a:	b142      	cbz	r2, 801446e <__ascii_mbtowc+0x1a>
 801445c:	b14b      	cbz	r3, 8014472 <__ascii_mbtowc+0x1e>
 801445e:	7813      	ldrb	r3, [r2, #0]
 8014460:	600b      	str	r3, [r1, #0]
 8014462:	7812      	ldrb	r2, [r2, #0]
 8014464:	1e10      	subs	r0, r2, #0
 8014466:	bf18      	it	ne
 8014468:	2001      	movne	r0, #1
 801446a:	b002      	add	sp, #8
 801446c:	4770      	bx	lr
 801446e:	4610      	mov	r0, r2
 8014470:	e7fb      	b.n	801446a <__ascii_mbtowc+0x16>
 8014472:	f06f 0001 	mvn.w	r0, #1
 8014476:	e7f8      	b.n	801446a <__ascii_mbtowc+0x16>

08014478 <__malloc_lock>:
 8014478:	4801      	ldr	r0, [pc, #4]	; (8014480 <__malloc_lock+0x8>)
 801447a:	f7ff ba56 	b.w	801392a <__retarget_lock_acquire_recursive>
 801447e:	bf00      	nop
 8014480:	2000dd50 	.word	0x2000dd50

08014484 <__malloc_unlock>:
 8014484:	4801      	ldr	r0, [pc, #4]	; (801448c <__malloc_unlock+0x8>)
 8014486:	f7ff ba51 	b.w	801392c <__retarget_lock_release_recursive>
 801448a:	bf00      	nop
 801448c:	2000dd50 	.word	0x2000dd50

08014490 <_read_r>:
 8014490:	b538      	push	{r3, r4, r5, lr}
 8014492:	4d07      	ldr	r5, [pc, #28]	; (80144b0 <_read_r+0x20>)
 8014494:	4604      	mov	r4, r0
 8014496:	4608      	mov	r0, r1
 8014498:	4611      	mov	r1, r2
 801449a:	2200      	movs	r2, #0
 801449c:	602a      	str	r2, [r5, #0]
 801449e:	461a      	mov	r2, r3
 80144a0:	f7f5 fa44 	bl	800992c <_read>
 80144a4:	1c43      	adds	r3, r0, #1
 80144a6:	d102      	bne.n	80144ae <_read_r+0x1e>
 80144a8:	682b      	ldr	r3, [r5, #0]
 80144aa:	b103      	cbz	r3, 80144ae <_read_r+0x1e>
 80144ac:	6023      	str	r3, [r4, #0]
 80144ae:	bd38      	pop	{r3, r4, r5, pc}
 80144b0:	2000dd58 	.word	0x2000dd58

080144b4 <__ascii_wctomb>:
 80144b4:	b149      	cbz	r1, 80144ca <__ascii_wctomb+0x16>
 80144b6:	2aff      	cmp	r2, #255	; 0xff
 80144b8:	bf85      	ittet	hi
 80144ba:	238a      	movhi	r3, #138	; 0x8a
 80144bc:	6003      	strhi	r3, [r0, #0]
 80144be:	700a      	strbls	r2, [r1, #0]
 80144c0:	f04f 30ff 	movhi.w	r0, #4294967295
 80144c4:	bf98      	it	ls
 80144c6:	2001      	movls	r0, #1
 80144c8:	4770      	bx	lr
 80144ca:	4608      	mov	r0, r1
 80144cc:	4770      	bx	lr
	...

080144d0 <asin>:
 80144d0:	b538      	push	{r3, r4, r5, lr}
 80144d2:	ed2d 8b02 	vpush	{d8}
 80144d6:	ec55 4b10 	vmov	r4, r5, d0
 80144da:	f000 f869 	bl	80145b0 <__ieee754_asin>
 80144de:	4b16      	ldr	r3, [pc, #88]	; (8014538 <asin+0x68>)
 80144e0:	eeb0 8a40 	vmov.f32	s16, s0
 80144e4:	eef0 8a60 	vmov.f32	s17, s1
 80144e8:	f993 3000 	ldrsb.w	r3, [r3]
 80144ec:	3301      	adds	r3, #1
 80144ee:	d01c      	beq.n	801452a <asin+0x5a>
 80144f0:	4622      	mov	r2, r4
 80144f2:	462b      	mov	r3, r5
 80144f4:	4620      	mov	r0, r4
 80144f6:	4629      	mov	r1, r5
 80144f8:	f7ec fb18 	bl	8000b2c <__aeabi_dcmpun>
 80144fc:	b9a8      	cbnz	r0, 801452a <asin+0x5a>
 80144fe:	ec45 4b10 	vmov	d0, r4, r5
 8014502:	f000 fd89 	bl	8015018 <fabs>
 8014506:	4b0d      	ldr	r3, [pc, #52]	; (801453c <asin+0x6c>)
 8014508:	ec51 0b10 	vmov	r0, r1, d0
 801450c:	2200      	movs	r2, #0
 801450e:	f7ec fb03 	bl	8000b18 <__aeabi_dcmpgt>
 8014512:	b150      	cbz	r0, 801452a <asin+0x5a>
 8014514:	f7fd faf6 	bl	8011b04 <__errno>
 8014518:	ecbd 8b02 	vpop	{d8}
 801451c:	2321      	movs	r3, #33	; 0x21
 801451e:	6003      	str	r3, [r0, #0]
 8014520:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8014524:	4806      	ldr	r0, [pc, #24]	; (8014540 <asin+0x70>)
 8014526:	f000 bd83 	b.w	8015030 <nan>
 801452a:	eeb0 0a48 	vmov.f32	s0, s16
 801452e:	eef0 0a68 	vmov.f32	s1, s17
 8014532:	ecbd 8b02 	vpop	{d8}
 8014536:	bd38      	pop	{r3, r4, r5, pc}
 8014538:	200004d4 	.word	0x200004d4
 801453c:	3ff00000 	.word	0x3ff00000
 8014540:	08015b4f 	.word	0x08015b4f

08014544 <atan2>:
 8014544:	f000 ba48 	b.w	80149d8 <__ieee754_atan2>

08014548 <sqrt>:
 8014548:	b538      	push	{r3, r4, r5, lr}
 801454a:	ed2d 8b02 	vpush	{d8}
 801454e:	ec55 4b10 	vmov	r4, r5, d0
 8014552:	f000 fb0b 	bl	8014b6c <__ieee754_sqrt>
 8014556:	4b15      	ldr	r3, [pc, #84]	; (80145ac <sqrt+0x64>)
 8014558:	eeb0 8a40 	vmov.f32	s16, s0
 801455c:	eef0 8a60 	vmov.f32	s17, s1
 8014560:	f993 3000 	ldrsb.w	r3, [r3]
 8014564:	3301      	adds	r3, #1
 8014566:	d019      	beq.n	801459c <sqrt+0x54>
 8014568:	4622      	mov	r2, r4
 801456a:	462b      	mov	r3, r5
 801456c:	4620      	mov	r0, r4
 801456e:	4629      	mov	r1, r5
 8014570:	f7ec fadc 	bl	8000b2c <__aeabi_dcmpun>
 8014574:	b990      	cbnz	r0, 801459c <sqrt+0x54>
 8014576:	2200      	movs	r2, #0
 8014578:	2300      	movs	r3, #0
 801457a:	4620      	mov	r0, r4
 801457c:	4629      	mov	r1, r5
 801457e:	f7ec faad 	bl	8000adc <__aeabi_dcmplt>
 8014582:	b158      	cbz	r0, 801459c <sqrt+0x54>
 8014584:	f7fd fabe 	bl	8011b04 <__errno>
 8014588:	2321      	movs	r3, #33	; 0x21
 801458a:	6003      	str	r3, [r0, #0]
 801458c:	2200      	movs	r2, #0
 801458e:	2300      	movs	r3, #0
 8014590:	4610      	mov	r0, r2
 8014592:	4619      	mov	r1, r3
 8014594:	f7ec f95a 	bl	800084c <__aeabi_ddiv>
 8014598:	ec41 0b18 	vmov	d8, r0, r1
 801459c:	eeb0 0a48 	vmov.f32	s0, s16
 80145a0:	eef0 0a68 	vmov.f32	s1, s17
 80145a4:	ecbd 8b02 	vpop	{d8}
 80145a8:	bd38      	pop	{r3, r4, r5, pc}
 80145aa:	bf00      	nop
 80145ac:	200004d4 	.word	0x200004d4

080145b0 <__ieee754_asin>:
 80145b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80145b4:	ed2d 8b04 	vpush	{d8-d9}
 80145b8:	ec55 4b10 	vmov	r4, r5, d0
 80145bc:	4bcc      	ldr	r3, [pc, #816]	; (80148f0 <__ieee754_asin+0x340>)
 80145be:	b083      	sub	sp, #12
 80145c0:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 80145c4:	4598      	cmp	r8, r3
 80145c6:	9501      	str	r5, [sp, #4]
 80145c8:	dd35      	ble.n	8014636 <__ieee754_asin+0x86>
 80145ca:	ee10 3a10 	vmov	r3, s0
 80145ce:	f108 4840 	add.w	r8, r8, #3221225472	; 0xc0000000
 80145d2:	f508 1880 	add.w	r8, r8, #1048576	; 0x100000
 80145d6:	ea58 0303 	orrs.w	r3, r8, r3
 80145da:	d117      	bne.n	801460c <__ieee754_asin+0x5c>
 80145dc:	a3aa      	add	r3, pc, #680	; (adr r3, 8014888 <__ieee754_asin+0x2d8>)
 80145de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80145e2:	ee10 0a10 	vmov	r0, s0
 80145e6:	4629      	mov	r1, r5
 80145e8:	f7ec f806 	bl	80005f8 <__aeabi_dmul>
 80145ec:	a3a8      	add	r3, pc, #672	; (adr r3, 8014890 <__ieee754_asin+0x2e0>)
 80145ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80145f2:	4606      	mov	r6, r0
 80145f4:	460f      	mov	r7, r1
 80145f6:	4620      	mov	r0, r4
 80145f8:	4629      	mov	r1, r5
 80145fa:	f7eb fffd 	bl	80005f8 <__aeabi_dmul>
 80145fe:	4602      	mov	r2, r0
 8014600:	460b      	mov	r3, r1
 8014602:	4630      	mov	r0, r6
 8014604:	4639      	mov	r1, r7
 8014606:	f7eb fe41 	bl	800028c <__adddf3>
 801460a:	e00b      	b.n	8014624 <__ieee754_asin+0x74>
 801460c:	ee10 2a10 	vmov	r2, s0
 8014610:	462b      	mov	r3, r5
 8014612:	ee10 0a10 	vmov	r0, s0
 8014616:	4629      	mov	r1, r5
 8014618:	f7eb fe36 	bl	8000288 <__aeabi_dsub>
 801461c:	4602      	mov	r2, r0
 801461e:	460b      	mov	r3, r1
 8014620:	f7ec f914 	bl	800084c <__aeabi_ddiv>
 8014624:	4604      	mov	r4, r0
 8014626:	460d      	mov	r5, r1
 8014628:	ec45 4b10 	vmov	d0, r4, r5
 801462c:	b003      	add	sp, #12
 801462e:	ecbd 8b04 	vpop	{d8-d9}
 8014632:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014636:	4baf      	ldr	r3, [pc, #700]	; (80148f4 <__ieee754_asin+0x344>)
 8014638:	4598      	cmp	r8, r3
 801463a:	dc11      	bgt.n	8014660 <__ieee754_asin+0xb0>
 801463c:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 8014640:	f280 80ae 	bge.w	80147a0 <__ieee754_asin+0x1f0>
 8014644:	a394      	add	r3, pc, #592	; (adr r3, 8014898 <__ieee754_asin+0x2e8>)
 8014646:	e9d3 2300 	ldrd	r2, r3, [r3]
 801464a:	ee10 0a10 	vmov	r0, s0
 801464e:	4629      	mov	r1, r5
 8014650:	f7eb fe1c 	bl	800028c <__adddf3>
 8014654:	4ba8      	ldr	r3, [pc, #672]	; (80148f8 <__ieee754_asin+0x348>)
 8014656:	2200      	movs	r2, #0
 8014658:	f7ec fa5e 	bl	8000b18 <__aeabi_dcmpgt>
 801465c:	2800      	cmp	r0, #0
 801465e:	d1e3      	bne.n	8014628 <__ieee754_asin+0x78>
 8014660:	ec45 4b10 	vmov	d0, r4, r5
 8014664:	f000 fcd8 	bl	8015018 <fabs>
 8014668:	49a3      	ldr	r1, [pc, #652]	; (80148f8 <__ieee754_asin+0x348>)
 801466a:	ec53 2b10 	vmov	r2, r3, d0
 801466e:	2000      	movs	r0, #0
 8014670:	f7eb fe0a 	bl	8000288 <__aeabi_dsub>
 8014674:	4ba1      	ldr	r3, [pc, #644]	; (80148fc <__ieee754_asin+0x34c>)
 8014676:	2200      	movs	r2, #0
 8014678:	f7eb ffbe 	bl	80005f8 <__aeabi_dmul>
 801467c:	a388      	add	r3, pc, #544	; (adr r3, 80148a0 <__ieee754_asin+0x2f0>)
 801467e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014682:	4604      	mov	r4, r0
 8014684:	460d      	mov	r5, r1
 8014686:	f7eb ffb7 	bl	80005f8 <__aeabi_dmul>
 801468a:	a387      	add	r3, pc, #540	; (adr r3, 80148a8 <__ieee754_asin+0x2f8>)
 801468c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014690:	f7eb fdfc 	bl	800028c <__adddf3>
 8014694:	4622      	mov	r2, r4
 8014696:	462b      	mov	r3, r5
 8014698:	f7eb ffae 	bl	80005f8 <__aeabi_dmul>
 801469c:	a384      	add	r3, pc, #528	; (adr r3, 80148b0 <__ieee754_asin+0x300>)
 801469e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80146a2:	f7eb fdf1 	bl	8000288 <__aeabi_dsub>
 80146a6:	4622      	mov	r2, r4
 80146a8:	462b      	mov	r3, r5
 80146aa:	f7eb ffa5 	bl	80005f8 <__aeabi_dmul>
 80146ae:	a382      	add	r3, pc, #520	; (adr r3, 80148b8 <__ieee754_asin+0x308>)
 80146b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80146b4:	f7eb fdea 	bl	800028c <__adddf3>
 80146b8:	4622      	mov	r2, r4
 80146ba:	462b      	mov	r3, r5
 80146bc:	f7eb ff9c 	bl	80005f8 <__aeabi_dmul>
 80146c0:	a37f      	add	r3, pc, #508	; (adr r3, 80148c0 <__ieee754_asin+0x310>)
 80146c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80146c6:	f7eb fddf 	bl	8000288 <__aeabi_dsub>
 80146ca:	4622      	mov	r2, r4
 80146cc:	462b      	mov	r3, r5
 80146ce:	f7eb ff93 	bl	80005f8 <__aeabi_dmul>
 80146d2:	a37d      	add	r3, pc, #500	; (adr r3, 80148c8 <__ieee754_asin+0x318>)
 80146d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80146d8:	f7eb fdd8 	bl	800028c <__adddf3>
 80146dc:	4622      	mov	r2, r4
 80146de:	462b      	mov	r3, r5
 80146e0:	f7eb ff8a 	bl	80005f8 <__aeabi_dmul>
 80146e4:	a37a      	add	r3, pc, #488	; (adr r3, 80148d0 <__ieee754_asin+0x320>)
 80146e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80146ea:	ec41 0b18 	vmov	d8, r0, r1
 80146ee:	4620      	mov	r0, r4
 80146f0:	4629      	mov	r1, r5
 80146f2:	f7eb ff81 	bl	80005f8 <__aeabi_dmul>
 80146f6:	a378      	add	r3, pc, #480	; (adr r3, 80148d8 <__ieee754_asin+0x328>)
 80146f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80146fc:	f7eb fdc4 	bl	8000288 <__aeabi_dsub>
 8014700:	4622      	mov	r2, r4
 8014702:	462b      	mov	r3, r5
 8014704:	f7eb ff78 	bl	80005f8 <__aeabi_dmul>
 8014708:	a375      	add	r3, pc, #468	; (adr r3, 80148e0 <__ieee754_asin+0x330>)
 801470a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801470e:	f7eb fdbd 	bl	800028c <__adddf3>
 8014712:	4622      	mov	r2, r4
 8014714:	462b      	mov	r3, r5
 8014716:	f7eb ff6f 	bl	80005f8 <__aeabi_dmul>
 801471a:	a373      	add	r3, pc, #460	; (adr r3, 80148e8 <__ieee754_asin+0x338>)
 801471c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014720:	f7eb fdb2 	bl	8000288 <__aeabi_dsub>
 8014724:	4622      	mov	r2, r4
 8014726:	462b      	mov	r3, r5
 8014728:	f7eb ff66 	bl	80005f8 <__aeabi_dmul>
 801472c:	4b72      	ldr	r3, [pc, #456]	; (80148f8 <__ieee754_asin+0x348>)
 801472e:	2200      	movs	r2, #0
 8014730:	f7eb fdac 	bl	800028c <__adddf3>
 8014734:	ec45 4b10 	vmov	d0, r4, r5
 8014738:	4606      	mov	r6, r0
 801473a:	460f      	mov	r7, r1
 801473c:	f000 fa16 	bl	8014b6c <__ieee754_sqrt>
 8014740:	4b6f      	ldr	r3, [pc, #444]	; (8014900 <__ieee754_asin+0x350>)
 8014742:	4598      	cmp	r8, r3
 8014744:	ec5b ab10 	vmov	sl, fp, d0
 8014748:	f340 80dc 	ble.w	8014904 <__ieee754_asin+0x354>
 801474c:	4632      	mov	r2, r6
 801474e:	463b      	mov	r3, r7
 8014750:	ec51 0b18 	vmov	r0, r1, d8
 8014754:	f7ec f87a 	bl	800084c <__aeabi_ddiv>
 8014758:	4652      	mov	r2, sl
 801475a:	465b      	mov	r3, fp
 801475c:	f7eb ff4c 	bl	80005f8 <__aeabi_dmul>
 8014760:	4652      	mov	r2, sl
 8014762:	465b      	mov	r3, fp
 8014764:	f7eb fd92 	bl	800028c <__adddf3>
 8014768:	4602      	mov	r2, r0
 801476a:	460b      	mov	r3, r1
 801476c:	f7eb fd8e 	bl	800028c <__adddf3>
 8014770:	a347      	add	r3, pc, #284	; (adr r3, 8014890 <__ieee754_asin+0x2e0>)
 8014772:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014776:	f7eb fd87 	bl	8000288 <__aeabi_dsub>
 801477a:	4602      	mov	r2, r0
 801477c:	460b      	mov	r3, r1
 801477e:	a142      	add	r1, pc, #264	; (adr r1, 8014888 <__ieee754_asin+0x2d8>)
 8014780:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014784:	f7eb fd80 	bl	8000288 <__aeabi_dsub>
 8014788:	9b01      	ldr	r3, [sp, #4]
 801478a:	2b00      	cmp	r3, #0
 801478c:	bfdc      	itt	le
 801478e:	4602      	movle	r2, r0
 8014790:	f101 4300 	addle.w	r3, r1, #2147483648	; 0x80000000
 8014794:	4604      	mov	r4, r0
 8014796:	460d      	mov	r5, r1
 8014798:	bfdc      	itt	le
 801479a:	4614      	movle	r4, r2
 801479c:	461d      	movle	r5, r3
 801479e:	e743      	b.n	8014628 <__ieee754_asin+0x78>
 80147a0:	ee10 2a10 	vmov	r2, s0
 80147a4:	ee10 0a10 	vmov	r0, s0
 80147a8:	462b      	mov	r3, r5
 80147aa:	4629      	mov	r1, r5
 80147ac:	f7eb ff24 	bl	80005f8 <__aeabi_dmul>
 80147b0:	a33b      	add	r3, pc, #236	; (adr r3, 80148a0 <__ieee754_asin+0x2f0>)
 80147b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80147b6:	4606      	mov	r6, r0
 80147b8:	460f      	mov	r7, r1
 80147ba:	f7eb ff1d 	bl	80005f8 <__aeabi_dmul>
 80147be:	a33a      	add	r3, pc, #232	; (adr r3, 80148a8 <__ieee754_asin+0x2f8>)
 80147c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80147c4:	f7eb fd62 	bl	800028c <__adddf3>
 80147c8:	4632      	mov	r2, r6
 80147ca:	463b      	mov	r3, r7
 80147cc:	f7eb ff14 	bl	80005f8 <__aeabi_dmul>
 80147d0:	a337      	add	r3, pc, #220	; (adr r3, 80148b0 <__ieee754_asin+0x300>)
 80147d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80147d6:	f7eb fd57 	bl	8000288 <__aeabi_dsub>
 80147da:	4632      	mov	r2, r6
 80147dc:	463b      	mov	r3, r7
 80147de:	f7eb ff0b 	bl	80005f8 <__aeabi_dmul>
 80147e2:	a335      	add	r3, pc, #212	; (adr r3, 80148b8 <__ieee754_asin+0x308>)
 80147e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80147e8:	f7eb fd50 	bl	800028c <__adddf3>
 80147ec:	4632      	mov	r2, r6
 80147ee:	463b      	mov	r3, r7
 80147f0:	f7eb ff02 	bl	80005f8 <__aeabi_dmul>
 80147f4:	a332      	add	r3, pc, #200	; (adr r3, 80148c0 <__ieee754_asin+0x310>)
 80147f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80147fa:	f7eb fd45 	bl	8000288 <__aeabi_dsub>
 80147fe:	4632      	mov	r2, r6
 8014800:	463b      	mov	r3, r7
 8014802:	f7eb fef9 	bl	80005f8 <__aeabi_dmul>
 8014806:	a330      	add	r3, pc, #192	; (adr r3, 80148c8 <__ieee754_asin+0x318>)
 8014808:	e9d3 2300 	ldrd	r2, r3, [r3]
 801480c:	f7eb fd3e 	bl	800028c <__adddf3>
 8014810:	4632      	mov	r2, r6
 8014812:	463b      	mov	r3, r7
 8014814:	f7eb fef0 	bl	80005f8 <__aeabi_dmul>
 8014818:	a32d      	add	r3, pc, #180	; (adr r3, 80148d0 <__ieee754_asin+0x320>)
 801481a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801481e:	4680      	mov	r8, r0
 8014820:	4689      	mov	r9, r1
 8014822:	4630      	mov	r0, r6
 8014824:	4639      	mov	r1, r7
 8014826:	f7eb fee7 	bl	80005f8 <__aeabi_dmul>
 801482a:	a32b      	add	r3, pc, #172	; (adr r3, 80148d8 <__ieee754_asin+0x328>)
 801482c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014830:	f7eb fd2a 	bl	8000288 <__aeabi_dsub>
 8014834:	4632      	mov	r2, r6
 8014836:	463b      	mov	r3, r7
 8014838:	f7eb fede 	bl	80005f8 <__aeabi_dmul>
 801483c:	a328      	add	r3, pc, #160	; (adr r3, 80148e0 <__ieee754_asin+0x330>)
 801483e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014842:	f7eb fd23 	bl	800028c <__adddf3>
 8014846:	4632      	mov	r2, r6
 8014848:	463b      	mov	r3, r7
 801484a:	f7eb fed5 	bl	80005f8 <__aeabi_dmul>
 801484e:	a326      	add	r3, pc, #152	; (adr r3, 80148e8 <__ieee754_asin+0x338>)
 8014850:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014854:	f7eb fd18 	bl	8000288 <__aeabi_dsub>
 8014858:	4632      	mov	r2, r6
 801485a:	463b      	mov	r3, r7
 801485c:	f7eb fecc 	bl	80005f8 <__aeabi_dmul>
 8014860:	4b25      	ldr	r3, [pc, #148]	; (80148f8 <__ieee754_asin+0x348>)
 8014862:	2200      	movs	r2, #0
 8014864:	f7eb fd12 	bl	800028c <__adddf3>
 8014868:	4602      	mov	r2, r0
 801486a:	460b      	mov	r3, r1
 801486c:	4640      	mov	r0, r8
 801486e:	4649      	mov	r1, r9
 8014870:	f7eb ffec 	bl	800084c <__aeabi_ddiv>
 8014874:	4622      	mov	r2, r4
 8014876:	462b      	mov	r3, r5
 8014878:	f7eb febe 	bl	80005f8 <__aeabi_dmul>
 801487c:	4602      	mov	r2, r0
 801487e:	460b      	mov	r3, r1
 8014880:	4620      	mov	r0, r4
 8014882:	4629      	mov	r1, r5
 8014884:	e6bf      	b.n	8014606 <__ieee754_asin+0x56>
 8014886:	bf00      	nop
 8014888:	54442d18 	.word	0x54442d18
 801488c:	3ff921fb 	.word	0x3ff921fb
 8014890:	33145c07 	.word	0x33145c07
 8014894:	3c91a626 	.word	0x3c91a626
 8014898:	8800759c 	.word	0x8800759c
 801489c:	7e37e43c 	.word	0x7e37e43c
 80148a0:	0dfdf709 	.word	0x0dfdf709
 80148a4:	3f023de1 	.word	0x3f023de1
 80148a8:	7501b288 	.word	0x7501b288
 80148ac:	3f49efe0 	.word	0x3f49efe0
 80148b0:	b5688f3b 	.word	0xb5688f3b
 80148b4:	3fa48228 	.word	0x3fa48228
 80148b8:	0e884455 	.word	0x0e884455
 80148bc:	3fc9c155 	.word	0x3fc9c155
 80148c0:	03eb6f7d 	.word	0x03eb6f7d
 80148c4:	3fd4d612 	.word	0x3fd4d612
 80148c8:	55555555 	.word	0x55555555
 80148cc:	3fc55555 	.word	0x3fc55555
 80148d0:	b12e9282 	.word	0xb12e9282
 80148d4:	3fb3b8c5 	.word	0x3fb3b8c5
 80148d8:	1b8d0159 	.word	0x1b8d0159
 80148dc:	3fe6066c 	.word	0x3fe6066c
 80148e0:	9c598ac8 	.word	0x9c598ac8
 80148e4:	40002ae5 	.word	0x40002ae5
 80148e8:	1c8a2d4b 	.word	0x1c8a2d4b
 80148ec:	40033a27 	.word	0x40033a27
 80148f0:	3fefffff 	.word	0x3fefffff
 80148f4:	3fdfffff 	.word	0x3fdfffff
 80148f8:	3ff00000 	.word	0x3ff00000
 80148fc:	3fe00000 	.word	0x3fe00000
 8014900:	3fef3332 	.word	0x3fef3332
 8014904:	ee10 2a10 	vmov	r2, s0
 8014908:	ee10 0a10 	vmov	r0, s0
 801490c:	465b      	mov	r3, fp
 801490e:	4659      	mov	r1, fp
 8014910:	f7eb fcbc 	bl	800028c <__adddf3>
 8014914:	4632      	mov	r2, r6
 8014916:	463b      	mov	r3, r7
 8014918:	ec41 0b19 	vmov	d9, r0, r1
 801491c:	ec51 0b18 	vmov	r0, r1, d8
 8014920:	f7eb ff94 	bl	800084c <__aeabi_ddiv>
 8014924:	4602      	mov	r2, r0
 8014926:	460b      	mov	r3, r1
 8014928:	ec51 0b19 	vmov	r0, r1, d9
 801492c:	f7eb fe64 	bl	80005f8 <__aeabi_dmul>
 8014930:	f04f 0800 	mov.w	r8, #0
 8014934:	4606      	mov	r6, r0
 8014936:	460f      	mov	r7, r1
 8014938:	4642      	mov	r2, r8
 801493a:	465b      	mov	r3, fp
 801493c:	4640      	mov	r0, r8
 801493e:	4659      	mov	r1, fp
 8014940:	f7eb fe5a 	bl	80005f8 <__aeabi_dmul>
 8014944:	4602      	mov	r2, r0
 8014946:	460b      	mov	r3, r1
 8014948:	4620      	mov	r0, r4
 801494a:	4629      	mov	r1, r5
 801494c:	f7eb fc9c 	bl	8000288 <__aeabi_dsub>
 8014950:	4642      	mov	r2, r8
 8014952:	4604      	mov	r4, r0
 8014954:	460d      	mov	r5, r1
 8014956:	465b      	mov	r3, fp
 8014958:	4650      	mov	r0, sl
 801495a:	4659      	mov	r1, fp
 801495c:	f7eb fc96 	bl	800028c <__adddf3>
 8014960:	4602      	mov	r2, r0
 8014962:	460b      	mov	r3, r1
 8014964:	4620      	mov	r0, r4
 8014966:	4629      	mov	r1, r5
 8014968:	f7eb ff70 	bl	800084c <__aeabi_ddiv>
 801496c:	4602      	mov	r2, r0
 801496e:	460b      	mov	r3, r1
 8014970:	f7eb fc8c 	bl	800028c <__adddf3>
 8014974:	4602      	mov	r2, r0
 8014976:	460b      	mov	r3, r1
 8014978:	a113      	add	r1, pc, #76	; (adr r1, 80149c8 <__ieee754_asin+0x418>)
 801497a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801497e:	f7eb fc83 	bl	8000288 <__aeabi_dsub>
 8014982:	4602      	mov	r2, r0
 8014984:	460b      	mov	r3, r1
 8014986:	4630      	mov	r0, r6
 8014988:	4639      	mov	r1, r7
 801498a:	f7eb fc7d 	bl	8000288 <__aeabi_dsub>
 801498e:	4642      	mov	r2, r8
 8014990:	4604      	mov	r4, r0
 8014992:	460d      	mov	r5, r1
 8014994:	465b      	mov	r3, fp
 8014996:	4640      	mov	r0, r8
 8014998:	4659      	mov	r1, fp
 801499a:	f7eb fc77 	bl	800028c <__adddf3>
 801499e:	4602      	mov	r2, r0
 80149a0:	460b      	mov	r3, r1
 80149a2:	a10b      	add	r1, pc, #44	; (adr r1, 80149d0 <__ieee754_asin+0x420>)
 80149a4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80149a8:	f7eb fc6e 	bl	8000288 <__aeabi_dsub>
 80149ac:	4602      	mov	r2, r0
 80149ae:	460b      	mov	r3, r1
 80149b0:	4620      	mov	r0, r4
 80149b2:	4629      	mov	r1, r5
 80149b4:	f7eb fc68 	bl	8000288 <__aeabi_dsub>
 80149b8:	4602      	mov	r2, r0
 80149ba:	460b      	mov	r3, r1
 80149bc:	a104      	add	r1, pc, #16	; (adr r1, 80149d0 <__ieee754_asin+0x420>)
 80149be:	e9d1 0100 	ldrd	r0, r1, [r1]
 80149c2:	e6df      	b.n	8014784 <__ieee754_asin+0x1d4>
 80149c4:	f3af 8000 	nop.w
 80149c8:	33145c07 	.word	0x33145c07
 80149cc:	3c91a626 	.word	0x3c91a626
 80149d0:	54442d18 	.word	0x54442d18
 80149d4:	3fe921fb 	.word	0x3fe921fb

080149d8 <__ieee754_atan2>:
 80149d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80149dc:	ec57 6b11 	vmov	r6, r7, d1
 80149e0:	4273      	negs	r3, r6
 80149e2:	f8df e184 	ldr.w	lr, [pc, #388]	; 8014b68 <__ieee754_atan2+0x190>
 80149e6:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 80149ea:	4333      	orrs	r3, r6
 80149ec:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 80149f0:	4573      	cmp	r3, lr
 80149f2:	ec51 0b10 	vmov	r0, r1, d0
 80149f6:	ee11 8a10 	vmov	r8, s2
 80149fa:	d80a      	bhi.n	8014a12 <__ieee754_atan2+0x3a>
 80149fc:	4244      	negs	r4, r0
 80149fe:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8014a02:	4304      	orrs	r4, r0
 8014a04:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 8014a08:	4574      	cmp	r4, lr
 8014a0a:	ee10 9a10 	vmov	r9, s0
 8014a0e:	468c      	mov	ip, r1
 8014a10:	d907      	bls.n	8014a22 <__ieee754_atan2+0x4a>
 8014a12:	4632      	mov	r2, r6
 8014a14:	463b      	mov	r3, r7
 8014a16:	f7eb fc39 	bl	800028c <__adddf3>
 8014a1a:	ec41 0b10 	vmov	d0, r0, r1
 8014a1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014a22:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 8014a26:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8014a2a:	4334      	orrs	r4, r6
 8014a2c:	d103      	bne.n	8014a36 <__ieee754_atan2+0x5e>
 8014a2e:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014a32:	f000 b951 	b.w	8014cd8 <atan>
 8014a36:	17bc      	asrs	r4, r7, #30
 8014a38:	f004 0402 	and.w	r4, r4, #2
 8014a3c:	ea53 0909 	orrs.w	r9, r3, r9
 8014a40:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 8014a44:	d107      	bne.n	8014a56 <__ieee754_atan2+0x7e>
 8014a46:	2c02      	cmp	r4, #2
 8014a48:	d060      	beq.n	8014b0c <__ieee754_atan2+0x134>
 8014a4a:	2c03      	cmp	r4, #3
 8014a4c:	d1e5      	bne.n	8014a1a <__ieee754_atan2+0x42>
 8014a4e:	a142      	add	r1, pc, #264	; (adr r1, 8014b58 <__ieee754_atan2+0x180>)
 8014a50:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014a54:	e7e1      	b.n	8014a1a <__ieee754_atan2+0x42>
 8014a56:	ea52 0808 	orrs.w	r8, r2, r8
 8014a5a:	d106      	bne.n	8014a6a <__ieee754_atan2+0x92>
 8014a5c:	f1bc 0f00 	cmp.w	ip, #0
 8014a60:	da5f      	bge.n	8014b22 <__ieee754_atan2+0x14a>
 8014a62:	a13f      	add	r1, pc, #252	; (adr r1, 8014b60 <__ieee754_atan2+0x188>)
 8014a64:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014a68:	e7d7      	b.n	8014a1a <__ieee754_atan2+0x42>
 8014a6a:	4572      	cmp	r2, lr
 8014a6c:	d10f      	bne.n	8014a8e <__ieee754_atan2+0xb6>
 8014a6e:	4293      	cmp	r3, r2
 8014a70:	f104 34ff 	add.w	r4, r4, #4294967295
 8014a74:	d107      	bne.n	8014a86 <__ieee754_atan2+0xae>
 8014a76:	2c02      	cmp	r4, #2
 8014a78:	d84c      	bhi.n	8014b14 <__ieee754_atan2+0x13c>
 8014a7a:	4b35      	ldr	r3, [pc, #212]	; (8014b50 <__ieee754_atan2+0x178>)
 8014a7c:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 8014a80:	e9d4 0100 	ldrd	r0, r1, [r4]
 8014a84:	e7c9      	b.n	8014a1a <__ieee754_atan2+0x42>
 8014a86:	2c02      	cmp	r4, #2
 8014a88:	d848      	bhi.n	8014b1c <__ieee754_atan2+0x144>
 8014a8a:	4b32      	ldr	r3, [pc, #200]	; (8014b54 <__ieee754_atan2+0x17c>)
 8014a8c:	e7f6      	b.n	8014a7c <__ieee754_atan2+0xa4>
 8014a8e:	4573      	cmp	r3, lr
 8014a90:	d0e4      	beq.n	8014a5c <__ieee754_atan2+0x84>
 8014a92:	1a9b      	subs	r3, r3, r2
 8014a94:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 8014a98:	ea4f 5223 	mov.w	r2, r3, asr #20
 8014a9c:	da1e      	bge.n	8014adc <__ieee754_atan2+0x104>
 8014a9e:	2f00      	cmp	r7, #0
 8014aa0:	da01      	bge.n	8014aa6 <__ieee754_atan2+0xce>
 8014aa2:	323c      	adds	r2, #60	; 0x3c
 8014aa4:	db1e      	blt.n	8014ae4 <__ieee754_atan2+0x10c>
 8014aa6:	4632      	mov	r2, r6
 8014aa8:	463b      	mov	r3, r7
 8014aaa:	f7eb fecf 	bl	800084c <__aeabi_ddiv>
 8014aae:	ec41 0b10 	vmov	d0, r0, r1
 8014ab2:	f000 fab1 	bl	8015018 <fabs>
 8014ab6:	f000 f90f 	bl	8014cd8 <atan>
 8014aba:	ec51 0b10 	vmov	r0, r1, d0
 8014abe:	2c01      	cmp	r4, #1
 8014ac0:	d013      	beq.n	8014aea <__ieee754_atan2+0x112>
 8014ac2:	2c02      	cmp	r4, #2
 8014ac4:	d015      	beq.n	8014af2 <__ieee754_atan2+0x11a>
 8014ac6:	2c00      	cmp	r4, #0
 8014ac8:	d0a7      	beq.n	8014a1a <__ieee754_atan2+0x42>
 8014aca:	a319      	add	r3, pc, #100	; (adr r3, 8014b30 <__ieee754_atan2+0x158>)
 8014acc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014ad0:	f7eb fbda 	bl	8000288 <__aeabi_dsub>
 8014ad4:	a318      	add	r3, pc, #96	; (adr r3, 8014b38 <__ieee754_atan2+0x160>)
 8014ad6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014ada:	e014      	b.n	8014b06 <__ieee754_atan2+0x12e>
 8014adc:	a118      	add	r1, pc, #96	; (adr r1, 8014b40 <__ieee754_atan2+0x168>)
 8014ade:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014ae2:	e7ec      	b.n	8014abe <__ieee754_atan2+0xe6>
 8014ae4:	2000      	movs	r0, #0
 8014ae6:	2100      	movs	r1, #0
 8014ae8:	e7e9      	b.n	8014abe <__ieee754_atan2+0xe6>
 8014aea:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8014aee:	4619      	mov	r1, r3
 8014af0:	e793      	b.n	8014a1a <__ieee754_atan2+0x42>
 8014af2:	a30f      	add	r3, pc, #60	; (adr r3, 8014b30 <__ieee754_atan2+0x158>)
 8014af4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014af8:	f7eb fbc6 	bl	8000288 <__aeabi_dsub>
 8014afc:	4602      	mov	r2, r0
 8014afe:	460b      	mov	r3, r1
 8014b00:	a10d      	add	r1, pc, #52	; (adr r1, 8014b38 <__ieee754_atan2+0x160>)
 8014b02:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014b06:	f7eb fbbf 	bl	8000288 <__aeabi_dsub>
 8014b0a:	e786      	b.n	8014a1a <__ieee754_atan2+0x42>
 8014b0c:	a10a      	add	r1, pc, #40	; (adr r1, 8014b38 <__ieee754_atan2+0x160>)
 8014b0e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014b12:	e782      	b.n	8014a1a <__ieee754_atan2+0x42>
 8014b14:	a10c      	add	r1, pc, #48	; (adr r1, 8014b48 <__ieee754_atan2+0x170>)
 8014b16:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014b1a:	e77e      	b.n	8014a1a <__ieee754_atan2+0x42>
 8014b1c:	2000      	movs	r0, #0
 8014b1e:	2100      	movs	r1, #0
 8014b20:	e77b      	b.n	8014a1a <__ieee754_atan2+0x42>
 8014b22:	a107      	add	r1, pc, #28	; (adr r1, 8014b40 <__ieee754_atan2+0x168>)
 8014b24:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014b28:	e777      	b.n	8014a1a <__ieee754_atan2+0x42>
 8014b2a:	bf00      	nop
 8014b2c:	f3af 8000 	nop.w
 8014b30:	33145c07 	.word	0x33145c07
 8014b34:	3ca1a626 	.word	0x3ca1a626
 8014b38:	54442d18 	.word	0x54442d18
 8014b3c:	400921fb 	.word	0x400921fb
 8014b40:	54442d18 	.word	0x54442d18
 8014b44:	3ff921fb 	.word	0x3ff921fb
 8014b48:	54442d18 	.word	0x54442d18
 8014b4c:	3fe921fb 	.word	0x3fe921fb
 8014b50:	08015ef8 	.word	0x08015ef8
 8014b54:	08015f10 	.word	0x08015f10
 8014b58:	54442d18 	.word	0x54442d18
 8014b5c:	c00921fb 	.word	0xc00921fb
 8014b60:	54442d18 	.word	0x54442d18
 8014b64:	bff921fb 	.word	0xbff921fb
 8014b68:	7ff00000 	.word	0x7ff00000

08014b6c <__ieee754_sqrt>:
 8014b6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014b70:	ec55 4b10 	vmov	r4, r5, d0
 8014b74:	4e56      	ldr	r6, [pc, #344]	; (8014cd0 <__ieee754_sqrt+0x164>)
 8014b76:	43ae      	bics	r6, r5
 8014b78:	ee10 0a10 	vmov	r0, s0
 8014b7c:	ee10 3a10 	vmov	r3, s0
 8014b80:	4629      	mov	r1, r5
 8014b82:	462a      	mov	r2, r5
 8014b84:	d110      	bne.n	8014ba8 <__ieee754_sqrt+0x3c>
 8014b86:	ee10 2a10 	vmov	r2, s0
 8014b8a:	462b      	mov	r3, r5
 8014b8c:	f7eb fd34 	bl	80005f8 <__aeabi_dmul>
 8014b90:	4602      	mov	r2, r0
 8014b92:	460b      	mov	r3, r1
 8014b94:	4620      	mov	r0, r4
 8014b96:	4629      	mov	r1, r5
 8014b98:	f7eb fb78 	bl	800028c <__adddf3>
 8014b9c:	4604      	mov	r4, r0
 8014b9e:	460d      	mov	r5, r1
 8014ba0:	ec45 4b10 	vmov	d0, r4, r5
 8014ba4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014ba8:	2d00      	cmp	r5, #0
 8014baa:	dc10      	bgt.n	8014bce <__ieee754_sqrt+0x62>
 8014bac:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8014bb0:	4330      	orrs	r0, r6
 8014bb2:	d0f5      	beq.n	8014ba0 <__ieee754_sqrt+0x34>
 8014bb4:	b15d      	cbz	r5, 8014bce <__ieee754_sqrt+0x62>
 8014bb6:	ee10 2a10 	vmov	r2, s0
 8014bba:	462b      	mov	r3, r5
 8014bbc:	ee10 0a10 	vmov	r0, s0
 8014bc0:	f7eb fb62 	bl	8000288 <__aeabi_dsub>
 8014bc4:	4602      	mov	r2, r0
 8014bc6:	460b      	mov	r3, r1
 8014bc8:	f7eb fe40 	bl	800084c <__aeabi_ddiv>
 8014bcc:	e7e6      	b.n	8014b9c <__ieee754_sqrt+0x30>
 8014bce:	1509      	asrs	r1, r1, #20
 8014bd0:	d076      	beq.n	8014cc0 <__ieee754_sqrt+0x154>
 8014bd2:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8014bd6:	07ce      	lsls	r6, r1, #31
 8014bd8:	f442 1080 	orr.w	r0, r2, #1048576	; 0x100000
 8014bdc:	bf5e      	ittt	pl
 8014bde:	0fda      	lsrpl	r2, r3, #31
 8014be0:	005b      	lslpl	r3, r3, #1
 8014be2:	eb02 0040 	addpl.w	r0, r2, r0, lsl #1
 8014be6:	0fda      	lsrs	r2, r3, #31
 8014be8:	f2a1 35ff 	subw	r5, r1, #1023	; 0x3ff
 8014bec:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 8014bf0:	2000      	movs	r0, #0
 8014bf2:	106d      	asrs	r5, r5, #1
 8014bf4:	005b      	lsls	r3, r3, #1
 8014bf6:	f04f 0e16 	mov.w	lr, #22
 8014bfa:	4684      	mov	ip, r0
 8014bfc:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8014c00:	eb0c 0401 	add.w	r4, ip, r1
 8014c04:	4294      	cmp	r4, r2
 8014c06:	bfde      	ittt	le
 8014c08:	1b12      	suble	r2, r2, r4
 8014c0a:	eb04 0c01 	addle.w	ip, r4, r1
 8014c0e:	1840      	addle	r0, r0, r1
 8014c10:	0052      	lsls	r2, r2, #1
 8014c12:	f1be 0e01 	subs.w	lr, lr, #1
 8014c16:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 8014c1a:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8014c1e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8014c22:	d1ed      	bne.n	8014c00 <__ieee754_sqrt+0x94>
 8014c24:	4671      	mov	r1, lr
 8014c26:	2720      	movs	r7, #32
 8014c28:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 8014c2c:	4562      	cmp	r2, ip
 8014c2e:	eb04 060e 	add.w	r6, r4, lr
 8014c32:	dc02      	bgt.n	8014c3a <__ieee754_sqrt+0xce>
 8014c34:	d113      	bne.n	8014c5e <__ieee754_sqrt+0xf2>
 8014c36:	429e      	cmp	r6, r3
 8014c38:	d811      	bhi.n	8014c5e <__ieee754_sqrt+0xf2>
 8014c3a:	2e00      	cmp	r6, #0
 8014c3c:	eb06 0e04 	add.w	lr, r6, r4
 8014c40:	da43      	bge.n	8014cca <__ieee754_sqrt+0x15e>
 8014c42:	f1be 0f00 	cmp.w	lr, #0
 8014c46:	db40      	blt.n	8014cca <__ieee754_sqrt+0x15e>
 8014c48:	f10c 0801 	add.w	r8, ip, #1
 8014c4c:	eba2 020c 	sub.w	r2, r2, ip
 8014c50:	429e      	cmp	r6, r3
 8014c52:	bf88      	it	hi
 8014c54:	f102 32ff 	addhi.w	r2, r2, #4294967295
 8014c58:	1b9b      	subs	r3, r3, r6
 8014c5a:	4421      	add	r1, r4
 8014c5c:	46c4      	mov	ip, r8
 8014c5e:	0052      	lsls	r2, r2, #1
 8014c60:	3f01      	subs	r7, #1
 8014c62:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 8014c66:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8014c6a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8014c6e:	d1dd      	bne.n	8014c2c <__ieee754_sqrt+0xc0>
 8014c70:	4313      	orrs	r3, r2
 8014c72:	d006      	beq.n	8014c82 <__ieee754_sqrt+0x116>
 8014c74:	1c4c      	adds	r4, r1, #1
 8014c76:	bf13      	iteet	ne
 8014c78:	3101      	addne	r1, #1
 8014c7a:	3001      	addeq	r0, #1
 8014c7c:	4639      	moveq	r1, r7
 8014c7e:	f021 0101 	bicne.w	r1, r1, #1
 8014c82:	1043      	asrs	r3, r0, #1
 8014c84:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8014c88:	0849      	lsrs	r1, r1, #1
 8014c8a:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8014c8e:	07c2      	lsls	r2, r0, #31
 8014c90:	bf48      	it	mi
 8014c92:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 8014c96:	eb03 5705 	add.w	r7, r3, r5, lsl #20
 8014c9a:	460c      	mov	r4, r1
 8014c9c:	463d      	mov	r5, r7
 8014c9e:	e77f      	b.n	8014ba0 <__ieee754_sqrt+0x34>
 8014ca0:	0ada      	lsrs	r2, r3, #11
 8014ca2:	3815      	subs	r0, #21
 8014ca4:	055b      	lsls	r3, r3, #21
 8014ca6:	2a00      	cmp	r2, #0
 8014ca8:	d0fa      	beq.n	8014ca0 <__ieee754_sqrt+0x134>
 8014caa:	02d7      	lsls	r7, r2, #11
 8014cac:	d50a      	bpl.n	8014cc4 <__ieee754_sqrt+0x158>
 8014cae:	f1c1 0420 	rsb	r4, r1, #32
 8014cb2:	fa23 f404 	lsr.w	r4, r3, r4
 8014cb6:	1e4d      	subs	r5, r1, #1
 8014cb8:	408b      	lsls	r3, r1
 8014cba:	4322      	orrs	r2, r4
 8014cbc:	1b41      	subs	r1, r0, r5
 8014cbe:	e788      	b.n	8014bd2 <__ieee754_sqrt+0x66>
 8014cc0:	4608      	mov	r0, r1
 8014cc2:	e7f0      	b.n	8014ca6 <__ieee754_sqrt+0x13a>
 8014cc4:	0052      	lsls	r2, r2, #1
 8014cc6:	3101      	adds	r1, #1
 8014cc8:	e7ef      	b.n	8014caa <__ieee754_sqrt+0x13e>
 8014cca:	46e0      	mov	r8, ip
 8014ccc:	e7be      	b.n	8014c4c <__ieee754_sqrt+0xe0>
 8014cce:	bf00      	nop
 8014cd0:	7ff00000 	.word	0x7ff00000
 8014cd4:	00000000 	.word	0x00000000

08014cd8 <atan>:
 8014cd8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014cdc:	ec55 4b10 	vmov	r4, r5, d0
 8014ce0:	4bc3      	ldr	r3, [pc, #780]	; (8014ff0 <atan+0x318>)
 8014ce2:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8014ce6:	429e      	cmp	r6, r3
 8014ce8:	46ab      	mov	fp, r5
 8014cea:	dd18      	ble.n	8014d1e <atan+0x46>
 8014cec:	4bc1      	ldr	r3, [pc, #772]	; (8014ff4 <atan+0x31c>)
 8014cee:	429e      	cmp	r6, r3
 8014cf0:	dc01      	bgt.n	8014cf6 <atan+0x1e>
 8014cf2:	d109      	bne.n	8014d08 <atan+0x30>
 8014cf4:	b144      	cbz	r4, 8014d08 <atan+0x30>
 8014cf6:	4622      	mov	r2, r4
 8014cf8:	462b      	mov	r3, r5
 8014cfa:	4620      	mov	r0, r4
 8014cfc:	4629      	mov	r1, r5
 8014cfe:	f7eb fac5 	bl	800028c <__adddf3>
 8014d02:	4604      	mov	r4, r0
 8014d04:	460d      	mov	r5, r1
 8014d06:	e006      	b.n	8014d16 <atan+0x3e>
 8014d08:	f1bb 0f00 	cmp.w	fp, #0
 8014d0c:	f300 8131 	bgt.w	8014f72 <atan+0x29a>
 8014d10:	a59b      	add	r5, pc, #620	; (adr r5, 8014f80 <atan+0x2a8>)
 8014d12:	e9d5 4500 	ldrd	r4, r5, [r5]
 8014d16:	ec45 4b10 	vmov	d0, r4, r5
 8014d1a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014d1e:	4bb6      	ldr	r3, [pc, #728]	; (8014ff8 <atan+0x320>)
 8014d20:	429e      	cmp	r6, r3
 8014d22:	dc14      	bgt.n	8014d4e <atan+0x76>
 8014d24:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 8014d28:	429e      	cmp	r6, r3
 8014d2a:	dc0d      	bgt.n	8014d48 <atan+0x70>
 8014d2c:	a396      	add	r3, pc, #600	; (adr r3, 8014f88 <atan+0x2b0>)
 8014d2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014d32:	ee10 0a10 	vmov	r0, s0
 8014d36:	4629      	mov	r1, r5
 8014d38:	f7eb faa8 	bl	800028c <__adddf3>
 8014d3c:	4baf      	ldr	r3, [pc, #700]	; (8014ffc <atan+0x324>)
 8014d3e:	2200      	movs	r2, #0
 8014d40:	f7eb feea 	bl	8000b18 <__aeabi_dcmpgt>
 8014d44:	2800      	cmp	r0, #0
 8014d46:	d1e6      	bne.n	8014d16 <atan+0x3e>
 8014d48:	f04f 3aff 	mov.w	sl, #4294967295
 8014d4c:	e02b      	b.n	8014da6 <atan+0xce>
 8014d4e:	f000 f963 	bl	8015018 <fabs>
 8014d52:	4bab      	ldr	r3, [pc, #684]	; (8015000 <atan+0x328>)
 8014d54:	429e      	cmp	r6, r3
 8014d56:	ec55 4b10 	vmov	r4, r5, d0
 8014d5a:	f300 80bf 	bgt.w	8014edc <atan+0x204>
 8014d5e:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 8014d62:	429e      	cmp	r6, r3
 8014d64:	f300 80a0 	bgt.w	8014ea8 <atan+0x1d0>
 8014d68:	ee10 2a10 	vmov	r2, s0
 8014d6c:	ee10 0a10 	vmov	r0, s0
 8014d70:	462b      	mov	r3, r5
 8014d72:	4629      	mov	r1, r5
 8014d74:	f7eb fa8a 	bl	800028c <__adddf3>
 8014d78:	4ba0      	ldr	r3, [pc, #640]	; (8014ffc <atan+0x324>)
 8014d7a:	2200      	movs	r2, #0
 8014d7c:	f7eb fa84 	bl	8000288 <__aeabi_dsub>
 8014d80:	2200      	movs	r2, #0
 8014d82:	4606      	mov	r6, r0
 8014d84:	460f      	mov	r7, r1
 8014d86:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8014d8a:	4620      	mov	r0, r4
 8014d8c:	4629      	mov	r1, r5
 8014d8e:	f7eb fa7d 	bl	800028c <__adddf3>
 8014d92:	4602      	mov	r2, r0
 8014d94:	460b      	mov	r3, r1
 8014d96:	4630      	mov	r0, r6
 8014d98:	4639      	mov	r1, r7
 8014d9a:	f7eb fd57 	bl	800084c <__aeabi_ddiv>
 8014d9e:	f04f 0a00 	mov.w	sl, #0
 8014da2:	4604      	mov	r4, r0
 8014da4:	460d      	mov	r5, r1
 8014da6:	4622      	mov	r2, r4
 8014da8:	462b      	mov	r3, r5
 8014daa:	4620      	mov	r0, r4
 8014dac:	4629      	mov	r1, r5
 8014dae:	f7eb fc23 	bl	80005f8 <__aeabi_dmul>
 8014db2:	4602      	mov	r2, r0
 8014db4:	460b      	mov	r3, r1
 8014db6:	4680      	mov	r8, r0
 8014db8:	4689      	mov	r9, r1
 8014dba:	f7eb fc1d 	bl	80005f8 <__aeabi_dmul>
 8014dbe:	a374      	add	r3, pc, #464	; (adr r3, 8014f90 <atan+0x2b8>)
 8014dc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014dc4:	4606      	mov	r6, r0
 8014dc6:	460f      	mov	r7, r1
 8014dc8:	f7eb fc16 	bl	80005f8 <__aeabi_dmul>
 8014dcc:	a372      	add	r3, pc, #456	; (adr r3, 8014f98 <atan+0x2c0>)
 8014dce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014dd2:	f7eb fa5b 	bl	800028c <__adddf3>
 8014dd6:	4632      	mov	r2, r6
 8014dd8:	463b      	mov	r3, r7
 8014dda:	f7eb fc0d 	bl	80005f8 <__aeabi_dmul>
 8014dde:	a370      	add	r3, pc, #448	; (adr r3, 8014fa0 <atan+0x2c8>)
 8014de0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014de4:	f7eb fa52 	bl	800028c <__adddf3>
 8014de8:	4632      	mov	r2, r6
 8014dea:	463b      	mov	r3, r7
 8014dec:	f7eb fc04 	bl	80005f8 <__aeabi_dmul>
 8014df0:	a36d      	add	r3, pc, #436	; (adr r3, 8014fa8 <atan+0x2d0>)
 8014df2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014df6:	f7eb fa49 	bl	800028c <__adddf3>
 8014dfa:	4632      	mov	r2, r6
 8014dfc:	463b      	mov	r3, r7
 8014dfe:	f7eb fbfb 	bl	80005f8 <__aeabi_dmul>
 8014e02:	a36b      	add	r3, pc, #428	; (adr r3, 8014fb0 <atan+0x2d8>)
 8014e04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014e08:	f7eb fa40 	bl	800028c <__adddf3>
 8014e0c:	4632      	mov	r2, r6
 8014e0e:	463b      	mov	r3, r7
 8014e10:	f7eb fbf2 	bl	80005f8 <__aeabi_dmul>
 8014e14:	a368      	add	r3, pc, #416	; (adr r3, 8014fb8 <atan+0x2e0>)
 8014e16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014e1a:	f7eb fa37 	bl	800028c <__adddf3>
 8014e1e:	4642      	mov	r2, r8
 8014e20:	464b      	mov	r3, r9
 8014e22:	f7eb fbe9 	bl	80005f8 <__aeabi_dmul>
 8014e26:	a366      	add	r3, pc, #408	; (adr r3, 8014fc0 <atan+0x2e8>)
 8014e28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014e2c:	4680      	mov	r8, r0
 8014e2e:	4689      	mov	r9, r1
 8014e30:	4630      	mov	r0, r6
 8014e32:	4639      	mov	r1, r7
 8014e34:	f7eb fbe0 	bl	80005f8 <__aeabi_dmul>
 8014e38:	a363      	add	r3, pc, #396	; (adr r3, 8014fc8 <atan+0x2f0>)
 8014e3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014e3e:	f7eb fa23 	bl	8000288 <__aeabi_dsub>
 8014e42:	4632      	mov	r2, r6
 8014e44:	463b      	mov	r3, r7
 8014e46:	f7eb fbd7 	bl	80005f8 <__aeabi_dmul>
 8014e4a:	a361      	add	r3, pc, #388	; (adr r3, 8014fd0 <atan+0x2f8>)
 8014e4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014e50:	f7eb fa1a 	bl	8000288 <__aeabi_dsub>
 8014e54:	4632      	mov	r2, r6
 8014e56:	463b      	mov	r3, r7
 8014e58:	f7eb fbce 	bl	80005f8 <__aeabi_dmul>
 8014e5c:	a35e      	add	r3, pc, #376	; (adr r3, 8014fd8 <atan+0x300>)
 8014e5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014e62:	f7eb fa11 	bl	8000288 <__aeabi_dsub>
 8014e66:	4632      	mov	r2, r6
 8014e68:	463b      	mov	r3, r7
 8014e6a:	f7eb fbc5 	bl	80005f8 <__aeabi_dmul>
 8014e6e:	a35c      	add	r3, pc, #368	; (adr r3, 8014fe0 <atan+0x308>)
 8014e70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014e74:	f7eb fa08 	bl	8000288 <__aeabi_dsub>
 8014e78:	4632      	mov	r2, r6
 8014e7a:	463b      	mov	r3, r7
 8014e7c:	f7eb fbbc 	bl	80005f8 <__aeabi_dmul>
 8014e80:	4602      	mov	r2, r0
 8014e82:	460b      	mov	r3, r1
 8014e84:	4640      	mov	r0, r8
 8014e86:	4649      	mov	r1, r9
 8014e88:	f7eb fa00 	bl	800028c <__adddf3>
 8014e8c:	4622      	mov	r2, r4
 8014e8e:	462b      	mov	r3, r5
 8014e90:	f7eb fbb2 	bl	80005f8 <__aeabi_dmul>
 8014e94:	f1ba 3fff 	cmp.w	sl, #4294967295
 8014e98:	4602      	mov	r2, r0
 8014e9a:	460b      	mov	r3, r1
 8014e9c:	d14b      	bne.n	8014f36 <atan+0x25e>
 8014e9e:	4620      	mov	r0, r4
 8014ea0:	4629      	mov	r1, r5
 8014ea2:	f7eb f9f1 	bl	8000288 <__aeabi_dsub>
 8014ea6:	e72c      	b.n	8014d02 <atan+0x2a>
 8014ea8:	ee10 0a10 	vmov	r0, s0
 8014eac:	4b53      	ldr	r3, [pc, #332]	; (8014ffc <atan+0x324>)
 8014eae:	2200      	movs	r2, #0
 8014eb0:	4629      	mov	r1, r5
 8014eb2:	f7eb f9e9 	bl	8000288 <__aeabi_dsub>
 8014eb6:	4b51      	ldr	r3, [pc, #324]	; (8014ffc <atan+0x324>)
 8014eb8:	4606      	mov	r6, r0
 8014eba:	460f      	mov	r7, r1
 8014ebc:	2200      	movs	r2, #0
 8014ebe:	4620      	mov	r0, r4
 8014ec0:	4629      	mov	r1, r5
 8014ec2:	f7eb f9e3 	bl	800028c <__adddf3>
 8014ec6:	4602      	mov	r2, r0
 8014ec8:	460b      	mov	r3, r1
 8014eca:	4630      	mov	r0, r6
 8014ecc:	4639      	mov	r1, r7
 8014ece:	f7eb fcbd 	bl	800084c <__aeabi_ddiv>
 8014ed2:	f04f 0a01 	mov.w	sl, #1
 8014ed6:	4604      	mov	r4, r0
 8014ed8:	460d      	mov	r5, r1
 8014eda:	e764      	b.n	8014da6 <atan+0xce>
 8014edc:	4b49      	ldr	r3, [pc, #292]	; (8015004 <atan+0x32c>)
 8014ede:	429e      	cmp	r6, r3
 8014ee0:	da1d      	bge.n	8014f1e <atan+0x246>
 8014ee2:	ee10 0a10 	vmov	r0, s0
 8014ee6:	4b48      	ldr	r3, [pc, #288]	; (8015008 <atan+0x330>)
 8014ee8:	2200      	movs	r2, #0
 8014eea:	4629      	mov	r1, r5
 8014eec:	f7eb f9cc 	bl	8000288 <__aeabi_dsub>
 8014ef0:	4b45      	ldr	r3, [pc, #276]	; (8015008 <atan+0x330>)
 8014ef2:	4606      	mov	r6, r0
 8014ef4:	460f      	mov	r7, r1
 8014ef6:	2200      	movs	r2, #0
 8014ef8:	4620      	mov	r0, r4
 8014efa:	4629      	mov	r1, r5
 8014efc:	f7eb fb7c 	bl	80005f8 <__aeabi_dmul>
 8014f00:	4b3e      	ldr	r3, [pc, #248]	; (8014ffc <atan+0x324>)
 8014f02:	2200      	movs	r2, #0
 8014f04:	f7eb f9c2 	bl	800028c <__adddf3>
 8014f08:	4602      	mov	r2, r0
 8014f0a:	460b      	mov	r3, r1
 8014f0c:	4630      	mov	r0, r6
 8014f0e:	4639      	mov	r1, r7
 8014f10:	f7eb fc9c 	bl	800084c <__aeabi_ddiv>
 8014f14:	f04f 0a02 	mov.w	sl, #2
 8014f18:	4604      	mov	r4, r0
 8014f1a:	460d      	mov	r5, r1
 8014f1c:	e743      	b.n	8014da6 <atan+0xce>
 8014f1e:	462b      	mov	r3, r5
 8014f20:	ee10 2a10 	vmov	r2, s0
 8014f24:	4939      	ldr	r1, [pc, #228]	; (801500c <atan+0x334>)
 8014f26:	2000      	movs	r0, #0
 8014f28:	f7eb fc90 	bl	800084c <__aeabi_ddiv>
 8014f2c:	f04f 0a03 	mov.w	sl, #3
 8014f30:	4604      	mov	r4, r0
 8014f32:	460d      	mov	r5, r1
 8014f34:	e737      	b.n	8014da6 <atan+0xce>
 8014f36:	4b36      	ldr	r3, [pc, #216]	; (8015010 <atan+0x338>)
 8014f38:	4e36      	ldr	r6, [pc, #216]	; (8015014 <atan+0x33c>)
 8014f3a:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 8014f3e:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 8014f42:	e9da 2300 	ldrd	r2, r3, [sl]
 8014f46:	f7eb f99f 	bl	8000288 <__aeabi_dsub>
 8014f4a:	4622      	mov	r2, r4
 8014f4c:	462b      	mov	r3, r5
 8014f4e:	f7eb f99b 	bl	8000288 <__aeabi_dsub>
 8014f52:	4602      	mov	r2, r0
 8014f54:	460b      	mov	r3, r1
 8014f56:	e9d6 0100 	ldrd	r0, r1, [r6]
 8014f5a:	f7eb f995 	bl	8000288 <__aeabi_dsub>
 8014f5e:	f1bb 0f00 	cmp.w	fp, #0
 8014f62:	4604      	mov	r4, r0
 8014f64:	460d      	mov	r5, r1
 8014f66:	f6bf aed6 	bge.w	8014d16 <atan+0x3e>
 8014f6a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8014f6e:	461d      	mov	r5, r3
 8014f70:	e6d1      	b.n	8014d16 <atan+0x3e>
 8014f72:	a51d      	add	r5, pc, #116	; (adr r5, 8014fe8 <atan+0x310>)
 8014f74:	e9d5 4500 	ldrd	r4, r5, [r5]
 8014f78:	e6cd      	b.n	8014d16 <atan+0x3e>
 8014f7a:	bf00      	nop
 8014f7c:	f3af 8000 	nop.w
 8014f80:	54442d18 	.word	0x54442d18
 8014f84:	bff921fb 	.word	0xbff921fb
 8014f88:	8800759c 	.word	0x8800759c
 8014f8c:	7e37e43c 	.word	0x7e37e43c
 8014f90:	e322da11 	.word	0xe322da11
 8014f94:	3f90ad3a 	.word	0x3f90ad3a
 8014f98:	24760deb 	.word	0x24760deb
 8014f9c:	3fa97b4b 	.word	0x3fa97b4b
 8014fa0:	a0d03d51 	.word	0xa0d03d51
 8014fa4:	3fb10d66 	.word	0x3fb10d66
 8014fa8:	c54c206e 	.word	0xc54c206e
 8014fac:	3fb745cd 	.word	0x3fb745cd
 8014fb0:	920083ff 	.word	0x920083ff
 8014fb4:	3fc24924 	.word	0x3fc24924
 8014fb8:	5555550d 	.word	0x5555550d
 8014fbc:	3fd55555 	.word	0x3fd55555
 8014fc0:	2c6a6c2f 	.word	0x2c6a6c2f
 8014fc4:	bfa2b444 	.word	0xbfa2b444
 8014fc8:	52defd9a 	.word	0x52defd9a
 8014fcc:	3fadde2d 	.word	0x3fadde2d
 8014fd0:	af749a6d 	.word	0xaf749a6d
 8014fd4:	3fb3b0f2 	.word	0x3fb3b0f2
 8014fd8:	fe231671 	.word	0xfe231671
 8014fdc:	3fbc71c6 	.word	0x3fbc71c6
 8014fe0:	9998ebc4 	.word	0x9998ebc4
 8014fe4:	3fc99999 	.word	0x3fc99999
 8014fe8:	54442d18 	.word	0x54442d18
 8014fec:	3ff921fb 	.word	0x3ff921fb
 8014ff0:	440fffff 	.word	0x440fffff
 8014ff4:	7ff00000 	.word	0x7ff00000
 8014ff8:	3fdbffff 	.word	0x3fdbffff
 8014ffc:	3ff00000 	.word	0x3ff00000
 8015000:	3ff2ffff 	.word	0x3ff2ffff
 8015004:	40038000 	.word	0x40038000
 8015008:	3ff80000 	.word	0x3ff80000
 801500c:	bff00000 	.word	0xbff00000
 8015010:	08015f48 	.word	0x08015f48
 8015014:	08015f28 	.word	0x08015f28

08015018 <fabs>:
 8015018:	ec51 0b10 	vmov	r0, r1, d0
 801501c:	ee10 2a10 	vmov	r2, s0
 8015020:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8015024:	ec43 2b10 	vmov	d0, r2, r3
 8015028:	4770      	bx	lr
 801502a:	0000      	movs	r0, r0
 801502c:	0000      	movs	r0, r0
	...

08015030 <nan>:
 8015030:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8015038 <nan+0x8>
 8015034:	4770      	bx	lr
 8015036:	bf00      	nop
 8015038:	00000000 	.word	0x00000000
 801503c:	7ff80000 	.word	0x7ff80000

08015040 <_init>:
 8015040:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015042:	bf00      	nop
 8015044:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015046:	bc08      	pop	{r3}
 8015048:	469e      	mov	lr, r3
 801504a:	4770      	bx	lr

0801504c <_fini>:
 801504c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801504e:	bf00      	nop
 8015050:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015052:	bc08      	pop	{r3}
 8015054:	469e      	mov	lr, r3
 8015056:	4770      	bx	lr
