digraph "g" {
"18builder_monitor_0 dvossel-laptop2" -> "probe_complete dvossel-laptop2" [ style = bold]
"18builder_monitor_0 dvossel-laptop2" [ style=bold color="green" fontcolor="black"]
"18builder_monitor_30000 dvossel-laptop2" [ style=bold color="green" fontcolor="black"]
"18builder_start_0 dvossel-laptop2" -> "18builder_monitor_30000 dvossel-laptop2" [ style = bold]
"18builder_start_0 dvossel-laptop2" -> "FAKE_start_0 18builder" [ style = bold]
"18builder_start_0 dvossel-laptop2" -> "W:1_monitor_10000 18builder" [ style = bold]
"18builder_start_0 dvossel-laptop2" -> "W:1_start_0 18builder" [ style = bold]
"18builder_start_0 dvossel-laptop2" -> "X:1_monitor_10000 18builder" [ style = bold]
"18builder_start_0 dvossel-laptop2" -> "X:1_start_0 18builder" [ style = bold]
"18builder_start_0 dvossel-laptop2" [ style=bold color="green" fontcolor="black"]
"FAKE_start_0 18builder" [ style=bold color="green" fontcolor="black"]
"FAKE_stop_0 dvossel-laptop2" -> "FAKE_start_0 18builder" [ style = bold]
"FAKE_stop_0 dvossel-laptop2" -> "all_stopped" [ style = bold]
"FAKE_stop_0 dvossel-laptop2" [ style=bold color="green" fontcolor="black"]
"W-master_running_0" [ style=bold color="green" fontcolor="orange"]
"W-master_start_0" -> "W-master_running_0" [ style = bold]
"W-master_start_0" -> "W:1_start_0 18builder" [ style = bold]
"W-master_start_0" [ style=bold color="green" fontcolor="orange"]
"W:1_monitor_10000 18builder" [ style=bold color="green" fontcolor="black"]
"W:1_start_0 18builder" -> "W-master_running_0" [ style = bold]
"W:1_start_0 18builder" -> "W:1_monitor_10000 18builder" [ style = bold]
"W:1_start_0 18builder" [ style=bold color="green" fontcolor="black"]
"X-master_running_0" [ style=bold color="green" fontcolor="orange"]
"X-master_start_0" -> "X-master_running_0" [ style = bold]
"X-master_start_0" -> "X:1_start_0 18builder" [ style = bold]
"X-master_start_0" [ style=bold color="green" fontcolor="orange"]
"X:1_monitor_10000 18builder" [ style=bold color="green" fontcolor="black"]
"X:1_start_0 18builder" -> "X-master_running_0" [ style = bold]
"X:1_start_0 18builder" -> "X:1_monitor_10000 18builder" [ style = bold]
"X:1_start_0 18builder" [ style=bold color="green" fontcolor="black"]
"all_stopped" [ style=bold color="green" fontcolor="orange"]
"probe_complete dvossel-laptop2" -> "probe_nodes_complete" [ style = bold]
"probe_complete dvossel-laptop2" [ style=bold color="green" fontcolor="black"]
"probe_complete" -> "FAKE_stop_0 dvossel-laptop2" [ style = bold]
"probe_complete" [ style=bold color="green" fontcolor="orange"]
"probe_nodes_complete" -> "18builder_start_0 dvossel-laptop2" [ style = bold]
"probe_nodes_complete" [ style=bold color="green" fontcolor="orange"]
"vm_start_0 dvossel-laptop2" -> "18builder_start_0 dvossel-laptop2" [ style = bold]
"vm_start_0 dvossel-laptop2" [ style=bold color="green" fontcolor="black"]
}
