<HTML>
<HEAD><TITLE>HTML_REPORT_FILE</TITLE>
<STYLE TYPE="text/css">
<!--
.blink {text-decoration:blink}
.ms  {font-size: 10pt; font-family: monospace; font-weight: normal}
.msb {font-size: 10pt; font-family: monospace; font-weight: bold  }
-->
</STYLE>
</HEAD>
<PRE>
<A name="Top"></A><H2 align=center> ispLEVER Classic 2.0.00.17.20.15 Fitter Report File </H2>
<H2 align=center>Copyright(C), 1992-2012, Lattice Semiconductor Corporation</H2>
<H2 align=center>All Rights Reserved</H2>


The Basic/Detailed Report Format can be selected in the dialog box
Tools->Fitter Report File Format...

<A name="Project_Summary"></A><FONT COLOR=maroon><U><B><big>Project_Summary</big></B></U></FONT>
<BR>
Project Name         :  proyecto
Project Path         :  C:\Users\Valery Garibay\Documents\6_semestre\arqui\ProyectoCPLD
Project Fitted on    :  Thu May 30 19:58:09 2019

Device               :  M4256_96
Package              :  144
GLB Input Mux Size   :  33
Available Blocks     :  16
Speed                :  -5.8
Part Number          :  LC4256ZE-5TN144C
Source Format        :  Pure_VHDL


<font color=green size=4><span class=blink><strong><B>Project 'proyecto' Fit Successfully!</B></strong></span></font>


<A name="Compilation_Times"></A><FONT COLOR=maroon><U><B><big>Compilation_Times</big></B></U></FONT>
<BR>
Prefit Time                     0 secs
Load Design Time                0.06 secs
Partition Time                  0.05 secs
Place Time                      0.00 secs
Route Time                      0.00 secs
Total Fit Time                  00:00:01


<A name="Design_Summary"></A><FONT COLOR=maroon><U><B><big>Design_Summary</big></B></U></FONT>
<BR>
Total Input Pins                6
Total Logic Functions           33
  Total Output Pins             8
  Total Bidir I/O Pins          0
  Total Buried Nodes            25
Total Flip-Flops                28
  Total D Flip-Flops            21
  Total T Flip-Flops            7
  Total Latches                 0
Total Product Terms             287

Total Reserved Pins             0
Total Locked Pins               14
Total Locked Nodes              2

Total Unique Output Enables     0
Total Unique Clocks             2
Total Unique Clock Enables      2
Total Unique Resets             0
Total Unique Presets            0

Fmax Logic Levels               -


<A name="Device_Resource_Summary"></A><FONT COLOR=maroon><U><B><big>Device_Resource_Summary</big></B></U></FONT>
<BR>
<B>                                 Device
                                 Total    Used   Not Used   Utilization
-----------------------------------------------------------------------
</B>Dedicated Pins
  Clock/Input Pins                  4        0      4    -->     0
  Input-Only Pins                  10        0     10    -->     0
  I/O / Enable Pins                 2        1      1    -->    50
I/O Pins                           94       13     81    -->    13
Logic Functions                   256       32    224    -->    12
  Input Registers                  96        0     96    -->     0

GLB Inputs                        576      292    284    -->    50
Logical Product Terms            1280      261   1019    -->    20
Occupied GLBs                      16       16      0    -->   100
Macrocells                        256       31    225    -->    12

Control Product Terms:
  GLB Clock/Clock Enables          16       15      1    -->    93
  GLB Reset/Presets                16        0     16    -->     0
  Macrocell Clocks                256        2    254    -->     0
  Macrocell Clock Enables         256       20    236    -->     7
  Macrocell Enables               256        0    256    -->     0
  Macrocell Resets                256        0    256    -->     0
  Macrocell Presets               256        0    256    -->     0

Global Routing Pool               356       31    325    -->     8
  GRP from IFB                     ..        6     ..    -->    ..
    (from input signals)           ..        6     ..    -->    ..
    (from output signals)          ..        0     ..    -->    ..
    (from bidir signals)           ..        0     ..    -->    ..
  GRP from MFB                     ..       25     ..    -->    ..
----------------------------------------------------------------------

&lt;Note&gt; 1 : The available PT is the product term that has not been used.
&lt;Note&gt; 2 : IFB is I/O feedback.
&lt;Note&gt; 3 : MFB is macrocell feedback.


<A name="GLB_Resource_Summary"></A><FONT COLOR=maroon><U><B><big>GLB_Resource_Summary</big></B></U></FONT>
<BR>
<B>                                                                                     # of PT
               ---  Fanin  ---    I/O    Input  Macrocells       Macrocells   Logic  clusters
             Unique Shared Total  Pins    Regs Used Inaccessible  available    PTs   used
-------------------------------------------------------------------------------------------
Maximum
  GLB                      36      *(1)     8   --     --             16       80       16
</B>-------------------------------------------------------------------------------------------
  GLB    A      0    22    22      0/6      0    2      0             14       21        5
  GLB    B     18     0    18      0/6      0    1      0             15       14        3
  GLB    C     16     7    23      6/6      0    8      1              7       26        9
  GLB    D     19     2    21      2/6      0    3      0             13       18        5
-------------------------------------------------------------------------------------------
  GLB    E      0    22    22      0/6      0    2      0             14       24        5
  GLB    F     20     0    20      0/6      0    2      0             14       16        5
  GLB    G     22     0    22      0/6      0    1      0             15       19        4
  GLB    H     22     0    22      0/6      0    1      0             15       20        4
-------------------------------------------------------------------------------------------
  GLB    I      5     0     5      0/6      0    1      0             15        4        1
  GLB    J     21     0    21      0/6      0    1      0             15       17        4
  GLB    K     22     0    22      0/6      0    1      0             15       19        4
  GLB    L     19     0    19      0/6      0    1      0             15       15        3
-------------------------------------------------------------------------------------------
  GLB    M     22     0    22      0/6      0    1      0             15       18        4
  GLB    N      2     3     5      1/6      0    2      0             14        6        2
  GLB    O      6    16    22      0/6      0    2      0             14       19        5
  GLB    P      2     4     6      4/6      0    2      0             14        5        2
-------------------------------------------------------------------------------------------
TOTALS:       216    76   292     13/96     0   31      1            224      261       65

&lt;Note&gt; 1 : For ispMACH 4000 devices, the number of IOs depends on the GLB.
&lt;Note&gt; 2 : Four rightmost columns above reflect last status of the placement process.


<A name="GLB_Control_Summary"></A><FONT COLOR=maroon><U><B><big>GLB_Control_Summary</big></B></U></FONT>
<BR>
<B>           Shared Shared | Mcell  Mcell  Mcell  Mcell  Mcell 
           Clk/CE Rst/Pr | Clock  CE     Enable Reset  Preset
------------------------------------------------------------------------------
Maximum
  GLB        1      1        16     16     16     16     16  
==============================================================================
</B>  GLB    A   1      0         0      2      0      0      0
  GLB    B   1      0         0      1      0      0      0
  GLB    C   1      0         1      3      0      0      0
  GLB    D   1      0         1      3      0      0      0
------------------------------------------------------------------------------
  GLB    E   1      0         0      2      0      0      0
  GLB    F   1      0         0      1      0      0      0
  GLB    G   1      0         0      1      0      0      0
  GLB    H   1      0         0      1      0      0      0
------------------------------------------------------------------------------
  GLB    I   0      0         0      0      0      0      0
  GLB    J   1      0         0      1      0      0      0
  GLB    K   1      0         0      1      0      0      0
  GLB    L   1      0         0      1      0      0      0
------------------------------------------------------------------------------
  GLB    M   1      0         0      1      0      0      0
  GLB    N   1      0         0      0      0      0      0
  GLB    O   1      0         0      2      0      0      0
  GLB    P   1      0         0      0      0      0      0
------------------------------------------------------------------------------

&lt;Note&gt; 1 : For ispMACH 4000 devices, the number of output enables depends on the GLB.


<A name="Optimizer_and_Fitter_Options"></A><FONT COLOR=maroon><U><B><big>Optimizer_and_Fitter_Options</big></B></U></FONT>
<BR>
Pin Assignment :                       Yes
Group Assignment :                     No
Pin Reservation :                      No

@Ignore_Project_Constraints :
  Pin Assignments :                    No
      Keep Block Assignment            --
      Keep Segment Assignment          --
  Group Assignments :                  No
  Macrocell Assignment :               No
      Keep Block Assignment            --
      Keep Segment Assignment          --

@Backannotate_Project_Constraints
  Pin Assignments :                    No
  Pin And Block Assignments :          No
  Pin, Macrocell and Block :           No

@Timing_Constraints :                  No

@Global_Project_Optimization :
  Balanced Partitioning :              Yes
  Spread Placement :                   Yes

  Note :
    Pack Design :
       Balanced Partitioning = No
       Spread Placement      = No
    Spread Design :
       Balanced Partitioning = Yes
       Spread Placement      = Yes


@Logic_Synthesis :
  Logic Reduction :                    Yes
  Node Collapsing :                    FMAX
  Fmax_Logic_Level :                   1
  D/T Synthesis :                      Yes
  XOR Synthesis :                      Yes
  Max. P-Term for Collapsing :         16
  Max. P-Term for Splitting :          80
  Max Symbols :                        24

@Utilization_options
  Max. % of Macrocells used :          100
@Usercode                               (HEX)
@IO_Types                              Default = LVCMOS18 (2)
@Output_Slew_Rate                      Default = FAST (2)
@Power                                 Default = HIGH (2)
@Pull                                  Default = PULLUP_DOWN (2)
@Input_Registers                       Default = None (2)
@Register_Powerup                      Default = None

Device Options:
&lt;Note&gt; 1 : Reserved unused I/Os can be independently driven to Low or High, and does not
           follow the drive level set for the Global Configure Unused I/O Option.
&lt;Note&gt; 2 : For user-specified constraints on individual signals, refer to the Output,
           Bidir and Buried Signal Lists.


<A name="OSCTIMER_Summary"></A><FONT COLOR=maroon><U><B><big>OSCTIMER_Summary</big></B></U></FONT>
<BR>
OSCTIMER:                         Pin/Node
  OSCTIMER Instance Name                    U1_U1_inst11
  Dynamic Disable Signal                    gnd_n_n
  Timer Reset Signal                        _dup_gnd_n_n
  Oscillator Output Clock         mfb C-15  M0_OSCOUT
  Timer Output Clock              mfb F-15  u1_sclk_n

  Oscillator Output Clock Frequency         5.0000 MHz
  Timer Output Clock Frequency              4.8828 KHz
  Timer Divider                             1024


<A name="Pinout_Listing"></A><FONT COLOR=maroon><U><B><big>Pinout_Listing</big></B></U></FONT>
<BR>
<B>      | Pin   | Bank |GLB |Assigned|                 | Signal|            | PG
Pin No| Type  |Number|Pad |Pin     |     I/O Type    | Type  | Signal name| Enable
</B>-------------------------------------------------------------------------------------
1     | GND   |   -  |    |        |                 |       |            |
2     | TDI   |   -  |    |        |                 |       |            |
3     |VCCIO0 |   -  |    |        |                 |       |            |
4     |  I_O  |   0  |C12 |    *   |LVCMOS18         | Output|<A href=#13>clktop</A>|
5     |  I_O  |   0  |C10 |    *   |LVCMOS18         | Output|<A href=#14>outctop</A>|
6     |  I_O  |   0  |C8  |    *   |LVCMOS18         | Output|<A href=#15>outctop1</A>|
7     |  I_O  |   0  |C6  |    *   |LVCMOS18         | Output|<A href=#12>auxtop_4_</A>|
8     |  I_O  |   0  |C4  |    *   |LVCMOS18         | Output|<A href=#16>auxtop_3_</A>|
9     |  I_O  |   0  |C2  |    *   |LVCMOS18         | Output|<A href=#17>auxtop_2_</A>|
10    |GNDIO0 |   -  |    |        |                 |       |            |
11    |  I_O  |   0  |D14 |    *   |LVCMOS18         | Output|<A href=#18>auxtop_1_</A>|
12    |  I_O  |   0  |D12 |    *   |LVCMOS18         | Output|<A href=#19>auxtop_0_</A>|
13    |  I_O  |   0  |D10 |        |                 |       |            |
14    |  I_O  |   0  |D8  |        |                 |       |            |
15    |  I_O  |   0  |D6  |        |                 |       |            |
16    |  I_O  |   0  |D4  |        |                 |       |            |
17    | IN0   |   0  |    |        |                 |       |            |
18    | NC    |   -  |    |        |                 |       |            |
19    |VCCIO0 |   -  |    |        |                 |       |            |
20    | IN1   |   0  |    |        |                 |       |            |
21    |  I_O  |   0  |E2  |        |                 |       |            |
22    |  I_O  |   0  |E4  |        |                 |       |            |
23    |  I_O  |   0  |E6  |        |                 |       |            |
24    |  I_O  |   0  |E8  |        |                 |       |            |
25    |  I_O  |   0  |E10 |        |                 |       |            |
26    |  I_O  |   0  |E12 |        |                 |       |            |
27    |GNDIO0 |   -  |    |        |                 |       |            |
28    |  I_O  |   0  |F2  |        |                 |       |            |
29    |  I_O  |   0  |F4  |        |                 |       |            |
30    |  I_O  |   0  |F6  |        |                 |       |            |
31    |  I_O  |   0  |F8  |        |                 |       |            |
32    |  I_O  |   0  |F10 |        |                 |       |            |
33    |  I_O  |   0  |F12 |        |                 |       |            |
34    |VCCIO0 |   -  |    |        |                 |       |            |
35    | TCK   |   -  |    |        |                 |       |            |
36    | VCC   |   -  |    |        |                 |       |            |
37    | GND   |   -  |    |        |                 |       |            |
38    | IN2   |   0  |    |        |                 |       |            |
39    |  I_O  |   0  |G12 |        |                 |       |            |
40    |  I_O  |   0  |G10 |        |                 |       |            |
41    |  I_O  |   0  |G8  |        |                 |       |            |
42    |  I_O  |   0  |G6  |        |                 |       |            |
43    |  I_O  |   0  |G4  |        |                 |       |            |
44    |  I_O  |   0  |G2  |        |                 |       |            |
45    | IN3   |   0  |    |        |                 |       |            |
46    |GNDIO0 |   -  |    |        |                 |       |            |
47    |VCCIO0 |   -  |    |        |                 |       |            |
48    |  I_O  |   0  |H12 |        |                 |       |            |
49    |  I_O  |   0  |H10 |        |                 |       |            |
50    |  I_O  |   0  |H8  |        |                 |       |            |
51    |  I_O  |   0  |H6  |        |                 |       |            |
52    |  I_O  |   0  |H4  |        |                 |       |            |
53    |  I_O  |   0  |H2  |        |                 |       |            |
54    |INCLK1 |   0  |    |        |                 |       |            |
55    |GNDIO1 |   -  |    |        |                 |       |            |
56    |INCLK2 |   1  |    |        |                 |       |            |
57    | VCC   |   -  |    |        |                 |       |            |
58    |  I_O  |   1  |I2  |        |                 |       |            |
59    |  I_O  |   1  |I4  |        |                 |       |            |
60    |  I_O  |   1  |I6  |        |                 |       |            |
61    |  I_O  |   1  |I8  |        |                 |       |            |
62    |  I_O  |   1  |I10 |        |                 |       |            |
63    |  I_O  |   1  |I12 |        |                 |       |            |
64    |VCCIO1 |   -  |    |        |                 |       |            |
65    |GNDIO1 |   -  |    |        |                 |       |            |
66    |  I_O  |   1  |J2  |        |                 |       |            |
67    |  I_O  |   1  |J4  |        |                 |       |            |
68    |  I_O  |   1  |J6  |        |                 |       |            |
69    |  I_O  |   1  |J8  |        |                 |       |            |
70    |  I_O  |   1  |J10 |        |                 |       |            |
71    |  I_O  |   1  |J12 |        |                 |       |            |
72    | IN4   |   0  |    |        |                 |       |            |
73    | GND   |   -  |    |        |                 |       |            |
74    | TMS   |   -  |    |        |                 |       |            |
75    |VCCIO1 |   -  |    |        |                 |       |            |
76    |  I_O  |   1  |K12 |        |                 |       |            |
77    |  I_O  |   1  |K10 |        |                 |       |            |
78    |  I_O  |   1  |K8  |        |                 |       |            |
79    |  I_O  |   1  |K6  |        |                 |       |            |
80    |  I_O  |   1  |K4  |        |                 |       |            |
81    |  I_O  |   1  |K2  |        |                 |       |            |
82    |GNDIO1 |   -  |    |        |                 |       |            |
83    |  I_O  |   1  |L14 |        |                 |       |            |
84    |  I_O  |   1  |L12 |        |                 |       |            |
85    |  I_O  |   1  |L10 |        |                 |       |            |
86    |  I_O  |   1  |L8  |        |                 |       |            |
87    |  I_O  |   1  |L6  |        |                 |       |            |
88    |  I_O  |   1  |L4  |        |                 |       |            |
89    | IN5   |   1  |    |        |                 |       |            |
90    | NC    |   -  |    |        |                 |       |            |
91    |VCCIO1 |   -  |    |        |                 |       |            |
92    | IN6   |   1  |    |        |                 |       |            |
93    |  I_O  |   1  |M2  |        |                 |       |            |
94    |  I_O  |   1  |M4  |        |                 |       |            |
95    |  I_O  |   1  |M6  |        |                 |       |            |
96    |  I_O  |   1  |M8  |        |                 |       |            |
97    |  I_O  |   1  |M10 |        |                 |       |            |
98    |  I_O  |   1  |M12 |        |                 |       |            |
99    |GNDIO1 |   -  |    |        |                 |       |            |
100   |  I_O  |   1  |N2  |        |                 |       |            |
101   |  I_O  |   1  |N4  |        |                 |       |            |
102   |  I_O  |   1  |N6  |        |                 |       |            |
103   |  I_O  |   1  |N8  |        |                 |       |            |
104   |  I_O  |   1  |N10 |    *   |LVCMOS18         | Input |<A href=#7>enctop</A>|
105   |  I_O  |   1  |N12 |        |                 |       |            |
106   |VCCIO1 |   -  |    |        |                 |       |            |
107   | TDO   |   -  |    |        |                 |       |            |
108   | VCC   |   -  |    |        |                 |       |            |
109   | GND   |   -  |    |        |                 |       |            |
110   | IN7   |   1  |    |        |                 |       |            |
111   |  I_O  |   1  |O12 |        |                 |       |            |
112   |  I_O  |   1  |O10 |        |                 |       |            |
113   |  I_O  |   1  |O8  |        |                 |       |            |
114   |  I_O  |   1  |O6  |        |                 |       |            |
115   |  I_O  |   1  |O4  |        |                 |       |            |
116   |  I_O  |   1  |O2  |        |                 |       |            |
117   | IN8   |   1  |    |        |                 |       |            |
118   |GNDIO1 |   -  |    |        |                 |       |            |
119   |VCCIO1 |   -  |    |        |                 |       |            |
120   |  I_O  |   1  |P12 |        |                 |       |            |
121   |  I_O  |   1  |P10 |    *   |LVCMOS18         | Input |<A href=#11>indivtop_0_</A>|
122   |  I_O  |   1  |P8  |    *   |LVCMOS18         | Input |<A href=#10>indivtop_1_</A>|
123   |  I_O  |   1  |P6  |    *   |LVCMOS18         | Input |<A href=#9>indivtop_2_</A>|
124   |  I_O  |   1  |P4  |    *   |LVCMOS18         | Input |<A href=#8>indivtop_3_</A>|
125   | I_O/OE|   1  |P2  |    *   |LVCMOS18         | Input |<A href=#6>indivtop_4_</A>|
126   |INCLK3 |   1  |    |        |                 |       |            |
127   |GNDIO0 |   -  |    |        |                 |       |            |
128   |INCLK0 |   0  |    |        |                 |       |            |
129   | VCC   |   -  |    |        |                 |       |            |
130   | I_O/OE|   0  |A2  |        |                 |       |            |
131   |  I_O  |   0  |A4  |        |                 |       |            |
132   |  I_O  |   0  |A6  |        |                 |       |            |
133   |  I_O  |   0  |A8  |        |                 |       |            |
134   |  I_O  |   0  |A10 |        |                 |       |            |
135   |  I_O  |   0  |A12 |        |                 |       |            |
136   |VCCIO0 |   -  |    |        |                 |       |            |
137   |GNDIO0 |   -  |    |        |                 |       |            |
138   |  I_O  |   0  |B2  |        |                 |       |            |
139   |  I_O  |   0  |B4  |        |                 |       |            |
140   |  I_O  |   0  |B6  |        |                 |       |            |
141   |  I_O  |   0  |B8  |        |                 |       |            |
142   |  I_O  |   0  |B10 |        |                 |       |            |
143   |  I_O  |   0  |B12 |        |                 |       |            |
144   | IN9   |   0  |    |        |                 |       |            |
-------------------------------------------------------------------------------------

&lt;Note&gt; GLB Pad : This notation refers to the GLB I/O pad number in the device.
&lt;Note&gt; Assigned Pin : user or dedicated input assignment (E.g. Clock pins).
&lt;Note&gt; Pin Type : 
          ClkIn : Dedicated input or clock pin 
           CLK  : Dedicated clock pin
           I_O  : Input/Output pin
           INP  : Dedicated input pin
           JTAG : JTAG Control and test pin
           NC   : No connected


<A name="Input_Signal_List"></A><FONT COLOR=maroon><U><B><big>Input_Signal_List</big></B></U></FONT>
<BR>
<B>                Input
         Pin    Fanout
 Pin GLB Type                       Pullup Signal
</B>------------------------------------------------------
 104   N  I/O   4  --CD---------N-P    Down <A name=7>enctop</A>
 121   P  I/O   14 ABCDEFGHIJKLM-O-    Down <A name=11>indivtop_0_</A>
 122   P  I/O   14 ABCDEFGHIJKLM-O-    Down <A name=10>indivtop_1_</A>
 123   P  I/O   14 ABCDEFGHIJKLM-O-    Down <A name=9>indivtop_2_</A>
 124   P  I/O   14 ABCDEFGHIJKLM-O-    Down <A name=8>indivtop_3_</A>
 125   P  I/O   14 ABCDEFGHIJKLM-O-    Down <A name=6>indivtop_4_</A>
------------------------------------------------------


<A name="Output_Signal_List"></A><FONT COLOR=maroon><U><B><big>Output_Signal_List</big></B></U></FONT>
<BR>
<B>          I         C      P R P       O Output
          N         L Mc   R E U C O F B Fanout
 Pin GLB  P LL PTs  S Type E S P E E P P                     Slew Pullup Signal
</B>----------------------------------------------------------------------------------
  12   D  3  -   2  1 DFF      R *          ----------------  Fast   Down <A href=#19>auxtop_0_</A>
  11   D  3  -   2  1 DFF      R *          ----------------  Fast   Down <A href=#18>auxtop_1_</A>
   9   C  3  -   2  2 DFF      R *          ----------------  Fast   Down <A href=#17>auxtop_2_</A>
   8   C  3  -   2  1 DFF      R *          ----------------  Fast   Down <A href=#16>auxtop_3_</A>
   7   C  3  -   2  1 DFF      R *          ----------------  Fast   Down <A href=#12>auxtop_4_</A>
   4   C 14  -  14  3 TFF      R         4  --CD---------N-P  Fast   Down <A href=#13>clktop</A>
   5   C  8  -   2  1 DFF      R         1  --C-------------  Fast   Down <A href=#14>outctop</A>
   6   C  8  -   3  1 DFF      R         1  --C-------------  Fast   Down <A href=#15>outctop1</A>
----------------------------------------------------------------------------------

&lt;Note&gt; CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        FP = Fast path used
       OBP = ORP bypass used


<A name="Bidir_Signal_List"></A><FONT COLOR=maroon><U><B><big>Bidir_Signal_List</big></B></U></FONT>
<BR>
<B>          I         C      P R P       O Bidir
          N         L Mc   R E U C O F B Fanout
 Pin GLB  P LL PTs  S Type E S P E E P P                     Slew Pullup Signal
</B>-------------------------------------------------------------------------------
-------------------------------------------------------------------------------

&lt;Note&gt; CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        FP = Fast path used
       OBP = ORP bypass used


<A name="Buried_Signal_List"></A><FONT COLOR=maroon><U><B><big>Buried_Signal_List</big></B></U></FONT>
<BR>
<B>        I         C      P R P       Node
        N         L Mc   R E U C I F Fanout
Mc GLB  P LL PTs  S Type E S P E R P                     Signal
</B>-----------------------------------------------------------------------
 3   O 16  -  11  3 TFF      R *     12 AB-DEFGH-JKLM-O-  <A href=#28>U1_U2_sdiv_0_</A>
 9   K 22  -  19  4 TFF      R *     13 ABCDEFGH-JKLM-O-  <A href=#38>U1_U2_sdiv_10_</A>
 3   E 22  -  15  3 TFF      R *     13 ABCDEFGH-JKLM-O-  <A href=#39>U1_U2_sdiv_11_</A>
 7   E 22  -   9  2 TFF      R *     13 ABCDEFGH-JKLM-O-  <A href=#40>U1_U2_sdiv_12_</A>
 7   O 22  -   8  2 TFF      R *     13 ABCDEFGH-JKLM-O-  <A href=#41>U1_U2_sdiv_13_</A>
 3   A 22  -   2  1 DFF      R *     13 ABCDEFGH-JKLM-O-  <A href=#27>U1_U2_sdiv_14_</A>
 8   D 17  -  14  3 DFF      R *     12 AB-DEFGH-JKLM-O-  <A href=#29>U1_U2_sdiv_1_</A>
 4   B 18  -  14  3 DFF      R *     11 AB--EFGH-JKLM-O-  <A href=#30>U1_U2_sdiv_2_</A>
 4   L 19  -  15  3 DFF      R *     10 A---EFGH-JKLM-O-  <A href=#31>U1_U2_sdiv_3_</A>
11   F 20  -  16  4 DFF      R *     9  A---EFGH-JK-M-O-  <A href=#32>U1_U2_sdiv_4_</A>
12   J 21  -  17  4 DFF      R *     8  A---E-GH-JK-M-O-  <A href=#33>U1_U2_sdiv_5_</A>
12   M 22  -  18  4 DFF      R *     7  A---E-GH--K-M-O-  <A href=#34>U1_U2_sdiv_6_</A>
 9   G 22  -  19  4 DFF      R *     13 ABCDEFGH-JKLM-O-  <A href=#35>U1_U2_sdiv_7_</A>
 9   H 22  -  20  4 DFF      R *     13 ABCDEFGH-JKLM-O-  <A href=#36>U1_U2_sdiv_8_</A>
 9   A 22  -  19  4 DFF      R *     13 ABCDEFGH-JKLM-O-  <A href=#37>U1_U2_sdiv_9_</A>
 9   N  3  -   2  1 DFF      R       4  --CD---------N-P  <A href=#22>U2_aux_0_</A>
 3   P  4  -   3  1 DFF      R       4  --CD---------N-P  <A href=#23>U2_aux_1_</A>
 3   N  5  -   4  1 DFF      R       3  --C----------N-P  <A href=#24>U2_aux_2_</A>
 9   P  6  -   2  1 DFF      R       2  --C------------P  <A href=#25>U2_aux_3_</A>
 5   C  6  -   1  1 TFF      R       1  --C-------------  <A href=#21>U2_aux_4_</A>
15   F  0  -   0  1 COM              13 ABCDEFGH-JKLM-O-  <A href=#44>_dup_gnd_n_n</A>
15   C  0  -   0  1 COM                 ----------------  <A href=#20>gnd_n_n</A>
15   F  0  -   0  0 COM              13 ABCDEFGH-JKLM-O-  <A href=#26>u1_sclk_n</A>
 7   I  5  -   4  1 COM              12 AB-DEFGH-JKLM-O-  <A href=#42>u1_u2_n_4_i_n</A>
-----------------------------------------------------------------------

&lt;Note&gt; CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        IR = Input register
        FP = Fast path used
       OBP = ORP bypass used


<A name="PostFit_Equations"></A><FONT COLOR=maroon><U><B><big>PostFit_Equations</big></B></U></FONT>
<BR>

<A name=28>U1_U2_sdiv_0_.T</A> = !( <A href=#6>indivtop_4_</A> & !<A href=#11>indivtop_0_</A> & !<A href=#28>U1_U2_sdiv_0_.Q</A>
       & <A href=#36>U1_U2_sdiv_8_.Q</A>
    # indivtop_4_ & !<A href=#10>indivtop_1_</A> & !U1_U2_sdiv_0_.Q & <A href=#35>U1_U2_sdiv_7_.Q</A>
    # <A href=#9>indivtop_2_</A> & !U1_U2_sdiv_0_.Q & <A href=#39>U1_U2_sdiv_11_.Q</A>
    # <A href=#8>indivtop_3_</A> & !U1_U2_sdiv_0_.Q & <A href=#38>U1_U2_sdiv_10_.Q</A>
    # indivtop_1_ & !U1_U2_sdiv_0_.Q & <A href=#40>U1_U2_sdiv_12_.Q</A>
    # indivtop_4_ & !U1_U2_sdiv_0_.Q & <A href=#37>U1_U2_sdiv_9_.Q</A>
    # indivtop_4_ & !U1_U2_sdiv_0_.Q & U1_U2_sdiv_12_.Q
    # indivtop_0_ & !U1_U2_sdiv_0_.Q & <A href=#41>U1_U2_sdiv_13_.Q</A>
    # <A href=#27>U1_U2_sdiv_14_.Q</A> & !U1_U2_sdiv_0_.Q
    # indivtop_4_ & !U1_U2_sdiv_0_.Q & U1_U2_sdiv_13_.Q ) ; (10 pterms, 14 signals)
U1_U2_sdiv_0_.C = <A href=#26>u1_sclk_n</A> ; (1 pterm, 1 signal)
U1_U2_sdiv_0_.CE = <A href=#42>u1_u2_n_4_i_n</A> ; (1 pterm, 1 signal)

<A name=38>U1_U2_sdiv_10_.T</A> = !<A href=#6>indivtop_4_</A> & !<A href=#11>indivtop_0_</A> & !<A href=#27>U1_U2_sdiv_14_.Q</A>
       & <A href=#28>U1_U2_sdiv_0_.Q</A> & <A href=#29>U1_U2_sdiv_1_.Q</A> & <A href=#30>U1_U2_sdiv_2_.Q</A> & <A href=#31>U1_U2_sdiv_3_.Q</A>
       & <A href=#32>U1_U2_sdiv_4_.Q</A> & <A href=#33>U1_U2_sdiv_5_.Q</A> & <A href=#34>U1_U2_sdiv_6_.Q</A> & <A href=#35>U1_U2_sdiv_7_.Q</A>
       & <A href=#36>U1_U2_sdiv_8_.Q</A> & <A href=#37>U1_U2_sdiv_9_.Q</A> & !<A href=#39>U1_U2_sdiv_11_.Q</A>
       & !<A href=#40>U1_U2_sdiv_12_.Q</A>
    # !indivtop_4_ & !<A href=#9>indivtop_2_</A> & !indivtop_0_ & !U1_U2_sdiv_14_.Q
       & U1_U2_sdiv_0_.Q & U1_U2_sdiv_1_.Q & U1_U2_sdiv_2_.Q & U1_U2_sdiv_3_.Q
       & U1_U2_sdiv_4_.Q & U1_U2_sdiv_5_.Q & U1_U2_sdiv_6_.Q & U1_U2_sdiv_7_.Q
       & U1_U2_sdiv_8_.Q & U1_U2_sdiv_9_.Q & !U1_U2_sdiv_12_.Q
    # !indivtop_4_ & !<A href=#10>indivtop_1_</A> & !indivtop_0_ & !U1_U2_sdiv_14_.Q
       & U1_U2_sdiv_0_.Q & U1_U2_sdiv_1_.Q & U1_U2_sdiv_2_.Q & U1_U2_sdiv_3_.Q
       & U1_U2_sdiv_4_.Q & U1_U2_sdiv_5_.Q & U1_U2_sdiv_6_.Q & U1_U2_sdiv_7_.Q
       & U1_U2_sdiv_8_.Q & U1_U2_sdiv_9_.Q & !U1_U2_sdiv_11_.Q
    # !indivtop_4_ & !indivtop_2_ & !indivtop_1_ & !indivtop_0_
       & !U1_U2_sdiv_14_.Q & U1_U2_sdiv_0_.Q & U1_U2_sdiv_1_.Q
       & U1_U2_sdiv_2_.Q & U1_U2_sdiv_3_.Q & U1_U2_sdiv_4_.Q & U1_U2_sdiv_5_.Q
       & U1_U2_sdiv_6_.Q & U1_U2_sdiv_7_.Q & U1_U2_sdiv_8_.Q & U1_U2_sdiv_9_.Q
    # !indivtop_4_ & !U1_U2_sdiv_14_.Q & U1_U2_sdiv_0_.Q & U1_U2_sdiv_1_.Q
       & U1_U2_sdiv_2_.Q & U1_U2_sdiv_3_.Q & U1_U2_sdiv_4_.Q & U1_U2_sdiv_5_.Q
       & U1_U2_sdiv_6_.Q & U1_U2_sdiv_7_.Q & U1_U2_sdiv_8_.Q & U1_U2_sdiv_9_.Q
       & !U1_U2_sdiv_11_.Q & !U1_U2_sdiv_12_.Q & !<A href=#41>U1_U2_sdiv_13_.Q</A>
    # !indivtop_4_ & !indivtop_2_ & !U1_U2_sdiv_14_.Q & U1_U2_sdiv_0_.Q
       & U1_U2_sdiv_1_.Q & U1_U2_sdiv_2_.Q & U1_U2_sdiv_3_.Q & U1_U2_sdiv_4_.Q
       & U1_U2_sdiv_5_.Q & U1_U2_sdiv_6_.Q & U1_U2_sdiv_7_.Q & U1_U2_sdiv_8_.Q
       & U1_U2_sdiv_9_.Q & !U1_U2_sdiv_12_.Q & !U1_U2_sdiv_13_.Q
    # !indivtop_4_ & !indivtop_1_ & !U1_U2_sdiv_14_.Q & U1_U2_sdiv_0_.Q
       & U1_U2_sdiv_1_.Q & U1_U2_sdiv_2_.Q & U1_U2_sdiv_3_.Q & U1_U2_sdiv_4_.Q
       & U1_U2_sdiv_5_.Q & U1_U2_sdiv_6_.Q & U1_U2_sdiv_7_.Q & U1_U2_sdiv_8_.Q
       & U1_U2_sdiv_9_.Q & !U1_U2_sdiv_11_.Q & !U1_U2_sdiv_13_.Q
    # !indivtop_4_ & !indivtop_2_ & !indivtop_1_ & !U1_U2_sdiv_14_.Q
       & U1_U2_sdiv_0_.Q & U1_U2_sdiv_1_.Q & U1_U2_sdiv_2_.Q & U1_U2_sdiv_3_.Q
       & U1_U2_sdiv_4_.Q & U1_U2_sdiv_5_.Q & U1_U2_sdiv_6_.Q & U1_U2_sdiv_7_.Q
       & U1_U2_sdiv_8_.Q & U1_U2_sdiv_9_.Q & !U1_U2_sdiv_13_.Q
    # indivtop_4_ & !indivtop_0_ & U1_U2_sdiv_8_.Q & <A href=#38>U1_U2_sdiv_10_.Q</A>
    # indivtop_4_ & !indivtop_1_ & U1_U2_sdiv_7_.Q & U1_U2_sdiv_10_.Q
    # indivtop_2_ & U1_U2_sdiv_10_.Q & U1_U2_sdiv_11_.Q
    # indivtop_1_ & U1_U2_sdiv_10_.Q & U1_U2_sdiv_12_.Q
    # indivtop_4_ & U1_U2_sdiv_10_.Q & U1_U2_sdiv_12_.Q
    # indivtop_4_ & U1_U2_sdiv_9_.Q & U1_U2_sdiv_10_.Q
    # indivtop_0_ & U1_U2_sdiv_10_.Q & U1_U2_sdiv_13_.Q
    # U1_U2_sdiv_14_.Q & U1_U2_sdiv_10_.Q
    # <A href=#8>indivtop_3_</A> & U1_U2_sdiv_10_.Q
    # indivtop_4_ & U1_U2_sdiv_10_.Q & U1_U2_sdiv_13_.Q ; (18 pterms, 20 signals)
U1_U2_sdiv_10_.C = <A href=#26>u1_sclk_n</A> ; (1 pterm, 1 signal)
U1_U2_sdiv_10_.CE = <A href=#42>u1_u2_n_4_i_n</A> ; (1 pterm, 1 signal)

<A name=39>U1_U2_sdiv_11_.T</A> = !<A href=#6>indivtop_4_</A> & !<A href=#8>indivtop_3_</A> & !<A href=#11>indivtop_0_</A>
       & !<A href=#27>U1_U2_sdiv_14_.Q</A> & <A href=#28>U1_U2_sdiv_0_.Q</A> & <A href=#29>U1_U2_sdiv_1_.Q</A>
       & <A href=#30>U1_U2_sdiv_2_.Q</A> & <A href=#31>U1_U2_sdiv_3_.Q</A> & <A href=#32>U1_U2_sdiv_4_.Q</A> & <A href=#33>U1_U2_sdiv_5_.Q</A>
       & <A href=#34>U1_U2_sdiv_6_.Q</A> & <A href=#35>U1_U2_sdiv_7_.Q</A> & <A href=#36>U1_U2_sdiv_8_.Q</A> & <A href=#37>U1_U2_sdiv_9_.Q</A>
       & <A href=#38>U1_U2_sdiv_10_.Q</A> & !<A href=#40>U1_U2_sdiv_12_.Q</A>
    # !indivtop_4_ & !indivtop_3_ & !<A href=#10>indivtop_1_</A> & !indivtop_0_
       & !U1_U2_sdiv_14_.Q & U1_U2_sdiv_0_.Q & U1_U2_sdiv_1_.Q
       & U1_U2_sdiv_2_.Q & U1_U2_sdiv_3_.Q & U1_U2_sdiv_4_.Q & U1_U2_sdiv_5_.Q
       & U1_U2_sdiv_6_.Q & U1_U2_sdiv_7_.Q & U1_U2_sdiv_8_.Q & U1_U2_sdiv_9_.Q
       & U1_U2_sdiv_10_.Q
    # !indivtop_4_ & !indivtop_3_ & !U1_U2_sdiv_14_.Q & U1_U2_sdiv_0_.Q
       & U1_U2_sdiv_1_.Q & U1_U2_sdiv_2_.Q & U1_U2_sdiv_3_.Q & U1_U2_sdiv_4_.Q
       & U1_U2_sdiv_5_.Q & U1_U2_sdiv_6_.Q & U1_U2_sdiv_7_.Q & U1_U2_sdiv_8_.Q
       & U1_U2_sdiv_9_.Q & U1_U2_sdiv_10_.Q & !U1_U2_sdiv_12_.Q
       & !<A href=#41>U1_U2_sdiv_13_.Q</A>
    # !indivtop_4_ & !indivtop_3_ & !indivtop_1_ & !U1_U2_sdiv_14_.Q
       & U1_U2_sdiv_0_.Q & U1_U2_sdiv_1_.Q & U1_U2_sdiv_2_.Q & U1_U2_sdiv_3_.Q
       & U1_U2_sdiv_4_.Q & U1_U2_sdiv_5_.Q & U1_U2_sdiv_6_.Q & U1_U2_sdiv_7_.Q
       & U1_U2_sdiv_8_.Q & U1_U2_sdiv_9_.Q & U1_U2_sdiv_10_.Q
       & !U1_U2_sdiv_13_.Q
    # indivtop_4_ & !indivtop_0_ & U1_U2_sdiv_8_.Q & <A href=#39>U1_U2_sdiv_11_.Q</A>
    # indivtop_4_ & !indivtop_1_ & U1_U2_sdiv_7_.Q & U1_U2_sdiv_11_.Q
    # indivtop_1_ & U1_U2_sdiv_11_.Q & U1_U2_sdiv_12_.Q
    # indivtop_3_ & U1_U2_sdiv_10_.Q & U1_U2_sdiv_11_.Q
    # indivtop_4_ & U1_U2_sdiv_11_.Q & U1_U2_sdiv_12_.Q
    # indivtop_4_ & U1_U2_sdiv_9_.Q & U1_U2_sdiv_11_.Q
    # indivtop_0_ & U1_U2_sdiv_11_.Q & U1_U2_sdiv_13_.Q
    # U1_U2_sdiv_14_.Q & U1_U2_sdiv_11_.Q
    # <A href=#9>indivtop_2_</A> & U1_U2_sdiv_11_.Q
    # indivtop_4_ & U1_U2_sdiv_11_.Q & U1_U2_sdiv_13_.Q ; (14 pterms, 20 signals)
U1_U2_sdiv_11_.C = <A href=#26>u1_sclk_n</A> ; (1 pterm, 1 signal)
U1_U2_sdiv_11_.CE = <A href=#42>u1_u2_n_4_i_n</A> ; (1 pterm, 1 signal)

<A name=40>U1_U2_sdiv_12_.T</A> = !<A href=#6>indivtop_4_</A> & !<A href=#8>indivtop_3_</A> & !<A href=#9>indivtop_2_</A> & !<A href=#11>indivtop_0_</A>
       & !<A href=#27>U1_U2_sdiv_14_.Q</A> & <A href=#28>U1_U2_sdiv_0_.Q</A> & <A href=#29>U1_U2_sdiv_1_.Q</A>
       & <A href=#30>U1_U2_sdiv_2_.Q</A> & <A href=#31>U1_U2_sdiv_3_.Q</A> & <A href=#32>U1_U2_sdiv_4_.Q</A> & <A href=#33>U1_U2_sdiv_5_.Q</A>
       & <A href=#34>U1_U2_sdiv_6_.Q</A> & <A href=#35>U1_U2_sdiv_7_.Q</A> & <A href=#36>U1_U2_sdiv_8_.Q</A> & <A href=#37>U1_U2_sdiv_9_.Q</A>
       & <A href=#38>U1_U2_sdiv_10_.Q</A> & <A href=#39>U1_U2_sdiv_11_.Q</A>
    # !indivtop_4_ & !indivtop_3_ & !indivtop_2_ & !U1_U2_sdiv_14_.Q
       & U1_U2_sdiv_0_.Q & U1_U2_sdiv_1_.Q & U1_U2_sdiv_2_.Q & U1_U2_sdiv_3_.Q
       & U1_U2_sdiv_4_.Q & U1_U2_sdiv_5_.Q & U1_U2_sdiv_6_.Q & U1_U2_sdiv_7_.Q
       & U1_U2_sdiv_8_.Q & U1_U2_sdiv_9_.Q & U1_U2_sdiv_10_.Q
       & U1_U2_sdiv_11_.Q & !<A href=#41>U1_U2_sdiv_13_.Q</A>
    # indivtop_2_ & U1_U2_sdiv_11_.Q & <A href=#40>U1_U2_sdiv_12_.Q</A>
    # indivtop_3_ & U1_U2_sdiv_10_.Q & U1_U2_sdiv_12_.Q
    # U1_U2_sdiv_14_.Q & U1_U2_sdiv_12_.Q
    # <A href=#10>indivtop_1_</A> & U1_U2_sdiv_12_.Q
    # indivtop_4_ & U1_U2_sdiv_12_.Q
    # indivtop_0_ & U1_U2_sdiv_12_.Q & U1_U2_sdiv_13_.Q ; (8 pterms, 20 signals)
U1_U2_sdiv_12_.C = <A href=#26>u1_sclk_n</A> ; (1 pterm, 1 signal)
U1_U2_sdiv_12_.CE = <A href=#42>u1_u2_n_4_i_n</A> ; (1 pterm, 1 signal)

<A name=41>U1_U2_sdiv_13_.T</A> = !<A href=#6>indivtop_4_</A> & !<A href=#8>indivtop_3_</A> & !<A href=#9>indivtop_2_</A> & !<A href=#10>indivtop_1_</A>
       & !<A href=#27>U1_U2_sdiv_14_.Q</A> & <A href=#28>U1_U2_sdiv_0_.Q</A> & <A href=#29>U1_U2_sdiv_1_.Q</A>
       & <A href=#30>U1_U2_sdiv_2_.Q</A> & <A href=#31>U1_U2_sdiv_3_.Q</A> & <A href=#32>U1_U2_sdiv_4_.Q</A> & <A href=#33>U1_U2_sdiv_5_.Q</A>
       & <A href=#34>U1_U2_sdiv_6_.Q</A> & <A href=#35>U1_U2_sdiv_7_.Q</A> & <A href=#36>U1_U2_sdiv_8_.Q</A> & <A href=#37>U1_U2_sdiv_9_.Q</A>
       & <A href=#38>U1_U2_sdiv_10_.Q</A> & <A href=#39>U1_U2_sdiv_11_.Q</A> & <A href=#40>U1_U2_sdiv_12_.Q</A>
    # indivtop_1_ & U1_U2_sdiv_12_.Q & <A href=#41>U1_U2_sdiv_13_.Q</A>
    # indivtop_2_ & U1_U2_sdiv_11_.Q & U1_U2_sdiv_13_.Q
    # indivtop_3_ & U1_U2_sdiv_10_.Q & U1_U2_sdiv_13_.Q
    # U1_U2_sdiv_14_.Q & U1_U2_sdiv_13_.Q
    # <A href=#11>indivtop_0_</A> & U1_U2_sdiv_13_.Q
    # indivtop_4_ & U1_U2_sdiv_13_.Q ; (7 pterms, 20 signals)
U1_U2_sdiv_13_.C = <A href=#26>u1_sclk_n</A> ; (1 pterm, 1 signal)
U1_U2_sdiv_13_.CE = <A href=#42>u1_u2_n_4_i_n</A> ; (1 pterm, 1 signal)

<A name=27>U1_U2_sdiv_14_.D</A> = !<A href=#6>indivtop_4_</A> & !<A href=#8>indivtop_3_</A> & !<A href=#9>indivtop_2_</A> & !<A href=#10>indivtop_1_</A>
       & !<A href=#11>indivtop_0_</A> & !<A href=#27>U1_U2_sdiv_14_.Q</A> & <A href=#28>U1_U2_sdiv_0_.Q</A> & <A href=#29>U1_U2_sdiv_1_.Q</A>
       & <A href=#30>U1_U2_sdiv_2_.Q</A> & <A href=#31>U1_U2_sdiv_3_.Q</A> & <A href=#32>U1_U2_sdiv_4_.Q</A> & <A href=#33>U1_U2_sdiv_5_.Q</A>
       & <A href=#34>U1_U2_sdiv_6_.Q</A> & <A href=#35>U1_U2_sdiv_7_.Q</A> & <A href=#36>U1_U2_sdiv_8_.Q</A> & <A href=#37>U1_U2_sdiv_9_.Q</A>
       & <A href=#38>U1_U2_sdiv_10_.Q</A> & <A href=#39>U1_U2_sdiv_11_.Q</A> & <A href=#40>U1_U2_sdiv_12_.Q</A>
       & <A href=#41>U1_U2_sdiv_13_.Q</A> ; (1 pterm, 20 signals)
U1_U2_sdiv_14_.C = <A href=#26>u1_sclk_n</A> ; (1 pterm, 1 signal)
U1_U2_sdiv_14_.CE = <A href=#42>u1_u2_n_4_i_n</A> ; (1 pterm, 1 signal)

<A name=29>U1_U2_sdiv_1_.D</A> = !( <A href=#6>indivtop_4_</A> & !<A href=#11>indivtop_0_</A> & <A href=#36>U1_U2_sdiv_8_.Q</A>
    # indivtop_4_ & !<A href=#10>indivtop_1_</A> & <A href=#35>U1_U2_sdiv_7_.Q</A>
    # <A href=#9>indivtop_2_</A> & <A href=#39>U1_U2_sdiv_11_.Q</A>
    # <A href=#8>indivtop_3_</A> & <A href=#38>U1_U2_sdiv_10_.Q</A>
    # !<A href=#28>U1_U2_sdiv_0_.Q</A> & !<A href=#29>U1_U2_sdiv_1_.Q</A>
    # U1_U2_sdiv_0_.Q & U1_U2_sdiv_1_.Q
    # indivtop_1_ & <A href=#40>U1_U2_sdiv_12_.Q</A>
    # indivtop_4_ & <A href=#37>U1_U2_sdiv_9_.Q</A>
    # indivtop_4_ & U1_U2_sdiv_12_.Q
    # indivtop_0_ & <A href=#41>U1_U2_sdiv_13_.Q</A>
    # <A href=#27>U1_U2_sdiv_14_.Q</A>
    # indivtop_4_ & U1_U2_sdiv_13_.Q ) ; (12 pterms, 15 signals)
U1_U2_sdiv_1_.C = <A href=#26>u1_sclk_n</A> ; (1 pterm, 1 signal)
U1_U2_sdiv_1_.CE = <A href=#42>u1_u2_n_4_i_n</A> ; (1 pterm, 1 signal)

<A name=30>U1_U2_sdiv_2_.D</A> = !( <A href=#28>U1_U2_sdiv_0_.Q</A> & <A href=#29>U1_U2_sdiv_1_.Q</A> & <A href=#30>U1_U2_sdiv_2_.Q</A>
    # <A href=#6>indivtop_4_</A> & !<A href=#11>indivtop_0_</A> & <A href=#36>U1_U2_sdiv_8_.Q</A>
    # indivtop_4_ & !<A href=#10>indivtop_1_</A> & <A href=#35>U1_U2_sdiv_7_.Q</A>
    # <A href=#9>indivtop_2_</A> & <A href=#39>U1_U2_sdiv_11_.Q</A>
    # <A href=#8>indivtop_3_</A> & <A href=#38>U1_U2_sdiv_10_.Q</A>
    # indivtop_1_ & <A href=#40>U1_U2_sdiv_12_.Q</A>
    # !U1_U2_sdiv_1_.Q & !U1_U2_sdiv_2_.Q
    # !U1_U2_sdiv_0_.Q & !U1_U2_sdiv_2_.Q
    # indivtop_4_ & <A href=#37>U1_U2_sdiv_9_.Q</A>
    # indivtop_4_ & U1_U2_sdiv_12_.Q
    # indivtop_0_ & <A href=#41>U1_U2_sdiv_13_.Q</A>
    # <A href=#27>U1_U2_sdiv_14_.Q</A>
    # indivtop_4_ & U1_U2_sdiv_13_.Q ) ; (13 pterms, 16 signals)
U1_U2_sdiv_2_.C = <A href=#26>u1_sclk_n</A> ; (1 pterm, 1 signal)
U1_U2_sdiv_2_.CE = <A href=#42>u1_u2_n_4_i_n</A> ; (1 pterm, 1 signal)

<A name=31>U1_U2_sdiv_3_.D</A> = !( <A href=#28>U1_U2_sdiv_0_.Q</A> & <A href=#29>U1_U2_sdiv_1_.Q</A> & <A href=#30>U1_U2_sdiv_2_.Q</A>
       & <A href=#31>U1_U2_sdiv_3_.Q</A>
    # <A href=#6>indivtop_4_</A> & !<A href=#11>indivtop_0_</A> & <A href=#36>U1_U2_sdiv_8_.Q</A>
    # indivtop_4_ & !<A href=#10>indivtop_1_</A> & <A href=#35>U1_U2_sdiv_7_.Q</A>
    # <A href=#9>indivtop_2_</A> & <A href=#39>U1_U2_sdiv_11_.Q</A>
    # <A href=#8>indivtop_3_</A> & <A href=#38>U1_U2_sdiv_10_.Q</A>
    # indivtop_1_ & <A href=#40>U1_U2_sdiv_12_.Q</A>
    # indivtop_4_ & <A href=#37>U1_U2_sdiv_9_.Q</A>
    # !U1_U2_sdiv_2_.Q & !U1_U2_sdiv_3_.Q
    # !U1_U2_sdiv_1_.Q & !U1_U2_sdiv_3_.Q
    # !U1_U2_sdiv_0_.Q & !U1_U2_sdiv_3_.Q
    # indivtop_4_ & U1_U2_sdiv_12_.Q
    # indivtop_0_ & <A href=#41>U1_U2_sdiv_13_.Q</A>
    # <A href=#27>U1_U2_sdiv_14_.Q</A>
    # indivtop_4_ & U1_U2_sdiv_13_.Q ) ; (14 pterms, 17 signals)
U1_U2_sdiv_3_.C = <A href=#26>u1_sclk_n</A> ; (1 pterm, 1 signal)
U1_U2_sdiv_3_.CE = <A href=#42>u1_u2_n_4_i_n</A> ; (1 pterm, 1 signal)

<A name=32>U1_U2_sdiv_4_.D</A> = !( <A href=#28>U1_U2_sdiv_0_.Q</A> & <A href=#29>U1_U2_sdiv_1_.Q</A> & <A href=#30>U1_U2_sdiv_2_.Q</A>
       & <A href=#31>U1_U2_sdiv_3_.Q</A> & <A href=#32>U1_U2_sdiv_4_.Q</A>
    # <A href=#6>indivtop_4_</A> & !<A href=#11>indivtop_0_</A> & <A href=#36>U1_U2_sdiv_8_.Q</A>
    # indivtop_4_ & !<A href=#10>indivtop_1_</A> & <A href=#35>U1_U2_sdiv_7_.Q</A>
    # <A href=#9>indivtop_2_</A> & <A href=#39>U1_U2_sdiv_11_.Q</A>
    # <A href=#8>indivtop_3_</A> & <A href=#38>U1_U2_sdiv_10_.Q</A>
    # indivtop_1_ & <A href=#40>U1_U2_sdiv_12_.Q</A>
    # indivtop_4_ & <A href=#37>U1_U2_sdiv_9_.Q</A>
    # indivtop_4_ & U1_U2_sdiv_12_.Q
    # !U1_U2_sdiv_3_.Q & !U1_U2_sdiv_4_.Q
    # !U1_U2_sdiv_2_.Q & !U1_U2_sdiv_4_.Q
    # !U1_U2_sdiv_1_.Q & !U1_U2_sdiv_4_.Q
    # !U1_U2_sdiv_0_.Q & !U1_U2_sdiv_4_.Q
    # indivtop_0_ & <A href=#41>U1_U2_sdiv_13_.Q</A>
    # <A href=#27>U1_U2_sdiv_14_.Q</A>
    # indivtop_4_ & U1_U2_sdiv_13_.Q ) ; (15 pterms, 18 signals)
U1_U2_sdiv_4_.C = <A href=#26>u1_sclk_n</A> ; (1 pterm, 1 signal)
U1_U2_sdiv_4_.CE = <A href=#42>u1_u2_n_4_i_n</A> ; (1 pterm, 1 signal)

<A name=33>U1_U2_sdiv_5_.D</A> = !( <A href=#28>U1_U2_sdiv_0_.Q</A> & <A href=#29>U1_U2_sdiv_1_.Q</A> & <A href=#30>U1_U2_sdiv_2_.Q</A>
       & <A href=#31>U1_U2_sdiv_3_.Q</A> & <A href=#32>U1_U2_sdiv_4_.Q</A> & <A href=#33>U1_U2_sdiv_5_.Q</A>
    # <A href=#6>indivtop_4_</A> & !<A href=#11>indivtop_0_</A> & <A href=#36>U1_U2_sdiv_8_.Q</A>
    # indivtop_4_ & !<A href=#10>indivtop_1_</A> & <A href=#35>U1_U2_sdiv_7_.Q</A>
    # <A href=#9>indivtop_2_</A> & <A href=#39>U1_U2_sdiv_11_.Q</A>
    # <A href=#8>indivtop_3_</A> & <A href=#38>U1_U2_sdiv_10_.Q</A>
    # indivtop_1_ & <A href=#40>U1_U2_sdiv_12_.Q</A>
    # indivtop_4_ & <A href=#37>U1_U2_sdiv_9_.Q</A>
    # indivtop_4_ & U1_U2_sdiv_12_.Q
    # !U1_U2_sdiv_4_.Q & !U1_U2_sdiv_5_.Q
    # !U1_U2_sdiv_3_.Q & !U1_U2_sdiv_5_.Q
    # !U1_U2_sdiv_2_.Q & !U1_U2_sdiv_5_.Q
    # !U1_U2_sdiv_1_.Q & !U1_U2_sdiv_5_.Q
    # !U1_U2_sdiv_0_.Q & !U1_U2_sdiv_5_.Q
    # indivtop_0_ & <A href=#41>U1_U2_sdiv_13_.Q</A>
    # <A href=#27>U1_U2_sdiv_14_.Q</A>
    # indivtop_4_ & U1_U2_sdiv_13_.Q ) ; (16 pterms, 19 signals)
U1_U2_sdiv_5_.C = <A href=#26>u1_sclk_n</A> ; (1 pterm, 1 signal)
U1_U2_sdiv_5_.CE = <A href=#42>u1_u2_n_4_i_n</A> ; (1 pterm, 1 signal)

<A name=34>U1_U2_sdiv_6_.D</A> = !( <A href=#28>U1_U2_sdiv_0_.Q</A> & <A href=#29>U1_U2_sdiv_1_.Q</A> & <A href=#30>U1_U2_sdiv_2_.Q</A>
       & <A href=#31>U1_U2_sdiv_3_.Q</A> & <A href=#32>U1_U2_sdiv_4_.Q</A> & <A href=#33>U1_U2_sdiv_5_.Q</A> & <A href=#34>U1_U2_sdiv_6_.Q</A>
    # <A href=#6>indivtop_4_</A> & !<A href=#11>indivtop_0_</A> & <A href=#36>U1_U2_sdiv_8_.Q</A>
    # indivtop_4_ & !<A href=#10>indivtop_1_</A> & <A href=#35>U1_U2_sdiv_7_.Q</A>
    # <A href=#9>indivtop_2_</A> & <A href=#39>U1_U2_sdiv_11_.Q</A>
    # <A href=#8>indivtop_3_</A> & <A href=#38>U1_U2_sdiv_10_.Q</A>
    # indivtop_1_ & <A href=#40>U1_U2_sdiv_12_.Q</A>
    # indivtop_4_ & <A href=#37>U1_U2_sdiv_9_.Q</A>
    # indivtop_4_ & U1_U2_sdiv_12_.Q
    # !U1_U2_sdiv_5_.Q & !U1_U2_sdiv_6_.Q
    # !U1_U2_sdiv_4_.Q & !U1_U2_sdiv_6_.Q
    # !U1_U2_sdiv_3_.Q & !U1_U2_sdiv_6_.Q
    # !U1_U2_sdiv_2_.Q & !U1_U2_sdiv_6_.Q
    # !U1_U2_sdiv_1_.Q & !U1_U2_sdiv_6_.Q
    # !U1_U2_sdiv_0_.Q & !U1_U2_sdiv_6_.Q
    # indivtop_0_ & <A href=#41>U1_U2_sdiv_13_.Q</A>
    # <A href=#27>U1_U2_sdiv_14_.Q</A>
    # indivtop_4_ & U1_U2_sdiv_13_.Q ) ; (17 pterms, 20 signals)
U1_U2_sdiv_6_.C = <A href=#26>u1_sclk_n</A> ; (1 pterm, 1 signal)
U1_U2_sdiv_6_.CE = <A href=#42>u1_u2_n_4_i_n</A> ; (1 pterm, 1 signal)

<A name=35>U1_U2_sdiv_7_.D</A> = !( <A href=#6>indivtop_4_</A> & !<A href=#10>indivtop_1_</A> & <A href=#35>U1_U2_sdiv_7_.Q</A>
    # <A href=#28>U1_U2_sdiv_0_.Q</A> & <A href=#29>U1_U2_sdiv_1_.Q</A> & <A href=#30>U1_U2_sdiv_2_.Q</A> & <A href=#31>U1_U2_sdiv_3_.Q</A>
       & <A href=#32>U1_U2_sdiv_4_.Q</A> & <A href=#33>U1_U2_sdiv_5_.Q</A> & <A href=#34>U1_U2_sdiv_6_.Q</A> & U1_U2_sdiv_7_.Q
    # indivtop_4_ & !<A href=#11>indivtop_0_</A> & <A href=#36>U1_U2_sdiv_8_.Q</A>
    # <A href=#9>indivtop_2_</A> & <A href=#39>U1_U2_sdiv_11_.Q</A>
    # <A href=#8>indivtop_3_</A> & <A href=#38>U1_U2_sdiv_10_.Q</A>
    # indivtop_1_ & <A href=#40>U1_U2_sdiv_12_.Q</A>
    # indivtop_4_ & <A href=#37>U1_U2_sdiv_9_.Q</A>
    # indivtop_4_ & U1_U2_sdiv_12_.Q
    # !U1_U2_sdiv_6_.Q & !U1_U2_sdiv_7_.Q
    # !U1_U2_sdiv_5_.Q & !U1_U2_sdiv_7_.Q
    # !U1_U2_sdiv_4_.Q & !U1_U2_sdiv_7_.Q
    # !U1_U2_sdiv_3_.Q & !U1_U2_sdiv_7_.Q
    # !U1_U2_sdiv_2_.Q & !U1_U2_sdiv_7_.Q
    # !U1_U2_sdiv_1_.Q & !U1_U2_sdiv_7_.Q
    # !U1_U2_sdiv_0_.Q & !U1_U2_sdiv_7_.Q
    # indivtop_0_ & <A href=#41>U1_U2_sdiv_13_.Q</A>
    # <A href=#27>U1_U2_sdiv_14_.Q</A>
    # indivtop_4_ & U1_U2_sdiv_13_.Q ) ; (18 pterms, 20 signals)
U1_U2_sdiv_7_.C = <A href=#26>u1_sclk_n</A> ; (1 pterm, 1 signal)
U1_U2_sdiv_7_.CE = <A href=#42>u1_u2_n_4_i_n</A> ; (1 pterm, 1 signal)

<A name=36>U1_U2_sdiv_8_.D</A> = !( <A href=#6>indivtop_4_</A> & !<A href=#11>indivtop_0_</A> & <A href=#36>U1_U2_sdiv_8_.Q</A>
    # <A href=#28>U1_U2_sdiv_0_.Q</A> & <A href=#29>U1_U2_sdiv_1_.Q</A> & <A href=#30>U1_U2_sdiv_2_.Q</A> & <A href=#31>U1_U2_sdiv_3_.Q</A>
       & <A href=#32>U1_U2_sdiv_4_.Q</A> & <A href=#33>U1_U2_sdiv_5_.Q</A> & <A href=#34>U1_U2_sdiv_6_.Q</A> & <A href=#35>U1_U2_sdiv_7_.Q</A>
       & U1_U2_sdiv_8_.Q
    # indivtop_4_ & !<A href=#10>indivtop_1_</A> & U1_U2_sdiv_7_.Q
    # <A href=#9>indivtop_2_</A> & <A href=#39>U1_U2_sdiv_11_.Q</A>
    # <A href=#8>indivtop_3_</A> & <A href=#38>U1_U2_sdiv_10_.Q</A>
    # indivtop_1_ & <A href=#40>U1_U2_sdiv_12_.Q</A>
    # indivtop_4_ & <A href=#37>U1_U2_sdiv_9_.Q</A>
    # indivtop_4_ & U1_U2_sdiv_12_.Q
    # !U1_U2_sdiv_7_.Q & !U1_U2_sdiv_8_.Q
    # !U1_U2_sdiv_6_.Q & !U1_U2_sdiv_8_.Q
    # !U1_U2_sdiv_5_.Q & !U1_U2_sdiv_8_.Q
    # !U1_U2_sdiv_4_.Q & !U1_U2_sdiv_8_.Q
    # !U1_U2_sdiv_3_.Q & !U1_U2_sdiv_8_.Q
    # !U1_U2_sdiv_2_.Q & !U1_U2_sdiv_8_.Q
    # !U1_U2_sdiv_1_.Q & !U1_U2_sdiv_8_.Q
    # !U1_U2_sdiv_0_.Q & !U1_U2_sdiv_8_.Q
    # indivtop_0_ & <A href=#41>U1_U2_sdiv_13_.Q</A>
    # <A href=#27>U1_U2_sdiv_14_.Q</A>
    # indivtop_4_ & U1_U2_sdiv_13_.Q ) ; (19 pterms, 20 signals)
U1_U2_sdiv_8_.C = <A href=#26>u1_sclk_n</A> ; (1 pterm, 1 signal)
U1_U2_sdiv_8_.CE = <A href=#42>u1_u2_n_4_i_n</A> ; (1 pterm, 1 signal)

<A name=37>U1_U2_sdiv_9_.D</A> = !( <A href=#6>indivtop_4_</A> & <A href=#37>U1_U2_sdiv_9_.Q</A>
    # <A href=#28>U1_U2_sdiv_0_.Q</A> & <A href=#29>U1_U2_sdiv_1_.Q</A> & <A href=#30>U1_U2_sdiv_2_.Q</A> & <A href=#31>U1_U2_sdiv_3_.Q</A>
       & <A href=#32>U1_U2_sdiv_4_.Q</A> & <A href=#33>U1_U2_sdiv_5_.Q</A> & <A href=#34>U1_U2_sdiv_6_.Q</A> & <A href=#35>U1_U2_sdiv_7_.Q</A>
       & <A href=#36>U1_U2_sdiv_8_.Q</A> & U1_U2_sdiv_9_.Q
    # <A href=#10>indivtop_1_</A> & <A href=#40>U1_U2_sdiv_12_.Q</A>
    # <A href=#9>indivtop_2_</A> & <A href=#39>U1_U2_sdiv_11_.Q</A>
    # <A href=#8>indivtop_3_</A> & <A href=#38>U1_U2_sdiv_10_.Q</A>
    # indivtop_4_ & !<A href=#11>indivtop_0_</A>
    # indivtop_4_ & !indivtop_1_
    # !U1_U2_sdiv_8_.Q & !U1_U2_sdiv_9_.Q
    # !U1_U2_sdiv_7_.Q & !U1_U2_sdiv_9_.Q
    # !U1_U2_sdiv_6_.Q & !U1_U2_sdiv_9_.Q
    # !U1_U2_sdiv_5_.Q & !U1_U2_sdiv_9_.Q
    # !U1_U2_sdiv_4_.Q & !U1_U2_sdiv_9_.Q
    # !U1_U2_sdiv_3_.Q & !U1_U2_sdiv_9_.Q
    # !U1_U2_sdiv_2_.Q & !U1_U2_sdiv_9_.Q
    # !U1_U2_sdiv_1_.Q & !U1_U2_sdiv_9_.Q
    # !U1_U2_sdiv_0_.Q & !U1_U2_sdiv_9_.Q
    # <A href=#27>U1_U2_sdiv_14_.Q</A>
    # indivtop_0_ & <A href=#41>U1_U2_sdiv_13_.Q</A> ) ; (18 pterms, 20 signals)
U1_U2_sdiv_9_.C = <A href=#26>u1_sclk_n</A> ; (1 pterm, 1 signal)
U1_U2_sdiv_9_.CE = <A href=#42>u1_u2_n_4_i_n</A> ; (1 pterm, 1 signal)

<A name=22>U2_aux_0_.D</A> = <A href=#7>enctop</A> & !<A href=#22>U2_aux_0_.Q</A>
    # !enctop & U2_aux_0_.Q ; (2 pterms, 2 signals)
U2_aux_0_.C = <A href=#13>clktop.Q</A> ; (1 pterm, 1 signal)

<A name=23>U2_aux_1_.D</A> = <A href=#7>enctop</A> & <A href=#22>U2_aux_0_.Q</A> & !<A href=#23>U2_aux_1_.Q</A>
    # !U2_aux_0_.Q & U2_aux_1_.Q
    # !enctop & U2_aux_1_.Q ; (3 pterms, 3 signals)
U2_aux_1_.C = <A href=#13>clktop.Q</A> ; (1 pterm, 1 signal)

<A name=24>U2_aux_2_.D</A> = <A href=#7>enctop</A> & <A href=#22>U2_aux_0_.Q</A> & <A href=#23>U2_aux_1_.Q</A> & !<A href=#24>U2_aux_2_.Q</A>
    # !U2_aux_1_.Q & U2_aux_2_.Q
    # !U2_aux_0_.Q & U2_aux_2_.Q
    # !enctop & U2_aux_2_.Q ; (4 pterms, 4 signals)
U2_aux_2_.C = <A href=#13>clktop.Q</A> ; (1 pterm, 1 signal)

<A name=25>U2_aux_3_.D.X1</A> = <A href=#7>enctop</A> & <A href=#22>U2_aux_0_.Q</A> & <A href=#23>U2_aux_1_.Q</A> & <A href=#24>U2_aux_2_.Q</A> ; (1 pterm, 4 signals)
U2_aux_3_.D.X2 = <A href=#25>U2_aux_3_.Q</A> ; (1 pterm, 1 signal)
U2_aux_3_.C = <A href=#13>clktop.Q</A> ; (1 pterm, 1 signal)

<A name=21>U2_aux_4_.T</A> = <A href=#7>enctop</A> & <A href=#22>U2_aux_0_.Q</A> & <A href=#23>U2_aux_1_.Q</A> & <A href=#24>U2_aux_2_.Q</A> & <A href=#25>U2_aux_3_.Q</A> ; (1 pterm, 5 signals)
U2_aux_4_.C = <A href=#13>clktop.Q</A> ; (1 pterm, 1 signal)

<A name=44>_dup_gnd_n_n</A> = 0 ; (0 pterm, 0 signal)

<A name=19>auxtop_0_.D</A> = <A href=#22>U2_aux_0_.Q</A> ; (1 pterm, 1 signal)
auxtop_0_.C = <A href=#13>clktop.Q</A> ; (1 pterm, 1 signal)
auxtop_0_.CE = <A href=#7>enctop</A> ; (1 pterm, 1 signal)

<A name=18>auxtop_1_.D</A> = <A href=#23>U2_aux_1_.Q</A> ; (1 pterm, 1 signal)
auxtop_1_.C = <A href=#13>clktop.Q</A> ; (1 pterm, 1 signal)
auxtop_1_.CE = <A href=#7>enctop</A> ; (1 pterm, 1 signal)

<A name=17>auxtop_2_.D</A> = <A href=#24>U2_aux_2_.Q</A> ; (1 pterm, 1 signal)
auxtop_2_.C = <A href=#13>clktop.Q</A> ; (1 pterm, 1 signal)
auxtop_2_.CE = <A href=#7>enctop</A> ; (1 pterm, 1 signal)

<A name=16>auxtop_3_.D</A> = <A href=#25>U2_aux_3_.Q</A> ; (1 pterm, 1 signal)
auxtop_3_.C = <A href=#13>clktop.Q</A> ; (1 pterm, 1 signal)
auxtop_3_.CE = <A href=#7>enctop</A> ; (1 pterm, 1 signal)

<A name=12>auxtop_4_.D</A> = <A href=#21>U2_aux_4_.Q</A> ; (1 pterm, 1 signal)
auxtop_4_.C = <A href=#13>clktop.Q</A> ; (1 pterm, 1 signal)
auxtop_4_.CE = <A href=#7>enctop</A> ; (1 pterm, 1 signal)

<A name=13>clktop.T</A> = !( !<A href=#10>indivtop_1_</A> & <A href=#11>indivtop_0_</A> & !<A href=#27>U1_U2_sdiv_14_.Q</A>
       & !<A href=#41>U1_U2_sdiv_13_.Q</A>
    # !<A href=#9>indivtop_2_</A> & !indivtop_0_ & !U1_U2_sdiv_14_.Q
    # !indivtop_2_ & indivtop_1_ & !indivtop_0_
    # indivtop_2_ & !indivtop_1_ & indivtop_0_
    # !<A href=#6>indivtop_4_</A> & indivtop_2_ & !indivtop_0_
    # !U1_U2_sdiv_14_.Q & !<A href=#35>U1_U2_sdiv_7_.Q</A> & !<A href=#36>U1_U2_sdiv_8_.Q</A>
       & !<A href=#37>U1_U2_sdiv_9_.Q</A> & !<A href=#38>U1_U2_sdiv_10_.Q</A> & !<A href=#39>U1_U2_sdiv_11_.Q</A>
       & !<A href=#40>U1_U2_sdiv_12_.Q</A> & !U1_U2_sdiv_13_.Q
    # indivtop_1_ & !U1_U2_sdiv_14_.Q & !U1_U2_sdiv_8_.Q & !U1_U2_sdiv_9_.Q
       & !U1_U2_sdiv_10_.Q & !U1_U2_sdiv_11_.Q & !U1_U2_sdiv_12_.Q
       & !U1_U2_sdiv_13_.Q
    # indivtop_0_ & !U1_U2_sdiv_14_.Q & !U1_U2_sdiv_9_.Q & !U1_U2_sdiv_10_.Q
       & !U1_U2_sdiv_11_.Q & !U1_U2_sdiv_12_.Q & !U1_U2_sdiv_13_.Q
    # !indivtop_4_ & !U1_U2_sdiv_14_.Q & !U1_U2_sdiv_10_.Q & !U1_U2_sdiv_11_.Q
       & !U1_U2_sdiv_12_.Q & !U1_U2_sdiv_13_.Q
    # !<A href=#8>indivtop_3_</A> & !U1_U2_sdiv_14_.Q & !U1_U2_sdiv_11_.Q & !U1_U2_sdiv_12_.Q
       & !U1_U2_sdiv_13_.Q
    # indivtop_4_ & !indivtop_3_
    # indivtop_3_ & !indivtop_2_
    # !indivtop_2_ & !U1_U2_sdiv_14_.Q & !U1_U2_sdiv_12_.Q & !U1_U2_sdiv_13_.Q ) ; (13 pterms, 13 signals)
clktop.C = <A href=#26>u1_sclk_n</A> ; (1 pterm, 1 signal)

<A name=20>gnd_n_n</A> = 0 ; (0 pterm, 0 signal)

<A name=14>outctop.D</A> = <A href=#7>enctop</A> & <A href=#14>outctop.Q</A> & <A href=#22>U2_aux_0_.Q</A> & <A href=#23>U2_aux_1_.Q</A> & <A href=#24>U2_aux_2_.Q</A>
       & <A href=#25>U2_aux_3_.Q</A>
    # enctop & <A href=#21>U2_aux_4_.Q</A> ; (2 pterms, 7 signals)
outctop.C = <A href=#13>clktop.Q</A> ; (1 pterm, 1 signal)

<A name=15>outctop1.D</A> = !( !<A href=#15>outctop1.Q</A> & <A href=#22>U2_aux_0_.Q</A> & <A href=#23>U2_aux_1_.Q</A> & <A href=#24>U2_aux_2_.Q</A>
       & <A href=#25>U2_aux_3_.Q</A>
    # <A href=#21>U2_aux_4_.Q</A>
    # !<A href=#7>enctop</A> ) ; (3 pterms, 7 signals)
outctop1.C = <A href=#13>clktop.Q</A> ; (1 pterm, 1 signal)

<A name=42>u1_u2_n_4_i_n</A> = <A href=#8>indivtop_3_</A> & <A href=#9>indivtop_2_</A> & <A href=#10>indivtop_1_</A> & <A href=#11>indivtop_0_</A>
    # !<A href=#6>indivtop_4_</A> & !indivtop_3_ & indivtop_1_ & indivtop_0_
    # !indivtop_4_ & !indivtop_3_ & !indivtop_2_ & !indivtop_1_
    # indivtop_4_ & indivtop_3_ & indivtop_2_ & !indivtop_0_ ; (4 pterms, 5 signals)

<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>


