;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-30
	MOV -7, <-20
	DJN -1, @-20
	SPL 0, <402
	JMZ @212, #210
	CMP 100, 0
	SUB @-1, 0
	JMN 5, #920
	ADD #10, <8
	JMP @212, #210
	SPL @300, 91
	SUB #12, @15
	DJN 100, #-362
	SLT -30, 19
	DJN 100, #-392
	ADD 30, 9
	MOV -1, <-30
	SUB 201, 121
	ADD 30, 9
	ADD #-150, -3
	SUB 201, 121
	SLT 20, @12
	SUB @0, <-194
	SPL 0, <802
	ADD #270, <1
	DJN 100, #-392
	ADD #10, <8
	SLT 0, -40
	SUB <121, 106
	SLT @-1, 0
	SLT 20, @12
	DJN 100, #-392
	ADD 30, 9
	SUB 5, @920
	JMZ <-127, 100
	CMP @27, 6
	SPL 0, <402
	SPL 0, <402
	ADD 270, 60
	CMP 201, 120
	SUB 201, 120
	ADD 270, 60
	ADD 270, 60
	JMZ -700, -601
	JMZ -700, -601
	SPL 0, <402
	SPL @300, 91
	ADD 270, 60
