strict digraph "" {
	node [label="\N"];
	"187:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fcd18377a10>",
		def_var="['read_wait']",
		fillcolor=deepskyblue,
		label="187:AS
read_wait = state_byte != IDLE;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['state_byte', 'IDLE']"];
}
