Analysis & Synthesis report for DDS_top
Sat Mar 15 21:13:06 2025
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis IP Cores Summary
  6. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Sat Mar 15 21:13:06 2025           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; DDS_top                                     ;
; Top-level Entity Name              ; DDS_top                                     ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; DDS_top            ; DDS_top            ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                       ;
+--------+--------------+---------+--------------+--------------+---------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance           ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------+-----------------+
; Altera ; ALTPLL       ; 18.1    ; N/A          ; N/A          ; |DDS_top|PLL100_CP:PLL    ; PLL100_CP.v     ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |DDS_top|SineROM:sine_rom ; SineROM.v       ;
+--------+--------------+---------+--------------+--------------+---------------------------+-----------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sat Mar 15 21:13:00 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DDS_top -c DDS_top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file addr_cnt.v
    Info (12023): Found entity 1: addr_cnt File: F:/fp/q2/DDS_top/addr_cnt.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file triwave.v
    Info (12023): Found entity 1: triwave File: F:/fp/q2/DDS_top/triwave.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file squwave.v
    Info (12023): Found entity 1: squwave File: F:/fp/q2/DDS_top/squwave.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file dds_top.v
    Info (12023): Found entity 1: DDS_top File: F:/fp/q2/DDS_top/DDS_top.v Line: 1
    Info (12023): Found entity 2: debounce File: F:/fp/q2/DDS_top/DDS_top.v Line: 73
Info (12021): Found 1 design units, including 1 entities, in source file key_handler.v
    Info (12023): Found entity 1: key_handler File: F:/fp/q2/DDS_top/key_handler.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file display_driver.v
    Info (12023): Found entity 1: display_driver File: F:/fp/q2/DDS_top/display_driver.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file seg7_driver.v
    Info (12023): Found entity 1: seg7_driver File: F:/fp/q2/DDS_top/seg7_driver.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sinerom.v
    Info (12023): Found entity 1: SineROM File: F:/fp/q2/DDS_top/SineROM.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file pll100_cp.v
    Info (12023): Found entity 1: PLL100_CP File: F:/fp/q2/DDS_top/PLL100_CP.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file rom.v
    Info (12023): Found entity 1: rom File: F:/fp/q2/DDS_top/rom.v Line: 39
Info (12127): Elaborating entity "DDS_top" for the top level hierarchy
Info (12128): Elaborating entity "display_driver" for hierarchy "display_driver:display" File: F:/fp/q2/DDS_top/DDS_top.v Line: 25
Warning (10230): Verilog HDL assignment warning at display_driver.v(12): truncated value with size 32 to match size of target (20) File: F:/fp/q2/DDS_top/display_driver.v Line: 12
Warning (10230): Verilog HDL assignment warning at display_driver.v(15): truncated value with size 32 to match size of target (4) File: F:/fp/q2/DDS_top/display_driver.v Line: 15
Warning (10230): Verilog HDL assignment warning at display_driver.v(16): truncated value with size 32 to match size of target (4) File: F:/fp/q2/DDS_top/display_driver.v Line: 16
Warning (10230): Verilog HDL assignment warning at display_driver.v(17): truncated value with size 32 to match size of target (4) File: F:/fp/q2/DDS_top/display_driver.v Line: 17
Warning (10230): Verilog HDL assignment warning at display_driver.v(18): truncated value with size 32 to match size of target (4) File: F:/fp/q2/DDS_top/display_driver.v Line: 18
Warning (10230): Verilog HDL assignment warning at display_driver.v(19): truncated value with size 32 to match size of target (4) File: F:/fp/q2/DDS_top/display_driver.v Line: 19
Warning (10230): Verilog HDL assignment warning at display_driver.v(20): truncated value with size 32 to match size of target (4) File: F:/fp/q2/DDS_top/display_driver.v Line: 20
Info (12128): Elaborating entity "seg7_driver" for hierarchy "display_driver:display|seg7_driver:u_seg7" File: F:/fp/q2/DDS_top/display_driver.v Line: 28
Warning (10230): Verilog HDL assignment warning at seg7_driver.v(20): truncated value with size 32 to match size of target (3) File: F:/fp/q2/DDS_top/seg7_driver.v Line: 20
Info (12128): Elaborating entity "key_handler" for hierarchy "key_handler:keys" File: F:/fp/q2/DDS_top/DDS_top.v Line: 34
Warning (10230): Verilog HDL assignment warning at key_handler.v(21): truncated value with size 32 to match size of target (24) File: F:/fp/q2/DDS_top/key_handler.v Line: 21
Warning (10230): Verilog HDL assignment warning at key_handler.v(22): truncated value with size 32 to match size of target (24) File: F:/fp/q2/DDS_top/key_handler.v Line: 22
Info (10264): Verilog HDL Case Statement information at key_handler.v(20): all case item expressions in this case statement are onehot File: F:/fp/q2/DDS_top/key_handler.v Line: 20
Info (12128): Elaborating entity "debounce" for hierarchy "key_handler:keys|debounce:deb_inc" File: F:/fp/q2/DDS_top/key_handler.v Line: 13
Warning (10230): Verilog HDL assignment warning at DDS_top.v(82): truncated value with size 32 to match size of target (20) File: F:/fp/q2/DDS_top/DDS_top.v Line: 82
Info (12128): Elaborating entity "PLL100_CP" for hierarchy "PLL100_CP:PLL" File: F:/fp/q2/DDS_top/DDS_top.v Line: 36
Info (12128): Elaborating entity "altpll" for hierarchy "PLL100_CP:PLL|altpll:altpll_component" File: F:/fp/q2/DDS_top/PLL100_CP.v Line: 103
Info (12130): Elaborated megafunction instantiation "PLL100_CP:PLL|altpll:altpll_component" File: F:/fp/q2/DDS_top/PLL100_CP.v Line: 103
Info (12133): Instantiated megafunction "PLL100_CP:PLL|altpll:altpll_component" with the following parameter: File: F:/fp/q2/DDS_top/PLL100_CP.v Line: 103
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL100_CP"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll100_cp_altpll.v
    Info (12023): Found entity 1: PLL100_CP_altpll File: F:/fp/q2/DDS_top/db/pll100_cp_altpll.v Line: 30
Info (12128): Elaborating entity "PLL100_CP_altpll" for hierarchy "PLL100_CP:PLL|altpll:altpll_component|PLL100_CP_altpll:auto_generated" File: f:/fp/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "addr_cnt" for hierarchy "addr_cnt:phase_acc" File: F:/fp/q2/DDS_top/DDS_top.v Line: 43
Info (12128): Elaborating entity "SineROM" for hierarchy "SineROM:sine_rom" File: F:/fp/q2/DDS_top/DDS_top.v Line: 49
Error (287127): Text Design File syntax error: Text Design File contains a symbolic name where ASSERT, CONSTANT, DEFINE, DESIGN, FUNCTION, OPTIONS, PARAMETERS, SUBDESIGN, or TITLE was expected File: f:/fp/quartus/libraries/megafunctions/altsyncram.tdf Line: 2893
Error (287129): Text Design File syntax error: expected letter, digit, slash (/), dash (-), or underscore (_) in quoted symbolic name File: f:/fp/quartus/libraries/megafunctions/altsyncram.tdf Line: 2928
Error (287129): Text Design File syntax error: expected letter, digit, slash (/), dash (-), or underscore (_) in quoted symbolic name File: f:/fp/quartus/libraries/megafunctions/altsyncram.tdf Line: 2929
Error (287129): Text Design File syntax error: expected letter, digit, slash (/), dash (-), or underscore (_) in quoted symbolic name File: f:/fp/quartus/libraries/megafunctions/altsyncram.tdf Line: 2930
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 12 warnings
    Error: Peak virtual memory: 4736 megabytes
    Error: Processing ended: Sat Mar 15 21:13:06 2025
    Error: Elapsed time: 00:00:06
    Error: Total CPU time (on all processors): 00:00:13


