<def f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMAddressingModes.h' l='429' ll='433' type='unsigned int llvm::ARM_AM::getAM3Opc(llvm::ARM_AM::AddrOpc Opc, unsigned char Offset, unsigned int IdxMode = 0)'/>
<doc f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMAddressingModes.h' l='414'>//===--------------------------------------------------------------------===//
  // Addressing Mode #3
  //===--------------------------------------------------------------------===//
  //
  // This is used for sign-extending loads, and load/store-pair instructions.
  //
  // addrmode3 := reg +/- reg
  // addrmode3 := reg +/- imm8
  //
  // The first operand is always a Reg.  The second operand is a reg if in
  // reg/reg form, otherwise it&apos;s reg#0.  The third field encodes the operation
  // in bit 8, the immediate in bits 0-7. The fourth operand 9-10 encodes the
  // index mode.

  /// getAM3Opc - This function encodes the addrmode3 opc field.</doc>
<use f='llvm/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp' l='834' u='c' c='_ZN12_GLOBAL__N_115ARMDAGToDAGISel15SelectAddrMode3EN4llvm7SDValueERS2_S3_S3_'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp' l='847' u='c' c='_ZN12_GLOBAL__N_115ARMDAGToDAGISel15SelectAddrMode3EN4llvm7SDValueERS2_S3_S3_'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp' l='869' u='c' c='_ZN12_GLOBAL__N_115ARMDAGToDAGISel15SelectAddrMode3EN4llvm7SDValueERS2_S3_S3_'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp' l='876' u='c' c='_ZN12_GLOBAL__N_115ARMDAGToDAGISel15SelectAddrMode3EN4llvm7SDValueERS2_S3_S3_'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp' l='892' u='c' c='_ZN12_GLOBAL__N_115ARMDAGToDAGISel21SelectAddrMode3OffsetEPN4llvm6SDNodeENS1_7SDValueERS4_S5_'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp' l='898' u='c' c='_ZN12_GLOBAL__N_115ARMDAGToDAGISel21SelectAddrMode3OffsetEPN4llvm6SDNodeENS1_7SDValueERS4_S5_'/>
<use f='llvm/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp' l='2203' u='c' c='_ZN12_GLOBAL__N_123ARMPreAllocLoadStoreOpt16CanFormLdStDWordEPN4llvm12MachineInstrES3_RNS1_8DebugLocERjS6_S6_S6_RiS6_RNS1_5ARMCC9CondCodesERb'/>
<use f='llvm/llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp' l='2543' u='c' c='_ZNK12_GLOBAL__N_110ARMOperand20addAddrMode3OperandsERN4llvm6MCInstEj'/>
<use f='llvm/llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp' l='2547' u='c' c='_ZNK12_GLOBAL__N_110ARMOperand20addAddrMode3OperandsERN4llvm6MCInstEj'/>
<use f='llvm/llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp' l='2558' u='c' c='_ZNK12_GLOBAL__N_110ARMOperand20addAM3OffsetOperandsERN4llvm6MCInstEj'/>
<use f='llvm/llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp' l='2571' u='c' c='_ZNK12_GLOBAL__N_110ARMOperand20addAM3OffsetOperandsERN4llvm6MCInstEj'/>
