Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\lazar\Desktop\DVSProj\system.qsys --block-symbol-file --output-directory=C:\Users\lazar\Desktop\DVSProj\system --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading DVSProj/system.qsys
Progress: Reading input file
Progress: Adding acc_scale_0 [acc_scale 1.0]
Progress: Parameterizing module acc_scale_0
Progress: Adding clk_50Mhz [clock_source 18.1]
Progress: Parameterizing module clk_50Mhz
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding nios2_cpu [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_cpu
Progress: Adding perf_cnt [altera_avalon_performance_counter 18.1]
Progress: Parameterizing module perf_cnt
Progress: Adding pll [altera_pll 18.1]
Progress: Parameterizing module pll
Progress: Adding sdram [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram
Progress: Adding sgdma_m2s [altera_avalon_sgdma 18.1]
Progress: Parameterizing module sgdma_m2s
Progress: Adding sgdma_s2m [altera_avalon_sgdma 18.1]
Progress: Parameterizing module sgdma_s2m
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: system.pll: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: system.pll: Able to implement PLL with user settings
Info: system.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: system.sgdma_m2s: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: system.sgdma_s2m: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\lazar\Desktop\DVSProj\system.qsys --synthesis=VHDL --output-directory=C:\Users\lazar\Desktop\DVSProj\system\synthesis --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading DVSProj/system.qsys
Progress: Reading input file
Progress: Adding acc_scale_0 [acc_scale 1.0]
Progress: Parameterizing module acc_scale_0
Progress: Adding clk_50Mhz [clock_source 18.1]
Progress: Parameterizing module clk_50Mhz
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding nios2_cpu [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_cpu
Progress: Adding perf_cnt [altera_avalon_performance_counter 18.1]
Progress: Parameterizing module perf_cnt
Progress: Adding pll [altera_pll 18.1]
Progress: Parameterizing module pll
Progress: Adding sdram [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram
Progress: Adding sgdma_m2s [altera_avalon_sgdma 18.1]
Progress: Parameterizing module sgdma_m2s
Progress: Adding sgdma_s2m [altera_avalon_sgdma 18.1]
Progress: Parameterizing module sgdma_s2m
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: system.pll: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: system.pll: Able to implement PLL with user settings
Info: system.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: system.sgdma_m2s: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: system.sgdma_s2m: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: system: Generating system "system" for QUARTUS_SYNTH
Info: acc_scale_0: "system" instantiated acc_scale "acc_scale_0"
Info: jtag_uart: Starting RTL generation for module 'system_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=system_jtag_uart --dir=C:/Users/lazar/AppData/Local/Temp/alt9761_2036245334371052385.dir/0003_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/lazar/AppData/Local/Temp/alt9761_2036245334371052385.dir/0003_jtag_uart_gen//system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'system_jtag_uart'
Info: jtag_uart: "system" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: nios2_cpu: "system" instantiated altera_nios2_gen2 "nios2_cpu"
Info: perf_cnt: Starting RTL generation for module 'system_perf_cnt'
Info: perf_cnt:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter/generate_rtl.pl --name=system_perf_cnt --dir=C:/Users/lazar/AppData/Local/Temp/alt9761_2036245334371052385.dir/0004_perf_cnt_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/lazar/AppData/Local/Temp/alt9761_2036245334371052385.dir/0004_perf_cnt_gen//system_perf_cnt_component_configuration.pl  --do_build_sim=0  ]
Info: perf_cnt: Done RTL generation for module 'system_perf_cnt'
Info: perf_cnt: "system" instantiated altera_avalon_performance_counter "perf_cnt"
Info: pll: "system" instantiated altera_pll "pll"
Info: sdram: Starting RTL generation for module 'system_sdram'
Info: sdram:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=system_sdram --dir=C:/Users/lazar/AppData/Local/Temp/alt9761_2036245334371052385.dir/0006_sdram_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/lazar/AppData/Local/Temp/alt9761_2036245334371052385.dir/0006_sdram_gen//system_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'system_sdram'
Info: sdram: "system" instantiated altera_avalon_new_sdram_controller "sdram"
Info: sgdma_m2s: Starting RTL generation for module 'system_sgdma_m2s'
Info: sgdma_m2s:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=system_sgdma_m2s --dir=C:/Users/lazar/AppData/Local/Temp/alt9761_2036245334371052385.dir/0007_sgdma_m2s_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/lazar/AppData/Local/Temp/alt9761_2036245334371052385.dir/0007_sgdma_m2s_gen//system_sgdma_m2s_component_configuration.pl  --do_build_sim=0  ]
Info: sgdma_m2s: Done RTL generation for module 'system_sgdma_m2s'
Info: sgdma_m2s: "system" instantiated altera_avalon_sgdma "sgdma_m2s"
Info: sgdma_s2m: Starting RTL generation for module 'system_sgdma_s2m'
Info: sgdma_s2m:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=system_sgdma_s2m --dir=C:/Users/lazar/AppData/Local/Temp/alt9761_2036245334371052385.dir/0008_sgdma_s2m_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/lazar/AppData/Local/Temp/alt9761_2036245334371052385.dir/0008_sgdma_s2m_gen//system_sgdma_s2m_component_configuration.pl  --do_build_sim=0  ]
Info: sgdma_s2m: Done RTL generation for module 'system_sgdma_s2m'
Info: sgdma_s2m: "system" instantiated altera_avalon_sgdma "sgdma_s2m"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "system" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "system" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'system_nios2_cpu_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_nios2_cpu_cpu --dir=C:/Users/lazar/AppData/Local/Temp/alt9761_2036245334371052385.dir/0011_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/lazar/AppData/Local/Temp/alt9761_2036245334371052385.dir/0011_cpu_gen//system_nios2_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2024.02.08 19:24:27 (*) Starting Nios II generation
Info: cpu: # 2024.02.08 19:24:27 (*)   Checking for plaintext license.
Info: cpu: # 2024.02.08 19:24:28 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2024.02.08 19:24:28 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2024.02.08 19:24:28 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2024.02.08 19:24:28 (*)   Plaintext license not found.
Info: cpu: # 2024.02.08 19:24:28 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2024.02.08 19:24:28 (*)   Elaborating CPU configuration settings
Info: cpu: # 2024.02.08 19:24:28 (*)   Creating all objects for CPU
Info: cpu: # 2024.02.08 19:24:28 (*)   Generating RTL from CPU objects
Info: cpu: # 2024.02.08 19:24:28 (*)   Creating plain-text RTL
Info: cpu: # 2024.02.08 19:24:28 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'system_nios2_cpu_cpu'
Info: cpu: "nios2_cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_cpu_data_master_translator"
Info: acc_scale_0_amms_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "acc_scale_0_amms_translator"
Info: nios2_cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_cpu_data_master_agent"
Info: acc_scale_0_amms_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "acc_scale_0_amms_agent"
Info: acc_scale_0_amms_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "acc_scale_0_amms_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: router_008: "mm_interconnect_0" instantiated altera_merlin_router "router_008"
Info: router_013: "mm_interconnect_0" instantiated altera_merlin_router "router_013"
Info: router_014: "mm_interconnect_0" instantiated altera_merlin_router "router_014"
Info: sdram_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_s1_burst_adapter"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_demux_005: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_005"
Info: cmd_demux_006: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_006"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_005: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_005"
Info: Reusing file C:/Users/lazar/Desktop/DVSProj/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_006: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_006"
Info: Reusing file C:/Users/lazar/Desktop/DVSProj/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux_006: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_006"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/lazar/Desktop/DVSProj/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/lazar/Desktop/DVSProj/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_005: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_005"
Info: Reusing file C:/Users/lazar/Desktop/DVSProj/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_006: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_006"
Info: Reusing file C:/Users/lazar/Desktop/DVSProj/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: nios2_cpu_data_master_to_sdram_s1_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "nios2_cpu_data_master_to_sdram_s1_cmd_width_adapter"
Info: Reusing file C:/Users/lazar/Desktop/DVSProj/system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/lazar/Desktop/DVSProj/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_006: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_006"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_006" instantiated error_adapter "error_adapter_0"
Info: system: Done "system" with 43 modules, 70 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
