#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7fde96806120 .scope module, "testbench" "testbench" 2 2;
 .timescale -9 -9;
P_0x7fde96808b20 .param/l "PRD" 0 2 9, +C4<00000000000000000000000000000010>;
v0x7fde9683d5b0_0 .var "Attack", 0 0;
v0x7fde968584b0_0 .net "BWDA", 0 0, L_0x7fde9685a2e0;  1 drivers
v0x7fde96858580_0 .net "BWDB", 0 0, L_0x7fde9685a440;  1 drivers
v0x7fde96858650_0 .var "Defense", 0 0;
v0x7fde96858720_0 .var "DisableA", 0 0;
v0x7fde968587f0_0 .var "DisableB", 0 0;
v0x7fde96858880_0 .net "Enable", 0 0, v0x7fde96853a50_0;  1 drivers
v0x7fde96858950_0 .net "FWDA", 0 0, L_0x7fde9685a270;  1 drivers
v0x7fde96858a20_0 .net "FWDB", 0 0, L_0x7fde9685a3d0;  1 drivers
v0x7fde96858b30_0 .var "IR_10K_Reciever", 0 0;
v0x7fde96858c00_0 .var "IR_1K_Reciever", 0 0;
v0x7fde96858cd0_0 .var "IR_Ball_Detect", 0 0;
v0x7fde96858da0_0 .var "Inductance_Sense", 0 0;
v0x7fde96858eb0_0 .net "Kick", 0 0, v0x7fde96850b70_0;  1 drivers
v0x7fde96858f40_0 .var "LeftMic", 0 0;
v0x7fde96859010_0 .var "Reset", 0 0;
v0x7fde968590e0_0 .var "RightMic", 0 0;
v0x7fde968592b0_0 .var "clk", 0 0;
S_0x7fde96806290 .scope module, "UUT" "Main" 2 6, 3 12 0, S_0x7fde96806120;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "Defense";
    .port_info 1 /INPUT 1 "Attack";
    .port_info 2 /INPUT 1 "Reset";
    .port_info 3 /INPUT 1 "DisableA";
    .port_info 4 /INPUT 1 "DisableB";
    .port_info 5 /INPUT 1 "Inductance_Sense";
    .port_info 6 /INPUT 1 "IR_Ball_Detect";
    .port_info 7 /INPUT 1 "LeftMic";
    .port_info 8 /INPUT 1 "RightMic";
    .port_info 9 /INPUT 1 "IR_1K_Reciever";
    .port_info 10 /INPUT 1 "IR_10K_Reciever";
    .port_info 11 /INPUT 1 "clk";
    .port_info 12 /OUTPUT 1 "Enable";
    .port_info 13 /OUTPUT 1 "FWDA";
    .port_info 14 /OUTPUT 1 "BWDA";
    .port_info 15 /OUTPUT 1 "FWDB";
    .port_info 16 /OUTPUT 1 "BWDB";
    .port_info 17 /OUTPUT 1 "Kick";
L_0x7fde96859550 .functor OR 2, v0x7fde9684d3f0_0, v0x7fde9684e790_0, C4<00>, C4<00>;
L_0x7fde96859640 .functor OR 2, L_0x7fde96859550, v0x7fde9684fce0_0, C4<00>, C4<00>;
L_0x7fde96859770 .functor OR 2, v0x7fde9684d490_0, v0x7fde9684e870_0, C4<00>, C4<00>;
L_0x7fde96859860 .functor OR 2, L_0x7fde96859770, v0x7fde9684fd70_0, C4<00>, C4<00>;
L_0x7fde96859990 .functor OR 1, v0x7fde9684d710_0, v0x7fde9684ea50_0, C4<0>, C4<0>;
L_0x7fde96859ab0 .functor OR 1, L_0x7fde96859990, v0x7fde9684ff90_0, C4<0>, C4<0>;
L_0x7fde96859be0 .functor OR 1, v0x7fde9684d7b0_0, v0x7fde9684eb70_0, C4<0>, C4<0>;
L_0x7fde96859d10 .functor OR 1, L_0x7fde96859be0, v0x7fde96850030_0, C4<0>, C4<0>;
L_0x7fde96859e00 .functor OR 1, v0x7fde9684d090_0, v0x7fde9684e4e0_0, C4<0>, C4<0>;
L_0x7fde96859f40 .functor OR 1, L_0x7fde96859e00, v0x7fde9684fad0_0, C4<0>, C4<0>;
L_0x7fde9685a030 .functor OR 1, v0x7fde9684d130_0, v0x7fde9684e580_0, C4<0>, C4<0>;
L_0x7fde9685a180 .functor OR 1, L_0x7fde9685a030, v0x7fde9684fb70_0, C4<0>, C4<0>;
v0x7fde96855850_0 .net "Attack", 0 0, v0x7fde9683d5b0_0;  1 drivers
v0x7fde96855900_0 .net "BWDA", 0 0, L_0x7fde9685a2e0;  alias, 1 drivers
v0x7fde96855990_0 .net "BWDB", 0 0, L_0x7fde9685a440;  alias, 1 drivers
v0x7fde96855a40_0 .net "BWD_A", 0 0, L_0x7fde96859f40;  1 drivers
v0x7fde96855af0_0 .net "BWD_A1", 0 0, v0x7fde9684d090_0;  1 drivers
v0x7fde96855bc0_0 .net "BWD_A2", 0 0, v0x7fde9684e4e0_0;  1 drivers
v0x7fde96855c70_0 .net "BWD_A3", 0 0, v0x7fde9684fad0_0;  1 drivers
v0x7fde96855d20_0 .net "BWD_B", 0 0, L_0x7fde9685a180;  1 drivers
v0x7fde96855dd0_0 .net "BWD_B1", 0 0, v0x7fde9684d130_0;  1 drivers
v0x7fde96855f00_0 .net "BWD_B2", 0 0, v0x7fde9684e580_0;  1 drivers
v0x7fde96855f90_0 .net "BWD_B3", 0 0, v0x7fde9684fb70_0;  1 drivers
v0x7fde96856020_0 .net "Ball_Detection_SM_EN", 0 0, v0x7fde9684c0d0_0;  1 drivers
v0x7fde968560f0_0 .net "Ball_SM_Done", 0 0, v0x7fde9684d320_0;  1 drivers
v0x7fde968561c0_0 .net "Defense", 0 0, v0x7fde96858650_0;  1 drivers
v0x7fde96856250_0 .net "Defense_SM_Done", 0 0, v0x7fde9684fc10_0;  1 drivers
v0x7fde96856320_0 .net "Defense_SM_EN", 0 0, v0x7fde9684c450_0;  1 drivers
v0x7fde968563f0_0 .net "Direction", 0 0, v0x7fde968518c0_0;  1 drivers
v0x7fde96856580_0 .net "DisableA", 0 0, v0x7fde96858720_0;  1 drivers
v0x7fde96856610_0 .net "DisableB", 0 0, v0x7fde968587f0_0;  1 drivers
v0x7fde968566a0_0 .net "Duty_SelA", 1 0, L_0x7fde96859640;  1 drivers
v0x7fde96856730_0 .net "Duty_SelA1", 1 0, v0x7fde9684d3f0_0;  1 drivers
v0x7fde968567c0_0 .net "Duty_SelA2", 1 0, v0x7fde9684e790_0;  1 drivers
v0x7fde96856850_0 .net "Duty_SelA3", 1 0, v0x7fde9684fce0_0;  1 drivers
v0x7fde968568e0_0 .net "Duty_SelB", 1 0, L_0x7fde96859860;  1 drivers
v0x7fde96856970_0 .net "Duty_SelB1", 1 0, v0x7fde9684d490_0;  1 drivers
v0x7fde96856a20_0 .net "Duty_SelB2", 1 0, v0x7fde9684e870_0;  1 drivers
v0x7fde96856ad0_0 .net "Duty_SelB3", 1 0, v0x7fde9684fd70_0;  1 drivers
v0x7fde96856b80_0 .net "Enable", 0 0, v0x7fde96853a50_0;  alias, 1 drivers
v0x7fde96856c30_0 .net "FWDA", 0 0, L_0x7fde9685a270;  alias, 1 drivers
v0x7fde96856ce0_0 .net "FWDB", 0 0, L_0x7fde9685a3d0;  alias, 1 drivers
v0x7fde96856d90_0 .net "FWD_A", 0 0, L_0x7fde96859ab0;  1 drivers
v0x7fde96856e40_0 .net "FWD_A1", 0 0, v0x7fde9684d710_0;  1 drivers
v0x7fde96856ef0_0 .net "FWD_A2", 0 0, v0x7fde9684ea50_0;  1 drivers
v0x7fde96856480_0 .net "FWD_A3", 0 0, v0x7fde9684ff90_0;  1 drivers
v0x7fde96857180_0 .net "FWD_B", 0 0, L_0x7fde96859d10;  1 drivers
v0x7fde96857210_0 .net "FWD_B1", 0 0, v0x7fde9684d7b0_0;  1 drivers
v0x7fde968572a0_0 .net "FWD_B2", 0 0, v0x7fde9684eb70_0;  1 drivers
v0x7fde96857330_0 .net "FWD_B3", 0 0, v0x7fde96850030_0;  1 drivers
v0x7fde968573e0_0 .net "Goal_Detection_SM_EN", 0 0, v0x7fde9684c4f0_0;  1 drivers
v0x7fde968574b0_0 .net "Goal_SM_Done", 0 0, v0x7fde9684e6e0_0;  1 drivers
v0x7fde96857580_0 .net "IR_10K", 0 0, v0x7fde96853280_0;  1 drivers
v0x7fde96857650_0 .net "IR_10K_Reciever", 0 0, v0x7fde96858b30_0;  1 drivers
v0x7fde968576e0_0 .net "IR_1K", 0 0, v0x7fde96852830_0;  1 drivers
v0x7fde968577b0_0 .net "IR_1K_Reciever", 0 0, v0x7fde96858c00_0;  1 drivers
v0x7fde96857840_0 .net "IR_Ball_Detect", 0 0, v0x7fde96858cd0_0;  1 drivers
v0x7fde968578d0_0 .net "Inductance_Sense", 0 0, v0x7fde96858da0_0;  1 drivers
v0x7fde96857960_0 .net "Kick", 0 0, v0x7fde96850b70_0;  alias, 1 drivers
v0x7fde968579f0_0 .net "Kicker_Done", 0 0, v0x7fde96850950_0;  1 drivers
v0x7fde96857ac0_0 .net "Kicker_EN", 0 0, v0x7fde9684c880_0;  1 drivers
v0x7fde96857b90_0 .net "LeftMic", 0 0, v0x7fde96858f40_0;  1 drivers
v0x7fde96857c20_0 .net "PWM_Signal_A", 0 0, v0x7fde96854320_0;  1 drivers
v0x7fde96857cf0_0 .net "PWM_Signal_B", 0 0, v0x7fde968549e0_0;  1 drivers
v0x7fde96857dc0_0 .net "Pause", 0 0, v0x7fde96853ae0_0;  1 drivers
v0x7fde96857ed0_0 .net "Reset", 0 0, v0x7fde96859010_0;  1 drivers
v0x7fde96857f60_0 .net "RightMic", 0 0, v0x7fde968590e0_0;  1 drivers
v0x7fde96857ff0_0 .net *"_ivl_10", 1 0, L_0x7fde96859550;  1 drivers
v0x7fde96858080_0 .net *"_ivl_14", 1 0, L_0x7fde96859770;  1 drivers
v0x7fde96858110_0 .net *"_ivl_18", 0 0, L_0x7fde96859990;  1 drivers
v0x7fde968581a0_0 .net *"_ivl_22", 0 0, L_0x7fde96859be0;  1 drivers
v0x7fde96858230_0 .net *"_ivl_26", 0 0, L_0x7fde96859e00;  1 drivers
v0x7fde968582c0_0 .net *"_ivl_30", 0 0, L_0x7fde9685a030;  1 drivers
v0x7fde96858350_0 .net "clk", 0 0, v0x7fde968592b0_0;  1 drivers
L_0x7fde96859430 .concat [ 1 1 0 0], v0x7fde968587f0_0, v0x7fde96858720_0;
S_0x7fde96826220 .scope module, "U0" "Main_State_Machine" 3 28, 4 18 0, S_0x7fde96806290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "Attack";
    .port_info 2 /INPUT 1 "Defense";
    .port_info 3 /INPUT 1 "Reset";
    .port_info 4 /INPUT 1 "Ball_SM_Done";
    .port_info 5 /INPUT 1 "Goal_SM_Done";
    .port_info 6 /INPUT 1 "Defense_SM_Done";
    .port_info 7 /INPUT 1 "Shooter_Done";
    .port_info 8 /OUTPUT 1 "Ball_Detection_SM_EN";
    .port_info 9 /OUTPUT 1 "Goal_Detection_SM_EN";
    .port_info 10 /OUTPUT 1 "Defense_SM_EN";
    .port_info 11 /OUTPUT 1 "Shooter_EN";
P_0x7fde9683ae50 .param/l "BALL_DETECTION" 0 4 25, C4<001>;
P_0x7fde9683ae90 .param/l "DEFENSE" 0 4 28, C4<100>;
P_0x7fde9683aed0 .param/l "GOAL_DETECTION" 0 4 26, C4<010>;
P_0x7fde9683af10 .param/l "IDLE" 0 4 24, C4<000>;
P_0x7fde9683af50 .param/l "SHOOT" 0 4 27, C4<011>;
v0x7fde9683abc0_0 .net "Attack", 0 0, v0x7fde9683d5b0_0;  alias, 1 drivers
v0x7fde9684c020_0 .var "AttackEdge", 1 0;
v0x7fde9684c0d0_0 .var "Ball_Detection_SM_EN", 0 0;
v0x7fde9684c180_0 .net "Ball_SM_Done", 0 0, v0x7fde9684d320_0;  alias, 1 drivers
v0x7fde9684c220_0 .net "Defense", 0 0, v0x7fde96858650_0;  alias, 1 drivers
v0x7fde9684c300_0 .var "DefenseEdge", 1 0;
v0x7fde9684c3b0_0 .net "Defense_SM_Done", 0 0, v0x7fde9684fc10_0;  alias, 1 drivers
v0x7fde9684c450_0 .var "Defense_SM_EN", 0 0;
v0x7fde9684c4f0_0 .var "Goal_Detection_SM_EN", 0 0;
v0x7fde9684c600_0 .net "Goal_SM_Done", 0 0, v0x7fde9684e6e0_0;  alias, 1 drivers
v0x7fde9684c690_0 .net "Reset", 0 0, v0x7fde96859010_0;  alias, 1 drivers
v0x7fde9684c730_0 .var "STATE", 2 0;
v0x7fde9684c7e0_0 .net "Shooter_Done", 0 0, v0x7fde96850950_0;  alias, 1 drivers
v0x7fde9684c880_0 .var "Shooter_EN", 0 0;
v0x7fde9684c920_0 .net "clk", 0 0, v0x7fde968592b0_0;  alias, 1 drivers
E_0x7fde96807170 .event posedge, v0x7fde9684c920_0;
S_0x7fde9684cae0 .scope module, "U1" "BallDirectionControl" 3 30, 5 22 0, S_0x7fde96806290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "Enable";
    .port_info 2 /INPUT 1 "BallSignal";
    .port_info 3 /INPUT 1 "Pause";
    .port_info 4 /INPUT 1 "Inductance";
    .port_info 5 /INPUT 1 "Ball_Detect";
    .port_info 6 /OUTPUT 1 "FWD_A";
    .port_info 7 /OUTPUT 1 "FWD_B";
    .port_info 8 /OUTPUT 1 "BWD_A";
    .port_info 9 /OUTPUT 1 "BWD_B";
    .port_info 10 /OUTPUT 1 "Done";
    .port_info 11 /OUTPUT 2 "Duty_SelA";
    .port_info 12 /OUTPUT 2 "Duty_SelB";
P_0x7fde9684cca0 .param/l "IDLE" 0 5 25, C4<000>;
P_0x7fde9684cce0 .param/l "INDUCTANCE" 0 5 27, C4<010>;
P_0x7fde9684cd20 .param/l "PAUSE" 0 5 26, C4<001>;
P_0x7fde9684cd60 .param/l "TURN_LEFT" 0 5 29, C4<100>;
P_0x7fde9684cda0 .param/l "TURN_RIGHT" 0 5 28, C4<011>;
v0x7fde9684d090_0 .var "BWD_A", 0 0;
v0x7fde9684d130_0 .var "BWD_B", 0 0;
v0x7fde9684d1d0_0 .net "BallSignal", 0 0, v0x7fde968518c0_0;  alias, 1 drivers
v0x7fde9684d280_0 .net "Ball_Detect", 0 0, v0x7fde96858cd0_0;  alias, 1 drivers
v0x7fde9684d320_0 .var "Done", 0 0;
v0x7fde9684d3f0_0 .var "Duty_SelA", 1 0;
v0x7fde9684d490_0 .var "Duty_SelB", 1 0;
v0x7fde9684d540_0 .net "Enable", 0 0, v0x7fde9684c0d0_0;  alias, 1 drivers
v0x7fde9684d5f0_0 .var "Enable_Edge", 1 0;
v0x7fde9684d710_0 .var "FWD_A", 0 0;
v0x7fde9684d7b0_0 .var "FWD_B", 0 0;
v0x7fde9684d850_0 .var "IND_COUNT", 28 0;
v0x7fde9684d900_0 .var "IND_FLG", 0 0;
v0x7fde9684d9a0_0 .net "Inductance", 0 0, v0x7fde96858da0_0;  alias, 1 drivers
v0x7fde9684da40_0 .var "PREV_STATE", 2 0;
v0x7fde9684daf0_0 .net "Pause", 0 0, v0x7fde96853ae0_0;  alias, 1 drivers
v0x7fde9684db90_0 .var "STATE", 2 0;
v0x7fde9684dd20_0 .net "clk", 0 0, v0x7fde968592b0_0;  alias, 1 drivers
S_0x7fde9684de60 .scope module, "U2" "GoalDirectionControl" 3 33, 6 20 0, S_0x7fde96806290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "Enable";
    .port_info 2 /INPUT 1 "Pause";
    .port_info 3 /INPUT 1 "Inductance";
    .port_info 4 /INPUT 1 "IR_1k";
    .port_info 5 /INPUT 1 "IR_10k";
    .port_info 6 /OUTPUT 1 "FWD_A";
    .port_info 7 /OUTPUT 1 "FWD_B";
    .port_info 8 /OUTPUT 1 "BWD_A";
    .port_info 9 /OUTPUT 1 "BWD_B";
    .port_info 10 /OUTPUT 1 "Done";
    .port_info 11 /OUTPUT 2 "Duty_SelA";
    .port_info 12 /OUTPUT 2 "Duty_SelB";
P_0x7fde9684e040 .param/l "IDLE" 0 6 25, C4<000>;
P_0x7fde9684e080 .param/l "INDUCTANCE" 0 6 30, C4<101>;
P_0x7fde9684e0c0 .param/l "PAUSE" 0 6 29, C4<100>;
P_0x7fde9684e100 .param/l "SMALL_LEFT" 0 6 28, C4<011>;
P_0x7fde9684e140 .param/l "SMALL_RIGHT" 0 6 27, C4<010>;
P_0x7fde9684e180 .param/l "TURN_RIGHT" 0 6 26, C4<001>;
v0x7fde9684e4e0_0 .var "BWD_A", 0 0;
v0x7fde9684e580_0 .var "BWD_B", 0 0;
v0x7fde9684e620_0 .var "COUNT", 28 0;
v0x7fde9684e6e0_0 .var "Done", 0 0;
v0x7fde9684e790_0 .var "Duty_SelA", 1 0;
v0x7fde9684e870_0 .var "Duty_SelB", 1 0;
v0x7fde9684e920_0 .net "Enable", 0 0, v0x7fde9684c4f0_0;  alias, 1 drivers
v0x7fde9684e9b0_0 .var "Enable_Edge", 1 0;
v0x7fde9684ea50_0 .var "FWD_A", 0 0;
v0x7fde9684eb70_0 .var "FWD_B", 0 0;
v0x7fde9684ec10_0 .var "IND_FLG", 0 0;
v0x7fde9684ecb0_0 .net "IR_10k", 0 0, v0x7fde96853280_0;  alias, 1 drivers
v0x7fde9684ed50_0 .net "IR_1k", 0 0, v0x7fde96852830_0;  alias, 1 drivers
v0x7fde9684edf0_0 .net "Inductance", 0 0, v0x7fde96858da0_0;  alias, 1 drivers
v0x7fde9684eea0_0 .var "PREV_STATE", 2 0;
v0x7fde9684ef30_0 .net "Pause", 0 0, v0x7fde96853ae0_0;  alias, 1 drivers
v0x7fde9684efc0_0 .var "SL_FLG", 0 0;
v0x7fde9684f150_0 .var "SR_FLG", 0 0;
v0x7fde9684f1e0_0 .var "STATE", 2 0;
v0x7fde9684f290_0 .net "clk", 0 0, v0x7fde968592b0_0;  alias, 1 drivers
S_0x7fde9684f420 .scope module, "U3" "DC_Defence" 3 35, 7 1 0, S_0x7fde96806290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "Enable";
    .port_info 2 /INPUT 1 "Pause";
    .port_info 3 /INPUT 1 "Inductance";
    .port_info 4 /INPUT 1 "MicrophoneDirection";
    .port_info 5 /OUTPUT 2 "DutyCycleA";
    .port_info 6 /OUTPUT 2 "DutyCycleB";
    .port_info 7 /OUTPUT 1 "FWDA";
    .port_info 8 /OUTPUT 1 "FWDB";
    .port_info 9 /OUTPUT 1 "BWDA";
    .port_info 10 /OUTPUT 1 "BWDB";
    .port_info 11 /OUTPUT 1 "Done";
P_0x7fde9684f5e0 .param/l "IDLE" 0 7 6, C4<000>;
P_0x7fde9684f620 .param/l "INDUCTANCE" 0 7 11, C4<101>;
P_0x7fde9684f660 .param/l "INDUCTANCE_PAUSE" 0 7 12, C4<110>;
P_0x7fde9684f6a0 .param/l "LEFT_PAUSE" 0 7 10, C4<100>;
P_0x7fde9684f6e0 .param/l "RIGHT_PAUSE" 0 7 9, C4<011>;
P_0x7fde9684f720 .param/l "TURN_LEFT" 0 7 8, C4<010>;
P_0x7fde9684f760 .param/l "TURN_RIGHT" 0 7 7, C4<001>;
v0x7fde9684fad0_0 .var "BWDA", 0 0;
v0x7fde9684fb70_0 .var "BWDB", 0 0;
v0x7fde9684fc10_0 .var "Done", 0 0;
v0x7fde9684fce0_0 .var "DutyCycleA", 1 0;
v0x7fde9684fd70_0 .var "DutyCycleB", 1 0;
v0x7fde9684fe60_0 .net "Enable", 0 0, v0x7fde9684c450_0;  alias, 1 drivers
v0x7fde9684fef0_0 .var "Enable_Edge", 1 0;
v0x7fde9684ff90_0 .var "FWDA", 0 0;
v0x7fde96850030_0 .var "FWDB", 0 0;
v0x7fde96850150_0 .net "Inductance", 0 0, v0x7fde96858da0_0;  alias, 1 drivers
v0x7fde968501e0_0 .net "MicrophoneDirection", 0 0, v0x7fde968518c0_0;  alias, 1 drivers
v0x7fde96850270_0 .net "Pause", 0 0, v0x7fde96853ae0_0;  alias, 1 drivers
v0x7fde96850340_0 .var "STATE", 2 0;
v0x7fde968503e0_0 .net "clk", 0 0, v0x7fde968592b0_0;  alias, 1 drivers
S_0x7fde96850590 .scope module, "U4" "Kicker" 3 37, 8 1 0, S_0x7fde96806290;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "Enable";
    .port_info 2 /OUTPUT 1 "Kick";
    .port_info 3 /OUTPUT 1 "Done";
P_0x7fde96850790 .param/l "IDLE" 0 8 5, C4<0>;
P_0x7fde968507d0 .param/l "KICK" 0 8 6, C4<1>;
v0x7fde968508b0_0 .var "Count", 3 0;
v0x7fde96850950_0 .var "Done", 0 0;
v0x7fde96850a10_0 .net "Enable", 0 0, v0x7fde9684c880_0;  alias, 1 drivers
v0x7fde96850ae0_0 .var "EnableEdge", 1 0;
v0x7fde96850b70_0 .var "Kick", 0 0;
v0x7fde96850c40_0 .var "STATE", 0 0;
v0x7fde96850cd0_0 .net "clk", 0 0, v0x7fde968592b0_0;  alias, 1 drivers
S_0x7fde96850e20 .scope module, "U5" "MicFFs" 3 39, 9 28 0, S_0x7fde96806290;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RightMic";
    .port_info 2 /INPUT 1 "LeftMic";
    .port_info 3 /OUTPUT 1 "Direction";
L_0x7fde96858ab0 .functor OR 1, v0x7fde96851ba0_0, v0x7fde96851c30_0, C4<0>, C4<0>;
L_0x7fde96859380 .functor OR 1, v0x7fde96851eb0_0, v0x7fde96851e20_0, C4<0>, C4<0>;
v0x7fde968519b0_0 .net "CLK", 0 0, v0x7fde968592b0_0;  alias, 1 drivers
v0x7fde96851a50_0 .net "Direction", 0 0, v0x7fde968518c0_0;  alias, 1 drivers
v0x7fde96851af0_0 .net "L", 0 0, L_0x7fde96858ab0;  1 drivers
v0x7fde96851ba0_0 .var "LLMic", 0 0;
v0x7fde96851c30_0 .var "LMic", 0 0;
v0x7fde96851d00_0 .net "LeftMic", 0 0, v0x7fde96858f40_0;  alias, 1 drivers
v0x7fde96851d90_0 .net "R", 0 0, L_0x7fde96859380;  1 drivers
v0x7fde96851e20_0 .var "RMic", 0 0;
v0x7fde96851eb0_0 .var "RRMic", 0 0;
v0x7fde96851fd0_0 .net "RightMic", 0 0, v0x7fde968590e0_0;  alias, 1 drivers
v0x7fde96852070_0 .net "W1", 0 0, v0x7fde96851450_0;  1 drivers
E_0x7fde9684f320 .event negedge, v0x7fde9684c920_0;
S_0x7fde96851060 .scope module, "U0" "FF" 9 41, 9 20 0, S_0x7fde96850e20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /OUTPUT 1 "Q";
v0x7fde96851300_0 .net "CLK", 0 0, L_0x7fde96858ab0;  alias, 1 drivers
v0x7fde968513b0_0 .net "D", 0 0, L_0x7fde96859380;  alias, 1 drivers
v0x7fde96851450_0 .var "Q", 0 0;
E_0x7fde968512a0 .event posedge, v0x7fde96851300_0;
S_0x7fde96851550 .scope module, "U1" "FF" 9 42, 9 20 0, S_0x7fde96850e20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /OUTPUT 1 "Q";
v0x7fde96851770_0 .net "CLK", 0 0, v0x7fde968592b0_0;  alias, 1 drivers
v0x7fde96851800_0 .net "D", 0 0, v0x7fde96851450_0;  alias, 1 drivers
v0x7fde968518c0_0 .var "Q", 0 0;
S_0x7fde96852140 .scope module, "U6A" "FrequencyCounter_1K" 3 40, 10 20 0, S_0x7fde96806290;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ir";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 1 "ir1k";
v0x7fde96852410_0 .var "EdgeTest", 1 0;
v0x7fde968524d0_0 .var "Hz", 15 0;
v0x7fde96852570_0 .net "clk", 0 0, v0x7fde968592b0_0;  alias, 1 drivers
v0x7fde96852620_0 .var "count", 23 0;
L_0x7fde96a73008 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fde968526b0_0 .net "enable", 0 0, L_0x7fde96a73008;  1 drivers
v0x7fde96852790_0 .net "ir", 0 0, v0x7fde96858c00_0;  alias, 1 drivers
v0x7fde96852830_0 .var "ir1k", 0 0;
L_0x7fde96a73050 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fde968528c0_0 .net "reset", 0 0, L_0x7fde96a73050;  1 drivers
v0x7fde96852950_0 .var "temp", 15 0;
E_0x7fde968523b0 .event posedge, v0x7fde968528c0_0, v0x7fde9684c920_0;
S_0x7fde96852b00 .scope module, "U6B" "FrequencyCounter_10K" 3 41, 11 20 0, S_0x7fde96806290;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ir";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 1 "ir10k";
v0x7fde96852d60_0 .var "EdgeTest", 1 0;
v0x7fde96852e20_0 .var "Hz", 15 0;
v0x7fde96852ed0_0 .net "clk", 0 0, v0x7fde968592b0_0;  alias, 1 drivers
v0x7fde96853080_0 .var "count", 23 0;
L_0x7fde96a73098 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fde96853120_0 .net "enable", 0 0, L_0x7fde96a73098;  1 drivers
v0x7fde968531f0_0 .net "ir", 0 0, v0x7fde96858b30_0;  alias, 1 drivers
v0x7fde96853280_0 .var "ir10k", 0 0;
L_0x7fde96a730e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fde96853310_0 .net "reset", 0 0, L_0x7fde96a730e0;  1 drivers
v0x7fde968533a0_0 .var "temp", 15 0;
E_0x7fde96852740 .event posedge, v0x7fde96853310_0, v0x7fde9684c920_0;
S_0x7fde968534f0 .scope module, "U7" "DisableHandler" 3 43, 12 2 0, S_0x7fde96806290;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "SnsDisable";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Enable";
    .port_info 3 /OUTPUT 1 "Pause";
P_0x7fde96853730 .param/l "Debounce" 0 12 7, C4<10>;
P_0x7fde96853770 .param/l "Disable" 0 12 6, C4<01>;
P_0x7fde968537b0 .param/l "FullCount" 0 12 8, C4<1000111100001101000110000000>;
P_0x7fde968537f0 .param/l "HalfCount" 0 12 8, C4<0100011110000110100011000000>;
P_0x7fde96853830 .param/l "Idle" 0 12 5, C4<00>;
v0x7fde96853a50_0 .var "Enable", 0 0;
v0x7fde96853ae0_0 .var "Pause", 0 0;
v0x7fde96853b70_0 .var "STATE", 1 0;
v0x7fde96853c00_0 .net "SnsDisable", 1 0, L_0x7fde96859430;  1 drivers
v0x7fde96853ca0_0 .var "Timer", 27 0;
v0x7fde96853d90_0 .net "clk", 0 0, v0x7fde968592b0_0;  alias, 1 drivers
S_0x7fde96853e60 .scope module, "U8A" "MotorPWM" 3 46, 13 18 0, S_0x7fde96806290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "DutyCycle";
    .port_info 2 /OUTPUT 1 "PulseSignal";
P_0x7fde96854020 .param/l "HalfDuty" 0 13 21, C4<01100001101010>;
P_0x7fde96854060 .param/l "QuarterDuty" 0 13 20, C4<01001110001000>;
P_0x7fde968540a0 .param/l "ThreeQuarterDuty" 0 13 22, C4<10011100010000>;
v0x7fde96854260_0 .net "DutyCycle", 1 0, L_0x7fde96859640;  alias, 1 drivers
v0x7fde96854320_0 .var "PulseSignal", 0 0;
v0x7fde968543c0_0 .net "clk", 0 0, v0x7fde968592b0_0;  alias, 1 drivers
v0x7fde96854450_0 .var "count", 13 0;
S_0x7fde96854520 .scope module, "U8B" "MotorPWM" 3 47, 13 18 0, S_0x7fde96806290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "DutyCycle";
    .port_info 2 /OUTPUT 1 "PulseSignal";
P_0x7fde968546e0 .param/l "HalfDuty" 0 13 21, C4<01100001101010>;
P_0x7fde96854720 .param/l "QuarterDuty" 0 13 20, C4<01001110001000>;
P_0x7fde96854760 .param/l "ThreeQuarterDuty" 0 13 22, C4<10011100010000>;
v0x7fde96854920_0 .net "DutyCycle", 1 0, L_0x7fde96859860;  alias, 1 drivers
v0x7fde968549e0_0 .var "PulseSignal", 0 0;
v0x7fde96854a80_0 .net "clk", 0 0, v0x7fde968592b0_0;  alias, 1 drivers
v0x7fde96854b10_0 .var "count", 13 0;
S_0x7fde96854be0 .scope module, "U9A" "PWMEncoder" 3 52, 14 19 0, S_0x7fde96806290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "FWD";
    .port_info 1 /INPUT 1 "BWD";
    .port_info 2 /INPUT 1 "Pulse";
    .port_info 3 /OUTPUT 1 "SerialOut1";
    .port_info 4 /OUTPUT 1 "SerialOut2";
L_0x7fde9685a270 .functor AND 1, L_0x7fde96859ab0, v0x7fde96854320_0, C4<1>, C4<1>;
L_0x7fde9685a2e0 .functor AND 1, L_0x7fde96859f40, v0x7fde96854320_0, C4<1>, C4<1>;
v0x7fde96854e50_0 .net "BWD", 0 0, L_0x7fde96859f40;  alias, 1 drivers
v0x7fde96854f00_0 .net "FWD", 0 0, L_0x7fde96859ab0;  alias, 1 drivers
v0x7fde96854fa0_0 .net "Pulse", 0 0, v0x7fde96854320_0;  alias, 1 drivers
v0x7fde96855050_0 .net "SerialOut1", 0 0, L_0x7fde9685a270;  alias, 1 drivers
v0x7fde968550e0_0 .net "SerialOut2", 0 0, L_0x7fde9685a2e0;  alias, 1 drivers
S_0x7fde96855230 .scope module, "U9B" "PWMEncoder" 3 53, 14 19 0, S_0x7fde96806290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "FWD";
    .port_info 1 /INPUT 1 "BWD";
    .port_info 2 /INPUT 1 "Pulse";
    .port_info 3 /OUTPUT 1 "SerialOut1";
    .port_info 4 /OUTPUT 1 "SerialOut2";
L_0x7fde9685a3d0 .functor AND 1, L_0x7fde96859d10, v0x7fde968549e0_0, C4<1>, C4<1>;
L_0x7fde9685a440 .functor AND 1, L_0x7fde9685a180, v0x7fde968549e0_0, C4<1>, C4<1>;
v0x7fde96855470_0 .net "BWD", 0 0, L_0x7fde9685a180;  alias, 1 drivers
v0x7fde96855500_0 .net "FWD", 0 0, L_0x7fde96859d10;  alias, 1 drivers
v0x7fde968555a0_0 .net "Pulse", 0 0, v0x7fde968549e0_0;  alias, 1 drivers
v0x7fde96855670_0 .net "SerialOut1", 0 0, L_0x7fde9685a3d0;  alias, 1 drivers
v0x7fde96855700_0 .net "SerialOut2", 0 0, L_0x7fde9685a440;  alias, 1 drivers
    .scope S_0x7fde96826220;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fde9684c0d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fde9684c4f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fde9684c450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fde9684c880_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fde9684c730_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fde9684c020_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fde9684c300_0, 0, 2;
    %end;
    .thread T_0;
    .scope S_0x7fde96826220;
T_1 ;
    %wait E_0x7fde96807170;
    %load/vec4 v0x7fde9684c020_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fde9684c020_0, 4, 1;
    %load/vec4 v0x7fde9684c300_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fde9684c300_0, 4, 1;
    %load/vec4 v0x7fde9683abc0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fde9684c020_0, 4, 1;
    %load/vec4 v0x7fde9684c220_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fde9684c300_0, 4, 1;
    %load/vec4 v0x7fde9684c690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fde9684c730_0, 0, 3;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fde9684c730_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %jmp T_1.7;
T_1.2 ;
    %load/vec4 v0x7fde9684c020_0;
    %parti/s 1, 1, 2;
    %inv;
    %load/vec4 v0x7fde9684c020_0;
    %parti/s 1, 0, 2;
    %and;
    %load/vec4 v0x7fde9684c300_0;
    %parti/s 1, 1, 2;
    %inv;
    %load/vec4 v0x7fde9684c300_0;
    %parti/s 1, 0, 2;
    %and;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_1.8, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_1.9, 8;
T_1.8 ; End of true expr.
    %load/vec4 v0x7fde9684c300_0;
    %parti/s 1, 1, 2;
    %inv;
    %load/vec4 v0x7fde9684c300_0;
    %parti/s 1, 0, 2;
    %and;
    %flag_set/vec4 9;
    %jmp/0 T_1.10, 9;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_1.11, 9;
T_1.10 ; End of true expr.
    %load/vec4 v0x7fde9684c020_0;
    %parti/s 1, 1, 2;
    %inv;
    %load/vec4 v0x7fde9684c020_0;
    %parti/s 1, 0, 2;
    %and;
    %flag_set/vec4 10;
    %jmp/0 T_1.12, 10;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_1.13, 10;
T_1.12 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_1.13, 10;
 ; End of false expr.
    %blend;
T_1.13;
    %jmp/0 T_1.11, 9;
 ; End of false expr.
    %blend;
T_1.11;
    %jmp/0 T_1.9, 8;
 ; End of false expr.
    %blend;
T_1.9;
    %store/vec4 v0x7fde9684c730_0, 0, 3;
    %jmp T_1.7;
T_1.3 ;
    %load/vec4 v0x7fde9684c180_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.14, 8;
    %pushi/vec4 2, 0, 3;
    %jmp/1 T_1.15, 8;
T_1.14 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_1.15, 8;
 ; End of false expr.
    %blend;
T_1.15;
    %store/vec4 v0x7fde9684c730_0, 0, 3;
    %jmp T_1.7;
T_1.4 ;
    %load/vec4 v0x7fde9684c600_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.16, 8;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_1.17, 8;
T_1.16 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_1.17, 8;
 ; End of false expr.
    %blend;
T_1.17;
    %store/vec4 v0x7fde9684c730_0, 0, 3;
    %jmp T_1.7;
T_1.5 ;
    %load/vec4 v0x7fde9684c7e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.18, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_1.19, 8;
T_1.18 ; End of true expr.
    %pushi/vec4 3, 0, 3;
    %jmp/0 T_1.19, 8;
 ; End of false expr.
    %blend;
T_1.19;
    %store/vec4 v0x7fde9684c730_0, 0, 3;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v0x7fde9684c3b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.20, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_1.21, 8;
T_1.20 ; End of true expr.
    %pushi/vec4 4, 0, 3;
    %jmp/0 T_1.21, 8;
 ; End of false expr.
    %blend;
T_1.21;
    %store/vec4 v0x7fde9684c730_0, 0, 3;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
T_1.1 ;
    %load/vec4 v0x7fde9684c730_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.26, 6;
    %jmp T_1.27;
T_1.22 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x7fde9684c880_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fde9684c450_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fde9684c4f0_0, 0, 1;
    %store/vec4 v0x7fde9684c0d0_0, 0, 1;
    %jmp T_1.27;
T_1.23 ;
    %pushi/vec4 8, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x7fde9684c880_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fde9684c450_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fde9684c4f0_0, 0, 1;
    %store/vec4 v0x7fde9684c0d0_0, 0, 1;
    %jmp T_1.27;
T_1.24 ;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x7fde9684c880_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fde9684c450_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fde9684c4f0_0, 0, 1;
    %store/vec4 v0x7fde9684c0d0_0, 0, 1;
    %jmp T_1.27;
T_1.25 ;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x7fde9684c880_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fde9684c450_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fde9684c4f0_0, 0, 1;
    %store/vec4 v0x7fde9684c0d0_0, 0, 1;
    %jmp T_1.27;
T_1.26 ;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x7fde9684c880_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fde9684c450_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fde9684c4f0_0, 0, 1;
    %store/vec4 v0x7fde9684c0d0_0, 0, 1;
    %jmp T_1.27;
T_1.27 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fde9684cae0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fde9684d710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fde9684d7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fde9684d090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fde9684d130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fde9684d320_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fde9684d3f0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fde9684d490_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fde9684db90_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fde9684da40_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fde9684d900_0, 0, 1;
    %pushi/vec4 0, 0, 29;
    %store/vec4 v0x7fde9684d850_0, 0, 29;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fde9684d5f0_0, 0, 2;
    %end;
    .thread T_2;
    .scope S_0x7fde9684cae0;
T_3 ;
    %wait E_0x7fde96807170;
    %load/vec4 v0x7fde9684d5f0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fde9684d5f0_0, 4, 1;
    %load/vec4 v0x7fde9684d540_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fde9684d5f0_0, 4, 1;
    %load/vec4 v0x7fde9684d280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fde9684db90_0, 0, 3;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fde9684db90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fde9684db90_0, 0, 3;
    %jmp T_3.8;
T_3.2 ;
    %load/vec4 v0x7fde9684d5f0_0;
    %parti/s 1, 1, 2;
    %inv;
    %load/vec4 v0x7fde9684d5f0_0;
    %parti/s 1, 0, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_3.9, 8;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_3.10, 8;
T_3.9 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_3.10, 8;
 ; End of false expr.
    %blend;
T_3.10;
    %store/vec4 v0x7fde9684db90_0, 0, 3;
    %jmp T_3.8;
T_3.3 ;
    %load/vec4 v0x7fde9684daf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.11, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_3.12, 8;
T_3.11 ; End of true expr.
    %load/vec4 v0x7fde9684da40_0;
    %jmp/0 T_3.12, 8;
 ; End of false expr.
    %blend;
T_3.12;
    %store/vec4 v0x7fde9684db90_0, 0, 3;
    %jmp T_3.8;
T_3.4 ;
    %load/vec4 v0x7fde9684d900_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.13, 8;
    %pushi/vec4 2, 0, 3;
    %jmp/1 T_3.14, 8;
T_3.13 ; End of true expr.
    %load/vec4 v0x7fde9684d9a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_3.15, 9;
    %pushi/vec4 2, 0, 3;
    %jmp/1 T_3.16, 9;
T_3.15 ; End of true expr.
    %load/vec4 v0x7fde9684da40_0;
    %jmp/0 T_3.16, 9;
 ; End of false expr.
    %blend;
T_3.16;
    %jmp/0 T_3.14, 8;
 ; End of false expr.
    %blend;
T_3.14;
    %store/vec4 v0x7fde9684db90_0, 0, 3;
    %jmp T_3.8;
T_3.5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fde9684da40_0, 0, 3;
    %load/vec4 v0x7fde9684daf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.17, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_3.18, 8;
T_3.17 ; End of true expr.
    %load/vec4 v0x7fde9684d9a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_3.19, 9;
    %pushi/vec4 2, 0, 3;
    %jmp/1 T_3.20, 9;
T_3.19 ; End of true expr.
    %load/vec4 v0x7fde9684d1d0_0;
    %flag_set/vec4 10;
    %jmp/0 T_3.21, 10;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_3.22, 10;
T_3.21 ; End of true expr.
    %pushi/vec4 4, 0, 3;
    %jmp/0 T_3.22, 10;
 ; End of false expr.
    %blend;
T_3.22;
    %jmp/0 T_3.20, 9;
 ; End of false expr.
    %blend;
T_3.20;
    %jmp/0 T_3.18, 8;
 ; End of false expr.
    %blend;
T_3.18;
    %store/vec4 v0x7fde9684db90_0, 0, 3;
    %jmp T_3.8;
T_3.6 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fde9684da40_0, 0, 3;
    %load/vec4 v0x7fde9684daf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.23, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_3.24, 8;
T_3.23 ; End of true expr.
    %load/vec4 v0x7fde9684d9a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_3.25, 9;
    %pushi/vec4 2, 0, 3;
    %jmp/1 T_3.26, 9;
T_3.25 ; End of true expr.
    %load/vec4 v0x7fde9684d1d0_0;
    %flag_set/vec4 10;
    %jmp/0 T_3.27, 10;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_3.28, 10;
T_3.27 ; End of true expr.
    %pushi/vec4 4, 0, 3;
    %jmp/0 T_3.28, 10;
 ; End of false expr.
    %blend;
T_3.28;
    %jmp/0 T_3.26, 9;
 ; End of false expr.
    %blend;
T_3.26;
    %jmp/0 T_3.24, 8;
 ; End of false expr.
    %blend;
T_3.24;
    %store/vec4 v0x7fde9684db90_0, 0, 3;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
T_3.1 ;
    %load/vec4 v0x7fde9684db90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %jmp T_3.34;
T_3.29 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x7fde9684d130_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fde9684d090_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fde9684d7b0_0, 0, 1;
    %store/vec4 v0x7fde9684d710_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %split/vec4 2;
    %store/vec4 v0x7fde9684d490_0, 0, 2;
    %store/vec4 v0x7fde9684d3f0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fde9684d900_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fde9684d320_0, 0, 1;
    %jmp T_3.34;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x7fde9684d130_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fde9684d090_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fde9684d7b0_0, 0, 1;
    %store/vec4 v0x7fde9684d710_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %split/vec4 2;
    %store/vec4 v0x7fde9684d490_0, 0, 2;
    %store/vec4 v0x7fde9684d3f0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fde9684d900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fde9684d320_0, 0, 1;
    %jmp T_3.34;
T_3.31 ;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x7fde9684d130_0, 0, 1;
    %store/vec4 v0x7fde9684d090_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x7fde9684d7b0_0, 0, 1;
    %store/vec4 v0x7fde9684d710_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %split/vec4 2;
    %store/vec4 v0x7fde9684d490_0, 0, 2;
    %store/vec4 v0x7fde9684d3f0_0, 0, 2;
    %load/vec4 v0x7fde9684d850_0;
    %addi 1, 0, 29;
    %store/vec4 v0x7fde9684d850_0, 0, 29;
    %load/vec4 v0x7fde9684d850_0;
    %cmpi/e 300000000, 0, 29;
    %jmp/0xz  T_3.35, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fde9684d900_0, 0, 1;
    %pushi/vec4 0, 0, 29;
    %store/vec4 v0x7fde9684d850_0, 0, 29;
T_3.35 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fde9684d320_0, 0, 1;
    %jmp T_3.34;
T_3.32 ;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x7fde9684d130_0, 0, 1;
    %store/vec4 v0x7fde9684d090_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x7fde9684d7b0_0, 0, 1;
    %store/vec4 v0x7fde9684d710_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fde9684d3f0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fde9684d490_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fde9684d900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fde9684d320_0, 0, 1;
    %jmp T_3.34;
T_3.33 ;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x7fde9684d130_0, 0, 1;
    %store/vec4 v0x7fde9684d090_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x7fde9684d7b0_0, 0, 1;
    %store/vec4 v0x7fde9684d710_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fde9684d3f0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fde9684d490_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fde9684d900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fde9684d320_0, 0, 1;
    %jmp T_3.34;
T_3.34 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fde9684de60;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fde9684ea50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fde9684eb70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fde9684e4e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fde9684e580_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fde9684e6e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fde9684e790_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fde9684e870_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fde9684f1e0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fde9684eea0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fde9684f150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fde9684efc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fde9684ec10_0, 0, 1;
    %pushi/vec4 0, 0, 29;
    %store/vec4 v0x7fde9684e620_0, 0, 29;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fde9684e9b0_0, 0, 2;
    %end;
    .thread T_4;
    .scope S_0x7fde9684de60;
T_5 ;
    %wait E_0x7fde96807170;
    %load/vec4 v0x7fde9684e9b0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fde9684e9b0_0, 4, 1;
    %load/vec4 v0x7fde9684e920_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fde9684e9b0_0, 4, 1;
    %load/vec4 v0x7fde9684f1e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %jmp T_5.6;
T_5.0 ;
    %load/vec4 v0x7fde9684e9b0_0;
    %parti/s 1, 1, 2;
    %inv;
    %load/vec4 v0x7fde9684e9b0_0;
    %parti/s 1, 0, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_5.7, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_5.8, 8;
T_5.7 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_5.8, 8;
 ; End of false expr.
    %blend;
T_5.8;
    %store/vec4 v0x7fde9684f1e0_0, 0, 3;
    %jmp T_5.6;
T_5.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fde9684eea0_0, 0, 3;
    %load/vec4 v0x7fde9684ef30_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.9, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_5.10, 8;
T_5.9 ; End of true expr.
    %load/vec4 v0x7fde9684edf0_0;
    %flag_set/vec4 9;
    %jmp/0 T_5.11, 9;
    %pushi/vec4 5, 0, 3;
    %jmp/1 T_5.12, 9;
T_5.11 ; End of true expr.
    %load/vec4 v0x7fde9684ed50_0;
    %flag_set/vec4 10;
    %jmp/0 T_5.13, 10;
    %pushi/vec4 2, 0, 3;
    %jmp/1 T_5.14, 10;
T_5.13 ; End of true expr.
    %load/vec4 v0x7fde9684ecb0_0;
    %flag_set/vec4 11;
    %jmp/0 T_5.15, 11;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_5.16, 11;
T_5.15 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_5.16, 11;
 ; End of false expr.
    %blend;
T_5.16;
    %jmp/0 T_5.14, 10;
 ; End of false expr.
    %blend;
T_5.14;
    %jmp/0 T_5.12, 9;
 ; End of false expr.
    %blend;
T_5.12;
    %jmp/0 T_5.10, 8;
 ; End of false expr.
    %blend;
T_5.10;
    %store/vec4 v0x7fde9684f1e0_0, 0, 3;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v0x7fde9684f150_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.17, 8;
    %pushi/vec4 2, 0, 3;
    %jmp/1 T_5.18, 8;
T_5.17 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_5.18, 8;
 ; End of false expr.
    %blend;
T_5.18;
    %store/vec4 v0x7fde9684f1e0_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fde9684eea0_0, 0, 3;
    %jmp T_5.6;
T_5.3 ;
    %load/vec4 v0x7fde9684efc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.19, 8;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_5.20, 8;
T_5.19 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_5.20, 8;
 ; End of false expr.
    %blend;
T_5.20;
    %store/vec4 v0x7fde9684f1e0_0, 0, 3;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fde9684eea0_0, 0, 3;
    %jmp T_5.6;
T_5.4 ;
    %load/vec4 v0x7fde9684ef30_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.21, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_5.22, 8;
T_5.21 ; End of true expr.
    %load/vec4 v0x7fde9684eea0_0;
    %jmp/0 T_5.22, 8;
 ; End of false expr.
    %blend;
T_5.22;
    %store/vec4 v0x7fde9684f1e0_0, 0, 3;
    %jmp T_5.6;
T_5.5 ;
    %load/vec4 v0x7fde9684ec10_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.23, 8;
    %pushi/vec4 5, 0, 3;
    %jmp/1 T_5.24, 8;
T_5.23 ; End of true expr.
    %load/vec4 v0x7fde9684edf0_0;
    %flag_set/vec4 9;
    %jmp/0 T_5.25, 9;
    %pushi/vec4 5, 0, 3;
    %jmp/1 T_5.26, 9;
T_5.25 ; End of true expr.
    %load/vec4 v0x7fde9684eea0_0;
    %jmp/0 T_5.26, 9;
 ; End of false expr.
    %blend;
T_5.26;
    %jmp/0 T_5.24, 8;
 ; End of false expr.
    %blend;
T_5.24;
    %store/vec4 v0x7fde9684f1e0_0, 0, 3;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %load/vec4 v0x7fde9684f1e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.27, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.29, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.30, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.31, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.32, 6;
    %jmp T_5.33;
T_5.27 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x7fde9684e580_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fde9684e4e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fde9684eb70_0, 0, 1;
    %store/vec4 v0x7fde9684ea50_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %split/vec4 2;
    %store/vec4 v0x7fde9684e870_0, 0, 2;
    %store/vec4 v0x7fde9684e790_0, 0, 2;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x7fde9684e6e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fde9684ec10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fde9684efc0_0, 0, 1;
    %store/vec4 v0x7fde9684f150_0, 0, 1;
    %jmp T_5.33;
T_5.28 ;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x7fde9684e580_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fde9684e4e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fde9684eb70_0, 0, 1;
    %store/vec4 v0x7fde9684ea50_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %split/vec4 2;
    %store/vec4 v0x7fde9684e870_0, 0, 2;
    %store/vec4 v0x7fde9684e790_0, 0, 2;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x7fde9684e6e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fde9684ec10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fde9684efc0_0, 0, 1;
    %store/vec4 v0x7fde9684f150_0, 0, 1;
    %jmp T_5.33;
T_5.29 ;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x7fde9684e580_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fde9684e4e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fde9684eb70_0, 0, 1;
    %store/vec4 v0x7fde9684ea50_0, 0, 1;
    %pushi/vec4 10, 0, 4;
    %split/vec4 2;
    %store/vec4 v0x7fde9684e870_0, 0, 2;
    %store/vec4 v0x7fde9684e790_0, 0, 2;
    %pushi/vec4 6, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x7fde9684e6e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fde9684ec10_0, 0, 1;
    %store/vec4 v0x7fde9684efc0_0, 0, 1;
    %load/vec4 v0x7fde9684e620_0;
    %addi 1, 0, 29;
    %store/vec4 v0x7fde9684e620_0, 0, 29;
    %load/vec4 v0x7fde9684e620_0;
    %cmpi/e 100000000, 0, 29;
    %jmp/0xz  T_5.34, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fde9684f150_0, 0, 1;
    %pushi/vec4 0, 0, 29;
    %store/vec4 v0x7fde9684e620_0, 0, 29;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fde9684f1e0_0, 0, 3;
T_5.34 ;
    %jmp T_5.33;
T_5.30 ;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x7fde9684e580_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fde9684e4e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fde9684eb70_0, 0, 1;
    %store/vec4 v0x7fde9684ea50_0, 0, 1;
    %pushi/vec4 5, 0, 4;
    %split/vec4 2;
    %store/vec4 v0x7fde9684e870_0, 0, 2;
    %store/vec4 v0x7fde9684e790_0, 0, 2;
    %pushi/vec4 6, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x7fde9684e6e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fde9684ec10_0, 0, 1;
    %store/vec4 v0x7fde9684f150_0, 0, 1;
    %load/vec4 v0x7fde9684e620_0;
    %addi 1, 0, 29;
    %store/vec4 v0x7fde9684e620_0, 0, 29;
    %load/vec4 v0x7fde9684e620_0;
    %cmpi/e 100000000, 0, 29;
    %jmp/0xz  T_5.36, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fde9684efc0_0, 0, 1;
    %pushi/vec4 0, 0, 29;
    %store/vec4 v0x7fde9684e620_0, 0, 29;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fde9684f1e0_0, 0, 3;
T_5.36 ;
    %jmp T_5.33;
T_5.31 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x7fde9684e580_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fde9684e4e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fde9684eb70_0, 0, 1;
    %store/vec4 v0x7fde9684ea50_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %split/vec4 2;
    %store/vec4 v0x7fde9684e870_0, 0, 2;
    %store/vec4 v0x7fde9684e790_0, 0, 2;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x7fde9684e6e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fde9684ec10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fde9684efc0_0, 0, 1;
    %store/vec4 v0x7fde9684f150_0, 0, 1;
    %jmp T_5.33;
T_5.32 ;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x7fde9684e580_0, 0, 1;
    %store/vec4 v0x7fde9684e4e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x7fde9684eb70_0, 0, 1;
    %store/vec4 v0x7fde9684ea50_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %split/vec4 2;
    %store/vec4 v0x7fde9684e870_0, 0, 2;
    %store/vec4 v0x7fde9684e790_0, 0, 2;
    %pushi/vec4 6, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x7fde9684e6e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fde9684efc0_0, 0, 1;
    %store/vec4 v0x7fde9684f150_0, 0, 1;
    %load/vec4 v0x7fde9684e620_0;
    %addi 1, 0, 29;
    %store/vec4 v0x7fde9684e620_0, 0, 29;
    %load/vec4 v0x7fde9684e620_0;
    %cmpi/e 200000000, 0, 29;
    %jmp/0xz  T_5.38, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fde9684ec10_0, 0, 1;
    %pushi/vec4 0, 0, 29;
    %store/vec4 v0x7fde9684e620_0, 0, 29;
T_5.38 ;
    %jmp T_5.33;
T_5.33 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fde9684f420;
T_6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fde9684fce0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fde9684fd70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fde9684ff90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fde96850030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fde9684fad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fde9684fb70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fde9684fc10_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fde96850340_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fde9684fef0_0, 0, 2;
    %end;
    .thread T_6;
    .scope S_0x7fde9684f420;
T_7 ;
    %wait E_0x7fde96807170;
    %load/vec4 v0x7fde9684fef0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fde9684fef0_0, 4, 1;
    %load/vec4 v0x7fde9684fe60_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fde9684fef0_0, 4, 1;
    %load/vec4 v0x7fde96850340_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fde96850340_0, 0, 3;
    %jmp T_7.8;
T_7.0 ;
    %load/vec4 v0x7fde9684fef0_0;
    %parti/s 1, 1, 2;
    %inv;
    %load/vec4 v0x7fde9684fef0_0;
    %parti/s 1, 0, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_7.9, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_7.10, 8;
T_7.9 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_7.10, 8;
 ; End of false expr.
    %blend;
T_7.10;
    %store/vec4 v0x7fde96850340_0, 0, 3;
    %jmp T_7.8;
T_7.1 ;
    %load/vec4 v0x7fde96850270_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.11, 8;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_7.12, 8;
T_7.11 ; End of true expr.
    %load/vec4 v0x7fde96850150_0;
    %flag_set/vec4 9;
    %jmp/0 T_7.13, 9;
    %pushi/vec4 5, 0, 3;
    %jmp/1 T_7.14, 9;
T_7.13 ; End of true expr.
    %load/vec4 v0x7fde968501e0_0;
    %flag_set/vec4 10;
    %jmp/0 T_7.15, 10;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_7.16, 10;
T_7.15 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_7.16, 10;
 ; End of false expr.
    %blend;
T_7.16;
    %jmp/0 T_7.14, 9;
 ; End of false expr.
    %blend;
T_7.14;
    %jmp/0 T_7.12, 8;
 ; End of false expr.
    %blend;
T_7.12;
    %store/vec4 v0x7fde96850340_0, 0, 3;
    %jmp T_7.8;
T_7.2 ;
    %load/vec4 v0x7fde96850270_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.17, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_7.18, 8;
T_7.17 ; End of true expr.
    %load/vec4 v0x7fde96850150_0;
    %flag_set/vec4 9;
    %jmp/0 T_7.19, 9;
    %pushi/vec4 5, 0, 3;
    %jmp/1 T_7.20, 9;
T_7.19 ; End of true expr.
    %load/vec4 v0x7fde968501e0_0;
    %flag_set/vec4 10;
    %jmp/0 T_7.21, 10;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_7.22, 10;
T_7.21 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_7.22, 10;
 ; End of false expr.
    %blend;
T_7.22;
    %jmp/0 T_7.20, 9;
 ; End of false expr.
    %blend;
T_7.20;
    %jmp/0 T_7.18, 8;
 ; End of false expr.
    %blend;
T_7.18;
    %store/vec4 v0x7fde96850340_0, 0, 3;
    %jmp T_7.8;
T_7.3 ;
    %load/vec4 v0x7fde96850270_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.23, 8;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_7.24, 8;
T_7.23 ; End of true expr.
    %load/vec4 v0x7fde96850150_0;
    %flag_set/vec4 9;
    %jmp/0 T_7.25, 9;
    %pushi/vec4 5, 0, 3;
    %jmp/1 T_7.26, 9;
T_7.25 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_7.26, 9;
 ; End of false expr.
    %blend;
T_7.26;
    %jmp/0 T_7.24, 8;
 ; End of false expr.
    %blend;
T_7.24;
    %store/vec4 v0x7fde96850340_0, 0, 3;
    %jmp T_7.8;
T_7.4 ;
    %load/vec4 v0x7fde96850270_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.27, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_7.28, 8;
T_7.27 ; End of true expr.
    %load/vec4 v0x7fde96850150_0;
    %flag_set/vec4 9;
    %jmp/0 T_7.29, 9;
    %pushi/vec4 5, 0, 3;
    %jmp/1 T_7.30, 9;
T_7.29 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_7.30, 9;
 ; End of false expr.
    %blend;
T_7.30;
    %jmp/0 T_7.28, 8;
 ; End of false expr.
    %blend;
T_7.28;
    %store/vec4 v0x7fde96850340_0, 0, 3;
    %jmp T_7.8;
T_7.5 ;
    %load/vec4 v0x7fde96850270_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.31, 8;
    %pushi/vec4 6, 0, 3;
    %jmp/1 T_7.32, 8;
T_7.31 ; End of true expr.
    %load/vec4 v0x7fde96850150_0;
    %flag_set/vec4 9;
    %jmp/0 T_7.33, 9;
    %pushi/vec4 5, 0, 3;
    %jmp/1 T_7.34, 9;
T_7.33 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_7.34, 9;
 ; End of false expr.
    %blend;
T_7.34;
    %jmp/0 T_7.32, 8;
 ; End of false expr.
    %blend;
T_7.32;
    %store/vec4 v0x7fde96850340_0, 0, 3;
    %jmp T_7.8;
T_7.6 ;
    %load/vec4 v0x7fde96850270_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.35, 8;
    %pushi/vec4 6, 0, 3;
    %jmp/1 T_7.36, 8;
T_7.35 ; End of true expr.
    %pushi/vec4 5, 0, 3;
    %jmp/0 T_7.36, 8;
 ; End of false expr.
    %blend;
T_7.36;
    %store/vec4 v0x7fde96850340_0, 0, 3;
    %jmp T_7.8;
T_7.8 ;
    %pop/vec4 1;
    %load/vec4 v0x7fde96850340_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.37, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.38, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.39, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.40, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.41, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.42, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.43, 6;
    %jmp T_7.44;
T_7.37 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x7fde9684fb70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fde9684fad0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fde96850030_0, 0, 1;
    %store/vec4 v0x7fde9684ff90_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %split/vec4 2;
    %store/vec4 v0x7fde9684fd70_0, 0, 2;
    %store/vec4 v0x7fde9684fce0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fde9684fc10_0, 0, 1;
    %jmp T_7.44;
T_7.38 ;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x7fde9684fb70_0, 0, 1;
    %store/vec4 v0x7fde9684fad0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x7fde96850030_0, 0, 1;
    %store/vec4 v0x7fde9684ff90_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fde9684fce0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fde9684fd70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fde9684fc10_0, 0, 1;
    %jmp T_7.44;
T_7.39 ;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x7fde9684fb70_0, 0, 1;
    %store/vec4 v0x7fde9684fad0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x7fde96850030_0, 0, 1;
    %store/vec4 v0x7fde9684ff90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fde9684fce0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fde9684fd70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fde9684fc10_0, 0, 1;
    %jmp T_7.44;
T_7.40 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x7fde9684fb70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fde9684fad0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fde96850030_0, 0, 1;
    %store/vec4 v0x7fde9684ff90_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %split/vec4 2;
    %store/vec4 v0x7fde9684fd70_0, 0, 2;
    %store/vec4 v0x7fde9684fce0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fde9684fc10_0, 0, 1;
    %jmp T_7.44;
T_7.41 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x7fde9684fb70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fde9684fad0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fde96850030_0, 0, 1;
    %store/vec4 v0x7fde9684ff90_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %split/vec4 2;
    %store/vec4 v0x7fde9684fd70_0, 0, 2;
    %store/vec4 v0x7fde9684fce0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fde9684fc10_0, 0, 1;
    %jmp T_7.44;
T_7.42 ;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x7fde9684fb70_0, 0, 1;
    %store/vec4 v0x7fde9684fad0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x7fde96850030_0, 0, 1;
    %store/vec4 v0x7fde9684ff90_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %split/vec4 2;
    %store/vec4 v0x7fde9684fd70_0, 0, 2;
    %store/vec4 v0x7fde9684fce0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fde9684fc10_0, 0, 1;
    %jmp T_7.44;
T_7.43 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x7fde9684fb70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fde9684fad0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fde96850030_0, 0, 1;
    %store/vec4 v0x7fde9684ff90_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %split/vec4 2;
    %store/vec4 v0x7fde9684fd70_0, 0, 2;
    %store/vec4 v0x7fde9684fce0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fde9684fc10_0, 0, 1;
    %jmp T_7.44;
T_7.44 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fde96850590;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fde96850b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fde96850950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fde96850c40_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fde968508b0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fde96850ae0_0, 0, 2;
    %end;
    .thread T_8;
    .scope S_0x7fde96850590;
T_9 ;
    %wait E_0x7fde96807170;
    %load/vec4 v0x7fde96850ae0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fde96850ae0_0, 4, 1;
    %load/vec4 v0x7fde96850a10_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fde96850ae0_0, 4, 1;
    %load/vec4 v0x7fde96850c40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %jmp T_9.2;
T_9.0 ;
    %load/vec4 v0x7fde96850ae0_0;
    %parti/s 1, 1, 2;
    %inv;
    %load/vec4 v0x7fde96850ae0_0;
    %parti/s 1, 0, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_9.3, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_9.4, 8;
T_9.3 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_9.4, 8;
 ; End of false expr.
    %blend;
T_9.4;
    %store/vec4 v0x7fde96850c40_0, 0, 1;
    %jmp T_9.2;
T_9.1 ;
    %load/vec4 v0x7fde968508b0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_9.5, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_9.6, 8;
T_9.5 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_9.6, 8;
 ; End of false expr.
    %blend;
T_9.6;
    %store/vec4 v0x7fde96850c40_0, 0, 1;
    %jmp T_9.2;
T_9.2 ;
    %pop/vec4 1;
    %load/vec4 v0x7fde96850c40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %jmp T_9.9;
T_9.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fde96850b70_0, 0, 1;
    %jmp T_9.9;
T_9.8 ;
    %load/vec4 v0x7fde968508b0_0;
    %addi 1, 0, 4;
    %store/vec4 v0x7fde968508b0_0, 0, 4;
    %load/vec4 v0x7fde968508b0_0;
    %parti/s 1, 3, 3;
    %inv;
    %store/vec4 v0x7fde96850b70_0, 0, 1;
    %jmp T_9.9;
T_9.9 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fde96851060;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fde96851450_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0x7fde96851060;
T_11 ;
    %wait E_0x7fde968512a0;
    %load/vec4 v0x7fde968513b0_0;
    %store/vec4 v0x7fde96851450_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7fde96851550;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fde968518c0_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x7fde96851550;
T_13 ;
    %wait E_0x7fde96807170;
    %load/vec4 v0x7fde96851800_0;
    %store/vec4 v0x7fde968518c0_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7fde96850e20;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fde96851e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fde96851c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fde96851eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fde96851ba0_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0x7fde96850e20;
T_15 ;
    %wait E_0x7fde96807170;
    %load/vec4 v0x7fde96851fd0_0;
    %store/vec4 v0x7fde96851eb0_0, 0, 1;
    %load/vec4 v0x7fde96851d00_0;
    %store/vec4 v0x7fde96851ba0_0, 0, 1;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7fde96850e20;
T_16 ;
    %wait E_0x7fde9684f320;
    %load/vec4 v0x7fde96851fd0_0;
    %store/vec4 v0x7fde96851e20_0, 0, 1;
    %load/vec4 v0x7fde96851d00_0;
    %store/vec4 v0x7fde96851c30_0, 0, 1;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7fde96852140;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fde96852830_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fde96852410_0, 0, 2;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fde968524d0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fde96852950_0, 0, 16;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x7fde96852620_0, 0, 24;
    %end;
    .thread T_17;
    .scope S_0x7fde96852140;
T_18 ;
    %wait E_0x7fde968523b0;
    %load/vec4 v0x7fde968528c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fde968524d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fde96852830_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fde96852950_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x7fde96852620_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x7fde968526b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x7fde96852790_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fde96852410_0, 4, 5;
    %load/vec4 v0x7fde96852410_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.6, 9;
    %load/vec4 v0x7fde96852410_0;
    %parti/s 1, 1, 2;
    %and;
T_18.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x7fde96852950_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x7fde96852950_0, 0;
T_18.4 ;
    %load/vec4 v0x7fde96852410_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fde96852410_0, 4, 5;
    %load/vec4 v0x7fde96852620_0;
    %cmpi/e 10000000, 0, 24;
    %jmp/0xz  T_18.7, 4;
    %load/vec4 v0x7fde96852950_0;
    %muli 10, 0, 16;
    %assign/vec4 v0x7fde968524d0_0, 0;
    %load/vec4 v0x7fde968524d0_0;
    %pad/u 32;
    %cmpi/u 900, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_18.11, 5;
    %load/vec4 v0x7fde968524d0_0;
    %pad/u 32;
    %cmpi/u 1200, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_18.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.9, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fde96852830_0, 0;
    %jmp T_18.10;
T_18.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fde96852830_0, 0;
T_18.10 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fde96852950_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x7fde96852620_0, 0;
    %jmp T_18.8;
T_18.7 ;
    %load/vec4 v0x7fde96852620_0;
    %addi 1, 0, 24;
    %assign/vec4 v0x7fde96852620_0, 0;
T_18.8 ;
    %jmp T_18.3;
T_18.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fde96852950_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x7fde96852620_0, 0;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x7fde96852b00;
T_19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fde96853280_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fde96852d60_0, 0, 2;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fde96852e20_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fde968533a0_0, 0, 16;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x7fde96853080_0, 0, 24;
    %end;
    .thread T_19;
    .scope S_0x7fde96852b00;
T_20 ;
    %wait E_0x7fde96852740;
    %load/vec4 v0x7fde96853310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fde96852e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fde96853280_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fde968533a0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x7fde96853080_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x7fde96853120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x7fde968531f0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fde96852d60_0, 4, 5;
    %load/vec4 v0x7fde96852d60_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_20.6, 9;
    %load/vec4 v0x7fde96852d60_0;
    %parti/s 1, 1, 2;
    %and;
T_20.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x7fde968533a0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x7fde968533a0_0, 0;
T_20.4 ;
    %load/vec4 v0x7fde96852d60_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fde96852d60_0, 4, 5;
    %load/vec4 v0x7fde96853080_0;
    %pad/u 32;
    %cmpi/e 10000000, 0, 32;
    %jmp/0xz  T_20.7, 4;
    %load/vec4 v0x7fde968533a0_0;
    %muli 10, 0, 16;
    %assign/vec4 v0x7fde96852e20_0, 0;
    %load/vec4 v0x7fde96852e20_0;
    %pad/u 32;
    %cmpi/u 9000, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_20.11, 5;
    %load/vec4 v0x7fde96852e20_0;
    %pad/u 32;
    %cmpi/u 11000, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_20.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.9, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fde96853280_0, 0;
    %jmp T_20.10;
T_20.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fde96853280_0, 0;
T_20.10 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fde968533a0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x7fde96853080_0, 0;
    %jmp T_20.8;
T_20.7 ;
    %load/vec4 v0x7fde96853080_0;
    %addi 1, 0, 24;
    %assign/vec4 v0x7fde96853080_0, 0;
T_20.8 ;
    %jmp T_20.3;
T_20.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fde968533a0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x7fde96853080_0, 0;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x7fde968534f0;
T_21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fde96853a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fde96853ae0_0, 0, 1;
    %pushi/vec4 0, 0, 28;
    %store/vec4 v0x7fde96853ca0_0, 0, 28;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fde96853b70_0, 0, 2;
    %end;
    .thread T_21;
    .scope S_0x7fde968534f0;
T_22 ;
    %wait E_0x7fde96807170;
    %load/vec4 v0x7fde96853b70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %jmp T_22.3;
T_22.0 ;
    %load/vec4 v0x7fde96853c00_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7fde96853c00_0;
    %parti/s 1, 1, 2;
    %or;
    %flag_set/vec4 8;
    %jmp/0 T_22.4, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_22.5, 8;
T_22.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_22.5, 8;
 ; End of false expr.
    %blend;
T_22.5;
    %store/vec4 v0x7fde96853b70_0, 0, 2;
    %jmp T_22.3;
T_22.1 ;
    %load/vec4 v0x7fde96853ca0_0;
    %cmpi/u 75000000, 0, 28;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %jmp/0 T_22.6, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_22.7, 8;
T_22.6 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_22.7, 8;
 ; End of false expr.
    %blend;
T_22.7;
    %store/vec4 v0x7fde96853b70_0, 0, 2;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v0x7fde96853ca0_0;
    %cmpi/u 150000000, 0, 28;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %jmp/0 T_22.8, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_22.9, 8;
T_22.8 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_22.9, 8;
 ; End of false expr.
    %blend;
T_22.9;
    %store/vec4 v0x7fde96853b70_0, 0, 2;
    %jmp T_22.3;
T_22.3 ;
    %pop/vec4 1;
    %load/vec4 v0x7fde96853b70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_22.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_22.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_22.12, 6;
    %jmp T_22.13;
T_22.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fde96853a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fde96853ae0_0, 0, 1;
    %pushi/vec4 0, 0, 28;
    %store/vec4 v0x7fde96853ca0_0, 0, 28;
    %jmp T_22.13;
T_22.11 ;
    %load/vec4 v0x7fde96853ca0_0;
    %addi 1, 0, 28;
    %store/vec4 v0x7fde96853ca0_0, 0, 28;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fde96853a50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fde96853ae0_0, 0, 1;
    %jmp T_22.13;
T_22.12 ;
    %load/vec4 v0x7fde96853ca0_0;
    %addi 1, 0, 28;
    %store/vec4 v0x7fde96853ca0_0, 0, 28;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fde96853a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fde96853ae0_0, 0, 1;
    %jmp T_22.13;
T_22.13 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22;
    .scope S_0x7fde96853e60;
T_23 ;
    %pushi/vec4 0, 0, 14;
    %store/vec4 v0x7fde96854450_0, 0, 14;
    %end;
    .thread T_23;
    .scope S_0x7fde96853e60;
T_24 ;
    %wait E_0x7fde96807170;
    %load/vec4 v0x7fde96854450_0;
    %cmpi/u 12500, 0, 14;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_24.0, 5;
    %pushi/vec4 0, 0, 14;
    %store/vec4 v0x7fde96854450_0, 0, 14;
    %load/vec4 v0x7fde96854450_0;
    %addi 1, 0, 14;
    %store/vec4 v0x7fde96854450_0, 0, 14;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x7fde96854450_0;
    %addi 1, 0, 14;
    %store/vec4 v0x7fde96854450_0, 0, 14;
T_24.1 ;
    %load/vec4 v0x7fde96854260_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_24.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_24.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_24.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_24.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fde96854320_0, 0, 1;
    %jmp T_24.7;
T_24.2 ;
    %load/vec4 v0x7fde96854450_0;
    %cmpi/u 5000, 0, 14;
    %flag_or 5, 4;
    %jmp/0xz  T_24.8, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fde96854320_0, 0, 1;
    %jmp T_24.9;
T_24.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fde96854320_0, 0, 1;
T_24.9 ;
    %jmp T_24.7;
T_24.3 ;
    %load/vec4 v0x7fde96854450_0;
    %cmpi/u 6250, 0, 14;
    %flag_or 5, 4;
    %jmp/0xz  T_24.10, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fde96854320_0, 0, 1;
    %jmp T_24.11;
T_24.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fde96854320_0, 0, 1;
T_24.11 ;
    %jmp T_24.7;
T_24.4 ;
    %load/vec4 v0x7fde96854450_0;
    %cmpi/u 10000, 0, 14;
    %flag_or 5, 4;
    %jmp/0xz  T_24.12, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fde96854320_0, 0, 1;
    %jmp T_24.13;
T_24.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fde96854320_0, 0, 1;
T_24.13 ;
    %jmp T_24.7;
T_24.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fde96854320_0, 0, 1;
    %jmp T_24.7;
T_24.7 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24;
    .scope S_0x7fde96854520;
T_25 ;
    %pushi/vec4 0, 0, 14;
    %store/vec4 v0x7fde96854b10_0, 0, 14;
    %end;
    .thread T_25;
    .scope S_0x7fde96854520;
T_26 ;
    %wait E_0x7fde96807170;
    %load/vec4 v0x7fde96854b10_0;
    %cmpi/u 12500, 0, 14;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_26.0, 5;
    %pushi/vec4 0, 0, 14;
    %store/vec4 v0x7fde96854b10_0, 0, 14;
    %load/vec4 v0x7fde96854b10_0;
    %addi 1, 0, 14;
    %store/vec4 v0x7fde96854b10_0, 0, 14;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x7fde96854b10_0;
    %addi 1, 0, 14;
    %store/vec4 v0x7fde96854b10_0, 0, 14;
T_26.1 ;
    %load/vec4 v0x7fde96854920_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_26.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_26.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_26.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_26.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fde968549e0_0, 0, 1;
    %jmp T_26.7;
T_26.2 ;
    %load/vec4 v0x7fde96854b10_0;
    %cmpi/u 5000, 0, 14;
    %flag_or 5, 4;
    %jmp/0xz  T_26.8, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fde968549e0_0, 0, 1;
    %jmp T_26.9;
T_26.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fde968549e0_0, 0, 1;
T_26.9 ;
    %jmp T_26.7;
T_26.3 ;
    %load/vec4 v0x7fde96854b10_0;
    %cmpi/u 6250, 0, 14;
    %flag_or 5, 4;
    %jmp/0xz  T_26.10, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fde968549e0_0, 0, 1;
    %jmp T_26.11;
T_26.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fde968549e0_0, 0, 1;
T_26.11 ;
    %jmp T_26.7;
T_26.4 ;
    %load/vec4 v0x7fde96854b10_0;
    %cmpi/u 10000, 0, 14;
    %flag_or 5, 4;
    %jmp/0xz  T_26.12, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fde968549e0_0, 0, 1;
    %jmp T_26.13;
T_26.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fde968549e0_0, 0, 1;
T_26.13 ;
    %jmp T_26.7;
T_26.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fde968549e0_0, 0, 1;
    %jmp T_26.7;
T_26.7 ;
    %pop/vec4 1;
    %jmp T_26;
    .thread T_26;
    .scope S_0x7fde96806120;
T_27 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fde96858650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fde9683d5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fde96859010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fde96858720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fde968587f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fde96858da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fde96858cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fde96858f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fde968590e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fde96858c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fde96858b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fde968592b0_0, 0, 1;
    %end;
    .thread T_27;
    .scope S_0x7fde96806120;
T_28 ;
    %delay 1, 0;
    %load/vec4 v0x7fde968592b0_0;
    %inv;
    %store/vec4 v0x7fde968592b0_0, 0, 1;
    %jmp T_28;
    .thread T_28;
    .scope S_0x7fde96806120;
T_29 ;
    %vpi_call 2 14 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call 2 15 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fde96806120 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fde9683d5b0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fde9683d5b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fde96858cd0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 22 "$finish" {0 0 0};
    %end;
    .thread T_29;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "MainProject/Main_TB.v";
    "./MainProject/Main.v";
    "./MainProject/MainStateMachine/MainStateMachine.v";
    "./MainProject/DriveTrain/DirectionControl/DC_Rev2.v";
    "./MainProject/DriveTrain/DirectionControl/DC_IR_Rev1.v";
    "./MainProject/DriveTrain/DirectionControl/DC_Defence.v";
    "./MainProject/KickerSolinoid/Kicker.v";
    "./MainProject/Sensors/Microphone/MicrophoneFFs.v";
    "./MainProject/Sensors/IR/1_kHz_Frequency_Counter.v";
    "./MainProject/Sensors/IR/10_kHz_Frequency_Counter.v";
    "./MainProject/DriveTrain/DisableHandler/DisableHandler.v";
    "./MainProject/DriveTrain/MotorPWM/MotorPWM.v";
    "./MainProject/DriveTrain/PWMEncoder/PWMEncoder.v";
