
*** Running vivado
    with args -log minterms.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source minterms.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source minterms.tcl -notrace
Command: synth_design -top minterms -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9397 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1401.574 ; gain = 85.805 ; free physical = 10943 ; free virtual = 23026
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'minterms' [/nfs/home/p/p_thibe/COEN313/Modelsim/Code/lab2/lab2/lab2.srcs/sources_1/imports/lab2/minterms.vhd:9]
INFO: [Synth 8-3491] module 'AND_GATE' declared at '/nfs/home/p/p_thibe/COEN313/Modelsim/Code/lab2/lab2/lab2.srcs/sources_1/imports/lab2/And.vhd:5' bound to instance 'Step_1' of component 'AND_GATE' [/nfs/home/p/p_thibe/COEN313/Modelsim/Code/lab2/lab2/lab2.srcs/sources_1/imports/lab2/minterms.vhd:29]
INFO: [Synth 8-638] synthesizing module 'AND_GATE' [/nfs/home/p/p_thibe/COEN313/Modelsim/Code/lab2/lab2/lab2.srcs/sources_1/imports/lab2/And.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'AND_GATE' (1#1) [/nfs/home/p/p_thibe/COEN313/Modelsim/Code/lab2/lab2/lab2.srcs/sources_1/imports/lab2/And.vhd:10]
INFO: [Synth 8-3491] module 'AND_GATE' declared at '/nfs/home/p/p_thibe/COEN313/Modelsim/Code/lab2/lab2/lab2.srcs/sources_1/imports/lab2/And.vhd:5' bound to instance 'Step_2' of component 'AND_GATE' [/nfs/home/p/p_thibe/COEN313/Modelsim/Code/lab2/lab2/lab2.srcs/sources_1/imports/lab2/minterms.vhd:30]
INFO: [Synth 8-3491] module 'AND_GATE' declared at '/nfs/home/p/p_thibe/COEN313/Modelsim/Code/lab2/lab2/lab2.srcs/sources_1/imports/lab2/And.vhd:5' bound to instance 'Step_3' of component 'AND_GATE' [/nfs/home/p/p_thibe/COEN313/Modelsim/Code/lab2/lab2/lab2.srcs/sources_1/imports/lab2/minterms.vhd:31]
INFO: [Synth 8-3491] module 'OR_GATE' declared at '/nfs/home/p/p_thibe/COEN313/Modelsim/Code/lab2/lab2/lab2.srcs/sources_1/imports/lab2/OR.vhd:5' bound to instance 'Step_4' of component 'OR_GATE' [/nfs/home/p/p_thibe/COEN313/Modelsim/Code/lab2/lab2/lab2.srcs/sources_1/imports/lab2/minterms.vhd:32]
INFO: [Synth 8-638] synthesizing module 'OR_GATE' [/nfs/home/p/p_thibe/COEN313/Modelsim/Code/lab2/lab2/lab2.srcs/sources_1/imports/lab2/OR.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'OR_GATE' (2#1) [/nfs/home/p/p_thibe/COEN313/Modelsim/Code/lab2/lab2/lab2.srcs/sources_1/imports/lab2/OR.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'minterms' (3#1) [/nfs/home/p/p_thibe/COEN313/Modelsim/Code/lab2/lab2/lab2.srcs/sources_1/imports/lab2/minterms.vhd:9]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1446.215 ; gain = 130.445 ; free physical = 10954 ; free virtual = 23039
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1446.215 ; gain = 130.445 ; free physical = 10948 ; free virtual = 23033
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1446.215 ; gain = 130.445 ; free physical = 10948 ; free virtual = 23033
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/nfs/home/p/p_thibe/COEN313/Modelsim/Code/lab2/lab2/lab2.srcs/constrs_1/imports/lab2/minterms.XDC]
Finished Parsing XDC File [/nfs/home/p/p_thibe/COEN313/Modelsim/Code/lab2/lab2/lab2.srcs/constrs_1/imports/lab2/minterms.XDC]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/nfs/home/p/p_thibe/COEN313/Modelsim/Code/lab2/lab2/lab2.srcs/constrs_1/imports/lab2/minterms.XDC]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/minterms_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/minterms_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1797.961 ; gain = 0.000 ; free physical = 10586 ; free virtual = 22703
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:40 . Memory (MB): peak = 1797.961 ; gain = 482.191 ; free physical = 10711 ; free virtual = 22829
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:40 . Memory (MB): peak = 1797.961 ; gain = 482.191 ; free physical = 10711 ; free virtual = 22829
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:40 . Memory (MB): peak = 1797.961 ; gain = 482.191 ; free physical = 10711 ; free virtual = 22829
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:40 . Memory (MB): peak = 1797.961 ; gain = 482.191 ; free physical = 10712 ; free virtual = 22830
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:41 . Memory (MB): peak = 1797.961 ; gain = 482.191 ; free physical = 10721 ; free virtual = 22841
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:51 . Memory (MB): peak = 1797.961 ; gain = 482.191 ; free physical = 10589 ; free virtual = 22715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:51 . Memory (MB): peak = 1797.961 ; gain = 482.191 ; free physical = 10589 ; free virtual = 22715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:51 . Memory (MB): peak = 1797.961 ; gain = 482.191 ; free physical = 10589 ; free virtual = 22715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:52 . Memory (MB): peak = 1797.961 ; gain = 482.191 ; free physical = 10589 ; free virtual = 22715
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:52 . Memory (MB): peak = 1797.961 ; gain = 482.191 ; free physical = 10589 ; free virtual = 22715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:52 . Memory (MB): peak = 1797.961 ; gain = 482.191 ; free physical = 10589 ; free virtual = 22715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:52 . Memory (MB): peak = 1797.961 ; gain = 482.191 ; free physical = 10589 ; free virtual = 22715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:52 . Memory (MB): peak = 1797.961 ; gain = 482.191 ; free physical = 10589 ; free virtual = 22715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:52 . Memory (MB): peak = 1797.961 ; gain = 482.191 ; free physical = 10589 ; free virtual = 22715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT3 |     1|
|2     |IBUF |     3|
|3     |OBUF |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------+--------+------+
|      |Instance |Module  |Cells |
+------+---------+--------+------+
|1     |top      |        |     5|
|2     |  Step_4 |OR_GATE |     1|
+------+---------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:52 . Memory (MB): peak = 1797.961 ; gain = 482.191 ; free physical = 10589 ; free virtual = 22715
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 1797.961 ; gain = 130.445 ; free physical = 10644 ; free virtual = 22770
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:52 . Memory (MB): peak = 1797.961 ; gain = 482.191 ; free physical = 10654 ; free virtual = 22780
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:53 . Memory (MB): peak = 1797.961 ; gain = 494.840 ; free physical = 10633 ; free virtual = 22759
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/nfs/home/p/p_thibe/COEN313/Modelsim/Code/lab2/lab2/lab2.runs/synth_1/minterms.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file minterms_utilization_synth.rpt -pb minterms_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1797.961 ; gain = 0.000 ; free physical = 10633 ; free virtual = 22759
INFO: [Common 17-206] Exiting Vivado at Fri Nov  3 14:50:06 2023...
