{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1762914736683 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762914736683 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 11 18:32:16 2025 " "Processing started: Tue Nov 11 18:32:16 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1762914736683 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762914736683 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lcdIP -c lcdIP " "Command: quartus_map --read_settings_files=on --write_settings_files=off lcdIP -c lcdIP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762914736683 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1762914737077 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1762914737077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcdip_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file lcdip_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lcdIp_Top " "Found entity 1: lcdIp_Top" {  } { { "lcdIp_Top.sv" "" { Text "C:/Users/ccortez/Downloads/coffeeMaker/displayTest/lcdIp_Top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762914743688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762914743688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcdip.sv 1 1 " "Found 1 design units, including 1 entities, in source file lcdip.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lcdIp " "Found entity 1: lcdIp" {  } { { "lcdIp.sv" "" { Text "C:/Users/ccortez/Downloads/coffeeMaker/displayTest/lcdIp.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762914743688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762914743688 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lcdIp_Top " "Elaborating entity \"lcdIp_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1762914743719 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m0_l1 lcdIp_Top.sv(55) " "Verilog HDL or VHDL warning at lcdIp_Top.sv(55): object \"m0_l1\" assigned a value but never read" {  } { { "lcdIp_Top.sv" "" { Text "C:/Users/ccortez/Downloads/coffeeMaker/displayTest/lcdIp_Top.sv" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1762914743719 "|lcdIp_Top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m0_l2 lcdIp_Top.sv(56) " "Verilog HDL or VHDL warning at lcdIp_Top.sv(56): object \"m0_l2\" assigned a value but never read" {  } { { "lcdIp_Top.sv" "" { Text "C:/Users/ccortez/Downloads/coffeeMaker/displayTest/lcdIp_Top.sv" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1762914743719 "|lcdIp_Top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m1_l1 lcdIp_Top.sv(57) " "Verilog HDL or VHDL warning at lcdIp_Top.sv(57): object \"m1_l1\" assigned a value but never read" {  } { { "lcdIp_Top.sv" "" { Text "C:/Users/ccortez/Downloads/coffeeMaker/displayTest/lcdIp_Top.sv" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1762914743719 "|lcdIp_Top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m1_l2 lcdIp_Top.sv(58) " "Verilog HDL or VHDL warning at lcdIp_Top.sv(58): object \"m1_l2\" assigned a value but never read" {  } { { "lcdIp_Top.sv" "" { Text "C:/Users/ccortez/Downloads/coffeeMaker/displayTest/lcdIp_Top.sv" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1762914743719 "|lcdIp_Top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m2_l1 lcdIp_Top.sv(59) " "Verilog HDL or VHDL warning at lcdIp_Top.sv(59): object \"m2_l1\" assigned a value but never read" {  } { { "lcdIp_Top.sv" "" { Text "C:/Users/ccortez/Downloads/coffeeMaker/displayTest/lcdIp_Top.sv" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1762914743719 "|lcdIp_Top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m2_l2 lcdIp_Top.sv(60) " "Verilog HDL or VHDL warning at lcdIp_Top.sv(60): object \"m2_l2\" assigned a value but never read" {  } { { "lcdIp_Top.sv" "" { Text "C:/Users/ccortez/Downloads/coffeeMaker/displayTest/lcdIp_Top.sv" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1762914743719 "|lcdIp_Top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m3_l1 lcdIp_Top.sv(61) " "Verilog HDL or VHDL warning at lcdIp_Top.sv(61): object \"m3_l1\" assigned a value but never read" {  } { { "lcdIp_Top.sv" "" { Text "C:/Users/ccortez/Downloads/coffeeMaker/displayTest/lcdIp_Top.sv" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1762914743719 "|lcdIp_Top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m3_l2 lcdIp_Top.sv(62) " "Verilog HDL or VHDL warning at lcdIp_Top.sv(62): object \"m3_l2\" assigned a value but never read" {  } { { "lcdIp_Top.sv" "" { Text "C:/Users/ccortez/Downloads/coffeeMaker/displayTest/lcdIp_Top.sv" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1762914743719 "|lcdIp_Top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m4_l1 lcdIp_Top.sv(63) " "Verilog HDL or VHDL warning at lcdIp_Top.sv(63): object \"m4_l1\" assigned a value but never read" {  } { { "lcdIp_Top.sv" "" { Text "C:/Users/ccortez/Downloads/coffeeMaker/displayTest/lcdIp_Top.sv" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1762914743719 "|lcdIp_Top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m4_l2 lcdIp_Top.sv(64) " "Verilog HDL or VHDL warning at lcdIp_Top.sv(64): object \"m4_l2\" assigned a value but never read" {  } { { "lcdIp_Top.sv" "" { Text "C:/Users/ccortez/Downloads/coffeeMaker/displayTest/lcdIp_Top.sv" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1762914743719 "|lcdIp_Top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m5_l1 lcdIp_Top.sv(65) " "Verilog HDL or VHDL warning at lcdIp_Top.sv(65): object \"m5_l1\" assigned a value but never read" {  } { { "lcdIp_Top.sv" "" { Text "C:/Users/ccortez/Downloads/coffeeMaker/displayTest/lcdIp_Top.sv" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1762914743719 "|lcdIp_Top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m5_l2 lcdIp_Top.sv(66) " "Verilog HDL or VHDL warning at lcdIp_Top.sv(66): object \"m5_l2\" assigned a value but never read" {  } { { "lcdIp_Top.sv" "" { Text "C:/Users/ccortez/Downloads/coffeeMaker/displayTest/lcdIp_Top.sv" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1762914743719 "|lcdIp_Top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m6_l1 lcdIp_Top.sv(67) " "Verilog HDL or VHDL warning at lcdIp_Top.sv(67): object \"m6_l1\" assigned a value but never read" {  } { { "lcdIp_Top.sv" "" { Text "C:/Users/ccortez/Downloads/coffeeMaker/displayTest/lcdIp_Top.sv" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1762914743719 "|lcdIp_Top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m6_l2 lcdIp_Top.sv(68) " "Verilog HDL or VHDL warning at lcdIp_Top.sv(68): object \"m6_l2\" assigned a value but never read" {  } { { "lcdIp_Top.sv" "" { Text "C:/Users/ccortez/Downloads/coffeeMaker/displayTest/lcdIp_Top.sv" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1762914743719 "|lcdIp_Top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m7_l1 lcdIp_Top.sv(69) " "Verilog HDL or VHDL warning at lcdIp_Top.sv(69): object \"m7_l1\" assigned a value but never read" {  } { { "lcdIp_Top.sv" "" { Text "C:/Users/ccortez/Downloads/coffeeMaker/displayTest/lcdIp_Top.sv" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1762914743719 "|lcdIp_Top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m7_l2 lcdIp_Top.sv(70) " "Verilog HDL or VHDL warning at lcdIp_Top.sv(70): object \"m7_l2\" assigned a value but never read" {  } { { "lcdIp_Top.sv" "" { Text "C:/Users/ccortez/Downloads/coffeeMaker/displayTest/lcdIp_Top.sv" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1762914743719 "|lcdIp_Top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m8_l1 lcdIp_Top.sv(71) " "Verilog HDL or VHDL warning at lcdIp_Top.sv(71): object \"m8_l1\" assigned a value but never read" {  } { { "lcdIp_Top.sv" "" { Text "C:/Users/ccortez/Downloads/coffeeMaker/displayTest/lcdIp_Top.sv" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1762914743719 "|lcdIp_Top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m8_l2 lcdIp_Top.sv(72) " "Verilog HDL or VHDL warning at lcdIp_Top.sv(72): object \"m8_l2\" assigned a value but never read" {  } { { "lcdIp_Top.sv" "" { Text "C:/Users/ccortez/Downloads/coffeeMaker/displayTest/lcdIp_Top.sv" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1762914743719 "|lcdIp_Top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m9_l1 lcdIp_Top.sv(73) " "Verilog HDL or VHDL warning at lcdIp_Top.sv(73): object \"m9_l1\" assigned a value but never read" {  } { { "lcdIp_Top.sv" "" { Text "C:/Users/ccortez/Downloads/coffeeMaker/displayTest/lcdIp_Top.sv" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1762914743719 "|lcdIp_Top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m9_l2 lcdIp_Top.sv(74) " "Verilog HDL or VHDL warning at lcdIp_Top.sv(74): object \"m9_l2\" assigned a value but never read" {  } { { "lcdIp_Top.sv" "" { Text "C:/Users/ccortez/Downloads/coffeeMaker/displayTest/lcdIp_Top.sv" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1762914743719 "|lcdIp_Top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m10_l1 lcdIp_Top.sv(75) " "Verilog HDL or VHDL warning at lcdIp_Top.sv(75): object \"m10_l1\" assigned a value but never read" {  } { { "lcdIp_Top.sv" "" { Text "C:/Users/ccortez/Downloads/coffeeMaker/displayTest/lcdIp_Top.sv" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1762914743719 "|lcdIp_Top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m10_l2 lcdIp_Top.sv(76) " "Verilog HDL or VHDL warning at lcdIp_Top.sv(76): object \"m10_l2\" assigned a value but never read" {  } { { "lcdIp_Top.sv" "" { Text "C:/Users/ccortez/Downloads/coffeeMaker/displayTest/lcdIp_Top.sv" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1762914743719 "|lcdIp_Top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "debug_error_sel lcdIp_Top.sv(117) " "Verilog HDL or VHDL warning at lcdIp_Top.sv(117): object \"debug_error_sel\" assigned a value but never read" {  } { { "lcdIp_Top.sv" "" { Text "C:/Users/ccortez/Downloads/coffeeMaker/displayTest/lcdIp_Top.sv" 117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1762914743719 "|lcdIp_Top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "debug_paper_empty lcdIp_Top.sv(118) " "Verilog HDL or VHDL warning at lcdIp_Top.sv(118): object \"debug_paper_empty\" assigned a value but never read" {  } { { "lcdIp_Top.sv" "" { Text "C:/Users/ccortez/Downloads/coffeeMaker/displayTest/lcdIp_Top.sv" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1762914743719 "|lcdIp_Top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "debug_paper_level lcdIp_Top.sv(119) " "Verilog HDL or VHDL warning at lcdIp_Top.sv(119): object \"debug_paper_level\" assigned a value but never read" {  } { { "lcdIp_Top.sv" "" { Text "C:/Users/ccortez/Downloads/coffeeMaker/displayTest/lcdIp_Top.sv" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1762914743719 "|lcdIp_Top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "debug_w_pressure lcdIp_Top.sv(120) " "Verilog HDL or VHDL warning at lcdIp_Top.sv(120): object \"debug_w_pressure\" assigned a value but never read" {  } { { "lcdIp_Top.sv" "" { Text "C:/Users/ccortez/Downloads/coffeeMaker/displayTest/lcdIp_Top.sv" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1762914743719 "|lcdIp_Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lcdIp_Top.sv(342) " "Verilog HDL assignment warning at lcdIp_Top.sv(342): truncated value with size 32 to match size of target (5)" {  } { { "lcdIp_Top.sv" "" { Text "C:/Users/ccortez/Downloads/coffeeMaker/displayTest/lcdIp_Top.sv" 342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762914743719 "|lcdIp_Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lcdIp_Top.sv(382) " "Verilog HDL assignment warning at lcdIp_Top.sv(382): truncated value with size 32 to match size of target (5)" {  } { { "lcdIp_Top.sv" "" { Text "C:/Users/ccortez/Downloads/coffeeMaker/displayTest/lcdIp_Top.sv" 382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762914743719 "|lcdIp_Top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcdIp lcdIp:u_lcd " "Elaborating entity \"lcdIp\" for hierarchy \"lcdIp:u_lcd\"" {  } { { "lcdIp_Top.sv" "u_lcd" { Text "C:/Users/ccortez/Downloads/coffeeMaker/displayTest/lcdIp_Top.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762914743782 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 lcdIp.sv(41) " "Verilog HDL assignment warning at lcdIp.sv(41): truncated value with size 32 to match size of target (20)" {  } { { "lcdIp.sv" "" { Text "C:/Users/ccortez/Downloads/coffeeMaker/displayTest/lcdIp.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762914743782 "|lcdIp_Top|lcdIp:u_lcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 lcdIp.sv(58) " "Verilog HDL assignment warning at lcdIp.sv(58): truncated value with size 32 to match size of target (20)" {  } { { "lcdIp.sv" "" { Text "C:/Users/ccortez/Downloads/coffeeMaker/displayTest/lcdIp.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762914743782 "|lcdIp_Top|lcdIp:u_lcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 lcdIp.sv(76) " "Verilog HDL assignment warning at lcdIp.sv(76): truncated value with size 32 to match size of target (20)" {  } { { "lcdIp.sv" "" { Text "C:/Users/ccortez/Downloads/coffeeMaker/displayTest/lcdIp.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762914743782 "|lcdIp_Top|lcdIp:u_lcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 lcdIp.sv(82) " "Verilog HDL assignment warning at lcdIp.sv(82): truncated value with size 32 to match size of target (20)" {  } { { "lcdIp.sv" "" { Text "C:/Users/ccortez/Downloads/coffeeMaker/displayTest/lcdIp.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762914743782 "|lcdIp_Top|lcdIp:u_lcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 lcdIp.sv(84) " "Verilog HDL assignment warning at lcdIp.sv(84): truncated value with size 32 to match size of target (20)" {  } { { "lcdIp.sv" "" { Text "C:/Users/ccortez/Downloads/coffeeMaker/displayTest/lcdIp.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762914743782 "|lcdIp_Top|lcdIp:u_lcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 lcdIp.sv(91) " "Verilog HDL assignment warning at lcdIp.sv(91): truncated value with size 32 to match size of target (20)" {  } { { "lcdIp.sv" "" { Text "C:/Users/ccortez/Downloads/coffeeMaker/displayTest/lcdIp.sv" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762914743782 "|lcdIp_Top|lcdIp:u_lcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 lcdIp.sv(93) " "Verilog HDL assignment warning at lcdIp.sv(93): truncated value with size 32 to match size of target (20)" {  } { { "lcdIp.sv" "" { Text "C:/Users/ccortez/Downloads/coffeeMaker/displayTest/lcdIp.sv" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762914743782 "|lcdIp_Top|lcdIp:u_lcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 lcdIp.sv(100) " "Verilog HDL assignment warning at lcdIp.sv(100): truncated value with size 32 to match size of target (20)" {  } { { "lcdIp.sv" "" { Text "C:/Users/ccortez/Downloads/coffeeMaker/displayTest/lcdIp.sv" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762914743782 "|lcdIp_Top|lcdIp:u_lcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 lcdIp.sv(102) " "Verilog HDL assignment warning at lcdIp.sv(102): truncated value with size 32 to match size of target (20)" {  } { { "lcdIp.sv" "" { Text "C:/Users/ccortez/Downloads/coffeeMaker/displayTest/lcdIp.sv" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762914743782 "|lcdIp_Top|lcdIp:u_lcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 lcdIp.sv(108) " "Verilog HDL assignment warning at lcdIp.sv(108): truncated value with size 32 to match size of target (20)" {  } { { "lcdIp.sv" "" { Text "C:/Users/ccortez/Downloads/coffeeMaker/displayTest/lcdIp.sv" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762914743782 "|lcdIp_Top|lcdIp:u_lcd"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "lcdIp.sv" "" { Text "C:/Users/ccortez/Downloads/coffeeMaker/displayTest/lcdIp.sv" 52 -1 0 } } { "lcdIp.sv" "" { Text "C:/Users/ccortez/Downloads/coffeeMaker/displayTest/lcdIp.sv" 15 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1762914744349 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1762914744349 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "lcdIp_Top.sv" "" { Text "C:/Users/ccortez/Downloads/coffeeMaker/displayTest/lcdIp_Top.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762914744506 "|lcdIp_Top|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "lcdIp_Top.sv" "" { Text "C:/Users/ccortez/Downloads/coffeeMaker/displayTest/lcdIp_Top.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762914744506 "|lcdIp_Top|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON VCC " "Pin \"LCD_BLON\" is stuck at VCC" {  } { { "lcdIp_Top.sv" "" { Text "C:/Users/ccortez/Downloads/coffeeMaker/displayTest/lcdIp_Top.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762914744506 "|lcdIp_Top|LCD_BLON"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1762914744506 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1762914744569 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "13 " "13 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1762914745670 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1762914745765 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762914745765 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "W_TEMP " "No output dependent on input pin \"W_TEMP\"" {  } { { "lcdIp_Top.sv" "" { Text "C:/Users/ccortez/Downloads/coffeeMaker/displayTest/lcdIp_Top.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1762914745797 "|lcdIp_Top|W_TEMP"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1762914745797 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "523 " "Implemented 523 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1762914745797 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1762914745797 ""} { "Info" "ICUT_CUT_TM_LCELLS" "499 " "Implemented 499 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1762914745797 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1762914745797 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4829 " "Peak virtual memory: 4829 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1762914745813 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 11 18:32:25 2025 " "Processing ended: Tue Nov 11 18:32:25 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1762914745813 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1762914745813 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1762914745813 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1762914745813 ""}
