0.7
2020.2
Jun 10 2021
19:45:28
/mnt/HLSNAS/g110064539/composable_IP_file/deQAM_src/project/qam/solution1/sim/verilog/AESL_axi_s_data_in.v,1675273011,systemVerilog,,,,AESL_axi_s_data_in,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/mnt/HLSNAS/g110064539/composable_IP_file/deQAM_src/project/qam/solution1/sim/verilog/AESL_axi_s_data_out.v,1675273011,systemVerilog,,,,AESL_axi_s_data_out,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/mnt/HLSNAS/g110064539/composable_IP_file/deQAM_src/project/qam/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v,1675273011,systemVerilog,,,,AESL_deadlock_idx0_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/mnt/HLSNAS/g110064539/composable_IP_file/deQAM_src/project/qam/solution1/sim/verilog/AESL_deadlock_idx1_monitor.v,1675273011,systemVerilog,,,,AESL_deadlock_idx1_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/mnt/HLSNAS/g110064539/composable_IP_file/deQAM_src/project/qam/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v,1675273011,systemVerilog,,,,AESL_deadlock_kernel_monitor_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/mnt/HLSNAS/g110064539/composable_IP_file/deQAM_src/project/qam/solution1/sim/verilog/AESL_fifo.v,1675273011,systemVerilog,,,,fifo,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/mnt/HLSNAS/g110064539/composable_IP_file/deQAM_src/project/qam/solution1/sim/verilog/csv_file_dump.svh,1675273012,verilog,,,,,,,,,,,,
/mnt/HLSNAS/g110064539/composable_IP_file/deQAM_src/project/qam/solution1/sim/verilog/dataflow_monitor.sv,1675273012,systemVerilog,/mnt/HLSNAS/g110064539/composable_IP_file/deQAM_src/project/qam/solution1/sim/verilog/nodf_module_interface.svh;/mnt/HLSNAS/g110064539/composable_IP_file/deQAM_src/project/qam/solution1/sim/verilog/seq_loop_interface.svh;/mnt/HLSNAS/g110064539/composable_IP_file/deQAM_src/project/qam/solution1/sim/verilog/upc_loop_interface.svh,,/mnt/HLSNAS/g110064539/composable_IP_file/deQAM_src/project/qam/solution1/sim/verilog/dump_file_agent.svh;/mnt/HLSNAS/g110064539/composable_IP_file/deQAM_src/project/qam/solution1/sim/verilog/csv_file_dump.svh;/mnt/HLSNAS/g110064539/composable_IP_file/deQAM_src/project/qam/solution1/sim/verilog/sample_agent.svh;/mnt/HLSNAS/g110064539/composable_IP_file/deQAM_src/project/qam/solution1/sim/verilog/loop_sample_agent.svh;/mnt/HLSNAS/g110064539/composable_IP_file/deQAM_src/project/qam/solution1/sim/verilog/sample_manager.svh;/mnt/HLSNAS/g110064539/composable_IP_file/deQAM_src/project/qam/solution1/sim/verilog/nodf_module_interface.svh;/mnt/HLSNAS/g110064539/composable_IP_file/deQAM_src/project/qam/solution1/sim/verilog/nodf_module_monitor.svh;/mnt/HLSNAS/g110064539/composable_IP_file/deQAM_src/project/qam/solution1/sim/verilog/seq_loop_interface.svh;/mnt/HLSNAS/g110064539/composable_IP_file/deQAM_src/project/qam/solution1/sim/verilog/seq_loop_monitor.svh;/mnt/HLSNAS/g110064539/composable_IP_file/deQAM_src/project/qam/solution1/sim/verilog/upc_loop_interface.svh;/mnt/HLSNAS/g110064539/composable_IP_file/deQAM_src/project/qam/solution1/sim/verilog/upc_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/mnt/HLSNAS/g110064539/composable_IP_file/deQAM_src/project/qam/solution1/sim/verilog/deQAM.autotb.v,1675273012,systemVerilog,,,/mnt/HLSNAS/g110064539/composable_IP_file/deQAM_src/project/qam/solution1/sim/verilog/fifo_para.vh,apatb_deQAM_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/mnt/HLSNAS/g110064539/composable_IP_file/deQAM_src/project/qam/solution1/sim/verilog/deQAM.v,1670231830,systemVerilog,,,,deQAM,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/mnt/HLSNAS/g110064539/composable_IP_file/deQAM_src/project/qam/solution1/sim/verilog/deQAM_dcmp_64ns_64ns_1_1_no_dsp_1.v,1670231829,systemVerilog,,,,deQAM_dcmp_64ns_64ns_1_1_no_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/mnt/HLSNAS/g110064539/composable_IP_file/deQAM_src/project/qam/solution1/sim/verilog/deQAM_deQAM_Pipeline_VITIS_LOOP_105_5.v,1670231829,systemVerilog,,,,deQAM_deQAM_Pipeline_VITIS_LOOP_105_5,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/mnt/HLSNAS/g110064539/composable_IP_file/deQAM_src/project/qam/solution1/sim/verilog/deQAM_deQAM_Pipeline_VITIS_LOOP_129_6.v,1670231829,systemVerilog,,,,deQAM_deQAM_Pipeline_VITIS_LOOP_129_6,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/mnt/HLSNAS/g110064539/composable_IP_file/deQAM_src/project/qam/solution1/sim/verilog/deQAM_deQAM_Pipeline_VITIS_LOOP_33_1.v,1670231829,systemVerilog,,,,deQAM_deQAM_Pipeline_VITIS_LOOP_33_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/mnt/HLSNAS/g110064539/composable_IP_file/deQAM_src/project/qam/solution1/sim/verilog/deQAM_deQAM_Pipeline_VITIS_LOOP_77_3.v,1670231829,systemVerilog,,,,deQAM_deQAM_Pipeline_VITIS_LOOP_77_3,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/mnt/HLSNAS/g110064539/composable_IP_file/deQAM_src/project/qam/solution1/sim/verilog/deQAM_deQAM_Pipeline_VITIS_LOOP_95_4.v,1670231829,systemVerilog,,,,deQAM_deQAM_Pipeline_VITIS_LOOP_95_4,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/mnt/HLSNAS/g110064539/composable_IP_file/deQAM_src/project/qam/solution1/sim/verilog/deQAM_dsqrt_64ns_64ns_64_10_no_dsp_1.v,1670231830,systemVerilog,,,,deQAM_dsqrt_64ns_64ns_64_10_no_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/mnt/HLSNAS/g110064539/composable_IP_file/deQAM_src/project/qam/solution1/sim/verilog/deQAM_flow_control_loop_pipe_sequential_init.v,1670231830,systemVerilog,,,,deQAM_flow_control_loop_pipe_sequential_init,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/mnt/HLSNAS/g110064539/composable_IP_file/deQAM_src/project/qam/solution1/sim/verilog/deQAM_mul_32s_32s_32_1_1.v,1670231830,systemVerilog,,,,deQAM_mul_32s_32s_32_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/mnt/HLSNAS/g110064539/composable_IP_file/deQAM_src/project/qam/solution1/sim/verilog/deQAM_regslice_both.v,1670231830,systemVerilog,,,,deQAM_regslice_both;deQAM_regslice_both_w1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/mnt/HLSNAS/g110064539/composable_IP_file/deQAM_src/project/qam/solution1/sim/verilog/deQAM_sitodp_32ns_64_2_no_dsp_1.v,1670231830,systemVerilog,,,,deQAM_sitodp_32ns_64_2_no_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/mnt/HLSNAS/g110064539/composable_IP_file/deQAM_src/project/qam/solution1/sim/verilog/deQAM_uitodp_32ns_64_2_no_dsp_1.v,1670231829,systemVerilog,,,,deQAM_uitodp_32ns_64_2_no_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/mnt/HLSNAS/g110064539/composable_IP_file/deQAM_src/project/qam/solution1/sim/verilog/dump_file_agent.svh,1675273012,verilog,,,,,,,,,,,,
/mnt/HLSNAS/g110064539/composable_IP_file/deQAM_src/project/qam/solution1/sim/verilog/fifo_para.vh,1675273012,verilog,,,,,,,,,,,,
/mnt/HLSNAS/g110064539/composable_IP_file/deQAM_src/project/qam/solution1/sim/verilog/ip/xil_defaultlib/deQAM_dcmp_64ns_64ns_1_1_no_dsp_1_ip.v,1675273062,systemVerilog,,,,deQAM_dcmp_64ns_64ns_1_1_no_dsp_1_ip,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/mnt/HLSNAS/g110064539/composable_IP_file/deQAM_src/project/qam/solution1/sim/verilog/ip/xil_defaultlib/deQAM_dsqrt_64ns_64ns_64_10_no_dsp_1_ip.v,1675273078,systemVerilog,,,,deQAM_dsqrt_64ns_64ns_64_10_no_dsp_1_ip,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/mnt/HLSNAS/g110064539/composable_IP_file/deQAM_src/project/qam/solution1/sim/verilog/ip/xil_defaultlib/deQAM_sitodp_32ns_64_2_no_dsp_1_ip.v,1675273073,systemVerilog,,,,deQAM_sitodp_32ns_64_2_no_dsp_1_ip,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/mnt/HLSNAS/g110064539/composable_IP_file/deQAM_src/project/qam/solution1/sim/verilog/ip/xil_defaultlib/deQAM_uitodp_32ns_64_2_no_dsp_1_ip.v,1675273067,systemVerilog,,,,deQAM_uitodp_32ns_64_2_no_dsp_1_ip,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/mnt/HLSNAS/g110064539/composable_IP_file/deQAM_src/project/qam/solution1/sim/verilog/loop_sample_agent.svh,1675273012,verilog,,,,,,,,,,,,
/mnt/HLSNAS/g110064539/composable_IP_file/deQAM_src/project/qam/solution1/sim/verilog/nodf_module_interface.svh,1675273011,verilog,,,,nodf_module_intf,,,,,,,,
/mnt/HLSNAS/g110064539/composable_IP_file/deQAM_src/project/qam/solution1/sim/verilog/nodf_module_monitor.svh,1675273011,verilog,,,,,,,,,,,,
/mnt/HLSNAS/g110064539/composable_IP_file/deQAM_src/project/qam/solution1/sim/verilog/sample_agent.svh,1675273012,verilog,,,,,,,,,,,,
/mnt/HLSNAS/g110064539/composable_IP_file/deQAM_src/project/qam/solution1/sim/verilog/sample_manager.svh,1675273012,verilog,,,,,,,,,,,,
/mnt/HLSNAS/g110064539/composable_IP_file/deQAM_src/project/qam/solution1/sim/verilog/seq_loop_interface.svh,1675273011,verilog,,,,seq_loop_intf,,,,,,,,
/mnt/HLSNAS/g110064539/composable_IP_file/deQAM_src/project/qam/solution1/sim/verilog/seq_loop_monitor.svh,1675273012,verilog,,,,,,,,,,,,
/mnt/HLSNAS/g110064539/composable_IP_file/deQAM_src/project/qam/solution1/sim/verilog/upc_loop_interface.svh,1675273012,verilog,,,,upc_loop_intf,,,,,,,,
/mnt/HLSNAS/g110064539/composable_IP_file/deQAM_src/project/qam/solution1/sim/verilog/upc_loop_monitor.svh,1675273012,verilog,,,,,,,,,,,,
