###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       610683   # Number of WRITE/WRITEP commands
num_reads_done                 =      1018788   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       813840   # Number of read row buffer hits
num_read_cmds                  =      1018782   # Number of READ/READP commands
num_writes_done                =       610693   # Number of read requests issued
num_write_row_hits             =       492238   # Number of write row buffer hits
num_act_cmds                   =       325767   # Number of ACT commands
num_pre_cmds                   =       325738   # Number of PRE commands
num_ondemand_pres              =       301009   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9577850   # Cyles of rank active rank.0
rank_active_cycles.1           =      9434437   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       422150   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       565563   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1556078   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        18785   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4983   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         6465   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         9689   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         5286   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          994   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1014   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          870   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1004   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        24320   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          243   # Write cmd latency (cycles)
write_latency[20-39]           =         2886   # Write cmd latency (cycles)
write_latency[40-59]           =         3853   # Write cmd latency (cycles)
write_latency[60-79]           =         6527   # Write cmd latency (cycles)
write_latency[80-99]           =         9496   # Write cmd latency (cycles)
write_latency[100-119]         =        12605   # Write cmd latency (cycles)
write_latency[120-139]         =        16306   # Write cmd latency (cycles)
write_latency[140-159]         =        19929   # Write cmd latency (cycles)
write_latency[160-179]         =        23103   # Write cmd latency (cycles)
write_latency[180-199]         =        26008   # Write cmd latency (cycles)
write_latency[200-]            =       489727   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            6   # Read request latency (cycles)
read_latency[20-39]            =       263186   # Read request latency (cycles)
read_latency[40-59]            =       104320   # Read request latency (cycles)
read_latency[60-79]            =       102669   # Read request latency (cycles)
read_latency[80-99]            =        53502   # Read request latency (cycles)
read_latency[100-119]          =        42449   # Read request latency (cycles)
read_latency[120-139]          =        36168   # Read request latency (cycles)
read_latency[140-159]          =        29257   # Read request latency (cycles)
read_latency[160-179]          =        25603   # Read request latency (cycles)
read_latency[180-199]          =        23119   # Read request latency (cycles)
read_latency[200-]             =       338509   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.04853e+09   # Write energy
read_energy                    =  4.10773e+09   # Read energy
act_energy                     =  8.91299e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.02632e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   2.7147e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.97658e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.88709e+09   # Active standby energy rank.1
average_read_latency           =      221.002   # Average read request latency (cycles)
average_interarrival           =       6.1368   # Average request interarrival latency (cycles)
total_energy                   =    2.109e+10   # Total energy (pJ)
average_power                  =         2109   # Average power (mW)
average_bandwidth              =      13.9049   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       624662   # Number of WRITE/WRITEP commands
num_reads_done                 =      1035699   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       836583   # Number of read row buffer hits
num_read_cmds                  =      1035687   # Number of READ/READP commands
num_writes_done                =       624663   # Number of read requests issued
num_write_row_hits             =       521020   # Number of write row buffer hits
num_act_cmds                   =       305076   # Number of ACT commands
num_pre_cmds                   =       305048   # Number of PRE commands
num_ondemand_pres              =       279825   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9512539   # Cyles of rank active rank.0
rank_active_cycles.1           =      9501420   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       487461   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       498580   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1586901   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        18892   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4798   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         6494   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         9988   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         5122   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1024   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          986   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          846   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1038   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        24273   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          314   # Write cmd latency (cycles)
write_latency[20-39]           =         3213   # Write cmd latency (cycles)
write_latency[40-59]           =         4294   # Write cmd latency (cycles)
write_latency[60-79]           =         7164   # Write cmd latency (cycles)
write_latency[80-99]           =        10183   # Write cmd latency (cycles)
write_latency[100-119]         =        13410   # Write cmd latency (cycles)
write_latency[120-139]         =        17212   # Write cmd latency (cycles)
write_latency[140-159]         =        20503   # Write cmd latency (cycles)
write_latency[160-179]         =        23142   # Write cmd latency (cycles)
write_latency[180-199]         =        25677   # Write cmd latency (cycles)
write_latency[200-]            =       499550   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           12   # Read request latency (cycles)
read_latency[20-39]            =       265034   # Read request latency (cycles)
read_latency[40-59]            =       111356   # Read request latency (cycles)
read_latency[60-79]            =       106622   # Read request latency (cycles)
read_latency[80-99]            =        56115   # Read request latency (cycles)
read_latency[100-119]          =        44663   # Read request latency (cycles)
read_latency[120-139]          =        38496   # Read request latency (cycles)
read_latency[140-159]          =        29844   # Read request latency (cycles)
read_latency[160-179]          =        25526   # Read request latency (cycles)
read_latency[180-199]          =        22442   # Read request latency (cycles)
read_latency[200-]             =       335589   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.11831e+09   # Write energy
read_energy                    =  4.17589e+09   # Read energy
act_energy                     =  8.34688e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.33981e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.39318e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.93582e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.92889e+09   # Active standby energy rank.1
average_read_latency           =      234.512   # Average read request latency (cycles)
average_interarrival           =      6.02268   # Average request interarrival latency (cycles)
total_energy                   =  2.11715e+10   # Total energy (pJ)
average_power                  =      2117.15   # Average power (mW)
average_bandwidth              =      14.1684   # Average bandwidth
