Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Jan 17 14:32:45 2024
| Host         : DESKTOP-NJINHQL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     646         
LUTAR-1    Warning           LUT drives async reset alert    1           
TIMING-20  Warning           Non-clocked latch               128         
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1158)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1801)
5. checking no_input_delay (15)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1158)
---------------------------
 There are 646 register/latch pins with no clock driven by root clock pin: clock (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: mpg_port_map_ok/Q2_reg/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: mpg_port_map_ok/Q3_reg/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: reset_port_map/Q2_reg/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: reset_port_map/Q3_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1801)
---------------------------------------------------
 There are 1801 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (15)
-------------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 1818          inf        0.000                      0                 1818           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1818 Endpoints
Min Delay          1818 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reg_file_port_map/data_out2_reg[50]/G
                            (positive level-sensitive latch)
  Destination:            count_ssd_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.372ns  (logic 4.115ns (23.687%)  route 13.257ns (76.313%))
  Logic Levels:           17  (CARRY4=2 LDCE=1 LUT3=2 LUT5=6 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         LDCE                         0.000     0.000 r  reg_file_port_map/data_out2_reg[50]/G
    SLICE_X44Y18         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  reg_file_port_map/data_out2_reg[50]/Q
                         net (fo=11, routed)          1.438     1.997    reg_file_port_map/data_out2[50]
    SLICE_X43Y20         LUT6 (Prop_lut6_I4_O)        0.124     2.121 r  reg_file_port_map/registers[0][53]_i_6/O
                         net (fo=5, routed)           0.849     2.971    reg_file_port_map/operations/paddw_port_map/paddw64_inst3/paddw16_inst0/c_2
    SLICE_X41Y21         LUT5 (Prop_lut5_I0_O)        0.152     3.123 r  reg_file_port_map/registers[0][54]_i_9/O
                         net (fo=3, routed)           0.668     3.790    reg_file_port_map/operations/paddw_port_map/paddw64_inst3/paddw16_inst0/c_4
    SLICE_X41Y21         LUT5 (Prop_lut5_I0_O)        0.354     4.144 r  reg_file_port_map/registers[0][55]_i_7/O
                         net (fo=3, routed)           0.835     4.979    reg_file_port_map/operations/paddw_port_map/paddw64_inst3/paddw16_inst0/c_6
    SLICE_X39Y21         LUT3 (Prop_lut3_I0_O)        0.332     5.311 r  reg_file_port_map/registers[0][54]_i_11/O
                         net (fo=6, routed)           1.455     6.766    reg_file_port_map/operations/paddw_port_map/paddw64_inst3/cin_signal_1
    SLICE_X37Y19         LUT5 (Prop_lut5_I0_O)        0.152     6.918 r  reg_file_port_map/registers[0][58]_i_6/O
                         net (fo=3, routed)           0.651     7.569    reg_file_port_map/operations/paddw_port_map/paddw64_inst3/paddw16_inst1/c_1
    SLICE_X36Y20         LUT5 (Prop_lut5_I0_O)        0.326     7.895 r  reg_file_port_map/registers[0][60]_i_5/O
                         net (fo=3, routed)           0.576     8.472    reg_file_port_map/operations/paddw_port_map/paddw64_inst3/paddw16_inst1/c_3
    SLICE_X35Y19         LUT5 (Prop_lut5_I0_O)        0.124     8.596 r  reg_file_port_map/registers[0][62]_i_5/O
                         net (fo=4, routed)           1.101     9.696    reg_file_port_map/operations/paddw_port_map/paddw64_inst3/paddw16_inst1/c_5
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.152     9.848 r  reg_file_port_map/registers[0][63]_i_10/O
                         net (fo=3, routed)           0.839    10.687    reg_file_port_map/operations/paddw_port_map/paddw64_inst3/paddw16_inst1/c_6
    SLICE_X35Y18         LUT6 (Prop_lut6_I4_O)        0.326    11.013 r  reg_file_port_map/registers[0][54]_i_12/O
                         net (fo=2, routed)           0.650    11.663    reg_file_port_map/registers[0][54]_i_12_n_1
    SLICE_X35Y19         LUT5 (Prop_lut5_I4_O)        0.124    11.787 r  reg_file_port_map/registers[0][54]_i_6/O
                         net (fo=8, routed)           1.375    13.162    reg_file_port_map/registers[0][54]_i_6_n_1
    SLICE_X45Y19         LUT6 (Prop_lut6_I0_O)        0.124    13.286 r  reg_file_port_map/registers[0][49]_i_2/O
                         net (fo=1, routed)           0.151    13.437    reg_file_port_map/registers[0][49]_i_2_n_1
    SLICE_X45Y19         LUT6 (Prop_lut6_I0_O)        0.124    13.561 r  reg_file_port_map/registers[0][49]_i_1/O
                         net (fo=11, routed)          1.807    15.368    reg_file_port_map/D[49]
    SLICE_X39Y15         LUT6 (Prop_lut6_I5_O)        0.124    15.492 r  reg_file_port_map/count_ssd[1]_i_10/O
                         net (fo=1, routed)           0.000    15.492    reg_file_port_map/count_ssd[1]_i_10_n_1
    SLICE_X39Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.024 r  reg_file_port_map/count_ssd_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.024    reg_file_port_map/count_ssd_reg[1]_i_3_n_1
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.181 f  reg_file_port_map/count_ssd_reg[1]_i_2/CO[1]
                         net (fo=2, routed)           0.862    17.043    mpg_port_map_count/CO[0]
    SLICE_X38Y16         LUT6 (Prop_lut6_I5_O)        0.329    17.372 r  mpg_port_map_count/count_ssd[1]_i_1/O
                         net (fo=1, routed)           0.000    17.372    mpg_port_map_count_n_1
    SLICE_X38Y16         FDRE                                         r  count_ssd_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_file_port_map/data_out2_reg[50]/G
                            (positive level-sensitive latch)
  Destination:            count_ssd_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.185ns  (logic 4.115ns (23.945%)  route 13.070ns (76.055%))
  Logic Levels:           17  (CARRY4=2 LDCE=1 LUT3=2 LUT5=7 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         LDCE                         0.000     0.000 r  reg_file_port_map/data_out2_reg[50]/G
    SLICE_X44Y18         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  reg_file_port_map/data_out2_reg[50]/Q
                         net (fo=11, routed)          1.438     1.997    reg_file_port_map/data_out2[50]
    SLICE_X43Y20         LUT6 (Prop_lut6_I4_O)        0.124     2.121 r  reg_file_port_map/registers[0][53]_i_6/O
                         net (fo=5, routed)           0.849     2.971    reg_file_port_map/operations/paddw_port_map/paddw64_inst3/paddw16_inst0/c_2
    SLICE_X41Y21         LUT5 (Prop_lut5_I0_O)        0.152     3.123 r  reg_file_port_map/registers[0][54]_i_9/O
                         net (fo=3, routed)           0.668     3.790    reg_file_port_map/operations/paddw_port_map/paddw64_inst3/paddw16_inst0/c_4
    SLICE_X41Y21         LUT5 (Prop_lut5_I0_O)        0.354     4.144 r  reg_file_port_map/registers[0][55]_i_7/O
                         net (fo=3, routed)           0.835     4.979    reg_file_port_map/operations/paddw_port_map/paddw64_inst3/paddw16_inst0/c_6
    SLICE_X39Y21         LUT3 (Prop_lut3_I0_O)        0.332     5.311 r  reg_file_port_map/registers[0][54]_i_11/O
                         net (fo=6, routed)           1.455     6.766    reg_file_port_map/operations/paddw_port_map/paddw64_inst3/cin_signal_1
    SLICE_X37Y19         LUT5 (Prop_lut5_I0_O)        0.152     6.918 r  reg_file_port_map/registers[0][58]_i_6/O
                         net (fo=3, routed)           0.651     7.569    reg_file_port_map/operations/paddw_port_map/paddw64_inst3/paddw16_inst1/c_1
    SLICE_X36Y20         LUT5 (Prop_lut5_I0_O)        0.326     7.895 r  reg_file_port_map/registers[0][60]_i_5/O
                         net (fo=3, routed)           0.576     8.472    reg_file_port_map/operations/paddw_port_map/paddw64_inst3/paddw16_inst1/c_3
    SLICE_X35Y19         LUT5 (Prop_lut5_I0_O)        0.124     8.596 r  reg_file_port_map/registers[0][62]_i_5/O
                         net (fo=4, routed)           1.101     9.696    reg_file_port_map/operations/paddw_port_map/paddw64_inst3/paddw16_inst1/c_5
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.152     9.848 r  reg_file_port_map/registers[0][63]_i_10/O
                         net (fo=3, routed)           0.839    10.687    reg_file_port_map/operations/paddw_port_map/paddw64_inst3/paddw16_inst1/c_6
    SLICE_X35Y18         LUT6 (Prop_lut6_I4_O)        0.326    11.013 r  reg_file_port_map/registers[0][54]_i_12/O
                         net (fo=2, routed)           0.650    11.663    reg_file_port_map/registers[0][54]_i_12_n_1
    SLICE_X35Y19         LUT5 (Prop_lut5_I4_O)        0.124    11.787 r  reg_file_port_map/registers[0][54]_i_6/O
                         net (fo=8, routed)           1.375    13.162    reg_file_port_map/registers[0][54]_i_6_n_1
    SLICE_X45Y19         LUT6 (Prop_lut6_I0_O)        0.124    13.286 r  reg_file_port_map/registers[0][49]_i_2/O
                         net (fo=1, routed)           0.151    13.437    reg_file_port_map/registers[0][49]_i_2_n_1
    SLICE_X45Y19         LUT6 (Prop_lut6_I0_O)        0.124    13.561 r  reg_file_port_map/registers[0][49]_i_1/O
                         net (fo=11, routed)          1.807    15.368    reg_file_port_map/D[49]
    SLICE_X39Y15         LUT6 (Prop_lut6_I5_O)        0.124    15.492 r  reg_file_port_map/count_ssd[1]_i_10/O
                         net (fo=1, routed)           0.000    15.492    reg_file_port_map/count_ssd[1]_i_10_n_1
    SLICE_X39Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.024 r  reg_file_port_map/count_ssd_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.024    reg_file_port_map/count_ssd_reg[1]_i_3_n_1
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.181 f  reg_file_port_map/count_ssd_reg[1]_i_2/CO[1]
                         net (fo=2, routed)           0.675    16.856    mpg_port_map_count/CO[0]
    SLICE_X38Y16         LUT5 (Prop_lut5_I4_O)        0.329    17.185 r  mpg_port_map_count/count_ssd[0]_i_1/O
                         net (fo=1, routed)           0.000    17.185    mpg_port_map_count_n_2
    SLICE_X38Y16         FDRE                                         r  count_ssd_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_file_port_map/data_out1_reg[32]/G
                            (positive level-sensitive latch)
  Destination:            reg_file_port_map/registers_reg[2][63]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.693ns  (logic 2.361ns (15.045%)  route 13.332ns (84.955%))
  Logic Levels:           15  (LDCE=1 LUT5=3 LUT6=11)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y11         LDCE                         0.000     0.000 r  reg_file_port_map/data_out1_reg[32]/G
    SLICE_X46Y11         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  reg_file_port_map/data_out1_reg[32]/Q
                         net (fo=9, routed)           1.861     2.486    reg_file_port_map/data_out1[32]
    SLICE_X43Y13         LUT6 (Prop_lut6_I0_O)        0.124     2.610 r  reg_file_port_map/registers[0][35]_i_3/O
                         net (fo=4, routed)           0.328     2.938    reg_file_port_map/operations/paddw_port_map/paddw64_inst2/paddw16_inst0/c_2
    SLICE_X42Y14         LUT6 (Prop_lut6_I5_O)        0.124     3.062 r  reg_file_port_map/registers[0][41]_i_10/O
                         net (fo=1, routed)           0.161     3.223    reg_file_port_map/registers[0][41]_i_10_n_1
    SLICE_X42Y14         LUT6 (Prop_lut6_I0_O)        0.124     3.347 r  reg_file_port_map/registers[0][41]_i_7/O
                         net (fo=6, routed)           1.491     4.837    reg_file_port_map/operations/paddw_port_map/paddw64_inst2/cin_signal_1
    SLICE_X43Y17         LUT6 (Prop_lut6_I5_O)        0.124     4.961 r  reg_file_port_map/registers[0][49]_i_10/O
                         net (fo=1, routed)           0.149     5.110    reg_file_port_map/registers[0][49]_i_10_n_1
    SLICE_X43Y17         LUT6 (Prop_lut6_I0_O)        0.124     5.234 r  reg_file_port_map/registers[0][49]_i_9/O
                         net (fo=2, routed)           1.001     6.236    reg_file_port_map/operations/paddw_port_map/paddw64_inst2/paddw16_inst1/c_4
    SLICE_X45Y17         LUT6 (Prop_lut6_I5_O)        0.124     6.360 r  reg_file_port_map/registers[0][50]_i_8/O
                         net (fo=1, routed)           0.810     7.169    reg_file_port_map/registers[0][50]_i_8_n_1
    SLICE_X44Y18         LUT6 (Prop_lut6_I0_O)        0.124     7.293 r  reg_file_port_map/registers[0][50]_i_7/O
                         net (fo=3, routed)           0.966     8.260    reg_file_port_map/operations/paddd_port_map/paddd64_inst2/paddd32_inst2/c_1
    SLICE_X44Y21         LUT6 (Prop_lut6_I5_O)        0.124     8.384 r  reg_file_port_map/registers[0][57]_i_10/O
                         net (fo=1, routed)           0.818     9.201    reg_file_port_map/registers[0][57]_i_10_n_1
    SLICE_X42Y21         LUT6 (Prop_lut6_I0_O)        0.124     9.325 r  reg_file_port_map/registers[0][57]_i_5/O
                         net (fo=2, routed)           1.138    10.464    reg_file_port_map/operations/paddd_port_map/paddd64_inst2/paddd32_inst2/c_6
    SLICE_X38Y19         LUT5 (Prop_lut5_I0_O)        0.124    10.588 r  reg_file_port_map/registers[0][57]_i_2/O
                         net (fo=2, routed)           0.702    11.290    reg_file_port_map/operations/paddd_port_map/paddd64_inst2/paddd32_inst3/c_0
    SLICE_X38Y19         LUT5 (Prop_lut5_I0_O)        0.124    11.414 r  reg_file_port_map/registers[0][59]_i_2/O
                         net (fo=2, routed)           0.661    12.075    reg_file_port_map/operations/paddd_port_map/paddd64_inst2/paddd32_inst3/c_2
    SLICE_X36Y20         LUT5 (Prop_lut5_I0_O)        0.124    12.199 r  reg_file_port_map/registers[0][61]_i_2/O
                         net (fo=2, routed)           0.843    13.042    reg_file_port_map/operations/paddd_port_map/paddd64_inst2/paddd32_inst3/c_4
    SLICE_X34Y20         LUT6 (Prop_lut6_I2_O)        0.124    13.166 r  reg_file_port_map/registers[0][63]_i_7/O
                         net (fo=1, routed)           1.077    14.243    reg_file_port_map/registers[0][63]_i_7_n_1
    SLICE_X34Y17         LUT6 (Prop_lut6_I4_O)        0.124    14.367 r  reg_file_port_map/registers[0][63]_i_2/O
                         net (fo=11, routed)          1.327    15.693    reg_file_port_map/D[63]
    SLICE_X31Y19         FDCE                                         r  reg_file_port_map/registers_reg[2][63]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_file_port_map/data_out1_reg[32]/G
                            (positive level-sensitive latch)
  Destination:            reg_file_port_map/registers_reg[6][63]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.413ns  (logic 2.361ns (15.318%)  route 13.052ns (84.682%))
  Logic Levels:           15  (LDCE=1 LUT5=3 LUT6=11)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y11         LDCE                         0.000     0.000 r  reg_file_port_map/data_out1_reg[32]/G
    SLICE_X46Y11         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  reg_file_port_map/data_out1_reg[32]/Q
                         net (fo=9, routed)           1.861     2.486    reg_file_port_map/data_out1[32]
    SLICE_X43Y13         LUT6 (Prop_lut6_I0_O)        0.124     2.610 r  reg_file_port_map/registers[0][35]_i_3/O
                         net (fo=4, routed)           0.328     2.938    reg_file_port_map/operations/paddw_port_map/paddw64_inst2/paddw16_inst0/c_2
    SLICE_X42Y14         LUT6 (Prop_lut6_I5_O)        0.124     3.062 r  reg_file_port_map/registers[0][41]_i_10/O
                         net (fo=1, routed)           0.161     3.223    reg_file_port_map/registers[0][41]_i_10_n_1
    SLICE_X42Y14         LUT6 (Prop_lut6_I0_O)        0.124     3.347 r  reg_file_port_map/registers[0][41]_i_7/O
                         net (fo=6, routed)           1.491     4.837    reg_file_port_map/operations/paddw_port_map/paddw64_inst2/cin_signal_1
    SLICE_X43Y17         LUT6 (Prop_lut6_I5_O)        0.124     4.961 r  reg_file_port_map/registers[0][49]_i_10/O
                         net (fo=1, routed)           0.149     5.110    reg_file_port_map/registers[0][49]_i_10_n_1
    SLICE_X43Y17         LUT6 (Prop_lut6_I0_O)        0.124     5.234 r  reg_file_port_map/registers[0][49]_i_9/O
                         net (fo=2, routed)           1.001     6.236    reg_file_port_map/operations/paddw_port_map/paddw64_inst2/paddw16_inst1/c_4
    SLICE_X45Y17         LUT6 (Prop_lut6_I5_O)        0.124     6.360 r  reg_file_port_map/registers[0][50]_i_8/O
                         net (fo=1, routed)           0.810     7.169    reg_file_port_map/registers[0][50]_i_8_n_1
    SLICE_X44Y18         LUT6 (Prop_lut6_I0_O)        0.124     7.293 r  reg_file_port_map/registers[0][50]_i_7/O
                         net (fo=3, routed)           0.966     8.260    reg_file_port_map/operations/paddd_port_map/paddd64_inst2/paddd32_inst2/c_1
    SLICE_X44Y21         LUT6 (Prop_lut6_I5_O)        0.124     8.384 r  reg_file_port_map/registers[0][57]_i_10/O
                         net (fo=1, routed)           0.818     9.201    reg_file_port_map/registers[0][57]_i_10_n_1
    SLICE_X42Y21         LUT6 (Prop_lut6_I0_O)        0.124     9.325 r  reg_file_port_map/registers[0][57]_i_5/O
                         net (fo=2, routed)           1.138    10.464    reg_file_port_map/operations/paddd_port_map/paddd64_inst2/paddd32_inst2/c_6
    SLICE_X38Y19         LUT5 (Prop_lut5_I0_O)        0.124    10.588 r  reg_file_port_map/registers[0][57]_i_2/O
                         net (fo=2, routed)           0.702    11.290    reg_file_port_map/operations/paddd_port_map/paddd64_inst2/paddd32_inst3/c_0
    SLICE_X38Y19         LUT5 (Prop_lut5_I0_O)        0.124    11.414 r  reg_file_port_map/registers[0][59]_i_2/O
                         net (fo=2, routed)           0.661    12.075    reg_file_port_map/operations/paddd_port_map/paddd64_inst2/paddd32_inst3/c_2
    SLICE_X36Y20         LUT5 (Prop_lut5_I0_O)        0.124    12.199 r  reg_file_port_map/registers[0][61]_i_2/O
                         net (fo=2, routed)           0.843    13.042    reg_file_port_map/operations/paddd_port_map/paddd64_inst2/paddd32_inst3/c_4
    SLICE_X34Y20         LUT6 (Prop_lut6_I2_O)        0.124    13.166 r  reg_file_port_map/registers[0][63]_i_7/O
                         net (fo=1, routed)           1.077    14.243    reg_file_port_map/registers[0][63]_i_7_n_1
    SLICE_X34Y17         LUT6 (Prop_lut6_I4_O)        0.124    14.367 r  reg_file_port_map/registers[0][63]_i_2/O
                         net (fo=11, routed)          1.046    15.413    reg_file_port_map/D[63]
    SLICE_X32Y19         FDCE                                         r  reg_file_port_map/registers_reg[6][63]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_file_port_map/data_out2_reg[50]/G
                            (positive level-sensitive latch)
  Destination:            data_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.401ns  (logic 3.097ns (20.109%)  route 12.304ns (79.891%))
  Logic Levels:           14  (LDCE=1 LUT3=2 LUT5=6 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         LDCE                         0.000     0.000 r  reg_file_port_map/data_out2_reg[50]/G
    SLICE_X44Y18         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  reg_file_port_map/data_out2_reg[50]/Q
                         net (fo=11, routed)          1.438     1.997    reg_file_port_map/data_out2[50]
    SLICE_X43Y20         LUT6 (Prop_lut6_I4_O)        0.124     2.121 r  reg_file_port_map/registers[0][53]_i_6/O
                         net (fo=5, routed)           0.849     2.971    reg_file_port_map/operations/paddw_port_map/paddw64_inst3/paddw16_inst0/c_2
    SLICE_X41Y21         LUT5 (Prop_lut5_I0_O)        0.152     3.123 r  reg_file_port_map/registers[0][54]_i_9/O
                         net (fo=3, routed)           0.668     3.790    reg_file_port_map/operations/paddw_port_map/paddw64_inst3/paddw16_inst0/c_4
    SLICE_X41Y21         LUT5 (Prop_lut5_I0_O)        0.354     4.144 r  reg_file_port_map/registers[0][55]_i_7/O
                         net (fo=3, routed)           0.835     4.979    reg_file_port_map/operations/paddw_port_map/paddw64_inst3/paddw16_inst0/c_6
    SLICE_X39Y21         LUT3 (Prop_lut3_I0_O)        0.332     5.311 r  reg_file_port_map/registers[0][54]_i_11/O
                         net (fo=6, routed)           1.455     6.766    reg_file_port_map/operations/paddw_port_map/paddw64_inst3/cin_signal_1
    SLICE_X37Y19         LUT5 (Prop_lut5_I0_O)        0.152     6.918 r  reg_file_port_map/registers[0][58]_i_6/O
                         net (fo=3, routed)           0.651     7.569    reg_file_port_map/operations/paddw_port_map/paddw64_inst3/paddw16_inst1/c_1
    SLICE_X36Y20         LUT5 (Prop_lut5_I0_O)        0.326     7.895 r  reg_file_port_map/registers[0][60]_i_5/O
                         net (fo=3, routed)           0.576     8.472    reg_file_port_map/operations/paddw_port_map/paddw64_inst3/paddw16_inst1/c_3
    SLICE_X35Y19         LUT5 (Prop_lut5_I0_O)        0.124     8.596 r  reg_file_port_map/registers[0][62]_i_5/O
                         net (fo=4, routed)           1.101     9.696    reg_file_port_map/operations/paddw_port_map/paddw64_inst3/paddw16_inst1/c_5
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.152     9.848 r  reg_file_port_map/registers[0][63]_i_10/O
                         net (fo=3, routed)           0.839    10.687    reg_file_port_map/operations/paddw_port_map/paddw64_inst3/paddw16_inst1/c_6
    SLICE_X35Y18         LUT6 (Prop_lut6_I4_O)        0.326    11.013 r  reg_file_port_map/registers[0][54]_i_12/O
                         net (fo=2, routed)           0.650    11.663    reg_file_port_map/registers[0][54]_i_12_n_1
    SLICE_X35Y19         LUT5 (Prop_lut5_I4_O)        0.124    11.787 r  reg_file_port_map/registers[0][54]_i_6/O
                         net (fo=8, routed)           1.375    13.162    reg_file_port_map/registers[0][54]_i_6_n_1
    SLICE_X45Y19         LUT6 (Prop_lut6_I0_O)        0.124    13.286 r  reg_file_port_map/registers[0][49]_i_2/O
                         net (fo=1, routed)           0.151    13.437    reg_file_port_map/registers[0][49]_i_2_n_1
    SLICE_X45Y19         LUT6 (Prop_lut6_I0_O)        0.124    13.561 r  reg_file_port_map/registers[0][49]_i_1/O
                         net (fo=11, routed)          1.716    15.277    reg_file_port_map/D[49]
    SLICE_X41Y13         LUT6 (Prop_lut6_I1_O)        0.124    15.401 r  reg_file_port_map/data[1]_i_1/O
                         net (fo=1, routed)           0.000    15.401    p_0_in[1]
    SLICE_X41Y13         FDRE                                         r  data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_file_port_map/data_out2_reg[50]/G
                            (positive level-sensitive latch)
  Destination:            reg_file_port_map/registers_reg[7][48]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.367ns  (logic 2.973ns (19.347%)  route 12.394ns (80.653%))
  Logic Levels:           13  (LDCE=1 LUT3=2 LUT5=6 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         LDCE                         0.000     0.000 r  reg_file_port_map/data_out2_reg[50]/G
    SLICE_X44Y18         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  reg_file_port_map/data_out2_reg[50]/Q
                         net (fo=11, routed)          1.438     1.997    reg_file_port_map/data_out2[50]
    SLICE_X43Y20         LUT6 (Prop_lut6_I4_O)        0.124     2.121 r  reg_file_port_map/registers[0][53]_i_6/O
                         net (fo=5, routed)           0.849     2.971    reg_file_port_map/operations/paddw_port_map/paddw64_inst3/paddw16_inst0/c_2
    SLICE_X41Y21         LUT5 (Prop_lut5_I0_O)        0.152     3.123 r  reg_file_port_map/registers[0][54]_i_9/O
                         net (fo=3, routed)           0.668     3.790    reg_file_port_map/operations/paddw_port_map/paddw64_inst3/paddw16_inst0/c_4
    SLICE_X41Y21         LUT5 (Prop_lut5_I0_O)        0.354     4.144 r  reg_file_port_map/registers[0][55]_i_7/O
                         net (fo=3, routed)           0.835     4.979    reg_file_port_map/operations/paddw_port_map/paddw64_inst3/paddw16_inst0/c_6
    SLICE_X39Y21         LUT3 (Prop_lut3_I0_O)        0.332     5.311 r  reg_file_port_map/registers[0][54]_i_11/O
                         net (fo=6, routed)           1.455     6.766    reg_file_port_map/operations/paddw_port_map/paddw64_inst3/cin_signal_1
    SLICE_X37Y19         LUT5 (Prop_lut5_I0_O)        0.152     6.918 r  reg_file_port_map/registers[0][58]_i_6/O
                         net (fo=3, routed)           0.651     7.569    reg_file_port_map/operations/paddw_port_map/paddw64_inst3/paddw16_inst1/c_1
    SLICE_X36Y20         LUT5 (Prop_lut5_I0_O)        0.326     7.895 r  reg_file_port_map/registers[0][60]_i_5/O
                         net (fo=3, routed)           0.576     8.472    reg_file_port_map/operations/paddw_port_map/paddw64_inst3/paddw16_inst1/c_3
    SLICE_X35Y19         LUT5 (Prop_lut5_I0_O)        0.124     8.596 r  reg_file_port_map/registers[0][62]_i_5/O
                         net (fo=4, routed)           1.101     9.696    reg_file_port_map/operations/paddw_port_map/paddw64_inst3/paddw16_inst1/c_5
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.152     9.848 r  reg_file_port_map/registers[0][63]_i_10/O
                         net (fo=3, routed)           0.839    10.687    reg_file_port_map/operations/paddw_port_map/paddw64_inst3/paddw16_inst1/c_6
    SLICE_X35Y18         LUT6 (Prop_lut6_I4_O)        0.326    11.013 r  reg_file_port_map/registers[0][54]_i_12/O
                         net (fo=2, routed)           0.650    11.663    reg_file_port_map/registers[0][54]_i_12_n_1
    SLICE_X35Y19         LUT5 (Prop_lut5_I4_O)        0.124    11.787 r  reg_file_port_map/registers[0][54]_i_6/O
                         net (fo=8, routed)           1.161    12.948    reg_file_port_map/registers[0][54]_i_6_n_1
    SLICE_X41Y18         LUT6 (Prop_lut6_I0_O)        0.124    13.072 r  reg_file_port_map/registers[0][48]_i_2/O
                         net (fo=1, routed)           0.988    14.060    reg_file_port_map/registers[0][48]_i_2_n_1
    SLICE_X41Y20         LUT6 (Prop_lut6_I0_O)        0.124    14.184 r  reg_file_port_map/registers[0][48]_i_1/O
                         net (fo=11, routed)          1.183    15.367    reg_file_port_map/D[48]
    SLICE_X45Y21         FDCE                                         r  reg_file_port_map/registers_reg[7][48]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_file_port_map/data_out1_reg[32]/G
                            (positive level-sensitive latch)
  Destination:            data_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.354ns  (logic 3.174ns (20.672%)  route 12.180ns (79.328%))
  Logic Levels:           16  (LDCE=1 LUT5=6 LUT6=9)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y11         LDCE                         0.000     0.000 r  reg_file_port_map/data_out1_reg[32]/G
    SLICE_X46Y11         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  reg_file_port_map/data_out1_reg[32]/Q
                         net (fo=9, routed)           1.861     2.486    reg_file_port_map/data_out1[32]
    SLICE_X43Y13         LUT6 (Prop_lut6_I0_O)        0.124     2.610 r  reg_file_port_map/registers[0][35]_i_3/O
                         net (fo=4, routed)           0.328     2.938    reg_file_port_map/operations/paddw_port_map/paddw64_inst2/paddw16_inst0/c_2
    SLICE_X42Y14         LUT6 (Prop_lut6_I5_O)        0.124     3.062 r  reg_file_port_map/registers[0][41]_i_10/O
                         net (fo=1, routed)           0.161     3.223    reg_file_port_map/registers[0][41]_i_10_n_1
    SLICE_X42Y14         LUT6 (Prop_lut6_I0_O)        0.124     3.347 r  reg_file_port_map/registers[0][41]_i_7/O
                         net (fo=6, routed)           1.491     4.837    reg_file_port_map/operations/paddw_port_map/paddw64_inst2/cin_signal_1
    SLICE_X43Y17         LUT6 (Prop_lut6_I5_O)        0.124     4.961 r  reg_file_port_map/registers[0][49]_i_10/O
                         net (fo=1, routed)           0.149     5.110    reg_file_port_map/registers[0][49]_i_10_n_1
    SLICE_X43Y17         LUT6 (Prop_lut6_I0_O)        0.124     5.234 r  reg_file_port_map/registers[0][49]_i_9/O
                         net (fo=2, routed)           1.001     6.236    reg_file_port_map/operations/paddw_port_map/paddw64_inst2/paddw16_inst1/c_4
    SLICE_X45Y17         LUT6 (Prop_lut6_I5_O)        0.124     6.360 r  reg_file_port_map/registers[0][50]_i_8/O
                         net (fo=1, routed)           0.810     7.169    reg_file_port_map/registers[0][50]_i_8_n_1
    SLICE_X44Y18         LUT6 (Prop_lut6_I0_O)        0.124     7.293 r  reg_file_port_map/registers[0][50]_i_7/O
                         net (fo=3, routed)           0.596     7.889    reg_file_port_map/operations/paddd_port_map/paddd64_inst2/paddd32_inst2/c_1
    SLICE_X44Y20         LUT5 (Prop_lut5_I0_O)        0.124     8.013 r  reg_file_port_map/registers[0][52]_i_7/O
                         net (fo=2, routed)           0.833     8.846    reg_file_port_map/operations/paddd_port_map/paddd64_inst2/paddd32_inst2/c_3
    SLICE_X42Y21         LUT5 (Prop_lut5_I0_O)        0.153     8.999 r  reg_file_port_map/registers[0][58]_i_10/O
                         net (fo=2, routed)           0.834     9.833    reg_file_port_map/operations/paddd_port_map/paddd64_inst2/paddd32_inst2/c_5
    SLICE_X40Y21         LUT5 (Prop_lut5_I0_O)        0.331    10.164 r  reg_file_port_map/registers[0][58]_i_5/O
                         net (fo=2, routed)           0.854    11.018    reg_file_port_map/operations/paddd_port_map/paddd64_inst2/cin_signal_3
    SLICE_X39Y20         LUT5 (Prop_lut5_I0_O)        0.124    11.142 r  reg_file_port_map/registers[0][58]_i_2/O
                         net (fo=2, routed)           0.437    11.578    reg_file_port_map/operations/paddd_port_map/paddd64_inst2/paddd32_inst3/c_1
    SLICE_X38Y19         LUT5 (Prop_lut5_I0_O)        0.117    11.695 r  reg_file_port_map/registers[0][60]_i_2/O
                         net (fo=2, routed)           0.815    12.510    reg_file_port_map/operations/paddd_port_map/paddd64_inst2/paddd32_inst3/c_3
    SLICE_X37Y19         LUT5 (Prop_lut5_I0_O)        0.376    12.886 r  reg_file_port_map/registers[0][62]_i_2/O
                         net (fo=1, routed)           0.760    13.646    reg_file_port_map/operations/paddd_port_map/paddd64_inst2/paddd32_inst3/c_5
    SLICE_X36Y18         LUT6 (Prop_lut6_I0_O)        0.332    13.978 r  reg_file_port_map/registers[0][62]_i_1/O
                         net (fo=11, routed)          1.252    15.230    reg_file_port_map/D[62]
    SLICE_X38Y15         LUT6 (Prop_lut6_I1_O)        0.124    15.354 r  reg_file_port_map/data[14]_i_1/O
                         net (fo=1, routed)           0.000    15.354    p_0_in[14]
    SLICE_X38Y15         FDRE                                         r  data_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_file_port_map/data_out1_reg[32]/G
                            (positive level-sensitive latch)
  Destination:            reg_file_port_map/registers_reg[5][63]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.297ns  (logic 2.361ns (15.435%)  route 12.936ns (84.565%))
  Logic Levels:           15  (LDCE=1 LUT5=3 LUT6=11)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y11         LDCE                         0.000     0.000 r  reg_file_port_map/data_out1_reg[32]/G
    SLICE_X46Y11         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  reg_file_port_map/data_out1_reg[32]/Q
                         net (fo=9, routed)           1.861     2.486    reg_file_port_map/data_out1[32]
    SLICE_X43Y13         LUT6 (Prop_lut6_I0_O)        0.124     2.610 r  reg_file_port_map/registers[0][35]_i_3/O
                         net (fo=4, routed)           0.328     2.938    reg_file_port_map/operations/paddw_port_map/paddw64_inst2/paddw16_inst0/c_2
    SLICE_X42Y14         LUT6 (Prop_lut6_I5_O)        0.124     3.062 r  reg_file_port_map/registers[0][41]_i_10/O
                         net (fo=1, routed)           0.161     3.223    reg_file_port_map/registers[0][41]_i_10_n_1
    SLICE_X42Y14         LUT6 (Prop_lut6_I0_O)        0.124     3.347 r  reg_file_port_map/registers[0][41]_i_7/O
                         net (fo=6, routed)           1.491     4.837    reg_file_port_map/operations/paddw_port_map/paddw64_inst2/cin_signal_1
    SLICE_X43Y17         LUT6 (Prop_lut6_I5_O)        0.124     4.961 r  reg_file_port_map/registers[0][49]_i_10/O
                         net (fo=1, routed)           0.149     5.110    reg_file_port_map/registers[0][49]_i_10_n_1
    SLICE_X43Y17         LUT6 (Prop_lut6_I0_O)        0.124     5.234 r  reg_file_port_map/registers[0][49]_i_9/O
                         net (fo=2, routed)           1.001     6.236    reg_file_port_map/operations/paddw_port_map/paddw64_inst2/paddw16_inst1/c_4
    SLICE_X45Y17         LUT6 (Prop_lut6_I5_O)        0.124     6.360 r  reg_file_port_map/registers[0][50]_i_8/O
                         net (fo=1, routed)           0.810     7.169    reg_file_port_map/registers[0][50]_i_8_n_1
    SLICE_X44Y18         LUT6 (Prop_lut6_I0_O)        0.124     7.293 r  reg_file_port_map/registers[0][50]_i_7/O
                         net (fo=3, routed)           0.966     8.260    reg_file_port_map/operations/paddd_port_map/paddd64_inst2/paddd32_inst2/c_1
    SLICE_X44Y21         LUT6 (Prop_lut6_I5_O)        0.124     8.384 r  reg_file_port_map/registers[0][57]_i_10/O
                         net (fo=1, routed)           0.818     9.201    reg_file_port_map/registers[0][57]_i_10_n_1
    SLICE_X42Y21         LUT6 (Prop_lut6_I0_O)        0.124     9.325 r  reg_file_port_map/registers[0][57]_i_5/O
                         net (fo=2, routed)           1.138    10.464    reg_file_port_map/operations/paddd_port_map/paddd64_inst2/paddd32_inst2/c_6
    SLICE_X38Y19         LUT5 (Prop_lut5_I0_O)        0.124    10.588 r  reg_file_port_map/registers[0][57]_i_2/O
                         net (fo=2, routed)           0.702    11.290    reg_file_port_map/operations/paddd_port_map/paddd64_inst2/paddd32_inst3/c_0
    SLICE_X38Y19         LUT5 (Prop_lut5_I0_O)        0.124    11.414 r  reg_file_port_map/registers[0][59]_i_2/O
                         net (fo=2, routed)           0.661    12.075    reg_file_port_map/operations/paddd_port_map/paddd64_inst2/paddd32_inst3/c_2
    SLICE_X36Y20         LUT5 (Prop_lut5_I0_O)        0.124    12.199 r  reg_file_port_map/registers[0][61]_i_2/O
                         net (fo=2, routed)           0.843    13.042    reg_file_port_map/operations/paddd_port_map/paddd64_inst2/paddd32_inst3/c_4
    SLICE_X34Y20         LUT6 (Prop_lut6_I2_O)        0.124    13.166 r  reg_file_port_map/registers[0][63]_i_7/O
                         net (fo=1, routed)           1.077    14.243    reg_file_port_map/registers[0][63]_i_7_n_1
    SLICE_X34Y17         LUT6 (Prop_lut6_I4_O)        0.124    14.367 r  reg_file_port_map/registers[0][63]_i_2/O
                         net (fo=11, routed)          0.930    15.297    reg_file_port_map/D[63]
    SLICE_X35Y19         FDCE                                         r  reg_file_port_map/registers_reg[5][63]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_file_port_map/data_out2_reg[50]/G
                            (positive level-sensitive latch)
  Destination:            data_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.278ns  (logic 3.097ns (20.271%)  route 12.181ns (79.729%))
  Logic Levels:           14  (LDCE=1 LUT3=2 LUT5=5 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         LDCE                         0.000     0.000 r  reg_file_port_map/data_out2_reg[50]/G
    SLICE_X44Y18         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  reg_file_port_map/data_out2_reg[50]/Q
                         net (fo=11, routed)          1.438     1.997    reg_file_port_map/data_out2[50]
    SLICE_X43Y20         LUT6 (Prop_lut6_I4_O)        0.124     2.121 r  reg_file_port_map/registers[0][53]_i_6/O
                         net (fo=5, routed)           0.849     2.971    reg_file_port_map/operations/paddw_port_map/paddw64_inst3/paddw16_inst0/c_2
    SLICE_X41Y21         LUT5 (Prop_lut5_I0_O)        0.152     3.123 r  reg_file_port_map/registers[0][54]_i_9/O
                         net (fo=3, routed)           0.668     3.790    reg_file_port_map/operations/paddw_port_map/paddw64_inst3/paddw16_inst0/c_4
    SLICE_X41Y21         LUT5 (Prop_lut5_I0_O)        0.354     4.144 r  reg_file_port_map/registers[0][55]_i_7/O
                         net (fo=3, routed)           0.835     4.979    reg_file_port_map/operations/paddw_port_map/paddw64_inst3/paddw16_inst0/c_6
    SLICE_X39Y21         LUT3 (Prop_lut3_I0_O)        0.332     5.311 r  reg_file_port_map/registers[0][54]_i_11/O
                         net (fo=6, routed)           1.455     6.766    reg_file_port_map/operations/paddw_port_map/paddw64_inst3/cin_signal_1
    SLICE_X37Y19         LUT5 (Prop_lut5_I0_O)        0.152     6.918 r  reg_file_port_map/registers[0][58]_i_6/O
                         net (fo=3, routed)           0.651     7.569    reg_file_port_map/operations/paddw_port_map/paddw64_inst3/paddw16_inst1/c_1
    SLICE_X36Y20         LUT5 (Prop_lut5_I0_O)        0.326     7.895 r  reg_file_port_map/registers[0][60]_i_5/O
                         net (fo=3, routed)           0.576     8.472    reg_file_port_map/operations/paddw_port_map/paddw64_inst3/paddw16_inst1/c_3
    SLICE_X35Y19         LUT5 (Prop_lut5_I0_O)        0.124     8.596 r  reg_file_port_map/registers[0][62]_i_5/O
                         net (fo=4, routed)           1.101     9.696    reg_file_port_map/operations/paddw_port_map/paddw64_inst3/paddw16_inst1/c_5
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.152     9.848 r  reg_file_port_map/registers[0][63]_i_10/O
                         net (fo=3, routed)           0.839    10.687    reg_file_port_map/operations/paddw_port_map/paddw64_inst3/paddw16_inst1/c_6
    SLICE_X35Y18         LUT6 (Prop_lut6_I4_O)        0.326    11.013 r  reg_file_port_map/registers[0][54]_i_12/O
                         net (fo=2, routed)           0.677    11.690    reg_file_port_map/registers[0][54]_i_12_n_1
    SLICE_X35Y18         LUT6 (Prop_lut6_I5_O)        0.124    11.814 r  reg_file_port_map/registers[0][62]_i_7/O
                         net (fo=6, routed)           1.292    13.106    reg_file_port_map/registers[0][62]_i_7_n_1
    SLICE_X37Y21         LUT6 (Prop_lut6_I0_O)        0.124    13.230 r  reg_file_port_map/registers[0][60]_i_4/O
                         net (fo=1, routed)           0.433    13.663    reg_file_port_map/registers[0][60]_i_4_n_1
    SLICE_X37Y21         LUT6 (Prop_lut6_I5_O)        0.124    13.787 r  reg_file_port_map/registers[0][60]_i_1/O
                         net (fo=11, routed)          1.367    15.154    reg_file_port_map/D[60]
    SLICE_X41Y14         LUT6 (Prop_lut6_I1_O)        0.124    15.278 r  reg_file_port_map/data[12]_i_1/O
                         net (fo=1, routed)           0.000    15.278    p_0_in[12]
    SLICE_X41Y14         FDRE                                         r  data_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_file_port_map/data_out2_reg[50]/G
                            (positive level-sensitive latch)
  Destination:            reg_file_port_map/registers_reg[6][48]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.267ns  (logic 2.973ns (19.473%)  route 12.294ns (80.527%))
  Logic Levels:           13  (LDCE=1 LUT3=2 LUT5=6 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         LDCE                         0.000     0.000 r  reg_file_port_map/data_out2_reg[50]/G
    SLICE_X44Y18         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  reg_file_port_map/data_out2_reg[50]/Q
                         net (fo=11, routed)          1.438     1.997    reg_file_port_map/data_out2[50]
    SLICE_X43Y20         LUT6 (Prop_lut6_I4_O)        0.124     2.121 r  reg_file_port_map/registers[0][53]_i_6/O
                         net (fo=5, routed)           0.849     2.971    reg_file_port_map/operations/paddw_port_map/paddw64_inst3/paddw16_inst0/c_2
    SLICE_X41Y21         LUT5 (Prop_lut5_I0_O)        0.152     3.123 r  reg_file_port_map/registers[0][54]_i_9/O
                         net (fo=3, routed)           0.668     3.790    reg_file_port_map/operations/paddw_port_map/paddw64_inst3/paddw16_inst0/c_4
    SLICE_X41Y21         LUT5 (Prop_lut5_I0_O)        0.354     4.144 r  reg_file_port_map/registers[0][55]_i_7/O
                         net (fo=3, routed)           0.835     4.979    reg_file_port_map/operations/paddw_port_map/paddw64_inst3/paddw16_inst0/c_6
    SLICE_X39Y21         LUT3 (Prop_lut3_I0_O)        0.332     5.311 r  reg_file_port_map/registers[0][54]_i_11/O
                         net (fo=6, routed)           1.455     6.766    reg_file_port_map/operations/paddw_port_map/paddw64_inst3/cin_signal_1
    SLICE_X37Y19         LUT5 (Prop_lut5_I0_O)        0.152     6.918 r  reg_file_port_map/registers[0][58]_i_6/O
                         net (fo=3, routed)           0.651     7.569    reg_file_port_map/operations/paddw_port_map/paddw64_inst3/paddw16_inst1/c_1
    SLICE_X36Y20         LUT5 (Prop_lut5_I0_O)        0.326     7.895 r  reg_file_port_map/registers[0][60]_i_5/O
                         net (fo=3, routed)           0.576     8.472    reg_file_port_map/operations/paddw_port_map/paddw64_inst3/paddw16_inst1/c_3
    SLICE_X35Y19         LUT5 (Prop_lut5_I0_O)        0.124     8.596 r  reg_file_port_map/registers[0][62]_i_5/O
                         net (fo=4, routed)           1.101     9.696    reg_file_port_map/operations/paddw_port_map/paddw64_inst3/paddw16_inst1/c_5
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.152     9.848 r  reg_file_port_map/registers[0][63]_i_10/O
                         net (fo=3, routed)           0.839    10.687    reg_file_port_map/operations/paddw_port_map/paddw64_inst3/paddw16_inst1/c_6
    SLICE_X35Y18         LUT6 (Prop_lut6_I4_O)        0.326    11.013 r  reg_file_port_map/registers[0][54]_i_12/O
                         net (fo=2, routed)           0.650    11.663    reg_file_port_map/registers[0][54]_i_12_n_1
    SLICE_X35Y19         LUT5 (Prop_lut5_I4_O)        0.124    11.787 r  reg_file_port_map/registers[0][54]_i_6/O
                         net (fo=8, routed)           1.161    12.948    reg_file_port_map/registers[0][54]_i_6_n_1
    SLICE_X41Y18         LUT6 (Prop_lut6_I0_O)        0.124    13.072 r  reg_file_port_map/registers[0][48]_i_2/O
                         net (fo=1, routed)           0.988    14.060    reg_file_port_map/registers[0][48]_i_2_n_1
    SLICE_X41Y20         LUT6 (Prop_lut6_I0_O)        0.124    14.184 r  reg_file_port_map/registers[0][48]_i_1/O
                         net (fo=11, routed)          1.084    15.267    reg_file_port_map/D[48]
    SLICE_X43Y23         FDCE                                         r  reg_file_port_map/registers_reg[6][48]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ok_delayed_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            write_en_signal_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.141ns (54.753%)  route 0.117ns (45.247%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y19         FDRE                         0.000     0.000 r  ok_delayed_reg/C
    SLICE_X28Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ok_delayed_reg/Q
                         net (fo=1, routed)           0.117     0.258    ok_delayed
    SLICE_X28Y19         FDRE                                         r  write_en_signal_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_file_port_map/registers_reg[5][2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            reg_file_port_map/data_out2_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.251ns (79.158%)  route 0.066ns (20.842%))
  Logic Levels:           3  (FDCE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y8          FDCE                         0.000     0.000 r  reg_file_port_map/registers_reg[5][2]/C
    SLICE_X44Y8          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  reg_file_port_map/registers_reg[5][2]/Q
                         net (fo=2, routed)           0.066     0.207    reg_file_port_map/registers_reg[5][2]
    SLICE_X45Y8          LUT6 (Prop_lut6_I3_O)        0.045     0.252 r  reg_file_port_map/data_out2_reg[2]_i_3/O
                         net (fo=1, routed)           0.000     0.252    reg_file_port_map/data_out2_reg[2]_i_3_n_1
    SLICE_X45Y8          MUXF7 (Prop_muxf7_I1_O)      0.065     0.317 r  reg_file_port_map/data_out2_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.317    reg_file_port_map/data_out2_reg[2]_i_1_n_1
    SLICE_X45Y8          LDCE                                         r  reg_file_port_map/data_out2_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_file_port_map/registers_reg[0][8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            reg_file_port_map/data_out1_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.248ns (78.065%)  route 0.070ns (21.935%))
  Logic Levels:           3  (FDCE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDCE                         0.000     0.000 r  reg_file_port_map/registers_reg[0][8]/C
    SLICE_X33Y7          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  reg_file_port_map/registers_reg[0][8]/Q
                         net (fo=2, routed)           0.070     0.211    reg_file_port_map/registers_reg[0][8]
    SLICE_X32Y7          LUT6 (Prop_lut6_I5_O)        0.045     0.256 r  reg_file_port_map/data_out1_reg[8]_i_2/O
                         net (fo=1, routed)           0.000     0.256    reg_file_port_map/data_out1_reg[8]_i_2_n_1
    SLICE_X32Y7          MUXF7 (Prop_muxf7_I0_O)      0.062     0.318 r  reg_file_port_map/data_out1_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     0.318    reg_file_port_map/registers[0]_7[8]
    SLICE_X32Y7          LDCE                                         r  reg_file_port_map/data_out1_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_file_port_map/registers_reg[6][31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            reg_file_port_map/data_out1_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.250ns (78.557%)  route 0.068ns (21.443%))
  Logic Levels:           3  (FDCE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDCE                         0.000     0.000 r  reg_file_port_map/registers_reg[6][31]/C
    SLICE_X31Y16         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  reg_file_port_map/registers_reg[6][31]/Q
                         net (fo=2, routed)           0.068     0.209    reg_file_port_map/registers_reg[6][31]
    SLICE_X30Y16         LUT6 (Prop_lut6_I1_O)        0.045     0.254 r  reg_file_port_map/data_out1_reg[31]_i_3/O
                         net (fo=1, routed)           0.000     0.254    reg_file_port_map/data_out1_reg[31]_i_3_n_1
    SLICE_X30Y16         MUXF7 (Prop_muxf7_I1_O)      0.064     0.318 r  reg_file_port_map/data_out1_reg[31]_i_1/O
                         net (fo=1, routed)           0.000     0.318    reg_file_port_map/registers[0]_7[31]
    SLICE_X30Y16         LDCE                                         r  reg_file_port_map/data_out1_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_file_port_map/registers_reg[6][6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            reg_file_port_map/data_out2_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.251ns (78.043%)  route 0.071ns (21.957%))
  Logic Levels:           3  (FDCE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDCE                         0.000     0.000 r  reg_file_port_map/registers_reg[6][6]/C
    SLICE_X41Y6          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  reg_file_port_map/registers_reg[6][6]/Q
                         net (fo=2, routed)           0.071     0.212    reg_file_port_map/registers_reg[6][6]
    SLICE_X40Y6          LUT6 (Prop_lut6_I1_O)        0.045     0.257 r  reg_file_port_map/data_out2_reg[6]_i_3/O
                         net (fo=1, routed)           0.000     0.257    reg_file_port_map/data_out2_reg[6]_i_3_n_1
    SLICE_X40Y6          MUXF7 (Prop_muxf7_I1_O)      0.065     0.322 r  reg_file_port_map/data_out2_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.322    reg_file_port_map/data_out2_reg[6]_i_1_n_1
    SLICE_X40Y6          LDCE                                         r  reg_file_port_map/data_out2_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_file_port_map/registers_reg[4][50]/C
                            (rising edge-triggered cell FDCE)
  Destination:            reg_file_port_map/data_out2_reg[50]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.251ns (78.027%)  route 0.071ns (21.973%))
  Logic Levels:           3  (FDCE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y18         FDCE                         0.000     0.000 r  reg_file_port_map/registers_reg[4][50]/C
    SLICE_X45Y18         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  reg_file_port_map/registers_reg[4][50]/Q
                         net (fo=2, routed)           0.071     0.212    reg_file_port_map/registers_reg[4][50]
    SLICE_X44Y18         LUT6 (Prop_lut6_I5_O)        0.045     0.257 r  reg_file_port_map/data_out2_reg[50]_i_3/O
                         net (fo=1, routed)           0.000     0.257    reg_file_port_map/data_out2_reg[50]_i_3_n_1
    SLICE_X44Y18         MUXF7 (Prop_muxf7_I1_O)      0.065     0.322 r  reg_file_port_map/data_out2_reg[50]_i_1/O
                         net (fo=1, routed)           0.000     0.322    reg_file_port_map/data_out2_reg[50]_i_1_n_1
    SLICE_X44Y18         LDCE                                         r  reg_file_port_map/data_out2_reg[50]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_file_port_map/registers_reg[1][17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            reg_file_port_map/data_out1_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.248ns (71.508%)  route 0.099ns (28.492%))
  Logic Levels:           3  (FDCE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y11         FDCE                         0.000     0.000 r  reg_file_port_map/registers_reg[1][17]/C
    SLICE_X36Y11         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  reg_file_port_map/registers_reg[1][17]/Q
                         net (fo=2, routed)           0.099     0.240    reg_file_port_map/registers_reg[1][17]
    SLICE_X37Y11         LUT6 (Prop_lut6_I3_O)        0.045     0.285 r  reg_file_port_map/data_out1_reg[17]_i_2/O
                         net (fo=1, routed)           0.000     0.285    reg_file_port_map/data_out1_reg[17]_i_2_n_1
    SLICE_X37Y11         MUXF7 (Prop_muxf7_I0_O)      0.062     0.347 r  reg_file_port_map/data_out1_reg[17]_i_1/O
                         net (fo=1, routed)           0.000     0.347    reg_file_port_map/registers[0]_7[17]
    SLICE_X37Y11         LDCE                                         r  reg_file_port_map/data_out1_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_file_port_map/registers_reg[0][48]/C
                            (rising edge-triggered cell FDCE)
  Destination:            reg_file_port_map/data_out2_reg[48]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.248ns (71.508%)  route 0.099ns (28.492%))
  Logic Levels:           3  (FDCE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y24         FDCE                         0.000     0.000 r  reg_file_port_map/registers_reg[0][48]/C
    SLICE_X44Y24         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  reg_file_port_map/registers_reg[0][48]/Q
                         net (fo=2, routed)           0.099     0.240    reg_file_port_map/registers_reg[0][48]
    SLICE_X45Y24         LUT6 (Prop_lut6_I5_O)        0.045     0.285 r  reg_file_port_map/data_out2_reg[48]_i_2/O
                         net (fo=1, routed)           0.000     0.285    reg_file_port_map/data_out2_reg[48]_i_2_n_1
    SLICE_X45Y24         MUXF7 (Prop_muxf7_I0_O)      0.062     0.347 r  reg_file_port_map/data_out2_reg[48]_i_1/O
                         net (fo=1, routed)           0.000     0.347    reg_file_port_map/data_out2_reg[48]_i_1_n_1
    SLICE_X45Y24         LDCE                                         r  reg_file_port_map/data_out2_reg[48]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_file_port_map/registers_reg[4][19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            reg_file_port_map/data_out1_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.251ns (71.958%)  route 0.098ns (28.042%))
  Logic Levels:           3  (FDCE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDCE                         0.000     0.000 r  reg_file_port_map/registers_reg[4][19]/C
    SLICE_X36Y5          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  reg_file_port_map/registers_reg[4][19]/Q
                         net (fo=2, routed)           0.098     0.239    reg_file_port_map/registers_reg[4][19]
    SLICE_X37Y5          LUT6 (Prop_lut6_I5_O)        0.045     0.284 r  reg_file_port_map/data_out1_reg[19]_i_3/O
                         net (fo=1, routed)           0.000     0.284    reg_file_port_map/data_out1_reg[19]_i_3_n_1
    SLICE_X37Y5          MUXF7 (Prop_muxf7_I1_O)      0.065     0.349 r  reg_file_port_map/data_out1_reg[19]_i_1/O
                         net (fo=1, routed)           0.000     0.349    reg_file_port_map/registers[0]_7[19]
    SLICE_X37Y5          LDCE                                         r  reg_file_port_map/data_out1_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_file_port_map/registers_reg[6][3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            reg_file_port_map/data_out1_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.251ns (71.958%)  route 0.098ns (28.042%))
  Logic Levels:           3  (FDCE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y10         FDCE                         0.000     0.000 r  reg_file_port_map/registers_reg[6][3]/C
    SLICE_X40Y10         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  reg_file_port_map/registers_reg[6][3]/Q
                         net (fo=2, routed)           0.098     0.239    reg_file_port_map/registers_reg[6][3]
    SLICE_X41Y10         LUT6 (Prop_lut6_I1_O)        0.045     0.284 r  reg_file_port_map/data_out1_reg[3]_i_3/O
                         net (fo=1, routed)           0.000     0.284    reg_file_port_map/data_out1_reg[3]_i_3_n_1
    SLICE_X41Y10         MUXF7 (Prop_muxf7_I1_O)      0.065     0.349 r  reg_file_port_map/data_out1_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.349    reg_file_port_map/registers[0]_7[3]
    SLICE_X41Y10         LDCE                                         r  reg_file_port_map/data_out1_reg[3]/D
  -------------------------------------------------------------------    -------------------





