{
	"route__net": 13967,
	"route__net__special": 2,
	"route__drc_errors__iter:1": 5961,
	"route__wirelength__iter:1": 494976,
	"route__drc_errors__iter:2": 2092,
	"route__wirelength__iter:2": 490907,
	"route__drc_errors__iter:3": 1844,
	"route__wirelength__iter:3": 489915,
	"route__drc_errors__iter:4": 154,
	"route__wirelength__iter:4": 489457,
	"route__drc_errors__iter:5": 6,
	"route__wirelength__iter:5": 489421,
	"route__drc_errors__iter:6": 0,
	"route__wirelength__iter:6": 489424,
	"route__drc_errors": 0,
	"route__wirelength": 489424,
	"route__vias": 99584,
	"route__vias__singlecut": 99584,
	"route__vias__multicut": 0,
	"design__io": 330,
	"design__die__area": 270944,
	"design__core__area": 253462,
	"design__instance__count": 17695,
	"design__instance__area": 173215,
	"design__instance__count__stdcell": 17695,
	"design__instance__area__stdcell": 173215,
	"design__instance__count__macros": 0,
	"design__instance__area__macros": 0,
	"design__instance__utilization": 0.683396,
	"design__instance__utilization__stdcell": 0.683396,
	"design__instance__count__class:fill_cell": 370,
	"design__instance__count__class:tap_cell": 3553,
	"design__instance__count__class:antenna_cell": 93,
	"design__instance__count__class:clock_buffer": 362,
	"design__instance__count__class:timing_repair_buffer": 4593,
	"design__instance__count__class:inverter": 19,
	"design__instance__count__class:clock_inverter": 204,
	"design__instance__count__class:sequential_cell": 3117,
	"design__instance__count__class:multi_input_combinational_cell": 5754,
	"flow__warnings__count": 10,
	"flow__errors__count": 0
}