/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [12:0] _03_;
  wire [12:0] _04_;
  wire [14:0] _05_;
  reg [18:0] _06_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [5:0] celloutsig_0_17z;
  wire [2:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [5:0] celloutsig_0_22z;
  wire [2:0] celloutsig_0_23z;
  wire [2:0] celloutsig_0_25z;
  wire [6:0] celloutsig_0_26z;
  wire [2:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [13:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_35z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [8:0] celloutsig_0_41z;
  wire celloutsig_0_43z;
  wire celloutsig_0_46z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_56z;
  wire [23:0] celloutsig_0_5z;
  wire [22:0] celloutsig_0_62z;
  wire [3:0] celloutsig_0_63z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire [14:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_19z;
  wire [10:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_39z = celloutsig_0_10z ? celloutsig_0_38z : celloutsig_0_14z;
  assign celloutsig_1_4z = in_data[191] ? celloutsig_1_0z : celloutsig_1_2z;
  assign celloutsig_0_13z = celloutsig_0_5z[12] ? celloutsig_0_12z : celloutsig_0_3z;
  assign celloutsig_0_16z = celloutsig_0_6z ? celloutsig_0_8z[0] : celloutsig_0_10z;
  assign celloutsig_0_0z = ~(in_data[75] & in_data[86]);
  assign celloutsig_0_4z = ~(celloutsig_0_0z & celloutsig_0_2z[11]);
  assign celloutsig_0_46z = ~(celloutsig_0_15z & celloutsig_0_21z);
  assign celloutsig_0_32z = ~((celloutsig_0_31z | _00_) & celloutsig_0_10z);
  assign celloutsig_0_43z = ~((celloutsig_0_32z | celloutsig_0_20z) & celloutsig_0_0z);
  assign celloutsig_1_6z = ~((celloutsig_1_2z | celloutsig_1_2z) & celloutsig_1_4z);
  assign celloutsig_0_29z = ~((celloutsig_0_28z[0] | celloutsig_0_8z[2]) & celloutsig_0_2z[7]);
  assign celloutsig_0_50z = ~((celloutsig_0_46z | celloutsig_0_17z[5]) & (celloutsig_0_23z[1] | in_data[41]));
  assign celloutsig_0_7z = ~((celloutsig_0_2z[11] | celloutsig_0_2z[11]) & (celloutsig_0_3z | celloutsig_0_5z[17]));
  assign celloutsig_1_0z = ~((in_data[131] | in_data[99]) & (in_data[148] | in_data[181]));
  assign celloutsig_0_21z = ~((celloutsig_0_14z | celloutsig_0_1z) & (celloutsig_0_17z[3] | celloutsig_0_16z));
  assign celloutsig_1_8z = celloutsig_1_1z[10] | celloutsig_1_4z;
  assign celloutsig_1_19z = celloutsig_1_9z | celloutsig_1_8z;
  assign celloutsig_0_14z = celloutsig_0_5z[22] | celloutsig_0_12z;
  reg [2:0] _25_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[128])
    if (clkin_data[128]) _25_ <= 3'h0;
    else _25_ <= celloutsig_1_1z[2:0];
  assign out_data[130:128] = _25_;
  reg [12:0] _26_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _26_ <= 13'h0000;
    else _26_ <= { celloutsig_0_9z[14:5], celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_10z };
  assign { _04_[12:4], _01_, _04_[2:0] } = _26_;
  reg [14:0] _27_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _27_ <= 15'h0000;
    else _27_ <= celloutsig_0_5z[16:2];
  assign { _05_[14:11], _02_, _05_[9:0] } = _27_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _06_ <= 19'h00000;
    else _06_ <= { _04_[8:6], celloutsig_0_8z, celloutsig_0_20z, celloutsig_0_15z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_21z, celloutsig_0_15z, celloutsig_0_18z, celloutsig_0_14z, celloutsig_0_20z, celloutsig_0_13z };
  reg [12:0] _29_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _29_ <= 13'h0000;
    else _29_ <= celloutsig_0_2z[12:0];
  assign { _03_[12:4], _00_, _03_[2:0] } = _29_;
  assign celloutsig_0_41z = { celloutsig_0_26z[2:1], celloutsig_0_38z, celloutsig_0_39z, celloutsig_0_25z, celloutsig_0_39z, celloutsig_0_0z } & { celloutsig_0_23z[2:1], celloutsig_0_8z, celloutsig_0_18z };
  assign celloutsig_1_1z = { in_data[166:157], celloutsig_1_0z } & { in_data[163:154], celloutsig_1_0z };
  assign celloutsig_0_25z = { celloutsig_0_2z[5], celloutsig_0_13z, celloutsig_0_20z } & celloutsig_0_17z[2:0];
  assign celloutsig_1_3z = ! in_data[167:162];
  assign celloutsig_1_9z = ! { in_data[163:160], celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_0_1z = ! { in_data[79:72], celloutsig_0_0z };
  assign celloutsig_0_35z = { in_data[80:72], celloutsig_0_7z } != { celloutsig_0_17z[5:1], celloutsig_0_6z, celloutsig_0_16z, celloutsig_0_28z };
  assign celloutsig_0_38z = { celloutsig_0_23z[0], celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_0z } != _06_[4:0];
  assign celloutsig_0_56z = _03_[10:5] != { _04_[7:4], _01_, _04_[2] };
  assign celloutsig_0_5z = - { celloutsig_0_2z[11:5], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_62z = { in_data[62:41], celloutsig_0_50z } | { in_data[78:65], celloutsig_0_39z, celloutsig_0_8z, celloutsig_0_35z, celloutsig_0_28z };
  assign celloutsig_0_63z = { celloutsig_0_41z[3:1], celloutsig_0_43z } | { celloutsig_0_2z[8:7], celloutsig_0_56z, celloutsig_0_29z };
  assign celloutsig_0_8z = celloutsig_0_2z[3:0] | { celloutsig_0_5z[13:12], celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_9z = { celloutsig_0_5z[17:6], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z } | { celloutsig_0_5z[17:6], celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_0_17z = celloutsig_0_2z[10:5] | { in_data[83:79], celloutsig_0_0z };
  assign celloutsig_0_18z = { celloutsig_0_17z[1:0], celloutsig_0_0z } | { celloutsig_0_5z[1:0], celloutsig_0_13z };
  assign celloutsig_0_2z = in_data[34:21] | in_data[74:61];
  assign celloutsig_0_22z = { _04_[5:4], _01_, _04_[2:0] } | celloutsig_0_17z;
  assign celloutsig_0_23z = { celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_4z } | { celloutsig_0_17z[1:0], celloutsig_0_20z };
  assign celloutsig_0_26z = { celloutsig_0_22z[4:0], celloutsig_0_16z, celloutsig_0_12z } | { celloutsig_0_8z[3], celloutsig_0_22z };
  assign celloutsig_0_28z = celloutsig_0_18z | { _05_[12:11], celloutsig_0_12z };
  assign celloutsig_0_31z = | { celloutsig_0_18z, celloutsig_0_2z[12:5], in_data[95:88], in_data[38:36] };
  assign celloutsig_0_6z = | { celloutsig_0_2z[13:7], celloutsig_0_0z };
  assign celloutsig_1_2z = | { celloutsig_1_0z, in_data[151:117] };
  assign celloutsig_0_10z = | in_data[42:38];
  assign celloutsig_0_12z = | { celloutsig_0_8z, celloutsig_0_2z[13:7], celloutsig_0_0z };
  assign celloutsig_0_15z = | celloutsig_0_5z[16:1];
  assign celloutsig_0_20z = | in_data[95:88];
  assign celloutsig_0_3z = | celloutsig_0_2z[12:5];
  assign _03_[3] = _00_;
  assign _04_[3] = _01_;
  assign _05_[10] = _02_;
  assign { out_data[96], out_data[54:32], out_data[3:0] } = { celloutsig_1_19z, celloutsig_0_62z, celloutsig_0_63z };
endmodule
