Classic Timing Analyzer report for halt
Fri Apr 19 20:47:08 2024
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. tco
  6. tpd
  7. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                ;
+------------------------------+-------+---------------+-------------+-------+----+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From  ; To ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+-------+----+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 8.717 ns    ; inst3 ; CP ; START      ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 12.471 ns   ; HALT  ; CP ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;       ;    ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+-------+----+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C8Q208C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; START           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+-------------------------------------------------------------+
; tco                                                         ;
+-------+--------------+------------+-------+----+------------+
; Slack ; Required tco ; Actual tco ; From  ; To ; From Clock ;
+-------+--------------+------------+-------+----+------------+
; N/A   ; None         ; 8.717 ns   ; inst3 ; CP ; START      ;
+-------+--------------+------------+-------+----+------------+


+------------------------------------------------------------+
; tpd                                                        ;
+-------+-------------------+-----------------+---------+----+
; Slack ; Required P2P Time ; Actual P2P Time ; From    ; To ;
+-------+-------------------+-----------------+---------+----+
; N/A   ; None              ; 12.471 ns       ; HALT    ; CP ;
; N/A   ; None              ; 6.990 ns        ; MACHONG ; CP ;
+-------+-------------------+-----------------+---------+----+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Fri Apr 19 20:47:08 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off halt -c halt --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "START" is an undefined clock
Info: No valid register-to-register data paths exist for clock "START"
Info: tco from clock "START" to destination pin "CP" through register "inst3" is 8.717 ns
    Info: + Longest clock path from clock "START" to source register is 2.769 ns
        Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'START'
        Info: 2: + IC(0.953 ns) + CELL(0.666 ns) = 2.769 ns; Loc. = LCFF_X33_Y7_N1; Fanout = 1; REG Node = 'inst3'
        Info: Total cell delay = 1.816 ns ( 65.58 % )
        Info: Total interconnect delay = 0.953 ns ( 34.42 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 5.644 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y7_N1; Fanout = 1; REG Node = 'inst3'
        Info: 2: + IC(0.434 ns) + CELL(0.577 ns) = 1.011 ns; Loc. = LCCOMB_X33_Y7_N18; Fanout = 1; COMB Node = 'inst5~20'
        Info: 3: + IC(1.327 ns) + CELL(3.306 ns) = 5.644 ns; Loc. = PIN_103; Fanout = 0; PIN Node = 'CP'
        Info: Total cell delay = 3.883 ns ( 68.80 % )
        Info: Total interconnect delay = 1.761 ns ( 31.20 % )
Info: Longest tpd from source pin "HALT" to destination pin "CP" is 12.471 ns
    Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_99; Fanout = 1; PIN Node = 'HALT'
    Info: 2: + IC(6.494 ns) + CELL(0.370 ns) = 7.838 ns; Loc. = LCCOMB_X33_Y7_N18; Fanout = 1; COMB Node = 'inst5~20'
    Info: 3: + IC(1.327 ns) + CELL(3.306 ns) = 12.471 ns; Loc. = PIN_103; Fanout = 0; PIN Node = 'CP'
    Info: Total cell delay = 4.650 ns ( 37.29 % )
    Info: Total interconnect delay = 7.821 ns ( 62.71 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 197 megabytes
    Info: Processing ended: Fri Apr 19 20:47:08 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


