<stg><name>conv_2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>2</name>


<trans_list>

<trans id="34" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="35" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="36" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="37" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:0 %i_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %i

]]></Node>
<StgValue><ssdm name="i_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="16" op_0_bw="64">
<![CDATA[
entry:1 %layer2_out_V_8_i_copy_i = alloca i64 1

]]></Node>
<StgValue><ssdm name="layer2_out_V_8_i_copy_i"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="16" op_0_bw="64">
<![CDATA[
entry:2 %layer2_out_V_7_i_copy_i = alloca i64 1

]]></Node>
<StgValue><ssdm name="layer2_out_V_7_i_copy_i"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="16" op_0_bw="64">
<![CDATA[
entry:3 %layer2_out_V_6_i_copy_i = alloca i64 1

]]></Node>
<StgValue><ssdm name="layer2_out_V_6_i_copy_i"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="16" op_0_bw="64">
<![CDATA[
entry:4 %layer2_out_V_5_i_copy_i = alloca i64 1

]]></Node>
<StgValue><ssdm name="layer2_out_V_5_i_copy_i"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="16" op_0_bw="64">
<![CDATA[
entry:5 %layer2_out_V_4_i_copy_i = alloca i64 1

]]></Node>
<StgValue><ssdm name="layer2_out_V_4_i_copy_i"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="64">
<![CDATA[
entry:6 %layer2_out_V_3_i_copy_i = alloca i64 1

]]></Node>
<StgValue><ssdm name="layer2_out_V_3_i_copy_i"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="64">
<![CDATA[
entry:7 %layer2_out_V_2_i_copy_i = alloca i64 1

]]></Node>
<StgValue><ssdm name="layer2_out_V_2_i_copy_i"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="64">
<![CDATA[
entry:8 %layer2_out_V_1_i_copy_i = alloca i64 1

]]></Node>
<StgValue><ssdm name="layer2_out_V_1_i_copy_i"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="64">
<![CDATA[
entry:9 %layer2_out_V_i_copy_i = alloca i64 1

]]></Node>
<StgValue><ssdm name="layer2_out_V_i_copy_i"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry:11 %write_ln17 = write void @_ssdm_op_Write.ap_fifo.i13P0A, i13 %i_c_i, i13 %i_read

]]></Node>
<StgValue><ssdm name="write_ln17"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="13">
<![CDATA[
entry:12 %zext_ln51 = zext i13 %i_read

]]></Node>
<StgValue><ssdm name="zext_ln51"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="13" op_0_bw="768" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:13 %in_buf_addr = getelementptr i768 %in_buf, i64 0, i64 %zext_ln51

]]></Node>
<StgValue><ssdm name="in_buf_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="768" op_0_bw="13">
<![CDATA[
entry:14 %in_buf_load = load i13 %in_buf_addr

]]></Node>
<StgValue><ssdm name="in_buf_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="20" st_id="2" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="768" op_0_bw="13">
<![CDATA[
entry:14 %in_buf_load = load i13 %in_buf_addr

]]></Node>
<StgValue><ssdm name="in_buf_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="21" st_id="3" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="768" op_0_bw="13">
<![CDATA[
entry:14 %in_buf_load = load i13 %in_buf_addr

]]></Node>
<StgValue><ssdm name="in_buf_load"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="768" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
entry:15 %call_ln51 = call void @conv_2d_latency_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>, i768 %in_buf_load, i16 %layer2_out_V_i_copy_i, i16 %layer2_out_V_1_i_copy_i, i16 %layer2_out_V_2_i_copy_i, i16 %layer2_out_V_3_i_copy_i, i16 %layer2_out_V_4_i_copy_i, i16 %layer2_out_V_5_i_copy_i, i16 %layer2_out_V_6_i_copy_i, i16 %layer2_out_V_7_i_copy_i, i16 %layer2_out_V_8_i_copy_i

]]></Node>
<StgValue><ssdm name="call_ln51"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="23" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="768" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
entry:15 %call_ln51 = call void @conv_2d_latency_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>, i768 %in_buf_load, i16 %layer2_out_V_i_copy_i, i16 %layer2_out_V_1_i_copy_i, i16 %layer2_out_V_2_i_copy_i, i16 %layer2_out_V_3_i_copy_i, i16 %layer2_out_V_4_i_copy_i, i16 %layer2_out_V_5_i_copy_i, i16 %layer2_out_V_6_i_copy_i, i16 %layer2_out_V_7_i_copy_i, i16 %layer2_out_V_8_i_copy_i

]]></Node>
<StgValue><ssdm name="call_ln51"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="24" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %i_c_i, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:16 %layer2_out_V_i_copy_i_load = load i16 %layer2_out_V_i_copy_i

]]></Node>
<StgValue><ssdm name="layer2_out_V_i_copy_i_load"/></StgValue>
</operation>

<operation id="26" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:17 %layer2_out_V_1_i_copy_i_load = load i16 %layer2_out_V_1_i_copy_i

]]></Node>
<StgValue><ssdm name="layer2_out_V_1_i_copy_i_load"/></StgValue>
</operation>

<operation id="27" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:18 %layer2_out_V_3_i_copy_i_load = load i16 %layer2_out_V_3_i_copy_i

]]></Node>
<StgValue><ssdm name="layer2_out_V_3_i_copy_i_load"/></StgValue>
</operation>

<operation id="28" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:19 %layer2_out_V_4_i_copy_i_load = load i16 %layer2_out_V_4_i_copy_i

]]></Node>
<StgValue><ssdm name="layer2_out_V_4_i_copy_i_load"/></StgValue>
</operation>

<operation id="29" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="64" op_1_bw="16">
<![CDATA[
entry:20 %newret_i = insertvalue i64 <undef>, i16 %layer2_out_V_i_copy_i_load

]]></Node>
<StgValue><ssdm name="newret_i"/></StgValue>
</operation>

<operation id="30" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64" op_1_bw="16">
<![CDATA[
entry:21 %newret2_i = insertvalue i64 %newret_i, i16 %layer2_out_V_1_i_copy_i_load

]]></Node>
<StgValue><ssdm name="newret2_i"/></StgValue>
</operation>

<operation id="31" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="16">
<![CDATA[
entry:22 %newret4_i = insertvalue i64 %newret2_i, i16 %layer2_out_V_3_i_copy_i_load

]]></Node>
<StgValue><ssdm name="newret4_i"/></StgValue>
</operation>

<operation id="32" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="16">
<![CDATA[
entry:23 %newret6_i = insertvalue i64 %newret4_i, i16 %layer2_out_V_4_i_copy_i_load

]]></Node>
<StgValue><ssdm name="newret6_i"/></StgValue>
</operation>

<operation id="33" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="64">
<![CDATA[
entry:24 %ret_ln41 = ret i64 %newret6_i

]]></Node>
<StgValue><ssdm name="ret_ln41"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
