SCUBA, Version Diamond (64-bit) 3.12.1.454
Tue Sep 12 18:06:20 2023
  
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
  
BEGIN SCUBA Module Synthesis
  
    Issued command   : C:\lscc\diamond\3.12\ispfpga\bin\nt64\scuba.exe -w -n pll -lang verilog -synth synplify -arch xo3c00a -type pll -fin 20 -fclkop 10 -fclkop_tol 1.0 -trimp 0 -phasep 0 -trimp_r -bypasss2 -bypass_divs2 -fclkos2 0.15625 -bypasss3 -bypass_divs3 -fclkos3 0.15625 -phase_cntl STATIC -fb_mode 1 -lock 
    Circuit name     : pll
    Module type      : pll
    Module Version   : 5.7
    Ports            : 
    Inputs       : CLKI
    Outputs      : CLKOP, CLKOS2, CLKOS3, LOCK
    I/O buffer       : not inserted
    EDIF output      : pll.edn
    Verilog output   : pll.v
    Verilog template : pll_tmpl.v
    Verilog purpose  : for synthesis and simulation
    Bus notation     : big endian
    Report output    : pll.srp
    Estimated Resource Usage:
  
END   SCUBA Module Synthesis

