<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3668" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3668{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3668{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_3668{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t4_3668{left:95px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t5_3668{left:95px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t6_3668{left:69px;bottom:1045px;}
#t7_3668{left:95px;bottom:1048px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t8_3668{left:436px;bottom:1048px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t9_3668{left:95px;bottom:1031px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#ta_3668{left:95px;bottom:1014px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tb_3668{left:69px;bottom:988px;}
#tc_3668{left:95px;bottom:991px;letter-spacing:-0.15px;word-spacing:-0.76px;}
#td_3668{left:408px;bottom:991px;letter-spacing:-0.19px;word-spacing:-0.74px;}
#te_3668{left:95px;bottom:975px;letter-spacing:-0.14px;word-spacing:-1.07px;}
#tf_3668{left:95px;bottom:958px;letter-spacing:-0.18px;word-spacing:-0.46px;}
#tg_3668{left:69px;bottom:658px;}
#th_3668{left:95px;bottom:661px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ti_3668{left:394px;bottom:661px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tj_3668{left:95px;bottom:645px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tk_3668{left:69px;bottom:618px;}
#tl_3668{left:95px;bottom:622px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tm_3668{left:450px;bottom:622px;letter-spacing:-0.32px;word-spacing:-0.44px;}
#tn_3668{left:95px;bottom:605px;letter-spacing:-0.34px;word-spacing:-0.85px;}
#to_3668{left:95px;bottom:588px;letter-spacing:-0.44px;word-spacing:-0.3px;}
#tp_3668{left:69px;bottom:562px;}
#tq_3668{left:95px;bottom:565px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tr_3668{left:573px;bottom:565px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#ts_3668{left:95px;bottom:548px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tt_3668{left:95px;bottom:532px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tu_3668{left:69px;bottom:505px;}
#tv_3668{left:95px;bottom:509px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tw_3668{left:583px;bottom:509px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tx_3668{left:95px;bottom:492px;letter-spacing:-0.18px;word-spacing:-0.96px;}
#ty_3668{left:95px;bottom:475px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tz_3668{left:440px;bottom:435px;letter-spacing:-0.13px;}
#t10_3668{left:122px;bottom:414px;letter-spacing:-0.16px;word-spacing:-0.5px;}
#t11_3668{left:122px;bottom:397px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t12_3668{left:122px;bottom:380px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t13_3668{left:69px;bottom:339px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t14_3668{left:493px;bottom:346px;}
#t15_3668{left:509px;bottom:339px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t16_3668{left:69px;bottom:322px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t17_3668{left:69px;bottom:264px;letter-spacing:0.14px;}
#t18_3668{left:151px;bottom:264px;letter-spacing:0.15px;word-spacing:-0.01px;}
#t19_3668{left:69px;bottom:240px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1a_3668{left:69px;bottom:223px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1b_3668{left:69px;bottom:206px;letter-spacing:-0.15px;word-spacing:-0.84px;}
#t1c_3668{left:69px;bottom:189px;letter-spacing:-0.17px;word-spacing:-0.41px;}
#t1d_3668{left:192px;bottom:705px;letter-spacing:0.13px;word-spacing:0.01px;}
#t1e_3668{left:293px;bottom:705px;letter-spacing:0.14px;word-spacing:-0.02px;}
#t1f_3668{left:257px;bottom:913px;letter-spacing:-0.16px;}
#t1g_3668{left:282px;bottom:774px;letter-spacing:0.08px;word-spacing:0.05px;}
#t1h_3668{left:283px;bottom:805px;letter-spacing:0.1px;word-spacing:-0.06px;}
#t1i_3668{left:282px;bottom:760px;letter-spacing:0.1px;word-spacing:0.01px;}
#t1j_3668{left:282px;bottom:746px;letter-spacing:0.1px;word-spacing:-0.03px;}
#t1k_3668{left:597px;bottom:912px;letter-spacing:6.53px;}
#t1l_3668{left:283px;bottom:789px;letter-spacing:0.1px;}
#t1m_3668{left:411px;bottom:882px;letter-spacing:0.11px;}
#t1n_3668{left:582px;bottom:912px;}
#t1o_3668{left:568px;bottom:912px;}
#t1p_3668{left:283px;bottom:820px;letter-spacing:0.11px;word-spacing:0.02px;}
#t1q_3668{left:282px;bottom:835px;letter-spacing:0.11px;word-spacing:0.01px;}

.s1_3668{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3668{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3668{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3668{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s5_3668{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s6_3668{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3668{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s8_3668{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s9_3668{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.sa_3668{font-size:11px;font-family:Arial_b5v;color:#000;}
.sb_3668{font-size:12px;font-family:Arial_b5v;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3668" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3668Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3668" style="-webkit-user-select: none;"><object width="935" height="1210" data="3668/3668.svg" type="image/svg+xml" id="pdf3668" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3668" class="t s1_3668">18-36 </span><span id="t2_3668" class="t s1_3668">Vol. 3B </span>
<span id="t3_3668" class="t s2_3668">DEBUG, BRANCH PROFILE, TSC, AND INTEL® RESOURCE DIRECTOR TECHNOLOGY (INTEL® RDT) FEATURES </span>
<span id="t4_3668" class="t s3_3668">when an instruction or data breakpoint or a single-step trap occurs). See Section 18.13.2, “LBR Stack for </span>
<span id="t5_3668" class="t s3_3668">Processors Based on Intel NetBurst® Microarchitecture.” </span>
<span id="t6_3668" class="t s4_3668">• </span><span id="t7_3668" class="t s5_3668">BTF (single-step on branches) flag (bit 1) — </span><span id="t8_3668" class="t s3_3668">When set, the processor treats the TF flag in the EFLAGS </span>
<span id="t9_3668" class="t s3_3668">register as a “single-step on branches” flag rather than a “single-step on instructions” flag. This mechanism </span>
<span id="ta_3668" class="t s3_3668">allows single-stepping the processor on taken branches. See Section 18.4.3, “Single-Stepping on Branches.” </span>
<span id="tb_3668" class="t s4_3668">• </span><span id="tc_3668" class="t s5_3668">TR (trace message enable) flag (bit 2) — </span><span id="td_3668" class="t s3_3668">When set, branch trace messages are enabled. Thereafter, when </span>
<span id="te_3668" class="t s3_3668">the processor detects a taken branch, interrupt, or exception, it sends the branch record out on the system bus </span>
<span id="tf_3668" class="t s3_3668">as a branch trace message (BTM). See Section 18.4.4, “Branch Trace Messages.” </span>
<span id="tg_3668" class="t s4_3668">• </span><span id="th_3668" class="t s5_3668">BTS (branch trace store) flag (bit 3) — </span><span id="ti_3668" class="t s3_3668">When set, enables the BTS facilities to log BTMs to a memory- </span>
<span id="tj_3668" class="t s3_3668">resident BTS buffer that is part of the DS save area. See Section 18.4.9, “BTS and DS Save Area.” </span>
<span id="tk_3668" class="t s4_3668">• </span><span id="tl_3668" class="t s5_3668">BTINT (branch trace interrupt) flag (bits 4) — </span><span id="tm_3668" class="t s3_3668">When set, the BTS facilities generate an interrupt when the </span>
<span id="tn_3668" class="t s3_3668">BTS buffer is full. When clear, BTMs are logged to the BTS buffer in a circular fashion. See Section 18.4.5, “Branch </span>
<span id="to_3668" class="t s3_3668">Trace Store (BTS).” </span>
<span id="tp_3668" class="t s4_3668">• </span><span id="tq_3668" class="t s5_3668">BTS_OFF_OS (disable ring 0 branch trace store) flag (bit 5) — </span><span id="tr_3668" class="t s3_3668">When set, enables the BTS facilities to </span>
<span id="ts_3668" class="t s3_3668">skip sending/logging CPL_0 BTMs to the memory-resident BTS buffer. See Section 18.13.2, “LBR Stack for </span>
<span id="tt_3668" class="t s3_3668">Processors Based on Intel NetBurst® Microarchitecture.” </span>
<span id="tu_3668" class="t s4_3668">• </span><span id="tv_3668" class="t s5_3668">BTS_OFF_USR (disable ring 0 branch trace store) flag (bit 6) — </span><span id="tw_3668" class="t s3_3668">When set, enables the BTS facilities to </span>
<span id="tx_3668" class="t s3_3668">skip sending/logging non-CPL_0 BTMs to the memory-resident BTS buffer. See Section 18.13.2, “LBR Stack for </span>
<span id="ty_3668" class="t s3_3668">Processors Based on Intel NetBurst® Microarchitecture.” </span>
<span id="tz_3668" class="t s6_3668">NOTE </span>
<span id="t10_3668" class="t s3_3668">The initial implementation of BTS_OFF_USR and BTS_OFF_OS in MSR_DEBUGCTLA is shown in </span>
<span id="t11_3668" class="t s3_3668">Figure 18-12. The BTS_OFF_USR and BTS_OFF_OS fields may be implemented on other model- </span>
<span id="t12_3668" class="t s3_3668">specific debug control register at different locations. </span>
<span id="t13_3668" class="t s3_3668">See Chapter 2, “Model-Specific Registers (MSRs)‚” in the Intel </span>
<span id="t14_3668" class="t s7_3668">® </span>
<span id="t15_3668" class="t s3_3668">64 and IA-32 Architectures Software Developer’s </span>
<span id="t16_3668" class="t s3_3668">Manual, Volume 4, for a detailed description of each of the last branch recording MSRs. </span>
<span id="t17_3668" class="t s8_3668">18.13.2 </span><span id="t18_3668" class="t s8_3668">LBR Stack for Processors Based on Intel NetBurst® Microarchitecture </span>
<span id="t19_3668" class="t s3_3668">The LBR stack is made up of LBR MSRs that are treated by the processor as a circular stack. The TOS pointer </span>
<span id="t1a_3668" class="t s3_3668">(MSR_LASTBRANCH_TOS MSR) points to the LBR MSR (or LBR MSR pair) that contains the most recent (last) </span>
<span id="t1b_3668" class="t s3_3668">branch record placed on the stack. Prior to placing a new branch record on the stack, the TOS is incremented by 1. </span>
<span id="t1c_3668" class="t s3_3668">When the TOS pointer reaches it maximum value, it wraps around to 0. See Table 18-17 and Figure 18-12. </span>
<span id="t1d_3668" class="t s9_3668">Figure 18-12. </span><span id="t1e_3668" class="t s9_3668">MSR_DEBUGCTLA MSR for Pentium 4 and Intel Xeon Processors </span>
<span id="t1f_3668" class="t sa_3668">31 </span>
<span id="t1g_3668" class="t sb_3668">TR — Trace messages enable </span>
<span id="t1h_3668" class="t sb_3668">BTINT — Branch trace interrupt </span>
<span id="t1i_3668" class="t sb_3668">BTF — Single-step on branches </span>
<span id="t1j_3668" class="t sb_3668">LBR — Last branch/interrupt/exception </span>
<span id="t1k_3668" class="t sa_3668">543210 </span>
<span id="t1l_3668" class="t sb_3668">BTS — Branch trace store </span>
<span id="t1m_3668" class="t sb_3668">Reserved </span>
<span id="t1n_3668" class="t sa_3668">6 </span><span id="t1o_3668" class="t sa_3668">7 </span>
<span id="t1p_3668" class="t sb_3668">BTS_OFF_OS — Disable storing CPL_0 BTS </span>
<span id="t1q_3668" class="t sb_3668">BTS_OFF_USR — Disable storing non-CPL_0 BTS </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
