{
  "questions": [
    {
      "question": "What is the smallest unit of information that a digital computer can process and store?",
      "options": [
        "Bit",
        "Byte",
        "Nibble",
        "Word",
        "Kilobyte"
      ],
      "correct": 0
    },
    {
      "question": "In synchronous digital design, what is a key characteristic of a Moore Finite State Machine (FSM) compared to a Mealy FSM?",
      "options": [
        "Its output depends only on the current state.",
        "Its output depends on both the current state and the current input.",
        "It typically requires fewer flip-flops for a given number of states.",
        "Its state transitions are asynchronous.",
        "It always allows for faster overall operation due to simpler output logic."
      ],
      "correct": 0
    },
    {
      "question": "Which type of memory typically uses a capacitor to store each bit, requiring periodic refreshing to retain data, and is commonly used for main system memory (RAM)?",
      "options": [
        "Static Random-Access Memory (SRAM)",
        "Dynamic Random-Access Memory (DRAM)",
        "Flash Memory",
        "Read-Only Memory (ROM)",
        "Content-Addressable Memory (CAM)"
      ],
      "correct": 1
    },
    {
      "question": "In a superscalar, out-of-order processor, what is the primary purpose of *register renaming*?",
      "options": [
        "To allow different instructions to read the same architectural register simultaneously without conflicts.",
        "To eliminate structural hazards by providing more physical registers than architectural registers.",
        "To prevent Write-After-Write (WAW) and Write-After-Read (WAR) hazards by providing unique physical destination registers for speculative writes.",
        "To resolve Read-After-Write (RAW) data dependencies by forwarding results directly from execution units.",
        "To optimize cache line replacement policies for better performance."
      ],
      "correct": 2
    },
    {
      "question": "In the physical implementation of high-speed digital integrated circuits, excessive *clock skew* can lead to which of the following timing violations?",
      "options": [
        "Only setup time violations.",
        "Only hold time violations.",
        "Both setup and hold time violations.",
        "Increased dynamic power consumption, but no timing violations.",
        "Reduced static power consumption, but increased gate delay."
      ],
      "correct": 2
    }
  ]
}