// Seed: 1756593541
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  assign module_1.id_3 = 0;
  input wire id_2;
  output wire id_1;
  assign id_4 = id_5;
endmodule
module module_1 #(
    parameter id_1 = 32'd25
) (
    input supply1 id_0,
    input wor _id_1
);
  logic [id_1 : {  id_1  ==  1 'b0 ,  1 'd0 }] id_3 = id_1 - 1, id_4;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_3,
      id_3,
      id_4
  );
endmodule
module module_2 (
    output tri1 id_0,
    input tri id_1,
    input wor id_2,
    output supply1 id_3,
    input wand id_4,
    input uwire id_5,
    input tri id_6,
    input tri0 id_7,
    output supply1 id_8,
    input supply1 id_9,
    input wand id_10,
    output supply0 id_11,
    input tri id_12,
    input supply0 id_13,
    input wire id_14
    , id_17,
    input wand id_15
);
  module_0 modCall_1 (
      id_17,
      id_17,
      id_17,
      id_17,
      id_17
  );
endmodule
