

================================================================
== Vitis HLS Report for 'trVecAccum'
================================================================
* Date:           Sun Jun 23 03:33:44 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        trVecAccum
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.579 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min |   max  |   Type  |
    +---------+---------+----------+----------+------+--------+---------+
    |     1537|   328449|  7.685 us|  1.642 ms|  1538|  328450|       no|
    +---------+---------+----------+----------+------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_0  |     1536|   328448|  6 ~ 1283|          -|          -|   256|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%ii = alloca i32 1" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:10]   --->   Operation 6 'alloca' 'ii' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:12]   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%s_1_loc = alloca i64 1"   --->   Operation 8 'alloca' 's_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%spectopmodule_ln8 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:8]   --->   Operation 9 'spectopmodule' 'spectopmodule_ln8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %a"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %r"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.46ns)   --->   "%store_ln12 = store i9 0, i9 %i" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:12]   --->   Operation 14 'store' 'store_ln12' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 15 [1/1] (0.46ns)   --->   "%store_ln10 = store i17 0, i17 %ii" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:10]   --->   Operation 15 'store' 'store_ln10' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln12 = br void %loop_1" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:12]   --->   Operation 16 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.58>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%ii_1 = load i17 %ii" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:12]   --->   Operation 17 'load' 'ii_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%i_1 = load i9 %i" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:12]   --->   Operation 18 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln12 = trunc i17 %ii_1" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:12]   --->   Operation 19 'trunc' 'trunc_ln12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln12_1 = trunc i9 %i_1" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:12]   --->   Operation 20 'trunc' 'trunc_ln12_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.90ns)   --->   "%icmp_ln12 = icmp_eq  i9 %i_1, i9 256" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:12]   --->   Operation 21 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.90ns)   --->   "%add_ln12 = add i9 %i_1, i9 1" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:12]   --->   Operation 22 'add' 'add_ln12' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %icmp_ln12, void %loop_1.split, void %for.end14" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:12]   --->   Operation 23 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i9 %i_1" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:12]   --->   Operation 24 'zext' 'zext_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%r_addr = getelementptr i32 %r, i64 0, i64 %zext_ln12" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:13]   --->   Operation 25 'getelementptr' 'r_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (1.29ns)   --->   "%r_load = load i16 %r_addr" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:13]   --->   Operation 26 'load' 'r_load' <Predicate = (!icmp_ln12)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i9 %i_1" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:17]   --->   Operation 27 'zext' 'zext_ln17' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 28 [3/3] (1.08ns) (grouped into DSP with root node add_ln17)   --->   "%mul_ln17 = mul i16 %zext_ln17, i16 %zext_ln17" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:17]   --->   Operation 28 'mul' 'mul_ln17' <Predicate = (!icmp_ln12)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 29 [1/1] (1.12ns)   --->   "%add_ln18 = add i17 %ii_1, i17 256" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:18]   --->   Operation 29 'add' 'add_ln18' <Predicate = (!icmp_ln12)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.46ns)   --->   "%store_ln12 = store i9 %add_ln12, i9 %i" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:12]   --->   Operation 30 'store' 'store_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.46>
ST_2 : Operation 31 [1/1] (0.46ns)   --->   "%store_ln10 = store i17 %add_ln18, i17 %ii" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:10]   --->   Operation 31 'store' 'store_ln10' <Predicate = (!icmp_ln12)> <Delay = 0.46>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%ret_ln20 = ret" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:20]   --->   Operation 32 'ret' 'ret_ln20' <Predicate = (icmp_ln12)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.62>
ST_3 : Operation 33 [1/2] (1.29ns)   --->   "%r_load = load i16 %r_addr" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:13]   --->   Operation 33 'load' 'r_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%s = bitcast i32 %r_load" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:13]   --->   Operation 34 'bitcast' 's' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [2/2] (1.33ns)   --->   "%call_ln13 = call void @trVecAccum_Pipeline_loop_1, i32 %s, i8 %trunc_ln12_1, i16 %trunc_ln12, i32 %a, i32 %s_1_loc" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:13]   --->   Operation 35 'call' 'call_ln13' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 36 [2/3] (1.08ns) (grouped into DSP with root node add_ln17)   --->   "%mul_ln17 = mul i16 %zext_ln17, i16 %zext_ln17" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:17]   --->   Operation 36 'mul' 'mul_ln17' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.83>
ST_4 : Operation 37 [1/2] (0.00ns)   --->   "%call_ln13 = call void @trVecAccum_Pipeline_loop_1, i32 %s, i8 %trunc_ln12_1, i16 %trunc_ln12, i32 %a, i32 %s_1_loc" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:13]   --->   Operation 37 'call' 'call_ln13' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 38 [1/3] (0.00ns) (grouped into DSP with root node add_ln17)   --->   "%mul_ln17 = mul i16 %zext_ln17, i16 %zext_ln17" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:17]   --->   Operation 38 'mul' 'mul_ln17' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 39 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln17 = add i16 %mul_ln17, i16 7" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:17]   --->   Operation 39 'add' 'add_ln17' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 2.12>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%speclooptripcount_ln12 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:12]   --->   Operation 40 'speclooptripcount' 'speclooptripcount_ln12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:12]   --->   Operation 41 'specloopname' 'specloopname_ln12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%s_1_loc_load = load i32 %s_1_loc"   --->   Operation 42 'load' 's_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln17 = add i16 %mul_ln17, i16 7" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:17]   --->   Operation 43 'add' 'add_ln17' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln17_1 = zext i16 %add_ln17" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:17]   --->   Operation 44 'zext' 'zext_ln17_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%bitcast_ln17 = bitcast i32 %s_1_loc_load" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:17]   --->   Operation 45 'bitcast' 'bitcast_ln17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%r_addr_1 = getelementptr i32 %r, i64 0, i64 %zext_ln17_1" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:17]   --->   Operation 46 'getelementptr' 'r_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (1.29ns)   --->   "%store_ln17 = store i32 %bitcast_ln17, i16 %r_addr_1" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:17]   --->   Operation 47 'store' 'store_ln17' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln12 = br void %loop_1" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:12]   --->   Operation 48 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 0.460ns
The critical path consists of the following:
	'alloca' operation 9 bit ('i', HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:12) [4]  (0.000 ns)
	'store' operation 0 bit ('store_ln12', HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:12) of constant 0 on local variable 'i', HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:12 [11]  (0.460 ns)

 <State 2>: 1.582ns
The critical path consists of the following:
	'load' operation 17 bit ('ii', HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:12) on local variable 'ii', HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:10 [15]  (0.000 ns)
	'add' operation 17 bit ('add_ln18', HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:18) [38]  (1.122 ns)
	'store' operation 0 bit ('store_ln10', HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:10) of variable 'add_ln18', HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:18 on local variable 'ii', HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:10 [40]  (0.460 ns)

 <State 3>: 2.628ns
The critical path consists of the following:
	'load' operation 32 bit ('r_load', HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:13) on array 'r' [27]  (1.297 ns)
	'call' operation 0 bit ('call_ln13', HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:13) to 'trVecAccum_Pipeline_loop_1' [29]  (1.331 ns)

 <State 4>: 0.831ns
The critical path consists of the following:
	'mul' operation 16 bit of DSP[33] ('mul_ln17', HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:17) [32]  (0.000 ns)
	'add' operation 16 bit of DSP[33] ('add_ln17', HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:17) [33]  (0.831 ns)

 <State 5>: 2.128ns
The critical path consists of the following:
	'add' operation 16 bit of DSP[33] ('add_ln17', HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:17) [33]  (0.831 ns)
	'getelementptr' operation 16 bit ('r_addr_1', HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:17) [36]  (0.000 ns)
	'store' operation 0 bit ('store_ln17', HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:17) of variable 'bitcast_ln17', HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:17 on array 'r' [37]  (1.297 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
