Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Jul  6 15:09:27 2023
| Host         : mattxps running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
SYNTH-16   Warning           Address collision               1           
TIMING-20  Warning           Non-clocked latch               160         
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3584)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (7188)
5. checking no_input_delay (2)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3584)
---------------------------
 There are 3584 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (7188)
---------------------------------------------------
 There are 7188 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 7191          inf        0.000                      0                 7191           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          7191 Endpoints
Min Delay          7191 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tdc_decode/tdc_input_buf_reg_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            tdc_decode/dec_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        42.317ns  (logic 5.150ns (12.170%)  route 37.167ns (87.830%))
  Logic Levels:           37  (FDSE=1 LUT4=1 LUT5=3 LUT6=32)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDSE                         0.000     0.000 r  tdc_decode/tdc_input_buf_reg_reg[0]/C
    SLICE_X41Y2          FDSE (Prop_fdse_C_Q)         0.456     0.456 r  tdc_decode/tdc_input_buf_reg_reg[0]/Q
                         net (fo=8, routed)           0.860     1.316    tdc_decode/tdc_input_buf_reg[0]
    SLICE_X41Y2          LUT6 (Prop_lut6_I2_O)        0.124     1.440 r  tdc_decode/dec_reg[7]_i_1151/O
                         net (fo=10, routed)          0.980     2.420    tdc_decode/dec_reg[7]_i_1151_n_0
    SLICE_X43Y0          LUT6 (Prop_lut6_I4_O)        0.124     2.544 r  tdc_decode/dec_reg[7]_i_1175/O
                         net (fo=6, routed)           0.841     3.385    tdc_decode/dec_reg[7]_i_1175_n_0
    SLICE_X43Y1          LUT6 (Prop_lut6_I3_O)        0.124     3.509 r  tdc_decode/dec_reg[7]_i_1153/O
                         net (fo=11, routed)          1.310     4.819    tdc_decode/dec_reg[7]_i_1153_n_0
    SLICE_X47Y3          LUT6 (Prop_lut6_I2_O)        0.124     4.943 r  tdc_decode/dec_reg[7]_i_1117/O
                         net (fo=19, routed)          1.067     6.011    tdc_decode/dec_reg[7]_i_1117_n_0
    SLICE_X50Y4          LUT6 (Prop_lut6_I2_O)        0.124     6.135 r  tdc_decode/dec_reg[7]_i_1079/O
                         net (fo=10, routed)          1.195     7.330    tdc_decode/dec_reg[7]_i_1079_n_0
    SLICE_X50Y7          LUT6 (Prop_lut6_I3_O)        0.124     7.454 r  tdc_decode/dec_reg[7]_i_1065/O
                         net (fo=4, routed)           1.327     8.781    tdc_decode/dec_reg[7]_i_1065_n_0
    SLICE_X50Y9          LUT6 (Prop_lut6_I3_O)        0.124     8.905 r  tdc_decode/dec_reg[7]_i_1031/O
                         net (fo=10, routed)          1.395    10.300    tdc_decode/dec_reg[7]_i_1031_n_0
    SLICE_X56Y11         LUT5 (Prop_lut5_I1_O)        0.152    10.452 r  tdc_decode/dec_reg[7]_i_999/O
                         net (fo=13, routed)          1.119    11.572    tdc_decode/dec_reg[7]_i_999_n_0
    SLICE_X53Y12         LUT6 (Prop_lut6_I3_O)        0.326    11.898 r  tdc_decode/dec_reg[7]_i_956/O
                         net (fo=9, routed)           1.623    13.520    tdc_decode/dec_reg[7]_i_956_n_0
    SLICE_X53Y17         LUT6 (Prop_lut6_I3_O)        0.124    13.644 r  tdc_decode/dec_reg[7]_i_916/O
                         net (fo=10, routed)          0.445    14.089    tdc_decode/dec_reg[7]_i_916_n_0
    SLICE_X53Y17         LUT5 (Prop_lut5_I1_O)        0.124    14.213 r  tdc_decode/dec_reg[7]_i_876/O
                         net (fo=1, routed)           0.406    14.620    tdc_decode/dec_reg[7]_i_876_n_0
    SLICE_X53Y18         LUT6 (Prop_lut6_I3_O)        0.124    14.744 r  tdc_decode/dec_reg[7]_i_827/O
                         net (fo=6, routed)           1.368    16.112    tdc_decode/dec_reg[7]_i_827_n_0
    SLICE_X57Y19         LUT6 (Prop_lut6_I1_O)        0.124    16.236 r  tdc_decode/dec_reg[7]_i_779/O
                         net (fo=4, routed)           0.776    17.012    tdc_decode/dec_reg[7]_i_779_n_0
    SLICE_X62Y18         LUT4 (Prop_lut4_I0_O)        0.124    17.136 r  tdc_decode/dec_reg[7]_i_763/O
                         net (fo=14, routed)          1.096    18.232    tdc_decode/dec_reg[7]_i_763_n_0
    SLICE_X59Y20         LUT6 (Prop_lut6_I5_O)        0.124    18.356 r  tdc_decode/dec_reg[7]_i_716/O
                         net (fo=9, routed)           0.939    19.295    tdc_decode/dec_reg[7]_i_716_n_0
    SLICE_X54Y21         LUT6 (Prop_lut6_I2_O)        0.124    19.419 r  tdc_decode/dec_reg[7]_i_669/O
                         net (fo=14, routed)          1.107    20.527    tdc_decode/dec_reg[7]_i_669_n_0
    SLICE_X52Y23         LUT6 (Prop_lut6_I0_O)        0.124    20.651 r  tdc_decode/dec_reg[7]_i_638/O
                         net (fo=7, routed)           1.145    21.795    tdc_decode/dec_reg[7]_i_638_n_0
    SLICE_X53Y25         LUT6 (Prop_lut6_I2_O)        0.124    21.919 r  tdc_decode/dec_reg[7]_i_593/O
                         net (fo=5, routed)           1.419    23.339    tdc_decode/dec_reg[7]_i_593_n_0
    SLICE_X53Y27         LUT6 (Prop_lut6_I5_O)        0.124    23.463 r  tdc_decode/dec_reg[7]_i_565/O
                         net (fo=11, routed)          1.736    25.199    tdc_decode/dec_reg[7]_i_565_n_0
    SLICE_X56Y26         LUT6 (Prop_lut6_I1_O)        0.124    25.323 r  tdc_decode/dec_reg[7]_i_548/O
                         net (fo=2, routed)           0.816    26.139    tdc_decode/dec_reg[7]_i_548_n_0
    SLICE_X54Y26         LUT6 (Prop_lut6_I0_O)        0.124    26.263 r  tdc_decode/dec_reg[7]_i_531/O
                         net (fo=4, routed)           1.152    27.415    tdc_decode/dec_reg[7]_i_531_n_0
    SLICE_X61Y24         LUT6 (Prop_lut6_I3_O)        0.124    27.539 r  tdc_decode/dec_reg[7]_i_475/O
                         net (fo=5, routed)           0.801    28.339    tdc_decode/dec_reg[7]_i_475_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I2_O)        0.124    28.463 r  tdc_decode/dec_reg[7]_i_434/O
                         net (fo=6, routed)           1.555    30.019    tdc_decode/dec_reg[7]_i_434_n_0
    SLICE_X66Y27         LUT6 (Prop_lut6_I2_O)        0.124    30.143 r  tdc_decode/dec_reg[7]_i_402/O
                         net (fo=3, routed)           0.685    30.827    tdc_decode/dec_reg[7]_i_402_n_0
    SLICE_X66Y28         LUT6 (Prop_lut6_I5_O)        0.124    30.951 r  tdc_decode/dec_reg[7]_i_351/O
                         net (fo=4, routed)           0.956    31.908    tdc_decode/dec_reg[7]_i_351_n_0
    SLICE_X64Y29         LUT6 (Prop_lut6_I2_O)        0.124    32.032 r  tdc_decode/dec_reg[7]_i_292/O
                         net (fo=7, routed)           0.942    32.974    tdc_decode/dec_reg[7]_i_292_n_0
    SLICE_X62Y30         LUT6 (Prop_lut6_I3_O)        0.124    33.098 r  tdc_decode/dec_reg[7]_i_241/O
                         net (fo=11, routed)          0.753    33.851    tdc_decode/dec_reg[7]_i_241_n_0
    SLICE_X61Y32         LUT6 (Prop_lut6_I2_O)        0.124    33.975 r  tdc_decode/dec_reg[7]_i_182/O
                         net (fo=9, routed)           1.007    34.982    tdc_decode/dec_reg[7]_i_182_n_0
    SLICE_X63Y33         LUT6 (Prop_lut6_I5_O)        0.124    35.106 r  tdc_decode/dec_reg[7]_i_115/O
                         net (fo=9, routed)           0.977    36.083    tdc_decode/dec_reg[7]_i_115_n_0
    SLICE_X64Y35         LUT6 (Prop_lut6_I3_O)        0.124    36.207 r  tdc_decode/dec_reg[7]_i_52/O
                         net (fo=8, routed)           1.154    37.361    tdc_decode/dec_reg[7]_i_52_n_0
    SLICE_X61Y38         LUT6 (Prop_lut6_I1_O)        0.124    37.485 r  tdc_decode/dec_reg[7]_i_79/O
                         net (fo=4, routed)           0.977    38.462    tdc_decode/dec_reg[7]_i_79_n_0
    SLICE_X61Y40         LUT6 (Prop_lut6_I2_O)        0.124    38.586 r  tdc_decode/dec_reg[7]_i_32/O
                         net (fo=8, routed)           0.835    39.421    tdc_decode/dec_reg[7]_i_32_n_0
    SLICE_X60Y40         LUT6 (Prop_lut6_I4_O)        0.124    39.545 r  tdc_decode/dec_reg[7]_i_30/O
                         net (fo=3, routed)           0.830    40.376    tdc_decode/dec_reg[7]_i_30_n_0
    SLICE_X61Y41         LUT6 (Prop_lut6_I4_O)        0.124    40.500 r  tdc_decode/dec_reg[7]_i_8/O
                         net (fo=4, routed)           0.900    41.400    tdc_decode/dec_reg[7]_i_8_n_0
    SLICE_X60Y42         LUT6 (Prop_lut6_I1_O)        0.124    41.524 r  tdc_decode/dec_reg[7]_i_5/O
                         net (fo=1, routed)           0.669    42.193    tdc_decode/dec_reg[7]_i_5_n_0
    SLICE_X58Y42         LUT5 (Prop_lut5_I3_O)        0.124    42.317 r  tdc_decode/dec_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    42.317    tdc_decode/one_sum[7]
    SLICE_X58Y42         FDSE                                         r  tdc_decode/dec_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tdc_decode/tdc_input_buf_reg_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            tdc_decode/dec_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        42.190ns  (logic 5.150ns (12.207%)  route 37.040ns (87.793%))
  Logic Levels:           37  (FDSE=1 LUT4=1 LUT5=2 LUT6=33)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDSE                         0.000     0.000 r  tdc_decode/tdc_input_buf_reg_reg[0]/C
    SLICE_X41Y2          FDSE (Prop_fdse_C_Q)         0.456     0.456 r  tdc_decode/tdc_input_buf_reg_reg[0]/Q
                         net (fo=8, routed)           0.860     1.316    tdc_decode/tdc_input_buf_reg[0]
    SLICE_X41Y2          LUT6 (Prop_lut6_I2_O)        0.124     1.440 r  tdc_decode/dec_reg[7]_i_1151/O
                         net (fo=10, routed)          0.980     2.420    tdc_decode/dec_reg[7]_i_1151_n_0
    SLICE_X43Y0          LUT6 (Prop_lut6_I4_O)        0.124     2.544 r  tdc_decode/dec_reg[7]_i_1175/O
                         net (fo=6, routed)           0.841     3.385    tdc_decode/dec_reg[7]_i_1175_n_0
    SLICE_X43Y1          LUT6 (Prop_lut6_I3_O)        0.124     3.509 r  tdc_decode/dec_reg[7]_i_1153/O
                         net (fo=11, routed)          1.310     4.819    tdc_decode/dec_reg[7]_i_1153_n_0
    SLICE_X47Y3          LUT6 (Prop_lut6_I2_O)        0.124     4.943 r  tdc_decode/dec_reg[7]_i_1117/O
                         net (fo=19, routed)          1.067     6.011    tdc_decode/dec_reg[7]_i_1117_n_0
    SLICE_X50Y4          LUT6 (Prop_lut6_I2_O)        0.124     6.135 r  tdc_decode/dec_reg[7]_i_1079/O
                         net (fo=10, routed)          1.195     7.330    tdc_decode/dec_reg[7]_i_1079_n_0
    SLICE_X50Y7          LUT6 (Prop_lut6_I3_O)        0.124     7.454 r  tdc_decode/dec_reg[7]_i_1065/O
                         net (fo=4, routed)           1.327     8.781    tdc_decode/dec_reg[7]_i_1065_n_0
    SLICE_X50Y9          LUT6 (Prop_lut6_I3_O)        0.124     8.905 r  tdc_decode/dec_reg[7]_i_1031/O
                         net (fo=10, routed)          1.395    10.300    tdc_decode/dec_reg[7]_i_1031_n_0
    SLICE_X56Y11         LUT5 (Prop_lut5_I1_O)        0.152    10.452 r  tdc_decode/dec_reg[7]_i_999/O
                         net (fo=13, routed)          1.119    11.572    tdc_decode/dec_reg[7]_i_999_n_0
    SLICE_X53Y12         LUT6 (Prop_lut6_I3_O)        0.326    11.898 r  tdc_decode/dec_reg[7]_i_956/O
                         net (fo=9, routed)           1.623    13.520    tdc_decode/dec_reg[7]_i_956_n_0
    SLICE_X53Y17         LUT6 (Prop_lut6_I3_O)        0.124    13.644 r  tdc_decode/dec_reg[7]_i_916/O
                         net (fo=10, routed)          0.445    14.089    tdc_decode/dec_reg[7]_i_916_n_0
    SLICE_X53Y17         LUT5 (Prop_lut5_I1_O)        0.124    14.213 r  tdc_decode/dec_reg[7]_i_876/O
                         net (fo=1, routed)           0.406    14.620    tdc_decode/dec_reg[7]_i_876_n_0
    SLICE_X53Y18         LUT6 (Prop_lut6_I3_O)        0.124    14.744 r  tdc_decode/dec_reg[7]_i_827/O
                         net (fo=6, routed)           1.368    16.112    tdc_decode/dec_reg[7]_i_827_n_0
    SLICE_X57Y19         LUT6 (Prop_lut6_I1_O)        0.124    16.236 r  tdc_decode/dec_reg[7]_i_779/O
                         net (fo=4, routed)           0.776    17.012    tdc_decode/dec_reg[7]_i_779_n_0
    SLICE_X62Y18         LUT4 (Prop_lut4_I0_O)        0.124    17.136 r  tdc_decode/dec_reg[7]_i_763/O
                         net (fo=14, routed)          1.096    18.232    tdc_decode/dec_reg[7]_i_763_n_0
    SLICE_X59Y20         LUT6 (Prop_lut6_I5_O)        0.124    18.356 r  tdc_decode/dec_reg[7]_i_716/O
                         net (fo=9, routed)           0.939    19.295    tdc_decode/dec_reg[7]_i_716_n_0
    SLICE_X54Y21         LUT6 (Prop_lut6_I2_O)        0.124    19.419 r  tdc_decode/dec_reg[7]_i_669/O
                         net (fo=14, routed)          1.107    20.527    tdc_decode/dec_reg[7]_i_669_n_0
    SLICE_X52Y23         LUT6 (Prop_lut6_I0_O)        0.124    20.651 r  tdc_decode/dec_reg[7]_i_638/O
                         net (fo=7, routed)           1.145    21.795    tdc_decode/dec_reg[7]_i_638_n_0
    SLICE_X53Y25         LUT6 (Prop_lut6_I2_O)        0.124    21.919 r  tdc_decode/dec_reg[7]_i_593/O
                         net (fo=5, routed)           1.419    23.339    tdc_decode/dec_reg[7]_i_593_n_0
    SLICE_X53Y27         LUT6 (Prop_lut6_I5_O)        0.124    23.463 r  tdc_decode/dec_reg[7]_i_565/O
                         net (fo=11, routed)          1.736    25.199    tdc_decode/dec_reg[7]_i_565_n_0
    SLICE_X56Y26         LUT6 (Prop_lut6_I1_O)        0.124    25.323 r  tdc_decode/dec_reg[7]_i_548/O
                         net (fo=2, routed)           0.816    26.139    tdc_decode/dec_reg[7]_i_548_n_0
    SLICE_X54Y26         LUT6 (Prop_lut6_I0_O)        0.124    26.263 r  tdc_decode/dec_reg[7]_i_531/O
                         net (fo=4, routed)           1.152    27.415    tdc_decode/dec_reg[7]_i_531_n_0
    SLICE_X61Y24         LUT6 (Prop_lut6_I3_O)        0.124    27.539 r  tdc_decode/dec_reg[7]_i_475/O
                         net (fo=5, routed)           0.801    28.339    tdc_decode/dec_reg[7]_i_475_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I2_O)        0.124    28.463 r  tdc_decode/dec_reg[7]_i_434/O
                         net (fo=6, routed)           1.555    30.019    tdc_decode/dec_reg[7]_i_434_n_0
    SLICE_X66Y27         LUT6 (Prop_lut6_I2_O)        0.124    30.143 r  tdc_decode/dec_reg[7]_i_402/O
                         net (fo=3, routed)           0.685    30.827    tdc_decode/dec_reg[7]_i_402_n_0
    SLICE_X66Y28         LUT6 (Prop_lut6_I5_O)        0.124    30.951 r  tdc_decode/dec_reg[7]_i_351/O
                         net (fo=4, routed)           0.956    31.908    tdc_decode/dec_reg[7]_i_351_n_0
    SLICE_X64Y29         LUT6 (Prop_lut6_I2_O)        0.124    32.032 r  tdc_decode/dec_reg[7]_i_292/O
                         net (fo=7, routed)           0.942    32.974    tdc_decode/dec_reg[7]_i_292_n_0
    SLICE_X62Y30         LUT6 (Prop_lut6_I3_O)        0.124    33.098 r  tdc_decode/dec_reg[7]_i_241/O
                         net (fo=11, routed)          0.753    33.851    tdc_decode/dec_reg[7]_i_241_n_0
    SLICE_X61Y32         LUT6 (Prop_lut6_I2_O)        0.124    33.975 r  tdc_decode/dec_reg[7]_i_182/O
                         net (fo=9, routed)           1.007    34.982    tdc_decode/dec_reg[7]_i_182_n_0
    SLICE_X63Y33         LUT6 (Prop_lut6_I5_O)        0.124    35.106 r  tdc_decode/dec_reg[7]_i_115/O
                         net (fo=9, routed)           0.977    36.083    tdc_decode/dec_reg[7]_i_115_n_0
    SLICE_X64Y35         LUT6 (Prop_lut6_I3_O)        0.124    36.207 r  tdc_decode/dec_reg[7]_i_52/O
                         net (fo=8, routed)           1.154    37.361    tdc_decode/dec_reg[7]_i_52_n_0
    SLICE_X61Y38         LUT6 (Prop_lut6_I1_O)        0.124    37.485 r  tdc_decode/dec_reg[7]_i_79/O
                         net (fo=4, routed)           0.977    38.462    tdc_decode/dec_reg[7]_i_79_n_0
    SLICE_X61Y40         LUT6 (Prop_lut6_I2_O)        0.124    38.586 r  tdc_decode/dec_reg[7]_i_32/O
                         net (fo=8, routed)           0.835    39.421    tdc_decode/dec_reg[7]_i_32_n_0
    SLICE_X60Y40         LUT6 (Prop_lut6_I4_O)        0.124    39.545 r  tdc_decode/dec_reg[7]_i_30/O
                         net (fo=3, routed)           0.830    40.376    tdc_decode/dec_reg[7]_i_30_n_0
    SLICE_X61Y41         LUT6 (Prop_lut6_I4_O)        0.124    40.500 r  tdc_decode/dec_reg[7]_i_8/O
                         net (fo=4, routed)           1.137    41.637    tdc_decode/dec_reg[7]_i_8_n_0
    SLICE_X57Y43         LUT6 (Prop_lut6_I4_O)        0.124    41.761 r  tdc_decode/dec_reg[5]_i_6/O
                         net (fo=1, routed)           0.305    42.066    tdc_decode/dec_reg[5]_i_6_n_0
    SLICE_X55Y43         LUT6 (Prop_lut6_I4_O)        0.124    42.190 r  tdc_decode/dec_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    42.190    tdc_decode/one_sum[5]
    SLICE_X55Y43         FDSE                                         r  tdc_decode/dec_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tdc_decode/tdc_input_buf_reg_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            tdc_decode/dec_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.793ns  (logic 5.150ns (12.323%)  route 36.643ns (87.677%))
  Logic Levels:           37  (FDSE=1 LUT4=1 LUT5=2 LUT6=33)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDSE                         0.000     0.000 r  tdc_decode/tdc_input_buf_reg_reg[0]/C
    SLICE_X41Y2          FDSE (Prop_fdse_C_Q)         0.456     0.456 r  tdc_decode/tdc_input_buf_reg_reg[0]/Q
                         net (fo=8, routed)           0.860     1.316    tdc_decode/tdc_input_buf_reg[0]
    SLICE_X41Y2          LUT6 (Prop_lut6_I2_O)        0.124     1.440 r  tdc_decode/dec_reg[7]_i_1151/O
                         net (fo=10, routed)          0.980     2.420    tdc_decode/dec_reg[7]_i_1151_n_0
    SLICE_X43Y0          LUT6 (Prop_lut6_I4_O)        0.124     2.544 r  tdc_decode/dec_reg[7]_i_1175/O
                         net (fo=6, routed)           0.841     3.385    tdc_decode/dec_reg[7]_i_1175_n_0
    SLICE_X43Y1          LUT6 (Prop_lut6_I3_O)        0.124     3.509 r  tdc_decode/dec_reg[7]_i_1153/O
                         net (fo=11, routed)          1.310     4.819    tdc_decode/dec_reg[7]_i_1153_n_0
    SLICE_X47Y3          LUT6 (Prop_lut6_I2_O)        0.124     4.943 r  tdc_decode/dec_reg[7]_i_1117/O
                         net (fo=19, routed)          1.067     6.011    tdc_decode/dec_reg[7]_i_1117_n_0
    SLICE_X50Y4          LUT6 (Prop_lut6_I2_O)        0.124     6.135 r  tdc_decode/dec_reg[7]_i_1079/O
                         net (fo=10, routed)          1.195     7.330    tdc_decode/dec_reg[7]_i_1079_n_0
    SLICE_X50Y7          LUT6 (Prop_lut6_I3_O)        0.124     7.454 r  tdc_decode/dec_reg[7]_i_1065/O
                         net (fo=4, routed)           1.327     8.781    tdc_decode/dec_reg[7]_i_1065_n_0
    SLICE_X50Y9          LUT6 (Prop_lut6_I3_O)        0.124     8.905 r  tdc_decode/dec_reg[7]_i_1031/O
                         net (fo=10, routed)          1.395    10.300    tdc_decode/dec_reg[7]_i_1031_n_0
    SLICE_X56Y11         LUT5 (Prop_lut5_I1_O)        0.152    10.452 r  tdc_decode/dec_reg[7]_i_999/O
                         net (fo=13, routed)          1.119    11.572    tdc_decode/dec_reg[7]_i_999_n_0
    SLICE_X53Y12         LUT6 (Prop_lut6_I3_O)        0.326    11.898 r  tdc_decode/dec_reg[7]_i_956/O
                         net (fo=9, routed)           1.623    13.520    tdc_decode/dec_reg[7]_i_956_n_0
    SLICE_X53Y17         LUT6 (Prop_lut6_I3_O)        0.124    13.644 r  tdc_decode/dec_reg[7]_i_916/O
                         net (fo=10, routed)          0.445    14.089    tdc_decode/dec_reg[7]_i_916_n_0
    SLICE_X53Y17         LUT5 (Prop_lut5_I1_O)        0.124    14.213 r  tdc_decode/dec_reg[7]_i_876/O
                         net (fo=1, routed)           0.406    14.620    tdc_decode/dec_reg[7]_i_876_n_0
    SLICE_X53Y18         LUT6 (Prop_lut6_I3_O)        0.124    14.744 r  tdc_decode/dec_reg[7]_i_827/O
                         net (fo=6, routed)           1.368    16.112    tdc_decode/dec_reg[7]_i_827_n_0
    SLICE_X57Y19         LUT6 (Prop_lut6_I1_O)        0.124    16.236 r  tdc_decode/dec_reg[7]_i_779/O
                         net (fo=4, routed)           0.776    17.012    tdc_decode/dec_reg[7]_i_779_n_0
    SLICE_X62Y18         LUT4 (Prop_lut4_I0_O)        0.124    17.136 r  tdc_decode/dec_reg[7]_i_763/O
                         net (fo=14, routed)          1.096    18.232    tdc_decode/dec_reg[7]_i_763_n_0
    SLICE_X59Y20         LUT6 (Prop_lut6_I5_O)        0.124    18.356 r  tdc_decode/dec_reg[7]_i_716/O
                         net (fo=9, routed)           0.939    19.295    tdc_decode/dec_reg[7]_i_716_n_0
    SLICE_X54Y21         LUT6 (Prop_lut6_I2_O)        0.124    19.419 r  tdc_decode/dec_reg[7]_i_669/O
                         net (fo=14, routed)          1.107    20.527    tdc_decode/dec_reg[7]_i_669_n_0
    SLICE_X52Y23         LUT6 (Prop_lut6_I0_O)        0.124    20.651 r  tdc_decode/dec_reg[7]_i_638/O
                         net (fo=7, routed)           1.145    21.795    tdc_decode/dec_reg[7]_i_638_n_0
    SLICE_X53Y25         LUT6 (Prop_lut6_I2_O)        0.124    21.919 r  tdc_decode/dec_reg[7]_i_593/O
                         net (fo=5, routed)           1.419    23.339    tdc_decode/dec_reg[7]_i_593_n_0
    SLICE_X53Y27         LUT6 (Prop_lut6_I5_O)        0.124    23.463 r  tdc_decode/dec_reg[7]_i_565/O
                         net (fo=11, routed)          1.736    25.199    tdc_decode/dec_reg[7]_i_565_n_0
    SLICE_X56Y26         LUT6 (Prop_lut6_I1_O)        0.124    25.323 r  tdc_decode/dec_reg[7]_i_548/O
                         net (fo=2, routed)           0.816    26.139    tdc_decode/dec_reg[7]_i_548_n_0
    SLICE_X54Y26         LUT6 (Prop_lut6_I0_O)        0.124    26.263 r  tdc_decode/dec_reg[7]_i_531/O
                         net (fo=4, routed)           1.152    27.415    tdc_decode/dec_reg[7]_i_531_n_0
    SLICE_X61Y24         LUT6 (Prop_lut6_I3_O)        0.124    27.539 r  tdc_decode/dec_reg[7]_i_475/O
                         net (fo=5, routed)           0.801    28.339    tdc_decode/dec_reg[7]_i_475_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I2_O)        0.124    28.463 r  tdc_decode/dec_reg[7]_i_434/O
                         net (fo=6, routed)           1.555    30.019    tdc_decode/dec_reg[7]_i_434_n_0
    SLICE_X66Y27         LUT6 (Prop_lut6_I2_O)        0.124    30.143 r  tdc_decode/dec_reg[7]_i_402/O
                         net (fo=3, routed)           0.685    30.827    tdc_decode/dec_reg[7]_i_402_n_0
    SLICE_X66Y28         LUT6 (Prop_lut6_I5_O)        0.124    30.951 r  tdc_decode/dec_reg[7]_i_351/O
                         net (fo=4, routed)           0.956    31.908    tdc_decode/dec_reg[7]_i_351_n_0
    SLICE_X64Y29         LUT6 (Prop_lut6_I2_O)        0.124    32.032 r  tdc_decode/dec_reg[7]_i_292/O
                         net (fo=7, routed)           0.942    32.974    tdc_decode/dec_reg[7]_i_292_n_0
    SLICE_X62Y30         LUT6 (Prop_lut6_I3_O)        0.124    33.098 r  tdc_decode/dec_reg[7]_i_241/O
                         net (fo=11, routed)          0.753    33.851    tdc_decode/dec_reg[7]_i_241_n_0
    SLICE_X61Y32         LUT6 (Prop_lut6_I2_O)        0.124    33.975 r  tdc_decode/dec_reg[7]_i_182/O
                         net (fo=9, routed)           1.007    34.982    tdc_decode/dec_reg[7]_i_182_n_0
    SLICE_X63Y33         LUT6 (Prop_lut6_I5_O)        0.124    35.106 r  tdc_decode/dec_reg[7]_i_115/O
                         net (fo=9, routed)           0.977    36.083    tdc_decode/dec_reg[7]_i_115_n_0
    SLICE_X64Y35         LUT6 (Prop_lut6_I3_O)        0.124    36.207 r  tdc_decode/dec_reg[7]_i_52/O
                         net (fo=8, routed)           1.154    37.361    tdc_decode/dec_reg[7]_i_52_n_0
    SLICE_X61Y38         LUT6 (Prop_lut6_I1_O)        0.124    37.485 r  tdc_decode/dec_reg[7]_i_79/O
                         net (fo=4, routed)           0.977    38.462    tdc_decode/dec_reg[7]_i_79_n_0
    SLICE_X61Y40         LUT6 (Prop_lut6_I2_O)        0.124    38.586 r  tdc_decode/dec_reg[7]_i_32/O
                         net (fo=8, routed)           0.835    39.421    tdc_decode/dec_reg[7]_i_32_n_0
    SLICE_X60Y40         LUT6 (Prop_lut6_I4_O)        0.124    39.545 r  tdc_decode/dec_reg[7]_i_30/O
                         net (fo=3, routed)           0.830    40.376    tdc_decode/dec_reg[7]_i_30_n_0
    SLICE_X61Y41         LUT6 (Prop_lut6_I4_O)        0.124    40.500 r  tdc_decode/dec_reg[7]_i_8/O
                         net (fo=4, routed)           0.597    41.097    tdc_decode/dec_reg[7]_i_8_n_0
    SLICE_X60Y42         LUT6 (Prop_lut6_I1_O)        0.124    41.221 r  tdc_decode/dec_reg[7]_i_2/O
                         net (fo=2, routed)           0.449    41.669    tdc_decode/dec_reg[7]_i_2_n_0
    SLICE_X58Y43         LUT6 (Prop_lut6_I2_O)        0.124    41.793 r  tdc_decode/dec_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    41.793    tdc_decode/one_sum[6]
    SLICE_X58Y43         FDSE                                         r  tdc_decode/dec_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tdc_decode/tdc_input_buf_reg_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            tdc_decode/dec_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.407ns  (logic 5.026ns (12.438%)  route 35.381ns (87.562%))
  Logic Levels:           36  (FDSE=1 LUT4=1 LUT5=2 LUT6=32)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDSE                         0.000     0.000 r  tdc_decode/tdc_input_buf_reg_reg[0]/C
    SLICE_X41Y2          FDSE (Prop_fdse_C_Q)         0.456     0.456 r  tdc_decode/tdc_input_buf_reg_reg[0]/Q
                         net (fo=8, routed)           0.860     1.316    tdc_decode/tdc_input_buf_reg[0]
    SLICE_X41Y2          LUT6 (Prop_lut6_I2_O)        0.124     1.440 r  tdc_decode/dec_reg[7]_i_1151/O
                         net (fo=10, routed)          0.980     2.420    tdc_decode/dec_reg[7]_i_1151_n_0
    SLICE_X43Y0          LUT6 (Prop_lut6_I4_O)        0.124     2.544 r  tdc_decode/dec_reg[7]_i_1175/O
                         net (fo=6, routed)           0.841     3.385    tdc_decode/dec_reg[7]_i_1175_n_0
    SLICE_X43Y1          LUT6 (Prop_lut6_I3_O)        0.124     3.509 r  tdc_decode/dec_reg[7]_i_1153/O
                         net (fo=11, routed)          1.310     4.819    tdc_decode/dec_reg[7]_i_1153_n_0
    SLICE_X47Y3          LUT6 (Prop_lut6_I2_O)        0.124     4.943 r  tdc_decode/dec_reg[7]_i_1117/O
                         net (fo=19, routed)          1.067     6.011    tdc_decode/dec_reg[7]_i_1117_n_0
    SLICE_X50Y4          LUT6 (Prop_lut6_I2_O)        0.124     6.135 r  tdc_decode/dec_reg[7]_i_1079/O
                         net (fo=10, routed)          1.195     7.330    tdc_decode/dec_reg[7]_i_1079_n_0
    SLICE_X50Y7          LUT6 (Prop_lut6_I3_O)        0.124     7.454 r  tdc_decode/dec_reg[7]_i_1065/O
                         net (fo=4, routed)           1.327     8.781    tdc_decode/dec_reg[7]_i_1065_n_0
    SLICE_X50Y9          LUT6 (Prop_lut6_I3_O)        0.124     8.905 r  tdc_decode/dec_reg[7]_i_1031/O
                         net (fo=10, routed)          1.395    10.300    tdc_decode/dec_reg[7]_i_1031_n_0
    SLICE_X56Y11         LUT5 (Prop_lut5_I1_O)        0.152    10.452 r  tdc_decode/dec_reg[7]_i_999/O
                         net (fo=13, routed)          1.119    11.572    tdc_decode/dec_reg[7]_i_999_n_0
    SLICE_X53Y12         LUT6 (Prop_lut6_I3_O)        0.326    11.898 r  tdc_decode/dec_reg[7]_i_956/O
                         net (fo=9, routed)           1.623    13.520    tdc_decode/dec_reg[7]_i_956_n_0
    SLICE_X53Y17         LUT6 (Prop_lut6_I3_O)        0.124    13.644 r  tdc_decode/dec_reg[7]_i_916/O
                         net (fo=10, routed)          0.445    14.089    tdc_decode/dec_reg[7]_i_916_n_0
    SLICE_X53Y17         LUT5 (Prop_lut5_I1_O)        0.124    14.213 r  tdc_decode/dec_reg[7]_i_876/O
                         net (fo=1, routed)           0.406    14.620    tdc_decode/dec_reg[7]_i_876_n_0
    SLICE_X53Y18         LUT6 (Prop_lut6_I3_O)        0.124    14.744 r  tdc_decode/dec_reg[7]_i_827/O
                         net (fo=6, routed)           1.368    16.112    tdc_decode/dec_reg[7]_i_827_n_0
    SLICE_X57Y19         LUT6 (Prop_lut6_I1_O)        0.124    16.236 r  tdc_decode/dec_reg[7]_i_779/O
                         net (fo=4, routed)           0.776    17.012    tdc_decode/dec_reg[7]_i_779_n_0
    SLICE_X62Y18         LUT4 (Prop_lut4_I0_O)        0.124    17.136 r  tdc_decode/dec_reg[7]_i_763/O
                         net (fo=14, routed)          1.096    18.232    tdc_decode/dec_reg[7]_i_763_n_0
    SLICE_X59Y20         LUT6 (Prop_lut6_I5_O)        0.124    18.356 r  tdc_decode/dec_reg[7]_i_716/O
                         net (fo=9, routed)           0.939    19.295    tdc_decode/dec_reg[7]_i_716_n_0
    SLICE_X54Y21         LUT6 (Prop_lut6_I2_O)        0.124    19.419 r  tdc_decode/dec_reg[7]_i_669/O
                         net (fo=14, routed)          1.107    20.527    tdc_decode/dec_reg[7]_i_669_n_0
    SLICE_X52Y23         LUT6 (Prop_lut6_I0_O)        0.124    20.651 r  tdc_decode/dec_reg[7]_i_638/O
                         net (fo=7, routed)           1.145    21.795    tdc_decode/dec_reg[7]_i_638_n_0
    SLICE_X53Y25         LUT6 (Prop_lut6_I2_O)        0.124    21.919 r  tdc_decode/dec_reg[7]_i_593/O
                         net (fo=5, routed)           1.419    23.339    tdc_decode/dec_reg[7]_i_593_n_0
    SLICE_X53Y27         LUT6 (Prop_lut6_I5_O)        0.124    23.463 r  tdc_decode/dec_reg[7]_i_565/O
                         net (fo=11, routed)          1.736    25.199    tdc_decode/dec_reg[7]_i_565_n_0
    SLICE_X56Y26         LUT6 (Prop_lut6_I1_O)        0.124    25.323 r  tdc_decode/dec_reg[7]_i_548/O
                         net (fo=2, routed)           0.816    26.139    tdc_decode/dec_reg[7]_i_548_n_0
    SLICE_X54Y26         LUT6 (Prop_lut6_I0_O)        0.124    26.263 r  tdc_decode/dec_reg[7]_i_531/O
                         net (fo=4, routed)           1.152    27.415    tdc_decode/dec_reg[7]_i_531_n_0
    SLICE_X61Y24         LUT6 (Prop_lut6_I3_O)        0.124    27.539 r  tdc_decode/dec_reg[7]_i_475/O
                         net (fo=5, routed)           0.801    28.339    tdc_decode/dec_reg[7]_i_475_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I2_O)        0.124    28.463 r  tdc_decode/dec_reg[7]_i_434/O
                         net (fo=6, routed)           1.555    30.019    tdc_decode/dec_reg[7]_i_434_n_0
    SLICE_X66Y27         LUT6 (Prop_lut6_I2_O)        0.124    30.143 r  tdc_decode/dec_reg[7]_i_402/O
                         net (fo=3, routed)           0.685    30.827    tdc_decode/dec_reg[7]_i_402_n_0
    SLICE_X66Y28         LUT6 (Prop_lut6_I5_O)        0.124    30.951 r  tdc_decode/dec_reg[7]_i_351/O
                         net (fo=4, routed)           0.956    31.908    tdc_decode/dec_reg[7]_i_351_n_0
    SLICE_X64Y29         LUT6 (Prop_lut6_I2_O)        0.124    32.032 r  tdc_decode/dec_reg[7]_i_292/O
                         net (fo=7, routed)           0.942    32.974    tdc_decode/dec_reg[7]_i_292_n_0
    SLICE_X62Y30         LUT6 (Prop_lut6_I3_O)        0.124    33.098 r  tdc_decode/dec_reg[7]_i_241/O
                         net (fo=11, routed)          0.753    33.851    tdc_decode/dec_reg[7]_i_241_n_0
    SLICE_X61Y32         LUT6 (Prop_lut6_I2_O)        0.124    33.975 r  tdc_decode/dec_reg[7]_i_182/O
                         net (fo=9, routed)           1.007    34.982    tdc_decode/dec_reg[7]_i_182_n_0
    SLICE_X63Y33         LUT6 (Prop_lut6_I5_O)        0.124    35.106 r  tdc_decode/dec_reg[7]_i_115/O
                         net (fo=9, routed)           0.977    36.083    tdc_decode/dec_reg[7]_i_115_n_0
    SLICE_X64Y35         LUT6 (Prop_lut6_I3_O)        0.124    36.207 r  tdc_decode/dec_reg[7]_i_52/O
                         net (fo=8, routed)           1.154    37.361    tdc_decode/dec_reg[7]_i_52_n_0
    SLICE_X61Y38         LUT6 (Prop_lut6_I1_O)        0.124    37.485 r  tdc_decode/dec_reg[7]_i_79/O
                         net (fo=4, routed)           0.977    38.462    tdc_decode/dec_reg[7]_i_79_n_0
    SLICE_X61Y40         LUT6 (Prop_lut6_I2_O)        0.124    38.586 r  tdc_decode/dec_reg[7]_i_32/O
                         net (fo=8, routed)           0.605    39.191    tdc_decode/dec_reg[7]_i_32_n_0
    SLICE_X58Y41         LUT6 (Prop_lut6_I2_O)        0.124    39.315 r  tdc_decode/dec_reg[6]_i_20/O
                         net (fo=3, routed)           0.422    39.737    tdc_decode/dec_reg[6]_i_20_n_0
    SLICE_X59Y42         LUT6 (Prop_lut6_I2_O)        0.124    39.861 r  tdc_decode/dec_reg[4]_i_4/O
                         net (fo=1, routed)           0.422    40.283    tdc_decode/dec_reg[4]_i_4_n_0
    SLICE_X56Y43         LUT6 (Prop_lut6_I3_O)        0.124    40.407 r  tdc_decode/dec_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    40.407    tdc_decode/one_sum[4]
    SLICE_X56Y43         FDSE                                         r  tdc_decode/dec_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tdc_decode/tdc_input_buf_reg_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            tdc_decode/dec_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.202ns  (logic 5.260ns (13.769%)  route 32.942ns (86.231%))
  Logic Levels:           34  (FDSE=1 LUT3=1 LUT4=5 LUT5=4 LUT6=23)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDSE                         0.000     0.000 r  tdc_decode/tdc_input_buf_reg_reg[0]/C
    SLICE_X41Y2          FDSE (Prop_fdse_C_Q)         0.456     0.456 r  tdc_decode/tdc_input_buf_reg_reg[0]/Q
                         net (fo=8, routed)           0.860     1.316    tdc_decode/tdc_input_buf_reg[0]
    SLICE_X41Y2          LUT6 (Prop_lut6_I2_O)        0.124     1.440 r  tdc_decode/dec_reg[7]_i_1151/O
                         net (fo=10, routed)          0.980     2.420    tdc_decode/dec_reg[7]_i_1151_n_0
    SLICE_X43Y0          LUT6 (Prop_lut6_I4_O)        0.124     2.544 r  tdc_decode/dec_reg[7]_i_1175/O
                         net (fo=6, routed)           0.841     3.385    tdc_decode/dec_reg[7]_i_1175_n_0
    SLICE_X43Y1          LUT6 (Prop_lut6_I3_O)        0.124     3.509 r  tdc_decode/dec_reg[7]_i_1153/O
                         net (fo=11, routed)          1.310     4.819    tdc_decode/dec_reg[7]_i_1153_n_0
    SLICE_X47Y3          LUT6 (Prop_lut6_I2_O)        0.124     4.943 r  tdc_decode/dec_reg[7]_i_1117/O
                         net (fo=19, routed)          1.067     6.011    tdc_decode/dec_reg[7]_i_1117_n_0
    SLICE_X50Y4          LUT6 (Prop_lut6_I2_O)        0.124     6.135 r  tdc_decode/dec_reg[7]_i_1079/O
                         net (fo=10, routed)          1.195     7.330    tdc_decode/dec_reg[7]_i_1079_n_0
    SLICE_X50Y7          LUT6 (Prop_lut6_I3_O)        0.124     7.454 r  tdc_decode/dec_reg[7]_i_1065/O
                         net (fo=4, routed)           1.327     8.781    tdc_decode/dec_reg[7]_i_1065_n_0
    SLICE_X50Y9          LUT6 (Prop_lut6_I3_O)        0.124     8.905 r  tdc_decode/dec_reg[7]_i_1031/O
                         net (fo=10, routed)          1.395    10.300    tdc_decode/dec_reg[7]_i_1031_n_0
    SLICE_X56Y11         LUT5 (Prop_lut5_I1_O)        0.152    10.452 r  tdc_decode/dec_reg[7]_i_999/O
                         net (fo=13, routed)          1.119    11.572    tdc_decode/dec_reg[7]_i_999_n_0
    SLICE_X53Y12         LUT6 (Prop_lut6_I3_O)        0.326    11.898 r  tdc_decode/dec_reg[7]_i_956/O
                         net (fo=9, routed)           1.623    13.520    tdc_decode/dec_reg[7]_i_956_n_0
    SLICE_X53Y17         LUT6 (Prop_lut6_I3_O)        0.124    13.644 r  tdc_decode/dec_reg[7]_i_916/O
                         net (fo=10, routed)          0.445    14.089    tdc_decode/dec_reg[7]_i_916_n_0
    SLICE_X53Y17         LUT5 (Prop_lut5_I1_O)        0.124    14.213 r  tdc_decode/dec_reg[7]_i_876/O
                         net (fo=1, routed)           0.406    14.620    tdc_decode/dec_reg[7]_i_876_n_0
    SLICE_X53Y18         LUT6 (Prop_lut6_I3_O)        0.124    14.744 r  tdc_decode/dec_reg[7]_i_827/O
                         net (fo=6, routed)           1.368    16.112    tdc_decode/dec_reg[7]_i_827_n_0
    SLICE_X57Y19         LUT6 (Prop_lut6_I1_O)        0.124    16.236 r  tdc_decode/dec_reg[7]_i_779/O
                         net (fo=4, routed)           0.776    17.012    tdc_decode/dec_reg[7]_i_779_n_0
    SLICE_X62Y18         LUT4 (Prop_lut4_I0_O)        0.124    17.136 r  tdc_decode/dec_reg[7]_i_763/O
                         net (fo=14, routed)          1.096    18.232    tdc_decode/dec_reg[7]_i_763_n_0
    SLICE_X59Y20         LUT6 (Prop_lut6_I5_O)        0.124    18.356 r  tdc_decode/dec_reg[7]_i_716/O
                         net (fo=9, routed)           0.939    19.295    tdc_decode/dec_reg[7]_i_716_n_0
    SLICE_X54Y21         LUT6 (Prop_lut6_I2_O)        0.124    19.419 r  tdc_decode/dec_reg[7]_i_669/O
                         net (fo=14, routed)          1.277    20.697    tdc_decode/dec_reg[7]_i_669_n_0
    SLICE_X53Y23         LUT6 (Prop_lut6_I5_O)        0.124    20.821 r  tdc_decode/dec_reg[7]_i_620/O
                         net (fo=7, routed)           1.445    22.265    tdc_decode/dec_reg[7]_i_620_n_0
    SLICE_X55Y27         LUT6 (Prop_lut6_I5_O)        0.124    22.389 r  tdc_decode/dec_reg[7]_i_581/O
                         net (fo=7, routed)           0.629    23.019    tdc_decode/dec_reg[7]_i_581_n_0
    SLICE_X56Y28         LUT4 (Prop_lut4_I3_O)        0.124    23.143 r  tdc_decode/dec_reg[7]_i_512/O
                         net (fo=14, routed)          0.806    23.949    tdc_decode/dec_reg[7]_i_512_n_0
    SLICE_X57Y27         LUT6 (Prop_lut6_I3_O)        0.124    24.073 r  tdc_decode/dec_reg[7]_i_451/O
                         net (fo=7, routed)           1.174    25.247    tdc_decode/dec_reg[7]_i_451_n_0
    SLICE_X62Y27         LUT4 (Prop_lut4_I3_O)        0.152    25.399 r  tdc_decode/dec_reg[7]_i_441/O
                         net (fo=12, routed)          1.162    26.561    tdc_decode/dec_reg[7]_i_441_n_0
    SLICE_X59Y29         LUT6 (Prop_lut6_I0_O)        0.348    26.909 r  tdc_decode/dec_reg[7]_i_390/O
                         net (fo=7, routed)           0.778    27.687    tdc_decode/dec_reg[7]_i_390_n_0
    SLICE_X56Y30         LUT4 (Prop_lut4_I3_O)        0.124    27.811 r  tdc_decode/dec_reg[7]_i_331/O
                         net (fo=12, routed)          1.129    28.940    tdc_decode/dec_reg[7]_i_331_n_0
    SLICE_X56Y32         LUT6 (Prop_lut6_I0_O)        0.124    29.064 r  tdc_decode/dec_reg[7]_i_281/O
                         net (fo=6, routed)           0.584    29.648    tdc_decode/dec_reg[7]_i_281_n_0
    SLICE_X57Y33         LUT6 (Prop_lut6_I2_O)        0.124    29.772 r  tdc_decode/dec_reg[7]_i_226/O
                         net (fo=9, routed)           0.595    30.367    tdc_decode/dec_reg[7]_i_226_n_0
    SLICE_X57Y35         LUT6 (Prop_lut6_I5_O)        0.124    30.491 r  tdc_decode/dec_reg[7]_i_192/O
                         net (fo=10, routed)          1.273    31.765    tdc_decode/dec_reg[7]_i_192_n_0
    SLICE_X57Y37         LUT6 (Prop_lut6_I0_O)        0.124    31.889 r  tdc_decode/dec_reg[7]_i_118/O
                         net (fo=17, routed)          1.031    32.919    tdc_decode/dec_reg[7]_i_118_n_0
    SLICE_X56Y39         LUT5 (Prop_lut5_I2_O)        0.124    33.043 r  tdc_decode/dec_reg[7]_i_70/O
                         net (fo=7, routed)           0.983    34.027    tdc_decode/dec_reg[7]_i_70_n_0
    SLICE_X56Y41         LUT4 (Prop_lut4_I3_O)        0.152    34.179 r  tdc_decode/dec_reg[6]_i_30/O
                         net (fo=6, routed)           0.878    35.057    tdc_decode/dec_reg[6]_i_30_n_0
    SLICE_X55Y41         LUT6 (Prop_lut6_I0_O)        0.326    35.383 r  tdc_decode/dec_reg[1]_i_4/O
                         net (fo=10, routed)          0.465    35.847    tdc_decode/dec_reg[1]_i_4_n_0
    SLICE_X54Y43         LUT6 (Prop_lut6_I2_O)        0.124    35.971 r  tdc_decode/dec_reg[1]_i_2/O
                         net (fo=8, routed)           1.076    37.047    tdc_decode/dec_reg[1]_i_2_n_0
    SLICE_X53Y42         LUT3 (Prop_lut3_I0_O)        0.124    37.171 r  tdc_decode/dec_reg[3]_i_4/O
                         net (fo=3, routed)           0.907    38.078    tdc_decode/dec_reg[3]_i_4_n_0
    SLICE_X55Y42         LUT5 (Prop_lut5_I2_O)        0.124    38.202 r  tdc_decode/dec_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    38.202    tdc_decode/dec_reg[3]_i_1_n_0
    SLICE_X55Y42         FDSE                                         r  tdc_decode/dec_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tdc_decode/tdc_input_buf_reg_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            tdc_decode/dec_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.061ns  (logic 5.030ns (13.216%)  route 33.030ns (86.784%))
  Logic Levels:           34  (FDSE=1 LUT2=1 LUT4=4 LUT5=2 LUT6=26)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDSE                         0.000     0.000 r  tdc_decode/tdc_input_buf_reg_reg[0]/C
    SLICE_X41Y2          FDSE (Prop_fdse_C_Q)         0.456     0.456 r  tdc_decode/tdc_input_buf_reg_reg[0]/Q
                         net (fo=8, routed)           0.860     1.316    tdc_decode/tdc_input_buf_reg[0]
    SLICE_X41Y2          LUT6 (Prop_lut6_I2_O)        0.124     1.440 r  tdc_decode/dec_reg[7]_i_1151/O
                         net (fo=10, routed)          0.980     2.420    tdc_decode/dec_reg[7]_i_1151_n_0
    SLICE_X43Y0          LUT6 (Prop_lut6_I4_O)        0.124     2.544 r  tdc_decode/dec_reg[7]_i_1175/O
                         net (fo=6, routed)           0.841     3.385    tdc_decode/dec_reg[7]_i_1175_n_0
    SLICE_X43Y1          LUT6 (Prop_lut6_I3_O)        0.124     3.509 r  tdc_decode/dec_reg[7]_i_1153/O
                         net (fo=11, routed)          1.310     4.819    tdc_decode/dec_reg[7]_i_1153_n_0
    SLICE_X47Y3          LUT6 (Prop_lut6_I2_O)        0.124     4.943 r  tdc_decode/dec_reg[7]_i_1117/O
                         net (fo=19, routed)          1.067     6.011    tdc_decode/dec_reg[7]_i_1117_n_0
    SLICE_X50Y4          LUT6 (Prop_lut6_I2_O)        0.124     6.135 r  tdc_decode/dec_reg[7]_i_1079/O
                         net (fo=10, routed)          1.195     7.330    tdc_decode/dec_reg[7]_i_1079_n_0
    SLICE_X50Y7          LUT6 (Prop_lut6_I3_O)        0.124     7.454 r  tdc_decode/dec_reg[7]_i_1065/O
                         net (fo=4, routed)           1.327     8.781    tdc_decode/dec_reg[7]_i_1065_n_0
    SLICE_X50Y9          LUT6 (Prop_lut6_I3_O)        0.124     8.905 r  tdc_decode/dec_reg[7]_i_1031/O
                         net (fo=10, routed)          1.395    10.300    tdc_decode/dec_reg[7]_i_1031_n_0
    SLICE_X56Y11         LUT5 (Prop_lut5_I1_O)        0.152    10.452 r  tdc_decode/dec_reg[7]_i_999/O
                         net (fo=13, routed)          1.119    11.572    tdc_decode/dec_reg[7]_i_999_n_0
    SLICE_X53Y12         LUT6 (Prop_lut6_I3_O)        0.326    11.898 r  tdc_decode/dec_reg[7]_i_956/O
                         net (fo=9, routed)           1.623    13.520    tdc_decode/dec_reg[7]_i_956_n_0
    SLICE_X53Y17         LUT6 (Prop_lut6_I3_O)        0.124    13.644 r  tdc_decode/dec_reg[7]_i_916/O
                         net (fo=10, routed)          0.445    14.089    tdc_decode/dec_reg[7]_i_916_n_0
    SLICE_X53Y17         LUT5 (Prop_lut5_I1_O)        0.124    14.213 r  tdc_decode/dec_reg[7]_i_876/O
                         net (fo=1, routed)           0.406    14.620    tdc_decode/dec_reg[7]_i_876_n_0
    SLICE_X53Y18         LUT6 (Prop_lut6_I3_O)        0.124    14.744 r  tdc_decode/dec_reg[7]_i_827/O
                         net (fo=6, routed)           1.368    16.112    tdc_decode/dec_reg[7]_i_827_n_0
    SLICE_X57Y19         LUT6 (Prop_lut6_I1_O)        0.124    16.236 r  tdc_decode/dec_reg[7]_i_779/O
                         net (fo=4, routed)           0.776    17.012    tdc_decode/dec_reg[7]_i_779_n_0
    SLICE_X62Y18         LUT4 (Prop_lut4_I0_O)        0.124    17.136 r  tdc_decode/dec_reg[7]_i_763/O
                         net (fo=14, routed)          1.096    18.232    tdc_decode/dec_reg[7]_i_763_n_0
    SLICE_X59Y20         LUT6 (Prop_lut6_I5_O)        0.124    18.356 r  tdc_decode/dec_reg[7]_i_716/O
                         net (fo=9, routed)           0.939    19.295    tdc_decode/dec_reg[7]_i_716_n_0
    SLICE_X54Y21         LUT6 (Prop_lut6_I2_O)        0.124    19.419 r  tdc_decode/dec_reg[7]_i_669/O
                         net (fo=14, routed)          1.277    20.697    tdc_decode/dec_reg[7]_i_669_n_0
    SLICE_X53Y23         LUT6 (Prop_lut6_I5_O)        0.124    20.821 r  tdc_decode/dec_reg[7]_i_620/O
                         net (fo=7, routed)           1.445    22.265    tdc_decode/dec_reg[7]_i_620_n_0
    SLICE_X55Y27         LUT6 (Prop_lut6_I5_O)        0.124    22.389 r  tdc_decode/dec_reg[7]_i_581/O
                         net (fo=7, routed)           0.629    23.019    tdc_decode/dec_reg[7]_i_581_n_0
    SLICE_X56Y28         LUT4 (Prop_lut4_I3_O)        0.124    23.143 r  tdc_decode/dec_reg[7]_i_512/O
                         net (fo=14, routed)          0.806    23.949    tdc_decode/dec_reg[7]_i_512_n_0
    SLICE_X57Y27         LUT6 (Prop_lut6_I3_O)        0.124    24.073 r  tdc_decode/dec_reg[7]_i_451/O
                         net (fo=7, routed)           1.174    25.247    tdc_decode/dec_reg[7]_i_451_n_0
    SLICE_X62Y27         LUT4 (Prop_lut4_I3_O)        0.152    25.399 r  tdc_decode/dec_reg[7]_i_441/O
                         net (fo=12, routed)          1.162    26.561    tdc_decode/dec_reg[7]_i_441_n_0
    SLICE_X59Y29         LUT6 (Prop_lut6_I0_O)        0.348    26.909 r  tdc_decode/dec_reg[7]_i_390/O
                         net (fo=7, routed)           0.778    27.687    tdc_decode/dec_reg[7]_i_390_n_0
    SLICE_X56Y30         LUT4 (Prop_lut4_I3_O)        0.124    27.811 r  tdc_decode/dec_reg[7]_i_331/O
                         net (fo=12, routed)          1.129    28.940    tdc_decode/dec_reg[7]_i_331_n_0
    SLICE_X56Y32         LUT6 (Prop_lut6_I0_O)        0.124    29.064 r  tdc_decode/dec_reg[7]_i_281/O
                         net (fo=6, routed)           0.584    29.648    tdc_decode/dec_reg[7]_i_281_n_0
    SLICE_X57Y33         LUT6 (Prop_lut6_I2_O)        0.124    29.772 r  tdc_decode/dec_reg[7]_i_226/O
                         net (fo=9, routed)           0.595    30.367    tdc_decode/dec_reg[7]_i_226_n_0
    SLICE_X57Y35         LUT6 (Prop_lut6_I5_O)        0.124    30.491 r  tdc_decode/dec_reg[7]_i_192/O
                         net (fo=10, routed)          1.273    31.765    tdc_decode/dec_reg[7]_i_192_n_0
    SLICE_X57Y37         LUT6 (Prop_lut6_I0_O)        0.124    31.889 r  tdc_decode/dec_reg[7]_i_118/O
                         net (fo=17, routed)          1.528    33.417    tdc_decode/dec_reg[7]_i_118_n_0
    SLICE_X57Y39         LUT6 (Prop_lut6_I5_O)        0.124    33.541 r  tdc_decode/dec_reg[7]_i_127/O
                         net (fo=6, routed)           1.185    34.726    tdc_decode/dec_reg[7]_i_127_n_0
    SLICE_X59Y39         LUT6 (Prop_lut6_I4_O)        0.124    34.850 r  tdc_decode/dec_reg[6]_i_37/O
                         net (fo=1, routed)           0.575    35.425    tdc_decode/dec_reg[6]_i_37_n_0
    SLICE_X59Y41         LUT6 (Prop_lut6_I3_O)        0.124    35.549 r  tdc_decode/dec_reg[6]_i_22/O
                         net (fo=3, routed)           0.673    36.221    tdc_decode/dec_reg[6]_i_22_n_0
    SLICE_X54Y42         LUT6 (Prop_lut6_I2_O)        0.124    36.345 r  tdc_decode/dec_reg[5]_i_10/O
                         net (fo=3, routed)           0.657    37.003    tdc_decode/dec_reg[5]_i_10_n_0
    SLICE_X53Y44         LUT6 (Prop_lut6_I4_O)        0.124    37.127 r  tdc_decode/dec_reg[2]_i_2/O
                         net (fo=1, routed)           0.810    37.937    tdc_decode/dec_reg[2]_i_2_n_0
    SLICE_X53Y42         LUT2 (Prop_lut2_I1_O)        0.124    38.061 r  tdc_decode/dec_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    38.061    tdc_decode/dec_reg[2]_i_1_n_0
    SLICE_X53Y42         FDSE                                         r  tdc_decode/dec_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tdc_decode/tdc_input_buf_reg_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            tdc_decode/dec_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.094ns  (logic 5.136ns (13.846%)  route 31.958ns (86.154%))
  Logic Levels:           33  (FDSE=1 LUT4=5 LUT5=3 LUT6=24)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDSE                         0.000     0.000 r  tdc_decode/tdc_input_buf_reg_reg[0]/C
    SLICE_X41Y2          FDSE (Prop_fdse_C_Q)         0.456     0.456 r  tdc_decode/tdc_input_buf_reg_reg[0]/Q
                         net (fo=8, routed)           0.860     1.316    tdc_decode/tdc_input_buf_reg[0]
    SLICE_X41Y2          LUT6 (Prop_lut6_I2_O)        0.124     1.440 r  tdc_decode/dec_reg[7]_i_1151/O
                         net (fo=10, routed)          0.980     2.420    tdc_decode/dec_reg[7]_i_1151_n_0
    SLICE_X43Y0          LUT6 (Prop_lut6_I4_O)        0.124     2.544 r  tdc_decode/dec_reg[7]_i_1175/O
                         net (fo=6, routed)           0.841     3.385    tdc_decode/dec_reg[7]_i_1175_n_0
    SLICE_X43Y1          LUT6 (Prop_lut6_I3_O)        0.124     3.509 r  tdc_decode/dec_reg[7]_i_1153/O
                         net (fo=11, routed)          1.310     4.819    tdc_decode/dec_reg[7]_i_1153_n_0
    SLICE_X47Y3          LUT6 (Prop_lut6_I2_O)        0.124     4.943 r  tdc_decode/dec_reg[7]_i_1117/O
                         net (fo=19, routed)          1.067     6.011    tdc_decode/dec_reg[7]_i_1117_n_0
    SLICE_X50Y4          LUT6 (Prop_lut6_I2_O)        0.124     6.135 r  tdc_decode/dec_reg[7]_i_1079/O
                         net (fo=10, routed)          1.195     7.330    tdc_decode/dec_reg[7]_i_1079_n_0
    SLICE_X50Y7          LUT6 (Prop_lut6_I3_O)        0.124     7.454 r  tdc_decode/dec_reg[7]_i_1065/O
                         net (fo=4, routed)           1.327     8.781    tdc_decode/dec_reg[7]_i_1065_n_0
    SLICE_X50Y9          LUT6 (Prop_lut6_I3_O)        0.124     8.905 r  tdc_decode/dec_reg[7]_i_1031/O
                         net (fo=10, routed)          1.395    10.300    tdc_decode/dec_reg[7]_i_1031_n_0
    SLICE_X56Y11         LUT5 (Prop_lut5_I1_O)        0.152    10.452 r  tdc_decode/dec_reg[7]_i_999/O
                         net (fo=13, routed)          1.119    11.572    tdc_decode/dec_reg[7]_i_999_n_0
    SLICE_X53Y12         LUT6 (Prop_lut6_I3_O)        0.326    11.898 r  tdc_decode/dec_reg[7]_i_956/O
                         net (fo=9, routed)           1.623    13.520    tdc_decode/dec_reg[7]_i_956_n_0
    SLICE_X53Y17         LUT6 (Prop_lut6_I3_O)        0.124    13.644 r  tdc_decode/dec_reg[7]_i_916/O
                         net (fo=10, routed)          0.445    14.089    tdc_decode/dec_reg[7]_i_916_n_0
    SLICE_X53Y17         LUT5 (Prop_lut5_I1_O)        0.124    14.213 r  tdc_decode/dec_reg[7]_i_876/O
                         net (fo=1, routed)           0.406    14.620    tdc_decode/dec_reg[7]_i_876_n_0
    SLICE_X53Y18         LUT6 (Prop_lut6_I3_O)        0.124    14.744 r  tdc_decode/dec_reg[7]_i_827/O
                         net (fo=6, routed)           1.368    16.112    tdc_decode/dec_reg[7]_i_827_n_0
    SLICE_X57Y19         LUT6 (Prop_lut6_I1_O)        0.124    16.236 r  tdc_decode/dec_reg[7]_i_779/O
                         net (fo=4, routed)           0.776    17.012    tdc_decode/dec_reg[7]_i_779_n_0
    SLICE_X62Y18         LUT4 (Prop_lut4_I0_O)        0.124    17.136 r  tdc_decode/dec_reg[7]_i_763/O
                         net (fo=14, routed)          1.096    18.232    tdc_decode/dec_reg[7]_i_763_n_0
    SLICE_X59Y20         LUT6 (Prop_lut6_I5_O)        0.124    18.356 r  tdc_decode/dec_reg[7]_i_716/O
                         net (fo=9, routed)           0.939    19.295    tdc_decode/dec_reg[7]_i_716_n_0
    SLICE_X54Y21         LUT6 (Prop_lut6_I2_O)        0.124    19.419 r  tdc_decode/dec_reg[7]_i_669/O
                         net (fo=14, routed)          1.277    20.697    tdc_decode/dec_reg[7]_i_669_n_0
    SLICE_X53Y23         LUT6 (Prop_lut6_I5_O)        0.124    20.821 r  tdc_decode/dec_reg[7]_i_620/O
                         net (fo=7, routed)           1.445    22.265    tdc_decode/dec_reg[7]_i_620_n_0
    SLICE_X55Y27         LUT6 (Prop_lut6_I5_O)        0.124    22.389 r  tdc_decode/dec_reg[7]_i_581/O
                         net (fo=7, routed)           0.629    23.019    tdc_decode/dec_reg[7]_i_581_n_0
    SLICE_X56Y28         LUT4 (Prop_lut4_I3_O)        0.124    23.143 r  tdc_decode/dec_reg[7]_i_512/O
                         net (fo=14, routed)          0.806    23.949    tdc_decode/dec_reg[7]_i_512_n_0
    SLICE_X57Y27         LUT6 (Prop_lut6_I3_O)        0.124    24.073 r  tdc_decode/dec_reg[7]_i_451/O
                         net (fo=7, routed)           1.174    25.247    tdc_decode/dec_reg[7]_i_451_n_0
    SLICE_X62Y27         LUT4 (Prop_lut4_I3_O)        0.152    25.399 r  tdc_decode/dec_reg[7]_i_441/O
                         net (fo=12, routed)          1.162    26.561    tdc_decode/dec_reg[7]_i_441_n_0
    SLICE_X59Y29         LUT6 (Prop_lut6_I0_O)        0.348    26.909 r  tdc_decode/dec_reg[7]_i_390/O
                         net (fo=7, routed)           0.778    27.687    tdc_decode/dec_reg[7]_i_390_n_0
    SLICE_X56Y30         LUT4 (Prop_lut4_I3_O)        0.124    27.811 r  tdc_decode/dec_reg[7]_i_331/O
                         net (fo=12, routed)          1.129    28.940    tdc_decode/dec_reg[7]_i_331_n_0
    SLICE_X56Y32         LUT6 (Prop_lut6_I0_O)        0.124    29.064 r  tdc_decode/dec_reg[7]_i_281/O
                         net (fo=6, routed)           0.584    29.648    tdc_decode/dec_reg[7]_i_281_n_0
    SLICE_X57Y33         LUT6 (Prop_lut6_I2_O)        0.124    29.772 r  tdc_decode/dec_reg[7]_i_226/O
                         net (fo=9, routed)           0.595    30.367    tdc_decode/dec_reg[7]_i_226_n_0
    SLICE_X57Y35         LUT6 (Prop_lut6_I5_O)        0.124    30.491 r  tdc_decode/dec_reg[7]_i_192/O
                         net (fo=10, routed)          1.273    31.765    tdc_decode/dec_reg[7]_i_192_n_0
    SLICE_X57Y37         LUT6 (Prop_lut6_I0_O)        0.124    31.889 r  tdc_decode/dec_reg[7]_i_118/O
                         net (fo=17, routed)          1.031    32.919    tdc_decode/dec_reg[7]_i_118_n_0
    SLICE_X56Y39         LUT5 (Prop_lut5_I2_O)        0.124    33.043 r  tdc_decode/dec_reg[7]_i_70/O
                         net (fo=7, routed)           0.983    34.027    tdc_decode/dec_reg[7]_i_70_n_0
    SLICE_X56Y41         LUT4 (Prop_lut4_I3_O)        0.152    34.179 r  tdc_decode/dec_reg[6]_i_30/O
                         net (fo=6, routed)           0.878    35.057    tdc_decode/dec_reg[6]_i_30_n_0
    SLICE_X55Y41         LUT6 (Prop_lut6_I0_O)        0.326    35.383 r  tdc_decode/dec_reg[1]_i_4/O
                         net (fo=10, routed)          0.465    35.847    tdc_decode/dec_reg[1]_i_4_n_0
    SLICE_X54Y43         LUT6 (Prop_lut6_I2_O)        0.124    35.971 r  tdc_decode/dec_reg[1]_i_2/O
                         net (fo=8, routed)           0.999    36.970    tdc_decode/dec_reg[1]_i_2_n_0
    SLICE_X54Y44         LUT6 (Prop_lut6_I0_O)        0.124    37.094 r  tdc_decode/dec_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    37.094    tdc_decode/one_sum[1]
    SLICE_X54Y44         FDSE                                         r  tdc_decode/dec_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tdc_decode/tdc_input_buf_reg_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            tdc_decode/dec_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.620ns  (logic 4.052ns (13.680%)  route 25.568ns (86.320%))
  Logic Levels:           30  (FDSE=1 LUT2=1 LUT4=2 LUT5=10 LUT6=16)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDSE                         0.000     0.000 r  tdc_decode/tdc_input_buf_reg_reg[0]/C
    SLICE_X41Y2          FDSE (Prop_fdse_C_Q)         0.456     0.456 r  tdc_decode/tdc_input_buf_reg_reg[0]/Q
                         net (fo=8, routed)           0.860     1.316    tdc_decode/tdc_input_buf_reg[0]
    SLICE_X41Y2          LUT6 (Prop_lut6_I2_O)        0.124     1.440 r  tdc_decode/dec_reg[7]_i_1151/O
                         net (fo=10, routed)          1.173     2.613    tdc_decode/dec_reg[7]_i_1151_n_0
    SLICE_X43Y1          LUT6 (Prop_lut6_I2_O)        0.124     2.737 r  tdc_decode/dec_reg[7]_i_1115/O
                         net (fo=4, routed)           0.471     3.208    tdc_decode/dec_reg[7]_i_1115_n_0
    SLICE_X44Y1          LUT6 (Prop_lut6_I2_O)        0.124     3.332 r  tdc_decode/dec_reg[7]_i_1076/O
                         net (fo=1, routed)           0.551     3.882    tdc_decode/dec_reg[7]_i_1076_n_0
    SLICE_X47Y3          LUT6 (Prop_lut6_I2_O)        0.124     4.006 r  tdc_decode/dec_reg[7]_i_1039/O
                         net (fo=1, routed)           0.801     4.807    tdc_decode/dec_reg[7]_i_1039_n_0
    SLICE_X48Y6          LUT6 (Prop_lut6_I3_O)        0.124     4.931 r  tdc_decode/dec_reg[7]_i_998/O
                         net (fo=3, routed)           1.017     5.948    tdc_decode/dec_reg[7]_i_998_n_0
    SLICE_X51Y7          LUT6 (Prop_lut6_I3_O)        0.124     6.072 r  tdc_decode/dec_reg[7]_i_955/O
                         net (fo=3, routed)           0.973     7.045    tdc_decode/dec_reg[7]_i_955_n_0
    SLICE_X51Y11         LUT6 (Prop_lut6_I3_O)        0.124     7.169 r  tdc_decode/dec_reg[7]_i_911/O
                         net (fo=3, routed)           1.027     8.196    tdc_decode/dec_reg[7]_i_911_n_0
    SLICE_X54Y11         LUT6 (Prop_lut6_I4_O)        0.124     8.320 r  tdc_decode/dec_reg[7]_i_869/O
                         net (fo=1, routed)           1.085     9.405    tdc_decode/dec_reg[7]_i_869_n_0
    SLICE_X53Y14         LUT6 (Prop_lut6_I2_O)        0.124     9.529 r  tdc_decode/dec_reg[7]_i_816/O
                         net (fo=3, routed)           0.673    10.203    tdc_decode/dec_reg[7]_i_816_n_0
    SLICE_X52Y17         LUT6 (Prop_lut6_I4_O)        0.124    10.327 r  tdc_decode/dec_reg[7]_i_770/O
                         net (fo=2, routed)           0.595    10.922    tdc_decode/dec_reg[7]_i_770_n_0
    SLICE_X52Y18         LUT6 (Prop_lut6_I3_O)        0.124    11.046 r  tdc_decode/dec_reg[7]_i_727/O
                         net (fo=22, routed)          1.371    12.417    tdc_decode/dec_reg[7]_i_727_n_0
    SLICE_X56Y19         LUT2 (Prop_lut2_I0_O)        0.124    12.541 r  tdc_decode/dec_reg[7]_i_688/O
                         net (fo=14, routed)          1.145    13.686    tdc_decode/dec_reg[7]_i_688_n_0
    SLICE_X52Y22         LUT6 (Prop_lut6_I0_O)        0.124    13.810 r  tdc_decode/dec_reg[7]_i_641/O
                         net (fo=14, routed)          1.393    15.204    tdc_decode/dec_reg[7]_i_641_n_0
    SLICE_X53Y26         LUT5 (Prop_lut5_I4_O)        0.124    15.328 r  tdc_decode/dec_reg[7]_i_618/O
                         net (fo=11, routed)          0.707    16.034    tdc_decode/dec_reg[7]_i_618_n_0
    SLICE_X54Y27         LUT5 (Prop_lut5_I4_O)        0.124    16.158 r  tdc_decode/dec_reg[7]_i_580/O
                         net (fo=16, routed)          0.644    16.802    tdc_decode/dec_reg[7]_i_580_n_0
    SLICE_X56Y27         LUT6 (Prop_lut6_I0_O)        0.124    16.926 r  tdc_decode/dec_reg[7]_i_515/O
                         net (fo=15, routed)          0.799    17.725    tdc_decode/dec_reg[7]_i_515_n_0
    SLICE_X58Y27         LUT5 (Prop_lut5_I4_O)        0.124    17.849 r  tdc_decode/dec_reg[7]_i_453/O
                         net (fo=16, routed)          0.988    18.836    tdc_decode/dec_reg[7]_i_453_n_0
    SLICE_X61Y28         LUT5 (Prop_lut5_I4_O)        0.124    18.960 r  tdc_decode/dec_reg[7]_i_415/O
                         net (fo=11, routed)          0.899    19.859    tdc_decode/dec_reg[7]_i_415_n_0
    SLICE_X58Y29         LUT5 (Prop_lut5_I0_O)        0.124    19.983 r  tdc_decode/dec_reg[7]_i_364/O
                         net (fo=14, routed)          0.605    20.589    tdc_decode/dec_reg[7]_i_364_n_0
    SLICE_X59Y31         LUT5 (Prop_lut5_I4_O)        0.124    20.713 r  tdc_decode/dec_reg[7]_i_355/O
                         net (fo=13, routed)          0.632    21.345    tdc_decode/dec_reg[7]_i_355_n_0
    SLICE_X57Y32         LUT5 (Prop_lut5_I4_O)        0.124    21.469 r  tdc_decode/dec_reg[7]_i_301/O
                         net (fo=19, routed)          1.054    22.523    tdc_decode/dec_reg[7]_i_301_n_0
    SLICE_X57Y34         LUT6 (Prop_lut6_I1_O)        0.124    22.647 r  tdc_decode/dec_reg[7]_i_286/O
                         net (fo=8, routed)           0.513    23.160    tdc_decode/dec_reg[7]_i_286_n_0
    SLICE_X57Y34         LUT4 (Prop_lut4_I2_O)        0.124    23.284 r  tdc_decode/dec_reg[7]_i_238/O
                         net (fo=8, routed)           0.974    24.258    tdc_decode/dec_reg[7]_i_238_n_0
    SLICE_X57Y35         LUT5 (Prop_lut5_I0_O)        0.124    24.382 r  tdc_decode/dec_reg[7]_i_193/O
                         net (fo=15, routed)          1.181    25.563    tdc_decode/dec_reg[7]_i_193_n_0
    SLICE_X58Y37         LUT5 (Prop_lut5_I4_O)        0.124    25.687 r  tdc_decode/dec_reg[1]_i_9/O
                         net (fo=18, routed)          0.488    26.175    tdc_decode/dec_reg[1]_i_9_n_0
    SLICE_X58Y37         LUT5 (Prop_lut5_I4_O)        0.124    26.299 r  tdc_decode/dec_reg[1]_i_7/O
                         net (fo=15, routed)          0.931    27.230    tdc_decode/dec_reg[1]_i_7_n_0
    SLICE_X55Y40         LUT6 (Prop_lut6_I0_O)        0.124    27.354 r  tdc_decode/dec_reg[1]_i_5/O
                         net (fo=17, routed)          1.424    28.778    tdc_decode/dec_reg[1]_i_5_n_0
    SLICE_X53Y43         LUT6 (Prop_lut6_I2_O)        0.124    28.902 r  tdc_decode/dec_reg[0]_i_2/O
                         net (fo=5, routed)           0.594    29.496    tdc_decode/dec_reg[0]_i_2_n_0
    SLICE_X53Y42         LUT4 (Prop_lut4_I2_O)        0.124    29.620 r  tdc_decode/dec_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    29.620    tdc_decode/one_sum[0]
    SLICE_X53Y42         FDSE                                         r  tdc_decode/dec_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk
                            (input port)
  Destination:            tp/gen_code_label2[158].LDPE_insti/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.778ns  (logic 17.505ns (73.620%)  route 6.273ns (26.380%))
  Logic Levels:           43  (BUFG=1 CARRY4=40 IBUF=1 MMCME2_ADV=1)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    Y9                                                0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r                       clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.775                         clock/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r                       clock/MMCME2_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713                         clock/clk0t
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r                       clock/u1/O
                         net (fo=502, routed)         1.852    -0.760                         tp/clk0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    -0.165 r  pblock_aes/pblock_tp_2[0].CARRY4_insti
                                                                                              tp/gen_code_label1[0].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    -0.165                         tp/co1[3]
    SLICE_X42Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     0.430 r  pblock_aes/pblock_tp_2[1].CARRY4_insti
                                                                                              tp/gen_code_label1[1].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     0.430                         tp/co1[7]
    SLICE_X42Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     1.025 r  pblock_aes/pblock_tp_2[2].CARRY4_insti
                                                                                              tp/gen_code_label1[2].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.634     1.659                         tp/co1[11]
    SLICE_X43Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.239 r  pblock_aes/pblock_tp_2[3].CARRY4_insti
                                                                                              tp/gen_code_label1[3].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     2.239                         tp/co1[15]
    SLICE_X43Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.819 r  pblock_aes/pblock_tp_2[4].CARRY4_insti
                                                                                              tp/gen_code_label1[4].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.638     3.457                         tp/co1[19]
    SLICE_X43Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.037 r  pblock_aes/pblock_tp_2[5].CARRY4_insti
                                                                                              tp/gen_code_label1[5].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     4.037                         tp/co1[23]
    SLICE_X43Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.617 r  pblock_aes/pblock_tp_2[6].CARRY4_insti
                                                                                              tp/gen_code_label1[6].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     4.617                         tp/co1[27]
    SLICE_X43Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.197 r  pblock_aes/pblock_tp_2[7].CARRY4_insti
                                                                                              tp/gen_code_label1[7].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     5.197                         tp/co1[31]
    SLICE_X43Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.777 r  pblock_aes/pblock_tp_2[8].CARRY4_insti
                                                                                              tp/gen_code_label1[8].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     5.777                         tp/co1[35]
    SLICE_X43Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.357 r  pblock_aes/pblock_tp_2[9].CARRY4_insti
                                                                                              tp/gen_code_label1[9].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     6.357                         tp/co1[39]
    SLICE_X43Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.937 r  pblock_aes/pblock_tp_2[10].CARRY4_insti
                                                                                              tp/gen_code_label1[10].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     6.937                         tp/co1[43]
    SLICE_X43Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.517 r  pblock_aes/pblock_tp_2[11].CARRY4_insti
                                                                                              tp/gen_code_label1[11].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     7.517                         tp/co1[47]
    SLICE_X43Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.097 r  pblock_aes/pblock_tp_2[12].CARRY4_insti
                                                                                              tp/gen_code_label1[12].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     8.097                         tp/co1[51]
    SLICE_X43Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.677 r  pblock_aes/pblock_tp_2[13].CARRY4_insti
                                                                                              tp/gen_code_label1[13].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     8.677                         tp/co1[55]
    SLICE_X43Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.257 r  pblock_aes/pblock_tp_2[14].CARRY4_insti
                                                                                              tp/gen_code_label1[14].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     9.257                         tp/co1[59]
    SLICE_X43Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.837 r  pblock_aes/pblock_tp_2[15].CARRY4_insti
                                                                                              tp/gen_code_label1[15].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     9.837                         tp/co1[63]
    SLICE_X43Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.417 r  pblock_aes/pblock_tp_2[16].CARRY4_insti
                                                                                              tp/gen_code_label1[16].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    10.417                         tp/co1[67]
    SLICE_X43Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.997 r  pblock_aes/pblock_tp_2[17].CARRY4_insti
                                                                                              tp/gen_code_label1[17].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    10.997                         tp/co1[71]
    SLICE_X43Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.577 r  pblock_aes/pblock_tp_2[18].CARRY4_insti
                                                                                              tp/gen_code_label1[18].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    11.577                         tp/co1[75]
    SLICE_X43Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.157 r  pblock_aes/pblock_tp_2[19].CARRY4_insti
                                                                                              tp/gen_code_label1[19].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.009    12.166                         tp/co1[79]
    SLICE_X43Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.746 r  pblock_aes/pblock_tp_2[20].CARRY4_insti
                                                                                              tp/gen_code_label1[20].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    12.746                         tp/co1[83]
    SLICE_X43Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.326 r  pblock_aes/pblock_tp_2[21].CARRY4_insti
                                                                                              tp/gen_code_label1[21].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    13.326                         tp/co1[87]
    SLICE_X43Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.906 r  pblock_aes/pblock_tp_2[22].CARRY4_insti
                                                                                              tp/gen_code_label1[22].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    13.906                         tp/co1[91]
    SLICE_X43Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.486 r  pblock_aes/pblock_tp_2[23].CARRY4_insti
                                                                                              tp/gen_code_label1[23].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    14.486                         tp/co1[95]
    SLICE_X43Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.066 r  pblock_aes/pblock_tp_2[24].CARRY4_insti
                                                                                              tp/gen_code_label1[24].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    15.066                         tp/co1[99]
    SLICE_X43Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.646 r  pblock_aes/pblock_tp_2[25].CARRY4_insti
                                                                                              tp/gen_code_label1[25].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    15.646                         tp/co1[103]
    SLICE_X43Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.226 r  pblock_aes/pblock_tp_2[26].CARRY4_insti
                                                                                              tp/gen_code_label1[26].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    16.226                         tp/co1[107]
    SLICE_X43Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.806 r  pblock_aes/pblock_tp_2[27].CARRY4_insti
                                                                                              tp/gen_code_label1[27].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    16.806                         tp/co1[111]
    SLICE_X43Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.386 r  pblock_aes/pblock_tp_2[28].CARRY4_insti
                                                                                              tp/gen_code_label1[28].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    17.386                         tp/co1[115]
    SLICE_X43Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.966 r  pblock_aes/pblock_tp_2[29].CARRY4_insti
                                                                                              tp/gen_code_label1[29].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    17.966                         tp/co1[119]
    SLICE_X43Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    18.546 r  pblock_aes/pblock_tp_2[30].CARRY4_insti
                                                                                              tp/gen_code_label1[30].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    18.546                         tp/co1[123]
    SLICE_X43Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    19.126 r  pblock_aes/pblock_tp_2[31].CARRY4_insti
                                                                                              tp/gen_code_label1[31].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    19.126                         tp/co1[127]
    SLICE_X43Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    19.706 r  pblock_aes/pblock_tp_2[32].CARRY4_insti
                                                                                              tp/gen_code_label1[32].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    19.706                         tp/co1[131]
    SLICE_X43Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    20.286 r  pblock_aes/pblock_tp_2[33].CARRY4_insti
                                                                                              tp/gen_code_label1[33].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    20.286                         tp/co1[135]
    SLICE_X43Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    20.866 r  pblock_aes/pblock_tp_2[34].CARRY4_insti
                                                                                              tp/gen_code_label1[34].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    20.866                         tp/co1[139]
    SLICE_X43Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    21.446 r  pblock_aes/pblock_tp_2[35].CARRY4_insti
                                                                                              tp/gen_code_label1[35].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    21.446                         tp/co1[143]
    SLICE_X43Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    22.026 r  pblock_aes/pblock_tp_2[36].CARRY4_insti
                                                                                              tp/gen_code_label1[36].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    22.026                         tp/co1[147]
    SLICE_X43Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    22.606 r  pblock_aes/pblock_tp_2[37].CARRY4_insti
                                                                                              tp/gen_code_label1[37].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    22.606                         tp/co1[151]
    SLICE_X43Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    23.186 r  pblock_aes/pblock_tp_2[38].CARRY4_insti
                                                                                              tp/gen_code_label1[38].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    23.186                         tp/co1[155]
    SLICE_X43Y44         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    23.778 r  pblock_aes/pblock_tp_2[39].CARRY4_insti
                                                                                              tp/gen_code_label1[39].CARRY4_insti/CO[2]
                         net (fo=1, routed)           0.000    23.778                         tp/co1[158]
    SLICE_X43Y44         LDPE                                         r  pblock_aes/pblock_tp_2[39].CARRY4_insti
                                                                                              tp/gen_code_label2[158].LDPE_insti/D
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 clk
                            (input port)
  Destination:            tp/gen_code_label2[159].LDPE_insti/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.766ns  (logic 17.493ns (73.607%)  route 6.273ns (26.393%))
  Logic Levels:           43  (BUFG=1 CARRY4=40 IBUF=1 MMCME2_ADV=1)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    Y9                                                0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r                       clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.775                         clock/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r                       clock/MMCME2_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713                         clock/clk0t
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r                       clock/u1/O
                         net (fo=502, routed)         1.852    -0.760                         tp/clk0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    -0.165 r  pblock_aes/pblock_tp_2[0].CARRY4_insti
                                                                                              tp/gen_code_label1[0].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    -0.165                         tp/co1[3]
    SLICE_X42Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     0.430 r  pblock_aes/pblock_tp_2[1].CARRY4_insti
                                                                                              tp/gen_code_label1[1].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     0.430                         tp/co1[7]
    SLICE_X42Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     1.025 r  pblock_aes/pblock_tp_2[2].CARRY4_insti
                                                                                              tp/gen_code_label1[2].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.634     1.659                         tp/co1[11]
    SLICE_X43Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.239 r  pblock_aes/pblock_tp_2[3].CARRY4_insti
                                                                                              tp/gen_code_label1[3].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     2.239                         tp/co1[15]
    SLICE_X43Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.819 r  pblock_aes/pblock_tp_2[4].CARRY4_insti
                                                                                              tp/gen_code_label1[4].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.638     3.457                         tp/co1[19]
    SLICE_X43Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.037 r  pblock_aes/pblock_tp_2[5].CARRY4_insti
                                                                                              tp/gen_code_label1[5].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     4.037                         tp/co1[23]
    SLICE_X43Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.617 r  pblock_aes/pblock_tp_2[6].CARRY4_insti
                                                                                              tp/gen_code_label1[6].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     4.617                         tp/co1[27]
    SLICE_X43Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.197 r  pblock_aes/pblock_tp_2[7].CARRY4_insti
                                                                                              tp/gen_code_label1[7].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     5.197                         tp/co1[31]
    SLICE_X43Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.777 r  pblock_aes/pblock_tp_2[8].CARRY4_insti
                                                                                              tp/gen_code_label1[8].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     5.777                         tp/co1[35]
    SLICE_X43Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.357 r  pblock_aes/pblock_tp_2[9].CARRY4_insti
                                                                                              tp/gen_code_label1[9].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     6.357                         tp/co1[39]
    SLICE_X43Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.937 r  pblock_aes/pblock_tp_2[10].CARRY4_insti
                                                                                              tp/gen_code_label1[10].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     6.937                         tp/co1[43]
    SLICE_X43Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.517 r  pblock_aes/pblock_tp_2[11].CARRY4_insti
                                                                                              tp/gen_code_label1[11].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     7.517                         tp/co1[47]
    SLICE_X43Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.097 r  pblock_aes/pblock_tp_2[12].CARRY4_insti
                                                                                              tp/gen_code_label1[12].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     8.097                         tp/co1[51]
    SLICE_X43Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.677 r  pblock_aes/pblock_tp_2[13].CARRY4_insti
                                                                                              tp/gen_code_label1[13].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     8.677                         tp/co1[55]
    SLICE_X43Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.257 r  pblock_aes/pblock_tp_2[14].CARRY4_insti
                                                                                              tp/gen_code_label1[14].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     9.257                         tp/co1[59]
    SLICE_X43Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.837 r  pblock_aes/pblock_tp_2[15].CARRY4_insti
                                                                                              tp/gen_code_label1[15].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     9.837                         tp/co1[63]
    SLICE_X43Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.417 r  pblock_aes/pblock_tp_2[16].CARRY4_insti
                                                                                              tp/gen_code_label1[16].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    10.417                         tp/co1[67]
    SLICE_X43Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.997 r  pblock_aes/pblock_tp_2[17].CARRY4_insti
                                                                                              tp/gen_code_label1[17].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    10.997                         tp/co1[71]
    SLICE_X43Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.577 r  pblock_aes/pblock_tp_2[18].CARRY4_insti
                                                                                              tp/gen_code_label1[18].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    11.577                         tp/co1[75]
    SLICE_X43Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.157 r  pblock_aes/pblock_tp_2[19].CARRY4_insti
                                                                                              tp/gen_code_label1[19].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.009    12.166                         tp/co1[79]
    SLICE_X43Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.746 r  pblock_aes/pblock_tp_2[20].CARRY4_insti
                                                                                              tp/gen_code_label1[20].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    12.746                         tp/co1[83]
    SLICE_X43Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.326 r  pblock_aes/pblock_tp_2[21].CARRY4_insti
                                                                                              tp/gen_code_label1[21].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    13.326                         tp/co1[87]
    SLICE_X43Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.906 r  pblock_aes/pblock_tp_2[22].CARRY4_insti
                                                                                              tp/gen_code_label1[22].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    13.906                         tp/co1[91]
    SLICE_X43Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.486 r  pblock_aes/pblock_tp_2[23].CARRY4_insti
                                                                                              tp/gen_code_label1[23].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    14.486                         tp/co1[95]
    SLICE_X43Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.066 r  pblock_aes/pblock_tp_2[24].CARRY4_insti
                                                                                              tp/gen_code_label1[24].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    15.066                         tp/co1[99]
    SLICE_X43Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.646 r  pblock_aes/pblock_tp_2[25].CARRY4_insti
                                                                                              tp/gen_code_label1[25].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    15.646                         tp/co1[103]
    SLICE_X43Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.226 r  pblock_aes/pblock_tp_2[26].CARRY4_insti
                                                                                              tp/gen_code_label1[26].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    16.226                         tp/co1[107]
    SLICE_X43Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.806 r  pblock_aes/pblock_tp_2[27].CARRY4_insti
                                                                                              tp/gen_code_label1[27].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    16.806                         tp/co1[111]
    SLICE_X43Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.386 r  pblock_aes/pblock_tp_2[28].CARRY4_insti
                                                                                              tp/gen_code_label1[28].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    17.386                         tp/co1[115]
    SLICE_X43Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.966 r  pblock_aes/pblock_tp_2[29].CARRY4_insti
                                                                                              tp/gen_code_label1[29].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    17.966                         tp/co1[119]
    SLICE_X43Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    18.546 r  pblock_aes/pblock_tp_2[30].CARRY4_insti
                                                                                              tp/gen_code_label1[30].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    18.546                         tp/co1[123]
    SLICE_X43Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    19.126 r  pblock_aes/pblock_tp_2[31].CARRY4_insti
                                                                                              tp/gen_code_label1[31].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    19.126                         tp/co1[127]
    SLICE_X43Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    19.706 r  pblock_aes/pblock_tp_2[32].CARRY4_insti
                                                                                              tp/gen_code_label1[32].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    19.706                         tp/co1[131]
    SLICE_X43Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    20.286 r  pblock_aes/pblock_tp_2[33].CARRY4_insti
                                                                                              tp/gen_code_label1[33].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    20.286                         tp/co1[135]
    SLICE_X43Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    20.866 r  pblock_aes/pblock_tp_2[34].CARRY4_insti
                                                                                              tp/gen_code_label1[34].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    20.866                         tp/co1[139]
    SLICE_X43Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    21.446 r  pblock_aes/pblock_tp_2[35].CARRY4_insti
                                                                                              tp/gen_code_label1[35].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    21.446                         tp/co1[143]
    SLICE_X43Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    22.026 r  pblock_aes/pblock_tp_2[36].CARRY4_insti
                                                                                              tp/gen_code_label1[36].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    22.026                         tp/co1[147]
    SLICE_X43Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    22.606 r  pblock_aes/pblock_tp_2[37].CARRY4_insti
                                                                                              tp/gen_code_label1[37].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    22.606                         tp/co1[151]
    SLICE_X43Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    23.186 r  pblock_aes/pblock_tp_2[38].CARRY4_insti
                                                                                              tp/gen_code_label1[38].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    23.186                         tp/co1[155]
    SLICE_X43Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    23.766 r  pblock_aes/pblock_tp_2[39].CARRY4_insti
                                                                                              tp/gen_code_label1[39].CARRY4_insti/CO[3]
                         net (fo=1, routed)           0.000    23.766                         tp/co1[159]
    SLICE_X43Y44         LDPE                                         r  pblock_aes/pblock_tp_2[39].CARRY4_insti
                                                                                              tp/gen_code_label2[159].LDPE_insti/D
  -------------------------------------------------------------------    ----------------------------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk
                            (input port)
  Destination:            clock/MMCME2_BASE_inst1/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        -1.506ns  (logic -5.927ns (393.449%)  route 4.420ns (-293.449%))
  Logic Levels:           3  (BUFG=1 IBUF=1 MMCME2_ADV=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.582    clock/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.438    -4.856 r  clock/MMCME2_BASE_inst1/CLKFBOUT
                         net (fo=1, routed)           1.691    -3.165    clock/CLKFBOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clock/u25/O
                         net (fo=1, routed)           1.567    -1.506    clock/CLKFBIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clock/MMCME2_BASE_inst1/CLKFBIN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk
                            (input port)
  Destination:            tp/gen_code_label2[1].LDPE_insti/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        -1.024ns  (logic -5.518ns (538.940%)  route 4.494ns (-438.940%))
  Logic Levels:           4  (BUFG=1 CARRY4=1 IBUF=1 MMCME2_ADV=1)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    Y9                                                0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r                       clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.582                         clock/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r                       clock/MMCME2_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165                         clock/clk0t
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r                       clock/u1/O
                         net (fo=502, routed)         1.641    -1.433                         tp/clk0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CYINIT_CO[1])
                                                      0.409    -1.024 r  pblock_aes/pblock_tp_2[0].CARRY4_insti
                                                                                              tp/gen_code_label1[0].CARRY4_insti/CO[1]
                         net (fo=1, routed)           0.000    -1.024                         tp/co1[1]
    SLICE_X42Y5          LDPE                                         r  pblock_aes/pblock_tp_2[0].CARRY4_insti
                                                                                              tp/gen_code_label2[1].LDPE_insti/D
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 clk
                            (input port)
  Destination:            tp/gen_code_label2[0].LDPE_insti/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        -0.983ns  (logic -5.477ns (557.251%)  route 4.494ns (-457.251%))
  Logic Levels:           4  (BUFG=1 CARRY4=1 IBUF=1 MMCME2_ADV=1)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    Y9                                                0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r                       clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.582                         clock/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r                       clock/MMCME2_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165                         clock/clk0t
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r                       clock/u1/O
                         net (fo=502, routed)         1.641    -1.433                         tp/clk0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.450    -0.983 r  pblock_aes/pblock_tp_2[0].CARRY4_insti
                                                                                              tp/gen_code_label1[0].CARRY4_insti/CO[0]
                         net (fo=1, routed)           0.000    -0.983                         tp/co1[0]
    SLICE_X42Y5          LDPE                                         r  pblock_aes/pblock_tp_2[0].CARRY4_insti
                                                                                              tp/gen_code_label2[0].LDPE_insti/D
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 clk
                            (input port)
  Destination:            tp/gen_code_label2[3].LDPE_insti/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        -0.953ns  (logic -5.447ns (571.648%)  route 4.494ns (-471.648%))
  Logic Levels:           4  (BUFG=1 CARRY4=1 IBUF=1 MMCME2_ADV=1)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    Y9                                                0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r                       clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.582                         clock/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r                       clock/MMCME2_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165                         clock/clk0t
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r                       clock/u1/O
                         net (fo=502, routed)         1.641    -1.433                         tp/clk0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    -0.953 r  pblock_aes/pblock_tp_2[0].CARRY4_insti
                                                                                              tp/gen_code_label1[0].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    -0.953                         tp/co1[3]
    SLICE_X42Y5          LDPE                                         r  pblock_aes/pblock_tp_2[0].CARRY4_insti
                                                                                              tp/gen_code_label2[3].LDPE_insti/D
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 clk
                            (input port)
  Destination:            tp/gen_code_label2[2].LDPE_insti/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        -0.944ns  (logic -5.438ns (576.145%)  route 4.494ns (-476.145%))
  Logic Levels:           4  (BUFG=1 CARRY4=1 IBUF=1 MMCME2_ADV=1)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    Y9                                                0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r                       clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.582                         clock/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r                       clock/MMCME2_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165                         clock/clk0t
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r                       clock/u1/O
                         net (fo=502, routed)         1.641    -1.433                         tp/clk0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.489    -0.944 r  pblock_aes/pblock_tp_2[0].CARRY4_insti
                                                                                              tp/gen_code_label1[0].CARRY4_insti/CO[2]
                         net (fo=1, routed)           0.000    -0.944                         tp/co1[2]
    SLICE_X42Y5          LDPE                                         r  pblock_aes/pblock_tp_2[0].CARRY4_insti
                                                                                              tp/gen_code_label2[2].LDPE_insti/D
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 clk
                            (input port)
  Destination:            tp/gen_code_label2[5].LDPE_insti/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        -0.544ns  (logic -5.038ns (926.370%)  route 4.494ns (-826.370%))
  Logic Levels:           5  (BUFG=1 CARRY4=2 IBUF=1 MMCME2_ADV=1)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    Y9                                                0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r                       clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.582                         clock/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r                       clock/MMCME2_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165                         clock/clk0t
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r                       clock/u1/O
                         net (fo=502, routed)         1.641    -1.433                         tp/clk0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    -0.953 r  pblock_aes/pblock_tp_2[0].CARRY4_insti
                                                                                              tp/gen_code_label1[0].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    -0.953                         tp/co1[3]
    SLICE_X42Y6          CARRY4 (Prop_carry4_CYINIT_CO[1])
                                                      0.409    -0.544 r  pblock_aes/pblock_tp_2[1].CARRY4_insti
                                                                                              tp/gen_code_label1[1].CARRY4_insti/CO[1]
                         net (fo=1, routed)           0.000    -0.544                         tp/co1[5]
    SLICE_X42Y6          LDPE                                         r  pblock_aes/pblock_tp_2[1].CARRY4_insti
                                                                                              tp/gen_code_label2[5].LDPE_insti/D
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 clk
                            (input port)
  Destination:            tp/gen_code_label2[4].LDPE_insti/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        -0.503ns  (logic -4.997ns (993.753%)  route 4.494ns (-893.753%))
  Logic Levels:           5  (BUFG=1 CARRY4=2 IBUF=1 MMCME2_ADV=1)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    Y9                                                0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r                       clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.582                         clock/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r                       clock/MMCME2_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165                         clock/clk0t
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r                       clock/u1/O
                         net (fo=502, routed)         1.641    -1.433                         tp/clk0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    -0.953 r  pblock_aes/pblock_tp_2[0].CARRY4_insti
                                                                                              tp/gen_code_label1[0].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    -0.953                         tp/co1[3]
    SLICE_X42Y6          CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.450    -0.503 r  pblock_aes/pblock_tp_2[1].CARRY4_insti
                                                                                              tp/gen_code_label1[1].CARRY4_insti/CO[0]
                         net (fo=1, routed)           0.000    -0.503                         tp/co1[4]
    SLICE_X42Y6          LDPE                                         r  pblock_aes/pblock_tp_2[1].CARRY4_insti
                                                                                              tp/gen_code_label2[4].LDPE_insti/D
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 clk
                            (input port)
  Destination:            tp/gen_code_label2[7].LDPE_insti/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        -0.473ns  (logic -4.967ns (1050.460%)  route 4.494ns (-950.461%))
  Logic Levels:           5  (BUFG=1 CARRY4=2 IBUF=1 MMCME2_ADV=1)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    Y9                                                0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r                       clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.582                         clock/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r                       clock/MMCME2_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165                         clock/clk0t
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r                       clock/u1/O
                         net (fo=502, routed)         1.641    -1.433                         tp/clk0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    -0.953 r  pblock_aes/pblock_tp_2[0].CARRY4_insti
                                                                                              tp/gen_code_label1[0].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    -0.953                         tp/co1[3]
    SLICE_X42Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    -0.473 r  pblock_aes/pblock_tp_2[1].CARRY4_insti
                                                                                              tp/gen_code_label1[1].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    -0.473                         tp/co1[7]
    SLICE_X42Y6          LDPE                                         r  pblock_aes/pblock_tp_2[1].CARRY4_insti
                                                                                              tp/gen_code_label2[7].LDPE_insti/D
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 clk
                            (input port)
  Destination:            tp/gen_code_label2[6].LDPE_insti/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        -0.464ns  (logic -4.958ns (1068.903%)  route 4.494ns (-968.903%))
  Logic Levels:           5  (BUFG=1 CARRY4=2 IBUF=1 MMCME2_ADV=1)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    Y9                                                0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r                       clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.582                         clock/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r                       clock/MMCME2_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165                         clock/clk0t
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r                       clock/u1/O
                         net (fo=502, routed)         1.641    -1.433                         tp/clk0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    -0.953 r  pblock_aes/pblock_tp_2[0].CARRY4_insti
                                                                                              tp/gen_code_label1[0].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    -0.953                         tp/co1[3]
    SLICE_X42Y6          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.489    -0.464 r  pblock_aes/pblock_tp_2[1].CARRY4_insti
                                                                                              tp/gen_code_label1[1].CARRY4_insti/CO[2]
                         net (fo=1, routed)           0.000    -0.464                         tp/co1[6]
    SLICE_X42Y6          LDPE                                         r  pblock_aes/pblock_tp_2[1].CARRY4_insti
                                                                                              tp/gen_code_label2[6].LDPE_insti/D
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 clk
                            (input port)
  Destination:            tp/gen_code_label2[9].LDPE_insti/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        -0.064ns  (logic -4.558ns (7141.876%)  route 4.494ns (-7041.877%))
  Logic Levels:           6  (BUFG=1 CARRY4=3 IBUF=1 MMCME2_ADV=1)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    Y9                                                0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r                       clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.582                         clock/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r                       clock/MMCME2_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165                         clock/clk0t
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r                       clock/u1/O
                         net (fo=502, routed)         1.641    -1.433                         tp/clk0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    -0.953 r  pblock_aes/pblock_tp_2[0].CARRY4_insti
                                                                                              tp/gen_code_label1[0].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    -0.953                         tp/co1[3]
    SLICE_X42Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    -0.473 r  pblock_aes/pblock_tp_2[1].CARRY4_insti
                                                                                              tp/gen_code_label1[1].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    -0.473                         tp/co1[7]
    SLICE_X42Y7          CARRY4 (Prop_carry4_CYINIT_CO[1])
                                                      0.409    -0.064 r  pblock_aes/pblock_tp_2[2].CARRY4_insti
                                                                                              tp/gen_code_label1[2].CARRY4_insti/CO[1]
                         net (fo=1, routed)           0.000    -0.064                         tp/co1[9]
    SLICE_X42Y7          LDPE                                         r  pblock_aes/pblock_tp_2[2].CARRY4_insti
                                                                                              tp/gen_code_label2[9].LDPE_insti/D
  -------------------------------------------------------------------    ----------------------------------------





