0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/sf/Desktop/emma/an2/sem2/soc/lab2/project_2_Met2/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd,1677755924,vhdl,,,,design_1_wrapper,,,,,,,,
C:/Users/sf/Desktop/emma/an2/sem2/soc/lab2/project_2_Met2/project_1.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v,1677755924,verilog,,C:/Users/sf/Desktop/emma/an2/sem2/soc/lab2/project_2_Met2/project_1.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_1_0/sim/design_1_util_vector_logic_1_0.v,,design_1_util_vector_logic_0_0,,,,,,,,
C:/Users/sf/Desktop/emma/an2/sem2/soc/lab2/project_2_Met2/project_1.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_1_0/sim/design_1_util_vector_logic_1_0.v,1677755924,verilog,,C:/Users/sf/Desktop/emma/an2/sem2/soc/lab2/project_2_Met2/project_1.srcs/sim_1/new/Sim_N1.v,,design_1_util_vector_logic_1_0,,,,,,,,
C:/Users/sf/Desktop/emma/an2/sem2/soc/lab2/project_2_Met2/project_1.ip_user_files/bd/design_1/sim/design_1.vhd,1677755924,vhdl,,,,design_1,,,,,,,,
C:/Users/sf/Desktop/emma/an2/sem2/soc/lab2/project_2_Met2/project_1.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
C:/Users/sf/Desktop/emma/an2/sem2/soc/lab2/project_2_Met2/project_1.srcs/sim_1/new/Sim_N1.v,1677759644,verilog,,,,Sim_N1,,,,,,,,
