
Ruthless RFID.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e2e4  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006a8  0800e484  0800e484  0001e484  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800eb2c  0800eb2c  00020580  2**0
                  CONTENTS
  4 .ARM          00000008  0800eb2c  0800eb2c  0001eb2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800eb34  0800eb34  00020580  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800eb34  0800eb34  0001eb34  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800eb38  0800eb38  0001eb38  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000580  20000000  0800eb3c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000065a8  20000580  0800f0bc  00020580  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20006b28  0800f0bc  00026b28  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020580  2**0
                  CONTENTS, READONLY
 12 .debug_info   00025b05  00000000  00000000  000205b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000527c  00000000  00000000  000460b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001f70  00000000  00000000  0004b338  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001d78  00000000  00000000  0004d2a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001c3d4  00000000  00000000  0004f020  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00024abd  00000000  00000000  0006b3f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009e56e  00000000  00000000  0008feb1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0012e41f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008938  00000000  00000000  0012e470  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000580 	.word	0x20000580
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800e46c 	.word	0x0800e46c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000584 	.word	0x20000584
 80001dc:	0800e46c 	.word	0x0800e46c

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b974 	b.w	8000590 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	468e      	mov	lr, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d14d      	bne.n	800036a <__udivmoddi4+0xaa>
 80002ce:	428a      	cmp	r2, r1
 80002d0:	4694      	mov	ip, r2
 80002d2:	d969      	bls.n	80003a8 <__udivmoddi4+0xe8>
 80002d4:	fab2 f282 	clz	r2, r2
 80002d8:	b152      	cbz	r2, 80002f0 <__udivmoddi4+0x30>
 80002da:	fa01 f302 	lsl.w	r3, r1, r2
 80002de:	f1c2 0120 	rsb	r1, r2, #32
 80002e2:	fa20 f101 	lsr.w	r1, r0, r1
 80002e6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ea:	ea41 0e03 	orr.w	lr, r1, r3
 80002ee:	4094      	lsls	r4, r2
 80002f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002f4:	0c21      	lsrs	r1, r4, #16
 80002f6:	fbbe f6f8 	udiv	r6, lr, r8
 80002fa:	fa1f f78c 	uxth.w	r7, ip
 80002fe:	fb08 e316 	mls	r3, r8, r6, lr
 8000302:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000306:	fb06 f107 	mul.w	r1, r6, r7
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f106 30ff 	add.w	r0, r6, #4294967295
 8000316:	f080 811f 	bcs.w	8000558 <__udivmoddi4+0x298>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 811c 	bls.w	8000558 <__udivmoddi4+0x298>
 8000320:	3e02      	subs	r6, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a5b      	subs	r3, r3, r1
 8000326:	b2a4      	uxth	r4, r4
 8000328:	fbb3 f0f8 	udiv	r0, r3, r8
 800032c:	fb08 3310 	mls	r3, r8, r0, r3
 8000330:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000334:	fb00 f707 	mul.w	r7, r0, r7
 8000338:	42a7      	cmp	r7, r4
 800033a:	d90a      	bls.n	8000352 <__udivmoddi4+0x92>
 800033c:	eb1c 0404 	adds.w	r4, ip, r4
 8000340:	f100 33ff 	add.w	r3, r0, #4294967295
 8000344:	f080 810a 	bcs.w	800055c <__udivmoddi4+0x29c>
 8000348:	42a7      	cmp	r7, r4
 800034a:	f240 8107 	bls.w	800055c <__udivmoddi4+0x29c>
 800034e:	4464      	add	r4, ip
 8000350:	3802      	subs	r0, #2
 8000352:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000356:	1be4      	subs	r4, r4, r7
 8000358:	2600      	movs	r6, #0
 800035a:	b11d      	cbz	r5, 8000364 <__udivmoddi4+0xa4>
 800035c:	40d4      	lsrs	r4, r2
 800035e:	2300      	movs	r3, #0
 8000360:	e9c5 4300 	strd	r4, r3, [r5]
 8000364:	4631      	mov	r1, r6
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d909      	bls.n	8000382 <__udivmoddi4+0xc2>
 800036e:	2d00      	cmp	r5, #0
 8000370:	f000 80ef 	beq.w	8000552 <__udivmoddi4+0x292>
 8000374:	2600      	movs	r6, #0
 8000376:	e9c5 0100 	strd	r0, r1, [r5]
 800037a:	4630      	mov	r0, r6
 800037c:	4631      	mov	r1, r6
 800037e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000382:	fab3 f683 	clz	r6, r3
 8000386:	2e00      	cmp	r6, #0
 8000388:	d14a      	bne.n	8000420 <__udivmoddi4+0x160>
 800038a:	428b      	cmp	r3, r1
 800038c:	d302      	bcc.n	8000394 <__udivmoddi4+0xd4>
 800038e:	4282      	cmp	r2, r0
 8000390:	f200 80f9 	bhi.w	8000586 <__udivmoddi4+0x2c6>
 8000394:	1a84      	subs	r4, r0, r2
 8000396:	eb61 0303 	sbc.w	r3, r1, r3
 800039a:	2001      	movs	r0, #1
 800039c:	469e      	mov	lr, r3
 800039e:	2d00      	cmp	r5, #0
 80003a0:	d0e0      	beq.n	8000364 <__udivmoddi4+0xa4>
 80003a2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003a6:	e7dd      	b.n	8000364 <__udivmoddi4+0xa4>
 80003a8:	b902      	cbnz	r2, 80003ac <__udivmoddi4+0xec>
 80003aa:	deff      	udf	#255	; 0xff
 80003ac:	fab2 f282 	clz	r2, r2
 80003b0:	2a00      	cmp	r2, #0
 80003b2:	f040 8092 	bne.w	80004da <__udivmoddi4+0x21a>
 80003b6:	eba1 010c 	sub.w	r1, r1, ip
 80003ba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003be:	fa1f fe8c 	uxth.w	lr, ip
 80003c2:	2601      	movs	r6, #1
 80003c4:	0c20      	lsrs	r0, r4, #16
 80003c6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ca:	fb07 1113 	mls	r1, r7, r3, r1
 80003ce:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003d2:	fb0e f003 	mul.w	r0, lr, r3
 80003d6:	4288      	cmp	r0, r1
 80003d8:	d908      	bls.n	80003ec <__udivmoddi4+0x12c>
 80003da:	eb1c 0101 	adds.w	r1, ip, r1
 80003de:	f103 38ff 	add.w	r8, r3, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x12a>
 80003e4:	4288      	cmp	r0, r1
 80003e6:	f200 80cb 	bhi.w	8000580 <__udivmoddi4+0x2c0>
 80003ea:	4643      	mov	r3, r8
 80003ec:	1a09      	subs	r1, r1, r0
 80003ee:	b2a4      	uxth	r4, r4
 80003f0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003f4:	fb07 1110 	mls	r1, r7, r0, r1
 80003f8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003fc:	fb0e fe00 	mul.w	lr, lr, r0
 8000400:	45a6      	cmp	lr, r4
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x156>
 8000404:	eb1c 0404 	adds.w	r4, ip, r4
 8000408:	f100 31ff 	add.w	r1, r0, #4294967295
 800040c:	d202      	bcs.n	8000414 <__udivmoddi4+0x154>
 800040e:	45a6      	cmp	lr, r4
 8000410:	f200 80bb 	bhi.w	800058a <__udivmoddi4+0x2ca>
 8000414:	4608      	mov	r0, r1
 8000416:	eba4 040e 	sub.w	r4, r4, lr
 800041a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800041e:	e79c      	b.n	800035a <__udivmoddi4+0x9a>
 8000420:	f1c6 0720 	rsb	r7, r6, #32
 8000424:	40b3      	lsls	r3, r6
 8000426:	fa22 fc07 	lsr.w	ip, r2, r7
 800042a:	ea4c 0c03 	orr.w	ip, ip, r3
 800042e:	fa20 f407 	lsr.w	r4, r0, r7
 8000432:	fa01 f306 	lsl.w	r3, r1, r6
 8000436:	431c      	orrs	r4, r3
 8000438:	40f9      	lsrs	r1, r7
 800043a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800043e:	fa00 f306 	lsl.w	r3, r0, r6
 8000442:	fbb1 f8f9 	udiv	r8, r1, r9
 8000446:	0c20      	lsrs	r0, r4, #16
 8000448:	fa1f fe8c 	uxth.w	lr, ip
 800044c:	fb09 1118 	mls	r1, r9, r8, r1
 8000450:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000454:	fb08 f00e 	mul.w	r0, r8, lr
 8000458:	4288      	cmp	r0, r1
 800045a:	fa02 f206 	lsl.w	r2, r2, r6
 800045e:	d90b      	bls.n	8000478 <__udivmoddi4+0x1b8>
 8000460:	eb1c 0101 	adds.w	r1, ip, r1
 8000464:	f108 3aff 	add.w	sl, r8, #4294967295
 8000468:	f080 8088 	bcs.w	800057c <__udivmoddi4+0x2bc>
 800046c:	4288      	cmp	r0, r1
 800046e:	f240 8085 	bls.w	800057c <__udivmoddi4+0x2bc>
 8000472:	f1a8 0802 	sub.w	r8, r8, #2
 8000476:	4461      	add	r1, ip
 8000478:	1a09      	subs	r1, r1, r0
 800047a:	b2a4      	uxth	r4, r4
 800047c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000480:	fb09 1110 	mls	r1, r9, r0, r1
 8000484:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000488:	fb00 fe0e 	mul.w	lr, r0, lr
 800048c:	458e      	cmp	lr, r1
 800048e:	d908      	bls.n	80004a2 <__udivmoddi4+0x1e2>
 8000490:	eb1c 0101 	adds.w	r1, ip, r1
 8000494:	f100 34ff 	add.w	r4, r0, #4294967295
 8000498:	d26c      	bcs.n	8000574 <__udivmoddi4+0x2b4>
 800049a:	458e      	cmp	lr, r1
 800049c:	d96a      	bls.n	8000574 <__udivmoddi4+0x2b4>
 800049e:	3802      	subs	r0, #2
 80004a0:	4461      	add	r1, ip
 80004a2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004a6:	fba0 9402 	umull	r9, r4, r0, r2
 80004aa:	eba1 010e 	sub.w	r1, r1, lr
 80004ae:	42a1      	cmp	r1, r4
 80004b0:	46c8      	mov	r8, r9
 80004b2:	46a6      	mov	lr, r4
 80004b4:	d356      	bcc.n	8000564 <__udivmoddi4+0x2a4>
 80004b6:	d053      	beq.n	8000560 <__udivmoddi4+0x2a0>
 80004b8:	b15d      	cbz	r5, 80004d2 <__udivmoddi4+0x212>
 80004ba:	ebb3 0208 	subs.w	r2, r3, r8
 80004be:	eb61 010e 	sbc.w	r1, r1, lr
 80004c2:	fa01 f707 	lsl.w	r7, r1, r7
 80004c6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ca:	40f1      	lsrs	r1, r6
 80004cc:	431f      	orrs	r7, r3
 80004ce:	e9c5 7100 	strd	r7, r1, [r5]
 80004d2:	2600      	movs	r6, #0
 80004d4:	4631      	mov	r1, r6
 80004d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004da:	f1c2 0320 	rsb	r3, r2, #32
 80004de:	40d8      	lsrs	r0, r3
 80004e0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004e4:	fa21 f303 	lsr.w	r3, r1, r3
 80004e8:	4091      	lsls	r1, r2
 80004ea:	4301      	orrs	r1, r0
 80004ec:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004f0:	fa1f fe8c 	uxth.w	lr, ip
 80004f4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004f8:	fb07 3610 	mls	r6, r7, r0, r3
 80004fc:	0c0b      	lsrs	r3, r1, #16
 80004fe:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000502:	fb00 f60e 	mul.w	r6, r0, lr
 8000506:	429e      	cmp	r6, r3
 8000508:	fa04 f402 	lsl.w	r4, r4, r2
 800050c:	d908      	bls.n	8000520 <__udivmoddi4+0x260>
 800050e:	eb1c 0303 	adds.w	r3, ip, r3
 8000512:	f100 38ff 	add.w	r8, r0, #4294967295
 8000516:	d22f      	bcs.n	8000578 <__udivmoddi4+0x2b8>
 8000518:	429e      	cmp	r6, r3
 800051a:	d92d      	bls.n	8000578 <__udivmoddi4+0x2b8>
 800051c:	3802      	subs	r0, #2
 800051e:	4463      	add	r3, ip
 8000520:	1b9b      	subs	r3, r3, r6
 8000522:	b289      	uxth	r1, r1
 8000524:	fbb3 f6f7 	udiv	r6, r3, r7
 8000528:	fb07 3316 	mls	r3, r7, r6, r3
 800052c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000530:	fb06 f30e 	mul.w	r3, r6, lr
 8000534:	428b      	cmp	r3, r1
 8000536:	d908      	bls.n	800054a <__udivmoddi4+0x28a>
 8000538:	eb1c 0101 	adds.w	r1, ip, r1
 800053c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000540:	d216      	bcs.n	8000570 <__udivmoddi4+0x2b0>
 8000542:	428b      	cmp	r3, r1
 8000544:	d914      	bls.n	8000570 <__udivmoddi4+0x2b0>
 8000546:	3e02      	subs	r6, #2
 8000548:	4461      	add	r1, ip
 800054a:	1ac9      	subs	r1, r1, r3
 800054c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000550:	e738      	b.n	80003c4 <__udivmoddi4+0x104>
 8000552:	462e      	mov	r6, r5
 8000554:	4628      	mov	r0, r5
 8000556:	e705      	b.n	8000364 <__udivmoddi4+0xa4>
 8000558:	4606      	mov	r6, r0
 800055a:	e6e3      	b.n	8000324 <__udivmoddi4+0x64>
 800055c:	4618      	mov	r0, r3
 800055e:	e6f8      	b.n	8000352 <__udivmoddi4+0x92>
 8000560:	454b      	cmp	r3, r9
 8000562:	d2a9      	bcs.n	80004b8 <__udivmoddi4+0x1f8>
 8000564:	ebb9 0802 	subs.w	r8, r9, r2
 8000568:	eb64 0e0c 	sbc.w	lr, r4, ip
 800056c:	3801      	subs	r0, #1
 800056e:	e7a3      	b.n	80004b8 <__udivmoddi4+0x1f8>
 8000570:	4646      	mov	r6, r8
 8000572:	e7ea      	b.n	800054a <__udivmoddi4+0x28a>
 8000574:	4620      	mov	r0, r4
 8000576:	e794      	b.n	80004a2 <__udivmoddi4+0x1e2>
 8000578:	4640      	mov	r0, r8
 800057a:	e7d1      	b.n	8000520 <__udivmoddi4+0x260>
 800057c:	46d0      	mov	r8, sl
 800057e:	e77b      	b.n	8000478 <__udivmoddi4+0x1b8>
 8000580:	3b02      	subs	r3, #2
 8000582:	4461      	add	r1, ip
 8000584:	e732      	b.n	80003ec <__udivmoddi4+0x12c>
 8000586:	4630      	mov	r0, r6
 8000588:	e709      	b.n	800039e <__udivmoddi4+0xde>
 800058a:	4464      	add	r4, ip
 800058c:	3802      	subs	r0, #2
 800058e:	e742      	b.n	8000416 <__udivmoddi4+0x156>

08000590 <__aeabi_idiv0>:
 8000590:	4770      	bx	lr
 8000592:	bf00      	nop

08000594 <MFRC_REGW>:
 * @param addr: register address
 *
 * @param data: value to write to register
 */

PCD_StatusTypeDef MFRC_REGW(uint8_t addr,uint8_t data){
 8000594:	b580      	push	{r7, lr}
 8000596:	b088      	sub	sp, #32
 8000598:	af04      	add	r7, sp, #16
 800059a:	4603      	mov	r3, r0
 800059c:	460a      	mov	r2, r1
 800059e:	71fb      	strb	r3, [r7, #7]
 80005a0:	4613      	mov	r3, r2
 80005a2:	71bb      	strb	r3, [r7, #6]
	uint8_t value=data;
 80005a4:	79bb      	ldrb	r3, [r7, #6]
 80005a6:	73fb      	strb	r3, [r7, #15]
	if(HAL_I2C_Mem_Write(&hi2c1, MFRC_ADDR<<1, addr, 1, &value, 1, 100)!=HAL_OK){
 80005a8:	79fb      	ldrb	r3, [r7, #7]
 80005aa:	b29a      	uxth	r2, r3
 80005ac:	2364      	movs	r3, #100	; 0x64
 80005ae:	9302      	str	r3, [sp, #8]
 80005b0:	2301      	movs	r3, #1
 80005b2:	9301      	str	r3, [sp, #4]
 80005b4:	f107 030f 	add.w	r3, r7, #15
 80005b8:	9300      	str	r3, [sp, #0]
 80005ba:	2301      	movs	r3, #1
 80005bc:	2150      	movs	r1, #80	; 0x50
 80005be:	4806      	ldr	r0, [pc, #24]	; (80005d8 <MFRC_REGW+0x44>)
 80005c0:	f002 f952 	bl	8002868 <HAL_I2C_Mem_Write>
 80005c4:	4603      	mov	r3, r0
 80005c6:	2b00      	cmp	r3, #0
 80005c8:	d001      	beq.n	80005ce <MFRC_REGW+0x3a>
		return(PCD_I2C_ERR);
 80005ca:	23bb      	movs	r3, #187	; 0xbb
 80005cc:	e000      	b.n	80005d0 <MFRC_REGW+0x3c>
	}
	else{
		return(PCD_OK);
 80005ce:	23cc      	movs	r3, #204	; 0xcc
	}
	HAL_Delay(1);
}
 80005d0:	4618      	mov	r0, r3
 80005d2:	3710      	adds	r7, #16
 80005d4:	46bd      	mov	sp, r7
 80005d6:	bd80      	pop	{r7, pc}
 80005d8:	200005a0 	.word	0x200005a0

080005dc <MFRC_REGR>:
 * @param addr: register address
 *
 * @param data: pointer to store read value
 */

PCD_StatusTypeDef MFRC_REGR(uint8_t addr,uint8_t* data){
 80005dc:	b580      	push	{r7, lr}
 80005de:	b086      	sub	sp, #24
 80005e0:	af04      	add	r7, sp, #16
 80005e2:	4603      	mov	r3, r0
 80005e4:	6039      	str	r1, [r7, #0]
 80005e6:	71fb      	strb	r3, [r7, #7]
	if(HAL_I2C_Mem_Read(&hi2c1, MFRC_ADDR<<1, addr, 1, data, 1, 100)!=HAL_OK){
 80005e8:	79fb      	ldrb	r3, [r7, #7]
 80005ea:	b29a      	uxth	r2, r3
 80005ec:	2364      	movs	r3, #100	; 0x64
 80005ee:	9302      	str	r3, [sp, #8]
 80005f0:	2301      	movs	r3, #1
 80005f2:	9301      	str	r3, [sp, #4]
 80005f4:	683b      	ldr	r3, [r7, #0]
 80005f6:	9300      	str	r3, [sp, #0]
 80005f8:	2301      	movs	r3, #1
 80005fa:	2150      	movs	r1, #80	; 0x50
 80005fc:	4806      	ldr	r0, [pc, #24]	; (8000618 <MFRC_REGR+0x3c>)
 80005fe:	f002 fa2d 	bl	8002a5c <HAL_I2C_Mem_Read>
 8000602:	4603      	mov	r3, r0
 8000604:	2b00      	cmp	r3, #0
 8000606:	d001      	beq.n	800060c <MFRC_REGR+0x30>
		return(PCD_I2C_ERR);
 8000608:	23bb      	movs	r3, #187	; 0xbb
 800060a:	e000      	b.n	800060e <MFRC_REGR+0x32>
	}
	else{
		return(PCD_OK);
 800060c:	23cc      	movs	r3, #204	; 0xcc
	}
	HAL_Delay(1);
}
 800060e:	4618      	mov	r0, r3
 8000610:	3708      	adds	r7, #8
 8000612:	46bd      	mov	sp, r7
 8000614:	bd80      	pop	{r7, pc}
 8000616:	bf00      	nop
 8000618:	200005a0 	.word	0x200005a0

0800061c <MFRC_FIFOW>:
 * @param data: Array of data to write to FIFO
 *
 * @param size: Size of array (bytes)
 */

PCD_StatusTypeDef MFRC_FIFOW(uint8_t* data,uint8_t size){
 800061c:	b580      	push	{r7, lr}
 800061e:	b088      	sub	sp, #32
 8000620:	af04      	add	r7, sp, #16
 8000622:	6078      	str	r0, [r7, #4]
 8000624:	460b      	mov	r3, r1
 8000626:	70fb      	strb	r3, [r7, #3]
	for(int i=0;i<size;i++){
 8000628:	2300      	movs	r3, #0
 800062a:	60fb      	str	r3, [r7, #12]
 800062c:	e018      	b.n	8000660 <MFRC_FIFOW+0x44>
		if(HAL_I2C_Mem_Write(&hi2c1, MFRC_ADDR<<1, 0x09, 1, &data[i], 1, 100)!=HAL_OK){
 800062e:	68fb      	ldr	r3, [r7, #12]
 8000630:	687a      	ldr	r2, [r7, #4]
 8000632:	4413      	add	r3, r2
 8000634:	2264      	movs	r2, #100	; 0x64
 8000636:	9202      	str	r2, [sp, #8]
 8000638:	2201      	movs	r2, #1
 800063a:	9201      	str	r2, [sp, #4]
 800063c:	9300      	str	r3, [sp, #0]
 800063e:	2301      	movs	r3, #1
 8000640:	2209      	movs	r2, #9
 8000642:	2150      	movs	r1, #80	; 0x50
 8000644:	480b      	ldr	r0, [pc, #44]	; (8000674 <MFRC_FIFOW+0x58>)
 8000646:	f002 f90f 	bl	8002868 <HAL_I2C_Mem_Write>
 800064a:	4603      	mov	r3, r0
 800064c:	2b00      	cmp	r3, #0
 800064e:	d001      	beq.n	8000654 <MFRC_FIFOW+0x38>
			return(PCD_I2C_ERR);
 8000650:	23bb      	movs	r3, #187	; 0xbb
 8000652:	e00a      	b.n	800066a <MFRC_FIFOW+0x4e>

		}
		HAL_Delay(1);
 8000654:	2001      	movs	r0, #1
 8000656:	f001 fd07 	bl	8002068 <HAL_Delay>
	for(int i=0;i<size;i++){
 800065a:	68fb      	ldr	r3, [r7, #12]
 800065c:	3301      	adds	r3, #1
 800065e:	60fb      	str	r3, [r7, #12]
 8000660:	78fb      	ldrb	r3, [r7, #3]
 8000662:	68fa      	ldr	r2, [r7, #12]
 8000664:	429a      	cmp	r2, r3
 8000666:	dbe2      	blt.n	800062e <MFRC_FIFOW+0x12>

	}
	return(PCD_OK);
 8000668:	23cc      	movs	r3, #204	; 0xcc
}
 800066a:	4618      	mov	r0, r3
 800066c:	3710      	adds	r7, #16
 800066e:	46bd      	mov	sp, r7
 8000670:	bd80      	pop	{r7, pc}
 8000672:	bf00      	nop
 8000674:	200005a0 	.word	0x200005a0

08000678 <MFRC_FIFOR>:
 * @param data: Array to store read values (Ensure array is large enough)
 *
 * @param size: Number of bytes to read from FIFO
 */

PCD_StatusTypeDef MFRC_FIFOR(uint8_t* data,uint8_t size){
 8000678:	b580      	push	{r7, lr}
 800067a:	b088      	sub	sp, #32
 800067c:	af04      	add	r7, sp, #16
 800067e:	6078      	str	r0, [r7, #4]
 8000680:	460b      	mov	r3, r1
 8000682:	70fb      	strb	r3, [r7, #3]
	for(int i=0;i<size;i++){
 8000684:	2300      	movs	r3, #0
 8000686:	60fb      	str	r3, [r7, #12]
 8000688:	e018      	b.n	80006bc <MFRC_FIFOR+0x44>
		if(HAL_I2C_Mem_Read(&hi2c1, MFRC_ADDR<<1, 0x09, 1, &data[i], 1, 100)!=HAL_OK){
 800068a:	68fb      	ldr	r3, [r7, #12]
 800068c:	687a      	ldr	r2, [r7, #4]
 800068e:	4413      	add	r3, r2
 8000690:	2264      	movs	r2, #100	; 0x64
 8000692:	9202      	str	r2, [sp, #8]
 8000694:	2201      	movs	r2, #1
 8000696:	9201      	str	r2, [sp, #4]
 8000698:	9300      	str	r3, [sp, #0]
 800069a:	2301      	movs	r3, #1
 800069c:	2209      	movs	r2, #9
 800069e:	2150      	movs	r1, #80	; 0x50
 80006a0:	480b      	ldr	r0, [pc, #44]	; (80006d0 <MFRC_FIFOR+0x58>)
 80006a2:	f002 f9db 	bl	8002a5c <HAL_I2C_Mem_Read>
 80006a6:	4603      	mov	r3, r0
 80006a8:	2b00      	cmp	r3, #0
 80006aa:	d001      	beq.n	80006b0 <MFRC_FIFOR+0x38>
			return(PCD_I2C_ERR);
 80006ac:	23bb      	movs	r3, #187	; 0xbb
 80006ae:	e00a      	b.n	80006c6 <MFRC_FIFOR+0x4e>
		}
		HAL_Delay(1);
 80006b0:	2001      	movs	r0, #1
 80006b2:	f001 fcd9 	bl	8002068 <HAL_Delay>
	for(int i=0;i<size;i++){
 80006b6:	68fb      	ldr	r3, [r7, #12]
 80006b8:	3301      	adds	r3, #1
 80006ba:	60fb      	str	r3, [r7, #12]
 80006bc:	78fb      	ldrb	r3, [r7, #3]
 80006be:	68fa      	ldr	r2, [r7, #12]
 80006c0:	429a      	cmp	r2, r3
 80006c2:	dbe2      	blt.n	800068a <MFRC_FIFOR+0x12>

	}
	return(PCD_OK);
 80006c4:	23cc      	movs	r3, #204	; 0xcc
}
 80006c6:	4618      	mov	r0, r3
 80006c8:	3710      	adds	r7, #16
 80006ca:	46bd      	mov	sp, r7
 80006cc:	bd80      	pop	{r7, pc}
 80006ce:	bf00      	nop
 80006d0:	200005a0 	.word	0x200005a0

080006d4 <MFRC_ANTON>:
	uint8_t value;
	MFRC_REGR(0x37,&value); //Expect 0x91 or 0x92
	CDC_Transmit_FS(&value,1);
}

void MFRC_ANTON(void){
 80006d4:	b580      	push	{r7, lr}
 80006d6:	b082      	sub	sp, #8
 80006d8:	af00      	add	r7, sp, #0
	uint8_t value;
	MFRC_REGR(TX_CONT, &value);
 80006da:	1dfb      	adds	r3, r7, #7
 80006dc:	4619      	mov	r1, r3
 80006de:	2014      	movs	r0, #20
 80006e0:	f7ff ff7c 	bl	80005dc <MFRC_REGR>
	if ((value & 0x03) != 0x03) {
 80006e4:	79fb      	ldrb	r3, [r7, #7]
 80006e6:	f003 0303 	and.w	r3, r3, #3
 80006ea:	2b03      	cmp	r3, #3
 80006ec:	d007      	beq.n	80006fe <MFRC_ANTON+0x2a>
		MFRC_REGW(TX_CONT, value | 0x03);
 80006ee:	79fb      	ldrb	r3, [r7, #7]
 80006f0:	f043 0303 	orr.w	r3, r3, #3
 80006f4:	b2db      	uxtb	r3, r3
 80006f6:	4619      	mov	r1, r3
 80006f8:	2014      	movs	r0, #20
 80006fa:	f7ff ff4b 	bl	8000594 <MFRC_REGW>
	}
}
 80006fe:	bf00      	nop
 8000700:	3708      	adds	r7, #8
 8000702:	46bd      	mov	sp, r7
 8000704:	bd80      	pop	{r7, pc}

08000706 <ClearBitMask>:
	uint8_t value;
	MFRC_REGR(RFCfgReg,&value);
	MFRC_REGW(RFCfgReg,value|0x70); //Set receiver gain to 48dB
}

void ClearBitMask(uint8_t addr,uint8_t mask){
 8000706:	b580      	push	{r7, lr}
 8000708:	b084      	sub	sp, #16
 800070a:	af00      	add	r7, sp, #0
 800070c:	4603      	mov	r3, r0
 800070e:	460a      	mov	r2, r1
 8000710:	71fb      	strb	r3, [r7, #7]
 8000712:	4613      	mov	r3, r2
 8000714:	71bb      	strb	r3, [r7, #6]
	uint8_t tmp;
	MFRC_REGR(addr,&tmp);
 8000716:	f107 020f 	add.w	r2, r7, #15
 800071a:	79fb      	ldrb	r3, [r7, #7]
 800071c:	4611      	mov	r1, r2
 800071e:	4618      	mov	r0, r3
 8000720:	f7ff ff5c 	bl	80005dc <MFRC_REGR>
	MFRC_REGW(addr,tmp&(~mask));
 8000724:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8000728:	43db      	mvns	r3, r3
 800072a:	b25a      	sxtb	r2, r3
 800072c:	7bfb      	ldrb	r3, [r7, #15]
 800072e:	b25b      	sxtb	r3, r3
 8000730:	4013      	ands	r3, r2
 8000732:	b25b      	sxtb	r3, r3
 8000734:	b2da      	uxtb	r2, r3
 8000736:	79fb      	ldrb	r3, [r7, #7]
 8000738:	4611      	mov	r1, r2
 800073a:	4618      	mov	r0, r3
 800073c:	f7ff ff2a 	bl	8000594 <MFRC_REGW>
}
 8000740:	bf00      	nop
 8000742:	3710      	adds	r7, #16
 8000744:	46bd      	mov	sp, r7
 8000746:	bd80      	pop	{r7, pc}

08000748 <MFRC_ANTOFF>:

void MFRC_ANTOFF(void){
 8000748:	b580      	push	{r7, lr}
 800074a:	af00      	add	r7, sp, #0
	ClearBitMask(TX_CONT,0x03);
 800074c:	2103      	movs	r1, #3
 800074e:	2014      	movs	r0, #20
 8000750:	f7ff ffd9 	bl	8000706 <ClearBitMask>
}
 8000754:	bf00      	nop
 8000756:	bd80      	pop	{r7, pc}

08000758 <CALC_CRC>:
 *
 * @param result: Array to store the two bytes of CRC
 *
 * */

PCD_StatusTypeDef CALC_CRC(uint8_t* data,uint8_t size,uint8_t* result){
 8000758:	b580      	push	{r7, lr}
 800075a:	b086      	sub	sp, #24
 800075c:	af00      	add	r7, sp, #0
 800075e:	60f8      	str	r0, [r7, #12]
 8000760:	460b      	mov	r3, r1
 8000762:	607a      	str	r2, [r7, #4]
 8000764:	72fb      	strb	r3, [r7, #11]
	uint8_t CRCIRQ;
	MFRC_REGW(CMD_REG,IDLE); //clear command register
 8000766:	2100      	movs	r1, #0
 8000768:	2001      	movs	r0, #1
 800076a:	f7ff ff13 	bl	8000594 <MFRC_REGW>
	MFRC_REGW(DIVIRQ,0x04); //Clear interrupt bits so we can detect when CRCIRQ is set
 800076e:	2104      	movs	r1, #4
 8000770:	2005      	movs	r0, #5
 8000772:	f7ff ff0f 	bl	8000594 <MFRC_REGW>
	MFRC_REGW(FIFO_LEV,0x80);
 8000776:	2180      	movs	r1, #128	; 0x80
 8000778:	200a      	movs	r0, #10
 800077a:	f7ff ff0b 	bl	8000594 <MFRC_REGW>
	MFRC_FIFOW(data, size); //Write data to FIFO ready for CRC calculation
 800077e:	7afb      	ldrb	r3, [r7, #11]
 8000780:	4619      	mov	r1, r3
 8000782:	68f8      	ldr	r0, [r7, #12]
 8000784:	f7ff ff4a 	bl	800061c <MFRC_FIFOW>
	MFRC_REGW(CMD_REG,CALCCRC); //Execute CRC calculation command
 8000788:	2103      	movs	r1, #3
 800078a:	2001      	movs	r0, #1
 800078c:	f7ff ff02 	bl	8000594 <MFRC_REGW>
	HAL_Delay(100);
 8000790:	2064      	movs	r0, #100	; 0x64
 8000792:	f001 fc69 	bl	8002068 <HAL_Delay>
	MFRC_REGR(DIVIRQ,&CRCIRQ);
 8000796:	f107 0317 	add.w	r3, r7, #23
 800079a:	4619      	mov	r1, r3
 800079c:	2005      	movs	r0, #5
 800079e:	f7ff ff1d 	bl	80005dc <MFRC_REGR>
	if((CRCIRQ&0x04)!=0x04){
 80007a2:	7dfb      	ldrb	r3, [r7, #23]
 80007a4:	f003 0304 	and.w	r3, r3, #4
 80007a8:	2b00      	cmp	r3, #0
 80007aa:	d101      	bne.n	80007b0 <CALC_CRC+0x58>
		return(CRC_ERR);
 80007ac:	23ee      	movs	r3, #238	; 0xee
 80007ae:	e00e      	b.n	80007ce <CALC_CRC+0x76>
	}
	MFRC_REGW(CMD_REG,IDLE);
 80007b0:	2100      	movs	r1, #0
 80007b2:	2001      	movs	r0, #1
 80007b4:	f7ff feee 	bl	8000594 <MFRC_REGW>
	MFRC_REGR(CRCL, &result[0]);
 80007b8:	6879      	ldr	r1, [r7, #4]
 80007ba:	2022      	movs	r0, #34	; 0x22
 80007bc:	f7ff ff0e 	bl	80005dc <MFRC_REGR>
	MFRC_REGR(CRCH,&result[1]);
 80007c0:	687b      	ldr	r3, [r7, #4]
 80007c2:	3301      	adds	r3, #1
 80007c4:	4619      	mov	r1, r3
 80007c6:	2021      	movs	r0, #33	; 0x21
 80007c8:	f7ff ff08 	bl	80005dc <MFRC_REGR>
	return(PCD_OK);
 80007cc:	23cc      	movs	r3, #204	; 0xcc

}
 80007ce:	4618      	mov	r0, r3
 80007d0:	3718      	adds	r7, #24
 80007d2:	46bd      	mov	sp, r7
 80007d4:	bd80      	pop	{r7, pc}
	...

080007d8 <MFRC_INIT>:
/* Initialise MFRC to begin transceiving
 *
 * Code is written to interface with MIFARE Ultralight PICC. Different PICCs will need different baud rate.
 */

PCD_StatusTypeDef MFRC_INIT(void){
 80007d8:	b580      	push	{r7, lr}
 80007da:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, NRST, 1); //Make sure MFRC is not reset
 80007dc:	2201      	movs	r2, #1
 80007de:	2120      	movs	r1, #32
 80007e0:	4815      	ldr	r0, [pc, #84]	; (8000838 <MFRC_INIT+0x60>)
 80007e2:	f001 fee3 	bl	80025ac <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, NRST, 0);
 80007e6:	2200      	movs	r2, #0
 80007e8:	2120      	movs	r1, #32
 80007ea:	4813      	ldr	r0, [pc, #76]	; (8000838 <MFRC_INIT+0x60>)
 80007ec:	f001 fede 	bl	80025ac <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80007f0:	2001      	movs	r0, #1
 80007f2:	f001 fc39 	bl	8002068 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOB, NRST, 1);
 80007f6:	2201      	movs	r2, #1
 80007f8:	2120      	movs	r1, #32
 80007fa:	480f      	ldr	r0, [pc, #60]	; (8000838 <MFRC_INIT+0x60>)
 80007fc:	f001 fed6 	bl	80025ac <HAL_GPIO_WritePin>
	HAL_Delay(50);
 8000800:	2032      	movs	r0, #50	; 0x32
 8000802:	f001 fc31 	bl	8002068 <HAL_Delay>
	MFRC_REGW(TX_REG,0x00);
 8000806:	2100      	movs	r1, #0
 8000808:	2012      	movs	r0, #18
 800080a:	f7ff fec3 	bl	8000594 <MFRC_REGW>
	MFRC_REGW(RX_REG,0x00);
 800080e:	2100      	movs	r1, #0
 8000810:	2013      	movs	r0, #19
 8000812:	f7ff febf 	bl	8000594 <MFRC_REGW>
	//SET_ANTGAIN();
	MFRC_REGW(MODWIDTH,0x26);
 8000816:	2126      	movs	r1, #38	; 0x26
 8000818:	2024      	movs	r0, #36	; 0x24
 800081a:	f7ff febb 	bl	8000594 <MFRC_REGW>
	//MFRC_REGW(TModeReg,0x80); //timer starts automatically after every transmission
	//MFRC_REGW(TPrescalerRegLO,0xA9); //Set prescaler to 169 => f_timer=40kHz, use this for timeouts
	//MFRC_REGW(TReloadHI,0x03); //Set reload counter to 4000 => 100ms timeout
	//MFRC_REGW(TReloadLO,0xE8);
	MFRC_REGW(TXASK,0x40); //Force 100% ASK modulation regardless of ModGsPrereg
 800081e:	2140      	movs	r1, #64	; 0x40
 8000820:	2015      	movs	r0, #21
 8000822:	f7ff feb7 	bl	8000594 <MFRC_REGW>
	MFRC_REGW(MODE_REG,0x3D);
 8000826:	213d      	movs	r1, #61	; 0x3d
 8000828:	2011      	movs	r0, #17
 800082a:	f7ff feb3 	bl	8000594 <MFRC_REGW>
	MFRC_ANTON();
 800082e:	f7ff ff51 	bl	80006d4 <MFRC_ANTON>
	return(PCD_OK);
 8000832:	23cc      	movs	r3, #204	; 0xcc



}
 8000834:	4618      	mov	r0, r3
 8000836:	bd80      	pop	{r7, pc}
 8000838:	40020400 	.word	0x40020400

0800083c <MFRC_TRANSCEIVE>:
 * !!Check PICC datasheet to see what data is needed in sendData i.e. Read/Write command, response bytes etc!!
 * !!When writing ensure correct address, most MIFARE PICCs contain OTP (one-time-programmable) sections as well as
 * lock bytes to remove write permissions from certain pages. These operations are NOT reversable!!
 */

PCD_StatusTypeDef MFRC_TRANSCEIVE(uint8_t* sendData,uint8_t sendsize,uint8_t* recdata,uint8_t recsize,uint8_t validbits){
 800083c:	b580      	push	{r7, lr}
 800083e:	b086      	sub	sp, #24
 8000840:	af00      	add	r7, sp, #0
 8000842:	60f8      	str	r0, [r7, #12]
 8000844:	607a      	str	r2, [r7, #4]
 8000846:	461a      	mov	r2, r3
 8000848:	460b      	mov	r3, r1
 800084a:	72fb      	strb	r3, [r7, #11]
 800084c:	4613      	mov	r3, r2
 800084e:	72bb      	strb	r3, [r7, #10]
	uint8_t IRQval=0;
 8000850:	2300      	movs	r3, #0
 8000852:	75fb      	strb	r3, [r7, #23]
	uint8_t BIT_val=0;
 8000854:	2300      	movs	r3, #0
 8000856:	75bb      	strb	r3, [r7, #22]

	MFRC_REGW(CMD_REG,IDLE); //Clear command register
 8000858:	2100      	movs	r1, #0
 800085a:	2001      	movs	r0, #1
 800085c:	f7ff fe9a 	bl	8000594 <MFRC_REGW>
	MFRC_REGW(IRQ_REG,0x7F);
 8000860:	217f      	movs	r1, #127	; 0x7f
 8000862:	2004      	movs	r0, #4
 8000864:	f7ff fe96 	bl	8000594 <MFRC_REGW>
	MFRC_REGW(FIFO_LEV,0x80); //Clear FIFO buffer
 8000868:	2180      	movs	r1, #128	; 0x80
 800086a:	200a      	movs	r0, #10
 800086c:	f7ff fe92 	bl	8000594 <MFRC_REGW>
	MFRC_FIFOW(sendData,sendsize); //Write data to FIFO ready for transmission
 8000870:	7afb      	ldrb	r3, [r7, #11]
 8000872:	4619      	mov	r1, r3
 8000874:	68f8      	ldr	r0, [r7, #12]
 8000876:	f7ff fed1 	bl	800061c <MFRC_FIFOW>
	MFRC_REGW(BITFRAME,validbits);
 800087a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800087e:	4619      	mov	r1, r3
 8000880:	200d      	movs	r0, #13
 8000882:	f7ff fe87 	bl	8000594 <MFRC_REGW>
	MFRC_REGW(CMD_REG,TRANSCEIVE); //Send FIFO data and receive PICC response
 8000886:	210c      	movs	r1, #12
 8000888:	2001      	movs	r0, #1
 800088a:	f7ff fe83 	bl	8000594 <MFRC_REGW>
	MFRC_REGR(BITFRAME,&BIT_val);
 800088e:	f107 0316 	add.w	r3, r7, #22
 8000892:	4619      	mov	r1, r3
 8000894:	200d      	movs	r0, #13
 8000896:	f7ff fea1 	bl	80005dc <MFRC_REGR>
	MFRC_REGW(BITFRAME,(BIT_val|0x80)); //Start send bit
 800089a:	7dbb      	ldrb	r3, [r7, #22]
 800089c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80008a0:	b2db      	uxtb	r3, r3
 80008a2:	4619      	mov	r1, r3
 80008a4:	200d      	movs	r0, #13
 80008a6:	f7ff fe75 	bl	8000594 <MFRC_REGW>
	while(IRQval&0x30!=0x30){ //Hang here until RXIRQ and IDLEIRQ bits are set
 80008aa:	bf00      	nop
		MFRC_REGR(IRQ_REG,&IRQval);


	}
	HAL_Delay(1);
 80008ac:	2001      	movs	r0, #1
 80008ae:	f001 fbdb 	bl	8002068 <HAL_Delay>
	MFRC_FIFOR(recdata,recsize); //Read and store received data
 80008b2:	7abb      	ldrb	r3, [r7, #10]
 80008b4:	4619      	mov	r1, r3
 80008b6:	6878      	ldr	r0, [r7, #4]
 80008b8:	f7ff fede 	bl	8000678 <MFRC_FIFOR>


	return(PCD_OK);
 80008bc:	23cc      	movs	r3, #204	; 0xcc
}
 80008be:	4618      	mov	r0, r3
 80008c0:	3718      	adds	r7, #24
 80008c2:	46bd      	mov	sp, r7
 80008c4:	bd80      	pop	{r7, pc}

080008c6 <MFRC_REQA>:
 *
 * @param response: Array to store response from PICC
 *
 * */

PCD_StatusTypeDef MFRC_REQA(uint8_t* response){
 80008c6:	b580      	push	{r7, lr}
 80008c8:	b086      	sub	sp, #24
 80008ca:	af02      	add	r7, sp, #8
 80008cc:	6078      	str	r0, [r7, #4]
	uint8_t REQ=0x26;
 80008ce:	2326      	movs	r3, #38	; 0x26
 80008d0:	73fb      	strb	r3, [r7, #15]
	ClearBitMask(COLLREG, 0x80);
 80008d2:	2180      	movs	r1, #128	; 0x80
 80008d4:	200e      	movs	r0, #14
 80008d6:	f7ff ff16 	bl	8000706 <ClearBitMask>
	if(MFRC_TRANSCEIVE(&REQ,1, response, 2, 7)!=PCD_OK){//REQA is a 7-bit command
 80008da:	f107 000f 	add.w	r0, r7, #15
 80008de:	2307      	movs	r3, #7
 80008e0:	9300      	str	r3, [sp, #0]
 80008e2:	2302      	movs	r3, #2
 80008e4:	687a      	ldr	r2, [r7, #4]
 80008e6:	2101      	movs	r1, #1
 80008e8:	f7ff ffa8 	bl	800083c <MFRC_TRANSCEIVE>
 80008ec:	4603      	mov	r3, r0
 80008ee:	2bcc      	cmp	r3, #204	; 0xcc
 80008f0:	d001      	beq.n	80008f6 <MFRC_REQA+0x30>
		return(PCD_COMM_ERR);
 80008f2:	23aa      	movs	r3, #170	; 0xaa
 80008f4:	e000      	b.n	80008f8 <MFRC_REQA+0x32>
	}

	else{
		return(PCD_OK);
 80008f6:	23cc      	movs	r3, #204	; 0xcc
	}
}
 80008f8:	4618      	mov	r0, r3
 80008fa:	3710      	adds	r7, #16
 80008fc:	46bd      	mov	sp, r7
 80008fe:	bd80      	pop	{r7, pc}

08000900 <MFRC_WUPA>:
 * Function to issue the WUPA command to PICC (We use this to go from HALT to READY state check ISO standard)
 *
 * @param reponse: PICC reponse to WUPA (Expect 0x44, 0x00 for ULTRALIGHT
 * */

PCD_StatusTypeDef MFRC_WUPA(uint8_t* response){
 8000900:	b580      	push	{r7, lr}
 8000902:	b086      	sub	sp, #24
 8000904:	af02      	add	r7, sp, #8
 8000906:	6078      	str	r0, [r7, #4]
	uint8_t WUPA=0x52;
 8000908:	2352      	movs	r3, #82	; 0x52
 800090a:	73fb      	strb	r3, [r7, #15]
	ClearBitMask(COLLREG, 0x80);
 800090c:	2180      	movs	r1, #128	; 0x80
 800090e:	200e      	movs	r0, #14
 8000910:	f7ff fef9 	bl	8000706 <ClearBitMask>
	if(MFRC_TRANSCEIVE(&WUPA,1, response, 2, 7)!=PCD_OK){//WUPA is a 7-bit command
 8000914:	f107 000f 	add.w	r0, r7, #15
 8000918:	2307      	movs	r3, #7
 800091a:	9300      	str	r3, [sp, #0]
 800091c:	2302      	movs	r3, #2
 800091e:	687a      	ldr	r2, [r7, #4]
 8000920:	2101      	movs	r1, #1
 8000922:	f7ff ff8b 	bl	800083c <MFRC_TRANSCEIVE>
 8000926:	4603      	mov	r3, r0
 8000928:	2bcc      	cmp	r3, #204	; 0xcc
 800092a:	d001      	beq.n	8000930 <MFRC_WUPA+0x30>
		return(PCD_COMM_ERR);
 800092c:	23aa      	movs	r3, #170	; 0xaa
 800092e:	e000      	b.n	8000932 <MFRC_WUPA+0x32>
	}

	else{
		return(PCD_OK);
 8000930:	23cc      	movs	r3, #204	; 0xcc
	}
}
 8000932:	4618      	mov	r0, r3
 8000934:	3710      	adds	r7, #16
 8000936:	46bd      	mov	sp, r7
 8000938:	bd80      	pop	{r7, pc}

0800093a <MFRC_HALTA>:

/*
 * Function to issue HALTA command to PICC (Change from READY to HALT state) Send WUPA and select sequence to re-select PICC
 * */

PCD_StatusTypeDef MFRC_HALTA(void){
 800093a:	b580      	push	{r7, lr}
 800093c:	b086      	sub	sp, #24
 800093e:	af02      	add	r7, sp, #8
	uint8_t transaction[4]={ULTRA_HALTA,0x00};
 8000940:	2350      	movs	r3, #80	; 0x50
 8000942:	60fb      	str	r3, [r7, #12]
	uint8_t CRC_val[2];
	uint8_t ack;

	if(CALC_CRC(transaction, 2, CRC_val)!=PCD_OK){
 8000944:	f107 0208 	add.w	r2, r7, #8
 8000948:	f107 030c 	add.w	r3, r7, #12
 800094c:	2102      	movs	r1, #2
 800094e:	4618      	mov	r0, r3
 8000950:	f7ff ff02 	bl	8000758 <CALC_CRC>
 8000954:	4603      	mov	r3, r0
 8000956:	2bcc      	cmp	r3, #204	; 0xcc
 8000958:	d001      	beq.n	800095e <MFRC_HALTA+0x24>
		return(CRC_ERR);
 800095a:	23ee      	movs	r3, #238	; 0xee
 800095c:	e013      	b.n	8000986 <MFRC_HALTA+0x4c>
	}
	memcpy(transaction+2,CRC_val,2);
 800095e:	f107 030c 	add.w	r3, r7, #12
 8000962:	3302      	adds	r3, #2
 8000964:	893a      	ldrh	r2, [r7, #8]
 8000966:	801a      	strh	r2, [r3, #0]

	if(MFRC_TRANSCEIVE(transaction, 4, &ack, 1, 0)!=PCD_OK){
 8000968:	1dfa      	adds	r2, r7, #7
 800096a:	f107 000c 	add.w	r0, r7, #12
 800096e:	2300      	movs	r3, #0
 8000970:	9300      	str	r3, [sp, #0]
 8000972:	2301      	movs	r3, #1
 8000974:	2104      	movs	r1, #4
 8000976:	f7ff ff61 	bl	800083c <MFRC_TRANSCEIVE>
 800097a:	4603      	mov	r3, r0
 800097c:	2bcc      	cmp	r3, #204	; 0xcc
 800097e:	d001      	beq.n	8000984 <MFRC_HALTA+0x4a>
		return(PCD_COMM_ERR);
 8000980:	23aa      	movs	r3, #170	; 0xaa
 8000982:	e000      	b.n	8000986 <MFRC_HALTA+0x4c>
	}

	else{
		return(PCD_OK);
 8000984:	23cc      	movs	r3, #204	; 0xcc
	}
}
 8000986:	4618      	mov	r0, r3
 8000988:	3710      	adds	r7, #16
 800098a:	46bd      	mov	sp, r7
 800098c:	bd80      	pop	{r7, pc}

0800098e <MFRC_ANTICOL1>:
 * Function to transceive anticollision cascade level 1 command (Second step after REQA to select PICC)
 *
 * @param response: Array to store PICC response to anticollision command
 * */

PCD_StatusTypeDef MFRC_ANTICOL1(uint8_t* reponse){
 800098e:	b580      	push	{r7, lr}
 8000990:	b086      	sub	sp, #24
 8000992:	af02      	add	r7, sp, #8
 8000994:	6078      	str	r0, [r7, #4]
	uint8_t transaction[]={0x93,0x20};
 8000996:	f242 0393 	movw	r3, #8339	; 0x2093
 800099a:	81bb      	strh	r3, [r7, #12]
	ClearBitMask(COLLREG, 0x80);
 800099c:	2180      	movs	r1, #128	; 0x80
 800099e:	200e      	movs	r0, #14
 80009a0:	f7ff feb1 	bl	8000706 <ClearBitMask>
	if(MFRC_TRANSCEIVE(transaction, 2, reponse, 5, 0)!=PCD_OK){
 80009a4:	f107 000c 	add.w	r0, r7, #12
 80009a8:	2300      	movs	r3, #0
 80009aa:	9300      	str	r3, [sp, #0]
 80009ac:	2305      	movs	r3, #5
 80009ae:	687a      	ldr	r2, [r7, #4]
 80009b0:	2102      	movs	r1, #2
 80009b2:	f7ff ff43 	bl	800083c <MFRC_TRANSCEIVE>
 80009b6:	4603      	mov	r3, r0
 80009b8:	2bcc      	cmp	r3, #204	; 0xcc
 80009ba:	d001      	beq.n	80009c0 <MFRC_ANTICOL1+0x32>
		return(PCD_COMM_ERR);
 80009bc:	23aa      	movs	r3, #170	; 0xaa
 80009be:	e000      	b.n	80009c2 <MFRC_ANTICOL1+0x34>
	}
	else{
		return(PCD_OK);
 80009c0:	23cc      	movs	r3, #204	; 0xcc
	}
}
 80009c2:	4618      	mov	r0, r3
 80009c4:	3710      	adds	r7, #16
 80009c6:	46bd      	mov	sp, r7
 80009c8:	bd80      	pop	{r7, pc}

080009ca <MFRC_SEL1>:
 *
 * @param response: Array to store PICC response to command (Expect SAK of 0x04 and two bytes CRC)
 *
 * */

PCD_StatusTypeDef MFRC_SEL1(uint8_t* anticol,uint8_t* response){
 80009ca:	b580      	push	{r7, lr}
 80009cc:	b088      	sub	sp, #32
 80009ce:	af02      	add	r7, sp, #8
 80009d0:	6078      	str	r0, [r7, #4]
 80009d2:	6039      	str	r1, [r7, #0]
	uint8_t transaction[9]={0x93,0x70};
 80009d4:	f247 0393 	movw	r3, #28819	; 0x7093
 80009d8:	60fb      	str	r3, [r7, #12]
 80009da:	f107 0310 	add.w	r3, r7, #16
 80009de:	2200      	movs	r2, #0
 80009e0:	601a      	str	r2, [r3, #0]
 80009e2:	711a      	strb	r2, [r3, #4]
	uint8_t CRC_val[2];

	memcpy(transaction+2,anticol,5);
 80009e4:	f107 030c 	add.w	r3, r7, #12
 80009e8:	3302      	adds	r3, #2
 80009ea:	2205      	movs	r2, #5
 80009ec:	6879      	ldr	r1, [r7, #4]
 80009ee:	4618      	mov	r0, r3
 80009f0:	f00d f8be 	bl	800db70 <memcpy>
	CALC_CRC(transaction, 7, CRC_val);
 80009f4:	f107 0208 	add.w	r2, r7, #8
 80009f8:	f107 030c 	add.w	r3, r7, #12
 80009fc:	2107      	movs	r1, #7
 80009fe:	4618      	mov	r0, r3
 8000a00:	f7ff feaa 	bl	8000758 <CALC_CRC>

	memcpy(transaction+7,CRC_val,2);
 8000a04:	f107 030c 	add.w	r3, r7, #12
 8000a08:	3307      	adds	r3, #7
 8000a0a:	893a      	ldrh	r2, [r7, #8]
 8000a0c:	801a      	strh	r2, [r3, #0]

	if(MFRC_TRANSCEIVE(transaction, 9, response, 3, 0)!=PCD_OK){
 8000a0e:	f107 000c 	add.w	r0, r7, #12
 8000a12:	2300      	movs	r3, #0
 8000a14:	9300      	str	r3, [sp, #0]
 8000a16:	2303      	movs	r3, #3
 8000a18:	683a      	ldr	r2, [r7, #0]
 8000a1a:	2109      	movs	r1, #9
 8000a1c:	f7ff ff0e 	bl	800083c <MFRC_TRANSCEIVE>
 8000a20:	4603      	mov	r3, r0
 8000a22:	2bcc      	cmp	r3, #204	; 0xcc
 8000a24:	d001      	beq.n	8000a2a <MFRC_SEL1+0x60>
		return(PCD_COMM_ERR);
 8000a26:	23aa      	movs	r3, #170	; 0xaa
 8000a28:	e000      	b.n	8000a2c <MFRC_SEL1+0x62>
	}

	else{
		return(PCD_OK);
 8000a2a:	23cc      	movs	r3, #204	; 0xcc
	}

}
 8000a2c:	4618      	mov	r0, r3
 8000a2e:	3718      	adds	r7, #24
 8000a30:	46bd      	mov	sp, r7
 8000a32:	bd80      	pop	{r7, pc}

08000a34 <MFRC_ANTICOL2>:
 * Function to transceive anticollision cascade level 2 command (Cascade level 1 commands must be performed first)
 *
 * @param response: Array to store PICC response to anticollision command
 * */

PCD_StatusTypeDef MFRC_ANTICOL2(uint8_t* reponse){
 8000a34:	b580      	push	{r7, lr}
 8000a36:	b086      	sub	sp, #24
 8000a38:	af02      	add	r7, sp, #8
 8000a3a:	6078      	str	r0, [r7, #4]
	uint8_t transaction[]={0x95,0x20};
 8000a3c:	f242 0395 	movw	r3, #8341	; 0x2095
 8000a40:	81bb      	strh	r3, [r7, #12]
	ClearBitMask(COLLREG, 0x80);
 8000a42:	2180      	movs	r1, #128	; 0x80
 8000a44:	200e      	movs	r0, #14
 8000a46:	f7ff fe5e 	bl	8000706 <ClearBitMask>
	if(MFRC_TRANSCEIVE(transaction, 2, reponse, 5, 0)!=PCD_OK){
 8000a4a:	f107 000c 	add.w	r0, r7, #12
 8000a4e:	2300      	movs	r3, #0
 8000a50:	9300      	str	r3, [sp, #0]
 8000a52:	2305      	movs	r3, #5
 8000a54:	687a      	ldr	r2, [r7, #4]
 8000a56:	2102      	movs	r1, #2
 8000a58:	f7ff fef0 	bl	800083c <MFRC_TRANSCEIVE>
 8000a5c:	4603      	mov	r3, r0
 8000a5e:	2bcc      	cmp	r3, #204	; 0xcc
 8000a60:	d001      	beq.n	8000a66 <MFRC_ANTICOL2+0x32>
		return(PCD_COMM_ERR);
 8000a62:	23aa      	movs	r3, #170	; 0xaa
 8000a64:	e000      	b.n	8000a68 <MFRC_ANTICOL2+0x34>
	}
	else{
		return(PCD_OK);
 8000a66:	23cc      	movs	r3, #204	; 0xcc
	}
}
 8000a68:	4618      	mov	r0, r3
 8000a6a:	3710      	adds	r7, #16
 8000a6c:	46bd      	mov	sp, r7
 8000a6e:	bd80      	pop	{r7, pc}

08000a70 <MFRC_SEL2>:
 *
 * @param response: Array to store PICC response to command (Expect SAK of 0x00 and two bytes CRC)
 *
 * */

PCD_StatusTypeDef MFRC_SEL2(uint8_t* anticol,uint8_t* response){
 8000a70:	b580      	push	{r7, lr}
 8000a72:	b088      	sub	sp, #32
 8000a74:	af02      	add	r7, sp, #8
 8000a76:	6078      	str	r0, [r7, #4]
 8000a78:	6039      	str	r1, [r7, #0]
	uint8_t transaction[9]={0x95,0x70};
 8000a7a:	f247 0395 	movw	r3, #28821	; 0x7095
 8000a7e:	60fb      	str	r3, [r7, #12]
 8000a80:	f107 0310 	add.w	r3, r7, #16
 8000a84:	2200      	movs	r2, #0
 8000a86:	601a      	str	r2, [r3, #0]
 8000a88:	711a      	strb	r2, [r3, #4]
	uint8_t CRC_val[2];

	memcpy(transaction+2,anticol,5);
 8000a8a:	f107 030c 	add.w	r3, r7, #12
 8000a8e:	3302      	adds	r3, #2
 8000a90:	2205      	movs	r2, #5
 8000a92:	6879      	ldr	r1, [r7, #4]
 8000a94:	4618      	mov	r0, r3
 8000a96:	f00d f86b 	bl	800db70 <memcpy>
	CALC_CRC(transaction, 7, CRC_val);
 8000a9a:	f107 0208 	add.w	r2, r7, #8
 8000a9e:	f107 030c 	add.w	r3, r7, #12
 8000aa2:	2107      	movs	r1, #7
 8000aa4:	4618      	mov	r0, r3
 8000aa6:	f7ff fe57 	bl	8000758 <CALC_CRC>

	memcpy(transaction+7,CRC_val,2);
 8000aaa:	f107 030c 	add.w	r3, r7, #12
 8000aae:	3307      	adds	r3, #7
 8000ab0:	893a      	ldrh	r2, [r7, #8]
 8000ab2:	801a      	strh	r2, [r3, #0]

	if(MFRC_TRANSCEIVE(transaction, 9, response, 3, 0)!=PCD_OK){
 8000ab4:	f107 000c 	add.w	r0, r7, #12
 8000ab8:	2300      	movs	r3, #0
 8000aba:	9300      	str	r3, [sp, #0]
 8000abc:	2303      	movs	r3, #3
 8000abe:	683a      	ldr	r2, [r7, #0]
 8000ac0:	2109      	movs	r1, #9
 8000ac2:	f7ff febb 	bl	800083c <MFRC_TRANSCEIVE>
 8000ac6:	4603      	mov	r3, r0
 8000ac8:	2bcc      	cmp	r3, #204	; 0xcc
 8000aca:	d001      	beq.n	8000ad0 <MFRC_SEL2+0x60>
		return(PCD_COMM_ERR);
 8000acc:	23aa      	movs	r3, #170	; 0xaa
 8000ace:	e000      	b.n	8000ad2 <MFRC_SEL2+0x62>
	}

	else{
		return(PCD_OK);
 8000ad0:	23cc      	movs	r3, #204	; 0xcc
	}

}
 8000ad2:	4618      	mov	r0, r3
 8000ad4:	3718      	adds	r7, #24
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	bd80      	pop	{r7, pc}

08000ada <PICC_Select>:

/*
 * Function to select the MIFARE ULTRALIGHT PICC (Don't forget to call REQA on first power up or use PICC_CHECK below)
 * */

PCD_StatusTypeDef PICC_Select(void){
 8000ada:	b580      	push	{r7, lr}
 8000adc:	b086      	sub	sp, #24
 8000ade:	af00      	add	r7, sp, #0
	  uint8_t ANTICOL1[5];
	  uint8_t SELECT1[3];
	  uint8_t ANTICOL2[5];
	  uint8_t SELECT2[3];

	  MFRC_ANTICOL1(ANTICOL1);
 8000ae0:	f107 0310 	add.w	r3, r7, #16
 8000ae4:	4618      	mov	r0, r3
 8000ae6:	f7ff ff52 	bl	800098e <MFRC_ANTICOL1>
	  if(ANTICOL1[0]!=0x88){
 8000aea:	7c3b      	ldrb	r3, [r7, #16]
 8000aec:	2b88      	cmp	r3, #136	; 0x88
 8000aee:	d001      	beq.n	8000af4 <PICC_Select+0x1a>
		  return(PCD_COMM_ERR);
 8000af0:	23aa      	movs	r3, #170	; 0xaa
 8000af2:	e01e      	b.n	8000b32 <PICC_Select+0x58>
	  }
	  HAL_Delay(10);
 8000af4:	200a      	movs	r0, #10
 8000af6:	f001 fab7 	bl	8002068 <HAL_Delay>
	  MFRC_SEL1(ANTICOL1, SELECT1);
 8000afa:	f107 020c 	add.w	r2, r7, #12
 8000afe:	f107 0310 	add.w	r3, r7, #16
 8000b02:	4611      	mov	r1, r2
 8000b04:	4618      	mov	r0, r3
 8000b06:	f7ff ff60 	bl	80009ca <MFRC_SEL1>
	  HAL_Delay(10);
 8000b0a:	200a      	movs	r0, #10
 8000b0c:	f001 faac 	bl	8002068 <HAL_Delay>
	  MFRC_ANTICOL2(ANTICOL2);
 8000b10:	1d3b      	adds	r3, r7, #4
 8000b12:	4618      	mov	r0, r3
 8000b14:	f7ff ff8e 	bl	8000a34 <MFRC_ANTICOL2>
	  HAL_Delay(10);
 8000b18:	200a      	movs	r0, #10
 8000b1a:	f001 faa5 	bl	8002068 <HAL_Delay>
	  MFRC_SEL2(ANTICOL2, SELECT2);
 8000b1e:	463a      	mov	r2, r7
 8000b20:	1d3b      	adds	r3, r7, #4
 8000b22:	4611      	mov	r1, r2
 8000b24:	4618      	mov	r0, r3
 8000b26:	f7ff ffa3 	bl	8000a70 <MFRC_SEL2>
	  HAL_Delay(10);
 8000b2a:	200a      	movs	r0, #10
 8000b2c:	f001 fa9c 	bl	8002068 <HAL_Delay>
	  return(PCD_OK);
 8000b30:	23cc      	movs	r3, #204	; 0xcc
}
 8000b32:	4618      	mov	r0, r3
 8000b34:	3718      	adds	r7, #24
 8000b36:	46bd      	mov	sp, r7
 8000b38:	bd80      	pop	{r7, pc}

08000b3a <PICC_CHECK>:

/*
 * Function to check for PICC in field
 * */

PCD_StatusTypeDef PICC_CHECK(void){
 8000b3a:	b580      	push	{r7, lr}
 8000b3c:	b082      	sub	sp, #8
 8000b3e:	af00      	add	r7, sp, #0
	uint8_t ATQA[2];
	if(MFRC_REQA(ATQA)!=PCD_OK){
 8000b40:	1d3b      	adds	r3, r7, #4
 8000b42:	4618      	mov	r0, r3
 8000b44:	f7ff febf 	bl	80008c6 <MFRC_REQA>
 8000b48:	4603      	mov	r3, r0
 8000b4a:	2bcc      	cmp	r3, #204	; 0xcc
 8000b4c:	d001      	beq.n	8000b52 <PICC_CHECK+0x18>
		return(PCD_COMM_ERR);
 8000b4e:	23aa      	movs	r3, #170	; 0xaa
 8000b50:	e005      	b.n	8000b5e <PICC_CHECK+0x24>
	}

	else{
		if(ATQA[0]!=ULTRA_ATQA){
 8000b52:	793b      	ldrb	r3, [r7, #4]
 8000b54:	2b44      	cmp	r3, #68	; 0x44
 8000b56:	d001      	beq.n	8000b5c <PICC_CHECK+0x22>
			return(PCD_COMM_ERR);
 8000b58:	23aa      	movs	r3, #170	; 0xaa
 8000b5a:	e000      	b.n	8000b5e <PICC_CHECK+0x24>
		}
		else{
			return(PCD_OK);
 8000b5c:	23cc      	movs	r3, #204	; 0xcc
		}
	}
}
 8000b5e:	4618      	mov	r0, r3
 8000b60:	3708      	adds	r7, #8
 8000b62:	46bd      	mov	sp, r7
 8000b64:	bd80      	pop	{r7, pc}

08000b66 <UL_READ>:
 *
 * @param data: Array to store read data
 *
 * */

PCD_StatusTypeDef UL_READ(uint8_t addr,uint8_t* data){
 8000b66:	b580      	push	{r7, lr}
 8000b68:	b086      	sub	sp, #24
 8000b6a:	af02      	add	r7, sp, #8
 8000b6c:	4603      	mov	r3, r0
 8000b6e:	6039      	str	r1, [r7, #0]
 8000b70:	71fb      	strb	r3, [r7, #7]

		uint8_t transaction[4]={ULTRA_READ,addr};
 8000b72:	2300      	movs	r3, #0
 8000b74:	60fb      	str	r3, [r7, #12]
 8000b76:	2330      	movs	r3, #48	; 0x30
 8000b78:	733b      	strb	r3, [r7, #12]
 8000b7a:	79fb      	ldrb	r3, [r7, #7]
 8000b7c:	737b      	strb	r3, [r7, #13]
		uint8_t CRC_val[2];

		CALC_CRC(transaction, 2, CRC_val);
 8000b7e:	f107 0208 	add.w	r2, r7, #8
 8000b82:	f107 030c 	add.w	r3, r7, #12
 8000b86:	2102      	movs	r1, #2
 8000b88:	4618      	mov	r0, r3
 8000b8a:	f7ff fde5 	bl	8000758 <CALC_CRC>


		memcpy(transaction+2,CRC_val,2);
 8000b8e:	f107 030c 	add.w	r3, r7, #12
 8000b92:	3302      	adds	r3, #2
 8000b94:	893a      	ldrh	r2, [r7, #8]
 8000b96:	801a      	strh	r2, [r3, #0]

		if(MFRC_TRANSCEIVE(transaction, 4, data, 18, 0)!=PCD_OK){
 8000b98:	f107 000c 	add.w	r0, r7, #12
 8000b9c:	2300      	movs	r3, #0
 8000b9e:	9300      	str	r3, [sp, #0]
 8000ba0:	2312      	movs	r3, #18
 8000ba2:	683a      	ldr	r2, [r7, #0]
 8000ba4:	2104      	movs	r1, #4
 8000ba6:	f7ff fe49 	bl	800083c <MFRC_TRANSCEIVE>
 8000baa:	4603      	mov	r3, r0
 8000bac:	2bcc      	cmp	r3, #204	; 0xcc
 8000bae:	d001      	beq.n	8000bb4 <UL_READ+0x4e>
			return(PCD_COMM_ERR);
 8000bb0:	23aa      	movs	r3, #170	; 0xaa
 8000bb2:	e000      	b.n	8000bb6 <UL_READ+0x50>
		}

		else{
			return(PCD_OK);
 8000bb4:	23cc      	movs	r3, #204	; 0xcc
		}
}
 8000bb6:	4618      	mov	r0, r3
 8000bb8:	3710      	adds	r7, #16
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	bd80      	pop	{r7, pc}

08000bbe <Print>:
	else{
		return(PCD_OK);
	}
}

void Print(char* mess){
 8000bbe:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000bc2:	b085      	sub	sp, #20
 8000bc4:	af00      	add	r7, sp, #0
 8000bc6:	6078      	str	r0, [r7, #4]
 8000bc8:	466b      	mov	r3, sp
 8000bca:	461e      	mov	r6, r3
	char send[strlen(mess)];
 8000bcc:	6878      	ldr	r0, [r7, #4]
 8000bce:	f7ff fb07 	bl	80001e0 <strlen>
 8000bd2:	4601      	mov	r1, r0
 8000bd4:	460b      	mov	r3, r1
 8000bd6:	3b01      	subs	r3, #1
 8000bd8:	60fb      	str	r3, [r7, #12]
 8000bda:	2300      	movs	r3, #0
 8000bdc:	4688      	mov	r8, r1
 8000bde:	4699      	mov	r9, r3
 8000be0:	f04f 0200 	mov.w	r2, #0
 8000be4:	f04f 0300 	mov.w	r3, #0
 8000be8:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000bec:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000bf0:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	460c      	mov	r4, r1
 8000bf8:	461d      	mov	r5, r3
 8000bfa:	f04f 0200 	mov.w	r2, #0
 8000bfe:	f04f 0300 	mov.w	r3, #0
 8000c02:	00eb      	lsls	r3, r5, #3
 8000c04:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000c08:	00e2      	lsls	r2, r4, #3
 8000c0a:	1dcb      	adds	r3, r1, #7
 8000c0c:	08db      	lsrs	r3, r3, #3
 8000c0e:	00db      	lsls	r3, r3, #3
 8000c10:	ebad 0d03 	sub.w	sp, sp, r3
 8000c14:	466b      	mov	r3, sp
 8000c16:	3300      	adds	r3, #0
 8000c18:	60bb      	str	r3, [r7, #8]
	memcpy(send,mess,strlen(mess));
 8000c1a:	6878      	ldr	r0, [r7, #4]
 8000c1c:	f7ff fae0 	bl	80001e0 <strlen>
 8000c20:	4603      	mov	r3, r0
 8000c22:	461a      	mov	r2, r3
 8000c24:	6879      	ldr	r1, [r7, #4]
 8000c26:	68b8      	ldr	r0, [r7, #8]
 8000c28:	f00c ffa2 	bl	800db70 <memcpy>
	CDC_Transmit_FS(send, strlen(mess));
 8000c2c:	6878      	ldr	r0, [r7, #4]
 8000c2e:	f7ff fad7 	bl	80001e0 <strlen>
 8000c32:	4603      	mov	r3, r0
 8000c34:	b29b      	uxth	r3, r3
 8000c36:	4619      	mov	r1, r3
 8000c38:	68b8      	ldr	r0, [r7, #8]
 8000c3a:	f00c fb15 	bl	800d268 <CDC_Transmit_FS>
	HAL_Delay(10);
 8000c3e:	200a      	movs	r0, #10
 8000c40:	f001 fa12 	bl	8002068 <HAL_Delay>
 8000c44:	46b5      	mov	sp, r6
}
 8000c46:	bf00      	nop
 8000c48:	3714      	adds	r7, #20
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08000c50 <DumpINFO>:
 * Function to dump data to serial terminal
 *
 * @param data: Destination array for card data
 * */
uint8_t WUPA=0;
PCD_StatusTypeDef DumpINFO(uint8_t* data){
 8000c50:	b5b0      	push	{r4, r5, r7, lr}
 8000c52:	b090      	sub	sp, #64	; 0x40
 8000c54:	af02      	add	r7, sp, #8
 8000c56:	6078      	str	r0, [r7, #4]
	  uint8_t ATQA[2];
	  if(WUPA==1){
 8000c58:	4b63      	ldr	r3, [pc, #396]	; (8000de8 <DumpINFO+0x198>)
 8000c5a:	781b      	ldrb	r3, [r3, #0]
 8000c5c:	2b01      	cmp	r3, #1
 8000c5e:	d15d      	bne.n	8000d1c <DumpINFO+0xcc>
		 if(PICC_Select()!=PCD_OK){
 8000c60:	f7ff ff3b 	bl	8000ada <PICC_Select>
 8000c64:	4603      	mov	r3, r0
 8000c66:	2bcc      	cmp	r3, #204	; 0xcc
 8000c68:	d007      	beq.n	8000c7a <DumpINFO+0x2a>
			 Print("ERROR No PICC Found\r\n");
 8000c6a:	4860      	ldr	r0, [pc, #384]	; (8000dec <DumpINFO+0x19c>)
 8000c6c:	f7ff ffa7 	bl	8000bbe <Print>
			 WUPA=0;
 8000c70:	4b5d      	ldr	r3, [pc, #372]	; (8000de8 <DumpINFO+0x198>)
 8000c72:	2200      	movs	r2, #0
 8000c74:	701a      	strb	r2, [r3, #0]
			 return(PCD_COMM_ERR);
 8000c76:	23aa      	movs	r3, #170	; 0xaa
 8000c78:	e0b2      	b.n	8000de0 <DumpINFO+0x190>
		 }
		 else{
			 HAL_Delay(10);
 8000c7a:	200a      	movs	r0, #10
 8000c7c:	f001 f9f4 	bl	8002068 <HAL_Delay>
				Print("    BYTE\r\n");
 8000c80:	485b      	ldr	r0, [pc, #364]	; (8000df0 <DumpINFO+0x1a0>)
 8000c82:	f7ff ff9c 	bl	8000bbe <Print>
				Print("0 1 2 3\r\n");
 8000c86:	485b      	ldr	r0, [pc, #364]	; (8000df4 <DumpINFO+0x1a4>)
 8000c88:	f7ff ff99 	bl	8000bbe <Print>
				Print("        \r\n");
 8000c8c:	485a      	ldr	r0, [pc, #360]	; (8000df8 <DumpINFO+0x1a8>)
 8000c8e:	f7ff ff96 	bl	8000bbe <Print>
				for(int i=0;i<13;i+=4){
 8000c92:	2300      	movs	r3, #0
 8000c94:	637b      	str	r3, [r7, #52]	; 0x34
 8000c96:	e033      	b.n	8000d00 <DumpINFO+0xb0>
					UL_READ(i, data);
 8000c98:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000c9a:	b2db      	uxtb	r3, r3
 8000c9c:	6879      	ldr	r1, [r7, #4]
 8000c9e:	4618      	mov	r0, r3
 8000ca0:	f7ff ff61 	bl	8000b66 <UL_READ>
					for(int j=0;j<13;j+=4){
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	62bb      	str	r3, [r7, #40]	; 0x28
 8000ca8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000caa:	2b0c      	cmp	r3, #12
 8000cac:	dc25      	bgt.n	8000cfa <DumpINFO+0xaa>
						char mess[10];
						sprintf(mess,"%X, %X, %X, %X\r\n",data[j],data[j+1],data[j+2],data[j+3]);
 8000cae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000cb0:	687a      	ldr	r2, [r7, #4]
 8000cb2:	4413      	add	r3, r2
 8000cb4:	781b      	ldrb	r3, [r3, #0]
 8000cb6:	461c      	mov	r4, r3
 8000cb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000cba:	3301      	adds	r3, #1
 8000cbc:	687a      	ldr	r2, [r7, #4]
 8000cbe:	4413      	add	r3, r2
 8000cc0:	781b      	ldrb	r3, [r3, #0]
 8000cc2:	461d      	mov	r5, r3
 8000cc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000cc6:	3302      	adds	r3, #2
 8000cc8:	687a      	ldr	r2, [r7, #4]
 8000cca:	4413      	add	r3, r2
 8000ccc:	781b      	ldrb	r3, [r3, #0]
 8000cce:	4619      	mov	r1, r3
 8000cd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000cd2:	3303      	adds	r3, #3
 8000cd4:	687a      	ldr	r2, [r7, #4]
 8000cd6:	4413      	add	r3, r2
 8000cd8:	781b      	ldrb	r3, [r3, #0]
 8000cda:	f107 0018 	add.w	r0, r7, #24
 8000cde:	9301      	str	r3, [sp, #4]
 8000ce0:	9100      	str	r1, [sp, #0]
 8000ce2:	462b      	mov	r3, r5
 8000ce4:	4622      	mov	r2, r4
 8000ce6:	4945      	ldr	r1, [pc, #276]	; (8000dfc <DumpINFO+0x1ac>)
 8000ce8:	f00d f848 	bl	800dd7c <siprintf>
						Print(mess);
 8000cec:	f107 0318 	add.w	r3, r7, #24
 8000cf0:	4618      	mov	r0, r3
 8000cf2:	f7ff ff64 	bl	8000bbe <Print>
						return(PCD_OK);
 8000cf6:	23cc      	movs	r3, #204	; 0xcc
 8000cf8:	e072      	b.n	8000de0 <DumpINFO+0x190>
				for(int i=0;i<13;i+=4){
 8000cfa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000cfc:	3304      	adds	r3, #4
 8000cfe:	637b      	str	r3, [r7, #52]	; 0x34
 8000d00:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000d02:	2b0c      	cmp	r3, #12
 8000d04:	ddc8      	ble.n	8000c98 <DumpINFO+0x48>
					}
				}

			 MFRC_HALTA();
 8000d06:	f7ff fe18 	bl	800093a <MFRC_HALTA>
			 MFRC_WUPA(ATQA);
 8000d0a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d0e:	4618      	mov	r0, r3
 8000d10:	f7ff fdf6 	bl	8000900 <MFRC_WUPA>
			 WUPA=1;
 8000d14:	4b34      	ldr	r3, [pc, #208]	; (8000de8 <DumpINFO+0x198>)
 8000d16:	2201      	movs	r2, #1
 8000d18:	701a      	strb	r2, [r3, #0]
 8000d1a:	e061      	b.n	8000de0 <DumpINFO+0x190>
		 }

	  }
	  else{
		  if(PICC_CHECK()!=PCD_OK){
 8000d1c:	f7ff ff0d 	bl	8000b3a <PICC_CHECK>
 8000d20:	4603      	mov	r3, r0
 8000d22:	2bcc      	cmp	r3, #204	; 0xcc
 8000d24:	d007      	beq.n	8000d36 <DumpINFO+0xe6>
		  		  Print("ERROR No PICC Found\r\n");
 8000d26:	4831      	ldr	r0, [pc, #196]	; (8000dec <DumpINFO+0x19c>)
 8000d28:	f7ff ff49 	bl	8000bbe <Print>
		  		  WUPA=0;
 8000d2c:	4b2e      	ldr	r3, [pc, #184]	; (8000de8 <DumpINFO+0x198>)
 8000d2e:	2200      	movs	r2, #0
 8000d30:	701a      	strb	r2, [r3, #0]
		  		return(PCD_COMM_ERR);
 8000d32:	23aa      	movs	r3, #170	; 0xaa
 8000d34:	e054      	b.n	8000de0 <DumpINFO+0x190>
		  }

		  else{
			  HAL_Delay(10);
 8000d36:	200a      	movs	r0, #10
 8000d38:	f001 f996 	bl	8002068 <HAL_Delay>
			  PICC_Select();
 8000d3c:	f7ff fecd 	bl	8000ada <PICC_Select>
			  HAL_Delay(10);
 8000d40:	200a      	movs	r0, #10
 8000d42:	f001 f991 	bl	8002068 <HAL_Delay>
				Print("    BYTE\r\n");
 8000d46:	482a      	ldr	r0, [pc, #168]	; (8000df0 <DumpINFO+0x1a0>)
 8000d48:	f7ff ff39 	bl	8000bbe <Print>
				Print("0 1 2 3\r\n");
 8000d4c:	4829      	ldr	r0, [pc, #164]	; (8000df4 <DumpINFO+0x1a4>)
 8000d4e:	f7ff ff36 	bl	8000bbe <Print>
				Print("        \r\n");
 8000d52:	4829      	ldr	r0, [pc, #164]	; (8000df8 <DumpINFO+0x1a8>)
 8000d54:	f7ff ff33 	bl	8000bbe <Print>
				for(int i=0;i<13;i+=4){
 8000d58:	2300      	movs	r3, #0
 8000d5a:	633b      	str	r3, [r7, #48]	; 0x30
 8000d5c:	e033      	b.n	8000dc6 <DumpINFO+0x176>
					UL_READ(i, data);
 8000d5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000d60:	b2db      	uxtb	r3, r3
 8000d62:	6879      	ldr	r1, [r7, #4]
 8000d64:	4618      	mov	r0, r3
 8000d66:	f7ff fefe 	bl	8000b66 <UL_READ>
					for(int j=0;j<13;j+=4){
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000d6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000d70:	2b0c      	cmp	r3, #12
 8000d72:	dc25      	bgt.n	8000dc0 <DumpINFO+0x170>
						char mess[10];
						sprintf(mess,"%X, %X, %X, %X\r\n",data[j],data[j+1],data[j+2],data[j+3]);
 8000d74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000d76:	687a      	ldr	r2, [r7, #4]
 8000d78:	4413      	add	r3, r2
 8000d7a:	781b      	ldrb	r3, [r3, #0]
 8000d7c:	461c      	mov	r4, r3
 8000d7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000d80:	3301      	adds	r3, #1
 8000d82:	687a      	ldr	r2, [r7, #4]
 8000d84:	4413      	add	r3, r2
 8000d86:	781b      	ldrb	r3, [r3, #0]
 8000d88:	461d      	mov	r5, r3
 8000d8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000d8c:	3302      	adds	r3, #2
 8000d8e:	687a      	ldr	r2, [r7, #4]
 8000d90:	4413      	add	r3, r2
 8000d92:	781b      	ldrb	r3, [r3, #0]
 8000d94:	4619      	mov	r1, r3
 8000d96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000d98:	3303      	adds	r3, #3
 8000d9a:	687a      	ldr	r2, [r7, #4]
 8000d9c:	4413      	add	r3, r2
 8000d9e:	781b      	ldrb	r3, [r3, #0]
 8000da0:	f107 000c 	add.w	r0, r7, #12
 8000da4:	9301      	str	r3, [sp, #4]
 8000da6:	9100      	str	r1, [sp, #0]
 8000da8:	462b      	mov	r3, r5
 8000daa:	4622      	mov	r2, r4
 8000dac:	4913      	ldr	r1, [pc, #76]	; (8000dfc <DumpINFO+0x1ac>)
 8000dae:	f00c ffe5 	bl	800dd7c <siprintf>
						Print(mess);
 8000db2:	f107 030c 	add.w	r3, r7, #12
 8000db6:	4618      	mov	r0, r3
 8000db8:	f7ff ff01 	bl	8000bbe <Print>
						return(PCD_OK);
 8000dbc:	23cc      	movs	r3, #204	; 0xcc
 8000dbe:	e00f      	b.n	8000de0 <DumpINFO+0x190>
				for(int i=0;i<13;i+=4){
 8000dc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000dc2:	3304      	adds	r3, #4
 8000dc4:	633b      	str	r3, [r7, #48]	; 0x30
 8000dc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000dc8:	2b0c      	cmp	r3, #12
 8000dca:	ddc8      	ble.n	8000d5e <DumpINFO+0x10e>
					}
				}

			  MFRC_HALTA();
 8000dcc:	f7ff fdb5 	bl	800093a <MFRC_HALTA>
			  MFRC_WUPA(ATQA);
 8000dd0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000dd4:	4618      	mov	r0, r3
 8000dd6:	f7ff fd93 	bl	8000900 <MFRC_WUPA>
			  WUPA=1;
 8000dda:	4b03      	ldr	r3, [pc, #12]	; (8000de8 <DumpINFO+0x198>)
 8000ddc:	2201      	movs	r2, #1
 8000dde:	701a      	strb	r2, [r3, #0]
	  }




}
 8000de0:	4618      	mov	r0, r3
 8000de2:	3738      	adds	r7, #56	; 0x38
 8000de4:	46bd      	mov	sp, r7
 8000de6:	bdb0      	pop	{r4, r5, r7, pc}
 8000de8:	2000059c 	.word	0x2000059c
 8000dec:	0800e550 	.word	0x0800e550
 8000df0:	0800e568 	.word	0x0800e568
 8000df4:	0800e574 	.word	0x0800e574
 8000df8:	0800e580 	.word	0x0800e580
 8000dfc:	0800e58c 	.word	0x0800e58c

08000e00 <OLED_Clear>:
	HAL_GPIO_WritePin(GPIOA, OLED_CS, 1);
}
/*Function to clear OLED (write all zero to display memory)
 *
 * */
void OLED_Clear(void){
 8000e00:	b580      	push	{r7, lr}
 8000e02:	f5ad 6d80 	sub.w	sp, sp, #1024	; 0x400
 8000e06:	af00      	add	r7, sp, #0
	uint8_t zeros[1024];
	memset(zeros,0x00,1024);
 8000e08:	463b      	mov	r3, r7
 8000e0a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000e0e:	2100      	movs	r1, #0
 8000e10:	4618      	mov	r0, r3
 8000e12:	f00c febb 	bl	800db8c <memset>
	OLED_FLUSH(zeros);
 8000e16:	463b      	mov	r3, r7
 8000e18:	4618      	mov	r0, r3
 8000e1a:	f000 f87b 	bl	8000f14 <OLED_FLUSH>

}
 8000e1e:	bf00      	nop
 8000e20:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 8000e24:	46bd      	mov	sp, r7
 8000e26:	bd80      	pop	{r7, pc}

08000e28 <OLED_cmd>:

/*Function to send single byte command to display (ENSURE DC is low)
 *
 * @param data: Command to send to display
 * */
HAL_StatusTypeDef OLED_cmd(uint8_t data){
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b084      	sub	sp, #16
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	4603      	mov	r3, r0
 8000e30:	71fb      	strb	r3, [r7, #7]
	uint8_t value=data;
 8000e32:	79fb      	ldrb	r3, [r7, #7]
 8000e34:	73fb      	strb	r3, [r7, #15]
	HAL_GPIO_WritePin(GPIOA, OLED_CS, 0);
 8000e36:	2200      	movs	r2, #0
 8000e38:	2110      	movs	r1, #16
 8000e3a:	4815      	ldr	r0, [pc, #84]	; (8000e90 <OLED_cmd+0x68>)
 8000e3c:	f001 fbb6 	bl	80025ac <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, OLED_DC, 0);
 8000e40:	2200      	movs	r2, #0
 8000e42:	2102      	movs	r1, #2
 8000e44:	4813      	ldr	r0, [pc, #76]	; (8000e94 <OLED_cmd+0x6c>)
 8000e46:	f001 fbb1 	bl	80025ac <HAL_GPIO_WritePin>
	if(HAL_SPI_Transmit(&hspi1, &value, 1, HAL_MAX_DELAY)!=HAL_OK){
 8000e4a:	f107 010f 	add.w	r1, r7, #15
 8000e4e:	f04f 33ff 	mov.w	r3, #4294967295
 8000e52:	2201      	movs	r2, #1
 8000e54:	4810      	ldr	r0, [pc, #64]	; (8000e98 <OLED_cmd+0x70>)
 8000e56:	f004 fb3c 	bl	80054d2 <HAL_SPI_Transmit>
 8000e5a:	4603      	mov	r3, r0
 8000e5c:	2b00      	cmp	r3, #0
 8000e5e:	d009      	beq.n	8000e74 <OLED_cmd+0x4c>
		HAL_GPIO_WritePin(GPIOA, OLED_CS, 1);
 8000e60:	2201      	movs	r2, #1
 8000e62:	2110      	movs	r1, #16
 8000e64:	480a      	ldr	r0, [pc, #40]	; (8000e90 <OLED_cmd+0x68>)
 8000e66:	f001 fba1 	bl	80025ac <HAL_GPIO_WritePin>
		HAL_Delay(1);
 8000e6a:	2001      	movs	r0, #1
 8000e6c:	f001 f8fc 	bl	8002068 <HAL_Delay>
		return(HAL_ERROR);
 8000e70:	2301      	movs	r3, #1
 8000e72:	e008      	b.n	8000e86 <OLED_cmd+0x5e>
	}
	else{
		HAL_GPIO_WritePin(GPIOA, OLED_CS, 1);
 8000e74:	2201      	movs	r2, #1
 8000e76:	2110      	movs	r1, #16
 8000e78:	4805      	ldr	r0, [pc, #20]	; (8000e90 <OLED_cmd+0x68>)
 8000e7a:	f001 fb97 	bl	80025ac <HAL_GPIO_WritePin>
		HAL_Delay(1);
 8000e7e:	2001      	movs	r0, #1
 8000e80:	f001 f8f2 	bl	8002068 <HAL_Delay>
		return(HAL_OK);
 8000e84:	2300      	movs	r3, #0
	}

}
 8000e86:	4618      	mov	r0, r3
 8000e88:	3710      	adds	r7, #16
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	bd80      	pop	{r7, pc}
 8000e8e:	bf00      	nop
 8000e90:	40020000 	.word	0x40020000
 8000e94:	40020400 	.word	0x40020400
 8000e98:	200005f4 	.word	0x200005f4

08000e9c <OLED_data>:
 *
 * @param data: Pointer to array of data to send
 *
 * @param size: Size of array (maximum is 1024)
 * */
HAL_StatusTypeDef OLED_data(uint8_t* data,uint8_t size){
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b082      	sub	sp, #8
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	6078      	str	r0, [r7, #4]
 8000ea4:	460b      	mov	r3, r1
 8000ea6:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(GPIOA, OLED_CS, 0);
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	2110      	movs	r1, #16
 8000eac:	4816      	ldr	r0, [pc, #88]	; (8000f08 <OLED_data+0x6c>)
 8000eae:	f001 fb7d 	bl	80025ac <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, OLED_DC, 1);
 8000eb2:	2201      	movs	r2, #1
 8000eb4:	2102      	movs	r1, #2
 8000eb6:	4815      	ldr	r0, [pc, #84]	; (8000f0c <OLED_data+0x70>)
 8000eb8:	f001 fb78 	bl	80025ac <HAL_GPIO_WritePin>
	if(HAL_SPI_Transmit(&hspi1, data, size, HAL_MAX_DELAY)!=HAL_OK){
 8000ebc:	78fb      	ldrb	r3, [r7, #3]
 8000ebe:	b29a      	uxth	r2, r3
 8000ec0:	f04f 33ff 	mov.w	r3, #4294967295
 8000ec4:	6879      	ldr	r1, [r7, #4]
 8000ec6:	4812      	ldr	r0, [pc, #72]	; (8000f10 <OLED_data+0x74>)
 8000ec8:	f004 fb03 	bl	80054d2 <HAL_SPI_Transmit>
 8000ecc:	4603      	mov	r3, r0
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d00b      	beq.n	8000eea <OLED_data+0x4e>
		HAL_GPIO_WritePin(GPIOB, OLED_DC, 0);
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	2102      	movs	r1, #2
 8000ed6:	480d      	ldr	r0, [pc, #52]	; (8000f0c <OLED_data+0x70>)
 8000ed8:	f001 fb68 	bl	80025ac <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, OLED_CS, 1);
 8000edc:	2201      	movs	r2, #1
 8000ede:	2110      	movs	r1, #16
 8000ee0:	4809      	ldr	r0, [pc, #36]	; (8000f08 <OLED_data+0x6c>)
 8000ee2:	f001 fb63 	bl	80025ac <HAL_GPIO_WritePin>
		return(HAL_ERROR);
 8000ee6:	2301      	movs	r3, #1
 8000ee8:	e00a      	b.n	8000f00 <OLED_data+0x64>
	}
	else{
		HAL_GPIO_WritePin(GPIOB, OLED_DC, 0);
 8000eea:	2200      	movs	r2, #0
 8000eec:	2102      	movs	r1, #2
 8000eee:	4807      	ldr	r0, [pc, #28]	; (8000f0c <OLED_data+0x70>)
 8000ef0:	f001 fb5c 	bl	80025ac <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, OLED_CS, 1);
 8000ef4:	2201      	movs	r2, #1
 8000ef6:	2110      	movs	r1, #16
 8000ef8:	4803      	ldr	r0, [pc, #12]	; (8000f08 <OLED_data+0x6c>)
 8000efa:	f001 fb57 	bl	80025ac <HAL_GPIO_WritePin>
		return(HAL_OK);
 8000efe:	2300      	movs	r3, #0
	}



}
 8000f00:	4618      	mov	r0, r3
 8000f02:	3708      	adds	r7, #8
 8000f04:	46bd      	mov	sp, r7
 8000f06:	bd80      	pop	{r7, pc}
 8000f08:	40020000 	.word	0x40020000
 8000f0c:	40020400 	.word	0x40020400
 8000f10:	200005f4 	.word	0x200005f4

08000f14 <OLED_FLUSH>:

/*Function to send a whole page of display data (1024 bytes)
 *
 * @param mem: Pointer to array of data
 * */
void OLED_FLUSH(uint8_t* mem){
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b084      	sub	sp, #16
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]
	for(int page=0;page<8;page++){
 8000f1c:	2300      	movs	r3, #0
 8000f1e:	60fb      	str	r3, [r7, #12]
 8000f20:	e023      	b.n	8000f6a <OLED_FLUSH+0x56>
		OLED_cmd(PAGE_ADDR+page);
 8000f22:	68fb      	ldr	r3, [r7, #12]
 8000f24:	b2db      	uxtb	r3, r3
 8000f26:	3b50      	subs	r3, #80	; 0x50
 8000f28:	b2db      	uxtb	r3, r3
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	f7ff ff7c 	bl	8000e28 <OLED_cmd>
		OLED_cmd(LOWER_COL);
 8000f30:	2002      	movs	r0, #2
 8000f32:	f7ff ff79 	bl	8000e28 <OLED_cmd>
		OLED_cmd(UPPER_COL);
 8000f36:	2010      	movs	r0, #16
 8000f38:	f7ff ff76 	bl	8000e28 <OLED_cmd>
		for(int i=0;i<128;i++){
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	60bb      	str	r3, [r7, #8]
 8000f40:	e00d      	b.n	8000f5e <OLED_FLUSH+0x4a>
			OLED_data(&mem[(page*128)+i],1);
 8000f42:	68fb      	ldr	r3, [r7, #12]
 8000f44:	01da      	lsls	r2, r3, #7
 8000f46:	68bb      	ldr	r3, [r7, #8]
 8000f48:	4413      	add	r3, r2
 8000f4a:	461a      	mov	r2, r3
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	4413      	add	r3, r2
 8000f50:	2101      	movs	r1, #1
 8000f52:	4618      	mov	r0, r3
 8000f54:	f7ff ffa2 	bl	8000e9c <OLED_data>
		for(int i=0;i<128;i++){
 8000f58:	68bb      	ldr	r3, [r7, #8]
 8000f5a:	3301      	adds	r3, #1
 8000f5c:	60bb      	str	r3, [r7, #8]
 8000f5e:	68bb      	ldr	r3, [r7, #8]
 8000f60:	2b7f      	cmp	r3, #127	; 0x7f
 8000f62:	ddee      	ble.n	8000f42 <OLED_FLUSH+0x2e>
	for(int page=0;page<8;page++){
 8000f64:	68fb      	ldr	r3, [r7, #12]
 8000f66:	3301      	adds	r3, #1
 8000f68:	60fb      	str	r3, [r7, #12]
 8000f6a:	68fb      	ldr	r3, [r7, #12]
 8000f6c:	2b07      	cmp	r3, #7
 8000f6e:	ddd8      	ble.n	8000f22 <OLED_FLUSH+0xe>
		}


	}
}
 8000f70:	bf00      	nop
 8000f72:	bf00      	nop
 8000f74:	3710      	adds	r7, #16
 8000f76:	46bd      	mov	sp, r7
 8000f78:	bd80      	pop	{r7, pc}

08000f7a <SCREEN_INIT>:
 * @param data: Array of strings that form the basis of the screen
 *
 * @param seldata: Array of data on where to place select arrow "->"
 * */

void SCREEN_INIT(Screen* screen,int datasize,int selsize,char** data,uint8_t (*dataloc)[2],uint8_t (*seldata)[2]){
 8000f7a:	b590      	push	{r4, r7, lr}
 8000f7c:	b087      	sub	sp, #28
 8000f7e:	af00      	add	r7, sp, #0
 8000f80:	60f8      	str	r0, [r7, #12]
 8000f82:	60b9      	str	r1, [r7, #8]
 8000f84:	607a      	str	r2, [r7, #4]
 8000f86:	603b      	str	r3, [r7, #0]

    screen->datsize=datasize;
 8000f88:	68fb      	ldr	r3, [r7, #12]
 8000f8a:	68ba      	ldr	r2, [r7, #8]
 8000f8c:	601a      	str	r2, [r3, #0]
    screen->selsize=selsize;
 8000f8e:	68fb      	ldr	r3, [r7, #12]
 8000f90:	687a      	ldr	r2, [r7, #4]
 8000f92:	605a      	str	r2, [r3, #4]
    screen->data=(char**)malloc((screen->datsize)*sizeof(char*));
 8000f94:	68fb      	ldr	r3, [r7, #12]
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	009b      	lsls	r3, r3, #2
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	f00c fde0 	bl	800db60 <malloc>
 8000fa0:	4603      	mov	r3, r0
 8000fa2:	461a      	mov	r2, r3
 8000fa4:	68fb      	ldr	r3, [r7, #12]
 8000fa6:	609a      	str	r2, [r3, #8]
    screen->dataloc=(uint8_t (*)[2])malloc(screen->datsize*sizeof(uint8_t*));
 8000fa8:	68fb      	ldr	r3, [r7, #12]
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	009b      	lsls	r3, r3, #2
 8000fae:	4618      	mov	r0, r3
 8000fb0:	f00c fdd6 	bl	800db60 <malloc>
 8000fb4:	4603      	mov	r3, r0
 8000fb6:	461a      	mov	r2, r3
 8000fb8:	68fb      	ldr	r3, [r7, #12]
 8000fba:	60da      	str	r2, [r3, #12]
    screen->seldata=(uint8_t (*)[2])malloc(screen->selsize*sizeof(uint8_t*));
 8000fbc:	68fb      	ldr	r3, [r7, #12]
 8000fbe:	685b      	ldr	r3, [r3, #4]
 8000fc0:	009b      	lsls	r3, r3, #2
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	f00c fdcc 	bl	800db60 <malloc>
 8000fc8:	4603      	mov	r3, r0
 8000fca:	461a      	mov	r2, r3
 8000fcc:	68fb      	ldr	r3, [r7, #12]
 8000fce:	611a      	str	r2, [r3, #16]

    for(int j=0;j<screen->datsize;j++){
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	617b      	str	r3, [r7, #20]
 8000fd4:	e024      	b.n	8001020 <SCREEN_INIT+0xa6>
        screen->data[j]=malloc((strlen(data[j])+1)*sizeof(char));
 8000fd6:	697b      	ldr	r3, [r7, #20]
 8000fd8:	009b      	lsls	r3, r3, #2
 8000fda:	683a      	ldr	r2, [r7, #0]
 8000fdc:	4413      	add	r3, r2
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	f7ff f8fd 	bl	80001e0 <strlen>
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	1c59      	adds	r1, r3, #1
 8000fea:	68fb      	ldr	r3, [r7, #12]
 8000fec:	689a      	ldr	r2, [r3, #8]
 8000fee:	697b      	ldr	r3, [r7, #20]
 8000ff0:	009b      	lsls	r3, r3, #2
 8000ff2:	18d4      	adds	r4, r2, r3
 8000ff4:	4608      	mov	r0, r1
 8000ff6:	f00c fdb3 	bl	800db60 <malloc>
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	6023      	str	r3, [r4, #0]
        strcpy(screen->data[j],data[j]);
 8000ffe:	68fb      	ldr	r3, [r7, #12]
 8001000:	689a      	ldr	r2, [r3, #8]
 8001002:	697b      	ldr	r3, [r7, #20]
 8001004:	009b      	lsls	r3, r3, #2
 8001006:	4413      	add	r3, r2
 8001008:	6818      	ldr	r0, [r3, #0]
 800100a:	697b      	ldr	r3, [r7, #20]
 800100c:	009b      	lsls	r3, r3, #2
 800100e:	683a      	ldr	r2, [r7, #0]
 8001010:	4413      	add	r3, r2
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	4619      	mov	r1, r3
 8001016:	f00c fed1 	bl	800ddbc <strcpy>
    for(int j=0;j<screen->datsize;j++){
 800101a:	697b      	ldr	r3, [r7, #20]
 800101c:	3301      	adds	r3, #1
 800101e:	617b      	str	r3, [r7, #20]
 8001020:	68fb      	ldr	r3, [r7, #12]
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	697a      	ldr	r2, [r7, #20]
 8001026:	429a      	cmp	r2, r3
 8001028:	dbd5      	blt.n	8000fd6 <SCREEN_INIT+0x5c>
    }

    memcpy(screen->dataloc,dataloc,datasize*2);
 800102a:	68fb      	ldr	r3, [r7, #12]
 800102c:	68d8      	ldr	r0, [r3, #12]
 800102e:	68bb      	ldr	r3, [r7, #8]
 8001030:	005b      	lsls	r3, r3, #1
 8001032:	461a      	mov	r2, r3
 8001034:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001036:	f00c fd9b 	bl	800db70 <memcpy>
    memcpy(screen->seldata,seldata,selsize*2);
 800103a:	68fb      	ldr	r3, [r7, #12]
 800103c:	6918      	ldr	r0, [r3, #16]
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	005b      	lsls	r3, r3, #1
 8001042:	461a      	mov	r2, r3
 8001044:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001046:	f00c fd93 	bl	800db70 <memcpy>

}
 800104a:	bf00      	nop
 800104c:	371c      	adds	r7, #28
 800104e:	46bd      	mov	sp, r7
 8001050:	bd90      	pop	{r4, r7, pc}
	...

08001054 <OLED_INIT>:

/*Function to initialise OLED display
 *
 * */

HAL_StatusTypeDef OLED_INIT(void){
 8001054:	b5b0      	push	{r4, r5, r7, lr}
 8001056:	b088      	sub	sp, #32
 8001058:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, OLED_CS, 1);
 800105a:	2201      	movs	r2, #1
 800105c:	2110      	movs	r1, #16
 800105e:	482f      	ldr	r0, [pc, #188]	; (800111c <OLED_INIT+0xc8>)
 8001060:	f001 faa4 	bl	80025ac <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, OLED_RST, 1);
 8001064:	2201      	movs	r2, #1
 8001066:	2108      	movs	r1, #8
 8001068:	482c      	ldr	r0, [pc, #176]	; (800111c <OLED_INIT+0xc8>)
 800106a:	f001 fa9f 	bl	80025ac <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, OLED_DC, 0);
 800106e:	2200      	movs	r2, #0
 8001070:	2102      	movs	r1, #2
 8001072:	482b      	ldr	r0, [pc, #172]	; (8001120 <OLED_INIT+0xcc>)
 8001074:	f001 fa9a 	bl	80025ac <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8001078:	2064      	movs	r0, #100	; 0x64
 800107a:	f000 fff5 	bl	8002068 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOA, OLED_RST, 0);
 800107e:	2200      	movs	r2, #0
 8001080:	2108      	movs	r1, #8
 8001082:	4826      	ldr	r0, [pc, #152]	; (800111c <OLED_INIT+0xc8>)
 8001084:	f001 fa92 	bl	80025ac <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8001088:	2064      	movs	r0, #100	; 0x64
 800108a:	f000 ffed 	bl	8002068 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOA, OLED_RST, 1);
 800108e:	2201      	movs	r2, #1
 8001090:	2108      	movs	r1, #8
 8001092:	4822      	ldr	r0, [pc, #136]	; (800111c <OLED_INIT+0xc8>)
 8001094:	f001 fa8a 	bl	80025ac <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8001098:	2064      	movs	r0, #100	; 0x64
 800109a:	f000 ffe5 	bl	8002068 <HAL_Delay>
	uint8_t config_data[25]={DISP_OFF , LOWER_COL , UPPER_COL , LINE_STRT , PAGE_ADDR , CNTRST_SET , CNTRST , SEG_MAP ,
 800109e:	4b21      	ldr	r3, [pc, #132]	; (8001124 <OLED_INIT+0xd0>)
 80010a0:	463c      	mov	r4, r7
 80010a2:	461d      	mov	r5, r3
 80010a4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80010a6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80010a8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80010ac:	c403      	stmia	r4!, {r0, r1}
 80010ae:	7022      	strb	r2, [r4, #0]
							DISP_NORM , MUX_SET , MUX , DCDC_SET , DCDC , CHRG_PMP , SCAN_DIR , DISP_OFFSET_SET ,
							DISP_OFFSET , OSC_SET , OSC , PRE_CHRG_SET , PRE_CHRG , COM_SET , COM , VCOM_SET, VCOM};


	for(int i=0;i<25;i++){
 80010b0:	2300      	movs	r3, #0
 80010b2:	61fb      	str	r3, [r7, #28]
 80010b4:	e00c      	b.n	80010d0 <OLED_INIT+0x7c>
		OLED_cmd(config_data[i]);
 80010b6:	463a      	mov	r2, r7
 80010b8:	69fb      	ldr	r3, [r7, #28]
 80010ba:	4413      	add	r3, r2
 80010bc:	781b      	ldrb	r3, [r3, #0]
 80010be:	4618      	mov	r0, r3
 80010c0:	f7ff feb2 	bl	8000e28 <OLED_cmd>
		HAL_Delay(1);
 80010c4:	2001      	movs	r0, #1
 80010c6:	f000 ffcf 	bl	8002068 <HAL_Delay>
	for(int i=0;i<25;i++){
 80010ca:	69fb      	ldr	r3, [r7, #28]
 80010cc:	3301      	adds	r3, #1
 80010ce:	61fb      	str	r3, [r7, #28]
 80010d0:	69fb      	ldr	r3, [r7, #28]
 80010d2:	2b18      	cmp	r3, #24
 80010d4:	ddef      	ble.n	80010b6 <OLED_INIT+0x62>
	}

	OLED_cmd(DISP_INV);
 80010d6:	20a7      	movs	r0, #167	; 0xa7
 80010d8:	f7ff fea6 	bl	8000e28 <OLED_cmd>
	OLED_FLUSH(HVE);
 80010dc:	4812      	ldr	r0, [pc, #72]	; (8001128 <OLED_INIT+0xd4>)
 80010de:	f7ff ff19 	bl	8000f14 <OLED_FLUSH>
	OLED_cmd(DISP_ON);
 80010e2:	20af      	movs	r0, #175	; 0xaf
 80010e4:	f7ff fea0 	bl	8000e28 <OLED_cmd>
	HAL_Delay(1000);
 80010e8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80010ec:	f000 ffbc 	bl	8002068 <HAL_Delay>
	OLED_cmd(DISP_OFF);
 80010f0:	20ae      	movs	r0, #174	; 0xae
 80010f2:	f7ff fe99 	bl	8000e28 <OLED_cmd>
	HAL_Delay(10);
 80010f6:	200a      	movs	r0, #10
 80010f8:	f000 ffb6 	bl	8002068 <HAL_Delay>
	OLED_cmd(DISP_NORM);
 80010fc:	20a6      	movs	r0, #166	; 0xa6
 80010fe:	f7ff fe93 	bl	8000e28 <OLED_cmd>
	HAL_Delay(10);
 8001102:	200a      	movs	r0, #10
 8001104:	f000 ffb0 	bl	8002068 <HAL_Delay>
	OLED_cmd(DISP_ON);
 8001108:	20af      	movs	r0, #175	; 0xaf
 800110a:	f7ff fe8d 	bl	8000e28 <OLED_cmd>
	OLED_Clear();
 800110e:	f7ff fe77 	bl	8000e00 <OLED_Clear>


}
 8001112:	bf00      	nop
 8001114:	4618      	mov	r0, r3
 8001116:	3720      	adds	r7, #32
 8001118:	46bd      	mov	sp, r7
 800111a:	bdb0      	pop	{r4, r5, r7, pc}
 800111c:	40020000 	.word	0x40020000
 8001120:	40020400 	.word	0x40020400
 8001124:	0800e66c 	.word	0x0800e66c
 8001128:	20000000 	.word	0x20000000

0800112c <OLED_InvChar>:
 *
 * @param character: Character to invert (Must be an ASCII character)
 *
 * @param result: Pointer to array to store the 5 inverted bytes that make up the character
 * */
void OLED_InvChar(char character,uint8_t* result){
 800112c:	b580      	push	{r7, lr}
 800112e:	b084      	sub	sp, #16
 8001130:	af00      	add	r7, sp, #0
 8001132:	4603      	mov	r3, r0
 8001134:	6039      	str	r1, [r7, #0]
 8001136:	71fb      	strb	r3, [r7, #7]
	uint8_t* temp=malloc(5);
 8001138:	2005      	movs	r0, #5
 800113a:	f00c fd11 	bl	800db60 <malloc>
 800113e:	4603      	mov	r3, r0
 8001140:	60bb      	str	r3, [r7, #8]

	for(int i=0;i<6;i++){
 8001142:	2300      	movs	r3, #0
 8001144:	60fb      	str	r3, [r7, #12]
 8001146:	e013      	b.n	8001170 <OLED_InvChar+0x44>
			temp[i]=~(ASCII[(uint8_t)character-0x20][i]);
 8001148:	79fb      	ldrb	r3, [r7, #7]
 800114a:	f1a3 0220 	sub.w	r2, r3, #32
 800114e:	490e      	ldr	r1, [pc, #56]	; (8001188 <OLED_InvChar+0x5c>)
 8001150:	4613      	mov	r3, r2
 8001152:	009b      	lsls	r3, r3, #2
 8001154:	4413      	add	r3, r2
 8001156:	18ca      	adds	r2, r1, r3
 8001158:	68fb      	ldr	r3, [r7, #12]
 800115a:	4413      	add	r3, r2
 800115c:	781a      	ldrb	r2, [r3, #0]
 800115e:	68fb      	ldr	r3, [r7, #12]
 8001160:	68b9      	ldr	r1, [r7, #8]
 8001162:	440b      	add	r3, r1
 8001164:	43d2      	mvns	r2, r2
 8001166:	b2d2      	uxtb	r2, r2
 8001168:	701a      	strb	r2, [r3, #0]
	for(int i=0;i<6;i++){
 800116a:	68fb      	ldr	r3, [r7, #12]
 800116c:	3301      	adds	r3, #1
 800116e:	60fb      	str	r3, [r7, #12]
 8001170:	68fb      	ldr	r3, [r7, #12]
 8001172:	2b05      	cmp	r3, #5
 8001174:	dde8      	ble.n	8001148 <OLED_InvChar+0x1c>
	}
	memcpy(result,temp,5);
 8001176:	2205      	movs	r2, #5
 8001178:	68b9      	ldr	r1, [r7, #8]
 800117a:	6838      	ldr	r0, [r7, #0]
 800117c:	f00c fcf8 	bl	800db70 <memcpy>
}
 8001180:	bf00      	nop
 8001182:	3710      	adds	r7, #16
 8001184:	46bd      	mov	sp, r7
 8001186:	bd80      	pop	{r7, pc}
 8001188:	0800e818 	.word	0x0800e818

0800118c <OLED_drawChar>:
 * @param character: Character to draw
 *
 * @param invert: Option to invert the character (Use INVERT to invert defined in OLED.h)
 * */

void OLED_drawChar(uint8_t page,uint8_t col, char character, uint8_t invert){
 800118c:	b590      	push	{r4, r7, lr}
 800118e:	b085      	sub	sp, #20
 8001190:	af00      	add	r7, sp, #0
 8001192:	4604      	mov	r4, r0
 8001194:	4608      	mov	r0, r1
 8001196:	4611      	mov	r1, r2
 8001198:	461a      	mov	r2, r3
 800119a:	4623      	mov	r3, r4
 800119c:	71fb      	strb	r3, [r7, #7]
 800119e:	4603      	mov	r3, r0
 80011a0:	71bb      	strb	r3, [r7, #6]
 80011a2:	460b      	mov	r3, r1
 80011a4:	717b      	strb	r3, [r7, #5]
 80011a6:	4613      	mov	r3, r2
 80011a8:	713b      	strb	r3, [r7, #4]
	OLED_cmd(PAGE_ADDR+page);
 80011aa:	79fb      	ldrb	r3, [r7, #7]
 80011ac:	3b50      	subs	r3, #80	; 0x50
 80011ae:	b2db      	uxtb	r3, r3
 80011b0:	4618      	mov	r0, r3
 80011b2:	f7ff fe39 	bl	8000e28 <OLED_cmd>
	OLED_cmd(col&0x0F);
 80011b6:	79bb      	ldrb	r3, [r7, #6]
 80011b8:	f003 030f 	and.w	r3, r3, #15
 80011bc:	b2db      	uxtb	r3, r3
 80011be:	4618      	mov	r0, r3
 80011c0:	f7ff fe32 	bl	8000e28 <OLED_cmd>
	OLED_cmd(0x10|(col>>4));
 80011c4:	79bb      	ldrb	r3, [r7, #6]
 80011c6:	091b      	lsrs	r3, r3, #4
 80011c8:	b2db      	uxtb	r3, r3
 80011ca:	f043 0310 	orr.w	r3, r3, #16
 80011ce:	b2db      	uxtb	r3, r3
 80011d0:	4618      	mov	r0, r3
 80011d2:	f7ff fe29 	bl	8000e28 <OLED_cmd>
	uint8_t* data=malloc(6);
 80011d6:	2006      	movs	r0, #6
 80011d8:	f00c fcc2 	bl	800db60 <malloc>
 80011dc:	4603      	mov	r3, r0
 80011de:	60fb      	str	r3, [r7, #12]
	if(invert==NORMAL){
 80011e0:	793b      	ldrb	r3, [r7, #4]
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d10d      	bne.n	8001202 <OLED_drawChar+0x76>
		memcpy(data,ASCII[(uint8_t)character-0x20],5);
 80011e6:	797b      	ldrb	r3, [r7, #5]
 80011e8:	f1a3 0220 	sub.w	r2, r3, #32
 80011ec:	4613      	mov	r3, r2
 80011ee:	009b      	lsls	r3, r3, #2
 80011f0:	4413      	add	r3, r2
 80011f2:	4a0c      	ldr	r2, [pc, #48]	; (8001224 <OLED_drawChar+0x98>)
 80011f4:	4413      	add	r3, r2
 80011f6:	2205      	movs	r2, #5
 80011f8:	4619      	mov	r1, r3
 80011fa:	68f8      	ldr	r0, [r7, #12]
 80011fc:	f00c fcb8 	bl	800db70 <memcpy>
 8001200:	e004      	b.n	800120c <OLED_drawChar+0x80>
	}
	else{
		OLED_InvChar(character,data);
 8001202:	797b      	ldrb	r3, [r7, #5]
 8001204:	68f9      	ldr	r1, [r7, #12]
 8001206:	4618      	mov	r0, r3
 8001208:	f7ff ff90 	bl	800112c <OLED_InvChar>
	}

	*(data+5)=0x00;
 800120c:	68fb      	ldr	r3, [r7, #12]
 800120e:	3305      	adds	r3, #5
 8001210:	2200      	movs	r2, #0
 8001212:	701a      	strb	r2, [r3, #0]
	OLED_data(data, 6);
 8001214:	2106      	movs	r1, #6
 8001216:	68f8      	ldr	r0, [r7, #12]
 8001218:	f7ff fe40 	bl	8000e9c <OLED_data>

	}
 800121c:	bf00      	nop
 800121e:	3714      	adds	r7, #20
 8001220:	46bd      	mov	sp, r7
 8001222:	bd90      	pop	{r4, r7, pc}
 8001224:	0800e818 	.word	0x0800e818

08001228 <OLED_Printlin>:
 * @param string: String to print (MUST BE LESS THAN 21)
 *
 * @param invert: Option to invert the entire string
 * */

void OLED_Printlin(uint8_t page,uint8_t col,char* string,uint8_t invert){
 8001228:	b580      	push	{r7, lr}
 800122a:	b084      	sub	sp, #16
 800122c:	af00      	add	r7, sp, #0
 800122e:	603a      	str	r2, [r7, #0]
 8001230:	461a      	mov	r2, r3
 8001232:	4603      	mov	r3, r0
 8001234:	71fb      	strb	r3, [r7, #7]
 8001236:	460b      	mov	r3, r1
 8001238:	71bb      	strb	r3, [r7, #6]
 800123a:	4613      	mov	r3, r2
 800123c:	717b      	strb	r3, [r7, #5]
	for(int i=0;i<strlen(string);i++){
 800123e:	2300      	movs	r3, #0
 8001240:	60fb      	str	r3, [r7, #12]
 8001242:	e014      	b.n	800126e <OLED_Printlin+0x46>

			OLED_drawChar(page, col+(i*6), string[i],invert);
 8001244:	68fb      	ldr	r3, [r7, #12]
 8001246:	b2db      	uxtb	r3, r3
 8001248:	461a      	mov	r2, r3
 800124a:	0052      	lsls	r2, r2, #1
 800124c:	4413      	add	r3, r2
 800124e:	005b      	lsls	r3, r3, #1
 8001250:	b2da      	uxtb	r2, r3
 8001252:	79bb      	ldrb	r3, [r7, #6]
 8001254:	4413      	add	r3, r2
 8001256:	b2d9      	uxtb	r1, r3
 8001258:	68fb      	ldr	r3, [r7, #12]
 800125a:	683a      	ldr	r2, [r7, #0]
 800125c:	4413      	add	r3, r2
 800125e:	781a      	ldrb	r2, [r3, #0]
 8001260:	797b      	ldrb	r3, [r7, #5]
 8001262:	79f8      	ldrb	r0, [r7, #7]
 8001264:	f7ff ff92 	bl	800118c <OLED_drawChar>
	for(int i=0;i<strlen(string);i++){
 8001268:	68fb      	ldr	r3, [r7, #12]
 800126a:	3301      	adds	r3, #1
 800126c:	60fb      	str	r3, [r7, #12]
 800126e:	6838      	ldr	r0, [r7, #0]
 8001270:	f7fe ffb6 	bl	80001e0 <strlen>
 8001274:	4602      	mov	r2, r0
 8001276:	68fb      	ldr	r3, [r7, #12]
 8001278:	429a      	cmp	r2, r3
 800127a:	d8e3      	bhi.n	8001244 <OLED_Printlin+0x1c>


	}
}
 800127c:	bf00      	nop
 800127e:	bf00      	nop
 8001280:	3710      	adds	r7, #16
 8001282:	46bd      	mov	sp, r7
 8001284:	bd80      	pop	{r7, pc}

08001286 <OLED_PrintCent>:
 * @param string: String to print
 *
 * @param invert: Option to invert text
 * */

void OLED_PrintCent(uint8_t page, char* string, uint8_t invert){
 8001286:	b580      	push	{r7, lr}
 8001288:	b084      	sub	sp, #16
 800128a:	af00      	add	r7, sp, #0
 800128c:	4603      	mov	r3, r0
 800128e:	6039      	str	r1, [r7, #0]
 8001290:	71fb      	strb	r3, [r7, #7]
 8001292:	4613      	mov	r3, r2
 8001294:	71bb      	strb	r3, [r7, #6]
	int len=strlen(string);
 8001296:	6838      	ldr	r0, [r7, #0]
 8001298:	f7fe ffa2 	bl	80001e0 <strlen>
 800129c:	4603      	mov	r3, r0
 800129e:	60fb      	str	r3, [r7, #12]

	int start_col=(MID_COL)-((len/2)*6);
 80012a0:	68fb      	ldr	r3, [r7, #12]
 80012a2:	0fda      	lsrs	r2, r3, #31
 80012a4:	4413      	add	r3, r2
 80012a6:	105b      	asrs	r3, r3, #1
 80012a8:	425b      	negs	r3, r3
 80012aa:	461a      	mov	r2, r3
 80012ac:	4613      	mov	r3, r2
 80012ae:	005b      	lsls	r3, r3, #1
 80012b0:	4413      	add	r3, r2
 80012b2:	005b      	lsls	r3, r3, #1
 80012b4:	3340      	adds	r3, #64	; 0x40
 80012b6:	60bb      	str	r3, [r7, #8]

	OLED_Printlin(page, start_col, string, invert);
 80012b8:	68bb      	ldr	r3, [r7, #8]
 80012ba:	b2d9      	uxtb	r1, r3
 80012bc:	79bb      	ldrb	r3, [r7, #6]
 80012be:	79f8      	ldrb	r0, [r7, #7]
 80012c0:	683a      	ldr	r2, [r7, #0]
 80012c2:	f7ff ffb1 	bl	8001228 <OLED_Printlin>
}
 80012c6:	bf00      	nop
 80012c8:	3710      	adds	r7, #16
 80012ca:	46bd      	mov	sp, r7
 80012cc:	bd80      	pop	{r7, pc}

080012ce <OLED_SCREEN>:
 * @param screen: Screen to display
 *
 * @param invert: Option to invert entire screen
 * */

void OLED_SCREEN(Screen* screen,uint8_t invert){
 80012ce:	b580      	push	{r7, lr}
 80012d0:	b084      	sub	sp, #16
 80012d2:	af00      	add	r7, sp, #0
 80012d4:	6078      	str	r0, [r7, #4]
 80012d6:	460b      	mov	r3, r1
 80012d8:	70fb      	strb	r3, [r7, #3]
	OLED_Clear();
 80012da:	f7ff fd91 	bl	8000e00 <OLED_Clear>
	OLED_PrintCent(0, screen->data[0], invert);
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	689b      	ldr	r3, [r3, #8]
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	78fa      	ldrb	r2, [r7, #3]
 80012e6:	4619      	mov	r1, r3
 80012e8:	2000      	movs	r0, #0
 80012ea:	f7ff ffcc 	bl	8001286 <OLED_PrintCent>

	for(int i=0;i<screen->datsize-1;i++){
 80012ee:	2300      	movs	r3, #0
 80012f0:	60fb      	str	r3, [r7, #12]
 80012f2:	e01a      	b.n	800132a <OLED_SCREEN+0x5c>
		OLED_Printlin(screen->dataloc[i+1][0], screen->dataloc[i+1][1], screen->data[i+1], invert);
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	68da      	ldr	r2, [r3, #12]
 80012f8:	68fb      	ldr	r3, [r7, #12]
 80012fa:	3301      	adds	r3, #1
 80012fc:	005b      	lsls	r3, r3, #1
 80012fe:	4413      	add	r3, r2
 8001300:	7818      	ldrb	r0, [r3, #0]
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	68da      	ldr	r2, [r3, #12]
 8001306:	68fb      	ldr	r3, [r7, #12]
 8001308:	3301      	adds	r3, #1
 800130a:	005b      	lsls	r3, r3, #1
 800130c:	4413      	add	r3, r2
 800130e:	7859      	ldrb	r1, [r3, #1]
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	689a      	ldr	r2, [r3, #8]
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	3301      	adds	r3, #1
 8001318:	009b      	lsls	r3, r3, #2
 800131a:	4413      	add	r3, r2
 800131c:	681a      	ldr	r2, [r3, #0]
 800131e:	78fb      	ldrb	r3, [r7, #3]
 8001320:	f7ff ff82 	bl	8001228 <OLED_Printlin>
	for(int i=0;i<screen->datsize-1;i++){
 8001324:	68fb      	ldr	r3, [r7, #12]
 8001326:	3301      	adds	r3, #1
 8001328:	60fb      	str	r3, [r7, #12]
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	3b01      	subs	r3, #1
 8001330:	68fa      	ldr	r2, [r7, #12]
 8001332:	429a      	cmp	r2, r3
 8001334:	dbde      	blt.n	80012f4 <OLED_SCREEN+0x26>
	}
}
 8001336:	bf00      	nop
 8001338:	bf00      	nop
 800133a:	3710      	adds	r7, #16
 800133c:	46bd      	mov	sp, r7
 800133e:	bd80      	pop	{r7, pc}

08001340 <BUZZ>:
	CDC_Transmit_FS(rec, 3);
	HAL_Delay(1);
	CDC_Transmit_FS(&lev, 1);
}

void BUZZ(void){
 8001340:	b580      	push	{r7, lr}
 8001342:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8001344:	2108      	movs	r1, #8
 8001346:	4806      	ldr	r0, [pc, #24]	; (8001360 <BUZZ+0x20>)
 8001348:	f004 fc58 	bl	8005bfc <HAL_TIM_PWM_Start>
	HAL_Delay(1000);
 800134c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001350:	f000 fe8a 	bl	8002068 <HAL_Delay>
	HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_3);
 8001354:	2108      	movs	r1, #8
 8001356:	4802      	ldr	r0, [pc, #8]	; (8001360 <BUZZ+0x20>)
 8001358:	f004 fd00 	bl	8005d5c <HAL_TIM_PWM_Stop>
}
 800135c:	bf00      	nop
 800135e:	bd80      	pop	{r7, pc}
 8001360:	200006a4 	.word	0x200006a4

08001364 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001368:	f000 fe3c 	bl	8001fe4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800136c:	f000 f864 	bl	8001438 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001370:	f000 fa2c 	bl	80017cc <MX_GPIO_Init>
  MX_I2C1_Init();
 8001374:	f000 f8ca 	bl	800150c <MX_I2C1_Init>
  MX_SPI1_Init();
 8001378:	f000 f8f6 	bl	8001568 <MX_SPI1_Init>
  MX_SPI2_Init();
 800137c:	f000 f92c 	bl	80015d8 <MX_SPI2_Init>
  MX_TIM2_Init();
 8001380:	f000 f960 	bl	8001644 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001384:	f000 f9d4 	bl	8001730 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001388:	f008 ffae 	bl	800a2e8 <osKernelInitialize>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of DisplayData */
  DisplayDataHandle = osMessageQueueNew (1, sizeof(Screen), &DisplayData_attributes);
 800138c:	4a19      	ldr	r2, [pc, #100]	; (80013f4 <main+0x90>)
 800138e:	2114      	movs	r1, #20
 8001390:	2001      	movs	r0, #1
 8001392:	f009 f8a1 	bl	800a4d8 <osMessageQueueNew>
 8001396:	4603      	mov	r3, r0
 8001398:	4a17      	ldr	r2, [pc, #92]	; (80013f8 <main+0x94>)
 800139a:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of PERIPHINIT */
  PERIPHINITHandle = osThreadNew(Start_Init, NULL, &PERIPHINIT_attributes);
 800139c:	4a17      	ldr	r2, [pc, #92]	; (80013fc <main+0x98>)
 800139e:	2100      	movs	r1, #0
 80013a0:	4817      	ldr	r0, [pc, #92]	; (8001400 <main+0x9c>)
 80013a2:	f008 ffeb 	bl	800a37c <osThreadNew>
 80013a6:	4603      	mov	r3, r0
 80013a8:	4a16      	ldr	r2, [pc, #88]	; (8001404 <main+0xa0>)
 80013aa:	6013      	str	r3, [r2, #0]

  /* creation of ReadCard */
  ReadCardHandle = osThreadNew(StartReadCard, NULL, &ReadCard_attributes);
 80013ac:	4a16      	ldr	r2, [pc, #88]	; (8001408 <main+0xa4>)
 80013ae:	2100      	movs	r1, #0
 80013b0:	4816      	ldr	r0, [pc, #88]	; (800140c <main+0xa8>)
 80013b2:	f008 ffe3 	bl	800a37c <osThreadNew>
 80013b6:	4603      	mov	r3, r0
 80013b8:	4a15      	ldr	r2, [pc, #84]	; (8001410 <main+0xac>)
 80013ba:	6013      	str	r3, [r2, #0]

  /* creation of WriteCard */
  WriteCardHandle = osThreadNew(StartWriteCard, NULL, &WriteCard_attributes);
 80013bc:	4a15      	ldr	r2, [pc, #84]	; (8001414 <main+0xb0>)
 80013be:	2100      	movs	r1, #0
 80013c0:	4815      	ldr	r0, [pc, #84]	; (8001418 <main+0xb4>)
 80013c2:	f008 ffdb 	bl	800a37c <osThreadNew>
 80013c6:	4603      	mov	r3, r0
 80013c8:	4a14      	ldr	r2, [pc, #80]	; (800141c <main+0xb8>)
 80013ca:	6013      	str	r3, [r2, #0]

  /* creation of Home */
  HomeHandle = osThreadNew(StartHome, NULL, &Home_attributes);
 80013cc:	4a14      	ldr	r2, [pc, #80]	; (8001420 <main+0xbc>)
 80013ce:	2100      	movs	r1, #0
 80013d0:	4814      	ldr	r0, [pc, #80]	; (8001424 <main+0xc0>)
 80013d2:	f008 ffd3 	bl	800a37c <osThreadNew>
 80013d6:	4603      	mov	r3, r0
 80013d8:	4a13      	ldr	r2, [pc, #76]	; (8001428 <main+0xc4>)
 80013da:	6013      	str	r3, [r2, #0]

  /* creation of UpdateDisplay */
  UpdateDisplayHandle = osThreadNew(StartUpdateDisplay, NULL, &UpdateDisplay_attributes);
 80013dc:	4a13      	ldr	r2, [pc, #76]	; (800142c <main+0xc8>)
 80013de:	2100      	movs	r1, #0
 80013e0:	4813      	ldr	r0, [pc, #76]	; (8001430 <main+0xcc>)
 80013e2:	f008 ffcb 	bl	800a37c <osThreadNew>
 80013e6:	4603      	mov	r3, r0
 80013e8:	4a12      	ldr	r2, [pc, #72]	; (8001434 <main+0xd0>)
 80013ea:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80013ec:	f008 ffa0 	bl	800a330 <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80013f0:	e7fe      	b.n	80013f0 <main+0x8c>
 80013f2:	bf00      	nop
 80013f4:	0800eac8 	.word	0x0800eac8
 80013f8:	20000748 	.word	0x20000748
 80013fc:	0800ea14 	.word	0x0800ea14
 8001400:	080018b5 	.word	0x080018b5
 8001404:	20000734 	.word	0x20000734
 8001408:	0800ea38 	.word	0x0800ea38
 800140c:	08001959 	.word	0x08001959
 8001410:	20000738 	.word	0x20000738
 8001414:	0800ea5c 	.word	0x0800ea5c
 8001418:	08001a19 	.word	0x08001a19
 800141c:	2000073c 	.word	0x2000073c
 8001420:	0800ea80 	.word	0x0800ea80
 8001424:	08001a29 	.word	0x08001a29
 8001428:	20000740 	.word	0x20000740
 800142c:	0800eaa4 	.word	0x0800eaa4
 8001430:	08001a95 	.word	0x08001a95
 8001434:	20000744 	.word	0x20000744

08001438 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	b094      	sub	sp, #80	; 0x50
 800143c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800143e:	f107 0320 	add.w	r3, r7, #32
 8001442:	2230      	movs	r2, #48	; 0x30
 8001444:	2100      	movs	r1, #0
 8001446:	4618      	mov	r0, r3
 8001448:	f00c fba0 	bl	800db8c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800144c:	f107 030c 	add.w	r3, r7, #12
 8001450:	2200      	movs	r2, #0
 8001452:	601a      	str	r2, [r3, #0]
 8001454:	605a      	str	r2, [r3, #4]
 8001456:	609a      	str	r2, [r3, #8]
 8001458:	60da      	str	r2, [r3, #12]
 800145a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800145c:	2300      	movs	r3, #0
 800145e:	60bb      	str	r3, [r7, #8]
 8001460:	4b28      	ldr	r3, [pc, #160]	; (8001504 <SystemClock_Config+0xcc>)
 8001462:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001464:	4a27      	ldr	r2, [pc, #156]	; (8001504 <SystemClock_Config+0xcc>)
 8001466:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800146a:	6413      	str	r3, [r2, #64]	; 0x40
 800146c:	4b25      	ldr	r3, [pc, #148]	; (8001504 <SystemClock_Config+0xcc>)
 800146e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001470:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001474:	60bb      	str	r3, [r7, #8]
 8001476:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001478:	2300      	movs	r3, #0
 800147a:	607b      	str	r3, [r7, #4]
 800147c:	4b22      	ldr	r3, [pc, #136]	; (8001508 <SystemClock_Config+0xd0>)
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001484:	4a20      	ldr	r2, [pc, #128]	; (8001508 <SystemClock_Config+0xd0>)
 8001486:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800148a:	6013      	str	r3, [r2, #0]
 800148c:	4b1e      	ldr	r3, [pc, #120]	; (8001508 <SystemClock_Config+0xd0>)
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001494:	607b      	str	r3, [r7, #4]
 8001496:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001498:	2301      	movs	r3, #1
 800149a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800149c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80014a0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80014a2:	2302      	movs	r3, #2
 80014a4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80014a6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80014aa:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80014ac:	2308      	movs	r3, #8
 80014ae:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80014b0:	23a8      	movs	r3, #168	; 0xa8
 80014b2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80014b4:	2304      	movs	r3, #4
 80014b6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80014b8:	2307      	movs	r3, #7
 80014ba:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014bc:	f107 0320 	add.w	r3, r7, #32
 80014c0:	4618      	mov	r0, r3
 80014c2:	f003 fac9 	bl	8004a58 <HAL_RCC_OscConfig>
 80014c6:	4603      	mov	r3, r0
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d001      	beq.n	80014d0 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80014cc:	f000 fb0c 	bl	8001ae8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014d0:	230f      	movs	r3, #15
 80014d2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80014d4:	2302      	movs	r3, #2
 80014d6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014d8:	2300      	movs	r3, #0
 80014da:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80014dc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80014e0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80014e2:	2300      	movs	r3, #0
 80014e4:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80014e6:	f107 030c 	add.w	r3, r7, #12
 80014ea:	2102      	movs	r1, #2
 80014ec:	4618      	mov	r0, r3
 80014ee:	f003 fd2b 	bl	8004f48 <HAL_RCC_ClockConfig>
 80014f2:	4603      	mov	r3, r0
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d001      	beq.n	80014fc <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80014f8:	f000 faf6 	bl	8001ae8 <Error_Handler>
  }
}
 80014fc:	bf00      	nop
 80014fe:	3750      	adds	r7, #80	; 0x50
 8001500:	46bd      	mov	sp, r7
 8001502:	bd80      	pop	{r7, pc}
 8001504:	40023800 	.word	0x40023800
 8001508:	40007000 	.word	0x40007000

0800150c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001510:	4b12      	ldr	r3, [pc, #72]	; (800155c <MX_I2C1_Init+0x50>)
 8001512:	4a13      	ldr	r2, [pc, #76]	; (8001560 <MX_I2C1_Init+0x54>)
 8001514:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001516:	4b11      	ldr	r3, [pc, #68]	; (800155c <MX_I2C1_Init+0x50>)
 8001518:	4a12      	ldr	r2, [pc, #72]	; (8001564 <MX_I2C1_Init+0x58>)
 800151a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800151c:	4b0f      	ldr	r3, [pc, #60]	; (800155c <MX_I2C1_Init+0x50>)
 800151e:	2200      	movs	r2, #0
 8001520:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001522:	4b0e      	ldr	r3, [pc, #56]	; (800155c <MX_I2C1_Init+0x50>)
 8001524:	2200      	movs	r2, #0
 8001526:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001528:	4b0c      	ldr	r3, [pc, #48]	; (800155c <MX_I2C1_Init+0x50>)
 800152a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800152e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001530:	4b0a      	ldr	r3, [pc, #40]	; (800155c <MX_I2C1_Init+0x50>)
 8001532:	2200      	movs	r2, #0
 8001534:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001536:	4b09      	ldr	r3, [pc, #36]	; (800155c <MX_I2C1_Init+0x50>)
 8001538:	2200      	movs	r2, #0
 800153a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800153c:	4b07      	ldr	r3, [pc, #28]	; (800155c <MX_I2C1_Init+0x50>)
 800153e:	2200      	movs	r2, #0
 8001540:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001542:	4b06      	ldr	r3, [pc, #24]	; (800155c <MX_I2C1_Init+0x50>)
 8001544:	2200      	movs	r2, #0
 8001546:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001548:	4804      	ldr	r0, [pc, #16]	; (800155c <MX_I2C1_Init+0x50>)
 800154a:	f001 f849 	bl	80025e0 <HAL_I2C_Init>
 800154e:	4603      	mov	r3, r0
 8001550:	2b00      	cmp	r3, #0
 8001552:	d001      	beq.n	8001558 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001554:	f000 fac8 	bl	8001ae8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001558:	bf00      	nop
 800155a:	bd80      	pop	{r7, pc}
 800155c:	200005a0 	.word	0x200005a0
 8001560:	40005400 	.word	0x40005400
 8001564:	000186a0 	.word	0x000186a0

08001568 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800156c:	4b18      	ldr	r3, [pc, #96]	; (80015d0 <MX_SPI1_Init+0x68>)
 800156e:	4a19      	ldr	r2, [pc, #100]	; (80015d4 <MX_SPI1_Init+0x6c>)
 8001570:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001572:	4b17      	ldr	r3, [pc, #92]	; (80015d0 <MX_SPI1_Init+0x68>)
 8001574:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001578:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 800157a:	4b15      	ldr	r3, [pc, #84]	; (80015d0 <MX_SPI1_Init+0x68>)
 800157c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001580:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001582:	4b13      	ldr	r3, [pc, #76]	; (80015d0 <MX_SPI1_Init+0x68>)
 8001584:	2200      	movs	r2, #0
 8001586:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001588:	4b11      	ldr	r3, [pc, #68]	; (80015d0 <MX_SPI1_Init+0x68>)
 800158a:	2200      	movs	r2, #0
 800158c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800158e:	4b10      	ldr	r3, [pc, #64]	; (80015d0 <MX_SPI1_Init+0x68>)
 8001590:	2200      	movs	r2, #0
 8001592:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001594:	4b0e      	ldr	r3, [pc, #56]	; (80015d0 <MX_SPI1_Init+0x68>)
 8001596:	f44f 7200 	mov.w	r2, #512	; 0x200
 800159a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800159c:	4b0c      	ldr	r3, [pc, #48]	; (80015d0 <MX_SPI1_Init+0x68>)
 800159e:	2218      	movs	r2, #24
 80015a0:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80015a2:	4b0b      	ldr	r3, [pc, #44]	; (80015d0 <MX_SPI1_Init+0x68>)
 80015a4:	2200      	movs	r2, #0
 80015a6:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80015a8:	4b09      	ldr	r3, [pc, #36]	; (80015d0 <MX_SPI1_Init+0x68>)
 80015aa:	2200      	movs	r2, #0
 80015ac:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80015ae:	4b08      	ldr	r3, [pc, #32]	; (80015d0 <MX_SPI1_Init+0x68>)
 80015b0:	2200      	movs	r2, #0
 80015b2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80015b4:	4b06      	ldr	r3, [pc, #24]	; (80015d0 <MX_SPI1_Init+0x68>)
 80015b6:	220a      	movs	r2, #10
 80015b8:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80015ba:	4805      	ldr	r0, [pc, #20]	; (80015d0 <MX_SPI1_Init+0x68>)
 80015bc:	f003 ff00 	bl	80053c0 <HAL_SPI_Init>
 80015c0:	4603      	mov	r3, r0
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d001      	beq.n	80015ca <MX_SPI1_Init+0x62>
  {
    Error_Handler();
 80015c6:	f000 fa8f 	bl	8001ae8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80015ca:	bf00      	nop
 80015cc:	bd80      	pop	{r7, pc}
 80015ce:	bf00      	nop
 80015d0:	200005f4 	.word	0x200005f4
 80015d4:	40013000 	.word	0x40013000

080015d8 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80015dc:	4b17      	ldr	r3, [pc, #92]	; (800163c <MX_SPI2_Init+0x64>)
 80015de:	4a18      	ldr	r2, [pc, #96]	; (8001640 <MX_SPI2_Init+0x68>)
 80015e0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80015e2:	4b16      	ldr	r3, [pc, #88]	; (800163c <MX_SPI2_Init+0x64>)
 80015e4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80015e8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80015ea:	4b14      	ldr	r3, [pc, #80]	; (800163c <MX_SPI2_Init+0x64>)
 80015ec:	2200      	movs	r2, #0
 80015ee:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80015f0:	4b12      	ldr	r3, [pc, #72]	; (800163c <MX_SPI2_Init+0x64>)
 80015f2:	2200      	movs	r2, #0
 80015f4:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80015f6:	4b11      	ldr	r3, [pc, #68]	; (800163c <MX_SPI2_Init+0x64>)
 80015f8:	2200      	movs	r2, #0
 80015fa:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80015fc:	4b0f      	ldr	r3, [pc, #60]	; (800163c <MX_SPI2_Init+0x64>)
 80015fe:	2200      	movs	r2, #0
 8001600:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001602:	4b0e      	ldr	r3, [pc, #56]	; (800163c <MX_SPI2_Init+0x64>)
 8001604:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001608:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800160a:	4b0c      	ldr	r3, [pc, #48]	; (800163c <MX_SPI2_Init+0x64>)
 800160c:	2200      	movs	r2, #0
 800160e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001610:	4b0a      	ldr	r3, [pc, #40]	; (800163c <MX_SPI2_Init+0x64>)
 8001612:	2200      	movs	r2, #0
 8001614:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001616:	4b09      	ldr	r3, [pc, #36]	; (800163c <MX_SPI2_Init+0x64>)
 8001618:	2200      	movs	r2, #0
 800161a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800161c:	4b07      	ldr	r3, [pc, #28]	; (800163c <MX_SPI2_Init+0x64>)
 800161e:	2200      	movs	r2, #0
 8001620:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001622:	4b06      	ldr	r3, [pc, #24]	; (800163c <MX_SPI2_Init+0x64>)
 8001624:	220a      	movs	r2, #10
 8001626:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001628:	4804      	ldr	r0, [pc, #16]	; (800163c <MX_SPI2_Init+0x64>)
 800162a:	f003 fec9 	bl	80053c0 <HAL_SPI_Init>
 800162e:	4603      	mov	r3, r0
 8001630:	2b00      	cmp	r3, #0
 8001632:	d001      	beq.n	8001638 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001634:	f000 fa58 	bl	8001ae8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001638:	bf00      	nop
 800163a:	bd80      	pop	{r7, pc}
 800163c:	2000064c 	.word	0x2000064c
 8001640:	40003800 	.word	0x40003800

08001644 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b08e      	sub	sp, #56	; 0x38
 8001648:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800164a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800164e:	2200      	movs	r2, #0
 8001650:	601a      	str	r2, [r3, #0]
 8001652:	605a      	str	r2, [r3, #4]
 8001654:	609a      	str	r2, [r3, #8]
 8001656:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001658:	f107 0320 	add.w	r3, r7, #32
 800165c:	2200      	movs	r2, #0
 800165e:	601a      	str	r2, [r3, #0]
 8001660:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001662:	1d3b      	adds	r3, r7, #4
 8001664:	2200      	movs	r2, #0
 8001666:	601a      	str	r2, [r3, #0]
 8001668:	605a      	str	r2, [r3, #4]
 800166a:	609a      	str	r2, [r3, #8]
 800166c:	60da      	str	r2, [r3, #12]
 800166e:	611a      	str	r2, [r3, #16]
 8001670:	615a      	str	r2, [r3, #20]
 8001672:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001674:	4b2d      	ldr	r3, [pc, #180]	; (800172c <MX_TIM2_Init+0xe8>)
 8001676:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800167a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 420-1;
 800167c:	4b2b      	ldr	r3, [pc, #172]	; (800172c <MX_TIM2_Init+0xe8>)
 800167e:	f240 12a3 	movw	r2, #419	; 0x1a3
 8001682:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001684:	4b29      	ldr	r3, [pc, #164]	; (800172c <MX_TIM2_Init+0xe8>)
 8001686:	2200      	movs	r2, #0
 8001688:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 50-1;
 800168a:	4b28      	ldr	r3, [pc, #160]	; (800172c <MX_TIM2_Init+0xe8>)
 800168c:	2231      	movs	r2, #49	; 0x31
 800168e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001690:	4b26      	ldr	r3, [pc, #152]	; (800172c <MX_TIM2_Init+0xe8>)
 8001692:	2200      	movs	r2, #0
 8001694:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001696:	4b25      	ldr	r3, [pc, #148]	; (800172c <MX_TIM2_Init+0xe8>)
 8001698:	2200      	movs	r2, #0
 800169a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800169c:	4823      	ldr	r0, [pc, #140]	; (800172c <MX_TIM2_Init+0xe8>)
 800169e:	f004 f91f 	bl	80058e0 <HAL_TIM_Base_Init>
 80016a2:	4603      	mov	r3, r0
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d001      	beq.n	80016ac <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 80016a8:	f000 fa1e 	bl	8001ae8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80016ac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80016b0:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80016b2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80016b6:	4619      	mov	r1, r3
 80016b8:	481c      	ldr	r0, [pc, #112]	; (800172c <MX_TIM2_Init+0xe8>)
 80016ba:	f004 fd7d 	bl	80061b8 <HAL_TIM_ConfigClockSource>
 80016be:	4603      	mov	r3, r0
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d001      	beq.n	80016c8 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 80016c4:	f000 fa10 	bl	8001ae8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80016c8:	4818      	ldr	r0, [pc, #96]	; (800172c <MX_TIM2_Init+0xe8>)
 80016ca:	f004 fa3d 	bl	8005b48 <HAL_TIM_PWM_Init>
 80016ce:	4603      	mov	r3, r0
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d001      	beq.n	80016d8 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 80016d4:	f000 fa08 	bl	8001ae8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016d8:	2300      	movs	r3, #0
 80016da:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016dc:	2300      	movs	r3, #0
 80016de:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80016e0:	f107 0320 	add.w	r3, r7, #32
 80016e4:	4619      	mov	r1, r3
 80016e6:	4811      	ldr	r0, [pc, #68]	; (800172c <MX_TIM2_Init+0xe8>)
 80016e8:	f005 f922 	bl	8006930 <HAL_TIMEx_MasterConfigSynchronization>
 80016ec:	4603      	mov	r3, r0
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d001      	beq.n	80016f6 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 80016f2:	f000 f9f9 	bl	8001ae8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80016f6:	2360      	movs	r3, #96	; 0x60
 80016f8:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 25-1;
 80016fa:	2318      	movs	r3, #24
 80016fc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80016fe:	2300      	movs	r3, #0
 8001700:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001702:	2300      	movs	r3, #0
 8001704:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001706:	1d3b      	adds	r3, r7, #4
 8001708:	2208      	movs	r2, #8
 800170a:	4619      	mov	r1, r3
 800170c:	4807      	ldr	r0, [pc, #28]	; (800172c <MX_TIM2_Init+0xe8>)
 800170e:	f004 fc91 	bl	8006034 <HAL_TIM_PWM_ConfigChannel>
 8001712:	4603      	mov	r3, r0
 8001714:	2b00      	cmp	r3, #0
 8001716:	d001      	beq.n	800171c <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8001718:	f000 f9e6 	bl	8001ae8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800171c:	4803      	ldr	r0, [pc, #12]	; (800172c <MX_TIM2_Init+0xe8>)
 800171e:	f000 fb11 	bl	8001d44 <HAL_TIM_MspPostInit>

}
 8001722:	bf00      	nop
 8001724:	3738      	adds	r7, #56	; 0x38
 8001726:	46bd      	mov	sp, r7
 8001728:	bd80      	pop	{r7, pc}
 800172a:	bf00      	nop
 800172c:	200006a4 	.word	0x200006a4

08001730 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	b086      	sub	sp, #24
 8001734:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001736:	f107 0308 	add.w	r3, r7, #8
 800173a:	2200      	movs	r2, #0
 800173c:	601a      	str	r2, [r3, #0]
 800173e:	605a      	str	r2, [r3, #4]
 8001740:	609a      	str	r2, [r3, #8]
 8001742:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001744:	463b      	mov	r3, r7
 8001746:	2200      	movs	r2, #0
 8001748:	601a      	str	r2, [r3, #0]
 800174a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800174c:	4b1d      	ldr	r3, [pc, #116]	; (80017c4 <MX_TIM3_Init+0x94>)
 800174e:	4a1e      	ldr	r2, [pc, #120]	; (80017c8 <MX_TIM3_Init+0x98>)
 8001750:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 42000-1;
 8001752:	4b1c      	ldr	r3, [pc, #112]	; (80017c4 <MX_TIM3_Init+0x94>)
 8001754:	f24a 420f 	movw	r2, #41999	; 0xa40f
 8001758:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800175a:	4b1a      	ldr	r3, [pc, #104]	; (80017c4 <MX_TIM3_Init+0x94>)
 800175c:	2200      	movs	r2, #0
 800175e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 8001760:	4b18      	ldr	r3, [pc, #96]	; (80017c4 <MX_TIM3_Init+0x94>)
 8001762:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001766:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001768:	4b16      	ldr	r3, [pc, #88]	; (80017c4 <MX_TIM3_Init+0x94>)
 800176a:	2200      	movs	r2, #0
 800176c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800176e:	4b15      	ldr	r3, [pc, #84]	; (80017c4 <MX_TIM3_Init+0x94>)
 8001770:	2200      	movs	r2, #0
 8001772:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001774:	4813      	ldr	r0, [pc, #76]	; (80017c4 <MX_TIM3_Init+0x94>)
 8001776:	f004 f8b3 	bl	80058e0 <HAL_TIM_Base_Init>
 800177a:	4603      	mov	r3, r0
 800177c:	2b00      	cmp	r3, #0
 800177e:	d001      	beq.n	8001784 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8001780:	f000 f9b2 	bl	8001ae8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001784:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001788:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800178a:	f107 0308 	add.w	r3, r7, #8
 800178e:	4619      	mov	r1, r3
 8001790:	480c      	ldr	r0, [pc, #48]	; (80017c4 <MX_TIM3_Init+0x94>)
 8001792:	f004 fd11 	bl	80061b8 <HAL_TIM_ConfigClockSource>
 8001796:	4603      	mov	r3, r0
 8001798:	2b00      	cmp	r3, #0
 800179a:	d001      	beq.n	80017a0 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 800179c:	f000 f9a4 	bl	8001ae8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80017a0:	2300      	movs	r3, #0
 80017a2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017a4:	2300      	movs	r3, #0
 80017a6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80017a8:	463b      	mov	r3, r7
 80017aa:	4619      	mov	r1, r3
 80017ac:	4805      	ldr	r0, [pc, #20]	; (80017c4 <MX_TIM3_Init+0x94>)
 80017ae:	f005 f8bf 	bl	8006930 <HAL_TIMEx_MasterConfigSynchronization>
 80017b2:	4603      	mov	r3, r0
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d001      	beq.n	80017bc <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 80017b8:	f000 f996 	bl	8001ae8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80017bc:	bf00      	nop
 80017be:	3718      	adds	r7, #24
 80017c0:	46bd      	mov	sp, r7
 80017c2:	bd80      	pop	{r7, pc}
 80017c4:	200006ec 	.word	0x200006ec
 80017c8:	40000400 	.word	0x40000400

080017cc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b088      	sub	sp, #32
 80017d0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017d2:	f107 030c 	add.w	r3, r7, #12
 80017d6:	2200      	movs	r2, #0
 80017d8:	601a      	str	r2, [r3, #0]
 80017da:	605a      	str	r2, [r3, #4]
 80017dc:	609a      	str	r2, [r3, #8]
 80017de:	60da      	str	r2, [r3, #12]
 80017e0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80017e2:	2300      	movs	r3, #0
 80017e4:	60bb      	str	r3, [r7, #8]
 80017e6:	4b30      	ldr	r3, [pc, #192]	; (80018a8 <MX_GPIO_Init+0xdc>)
 80017e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ea:	4a2f      	ldr	r2, [pc, #188]	; (80018a8 <MX_GPIO_Init+0xdc>)
 80017ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80017f0:	6313      	str	r3, [r2, #48]	; 0x30
 80017f2:	4b2d      	ldr	r3, [pc, #180]	; (80018a8 <MX_GPIO_Init+0xdc>)
 80017f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80017fa:	60bb      	str	r3, [r7, #8]
 80017fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80017fe:	2300      	movs	r3, #0
 8001800:	607b      	str	r3, [r7, #4]
 8001802:	4b29      	ldr	r3, [pc, #164]	; (80018a8 <MX_GPIO_Init+0xdc>)
 8001804:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001806:	4a28      	ldr	r2, [pc, #160]	; (80018a8 <MX_GPIO_Init+0xdc>)
 8001808:	f043 0301 	orr.w	r3, r3, #1
 800180c:	6313      	str	r3, [r2, #48]	; 0x30
 800180e:	4b26      	ldr	r3, [pc, #152]	; (80018a8 <MX_GPIO_Init+0xdc>)
 8001810:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001812:	f003 0301 	and.w	r3, r3, #1
 8001816:	607b      	str	r3, [r7, #4]
 8001818:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800181a:	2300      	movs	r3, #0
 800181c:	603b      	str	r3, [r7, #0]
 800181e:	4b22      	ldr	r3, [pc, #136]	; (80018a8 <MX_GPIO_Init+0xdc>)
 8001820:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001822:	4a21      	ldr	r2, [pc, #132]	; (80018a8 <MX_GPIO_Init+0xdc>)
 8001824:	f043 0302 	orr.w	r3, r3, #2
 8001828:	6313      	str	r3, [r2, #48]	; 0x30
 800182a:	4b1f      	ldr	r3, [pc, #124]	; (80018a8 <MX_GPIO_Init+0xdc>)
 800182c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800182e:	f003 0302 	and.w	r3, r3, #2
 8001832:	603b      	str	r3, [r7, #0]
 8001834:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, OLED_RST_Pin|CS_OLED_Pin|CS_MEM_Pin, GPIO_PIN_RESET);
 8001836:	2200      	movs	r2, #0
 8001838:	f44f 718c 	mov.w	r1, #280	; 0x118
 800183c:	481b      	ldr	r0, [pc, #108]	; (80018ac <MX_GPIO_Init+0xe0>)
 800183e:	f000 feb5 	bl	80025ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1|MFRC_NRST_Pin, GPIO_PIN_RESET);
 8001842:	2200      	movs	r2, #0
 8001844:	2122      	movs	r1, #34	; 0x22
 8001846:	481a      	ldr	r0, [pc, #104]	; (80018b0 <MX_GPIO_Init+0xe4>)
 8001848:	f000 feb0 	bl	80025ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BUTTON_Pin */
  GPIO_InitStruct.Pin = BUTTON_Pin;
 800184c:	2302      	movs	r3, #2
 800184e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001850:	2300      	movs	r3, #0
 8001852:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001854:	2300      	movs	r3, #0
 8001856:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BUTTON_GPIO_Port, &GPIO_InitStruct);
 8001858:	f107 030c 	add.w	r3, r7, #12
 800185c:	4619      	mov	r1, r3
 800185e:	4813      	ldr	r0, [pc, #76]	; (80018ac <MX_GPIO_Init+0xe0>)
 8001860:	f000 fd08 	bl	8002274 <HAL_GPIO_Init>

  /*Configure GPIO pins : OLED_RST_Pin CS_OLED_Pin CS_MEM_Pin */
  GPIO_InitStruct.Pin = OLED_RST_Pin|CS_OLED_Pin|CS_MEM_Pin;
 8001864:	f44f 738c 	mov.w	r3, #280	; 0x118
 8001868:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800186a:	2301      	movs	r3, #1
 800186c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800186e:	2300      	movs	r3, #0
 8001870:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001872:	2300      	movs	r3, #0
 8001874:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001876:	f107 030c 	add.w	r3, r7, #12
 800187a:	4619      	mov	r1, r3
 800187c:	480b      	ldr	r0, [pc, #44]	; (80018ac <MX_GPIO_Init+0xe0>)
 800187e:	f000 fcf9 	bl	8002274 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1 MFRC_NRST_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_1|MFRC_NRST_Pin;
 8001882:	2322      	movs	r3, #34	; 0x22
 8001884:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001886:	2301      	movs	r3, #1
 8001888:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800188a:	2300      	movs	r3, #0
 800188c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800188e:	2300      	movs	r3, #0
 8001890:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001892:	f107 030c 	add.w	r3, r7, #12
 8001896:	4619      	mov	r1, r3
 8001898:	4805      	ldr	r0, [pc, #20]	; (80018b0 <MX_GPIO_Init+0xe4>)
 800189a:	f000 fceb 	bl	8002274 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800189e:	bf00      	nop
 80018a0:	3720      	adds	r7, #32
 80018a2:	46bd      	mov	sp, r7
 80018a4:	bd80      	pop	{r7, pc}
 80018a6:	bf00      	nop
 80018a8:	40023800 	.word	0x40023800
 80018ac:	40020000 	.word	0x40020000
 80018b0:	40020400 	.word	0x40020400

080018b4 <Start_Init>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_Start_Init */
void Start_Init(void *argument)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b08a      	sub	sp, #40	; 0x28
 80018b8:	af02      	add	r7, sp, #8
 80018ba:	6078      	str	r0, [r7, #4]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 80018bc:	f00b fc16 	bl	800d0ec <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	Screen HOME;
	SCREEN_INIT(&HOME,7,6,(char**)HOME_SCREEN,HOME_DATLOC,HOME_SEL);
 80018c0:	f107 000c 	add.w	r0, r7, #12
 80018c4:	4b1c      	ldr	r3, [pc, #112]	; (8001938 <Start_Init+0x84>)
 80018c6:	9301      	str	r3, [sp, #4]
 80018c8:	4b1c      	ldr	r3, [pc, #112]	; (800193c <Start_Init+0x88>)
 80018ca:	9300      	str	r3, [sp, #0]
 80018cc:	4b1c      	ldr	r3, [pc, #112]	; (8001940 <Start_Init+0x8c>)
 80018ce:	2206      	movs	r2, #6
 80018d0:	2107      	movs	r1, #7
 80018d2:	f7ff fb52 	bl	8000f7a <SCREEN_INIT>
	Screen* tosend = &HOME;
 80018d6:	f107 030c 	add.w	r3, r7, #12
 80018da:	60bb      	str	r3, [r7, #8]
	vTaskSuspend(ReadCardHandle);
 80018dc:	4b19      	ldr	r3, [pc, #100]	; (8001944 <Start_Init+0x90>)
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	4618      	mov	r0, r3
 80018e2:	f009 fe51 	bl	800b588 <vTaskSuspend>
    vTaskSuspend(WriteCardHandle);
 80018e6:	4b18      	ldr	r3, [pc, #96]	; (8001948 <Start_Init+0x94>)
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	4618      	mov	r0, r3
 80018ec:	f009 fe4c 	bl	800b588 <vTaskSuspend>
    vTaskSuspend(UpdateDisplayHandle);
 80018f0:	4b16      	ldr	r3, [pc, #88]	; (800194c <Start_Init+0x98>)
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	4618      	mov	r0, r3
 80018f6:	f009 fe47 	bl	800b588 <vTaskSuspend>
    vTaskSuspend(HomeHandle);
 80018fa:	4b15      	ldr	r3, [pc, #84]	; (8001950 <Start_Init+0x9c>)
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	4618      	mov	r0, r3
 8001900:	f009 fe42 	bl	800b588 <vTaskSuspend>
    MFRC_INIT();
 8001904:	f7fe ff68 	bl	80007d8 <MFRC_INIT>
    MFRC_ANTOFF();
 8001908:	f7fe ff1e 	bl	8000748 <MFRC_ANTOFF>
    OLED_INIT();
 800190c:	f7ff fba2 	bl	8001054 <OLED_INIT>
    xQueueSend(DisplayDataHandle,&tosend,0);
 8001910:	4b10      	ldr	r3, [pc, #64]	; (8001954 <Start_Init+0xa0>)
 8001912:	6818      	ldr	r0, [r3, #0]
 8001914:	f107 0108 	add.w	r1, r7, #8
 8001918:	2300      	movs	r3, #0
 800191a:	2200      	movs	r2, #0
 800191c:	f009 f876 	bl	800aa0c <xQueueGenericSend>
    osDelay(100);
 8001920:	2064      	movs	r0, #100	; 0x64
 8001922:	f008 fdbe 	bl	800a4a2 <osDelay>
    vTaskResume(UpdateDisplayHandle);
 8001926:	4b09      	ldr	r3, [pc, #36]	; (800194c <Start_Init+0x98>)
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	4618      	mov	r0, r3
 800192c:	f009 fed4 	bl	800b6d8 <vTaskResume>
    vTaskSuspend(NULL);
 8001930:	2000      	movs	r0, #0
 8001932:	f009 fe29 	bl	800b588 <vTaskSuspend>
  {
 8001936:	e7c3      	b.n	80018c0 <Start_Init+0xc>
 8001938:	0800ea08 	.word	0x0800ea08
 800193c:	0800e9f8 	.word	0x0800e9f8
 8001940:	20000400 	.word	0x20000400
 8001944:	20000738 	.word	0x20000738
 8001948:	2000073c 	.word	0x2000073c
 800194c:	20000744 	.word	0x20000744
 8001950:	20000740 	.word	0x20000740
 8001954:	20000748 	.word	0x20000748

08001958 <StartReadCard>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartReadCard */
void StartReadCard(void *argument)
{
 8001958:	b5f0      	push	{r4, r5, r6, r7, lr}
 800195a:	b093      	sub	sp, #76	; 0x4c
 800195c:	af06      	add	r7, sp, #24
 800195e:	6078      	str	r0, [r7, #4]
  /* Infinite loop */
  for(;;)
  {
	uint8_t cardinf[18];
	char uid[16];
	int count = 0;
 8001960:	2300      	movs	r3, #0
 8001962:	62fb      	str	r3, [r7, #44]	; 0x2c

    if(DumpINFO(cardinf)==PCD_OK){
 8001964:	f107 0318 	add.w	r3, r7, #24
 8001968:	4618      	mov	r0, r3
 800196a:	f7ff f971 	bl	8000c50 <DumpINFO>
 800196e:	4603      	mov	r3, r0
 8001970:	2bcc      	cmp	r3, #204	; 0xcc
 8001972:	d1f5      	bne.n	8001960 <StartReadCard+0x8>
    	sprintf(uid,"%X%X%X%X%X%X%X",cardinf[0],cardinf[1],cardinf[2],cardinf[3],cardinf[4],cardinf[5],cardinf[6]);
 8001974:	7e3b      	ldrb	r3, [r7, #24]
 8001976:	461e      	mov	r6, r3
 8001978:	7e7b      	ldrb	r3, [r7, #25]
 800197a:	469c      	mov	ip, r3
 800197c:	7ebb      	ldrb	r3, [r7, #26]
 800197e:	7efa      	ldrb	r2, [r7, #27]
 8001980:	7f39      	ldrb	r1, [r7, #28]
 8001982:	7f78      	ldrb	r0, [r7, #29]
 8001984:	4604      	mov	r4, r0
 8001986:	7fb8      	ldrb	r0, [r7, #30]
 8001988:	4605      	mov	r5, r0
 800198a:	f107 0008 	add.w	r0, r7, #8
 800198e:	9504      	str	r5, [sp, #16]
 8001990:	9403      	str	r4, [sp, #12]
 8001992:	9102      	str	r1, [sp, #8]
 8001994:	9201      	str	r2, [sp, #4]
 8001996:	9300      	str	r3, [sp, #0]
 8001998:	4663      	mov	r3, ip
 800199a:	4632      	mov	r2, r6
 800199c:	491a      	ldr	r1, [pc, #104]	; (8001a08 <StartReadCard+0xb0>)
 800199e:	f00c f9ed 	bl	800dd7c <siprintf>
    	BUZZ();
 80019a2:	f7ff fccd 	bl	8001340 <BUZZ>
    	MFRC_ANTOFF();
 80019a6:	f7fe fecf 	bl	8000748 <MFRC_ANTOFF>
    	while(1){
    		if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1)==0){
 80019aa:	2102      	movs	r1, #2
 80019ac:	4817      	ldr	r0, [pc, #92]	; (8001a0c <StartReadCard+0xb4>)
 80019ae:	f000 fde5 	bl	800257c <HAL_GPIO_ReadPin>
 80019b2:	4603      	mov	r3, r0
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d1f8      	bne.n	80019aa <StartReadCard+0x52>
    			__HAL_TIM_SET_COUNTER(&htim3,0);
 80019b8:	4b15      	ldr	r3, [pc, #84]	; (8001a10 <StartReadCard+0xb8>)
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	2200      	movs	r2, #0
 80019be:	625a      	str	r2, [r3, #36]	; 0x24
    			while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1)==0){
 80019c0:	e017      	b.n	80019f2 <StartReadCard+0x9a>
    				HAL_TIM_Base_Start(&htim3);
 80019c2:	4813      	ldr	r0, [pc, #76]	; (8001a10 <StartReadCard+0xb8>)
 80019c4:	f003 ffdc 	bl	8005980 <HAL_TIM_Base_Start>
    				if((__HAL_TIM_GET_COUNTER(&htim3)==999)&&(count==1)){
 80019c8:	4b11      	ldr	r3, [pc, #68]	; (8001a10 <StartReadCard+0xb8>)
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019ce:	f240 32e7 	movw	r2, #999	; 0x3e7
 80019d2:	4293      	cmp	r3, r2
 80019d4:	d10d      	bne.n	80019f2 <StartReadCard+0x9a>
 80019d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80019d8:	2b01      	cmp	r3, #1
 80019da:	d10a      	bne.n	80019f2 <StartReadCard+0x9a>
    					HAL_TIM_Base_Stop(&htim3);
 80019dc:	480c      	ldr	r0, [pc, #48]	; (8001a10 <StartReadCard+0xb8>)
 80019de:	f004 f829 	bl	8005a34 <HAL_TIM_Base_Stop>
    					vTaskResume(HomeHandle);
 80019e2:	4b0c      	ldr	r3, [pc, #48]	; (8001a14 <StartReadCard+0xbc>)
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	4618      	mov	r0, r3
 80019e8:	f009 fe76 	bl	800b6d8 <vTaskResume>
    					vTaskSuspend(NULL);
 80019ec:	2000      	movs	r0, #0
 80019ee:	f009 fdcb 	bl	800b588 <vTaskSuspend>
    			while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1)==0){
 80019f2:	2102      	movs	r1, #2
 80019f4:	4805      	ldr	r0, [pc, #20]	; (8001a0c <StartReadCard+0xb4>)
 80019f6:	f000 fdc1 	bl	800257c <HAL_GPIO_ReadPin>
 80019fa:	4603      	mov	r3, r0
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d0e0      	beq.n	80019c2 <StartReadCard+0x6a>
    					}
    			}
    		HAL_TIM_Base_Stop(&htim3);
 8001a00:	4803      	ldr	r0, [pc, #12]	; (8001a10 <StartReadCard+0xb8>)
 8001a02:	f004 f817 	bl	8005a34 <HAL_TIM_Base_Stop>
    		if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1)==0){
 8001a06:	e7d0      	b.n	80019aa <StartReadCard+0x52>
 8001a08:	0800e7a8 	.word	0x0800e7a8
 8001a0c:	40020000 	.word	0x40020000
 8001a10:	200006ec 	.word	0x200006ec
 8001a14:	20000740 	.word	0x20000740

08001a18 <StartWriteCard>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartWriteCard */
void StartWriteCard(void *argument)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b082      	sub	sp, #8
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartWriteCard */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001a20:	2001      	movs	r0, #1
 8001a22:	f008 fd3e 	bl	800a4a2 <osDelay>
 8001a26:	e7fb      	b.n	8001a20 <StartWriteCard+0x8>

08001a28 <StartHome>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartHome */
void StartHome(void *argument)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b082      	sub	sp, #8
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartHome */
  /* Infinite loop */
  for(;;)
  {

	 if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1)==0){
 8001a30:	2102      	movs	r1, #2
 8001a32:	4815      	ldr	r0, [pc, #84]	; (8001a88 <StartHome+0x60>)
 8001a34:	f000 fda2 	bl	800257c <HAL_GPIO_ReadPin>
 8001a38:	4603      	mov	r3, r0
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d1f8      	bne.n	8001a30 <StartHome+0x8>
		  __HAL_TIM_SET_COUNTER(&htim3,0);
 8001a3e:	4b13      	ldr	r3, [pc, #76]	; (8001a8c <StartHome+0x64>)
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	2200      	movs	r2, #0
 8001a44:	625a      	str	r2, [r3, #36]	; 0x24
		  while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1)==0){
 8001a46:	e014      	b.n	8001a72 <StartHome+0x4a>
			  HAL_TIM_Base_Start(&htim3);
 8001a48:	4810      	ldr	r0, [pc, #64]	; (8001a8c <StartHome+0x64>)
 8001a4a:	f003 ff99 	bl	8005980 <HAL_TIM_Base_Start>
			  if(__HAL_TIM_GET_COUNTER(&htim3)==999){
 8001a4e:	4b0f      	ldr	r3, [pc, #60]	; (8001a8c <StartHome+0x64>)
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a54:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001a58:	4293      	cmp	r3, r2
 8001a5a:	d10a      	bne.n	8001a72 <StartHome+0x4a>
				  HAL_TIM_Base_Stop(&htim3);
 8001a5c:	480b      	ldr	r0, [pc, #44]	; (8001a8c <StartHome+0x64>)
 8001a5e:	f003 ffe9 	bl	8005a34 <HAL_TIM_Base_Stop>
				  vTaskResume(ReadCardHandle);
 8001a62:	4b0b      	ldr	r3, [pc, #44]	; (8001a90 <StartHome+0x68>)
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	4618      	mov	r0, r3
 8001a68:	f009 fe36 	bl	800b6d8 <vTaskResume>
				  vTaskSuspend(NULL);
 8001a6c:	2000      	movs	r0, #0
 8001a6e:	f009 fd8b 	bl	800b588 <vTaskSuspend>
		  while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1)==0){
 8001a72:	2102      	movs	r1, #2
 8001a74:	4804      	ldr	r0, [pc, #16]	; (8001a88 <StartHome+0x60>)
 8001a76:	f000 fd81 	bl	800257c <HAL_GPIO_ReadPin>
 8001a7a:	4603      	mov	r3, r0
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d0e3      	beq.n	8001a48 <StartHome+0x20>
				  }
			  }
		  HAL_TIM_Base_Stop(&htim3);
 8001a80:	4802      	ldr	r0, [pc, #8]	; (8001a8c <StartHome+0x64>)
 8001a82:	f003 ffd7 	bl	8005a34 <HAL_TIM_Base_Stop>
	 if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1)==0){
 8001a86:	e7d3      	b.n	8001a30 <StartHome+0x8>
 8001a88:	40020000 	.word	0x40020000
 8001a8c:	200006ec 	.word	0x200006ec
 8001a90:	20000738 	.word	0x20000738

08001a94 <StartUpdateDisplay>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartUpdateDisplay */
void StartUpdateDisplay(void *argument)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b084      	sub	sp, #16
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartUpdateDisplay */
	/* Infinite loop */
  for(;;)
  {
	Screen* toDisplay;
	xQueueReceive(DisplayDataHandle, &toDisplay, 0);
 8001a9c:	4b08      	ldr	r3, [pc, #32]	; (8001ac0 <StartUpdateDisplay+0x2c>)
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	f107 010c 	add.w	r1, r7, #12
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	f009 f94a 	bl	800ad40 <xQueueReceive>
	OLED_SCREEN(toDisplay, NORMAL);
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	2100      	movs	r1, #0
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	f7ff fc0c 	bl	80012ce <OLED_SCREEN>
	osDelay(1);
 8001ab6:	2001      	movs	r0, #1
 8001ab8:	f008 fcf3 	bl	800a4a2 <osDelay>
  {
 8001abc:	e7ee      	b.n	8001a9c <StartUpdateDisplay+0x8>
 8001abe:	bf00      	nop
 8001ac0:	20000748 	.word	0x20000748

08001ac4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b082      	sub	sp, #8
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM5) {
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	4a04      	ldr	r2, [pc, #16]	; (8001ae4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001ad2:	4293      	cmp	r3, r2
 8001ad4:	d101      	bne.n	8001ada <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001ad6:	f000 faa7 	bl	8002028 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001ada:	bf00      	nop
 8001adc:	3708      	adds	r7, #8
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	bd80      	pop	{r7, pc}
 8001ae2:	bf00      	nop
 8001ae4:	40000c00 	.word	0x40000c00

08001ae8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ae8:	b480      	push	{r7}
 8001aea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001aec:	b672      	cpsid	i
}
 8001aee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001af0:	e7fe      	b.n	8001af0 <Error_Handler+0x8>
	...

08001af4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b082      	sub	sp, #8
 8001af8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001afa:	2300      	movs	r3, #0
 8001afc:	607b      	str	r3, [r7, #4]
 8001afe:	4b12      	ldr	r3, [pc, #72]	; (8001b48 <HAL_MspInit+0x54>)
 8001b00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b02:	4a11      	ldr	r2, [pc, #68]	; (8001b48 <HAL_MspInit+0x54>)
 8001b04:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001b08:	6453      	str	r3, [r2, #68]	; 0x44
 8001b0a:	4b0f      	ldr	r3, [pc, #60]	; (8001b48 <HAL_MspInit+0x54>)
 8001b0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b0e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001b12:	607b      	str	r3, [r7, #4]
 8001b14:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b16:	2300      	movs	r3, #0
 8001b18:	603b      	str	r3, [r7, #0]
 8001b1a:	4b0b      	ldr	r3, [pc, #44]	; (8001b48 <HAL_MspInit+0x54>)
 8001b1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b1e:	4a0a      	ldr	r2, [pc, #40]	; (8001b48 <HAL_MspInit+0x54>)
 8001b20:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b24:	6413      	str	r3, [r2, #64]	; 0x40
 8001b26:	4b08      	ldr	r3, [pc, #32]	; (8001b48 <HAL_MspInit+0x54>)
 8001b28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b2e:	603b      	str	r3, [r7, #0]
 8001b30:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001b32:	2200      	movs	r2, #0
 8001b34:	210f      	movs	r1, #15
 8001b36:	f06f 0001 	mvn.w	r0, #1
 8001b3a:	f000 fb71 	bl	8002220 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b3e:	bf00      	nop
 8001b40:	3708      	adds	r7, #8
 8001b42:	46bd      	mov	sp, r7
 8001b44:	bd80      	pop	{r7, pc}
 8001b46:	bf00      	nop
 8001b48:	40023800 	.word	0x40023800

08001b4c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b08a      	sub	sp, #40	; 0x28
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b54:	f107 0314 	add.w	r3, r7, #20
 8001b58:	2200      	movs	r2, #0
 8001b5a:	601a      	str	r2, [r3, #0]
 8001b5c:	605a      	str	r2, [r3, #4]
 8001b5e:	609a      	str	r2, [r3, #8]
 8001b60:	60da      	str	r2, [r3, #12]
 8001b62:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	4a19      	ldr	r2, [pc, #100]	; (8001bd0 <HAL_I2C_MspInit+0x84>)
 8001b6a:	4293      	cmp	r3, r2
 8001b6c:	d12b      	bne.n	8001bc6 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b6e:	2300      	movs	r3, #0
 8001b70:	613b      	str	r3, [r7, #16]
 8001b72:	4b18      	ldr	r3, [pc, #96]	; (8001bd4 <HAL_I2C_MspInit+0x88>)
 8001b74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b76:	4a17      	ldr	r2, [pc, #92]	; (8001bd4 <HAL_I2C_MspInit+0x88>)
 8001b78:	f043 0302 	orr.w	r3, r3, #2
 8001b7c:	6313      	str	r3, [r2, #48]	; 0x30
 8001b7e:	4b15      	ldr	r3, [pc, #84]	; (8001bd4 <HAL_I2C_MspInit+0x88>)
 8001b80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b82:	f003 0302 	and.w	r3, r3, #2
 8001b86:	613b      	str	r3, [r7, #16]
 8001b88:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001b8a:	23c0      	movs	r3, #192	; 0xc0
 8001b8c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001b8e:	2312      	movs	r3, #18
 8001b90:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b92:	2300      	movs	r3, #0
 8001b94:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b96:	2303      	movs	r3, #3
 8001b98:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001b9a:	2304      	movs	r3, #4
 8001b9c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b9e:	f107 0314 	add.w	r3, r7, #20
 8001ba2:	4619      	mov	r1, r3
 8001ba4:	480c      	ldr	r0, [pc, #48]	; (8001bd8 <HAL_I2C_MspInit+0x8c>)
 8001ba6:	f000 fb65 	bl	8002274 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001baa:	2300      	movs	r3, #0
 8001bac:	60fb      	str	r3, [r7, #12]
 8001bae:	4b09      	ldr	r3, [pc, #36]	; (8001bd4 <HAL_I2C_MspInit+0x88>)
 8001bb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bb2:	4a08      	ldr	r2, [pc, #32]	; (8001bd4 <HAL_I2C_MspInit+0x88>)
 8001bb4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001bb8:	6413      	str	r3, [r2, #64]	; 0x40
 8001bba:	4b06      	ldr	r3, [pc, #24]	; (8001bd4 <HAL_I2C_MspInit+0x88>)
 8001bbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bbe:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001bc2:	60fb      	str	r3, [r7, #12]
 8001bc4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001bc6:	bf00      	nop
 8001bc8:	3728      	adds	r7, #40	; 0x28
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	bd80      	pop	{r7, pc}
 8001bce:	bf00      	nop
 8001bd0:	40005400 	.word	0x40005400
 8001bd4:	40023800 	.word	0x40023800
 8001bd8:	40020400 	.word	0x40020400

08001bdc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b08c      	sub	sp, #48	; 0x30
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001be4:	f107 031c 	add.w	r3, r7, #28
 8001be8:	2200      	movs	r2, #0
 8001bea:	601a      	str	r2, [r3, #0]
 8001bec:	605a      	str	r2, [r3, #4]
 8001bee:	609a      	str	r2, [r3, #8]
 8001bf0:	60da      	str	r2, [r3, #12]
 8001bf2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	4a32      	ldr	r2, [pc, #200]	; (8001cc4 <HAL_SPI_MspInit+0xe8>)
 8001bfa:	4293      	cmp	r3, r2
 8001bfc:	d12c      	bne.n	8001c58 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001bfe:	2300      	movs	r3, #0
 8001c00:	61bb      	str	r3, [r7, #24]
 8001c02:	4b31      	ldr	r3, [pc, #196]	; (8001cc8 <HAL_SPI_MspInit+0xec>)
 8001c04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c06:	4a30      	ldr	r2, [pc, #192]	; (8001cc8 <HAL_SPI_MspInit+0xec>)
 8001c08:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001c0c:	6453      	str	r3, [r2, #68]	; 0x44
 8001c0e:	4b2e      	ldr	r3, [pc, #184]	; (8001cc8 <HAL_SPI_MspInit+0xec>)
 8001c10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c12:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001c16:	61bb      	str	r3, [r7, #24]
 8001c18:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	617b      	str	r3, [r7, #20]
 8001c1e:	4b2a      	ldr	r3, [pc, #168]	; (8001cc8 <HAL_SPI_MspInit+0xec>)
 8001c20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c22:	4a29      	ldr	r2, [pc, #164]	; (8001cc8 <HAL_SPI_MspInit+0xec>)
 8001c24:	f043 0301 	orr.w	r3, r3, #1
 8001c28:	6313      	str	r3, [r2, #48]	; 0x30
 8001c2a:	4b27      	ldr	r3, [pc, #156]	; (8001cc8 <HAL_SPI_MspInit+0xec>)
 8001c2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c2e:	f003 0301 	and.w	r3, r3, #1
 8001c32:	617b      	str	r3, [r7, #20]
 8001c34:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001c36:	23a0      	movs	r3, #160	; 0xa0
 8001c38:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c3a:	2302      	movs	r3, #2
 8001c3c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c3e:	2300      	movs	r3, #0
 8001c40:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c42:	2303      	movs	r3, #3
 8001c44:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001c46:	2305      	movs	r3, #5
 8001c48:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c4a:	f107 031c 	add.w	r3, r7, #28
 8001c4e:	4619      	mov	r1, r3
 8001c50:	481e      	ldr	r0, [pc, #120]	; (8001ccc <HAL_SPI_MspInit+0xf0>)
 8001c52:	f000 fb0f 	bl	8002274 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8001c56:	e031      	b.n	8001cbc <HAL_SPI_MspInit+0xe0>
  else if(hspi->Instance==SPI2)
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	4a1c      	ldr	r2, [pc, #112]	; (8001cd0 <HAL_SPI_MspInit+0xf4>)
 8001c5e:	4293      	cmp	r3, r2
 8001c60:	d12c      	bne.n	8001cbc <HAL_SPI_MspInit+0xe0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001c62:	2300      	movs	r3, #0
 8001c64:	613b      	str	r3, [r7, #16]
 8001c66:	4b18      	ldr	r3, [pc, #96]	; (8001cc8 <HAL_SPI_MspInit+0xec>)
 8001c68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c6a:	4a17      	ldr	r2, [pc, #92]	; (8001cc8 <HAL_SPI_MspInit+0xec>)
 8001c6c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c70:	6413      	str	r3, [r2, #64]	; 0x40
 8001c72:	4b15      	ldr	r3, [pc, #84]	; (8001cc8 <HAL_SPI_MspInit+0xec>)
 8001c74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c76:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c7a:	613b      	str	r3, [r7, #16]
 8001c7c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c7e:	2300      	movs	r3, #0
 8001c80:	60fb      	str	r3, [r7, #12]
 8001c82:	4b11      	ldr	r3, [pc, #68]	; (8001cc8 <HAL_SPI_MspInit+0xec>)
 8001c84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c86:	4a10      	ldr	r2, [pc, #64]	; (8001cc8 <HAL_SPI_MspInit+0xec>)
 8001c88:	f043 0302 	orr.w	r3, r3, #2
 8001c8c:	6313      	str	r3, [r2, #48]	; 0x30
 8001c8e:	4b0e      	ldr	r3, [pc, #56]	; (8001cc8 <HAL_SPI_MspInit+0xec>)
 8001c90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c92:	f003 0302 	and.w	r3, r3, #2
 8001c96:	60fb      	str	r3, [r7, #12]
 8001c98:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001c9a:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8001c9e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ca0:	2302      	movs	r3, #2
 8001ca2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ca8:	2303      	movs	r3, #3
 8001caa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001cac:	2305      	movs	r3, #5
 8001cae:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cb0:	f107 031c 	add.w	r3, r7, #28
 8001cb4:	4619      	mov	r1, r3
 8001cb6:	4807      	ldr	r0, [pc, #28]	; (8001cd4 <HAL_SPI_MspInit+0xf8>)
 8001cb8:	f000 fadc 	bl	8002274 <HAL_GPIO_Init>
}
 8001cbc:	bf00      	nop
 8001cbe:	3730      	adds	r7, #48	; 0x30
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	bd80      	pop	{r7, pc}
 8001cc4:	40013000 	.word	0x40013000
 8001cc8:	40023800 	.word	0x40023800
 8001ccc:	40020000 	.word	0x40020000
 8001cd0:	40003800 	.word	0x40003800
 8001cd4:	40020400 	.word	0x40020400

08001cd8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001cd8:	b480      	push	{r7}
 8001cda:	b085      	sub	sp, #20
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001ce8:	d10e      	bne.n	8001d08 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001cea:	2300      	movs	r3, #0
 8001cec:	60fb      	str	r3, [r7, #12]
 8001cee:	4b13      	ldr	r3, [pc, #76]	; (8001d3c <HAL_TIM_Base_MspInit+0x64>)
 8001cf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cf2:	4a12      	ldr	r2, [pc, #72]	; (8001d3c <HAL_TIM_Base_MspInit+0x64>)
 8001cf4:	f043 0301 	orr.w	r3, r3, #1
 8001cf8:	6413      	str	r3, [r2, #64]	; 0x40
 8001cfa:	4b10      	ldr	r3, [pc, #64]	; (8001d3c <HAL_TIM_Base_MspInit+0x64>)
 8001cfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cfe:	f003 0301 	and.w	r3, r3, #1
 8001d02:	60fb      	str	r3, [r7, #12]
 8001d04:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001d06:	e012      	b.n	8001d2e <HAL_TIM_Base_MspInit+0x56>
  else if(htim_base->Instance==TIM3)
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	4a0c      	ldr	r2, [pc, #48]	; (8001d40 <HAL_TIM_Base_MspInit+0x68>)
 8001d0e:	4293      	cmp	r3, r2
 8001d10:	d10d      	bne.n	8001d2e <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001d12:	2300      	movs	r3, #0
 8001d14:	60bb      	str	r3, [r7, #8]
 8001d16:	4b09      	ldr	r3, [pc, #36]	; (8001d3c <HAL_TIM_Base_MspInit+0x64>)
 8001d18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d1a:	4a08      	ldr	r2, [pc, #32]	; (8001d3c <HAL_TIM_Base_MspInit+0x64>)
 8001d1c:	f043 0302 	orr.w	r3, r3, #2
 8001d20:	6413      	str	r3, [r2, #64]	; 0x40
 8001d22:	4b06      	ldr	r3, [pc, #24]	; (8001d3c <HAL_TIM_Base_MspInit+0x64>)
 8001d24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d26:	f003 0302 	and.w	r3, r3, #2
 8001d2a:	60bb      	str	r3, [r7, #8]
 8001d2c:	68bb      	ldr	r3, [r7, #8]
}
 8001d2e:	bf00      	nop
 8001d30:	3714      	adds	r7, #20
 8001d32:	46bd      	mov	sp, r7
 8001d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d38:	4770      	bx	lr
 8001d3a:	bf00      	nop
 8001d3c:	40023800 	.word	0x40023800
 8001d40:	40000400 	.word	0x40000400

08001d44 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b088      	sub	sp, #32
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d4c:	f107 030c 	add.w	r3, r7, #12
 8001d50:	2200      	movs	r2, #0
 8001d52:	601a      	str	r2, [r3, #0]
 8001d54:	605a      	str	r2, [r3, #4]
 8001d56:	609a      	str	r2, [r3, #8]
 8001d58:	60da      	str	r2, [r3, #12]
 8001d5a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001d64:	d11d      	bne.n	8001da2 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d66:	2300      	movs	r3, #0
 8001d68:	60bb      	str	r3, [r7, #8]
 8001d6a:	4b10      	ldr	r3, [pc, #64]	; (8001dac <HAL_TIM_MspPostInit+0x68>)
 8001d6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d6e:	4a0f      	ldr	r2, [pc, #60]	; (8001dac <HAL_TIM_MspPostInit+0x68>)
 8001d70:	f043 0301 	orr.w	r3, r3, #1
 8001d74:	6313      	str	r3, [r2, #48]	; 0x30
 8001d76:	4b0d      	ldr	r3, [pc, #52]	; (8001dac <HAL_TIM_MspPostInit+0x68>)
 8001d78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d7a:	f003 0301 	and.w	r3, r3, #1
 8001d7e:	60bb      	str	r3, [r7, #8]
 8001d80:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA2     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001d82:	2304      	movs	r3, #4
 8001d84:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d86:	2302      	movs	r3, #2
 8001d88:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d8e:	2300      	movs	r3, #0
 8001d90:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001d92:	2301      	movs	r3, #1
 8001d94:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d96:	f107 030c 	add.w	r3, r7, #12
 8001d9a:	4619      	mov	r1, r3
 8001d9c:	4804      	ldr	r0, [pc, #16]	; (8001db0 <HAL_TIM_MspPostInit+0x6c>)
 8001d9e:	f000 fa69 	bl	8002274 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001da2:	bf00      	nop
 8001da4:	3720      	adds	r7, #32
 8001da6:	46bd      	mov	sp, r7
 8001da8:	bd80      	pop	{r7, pc}
 8001daa:	bf00      	nop
 8001dac:	40023800 	.word	0x40023800
 8001db0:	40020000 	.word	0x40020000

08001db4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b08e      	sub	sp, #56	; 0x38
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM5 clock */
  __HAL_RCC_TIM5_CLK_ENABLE();
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	60fb      	str	r3, [r7, #12]
 8001dc8:	4b33      	ldr	r3, [pc, #204]	; (8001e98 <HAL_InitTick+0xe4>)
 8001dca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dcc:	4a32      	ldr	r2, [pc, #200]	; (8001e98 <HAL_InitTick+0xe4>)
 8001dce:	f043 0308 	orr.w	r3, r3, #8
 8001dd2:	6413      	str	r3, [r2, #64]	; 0x40
 8001dd4:	4b30      	ldr	r3, [pc, #192]	; (8001e98 <HAL_InitTick+0xe4>)
 8001dd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dd8:	f003 0308 	and.w	r3, r3, #8
 8001ddc:	60fb      	str	r3, [r7, #12]
 8001dde:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001de0:	f107 0210 	add.w	r2, r7, #16
 8001de4:	f107 0314 	add.w	r3, r7, #20
 8001de8:	4611      	mov	r1, r2
 8001dea:	4618      	mov	r0, r3
 8001dec:	f003 fab6 	bl	800535c <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001df0:	6a3b      	ldr	r3, [r7, #32]
 8001df2:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM5 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001df4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d103      	bne.n	8001e02 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001dfa:	f003 fa9b 	bl	8005334 <HAL_RCC_GetPCLK1Freq>
 8001dfe:	6378      	str	r0, [r7, #52]	; 0x34
 8001e00:	e004      	b.n	8001e0c <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001e02:	f003 fa97 	bl	8005334 <HAL_RCC_GetPCLK1Freq>
 8001e06:	4603      	mov	r3, r0
 8001e08:	005b      	lsls	r3, r3, #1
 8001e0a:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM5 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001e0c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001e0e:	4a23      	ldr	r2, [pc, #140]	; (8001e9c <HAL_InitTick+0xe8>)
 8001e10:	fba2 2303 	umull	r2, r3, r2, r3
 8001e14:	0c9b      	lsrs	r3, r3, #18
 8001e16:	3b01      	subs	r3, #1
 8001e18:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM5 */
  htim5.Instance = TIM5;
 8001e1a:	4b21      	ldr	r3, [pc, #132]	; (8001ea0 <HAL_InitTick+0xec>)
 8001e1c:	4a21      	ldr	r2, [pc, #132]	; (8001ea4 <HAL_InitTick+0xf0>)
 8001e1e:	601a      	str	r2, [r3, #0]
  + Period = [(TIM5CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim5.Init.Period = (1000000U / 1000U) - 1U;
 8001e20:	4b1f      	ldr	r3, [pc, #124]	; (8001ea0 <HAL_InitTick+0xec>)
 8001e22:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001e26:	60da      	str	r2, [r3, #12]
  htim5.Init.Prescaler = uwPrescalerValue;
 8001e28:	4a1d      	ldr	r2, [pc, #116]	; (8001ea0 <HAL_InitTick+0xec>)
 8001e2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e2c:	6053      	str	r3, [r2, #4]
  htim5.Init.ClockDivision = 0;
 8001e2e:	4b1c      	ldr	r3, [pc, #112]	; (8001ea0 <HAL_InitTick+0xec>)
 8001e30:	2200      	movs	r2, #0
 8001e32:	611a      	str	r2, [r3, #16]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e34:	4b1a      	ldr	r3, [pc, #104]	; (8001ea0 <HAL_InitTick+0xec>)
 8001e36:	2200      	movs	r2, #0
 8001e38:	609a      	str	r2, [r3, #8]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e3a:	4b19      	ldr	r3, [pc, #100]	; (8001ea0 <HAL_InitTick+0xec>)
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim5);
 8001e40:	4817      	ldr	r0, [pc, #92]	; (8001ea0 <HAL_InitTick+0xec>)
 8001e42:	f003 fd4d 	bl	80058e0 <HAL_TIM_Base_Init>
 8001e46:	4603      	mov	r3, r0
 8001e48:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8001e4c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d11b      	bne.n	8001e8c <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim5);
 8001e54:	4812      	ldr	r0, [pc, #72]	; (8001ea0 <HAL_InitTick+0xec>)
 8001e56:	f003 fe15 	bl	8005a84 <HAL_TIM_Base_Start_IT>
 8001e5a:	4603      	mov	r3, r0
 8001e5c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8001e60:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d111      	bne.n	8001e8c <HAL_InitTick+0xd8>
    {
    /* Enable the TIM5 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8001e68:	2032      	movs	r0, #50	; 0x32
 8001e6a:	f000 f9f5 	bl	8002258 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	2b0f      	cmp	r3, #15
 8001e72:	d808      	bhi.n	8001e86 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM5_IRQn, TickPriority, 0U);
 8001e74:	2200      	movs	r2, #0
 8001e76:	6879      	ldr	r1, [r7, #4]
 8001e78:	2032      	movs	r0, #50	; 0x32
 8001e7a:	f000 f9d1 	bl	8002220 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001e7e:	4a0a      	ldr	r2, [pc, #40]	; (8001ea8 <HAL_InitTick+0xf4>)
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	6013      	str	r3, [r2, #0]
 8001e84:	e002      	b.n	8001e8c <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8001e86:	2301      	movs	r3, #1
 8001e88:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001e8c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8001e90:	4618      	mov	r0, r3
 8001e92:	3738      	adds	r7, #56	; 0x38
 8001e94:	46bd      	mov	sp, r7
 8001e96:	bd80      	pop	{r7, pc}
 8001e98:	40023800 	.word	0x40023800
 8001e9c:	431bde83 	.word	0x431bde83
 8001ea0:	2000074c 	.word	0x2000074c
 8001ea4:	40000c00 	.word	0x40000c00
 8001ea8:	20000420 	.word	0x20000420

08001eac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001eac:	b480      	push	{r7}
 8001eae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001eb0:	e7fe      	b.n	8001eb0 <NMI_Handler+0x4>

08001eb2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001eb2:	b480      	push	{r7}
 8001eb4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001eb6:	e7fe      	b.n	8001eb6 <HardFault_Handler+0x4>

08001eb8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001eb8:	b480      	push	{r7}
 8001eba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ebc:	e7fe      	b.n	8001ebc <MemManage_Handler+0x4>

08001ebe <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ebe:	b480      	push	{r7}
 8001ec0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ec2:	e7fe      	b.n	8001ec2 <BusFault_Handler+0x4>

08001ec4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ec8:	e7fe      	b.n	8001ec8 <UsageFault_Handler+0x4>

08001eca <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001eca:	b480      	push	{r7}
 8001ecc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ece:	bf00      	nop
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed6:	4770      	bx	lr

08001ed8 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8001edc:	4802      	ldr	r0, [pc, #8]	; (8001ee8 <TIM5_IRQHandler+0x10>)
 8001ede:	f003 ffa1 	bl	8005e24 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8001ee2:	bf00      	nop
 8001ee4:	bd80      	pop	{r7, pc}
 8001ee6:	bf00      	nop
 8001ee8:	2000074c 	.word	0x2000074c

08001eec <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001ef0:	4802      	ldr	r0, [pc, #8]	; (8001efc <OTG_FS_IRQHandler+0x10>)
 8001ef2:	f001 fc84 	bl	80037fe <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001ef6:	bf00      	nop
 8001ef8:	bd80      	pop	{r7, pc}
 8001efa:	bf00      	nop
 8001efc:	200063ec 	.word	0x200063ec

08001f00 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b086      	sub	sp, #24
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001f08:	4a14      	ldr	r2, [pc, #80]	; (8001f5c <_sbrk+0x5c>)
 8001f0a:	4b15      	ldr	r3, [pc, #84]	; (8001f60 <_sbrk+0x60>)
 8001f0c:	1ad3      	subs	r3, r2, r3
 8001f0e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001f10:	697b      	ldr	r3, [r7, #20]
 8001f12:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001f14:	4b13      	ldr	r3, [pc, #76]	; (8001f64 <_sbrk+0x64>)
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d102      	bne.n	8001f22 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001f1c:	4b11      	ldr	r3, [pc, #68]	; (8001f64 <_sbrk+0x64>)
 8001f1e:	4a12      	ldr	r2, [pc, #72]	; (8001f68 <_sbrk+0x68>)
 8001f20:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001f22:	4b10      	ldr	r3, [pc, #64]	; (8001f64 <_sbrk+0x64>)
 8001f24:	681a      	ldr	r2, [r3, #0]
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	4413      	add	r3, r2
 8001f2a:	693a      	ldr	r2, [r7, #16]
 8001f2c:	429a      	cmp	r2, r3
 8001f2e:	d207      	bcs.n	8001f40 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001f30:	f00b fdec 	bl	800db0c <__errno>
 8001f34:	4603      	mov	r3, r0
 8001f36:	220c      	movs	r2, #12
 8001f38:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001f3a:	f04f 33ff 	mov.w	r3, #4294967295
 8001f3e:	e009      	b.n	8001f54 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001f40:	4b08      	ldr	r3, [pc, #32]	; (8001f64 <_sbrk+0x64>)
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001f46:	4b07      	ldr	r3, [pc, #28]	; (8001f64 <_sbrk+0x64>)
 8001f48:	681a      	ldr	r2, [r3, #0]
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	4413      	add	r3, r2
 8001f4e:	4a05      	ldr	r2, [pc, #20]	; (8001f64 <_sbrk+0x64>)
 8001f50:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001f52:	68fb      	ldr	r3, [r7, #12]
}
 8001f54:	4618      	mov	r0, r3
 8001f56:	3718      	adds	r7, #24
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	bd80      	pop	{r7, pc}
 8001f5c:	20010000 	.word	0x20010000
 8001f60:	00000400 	.word	0x00000400
 8001f64:	20000794 	.word	0x20000794
 8001f68:	20006b28 	.word	0x20006b28

08001f6c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001f6c:	b480      	push	{r7}
 8001f6e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001f70:	4b06      	ldr	r3, [pc, #24]	; (8001f8c <SystemInit+0x20>)
 8001f72:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001f76:	4a05      	ldr	r2, [pc, #20]	; (8001f8c <SystemInit+0x20>)
 8001f78:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001f7c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001f80:	bf00      	nop
 8001f82:	46bd      	mov	sp, r7
 8001f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f88:	4770      	bx	lr
 8001f8a:	bf00      	nop
 8001f8c:	e000ed00 	.word	0xe000ed00

08001f90 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001f90:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001fc8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001f94:	480d      	ldr	r0, [pc, #52]	; (8001fcc <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001f96:	490e      	ldr	r1, [pc, #56]	; (8001fd0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001f98:	4a0e      	ldr	r2, [pc, #56]	; (8001fd4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001f9a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001f9c:	e002      	b.n	8001fa4 <LoopCopyDataInit>

08001f9e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f9e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001fa0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001fa2:	3304      	adds	r3, #4

08001fa4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001fa4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001fa6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001fa8:	d3f9      	bcc.n	8001f9e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001faa:	4a0b      	ldr	r2, [pc, #44]	; (8001fd8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001fac:	4c0b      	ldr	r4, [pc, #44]	; (8001fdc <LoopFillZerobss+0x26>)
  movs r3, #0
 8001fae:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001fb0:	e001      	b.n	8001fb6 <LoopFillZerobss>

08001fb2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001fb2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001fb4:	3204      	adds	r2, #4

08001fb6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001fb6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001fb8:	d3fb      	bcc.n	8001fb2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001fba:	f7ff ffd7 	bl	8001f6c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001fbe:	f00b fdab 	bl	800db18 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001fc2:	f7ff f9cf 	bl	8001364 <main>
  bx  lr    
 8001fc6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001fc8:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8001fcc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001fd0:	20000580 	.word	0x20000580
  ldr r2, =_sidata
 8001fd4:	0800eb3c 	.word	0x0800eb3c
  ldr r2, =_sbss
 8001fd8:	20000580 	.word	0x20000580
  ldr r4, =_ebss
 8001fdc:	20006b28 	.word	0x20006b28

08001fe0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001fe0:	e7fe      	b.n	8001fe0 <ADC_IRQHandler>
	...

08001fe4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001fe8:	4b0e      	ldr	r3, [pc, #56]	; (8002024 <HAL_Init+0x40>)
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	4a0d      	ldr	r2, [pc, #52]	; (8002024 <HAL_Init+0x40>)
 8001fee:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001ff2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001ff4:	4b0b      	ldr	r3, [pc, #44]	; (8002024 <HAL_Init+0x40>)
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	4a0a      	ldr	r2, [pc, #40]	; (8002024 <HAL_Init+0x40>)
 8001ffa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001ffe:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002000:	4b08      	ldr	r3, [pc, #32]	; (8002024 <HAL_Init+0x40>)
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	4a07      	ldr	r2, [pc, #28]	; (8002024 <HAL_Init+0x40>)
 8002006:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800200a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800200c:	2003      	movs	r0, #3
 800200e:	f000 f8fc 	bl	800220a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002012:	200f      	movs	r0, #15
 8002014:	f7ff fece 	bl	8001db4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002018:	f7ff fd6c 	bl	8001af4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800201c:	2300      	movs	r3, #0
}
 800201e:	4618      	mov	r0, r3
 8002020:	bd80      	pop	{r7, pc}
 8002022:	bf00      	nop
 8002024:	40023c00 	.word	0x40023c00

08002028 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002028:	b480      	push	{r7}
 800202a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800202c:	4b06      	ldr	r3, [pc, #24]	; (8002048 <HAL_IncTick+0x20>)
 800202e:	781b      	ldrb	r3, [r3, #0]
 8002030:	461a      	mov	r2, r3
 8002032:	4b06      	ldr	r3, [pc, #24]	; (800204c <HAL_IncTick+0x24>)
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	4413      	add	r3, r2
 8002038:	4a04      	ldr	r2, [pc, #16]	; (800204c <HAL_IncTick+0x24>)
 800203a:	6013      	str	r3, [r2, #0]
}
 800203c:	bf00      	nop
 800203e:	46bd      	mov	sp, r7
 8002040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002044:	4770      	bx	lr
 8002046:	bf00      	nop
 8002048:	20000424 	.word	0x20000424
 800204c:	20000798 	.word	0x20000798

08002050 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002050:	b480      	push	{r7}
 8002052:	af00      	add	r7, sp, #0
  return uwTick;
 8002054:	4b03      	ldr	r3, [pc, #12]	; (8002064 <HAL_GetTick+0x14>)
 8002056:	681b      	ldr	r3, [r3, #0]
}
 8002058:	4618      	mov	r0, r3
 800205a:	46bd      	mov	sp, r7
 800205c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002060:	4770      	bx	lr
 8002062:	bf00      	nop
 8002064:	20000798 	.word	0x20000798

08002068 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	b084      	sub	sp, #16
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002070:	f7ff ffee 	bl	8002050 <HAL_GetTick>
 8002074:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002080:	d005      	beq.n	800208e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002082:	4b0a      	ldr	r3, [pc, #40]	; (80020ac <HAL_Delay+0x44>)
 8002084:	781b      	ldrb	r3, [r3, #0]
 8002086:	461a      	mov	r2, r3
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	4413      	add	r3, r2
 800208c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800208e:	bf00      	nop
 8002090:	f7ff ffde 	bl	8002050 <HAL_GetTick>
 8002094:	4602      	mov	r2, r0
 8002096:	68bb      	ldr	r3, [r7, #8]
 8002098:	1ad3      	subs	r3, r2, r3
 800209a:	68fa      	ldr	r2, [r7, #12]
 800209c:	429a      	cmp	r2, r3
 800209e:	d8f7      	bhi.n	8002090 <HAL_Delay+0x28>
  {
  }
}
 80020a0:	bf00      	nop
 80020a2:	bf00      	nop
 80020a4:	3710      	adds	r7, #16
 80020a6:	46bd      	mov	sp, r7
 80020a8:	bd80      	pop	{r7, pc}
 80020aa:	bf00      	nop
 80020ac:	20000424 	.word	0x20000424

080020b0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020b0:	b480      	push	{r7}
 80020b2:	b085      	sub	sp, #20
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	f003 0307 	and.w	r3, r3, #7
 80020be:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80020c0:	4b0c      	ldr	r3, [pc, #48]	; (80020f4 <__NVIC_SetPriorityGrouping+0x44>)
 80020c2:	68db      	ldr	r3, [r3, #12]
 80020c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80020c6:	68ba      	ldr	r2, [r7, #8]
 80020c8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80020cc:	4013      	ands	r3, r2
 80020ce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80020d4:	68bb      	ldr	r3, [r7, #8]
 80020d6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80020d8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80020dc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80020e0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80020e2:	4a04      	ldr	r2, [pc, #16]	; (80020f4 <__NVIC_SetPriorityGrouping+0x44>)
 80020e4:	68bb      	ldr	r3, [r7, #8]
 80020e6:	60d3      	str	r3, [r2, #12]
}
 80020e8:	bf00      	nop
 80020ea:	3714      	adds	r7, #20
 80020ec:	46bd      	mov	sp, r7
 80020ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f2:	4770      	bx	lr
 80020f4:	e000ed00 	.word	0xe000ed00

080020f8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80020f8:	b480      	push	{r7}
 80020fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80020fc:	4b04      	ldr	r3, [pc, #16]	; (8002110 <__NVIC_GetPriorityGrouping+0x18>)
 80020fe:	68db      	ldr	r3, [r3, #12]
 8002100:	0a1b      	lsrs	r3, r3, #8
 8002102:	f003 0307 	and.w	r3, r3, #7
}
 8002106:	4618      	mov	r0, r3
 8002108:	46bd      	mov	sp, r7
 800210a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210e:	4770      	bx	lr
 8002110:	e000ed00 	.word	0xe000ed00

08002114 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002114:	b480      	push	{r7}
 8002116:	b083      	sub	sp, #12
 8002118:	af00      	add	r7, sp, #0
 800211a:	4603      	mov	r3, r0
 800211c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800211e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002122:	2b00      	cmp	r3, #0
 8002124:	db0b      	blt.n	800213e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002126:	79fb      	ldrb	r3, [r7, #7]
 8002128:	f003 021f 	and.w	r2, r3, #31
 800212c:	4907      	ldr	r1, [pc, #28]	; (800214c <__NVIC_EnableIRQ+0x38>)
 800212e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002132:	095b      	lsrs	r3, r3, #5
 8002134:	2001      	movs	r0, #1
 8002136:	fa00 f202 	lsl.w	r2, r0, r2
 800213a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800213e:	bf00      	nop
 8002140:	370c      	adds	r7, #12
 8002142:	46bd      	mov	sp, r7
 8002144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002148:	4770      	bx	lr
 800214a:	bf00      	nop
 800214c:	e000e100 	.word	0xe000e100

08002150 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002150:	b480      	push	{r7}
 8002152:	b083      	sub	sp, #12
 8002154:	af00      	add	r7, sp, #0
 8002156:	4603      	mov	r3, r0
 8002158:	6039      	str	r1, [r7, #0]
 800215a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800215c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002160:	2b00      	cmp	r3, #0
 8002162:	db0a      	blt.n	800217a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002164:	683b      	ldr	r3, [r7, #0]
 8002166:	b2da      	uxtb	r2, r3
 8002168:	490c      	ldr	r1, [pc, #48]	; (800219c <__NVIC_SetPriority+0x4c>)
 800216a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800216e:	0112      	lsls	r2, r2, #4
 8002170:	b2d2      	uxtb	r2, r2
 8002172:	440b      	add	r3, r1
 8002174:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002178:	e00a      	b.n	8002190 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800217a:	683b      	ldr	r3, [r7, #0]
 800217c:	b2da      	uxtb	r2, r3
 800217e:	4908      	ldr	r1, [pc, #32]	; (80021a0 <__NVIC_SetPriority+0x50>)
 8002180:	79fb      	ldrb	r3, [r7, #7]
 8002182:	f003 030f 	and.w	r3, r3, #15
 8002186:	3b04      	subs	r3, #4
 8002188:	0112      	lsls	r2, r2, #4
 800218a:	b2d2      	uxtb	r2, r2
 800218c:	440b      	add	r3, r1
 800218e:	761a      	strb	r2, [r3, #24]
}
 8002190:	bf00      	nop
 8002192:	370c      	adds	r7, #12
 8002194:	46bd      	mov	sp, r7
 8002196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219a:	4770      	bx	lr
 800219c:	e000e100 	.word	0xe000e100
 80021a0:	e000ed00 	.word	0xe000ed00

080021a4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80021a4:	b480      	push	{r7}
 80021a6:	b089      	sub	sp, #36	; 0x24
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	60f8      	str	r0, [r7, #12]
 80021ac:	60b9      	str	r1, [r7, #8]
 80021ae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	f003 0307 	and.w	r3, r3, #7
 80021b6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80021b8:	69fb      	ldr	r3, [r7, #28]
 80021ba:	f1c3 0307 	rsb	r3, r3, #7
 80021be:	2b04      	cmp	r3, #4
 80021c0:	bf28      	it	cs
 80021c2:	2304      	movcs	r3, #4
 80021c4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80021c6:	69fb      	ldr	r3, [r7, #28]
 80021c8:	3304      	adds	r3, #4
 80021ca:	2b06      	cmp	r3, #6
 80021cc:	d902      	bls.n	80021d4 <NVIC_EncodePriority+0x30>
 80021ce:	69fb      	ldr	r3, [r7, #28]
 80021d0:	3b03      	subs	r3, #3
 80021d2:	e000      	b.n	80021d6 <NVIC_EncodePriority+0x32>
 80021d4:	2300      	movs	r3, #0
 80021d6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021d8:	f04f 32ff 	mov.w	r2, #4294967295
 80021dc:	69bb      	ldr	r3, [r7, #24]
 80021de:	fa02 f303 	lsl.w	r3, r2, r3
 80021e2:	43da      	mvns	r2, r3
 80021e4:	68bb      	ldr	r3, [r7, #8]
 80021e6:	401a      	ands	r2, r3
 80021e8:	697b      	ldr	r3, [r7, #20]
 80021ea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80021ec:	f04f 31ff 	mov.w	r1, #4294967295
 80021f0:	697b      	ldr	r3, [r7, #20]
 80021f2:	fa01 f303 	lsl.w	r3, r1, r3
 80021f6:	43d9      	mvns	r1, r3
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021fc:	4313      	orrs	r3, r2
         );
}
 80021fe:	4618      	mov	r0, r3
 8002200:	3724      	adds	r7, #36	; 0x24
 8002202:	46bd      	mov	sp, r7
 8002204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002208:	4770      	bx	lr

0800220a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800220a:	b580      	push	{r7, lr}
 800220c:	b082      	sub	sp, #8
 800220e:	af00      	add	r7, sp, #0
 8002210:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002212:	6878      	ldr	r0, [r7, #4]
 8002214:	f7ff ff4c 	bl	80020b0 <__NVIC_SetPriorityGrouping>
}
 8002218:	bf00      	nop
 800221a:	3708      	adds	r7, #8
 800221c:	46bd      	mov	sp, r7
 800221e:	bd80      	pop	{r7, pc}

08002220 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002220:	b580      	push	{r7, lr}
 8002222:	b086      	sub	sp, #24
 8002224:	af00      	add	r7, sp, #0
 8002226:	4603      	mov	r3, r0
 8002228:	60b9      	str	r1, [r7, #8]
 800222a:	607a      	str	r2, [r7, #4]
 800222c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800222e:	2300      	movs	r3, #0
 8002230:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002232:	f7ff ff61 	bl	80020f8 <__NVIC_GetPriorityGrouping>
 8002236:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002238:	687a      	ldr	r2, [r7, #4]
 800223a:	68b9      	ldr	r1, [r7, #8]
 800223c:	6978      	ldr	r0, [r7, #20]
 800223e:	f7ff ffb1 	bl	80021a4 <NVIC_EncodePriority>
 8002242:	4602      	mov	r2, r0
 8002244:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002248:	4611      	mov	r1, r2
 800224a:	4618      	mov	r0, r3
 800224c:	f7ff ff80 	bl	8002150 <__NVIC_SetPriority>
}
 8002250:	bf00      	nop
 8002252:	3718      	adds	r7, #24
 8002254:	46bd      	mov	sp, r7
 8002256:	bd80      	pop	{r7, pc}

08002258 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	b082      	sub	sp, #8
 800225c:	af00      	add	r7, sp, #0
 800225e:	4603      	mov	r3, r0
 8002260:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002262:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002266:	4618      	mov	r0, r3
 8002268:	f7ff ff54 	bl	8002114 <__NVIC_EnableIRQ>
}
 800226c:	bf00      	nop
 800226e:	3708      	adds	r7, #8
 8002270:	46bd      	mov	sp, r7
 8002272:	bd80      	pop	{r7, pc}

08002274 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002274:	b480      	push	{r7}
 8002276:	b089      	sub	sp, #36	; 0x24
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]
 800227c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800227e:	2300      	movs	r3, #0
 8002280:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002282:	2300      	movs	r3, #0
 8002284:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002286:	2300      	movs	r3, #0
 8002288:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800228a:	2300      	movs	r3, #0
 800228c:	61fb      	str	r3, [r7, #28]
 800228e:	e159      	b.n	8002544 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002290:	2201      	movs	r2, #1
 8002292:	69fb      	ldr	r3, [r7, #28]
 8002294:	fa02 f303 	lsl.w	r3, r2, r3
 8002298:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800229a:	683b      	ldr	r3, [r7, #0]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	697a      	ldr	r2, [r7, #20]
 80022a0:	4013      	ands	r3, r2
 80022a2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80022a4:	693a      	ldr	r2, [r7, #16]
 80022a6:	697b      	ldr	r3, [r7, #20]
 80022a8:	429a      	cmp	r2, r3
 80022aa:	f040 8148 	bne.w	800253e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80022ae:	683b      	ldr	r3, [r7, #0]
 80022b0:	685b      	ldr	r3, [r3, #4]
 80022b2:	f003 0303 	and.w	r3, r3, #3
 80022b6:	2b01      	cmp	r3, #1
 80022b8:	d005      	beq.n	80022c6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80022ba:	683b      	ldr	r3, [r7, #0]
 80022bc:	685b      	ldr	r3, [r3, #4]
 80022be:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80022c2:	2b02      	cmp	r3, #2
 80022c4:	d130      	bne.n	8002328 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	689b      	ldr	r3, [r3, #8]
 80022ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80022cc:	69fb      	ldr	r3, [r7, #28]
 80022ce:	005b      	lsls	r3, r3, #1
 80022d0:	2203      	movs	r2, #3
 80022d2:	fa02 f303 	lsl.w	r3, r2, r3
 80022d6:	43db      	mvns	r3, r3
 80022d8:	69ba      	ldr	r2, [r7, #24]
 80022da:	4013      	ands	r3, r2
 80022dc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80022de:	683b      	ldr	r3, [r7, #0]
 80022e0:	68da      	ldr	r2, [r3, #12]
 80022e2:	69fb      	ldr	r3, [r7, #28]
 80022e4:	005b      	lsls	r3, r3, #1
 80022e6:	fa02 f303 	lsl.w	r3, r2, r3
 80022ea:	69ba      	ldr	r2, [r7, #24]
 80022ec:	4313      	orrs	r3, r2
 80022ee:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	69ba      	ldr	r2, [r7, #24]
 80022f4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	685b      	ldr	r3, [r3, #4]
 80022fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80022fc:	2201      	movs	r2, #1
 80022fe:	69fb      	ldr	r3, [r7, #28]
 8002300:	fa02 f303 	lsl.w	r3, r2, r3
 8002304:	43db      	mvns	r3, r3
 8002306:	69ba      	ldr	r2, [r7, #24]
 8002308:	4013      	ands	r3, r2
 800230a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800230c:	683b      	ldr	r3, [r7, #0]
 800230e:	685b      	ldr	r3, [r3, #4]
 8002310:	091b      	lsrs	r3, r3, #4
 8002312:	f003 0201 	and.w	r2, r3, #1
 8002316:	69fb      	ldr	r3, [r7, #28]
 8002318:	fa02 f303 	lsl.w	r3, r2, r3
 800231c:	69ba      	ldr	r2, [r7, #24]
 800231e:	4313      	orrs	r3, r2
 8002320:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	69ba      	ldr	r2, [r7, #24]
 8002326:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002328:	683b      	ldr	r3, [r7, #0]
 800232a:	685b      	ldr	r3, [r3, #4]
 800232c:	f003 0303 	and.w	r3, r3, #3
 8002330:	2b03      	cmp	r3, #3
 8002332:	d017      	beq.n	8002364 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	68db      	ldr	r3, [r3, #12]
 8002338:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800233a:	69fb      	ldr	r3, [r7, #28]
 800233c:	005b      	lsls	r3, r3, #1
 800233e:	2203      	movs	r2, #3
 8002340:	fa02 f303 	lsl.w	r3, r2, r3
 8002344:	43db      	mvns	r3, r3
 8002346:	69ba      	ldr	r2, [r7, #24]
 8002348:	4013      	ands	r3, r2
 800234a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800234c:	683b      	ldr	r3, [r7, #0]
 800234e:	689a      	ldr	r2, [r3, #8]
 8002350:	69fb      	ldr	r3, [r7, #28]
 8002352:	005b      	lsls	r3, r3, #1
 8002354:	fa02 f303 	lsl.w	r3, r2, r3
 8002358:	69ba      	ldr	r2, [r7, #24]
 800235a:	4313      	orrs	r3, r2
 800235c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	69ba      	ldr	r2, [r7, #24]
 8002362:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002364:	683b      	ldr	r3, [r7, #0]
 8002366:	685b      	ldr	r3, [r3, #4]
 8002368:	f003 0303 	and.w	r3, r3, #3
 800236c:	2b02      	cmp	r3, #2
 800236e:	d123      	bne.n	80023b8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002370:	69fb      	ldr	r3, [r7, #28]
 8002372:	08da      	lsrs	r2, r3, #3
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	3208      	adds	r2, #8
 8002378:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800237c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800237e:	69fb      	ldr	r3, [r7, #28]
 8002380:	f003 0307 	and.w	r3, r3, #7
 8002384:	009b      	lsls	r3, r3, #2
 8002386:	220f      	movs	r2, #15
 8002388:	fa02 f303 	lsl.w	r3, r2, r3
 800238c:	43db      	mvns	r3, r3
 800238e:	69ba      	ldr	r2, [r7, #24]
 8002390:	4013      	ands	r3, r2
 8002392:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002394:	683b      	ldr	r3, [r7, #0]
 8002396:	691a      	ldr	r2, [r3, #16]
 8002398:	69fb      	ldr	r3, [r7, #28]
 800239a:	f003 0307 	and.w	r3, r3, #7
 800239e:	009b      	lsls	r3, r3, #2
 80023a0:	fa02 f303 	lsl.w	r3, r2, r3
 80023a4:	69ba      	ldr	r2, [r7, #24]
 80023a6:	4313      	orrs	r3, r2
 80023a8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80023aa:	69fb      	ldr	r3, [r7, #28]
 80023ac:	08da      	lsrs	r2, r3, #3
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	3208      	adds	r2, #8
 80023b2:	69b9      	ldr	r1, [r7, #24]
 80023b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80023be:	69fb      	ldr	r3, [r7, #28]
 80023c0:	005b      	lsls	r3, r3, #1
 80023c2:	2203      	movs	r2, #3
 80023c4:	fa02 f303 	lsl.w	r3, r2, r3
 80023c8:	43db      	mvns	r3, r3
 80023ca:	69ba      	ldr	r2, [r7, #24]
 80023cc:	4013      	ands	r3, r2
 80023ce:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80023d0:	683b      	ldr	r3, [r7, #0]
 80023d2:	685b      	ldr	r3, [r3, #4]
 80023d4:	f003 0203 	and.w	r2, r3, #3
 80023d8:	69fb      	ldr	r3, [r7, #28]
 80023da:	005b      	lsls	r3, r3, #1
 80023dc:	fa02 f303 	lsl.w	r3, r2, r3
 80023e0:	69ba      	ldr	r2, [r7, #24]
 80023e2:	4313      	orrs	r3, r2
 80023e4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	69ba      	ldr	r2, [r7, #24]
 80023ea:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80023ec:	683b      	ldr	r3, [r7, #0]
 80023ee:	685b      	ldr	r3, [r3, #4]
 80023f0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	f000 80a2 	beq.w	800253e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80023fa:	2300      	movs	r3, #0
 80023fc:	60fb      	str	r3, [r7, #12]
 80023fe:	4b57      	ldr	r3, [pc, #348]	; (800255c <HAL_GPIO_Init+0x2e8>)
 8002400:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002402:	4a56      	ldr	r2, [pc, #344]	; (800255c <HAL_GPIO_Init+0x2e8>)
 8002404:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002408:	6453      	str	r3, [r2, #68]	; 0x44
 800240a:	4b54      	ldr	r3, [pc, #336]	; (800255c <HAL_GPIO_Init+0x2e8>)
 800240c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800240e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002412:	60fb      	str	r3, [r7, #12]
 8002414:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002416:	4a52      	ldr	r2, [pc, #328]	; (8002560 <HAL_GPIO_Init+0x2ec>)
 8002418:	69fb      	ldr	r3, [r7, #28]
 800241a:	089b      	lsrs	r3, r3, #2
 800241c:	3302      	adds	r3, #2
 800241e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002422:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002424:	69fb      	ldr	r3, [r7, #28]
 8002426:	f003 0303 	and.w	r3, r3, #3
 800242a:	009b      	lsls	r3, r3, #2
 800242c:	220f      	movs	r2, #15
 800242e:	fa02 f303 	lsl.w	r3, r2, r3
 8002432:	43db      	mvns	r3, r3
 8002434:	69ba      	ldr	r2, [r7, #24]
 8002436:	4013      	ands	r3, r2
 8002438:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	4a49      	ldr	r2, [pc, #292]	; (8002564 <HAL_GPIO_Init+0x2f0>)
 800243e:	4293      	cmp	r3, r2
 8002440:	d019      	beq.n	8002476 <HAL_GPIO_Init+0x202>
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	4a48      	ldr	r2, [pc, #288]	; (8002568 <HAL_GPIO_Init+0x2f4>)
 8002446:	4293      	cmp	r3, r2
 8002448:	d013      	beq.n	8002472 <HAL_GPIO_Init+0x1fe>
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	4a47      	ldr	r2, [pc, #284]	; (800256c <HAL_GPIO_Init+0x2f8>)
 800244e:	4293      	cmp	r3, r2
 8002450:	d00d      	beq.n	800246e <HAL_GPIO_Init+0x1fa>
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	4a46      	ldr	r2, [pc, #280]	; (8002570 <HAL_GPIO_Init+0x2fc>)
 8002456:	4293      	cmp	r3, r2
 8002458:	d007      	beq.n	800246a <HAL_GPIO_Init+0x1f6>
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	4a45      	ldr	r2, [pc, #276]	; (8002574 <HAL_GPIO_Init+0x300>)
 800245e:	4293      	cmp	r3, r2
 8002460:	d101      	bne.n	8002466 <HAL_GPIO_Init+0x1f2>
 8002462:	2304      	movs	r3, #4
 8002464:	e008      	b.n	8002478 <HAL_GPIO_Init+0x204>
 8002466:	2307      	movs	r3, #7
 8002468:	e006      	b.n	8002478 <HAL_GPIO_Init+0x204>
 800246a:	2303      	movs	r3, #3
 800246c:	e004      	b.n	8002478 <HAL_GPIO_Init+0x204>
 800246e:	2302      	movs	r3, #2
 8002470:	e002      	b.n	8002478 <HAL_GPIO_Init+0x204>
 8002472:	2301      	movs	r3, #1
 8002474:	e000      	b.n	8002478 <HAL_GPIO_Init+0x204>
 8002476:	2300      	movs	r3, #0
 8002478:	69fa      	ldr	r2, [r7, #28]
 800247a:	f002 0203 	and.w	r2, r2, #3
 800247e:	0092      	lsls	r2, r2, #2
 8002480:	4093      	lsls	r3, r2
 8002482:	69ba      	ldr	r2, [r7, #24]
 8002484:	4313      	orrs	r3, r2
 8002486:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002488:	4935      	ldr	r1, [pc, #212]	; (8002560 <HAL_GPIO_Init+0x2ec>)
 800248a:	69fb      	ldr	r3, [r7, #28]
 800248c:	089b      	lsrs	r3, r3, #2
 800248e:	3302      	adds	r3, #2
 8002490:	69ba      	ldr	r2, [r7, #24]
 8002492:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002496:	4b38      	ldr	r3, [pc, #224]	; (8002578 <HAL_GPIO_Init+0x304>)
 8002498:	689b      	ldr	r3, [r3, #8]
 800249a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800249c:	693b      	ldr	r3, [r7, #16]
 800249e:	43db      	mvns	r3, r3
 80024a0:	69ba      	ldr	r2, [r7, #24]
 80024a2:	4013      	ands	r3, r2
 80024a4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80024a6:	683b      	ldr	r3, [r7, #0]
 80024a8:	685b      	ldr	r3, [r3, #4]
 80024aa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d003      	beq.n	80024ba <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80024b2:	69ba      	ldr	r2, [r7, #24]
 80024b4:	693b      	ldr	r3, [r7, #16]
 80024b6:	4313      	orrs	r3, r2
 80024b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80024ba:	4a2f      	ldr	r2, [pc, #188]	; (8002578 <HAL_GPIO_Init+0x304>)
 80024bc:	69bb      	ldr	r3, [r7, #24]
 80024be:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80024c0:	4b2d      	ldr	r3, [pc, #180]	; (8002578 <HAL_GPIO_Init+0x304>)
 80024c2:	68db      	ldr	r3, [r3, #12]
 80024c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024c6:	693b      	ldr	r3, [r7, #16]
 80024c8:	43db      	mvns	r3, r3
 80024ca:	69ba      	ldr	r2, [r7, #24]
 80024cc:	4013      	ands	r3, r2
 80024ce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80024d0:	683b      	ldr	r3, [r7, #0]
 80024d2:	685b      	ldr	r3, [r3, #4]
 80024d4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d003      	beq.n	80024e4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80024dc:	69ba      	ldr	r2, [r7, #24]
 80024de:	693b      	ldr	r3, [r7, #16]
 80024e0:	4313      	orrs	r3, r2
 80024e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80024e4:	4a24      	ldr	r2, [pc, #144]	; (8002578 <HAL_GPIO_Init+0x304>)
 80024e6:	69bb      	ldr	r3, [r7, #24]
 80024e8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80024ea:	4b23      	ldr	r3, [pc, #140]	; (8002578 <HAL_GPIO_Init+0x304>)
 80024ec:	685b      	ldr	r3, [r3, #4]
 80024ee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024f0:	693b      	ldr	r3, [r7, #16]
 80024f2:	43db      	mvns	r3, r3
 80024f4:	69ba      	ldr	r2, [r7, #24]
 80024f6:	4013      	ands	r3, r2
 80024f8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80024fa:	683b      	ldr	r3, [r7, #0]
 80024fc:	685b      	ldr	r3, [r3, #4]
 80024fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002502:	2b00      	cmp	r3, #0
 8002504:	d003      	beq.n	800250e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002506:	69ba      	ldr	r2, [r7, #24]
 8002508:	693b      	ldr	r3, [r7, #16]
 800250a:	4313      	orrs	r3, r2
 800250c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800250e:	4a1a      	ldr	r2, [pc, #104]	; (8002578 <HAL_GPIO_Init+0x304>)
 8002510:	69bb      	ldr	r3, [r7, #24]
 8002512:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002514:	4b18      	ldr	r3, [pc, #96]	; (8002578 <HAL_GPIO_Init+0x304>)
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800251a:	693b      	ldr	r3, [r7, #16]
 800251c:	43db      	mvns	r3, r3
 800251e:	69ba      	ldr	r2, [r7, #24]
 8002520:	4013      	ands	r3, r2
 8002522:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002524:	683b      	ldr	r3, [r7, #0]
 8002526:	685b      	ldr	r3, [r3, #4]
 8002528:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800252c:	2b00      	cmp	r3, #0
 800252e:	d003      	beq.n	8002538 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002530:	69ba      	ldr	r2, [r7, #24]
 8002532:	693b      	ldr	r3, [r7, #16]
 8002534:	4313      	orrs	r3, r2
 8002536:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002538:	4a0f      	ldr	r2, [pc, #60]	; (8002578 <HAL_GPIO_Init+0x304>)
 800253a:	69bb      	ldr	r3, [r7, #24]
 800253c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800253e:	69fb      	ldr	r3, [r7, #28]
 8002540:	3301      	adds	r3, #1
 8002542:	61fb      	str	r3, [r7, #28]
 8002544:	69fb      	ldr	r3, [r7, #28]
 8002546:	2b0f      	cmp	r3, #15
 8002548:	f67f aea2 	bls.w	8002290 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800254c:	bf00      	nop
 800254e:	bf00      	nop
 8002550:	3724      	adds	r7, #36	; 0x24
 8002552:	46bd      	mov	sp, r7
 8002554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002558:	4770      	bx	lr
 800255a:	bf00      	nop
 800255c:	40023800 	.word	0x40023800
 8002560:	40013800 	.word	0x40013800
 8002564:	40020000 	.word	0x40020000
 8002568:	40020400 	.word	0x40020400
 800256c:	40020800 	.word	0x40020800
 8002570:	40020c00 	.word	0x40020c00
 8002574:	40021000 	.word	0x40021000
 8002578:	40013c00 	.word	0x40013c00

0800257c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800257c:	b480      	push	{r7}
 800257e:	b085      	sub	sp, #20
 8002580:	af00      	add	r7, sp, #0
 8002582:	6078      	str	r0, [r7, #4]
 8002584:	460b      	mov	r3, r1
 8002586:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	691a      	ldr	r2, [r3, #16]
 800258c:	887b      	ldrh	r3, [r7, #2]
 800258e:	4013      	ands	r3, r2
 8002590:	2b00      	cmp	r3, #0
 8002592:	d002      	beq.n	800259a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002594:	2301      	movs	r3, #1
 8002596:	73fb      	strb	r3, [r7, #15]
 8002598:	e001      	b.n	800259e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800259a:	2300      	movs	r3, #0
 800259c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800259e:	7bfb      	ldrb	r3, [r7, #15]
}
 80025a0:	4618      	mov	r0, r3
 80025a2:	3714      	adds	r7, #20
 80025a4:	46bd      	mov	sp, r7
 80025a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025aa:	4770      	bx	lr

080025ac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80025ac:	b480      	push	{r7}
 80025ae:	b083      	sub	sp, #12
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]
 80025b4:	460b      	mov	r3, r1
 80025b6:	807b      	strh	r3, [r7, #2]
 80025b8:	4613      	mov	r3, r2
 80025ba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80025bc:	787b      	ldrb	r3, [r7, #1]
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d003      	beq.n	80025ca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80025c2:	887a      	ldrh	r2, [r7, #2]
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80025c8:	e003      	b.n	80025d2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80025ca:	887b      	ldrh	r3, [r7, #2]
 80025cc:	041a      	lsls	r2, r3, #16
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	619a      	str	r2, [r3, #24]
}
 80025d2:	bf00      	nop
 80025d4:	370c      	adds	r7, #12
 80025d6:	46bd      	mov	sp, r7
 80025d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025dc:	4770      	bx	lr
	...

080025e0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80025e0:	b580      	push	{r7, lr}
 80025e2:	b084      	sub	sp, #16
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d101      	bne.n	80025f2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80025ee:	2301      	movs	r3, #1
 80025f0:	e12b      	b.n	800284a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80025f8:	b2db      	uxtb	r3, r3
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d106      	bne.n	800260c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	2200      	movs	r2, #0
 8002602:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002606:	6878      	ldr	r0, [r7, #4]
 8002608:	f7ff faa0 	bl	8001b4c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	2224      	movs	r2, #36	; 0x24
 8002610:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	681a      	ldr	r2, [r3, #0]
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	f022 0201 	bic.w	r2, r2, #1
 8002622:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	681a      	ldr	r2, [r3, #0]
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002632:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	681a      	ldr	r2, [r3, #0]
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002642:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002644:	f002 fe76 	bl	8005334 <HAL_RCC_GetPCLK1Freq>
 8002648:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	685b      	ldr	r3, [r3, #4]
 800264e:	4a81      	ldr	r2, [pc, #516]	; (8002854 <HAL_I2C_Init+0x274>)
 8002650:	4293      	cmp	r3, r2
 8002652:	d807      	bhi.n	8002664 <HAL_I2C_Init+0x84>
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	4a80      	ldr	r2, [pc, #512]	; (8002858 <HAL_I2C_Init+0x278>)
 8002658:	4293      	cmp	r3, r2
 800265a:	bf94      	ite	ls
 800265c:	2301      	movls	r3, #1
 800265e:	2300      	movhi	r3, #0
 8002660:	b2db      	uxtb	r3, r3
 8002662:	e006      	b.n	8002672 <HAL_I2C_Init+0x92>
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	4a7d      	ldr	r2, [pc, #500]	; (800285c <HAL_I2C_Init+0x27c>)
 8002668:	4293      	cmp	r3, r2
 800266a:	bf94      	ite	ls
 800266c:	2301      	movls	r3, #1
 800266e:	2300      	movhi	r3, #0
 8002670:	b2db      	uxtb	r3, r3
 8002672:	2b00      	cmp	r3, #0
 8002674:	d001      	beq.n	800267a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002676:	2301      	movs	r3, #1
 8002678:	e0e7      	b.n	800284a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	4a78      	ldr	r2, [pc, #480]	; (8002860 <HAL_I2C_Init+0x280>)
 800267e:	fba2 2303 	umull	r2, r3, r2, r3
 8002682:	0c9b      	lsrs	r3, r3, #18
 8002684:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	685b      	ldr	r3, [r3, #4]
 800268c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	68ba      	ldr	r2, [r7, #8]
 8002696:	430a      	orrs	r2, r1
 8002698:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	6a1b      	ldr	r3, [r3, #32]
 80026a0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	685b      	ldr	r3, [r3, #4]
 80026a8:	4a6a      	ldr	r2, [pc, #424]	; (8002854 <HAL_I2C_Init+0x274>)
 80026aa:	4293      	cmp	r3, r2
 80026ac:	d802      	bhi.n	80026b4 <HAL_I2C_Init+0xd4>
 80026ae:	68bb      	ldr	r3, [r7, #8]
 80026b0:	3301      	adds	r3, #1
 80026b2:	e009      	b.n	80026c8 <HAL_I2C_Init+0xe8>
 80026b4:	68bb      	ldr	r3, [r7, #8]
 80026b6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80026ba:	fb02 f303 	mul.w	r3, r2, r3
 80026be:	4a69      	ldr	r2, [pc, #420]	; (8002864 <HAL_I2C_Init+0x284>)
 80026c0:	fba2 2303 	umull	r2, r3, r2, r3
 80026c4:	099b      	lsrs	r3, r3, #6
 80026c6:	3301      	adds	r3, #1
 80026c8:	687a      	ldr	r2, [r7, #4]
 80026ca:	6812      	ldr	r2, [r2, #0]
 80026cc:	430b      	orrs	r3, r1
 80026ce:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	69db      	ldr	r3, [r3, #28]
 80026d6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80026da:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	685b      	ldr	r3, [r3, #4]
 80026e2:	495c      	ldr	r1, [pc, #368]	; (8002854 <HAL_I2C_Init+0x274>)
 80026e4:	428b      	cmp	r3, r1
 80026e6:	d819      	bhi.n	800271c <HAL_I2C_Init+0x13c>
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	1e59      	subs	r1, r3, #1
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	685b      	ldr	r3, [r3, #4]
 80026f0:	005b      	lsls	r3, r3, #1
 80026f2:	fbb1 f3f3 	udiv	r3, r1, r3
 80026f6:	1c59      	adds	r1, r3, #1
 80026f8:	f640 73fc 	movw	r3, #4092	; 0xffc
 80026fc:	400b      	ands	r3, r1
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d00a      	beq.n	8002718 <HAL_I2C_Init+0x138>
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	1e59      	subs	r1, r3, #1
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	685b      	ldr	r3, [r3, #4]
 800270a:	005b      	lsls	r3, r3, #1
 800270c:	fbb1 f3f3 	udiv	r3, r1, r3
 8002710:	3301      	adds	r3, #1
 8002712:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002716:	e051      	b.n	80027bc <HAL_I2C_Init+0x1dc>
 8002718:	2304      	movs	r3, #4
 800271a:	e04f      	b.n	80027bc <HAL_I2C_Init+0x1dc>
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	689b      	ldr	r3, [r3, #8]
 8002720:	2b00      	cmp	r3, #0
 8002722:	d111      	bne.n	8002748 <HAL_I2C_Init+0x168>
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	1e58      	subs	r0, r3, #1
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	6859      	ldr	r1, [r3, #4]
 800272c:	460b      	mov	r3, r1
 800272e:	005b      	lsls	r3, r3, #1
 8002730:	440b      	add	r3, r1
 8002732:	fbb0 f3f3 	udiv	r3, r0, r3
 8002736:	3301      	adds	r3, #1
 8002738:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800273c:	2b00      	cmp	r3, #0
 800273e:	bf0c      	ite	eq
 8002740:	2301      	moveq	r3, #1
 8002742:	2300      	movne	r3, #0
 8002744:	b2db      	uxtb	r3, r3
 8002746:	e012      	b.n	800276e <HAL_I2C_Init+0x18e>
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	1e58      	subs	r0, r3, #1
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	6859      	ldr	r1, [r3, #4]
 8002750:	460b      	mov	r3, r1
 8002752:	009b      	lsls	r3, r3, #2
 8002754:	440b      	add	r3, r1
 8002756:	0099      	lsls	r1, r3, #2
 8002758:	440b      	add	r3, r1
 800275a:	fbb0 f3f3 	udiv	r3, r0, r3
 800275e:	3301      	adds	r3, #1
 8002760:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002764:	2b00      	cmp	r3, #0
 8002766:	bf0c      	ite	eq
 8002768:	2301      	moveq	r3, #1
 800276a:	2300      	movne	r3, #0
 800276c:	b2db      	uxtb	r3, r3
 800276e:	2b00      	cmp	r3, #0
 8002770:	d001      	beq.n	8002776 <HAL_I2C_Init+0x196>
 8002772:	2301      	movs	r3, #1
 8002774:	e022      	b.n	80027bc <HAL_I2C_Init+0x1dc>
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	689b      	ldr	r3, [r3, #8]
 800277a:	2b00      	cmp	r3, #0
 800277c:	d10e      	bne.n	800279c <HAL_I2C_Init+0x1bc>
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	1e58      	subs	r0, r3, #1
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	6859      	ldr	r1, [r3, #4]
 8002786:	460b      	mov	r3, r1
 8002788:	005b      	lsls	r3, r3, #1
 800278a:	440b      	add	r3, r1
 800278c:	fbb0 f3f3 	udiv	r3, r0, r3
 8002790:	3301      	adds	r3, #1
 8002792:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002796:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800279a:	e00f      	b.n	80027bc <HAL_I2C_Init+0x1dc>
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	1e58      	subs	r0, r3, #1
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	6859      	ldr	r1, [r3, #4]
 80027a4:	460b      	mov	r3, r1
 80027a6:	009b      	lsls	r3, r3, #2
 80027a8:	440b      	add	r3, r1
 80027aa:	0099      	lsls	r1, r3, #2
 80027ac:	440b      	add	r3, r1
 80027ae:	fbb0 f3f3 	udiv	r3, r0, r3
 80027b2:	3301      	adds	r3, #1
 80027b4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80027b8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80027bc:	6879      	ldr	r1, [r7, #4]
 80027be:	6809      	ldr	r1, [r1, #0]
 80027c0:	4313      	orrs	r3, r2
 80027c2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	69da      	ldr	r2, [r3, #28]
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	6a1b      	ldr	r3, [r3, #32]
 80027d6:	431a      	orrs	r2, r3
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	430a      	orrs	r2, r1
 80027de:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	689b      	ldr	r3, [r3, #8]
 80027e6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80027ea:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80027ee:	687a      	ldr	r2, [r7, #4]
 80027f0:	6911      	ldr	r1, [r2, #16]
 80027f2:	687a      	ldr	r2, [r7, #4]
 80027f4:	68d2      	ldr	r2, [r2, #12]
 80027f6:	4311      	orrs	r1, r2
 80027f8:	687a      	ldr	r2, [r7, #4]
 80027fa:	6812      	ldr	r2, [r2, #0]
 80027fc:	430b      	orrs	r3, r1
 80027fe:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	68db      	ldr	r3, [r3, #12]
 8002806:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	695a      	ldr	r2, [r3, #20]
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	699b      	ldr	r3, [r3, #24]
 8002812:	431a      	orrs	r2, r3
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	430a      	orrs	r2, r1
 800281a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	681a      	ldr	r2, [r3, #0]
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f042 0201 	orr.w	r2, r2, #1
 800282a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	2200      	movs	r2, #0
 8002830:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	2220      	movs	r2, #32
 8002836:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	2200      	movs	r2, #0
 800283e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	2200      	movs	r2, #0
 8002844:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002848:	2300      	movs	r3, #0
}
 800284a:	4618      	mov	r0, r3
 800284c:	3710      	adds	r7, #16
 800284e:	46bd      	mov	sp, r7
 8002850:	bd80      	pop	{r7, pc}
 8002852:	bf00      	nop
 8002854:	000186a0 	.word	0x000186a0
 8002858:	001e847f 	.word	0x001e847f
 800285c:	003d08ff 	.word	0x003d08ff
 8002860:	431bde83 	.word	0x431bde83
 8002864:	10624dd3 	.word	0x10624dd3

08002868 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002868:	b580      	push	{r7, lr}
 800286a:	b088      	sub	sp, #32
 800286c:	af02      	add	r7, sp, #8
 800286e:	60f8      	str	r0, [r7, #12]
 8002870:	4608      	mov	r0, r1
 8002872:	4611      	mov	r1, r2
 8002874:	461a      	mov	r2, r3
 8002876:	4603      	mov	r3, r0
 8002878:	817b      	strh	r3, [r7, #10]
 800287a:	460b      	mov	r3, r1
 800287c:	813b      	strh	r3, [r7, #8]
 800287e:	4613      	mov	r3, r2
 8002880:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002882:	f7ff fbe5 	bl	8002050 <HAL_GetTick>
 8002886:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800288e:	b2db      	uxtb	r3, r3
 8002890:	2b20      	cmp	r3, #32
 8002892:	f040 80d9 	bne.w	8002a48 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002896:	697b      	ldr	r3, [r7, #20]
 8002898:	9300      	str	r3, [sp, #0]
 800289a:	2319      	movs	r3, #25
 800289c:	2201      	movs	r2, #1
 800289e:	496d      	ldr	r1, [pc, #436]	; (8002a54 <HAL_I2C_Mem_Write+0x1ec>)
 80028a0:	68f8      	ldr	r0, [r7, #12]
 80028a2:	f000 fc7f 	bl	80031a4 <I2C_WaitOnFlagUntilTimeout>
 80028a6:	4603      	mov	r3, r0
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d001      	beq.n	80028b0 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80028ac:	2302      	movs	r3, #2
 80028ae:	e0cc      	b.n	8002a4a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80028b6:	2b01      	cmp	r3, #1
 80028b8:	d101      	bne.n	80028be <HAL_I2C_Mem_Write+0x56>
 80028ba:	2302      	movs	r3, #2
 80028bc:	e0c5      	b.n	8002a4a <HAL_I2C_Mem_Write+0x1e2>
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	2201      	movs	r2, #1
 80028c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	f003 0301 	and.w	r3, r3, #1
 80028d0:	2b01      	cmp	r3, #1
 80028d2:	d007      	beq.n	80028e4 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	681a      	ldr	r2, [r3, #0]
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f042 0201 	orr.w	r2, r2, #1
 80028e2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	681a      	ldr	r2, [r3, #0]
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80028f2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	2221      	movs	r2, #33	; 0x21
 80028f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	2240      	movs	r2, #64	; 0x40
 8002900:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	2200      	movs	r2, #0
 8002908:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	6a3a      	ldr	r2, [r7, #32]
 800290e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002914:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800291a:	b29a      	uxth	r2, r3
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	4a4d      	ldr	r2, [pc, #308]	; (8002a58 <HAL_I2C_Mem_Write+0x1f0>)
 8002924:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002926:	88f8      	ldrh	r0, [r7, #6]
 8002928:	893a      	ldrh	r2, [r7, #8]
 800292a:	8979      	ldrh	r1, [r7, #10]
 800292c:	697b      	ldr	r3, [r7, #20]
 800292e:	9301      	str	r3, [sp, #4]
 8002930:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002932:	9300      	str	r3, [sp, #0]
 8002934:	4603      	mov	r3, r0
 8002936:	68f8      	ldr	r0, [r7, #12]
 8002938:	f000 fab6 	bl	8002ea8 <I2C_RequestMemoryWrite>
 800293c:	4603      	mov	r3, r0
 800293e:	2b00      	cmp	r3, #0
 8002940:	d052      	beq.n	80029e8 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8002942:	2301      	movs	r3, #1
 8002944:	e081      	b.n	8002a4a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002946:	697a      	ldr	r2, [r7, #20]
 8002948:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800294a:	68f8      	ldr	r0, [r7, #12]
 800294c:	f000 fd00 	bl	8003350 <I2C_WaitOnTXEFlagUntilTimeout>
 8002950:	4603      	mov	r3, r0
 8002952:	2b00      	cmp	r3, #0
 8002954:	d00d      	beq.n	8002972 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800295a:	2b04      	cmp	r3, #4
 800295c:	d107      	bne.n	800296e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	681a      	ldr	r2, [r3, #0]
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800296c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800296e:	2301      	movs	r3, #1
 8002970:	e06b      	b.n	8002a4a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002976:	781a      	ldrb	r2, [r3, #0]
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002982:	1c5a      	adds	r2, r3, #1
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800298c:	3b01      	subs	r3, #1
 800298e:	b29a      	uxth	r2, r3
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002998:	b29b      	uxth	r3, r3
 800299a:	3b01      	subs	r3, #1
 800299c:	b29a      	uxth	r2, r3
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	695b      	ldr	r3, [r3, #20]
 80029a8:	f003 0304 	and.w	r3, r3, #4
 80029ac:	2b04      	cmp	r3, #4
 80029ae:	d11b      	bne.n	80029e8 <HAL_I2C_Mem_Write+0x180>
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d017      	beq.n	80029e8 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029bc:	781a      	ldrb	r2, [r3, #0]
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029c8:	1c5a      	adds	r2, r3, #1
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80029d2:	3b01      	subs	r3, #1
 80029d4:	b29a      	uxth	r2, r3
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80029de:	b29b      	uxth	r3, r3
 80029e0:	3b01      	subs	r3, #1
 80029e2:	b29a      	uxth	r2, r3
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d1aa      	bne.n	8002946 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80029f0:	697a      	ldr	r2, [r7, #20]
 80029f2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80029f4:	68f8      	ldr	r0, [r7, #12]
 80029f6:	f000 fcec 	bl	80033d2 <I2C_WaitOnBTFFlagUntilTimeout>
 80029fa:	4603      	mov	r3, r0
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d00d      	beq.n	8002a1c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a04:	2b04      	cmp	r3, #4
 8002a06:	d107      	bne.n	8002a18 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	681a      	ldr	r2, [r3, #0]
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002a16:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002a18:	2301      	movs	r3, #1
 8002a1a:	e016      	b.n	8002a4a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	681a      	ldr	r2, [r3, #0]
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002a2a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	2220      	movs	r2, #32
 8002a30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	2200      	movs	r2, #0
 8002a38:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	2200      	movs	r2, #0
 8002a40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002a44:	2300      	movs	r3, #0
 8002a46:	e000      	b.n	8002a4a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8002a48:	2302      	movs	r3, #2
  }
}
 8002a4a:	4618      	mov	r0, r3
 8002a4c:	3718      	adds	r7, #24
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	bd80      	pop	{r7, pc}
 8002a52:	bf00      	nop
 8002a54:	00100002 	.word	0x00100002
 8002a58:	ffff0000 	.word	0xffff0000

08002a5c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	b08c      	sub	sp, #48	; 0x30
 8002a60:	af02      	add	r7, sp, #8
 8002a62:	60f8      	str	r0, [r7, #12]
 8002a64:	4608      	mov	r0, r1
 8002a66:	4611      	mov	r1, r2
 8002a68:	461a      	mov	r2, r3
 8002a6a:	4603      	mov	r3, r0
 8002a6c:	817b      	strh	r3, [r7, #10]
 8002a6e:	460b      	mov	r3, r1
 8002a70:	813b      	strh	r3, [r7, #8]
 8002a72:	4613      	mov	r3, r2
 8002a74:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002a76:	f7ff faeb 	bl	8002050 <HAL_GetTick>
 8002a7a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002a82:	b2db      	uxtb	r3, r3
 8002a84:	2b20      	cmp	r3, #32
 8002a86:	f040 8208 	bne.w	8002e9a <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002a8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a8c:	9300      	str	r3, [sp, #0]
 8002a8e:	2319      	movs	r3, #25
 8002a90:	2201      	movs	r2, #1
 8002a92:	497b      	ldr	r1, [pc, #492]	; (8002c80 <HAL_I2C_Mem_Read+0x224>)
 8002a94:	68f8      	ldr	r0, [r7, #12]
 8002a96:	f000 fb85 	bl	80031a4 <I2C_WaitOnFlagUntilTimeout>
 8002a9a:	4603      	mov	r3, r0
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d001      	beq.n	8002aa4 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8002aa0:	2302      	movs	r3, #2
 8002aa2:	e1fb      	b.n	8002e9c <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002aaa:	2b01      	cmp	r3, #1
 8002aac:	d101      	bne.n	8002ab2 <HAL_I2C_Mem_Read+0x56>
 8002aae:	2302      	movs	r3, #2
 8002ab0:	e1f4      	b.n	8002e9c <HAL_I2C_Mem_Read+0x440>
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	2201      	movs	r2, #1
 8002ab6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	f003 0301 	and.w	r3, r3, #1
 8002ac4:	2b01      	cmp	r3, #1
 8002ac6:	d007      	beq.n	8002ad8 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	681a      	ldr	r2, [r3, #0]
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f042 0201 	orr.w	r2, r2, #1
 8002ad6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	681a      	ldr	r2, [r3, #0]
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002ae6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	2222      	movs	r2, #34	; 0x22
 8002aec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	2240      	movs	r2, #64	; 0x40
 8002af4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	2200      	movs	r2, #0
 8002afc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002b02:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8002b08:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b0e:	b29a      	uxth	r2, r3
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	4a5b      	ldr	r2, [pc, #364]	; (8002c84 <HAL_I2C_Mem_Read+0x228>)
 8002b18:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002b1a:	88f8      	ldrh	r0, [r7, #6]
 8002b1c:	893a      	ldrh	r2, [r7, #8]
 8002b1e:	8979      	ldrh	r1, [r7, #10]
 8002b20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b22:	9301      	str	r3, [sp, #4]
 8002b24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002b26:	9300      	str	r3, [sp, #0]
 8002b28:	4603      	mov	r3, r0
 8002b2a:	68f8      	ldr	r0, [r7, #12]
 8002b2c:	f000 fa52 	bl	8002fd4 <I2C_RequestMemoryRead>
 8002b30:	4603      	mov	r3, r0
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d001      	beq.n	8002b3a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8002b36:	2301      	movs	r3, #1
 8002b38:	e1b0      	b.n	8002e9c <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d113      	bne.n	8002b6a <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002b42:	2300      	movs	r3, #0
 8002b44:	623b      	str	r3, [r7, #32]
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	695b      	ldr	r3, [r3, #20]
 8002b4c:	623b      	str	r3, [r7, #32]
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	699b      	ldr	r3, [r3, #24]
 8002b54:	623b      	str	r3, [r7, #32]
 8002b56:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	681a      	ldr	r2, [r3, #0]
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002b66:	601a      	str	r2, [r3, #0]
 8002b68:	e184      	b.n	8002e74 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b6e:	2b01      	cmp	r3, #1
 8002b70:	d11b      	bne.n	8002baa <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	681a      	ldr	r2, [r3, #0]
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002b80:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002b82:	2300      	movs	r3, #0
 8002b84:	61fb      	str	r3, [r7, #28]
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	695b      	ldr	r3, [r3, #20]
 8002b8c:	61fb      	str	r3, [r7, #28]
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	699b      	ldr	r3, [r3, #24]
 8002b94:	61fb      	str	r3, [r7, #28]
 8002b96:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	681a      	ldr	r2, [r3, #0]
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002ba6:	601a      	str	r2, [r3, #0]
 8002ba8:	e164      	b.n	8002e74 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002bae:	2b02      	cmp	r3, #2
 8002bb0:	d11b      	bne.n	8002bea <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	681a      	ldr	r2, [r3, #0]
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002bc0:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	681a      	ldr	r2, [r3, #0]
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002bd0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002bd2:	2300      	movs	r3, #0
 8002bd4:	61bb      	str	r3, [r7, #24]
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	695b      	ldr	r3, [r3, #20]
 8002bdc:	61bb      	str	r3, [r7, #24]
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	699b      	ldr	r3, [r3, #24]
 8002be4:	61bb      	str	r3, [r7, #24]
 8002be6:	69bb      	ldr	r3, [r7, #24]
 8002be8:	e144      	b.n	8002e74 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002bea:	2300      	movs	r3, #0
 8002bec:	617b      	str	r3, [r7, #20]
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	695b      	ldr	r3, [r3, #20]
 8002bf4:	617b      	str	r3, [r7, #20]
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	699b      	ldr	r3, [r3, #24]
 8002bfc:	617b      	str	r3, [r7, #20]
 8002bfe:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8002c00:	e138      	b.n	8002e74 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c06:	2b03      	cmp	r3, #3
 8002c08:	f200 80f1 	bhi.w	8002dee <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c10:	2b01      	cmp	r3, #1
 8002c12:	d123      	bne.n	8002c5c <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002c14:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002c16:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002c18:	68f8      	ldr	r0, [r7, #12]
 8002c1a:	f000 fc1b 	bl	8003454 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002c1e:	4603      	mov	r3, r0
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d001      	beq.n	8002c28 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8002c24:	2301      	movs	r3, #1
 8002c26:	e139      	b.n	8002e9c <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	691a      	ldr	r2, [r3, #16]
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c32:	b2d2      	uxtb	r2, r2
 8002c34:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c3a:	1c5a      	adds	r2, r3, #1
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c44:	3b01      	subs	r3, #1
 8002c46:	b29a      	uxth	r2, r3
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c50:	b29b      	uxth	r3, r3
 8002c52:	3b01      	subs	r3, #1
 8002c54:	b29a      	uxth	r2, r3
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002c5a:	e10b      	b.n	8002e74 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c60:	2b02      	cmp	r3, #2
 8002c62:	d14e      	bne.n	8002d02 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002c64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c66:	9300      	str	r3, [sp, #0]
 8002c68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c6a:	2200      	movs	r2, #0
 8002c6c:	4906      	ldr	r1, [pc, #24]	; (8002c88 <HAL_I2C_Mem_Read+0x22c>)
 8002c6e:	68f8      	ldr	r0, [r7, #12]
 8002c70:	f000 fa98 	bl	80031a4 <I2C_WaitOnFlagUntilTimeout>
 8002c74:	4603      	mov	r3, r0
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d008      	beq.n	8002c8c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8002c7a:	2301      	movs	r3, #1
 8002c7c:	e10e      	b.n	8002e9c <HAL_I2C_Mem_Read+0x440>
 8002c7e:	bf00      	nop
 8002c80:	00100002 	.word	0x00100002
 8002c84:	ffff0000 	.word	0xffff0000
 8002c88:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	681a      	ldr	r2, [r3, #0]
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002c9a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	691a      	ldr	r2, [r3, #16]
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ca6:	b2d2      	uxtb	r2, r2
 8002ca8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cae:	1c5a      	adds	r2, r3, #1
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002cb8:	3b01      	subs	r3, #1
 8002cba:	b29a      	uxth	r2, r3
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002cc4:	b29b      	uxth	r3, r3
 8002cc6:	3b01      	subs	r3, #1
 8002cc8:	b29a      	uxth	r2, r3
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	691a      	ldr	r2, [r3, #16]
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cd8:	b2d2      	uxtb	r2, r2
 8002cda:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ce0:	1c5a      	adds	r2, r3, #1
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002cea:	3b01      	subs	r3, #1
 8002cec:	b29a      	uxth	r2, r3
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002cf6:	b29b      	uxth	r3, r3
 8002cf8:	3b01      	subs	r3, #1
 8002cfa:	b29a      	uxth	r2, r3
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002d00:	e0b8      	b.n	8002e74 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002d02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d04:	9300      	str	r3, [sp, #0]
 8002d06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d08:	2200      	movs	r2, #0
 8002d0a:	4966      	ldr	r1, [pc, #408]	; (8002ea4 <HAL_I2C_Mem_Read+0x448>)
 8002d0c:	68f8      	ldr	r0, [r7, #12]
 8002d0e:	f000 fa49 	bl	80031a4 <I2C_WaitOnFlagUntilTimeout>
 8002d12:	4603      	mov	r3, r0
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d001      	beq.n	8002d1c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8002d18:	2301      	movs	r3, #1
 8002d1a:	e0bf      	b.n	8002e9c <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	681a      	ldr	r2, [r3, #0]
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002d2a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	691a      	ldr	r2, [r3, #16]
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d36:	b2d2      	uxtb	r2, r2
 8002d38:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d3e:	1c5a      	adds	r2, r3, #1
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d48:	3b01      	subs	r3, #1
 8002d4a:	b29a      	uxth	r2, r3
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d54:	b29b      	uxth	r3, r3
 8002d56:	3b01      	subs	r3, #1
 8002d58:	b29a      	uxth	r2, r3
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002d5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d60:	9300      	str	r3, [sp, #0]
 8002d62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d64:	2200      	movs	r2, #0
 8002d66:	494f      	ldr	r1, [pc, #316]	; (8002ea4 <HAL_I2C_Mem_Read+0x448>)
 8002d68:	68f8      	ldr	r0, [r7, #12]
 8002d6a:	f000 fa1b 	bl	80031a4 <I2C_WaitOnFlagUntilTimeout>
 8002d6e:	4603      	mov	r3, r0
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d001      	beq.n	8002d78 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8002d74:	2301      	movs	r3, #1
 8002d76:	e091      	b.n	8002e9c <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	681a      	ldr	r2, [r3, #0]
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002d86:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	691a      	ldr	r2, [r3, #16]
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d92:	b2d2      	uxtb	r2, r2
 8002d94:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d9a:	1c5a      	adds	r2, r3, #1
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002da4:	3b01      	subs	r3, #1
 8002da6:	b29a      	uxth	r2, r3
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002db0:	b29b      	uxth	r3, r3
 8002db2:	3b01      	subs	r3, #1
 8002db4:	b29a      	uxth	r2, r3
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	691a      	ldr	r2, [r3, #16]
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dc4:	b2d2      	uxtb	r2, r2
 8002dc6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dcc:	1c5a      	adds	r2, r3, #1
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002dd6:	3b01      	subs	r3, #1
 8002dd8:	b29a      	uxth	r2, r3
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002de2:	b29b      	uxth	r3, r3
 8002de4:	3b01      	subs	r3, #1
 8002de6:	b29a      	uxth	r2, r3
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002dec:	e042      	b.n	8002e74 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002dee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002df0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002df2:	68f8      	ldr	r0, [r7, #12]
 8002df4:	f000 fb2e 	bl	8003454 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002df8:	4603      	mov	r3, r0
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d001      	beq.n	8002e02 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8002dfe:	2301      	movs	r3, #1
 8002e00:	e04c      	b.n	8002e9c <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	691a      	ldr	r2, [r3, #16]
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e0c:	b2d2      	uxtb	r2, r2
 8002e0e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e14:	1c5a      	adds	r2, r3, #1
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e1e:	3b01      	subs	r3, #1
 8002e20:	b29a      	uxth	r2, r3
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e2a:	b29b      	uxth	r3, r3
 8002e2c:	3b01      	subs	r3, #1
 8002e2e:	b29a      	uxth	r2, r3
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	695b      	ldr	r3, [r3, #20]
 8002e3a:	f003 0304 	and.w	r3, r3, #4
 8002e3e:	2b04      	cmp	r3, #4
 8002e40:	d118      	bne.n	8002e74 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	691a      	ldr	r2, [r3, #16]
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e4c:	b2d2      	uxtb	r2, r2
 8002e4e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e54:	1c5a      	adds	r2, r3, #1
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e5e:	3b01      	subs	r3, #1
 8002e60:	b29a      	uxth	r2, r3
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e6a:	b29b      	uxth	r3, r3
 8002e6c:	3b01      	subs	r3, #1
 8002e6e:	b29a      	uxth	r2, r3
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	f47f aec2 	bne.w	8002c02 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	2220      	movs	r2, #32
 8002e82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	2200      	movs	r2, #0
 8002e8a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	2200      	movs	r2, #0
 8002e92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002e96:	2300      	movs	r3, #0
 8002e98:	e000      	b.n	8002e9c <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8002e9a:	2302      	movs	r3, #2
  }
}
 8002e9c:	4618      	mov	r0, r3
 8002e9e:	3728      	adds	r7, #40	; 0x28
 8002ea0:	46bd      	mov	sp, r7
 8002ea2:	bd80      	pop	{r7, pc}
 8002ea4:	00010004 	.word	0x00010004

08002ea8 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002ea8:	b580      	push	{r7, lr}
 8002eaa:	b088      	sub	sp, #32
 8002eac:	af02      	add	r7, sp, #8
 8002eae:	60f8      	str	r0, [r7, #12]
 8002eb0:	4608      	mov	r0, r1
 8002eb2:	4611      	mov	r1, r2
 8002eb4:	461a      	mov	r2, r3
 8002eb6:	4603      	mov	r3, r0
 8002eb8:	817b      	strh	r3, [r7, #10]
 8002eba:	460b      	mov	r3, r1
 8002ebc:	813b      	strh	r3, [r7, #8]
 8002ebe:	4613      	mov	r3, r2
 8002ec0:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	681a      	ldr	r2, [r3, #0]
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002ed0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002ed2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ed4:	9300      	str	r3, [sp, #0]
 8002ed6:	6a3b      	ldr	r3, [r7, #32]
 8002ed8:	2200      	movs	r2, #0
 8002eda:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002ede:	68f8      	ldr	r0, [r7, #12]
 8002ee0:	f000 f960 	bl	80031a4 <I2C_WaitOnFlagUntilTimeout>
 8002ee4:	4603      	mov	r3, r0
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d00d      	beq.n	8002f06 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ef4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002ef8:	d103      	bne.n	8002f02 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002f00:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002f02:	2303      	movs	r3, #3
 8002f04:	e05f      	b.n	8002fc6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002f06:	897b      	ldrh	r3, [r7, #10]
 8002f08:	b2db      	uxtb	r3, r3
 8002f0a:	461a      	mov	r2, r3
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002f14:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002f16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f18:	6a3a      	ldr	r2, [r7, #32]
 8002f1a:	492d      	ldr	r1, [pc, #180]	; (8002fd0 <I2C_RequestMemoryWrite+0x128>)
 8002f1c:	68f8      	ldr	r0, [r7, #12]
 8002f1e:	f000 f998 	bl	8003252 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002f22:	4603      	mov	r3, r0
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d001      	beq.n	8002f2c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8002f28:	2301      	movs	r3, #1
 8002f2a:	e04c      	b.n	8002fc6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002f2c:	2300      	movs	r3, #0
 8002f2e:	617b      	str	r3, [r7, #20]
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	695b      	ldr	r3, [r3, #20]
 8002f36:	617b      	str	r3, [r7, #20]
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	699b      	ldr	r3, [r3, #24]
 8002f3e:	617b      	str	r3, [r7, #20]
 8002f40:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002f42:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002f44:	6a39      	ldr	r1, [r7, #32]
 8002f46:	68f8      	ldr	r0, [r7, #12]
 8002f48:	f000 fa02 	bl	8003350 <I2C_WaitOnTXEFlagUntilTimeout>
 8002f4c:	4603      	mov	r3, r0
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d00d      	beq.n	8002f6e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f56:	2b04      	cmp	r3, #4
 8002f58:	d107      	bne.n	8002f6a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	681a      	ldr	r2, [r3, #0]
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002f68:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002f6a:	2301      	movs	r3, #1
 8002f6c:	e02b      	b.n	8002fc6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002f6e:	88fb      	ldrh	r3, [r7, #6]
 8002f70:	2b01      	cmp	r3, #1
 8002f72:	d105      	bne.n	8002f80 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002f74:	893b      	ldrh	r3, [r7, #8]
 8002f76:	b2da      	uxtb	r2, r3
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	611a      	str	r2, [r3, #16]
 8002f7e:	e021      	b.n	8002fc4 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002f80:	893b      	ldrh	r3, [r7, #8]
 8002f82:	0a1b      	lsrs	r3, r3, #8
 8002f84:	b29b      	uxth	r3, r3
 8002f86:	b2da      	uxtb	r2, r3
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002f8e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002f90:	6a39      	ldr	r1, [r7, #32]
 8002f92:	68f8      	ldr	r0, [r7, #12]
 8002f94:	f000 f9dc 	bl	8003350 <I2C_WaitOnTXEFlagUntilTimeout>
 8002f98:	4603      	mov	r3, r0
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d00d      	beq.n	8002fba <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fa2:	2b04      	cmp	r3, #4
 8002fa4:	d107      	bne.n	8002fb6 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	681a      	ldr	r2, [r3, #0]
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002fb4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002fb6:	2301      	movs	r3, #1
 8002fb8:	e005      	b.n	8002fc6 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002fba:	893b      	ldrh	r3, [r7, #8]
 8002fbc:	b2da      	uxtb	r2, r3
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8002fc4:	2300      	movs	r3, #0
}
 8002fc6:	4618      	mov	r0, r3
 8002fc8:	3718      	adds	r7, #24
 8002fca:	46bd      	mov	sp, r7
 8002fcc:	bd80      	pop	{r7, pc}
 8002fce:	bf00      	nop
 8002fd0:	00010002 	.word	0x00010002

08002fd4 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002fd4:	b580      	push	{r7, lr}
 8002fd6:	b088      	sub	sp, #32
 8002fd8:	af02      	add	r7, sp, #8
 8002fda:	60f8      	str	r0, [r7, #12]
 8002fdc:	4608      	mov	r0, r1
 8002fde:	4611      	mov	r1, r2
 8002fe0:	461a      	mov	r2, r3
 8002fe2:	4603      	mov	r3, r0
 8002fe4:	817b      	strh	r3, [r7, #10]
 8002fe6:	460b      	mov	r3, r1
 8002fe8:	813b      	strh	r3, [r7, #8]
 8002fea:	4613      	mov	r3, r2
 8002fec:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	681a      	ldr	r2, [r3, #0]
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002ffc:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	681a      	ldr	r2, [r3, #0]
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800300c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800300e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003010:	9300      	str	r3, [sp, #0]
 8003012:	6a3b      	ldr	r3, [r7, #32]
 8003014:	2200      	movs	r2, #0
 8003016:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800301a:	68f8      	ldr	r0, [r7, #12]
 800301c:	f000 f8c2 	bl	80031a4 <I2C_WaitOnFlagUntilTimeout>
 8003020:	4603      	mov	r3, r0
 8003022:	2b00      	cmp	r3, #0
 8003024:	d00d      	beq.n	8003042 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003030:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003034:	d103      	bne.n	800303e <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	f44f 7200 	mov.w	r2, #512	; 0x200
 800303c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800303e:	2303      	movs	r3, #3
 8003040:	e0aa      	b.n	8003198 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003042:	897b      	ldrh	r3, [r7, #10]
 8003044:	b2db      	uxtb	r3, r3
 8003046:	461a      	mov	r2, r3
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003050:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003052:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003054:	6a3a      	ldr	r2, [r7, #32]
 8003056:	4952      	ldr	r1, [pc, #328]	; (80031a0 <I2C_RequestMemoryRead+0x1cc>)
 8003058:	68f8      	ldr	r0, [r7, #12]
 800305a:	f000 f8fa 	bl	8003252 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800305e:	4603      	mov	r3, r0
 8003060:	2b00      	cmp	r3, #0
 8003062:	d001      	beq.n	8003068 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003064:	2301      	movs	r3, #1
 8003066:	e097      	b.n	8003198 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003068:	2300      	movs	r3, #0
 800306a:	617b      	str	r3, [r7, #20]
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	695b      	ldr	r3, [r3, #20]
 8003072:	617b      	str	r3, [r7, #20]
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	699b      	ldr	r3, [r3, #24]
 800307a:	617b      	str	r3, [r7, #20]
 800307c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800307e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003080:	6a39      	ldr	r1, [r7, #32]
 8003082:	68f8      	ldr	r0, [r7, #12]
 8003084:	f000 f964 	bl	8003350 <I2C_WaitOnTXEFlagUntilTimeout>
 8003088:	4603      	mov	r3, r0
 800308a:	2b00      	cmp	r3, #0
 800308c:	d00d      	beq.n	80030aa <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003092:	2b04      	cmp	r3, #4
 8003094:	d107      	bne.n	80030a6 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	681a      	ldr	r2, [r3, #0]
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80030a4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80030a6:	2301      	movs	r3, #1
 80030a8:	e076      	b.n	8003198 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80030aa:	88fb      	ldrh	r3, [r7, #6]
 80030ac:	2b01      	cmp	r3, #1
 80030ae:	d105      	bne.n	80030bc <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80030b0:	893b      	ldrh	r3, [r7, #8]
 80030b2:	b2da      	uxtb	r2, r3
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	611a      	str	r2, [r3, #16]
 80030ba:	e021      	b.n	8003100 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80030bc:	893b      	ldrh	r3, [r7, #8]
 80030be:	0a1b      	lsrs	r3, r3, #8
 80030c0:	b29b      	uxth	r3, r3
 80030c2:	b2da      	uxtb	r2, r3
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80030ca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80030cc:	6a39      	ldr	r1, [r7, #32]
 80030ce:	68f8      	ldr	r0, [r7, #12]
 80030d0:	f000 f93e 	bl	8003350 <I2C_WaitOnTXEFlagUntilTimeout>
 80030d4:	4603      	mov	r3, r0
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d00d      	beq.n	80030f6 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030de:	2b04      	cmp	r3, #4
 80030e0:	d107      	bne.n	80030f2 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	681a      	ldr	r2, [r3, #0]
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80030f0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80030f2:	2301      	movs	r3, #1
 80030f4:	e050      	b.n	8003198 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80030f6:	893b      	ldrh	r3, [r7, #8]
 80030f8:	b2da      	uxtb	r2, r3
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003100:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003102:	6a39      	ldr	r1, [r7, #32]
 8003104:	68f8      	ldr	r0, [r7, #12]
 8003106:	f000 f923 	bl	8003350 <I2C_WaitOnTXEFlagUntilTimeout>
 800310a:	4603      	mov	r3, r0
 800310c:	2b00      	cmp	r3, #0
 800310e:	d00d      	beq.n	800312c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003114:	2b04      	cmp	r3, #4
 8003116:	d107      	bne.n	8003128 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	681a      	ldr	r2, [r3, #0]
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003126:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003128:	2301      	movs	r3, #1
 800312a:	e035      	b.n	8003198 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	681a      	ldr	r2, [r3, #0]
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800313a:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800313c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800313e:	9300      	str	r3, [sp, #0]
 8003140:	6a3b      	ldr	r3, [r7, #32]
 8003142:	2200      	movs	r2, #0
 8003144:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003148:	68f8      	ldr	r0, [r7, #12]
 800314a:	f000 f82b 	bl	80031a4 <I2C_WaitOnFlagUntilTimeout>
 800314e:	4603      	mov	r3, r0
 8003150:	2b00      	cmp	r3, #0
 8003152:	d00d      	beq.n	8003170 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800315e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003162:	d103      	bne.n	800316c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	f44f 7200 	mov.w	r2, #512	; 0x200
 800316a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800316c:	2303      	movs	r3, #3
 800316e:	e013      	b.n	8003198 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003170:	897b      	ldrh	r3, [r7, #10]
 8003172:	b2db      	uxtb	r3, r3
 8003174:	f043 0301 	orr.w	r3, r3, #1
 8003178:	b2da      	uxtb	r2, r3
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003180:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003182:	6a3a      	ldr	r2, [r7, #32]
 8003184:	4906      	ldr	r1, [pc, #24]	; (80031a0 <I2C_RequestMemoryRead+0x1cc>)
 8003186:	68f8      	ldr	r0, [r7, #12]
 8003188:	f000 f863 	bl	8003252 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800318c:	4603      	mov	r3, r0
 800318e:	2b00      	cmp	r3, #0
 8003190:	d001      	beq.n	8003196 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8003192:	2301      	movs	r3, #1
 8003194:	e000      	b.n	8003198 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8003196:	2300      	movs	r3, #0
}
 8003198:	4618      	mov	r0, r3
 800319a:	3718      	adds	r7, #24
 800319c:	46bd      	mov	sp, r7
 800319e:	bd80      	pop	{r7, pc}
 80031a0:	00010002 	.word	0x00010002

080031a4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80031a4:	b580      	push	{r7, lr}
 80031a6:	b084      	sub	sp, #16
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	60f8      	str	r0, [r7, #12]
 80031ac:	60b9      	str	r1, [r7, #8]
 80031ae:	603b      	str	r3, [r7, #0]
 80031b0:	4613      	mov	r3, r2
 80031b2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80031b4:	e025      	b.n	8003202 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80031b6:	683b      	ldr	r3, [r7, #0]
 80031b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031bc:	d021      	beq.n	8003202 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80031be:	f7fe ff47 	bl	8002050 <HAL_GetTick>
 80031c2:	4602      	mov	r2, r0
 80031c4:	69bb      	ldr	r3, [r7, #24]
 80031c6:	1ad3      	subs	r3, r2, r3
 80031c8:	683a      	ldr	r2, [r7, #0]
 80031ca:	429a      	cmp	r2, r3
 80031cc:	d302      	bcc.n	80031d4 <I2C_WaitOnFlagUntilTimeout+0x30>
 80031ce:	683b      	ldr	r3, [r7, #0]
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d116      	bne.n	8003202 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	2200      	movs	r2, #0
 80031d8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	2220      	movs	r2, #32
 80031de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	2200      	movs	r2, #0
 80031e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031ee:	f043 0220 	orr.w	r2, r3, #32
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	2200      	movs	r2, #0
 80031fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80031fe:	2301      	movs	r3, #1
 8003200:	e023      	b.n	800324a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003202:	68bb      	ldr	r3, [r7, #8]
 8003204:	0c1b      	lsrs	r3, r3, #16
 8003206:	b2db      	uxtb	r3, r3
 8003208:	2b01      	cmp	r3, #1
 800320a:	d10d      	bne.n	8003228 <I2C_WaitOnFlagUntilTimeout+0x84>
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	695b      	ldr	r3, [r3, #20]
 8003212:	43da      	mvns	r2, r3
 8003214:	68bb      	ldr	r3, [r7, #8]
 8003216:	4013      	ands	r3, r2
 8003218:	b29b      	uxth	r3, r3
 800321a:	2b00      	cmp	r3, #0
 800321c:	bf0c      	ite	eq
 800321e:	2301      	moveq	r3, #1
 8003220:	2300      	movne	r3, #0
 8003222:	b2db      	uxtb	r3, r3
 8003224:	461a      	mov	r2, r3
 8003226:	e00c      	b.n	8003242 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	699b      	ldr	r3, [r3, #24]
 800322e:	43da      	mvns	r2, r3
 8003230:	68bb      	ldr	r3, [r7, #8]
 8003232:	4013      	ands	r3, r2
 8003234:	b29b      	uxth	r3, r3
 8003236:	2b00      	cmp	r3, #0
 8003238:	bf0c      	ite	eq
 800323a:	2301      	moveq	r3, #1
 800323c:	2300      	movne	r3, #0
 800323e:	b2db      	uxtb	r3, r3
 8003240:	461a      	mov	r2, r3
 8003242:	79fb      	ldrb	r3, [r7, #7]
 8003244:	429a      	cmp	r2, r3
 8003246:	d0b6      	beq.n	80031b6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003248:	2300      	movs	r3, #0
}
 800324a:	4618      	mov	r0, r3
 800324c:	3710      	adds	r7, #16
 800324e:	46bd      	mov	sp, r7
 8003250:	bd80      	pop	{r7, pc}

08003252 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003252:	b580      	push	{r7, lr}
 8003254:	b084      	sub	sp, #16
 8003256:	af00      	add	r7, sp, #0
 8003258:	60f8      	str	r0, [r7, #12]
 800325a:	60b9      	str	r1, [r7, #8]
 800325c:	607a      	str	r2, [r7, #4]
 800325e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003260:	e051      	b.n	8003306 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	695b      	ldr	r3, [r3, #20]
 8003268:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800326c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003270:	d123      	bne.n	80032ba <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	681a      	ldr	r2, [r3, #0]
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003280:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800328a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	2200      	movs	r2, #0
 8003290:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	2220      	movs	r2, #32
 8003296:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	2200      	movs	r2, #0
 800329e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032a6:	f043 0204 	orr.w	r2, r3, #4
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	2200      	movs	r2, #0
 80032b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80032b6:	2301      	movs	r3, #1
 80032b8:	e046      	b.n	8003348 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032c0:	d021      	beq.n	8003306 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80032c2:	f7fe fec5 	bl	8002050 <HAL_GetTick>
 80032c6:	4602      	mov	r2, r0
 80032c8:	683b      	ldr	r3, [r7, #0]
 80032ca:	1ad3      	subs	r3, r2, r3
 80032cc:	687a      	ldr	r2, [r7, #4]
 80032ce:	429a      	cmp	r2, r3
 80032d0:	d302      	bcc.n	80032d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d116      	bne.n	8003306 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	2200      	movs	r2, #0
 80032dc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	2220      	movs	r2, #32
 80032e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	2200      	movs	r2, #0
 80032ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032f2:	f043 0220 	orr.w	r2, r3, #32
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	2200      	movs	r2, #0
 80032fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003302:	2301      	movs	r3, #1
 8003304:	e020      	b.n	8003348 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003306:	68bb      	ldr	r3, [r7, #8]
 8003308:	0c1b      	lsrs	r3, r3, #16
 800330a:	b2db      	uxtb	r3, r3
 800330c:	2b01      	cmp	r3, #1
 800330e:	d10c      	bne.n	800332a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	695b      	ldr	r3, [r3, #20]
 8003316:	43da      	mvns	r2, r3
 8003318:	68bb      	ldr	r3, [r7, #8]
 800331a:	4013      	ands	r3, r2
 800331c:	b29b      	uxth	r3, r3
 800331e:	2b00      	cmp	r3, #0
 8003320:	bf14      	ite	ne
 8003322:	2301      	movne	r3, #1
 8003324:	2300      	moveq	r3, #0
 8003326:	b2db      	uxtb	r3, r3
 8003328:	e00b      	b.n	8003342 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	699b      	ldr	r3, [r3, #24]
 8003330:	43da      	mvns	r2, r3
 8003332:	68bb      	ldr	r3, [r7, #8]
 8003334:	4013      	ands	r3, r2
 8003336:	b29b      	uxth	r3, r3
 8003338:	2b00      	cmp	r3, #0
 800333a:	bf14      	ite	ne
 800333c:	2301      	movne	r3, #1
 800333e:	2300      	moveq	r3, #0
 8003340:	b2db      	uxtb	r3, r3
 8003342:	2b00      	cmp	r3, #0
 8003344:	d18d      	bne.n	8003262 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8003346:	2300      	movs	r3, #0
}
 8003348:	4618      	mov	r0, r3
 800334a:	3710      	adds	r7, #16
 800334c:	46bd      	mov	sp, r7
 800334e:	bd80      	pop	{r7, pc}

08003350 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003350:	b580      	push	{r7, lr}
 8003352:	b084      	sub	sp, #16
 8003354:	af00      	add	r7, sp, #0
 8003356:	60f8      	str	r0, [r7, #12]
 8003358:	60b9      	str	r1, [r7, #8]
 800335a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800335c:	e02d      	b.n	80033ba <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800335e:	68f8      	ldr	r0, [r7, #12]
 8003360:	f000 f8ce 	bl	8003500 <I2C_IsAcknowledgeFailed>
 8003364:	4603      	mov	r3, r0
 8003366:	2b00      	cmp	r3, #0
 8003368:	d001      	beq.n	800336e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800336a:	2301      	movs	r3, #1
 800336c:	e02d      	b.n	80033ca <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800336e:	68bb      	ldr	r3, [r7, #8]
 8003370:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003374:	d021      	beq.n	80033ba <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003376:	f7fe fe6b 	bl	8002050 <HAL_GetTick>
 800337a:	4602      	mov	r2, r0
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	1ad3      	subs	r3, r2, r3
 8003380:	68ba      	ldr	r2, [r7, #8]
 8003382:	429a      	cmp	r2, r3
 8003384:	d302      	bcc.n	800338c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003386:	68bb      	ldr	r3, [r7, #8]
 8003388:	2b00      	cmp	r3, #0
 800338a:	d116      	bne.n	80033ba <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	2200      	movs	r2, #0
 8003390:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	2220      	movs	r2, #32
 8003396:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	2200      	movs	r2, #0
 800339e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033a6:	f043 0220 	orr.w	r2, r3, #32
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	2200      	movs	r2, #0
 80033b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80033b6:	2301      	movs	r3, #1
 80033b8:	e007      	b.n	80033ca <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	695b      	ldr	r3, [r3, #20]
 80033c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80033c4:	2b80      	cmp	r3, #128	; 0x80
 80033c6:	d1ca      	bne.n	800335e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80033c8:	2300      	movs	r3, #0
}
 80033ca:	4618      	mov	r0, r3
 80033cc:	3710      	adds	r7, #16
 80033ce:	46bd      	mov	sp, r7
 80033d0:	bd80      	pop	{r7, pc}

080033d2 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80033d2:	b580      	push	{r7, lr}
 80033d4:	b084      	sub	sp, #16
 80033d6:	af00      	add	r7, sp, #0
 80033d8:	60f8      	str	r0, [r7, #12]
 80033da:	60b9      	str	r1, [r7, #8]
 80033dc:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80033de:	e02d      	b.n	800343c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80033e0:	68f8      	ldr	r0, [r7, #12]
 80033e2:	f000 f88d 	bl	8003500 <I2C_IsAcknowledgeFailed>
 80033e6:	4603      	mov	r3, r0
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d001      	beq.n	80033f0 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80033ec:	2301      	movs	r3, #1
 80033ee:	e02d      	b.n	800344c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80033f0:	68bb      	ldr	r3, [r7, #8]
 80033f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033f6:	d021      	beq.n	800343c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80033f8:	f7fe fe2a 	bl	8002050 <HAL_GetTick>
 80033fc:	4602      	mov	r2, r0
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	1ad3      	subs	r3, r2, r3
 8003402:	68ba      	ldr	r2, [r7, #8]
 8003404:	429a      	cmp	r2, r3
 8003406:	d302      	bcc.n	800340e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003408:	68bb      	ldr	r3, [r7, #8]
 800340a:	2b00      	cmp	r3, #0
 800340c:	d116      	bne.n	800343c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	2200      	movs	r2, #0
 8003412:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	2220      	movs	r2, #32
 8003418:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	2200      	movs	r2, #0
 8003420:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003428:	f043 0220 	orr.w	r2, r3, #32
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	2200      	movs	r2, #0
 8003434:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003438:	2301      	movs	r3, #1
 800343a:	e007      	b.n	800344c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	695b      	ldr	r3, [r3, #20]
 8003442:	f003 0304 	and.w	r3, r3, #4
 8003446:	2b04      	cmp	r3, #4
 8003448:	d1ca      	bne.n	80033e0 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800344a:	2300      	movs	r3, #0
}
 800344c:	4618      	mov	r0, r3
 800344e:	3710      	adds	r7, #16
 8003450:	46bd      	mov	sp, r7
 8003452:	bd80      	pop	{r7, pc}

08003454 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003454:	b580      	push	{r7, lr}
 8003456:	b084      	sub	sp, #16
 8003458:	af00      	add	r7, sp, #0
 800345a:	60f8      	str	r0, [r7, #12]
 800345c:	60b9      	str	r1, [r7, #8]
 800345e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003460:	e042      	b.n	80034e8 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	695b      	ldr	r3, [r3, #20]
 8003468:	f003 0310 	and.w	r3, r3, #16
 800346c:	2b10      	cmp	r3, #16
 800346e:	d119      	bne.n	80034a4 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	f06f 0210 	mvn.w	r2, #16
 8003478:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	2200      	movs	r2, #0
 800347e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	2220      	movs	r2, #32
 8003484:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	2200      	movs	r2, #0
 800348c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	2200      	movs	r2, #0
 800349c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80034a0:	2301      	movs	r3, #1
 80034a2:	e029      	b.n	80034f8 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80034a4:	f7fe fdd4 	bl	8002050 <HAL_GetTick>
 80034a8:	4602      	mov	r2, r0
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	1ad3      	subs	r3, r2, r3
 80034ae:	68ba      	ldr	r2, [r7, #8]
 80034b0:	429a      	cmp	r2, r3
 80034b2:	d302      	bcc.n	80034ba <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80034b4:	68bb      	ldr	r3, [r7, #8]
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d116      	bne.n	80034e8 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	2200      	movs	r2, #0
 80034be:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	2220      	movs	r2, #32
 80034c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	2200      	movs	r2, #0
 80034cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034d4:	f043 0220 	orr.w	r2, r3, #32
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	2200      	movs	r2, #0
 80034e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80034e4:	2301      	movs	r3, #1
 80034e6:	e007      	b.n	80034f8 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	695b      	ldr	r3, [r3, #20]
 80034ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80034f2:	2b40      	cmp	r3, #64	; 0x40
 80034f4:	d1b5      	bne.n	8003462 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80034f6:	2300      	movs	r3, #0
}
 80034f8:	4618      	mov	r0, r3
 80034fa:	3710      	adds	r7, #16
 80034fc:	46bd      	mov	sp, r7
 80034fe:	bd80      	pop	{r7, pc}

08003500 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003500:	b480      	push	{r7}
 8003502:	b083      	sub	sp, #12
 8003504:	af00      	add	r7, sp, #0
 8003506:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	695b      	ldr	r3, [r3, #20]
 800350e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003512:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003516:	d11b      	bne.n	8003550 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003520:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	2200      	movs	r2, #0
 8003526:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	2220      	movs	r2, #32
 800352c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	2200      	movs	r2, #0
 8003534:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800353c:	f043 0204 	orr.w	r2, r3, #4
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	2200      	movs	r2, #0
 8003548:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800354c:	2301      	movs	r3, #1
 800354e:	e000      	b.n	8003552 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003550:	2300      	movs	r3, #0
}
 8003552:	4618      	mov	r0, r3
 8003554:	370c      	adds	r7, #12
 8003556:	46bd      	mov	sp, r7
 8003558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355c:	4770      	bx	lr

0800355e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800355e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003560:	b08f      	sub	sp, #60	; 0x3c
 8003562:	af0a      	add	r7, sp, #40	; 0x28
 8003564:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	2b00      	cmp	r3, #0
 800356a:	d101      	bne.n	8003570 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800356c:	2301      	movs	r3, #1
 800356e:	e10f      	b.n	8003790 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 800357c:	b2db      	uxtb	r3, r3
 800357e:	2b00      	cmp	r3, #0
 8003580:	d106      	bne.n	8003590 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	2200      	movs	r2, #0
 8003586:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800358a:	6878      	ldr	r0, [r7, #4]
 800358c:	f009 ffb4 	bl	800d4f8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	2203      	movs	r2, #3
 8003594:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8003598:	68bb      	ldr	r3, [r7, #8]
 800359a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800359c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d102      	bne.n	80035aa <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	2200      	movs	r2, #0
 80035a8:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	4618      	mov	r0, r3
 80035b0:	f003 fb55 	bl	8006c5e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	603b      	str	r3, [r7, #0]
 80035ba:	687e      	ldr	r6, [r7, #4]
 80035bc:	466d      	mov	r5, sp
 80035be:	f106 0410 	add.w	r4, r6, #16
 80035c2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80035c4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80035c6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80035c8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80035ca:	e894 0003 	ldmia.w	r4, {r0, r1}
 80035ce:	e885 0003 	stmia.w	r5, {r0, r1}
 80035d2:	1d33      	adds	r3, r6, #4
 80035d4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80035d6:	6838      	ldr	r0, [r7, #0]
 80035d8:	f003 fa2c 	bl	8006a34 <USB_CoreInit>
 80035dc:	4603      	mov	r3, r0
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d005      	beq.n	80035ee <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	2202      	movs	r2, #2
 80035e6:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80035ea:	2301      	movs	r3, #1
 80035ec:	e0d0      	b.n	8003790 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	2100      	movs	r1, #0
 80035f4:	4618      	mov	r0, r3
 80035f6:	f003 fb43 	bl	8006c80 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80035fa:	2300      	movs	r3, #0
 80035fc:	73fb      	strb	r3, [r7, #15]
 80035fe:	e04a      	b.n	8003696 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003600:	7bfa      	ldrb	r2, [r7, #15]
 8003602:	6879      	ldr	r1, [r7, #4]
 8003604:	4613      	mov	r3, r2
 8003606:	00db      	lsls	r3, r3, #3
 8003608:	4413      	add	r3, r2
 800360a:	009b      	lsls	r3, r3, #2
 800360c:	440b      	add	r3, r1
 800360e:	333d      	adds	r3, #61	; 0x3d
 8003610:	2201      	movs	r2, #1
 8003612:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003614:	7bfa      	ldrb	r2, [r7, #15]
 8003616:	6879      	ldr	r1, [r7, #4]
 8003618:	4613      	mov	r3, r2
 800361a:	00db      	lsls	r3, r3, #3
 800361c:	4413      	add	r3, r2
 800361e:	009b      	lsls	r3, r3, #2
 8003620:	440b      	add	r3, r1
 8003622:	333c      	adds	r3, #60	; 0x3c
 8003624:	7bfa      	ldrb	r2, [r7, #15]
 8003626:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003628:	7bfa      	ldrb	r2, [r7, #15]
 800362a:	7bfb      	ldrb	r3, [r7, #15]
 800362c:	b298      	uxth	r0, r3
 800362e:	6879      	ldr	r1, [r7, #4]
 8003630:	4613      	mov	r3, r2
 8003632:	00db      	lsls	r3, r3, #3
 8003634:	4413      	add	r3, r2
 8003636:	009b      	lsls	r3, r3, #2
 8003638:	440b      	add	r3, r1
 800363a:	3344      	adds	r3, #68	; 0x44
 800363c:	4602      	mov	r2, r0
 800363e:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003640:	7bfa      	ldrb	r2, [r7, #15]
 8003642:	6879      	ldr	r1, [r7, #4]
 8003644:	4613      	mov	r3, r2
 8003646:	00db      	lsls	r3, r3, #3
 8003648:	4413      	add	r3, r2
 800364a:	009b      	lsls	r3, r3, #2
 800364c:	440b      	add	r3, r1
 800364e:	3340      	adds	r3, #64	; 0x40
 8003650:	2200      	movs	r2, #0
 8003652:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003654:	7bfa      	ldrb	r2, [r7, #15]
 8003656:	6879      	ldr	r1, [r7, #4]
 8003658:	4613      	mov	r3, r2
 800365a:	00db      	lsls	r3, r3, #3
 800365c:	4413      	add	r3, r2
 800365e:	009b      	lsls	r3, r3, #2
 8003660:	440b      	add	r3, r1
 8003662:	3348      	adds	r3, #72	; 0x48
 8003664:	2200      	movs	r2, #0
 8003666:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003668:	7bfa      	ldrb	r2, [r7, #15]
 800366a:	6879      	ldr	r1, [r7, #4]
 800366c:	4613      	mov	r3, r2
 800366e:	00db      	lsls	r3, r3, #3
 8003670:	4413      	add	r3, r2
 8003672:	009b      	lsls	r3, r3, #2
 8003674:	440b      	add	r3, r1
 8003676:	334c      	adds	r3, #76	; 0x4c
 8003678:	2200      	movs	r2, #0
 800367a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800367c:	7bfa      	ldrb	r2, [r7, #15]
 800367e:	6879      	ldr	r1, [r7, #4]
 8003680:	4613      	mov	r3, r2
 8003682:	00db      	lsls	r3, r3, #3
 8003684:	4413      	add	r3, r2
 8003686:	009b      	lsls	r3, r3, #2
 8003688:	440b      	add	r3, r1
 800368a:	3354      	adds	r3, #84	; 0x54
 800368c:	2200      	movs	r2, #0
 800368e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003690:	7bfb      	ldrb	r3, [r7, #15]
 8003692:	3301      	adds	r3, #1
 8003694:	73fb      	strb	r3, [r7, #15]
 8003696:	7bfa      	ldrb	r2, [r7, #15]
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	685b      	ldr	r3, [r3, #4]
 800369c:	429a      	cmp	r2, r3
 800369e:	d3af      	bcc.n	8003600 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80036a0:	2300      	movs	r3, #0
 80036a2:	73fb      	strb	r3, [r7, #15]
 80036a4:	e044      	b.n	8003730 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80036a6:	7bfa      	ldrb	r2, [r7, #15]
 80036a8:	6879      	ldr	r1, [r7, #4]
 80036aa:	4613      	mov	r3, r2
 80036ac:	00db      	lsls	r3, r3, #3
 80036ae:	4413      	add	r3, r2
 80036b0:	009b      	lsls	r3, r3, #2
 80036b2:	440b      	add	r3, r1
 80036b4:	f203 237d 	addw	r3, r3, #637	; 0x27d
 80036b8:	2200      	movs	r2, #0
 80036ba:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80036bc:	7bfa      	ldrb	r2, [r7, #15]
 80036be:	6879      	ldr	r1, [r7, #4]
 80036c0:	4613      	mov	r3, r2
 80036c2:	00db      	lsls	r3, r3, #3
 80036c4:	4413      	add	r3, r2
 80036c6:	009b      	lsls	r3, r3, #2
 80036c8:	440b      	add	r3, r1
 80036ca:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 80036ce:	7bfa      	ldrb	r2, [r7, #15]
 80036d0:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80036d2:	7bfa      	ldrb	r2, [r7, #15]
 80036d4:	6879      	ldr	r1, [r7, #4]
 80036d6:	4613      	mov	r3, r2
 80036d8:	00db      	lsls	r3, r3, #3
 80036da:	4413      	add	r3, r2
 80036dc:	009b      	lsls	r3, r3, #2
 80036de:	440b      	add	r3, r1
 80036e0:	f503 7320 	add.w	r3, r3, #640	; 0x280
 80036e4:	2200      	movs	r2, #0
 80036e6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80036e8:	7bfa      	ldrb	r2, [r7, #15]
 80036ea:	6879      	ldr	r1, [r7, #4]
 80036ec:	4613      	mov	r3, r2
 80036ee:	00db      	lsls	r3, r3, #3
 80036f0:	4413      	add	r3, r2
 80036f2:	009b      	lsls	r3, r3, #2
 80036f4:	440b      	add	r3, r1
 80036f6:	f503 7322 	add.w	r3, r3, #648	; 0x288
 80036fa:	2200      	movs	r2, #0
 80036fc:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80036fe:	7bfa      	ldrb	r2, [r7, #15]
 8003700:	6879      	ldr	r1, [r7, #4]
 8003702:	4613      	mov	r3, r2
 8003704:	00db      	lsls	r3, r3, #3
 8003706:	4413      	add	r3, r2
 8003708:	009b      	lsls	r3, r3, #2
 800370a:	440b      	add	r3, r1
 800370c:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8003710:	2200      	movs	r2, #0
 8003712:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003714:	7bfa      	ldrb	r2, [r7, #15]
 8003716:	6879      	ldr	r1, [r7, #4]
 8003718:	4613      	mov	r3, r2
 800371a:	00db      	lsls	r3, r3, #3
 800371c:	4413      	add	r3, r2
 800371e:	009b      	lsls	r3, r3, #2
 8003720:	440b      	add	r3, r1
 8003722:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8003726:	2200      	movs	r2, #0
 8003728:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800372a:	7bfb      	ldrb	r3, [r7, #15]
 800372c:	3301      	adds	r3, #1
 800372e:	73fb      	strb	r3, [r7, #15]
 8003730:	7bfa      	ldrb	r2, [r7, #15]
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	685b      	ldr	r3, [r3, #4]
 8003736:	429a      	cmp	r2, r3
 8003738:	d3b5      	bcc.n	80036a6 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	603b      	str	r3, [r7, #0]
 8003740:	687e      	ldr	r6, [r7, #4]
 8003742:	466d      	mov	r5, sp
 8003744:	f106 0410 	add.w	r4, r6, #16
 8003748:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800374a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800374c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800374e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003750:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003754:	e885 0003 	stmia.w	r5, {r0, r1}
 8003758:	1d33      	adds	r3, r6, #4
 800375a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800375c:	6838      	ldr	r0, [r7, #0]
 800375e:	f003 fadb 	bl	8006d18 <USB_DevInit>
 8003762:	4603      	mov	r3, r0
 8003764:	2b00      	cmp	r3, #0
 8003766:	d005      	beq.n	8003774 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	2202      	movs	r2, #2
 800376c:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8003770:	2301      	movs	r3, #1
 8003772:	e00d      	b.n	8003790 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	2200      	movs	r2, #0
 8003778:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	2201      	movs	r2, #1
 8003780:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	4618      	mov	r0, r3
 800378a:	f004 fc2a 	bl	8007fe2 <USB_DevDisconnect>

  return HAL_OK;
 800378e:	2300      	movs	r3, #0
}
 8003790:	4618      	mov	r0, r3
 8003792:	3714      	adds	r7, #20
 8003794:	46bd      	mov	sp, r7
 8003796:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003798 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8003798:	b580      	push	{r7, lr}
 800379a:	b084      	sub	sp, #16
 800379c:	af00      	add	r7, sp, #0
 800379e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80037ac:	2b01      	cmp	r3, #1
 80037ae:	d101      	bne.n	80037b4 <HAL_PCD_Start+0x1c>
 80037b0:	2302      	movs	r3, #2
 80037b2:	e020      	b.n	80037f6 <HAL_PCD_Start+0x5e>
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	2201      	movs	r2, #1
 80037b8:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037c0:	2b01      	cmp	r3, #1
 80037c2:	d109      	bne.n	80037d8 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 80037c8:	2b01      	cmp	r3, #1
 80037ca:	d005      	beq.n	80037d8 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037d0:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	4618      	mov	r0, r3
 80037de:	f003 fa2d 	bl	8006c3c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	4618      	mov	r0, r3
 80037e8:	f004 fbda 	bl	8007fa0 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	2200      	movs	r2, #0
 80037f0:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 80037f4:	2300      	movs	r3, #0
}
 80037f6:	4618      	mov	r0, r3
 80037f8:	3710      	adds	r7, #16
 80037fa:	46bd      	mov	sp, r7
 80037fc:	bd80      	pop	{r7, pc}

080037fe <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80037fe:	b590      	push	{r4, r7, lr}
 8003800:	b08d      	sub	sp, #52	; 0x34
 8003802:	af00      	add	r7, sp, #0
 8003804:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800380c:	6a3b      	ldr	r3, [r7, #32]
 800380e:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	4618      	mov	r0, r3
 8003816:	f004 fc98 	bl	800814a <USB_GetMode>
 800381a:	4603      	mov	r3, r0
 800381c:	2b00      	cmp	r3, #0
 800381e:	f040 848a 	bne.w	8004136 <HAL_PCD_IRQHandler+0x938>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	4618      	mov	r0, r3
 8003828:	f004 fbfc 	bl	8008024 <USB_ReadInterrupts>
 800382c:	4603      	mov	r3, r0
 800382e:	2b00      	cmp	r3, #0
 8003830:	f000 8480 	beq.w	8004134 <HAL_PCD_IRQHandler+0x936>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8003834:	69fb      	ldr	r3, [r7, #28]
 8003836:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800383a:	689b      	ldr	r3, [r3, #8]
 800383c:	0a1b      	lsrs	r3, r3, #8
 800383e:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	4618      	mov	r0, r3
 800384e:	f004 fbe9 	bl	8008024 <USB_ReadInterrupts>
 8003852:	4603      	mov	r3, r0
 8003854:	f003 0302 	and.w	r3, r3, #2
 8003858:	2b02      	cmp	r3, #2
 800385a:	d107      	bne.n	800386c <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	695a      	ldr	r2, [r3, #20]
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f002 0202 	and.w	r2, r2, #2
 800386a:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	4618      	mov	r0, r3
 8003872:	f004 fbd7 	bl	8008024 <USB_ReadInterrupts>
 8003876:	4603      	mov	r3, r0
 8003878:	f003 0310 	and.w	r3, r3, #16
 800387c:	2b10      	cmp	r3, #16
 800387e:	d161      	bne.n	8003944 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	699a      	ldr	r2, [r3, #24]
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	f022 0210 	bic.w	r2, r2, #16
 800388e:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8003890:	6a3b      	ldr	r3, [r7, #32]
 8003892:	6a1b      	ldr	r3, [r3, #32]
 8003894:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8003896:	69bb      	ldr	r3, [r7, #24]
 8003898:	f003 020f 	and.w	r2, r3, #15
 800389c:	4613      	mov	r3, r2
 800389e:	00db      	lsls	r3, r3, #3
 80038a0:	4413      	add	r3, r2
 80038a2:	009b      	lsls	r3, r3, #2
 80038a4:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80038a8:	687a      	ldr	r2, [r7, #4]
 80038aa:	4413      	add	r3, r2
 80038ac:	3304      	adds	r3, #4
 80038ae:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80038b0:	69bb      	ldr	r3, [r7, #24]
 80038b2:	0c5b      	lsrs	r3, r3, #17
 80038b4:	f003 030f 	and.w	r3, r3, #15
 80038b8:	2b02      	cmp	r3, #2
 80038ba:	d124      	bne.n	8003906 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80038bc:	69ba      	ldr	r2, [r7, #24]
 80038be:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 80038c2:	4013      	ands	r3, r2
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d035      	beq.n	8003934 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80038c8:	697b      	ldr	r3, [r7, #20]
 80038ca:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80038cc:	69bb      	ldr	r3, [r7, #24]
 80038ce:	091b      	lsrs	r3, r3, #4
 80038d0:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80038d2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80038d6:	b29b      	uxth	r3, r3
 80038d8:	461a      	mov	r2, r3
 80038da:	6a38      	ldr	r0, [r7, #32]
 80038dc:	f004 fa0e 	bl	8007cfc <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80038e0:	697b      	ldr	r3, [r7, #20]
 80038e2:	691a      	ldr	r2, [r3, #16]
 80038e4:	69bb      	ldr	r3, [r7, #24]
 80038e6:	091b      	lsrs	r3, r3, #4
 80038e8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80038ec:	441a      	add	r2, r3
 80038ee:	697b      	ldr	r3, [r7, #20]
 80038f0:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80038f2:	697b      	ldr	r3, [r7, #20]
 80038f4:	6a1a      	ldr	r2, [r3, #32]
 80038f6:	69bb      	ldr	r3, [r7, #24]
 80038f8:	091b      	lsrs	r3, r3, #4
 80038fa:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80038fe:	441a      	add	r2, r3
 8003900:	697b      	ldr	r3, [r7, #20]
 8003902:	621a      	str	r2, [r3, #32]
 8003904:	e016      	b.n	8003934 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8003906:	69bb      	ldr	r3, [r7, #24]
 8003908:	0c5b      	lsrs	r3, r3, #17
 800390a:	f003 030f 	and.w	r3, r3, #15
 800390e:	2b06      	cmp	r3, #6
 8003910:	d110      	bne.n	8003934 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003918:	2208      	movs	r2, #8
 800391a:	4619      	mov	r1, r3
 800391c:	6a38      	ldr	r0, [r7, #32]
 800391e:	f004 f9ed 	bl	8007cfc <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003922:	697b      	ldr	r3, [r7, #20]
 8003924:	6a1a      	ldr	r2, [r3, #32]
 8003926:	69bb      	ldr	r3, [r7, #24]
 8003928:	091b      	lsrs	r3, r3, #4
 800392a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800392e:	441a      	add	r2, r3
 8003930:	697b      	ldr	r3, [r7, #20]
 8003932:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	699a      	ldr	r2, [r3, #24]
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	f042 0210 	orr.w	r2, r2, #16
 8003942:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	4618      	mov	r0, r3
 800394a:	f004 fb6b 	bl	8008024 <USB_ReadInterrupts>
 800394e:	4603      	mov	r3, r0
 8003950:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003954:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8003958:	f040 80a7 	bne.w	8003aaa <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 800395c:	2300      	movs	r3, #0
 800395e:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	4618      	mov	r0, r3
 8003966:	f004 fb70 	bl	800804a <USB_ReadDevAllOutEpInterrupt>
 800396a:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 800396c:	e099      	b.n	8003aa2 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 800396e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003970:	f003 0301 	and.w	r3, r3, #1
 8003974:	2b00      	cmp	r3, #0
 8003976:	f000 808e 	beq.w	8003a96 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003980:	b2d2      	uxtb	r2, r2
 8003982:	4611      	mov	r1, r2
 8003984:	4618      	mov	r0, r3
 8003986:	f004 fb94 	bl	80080b2 <USB_ReadDevOutEPInterrupt>
 800398a:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800398c:	693b      	ldr	r3, [r7, #16]
 800398e:	f003 0301 	and.w	r3, r3, #1
 8003992:	2b00      	cmp	r3, #0
 8003994:	d00c      	beq.n	80039b0 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8003996:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003998:	015a      	lsls	r2, r3, #5
 800399a:	69fb      	ldr	r3, [r7, #28]
 800399c:	4413      	add	r3, r2
 800399e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80039a2:	461a      	mov	r2, r3
 80039a4:	2301      	movs	r3, #1
 80039a6:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80039a8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80039aa:	6878      	ldr	r0, [r7, #4]
 80039ac:	f000 fec2 	bl	8004734 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80039b0:	693b      	ldr	r3, [r7, #16]
 80039b2:	f003 0308 	and.w	r3, r3, #8
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d00c      	beq.n	80039d4 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80039ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039bc:	015a      	lsls	r2, r3, #5
 80039be:	69fb      	ldr	r3, [r7, #28]
 80039c0:	4413      	add	r3, r2
 80039c2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80039c6:	461a      	mov	r2, r3
 80039c8:	2308      	movs	r3, #8
 80039ca:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80039cc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80039ce:	6878      	ldr	r0, [r7, #4]
 80039d0:	f000 ff98 	bl	8004904 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80039d4:	693b      	ldr	r3, [r7, #16]
 80039d6:	f003 0310 	and.w	r3, r3, #16
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d008      	beq.n	80039f0 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80039de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039e0:	015a      	lsls	r2, r3, #5
 80039e2:	69fb      	ldr	r3, [r7, #28]
 80039e4:	4413      	add	r3, r2
 80039e6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80039ea:	461a      	mov	r2, r3
 80039ec:	2310      	movs	r3, #16
 80039ee:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80039f0:	693b      	ldr	r3, [r7, #16]
 80039f2:	f003 0302 	and.w	r3, r3, #2
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d030      	beq.n	8003a5c <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 80039fa:	6a3b      	ldr	r3, [r7, #32]
 80039fc:	695b      	ldr	r3, [r3, #20]
 80039fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a02:	2b80      	cmp	r3, #128	; 0x80
 8003a04:	d109      	bne.n	8003a1a <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8003a06:	69fb      	ldr	r3, [r7, #28]
 8003a08:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003a0c:	685b      	ldr	r3, [r3, #4]
 8003a0e:	69fa      	ldr	r2, [r7, #28]
 8003a10:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003a14:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003a18:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8003a1a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003a1c:	4613      	mov	r3, r2
 8003a1e:	00db      	lsls	r3, r3, #3
 8003a20:	4413      	add	r3, r2
 8003a22:	009b      	lsls	r3, r3, #2
 8003a24:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003a28:	687a      	ldr	r2, [r7, #4]
 8003a2a:	4413      	add	r3, r2
 8003a2c:	3304      	adds	r3, #4
 8003a2e:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8003a30:	697b      	ldr	r3, [r7, #20]
 8003a32:	78db      	ldrb	r3, [r3, #3]
 8003a34:	2b01      	cmp	r3, #1
 8003a36:	d108      	bne.n	8003a4a <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8003a38:	697b      	ldr	r3, [r7, #20]
 8003a3a:	2200      	movs	r2, #0
 8003a3c:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8003a3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a40:	b2db      	uxtb	r3, r3
 8003a42:	4619      	mov	r1, r3
 8003a44:	6878      	ldr	r0, [r7, #4]
 8003a46:	f009 fe53 	bl	800d6f0 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8003a4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a4c:	015a      	lsls	r2, r3, #5
 8003a4e:	69fb      	ldr	r3, [r7, #28]
 8003a50:	4413      	add	r3, r2
 8003a52:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003a56:	461a      	mov	r2, r3
 8003a58:	2302      	movs	r3, #2
 8003a5a:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003a5c:	693b      	ldr	r3, [r7, #16]
 8003a5e:	f003 0320 	and.w	r3, r3, #32
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d008      	beq.n	8003a78 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003a66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a68:	015a      	lsls	r2, r3, #5
 8003a6a:	69fb      	ldr	r3, [r7, #28]
 8003a6c:	4413      	add	r3, r2
 8003a6e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003a72:	461a      	mov	r2, r3
 8003a74:	2320      	movs	r3, #32
 8003a76:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8003a78:	693b      	ldr	r3, [r7, #16]
 8003a7a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d009      	beq.n	8003a96 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8003a82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a84:	015a      	lsls	r2, r3, #5
 8003a86:	69fb      	ldr	r3, [r7, #28]
 8003a88:	4413      	add	r3, r2
 8003a8a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003a8e:	461a      	mov	r2, r3
 8003a90:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003a94:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8003a96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a98:	3301      	adds	r3, #1
 8003a9a:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8003a9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a9e:	085b      	lsrs	r3, r3, #1
 8003aa0:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8003aa2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	f47f af62 	bne.w	800396e <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	4618      	mov	r0, r3
 8003ab0:	f004 fab8 	bl	8008024 <USB_ReadInterrupts>
 8003ab4:	4603      	mov	r3, r0
 8003ab6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003aba:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003abe:	f040 80db 	bne.w	8003c78 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	4618      	mov	r0, r3
 8003ac8:	f004 fad9 	bl	800807e <USB_ReadDevAllInEpInterrupt>
 8003acc:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8003ace:	2300      	movs	r3, #0
 8003ad0:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8003ad2:	e0cd      	b.n	8003c70 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8003ad4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ad6:	f003 0301 	and.w	r3, r3, #1
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	f000 80c2 	beq.w	8003c64 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003ae6:	b2d2      	uxtb	r2, r2
 8003ae8:	4611      	mov	r1, r2
 8003aea:	4618      	mov	r0, r3
 8003aec:	f004 faff 	bl	80080ee <USB_ReadDevInEPInterrupt>
 8003af0:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8003af2:	693b      	ldr	r3, [r7, #16]
 8003af4:	f003 0301 	and.w	r3, r3, #1
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d057      	beq.n	8003bac <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003afc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003afe:	f003 030f 	and.w	r3, r3, #15
 8003b02:	2201      	movs	r2, #1
 8003b04:	fa02 f303 	lsl.w	r3, r2, r3
 8003b08:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003b0a:	69fb      	ldr	r3, [r7, #28]
 8003b0c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003b10:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	43db      	mvns	r3, r3
 8003b16:	69f9      	ldr	r1, [r7, #28]
 8003b18:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003b1c:	4013      	ands	r3, r2
 8003b1e:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8003b20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b22:	015a      	lsls	r2, r3, #5
 8003b24:	69fb      	ldr	r3, [r7, #28]
 8003b26:	4413      	add	r3, r2
 8003b28:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003b2c:	461a      	mov	r2, r3
 8003b2e:	2301      	movs	r3, #1
 8003b30:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	691b      	ldr	r3, [r3, #16]
 8003b36:	2b01      	cmp	r3, #1
 8003b38:	d132      	bne.n	8003ba0 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8003b3a:	6879      	ldr	r1, [r7, #4]
 8003b3c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003b3e:	4613      	mov	r3, r2
 8003b40:	00db      	lsls	r3, r3, #3
 8003b42:	4413      	add	r3, r2
 8003b44:	009b      	lsls	r3, r3, #2
 8003b46:	440b      	add	r3, r1
 8003b48:	334c      	adds	r3, #76	; 0x4c
 8003b4a:	6819      	ldr	r1, [r3, #0]
 8003b4c:	6878      	ldr	r0, [r7, #4]
 8003b4e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003b50:	4613      	mov	r3, r2
 8003b52:	00db      	lsls	r3, r3, #3
 8003b54:	4413      	add	r3, r2
 8003b56:	009b      	lsls	r3, r3, #2
 8003b58:	4403      	add	r3, r0
 8003b5a:	3348      	adds	r3, #72	; 0x48
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	4419      	add	r1, r3
 8003b60:	6878      	ldr	r0, [r7, #4]
 8003b62:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003b64:	4613      	mov	r3, r2
 8003b66:	00db      	lsls	r3, r3, #3
 8003b68:	4413      	add	r3, r2
 8003b6a:	009b      	lsls	r3, r3, #2
 8003b6c:	4403      	add	r3, r0
 8003b6e:	334c      	adds	r3, #76	; 0x4c
 8003b70:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8003b72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d113      	bne.n	8003ba0 <HAL_PCD_IRQHandler+0x3a2>
 8003b78:	6879      	ldr	r1, [r7, #4]
 8003b7a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003b7c:	4613      	mov	r3, r2
 8003b7e:	00db      	lsls	r3, r3, #3
 8003b80:	4413      	add	r3, r2
 8003b82:	009b      	lsls	r3, r3, #2
 8003b84:	440b      	add	r3, r1
 8003b86:	3354      	adds	r3, #84	; 0x54
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d108      	bne.n	8003ba0 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	6818      	ldr	r0, [r3, #0]
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003b98:	461a      	mov	r2, r3
 8003b9a:	2101      	movs	r1, #1
 8003b9c:	f004 fb06 	bl	80081ac <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8003ba0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ba2:	b2db      	uxtb	r3, r3
 8003ba4:	4619      	mov	r1, r3
 8003ba6:	6878      	ldr	r0, [r7, #4]
 8003ba8:	f009 fd27 	bl	800d5fa <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8003bac:	693b      	ldr	r3, [r7, #16]
 8003bae:	f003 0308 	and.w	r3, r3, #8
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d008      	beq.n	8003bc8 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8003bb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bb8:	015a      	lsls	r2, r3, #5
 8003bba:	69fb      	ldr	r3, [r7, #28]
 8003bbc:	4413      	add	r3, r2
 8003bbe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003bc2:	461a      	mov	r2, r3
 8003bc4:	2308      	movs	r3, #8
 8003bc6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8003bc8:	693b      	ldr	r3, [r7, #16]
 8003bca:	f003 0310 	and.w	r3, r3, #16
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d008      	beq.n	8003be4 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8003bd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bd4:	015a      	lsls	r2, r3, #5
 8003bd6:	69fb      	ldr	r3, [r7, #28]
 8003bd8:	4413      	add	r3, r2
 8003bda:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003bde:	461a      	mov	r2, r3
 8003be0:	2310      	movs	r3, #16
 8003be2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8003be4:	693b      	ldr	r3, [r7, #16]
 8003be6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d008      	beq.n	8003c00 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8003bee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bf0:	015a      	lsls	r2, r3, #5
 8003bf2:	69fb      	ldr	r3, [r7, #28]
 8003bf4:	4413      	add	r3, r2
 8003bf6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003bfa:	461a      	mov	r2, r3
 8003bfc:	2340      	movs	r3, #64	; 0x40
 8003bfe:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8003c00:	693b      	ldr	r3, [r7, #16]
 8003c02:	f003 0302 	and.w	r3, r3, #2
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d023      	beq.n	8003c52 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8003c0a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003c0c:	6a38      	ldr	r0, [r7, #32]
 8003c0e:	f003 f9e7 	bl	8006fe0 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8003c12:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c14:	4613      	mov	r3, r2
 8003c16:	00db      	lsls	r3, r3, #3
 8003c18:	4413      	add	r3, r2
 8003c1a:	009b      	lsls	r3, r3, #2
 8003c1c:	3338      	adds	r3, #56	; 0x38
 8003c1e:	687a      	ldr	r2, [r7, #4]
 8003c20:	4413      	add	r3, r2
 8003c22:	3304      	adds	r3, #4
 8003c24:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8003c26:	697b      	ldr	r3, [r7, #20]
 8003c28:	78db      	ldrb	r3, [r3, #3]
 8003c2a:	2b01      	cmp	r3, #1
 8003c2c:	d108      	bne.n	8003c40 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8003c2e:	697b      	ldr	r3, [r7, #20]
 8003c30:	2200      	movs	r2, #0
 8003c32:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8003c34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c36:	b2db      	uxtb	r3, r3
 8003c38:	4619      	mov	r1, r3
 8003c3a:	6878      	ldr	r0, [r7, #4]
 8003c3c:	f009 fd6a 	bl	800d714 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8003c40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c42:	015a      	lsls	r2, r3, #5
 8003c44:	69fb      	ldr	r3, [r7, #28]
 8003c46:	4413      	add	r3, r2
 8003c48:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003c4c:	461a      	mov	r2, r3
 8003c4e:	2302      	movs	r3, #2
 8003c50:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8003c52:	693b      	ldr	r3, [r7, #16]
 8003c54:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d003      	beq.n	8003c64 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8003c5c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003c5e:	6878      	ldr	r0, [r7, #4]
 8003c60:	f000 fcdb 	bl	800461a <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8003c64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c66:	3301      	adds	r3, #1
 8003c68:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8003c6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c6c:	085b      	lsrs	r3, r3, #1
 8003c6e:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8003c70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	f47f af2e 	bne.w	8003ad4 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	4618      	mov	r0, r3
 8003c7e:	f004 f9d1 	bl	8008024 <USB_ReadInterrupts>
 8003c82:	4603      	mov	r3, r0
 8003c84:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003c88:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003c8c:	d122      	bne.n	8003cd4 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003c8e:	69fb      	ldr	r3, [r7, #28]
 8003c90:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003c94:	685b      	ldr	r3, [r3, #4]
 8003c96:	69fa      	ldr	r2, [r7, #28]
 8003c98:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003c9c:	f023 0301 	bic.w	r3, r3, #1
 8003ca0:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8003ca8:	2b01      	cmp	r3, #1
 8003caa:	d108      	bne.n	8003cbe <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	2200      	movs	r2, #0
 8003cb0:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8003cb4:	2100      	movs	r1, #0
 8003cb6:	6878      	ldr	r0, [r7, #4]
 8003cb8:	f000 fec2 	bl	8004a40 <HAL_PCDEx_LPM_Callback>
 8003cbc:	e002      	b.n	8003cc4 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8003cbe:	6878      	ldr	r0, [r7, #4]
 8003cc0:	f009 fd08 	bl	800d6d4 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	695a      	ldr	r2, [r3, #20]
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8003cd2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	4618      	mov	r0, r3
 8003cda:	f004 f9a3 	bl	8008024 <USB_ReadInterrupts>
 8003cde:	4603      	mov	r3, r0
 8003ce0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003ce4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003ce8:	d112      	bne.n	8003d10 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8003cea:	69fb      	ldr	r3, [r7, #28]
 8003cec:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003cf0:	689b      	ldr	r3, [r3, #8]
 8003cf2:	f003 0301 	and.w	r3, r3, #1
 8003cf6:	2b01      	cmp	r3, #1
 8003cf8:	d102      	bne.n	8003d00 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8003cfa:	6878      	ldr	r0, [r7, #4]
 8003cfc:	f009 fcc4 	bl	800d688 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	695a      	ldr	r2, [r3, #20]
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8003d0e:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	4618      	mov	r0, r3
 8003d16:	f004 f985 	bl	8008024 <USB_ReadInterrupts>
 8003d1a:	4603      	mov	r3, r0
 8003d1c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003d20:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d24:	f040 80b7 	bne.w	8003e96 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003d28:	69fb      	ldr	r3, [r7, #28]
 8003d2a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003d2e:	685b      	ldr	r3, [r3, #4]
 8003d30:	69fa      	ldr	r2, [r7, #28]
 8003d32:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003d36:	f023 0301 	bic.w	r3, r3, #1
 8003d3a:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	2110      	movs	r1, #16
 8003d42:	4618      	mov	r0, r3
 8003d44:	f003 f94c 	bl	8006fe0 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003d48:	2300      	movs	r3, #0
 8003d4a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003d4c:	e046      	b.n	8003ddc <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8003d4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d50:	015a      	lsls	r2, r3, #5
 8003d52:	69fb      	ldr	r3, [r7, #28]
 8003d54:	4413      	add	r3, r2
 8003d56:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003d5a:	461a      	mov	r2, r3
 8003d5c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003d60:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8003d62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d64:	015a      	lsls	r2, r3, #5
 8003d66:	69fb      	ldr	r3, [r7, #28]
 8003d68:	4413      	add	r3, r2
 8003d6a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003d72:	0151      	lsls	r1, r2, #5
 8003d74:	69fa      	ldr	r2, [r7, #28]
 8003d76:	440a      	add	r2, r1
 8003d78:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003d7c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003d80:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8003d82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d84:	015a      	lsls	r2, r3, #5
 8003d86:	69fb      	ldr	r3, [r7, #28]
 8003d88:	4413      	add	r3, r2
 8003d8a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003d8e:	461a      	mov	r2, r3
 8003d90:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003d94:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8003d96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d98:	015a      	lsls	r2, r3, #5
 8003d9a:	69fb      	ldr	r3, [r7, #28]
 8003d9c:	4413      	add	r3, r2
 8003d9e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003da6:	0151      	lsls	r1, r2, #5
 8003da8:	69fa      	ldr	r2, [r7, #28]
 8003daa:	440a      	add	r2, r1
 8003dac:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8003db0:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003db4:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8003db6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003db8:	015a      	lsls	r2, r3, #5
 8003dba:	69fb      	ldr	r3, [r7, #28]
 8003dbc:	4413      	add	r3, r2
 8003dbe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003dc6:	0151      	lsls	r1, r2, #5
 8003dc8:	69fa      	ldr	r2, [r7, #28]
 8003dca:	440a      	add	r2, r1
 8003dcc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8003dd0:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8003dd4:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003dd6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003dd8:	3301      	adds	r3, #1
 8003dda:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	685b      	ldr	r3, [r3, #4]
 8003de0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003de2:	429a      	cmp	r2, r3
 8003de4:	d3b3      	bcc.n	8003d4e <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8003de6:	69fb      	ldr	r3, [r7, #28]
 8003de8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003dec:	69db      	ldr	r3, [r3, #28]
 8003dee:	69fa      	ldr	r2, [r7, #28]
 8003df0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003df4:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8003df8:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d016      	beq.n	8003e30 <HAL_PCD_IRQHandler+0x632>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8003e02:	69fb      	ldr	r3, [r7, #28]
 8003e04:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003e08:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003e0c:	69fa      	ldr	r2, [r7, #28]
 8003e0e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003e12:	f043 030b 	orr.w	r3, r3, #11
 8003e16:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8003e1a:	69fb      	ldr	r3, [r7, #28]
 8003e1c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003e20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e22:	69fa      	ldr	r2, [r7, #28]
 8003e24:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003e28:	f043 030b 	orr.w	r3, r3, #11
 8003e2c:	6453      	str	r3, [r2, #68]	; 0x44
 8003e2e:	e015      	b.n	8003e5c <HAL_PCD_IRQHandler+0x65e>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8003e30:	69fb      	ldr	r3, [r7, #28]
 8003e32:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003e36:	695b      	ldr	r3, [r3, #20]
 8003e38:	69fa      	ldr	r2, [r7, #28]
 8003e3a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003e3e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003e42:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8003e46:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8003e48:	69fb      	ldr	r3, [r7, #28]
 8003e4a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003e4e:	691b      	ldr	r3, [r3, #16]
 8003e50:	69fa      	ldr	r2, [r7, #28]
 8003e52:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003e56:	f043 030b 	orr.w	r3, r3, #11
 8003e5a:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8003e5c:	69fb      	ldr	r3, [r7, #28]
 8003e5e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	69fa      	ldr	r2, [r7, #28]
 8003e66:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003e6a:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8003e6e:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	6818      	ldr	r0, [r3, #0]
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	691b      	ldr	r3, [r3, #16]
 8003e78:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003e80:	461a      	mov	r2, r3
 8003e82:	f004 f993 	bl	80081ac <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	695a      	ldr	r2, [r3, #20]
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8003e94:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	4618      	mov	r0, r3
 8003e9c:	f004 f8c2 	bl	8008024 <USB_ReadInterrupts>
 8003ea0:	4603      	mov	r3, r0
 8003ea2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003ea6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003eaa:	d124      	bne.n	8003ef6 <HAL_PCD_IRQHandler+0x6f8>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	4618      	mov	r0, r3
 8003eb2:	f004 f958 	bl	8008166 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	4618      	mov	r0, r3
 8003ebc:	f003 f90d 	bl	80070da <USB_GetDevSpeed>
 8003ec0:	4603      	mov	r3, r0
 8003ec2:	461a      	mov	r2, r3
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681c      	ldr	r4, [r3, #0]
 8003ecc:	f001 fa26 	bl	800531c <HAL_RCC_GetHCLKFreq>
 8003ed0:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003ed6:	b2db      	uxtb	r3, r3
 8003ed8:	461a      	mov	r2, r3
 8003eda:	4620      	mov	r0, r4
 8003edc:	f002 fe0c 	bl	8006af8 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8003ee0:	6878      	ldr	r0, [r7, #4]
 8003ee2:	f009 fbb2 	bl	800d64a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	695a      	ldr	r2, [r3, #20]
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8003ef4:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	4618      	mov	r0, r3
 8003efc:	f004 f892 	bl	8008024 <USB_ReadInterrupts>
 8003f00:	4603      	mov	r3, r0
 8003f02:	f003 0308 	and.w	r3, r3, #8
 8003f06:	2b08      	cmp	r3, #8
 8003f08:	d10a      	bne.n	8003f20 <HAL_PCD_IRQHandler+0x722>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8003f0a:	6878      	ldr	r0, [r7, #4]
 8003f0c:	f009 fb8f 	bl	800d62e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	695a      	ldr	r2, [r3, #20]
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	f002 0208 	and.w	r2, r2, #8
 8003f1e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	4618      	mov	r0, r3
 8003f26:	f004 f87d 	bl	8008024 <USB_ReadInterrupts>
 8003f2a:	4603      	mov	r3, r0
 8003f2c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f30:	2b80      	cmp	r3, #128	; 0x80
 8003f32:	d122      	bne.n	8003f7a <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8003f34:	6a3b      	ldr	r3, [r7, #32]
 8003f36:	699b      	ldr	r3, [r3, #24]
 8003f38:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003f3c:	6a3b      	ldr	r3, [r7, #32]
 8003f3e:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003f40:	2301      	movs	r3, #1
 8003f42:	627b      	str	r3, [r7, #36]	; 0x24
 8003f44:	e014      	b.n	8003f70 <HAL_PCD_IRQHandler+0x772>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8003f46:	6879      	ldr	r1, [r7, #4]
 8003f48:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003f4a:	4613      	mov	r3, r2
 8003f4c:	00db      	lsls	r3, r3, #3
 8003f4e:	4413      	add	r3, r2
 8003f50:	009b      	lsls	r3, r3, #2
 8003f52:	440b      	add	r3, r1
 8003f54:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8003f58:	781b      	ldrb	r3, [r3, #0]
 8003f5a:	2b01      	cmp	r3, #1
 8003f5c:	d105      	bne.n	8003f6a <HAL_PCD_IRQHandler+0x76c>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8003f5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f60:	b2db      	uxtb	r3, r3
 8003f62:	4619      	mov	r1, r3
 8003f64:	6878      	ldr	r0, [r7, #4]
 8003f66:	f000 fb27 	bl	80045b8 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003f6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f6c:	3301      	adds	r3, #1
 8003f6e:	627b      	str	r3, [r7, #36]	; 0x24
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	685b      	ldr	r3, [r3, #4]
 8003f74:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003f76:	429a      	cmp	r2, r3
 8003f78:	d3e5      	bcc.n	8003f46 <HAL_PCD_IRQHandler+0x748>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	4618      	mov	r0, r3
 8003f80:	f004 f850 	bl	8008024 <USB_ReadInterrupts>
 8003f84:	4603      	mov	r3, r0
 8003f86:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003f8a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003f8e:	d13b      	bne.n	8004008 <HAL_PCD_IRQHandler+0x80a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003f90:	2301      	movs	r3, #1
 8003f92:	627b      	str	r3, [r7, #36]	; 0x24
 8003f94:	e02b      	b.n	8003fee <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8003f96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f98:	015a      	lsls	r2, r3, #5
 8003f9a:	69fb      	ldr	r3, [r7, #28]
 8003f9c:	4413      	add	r3, r2
 8003f9e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8003fa6:	6879      	ldr	r1, [r7, #4]
 8003fa8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003faa:	4613      	mov	r3, r2
 8003fac:	00db      	lsls	r3, r3, #3
 8003fae:	4413      	add	r3, r2
 8003fb0:	009b      	lsls	r3, r3, #2
 8003fb2:	440b      	add	r3, r1
 8003fb4:	3340      	adds	r3, #64	; 0x40
 8003fb6:	781b      	ldrb	r3, [r3, #0]
 8003fb8:	2b01      	cmp	r3, #1
 8003fba:	d115      	bne.n	8003fe8 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8003fbc:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	da12      	bge.n	8003fe8 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8003fc2:	6879      	ldr	r1, [r7, #4]
 8003fc4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003fc6:	4613      	mov	r3, r2
 8003fc8:	00db      	lsls	r3, r3, #3
 8003fca:	4413      	add	r3, r2
 8003fcc:	009b      	lsls	r3, r3, #2
 8003fce:	440b      	add	r3, r1
 8003fd0:	333f      	adds	r3, #63	; 0x3f
 8003fd2:	2201      	movs	r2, #1
 8003fd4:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8003fd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fd8:	b2db      	uxtb	r3, r3
 8003fda:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003fde:	b2db      	uxtb	r3, r3
 8003fe0:	4619      	mov	r1, r3
 8003fe2:	6878      	ldr	r0, [r7, #4]
 8003fe4:	f000 fae8 	bl	80045b8 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003fe8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fea:	3301      	adds	r3, #1
 8003fec:	627b      	str	r3, [r7, #36]	; 0x24
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	685b      	ldr	r3, [r3, #4]
 8003ff2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003ff4:	429a      	cmp	r2, r3
 8003ff6:	d3ce      	bcc.n	8003f96 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	695a      	ldr	r2, [r3, #20]
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8004006:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	4618      	mov	r0, r3
 800400e:	f004 f809 	bl	8008024 <USB_ReadInterrupts>
 8004012:	4603      	mov	r3, r0
 8004014:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004018:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800401c:	d155      	bne.n	80040ca <HAL_PCD_IRQHandler+0x8cc>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800401e:	2301      	movs	r3, #1
 8004020:	627b      	str	r3, [r7, #36]	; 0x24
 8004022:	e045      	b.n	80040b0 <HAL_PCD_IRQHandler+0x8b2>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8004024:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004026:	015a      	lsls	r2, r3, #5
 8004028:	69fb      	ldr	r3, [r7, #28]
 800402a:	4413      	add	r3, r2
 800402c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004034:	6879      	ldr	r1, [r7, #4]
 8004036:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004038:	4613      	mov	r3, r2
 800403a:	00db      	lsls	r3, r3, #3
 800403c:	4413      	add	r3, r2
 800403e:	009b      	lsls	r3, r3, #2
 8004040:	440b      	add	r3, r1
 8004042:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8004046:	781b      	ldrb	r3, [r3, #0]
 8004048:	2b01      	cmp	r3, #1
 800404a:	d12e      	bne.n	80040aa <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800404c:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800404e:	2b00      	cmp	r3, #0
 8004050:	da2b      	bge.n	80040aa <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8004052:	69bb      	ldr	r3, [r7, #24]
 8004054:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 800405e:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004062:	429a      	cmp	r2, r3
 8004064:	d121      	bne.n	80040aa <HAL_PCD_IRQHandler+0x8ac>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8004066:	6879      	ldr	r1, [r7, #4]
 8004068:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800406a:	4613      	mov	r3, r2
 800406c:	00db      	lsls	r3, r3, #3
 800406e:	4413      	add	r3, r2
 8004070:	009b      	lsls	r3, r3, #2
 8004072:	440b      	add	r3, r1
 8004074:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8004078:	2201      	movs	r2, #1
 800407a:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 800407c:	6a3b      	ldr	r3, [r7, #32]
 800407e:	699b      	ldr	r3, [r3, #24]
 8004080:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8004084:	6a3b      	ldr	r3, [r7, #32]
 8004086:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8004088:	6a3b      	ldr	r3, [r7, #32]
 800408a:	695b      	ldr	r3, [r3, #20]
 800408c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004090:	2b00      	cmp	r3, #0
 8004092:	d10a      	bne.n	80040aa <HAL_PCD_IRQHandler+0x8ac>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8004094:	69fb      	ldr	r3, [r7, #28]
 8004096:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800409a:	685b      	ldr	r3, [r3, #4]
 800409c:	69fa      	ldr	r2, [r7, #28]
 800409e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80040a2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80040a6:	6053      	str	r3, [r2, #4]
            break;
 80040a8:	e007      	b.n	80040ba <HAL_PCD_IRQHandler+0x8bc>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80040aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040ac:	3301      	adds	r3, #1
 80040ae:	627b      	str	r3, [r7, #36]	; 0x24
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	685b      	ldr	r3, [r3, #4]
 80040b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80040b6:	429a      	cmp	r2, r3
 80040b8:	d3b4      	bcc.n	8004024 <HAL_PCD_IRQHandler+0x826>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	695a      	ldr	r2, [r3, #20]
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 80040c8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	4618      	mov	r0, r3
 80040d0:	f003 ffa8 	bl	8008024 <USB_ReadInterrupts>
 80040d4:	4603      	mov	r3, r0
 80040d6:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80040da:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80040de:	d10a      	bne.n	80040f6 <HAL_PCD_IRQHandler+0x8f8>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80040e0:	6878      	ldr	r0, [r7, #4]
 80040e2:	f009 fb29 	bl	800d738 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	695a      	ldr	r2, [r3, #20]
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 80040f4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	4618      	mov	r0, r3
 80040fc:	f003 ff92 	bl	8008024 <USB_ReadInterrupts>
 8004100:	4603      	mov	r3, r0
 8004102:	f003 0304 	and.w	r3, r3, #4
 8004106:	2b04      	cmp	r3, #4
 8004108:	d115      	bne.n	8004136 <HAL_PCD_IRQHandler+0x938>
    {
      RegVal = hpcd->Instance->GOTGINT;
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	685b      	ldr	r3, [r3, #4]
 8004110:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8004112:	69bb      	ldr	r3, [r7, #24]
 8004114:	f003 0304 	and.w	r3, r3, #4
 8004118:	2b00      	cmp	r3, #0
 800411a:	d002      	beq.n	8004122 <HAL_PCD_IRQHandler+0x924>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800411c:	6878      	ldr	r0, [r7, #4]
 800411e:	f009 fb19 	bl	800d754 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	6859      	ldr	r1, [r3, #4]
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	69ba      	ldr	r2, [r7, #24]
 800412e:	430a      	orrs	r2, r1
 8004130:	605a      	str	r2, [r3, #4]
 8004132:	e000      	b.n	8004136 <HAL_PCD_IRQHandler+0x938>
      return;
 8004134:	bf00      	nop
    }
  }
}
 8004136:	3734      	adds	r7, #52	; 0x34
 8004138:	46bd      	mov	sp, r7
 800413a:	bd90      	pop	{r4, r7, pc}

0800413c <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800413c:	b580      	push	{r7, lr}
 800413e:	b082      	sub	sp, #8
 8004140:	af00      	add	r7, sp, #0
 8004142:	6078      	str	r0, [r7, #4]
 8004144:	460b      	mov	r3, r1
 8004146:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800414e:	2b01      	cmp	r3, #1
 8004150:	d101      	bne.n	8004156 <HAL_PCD_SetAddress+0x1a>
 8004152:	2302      	movs	r3, #2
 8004154:	e013      	b.n	800417e <HAL_PCD_SetAddress+0x42>
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	2201      	movs	r2, #1
 800415a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	78fa      	ldrb	r2, [r7, #3]
 8004162:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	78fa      	ldrb	r2, [r7, #3]
 800416c:	4611      	mov	r1, r2
 800416e:	4618      	mov	r0, r3
 8004170:	f003 fef0 	bl	8007f54 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	2200      	movs	r2, #0
 8004178:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 800417c:	2300      	movs	r3, #0
}
 800417e:	4618      	mov	r0, r3
 8004180:	3708      	adds	r7, #8
 8004182:	46bd      	mov	sp, r7
 8004184:	bd80      	pop	{r7, pc}

08004186 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8004186:	b580      	push	{r7, lr}
 8004188:	b084      	sub	sp, #16
 800418a:	af00      	add	r7, sp, #0
 800418c:	6078      	str	r0, [r7, #4]
 800418e:	4608      	mov	r0, r1
 8004190:	4611      	mov	r1, r2
 8004192:	461a      	mov	r2, r3
 8004194:	4603      	mov	r3, r0
 8004196:	70fb      	strb	r3, [r7, #3]
 8004198:	460b      	mov	r3, r1
 800419a:	803b      	strh	r3, [r7, #0]
 800419c:	4613      	mov	r3, r2
 800419e:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80041a0:	2300      	movs	r3, #0
 80041a2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80041a4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	da0f      	bge.n	80041cc <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80041ac:	78fb      	ldrb	r3, [r7, #3]
 80041ae:	f003 020f 	and.w	r2, r3, #15
 80041b2:	4613      	mov	r3, r2
 80041b4:	00db      	lsls	r3, r3, #3
 80041b6:	4413      	add	r3, r2
 80041b8:	009b      	lsls	r3, r3, #2
 80041ba:	3338      	adds	r3, #56	; 0x38
 80041bc:	687a      	ldr	r2, [r7, #4]
 80041be:	4413      	add	r3, r2
 80041c0:	3304      	adds	r3, #4
 80041c2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	2201      	movs	r2, #1
 80041c8:	705a      	strb	r2, [r3, #1]
 80041ca:	e00f      	b.n	80041ec <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80041cc:	78fb      	ldrb	r3, [r7, #3]
 80041ce:	f003 020f 	and.w	r2, r3, #15
 80041d2:	4613      	mov	r3, r2
 80041d4:	00db      	lsls	r3, r3, #3
 80041d6:	4413      	add	r3, r2
 80041d8:	009b      	lsls	r3, r3, #2
 80041da:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80041de:	687a      	ldr	r2, [r7, #4]
 80041e0:	4413      	add	r3, r2
 80041e2:	3304      	adds	r3, #4
 80041e4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	2200      	movs	r2, #0
 80041ea:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80041ec:	78fb      	ldrb	r3, [r7, #3]
 80041ee:	f003 030f 	and.w	r3, r3, #15
 80041f2:	b2da      	uxtb	r2, r3
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 80041f8:	883a      	ldrh	r2, [r7, #0]
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	78ba      	ldrb	r2, [r7, #2]
 8004202:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	785b      	ldrb	r3, [r3, #1]
 8004208:	2b00      	cmp	r3, #0
 800420a:	d004      	beq.n	8004216 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	781b      	ldrb	r3, [r3, #0]
 8004210:	b29a      	uxth	r2, r3
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8004216:	78bb      	ldrb	r3, [r7, #2]
 8004218:	2b02      	cmp	r3, #2
 800421a:	d102      	bne.n	8004222 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	2200      	movs	r2, #0
 8004220:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8004228:	2b01      	cmp	r3, #1
 800422a:	d101      	bne.n	8004230 <HAL_PCD_EP_Open+0xaa>
 800422c:	2302      	movs	r3, #2
 800422e:	e00e      	b.n	800424e <HAL_PCD_EP_Open+0xc8>
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	2201      	movs	r2, #1
 8004234:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	68f9      	ldr	r1, [r7, #12]
 800423e:	4618      	mov	r0, r3
 8004240:	f002 ff70 	bl	8007124 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	2200      	movs	r2, #0
 8004248:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 800424c:	7afb      	ldrb	r3, [r7, #11]
}
 800424e:	4618      	mov	r0, r3
 8004250:	3710      	adds	r7, #16
 8004252:	46bd      	mov	sp, r7
 8004254:	bd80      	pop	{r7, pc}

08004256 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004256:	b580      	push	{r7, lr}
 8004258:	b084      	sub	sp, #16
 800425a:	af00      	add	r7, sp, #0
 800425c:	6078      	str	r0, [r7, #4]
 800425e:	460b      	mov	r3, r1
 8004260:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004262:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004266:	2b00      	cmp	r3, #0
 8004268:	da0f      	bge.n	800428a <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800426a:	78fb      	ldrb	r3, [r7, #3]
 800426c:	f003 020f 	and.w	r2, r3, #15
 8004270:	4613      	mov	r3, r2
 8004272:	00db      	lsls	r3, r3, #3
 8004274:	4413      	add	r3, r2
 8004276:	009b      	lsls	r3, r3, #2
 8004278:	3338      	adds	r3, #56	; 0x38
 800427a:	687a      	ldr	r2, [r7, #4]
 800427c:	4413      	add	r3, r2
 800427e:	3304      	adds	r3, #4
 8004280:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	2201      	movs	r2, #1
 8004286:	705a      	strb	r2, [r3, #1]
 8004288:	e00f      	b.n	80042aa <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800428a:	78fb      	ldrb	r3, [r7, #3]
 800428c:	f003 020f 	and.w	r2, r3, #15
 8004290:	4613      	mov	r3, r2
 8004292:	00db      	lsls	r3, r3, #3
 8004294:	4413      	add	r3, r2
 8004296:	009b      	lsls	r3, r3, #2
 8004298:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800429c:	687a      	ldr	r2, [r7, #4]
 800429e:	4413      	add	r3, r2
 80042a0:	3304      	adds	r3, #4
 80042a2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	2200      	movs	r2, #0
 80042a8:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 80042aa:	78fb      	ldrb	r3, [r7, #3]
 80042ac:	f003 030f 	and.w	r3, r3, #15
 80042b0:	b2da      	uxtb	r2, r3
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80042bc:	2b01      	cmp	r3, #1
 80042be:	d101      	bne.n	80042c4 <HAL_PCD_EP_Close+0x6e>
 80042c0:	2302      	movs	r3, #2
 80042c2:	e00e      	b.n	80042e2 <HAL_PCD_EP_Close+0x8c>
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	2201      	movs	r2, #1
 80042c8:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	68f9      	ldr	r1, [r7, #12]
 80042d2:	4618      	mov	r0, r3
 80042d4:	f002 ffae 	bl	8007234 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	2200      	movs	r2, #0
 80042dc:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 80042e0:	2300      	movs	r3, #0
}
 80042e2:	4618      	mov	r0, r3
 80042e4:	3710      	adds	r7, #16
 80042e6:	46bd      	mov	sp, r7
 80042e8:	bd80      	pop	{r7, pc}

080042ea <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80042ea:	b580      	push	{r7, lr}
 80042ec:	b086      	sub	sp, #24
 80042ee:	af00      	add	r7, sp, #0
 80042f0:	60f8      	str	r0, [r7, #12]
 80042f2:	607a      	str	r2, [r7, #4]
 80042f4:	603b      	str	r3, [r7, #0]
 80042f6:	460b      	mov	r3, r1
 80042f8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80042fa:	7afb      	ldrb	r3, [r7, #11]
 80042fc:	f003 020f 	and.w	r2, r3, #15
 8004300:	4613      	mov	r3, r2
 8004302:	00db      	lsls	r3, r3, #3
 8004304:	4413      	add	r3, r2
 8004306:	009b      	lsls	r3, r3, #2
 8004308:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800430c:	68fa      	ldr	r2, [r7, #12]
 800430e:	4413      	add	r3, r2
 8004310:	3304      	adds	r3, #4
 8004312:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004314:	697b      	ldr	r3, [r7, #20]
 8004316:	687a      	ldr	r2, [r7, #4]
 8004318:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 800431a:	697b      	ldr	r3, [r7, #20]
 800431c:	683a      	ldr	r2, [r7, #0]
 800431e:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8004320:	697b      	ldr	r3, [r7, #20]
 8004322:	2200      	movs	r2, #0
 8004324:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 8004326:	697b      	ldr	r3, [r7, #20]
 8004328:	2200      	movs	r2, #0
 800432a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800432c:	7afb      	ldrb	r3, [r7, #11]
 800432e:	f003 030f 	and.w	r3, r3, #15
 8004332:	b2da      	uxtb	r2, r3
 8004334:	697b      	ldr	r3, [r7, #20]
 8004336:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	691b      	ldr	r3, [r3, #16]
 800433c:	2b01      	cmp	r3, #1
 800433e:	d102      	bne.n	8004346 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004340:	687a      	ldr	r2, [r7, #4]
 8004342:	697b      	ldr	r3, [r7, #20]
 8004344:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004346:	7afb      	ldrb	r3, [r7, #11]
 8004348:	f003 030f 	and.w	r3, r3, #15
 800434c:	2b00      	cmp	r3, #0
 800434e:	d109      	bne.n	8004364 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	6818      	ldr	r0, [r3, #0]
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	691b      	ldr	r3, [r3, #16]
 8004358:	b2db      	uxtb	r3, r3
 800435a:	461a      	mov	r2, r3
 800435c:	6979      	ldr	r1, [r7, #20]
 800435e:	f003 fa8d 	bl	800787c <USB_EP0StartXfer>
 8004362:	e008      	b.n	8004376 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	6818      	ldr	r0, [r3, #0]
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	691b      	ldr	r3, [r3, #16]
 800436c:	b2db      	uxtb	r3, r3
 800436e:	461a      	mov	r2, r3
 8004370:	6979      	ldr	r1, [r7, #20]
 8004372:	f003 f83b 	bl	80073ec <USB_EPStartXfer>
  }

  return HAL_OK;
 8004376:	2300      	movs	r3, #0
}
 8004378:	4618      	mov	r0, r3
 800437a:	3718      	adds	r7, #24
 800437c:	46bd      	mov	sp, r7
 800437e:	bd80      	pop	{r7, pc}

08004380 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004380:	b480      	push	{r7}
 8004382:	b083      	sub	sp, #12
 8004384:	af00      	add	r7, sp, #0
 8004386:	6078      	str	r0, [r7, #4]
 8004388:	460b      	mov	r3, r1
 800438a:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800438c:	78fb      	ldrb	r3, [r7, #3]
 800438e:	f003 020f 	and.w	r2, r3, #15
 8004392:	6879      	ldr	r1, [r7, #4]
 8004394:	4613      	mov	r3, r2
 8004396:	00db      	lsls	r3, r3, #3
 8004398:	4413      	add	r3, r2
 800439a:	009b      	lsls	r3, r3, #2
 800439c:	440b      	add	r3, r1
 800439e:	f503 7327 	add.w	r3, r3, #668	; 0x29c
 80043a2:	681b      	ldr	r3, [r3, #0]
}
 80043a4:	4618      	mov	r0, r3
 80043a6:	370c      	adds	r7, #12
 80043a8:	46bd      	mov	sp, r7
 80043aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ae:	4770      	bx	lr

080043b0 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80043b0:	b580      	push	{r7, lr}
 80043b2:	b086      	sub	sp, #24
 80043b4:	af00      	add	r7, sp, #0
 80043b6:	60f8      	str	r0, [r7, #12]
 80043b8:	607a      	str	r2, [r7, #4]
 80043ba:	603b      	str	r3, [r7, #0]
 80043bc:	460b      	mov	r3, r1
 80043be:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80043c0:	7afb      	ldrb	r3, [r7, #11]
 80043c2:	f003 020f 	and.w	r2, r3, #15
 80043c6:	4613      	mov	r3, r2
 80043c8:	00db      	lsls	r3, r3, #3
 80043ca:	4413      	add	r3, r2
 80043cc:	009b      	lsls	r3, r3, #2
 80043ce:	3338      	adds	r3, #56	; 0x38
 80043d0:	68fa      	ldr	r2, [r7, #12]
 80043d2:	4413      	add	r3, r2
 80043d4:	3304      	adds	r3, #4
 80043d6:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80043d8:	697b      	ldr	r3, [r7, #20]
 80043da:	687a      	ldr	r2, [r7, #4]
 80043dc:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 80043de:	697b      	ldr	r3, [r7, #20]
 80043e0:	683a      	ldr	r2, [r7, #0]
 80043e2:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80043e4:	697b      	ldr	r3, [r7, #20]
 80043e6:	2200      	movs	r2, #0
 80043e8:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 80043ea:	697b      	ldr	r3, [r7, #20]
 80043ec:	2201      	movs	r2, #1
 80043ee:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80043f0:	7afb      	ldrb	r3, [r7, #11]
 80043f2:	f003 030f 	and.w	r3, r3, #15
 80043f6:	b2da      	uxtb	r2, r3
 80043f8:	697b      	ldr	r3, [r7, #20]
 80043fa:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	691b      	ldr	r3, [r3, #16]
 8004400:	2b01      	cmp	r3, #1
 8004402:	d102      	bne.n	800440a <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004404:	687a      	ldr	r2, [r7, #4]
 8004406:	697b      	ldr	r3, [r7, #20]
 8004408:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800440a:	7afb      	ldrb	r3, [r7, #11]
 800440c:	f003 030f 	and.w	r3, r3, #15
 8004410:	2b00      	cmp	r3, #0
 8004412:	d109      	bne.n	8004428 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	6818      	ldr	r0, [r3, #0]
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	691b      	ldr	r3, [r3, #16]
 800441c:	b2db      	uxtb	r3, r3
 800441e:	461a      	mov	r2, r3
 8004420:	6979      	ldr	r1, [r7, #20]
 8004422:	f003 fa2b 	bl	800787c <USB_EP0StartXfer>
 8004426:	e008      	b.n	800443a <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	6818      	ldr	r0, [r3, #0]
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	691b      	ldr	r3, [r3, #16]
 8004430:	b2db      	uxtb	r3, r3
 8004432:	461a      	mov	r2, r3
 8004434:	6979      	ldr	r1, [r7, #20]
 8004436:	f002 ffd9 	bl	80073ec <USB_EPStartXfer>
  }

  return HAL_OK;
 800443a:	2300      	movs	r3, #0
}
 800443c:	4618      	mov	r0, r3
 800443e:	3718      	adds	r7, #24
 8004440:	46bd      	mov	sp, r7
 8004442:	bd80      	pop	{r7, pc}

08004444 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004444:	b580      	push	{r7, lr}
 8004446:	b084      	sub	sp, #16
 8004448:	af00      	add	r7, sp, #0
 800444a:	6078      	str	r0, [r7, #4]
 800444c:	460b      	mov	r3, r1
 800444e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004450:	78fb      	ldrb	r3, [r7, #3]
 8004452:	f003 020f 	and.w	r2, r3, #15
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	685b      	ldr	r3, [r3, #4]
 800445a:	429a      	cmp	r2, r3
 800445c:	d901      	bls.n	8004462 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800445e:	2301      	movs	r3, #1
 8004460:	e050      	b.n	8004504 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004462:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004466:	2b00      	cmp	r3, #0
 8004468:	da0f      	bge.n	800448a <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800446a:	78fb      	ldrb	r3, [r7, #3]
 800446c:	f003 020f 	and.w	r2, r3, #15
 8004470:	4613      	mov	r3, r2
 8004472:	00db      	lsls	r3, r3, #3
 8004474:	4413      	add	r3, r2
 8004476:	009b      	lsls	r3, r3, #2
 8004478:	3338      	adds	r3, #56	; 0x38
 800447a:	687a      	ldr	r2, [r7, #4]
 800447c:	4413      	add	r3, r2
 800447e:	3304      	adds	r3, #4
 8004480:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	2201      	movs	r2, #1
 8004486:	705a      	strb	r2, [r3, #1]
 8004488:	e00d      	b.n	80044a6 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800448a:	78fa      	ldrb	r2, [r7, #3]
 800448c:	4613      	mov	r3, r2
 800448e:	00db      	lsls	r3, r3, #3
 8004490:	4413      	add	r3, r2
 8004492:	009b      	lsls	r3, r3, #2
 8004494:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004498:	687a      	ldr	r2, [r7, #4]
 800449a:	4413      	add	r3, r2
 800449c:	3304      	adds	r3, #4
 800449e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	2200      	movs	r2, #0
 80044a4:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	2201      	movs	r2, #1
 80044aa:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80044ac:	78fb      	ldrb	r3, [r7, #3]
 80044ae:	f003 030f 	and.w	r3, r3, #15
 80044b2:	b2da      	uxtb	r2, r3
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80044be:	2b01      	cmp	r3, #1
 80044c0:	d101      	bne.n	80044c6 <HAL_PCD_EP_SetStall+0x82>
 80044c2:	2302      	movs	r3, #2
 80044c4:	e01e      	b.n	8004504 <HAL_PCD_EP_SetStall+0xc0>
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	2201      	movs	r2, #1
 80044ca:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	68f9      	ldr	r1, [r7, #12]
 80044d4:	4618      	mov	r0, r3
 80044d6:	f003 fc69 	bl	8007dac <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80044da:	78fb      	ldrb	r3, [r7, #3]
 80044dc:	f003 030f 	and.w	r3, r3, #15
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d10a      	bne.n	80044fa <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	6818      	ldr	r0, [r3, #0]
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	691b      	ldr	r3, [r3, #16]
 80044ec:	b2d9      	uxtb	r1, r3
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80044f4:	461a      	mov	r2, r3
 80044f6:	f003 fe59 	bl	80081ac <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	2200      	movs	r2, #0
 80044fe:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8004502:	2300      	movs	r3, #0
}
 8004504:	4618      	mov	r0, r3
 8004506:	3710      	adds	r7, #16
 8004508:	46bd      	mov	sp, r7
 800450a:	bd80      	pop	{r7, pc}

0800450c <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800450c:	b580      	push	{r7, lr}
 800450e:	b084      	sub	sp, #16
 8004510:	af00      	add	r7, sp, #0
 8004512:	6078      	str	r0, [r7, #4]
 8004514:	460b      	mov	r3, r1
 8004516:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004518:	78fb      	ldrb	r3, [r7, #3]
 800451a:	f003 020f 	and.w	r2, r3, #15
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	685b      	ldr	r3, [r3, #4]
 8004522:	429a      	cmp	r2, r3
 8004524:	d901      	bls.n	800452a <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8004526:	2301      	movs	r3, #1
 8004528:	e042      	b.n	80045b0 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800452a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800452e:	2b00      	cmp	r3, #0
 8004530:	da0f      	bge.n	8004552 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004532:	78fb      	ldrb	r3, [r7, #3]
 8004534:	f003 020f 	and.w	r2, r3, #15
 8004538:	4613      	mov	r3, r2
 800453a:	00db      	lsls	r3, r3, #3
 800453c:	4413      	add	r3, r2
 800453e:	009b      	lsls	r3, r3, #2
 8004540:	3338      	adds	r3, #56	; 0x38
 8004542:	687a      	ldr	r2, [r7, #4]
 8004544:	4413      	add	r3, r2
 8004546:	3304      	adds	r3, #4
 8004548:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	2201      	movs	r2, #1
 800454e:	705a      	strb	r2, [r3, #1]
 8004550:	e00f      	b.n	8004572 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004552:	78fb      	ldrb	r3, [r7, #3]
 8004554:	f003 020f 	and.w	r2, r3, #15
 8004558:	4613      	mov	r3, r2
 800455a:	00db      	lsls	r3, r3, #3
 800455c:	4413      	add	r3, r2
 800455e:	009b      	lsls	r3, r3, #2
 8004560:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004564:	687a      	ldr	r2, [r7, #4]
 8004566:	4413      	add	r3, r2
 8004568:	3304      	adds	r3, #4
 800456a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	2200      	movs	r2, #0
 8004570:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	2200      	movs	r2, #0
 8004576:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004578:	78fb      	ldrb	r3, [r7, #3]
 800457a:	f003 030f 	and.w	r3, r3, #15
 800457e:	b2da      	uxtb	r2, r3
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800458a:	2b01      	cmp	r3, #1
 800458c:	d101      	bne.n	8004592 <HAL_PCD_EP_ClrStall+0x86>
 800458e:	2302      	movs	r3, #2
 8004590:	e00e      	b.n	80045b0 <HAL_PCD_EP_ClrStall+0xa4>
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	2201      	movs	r2, #1
 8004596:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	68f9      	ldr	r1, [r7, #12]
 80045a0:	4618      	mov	r0, r3
 80045a2:	f003 fc71 	bl	8007e88 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	2200      	movs	r2, #0
 80045aa:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 80045ae:	2300      	movs	r3, #0
}
 80045b0:	4618      	mov	r0, r3
 80045b2:	3710      	adds	r7, #16
 80045b4:	46bd      	mov	sp, r7
 80045b6:	bd80      	pop	{r7, pc}

080045b8 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80045b8:	b580      	push	{r7, lr}
 80045ba:	b084      	sub	sp, #16
 80045bc:	af00      	add	r7, sp, #0
 80045be:	6078      	str	r0, [r7, #4]
 80045c0:	460b      	mov	r3, r1
 80045c2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 80045c4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	da0c      	bge.n	80045e6 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80045cc:	78fb      	ldrb	r3, [r7, #3]
 80045ce:	f003 020f 	and.w	r2, r3, #15
 80045d2:	4613      	mov	r3, r2
 80045d4:	00db      	lsls	r3, r3, #3
 80045d6:	4413      	add	r3, r2
 80045d8:	009b      	lsls	r3, r3, #2
 80045da:	3338      	adds	r3, #56	; 0x38
 80045dc:	687a      	ldr	r2, [r7, #4]
 80045de:	4413      	add	r3, r2
 80045e0:	3304      	adds	r3, #4
 80045e2:	60fb      	str	r3, [r7, #12]
 80045e4:	e00c      	b.n	8004600 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80045e6:	78fb      	ldrb	r3, [r7, #3]
 80045e8:	f003 020f 	and.w	r2, r3, #15
 80045ec:	4613      	mov	r3, r2
 80045ee:	00db      	lsls	r3, r3, #3
 80045f0:	4413      	add	r3, r2
 80045f2:	009b      	lsls	r3, r3, #2
 80045f4:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80045f8:	687a      	ldr	r2, [r7, #4]
 80045fa:	4413      	add	r3, r2
 80045fc:	3304      	adds	r3, #4
 80045fe:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	68f9      	ldr	r1, [r7, #12]
 8004606:	4618      	mov	r0, r3
 8004608:	f003 fa90 	bl	8007b2c <USB_EPStopXfer>
 800460c:	4603      	mov	r3, r0
 800460e:	72fb      	strb	r3, [r7, #11]

  return ret;
 8004610:	7afb      	ldrb	r3, [r7, #11]
}
 8004612:	4618      	mov	r0, r3
 8004614:	3710      	adds	r7, #16
 8004616:	46bd      	mov	sp, r7
 8004618:	bd80      	pop	{r7, pc}

0800461a <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800461a:	b580      	push	{r7, lr}
 800461c:	b08a      	sub	sp, #40	; 0x28
 800461e:	af02      	add	r7, sp, #8
 8004620:	6078      	str	r0, [r7, #4]
 8004622:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800462a:	697b      	ldr	r3, [r7, #20]
 800462c:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800462e:	683a      	ldr	r2, [r7, #0]
 8004630:	4613      	mov	r3, r2
 8004632:	00db      	lsls	r3, r3, #3
 8004634:	4413      	add	r3, r2
 8004636:	009b      	lsls	r3, r3, #2
 8004638:	3338      	adds	r3, #56	; 0x38
 800463a:	687a      	ldr	r2, [r7, #4]
 800463c:	4413      	add	r3, r2
 800463e:	3304      	adds	r3, #4
 8004640:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	6a1a      	ldr	r2, [r3, #32]
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	699b      	ldr	r3, [r3, #24]
 800464a:	429a      	cmp	r2, r3
 800464c:	d901      	bls.n	8004652 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800464e:	2301      	movs	r3, #1
 8004650:	e06c      	b.n	800472c <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	699a      	ldr	r2, [r3, #24]
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	6a1b      	ldr	r3, [r3, #32]
 800465a:	1ad3      	subs	r3, r2, r3
 800465c:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	68db      	ldr	r3, [r3, #12]
 8004662:	69fa      	ldr	r2, [r7, #28]
 8004664:	429a      	cmp	r2, r3
 8004666:	d902      	bls.n	800466e <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	68db      	ldr	r3, [r3, #12]
 800466c:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800466e:	69fb      	ldr	r3, [r7, #28]
 8004670:	3303      	adds	r3, #3
 8004672:	089b      	lsrs	r3, r3, #2
 8004674:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004676:	e02b      	b.n	80046d0 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	699a      	ldr	r2, [r3, #24]
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	6a1b      	ldr	r3, [r3, #32]
 8004680:	1ad3      	subs	r3, r2, r3
 8004682:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	68db      	ldr	r3, [r3, #12]
 8004688:	69fa      	ldr	r2, [r7, #28]
 800468a:	429a      	cmp	r2, r3
 800468c:	d902      	bls.n	8004694 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	68db      	ldr	r3, [r3, #12]
 8004692:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8004694:	69fb      	ldr	r3, [r7, #28]
 8004696:	3303      	adds	r3, #3
 8004698:	089b      	lsrs	r3, r3, #2
 800469a:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	6919      	ldr	r1, [r3, #16]
 80046a0:	683b      	ldr	r3, [r7, #0]
 80046a2:	b2da      	uxtb	r2, r3
 80046a4:	69fb      	ldr	r3, [r7, #28]
 80046a6:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80046ac:	b2db      	uxtb	r3, r3
 80046ae:	9300      	str	r3, [sp, #0]
 80046b0:	4603      	mov	r3, r0
 80046b2:	6978      	ldr	r0, [r7, #20]
 80046b4:	f003 fae4 	bl	8007c80 <USB_WritePacket>

    ep->xfer_buff  += len;
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	691a      	ldr	r2, [r3, #16]
 80046bc:	69fb      	ldr	r3, [r7, #28]
 80046be:	441a      	add	r2, r3
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	6a1a      	ldr	r2, [r3, #32]
 80046c8:	69fb      	ldr	r3, [r7, #28]
 80046ca:	441a      	add	r2, r3
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80046d0:	683b      	ldr	r3, [r7, #0]
 80046d2:	015a      	lsls	r2, r3, #5
 80046d4:	693b      	ldr	r3, [r7, #16]
 80046d6:	4413      	add	r3, r2
 80046d8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80046dc:	699b      	ldr	r3, [r3, #24]
 80046de:	b29b      	uxth	r3, r3
 80046e0:	69ba      	ldr	r2, [r7, #24]
 80046e2:	429a      	cmp	r2, r3
 80046e4:	d809      	bhi.n	80046fa <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	6a1a      	ldr	r2, [r3, #32]
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80046ee:	429a      	cmp	r2, r3
 80046f0:	d203      	bcs.n	80046fa <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	699b      	ldr	r3, [r3, #24]
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d1be      	bne.n	8004678 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	699a      	ldr	r2, [r3, #24]
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	6a1b      	ldr	r3, [r3, #32]
 8004702:	429a      	cmp	r2, r3
 8004704:	d811      	bhi.n	800472a <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004706:	683b      	ldr	r3, [r7, #0]
 8004708:	f003 030f 	and.w	r3, r3, #15
 800470c:	2201      	movs	r2, #1
 800470e:	fa02 f303 	lsl.w	r3, r2, r3
 8004712:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004714:	693b      	ldr	r3, [r7, #16]
 8004716:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800471a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800471c:	68bb      	ldr	r3, [r7, #8]
 800471e:	43db      	mvns	r3, r3
 8004720:	6939      	ldr	r1, [r7, #16]
 8004722:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004726:	4013      	ands	r3, r2
 8004728:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 800472a:	2300      	movs	r3, #0
}
 800472c:	4618      	mov	r0, r3
 800472e:	3720      	adds	r7, #32
 8004730:	46bd      	mov	sp, r7
 8004732:	bd80      	pop	{r7, pc}

08004734 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004734:	b580      	push	{r7, lr}
 8004736:	b088      	sub	sp, #32
 8004738:	af00      	add	r7, sp, #0
 800473a:	6078      	str	r0, [r7, #4]
 800473c:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004744:	69fb      	ldr	r3, [r7, #28]
 8004746:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8004748:	69fb      	ldr	r3, [r7, #28]
 800474a:	333c      	adds	r3, #60	; 0x3c
 800474c:	3304      	adds	r3, #4
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004752:	683b      	ldr	r3, [r7, #0]
 8004754:	015a      	lsls	r2, r3, #5
 8004756:	69bb      	ldr	r3, [r7, #24]
 8004758:	4413      	add	r3, r2
 800475a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800475e:	689b      	ldr	r3, [r3, #8]
 8004760:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	691b      	ldr	r3, [r3, #16]
 8004766:	2b01      	cmp	r3, #1
 8004768:	d17b      	bne.n	8004862 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800476a:	693b      	ldr	r3, [r7, #16]
 800476c:	f003 0308 	and.w	r3, r3, #8
 8004770:	2b00      	cmp	r3, #0
 8004772:	d015      	beq.n	80047a0 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004774:	697b      	ldr	r3, [r7, #20]
 8004776:	4a61      	ldr	r2, [pc, #388]	; (80048fc <PCD_EP_OutXfrComplete_int+0x1c8>)
 8004778:	4293      	cmp	r3, r2
 800477a:	f240 80b9 	bls.w	80048f0 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800477e:	693b      	ldr	r3, [r7, #16]
 8004780:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004784:	2b00      	cmp	r3, #0
 8004786:	f000 80b3 	beq.w	80048f0 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800478a:	683b      	ldr	r3, [r7, #0]
 800478c:	015a      	lsls	r2, r3, #5
 800478e:	69bb      	ldr	r3, [r7, #24]
 8004790:	4413      	add	r3, r2
 8004792:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004796:	461a      	mov	r2, r3
 8004798:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800479c:	6093      	str	r3, [r2, #8]
 800479e:	e0a7      	b.n	80048f0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80047a0:	693b      	ldr	r3, [r7, #16]
 80047a2:	f003 0320 	and.w	r3, r3, #32
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d009      	beq.n	80047be <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80047aa:	683b      	ldr	r3, [r7, #0]
 80047ac:	015a      	lsls	r2, r3, #5
 80047ae:	69bb      	ldr	r3, [r7, #24]
 80047b0:	4413      	add	r3, r2
 80047b2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80047b6:	461a      	mov	r2, r3
 80047b8:	2320      	movs	r3, #32
 80047ba:	6093      	str	r3, [r2, #8]
 80047bc:	e098      	b.n	80048f0 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80047be:	693b      	ldr	r3, [r7, #16]
 80047c0:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	f040 8093 	bne.w	80048f0 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80047ca:	697b      	ldr	r3, [r7, #20]
 80047cc:	4a4b      	ldr	r2, [pc, #300]	; (80048fc <PCD_EP_OutXfrComplete_int+0x1c8>)
 80047ce:	4293      	cmp	r3, r2
 80047d0:	d90f      	bls.n	80047f2 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80047d2:	693b      	ldr	r3, [r7, #16]
 80047d4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d00a      	beq.n	80047f2 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80047dc:	683b      	ldr	r3, [r7, #0]
 80047de:	015a      	lsls	r2, r3, #5
 80047e0:	69bb      	ldr	r3, [r7, #24]
 80047e2:	4413      	add	r3, r2
 80047e4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80047e8:	461a      	mov	r2, r3
 80047ea:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80047ee:	6093      	str	r3, [r2, #8]
 80047f0:	e07e      	b.n	80048f0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 80047f2:	683a      	ldr	r2, [r7, #0]
 80047f4:	4613      	mov	r3, r2
 80047f6:	00db      	lsls	r3, r3, #3
 80047f8:	4413      	add	r3, r2
 80047fa:	009b      	lsls	r3, r3, #2
 80047fc:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004800:	687a      	ldr	r2, [r7, #4]
 8004802:	4413      	add	r3, r2
 8004804:	3304      	adds	r3, #4
 8004806:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	69da      	ldr	r2, [r3, #28]
 800480c:	683b      	ldr	r3, [r7, #0]
 800480e:	0159      	lsls	r1, r3, #5
 8004810:	69bb      	ldr	r3, [r7, #24]
 8004812:	440b      	add	r3, r1
 8004814:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004818:	691b      	ldr	r3, [r3, #16]
 800481a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800481e:	1ad2      	subs	r2, r2, r3
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	621a      	str	r2, [r3, #32]

        if (epnum == 0U)
 8004824:	683b      	ldr	r3, [r7, #0]
 8004826:	2b00      	cmp	r3, #0
 8004828:	d114      	bne.n	8004854 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	699b      	ldr	r3, [r3, #24]
 800482e:	2b00      	cmp	r3, #0
 8004830:	d109      	bne.n	8004846 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	6818      	ldr	r0, [r3, #0]
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800483c:	461a      	mov	r2, r3
 800483e:	2101      	movs	r1, #1
 8004840:	f003 fcb4 	bl	80081ac <USB_EP0_OutStart>
 8004844:	e006      	b.n	8004854 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	691a      	ldr	r2, [r3, #16]
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	6a1b      	ldr	r3, [r3, #32]
 800484e:	441a      	add	r2, r3
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	611a      	str	r2, [r3, #16]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004854:	683b      	ldr	r3, [r7, #0]
 8004856:	b2db      	uxtb	r3, r3
 8004858:	4619      	mov	r1, r3
 800485a:	6878      	ldr	r0, [r7, #4]
 800485c:	f008 feb2 	bl	800d5c4 <HAL_PCD_DataOutStageCallback>
 8004860:	e046      	b.n	80048f0 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8004862:	697b      	ldr	r3, [r7, #20]
 8004864:	4a26      	ldr	r2, [pc, #152]	; (8004900 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8004866:	4293      	cmp	r3, r2
 8004868:	d124      	bne.n	80048b4 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800486a:	693b      	ldr	r3, [r7, #16]
 800486c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004870:	2b00      	cmp	r3, #0
 8004872:	d00a      	beq.n	800488a <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004874:	683b      	ldr	r3, [r7, #0]
 8004876:	015a      	lsls	r2, r3, #5
 8004878:	69bb      	ldr	r3, [r7, #24]
 800487a:	4413      	add	r3, r2
 800487c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004880:	461a      	mov	r2, r3
 8004882:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004886:	6093      	str	r3, [r2, #8]
 8004888:	e032      	b.n	80048f0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800488a:	693b      	ldr	r3, [r7, #16]
 800488c:	f003 0320 	and.w	r3, r3, #32
 8004890:	2b00      	cmp	r3, #0
 8004892:	d008      	beq.n	80048a6 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004894:	683b      	ldr	r3, [r7, #0]
 8004896:	015a      	lsls	r2, r3, #5
 8004898:	69bb      	ldr	r3, [r7, #24]
 800489a:	4413      	add	r3, r2
 800489c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80048a0:	461a      	mov	r2, r3
 80048a2:	2320      	movs	r3, #32
 80048a4:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80048a6:	683b      	ldr	r3, [r7, #0]
 80048a8:	b2db      	uxtb	r3, r3
 80048aa:	4619      	mov	r1, r3
 80048ac:	6878      	ldr	r0, [r7, #4]
 80048ae:	f008 fe89 	bl	800d5c4 <HAL_PCD_DataOutStageCallback>
 80048b2:	e01d      	b.n	80048f0 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80048b4:	683b      	ldr	r3, [r7, #0]
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d114      	bne.n	80048e4 <PCD_EP_OutXfrComplete_int+0x1b0>
 80048ba:	6879      	ldr	r1, [r7, #4]
 80048bc:	683a      	ldr	r2, [r7, #0]
 80048be:	4613      	mov	r3, r2
 80048c0:	00db      	lsls	r3, r3, #3
 80048c2:	4413      	add	r3, r2
 80048c4:	009b      	lsls	r3, r3, #2
 80048c6:	440b      	add	r3, r1
 80048c8:	f503 7325 	add.w	r3, r3, #660	; 0x294
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d108      	bne.n	80048e4 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	6818      	ldr	r0, [r3, #0]
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80048dc:	461a      	mov	r2, r3
 80048de:	2100      	movs	r1, #0
 80048e0:	f003 fc64 	bl	80081ac <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80048e4:	683b      	ldr	r3, [r7, #0]
 80048e6:	b2db      	uxtb	r3, r3
 80048e8:	4619      	mov	r1, r3
 80048ea:	6878      	ldr	r0, [r7, #4]
 80048ec:	f008 fe6a 	bl	800d5c4 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 80048f0:	2300      	movs	r3, #0
}
 80048f2:	4618      	mov	r0, r3
 80048f4:	3720      	adds	r7, #32
 80048f6:	46bd      	mov	sp, r7
 80048f8:	bd80      	pop	{r7, pc}
 80048fa:	bf00      	nop
 80048fc:	4f54300a 	.word	0x4f54300a
 8004900:	4f54310a 	.word	0x4f54310a

08004904 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004904:	b580      	push	{r7, lr}
 8004906:	b086      	sub	sp, #24
 8004908:	af00      	add	r7, sp, #0
 800490a:	6078      	str	r0, [r7, #4]
 800490c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004914:	697b      	ldr	r3, [r7, #20]
 8004916:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8004918:	697b      	ldr	r3, [r7, #20]
 800491a:	333c      	adds	r3, #60	; 0x3c
 800491c:	3304      	adds	r3, #4
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004922:	683b      	ldr	r3, [r7, #0]
 8004924:	015a      	lsls	r2, r3, #5
 8004926:	693b      	ldr	r3, [r7, #16]
 8004928:	4413      	add	r3, r2
 800492a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800492e:	689b      	ldr	r3, [r3, #8]
 8004930:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	4a15      	ldr	r2, [pc, #84]	; (800498c <PCD_EP_OutSetupPacket_int+0x88>)
 8004936:	4293      	cmp	r3, r2
 8004938:	d90e      	bls.n	8004958 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800493a:	68bb      	ldr	r3, [r7, #8]
 800493c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004940:	2b00      	cmp	r3, #0
 8004942:	d009      	beq.n	8004958 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004944:	683b      	ldr	r3, [r7, #0]
 8004946:	015a      	lsls	r2, r3, #5
 8004948:	693b      	ldr	r3, [r7, #16]
 800494a:	4413      	add	r3, r2
 800494c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004950:	461a      	mov	r2, r3
 8004952:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004956:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8004958:	6878      	ldr	r0, [r7, #4]
 800495a:	f008 fe21 	bl	800d5a0 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	4a0a      	ldr	r2, [pc, #40]	; (800498c <PCD_EP_OutSetupPacket_int+0x88>)
 8004962:	4293      	cmp	r3, r2
 8004964:	d90c      	bls.n	8004980 <PCD_EP_OutSetupPacket_int+0x7c>
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	691b      	ldr	r3, [r3, #16]
 800496a:	2b01      	cmp	r3, #1
 800496c:	d108      	bne.n	8004980 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	6818      	ldr	r0, [r3, #0]
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8004978:	461a      	mov	r2, r3
 800497a:	2101      	movs	r1, #1
 800497c:	f003 fc16 	bl	80081ac <USB_EP0_OutStart>
  }

  return HAL_OK;
 8004980:	2300      	movs	r3, #0
}
 8004982:	4618      	mov	r0, r3
 8004984:	3718      	adds	r7, #24
 8004986:	46bd      	mov	sp, r7
 8004988:	bd80      	pop	{r7, pc}
 800498a:	bf00      	nop
 800498c:	4f54300a 	.word	0x4f54300a

08004990 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8004990:	b480      	push	{r7}
 8004992:	b085      	sub	sp, #20
 8004994:	af00      	add	r7, sp, #0
 8004996:	6078      	str	r0, [r7, #4]
 8004998:	460b      	mov	r3, r1
 800499a:	70fb      	strb	r3, [r7, #3]
 800499c:	4613      	mov	r3, r2
 800499e:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049a6:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80049a8:	78fb      	ldrb	r3, [r7, #3]
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d107      	bne.n	80049be <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80049ae:	883b      	ldrh	r3, [r7, #0]
 80049b0:	0419      	lsls	r1, r3, #16
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	68ba      	ldr	r2, [r7, #8]
 80049b8:	430a      	orrs	r2, r1
 80049ba:	629a      	str	r2, [r3, #40]	; 0x28
 80049bc:	e028      	b.n	8004a10 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049c4:	0c1b      	lsrs	r3, r3, #16
 80049c6:	68ba      	ldr	r2, [r7, #8]
 80049c8:	4413      	add	r3, r2
 80049ca:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80049cc:	2300      	movs	r3, #0
 80049ce:	73fb      	strb	r3, [r7, #15]
 80049d0:	e00d      	b.n	80049ee <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681a      	ldr	r2, [r3, #0]
 80049d6:	7bfb      	ldrb	r3, [r7, #15]
 80049d8:	3340      	adds	r3, #64	; 0x40
 80049da:	009b      	lsls	r3, r3, #2
 80049dc:	4413      	add	r3, r2
 80049de:	685b      	ldr	r3, [r3, #4]
 80049e0:	0c1b      	lsrs	r3, r3, #16
 80049e2:	68ba      	ldr	r2, [r7, #8]
 80049e4:	4413      	add	r3, r2
 80049e6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80049e8:	7bfb      	ldrb	r3, [r7, #15]
 80049ea:	3301      	adds	r3, #1
 80049ec:	73fb      	strb	r3, [r7, #15]
 80049ee:	7bfa      	ldrb	r2, [r7, #15]
 80049f0:	78fb      	ldrb	r3, [r7, #3]
 80049f2:	3b01      	subs	r3, #1
 80049f4:	429a      	cmp	r2, r3
 80049f6:	d3ec      	bcc.n	80049d2 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80049f8:	883b      	ldrh	r3, [r7, #0]
 80049fa:	0418      	lsls	r0, r3, #16
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	6819      	ldr	r1, [r3, #0]
 8004a00:	78fb      	ldrb	r3, [r7, #3]
 8004a02:	3b01      	subs	r3, #1
 8004a04:	68ba      	ldr	r2, [r7, #8]
 8004a06:	4302      	orrs	r2, r0
 8004a08:	3340      	adds	r3, #64	; 0x40
 8004a0a:	009b      	lsls	r3, r3, #2
 8004a0c:	440b      	add	r3, r1
 8004a0e:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8004a10:	2300      	movs	r3, #0
}
 8004a12:	4618      	mov	r0, r3
 8004a14:	3714      	adds	r7, #20
 8004a16:	46bd      	mov	sp, r7
 8004a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a1c:	4770      	bx	lr

08004a1e <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8004a1e:	b480      	push	{r7}
 8004a20:	b083      	sub	sp, #12
 8004a22:	af00      	add	r7, sp, #0
 8004a24:	6078      	str	r0, [r7, #4]
 8004a26:	460b      	mov	r3, r1
 8004a28:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	887a      	ldrh	r2, [r7, #2]
 8004a30:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8004a32:	2300      	movs	r3, #0
}
 8004a34:	4618      	mov	r0, r3
 8004a36:	370c      	adds	r7, #12
 8004a38:	46bd      	mov	sp, r7
 8004a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a3e:	4770      	bx	lr

08004a40 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8004a40:	b480      	push	{r7}
 8004a42:	b083      	sub	sp, #12
 8004a44:	af00      	add	r7, sp, #0
 8004a46:	6078      	str	r0, [r7, #4]
 8004a48:	460b      	mov	r3, r1
 8004a4a:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8004a4c:	bf00      	nop
 8004a4e:	370c      	adds	r7, #12
 8004a50:	46bd      	mov	sp, r7
 8004a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a56:	4770      	bx	lr

08004a58 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004a58:	b580      	push	{r7, lr}
 8004a5a:	b086      	sub	sp, #24
 8004a5c:	af00      	add	r7, sp, #0
 8004a5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d101      	bne.n	8004a6a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004a66:	2301      	movs	r3, #1
 8004a68:	e267      	b.n	8004f3a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	f003 0301 	and.w	r3, r3, #1
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d075      	beq.n	8004b62 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004a76:	4b88      	ldr	r3, [pc, #544]	; (8004c98 <HAL_RCC_OscConfig+0x240>)
 8004a78:	689b      	ldr	r3, [r3, #8]
 8004a7a:	f003 030c 	and.w	r3, r3, #12
 8004a7e:	2b04      	cmp	r3, #4
 8004a80:	d00c      	beq.n	8004a9c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004a82:	4b85      	ldr	r3, [pc, #532]	; (8004c98 <HAL_RCC_OscConfig+0x240>)
 8004a84:	689b      	ldr	r3, [r3, #8]
 8004a86:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004a8a:	2b08      	cmp	r3, #8
 8004a8c:	d112      	bne.n	8004ab4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004a8e:	4b82      	ldr	r3, [pc, #520]	; (8004c98 <HAL_RCC_OscConfig+0x240>)
 8004a90:	685b      	ldr	r3, [r3, #4]
 8004a92:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004a96:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004a9a:	d10b      	bne.n	8004ab4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a9c:	4b7e      	ldr	r3, [pc, #504]	; (8004c98 <HAL_RCC_OscConfig+0x240>)
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d05b      	beq.n	8004b60 <HAL_RCC_OscConfig+0x108>
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	685b      	ldr	r3, [r3, #4]
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d157      	bne.n	8004b60 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004ab0:	2301      	movs	r3, #1
 8004ab2:	e242      	b.n	8004f3a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	685b      	ldr	r3, [r3, #4]
 8004ab8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004abc:	d106      	bne.n	8004acc <HAL_RCC_OscConfig+0x74>
 8004abe:	4b76      	ldr	r3, [pc, #472]	; (8004c98 <HAL_RCC_OscConfig+0x240>)
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	4a75      	ldr	r2, [pc, #468]	; (8004c98 <HAL_RCC_OscConfig+0x240>)
 8004ac4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004ac8:	6013      	str	r3, [r2, #0]
 8004aca:	e01d      	b.n	8004b08 <HAL_RCC_OscConfig+0xb0>
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	685b      	ldr	r3, [r3, #4]
 8004ad0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004ad4:	d10c      	bne.n	8004af0 <HAL_RCC_OscConfig+0x98>
 8004ad6:	4b70      	ldr	r3, [pc, #448]	; (8004c98 <HAL_RCC_OscConfig+0x240>)
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	4a6f      	ldr	r2, [pc, #444]	; (8004c98 <HAL_RCC_OscConfig+0x240>)
 8004adc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004ae0:	6013      	str	r3, [r2, #0]
 8004ae2:	4b6d      	ldr	r3, [pc, #436]	; (8004c98 <HAL_RCC_OscConfig+0x240>)
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	4a6c      	ldr	r2, [pc, #432]	; (8004c98 <HAL_RCC_OscConfig+0x240>)
 8004ae8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004aec:	6013      	str	r3, [r2, #0]
 8004aee:	e00b      	b.n	8004b08 <HAL_RCC_OscConfig+0xb0>
 8004af0:	4b69      	ldr	r3, [pc, #420]	; (8004c98 <HAL_RCC_OscConfig+0x240>)
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	4a68      	ldr	r2, [pc, #416]	; (8004c98 <HAL_RCC_OscConfig+0x240>)
 8004af6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004afa:	6013      	str	r3, [r2, #0]
 8004afc:	4b66      	ldr	r3, [pc, #408]	; (8004c98 <HAL_RCC_OscConfig+0x240>)
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	4a65      	ldr	r2, [pc, #404]	; (8004c98 <HAL_RCC_OscConfig+0x240>)
 8004b02:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004b06:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	685b      	ldr	r3, [r3, #4]
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d013      	beq.n	8004b38 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b10:	f7fd fa9e 	bl	8002050 <HAL_GetTick>
 8004b14:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b16:	e008      	b.n	8004b2a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004b18:	f7fd fa9a 	bl	8002050 <HAL_GetTick>
 8004b1c:	4602      	mov	r2, r0
 8004b1e:	693b      	ldr	r3, [r7, #16]
 8004b20:	1ad3      	subs	r3, r2, r3
 8004b22:	2b64      	cmp	r3, #100	; 0x64
 8004b24:	d901      	bls.n	8004b2a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004b26:	2303      	movs	r3, #3
 8004b28:	e207      	b.n	8004f3a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b2a:	4b5b      	ldr	r3, [pc, #364]	; (8004c98 <HAL_RCC_OscConfig+0x240>)
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d0f0      	beq.n	8004b18 <HAL_RCC_OscConfig+0xc0>
 8004b36:	e014      	b.n	8004b62 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b38:	f7fd fa8a 	bl	8002050 <HAL_GetTick>
 8004b3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004b3e:	e008      	b.n	8004b52 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004b40:	f7fd fa86 	bl	8002050 <HAL_GetTick>
 8004b44:	4602      	mov	r2, r0
 8004b46:	693b      	ldr	r3, [r7, #16]
 8004b48:	1ad3      	subs	r3, r2, r3
 8004b4a:	2b64      	cmp	r3, #100	; 0x64
 8004b4c:	d901      	bls.n	8004b52 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004b4e:	2303      	movs	r3, #3
 8004b50:	e1f3      	b.n	8004f3a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004b52:	4b51      	ldr	r3, [pc, #324]	; (8004c98 <HAL_RCC_OscConfig+0x240>)
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d1f0      	bne.n	8004b40 <HAL_RCC_OscConfig+0xe8>
 8004b5e:	e000      	b.n	8004b62 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b60:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	f003 0302 	and.w	r3, r3, #2
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d063      	beq.n	8004c36 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004b6e:	4b4a      	ldr	r3, [pc, #296]	; (8004c98 <HAL_RCC_OscConfig+0x240>)
 8004b70:	689b      	ldr	r3, [r3, #8]
 8004b72:	f003 030c 	and.w	r3, r3, #12
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d00b      	beq.n	8004b92 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004b7a:	4b47      	ldr	r3, [pc, #284]	; (8004c98 <HAL_RCC_OscConfig+0x240>)
 8004b7c:	689b      	ldr	r3, [r3, #8]
 8004b7e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004b82:	2b08      	cmp	r3, #8
 8004b84:	d11c      	bne.n	8004bc0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004b86:	4b44      	ldr	r3, [pc, #272]	; (8004c98 <HAL_RCC_OscConfig+0x240>)
 8004b88:	685b      	ldr	r3, [r3, #4]
 8004b8a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d116      	bne.n	8004bc0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b92:	4b41      	ldr	r3, [pc, #260]	; (8004c98 <HAL_RCC_OscConfig+0x240>)
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	f003 0302 	and.w	r3, r3, #2
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d005      	beq.n	8004baa <HAL_RCC_OscConfig+0x152>
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	68db      	ldr	r3, [r3, #12]
 8004ba2:	2b01      	cmp	r3, #1
 8004ba4:	d001      	beq.n	8004baa <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004ba6:	2301      	movs	r3, #1
 8004ba8:	e1c7      	b.n	8004f3a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004baa:	4b3b      	ldr	r3, [pc, #236]	; (8004c98 <HAL_RCC_OscConfig+0x240>)
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	691b      	ldr	r3, [r3, #16]
 8004bb6:	00db      	lsls	r3, r3, #3
 8004bb8:	4937      	ldr	r1, [pc, #220]	; (8004c98 <HAL_RCC_OscConfig+0x240>)
 8004bba:	4313      	orrs	r3, r2
 8004bbc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004bbe:	e03a      	b.n	8004c36 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	68db      	ldr	r3, [r3, #12]
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d020      	beq.n	8004c0a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004bc8:	4b34      	ldr	r3, [pc, #208]	; (8004c9c <HAL_RCC_OscConfig+0x244>)
 8004bca:	2201      	movs	r2, #1
 8004bcc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004bce:	f7fd fa3f 	bl	8002050 <HAL_GetTick>
 8004bd2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004bd4:	e008      	b.n	8004be8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004bd6:	f7fd fa3b 	bl	8002050 <HAL_GetTick>
 8004bda:	4602      	mov	r2, r0
 8004bdc:	693b      	ldr	r3, [r7, #16]
 8004bde:	1ad3      	subs	r3, r2, r3
 8004be0:	2b02      	cmp	r3, #2
 8004be2:	d901      	bls.n	8004be8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004be4:	2303      	movs	r3, #3
 8004be6:	e1a8      	b.n	8004f3a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004be8:	4b2b      	ldr	r3, [pc, #172]	; (8004c98 <HAL_RCC_OscConfig+0x240>)
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	f003 0302 	and.w	r3, r3, #2
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d0f0      	beq.n	8004bd6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004bf4:	4b28      	ldr	r3, [pc, #160]	; (8004c98 <HAL_RCC_OscConfig+0x240>)
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	691b      	ldr	r3, [r3, #16]
 8004c00:	00db      	lsls	r3, r3, #3
 8004c02:	4925      	ldr	r1, [pc, #148]	; (8004c98 <HAL_RCC_OscConfig+0x240>)
 8004c04:	4313      	orrs	r3, r2
 8004c06:	600b      	str	r3, [r1, #0]
 8004c08:	e015      	b.n	8004c36 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004c0a:	4b24      	ldr	r3, [pc, #144]	; (8004c9c <HAL_RCC_OscConfig+0x244>)
 8004c0c:	2200      	movs	r2, #0
 8004c0e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c10:	f7fd fa1e 	bl	8002050 <HAL_GetTick>
 8004c14:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004c16:	e008      	b.n	8004c2a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004c18:	f7fd fa1a 	bl	8002050 <HAL_GetTick>
 8004c1c:	4602      	mov	r2, r0
 8004c1e:	693b      	ldr	r3, [r7, #16]
 8004c20:	1ad3      	subs	r3, r2, r3
 8004c22:	2b02      	cmp	r3, #2
 8004c24:	d901      	bls.n	8004c2a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004c26:	2303      	movs	r3, #3
 8004c28:	e187      	b.n	8004f3a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004c2a:	4b1b      	ldr	r3, [pc, #108]	; (8004c98 <HAL_RCC_OscConfig+0x240>)
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	f003 0302 	and.w	r3, r3, #2
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d1f0      	bne.n	8004c18 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	f003 0308 	and.w	r3, r3, #8
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d036      	beq.n	8004cb0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	695b      	ldr	r3, [r3, #20]
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d016      	beq.n	8004c78 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004c4a:	4b15      	ldr	r3, [pc, #84]	; (8004ca0 <HAL_RCC_OscConfig+0x248>)
 8004c4c:	2201      	movs	r2, #1
 8004c4e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c50:	f7fd f9fe 	bl	8002050 <HAL_GetTick>
 8004c54:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004c56:	e008      	b.n	8004c6a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004c58:	f7fd f9fa 	bl	8002050 <HAL_GetTick>
 8004c5c:	4602      	mov	r2, r0
 8004c5e:	693b      	ldr	r3, [r7, #16]
 8004c60:	1ad3      	subs	r3, r2, r3
 8004c62:	2b02      	cmp	r3, #2
 8004c64:	d901      	bls.n	8004c6a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004c66:	2303      	movs	r3, #3
 8004c68:	e167      	b.n	8004f3a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004c6a:	4b0b      	ldr	r3, [pc, #44]	; (8004c98 <HAL_RCC_OscConfig+0x240>)
 8004c6c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004c6e:	f003 0302 	and.w	r3, r3, #2
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d0f0      	beq.n	8004c58 <HAL_RCC_OscConfig+0x200>
 8004c76:	e01b      	b.n	8004cb0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004c78:	4b09      	ldr	r3, [pc, #36]	; (8004ca0 <HAL_RCC_OscConfig+0x248>)
 8004c7a:	2200      	movs	r2, #0
 8004c7c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004c7e:	f7fd f9e7 	bl	8002050 <HAL_GetTick>
 8004c82:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004c84:	e00e      	b.n	8004ca4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004c86:	f7fd f9e3 	bl	8002050 <HAL_GetTick>
 8004c8a:	4602      	mov	r2, r0
 8004c8c:	693b      	ldr	r3, [r7, #16]
 8004c8e:	1ad3      	subs	r3, r2, r3
 8004c90:	2b02      	cmp	r3, #2
 8004c92:	d907      	bls.n	8004ca4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004c94:	2303      	movs	r3, #3
 8004c96:	e150      	b.n	8004f3a <HAL_RCC_OscConfig+0x4e2>
 8004c98:	40023800 	.word	0x40023800
 8004c9c:	42470000 	.word	0x42470000
 8004ca0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004ca4:	4b88      	ldr	r3, [pc, #544]	; (8004ec8 <HAL_RCC_OscConfig+0x470>)
 8004ca6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004ca8:	f003 0302 	and.w	r3, r3, #2
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d1ea      	bne.n	8004c86 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	f003 0304 	and.w	r3, r3, #4
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	f000 8097 	beq.w	8004dec <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004cbe:	2300      	movs	r3, #0
 8004cc0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004cc2:	4b81      	ldr	r3, [pc, #516]	; (8004ec8 <HAL_RCC_OscConfig+0x470>)
 8004cc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cc6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d10f      	bne.n	8004cee <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004cce:	2300      	movs	r3, #0
 8004cd0:	60bb      	str	r3, [r7, #8]
 8004cd2:	4b7d      	ldr	r3, [pc, #500]	; (8004ec8 <HAL_RCC_OscConfig+0x470>)
 8004cd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cd6:	4a7c      	ldr	r2, [pc, #496]	; (8004ec8 <HAL_RCC_OscConfig+0x470>)
 8004cd8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004cdc:	6413      	str	r3, [r2, #64]	; 0x40
 8004cde:	4b7a      	ldr	r3, [pc, #488]	; (8004ec8 <HAL_RCC_OscConfig+0x470>)
 8004ce0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ce2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004ce6:	60bb      	str	r3, [r7, #8]
 8004ce8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004cea:	2301      	movs	r3, #1
 8004cec:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004cee:	4b77      	ldr	r3, [pc, #476]	; (8004ecc <HAL_RCC_OscConfig+0x474>)
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d118      	bne.n	8004d2c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004cfa:	4b74      	ldr	r3, [pc, #464]	; (8004ecc <HAL_RCC_OscConfig+0x474>)
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	4a73      	ldr	r2, [pc, #460]	; (8004ecc <HAL_RCC_OscConfig+0x474>)
 8004d00:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004d04:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004d06:	f7fd f9a3 	bl	8002050 <HAL_GetTick>
 8004d0a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d0c:	e008      	b.n	8004d20 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004d0e:	f7fd f99f 	bl	8002050 <HAL_GetTick>
 8004d12:	4602      	mov	r2, r0
 8004d14:	693b      	ldr	r3, [r7, #16]
 8004d16:	1ad3      	subs	r3, r2, r3
 8004d18:	2b02      	cmp	r3, #2
 8004d1a:	d901      	bls.n	8004d20 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004d1c:	2303      	movs	r3, #3
 8004d1e:	e10c      	b.n	8004f3a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d20:	4b6a      	ldr	r3, [pc, #424]	; (8004ecc <HAL_RCC_OscConfig+0x474>)
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d0f0      	beq.n	8004d0e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	689b      	ldr	r3, [r3, #8]
 8004d30:	2b01      	cmp	r3, #1
 8004d32:	d106      	bne.n	8004d42 <HAL_RCC_OscConfig+0x2ea>
 8004d34:	4b64      	ldr	r3, [pc, #400]	; (8004ec8 <HAL_RCC_OscConfig+0x470>)
 8004d36:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d38:	4a63      	ldr	r2, [pc, #396]	; (8004ec8 <HAL_RCC_OscConfig+0x470>)
 8004d3a:	f043 0301 	orr.w	r3, r3, #1
 8004d3e:	6713      	str	r3, [r2, #112]	; 0x70
 8004d40:	e01c      	b.n	8004d7c <HAL_RCC_OscConfig+0x324>
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	689b      	ldr	r3, [r3, #8]
 8004d46:	2b05      	cmp	r3, #5
 8004d48:	d10c      	bne.n	8004d64 <HAL_RCC_OscConfig+0x30c>
 8004d4a:	4b5f      	ldr	r3, [pc, #380]	; (8004ec8 <HAL_RCC_OscConfig+0x470>)
 8004d4c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d4e:	4a5e      	ldr	r2, [pc, #376]	; (8004ec8 <HAL_RCC_OscConfig+0x470>)
 8004d50:	f043 0304 	orr.w	r3, r3, #4
 8004d54:	6713      	str	r3, [r2, #112]	; 0x70
 8004d56:	4b5c      	ldr	r3, [pc, #368]	; (8004ec8 <HAL_RCC_OscConfig+0x470>)
 8004d58:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d5a:	4a5b      	ldr	r2, [pc, #364]	; (8004ec8 <HAL_RCC_OscConfig+0x470>)
 8004d5c:	f043 0301 	orr.w	r3, r3, #1
 8004d60:	6713      	str	r3, [r2, #112]	; 0x70
 8004d62:	e00b      	b.n	8004d7c <HAL_RCC_OscConfig+0x324>
 8004d64:	4b58      	ldr	r3, [pc, #352]	; (8004ec8 <HAL_RCC_OscConfig+0x470>)
 8004d66:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d68:	4a57      	ldr	r2, [pc, #348]	; (8004ec8 <HAL_RCC_OscConfig+0x470>)
 8004d6a:	f023 0301 	bic.w	r3, r3, #1
 8004d6e:	6713      	str	r3, [r2, #112]	; 0x70
 8004d70:	4b55      	ldr	r3, [pc, #340]	; (8004ec8 <HAL_RCC_OscConfig+0x470>)
 8004d72:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d74:	4a54      	ldr	r2, [pc, #336]	; (8004ec8 <HAL_RCC_OscConfig+0x470>)
 8004d76:	f023 0304 	bic.w	r3, r3, #4
 8004d7a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	689b      	ldr	r3, [r3, #8]
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d015      	beq.n	8004db0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d84:	f7fd f964 	bl	8002050 <HAL_GetTick>
 8004d88:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d8a:	e00a      	b.n	8004da2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004d8c:	f7fd f960 	bl	8002050 <HAL_GetTick>
 8004d90:	4602      	mov	r2, r0
 8004d92:	693b      	ldr	r3, [r7, #16]
 8004d94:	1ad3      	subs	r3, r2, r3
 8004d96:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d9a:	4293      	cmp	r3, r2
 8004d9c:	d901      	bls.n	8004da2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004d9e:	2303      	movs	r3, #3
 8004da0:	e0cb      	b.n	8004f3a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004da2:	4b49      	ldr	r3, [pc, #292]	; (8004ec8 <HAL_RCC_OscConfig+0x470>)
 8004da4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004da6:	f003 0302 	and.w	r3, r3, #2
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d0ee      	beq.n	8004d8c <HAL_RCC_OscConfig+0x334>
 8004dae:	e014      	b.n	8004dda <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004db0:	f7fd f94e 	bl	8002050 <HAL_GetTick>
 8004db4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004db6:	e00a      	b.n	8004dce <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004db8:	f7fd f94a 	bl	8002050 <HAL_GetTick>
 8004dbc:	4602      	mov	r2, r0
 8004dbe:	693b      	ldr	r3, [r7, #16]
 8004dc0:	1ad3      	subs	r3, r2, r3
 8004dc2:	f241 3288 	movw	r2, #5000	; 0x1388
 8004dc6:	4293      	cmp	r3, r2
 8004dc8:	d901      	bls.n	8004dce <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004dca:	2303      	movs	r3, #3
 8004dcc:	e0b5      	b.n	8004f3a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004dce:	4b3e      	ldr	r3, [pc, #248]	; (8004ec8 <HAL_RCC_OscConfig+0x470>)
 8004dd0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004dd2:	f003 0302 	and.w	r3, r3, #2
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d1ee      	bne.n	8004db8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004dda:	7dfb      	ldrb	r3, [r7, #23]
 8004ddc:	2b01      	cmp	r3, #1
 8004dde:	d105      	bne.n	8004dec <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004de0:	4b39      	ldr	r3, [pc, #228]	; (8004ec8 <HAL_RCC_OscConfig+0x470>)
 8004de2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004de4:	4a38      	ldr	r2, [pc, #224]	; (8004ec8 <HAL_RCC_OscConfig+0x470>)
 8004de6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004dea:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	699b      	ldr	r3, [r3, #24]
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	f000 80a1 	beq.w	8004f38 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004df6:	4b34      	ldr	r3, [pc, #208]	; (8004ec8 <HAL_RCC_OscConfig+0x470>)
 8004df8:	689b      	ldr	r3, [r3, #8]
 8004dfa:	f003 030c 	and.w	r3, r3, #12
 8004dfe:	2b08      	cmp	r3, #8
 8004e00:	d05c      	beq.n	8004ebc <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	699b      	ldr	r3, [r3, #24]
 8004e06:	2b02      	cmp	r3, #2
 8004e08:	d141      	bne.n	8004e8e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e0a:	4b31      	ldr	r3, [pc, #196]	; (8004ed0 <HAL_RCC_OscConfig+0x478>)
 8004e0c:	2200      	movs	r2, #0
 8004e0e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e10:	f7fd f91e 	bl	8002050 <HAL_GetTick>
 8004e14:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e16:	e008      	b.n	8004e2a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004e18:	f7fd f91a 	bl	8002050 <HAL_GetTick>
 8004e1c:	4602      	mov	r2, r0
 8004e1e:	693b      	ldr	r3, [r7, #16]
 8004e20:	1ad3      	subs	r3, r2, r3
 8004e22:	2b02      	cmp	r3, #2
 8004e24:	d901      	bls.n	8004e2a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004e26:	2303      	movs	r3, #3
 8004e28:	e087      	b.n	8004f3a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e2a:	4b27      	ldr	r3, [pc, #156]	; (8004ec8 <HAL_RCC_OscConfig+0x470>)
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d1f0      	bne.n	8004e18 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	69da      	ldr	r2, [r3, #28]
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	6a1b      	ldr	r3, [r3, #32]
 8004e3e:	431a      	orrs	r2, r3
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e44:	019b      	lsls	r3, r3, #6
 8004e46:	431a      	orrs	r2, r3
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e4c:	085b      	lsrs	r3, r3, #1
 8004e4e:	3b01      	subs	r3, #1
 8004e50:	041b      	lsls	r3, r3, #16
 8004e52:	431a      	orrs	r2, r3
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e58:	061b      	lsls	r3, r3, #24
 8004e5a:	491b      	ldr	r1, [pc, #108]	; (8004ec8 <HAL_RCC_OscConfig+0x470>)
 8004e5c:	4313      	orrs	r3, r2
 8004e5e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004e60:	4b1b      	ldr	r3, [pc, #108]	; (8004ed0 <HAL_RCC_OscConfig+0x478>)
 8004e62:	2201      	movs	r2, #1
 8004e64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e66:	f7fd f8f3 	bl	8002050 <HAL_GetTick>
 8004e6a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004e6c:	e008      	b.n	8004e80 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004e6e:	f7fd f8ef 	bl	8002050 <HAL_GetTick>
 8004e72:	4602      	mov	r2, r0
 8004e74:	693b      	ldr	r3, [r7, #16]
 8004e76:	1ad3      	subs	r3, r2, r3
 8004e78:	2b02      	cmp	r3, #2
 8004e7a:	d901      	bls.n	8004e80 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004e7c:	2303      	movs	r3, #3
 8004e7e:	e05c      	b.n	8004f3a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004e80:	4b11      	ldr	r3, [pc, #68]	; (8004ec8 <HAL_RCC_OscConfig+0x470>)
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d0f0      	beq.n	8004e6e <HAL_RCC_OscConfig+0x416>
 8004e8c:	e054      	b.n	8004f38 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e8e:	4b10      	ldr	r3, [pc, #64]	; (8004ed0 <HAL_RCC_OscConfig+0x478>)
 8004e90:	2200      	movs	r2, #0
 8004e92:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e94:	f7fd f8dc 	bl	8002050 <HAL_GetTick>
 8004e98:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e9a:	e008      	b.n	8004eae <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004e9c:	f7fd f8d8 	bl	8002050 <HAL_GetTick>
 8004ea0:	4602      	mov	r2, r0
 8004ea2:	693b      	ldr	r3, [r7, #16]
 8004ea4:	1ad3      	subs	r3, r2, r3
 8004ea6:	2b02      	cmp	r3, #2
 8004ea8:	d901      	bls.n	8004eae <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004eaa:	2303      	movs	r3, #3
 8004eac:	e045      	b.n	8004f3a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004eae:	4b06      	ldr	r3, [pc, #24]	; (8004ec8 <HAL_RCC_OscConfig+0x470>)
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d1f0      	bne.n	8004e9c <HAL_RCC_OscConfig+0x444>
 8004eba:	e03d      	b.n	8004f38 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	699b      	ldr	r3, [r3, #24]
 8004ec0:	2b01      	cmp	r3, #1
 8004ec2:	d107      	bne.n	8004ed4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004ec4:	2301      	movs	r3, #1
 8004ec6:	e038      	b.n	8004f3a <HAL_RCC_OscConfig+0x4e2>
 8004ec8:	40023800 	.word	0x40023800
 8004ecc:	40007000 	.word	0x40007000
 8004ed0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004ed4:	4b1b      	ldr	r3, [pc, #108]	; (8004f44 <HAL_RCC_OscConfig+0x4ec>)
 8004ed6:	685b      	ldr	r3, [r3, #4]
 8004ed8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	699b      	ldr	r3, [r3, #24]
 8004ede:	2b01      	cmp	r3, #1
 8004ee0:	d028      	beq.n	8004f34 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004eec:	429a      	cmp	r2, r3
 8004eee:	d121      	bne.n	8004f34 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004efa:	429a      	cmp	r2, r3
 8004efc:	d11a      	bne.n	8004f34 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004efe:	68fa      	ldr	r2, [r7, #12]
 8004f00:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004f04:	4013      	ands	r3, r2
 8004f06:	687a      	ldr	r2, [r7, #4]
 8004f08:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004f0a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004f0c:	4293      	cmp	r3, r2
 8004f0e:	d111      	bne.n	8004f34 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f1a:	085b      	lsrs	r3, r3, #1
 8004f1c:	3b01      	subs	r3, #1
 8004f1e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004f20:	429a      	cmp	r2, r3
 8004f22:	d107      	bne.n	8004f34 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f2e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004f30:	429a      	cmp	r2, r3
 8004f32:	d001      	beq.n	8004f38 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004f34:	2301      	movs	r3, #1
 8004f36:	e000      	b.n	8004f3a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004f38:	2300      	movs	r3, #0
}
 8004f3a:	4618      	mov	r0, r3
 8004f3c:	3718      	adds	r7, #24
 8004f3e:	46bd      	mov	sp, r7
 8004f40:	bd80      	pop	{r7, pc}
 8004f42:	bf00      	nop
 8004f44:	40023800 	.word	0x40023800

08004f48 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004f48:	b580      	push	{r7, lr}
 8004f4a:	b084      	sub	sp, #16
 8004f4c:	af00      	add	r7, sp, #0
 8004f4e:	6078      	str	r0, [r7, #4]
 8004f50:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d101      	bne.n	8004f5c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004f58:	2301      	movs	r3, #1
 8004f5a:	e0cc      	b.n	80050f6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004f5c:	4b68      	ldr	r3, [pc, #416]	; (8005100 <HAL_RCC_ClockConfig+0x1b8>)
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	f003 0307 	and.w	r3, r3, #7
 8004f64:	683a      	ldr	r2, [r7, #0]
 8004f66:	429a      	cmp	r2, r3
 8004f68:	d90c      	bls.n	8004f84 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f6a:	4b65      	ldr	r3, [pc, #404]	; (8005100 <HAL_RCC_ClockConfig+0x1b8>)
 8004f6c:	683a      	ldr	r2, [r7, #0]
 8004f6e:	b2d2      	uxtb	r2, r2
 8004f70:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f72:	4b63      	ldr	r3, [pc, #396]	; (8005100 <HAL_RCC_ClockConfig+0x1b8>)
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	f003 0307 	and.w	r3, r3, #7
 8004f7a:	683a      	ldr	r2, [r7, #0]
 8004f7c:	429a      	cmp	r2, r3
 8004f7e:	d001      	beq.n	8004f84 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004f80:	2301      	movs	r3, #1
 8004f82:	e0b8      	b.n	80050f6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	f003 0302 	and.w	r3, r3, #2
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d020      	beq.n	8004fd2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	f003 0304 	and.w	r3, r3, #4
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d005      	beq.n	8004fa8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004f9c:	4b59      	ldr	r3, [pc, #356]	; (8005104 <HAL_RCC_ClockConfig+0x1bc>)
 8004f9e:	689b      	ldr	r3, [r3, #8]
 8004fa0:	4a58      	ldr	r2, [pc, #352]	; (8005104 <HAL_RCC_ClockConfig+0x1bc>)
 8004fa2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004fa6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	f003 0308 	and.w	r3, r3, #8
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d005      	beq.n	8004fc0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004fb4:	4b53      	ldr	r3, [pc, #332]	; (8005104 <HAL_RCC_ClockConfig+0x1bc>)
 8004fb6:	689b      	ldr	r3, [r3, #8]
 8004fb8:	4a52      	ldr	r2, [pc, #328]	; (8005104 <HAL_RCC_ClockConfig+0x1bc>)
 8004fba:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004fbe:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004fc0:	4b50      	ldr	r3, [pc, #320]	; (8005104 <HAL_RCC_ClockConfig+0x1bc>)
 8004fc2:	689b      	ldr	r3, [r3, #8]
 8004fc4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	689b      	ldr	r3, [r3, #8]
 8004fcc:	494d      	ldr	r1, [pc, #308]	; (8005104 <HAL_RCC_ClockConfig+0x1bc>)
 8004fce:	4313      	orrs	r3, r2
 8004fd0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	f003 0301 	and.w	r3, r3, #1
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d044      	beq.n	8005068 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	685b      	ldr	r3, [r3, #4]
 8004fe2:	2b01      	cmp	r3, #1
 8004fe4:	d107      	bne.n	8004ff6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004fe6:	4b47      	ldr	r3, [pc, #284]	; (8005104 <HAL_RCC_ClockConfig+0x1bc>)
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d119      	bne.n	8005026 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004ff2:	2301      	movs	r3, #1
 8004ff4:	e07f      	b.n	80050f6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	685b      	ldr	r3, [r3, #4]
 8004ffa:	2b02      	cmp	r3, #2
 8004ffc:	d003      	beq.n	8005006 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005002:	2b03      	cmp	r3, #3
 8005004:	d107      	bne.n	8005016 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005006:	4b3f      	ldr	r3, [pc, #252]	; (8005104 <HAL_RCC_ClockConfig+0x1bc>)
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800500e:	2b00      	cmp	r3, #0
 8005010:	d109      	bne.n	8005026 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005012:	2301      	movs	r3, #1
 8005014:	e06f      	b.n	80050f6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005016:	4b3b      	ldr	r3, [pc, #236]	; (8005104 <HAL_RCC_ClockConfig+0x1bc>)
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	f003 0302 	and.w	r3, r3, #2
 800501e:	2b00      	cmp	r3, #0
 8005020:	d101      	bne.n	8005026 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005022:	2301      	movs	r3, #1
 8005024:	e067      	b.n	80050f6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005026:	4b37      	ldr	r3, [pc, #220]	; (8005104 <HAL_RCC_ClockConfig+0x1bc>)
 8005028:	689b      	ldr	r3, [r3, #8]
 800502a:	f023 0203 	bic.w	r2, r3, #3
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	685b      	ldr	r3, [r3, #4]
 8005032:	4934      	ldr	r1, [pc, #208]	; (8005104 <HAL_RCC_ClockConfig+0x1bc>)
 8005034:	4313      	orrs	r3, r2
 8005036:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005038:	f7fd f80a 	bl	8002050 <HAL_GetTick>
 800503c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800503e:	e00a      	b.n	8005056 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005040:	f7fd f806 	bl	8002050 <HAL_GetTick>
 8005044:	4602      	mov	r2, r0
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	1ad3      	subs	r3, r2, r3
 800504a:	f241 3288 	movw	r2, #5000	; 0x1388
 800504e:	4293      	cmp	r3, r2
 8005050:	d901      	bls.n	8005056 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005052:	2303      	movs	r3, #3
 8005054:	e04f      	b.n	80050f6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005056:	4b2b      	ldr	r3, [pc, #172]	; (8005104 <HAL_RCC_ClockConfig+0x1bc>)
 8005058:	689b      	ldr	r3, [r3, #8]
 800505a:	f003 020c 	and.w	r2, r3, #12
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	685b      	ldr	r3, [r3, #4]
 8005062:	009b      	lsls	r3, r3, #2
 8005064:	429a      	cmp	r2, r3
 8005066:	d1eb      	bne.n	8005040 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005068:	4b25      	ldr	r3, [pc, #148]	; (8005100 <HAL_RCC_ClockConfig+0x1b8>)
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	f003 0307 	and.w	r3, r3, #7
 8005070:	683a      	ldr	r2, [r7, #0]
 8005072:	429a      	cmp	r2, r3
 8005074:	d20c      	bcs.n	8005090 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005076:	4b22      	ldr	r3, [pc, #136]	; (8005100 <HAL_RCC_ClockConfig+0x1b8>)
 8005078:	683a      	ldr	r2, [r7, #0]
 800507a:	b2d2      	uxtb	r2, r2
 800507c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800507e:	4b20      	ldr	r3, [pc, #128]	; (8005100 <HAL_RCC_ClockConfig+0x1b8>)
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	f003 0307 	and.w	r3, r3, #7
 8005086:	683a      	ldr	r2, [r7, #0]
 8005088:	429a      	cmp	r2, r3
 800508a:	d001      	beq.n	8005090 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800508c:	2301      	movs	r3, #1
 800508e:	e032      	b.n	80050f6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	f003 0304 	and.w	r3, r3, #4
 8005098:	2b00      	cmp	r3, #0
 800509a:	d008      	beq.n	80050ae <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800509c:	4b19      	ldr	r3, [pc, #100]	; (8005104 <HAL_RCC_ClockConfig+0x1bc>)
 800509e:	689b      	ldr	r3, [r3, #8]
 80050a0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	68db      	ldr	r3, [r3, #12]
 80050a8:	4916      	ldr	r1, [pc, #88]	; (8005104 <HAL_RCC_ClockConfig+0x1bc>)
 80050aa:	4313      	orrs	r3, r2
 80050ac:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	f003 0308 	and.w	r3, r3, #8
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d009      	beq.n	80050ce <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80050ba:	4b12      	ldr	r3, [pc, #72]	; (8005104 <HAL_RCC_ClockConfig+0x1bc>)
 80050bc:	689b      	ldr	r3, [r3, #8]
 80050be:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	691b      	ldr	r3, [r3, #16]
 80050c6:	00db      	lsls	r3, r3, #3
 80050c8:	490e      	ldr	r1, [pc, #56]	; (8005104 <HAL_RCC_ClockConfig+0x1bc>)
 80050ca:	4313      	orrs	r3, r2
 80050cc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80050ce:	f000 f821 	bl	8005114 <HAL_RCC_GetSysClockFreq>
 80050d2:	4602      	mov	r2, r0
 80050d4:	4b0b      	ldr	r3, [pc, #44]	; (8005104 <HAL_RCC_ClockConfig+0x1bc>)
 80050d6:	689b      	ldr	r3, [r3, #8]
 80050d8:	091b      	lsrs	r3, r3, #4
 80050da:	f003 030f 	and.w	r3, r3, #15
 80050de:	490a      	ldr	r1, [pc, #40]	; (8005108 <HAL_RCC_ClockConfig+0x1c0>)
 80050e0:	5ccb      	ldrb	r3, [r1, r3]
 80050e2:	fa22 f303 	lsr.w	r3, r2, r3
 80050e6:	4a09      	ldr	r2, [pc, #36]	; (800510c <HAL_RCC_ClockConfig+0x1c4>)
 80050e8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80050ea:	4b09      	ldr	r3, [pc, #36]	; (8005110 <HAL_RCC_ClockConfig+0x1c8>)
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	4618      	mov	r0, r3
 80050f0:	f7fc fe60 	bl	8001db4 <HAL_InitTick>

  return HAL_OK;
 80050f4:	2300      	movs	r3, #0
}
 80050f6:	4618      	mov	r0, r3
 80050f8:	3710      	adds	r7, #16
 80050fa:	46bd      	mov	sp, r7
 80050fc:	bd80      	pop	{r7, pc}
 80050fe:	bf00      	nop
 8005100:	40023c00 	.word	0x40023c00
 8005104:	40023800 	.word	0x40023800
 8005108:	0800eae0 	.word	0x0800eae0
 800510c:	2000041c 	.word	0x2000041c
 8005110:	20000420 	.word	0x20000420

08005114 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005114:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005118:	b094      	sub	sp, #80	; 0x50
 800511a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800511c:	2300      	movs	r3, #0
 800511e:	647b      	str	r3, [r7, #68]	; 0x44
 8005120:	2300      	movs	r3, #0
 8005122:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005124:	2300      	movs	r3, #0
 8005126:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8005128:	2300      	movs	r3, #0
 800512a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800512c:	4b79      	ldr	r3, [pc, #484]	; (8005314 <HAL_RCC_GetSysClockFreq+0x200>)
 800512e:	689b      	ldr	r3, [r3, #8]
 8005130:	f003 030c 	and.w	r3, r3, #12
 8005134:	2b08      	cmp	r3, #8
 8005136:	d00d      	beq.n	8005154 <HAL_RCC_GetSysClockFreq+0x40>
 8005138:	2b08      	cmp	r3, #8
 800513a:	f200 80e1 	bhi.w	8005300 <HAL_RCC_GetSysClockFreq+0x1ec>
 800513e:	2b00      	cmp	r3, #0
 8005140:	d002      	beq.n	8005148 <HAL_RCC_GetSysClockFreq+0x34>
 8005142:	2b04      	cmp	r3, #4
 8005144:	d003      	beq.n	800514e <HAL_RCC_GetSysClockFreq+0x3a>
 8005146:	e0db      	b.n	8005300 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005148:	4b73      	ldr	r3, [pc, #460]	; (8005318 <HAL_RCC_GetSysClockFreq+0x204>)
 800514a:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 800514c:	e0db      	b.n	8005306 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800514e:	4b72      	ldr	r3, [pc, #456]	; (8005318 <HAL_RCC_GetSysClockFreq+0x204>)
 8005150:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005152:	e0d8      	b.n	8005306 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005154:	4b6f      	ldr	r3, [pc, #444]	; (8005314 <HAL_RCC_GetSysClockFreq+0x200>)
 8005156:	685b      	ldr	r3, [r3, #4]
 8005158:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800515c:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800515e:	4b6d      	ldr	r3, [pc, #436]	; (8005314 <HAL_RCC_GetSysClockFreq+0x200>)
 8005160:	685b      	ldr	r3, [r3, #4]
 8005162:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005166:	2b00      	cmp	r3, #0
 8005168:	d063      	beq.n	8005232 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800516a:	4b6a      	ldr	r3, [pc, #424]	; (8005314 <HAL_RCC_GetSysClockFreq+0x200>)
 800516c:	685b      	ldr	r3, [r3, #4]
 800516e:	099b      	lsrs	r3, r3, #6
 8005170:	2200      	movs	r2, #0
 8005172:	63bb      	str	r3, [r7, #56]	; 0x38
 8005174:	63fa      	str	r2, [r7, #60]	; 0x3c
 8005176:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005178:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800517c:	633b      	str	r3, [r7, #48]	; 0x30
 800517e:	2300      	movs	r3, #0
 8005180:	637b      	str	r3, [r7, #52]	; 0x34
 8005182:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8005186:	4622      	mov	r2, r4
 8005188:	462b      	mov	r3, r5
 800518a:	f04f 0000 	mov.w	r0, #0
 800518e:	f04f 0100 	mov.w	r1, #0
 8005192:	0159      	lsls	r1, r3, #5
 8005194:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005198:	0150      	lsls	r0, r2, #5
 800519a:	4602      	mov	r2, r0
 800519c:	460b      	mov	r3, r1
 800519e:	4621      	mov	r1, r4
 80051a0:	1a51      	subs	r1, r2, r1
 80051a2:	6139      	str	r1, [r7, #16]
 80051a4:	4629      	mov	r1, r5
 80051a6:	eb63 0301 	sbc.w	r3, r3, r1
 80051aa:	617b      	str	r3, [r7, #20]
 80051ac:	f04f 0200 	mov.w	r2, #0
 80051b0:	f04f 0300 	mov.w	r3, #0
 80051b4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80051b8:	4659      	mov	r1, fp
 80051ba:	018b      	lsls	r3, r1, #6
 80051bc:	4651      	mov	r1, sl
 80051be:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80051c2:	4651      	mov	r1, sl
 80051c4:	018a      	lsls	r2, r1, #6
 80051c6:	4651      	mov	r1, sl
 80051c8:	ebb2 0801 	subs.w	r8, r2, r1
 80051cc:	4659      	mov	r1, fp
 80051ce:	eb63 0901 	sbc.w	r9, r3, r1
 80051d2:	f04f 0200 	mov.w	r2, #0
 80051d6:	f04f 0300 	mov.w	r3, #0
 80051da:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80051de:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80051e2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80051e6:	4690      	mov	r8, r2
 80051e8:	4699      	mov	r9, r3
 80051ea:	4623      	mov	r3, r4
 80051ec:	eb18 0303 	adds.w	r3, r8, r3
 80051f0:	60bb      	str	r3, [r7, #8]
 80051f2:	462b      	mov	r3, r5
 80051f4:	eb49 0303 	adc.w	r3, r9, r3
 80051f8:	60fb      	str	r3, [r7, #12]
 80051fa:	f04f 0200 	mov.w	r2, #0
 80051fe:	f04f 0300 	mov.w	r3, #0
 8005202:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005206:	4629      	mov	r1, r5
 8005208:	028b      	lsls	r3, r1, #10
 800520a:	4621      	mov	r1, r4
 800520c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005210:	4621      	mov	r1, r4
 8005212:	028a      	lsls	r2, r1, #10
 8005214:	4610      	mov	r0, r2
 8005216:	4619      	mov	r1, r3
 8005218:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800521a:	2200      	movs	r2, #0
 800521c:	62bb      	str	r3, [r7, #40]	; 0x28
 800521e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005220:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005224:	f7fb f834 	bl	8000290 <__aeabi_uldivmod>
 8005228:	4602      	mov	r2, r0
 800522a:	460b      	mov	r3, r1
 800522c:	4613      	mov	r3, r2
 800522e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005230:	e058      	b.n	80052e4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005232:	4b38      	ldr	r3, [pc, #224]	; (8005314 <HAL_RCC_GetSysClockFreq+0x200>)
 8005234:	685b      	ldr	r3, [r3, #4]
 8005236:	099b      	lsrs	r3, r3, #6
 8005238:	2200      	movs	r2, #0
 800523a:	4618      	mov	r0, r3
 800523c:	4611      	mov	r1, r2
 800523e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005242:	623b      	str	r3, [r7, #32]
 8005244:	2300      	movs	r3, #0
 8005246:	627b      	str	r3, [r7, #36]	; 0x24
 8005248:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800524c:	4642      	mov	r2, r8
 800524e:	464b      	mov	r3, r9
 8005250:	f04f 0000 	mov.w	r0, #0
 8005254:	f04f 0100 	mov.w	r1, #0
 8005258:	0159      	lsls	r1, r3, #5
 800525a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800525e:	0150      	lsls	r0, r2, #5
 8005260:	4602      	mov	r2, r0
 8005262:	460b      	mov	r3, r1
 8005264:	4641      	mov	r1, r8
 8005266:	ebb2 0a01 	subs.w	sl, r2, r1
 800526a:	4649      	mov	r1, r9
 800526c:	eb63 0b01 	sbc.w	fp, r3, r1
 8005270:	f04f 0200 	mov.w	r2, #0
 8005274:	f04f 0300 	mov.w	r3, #0
 8005278:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800527c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005280:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005284:	ebb2 040a 	subs.w	r4, r2, sl
 8005288:	eb63 050b 	sbc.w	r5, r3, fp
 800528c:	f04f 0200 	mov.w	r2, #0
 8005290:	f04f 0300 	mov.w	r3, #0
 8005294:	00eb      	lsls	r3, r5, #3
 8005296:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800529a:	00e2      	lsls	r2, r4, #3
 800529c:	4614      	mov	r4, r2
 800529e:	461d      	mov	r5, r3
 80052a0:	4643      	mov	r3, r8
 80052a2:	18e3      	adds	r3, r4, r3
 80052a4:	603b      	str	r3, [r7, #0]
 80052a6:	464b      	mov	r3, r9
 80052a8:	eb45 0303 	adc.w	r3, r5, r3
 80052ac:	607b      	str	r3, [r7, #4]
 80052ae:	f04f 0200 	mov.w	r2, #0
 80052b2:	f04f 0300 	mov.w	r3, #0
 80052b6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80052ba:	4629      	mov	r1, r5
 80052bc:	028b      	lsls	r3, r1, #10
 80052be:	4621      	mov	r1, r4
 80052c0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80052c4:	4621      	mov	r1, r4
 80052c6:	028a      	lsls	r2, r1, #10
 80052c8:	4610      	mov	r0, r2
 80052ca:	4619      	mov	r1, r3
 80052cc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80052ce:	2200      	movs	r2, #0
 80052d0:	61bb      	str	r3, [r7, #24]
 80052d2:	61fa      	str	r2, [r7, #28]
 80052d4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80052d8:	f7fa ffda 	bl	8000290 <__aeabi_uldivmod>
 80052dc:	4602      	mov	r2, r0
 80052de:	460b      	mov	r3, r1
 80052e0:	4613      	mov	r3, r2
 80052e2:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80052e4:	4b0b      	ldr	r3, [pc, #44]	; (8005314 <HAL_RCC_GetSysClockFreq+0x200>)
 80052e6:	685b      	ldr	r3, [r3, #4]
 80052e8:	0c1b      	lsrs	r3, r3, #16
 80052ea:	f003 0303 	and.w	r3, r3, #3
 80052ee:	3301      	adds	r3, #1
 80052f0:	005b      	lsls	r3, r3, #1
 80052f2:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80052f4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80052f6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80052f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80052fc:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80052fe:	e002      	b.n	8005306 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005300:	4b05      	ldr	r3, [pc, #20]	; (8005318 <HAL_RCC_GetSysClockFreq+0x204>)
 8005302:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005304:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005306:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8005308:	4618      	mov	r0, r3
 800530a:	3750      	adds	r7, #80	; 0x50
 800530c:	46bd      	mov	sp, r7
 800530e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005312:	bf00      	nop
 8005314:	40023800 	.word	0x40023800
 8005318:	00f42400 	.word	0x00f42400

0800531c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800531c:	b480      	push	{r7}
 800531e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005320:	4b03      	ldr	r3, [pc, #12]	; (8005330 <HAL_RCC_GetHCLKFreq+0x14>)
 8005322:	681b      	ldr	r3, [r3, #0]
}
 8005324:	4618      	mov	r0, r3
 8005326:	46bd      	mov	sp, r7
 8005328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800532c:	4770      	bx	lr
 800532e:	bf00      	nop
 8005330:	2000041c 	.word	0x2000041c

08005334 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005334:	b580      	push	{r7, lr}
 8005336:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005338:	f7ff fff0 	bl	800531c <HAL_RCC_GetHCLKFreq>
 800533c:	4602      	mov	r2, r0
 800533e:	4b05      	ldr	r3, [pc, #20]	; (8005354 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005340:	689b      	ldr	r3, [r3, #8]
 8005342:	0a9b      	lsrs	r3, r3, #10
 8005344:	f003 0307 	and.w	r3, r3, #7
 8005348:	4903      	ldr	r1, [pc, #12]	; (8005358 <HAL_RCC_GetPCLK1Freq+0x24>)
 800534a:	5ccb      	ldrb	r3, [r1, r3]
 800534c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005350:	4618      	mov	r0, r3
 8005352:	bd80      	pop	{r7, pc}
 8005354:	40023800 	.word	0x40023800
 8005358:	0800eaf0 	.word	0x0800eaf0

0800535c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800535c:	b480      	push	{r7}
 800535e:	b083      	sub	sp, #12
 8005360:	af00      	add	r7, sp, #0
 8005362:	6078      	str	r0, [r7, #4]
 8005364:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	220f      	movs	r2, #15
 800536a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800536c:	4b12      	ldr	r3, [pc, #72]	; (80053b8 <HAL_RCC_GetClockConfig+0x5c>)
 800536e:	689b      	ldr	r3, [r3, #8]
 8005370:	f003 0203 	and.w	r2, r3, #3
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8005378:	4b0f      	ldr	r3, [pc, #60]	; (80053b8 <HAL_RCC_GetClockConfig+0x5c>)
 800537a:	689b      	ldr	r3, [r3, #8]
 800537c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8005384:	4b0c      	ldr	r3, [pc, #48]	; (80053b8 <HAL_RCC_GetClockConfig+0x5c>)
 8005386:	689b      	ldr	r3, [r3, #8]
 8005388:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8005390:	4b09      	ldr	r3, [pc, #36]	; (80053b8 <HAL_RCC_GetClockConfig+0x5c>)
 8005392:	689b      	ldr	r3, [r3, #8]
 8005394:	08db      	lsrs	r3, r3, #3
 8005396:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800539e:	4b07      	ldr	r3, [pc, #28]	; (80053bc <HAL_RCC_GetClockConfig+0x60>)
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	f003 0207 	and.w	r2, r3, #7
 80053a6:	683b      	ldr	r3, [r7, #0]
 80053a8:	601a      	str	r2, [r3, #0]
}
 80053aa:	bf00      	nop
 80053ac:	370c      	adds	r7, #12
 80053ae:	46bd      	mov	sp, r7
 80053b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053b4:	4770      	bx	lr
 80053b6:	bf00      	nop
 80053b8:	40023800 	.word	0x40023800
 80053bc:	40023c00 	.word	0x40023c00

080053c0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80053c0:	b580      	push	{r7, lr}
 80053c2:	b082      	sub	sp, #8
 80053c4:	af00      	add	r7, sp, #0
 80053c6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d101      	bne.n	80053d2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80053ce:	2301      	movs	r3, #1
 80053d0:	e07b      	b.n	80054ca <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d108      	bne.n	80053ec <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	685b      	ldr	r3, [r3, #4]
 80053de:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80053e2:	d009      	beq.n	80053f8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	2200      	movs	r2, #0
 80053e8:	61da      	str	r2, [r3, #28]
 80053ea:	e005      	b.n	80053f8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	2200      	movs	r2, #0
 80053f0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	2200      	movs	r2, #0
 80053f6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	2200      	movs	r2, #0
 80053fc:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005404:	b2db      	uxtb	r3, r3
 8005406:	2b00      	cmp	r3, #0
 8005408:	d106      	bne.n	8005418 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	2200      	movs	r2, #0
 800540e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005412:	6878      	ldr	r0, [r7, #4]
 8005414:	f7fc fbe2 	bl	8001bdc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	2202      	movs	r2, #2
 800541c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	681a      	ldr	r2, [r3, #0]
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800542e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	685b      	ldr	r3, [r3, #4]
 8005434:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	689b      	ldr	r3, [r3, #8]
 800543c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005440:	431a      	orrs	r2, r3
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	68db      	ldr	r3, [r3, #12]
 8005446:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800544a:	431a      	orrs	r2, r3
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	691b      	ldr	r3, [r3, #16]
 8005450:	f003 0302 	and.w	r3, r3, #2
 8005454:	431a      	orrs	r2, r3
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	695b      	ldr	r3, [r3, #20]
 800545a:	f003 0301 	and.w	r3, r3, #1
 800545e:	431a      	orrs	r2, r3
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	699b      	ldr	r3, [r3, #24]
 8005464:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005468:	431a      	orrs	r2, r3
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	69db      	ldr	r3, [r3, #28]
 800546e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005472:	431a      	orrs	r2, r3
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	6a1b      	ldr	r3, [r3, #32]
 8005478:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800547c:	ea42 0103 	orr.w	r1, r2, r3
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005484:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	430a      	orrs	r2, r1
 800548e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	699b      	ldr	r3, [r3, #24]
 8005494:	0c1b      	lsrs	r3, r3, #16
 8005496:	f003 0104 	and.w	r1, r3, #4
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800549e:	f003 0210 	and.w	r2, r3, #16
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	430a      	orrs	r2, r1
 80054a8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	69da      	ldr	r2, [r3, #28]
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80054b8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	2200      	movs	r2, #0
 80054be:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	2201      	movs	r2, #1
 80054c4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80054c8:	2300      	movs	r3, #0
}
 80054ca:	4618      	mov	r0, r3
 80054cc:	3708      	adds	r7, #8
 80054ce:	46bd      	mov	sp, r7
 80054d0:	bd80      	pop	{r7, pc}

080054d2 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80054d2:	b580      	push	{r7, lr}
 80054d4:	b088      	sub	sp, #32
 80054d6:	af00      	add	r7, sp, #0
 80054d8:	60f8      	str	r0, [r7, #12]
 80054da:	60b9      	str	r1, [r7, #8]
 80054dc:	603b      	str	r3, [r7, #0]
 80054de:	4613      	mov	r3, r2
 80054e0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80054e2:	2300      	movs	r3, #0
 80054e4:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80054ec:	2b01      	cmp	r3, #1
 80054ee:	d101      	bne.n	80054f4 <HAL_SPI_Transmit+0x22>
 80054f0:	2302      	movs	r3, #2
 80054f2:	e126      	b.n	8005742 <HAL_SPI_Transmit+0x270>
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	2201      	movs	r2, #1
 80054f8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80054fc:	f7fc fda8 	bl	8002050 <HAL_GetTick>
 8005500:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8005502:	88fb      	ldrh	r3, [r7, #6]
 8005504:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800550c:	b2db      	uxtb	r3, r3
 800550e:	2b01      	cmp	r3, #1
 8005510:	d002      	beq.n	8005518 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8005512:	2302      	movs	r3, #2
 8005514:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005516:	e10b      	b.n	8005730 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8005518:	68bb      	ldr	r3, [r7, #8]
 800551a:	2b00      	cmp	r3, #0
 800551c:	d002      	beq.n	8005524 <HAL_SPI_Transmit+0x52>
 800551e:	88fb      	ldrh	r3, [r7, #6]
 8005520:	2b00      	cmp	r3, #0
 8005522:	d102      	bne.n	800552a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005524:	2301      	movs	r3, #1
 8005526:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005528:	e102      	b.n	8005730 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	2203      	movs	r2, #3
 800552e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	2200      	movs	r2, #0
 8005536:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	68ba      	ldr	r2, [r7, #8]
 800553c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	88fa      	ldrh	r2, [r7, #6]
 8005542:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	88fa      	ldrh	r2, [r7, #6]
 8005548:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	2200      	movs	r2, #0
 800554e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	2200      	movs	r2, #0
 8005554:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	2200      	movs	r2, #0
 800555a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	2200      	movs	r2, #0
 8005560:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	2200      	movs	r2, #0
 8005566:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	689b      	ldr	r3, [r3, #8]
 800556c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005570:	d10f      	bne.n	8005592 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	681a      	ldr	r2, [r3, #0]
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005580:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	681a      	ldr	r2, [r3, #0]
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005590:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800559c:	2b40      	cmp	r3, #64	; 0x40
 800559e:	d007      	beq.n	80055b0 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	681a      	ldr	r2, [r3, #0]
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80055ae:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	68db      	ldr	r3, [r3, #12]
 80055b4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80055b8:	d14b      	bne.n	8005652 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	685b      	ldr	r3, [r3, #4]
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d002      	beq.n	80055c8 <HAL_SPI_Transmit+0xf6>
 80055c2:	8afb      	ldrh	r3, [r7, #22]
 80055c4:	2b01      	cmp	r3, #1
 80055c6:	d13e      	bne.n	8005646 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055cc:	881a      	ldrh	r2, [r3, #0]
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055d8:	1c9a      	adds	r2, r3, #2
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80055e2:	b29b      	uxth	r3, r3
 80055e4:	3b01      	subs	r3, #1
 80055e6:	b29a      	uxth	r2, r3
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80055ec:	e02b      	b.n	8005646 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	689b      	ldr	r3, [r3, #8]
 80055f4:	f003 0302 	and.w	r3, r3, #2
 80055f8:	2b02      	cmp	r3, #2
 80055fa:	d112      	bne.n	8005622 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005600:	881a      	ldrh	r2, [r3, #0]
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800560c:	1c9a      	adds	r2, r3, #2
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005616:	b29b      	uxth	r3, r3
 8005618:	3b01      	subs	r3, #1
 800561a:	b29a      	uxth	r2, r3
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	86da      	strh	r2, [r3, #54]	; 0x36
 8005620:	e011      	b.n	8005646 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005622:	f7fc fd15 	bl	8002050 <HAL_GetTick>
 8005626:	4602      	mov	r2, r0
 8005628:	69bb      	ldr	r3, [r7, #24]
 800562a:	1ad3      	subs	r3, r2, r3
 800562c:	683a      	ldr	r2, [r7, #0]
 800562e:	429a      	cmp	r2, r3
 8005630:	d803      	bhi.n	800563a <HAL_SPI_Transmit+0x168>
 8005632:	683b      	ldr	r3, [r7, #0]
 8005634:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005638:	d102      	bne.n	8005640 <HAL_SPI_Transmit+0x16e>
 800563a:	683b      	ldr	r3, [r7, #0]
 800563c:	2b00      	cmp	r3, #0
 800563e:	d102      	bne.n	8005646 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8005640:	2303      	movs	r3, #3
 8005642:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005644:	e074      	b.n	8005730 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800564a:	b29b      	uxth	r3, r3
 800564c:	2b00      	cmp	r3, #0
 800564e:	d1ce      	bne.n	80055ee <HAL_SPI_Transmit+0x11c>
 8005650:	e04c      	b.n	80056ec <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	685b      	ldr	r3, [r3, #4]
 8005656:	2b00      	cmp	r3, #0
 8005658:	d002      	beq.n	8005660 <HAL_SPI_Transmit+0x18e>
 800565a:	8afb      	ldrh	r3, [r7, #22]
 800565c:	2b01      	cmp	r3, #1
 800565e:	d140      	bne.n	80056e2 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	330c      	adds	r3, #12
 800566a:	7812      	ldrb	r2, [r2, #0]
 800566c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005672:	1c5a      	adds	r2, r3, #1
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800567c:	b29b      	uxth	r3, r3
 800567e:	3b01      	subs	r3, #1
 8005680:	b29a      	uxth	r2, r3
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005686:	e02c      	b.n	80056e2 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	689b      	ldr	r3, [r3, #8]
 800568e:	f003 0302 	and.w	r3, r3, #2
 8005692:	2b02      	cmp	r3, #2
 8005694:	d113      	bne.n	80056be <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	330c      	adds	r3, #12
 80056a0:	7812      	ldrb	r2, [r2, #0]
 80056a2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056a8:	1c5a      	adds	r2, r3, #1
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80056b2:	b29b      	uxth	r3, r3
 80056b4:	3b01      	subs	r3, #1
 80056b6:	b29a      	uxth	r2, r3
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	86da      	strh	r2, [r3, #54]	; 0x36
 80056bc:	e011      	b.n	80056e2 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80056be:	f7fc fcc7 	bl	8002050 <HAL_GetTick>
 80056c2:	4602      	mov	r2, r0
 80056c4:	69bb      	ldr	r3, [r7, #24]
 80056c6:	1ad3      	subs	r3, r2, r3
 80056c8:	683a      	ldr	r2, [r7, #0]
 80056ca:	429a      	cmp	r2, r3
 80056cc:	d803      	bhi.n	80056d6 <HAL_SPI_Transmit+0x204>
 80056ce:	683b      	ldr	r3, [r7, #0]
 80056d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056d4:	d102      	bne.n	80056dc <HAL_SPI_Transmit+0x20a>
 80056d6:	683b      	ldr	r3, [r7, #0]
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d102      	bne.n	80056e2 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 80056dc:	2303      	movs	r3, #3
 80056de:	77fb      	strb	r3, [r7, #31]
          goto error;
 80056e0:	e026      	b.n	8005730 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80056e6:	b29b      	uxth	r3, r3
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d1cd      	bne.n	8005688 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80056ec:	69ba      	ldr	r2, [r7, #24]
 80056ee:	6839      	ldr	r1, [r7, #0]
 80056f0:	68f8      	ldr	r0, [r7, #12]
 80056f2:	f000 f8b3 	bl	800585c <SPI_EndRxTxTransaction>
 80056f6:	4603      	mov	r3, r0
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d002      	beq.n	8005702 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	2220      	movs	r2, #32
 8005700:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	689b      	ldr	r3, [r3, #8]
 8005706:	2b00      	cmp	r3, #0
 8005708:	d10a      	bne.n	8005720 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800570a:	2300      	movs	r3, #0
 800570c:	613b      	str	r3, [r7, #16]
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	68db      	ldr	r3, [r3, #12]
 8005714:	613b      	str	r3, [r7, #16]
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	689b      	ldr	r3, [r3, #8]
 800571c:	613b      	str	r3, [r7, #16]
 800571e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005724:	2b00      	cmp	r3, #0
 8005726:	d002      	beq.n	800572e <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8005728:	2301      	movs	r3, #1
 800572a:	77fb      	strb	r3, [r7, #31]
 800572c:	e000      	b.n	8005730 <HAL_SPI_Transmit+0x25e>
  }

error:
 800572e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	2201      	movs	r2, #1
 8005734:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	2200      	movs	r2, #0
 800573c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005740:	7ffb      	ldrb	r3, [r7, #31]
}
 8005742:	4618      	mov	r0, r3
 8005744:	3720      	adds	r7, #32
 8005746:	46bd      	mov	sp, r7
 8005748:	bd80      	pop	{r7, pc}
	...

0800574c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800574c:	b580      	push	{r7, lr}
 800574e:	b088      	sub	sp, #32
 8005750:	af00      	add	r7, sp, #0
 8005752:	60f8      	str	r0, [r7, #12]
 8005754:	60b9      	str	r1, [r7, #8]
 8005756:	603b      	str	r3, [r7, #0]
 8005758:	4613      	mov	r3, r2
 800575a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800575c:	f7fc fc78 	bl	8002050 <HAL_GetTick>
 8005760:	4602      	mov	r2, r0
 8005762:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005764:	1a9b      	subs	r3, r3, r2
 8005766:	683a      	ldr	r2, [r7, #0]
 8005768:	4413      	add	r3, r2
 800576a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800576c:	f7fc fc70 	bl	8002050 <HAL_GetTick>
 8005770:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005772:	4b39      	ldr	r3, [pc, #228]	; (8005858 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	015b      	lsls	r3, r3, #5
 8005778:	0d1b      	lsrs	r3, r3, #20
 800577a:	69fa      	ldr	r2, [r7, #28]
 800577c:	fb02 f303 	mul.w	r3, r2, r3
 8005780:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005782:	e054      	b.n	800582e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005784:	683b      	ldr	r3, [r7, #0]
 8005786:	f1b3 3fff 	cmp.w	r3, #4294967295
 800578a:	d050      	beq.n	800582e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800578c:	f7fc fc60 	bl	8002050 <HAL_GetTick>
 8005790:	4602      	mov	r2, r0
 8005792:	69bb      	ldr	r3, [r7, #24]
 8005794:	1ad3      	subs	r3, r2, r3
 8005796:	69fa      	ldr	r2, [r7, #28]
 8005798:	429a      	cmp	r2, r3
 800579a:	d902      	bls.n	80057a2 <SPI_WaitFlagStateUntilTimeout+0x56>
 800579c:	69fb      	ldr	r3, [r7, #28]
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d13d      	bne.n	800581e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	685a      	ldr	r2, [r3, #4]
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80057b0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	685b      	ldr	r3, [r3, #4]
 80057b6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80057ba:	d111      	bne.n	80057e0 <SPI_WaitFlagStateUntilTimeout+0x94>
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	689b      	ldr	r3, [r3, #8]
 80057c0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80057c4:	d004      	beq.n	80057d0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	689b      	ldr	r3, [r3, #8]
 80057ca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80057ce:	d107      	bne.n	80057e0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	681a      	ldr	r2, [r3, #0]
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80057de:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057e4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80057e8:	d10f      	bne.n	800580a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	681a      	ldr	r2, [r3, #0]
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80057f8:	601a      	str	r2, [r3, #0]
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	681a      	ldr	r2, [r3, #0]
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005808:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	2201      	movs	r2, #1
 800580e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	2200      	movs	r2, #0
 8005816:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800581a:	2303      	movs	r3, #3
 800581c:	e017      	b.n	800584e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800581e:	697b      	ldr	r3, [r7, #20]
 8005820:	2b00      	cmp	r3, #0
 8005822:	d101      	bne.n	8005828 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005824:	2300      	movs	r3, #0
 8005826:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005828:	697b      	ldr	r3, [r7, #20]
 800582a:	3b01      	subs	r3, #1
 800582c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	689a      	ldr	r2, [r3, #8]
 8005834:	68bb      	ldr	r3, [r7, #8]
 8005836:	4013      	ands	r3, r2
 8005838:	68ba      	ldr	r2, [r7, #8]
 800583a:	429a      	cmp	r2, r3
 800583c:	bf0c      	ite	eq
 800583e:	2301      	moveq	r3, #1
 8005840:	2300      	movne	r3, #0
 8005842:	b2db      	uxtb	r3, r3
 8005844:	461a      	mov	r2, r3
 8005846:	79fb      	ldrb	r3, [r7, #7]
 8005848:	429a      	cmp	r2, r3
 800584a:	d19b      	bne.n	8005784 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800584c:	2300      	movs	r3, #0
}
 800584e:	4618      	mov	r0, r3
 8005850:	3720      	adds	r7, #32
 8005852:	46bd      	mov	sp, r7
 8005854:	bd80      	pop	{r7, pc}
 8005856:	bf00      	nop
 8005858:	2000041c 	.word	0x2000041c

0800585c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800585c:	b580      	push	{r7, lr}
 800585e:	b088      	sub	sp, #32
 8005860:	af02      	add	r7, sp, #8
 8005862:	60f8      	str	r0, [r7, #12]
 8005864:	60b9      	str	r1, [r7, #8]
 8005866:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005868:	4b1b      	ldr	r3, [pc, #108]	; (80058d8 <SPI_EndRxTxTransaction+0x7c>)
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	4a1b      	ldr	r2, [pc, #108]	; (80058dc <SPI_EndRxTxTransaction+0x80>)
 800586e:	fba2 2303 	umull	r2, r3, r2, r3
 8005872:	0d5b      	lsrs	r3, r3, #21
 8005874:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005878:	fb02 f303 	mul.w	r3, r2, r3
 800587c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	685b      	ldr	r3, [r3, #4]
 8005882:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005886:	d112      	bne.n	80058ae <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	9300      	str	r3, [sp, #0]
 800588c:	68bb      	ldr	r3, [r7, #8]
 800588e:	2200      	movs	r2, #0
 8005890:	2180      	movs	r1, #128	; 0x80
 8005892:	68f8      	ldr	r0, [r7, #12]
 8005894:	f7ff ff5a 	bl	800574c <SPI_WaitFlagStateUntilTimeout>
 8005898:	4603      	mov	r3, r0
 800589a:	2b00      	cmp	r3, #0
 800589c:	d016      	beq.n	80058cc <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80058a2:	f043 0220 	orr.w	r2, r3, #32
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80058aa:	2303      	movs	r3, #3
 80058ac:	e00f      	b.n	80058ce <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80058ae:	697b      	ldr	r3, [r7, #20]
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d00a      	beq.n	80058ca <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80058b4:	697b      	ldr	r3, [r7, #20]
 80058b6:	3b01      	subs	r3, #1
 80058b8:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	689b      	ldr	r3, [r3, #8]
 80058c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80058c4:	2b80      	cmp	r3, #128	; 0x80
 80058c6:	d0f2      	beq.n	80058ae <SPI_EndRxTxTransaction+0x52>
 80058c8:	e000      	b.n	80058cc <SPI_EndRxTxTransaction+0x70>
        break;
 80058ca:	bf00      	nop
  }

  return HAL_OK;
 80058cc:	2300      	movs	r3, #0
}
 80058ce:	4618      	mov	r0, r3
 80058d0:	3718      	adds	r7, #24
 80058d2:	46bd      	mov	sp, r7
 80058d4:	bd80      	pop	{r7, pc}
 80058d6:	bf00      	nop
 80058d8:	2000041c 	.word	0x2000041c
 80058dc:	165e9f81 	.word	0x165e9f81

080058e0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80058e0:	b580      	push	{r7, lr}
 80058e2:	b082      	sub	sp, #8
 80058e4:	af00      	add	r7, sp, #0
 80058e6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d101      	bne.n	80058f2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80058ee:	2301      	movs	r3, #1
 80058f0:	e041      	b.n	8005976 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80058f8:	b2db      	uxtb	r3, r3
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d106      	bne.n	800590c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	2200      	movs	r2, #0
 8005902:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005906:	6878      	ldr	r0, [r7, #4]
 8005908:	f7fc f9e6 	bl	8001cd8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	2202      	movs	r2, #2
 8005910:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681a      	ldr	r2, [r3, #0]
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	3304      	adds	r3, #4
 800591c:	4619      	mov	r1, r3
 800591e:	4610      	mov	r0, r2
 8005920:	f000 fd3a 	bl	8006398 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	2201      	movs	r2, #1
 8005928:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	2201      	movs	r2, #1
 8005930:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	2201      	movs	r2, #1
 8005938:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	2201      	movs	r2, #1
 8005940:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	2201      	movs	r2, #1
 8005948:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	2201      	movs	r2, #1
 8005950:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	2201      	movs	r2, #1
 8005958:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	2201      	movs	r2, #1
 8005960:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	2201      	movs	r2, #1
 8005968:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	2201      	movs	r2, #1
 8005970:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005974:	2300      	movs	r3, #0
}
 8005976:	4618      	mov	r0, r3
 8005978:	3708      	adds	r7, #8
 800597a:	46bd      	mov	sp, r7
 800597c:	bd80      	pop	{r7, pc}
	...

08005980 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005980:	b480      	push	{r7}
 8005982:	b085      	sub	sp, #20
 8005984:	af00      	add	r7, sp, #0
 8005986:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800598e:	b2db      	uxtb	r3, r3
 8005990:	2b01      	cmp	r3, #1
 8005992:	d001      	beq.n	8005998 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005994:	2301      	movs	r3, #1
 8005996:	e03c      	b.n	8005a12 <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	2202      	movs	r2, #2
 800599c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	4a1e      	ldr	r2, [pc, #120]	; (8005a20 <HAL_TIM_Base_Start+0xa0>)
 80059a6:	4293      	cmp	r3, r2
 80059a8:	d018      	beq.n	80059dc <HAL_TIM_Base_Start+0x5c>
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80059b2:	d013      	beq.n	80059dc <HAL_TIM_Base_Start+0x5c>
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	4a1a      	ldr	r2, [pc, #104]	; (8005a24 <HAL_TIM_Base_Start+0xa4>)
 80059ba:	4293      	cmp	r3, r2
 80059bc:	d00e      	beq.n	80059dc <HAL_TIM_Base_Start+0x5c>
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	4a19      	ldr	r2, [pc, #100]	; (8005a28 <HAL_TIM_Base_Start+0xa8>)
 80059c4:	4293      	cmp	r3, r2
 80059c6:	d009      	beq.n	80059dc <HAL_TIM_Base_Start+0x5c>
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	4a17      	ldr	r2, [pc, #92]	; (8005a2c <HAL_TIM_Base_Start+0xac>)
 80059ce:	4293      	cmp	r3, r2
 80059d0:	d004      	beq.n	80059dc <HAL_TIM_Base_Start+0x5c>
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	4a16      	ldr	r2, [pc, #88]	; (8005a30 <HAL_TIM_Base_Start+0xb0>)
 80059d8:	4293      	cmp	r3, r2
 80059da:	d111      	bne.n	8005a00 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	689b      	ldr	r3, [r3, #8]
 80059e2:	f003 0307 	and.w	r3, r3, #7
 80059e6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	2b06      	cmp	r3, #6
 80059ec:	d010      	beq.n	8005a10 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	681a      	ldr	r2, [r3, #0]
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	f042 0201 	orr.w	r2, r2, #1
 80059fc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80059fe:	e007      	b.n	8005a10 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	681a      	ldr	r2, [r3, #0]
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	f042 0201 	orr.w	r2, r2, #1
 8005a0e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005a10:	2300      	movs	r3, #0
}
 8005a12:	4618      	mov	r0, r3
 8005a14:	3714      	adds	r7, #20
 8005a16:	46bd      	mov	sp, r7
 8005a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a1c:	4770      	bx	lr
 8005a1e:	bf00      	nop
 8005a20:	40010000 	.word	0x40010000
 8005a24:	40000400 	.word	0x40000400
 8005a28:	40000800 	.word	0x40000800
 8005a2c:	40000c00 	.word	0x40000c00
 8005a30:	40014000 	.word	0x40014000

08005a34 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8005a34:	b480      	push	{r7}
 8005a36:	b083      	sub	sp, #12
 8005a38:	af00      	add	r7, sp, #0
 8005a3a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	6a1a      	ldr	r2, [r3, #32]
 8005a42:	f241 1311 	movw	r3, #4369	; 0x1111
 8005a46:	4013      	ands	r3, r2
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d10f      	bne.n	8005a6c <HAL_TIM_Base_Stop+0x38>
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	6a1a      	ldr	r2, [r3, #32]
 8005a52:	f240 4344 	movw	r3, #1092	; 0x444
 8005a56:	4013      	ands	r3, r2
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d107      	bne.n	8005a6c <HAL_TIM_Base_Stop+0x38>
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	681a      	ldr	r2, [r3, #0]
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	f022 0201 	bic.w	r2, r2, #1
 8005a6a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	2201      	movs	r2, #1
 8005a70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8005a74:	2300      	movs	r3, #0
}
 8005a76:	4618      	mov	r0, r3
 8005a78:	370c      	adds	r7, #12
 8005a7a:	46bd      	mov	sp, r7
 8005a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a80:	4770      	bx	lr
	...

08005a84 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005a84:	b480      	push	{r7}
 8005a86:	b085      	sub	sp, #20
 8005a88:	af00      	add	r7, sp, #0
 8005a8a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005a92:	b2db      	uxtb	r3, r3
 8005a94:	2b01      	cmp	r3, #1
 8005a96:	d001      	beq.n	8005a9c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005a98:	2301      	movs	r3, #1
 8005a9a:	e044      	b.n	8005b26 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	2202      	movs	r2, #2
 8005aa0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	68da      	ldr	r2, [r3, #12]
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	f042 0201 	orr.w	r2, r2, #1
 8005ab2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	4a1e      	ldr	r2, [pc, #120]	; (8005b34 <HAL_TIM_Base_Start_IT+0xb0>)
 8005aba:	4293      	cmp	r3, r2
 8005abc:	d018      	beq.n	8005af0 <HAL_TIM_Base_Start_IT+0x6c>
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005ac6:	d013      	beq.n	8005af0 <HAL_TIM_Base_Start_IT+0x6c>
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	4a1a      	ldr	r2, [pc, #104]	; (8005b38 <HAL_TIM_Base_Start_IT+0xb4>)
 8005ace:	4293      	cmp	r3, r2
 8005ad0:	d00e      	beq.n	8005af0 <HAL_TIM_Base_Start_IT+0x6c>
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	4a19      	ldr	r2, [pc, #100]	; (8005b3c <HAL_TIM_Base_Start_IT+0xb8>)
 8005ad8:	4293      	cmp	r3, r2
 8005ada:	d009      	beq.n	8005af0 <HAL_TIM_Base_Start_IT+0x6c>
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	4a17      	ldr	r2, [pc, #92]	; (8005b40 <HAL_TIM_Base_Start_IT+0xbc>)
 8005ae2:	4293      	cmp	r3, r2
 8005ae4:	d004      	beq.n	8005af0 <HAL_TIM_Base_Start_IT+0x6c>
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	4a16      	ldr	r2, [pc, #88]	; (8005b44 <HAL_TIM_Base_Start_IT+0xc0>)
 8005aec:	4293      	cmp	r3, r2
 8005aee:	d111      	bne.n	8005b14 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	689b      	ldr	r3, [r3, #8]
 8005af6:	f003 0307 	and.w	r3, r3, #7
 8005afa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	2b06      	cmp	r3, #6
 8005b00:	d010      	beq.n	8005b24 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	681a      	ldr	r2, [r3, #0]
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	f042 0201 	orr.w	r2, r2, #1
 8005b10:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b12:	e007      	b.n	8005b24 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	681a      	ldr	r2, [r3, #0]
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	f042 0201 	orr.w	r2, r2, #1
 8005b22:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005b24:	2300      	movs	r3, #0
}
 8005b26:	4618      	mov	r0, r3
 8005b28:	3714      	adds	r7, #20
 8005b2a:	46bd      	mov	sp, r7
 8005b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b30:	4770      	bx	lr
 8005b32:	bf00      	nop
 8005b34:	40010000 	.word	0x40010000
 8005b38:	40000400 	.word	0x40000400
 8005b3c:	40000800 	.word	0x40000800
 8005b40:	40000c00 	.word	0x40000c00
 8005b44:	40014000 	.word	0x40014000

08005b48 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005b48:	b580      	push	{r7, lr}
 8005b4a:	b082      	sub	sp, #8
 8005b4c:	af00      	add	r7, sp, #0
 8005b4e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d101      	bne.n	8005b5a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005b56:	2301      	movs	r3, #1
 8005b58:	e041      	b.n	8005bde <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005b60:	b2db      	uxtb	r3, r3
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d106      	bne.n	8005b74 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	2200      	movs	r2, #0
 8005b6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005b6e:	6878      	ldr	r0, [r7, #4]
 8005b70:	f000 f839 	bl	8005be6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	2202      	movs	r2, #2
 8005b78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681a      	ldr	r2, [r3, #0]
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	3304      	adds	r3, #4
 8005b84:	4619      	mov	r1, r3
 8005b86:	4610      	mov	r0, r2
 8005b88:	f000 fc06 	bl	8006398 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	2201      	movs	r2, #1
 8005b90:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	2201      	movs	r2, #1
 8005b98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	2201      	movs	r2, #1
 8005ba0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	2201      	movs	r2, #1
 8005ba8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	2201      	movs	r2, #1
 8005bb0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	2201      	movs	r2, #1
 8005bb8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	2201      	movs	r2, #1
 8005bc0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	2201      	movs	r2, #1
 8005bc8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	2201      	movs	r2, #1
 8005bd0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	2201      	movs	r2, #1
 8005bd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005bdc:	2300      	movs	r3, #0
}
 8005bde:	4618      	mov	r0, r3
 8005be0:	3708      	adds	r7, #8
 8005be2:	46bd      	mov	sp, r7
 8005be4:	bd80      	pop	{r7, pc}

08005be6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005be6:	b480      	push	{r7}
 8005be8:	b083      	sub	sp, #12
 8005bea:	af00      	add	r7, sp, #0
 8005bec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005bee:	bf00      	nop
 8005bf0:	370c      	adds	r7, #12
 8005bf2:	46bd      	mov	sp, r7
 8005bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bf8:	4770      	bx	lr
	...

08005bfc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005bfc:	b580      	push	{r7, lr}
 8005bfe:	b084      	sub	sp, #16
 8005c00:	af00      	add	r7, sp, #0
 8005c02:	6078      	str	r0, [r7, #4]
 8005c04:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005c06:	683b      	ldr	r3, [r7, #0]
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d109      	bne.n	8005c20 <HAL_TIM_PWM_Start+0x24>
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005c12:	b2db      	uxtb	r3, r3
 8005c14:	2b01      	cmp	r3, #1
 8005c16:	bf14      	ite	ne
 8005c18:	2301      	movne	r3, #1
 8005c1a:	2300      	moveq	r3, #0
 8005c1c:	b2db      	uxtb	r3, r3
 8005c1e:	e022      	b.n	8005c66 <HAL_TIM_PWM_Start+0x6a>
 8005c20:	683b      	ldr	r3, [r7, #0]
 8005c22:	2b04      	cmp	r3, #4
 8005c24:	d109      	bne.n	8005c3a <HAL_TIM_PWM_Start+0x3e>
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005c2c:	b2db      	uxtb	r3, r3
 8005c2e:	2b01      	cmp	r3, #1
 8005c30:	bf14      	ite	ne
 8005c32:	2301      	movne	r3, #1
 8005c34:	2300      	moveq	r3, #0
 8005c36:	b2db      	uxtb	r3, r3
 8005c38:	e015      	b.n	8005c66 <HAL_TIM_PWM_Start+0x6a>
 8005c3a:	683b      	ldr	r3, [r7, #0]
 8005c3c:	2b08      	cmp	r3, #8
 8005c3e:	d109      	bne.n	8005c54 <HAL_TIM_PWM_Start+0x58>
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005c46:	b2db      	uxtb	r3, r3
 8005c48:	2b01      	cmp	r3, #1
 8005c4a:	bf14      	ite	ne
 8005c4c:	2301      	movne	r3, #1
 8005c4e:	2300      	moveq	r3, #0
 8005c50:	b2db      	uxtb	r3, r3
 8005c52:	e008      	b.n	8005c66 <HAL_TIM_PWM_Start+0x6a>
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005c5a:	b2db      	uxtb	r3, r3
 8005c5c:	2b01      	cmp	r3, #1
 8005c5e:	bf14      	ite	ne
 8005c60:	2301      	movne	r3, #1
 8005c62:	2300      	moveq	r3, #0
 8005c64:	b2db      	uxtb	r3, r3
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d001      	beq.n	8005c6e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005c6a:	2301      	movs	r3, #1
 8005c6c:	e068      	b.n	8005d40 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005c6e:	683b      	ldr	r3, [r7, #0]
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d104      	bne.n	8005c7e <HAL_TIM_PWM_Start+0x82>
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	2202      	movs	r2, #2
 8005c78:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005c7c:	e013      	b.n	8005ca6 <HAL_TIM_PWM_Start+0xaa>
 8005c7e:	683b      	ldr	r3, [r7, #0]
 8005c80:	2b04      	cmp	r3, #4
 8005c82:	d104      	bne.n	8005c8e <HAL_TIM_PWM_Start+0x92>
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	2202      	movs	r2, #2
 8005c88:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005c8c:	e00b      	b.n	8005ca6 <HAL_TIM_PWM_Start+0xaa>
 8005c8e:	683b      	ldr	r3, [r7, #0]
 8005c90:	2b08      	cmp	r3, #8
 8005c92:	d104      	bne.n	8005c9e <HAL_TIM_PWM_Start+0xa2>
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	2202      	movs	r2, #2
 8005c98:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005c9c:	e003      	b.n	8005ca6 <HAL_TIM_PWM_Start+0xaa>
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	2202      	movs	r2, #2
 8005ca2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	2201      	movs	r2, #1
 8005cac:	6839      	ldr	r1, [r7, #0]
 8005cae:	4618      	mov	r0, r3
 8005cb0:	f000 fe18 	bl	80068e4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	4a23      	ldr	r2, [pc, #140]	; (8005d48 <HAL_TIM_PWM_Start+0x14c>)
 8005cba:	4293      	cmp	r3, r2
 8005cbc:	d107      	bne.n	8005cce <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005ccc:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	4a1d      	ldr	r2, [pc, #116]	; (8005d48 <HAL_TIM_PWM_Start+0x14c>)
 8005cd4:	4293      	cmp	r3, r2
 8005cd6:	d018      	beq.n	8005d0a <HAL_TIM_PWM_Start+0x10e>
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005ce0:	d013      	beq.n	8005d0a <HAL_TIM_PWM_Start+0x10e>
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	4a19      	ldr	r2, [pc, #100]	; (8005d4c <HAL_TIM_PWM_Start+0x150>)
 8005ce8:	4293      	cmp	r3, r2
 8005cea:	d00e      	beq.n	8005d0a <HAL_TIM_PWM_Start+0x10e>
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	4a17      	ldr	r2, [pc, #92]	; (8005d50 <HAL_TIM_PWM_Start+0x154>)
 8005cf2:	4293      	cmp	r3, r2
 8005cf4:	d009      	beq.n	8005d0a <HAL_TIM_PWM_Start+0x10e>
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	4a16      	ldr	r2, [pc, #88]	; (8005d54 <HAL_TIM_PWM_Start+0x158>)
 8005cfc:	4293      	cmp	r3, r2
 8005cfe:	d004      	beq.n	8005d0a <HAL_TIM_PWM_Start+0x10e>
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	4a14      	ldr	r2, [pc, #80]	; (8005d58 <HAL_TIM_PWM_Start+0x15c>)
 8005d06:	4293      	cmp	r3, r2
 8005d08:	d111      	bne.n	8005d2e <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	689b      	ldr	r3, [r3, #8]
 8005d10:	f003 0307 	and.w	r3, r3, #7
 8005d14:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	2b06      	cmp	r3, #6
 8005d1a:	d010      	beq.n	8005d3e <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	681a      	ldr	r2, [r3, #0]
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	f042 0201 	orr.w	r2, r2, #1
 8005d2a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d2c:	e007      	b.n	8005d3e <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	681a      	ldr	r2, [r3, #0]
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	f042 0201 	orr.w	r2, r2, #1
 8005d3c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005d3e:	2300      	movs	r3, #0
}
 8005d40:	4618      	mov	r0, r3
 8005d42:	3710      	adds	r7, #16
 8005d44:	46bd      	mov	sp, r7
 8005d46:	bd80      	pop	{r7, pc}
 8005d48:	40010000 	.word	0x40010000
 8005d4c:	40000400 	.word	0x40000400
 8005d50:	40000800 	.word	0x40000800
 8005d54:	40000c00 	.word	0x40000c00
 8005d58:	40014000 	.word	0x40014000

08005d5c <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005d5c:	b580      	push	{r7, lr}
 8005d5e:	b082      	sub	sp, #8
 8005d60:	af00      	add	r7, sp, #0
 8005d62:	6078      	str	r0, [r7, #4]
 8005d64:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	2200      	movs	r2, #0
 8005d6c:	6839      	ldr	r1, [r7, #0]
 8005d6e:	4618      	mov	r0, r3
 8005d70:	f000 fdb8 	bl	80068e4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	4a29      	ldr	r2, [pc, #164]	; (8005e20 <HAL_TIM_PWM_Stop+0xc4>)
 8005d7a:	4293      	cmp	r3, r2
 8005d7c:	d117      	bne.n	8005dae <HAL_TIM_PWM_Stop+0x52>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	6a1a      	ldr	r2, [r3, #32]
 8005d84:	f241 1311 	movw	r3, #4369	; 0x1111
 8005d88:	4013      	ands	r3, r2
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d10f      	bne.n	8005dae <HAL_TIM_PWM_Stop+0x52>
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	6a1a      	ldr	r2, [r3, #32]
 8005d94:	f240 4344 	movw	r3, #1092	; 0x444
 8005d98:	4013      	ands	r3, r2
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d107      	bne.n	8005dae <HAL_TIM_PWM_Stop+0x52>
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005dac:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	6a1a      	ldr	r2, [r3, #32]
 8005db4:	f241 1311 	movw	r3, #4369	; 0x1111
 8005db8:	4013      	ands	r3, r2
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d10f      	bne.n	8005dde <HAL_TIM_PWM_Stop+0x82>
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	6a1a      	ldr	r2, [r3, #32]
 8005dc4:	f240 4344 	movw	r3, #1092	; 0x444
 8005dc8:	4013      	ands	r3, r2
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d107      	bne.n	8005dde <HAL_TIM_PWM_Stop+0x82>
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	681a      	ldr	r2, [r3, #0]
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	f022 0201 	bic.w	r2, r2, #1
 8005ddc:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8005dde:	683b      	ldr	r3, [r7, #0]
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d104      	bne.n	8005dee <HAL_TIM_PWM_Stop+0x92>
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	2201      	movs	r2, #1
 8005de8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005dec:	e013      	b.n	8005e16 <HAL_TIM_PWM_Stop+0xba>
 8005dee:	683b      	ldr	r3, [r7, #0]
 8005df0:	2b04      	cmp	r3, #4
 8005df2:	d104      	bne.n	8005dfe <HAL_TIM_PWM_Stop+0xa2>
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	2201      	movs	r2, #1
 8005df8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005dfc:	e00b      	b.n	8005e16 <HAL_TIM_PWM_Stop+0xba>
 8005dfe:	683b      	ldr	r3, [r7, #0]
 8005e00:	2b08      	cmp	r3, #8
 8005e02:	d104      	bne.n	8005e0e <HAL_TIM_PWM_Stop+0xb2>
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	2201      	movs	r2, #1
 8005e08:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005e0c:	e003      	b.n	8005e16 <HAL_TIM_PWM_Stop+0xba>
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	2201      	movs	r2, #1
 8005e12:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 8005e16:	2300      	movs	r3, #0
}
 8005e18:	4618      	mov	r0, r3
 8005e1a:	3708      	adds	r7, #8
 8005e1c:	46bd      	mov	sp, r7
 8005e1e:	bd80      	pop	{r7, pc}
 8005e20:	40010000 	.word	0x40010000

08005e24 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005e24:	b580      	push	{r7, lr}
 8005e26:	b082      	sub	sp, #8
 8005e28:	af00      	add	r7, sp, #0
 8005e2a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	691b      	ldr	r3, [r3, #16]
 8005e32:	f003 0302 	and.w	r3, r3, #2
 8005e36:	2b02      	cmp	r3, #2
 8005e38:	d122      	bne.n	8005e80 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	68db      	ldr	r3, [r3, #12]
 8005e40:	f003 0302 	and.w	r3, r3, #2
 8005e44:	2b02      	cmp	r3, #2
 8005e46:	d11b      	bne.n	8005e80 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	f06f 0202 	mvn.w	r2, #2
 8005e50:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	2201      	movs	r2, #1
 8005e56:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	699b      	ldr	r3, [r3, #24]
 8005e5e:	f003 0303 	and.w	r3, r3, #3
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d003      	beq.n	8005e6e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005e66:	6878      	ldr	r0, [r7, #4]
 8005e68:	f000 fa77 	bl	800635a <HAL_TIM_IC_CaptureCallback>
 8005e6c:	e005      	b.n	8005e7a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e6e:	6878      	ldr	r0, [r7, #4]
 8005e70:	f000 fa69 	bl	8006346 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e74:	6878      	ldr	r0, [r7, #4]
 8005e76:	f000 fa7a 	bl	800636e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	2200      	movs	r2, #0
 8005e7e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	691b      	ldr	r3, [r3, #16]
 8005e86:	f003 0304 	and.w	r3, r3, #4
 8005e8a:	2b04      	cmp	r3, #4
 8005e8c:	d122      	bne.n	8005ed4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	68db      	ldr	r3, [r3, #12]
 8005e94:	f003 0304 	and.w	r3, r3, #4
 8005e98:	2b04      	cmp	r3, #4
 8005e9a:	d11b      	bne.n	8005ed4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	f06f 0204 	mvn.w	r2, #4
 8005ea4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	2202      	movs	r2, #2
 8005eaa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	699b      	ldr	r3, [r3, #24]
 8005eb2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d003      	beq.n	8005ec2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005eba:	6878      	ldr	r0, [r7, #4]
 8005ebc:	f000 fa4d 	bl	800635a <HAL_TIM_IC_CaptureCallback>
 8005ec0:	e005      	b.n	8005ece <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005ec2:	6878      	ldr	r0, [r7, #4]
 8005ec4:	f000 fa3f 	bl	8006346 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ec8:	6878      	ldr	r0, [r7, #4]
 8005eca:	f000 fa50 	bl	800636e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	2200      	movs	r2, #0
 8005ed2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	691b      	ldr	r3, [r3, #16]
 8005eda:	f003 0308 	and.w	r3, r3, #8
 8005ede:	2b08      	cmp	r3, #8
 8005ee0:	d122      	bne.n	8005f28 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	68db      	ldr	r3, [r3, #12]
 8005ee8:	f003 0308 	and.w	r3, r3, #8
 8005eec:	2b08      	cmp	r3, #8
 8005eee:	d11b      	bne.n	8005f28 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	f06f 0208 	mvn.w	r2, #8
 8005ef8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	2204      	movs	r2, #4
 8005efe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	69db      	ldr	r3, [r3, #28]
 8005f06:	f003 0303 	and.w	r3, r3, #3
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d003      	beq.n	8005f16 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005f0e:	6878      	ldr	r0, [r7, #4]
 8005f10:	f000 fa23 	bl	800635a <HAL_TIM_IC_CaptureCallback>
 8005f14:	e005      	b.n	8005f22 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f16:	6878      	ldr	r0, [r7, #4]
 8005f18:	f000 fa15 	bl	8006346 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f1c:	6878      	ldr	r0, [r7, #4]
 8005f1e:	f000 fa26 	bl	800636e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	2200      	movs	r2, #0
 8005f26:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	691b      	ldr	r3, [r3, #16]
 8005f2e:	f003 0310 	and.w	r3, r3, #16
 8005f32:	2b10      	cmp	r3, #16
 8005f34:	d122      	bne.n	8005f7c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	68db      	ldr	r3, [r3, #12]
 8005f3c:	f003 0310 	and.w	r3, r3, #16
 8005f40:	2b10      	cmp	r3, #16
 8005f42:	d11b      	bne.n	8005f7c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	f06f 0210 	mvn.w	r2, #16
 8005f4c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	2208      	movs	r2, #8
 8005f52:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	69db      	ldr	r3, [r3, #28]
 8005f5a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d003      	beq.n	8005f6a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005f62:	6878      	ldr	r0, [r7, #4]
 8005f64:	f000 f9f9 	bl	800635a <HAL_TIM_IC_CaptureCallback>
 8005f68:	e005      	b.n	8005f76 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f6a:	6878      	ldr	r0, [r7, #4]
 8005f6c:	f000 f9eb 	bl	8006346 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f70:	6878      	ldr	r0, [r7, #4]
 8005f72:	f000 f9fc 	bl	800636e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	2200      	movs	r2, #0
 8005f7a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	691b      	ldr	r3, [r3, #16]
 8005f82:	f003 0301 	and.w	r3, r3, #1
 8005f86:	2b01      	cmp	r3, #1
 8005f88:	d10e      	bne.n	8005fa8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	68db      	ldr	r3, [r3, #12]
 8005f90:	f003 0301 	and.w	r3, r3, #1
 8005f94:	2b01      	cmp	r3, #1
 8005f96:	d107      	bne.n	8005fa8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	f06f 0201 	mvn.w	r2, #1
 8005fa0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005fa2:	6878      	ldr	r0, [r7, #4]
 8005fa4:	f7fb fd8e 	bl	8001ac4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	691b      	ldr	r3, [r3, #16]
 8005fae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005fb2:	2b80      	cmp	r3, #128	; 0x80
 8005fb4:	d10e      	bne.n	8005fd4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	68db      	ldr	r3, [r3, #12]
 8005fbc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005fc0:	2b80      	cmp	r3, #128	; 0x80
 8005fc2:	d107      	bne.n	8005fd4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005fcc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005fce:	6878      	ldr	r0, [r7, #4]
 8005fd0:	f000 fd26 	bl	8006a20 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	691b      	ldr	r3, [r3, #16]
 8005fda:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005fde:	2b40      	cmp	r3, #64	; 0x40
 8005fe0:	d10e      	bne.n	8006000 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	68db      	ldr	r3, [r3, #12]
 8005fe8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005fec:	2b40      	cmp	r3, #64	; 0x40
 8005fee:	d107      	bne.n	8006000 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005ff8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005ffa:	6878      	ldr	r0, [r7, #4]
 8005ffc:	f000 f9c1 	bl	8006382 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	691b      	ldr	r3, [r3, #16]
 8006006:	f003 0320 	and.w	r3, r3, #32
 800600a:	2b20      	cmp	r3, #32
 800600c:	d10e      	bne.n	800602c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	68db      	ldr	r3, [r3, #12]
 8006014:	f003 0320 	and.w	r3, r3, #32
 8006018:	2b20      	cmp	r3, #32
 800601a:	d107      	bne.n	800602c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	f06f 0220 	mvn.w	r2, #32
 8006024:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006026:	6878      	ldr	r0, [r7, #4]
 8006028:	f000 fcf0 	bl	8006a0c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800602c:	bf00      	nop
 800602e:	3708      	adds	r7, #8
 8006030:	46bd      	mov	sp, r7
 8006032:	bd80      	pop	{r7, pc}

08006034 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006034:	b580      	push	{r7, lr}
 8006036:	b086      	sub	sp, #24
 8006038:	af00      	add	r7, sp, #0
 800603a:	60f8      	str	r0, [r7, #12]
 800603c:	60b9      	str	r1, [r7, #8]
 800603e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006040:	2300      	movs	r3, #0
 8006042:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800604a:	2b01      	cmp	r3, #1
 800604c:	d101      	bne.n	8006052 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800604e:	2302      	movs	r3, #2
 8006050:	e0ae      	b.n	80061b0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	2201      	movs	r2, #1
 8006056:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	2b0c      	cmp	r3, #12
 800605e:	f200 809f 	bhi.w	80061a0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8006062:	a201      	add	r2, pc, #4	; (adr r2, 8006068 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006064:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006068:	0800609d 	.word	0x0800609d
 800606c:	080061a1 	.word	0x080061a1
 8006070:	080061a1 	.word	0x080061a1
 8006074:	080061a1 	.word	0x080061a1
 8006078:	080060dd 	.word	0x080060dd
 800607c:	080061a1 	.word	0x080061a1
 8006080:	080061a1 	.word	0x080061a1
 8006084:	080061a1 	.word	0x080061a1
 8006088:	0800611f 	.word	0x0800611f
 800608c:	080061a1 	.word	0x080061a1
 8006090:	080061a1 	.word	0x080061a1
 8006094:	080061a1 	.word	0x080061a1
 8006098:	0800615f 	.word	0x0800615f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	68b9      	ldr	r1, [r7, #8]
 80060a2:	4618      	mov	r0, r3
 80060a4:	f000 f9f8 	bl	8006498 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	699a      	ldr	r2, [r3, #24]
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	f042 0208 	orr.w	r2, r2, #8
 80060b6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	699a      	ldr	r2, [r3, #24]
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	f022 0204 	bic.w	r2, r2, #4
 80060c6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	6999      	ldr	r1, [r3, #24]
 80060ce:	68bb      	ldr	r3, [r7, #8]
 80060d0:	691a      	ldr	r2, [r3, #16]
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	430a      	orrs	r2, r1
 80060d8:	619a      	str	r2, [r3, #24]
      break;
 80060da:	e064      	b.n	80061a6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	68b9      	ldr	r1, [r7, #8]
 80060e2:	4618      	mov	r0, r3
 80060e4:	f000 fa3e 	bl	8006564 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	699a      	ldr	r2, [r3, #24]
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80060f6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	699a      	ldr	r2, [r3, #24]
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006106:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	6999      	ldr	r1, [r3, #24]
 800610e:	68bb      	ldr	r3, [r7, #8]
 8006110:	691b      	ldr	r3, [r3, #16]
 8006112:	021a      	lsls	r2, r3, #8
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	430a      	orrs	r2, r1
 800611a:	619a      	str	r2, [r3, #24]
      break;
 800611c:	e043      	b.n	80061a6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	68b9      	ldr	r1, [r7, #8]
 8006124:	4618      	mov	r0, r3
 8006126:	f000 fa89 	bl	800663c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	69da      	ldr	r2, [r3, #28]
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	f042 0208 	orr.w	r2, r2, #8
 8006138:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	69da      	ldr	r2, [r3, #28]
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	f022 0204 	bic.w	r2, r2, #4
 8006148:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	69d9      	ldr	r1, [r3, #28]
 8006150:	68bb      	ldr	r3, [r7, #8]
 8006152:	691a      	ldr	r2, [r3, #16]
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	430a      	orrs	r2, r1
 800615a:	61da      	str	r2, [r3, #28]
      break;
 800615c:	e023      	b.n	80061a6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	68b9      	ldr	r1, [r7, #8]
 8006164:	4618      	mov	r0, r3
 8006166:	f000 fad3 	bl	8006710 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	69da      	ldr	r2, [r3, #28]
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006178:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	69da      	ldr	r2, [r3, #28]
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006188:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	69d9      	ldr	r1, [r3, #28]
 8006190:	68bb      	ldr	r3, [r7, #8]
 8006192:	691b      	ldr	r3, [r3, #16]
 8006194:	021a      	lsls	r2, r3, #8
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	430a      	orrs	r2, r1
 800619c:	61da      	str	r2, [r3, #28]
      break;
 800619e:	e002      	b.n	80061a6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80061a0:	2301      	movs	r3, #1
 80061a2:	75fb      	strb	r3, [r7, #23]
      break;
 80061a4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	2200      	movs	r2, #0
 80061aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80061ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80061b0:	4618      	mov	r0, r3
 80061b2:	3718      	adds	r7, #24
 80061b4:	46bd      	mov	sp, r7
 80061b6:	bd80      	pop	{r7, pc}

080061b8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80061b8:	b580      	push	{r7, lr}
 80061ba:	b084      	sub	sp, #16
 80061bc:	af00      	add	r7, sp, #0
 80061be:	6078      	str	r0, [r7, #4]
 80061c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80061c2:	2300      	movs	r3, #0
 80061c4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80061cc:	2b01      	cmp	r3, #1
 80061ce:	d101      	bne.n	80061d4 <HAL_TIM_ConfigClockSource+0x1c>
 80061d0:	2302      	movs	r3, #2
 80061d2:	e0b4      	b.n	800633e <HAL_TIM_ConfigClockSource+0x186>
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	2201      	movs	r2, #1
 80061d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	2202      	movs	r2, #2
 80061e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	689b      	ldr	r3, [r3, #8]
 80061ea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80061ec:	68bb      	ldr	r3, [r7, #8]
 80061ee:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80061f2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80061f4:	68bb      	ldr	r3, [r7, #8]
 80061f6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80061fa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	68ba      	ldr	r2, [r7, #8]
 8006202:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006204:	683b      	ldr	r3, [r7, #0]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800620c:	d03e      	beq.n	800628c <HAL_TIM_ConfigClockSource+0xd4>
 800620e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006212:	f200 8087 	bhi.w	8006324 <HAL_TIM_ConfigClockSource+0x16c>
 8006216:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800621a:	f000 8086 	beq.w	800632a <HAL_TIM_ConfigClockSource+0x172>
 800621e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006222:	d87f      	bhi.n	8006324 <HAL_TIM_ConfigClockSource+0x16c>
 8006224:	2b70      	cmp	r3, #112	; 0x70
 8006226:	d01a      	beq.n	800625e <HAL_TIM_ConfigClockSource+0xa6>
 8006228:	2b70      	cmp	r3, #112	; 0x70
 800622a:	d87b      	bhi.n	8006324 <HAL_TIM_ConfigClockSource+0x16c>
 800622c:	2b60      	cmp	r3, #96	; 0x60
 800622e:	d050      	beq.n	80062d2 <HAL_TIM_ConfigClockSource+0x11a>
 8006230:	2b60      	cmp	r3, #96	; 0x60
 8006232:	d877      	bhi.n	8006324 <HAL_TIM_ConfigClockSource+0x16c>
 8006234:	2b50      	cmp	r3, #80	; 0x50
 8006236:	d03c      	beq.n	80062b2 <HAL_TIM_ConfigClockSource+0xfa>
 8006238:	2b50      	cmp	r3, #80	; 0x50
 800623a:	d873      	bhi.n	8006324 <HAL_TIM_ConfigClockSource+0x16c>
 800623c:	2b40      	cmp	r3, #64	; 0x40
 800623e:	d058      	beq.n	80062f2 <HAL_TIM_ConfigClockSource+0x13a>
 8006240:	2b40      	cmp	r3, #64	; 0x40
 8006242:	d86f      	bhi.n	8006324 <HAL_TIM_ConfigClockSource+0x16c>
 8006244:	2b30      	cmp	r3, #48	; 0x30
 8006246:	d064      	beq.n	8006312 <HAL_TIM_ConfigClockSource+0x15a>
 8006248:	2b30      	cmp	r3, #48	; 0x30
 800624a:	d86b      	bhi.n	8006324 <HAL_TIM_ConfigClockSource+0x16c>
 800624c:	2b20      	cmp	r3, #32
 800624e:	d060      	beq.n	8006312 <HAL_TIM_ConfigClockSource+0x15a>
 8006250:	2b20      	cmp	r3, #32
 8006252:	d867      	bhi.n	8006324 <HAL_TIM_ConfigClockSource+0x16c>
 8006254:	2b00      	cmp	r3, #0
 8006256:	d05c      	beq.n	8006312 <HAL_TIM_ConfigClockSource+0x15a>
 8006258:	2b10      	cmp	r3, #16
 800625a:	d05a      	beq.n	8006312 <HAL_TIM_ConfigClockSource+0x15a>
 800625c:	e062      	b.n	8006324 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	6818      	ldr	r0, [r3, #0]
 8006262:	683b      	ldr	r3, [r7, #0]
 8006264:	6899      	ldr	r1, [r3, #8]
 8006266:	683b      	ldr	r3, [r7, #0]
 8006268:	685a      	ldr	r2, [r3, #4]
 800626a:	683b      	ldr	r3, [r7, #0]
 800626c:	68db      	ldr	r3, [r3, #12]
 800626e:	f000 fb19 	bl	80068a4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	689b      	ldr	r3, [r3, #8]
 8006278:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800627a:	68bb      	ldr	r3, [r7, #8]
 800627c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006280:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	68ba      	ldr	r2, [r7, #8]
 8006288:	609a      	str	r2, [r3, #8]
      break;
 800628a:	e04f      	b.n	800632c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	6818      	ldr	r0, [r3, #0]
 8006290:	683b      	ldr	r3, [r7, #0]
 8006292:	6899      	ldr	r1, [r3, #8]
 8006294:	683b      	ldr	r3, [r7, #0]
 8006296:	685a      	ldr	r2, [r3, #4]
 8006298:	683b      	ldr	r3, [r7, #0]
 800629a:	68db      	ldr	r3, [r3, #12]
 800629c:	f000 fb02 	bl	80068a4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	689a      	ldr	r2, [r3, #8]
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80062ae:	609a      	str	r2, [r3, #8]
      break;
 80062b0:	e03c      	b.n	800632c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	6818      	ldr	r0, [r3, #0]
 80062b6:	683b      	ldr	r3, [r7, #0]
 80062b8:	6859      	ldr	r1, [r3, #4]
 80062ba:	683b      	ldr	r3, [r7, #0]
 80062bc:	68db      	ldr	r3, [r3, #12]
 80062be:	461a      	mov	r2, r3
 80062c0:	f000 fa76 	bl	80067b0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	2150      	movs	r1, #80	; 0x50
 80062ca:	4618      	mov	r0, r3
 80062cc:	f000 facf 	bl	800686e <TIM_ITRx_SetConfig>
      break;
 80062d0:	e02c      	b.n	800632c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	6818      	ldr	r0, [r3, #0]
 80062d6:	683b      	ldr	r3, [r7, #0]
 80062d8:	6859      	ldr	r1, [r3, #4]
 80062da:	683b      	ldr	r3, [r7, #0]
 80062dc:	68db      	ldr	r3, [r3, #12]
 80062de:	461a      	mov	r2, r3
 80062e0:	f000 fa95 	bl	800680e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	2160      	movs	r1, #96	; 0x60
 80062ea:	4618      	mov	r0, r3
 80062ec:	f000 fabf 	bl	800686e <TIM_ITRx_SetConfig>
      break;
 80062f0:	e01c      	b.n	800632c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	6818      	ldr	r0, [r3, #0]
 80062f6:	683b      	ldr	r3, [r7, #0]
 80062f8:	6859      	ldr	r1, [r3, #4]
 80062fa:	683b      	ldr	r3, [r7, #0]
 80062fc:	68db      	ldr	r3, [r3, #12]
 80062fe:	461a      	mov	r2, r3
 8006300:	f000 fa56 	bl	80067b0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	2140      	movs	r1, #64	; 0x40
 800630a:	4618      	mov	r0, r3
 800630c:	f000 faaf 	bl	800686e <TIM_ITRx_SetConfig>
      break;
 8006310:	e00c      	b.n	800632c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	681a      	ldr	r2, [r3, #0]
 8006316:	683b      	ldr	r3, [r7, #0]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	4619      	mov	r1, r3
 800631c:	4610      	mov	r0, r2
 800631e:	f000 faa6 	bl	800686e <TIM_ITRx_SetConfig>
      break;
 8006322:	e003      	b.n	800632c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006324:	2301      	movs	r3, #1
 8006326:	73fb      	strb	r3, [r7, #15]
      break;
 8006328:	e000      	b.n	800632c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800632a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	2201      	movs	r2, #1
 8006330:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	2200      	movs	r2, #0
 8006338:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800633c:	7bfb      	ldrb	r3, [r7, #15]
}
 800633e:	4618      	mov	r0, r3
 8006340:	3710      	adds	r7, #16
 8006342:	46bd      	mov	sp, r7
 8006344:	bd80      	pop	{r7, pc}

08006346 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006346:	b480      	push	{r7}
 8006348:	b083      	sub	sp, #12
 800634a:	af00      	add	r7, sp, #0
 800634c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800634e:	bf00      	nop
 8006350:	370c      	adds	r7, #12
 8006352:	46bd      	mov	sp, r7
 8006354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006358:	4770      	bx	lr

0800635a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800635a:	b480      	push	{r7}
 800635c:	b083      	sub	sp, #12
 800635e:	af00      	add	r7, sp, #0
 8006360:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006362:	bf00      	nop
 8006364:	370c      	adds	r7, #12
 8006366:	46bd      	mov	sp, r7
 8006368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800636c:	4770      	bx	lr

0800636e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800636e:	b480      	push	{r7}
 8006370:	b083      	sub	sp, #12
 8006372:	af00      	add	r7, sp, #0
 8006374:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006376:	bf00      	nop
 8006378:	370c      	adds	r7, #12
 800637a:	46bd      	mov	sp, r7
 800637c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006380:	4770      	bx	lr

08006382 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006382:	b480      	push	{r7}
 8006384:	b083      	sub	sp, #12
 8006386:	af00      	add	r7, sp, #0
 8006388:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800638a:	bf00      	nop
 800638c:	370c      	adds	r7, #12
 800638e:	46bd      	mov	sp, r7
 8006390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006394:	4770      	bx	lr
	...

08006398 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006398:	b480      	push	{r7}
 800639a:	b085      	sub	sp, #20
 800639c:	af00      	add	r7, sp, #0
 800639e:	6078      	str	r0, [r7, #4]
 80063a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	4a34      	ldr	r2, [pc, #208]	; (800647c <TIM_Base_SetConfig+0xe4>)
 80063ac:	4293      	cmp	r3, r2
 80063ae:	d00f      	beq.n	80063d0 <TIM_Base_SetConfig+0x38>
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80063b6:	d00b      	beq.n	80063d0 <TIM_Base_SetConfig+0x38>
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	4a31      	ldr	r2, [pc, #196]	; (8006480 <TIM_Base_SetConfig+0xe8>)
 80063bc:	4293      	cmp	r3, r2
 80063be:	d007      	beq.n	80063d0 <TIM_Base_SetConfig+0x38>
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	4a30      	ldr	r2, [pc, #192]	; (8006484 <TIM_Base_SetConfig+0xec>)
 80063c4:	4293      	cmp	r3, r2
 80063c6:	d003      	beq.n	80063d0 <TIM_Base_SetConfig+0x38>
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	4a2f      	ldr	r2, [pc, #188]	; (8006488 <TIM_Base_SetConfig+0xf0>)
 80063cc:	4293      	cmp	r3, r2
 80063ce:	d108      	bne.n	80063e2 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80063d6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80063d8:	683b      	ldr	r3, [r7, #0]
 80063da:	685b      	ldr	r3, [r3, #4]
 80063dc:	68fa      	ldr	r2, [r7, #12]
 80063de:	4313      	orrs	r3, r2
 80063e0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	4a25      	ldr	r2, [pc, #148]	; (800647c <TIM_Base_SetConfig+0xe4>)
 80063e6:	4293      	cmp	r3, r2
 80063e8:	d01b      	beq.n	8006422 <TIM_Base_SetConfig+0x8a>
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80063f0:	d017      	beq.n	8006422 <TIM_Base_SetConfig+0x8a>
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	4a22      	ldr	r2, [pc, #136]	; (8006480 <TIM_Base_SetConfig+0xe8>)
 80063f6:	4293      	cmp	r3, r2
 80063f8:	d013      	beq.n	8006422 <TIM_Base_SetConfig+0x8a>
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	4a21      	ldr	r2, [pc, #132]	; (8006484 <TIM_Base_SetConfig+0xec>)
 80063fe:	4293      	cmp	r3, r2
 8006400:	d00f      	beq.n	8006422 <TIM_Base_SetConfig+0x8a>
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	4a20      	ldr	r2, [pc, #128]	; (8006488 <TIM_Base_SetConfig+0xf0>)
 8006406:	4293      	cmp	r3, r2
 8006408:	d00b      	beq.n	8006422 <TIM_Base_SetConfig+0x8a>
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	4a1f      	ldr	r2, [pc, #124]	; (800648c <TIM_Base_SetConfig+0xf4>)
 800640e:	4293      	cmp	r3, r2
 8006410:	d007      	beq.n	8006422 <TIM_Base_SetConfig+0x8a>
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	4a1e      	ldr	r2, [pc, #120]	; (8006490 <TIM_Base_SetConfig+0xf8>)
 8006416:	4293      	cmp	r3, r2
 8006418:	d003      	beq.n	8006422 <TIM_Base_SetConfig+0x8a>
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	4a1d      	ldr	r2, [pc, #116]	; (8006494 <TIM_Base_SetConfig+0xfc>)
 800641e:	4293      	cmp	r3, r2
 8006420:	d108      	bne.n	8006434 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006428:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800642a:	683b      	ldr	r3, [r7, #0]
 800642c:	68db      	ldr	r3, [r3, #12]
 800642e:	68fa      	ldr	r2, [r7, #12]
 8006430:	4313      	orrs	r3, r2
 8006432:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800643a:	683b      	ldr	r3, [r7, #0]
 800643c:	695b      	ldr	r3, [r3, #20]
 800643e:	4313      	orrs	r3, r2
 8006440:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	68fa      	ldr	r2, [r7, #12]
 8006446:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006448:	683b      	ldr	r3, [r7, #0]
 800644a:	689a      	ldr	r2, [r3, #8]
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006450:	683b      	ldr	r3, [r7, #0]
 8006452:	681a      	ldr	r2, [r3, #0]
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	4a08      	ldr	r2, [pc, #32]	; (800647c <TIM_Base_SetConfig+0xe4>)
 800645c:	4293      	cmp	r3, r2
 800645e:	d103      	bne.n	8006468 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006460:	683b      	ldr	r3, [r7, #0]
 8006462:	691a      	ldr	r2, [r3, #16]
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	2201      	movs	r2, #1
 800646c:	615a      	str	r2, [r3, #20]
}
 800646e:	bf00      	nop
 8006470:	3714      	adds	r7, #20
 8006472:	46bd      	mov	sp, r7
 8006474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006478:	4770      	bx	lr
 800647a:	bf00      	nop
 800647c:	40010000 	.word	0x40010000
 8006480:	40000400 	.word	0x40000400
 8006484:	40000800 	.word	0x40000800
 8006488:	40000c00 	.word	0x40000c00
 800648c:	40014000 	.word	0x40014000
 8006490:	40014400 	.word	0x40014400
 8006494:	40014800 	.word	0x40014800

08006498 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006498:	b480      	push	{r7}
 800649a:	b087      	sub	sp, #28
 800649c:	af00      	add	r7, sp, #0
 800649e:	6078      	str	r0, [r7, #4]
 80064a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	6a1b      	ldr	r3, [r3, #32]
 80064a6:	f023 0201 	bic.w	r2, r3, #1
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	6a1b      	ldr	r3, [r3, #32]
 80064b2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	685b      	ldr	r3, [r3, #4]
 80064b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	699b      	ldr	r3, [r3, #24]
 80064be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80064c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	f023 0303 	bic.w	r3, r3, #3
 80064ce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80064d0:	683b      	ldr	r3, [r7, #0]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	68fa      	ldr	r2, [r7, #12]
 80064d6:	4313      	orrs	r3, r2
 80064d8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80064da:	697b      	ldr	r3, [r7, #20]
 80064dc:	f023 0302 	bic.w	r3, r3, #2
 80064e0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80064e2:	683b      	ldr	r3, [r7, #0]
 80064e4:	689b      	ldr	r3, [r3, #8]
 80064e6:	697a      	ldr	r2, [r7, #20]
 80064e8:	4313      	orrs	r3, r2
 80064ea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	4a1c      	ldr	r2, [pc, #112]	; (8006560 <TIM_OC1_SetConfig+0xc8>)
 80064f0:	4293      	cmp	r3, r2
 80064f2:	d10c      	bne.n	800650e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80064f4:	697b      	ldr	r3, [r7, #20]
 80064f6:	f023 0308 	bic.w	r3, r3, #8
 80064fa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80064fc:	683b      	ldr	r3, [r7, #0]
 80064fe:	68db      	ldr	r3, [r3, #12]
 8006500:	697a      	ldr	r2, [r7, #20]
 8006502:	4313      	orrs	r3, r2
 8006504:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006506:	697b      	ldr	r3, [r7, #20]
 8006508:	f023 0304 	bic.w	r3, r3, #4
 800650c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	4a13      	ldr	r2, [pc, #76]	; (8006560 <TIM_OC1_SetConfig+0xc8>)
 8006512:	4293      	cmp	r3, r2
 8006514:	d111      	bne.n	800653a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006516:	693b      	ldr	r3, [r7, #16]
 8006518:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800651c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800651e:	693b      	ldr	r3, [r7, #16]
 8006520:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006524:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006526:	683b      	ldr	r3, [r7, #0]
 8006528:	695b      	ldr	r3, [r3, #20]
 800652a:	693a      	ldr	r2, [r7, #16]
 800652c:	4313      	orrs	r3, r2
 800652e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006530:	683b      	ldr	r3, [r7, #0]
 8006532:	699b      	ldr	r3, [r3, #24]
 8006534:	693a      	ldr	r2, [r7, #16]
 8006536:	4313      	orrs	r3, r2
 8006538:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	693a      	ldr	r2, [r7, #16]
 800653e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	68fa      	ldr	r2, [r7, #12]
 8006544:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006546:	683b      	ldr	r3, [r7, #0]
 8006548:	685a      	ldr	r2, [r3, #4]
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	697a      	ldr	r2, [r7, #20]
 8006552:	621a      	str	r2, [r3, #32]
}
 8006554:	bf00      	nop
 8006556:	371c      	adds	r7, #28
 8006558:	46bd      	mov	sp, r7
 800655a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800655e:	4770      	bx	lr
 8006560:	40010000 	.word	0x40010000

08006564 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006564:	b480      	push	{r7}
 8006566:	b087      	sub	sp, #28
 8006568:	af00      	add	r7, sp, #0
 800656a:	6078      	str	r0, [r7, #4]
 800656c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	6a1b      	ldr	r3, [r3, #32]
 8006572:	f023 0210 	bic.w	r2, r3, #16
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	6a1b      	ldr	r3, [r3, #32]
 800657e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	685b      	ldr	r3, [r3, #4]
 8006584:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	699b      	ldr	r3, [r3, #24]
 800658a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006592:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800659a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800659c:	683b      	ldr	r3, [r7, #0]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	021b      	lsls	r3, r3, #8
 80065a2:	68fa      	ldr	r2, [r7, #12]
 80065a4:	4313      	orrs	r3, r2
 80065a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80065a8:	697b      	ldr	r3, [r7, #20]
 80065aa:	f023 0320 	bic.w	r3, r3, #32
 80065ae:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80065b0:	683b      	ldr	r3, [r7, #0]
 80065b2:	689b      	ldr	r3, [r3, #8]
 80065b4:	011b      	lsls	r3, r3, #4
 80065b6:	697a      	ldr	r2, [r7, #20]
 80065b8:	4313      	orrs	r3, r2
 80065ba:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	4a1e      	ldr	r2, [pc, #120]	; (8006638 <TIM_OC2_SetConfig+0xd4>)
 80065c0:	4293      	cmp	r3, r2
 80065c2:	d10d      	bne.n	80065e0 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80065c4:	697b      	ldr	r3, [r7, #20]
 80065c6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80065ca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80065cc:	683b      	ldr	r3, [r7, #0]
 80065ce:	68db      	ldr	r3, [r3, #12]
 80065d0:	011b      	lsls	r3, r3, #4
 80065d2:	697a      	ldr	r2, [r7, #20]
 80065d4:	4313      	orrs	r3, r2
 80065d6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80065d8:	697b      	ldr	r3, [r7, #20]
 80065da:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80065de:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	4a15      	ldr	r2, [pc, #84]	; (8006638 <TIM_OC2_SetConfig+0xd4>)
 80065e4:	4293      	cmp	r3, r2
 80065e6:	d113      	bne.n	8006610 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80065e8:	693b      	ldr	r3, [r7, #16]
 80065ea:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80065ee:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80065f0:	693b      	ldr	r3, [r7, #16]
 80065f2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80065f6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80065f8:	683b      	ldr	r3, [r7, #0]
 80065fa:	695b      	ldr	r3, [r3, #20]
 80065fc:	009b      	lsls	r3, r3, #2
 80065fe:	693a      	ldr	r2, [r7, #16]
 8006600:	4313      	orrs	r3, r2
 8006602:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006604:	683b      	ldr	r3, [r7, #0]
 8006606:	699b      	ldr	r3, [r3, #24]
 8006608:	009b      	lsls	r3, r3, #2
 800660a:	693a      	ldr	r2, [r7, #16]
 800660c:	4313      	orrs	r3, r2
 800660e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	693a      	ldr	r2, [r7, #16]
 8006614:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	68fa      	ldr	r2, [r7, #12]
 800661a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800661c:	683b      	ldr	r3, [r7, #0]
 800661e:	685a      	ldr	r2, [r3, #4]
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	697a      	ldr	r2, [r7, #20]
 8006628:	621a      	str	r2, [r3, #32]
}
 800662a:	bf00      	nop
 800662c:	371c      	adds	r7, #28
 800662e:	46bd      	mov	sp, r7
 8006630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006634:	4770      	bx	lr
 8006636:	bf00      	nop
 8006638:	40010000 	.word	0x40010000

0800663c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800663c:	b480      	push	{r7}
 800663e:	b087      	sub	sp, #28
 8006640:	af00      	add	r7, sp, #0
 8006642:	6078      	str	r0, [r7, #4]
 8006644:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	6a1b      	ldr	r3, [r3, #32]
 800664a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	6a1b      	ldr	r3, [r3, #32]
 8006656:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	685b      	ldr	r3, [r3, #4]
 800665c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	69db      	ldr	r3, [r3, #28]
 8006662:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800666a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	f023 0303 	bic.w	r3, r3, #3
 8006672:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006674:	683b      	ldr	r3, [r7, #0]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	68fa      	ldr	r2, [r7, #12]
 800667a:	4313      	orrs	r3, r2
 800667c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800667e:	697b      	ldr	r3, [r7, #20]
 8006680:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006684:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006686:	683b      	ldr	r3, [r7, #0]
 8006688:	689b      	ldr	r3, [r3, #8]
 800668a:	021b      	lsls	r3, r3, #8
 800668c:	697a      	ldr	r2, [r7, #20]
 800668e:	4313      	orrs	r3, r2
 8006690:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	4a1d      	ldr	r2, [pc, #116]	; (800670c <TIM_OC3_SetConfig+0xd0>)
 8006696:	4293      	cmp	r3, r2
 8006698:	d10d      	bne.n	80066b6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800669a:	697b      	ldr	r3, [r7, #20]
 800669c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80066a0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80066a2:	683b      	ldr	r3, [r7, #0]
 80066a4:	68db      	ldr	r3, [r3, #12]
 80066a6:	021b      	lsls	r3, r3, #8
 80066a8:	697a      	ldr	r2, [r7, #20]
 80066aa:	4313      	orrs	r3, r2
 80066ac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80066ae:	697b      	ldr	r3, [r7, #20]
 80066b0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80066b4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	4a14      	ldr	r2, [pc, #80]	; (800670c <TIM_OC3_SetConfig+0xd0>)
 80066ba:	4293      	cmp	r3, r2
 80066bc:	d113      	bne.n	80066e6 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80066be:	693b      	ldr	r3, [r7, #16]
 80066c0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80066c4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80066c6:	693b      	ldr	r3, [r7, #16]
 80066c8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80066cc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80066ce:	683b      	ldr	r3, [r7, #0]
 80066d0:	695b      	ldr	r3, [r3, #20]
 80066d2:	011b      	lsls	r3, r3, #4
 80066d4:	693a      	ldr	r2, [r7, #16]
 80066d6:	4313      	orrs	r3, r2
 80066d8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80066da:	683b      	ldr	r3, [r7, #0]
 80066dc:	699b      	ldr	r3, [r3, #24]
 80066de:	011b      	lsls	r3, r3, #4
 80066e0:	693a      	ldr	r2, [r7, #16]
 80066e2:	4313      	orrs	r3, r2
 80066e4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	693a      	ldr	r2, [r7, #16]
 80066ea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	68fa      	ldr	r2, [r7, #12]
 80066f0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80066f2:	683b      	ldr	r3, [r7, #0]
 80066f4:	685a      	ldr	r2, [r3, #4]
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	697a      	ldr	r2, [r7, #20]
 80066fe:	621a      	str	r2, [r3, #32]
}
 8006700:	bf00      	nop
 8006702:	371c      	adds	r7, #28
 8006704:	46bd      	mov	sp, r7
 8006706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800670a:	4770      	bx	lr
 800670c:	40010000 	.word	0x40010000

08006710 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006710:	b480      	push	{r7}
 8006712:	b087      	sub	sp, #28
 8006714:	af00      	add	r7, sp, #0
 8006716:	6078      	str	r0, [r7, #4]
 8006718:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	6a1b      	ldr	r3, [r3, #32]
 800671e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	6a1b      	ldr	r3, [r3, #32]
 800672a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	685b      	ldr	r3, [r3, #4]
 8006730:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	69db      	ldr	r3, [r3, #28]
 8006736:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800673e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006746:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006748:	683b      	ldr	r3, [r7, #0]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	021b      	lsls	r3, r3, #8
 800674e:	68fa      	ldr	r2, [r7, #12]
 8006750:	4313      	orrs	r3, r2
 8006752:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006754:	693b      	ldr	r3, [r7, #16]
 8006756:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800675a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800675c:	683b      	ldr	r3, [r7, #0]
 800675e:	689b      	ldr	r3, [r3, #8]
 8006760:	031b      	lsls	r3, r3, #12
 8006762:	693a      	ldr	r2, [r7, #16]
 8006764:	4313      	orrs	r3, r2
 8006766:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	4a10      	ldr	r2, [pc, #64]	; (80067ac <TIM_OC4_SetConfig+0x9c>)
 800676c:	4293      	cmp	r3, r2
 800676e:	d109      	bne.n	8006784 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006770:	697b      	ldr	r3, [r7, #20]
 8006772:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006776:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006778:	683b      	ldr	r3, [r7, #0]
 800677a:	695b      	ldr	r3, [r3, #20]
 800677c:	019b      	lsls	r3, r3, #6
 800677e:	697a      	ldr	r2, [r7, #20]
 8006780:	4313      	orrs	r3, r2
 8006782:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	697a      	ldr	r2, [r7, #20]
 8006788:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	68fa      	ldr	r2, [r7, #12]
 800678e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006790:	683b      	ldr	r3, [r7, #0]
 8006792:	685a      	ldr	r2, [r3, #4]
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	693a      	ldr	r2, [r7, #16]
 800679c:	621a      	str	r2, [r3, #32]
}
 800679e:	bf00      	nop
 80067a0:	371c      	adds	r7, #28
 80067a2:	46bd      	mov	sp, r7
 80067a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067a8:	4770      	bx	lr
 80067aa:	bf00      	nop
 80067ac:	40010000 	.word	0x40010000

080067b0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80067b0:	b480      	push	{r7}
 80067b2:	b087      	sub	sp, #28
 80067b4:	af00      	add	r7, sp, #0
 80067b6:	60f8      	str	r0, [r7, #12]
 80067b8:	60b9      	str	r1, [r7, #8]
 80067ba:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	6a1b      	ldr	r3, [r3, #32]
 80067c0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	6a1b      	ldr	r3, [r3, #32]
 80067c6:	f023 0201 	bic.w	r2, r3, #1
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	699b      	ldr	r3, [r3, #24]
 80067d2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80067d4:	693b      	ldr	r3, [r7, #16]
 80067d6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80067da:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	011b      	lsls	r3, r3, #4
 80067e0:	693a      	ldr	r2, [r7, #16]
 80067e2:	4313      	orrs	r3, r2
 80067e4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80067e6:	697b      	ldr	r3, [r7, #20]
 80067e8:	f023 030a 	bic.w	r3, r3, #10
 80067ec:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80067ee:	697a      	ldr	r2, [r7, #20]
 80067f0:	68bb      	ldr	r3, [r7, #8]
 80067f2:	4313      	orrs	r3, r2
 80067f4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	693a      	ldr	r2, [r7, #16]
 80067fa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	697a      	ldr	r2, [r7, #20]
 8006800:	621a      	str	r2, [r3, #32]
}
 8006802:	bf00      	nop
 8006804:	371c      	adds	r7, #28
 8006806:	46bd      	mov	sp, r7
 8006808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800680c:	4770      	bx	lr

0800680e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800680e:	b480      	push	{r7}
 8006810:	b087      	sub	sp, #28
 8006812:	af00      	add	r7, sp, #0
 8006814:	60f8      	str	r0, [r7, #12]
 8006816:	60b9      	str	r1, [r7, #8]
 8006818:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	6a1b      	ldr	r3, [r3, #32]
 800681e:	f023 0210 	bic.w	r2, r3, #16
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	699b      	ldr	r3, [r3, #24]
 800682a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	6a1b      	ldr	r3, [r3, #32]
 8006830:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006832:	697b      	ldr	r3, [r7, #20]
 8006834:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006838:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	031b      	lsls	r3, r3, #12
 800683e:	697a      	ldr	r2, [r7, #20]
 8006840:	4313      	orrs	r3, r2
 8006842:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006844:	693b      	ldr	r3, [r7, #16]
 8006846:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800684a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800684c:	68bb      	ldr	r3, [r7, #8]
 800684e:	011b      	lsls	r3, r3, #4
 8006850:	693a      	ldr	r2, [r7, #16]
 8006852:	4313      	orrs	r3, r2
 8006854:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	697a      	ldr	r2, [r7, #20]
 800685a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	693a      	ldr	r2, [r7, #16]
 8006860:	621a      	str	r2, [r3, #32]
}
 8006862:	bf00      	nop
 8006864:	371c      	adds	r7, #28
 8006866:	46bd      	mov	sp, r7
 8006868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800686c:	4770      	bx	lr

0800686e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800686e:	b480      	push	{r7}
 8006870:	b085      	sub	sp, #20
 8006872:	af00      	add	r7, sp, #0
 8006874:	6078      	str	r0, [r7, #4]
 8006876:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	689b      	ldr	r3, [r3, #8]
 800687c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006884:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006886:	683a      	ldr	r2, [r7, #0]
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	4313      	orrs	r3, r2
 800688c:	f043 0307 	orr.w	r3, r3, #7
 8006890:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	68fa      	ldr	r2, [r7, #12]
 8006896:	609a      	str	r2, [r3, #8]
}
 8006898:	bf00      	nop
 800689a:	3714      	adds	r7, #20
 800689c:	46bd      	mov	sp, r7
 800689e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068a2:	4770      	bx	lr

080068a4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80068a4:	b480      	push	{r7}
 80068a6:	b087      	sub	sp, #28
 80068a8:	af00      	add	r7, sp, #0
 80068aa:	60f8      	str	r0, [r7, #12]
 80068ac:	60b9      	str	r1, [r7, #8]
 80068ae:	607a      	str	r2, [r7, #4]
 80068b0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	689b      	ldr	r3, [r3, #8]
 80068b6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80068b8:	697b      	ldr	r3, [r7, #20]
 80068ba:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80068be:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80068c0:	683b      	ldr	r3, [r7, #0]
 80068c2:	021a      	lsls	r2, r3, #8
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	431a      	orrs	r2, r3
 80068c8:	68bb      	ldr	r3, [r7, #8]
 80068ca:	4313      	orrs	r3, r2
 80068cc:	697a      	ldr	r2, [r7, #20]
 80068ce:	4313      	orrs	r3, r2
 80068d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	697a      	ldr	r2, [r7, #20]
 80068d6:	609a      	str	r2, [r3, #8]
}
 80068d8:	bf00      	nop
 80068da:	371c      	adds	r7, #28
 80068dc:	46bd      	mov	sp, r7
 80068de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068e2:	4770      	bx	lr

080068e4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80068e4:	b480      	push	{r7}
 80068e6:	b087      	sub	sp, #28
 80068e8:	af00      	add	r7, sp, #0
 80068ea:	60f8      	str	r0, [r7, #12]
 80068ec:	60b9      	str	r1, [r7, #8]
 80068ee:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80068f0:	68bb      	ldr	r3, [r7, #8]
 80068f2:	f003 031f 	and.w	r3, r3, #31
 80068f6:	2201      	movs	r2, #1
 80068f8:	fa02 f303 	lsl.w	r3, r2, r3
 80068fc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	6a1a      	ldr	r2, [r3, #32]
 8006902:	697b      	ldr	r3, [r7, #20]
 8006904:	43db      	mvns	r3, r3
 8006906:	401a      	ands	r2, r3
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	6a1a      	ldr	r2, [r3, #32]
 8006910:	68bb      	ldr	r3, [r7, #8]
 8006912:	f003 031f 	and.w	r3, r3, #31
 8006916:	6879      	ldr	r1, [r7, #4]
 8006918:	fa01 f303 	lsl.w	r3, r1, r3
 800691c:	431a      	orrs	r2, r3
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	621a      	str	r2, [r3, #32]
}
 8006922:	bf00      	nop
 8006924:	371c      	adds	r7, #28
 8006926:	46bd      	mov	sp, r7
 8006928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800692c:	4770      	bx	lr
	...

08006930 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006930:	b480      	push	{r7}
 8006932:	b085      	sub	sp, #20
 8006934:	af00      	add	r7, sp, #0
 8006936:	6078      	str	r0, [r7, #4]
 8006938:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006940:	2b01      	cmp	r3, #1
 8006942:	d101      	bne.n	8006948 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006944:	2302      	movs	r3, #2
 8006946:	e050      	b.n	80069ea <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	2201      	movs	r2, #1
 800694c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	2202      	movs	r2, #2
 8006954:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	685b      	ldr	r3, [r3, #4]
 800695e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	689b      	ldr	r3, [r3, #8]
 8006966:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800696e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006970:	683b      	ldr	r3, [r7, #0]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	68fa      	ldr	r2, [r7, #12]
 8006976:	4313      	orrs	r3, r2
 8006978:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	68fa      	ldr	r2, [r7, #12]
 8006980:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	4a1c      	ldr	r2, [pc, #112]	; (80069f8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006988:	4293      	cmp	r3, r2
 800698a:	d018      	beq.n	80069be <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006994:	d013      	beq.n	80069be <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	4a18      	ldr	r2, [pc, #96]	; (80069fc <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800699c:	4293      	cmp	r3, r2
 800699e:	d00e      	beq.n	80069be <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	4a16      	ldr	r2, [pc, #88]	; (8006a00 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80069a6:	4293      	cmp	r3, r2
 80069a8:	d009      	beq.n	80069be <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	4a15      	ldr	r2, [pc, #84]	; (8006a04 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80069b0:	4293      	cmp	r3, r2
 80069b2:	d004      	beq.n	80069be <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	4a13      	ldr	r2, [pc, #76]	; (8006a08 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80069ba:	4293      	cmp	r3, r2
 80069bc:	d10c      	bne.n	80069d8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80069be:	68bb      	ldr	r3, [r7, #8]
 80069c0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80069c4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80069c6:	683b      	ldr	r3, [r7, #0]
 80069c8:	685b      	ldr	r3, [r3, #4]
 80069ca:	68ba      	ldr	r2, [r7, #8]
 80069cc:	4313      	orrs	r3, r2
 80069ce:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	68ba      	ldr	r2, [r7, #8]
 80069d6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	2201      	movs	r2, #1
 80069dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	2200      	movs	r2, #0
 80069e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80069e8:	2300      	movs	r3, #0
}
 80069ea:	4618      	mov	r0, r3
 80069ec:	3714      	adds	r7, #20
 80069ee:	46bd      	mov	sp, r7
 80069f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069f4:	4770      	bx	lr
 80069f6:	bf00      	nop
 80069f8:	40010000 	.word	0x40010000
 80069fc:	40000400 	.word	0x40000400
 8006a00:	40000800 	.word	0x40000800
 8006a04:	40000c00 	.word	0x40000c00
 8006a08:	40014000 	.word	0x40014000

08006a0c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006a0c:	b480      	push	{r7}
 8006a0e:	b083      	sub	sp, #12
 8006a10:	af00      	add	r7, sp, #0
 8006a12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006a14:	bf00      	nop
 8006a16:	370c      	adds	r7, #12
 8006a18:	46bd      	mov	sp, r7
 8006a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a1e:	4770      	bx	lr

08006a20 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006a20:	b480      	push	{r7}
 8006a22:	b083      	sub	sp, #12
 8006a24:	af00      	add	r7, sp, #0
 8006a26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006a28:	bf00      	nop
 8006a2a:	370c      	adds	r7, #12
 8006a2c:	46bd      	mov	sp, r7
 8006a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a32:	4770      	bx	lr

08006a34 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006a34:	b084      	sub	sp, #16
 8006a36:	b580      	push	{r7, lr}
 8006a38:	b084      	sub	sp, #16
 8006a3a:	af00      	add	r7, sp, #0
 8006a3c:	6078      	str	r0, [r7, #4]
 8006a3e:	f107 001c 	add.w	r0, r7, #28
 8006a42:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006a46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a48:	2b01      	cmp	r3, #1
 8006a4a:	d122      	bne.n	8006a92 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a50:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	68db      	ldr	r3, [r3, #12]
 8006a5c:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8006a60:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006a64:	687a      	ldr	r2, [r7, #4]
 8006a66:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	68db      	ldr	r3, [r3, #12]
 8006a6c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006a74:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006a76:	2b01      	cmp	r3, #1
 8006a78:	d105      	bne.n	8006a86 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	68db      	ldr	r3, [r3, #12]
 8006a7e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006a86:	6878      	ldr	r0, [r7, #4]
 8006a88:	f001 fbee 	bl	8008268 <USB_CoreReset>
 8006a8c:	4603      	mov	r3, r0
 8006a8e:	73fb      	strb	r3, [r7, #15]
 8006a90:	e01a      	b.n	8006ac8 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	68db      	ldr	r3, [r3, #12]
 8006a96:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006a9e:	6878      	ldr	r0, [r7, #4]
 8006aa0:	f001 fbe2 	bl	8008268 <USB_CoreReset>
 8006aa4:	4603      	mov	r3, r0
 8006aa6:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8006aa8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d106      	bne.n	8006abc <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ab2:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	639a      	str	r2, [r3, #56]	; 0x38
 8006aba:	e005      	b.n	8006ac8 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ac0:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8006ac8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006aca:	2b01      	cmp	r3, #1
 8006acc:	d10b      	bne.n	8006ae6 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	689b      	ldr	r3, [r3, #8]
 8006ad2:	f043 0206 	orr.w	r2, r3, #6
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	689b      	ldr	r3, [r3, #8]
 8006ade:	f043 0220 	orr.w	r2, r3, #32
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006ae6:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ae8:	4618      	mov	r0, r3
 8006aea:	3710      	adds	r7, #16
 8006aec:	46bd      	mov	sp, r7
 8006aee:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006af2:	b004      	add	sp, #16
 8006af4:	4770      	bx	lr
	...

08006af8 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8006af8:	b480      	push	{r7}
 8006afa:	b087      	sub	sp, #28
 8006afc:	af00      	add	r7, sp, #0
 8006afe:	60f8      	str	r0, [r7, #12]
 8006b00:	60b9      	str	r1, [r7, #8]
 8006b02:	4613      	mov	r3, r2
 8006b04:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8006b06:	79fb      	ldrb	r3, [r7, #7]
 8006b08:	2b02      	cmp	r3, #2
 8006b0a:	d165      	bne.n	8006bd8 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8006b0c:	68bb      	ldr	r3, [r7, #8]
 8006b0e:	4a41      	ldr	r2, [pc, #260]	; (8006c14 <USB_SetTurnaroundTime+0x11c>)
 8006b10:	4293      	cmp	r3, r2
 8006b12:	d906      	bls.n	8006b22 <USB_SetTurnaroundTime+0x2a>
 8006b14:	68bb      	ldr	r3, [r7, #8]
 8006b16:	4a40      	ldr	r2, [pc, #256]	; (8006c18 <USB_SetTurnaroundTime+0x120>)
 8006b18:	4293      	cmp	r3, r2
 8006b1a:	d202      	bcs.n	8006b22 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8006b1c:	230f      	movs	r3, #15
 8006b1e:	617b      	str	r3, [r7, #20]
 8006b20:	e062      	b.n	8006be8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8006b22:	68bb      	ldr	r3, [r7, #8]
 8006b24:	4a3c      	ldr	r2, [pc, #240]	; (8006c18 <USB_SetTurnaroundTime+0x120>)
 8006b26:	4293      	cmp	r3, r2
 8006b28:	d306      	bcc.n	8006b38 <USB_SetTurnaroundTime+0x40>
 8006b2a:	68bb      	ldr	r3, [r7, #8]
 8006b2c:	4a3b      	ldr	r2, [pc, #236]	; (8006c1c <USB_SetTurnaroundTime+0x124>)
 8006b2e:	4293      	cmp	r3, r2
 8006b30:	d202      	bcs.n	8006b38 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8006b32:	230e      	movs	r3, #14
 8006b34:	617b      	str	r3, [r7, #20]
 8006b36:	e057      	b.n	8006be8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8006b38:	68bb      	ldr	r3, [r7, #8]
 8006b3a:	4a38      	ldr	r2, [pc, #224]	; (8006c1c <USB_SetTurnaroundTime+0x124>)
 8006b3c:	4293      	cmp	r3, r2
 8006b3e:	d306      	bcc.n	8006b4e <USB_SetTurnaroundTime+0x56>
 8006b40:	68bb      	ldr	r3, [r7, #8]
 8006b42:	4a37      	ldr	r2, [pc, #220]	; (8006c20 <USB_SetTurnaroundTime+0x128>)
 8006b44:	4293      	cmp	r3, r2
 8006b46:	d202      	bcs.n	8006b4e <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8006b48:	230d      	movs	r3, #13
 8006b4a:	617b      	str	r3, [r7, #20]
 8006b4c:	e04c      	b.n	8006be8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8006b4e:	68bb      	ldr	r3, [r7, #8]
 8006b50:	4a33      	ldr	r2, [pc, #204]	; (8006c20 <USB_SetTurnaroundTime+0x128>)
 8006b52:	4293      	cmp	r3, r2
 8006b54:	d306      	bcc.n	8006b64 <USB_SetTurnaroundTime+0x6c>
 8006b56:	68bb      	ldr	r3, [r7, #8]
 8006b58:	4a32      	ldr	r2, [pc, #200]	; (8006c24 <USB_SetTurnaroundTime+0x12c>)
 8006b5a:	4293      	cmp	r3, r2
 8006b5c:	d802      	bhi.n	8006b64 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8006b5e:	230c      	movs	r3, #12
 8006b60:	617b      	str	r3, [r7, #20]
 8006b62:	e041      	b.n	8006be8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8006b64:	68bb      	ldr	r3, [r7, #8]
 8006b66:	4a2f      	ldr	r2, [pc, #188]	; (8006c24 <USB_SetTurnaroundTime+0x12c>)
 8006b68:	4293      	cmp	r3, r2
 8006b6a:	d906      	bls.n	8006b7a <USB_SetTurnaroundTime+0x82>
 8006b6c:	68bb      	ldr	r3, [r7, #8]
 8006b6e:	4a2e      	ldr	r2, [pc, #184]	; (8006c28 <USB_SetTurnaroundTime+0x130>)
 8006b70:	4293      	cmp	r3, r2
 8006b72:	d802      	bhi.n	8006b7a <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8006b74:	230b      	movs	r3, #11
 8006b76:	617b      	str	r3, [r7, #20]
 8006b78:	e036      	b.n	8006be8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8006b7a:	68bb      	ldr	r3, [r7, #8]
 8006b7c:	4a2a      	ldr	r2, [pc, #168]	; (8006c28 <USB_SetTurnaroundTime+0x130>)
 8006b7e:	4293      	cmp	r3, r2
 8006b80:	d906      	bls.n	8006b90 <USB_SetTurnaroundTime+0x98>
 8006b82:	68bb      	ldr	r3, [r7, #8]
 8006b84:	4a29      	ldr	r2, [pc, #164]	; (8006c2c <USB_SetTurnaroundTime+0x134>)
 8006b86:	4293      	cmp	r3, r2
 8006b88:	d802      	bhi.n	8006b90 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8006b8a:	230a      	movs	r3, #10
 8006b8c:	617b      	str	r3, [r7, #20]
 8006b8e:	e02b      	b.n	8006be8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8006b90:	68bb      	ldr	r3, [r7, #8]
 8006b92:	4a26      	ldr	r2, [pc, #152]	; (8006c2c <USB_SetTurnaroundTime+0x134>)
 8006b94:	4293      	cmp	r3, r2
 8006b96:	d906      	bls.n	8006ba6 <USB_SetTurnaroundTime+0xae>
 8006b98:	68bb      	ldr	r3, [r7, #8]
 8006b9a:	4a25      	ldr	r2, [pc, #148]	; (8006c30 <USB_SetTurnaroundTime+0x138>)
 8006b9c:	4293      	cmp	r3, r2
 8006b9e:	d202      	bcs.n	8006ba6 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8006ba0:	2309      	movs	r3, #9
 8006ba2:	617b      	str	r3, [r7, #20]
 8006ba4:	e020      	b.n	8006be8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8006ba6:	68bb      	ldr	r3, [r7, #8]
 8006ba8:	4a21      	ldr	r2, [pc, #132]	; (8006c30 <USB_SetTurnaroundTime+0x138>)
 8006baa:	4293      	cmp	r3, r2
 8006bac:	d306      	bcc.n	8006bbc <USB_SetTurnaroundTime+0xc4>
 8006bae:	68bb      	ldr	r3, [r7, #8]
 8006bb0:	4a20      	ldr	r2, [pc, #128]	; (8006c34 <USB_SetTurnaroundTime+0x13c>)
 8006bb2:	4293      	cmp	r3, r2
 8006bb4:	d802      	bhi.n	8006bbc <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8006bb6:	2308      	movs	r3, #8
 8006bb8:	617b      	str	r3, [r7, #20]
 8006bba:	e015      	b.n	8006be8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8006bbc:	68bb      	ldr	r3, [r7, #8]
 8006bbe:	4a1d      	ldr	r2, [pc, #116]	; (8006c34 <USB_SetTurnaroundTime+0x13c>)
 8006bc0:	4293      	cmp	r3, r2
 8006bc2:	d906      	bls.n	8006bd2 <USB_SetTurnaroundTime+0xda>
 8006bc4:	68bb      	ldr	r3, [r7, #8]
 8006bc6:	4a1c      	ldr	r2, [pc, #112]	; (8006c38 <USB_SetTurnaroundTime+0x140>)
 8006bc8:	4293      	cmp	r3, r2
 8006bca:	d202      	bcs.n	8006bd2 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8006bcc:	2307      	movs	r3, #7
 8006bce:	617b      	str	r3, [r7, #20]
 8006bd0:	e00a      	b.n	8006be8 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8006bd2:	2306      	movs	r3, #6
 8006bd4:	617b      	str	r3, [r7, #20]
 8006bd6:	e007      	b.n	8006be8 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8006bd8:	79fb      	ldrb	r3, [r7, #7]
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d102      	bne.n	8006be4 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8006bde:	2309      	movs	r3, #9
 8006be0:	617b      	str	r3, [r7, #20]
 8006be2:	e001      	b.n	8006be8 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8006be4:	2309      	movs	r3, #9
 8006be6:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	68db      	ldr	r3, [r3, #12]
 8006bec:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	68da      	ldr	r2, [r3, #12]
 8006bf8:	697b      	ldr	r3, [r7, #20]
 8006bfa:	029b      	lsls	r3, r3, #10
 8006bfc:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8006c00:	431a      	orrs	r2, r3
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006c06:	2300      	movs	r3, #0
}
 8006c08:	4618      	mov	r0, r3
 8006c0a:	371c      	adds	r7, #28
 8006c0c:	46bd      	mov	sp, r7
 8006c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c12:	4770      	bx	lr
 8006c14:	00d8acbf 	.word	0x00d8acbf
 8006c18:	00e4e1c0 	.word	0x00e4e1c0
 8006c1c:	00f42400 	.word	0x00f42400
 8006c20:	01067380 	.word	0x01067380
 8006c24:	011a499f 	.word	0x011a499f
 8006c28:	01312cff 	.word	0x01312cff
 8006c2c:	014ca43f 	.word	0x014ca43f
 8006c30:	016e3600 	.word	0x016e3600
 8006c34:	01a6ab1f 	.word	0x01a6ab1f
 8006c38:	01e84800 	.word	0x01e84800

08006c3c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006c3c:	b480      	push	{r7}
 8006c3e:	b083      	sub	sp, #12
 8006c40:	af00      	add	r7, sp, #0
 8006c42:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	689b      	ldr	r3, [r3, #8]
 8006c48:	f043 0201 	orr.w	r2, r3, #1
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006c50:	2300      	movs	r3, #0
}
 8006c52:	4618      	mov	r0, r3
 8006c54:	370c      	adds	r7, #12
 8006c56:	46bd      	mov	sp, r7
 8006c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c5c:	4770      	bx	lr

08006c5e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006c5e:	b480      	push	{r7}
 8006c60:	b083      	sub	sp, #12
 8006c62:	af00      	add	r7, sp, #0
 8006c64:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	689b      	ldr	r3, [r3, #8]
 8006c6a:	f023 0201 	bic.w	r2, r3, #1
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006c72:	2300      	movs	r3, #0
}
 8006c74:	4618      	mov	r0, r3
 8006c76:	370c      	adds	r7, #12
 8006c78:	46bd      	mov	sp, r7
 8006c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c7e:	4770      	bx	lr

08006c80 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8006c80:	b580      	push	{r7, lr}
 8006c82:	b084      	sub	sp, #16
 8006c84:	af00      	add	r7, sp, #0
 8006c86:	6078      	str	r0, [r7, #4]
 8006c88:	460b      	mov	r3, r1
 8006c8a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8006c8c:	2300      	movs	r3, #0
 8006c8e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	68db      	ldr	r3, [r3, #12]
 8006c94:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006c9c:	78fb      	ldrb	r3, [r7, #3]
 8006c9e:	2b01      	cmp	r3, #1
 8006ca0:	d115      	bne.n	8006cce <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	68db      	ldr	r3, [r3, #12]
 8006ca6:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8006cae:	2001      	movs	r0, #1
 8006cb0:	f7fb f9da 	bl	8002068 <HAL_Delay>
      ms++;
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	3301      	adds	r3, #1
 8006cb8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8006cba:	6878      	ldr	r0, [r7, #4]
 8006cbc:	f001 fa45 	bl	800814a <USB_GetMode>
 8006cc0:	4603      	mov	r3, r0
 8006cc2:	2b01      	cmp	r3, #1
 8006cc4:	d01e      	beq.n	8006d04 <USB_SetCurrentMode+0x84>
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	2b31      	cmp	r3, #49	; 0x31
 8006cca:	d9f0      	bls.n	8006cae <USB_SetCurrentMode+0x2e>
 8006ccc:	e01a      	b.n	8006d04 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8006cce:	78fb      	ldrb	r3, [r7, #3]
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d115      	bne.n	8006d00 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	68db      	ldr	r3, [r3, #12]
 8006cd8:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8006ce0:	2001      	movs	r0, #1
 8006ce2:	f7fb f9c1 	bl	8002068 <HAL_Delay>
      ms++;
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	3301      	adds	r3, #1
 8006cea:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8006cec:	6878      	ldr	r0, [r7, #4]
 8006cee:	f001 fa2c 	bl	800814a <USB_GetMode>
 8006cf2:	4603      	mov	r3, r0
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d005      	beq.n	8006d04 <USB_SetCurrentMode+0x84>
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	2b31      	cmp	r3, #49	; 0x31
 8006cfc:	d9f0      	bls.n	8006ce0 <USB_SetCurrentMode+0x60>
 8006cfe:	e001      	b.n	8006d04 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8006d00:	2301      	movs	r3, #1
 8006d02:	e005      	b.n	8006d10 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	2b32      	cmp	r3, #50	; 0x32
 8006d08:	d101      	bne.n	8006d0e <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8006d0a:	2301      	movs	r3, #1
 8006d0c:	e000      	b.n	8006d10 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8006d0e:	2300      	movs	r3, #0
}
 8006d10:	4618      	mov	r0, r3
 8006d12:	3710      	adds	r7, #16
 8006d14:	46bd      	mov	sp, r7
 8006d16:	bd80      	pop	{r7, pc}

08006d18 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006d18:	b084      	sub	sp, #16
 8006d1a:	b580      	push	{r7, lr}
 8006d1c:	b086      	sub	sp, #24
 8006d1e:	af00      	add	r7, sp, #0
 8006d20:	6078      	str	r0, [r7, #4]
 8006d22:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8006d26:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8006d2a:	2300      	movs	r3, #0
 8006d2c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8006d32:	2300      	movs	r3, #0
 8006d34:	613b      	str	r3, [r7, #16]
 8006d36:	e009      	b.n	8006d4c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8006d38:	687a      	ldr	r2, [r7, #4]
 8006d3a:	693b      	ldr	r3, [r7, #16]
 8006d3c:	3340      	adds	r3, #64	; 0x40
 8006d3e:	009b      	lsls	r3, r3, #2
 8006d40:	4413      	add	r3, r2
 8006d42:	2200      	movs	r2, #0
 8006d44:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8006d46:	693b      	ldr	r3, [r7, #16]
 8006d48:	3301      	adds	r3, #1
 8006d4a:	613b      	str	r3, [r7, #16]
 8006d4c:	693b      	ldr	r3, [r7, #16]
 8006d4e:	2b0e      	cmp	r3, #14
 8006d50:	d9f2      	bls.n	8006d38 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8006d52:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	d11c      	bne.n	8006d92 <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006d5e:	685b      	ldr	r3, [r3, #4]
 8006d60:	68fa      	ldr	r2, [r7, #12]
 8006d62:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006d66:	f043 0302 	orr.w	r3, r3, #2
 8006d6a:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d70:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d7c:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d88:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	639a      	str	r2, [r3, #56]	; 0x38
 8006d90:	e00b      	b.n	8006daa <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d96:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006da2:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8006db0:	461a      	mov	r2, r3
 8006db2:	2300      	movs	r3, #0
 8006db4:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006dbc:	4619      	mov	r1, r3
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006dc4:	461a      	mov	r2, r3
 8006dc6:	680b      	ldr	r3, [r1, #0]
 8006dc8:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006dca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006dcc:	2b01      	cmp	r3, #1
 8006dce:	d10c      	bne.n	8006dea <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8006dd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d104      	bne.n	8006de0 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8006dd6:	2100      	movs	r1, #0
 8006dd8:	6878      	ldr	r0, [r7, #4]
 8006dda:	f000 f965 	bl	80070a8 <USB_SetDevSpeed>
 8006dde:	e008      	b.n	8006df2 <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8006de0:	2101      	movs	r1, #1
 8006de2:	6878      	ldr	r0, [r7, #4]
 8006de4:	f000 f960 	bl	80070a8 <USB_SetDevSpeed>
 8006de8:	e003      	b.n	8006df2 <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8006dea:	2103      	movs	r1, #3
 8006dec:	6878      	ldr	r0, [r7, #4]
 8006dee:	f000 f95b 	bl	80070a8 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006df2:	2110      	movs	r1, #16
 8006df4:	6878      	ldr	r0, [r7, #4]
 8006df6:	f000 f8f3 	bl	8006fe0 <USB_FlushTxFifo>
 8006dfa:	4603      	mov	r3, r0
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d001      	beq.n	8006e04 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 8006e00:	2301      	movs	r3, #1
 8006e02:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006e04:	6878      	ldr	r0, [r7, #4]
 8006e06:	f000 f91f 	bl	8007048 <USB_FlushRxFifo>
 8006e0a:	4603      	mov	r3, r0
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d001      	beq.n	8006e14 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8006e10:	2301      	movs	r3, #1
 8006e12:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006e1a:	461a      	mov	r2, r3
 8006e1c:	2300      	movs	r3, #0
 8006e1e:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006e26:	461a      	mov	r2, r3
 8006e28:	2300      	movs	r3, #0
 8006e2a:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006e32:	461a      	mov	r2, r3
 8006e34:	2300      	movs	r3, #0
 8006e36:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006e38:	2300      	movs	r3, #0
 8006e3a:	613b      	str	r3, [r7, #16]
 8006e3c:	e043      	b.n	8006ec6 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006e3e:	693b      	ldr	r3, [r7, #16]
 8006e40:	015a      	lsls	r2, r3, #5
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	4413      	add	r3, r2
 8006e46:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006e50:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006e54:	d118      	bne.n	8006e88 <USB_DevInit+0x170>
    {
      if (i == 0U)
 8006e56:	693b      	ldr	r3, [r7, #16]
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d10a      	bne.n	8006e72 <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8006e5c:	693b      	ldr	r3, [r7, #16]
 8006e5e:	015a      	lsls	r2, r3, #5
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	4413      	add	r3, r2
 8006e64:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006e68:	461a      	mov	r2, r3
 8006e6a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8006e6e:	6013      	str	r3, [r2, #0]
 8006e70:	e013      	b.n	8006e9a <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8006e72:	693b      	ldr	r3, [r7, #16]
 8006e74:	015a      	lsls	r2, r3, #5
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	4413      	add	r3, r2
 8006e7a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006e7e:	461a      	mov	r2, r3
 8006e80:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8006e84:	6013      	str	r3, [r2, #0]
 8006e86:	e008      	b.n	8006e9a <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8006e88:	693b      	ldr	r3, [r7, #16]
 8006e8a:	015a      	lsls	r2, r3, #5
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	4413      	add	r3, r2
 8006e90:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006e94:	461a      	mov	r2, r3
 8006e96:	2300      	movs	r3, #0
 8006e98:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8006e9a:	693b      	ldr	r3, [r7, #16]
 8006e9c:	015a      	lsls	r2, r3, #5
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	4413      	add	r3, r2
 8006ea2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006ea6:	461a      	mov	r2, r3
 8006ea8:	2300      	movs	r3, #0
 8006eaa:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8006eac:	693b      	ldr	r3, [r7, #16]
 8006eae:	015a      	lsls	r2, r3, #5
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	4413      	add	r3, r2
 8006eb4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006eb8:	461a      	mov	r2, r3
 8006eba:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8006ebe:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006ec0:	693b      	ldr	r3, [r7, #16]
 8006ec2:	3301      	adds	r3, #1
 8006ec4:	613b      	str	r3, [r7, #16]
 8006ec6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ec8:	693a      	ldr	r2, [r7, #16]
 8006eca:	429a      	cmp	r2, r3
 8006ecc:	d3b7      	bcc.n	8006e3e <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006ece:	2300      	movs	r3, #0
 8006ed0:	613b      	str	r3, [r7, #16]
 8006ed2:	e043      	b.n	8006f5c <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006ed4:	693b      	ldr	r3, [r7, #16]
 8006ed6:	015a      	lsls	r2, r3, #5
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	4413      	add	r3, r2
 8006edc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006ee6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006eea:	d118      	bne.n	8006f1e <USB_DevInit+0x206>
    {
      if (i == 0U)
 8006eec:	693b      	ldr	r3, [r7, #16]
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d10a      	bne.n	8006f08 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8006ef2:	693b      	ldr	r3, [r7, #16]
 8006ef4:	015a      	lsls	r2, r3, #5
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	4413      	add	r3, r2
 8006efa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006efe:	461a      	mov	r2, r3
 8006f00:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8006f04:	6013      	str	r3, [r2, #0]
 8006f06:	e013      	b.n	8006f30 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8006f08:	693b      	ldr	r3, [r7, #16]
 8006f0a:	015a      	lsls	r2, r3, #5
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	4413      	add	r3, r2
 8006f10:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006f14:	461a      	mov	r2, r3
 8006f16:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8006f1a:	6013      	str	r3, [r2, #0]
 8006f1c:	e008      	b.n	8006f30 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8006f1e:	693b      	ldr	r3, [r7, #16]
 8006f20:	015a      	lsls	r2, r3, #5
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	4413      	add	r3, r2
 8006f26:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006f2a:	461a      	mov	r2, r3
 8006f2c:	2300      	movs	r3, #0
 8006f2e:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8006f30:	693b      	ldr	r3, [r7, #16]
 8006f32:	015a      	lsls	r2, r3, #5
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	4413      	add	r3, r2
 8006f38:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006f3c:	461a      	mov	r2, r3
 8006f3e:	2300      	movs	r3, #0
 8006f40:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8006f42:	693b      	ldr	r3, [r7, #16]
 8006f44:	015a      	lsls	r2, r3, #5
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	4413      	add	r3, r2
 8006f4a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006f4e:	461a      	mov	r2, r3
 8006f50:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8006f54:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006f56:	693b      	ldr	r3, [r7, #16]
 8006f58:	3301      	adds	r3, #1
 8006f5a:	613b      	str	r3, [r7, #16]
 8006f5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f5e:	693a      	ldr	r2, [r7, #16]
 8006f60:	429a      	cmp	r2, r3
 8006f62:	d3b7      	bcc.n	8006ed4 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006f6a:	691b      	ldr	r3, [r3, #16]
 8006f6c:	68fa      	ldr	r2, [r7, #12]
 8006f6e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006f72:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006f76:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	2200      	movs	r2, #0
 8006f7c:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8006f84:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8006f86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	d105      	bne.n	8006f98 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	699b      	ldr	r3, [r3, #24]
 8006f90:	f043 0210 	orr.w	r2, r3, #16
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	699a      	ldr	r2, [r3, #24]
 8006f9c:	4b0f      	ldr	r3, [pc, #60]	; (8006fdc <USB_DevInit+0x2c4>)
 8006f9e:	4313      	orrs	r3, r2
 8006fa0:	687a      	ldr	r2, [r7, #4]
 8006fa2:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8006fa4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d005      	beq.n	8006fb6 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	699b      	ldr	r3, [r3, #24]
 8006fae:	f043 0208 	orr.w	r2, r3, #8
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8006fb6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006fb8:	2b01      	cmp	r3, #1
 8006fba:	d107      	bne.n	8006fcc <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	699b      	ldr	r3, [r3, #24]
 8006fc0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006fc4:	f043 0304 	orr.w	r3, r3, #4
 8006fc8:	687a      	ldr	r2, [r7, #4]
 8006fca:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8006fcc:	7dfb      	ldrb	r3, [r7, #23]
}
 8006fce:	4618      	mov	r0, r3
 8006fd0:	3718      	adds	r7, #24
 8006fd2:	46bd      	mov	sp, r7
 8006fd4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006fd8:	b004      	add	sp, #16
 8006fda:	4770      	bx	lr
 8006fdc:	803c3800 	.word	0x803c3800

08006fe0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006fe0:	b480      	push	{r7}
 8006fe2:	b085      	sub	sp, #20
 8006fe4:	af00      	add	r7, sp, #0
 8006fe6:	6078      	str	r0, [r7, #4]
 8006fe8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006fea:	2300      	movs	r3, #0
 8006fec:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	3301      	adds	r3, #1
 8006ff2:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	4a13      	ldr	r2, [pc, #76]	; (8007044 <USB_FlushTxFifo+0x64>)
 8006ff8:	4293      	cmp	r3, r2
 8006ffa:	d901      	bls.n	8007000 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8006ffc:	2303      	movs	r3, #3
 8006ffe:	e01b      	b.n	8007038 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	691b      	ldr	r3, [r3, #16]
 8007004:	2b00      	cmp	r3, #0
 8007006:	daf2      	bge.n	8006fee <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8007008:	2300      	movs	r3, #0
 800700a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800700c:	683b      	ldr	r3, [r7, #0]
 800700e:	019b      	lsls	r3, r3, #6
 8007010:	f043 0220 	orr.w	r2, r3, #32
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	3301      	adds	r3, #1
 800701c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	4a08      	ldr	r2, [pc, #32]	; (8007044 <USB_FlushTxFifo+0x64>)
 8007022:	4293      	cmp	r3, r2
 8007024:	d901      	bls.n	800702a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8007026:	2303      	movs	r3, #3
 8007028:	e006      	b.n	8007038 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	691b      	ldr	r3, [r3, #16]
 800702e:	f003 0320 	and.w	r3, r3, #32
 8007032:	2b20      	cmp	r3, #32
 8007034:	d0f0      	beq.n	8007018 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8007036:	2300      	movs	r3, #0
}
 8007038:	4618      	mov	r0, r3
 800703a:	3714      	adds	r7, #20
 800703c:	46bd      	mov	sp, r7
 800703e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007042:	4770      	bx	lr
 8007044:	00030d40 	.word	0x00030d40

08007048 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007048:	b480      	push	{r7}
 800704a:	b085      	sub	sp, #20
 800704c:	af00      	add	r7, sp, #0
 800704e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007050:	2300      	movs	r3, #0
 8007052:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	3301      	adds	r3, #1
 8007058:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	4a11      	ldr	r2, [pc, #68]	; (80070a4 <USB_FlushRxFifo+0x5c>)
 800705e:	4293      	cmp	r3, r2
 8007060:	d901      	bls.n	8007066 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8007062:	2303      	movs	r3, #3
 8007064:	e018      	b.n	8007098 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	691b      	ldr	r3, [r3, #16]
 800706a:	2b00      	cmp	r3, #0
 800706c:	daf2      	bge.n	8007054 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800706e:	2300      	movs	r3, #0
 8007070:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	2210      	movs	r2, #16
 8007076:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	3301      	adds	r3, #1
 800707c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	4a08      	ldr	r2, [pc, #32]	; (80070a4 <USB_FlushRxFifo+0x5c>)
 8007082:	4293      	cmp	r3, r2
 8007084:	d901      	bls.n	800708a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8007086:	2303      	movs	r3, #3
 8007088:	e006      	b.n	8007098 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	691b      	ldr	r3, [r3, #16]
 800708e:	f003 0310 	and.w	r3, r3, #16
 8007092:	2b10      	cmp	r3, #16
 8007094:	d0f0      	beq.n	8007078 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8007096:	2300      	movs	r3, #0
}
 8007098:	4618      	mov	r0, r3
 800709a:	3714      	adds	r7, #20
 800709c:	46bd      	mov	sp, r7
 800709e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070a2:	4770      	bx	lr
 80070a4:	00030d40 	.word	0x00030d40

080070a8 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80070a8:	b480      	push	{r7}
 80070aa:	b085      	sub	sp, #20
 80070ac:	af00      	add	r7, sp, #0
 80070ae:	6078      	str	r0, [r7, #4]
 80070b0:	460b      	mov	r3, r1
 80070b2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80070be:	681a      	ldr	r2, [r3, #0]
 80070c0:	78fb      	ldrb	r3, [r7, #3]
 80070c2:	68f9      	ldr	r1, [r7, #12]
 80070c4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80070c8:	4313      	orrs	r3, r2
 80070ca:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80070cc:	2300      	movs	r3, #0
}
 80070ce:	4618      	mov	r0, r3
 80070d0:	3714      	adds	r7, #20
 80070d2:	46bd      	mov	sp, r7
 80070d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070d8:	4770      	bx	lr

080070da <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 80070da:	b480      	push	{r7}
 80070dc:	b087      	sub	sp, #28
 80070de:	af00      	add	r7, sp, #0
 80070e0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80070e6:	693b      	ldr	r3, [r7, #16]
 80070e8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80070ec:	689b      	ldr	r3, [r3, #8]
 80070ee:	f003 0306 	and.w	r3, r3, #6
 80070f2:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	d102      	bne.n	8007100 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 80070fa:	2300      	movs	r3, #0
 80070fc:	75fb      	strb	r3, [r7, #23]
 80070fe:	e00a      	b.n	8007116 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	2b02      	cmp	r3, #2
 8007104:	d002      	beq.n	800710c <USB_GetDevSpeed+0x32>
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	2b06      	cmp	r3, #6
 800710a:	d102      	bne.n	8007112 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800710c:	2302      	movs	r3, #2
 800710e:	75fb      	strb	r3, [r7, #23]
 8007110:	e001      	b.n	8007116 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8007112:	230f      	movs	r3, #15
 8007114:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8007116:	7dfb      	ldrb	r3, [r7, #23]
}
 8007118:	4618      	mov	r0, r3
 800711a:	371c      	adds	r7, #28
 800711c:	46bd      	mov	sp, r7
 800711e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007122:	4770      	bx	lr

08007124 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007124:	b480      	push	{r7}
 8007126:	b085      	sub	sp, #20
 8007128:	af00      	add	r7, sp, #0
 800712a:	6078      	str	r0, [r7, #4]
 800712c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007132:	683b      	ldr	r3, [r7, #0]
 8007134:	781b      	ldrb	r3, [r3, #0]
 8007136:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007138:	683b      	ldr	r3, [r7, #0]
 800713a:	785b      	ldrb	r3, [r3, #1]
 800713c:	2b01      	cmp	r3, #1
 800713e:	d13a      	bne.n	80071b6 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007146:	69da      	ldr	r2, [r3, #28]
 8007148:	683b      	ldr	r3, [r7, #0]
 800714a:	781b      	ldrb	r3, [r3, #0]
 800714c:	f003 030f 	and.w	r3, r3, #15
 8007150:	2101      	movs	r1, #1
 8007152:	fa01 f303 	lsl.w	r3, r1, r3
 8007156:	b29b      	uxth	r3, r3
 8007158:	68f9      	ldr	r1, [r7, #12]
 800715a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800715e:	4313      	orrs	r3, r2
 8007160:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8007162:	68bb      	ldr	r3, [r7, #8]
 8007164:	015a      	lsls	r2, r3, #5
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	4413      	add	r3, r2
 800716a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007174:	2b00      	cmp	r3, #0
 8007176:	d155      	bne.n	8007224 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007178:	68bb      	ldr	r3, [r7, #8]
 800717a:	015a      	lsls	r2, r3, #5
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	4413      	add	r3, r2
 8007180:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007184:	681a      	ldr	r2, [r3, #0]
 8007186:	683b      	ldr	r3, [r7, #0]
 8007188:	68db      	ldr	r3, [r3, #12]
 800718a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800718e:	683b      	ldr	r3, [r7, #0]
 8007190:	791b      	ldrb	r3, [r3, #4]
 8007192:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007194:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8007196:	68bb      	ldr	r3, [r7, #8]
 8007198:	059b      	lsls	r3, r3, #22
 800719a:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800719c:	4313      	orrs	r3, r2
 800719e:	68ba      	ldr	r2, [r7, #8]
 80071a0:	0151      	lsls	r1, r2, #5
 80071a2:	68fa      	ldr	r2, [r7, #12]
 80071a4:	440a      	add	r2, r1
 80071a6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80071aa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80071ae:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80071b2:	6013      	str	r3, [r2, #0]
 80071b4:	e036      	b.n	8007224 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80071bc:	69da      	ldr	r2, [r3, #28]
 80071be:	683b      	ldr	r3, [r7, #0]
 80071c0:	781b      	ldrb	r3, [r3, #0]
 80071c2:	f003 030f 	and.w	r3, r3, #15
 80071c6:	2101      	movs	r1, #1
 80071c8:	fa01 f303 	lsl.w	r3, r1, r3
 80071cc:	041b      	lsls	r3, r3, #16
 80071ce:	68f9      	ldr	r1, [r7, #12]
 80071d0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80071d4:	4313      	orrs	r3, r2
 80071d6:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80071d8:	68bb      	ldr	r3, [r7, #8]
 80071da:	015a      	lsls	r2, r3, #5
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	4413      	add	r3, r2
 80071e0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d11a      	bne.n	8007224 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80071ee:	68bb      	ldr	r3, [r7, #8]
 80071f0:	015a      	lsls	r2, r3, #5
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	4413      	add	r3, r2
 80071f6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80071fa:	681a      	ldr	r2, [r3, #0]
 80071fc:	683b      	ldr	r3, [r7, #0]
 80071fe:	68db      	ldr	r3, [r3, #12]
 8007200:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8007204:	683b      	ldr	r3, [r7, #0]
 8007206:	791b      	ldrb	r3, [r3, #4]
 8007208:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800720a:	430b      	orrs	r3, r1
 800720c:	4313      	orrs	r3, r2
 800720e:	68ba      	ldr	r2, [r7, #8]
 8007210:	0151      	lsls	r1, r2, #5
 8007212:	68fa      	ldr	r2, [r7, #12]
 8007214:	440a      	add	r2, r1
 8007216:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800721a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800721e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007222:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8007224:	2300      	movs	r3, #0
}
 8007226:	4618      	mov	r0, r3
 8007228:	3714      	adds	r7, #20
 800722a:	46bd      	mov	sp, r7
 800722c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007230:	4770      	bx	lr
	...

08007234 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007234:	b480      	push	{r7}
 8007236:	b085      	sub	sp, #20
 8007238:	af00      	add	r7, sp, #0
 800723a:	6078      	str	r0, [r7, #4]
 800723c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007242:	683b      	ldr	r3, [r7, #0]
 8007244:	781b      	ldrb	r3, [r3, #0]
 8007246:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8007248:	683b      	ldr	r3, [r7, #0]
 800724a:	785b      	ldrb	r3, [r3, #1]
 800724c:	2b01      	cmp	r3, #1
 800724e:	d161      	bne.n	8007314 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007250:	68bb      	ldr	r3, [r7, #8]
 8007252:	015a      	lsls	r2, r3, #5
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	4413      	add	r3, r2
 8007258:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007262:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007266:	d11f      	bne.n	80072a8 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8007268:	68bb      	ldr	r3, [r7, #8]
 800726a:	015a      	lsls	r2, r3, #5
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	4413      	add	r3, r2
 8007270:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	68ba      	ldr	r2, [r7, #8]
 8007278:	0151      	lsls	r1, r2, #5
 800727a:	68fa      	ldr	r2, [r7, #12]
 800727c:	440a      	add	r2, r1
 800727e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007282:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8007286:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8007288:	68bb      	ldr	r3, [r7, #8]
 800728a:	015a      	lsls	r2, r3, #5
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	4413      	add	r3, r2
 8007290:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	68ba      	ldr	r2, [r7, #8]
 8007298:	0151      	lsls	r1, r2, #5
 800729a:	68fa      	ldr	r2, [r7, #12]
 800729c:	440a      	add	r2, r1
 800729e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80072a2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80072a6:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80072ae:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80072b0:	683b      	ldr	r3, [r7, #0]
 80072b2:	781b      	ldrb	r3, [r3, #0]
 80072b4:	f003 030f 	and.w	r3, r3, #15
 80072b8:	2101      	movs	r1, #1
 80072ba:	fa01 f303 	lsl.w	r3, r1, r3
 80072be:	b29b      	uxth	r3, r3
 80072c0:	43db      	mvns	r3, r3
 80072c2:	68f9      	ldr	r1, [r7, #12]
 80072c4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80072c8:	4013      	ands	r3, r2
 80072ca:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80072d2:	69da      	ldr	r2, [r3, #28]
 80072d4:	683b      	ldr	r3, [r7, #0]
 80072d6:	781b      	ldrb	r3, [r3, #0]
 80072d8:	f003 030f 	and.w	r3, r3, #15
 80072dc:	2101      	movs	r1, #1
 80072de:	fa01 f303 	lsl.w	r3, r1, r3
 80072e2:	b29b      	uxth	r3, r3
 80072e4:	43db      	mvns	r3, r3
 80072e6:	68f9      	ldr	r1, [r7, #12]
 80072e8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80072ec:	4013      	ands	r3, r2
 80072ee:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80072f0:	68bb      	ldr	r3, [r7, #8]
 80072f2:	015a      	lsls	r2, r3, #5
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	4413      	add	r3, r2
 80072f8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80072fc:	681a      	ldr	r2, [r3, #0]
 80072fe:	68bb      	ldr	r3, [r7, #8]
 8007300:	0159      	lsls	r1, r3, #5
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	440b      	add	r3, r1
 8007306:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800730a:	4619      	mov	r1, r3
 800730c:	4b35      	ldr	r3, [pc, #212]	; (80073e4 <USB_DeactivateEndpoint+0x1b0>)
 800730e:	4013      	ands	r3, r2
 8007310:	600b      	str	r3, [r1, #0]
 8007312:	e060      	b.n	80073d6 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007314:	68bb      	ldr	r3, [r7, #8]
 8007316:	015a      	lsls	r2, r3, #5
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	4413      	add	r3, r2
 800731c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007326:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800732a:	d11f      	bne.n	800736c <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800732c:	68bb      	ldr	r3, [r7, #8]
 800732e:	015a      	lsls	r2, r3, #5
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	4413      	add	r3, r2
 8007334:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	68ba      	ldr	r2, [r7, #8]
 800733c:	0151      	lsls	r1, r2, #5
 800733e:	68fa      	ldr	r2, [r7, #12]
 8007340:	440a      	add	r2, r1
 8007342:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007346:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800734a:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800734c:	68bb      	ldr	r3, [r7, #8]
 800734e:	015a      	lsls	r2, r3, #5
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	4413      	add	r3, r2
 8007354:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	68ba      	ldr	r2, [r7, #8]
 800735c:	0151      	lsls	r1, r2, #5
 800735e:	68fa      	ldr	r2, [r7, #12]
 8007360:	440a      	add	r2, r1
 8007362:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007366:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800736a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007372:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007374:	683b      	ldr	r3, [r7, #0]
 8007376:	781b      	ldrb	r3, [r3, #0]
 8007378:	f003 030f 	and.w	r3, r3, #15
 800737c:	2101      	movs	r1, #1
 800737e:	fa01 f303 	lsl.w	r3, r1, r3
 8007382:	041b      	lsls	r3, r3, #16
 8007384:	43db      	mvns	r3, r3
 8007386:	68f9      	ldr	r1, [r7, #12]
 8007388:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800738c:	4013      	ands	r3, r2
 800738e:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007396:	69da      	ldr	r2, [r3, #28]
 8007398:	683b      	ldr	r3, [r7, #0]
 800739a:	781b      	ldrb	r3, [r3, #0]
 800739c:	f003 030f 	and.w	r3, r3, #15
 80073a0:	2101      	movs	r1, #1
 80073a2:	fa01 f303 	lsl.w	r3, r1, r3
 80073a6:	041b      	lsls	r3, r3, #16
 80073a8:	43db      	mvns	r3, r3
 80073aa:	68f9      	ldr	r1, [r7, #12]
 80073ac:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80073b0:	4013      	ands	r3, r2
 80073b2:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 80073b4:	68bb      	ldr	r3, [r7, #8]
 80073b6:	015a      	lsls	r2, r3, #5
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	4413      	add	r3, r2
 80073bc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80073c0:	681a      	ldr	r2, [r3, #0]
 80073c2:	68bb      	ldr	r3, [r7, #8]
 80073c4:	0159      	lsls	r1, r3, #5
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	440b      	add	r3, r1
 80073ca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80073ce:	4619      	mov	r1, r3
 80073d0:	4b05      	ldr	r3, [pc, #20]	; (80073e8 <USB_DeactivateEndpoint+0x1b4>)
 80073d2:	4013      	ands	r3, r2
 80073d4:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80073d6:	2300      	movs	r3, #0
}
 80073d8:	4618      	mov	r0, r3
 80073da:	3714      	adds	r7, #20
 80073dc:	46bd      	mov	sp, r7
 80073de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073e2:	4770      	bx	lr
 80073e4:	ec337800 	.word	0xec337800
 80073e8:	eff37800 	.word	0xeff37800

080073ec <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80073ec:	b580      	push	{r7, lr}
 80073ee:	b08a      	sub	sp, #40	; 0x28
 80073f0:	af02      	add	r7, sp, #8
 80073f2:	60f8      	str	r0, [r7, #12]
 80073f4:	60b9      	str	r1, [r7, #8]
 80073f6:	4613      	mov	r3, r2
 80073f8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 80073fe:	68bb      	ldr	r3, [r7, #8]
 8007400:	781b      	ldrb	r3, [r3, #0]
 8007402:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007404:	68bb      	ldr	r3, [r7, #8]
 8007406:	785b      	ldrb	r3, [r3, #1]
 8007408:	2b01      	cmp	r3, #1
 800740a:	f040 815c 	bne.w	80076c6 <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800740e:	68bb      	ldr	r3, [r7, #8]
 8007410:	699b      	ldr	r3, [r3, #24]
 8007412:	2b00      	cmp	r3, #0
 8007414:	d132      	bne.n	800747c <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007416:	69bb      	ldr	r3, [r7, #24]
 8007418:	015a      	lsls	r2, r3, #5
 800741a:	69fb      	ldr	r3, [r7, #28]
 800741c:	4413      	add	r3, r2
 800741e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007422:	691b      	ldr	r3, [r3, #16]
 8007424:	69ba      	ldr	r2, [r7, #24]
 8007426:	0151      	lsls	r1, r2, #5
 8007428:	69fa      	ldr	r2, [r7, #28]
 800742a:	440a      	add	r2, r1
 800742c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007430:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8007434:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8007438:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800743a:	69bb      	ldr	r3, [r7, #24]
 800743c:	015a      	lsls	r2, r3, #5
 800743e:	69fb      	ldr	r3, [r7, #28]
 8007440:	4413      	add	r3, r2
 8007442:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007446:	691b      	ldr	r3, [r3, #16]
 8007448:	69ba      	ldr	r2, [r7, #24]
 800744a:	0151      	lsls	r1, r2, #5
 800744c:	69fa      	ldr	r2, [r7, #28]
 800744e:	440a      	add	r2, r1
 8007450:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007454:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007458:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800745a:	69bb      	ldr	r3, [r7, #24]
 800745c:	015a      	lsls	r2, r3, #5
 800745e:	69fb      	ldr	r3, [r7, #28]
 8007460:	4413      	add	r3, r2
 8007462:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007466:	691b      	ldr	r3, [r3, #16]
 8007468:	69ba      	ldr	r2, [r7, #24]
 800746a:	0151      	lsls	r1, r2, #5
 800746c:	69fa      	ldr	r2, [r7, #28]
 800746e:	440a      	add	r2, r1
 8007470:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007474:	0cdb      	lsrs	r3, r3, #19
 8007476:	04db      	lsls	r3, r3, #19
 8007478:	6113      	str	r3, [r2, #16]
 800747a:	e074      	b.n	8007566 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800747c:	69bb      	ldr	r3, [r7, #24]
 800747e:	015a      	lsls	r2, r3, #5
 8007480:	69fb      	ldr	r3, [r7, #28]
 8007482:	4413      	add	r3, r2
 8007484:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007488:	691b      	ldr	r3, [r3, #16]
 800748a:	69ba      	ldr	r2, [r7, #24]
 800748c:	0151      	lsls	r1, r2, #5
 800748e:	69fa      	ldr	r2, [r7, #28]
 8007490:	440a      	add	r2, r1
 8007492:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007496:	0cdb      	lsrs	r3, r3, #19
 8007498:	04db      	lsls	r3, r3, #19
 800749a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800749c:	69bb      	ldr	r3, [r7, #24]
 800749e:	015a      	lsls	r2, r3, #5
 80074a0:	69fb      	ldr	r3, [r7, #28]
 80074a2:	4413      	add	r3, r2
 80074a4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80074a8:	691b      	ldr	r3, [r3, #16]
 80074aa:	69ba      	ldr	r2, [r7, #24]
 80074ac:	0151      	lsls	r1, r2, #5
 80074ae:	69fa      	ldr	r2, [r7, #28]
 80074b0:	440a      	add	r2, r1
 80074b2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80074b6:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80074ba:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80074be:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 80074c0:	69bb      	ldr	r3, [r7, #24]
 80074c2:	015a      	lsls	r2, r3, #5
 80074c4:	69fb      	ldr	r3, [r7, #28]
 80074c6:	4413      	add	r3, r2
 80074c8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80074cc:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 80074ce:	68bb      	ldr	r3, [r7, #8]
 80074d0:	6999      	ldr	r1, [r3, #24]
 80074d2:	68bb      	ldr	r3, [r7, #8]
 80074d4:	68db      	ldr	r3, [r3, #12]
 80074d6:	440b      	add	r3, r1
 80074d8:	1e59      	subs	r1, r3, #1
 80074da:	68bb      	ldr	r3, [r7, #8]
 80074dc:	68db      	ldr	r3, [r3, #12]
 80074de:	fbb1 f3f3 	udiv	r3, r1, r3
 80074e2:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 80074e4:	4b9d      	ldr	r3, [pc, #628]	; (800775c <USB_EPStartXfer+0x370>)
 80074e6:	400b      	ands	r3, r1
 80074e8:	69b9      	ldr	r1, [r7, #24]
 80074ea:	0148      	lsls	r0, r1, #5
 80074ec:	69f9      	ldr	r1, [r7, #28]
 80074ee:	4401      	add	r1, r0
 80074f0:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80074f4:	4313      	orrs	r3, r2
 80074f6:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80074f8:	69bb      	ldr	r3, [r7, #24]
 80074fa:	015a      	lsls	r2, r3, #5
 80074fc:	69fb      	ldr	r3, [r7, #28]
 80074fe:	4413      	add	r3, r2
 8007500:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007504:	691a      	ldr	r2, [r3, #16]
 8007506:	68bb      	ldr	r3, [r7, #8]
 8007508:	699b      	ldr	r3, [r3, #24]
 800750a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800750e:	69b9      	ldr	r1, [r7, #24]
 8007510:	0148      	lsls	r0, r1, #5
 8007512:	69f9      	ldr	r1, [r7, #28]
 8007514:	4401      	add	r1, r0
 8007516:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800751a:	4313      	orrs	r3, r2
 800751c:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800751e:	68bb      	ldr	r3, [r7, #8]
 8007520:	791b      	ldrb	r3, [r3, #4]
 8007522:	2b01      	cmp	r3, #1
 8007524:	d11f      	bne.n	8007566 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8007526:	69bb      	ldr	r3, [r7, #24]
 8007528:	015a      	lsls	r2, r3, #5
 800752a:	69fb      	ldr	r3, [r7, #28]
 800752c:	4413      	add	r3, r2
 800752e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007532:	691b      	ldr	r3, [r3, #16]
 8007534:	69ba      	ldr	r2, [r7, #24]
 8007536:	0151      	lsls	r1, r2, #5
 8007538:	69fa      	ldr	r2, [r7, #28]
 800753a:	440a      	add	r2, r1
 800753c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007540:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8007544:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8007546:	69bb      	ldr	r3, [r7, #24]
 8007548:	015a      	lsls	r2, r3, #5
 800754a:	69fb      	ldr	r3, [r7, #28]
 800754c:	4413      	add	r3, r2
 800754e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007552:	691b      	ldr	r3, [r3, #16]
 8007554:	69ba      	ldr	r2, [r7, #24]
 8007556:	0151      	lsls	r1, r2, #5
 8007558:	69fa      	ldr	r2, [r7, #28]
 800755a:	440a      	add	r2, r1
 800755c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007560:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8007564:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 8007566:	79fb      	ldrb	r3, [r7, #7]
 8007568:	2b01      	cmp	r3, #1
 800756a:	d14b      	bne.n	8007604 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800756c:	68bb      	ldr	r3, [r7, #8]
 800756e:	695b      	ldr	r3, [r3, #20]
 8007570:	2b00      	cmp	r3, #0
 8007572:	d009      	beq.n	8007588 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8007574:	69bb      	ldr	r3, [r7, #24]
 8007576:	015a      	lsls	r2, r3, #5
 8007578:	69fb      	ldr	r3, [r7, #28]
 800757a:	4413      	add	r3, r2
 800757c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007580:	461a      	mov	r2, r3
 8007582:	68bb      	ldr	r3, [r7, #8]
 8007584:	695b      	ldr	r3, [r3, #20]
 8007586:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8007588:	68bb      	ldr	r3, [r7, #8]
 800758a:	791b      	ldrb	r3, [r3, #4]
 800758c:	2b01      	cmp	r3, #1
 800758e:	d128      	bne.n	80075e2 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007590:	69fb      	ldr	r3, [r7, #28]
 8007592:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007596:	689b      	ldr	r3, [r3, #8]
 8007598:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800759c:	2b00      	cmp	r3, #0
 800759e:	d110      	bne.n	80075c2 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80075a0:	69bb      	ldr	r3, [r7, #24]
 80075a2:	015a      	lsls	r2, r3, #5
 80075a4:	69fb      	ldr	r3, [r7, #28]
 80075a6:	4413      	add	r3, r2
 80075a8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	69ba      	ldr	r2, [r7, #24]
 80075b0:	0151      	lsls	r1, r2, #5
 80075b2:	69fa      	ldr	r2, [r7, #28]
 80075b4:	440a      	add	r2, r1
 80075b6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80075ba:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80075be:	6013      	str	r3, [r2, #0]
 80075c0:	e00f      	b.n	80075e2 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80075c2:	69bb      	ldr	r3, [r7, #24]
 80075c4:	015a      	lsls	r2, r3, #5
 80075c6:	69fb      	ldr	r3, [r7, #28]
 80075c8:	4413      	add	r3, r2
 80075ca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	69ba      	ldr	r2, [r7, #24]
 80075d2:	0151      	lsls	r1, r2, #5
 80075d4:	69fa      	ldr	r2, [r7, #28]
 80075d6:	440a      	add	r2, r1
 80075d8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80075dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80075e0:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80075e2:	69bb      	ldr	r3, [r7, #24]
 80075e4:	015a      	lsls	r2, r3, #5
 80075e6:	69fb      	ldr	r3, [r7, #28]
 80075e8:	4413      	add	r3, r2
 80075ea:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	69ba      	ldr	r2, [r7, #24]
 80075f2:	0151      	lsls	r1, r2, #5
 80075f4:	69fa      	ldr	r2, [r7, #28]
 80075f6:	440a      	add	r2, r1
 80075f8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80075fc:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007600:	6013      	str	r3, [r2, #0]
 8007602:	e133      	b.n	800786c <USB_EPStartXfer+0x480>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007604:	69bb      	ldr	r3, [r7, #24]
 8007606:	015a      	lsls	r2, r3, #5
 8007608:	69fb      	ldr	r3, [r7, #28]
 800760a:	4413      	add	r3, r2
 800760c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	69ba      	ldr	r2, [r7, #24]
 8007614:	0151      	lsls	r1, r2, #5
 8007616:	69fa      	ldr	r2, [r7, #28]
 8007618:	440a      	add	r2, r1
 800761a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800761e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007622:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007624:	68bb      	ldr	r3, [r7, #8]
 8007626:	791b      	ldrb	r3, [r3, #4]
 8007628:	2b01      	cmp	r3, #1
 800762a:	d015      	beq.n	8007658 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800762c:	68bb      	ldr	r3, [r7, #8]
 800762e:	699b      	ldr	r3, [r3, #24]
 8007630:	2b00      	cmp	r3, #0
 8007632:	f000 811b 	beq.w	800786c <USB_EPStartXfer+0x480>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8007636:	69fb      	ldr	r3, [r7, #28]
 8007638:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800763c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800763e:	68bb      	ldr	r3, [r7, #8]
 8007640:	781b      	ldrb	r3, [r3, #0]
 8007642:	f003 030f 	and.w	r3, r3, #15
 8007646:	2101      	movs	r1, #1
 8007648:	fa01 f303 	lsl.w	r3, r1, r3
 800764c:	69f9      	ldr	r1, [r7, #28]
 800764e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007652:	4313      	orrs	r3, r2
 8007654:	634b      	str	r3, [r1, #52]	; 0x34
 8007656:	e109      	b.n	800786c <USB_EPStartXfer+0x480>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007658:	69fb      	ldr	r3, [r7, #28]
 800765a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800765e:	689b      	ldr	r3, [r3, #8]
 8007660:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007664:	2b00      	cmp	r3, #0
 8007666:	d110      	bne.n	800768a <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8007668:	69bb      	ldr	r3, [r7, #24]
 800766a:	015a      	lsls	r2, r3, #5
 800766c:	69fb      	ldr	r3, [r7, #28]
 800766e:	4413      	add	r3, r2
 8007670:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	69ba      	ldr	r2, [r7, #24]
 8007678:	0151      	lsls	r1, r2, #5
 800767a:	69fa      	ldr	r2, [r7, #28]
 800767c:	440a      	add	r2, r1
 800767e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007682:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8007686:	6013      	str	r3, [r2, #0]
 8007688:	e00f      	b.n	80076aa <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800768a:	69bb      	ldr	r3, [r7, #24]
 800768c:	015a      	lsls	r2, r3, #5
 800768e:	69fb      	ldr	r3, [r7, #28]
 8007690:	4413      	add	r3, r2
 8007692:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	69ba      	ldr	r2, [r7, #24]
 800769a:	0151      	lsls	r1, r2, #5
 800769c:	69fa      	ldr	r2, [r7, #28]
 800769e:	440a      	add	r2, r1
 80076a0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80076a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80076a8:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 80076aa:	68bb      	ldr	r3, [r7, #8]
 80076ac:	6919      	ldr	r1, [r3, #16]
 80076ae:	68bb      	ldr	r3, [r7, #8]
 80076b0:	781a      	ldrb	r2, [r3, #0]
 80076b2:	68bb      	ldr	r3, [r7, #8]
 80076b4:	699b      	ldr	r3, [r3, #24]
 80076b6:	b298      	uxth	r0, r3
 80076b8:	79fb      	ldrb	r3, [r7, #7]
 80076ba:	9300      	str	r3, [sp, #0]
 80076bc:	4603      	mov	r3, r0
 80076be:	68f8      	ldr	r0, [r7, #12]
 80076c0:	f000 fade 	bl	8007c80 <USB_WritePacket>
 80076c4:	e0d2      	b.n	800786c <USB_EPStartXfer+0x480>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80076c6:	69bb      	ldr	r3, [r7, #24]
 80076c8:	015a      	lsls	r2, r3, #5
 80076ca:	69fb      	ldr	r3, [r7, #28]
 80076cc:	4413      	add	r3, r2
 80076ce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80076d2:	691b      	ldr	r3, [r3, #16]
 80076d4:	69ba      	ldr	r2, [r7, #24]
 80076d6:	0151      	lsls	r1, r2, #5
 80076d8:	69fa      	ldr	r2, [r7, #28]
 80076da:	440a      	add	r2, r1
 80076dc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80076e0:	0cdb      	lsrs	r3, r3, #19
 80076e2:	04db      	lsls	r3, r3, #19
 80076e4:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80076e6:	69bb      	ldr	r3, [r7, #24]
 80076e8:	015a      	lsls	r2, r3, #5
 80076ea:	69fb      	ldr	r3, [r7, #28]
 80076ec:	4413      	add	r3, r2
 80076ee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80076f2:	691b      	ldr	r3, [r3, #16]
 80076f4:	69ba      	ldr	r2, [r7, #24]
 80076f6:	0151      	lsls	r1, r2, #5
 80076f8:	69fa      	ldr	r2, [r7, #28]
 80076fa:	440a      	add	r2, r1
 80076fc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007700:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8007704:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8007708:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 800770a:	68bb      	ldr	r3, [r7, #8]
 800770c:	699b      	ldr	r3, [r3, #24]
 800770e:	2b00      	cmp	r3, #0
 8007710:	d126      	bne.n	8007760 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8007712:	69bb      	ldr	r3, [r7, #24]
 8007714:	015a      	lsls	r2, r3, #5
 8007716:	69fb      	ldr	r3, [r7, #28]
 8007718:	4413      	add	r3, r2
 800771a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800771e:	691a      	ldr	r2, [r3, #16]
 8007720:	68bb      	ldr	r3, [r7, #8]
 8007722:	68db      	ldr	r3, [r3, #12]
 8007724:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007728:	69b9      	ldr	r1, [r7, #24]
 800772a:	0148      	lsls	r0, r1, #5
 800772c:	69f9      	ldr	r1, [r7, #28]
 800772e:	4401      	add	r1, r0
 8007730:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8007734:	4313      	orrs	r3, r2
 8007736:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007738:	69bb      	ldr	r3, [r7, #24]
 800773a:	015a      	lsls	r2, r3, #5
 800773c:	69fb      	ldr	r3, [r7, #28]
 800773e:	4413      	add	r3, r2
 8007740:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007744:	691b      	ldr	r3, [r3, #16]
 8007746:	69ba      	ldr	r2, [r7, #24]
 8007748:	0151      	lsls	r1, r2, #5
 800774a:	69fa      	ldr	r2, [r7, #28]
 800774c:	440a      	add	r2, r1
 800774e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007752:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007756:	6113      	str	r3, [r2, #16]
 8007758:	e03a      	b.n	80077d0 <USB_EPStartXfer+0x3e4>
 800775a:	bf00      	nop
 800775c:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8007760:	68bb      	ldr	r3, [r7, #8]
 8007762:	699a      	ldr	r2, [r3, #24]
 8007764:	68bb      	ldr	r3, [r7, #8]
 8007766:	68db      	ldr	r3, [r3, #12]
 8007768:	4413      	add	r3, r2
 800776a:	1e5a      	subs	r2, r3, #1
 800776c:	68bb      	ldr	r3, [r7, #8]
 800776e:	68db      	ldr	r3, [r3, #12]
 8007770:	fbb2 f3f3 	udiv	r3, r2, r3
 8007774:	82fb      	strh	r3, [r7, #22]
      ep->xfer_size = ep->maxpacket * pktcnt;
 8007776:	68bb      	ldr	r3, [r7, #8]
 8007778:	68db      	ldr	r3, [r3, #12]
 800777a:	8afa      	ldrh	r2, [r7, #22]
 800777c:	fb03 f202 	mul.w	r2, r3, r2
 8007780:	68bb      	ldr	r3, [r7, #8]
 8007782:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8007784:	69bb      	ldr	r3, [r7, #24]
 8007786:	015a      	lsls	r2, r3, #5
 8007788:	69fb      	ldr	r3, [r7, #28]
 800778a:	4413      	add	r3, r2
 800778c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007790:	691a      	ldr	r2, [r3, #16]
 8007792:	8afb      	ldrh	r3, [r7, #22]
 8007794:	04d9      	lsls	r1, r3, #19
 8007796:	4b38      	ldr	r3, [pc, #224]	; (8007878 <USB_EPStartXfer+0x48c>)
 8007798:	400b      	ands	r3, r1
 800779a:	69b9      	ldr	r1, [r7, #24]
 800779c:	0148      	lsls	r0, r1, #5
 800779e:	69f9      	ldr	r1, [r7, #28]
 80077a0:	4401      	add	r1, r0
 80077a2:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80077a6:	4313      	orrs	r3, r2
 80077a8:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 80077aa:	69bb      	ldr	r3, [r7, #24]
 80077ac:	015a      	lsls	r2, r3, #5
 80077ae:	69fb      	ldr	r3, [r7, #28]
 80077b0:	4413      	add	r3, r2
 80077b2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80077b6:	691a      	ldr	r2, [r3, #16]
 80077b8:	68bb      	ldr	r3, [r7, #8]
 80077ba:	69db      	ldr	r3, [r3, #28]
 80077bc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80077c0:	69b9      	ldr	r1, [r7, #24]
 80077c2:	0148      	lsls	r0, r1, #5
 80077c4:	69f9      	ldr	r1, [r7, #28]
 80077c6:	4401      	add	r1, r0
 80077c8:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80077cc:	4313      	orrs	r3, r2
 80077ce:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80077d0:	79fb      	ldrb	r3, [r7, #7]
 80077d2:	2b01      	cmp	r3, #1
 80077d4:	d10d      	bne.n	80077f2 <USB_EPStartXfer+0x406>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80077d6:	68bb      	ldr	r3, [r7, #8]
 80077d8:	691b      	ldr	r3, [r3, #16]
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d009      	beq.n	80077f2 <USB_EPStartXfer+0x406>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80077de:	68bb      	ldr	r3, [r7, #8]
 80077e0:	6919      	ldr	r1, [r3, #16]
 80077e2:	69bb      	ldr	r3, [r7, #24]
 80077e4:	015a      	lsls	r2, r3, #5
 80077e6:	69fb      	ldr	r3, [r7, #28]
 80077e8:	4413      	add	r3, r2
 80077ea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80077ee:	460a      	mov	r2, r1
 80077f0:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80077f2:	68bb      	ldr	r3, [r7, #8]
 80077f4:	791b      	ldrb	r3, [r3, #4]
 80077f6:	2b01      	cmp	r3, #1
 80077f8:	d128      	bne.n	800784c <USB_EPStartXfer+0x460>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80077fa:	69fb      	ldr	r3, [r7, #28]
 80077fc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007800:	689b      	ldr	r3, [r3, #8]
 8007802:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007806:	2b00      	cmp	r3, #0
 8007808:	d110      	bne.n	800782c <USB_EPStartXfer+0x440>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800780a:	69bb      	ldr	r3, [r7, #24]
 800780c:	015a      	lsls	r2, r3, #5
 800780e:	69fb      	ldr	r3, [r7, #28]
 8007810:	4413      	add	r3, r2
 8007812:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	69ba      	ldr	r2, [r7, #24]
 800781a:	0151      	lsls	r1, r2, #5
 800781c:	69fa      	ldr	r2, [r7, #28]
 800781e:	440a      	add	r2, r1
 8007820:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007824:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8007828:	6013      	str	r3, [r2, #0]
 800782a:	e00f      	b.n	800784c <USB_EPStartXfer+0x460>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800782c:	69bb      	ldr	r3, [r7, #24]
 800782e:	015a      	lsls	r2, r3, #5
 8007830:	69fb      	ldr	r3, [r7, #28]
 8007832:	4413      	add	r3, r2
 8007834:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	69ba      	ldr	r2, [r7, #24]
 800783c:	0151      	lsls	r1, r2, #5
 800783e:	69fa      	ldr	r2, [r7, #28]
 8007840:	440a      	add	r2, r1
 8007842:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007846:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800784a:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800784c:	69bb      	ldr	r3, [r7, #24]
 800784e:	015a      	lsls	r2, r3, #5
 8007850:	69fb      	ldr	r3, [r7, #28]
 8007852:	4413      	add	r3, r2
 8007854:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	69ba      	ldr	r2, [r7, #24]
 800785c:	0151      	lsls	r1, r2, #5
 800785e:	69fa      	ldr	r2, [r7, #28]
 8007860:	440a      	add	r2, r1
 8007862:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007866:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800786a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800786c:	2300      	movs	r3, #0
}
 800786e:	4618      	mov	r0, r3
 8007870:	3720      	adds	r7, #32
 8007872:	46bd      	mov	sp, r7
 8007874:	bd80      	pop	{r7, pc}
 8007876:	bf00      	nop
 8007878:	1ff80000 	.word	0x1ff80000

0800787c <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800787c:	b480      	push	{r7}
 800787e:	b087      	sub	sp, #28
 8007880:	af00      	add	r7, sp, #0
 8007882:	60f8      	str	r0, [r7, #12]
 8007884:	60b9      	str	r1, [r7, #8]
 8007886:	4613      	mov	r3, r2
 8007888:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800788e:	68bb      	ldr	r3, [r7, #8]
 8007890:	781b      	ldrb	r3, [r3, #0]
 8007892:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007894:	68bb      	ldr	r3, [r7, #8]
 8007896:	785b      	ldrb	r3, [r3, #1]
 8007898:	2b01      	cmp	r3, #1
 800789a:	f040 80ce 	bne.w	8007a3a <USB_EP0StartXfer+0x1be>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800789e:	68bb      	ldr	r3, [r7, #8]
 80078a0:	699b      	ldr	r3, [r3, #24]
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	d132      	bne.n	800790c <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80078a6:	693b      	ldr	r3, [r7, #16]
 80078a8:	015a      	lsls	r2, r3, #5
 80078aa:	697b      	ldr	r3, [r7, #20]
 80078ac:	4413      	add	r3, r2
 80078ae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80078b2:	691b      	ldr	r3, [r3, #16]
 80078b4:	693a      	ldr	r2, [r7, #16]
 80078b6:	0151      	lsls	r1, r2, #5
 80078b8:	697a      	ldr	r2, [r7, #20]
 80078ba:	440a      	add	r2, r1
 80078bc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80078c0:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80078c4:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80078c8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80078ca:	693b      	ldr	r3, [r7, #16]
 80078cc:	015a      	lsls	r2, r3, #5
 80078ce:	697b      	ldr	r3, [r7, #20]
 80078d0:	4413      	add	r3, r2
 80078d2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80078d6:	691b      	ldr	r3, [r3, #16]
 80078d8:	693a      	ldr	r2, [r7, #16]
 80078da:	0151      	lsls	r1, r2, #5
 80078dc:	697a      	ldr	r2, [r7, #20]
 80078de:	440a      	add	r2, r1
 80078e0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80078e4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80078e8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80078ea:	693b      	ldr	r3, [r7, #16]
 80078ec:	015a      	lsls	r2, r3, #5
 80078ee:	697b      	ldr	r3, [r7, #20]
 80078f0:	4413      	add	r3, r2
 80078f2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80078f6:	691b      	ldr	r3, [r3, #16]
 80078f8:	693a      	ldr	r2, [r7, #16]
 80078fa:	0151      	lsls	r1, r2, #5
 80078fc:	697a      	ldr	r2, [r7, #20]
 80078fe:	440a      	add	r2, r1
 8007900:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007904:	0cdb      	lsrs	r3, r3, #19
 8007906:	04db      	lsls	r3, r3, #19
 8007908:	6113      	str	r3, [r2, #16]
 800790a:	e04e      	b.n	80079aa <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800790c:	693b      	ldr	r3, [r7, #16]
 800790e:	015a      	lsls	r2, r3, #5
 8007910:	697b      	ldr	r3, [r7, #20]
 8007912:	4413      	add	r3, r2
 8007914:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007918:	691b      	ldr	r3, [r3, #16]
 800791a:	693a      	ldr	r2, [r7, #16]
 800791c:	0151      	lsls	r1, r2, #5
 800791e:	697a      	ldr	r2, [r7, #20]
 8007920:	440a      	add	r2, r1
 8007922:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007926:	0cdb      	lsrs	r3, r3, #19
 8007928:	04db      	lsls	r3, r3, #19
 800792a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800792c:	693b      	ldr	r3, [r7, #16]
 800792e:	015a      	lsls	r2, r3, #5
 8007930:	697b      	ldr	r3, [r7, #20]
 8007932:	4413      	add	r3, r2
 8007934:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007938:	691b      	ldr	r3, [r3, #16]
 800793a:	693a      	ldr	r2, [r7, #16]
 800793c:	0151      	lsls	r1, r2, #5
 800793e:	697a      	ldr	r2, [r7, #20]
 8007940:	440a      	add	r2, r1
 8007942:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007946:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800794a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800794e:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 8007950:	68bb      	ldr	r3, [r7, #8]
 8007952:	699a      	ldr	r2, [r3, #24]
 8007954:	68bb      	ldr	r3, [r7, #8]
 8007956:	68db      	ldr	r3, [r3, #12]
 8007958:	429a      	cmp	r2, r3
 800795a:	d903      	bls.n	8007964 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 800795c:	68bb      	ldr	r3, [r7, #8]
 800795e:	68da      	ldr	r2, [r3, #12]
 8007960:	68bb      	ldr	r3, [r7, #8]
 8007962:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007964:	693b      	ldr	r3, [r7, #16]
 8007966:	015a      	lsls	r2, r3, #5
 8007968:	697b      	ldr	r3, [r7, #20]
 800796a:	4413      	add	r3, r2
 800796c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007970:	691b      	ldr	r3, [r3, #16]
 8007972:	693a      	ldr	r2, [r7, #16]
 8007974:	0151      	lsls	r1, r2, #5
 8007976:	697a      	ldr	r2, [r7, #20]
 8007978:	440a      	add	r2, r1
 800797a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800797e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007982:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8007984:	693b      	ldr	r3, [r7, #16]
 8007986:	015a      	lsls	r2, r3, #5
 8007988:	697b      	ldr	r3, [r7, #20]
 800798a:	4413      	add	r3, r2
 800798c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007990:	691a      	ldr	r2, [r3, #16]
 8007992:	68bb      	ldr	r3, [r7, #8]
 8007994:	699b      	ldr	r3, [r3, #24]
 8007996:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800799a:	6939      	ldr	r1, [r7, #16]
 800799c:	0148      	lsls	r0, r1, #5
 800799e:	6979      	ldr	r1, [r7, #20]
 80079a0:	4401      	add	r1, r0
 80079a2:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80079a6:	4313      	orrs	r3, r2
 80079a8:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80079aa:	79fb      	ldrb	r3, [r7, #7]
 80079ac:	2b01      	cmp	r3, #1
 80079ae:	d11e      	bne.n	80079ee <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80079b0:	68bb      	ldr	r3, [r7, #8]
 80079b2:	695b      	ldr	r3, [r3, #20]
 80079b4:	2b00      	cmp	r3, #0
 80079b6:	d009      	beq.n	80079cc <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80079b8:	693b      	ldr	r3, [r7, #16]
 80079ba:	015a      	lsls	r2, r3, #5
 80079bc:	697b      	ldr	r3, [r7, #20]
 80079be:	4413      	add	r3, r2
 80079c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80079c4:	461a      	mov	r2, r3
 80079c6:	68bb      	ldr	r3, [r7, #8]
 80079c8:	695b      	ldr	r3, [r3, #20]
 80079ca:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80079cc:	693b      	ldr	r3, [r7, #16]
 80079ce:	015a      	lsls	r2, r3, #5
 80079d0:	697b      	ldr	r3, [r7, #20]
 80079d2:	4413      	add	r3, r2
 80079d4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	693a      	ldr	r2, [r7, #16]
 80079dc:	0151      	lsls	r1, r2, #5
 80079de:	697a      	ldr	r2, [r7, #20]
 80079e0:	440a      	add	r2, r1
 80079e2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80079e6:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80079ea:	6013      	str	r3, [r2, #0]
 80079ec:	e097      	b.n	8007b1e <USB_EP0StartXfer+0x2a2>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80079ee:	693b      	ldr	r3, [r7, #16]
 80079f0:	015a      	lsls	r2, r3, #5
 80079f2:	697b      	ldr	r3, [r7, #20]
 80079f4:	4413      	add	r3, r2
 80079f6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	693a      	ldr	r2, [r7, #16]
 80079fe:	0151      	lsls	r1, r2, #5
 8007a00:	697a      	ldr	r2, [r7, #20]
 8007a02:	440a      	add	r2, r1
 8007a04:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007a08:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007a0c:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8007a0e:	68bb      	ldr	r3, [r7, #8]
 8007a10:	699b      	ldr	r3, [r3, #24]
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	f000 8083 	beq.w	8007b1e <USB_EP0StartXfer+0x2a2>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8007a18:	697b      	ldr	r3, [r7, #20]
 8007a1a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007a1e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007a20:	68bb      	ldr	r3, [r7, #8]
 8007a22:	781b      	ldrb	r3, [r3, #0]
 8007a24:	f003 030f 	and.w	r3, r3, #15
 8007a28:	2101      	movs	r1, #1
 8007a2a:	fa01 f303 	lsl.w	r3, r1, r3
 8007a2e:	6979      	ldr	r1, [r7, #20]
 8007a30:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007a34:	4313      	orrs	r3, r2
 8007a36:	634b      	str	r3, [r1, #52]	; 0x34
 8007a38:	e071      	b.n	8007b1e <USB_EP0StartXfer+0x2a2>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8007a3a:	693b      	ldr	r3, [r7, #16]
 8007a3c:	015a      	lsls	r2, r3, #5
 8007a3e:	697b      	ldr	r3, [r7, #20]
 8007a40:	4413      	add	r3, r2
 8007a42:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007a46:	691b      	ldr	r3, [r3, #16]
 8007a48:	693a      	ldr	r2, [r7, #16]
 8007a4a:	0151      	lsls	r1, r2, #5
 8007a4c:	697a      	ldr	r2, [r7, #20]
 8007a4e:	440a      	add	r2, r1
 8007a50:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007a54:	0cdb      	lsrs	r3, r3, #19
 8007a56:	04db      	lsls	r3, r3, #19
 8007a58:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8007a5a:	693b      	ldr	r3, [r7, #16]
 8007a5c:	015a      	lsls	r2, r3, #5
 8007a5e:	697b      	ldr	r3, [r7, #20]
 8007a60:	4413      	add	r3, r2
 8007a62:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007a66:	691b      	ldr	r3, [r3, #16]
 8007a68:	693a      	ldr	r2, [r7, #16]
 8007a6a:	0151      	lsls	r1, r2, #5
 8007a6c:	697a      	ldr	r2, [r7, #20]
 8007a6e:	440a      	add	r2, r1
 8007a70:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007a74:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8007a78:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8007a7c:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 8007a7e:	68bb      	ldr	r3, [r7, #8]
 8007a80:	699b      	ldr	r3, [r3, #24]
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	d003      	beq.n	8007a8e <USB_EP0StartXfer+0x212>
    {
      ep->xfer_len = ep->maxpacket;
 8007a86:	68bb      	ldr	r3, [r7, #8]
 8007a88:	68da      	ldr	r2, [r3, #12]
 8007a8a:	68bb      	ldr	r3, [r7, #8]
 8007a8c:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 8007a8e:	68bb      	ldr	r3, [r7, #8]
 8007a90:	68da      	ldr	r2, [r3, #12]
 8007a92:	68bb      	ldr	r3, [r7, #8]
 8007a94:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007a96:	693b      	ldr	r3, [r7, #16]
 8007a98:	015a      	lsls	r2, r3, #5
 8007a9a:	697b      	ldr	r3, [r7, #20]
 8007a9c:	4413      	add	r3, r2
 8007a9e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007aa2:	691b      	ldr	r3, [r3, #16]
 8007aa4:	693a      	ldr	r2, [r7, #16]
 8007aa6:	0151      	lsls	r1, r2, #5
 8007aa8:	697a      	ldr	r2, [r7, #20]
 8007aaa:	440a      	add	r2, r1
 8007aac:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007ab0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007ab4:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8007ab6:	693b      	ldr	r3, [r7, #16]
 8007ab8:	015a      	lsls	r2, r3, #5
 8007aba:	697b      	ldr	r3, [r7, #20]
 8007abc:	4413      	add	r3, r2
 8007abe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007ac2:	691a      	ldr	r2, [r3, #16]
 8007ac4:	68bb      	ldr	r3, [r7, #8]
 8007ac6:	69db      	ldr	r3, [r3, #28]
 8007ac8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007acc:	6939      	ldr	r1, [r7, #16]
 8007ace:	0148      	lsls	r0, r1, #5
 8007ad0:	6979      	ldr	r1, [r7, #20]
 8007ad2:	4401      	add	r1, r0
 8007ad4:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8007ad8:	4313      	orrs	r3, r2
 8007ada:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 8007adc:	79fb      	ldrb	r3, [r7, #7]
 8007ade:	2b01      	cmp	r3, #1
 8007ae0:	d10d      	bne.n	8007afe <USB_EP0StartXfer+0x282>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8007ae2:	68bb      	ldr	r3, [r7, #8]
 8007ae4:	691b      	ldr	r3, [r3, #16]
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d009      	beq.n	8007afe <USB_EP0StartXfer+0x282>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8007aea:	68bb      	ldr	r3, [r7, #8]
 8007aec:	6919      	ldr	r1, [r3, #16]
 8007aee:	693b      	ldr	r3, [r7, #16]
 8007af0:	015a      	lsls	r2, r3, #5
 8007af2:	697b      	ldr	r3, [r7, #20]
 8007af4:	4413      	add	r3, r2
 8007af6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007afa:	460a      	mov	r2, r1
 8007afc:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8007afe:	693b      	ldr	r3, [r7, #16]
 8007b00:	015a      	lsls	r2, r3, #5
 8007b02:	697b      	ldr	r3, [r7, #20]
 8007b04:	4413      	add	r3, r2
 8007b06:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	693a      	ldr	r2, [r7, #16]
 8007b0e:	0151      	lsls	r1, r2, #5
 8007b10:	697a      	ldr	r2, [r7, #20]
 8007b12:	440a      	add	r2, r1
 8007b14:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007b18:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007b1c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007b1e:	2300      	movs	r3, #0
}
 8007b20:	4618      	mov	r0, r3
 8007b22:	371c      	adds	r7, #28
 8007b24:	46bd      	mov	sp, r7
 8007b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b2a:	4770      	bx	lr

08007b2c <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007b2c:	b480      	push	{r7}
 8007b2e:	b087      	sub	sp, #28
 8007b30:	af00      	add	r7, sp, #0
 8007b32:	6078      	str	r0, [r7, #4]
 8007b34:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007b36:	2300      	movs	r3, #0
 8007b38:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8007b3a:	2300      	movs	r3, #0
 8007b3c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007b42:	683b      	ldr	r3, [r7, #0]
 8007b44:	785b      	ldrb	r3, [r3, #1]
 8007b46:	2b01      	cmp	r3, #1
 8007b48:	d14a      	bne.n	8007be0 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007b4a:	683b      	ldr	r3, [r7, #0]
 8007b4c:	781b      	ldrb	r3, [r3, #0]
 8007b4e:	015a      	lsls	r2, r3, #5
 8007b50:	693b      	ldr	r3, [r7, #16]
 8007b52:	4413      	add	r3, r2
 8007b54:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007b5e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007b62:	f040 8086 	bne.w	8007c72 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8007b66:	683b      	ldr	r3, [r7, #0]
 8007b68:	781b      	ldrb	r3, [r3, #0]
 8007b6a:	015a      	lsls	r2, r3, #5
 8007b6c:	693b      	ldr	r3, [r7, #16]
 8007b6e:	4413      	add	r3, r2
 8007b70:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	683a      	ldr	r2, [r7, #0]
 8007b78:	7812      	ldrb	r2, [r2, #0]
 8007b7a:	0151      	lsls	r1, r2, #5
 8007b7c:	693a      	ldr	r2, [r7, #16]
 8007b7e:	440a      	add	r2, r1
 8007b80:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007b84:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8007b88:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8007b8a:	683b      	ldr	r3, [r7, #0]
 8007b8c:	781b      	ldrb	r3, [r3, #0]
 8007b8e:	015a      	lsls	r2, r3, #5
 8007b90:	693b      	ldr	r3, [r7, #16]
 8007b92:	4413      	add	r3, r2
 8007b94:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	683a      	ldr	r2, [r7, #0]
 8007b9c:	7812      	ldrb	r2, [r2, #0]
 8007b9e:	0151      	lsls	r1, r2, #5
 8007ba0:	693a      	ldr	r2, [r7, #16]
 8007ba2:	440a      	add	r2, r1
 8007ba4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007ba8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007bac:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	3301      	adds	r3, #1
 8007bb2:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	f242 7210 	movw	r2, #10000	; 0x2710
 8007bba:	4293      	cmp	r3, r2
 8007bbc:	d902      	bls.n	8007bc4 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8007bbe:	2301      	movs	r3, #1
 8007bc0:	75fb      	strb	r3, [r7, #23]
          break;
 8007bc2:	e056      	b.n	8007c72 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8007bc4:	683b      	ldr	r3, [r7, #0]
 8007bc6:	781b      	ldrb	r3, [r3, #0]
 8007bc8:	015a      	lsls	r2, r3, #5
 8007bca:	693b      	ldr	r3, [r7, #16]
 8007bcc:	4413      	add	r3, r2
 8007bce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007bd8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007bdc:	d0e7      	beq.n	8007bae <USB_EPStopXfer+0x82>
 8007bde:	e048      	b.n	8007c72 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007be0:	683b      	ldr	r3, [r7, #0]
 8007be2:	781b      	ldrb	r3, [r3, #0]
 8007be4:	015a      	lsls	r2, r3, #5
 8007be6:	693b      	ldr	r3, [r7, #16]
 8007be8:	4413      	add	r3, r2
 8007bea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007bf4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007bf8:	d13b      	bne.n	8007c72 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8007bfa:	683b      	ldr	r3, [r7, #0]
 8007bfc:	781b      	ldrb	r3, [r3, #0]
 8007bfe:	015a      	lsls	r2, r3, #5
 8007c00:	693b      	ldr	r3, [r7, #16]
 8007c02:	4413      	add	r3, r2
 8007c04:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	683a      	ldr	r2, [r7, #0]
 8007c0c:	7812      	ldrb	r2, [r2, #0]
 8007c0e:	0151      	lsls	r1, r2, #5
 8007c10:	693a      	ldr	r2, [r7, #16]
 8007c12:	440a      	add	r2, r1
 8007c14:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007c18:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8007c1c:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8007c1e:	683b      	ldr	r3, [r7, #0]
 8007c20:	781b      	ldrb	r3, [r3, #0]
 8007c22:	015a      	lsls	r2, r3, #5
 8007c24:	693b      	ldr	r3, [r7, #16]
 8007c26:	4413      	add	r3, r2
 8007c28:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	683a      	ldr	r2, [r7, #0]
 8007c30:	7812      	ldrb	r2, [r2, #0]
 8007c32:	0151      	lsls	r1, r2, #5
 8007c34:	693a      	ldr	r2, [r7, #16]
 8007c36:	440a      	add	r2, r1
 8007c38:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007c3c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007c40:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	3301      	adds	r3, #1
 8007c46:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	f242 7210 	movw	r2, #10000	; 0x2710
 8007c4e:	4293      	cmp	r3, r2
 8007c50:	d902      	bls.n	8007c58 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8007c52:	2301      	movs	r3, #1
 8007c54:	75fb      	strb	r3, [r7, #23]
          break;
 8007c56:	e00c      	b.n	8007c72 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8007c58:	683b      	ldr	r3, [r7, #0]
 8007c5a:	781b      	ldrb	r3, [r3, #0]
 8007c5c:	015a      	lsls	r2, r3, #5
 8007c5e:	693b      	ldr	r3, [r7, #16]
 8007c60:	4413      	add	r3, r2
 8007c62:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007c6c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007c70:	d0e7      	beq.n	8007c42 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8007c72:	7dfb      	ldrb	r3, [r7, #23]
}
 8007c74:	4618      	mov	r0, r3
 8007c76:	371c      	adds	r7, #28
 8007c78:	46bd      	mov	sp, r7
 8007c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c7e:	4770      	bx	lr

08007c80 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8007c80:	b480      	push	{r7}
 8007c82:	b089      	sub	sp, #36	; 0x24
 8007c84:	af00      	add	r7, sp, #0
 8007c86:	60f8      	str	r0, [r7, #12]
 8007c88:	60b9      	str	r1, [r7, #8]
 8007c8a:	4611      	mov	r1, r2
 8007c8c:	461a      	mov	r2, r3
 8007c8e:	460b      	mov	r3, r1
 8007c90:	71fb      	strb	r3, [r7, #7]
 8007c92:	4613      	mov	r3, r2
 8007c94:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8007c9a:	68bb      	ldr	r3, [r7, #8]
 8007c9c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8007c9e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	d123      	bne.n	8007cee <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8007ca6:	88bb      	ldrh	r3, [r7, #4]
 8007ca8:	3303      	adds	r3, #3
 8007caa:	089b      	lsrs	r3, r3, #2
 8007cac:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8007cae:	2300      	movs	r3, #0
 8007cb0:	61bb      	str	r3, [r7, #24]
 8007cb2:	e018      	b.n	8007ce6 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8007cb4:	79fb      	ldrb	r3, [r7, #7]
 8007cb6:	031a      	lsls	r2, r3, #12
 8007cb8:	697b      	ldr	r3, [r7, #20]
 8007cba:	4413      	add	r3, r2
 8007cbc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007cc0:	461a      	mov	r2, r3
 8007cc2:	69fb      	ldr	r3, [r7, #28]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	6013      	str	r3, [r2, #0]
      pSrc++;
 8007cc8:	69fb      	ldr	r3, [r7, #28]
 8007cca:	3301      	adds	r3, #1
 8007ccc:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007cce:	69fb      	ldr	r3, [r7, #28]
 8007cd0:	3301      	adds	r3, #1
 8007cd2:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007cd4:	69fb      	ldr	r3, [r7, #28]
 8007cd6:	3301      	adds	r3, #1
 8007cd8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007cda:	69fb      	ldr	r3, [r7, #28]
 8007cdc:	3301      	adds	r3, #1
 8007cde:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8007ce0:	69bb      	ldr	r3, [r7, #24]
 8007ce2:	3301      	adds	r3, #1
 8007ce4:	61bb      	str	r3, [r7, #24]
 8007ce6:	69ba      	ldr	r2, [r7, #24]
 8007ce8:	693b      	ldr	r3, [r7, #16]
 8007cea:	429a      	cmp	r2, r3
 8007cec:	d3e2      	bcc.n	8007cb4 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8007cee:	2300      	movs	r3, #0
}
 8007cf0:	4618      	mov	r0, r3
 8007cf2:	3724      	adds	r7, #36	; 0x24
 8007cf4:	46bd      	mov	sp, r7
 8007cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cfa:	4770      	bx	lr

08007cfc <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8007cfc:	b480      	push	{r7}
 8007cfe:	b08b      	sub	sp, #44	; 0x2c
 8007d00:	af00      	add	r7, sp, #0
 8007d02:	60f8      	str	r0, [r7, #12]
 8007d04:	60b9      	str	r1, [r7, #8]
 8007d06:	4613      	mov	r3, r2
 8007d08:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8007d0e:	68bb      	ldr	r3, [r7, #8]
 8007d10:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8007d12:	88fb      	ldrh	r3, [r7, #6]
 8007d14:	089b      	lsrs	r3, r3, #2
 8007d16:	b29b      	uxth	r3, r3
 8007d18:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8007d1a:	88fb      	ldrh	r3, [r7, #6]
 8007d1c:	f003 0303 	and.w	r3, r3, #3
 8007d20:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8007d22:	2300      	movs	r3, #0
 8007d24:	623b      	str	r3, [r7, #32]
 8007d26:	e014      	b.n	8007d52 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8007d28:	69bb      	ldr	r3, [r7, #24]
 8007d2a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007d2e:	681a      	ldr	r2, [r3, #0]
 8007d30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d32:	601a      	str	r2, [r3, #0]
    pDest++;
 8007d34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d36:	3301      	adds	r3, #1
 8007d38:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8007d3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d3c:	3301      	adds	r3, #1
 8007d3e:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8007d40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d42:	3301      	adds	r3, #1
 8007d44:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8007d46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d48:	3301      	adds	r3, #1
 8007d4a:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8007d4c:	6a3b      	ldr	r3, [r7, #32]
 8007d4e:	3301      	adds	r3, #1
 8007d50:	623b      	str	r3, [r7, #32]
 8007d52:	6a3a      	ldr	r2, [r7, #32]
 8007d54:	697b      	ldr	r3, [r7, #20]
 8007d56:	429a      	cmp	r2, r3
 8007d58:	d3e6      	bcc.n	8007d28 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8007d5a:	8bfb      	ldrh	r3, [r7, #30]
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	d01e      	beq.n	8007d9e <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8007d60:	2300      	movs	r3, #0
 8007d62:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8007d64:	69bb      	ldr	r3, [r7, #24]
 8007d66:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007d6a:	461a      	mov	r2, r3
 8007d6c:	f107 0310 	add.w	r3, r7, #16
 8007d70:	6812      	ldr	r2, [r2, #0]
 8007d72:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8007d74:	693a      	ldr	r2, [r7, #16]
 8007d76:	6a3b      	ldr	r3, [r7, #32]
 8007d78:	b2db      	uxtb	r3, r3
 8007d7a:	00db      	lsls	r3, r3, #3
 8007d7c:	fa22 f303 	lsr.w	r3, r2, r3
 8007d80:	b2da      	uxtb	r2, r3
 8007d82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d84:	701a      	strb	r2, [r3, #0]
      i++;
 8007d86:	6a3b      	ldr	r3, [r7, #32]
 8007d88:	3301      	adds	r3, #1
 8007d8a:	623b      	str	r3, [r7, #32]
      pDest++;
 8007d8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d8e:	3301      	adds	r3, #1
 8007d90:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8007d92:	8bfb      	ldrh	r3, [r7, #30]
 8007d94:	3b01      	subs	r3, #1
 8007d96:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8007d98:	8bfb      	ldrh	r3, [r7, #30]
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d1ea      	bne.n	8007d74 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8007d9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8007da0:	4618      	mov	r0, r3
 8007da2:	372c      	adds	r7, #44	; 0x2c
 8007da4:	46bd      	mov	sp, r7
 8007da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007daa:	4770      	bx	lr

08007dac <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007dac:	b480      	push	{r7}
 8007dae:	b085      	sub	sp, #20
 8007db0:	af00      	add	r7, sp, #0
 8007db2:	6078      	str	r0, [r7, #4]
 8007db4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007dba:	683b      	ldr	r3, [r7, #0]
 8007dbc:	781b      	ldrb	r3, [r3, #0]
 8007dbe:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007dc0:	683b      	ldr	r3, [r7, #0]
 8007dc2:	785b      	ldrb	r3, [r3, #1]
 8007dc4:	2b01      	cmp	r3, #1
 8007dc6:	d12c      	bne.n	8007e22 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007dc8:	68bb      	ldr	r3, [r7, #8]
 8007dca:	015a      	lsls	r2, r3, #5
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	4413      	add	r3, r2
 8007dd0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	db12      	blt.n	8007e00 <USB_EPSetStall+0x54>
 8007dda:	68bb      	ldr	r3, [r7, #8]
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	d00f      	beq.n	8007e00 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8007de0:	68bb      	ldr	r3, [r7, #8]
 8007de2:	015a      	lsls	r2, r3, #5
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	4413      	add	r3, r2
 8007de8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	68ba      	ldr	r2, [r7, #8]
 8007df0:	0151      	lsls	r1, r2, #5
 8007df2:	68fa      	ldr	r2, [r7, #12]
 8007df4:	440a      	add	r2, r1
 8007df6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007dfa:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8007dfe:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8007e00:	68bb      	ldr	r3, [r7, #8]
 8007e02:	015a      	lsls	r2, r3, #5
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	4413      	add	r3, r2
 8007e08:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	68ba      	ldr	r2, [r7, #8]
 8007e10:	0151      	lsls	r1, r2, #5
 8007e12:	68fa      	ldr	r2, [r7, #12]
 8007e14:	440a      	add	r2, r1
 8007e16:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007e1a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8007e1e:	6013      	str	r3, [r2, #0]
 8007e20:	e02b      	b.n	8007e7a <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007e22:	68bb      	ldr	r3, [r7, #8]
 8007e24:	015a      	lsls	r2, r3, #5
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	4413      	add	r3, r2
 8007e2a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	db12      	blt.n	8007e5a <USB_EPSetStall+0xae>
 8007e34:	68bb      	ldr	r3, [r7, #8]
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d00f      	beq.n	8007e5a <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8007e3a:	68bb      	ldr	r3, [r7, #8]
 8007e3c:	015a      	lsls	r2, r3, #5
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	4413      	add	r3, r2
 8007e42:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	68ba      	ldr	r2, [r7, #8]
 8007e4a:	0151      	lsls	r1, r2, #5
 8007e4c:	68fa      	ldr	r2, [r7, #12]
 8007e4e:	440a      	add	r2, r1
 8007e50:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007e54:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8007e58:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8007e5a:	68bb      	ldr	r3, [r7, #8]
 8007e5c:	015a      	lsls	r2, r3, #5
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	4413      	add	r3, r2
 8007e62:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	68ba      	ldr	r2, [r7, #8]
 8007e6a:	0151      	lsls	r1, r2, #5
 8007e6c:	68fa      	ldr	r2, [r7, #12]
 8007e6e:	440a      	add	r2, r1
 8007e70:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007e74:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8007e78:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007e7a:	2300      	movs	r3, #0
}
 8007e7c:	4618      	mov	r0, r3
 8007e7e:	3714      	adds	r7, #20
 8007e80:	46bd      	mov	sp, r7
 8007e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e86:	4770      	bx	lr

08007e88 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007e88:	b480      	push	{r7}
 8007e8a:	b085      	sub	sp, #20
 8007e8c:	af00      	add	r7, sp, #0
 8007e8e:	6078      	str	r0, [r7, #4]
 8007e90:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007e96:	683b      	ldr	r3, [r7, #0]
 8007e98:	781b      	ldrb	r3, [r3, #0]
 8007e9a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007e9c:	683b      	ldr	r3, [r7, #0]
 8007e9e:	785b      	ldrb	r3, [r3, #1]
 8007ea0:	2b01      	cmp	r3, #1
 8007ea2:	d128      	bne.n	8007ef6 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8007ea4:	68bb      	ldr	r3, [r7, #8]
 8007ea6:	015a      	lsls	r2, r3, #5
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	4413      	add	r3, r2
 8007eac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	68ba      	ldr	r2, [r7, #8]
 8007eb4:	0151      	lsls	r1, r2, #5
 8007eb6:	68fa      	ldr	r2, [r7, #12]
 8007eb8:	440a      	add	r2, r1
 8007eba:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007ebe:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007ec2:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007ec4:	683b      	ldr	r3, [r7, #0]
 8007ec6:	791b      	ldrb	r3, [r3, #4]
 8007ec8:	2b03      	cmp	r3, #3
 8007eca:	d003      	beq.n	8007ed4 <USB_EPClearStall+0x4c>
 8007ecc:	683b      	ldr	r3, [r7, #0]
 8007ece:	791b      	ldrb	r3, [r3, #4]
 8007ed0:	2b02      	cmp	r3, #2
 8007ed2:	d138      	bne.n	8007f46 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007ed4:	68bb      	ldr	r3, [r7, #8]
 8007ed6:	015a      	lsls	r2, r3, #5
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	4413      	add	r3, r2
 8007edc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	68ba      	ldr	r2, [r7, #8]
 8007ee4:	0151      	lsls	r1, r2, #5
 8007ee6:	68fa      	ldr	r2, [r7, #12]
 8007ee8:	440a      	add	r2, r1
 8007eea:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007eee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007ef2:	6013      	str	r3, [r2, #0]
 8007ef4:	e027      	b.n	8007f46 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8007ef6:	68bb      	ldr	r3, [r7, #8]
 8007ef8:	015a      	lsls	r2, r3, #5
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	4413      	add	r3, r2
 8007efe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	68ba      	ldr	r2, [r7, #8]
 8007f06:	0151      	lsls	r1, r2, #5
 8007f08:	68fa      	ldr	r2, [r7, #12]
 8007f0a:	440a      	add	r2, r1
 8007f0c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007f10:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007f14:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007f16:	683b      	ldr	r3, [r7, #0]
 8007f18:	791b      	ldrb	r3, [r3, #4]
 8007f1a:	2b03      	cmp	r3, #3
 8007f1c:	d003      	beq.n	8007f26 <USB_EPClearStall+0x9e>
 8007f1e:	683b      	ldr	r3, [r7, #0]
 8007f20:	791b      	ldrb	r3, [r3, #4]
 8007f22:	2b02      	cmp	r3, #2
 8007f24:	d10f      	bne.n	8007f46 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007f26:	68bb      	ldr	r3, [r7, #8]
 8007f28:	015a      	lsls	r2, r3, #5
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	4413      	add	r3, r2
 8007f2e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	68ba      	ldr	r2, [r7, #8]
 8007f36:	0151      	lsls	r1, r2, #5
 8007f38:	68fa      	ldr	r2, [r7, #12]
 8007f3a:	440a      	add	r2, r1
 8007f3c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007f40:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007f44:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8007f46:	2300      	movs	r3, #0
}
 8007f48:	4618      	mov	r0, r3
 8007f4a:	3714      	adds	r7, #20
 8007f4c:	46bd      	mov	sp, r7
 8007f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f52:	4770      	bx	lr

08007f54 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8007f54:	b480      	push	{r7}
 8007f56:	b085      	sub	sp, #20
 8007f58:	af00      	add	r7, sp, #0
 8007f5a:	6078      	str	r0, [r7, #4]
 8007f5c:	460b      	mov	r3, r1
 8007f5e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	68fa      	ldr	r2, [r7, #12]
 8007f6e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007f72:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8007f76:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007f7e:	681a      	ldr	r2, [r3, #0]
 8007f80:	78fb      	ldrb	r3, [r7, #3]
 8007f82:	011b      	lsls	r3, r3, #4
 8007f84:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8007f88:	68f9      	ldr	r1, [r7, #12]
 8007f8a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007f8e:	4313      	orrs	r3, r2
 8007f90:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8007f92:	2300      	movs	r3, #0
}
 8007f94:	4618      	mov	r0, r3
 8007f96:	3714      	adds	r7, #20
 8007f98:	46bd      	mov	sp, r7
 8007f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f9e:	4770      	bx	lr

08007fa0 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8007fa0:	b480      	push	{r7}
 8007fa2:	b085      	sub	sp, #20
 8007fa4:	af00      	add	r7, sp, #0
 8007fa6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	68fa      	ldr	r2, [r7, #12]
 8007fb6:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8007fba:	f023 0303 	bic.w	r3, r3, #3
 8007fbe:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007fc6:	685b      	ldr	r3, [r3, #4]
 8007fc8:	68fa      	ldr	r2, [r7, #12]
 8007fca:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007fce:	f023 0302 	bic.w	r3, r3, #2
 8007fd2:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007fd4:	2300      	movs	r3, #0
}
 8007fd6:	4618      	mov	r0, r3
 8007fd8:	3714      	adds	r7, #20
 8007fda:	46bd      	mov	sp, r7
 8007fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fe0:	4770      	bx	lr

08007fe2 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8007fe2:	b480      	push	{r7}
 8007fe4:	b085      	sub	sp, #20
 8007fe6:	af00      	add	r7, sp, #0
 8007fe8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	68fa      	ldr	r2, [r7, #12]
 8007ff8:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8007ffc:	f023 0303 	bic.w	r3, r3, #3
 8008000:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008002:	68fb      	ldr	r3, [r7, #12]
 8008004:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008008:	685b      	ldr	r3, [r3, #4]
 800800a:	68fa      	ldr	r2, [r7, #12]
 800800c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008010:	f043 0302 	orr.w	r3, r3, #2
 8008014:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008016:	2300      	movs	r3, #0
}
 8008018:	4618      	mov	r0, r3
 800801a:	3714      	adds	r7, #20
 800801c:	46bd      	mov	sp, r7
 800801e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008022:	4770      	bx	lr

08008024 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8008024:	b480      	push	{r7}
 8008026:	b085      	sub	sp, #20
 8008028:	af00      	add	r7, sp, #0
 800802a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	695b      	ldr	r3, [r3, #20]
 8008030:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	699b      	ldr	r3, [r3, #24]
 8008036:	68fa      	ldr	r2, [r7, #12]
 8008038:	4013      	ands	r3, r2
 800803a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800803c:	68fb      	ldr	r3, [r7, #12]
}
 800803e:	4618      	mov	r0, r3
 8008040:	3714      	adds	r7, #20
 8008042:	46bd      	mov	sp, r7
 8008044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008048:	4770      	bx	lr

0800804a <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800804a:	b480      	push	{r7}
 800804c:	b085      	sub	sp, #20
 800804e:	af00      	add	r7, sp, #0
 8008050:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800805c:	699b      	ldr	r3, [r3, #24]
 800805e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008066:	69db      	ldr	r3, [r3, #28]
 8008068:	68ba      	ldr	r2, [r7, #8]
 800806a:	4013      	ands	r3, r2
 800806c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800806e:	68bb      	ldr	r3, [r7, #8]
 8008070:	0c1b      	lsrs	r3, r3, #16
}
 8008072:	4618      	mov	r0, r3
 8008074:	3714      	adds	r7, #20
 8008076:	46bd      	mov	sp, r7
 8008078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800807c:	4770      	bx	lr

0800807e <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800807e:	b480      	push	{r7}
 8008080:	b085      	sub	sp, #20
 8008082:	af00      	add	r7, sp, #0
 8008084:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008090:	699b      	ldr	r3, [r3, #24]
 8008092:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800809a:	69db      	ldr	r3, [r3, #28]
 800809c:	68ba      	ldr	r2, [r7, #8]
 800809e:	4013      	ands	r3, r2
 80080a0:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 80080a2:	68bb      	ldr	r3, [r7, #8]
 80080a4:	b29b      	uxth	r3, r3
}
 80080a6:	4618      	mov	r0, r3
 80080a8:	3714      	adds	r7, #20
 80080aa:	46bd      	mov	sp, r7
 80080ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080b0:	4770      	bx	lr

080080b2 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80080b2:	b480      	push	{r7}
 80080b4:	b085      	sub	sp, #20
 80080b6:	af00      	add	r7, sp, #0
 80080b8:	6078      	str	r0, [r7, #4]
 80080ba:	460b      	mov	r3, r1
 80080bc:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80080c2:	78fb      	ldrb	r3, [r7, #3]
 80080c4:	015a      	lsls	r2, r3, #5
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	4413      	add	r3, r2
 80080ca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80080ce:	689b      	ldr	r3, [r3, #8]
 80080d0:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80080d2:	68fb      	ldr	r3, [r7, #12]
 80080d4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80080d8:	695b      	ldr	r3, [r3, #20]
 80080da:	68ba      	ldr	r2, [r7, #8]
 80080dc:	4013      	ands	r3, r2
 80080de:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80080e0:	68bb      	ldr	r3, [r7, #8]
}
 80080e2:	4618      	mov	r0, r3
 80080e4:	3714      	adds	r7, #20
 80080e6:	46bd      	mov	sp, r7
 80080e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ec:	4770      	bx	lr

080080ee <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80080ee:	b480      	push	{r7}
 80080f0:	b087      	sub	sp, #28
 80080f2:	af00      	add	r7, sp, #0
 80080f4:	6078      	str	r0, [r7, #4]
 80080f6:	460b      	mov	r3, r1
 80080f8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 80080fe:	697b      	ldr	r3, [r7, #20]
 8008100:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008104:	691b      	ldr	r3, [r3, #16]
 8008106:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8008108:	697b      	ldr	r3, [r7, #20]
 800810a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800810e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008110:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8008112:	78fb      	ldrb	r3, [r7, #3]
 8008114:	f003 030f 	and.w	r3, r3, #15
 8008118:	68fa      	ldr	r2, [r7, #12]
 800811a:	fa22 f303 	lsr.w	r3, r2, r3
 800811e:	01db      	lsls	r3, r3, #7
 8008120:	b2db      	uxtb	r3, r3
 8008122:	693a      	ldr	r2, [r7, #16]
 8008124:	4313      	orrs	r3, r2
 8008126:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8008128:	78fb      	ldrb	r3, [r7, #3]
 800812a:	015a      	lsls	r2, r3, #5
 800812c:	697b      	ldr	r3, [r7, #20]
 800812e:	4413      	add	r3, r2
 8008130:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008134:	689b      	ldr	r3, [r3, #8]
 8008136:	693a      	ldr	r2, [r7, #16]
 8008138:	4013      	ands	r3, r2
 800813a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800813c:	68bb      	ldr	r3, [r7, #8]
}
 800813e:	4618      	mov	r0, r3
 8008140:	371c      	adds	r7, #28
 8008142:	46bd      	mov	sp, r7
 8008144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008148:	4770      	bx	lr

0800814a <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800814a:	b480      	push	{r7}
 800814c:	b083      	sub	sp, #12
 800814e:	af00      	add	r7, sp, #0
 8008150:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	695b      	ldr	r3, [r3, #20]
 8008156:	f003 0301 	and.w	r3, r3, #1
}
 800815a:	4618      	mov	r0, r3
 800815c:	370c      	adds	r7, #12
 800815e:	46bd      	mov	sp, r7
 8008160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008164:	4770      	bx	lr

08008166 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8008166:	b480      	push	{r7}
 8008168:	b085      	sub	sp, #20
 800816a:	af00      	add	r7, sp, #0
 800816c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	68fa      	ldr	r2, [r7, #12]
 800817c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008180:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8008184:	f023 0307 	bic.w	r3, r3, #7
 8008188:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800818a:	68fb      	ldr	r3, [r7, #12]
 800818c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008190:	685b      	ldr	r3, [r3, #4]
 8008192:	68fa      	ldr	r2, [r7, #12]
 8008194:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008198:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800819c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800819e:	2300      	movs	r3, #0
}
 80081a0:	4618      	mov	r0, r3
 80081a2:	3714      	adds	r7, #20
 80081a4:	46bd      	mov	sp, r7
 80081a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081aa:	4770      	bx	lr

080081ac <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 80081ac:	b480      	push	{r7}
 80081ae:	b087      	sub	sp, #28
 80081b0:	af00      	add	r7, sp, #0
 80081b2:	60f8      	str	r0, [r7, #12]
 80081b4:	460b      	mov	r3, r1
 80081b6:	607a      	str	r2, [r7, #4]
 80081b8:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80081be:	68fb      	ldr	r3, [r7, #12]
 80081c0:	333c      	adds	r3, #60	; 0x3c
 80081c2:	3304      	adds	r3, #4
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 80081c8:	693b      	ldr	r3, [r7, #16]
 80081ca:	4a26      	ldr	r2, [pc, #152]	; (8008264 <USB_EP0_OutStart+0xb8>)
 80081cc:	4293      	cmp	r3, r2
 80081ce:	d90a      	bls.n	80081e6 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80081d0:	697b      	ldr	r3, [r7, #20]
 80081d2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80081dc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80081e0:	d101      	bne.n	80081e6 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 80081e2:	2300      	movs	r3, #0
 80081e4:	e037      	b.n	8008256 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80081e6:	697b      	ldr	r3, [r7, #20]
 80081e8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80081ec:	461a      	mov	r2, r3
 80081ee:	2300      	movs	r3, #0
 80081f0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80081f2:	697b      	ldr	r3, [r7, #20]
 80081f4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80081f8:	691b      	ldr	r3, [r3, #16]
 80081fa:	697a      	ldr	r2, [r7, #20]
 80081fc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008200:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008204:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8008206:	697b      	ldr	r3, [r7, #20]
 8008208:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800820c:	691b      	ldr	r3, [r3, #16]
 800820e:	697a      	ldr	r2, [r7, #20]
 8008210:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008214:	f043 0318 	orr.w	r3, r3, #24
 8008218:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800821a:	697b      	ldr	r3, [r7, #20]
 800821c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008220:	691b      	ldr	r3, [r3, #16]
 8008222:	697a      	ldr	r2, [r7, #20]
 8008224:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008228:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800822c:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800822e:	7afb      	ldrb	r3, [r7, #11]
 8008230:	2b01      	cmp	r3, #1
 8008232:	d10f      	bne.n	8008254 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8008234:	697b      	ldr	r3, [r7, #20]
 8008236:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800823a:	461a      	mov	r2, r3
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8008240:	697b      	ldr	r3, [r7, #20]
 8008242:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	697a      	ldr	r2, [r7, #20]
 800824a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800824e:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8008252:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008254:	2300      	movs	r3, #0
}
 8008256:	4618      	mov	r0, r3
 8008258:	371c      	adds	r7, #28
 800825a:	46bd      	mov	sp, r7
 800825c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008260:	4770      	bx	lr
 8008262:	bf00      	nop
 8008264:	4f54300a 	.word	0x4f54300a

08008268 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008268:	b480      	push	{r7}
 800826a:	b085      	sub	sp, #20
 800826c:	af00      	add	r7, sp, #0
 800826e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008270:	2300      	movs	r3, #0
 8008272:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008274:	68fb      	ldr	r3, [r7, #12]
 8008276:	3301      	adds	r3, #1
 8008278:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	4a13      	ldr	r2, [pc, #76]	; (80082cc <USB_CoreReset+0x64>)
 800827e:	4293      	cmp	r3, r2
 8008280:	d901      	bls.n	8008286 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8008282:	2303      	movs	r3, #3
 8008284:	e01b      	b.n	80082be <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	691b      	ldr	r3, [r3, #16]
 800828a:	2b00      	cmp	r3, #0
 800828c:	daf2      	bge.n	8008274 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800828e:	2300      	movs	r3, #0
 8008290:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	691b      	ldr	r3, [r3, #16]
 8008296:	f043 0201 	orr.w	r2, r3, #1
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	3301      	adds	r3, #1
 80082a2:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80082a4:	68fb      	ldr	r3, [r7, #12]
 80082a6:	4a09      	ldr	r2, [pc, #36]	; (80082cc <USB_CoreReset+0x64>)
 80082a8:	4293      	cmp	r3, r2
 80082aa:	d901      	bls.n	80082b0 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80082ac:	2303      	movs	r3, #3
 80082ae:	e006      	b.n	80082be <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	691b      	ldr	r3, [r3, #16]
 80082b4:	f003 0301 	and.w	r3, r3, #1
 80082b8:	2b01      	cmp	r3, #1
 80082ba:	d0f0      	beq.n	800829e <USB_CoreReset+0x36>

  return HAL_OK;
 80082bc:	2300      	movs	r3, #0
}
 80082be:	4618      	mov	r0, r3
 80082c0:	3714      	adds	r7, #20
 80082c2:	46bd      	mov	sp, r7
 80082c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082c8:	4770      	bx	lr
 80082ca:	bf00      	nop
 80082cc:	00030d40 	.word	0x00030d40

080082d0 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80082d0:	b580      	push	{r7, lr}
 80082d2:	b084      	sub	sp, #16
 80082d4:	af00      	add	r7, sp, #0
 80082d6:	6078      	str	r0, [r7, #4]
 80082d8:	460b      	mov	r3, r1
 80082da:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80082dc:	f44f 7007 	mov.w	r0, #540	; 0x21c
 80082e0:	f005 fbd0 	bl	800da84 <USBD_static_malloc>
 80082e4:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 80082e6:	68fb      	ldr	r3, [r7, #12]
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	d109      	bne.n	8008300 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	32b0      	adds	r2, #176	; 0xb0
 80082f6:	2100      	movs	r1, #0
 80082f8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 80082fc:	2302      	movs	r3, #2
 80082fe:	e0d4      	b.n	80084aa <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8008300:	f44f 7207 	mov.w	r2, #540	; 0x21c
 8008304:	2100      	movs	r1, #0
 8008306:	68f8      	ldr	r0, [r7, #12]
 8008308:	f005 fc40 	bl	800db8c <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	32b0      	adds	r2, #176	; 0xb0
 8008316:	68f9      	ldr	r1, [r7, #12]
 8008318:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	32b0      	adds	r2, #176	; 0xb0
 8008326:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	7c1b      	ldrb	r3, [r3, #16]
 8008334:	2b00      	cmp	r3, #0
 8008336:	d138      	bne.n	80083aa <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8008338:	4b5e      	ldr	r3, [pc, #376]	; (80084b4 <USBD_CDC_Init+0x1e4>)
 800833a:	7819      	ldrb	r1, [r3, #0]
 800833c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008340:	2202      	movs	r2, #2
 8008342:	6878      	ldr	r0, [r7, #4]
 8008344:	f005 fa7b 	bl	800d83e <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8008348:	4b5a      	ldr	r3, [pc, #360]	; (80084b4 <USBD_CDC_Init+0x1e4>)
 800834a:	781b      	ldrb	r3, [r3, #0]
 800834c:	f003 020f 	and.w	r2, r3, #15
 8008350:	6879      	ldr	r1, [r7, #4]
 8008352:	4613      	mov	r3, r2
 8008354:	009b      	lsls	r3, r3, #2
 8008356:	4413      	add	r3, r2
 8008358:	009b      	lsls	r3, r3, #2
 800835a:	440b      	add	r3, r1
 800835c:	3324      	adds	r3, #36	; 0x24
 800835e:	2201      	movs	r2, #1
 8008360:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8008362:	4b55      	ldr	r3, [pc, #340]	; (80084b8 <USBD_CDC_Init+0x1e8>)
 8008364:	7819      	ldrb	r1, [r3, #0]
 8008366:	f44f 7300 	mov.w	r3, #512	; 0x200
 800836a:	2202      	movs	r2, #2
 800836c:	6878      	ldr	r0, [r7, #4]
 800836e:	f005 fa66 	bl	800d83e <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8008372:	4b51      	ldr	r3, [pc, #324]	; (80084b8 <USBD_CDC_Init+0x1e8>)
 8008374:	781b      	ldrb	r3, [r3, #0]
 8008376:	f003 020f 	and.w	r2, r3, #15
 800837a:	6879      	ldr	r1, [r7, #4]
 800837c:	4613      	mov	r3, r2
 800837e:	009b      	lsls	r3, r3, #2
 8008380:	4413      	add	r3, r2
 8008382:	009b      	lsls	r3, r3, #2
 8008384:	440b      	add	r3, r1
 8008386:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800838a:	2201      	movs	r2, #1
 800838c:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800838e:	4b4b      	ldr	r3, [pc, #300]	; (80084bc <USBD_CDC_Init+0x1ec>)
 8008390:	781b      	ldrb	r3, [r3, #0]
 8008392:	f003 020f 	and.w	r2, r3, #15
 8008396:	6879      	ldr	r1, [r7, #4]
 8008398:	4613      	mov	r3, r2
 800839a:	009b      	lsls	r3, r3, #2
 800839c:	4413      	add	r3, r2
 800839e:	009b      	lsls	r3, r3, #2
 80083a0:	440b      	add	r3, r1
 80083a2:	3326      	adds	r3, #38	; 0x26
 80083a4:	2210      	movs	r2, #16
 80083a6:	801a      	strh	r2, [r3, #0]
 80083a8:	e035      	b.n	8008416 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80083aa:	4b42      	ldr	r3, [pc, #264]	; (80084b4 <USBD_CDC_Init+0x1e4>)
 80083ac:	7819      	ldrb	r1, [r3, #0]
 80083ae:	2340      	movs	r3, #64	; 0x40
 80083b0:	2202      	movs	r2, #2
 80083b2:	6878      	ldr	r0, [r7, #4]
 80083b4:	f005 fa43 	bl	800d83e <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80083b8:	4b3e      	ldr	r3, [pc, #248]	; (80084b4 <USBD_CDC_Init+0x1e4>)
 80083ba:	781b      	ldrb	r3, [r3, #0]
 80083bc:	f003 020f 	and.w	r2, r3, #15
 80083c0:	6879      	ldr	r1, [r7, #4]
 80083c2:	4613      	mov	r3, r2
 80083c4:	009b      	lsls	r3, r3, #2
 80083c6:	4413      	add	r3, r2
 80083c8:	009b      	lsls	r3, r3, #2
 80083ca:	440b      	add	r3, r1
 80083cc:	3324      	adds	r3, #36	; 0x24
 80083ce:	2201      	movs	r2, #1
 80083d0:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80083d2:	4b39      	ldr	r3, [pc, #228]	; (80084b8 <USBD_CDC_Init+0x1e8>)
 80083d4:	7819      	ldrb	r1, [r3, #0]
 80083d6:	2340      	movs	r3, #64	; 0x40
 80083d8:	2202      	movs	r2, #2
 80083da:	6878      	ldr	r0, [r7, #4]
 80083dc:	f005 fa2f 	bl	800d83e <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80083e0:	4b35      	ldr	r3, [pc, #212]	; (80084b8 <USBD_CDC_Init+0x1e8>)
 80083e2:	781b      	ldrb	r3, [r3, #0]
 80083e4:	f003 020f 	and.w	r2, r3, #15
 80083e8:	6879      	ldr	r1, [r7, #4]
 80083ea:	4613      	mov	r3, r2
 80083ec:	009b      	lsls	r3, r3, #2
 80083ee:	4413      	add	r3, r2
 80083f0:	009b      	lsls	r3, r3, #2
 80083f2:	440b      	add	r3, r1
 80083f4:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 80083f8:	2201      	movs	r2, #1
 80083fa:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 80083fc:	4b2f      	ldr	r3, [pc, #188]	; (80084bc <USBD_CDC_Init+0x1ec>)
 80083fe:	781b      	ldrb	r3, [r3, #0]
 8008400:	f003 020f 	and.w	r2, r3, #15
 8008404:	6879      	ldr	r1, [r7, #4]
 8008406:	4613      	mov	r3, r2
 8008408:	009b      	lsls	r3, r3, #2
 800840a:	4413      	add	r3, r2
 800840c:	009b      	lsls	r3, r3, #2
 800840e:	440b      	add	r3, r1
 8008410:	3326      	adds	r3, #38	; 0x26
 8008412:	2210      	movs	r2, #16
 8008414:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8008416:	4b29      	ldr	r3, [pc, #164]	; (80084bc <USBD_CDC_Init+0x1ec>)
 8008418:	7819      	ldrb	r1, [r3, #0]
 800841a:	2308      	movs	r3, #8
 800841c:	2203      	movs	r2, #3
 800841e:	6878      	ldr	r0, [r7, #4]
 8008420:	f005 fa0d 	bl	800d83e <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8008424:	4b25      	ldr	r3, [pc, #148]	; (80084bc <USBD_CDC_Init+0x1ec>)
 8008426:	781b      	ldrb	r3, [r3, #0]
 8008428:	f003 020f 	and.w	r2, r3, #15
 800842c:	6879      	ldr	r1, [r7, #4]
 800842e:	4613      	mov	r3, r2
 8008430:	009b      	lsls	r3, r3, #2
 8008432:	4413      	add	r3, r2
 8008434:	009b      	lsls	r3, r3, #2
 8008436:	440b      	add	r3, r1
 8008438:	3324      	adds	r3, #36	; 0x24
 800843a:	2201      	movs	r2, #1
 800843c:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800843e:	68fb      	ldr	r3, [r7, #12]
 8008440:	2200      	movs	r2, #0
 8008442:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800844c:	687a      	ldr	r2, [r7, #4]
 800844e:	33b0      	adds	r3, #176	; 0xb0
 8008450:	009b      	lsls	r3, r3, #2
 8008452:	4413      	add	r3, r2
 8008454:	685b      	ldr	r3, [r3, #4]
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	2200      	movs	r2, #0
 800845e:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 8008462:	68fb      	ldr	r3, [r7, #12]
 8008464:	2200      	movs	r2, #0
 8008466:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (hcdc->RxBuffer == NULL)
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8008470:	2b00      	cmp	r3, #0
 8008472:	d101      	bne.n	8008478 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8008474:	2302      	movs	r3, #2
 8008476:	e018      	b.n	80084aa <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	7c1b      	ldrb	r3, [r3, #16]
 800847c:	2b00      	cmp	r3, #0
 800847e:	d10a      	bne.n	8008496 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008480:	4b0d      	ldr	r3, [pc, #52]	; (80084b8 <USBD_CDC_Init+0x1e8>)
 8008482:	7819      	ldrb	r1, [r3, #0]
 8008484:	68fb      	ldr	r3, [r7, #12]
 8008486:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800848a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800848e:	6878      	ldr	r0, [r7, #4]
 8008490:	f005 fac4 	bl	800da1c <USBD_LL_PrepareReceive>
 8008494:	e008      	b.n	80084a8 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008496:	4b08      	ldr	r3, [pc, #32]	; (80084b8 <USBD_CDC_Init+0x1e8>)
 8008498:	7819      	ldrb	r1, [r3, #0]
 800849a:	68fb      	ldr	r3, [r7, #12]
 800849c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80084a0:	2340      	movs	r3, #64	; 0x40
 80084a2:	6878      	ldr	r0, [r7, #4]
 80084a4:	f005 faba 	bl	800da1c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80084a8:	2300      	movs	r3, #0
}
 80084aa:	4618      	mov	r0, r3
 80084ac:	3710      	adds	r7, #16
 80084ae:	46bd      	mov	sp, r7
 80084b0:	bd80      	pop	{r7, pc}
 80084b2:	bf00      	nop
 80084b4:	200004af 	.word	0x200004af
 80084b8:	200004b0 	.word	0x200004b0
 80084bc:	200004b1 	.word	0x200004b1

080084c0 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80084c0:	b580      	push	{r7, lr}
 80084c2:	b082      	sub	sp, #8
 80084c4:	af00      	add	r7, sp, #0
 80084c6:	6078      	str	r0, [r7, #4]
 80084c8:	460b      	mov	r3, r1
 80084ca:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 80084cc:	4b3a      	ldr	r3, [pc, #232]	; (80085b8 <USBD_CDC_DeInit+0xf8>)
 80084ce:	781b      	ldrb	r3, [r3, #0]
 80084d0:	4619      	mov	r1, r3
 80084d2:	6878      	ldr	r0, [r7, #4]
 80084d4:	f005 f9d9 	bl	800d88a <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 80084d8:	4b37      	ldr	r3, [pc, #220]	; (80085b8 <USBD_CDC_DeInit+0xf8>)
 80084da:	781b      	ldrb	r3, [r3, #0]
 80084dc:	f003 020f 	and.w	r2, r3, #15
 80084e0:	6879      	ldr	r1, [r7, #4]
 80084e2:	4613      	mov	r3, r2
 80084e4:	009b      	lsls	r3, r3, #2
 80084e6:	4413      	add	r3, r2
 80084e8:	009b      	lsls	r3, r3, #2
 80084ea:	440b      	add	r3, r1
 80084ec:	3324      	adds	r3, #36	; 0x24
 80084ee:	2200      	movs	r2, #0
 80084f0:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 80084f2:	4b32      	ldr	r3, [pc, #200]	; (80085bc <USBD_CDC_DeInit+0xfc>)
 80084f4:	781b      	ldrb	r3, [r3, #0]
 80084f6:	4619      	mov	r1, r3
 80084f8:	6878      	ldr	r0, [r7, #4]
 80084fa:	f005 f9c6 	bl	800d88a <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 80084fe:	4b2f      	ldr	r3, [pc, #188]	; (80085bc <USBD_CDC_DeInit+0xfc>)
 8008500:	781b      	ldrb	r3, [r3, #0]
 8008502:	f003 020f 	and.w	r2, r3, #15
 8008506:	6879      	ldr	r1, [r7, #4]
 8008508:	4613      	mov	r3, r2
 800850a:	009b      	lsls	r3, r3, #2
 800850c:	4413      	add	r3, r2
 800850e:	009b      	lsls	r3, r3, #2
 8008510:	440b      	add	r3, r1
 8008512:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8008516:	2200      	movs	r2, #0
 8008518:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800851a:	4b29      	ldr	r3, [pc, #164]	; (80085c0 <USBD_CDC_DeInit+0x100>)
 800851c:	781b      	ldrb	r3, [r3, #0]
 800851e:	4619      	mov	r1, r3
 8008520:	6878      	ldr	r0, [r7, #4]
 8008522:	f005 f9b2 	bl	800d88a <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8008526:	4b26      	ldr	r3, [pc, #152]	; (80085c0 <USBD_CDC_DeInit+0x100>)
 8008528:	781b      	ldrb	r3, [r3, #0]
 800852a:	f003 020f 	and.w	r2, r3, #15
 800852e:	6879      	ldr	r1, [r7, #4]
 8008530:	4613      	mov	r3, r2
 8008532:	009b      	lsls	r3, r3, #2
 8008534:	4413      	add	r3, r2
 8008536:	009b      	lsls	r3, r3, #2
 8008538:	440b      	add	r3, r1
 800853a:	3324      	adds	r3, #36	; 0x24
 800853c:	2200      	movs	r2, #0
 800853e:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8008540:	4b1f      	ldr	r3, [pc, #124]	; (80085c0 <USBD_CDC_DeInit+0x100>)
 8008542:	781b      	ldrb	r3, [r3, #0]
 8008544:	f003 020f 	and.w	r2, r3, #15
 8008548:	6879      	ldr	r1, [r7, #4]
 800854a:	4613      	mov	r3, r2
 800854c:	009b      	lsls	r3, r3, #2
 800854e:	4413      	add	r3, r2
 8008550:	009b      	lsls	r3, r3, #2
 8008552:	440b      	add	r3, r1
 8008554:	3326      	adds	r3, #38	; 0x26
 8008556:	2200      	movs	r2, #0
 8008558:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	32b0      	adds	r2, #176	; 0xb0
 8008564:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008568:	2b00      	cmp	r3, #0
 800856a:	d01f      	beq.n	80085ac <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8008572:	687a      	ldr	r2, [r7, #4]
 8008574:	33b0      	adds	r3, #176	; 0xb0
 8008576:	009b      	lsls	r3, r3, #2
 8008578:	4413      	add	r3, r2
 800857a:	685b      	ldr	r3, [r3, #4]
 800857c:	685b      	ldr	r3, [r3, #4]
 800857e:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	32b0      	adds	r2, #176	; 0xb0
 800858a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800858e:	4618      	mov	r0, r3
 8008590:	f005 fa86 	bl	800daa0 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	32b0      	adds	r2, #176	; 0xb0
 800859e:	2100      	movs	r1, #0
 80085a0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	2200      	movs	r2, #0
 80085a8:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 80085ac:	2300      	movs	r3, #0
}
 80085ae:	4618      	mov	r0, r3
 80085b0:	3708      	adds	r7, #8
 80085b2:	46bd      	mov	sp, r7
 80085b4:	bd80      	pop	{r7, pc}
 80085b6:	bf00      	nop
 80085b8:	200004af 	.word	0x200004af
 80085bc:	200004b0 	.word	0x200004b0
 80085c0:	200004b1 	.word	0x200004b1

080085c4 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 80085c4:	b580      	push	{r7, lr}
 80085c6:	b086      	sub	sp, #24
 80085c8:	af00      	add	r7, sp, #0
 80085ca:	6078      	str	r0, [r7, #4]
 80085cc:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	32b0      	adds	r2, #176	; 0xb0
 80085d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80085dc:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 80085de:	2300      	movs	r3, #0
 80085e0:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 80085e2:	2300      	movs	r3, #0
 80085e4:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 80085e6:	2300      	movs	r3, #0
 80085e8:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 80085ea:	693b      	ldr	r3, [r7, #16]
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	d101      	bne.n	80085f4 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 80085f0:	2303      	movs	r3, #3
 80085f2:	e0bf      	b.n	8008774 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80085f4:	683b      	ldr	r3, [r7, #0]
 80085f6:	781b      	ldrb	r3, [r3, #0]
 80085f8:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80085fc:	2b00      	cmp	r3, #0
 80085fe:	d050      	beq.n	80086a2 <USBD_CDC_Setup+0xde>
 8008600:	2b20      	cmp	r3, #32
 8008602:	f040 80af 	bne.w	8008764 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8008606:	683b      	ldr	r3, [r7, #0]
 8008608:	88db      	ldrh	r3, [r3, #6]
 800860a:	2b00      	cmp	r3, #0
 800860c:	d03a      	beq.n	8008684 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800860e:	683b      	ldr	r3, [r7, #0]
 8008610:	781b      	ldrb	r3, [r3, #0]
 8008612:	b25b      	sxtb	r3, r3
 8008614:	2b00      	cmp	r3, #0
 8008616:	da1b      	bge.n	8008650 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800861e:	687a      	ldr	r2, [r7, #4]
 8008620:	33b0      	adds	r3, #176	; 0xb0
 8008622:	009b      	lsls	r3, r3, #2
 8008624:	4413      	add	r3, r2
 8008626:	685b      	ldr	r3, [r3, #4]
 8008628:	689b      	ldr	r3, [r3, #8]
 800862a:	683a      	ldr	r2, [r7, #0]
 800862c:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800862e:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8008630:	683a      	ldr	r2, [r7, #0]
 8008632:	88d2      	ldrh	r2, [r2, #6]
 8008634:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8008636:	683b      	ldr	r3, [r7, #0]
 8008638:	88db      	ldrh	r3, [r3, #6]
 800863a:	2b07      	cmp	r3, #7
 800863c:	bf28      	it	cs
 800863e:	2307      	movcs	r3, #7
 8008640:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8008642:	693b      	ldr	r3, [r7, #16]
 8008644:	89fa      	ldrh	r2, [r7, #14]
 8008646:	4619      	mov	r1, r3
 8008648:	6878      	ldr	r0, [r7, #4]
 800864a:	f001 fd89 	bl	800a160 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800864e:	e090      	b.n	8008772 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8008650:	683b      	ldr	r3, [r7, #0]
 8008652:	785a      	ldrb	r2, [r3, #1]
 8008654:	693b      	ldr	r3, [r7, #16]
 8008656:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800865a:	683b      	ldr	r3, [r7, #0]
 800865c:	88db      	ldrh	r3, [r3, #6]
 800865e:	2b3f      	cmp	r3, #63	; 0x3f
 8008660:	d803      	bhi.n	800866a <USBD_CDC_Setup+0xa6>
 8008662:	683b      	ldr	r3, [r7, #0]
 8008664:	88db      	ldrh	r3, [r3, #6]
 8008666:	b2da      	uxtb	r2, r3
 8008668:	e000      	b.n	800866c <USBD_CDC_Setup+0xa8>
 800866a:	2240      	movs	r2, #64	; 0x40
 800866c:	693b      	ldr	r3, [r7, #16]
 800866e:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8008672:	6939      	ldr	r1, [r7, #16]
 8008674:	693b      	ldr	r3, [r7, #16]
 8008676:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 800867a:	461a      	mov	r2, r3
 800867c:	6878      	ldr	r0, [r7, #4]
 800867e:	f001 fd9b 	bl	800a1b8 <USBD_CtlPrepareRx>
      break;
 8008682:	e076      	b.n	8008772 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800868a:	687a      	ldr	r2, [r7, #4]
 800868c:	33b0      	adds	r3, #176	; 0xb0
 800868e:	009b      	lsls	r3, r3, #2
 8008690:	4413      	add	r3, r2
 8008692:	685b      	ldr	r3, [r3, #4]
 8008694:	689b      	ldr	r3, [r3, #8]
 8008696:	683a      	ldr	r2, [r7, #0]
 8008698:	7850      	ldrb	r0, [r2, #1]
 800869a:	2200      	movs	r2, #0
 800869c:	6839      	ldr	r1, [r7, #0]
 800869e:	4798      	blx	r3
      break;
 80086a0:	e067      	b.n	8008772 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80086a2:	683b      	ldr	r3, [r7, #0]
 80086a4:	785b      	ldrb	r3, [r3, #1]
 80086a6:	2b0b      	cmp	r3, #11
 80086a8:	d851      	bhi.n	800874e <USBD_CDC_Setup+0x18a>
 80086aa:	a201      	add	r2, pc, #4	; (adr r2, 80086b0 <USBD_CDC_Setup+0xec>)
 80086ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80086b0:	080086e1 	.word	0x080086e1
 80086b4:	0800875d 	.word	0x0800875d
 80086b8:	0800874f 	.word	0x0800874f
 80086bc:	0800874f 	.word	0x0800874f
 80086c0:	0800874f 	.word	0x0800874f
 80086c4:	0800874f 	.word	0x0800874f
 80086c8:	0800874f 	.word	0x0800874f
 80086cc:	0800874f 	.word	0x0800874f
 80086d0:	0800874f 	.word	0x0800874f
 80086d4:	0800874f 	.word	0x0800874f
 80086d8:	0800870b 	.word	0x0800870b
 80086dc:	08008735 	.word	0x08008735
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80086e6:	b2db      	uxtb	r3, r3
 80086e8:	2b03      	cmp	r3, #3
 80086ea:	d107      	bne.n	80086fc <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 80086ec:	f107 030a 	add.w	r3, r7, #10
 80086f0:	2202      	movs	r2, #2
 80086f2:	4619      	mov	r1, r3
 80086f4:	6878      	ldr	r0, [r7, #4]
 80086f6:	f001 fd33 	bl	800a160 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80086fa:	e032      	b.n	8008762 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80086fc:	6839      	ldr	r1, [r7, #0]
 80086fe:	6878      	ldr	r0, [r7, #4]
 8008700:	f001 fcbd 	bl	800a07e <USBD_CtlError>
            ret = USBD_FAIL;
 8008704:	2303      	movs	r3, #3
 8008706:	75fb      	strb	r3, [r7, #23]
          break;
 8008708:	e02b      	b.n	8008762 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008710:	b2db      	uxtb	r3, r3
 8008712:	2b03      	cmp	r3, #3
 8008714:	d107      	bne.n	8008726 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8008716:	f107 030d 	add.w	r3, r7, #13
 800871a:	2201      	movs	r2, #1
 800871c:	4619      	mov	r1, r3
 800871e:	6878      	ldr	r0, [r7, #4]
 8008720:	f001 fd1e 	bl	800a160 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008724:	e01d      	b.n	8008762 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8008726:	6839      	ldr	r1, [r7, #0]
 8008728:	6878      	ldr	r0, [r7, #4]
 800872a:	f001 fca8 	bl	800a07e <USBD_CtlError>
            ret = USBD_FAIL;
 800872e:	2303      	movs	r3, #3
 8008730:	75fb      	strb	r3, [r7, #23]
          break;
 8008732:	e016      	b.n	8008762 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800873a:	b2db      	uxtb	r3, r3
 800873c:	2b03      	cmp	r3, #3
 800873e:	d00f      	beq.n	8008760 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8008740:	6839      	ldr	r1, [r7, #0]
 8008742:	6878      	ldr	r0, [r7, #4]
 8008744:	f001 fc9b 	bl	800a07e <USBD_CtlError>
            ret = USBD_FAIL;
 8008748:	2303      	movs	r3, #3
 800874a:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800874c:	e008      	b.n	8008760 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800874e:	6839      	ldr	r1, [r7, #0]
 8008750:	6878      	ldr	r0, [r7, #4]
 8008752:	f001 fc94 	bl	800a07e <USBD_CtlError>
          ret = USBD_FAIL;
 8008756:	2303      	movs	r3, #3
 8008758:	75fb      	strb	r3, [r7, #23]
          break;
 800875a:	e002      	b.n	8008762 <USBD_CDC_Setup+0x19e>
          break;
 800875c:	bf00      	nop
 800875e:	e008      	b.n	8008772 <USBD_CDC_Setup+0x1ae>
          break;
 8008760:	bf00      	nop
      }
      break;
 8008762:	e006      	b.n	8008772 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8008764:	6839      	ldr	r1, [r7, #0]
 8008766:	6878      	ldr	r0, [r7, #4]
 8008768:	f001 fc89 	bl	800a07e <USBD_CtlError>
      ret = USBD_FAIL;
 800876c:	2303      	movs	r3, #3
 800876e:	75fb      	strb	r3, [r7, #23]
      break;
 8008770:	bf00      	nop
  }

  return (uint8_t)ret;
 8008772:	7dfb      	ldrb	r3, [r7, #23]
}
 8008774:	4618      	mov	r0, r3
 8008776:	3718      	adds	r7, #24
 8008778:	46bd      	mov	sp, r7
 800877a:	bd80      	pop	{r7, pc}

0800877c <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800877c:	b580      	push	{r7, lr}
 800877e:	b084      	sub	sp, #16
 8008780:	af00      	add	r7, sp, #0
 8008782:	6078      	str	r0, [r7, #4]
 8008784:	460b      	mov	r3, r1
 8008786:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800878e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	32b0      	adds	r2, #176	; 0xb0
 800879a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800879e:	2b00      	cmp	r3, #0
 80087a0:	d101      	bne.n	80087a6 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 80087a2:	2303      	movs	r3, #3
 80087a4:	e065      	b.n	8008872 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	32b0      	adds	r2, #176	; 0xb0
 80087b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80087b4:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80087b6:	78fb      	ldrb	r3, [r7, #3]
 80087b8:	f003 020f 	and.w	r2, r3, #15
 80087bc:	6879      	ldr	r1, [r7, #4]
 80087be:	4613      	mov	r3, r2
 80087c0:	009b      	lsls	r3, r3, #2
 80087c2:	4413      	add	r3, r2
 80087c4:	009b      	lsls	r3, r3, #2
 80087c6:	440b      	add	r3, r1
 80087c8:	3318      	adds	r3, #24
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	2b00      	cmp	r3, #0
 80087ce:	d02f      	beq.n	8008830 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 80087d0:	78fb      	ldrb	r3, [r7, #3]
 80087d2:	f003 020f 	and.w	r2, r3, #15
 80087d6:	6879      	ldr	r1, [r7, #4]
 80087d8:	4613      	mov	r3, r2
 80087da:	009b      	lsls	r3, r3, #2
 80087dc:	4413      	add	r3, r2
 80087de:	009b      	lsls	r3, r3, #2
 80087e0:	440b      	add	r3, r1
 80087e2:	3318      	adds	r3, #24
 80087e4:	681a      	ldr	r2, [r3, #0]
 80087e6:	78fb      	ldrb	r3, [r7, #3]
 80087e8:	f003 010f 	and.w	r1, r3, #15
 80087ec:	68f8      	ldr	r0, [r7, #12]
 80087ee:	460b      	mov	r3, r1
 80087f0:	00db      	lsls	r3, r3, #3
 80087f2:	440b      	add	r3, r1
 80087f4:	009b      	lsls	r3, r3, #2
 80087f6:	4403      	add	r3, r0
 80087f8:	3348      	adds	r3, #72	; 0x48
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	fbb2 f1f3 	udiv	r1, r2, r3
 8008800:	fb01 f303 	mul.w	r3, r1, r3
 8008804:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8008806:	2b00      	cmp	r3, #0
 8008808:	d112      	bne.n	8008830 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800880a:	78fb      	ldrb	r3, [r7, #3]
 800880c:	f003 020f 	and.w	r2, r3, #15
 8008810:	6879      	ldr	r1, [r7, #4]
 8008812:	4613      	mov	r3, r2
 8008814:	009b      	lsls	r3, r3, #2
 8008816:	4413      	add	r3, r2
 8008818:	009b      	lsls	r3, r3, #2
 800881a:	440b      	add	r3, r1
 800881c:	3318      	adds	r3, #24
 800881e:	2200      	movs	r2, #0
 8008820:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8008822:	78f9      	ldrb	r1, [r7, #3]
 8008824:	2300      	movs	r3, #0
 8008826:	2200      	movs	r2, #0
 8008828:	6878      	ldr	r0, [r7, #4]
 800882a:	f005 f8d6 	bl	800d9da <USBD_LL_Transmit>
 800882e:	e01f      	b.n	8008870 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8008830:	68bb      	ldr	r3, [r7, #8]
 8008832:	2200      	movs	r2, #0
 8008834:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800883e:	687a      	ldr	r2, [r7, #4]
 8008840:	33b0      	adds	r3, #176	; 0xb0
 8008842:	009b      	lsls	r3, r3, #2
 8008844:	4413      	add	r3, r2
 8008846:	685b      	ldr	r3, [r3, #4]
 8008848:	691b      	ldr	r3, [r3, #16]
 800884a:	2b00      	cmp	r3, #0
 800884c:	d010      	beq.n	8008870 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8008854:	687a      	ldr	r2, [r7, #4]
 8008856:	33b0      	adds	r3, #176	; 0xb0
 8008858:	009b      	lsls	r3, r3, #2
 800885a:	4413      	add	r3, r2
 800885c:	685b      	ldr	r3, [r3, #4]
 800885e:	691b      	ldr	r3, [r3, #16]
 8008860:	68ba      	ldr	r2, [r7, #8]
 8008862:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 8008866:	68ba      	ldr	r2, [r7, #8]
 8008868:	f502 7104 	add.w	r1, r2, #528	; 0x210
 800886c:	78fa      	ldrb	r2, [r7, #3]
 800886e:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8008870:	2300      	movs	r3, #0
}
 8008872:	4618      	mov	r0, r3
 8008874:	3710      	adds	r7, #16
 8008876:	46bd      	mov	sp, r7
 8008878:	bd80      	pop	{r7, pc}

0800887a <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800887a:	b580      	push	{r7, lr}
 800887c:	b084      	sub	sp, #16
 800887e:	af00      	add	r7, sp, #0
 8008880:	6078      	str	r0, [r7, #4]
 8008882:	460b      	mov	r3, r1
 8008884:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	32b0      	adds	r2, #176	; 0xb0
 8008890:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008894:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	32b0      	adds	r2, #176	; 0xb0
 80088a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80088a4:	2b00      	cmp	r3, #0
 80088a6:	d101      	bne.n	80088ac <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 80088a8:	2303      	movs	r3, #3
 80088aa:	e01a      	b.n	80088e2 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80088ac:	78fb      	ldrb	r3, [r7, #3]
 80088ae:	4619      	mov	r1, r3
 80088b0:	6878      	ldr	r0, [r7, #4]
 80088b2:	f005 f8d4 	bl	800da5e <USBD_LL_GetRxDataSize>
 80088b6:	4602      	mov	r2, r0
 80088b8:	68fb      	ldr	r3, [r7, #12]
 80088ba:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80088c4:	687a      	ldr	r2, [r7, #4]
 80088c6:	33b0      	adds	r3, #176	; 0xb0
 80088c8:	009b      	lsls	r3, r3, #2
 80088ca:	4413      	add	r3, r2
 80088cc:	685b      	ldr	r3, [r3, #4]
 80088ce:	68db      	ldr	r3, [r3, #12]
 80088d0:	68fa      	ldr	r2, [r7, #12]
 80088d2:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 80088d6:	68fa      	ldr	r2, [r7, #12]
 80088d8:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 80088dc:	4611      	mov	r1, r2
 80088de:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 80088e0:	2300      	movs	r3, #0
}
 80088e2:	4618      	mov	r0, r3
 80088e4:	3710      	adds	r7, #16
 80088e6:	46bd      	mov	sp, r7
 80088e8:	bd80      	pop	{r7, pc}

080088ea <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80088ea:	b580      	push	{r7, lr}
 80088ec:	b084      	sub	sp, #16
 80088ee:	af00      	add	r7, sp, #0
 80088f0:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	32b0      	adds	r2, #176	; 0xb0
 80088fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008900:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8008902:	68fb      	ldr	r3, [r7, #12]
 8008904:	2b00      	cmp	r3, #0
 8008906:	d101      	bne.n	800890c <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8008908:	2303      	movs	r3, #3
 800890a:	e025      	b.n	8008958 <USBD_CDC_EP0_RxReady+0x6e>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8008912:	687a      	ldr	r2, [r7, #4]
 8008914:	33b0      	adds	r3, #176	; 0xb0
 8008916:	009b      	lsls	r3, r3, #2
 8008918:	4413      	add	r3, r2
 800891a:	685b      	ldr	r3, [r3, #4]
 800891c:	2b00      	cmp	r3, #0
 800891e:	d01a      	beq.n	8008956 <USBD_CDC_EP0_RxReady+0x6c>
 8008920:	68fb      	ldr	r3, [r7, #12]
 8008922:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8008926:	2bff      	cmp	r3, #255	; 0xff
 8008928:	d015      	beq.n	8008956 <USBD_CDC_EP0_RxReady+0x6c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8008930:	687a      	ldr	r2, [r7, #4]
 8008932:	33b0      	adds	r3, #176	; 0xb0
 8008934:	009b      	lsls	r3, r3, #2
 8008936:	4413      	add	r3, r2
 8008938:	685b      	ldr	r3, [r3, #4]
 800893a:	689b      	ldr	r3, [r3, #8]
 800893c:	68fa      	ldr	r2, [r7, #12]
 800893e:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                                     (uint8_t *)hcdc->data,
 8008942:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8008944:	68fa      	ldr	r2, [r7, #12]
 8008946:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800894a:	b292      	uxth	r2, r2
 800894c:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800894e:	68fb      	ldr	r3, [r7, #12]
 8008950:	22ff      	movs	r2, #255	; 0xff
 8008952:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 8008956:	2300      	movs	r3, #0
}
 8008958:	4618      	mov	r0, r3
 800895a:	3710      	adds	r7, #16
 800895c:	46bd      	mov	sp, r7
 800895e:	bd80      	pop	{r7, pc}

08008960 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8008960:	b580      	push	{r7, lr}
 8008962:	b086      	sub	sp, #24
 8008964:	af00      	add	r7, sp, #0
 8008966:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8008968:	2182      	movs	r1, #130	; 0x82
 800896a:	4818      	ldr	r0, [pc, #96]	; (80089cc <USBD_CDC_GetFSCfgDesc+0x6c>)
 800896c:	f000 fd4f 	bl	800940e <USBD_GetEpDesc>
 8008970:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8008972:	2101      	movs	r1, #1
 8008974:	4815      	ldr	r0, [pc, #84]	; (80089cc <USBD_CDC_GetFSCfgDesc+0x6c>)
 8008976:	f000 fd4a 	bl	800940e <USBD_GetEpDesc>
 800897a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800897c:	2181      	movs	r1, #129	; 0x81
 800897e:	4813      	ldr	r0, [pc, #76]	; (80089cc <USBD_CDC_GetFSCfgDesc+0x6c>)
 8008980:	f000 fd45 	bl	800940e <USBD_GetEpDesc>
 8008984:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8008986:	697b      	ldr	r3, [r7, #20]
 8008988:	2b00      	cmp	r3, #0
 800898a:	d002      	beq.n	8008992 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800898c:	697b      	ldr	r3, [r7, #20]
 800898e:	2210      	movs	r2, #16
 8008990:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8008992:	693b      	ldr	r3, [r7, #16]
 8008994:	2b00      	cmp	r3, #0
 8008996:	d006      	beq.n	80089a6 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008998:	693b      	ldr	r3, [r7, #16]
 800899a:	2200      	movs	r2, #0
 800899c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80089a0:	711a      	strb	r2, [r3, #4]
 80089a2:	2200      	movs	r2, #0
 80089a4:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	2b00      	cmp	r3, #0
 80089aa:	d006      	beq.n	80089ba <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80089ac:	68fb      	ldr	r3, [r7, #12]
 80089ae:	2200      	movs	r2, #0
 80089b0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80089b4:	711a      	strb	r2, [r3, #4]
 80089b6:	2200      	movs	r2, #0
 80089b8:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	2243      	movs	r2, #67	; 0x43
 80089be:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80089c0:	4b02      	ldr	r3, [pc, #8]	; (80089cc <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 80089c2:	4618      	mov	r0, r3
 80089c4:	3718      	adds	r7, #24
 80089c6:	46bd      	mov	sp, r7
 80089c8:	bd80      	pop	{r7, pc}
 80089ca:	bf00      	nop
 80089cc:	2000046c 	.word	0x2000046c

080089d0 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 80089d0:	b580      	push	{r7, lr}
 80089d2:	b086      	sub	sp, #24
 80089d4:	af00      	add	r7, sp, #0
 80089d6:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80089d8:	2182      	movs	r1, #130	; 0x82
 80089da:	4818      	ldr	r0, [pc, #96]	; (8008a3c <USBD_CDC_GetHSCfgDesc+0x6c>)
 80089dc:	f000 fd17 	bl	800940e <USBD_GetEpDesc>
 80089e0:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80089e2:	2101      	movs	r1, #1
 80089e4:	4815      	ldr	r0, [pc, #84]	; (8008a3c <USBD_CDC_GetHSCfgDesc+0x6c>)
 80089e6:	f000 fd12 	bl	800940e <USBD_GetEpDesc>
 80089ea:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80089ec:	2181      	movs	r1, #129	; 0x81
 80089ee:	4813      	ldr	r0, [pc, #76]	; (8008a3c <USBD_CDC_GetHSCfgDesc+0x6c>)
 80089f0:	f000 fd0d 	bl	800940e <USBD_GetEpDesc>
 80089f4:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80089f6:	697b      	ldr	r3, [r7, #20]
 80089f8:	2b00      	cmp	r3, #0
 80089fa:	d002      	beq.n	8008a02 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 80089fc:	697b      	ldr	r3, [r7, #20]
 80089fe:	2210      	movs	r2, #16
 8008a00:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8008a02:	693b      	ldr	r3, [r7, #16]
 8008a04:	2b00      	cmp	r3, #0
 8008a06:	d006      	beq.n	8008a16 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8008a08:	693b      	ldr	r3, [r7, #16]
 8008a0a:	2200      	movs	r2, #0
 8008a0c:	711a      	strb	r2, [r3, #4]
 8008a0e:	2200      	movs	r2, #0
 8008a10:	f042 0202 	orr.w	r2, r2, #2
 8008a14:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8008a16:	68fb      	ldr	r3, [r7, #12]
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	d006      	beq.n	8008a2a <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	2200      	movs	r2, #0
 8008a20:	711a      	strb	r2, [r3, #4]
 8008a22:	2200      	movs	r2, #0
 8008a24:	f042 0202 	orr.w	r2, r2, #2
 8008a28:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	2243      	movs	r2, #67	; 0x43
 8008a2e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8008a30:	4b02      	ldr	r3, [pc, #8]	; (8008a3c <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8008a32:	4618      	mov	r0, r3
 8008a34:	3718      	adds	r7, #24
 8008a36:	46bd      	mov	sp, r7
 8008a38:	bd80      	pop	{r7, pc}
 8008a3a:	bf00      	nop
 8008a3c:	2000046c 	.word	0x2000046c

08008a40 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8008a40:	b580      	push	{r7, lr}
 8008a42:	b086      	sub	sp, #24
 8008a44:	af00      	add	r7, sp, #0
 8008a46:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8008a48:	2182      	movs	r1, #130	; 0x82
 8008a4a:	4818      	ldr	r0, [pc, #96]	; (8008aac <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8008a4c:	f000 fcdf 	bl	800940e <USBD_GetEpDesc>
 8008a50:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8008a52:	2101      	movs	r1, #1
 8008a54:	4815      	ldr	r0, [pc, #84]	; (8008aac <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8008a56:	f000 fcda 	bl	800940e <USBD_GetEpDesc>
 8008a5a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8008a5c:	2181      	movs	r1, #129	; 0x81
 8008a5e:	4813      	ldr	r0, [pc, #76]	; (8008aac <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8008a60:	f000 fcd5 	bl	800940e <USBD_GetEpDesc>
 8008a64:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8008a66:	697b      	ldr	r3, [r7, #20]
 8008a68:	2b00      	cmp	r3, #0
 8008a6a:	d002      	beq.n	8008a72 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8008a6c:	697b      	ldr	r3, [r7, #20]
 8008a6e:	2210      	movs	r2, #16
 8008a70:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8008a72:	693b      	ldr	r3, [r7, #16]
 8008a74:	2b00      	cmp	r3, #0
 8008a76:	d006      	beq.n	8008a86 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008a78:	693b      	ldr	r3, [r7, #16]
 8008a7a:	2200      	movs	r2, #0
 8008a7c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008a80:	711a      	strb	r2, [r3, #4]
 8008a82:	2200      	movs	r2, #0
 8008a84:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8008a86:	68fb      	ldr	r3, [r7, #12]
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	d006      	beq.n	8008a9a <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	2200      	movs	r2, #0
 8008a90:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008a94:	711a      	strb	r2, [r3, #4]
 8008a96:	2200      	movs	r2, #0
 8008a98:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	2243      	movs	r2, #67	; 0x43
 8008a9e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8008aa0:	4b02      	ldr	r3, [pc, #8]	; (8008aac <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8008aa2:	4618      	mov	r0, r3
 8008aa4:	3718      	adds	r7, #24
 8008aa6:	46bd      	mov	sp, r7
 8008aa8:	bd80      	pop	{r7, pc}
 8008aaa:	bf00      	nop
 8008aac:	2000046c 	.word	0x2000046c

08008ab0 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8008ab0:	b480      	push	{r7}
 8008ab2:	b083      	sub	sp, #12
 8008ab4:	af00      	add	r7, sp, #0
 8008ab6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	220a      	movs	r2, #10
 8008abc:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8008abe:	4b03      	ldr	r3, [pc, #12]	; (8008acc <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8008ac0:	4618      	mov	r0, r3
 8008ac2:	370c      	adds	r7, #12
 8008ac4:	46bd      	mov	sp, r7
 8008ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aca:	4770      	bx	lr
 8008acc:	20000428 	.word	0x20000428

08008ad0 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8008ad0:	b480      	push	{r7}
 8008ad2:	b083      	sub	sp, #12
 8008ad4:	af00      	add	r7, sp, #0
 8008ad6:	6078      	str	r0, [r7, #4]
 8008ad8:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8008ada:	683b      	ldr	r3, [r7, #0]
 8008adc:	2b00      	cmp	r3, #0
 8008ade:	d101      	bne.n	8008ae4 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8008ae0:	2303      	movs	r3, #3
 8008ae2:	e009      	b.n	8008af8 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8008aea:	687a      	ldr	r2, [r7, #4]
 8008aec:	33b0      	adds	r3, #176	; 0xb0
 8008aee:	009b      	lsls	r3, r3, #2
 8008af0:	4413      	add	r3, r2
 8008af2:	683a      	ldr	r2, [r7, #0]
 8008af4:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8008af6:	2300      	movs	r3, #0
}
 8008af8:	4618      	mov	r0, r3
 8008afa:	370c      	adds	r7, #12
 8008afc:	46bd      	mov	sp, r7
 8008afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b02:	4770      	bx	lr

08008b04 <USBD_CDC_SetTxBuffer>:
  * @param  length: Tx Buffer length
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8008b04:	b480      	push	{r7}
 8008b06:	b087      	sub	sp, #28
 8008b08:	af00      	add	r7, sp, #0
 8008b0a:	60f8      	str	r0, [r7, #12]
 8008b0c:	60b9      	str	r1, [r7, #8]
 8008b0e:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008b10:	68fb      	ldr	r3, [r7, #12]
 8008b12:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008b16:	68fb      	ldr	r3, [r7, #12]
 8008b18:	32b0      	adds	r2, #176	; 0xb0
 8008b1a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b1e:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 8008b20:	697b      	ldr	r3, [r7, #20]
 8008b22:	2b00      	cmp	r3, #0
 8008b24:	d101      	bne.n	8008b2a <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8008b26:	2303      	movs	r3, #3
 8008b28:	e008      	b.n	8008b3c <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8008b2a:	697b      	ldr	r3, [r7, #20]
 8008b2c:	68ba      	ldr	r2, [r7, #8]
 8008b2e:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8008b32:	697b      	ldr	r3, [r7, #20]
 8008b34:	687a      	ldr	r2, [r7, #4]
 8008b36:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 8008b3a:	2300      	movs	r3, #0
}
 8008b3c:	4618      	mov	r0, r3
 8008b3e:	371c      	adds	r7, #28
 8008b40:	46bd      	mov	sp, r7
 8008b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b46:	4770      	bx	lr

08008b48 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8008b48:	b480      	push	{r7}
 8008b4a:	b085      	sub	sp, #20
 8008b4c:	af00      	add	r7, sp, #0
 8008b4e:	6078      	str	r0, [r7, #4]
 8008b50:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	32b0      	adds	r2, #176	; 0xb0
 8008b5c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b60:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8008b62:	68fb      	ldr	r3, [r7, #12]
 8008b64:	2b00      	cmp	r3, #0
 8008b66:	d101      	bne.n	8008b6c <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8008b68:	2303      	movs	r3, #3
 8008b6a:	e004      	b.n	8008b76 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8008b6c:	68fb      	ldr	r3, [r7, #12]
 8008b6e:	683a      	ldr	r2, [r7, #0]
 8008b70:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 8008b74:	2300      	movs	r3, #0
}
 8008b76:	4618      	mov	r0, r3
 8008b78:	3714      	adds	r7, #20
 8008b7a:	46bd      	mov	sp, r7
 8008b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b80:	4770      	bx	lr
	...

08008b84 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8008b84:	b580      	push	{r7, lr}
 8008b86:	b084      	sub	sp, #16
 8008b88:	af00      	add	r7, sp, #0
 8008b8a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	32b0      	adds	r2, #176	; 0xb0
 8008b96:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b9a:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 8008b9c:	2301      	movs	r3, #1
 8008b9e:	73fb      	strb	r3, [r7, #15]

#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */
  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	32b0      	adds	r2, #176	; 0xb0
 8008baa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	d101      	bne.n	8008bb6 <USBD_CDC_TransmitPacket+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8008bb2:	2303      	movs	r3, #3
 8008bb4:	e025      	b.n	8008c02 <USBD_CDC_TransmitPacket+0x7e>
  }

  if (hcdc->TxState == 0U)
 8008bb6:	68bb      	ldr	r3, [r7, #8]
 8008bb8:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	d11f      	bne.n	8008c00 <USBD_CDC_TransmitPacket+0x7c>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8008bc0:	68bb      	ldr	r3, [r7, #8]
 8008bc2:	2201      	movs	r2, #1
 8008bc4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8008bc8:	4b10      	ldr	r3, [pc, #64]	; (8008c0c <USBD_CDC_TransmitPacket+0x88>)
 8008bca:	781b      	ldrb	r3, [r3, #0]
 8008bcc:	f003 020f 	and.w	r2, r3, #15
 8008bd0:	68bb      	ldr	r3, [r7, #8]
 8008bd2:	f8d3 1210 	ldr.w	r1, [r3, #528]	; 0x210
 8008bd6:	6878      	ldr	r0, [r7, #4]
 8008bd8:	4613      	mov	r3, r2
 8008bda:	009b      	lsls	r3, r3, #2
 8008bdc:	4413      	add	r3, r2
 8008bde:	009b      	lsls	r3, r3, #2
 8008be0:	4403      	add	r3, r0
 8008be2:	3318      	adds	r3, #24
 8008be4:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8008be6:	4b09      	ldr	r3, [pc, #36]	; (8008c0c <USBD_CDC_TransmitPacket+0x88>)
 8008be8:	7819      	ldrb	r1, [r3, #0]
 8008bea:	68bb      	ldr	r3, [r7, #8]
 8008bec:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8008bf0:	68bb      	ldr	r3, [r7, #8]
 8008bf2:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8008bf6:	6878      	ldr	r0, [r7, #4]
 8008bf8:	f004 feef 	bl	800d9da <USBD_LL_Transmit>

    ret = USBD_OK;
 8008bfc:	2300      	movs	r3, #0
 8008bfe:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8008c00:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c02:	4618      	mov	r0, r3
 8008c04:	3710      	adds	r7, #16
 8008c06:	46bd      	mov	sp, r7
 8008c08:	bd80      	pop	{r7, pc}
 8008c0a:	bf00      	nop
 8008c0c:	200004af 	.word	0x200004af

08008c10 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8008c10:	b580      	push	{r7, lr}
 8008c12:	b084      	sub	sp, #16
 8008c14:	af00      	add	r7, sp, #0
 8008c16:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	32b0      	adds	r2, #176	; 0xb0
 8008c22:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008c26:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	32b0      	adds	r2, #176	; 0xb0
 8008c32:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	d101      	bne.n	8008c3e <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8008c3a:	2303      	movs	r3, #3
 8008c3c:	e018      	b.n	8008c70 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	7c1b      	ldrb	r3, [r3, #16]
 8008c42:	2b00      	cmp	r3, #0
 8008c44:	d10a      	bne.n	8008c5c <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008c46:	4b0c      	ldr	r3, [pc, #48]	; (8008c78 <USBD_CDC_ReceivePacket+0x68>)
 8008c48:	7819      	ldrb	r1, [r3, #0]
 8008c4a:	68fb      	ldr	r3, [r7, #12]
 8008c4c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008c50:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008c54:	6878      	ldr	r0, [r7, #4]
 8008c56:	f004 fee1 	bl	800da1c <USBD_LL_PrepareReceive>
 8008c5a:	e008      	b.n	8008c6e <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008c5c:	4b06      	ldr	r3, [pc, #24]	; (8008c78 <USBD_CDC_ReceivePacket+0x68>)
 8008c5e:	7819      	ldrb	r1, [r3, #0]
 8008c60:	68fb      	ldr	r3, [r7, #12]
 8008c62:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008c66:	2340      	movs	r3, #64	; 0x40
 8008c68:	6878      	ldr	r0, [r7, #4]
 8008c6a:	f004 fed7 	bl	800da1c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8008c6e:	2300      	movs	r3, #0
}
 8008c70:	4618      	mov	r0, r3
 8008c72:	3710      	adds	r7, #16
 8008c74:	46bd      	mov	sp, r7
 8008c76:	bd80      	pop	{r7, pc}
 8008c78:	200004b0 	.word	0x200004b0

08008c7c <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8008c7c:	b580      	push	{r7, lr}
 8008c7e:	b086      	sub	sp, #24
 8008c80:	af00      	add	r7, sp, #0
 8008c82:	60f8      	str	r0, [r7, #12]
 8008c84:	60b9      	str	r1, [r7, #8]
 8008c86:	4613      	mov	r3, r2
 8008c88:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8008c8a:	68fb      	ldr	r3, [r7, #12]
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	d101      	bne.n	8008c94 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8008c90:	2303      	movs	r3, #3
 8008c92:	e01f      	b.n	8008cd4 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8008c94:	68fb      	ldr	r3, [r7, #12]
 8008c96:	2200      	movs	r2, #0
 8008c98:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 8008c9c:	68fb      	ldr	r3, [r7, #12]
 8008c9e:	2200      	movs	r2, #0
 8008ca0:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8008ca4:	68fb      	ldr	r3, [r7, #12]
 8008ca6:	2200      	movs	r2, #0
 8008ca8:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8008cac:	68bb      	ldr	r3, [r7, #8]
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	d003      	beq.n	8008cba <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8008cb2:	68fb      	ldr	r3, [r7, #12]
 8008cb4:	68ba      	ldr	r2, [r7, #8]
 8008cb6:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008cba:	68fb      	ldr	r3, [r7, #12]
 8008cbc:	2201      	movs	r2, #1
 8008cbe:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8008cc2:	68fb      	ldr	r3, [r7, #12]
 8008cc4:	79fa      	ldrb	r2, [r7, #7]
 8008cc6:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8008cc8:	68f8      	ldr	r0, [r7, #12]
 8008cca:	f004 fd51 	bl	800d770 <USBD_LL_Init>
 8008cce:	4603      	mov	r3, r0
 8008cd0:	75fb      	strb	r3, [r7, #23]

  return ret;
 8008cd2:	7dfb      	ldrb	r3, [r7, #23]
}
 8008cd4:	4618      	mov	r0, r3
 8008cd6:	3718      	adds	r7, #24
 8008cd8:	46bd      	mov	sp, r7
 8008cda:	bd80      	pop	{r7, pc}

08008cdc <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8008cdc:	b580      	push	{r7, lr}
 8008cde:	b084      	sub	sp, #16
 8008ce0:	af00      	add	r7, sp, #0
 8008ce2:	6078      	str	r0, [r7, #4]
 8008ce4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008ce6:	2300      	movs	r3, #0
 8008ce8:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8008cea:	683b      	ldr	r3, [r7, #0]
 8008cec:	2b00      	cmp	r3, #0
 8008cee:	d101      	bne.n	8008cf4 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8008cf0:	2303      	movs	r3, #3
 8008cf2:	e025      	b.n	8008d40 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	683a      	ldr	r2, [r7, #0]
 8008cf8:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	32ae      	adds	r2, #174	; 0xae
 8008d06:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008d0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	d00f      	beq.n	8008d30 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	32ae      	adds	r2, #174	; 0xae
 8008d1a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008d1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d20:	f107 020e 	add.w	r2, r7, #14
 8008d24:	4610      	mov	r0, r2
 8008d26:	4798      	blx	r3
 8008d28:	4602      	mov	r2, r0
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 8008d36:	1c5a      	adds	r2, r3, #1
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 8008d3e:	2300      	movs	r3, #0
}
 8008d40:	4618      	mov	r0, r3
 8008d42:	3710      	adds	r7, #16
 8008d44:	46bd      	mov	sp, r7
 8008d46:	bd80      	pop	{r7, pc}

08008d48 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8008d48:	b580      	push	{r7, lr}
 8008d4a:	b082      	sub	sp, #8
 8008d4c:	af00      	add	r7, sp, #0
 8008d4e:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8008d50:	6878      	ldr	r0, [r7, #4]
 8008d52:	f004 fd59 	bl	800d808 <USBD_LL_Start>
 8008d56:	4603      	mov	r3, r0
}
 8008d58:	4618      	mov	r0, r3
 8008d5a:	3708      	adds	r7, #8
 8008d5c:	46bd      	mov	sp, r7
 8008d5e:	bd80      	pop	{r7, pc}

08008d60 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8008d60:	b480      	push	{r7}
 8008d62:	b083      	sub	sp, #12
 8008d64:	af00      	add	r7, sp, #0
 8008d66:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008d68:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8008d6a:	4618      	mov	r0, r3
 8008d6c:	370c      	adds	r7, #12
 8008d6e:	46bd      	mov	sp, r7
 8008d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d74:	4770      	bx	lr

08008d76 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008d76:	b580      	push	{r7, lr}
 8008d78:	b084      	sub	sp, #16
 8008d7a:	af00      	add	r7, sp, #0
 8008d7c:	6078      	str	r0, [r7, #4]
 8008d7e:	460b      	mov	r3, r1
 8008d80:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8008d82:	2300      	movs	r3, #0
 8008d84:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008d8c:	2b00      	cmp	r3, #0
 8008d8e:	d009      	beq.n	8008da4 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	78fa      	ldrb	r2, [r7, #3]
 8008d9a:	4611      	mov	r1, r2
 8008d9c:	6878      	ldr	r0, [r7, #4]
 8008d9e:	4798      	blx	r3
 8008da0:	4603      	mov	r3, r0
 8008da2:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008da4:	7bfb      	ldrb	r3, [r7, #15]
}
 8008da6:	4618      	mov	r0, r3
 8008da8:	3710      	adds	r7, #16
 8008daa:	46bd      	mov	sp, r7
 8008dac:	bd80      	pop	{r7, pc}

08008dae <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008dae:	b580      	push	{r7, lr}
 8008db0:	b084      	sub	sp, #16
 8008db2:	af00      	add	r7, sp, #0
 8008db4:	6078      	str	r0, [r7, #4]
 8008db6:	460b      	mov	r3, r1
 8008db8:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8008dba:	2300      	movs	r3, #0
 8008dbc:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008dc4:	685b      	ldr	r3, [r3, #4]
 8008dc6:	78fa      	ldrb	r2, [r7, #3]
 8008dc8:	4611      	mov	r1, r2
 8008dca:	6878      	ldr	r0, [r7, #4]
 8008dcc:	4798      	blx	r3
 8008dce:	4603      	mov	r3, r0
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	d001      	beq.n	8008dd8 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8008dd4:	2303      	movs	r3, #3
 8008dd6:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008dd8:	7bfb      	ldrb	r3, [r7, #15]
}
 8008dda:	4618      	mov	r0, r3
 8008ddc:	3710      	adds	r7, #16
 8008dde:	46bd      	mov	sp, r7
 8008de0:	bd80      	pop	{r7, pc}

08008de2 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8008de2:	b580      	push	{r7, lr}
 8008de4:	b084      	sub	sp, #16
 8008de6:	af00      	add	r7, sp, #0
 8008de8:	6078      	str	r0, [r7, #4]
 8008dea:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8008df2:	6839      	ldr	r1, [r7, #0]
 8008df4:	4618      	mov	r0, r3
 8008df6:	f001 f908 	bl	800a00a <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	2201      	movs	r2, #1
 8008dfe:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 8008e08:	461a      	mov	r2, r3
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8008e16:	f003 031f 	and.w	r3, r3, #31
 8008e1a:	2b02      	cmp	r3, #2
 8008e1c:	d01a      	beq.n	8008e54 <USBD_LL_SetupStage+0x72>
 8008e1e:	2b02      	cmp	r3, #2
 8008e20:	d822      	bhi.n	8008e68 <USBD_LL_SetupStage+0x86>
 8008e22:	2b00      	cmp	r3, #0
 8008e24:	d002      	beq.n	8008e2c <USBD_LL_SetupStage+0x4a>
 8008e26:	2b01      	cmp	r3, #1
 8008e28:	d00a      	beq.n	8008e40 <USBD_LL_SetupStage+0x5e>
 8008e2a:	e01d      	b.n	8008e68 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8008e32:	4619      	mov	r1, r3
 8008e34:	6878      	ldr	r0, [r7, #4]
 8008e36:	f000 fb5f 	bl	80094f8 <USBD_StdDevReq>
 8008e3a:	4603      	mov	r3, r0
 8008e3c:	73fb      	strb	r3, [r7, #15]
      break;
 8008e3e:	e020      	b.n	8008e82 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8008e46:	4619      	mov	r1, r3
 8008e48:	6878      	ldr	r0, [r7, #4]
 8008e4a:	f000 fbc7 	bl	80095dc <USBD_StdItfReq>
 8008e4e:	4603      	mov	r3, r0
 8008e50:	73fb      	strb	r3, [r7, #15]
      break;
 8008e52:	e016      	b.n	8008e82 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8008e5a:	4619      	mov	r1, r3
 8008e5c:	6878      	ldr	r0, [r7, #4]
 8008e5e:	f000 fc29 	bl	80096b4 <USBD_StdEPReq>
 8008e62:	4603      	mov	r3, r0
 8008e64:	73fb      	strb	r3, [r7, #15]
      break;
 8008e66:	e00c      	b.n	8008e82 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8008e6e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8008e72:	b2db      	uxtb	r3, r3
 8008e74:	4619      	mov	r1, r3
 8008e76:	6878      	ldr	r0, [r7, #4]
 8008e78:	f004 fd26 	bl	800d8c8 <USBD_LL_StallEP>
 8008e7c:	4603      	mov	r3, r0
 8008e7e:	73fb      	strb	r3, [r7, #15]
      break;
 8008e80:	bf00      	nop
  }

  return ret;
 8008e82:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e84:	4618      	mov	r0, r3
 8008e86:	3710      	adds	r7, #16
 8008e88:	46bd      	mov	sp, r7
 8008e8a:	bd80      	pop	{r7, pc}

08008e8c <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8008e8c:	b580      	push	{r7, lr}
 8008e8e:	b086      	sub	sp, #24
 8008e90:	af00      	add	r7, sp, #0
 8008e92:	60f8      	str	r0, [r7, #12]
 8008e94:	460b      	mov	r3, r1
 8008e96:	607a      	str	r2, [r7, #4]
 8008e98:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8008e9a:	2300      	movs	r3, #0
 8008e9c:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8008e9e:	7afb      	ldrb	r3, [r7, #11]
 8008ea0:	2b00      	cmp	r3, #0
 8008ea2:	d16e      	bne.n	8008f82 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8008ea4:	68fb      	ldr	r3, [r7, #12]
 8008ea6:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8008eaa:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8008eac:	68fb      	ldr	r3, [r7, #12]
 8008eae:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8008eb2:	2b03      	cmp	r3, #3
 8008eb4:	f040 8098 	bne.w	8008fe8 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8008eb8:	693b      	ldr	r3, [r7, #16]
 8008eba:	689a      	ldr	r2, [r3, #8]
 8008ebc:	693b      	ldr	r3, [r7, #16]
 8008ebe:	68db      	ldr	r3, [r3, #12]
 8008ec0:	429a      	cmp	r2, r3
 8008ec2:	d913      	bls.n	8008eec <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8008ec4:	693b      	ldr	r3, [r7, #16]
 8008ec6:	689a      	ldr	r2, [r3, #8]
 8008ec8:	693b      	ldr	r3, [r7, #16]
 8008eca:	68db      	ldr	r3, [r3, #12]
 8008ecc:	1ad2      	subs	r2, r2, r3
 8008ece:	693b      	ldr	r3, [r7, #16]
 8008ed0:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8008ed2:	693b      	ldr	r3, [r7, #16]
 8008ed4:	68da      	ldr	r2, [r3, #12]
 8008ed6:	693b      	ldr	r3, [r7, #16]
 8008ed8:	689b      	ldr	r3, [r3, #8]
 8008eda:	4293      	cmp	r3, r2
 8008edc:	bf28      	it	cs
 8008ede:	4613      	movcs	r3, r2
 8008ee0:	461a      	mov	r2, r3
 8008ee2:	6879      	ldr	r1, [r7, #4]
 8008ee4:	68f8      	ldr	r0, [r7, #12]
 8008ee6:	f001 f984 	bl	800a1f2 <USBD_CtlContinueRx>
 8008eea:	e07d      	b.n	8008fe8 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8008ef2:	f003 031f 	and.w	r3, r3, #31
 8008ef6:	2b02      	cmp	r3, #2
 8008ef8:	d014      	beq.n	8008f24 <USBD_LL_DataOutStage+0x98>
 8008efa:	2b02      	cmp	r3, #2
 8008efc:	d81d      	bhi.n	8008f3a <USBD_LL_DataOutStage+0xae>
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	d002      	beq.n	8008f08 <USBD_LL_DataOutStage+0x7c>
 8008f02:	2b01      	cmp	r3, #1
 8008f04:	d003      	beq.n	8008f0e <USBD_LL_DataOutStage+0x82>
 8008f06:	e018      	b.n	8008f3a <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8008f08:	2300      	movs	r3, #0
 8008f0a:	75bb      	strb	r3, [r7, #22]
            break;
 8008f0c:	e018      	b.n	8008f40 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8008f0e:	68fb      	ldr	r3, [r7, #12]
 8008f10:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8008f14:	b2db      	uxtb	r3, r3
 8008f16:	4619      	mov	r1, r3
 8008f18:	68f8      	ldr	r0, [r7, #12]
 8008f1a:	f000 fa5e 	bl	80093da <USBD_CoreFindIF>
 8008f1e:	4603      	mov	r3, r0
 8008f20:	75bb      	strb	r3, [r7, #22]
            break;
 8008f22:	e00d      	b.n	8008f40 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8008f24:	68fb      	ldr	r3, [r7, #12]
 8008f26:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8008f2a:	b2db      	uxtb	r3, r3
 8008f2c:	4619      	mov	r1, r3
 8008f2e:	68f8      	ldr	r0, [r7, #12]
 8008f30:	f000 fa60 	bl	80093f4 <USBD_CoreFindEP>
 8008f34:	4603      	mov	r3, r0
 8008f36:	75bb      	strb	r3, [r7, #22]
            break;
 8008f38:	e002      	b.n	8008f40 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8008f3a:	2300      	movs	r3, #0
 8008f3c:	75bb      	strb	r3, [r7, #22]
            break;
 8008f3e:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8008f40:	7dbb      	ldrb	r3, [r7, #22]
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	d119      	bne.n	8008f7a <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008f46:	68fb      	ldr	r3, [r7, #12]
 8008f48:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008f4c:	b2db      	uxtb	r3, r3
 8008f4e:	2b03      	cmp	r3, #3
 8008f50:	d113      	bne.n	8008f7a <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8008f52:	7dba      	ldrb	r2, [r7, #22]
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	32ae      	adds	r2, #174	; 0xae
 8008f58:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008f5c:	691b      	ldr	r3, [r3, #16]
 8008f5e:	2b00      	cmp	r3, #0
 8008f60:	d00b      	beq.n	8008f7a <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8008f62:	7dba      	ldrb	r2, [r7, #22]
 8008f64:	68fb      	ldr	r3, [r7, #12]
 8008f66:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8008f6a:	7dba      	ldrb	r2, [r7, #22]
 8008f6c:	68fb      	ldr	r3, [r7, #12]
 8008f6e:	32ae      	adds	r2, #174	; 0xae
 8008f70:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008f74:	691b      	ldr	r3, [r3, #16]
 8008f76:	68f8      	ldr	r0, [r7, #12]
 8008f78:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8008f7a:	68f8      	ldr	r0, [r7, #12]
 8008f7c:	f001 f94a 	bl	800a214 <USBD_CtlSendStatus>
 8008f80:	e032      	b.n	8008fe8 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8008f82:	7afb      	ldrb	r3, [r7, #11]
 8008f84:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008f88:	b2db      	uxtb	r3, r3
 8008f8a:	4619      	mov	r1, r3
 8008f8c:	68f8      	ldr	r0, [r7, #12]
 8008f8e:	f000 fa31 	bl	80093f4 <USBD_CoreFindEP>
 8008f92:	4603      	mov	r3, r0
 8008f94:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008f96:	7dbb      	ldrb	r3, [r7, #22]
 8008f98:	2bff      	cmp	r3, #255	; 0xff
 8008f9a:	d025      	beq.n	8008fe8 <USBD_LL_DataOutStage+0x15c>
 8008f9c:	7dbb      	ldrb	r3, [r7, #22]
 8008f9e:	2b00      	cmp	r3, #0
 8008fa0:	d122      	bne.n	8008fe8 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008fa2:	68fb      	ldr	r3, [r7, #12]
 8008fa4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008fa8:	b2db      	uxtb	r3, r3
 8008faa:	2b03      	cmp	r3, #3
 8008fac:	d117      	bne.n	8008fde <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8008fae:	7dba      	ldrb	r2, [r7, #22]
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	32ae      	adds	r2, #174	; 0xae
 8008fb4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008fb8:	699b      	ldr	r3, [r3, #24]
 8008fba:	2b00      	cmp	r3, #0
 8008fbc:	d00f      	beq.n	8008fde <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8008fbe:	7dba      	ldrb	r2, [r7, #22]
 8008fc0:	68fb      	ldr	r3, [r7, #12]
 8008fc2:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8008fc6:	7dba      	ldrb	r2, [r7, #22]
 8008fc8:	68fb      	ldr	r3, [r7, #12]
 8008fca:	32ae      	adds	r2, #174	; 0xae
 8008fcc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008fd0:	699b      	ldr	r3, [r3, #24]
 8008fd2:	7afa      	ldrb	r2, [r7, #11]
 8008fd4:	4611      	mov	r1, r2
 8008fd6:	68f8      	ldr	r0, [r7, #12]
 8008fd8:	4798      	blx	r3
 8008fda:	4603      	mov	r3, r0
 8008fdc:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8008fde:	7dfb      	ldrb	r3, [r7, #23]
 8008fe0:	2b00      	cmp	r3, #0
 8008fe2:	d001      	beq.n	8008fe8 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8008fe4:	7dfb      	ldrb	r3, [r7, #23]
 8008fe6:	e000      	b.n	8008fea <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8008fe8:	2300      	movs	r3, #0
}
 8008fea:	4618      	mov	r0, r3
 8008fec:	3718      	adds	r7, #24
 8008fee:	46bd      	mov	sp, r7
 8008ff0:	bd80      	pop	{r7, pc}

08008ff2 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8008ff2:	b580      	push	{r7, lr}
 8008ff4:	b086      	sub	sp, #24
 8008ff6:	af00      	add	r7, sp, #0
 8008ff8:	60f8      	str	r0, [r7, #12]
 8008ffa:	460b      	mov	r3, r1
 8008ffc:	607a      	str	r2, [r7, #4]
 8008ffe:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8009000:	7afb      	ldrb	r3, [r7, #11]
 8009002:	2b00      	cmp	r3, #0
 8009004:	d16f      	bne.n	80090e6 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8009006:	68fb      	ldr	r3, [r7, #12]
 8009008:	3314      	adds	r3, #20
 800900a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800900c:	68fb      	ldr	r3, [r7, #12]
 800900e:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8009012:	2b02      	cmp	r3, #2
 8009014:	d15a      	bne.n	80090cc <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8009016:	693b      	ldr	r3, [r7, #16]
 8009018:	689a      	ldr	r2, [r3, #8]
 800901a:	693b      	ldr	r3, [r7, #16]
 800901c:	68db      	ldr	r3, [r3, #12]
 800901e:	429a      	cmp	r2, r3
 8009020:	d914      	bls.n	800904c <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8009022:	693b      	ldr	r3, [r7, #16]
 8009024:	689a      	ldr	r2, [r3, #8]
 8009026:	693b      	ldr	r3, [r7, #16]
 8009028:	68db      	ldr	r3, [r3, #12]
 800902a:	1ad2      	subs	r2, r2, r3
 800902c:	693b      	ldr	r3, [r7, #16]
 800902e:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8009030:	693b      	ldr	r3, [r7, #16]
 8009032:	689b      	ldr	r3, [r3, #8]
 8009034:	461a      	mov	r2, r3
 8009036:	6879      	ldr	r1, [r7, #4]
 8009038:	68f8      	ldr	r0, [r7, #12]
 800903a:	f001 f8ac 	bl	800a196 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800903e:	2300      	movs	r3, #0
 8009040:	2200      	movs	r2, #0
 8009042:	2100      	movs	r1, #0
 8009044:	68f8      	ldr	r0, [r7, #12]
 8009046:	f004 fce9 	bl	800da1c <USBD_LL_PrepareReceive>
 800904a:	e03f      	b.n	80090cc <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800904c:	693b      	ldr	r3, [r7, #16]
 800904e:	68da      	ldr	r2, [r3, #12]
 8009050:	693b      	ldr	r3, [r7, #16]
 8009052:	689b      	ldr	r3, [r3, #8]
 8009054:	429a      	cmp	r2, r3
 8009056:	d11c      	bne.n	8009092 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8009058:	693b      	ldr	r3, [r7, #16]
 800905a:	685a      	ldr	r2, [r3, #4]
 800905c:	693b      	ldr	r3, [r7, #16]
 800905e:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8009060:	429a      	cmp	r2, r3
 8009062:	d316      	bcc.n	8009092 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8009064:	693b      	ldr	r3, [r7, #16]
 8009066:	685a      	ldr	r2, [r3, #4]
 8009068:	68fb      	ldr	r3, [r7, #12]
 800906a:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800906e:	429a      	cmp	r2, r3
 8009070:	d20f      	bcs.n	8009092 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8009072:	2200      	movs	r2, #0
 8009074:	2100      	movs	r1, #0
 8009076:	68f8      	ldr	r0, [r7, #12]
 8009078:	f001 f88d 	bl	800a196 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800907c:	68fb      	ldr	r3, [r7, #12]
 800907e:	2200      	movs	r2, #0
 8009080:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009084:	2300      	movs	r3, #0
 8009086:	2200      	movs	r2, #0
 8009088:	2100      	movs	r1, #0
 800908a:	68f8      	ldr	r0, [r7, #12]
 800908c:	f004 fcc6 	bl	800da1c <USBD_LL_PrepareReceive>
 8009090:	e01c      	b.n	80090cc <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009092:	68fb      	ldr	r3, [r7, #12]
 8009094:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009098:	b2db      	uxtb	r3, r3
 800909a:	2b03      	cmp	r3, #3
 800909c:	d10f      	bne.n	80090be <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800909e:	68fb      	ldr	r3, [r7, #12]
 80090a0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80090a4:	68db      	ldr	r3, [r3, #12]
 80090a6:	2b00      	cmp	r3, #0
 80090a8:	d009      	beq.n	80090be <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 80090aa:	68fb      	ldr	r3, [r7, #12]
 80090ac:	2200      	movs	r2, #0
 80090ae:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 80090b2:	68fb      	ldr	r3, [r7, #12]
 80090b4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80090b8:	68db      	ldr	r3, [r3, #12]
 80090ba:	68f8      	ldr	r0, [r7, #12]
 80090bc:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80090be:	2180      	movs	r1, #128	; 0x80
 80090c0:	68f8      	ldr	r0, [r7, #12]
 80090c2:	f004 fc01 	bl	800d8c8 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 80090c6:	68f8      	ldr	r0, [r7, #12]
 80090c8:	f001 f8b7 	bl	800a23a <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode != 0U)
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 80090d2:	2b00      	cmp	r3, #0
 80090d4:	d03a      	beq.n	800914c <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 80090d6:	68f8      	ldr	r0, [r7, #12]
 80090d8:	f7ff fe42 	bl	8008d60 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80090dc:	68fb      	ldr	r3, [r7, #12]
 80090de:	2200      	movs	r2, #0
 80090e0:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 80090e4:	e032      	b.n	800914c <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 80090e6:	7afb      	ldrb	r3, [r7, #11]
 80090e8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80090ec:	b2db      	uxtb	r3, r3
 80090ee:	4619      	mov	r1, r3
 80090f0:	68f8      	ldr	r0, [r7, #12]
 80090f2:	f000 f97f 	bl	80093f4 <USBD_CoreFindEP>
 80090f6:	4603      	mov	r3, r0
 80090f8:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80090fa:	7dfb      	ldrb	r3, [r7, #23]
 80090fc:	2bff      	cmp	r3, #255	; 0xff
 80090fe:	d025      	beq.n	800914c <USBD_LL_DataInStage+0x15a>
 8009100:	7dfb      	ldrb	r3, [r7, #23]
 8009102:	2b00      	cmp	r3, #0
 8009104:	d122      	bne.n	800914c <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009106:	68fb      	ldr	r3, [r7, #12]
 8009108:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800910c:	b2db      	uxtb	r3, r3
 800910e:	2b03      	cmp	r3, #3
 8009110:	d11c      	bne.n	800914c <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8009112:	7dfa      	ldrb	r2, [r7, #23]
 8009114:	68fb      	ldr	r3, [r7, #12]
 8009116:	32ae      	adds	r2, #174	; 0xae
 8009118:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800911c:	695b      	ldr	r3, [r3, #20]
 800911e:	2b00      	cmp	r3, #0
 8009120:	d014      	beq.n	800914c <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8009122:	7dfa      	ldrb	r2, [r7, #23]
 8009124:	68fb      	ldr	r3, [r7, #12]
 8009126:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800912a:	7dfa      	ldrb	r2, [r7, #23]
 800912c:	68fb      	ldr	r3, [r7, #12]
 800912e:	32ae      	adds	r2, #174	; 0xae
 8009130:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009134:	695b      	ldr	r3, [r3, #20]
 8009136:	7afa      	ldrb	r2, [r7, #11]
 8009138:	4611      	mov	r1, r2
 800913a:	68f8      	ldr	r0, [r7, #12]
 800913c:	4798      	blx	r3
 800913e:	4603      	mov	r3, r0
 8009140:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8009142:	7dbb      	ldrb	r3, [r7, #22]
 8009144:	2b00      	cmp	r3, #0
 8009146:	d001      	beq.n	800914c <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8009148:	7dbb      	ldrb	r3, [r7, #22]
 800914a:	e000      	b.n	800914e <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800914c:	2300      	movs	r3, #0
}
 800914e:	4618      	mov	r0, r3
 8009150:	3718      	adds	r7, #24
 8009152:	46bd      	mov	sp, r7
 8009154:	bd80      	pop	{r7, pc}

08009156 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8009156:	b580      	push	{r7, lr}
 8009158:	b084      	sub	sp, #16
 800915a:	af00      	add	r7, sp, #0
 800915c:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800915e:	2300      	movs	r3, #0
 8009160:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	2201      	movs	r2, #1
 8009166:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	2200      	movs	r2, #0
 800916e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	2200      	movs	r2, #0
 8009176:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	2200      	movs	r2, #0
 800917c:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	2200      	movs	r2, #0
 8009184:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800918e:	2b00      	cmp	r3, #0
 8009190:	d014      	beq.n	80091bc <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009198:	685b      	ldr	r3, [r3, #4]
 800919a:	2b00      	cmp	r3, #0
 800919c:	d00e      	beq.n	80091bc <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80091a4:	685b      	ldr	r3, [r3, #4]
 80091a6:	687a      	ldr	r2, [r7, #4]
 80091a8:	6852      	ldr	r2, [r2, #4]
 80091aa:	b2d2      	uxtb	r2, r2
 80091ac:	4611      	mov	r1, r2
 80091ae:	6878      	ldr	r0, [r7, #4]
 80091b0:	4798      	blx	r3
 80091b2:	4603      	mov	r3, r0
 80091b4:	2b00      	cmp	r3, #0
 80091b6:	d001      	beq.n	80091bc <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 80091b8:	2303      	movs	r3, #3
 80091ba:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80091bc:	2340      	movs	r3, #64	; 0x40
 80091be:	2200      	movs	r2, #0
 80091c0:	2100      	movs	r1, #0
 80091c2:	6878      	ldr	r0, [r7, #4]
 80091c4:	f004 fb3b 	bl	800d83e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	2201      	movs	r2, #1
 80091cc:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	2240      	movs	r2, #64	; 0x40
 80091d4:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80091d8:	2340      	movs	r3, #64	; 0x40
 80091da:	2200      	movs	r2, #0
 80091dc:	2180      	movs	r1, #128	; 0x80
 80091de:	6878      	ldr	r0, [r7, #4]
 80091e0:	f004 fb2d 	bl	800d83e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	2201      	movs	r2, #1
 80091e8:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	2240      	movs	r2, #64	; 0x40
 80091ee:	621a      	str	r2, [r3, #32]

  return ret;
 80091f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80091f2:	4618      	mov	r0, r3
 80091f4:	3710      	adds	r7, #16
 80091f6:	46bd      	mov	sp, r7
 80091f8:	bd80      	pop	{r7, pc}

080091fa <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80091fa:	b480      	push	{r7}
 80091fc:	b083      	sub	sp, #12
 80091fe:	af00      	add	r7, sp, #0
 8009200:	6078      	str	r0, [r7, #4]
 8009202:	460b      	mov	r3, r1
 8009204:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	78fa      	ldrb	r2, [r7, #3]
 800920a:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800920c:	2300      	movs	r3, #0
}
 800920e:	4618      	mov	r0, r3
 8009210:	370c      	adds	r7, #12
 8009212:	46bd      	mov	sp, r7
 8009214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009218:	4770      	bx	lr

0800921a <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800921a:	b480      	push	{r7}
 800921c:	b083      	sub	sp, #12
 800921e:	af00      	add	r7, sp, #0
 8009220:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009228:	b2da      	uxtb	r2, r3
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	2204      	movs	r2, #4
 8009234:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8009238:	2300      	movs	r3, #0
}
 800923a:	4618      	mov	r0, r3
 800923c:	370c      	adds	r7, #12
 800923e:	46bd      	mov	sp, r7
 8009240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009244:	4770      	bx	lr

08009246 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8009246:	b480      	push	{r7}
 8009248:	b083      	sub	sp, #12
 800924a:	af00      	add	r7, sp, #0
 800924c:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009254:	b2db      	uxtb	r3, r3
 8009256:	2b04      	cmp	r3, #4
 8009258:	d106      	bne.n	8009268 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 8009260:	b2da      	uxtb	r2, r3
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8009268:	2300      	movs	r3, #0
}
 800926a:	4618      	mov	r0, r3
 800926c:	370c      	adds	r7, #12
 800926e:	46bd      	mov	sp, r7
 8009270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009274:	4770      	bx	lr

08009276 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8009276:	b580      	push	{r7, lr}
 8009278:	b082      	sub	sp, #8
 800927a:	af00      	add	r7, sp, #0
 800927c:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009284:	b2db      	uxtb	r3, r3
 8009286:	2b03      	cmp	r3, #3
 8009288:	d110      	bne.n	80092ac <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009290:	2b00      	cmp	r3, #0
 8009292:	d00b      	beq.n	80092ac <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800929a:	69db      	ldr	r3, [r3, #28]
 800929c:	2b00      	cmp	r3, #0
 800929e:	d005      	beq.n	80092ac <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80092a6:	69db      	ldr	r3, [r3, #28]
 80092a8:	6878      	ldr	r0, [r7, #4]
 80092aa:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 80092ac:	2300      	movs	r3, #0
}
 80092ae:	4618      	mov	r0, r3
 80092b0:	3708      	adds	r7, #8
 80092b2:	46bd      	mov	sp, r7
 80092b4:	bd80      	pop	{r7, pc}

080092b6 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 80092b6:	b580      	push	{r7, lr}
 80092b8:	b082      	sub	sp, #8
 80092ba:	af00      	add	r7, sp, #0
 80092bc:	6078      	str	r0, [r7, #4]
 80092be:	460b      	mov	r3, r1
 80092c0:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	32ae      	adds	r2, #174	; 0xae
 80092cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80092d0:	2b00      	cmp	r3, #0
 80092d2:	d101      	bne.n	80092d8 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 80092d4:	2303      	movs	r3, #3
 80092d6:	e01c      	b.n	8009312 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80092de:	b2db      	uxtb	r3, r3
 80092e0:	2b03      	cmp	r3, #3
 80092e2:	d115      	bne.n	8009310 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	32ae      	adds	r2, #174	; 0xae
 80092ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80092f2:	6a1b      	ldr	r3, [r3, #32]
 80092f4:	2b00      	cmp	r3, #0
 80092f6:	d00b      	beq.n	8009310 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	32ae      	adds	r2, #174	; 0xae
 8009302:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009306:	6a1b      	ldr	r3, [r3, #32]
 8009308:	78fa      	ldrb	r2, [r7, #3]
 800930a:	4611      	mov	r1, r2
 800930c:	6878      	ldr	r0, [r7, #4]
 800930e:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009310:	2300      	movs	r3, #0
}
 8009312:	4618      	mov	r0, r3
 8009314:	3708      	adds	r7, #8
 8009316:	46bd      	mov	sp, r7
 8009318:	bd80      	pop	{r7, pc}

0800931a <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800931a:	b580      	push	{r7, lr}
 800931c:	b082      	sub	sp, #8
 800931e:	af00      	add	r7, sp, #0
 8009320:	6078      	str	r0, [r7, #4]
 8009322:	460b      	mov	r3, r1
 8009324:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	32ae      	adds	r2, #174	; 0xae
 8009330:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009334:	2b00      	cmp	r3, #0
 8009336:	d101      	bne.n	800933c <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8009338:	2303      	movs	r3, #3
 800933a:	e01c      	b.n	8009376 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009342:	b2db      	uxtb	r3, r3
 8009344:	2b03      	cmp	r3, #3
 8009346:	d115      	bne.n	8009374 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	32ae      	adds	r2, #174	; 0xae
 8009352:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009356:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009358:	2b00      	cmp	r3, #0
 800935a:	d00b      	beq.n	8009374 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	32ae      	adds	r2, #174	; 0xae
 8009366:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800936a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800936c:	78fa      	ldrb	r2, [r7, #3]
 800936e:	4611      	mov	r1, r2
 8009370:	6878      	ldr	r0, [r7, #4]
 8009372:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009374:	2300      	movs	r3, #0
}
 8009376:	4618      	mov	r0, r3
 8009378:	3708      	adds	r7, #8
 800937a:	46bd      	mov	sp, r7
 800937c:	bd80      	pop	{r7, pc}

0800937e <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800937e:	b480      	push	{r7}
 8009380:	b083      	sub	sp, #12
 8009382:	af00      	add	r7, sp, #0
 8009384:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009386:	2300      	movs	r3, #0
}
 8009388:	4618      	mov	r0, r3
 800938a:	370c      	adds	r7, #12
 800938c:	46bd      	mov	sp, r7
 800938e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009392:	4770      	bx	lr

08009394 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8009394:	b580      	push	{r7, lr}
 8009396:	b084      	sub	sp, #16
 8009398:	af00      	add	r7, sp, #0
 800939a:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800939c:	2300      	movs	r3, #0
 800939e:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	2201      	movs	r2, #1
 80093a4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80093ae:	2b00      	cmp	r3, #0
 80093b0:	d00e      	beq.n	80093d0 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80093b8:	685b      	ldr	r3, [r3, #4]
 80093ba:	687a      	ldr	r2, [r7, #4]
 80093bc:	6852      	ldr	r2, [r2, #4]
 80093be:	b2d2      	uxtb	r2, r2
 80093c0:	4611      	mov	r1, r2
 80093c2:	6878      	ldr	r0, [r7, #4]
 80093c4:	4798      	blx	r3
 80093c6:	4603      	mov	r3, r0
 80093c8:	2b00      	cmp	r3, #0
 80093ca:	d001      	beq.n	80093d0 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 80093cc:	2303      	movs	r3, #3
 80093ce:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80093d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80093d2:	4618      	mov	r0, r3
 80093d4:	3710      	adds	r7, #16
 80093d6:	46bd      	mov	sp, r7
 80093d8:	bd80      	pop	{r7, pc}

080093da <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80093da:	b480      	push	{r7}
 80093dc:	b083      	sub	sp, #12
 80093de:	af00      	add	r7, sp, #0
 80093e0:	6078      	str	r0, [r7, #4]
 80093e2:	460b      	mov	r3, r1
 80093e4:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80093e6:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80093e8:	4618      	mov	r0, r3
 80093ea:	370c      	adds	r7, #12
 80093ec:	46bd      	mov	sp, r7
 80093ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093f2:	4770      	bx	lr

080093f4 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80093f4:	b480      	push	{r7}
 80093f6:	b083      	sub	sp, #12
 80093f8:	af00      	add	r7, sp, #0
 80093fa:	6078      	str	r0, [r7, #4]
 80093fc:	460b      	mov	r3, r1
 80093fe:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8009400:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8009402:	4618      	mov	r0, r3
 8009404:	370c      	adds	r7, #12
 8009406:	46bd      	mov	sp, r7
 8009408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800940c:	4770      	bx	lr

0800940e <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800940e:	b580      	push	{r7, lr}
 8009410:	b086      	sub	sp, #24
 8009412:	af00      	add	r7, sp, #0
 8009414:	6078      	str	r0, [r7, #4]
 8009416:	460b      	mov	r3, r1
 8009418:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8009422:	2300      	movs	r3, #0
 8009424:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8009426:	68fb      	ldr	r3, [r7, #12]
 8009428:	885b      	ldrh	r3, [r3, #2]
 800942a:	b29a      	uxth	r2, r3
 800942c:	68fb      	ldr	r3, [r7, #12]
 800942e:	781b      	ldrb	r3, [r3, #0]
 8009430:	b29b      	uxth	r3, r3
 8009432:	429a      	cmp	r2, r3
 8009434:	d920      	bls.n	8009478 <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 8009436:	68fb      	ldr	r3, [r7, #12]
 8009438:	781b      	ldrb	r3, [r3, #0]
 800943a:	b29b      	uxth	r3, r3
 800943c:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800943e:	e013      	b.n	8009468 <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8009440:	f107 030a 	add.w	r3, r7, #10
 8009444:	4619      	mov	r1, r3
 8009446:	6978      	ldr	r0, [r7, #20]
 8009448:	f000 f81b 	bl	8009482 <USBD_GetNextDesc>
 800944c:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800944e:	697b      	ldr	r3, [r7, #20]
 8009450:	785b      	ldrb	r3, [r3, #1]
 8009452:	2b05      	cmp	r3, #5
 8009454:	d108      	bne.n	8009468 <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8009456:	697b      	ldr	r3, [r7, #20]
 8009458:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800945a:	693b      	ldr	r3, [r7, #16]
 800945c:	789b      	ldrb	r3, [r3, #2]
 800945e:	78fa      	ldrb	r2, [r7, #3]
 8009460:	429a      	cmp	r2, r3
 8009462:	d008      	beq.n	8009476 <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8009464:	2300      	movs	r3, #0
 8009466:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8009468:	68fb      	ldr	r3, [r7, #12]
 800946a:	885b      	ldrh	r3, [r3, #2]
 800946c:	b29a      	uxth	r2, r3
 800946e:	897b      	ldrh	r3, [r7, #10]
 8009470:	429a      	cmp	r2, r3
 8009472:	d8e5      	bhi.n	8009440 <USBD_GetEpDesc+0x32>
 8009474:	e000      	b.n	8009478 <USBD_GetEpDesc+0x6a>
          break;
 8009476:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8009478:	693b      	ldr	r3, [r7, #16]
}
 800947a:	4618      	mov	r0, r3
 800947c:	3718      	adds	r7, #24
 800947e:	46bd      	mov	sp, r7
 8009480:	bd80      	pop	{r7, pc}

08009482 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8009482:	b480      	push	{r7}
 8009484:	b085      	sub	sp, #20
 8009486:	af00      	add	r7, sp, #0
 8009488:	6078      	str	r0, [r7, #4]
 800948a:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8009490:	683b      	ldr	r3, [r7, #0]
 8009492:	881a      	ldrh	r2, [r3, #0]
 8009494:	68fb      	ldr	r3, [r7, #12]
 8009496:	781b      	ldrb	r3, [r3, #0]
 8009498:	b29b      	uxth	r3, r3
 800949a:	4413      	add	r3, r2
 800949c:	b29a      	uxth	r2, r3
 800949e:	683b      	ldr	r3, [r7, #0]
 80094a0:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 80094a2:	68fb      	ldr	r3, [r7, #12]
 80094a4:	781b      	ldrb	r3, [r3, #0]
 80094a6:	461a      	mov	r2, r3
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	4413      	add	r3, r2
 80094ac:	60fb      	str	r3, [r7, #12]

  return (pnext);
 80094ae:	68fb      	ldr	r3, [r7, #12]
}
 80094b0:	4618      	mov	r0, r3
 80094b2:	3714      	adds	r7, #20
 80094b4:	46bd      	mov	sp, r7
 80094b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094ba:	4770      	bx	lr

080094bc <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 80094bc:	b480      	push	{r7}
 80094be:	b087      	sub	sp, #28
 80094c0:	af00      	add	r7, sp, #0
 80094c2:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 80094c8:	697b      	ldr	r3, [r7, #20]
 80094ca:	781b      	ldrb	r3, [r3, #0]
 80094cc:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 80094ce:	697b      	ldr	r3, [r7, #20]
 80094d0:	3301      	adds	r3, #1
 80094d2:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 80094d4:	697b      	ldr	r3, [r7, #20]
 80094d6:	781b      	ldrb	r3, [r3, #0]
 80094d8:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 80094da:	8a3b      	ldrh	r3, [r7, #16]
 80094dc:	021b      	lsls	r3, r3, #8
 80094de:	b21a      	sxth	r2, r3
 80094e0:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80094e4:	4313      	orrs	r3, r2
 80094e6:	b21b      	sxth	r3, r3
 80094e8:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 80094ea:	89fb      	ldrh	r3, [r7, #14]
}
 80094ec:	4618      	mov	r0, r3
 80094ee:	371c      	adds	r7, #28
 80094f0:	46bd      	mov	sp, r7
 80094f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094f6:	4770      	bx	lr

080094f8 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80094f8:	b580      	push	{r7, lr}
 80094fa:	b084      	sub	sp, #16
 80094fc:	af00      	add	r7, sp, #0
 80094fe:	6078      	str	r0, [r7, #4]
 8009500:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009502:	2300      	movs	r3, #0
 8009504:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009506:	683b      	ldr	r3, [r7, #0]
 8009508:	781b      	ldrb	r3, [r3, #0]
 800950a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800950e:	2b40      	cmp	r3, #64	; 0x40
 8009510:	d005      	beq.n	800951e <USBD_StdDevReq+0x26>
 8009512:	2b40      	cmp	r3, #64	; 0x40
 8009514:	d857      	bhi.n	80095c6 <USBD_StdDevReq+0xce>
 8009516:	2b00      	cmp	r3, #0
 8009518:	d00f      	beq.n	800953a <USBD_StdDevReq+0x42>
 800951a:	2b20      	cmp	r3, #32
 800951c:	d153      	bne.n	80095c6 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	32ae      	adds	r2, #174	; 0xae
 8009528:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800952c:	689b      	ldr	r3, [r3, #8]
 800952e:	6839      	ldr	r1, [r7, #0]
 8009530:	6878      	ldr	r0, [r7, #4]
 8009532:	4798      	blx	r3
 8009534:	4603      	mov	r3, r0
 8009536:	73fb      	strb	r3, [r7, #15]
      break;
 8009538:	e04a      	b.n	80095d0 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800953a:	683b      	ldr	r3, [r7, #0]
 800953c:	785b      	ldrb	r3, [r3, #1]
 800953e:	2b09      	cmp	r3, #9
 8009540:	d83b      	bhi.n	80095ba <USBD_StdDevReq+0xc2>
 8009542:	a201      	add	r2, pc, #4	; (adr r2, 8009548 <USBD_StdDevReq+0x50>)
 8009544:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009548:	0800959d 	.word	0x0800959d
 800954c:	080095b1 	.word	0x080095b1
 8009550:	080095bb 	.word	0x080095bb
 8009554:	080095a7 	.word	0x080095a7
 8009558:	080095bb 	.word	0x080095bb
 800955c:	0800957b 	.word	0x0800957b
 8009560:	08009571 	.word	0x08009571
 8009564:	080095bb 	.word	0x080095bb
 8009568:	08009593 	.word	0x08009593
 800956c:	08009585 	.word	0x08009585
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8009570:	6839      	ldr	r1, [r7, #0]
 8009572:	6878      	ldr	r0, [r7, #4]
 8009574:	f000 fa3c 	bl	80099f0 <USBD_GetDescriptor>
          break;
 8009578:	e024      	b.n	80095c4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800957a:	6839      	ldr	r1, [r7, #0]
 800957c:	6878      	ldr	r0, [r7, #4]
 800957e:	f000 fba1 	bl	8009cc4 <USBD_SetAddress>
          break;
 8009582:	e01f      	b.n	80095c4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8009584:	6839      	ldr	r1, [r7, #0]
 8009586:	6878      	ldr	r0, [r7, #4]
 8009588:	f000 fbe0 	bl	8009d4c <USBD_SetConfig>
 800958c:	4603      	mov	r3, r0
 800958e:	73fb      	strb	r3, [r7, #15]
          break;
 8009590:	e018      	b.n	80095c4 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8009592:	6839      	ldr	r1, [r7, #0]
 8009594:	6878      	ldr	r0, [r7, #4]
 8009596:	f000 fc83 	bl	8009ea0 <USBD_GetConfig>
          break;
 800959a:	e013      	b.n	80095c4 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800959c:	6839      	ldr	r1, [r7, #0]
 800959e:	6878      	ldr	r0, [r7, #4]
 80095a0:	f000 fcb4 	bl	8009f0c <USBD_GetStatus>
          break;
 80095a4:	e00e      	b.n	80095c4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80095a6:	6839      	ldr	r1, [r7, #0]
 80095a8:	6878      	ldr	r0, [r7, #4]
 80095aa:	f000 fce3 	bl	8009f74 <USBD_SetFeature>
          break;
 80095ae:	e009      	b.n	80095c4 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80095b0:	6839      	ldr	r1, [r7, #0]
 80095b2:	6878      	ldr	r0, [r7, #4]
 80095b4:	f000 fd07 	bl	8009fc6 <USBD_ClrFeature>
          break;
 80095b8:	e004      	b.n	80095c4 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 80095ba:	6839      	ldr	r1, [r7, #0]
 80095bc:	6878      	ldr	r0, [r7, #4]
 80095be:	f000 fd5e 	bl	800a07e <USBD_CtlError>
          break;
 80095c2:	bf00      	nop
      }
      break;
 80095c4:	e004      	b.n	80095d0 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 80095c6:	6839      	ldr	r1, [r7, #0]
 80095c8:	6878      	ldr	r0, [r7, #4]
 80095ca:	f000 fd58 	bl	800a07e <USBD_CtlError>
      break;
 80095ce:	bf00      	nop
  }

  return ret;
 80095d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80095d2:	4618      	mov	r0, r3
 80095d4:	3710      	adds	r7, #16
 80095d6:	46bd      	mov	sp, r7
 80095d8:	bd80      	pop	{r7, pc}
 80095da:	bf00      	nop

080095dc <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80095dc:	b580      	push	{r7, lr}
 80095de:	b084      	sub	sp, #16
 80095e0:	af00      	add	r7, sp, #0
 80095e2:	6078      	str	r0, [r7, #4]
 80095e4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80095e6:	2300      	movs	r3, #0
 80095e8:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80095ea:	683b      	ldr	r3, [r7, #0]
 80095ec:	781b      	ldrb	r3, [r3, #0]
 80095ee:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80095f2:	2b40      	cmp	r3, #64	; 0x40
 80095f4:	d005      	beq.n	8009602 <USBD_StdItfReq+0x26>
 80095f6:	2b40      	cmp	r3, #64	; 0x40
 80095f8:	d852      	bhi.n	80096a0 <USBD_StdItfReq+0xc4>
 80095fa:	2b00      	cmp	r3, #0
 80095fc:	d001      	beq.n	8009602 <USBD_StdItfReq+0x26>
 80095fe:	2b20      	cmp	r3, #32
 8009600:	d14e      	bne.n	80096a0 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009608:	b2db      	uxtb	r3, r3
 800960a:	3b01      	subs	r3, #1
 800960c:	2b02      	cmp	r3, #2
 800960e:	d840      	bhi.n	8009692 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8009610:	683b      	ldr	r3, [r7, #0]
 8009612:	889b      	ldrh	r3, [r3, #4]
 8009614:	b2db      	uxtb	r3, r3
 8009616:	2b01      	cmp	r3, #1
 8009618:	d836      	bhi.n	8009688 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800961a:	683b      	ldr	r3, [r7, #0]
 800961c:	889b      	ldrh	r3, [r3, #4]
 800961e:	b2db      	uxtb	r3, r3
 8009620:	4619      	mov	r1, r3
 8009622:	6878      	ldr	r0, [r7, #4]
 8009624:	f7ff fed9 	bl	80093da <USBD_CoreFindIF>
 8009628:	4603      	mov	r3, r0
 800962a:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800962c:	7bbb      	ldrb	r3, [r7, #14]
 800962e:	2bff      	cmp	r3, #255	; 0xff
 8009630:	d01d      	beq.n	800966e <USBD_StdItfReq+0x92>
 8009632:	7bbb      	ldrb	r3, [r7, #14]
 8009634:	2b00      	cmp	r3, #0
 8009636:	d11a      	bne.n	800966e <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8009638:	7bba      	ldrb	r2, [r7, #14]
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	32ae      	adds	r2, #174	; 0xae
 800963e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009642:	689b      	ldr	r3, [r3, #8]
 8009644:	2b00      	cmp	r3, #0
 8009646:	d00f      	beq.n	8009668 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8009648:	7bba      	ldrb	r2, [r7, #14]
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8009650:	7bba      	ldrb	r2, [r7, #14]
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	32ae      	adds	r2, #174	; 0xae
 8009656:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800965a:	689b      	ldr	r3, [r3, #8]
 800965c:	6839      	ldr	r1, [r7, #0]
 800965e:	6878      	ldr	r0, [r7, #4]
 8009660:	4798      	blx	r3
 8009662:	4603      	mov	r3, r0
 8009664:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8009666:	e004      	b.n	8009672 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8009668:	2303      	movs	r3, #3
 800966a:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800966c:	e001      	b.n	8009672 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800966e:	2303      	movs	r3, #3
 8009670:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8009672:	683b      	ldr	r3, [r7, #0]
 8009674:	88db      	ldrh	r3, [r3, #6]
 8009676:	2b00      	cmp	r3, #0
 8009678:	d110      	bne.n	800969c <USBD_StdItfReq+0xc0>
 800967a:	7bfb      	ldrb	r3, [r7, #15]
 800967c:	2b00      	cmp	r3, #0
 800967e:	d10d      	bne.n	800969c <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8009680:	6878      	ldr	r0, [r7, #4]
 8009682:	f000 fdc7 	bl	800a214 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8009686:	e009      	b.n	800969c <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8009688:	6839      	ldr	r1, [r7, #0]
 800968a:	6878      	ldr	r0, [r7, #4]
 800968c:	f000 fcf7 	bl	800a07e <USBD_CtlError>
          break;
 8009690:	e004      	b.n	800969c <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8009692:	6839      	ldr	r1, [r7, #0]
 8009694:	6878      	ldr	r0, [r7, #4]
 8009696:	f000 fcf2 	bl	800a07e <USBD_CtlError>
          break;
 800969a:	e000      	b.n	800969e <USBD_StdItfReq+0xc2>
          break;
 800969c:	bf00      	nop
      }
      break;
 800969e:	e004      	b.n	80096aa <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 80096a0:	6839      	ldr	r1, [r7, #0]
 80096a2:	6878      	ldr	r0, [r7, #4]
 80096a4:	f000 fceb 	bl	800a07e <USBD_CtlError>
      break;
 80096a8:	bf00      	nop
  }

  return ret;
 80096aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80096ac:	4618      	mov	r0, r3
 80096ae:	3710      	adds	r7, #16
 80096b0:	46bd      	mov	sp, r7
 80096b2:	bd80      	pop	{r7, pc}

080096b4 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80096b4:	b580      	push	{r7, lr}
 80096b6:	b084      	sub	sp, #16
 80096b8:	af00      	add	r7, sp, #0
 80096ba:	6078      	str	r0, [r7, #4]
 80096bc:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 80096be:	2300      	movs	r3, #0
 80096c0:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 80096c2:	683b      	ldr	r3, [r7, #0]
 80096c4:	889b      	ldrh	r3, [r3, #4]
 80096c6:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80096c8:	683b      	ldr	r3, [r7, #0]
 80096ca:	781b      	ldrb	r3, [r3, #0]
 80096cc:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80096d0:	2b40      	cmp	r3, #64	; 0x40
 80096d2:	d007      	beq.n	80096e4 <USBD_StdEPReq+0x30>
 80096d4:	2b40      	cmp	r3, #64	; 0x40
 80096d6:	f200 817f 	bhi.w	80099d8 <USBD_StdEPReq+0x324>
 80096da:	2b00      	cmp	r3, #0
 80096dc:	d02a      	beq.n	8009734 <USBD_StdEPReq+0x80>
 80096de:	2b20      	cmp	r3, #32
 80096e0:	f040 817a 	bne.w	80099d8 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 80096e4:	7bbb      	ldrb	r3, [r7, #14]
 80096e6:	4619      	mov	r1, r3
 80096e8:	6878      	ldr	r0, [r7, #4]
 80096ea:	f7ff fe83 	bl	80093f4 <USBD_CoreFindEP>
 80096ee:	4603      	mov	r3, r0
 80096f0:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80096f2:	7b7b      	ldrb	r3, [r7, #13]
 80096f4:	2bff      	cmp	r3, #255	; 0xff
 80096f6:	f000 8174 	beq.w	80099e2 <USBD_StdEPReq+0x32e>
 80096fa:	7b7b      	ldrb	r3, [r7, #13]
 80096fc:	2b00      	cmp	r3, #0
 80096fe:	f040 8170 	bne.w	80099e2 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8009702:	7b7a      	ldrb	r2, [r7, #13]
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800970a:	7b7a      	ldrb	r2, [r7, #13]
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	32ae      	adds	r2, #174	; 0xae
 8009710:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009714:	689b      	ldr	r3, [r3, #8]
 8009716:	2b00      	cmp	r3, #0
 8009718:	f000 8163 	beq.w	80099e2 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800971c:	7b7a      	ldrb	r2, [r7, #13]
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	32ae      	adds	r2, #174	; 0xae
 8009722:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009726:	689b      	ldr	r3, [r3, #8]
 8009728:	6839      	ldr	r1, [r7, #0]
 800972a:	6878      	ldr	r0, [r7, #4]
 800972c:	4798      	blx	r3
 800972e:	4603      	mov	r3, r0
 8009730:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8009732:	e156      	b.n	80099e2 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009734:	683b      	ldr	r3, [r7, #0]
 8009736:	785b      	ldrb	r3, [r3, #1]
 8009738:	2b03      	cmp	r3, #3
 800973a:	d008      	beq.n	800974e <USBD_StdEPReq+0x9a>
 800973c:	2b03      	cmp	r3, #3
 800973e:	f300 8145 	bgt.w	80099cc <USBD_StdEPReq+0x318>
 8009742:	2b00      	cmp	r3, #0
 8009744:	f000 809b 	beq.w	800987e <USBD_StdEPReq+0x1ca>
 8009748:	2b01      	cmp	r3, #1
 800974a:	d03c      	beq.n	80097c6 <USBD_StdEPReq+0x112>
 800974c:	e13e      	b.n	80099cc <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009754:	b2db      	uxtb	r3, r3
 8009756:	2b02      	cmp	r3, #2
 8009758:	d002      	beq.n	8009760 <USBD_StdEPReq+0xac>
 800975a:	2b03      	cmp	r3, #3
 800975c:	d016      	beq.n	800978c <USBD_StdEPReq+0xd8>
 800975e:	e02c      	b.n	80097ba <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009760:	7bbb      	ldrb	r3, [r7, #14]
 8009762:	2b00      	cmp	r3, #0
 8009764:	d00d      	beq.n	8009782 <USBD_StdEPReq+0xce>
 8009766:	7bbb      	ldrb	r3, [r7, #14]
 8009768:	2b80      	cmp	r3, #128	; 0x80
 800976a:	d00a      	beq.n	8009782 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800976c:	7bbb      	ldrb	r3, [r7, #14]
 800976e:	4619      	mov	r1, r3
 8009770:	6878      	ldr	r0, [r7, #4]
 8009772:	f004 f8a9 	bl	800d8c8 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8009776:	2180      	movs	r1, #128	; 0x80
 8009778:	6878      	ldr	r0, [r7, #4]
 800977a:	f004 f8a5 	bl	800d8c8 <USBD_LL_StallEP>
 800977e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009780:	e020      	b.n	80097c4 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8009782:	6839      	ldr	r1, [r7, #0]
 8009784:	6878      	ldr	r0, [r7, #4]
 8009786:	f000 fc7a 	bl	800a07e <USBD_CtlError>
              break;
 800978a:	e01b      	b.n	80097c4 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800978c:	683b      	ldr	r3, [r7, #0]
 800978e:	885b      	ldrh	r3, [r3, #2]
 8009790:	2b00      	cmp	r3, #0
 8009792:	d10e      	bne.n	80097b2 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8009794:	7bbb      	ldrb	r3, [r7, #14]
 8009796:	2b00      	cmp	r3, #0
 8009798:	d00b      	beq.n	80097b2 <USBD_StdEPReq+0xfe>
 800979a:	7bbb      	ldrb	r3, [r7, #14]
 800979c:	2b80      	cmp	r3, #128	; 0x80
 800979e:	d008      	beq.n	80097b2 <USBD_StdEPReq+0xfe>
 80097a0:	683b      	ldr	r3, [r7, #0]
 80097a2:	88db      	ldrh	r3, [r3, #6]
 80097a4:	2b00      	cmp	r3, #0
 80097a6:	d104      	bne.n	80097b2 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 80097a8:	7bbb      	ldrb	r3, [r7, #14]
 80097aa:	4619      	mov	r1, r3
 80097ac:	6878      	ldr	r0, [r7, #4]
 80097ae:	f004 f88b 	bl	800d8c8 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 80097b2:	6878      	ldr	r0, [r7, #4]
 80097b4:	f000 fd2e 	bl	800a214 <USBD_CtlSendStatus>

              break;
 80097b8:	e004      	b.n	80097c4 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 80097ba:	6839      	ldr	r1, [r7, #0]
 80097bc:	6878      	ldr	r0, [r7, #4]
 80097be:	f000 fc5e 	bl	800a07e <USBD_CtlError>
              break;
 80097c2:	bf00      	nop
          }
          break;
 80097c4:	e107      	b.n	80099d6 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80097cc:	b2db      	uxtb	r3, r3
 80097ce:	2b02      	cmp	r3, #2
 80097d0:	d002      	beq.n	80097d8 <USBD_StdEPReq+0x124>
 80097d2:	2b03      	cmp	r3, #3
 80097d4:	d016      	beq.n	8009804 <USBD_StdEPReq+0x150>
 80097d6:	e04b      	b.n	8009870 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80097d8:	7bbb      	ldrb	r3, [r7, #14]
 80097da:	2b00      	cmp	r3, #0
 80097dc:	d00d      	beq.n	80097fa <USBD_StdEPReq+0x146>
 80097de:	7bbb      	ldrb	r3, [r7, #14]
 80097e0:	2b80      	cmp	r3, #128	; 0x80
 80097e2:	d00a      	beq.n	80097fa <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80097e4:	7bbb      	ldrb	r3, [r7, #14]
 80097e6:	4619      	mov	r1, r3
 80097e8:	6878      	ldr	r0, [r7, #4]
 80097ea:	f004 f86d 	bl	800d8c8 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80097ee:	2180      	movs	r1, #128	; 0x80
 80097f0:	6878      	ldr	r0, [r7, #4]
 80097f2:	f004 f869 	bl	800d8c8 <USBD_LL_StallEP>
 80097f6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80097f8:	e040      	b.n	800987c <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 80097fa:	6839      	ldr	r1, [r7, #0]
 80097fc:	6878      	ldr	r0, [r7, #4]
 80097fe:	f000 fc3e 	bl	800a07e <USBD_CtlError>
              break;
 8009802:	e03b      	b.n	800987c <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009804:	683b      	ldr	r3, [r7, #0]
 8009806:	885b      	ldrh	r3, [r3, #2]
 8009808:	2b00      	cmp	r3, #0
 800980a:	d136      	bne.n	800987a <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800980c:	7bbb      	ldrb	r3, [r7, #14]
 800980e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009812:	2b00      	cmp	r3, #0
 8009814:	d004      	beq.n	8009820 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8009816:	7bbb      	ldrb	r3, [r7, #14]
 8009818:	4619      	mov	r1, r3
 800981a:	6878      	ldr	r0, [r7, #4]
 800981c:	f004 f873 	bl	800d906 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8009820:	6878      	ldr	r0, [r7, #4]
 8009822:	f000 fcf7 	bl	800a214 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8009826:	7bbb      	ldrb	r3, [r7, #14]
 8009828:	4619      	mov	r1, r3
 800982a:	6878      	ldr	r0, [r7, #4]
 800982c:	f7ff fde2 	bl	80093f4 <USBD_CoreFindEP>
 8009830:	4603      	mov	r3, r0
 8009832:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009834:	7b7b      	ldrb	r3, [r7, #13]
 8009836:	2bff      	cmp	r3, #255	; 0xff
 8009838:	d01f      	beq.n	800987a <USBD_StdEPReq+0x1c6>
 800983a:	7b7b      	ldrb	r3, [r7, #13]
 800983c:	2b00      	cmp	r3, #0
 800983e:	d11c      	bne.n	800987a <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8009840:	7b7a      	ldrb	r2, [r7, #13]
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8009848:	7b7a      	ldrb	r2, [r7, #13]
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	32ae      	adds	r2, #174	; 0xae
 800984e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009852:	689b      	ldr	r3, [r3, #8]
 8009854:	2b00      	cmp	r3, #0
 8009856:	d010      	beq.n	800987a <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8009858:	7b7a      	ldrb	r2, [r7, #13]
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	32ae      	adds	r2, #174	; 0xae
 800985e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009862:	689b      	ldr	r3, [r3, #8]
 8009864:	6839      	ldr	r1, [r7, #0]
 8009866:	6878      	ldr	r0, [r7, #4]
 8009868:	4798      	blx	r3
 800986a:	4603      	mov	r3, r0
 800986c:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800986e:	e004      	b.n	800987a <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8009870:	6839      	ldr	r1, [r7, #0]
 8009872:	6878      	ldr	r0, [r7, #4]
 8009874:	f000 fc03 	bl	800a07e <USBD_CtlError>
              break;
 8009878:	e000      	b.n	800987c <USBD_StdEPReq+0x1c8>
              break;
 800987a:	bf00      	nop
          }
          break;
 800987c:	e0ab      	b.n	80099d6 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009884:	b2db      	uxtb	r3, r3
 8009886:	2b02      	cmp	r3, #2
 8009888:	d002      	beq.n	8009890 <USBD_StdEPReq+0x1dc>
 800988a:	2b03      	cmp	r3, #3
 800988c:	d032      	beq.n	80098f4 <USBD_StdEPReq+0x240>
 800988e:	e097      	b.n	80099c0 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009890:	7bbb      	ldrb	r3, [r7, #14]
 8009892:	2b00      	cmp	r3, #0
 8009894:	d007      	beq.n	80098a6 <USBD_StdEPReq+0x1f2>
 8009896:	7bbb      	ldrb	r3, [r7, #14]
 8009898:	2b80      	cmp	r3, #128	; 0x80
 800989a:	d004      	beq.n	80098a6 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800989c:	6839      	ldr	r1, [r7, #0]
 800989e:	6878      	ldr	r0, [r7, #4]
 80098a0:	f000 fbed 	bl	800a07e <USBD_CtlError>
                break;
 80098a4:	e091      	b.n	80099ca <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80098a6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80098aa:	2b00      	cmp	r3, #0
 80098ac:	da0b      	bge.n	80098c6 <USBD_StdEPReq+0x212>
 80098ae:	7bbb      	ldrb	r3, [r7, #14]
 80098b0:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80098b4:	4613      	mov	r3, r2
 80098b6:	009b      	lsls	r3, r3, #2
 80098b8:	4413      	add	r3, r2
 80098ba:	009b      	lsls	r3, r3, #2
 80098bc:	3310      	adds	r3, #16
 80098be:	687a      	ldr	r2, [r7, #4]
 80098c0:	4413      	add	r3, r2
 80098c2:	3304      	adds	r3, #4
 80098c4:	e00b      	b.n	80098de <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80098c6:	7bbb      	ldrb	r3, [r7, #14]
 80098c8:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80098cc:	4613      	mov	r3, r2
 80098ce:	009b      	lsls	r3, r3, #2
 80098d0:	4413      	add	r3, r2
 80098d2:	009b      	lsls	r3, r3, #2
 80098d4:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 80098d8:	687a      	ldr	r2, [r7, #4]
 80098da:	4413      	add	r3, r2
 80098dc:	3304      	adds	r3, #4
 80098de:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 80098e0:	68bb      	ldr	r3, [r7, #8]
 80098e2:	2200      	movs	r2, #0
 80098e4:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80098e6:	68bb      	ldr	r3, [r7, #8]
 80098e8:	2202      	movs	r2, #2
 80098ea:	4619      	mov	r1, r3
 80098ec:	6878      	ldr	r0, [r7, #4]
 80098ee:	f000 fc37 	bl	800a160 <USBD_CtlSendData>
              break;
 80098f2:	e06a      	b.n	80099ca <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80098f4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80098f8:	2b00      	cmp	r3, #0
 80098fa:	da11      	bge.n	8009920 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80098fc:	7bbb      	ldrb	r3, [r7, #14]
 80098fe:	f003 020f 	and.w	r2, r3, #15
 8009902:	6879      	ldr	r1, [r7, #4]
 8009904:	4613      	mov	r3, r2
 8009906:	009b      	lsls	r3, r3, #2
 8009908:	4413      	add	r3, r2
 800990a:	009b      	lsls	r3, r3, #2
 800990c:	440b      	add	r3, r1
 800990e:	3324      	adds	r3, #36	; 0x24
 8009910:	881b      	ldrh	r3, [r3, #0]
 8009912:	2b00      	cmp	r3, #0
 8009914:	d117      	bne.n	8009946 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8009916:	6839      	ldr	r1, [r7, #0]
 8009918:	6878      	ldr	r0, [r7, #4]
 800991a:	f000 fbb0 	bl	800a07e <USBD_CtlError>
                  break;
 800991e:	e054      	b.n	80099ca <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8009920:	7bbb      	ldrb	r3, [r7, #14]
 8009922:	f003 020f 	and.w	r2, r3, #15
 8009926:	6879      	ldr	r1, [r7, #4]
 8009928:	4613      	mov	r3, r2
 800992a:	009b      	lsls	r3, r3, #2
 800992c:	4413      	add	r3, r2
 800992e:	009b      	lsls	r3, r3, #2
 8009930:	440b      	add	r3, r1
 8009932:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8009936:	881b      	ldrh	r3, [r3, #0]
 8009938:	2b00      	cmp	r3, #0
 800993a:	d104      	bne.n	8009946 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800993c:	6839      	ldr	r1, [r7, #0]
 800993e:	6878      	ldr	r0, [r7, #4]
 8009940:	f000 fb9d 	bl	800a07e <USBD_CtlError>
                  break;
 8009944:	e041      	b.n	80099ca <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009946:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800994a:	2b00      	cmp	r3, #0
 800994c:	da0b      	bge.n	8009966 <USBD_StdEPReq+0x2b2>
 800994e:	7bbb      	ldrb	r3, [r7, #14]
 8009950:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009954:	4613      	mov	r3, r2
 8009956:	009b      	lsls	r3, r3, #2
 8009958:	4413      	add	r3, r2
 800995a:	009b      	lsls	r3, r3, #2
 800995c:	3310      	adds	r3, #16
 800995e:	687a      	ldr	r2, [r7, #4]
 8009960:	4413      	add	r3, r2
 8009962:	3304      	adds	r3, #4
 8009964:	e00b      	b.n	800997e <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009966:	7bbb      	ldrb	r3, [r7, #14]
 8009968:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800996c:	4613      	mov	r3, r2
 800996e:	009b      	lsls	r3, r3, #2
 8009970:	4413      	add	r3, r2
 8009972:	009b      	lsls	r3, r3, #2
 8009974:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8009978:	687a      	ldr	r2, [r7, #4]
 800997a:	4413      	add	r3, r2
 800997c:	3304      	adds	r3, #4
 800997e:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8009980:	7bbb      	ldrb	r3, [r7, #14]
 8009982:	2b00      	cmp	r3, #0
 8009984:	d002      	beq.n	800998c <USBD_StdEPReq+0x2d8>
 8009986:	7bbb      	ldrb	r3, [r7, #14]
 8009988:	2b80      	cmp	r3, #128	; 0x80
 800998a:	d103      	bne.n	8009994 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800998c:	68bb      	ldr	r3, [r7, #8]
 800998e:	2200      	movs	r2, #0
 8009990:	601a      	str	r2, [r3, #0]
 8009992:	e00e      	b.n	80099b2 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8009994:	7bbb      	ldrb	r3, [r7, #14]
 8009996:	4619      	mov	r1, r3
 8009998:	6878      	ldr	r0, [r7, #4]
 800999a:	f003 ffd3 	bl	800d944 <USBD_LL_IsStallEP>
 800999e:	4603      	mov	r3, r0
 80099a0:	2b00      	cmp	r3, #0
 80099a2:	d003      	beq.n	80099ac <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 80099a4:	68bb      	ldr	r3, [r7, #8]
 80099a6:	2201      	movs	r2, #1
 80099a8:	601a      	str	r2, [r3, #0]
 80099aa:	e002      	b.n	80099b2 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 80099ac:	68bb      	ldr	r3, [r7, #8]
 80099ae:	2200      	movs	r2, #0
 80099b0:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80099b2:	68bb      	ldr	r3, [r7, #8]
 80099b4:	2202      	movs	r2, #2
 80099b6:	4619      	mov	r1, r3
 80099b8:	6878      	ldr	r0, [r7, #4]
 80099ba:	f000 fbd1 	bl	800a160 <USBD_CtlSendData>
              break;
 80099be:	e004      	b.n	80099ca <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 80099c0:	6839      	ldr	r1, [r7, #0]
 80099c2:	6878      	ldr	r0, [r7, #4]
 80099c4:	f000 fb5b 	bl	800a07e <USBD_CtlError>
              break;
 80099c8:	bf00      	nop
          }
          break;
 80099ca:	e004      	b.n	80099d6 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 80099cc:	6839      	ldr	r1, [r7, #0]
 80099ce:	6878      	ldr	r0, [r7, #4]
 80099d0:	f000 fb55 	bl	800a07e <USBD_CtlError>
          break;
 80099d4:	bf00      	nop
      }
      break;
 80099d6:	e005      	b.n	80099e4 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 80099d8:	6839      	ldr	r1, [r7, #0]
 80099da:	6878      	ldr	r0, [r7, #4]
 80099dc:	f000 fb4f 	bl	800a07e <USBD_CtlError>
      break;
 80099e0:	e000      	b.n	80099e4 <USBD_StdEPReq+0x330>
      break;
 80099e2:	bf00      	nop
  }

  return ret;
 80099e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80099e6:	4618      	mov	r0, r3
 80099e8:	3710      	adds	r7, #16
 80099ea:	46bd      	mov	sp, r7
 80099ec:	bd80      	pop	{r7, pc}
	...

080099f0 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80099f0:	b580      	push	{r7, lr}
 80099f2:	b084      	sub	sp, #16
 80099f4:	af00      	add	r7, sp, #0
 80099f6:	6078      	str	r0, [r7, #4]
 80099f8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80099fa:	2300      	movs	r3, #0
 80099fc:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 80099fe:	2300      	movs	r3, #0
 8009a00:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8009a02:	2300      	movs	r3, #0
 8009a04:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8009a06:	683b      	ldr	r3, [r7, #0]
 8009a08:	885b      	ldrh	r3, [r3, #2]
 8009a0a:	0a1b      	lsrs	r3, r3, #8
 8009a0c:	b29b      	uxth	r3, r3
 8009a0e:	3b01      	subs	r3, #1
 8009a10:	2b06      	cmp	r3, #6
 8009a12:	f200 8128 	bhi.w	8009c66 <USBD_GetDescriptor+0x276>
 8009a16:	a201      	add	r2, pc, #4	; (adr r2, 8009a1c <USBD_GetDescriptor+0x2c>)
 8009a18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a1c:	08009a39 	.word	0x08009a39
 8009a20:	08009a51 	.word	0x08009a51
 8009a24:	08009a91 	.word	0x08009a91
 8009a28:	08009c67 	.word	0x08009c67
 8009a2c:	08009c67 	.word	0x08009c67
 8009a30:	08009c07 	.word	0x08009c07
 8009a34:	08009c33 	.word	0x08009c33
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009a3e:	681b      	ldr	r3, [r3, #0]
 8009a40:	687a      	ldr	r2, [r7, #4]
 8009a42:	7c12      	ldrb	r2, [r2, #16]
 8009a44:	f107 0108 	add.w	r1, r7, #8
 8009a48:	4610      	mov	r0, r2
 8009a4a:	4798      	blx	r3
 8009a4c:	60f8      	str	r0, [r7, #12]
      break;
 8009a4e:	e112      	b.n	8009c76 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	7c1b      	ldrb	r3, [r3, #16]
 8009a54:	2b00      	cmp	r3, #0
 8009a56:	d10d      	bne.n	8009a74 <USBD_GetDescriptor+0x84>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009a5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009a60:	f107 0208 	add.w	r2, r7, #8
 8009a64:	4610      	mov	r0, r2
 8009a66:	4798      	blx	r3
 8009a68:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009a6a:	68fb      	ldr	r3, [r7, #12]
 8009a6c:	3301      	adds	r3, #1
 8009a6e:	2202      	movs	r2, #2
 8009a70:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8009a72:	e100      	b.n	8009c76 <USBD_GetDescriptor+0x286>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009a7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009a7c:	f107 0208 	add.w	r2, r7, #8
 8009a80:	4610      	mov	r0, r2
 8009a82:	4798      	blx	r3
 8009a84:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009a86:	68fb      	ldr	r3, [r7, #12]
 8009a88:	3301      	adds	r3, #1
 8009a8a:	2202      	movs	r2, #2
 8009a8c:	701a      	strb	r2, [r3, #0]
      break;
 8009a8e:	e0f2      	b.n	8009c76 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8009a90:	683b      	ldr	r3, [r7, #0]
 8009a92:	885b      	ldrh	r3, [r3, #2]
 8009a94:	b2db      	uxtb	r3, r3
 8009a96:	2b05      	cmp	r3, #5
 8009a98:	f200 80ac 	bhi.w	8009bf4 <USBD_GetDescriptor+0x204>
 8009a9c:	a201      	add	r2, pc, #4	; (adr r2, 8009aa4 <USBD_GetDescriptor+0xb4>)
 8009a9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009aa2:	bf00      	nop
 8009aa4:	08009abd 	.word	0x08009abd
 8009aa8:	08009af1 	.word	0x08009af1
 8009aac:	08009b25 	.word	0x08009b25
 8009ab0:	08009b59 	.word	0x08009b59
 8009ab4:	08009b8d 	.word	0x08009b8d
 8009ab8:	08009bc1 	.word	0x08009bc1
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009ac2:	685b      	ldr	r3, [r3, #4]
 8009ac4:	2b00      	cmp	r3, #0
 8009ac6:	d00b      	beq.n	8009ae0 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009ace:	685b      	ldr	r3, [r3, #4]
 8009ad0:	687a      	ldr	r2, [r7, #4]
 8009ad2:	7c12      	ldrb	r2, [r2, #16]
 8009ad4:	f107 0108 	add.w	r1, r7, #8
 8009ad8:	4610      	mov	r0, r2
 8009ada:	4798      	blx	r3
 8009adc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009ade:	e091      	b.n	8009c04 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009ae0:	6839      	ldr	r1, [r7, #0]
 8009ae2:	6878      	ldr	r0, [r7, #4]
 8009ae4:	f000 facb 	bl	800a07e <USBD_CtlError>
            err++;
 8009ae8:	7afb      	ldrb	r3, [r7, #11]
 8009aea:	3301      	adds	r3, #1
 8009aec:	72fb      	strb	r3, [r7, #11]
          break;
 8009aee:	e089      	b.n	8009c04 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009af6:	689b      	ldr	r3, [r3, #8]
 8009af8:	2b00      	cmp	r3, #0
 8009afa:	d00b      	beq.n	8009b14 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009b02:	689b      	ldr	r3, [r3, #8]
 8009b04:	687a      	ldr	r2, [r7, #4]
 8009b06:	7c12      	ldrb	r2, [r2, #16]
 8009b08:	f107 0108 	add.w	r1, r7, #8
 8009b0c:	4610      	mov	r0, r2
 8009b0e:	4798      	blx	r3
 8009b10:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009b12:	e077      	b.n	8009c04 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009b14:	6839      	ldr	r1, [r7, #0]
 8009b16:	6878      	ldr	r0, [r7, #4]
 8009b18:	f000 fab1 	bl	800a07e <USBD_CtlError>
            err++;
 8009b1c:	7afb      	ldrb	r3, [r7, #11]
 8009b1e:	3301      	adds	r3, #1
 8009b20:	72fb      	strb	r3, [r7, #11]
          break;
 8009b22:	e06f      	b.n	8009c04 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009b2a:	68db      	ldr	r3, [r3, #12]
 8009b2c:	2b00      	cmp	r3, #0
 8009b2e:	d00b      	beq.n	8009b48 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009b36:	68db      	ldr	r3, [r3, #12]
 8009b38:	687a      	ldr	r2, [r7, #4]
 8009b3a:	7c12      	ldrb	r2, [r2, #16]
 8009b3c:	f107 0108 	add.w	r1, r7, #8
 8009b40:	4610      	mov	r0, r2
 8009b42:	4798      	blx	r3
 8009b44:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009b46:	e05d      	b.n	8009c04 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009b48:	6839      	ldr	r1, [r7, #0]
 8009b4a:	6878      	ldr	r0, [r7, #4]
 8009b4c:	f000 fa97 	bl	800a07e <USBD_CtlError>
            err++;
 8009b50:	7afb      	ldrb	r3, [r7, #11]
 8009b52:	3301      	adds	r3, #1
 8009b54:	72fb      	strb	r3, [r7, #11]
          break;
 8009b56:	e055      	b.n	8009c04 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009b5e:	691b      	ldr	r3, [r3, #16]
 8009b60:	2b00      	cmp	r3, #0
 8009b62:	d00b      	beq.n	8009b7c <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009b6a:	691b      	ldr	r3, [r3, #16]
 8009b6c:	687a      	ldr	r2, [r7, #4]
 8009b6e:	7c12      	ldrb	r2, [r2, #16]
 8009b70:	f107 0108 	add.w	r1, r7, #8
 8009b74:	4610      	mov	r0, r2
 8009b76:	4798      	blx	r3
 8009b78:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009b7a:	e043      	b.n	8009c04 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009b7c:	6839      	ldr	r1, [r7, #0]
 8009b7e:	6878      	ldr	r0, [r7, #4]
 8009b80:	f000 fa7d 	bl	800a07e <USBD_CtlError>
            err++;
 8009b84:	7afb      	ldrb	r3, [r7, #11]
 8009b86:	3301      	adds	r3, #1
 8009b88:	72fb      	strb	r3, [r7, #11]
          break;
 8009b8a:	e03b      	b.n	8009c04 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009b92:	695b      	ldr	r3, [r3, #20]
 8009b94:	2b00      	cmp	r3, #0
 8009b96:	d00b      	beq.n	8009bb0 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009b9e:	695b      	ldr	r3, [r3, #20]
 8009ba0:	687a      	ldr	r2, [r7, #4]
 8009ba2:	7c12      	ldrb	r2, [r2, #16]
 8009ba4:	f107 0108 	add.w	r1, r7, #8
 8009ba8:	4610      	mov	r0, r2
 8009baa:	4798      	blx	r3
 8009bac:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009bae:	e029      	b.n	8009c04 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009bb0:	6839      	ldr	r1, [r7, #0]
 8009bb2:	6878      	ldr	r0, [r7, #4]
 8009bb4:	f000 fa63 	bl	800a07e <USBD_CtlError>
            err++;
 8009bb8:	7afb      	ldrb	r3, [r7, #11]
 8009bba:	3301      	adds	r3, #1
 8009bbc:	72fb      	strb	r3, [r7, #11]
          break;
 8009bbe:	e021      	b.n	8009c04 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009bc6:	699b      	ldr	r3, [r3, #24]
 8009bc8:	2b00      	cmp	r3, #0
 8009bca:	d00b      	beq.n	8009be4 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009bd2:	699b      	ldr	r3, [r3, #24]
 8009bd4:	687a      	ldr	r2, [r7, #4]
 8009bd6:	7c12      	ldrb	r2, [r2, #16]
 8009bd8:	f107 0108 	add.w	r1, r7, #8
 8009bdc:	4610      	mov	r0, r2
 8009bde:	4798      	blx	r3
 8009be0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009be2:	e00f      	b.n	8009c04 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009be4:	6839      	ldr	r1, [r7, #0]
 8009be6:	6878      	ldr	r0, [r7, #4]
 8009be8:	f000 fa49 	bl	800a07e <USBD_CtlError>
            err++;
 8009bec:	7afb      	ldrb	r3, [r7, #11]
 8009bee:	3301      	adds	r3, #1
 8009bf0:	72fb      	strb	r3, [r7, #11]
          break;
 8009bf2:	e007      	b.n	8009c04 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8009bf4:	6839      	ldr	r1, [r7, #0]
 8009bf6:	6878      	ldr	r0, [r7, #4]
 8009bf8:	f000 fa41 	bl	800a07e <USBD_CtlError>
          err++;
 8009bfc:	7afb      	ldrb	r3, [r7, #11]
 8009bfe:	3301      	adds	r3, #1
 8009c00:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8009c02:	bf00      	nop
      }
      break;
 8009c04:	e037      	b.n	8009c76 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	7c1b      	ldrb	r3, [r3, #16]
 8009c0a:	2b00      	cmp	r3, #0
 8009c0c:	d109      	bne.n	8009c22 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009c14:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009c16:	f107 0208 	add.w	r2, r7, #8
 8009c1a:	4610      	mov	r0, r2
 8009c1c:	4798      	blx	r3
 8009c1e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009c20:	e029      	b.n	8009c76 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8009c22:	6839      	ldr	r1, [r7, #0]
 8009c24:	6878      	ldr	r0, [r7, #4]
 8009c26:	f000 fa2a 	bl	800a07e <USBD_CtlError>
        err++;
 8009c2a:	7afb      	ldrb	r3, [r7, #11]
 8009c2c:	3301      	adds	r3, #1
 8009c2e:	72fb      	strb	r3, [r7, #11]
      break;
 8009c30:	e021      	b.n	8009c76 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	7c1b      	ldrb	r3, [r3, #16]
 8009c36:	2b00      	cmp	r3, #0
 8009c38:	d10d      	bne.n	8009c56 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009c40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009c42:	f107 0208 	add.w	r2, r7, #8
 8009c46:	4610      	mov	r0, r2
 8009c48:	4798      	blx	r3
 8009c4a:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8009c4c:	68fb      	ldr	r3, [r7, #12]
 8009c4e:	3301      	adds	r3, #1
 8009c50:	2207      	movs	r2, #7
 8009c52:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009c54:	e00f      	b.n	8009c76 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8009c56:	6839      	ldr	r1, [r7, #0]
 8009c58:	6878      	ldr	r0, [r7, #4]
 8009c5a:	f000 fa10 	bl	800a07e <USBD_CtlError>
        err++;
 8009c5e:	7afb      	ldrb	r3, [r7, #11]
 8009c60:	3301      	adds	r3, #1
 8009c62:	72fb      	strb	r3, [r7, #11]
      break;
 8009c64:	e007      	b.n	8009c76 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8009c66:	6839      	ldr	r1, [r7, #0]
 8009c68:	6878      	ldr	r0, [r7, #4]
 8009c6a:	f000 fa08 	bl	800a07e <USBD_CtlError>
      err++;
 8009c6e:	7afb      	ldrb	r3, [r7, #11]
 8009c70:	3301      	adds	r3, #1
 8009c72:	72fb      	strb	r3, [r7, #11]
      break;
 8009c74:	bf00      	nop
  }

  if (err != 0U)
 8009c76:	7afb      	ldrb	r3, [r7, #11]
 8009c78:	2b00      	cmp	r3, #0
 8009c7a:	d11e      	bne.n	8009cba <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8009c7c:	683b      	ldr	r3, [r7, #0]
 8009c7e:	88db      	ldrh	r3, [r3, #6]
 8009c80:	2b00      	cmp	r3, #0
 8009c82:	d016      	beq.n	8009cb2 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8009c84:	893b      	ldrh	r3, [r7, #8]
 8009c86:	2b00      	cmp	r3, #0
 8009c88:	d00e      	beq.n	8009ca8 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 8009c8a:	683b      	ldr	r3, [r7, #0]
 8009c8c:	88da      	ldrh	r2, [r3, #6]
 8009c8e:	893b      	ldrh	r3, [r7, #8]
 8009c90:	4293      	cmp	r3, r2
 8009c92:	bf28      	it	cs
 8009c94:	4613      	movcs	r3, r2
 8009c96:	b29b      	uxth	r3, r3
 8009c98:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8009c9a:	893b      	ldrh	r3, [r7, #8]
 8009c9c:	461a      	mov	r2, r3
 8009c9e:	68f9      	ldr	r1, [r7, #12]
 8009ca0:	6878      	ldr	r0, [r7, #4]
 8009ca2:	f000 fa5d 	bl	800a160 <USBD_CtlSendData>
 8009ca6:	e009      	b.n	8009cbc <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8009ca8:	6839      	ldr	r1, [r7, #0]
 8009caa:	6878      	ldr	r0, [r7, #4]
 8009cac:	f000 f9e7 	bl	800a07e <USBD_CtlError>
 8009cb0:	e004      	b.n	8009cbc <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8009cb2:	6878      	ldr	r0, [r7, #4]
 8009cb4:	f000 faae 	bl	800a214 <USBD_CtlSendStatus>
 8009cb8:	e000      	b.n	8009cbc <USBD_GetDescriptor+0x2cc>
    return;
 8009cba:	bf00      	nop
  }
}
 8009cbc:	3710      	adds	r7, #16
 8009cbe:	46bd      	mov	sp, r7
 8009cc0:	bd80      	pop	{r7, pc}
 8009cc2:	bf00      	nop

08009cc4 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009cc4:	b580      	push	{r7, lr}
 8009cc6:	b084      	sub	sp, #16
 8009cc8:	af00      	add	r7, sp, #0
 8009cca:	6078      	str	r0, [r7, #4]
 8009ccc:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8009cce:	683b      	ldr	r3, [r7, #0]
 8009cd0:	889b      	ldrh	r3, [r3, #4]
 8009cd2:	2b00      	cmp	r3, #0
 8009cd4:	d131      	bne.n	8009d3a <USBD_SetAddress+0x76>
 8009cd6:	683b      	ldr	r3, [r7, #0]
 8009cd8:	88db      	ldrh	r3, [r3, #6]
 8009cda:	2b00      	cmp	r3, #0
 8009cdc:	d12d      	bne.n	8009d3a <USBD_SetAddress+0x76>
 8009cde:	683b      	ldr	r3, [r7, #0]
 8009ce0:	885b      	ldrh	r3, [r3, #2]
 8009ce2:	2b7f      	cmp	r3, #127	; 0x7f
 8009ce4:	d829      	bhi.n	8009d3a <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8009ce6:	683b      	ldr	r3, [r7, #0]
 8009ce8:	885b      	ldrh	r3, [r3, #2]
 8009cea:	b2db      	uxtb	r3, r3
 8009cec:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009cf0:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009cf8:	b2db      	uxtb	r3, r3
 8009cfa:	2b03      	cmp	r3, #3
 8009cfc:	d104      	bne.n	8009d08 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8009cfe:	6839      	ldr	r1, [r7, #0]
 8009d00:	6878      	ldr	r0, [r7, #4]
 8009d02:	f000 f9bc 	bl	800a07e <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009d06:	e01d      	b.n	8009d44 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	7bfa      	ldrb	r2, [r7, #15]
 8009d0c:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8009d10:	7bfb      	ldrb	r3, [r7, #15]
 8009d12:	4619      	mov	r1, r3
 8009d14:	6878      	ldr	r0, [r7, #4]
 8009d16:	f003 fe41 	bl	800d99c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8009d1a:	6878      	ldr	r0, [r7, #4]
 8009d1c:	f000 fa7a 	bl	800a214 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8009d20:	7bfb      	ldrb	r3, [r7, #15]
 8009d22:	2b00      	cmp	r3, #0
 8009d24:	d004      	beq.n	8009d30 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	2202      	movs	r2, #2
 8009d2a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009d2e:	e009      	b.n	8009d44 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	2201      	movs	r2, #1
 8009d34:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009d38:	e004      	b.n	8009d44 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8009d3a:	6839      	ldr	r1, [r7, #0]
 8009d3c:	6878      	ldr	r0, [r7, #4]
 8009d3e:	f000 f99e 	bl	800a07e <USBD_CtlError>
  }
}
 8009d42:	bf00      	nop
 8009d44:	bf00      	nop
 8009d46:	3710      	adds	r7, #16
 8009d48:	46bd      	mov	sp, r7
 8009d4a:	bd80      	pop	{r7, pc}

08009d4c <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009d4c:	b580      	push	{r7, lr}
 8009d4e:	b084      	sub	sp, #16
 8009d50:	af00      	add	r7, sp, #0
 8009d52:	6078      	str	r0, [r7, #4]
 8009d54:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009d56:	2300      	movs	r3, #0
 8009d58:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8009d5a:	683b      	ldr	r3, [r7, #0]
 8009d5c:	885b      	ldrh	r3, [r3, #2]
 8009d5e:	b2da      	uxtb	r2, r3
 8009d60:	4b4e      	ldr	r3, [pc, #312]	; (8009e9c <USBD_SetConfig+0x150>)
 8009d62:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8009d64:	4b4d      	ldr	r3, [pc, #308]	; (8009e9c <USBD_SetConfig+0x150>)
 8009d66:	781b      	ldrb	r3, [r3, #0]
 8009d68:	2b01      	cmp	r3, #1
 8009d6a:	d905      	bls.n	8009d78 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8009d6c:	6839      	ldr	r1, [r7, #0]
 8009d6e:	6878      	ldr	r0, [r7, #4]
 8009d70:	f000 f985 	bl	800a07e <USBD_CtlError>
    return USBD_FAIL;
 8009d74:	2303      	movs	r3, #3
 8009d76:	e08c      	b.n	8009e92 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009d7e:	b2db      	uxtb	r3, r3
 8009d80:	2b02      	cmp	r3, #2
 8009d82:	d002      	beq.n	8009d8a <USBD_SetConfig+0x3e>
 8009d84:	2b03      	cmp	r3, #3
 8009d86:	d029      	beq.n	8009ddc <USBD_SetConfig+0x90>
 8009d88:	e075      	b.n	8009e76 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8009d8a:	4b44      	ldr	r3, [pc, #272]	; (8009e9c <USBD_SetConfig+0x150>)
 8009d8c:	781b      	ldrb	r3, [r3, #0]
 8009d8e:	2b00      	cmp	r3, #0
 8009d90:	d020      	beq.n	8009dd4 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8009d92:	4b42      	ldr	r3, [pc, #264]	; (8009e9c <USBD_SetConfig+0x150>)
 8009d94:	781b      	ldrb	r3, [r3, #0]
 8009d96:	461a      	mov	r2, r3
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8009d9c:	4b3f      	ldr	r3, [pc, #252]	; (8009e9c <USBD_SetConfig+0x150>)
 8009d9e:	781b      	ldrb	r3, [r3, #0]
 8009da0:	4619      	mov	r1, r3
 8009da2:	6878      	ldr	r0, [r7, #4]
 8009da4:	f7fe ffe7 	bl	8008d76 <USBD_SetClassConfig>
 8009da8:	4603      	mov	r3, r0
 8009daa:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8009dac:	7bfb      	ldrb	r3, [r7, #15]
 8009dae:	2b00      	cmp	r3, #0
 8009db0:	d008      	beq.n	8009dc4 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8009db2:	6839      	ldr	r1, [r7, #0]
 8009db4:	6878      	ldr	r0, [r7, #4]
 8009db6:	f000 f962 	bl	800a07e <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	2202      	movs	r2, #2
 8009dbe:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8009dc2:	e065      	b.n	8009e90 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8009dc4:	6878      	ldr	r0, [r7, #4]
 8009dc6:	f000 fa25 	bl	800a214 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	2203      	movs	r2, #3
 8009dce:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8009dd2:	e05d      	b.n	8009e90 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8009dd4:	6878      	ldr	r0, [r7, #4]
 8009dd6:	f000 fa1d 	bl	800a214 <USBD_CtlSendStatus>
      break;
 8009dda:	e059      	b.n	8009e90 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8009ddc:	4b2f      	ldr	r3, [pc, #188]	; (8009e9c <USBD_SetConfig+0x150>)
 8009dde:	781b      	ldrb	r3, [r3, #0]
 8009de0:	2b00      	cmp	r3, #0
 8009de2:	d112      	bne.n	8009e0a <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	2202      	movs	r2, #2
 8009de8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 8009dec:	4b2b      	ldr	r3, [pc, #172]	; (8009e9c <USBD_SetConfig+0x150>)
 8009dee:	781b      	ldrb	r3, [r3, #0]
 8009df0:	461a      	mov	r2, r3
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8009df6:	4b29      	ldr	r3, [pc, #164]	; (8009e9c <USBD_SetConfig+0x150>)
 8009df8:	781b      	ldrb	r3, [r3, #0]
 8009dfa:	4619      	mov	r1, r3
 8009dfc:	6878      	ldr	r0, [r7, #4]
 8009dfe:	f7fe ffd6 	bl	8008dae <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8009e02:	6878      	ldr	r0, [r7, #4]
 8009e04:	f000 fa06 	bl	800a214 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8009e08:	e042      	b.n	8009e90 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8009e0a:	4b24      	ldr	r3, [pc, #144]	; (8009e9c <USBD_SetConfig+0x150>)
 8009e0c:	781b      	ldrb	r3, [r3, #0]
 8009e0e:	461a      	mov	r2, r3
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	685b      	ldr	r3, [r3, #4]
 8009e14:	429a      	cmp	r2, r3
 8009e16:	d02a      	beq.n	8009e6e <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	685b      	ldr	r3, [r3, #4]
 8009e1c:	b2db      	uxtb	r3, r3
 8009e1e:	4619      	mov	r1, r3
 8009e20:	6878      	ldr	r0, [r7, #4]
 8009e22:	f7fe ffc4 	bl	8008dae <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8009e26:	4b1d      	ldr	r3, [pc, #116]	; (8009e9c <USBD_SetConfig+0x150>)
 8009e28:	781b      	ldrb	r3, [r3, #0]
 8009e2a:	461a      	mov	r2, r3
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8009e30:	4b1a      	ldr	r3, [pc, #104]	; (8009e9c <USBD_SetConfig+0x150>)
 8009e32:	781b      	ldrb	r3, [r3, #0]
 8009e34:	4619      	mov	r1, r3
 8009e36:	6878      	ldr	r0, [r7, #4]
 8009e38:	f7fe ff9d 	bl	8008d76 <USBD_SetClassConfig>
 8009e3c:	4603      	mov	r3, r0
 8009e3e:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8009e40:	7bfb      	ldrb	r3, [r7, #15]
 8009e42:	2b00      	cmp	r3, #0
 8009e44:	d00f      	beq.n	8009e66 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8009e46:	6839      	ldr	r1, [r7, #0]
 8009e48:	6878      	ldr	r0, [r7, #4]
 8009e4a:	f000 f918 	bl	800a07e <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	685b      	ldr	r3, [r3, #4]
 8009e52:	b2db      	uxtb	r3, r3
 8009e54:	4619      	mov	r1, r3
 8009e56:	6878      	ldr	r0, [r7, #4]
 8009e58:	f7fe ffa9 	bl	8008dae <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	2202      	movs	r2, #2
 8009e60:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8009e64:	e014      	b.n	8009e90 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8009e66:	6878      	ldr	r0, [r7, #4]
 8009e68:	f000 f9d4 	bl	800a214 <USBD_CtlSendStatus>
      break;
 8009e6c:	e010      	b.n	8009e90 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8009e6e:	6878      	ldr	r0, [r7, #4]
 8009e70:	f000 f9d0 	bl	800a214 <USBD_CtlSendStatus>
      break;
 8009e74:	e00c      	b.n	8009e90 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8009e76:	6839      	ldr	r1, [r7, #0]
 8009e78:	6878      	ldr	r0, [r7, #4]
 8009e7a:	f000 f900 	bl	800a07e <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8009e7e:	4b07      	ldr	r3, [pc, #28]	; (8009e9c <USBD_SetConfig+0x150>)
 8009e80:	781b      	ldrb	r3, [r3, #0]
 8009e82:	4619      	mov	r1, r3
 8009e84:	6878      	ldr	r0, [r7, #4]
 8009e86:	f7fe ff92 	bl	8008dae <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8009e8a:	2303      	movs	r3, #3
 8009e8c:	73fb      	strb	r3, [r7, #15]
      break;
 8009e8e:	bf00      	nop
  }

  return ret;
 8009e90:	7bfb      	ldrb	r3, [r7, #15]
}
 8009e92:	4618      	mov	r0, r3
 8009e94:	3710      	adds	r7, #16
 8009e96:	46bd      	mov	sp, r7
 8009e98:	bd80      	pop	{r7, pc}
 8009e9a:	bf00      	nop
 8009e9c:	2000079c 	.word	0x2000079c

08009ea0 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009ea0:	b580      	push	{r7, lr}
 8009ea2:	b082      	sub	sp, #8
 8009ea4:	af00      	add	r7, sp, #0
 8009ea6:	6078      	str	r0, [r7, #4]
 8009ea8:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8009eaa:	683b      	ldr	r3, [r7, #0]
 8009eac:	88db      	ldrh	r3, [r3, #6]
 8009eae:	2b01      	cmp	r3, #1
 8009eb0:	d004      	beq.n	8009ebc <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8009eb2:	6839      	ldr	r1, [r7, #0]
 8009eb4:	6878      	ldr	r0, [r7, #4]
 8009eb6:	f000 f8e2 	bl	800a07e <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8009eba:	e023      	b.n	8009f04 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009ec2:	b2db      	uxtb	r3, r3
 8009ec4:	2b02      	cmp	r3, #2
 8009ec6:	dc02      	bgt.n	8009ece <USBD_GetConfig+0x2e>
 8009ec8:	2b00      	cmp	r3, #0
 8009eca:	dc03      	bgt.n	8009ed4 <USBD_GetConfig+0x34>
 8009ecc:	e015      	b.n	8009efa <USBD_GetConfig+0x5a>
 8009ece:	2b03      	cmp	r3, #3
 8009ed0:	d00b      	beq.n	8009eea <USBD_GetConfig+0x4a>
 8009ed2:	e012      	b.n	8009efa <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	2200      	movs	r2, #0
 8009ed8:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	3308      	adds	r3, #8
 8009ede:	2201      	movs	r2, #1
 8009ee0:	4619      	mov	r1, r3
 8009ee2:	6878      	ldr	r0, [r7, #4]
 8009ee4:	f000 f93c 	bl	800a160 <USBD_CtlSendData>
        break;
 8009ee8:	e00c      	b.n	8009f04 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	3304      	adds	r3, #4
 8009eee:	2201      	movs	r2, #1
 8009ef0:	4619      	mov	r1, r3
 8009ef2:	6878      	ldr	r0, [r7, #4]
 8009ef4:	f000 f934 	bl	800a160 <USBD_CtlSendData>
        break;
 8009ef8:	e004      	b.n	8009f04 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8009efa:	6839      	ldr	r1, [r7, #0]
 8009efc:	6878      	ldr	r0, [r7, #4]
 8009efe:	f000 f8be 	bl	800a07e <USBD_CtlError>
        break;
 8009f02:	bf00      	nop
}
 8009f04:	bf00      	nop
 8009f06:	3708      	adds	r7, #8
 8009f08:	46bd      	mov	sp, r7
 8009f0a:	bd80      	pop	{r7, pc}

08009f0c <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009f0c:	b580      	push	{r7, lr}
 8009f0e:	b082      	sub	sp, #8
 8009f10:	af00      	add	r7, sp, #0
 8009f12:	6078      	str	r0, [r7, #4]
 8009f14:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009f1c:	b2db      	uxtb	r3, r3
 8009f1e:	3b01      	subs	r3, #1
 8009f20:	2b02      	cmp	r3, #2
 8009f22:	d81e      	bhi.n	8009f62 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8009f24:	683b      	ldr	r3, [r7, #0]
 8009f26:	88db      	ldrh	r3, [r3, #6]
 8009f28:	2b02      	cmp	r3, #2
 8009f2a:	d004      	beq.n	8009f36 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8009f2c:	6839      	ldr	r1, [r7, #0]
 8009f2e:	6878      	ldr	r0, [r7, #4]
 8009f30:	f000 f8a5 	bl	800a07e <USBD_CtlError>
        break;
 8009f34:	e01a      	b.n	8009f6c <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	2201      	movs	r2, #1
 8009f3a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8009f42:	2b00      	cmp	r3, #0
 8009f44:	d005      	beq.n	8009f52 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	68db      	ldr	r3, [r3, #12]
 8009f4a:	f043 0202 	orr.w	r2, r3, #2
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	330c      	adds	r3, #12
 8009f56:	2202      	movs	r2, #2
 8009f58:	4619      	mov	r1, r3
 8009f5a:	6878      	ldr	r0, [r7, #4]
 8009f5c:	f000 f900 	bl	800a160 <USBD_CtlSendData>
      break;
 8009f60:	e004      	b.n	8009f6c <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8009f62:	6839      	ldr	r1, [r7, #0]
 8009f64:	6878      	ldr	r0, [r7, #4]
 8009f66:	f000 f88a 	bl	800a07e <USBD_CtlError>
      break;
 8009f6a:	bf00      	nop
  }
}
 8009f6c:	bf00      	nop
 8009f6e:	3708      	adds	r7, #8
 8009f70:	46bd      	mov	sp, r7
 8009f72:	bd80      	pop	{r7, pc}

08009f74 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009f74:	b580      	push	{r7, lr}
 8009f76:	b082      	sub	sp, #8
 8009f78:	af00      	add	r7, sp, #0
 8009f7a:	6078      	str	r0, [r7, #4]
 8009f7c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009f7e:	683b      	ldr	r3, [r7, #0]
 8009f80:	885b      	ldrh	r3, [r3, #2]
 8009f82:	2b01      	cmp	r3, #1
 8009f84:	d107      	bne.n	8009f96 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	2201      	movs	r2, #1
 8009f8a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8009f8e:	6878      	ldr	r0, [r7, #4]
 8009f90:	f000 f940 	bl	800a214 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8009f94:	e013      	b.n	8009fbe <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8009f96:	683b      	ldr	r3, [r7, #0]
 8009f98:	885b      	ldrh	r3, [r3, #2]
 8009f9a:	2b02      	cmp	r3, #2
 8009f9c:	d10b      	bne.n	8009fb6 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = req->wIndex >> 8;
 8009f9e:	683b      	ldr	r3, [r7, #0]
 8009fa0:	889b      	ldrh	r3, [r3, #4]
 8009fa2:	0a1b      	lsrs	r3, r3, #8
 8009fa4:	b29b      	uxth	r3, r3
 8009fa6:	b2da      	uxtb	r2, r3
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8009fae:	6878      	ldr	r0, [r7, #4]
 8009fb0:	f000 f930 	bl	800a214 <USBD_CtlSendStatus>
}
 8009fb4:	e003      	b.n	8009fbe <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8009fb6:	6839      	ldr	r1, [r7, #0]
 8009fb8:	6878      	ldr	r0, [r7, #4]
 8009fba:	f000 f860 	bl	800a07e <USBD_CtlError>
}
 8009fbe:	bf00      	nop
 8009fc0:	3708      	adds	r7, #8
 8009fc2:	46bd      	mov	sp, r7
 8009fc4:	bd80      	pop	{r7, pc}

08009fc6 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009fc6:	b580      	push	{r7, lr}
 8009fc8:	b082      	sub	sp, #8
 8009fca:	af00      	add	r7, sp, #0
 8009fcc:	6078      	str	r0, [r7, #4]
 8009fce:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009fd6:	b2db      	uxtb	r3, r3
 8009fd8:	3b01      	subs	r3, #1
 8009fda:	2b02      	cmp	r3, #2
 8009fdc:	d80b      	bhi.n	8009ff6 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009fde:	683b      	ldr	r3, [r7, #0]
 8009fe0:	885b      	ldrh	r3, [r3, #2]
 8009fe2:	2b01      	cmp	r3, #1
 8009fe4:	d10c      	bne.n	800a000 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	2200      	movs	r2, #0
 8009fea:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8009fee:	6878      	ldr	r0, [r7, #4]
 8009ff0:	f000 f910 	bl	800a214 <USBD_CtlSendStatus>
      }
      break;
 8009ff4:	e004      	b.n	800a000 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8009ff6:	6839      	ldr	r1, [r7, #0]
 8009ff8:	6878      	ldr	r0, [r7, #4]
 8009ffa:	f000 f840 	bl	800a07e <USBD_CtlError>
      break;
 8009ffe:	e000      	b.n	800a002 <USBD_ClrFeature+0x3c>
      break;
 800a000:	bf00      	nop
  }
}
 800a002:	bf00      	nop
 800a004:	3708      	adds	r7, #8
 800a006:	46bd      	mov	sp, r7
 800a008:	bd80      	pop	{r7, pc}

0800a00a <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800a00a:	b580      	push	{r7, lr}
 800a00c:	b084      	sub	sp, #16
 800a00e:	af00      	add	r7, sp, #0
 800a010:	6078      	str	r0, [r7, #4]
 800a012:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800a014:	683b      	ldr	r3, [r7, #0]
 800a016:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800a018:	68fb      	ldr	r3, [r7, #12]
 800a01a:	781a      	ldrb	r2, [r3, #0]
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800a020:	68fb      	ldr	r3, [r7, #12]
 800a022:	3301      	adds	r3, #1
 800a024:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800a026:	68fb      	ldr	r3, [r7, #12]
 800a028:	781a      	ldrb	r2, [r3, #0]
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800a02e:	68fb      	ldr	r3, [r7, #12]
 800a030:	3301      	adds	r3, #1
 800a032:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800a034:	68f8      	ldr	r0, [r7, #12]
 800a036:	f7ff fa41 	bl	80094bc <SWAPBYTE>
 800a03a:	4603      	mov	r3, r0
 800a03c:	461a      	mov	r2, r3
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800a042:	68fb      	ldr	r3, [r7, #12]
 800a044:	3301      	adds	r3, #1
 800a046:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800a048:	68fb      	ldr	r3, [r7, #12]
 800a04a:	3301      	adds	r3, #1
 800a04c:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800a04e:	68f8      	ldr	r0, [r7, #12]
 800a050:	f7ff fa34 	bl	80094bc <SWAPBYTE>
 800a054:	4603      	mov	r3, r0
 800a056:	461a      	mov	r2, r3
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800a05c:	68fb      	ldr	r3, [r7, #12]
 800a05e:	3301      	adds	r3, #1
 800a060:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800a062:	68fb      	ldr	r3, [r7, #12]
 800a064:	3301      	adds	r3, #1
 800a066:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800a068:	68f8      	ldr	r0, [r7, #12]
 800a06a:	f7ff fa27 	bl	80094bc <SWAPBYTE>
 800a06e:	4603      	mov	r3, r0
 800a070:	461a      	mov	r2, r3
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	80da      	strh	r2, [r3, #6]
}
 800a076:	bf00      	nop
 800a078:	3710      	adds	r7, #16
 800a07a:	46bd      	mov	sp, r7
 800a07c:	bd80      	pop	{r7, pc}

0800a07e <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a07e:	b580      	push	{r7, lr}
 800a080:	b082      	sub	sp, #8
 800a082:	af00      	add	r7, sp, #0
 800a084:	6078      	str	r0, [r7, #4]
 800a086:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800a088:	2180      	movs	r1, #128	; 0x80
 800a08a:	6878      	ldr	r0, [r7, #4]
 800a08c:	f003 fc1c 	bl	800d8c8 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800a090:	2100      	movs	r1, #0
 800a092:	6878      	ldr	r0, [r7, #4]
 800a094:	f003 fc18 	bl	800d8c8 <USBD_LL_StallEP>
}
 800a098:	bf00      	nop
 800a09a:	3708      	adds	r7, #8
 800a09c:	46bd      	mov	sp, r7
 800a09e:	bd80      	pop	{r7, pc}

0800a0a0 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800a0a0:	b580      	push	{r7, lr}
 800a0a2:	b086      	sub	sp, #24
 800a0a4:	af00      	add	r7, sp, #0
 800a0a6:	60f8      	str	r0, [r7, #12]
 800a0a8:	60b9      	str	r1, [r7, #8]
 800a0aa:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800a0ac:	2300      	movs	r3, #0
 800a0ae:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800a0b0:	68fb      	ldr	r3, [r7, #12]
 800a0b2:	2b00      	cmp	r3, #0
 800a0b4:	d036      	beq.n	800a124 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800a0b6:	68fb      	ldr	r3, [r7, #12]
 800a0b8:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800a0ba:	6938      	ldr	r0, [r7, #16]
 800a0bc:	f000 f836 	bl	800a12c <USBD_GetLen>
 800a0c0:	4603      	mov	r3, r0
 800a0c2:	3301      	adds	r3, #1
 800a0c4:	b29b      	uxth	r3, r3
 800a0c6:	005b      	lsls	r3, r3, #1
 800a0c8:	b29a      	uxth	r2, r3
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800a0ce:	7dfb      	ldrb	r3, [r7, #23]
 800a0d0:	68ba      	ldr	r2, [r7, #8]
 800a0d2:	4413      	add	r3, r2
 800a0d4:	687a      	ldr	r2, [r7, #4]
 800a0d6:	7812      	ldrb	r2, [r2, #0]
 800a0d8:	701a      	strb	r2, [r3, #0]
  idx++;
 800a0da:	7dfb      	ldrb	r3, [r7, #23]
 800a0dc:	3301      	adds	r3, #1
 800a0de:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800a0e0:	7dfb      	ldrb	r3, [r7, #23]
 800a0e2:	68ba      	ldr	r2, [r7, #8]
 800a0e4:	4413      	add	r3, r2
 800a0e6:	2203      	movs	r2, #3
 800a0e8:	701a      	strb	r2, [r3, #0]
  idx++;
 800a0ea:	7dfb      	ldrb	r3, [r7, #23]
 800a0ec:	3301      	adds	r3, #1
 800a0ee:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800a0f0:	e013      	b.n	800a11a <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800a0f2:	7dfb      	ldrb	r3, [r7, #23]
 800a0f4:	68ba      	ldr	r2, [r7, #8]
 800a0f6:	4413      	add	r3, r2
 800a0f8:	693a      	ldr	r2, [r7, #16]
 800a0fa:	7812      	ldrb	r2, [r2, #0]
 800a0fc:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800a0fe:	693b      	ldr	r3, [r7, #16]
 800a100:	3301      	adds	r3, #1
 800a102:	613b      	str	r3, [r7, #16]
    idx++;
 800a104:	7dfb      	ldrb	r3, [r7, #23]
 800a106:	3301      	adds	r3, #1
 800a108:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800a10a:	7dfb      	ldrb	r3, [r7, #23]
 800a10c:	68ba      	ldr	r2, [r7, #8]
 800a10e:	4413      	add	r3, r2
 800a110:	2200      	movs	r2, #0
 800a112:	701a      	strb	r2, [r3, #0]
    idx++;
 800a114:	7dfb      	ldrb	r3, [r7, #23]
 800a116:	3301      	adds	r3, #1
 800a118:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800a11a:	693b      	ldr	r3, [r7, #16]
 800a11c:	781b      	ldrb	r3, [r3, #0]
 800a11e:	2b00      	cmp	r3, #0
 800a120:	d1e7      	bne.n	800a0f2 <USBD_GetString+0x52>
 800a122:	e000      	b.n	800a126 <USBD_GetString+0x86>
    return;
 800a124:	bf00      	nop
  }
}
 800a126:	3718      	adds	r7, #24
 800a128:	46bd      	mov	sp, r7
 800a12a:	bd80      	pop	{r7, pc}

0800a12c <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800a12c:	b480      	push	{r7}
 800a12e:	b085      	sub	sp, #20
 800a130:	af00      	add	r7, sp, #0
 800a132:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800a134:	2300      	movs	r3, #0
 800a136:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800a13c:	e005      	b.n	800a14a <USBD_GetLen+0x1e>
  {
    len++;
 800a13e:	7bfb      	ldrb	r3, [r7, #15]
 800a140:	3301      	adds	r3, #1
 800a142:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800a144:	68bb      	ldr	r3, [r7, #8]
 800a146:	3301      	adds	r3, #1
 800a148:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800a14a:	68bb      	ldr	r3, [r7, #8]
 800a14c:	781b      	ldrb	r3, [r3, #0]
 800a14e:	2b00      	cmp	r3, #0
 800a150:	d1f5      	bne.n	800a13e <USBD_GetLen+0x12>
  }

  return len;
 800a152:	7bfb      	ldrb	r3, [r7, #15]
}
 800a154:	4618      	mov	r0, r3
 800a156:	3714      	adds	r7, #20
 800a158:	46bd      	mov	sp, r7
 800a15a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a15e:	4770      	bx	lr

0800a160 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800a160:	b580      	push	{r7, lr}
 800a162:	b084      	sub	sp, #16
 800a164:	af00      	add	r7, sp, #0
 800a166:	60f8      	str	r0, [r7, #12]
 800a168:	60b9      	str	r1, [r7, #8]
 800a16a:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800a16c:	68fb      	ldr	r3, [r7, #12]
 800a16e:	2202      	movs	r2, #2
 800a170:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800a174:	68fb      	ldr	r3, [r7, #12]
 800a176:	687a      	ldr	r2, [r7, #4]
 800a178:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800a17a:	68fb      	ldr	r3, [r7, #12]
 800a17c:	687a      	ldr	r2, [r7, #4]
 800a17e:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	68ba      	ldr	r2, [r7, #8]
 800a184:	2100      	movs	r1, #0
 800a186:	68f8      	ldr	r0, [r7, #12]
 800a188:	f003 fc27 	bl	800d9da <USBD_LL_Transmit>

  return USBD_OK;
 800a18c:	2300      	movs	r3, #0
}
 800a18e:	4618      	mov	r0, r3
 800a190:	3710      	adds	r7, #16
 800a192:	46bd      	mov	sp, r7
 800a194:	bd80      	pop	{r7, pc}

0800a196 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800a196:	b580      	push	{r7, lr}
 800a198:	b084      	sub	sp, #16
 800a19a:	af00      	add	r7, sp, #0
 800a19c:	60f8      	str	r0, [r7, #12]
 800a19e:	60b9      	str	r1, [r7, #8]
 800a1a0:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	68ba      	ldr	r2, [r7, #8]
 800a1a6:	2100      	movs	r1, #0
 800a1a8:	68f8      	ldr	r0, [r7, #12]
 800a1aa:	f003 fc16 	bl	800d9da <USBD_LL_Transmit>

  return USBD_OK;
 800a1ae:	2300      	movs	r3, #0
}
 800a1b0:	4618      	mov	r0, r3
 800a1b2:	3710      	adds	r7, #16
 800a1b4:	46bd      	mov	sp, r7
 800a1b6:	bd80      	pop	{r7, pc}

0800a1b8 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800a1b8:	b580      	push	{r7, lr}
 800a1ba:	b084      	sub	sp, #16
 800a1bc:	af00      	add	r7, sp, #0
 800a1be:	60f8      	str	r0, [r7, #12]
 800a1c0:	60b9      	str	r1, [r7, #8]
 800a1c2:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800a1c4:	68fb      	ldr	r3, [r7, #12]
 800a1c6:	2203      	movs	r2, #3
 800a1c8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800a1cc:	68fb      	ldr	r3, [r7, #12]
 800a1ce:	687a      	ldr	r2, [r7, #4]
 800a1d0:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800a1d4:	68fb      	ldr	r3, [r7, #12]
 800a1d6:	687a      	ldr	r2, [r7, #4]
 800a1d8:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	68ba      	ldr	r2, [r7, #8]
 800a1e0:	2100      	movs	r1, #0
 800a1e2:	68f8      	ldr	r0, [r7, #12]
 800a1e4:	f003 fc1a 	bl	800da1c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a1e8:	2300      	movs	r3, #0
}
 800a1ea:	4618      	mov	r0, r3
 800a1ec:	3710      	adds	r7, #16
 800a1ee:	46bd      	mov	sp, r7
 800a1f0:	bd80      	pop	{r7, pc}

0800a1f2 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800a1f2:	b580      	push	{r7, lr}
 800a1f4:	b084      	sub	sp, #16
 800a1f6:	af00      	add	r7, sp, #0
 800a1f8:	60f8      	str	r0, [r7, #12]
 800a1fa:	60b9      	str	r1, [r7, #8]
 800a1fc:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	68ba      	ldr	r2, [r7, #8]
 800a202:	2100      	movs	r1, #0
 800a204:	68f8      	ldr	r0, [r7, #12]
 800a206:	f003 fc09 	bl	800da1c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a20a:	2300      	movs	r3, #0
}
 800a20c:	4618      	mov	r0, r3
 800a20e:	3710      	adds	r7, #16
 800a210:	46bd      	mov	sp, r7
 800a212:	bd80      	pop	{r7, pc}

0800a214 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800a214:	b580      	push	{r7, lr}
 800a216:	b082      	sub	sp, #8
 800a218:	af00      	add	r7, sp, #0
 800a21a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	2204      	movs	r2, #4
 800a220:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800a224:	2300      	movs	r3, #0
 800a226:	2200      	movs	r2, #0
 800a228:	2100      	movs	r1, #0
 800a22a:	6878      	ldr	r0, [r7, #4]
 800a22c:	f003 fbd5 	bl	800d9da <USBD_LL_Transmit>

  return USBD_OK;
 800a230:	2300      	movs	r3, #0
}
 800a232:	4618      	mov	r0, r3
 800a234:	3708      	adds	r7, #8
 800a236:	46bd      	mov	sp, r7
 800a238:	bd80      	pop	{r7, pc}

0800a23a <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800a23a:	b580      	push	{r7, lr}
 800a23c:	b082      	sub	sp, #8
 800a23e:	af00      	add	r7, sp, #0
 800a240:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	2205      	movs	r2, #5
 800a246:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a24a:	2300      	movs	r3, #0
 800a24c:	2200      	movs	r2, #0
 800a24e:	2100      	movs	r1, #0
 800a250:	6878      	ldr	r0, [r7, #4]
 800a252:	f003 fbe3 	bl	800da1c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a256:	2300      	movs	r3, #0
}
 800a258:	4618      	mov	r0, r3
 800a25a:	3708      	adds	r7, #8
 800a25c:	46bd      	mov	sp, r7
 800a25e:	bd80      	pop	{r7, pc}

0800a260 <__NVIC_SetPriority>:
{
 800a260:	b480      	push	{r7}
 800a262:	b083      	sub	sp, #12
 800a264:	af00      	add	r7, sp, #0
 800a266:	4603      	mov	r3, r0
 800a268:	6039      	str	r1, [r7, #0]
 800a26a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a26c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a270:	2b00      	cmp	r3, #0
 800a272:	db0a      	blt.n	800a28a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a274:	683b      	ldr	r3, [r7, #0]
 800a276:	b2da      	uxtb	r2, r3
 800a278:	490c      	ldr	r1, [pc, #48]	; (800a2ac <__NVIC_SetPriority+0x4c>)
 800a27a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a27e:	0112      	lsls	r2, r2, #4
 800a280:	b2d2      	uxtb	r2, r2
 800a282:	440b      	add	r3, r1
 800a284:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800a288:	e00a      	b.n	800a2a0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a28a:	683b      	ldr	r3, [r7, #0]
 800a28c:	b2da      	uxtb	r2, r3
 800a28e:	4908      	ldr	r1, [pc, #32]	; (800a2b0 <__NVIC_SetPriority+0x50>)
 800a290:	79fb      	ldrb	r3, [r7, #7]
 800a292:	f003 030f 	and.w	r3, r3, #15
 800a296:	3b04      	subs	r3, #4
 800a298:	0112      	lsls	r2, r2, #4
 800a29a:	b2d2      	uxtb	r2, r2
 800a29c:	440b      	add	r3, r1
 800a29e:	761a      	strb	r2, [r3, #24]
}
 800a2a0:	bf00      	nop
 800a2a2:	370c      	adds	r7, #12
 800a2a4:	46bd      	mov	sp, r7
 800a2a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2aa:	4770      	bx	lr
 800a2ac:	e000e100 	.word	0xe000e100
 800a2b0:	e000ed00 	.word	0xe000ed00

0800a2b4 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800a2b4:	b580      	push	{r7, lr}
 800a2b6:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800a2b8:	4b05      	ldr	r3, [pc, #20]	; (800a2d0 <SysTick_Handler+0x1c>)
 800a2ba:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800a2bc:	f001 feb2 	bl	800c024 <xTaskGetSchedulerState>
 800a2c0:	4603      	mov	r3, r0
 800a2c2:	2b01      	cmp	r3, #1
 800a2c4:	d001      	beq.n	800a2ca <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800a2c6:	f002 fc97 	bl	800cbf8 <xPortSysTickHandler>
  }
}
 800a2ca:	bf00      	nop
 800a2cc:	bd80      	pop	{r7, pc}
 800a2ce:	bf00      	nop
 800a2d0:	e000e010 	.word	0xe000e010

0800a2d4 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800a2d4:	b580      	push	{r7, lr}
 800a2d6:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800a2d8:	2100      	movs	r1, #0
 800a2da:	f06f 0004 	mvn.w	r0, #4
 800a2de:	f7ff ffbf 	bl	800a260 <__NVIC_SetPriority>
#endif
}
 800a2e2:	bf00      	nop
 800a2e4:	bd80      	pop	{r7, pc}
	...

0800a2e8 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800a2e8:	b480      	push	{r7}
 800a2ea:	b083      	sub	sp, #12
 800a2ec:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a2ee:	f3ef 8305 	mrs	r3, IPSR
 800a2f2:	603b      	str	r3, [r7, #0]
  return(result);
 800a2f4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a2f6:	2b00      	cmp	r3, #0
 800a2f8:	d003      	beq.n	800a302 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800a2fa:	f06f 0305 	mvn.w	r3, #5
 800a2fe:	607b      	str	r3, [r7, #4]
 800a300:	e00c      	b.n	800a31c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800a302:	4b0a      	ldr	r3, [pc, #40]	; (800a32c <osKernelInitialize+0x44>)
 800a304:	681b      	ldr	r3, [r3, #0]
 800a306:	2b00      	cmp	r3, #0
 800a308:	d105      	bne.n	800a316 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800a30a:	4b08      	ldr	r3, [pc, #32]	; (800a32c <osKernelInitialize+0x44>)
 800a30c:	2201      	movs	r2, #1
 800a30e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800a310:	2300      	movs	r3, #0
 800a312:	607b      	str	r3, [r7, #4]
 800a314:	e002      	b.n	800a31c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800a316:	f04f 33ff 	mov.w	r3, #4294967295
 800a31a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800a31c:	687b      	ldr	r3, [r7, #4]
}
 800a31e:	4618      	mov	r0, r3
 800a320:	370c      	adds	r7, #12
 800a322:	46bd      	mov	sp, r7
 800a324:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a328:	4770      	bx	lr
 800a32a:	bf00      	nop
 800a32c:	200007a0 	.word	0x200007a0

0800a330 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800a330:	b580      	push	{r7, lr}
 800a332:	b082      	sub	sp, #8
 800a334:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a336:	f3ef 8305 	mrs	r3, IPSR
 800a33a:	603b      	str	r3, [r7, #0]
  return(result);
 800a33c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a33e:	2b00      	cmp	r3, #0
 800a340:	d003      	beq.n	800a34a <osKernelStart+0x1a>
    stat = osErrorISR;
 800a342:	f06f 0305 	mvn.w	r3, #5
 800a346:	607b      	str	r3, [r7, #4]
 800a348:	e010      	b.n	800a36c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800a34a:	4b0b      	ldr	r3, [pc, #44]	; (800a378 <osKernelStart+0x48>)
 800a34c:	681b      	ldr	r3, [r3, #0]
 800a34e:	2b01      	cmp	r3, #1
 800a350:	d109      	bne.n	800a366 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800a352:	f7ff ffbf 	bl	800a2d4 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800a356:	4b08      	ldr	r3, [pc, #32]	; (800a378 <osKernelStart+0x48>)
 800a358:	2202      	movs	r2, #2
 800a35a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800a35c:	f001 fa1a 	bl	800b794 <vTaskStartScheduler>
      stat = osOK;
 800a360:	2300      	movs	r3, #0
 800a362:	607b      	str	r3, [r7, #4]
 800a364:	e002      	b.n	800a36c <osKernelStart+0x3c>
    } else {
      stat = osError;
 800a366:	f04f 33ff 	mov.w	r3, #4294967295
 800a36a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800a36c:	687b      	ldr	r3, [r7, #4]
}
 800a36e:	4618      	mov	r0, r3
 800a370:	3708      	adds	r7, #8
 800a372:	46bd      	mov	sp, r7
 800a374:	bd80      	pop	{r7, pc}
 800a376:	bf00      	nop
 800a378:	200007a0 	.word	0x200007a0

0800a37c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800a37c:	b580      	push	{r7, lr}
 800a37e:	b08e      	sub	sp, #56	; 0x38
 800a380:	af04      	add	r7, sp, #16
 800a382:	60f8      	str	r0, [r7, #12]
 800a384:	60b9      	str	r1, [r7, #8]
 800a386:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800a388:	2300      	movs	r3, #0
 800a38a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a38c:	f3ef 8305 	mrs	r3, IPSR
 800a390:	617b      	str	r3, [r7, #20]
  return(result);
 800a392:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800a394:	2b00      	cmp	r3, #0
 800a396:	d17f      	bne.n	800a498 <osThreadNew+0x11c>
 800a398:	68fb      	ldr	r3, [r7, #12]
 800a39a:	2b00      	cmp	r3, #0
 800a39c:	d07c      	beq.n	800a498 <osThreadNew+0x11c>
    stack = configMINIMAL_STACK_SIZE;
 800a39e:	f44f 7380 	mov.w	r3, #256	; 0x100
 800a3a2:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800a3a4:	2318      	movs	r3, #24
 800a3a6:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800a3a8:	2300      	movs	r3, #0
 800a3aa:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800a3ac:	f04f 33ff 	mov.w	r3, #4294967295
 800a3b0:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	2b00      	cmp	r3, #0
 800a3b6:	d045      	beq.n	800a444 <osThreadNew+0xc8>
      if (attr->name != NULL) {
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	681b      	ldr	r3, [r3, #0]
 800a3bc:	2b00      	cmp	r3, #0
 800a3be:	d002      	beq.n	800a3c6 <osThreadNew+0x4a>
        name = attr->name;
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	681b      	ldr	r3, [r3, #0]
 800a3c4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	699b      	ldr	r3, [r3, #24]
 800a3ca:	2b00      	cmp	r3, #0
 800a3cc:	d002      	beq.n	800a3d4 <osThreadNew+0x58>
        prio = (UBaseType_t)attr->priority;
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	699b      	ldr	r3, [r3, #24]
 800a3d2:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800a3d4:	69fb      	ldr	r3, [r7, #28]
 800a3d6:	2b00      	cmp	r3, #0
 800a3d8:	d008      	beq.n	800a3ec <osThreadNew+0x70>
 800a3da:	69fb      	ldr	r3, [r7, #28]
 800a3dc:	2b38      	cmp	r3, #56	; 0x38
 800a3de:	d805      	bhi.n	800a3ec <osThreadNew+0x70>
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	685b      	ldr	r3, [r3, #4]
 800a3e4:	f003 0301 	and.w	r3, r3, #1
 800a3e8:	2b00      	cmp	r3, #0
 800a3ea:	d001      	beq.n	800a3f0 <osThreadNew+0x74>
        return (NULL);
 800a3ec:	2300      	movs	r3, #0
 800a3ee:	e054      	b.n	800a49a <osThreadNew+0x11e>
      }

      if (attr->stack_size > 0U) {
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	695b      	ldr	r3, [r3, #20]
 800a3f4:	2b00      	cmp	r3, #0
 800a3f6:	d003      	beq.n	800a400 <osThreadNew+0x84>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	695b      	ldr	r3, [r3, #20]
 800a3fc:	089b      	lsrs	r3, r3, #2
 800a3fe:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	689b      	ldr	r3, [r3, #8]
 800a404:	2b00      	cmp	r3, #0
 800a406:	d00e      	beq.n	800a426 <osThreadNew+0xaa>
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	68db      	ldr	r3, [r3, #12]
 800a40c:	2b6b      	cmp	r3, #107	; 0x6b
 800a40e:	d90a      	bls.n	800a426 <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800a414:	2b00      	cmp	r3, #0
 800a416:	d006      	beq.n	800a426 <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	695b      	ldr	r3, [r3, #20]
 800a41c:	2b00      	cmp	r3, #0
 800a41e:	d002      	beq.n	800a426 <osThreadNew+0xaa>
        mem = 1;
 800a420:	2301      	movs	r3, #1
 800a422:	61bb      	str	r3, [r7, #24]
 800a424:	e010      	b.n	800a448 <osThreadNew+0xcc>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	689b      	ldr	r3, [r3, #8]
 800a42a:	2b00      	cmp	r3, #0
 800a42c:	d10c      	bne.n	800a448 <osThreadNew+0xcc>
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	68db      	ldr	r3, [r3, #12]
 800a432:	2b00      	cmp	r3, #0
 800a434:	d108      	bne.n	800a448 <osThreadNew+0xcc>
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	691b      	ldr	r3, [r3, #16]
 800a43a:	2b00      	cmp	r3, #0
 800a43c:	d104      	bne.n	800a448 <osThreadNew+0xcc>
          mem = 0;
 800a43e:	2300      	movs	r3, #0
 800a440:	61bb      	str	r3, [r7, #24]
 800a442:	e001      	b.n	800a448 <osThreadNew+0xcc>
        }
      }
    }
    else {
      mem = 0;
 800a444:	2300      	movs	r3, #0
 800a446:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800a448:	69bb      	ldr	r3, [r7, #24]
 800a44a:	2b01      	cmp	r3, #1
 800a44c:	d110      	bne.n	800a470 <osThreadNew+0xf4>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800a452:	687a      	ldr	r2, [r7, #4]
 800a454:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800a456:	9202      	str	r2, [sp, #8]
 800a458:	9301      	str	r3, [sp, #4]
 800a45a:	69fb      	ldr	r3, [r7, #28]
 800a45c:	9300      	str	r3, [sp, #0]
 800a45e:	68bb      	ldr	r3, [r7, #8]
 800a460:	6a3a      	ldr	r2, [r7, #32]
 800a462:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a464:	68f8      	ldr	r0, [r7, #12]
 800a466:	f000 feb9 	bl	800b1dc <xTaskCreateStatic>
 800a46a:	4603      	mov	r3, r0
 800a46c:	613b      	str	r3, [r7, #16]
 800a46e:	e013      	b.n	800a498 <osThreadNew+0x11c>
      #endif
    }
    else {
      if (mem == 0) {
 800a470:	69bb      	ldr	r3, [r7, #24]
 800a472:	2b00      	cmp	r3, #0
 800a474:	d110      	bne.n	800a498 <osThreadNew+0x11c>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800a476:	6a3b      	ldr	r3, [r7, #32]
 800a478:	b29a      	uxth	r2, r3
 800a47a:	f107 0310 	add.w	r3, r7, #16
 800a47e:	9301      	str	r3, [sp, #4]
 800a480:	69fb      	ldr	r3, [r7, #28]
 800a482:	9300      	str	r3, [sp, #0]
 800a484:	68bb      	ldr	r3, [r7, #8]
 800a486:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a488:	68f8      	ldr	r0, [r7, #12]
 800a48a:	f000 ff04 	bl	800b296 <xTaskCreate>
 800a48e:	4603      	mov	r3, r0
 800a490:	2b01      	cmp	r3, #1
 800a492:	d001      	beq.n	800a498 <osThreadNew+0x11c>
            hTask = NULL;
 800a494:	2300      	movs	r3, #0
 800a496:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800a498:	693b      	ldr	r3, [r7, #16]
}
 800a49a:	4618      	mov	r0, r3
 800a49c:	3728      	adds	r7, #40	; 0x28
 800a49e:	46bd      	mov	sp, r7
 800a4a0:	bd80      	pop	{r7, pc}

0800a4a2 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800a4a2:	b580      	push	{r7, lr}
 800a4a4:	b084      	sub	sp, #16
 800a4a6:	af00      	add	r7, sp, #0
 800a4a8:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a4aa:	f3ef 8305 	mrs	r3, IPSR
 800a4ae:	60bb      	str	r3, [r7, #8]
  return(result);
 800a4b0:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a4b2:	2b00      	cmp	r3, #0
 800a4b4:	d003      	beq.n	800a4be <osDelay+0x1c>
    stat = osErrorISR;
 800a4b6:	f06f 0305 	mvn.w	r3, #5
 800a4ba:	60fb      	str	r3, [r7, #12]
 800a4bc:	e007      	b.n	800a4ce <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800a4be:	2300      	movs	r3, #0
 800a4c0:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	2b00      	cmp	r3, #0
 800a4c6:	d002      	beq.n	800a4ce <osDelay+0x2c>
      vTaskDelay(ticks);
 800a4c8:	6878      	ldr	r0, [r7, #4]
 800a4ca:	f001 f829 	bl	800b520 <vTaskDelay>
    }
  }

  return (stat);
 800a4ce:	68fb      	ldr	r3, [r7, #12]
}
 800a4d0:	4618      	mov	r0, r3
 800a4d2:	3710      	adds	r7, #16
 800a4d4:	46bd      	mov	sp, r7
 800a4d6:	bd80      	pop	{r7, pc}

0800a4d8 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800a4d8:	b580      	push	{r7, lr}
 800a4da:	b08a      	sub	sp, #40	; 0x28
 800a4dc:	af02      	add	r7, sp, #8
 800a4de:	60f8      	str	r0, [r7, #12]
 800a4e0:	60b9      	str	r1, [r7, #8]
 800a4e2:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800a4e4:	2300      	movs	r3, #0
 800a4e6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a4e8:	f3ef 8305 	mrs	r3, IPSR
 800a4ec:	613b      	str	r3, [r7, #16]
  return(result);
 800a4ee:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800a4f0:	2b00      	cmp	r3, #0
 800a4f2:	d15f      	bne.n	800a5b4 <osMessageQueueNew+0xdc>
 800a4f4:	68fb      	ldr	r3, [r7, #12]
 800a4f6:	2b00      	cmp	r3, #0
 800a4f8:	d05c      	beq.n	800a5b4 <osMessageQueueNew+0xdc>
 800a4fa:	68bb      	ldr	r3, [r7, #8]
 800a4fc:	2b00      	cmp	r3, #0
 800a4fe:	d059      	beq.n	800a5b4 <osMessageQueueNew+0xdc>
    mem = -1;
 800a500:	f04f 33ff 	mov.w	r3, #4294967295
 800a504:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800a506:	687b      	ldr	r3, [r7, #4]
 800a508:	2b00      	cmp	r3, #0
 800a50a:	d029      	beq.n	800a560 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	689b      	ldr	r3, [r3, #8]
 800a510:	2b00      	cmp	r3, #0
 800a512:	d012      	beq.n	800a53a <osMessageQueueNew+0x62>
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	68db      	ldr	r3, [r3, #12]
 800a518:	2b4f      	cmp	r3, #79	; 0x4f
 800a51a:	d90e      	bls.n	800a53a <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800a520:	2b00      	cmp	r3, #0
 800a522:	d00a      	beq.n	800a53a <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	695a      	ldr	r2, [r3, #20]
 800a528:	68fb      	ldr	r3, [r7, #12]
 800a52a:	68b9      	ldr	r1, [r7, #8]
 800a52c:	fb01 f303 	mul.w	r3, r1, r3
 800a530:	429a      	cmp	r2, r3
 800a532:	d302      	bcc.n	800a53a <osMessageQueueNew+0x62>
        mem = 1;
 800a534:	2301      	movs	r3, #1
 800a536:	61bb      	str	r3, [r7, #24]
 800a538:	e014      	b.n	800a564 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	689b      	ldr	r3, [r3, #8]
 800a53e:	2b00      	cmp	r3, #0
 800a540:	d110      	bne.n	800a564 <osMessageQueueNew+0x8c>
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	68db      	ldr	r3, [r3, #12]
 800a546:	2b00      	cmp	r3, #0
 800a548:	d10c      	bne.n	800a564 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800a54e:	2b00      	cmp	r3, #0
 800a550:	d108      	bne.n	800a564 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	695b      	ldr	r3, [r3, #20]
 800a556:	2b00      	cmp	r3, #0
 800a558:	d104      	bne.n	800a564 <osMessageQueueNew+0x8c>
          mem = 0;
 800a55a:	2300      	movs	r3, #0
 800a55c:	61bb      	str	r3, [r7, #24]
 800a55e:	e001      	b.n	800a564 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 800a560:	2300      	movs	r3, #0
 800a562:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800a564:	69bb      	ldr	r3, [r7, #24]
 800a566:	2b01      	cmp	r3, #1
 800a568:	d10b      	bne.n	800a582 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	691a      	ldr	r2, [r3, #16]
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	689b      	ldr	r3, [r3, #8]
 800a572:	2100      	movs	r1, #0
 800a574:	9100      	str	r1, [sp, #0]
 800a576:	68b9      	ldr	r1, [r7, #8]
 800a578:	68f8      	ldr	r0, [r7, #12]
 800a57a:	f000 f971 	bl	800a860 <xQueueGenericCreateStatic>
 800a57e:	61f8      	str	r0, [r7, #28]
 800a580:	e008      	b.n	800a594 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 800a582:	69bb      	ldr	r3, [r7, #24]
 800a584:	2b00      	cmp	r3, #0
 800a586:	d105      	bne.n	800a594 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 800a588:	2200      	movs	r2, #0
 800a58a:	68b9      	ldr	r1, [r7, #8]
 800a58c:	68f8      	ldr	r0, [r7, #12]
 800a58e:	f000 f9df 	bl	800a950 <xQueueGenericCreate>
 800a592:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800a594:	69fb      	ldr	r3, [r7, #28]
 800a596:	2b00      	cmp	r3, #0
 800a598:	d00c      	beq.n	800a5b4 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	2b00      	cmp	r3, #0
 800a59e:	d003      	beq.n	800a5a8 <osMessageQueueNew+0xd0>
        name = attr->name;
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	681b      	ldr	r3, [r3, #0]
 800a5a4:	617b      	str	r3, [r7, #20]
 800a5a6:	e001      	b.n	800a5ac <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 800a5a8:	2300      	movs	r3, #0
 800a5aa:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 800a5ac:	6979      	ldr	r1, [r7, #20]
 800a5ae:	69f8      	ldr	r0, [r7, #28]
 800a5b0:	f000 fdb6 	bl	800b120 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800a5b4:	69fb      	ldr	r3, [r7, #28]
}
 800a5b6:	4618      	mov	r0, r3
 800a5b8:	3720      	adds	r7, #32
 800a5ba:	46bd      	mov	sp, r7
 800a5bc:	bd80      	pop	{r7, pc}
	...

0800a5c0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800a5c0:	b480      	push	{r7}
 800a5c2:	b085      	sub	sp, #20
 800a5c4:	af00      	add	r7, sp, #0
 800a5c6:	60f8      	str	r0, [r7, #12]
 800a5c8:	60b9      	str	r1, [r7, #8]
 800a5ca:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800a5cc:	68fb      	ldr	r3, [r7, #12]
 800a5ce:	4a07      	ldr	r2, [pc, #28]	; (800a5ec <vApplicationGetIdleTaskMemory+0x2c>)
 800a5d0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800a5d2:	68bb      	ldr	r3, [r7, #8]
 800a5d4:	4a06      	ldr	r2, [pc, #24]	; (800a5f0 <vApplicationGetIdleTaskMemory+0x30>)
 800a5d6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	f44f 7280 	mov.w	r2, #256	; 0x100
 800a5de:	601a      	str	r2, [r3, #0]
}
 800a5e0:	bf00      	nop
 800a5e2:	3714      	adds	r7, #20
 800a5e4:	46bd      	mov	sp, r7
 800a5e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5ea:	4770      	bx	lr
 800a5ec:	200007a4 	.word	0x200007a4
 800a5f0:	20000810 	.word	0x20000810

0800a5f4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800a5f4:	b480      	push	{r7}
 800a5f6:	b085      	sub	sp, #20
 800a5f8:	af00      	add	r7, sp, #0
 800a5fa:	60f8      	str	r0, [r7, #12]
 800a5fc:	60b9      	str	r1, [r7, #8]
 800a5fe:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800a600:	68fb      	ldr	r3, [r7, #12]
 800a602:	4a07      	ldr	r2, [pc, #28]	; (800a620 <vApplicationGetTimerTaskMemory+0x2c>)
 800a604:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800a606:	68bb      	ldr	r3, [r7, #8]
 800a608:	4a06      	ldr	r2, [pc, #24]	; (800a624 <vApplicationGetTimerTaskMemory+0x30>)
 800a60a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a612:	601a      	str	r2, [r3, #0]
}
 800a614:	bf00      	nop
 800a616:	3714      	adds	r7, #20
 800a618:	46bd      	mov	sp, r7
 800a61a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a61e:	4770      	bx	lr
 800a620:	20000c10 	.word	0x20000c10
 800a624:	20000c7c 	.word	0x20000c7c

0800a628 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800a628:	b480      	push	{r7}
 800a62a:	b083      	sub	sp, #12
 800a62c:	af00      	add	r7, sp, #0
 800a62e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	f103 0208 	add.w	r2, r3, #8
 800a636:	687b      	ldr	r3, [r7, #4]
 800a638:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	f04f 32ff 	mov.w	r2, #4294967295
 800a640:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	f103 0208 	add.w	r2, r3, #8
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	f103 0208 	add.w	r2, r3, #8
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	2200      	movs	r2, #0
 800a65a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800a65c:	bf00      	nop
 800a65e:	370c      	adds	r7, #12
 800a660:	46bd      	mov	sp, r7
 800a662:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a666:	4770      	bx	lr

0800a668 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800a668:	b480      	push	{r7}
 800a66a:	b083      	sub	sp, #12
 800a66c:	af00      	add	r7, sp, #0
 800a66e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	2200      	movs	r2, #0
 800a674:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800a676:	bf00      	nop
 800a678:	370c      	adds	r7, #12
 800a67a:	46bd      	mov	sp, r7
 800a67c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a680:	4770      	bx	lr

0800a682 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a682:	b480      	push	{r7}
 800a684:	b085      	sub	sp, #20
 800a686:	af00      	add	r7, sp, #0
 800a688:	6078      	str	r0, [r7, #4]
 800a68a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	685b      	ldr	r3, [r3, #4]
 800a690:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800a692:	683b      	ldr	r3, [r7, #0]
 800a694:	68fa      	ldr	r2, [r7, #12]
 800a696:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800a698:	68fb      	ldr	r3, [r7, #12]
 800a69a:	689a      	ldr	r2, [r3, #8]
 800a69c:	683b      	ldr	r3, [r7, #0]
 800a69e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800a6a0:	68fb      	ldr	r3, [r7, #12]
 800a6a2:	689b      	ldr	r3, [r3, #8]
 800a6a4:	683a      	ldr	r2, [r7, #0]
 800a6a6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800a6a8:	68fb      	ldr	r3, [r7, #12]
 800a6aa:	683a      	ldr	r2, [r7, #0]
 800a6ac:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800a6ae:	683b      	ldr	r3, [r7, #0]
 800a6b0:	687a      	ldr	r2, [r7, #4]
 800a6b2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	681b      	ldr	r3, [r3, #0]
 800a6b8:	1c5a      	adds	r2, r3, #1
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	601a      	str	r2, [r3, #0]
}
 800a6be:	bf00      	nop
 800a6c0:	3714      	adds	r7, #20
 800a6c2:	46bd      	mov	sp, r7
 800a6c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6c8:	4770      	bx	lr

0800a6ca <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a6ca:	b480      	push	{r7}
 800a6cc:	b085      	sub	sp, #20
 800a6ce:	af00      	add	r7, sp, #0
 800a6d0:	6078      	str	r0, [r7, #4]
 800a6d2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800a6d4:	683b      	ldr	r3, [r7, #0]
 800a6d6:	681b      	ldr	r3, [r3, #0]
 800a6d8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800a6da:	68bb      	ldr	r3, [r7, #8]
 800a6dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a6e0:	d103      	bne.n	800a6ea <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	691b      	ldr	r3, [r3, #16]
 800a6e6:	60fb      	str	r3, [r7, #12]
 800a6e8:	e00c      	b.n	800a704 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	3308      	adds	r3, #8
 800a6ee:	60fb      	str	r3, [r7, #12]
 800a6f0:	e002      	b.n	800a6f8 <vListInsert+0x2e>
 800a6f2:	68fb      	ldr	r3, [r7, #12]
 800a6f4:	685b      	ldr	r3, [r3, #4]
 800a6f6:	60fb      	str	r3, [r7, #12]
 800a6f8:	68fb      	ldr	r3, [r7, #12]
 800a6fa:	685b      	ldr	r3, [r3, #4]
 800a6fc:	681b      	ldr	r3, [r3, #0]
 800a6fe:	68ba      	ldr	r2, [r7, #8]
 800a700:	429a      	cmp	r2, r3
 800a702:	d2f6      	bcs.n	800a6f2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800a704:	68fb      	ldr	r3, [r7, #12]
 800a706:	685a      	ldr	r2, [r3, #4]
 800a708:	683b      	ldr	r3, [r7, #0]
 800a70a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800a70c:	683b      	ldr	r3, [r7, #0]
 800a70e:	685b      	ldr	r3, [r3, #4]
 800a710:	683a      	ldr	r2, [r7, #0]
 800a712:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800a714:	683b      	ldr	r3, [r7, #0]
 800a716:	68fa      	ldr	r2, [r7, #12]
 800a718:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800a71a:	68fb      	ldr	r3, [r7, #12]
 800a71c:	683a      	ldr	r2, [r7, #0]
 800a71e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800a720:	683b      	ldr	r3, [r7, #0]
 800a722:	687a      	ldr	r2, [r7, #4]
 800a724:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	681b      	ldr	r3, [r3, #0]
 800a72a:	1c5a      	adds	r2, r3, #1
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	601a      	str	r2, [r3, #0]
}
 800a730:	bf00      	nop
 800a732:	3714      	adds	r7, #20
 800a734:	46bd      	mov	sp, r7
 800a736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a73a:	4770      	bx	lr

0800a73c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800a73c:	b480      	push	{r7}
 800a73e:	b085      	sub	sp, #20
 800a740:	af00      	add	r7, sp, #0
 800a742:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	691b      	ldr	r3, [r3, #16]
 800a748:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	685b      	ldr	r3, [r3, #4]
 800a74e:	687a      	ldr	r2, [r7, #4]
 800a750:	6892      	ldr	r2, [r2, #8]
 800a752:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	689b      	ldr	r3, [r3, #8]
 800a758:	687a      	ldr	r2, [r7, #4]
 800a75a:	6852      	ldr	r2, [r2, #4]
 800a75c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800a75e:	68fb      	ldr	r3, [r7, #12]
 800a760:	685b      	ldr	r3, [r3, #4]
 800a762:	687a      	ldr	r2, [r7, #4]
 800a764:	429a      	cmp	r2, r3
 800a766:	d103      	bne.n	800a770 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	689a      	ldr	r2, [r3, #8]
 800a76c:	68fb      	ldr	r3, [r7, #12]
 800a76e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	2200      	movs	r2, #0
 800a774:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800a776:	68fb      	ldr	r3, [r7, #12]
 800a778:	681b      	ldr	r3, [r3, #0]
 800a77a:	1e5a      	subs	r2, r3, #1
 800a77c:	68fb      	ldr	r3, [r7, #12]
 800a77e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800a780:	68fb      	ldr	r3, [r7, #12]
 800a782:	681b      	ldr	r3, [r3, #0]
}
 800a784:	4618      	mov	r0, r3
 800a786:	3714      	adds	r7, #20
 800a788:	46bd      	mov	sp, r7
 800a78a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a78e:	4770      	bx	lr

0800a790 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800a790:	b580      	push	{r7, lr}
 800a792:	b084      	sub	sp, #16
 800a794:	af00      	add	r7, sp, #0
 800a796:	6078      	str	r0, [r7, #4]
 800a798:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800a79e:	68fb      	ldr	r3, [r7, #12]
 800a7a0:	2b00      	cmp	r3, #0
 800a7a2:	d10a      	bne.n	800a7ba <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800a7a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a7a8:	f383 8811 	msr	BASEPRI, r3
 800a7ac:	f3bf 8f6f 	isb	sy
 800a7b0:	f3bf 8f4f 	dsb	sy
 800a7b4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800a7b6:	bf00      	nop
 800a7b8:	e7fe      	b.n	800a7b8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800a7ba:	f002 f98b 	bl	800cad4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a7be:	68fb      	ldr	r3, [r7, #12]
 800a7c0:	681a      	ldr	r2, [r3, #0]
 800a7c2:	68fb      	ldr	r3, [r7, #12]
 800a7c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a7c6:	68f9      	ldr	r1, [r7, #12]
 800a7c8:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800a7ca:	fb01 f303 	mul.w	r3, r1, r3
 800a7ce:	441a      	add	r2, r3
 800a7d0:	68fb      	ldr	r3, [r7, #12]
 800a7d2:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800a7d4:	68fb      	ldr	r3, [r7, #12]
 800a7d6:	2200      	movs	r2, #0
 800a7d8:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800a7da:	68fb      	ldr	r3, [r7, #12]
 800a7dc:	681a      	ldr	r2, [r3, #0]
 800a7de:	68fb      	ldr	r3, [r7, #12]
 800a7e0:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a7e2:	68fb      	ldr	r3, [r7, #12]
 800a7e4:	681a      	ldr	r2, [r3, #0]
 800a7e6:	68fb      	ldr	r3, [r7, #12]
 800a7e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a7ea:	3b01      	subs	r3, #1
 800a7ec:	68f9      	ldr	r1, [r7, #12]
 800a7ee:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800a7f0:	fb01 f303 	mul.w	r3, r1, r3
 800a7f4:	441a      	add	r2, r3
 800a7f6:	68fb      	ldr	r3, [r7, #12]
 800a7f8:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800a7fa:	68fb      	ldr	r3, [r7, #12]
 800a7fc:	22ff      	movs	r2, #255	; 0xff
 800a7fe:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800a802:	68fb      	ldr	r3, [r7, #12]
 800a804:	22ff      	movs	r2, #255	; 0xff
 800a806:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800a80a:	683b      	ldr	r3, [r7, #0]
 800a80c:	2b00      	cmp	r3, #0
 800a80e:	d114      	bne.n	800a83a <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a810:	68fb      	ldr	r3, [r7, #12]
 800a812:	691b      	ldr	r3, [r3, #16]
 800a814:	2b00      	cmp	r3, #0
 800a816:	d01a      	beq.n	800a84e <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a818:	68fb      	ldr	r3, [r7, #12]
 800a81a:	3310      	adds	r3, #16
 800a81c:	4618      	mov	r0, r3
 800a81e:	f001 fa43 	bl	800bca8 <xTaskRemoveFromEventList>
 800a822:	4603      	mov	r3, r0
 800a824:	2b00      	cmp	r3, #0
 800a826:	d012      	beq.n	800a84e <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800a828:	4b0c      	ldr	r3, [pc, #48]	; (800a85c <xQueueGenericReset+0xcc>)
 800a82a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a82e:	601a      	str	r2, [r3, #0]
 800a830:	f3bf 8f4f 	dsb	sy
 800a834:	f3bf 8f6f 	isb	sy
 800a838:	e009      	b.n	800a84e <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800a83a:	68fb      	ldr	r3, [r7, #12]
 800a83c:	3310      	adds	r3, #16
 800a83e:	4618      	mov	r0, r3
 800a840:	f7ff fef2 	bl	800a628 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800a844:	68fb      	ldr	r3, [r7, #12]
 800a846:	3324      	adds	r3, #36	; 0x24
 800a848:	4618      	mov	r0, r3
 800a84a:	f7ff feed 	bl	800a628 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800a84e:	f002 f971 	bl	800cb34 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800a852:	2301      	movs	r3, #1
}
 800a854:	4618      	mov	r0, r3
 800a856:	3710      	adds	r7, #16
 800a858:	46bd      	mov	sp, r7
 800a85a:	bd80      	pop	{r7, pc}
 800a85c:	e000ed04 	.word	0xe000ed04

0800a860 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800a860:	b580      	push	{r7, lr}
 800a862:	b08e      	sub	sp, #56	; 0x38
 800a864:	af02      	add	r7, sp, #8
 800a866:	60f8      	str	r0, [r7, #12]
 800a868:	60b9      	str	r1, [r7, #8]
 800a86a:	607a      	str	r2, [r7, #4]
 800a86c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800a86e:	68fb      	ldr	r3, [r7, #12]
 800a870:	2b00      	cmp	r3, #0
 800a872:	d10a      	bne.n	800a88a <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800a874:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a878:	f383 8811 	msr	BASEPRI, r3
 800a87c:	f3bf 8f6f 	isb	sy
 800a880:	f3bf 8f4f 	dsb	sy
 800a884:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800a886:	bf00      	nop
 800a888:	e7fe      	b.n	800a888 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800a88a:	683b      	ldr	r3, [r7, #0]
 800a88c:	2b00      	cmp	r3, #0
 800a88e:	d10a      	bne.n	800a8a6 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800a890:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a894:	f383 8811 	msr	BASEPRI, r3
 800a898:	f3bf 8f6f 	isb	sy
 800a89c:	f3bf 8f4f 	dsb	sy
 800a8a0:	627b      	str	r3, [r7, #36]	; 0x24
}
 800a8a2:	bf00      	nop
 800a8a4:	e7fe      	b.n	800a8a4 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800a8a6:	687b      	ldr	r3, [r7, #4]
 800a8a8:	2b00      	cmp	r3, #0
 800a8aa:	d002      	beq.n	800a8b2 <xQueueGenericCreateStatic+0x52>
 800a8ac:	68bb      	ldr	r3, [r7, #8]
 800a8ae:	2b00      	cmp	r3, #0
 800a8b0:	d001      	beq.n	800a8b6 <xQueueGenericCreateStatic+0x56>
 800a8b2:	2301      	movs	r3, #1
 800a8b4:	e000      	b.n	800a8b8 <xQueueGenericCreateStatic+0x58>
 800a8b6:	2300      	movs	r3, #0
 800a8b8:	2b00      	cmp	r3, #0
 800a8ba:	d10a      	bne.n	800a8d2 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800a8bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a8c0:	f383 8811 	msr	BASEPRI, r3
 800a8c4:	f3bf 8f6f 	isb	sy
 800a8c8:	f3bf 8f4f 	dsb	sy
 800a8cc:	623b      	str	r3, [r7, #32]
}
 800a8ce:	bf00      	nop
 800a8d0:	e7fe      	b.n	800a8d0 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	2b00      	cmp	r3, #0
 800a8d6:	d102      	bne.n	800a8de <xQueueGenericCreateStatic+0x7e>
 800a8d8:	68bb      	ldr	r3, [r7, #8]
 800a8da:	2b00      	cmp	r3, #0
 800a8dc:	d101      	bne.n	800a8e2 <xQueueGenericCreateStatic+0x82>
 800a8de:	2301      	movs	r3, #1
 800a8e0:	e000      	b.n	800a8e4 <xQueueGenericCreateStatic+0x84>
 800a8e2:	2300      	movs	r3, #0
 800a8e4:	2b00      	cmp	r3, #0
 800a8e6:	d10a      	bne.n	800a8fe <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800a8e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a8ec:	f383 8811 	msr	BASEPRI, r3
 800a8f0:	f3bf 8f6f 	isb	sy
 800a8f4:	f3bf 8f4f 	dsb	sy
 800a8f8:	61fb      	str	r3, [r7, #28]
}
 800a8fa:	bf00      	nop
 800a8fc:	e7fe      	b.n	800a8fc <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800a8fe:	2350      	movs	r3, #80	; 0x50
 800a900:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800a902:	697b      	ldr	r3, [r7, #20]
 800a904:	2b50      	cmp	r3, #80	; 0x50
 800a906:	d00a      	beq.n	800a91e <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800a908:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a90c:	f383 8811 	msr	BASEPRI, r3
 800a910:	f3bf 8f6f 	isb	sy
 800a914:	f3bf 8f4f 	dsb	sy
 800a918:	61bb      	str	r3, [r7, #24]
}
 800a91a:	bf00      	nop
 800a91c:	e7fe      	b.n	800a91c <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800a91e:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a920:	683b      	ldr	r3, [r7, #0]
 800a922:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800a924:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a926:	2b00      	cmp	r3, #0
 800a928:	d00d      	beq.n	800a946 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800a92a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a92c:	2201      	movs	r2, #1
 800a92e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a932:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800a936:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a938:	9300      	str	r3, [sp, #0]
 800a93a:	4613      	mov	r3, r2
 800a93c:	687a      	ldr	r2, [r7, #4]
 800a93e:	68b9      	ldr	r1, [r7, #8]
 800a940:	68f8      	ldr	r0, [r7, #12]
 800a942:	f000 f83f 	bl	800a9c4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800a946:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800a948:	4618      	mov	r0, r3
 800a94a:	3730      	adds	r7, #48	; 0x30
 800a94c:	46bd      	mov	sp, r7
 800a94e:	bd80      	pop	{r7, pc}

0800a950 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800a950:	b580      	push	{r7, lr}
 800a952:	b08a      	sub	sp, #40	; 0x28
 800a954:	af02      	add	r7, sp, #8
 800a956:	60f8      	str	r0, [r7, #12]
 800a958:	60b9      	str	r1, [r7, #8]
 800a95a:	4613      	mov	r3, r2
 800a95c:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800a95e:	68fb      	ldr	r3, [r7, #12]
 800a960:	2b00      	cmp	r3, #0
 800a962:	d10a      	bne.n	800a97a <xQueueGenericCreate+0x2a>
	__asm volatile
 800a964:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a968:	f383 8811 	msr	BASEPRI, r3
 800a96c:	f3bf 8f6f 	isb	sy
 800a970:	f3bf 8f4f 	dsb	sy
 800a974:	613b      	str	r3, [r7, #16]
}
 800a976:	bf00      	nop
 800a978:	e7fe      	b.n	800a978 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a97a:	68fb      	ldr	r3, [r7, #12]
 800a97c:	68ba      	ldr	r2, [r7, #8]
 800a97e:	fb02 f303 	mul.w	r3, r2, r3
 800a982:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800a984:	69fb      	ldr	r3, [r7, #28]
 800a986:	3350      	adds	r3, #80	; 0x50
 800a988:	4618      	mov	r0, r3
 800a98a:	f002 f9c5 	bl	800cd18 <pvPortMalloc>
 800a98e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800a990:	69bb      	ldr	r3, [r7, #24]
 800a992:	2b00      	cmp	r3, #0
 800a994:	d011      	beq.n	800a9ba <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800a996:	69bb      	ldr	r3, [r7, #24]
 800a998:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a99a:	697b      	ldr	r3, [r7, #20]
 800a99c:	3350      	adds	r3, #80	; 0x50
 800a99e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800a9a0:	69bb      	ldr	r3, [r7, #24]
 800a9a2:	2200      	movs	r2, #0
 800a9a4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a9a8:	79fa      	ldrb	r2, [r7, #7]
 800a9aa:	69bb      	ldr	r3, [r7, #24]
 800a9ac:	9300      	str	r3, [sp, #0]
 800a9ae:	4613      	mov	r3, r2
 800a9b0:	697a      	ldr	r2, [r7, #20]
 800a9b2:	68b9      	ldr	r1, [r7, #8]
 800a9b4:	68f8      	ldr	r0, [r7, #12]
 800a9b6:	f000 f805 	bl	800a9c4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800a9ba:	69bb      	ldr	r3, [r7, #24]
	}
 800a9bc:	4618      	mov	r0, r3
 800a9be:	3720      	adds	r7, #32
 800a9c0:	46bd      	mov	sp, r7
 800a9c2:	bd80      	pop	{r7, pc}

0800a9c4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800a9c4:	b580      	push	{r7, lr}
 800a9c6:	b084      	sub	sp, #16
 800a9c8:	af00      	add	r7, sp, #0
 800a9ca:	60f8      	str	r0, [r7, #12]
 800a9cc:	60b9      	str	r1, [r7, #8]
 800a9ce:	607a      	str	r2, [r7, #4]
 800a9d0:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800a9d2:	68bb      	ldr	r3, [r7, #8]
 800a9d4:	2b00      	cmp	r3, #0
 800a9d6:	d103      	bne.n	800a9e0 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800a9d8:	69bb      	ldr	r3, [r7, #24]
 800a9da:	69ba      	ldr	r2, [r7, #24]
 800a9dc:	601a      	str	r2, [r3, #0]
 800a9de:	e002      	b.n	800a9e6 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800a9e0:	69bb      	ldr	r3, [r7, #24]
 800a9e2:	687a      	ldr	r2, [r7, #4]
 800a9e4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800a9e6:	69bb      	ldr	r3, [r7, #24]
 800a9e8:	68fa      	ldr	r2, [r7, #12]
 800a9ea:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800a9ec:	69bb      	ldr	r3, [r7, #24]
 800a9ee:	68ba      	ldr	r2, [r7, #8]
 800a9f0:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800a9f2:	2101      	movs	r1, #1
 800a9f4:	69b8      	ldr	r0, [r7, #24]
 800a9f6:	f7ff fecb 	bl	800a790 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800a9fa:	69bb      	ldr	r3, [r7, #24]
 800a9fc:	78fa      	ldrb	r2, [r7, #3]
 800a9fe:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800aa02:	bf00      	nop
 800aa04:	3710      	adds	r7, #16
 800aa06:	46bd      	mov	sp, r7
 800aa08:	bd80      	pop	{r7, pc}
	...

0800aa0c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800aa0c:	b580      	push	{r7, lr}
 800aa0e:	b08e      	sub	sp, #56	; 0x38
 800aa10:	af00      	add	r7, sp, #0
 800aa12:	60f8      	str	r0, [r7, #12]
 800aa14:	60b9      	str	r1, [r7, #8]
 800aa16:	607a      	str	r2, [r7, #4]
 800aa18:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800aa1a:	2300      	movs	r3, #0
 800aa1c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800aa1e:	68fb      	ldr	r3, [r7, #12]
 800aa20:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800aa22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa24:	2b00      	cmp	r3, #0
 800aa26:	d10a      	bne.n	800aa3e <xQueueGenericSend+0x32>
	__asm volatile
 800aa28:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa2c:	f383 8811 	msr	BASEPRI, r3
 800aa30:	f3bf 8f6f 	isb	sy
 800aa34:	f3bf 8f4f 	dsb	sy
 800aa38:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800aa3a:	bf00      	nop
 800aa3c:	e7fe      	b.n	800aa3c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800aa3e:	68bb      	ldr	r3, [r7, #8]
 800aa40:	2b00      	cmp	r3, #0
 800aa42:	d103      	bne.n	800aa4c <xQueueGenericSend+0x40>
 800aa44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aa48:	2b00      	cmp	r3, #0
 800aa4a:	d101      	bne.n	800aa50 <xQueueGenericSend+0x44>
 800aa4c:	2301      	movs	r3, #1
 800aa4e:	e000      	b.n	800aa52 <xQueueGenericSend+0x46>
 800aa50:	2300      	movs	r3, #0
 800aa52:	2b00      	cmp	r3, #0
 800aa54:	d10a      	bne.n	800aa6c <xQueueGenericSend+0x60>
	__asm volatile
 800aa56:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa5a:	f383 8811 	msr	BASEPRI, r3
 800aa5e:	f3bf 8f6f 	isb	sy
 800aa62:	f3bf 8f4f 	dsb	sy
 800aa66:	627b      	str	r3, [r7, #36]	; 0x24
}
 800aa68:	bf00      	nop
 800aa6a:	e7fe      	b.n	800aa6a <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800aa6c:	683b      	ldr	r3, [r7, #0]
 800aa6e:	2b02      	cmp	r3, #2
 800aa70:	d103      	bne.n	800aa7a <xQueueGenericSend+0x6e>
 800aa72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa74:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800aa76:	2b01      	cmp	r3, #1
 800aa78:	d101      	bne.n	800aa7e <xQueueGenericSend+0x72>
 800aa7a:	2301      	movs	r3, #1
 800aa7c:	e000      	b.n	800aa80 <xQueueGenericSend+0x74>
 800aa7e:	2300      	movs	r3, #0
 800aa80:	2b00      	cmp	r3, #0
 800aa82:	d10a      	bne.n	800aa9a <xQueueGenericSend+0x8e>
	__asm volatile
 800aa84:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa88:	f383 8811 	msr	BASEPRI, r3
 800aa8c:	f3bf 8f6f 	isb	sy
 800aa90:	f3bf 8f4f 	dsb	sy
 800aa94:	623b      	str	r3, [r7, #32]
}
 800aa96:	bf00      	nop
 800aa98:	e7fe      	b.n	800aa98 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800aa9a:	f001 fac3 	bl	800c024 <xTaskGetSchedulerState>
 800aa9e:	4603      	mov	r3, r0
 800aaa0:	2b00      	cmp	r3, #0
 800aaa2:	d102      	bne.n	800aaaa <xQueueGenericSend+0x9e>
 800aaa4:	687b      	ldr	r3, [r7, #4]
 800aaa6:	2b00      	cmp	r3, #0
 800aaa8:	d101      	bne.n	800aaae <xQueueGenericSend+0xa2>
 800aaaa:	2301      	movs	r3, #1
 800aaac:	e000      	b.n	800aab0 <xQueueGenericSend+0xa4>
 800aaae:	2300      	movs	r3, #0
 800aab0:	2b00      	cmp	r3, #0
 800aab2:	d10a      	bne.n	800aaca <xQueueGenericSend+0xbe>
	__asm volatile
 800aab4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aab8:	f383 8811 	msr	BASEPRI, r3
 800aabc:	f3bf 8f6f 	isb	sy
 800aac0:	f3bf 8f4f 	dsb	sy
 800aac4:	61fb      	str	r3, [r7, #28]
}
 800aac6:	bf00      	nop
 800aac8:	e7fe      	b.n	800aac8 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800aaca:	f002 f803 	bl	800cad4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800aace:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aad0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800aad2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aad4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800aad6:	429a      	cmp	r2, r3
 800aad8:	d302      	bcc.n	800aae0 <xQueueGenericSend+0xd4>
 800aada:	683b      	ldr	r3, [r7, #0]
 800aadc:	2b02      	cmp	r3, #2
 800aade:	d129      	bne.n	800ab34 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800aae0:	683a      	ldr	r2, [r7, #0]
 800aae2:	68b9      	ldr	r1, [r7, #8]
 800aae4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800aae6:	f000 fa0b 	bl	800af00 <prvCopyDataToQueue>
 800aaea:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800aaec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aaee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aaf0:	2b00      	cmp	r3, #0
 800aaf2:	d010      	beq.n	800ab16 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800aaf4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aaf6:	3324      	adds	r3, #36	; 0x24
 800aaf8:	4618      	mov	r0, r3
 800aafa:	f001 f8d5 	bl	800bca8 <xTaskRemoveFromEventList>
 800aafe:	4603      	mov	r3, r0
 800ab00:	2b00      	cmp	r3, #0
 800ab02:	d013      	beq.n	800ab2c <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800ab04:	4b3f      	ldr	r3, [pc, #252]	; (800ac04 <xQueueGenericSend+0x1f8>)
 800ab06:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ab0a:	601a      	str	r2, [r3, #0]
 800ab0c:	f3bf 8f4f 	dsb	sy
 800ab10:	f3bf 8f6f 	isb	sy
 800ab14:	e00a      	b.n	800ab2c <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800ab16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ab18:	2b00      	cmp	r3, #0
 800ab1a:	d007      	beq.n	800ab2c <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800ab1c:	4b39      	ldr	r3, [pc, #228]	; (800ac04 <xQueueGenericSend+0x1f8>)
 800ab1e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ab22:	601a      	str	r2, [r3, #0]
 800ab24:	f3bf 8f4f 	dsb	sy
 800ab28:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800ab2c:	f002 f802 	bl	800cb34 <vPortExitCritical>
				return pdPASS;
 800ab30:	2301      	movs	r3, #1
 800ab32:	e063      	b.n	800abfc <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	2b00      	cmp	r3, #0
 800ab38:	d103      	bne.n	800ab42 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800ab3a:	f001 fffb 	bl	800cb34 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800ab3e:	2300      	movs	r3, #0
 800ab40:	e05c      	b.n	800abfc <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800ab42:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ab44:	2b00      	cmp	r3, #0
 800ab46:	d106      	bne.n	800ab56 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800ab48:	f107 0314 	add.w	r3, r7, #20
 800ab4c:	4618      	mov	r0, r3
 800ab4e:	f001 f90f 	bl	800bd70 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800ab52:	2301      	movs	r3, #1
 800ab54:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800ab56:	f001 ffed 	bl	800cb34 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800ab5a:	f000 fe81 	bl	800b860 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800ab5e:	f001 ffb9 	bl	800cad4 <vPortEnterCritical>
 800ab62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab64:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800ab68:	b25b      	sxtb	r3, r3
 800ab6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ab6e:	d103      	bne.n	800ab78 <xQueueGenericSend+0x16c>
 800ab70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab72:	2200      	movs	r2, #0
 800ab74:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800ab78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab7a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ab7e:	b25b      	sxtb	r3, r3
 800ab80:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ab84:	d103      	bne.n	800ab8e <xQueueGenericSend+0x182>
 800ab86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab88:	2200      	movs	r2, #0
 800ab8a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800ab8e:	f001 ffd1 	bl	800cb34 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800ab92:	1d3a      	adds	r2, r7, #4
 800ab94:	f107 0314 	add.w	r3, r7, #20
 800ab98:	4611      	mov	r1, r2
 800ab9a:	4618      	mov	r0, r3
 800ab9c:	f001 f8fe 	bl	800bd9c <xTaskCheckForTimeOut>
 800aba0:	4603      	mov	r3, r0
 800aba2:	2b00      	cmp	r3, #0
 800aba4:	d124      	bne.n	800abf0 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800aba6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800aba8:	f000 faa2 	bl	800b0f0 <prvIsQueueFull>
 800abac:	4603      	mov	r3, r0
 800abae:	2b00      	cmp	r3, #0
 800abb0:	d018      	beq.n	800abe4 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800abb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800abb4:	3310      	adds	r3, #16
 800abb6:	687a      	ldr	r2, [r7, #4]
 800abb8:	4611      	mov	r1, r2
 800abba:	4618      	mov	r0, r3
 800abbc:	f001 f824 	bl	800bc08 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800abc0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800abc2:	f000 fa2d 	bl	800b020 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800abc6:	f000 fe59 	bl	800b87c <xTaskResumeAll>
 800abca:	4603      	mov	r3, r0
 800abcc:	2b00      	cmp	r3, #0
 800abce:	f47f af7c 	bne.w	800aaca <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800abd2:	4b0c      	ldr	r3, [pc, #48]	; (800ac04 <xQueueGenericSend+0x1f8>)
 800abd4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800abd8:	601a      	str	r2, [r3, #0]
 800abda:	f3bf 8f4f 	dsb	sy
 800abde:	f3bf 8f6f 	isb	sy
 800abe2:	e772      	b.n	800aaca <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800abe4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800abe6:	f000 fa1b 	bl	800b020 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800abea:	f000 fe47 	bl	800b87c <xTaskResumeAll>
 800abee:	e76c      	b.n	800aaca <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800abf0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800abf2:	f000 fa15 	bl	800b020 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800abf6:	f000 fe41 	bl	800b87c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800abfa:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800abfc:	4618      	mov	r0, r3
 800abfe:	3738      	adds	r7, #56	; 0x38
 800ac00:	46bd      	mov	sp, r7
 800ac02:	bd80      	pop	{r7, pc}
 800ac04:	e000ed04 	.word	0xe000ed04

0800ac08 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800ac08:	b580      	push	{r7, lr}
 800ac0a:	b090      	sub	sp, #64	; 0x40
 800ac0c:	af00      	add	r7, sp, #0
 800ac0e:	60f8      	str	r0, [r7, #12]
 800ac10:	60b9      	str	r1, [r7, #8]
 800ac12:	607a      	str	r2, [r7, #4]
 800ac14:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800ac16:	68fb      	ldr	r3, [r7, #12]
 800ac18:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800ac1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ac1c:	2b00      	cmp	r3, #0
 800ac1e:	d10a      	bne.n	800ac36 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800ac20:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac24:	f383 8811 	msr	BASEPRI, r3
 800ac28:	f3bf 8f6f 	isb	sy
 800ac2c:	f3bf 8f4f 	dsb	sy
 800ac30:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800ac32:	bf00      	nop
 800ac34:	e7fe      	b.n	800ac34 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ac36:	68bb      	ldr	r3, [r7, #8]
 800ac38:	2b00      	cmp	r3, #0
 800ac3a:	d103      	bne.n	800ac44 <xQueueGenericSendFromISR+0x3c>
 800ac3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ac3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ac40:	2b00      	cmp	r3, #0
 800ac42:	d101      	bne.n	800ac48 <xQueueGenericSendFromISR+0x40>
 800ac44:	2301      	movs	r3, #1
 800ac46:	e000      	b.n	800ac4a <xQueueGenericSendFromISR+0x42>
 800ac48:	2300      	movs	r3, #0
 800ac4a:	2b00      	cmp	r3, #0
 800ac4c:	d10a      	bne.n	800ac64 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800ac4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac52:	f383 8811 	msr	BASEPRI, r3
 800ac56:	f3bf 8f6f 	isb	sy
 800ac5a:	f3bf 8f4f 	dsb	sy
 800ac5e:	627b      	str	r3, [r7, #36]	; 0x24
}
 800ac60:	bf00      	nop
 800ac62:	e7fe      	b.n	800ac62 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800ac64:	683b      	ldr	r3, [r7, #0]
 800ac66:	2b02      	cmp	r3, #2
 800ac68:	d103      	bne.n	800ac72 <xQueueGenericSendFromISR+0x6a>
 800ac6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ac6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ac6e:	2b01      	cmp	r3, #1
 800ac70:	d101      	bne.n	800ac76 <xQueueGenericSendFromISR+0x6e>
 800ac72:	2301      	movs	r3, #1
 800ac74:	e000      	b.n	800ac78 <xQueueGenericSendFromISR+0x70>
 800ac76:	2300      	movs	r3, #0
 800ac78:	2b00      	cmp	r3, #0
 800ac7a:	d10a      	bne.n	800ac92 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800ac7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac80:	f383 8811 	msr	BASEPRI, r3
 800ac84:	f3bf 8f6f 	isb	sy
 800ac88:	f3bf 8f4f 	dsb	sy
 800ac8c:	623b      	str	r3, [r7, #32]
}
 800ac8e:	bf00      	nop
 800ac90:	e7fe      	b.n	800ac90 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800ac92:	f002 f801 	bl	800cc98 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800ac96:	f3ef 8211 	mrs	r2, BASEPRI
 800ac9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac9e:	f383 8811 	msr	BASEPRI, r3
 800aca2:	f3bf 8f6f 	isb	sy
 800aca6:	f3bf 8f4f 	dsb	sy
 800acaa:	61fa      	str	r2, [r7, #28]
 800acac:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800acae:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800acb0:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800acb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800acb4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800acb6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800acb8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800acba:	429a      	cmp	r2, r3
 800acbc:	d302      	bcc.n	800acc4 <xQueueGenericSendFromISR+0xbc>
 800acbe:	683b      	ldr	r3, [r7, #0]
 800acc0:	2b02      	cmp	r3, #2
 800acc2:	d12f      	bne.n	800ad24 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800acc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800acc6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800acca:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800acce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800acd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800acd2:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800acd4:	683a      	ldr	r2, [r7, #0]
 800acd6:	68b9      	ldr	r1, [r7, #8]
 800acd8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800acda:	f000 f911 	bl	800af00 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800acde:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800ace2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ace6:	d112      	bne.n	800ad0e <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ace8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800acea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800acec:	2b00      	cmp	r3, #0
 800acee:	d016      	beq.n	800ad1e <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800acf0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800acf2:	3324      	adds	r3, #36	; 0x24
 800acf4:	4618      	mov	r0, r3
 800acf6:	f000 ffd7 	bl	800bca8 <xTaskRemoveFromEventList>
 800acfa:	4603      	mov	r3, r0
 800acfc:	2b00      	cmp	r3, #0
 800acfe:	d00e      	beq.n	800ad1e <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	2b00      	cmp	r3, #0
 800ad04:	d00b      	beq.n	800ad1e <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800ad06:	687b      	ldr	r3, [r7, #4]
 800ad08:	2201      	movs	r2, #1
 800ad0a:	601a      	str	r2, [r3, #0]
 800ad0c:	e007      	b.n	800ad1e <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800ad0e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800ad12:	3301      	adds	r3, #1
 800ad14:	b2db      	uxtb	r3, r3
 800ad16:	b25a      	sxtb	r2, r3
 800ad18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ad1a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800ad1e:	2301      	movs	r3, #1
 800ad20:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800ad22:	e001      	b.n	800ad28 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800ad24:	2300      	movs	r3, #0
 800ad26:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ad28:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ad2a:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800ad2c:	697b      	ldr	r3, [r7, #20]
 800ad2e:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800ad32:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800ad34:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800ad36:	4618      	mov	r0, r3
 800ad38:	3740      	adds	r7, #64	; 0x40
 800ad3a:	46bd      	mov	sp, r7
 800ad3c:	bd80      	pop	{r7, pc}
	...

0800ad40 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800ad40:	b580      	push	{r7, lr}
 800ad42:	b08c      	sub	sp, #48	; 0x30
 800ad44:	af00      	add	r7, sp, #0
 800ad46:	60f8      	str	r0, [r7, #12]
 800ad48:	60b9      	str	r1, [r7, #8]
 800ad4a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800ad4c:	2300      	movs	r3, #0
 800ad4e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800ad50:	68fb      	ldr	r3, [r7, #12]
 800ad52:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800ad54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad56:	2b00      	cmp	r3, #0
 800ad58:	d10a      	bne.n	800ad70 <xQueueReceive+0x30>
	__asm volatile
 800ad5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad5e:	f383 8811 	msr	BASEPRI, r3
 800ad62:	f3bf 8f6f 	isb	sy
 800ad66:	f3bf 8f4f 	dsb	sy
 800ad6a:	623b      	str	r3, [r7, #32]
}
 800ad6c:	bf00      	nop
 800ad6e:	e7fe      	b.n	800ad6e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ad70:	68bb      	ldr	r3, [r7, #8]
 800ad72:	2b00      	cmp	r3, #0
 800ad74:	d103      	bne.n	800ad7e <xQueueReceive+0x3e>
 800ad76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ad7a:	2b00      	cmp	r3, #0
 800ad7c:	d101      	bne.n	800ad82 <xQueueReceive+0x42>
 800ad7e:	2301      	movs	r3, #1
 800ad80:	e000      	b.n	800ad84 <xQueueReceive+0x44>
 800ad82:	2300      	movs	r3, #0
 800ad84:	2b00      	cmp	r3, #0
 800ad86:	d10a      	bne.n	800ad9e <xQueueReceive+0x5e>
	__asm volatile
 800ad88:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad8c:	f383 8811 	msr	BASEPRI, r3
 800ad90:	f3bf 8f6f 	isb	sy
 800ad94:	f3bf 8f4f 	dsb	sy
 800ad98:	61fb      	str	r3, [r7, #28]
}
 800ad9a:	bf00      	nop
 800ad9c:	e7fe      	b.n	800ad9c <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800ad9e:	f001 f941 	bl	800c024 <xTaskGetSchedulerState>
 800ada2:	4603      	mov	r3, r0
 800ada4:	2b00      	cmp	r3, #0
 800ada6:	d102      	bne.n	800adae <xQueueReceive+0x6e>
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	2b00      	cmp	r3, #0
 800adac:	d101      	bne.n	800adb2 <xQueueReceive+0x72>
 800adae:	2301      	movs	r3, #1
 800adb0:	e000      	b.n	800adb4 <xQueueReceive+0x74>
 800adb2:	2300      	movs	r3, #0
 800adb4:	2b00      	cmp	r3, #0
 800adb6:	d10a      	bne.n	800adce <xQueueReceive+0x8e>
	__asm volatile
 800adb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800adbc:	f383 8811 	msr	BASEPRI, r3
 800adc0:	f3bf 8f6f 	isb	sy
 800adc4:	f3bf 8f4f 	dsb	sy
 800adc8:	61bb      	str	r3, [r7, #24]
}
 800adca:	bf00      	nop
 800adcc:	e7fe      	b.n	800adcc <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800adce:	f001 fe81 	bl	800cad4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800add2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800add4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800add6:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800add8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800adda:	2b00      	cmp	r3, #0
 800addc:	d01f      	beq.n	800ae1e <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800adde:	68b9      	ldr	r1, [r7, #8]
 800ade0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ade2:	f000 f8f7 	bl	800afd4 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800ade6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ade8:	1e5a      	subs	r2, r3, #1
 800adea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800adec:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800adee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800adf0:	691b      	ldr	r3, [r3, #16]
 800adf2:	2b00      	cmp	r3, #0
 800adf4:	d00f      	beq.n	800ae16 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800adf6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800adf8:	3310      	adds	r3, #16
 800adfa:	4618      	mov	r0, r3
 800adfc:	f000 ff54 	bl	800bca8 <xTaskRemoveFromEventList>
 800ae00:	4603      	mov	r3, r0
 800ae02:	2b00      	cmp	r3, #0
 800ae04:	d007      	beq.n	800ae16 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800ae06:	4b3d      	ldr	r3, [pc, #244]	; (800aefc <xQueueReceive+0x1bc>)
 800ae08:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ae0c:	601a      	str	r2, [r3, #0]
 800ae0e:	f3bf 8f4f 	dsb	sy
 800ae12:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800ae16:	f001 fe8d 	bl	800cb34 <vPortExitCritical>
				return pdPASS;
 800ae1a:	2301      	movs	r3, #1
 800ae1c:	e069      	b.n	800aef2 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800ae1e:	687b      	ldr	r3, [r7, #4]
 800ae20:	2b00      	cmp	r3, #0
 800ae22:	d103      	bne.n	800ae2c <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800ae24:	f001 fe86 	bl	800cb34 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800ae28:	2300      	movs	r3, #0
 800ae2a:	e062      	b.n	800aef2 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800ae2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ae2e:	2b00      	cmp	r3, #0
 800ae30:	d106      	bne.n	800ae40 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800ae32:	f107 0310 	add.w	r3, r7, #16
 800ae36:	4618      	mov	r0, r3
 800ae38:	f000 ff9a 	bl	800bd70 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800ae3c:	2301      	movs	r3, #1
 800ae3e:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800ae40:	f001 fe78 	bl	800cb34 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800ae44:	f000 fd0c 	bl	800b860 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800ae48:	f001 fe44 	bl	800cad4 <vPortEnterCritical>
 800ae4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae4e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800ae52:	b25b      	sxtb	r3, r3
 800ae54:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ae58:	d103      	bne.n	800ae62 <xQueueReceive+0x122>
 800ae5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae5c:	2200      	movs	r2, #0
 800ae5e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800ae62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae64:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ae68:	b25b      	sxtb	r3, r3
 800ae6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ae6e:	d103      	bne.n	800ae78 <xQueueReceive+0x138>
 800ae70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae72:	2200      	movs	r2, #0
 800ae74:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800ae78:	f001 fe5c 	bl	800cb34 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800ae7c:	1d3a      	adds	r2, r7, #4
 800ae7e:	f107 0310 	add.w	r3, r7, #16
 800ae82:	4611      	mov	r1, r2
 800ae84:	4618      	mov	r0, r3
 800ae86:	f000 ff89 	bl	800bd9c <xTaskCheckForTimeOut>
 800ae8a:	4603      	mov	r3, r0
 800ae8c:	2b00      	cmp	r3, #0
 800ae8e:	d123      	bne.n	800aed8 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800ae90:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ae92:	f000 f917 	bl	800b0c4 <prvIsQueueEmpty>
 800ae96:	4603      	mov	r3, r0
 800ae98:	2b00      	cmp	r3, #0
 800ae9a:	d017      	beq.n	800aecc <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800ae9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae9e:	3324      	adds	r3, #36	; 0x24
 800aea0:	687a      	ldr	r2, [r7, #4]
 800aea2:	4611      	mov	r1, r2
 800aea4:	4618      	mov	r0, r3
 800aea6:	f000 feaf 	bl	800bc08 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800aeaa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800aeac:	f000 f8b8 	bl	800b020 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800aeb0:	f000 fce4 	bl	800b87c <xTaskResumeAll>
 800aeb4:	4603      	mov	r3, r0
 800aeb6:	2b00      	cmp	r3, #0
 800aeb8:	d189      	bne.n	800adce <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800aeba:	4b10      	ldr	r3, [pc, #64]	; (800aefc <xQueueReceive+0x1bc>)
 800aebc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800aec0:	601a      	str	r2, [r3, #0]
 800aec2:	f3bf 8f4f 	dsb	sy
 800aec6:	f3bf 8f6f 	isb	sy
 800aeca:	e780      	b.n	800adce <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800aecc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800aece:	f000 f8a7 	bl	800b020 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800aed2:	f000 fcd3 	bl	800b87c <xTaskResumeAll>
 800aed6:	e77a      	b.n	800adce <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800aed8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800aeda:	f000 f8a1 	bl	800b020 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800aede:	f000 fccd 	bl	800b87c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800aee2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800aee4:	f000 f8ee 	bl	800b0c4 <prvIsQueueEmpty>
 800aee8:	4603      	mov	r3, r0
 800aeea:	2b00      	cmp	r3, #0
 800aeec:	f43f af6f 	beq.w	800adce <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800aef0:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800aef2:	4618      	mov	r0, r3
 800aef4:	3730      	adds	r7, #48	; 0x30
 800aef6:	46bd      	mov	sp, r7
 800aef8:	bd80      	pop	{r7, pc}
 800aefa:	bf00      	nop
 800aefc:	e000ed04 	.word	0xe000ed04

0800af00 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800af00:	b580      	push	{r7, lr}
 800af02:	b086      	sub	sp, #24
 800af04:	af00      	add	r7, sp, #0
 800af06:	60f8      	str	r0, [r7, #12]
 800af08:	60b9      	str	r1, [r7, #8]
 800af0a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800af0c:	2300      	movs	r3, #0
 800af0e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800af10:	68fb      	ldr	r3, [r7, #12]
 800af12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800af14:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800af16:	68fb      	ldr	r3, [r7, #12]
 800af18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800af1a:	2b00      	cmp	r3, #0
 800af1c:	d10d      	bne.n	800af3a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800af1e:	68fb      	ldr	r3, [r7, #12]
 800af20:	681b      	ldr	r3, [r3, #0]
 800af22:	2b00      	cmp	r3, #0
 800af24:	d14d      	bne.n	800afc2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800af26:	68fb      	ldr	r3, [r7, #12]
 800af28:	689b      	ldr	r3, [r3, #8]
 800af2a:	4618      	mov	r0, r3
 800af2c:	f001 f898 	bl	800c060 <xTaskPriorityDisinherit>
 800af30:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800af32:	68fb      	ldr	r3, [r7, #12]
 800af34:	2200      	movs	r2, #0
 800af36:	609a      	str	r2, [r3, #8]
 800af38:	e043      	b.n	800afc2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800af3a:	687b      	ldr	r3, [r7, #4]
 800af3c:	2b00      	cmp	r3, #0
 800af3e:	d119      	bne.n	800af74 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800af40:	68fb      	ldr	r3, [r7, #12]
 800af42:	6858      	ldr	r0, [r3, #4]
 800af44:	68fb      	ldr	r3, [r7, #12]
 800af46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800af48:	461a      	mov	r2, r3
 800af4a:	68b9      	ldr	r1, [r7, #8]
 800af4c:	f002 fe10 	bl	800db70 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800af50:	68fb      	ldr	r3, [r7, #12]
 800af52:	685a      	ldr	r2, [r3, #4]
 800af54:	68fb      	ldr	r3, [r7, #12]
 800af56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800af58:	441a      	add	r2, r3
 800af5a:	68fb      	ldr	r3, [r7, #12]
 800af5c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800af5e:	68fb      	ldr	r3, [r7, #12]
 800af60:	685a      	ldr	r2, [r3, #4]
 800af62:	68fb      	ldr	r3, [r7, #12]
 800af64:	689b      	ldr	r3, [r3, #8]
 800af66:	429a      	cmp	r2, r3
 800af68:	d32b      	bcc.n	800afc2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800af6a:	68fb      	ldr	r3, [r7, #12]
 800af6c:	681a      	ldr	r2, [r3, #0]
 800af6e:	68fb      	ldr	r3, [r7, #12]
 800af70:	605a      	str	r2, [r3, #4]
 800af72:	e026      	b.n	800afc2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800af74:	68fb      	ldr	r3, [r7, #12]
 800af76:	68d8      	ldr	r0, [r3, #12]
 800af78:	68fb      	ldr	r3, [r7, #12]
 800af7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800af7c:	461a      	mov	r2, r3
 800af7e:	68b9      	ldr	r1, [r7, #8]
 800af80:	f002 fdf6 	bl	800db70 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800af84:	68fb      	ldr	r3, [r7, #12]
 800af86:	68da      	ldr	r2, [r3, #12]
 800af88:	68fb      	ldr	r3, [r7, #12]
 800af8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800af8c:	425b      	negs	r3, r3
 800af8e:	441a      	add	r2, r3
 800af90:	68fb      	ldr	r3, [r7, #12]
 800af92:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800af94:	68fb      	ldr	r3, [r7, #12]
 800af96:	68da      	ldr	r2, [r3, #12]
 800af98:	68fb      	ldr	r3, [r7, #12]
 800af9a:	681b      	ldr	r3, [r3, #0]
 800af9c:	429a      	cmp	r2, r3
 800af9e:	d207      	bcs.n	800afb0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800afa0:	68fb      	ldr	r3, [r7, #12]
 800afa2:	689a      	ldr	r2, [r3, #8]
 800afa4:	68fb      	ldr	r3, [r7, #12]
 800afa6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800afa8:	425b      	negs	r3, r3
 800afaa:	441a      	add	r2, r3
 800afac:	68fb      	ldr	r3, [r7, #12]
 800afae:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800afb0:	687b      	ldr	r3, [r7, #4]
 800afb2:	2b02      	cmp	r3, #2
 800afb4:	d105      	bne.n	800afc2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800afb6:	693b      	ldr	r3, [r7, #16]
 800afb8:	2b00      	cmp	r3, #0
 800afba:	d002      	beq.n	800afc2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800afbc:	693b      	ldr	r3, [r7, #16]
 800afbe:	3b01      	subs	r3, #1
 800afc0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800afc2:	693b      	ldr	r3, [r7, #16]
 800afc4:	1c5a      	adds	r2, r3, #1
 800afc6:	68fb      	ldr	r3, [r7, #12]
 800afc8:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800afca:	697b      	ldr	r3, [r7, #20]
}
 800afcc:	4618      	mov	r0, r3
 800afce:	3718      	adds	r7, #24
 800afd0:	46bd      	mov	sp, r7
 800afd2:	bd80      	pop	{r7, pc}

0800afd4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800afd4:	b580      	push	{r7, lr}
 800afd6:	b082      	sub	sp, #8
 800afd8:	af00      	add	r7, sp, #0
 800afda:	6078      	str	r0, [r7, #4]
 800afdc:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800afde:	687b      	ldr	r3, [r7, #4]
 800afe0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800afe2:	2b00      	cmp	r3, #0
 800afe4:	d018      	beq.n	800b018 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800afe6:	687b      	ldr	r3, [r7, #4]
 800afe8:	68da      	ldr	r2, [r3, #12]
 800afea:	687b      	ldr	r3, [r7, #4]
 800afec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800afee:	441a      	add	r2, r3
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800aff4:	687b      	ldr	r3, [r7, #4]
 800aff6:	68da      	ldr	r2, [r3, #12]
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	689b      	ldr	r3, [r3, #8]
 800affc:	429a      	cmp	r2, r3
 800affe:	d303      	bcc.n	800b008 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800b000:	687b      	ldr	r3, [r7, #4]
 800b002:	681a      	ldr	r2, [r3, #0]
 800b004:	687b      	ldr	r3, [r7, #4]
 800b006:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	68d9      	ldr	r1, [r3, #12]
 800b00c:	687b      	ldr	r3, [r7, #4]
 800b00e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b010:	461a      	mov	r2, r3
 800b012:	6838      	ldr	r0, [r7, #0]
 800b014:	f002 fdac 	bl	800db70 <memcpy>
	}
}
 800b018:	bf00      	nop
 800b01a:	3708      	adds	r7, #8
 800b01c:	46bd      	mov	sp, r7
 800b01e:	bd80      	pop	{r7, pc}

0800b020 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800b020:	b580      	push	{r7, lr}
 800b022:	b084      	sub	sp, #16
 800b024:	af00      	add	r7, sp, #0
 800b026:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800b028:	f001 fd54 	bl	800cad4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b032:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b034:	e011      	b.n	800b05a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b036:	687b      	ldr	r3, [r7, #4]
 800b038:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b03a:	2b00      	cmp	r3, #0
 800b03c:	d012      	beq.n	800b064 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b03e:	687b      	ldr	r3, [r7, #4]
 800b040:	3324      	adds	r3, #36	; 0x24
 800b042:	4618      	mov	r0, r3
 800b044:	f000 fe30 	bl	800bca8 <xTaskRemoveFromEventList>
 800b048:	4603      	mov	r3, r0
 800b04a:	2b00      	cmp	r3, #0
 800b04c:	d001      	beq.n	800b052 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800b04e:	f000 ff07 	bl	800be60 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800b052:	7bfb      	ldrb	r3, [r7, #15]
 800b054:	3b01      	subs	r3, #1
 800b056:	b2db      	uxtb	r3, r3
 800b058:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b05a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b05e:	2b00      	cmp	r3, #0
 800b060:	dce9      	bgt.n	800b036 <prvUnlockQueue+0x16>
 800b062:	e000      	b.n	800b066 <prvUnlockQueue+0x46>
					break;
 800b064:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800b066:	687b      	ldr	r3, [r7, #4]
 800b068:	22ff      	movs	r2, #255	; 0xff
 800b06a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800b06e:	f001 fd61 	bl	800cb34 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800b072:	f001 fd2f 	bl	800cad4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800b076:	687b      	ldr	r3, [r7, #4]
 800b078:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b07c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b07e:	e011      	b.n	800b0a4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	691b      	ldr	r3, [r3, #16]
 800b084:	2b00      	cmp	r3, #0
 800b086:	d012      	beq.n	800b0ae <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	3310      	adds	r3, #16
 800b08c:	4618      	mov	r0, r3
 800b08e:	f000 fe0b 	bl	800bca8 <xTaskRemoveFromEventList>
 800b092:	4603      	mov	r3, r0
 800b094:	2b00      	cmp	r3, #0
 800b096:	d001      	beq.n	800b09c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800b098:	f000 fee2 	bl	800be60 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800b09c:	7bbb      	ldrb	r3, [r7, #14]
 800b09e:	3b01      	subs	r3, #1
 800b0a0:	b2db      	uxtb	r3, r3
 800b0a2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b0a4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b0a8:	2b00      	cmp	r3, #0
 800b0aa:	dce9      	bgt.n	800b080 <prvUnlockQueue+0x60>
 800b0ac:	e000      	b.n	800b0b0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800b0ae:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800b0b0:	687b      	ldr	r3, [r7, #4]
 800b0b2:	22ff      	movs	r2, #255	; 0xff
 800b0b4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800b0b8:	f001 fd3c 	bl	800cb34 <vPortExitCritical>
}
 800b0bc:	bf00      	nop
 800b0be:	3710      	adds	r7, #16
 800b0c0:	46bd      	mov	sp, r7
 800b0c2:	bd80      	pop	{r7, pc}

0800b0c4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800b0c4:	b580      	push	{r7, lr}
 800b0c6:	b084      	sub	sp, #16
 800b0c8:	af00      	add	r7, sp, #0
 800b0ca:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b0cc:	f001 fd02 	bl	800cad4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800b0d0:	687b      	ldr	r3, [r7, #4]
 800b0d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b0d4:	2b00      	cmp	r3, #0
 800b0d6:	d102      	bne.n	800b0de <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800b0d8:	2301      	movs	r3, #1
 800b0da:	60fb      	str	r3, [r7, #12]
 800b0dc:	e001      	b.n	800b0e2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800b0de:	2300      	movs	r3, #0
 800b0e0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b0e2:	f001 fd27 	bl	800cb34 <vPortExitCritical>

	return xReturn;
 800b0e6:	68fb      	ldr	r3, [r7, #12]
}
 800b0e8:	4618      	mov	r0, r3
 800b0ea:	3710      	adds	r7, #16
 800b0ec:	46bd      	mov	sp, r7
 800b0ee:	bd80      	pop	{r7, pc}

0800b0f0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800b0f0:	b580      	push	{r7, lr}
 800b0f2:	b084      	sub	sp, #16
 800b0f4:	af00      	add	r7, sp, #0
 800b0f6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b0f8:	f001 fcec 	bl	800cad4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800b0fc:	687b      	ldr	r3, [r7, #4]
 800b0fe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b100:	687b      	ldr	r3, [r7, #4]
 800b102:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b104:	429a      	cmp	r2, r3
 800b106:	d102      	bne.n	800b10e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800b108:	2301      	movs	r3, #1
 800b10a:	60fb      	str	r3, [r7, #12]
 800b10c:	e001      	b.n	800b112 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800b10e:	2300      	movs	r3, #0
 800b110:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b112:	f001 fd0f 	bl	800cb34 <vPortExitCritical>

	return xReturn;
 800b116:	68fb      	ldr	r3, [r7, #12]
}
 800b118:	4618      	mov	r0, r3
 800b11a:	3710      	adds	r7, #16
 800b11c:	46bd      	mov	sp, r7
 800b11e:	bd80      	pop	{r7, pc}

0800b120 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800b120:	b480      	push	{r7}
 800b122:	b085      	sub	sp, #20
 800b124:	af00      	add	r7, sp, #0
 800b126:	6078      	str	r0, [r7, #4]
 800b128:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b12a:	2300      	movs	r3, #0
 800b12c:	60fb      	str	r3, [r7, #12]
 800b12e:	e014      	b.n	800b15a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800b130:	4a0f      	ldr	r2, [pc, #60]	; (800b170 <vQueueAddToRegistry+0x50>)
 800b132:	68fb      	ldr	r3, [r7, #12]
 800b134:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800b138:	2b00      	cmp	r3, #0
 800b13a:	d10b      	bne.n	800b154 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800b13c:	490c      	ldr	r1, [pc, #48]	; (800b170 <vQueueAddToRegistry+0x50>)
 800b13e:	68fb      	ldr	r3, [r7, #12]
 800b140:	683a      	ldr	r2, [r7, #0]
 800b142:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800b146:	4a0a      	ldr	r2, [pc, #40]	; (800b170 <vQueueAddToRegistry+0x50>)
 800b148:	68fb      	ldr	r3, [r7, #12]
 800b14a:	00db      	lsls	r3, r3, #3
 800b14c:	4413      	add	r3, r2
 800b14e:	687a      	ldr	r2, [r7, #4]
 800b150:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800b152:	e006      	b.n	800b162 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b154:	68fb      	ldr	r3, [r7, #12]
 800b156:	3301      	adds	r3, #1
 800b158:	60fb      	str	r3, [r7, #12]
 800b15a:	68fb      	ldr	r3, [r7, #12]
 800b15c:	2b07      	cmp	r3, #7
 800b15e:	d9e7      	bls.n	800b130 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800b160:	bf00      	nop
 800b162:	bf00      	nop
 800b164:	3714      	adds	r7, #20
 800b166:	46bd      	mov	sp, r7
 800b168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b16c:	4770      	bx	lr
 800b16e:	bf00      	nop
 800b170:	2000147c 	.word	0x2000147c

0800b174 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800b174:	b580      	push	{r7, lr}
 800b176:	b086      	sub	sp, #24
 800b178:	af00      	add	r7, sp, #0
 800b17a:	60f8      	str	r0, [r7, #12]
 800b17c:	60b9      	str	r1, [r7, #8]
 800b17e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800b180:	68fb      	ldr	r3, [r7, #12]
 800b182:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800b184:	f001 fca6 	bl	800cad4 <vPortEnterCritical>
 800b188:	697b      	ldr	r3, [r7, #20]
 800b18a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b18e:	b25b      	sxtb	r3, r3
 800b190:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b194:	d103      	bne.n	800b19e <vQueueWaitForMessageRestricted+0x2a>
 800b196:	697b      	ldr	r3, [r7, #20]
 800b198:	2200      	movs	r2, #0
 800b19a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b19e:	697b      	ldr	r3, [r7, #20]
 800b1a0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b1a4:	b25b      	sxtb	r3, r3
 800b1a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b1aa:	d103      	bne.n	800b1b4 <vQueueWaitForMessageRestricted+0x40>
 800b1ac:	697b      	ldr	r3, [r7, #20]
 800b1ae:	2200      	movs	r2, #0
 800b1b0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b1b4:	f001 fcbe 	bl	800cb34 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800b1b8:	697b      	ldr	r3, [r7, #20]
 800b1ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b1bc:	2b00      	cmp	r3, #0
 800b1be:	d106      	bne.n	800b1ce <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800b1c0:	697b      	ldr	r3, [r7, #20]
 800b1c2:	3324      	adds	r3, #36	; 0x24
 800b1c4:	687a      	ldr	r2, [r7, #4]
 800b1c6:	68b9      	ldr	r1, [r7, #8]
 800b1c8:	4618      	mov	r0, r3
 800b1ca:	f000 fd41 	bl	800bc50 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800b1ce:	6978      	ldr	r0, [r7, #20]
 800b1d0:	f7ff ff26 	bl	800b020 <prvUnlockQueue>
	}
 800b1d4:	bf00      	nop
 800b1d6:	3718      	adds	r7, #24
 800b1d8:	46bd      	mov	sp, r7
 800b1da:	bd80      	pop	{r7, pc}

0800b1dc <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800b1dc:	b580      	push	{r7, lr}
 800b1de:	b08e      	sub	sp, #56	; 0x38
 800b1e0:	af04      	add	r7, sp, #16
 800b1e2:	60f8      	str	r0, [r7, #12]
 800b1e4:	60b9      	str	r1, [r7, #8]
 800b1e6:	607a      	str	r2, [r7, #4]
 800b1e8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800b1ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b1ec:	2b00      	cmp	r3, #0
 800b1ee:	d10a      	bne.n	800b206 <xTaskCreateStatic+0x2a>
	__asm volatile
 800b1f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b1f4:	f383 8811 	msr	BASEPRI, r3
 800b1f8:	f3bf 8f6f 	isb	sy
 800b1fc:	f3bf 8f4f 	dsb	sy
 800b200:	623b      	str	r3, [r7, #32]
}
 800b202:	bf00      	nop
 800b204:	e7fe      	b.n	800b204 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800b206:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b208:	2b00      	cmp	r3, #0
 800b20a:	d10a      	bne.n	800b222 <xTaskCreateStatic+0x46>
	__asm volatile
 800b20c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b210:	f383 8811 	msr	BASEPRI, r3
 800b214:	f3bf 8f6f 	isb	sy
 800b218:	f3bf 8f4f 	dsb	sy
 800b21c:	61fb      	str	r3, [r7, #28]
}
 800b21e:	bf00      	nop
 800b220:	e7fe      	b.n	800b220 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800b222:	236c      	movs	r3, #108	; 0x6c
 800b224:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800b226:	693b      	ldr	r3, [r7, #16]
 800b228:	2b6c      	cmp	r3, #108	; 0x6c
 800b22a:	d00a      	beq.n	800b242 <xTaskCreateStatic+0x66>
	__asm volatile
 800b22c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b230:	f383 8811 	msr	BASEPRI, r3
 800b234:	f3bf 8f6f 	isb	sy
 800b238:	f3bf 8f4f 	dsb	sy
 800b23c:	61bb      	str	r3, [r7, #24]
}
 800b23e:	bf00      	nop
 800b240:	e7fe      	b.n	800b240 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800b242:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800b244:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b246:	2b00      	cmp	r3, #0
 800b248:	d01e      	beq.n	800b288 <xTaskCreateStatic+0xac>
 800b24a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b24c:	2b00      	cmp	r3, #0
 800b24e:	d01b      	beq.n	800b288 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b250:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b252:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800b254:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b256:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b258:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800b25a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b25c:	2202      	movs	r2, #2
 800b25e:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800b262:	2300      	movs	r3, #0
 800b264:	9303      	str	r3, [sp, #12]
 800b266:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b268:	9302      	str	r3, [sp, #8]
 800b26a:	f107 0314 	add.w	r3, r7, #20
 800b26e:	9301      	str	r3, [sp, #4]
 800b270:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b272:	9300      	str	r3, [sp, #0]
 800b274:	683b      	ldr	r3, [r7, #0]
 800b276:	687a      	ldr	r2, [r7, #4]
 800b278:	68b9      	ldr	r1, [r7, #8]
 800b27a:	68f8      	ldr	r0, [r7, #12]
 800b27c:	f000 f850 	bl	800b320 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b280:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800b282:	f000 f8dd 	bl	800b440 <prvAddNewTaskToReadyList>
 800b286:	e001      	b.n	800b28c <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800b288:	2300      	movs	r3, #0
 800b28a:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800b28c:	697b      	ldr	r3, [r7, #20]
	}
 800b28e:	4618      	mov	r0, r3
 800b290:	3728      	adds	r7, #40	; 0x28
 800b292:	46bd      	mov	sp, r7
 800b294:	bd80      	pop	{r7, pc}

0800b296 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800b296:	b580      	push	{r7, lr}
 800b298:	b08c      	sub	sp, #48	; 0x30
 800b29a:	af04      	add	r7, sp, #16
 800b29c:	60f8      	str	r0, [r7, #12]
 800b29e:	60b9      	str	r1, [r7, #8]
 800b2a0:	603b      	str	r3, [r7, #0]
 800b2a2:	4613      	mov	r3, r2
 800b2a4:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800b2a6:	88fb      	ldrh	r3, [r7, #6]
 800b2a8:	009b      	lsls	r3, r3, #2
 800b2aa:	4618      	mov	r0, r3
 800b2ac:	f001 fd34 	bl	800cd18 <pvPortMalloc>
 800b2b0:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800b2b2:	697b      	ldr	r3, [r7, #20]
 800b2b4:	2b00      	cmp	r3, #0
 800b2b6:	d00e      	beq.n	800b2d6 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800b2b8:	206c      	movs	r0, #108	; 0x6c
 800b2ba:	f001 fd2d 	bl	800cd18 <pvPortMalloc>
 800b2be:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800b2c0:	69fb      	ldr	r3, [r7, #28]
 800b2c2:	2b00      	cmp	r3, #0
 800b2c4:	d003      	beq.n	800b2ce <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800b2c6:	69fb      	ldr	r3, [r7, #28]
 800b2c8:	697a      	ldr	r2, [r7, #20]
 800b2ca:	631a      	str	r2, [r3, #48]	; 0x30
 800b2cc:	e005      	b.n	800b2da <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800b2ce:	6978      	ldr	r0, [r7, #20]
 800b2d0:	f001 fdee 	bl	800ceb0 <vPortFree>
 800b2d4:	e001      	b.n	800b2da <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800b2d6:	2300      	movs	r3, #0
 800b2d8:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800b2da:	69fb      	ldr	r3, [r7, #28]
 800b2dc:	2b00      	cmp	r3, #0
 800b2de:	d017      	beq.n	800b310 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800b2e0:	69fb      	ldr	r3, [r7, #28]
 800b2e2:	2200      	movs	r2, #0
 800b2e4:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800b2e8:	88fa      	ldrh	r2, [r7, #6]
 800b2ea:	2300      	movs	r3, #0
 800b2ec:	9303      	str	r3, [sp, #12]
 800b2ee:	69fb      	ldr	r3, [r7, #28]
 800b2f0:	9302      	str	r3, [sp, #8]
 800b2f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b2f4:	9301      	str	r3, [sp, #4]
 800b2f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b2f8:	9300      	str	r3, [sp, #0]
 800b2fa:	683b      	ldr	r3, [r7, #0]
 800b2fc:	68b9      	ldr	r1, [r7, #8]
 800b2fe:	68f8      	ldr	r0, [r7, #12]
 800b300:	f000 f80e 	bl	800b320 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b304:	69f8      	ldr	r0, [r7, #28]
 800b306:	f000 f89b 	bl	800b440 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800b30a:	2301      	movs	r3, #1
 800b30c:	61bb      	str	r3, [r7, #24]
 800b30e:	e002      	b.n	800b316 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800b310:	f04f 33ff 	mov.w	r3, #4294967295
 800b314:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800b316:	69bb      	ldr	r3, [r7, #24]
	}
 800b318:	4618      	mov	r0, r3
 800b31a:	3720      	adds	r7, #32
 800b31c:	46bd      	mov	sp, r7
 800b31e:	bd80      	pop	{r7, pc}

0800b320 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800b320:	b580      	push	{r7, lr}
 800b322:	b088      	sub	sp, #32
 800b324:	af00      	add	r7, sp, #0
 800b326:	60f8      	str	r0, [r7, #12]
 800b328:	60b9      	str	r1, [r7, #8]
 800b32a:	607a      	str	r2, [r7, #4]
 800b32c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800b32e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b330:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800b332:	687b      	ldr	r3, [r7, #4]
 800b334:	009b      	lsls	r3, r3, #2
 800b336:	461a      	mov	r2, r3
 800b338:	21a5      	movs	r1, #165	; 0xa5
 800b33a:	f002 fc27 	bl	800db8c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800b33e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b340:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b342:	687b      	ldr	r3, [r7, #4]
 800b344:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800b348:	3b01      	subs	r3, #1
 800b34a:	009b      	lsls	r3, r3, #2
 800b34c:	4413      	add	r3, r2
 800b34e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800b350:	69bb      	ldr	r3, [r7, #24]
 800b352:	f023 0307 	bic.w	r3, r3, #7
 800b356:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800b358:	69bb      	ldr	r3, [r7, #24]
 800b35a:	f003 0307 	and.w	r3, r3, #7
 800b35e:	2b00      	cmp	r3, #0
 800b360:	d00a      	beq.n	800b378 <prvInitialiseNewTask+0x58>
	__asm volatile
 800b362:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b366:	f383 8811 	msr	BASEPRI, r3
 800b36a:	f3bf 8f6f 	isb	sy
 800b36e:	f3bf 8f4f 	dsb	sy
 800b372:	617b      	str	r3, [r7, #20]
}
 800b374:	bf00      	nop
 800b376:	e7fe      	b.n	800b376 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800b378:	68bb      	ldr	r3, [r7, #8]
 800b37a:	2b00      	cmp	r3, #0
 800b37c:	d01f      	beq.n	800b3be <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b37e:	2300      	movs	r3, #0
 800b380:	61fb      	str	r3, [r7, #28]
 800b382:	e012      	b.n	800b3aa <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800b384:	68ba      	ldr	r2, [r7, #8]
 800b386:	69fb      	ldr	r3, [r7, #28]
 800b388:	4413      	add	r3, r2
 800b38a:	7819      	ldrb	r1, [r3, #0]
 800b38c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b38e:	69fb      	ldr	r3, [r7, #28]
 800b390:	4413      	add	r3, r2
 800b392:	3334      	adds	r3, #52	; 0x34
 800b394:	460a      	mov	r2, r1
 800b396:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800b398:	68ba      	ldr	r2, [r7, #8]
 800b39a:	69fb      	ldr	r3, [r7, #28]
 800b39c:	4413      	add	r3, r2
 800b39e:	781b      	ldrb	r3, [r3, #0]
 800b3a0:	2b00      	cmp	r3, #0
 800b3a2:	d006      	beq.n	800b3b2 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b3a4:	69fb      	ldr	r3, [r7, #28]
 800b3a6:	3301      	adds	r3, #1
 800b3a8:	61fb      	str	r3, [r7, #28]
 800b3aa:	69fb      	ldr	r3, [r7, #28]
 800b3ac:	2b1d      	cmp	r3, #29
 800b3ae:	d9e9      	bls.n	800b384 <prvInitialiseNewTask+0x64>
 800b3b0:	e000      	b.n	800b3b4 <prvInitialiseNewTask+0x94>
			{
				break;
 800b3b2:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800b3b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b3b6:	2200      	movs	r2, #0
 800b3b8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
 800b3bc:	e003      	b.n	800b3c6 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800b3be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b3c0:	2200      	movs	r2, #0
 800b3c2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800b3c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b3c8:	2b37      	cmp	r3, #55	; 0x37
 800b3ca:	d901      	bls.n	800b3d0 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800b3cc:	2337      	movs	r3, #55	; 0x37
 800b3ce:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800b3d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b3d2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b3d4:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800b3d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b3d8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b3da:	65da      	str	r2, [r3, #92]	; 0x5c
		pxNewTCB->uxMutexesHeld = 0;
 800b3dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b3de:	2200      	movs	r2, #0
 800b3e0:	661a      	str	r2, [r3, #96]	; 0x60
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800b3e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b3e4:	3304      	adds	r3, #4
 800b3e6:	4618      	mov	r0, r3
 800b3e8:	f7ff f93e 	bl	800a668 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800b3ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b3ee:	3318      	adds	r3, #24
 800b3f0:	4618      	mov	r0, r3
 800b3f2:	f7ff f939 	bl	800a668 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800b3f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b3f8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b3fa:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b3fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b3fe:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800b402:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b404:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800b406:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b408:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b40a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800b40c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b40e:	2200      	movs	r2, #0
 800b410:	665a      	str	r2, [r3, #100]	; 0x64
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800b412:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b414:	2200      	movs	r2, #0
 800b416:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800b41a:	683a      	ldr	r2, [r7, #0]
 800b41c:	68f9      	ldr	r1, [r7, #12]
 800b41e:	69b8      	ldr	r0, [r7, #24]
 800b420:	f001 fa2e 	bl	800c880 <pxPortInitialiseStack>
 800b424:	4602      	mov	r2, r0
 800b426:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b428:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800b42a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b42c:	2b00      	cmp	r3, #0
 800b42e:	d002      	beq.n	800b436 <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800b430:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b432:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b434:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b436:	bf00      	nop
 800b438:	3720      	adds	r7, #32
 800b43a:	46bd      	mov	sp, r7
 800b43c:	bd80      	pop	{r7, pc}
	...

0800b440 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800b440:	b580      	push	{r7, lr}
 800b442:	b082      	sub	sp, #8
 800b444:	af00      	add	r7, sp, #0
 800b446:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800b448:	f001 fb44 	bl	800cad4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800b44c:	4b2d      	ldr	r3, [pc, #180]	; (800b504 <prvAddNewTaskToReadyList+0xc4>)
 800b44e:	681b      	ldr	r3, [r3, #0]
 800b450:	3301      	adds	r3, #1
 800b452:	4a2c      	ldr	r2, [pc, #176]	; (800b504 <prvAddNewTaskToReadyList+0xc4>)
 800b454:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800b456:	4b2c      	ldr	r3, [pc, #176]	; (800b508 <prvAddNewTaskToReadyList+0xc8>)
 800b458:	681b      	ldr	r3, [r3, #0]
 800b45a:	2b00      	cmp	r3, #0
 800b45c:	d109      	bne.n	800b472 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800b45e:	4a2a      	ldr	r2, [pc, #168]	; (800b508 <prvAddNewTaskToReadyList+0xc8>)
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800b464:	4b27      	ldr	r3, [pc, #156]	; (800b504 <prvAddNewTaskToReadyList+0xc4>)
 800b466:	681b      	ldr	r3, [r3, #0]
 800b468:	2b01      	cmp	r3, #1
 800b46a:	d110      	bne.n	800b48e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800b46c:	f000 fd1c 	bl	800bea8 <prvInitialiseTaskLists>
 800b470:	e00d      	b.n	800b48e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800b472:	4b26      	ldr	r3, [pc, #152]	; (800b50c <prvAddNewTaskToReadyList+0xcc>)
 800b474:	681b      	ldr	r3, [r3, #0]
 800b476:	2b00      	cmp	r3, #0
 800b478:	d109      	bne.n	800b48e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800b47a:	4b23      	ldr	r3, [pc, #140]	; (800b508 <prvAddNewTaskToReadyList+0xc8>)
 800b47c:	681b      	ldr	r3, [r3, #0]
 800b47e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b480:	687b      	ldr	r3, [r7, #4]
 800b482:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b484:	429a      	cmp	r2, r3
 800b486:	d802      	bhi.n	800b48e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800b488:	4a1f      	ldr	r2, [pc, #124]	; (800b508 <prvAddNewTaskToReadyList+0xc8>)
 800b48a:	687b      	ldr	r3, [r7, #4]
 800b48c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800b48e:	4b20      	ldr	r3, [pc, #128]	; (800b510 <prvAddNewTaskToReadyList+0xd0>)
 800b490:	681b      	ldr	r3, [r3, #0]
 800b492:	3301      	adds	r3, #1
 800b494:	4a1e      	ldr	r2, [pc, #120]	; (800b510 <prvAddNewTaskToReadyList+0xd0>)
 800b496:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800b498:	4b1d      	ldr	r3, [pc, #116]	; (800b510 <prvAddNewTaskToReadyList+0xd0>)
 800b49a:	681a      	ldr	r2, [r3, #0]
 800b49c:	687b      	ldr	r3, [r7, #4]
 800b49e:	655a      	str	r2, [r3, #84]	; 0x54
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800b4a0:	687b      	ldr	r3, [r7, #4]
 800b4a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b4a4:	4b1b      	ldr	r3, [pc, #108]	; (800b514 <prvAddNewTaskToReadyList+0xd4>)
 800b4a6:	681b      	ldr	r3, [r3, #0]
 800b4a8:	429a      	cmp	r2, r3
 800b4aa:	d903      	bls.n	800b4b4 <prvAddNewTaskToReadyList+0x74>
 800b4ac:	687b      	ldr	r3, [r7, #4]
 800b4ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b4b0:	4a18      	ldr	r2, [pc, #96]	; (800b514 <prvAddNewTaskToReadyList+0xd4>)
 800b4b2:	6013      	str	r3, [r2, #0]
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b4b8:	4613      	mov	r3, r2
 800b4ba:	009b      	lsls	r3, r3, #2
 800b4bc:	4413      	add	r3, r2
 800b4be:	009b      	lsls	r3, r3, #2
 800b4c0:	4a15      	ldr	r2, [pc, #84]	; (800b518 <prvAddNewTaskToReadyList+0xd8>)
 800b4c2:	441a      	add	r2, r3
 800b4c4:	687b      	ldr	r3, [r7, #4]
 800b4c6:	3304      	adds	r3, #4
 800b4c8:	4619      	mov	r1, r3
 800b4ca:	4610      	mov	r0, r2
 800b4cc:	f7ff f8d9 	bl	800a682 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800b4d0:	f001 fb30 	bl	800cb34 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800b4d4:	4b0d      	ldr	r3, [pc, #52]	; (800b50c <prvAddNewTaskToReadyList+0xcc>)
 800b4d6:	681b      	ldr	r3, [r3, #0]
 800b4d8:	2b00      	cmp	r3, #0
 800b4da:	d00e      	beq.n	800b4fa <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800b4dc:	4b0a      	ldr	r3, [pc, #40]	; (800b508 <prvAddNewTaskToReadyList+0xc8>)
 800b4de:	681b      	ldr	r3, [r3, #0]
 800b4e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b4e2:	687b      	ldr	r3, [r7, #4]
 800b4e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b4e6:	429a      	cmp	r2, r3
 800b4e8:	d207      	bcs.n	800b4fa <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800b4ea:	4b0c      	ldr	r3, [pc, #48]	; (800b51c <prvAddNewTaskToReadyList+0xdc>)
 800b4ec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b4f0:	601a      	str	r2, [r3, #0]
 800b4f2:	f3bf 8f4f 	dsb	sy
 800b4f6:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b4fa:	bf00      	nop
 800b4fc:	3708      	adds	r7, #8
 800b4fe:	46bd      	mov	sp, r7
 800b500:	bd80      	pop	{r7, pc}
 800b502:	bf00      	nop
 800b504:	20001990 	.word	0x20001990
 800b508:	200014bc 	.word	0x200014bc
 800b50c:	2000199c 	.word	0x2000199c
 800b510:	200019ac 	.word	0x200019ac
 800b514:	20001998 	.word	0x20001998
 800b518:	200014c0 	.word	0x200014c0
 800b51c:	e000ed04 	.word	0xe000ed04

0800b520 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800b520:	b580      	push	{r7, lr}
 800b522:	b084      	sub	sp, #16
 800b524:	af00      	add	r7, sp, #0
 800b526:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800b528:	2300      	movs	r3, #0
 800b52a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800b52c:	687b      	ldr	r3, [r7, #4]
 800b52e:	2b00      	cmp	r3, #0
 800b530:	d017      	beq.n	800b562 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800b532:	4b13      	ldr	r3, [pc, #76]	; (800b580 <vTaskDelay+0x60>)
 800b534:	681b      	ldr	r3, [r3, #0]
 800b536:	2b00      	cmp	r3, #0
 800b538:	d00a      	beq.n	800b550 <vTaskDelay+0x30>
	__asm volatile
 800b53a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b53e:	f383 8811 	msr	BASEPRI, r3
 800b542:	f3bf 8f6f 	isb	sy
 800b546:	f3bf 8f4f 	dsb	sy
 800b54a:	60bb      	str	r3, [r7, #8]
}
 800b54c:	bf00      	nop
 800b54e:	e7fe      	b.n	800b54e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800b550:	f000 f986 	bl	800b860 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800b554:	2100      	movs	r1, #0
 800b556:	6878      	ldr	r0, [r7, #4]
 800b558:	f000 fdf0 	bl	800c13c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800b55c:	f000 f98e 	bl	800b87c <xTaskResumeAll>
 800b560:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800b562:	68fb      	ldr	r3, [r7, #12]
 800b564:	2b00      	cmp	r3, #0
 800b566:	d107      	bne.n	800b578 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800b568:	4b06      	ldr	r3, [pc, #24]	; (800b584 <vTaskDelay+0x64>)
 800b56a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b56e:	601a      	str	r2, [r3, #0]
 800b570:	f3bf 8f4f 	dsb	sy
 800b574:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b578:	bf00      	nop
 800b57a:	3710      	adds	r7, #16
 800b57c:	46bd      	mov	sp, r7
 800b57e:	bd80      	pop	{r7, pc}
 800b580:	200019b8 	.word	0x200019b8
 800b584:	e000ed04 	.word	0xe000ed04

0800b588 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 800b588:	b580      	push	{r7, lr}
 800b58a:	b084      	sub	sp, #16
 800b58c:	af00      	add	r7, sp, #0
 800b58e:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 800b590:	f001 faa0 	bl	800cad4 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 800b594:	687b      	ldr	r3, [r7, #4]
 800b596:	2b00      	cmp	r3, #0
 800b598:	d102      	bne.n	800b5a0 <vTaskSuspend+0x18>
 800b59a:	4b30      	ldr	r3, [pc, #192]	; (800b65c <vTaskSuspend+0xd4>)
 800b59c:	681b      	ldr	r3, [r3, #0]
 800b59e:	e000      	b.n	800b5a2 <vTaskSuspend+0x1a>
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b5a4:	68fb      	ldr	r3, [r7, #12]
 800b5a6:	3304      	adds	r3, #4
 800b5a8:	4618      	mov	r0, r3
 800b5aa:	f7ff f8c7 	bl	800a73c <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800b5ae:	68fb      	ldr	r3, [r7, #12]
 800b5b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b5b2:	2b00      	cmp	r3, #0
 800b5b4:	d004      	beq.n	800b5c0 <vTaskSuspend+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b5b6:	68fb      	ldr	r3, [r7, #12]
 800b5b8:	3318      	adds	r3, #24
 800b5ba:	4618      	mov	r0, r3
 800b5bc:	f7ff f8be 	bl	800a73c <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 800b5c0:	68fb      	ldr	r3, [r7, #12]
 800b5c2:	3304      	adds	r3, #4
 800b5c4:	4619      	mov	r1, r3
 800b5c6:	4826      	ldr	r0, [pc, #152]	; (800b660 <vTaskSuspend+0xd8>)
 800b5c8:	f7ff f85b 	bl	800a682 <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 800b5cc:	68fb      	ldr	r3, [r7, #12]
 800b5ce:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 800b5d2:	b2db      	uxtb	r3, r3
 800b5d4:	2b01      	cmp	r3, #1
 800b5d6:	d103      	bne.n	800b5e0 <vTaskSuspend+0x58>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800b5d8:	68fb      	ldr	r3, [r7, #12]
 800b5da:	2200      	movs	r2, #0
 800b5dc:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 800b5e0:	f001 faa8 	bl	800cb34 <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 800b5e4:	4b1f      	ldr	r3, [pc, #124]	; (800b664 <vTaskSuspend+0xdc>)
 800b5e6:	681b      	ldr	r3, [r3, #0]
 800b5e8:	2b00      	cmp	r3, #0
 800b5ea:	d005      	beq.n	800b5f8 <vTaskSuspend+0x70>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 800b5ec:	f001 fa72 	bl	800cad4 <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 800b5f0:	f000 fcf8 	bl	800bfe4 <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 800b5f4:	f001 fa9e 	bl	800cb34 <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 800b5f8:	4b18      	ldr	r3, [pc, #96]	; (800b65c <vTaskSuspend+0xd4>)
 800b5fa:	681b      	ldr	r3, [r3, #0]
 800b5fc:	68fa      	ldr	r2, [r7, #12]
 800b5fe:	429a      	cmp	r2, r3
 800b600:	d127      	bne.n	800b652 <vTaskSuspend+0xca>
		{
			if( xSchedulerRunning != pdFALSE )
 800b602:	4b18      	ldr	r3, [pc, #96]	; (800b664 <vTaskSuspend+0xdc>)
 800b604:	681b      	ldr	r3, [r3, #0]
 800b606:	2b00      	cmp	r3, #0
 800b608:	d017      	beq.n	800b63a <vTaskSuspend+0xb2>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 800b60a:	4b17      	ldr	r3, [pc, #92]	; (800b668 <vTaskSuspend+0xe0>)
 800b60c:	681b      	ldr	r3, [r3, #0]
 800b60e:	2b00      	cmp	r3, #0
 800b610:	d00a      	beq.n	800b628 <vTaskSuspend+0xa0>
	__asm volatile
 800b612:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b616:	f383 8811 	msr	BASEPRI, r3
 800b61a:	f3bf 8f6f 	isb	sy
 800b61e:	f3bf 8f4f 	dsb	sy
 800b622:	60bb      	str	r3, [r7, #8]
}
 800b624:	bf00      	nop
 800b626:	e7fe      	b.n	800b626 <vTaskSuspend+0x9e>
				portYIELD_WITHIN_API();
 800b628:	4b10      	ldr	r3, [pc, #64]	; (800b66c <vTaskSuspend+0xe4>)
 800b62a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b62e:	601a      	str	r2, [r3, #0]
 800b630:	f3bf 8f4f 	dsb	sy
 800b634:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b638:	e00b      	b.n	800b652 <vTaskSuspend+0xca>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 800b63a:	4b09      	ldr	r3, [pc, #36]	; (800b660 <vTaskSuspend+0xd8>)
 800b63c:	681a      	ldr	r2, [r3, #0]
 800b63e:	4b0c      	ldr	r3, [pc, #48]	; (800b670 <vTaskSuspend+0xe8>)
 800b640:	681b      	ldr	r3, [r3, #0]
 800b642:	429a      	cmp	r2, r3
 800b644:	d103      	bne.n	800b64e <vTaskSuspend+0xc6>
					pxCurrentTCB = NULL;
 800b646:	4b05      	ldr	r3, [pc, #20]	; (800b65c <vTaskSuspend+0xd4>)
 800b648:	2200      	movs	r2, #0
 800b64a:	601a      	str	r2, [r3, #0]
	}
 800b64c:	e001      	b.n	800b652 <vTaskSuspend+0xca>
					vTaskSwitchContext();
 800b64e:	f000 fa7d 	bl	800bb4c <vTaskSwitchContext>
	}
 800b652:	bf00      	nop
 800b654:	3710      	adds	r7, #16
 800b656:	46bd      	mov	sp, r7
 800b658:	bd80      	pop	{r7, pc}
 800b65a:	bf00      	nop
 800b65c:	200014bc 	.word	0x200014bc
 800b660:	2000197c 	.word	0x2000197c
 800b664:	2000199c 	.word	0x2000199c
 800b668:	200019b8 	.word	0x200019b8
 800b66c:	e000ed04 	.word	0xe000ed04
 800b670:	20001990 	.word	0x20001990

0800b674 <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
 800b674:	b480      	push	{r7}
 800b676:	b087      	sub	sp, #28
 800b678:	af00      	add	r7, sp, #0
 800b67a:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
 800b67c:	2300      	movs	r3, #0
 800b67e:	617b      	str	r3, [r7, #20]
	const TCB_t * const pxTCB = xTask;
 800b680:	687b      	ldr	r3, [r7, #4]
 800b682:	613b      	str	r3, [r7, #16]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
 800b684:	687b      	ldr	r3, [r7, #4]
 800b686:	2b00      	cmp	r3, #0
 800b688:	d10a      	bne.n	800b6a0 <prvTaskIsTaskSuspended+0x2c>
	__asm volatile
 800b68a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b68e:	f383 8811 	msr	BASEPRI, r3
 800b692:	f3bf 8f6f 	isb	sy
 800b696:	f3bf 8f4f 	dsb	sy
 800b69a:	60fb      	str	r3, [r7, #12]
}
 800b69c:	bf00      	nop
 800b69e:	e7fe      	b.n	800b69e <prvTaskIsTaskSuspended+0x2a>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 800b6a0:	693b      	ldr	r3, [r7, #16]
 800b6a2:	695b      	ldr	r3, [r3, #20]
 800b6a4:	4a0a      	ldr	r2, [pc, #40]	; (800b6d0 <prvTaskIsTaskSuspended+0x5c>)
 800b6a6:	4293      	cmp	r3, r2
 800b6a8:	d10a      	bne.n	800b6c0 <prvTaskIsTaskSuspended+0x4c>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 800b6aa:	693b      	ldr	r3, [r7, #16]
 800b6ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b6ae:	4a09      	ldr	r2, [pc, #36]	; (800b6d4 <prvTaskIsTaskSuspended+0x60>)
 800b6b0:	4293      	cmp	r3, r2
 800b6b2:	d005      	beq.n	800b6c0 <prvTaskIsTaskSuspended+0x4c>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 800b6b4:	693b      	ldr	r3, [r7, #16]
 800b6b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b6b8:	2b00      	cmp	r3, #0
 800b6ba:	d101      	bne.n	800b6c0 <prvTaskIsTaskSuspended+0x4c>
				{
					xReturn = pdTRUE;
 800b6bc:	2301      	movs	r3, #1
 800b6be:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b6c0:	697b      	ldr	r3, [r7, #20]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 800b6c2:	4618      	mov	r0, r3
 800b6c4:	371c      	adds	r7, #28
 800b6c6:	46bd      	mov	sp, r7
 800b6c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6cc:	4770      	bx	lr
 800b6ce:	bf00      	nop
 800b6d0:	2000197c 	.word	0x2000197c
 800b6d4:	20001950 	.word	0x20001950

0800b6d8 <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
 800b6d8:	b580      	push	{r7, lr}
 800b6da:	b084      	sub	sp, #16
 800b6dc:	af00      	add	r7, sp, #0
 800b6de:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = xTaskToResume;
 800b6e0:	687b      	ldr	r3, [r7, #4]
 800b6e2:	60fb      	str	r3, [r7, #12]

		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	2b00      	cmp	r3, #0
 800b6e8:	d10a      	bne.n	800b700 <vTaskResume+0x28>
	__asm volatile
 800b6ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b6ee:	f383 8811 	msr	BASEPRI, r3
 800b6f2:	f3bf 8f6f 	isb	sy
 800b6f6:	f3bf 8f4f 	dsb	sy
 800b6fa:	60bb      	str	r3, [r7, #8]
}
 800b6fc:	bf00      	nop
 800b6fe:	e7fe      	b.n	800b6fe <vTaskResume+0x26>

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != pxCurrentTCB ) && ( pxTCB != NULL ) )
 800b700:	4b20      	ldr	r3, [pc, #128]	; (800b784 <vTaskResume+0xac>)
 800b702:	681b      	ldr	r3, [r3, #0]
 800b704:	68fa      	ldr	r2, [r7, #12]
 800b706:	429a      	cmp	r2, r3
 800b708:	d038      	beq.n	800b77c <vTaskResume+0xa4>
 800b70a:	68fb      	ldr	r3, [r7, #12]
 800b70c:	2b00      	cmp	r3, #0
 800b70e:	d035      	beq.n	800b77c <vTaskResume+0xa4>
		{
			taskENTER_CRITICAL();
 800b710:	f001 f9e0 	bl	800cad4 <vPortEnterCritical>
			{
				if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 800b714:	68f8      	ldr	r0, [r7, #12]
 800b716:	f7ff ffad 	bl	800b674 <prvTaskIsTaskSuspended>
 800b71a:	4603      	mov	r3, r0
 800b71c:	2b00      	cmp	r3, #0
 800b71e:	d02b      	beq.n	800b778 <vTaskResume+0xa0>
				{
					traceTASK_RESUME( pxTCB );

					/* The ready list can be accessed even if the scheduler is
					suspended because this is inside a critical section. */
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
 800b720:	68fb      	ldr	r3, [r7, #12]
 800b722:	3304      	adds	r3, #4
 800b724:	4618      	mov	r0, r3
 800b726:	f7ff f809 	bl	800a73c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800b72a:	68fb      	ldr	r3, [r7, #12]
 800b72c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b72e:	4b16      	ldr	r3, [pc, #88]	; (800b788 <vTaskResume+0xb0>)
 800b730:	681b      	ldr	r3, [r3, #0]
 800b732:	429a      	cmp	r2, r3
 800b734:	d903      	bls.n	800b73e <vTaskResume+0x66>
 800b736:	68fb      	ldr	r3, [r7, #12]
 800b738:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b73a:	4a13      	ldr	r2, [pc, #76]	; (800b788 <vTaskResume+0xb0>)
 800b73c:	6013      	str	r3, [r2, #0]
 800b73e:	68fb      	ldr	r3, [r7, #12]
 800b740:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b742:	4613      	mov	r3, r2
 800b744:	009b      	lsls	r3, r3, #2
 800b746:	4413      	add	r3, r2
 800b748:	009b      	lsls	r3, r3, #2
 800b74a:	4a10      	ldr	r2, [pc, #64]	; (800b78c <vTaskResume+0xb4>)
 800b74c:	441a      	add	r2, r3
 800b74e:	68fb      	ldr	r3, [r7, #12]
 800b750:	3304      	adds	r3, #4
 800b752:	4619      	mov	r1, r3
 800b754:	4610      	mov	r0, r2
 800b756:	f7fe ff94 	bl	800a682 <vListInsertEnd>

					/* A higher priority task may have just been resumed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b75a:	68fb      	ldr	r3, [r7, #12]
 800b75c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b75e:	4b09      	ldr	r3, [pc, #36]	; (800b784 <vTaskResume+0xac>)
 800b760:	681b      	ldr	r3, [r3, #0]
 800b762:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b764:	429a      	cmp	r2, r3
 800b766:	d307      	bcc.n	800b778 <vTaskResume+0xa0>
					{
						/* This yield may not cause the task just resumed to run,
						but will leave the lists in the correct state for the
						next yield. */
						taskYIELD_IF_USING_PREEMPTION();
 800b768:	4b09      	ldr	r3, [pc, #36]	; (800b790 <vTaskResume+0xb8>)
 800b76a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b76e:	601a      	str	r2, [r3, #0]
 800b770:	f3bf 8f4f 	dsb	sy
 800b774:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
 800b778:	f001 f9dc 	bl	800cb34 <vPortExitCritical>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b77c:	bf00      	nop
 800b77e:	3710      	adds	r7, #16
 800b780:	46bd      	mov	sp, r7
 800b782:	bd80      	pop	{r7, pc}
 800b784:	200014bc 	.word	0x200014bc
 800b788:	20001998 	.word	0x20001998
 800b78c:	200014c0 	.word	0x200014c0
 800b790:	e000ed04 	.word	0xe000ed04

0800b794 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800b794:	b580      	push	{r7, lr}
 800b796:	b08a      	sub	sp, #40	; 0x28
 800b798:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800b79a:	2300      	movs	r3, #0
 800b79c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800b79e:	2300      	movs	r3, #0
 800b7a0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800b7a2:	463a      	mov	r2, r7
 800b7a4:	1d39      	adds	r1, r7, #4
 800b7a6:	f107 0308 	add.w	r3, r7, #8
 800b7aa:	4618      	mov	r0, r3
 800b7ac:	f7fe ff08 	bl	800a5c0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800b7b0:	6839      	ldr	r1, [r7, #0]
 800b7b2:	687b      	ldr	r3, [r7, #4]
 800b7b4:	68ba      	ldr	r2, [r7, #8]
 800b7b6:	9202      	str	r2, [sp, #8]
 800b7b8:	9301      	str	r3, [sp, #4]
 800b7ba:	2300      	movs	r3, #0
 800b7bc:	9300      	str	r3, [sp, #0]
 800b7be:	2300      	movs	r3, #0
 800b7c0:	460a      	mov	r2, r1
 800b7c2:	4921      	ldr	r1, [pc, #132]	; (800b848 <vTaskStartScheduler+0xb4>)
 800b7c4:	4821      	ldr	r0, [pc, #132]	; (800b84c <vTaskStartScheduler+0xb8>)
 800b7c6:	f7ff fd09 	bl	800b1dc <xTaskCreateStatic>
 800b7ca:	4603      	mov	r3, r0
 800b7cc:	4a20      	ldr	r2, [pc, #128]	; (800b850 <vTaskStartScheduler+0xbc>)
 800b7ce:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800b7d0:	4b1f      	ldr	r3, [pc, #124]	; (800b850 <vTaskStartScheduler+0xbc>)
 800b7d2:	681b      	ldr	r3, [r3, #0]
 800b7d4:	2b00      	cmp	r3, #0
 800b7d6:	d002      	beq.n	800b7de <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800b7d8:	2301      	movs	r3, #1
 800b7da:	617b      	str	r3, [r7, #20]
 800b7dc:	e001      	b.n	800b7e2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800b7de:	2300      	movs	r3, #0
 800b7e0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800b7e2:	697b      	ldr	r3, [r7, #20]
 800b7e4:	2b01      	cmp	r3, #1
 800b7e6:	d102      	bne.n	800b7ee <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800b7e8:	f000 fcfc 	bl	800c1e4 <xTimerCreateTimerTask>
 800b7ec:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800b7ee:	697b      	ldr	r3, [r7, #20]
 800b7f0:	2b01      	cmp	r3, #1
 800b7f2:	d116      	bne.n	800b822 <vTaskStartScheduler+0x8e>
	__asm volatile
 800b7f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7f8:	f383 8811 	msr	BASEPRI, r3
 800b7fc:	f3bf 8f6f 	isb	sy
 800b800:	f3bf 8f4f 	dsb	sy
 800b804:	613b      	str	r3, [r7, #16]
}
 800b806:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800b808:	4b12      	ldr	r3, [pc, #72]	; (800b854 <vTaskStartScheduler+0xc0>)
 800b80a:	f04f 32ff 	mov.w	r2, #4294967295
 800b80e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800b810:	4b11      	ldr	r3, [pc, #68]	; (800b858 <vTaskStartScheduler+0xc4>)
 800b812:	2201      	movs	r2, #1
 800b814:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800b816:	4b11      	ldr	r3, [pc, #68]	; (800b85c <vTaskStartScheduler+0xc8>)
 800b818:	2200      	movs	r2, #0
 800b81a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800b81c:	f001 f8b8 	bl	800c990 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800b820:	e00e      	b.n	800b840 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800b822:	697b      	ldr	r3, [r7, #20]
 800b824:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b828:	d10a      	bne.n	800b840 <vTaskStartScheduler+0xac>
	__asm volatile
 800b82a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b82e:	f383 8811 	msr	BASEPRI, r3
 800b832:	f3bf 8f6f 	isb	sy
 800b836:	f3bf 8f4f 	dsb	sy
 800b83a:	60fb      	str	r3, [r7, #12]
}
 800b83c:	bf00      	nop
 800b83e:	e7fe      	b.n	800b83e <vTaskStartScheduler+0xaa>
}
 800b840:	bf00      	nop
 800b842:	3718      	adds	r7, #24
 800b844:	46bd      	mov	sp, r7
 800b846:	bd80      	pop	{r7, pc}
 800b848:	0800e7b8 	.word	0x0800e7b8
 800b84c:	0800be79 	.word	0x0800be79
 800b850:	200019b4 	.word	0x200019b4
 800b854:	200019b0 	.word	0x200019b0
 800b858:	2000199c 	.word	0x2000199c
 800b85c:	20001994 	.word	0x20001994

0800b860 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800b860:	b480      	push	{r7}
 800b862:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800b864:	4b04      	ldr	r3, [pc, #16]	; (800b878 <vTaskSuspendAll+0x18>)
 800b866:	681b      	ldr	r3, [r3, #0]
 800b868:	3301      	adds	r3, #1
 800b86a:	4a03      	ldr	r2, [pc, #12]	; (800b878 <vTaskSuspendAll+0x18>)
 800b86c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800b86e:	bf00      	nop
 800b870:	46bd      	mov	sp, r7
 800b872:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b876:	4770      	bx	lr
 800b878:	200019b8 	.word	0x200019b8

0800b87c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800b87c:	b580      	push	{r7, lr}
 800b87e:	b084      	sub	sp, #16
 800b880:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800b882:	2300      	movs	r3, #0
 800b884:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800b886:	2300      	movs	r3, #0
 800b888:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800b88a:	4b42      	ldr	r3, [pc, #264]	; (800b994 <xTaskResumeAll+0x118>)
 800b88c:	681b      	ldr	r3, [r3, #0]
 800b88e:	2b00      	cmp	r3, #0
 800b890:	d10a      	bne.n	800b8a8 <xTaskResumeAll+0x2c>
	__asm volatile
 800b892:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b896:	f383 8811 	msr	BASEPRI, r3
 800b89a:	f3bf 8f6f 	isb	sy
 800b89e:	f3bf 8f4f 	dsb	sy
 800b8a2:	603b      	str	r3, [r7, #0]
}
 800b8a4:	bf00      	nop
 800b8a6:	e7fe      	b.n	800b8a6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800b8a8:	f001 f914 	bl	800cad4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800b8ac:	4b39      	ldr	r3, [pc, #228]	; (800b994 <xTaskResumeAll+0x118>)
 800b8ae:	681b      	ldr	r3, [r3, #0]
 800b8b0:	3b01      	subs	r3, #1
 800b8b2:	4a38      	ldr	r2, [pc, #224]	; (800b994 <xTaskResumeAll+0x118>)
 800b8b4:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b8b6:	4b37      	ldr	r3, [pc, #220]	; (800b994 <xTaskResumeAll+0x118>)
 800b8b8:	681b      	ldr	r3, [r3, #0]
 800b8ba:	2b00      	cmp	r3, #0
 800b8bc:	d162      	bne.n	800b984 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800b8be:	4b36      	ldr	r3, [pc, #216]	; (800b998 <xTaskResumeAll+0x11c>)
 800b8c0:	681b      	ldr	r3, [r3, #0]
 800b8c2:	2b00      	cmp	r3, #0
 800b8c4:	d05e      	beq.n	800b984 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b8c6:	e02f      	b.n	800b928 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b8c8:	4b34      	ldr	r3, [pc, #208]	; (800b99c <xTaskResumeAll+0x120>)
 800b8ca:	68db      	ldr	r3, [r3, #12]
 800b8cc:	68db      	ldr	r3, [r3, #12]
 800b8ce:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b8d0:	68fb      	ldr	r3, [r7, #12]
 800b8d2:	3318      	adds	r3, #24
 800b8d4:	4618      	mov	r0, r3
 800b8d6:	f7fe ff31 	bl	800a73c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b8da:	68fb      	ldr	r3, [r7, #12]
 800b8dc:	3304      	adds	r3, #4
 800b8de:	4618      	mov	r0, r3
 800b8e0:	f7fe ff2c 	bl	800a73c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800b8e4:	68fb      	ldr	r3, [r7, #12]
 800b8e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b8e8:	4b2d      	ldr	r3, [pc, #180]	; (800b9a0 <xTaskResumeAll+0x124>)
 800b8ea:	681b      	ldr	r3, [r3, #0]
 800b8ec:	429a      	cmp	r2, r3
 800b8ee:	d903      	bls.n	800b8f8 <xTaskResumeAll+0x7c>
 800b8f0:	68fb      	ldr	r3, [r7, #12]
 800b8f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b8f4:	4a2a      	ldr	r2, [pc, #168]	; (800b9a0 <xTaskResumeAll+0x124>)
 800b8f6:	6013      	str	r3, [r2, #0]
 800b8f8:	68fb      	ldr	r3, [r7, #12]
 800b8fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b8fc:	4613      	mov	r3, r2
 800b8fe:	009b      	lsls	r3, r3, #2
 800b900:	4413      	add	r3, r2
 800b902:	009b      	lsls	r3, r3, #2
 800b904:	4a27      	ldr	r2, [pc, #156]	; (800b9a4 <xTaskResumeAll+0x128>)
 800b906:	441a      	add	r2, r3
 800b908:	68fb      	ldr	r3, [r7, #12]
 800b90a:	3304      	adds	r3, #4
 800b90c:	4619      	mov	r1, r3
 800b90e:	4610      	mov	r0, r2
 800b910:	f7fe feb7 	bl	800a682 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b914:	68fb      	ldr	r3, [r7, #12]
 800b916:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b918:	4b23      	ldr	r3, [pc, #140]	; (800b9a8 <xTaskResumeAll+0x12c>)
 800b91a:	681b      	ldr	r3, [r3, #0]
 800b91c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b91e:	429a      	cmp	r2, r3
 800b920:	d302      	bcc.n	800b928 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800b922:	4b22      	ldr	r3, [pc, #136]	; (800b9ac <xTaskResumeAll+0x130>)
 800b924:	2201      	movs	r2, #1
 800b926:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b928:	4b1c      	ldr	r3, [pc, #112]	; (800b99c <xTaskResumeAll+0x120>)
 800b92a:	681b      	ldr	r3, [r3, #0]
 800b92c:	2b00      	cmp	r3, #0
 800b92e:	d1cb      	bne.n	800b8c8 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800b930:	68fb      	ldr	r3, [r7, #12]
 800b932:	2b00      	cmp	r3, #0
 800b934:	d001      	beq.n	800b93a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800b936:	f000 fb55 	bl	800bfe4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800b93a:	4b1d      	ldr	r3, [pc, #116]	; (800b9b0 <xTaskResumeAll+0x134>)
 800b93c:	681b      	ldr	r3, [r3, #0]
 800b93e:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800b940:	687b      	ldr	r3, [r7, #4]
 800b942:	2b00      	cmp	r3, #0
 800b944:	d010      	beq.n	800b968 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800b946:	f000 f847 	bl	800b9d8 <xTaskIncrementTick>
 800b94a:	4603      	mov	r3, r0
 800b94c:	2b00      	cmp	r3, #0
 800b94e:	d002      	beq.n	800b956 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800b950:	4b16      	ldr	r3, [pc, #88]	; (800b9ac <xTaskResumeAll+0x130>)
 800b952:	2201      	movs	r2, #1
 800b954:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800b956:	687b      	ldr	r3, [r7, #4]
 800b958:	3b01      	subs	r3, #1
 800b95a:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800b95c:	687b      	ldr	r3, [r7, #4]
 800b95e:	2b00      	cmp	r3, #0
 800b960:	d1f1      	bne.n	800b946 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800b962:	4b13      	ldr	r3, [pc, #76]	; (800b9b0 <xTaskResumeAll+0x134>)
 800b964:	2200      	movs	r2, #0
 800b966:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800b968:	4b10      	ldr	r3, [pc, #64]	; (800b9ac <xTaskResumeAll+0x130>)
 800b96a:	681b      	ldr	r3, [r3, #0]
 800b96c:	2b00      	cmp	r3, #0
 800b96e:	d009      	beq.n	800b984 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800b970:	2301      	movs	r3, #1
 800b972:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800b974:	4b0f      	ldr	r3, [pc, #60]	; (800b9b4 <xTaskResumeAll+0x138>)
 800b976:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b97a:	601a      	str	r2, [r3, #0]
 800b97c:	f3bf 8f4f 	dsb	sy
 800b980:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b984:	f001 f8d6 	bl	800cb34 <vPortExitCritical>

	return xAlreadyYielded;
 800b988:	68bb      	ldr	r3, [r7, #8]
}
 800b98a:	4618      	mov	r0, r3
 800b98c:	3710      	adds	r7, #16
 800b98e:	46bd      	mov	sp, r7
 800b990:	bd80      	pop	{r7, pc}
 800b992:	bf00      	nop
 800b994:	200019b8 	.word	0x200019b8
 800b998:	20001990 	.word	0x20001990
 800b99c:	20001950 	.word	0x20001950
 800b9a0:	20001998 	.word	0x20001998
 800b9a4:	200014c0 	.word	0x200014c0
 800b9a8:	200014bc 	.word	0x200014bc
 800b9ac:	200019a4 	.word	0x200019a4
 800b9b0:	200019a0 	.word	0x200019a0
 800b9b4:	e000ed04 	.word	0xe000ed04

0800b9b8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800b9b8:	b480      	push	{r7}
 800b9ba:	b083      	sub	sp, #12
 800b9bc:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800b9be:	4b05      	ldr	r3, [pc, #20]	; (800b9d4 <xTaskGetTickCount+0x1c>)
 800b9c0:	681b      	ldr	r3, [r3, #0]
 800b9c2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800b9c4:	687b      	ldr	r3, [r7, #4]
}
 800b9c6:	4618      	mov	r0, r3
 800b9c8:	370c      	adds	r7, #12
 800b9ca:	46bd      	mov	sp, r7
 800b9cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9d0:	4770      	bx	lr
 800b9d2:	bf00      	nop
 800b9d4:	20001994 	.word	0x20001994

0800b9d8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800b9d8:	b580      	push	{r7, lr}
 800b9da:	b086      	sub	sp, #24
 800b9dc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800b9de:	2300      	movs	r3, #0
 800b9e0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b9e2:	4b4f      	ldr	r3, [pc, #316]	; (800bb20 <xTaskIncrementTick+0x148>)
 800b9e4:	681b      	ldr	r3, [r3, #0]
 800b9e6:	2b00      	cmp	r3, #0
 800b9e8:	f040 808f 	bne.w	800bb0a <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800b9ec:	4b4d      	ldr	r3, [pc, #308]	; (800bb24 <xTaskIncrementTick+0x14c>)
 800b9ee:	681b      	ldr	r3, [r3, #0]
 800b9f0:	3301      	adds	r3, #1
 800b9f2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800b9f4:	4a4b      	ldr	r2, [pc, #300]	; (800bb24 <xTaskIncrementTick+0x14c>)
 800b9f6:	693b      	ldr	r3, [r7, #16]
 800b9f8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800b9fa:	693b      	ldr	r3, [r7, #16]
 800b9fc:	2b00      	cmp	r3, #0
 800b9fe:	d120      	bne.n	800ba42 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800ba00:	4b49      	ldr	r3, [pc, #292]	; (800bb28 <xTaskIncrementTick+0x150>)
 800ba02:	681b      	ldr	r3, [r3, #0]
 800ba04:	681b      	ldr	r3, [r3, #0]
 800ba06:	2b00      	cmp	r3, #0
 800ba08:	d00a      	beq.n	800ba20 <xTaskIncrementTick+0x48>
	__asm volatile
 800ba0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba0e:	f383 8811 	msr	BASEPRI, r3
 800ba12:	f3bf 8f6f 	isb	sy
 800ba16:	f3bf 8f4f 	dsb	sy
 800ba1a:	603b      	str	r3, [r7, #0]
}
 800ba1c:	bf00      	nop
 800ba1e:	e7fe      	b.n	800ba1e <xTaskIncrementTick+0x46>
 800ba20:	4b41      	ldr	r3, [pc, #260]	; (800bb28 <xTaskIncrementTick+0x150>)
 800ba22:	681b      	ldr	r3, [r3, #0]
 800ba24:	60fb      	str	r3, [r7, #12]
 800ba26:	4b41      	ldr	r3, [pc, #260]	; (800bb2c <xTaskIncrementTick+0x154>)
 800ba28:	681b      	ldr	r3, [r3, #0]
 800ba2a:	4a3f      	ldr	r2, [pc, #252]	; (800bb28 <xTaskIncrementTick+0x150>)
 800ba2c:	6013      	str	r3, [r2, #0]
 800ba2e:	4a3f      	ldr	r2, [pc, #252]	; (800bb2c <xTaskIncrementTick+0x154>)
 800ba30:	68fb      	ldr	r3, [r7, #12]
 800ba32:	6013      	str	r3, [r2, #0]
 800ba34:	4b3e      	ldr	r3, [pc, #248]	; (800bb30 <xTaskIncrementTick+0x158>)
 800ba36:	681b      	ldr	r3, [r3, #0]
 800ba38:	3301      	adds	r3, #1
 800ba3a:	4a3d      	ldr	r2, [pc, #244]	; (800bb30 <xTaskIncrementTick+0x158>)
 800ba3c:	6013      	str	r3, [r2, #0]
 800ba3e:	f000 fad1 	bl	800bfe4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800ba42:	4b3c      	ldr	r3, [pc, #240]	; (800bb34 <xTaskIncrementTick+0x15c>)
 800ba44:	681b      	ldr	r3, [r3, #0]
 800ba46:	693a      	ldr	r2, [r7, #16]
 800ba48:	429a      	cmp	r2, r3
 800ba4a:	d349      	bcc.n	800bae0 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ba4c:	4b36      	ldr	r3, [pc, #216]	; (800bb28 <xTaskIncrementTick+0x150>)
 800ba4e:	681b      	ldr	r3, [r3, #0]
 800ba50:	681b      	ldr	r3, [r3, #0]
 800ba52:	2b00      	cmp	r3, #0
 800ba54:	d104      	bne.n	800ba60 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ba56:	4b37      	ldr	r3, [pc, #220]	; (800bb34 <xTaskIncrementTick+0x15c>)
 800ba58:	f04f 32ff 	mov.w	r2, #4294967295
 800ba5c:	601a      	str	r2, [r3, #0]
					break;
 800ba5e:	e03f      	b.n	800bae0 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ba60:	4b31      	ldr	r3, [pc, #196]	; (800bb28 <xTaskIncrementTick+0x150>)
 800ba62:	681b      	ldr	r3, [r3, #0]
 800ba64:	68db      	ldr	r3, [r3, #12]
 800ba66:	68db      	ldr	r3, [r3, #12]
 800ba68:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800ba6a:	68bb      	ldr	r3, [r7, #8]
 800ba6c:	685b      	ldr	r3, [r3, #4]
 800ba6e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800ba70:	693a      	ldr	r2, [r7, #16]
 800ba72:	687b      	ldr	r3, [r7, #4]
 800ba74:	429a      	cmp	r2, r3
 800ba76:	d203      	bcs.n	800ba80 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800ba78:	4a2e      	ldr	r2, [pc, #184]	; (800bb34 <xTaskIncrementTick+0x15c>)
 800ba7a:	687b      	ldr	r3, [r7, #4]
 800ba7c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800ba7e:	e02f      	b.n	800bae0 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ba80:	68bb      	ldr	r3, [r7, #8]
 800ba82:	3304      	adds	r3, #4
 800ba84:	4618      	mov	r0, r3
 800ba86:	f7fe fe59 	bl	800a73c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800ba8a:	68bb      	ldr	r3, [r7, #8]
 800ba8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ba8e:	2b00      	cmp	r3, #0
 800ba90:	d004      	beq.n	800ba9c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800ba92:	68bb      	ldr	r3, [r7, #8]
 800ba94:	3318      	adds	r3, #24
 800ba96:	4618      	mov	r0, r3
 800ba98:	f7fe fe50 	bl	800a73c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800ba9c:	68bb      	ldr	r3, [r7, #8]
 800ba9e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800baa0:	4b25      	ldr	r3, [pc, #148]	; (800bb38 <xTaskIncrementTick+0x160>)
 800baa2:	681b      	ldr	r3, [r3, #0]
 800baa4:	429a      	cmp	r2, r3
 800baa6:	d903      	bls.n	800bab0 <xTaskIncrementTick+0xd8>
 800baa8:	68bb      	ldr	r3, [r7, #8]
 800baaa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800baac:	4a22      	ldr	r2, [pc, #136]	; (800bb38 <xTaskIncrementTick+0x160>)
 800baae:	6013      	str	r3, [r2, #0]
 800bab0:	68bb      	ldr	r3, [r7, #8]
 800bab2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bab4:	4613      	mov	r3, r2
 800bab6:	009b      	lsls	r3, r3, #2
 800bab8:	4413      	add	r3, r2
 800baba:	009b      	lsls	r3, r3, #2
 800babc:	4a1f      	ldr	r2, [pc, #124]	; (800bb3c <xTaskIncrementTick+0x164>)
 800babe:	441a      	add	r2, r3
 800bac0:	68bb      	ldr	r3, [r7, #8]
 800bac2:	3304      	adds	r3, #4
 800bac4:	4619      	mov	r1, r3
 800bac6:	4610      	mov	r0, r2
 800bac8:	f7fe fddb 	bl	800a682 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800bacc:	68bb      	ldr	r3, [r7, #8]
 800bace:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bad0:	4b1b      	ldr	r3, [pc, #108]	; (800bb40 <xTaskIncrementTick+0x168>)
 800bad2:	681b      	ldr	r3, [r3, #0]
 800bad4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bad6:	429a      	cmp	r2, r3
 800bad8:	d3b8      	bcc.n	800ba4c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800bada:	2301      	movs	r3, #1
 800badc:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800bade:	e7b5      	b.n	800ba4c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800bae0:	4b17      	ldr	r3, [pc, #92]	; (800bb40 <xTaskIncrementTick+0x168>)
 800bae2:	681b      	ldr	r3, [r3, #0]
 800bae4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bae6:	4915      	ldr	r1, [pc, #84]	; (800bb3c <xTaskIncrementTick+0x164>)
 800bae8:	4613      	mov	r3, r2
 800baea:	009b      	lsls	r3, r3, #2
 800baec:	4413      	add	r3, r2
 800baee:	009b      	lsls	r3, r3, #2
 800baf0:	440b      	add	r3, r1
 800baf2:	681b      	ldr	r3, [r3, #0]
 800baf4:	2b01      	cmp	r3, #1
 800baf6:	d901      	bls.n	800bafc <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800baf8:	2301      	movs	r3, #1
 800bafa:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800bafc:	4b11      	ldr	r3, [pc, #68]	; (800bb44 <xTaskIncrementTick+0x16c>)
 800bafe:	681b      	ldr	r3, [r3, #0]
 800bb00:	2b00      	cmp	r3, #0
 800bb02:	d007      	beq.n	800bb14 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800bb04:	2301      	movs	r3, #1
 800bb06:	617b      	str	r3, [r7, #20]
 800bb08:	e004      	b.n	800bb14 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800bb0a:	4b0f      	ldr	r3, [pc, #60]	; (800bb48 <xTaskIncrementTick+0x170>)
 800bb0c:	681b      	ldr	r3, [r3, #0]
 800bb0e:	3301      	adds	r3, #1
 800bb10:	4a0d      	ldr	r2, [pc, #52]	; (800bb48 <xTaskIncrementTick+0x170>)
 800bb12:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800bb14:	697b      	ldr	r3, [r7, #20]
}
 800bb16:	4618      	mov	r0, r3
 800bb18:	3718      	adds	r7, #24
 800bb1a:	46bd      	mov	sp, r7
 800bb1c:	bd80      	pop	{r7, pc}
 800bb1e:	bf00      	nop
 800bb20:	200019b8 	.word	0x200019b8
 800bb24:	20001994 	.word	0x20001994
 800bb28:	20001948 	.word	0x20001948
 800bb2c:	2000194c 	.word	0x2000194c
 800bb30:	200019a8 	.word	0x200019a8
 800bb34:	200019b0 	.word	0x200019b0
 800bb38:	20001998 	.word	0x20001998
 800bb3c:	200014c0 	.word	0x200014c0
 800bb40:	200014bc 	.word	0x200014bc
 800bb44:	200019a4 	.word	0x200019a4
 800bb48:	200019a0 	.word	0x200019a0

0800bb4c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800bb4c:	b480      	push	{r7}
 800bb4e:	b085      	sub	sp, #20
 800bb50:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800bb52:	4b28      	ldr	r3, [pc, #160]	; (800bbf4 <vTaskSwitchContext+0xa8>)
 800bb54:	681b      	ldr	r3, [r3, #0]
 800bb56:	2b00      	cmp	r3, #0
 800bb58:	d003      	beq.n	800bb62 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800bb5a:	4b27      	ldr	r3, [pc, #156]	; (800bbf8 <vTaskSwitchContext+0xac>)
 800bb5c:	2201      	movs	r2, #1
 800bb5e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800bb60:	e041      	b.n	800bbe6 <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 800bb62:	4b25      	ldr	r3, [pc, #148]	; (800bbf8 <vTaskSwitchContext+0xac>)
 800bb64:	2200      	movs	r2, #0
 800bb66:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bb68:	4b24      	ldr	r3, [pc, #144]	; (800bbfc <vTaskSwitchContext+0xb0>)
 800bb6a:	681b      	ldr	r3, [r3, #0]
 800bb6c:	60fb      	str	r3, [r7, #12]
 800bb6e:	e010      	b.n	800bb92 <vTaskSwitchContext+0x46>
 800bb70:	68fb      	ldr	r3, [r7, #12]
 800bb72:	2b00      	cmp	r3, #0
 800bb74:	d10a      	bne.n	800bb8c <vTaskSwitchContext+0x40>
	__asm volatile
 800bb76:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb7a:	f383 8811 	msr	BASEPRI, r3
 800bb7e:	f3bf 8f6f 	isb	sy
 800bb82:	f3bf 8f4f 	dsb	sy
 800bb86:	607b      	str	r3, [r7, #4]
}
 800bb88:	bf00      	nop
 800bb8a:	e7fe      	b.n	800bb8a <vTaskSwitchContext+0x3e>
 800bb8c:	68fb      	ldr	r3, [r7, #12]
 800bb8e:	3b01      	subs	r3, #1
 800bb90:	60fb      	str	r3, [r7, #12]
 800bb92:	491b      	ldr	r1, [pc, #108]	; (800bc00 <vTaskSwitchContext+0xb4>)
 800bb94:	68fa      	ldr	r2, [r7, #12]
 800bb96:	4613      	mov	r3, r2
 800bb98:	009b      	lsls	r3, r3, #2
 800bb9a:	4413      	add	r3, r2
 800bb9c:	009b      	lsls	r3, r3, #2
 800bb9e:	440b      	add	r3, r1
 800bba0:	681b      	ldr	r3, [r3, #0]
 800bba2:	2b00      	cmp	r3, #0
 800bba4:	d0e4      	beq.n	800bb70 <vTaskSwitchContext+0x24>
 800bba6:	68fa      	ldr	r2, [r7, #12]
 800bba8:	4613      	mov	r3, r2
 800bbaa:	009b      	lsls	r3, r3, #2
 800bbac:	4413      	add	r3, r2
 800bbae:	009b      	lsls	r3, r3, #2
 800bbb0:	4a13      	ldr	r2, [pc, #76]	; (800bc00 <vTaskSwitchContext+0xb4>)
 800bbb2:	4413      	add	r3, r2
 800bbb4:	60bb      	str	r3, [r7, #8]
 800bbb6:	68bb      	ldr	r3, [r7, #8]
 800bbb8:	685b      	ldr	r3, [r3, #4]
 800bbba:	685a      	ldr	r2, [r3, #4]
 800bbbc:	68bb      	ldr	r3, [r7, #8]
 800bbbe:	605a      	str	r2, [r3, #4]
 800bbc0:	68bb      	ldr	r3, [r7, #8]
 800bbc2:	685a      	ldr	r2, [r3, #4]
 800bbc4:	68bb      	ldr	r3, [r7, #8]
 800bbc6:	3308      	adds	r3, #8
 800bbc8:	429a      	cmp	r2, r3
 800bbca:	d104      	bne.n	800bbd6 <vTaskSwitchContext+0x8a>
 800bbcc:	68bb      	ldr	r3, [r7, #8]
 800bbce:	685b      	ldr	r3, [r3, #4]
 800bbd0:	685a      	ldr	r2, [r3, #4]
 800bbd2:	68bb      	ldr	r3, [r7, #8]
 800bbd4:	605a      	str	r2, [r3, #4]
 800bbd6:	68bb      	ldr	r3, [r7, #8]
 800bbd8:	685b      	ldr	r3, [r3, #4]
 800bbda:	68db      	ldr	r3, [r3, #12]
 800bbdc:	4a09      	ldr	r2, [pc, #36]	; (800bc04 <vTaskSwitchContext+0xb8>)
 800bbde:	6013      	str	r3, [r2, #0]
 800bbe0:	4a06      	ldr	r2, [pc, #24]	; (800bbfc <vTaskSwitchContext+0xb0>)
 800bbe2:	68fb      	ldr	r3, [r7, #12]
 800bbe4:	6013      	str	r3, [r2, #0]
}
 800bbe6:	bf00      	nop
 800bbe8:	3714      	adds	r7, #20
 800bbea:	46bd      	mov	sp, r7
 800bbec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbf0:	4770      	bx	lr
 800bbf2:	bf00      	nop
 800bbf4:	200019b8 	.word	0x200019b8
 800bbf8:	200019a4 	.word	0x200019a4
 800bbfc:	20001998 	.word	0x20001998
 800bc00:	200014c0 	.word	0x200014c0
 800bc04:	200014bc 	.word	0x200014bc

0800bc08 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800bc08:	b580      	push	{r7, lr}
 800bc0a:	b084      	sub	sp, #16
 800bc0c:	af00      	add	r7, sp, #0
 800bc0e:	6078      	str	r0, [r7, #4]
 800bc10:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800bc12:	687b      	ldr	r3, [r7, #4]
 800bc14:	2b00      	cmp	r3, #0
 800bc16:	d10a      	bne.n	800bc2e <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800bc18:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc1c:	f383 8811 	msr	BASEPRI, r3
 800bc20:	f3bf 8f6f 	isb	sy
 800bc24:	f3bf 8f4f 	dsb	sy
 800bc28:	60fb      	str	r3, [r7, #12]
}
 800bc2a:	bf00      	nop
 800bc2c:	e7fe      	b.n	800bc2c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800bc2e:	4b07      	ldr	r3, [pc, #28]	; (800bc4c <vTaskPlaceOnEventList+0x44>)
 800bc30:	681b      	ldr	r3, [r3, #0]
 800bc32:	3318      	adds	r3, #24
 800bc34:	4619      	mov	r1, r3
 800bc36:	6878      	ldr	r0, [r7, #4]
 800bc38:	f7fe fd47 	bl	800a6ca <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800bc3c:	2101      	movs	r1, #1
 800bc3e:	6838      	ldr	r0, [r7, #0]
 800bc40:	f000 fa7c 	bl	800c13c <prvAddCurrentTaskToDelayedList>
}
 800bc44:	bf00      	nop
 800bc46:	3710      	adds	r7, #16
 800bc48:	46bd      	mov	sp, r7
 800bc4a:	bd80      	pop	{r7, pc}
 800bc4c:	200014bc 	.word	0x200014bc

0800bc50 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800bc50:	b580      	push	{r7, lr}
 800bc52:	b086      	sub	sp, #24
 800bc54:	af00      	add	r7, sp, #0
 800bc56:	60f8      	str	r0, [r7, #12]
 800bc58:	60b9      	str	r1, [r7, #8]
 800bc5a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800bc5c:	68fb      	ldr	r3, [r7, #12]
 800bc5e:	2b00      	cmp	r3, #0
 800bc60:	d10a      	bne.n	800bc78 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800bc62:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc66:	f383 8811 	msr	BASEPRI, r3
 800bc6a:	f3bf 8f6f 	isb	sy
 800bc6e:	f3bf 8f4f 	dsb	sy
 800bc72:	617b      	str	r3, [r7, #20]
}
 800bc74:	bf00      	nop
 800bc76:	e7fe      	b.n	800bc76 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800bc78:	4b0a      	ldr	r3, [pc, #40]	; (800bca4 <vTaskPlaceOnEventListRestricted+0x54>)
 800bc7a:	681b      	ldr	r3, [r3, #0]
 800bc7c:	3318      	adds	r3, #24
 800bc7e:	4619      	mov	r1, r3
 800bc80:	68f8      	ldr	r0, [r7, #12]
 800bc82:	f7fe fcfe 	bl	800a682 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800bc86:	687b      	ldr	r3, [r7, #4]
 800bc88:	2b00      	cmp	r3, #0
 800bc8a:	d002      	beq.n	800bc92 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800bc8c:	f04f 33ff 	mov.w	r3, #4294967295
 800bc90:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800bc92:	6879      	ldr	r1, [r7, #4]
 800bc94:	68b8      	ldr	r0, [r7, #8]
 800bc96:	f000 fa51 	bl	800c13c <prvAddCurrentTaskToDelayedList>
	}
 800bc9a:	bf00      	nop
 800bc9c:	3718      	adds	r7, #24
 800bc9e:	46bd      	mov	sp, r7
 800bca0:	bd80      	pop	{r7, pc}
 800bca2:	bf00      	nop
 800bca4:	200014bc 	.word	0x200014bc

0800bca8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800bca8:	b580      	push	{r7, lr}
 800bcaa:	b086      	sub	sp, #24
 800bcac:	af00      	add	r7, sp, #0
 800bcae:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bcb0:	687b      	ldr	r3, [r7, #4]
 800bcb2:	68db      	ldr	r3, [r3, #12]
 800bcb4:	68db      	ldr	r3, [r3, #12]
 800bcb6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800bcb8:	693b      	ldr	r3, [r7, #16]
 800bcba:	2b00      	cmp	r3, #0
 800bcbc:	d10a      	bne.n	800bcd4 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800bcbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bcc2:	f383 8811 	msr	BASEPRI, r3
 800bcc6:	f3bf 8f6f 	isb	sy
 800bcca:	f3bf 8f4f 	dsb	sy
 800bcce:	60fb      	str	r3, [r7, #12]
}
 800bcd0:	bf00      	nop
 800bcd2:	e7fe      	b.n	800bcd2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800bcd4:	693b      	ldr	r3, [r7, #16]
 800bcd6:	3318      	adds	r3, #24
 800bcd8:	4618      	mov	r0, r3
 800bcda:	f7fe fd2f 	bl	800a73c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bcde:	4b1e      	ldr	r3, [pc, #120]	; (800bd58 <xTaskRemoveFromEventList+0xb0>)
 800bce0:	681b      	ldr	r3, [r3, #0]
 800bce2:	2b00      	cmp	r3, #0
 800bce4:	d11d      	bne.n	800bd22 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800bce6:	693b      	ldr	r3, [r7, #16]
 800bce8:	3304      	adds	r3, #4
 800bcea:	4618      	mov	r0, r3
 800bcec:	f7fe fd26 	bl	800a73c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800bcf0:	693b      	ldr	r3, [r7, #16]
 800bcf2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bcf4:	4b19      	ldr	r3, [pc, #100]	; (800bd5c <xTaskRemoveFromEventList+0xb4>)
 800bcf6:	681b      	ldr	r3, [r3, #0]
 800bcf8:	429a      	cmp	r2, r3
 800bcfa:	d903      	bls.n	800bd04 <xTaskRemoveFromEventList+0x5c>
 800bcfc:	693b      	ldr	r3, [r7, #16]
 800bcfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bd00:	4a16      	ldr	r2, [pc, #88]	; (800bd5c <xTaskRemoveFromEventList+0xb4>)
 800bd02:	6013      	str	r3, [r2, #0]
 800bd04:	693b      	ldr	r3, [r7, #16]
 800bd06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bd08:	4613      	mov	r3, r2
 800bd0a:	009b      	lsls	r3, r3, #2
 800bd0c:	4413      	add	r3, r2
 800bd0e:	009b      	lsls	r3, r3, #2
 800bd10:	4a13      	ldr	r2, [pc, #76]	; (800bd60 <xTaskRemoveFromEventList+0xb8>)
 800bd12:	441a      	add	r2, r3
 800bd14:	693b      	ldr	r3, [r7, #16]
 800bd16:	3304      	adds	r3, #4
 800bd18:	4619      	mov	r1, r3
 800bd1a:	4610      	mov	r0, r2
 800bd1c:	f7fe fcb1 	bl	800a682 <vListInsertEnd>
 800bd20:	e005      	b.n	800bd2e <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800bd22:	693b      	ldr	r3, [r7, #16]
 800bd24:	3318      	adds	r3, #24
 800bd26:	4619      	mov	r1, r3
 800bd28:	480e      	ldr	r0, [pc, #56]	; (800bd64 <xTaskRemoveFromEventList+0xbc>)
 800bd2a:	f7fe fcaa 	bl	800a682 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800bd2e:	693b      	ldr	r3, [r7, #16]
 800bd30:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bd32:	4b0d      	ldr	r3, [pc, #52]	; (800bd68 <xTaskRemoveFromEventList+0xc0>)
 800bd34:	681b      	ldr	r3, [r3, #0]
 800bd36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bd38:	429a      	cmp	r2, r3
 800bd3a:	d905      	bls.n	800bd48 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800bd3c:	2301      	movs	r3, #1
 800bd3e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800bd40:	4b0a      	ldr	r3, [pc, #40]	; (800bd6c <xTaskRemoveFromEventList+0xc4>)
 800bd42:	2201      	movs	r2, #1
 800bd44:	601a      	str	r2, [r3, #0]
 800bd46:	e001      	b.n	800bd4c <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800bd48:	2300      	movs	r3, #0
 800bd4a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800bd4c:	697b      	ldr	r3, [r7, #20]
}
 800bd4e:	4618      	mov	r0, r3
 800bd50:	3718      	adds	r7, #24
 800bd52:	46bd      	mov	sp, r7
 800bd54:	bd80      	pop	{r7, pc}
 800bd56:	bf00      	nop
 800bd58:	200019b8 	.word	0x200019b8
 800bd5c:	20001998 	.word	0x20001998
 800bd60:	200014c0 	.word	0x200014c0
 800bd64:	20001950 	.word	0x20001950
 800bd68:	200014bc 	.word	0x200014bc
 800bd6c:	200019a4 	.word	0x200019a4

0800bd70 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800bd70:	b480      	push	{r7}
 800bd72:	b083      	sub	sp, #12
 800bd74:	af00      	add	r7, sp, #0
 800bd76:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800bd78:	4b06      	ldr	r3, [pc, #24]	; (800bd94 <vTaskInternalSetTimeOutState+0x24>)
 800bd7a:	681a      	ldr	r2, [r3, #0]
 800bd7c:	687b      	ldr	r3, [r7, #4]
 800bd7e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800bd80:	4b05      	ldr	r3, [pc, #20]	; (800bd98 <vTaskInternalSetTimeOutState+0x28>)
 800bd82:	681a      	ldr	r2, [r3, #0]
 800bd84:	687b      	ldr	r3, [r7, #4]
 800bd86:	605a      	str	r2, [r3, #4]
}
 800bd88:	bf00      	nop
 800bd8a:	370c      	adds	r7, #12
 800bd8c:	46bd      	mov	sp, r7
 800bd8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd92:	4770      	bx	lr
 800bd94:	200019a8 	.word	0x200019a8
 800bd98:	20001994 	.word	0x20001994

0800bd9c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800bd9c:	b580      	push	{r7, lr}
 800bd9e:	b088      	sub	sp, #32
 800bda0:	af00      	add	r7, sp, #0
 800bda2:	6078      	str	r0, [r7, #4]
 800bda4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800bda6:	687b      	ldr	r3, [r7, #4]
 800bda8:	2b00      	cmp	r3, #0
 800bdaa:	d10a      	bne.n	800bdc2 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800bdac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bdb0:	f383 8811 	msr	BASEPRI, r3
 800bdb4:	f3bf 8f6f 	isb	sy
 800bdb8:	f3bf 8f4f 	dsb	sy
 800bdbc:	613b      	str	r3, [r7, #16]
}
 800bdbe:	bf00      	nop
 800bdc0:	e7fe      	b.n	800bdc0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800bdc2:	683b      	ldr	r3, [r7, #0]
 800bdc4:	2b00      	cmp	r3, #0
 800bdc6:	d10a      	bne.n	800bdde <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800bdc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bdcc:	f383 8811 	msr	BASEPRI, r3
 800bdd0:	f3bf 8f6f 	isb	sy
 800bdd4:	f3bf 8f4f 	dsb	sy
 800bdd8:	60fb      	str	r3, [r7, #12]
}
 800bdda:	bf00      	nop
 800bddc:	e7fe      	b.n	800bddc <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800bdde:	f000 fe79 	bl	800cad4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800bde2:	4b1d      	ldr	r3, [pc, #116]	; (800be58 <xTaskCheckForTimeOut+0xbc>)
 800bde4:	681b      	ldr	r3, [r3, #0]
 800bde6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800bde8:	687b      	ldr	r3, [r7, #4]
 800bdea:	685b      	ldr	r3, [r3, #4]
 800bdec:	69ba      	ldr	r2, [r7, #24]
 800bdee:	1ad3      	subs	r3, r2, r3
 800bdf0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800bdf2:	683b      	ldr	r3, [r7, #0]
 800bdf4:	681b      	ldr	r3, [r3, #0]
 800bdf6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bdfa:	d102      	bne.n	800be02 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800bdfc:	2300      	movs	r3, #0
 800bdfe:	61fb      	str	r3, [r7, #28]
 800be00:	e023      	b.n	800be4a <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800be02:	687b      	ldr	r3, [r7, #4]
 800be04:	681a      	ldr	r2, [r3, #0]
 800be06:	4b15      	ldr	r3, [pc, #84]	; (800be5c <xTaskCheckForTimeOut+0xc0>)
 800be08:	681b      	ldr	r3, [r3, #0]
 800be0a:	429a      	cmp	r2, r3
 800be0c:	d007      	beq.n	800be1e <xTaskCheckForTimeOut+0x82>
 800be0e:	687b      	ldr	r3, [r7, #4]
 800be10:	685b      	ldr	r3, [r3, #4]
 800be12:	69ba      	ldr	r2, [r7, #24]
 800be14:	429a      	cmp	r2, r3
 800be16:	d302      	bcc.n	800be1e <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800be18:	2301      	movs	r3, #1
 800be1a:	61fb      	str	r3, [r7, #28]
 800be1c:	e015      	b.n	800be4a <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800be1e:	683b      	ldr	r3, [r7, #0]
 800be20:	681b      	ldr	r3, [r3, #0]
 800be22:	697a      	ldr	r2, [r7, #20]
 800be24:	429a      	cmp	r2, r3
 800be26:	d20b      	bcs.n	800be40 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800be28:	683b      	ldr	r3, [r7, #0]
 800be2a:	681a      	ldr	r2, [r3, #0]
 800be2c:	697b      	ldr	r3, [r7, #20]
 800be2e:	1ad2      	subs	r2, r2, r3
 800be30:	683b      	ldr	r3, [r7, #0]
 800be32:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800be34:	6878      	ldr	r0, [r7, #4]
 800be36:	f7ff ff9b 	bl	800bd70 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800be3a:	2300      	movs	r3, #0
 800be3c:	61fb      	str	r3, [r7, #28]
 800be3e:	e004      	b.n	800be4a <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800be40:	683b      	ldr	r3, [r7, #0]
 800be42:	2200      	movs	r2, #0
 800be44:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800be46:	2301      	movs	r3, #1
 800be48:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800be4a:	f000 fe73 	bl	800cb34 <vPortExitCritical>

	return xReturn;
 800be4e:	69fb      	ldr	r3, [r7, #28]
}
 800be50:	4618      	mov	r0, r3
 800be52:	3720      	adds	r7, #32
 800be54:	46bd      	mov	sp, r7
 800be56:	bd80      	pop	{r7, pc}
 800be58:	20001994 	.word	0x20001994
 800be5c:	200019a8 	.word	0x200019a8

0800be60 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800be60:	b480      	push	{r7}
 800be62:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800be64:	4b03      	ldr	r3, [pc, #12]	; (800be74 <vTaskMissedYield+0x14>)
 800be66:	2201      	movs	r2, #1
 800be68:	601a      	str	r2, [r3, #0]
}
 800be6a:	bf00      	nop
 800be6c:	46bd      	mov	sp, r7
 800be6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be72:	4770      	bx	lr
 800be74:	200019a4 	.word	0x200019a4

0800be78 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800be78:	b580      	push	{r7, lr}
 800be7a:	b082      	sub	sp, #8
 800be7c:	af00      	add	r7, sp, #0
 800be7e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800be80:	f000 f852 	bl	800bf28 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800be84:	4b06      	ldr	r3, [pc, #24]	; (800bea0 <prvIdleTask+0x28>)
 800be86:	681b      	ldr	r3, [r3, #0]
 800be88:	2b01      	cmp	r3, #1
 800be8a:	d9f9      	bls.n	800be80 <prvIdleTask+0x8>
			{
				taskYIELD();
 800be8c:	4b05      	ldr	r3, [pc, #20]	; (800bea4 <prvIdleTask+0x2c>)
 800be8e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800be92:	601a      	str	r2, [r3, #0]
 800be94:	f3bf 8f4f 	dsb	sy
 800be98:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800be9c:	e7f0      	b.n	800be80 <prvIdleTask+0x8>
 800be9e:	bf00      	nop
 800bea0:	200014c0 	.word	0x200014c0
 800bea4:	e000ed04 	.word	0xe000ed04

0800bea8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800bea8:	b580      	push	{r7, lr}
 800beaa:	b082      	sub	sp, #8
 800beac:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800beae:	2300      	movs	r3, #0
 800beb0:	607b      	str	r3, [r7, #4]
 800beb2:	e00c      	b.n	800bece <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800beb4:	687a      	ldr	r2, [r7, #4]
 800beb6:	4613      	mov	r3, r2
 800beb8:	009b      	lsls	r3, r3, #2
 800beba:	4413      	add	r3, r2
 800bebc:	009b      	lsls	r3, r3, #2
 800bebe:	4a12      	ldr	r2, [pc, #72]	; (800bf08 <prvInitialiseTaskLists+0x60>)
 800bec0:	4413      	add	r3, r2
 800bec2:	4618      	mov	r0, r3
 800bec4:	f7fe fbb0 	bl	800a628 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800bec8:	687b      	ldr	r3, [r7, #4]
 800beca:	3301      	adds	r3, #1
 800becc:	607b      	str	r3, [r7, #4]
 800bece:	687b      	ldr	r3, [r7, #4]
 800bed0:	2b37      	cmp	r3, #55	; 0x37
 800bed2:	d9ef      	bls.n	800beb4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800bed4:	480d      	ldr	r0, [pc, #52]	; (800bf0c <prvInitialiseTaskLists+0x64>)
 800bed6:	f7fe fba7 	bl	800a628 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800beda:	480d      	ldr	r0, [pc, #52]	; (800bf10 <prvInitialiseTaskLists+0x68>)
 800bedc:	f7fe fba4 	bl	800a628 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800bee0:	480c      	ldr	r0, [pc, #48]	; (800bf14 <prvInitialiseTaskLists+0x6c>)
 800bee2:	f7fe fba1 	bl	800a628 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800bee6:	480c      	ldr	r0, [pc, #48]	; (800bf18 <prvInitialiseTaskLists+0x70>)
 800bee8:	f7fe fb9e 	bl	800a628 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800beec:	480b      	ldr	r0, [pc, #44]	; (800bf1c <prvInitialiseTaskLists+0x74>)
 800beee:	f7fe fb9b 	bl	800a628 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800bef2:	4b0b      	ldr	r3, [pc, #44]	; (800bf20 <prvInitialiseTaskLists+0x78>)
 800bef4:	4a05      	ldr	r2, [pc, #20]	; (800bf0c <prvInitialiseTaskLists+0x64>)
 800bef6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800bef8:	4b0a      	ldr	r3, [pc, #40]	; (800bf24 <prvInitialiseTaskLists+0x7c>)
 800befa:	4a05      	ldr	r2, [pc, #20]	; (800bf10 <prvInitialiseTaskLists+0x68>)
 800befc:	601a      	str	r2, [r3, #0]
}
 800befe:	bf00      	nop
 800bf00:	3708      	adds	r7, #8
 800bf02:	46bd      	mov	sp, r7
 800bf04:	bd80      	pop	{r7, pc}
 800bf06:	bf00      	nop
 800bf08:	200014c0 	.word	0x200014c0
 800bf0c:	20001920 	.word	0x20001920
 800bf10:	20001934 	.word	0x20001934
 800bf14:	20001950 	.word	0x20001950
 800bf18:	20001964 	.word	0x20001964
 800bf1c:	2000197c 	.word	0x2000197c
 800bf20:	20001948 	.word	0x20001948
 800bf24:	2000194c 	.word	0x2000194c

0800bf28 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800bf28:	b580      	push	{r7, lr}
 800bf2a:	b082      	sub	sp, #8
 800bf2c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800bf2e:	e019      	b.n	800bf64 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800bf30:	f000 fdd0 	bl	800cad4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bf34:	4b10      	ldr	r3, [pc, #64]	; (800bf78 <prvCheckTasksWaitingTermination+0x50>)
 800bf36:	68db      	ldr	r3, [r3, #12]
 800bf38:	68db      	ldr	r3, [r3, #12]
 800bf3a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800bf3c:	687b      	ldr	r3, [r7, #4]
 800bf3e:	3304      	adds	r3, #4
 800bf40:	4618      	mov	r0, r3
 800bf42:	f7fe fbfb 	bl	800a73c <uxListRemove>
				--uxCurrentNumberOfTasks;
 800bf46:	4b0d      	ldr	r3, [pc, #52]	; (800bf7c <prvCheckTasksWaitingTermination+0x54>)
 800bf48:	681b      	ldr	r3, [r3, #0]
 800bf4a:	3b01      	subs	r3, #1
 800bf4c:	4a0b      	ldr	r2, [pc, #44]	; (800bf7c <prvCheckTasksWaitingTermination+0x54>)
 800bf4e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800bf50:	4b0b      	ldr	r3, [pc, #44]	; (800bf80 <prvCheckTasksWaitingTermination+0x58>)
 800bf52:	681b      	ldr	r3, [r3, #0]
 800bf54:	3b01      	subs	r3, #1
 800bf56:	4a0a      	ldr	r2, [pc, #40]	; (800bf80 <prvCheckTasksWaitingTermination+0x58>)
 800bf58:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800bf5a:	f000 fdeb 	bl	800cb34 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800bf5e:	6878      	ldr	r0, [r7, #4]
 800bf60:	f000 f810 	bl	800bf84 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800bf64:	4b06      	ldr	r3, [pc, #24]	; (800bf80 <prvCheckTasksWaitingTermination+0x58>)
 800bf66:	681b      	ldr	r3, [r3, #0]
 800bf68:	2b00      	cmp	r3, #0
 800bf6a:	d1e1      	bne.n	800bf30 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800bf6c:	bf00      	nop
 800bf6e:	bf00      	nop
 800bf70:	3708      	adds	r7, #8
 800bf72:	46bd      	mov	sp, r7
 800bf74:	bd80      	pop	{r7, pc}
 800bf76:	bf00      	nop
 800bf78:	20001964 	.word	0x20001964
 800bf7c:	20001990 	.word	0x20001990
 800bf80:	20001978 	.word	0x20001978

0800bf84 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800bf84:	b580      	push	{r7, lr}
 800bf86:	b084      	sub	sp, #16
 800bf88:	af00      	add	r7, sp, #0
 800bf8a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800bf8c:	687b      	ldr	r3, [r7, #4]
 800bf8e:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 800bf92:	2b00      	cmp	r3, #0
 800bf94:	d108      	bne.n	800bfa8 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800bf96:	687b      	ldr	r3, [r7, #4]
 800bf98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bf9a:	4618      	mov	r0, r3
 800bf9c:	f000 ff88 	bl	800ceb0 <vPortFree>
				vPortFree( pxTCB );
 800bfa0:	6878      	ldr	r0, [r7, #4]
 800bfa2:	f000 ff85 	bl	800ceb0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800bfa6:	e018      	b.n	800bfda <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800bfa8:	687b      	ldr	r3, [r7, #4]
 800bfaa:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 800bfae:	2b01      	cmp	r3, #1
 800bfb0:	d103      	bne.n	800bfba <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800bfb2:	6878      	ldr	r0, [r7, #4]
 800bfb4:	f000 ff7c 	bl	800ceb0 <vPortFree>
	}
 800bfb8:	e00f      	b.n	800bfda <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800bfba:	687b      	ldr	r3, [r7, #4]
 800bfbc:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 800bfc0:	2b02      	cmp	r3, #2
 800bfc2:	d00a      	beq.n	800bfda <prvDeleteTCB+0x56>
	__asm volatile
 800bfc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bfc8:	f383 8811 	msr	BASEPRI, r3
 800bfcc:	f3bf 8f6f 	isb	sy
 800bfd0:	f3bf 8f4f 	dsb	sy
 800bfd4:	60fb      	str	r3, [r7, #12]
}
 800bfd6:	bf00      	nop
 800bfd8:	e7fe      	b.n	800bfd8 <prvDeleteTCB+0x54>
	}
 800bfda:	bf00      	nop
 800bfdc:	3710      	adds	r7, #16
 800bfde:	46bd      	mov	sp, r7
 800bfe0:	bd80      	pop	{r7, pc}
	...

0800bfe4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800bfe4:	b480      	push	{r7}
 800bfe6:	b083      	sub	sp, #12
 800bfe8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800bfea:	4b0c      	ldr	r3, [pc, #48]	; (800c01c <prvResetNextTaskUnblockTime+0x38>)
 800bfec:	681b      	ldr	r3, [r3, #0]
 800bfee:	681b      	ldr	r3, [r3, #0]
 800bff0:	2b00      	cmp	r3, #0
 800bff2:	d104      	bne.n	800bffe <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800bff4:	4b0a      	ldr	r3, [pc, #40]	; (800c020 <prvResetNextTaskUnblockTime+0x3c>)
 800bff6:	f04f 32ff 	mov.w	r2, #4294967295
 800bffa:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800bffc:	e008      	b.n	800c010 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bffe:	4b07      	ldr	r3, [pc, #28]	; (800c01c <prvResetNextTaskUnblockTime+0x38>)
 800c000:	681b      	ldr	r3, [r3, #0]
 800c002:	68db      	ldr	r3, [r3, #12]
 800c004:	68db      	ldr	r3, [r3, #12]
 800c006:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800c008:	687b      	ldr	r3, [r7, #4]
 800c00a:	685b      	ldr	r3, [r3, #4]
 800c00c:	4a04      	ldr	r2, [pc, #16]	; (800c020 <prvResetNextTaskUnblockTime+0x3c>)
 800c00e:	6013      	str	r3, [r2, #0]
}
 800c010:	bf00      	nop
 800c012:	370c      	adds	r7, #12
 800c014:	46bd      	mov	sp, r7
 800c016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c01a:	4770      	bx	lr
 800c01c:	20001948 	.word	0x20001948
 800c020:	200019b0 	.word	0x200019b0

0800c024 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800c024:	b480      	push	{r7}
 800c026:	b083      	sub	sp, #12
 800c028:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800c02a:	4b0b      	ldr	r3, [pc, #44]	; (800c058 <xTaskGetSchedulerState+0x34>)
 800c02c:	681b      	ldr	r3, [r3, #0]
 800c02e:	2b00      	cmp	r3, #0
 800c030:	d102      	bne.n	800c038 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800c032:	2301      	movs	r3, #1
 800c034:	607b      	str	r3, [r7, #4]
 800c036:	e008      	b.n	800c04a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c038:	4b08      	ldr	r3, [pc, #32]	; (800c05c <xTaskGetSchedulerState+0x38>)
 800c03a:	681b      	ldr	r3, [r3, #0]
 800c03c:	2b00      	cmp	r3, #0
 800c03e:	d102      	bne.n	800c046 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800c040:	2302      	movs	r3, #2
 800c042:	607b      	str	r3, [r7, #4]
 800c044:	e001      	b.n	800c04a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800c046:	2300      	movs	r3, #0
 800c048:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800c04a:	687b      	ldr	r3, [r7, #4]
	}
 800c04c:	4618      	mov	r0, r3
 800c04e:	370c      	adds	r7, #12
 800c050:	46bd      	mov	sp, r7
 800c052:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c056:	4770      	bx	lr
 800c058:	2000199c 	.word	0x2000199c
 800c05c:	200019b8 	.word	0x200019b8

0800c060 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800c060:	b580      	push	{r7, lr}
 800c062:	b086      	sub	sp, #24
 800c064:	af00      	add	r7, sp, #0
 800c066:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800c068:	687b      	ldr	r3, [r7, #4]
 800c06a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800c06c:	2300      	movs	r3, #0
 800c06e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800c070:	687b      	ldr	r3, [r7, #4]
 800c072:	2b00      	cmp	r3, #0
 800c074:	d056      	beq.n	800c124 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800c076:	4b2e      	ldr	r3, [pc, #184]	; (800c130 <xTaskPriorityDisinherit+0xd0>)
 800c078:	681b      	ldr	r3, [r3, #0]
 800c07a:	693a      	ldr	r2, [r7, #16]
 800c07c:	429a      	cmp	r2, r3
 800c07e:	d00a      	beq.n	800c096 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800c080:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c084:	f383 8811 	msr	BASEPRI, r3
 800c088:	f3bf 8f6f 	isb	sy
 800c08c:	f3bf 8f4f 	dsb	sy
 800c090:	60fb      	str	r3, [r7, #12]
}
 800c092:	bf00      	nop
 800c094:	e7fe      	b.n	800c094 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800c096:	693b      	ldr	r3, [r7, #16]
 800c098:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c09a:	2b00      	cmp	r3, #0
 800c09c:	d10a      	bne.n	800c0b4 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800c09e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c0a2:	f383 8811 	msr	BASEPRI, r3
 800c0a6:	f3bf 8f6f 	isb	sy
 800c0aa:	f3bf 8f4f 	dsb	sy
 800c0ae:	60bb      	str	r3, [r7, #8]
}
 800c0b0:	bf00      	nop
 800c0b2:	e7fe      	b.n	800c0b2 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800c0b4:	693b      	ldr	r3, [r7, #16]
 800c0b6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c0b8:	1e5a      	subs	r2, r3, #1
 800c0ba:	693b      	ldr	r3, [r7, #16]
 800c0bc:	661a      	str	r2, [r3, #96]	; 0x60

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800c0be:	693b      	ldr	r3, [r7, #16]
 800c0c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c0c2:	693b      	ldr	r3, [r7, #16]
 800c0c4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c0c6:	429a      	cmp	r2, r3
 800c0c8:	d02c      	beq.n	800c124 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800c0ca:	693b      	ldr	r3, [r7, #16]
 800c0cc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c0ce:	2b00      	cmp	r3, #0
 800c0d0:	d128      	bne.n	800c124 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c0d2:	693b      	ldr	r3, [r7, #16]
 800c0d4:	3304      	adds	r3, #4
 800c0d6:	4618      	mov	r0, r3
 800c0d8:	f7fe fb30 	bl	800a73c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800c0dc:	693b      	ldr	r3, [r7, #16]
 800c0de:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800c0e0:	693b      	ldr	r3, [r7, #16]
 800c0e2:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c0e4:	693b      	ldr	r3, [r7, #16]
 800c0e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c0e8:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800c0ec:	693b      	ldr	r3, [r7, #16]
 800c0ee:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800c0f0:	693b      	ldr	r3, [r7, #16]
 800c0f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c0f4:	4b0f      	ldr	r3, [pc, #60]	; (800c134 <xTaskPriorityDisinherit+0xd4>)
 800c0f6:	681b      	ldr	r3, [r3, #0]
 800c0f8:	429a      	cmp	r2, r3
 800c0fa:	d903      	bls.n	800c104 <xTaskPriorityDisinherit+0xa4>
 800c0fc:	693b      	ldr	r3, [r7, #16]
 800c0fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c100:	4a0c      	ldr	r2, [pc, #48]	; (800c134 <xTaskPriorityDisinherit+0xd4>)
 800c102:	6013      	str	r3, [r2, #0]
 800c104:	693b      	ldr	r3, [r7, #16]
 800c106:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c108:	4613      	mov	r3, r2
 800c10a:	009b      	lsls	r3, r3, #2
 800c10c:	4413      	add	r3, r2
 800c10e:	009b      	lsls	r3, r3, #2
 800c110:	4a09      	ldr	r2, [pc, #36]	; (800c138 <xTaskPriorityDisinherit+0xd8>)
 800c112:	441a      	add	r2, r3
 800c114:	693b      	ldr	r3, [r7, #16]
 800c116:	3304      	adds	r3, #4
 800c118:	4619      	mov	r1, r3
 800c11a:	4610      	mov	r0, r2
 800c11c:	f7fe fab1 	bl	800a682 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800c120:	2301      	movs	r3, #1
 800c122:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800c124:	697b      	ldr	r3, [r7, #20]
	}
 800c126:	4618      	mov	r0, r3
 800c128:	3718      	adds	r7, #24
 800c12a:	46bd      	mov	sp, r7
 800c12c:	bd80      	pop	{r7, pc}
 800c12e:	bf00      	nop
 800c130:	200014bc 	.word	0x200014bc
 800c134:	20001998 	.word	0x20001998
 800c138:	200014c0 	.word	0x200014c0

0800c13c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800c13c:	b580      	push	{r7, lr}
 800c13e:	b084      	sub	sp, #16
 800c140:	af00      	add	r7, sp, #0
 800c142:	6078      	str	r0, [r7, #4]
 800c144:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800c146:	4b21      	ldr	r3, [pc, #132]	; (800c1cc <prvAddCurrentTaskToDelayedList+0x90>)
 800c148:	681b      	ldr	r3, [r3, #0]
 800c14a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c14c:	4b20      	ldr	r3, [pc, #128]	; (800c1d0 <prvAddCurrentTaskToDelayedList+0x94>)
 800c14e:	681b      	ldr	r3, [r3, #0]
 800c150:	3304      	adds	r3, #4
 800c152:	4618      	mov	r0, r3
 800c154:	f7fe faf2 	bl	800a73c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800c158:	687b      	ldr	r3, [r7, #4]
 800c15a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c15e:	d10a      	bne.n	800c176 <prvAddCurrentTaskToDelayedList+0x3a>
 800c160:	683b      	ldr	r3, [r7, #0]
 800c162:	2b00      	cmp	r3, #0
 800c164:	d007      	beq.n	800c176 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c166:	4b1a      	ldr	r3, [pc, #104]	; (800c1d0 <prvAddCurrentTaskToDelayedList+0x94>)
 800c168:	681b      	ldr	r3, [r3, #0]
 800c16a:	3304      	adds	r3, #4
 800c16c:	4619      	mov	r1, r3
 800c16e:	4819      	ldr	r0, [pc, #100]	; (800c1d4 <prvAddCurrentTaskToDelayedList+0x98>)
 800c170:	f7fe fa87 	bl	800a682 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800c174:	e026      	b.n	800c1c4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800c176:	68fa      	ldr	r2, [r7, #12]
 800c178:	687b      	ldr	r3, [r7, #4]
 800c17a:	4413      	add	r3, r2
 800c17c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800c17e:	4b14      	ldr	r3, [pc, #80]	; (800c1d0 <prvAddCurrentTaskToDelayedList+0x94>)
 800c180:	681b      	ldr	r3, [r3, #0]
 800c182:	68ba      	ldr	r2, [r7, #8]
 800c184:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800c186:	68ba      	ldr	r2, [r7, #8]
 800c188:	68fb      	ldr	r3, [r7, #12]
 800c18a:	429a      	cmp	r2, r3
 800c18c:	d209      	bcs.n	800c1a2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c18e:	4b12      	ldr	r3, [pc, #72]	; (800c1d8 <prvAddCurrentTaskToDelayedList+0x9c>)
 800c190:	681a      	ldr	r2, [r3, #0]
 800c192:	4b0f      	ldr	r3, [pc, #60]	; (800c1d0 <prvAddCurrentTaskToDelayedList+0x94>)
 800c194:	681b      	ldr	r3, [r3, #0]
 800c196:	3304      	adds	r3, #4
 800c198:	4619      	mov	r1, r3
 800c19a:	4610      	mov	r0, r2
 800c19c:	f7fe fa95 	bl	800a6ca <vListInsert>
}
 800c1a0:	e010      	b.n	800c1c4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c1a2:	4b0e      	ldr	r3, [pc, #56]	; (800c1dc <prvAddCurrentTaskToDelayedList+0xa0>)
 800c1a4:	681a      	ldr	r2, [r3, #0]
 800c1a6:	4b0a      	ldr	r3, [pc, #40]	; (800c1d0 <prvAddCurrentTaskToDelayedList+0x94>)
 800c1a8:	681b      	ldr	r3, [r3, #0]
 800c1aa:	3304      	adds	r3, #4
 800c1ac:	4619      	mov	r1, r3
 800c1ae:	4610      	mov	r0, r2
 800c1b0:	f7fe fa8b 	bl	800a6ca <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800c1b4:	4b0a      	ldr	r3, [pc, #40]	; (800c1e0 <prvAddCurrentTaskToDelayedList+0xa4>)
 800c1b6:	681b      	ldr	r3, [r3, #0]
 800c1b8:	68ba      	ldr	r2, [r7, #8]
 800c1ba:	429a      	cmp	r2, r3
 800c1bc:	d202      	bcs.n	800c1c4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800c1be:	4a08      	ldr	r2, [pc, #32]	; (800c1e0 <prvAddCurrentTaskToDelayedList+0xa4>)
 800c1c0:	68bb      	ldr	r3, [r7, #8]
 800c1c2:	6013      	str	r3, [r2, #0]
}
 800c1c4:	bf00      	nop
 800c1c6:	3710      	adds	r7, #16
 800c1c8:	46bd      	mov	sp, r7
 800c1ca:	bd80      	pop	{r7, pc}
 800c1cc:	20001994 	.word	0x20001994
 800c1d0:	200014bc 	.word	0x200014bc
 800c1d4:	2000197c 	.word	0x2000197c
 800c1d8:	2000194c 	.word	0x2000194c
 800c1dc:	20001948 	.word	0x20001948
 800c1e0:	200019b0 	.word	0x200019b0

0800c1e4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800c1e4:	b580      	push	{r7, lr}
 800c1e6:	b08a      	sub	sp, #40	; 0x28
 800c1e8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800c1ea:	2300      	movs	r3, #0
 800c1ec:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800c1ee:	f000 fb07 	bl	800c800 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800c1f2:	4b1c      	ldr	r3, [pc, #112]	; (800c264 <xTimerCreateTimerTask+0x80>)
 800c1f4:	681b      	ldr	r3, [r3, #0]
 800c1f6:	2b00      	cmp	r3, #0
 800c1f8:	d021      	beq.n	800c23e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800c1fa:	2300      	movs	r3, #0
 800c1fc:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800c1fe:	2300      	movs	r3, #0
 800c200:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800c202:	1d3a      	adds	r2, r7, #4
 800c204:	f107 0108 	add.w	r1, r7, #8
 800c208:	f107 030c 	add.w	r3, r7, #12
 800c20c:	4618      	mov	r0, r3
 800c20e:	f7fe f9f1 	bl	800a5f4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800c212:	6879      	ldr	r1, [r7, #4]
 800c214:	68bb      	ldr	r3, [r7, #8]
 800c216:	68fa      	ldr	r2, [r7, #12]
 800c218:	9202      	str	r2, [sp, #8]
 800c21a:	9301      	str	r3, [sp, #4]
 800c21c:	2302      	movs	r3, #2
 800c21e:	9300      	str	r3, [sp, #0]
 800c220:	2300      	movs	r3, #0
 800c222:	460a      	mov	r2, r1
 800c224:	4910      	ldr	r1, [pc, #64]	; (800c268 <xTimerCreateTimerTask+0x84>)
 800c226:	4811      	ldr	r0, [pc, #68]	; (800c26c <xTimerCreateTimerTask+0x88>)
 800c228:	f7fe ffd8 	bl	800b1dc <xTaskCreateStatic>
 800c22c:	4603      	mov	r3, r0
 800c22e:	4a10      	ldr	r2, [pc, #64]	; (800c270 <xTimerCreateTimerTask+0x8c>)
 800c230:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800c232:	4b0f      	ldr	r3, [pc, #60]	; (800c270 <xTimerCreateTimerTask+0x8c>)
 800c234:	681b      	ldr	r3, [r3, #0]
 800c236:	2b00      	cmp	r3, #0
 800c238:	d001      	beq.n	800c23e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800c23a:	2301      	movs	r3, #1
 800c23c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800c23e:	697b      	ldr	r3, [r7, #20]
 800c240:	2b00      	cmp	r3, #0
 800c242:	d10a      	bne.n	800c25a <xTimerCreateTimerTask+0x76>
	__asm volatile
 800c244:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c248:	f383 8811 	msr	BASEPRI, r3
 800c24c:	f3bf 8f6f 	isb	sy
 800c250:	f3bf 8f4f 	dsb	sy
 800c254:	613b      	str	r3, [r7, #16]
}
 800c256:	bf00      	nop
 800c258:	e7fe      	b.n	800c258 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800c25a:	697b      	ldr	r3, [r7, #20]
}
 800c25c:	4618      	mov	r0, r3
 800c25e:	3718      	adds	r7, #24
 800c260:	46bd      	mov	sp, r7
 800c262:	bd80      	pop	{r7, pc}
 800c264:	200019ec 	.word	0x200019ec
 800c268:	0800e7c0 	.word	0x0800e7c0
 800c26c:	0800c3a9 	.word	0x0800c3a9
 800c270:	200019f0 	.word	0x200019f0

0800c274 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800c274:	b580      	push	{r7, lr}
 800c276:	b08a      	sub	sp, #40	; 0x28
 800c278:	af00      	add	r7, sp, #0
 800c27a:	60f8      	str	r0, [r7, #12]
 800c27c:	60b9      	str	r1, [r7, #8]
 800c27e:	607a      	str	r2, [r7, #4]
 800c280:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800c282:	2300      	movs	r3, #0
 800c284:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800c286:	68fb      	ldr	r3, [r7, #12]
 800c288:	2b00      	cmp	r3, #0
 800c28a:	d10a      	bne.n	800c2a2 <xTimerGenericCommand+0x2e>
	__asm volatile
 800c28c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c290:	f383 8811 	msr	BASEPRI, r3
 800c294:	f3bf 8f6f 	isb	sy
 800c298:	f3bf 8f4f 	dsb	sy
 800c29c:	623b      	str	r3, [r7, #32]
}
 800c29e:	bf00      	nop
 800c2a0:	e7fe      	b.n	800c2a0 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800c2a2:	4b1a      	ldr	r3, [pc, #104]	; (800c30c <xTimerGenericCommand+0x98>)
 800c2a4:	681b      	ldr	r3, [r3, #0]
 800c2a6:	2b00      	cmp	r3, #0
 800c2a8:	d02a      	beq.n	800c300 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800c2aa:	68bb      	ldr	r3, [r7, #8]
 800c2ac:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800c2ae:	687b      	ldr	r3, [r7, #4]
 800c2b0:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800c2b2:	68fb      	ldr	r3, [r7, #12]
 800c2b4:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800c2b6:	68bb      	ldr	r3, [r7, #8]
 800c2b8:	2b05      	cmp	r3, #5
 800c2ba:	dc18      	bgt.n	800c2ee <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800c2bc:	f7ff feb2 	bl	800c024 <xTaskGetSchedulerState>
 800c2c0:	4603      	mov	r3, r0
 800c2c2:	2b02      	cmp	r3, #2
 800c2c4:	d109      	bne.n	800c2da <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800c2c6:	4b11      	ldr	r3, [pc, #68]	; (800c30c <xTimerGenericCommand+0x98>)
 800c2c8:	6818      	ldr	r0, [r3, #0]
 800c2ca:	f107 0110 	add.w	r1, r7, #16
 800c2ce:	2300      	movs	r3, #0
 800c2d0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c2d2:	f7fe fb9b 	bl	800aa0c <xQueueGenericSend>
 800c2d6:	6278      	str	r0, [r7, #36]	; 0x24
 800c2d8:	e012      	b.n	800c300 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800c2da:	4b0c      	ldr	r3, [pc, #48]	; (800c30c <xTimerGenericCommand+0x98>)
 800c2dc:	6818      	ldr	r0, [r3, #0]
 800c2de:	f107 0110 	add.w	r1, r7, #16
 800c2e2:	2300      	movs	r3, #0
 800c2e4:	2200      	movs	r2, #0
 800c2e6:	f7fe fb91 	bl	800aa0c <xQueueGenericSend>
 800c2ea:	6278      	str	r0, [r7, #36]	; 0x24
 800c2ec:	e008      	b.n	800c300 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800c2ee:	4b07      	ldr	r3, [pc, #28]	; (800c30c <xTimerGenericCommand+0x98>)
 800c2f0:	6818      	ldr	r0, [r3, #0]
 800c2f2:	f107 0110 	add.w	r1, r7, #16
 800c2f6:	2300      	movs	r3, #0
 800c2f8:	683a      	ldr	r2, [r7, #0]
 800c2fa:	f7fe fc85 	bl	800ac08 <xQueueGenericSendFromISR>
 800c2fe:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800c300:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800c302:	4618      	mov	r0, r3
 800c304:	3728      	adds	r7, #40	; 0x28
 800c306:	46bd      	mov	sp, r7
 800c308:	bd80      	pop	{r7, pc}
 800c30a:	bf00      	nop
 800c30c:	200019ec 	.word	0x200019ec

0800c310 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800c310:	b580      	push	{r7, lr}
 800c312:	b088      	sub	sp, #32
 800c314:	af02      	add	r7, sp, #8
 800c316:	6078      	str	r0, [r7, #4]
 800c318:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c31a:	4b22      	ldr	r3, [pc, #136]	; (800c3a4 <prvProcessExpiredTimer+0x94>)
 800c31c:	681b      	ldr	r3, [r3, #0]
 800c31e:	68db      	ldr	r3, [r3, #12]
 800c320:	68db      	ldr	r3, [r3, #12]
 800c322:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c324:	697b      	ldr	r3, [r7, #20]
 800c326:	3304      	adds	r3, #4
 800c328:	4618      	mov	r0, r3
 800c32a:	f7fe fa07 	bl	800a73c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c32e:	697b      	ldr	r3, [r7, #20]
 800c330:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c334:	f003 0304 	and.w	r3, r3, #4
 800c338:	2b00      	cmp	r3, #0
 800c33a:	d022      	beq.n	800c382 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800c33c:	697b      	ldr	r3, [r7, #20]
 800c33e:	699a      	ldr	r2, [r3, #24]
 800c340:	687b      	ldr	r3, [r7, #4]
 800c342:	18d1      	adds	r1, r2, r3
 800c344:	687b      	ldr	r3, [r7, #4]
 800c346:	683a      	ldr	r2, [r7, #0]
 800c348:	6978      	ldr	r0, [r7, #20]
 800c34a:	f000 f8d1 	bl	800c4f0 <prvInsertTimerInActiveList>
 800c34e:	4603      	mov	r3, r0
 800c350:	2b00      	cmp	r3, #0
 800c352:	d01f      	beq.n	800c394 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800c354:	2300      	movs	r3, #0
 800c356:	9300      	str	r3, [sp, #0]
 800c358:	2300      	movs	r3, #0
 800c35a:	687a      	ldr	r2, [r7, #4]
 800c35c:	2100      	movs	r1, #0
 800c35e:	6978      	ldr	r0, [r7, #20]
 800c360:	f7ff ff88 	bl	800c274 <xTimerGenericCommand>
 800c364:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800c366:	693b      	ldr	r3, [r7, #16]
 800c368:	2b00      	cmp	r3, #0
 800c36a:	d113      	bne.n	800c394 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800c36c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c370:	f383 8811 	msr	BASEPRI, r3
 800c374:	f3bf 8f6f 	isb	sy
 800c378:	f3bf 8f4f 	dsb	sy
 800c37c:	60fb      	str	r3, [r7, #12]
}
 800c37e:	bf00      	nop
 800c380:	e7fe      	b.n	800c380 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c382:	697b      	ldr	r3, [r7, #20]
 800c384:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c388:	f023 0301 	bic.w	r3, r3, #1
 800c38c:	b2da      	uxtb	r2, r3
 800c38e:	697b      	ldr	r3, [r7, #20]
 800c390:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c394:	697b      	ldr	r3, [r7, #20]
 800c396:	6a1b      	ldr	r3, [r3, #32]
 800c398:	6978      	ldr	r0, [r7, #20]
 800c39a:	4798      	blx	r3
}
 800c39c:	bf00      	nop
 800c39e:	3718      	adds	r7, #24
 800c3a0:	46bd      	mov	sp, r7
 800c3a2:	bd80      	pop	{r7, pc}
 800c3a4:	200019e4 	.word	0x200019e4

0800c3a8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800c3a8:	b580      	push	{r7, lr}
 800c3aa:	b084      	sub	sp, #16
 800c3ac:	af00      	add	r7, sp, #0
 800c3ae:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800c3b0:	f107 0308 	add.w	r3, r7, #8
 800c3b4:	4618      	mov	r0, r3
 800c3b6:	f000 f857 	bl	800c468 <prvGetNextExpireTime>
 800c3ba:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800c3bc:	68bb      	ldr	r3, [r7, #8]
 800c3be:	4619      	mov	r1, r3
 800c3c0:	68f8      	ldr	r0, [r7, #12]
 800c3c2:	f000 f803 	bl	800c3cc <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800c3c6:	f000 f8d5 	bl	800c574 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800c3ca:	e7f1      	b.n	800c3b0 <prvTimerTask+0x8>

0800c3cc <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800c3cc:	b580      	push	{r7, lr}
 800c3ce:	b084      	sub	sp, #16
 800c3d0:	af00      	add	r7, sp, #0
 800c3d2:	6078      	str	r0, [r7, #4]
 800c3d4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800c3d6:	f7ff fa43 	bl	800b860 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800c3da:	f107 0308 	add.w	r3, r7, #8
 800c3de:	4618      	mov	r0, r3
 800c3e0:	f000 f866 	bl	800c4b0 <prvSampleTimeNow>
 800c3e4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800c3e6:	68bb      	ldr	r3, [r7, #8]
 800c3e8:	2b00      	cmp	r3, #0
 800c3ea:	d130      	bne.n	800c44e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800c3ec:	683b      	ldr	r3, [r7, #0]
 800c3ee:	2b00      	cmp	r3, #0
 800c3f0:	d10a      	bne.n	800c408 <prvProcessTimerOrBlockTask+0x3c>
 800c3f2:	687a      	ldr	r2, [r7, #4]
 800c3f4:	68fb      	ldr	r3, [r7, #12]
 800c3f6:	429a      	cmp	r2, r3
 800c3f8:	d806      	bhi.n	800c408 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800c3fa:	f7ff fa3f 	bl	800b87c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800c3fe:	68f9      	ldr	r1, [r7, #12]
 800c400:	6878      	ldr	r0, [r7, #4]
 800c402:	f7ff ff85 	bl	800c310 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800c406:	e024      	b.n	800c452 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800c408:	683b      	ldr	r3, [r7, #0]
 800c40a:	2b00      	cmp	r3, #0
 800c40c:	d008      	beq.n	800c420 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800c40e:	4b13      	ldr	r3, [pc, #76]	; (800c45c <prvProcessTimerOrBlockTask+0x90>)
 800c410:	681b      	ldr	r3, [r3, #0]
 800c412:	681b      	ldr	r3, [r3, #0]
 800c414:	2b00      	cmp	r3, #0
 800c416:	d101      	bne.n	800c41c <prvProcessTimerOrBlockTask+0x50>
 800c418:	2301      	movs	r3, #1
 800c41a:	e000      	b.n	800c41e <prvProcessTimerOrBlockTask+0x52>
 800c41c:	2300      	movs	r3, #0
 800c41e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800c420:	4b0f      	ldr	r3, [pc, #60]	; (800c460 <prvProcessTimerOrBlockTask+0x94>)
 800c422:	6818      	ldr	r0, [r3, #0]
 800c424:	687a      	ldr	r2, [r7, #4]
 800c426:	68fb      	ldr	r3, [r7, #12]
 800c428:	1ad3      	subs	r3, r2, r3
 800c42a:	683a      	ldr	r2, [r7, #0]
 800c42c:	4619      	mov	r1, r3
 800c42e:	f7fe fea1 	bl	800b174 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800c432:	f7ff fa23 	bl	800b87c <xTaskResumeAll>
 800c436:	4603      	mov	r3, r0
 800c438:	2b00      	cmp	r3, #0
 800c43a:	d10a      	bne.n	800c452 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800c43c:	4b09      	ldr	r3, [pc, #36]	; (800c464 <prvProcessTimerOrBlockTask+0x98>)
 800c43e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c442:	601a      	str	r2, [r3, #0]
 800c444:	f3bf 8f4f 	dsb	sy
 800c448:	f3bf 8f6f 	isb	sy
}
 800c44c:	e001      	b.n	800c452 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800c44e:	f7ff fa15 	bl	800b87c <xTaskResumeAll>
}
 800c452:	bf00      	nop
 800c454:	3710      	adds	r7, #16
 800c456:	46bd      	mov	sp, r7
 800c458:	bd80      	pop	{r7, pc}
 800c45a:	bf00      	nop
 800c45c:	200019e8 	.word	0x200019e8
 800c460:	200019ec 	.word	0x200019ec
 800c464:	e000ed04 	.word	0xe000ed04

0800c468 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800c468:	b480      	push	{r7}
 800c46a:	b085      	sub	sp, #20
 800c46c:	af00      	add	r7, sp, #0
 800c46e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800c470:	4b0e      	ldr	r3, [pc, #56]	; (800c4ac <prvGetNextExpireTime+0x44>)
 800c472:	681b      	ldr	r3, [r3, #0]
 800c474:	681b      	ldr	r3, [r3, #0]
 800c476:	2b00      	cmp	r3, #0
 800c478:	d101      	bne.n	800c47e <prvGetNextExpireTime+0x16>
 800c47a:	2201      	movs	r2, #1
 800c47c:	e000      	b.n	800c480 <prvGetNextExpireTime+0x18>
 800c47e:	2200      	movs	r2, #0
 800c480:	687b      	ldr	r3, [r7, #4]
 800c482:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800c484:	687b      	ldr	r3, [r7, #4]
 800c486:	681b      	ldr	r3, [r3, #0]
 800c488:	2b00      	cmp	r3, #0
 800c48a:	d105      	bne.n	800c498 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800c48c:	4b07      	ldr	r3, [pc, #28]	; (800c4ac <prvGetNextExpireTime+0x44>)
 800c48e:	681b      	ldr	r3, [r3, #0]
 800c490:	68db      	ldr	r3, [r3, #12]
 800c492:	681b      	ldr	r3, [r3, #0]
 800c494:	60fb      	str	r3, [r7, #12]
 800c496:	e001      	b.n	800c49c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800c498:	2300      	movs	r3, #0
 800c49a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800c49c:	68fb      	ldr	r3, [r7, #12]
}
 800c49e:	4618      	mov	r0, r3
 800c4a0:	3714      	adds	r7, #20
 800c4a2:	46bd      	mov	sp, r7
 800c4a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4a8:	4770      	bx	lr
 800c4aa:	bf00      	nop
 800c4ac:	200019e4 	.word	0x200019e4

0800c4b0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800c4b0:	b580      	push	{r7, lr}
 800c4b2:	b084      	sub	sp, #16
 800c4b4:	af00      	add	r7, sp, #0
 800c4b6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800c4b8:	f7ff fa7e 	bl	800b9b8 <xTaskGetTickCount>
 800c4bc:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800c4be:	4b0b      	ldr	r3, [pc, #44]	; (800c4ec <prvSampleTimeNow+0x3c>)
 800c4c0:	681b      	ldr	r3, [r3, #0]
 800c4c2:	68fa      	ldr	r2, [r7, #12]
 800c4c4:	429a      	cmp	r2, r3
 800c4c6:	d205      	bcs.n	800c4d4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800c4c8:	f000 f936 	bl	800c738 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800c4cc:	687b      	ldr	r3, [r7, #4]
 800c4ce:	2201      	movs	r2, #1
 800c4d0:	601a      	str	r2, [r3, #0]
 800c4d2:	e002      	b.n	800c4da <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800c4d4:	687b      	ldr	r3, [r7, #4]
 800c4d6:	2200      	movs	r2, #0
 800c4d8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800c4da:	4a04      	ldr	r2, [pc, #16]	; (800c4ec <prvSampleTimeNow+0x3c>)
 800c4dc:	68fb      	ldr	r3, [r7, #12]
 800c4de:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800c4e0:	68fb      	ldr	r3, [r7, #12]
}
 800c4e2:	4618      	mov	r0, r3
 800c4e4:	3710      	adds	r7, #16
 800c4e6:	46bd      	mov	sp, r7
 800c4e8:	bd80      	pop	{r7, pc}
 800c4ea:	bf00      	nop
 800c4ec:	200019f4 	.word	0x200019f4

0800c4f0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800c4f0:	b580      	push	{r7, lr}
 800c4f2:	b086      	sub	sp, #24
 800c4f4:	af00      	add	r7, sp, #0
 800c4f6:	60f8      	str	r0, [r7, #12]
 800c4f8:	60b9      	str	r1, [r7, #8]
 800c4fa:	607a      	str	r2, [r7, #4]
 800c4fc:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800c4fe:	2300      	movs	r3, #0
 800c500:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800c502:	68fb      	ldr	r3, [r7, #12]
 800c504:	68ba      	ldr	r2, [r7, #8]
 800c506:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800c508:	68fb      	ldr	r3, [r7, #12]
 800c50a:	68fa      	ldr	r2, [r7, #12]
 800c50c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800c50e:	68ba      	ldr	r2, [r7, #8]
 800c510:	687b      	ldr	r3, [r7, #4]
 800c512:	429a      	cmp	r2, r3
 800c514:	d812      	bhi.n	800c53c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c516:	687a      	ldr	r2, [r7, #4]
 800c518:	683b      	ldr	r3, [r7, #0]
 800c51a:	1ad2      	subs	r2, r2, r3
 800c51c:	68fb      	ldr	r3, [r7, #12]
 800c51e:	699b      	ldr	r3, [r3, #24]
 800c520:	429a      	cmp	r2, r3
 800c522:	d302      	bcc.n	800c52a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800c524:	2301      	movs	r3, #1
 800c526:	617b      	str	r3, [r7, #20]
 800c528:	e01b      	b.n	800c562 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800c52a:	4b10      	ldr	r3, [pc, #64]	; (800c56c <prvInsertTimerInActiveList+0x7c>)
 800c52c:	681a      	ldr	r2, [r3, #0]
 800c52e:	68fb      	ldr	r3, [r7, #12]
 800c530:	3304      	adds	r3, #4
 800c532:	4619      	mov	r1, r3
 800c534:	4610      	mov	r0, r2
 800c536:	f7fe f8c8 	bl	800a6ca <vListInsert>
 800c53a:	e012      	b.n	800c562 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800c53c:	687a      	ldr	r2, [r7, #4]
 800c53e:	683b      	ldr	r3, [r7, #0]
 800c540:	429a      	cmp	r2, r3
 800c542:	d206      	bcs.n	800c552 <prvInsertTimerInActiveList+0x62>
 800c544:	68ba      	ldr	r2, [r7, #8]
 800c546:	683b      	ldr	r3, [r7, #0]
 800c548:	429a      	cmp	r2, r3
 800c54a:	d302      	bcc.n	800c552 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800c54c:	2301      	movs	r3, #1
 800c54e:	617b      	str	r3, [r7, #20]
 800c550:	e007      	b.n	800c562 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800c552:	4b07      	ldr	r3, [pc, #28]	; (800c570 <prvInsertTimerInActiveList+0x80>)
 800c554:	681a      	ldr	r2, [r3, #0]
 800c556:	68fb      	ldr	r3, [r7, #12]
 800c558:	3304      	adds	r3, #4
 800c55a:	4619      	mov	r1, r3
 800c55c:	4610      	mov	r0, r2
 800c55e:	f7fe f8b4 	bl	800a6ca <vListInsert>
		}
	}

	return xProcessTimerNow;
 800c562:	697b      	ldr	r3, [r7, #20]
}
 800c564:	4618      	mov	r0, r3
 800c566:	3718      	adds	r7, #24
 800c568:	46bd      	mov	sp, r7
 800c56a:	bd80      	pop	{r7, pc}
 800c56c:	200019e8 	.word	0x200019e8
 800c570:	200019e4 	.word	0x200019e4

0800c574 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800c574:	b580      	push	{r7, lr}
 800c576:	b08e      	sub	sp, #56	; 0x38
 800c578:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800c57a:	e0ca      	b.n	800c712 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800c57c:	687b      	ldr	r3, [r7, #4]
 800c57e:	2b00      	cmp	r3, #0
 800c580:	da18      	bge.n	800c5b4 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800c582:	1d3b      	adds	r3, r7, #4
 800c584:	3304      	adds	r3, #4
 800c586:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800c588:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c58a:	2b00      	cmp	r3, #0
 800c58c:	d10a      	bne.n	800c5a4 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800c58e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c592:	f383 8811 	msr	BASEPRI, r3
 800c596:	f3bf 8f6f 	isb	sy
 800c59a:	f3bf 8f4f 	dsb	sy
 800c59e:	61fb      	str	r3, [r7, #28]
}
 800c5a0:	bf00      	nop
 800c5a2:	e7fe      	b.n	800c5a2 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800c5a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c5a6:	681b      	ldr	r3, [r3, #0]
 800c5a8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c5aa:	6850      	ldr	r0, [r2, #4]
 800c5ac:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c5ae:	6892      	ldr	r2, [r2, #8]
 800c5b0:	4611      	mov	r1, r2
 800c5b2:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800c5b4:	687b      	ldr	r3, [r7, #4]
 800c5b6:	2b00      	cmp	r3, #0
 800c5b8:	f2c0 80aa 	blt.w	800c710 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800c5bc:	68fb      	ldr	r3, [r7, #12]
 800c5be:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800c5c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c5c2:	695b      	ldr	r3, [r3, #20]
 800c5c4:	2b00      	cmp	r3, #0
 800c5c6:	d004      	beq.n	800c5d2 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c5c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c5ca:	3304      	adds	r3, #4
 800c5cc:	4618      	mov	r0, r3
 800c5ce:	f7fe f8b5 	bl	800a73c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800c5d2:	463b      	mov	r3, r7
 800c5d4:	4618      	mov	r0, r3
 800c5d6:	f7ff ff6b 	bl	800c4b0 <prvSampleTimeNow>
 800c5da:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800c5dc:	687b      	ldr	r3, [r7, #4]
 800c5de:	2b09      	cmp	r3, #9
 800c5e0:	f200 8097 	bhi.w	800c712 <prvProcessReceivedCommands+0x19e>
 800c5e4:	a201      	add	r2, pc, #4	; (adr r2, 800c5ec <prvProcessReceivedCommands+0x78>)
 800c5e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c5ea:	bf00      	nop
 800c5ec:	0800c615 	.word	0x0800c615
 800c5f0:	0800c615 	.word	0x0800c615
 800c5f4:	0800c615 	.word	0x0800c615
 800c5f8:	0800c689 	.word	0x0800c689
 800c5fc:	0800c69d 	.word	0x0800c69d
 800c600:	0800c6e7 	.word	0x0800c6e7
 800c604:	0800c615 	.word	0x0800c615
 800c608:	0800c615 	.word	0x0800c615
 800c60c:	0800c689 	.word	0x0800c689
 800c610:	0800c69d 	.word	0x0800c69d
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800c614:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c616:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c61a:	f043 0301 	orr.w	r3, r3, #1
 800c61e:	b2da      	uxtb	r2, r3
 800c620:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c622:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800c626:	68ba      	ldr	r2, [r7, #8]
 800c628:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c62a:	699b      	ldr	r3, [r3, #24]
 800c62c:	18d1      	adds	r1, r2, r3
 800c62e:	68bb      	ldr	r3, [r7, #8]
 800c630:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c632:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c634:	f7ff ff5c 	bl	800c4f0 <prvInsertTimerInActiveList>
 800c638:	4603      	mov	r3, r0
 800c63a:	2b00      	cmp	r3, #0
 800c63c:	d069      	beq.n	800c712 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c63e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c640:	6a1b      	ldr	r3, [r3, #32]
 800c642:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c644:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c646:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c648:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c64c:	f003 0304 	and.w	r3, r3, #4
 800c650:	2b00      	cmp	r3, #0
 800c652:	d05e      	beq.n	800c712 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800c654:	68ba      	ldr	r2, [r7, #8]
 800c656:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c658:	699b      	ldr	r3, [r3, #24]
 800c65a:	441a      	add	r2, r3
 800c65c:	2300      	movs	r3, #0
 800c65e:	9300      	str	r3, [sp, #0]
 800c660:	2300      	movs	r3, #0
 800c662:	2100      	movs	r1, #0
 800c664:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c666:	f7ff fe05 	bl	800c274 <xTimerGenericCommand>
 800c66a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800c66c:	6a3b      	ldr	r3, [r7, #32]
 800c66e:	2b00      	cmp	r3, #0
 800c670:	d14f      	bne.n	800c712 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800c672:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c676:	f383 8811 	msr	BASEPRI, r3
 800c67a:	f3bf 8f6f 	isb	sy
 800c67e:	f3bf 8f4f 	dsb	sy
 800c682:	61bb      	str	r3, [r7, #24]
}
 800c684:	bf00      	nop
 800c686:	e7fe      	b.n	800c686 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c688:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c68a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c68e:	f023 0301 	bic.w	r3, r3, #1
 800c692:	b2da      	uxtb	r2, r3
 800c694:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c696:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800c69a:	e03a      	b.n	800c712 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800c69c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c69e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c6a2:	f043 0301 	orr.w	r3, r3, #1
 800c6a6:	b2da      	uxtb	r2, r3
 800c6a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c6aa:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800c6ae:	68ba      	ldr	r2, [r7, #8]
 800c6b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c6b2:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800c6b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c6b6:	699b      	ldr	r3, [r3, #24]
 800c6b8:	2b00      	cmp	r3, #0
 800c6ba:	d10a      	bne.n	800c6d2 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800c6bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c6c0:	f383 8811 	msr	BASEPRI, r3
 800c6c4:	f3bf 8f6f 	isb	sy
 800c6c8:	f3bf 8f4f 	dsb	sy
 800c6cc:	617b      	str	r3, [r7, #20]
}
 800c6ce:	bf00      	nop
 800c6d0:	e7fe      	b.n	800c6d0 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800c6d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c6d4:	699a      	ldr	r2, [r3, #24]
 800c6d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c6d8:	18d1      	adds	r1, r2, r3
 800c6da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c6dc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c6de:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c6e0:	f7ff ff06 	bl	800c4f0 <prvInsertTimerInActiveList>
					break;
 800c6e4:	e015      	b.n	800c712 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800c6e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c6e8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c6ec:	f003 0302 	and.w	r3, r3, #2
 800c6f0:	2b00      	cmp	r3, #0
 800c6f2:	d103      	bne.n	800c6fc <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800c6f4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c6f6:	f000 fbdb 	bl	800ceb0 <vPortFree>
 800c6fa:	e00a      	b.n	800c712 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c6fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c6fe:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c702:	f023 0301 	bic.w	r3, r3, #1
 800c706:	b2da      	uxtb	r2, r3
 800c708:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c70a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800c70e:	e000      	b.n	800c712 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800c710:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800c712:	4b08      	ldr	r3, [pc, #32]	; (800c734 <prvProcessReceivedCommands+0x1c0>)
 800c714:	681b      	ldr	r3, [r3, #0]
 800c716:	1d39      	adds	r1, r7, #4
 800c718:	2200      	movs	r2, #0
 800c71a:	4618      	mov	r0, r3
 800c71c:	f7fe fb10 	bl	800ad40 <xQueueReceive>
 800c720:	4603      	mov	r3, r0
 800c722:	2b00      	cmp	r3, #0
 800c724:	f47f af2a 	bne.w	800c57c <prvProcessReceivedCommands+0x8>
	}
}
 800c728:	bf00      	nop
 800c72a:	bf00      	nop
 800c72c:	3730      	adds	r7, #48	; 0x30
 800c72e:	46bd      	mov	sp, r7
 800c730:	bd80      	pop	{r7, pc}
 800c732:	bf00      	nop
 800c734:	200019ec 	.word	0x200019ec

0800c738 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800c738:	b580      	push	{r7, lr}
 800c73a:	b088      	sub	sp, #32
 800c73c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800c73e:	e048      	b.n	800c7d2 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800c740:	4b2d      	ldr	r3, [pc, #180]	; (800c7f8 <prvSwitchTimerLists+0xc0>)
 800c742:	681b      	ldr	r3, [r3, #0]
 800c744:	68db      	ldr	r3, [r3, #12]
 800c746:	681b      	ldr	r3, [r3, #0]
 800c748:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c74a:	4b2b      	ldr	r3, [pc, #172]	; (800c7f8 <prvSwitchTimerLists+0xc0>)
 800c74c:	681b      	ldr	r3, [r3, #0]
 800c74e:	68db      	ldr	r3, [r3, #12]
 800c750:	68db      	ldr	r3, [r3, #12]
 800c752:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c754:	68fb      	ldr	r3, [r7, #12]
 800c756:	3304      	adds	r3, #4
 800c758:	4618      	mov	r0, r3
 800c75a:	f7fd ffef 	bl	800a73c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c75e:	68fb      	ldr	r3, [r7, #12]
 800c760:	6a1b      	ldr	r3, [r3, #32]
 800c762:	68f8      	ldr	r0, [r7, #12]
 800c764:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c766:	68fb      	ldr	r3, [r7, #12]
 800c768:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c76c:	f003 0304 	and.w	r3, r3, #4
 800c770:	2b00      	cmp	r3, #0
 800c772:	d02e      	beq.n	800c7d2 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800c774:	68fb      	ldr	r3, [r7, #12]
 800c776:	699b      	ldr	r3, [r3, #24]
 800c778:	693a      	ldr	r2, [r7, #16]
 800c77a:	4413      	add	r3, r2
 800c77c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800c77e:	68ba      	ldr	r2, [r7, #8]
 800c780:	693b      	ldr	r3, [r7, #16]
 800c782:	429a      	cmp	r2, r3
 800c784:	d90e      	bls.n	800c7a4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800c786:	68fb      	ldr	r3, [r7, #12]
 800c788:	68ba      	ldr	r2, [r7, #8]
 800c78a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800c78c:	68fb      	ldr	r3, [r7, #12]
 800c78e:	68fa      	ldr	r2, [r7, #12]
 800c790:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800c792:	4b19      	ldr	r3, [pc, #100]	; (800c7f8 <prvSwitchTimerLists+0xc0>)
 800c794:	681a      	ldr	r2, [r3, #0]
 800c796:	68fb      	ldr	r3, [r7, #12]
 800c798:	3304      	adds	r3, #4
 800c79a:	4619      	mov	r1, r3
 800c79c:	4610      	mov	r0, r2
 800c79e:	f7fd ff94 	bl	800a6ca <vListInsert>
 800c7a2:	e016      	b.n	800c7d2 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800c7a4:	2300      	movs	r3, #0
 800c7a6:	9300      	str	r3, [sp, #0]
 800c7a8:	2300      	movs	r3, #0
 800c7aa:	693a      	ldr	r2, [r7, #16]
 800c7ac:	2100      	movs	r1, #0
 800c7ae:	68f8      	ldr	r0, [r7, #12]
 800c7b0:	f7ff fd60 	bl	800c274 <xTimerGenericCommand>
 800c7b4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800c7b6:	687b      	ldr	r3, [r7, #4]
 800c7b8:	2b00      	cmp	r3, #0
 800c7ba:	d10a      	bne.n	800c7d2 <prvSwitchTimerLists+0x9a>
	__asm volatile
 800c7bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c7c0:	f383 8811 	msr	BASEPRI, r3
 800c7c4:	f3bf 8f6f 	isb	sy
 800c7c8:	f3bf 8f4f 	dsb	sy
 800c7cc:	603b      	str	r3, [r7, #0]
}
 800c7ce:	bf00      	nop
 800c7d0:	e7fe      	b.n	800c7d0 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800c7d2:	4b09      	ldr	r3, [pc, #36]	; (800c7f8 <prvSwitchTimerLists+0xc0>)
 800c7d4:	681b      	ldr	r3, [r3, #0]
 800c7d6:	681b      	ldr	r3, [r3, #0]
 800c7d8:	2b00      	cmp	r3, #0
 800c7da:	d1b1      	bne.n	800c740 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800c7dc:	4b06      	ldr	r3, [pc, #24]	; (800c7f8 <prvSwitchTimerLists+0xc0>)
 800c7de:	681b      	ldr	r3, [r3, #0]
 800c7e0:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800c7e2:	4b06      	ldr	r3, [pc, #24]	; (800c7fc <prvSwitchTimerLists+0xc4>)
 800c7e4:	681b      	ldr	r3, [r3, #0]
 800c7e6:	4a04      	ldr	r2, [pc, #16]	; (800c7f8 <prvSwitchTimerLists+0xc0>)
 800c7e8:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800c7ea:	4a04      	ldr	r2, [pc, #16]	; (800c7fc <prvSwitchTimerLists+0xc4>)
 800c7ec:	697b      	ldr	r3, [r7, #20]
 800c7ee:	6013      	str	r3, [r2, #0]
}
 800c7f0:	bf00      	nop
 800c7f2:	3718      	adds	r7, #24
 800c7f4:	46bd      	mov	sp, r7
 800c7f6:	bd80      	pop	{r7, pc}
 800c7f8:	200019e4 	.word	0x200019e4
 800c7fc:	200019e8 	.word	0x200019e8

0800c800 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800c800:	b580      	push	{r7, lr}
 800c802:	b082      	sub	sp, #8
 800c804:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800c806:	f000 f965 	bl	800cad4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800c80a:	4b15      	ldr	r3, [pc, #84]	; (800c860 <prvCheckForValidListAndQueue+0x60>)
 800c80c:	681b      	ldr	r3, [r3, #0]
 800c80e:	2b00      	cmp	r3, #0
 800c810:	d120      	bne.n	800c854 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800c812:	4814      	ldr	r0, [pc, #80]	; (800c864 <prvCheckForValidListAndQueue+0x64>)
 800c814:	f7fd ff08 	bl	800a628 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800c818:	4813      	ldr	r0, [pc, #76]	; (800c868 <prvCheckForValidListAndQueue+0x68>)
 800c81a:	f7fd ff05 	bl	800a628 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800c81e:	4b13      	ldr	r3, [pc, #76]	; (800c86c <prvCheckForValidListAndQueue+0x6c>)
 800c820:	4a10      	ldr	r2, [pc, #64]	; (800c864 <prvCheckForValidListAndQueue+0x64>)
 800c822:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800c824:	4b12      	ldr	r3, [pc, #72]	; (800c870 <prvCheckForValidListAndQueue+0x70>)
 800c826:	4a10      	ldr	r2, [pc, #64]	; (800c868 <prvCheckForValidListAndQueue+0x68>)
 800c828:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800c82a:	2300      	movs	r3, #0
 800c82c:	9300      	str	r3, [sp, #0]
 800c82e:	4b11      	ldr	r3, [pc, #68]	; (800c874 <prvCheckForValidListAndQueue+0x74>)
 800c830:	4a11      	ldr	r2, [pc, #68]	; (800c878 <prvCheckForValidListAndQueue+0x78>)
 800c832:	2110      	movs	r1, #16
 800c834:	200a      	movs	r0, #10
 800c836:	f7fe f813 	bl	800a860 <xQueueGenericCreateStatic>
 800c83a:	4603      	mov	r3, r0
 800c83c:	4a08      	ldr	r2, [pc, #32]	; (800c860 <prvCheckForValidListAndQueue+0x60>)
 800c83e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800c840:	4b07      	ldr	r3, [pc, #28]	; (800c860 <prvCheckForValidListAndQueue+0x60>)
 800c842:	681b      	ldr	r3, [r3, #0]
 800c844:	2b00      	cmp	r3, #0
 800c846:	d005      	beq.n	800c854 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800c848:	4b05      	ldr	r3, [pc, #20]	; (800c860 <prvCheckForValidListAndQueue+0x60>)
 800c84a:	681b      	ldr	r3, [r3, #0]
 800c84c:	490b      	ldr	r1, [pc, #44]	; (800c87c <prvCheckForValidListAndQueue+0x7c>)
 800c84e:	4618      	mov	r0, r3
 800c850:	f7fe fc66 	bl	800b120 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800c854:	f000 f96e 	bl	800cb34 <vPortExitCritical>
}
 800c858:	bf00      	nop
 800c85a:	46bd      	mov	sp, r7
 800c85c:	bd80      	pop	{r7, pc}
 800c85e:	bf00      	nop
 800c860:	200019ec 	.word	0x200019ec
 800c864:	200019bc 	.word	0x200019bc
 800c868:	200019d0 	.word	0x200019d0
 800c86c:	200019e4 	.word	0x200019e4
 800c870:	200019e8 	.word	0x200019e8
 800c874:	20001a98 	.word	0x20001a98
 800c878:	200019f8 	.word	0x200019f8
 800c87c:	0800e7c8 	.word	0x0800e7c8

0800c880 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800c880:	b480      	push	{r7}
 800c882:	b085      	sub	sp, #20
 800c884:	af00      	add	r7, sp, #0
 800c886:	60f8      	str	r0, [r7, #12]
 800c888:	60b9      	str	r1, [r7, #8]
 800c88a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800c88c:	68fb      	ldr	r3, [r7, #12]
 800c88e:	3b04      	subs	r3, #4
 800c890:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800c892:	68fb      	ldr	r3, [r7, #12]
 800c894:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800c898:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c89a:	68fb      	ldr	r3, [r7, #12]
 800c89c:	3b04      	subs	r3, #4
 800c89e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800c8a0:	68bb      	ldr	r3, [r7, #8]
 800c8a2:	f023 0201 	bic.w	r2, r3, #1
 800c8a6:	68fb      	ldr	r3, [r7, #12]
 800c8a8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c8aa:	68fb      	ldr	r3, [r7, #12]
 800c8ac:	3b04      	subs	r3, #4
 800c8ae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800c8b0:	4a0c      	ldr	r2, [pc, #48]	; (800c8e4 <pxPortInitialiseStack+0x64>)
 800c8b2:	68fb      	ldr	r3, [r7, #12]
 800c8b4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800c8b6:	68fb      	ldr	r3, [r7, #12]
 800c8b8:	3b14      	subs	r3, #20
 800c8ba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800c8bc:	687a      	ldr	r2, [r7, #4]
 800c8be:	68fb      	ldr	r3, [r7, #12]
 800c8c0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800c8c2:	68fb      	ldr	r3, [r7, #12]
 800c8c4:	3b04      	subs	r3, #4
 800c8c6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800c8c8:	68fb      	ldr	r3, [r7, #12]
 800c8ca:	f06f 0202 	mvn.w	r2, #2
 800c8ce:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800c8d0:	68fb      	ldr	r3, [r7, #12]
 800c8d2:	3b20      	subs	r3, #32
 800c8d4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800c8d6:	68fb      	ldr	r3, [r7, #12]
}
 800c8d8:	4618      	mov	r0, r3
 800c8da:	3714      	adds	r7, #20
 800c8dc:	46bd      	mov	sp, r7
 800c8de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8e2:	4770      	bx	lr
 800c8e4:	0800c8e9 	.word	0x0800c8e9

0800c8e8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800c8e8:	b480      	push	{r7}
 800c8ea:	b085      	sub	sp, #20
 800c8ec:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800c8ee:	2300      	movs	r3, #0
 800c8f0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800c8f2:	4b12      	ldr	r3, [pc, #72]	; (800c93c <prvTaskExitError+0x54>)
 800c8f4:	681b      	ldr	r3, [r3, #0]
 800c8f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c8fa:	d00a      	beq.n	800c912 <prvTaskExitError+0x2a>
	__asm volatile
 800c8fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c900:	f383 8811 	msr	BASEPRI, r3
 800c904:	f3bf 8f6f 	isb	sy
 800c908:	f3bf 8f4f 	dsb	sy
 800c90c:	60fb      	str	r3, [r7, #12]
}
 800c90e:	bf00      	nop
 800c910:	e7fe      	b.n	800c910 <prvTaskExitError+0x28>
	__asm volatile
 800c912:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c916:	f383 8811 	msr	BASEPRI, r3
 800c91a:	f3bf 8f6f 	isb	sy
 800c91e:	f3bf 8f4f 	dsb	sy
 800c922:	60bb      	str	r3, [r7, #8]
}
 800c924:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800c926:	bf00      	nop
 800c928:	687b      	ldr	r3, [r7, #4]
 800c92a:	2b00      	cmp	r3, #0
 800c92c:	d0fc      	beq.n	800c928 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800c92e:	bf00      	nop
 800c930:	bf00      	nop
 800c932:	3714      	adds	r7, #20
 800c934:	46bd      	mov	sp, r7
 800c936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c93a:	4770      	bx	lr
 800c93c:	200004b4 	.word	0x200004b4

0800c940 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800c940:	4b07      	ldr	r3, [pc, #28]	; (800c960 <pxCurrentTCBConst2>)
 800c942:	6819      	ldr	r1, [r3, #0]
 800c944:	6808      	ldr	r0, [r1, #0]
 800c946:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c94a:	f380 8809 	msr	PSP, r0
 800c94e:	f3bf 8f6f 	isb	sy
 800c952:	f04f 0000 	mov.w	r0, #0
 800c956:	f380 8811 	msr	BASEPRI, r0
 800c95a:	4770      	bx	lr
 800c95c:	f3af 8000 	nop.w

0800c960 <pxCurrentTCBConst2>:
 800c960:	200014bc 	.word	0x200014bc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800c964:	bf00      	nop
 800c966:	bf00      	nop

0800c968 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800c968:	4808      	ldr	r0, [pc, #32]	; (800c98c <prvPortStartFirstTask+0x24>)
 800c96a:	6800      	ldr	r0, [r0, #0]
 800c96c:	6800      	ldr	r0, [r0, #0]
 800c96e:	f380 8808 	msr	MSP, r0
 800c972:	f04f 0000 	mov.w	r0, #0
 800c976:	f380 8814 	msr	CONTROL, r0
 800c97a:	b662      	cpsie	i
 800c97c:	b661      	cpsie	f
 800c97e:	f3bf 8f4f 	dsb	sy
 800c982:	f3bf 8f6f 	isb	sy
 800c986:	df00      	svc	0
 800c988:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800c98a:	bf00      	nop
 800c98c:	e000ed08 	.word	0xe000ed08

0800c990 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800c990:	b580      	push	{r7, lr}
 800c992:	b086      	sub	sp, #24
 800c994:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800c996:	4b46      	ldr	r3, [pc, #280]	; (800cab0 <xPortStartScheduler+0x120>)
 800c998:	681b      	ldr	r3, [r3, #0]
 800c99a:	4a46      	ldr	r2, [pc, #280]	; (800cab4 <xPortStartScheduler+0x124>)
 800c99c:	4293      	cmp	r3, r2
 800c99e:	d10a      	bne.n	800c9b6 <xPortStartScheduler+0x26>
	__asm volatile
 800c9a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c9a4:	f383 8811 	msr	BASEPRI, r3
 800c9a8:	f3bf 8f6f 	isb	sy
 800c9ac:	f3bf 8f4f 	dsb	sy
 800c9b0:	613b      	str	r3, [r7, #16]
}
 800c9b2:	bf00      	nop
 800c9b4:	e7fe      	b.n	800c9b4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800c9b6:	4b3e      	ldr	r3, [pc, #248]	; (800cab0 <xPortStartScheduler+0x120>)
 800c9b8:	681b      	ldr	r3, [r3, #0]
 800c9ba:	4a3f      	ldr	r2, [pc, #252]	; (800cab8 <xPortStartScheduler+0x128>)
 800c9bc:	4293      	cmp	r3, r2
 800c9be:	d10a      	bne.n	800c9d6 <xPortStartScheduler+0x46>
	__asm volatile
 800c9c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c9c4:	f383 8811 	msr	BASEPRI, r3
 800c9c8:	f3bf 8f6f 	isb	sy
 800c9cc:	f3bf 8f4f 	dsb	sy
 800c9d0:	60fb      	str	r3, [r7, #12]
}
 800c9d2:	bf00      	nop
 800c9d4:	e7fe      	b.n	800c9d4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800c9d6:	4b39      	ldr	r3, [pc, #228]	; (800cabc <xPortStartScheduler+0x12c>)
 800c9d8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800c9da:	697b      	ldr	r3, [r7, #20]
 800c9dc:	781b      	ldrb	r3, [r3, #0]
 800c9de:	b2db      	uxtb	r3, r3
 800c9e0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800c9e2:	697b      	ldr	r3, [r7, #20]
 800c9e4:	22ff      	movs	r2, #255	; 0xff
 800c9e6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800c9e8:	697b      	ldr	r3, [r7, #20]
 800c9ea:	781b      	ldrb	r3, [r3, #0]
 800c9ec:	b2db      	uxtb	r3, r3
 800c9ee:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800c9f0:	78fb      	ldrb	r3, [r7, #3]
 800c9f2:	b2db      	uxtb	r3, r3
 800c9f4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800c9f8:	b2da      	uxtb	r2, r3
 800c9fa:	4b31      	ldr	r3, [pc, #196]	; (800cac0 <xPortStartScheduler+0x130>)
 800c9fc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800c9fe:	4b31      	ldr	r3, [pc, #196]	; (800cac4 <xPortStartScheduler+0x134>)
 800ca00:	2207      	movs	r2, #7
 800ca02:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ca04:	e009      	b.n	800ca1a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800ca06:	4b2f      	ldr	r3, [pc, #188]	; (800cac4 <xPortStartScheduler+0x134>)
 800ca08:	681b      	ldr	r3, [r3, #0]
 800ca0a:	3b01      	subs	r3, #1
 800ca0c:	4a2d      	ldr	r2, [pc, #180]	; (800cac4 <xPortStartScheduler+0x134>)
 800ca0e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800ca10:	78fb      	ldrb	r3, [r7, #3]
 800ca12:	b2db      	uxtb	r3, r3
 800ca14:	005b      	lsls	r3, r3, #1
 800ca16:	b2db      	uxtb	r3, r3
 800ca18:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ca1a:	78fb      	ldrb	r3, [r7, #3]
 800ca1c:	b2db      	uxtb	r3, r3
 800ca1e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ca22:	2b80      	cmp	r3, #128	; 0x80
 800ca24:	d0ef      	beq.n	800ca06 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800ca26:	4b27      	ldr	r3, [pc, #156]	; (800cac4 <xPortStartScheduler+0x134>)
 800ca28:	681b      	ldr	r3, [r3, #0]
 800ca2a:	f1c3 0307 	rsb	r3, r3, #7
 800ca2e:	2b04      	cmp	r3, #4
 800ca30:	d00a      	beq.n	800ca48 <xPortStartScheduler+0xb8>
	__asm volatile
 800ca32:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca36:	f383 8811 	msr	BASEPRI, r3
 800ca3a:	f3bf 8f6f 	isb	sy
 800ca3e:	f3bf 8f4f 	dsb	sy
 800ca42:	60bb      	str	r3, [r7, #8]
}
 800ca44:	bf00      	nop
 800ca46:	e7fe      	b.n	800ca46 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800ca48:	4b1e      	ldr	r3, [pc, #120]	; (800cac4 <xPortStartScheduler+0x134>)
 800ca4a:	681b      	ldr	r3, [r3, #0]
 800ca4c:	021b      	lsls	r3, r3, #8
 800ca4e:	4a1d      	ldr	r2, [pc, #116]	; (800cac4 <xPortStartScheduler+0x134>)
 800ca50:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800ca52:	4b1c      	ldr	r3, [pc, #112]	; (800cac4 <xPortStartScheduler+0x134>)
 800ca54:	681b      	ldr	r3, [r3, #0]
 800ca56:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800ca5a:	4a1a      	ldr	r2, [pc, #104]	; (800cac4 <xPortStartScheduler+0x134>)
 800ca5c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800ca5e:	687b      	ldr	r3, [r7, #4]
 800ca60:	b2da      	uxtb	r2, r3
 800ca62:	697b      	ldr	r3, [r7, #20]
 800ca64:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800ca66:	4b18      	ldr	r3, [pc, #96]	; (800cac8 <xPortStartScheduler+0x138>)
 800ca68:	681b      	ldr	r3, [r3, #0]
 800ca6a:	4a17      	ldr	r2, [pc, #92]	; (800cac8 <xPortStartScheduler+0x138>)
 800ca6c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800ca70:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800ca72:	4b15      	ldr	r3, [pc, #84]	; (800cac8 <xPortStartScheduler+0x138>)
 800ca74:	681b      	ldr	r3, [r3, #0]
 800ca76:	4a14      	ldr	r2, [pc, #80]	; (800cac8 <xPortStartScheduler+0x138>)
 800ca78:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800ca7c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800ca7e:	f000 f8dd 	bl	800cc3c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800ca82:	4b12      	ldr	r3, [pc, #72]	; (800cacc <xPortStartScheduler+0x13c>)
 800ca84:	2200      	movs	r2, #0
 800ca86:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800ca88:	f000 f8fc 	bl	800cc84 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800ca8c:	4b10      	ldr	r3, [pc, #64]	; (800cad0 <xPortStartScheduler+0x140>)
 800ca8e:	681b      	ldr	r3, [r3, #0]
 800ca90:	4a0f      	ldr	r2, [pc, #60]	; (800cad0 <xPortStartScheduler+0x140>)
 800ca92:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800ca96:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800ca98:	f7ff ff66 	bl	800c968 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800ca9c:	f7ff f856 	bl	800bb4c <vTaskSwitchContext>
	prvTaskExitError();
 800caa0:	f7ff ff22 	bl	800c8e8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800caa4:	2300      	movs	r3, #0
}
 800caa6:	4618      	mov	r0, r3
 800caa8:	3718      	adds	r7, #24
 800caaa:	46bd      	mov	sp, r7
 800caac:	bd80      	pop	{r7, pc}
 800caae:	bf00      	nop
 800cab0:	e000ed00 	.word	0xe000ed00
 800cab4:	410fc271 	.word	0x410fc271
 800cab8:	410fc270 	.word	0x410fc270
 800cabc:	e000e400 	.word	0xe000e400
 800cac0:	20001ae8 	.word	0x20001ae8
 800cac4:	20001aec 	.word	0x20001aec
 800cac8:	e000ed20 	.word	0xe000ed20
 800cacc:	200004b4 	.word	0x200004b4
 800cad0:	e000ef34 	.word	0xe000ef34

0800cad4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800cad4:	b480      	push	{r7}
 800cad6:	b083      	sub	sp, #12
 800cad8:	af00      	add	r7, sp, #0
	__asm volatile
 800cada:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cade:	f383 8811 	msr	BASEPRI, r3
 800cae2:	f3bf 8f6f 	isb	sy
 800cae6:	f3bf 8f4f 	dsb	sy
 800caea:	607b      	str	r3, [r7, #4]
}
 800caec:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800caee:	4b0f      	ldr	r3, [pc, #60]	; (800cb2c <vPortEnterCritical+0x58>)
 800caf0:	681b      	ldr	r3, [r3, #0]
 800caf2:	3301      	adds	r3, #1
 800caf4:	4a0d      	ldr	r2, [pc, #52]	; (800cb2c <vPortEnterCritical+0x58>)
 800caf6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800caf8:	4b0c      	ldr	r3, [pc, #48]	; (800cb2c <vPortEnterCritical+0x58>)
 800cafa:	681b      	ldr	r3, [r3, #0]
 800cafc:	2b01      	cmp	r3, #1
 800cafe:	d10f      	bne.n	800cb20 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800cb00:	4b0b      	ldr	r3, [pc, #44]	; (800cb30 <vPortEnterCritical+0x5c>)
 800cb02:	681b      	ldr	r3, [r3, #0]
 800cb04:	b2db      	uxtb	r3, r3
 800cb06:	2b00      	cmp	r3, #0
 800cb08:	d00a      	beq.n	800cb20 <vPortEnterCritical+0x4c>
	__asm volatile
 800cb0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cb0e:	f383 8811 	msr	BASEPRI, r3
 800cb12:	f3bf 8f6f 	isb	sy
 800cb16:	f3bf 8f4f 	dsb	sy
 800cb1a:	603b      	str	r3, [r7, #0]
}
 800cb1c:	bf00      	nop
 800cb1e:	e7fe      	b.n	800cb1e <vPortEnterCritical+0x4a>
	}
}
 800cb20:	bf00      	nop
 800cb22:	370c      	adds	r7, #12
 800cb24:	46bd      	mov	sp, r7
 800cb26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb2a:	4770      	bx	lr
 800cb2c:	200004b4 	.word	0x200004b4
 800cb30:	e000ed04 	.word	0xe000ed04

0800cb34 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800cb34:	b480      	push	{r7}
 800cb36:	b083      	sub	sp, #12
 800cb38:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800cb3a:	4b12      	ldr	r3, [pc, #72]	; (800cb84 <vPortExitCritical+0x50>)
 800cb3c:	681b      	ldr	r3, [r3, #0]
 800cb3e:	2b00      	cmp	r3, #0
 800cb40:	d10a      	bne.n	800cb58 <vPortExitCritical+0x24>
	__asm volatile
 800cb42:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cb46:	f383 8811 	msr	BASEPRI, r3
 800cb4a:	f3bf 8f6f 	isb	sy
 800cb4e:	f3bf 8f4f 	dsb	sy
 800cb52:	607b      	str	r3, [r7, #4]
}
 800cb54:	bf00      	nop
 800cb56:	e7fe      	b.n	800cb56 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800cb58:	4b0a      	ldr	r3, [pc, #40]	; (800cb84 <vPortExitCritical+0x50>)
 800cb5a:	681b      	ldr	r3, [r3, #0]
 800cb5c:	3b01      	subs	r3, #1
 800cb5e:	4a09      	ldr	r2, [pc, #36]	; (800cb84 <vPortExitCritical+0x50>)
 800cb60:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800cb62:	4b08      	ldr	r3, [pc, #32]	; (800cb84 <vPortExitCritical+0x50>)
 800cb64:	681b      	ldr	r3, [r3, #0]
 800cb66:	2b00      	cmp	r3, #0
 800cb68:	d105      	bne.n	800cb76 <vPortExitCritical+0x42>
 800cb6a:	2300      	movs	r3, #0
 800cb6c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800cb6e:	683b      	ldr	r3, [r7, #0]
 800cb70:	f383 8811 	msr	BASEPRI, r3
}
 800cb74:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800cb76:	bf00      	nop
 800cb78:	370c      	adds	r7, #12
 800cb7a:	46bd      	mov	sp, r7
 800cb7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb80:	4770      	bx	lr
 800cb82:	bf00      	nop
 800cb84:	200004b4 	.word	0x200004b4
	...

0800cb90 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800cb90:	f3ef 8009 	mrs	r0, PSP
 800cb94:	f3bf 8f6f 	isb	sy
 800cb98:	4b15      	ldr	r3, [pc, #84]	; (800cbf0 <pxCurrentTCBConst>)
 800cb9a:	681a      	ldr	r2, [r3, #0]
 800cb9c:	f01e 0f10 	tst.w	lr, #16
 800cba0:	bf08      	it	eq
 800cba2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800cba6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cbaa:	6010      	str	r0, [r2, #0]
 800cbac:	e92d 0009 	stmdb	sp!, {r0, r3}
 800cbb0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800cbb4:	f380 8811 	msr	BASEPRI, r0
 800cbb8:	f3bf 8f4f 	dsb	sy
 800cbbc:	f3bf 8f6f 	isb	sy
 800cbc0:	f7fe ffc4 	bl	800bb4c <vTaskSwitchContext>
 800cbc4:	f04f 0000 	mov.w	r0, #0
 800cbc8:	f380 8811 	msr	BASEPRI, r0
 800cbcc:	bc09      	pop	{r0, r3}
 800cbce:	6819      	ldr	r1, [r3, #0]
 800cbd0:	6808      	ldr	r0, [r1, #0]
 800cbd2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cbd6:	f01e 0f10 	tst.w	lr, #16
 800cbda:	bf08      	it	eq
 800cbdc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800cbe0:	f380 8809 	msr	PSP, r0
 800cbe4:	f3bf 8f6f 	isb	sy
 800cbe8:	4770      	bx	lr
 800cbea:	bf00      	nop
 800cbec:	f3af 8000 	nop.w

0800cbf0 <pxCurrentTCBConst>:
 800cbf0:	200014bc 	.word	0x200014bc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800cbf4:	bf00      	nop
 800cbf6:	bf00      	nop

0800cbf8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800cbf8:	b580      	push	{r7, lr}
 800cbfa:	b082      	sub	sp, #8
 800cbfc:	af00      	add	r7, sp, #0
	__asm volatile
 800cbfe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc02:	f383 8811 	msr	BASEPRI, r3
 800cc06:	f3bf 8f6f 	isb	sy
 800cc0a:	f3bf 8f4f 	dsb	sy
 800cc0e:	607b      	str	r3, [r7, #4]
}
 800cc10:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800cc12:	f7fe fee1 	bl	800b9d8 <xTaskIncrementTick>
 800cc16:	4603      	mov	r3, r0
 800cc18:	2b00      	cmp	r3, #0
 800cc1a:	d003      	beq.n	800cc24 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800cc1c:	4b06      	ldr	r3, [pc, #24]	; (800cc38 <xPortSysTickHandler+0x40>)
 800cc1e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cc22:	601a      	str	r2, [r3, #0]
 800cc24:	2300      	movs	r3, #0
 800cc26:	603b      	str	r3, [r7, #0]
	__asm volatile
 800cc28:	683b      	ldr	r3, [r7, #0]
 800cc2a:	f383 8811 	msr	BASEPRI, r3
}
 800cc2e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800cc30:	bf00      	nop
 800cc32:	3708      	adds	r7, #8
 800cc34:	46bd      	mov	sp, r7
 800cc36:	bd80      	pop	{r7, pc}
 800cc38:	e000ed04 	.word	0xe000ed04

0800cc3c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800cc3c:	b480      	push	{r7}
 800cc3e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800cc40:	4b0b      	ldr	r3, [pc, #44]	; (800cc70 <vPortSetupTimerInterrupt+0x34>)
 800cc42:	2200      	movs	r2, #0
 800cc44:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800cc46:	4b0b      	ldr	r3, [pc, #44]	; (800cc74 <vPortSetupTimerInterrupt+0x38>)
 800cc48:	2200      	movs	r2, #0
 800cc4a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800cc4c:	4b0a      	ldr	r3, [pc, #40]	; (800cc78 <vPortSetupTimerInterrupt+0x3c>)
 800cc4e:	681b      	ldr	r3, [r3, #0]
 800cc50:	4a0a      	ldr	r2, [pc, #40]	; (800cc7c <vPortSetupTimerInterrupt+0x40>)
 800cc52:	fba2 2303 	umull	r2, r3, r2, r3
 800cc56:	099b      	lsrs	r3, r3, #6
 800cc58:	4a09      	ldr	r2, [pc, #36]	; (800cc80 <vPortSetupTimerInterrupt+0x44>)
 800cc5a:	3b01      	subs	r3, #1
 800cc5c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800cc5e:	4b04      	ldr	r3, [pc, #16]	; (800cc70 <vPortSetupTimerInterrupt+0x34>)
 800cc60:	2207      	movs	r2, #7
 800cc62:	601a      	str	r2, [r3, #0]
}
 800cc64:	bf00      	nop
 800cc66:	46bd      	mov	sp, r7
 800cc68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc6c:	4770      	bx	lr
 800cc6e:	bf00      	nop
 800cc70:	e000e010 	.word	0xe000e010
 800cc74:	e000e018 	.word	0xe000e018
 800cc78:	2000041c 	.word	0x2000041c
 800cc7c:	10624dd3 	.word	0x10624dd3
 800cc80:	e000e014 	.word	0xe000e014

0800cc84 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800cc84:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800cc94 <vPortEnableVFP+0x10>
 800cc88:	6801      	ldr	r1, [r0, #0]
 800cc8a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800cc8e:	6001      	str	r1, [r0, #0]
 800cc90:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800cc92:	bf00      	nop
 800cc94:	e000ed88 	.word	0xe000ed88

0800cc98 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800cc98:	b480      	push	{r7}
 800cc9a:	b085      	sub	sp, #20
 800cc9c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800cc9e:	f3ef 8305 	mrs	r3, IPSR
 800cca2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800cca4:	68fb      	ldr	r3, [r7, #12]
 800cca6:	2b0f      	cmp	r3, #15
 800cca8:	d914      	bls.n	800ccd4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800ccaa:	4a17      	ldr	r2, [pc, #92]	; (800cd08 <vPortValidateInterruptPriority+0x70>)
 800ccac:	68fb      	ldr	r3, [r7, #12]
 800ccae:	4413      	add	r3, r2
 800ccb0:	781b      	ldrb	r3, [r3, #0]
 800ccb2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800ccb4:	4b15      	ldr	r3, [pc, #84]	; (800cd0c <vPortValidateInterruptPriority+0x74>)
 800ccb6:	781b      	ldrb	r3, [r3, #0]
 800ccb8:	7afa      	ldrb	r2, [r7, #11]
 800ccba:	429a      	cmp	r2, r3
 800ccbc:	d20a      	bcs.n	800ccd4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800ccbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ccc2:	f383 8811 	msr	BASEPRI, r3
 800ccc6:	f3bf 8f6f 	isb	sy
 800ccca:	f3bf 8f4f 	dsb	sy
 800ccce:	607b      	str	r3, [r7, #4]
}
 800ccd0:	bf00      	nop
 800ccd2:	e7fe      	b.n	800ccd2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800ccd4:	4b0e      	ldr	r3, [pc, #56]	; (800cd10 <vPortValidateInterruptPriority+0x78>)
 800ccd6:	681b      	ldr	r3, [r3, #0]
 800ccd8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800ccdc:	4b0d      	ldr	r3, [pc, #52]	; (800cd14 <vPortValidateInterruptPriority+0x7c>)
 800ccde:	681b      	ldr	r3, [r3, #0]
 800cce0:	429a      	cmp	r2, r3
 800cce2:	d90a      	bls.n	800ccfa <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800cce4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cce8:	f383 8811 	msr	BASEPRI, r3
 800ccec:	f3bf 8f6f 	isb	sy
 800ccf0:	f3bf 8f4f 	dsb	sy
 800ccf4:	603b      	str	r3, [r7, #0]
}
 800ccf6:	bf00      	nop
 800ccf8:	e7fe      	b.n	800ccf8 <vPortValidateInterruptPriority+0x60>
	}
 800ccfa:	bf00      	nop
 800ccfc:	3714      	adds	r7, #20
 800ccfe:	46bd      	mov	sp, r7
 800cd00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd04:	4770      	bx	lr
 800cd06:	bf00      	nop
 800cd08:	e000e3f0 	.word	0xe000e3f0
 800cd0c:	20001ae8 	.word	0x20001ae8
 800cd10:	e000ed0c 	.word	0xe000ed0c
 800cd14:	20001aec 	.word	0x20001aec

0800cd18 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800cd18:	b580      	push	{r7, lr}
 800cd1a:	b08a      	sub	sp, #40	; 0x28
 800cd1c:	af00      	add	r7, sp, #0
 800cd1e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800cd20:	2300      	movs	r3, #0
 800cd22:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800cd24:	f7fe fd9c 	bl	800b860 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800cd28:	4b5b      	ldr	r3, [pc, #364]	; (800ce98 <pvPortMalloc+0x180>)
 800cd2a:	681b      	ldr	r3, [r3, #0]
 800cd2c:	2b00      	cmp	r3, #0
 800cd2e:	d101      	bne.n	800cd34 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800cd30:	f000 f920 	bl	800cf74 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800cd34:	4b59      	ldr	r3, [pc, #356]	; (800ce9c <pvPortMalloc+0x184>)
 800cd36:	681a      	ldr	r2, [r3, #0]
 800cd38:	687b      	ldr	r3, [r7, #4]
 800cd3a:	4013      	ands	r3, r2
 800cd3c:	2b00      	cmp	r3, #0
 800cd3e:	f040 8093 	bne.w	800ce68 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800cd42:	687b      	ldr	r3, [r7, #4]
 800cd44:	2b00      	cmp	r3, #0
 800cd46:	d01d      	beq.n	800cd84 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800cd48:	2208      	movs	r2, #8
 800cd4a:	687b      	ldr	r3, [r7, #4]
 800cd4c:	4413      	add	r3, r2
 800cd4e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800cd50:	687b      	ldr	r3, [r7, #4]
 800cd52:	f003 0307 	and.w	r3, r3, #7
 800cd56:	2b00      	cmp	r3, #0
 800cd58:	d014      	beq.n	800cd84 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800cd5a:	687b      	ldr	r3, [r7, #4]
 800cd5c:	f023 0307 	bic.w	r3, r3, #7
 800cd60:	3308      	adds	r3, #8
 800cd62:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800cd64:	687b      	ldr	r3, [r7, #4]
 800cd66:	f003 0307 	and.w	r3, r3, #7
 800cd6a:	2b00      	cmp	r3, #0
 800cd6c:	d00a      	beq.n	800cd84 <pvPortMalloc+0x6c>
	__asm volatile
 800cd6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cd72:	f383 8811 	msr	BASEPRI, r3
 800cd76:	f3bf 8f6f 	isb	sy
 800cd7a:	f3bf 8f4f 	dsb	sy
 800cd7e:	617b      	str	r3, [r7, #20]
}
 800cd80:	bf00      	nop
 800cd82:	e7fe      	b.n	800cd82 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800cd84:	687b      	ldr	r3, [r7, #4]
 800cd86:	2b00      	cmp	r3, #0
 800cd88:	d06e      	beq.n	800ce68 <pvPortMalloc+0x150>
 800cd8a:	4b45      	ldr	r3, [pc, #276]	; (800cea0 <pvPortMalloc+0x188>)
 800cd8c:	681b      	ldr	r3, [r3, #0]
 800cd8e:	687a      	ldr	r2, [r7, #4]
 800cd90:	429a      	cmp	r2, r3
 800cd92:	d869      	bhi.n	800ce68 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800cd94:	4b43      	ldr	r3, [pc, #268]	; (800cea4 <pvPortMalloc+0x18c>)
 800cd96:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800cd98:	4b42      	ldr	r3, [pc, #264]	; (800cea4 <pvPortMalloc+0x18c>)
 800cd9a:	681b      	ldr	r3, [r3, #0]
 800cd9c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800cd9e:	e004      	b.n	800cdaa <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800cda0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cda2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800cda4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cda6:	681b      	ldr	r3, [r3, #0]
 800cda8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800cdaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cdac:	685b      	ldr	r3, [r3, #4]
 800cdae:	687a      	ldr	r2, [r7, #4]
 800cdb0:	429a      	cmp	r2, r3
 800cdb2:	d903      	bls.n	800cdbc <pvPortMalloc+0xa4>
 800cdb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cdb6:	681b      	ldr	r3, [r3, #0]
 800cdb8:	2b00      	cmp	r3, #0
 800cdba:	d1f1      	bne.n	800cda0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800cdbc:	4b36      	ldr	r3, [pc, #216]	; (800ce98 <pvPortMalloc+0x180>)
 800cdbe:	681b      	ldr	r3, [r3, #0]
 800cdc0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800cdc2:	429a      	cmp	r2, r3
 800cdc4:	d050      	beq.n	800ce68 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800cdc6:	6a3b      	ldr	r3, [r7, #32]
 800cdc8:	681b      	ldr	r3, [r3, #0]
 800cdca:	2208      	movs	r2, #8
 800cdcc:	4413      	add	r3, r2
 800cdce:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800cdd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cdd2:	681a      	ldr	r2, [r3, #0]
 800cdd4:	6a3b      	ldr	r3, [r7, #32]
 800cdd6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800cdd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cdda:	685a      	ldr	r2, [r3, #4]
 800cddc:	687b      	ldr	r3, [r7, #4]
 800cdde:	1ad2      	subs	r2, r2, r3
 800cde0:	2308      	movs	r3, #8
 800cde2:	005b      	lsls	r3, r3, #1
 800cde4:	429a      	cmp	r2, r3
 800cde6:	d91f      	bls.n	800ce28 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800cde8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800cdea:	687b      	ldr	r3, [r7, #4]
 800cdec:	4413      	add	r3, r2
 800cdee:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800cdf0:	69bb      	ldr	r3, [r7, #24]
 800cdf2:	f003 0307 	and.w	r3, r3, #7
 800cdf6:	2b00      	cmp	r3, #0
 800cdf8:	d00a      	beq.n	800ce10 <pvPortMalloc+0xf8>
	__asm volatile
 800cdfa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cdfe:	f383 8811 	msr	BASEPRI, r3
 800ce02:	f3bf 8f6f 	isb	sy
 800ce06:	f3bf 8f4f 	dsb	sy
 800ce0a:	613b      	str	r3, [r7, #16]
}
 800ce0c:	bf00      	nop
 800ce0e:	e7fe      	b.n	800ce0e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800ce10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ce12:	685a      	ldr	r2, [r3, #4]
 800ce14:	687b      	ldr	r3, [r7, #4]
 800ce16:	1ad2      	subs	r2, r2, r3
 800ce18:	69bb      	ldr	r3, [r7, #24]
 800ce1a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800ce1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ce1e:	687a      	ldr	r2, [r7, #4]
 800ce20:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800ce22:	69b8      	ldr	r0, [r7, #24]
 800ce24:	f000 f908 	bl	800d038 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800ce28:	4b1d      	ldr	r3, [pc, #116]	; (800cea0 <pvPortMalloc+0x188>)
 800ce2a:	681a      	ldr	r2, [r3, #0]
 800ce2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ce2e:	685b      	ldr	r3, [r3, #4]
 800ce30:	1ad3      	subs	r3, r2, r3
 800ce32:	4a1b      	ldr	r2, [pc, #108]	; (800cea0 <pvPortMalloc+0x188>)
 800ce34:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800ce36:	4b1a      	ldr	r3, [pc, #104]	; (800cea0 <pvPortMalloc+0x188>)
 800ce38:	681a      	ldr	r2, [r3, #0]
 800ce3a:	4b1b      	ldr	r3, [pc, #108]	; (800cea8 <pvPortMalloc+0x190>)
 800ce3c:	681b      	ldr	r3, [r3, #0]
 800ce3e:	429a      	cmp	r2, r3
 800ce40:	d203      	bcs.n	800ce4a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800ce42:	4b17      	ldr	r3, [pc, #92]	; (800cea0 <pvPortMalloc+0x188>)
 800ce44:	681b      	ldr	r3, [r3, #0]
 800ce46:	4a18      	ldr	r2, [pc, #96]	; (800cea8 <pvPortMalloc+0x190>)
 800ce48:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800ce4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ce4c:	685a      	ldr	r2, [r3, #4]
 800ce4e:	4b13      	ldr	r3, [pc, #76]	; (800ce9c <pvPortMalloc+0x184>)
 800ce50:	681b      	ldr	r3, [r3, #0]
 800ce52:	431a      	orrs	r2, r3
 800ce54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ce56:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800ce58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ce5a:	2200      	movs	r2, #0
 800ce5c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800ce5e:	4b13      	ldr	r3, [pc, #76]	; (800ceac <pvPortMalloc+0x194>)
 800ce60:	681b      	ldr	r3, [r3, #0]
 800ce62:	3301      	adds	r3, #1
 800ce64:	4a11      	ldr	r2, [pc, #68]	; (800ceac <pvPortMalloc+0x194>)
 800ce66:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800ce68:	f7fe fd08 	bl	800b87c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800ce6c:	69fb      	ldr	r3, [r7, #28]
 800ce6e:	f003 0307 	and.w	r3, r3, #7
 800ce72:	2b00      	cmp	r3, #0
 800ce74:	d00a      	beq.n	800ce8c <pvPortMalloc+0x174>
	__asm volatile
 800ce76:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce7a:	f383 8811 	msr	BASEPRI, r3
 800ce7e:	f3bf 8f6f 	isb	sy
 800ce82:	f3bf 8f4f 	dsb	sy
 800ce86:	60fb      	str	r3, [r7, #12]
}
 800ce88:	bf00      	nop
 800ce8a:	e7fe      	b.n	800ce8a <pvPortMalloc+0x172>
	return pvReturn;
 800ce8c:	69fb      	ldr	r3, [r7, #28]
}
 800ce8e:	4618      	mov	r0, r3
 800ce90:	3728      	adds	r7, #40	; 0x28
 800ce92:	46bd      	mov	sp, r7
 800ce94:	bd80      	pop	{r7, pc}
 800ce96:	bf00      	nop
 800ce98:	200056f8 	.word	0x200056f8
 800ce9c:	2000570c 	.word	0x2000570c
 800cea0:	200056fc 	.word	0x200056fc
 800cea4:	200056f0 	.word	0x200056f0
 800cea8:	20005700 	.word	0x20005700
 800ceac:	20005704 	.word	0x20005704

0800ceb0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800ceb0:	b580      	push	{r7, lr}
 800ceb2:	b086      	sub	sp, #24
 800ceb4:	af00      	add	r7, sp, #0
 800ceb6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800ceb8:	687b      	ldr	r3, [r7, #4]
 800ceba:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800cebc:	687b      	ldr	r3, [r7, #4]
 800cebe:	2b00      	cmp	r3, #0
 800cec0:	d04d      	beq.n	800cf5e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800cec2:	2308      	movs	r3, #8
 800cec4:	425b      	negs	r3, r3
 800cec6:	697a      	ldr	r2, [r7, #20]
 800cec8:	4413      	add	r3, r2
 800ceca:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800cecc:	697b      	ldr	r3, [r7, #20]
 800cece:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800ced0:	693b      	ldr	r3, [r7, #16]
 800ced2:	685a      	ldr	r2, [r3, #4]
 800ced4:	4b24      	ldr	r3, [pc, #144]	; (800cf68 <vPortFree+0xb8>)
 800ced6:	681b      	ldr	r3, [r3, #0]
 800ced8:	4013      	ands	r3, r2
 800ceda:	2b00      	cmp	r3, #0
 800cedc:	d10a      	bne.n	800cef4 <vPortFree+0x44>
	__asm volatile
 800cede:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cee2:	f383 8811 	msr	BASEPRI, r3
 800cee6:	f3bf 8f6f 	isb	sy
 800ceea:	f3bf 8f4f 	dsb	sy
 800ceee:	60fb      	str	r3, [r7, #12]
}
 800cef0:	bf00      	nop
 800cef2:	e7fe      	b.n	800cef2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800cef4:	693b      	ldr	r3, [r7, #16]
 800cef6:	681b      	ldr	r3, [r3, #0]
 800cef8:	2b00      	cmp	r3, #0
 800cefa:	d00a      	beq.n	800cf12 <vPortFree+0x62>
	__asm volatile
 800cefc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf00:	f383 8811 	msr	BASEPRI, r3
 800cf04:	f3bf 8f6f 	isb	sy
 800cf08:	f3bf 8f4f 	dsb	sy
 800cf0c:	60bb      	str	r3, [r7, #8]
}
 800cf0e:	bf00      	nop
 800cf10:	e7fe      	b.n	800cf10 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800cf12:	693b      	ldr	r3, [r7, #16]
 800cf14:	685a      	ldr	r2, [r3, #4]
 800cf16:	4b14      	ldr	r3, [pc, #80]	; (800cf68 <vPortFree+0xb8>)
 800cf18:	681b      	ldr	r3, [r3, #0]
 800cf1a:	4013      	ands	r3, r2
 800cf1c:	2b00      	cmp	r3, #0
 800cf1e:	d01e      	beq.n	800cf5e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800cf20:	693b      	ldr	r3, [r7, #16]
 800cf22:	681b      	ldr	r3, [r3, #0]
 800cf24:	2b00      	cmp	r3, #0
 800cf26:	d11a      	bne.n	800cf5e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800cf28:	693b      	ldr	r3, [r7, #16]
 800cf2a:	685a      	ldr	r2, [r3, #4]
 800cf2c:	4b0e      	ldr	r3, [pc, #56]	; (800cf68 <vPortFree+0xb8>)
 800cf2e:	681b      	ldr	r3, [r3, #0]
 800cf30:	43db      	mvns	r3, r3
 800cf32:	401a      	ands	r2, r3
 800cf34:	693b      	ldr	r3, [r7, #16]
 800cf36:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800cf38:	f7fe fc92 	bl	800b860 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800cf3c:	693b      	ldr	r3, [r7, #16]
 800cf3e:	685a      	ldr	r2, [r3, #4]
 800cf40:	4b0a      	ldr	r3, [pc, #40]	; (800cf6c <vPortFree+0xbc>)
 800cf42:	681b      	ldr	r3, [r3, #0]
 800cf44:	4413      	add	r3, r2
 800cf46:	4a09      	ldr	r2, [pc, #36]	; (800cf6c <vPortFree+0xbc>)
 800cf48:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800cf4a:	6938      	ldr	r0, [r7, #16]
 800cf4c:	f000 f874 	bl	800d038 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800cf50:	4b07      	ldr	r3, [pc, #28]	; (800cf70 <vPortFree+0xc0>)
 800cf52:	681b      	ldr	r3, [r3, #0]
 800cf54:	3301      	adds	r3, #1
 800cf56:	4a06      	ldr	r2, [pc, #24]	; (800cf70 <vPortFree+0xc0>)
 800cf58:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800cf5a:	f7fe fc8f 	bl	800b87c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800cf5e:	bf00      	nop
 800cf60:	3718      	adds	r7, #24
 800cf62:	46bd      	mov	sp, r7
 800cf64:	bd80      	pop	{r7, pc}
 800cf66:	bf00      	nop
 800cf68:	2000570c 	.word	0x2000570c
 800cf6c:	200056fc 	.word	0x200056fc
 800cf70:	20005708 	.word	0x20005708

0800cf74 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800cf74:	b480      	push	{r7}
 800cf76:	b085      	sub	sp, #20
 800cf78:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800cf7a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800cf7e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800cf80:	4b27      	ldr	r3, [pc, #156]	; (800d020 <prvHeapInit+0xac>)
 800cf82:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800cf84:	68fb      	ldr	r3, [r7, #12]
 800cf86:	f003 0307 	and.w	r3, r3, #7
 800cf8a:	2b00      	cmp	r3, #0
 800cf8c:	d00c      	beq.n	800cfa8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800cf8e:	68fb      	ldr	r3, [r7, #12]
 800cf90:	3307      	adds	r3, #7
 800cf92:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800cf94:	68fb      	ldr	r3, [r7, #12]
 800cf96:	f023 0307 	bic.w	r3, r3, #7
 800cf9a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800cf9c:	68ba      	ldr	r2, [r7, #8]
 800cf9e:	68fb      	ldr	r3, [r7, #12]
 800cfa0:	1ad3      	subs	r3, r2, r3
 800cfa2:	4a1f      	ldr	r2, [pc, #124]	; (800d020 <prvHeapInit+0xac>)
 800cfa4:	4413      	add	r3, r2
 800cfa6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800cfa8:	68fb      	ldr	r3, [r7, #12]
 800cfaa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800cfac:	4a1d      	ldr	r2, [pc, #116]	; (800d024 <prvHeapInit+0xb0>)
 800cfae:	687b      	ldr	r3, [r7, #4]
 800cfb0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800cfb2:	4b1c      	ldr	r3, [pc, #112]	; (800d024 <prvHeapInit+0xb0>)
 800cfb4:	2200      	movs	r2, #0
 800cfb6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800cfb8:	687b      	ldr	r3, [r7, #4]
 800cfba:	68ba      	ldr	r2, [r7, #8]
 800cfbc:	4413      	add	r3, r2
 800cfbe:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800cfc0:	2208      	movs	r2, #8
 800cfc2:	68fb      	ldr	r3, [r7, #12]
 800cfc4:	1a9b      	subs	r3, r3, r2
 800cfc6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800cfc8:	68fb      	ldr	r3, [r7, #12]
 800cfca:	f023 0307 	bic.w	r3, r3, #7
 800cfce:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800cfd0:	68fb      	ldr	r3, [r7, #12]
 800cfd2:	4a15      	ldr	r2, [pc, #84]	; (800d028 <prvHeapInit+0xb4>)
 800cfd4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800cfd6:	4b14      	ldr	r3, [pc, #80]	; (800d028 <prvHeapInit+0xb4>)
 800cfd8:	681b      	ldr	r3, [r3, #0]
 800cfda:	2200      	movs	r2, #0
 800cfdc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800cfde:	4b12      	ldr	r3, [pc, #72]	; (800d028 <prvHeapInit+0xb4>)
 800cfe0:	681b      	ldr	r3, [r3, #0]
 800cfe2:	2200      	movs	r2, #0
 800cfe4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800cfe6:	687b      	ldr	r3, [r7, #4]
 800cfe8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800cfea:	683b      	ldr	r3, [r7, #0]
 800cfec:	68fa      	ldr	r2, [r7, #12]
 800cfee:	1ad2      	subs	r2, r2, r3
 800cff0:	683b      	ldr	r3, [r7, #0]
 800cff2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800cff4:	4b0c      	ldr	r3, [pc, #48]	; (800d028 <prvHeapInit+0xb4>)
 800cff6:	681a      	ldr	r2, [r3, #0]
 800cff8:	683b      	ldr	r3, [r7, #0]
 800cffa:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800cffc:	683b      	ldr	r3, [r7, #0]
 800cffe:	685b      	ldr	r3, [r3, #4]
 800d000:	4a0a      	ldr	r2, [pc, #40]	; (800d02c <prvHeapInit+0xb8>)
 800d002:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d004:	683b      	ldr	r3, [r7, #0]
 800d006:	685b      	ldr	r3, [r3, #4]
 800d008:	4a09      	ldr	r2, [pc, #36]	; (800d030 <prvHeapInit+0xbc>)
 800d00a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800d00c:	4b09      	ldr	r3, [pc, #36]	; (800d034 <prvHeapInit+0xc0>)
 800d00e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800d012:	601a      	str	r2, [r3, #0]
}
 800d014:	bf00      	nop
 800d016:	3714      	adds	r7, #20
 800d018:	46bd      	mov	sp, r7
 800d01a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d01e:	4770      	bx	lr
 800d020:	20001af0 	.word	0x20001af0
 800d024:	200056f0 	.word	0x200056f0
 800d028:	200056f8 	.word	0x200056f8
 800d02c:	20005700 	.word	0x20005700
 800d030:	200056fc 	.word	0x200056fc
 800d034:	2000570c 	.word	0x2000570c

0800d038 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800d038:	b480      	push	{r7}
 800d03a:	b085      	sub	sp, #20
 800d03c:	af00      	add	r7, sp, #0
 800d03e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800d040:	4b28      	ldr	r3, [pc, #160]	; (800d0e4 <prvInsertBlockIntoFreeList+0xac>)
 800d042:	60fb      	str	r3, [r7, #12]
 800d044:	e002      	b.n	800d04c <prvInsertBlockIntoFreeList+0x14>
 800d046:	68fb      	ldr	r3, [r7, #12]
 800d048:	681b      	ldr	r3, [r3, #0]
 800d04a:	60fb      	str	r3, [r7, #12]
 800d04c:	68fb      	ldr	r3, [r7, #12]
 800d04e:	681b      	ldr	r3, [r3, #0]
 800d050:	687a      	ldr	r2, [r7, #4]
 800d052:	429a      	cmp	r2, r3
 800d054:	d8f7      	bhi.n	800d046 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800d056:	68fb      	ldr	r3, [r7, #12]
 800d058:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800d05a:	68fb      	ldr	r3, [r7, #12]
 800d05c:	685b      	ldr	r3, [r3, #4]
 800d05e:	68ba      	ldr	r2, [r7, #8]
 800d060:	4413      	add	r3, r2
 800d062:	687a      	ldr	r2, [r7, #4]
 800d064:	429a      	cmp	r2, r3
 800d066:	d108      	bne.n	800d07a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800d068:	68fb      	ldr	r3, [r7, #12]
 800d06a:	685a      	ldr	r2, [r3, #4]
 800d06c:	687b      	ldr	r3, [r7, #4]
 800d06e:	685b      	ldr	r3, [r3, #4]
 800d070:	441a      	add	r2, r3
 800d072:	68fb      	ldr	r3, [r7, #12]
 800d074:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800d076:	68fb      	ldr	r3, [r7, #12]
 800d078:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800d07a:	687b      	ldr	r3, [r7, #4]
 800d07c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800d07e:	687b      	ldr	r3, [r7, #4]
 800d080:	685b      	ldr	r3, [r3, #4]
 800d082:	68ba      	ldr	r2, [r7, #8]
 800d084:	441a      	add	r2, r3
 800d086:	68fb      	ldr	r3, [r7, #12]
 800d088:	681b      	ldr	r3, [r3, #0]
 800d08a:	429a      	cmp	r2, r3
 800d08c:	d118      	bne.n	800d0c0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800d08e:	68fb      	ldr	r3, [r7, #12]
 800d090:	681a      	ldr	r2, [r3, #0]
 800d092:	4b15      	ldr	r3, [pc, #84]	; (800d0e8 <prvInsertBlockIntoFreeList+0xb0>)
 800d094:	681b      	ldr	r3, [r3, #0]
 800d096:	429a      	cmp	r2, r3
 800d098:	d00d      	beq.n	800d0b6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800d09a:	687b      	ldr	r3, [r7, #4]
 800d09c:	685a      	ldr	r2, [r3, #4]
 800d09e:	68fb      	ldr	r3, [r7, #12]
 800d0a0:	681b      	ldr	r3, [r3, #0]
 800d0a2:	685b      	ldr	r3, [r3, #4]
 800d0a4:	441a      	add	r2, r3
 800d0a6:	687b      	ldr	r3, [r7, #4]
 800d0a8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800d0aa:	68fb      	ldr	r3, [r7, #12]
 800d0ac:	681b      	ldr	r3, [r3, #0]
 800d0ae:	681a      	ldr	r2, [r3, #0]
 800d0b0:	687b      	ldr	r3, [r7, #4]
 800d0b2:	601a      	str	r2, [r3, #0]
 800d0b4:	e008      	b.n	800d0c8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800d0b6:	4b0c      	ldr	r3, [pc, #48]	; (800d0e8 <prvInsertBlockIntoFreeList+0xb0>)
 800d0b8:	681a      	ldr	r2, [r3, #0]
 800d0ba:	687b      	ldr	r3, [r7, #4]
 800d0bc:	601a      	str	r2, [r3, #0]
 800d0be:	e003      	b.n	800d0c8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800d0c0:	68fb      	ldr	r3, [r7, #12]
 800d0c2:	681a      	ldr	r2, [r3, #0]
 800d0c4:	687b      	ldr	r3, [r7, #4]
 800d0c6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800d0c8:	68fa      	ldr	r2, [r7, #12]
 800d0ca:	687b      	ldr	r3, [r7, #4]
 800d0cc:	429a      	cmp	r2, r3
 800d0ce:	d002      	beq.n	800d0d6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800d0d0:	68fb      	ldr	r3, [r7, #12]
 800d0d2:	687a      	ldr	r2, [r7, #4]
 800d0d4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d0d6:	bf00      	nop
 800d0d8:	3714      	adds	r7, #20
 800d0da:	46bd      	mov	sp, r7
 800d0dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0e0:	4770      	bx	lr
 800d0e2:	bf00      	nop
 800d0e4:	200056f0 	.word	0x200056f0
 800d0e8:	200056f8 	.word	0x200056f8

0800d0ec <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800d0ec:	b580      	push	{r7, lr}
 800d0ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800d0f0:	2200      	movs	r2, #0
 800d0f2:	4912      	ldr	r1, [pc, #72]	; (800d13c <MX_USB_DEVICE_Init+0x50>)
 800d0f4:	4812      	ldr	r0, [pc, #72]	; (800d140 <MX_USB_DEVICE_Init+0x54>)
 800d0f6:	f7fb fdc1 	bl	8008c7c <USBD_Init>
 800d0fa:	4603      	mov	r3, r0
 800d0fc:	2b00      	cmp	r3, #0
 800d0fe:	d001      	beq.n	800d104 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800d100:	f7f4 fcf2 	bl	8001ae8 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800d104:	490f      	ldr	r1, [pc, #60]	; (800d144 <MX_USB_DEVICE_Init+0x58>)
 800d106:	480e      	ldr	r0, [pc, #56]	; (800d140 <MX_USB_DEVICE_Init+0x54>)
 800d108:	f7fb fde8 	bl	8008cdc <USBD_RegisterClass>
 800d10c:	4603      	mov	r3, r0
 800d10e:	2b00      	cmp	r3, #0
 800d110:	d001      	beq.n	800d116 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800d112:	f7f4 fce9 	bl	8001ae8 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800d116:	490c      	ldr	r1, [pc, #48]	; (800d148 <MX_USB_DEVICE_Init+0x5c>)
 800d118:	4809      	ldr	r0, [pc, #36]	; (800d140 <MX_USB_DEVICE_Init+0x54>)
 800d11a:	f7fb fcd9 	bl	8008ad0 <USBD_CDC_RegisterInterface>
 800d11e:	4603      	mov	r3, r0
 800d120:	2b00      	cmp	r3, #0
 800d122:	d001      	beq.n	800d128 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800d124:	f7f4 fce0 	bl	8001ae8 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800d128:	4805      	ldr	r0, [pc, #20]	; (800d140 <MX_USB_DEVICE_Init+0x54>)
 800d12a:	f7fb fe0d 	bl	8008d48 <USBD_Start>
 800d12e:	4603      	mov	r3, r0
 800d130:	2b00      	cmp	r3, #0
 800d132:	d001      	beq.n	800d138 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800d134:	f7f4 fcd8 	bl	8001ae8 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800d138:	bf00      	nop
 800d13a:	bd80      	pop	{r7, pc}
 800d13c:	200004cc 	.word	0x200004cc
 800d140:	20005710 	.word	0x20005710
 800d144:	20000434 	.word	0x20000434
 800d148:	200004b8 	.word	0x200004b8

0800d14c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800d14c:	b580      	push	{r7, lr}
 800d14e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800d150:	2200      	movs	r2, #0
 800d152:	4905      	ldr	r1, [pc, #20]	; (800d168 <CDC_Init_FS+0x1c>)
 800d154:	4805      	ldr	r0, [pc, #20]	; (800d16c <CDC_Init_FS+0x20>)
 800d156:	f7fb fcd5 	bl	8008b04 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800d15a:	4905      	ldr	r1, [pc, #20]	; (800d170 <CDC_Init_FS+0x24>)
 800d15c:	4803      	ldr	r0, [pc, #12]	; (800d16c <CDC_Init_FS+0x20>)
 800d15e:	f7fb fcf3 	bl	8008b48 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800d162:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800d164:	4618      	mov	r0, r3
 800d166:	bd80      	pop	{r7, pc}
 800d168:	20005dec 	.word	0x20005dec
 800d16c:	20005710 	.word	0x20005710
 800d170:	200059ec 	.word	0x200059ec

0800d174 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800d174:	b480      	push	{r7}
 800d176:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800d178:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800d17a:	4618      	mov	r0, r3
 800d17c:	46bd      	mov	sp, r7
 800d17e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d182:	4770      	bx	lr

0800d184 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800d184:	b480      	push	{r7}
 800d186:	b083      	sub	sp, #12
 800d188:	af00      	add	r7, sp, #0
 800d18a:	4603      	mov	r3, r0
 800d18c:	6039      	str	r1, [r7, #0]
 800d18e:	71fb      	strb	r3, [r7, #7]
 800d190:	4613      	mov	r3, r2
 800d192:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800d194:	79fb      	ldrb	r3, [r7, #7]
 800d196:	2b23      	cmp	r3, #35	; 0x23
 800d198:	d84a      	bhi.n	800d230 <CDC_Control_FS+0xac>
 800d19a:	a201      	add	r2, pc, #4	; (adr r2, 800d1a0 <CDC_Control_FS+0x1c>)
 800d19c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d1a0:	0800d231 	.word	0x0800d231
 800d1a4:	0800d231 	.word	0x0800d231
 800d1a8:	0800d231 	.word	0x0800d231
 800d1ac:	0800d231 	.word	0x0800d231
 800d1b0:	0800d231 	.word	0x0800d231
 800d1b4:	0800d231 	.word	0x0800d231
 800d1b8:	0800d231 	.word	0x0800d231
 800d1bc:	0800d231 	.word	0x0800d231
 800d1c0:	0800d231 	.word	0x0800d231
 800d1c4:	0800d231 	.word	0x0800d231
 800d1c8:	0800d231 	.word	0x0800d231
 800d1cc:	0800d231 	.word	0x0800d231
 800d1d0:	0800d231 	.word	0x0800d231
 800d1d4:	0800d231 	.word	0x0800d231
 800d1d8:	0800d231 	.word	0x0800d231
 800d1dc:	0800d231 	.word	0x0800d231
 800d1e0:	0800d231 	.word	0x0800d231
 800d1e4:	0800d231 	.word	0x0800d231
 800d1e8:	0800d231 	.word	0x0800d231
 800d1ec:	0800d231 	.word	0x0800d231
 800d1f0:	0800d231 	.word	0x0800d231
 800d1f4:	0800d231 	.word	0x0800d231
 800d1f8:	0800d231 	.word	0x0800d231
 800d1fc:	0800d231 	.word	0x0800d231
 800d200:	0800d231 	.word	0x0800d231
 800d204:	0800d231 	.word	0x0800d231
 800d208:	0800d231 	.word	0x0800d231
 800d20c:	0800d231 	.word	0x0800d231
 800d210:	0800d231 	.word	0x0800d231
 800d214:	0800d231 	.word	0x0800d231
 800d218:	0800d231 	.word	0x0800d231
 800d21c:	0800d231 	.word	0x0800d231
 800d220:	0800d231 	.word	0x0800d231
 800d224:	0800d231 	.word	0x0800d231
 800d228:	0800d231 	.word	0x0800d231
 800d22c:	0800d231 	.word	0x0800d231
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800d230:	bf00      	nop
  }

  return (USBD_OK);
 800d232:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800d234:	4618      	mov	r0, r3
 800d236:	370c      	adds	r7, #12
 800d238:	46bd      	mov	sp, r7
 800d23a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d23e:	4770      	bx	lr

0800d240 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800d240:	b580      	push	{r7, lr}
 800d242:	b082      	sub	sp, #8
 800d244:	af00      	add	r7, sp, #0
 800d246:	6078      	str	r0, [r7, #4]
 800d248:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800d24a:	6879      	ldr	r1, [r7, #4]
 800d24c:	4805      	ldr	r0, [pc, #20]	; (800d264 <CDC_Receive_FS+0x24>)
 800d24e:	f7fb fc7b 	bl	8008b48 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800d252:	4804      	ldr	r0, [pc, #16]	; (800d264 <CDC_Receive_FS+0x24>)
 800d254:	f7fb fcdc 	bl	8008c10 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800d258:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800d25a:	4618      	mov	r0, r3
 800d25c:	3708      	adds	r7, #8
 800d25e:	46bd      	mov	sp, r7
 800d260:	bd80      	pop	{r7, pc}
 800d262:	bf00      	nop
 800d264:	20005710 	.word	0x20005710

0800d268 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800d268:	b580      	push	{r7, lr}
 800d26a:	b084      	sub	sp, #16
 800d26c:	af00      	add	r7, sp, #0
 800d26e:	6078      	str	r0, [r7, #4]
 800d270:	460b      	mov	r3, r1
 800d272:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800d274:	2300      	movs	r3, #0
 800d276:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800d278:	4b0d      	ldr	r3, [pc, #52]	; (800d2b0 <CDC_Transmit_FS+0x48>)
 800d27a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d27e:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800d280:	68bb      	ldr	r3, [r7, #8]
 800d282:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800d286:	2b00      	cmp	r3, #0
 800d288:	d001      	beq.n	800d28e <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800d28a:	2301      	movs	r3, #1
 800d28c:	e00b      	b.n	800d2a6 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800d28e:	887b      	ldrh	r3, [r7, #2]
 800d290:	461a      	mov	r2, r3
 800d292:	6879      	ldr	r1, [r7, #4]
 800d294:	4806      	ldr	r0, [pc, #24]	; (800d2b0 <CDC_Transmit_FS+0x48>)
 800d296:	f7fb fc35 	bl	8008b04 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800d29a:	4805      	ldr	r0, [pc, #20]	; (800d2b0 <CDC_Transmit_FS+0x48>)
 800d29c:	f7fb fc72 	bl	8008b84 <USBD_CDC_TransmitPacket>
 800d2a0:	4603      	mov	r3, r0
 800d2a2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800d2a4:	7bfb      	ldrb	r3, [r7, #15]
}
 800d2a6:	4618      	mov	r0, r3
 800d2a8:	3710      	adds	r7, #16
 800d2aa:	46bd      	mov	sp, r7
 800d2ac:	bd80      	pop	{r7, pc}
 800d2ae:	bf00      	nop
 800d2b0:	20005710 	.word	0x20005710

0800d2b4 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800d2b4:	b480      	push	{r7}
 800d2b6:	b087      	sub	sp, #28
 800d2b8:	af00      	add	r7, sp, #0
 800d2ba:	60f8      	str	r0, [r7, #12]
 800d2bc:	60b9      	str	r1, [r7, #8]
 800d2be:	4613      	mov	r3, r2
 800d2c0:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800d2c2:	2300      	movs	r3, #0
 800d2c4:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800d2c6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800d2ca:	4618      	mov	r0, r3
 800d2cc:	371c      	adds	r7, #28
 800d2ce:	46bd      	mov	sp, r7
 800d2d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2d4:	4770      	bx	lr
	...

0800d2d8 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d2d8:	b480      	push	{r7}
 800d2da:	b083      	sub	sp, #12
 800d2dc:	af00      	add	r7, sp, #0
 800d2de:	4603      	mov	r3, r0
 800d2e0:	6039      	str	r1, [r7, #0]
 800d2e2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800d2e4:	683b      	ldr	r3, [r7, #0]
 800d2e6:	2212      	movs	r2, #18
 800d2e8:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800d2ea:	4b03      	ldr	r3, [pc, #12]	; (800d2f8 <USBD_FS_DeviceDescriptor+0x20>)
}
 800d2ec:	4618      	mov	r0, r3
 800d2ee:	370c      	adds	r7, #12
 800d2f0:	46bd      	mov	sp, r7
 800d2f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2f6:	4770      	bx	lr
 800d2f8:	200004e8 	.word	0x200004e8

0800d2fc <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d2fc:	b480      	push	{r7}
 800d2fe:	b083      	sub	sp, #12
 800d300:	af00      	add	r7, sp, #0
 800d302:	4603      	mov	r3, r0
 800d304:	6039      	str	r1, [r7, #0]
 800d306:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800d308:	683b      	ldr	r3, [r7, #0]
 800d30a:	2204      	movs	r2, #4
 800d30c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800d30e:	4b03      	ldr	r3, [pc, #12]	; (800d31c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800d310:	4618      	mov	r0, r3
 800d312:	370c      	adds	r7, #12
 800d314:	46bd      	mov	sp, r7
 800d316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d31a:	4770      	bx	lr
 800d31c:	200004fc 	.word	0x200004fc

0800d320 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d320:	b580      	push	{r7, lr}
 800d322:	b082      	sub	sp, #8
 800d324:	af00      	add	r7, sp, #0
 800d326:	4603      	mov	r3, r0
 800d328:	6039      	str	r1, [r7, #0]
 800d32a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800d32c:	79fb      	ldrb	r3, [r7, #7]
 800d32e:	2b00      	cmp	r3, #0
 800d330:	d105      	bne.n	800d33e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800d332:	683a      	ldr	r2, [r7, #0]
 800d334:	4907      	ldr	r1, [pc, #28]	; (800d354 <USBD_FS_ProductStrDescriptor+0x34>)
 800d336:	4808      	ldr	r0, [pc, #32]	; (800d358 <USBD_FS_ProductStrDescriptor+0x38>)
 800d338:	f7fc feb2 	bl	800a0a0 <USBD_GetString>
 800d33c:	e004      	b.n	800d348 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800d33e:	683a      	ldr	r2, [r7, #0]
 800d340:	4904      	ldr	r1, [pc, #16]	; (800d354 <USBD_FS_ProductStrDescriptor+0x34>)
 800d342:	4805      	ldr	r0, [pc, #20]	; (800d358 <USBD_FS_ProductStrDescriptor+0x38>)
 800d344:	f7fc feac 	bl	800a0a0 <USBD_GetString>
  }
  return USBD_StrDesc;
 800d348:	4b02      	ldr	r3, [pc, #8]	; (800d354 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800d34a:	4618      	mov	r0, r3
 800d34c:	3708      	adds	r7, #8
 800d34e:	46bd      	mov	sp, r7
 800d350:	bd80      	pop	{r7, pc}
 800d352:	bf00      	nop
 800d354:	200061ec 	.word	0x200061ec
 800d358:	0800e7d0 	.word	0x0800e7d0

0800d35c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d35c:	b580      	push	{r7, lr}
 800d35e:	b082      	sub	sp, #8
 800d360:	af00      	add	r7, sp, #0
 800d362:	4603      	mov	r3, r0
 800d364:	6039      	str	r1, [r7, #0]
 800d366:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800d368:	683a      	ldr	r2, [r7, #0]
 800d36a:	4904      	ldr	r1, [pc, #16]	; (800d37c <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800d36c:	4804      	ldr	r0, [pc, #16]	; (800d380 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800d36e:	f7fc fe97 	bl	800a0a0 <USBD_GetString>
  return USBD_StrDesc;
 800d372:	4b02      	ldr	r3, [pc, #8]	; (800d37c <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800d374:	4618      	mov	r0, r3
 800d376:	3708      	adds	r7, #8
 800d378:	46bd      	mov	sp, r7
 800d37a:	bd80      	pop	{r7, pc}
 800d37c:	200061ec 	.word	0x200061ec
 800d380:	0800e7e8 	.word	0x0800e7e8

0800d384 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d384:	b580      	push	{r7, lr}
 800d386:	b082      	sub	sp, #8
 800d388:	af00      	add	r7, sp, #0
 800d38a:	4603      	mov	r3, r0
 800d38c:	6039      	str	r1, [r7, #0]
 800d38e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800d390:	683b      	ldr	r3, [r7, #0]
 800d392:	221a      	movs	r2, #26
 800d394:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800d396:	f000 f843 	bl	800d420 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800d39a:	4b02      	ldr	r3, [pc, #8]	; (800d3a4 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800d39c:	4618      	mov	r0, r3
 800d39e:	3708      	adds	r7, #8
 800d3a0:	46bd      	mov	sp, r7
 800d3a2:	bd80      	pop	{r7, pc}
 800d3a4:	20000500 	.word	0x20000500

0800d3a8 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d3a8:	b580      	push	{r7, lr}
 800d3aa:	b082      	sub	sp, #8
 800d3ac:	af00      	add	r7, sp, #0
 800d3ae:	4603      	mov	r3, r0
 800d3b0:	6039      	str	r1, [r7, #0]
 800d3b2:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800d3b4:	79fb      	ldrb	r3, [r7, #7]
 800d3b6:	2b00      	cmp	r3, #0
 800d3b8:	d105      	bne.n	800d3c6 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800d3ba:	683a      	ldr	r2, [r7, #0]
 800d3bc:	4907      	ldr	r1, [pc, #28]	; (800d3dc <USBD_FS_ConfigStrDescriptor+0x34>)
 800d3be:	4808      	ldr	r0, [pc, #32]	; (800d3e0 <USBD_FS_ConfigStrDescriptor+0x38>)
 800d3c0:	f7fc fe6e 	bl	800a0a0 <USBD_GetString>
 800d3c4:	e004      	b.n	800d3d0 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800d3c6:	683a      	ldr	r2, [r7, #0]
 800d3c8:	4904      	ldr	r1, [pc, #16]	; (800d3dc <USBD_FS_ConfigStrDescriptor+0x34>)
 800d3ca:	4805      	ldr	r0, [pc, #20]	; (800d3e0 <USBD_FS_ConfigStrDescriptor+0x38>)
 800d3cc:	f7fc fe68 	bl	800a0a0 <USBD_GetString>
  }
  return USBD_StrDesc;
 800d3d0:	4b02      	ldr	r3, [pc, #8]	; (800d3dc <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800d3d2:	4618      	mov	r0, r3
 800d3d4:	3708      	adds	r7, #8
 800d3d6:	46bd      	mov	sp, r7
 800d3d8:	bd80      	pop	{r7, pc}
 800d3da:	bf00      	nop
 800d3dc:	200061ec 	.word	0x200061ec
 800d3e0:	0800e7fc 	.word	0x0800e7fc

0800d3e4 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d3e4:	b580      	push	{r7, lr}
 800d3e6:	b082      	sub	sp, #8
 800d3e8:	af00      	add	r7, sp, #0
 800d3ea:	4603      	mov	r3, r0
 800d3ec:	6039      	str	r1, [r7, #0]
 800d3ee:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800d3f0:	79fb      	ldrb	r3, [r7, #7]
 800d3f2:	2b00      	cmp	r3, #0
 800d3f4:	d105      	bne.n	800d402 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800d3f6:	683a      	ldr	r2, [r7, #0]
 800d3f8:	4907      	ldr	r1, [pc, #28]	; (800d418 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800d3fa:	4808      	ldr	r0, [pc, #32]	; (800d41c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800d3fc:	f7fc fe50 	bl	800a0a0 <USBD_GetString>
 800d400:	e004      	b.n	800d40c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800d402:	683a      	ldr	r2, [r7, #0]
 800d404:	4904      	ldr	r1, [pc, #16]	; (800d418 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800d406:	4805      	ldr	r0, [pc, #20]	; (800d41c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800d408:	f7fc fe4a 	bl	800a0a0 <USBD_GetString>
  }
  return USBD_StrDesc;
 800d40c:	4b02      	ldr	r3, [pc, #8]	; (800d418 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800d40e:	4618      	mov	r0, r3
 800d410:	3708      	adds	r7, #8
 800d412:	46bd      	mov	sp, r7
 800d414:	bd80      	pop	{r7, pc}
 800d416:	bf00      	nop
 800d418:	200061ec 	.word	0x200061ec
 800d41c:	0800e808 	.word	0x0800e808

0800d420 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800d420:	b580      	push	{r7, lr}
 800d422:	b084      	sub	sp, #16
 800d424:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800d426:	4b0f      	ldr	r3, [pc, #60]	; (800d464 <Get_SerialNum+0x44>)
 800d428:	681b      	ldr	r3, [r3, #0]
 800d42a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800d42c:	4b0e      	ldr	r3, [pc, #56]	; (800d468 <Get_SerialNum+0x48>)
 800d42e:	681b      	ldr	r3, [r3, #0]
 800d430:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800d432:	4b0e      	ldr	r3, [pc, #56]	; (800d46c <Get_SerialNum+0x4c>)
 800d434:	681b      	ldr	r3, [r3, #0]
 800d436:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800d438:	68fa      	ldr	r2, [r7, #12]
 800d43a:	687b      	ldr	r3, [r7, #4]
 800d43c:	4413      	add	r3, r2
 800d43e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800d440:	68fb      	ldr	r3, [r7, #12]
 800d442:	2b00      	cmp	r3, #0
 800d444:	d009      	beq.n	800d45a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800d446:	2208      	movs	r2, #8
 800d448:	4909      	ldr	r1, [pc, #36]	; (800d470 <Get_SerialNum+0x50>)
 800d44a:	68f8      	ldr	r0, [r7, #12]
 800d44c:	f000 f814 	bl	800d478 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800d450:	2204      	movs	r2, #4
 800d452:	4908      	ldr	r1, [pc, #32]	; (800d474 <Get_SerialNum+0x54>)
 800d454:	68b8      	ldr	r0, [r7, #8]
 800d456:	f000 f80f 	bl	800d478 <IntToUnicode>
  }
}
 800d45a:	bf00      	nop
 800d45c:	3710      	adds	r7, #16
 800d45e:	46bd      	mov	sp, r7
 800d460:	bd80      	pop	{r7, pc}
 800d462:	bf00      	nop
 800d464:	1fff7a10 	.word	0x1fff7a10
 800d468:	1fff7a14 	.word	0x1fff7a14
 800d46c:	1fff7a18 	.word	0x1fff7a18
 800d470:	20000502 	.word	0x20000502
 800d474:	20000512 	.word	0x20000512

0800d478 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800d478:	b480      	push	{r7}
 800d47a:	b087      	sub	sp, #28
 800d47c:	af00      	add	r7, sp, #0
 800d47e:	60f8      	str	r0, [r7, #12]
 800d480:	60b9      	str	r1, [r7, #8]
 800d482:	4613      	mov	r3, r2
 800d484:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800d486:	2300      	movs	r3, #0
 800d488:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800d48a:	2300      	movs	r3, #0
 800d48c:	75fb      	strb	r3, [r7, #23]
 800d48e:	e027      	b.n	800d4e0 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800d490:	68fb      	ldr	r3, [r7, #12]
 800d492:	0f1b      	lsrs	r3, r3, #28
 800d494:	2b09      	cmp	r3, #9
 800d496:	d80b      	bhi.n	800d4b0 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800d498:	68fb      	ldr	r3, [r7, #12]
 800d49a:	0f1b      	lsrs	r3, r3, #28
 800d49c:	b2da      	uxtb	r2, r3
 800d49e:	7dfb      	ldrb	r3, [r7, #23]
 800d4a0:	005b      	lsls	r3, r3, #1
 800d4a2:	4619      	mov	r1, r3
 800d4a4:	68bb      	ldr	r3, [r7, #8]
 800d4a6:	440b      	add	r3, r1
 800d4a8:	3230      	adds	r2, #48	; 0x30
 800d4aa:	b2d2      	uxtb	r2, r2
 800d4ac:	701a      	strb	r2, [r3, #0]
 800d4ae:	e00a      	b.n	800d4c6 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800d4b0:	68fb      	ldr	r3, [r7, #12]
 800d4b2:	0f1b      	lsrs	r3, r3, #28
 800d4b4:	b2da      	uxtb	r2, r3
 800d4b6:	7dfb      	ldrb	r3, [r7, #23]
 800d4b8:	005b      	lsls	r3, r3, #1
 800d4ba:	4619      	mov	r1, r3
 800d4bc:	68bb      	ldr	r3, [r7, #8]
 800d4be:	440b      	add	r3, r1
 800d4c0:	3237      	adds	r2, #55	; 0x37
 800d4c2:	b2d2      	uxtb	r2, r2
 800d4c4:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800d4c6:	68fb      	ldr	r3, [r7, #12]
 800d4c8:	011b      	lsls	r3, r3, #4
 800d4ca:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800d4cc:	7dfb      	ldrb	r3, [r7, #23]
 800d4ce:	005b      	lsls	r3, r3, #1
 800d4d0:	3301      	adds	r3, #1
 800d4d2:	68ba      	ldr	r2, [r7, #8]
 800d4d4:	4413      	add	r3, r2
 800d4d6:	2200      	movs	r2, #0
 800d4d8:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800d4da:	7dfb      	ldrb	r3, [r7, #23]
 800d4dc:	3301      	adds	r3, #1
 800d4de:	75fb      	strb	r3, [r7, #23]
 800d4e0:	7dfa      	ldrb	r2, [r7, #23]
 800d4e2:	79fb      	ldrb	r3, [r7, #7]
 800d4e4:	429a      	cmp	r2, r3
 800d4e6:	d3d3      	bcc.n	800d490 <IntToUnicode+0x18>
  }
}
 800d4e8:	bf00      	nop
 800d4ea:	bf00      	nop
 800d4ec:	371c      	adds	r7, #28
 800d4ee:	46bd      	mov	sp, r7
 800d4f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4f4:	4770      	bx	lr
	...

0800d4f8 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800d4f8:	b580      	push	{r7, lr}
 800d4fa:	b08a      	sub	sp, #40	; 0x28
 800d4fc:	af00      	add	r7, sp, #0
 800d4fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d500:	f107 0314 	add.w	r3, r7, #20
 800d504:	2200      	movs	r2, #0
 800d506:	601a      	str	r2, [r3, #0]
 800d508:	605a      	str	r2, [r3, #4]
 800d50a:	609a      	str	r2, [r3, #8]
 800d50c:	60da      	str	r2, [r3, #12]
 800d50e:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800d510:	687b      	ldr	r3, [r7, #4]
 800d512:	681b      	ldr	r3, [r3, #0]
 800d514:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800d518:	d13a      	bne.n	800d590 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800d51a:	2300      	movs	r3, #0
 800d51c:	613b      	str	r3, [r7, #16]
 800d51e:	4b1e      	ldr	r3, [pc, #120]	; (800d598 <HAL_PCD_MspInit+0xa0>)
 800d520:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d522:	4a1d      	ldr	r2, [pc, #116]	; (800d598 <HAL_PCD_MspInit+0xa0>)
 800d524:	f043 0301 	orr.w	r3, r3, #1
 800d528:	6313      	str	r3, [r2, #48]	; 0x30
 800d52a:	4b1b      	ldr	r3, [pc, #108]	; (800d598 <HAL_PCD_MspInit+0xa0>)
 800d52c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d52e:	f003 0301 	and.w	r3, r3, #1
 800d532:	613b      	str	r3, [r7, #16]
 800d534:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800d536:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800d53a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d53c:	2302      	movs	r3, #2
 800d53e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d540:	2300      	movs	r3, #0
 800d542:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d544:	2303      	movs	r3, #3
 800d546:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800d548:	230a      	movs	r3, #10
 800d54a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d54c:	f107 0314 	add.w	r3, r7, #20
 800d550:	4619      	mov	r1, r3
 800d552:	4812      	ldr	r0, [pc, #72]	; (800d59c <HAL_PCD_MspInit+0xa4>)
 800d554:	f7f4 fe8e 	bl	8002274 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800d558:	4b0f      	ldr	r3, [pc, #60]	; (800d598 <HAL_PCD_MspInit+0xa0>)
 800d55a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d55c:	4a0e      	ldr	r2, [pc, #56]	; (800d598 <HAL_PCD_MspInit+0xa0>)
 800d55e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d562:	6353      	str	r3, [r2, #52]	; 0x34
 800d564:	2300      	movs	r3, #0
 800d566:	60fb      	str	r3, [r7, #12]
 800d568:	4b0b      	ldr	r3, [pc, #44]	; (800d598 <HAL_PCD_MspInit+0xa0>)
 800d56a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d56c:	4a0a      	ldr	r2, [pc, #40]	; (800d598 <HAL_PCD_MspInit+0xa0>)
 800d56e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800d572:	6453      	str	r3, [r2, #68]	; 0x44
 800d574:	4b08      	ldr	r3, [pc, #32]	; (800d598 <HAL_PCD_MspInit+0xa0>)
 800d576:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d578:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800d57c:	60fb      	str	r3, [r7, #12]
 800d57e:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 800d580:	2200      	movs	r2, #0
 800d582:	2105      	movs	r1, #5
 800d584:	2043      	movs	r0, #67	; 0x43
 800d586:	f7f4 fe4b 	bl	8002220 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800d58a:	2043      	movs	r0, #67	; 0x43
 800d58c:	f7f4 fe64 	bl	8002258 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800d590:	bf00      	nop
 800d592:	3728      	adds	r7, #40	; 0x28
 800d594:	46bd      	mov	sp, r7
 800d596:	bd80      	pop	{r7, pc}
 800d598:	40023800 	.word	0x40023800
 800d59c:	40020000 	.word	0x40020000

0800d5a0 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d5a0:	b580      	push	{r7, lr}
 800d5a2:	b082      	sub	sp, #8
 800d5a4:	af00      	add	r7, sp, #0
 800d5a6:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800d5a8:	687b      	ldr	r3, [r7, #4]
 800d5aa:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
 800d5ae:	687b      	ldr	r3, [r7, #4]
 800d5b0:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800d5b4:	4619      	mov	r1, r3
 800d5b6:	4610      	mov	r0, r2
 800d5b8:	f7fb fc13 	bl	8008de2 <USBD_LL_SetupStage>
}
 800d5bc:	bf00      	nop
 800d5be:	3708      	adds	r7, #8
 800d5c0:	46bd      	mov	sp, r7
 800d5c2:	bd80      	pop	{r7, pc}

0800d5c4 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d5c4:	b580      	push	{r7, lr}
 800d5c6:	b082      	sub	sp, #8
 800d5c8:	af00      	add	r7, sp, #0
 800d5ca:	6078      	str	r0, [r7, #4]
 800d5cc:	460b      	mov	r3, r1
 800d5ce:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800d5d0:	687b      	ldr	r3, [r7, #4]
 800d5d2:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 800d5d6:	78fa      	ldrb	r2, [r7, #3]
 800d5d8:	6879      	ldr	r1, [r7, #4]
 800d5da:	4613      	mov	r3, r2
 800d5dc:	00db      	lsls	r3, r3, #3
 800d5de:	4413      	add	r3, r2
 800d5e0:	009b      	lsls	r3, r3, #2
 800d5e2:	440b      	add	r3, r1
 800d5e4:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 800d5e8:	681a      	ldr	r2, [r3, #0]
 800d5ea:	78fb      	ldrb	r3, [r7, #3]
 800d5ec:	4619      	mov	r1, r3
 800d5ee:	f7fb fc4d 	bl	8008e8c <USBD_LL_DataOutStage>
}
 800d5f2:	bf00      	nop
 800d5f4:	3708      	adds	r7, #8
 800d5f6:	46bd      	mov	sp, r7
 800d5f8:	bd80      	pop	{r7, pc}

0800d5fa <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d5fa:	b580      	push	{r7, lr}
 800d5fc:	b082      	sub	sp, #8
 800d5fe:	af00      	add	r7, sp, #0
 800d600:	6078      	str	r0, [r7, #4]
 800d602:	460b      	mov	r3, r1
 800d604:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800d606:	687b      	ldr	r3, [r7, #4]
 800d608:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 800d60c:	78fa      	ldrb	r2, [r7, #3]
 800d60e:	6879      	ldr	r1, [r7, #4]
 800d610:	4613      	mov	r3, r2
 800d612:	00db      	lsls	r3, r3, #3
 800d614:	4413      	add	r3, r2
 800d616:	009b      	lsls	r3, r3, #2
 800d618:	440b      	add	r3, r1
 800d61a:	334c      	adds	r3, #76	; 0x4c
 800d61c:	681a      	ldr	r2, [r3, #0]
 800d61e:	78fb      	ldrb	r3, [r7, #3]
 800d620:	4619      	mov	r1, r3
 800d622:	f7fb fce6 	bl	8008ff2 <USBD_LL_DataInStage>
}
 800d626:	bf00      	nop
 800d628:	3708      	adds	r7, #8
 800d62a:	46bd      	mov	sp, r7
 800d62c:	bd80      	pop	{r7, pc}

0800d62e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d62e:	b580      	push	{r7, lr}
 800d630:	b082      	sub	sp, #8
 800d632:	af00      	add	r7, sp, #0
 800d634:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800d636:	687b      	ldr	r3, [r7, #4]
 800d638:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800d63c:	4618      	mov	r0, r3
 800d63e:	f7fb fe1a 	bl	8009276 <USBD_LL_SOF>
}
 800d642:	bf00      	nop
 800d644:	3708      	adds	r7, #8
 800d646:	46bd      	mov	sp, r7
 800d648:	bd80      	pop	{r7, pc}

0800d64a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d64a:	b580      	push	{r7, lr}
 800d64c:	b084      	sub	sp, #16
 800d64e:	af00      	add	r7, sp, #0
 800d650:	6078      	str	r0, [r7, #4]
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800d652:	2301      	movs	r3, #1
 800d654:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800d656:	687b      	ldr	r3, [r7, #4]
 800d658:	68db      	ldr	r3, [r3, #12]
 800d65a:	2b02      	cmp	r3, #2
 800d65c:	d001      	beq.n	800d662 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800d65e:	f7f4 fa43 	bl	8001ae8 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800d662:	687b      	ldr	r3, [r7, #4]
 800d664:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800d668:	7bfa      	ldrb	r2, [r7, #15]
 800d66a:	4611      	mov	r1, r2
 800d66c:	4618      	mov	r0, r3
 800d66e:	f7fb fdc4 	bl	80091fa <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800d672:	687b      	ldr	r3, [r7, #4]
 800d674:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800d678:	4618      	mov	r0, r3
 800d67a:	f7fb fd6c 	bl	8009156 <USBD_LL_Reset>
}
 800d67e:	bf00      	nop
 800d680:	3710      	adds	r7, #16
 800d682:	46bd      	mov	sp, r7
 800d684:	bd80      	pop	{r7, pc}
	...

0800d688 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d688:	b580      	push	{r7, lr}
 800d68a:	b082      	sub	sp, #8
 800d68c:	af00      	add	r7, sp, #0
 800d68e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800d690:	687b      	ldr	r3, [r7, #4]
 800d692:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800d696:	4618      	mov	r0, r3
 800d698:	f7fb fdbf 	bl	800921a <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800d69c:	687b      	ldr	r3, [r7, #4]
 800d69e:	681b      	ldr	r3, [r3, #0]
 800d6a0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800d6a4:	681b      	ldr	r3, [r3, #0]
 800d6a6:	687a      	ldr	r2, [r7, #4]
 800d6a8:	6812      	ldr	r2, [r2, #0]
 800d6aa:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800d6ae:	f043 0301 	orr.w	r3, r3, #1
 800d6b2:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800d6b4:	687b      	ldr	r3, [r7, #4]
 800d6b6:	6a1b      	ldr	r3, [r3, #32]
 800d6b8:	2b00      	cmp	r3, #0
 800d6ba:	d005      	beq.n	800d6c8 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800d6bc:	4b04      	ldr	r3, [pc, #16]	; (800d6d0 <HAL_PCD_SuspendCallback+0x48>)
 800d6be:	691b      	ldr	r3, [r3, #16]
 800d6c0:	4a03      	ldr	r2, [pc, #12]	; (800d6d0 <HAL_PCD_SuspendCallback+0x48>)
 800d6c2:	f043 0306 	orr.w	r3, r3, #6
 800d6c6:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800d6c8:	bf00      	nop
 800d6ca:	3708      	adds	r7, #8
 800d6cc:	46bd      	mov	sp, r7
 800d6ce:	bd80      	pop	{r7, pc}
 800d6d0:	e000ed00 	.word	0xe000ed00

0800d6d4 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d6d4:	b580      	push	{r7, lr}
 800d6d6:	b082      	sub	sp, #8
 800d6d8:	af00      	add	r7, sp, #0
 800d6da:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800d6dc:	687b      	ldr	r3, [r7, #4]
 800d6de:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800d6e2:	4618      	mov	r0, r3
 800d6e4:	f7fb fdaf 	bl	8009246 <USBD_LL_Resume>
}
 800d6e8:	bf00      	nop
 800d6ea:	3708      	adds	r7, #8
 800d6ec:	46bd      	mov	sp, r7
 800d6ee:	bd80      	pop	{r7, pc}

0800d6f0 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d6f0:	b580      	push	{r7, lr}
 800d6f2:	b082      	sub	sp, #8
 800d6f4:	af00      	add	r7, sp, #0
 800d6f6:	6078      	str	r0, [r7, #4]
 800d6f8:	460b      	mov	r3, r1
 800d6fa:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800d6fc:	687b      	ldr	r3, [r7, #4]
 800d6fe:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800d702:	78fa      	ldrb	r2, [r7, #3]
 800d704:	4611      	mov	r1, r2
 800d706:	4618      	mov	r0, r3
 800d708:	f7fb fe07 	bl	800931a <USBD_LL_IsoOUTIncomplete>
}
 800d70c:	bf00      	nop
 800d70e:	3708      	adds	r7, #8
 800d710:	46bd      	mov	sp, r7
 800d712:	bd80      	pop	{r7, pc}

0800d714 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d714:	b580      	push	{r7, lr}
 800d716:	b082      	sub	sp, #8
 800d718:	af00      	add	r7, sp, #0
 800d71a:	6078      	str	r0, [r7, #4]
 800d71c:	460b      	mov	r3, r1
 800d71e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800d720:	687b      	ldr	r3, [r7, #4]
 800d722:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800d726:	78fa      	ldrb	r2, [r7, #3]
 800d728:	4611      	mov	r1, r2
 800d72a:	4618      	mov	r0, r3
 800d72c:	f7fb fdc3 	bl	80092b6 <USBD_LL_IsoINIncomplete>
}
 800d730:	bf00      	nop
 800d732:	3708      	adds	r7, #8
 800d734:	46bd      	mov	sp, r7
 800d736:	bd80      	pop	{r7, pc}

0800d738 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d738:	b580      	push	{r7, lr}
 800d73a:	b082      	sub	sp, #8
 800d73c:	af00      	add	r7, sp, #0
 800d73e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800d740:	687b      	ldr	r3, [r7, #4]
 800d742:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800d746:	4618      	mov	r0, r3
 800d748:	f7fb fe19 	bl	800937e <USBD_LL_DevConnected>
}
 800d74c:	bf00      	nop
 800d74e:	3708      	adds	r7, #8
 800d750:	46bd      	mov	sp, r7
 800d752:	bd80      	pop	{r7, pc}

0800d754 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d754:	b580      	push	{r7, lr}
 800d756:	b082      	sub	sp, #8
 800d758:	af00      	add	r7, sp, #0
 800d75a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800d75c:	687b      	ldr	r3, [r7, #4]
 800d75e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800d762:	4618      	mov	r0, r3
 800d764:	f7fb fe16 	bl	8009394 <USBD_LL_DevDisconnected>
}
 800d768:	bf00      	nop
 800d76a:	3708      	adds	r7, #8
 800d76c:	46bd      	mov	sp, r7
 800d76e:	bd80      	pop	{r7, pc}

0800d770 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800d770:	b580      	push	{r7, lr}
 800d772:	b082      	sub	sp, #8
 800d774:	af00      	add	r7, sp, #0
 800d776:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800d778:	687b      	ldr	r3, [r7, #4]
 800d77a:	781b      	ldrb	r3, [r3, #0]
 800d77c:	2b00      	cmp	r3, #0
 800d77e:	d13c      	bne.n	800d7fa <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800d780:	4a20      	ldr	r2, [pc, #128]	; (800d804 <USBD_LL_Init+0x94>)
 800d782:	687b      	ldr	r3, [r7, #4]
 800d784:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
  pdev->pData = &hpcd_USB_OTG_FS;
 800d788:	687b      	ldr	r3, [r7, #4]
 800d78a:	4a1e      	ldr	r2, [pc, #120]	; (800d804 <USBD_LL_Init+0x94>)
 800d78c:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800d790:	4b1c      	ldr	r3, [pc, #112]	; (800d804 <USBD_LL_Init+0x94>)
 800d792:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800d796:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800d798:	4b1a      	ldr	r3, [pc, #104]	; (800d804 <USBD_LL_Init+0x94>)
 800d79a:	2204      	movs	r2, #4
 800d79c:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800d79e:	4b19      	ldr	r3, [pc, #100]	; (800d804 <USBD_LL_Init+0x94>)
 800d7a0:	2202      	movs	r2, #2
 800d7a2:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800d7a4:	4b17      	ldr	r3, [pc, #92]	; (800d804 <USBD_LL_Init+0x94>)
 800d7a6:	2200      	movs	r2, #0
 800d7a8:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800d7aa:	4b16      	ldr	r3, [pc, #88]	; (800d804 <USBD_LL_Init+0x94>)
 800d7ac:	2202      	movs	r2, #2
 800d7ae:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800d7b0:	4b14      	ldr	r3, [pc, #80]	; (800d804 <USBD_LL_Init+0x94>)
 800d7b2:	2200      	movs	r2, #0
 800d7b4:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800d7b6:	4b13      	ldr	r3, [pc, #76]	; (800d804 <USBD_LL_Init+0x94>)
 800d7b8:	2200      	movs	r2, #0
 800d7ba:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800d7bc:	4b11      	ldr	r3, [pc, #68]	; (800d804 <USBD_LL_Init+0x94>)
 800d7be:	2200      	movs	r2, #0
 800d7c0:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800d7c2:	4b10      	ldr	r3, [pc, #64]	; (800d804 <USBD_LL_Init+0x94>)
 800d7c4:	2200      	movs	r2, #0
 800d7c6:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800d7c8:	4b0e      	ldr	r3, [pc, #56]	; (800d804 <USBD_LL_Init+0x94>)
 800d7ca:	2200      	movs	r2, #0
 800d7cc:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800d7ce:	480d      	ldr	r0, [pc, #52]	; (800d804 <USBD_LL_Init+0x94>)
 800d7d0:	f7f5 fec5 	bl	800355e <HAL_PCD_Init>
 800d7d4:	4603      	mov	r3, r0
 800d7d6:	2b00      	cmp	r3, #0
 800d7d8:	d001      	beq.n	800d7de <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800d7da:	f7f4 f985 	bl	8001ae8 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800d7de:	2180      	movs	r1, #128	; 0x80
 800d7e0:	4808      	ldr	r0, [pc, #32]	; (800d804 <USBD_LL_Init+0x94>)
 800d7e2:	f7f7 f91c 	bl	8004a1e <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800d7e6:	2240      	movs	r2, #64	; 0x40
 800d7e8:	2100      	movs	r1, #0
 800d7ea:	4806      	ldr	r0, [pc, #24]	; (800d804 <USBD_LL_Init+0x94>)
 800d7ec:	f7f7 f8d0 	bl	8004990 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800d7f0:	2280      	movs	r2, #128	; 0x80
 800d7f2:	2101      	movs	r1, #1
 800d7f4:	4803      	ldr	r0, [pc, #12]	; (800d804 <USBD_LL_Init+0x94>)
 800d7f6:	f7f7 f8cb 	bl	8004990 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800d7fa:	2300      	movs	r3, #0
}
 800d7fc:	4618      	mov	r0, r3
 800d7fe:	3708      	adds	r7, #8
 800d800:	46bd      	mov	sp, r7
 800d802:	bd80      	pop	{r7, pc}
 800d804:	200063ec 	.word	0x200063ec

0800d808 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800d808:	b580      	push	{r7, lr}
 800d80a:	b084      	sub	sp, #16
 800d80c:	af00      	add	r7, sp, #0
 800d80e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d810:	2300      	movs	r3, #0
 800d812:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d814:	2300      	movs	r3, #0
 800d816:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800d818:	687b      	ldr	r3, [r7, #4]
 800d81a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800d81e:	4618      	mov	r0, r3
 800d820:	f7f5 ffba 	bl	8003798 <HAL_PCD_Start>
 800d824:	4603      	mov	r3, r0
 800d826:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d828:	7bfb      	ldrb	r3, [r7, #15]
 800d82a:	4618      	mov	r0, r3
 800d82c:	f000 f942 	bl	800dab4 <USBD_Get_USB_Status>
 800d830:	4603      	mov	r3, r0
 800d832:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d834:	7bbb      	ldrb	r3, [r7, #14]
}
 800d836:	4618      	mov	r0, r3
 800d838:	3710      	adds	r7, #16
 800d83a:	46bd      	mov	sp, r7
 800d83c:	bd80      	pop	{r7, pc}

0800d83e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800d83e:	b580      	push	{r7, lr}
 800d840:	b084      	sub	sp, #16
 800d842:	af00      	add	r7, sp, #0
 800d844:	6078      	str	r0, [r7, #4]
 800d846:	4608      	mov	r0, r1
 800d848:	4611      	mov	r1, r2
 800d84a:	461a      	mov	r2, r3
 800d84c:	4603      	mov	r3, r0
 800d84e:	70fb      	strb	r3, [r7, #3]
 800d850:	460b      	mov	r3, r1
 800d852:	70bb      	strb	r3, [r7, #2]
 800d854:	4613      	mov	r3, r2
 800d856:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d858:	2300      	movs	r3, #0
 800d85a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d85c:	2300      	movs	r3, #0
 800d85e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800d860:	687b      	ldr	r3, [r7, #4]
 800d862:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800d866:	78bb      	ldrb	r3, [r7, #2]
 800d868:	883a      	ldrh	r2, [r7, #0]
 800d86a:	78f9      	ldrb	r1, [r7, #3]
 800d86c:	f7f6 fc8b 	bl	8004186 <HAL_PCD_EP_Open>
 800d870:	4603      	mov	r3, r0
 800d872:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d874:	7bfb      	ldrb	r3, [r7, #15]
 800d876:	4618      	mov	r0, r3
 800d878:	f000 f91c 	bl	800dab4 <USBD_Get_USB_Status>
 800d87c:	4603      	mov	r3, r0
 800d87e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d880:	7bbb      	ldrb	r3, [r7, #14]
}
 800d882:	4618      	mov	r0, r3
 800d884:	3710      	adds	r7, #16
 800d886:	46bd      	mov	sp, r7
 800d888:	bd80      	pop	{r7, pc}

0800d88a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d88a:	b580      	push	{r7, lr}
 800d88c:	b084      	sub	sp, #16
 800d88e:	af00      	add	r7, sp, #0
 800d890:	6078      	str	r0, [r7, #4]
 800d892:	460b      	mov	r3, r1
 800d894:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d896:	2300      	movs	r3, #0
 800d898:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d89a:	2300      	movs	r3, #0
 800d89c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800d89e:	687b      	ldr	r3, [r7, #4]
 800d8a0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800d8a4:	78fa      	ldrb	r2, [r7, #3]
 800d8a6:	4611      	mov	r1, r2
 800d8a8:	4618      	mov	r0, r3
 800d8aa:	f7f6 fcd4 	bl	8004256 <HAL_PCD_EP_Close>
 800d8ae:	4603      	mov	r3, r0
 800d8b0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d8b2:	7bfb      	ldrb	r3, [r7, #15]
 800d8b4:	4618      	mov	r0, r3
 800d8b6:	f000 f8fd 	bl	800dab4 <USBD_Get_USB_Status>
 800d8ba:	4603      	mov	r3, r0
 800d8bc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d8be:	7bbb      	ldrb	r3, [r7, #14]
}
 800d8c0:	4618      	mov	r0, r3
 800d8c2:	3710      	adds	r7, #16
 800d8c4:	46bd      	mov	sp, r7
 800d8c6:	bd80      	pop	{r7, pc}

0800d8c8 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d8c8:	b580      	push	{r7, lr}
 800d8ca:	b084      	sub	sp, #16
 800d8cc:	af00      	add	r7, sp, #0
 800d8ce:	6078      	str	r0, [r7, #4]
 800d8d0:	460b      	mov	r3, r1
 800d8d2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d8d4:	2300      	movs	r3, #0
 800d8d6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d8d8:	2300      	movs	r3, #0
 800d8da:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800d8dc:	687b      	ldr	r3, [r7, #4]
 800d8de:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800d8e2:	78fa      	ldrb	r2, [r7, #3]
 800d8e4:	4611      	mov	r1, r2
 800d8e6:	4618      	mov	r0, r3
 800d8e8:	f7f6 fdac 	bl	8004444 <HAL_PCD_EP_SetStall>
 800d8ec:	4603      	mov	r3, r0
 800d8ee:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d8f0:	7bfb      	ldrb	r3, [r7, #15]
 800d8f2:	4618      	mov	r0, r3
 800d8f4:	f000 f8de 	bl	800dab4 <USBD_Get_USB_Status>
 800d8f8:	4603      	mov	r3, r0
 800d8fa:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d8fc:	7bbb      	ldrb	r3, [r7, #14]
}
 800d8fe:	4618      	mov	r0, r3
 800d900:	3710      	adds	r7, #16
 800d902:	46bd      	mov	sp, r7
 800d904:	bd80      	pop	{r7, pc}

0800d906 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d906:	b580      	push	{r7, lr}
 800d908:	b084      	sub	sp, #16
 800d90a:	af00      	add	r7, sp, #0
 800d90c:	6078      	str	r0, [r7, #4]
 800d90e:	460b      	mov	r3, r1
 800d910:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d912:	2300      	movs	r3, #0
 800d914:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d916:	2300      	movs	r3, #0
 800d918:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800d91a:	687b      	ldr	r3, [r7, #4]
 800d91c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800d920:	78fa      	ldrb	r2, [r7, #3]
 800d922:	4611      	mov	r1, r2
 800d924:	4618      	mov	r0, r3
 800d926:	f7f6 fdf1 	bl	800450c <HAL_PCD_EP_ClrStall>
 800d92a:	4603      	mov	r3, r0
 800d92c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d92e:	7bfb      	ldrb	r3, [r7, #15]
 800d930:	4618      	mov	r0, r3
 800d932:	f000 f8bf 	bl	800dab4 <USBD_Get_USB_Status>
 800d936:	4603      	mov	r3, r0
 800d938:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d93a:	7bbb      	ldrb	r3, [r7, #14]
}
 800d93c:	4618      	mov	r0, r3
 800d93e:	3710      	adds	r7, #16
 800d940:	46bd      	mov	sp, r7
 800d942:	bd80      	pop	{r7, pc}

0800d944 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d944:	b480      	push	{r7}
 800d946:	b085      	sub	sp, #20
 800d948:	af00      	add	r7, sp, #0
 800d94a:	6078      	str	r0, [r7, #4]
 800d94c:	460b      	mov	r3, r1
 800d94e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800d950:	687b      	ldr	r3, [r7, #4]
 800d952:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800d956:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800d958:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800d95c:	2b00      	cmp	r3, #0
 800d95e:	da0b      	bge.n	800d978 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800d960:	78fb      	ldrb	r3, [r7, #3]
 800d962:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800d966:	68f9      	ldr	r1, [r7, #12]
 800d968:	4613      	mov	r3, r2
 800d96a:	00db      	lsls	r3, r3, #3
 800d96c:	4413      	add	r3, r2
 800d96e:	009b      	lsls	r3, r3, #2
 800d970:	440b      	add	r3, r1
 800d972:	333e      	adds	r3, #62	; 0x3e
 800d974:	781b      	ldrb	r3, [r3, #0]
 800d976:	e00b      	b.n	800d990 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800d978:	78fb      	ldrb	r3, [r7, #3]
 800d97a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800d97e:	68f9      	ldr	r1, [r7, #12]
 800d980:	4613      	mov	r3, r2
 800d982:	00db      	lsls	r3, r3, #3
 800d984:	4413      	add	r3, r2
 800d986:	009b      	lsls	r3, r3, #2
 800d988:	440b      	add	r3, r1
 800d98a:	f203 237e 	addw	r3, r3, #638	; 0x27e
 800d98e:	781b      	ldrb	r3, [r3, #0]
  }
}
 800d990:	4618      	mov	r0, r3
 800d992:	3714      	adds	r7, #20
 800d994:	46bd      	mov	sp, r7
 800d996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d99a:	4770      	bx	lr

0800d99c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800d99c:	b580      	push	{r7, lr}
 800d99e:	b084      	sub	sp, #16
 800d9a0:	af00      	add	r7, sp, #0
 800d9a2:	6078      	str	r0, [r7, #4]
 800d9a4:	460b      	mov	r3, r1
 800d9a6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d9a8:	2300      	movs	r3, #0
 800d9aa:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d9ac:	2300      	movs	r3, #0
 800d9ae:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800d9b0:	687b      	ldr	r3, [r7, #4]
 800d9b2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800d9b6:	78fa      	ldrb	r2, [r7, #3]
 800d9b8:	4611      	mov	r1, r2
 800d9ba:	4618      	mov	r0, r3
 800d9bc:	f7f6 fbbe 	bl	800413c <HAL_PCD_SetAddress>
 800d9c0:	4603      	mov	r3, r0
 800d9c2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d9c4:	7bfb      	ldrb	r3, [r7, #15]
 800d9c6:	4618      	mov	r0, r3
 800d9c8:	f000 f874 	bl	800dab4 <USBD_Get_USB_Status>
 800d9cc:	4603      	mov	r3, r0
 800d9ce:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d9d0:	7bbb      	ldrb	r3, [r7, #14]
}
 800d9d2:	4618      	mov	r0, r3
 800d9d4:	3710      	adds	r7, #16
 800d9d6:	46bd      	mov	sp, r7
 800d9d8:	bd80      	pop	{r7, pc}

0800d9da <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800d9da:	b580      	push	{r7, lr}
 800d9dc:	b086      	sub	sp, #24
 800d9de:	af00      	add	r7, sp, #0
 800d9e0:	60f8      	str	r0, [r7, #12]
 800d9e2:	607a      	str	r2, [r7, #4]
 800d9e4:	603b      	str	r3, [r7, #0]
 800d9e6:	460b      	mov	r3, r1
 800d9e8:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d9ea:	2300      	movs	r3, #0
 800d9ec:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d9ee:	2300      	movs	r3, #0
 800d9f0:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800d9f2:	68fb      	ldr	r3, [r7, #12]
 800d9f4:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800d9f8:	7af9      	ldrb	r1, [r7, #11]
 800d9fa:	683b      	ldr	r3, [r7, #0]
 800d9fc:	687a      	ldr	r2, [r7, #4]
 800d9fe:	f7f6 fcd7 	bl	80043b0 <HAL_PCD_EP_Transmit>
 800da02:	4603      	mov	r3, r0
 800da04:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800da06:	7dfb      	ldrb	r3, [r7, #23]
 800da08:	4618      	mov	r0, r3
 800da0a:	f000 f853 	bl	800dab4 <USBD_Get_USB_Status>
 800da0e:	4603      	mov	r3, r0
 800da10:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800da12:	7dbb      	ldrb	r3, [r7, #22]
}
 800da14:	4618      	mov	r0, r3
 800da16:	3718      	adds	r7, #24
 800da18:	46bd      	mov	sp, r7
 800da1a:	bd80      	pop	{r7, pc}

0800da1c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800da1c:	b580      	push	{r7, lr}
 800da1e:	b086      	sub	sp, #24
 800da20:	af00      	add	r7, sp, #0
 800da22:	60f8      	str	r0, [r7, #12]
 800da24:	607a      	str	r2, [r7, #4]
 800da26:	603b      	str	r3, [r7, #0]
 800da28:	460b      	mov	r3, r1
 800da2a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800da2c:	2300      	movs	r3, #0
 800da2e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800da30:	2300      	movs	r3, #0
 800da32:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800da34:	68fb      	ldr	r3, [r7, #12]
 800da36:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800da3a:	7af9      	ldrb	r1, [r7, #11]
 800da3c:	683b      	ldr	r3, [r7, #0]
 800da3e:	687a      	ldr	r2, [r7, #4]
 800da40:	f7f6 fc53 	bl	80042ea <HAL_PCD_EP_Receive>
 800da44:	4603      	mov	r3, r0
 800da46:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800da48:	7dfb      	ldrb	r3, [r7, #23]
 800da4a:	4618      	mov	r0, r3
 800da4c:	f000 f832 	bl	800dab4 <USBD_Get_USB_Status>
 800da50:	4603      	mov	r3, r0
 800da52:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800da54:	7dbb      	ldrb	r3, [r7, #22]
}
 800da56:	4618      	mov	r0, r3
 800da58:	3718      	adds	r7, #24
 800da5a:	46bd      	mov	sp, r7
 800da5c:	bd80      	pop	{r7, pc}

0800da5e <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800da5e:	b580      	push	{r7, lr}
 800da60:	b082      	sub	sp, #8
 800da62:	af00      	add	r7, sp, #0
 800da64:	6078      	str	r0, [r7, #4]
 800da66:	460b      	mov	r3, r1
 800da68:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800da6a:	687b      	ldr	r3, [r7, #4]
 800da6c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800da70:	78fa      	ldrb	r2, [r7, #3]
 800da72:	4611      	mov	r1, r2
 800da74:	4618      	mov	r0, r3
 800da76:	f7f6 fc83 	bl	8004380 <HAL_PCD_EP_GetRxCount>
 800da7a:	4603      	mov	r3, r0
}
 800da7c:	4618      	mov	r0, r3
 800da7e:	3708      	adds	r7, #8
 800da80:	46bd      	mov	sp, r7
 800da82:	bd80      	pop	{r7, pc}

0800da84 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800da84:	b480      	push	{r7}
 800da86:	b083      	sub	sp, #12
 800da88:	af00      	add	r7, sp, #0
 800da8a:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800da8c:	4b03      	ldr	r3, [pc, #12]	; (800da9c <USBD_static_malloc+0x18>)
}
 800da8e:	4618      	mov	r0, r3
 800da90:	370c      	adds	r7, #12
 800da92:	46bd      	mov	sp, r7
 800da94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da98:	4770      	bx	lr
 800da9a:	bf00      	nop
 800da9c:	200068f8 	.word	0x200068f8

0800daa0 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800daa0:	b480      	push	{r7}
 800daa2:	b083      	sub	sp, #12
 800daa4:	af00      	add	r7, sp, #0
 800daa6:	6078      	str	r0, [r7, #4]

}
 800daa8:	bf00      	nop
 800daaa:	370c      	adds	r7, #12
 800daac:	46bd      	mov	sp, r7
 800daae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dab2:	4770      	bx	lr

0800dab4 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800dab4:	b480      	push	{r7}
 800dab6:	b085      	sub	sp, #20
 800dab8:	af00      	add	r7, sp, #0
 800daba:	4603      	mov	r3, r0
 800dabc:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dabe:	2300      	movs	r3, #0
 800dac0:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800dac2:	79fb      	ldrb	r3, [r7, #7]
 800dac4:	2b03      	cmp	r3, #3
 800dac6:	d817      	bhi.n	800daf8 <USBD_Get_USB_Status+0x44>
 800dac8:	a201      	add	r2, pc, #4	; (adr r2, 800dad0 <USBD_Get_USB_Status+0x1c>)
 800daca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dace:	bf00      	nop
 800dad0:	0800dae1 	.word	0x0800dae1
 800dad4:	0800dae7 	.word	0x0800dae7
 800dad8:	0800daed 	.word	0x0800daed
 800dadc:	0800daf3 	.word	0x0800daf3
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800dae0:	2300      	movs	r3, #0
 800dae2:	73fb      	strb	r3, [r7, #15]
    break;
 800dae4:	e00b      	b.n	800dafe <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800dae6:	2303      	movs	r3, #3
 800dae8:	73fb      	strb	r3, [r7, #15]
    break;
 800daea:	e008      	b.n	800dafe <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800daec:	2301      	movs	r3, #1
 800daee:	73fb      	strb	r3, [r7, #15]
    break;
 800daf0:	e005      	b.n	800dafe <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800daf2:	2303      	movs	r3, #3
 800daf4:	73fb      	strb	r3, [r7, #15]
    break;
 800daf6:	e002      	b.n	800dafe <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800daf8:	2303      	movs	r3, #3
 800dafa:	73fb      	strb	r3, [r7, #15]
    break;
 800dafc:	bf00      	nop
  }
  return usb_status;
 800dafe:	7bfb      	ldrb	r3, [r7, #15]
}
 800db00:	4618      	mov	r0, r3
 800db02:	3714      	adds	r7, #20
 800db04:	46bd      	mov	sp, r7
 800db06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db0a:	4770      	bx	lr

0800db0c <__errno>:
 800db0c:	4b01      	ldr	r3, [pc, #4]	; (800db14 <__errno+0x8>)
 800db0e:	6818      	ldr	r0, [r3, #0]
 800db10:	4770      	bx	lr
 800db12:	bf00      	nop
 800db14:	2000051c 	.word	0x2000051c

0800db18 <__libc_init_array>:
 800db18:	b570      	push	{r4, r5, r6, lr}
 800db1a:	4d0d      	ldr	r5, [pc, #52]	; (800db50 <__libc_init_array+0x38>)
 800db1c:	4c0d      	ldr	r4, [pc, #52]	; (800db54 <__libc_init_array+0x3c>)
 800db1e:	1b64      	subs	r4, r4, r5
 800db20:	10a4      	asrs	r4, r4, #2
 800db22:	2600      	movs	r6, #0
 800db24:	42a6      	cmp	r6, r4
 800db26:	d109      	bne.n	800db3c <__libc_init_array+0x24>
 800db28:	4d0b      	ldr	r5, [pc, #44]	; (800db58 <__libc_init_array+0x40>)
 800db2a:	4c0c      	ldr	r4, [pc, #48]	; (800db5c <__libc_init_array+0x44>)
 800db2c:	f000 fc9e 	bl	800e46c <_init>
 800db30:	1b64      	subs	r4, r4, r5
 800db32:	10a4      	asrs	r4, r4, #2
 800db34:	2600      	movs	r6, #0
 800db36:	42a6      	cmp	r6, r4
 800db38:	d105      	bne.n	800db46 <__libc_init_array+0x2e>
 800db3a:	bd70      	pop	{r4, r5, r6, pc}
 800db3c:	f855 3b04 	ldr.w	r3, [r5], #4
 800db40:	4798      	blx	r3
 800db42:	3601      	adds	r6, #1
 800db44:	e7ee      	b.n	800db24 <__libc_init_array+0xc>
 800db46:	f855 3b04 	ldr.w	r3, [r5], #4
 800db4a:	4798      	blx	r3
 800db4c:	3601      	adds	r6, #1
 800db4e:	e7f2      	b.n	800db36 <__libc_init_array+0x1e>
 800db50:	0800eb34 	.word	0x0800eb34
 800db54:	0800eb34 	.word	0x0800eb34
 800db58:	0800eb34 	.word	0x0800eb34
 800db5c:	0800eb38 	.word	0x0800eb38

0800db60 <malloc>:
 800db60:	4b02      	ldr	r3, [pc, #8]	; (800db6c <malloc+0xc>)
 800db62:	4601      	mov	r1, r0
 800db64:	6818      	ldr	r0, [r3, #0]
 800db66:	f000 b885 	b.w	800dc74 <_malloc_r>
 800db6a:	bf00      	nop
 800db6c:	2000051c 	.word	0x2000051c

0800db70 <memcpy>:
 800db70:	440a      	add	r2, r1
 800db72:	4291      	cmp	r1, r2
 800db74:	f100 33ff 	add.w	r3, r0, #4294967295
 800db78:	d100      	bne.n	800db7c <memcpy+0xc>
 800db7a:	4770      	bx	lr
 800db7c:	b510      	push	{r4, lr}
 800db7e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800db82:	f803 4f01 	strb.w	r4, [r3, #1]!
 800db86:	4291      	cmp	r1, r2
 800db88:	d1f9      	bne.n	800db7e <memcpy+0xe>
 800db8a:	bd10      	pop	{r4, pc}

0800db8c <memset>:
 800db8c:	4402      	add	r2, r0
 800db8e:	4603      	mov	r3, r0
 800db90:	4293      	cmp	r3, r2
 800db92:	d100      	bne.n	800db96 <memset+0xa>
 800db94:	4770      	bx	lr
 800db96:	f803 1b01 	strb.w	r1, [r3], #1
 800db9a:	e7f9      	b.n	800db90 <memset+0x4>

0800db9c <_free_r>:
 800db9c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800db9e:	2900      	cmp	r1, #0
 800dba0:	d044      	beq.n	800dc2c <_free_r+0x90>
 800dba2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800dba6:	9001      	str	r0, [sp, #4]
 800dba8:	2b00      	cmp	r3, #0
 800dbaa:	f1a1 0404 	sub.w	r4, r1, #4
 800dbae:	bfb8      	it	lt
 800dbb0:	18e4      	addlt	r4, r4, r3
 800dbb2:	f000 f90b 	bl	800ddcc <__malloc_lock>
 800dbb6:	4a1e      	ldr	r2, [pc, #120]	; (800dc30 <_free_r+0x94>)
 800dbb8:	9801      	ldr	r0, [sp, #4]
 800dbba:	6813      	ldr	r3, [r2, #0]
 800dbbc:	b933      	cbnz	r3, 800dbcc <_free_r+0x30>
 800dbbe:	6063      	str	r3, [r4, #4]
 800dbc0:	6014      	str	r4, [r2, #0]
 800dbc2:	b003      	add	sp, #12
 800dbc4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800dbc8:	f000 b906 	b.w	800ddd8 <__malloc_unlock>
 800dbcc:	42a3      	cmp	r3, r4
 800dbce:	d908      	bls.n	800dbe2 <_free_r+0x46>
 800dbd0:	6825      	ldr	r5, [r4, #0]
 800dbd2:	1961      	adds	r1, r4, r5
 800dbd4:	428b      	cmp	r3, r1
 800dbd6:	bf01      	itttt	eq
 800dbd8:	6819      	ldreq	r1, [r3, #0]
 800dbda:	685b      	ldreq	r3, [r3, #4]
 800dbdc:	1949      	addeq	r1, r1, r5
 800dbde:	6021      	streq	r1, [r4, #0]
 800dbe0:	e7ed      	b.n	800dbbe <_free_r+0x22>
 800dbe2:	461a      	mov	r2, r3
 800dbe4:	685b      	ldr	r3, [r3, #4]
 800dbe6:	b10b      	cbz	r3, 800dbec <_free_r+0x50>
 800dbe8:	42a3      	cmp	r3, r4
 800dbea:	d9fa      	bls.n	800dbe2 <_free_r+0x46>
 800dbec:	6811      	ldr	r1, [r2, #0]
 800dbee:	1855      	adds	r5, r2, r1
 800dbf0:	42a5      	cmp	r5, r4
 800dbf2:	d10b      	bne.n	800dc0c <_free_r+0x70>
 800dbf4:	6824      	ldr	r4, [r4, #0]
 800dbf6:	4421      	add	r1, r4
 800dbf8:	1854      	adds	r4, r2, r1
 800dbfa:	42a3      	cmp	r3, r4
 800dbfc:	6011      	str	r1, [r2, #0]
 800dbfe:	d1e0      	bne.n	800dbc2 <_free_r+0x26>
 800dc00:	681c      	ldr	r4, [r3, #0]
 800dc02:	685b      	ldr	r3, [r3, #4]
 800dc04:	6053      	str	r3, [r2, #4]
 800dc06:	4421      	add	r1, r4
 800dc08:	6011      	str	r1, [r2, #0]
 800dc0a:	e7da      	b.n	800dbc2 <_free_r+0x26>
 800dc0c:	d902      	bls.n	800dc14 <_free_r+0x78>
 800dc0e:	230c      	movs	r3, #12
 800dc10:	6003      	str	r3, [r0, #0]
 800dc12:	e7d6      	b.n	800dbc2 <_free_r+0x26>
 800dc14:	6825      	ldr	r5, [r4, #0]
 800dc16:	1961      	adds	r1, r4, r5
 800dc18:	428b      	cmp	r3, r1
 800dc1a:	bf04      	itt	eq
 800dc1c:	6819      	ldreq	r1, [r3, #0]
 800dc1e:	685b      	ldreq	r3, [r3, #4]
 800dc20:	6063      	str	r3, [r4, #4]
 800dc22:	bf04      	itt	eq
 800dc24:	1949      	addeq	r1, r1, r5
 800dc26:	6021      	streq	r1, [r4, #0]
 800dc28:	6054      	str	r4, [r2, #4]
 800dc2a:	e7ca      	b.n	800dbc2 <_free_r+0x26>
 800dc2c:	b003      	add	sp, #12
 800dc2e:	bd30      	pop	{r4, r5, pc}
 800dc30:	20006b18 	.word	0x20006b18

0800dc34 <sbrk_aligned>:
 800dc34:	b570      	push	{r4, r5, r6, lr}
 800dc36:	4e0e      	ldr	r6, [pc, #56]	; (800dc70 <sbrk_aligned+0x3c>)
 800dc38:	460c      	mov	r4, r1
 800dc3a:	6831      	ldr	r1, [r6, #0]
 800dc3c:	4605      	mov	r5, r0
 800dc3e:	b911      	cbnz	r1, 800dc46 <sbrk_aligned+0x12>
 800dc40:	f000 f88c 	bl	800dd5c <_sbrk_r>
 800dc44:	6030      	str	r0, [r6, #0]
 800dc46:	4621      	mov	r1, r4
 800dc48:	4628      	mov	r0, r5
 800dc4a:	f000 f887 	bl	800dd5c <_sbrk_r>
 800dc4e:	1c43      	adds	r3, r0, #1
 800dc50:	d00a      	beq.n	800dc68 <sbrk_aligned+0x34>
 800dc52:	1cc4      	adds	r4, r0, #3
 800dc54:	f024 0403 	bic.w	r4, r4, #3
 800dc58:	42a0      	cmp	r0, r4
 800dc5a:	d007      	beq.n	800dc6c <sbrk_aligned+0x38>
 800dc5c:	1a21      	subs	r1, r4, r0
 800dc5e:	4628      	mov	r0, r5
 800dc60:	f000 f87c 	bl	800dd5c <_sbrk_r>
 800dc64:	3001      	adds	r0, #1
 800dc66:	d101      	bne.n	800dc6c <sbrk_aligned+0x38>
 800dc68:	f04f 34ff 	mov.w	r4, #4294967295
 800dc6c:	4620      	mov	r0, r4
 800dc6e:	bd70      	pop	{r4, r5, r6, pc}
 800dc70:	20006b1c 	.word	0x20006b1c

0800dc74 <_malloc_r>:
 800dc74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dc78:	1ccd      	adds	r5, r1, #3
 800dc7a:	f025 0503 	bic.w	r5, r5, #3
 800dc7e:	3508      	adds	r5, #8
 800dc80:	2d0c      	cmp	r5, #12
 800dc82:	bf38      	it	cc
 800dc84:	250c      	movcc	r5, #12
 800dc86:	2d00      	cmp	r5, #0
 800dc88:	4607      	mov	r7, r0
 800dc8a:	db01      	blt.n	800dc90 <_malloc_r+0x1c>
 800dc8c:	42a9      	cmp	r1, r5
 800dc8e:	d905      	bls.n	800dc9c <_malloc_r+0x28>
 800dc90:	230c      	movs	r3, #12
 800dc92:	603b      	str	r3, [r7, #0]
 800dc94:	2600      	movs	r6, #0
 800dc96:	4630      	mov	r0, r6
 800dc98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dc9c:	4e2e      	ldr	r6, [pc, #184]	; (800dd58 <_malloc_r+0xe4>)
 800dc9e:	f000 f895 	bl	800ddcc <__malloc_lock>
 800dca2:	6833      	ldr	r3, [r6, #0]
 800dca4:	461c      	mov	r4, r3
 800dca6:	bb34      	cbnz	r4, 800dcf6 <_malloc_r+0x82>
 800dca8:	4629      	mov	r1, r5
 800dcaa:	4638      	mov	r0, r7
 800dcac:	f7ff ffc2 	bl	800dc34 <sbrk_aligned>
 800dcb0:	1c43      	adds	r3, r0, #1
 800dcb2:	4604      	mov	r4, r0
 800dcb4:	d14d      	bne.n	800dd52 <_malloc_r+0xde>
 800dcb6:	6834      	ldr	r4, [r6, #0]
 800dcb8:	4626      	mov	r6, r4
 800dcba:	2e00      	cmp	r6, #0
 800dcbc:	d140      	bne.n	800dd40 <_malloc_r+0xcc>
 800dcbe:	6823      	ldr	r3, [r4, #0]
 800dcc0:	4631      	mov	r1, r6
 800dcc2:	4638      	mov	r0, r7
 800dcc4:	eb04 0803 	add.w	r8, r4, r3
 800dcc8:	f000 f848 	bl	800dd5c <_sbrk_r>
 800dccc:	4580      	cmp	r8, r0
 800dcce:	d13a      	bne.n	800dd46 <_malloc_r+0xd2>
 800dcd0:	6821      	ldr	r1, [r4, #0]
 800dcd2:	3503      	adds	r5, #3
 800dcd4:	1a6d      	subs	r5, r5, r1
 800dcd6:	f025 0503 	bic.w	r5, r5, #3
 800dcda:	3508      	adds	r5, #8
 800dcdc:	2d0c      	cmp	r5, #12
 800dcde:	bf38      	it	cc
 800dce0:	250c      	movcc	r5, #12
 800dce2:	4629      	mov	r1, r5
 800dce4:	4638      	mov	r0, r7
 800dce6:	f7ff ffa5 	bl	800dc34 <sbrk_aligned>
 800dcea:	3001      	adds	r0, #1
 800dcec:	d02b      	beq.n	800dd46 <_malloc_r+0xd2>
 800dcee:	6823      	ldr	r3, [r4, #0]
 800dcf0:	442b      	add	r3, r5
 800dcf2:	6023      	str	r3, [r4, #0]
 800dcf4:	e00e      	b.n	800dd14 <_malloc_r+0xa0>
 800dcf6:	6822      	ldr	r2, [r4, #0]
 800dcf8:	1b52      	subs	r2, r2, r5
 800dcfa:	d41e      	bmi.n	800dd3a <_malloc_r+0xc6>
 800dcfc:	2a0b      	cmp	r2, #11
 800dcfe:	d916      	bls.n	800dd2e <_malloc_r+0xba>
 800dd00:	1961      	adds	r1, r4, r5
 800dd02:	42a3      	cmp	r3, r4
 800dd04:	6025      	str	r5, [r4, #0]
 800dd06:	bf18      	it	ne
 800dd08:	6059      	strne	r1, [r3, #4]
 800dd0a:	6863      	ldr	r3, [r4, #4]
 800dd0c:	bf08      	it	eq
 800dd0e:	6031      	streq	r1, [r6, #0]
 800dd10:	5162      	str	r2, [r4, r5]
 800dd12:	604b      	str	r3, [r1, #4]
 800dd14:	4638      	mov	r0, r7
 800dd16:	f104 060b 	add.w	r6, r4, #11
 800dd1a:	f000 f85d 	bl	800ddd8 <__malloc_unlock>
 800dd1e:	f026 0607 	bic.w	r6, r6, #7
 800dd22:	1d23      	adds	r3, r4, #4
 800dd24:	1af2      	subs	r2, r6, r3
 800dd26:	d0b6      	beq.n	800dc96 <_malloc_r+0x22>
 800dd28:	1b9b      	subs	r3, r3, r6
 800dd2a:	50a3      	str	r3, [r4, r2]
 800dd2c:	e7b3      	b.n	800dc96 <_malloc_r+0x22>
 800dd2e:	6862      	ldr	r2, [r4, #4]
 800dd30:	42a3      	cmp	r3, r4
 800dd32:	bf0c      	ite	eq
 800dd34:	6032      	streq	r2, [r6, #0]
 800dd36:	605a      	strne	r2, [r3, #4]
 800dd38:	e7ec      	b.n	800dd14 <_malloc_r+0xa0>
 800dd3a:	4623      	mov	r3, r4
 800dd3c:	6864      	ldr	r4, [r4, #4]
 800dd3e:	e7b2      	b.n	800dca6 <_malloc_r+0x32>
 800dd40:	4634      	mov	r4, r6
 800dd42:	6876      	ldr	r6, [r6, #4]
 800dd44:	e7b9      	b.n	800dcba <_malloc_r+0x46>
 800dd46:	230c      	movs	r3, #12
 800dd48:	603b      	str	r3, [r7, #0]
 800dd4a:	4638      	mov	r0, r7
 800dd4c:	f000 f844 	bl	800ddd8 <__malloc_unlock>
 800dd50:	e7a1      	b.n	800dc96 <_malloc_r+0x22>
 800dd52:	6025      	str	r5, [r4, #0]
 800dd54:	e7de      	b.n	800dd14 <_malloc_r+0xa0>
 800dd56:	bf00      	nop
 800dd58:	20006b18 	.word	0x20006b18

0800dd5c <_sbrk_r>:
 800dd5c:	b538      	push	{r3, r4, r5, lr}
 800dd5e:	4d06      	ldr	r5, [pc, #24]	; (800dd78 <_sbrk_r+0x1c>)
 800dd60:	2300      	movs	r3, #0
 800dd62:	4604      	mov	r4, r0
 800dd64:	4608      	mov	r0, r1
 800dd66:	602b      	str	r3, [r5, #0]
 800dd68:	f7f4 f8ca 	bl	8001f00 <_sbrk>
 800dd6c:	1c43      	adds	r3, r0, #1
 800dd6e:	d102      	bne.n	800dd76 <_sbrk_r+0x1a>
 800dd70:	682b      	ldr	r3, [r5, #0]
 800dd72:	b103      	cbz	r3, 800dd76 <_sbrk_r+0x1a>
 800dd74:	6023      	str	r3, [r4, #0]
 800dd76:	bd38      	pop	{r3, r4, r5, pc}
 800dd78:	20006b20 	.word	0x20006b20

0800dd7c <siprintf>:
 800dd7c:	b40e      	push	{r1, r2, r3}
 800dd7e:	b500      	push	{lr}
 800dd80:	b09c      	sub	sp, #112	; 0x70
 800dd82:	ab1d      	add	r3, sp, #116	; 0x74
 800dd84:	9002      	str	r0, [sp, #8]
 800dd86:	9006      	str	r0, [sp, #24]
 800dd88:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800dd8c:	4809      	ldr	r0, [pc, #36]	; (800ddb4 <siprintf+0x38>)
 800dd8e:	9107      	str	r1, [sp, #28]
 800dd90:	9104      	str	r1, [sp, #16]
 800dd92:	4909      	ldr	r1, [pc, #36]	; (800ddb8 <siprintf+0x3c>)
 800dd94:	f853 2b04 	ldr.w	r2, [r3], #4
 800dd98:	9105      	str	r1, [sp, #20]
 800dd9a:	6800      	ldr	r0, [r0, #0]
 800dd9c:	9301      	str	r3, [sp, #4]
 800dd9e:	a902      	add	r1, sp, #8
 800dda0:	f000 f87c 	bl	800de9c <_svfiprintf_r>
 800dda4:	9b02      	ldr	r3, [sp, #8]
 800dda6:	2200      	movs	r2, #0
 800dda8:	701a      	strb	r2, [r3, #0]
 800ddaa:	b01c      	add	sp, #112	; 0x70
 800ddac:	f85d eb04 	ldr.w	lr, [sp], #4
 800ddb0:	b003      	add	sp, #12
 800ddb2:	4770      	bx	lr
 800ddb4:	2000051c 	.word	0x2000051c
 800ddb8:	ffff0208 	.word	0xffff0208

0800ddbc <strcpy>:
 800ddbc:	4603      	mov	r3, r0
 800ddbe:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ddc2:	f803 2b01 	strb.w	r2, [r3], #1
 800ddc6:	2a00      	cmp	r2, #0
 800ddc8:	d1f9      	bne.n	800ddbe <strcpy+0x2>
 800ddca:	4770      	bx	lr

0800ddcc <__malloc_lock>:
 800ddcc:	4801      	ldr	r0, [pc, #4]	; (800ddd4 <__malloc_lock+0x8>)
 800ddce:	f000 baf9 	b.w	800e3c4 <__retarget_lock_acquire_recursive>
 800ddd2:	bf00      	nop
 800ddd4:	20006b24 	.word	0x20006b24

0800ddd8 <__malloc_unlock>:
 800ddd8:	4801      	ldr	r0, [pc, #4]	; (800dde0 <__malloc_unlock+0x8>)
 800ddda:	f000 baf4 	b.w	800e3c6 <__retarget_lock_release_recursive>
 800ddde:	bf00      	nop
 800dde0:	20006b24 	.word	0x20006b24

0800dde4 <__ssputs_r>:
 800dde4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dde8:	688e      	ldr	r6, [r1, #8]
 800ddea:	429e      	cmp	r6, r3
 800ddec:	4682      	mov	sl, r0
 800ddee:	460c      	mov	r4, r1
 800ddf0:	4690      	mov	r8, r2
 800ddf2:	461f      	mov	r7, r3
 800ddf4:	d838      	bhi.n	800de68 <__ssputs_r+0x84>
 800ddf6:	898a      	ldrh	r2, [r1, #12]
 800ddf8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800ddfc:	d032      	beq.n	800de64 <__ssputs_r+0x80>
 800ddfe:	6825      	ldr	r5, [r4, #0]
 800de00:	6909      	ldr	r1, [r1, #16]
 800de02:	eba5 0901 	sub.w	r9, r5, r1
 800de06:	6965      	ldr	r5, [r4, #20]
 800de08:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800de0c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800de10:	3301      	adds	r3, #1
 800de12:	444b      	add	r3, r9
 800de14:	106d      	asrs	r5, r5, #1
 800de16:	429d      	cmp	r5, r3
 800de18:	bf38      	it	cc
 800de1a:	461d      	movcc	r5, r3
 800de1c:	0553      	lsls	r3, r2, #21
 800de1e:	d531      	bpl.n	800de84 <__ssputs_r+0xa0>
 800de20:	4629      	mov	r1, r5
 800de22:	f7ff ff27 	bl	800dc74 <_malloc_r>
 800de26:	4606      	mov	r6, r0
 800de28:	b950      	cbnz	r0, 800de40 <__ssputs_r+0x5c>
 800de2a:	230c      	movs	r3, #12
 800de2c:	f8ca 3000 	str.w	r3, [sl]
 800de30:	89a3      	ldrh	r3, [r4, #12]
 800de32:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800de36:	81a3      	strh	r3, [r4, #12]
 800de38:	f04f 30ff 	mov.w	r0, #4294967295
 800de3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800de40:	6921      	ldr	r1, [r4, #16]
 800de42:	464a      	mov	r2, r9
 800de44:	f7ff fe94 	bl	800db70 <memcpy>
 800de48:	89a3      	ldrh	r3, [r4, #12]
 800de4a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800de4e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800de52:	81a3      	strh	r3, [r4, #12]
 800de54:	6126      	str	r6, [r4, #16]
 800de56:	6165      	str	r5, [r4, #20]
 800de58:	444e      	add	r6, r9
 800de5a:	eba5 0509 	sub.w	r5, r5, r9
 800de5e:	6026      	str	r6, [r4, #0]
 800de60:	60a5      	str	r5, [r4, #8]
 800de62:	463e      	mov	r6, r7
 800de64:	42be      	cmp	r6, r7
 800de66:	d900      	bls.n	800de6a <__ssputs_r+0x86>
 800de68:	463e      	mov	r6, r7
 800de6a:	6820      	ldr	r0, [r4, #0]
 800de6c:	4632      	mov	r2, r6
 800de6e:	4641      	mov	r1, r8
 800de70:	f000 faaa 	bl	800e3c8 <memmove>
 800de74:	68a3      	ldr	r3, [r4, #8]
 800de76:	1b9b      	subs	r3, r3, r6
 800de78:	60a3      	str	r3, [r4, #8]
 800de7a:	6823      	ldr	r3, [r4, #0]
 800de7c:	4433      	add	r3, r6
 800de7e:	6023      	str	r3, [r4, #0]
 800de80:	2000      	movs	r0, #0
 800de82:	e7db      	b.n	800de3c <__ssputs_r+0x58>
 800de84:	462a      	mov	r2, r5
 800de86:	f000 fab9 	bl	800e3fc <_realloc_r>
 800de8a:	4606      	mov	r6, r0
 800de8c:	2800      	cmp	r0, #0
 800de8e:	d1e1      	bne.n	800de54 <__ssputs_r+0x70>
 800de90:	6921      	ldr	r1, [r4, #16]
 800de92:	4650      	mov	r0, sl
 800de94:	f7ff fe82 	bl	800db9c <_free_r>
 800de98:	e7c7      	b.n	800de2a <__ssputs_r+0x46>
	...

0800de9c <_svfiprintf_r>:
 800de9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dea0:	4698      	mov	r8, r3
 800dea2:	898b      	ldrh	r3, [r1, #12]
 800dea4:	061b      	lsls	r3, r3, #24
 800dea6:	b09d      	sub	sp, #116	; 0x74
 800dea8:	4607      	mov	r7, r0
 800deaa:	460d      	mov	r5, r1
 800deac:	4614      	mov	r4, r2
 800deae:	d50e      	bpl.n	800dece <_svfiprintf_r+0x32>
 800deb0:	690b      	ldr	r3, [r1, #16]
 800deb2:	b963      	cbnz	r3, 800dece <_svfiprintf_r+0x32>
 800deb4:	2140      	movs	r1, #64	; 0x40
 800deb6:	f7ff fedd 	bl	800dc74 <_malloc_r>
 800deba:	6028      	str	r0, [r5, #0]
 800debc:	6128      	str	r0, [r5, #16]
 800debe:	b920      	cbnz	r0, 800deca <_svfiprintf_r+0x2e>
 800dec0:	230c      	movs	r3, #12
 800dec2:	603b      	str	r3, [r7, #0]
 800dec4:	f04f 30ff 	mov.w	r0, #4294967295
 800dec8:	e0d1      	b.n	800e06e <_svfiprintf_r+0x1d2>
 800deca:	2340      	movs	r3, #64	; 0x40
 800decc:	616b      	str	r3, [r5, #20]
 800dece:	2300      	movs	r3, #0
 800ded0:	9309      	str	r3, [sp, #36]	; 0x24
 800ded2:	2320      	movs	r3, #32
 800ded4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ded8:	f8cd 800c 	str.w	r8, [sp, #12]
 800dedc:	2330      	movs	r3, #48	; 0x30
 800dede:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800e088 <_svfiprintf_r+0x1ec>
 800dee2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800dee6:	f04f 0901 	mov.w	r9, #1
 800deea:	4623      	mov	r3, r4
 800deec:	469a      	mov	sl, r3
 800deee:	f813 2b01 	ldrb.w	r2, [r3], #1
 800def2:	b10a      	cbz	r2, 800def8 <_svfiprintf_r+0x5c>
 800def4:	2a25      	cmp	r2, #37	; 0x25
 800def6:	d1f9      	bne.n	800deec <_svfiprintf_r+0x50>
 800def8:	ebba 0b04 	subs.w	fp, sl, r4
 800defc:	d00b      	beq.n	800df16 <_svfiprintf_r+0x7a>
 800defe:	465b      	mov	r3, fp
 800df00:	4622      	mov	r2, r4
 800df02:	4629      	mov	r1, r5
 800df04:	4638      	mov	r0, r7
 800df06:	f7ff ff6d 	bl	800dde4 <__ssputs_r>
 800df0a:	3001      	adds	r0, #1
 800df0c:	f000 80aa 	beq.w	800e064 <_svfiprintf_r+0x1c8>
 800df10:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800df12:	445a      	add	r2, fp
 800df14:	9209      	str	r2, [sp, #36]	; 0x24
 800df16:	f89a 3000 	ldrb.w	r3, [sl]
 800df1a:	2b00      	cmp	r3, #0
 800df1c:	f000 80a2 	beq.w	800e064 <_svfiprintf_r+0x1c8>
 800df20:	2300      	movs	r3, #0
 800df22:	f04f 32ff 	mov.w	r2, #4294967295
 800df26:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800df2a:	f10a 0a01 	add.w	sl, sl, #1
 800df2e:	9304      	str	r3, [sp, #16]
 800df30:	9307      	str	r3, [sp, #28]
 800df32:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800df36:	931a      	str	r3, [sp, #104]	; 0x68
 800df38:	4654      	mov	r4, sl
 800df3a:	2205      	movs	r2, #5
 800df3c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800df40:	4851      	ldr	r0, [pc, #324]	; (800e088 <_svfiprintf_r+0x1ec>)
 800df42:	f7f2 f955 	bl	80001f0 <memchr>
 800df46:	9a04      	ldr	r2, [sp, #16]
 800df48:	b9d8      	cbnz	r0, 800df82 <_svfiprintf_r+0xe6>
 800df4a:	06d0      	lsls	r0, r2, #27
 800df4c:	bf44      	itt	mi
 800df4e:	2320      	movmi	r3, #32
 800df50:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800df54:	0711      	lsls	r1, r2, #28
 800df56:	bf44      	itt	mi
 800df58:	232b      	movmi	r3, #43	; 0x2b
 800df5a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800df5e:	f89a 3000 	ldrb.w	r3, [sl]
 800df62:	2b2a      	cmp	r3, #42	; 0x2a
 800df64:	d015      	beq.n	800df92 <_svfiprintf_r+0xf6>
 800df66:	9a07      	ldr	r2, [sp, #28]
 800df68:	4654      	mov	r4, sl
 800df6a:	2000      	movs	r0, #0
 800df6c:	f04f 0c0a 	mov.w	ip, #10
 800df70:	4621      	mov	r1, r4
 800df72:	f811 3b01 	ldrb.w	r3, [r1], #1
 800df76:	3b30      	subs	r3, #48	; 0x30
 800df78:	2b09      	cmp	r3, #9
 800df7a:	d94e      	bls.n	800e01a <_svfiprintf_r+0x17e>
 800df7c:	b1b0      	cbz	r0, 800dfac <_svfiprintf_r+0x110>
 800df7e:	9207      	str	r2, [sp, #28]
 800df80:	e014      	b.n	800dfac <_svfiprintf_r+0x110>
 800df82:	eba0 0308 	sub.w	r3, r0, r8
 800df86:	fa09 f303 	lsl.w	r3, r9, r3
 800df8a:	4313      	orrs	r3, r2
 800df8c:	9304      	str	r3, [sp, #16]
 800df8e:	46a2      	mov	sl, r4
 800df90:	e7d2      	b.n	800df38 <_svfiprintf_r+0x9c>
 800df92:	9b03      	ldr	r3, [sp, #12]
 800df94:	1d19      	adds	r1, r3, #4
 800df96:	681b      	ldr	r3, [r3, #0]
 800df98:	9103      	str	r1, [sp, #12]
 800df9a:	2b00      	cmp	r3, #0
 800df9c:	bfbb      	ittet	lt
 800df9e:	425b      	neglt	r3, r3
 800dfa0:	f042 0202 	orrlt.w	r2, r2, #2
 800dfa4:	9307      	strge	r3, [sp, #28]
 800dfa6:	9307      	strlt	r3, [sp, #28]
 800dfa8:	bfb8      	it	lt
 800dfaa:	9204      	strlt	r2, [sp, #16]
 800dfac:	7823      	ldrb	r3, [r4, #0]
 800dfae:	2b2e      	cmp	r3, #46	; 0x2e
 800dfb0:	d10c      	bne.n	800dfcc <_svfiprintf_r+0x130>
 800dfb2:	7863      	ldrb	r3, [r4, #1]
 800dfb4:	2b2a      	cmp	r3, #42	; 0x2a
 800dfb6:	d135      	bne.n	800e024 <_svfiprintf_r+0x188>
 800dfb8:	9b03      	ldr	r3, [sp, #12]
 800dfba:	1d1a      	adds	r2, r3, #4
 800dfbc:	681b      	ldr	r3, [r3, #0]
 800dfbe:	9203      	str	r2, [sp, #12]
 800dfc0:	2b00      	cmp	r3, #0
 800dfc2:	bfb8      	it	lt
 800dfc4:	f04f 33ff 	movlt.w	r3, #4294967295
 800dfc8:	3402      	adds	r4, #2
 800dfca:	9305      	str	r3, [sp, #20]
 800dfcc:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800e098 <_svfiprintf_r+0x1fc>
 800dfd0:	7821      	ldrb	r1, [r4, #0]
 800dfd2:	2203      	movs	r2, #3
 800dfd4:	4650      	mov	r0, sl
 800dfd6:	f7f2 f90b 	bl	80001f0 <memchr>
 800dfda:	b140      	cbz	r0, 800dfee <_svfiprintf_r+0x152>
 800dfdc:	2340      	movs	r3, #64	; 0x40
 800dfde:	eba0 000a 	sub.w	r0, r0, sl
 800dfe2:	fa03 f000 	lsl.w	r0, r3, r0
 800dfe6:	9b04      	ldr	r3, [sp, #16]
 800dfe8:	4303      	orrs	r3, r0
 800dfea:	3401      	adds	r4, #1
 800dfec:	9304      	str	r3, [sp, #16]
 800dfee:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dff2:	4826      	ldr	r0, [pc, #152]	; (800e08c <_svfiprintf_r+0x1f0>)
 800dff4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800dff8:	2206      	movs	r2, #6
 800dffa:	f7f2 f8f9 	bl	80001f0 <memchr>
 800dffe:	2800      	cmp	r0, #0
 800e000:	d038      	beq.n	800e074 <_svfiprintf_r+0x1d8>
 800e002:	4b23      	ldr	r3, [pc, #140]	; (800e090 <_svfiprintf_r+0x1f4>)
 800e004:	bb1b      	cbnz	r3, 800e04e <_svfiprintf_r+0x1b2>
 800e006:	9b03      	ldr	r3, [sp, #12]
 800e008:	3307      	adds	r3, #7
 800e00a:	f023 0307 	bic.w	r3, r3, #7
 800e00e:	3308      	adds	r3, #8
 800e010:	9303      	str	r3, [sp, #12]
 800e012:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e014:	4433      	add	r3, r6
 800e016:	9309      	str	r3, [sp, #36]	; 0x24
 800e018:	e767      	b.n	800deea <_svfiprintf_r+0x4e>
 800e01a:	fb0c 3202 	mla	r2, ip, r2, r3
 800e01e:	460c      	mov	r4, r1
 800e020:	2001      	movs	r0, #1
 800e022:	e7a5      	b.n	800df70 <_svfiprintf_r+0xd4>
 800e024:	2300      	movs	r3, #0
 800e026:	3401      	adds	r4, #1
 800e028:	9305      	str	r3, [sp, #20]
 800e02a:	4619      	mov	r1, r3
 800e02c:	f04f 0c0a 	mov.w	ip, #10
 800e030:	4620      	mov	r0, r4
 800e032:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e036:	3a30      	subs	r2, #48	; 0x30
 800e038:	2a09      	cmp	r2, #9
 800e03a:	d903      	bls.n	800e044 <_svfiprintf_r+0x1a8>
 800e03c:	2b00      	cmp	r3, #0
 800e03e:	d0c5      	beq.n	800dfcc <_svfiprintf_r+0x130>
 800e040:	9105      	str	r1, [sp, #20]
 800e042:	e7c3      	b.n	800dfcc <_svfiprintf_r+0x130>
 800e044:	fb0c 2101 	mla	r1, ip, r1, r2
 800e048:	4604      	mov	r4, r0
 800e04a:	2301      	movs	r3, #1
 800e04c:	e7f0      	b.n	800e030 <_svfiprintf_r+0x194>
 800e04e:	ab03      	add	r3, sp, #12
 800e050:	9300      	str	r3, [sp, #0]
 800e052:	462a      	mov	r2, r5
 800e054:	4b0f      	ldr	r3, [pc, #60]	; (800e094 <_svfiprintf_r+0x1f8>)
 800e056:	a904      	add	r1, sp, #16
 800e058:	4638      	mov	r0, r7
 800e05a:	f3af 8000 	nop.w
 800e05e:	1c42      	adds	r2, r0, #1
 800e060:	4606      	mov	r6, r0
 800e062:	d1d6      	bne.n	800e012 <_svfiprintf_r+0x176>
 800e064:	89ab      	ldrh	r3, [r5, #12]
 800e066:	065b      	lsls	r3, r3, #25
 800e068:	f53f af2c 	bmi.w	800dec4 <_svfiprintf_r+0x28>
 800e06c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e06e:	b01d      	add	sp, #116	; 0x74
 800e070:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e074:	ab03      	add	r3, sp, #12
 800e076:	9300      	str	r3, [sp, #0]
 800e078:	462a      	mov	r2, r5
 800e07a:	4b06      	ldr	r3, [pc, #24]	; (800e094 <_svfiprintf_r+0x1f8>)
 800e07c:	a904      	add	r1, sp, #16
 800e07e:	4638      	mov	r0, r7
 800e080:	f000 f87a 	bl	800e178 <_printf_i>
 800e084:	e7eb      	b.n	800e05e <_svfiprintf_r+0x1c2>
 800e086:	bf00      	nop
 800e088:	0800eaf8 	.word	0x0800eaf8
 800e08c:	0800eb02 	.word	0x0800eb02
 800e090:	00000000 	.word	0x00000000
 800e094:	0800dde5 	.word	0x0800dde5
 800e098:	0800eafe 	.word	0x0800eafe

0800e09c <_printf_common>:
 800e09c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e0a0:	4616      	mov	r6, r2
 800e0a2:	4699      	mov	r9, r3
 800e0a4:	688a      	ldr	r2, [r1, #8]
 800e0a6:	690b      	ldr	r3, [r1, #16]
 800e0a8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800e0ac:	4293      	cmp	r3, r2
 800e0ae:	bfb8      	it	lt
 800e0b0:	4613      	movlt	r3, r2
 800e0b2:	6033      	str	r3, [r6, #0]
 800e0b4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800e0b8:	4607      	mov	r7, r0
 800e0ba:	460c      	mov	r4, r1
 800e0bc:	b10a      	cbz	r2, 800e0c2 <_printf_common+0x26>
 800e0be:	3301      	adds	r3, #1
 800e0c0:	6033      	str	r3, [r6, #0]
 800e0c2:	6823      	ldr	r3, [r4, #0]
 800e0c4:	0699      	lsls	r1, r3, #26
 800e0c6:	bf42      	ittt	mi
 800e0c8:	6833      	ldrmi	r3, [r6, #0]
 800e0ca:	3302      	addmi	r3, #2
 800e0cc:	6033      	strmi	r3, [r6, #0]
 800e0ce:	6825      	ldr	r5, [r4, #0]
 800e0d0:	f015 0506 	ands.w	r5, r5, #6
 800e0d4:	d106      	bne.n	800e0e4 <_printf_common+0x48>
 800e0d6:	f104 0a19 	add.w	sl, r4, #25
 800e0da:	68e3      	ldr	r3, [r4, #12]
 800e0dc:	6832      	ldr	r2, [r6, #0]
 800e0de:	1a9b      	subs	r3, r3, r2
 800e0e0:	42ab      	cmp	r3, r5
 800e0e2:	dc26      	bgt.n	800e132 <_printf_common+0x96>
 800e0e4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800e0e8:	1e13      	subs	r3, r2, #0
 800e0ea:	6822      	ldr	r2, [r4, #0]
 800e0ec:	bf18      	it	ne
 800e0ee:	2301      	movne	r3, #1
 800e0f0:	0692      	lsls	r2, r2, #26
 800e0f2:	d42b      	bmi.n	800e14c <_printf_common+0xb0>
 800e0f4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800e0f8:	4649      	mov	r1, r9
 800e0fa:	4638      	mov	r0, r7
 800e0fc:	47c0      	blx	r8
 800e0fe:	3001      	adds	r0, #1
 800e100:	d01e      	beq.n	800e140 <_printf_common+0xa4>
 800e102:	6823      	ldr	r3, [r4, #0]
 800e104:	68e5      	ldr	r5, [r4, #12]
 800e106:	6832      	ldr	r2, [r6, #0]
 800e108:	f003 0306 	and.w	r3, r3, #6
 800e10c:	2b04      	cmp	r3, #4
 800e10e:	bf08      	it	eq
 800e110:	1aad      	subeq	r5, r5, r2
 800e112:	68a3      	ldr	r3, [r4, #8]
 800e114:	6922      	ldr	r2, [r4, #16]
 800e116:	bf0c      	ite	eq
 800e118:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e11c:	2500      	movne	r5, #0
 800e11e:	4293      	cmp	r3, r2
 800e120:	bfc4      	itt	gt
 800e122:	1a9b      	subgt	r3, r3, r2
 800e124:	18ed      	addgt	r5, r5, r3
 800e126:	2600      	movs	r6, #0
 800e128:	341a      	adds	r4, #26
 800e12a:	42b5      	cmp	r5, r6
 800e12c:	d11a      	bne.n	800e164 <_printf_common+0xc8>
 800e12e:	2000      	movs	r0, #0
 800e130:	e008      	b.n	800e144 <_printf_common+0xa8>
 800e132:	2301      	movs	r3, #1
 800e134:	4652      	mov	r2, sl
 800e136:	4649      	mov	r1, r9
 800e138:	4638      	mov	r0, r7
 800e13a:	47c0      	blx	r8
 800e13c:	3001      	adds	r0, #1
 800e13e:	d103      	bne.n	800e148 <_printf_common+0xac>
 800e140:	f04f 30ff 	mov.w	r0, #4294967295
 800e144:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e148:	3501      	adds	r5, #1
 800e14a:	e7c6      	b.n	800e0da <_printf_common+0x3e>
 800e14c:	18e1      	adds	r1, r4, r3
 800e14e:	1c5a      	adds	r2, r3, #1
 800e150:	2030      	movs	r0, #48	; 0x30
 800e152:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800e156:	4422      	add	r2, r4
 800e158:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800e15c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800e160:	3302      	adds	r3, #2
 800e162:	e7c7      	b.n	800e0f4 <_printf_common+0x58>
 800e164:	2301      	movs	r3, #1
 800e166:	4622      	mov	r2, r4
 800e168:	4649      	mov	r1, r9
 800e16a:	4638      	mov	r0, r7
 800e16c:	47c0      	blx	r8
 800e16e:	3001      	adds	r0, #1
 800e170:	d0e6      	beq.n	800e140 <_printf_common+0xa4>
 800e172:	3601      	adds	r6, #1
 800e174:	e7d9      	b.n	800e12a <_printf_common+0x8e>
	...

0800e178 <_printf_i>:
 800e178:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e17c:	7e0f      	ldrb	r7, [r1, #24]
 800e17e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800e180:	2f78      	cmp	r7, #120	; 0x78
 800e182:	4691      	mov	r9, r2
 800e184:	4680      	mov	r8, r0
 800e186:	460c      	mov	r4, r1
 800e188:	469a      	mov	sl, r3
 800e18a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800e18e:	d807      	bhi.n	800e1a0 <_printf_i+0x28>
 800e190:	2f62      	cmp	r7, #98	; 0x62
 800e192:	d80a      	bhi.n	800e1aa <_printf_i+0x32>
 800e194:	2f00      	cmp	r7, #0
 800e196:	f000 80d8 	beq.w	800e34a <_printf_i+0x1d2>
 800e19a:	2f58      	cmp	r7, #88	; 0x58
 800e19c:	f000 80a3 	beq.w	800e2e6 <_printf_i+0x16e>
 800e1a0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e1a4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800e1a8:	e03a      	b.n	800e220 <_printf_i+0xa8>
 800e1aa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800e1ae:	2b15      	cmp	r3, #21
 800e1b0:	d8f6      	bhi.n	800e1a0 <_printf_i+0x28>
 800e1b2:	a101      	add	r1, pc, #4	; (adr r1, 800e1b8 <_printf_i+0x40>)
 800e1b4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800e1b8:	0800e211 	.word	0x0800e211
 800e1bc:	0800e225 	.word	0x0800e225
 800e1c0:	0800e1a1 	.word	0x0800e1a1
 800e1c4:	0800e1a1 	.word	0x0800e1a1
 800e1c8:	0800e1a1 	.word	0x0800e1a1
 800e1cc:	0800e1a1 	.word	0x0800e1a1
 800e1d0:	0800e225 	.word	0x0800e225
 800e1d4:	0800e1a1 	.word	0x0800e1a1
 800e1d8:	0800e1a1 	.word	0x0800e1a1
 800e1dc:	0800e1a1 	.word	0x0800e1a1
 800e1e0:	0800e1a1 	.word	0x0800e1a1
 800e1e4:	0800e331 	.word	0x0800e331
 800e1e8:	0800e255 	.word	0x0800e255
 800e1ec:	0800e313 	.word	0x0800e313
 800e1f0:	0800e1a1 	.word	0x0800e1a1
 800e1f4:	0800e1a1 	.word	0x0800e1a1
 800e1f8:	0800e353 	.word	0x0800e353
 800e1fc:	0800e1a1 	.word	0x0800e1a1
 800e200:	0800e255 	.word	0x0800e255
 800e204:	0800e1a1 	.word	0x0800e1a1
 800e208:	0800e1a1 	.word	0x0800e1a1
 800e20c:	0800e31b 	.word	0x0800e31b
 800e210:	682b      	ldr	r3, [r5, #0]
 800e212:	1d1a      	adds	r2, r3, #4
 800e214:	681b      	ldr	r3, [r3, #0]
 800e216:	602a      	str	r2, [r5, #0]
 800e218:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e21c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800e220:	2301      	movs	r3, #1
 800e222:	e0a3      	b.n	800e36c <_printf_i+0x1f4>
 800e224:	6820      	ldr	r0, [r4, #0]
 800e226:	6829      	ldr	r1, [r5, #0]
 800e228:	0606      	lsls	r6, r0, #24
 800e22a:	f101 0304 	add.w	r3, r1, #4
 800e22e:	d50a      	bpl.n	800e246 <_printf_i+0xce>
 800e230:	680e      	ldr	r6, [r1, #0]
 800e232:	602b      	str	r3, [r5, #0]
 800e234:	2e00      	cmp	r6, #0
 800e236:	da03      	bge.n	800e240 <_printf_i+0xc8>
 800e238:	232d      	movs	r3, #45	; 0x2d
 800e23a:	4276      	negs	r6, r6
 800e23c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e240:	485e      	ldr	r0, [pc, #376]	; (800e3bc <_printf_i+0x244>)
 800e242:	230a      	movs	r3, #10
 800e244:	e019      	b.n	800e27a <_printf_i+0x102>
 800e246:	680e      	ldr	r6, [r1, #0]
 800e248:	602b      	str	r3, [r5, #0]
 800e24a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800e24e:	bf18      	it	ne
 800e250:	b236      	sxthne	r6, r6
 800e252:	e7ef      	b.n	800e234 <_printf_i+0xbc>
 800e254:	682b      	ldr	r3, [r5, #0]
 800e256:	6820      	ldr	r0, [r4, #0]
 800e258:	1d19      	adds	r1, r3, #4
 800e25a:	6029      	str	r1, [r5, #0]
 800e25c:	0601      	lsls	r1, r0, #24
 800e25e:	d501      	bpl.n	800e264 <_printf_i+0xec>
 800e260:	681e      	ldr	r6, [r3, #0]
 800e262:	e002      	b.n	800e26a <_printf_i+0xf2>
 800e264:	0646      	lsls	r6, r0, #25
 800e266:	d5fb      	bpl.n	800e260 <_printf_i+0xe8>
 800e268:	881e      	ldrh	r6, [r3, #0]
 800e26a:	4854      	ldr	r0, [pc, #336]	; (800e3bc <_printf_i+0x244>)
 800e26c:	2f6f      	cmp	r7, #111	; 0x6f
 800e26e:	bf0c      	ite	eq
 800e270:	2308      	moveq	r3, #8
 800e272:	230a      	movne	r3, #10
 800e274:	2100      	movs	r1, #0
 800e276:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800e27a:	6865      	ldr	r5, [r4, #4]
 800e27c:	60a5      	str	r5, [r4, #8]
 800e27e:	2d00      	cmp	r5, #0
 800e280:	bfa2      	ittt	ge
 800e282:	6821      	ldrge	r1, [r4, #0]
 800e284:	f021 0104 	bicge.w	r1, r1, #4
 800e288:	6021      	strge	r1, [r4, #0]
 800e28a:	b90e      	cbnz	r6, 800e290 <_printf_i+0x118>
 800e28c:	2d00      	cmp	r5, #0
 800e28e:	d04d      	beq.n	800e32c <_printf_i+0x1b4>
 800e290:	4615      	mov	r5, r2
 800e292:	fbb6 f1f3 	udiv	r1, r6, r3
 800e296:	fb03 6711 	mls	r7, r3, r1, r6
 800e29a:	5dc7      	ldrb	r7, [r0, r7]
 800e29c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800e2a0:	4637      	mov	r7, r6
 800e2a2:	42bb      	cmp	r3, r7
 800e2a4:	460e      	mov	r6, r1
 800e2a6:	d9f4      	bls.n	800e292 <_printf_i+0x11a>
 800e2a8:	2b08      	cmp	r3, #8
 800e2aa:	d10b      	bne.n	800e2c4 <_printf_i+0x14c>
 800e2ac:	6823      	ldr	r3, [r4, #0]
 800e2ae:	07de      	lsls	r6, r3, #31
 800e2b0:	d508      	bpl.n	800e2c4 <_printf_i+0x14c>
 800e2b2:	6923      	ldr	r3, [r4, #16]
 800e2b4:	6861      	ldr	r1, [r4, #4]
 800e2b6:	4299      	cmp	r1, r3
 800e2b8:	bfde      	ittt	le
 800e2ba:	2330      	movle	r3, #48	; 0x30
 800e2bc:	f805 3c01 	strble.w	r3, [r5, #-1]
 800e2c0:	f105 35ff 	addle.w	r5, r5, #4294967295
 800e2c4:	1b52      	subs	r2, r2, r5
 800e2c6:	6122      	str	r2, [r4, #16]
 800e2c8:	f8cd a000 	str.w	sl, [sp]
 800e2cc:	464b      	mov	r3, r9
 800e2ce:	aa03      	add	r2, sp, #12
 800e2d0:	4621      	mov	r1, r4
 800e2d2:	4640      	mov	r0, r8
 800e2d4:	f7ff fee2 	bl	800e09c <_printf_common>
 800e2d8:	3001      	adds	r0, #1
 800e2da:	d14c      	bne.n	800e376 <_printf_i+0x1fe>
 800e2dc:	f04f 30ff 	mov.w	r0, #4294967295
 800e2e0:	b004      	add	sp, #16
 800e2e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e2e6:	4835      	ldr	r0, [pc, #212]	; (800e3bc <_printf_i+0x244>)
 800e2e8:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800e2ec:	6829      	ldr	r1, [r5, #0]
 800e2ee:	6823      	ldr	r3, [r4, #0]
 800e2f0:	f851 6b04 	ldr.w	r6, [r1], #4
 800e2f4:	6029      	str	r1, [r5, #0]
 800e2f6:	061d      	lsls	r5, r3, #24
 800e2f8:	d514      	bpl.n	800e324 <_printf_i+0x1ac>
 800e2fa:	07df      	lsls	r7, r3, #31
 800e2fc:	bf44      	itt	mi
 800e2fe:	f043 0320 	orrmi.w	r3, r3, #32
 800e302:	6023      	strmi	r3, [r4, #0]
 800e304:	b91e      	cbnz	r6, 800e30e <_printf_i+0x196>
 800e306:	6823      	ldr	r3, [r4, #0]
 800e308:	f023 0320 	bic.w	r3, r3, #32
 800e30c:	6023      	str	r3, [r4, #0]
 800e30e:	2310      	movs	r3, #16
 800e310:	e7b0      	b.n	800e274 <_printf_i+0xfc>
 800e312:	6823      	ldr	r3, [r4, #0]
 800e314:	f043 0320 	orr.w	r3, r3, #32
 800e318:	6023      	str	r3, [r4, #0]
 800e31a:	2378      	movs	r3, #120	; 0x78
 800e31c:	4828      	ldr	r0, [pc, #160]	; (800e3c0 <_printf_i+0x248>)
 800e31e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800e322:	e7e3      	b.n	800e2ec <_printf_i+0x174>
 800e324:	0659      	lsls	r1, r3, #25
 800e326:	bf48      	it	mi
 800e328:	b2b6      	uxthmi	r6, r6
 800e32a:	e7e6      	b.n	800e2fa <_printf_i+0x182>
 800e32c:	4615      	mov	r5, r2
 800e32e:	e7bb      	b.n	800e2a8 <_printf_i+0x130>
 800e330:	682b      	ldr	r3, [r5, #0]
 800e332:	6826      	ldr	r6, [r4, #0]
 800e334:	6961      	ldr	r1, [r4, #20]
 800e336:	1d18      	adds	r0, r3, #4
 800e338:	6028      	str	r0, [r5, #0]
 800e33a:	0635      	lsls	r5, r6, #24
 800e33c:	681b      	ldr	r3, [r3, #0]
 800e33e:	d501      	bpl.n	800e344 <_printf_i+0x1cc>
 800e340:	6019      	str	r1, [r3, #0]
 800e342:	e002      	b.n	800e34a <_printf_i+0x1d2>
 800e344:	0670      	lsls	r0, r6, #25
 800e346:	d5fb      	bpl.n	800e340 <_printf_i+0x1c8>
 800e348:	8019      	strh	r1, [r3, #0]
 800e34a:	2300      	movs	r3, #0
 800e34c:	6123      	str	r3, [r4, #16]
 800e34e:	4615      	mov	r5, r2
 800e350:	e7ba      	b.n	800e2c8 <_printf_i+0x150>
 800e352:	682b      	ldr	r3, [r5, #0]
 800e354:	1d1a      	adds	r2, r3, #4
 800e356:	602a      	str	r2, [r5, #0]
 800e358:	681d      	ldr	r5, [r3, #0]
 800e35a:	6862      	ldr	r2, [r4, #4]
 800e35c:	2100      	movs	r1, #0
 800e35e:	4628      	mov	r0, r5
 800e360:	f7f1 ff46 	bl	80001f0 <memchr>
 800e364:	b108      	cbz	r0, 800e36a <_printf_i+0x1f2>
 800e366:	1b40      	subs	r0, r0, r5
 800e368:	6060      	str	r0, [r4, #4]
 800e36a:	6863      	ldr	r3, [r4, #4]
 800e36c:	6123      	str	r3, [r4, #16]
 800e36e:	2300      	movs	r3, #0
 800e370:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e374:	e7a8      	b.n	800e2c8 <_printf_i+0x150>
 800e376:	6923      	ldr	r3, [r4, #16]
 800e378:	462a      	mov	r2, r5
 800e37a:	4649      	mov	r1, r9
 800e37c:	4640      	mov	r0, r8
 800e37e:	47d0      	blx	sl
 800e380:	3001      	adds	r0, #1
 800e382:	d0ab      	beq.n	800e2dc <_printf_i+0x164>
 800e384:	6823      	ldr	r3, [r4, #0]
 800e386:	079b      	lsls	r3, r3, #30
 800e388:	d413      	bmi.n	800e3b2 <_printf_i+0x23a>
 800e38a:	68e0      	ldr	r0, [r4, #12]
 800e38c:	9b03      	ldr	r3, [sp, #12]
 800e38e:	4298      	cmp	r0, r3
 800e390:	bfb8      	it	lt
 800e392:	4618      	movlt	r0, r3
 800e394:	e7a4      	b.n	800e2e0 <_printf_i+0x168>
 800e396:	2301      	movs	r3, #1
 800e398:	4632      	mov	r2, r6
 800e39a:	4649      	mov	r1, r9
 800e39c:	4640      	mov	r0, r8
 800e39e:	47d0      	blx	sl
 800e3a0:	3001      	adds	r0, #1
 800e3a2:	d09b      	beq.n	800e2dc <_printf_i+0x164>
 800e3a4:	3501      	adds	r5, #1
 800e3a6:	68e3      	ldr	r3, [r4, #12]
 800e3a8:	9903      	ldr	r1, [sp, #12]
 800e3aa:	1a5b      	subs	r3, r3, r1
 800e3ac:	42ab      	cmp	r3, r5
 800e3ae:	dcf2      	bgt.n	800e396 <_printf_i+0x21e>
 800e3b0:	e7eb      	b.n	800e38a <_printf_i+0x212>
 800e3b2:	2500      	movs	r5, #0
 800e3b4:	f104 0619 	add.w	r6, r4, #25
 800e3b8:	e7f5      	b.n	800e3a6 <_printf_i+0x22e>
 800e3ba:	bf00      	nop
 800e3bc:	0800eb09 	.word	0x0800eb09
 800e3c0:	0800eb1a 	.word	0x0800eb1a

0800e3c4 <__retarget_lock_acquire_recursive>:
 800e3c4:	4770      	bx	lr

0800e3c6 <__retarget_lock_release_recursive>:
 800e3c6:	4770      	bx	lr

0800e3c8 <memmove>:
 800e3c8:	4288      	cmp	r0, r1
 800e3ca:	b510      	push	{r4, lr}
 800e3cc:	eb01 0402 	add.w	r4, r1, r2
 800e3d0:	d902      	bls.n	800e3d8 <memmove+0x10>
 800e3d2:	4284      	cmp	r4, r0
 800e3d4:	4623      	mov	r3, r4
 800e3d6:	d807      	bhi.n	800e3e8 <memmove+0x20>
 800e3d8:	1e43      	subs	r3, r0, #1
 800e3da:	42a1      	cmp	r1, r4
 800e3dc:	d008      	beq.n	800e3f0 <memmove+0x28>
 800e3de:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e3e2:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e3e6:	e7f8      	b.n	800e3da <memmove+0x12>
 800e3e8:	4402      	add	r2, r0
 800e3ea:	4601      	mov	r1, r0
 800e3ec:	428a      	cmp	r2, r1
 800e3ee:	d100      	bne.n	800e3f2 <memmove+0x2a>
 800e3f0:	bd10      	pop	{r4, pc}
 800e3f2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e3f6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e3fa:	e7f7      	b.n	800e3ec <memmove+0x24>

0800e3fc <_realloc_r>:
 800e3fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e400:	4680      	mov	r8, r0
 800e402:	4614      	mov	r4, r2
 800e404:	460e      	mov	r6, r1
 800e406:	b921      	cbnz	r1, 800e412 <_realloc_r+0x16>
 800e408:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e40c:	4611      	mov	r1, r2
 800e40e:	f7ff bc31 	b.w	800dc74 <_malloc_r>
 800e412:	b92a      	cbnz	r2, 800e420 <_realloc_r+0x24>
 800e414:	f7ff fbc2 	bl	800db9c <_free_r>
 800e418:	4625      	mov	r5, r4
 800e41a:	4628      	mov	r0, r5
 800e41c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e420:	f000 f81b 	bl	800e45a <_malloc_usable_size_r>
 800e424:	4284      	cmp	r4, r0
 800e426:	4607      	mov	r7, r0
 800e428:	d802      	bhi.n	800e430 <_realloc_r+0x34>
 800e42a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800e42e:	d812      	bhi.n	800e456 <_realloc_r+0x5a>
 800e430:	4621      	mov	r1, r4
 800e432:	4640      	mov	r0, r8
 800e434:	f7ff fc1e 	bl	800dc74 <_malloc_r>
 800e438:	4605      	mov	r5, r0
 800e43a:	2800      	cmp	r0, #0
 800e43c:	d0ed      	beq.n	800e41a <_realloc_r+0x1e>
 800e43e:	42bc      	cmp	r4, r7
 800e440:	4622      	mov	r2, r4
 800e442:	4631      	mov	r1, r6
 800e444:	bf28      	it	cs
 800e446:	463a      	movcs	r2, r7
 800e448:	f7ff fb92 	bl	800db70 <memcpy>
 800e44c:	4631      	mov	r1, r6
 800e44e:	4640      	mov	r0, r8
 800e450:	f7ff fba4 	bl	800db9c <_free_r>
 800e454:	e7e1      	b.n	800e41a <_realloc_r+0x1e>
 800e456:	4635      	mov	r5, r6
 800e458:	e7df      	b.n	800e41a <_realloc_r+0x1e>

0800e45a <_malloc_usable_size_r>:
 800e45a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e45e:	1f18      	subs	r0, r3, #4
 800e460:	2b00      	cmp	r3, #0
 800e462:	bfbc      	itt	lt
 800e464:	580b      	ldrlt	r3, [r1, r0]
 800e466:	18c0      	addlt	r0, r0, r3
 800e468:	4770      	bx	lr
	...

0800e46c <_init>:
 800e46c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e46e:	bf00      	nop
 800e470:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e472:	bc08      	pop	{r3}
 800e474:	469e      	mov	lr, r3
 800e476:	4770      	bx	lr

0800e478 <_fini>:
 800e478:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e47a:	bf00      	nop
 800e47c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e47e:	bc08      	pop	{r3}
 800e480:	469e      	mov	lr, r3
 800e482:	4770      	bx	lr
