// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "02/01/2026 18:45:20"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module toplevelmMULT (
	SignOut,
	Gclock,
	resetBar,
	SignA,
	SignB,
	ExponentA,
	ExponentB,
	MantissaA,
	MantissaB,
	so,
	s1,
	s2,
	s3,
	s6,
	s4,
	overflow,
	ExponentOut,
	MantissaOut);
output 	SignOut;
input 	Gclock;
input 	resetBar;
input 	SignA;
input 	SignB;
input 	[6:0] ExponentA;
input 	[6:0] ExponentB;
input 	[7:0] MantissaA;
input 	[7:0] MantissaB;
output 	so;
output 	s1;
output 	s2;
output 	s3;
output 	s6;
output 	s4;
output 	overflow;
output 	[6:0] ExponentOut;
output 	[7:0] MantissaOut;

// Design Ports Information
// SignOut	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// so	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s1	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s2	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s3	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s6	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s4	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// overflow	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ExponentOut[6]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ExponentOut[5]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ExponentOut[4]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ExponentOut[3]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ExponentOut[2]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ExponentOut[1]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ExponentOut[0]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MantissaOut[7]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MantissaOut[6]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MantissaOut[5]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MantissaOut[4]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MantissaOut[3]	=>  Location: PIN_H26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MantissaOut[2]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MantissaOut[1]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MantissaOut[0]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SignA	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SignB	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Gclock	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// resetBar	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MantissaA[7]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MantissaA[6]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MantissaA[5]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MantissaA[4]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MantissaA[3]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MantissaA[2]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MantissaA[1]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MantissaB[7]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MantissaA[0]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MantissaB[6]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MantissaB[5]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MantissaB[4]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MantissaB[3]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MantissaB[2]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MantissaB[1]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MantissaB[0]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ExponentA[5]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ExponentB[5]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ExponentA[4]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ExponentB[4]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ExponentA[3]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ExponentB[3]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ExponentA[2]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ExponentB[2]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ExponentB[0]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ExponentA[0]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ExponentB[1]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ExponentA[1]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ExponentA[6]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ExponentB[6]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \inst2|inst12|pp[1][5]~combout ;
wire \inst2|inst12|pp[1][4]~combout ;
wire \inst2|inst12|pp[2][6]~combout ;
wire \inst2|inst12|row0|gen_adder:6:add_inst|int_CarryOut1~combout ;
wire \inst2|inst12|row0|gen_adder:2:add_inst|o_Sum~0_combout ;
wire \inst2|inst12|pp[3][1]~combout ;
wire \inst2|inst12|pp[4][6]~combout ;
wire \inst2|inst12|pp[4][5]~combout ;
wire \inst2|inst12|pp[4][4]~combout ;
wire \inst2|inst12|pp[4][2]~combout ;
wire \inst2|inst12|pp[4][0]~combout ;
wire \inst2|inst12|gen_rows:2:row_inst|gen_adder:8:add_inst|o_CarryOut~0_combout ;
wire \inst2|inst12|pp[5][2]~combout ;
wire \inst2|inst12|gen_rows:3:row_inst|gen_adder:1:add_inst|o_Sum~combout ;
wire \inst2|inst12|pp[6][5]~combout ;
wire \inst2|inst12|pp[6][4]~combout ;
wire \inst2|inst12|pp[6][3]~combout ;
wire \inst2|inst12|pp[7][7]~combout ;
wire \inst2|inst12|pp[7][5]~combout ;
wire \inst2|inst12|pp[7][1]~combout ;
wire \inst2|inst7|gen_adder:3:add_inst|o_CarryOut~combout ;
wire \inst2|inst9|reg_q~2_combout ;
wire \inst2|inst9|reg_q~7_combout ;
wire \inst2|inst9|reg_q~10_combout ;
wire \inst2|inst9|reg_q[0]~14_combout ;
wire \inst2|inst13|G1~1_combout ;
wire \inst2|inst1|gen_reg:4:bit_inst|int_q~q ;
wire \inst2|inst1|gen_reg:3:bit_inst|int_q~q ;
wire \inst2|inst67|gen_adder:4:add_inst|o_CarryOut~0_combout ;
wire \ExponentB[4]~input_o ;
wire \ExponentB[3]~input_o ;
wire \inst2|inst1|gen_reg:4:bit_inst|int_q~feeder_combout ;
wire \inst2|inst1|gen_reg:3:bit_inst|int_q~feeder_combout ;
wire \SignOut~output_o ;
wire \so~output_o ;
wire \s1~output_o ;
wire \s2~output_o ;
wire \s3~output_o ;
wire \s6~output_o ;
wire \s4~output_o ;
wire \overflow~output_o ;
wire \ExponentOut[6]~output_o ;
wire \ExponentOut[5]~output_o ;
wire \ExponentOut[4]~output_o ;
wire \ExponentOut[3]~output_o ;
wire \ExponentOut[2]~output_o ;
wire \ExponentOut[1]~output_o ;
wire \ExponentOut[0]~output_o ;
wire \MantissaOut[7]~output_o ;
wire \MantissaOut[6]~output_o ;
wire \MantissaOut[5]~output_o ;
wire \MantissaOut[4]~output_o ;
wire \MantissaOut[3]~output_o ;
wire \MantissaOut[2]~output_o ;
wire \MantissaOut[1]~output_o ;
wire \MantissaOut[0]~output_o ;
wire \MantissaA[7]~input_o ;
wire \resetBar~input_o ;
wire \resetBar~inputclkctrl_outclk ;
wire \inst|FF0|int_q~feeder_combout ;
wire \inst|FF0|int_q~q ;
wire \inst2|inst10|gen_reg:7:bit_inst|int_q~q ;
wire \MantissaA[6]~input_o ;
wire \inst2|inst10|gen_reg:6:bit_inst|int_q~q ;
wire \MantissaA[5]~input_o ;
wire \inst2|inst10|gen_reg:5:bit_inst|int_q~q ;
wire \MantissaB[6]~input_o ;
wire \inst2|inst11|gen_reg:6:bit_inst|int_q~q ;
wire \inst2|inst12|pp[6][6]~combout ;
wire \MantissaA[4]~input_o ;
wire \inst2|inst10|gen_reg:4:bit_inst|int_q~q ;
wire \inst2|inst12|pp[5][6]~combout ;
wire \MantissaA[3]~input_o ;
wire \inst2|inst10|gen_reg:3:bit_inst|int_q~q ;
wire \MantissaB[7]~input_o ;
wire \inst2|inst11|gen_reg:7:bit_inst|int_q~q ;
wire \inst2|inst12|pp[3][7]~combout ;
wire \MantissaA[0]~input_o ;
wire \inst2|inst10|gen_reg:0:bit_inst|int_q~q ;
wire \MantissaA[1]~input_o ;
wire \inst2|inst10|gen_reg:1:bit_inst|int_q~q ;
wire \inst2|inst12|pp[1][6]~combout ;
wire \MantissaB[5]~input_o ;
wire \inst2|inst11|gen_reg:5:bit_inst|int_q~q ;
wire \inst2|inst12|pp[1][3]~combout ;
wire \MantissaB[3]~input_o ;
wire \inst2|inst11|gen_reg:3:bit_inst|int_q~q ;
wire \MantissaB[0]~input_o ;
wire \inst2|inst11|gen_reg:0:bit_inst|int_q~q ;
wire \MantissaB[2]~input_o ;
wire \inst2|inst11|gen_reg:2:bit_inst|int_q~q ;
wire \inst2|inst12|row0|gen_adder:1:add_inst|o_CarryOut~0_combout ;
wire \inst2|inst12|row0|gen_adder:1:add_inst|o_CarryOut~1_combout ;
wire \inst2|inst12|pp[1][2]~combout ;
wire \inst2|inst12|row0|gen_adder:2:add_inst|o_CarryOut~0_combout ;
wire \inst2|inst12|row0|gen_adder:3:add_inst|o_CarryOut~0_combout ;
wire \inst2|inst12|row0|gen_adder:4:add_inst|o_CarryOut~0_combout ;
wire \inst2|inst12|row0|gen_adder:5:add_inst|o_CarryOut~0_combout ;
wire \inst2|inst12|row0|gen_adder:6:add_inst|o_CarryOut~0_combout ;
wire \inst2|inst12|row0|gen_adder:7:add_inst|o_CarryOut~0_combout ;
wire \inst2|inst12|pp[2][7]~combout ;
wire \inst2|inst12|pp[1][7]~combout ;
wire \inst2|inst12|row0|gen_adder:7:add_inst|int_CarryOut1~combout ;
wire \MantissaA[2]~input_o ;
wire \inst2|inst10|gen_reg:2:bit_inst|int_q~q ;
wire \inst2|inst12|pp[2][5]~combout ;
wire \MantissaB[4]~input_o ;
wire \inst2|inst11|gen_reg:4:bit_inst|int_q~q ;
wire \inst2|inst12|pp[2][4]~combout ;
wire \inst2|inst12|row0|gen_adder:5:add_inst|int_CarryOut1~combout ;
wire \inst2|inst12|pp[2][3]~combout ;
wire \inst2|inst12|row0|gen_adder:4:add_inst|int_CarryOut1~combout ;
wire \inst2|inst12|pp[2][2]~combout ;
wire \inst2|inst12|row0|gen_adder:3:add_inst|int_CarryOut1~combout ;
wire \MantissaB[1]~input_o ;
wire \inst2|inst11|gen_reg:1:bit_inst|int_q~q ;
wire \inst2|inst12|gen_rows:1:row_inst|gen_adder:1:add_inst|o_CarryOut~2_combout ;
wire \inst2|inst12|gen_rows:1:row_inst|gen_adder:1:add_inst|o_CarryOut~4_combout ;
wire \inst2|inst12|gen_rows:1:row_inst|gen_adder:1:add_inst|o_CarryOut~3_combout ;
wire \inst2|inst12|gen_rows:1:row_inst|gen_adder:1:add_inst|o_CarryOut~5_combout ;
wire \inst2|inst12|gen_rows:1:row_inst|gen_adder:1:add_inst|o_CarryOut~6_combout ;
wire \inst2|inst12|gen_rows:1:row_inst|gen_adder:2:add_inst|o_CarryOut~0_combout ;
wire \inst2|inst12|gen_rows:1:row_inst|gen_adder:3:add_inst|o_CarryOut~0_combout ;
wire \inst2|inst12|gen_rows:1:row_inst|gen_adder:4:add_inst|o_CarryOut~0_combout ;
wire \inst2|inst12|gen_rows:1:row_inst|gen_adder:5:add_inst|o_CarryOut~0_combout ;
wire \inst2|inst12|gen_rows:1:row_inst|gen_adder:6:add_inst|o_CarryOut~0_combout ;
wire \inst2|inst12|gen_rows:1:row_inst|gen_adder:8:add_inst|int_CarryOut1~combout ;
wire \inst2|inst12|gen_rows:1:row_inst|gen_adder:7:add_inst|int_CarryOut1~0_combout ;
wire \inst2|inst12|pp[3][5]~combout ;
wire \inst2|inst12|gen_rows:1:row_inst|gen_adder:6:add_inst|int_CarryOut1~combout ;
wire \inst2|inst12|pp[3][4]~combout ;
wire \inst2|inst12|gen_rows:1:row_inst|gen_adder:5:add_inst|int_CarryOut1~combout ;
wire \inst2|inst12|gen_rows:1:row_inst|gen_adder:4:add_inst|int_CarryOut1~combout ;
wire \inst2|inst12|pp[3][2]~combout ;
wire \inst2|inst12|gen_rows:1:row_inst|gen_adder:3:add_inst|int_CarryOut1~combout ;
wire \inst2|inst12|pp[3][0]~combout ;
wire \inst2|inst12|gen_rows:1:row_inst|gen_adder:1:add_inst|o_Sum~4_combout ;
wire \inst2|inst12|gen_rows:1:row_inst|gen_adder:1:add_inst|o_Sum~7_combout ;
wire \inst2|inst12|gen_rows:1:row_inst|gen_adder:1:add_inst|o_Sum~combout ;
wire \inst2|inst12|gen_rows:1:row_inst|gen_adder:2:add_inst|o_Sum~combout ;
wire \inst2|inst12|gen_rows:2:row_inst|gen_adder:1:add_inst|o_CarryOut~0_combout ;
wire \inst2|inst12|gen_rows:2:row_inst|gen_adder:2:add_inst|o_CarryOut~0_combout ;
wire \inst2|inst12|gen_rows:2:row_inst|gen_adder:3:add_inst|o_CarryOut~0_combout ;
wire \inst2|inst12|gen_rows:2:row_inst|gen_adder:4:add_inst|o_CarryOut~0_combout ;
wire \inst2|inst12|gen_rows:2:row_inst|gen_adder:5:add_inst|o_CarryOut~0_combout ;
wire \inst2|inst12|gen_rows:2:row_inst|gen_adder:6:add_inst|o_CarryOut~0_combout ;
wire \inst2|inst12|gen_rows:2:row_inst|gen_adder:7:add_inst|o_CarryOut~0_combout ;
wire \inst2|inst12|gen_rows:2:row_inst|gen_adder:7:add_inst|int_CarryOut1~combout ;
wire \inst2|inst12|pp[3][6]~combout ;
wire \inst2|inst12|gen_rows:2:row_inst|gen_adder:6:add_inst|int_CarryOut1~combout ;
wire \inst2|inst12|gen_rows:2:row_inst|gen_adder:5:add_inst|int_CarryOut1~combout ;
wire \inst2|inst12|gen_rows:2:row_inst|gen_adder:4:add_inst|int_CarryOut1~combout ;
wire \inst2|inst12|pp[3][3]~combout ;
wire \inst2|inst12|pp[4][1]~combout ;
wire \inst2|inst12|gen_rows:2:row_inst|gen_adder:2:add_inst|o_Sum~0_combout ;
wire \inst2|inst12|gen_rows:2:row_inst|gen_adder:1:add_inst|o_Sum~combout ;
wire \inst2|inst12|gen_rows:3:row_inst|gen_adder:1:add_inst|o_CarryOut~0_combout ;
wire \inst2|inst12|gen_rows:2:row_inst|gen_adder:3:add_inst|int_CarryOut1~combout ;
wire \inst2|inst12|gen_rows:3:row_inst|gen_adder:2:add_inst|o_CarryOut~0_combout ;
wire \inst2|inst12|gen_rows:3:row_inst|gen_adder:3:add_inst|o_CarryOut~0_combout ;
wire \inst2|inst12|gen_rows:3:row_inst|gen_adder:4:add_inst|o_CarryOut~0_combout ;
wire \inst2|inst12|gen_rows:3:row_inst|gen_adder:5:add_inst|o_CarryOut~0_combout ;
wire \inst2|inst12|gen_rows:3:row_inst|gen_adder:6:add_inst|o_CarryOut~0_combout ;
wire \inst2|inst12|gen_rows:3:row_inst|gen_adder:7:add_inst|int_CarryOut1~2_combout ;
wire \inst2|inst12|pp[5][5]~combout ;
wire \inst2|inst12|gen_rows:3:row_inst|gen_adder:6:add_inst|int_CarryOut1~combout ;
wire \inst2|inst12|pp[5][4]~combout ;
wire \inst2|inst12|pp[5][3]~combout ;
wire \inst2|inst12|pp[4][3]~combout ;
wire \inst2|inst12|pp[5][0]~combout ;
wire \inst2|inst12|pp[5][1]~combout ;
wire \inst2|inst12|gen_rows:3:row_inst|gen_adder:2:add_inst|o_Sum~combout ;
wire \inst2|inst12|gen_rows:4:row_inst|gen_adder:1:add_inst|o_CarryOut~0_combout ;
wire \inst2|inst12|gen_rows:3:row_inst|gen_adder:3:add_inst|int_CarryOut1~combout ;
wire \inst2|inst12|gen_rows:4:row_inst|gen_adder:2:add_inst|o_CarryOut~0_combout ;
wire \inst2|inst12|gen_rows:3:row_inst|gen_adder:4:add_inst|int_CarryOut1~combout ;
wire \inst2|inst12|gen_rows:4:row_inst|gen_adder:3:add_inst|o_CarryOut~0_combout ;
wire \inst2|inst12|gen_rows:3:row_inst|gen_adder:5:add_inst|int_CarryOut1~combout ;
wire \inst2|inst12|gen_rows:4:row_inst|gen_adder:4:add_inst|o_CarryOut~0_combout ;
wire \inst2|inst12|gen_rows:4:row_inst|gen_adder:5:add_inst|o_CarryOut~0_combout ;
wire \inst2|inst12|gen_rows:4:row_inst|gen_adder:6:add_inst|o_CarryOut~0_combout ;
wire \inst2|inst12|gen_rows:1:row_inst|gen_adder:7:add_inst|o_CarryOut~0_combout ;
wire \inst2|inst12|gen_rows:1:row_inst|gen_adder:8:add_inst|o_CarryOut~0_combout ;
wire \inst2|inst12|gen_rows:2:row_inst|gen_adder:8:add_inst|int_CarryOut1~combout ;
wire \inst2|inst12|pp[4][7]~combout ;
wire \inst2|inst12|gen_rows:3:row_inst|gen_adder:7:add_inst|o_CarryOut~0_combout ;
wire \inst2|inst12|gen_rows:3:row_inst|gen_adder:8:add_inst|int_CarryOut1~combout ;
wire \inst2|inst12|gen_rows:4:row_inst|gen_adder:7:add_inst|int_CarryOut1~combout ;
wire \inst2|inst12|gen_rows:4:row_inst|gen_adder:6:add_inst|int_CarryOut1~combout ;
wire \inst2|inst12|gen_rows:4:row_inst|gen_adder:4:add_inst|int_CarryOut1~combout ;
wire \inst2|inst12|pp[6][2]~combout ;
wire \inst2|inst12|gen_rows:4:row_inst|gen_adder:1:add_inst|o_Sum~combout ;
wire \inst2|inst12|pp[6][0]~combout ;
wire \inst2|inst12|gen_rows:4:row_inst|gen_adder:2:add_inst|o_Sum~combout ;
wire \inst2|inst12|gen_rows:5:row_inst|gen_adder:1:add_inst|o_CarryOut~0_combout ;
wire \inst2|inst12|gen_rows:4:row_inst|gen_adder:3:add_inst|int_CarryOut1~combout ;
wire \inst2|inst12|gen_rows:5:row_inst|gen_adder:2:add_inst|o_CarryOut~0_combout ;
wire \inst2|inst12|gen_rows:5:row_inst|gen_adder:3:add_inst|o_CarryOut~0_combout ;
wire \inst2|inst12|gen_rows:4:row_inst|gen_adder:5:add_inst|int_CarryOut1~combout ;
wire \inst2|inst12|gen_rows:5:row_inst|gen_adder:4:add_inst|o_CarryOut~0_combout ;
wire \inst2|inst12|gen_rows:5:row_inst|gen_adder:5:add_inst|o_CarryOut~0_combout ;
wire \inst2|inst12|gen_rows:5:row_inst|gen_adder:6:add_inst|o_CarryOut~0_combout ;
wire \inst2|inst12|pp[5][7]~combout ;
wire \inst2|inst12|gen_rows:4:row_inst|gen_adder:7:add_inst|o_CarryOut~0_combout ;
wire \inst2|inst12|gen_rows:4:row_inst|gen_adder:8:add_inst|int_CarryOut1~combout ;
wire \inst2|inst12|gen_rows:5:row_inst|gen_adder:7:add_inst|o_CarryOut~0_combout ;
wire \inst2|inst12|gen_rows:3:row_inst|gen_adder:8:add_inst|o_CarryOut~0_combout ;
wire \inst2|inst12|gen_rows:4:row_inst|gen_adder:8:add_inst|o_CarryOut~0_combout ;
wire \inst2|inst12|gen_rows:5:row_inst|gen_adder:8:add_inst|o_CarryOut~0_combout ;
wire \inst2|inst12|gen_rows:5:row_inst|gen_adder:8:add_inst|int_CarryOut1~combout ;
wire \inst2|inst12|pp[6][7]~combout ;
wire \inst2|inst12|gen_rows:5:row_inst|gen_adder:7:add_inst|int_CarryOut1~combout ;
wire \inst2|inst12|pp[7][4]~combout ;
wire \inst2|inst12|gen_rows:5:row_inst|gen_adder:5:add_inst|int_CarryOut1~combout ;
wire \inst2|inst12|pp[7][3]~combout ;
wire \inst2|inst12|pp[7][2]~combout ;
wire \inst2|inst12|pp[7][0]~combout ;
wire \inst2|inst12|pp[6][1]~combout ;
wire \inst2|inst12|gen_rows:5:row_inst|gen_adder:1:add_inst|o_Sum~combout ;
wire \inst2|inst12|gen_rows:5:row_inst|gen_adder:2:add_inst|o_Sum~combout ;
wire \inst2|inst12|gen_rows:6:row_inst|gen_adder:1:add_inst|o_CarryOut~0_combout ;
wire \inst2|inst12|gen_rows:5:row_inst|gen_adder:3:add_inst|int_CarryOut1~combout ;
wire \inst2|inst12|gen_rows:6:row_inst|gen_adder:2:add_inst|o_CarryOut~0_combout ;
wire \inst2|inst12|gen_rows:5:row_inst|gen_adder:4:add_inst|int_CarryOut1~combout ;
wire \inst2|inst12|gen_rows:6:row_inst|gen_adder:3:add_inst|o_CarryOut~0_combout ;
wire \inst2|inst12|gen_rows:6:row_inst|gen_adder:4:add_inst|o_CarryOut~0_combout ;
wire \inst2|inst12|gen_rows:5:row_inst|gen_adder:6:add_inst|int_CarryOut1~combout ;
wire \inst2|inst12|gen_rows:6:row_inst|gen_adder:5:add_inst|o_CarryOut~0_combout ;
wire \inst2|inst12|gen_rows:6:row_inst|gen_adder:6:add_inst|o_CarryOut~0_combout ;
wire \inst2|inst12|gen_rows:6:row_inst|gen_adder:7:add_inst|o_CarryOut~0_combout ;
wire \inst2|inst12|gen_rows:6:row_inst|gen_adder:8:add_inst|o_CarryOut~0_combout ;
wire \inst2|inst12|gen_rows:6:row_inst|gen_adder:7:add_inst|int_CarryOut1~combout ;
wire \inst2|inst12|gen_rows:6:row_inst|gen_adder:6:add_inst|int_CarryOut1~combout ;
wire \inst2|inst12|gen_rows:6:row_inst|gen_adder:4:add_inst|int_CarryOut1~combout ;
wire \inst2|inst12|gen_rows:6:row_inst|gen_adder:1:add_inst|o_Sum~combout ;
wire \inst2|inst12|gen_rows:6:row_inst|gen_adder:2:add_inst|o_Sum~combout ;
wire \inst2|inst12|gen_rows:7:row_inst|gen_adder:1:add_inst|o_CarryOut~0_combout ;
wire \inst2|inst12|gen_rows:6:row_inst|gen_adder:3:add_inst|int_CarryOut1~combout ;
wire \inst2|inst12|gen_rows:7:row_inst|gen_adder:2:add_inst|o_CarryOut~0_combout ;
wire \inst2|inst12|gen_rows:7:row_inst|gen_adder:3:add_inst|o_CarryOut~0_combout ;
wire \inst2|inst12|gen_rows:6:row_inst|gen_adder:5:add_inst|int_CarryOut1~combout ;
wire \inst2|inst12|gen_rows:7:row_inst|gen_adder:4:add_inst|o_CarryOut~0_combout ;
wire \inst2|inst12|gen_rows:7:row_inst|gen_adder:5:add_inst|o_CarryOut~0_combout ;
wire \inst2|inst12|gen_rows:7:row_inst|gen_adder:6:add_inst|o_CarryOut~0_combout ;
wire \inst2|inst12|gen_rows:6:row_inst|gen_adder:8:add_inst|int_CarryOut1~combout ;
wire \inst2|inst12|gen_rows:7:row_inst|gen_adder:7:add_inst|o_CarryOut~0_combout ;
wire \inst2|inst25~0_combout ;
wire \inst|FF3|int_q~q ;
wire \inst|d_S5~0_combout ;
wire \inst|FF5|int_q~q ;
wire \inst|FF6|int_q~feeder_combout ;
wire \inst|FF6|int_q~q ;
wire \SignB~input_o ;
wire \SignA~input_o ;
wire \inst2|inst2|o_signProd~combout ;
wire \Gclock~input_o ;
wire \Gclock~inputclkctrl_outclk ;
wire \inst|FF1|int_q~0_combout ;
wire \inst|FF1|int_q~q ;
wire \inst|FF2|int_q~feeder_combout ;
wire \inst|FF2|int_q~q ;
wire \ExponentA[5]~input_o ;
wire \inst2|inst|gen_reg:5:bit_inst|int_q~q ;
wire \ExponentB[5]~input_o ;
wire \inst2|inst1|gen_reg:5:bit_inst|int_q~feeder_combout ;
wire \inst2|inst1|gen_reg:5:bit_inst|int_q~q ;
wire \ExponentB[6]~input_o ;
wire \inst2|inst1|gen_reg:6:bit_inst|int_q~q ;
wire \ExponentA[6]~input_o ;
wire \inst2|inst|gen_reg:6:bit_inst|int_q~feeder_combout ;
wire \inst2|inst|gen_reg:6:bit_inst|int_q~q ;
wire \inst2|inst67|gen_adder:6:add_inst|o_Sum~0_combout ;
wire \inst2|inst67|gen_adder:6:add_inst|o_Sum~combout ;
wire \inst2|inst4|gen_reg:6:bit_inst|int_q~q ;
wire \inst2|inst9|reg_q[5]~6_combout ;
wire \inst2|inst9|reg_q[0]~15_combout ;
wire \ExponentB[2]~input_o ;
wire \inst2|inst1|gen_reg:2:bit_inst|int_q~feeder_combout ;
wire \inst2|inst1|gen_reg:2:bit_inst|int_q~q ;
wire \ExponentA[2]~input_o ;
wire \inst2|inst|gen_reg:2:bit_inst|int_q~q ;
wire \ExponentB[1]~input_o ;
wire \inst2|inst1|gen_reg:1:bit_inst|int_q~q ;
wire \ExponentA[1]~input_o ;
wire \inst2|inst|gen_reg:1:bit_inst|int_q~q ;
wire \ExponentA[0]~input_o ;
wire \inst2|inst|gen_reg:0:bit_inst|int_q~feeder_combout ;
wire \inst2|inst|gen_reg:0:bit_inst|int_q~q ;
wire \inst2|inst67|gen_adder:1:add_inst|o_CarryOut~0_combout ;
wire \inst2|inst67|gen_adder:2:add_inst|o_Sum~0_combout ;
wire \inst2|inst4|gen_reg:2:bit_inst|int_q~q ;
wire \ExponentB[0]~input_o ;
wire \inst2|inst1|gen_reg:0:bit_inst|int_q~feeder_combout ;
wire \inst2|inst1|gen_reg:0:bit_inst|int_q~q ;
wire \inst2|inst67|add0|o_Sum~combout ;
wire \inst2|inst4|gen_reg:0:bit_inst|int_q~q ;
wire \inst2|inst5|gen_reg:0:bit_inst|int_q~feeder_combout ;
wire \inst2|inst5|gen_reg:0:bit_inst|int_q~q ;
wire \inst2|inst6|gen_reg:5:ff_i|int_q~q ;
wire \inst2|inst7|gen_adder:2:add_inst|int_CarryOut1~combout ;
wire \inst2|inst9|reg_q~11_combout ;
wire \inst2|inst9|u_inc|gen_adder:3:add_inst|int_CarryOut1~combout ;
wire \inst2|inst67|gen_adder:1:add_inst|o_Sum~0_combout ;
wire \inst2|inst4|gen_reg:1:bit_inst|int_q~q ;
wire \inst2|inst7|gen_adder:1:add_inst|o_CarryOut~combout ;
wire \ExponentA[3]~input_o ;
wire \inst2|inst|gen_reg:3:bit_inst|int_q~q ;
wire \inst2|inst67|gen_adder:2:add_inst|o_CarryOut~0_combout ;
wire \inst2|inst67|gen_adder:3:add_inst|o_Sum~combout ;
wire \inst2|inst4|gen_reg:3:bit_inst|int_q~q ;
wire \inst2|inst7|gen_adder:3:add_inst|o_Sum~combout ;
wire \inst2|inst9|reg_q~9_combout ;
wire \inst2|inst9|u_inc|gen_adder:3:add_inst|int_CarryOut3~combout ;
wire \inst2|inst9|reg_q~8_combout ;
wire \inst2|inst9|reg_q~4_combout ;
wire \ExponentA[4]~input_o ;
wire \inst2|inst|gen_reg:4:bit_inst|int_q~feeder_combout ;
wire \inst2|inst|gen_reg:4:bit_inst|int_q~q ;
wire \inst2|inst67|gen_adder:3:add_inst|o_CarryOut~0_combout ;
wire \inst2|inst67|gen_adder:4:add_inst|o_Sum~combout ;
wire \inst2|inst4|gen_reg:4:bit_inst|int_q~q ;
wire \inst2|inst67|gen_adder:5:add_inst|o_Sum~combout ;
wire \inst2|inst4|gen_reg:5:bit_inst|int_q~q ;
wire \inst2|inst7|gen_adder:5:add_inst|o_Sum~combout ;
wire \inst2|inst9|reg_q~5_combout ;
wire \inst2|inst9|reg_q~0_combout ;
wire \inst2|inst9|reg_q~1_combout ;
wire \inst2|inst9|reg_q~3_combout ;
wire \inst2|inst9|reg_q~12_combout ;
wire \inst2|inst9|reg_q~13_combout ;
wire \inst2|inst25~1_combout ;
wire \inst2|inst13|G1~0_combout ;
wire \inst2|inst13|MSB|int_q~q ;
wire \inst2|inst13|G1~2_combout ;
wire \inst2|inst13|G1:16:dFF_i|int_q~q ;
wire \inst2|inst12|gen_rows:7:row_inst|gen_adder:7:add_inst|o_Sum~combout ;
wire \inst2|inst13|G1~3_combout ;
wire \inst2|inst13|G1:15:dFF_i|int_q~q ;
wire \inst2|inst12|gen_rows:7:row_inst|gen_adder:6:add_inst|o_Sum~combout ;
wire \inst2|inst13|G1~4_combout ;
wire \inst2|inst13|G1:14:dFF_i|int_q~q ;
wire \inst2|inst12|pp[7][6]~combout ;
wire \inst2|inst12|gen_rows:7:row_inst|gen_adder:5:add_inst|o_Sum~combout ;
wire \inst2|inst13|G1~5_combout ;
wire \inst2|inst13|G1:13:dFF_i|int_q~q ;
wire \inst2|inst12|gen_rows:7:row_inst|gen_adder:4:add_inst|o_Sum~combout ;
wire \inst2|inst13|G1~6_combout ;
wire \inst2|inst13|G1:12:dFF_i|int_q~q ;
wire \inst2|inst12|gen_rows:7:row_inst|gen_adder:3:add_inst|o_Sum~combout ;
wire \inst2|inst13|G1~7_combout ;
wire \inst2|inst13|G1:11:dFF_i|int_q~q ;
wire \inst2|inst12|gen_rows:7:row_inst|gen_adder:2:add_inst|o_Sum~combout ;
wire \inst2|inst13|G1~8_combout ;
wire \inst2|inst13|G1:10:dFF_i|int_q~q ;
wire [6:0] \inst2|inst9|reg_q ;


// Location: LCCOMB_X61_Y58_N12
cycloneive_lcell_comb \inst2|inst12|pp[1][5] (
// Equation(s):
// \inst2|inst12|pp[1][5]~combout  = (\inst2|inst10|gen_reg:1:bit_inst|int_q~q  & \inst2|inst11|gen_reg:5:bit_inst|int_q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|inst10|gen_reg:1:bit_inst|int_q~q ),
	.datad(\inst2|inst11|gen_reg:5:bit_inst|int_q~q ),
	.cin(gnd),
	.combout(\inst2|inst12|pp[1][5]~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|pp[1][5] .lut_mask = 16'hF000;
defparam \inst2|inst12|pp[1][5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N14
cycloneive_lcell_comb \inst2|inst12|pp[1][4] (
// Equation(s):
// \inst2|inst12|pp[1][4]~combout  = (\inst2|inst10|gen_reg:1:bit_inst|int_q~q  & \inst2|inst11|gen_reg:4:bit_inst|int_q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|inst10|gen_reg:1:bit_inst|int_q~q ),
	.datad(\inst2|inst11|gen_reg:4:bit_inst|int_q~q ),
	.cin(gnd),
	.combout(\inst2|inst12|pp[1][4]~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|pp[1][4] .lut_mask = 16'hF000;
defparam \inst2|inst12|pp[1][4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N16
cycloneive_lcell_comb \inst2|inst12|pp[2][6] (
// Equation(s):
// \inst2|inst12|pp[2][6]~combout  = (\inst2|inst11|gen_reg:6:bit_inst|int_q~q  & \inst2|inst10|gen_reg:2:bit_inst|int_q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|inst11|gen_reg:6:bit_inst|int_q~q ),
	.datad(\inst2|inst10|gen_reg:2:bit_inst|int_q~q ),
	.cin(gnd),
	.combout(\inst2|inst12|pp[2][6]~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|pp[2][6] .lut_mask = 16'hF000;
defparam \inst2|inst12|pp[2][6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y58_N12
cycloneive_lcell_comb \inst2|inst12|row0|gen_adder:6:add_inst|int_CarryOut1 (
// Equation(s):
// \inst2|inst12|row0|gen_adder:6:add_inst|int_CarryOut1~combout  = \inst2|inst12|row0|gen_adder:5:add_inst|o_CarryOut~0_combout  $ (((\inst2|inst10|gen_reg:0:bit_inst|int_q~q  & \inst2|inst11|gen_reg:7:bit_inst|int_q~q )))

	.dataa(\inst2|inst10|gen_reg:0:bit_inst|int_q~q ),
	.datab(gnd),
	.datac(\inst2|inst11|gen_reg:7:bit_inst|int_q~q ),
	.datad(\inst2|inst12|row0|gen_adder:5:add_inst|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst12|row0|gen_adder:6:add_inst|int_CarryOut1~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|row0|gen_adder:6:add_inst|int_CarryOut1 .lut_mask = 16'h5FA0;
defparam \inst2|inst12|row0|gen_adder:6:add_inst|int_CarryOut1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y58_N26
cycloneive_lcell_comb \inst2|inst12|row0|gen_adder:2:add_inst|o_Sum~0 (
// Equation(s):
// \inst2|inst12|row0|gen_adder:2:add_inst|o_Sum~0_combout  = (\inst2|inst11|gen_reg:2:bit_inst|int_q~q  & (\inst2|inst10|gen_reg:1:bit_inst|int_q~q  $ (((\inst2|inst10|gen_reg:0:bit_inst|int_q~q  & \inst2|inst11|gen_reg:3:bit_inst|int_q~q ))))) # 
// (!\inst2|inst11|gen_reg:2:bit_inst|int_q~q  & (\inst2|inst10|gen_reg:0:bit_inst|int_q~q  & (\inst2|inst11|gen_reg:3:bit_inst|int_q~q )))

	.dataa(\inst2|inst11|gen_reg:2:bit_inst|int_q~q ),
	.datab(\inst2|inst10|gen_reg:0:bit_inst|int_q~q ),
	.datac(\inst2|inst11|gen_reg:3:bit_inst|int_q~q ),
	.datad(\inst2|inst10|gen_reg:1:bit_inst|int_q~q ),
	.cin(gnd),
	.combout(\inst2|inst12|row0|gen_adder:2:add_inst|o_Sum~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|row0|gen_adder:2:add_inst|o_Sum~0 .lut_mask = 16'h6AC0;
defparam \inst2|inst12|row0|gen_adder:2:add_inst|o_Sum~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N6
cycloneive_lcell_comb \inst2|inst12|pp[3][1] (
// Equation(s):
// \inst2|inst12|pp[3][1]~combout  = (\inst2|inst10|gen_reg:3:bit_inst|int_q~q  & \inst2|inst11|gen_reg:1:bit_inst|int_q~q )

	.dataa(\inst2|inst10|gen_reg:3:bit_inst|int_q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|inst11|gen_reg:1:bit_inst|int_q~q ),
	.cin(gnd),
	.combout(\inst2|inst12|pp[3][1]~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|pp[3][1] .lut_mask = 16'hAA00;
defparam \inst2|inst12|pp[3][1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y57_N24
cycloneive_lcell_comb \inst2|inst12|pp[4][6] (
// Equation(s):
// \inst2|inst12|pp[4][6]~combout  = (\inst2|inst11|gen_reg:6:bit_inst|int_q~q  & \inst2|inst10|gen_reg:4:bit_inst|int_q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|inst11|gen_reg:6:bit_inst|int_q~q ),
	.datad(\inst2|inst10|gen_reg:4:bit_inst|int_q~q ),
	.cin(gnd),
	.combout(\inst2|inst12|pp[4][6]~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|pp[4][6] .lut_mask = 16'hF000;
defparam \inst2|inst12|pp[4][6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N8
cycloneive_lcell_comb \inst2|inst12|pp[4][5] (
// Equation(s):
// \inst2|inst12|pp[4][5]~combout  = (\inst2|inst10|gen_reg:4:bit_inst|int_q~q  & \inst2|inst11|gen_reg:5:bit_inst|int_q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|inst10|gen_reg:4:bit_inst|int_q~q ),
	.datad(\inst2|inst11|gen_reg:5:bit_inst|int_q~q ),
	.cin(gnd),
	.combout(\inst2|inst12|pp[4][5]~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|pp[4][5] .lut_mask = 16'hF000;
defparam \inst2|inst12|pp[4][5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N26
cycloneive_lcell_comb \inst2|inst12|pp[4][4] (
// Equation(s):
// \inst2|inst12|pp[4][4]~combout  = (\inst2|inst10|gen_reg:4:bit_inst|int_q~q  & \inst2|inst11|gen_reg:4:bit_inst|int_q~q )

	.dataa(gnd),
	.datab(\inst2|inst10|gen_reg:4:bit_inst|int_q~q ),
	.datac(gnd),
	.datad(\inst2|inst11|gen_reg:4:bit_inst|int_q~q ),
	.cin(gnd),
	.combout(\inst2|inst12|pp[4][4]~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|pp[4][4] .lut_mask = 16'hCC00;
defparam \inst2|inst12|pp[4][4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N10
cycloneive_lcell_comb \inst2|inst12|pp[4][2] (
// Equation(s):
// \inst2|inst12|pp[4][2]~combout  = (\inst2|inst10|gen_reg:4:bit_inst|int_q~q  & \inst2|inst11|gen_reg:2:bit_inst|int_q~q )

	.dataa(gnd),
	.datab(\inst2|inst10|gen_reg:4:bit_inst|int_q~q ),
	.datac(\inst2|inst11|gen_reg:2:bit_inst|int_q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|inst12|pp[4][2]~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|pp[4][2] .lut_mask = 16'hC0C0;
defparam \inst2|inst12|pp[4][2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N0
cycloneive_lcell_comb \inst2|inst12|pp[4][0] (
// Equation(s):
// \inst2|inst12|pp[4][0]~combout  = (\inst2|inst11|gen_reg:0:bit_inst|int_q~q  & \inst2|inst10|gen_reg:4:bit_inst|int_q~q )

	.dataa(\inst2|inst11|gen_reg:0:bit_inst|int_q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|inst10|gen_reg:4:bit_inst|int_q~q ),
	.cin(gnd),
	.combout(\inst2|inst12|pp[4][0]~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|pp[4][0] .lut_mask = 16'hAA00;
defparam \inst2|inst12|pp[4][0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y58_N6
cycloneive_lcell_comb \inst2|inst12|gen_rows:2:row_inst|gen_adder:8:add_inst|o_CarryOut~0 (
// Equation(s):
// \inst2|inst12|gen_rows:2:row_inst|gen_adder:8:add_inst|o_CarryOut~0_combout  = (\inst2|inst12|gen_rows:1:row_inst|gen_adder:8:add_inst|o_CarryOut~0_combout  & ((\inst2|inst10|gen_reg:3:bit_inst|int_q~q ) # 
// (\inst2|inst12|gen_rows:2:row_inst|gen_adder:7:add_inst|o_CarryOut~0_combout ))) # (!\inst2|inst12|gen_rows:1:row_inst|gen_adder:8:add_inst|o_CarryOut~0_combout  & (\inst2|inst10|gen_reg:3:bit_inst|int_q~q  & 
// \inst2|inst12|gen_rows:2:row_inst|gen_adder:7:add_inst|o_CarryOut~0_combout ))

	.dataa(gnd),
	.datab(\inst2|inst12|gen_rows:1:row_inst|gen_adder:8:add_inst|o_CarryOut~0_combout ),
	.datac(\inst2|inst10|gen_reg:3:bit_inst|int_q~q ),
	.datad(\inst2|inst12|gen_rows:2:row_inst|gen_adder:7:add_inst|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:2:row_inst|gen_adder:8:add_inst|o_CarryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:2:row_inst|gen_adder:8:add_inst|o_CarryOut~0 .lut_mask = 16'hFCC0;
defparam \inst2|inst12|gen_rows:2:row_inst|gen_adder:8:add_inst|o_CarryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N30
cycloneive_lcell_comb \inst2|inst12|pp[5][2] (
// Equation(s):
// \inst2|inst12|pp[5][2]~combout  = (\inst2|inst10|gen_reg:5:bit_inst|int_q~q  & \inst2|inst11|gen_reg:2:bit_inst|int_q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|inst10|gen_reg:5:bit_inst|int_q~q ),
	.datad(\inst2|inst11|gen_reg:2:bit_inst|int_q~q ),
	.cin(gnd),
	.combout(\inst2|inst12|pp[5][2]~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|pp[5][2] .lut_mask = 16'hF000;
defparam \inst2|inst12|pp[5][2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y58_N12
cycloneive_lcell_comb \inst2|inst12|gen_rows:3:row_inst|gen_adder:1:add_inst|o_Sum (
// Equation(s):
// \inst2|inst12|gen_rows:3:row_inst|gen_adder:1:add_inst|o_Sum~combout  = \inst2|inst12|pp[4][1]~combout  $ (\inst2|inst12|gen_rows:2:row_inst|gen_adder:2:add_inst|o_Sum~0_combout  $ (((\inst2|inst12|pp[4][0]~combout  & 
// \inst2|inst12|gen_rows:2:row_inst|gen_adder:1:add_inst|o_Sum~combout ))))

	.dataa(\inst2|inst12|pp[4][0]~combout ),
	.datab(\inst2|inst12|pp[4][1]~combout ),
	.datac(\inst2|inst12|gen_rows:2:row_inst|gen_adder:2:add_inst|o_Sum~0_combout ),
	.datad(\inst2|inst12|gen_rows:2:row_inst|gen_adder:1:add_inst|o_Sum~combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:3:row_inst|gen_adder:1:add_inst|o_Sum~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:3:row_inst|gen_adder:1:add_inst|o_Sum .lut_mask = 16'h963C;
defparam \inst2|inst12|gen_rows:3:row_inst|gen_adder:1:add_inst|o_Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y58_N8
cycloneive_lcell_comb \inst2|inst12|pp[6][5] (
// Equation(s):
// \inst2|inst12|pp[6][5]~combout  = (\inst2|inst11|gen_reg:5:bit_inst|int_q~q  & \inst2|inst10|gen_reg:6:bit_inst|int_q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|inst11|gen_reg:5:bit_inst|int_q~q ),
	.datad(\inst2|inst10|gen_reg:6:bit_inst|int_q~q ),
	.cin(gnd),
	.combout(\inst2|inst12|pp[6][5]~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|pp[6][5] .lut_mask = 16'hF000;
defparam \inst2|inst12|pp[6][5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y58_N2
cycloneive_lcell_comb \inst2|inst12|pp[6][4] (
// Equation(s):
// \inst2|inst12|pp[6][4]~combout  = (\inst2|inst11|gen_reg:4:bit_inst|int_q~q  & \inst2|inst10|gen_reg:6:bit_inst|int_q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|inst11|gen_reg:4:bit_inst|int_q~q ),
	.datad(\inst2|inst10|gen_reg:6:bit_inst|int_q~q ),
	.cin(gnd),
	.combout(\inst2|inst12|pp[6][4]~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|pp[6][4] .lut_mask = 16'hF000;
defparam \inst2|inst12|pp[6][4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y58_N20
cycloneive_lcell_comb \inst2|inst12|pp[6][3] (
// Equation(s):
// \inst2|inst12|pp[6][3]~combout  = (\inst2|inst11|gen_reg:3:bit_inst|int_q~q  & \inst2|inst10|gen_reg:6:bit_inst|int_q~q )

	.dataa(gnd),
	.datab(\inst2|inst11|gen_reg:3:bit_inst|int_q~q ),
	.datac(gnd),
	.datad(\inst2|inst10|gen_reg:6:bit_inst|int_q~q ),
	.cin(gnd),
	.combout(\inst2|inst12|pp[6][3]~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|pp[6][3] .lut_mask = 16'hCC00;
defparam \inst2|inst12|pp[6][3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y58_N4
cycloneive_lcell_comb \inst2|inst12|pp[7][7] (
// Equation(s):
// \inst2|inst12|pp[7][7]~combout  = (\inst2|inst10|gen_reg:7:bit_inst|int_q~q  & \inst2|inst11|gen_reg:7:bit_inst|int_q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|inst10|gen_reg:7:bit_inst|int_q~q ),
	.datad(\inst2|inst11|gen_reg:7:bit_inst|int_q~q ),
	.cin(gnd),
	.combout(\inst2|inst12|pp[7][7]~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|pp[7][7] .lut_mask = 16'hF000;
defparam \inst2|inst12|pp[7][7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y58_N0
cycloneive_lcell_comb \inst2|inst12|pp[7][5] (
// Equation(s):
// \inst2|inst12|pp[7][5]~combout  = (\inst2|inst10|gen_reg:7:bit_inst|int_q~q  & \inst2|inst11|gen_reg:5:bit_inst|int_q~q )

	.dataa(\inst2|inst10|gen_reg:7:bit_inst|int_q~q ),
	.datab(gnd),
	.datac(\inst2|inst11|gen_reg:5:bit_inst|int_q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|inst12|pp[7][5]~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|pp[7][5] .lut_mask = 16'hA0A0;
defparam \inst2|inst12|pp[7][5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N22
cycloneive_lcell_comb \inst2|inst12|pp[7][1] (
// Equation(s):
// \inst2|inst12|pp[7][1]~combout  = (\inst2|inst11|gen_reg:1:bit_inst|int_q~q  & \inst2|inst10|gen_reg:7:bit_inst|int_q~q )

	.dataa(gnd),
	.datab(\inst2|inst11|gen_reg:1:bit_inst|int_q~q ),
	.datac(gnd),
	.datad(\inst2|inst10|gen_reg:7:bit_inst|int_q~q ),
	.cin(gnd),
	.combout(\inst2|inst12|pp[7][1]~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|pp[7][1] .lut_mask = 16'hCC00;
defparam \inst2|inst12|pp[7][1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y71_N26
cycloneive_lcell_comb \inst2|inst7|gen_adder:3:add_inst|o_CarryOut (
// Equation(s):
// \inst2|inst7|gen_adder:3:add_inst|o_CarryOut~combout  = (\inst2|inst4|gen_reg:2:bit_inst|int_q~q  & (((\inst2|inst7|gen_adder:1:add_inst|o_CarryOut~combout  & \inst2|inst4|gen_reg:3:bit_inst|int_q~q )) # (!\inst2|inst6|gen_reg:5:ff_i|int_q~q ))) # 
// (!\inst2|inst4|gen_reg:2:bit_inst|int_q~q  & (!\inst2|inst6|gen_reg:5:ff_i|int_q~q  & ((\inst2|inst7|gen_adder:1:add_inst|o_CarryOut~combout ) # (\inst2|inst4|gen_reg:3:bit_inst|int_q~q ))))

	.dataa(\inst2|inst4|gen_reg:2:bit_inst|int_q~q ),
	.datab(\inst2|inst6|gen_reg:5:ff_i|int_q~q ),
	.datac(\inst2|inst7|gen_adder:1:add_inst|o_CarryOut~combout ),
	.datad(\inst2|inst4|gen_reg:3:bit_inst|int_q~q ),
	.cin(gnd),
	.combout(\inst2|inst7|gen_adder:3:add_inst|o_CarryOut~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst7|gen_adder:3:add_inst|o_CarryOut .lut_mask = 16'hB332;
defparam \inst2|inst7|gen_adder:3:add_inst|o_CarryOut .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y71_N20
cycloneive_lcell_comb \inst2|inst9|reg_q~2 (
// Equation(s):
// \inst2|inst9|reg_q~2_combout  = (\inst2|inst7|gen_adder:3:add_inst|o_CarryOut~combout  & (((\inst2|inst4|gen_reg:4:bit_inst|int_q~q  & \inst2|inst4|gen_reg:5:bit_inst|int_q~q )) # (!\inst2|inst6|gen_reg:5:ff_i|int_q~q ))) # 
// (!\inst2|inst7|gen_adder:3:add_inst|o_CarryOut~combout  & (!\inst2|inst6|gen_reg:5:ff_i|int_q~q  & ((\inst2|inst4|gen_reg:4:bit_inst|int_q~q ) # (\inst2|inst4|gen_reg:5:bit_inst|int_q~q ))))

	.dataa(\inst2|inst7|gen_adder:3:add_inst|o_CarryOut~combout ),
	.datab(\inst2|inst6|gen_reg:5:ff_i|int_q~q ),
	.datac(\inst2|inst4|gen_reg:4:bit_inst|int_q~q ),
	.datad(\inst2|inst4|gen_reg:5:bit_inst|int_q~q ),
	.cin(gnd),
	.combout(\inst2|inst9|reg_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst9|reg_q~2 .lut_mask = 16'hB332;
defparam \inst2|inst9|reg_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y71_N6
cycloneive_lcell_comb \inst2|inst9|reg_q~7 (
// Equation(s):
// \inst2|inst9|reg_q~7_combout  = (\inst|FF2|int_q~q  & (\inst2|inst7|gen_adder:3:add_inst|o_CarryOut~combout  $ (\inst2|inst6|gen_reg:5:ff_i|int_q~q  $ (!\inst2|inst4|gen_reg:4:bit_inst|int_q~q ))))

	.dataa(\inst2|inst7|gen_adder:3:add_inst|o_CarryOut~combout ),
	.datab(\inst2|inst6|gen_reg:5:ff_i|int_q~q ),
	.datac(\inst2|inst4|gen_reg:4:bit_inst|int_q~q ),
	.datad(\inst|FF2|int_q~q ),
	.cin(gnd),
	.combout(\inst2|inst9|reg_q~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst9|reg_q~7 .lut_mask = 16'h6900;
defparam \inst2|inst9|reg_q~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y71_N12
cycloneive_lcell_comb \inst2|inst9|reg_q~10 (
// Equation(s):
// \inst2|inst9|reg_q~10_combout  = (!\inst|FF2|int_q~q  & (\inst2|inst9|reg_q [2] $ (((\inst2|inst9|reg_q [1] & \inst2|inst9|reg_q [0])))))

	.dataa(\inst2|inst9|reg_q [1]),
	.datab(\inst2|inst9|reg_q [0]),
	.datac(\inst|FF2|int_q~q ),
	.datad(\inst2|inst9|reg_q [2]),
	.cin(gnd),
	.combout(\inst2|inst9|reg_q~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst9|reg_q~10 .lut_mask = 16'h0708;
defparam \inst2|inst9|reg_q~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y71_N10
cycloneive_lcell_comb \inst2|inst9|reg_q[0]~14 (
// Equation(s):
// \inst2|inst9|reg_q[0]~14_combout  = (\resetBar~input_o  & ((\inst2|inst6|gen_reg:5:ff_i|int_q~q  $ (\inst2|inst4|gen_reg:0:bit_inst|int_q~q )) # (!\inst|FF2|int_q~q )))

	.dataa(\inst2|inst6|gen_reg:5:ff_i|int_q~q ),
	.datab(\inst|FF2|int_q~q ),
	.datac(\resetBar~input_o ),
	.datad(\inst2|inst4|gen_reg:0:bit_inst|int_q~q ),
	.cin(gnd),
	.combout(\inst2|inst9|reg_q[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst9|reg_q[0]~14 .lut_mask = 16'h70B0;
defparam \inst2|inst9|reg_q[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y58_N22
cycloneive_lcell_comb \inst2|inst13|G1~1 (
// Equation(s):
// \inst2|inst13|G1~1_combout  = (\inst|FF3|int_q~q  & \inst2|inst13|MSB|int_q~q )

	.dataa(\inst|FF3|int_q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|inst13|MSB|int_q~q ),
	.cin(gnd),
	.combout(\inst2|inst13|G1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst13|G1~1 .lut_mask = 16'hAA00;
defparam \inst2|inst13|G1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y71_N27
dffeas \inst2|inst1|gen_reg:4:bit_inst|int_q (
	.clk(\Gclock~inputclkctrl_outclk ),
	.d(\inst2|inst1|gen_reg:4:bit_inst|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst|FF0|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst1|gen_reg:4:bit_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst1|gen_reg:4:bit_inst|int_q .is_wysiwyg = "true";
defparam \inst2|inst1|gen_reg:4:bit_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y71_N23
dffeas \inst2|inst1|gen_reg:3:bit_inst|int_q (
	.clk(\Gclock~inputclkctrl_outclk ),
	.d(\inst2|inst1|gen_reg:3:bit_inst|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst|FF0|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst1|gen_reg:3:bit_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst1|gen_reg:3:bit_inst|int_q .is_wysiwyg = "true";
defparam \inst2|inst1|gen_reg:3:bit_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y71_N30
cycloneive_lcell_comb \inst2|inst67|gen_adder:4:add_inst|o_CarryOut~0 (
// Equation(s):
// \inst2|inst67|gen_adder:4:add_inst|o_CarryOut~0_combout  = (\inst2|inst1|gen_reg:4:bit_inst|int_q~q  & ((\inst2|inst|gen_reg:4:bit_inst|int_q~q ) # (\inst2|inst67|gen_adder:3:add_inst|o_CarryOut~0_combout ))) # (!\inst2|inst1|gen_reg:4:bit_inst|int_q~q  & 
// (\inst2|inst|gen_reg:4:bit_inst|int_q~q  & \inst2|inst67|gen_adder:3:add_inst|o_CarryOut~0_combout ))

	.dataa(\inst2|inst1|gen_reg:4:bit_inst|int_q~q ),
	.datab(gnd),
	.datac(\inst2|inst|gen_reg:4:bit_inst|int_q~q ),
	.datad(\inst2|inst67|gen_adder:3:add_inst|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst67|gen_adder:4:add_inst|o_CarryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst67|gen_adder:4:add_inst|o_CarryOut~0 .lut_mask = 16'hFAA0;
defparam \inst2|inst67|gen_adder:4:add_inst|o_CarryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X85_Y73_N15
cycloneive_io_ibuf \ExponentB[4]~input (
	.i(ExponentB[4]),
	.ibar(gnd),
	.o(\ExponentB[4]~input_o ));
// synopsys translate_off
defparam \ExponentB[4]~input .bus_hold = "false";
defparam \ExponentB[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y73_N22
cycloneive_io_ibuf \ExponentB[3]~input (
	.i(ExponentB[3]),
	.ibar(gnd),
	.o(\ExponentB[3]~input_o ));
// synopsys translate_off
defparam \ExponentB[3]~input .bus_hold = "false";
defparam \ExponentB[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y71_N26
cycloneive_lcell_comb \inst2|inst1|gen_reg:4:bit_inst|int_q~feeder (
// Equation(s):
// \inst2|inst1|gen_reg:4:bit_inst|int_q~feeder_combout  = \ExponentB[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ExponentB[4]~input_o ),
	.cin(gnd),
	.combout(\inst2|inst1|gen_reg:4:bit_inst|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst1|gen_reg:4:bit_inst|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst2|inst1|gen_reg:4:bit_inst|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y71_N22
cycloneive_lcell_comb \inst2|inst1|gen_reg:3:bit_inst|int_q~feeder (
// Equation(s):
// \inst2|inst1|gen_reg:3:bit_inst|int_q~feeder_combout  = \ExponentB[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ExponentB[3]~input_o ),
	.cin(gnd),
	.combout(\inst2|inst1|gen_reg:3:bit_inst|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst1|gen_reg:3:bit_inst|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst2|inst1|gen_reg:3:bit_inst|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N23
cycloneive_io_obuf \SignOut~output (
	.i(\inst2|inst2|o_signProd~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SignOut~output_o ),
	.obar());
// synopsys translate_off
defparam \SignOut~output .bus_hold = "false";
defparam \SignOut~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N9
cycloneive_io_obuf \so~output (
	.i(!\inst|FF0|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\so~output_o ),
	.obar());
// synopsys translate_off
defparam \so~output .bus_hold = "false";
defparam \so~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N2
cycloneive_io_obuf \s1~output (
	.i(\inst|FF1|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s1~output_o ),
	.obar());
// synopsys translate_off
defparam \s1~output .bus_hold = "false";
defparam \s1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \s2~output (
	.i(\inst|FF2|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s2~output_o ),
	.obar());
// synopsys translate_off
defparam \s2~output .bus_hold = "false";
defparam \s2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \s3~output (
	.i(\inst|FF3|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s3~output_o ),
	.obar());
// synopsys translate_off
defparam \s3~output .bus_hold = "false";
defparam \s3~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \s6~output (
	.i(\inst|FF6|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s6~output_o ),
	.obar());
// synopsys translate_off
defparam \s6~output .bus_hold = "false";
defparam \s6~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N23
cycloneive_io_obuf \s4~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s4~output_o ),
	.obar());
// synopsys translate_off
defparam \s4~output .bus_hold = "false";
defparam \s4~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y7_N16
cycloneive_io_obuf \overflow~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\overflow~output_o ),
	.obar());
// synopsys translate_off
defparam \overflow~output .bus_hold = "false";
defparam \overflow~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N16
cycloneive_io_obuf \ExponentOut[6]~output (
	.i(\inst2|inst9|reg_q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ExponentOut[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ExponentOut[6]~output .bus_hold = "false";
defparam \ExponentOut[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \ExponentOut[5]~output (
	.i(\inst2|inst9|reg_q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ExponentOut[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ExponentOut[5]~output .bus_hold = "false";
defparam \ExponentOut[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \ExponentOut[4]~output (
	.i(\inst2|inst9|reg_q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ExponentOut[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ExponentOut[4]~output .bus_hold = "false";
defparam \ExponentOut[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N23
cycloneive_io_obuf \ExponentOut[3]~output (
	.i(\inst2|inst9|reg_q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ExponentOut[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ExponentOut[3]~output .bus_hold = "false";
defparam \ExponentOut[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \ExponentOut[2]~output (
	.i(\inst2|inst9|reg_q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ExponentOut[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ExponentOut[2]~output .bus_hold = "false";
defparam \ExponentOut[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \ExponentOut[1]~output (
	.i(\inst2|inst9|reg_q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ExponentOut[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ExponentOut[1]~output .bus_hold = "false";
defparam \ExponentOut[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \ExponentOut[0]~output (
	.i(\inst2|inst9|reg_q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ExponentOut[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ExponentOut[0]~output .bus_hold = "false";
defparam \ExponentOut[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \MantissaOut[7]~output (
	.i(\inst2|inst13|MSB|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MantissaOut[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \MantissaOut[7]~output .bus_hold = "false";
defparam \MantissaOut[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \MantissaOut[6]~output (
	.i(\inst2|inst13|G1:16:dFF_i|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MantissaOut[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \MantissaOut[6]~output .bus_hold = "false";
defparam \MantissaOut[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \MantissaOut[5]~output (
	.i(\inst2|inst13|G1:15:dFF_i|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MantissaOut[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \MantissaOut[5]~output .bus_hold = "false";
defparam \MantissaOut[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \MantissaOut[4]~output (
	.i(\inst2|inst13|G1:14:dFF_i|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MantissaOut[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \MantissaOut[4]~output .bus_hold = "false";
defparam \MantissaOut[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y58_N23
cycloneive_io_obuf \MantissaOut[3]~output (
	.i(\inst2|inst13|G1:13:dFF_i|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MantissaOut[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \MantissaOut[3]~output .bus_hold = "false";
defparam \MantissaOut[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \MantissaOut[2]~output (
	.i(\inst2|inst13|G1:12:dFF_i|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MantissaOut[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \MantissaOut[2]~output .bus_hold = "false";
defparam \MantissaOut[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \MantissaOut[1]~output (
	.i(\inst2|inst13|G1:11:dFF_i|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MantissaOut[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \MantissaOut[1]~output .bus_hold = "false";
defparam \MantissaOut[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \MantissaOut[0]~output (
	.i(\inst2|inst13|G1:10:dFF_i|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MantissaOut[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \MantissaOut[0]~output .bus_hold = "false";
defparam \MantissaOut[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X60_Y73_N15
cycloneive_io_ibuf \MantissaA[7]~input (
	.i(MantissaA[7]),
	.ibar(gnd),
	.o(\MantissaA[7]~input_o ));
// synopsys translate_off
defparam \MantissaA[7]~input .bus_hold = "false";
defparam \MantissaA[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \resetBar~input (
	.i(resetBar),
	.ibar(gnd),
	.o(\resetBar~input_o ));
// synopsys translate_off
defparam \resetBar~input .bus_hold = "false";
defparam \resetBar~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \resetBar~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\resetBar~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\resetBar~inputclkctrl_outclk ));
// synopsys translate_off
defparam \resetBar~inputclkctrl .clock_type = "global clock";
defparam \resetBar~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X74_Y71_N20
cycloneive_lcell_comb \inst|FF0|int_q~feeder (
// Equation(s):
// \inst|FF0|int_q~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|FF0|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|FF0|int_q~feeder .lut_mask = 16'hFFFF;
defparam \inst|FF0|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y71_N21
dffeas \inst|FF0|int_q (
	.clk(\Gclock~inputclkctrl_outclk ),
	.d(\inst|FF0|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|FF0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|FF0|int_q .is_wysiwyg = "true";
defparam \inst|FF0|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y58_N21
dffeas \inst2|inst10|gen_reg:7:bit_inst|int_q (
	.clk(\Gclock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MantissaA[7]~input_o ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\inst|FF0|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst10|gen_reg:7:bit_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst10|gen_reg:7:bit_inst|int_q .is_wysiwyg = "true";
defparam \inst2|inst10|gen_reg:7:bit_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X62_Y73_N22
cycloneive_io_ibuf \MantissaA[6]~input (
	.i(MantissaA[6]),
	.ibar(gnd),
	.o(\MantissaA[6]~input_o ));
// synopsys translate_off
defparam \MantissaA[6]~input .bus_hold = "false";
defparam \MantissaA[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X63_Y58_N7
dffeas \inst2|inst10|gen_reg:6:bit_inst|int_q (
	.clk(\Gclock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MantissaA[6]~input_o ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\inst|FF0|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst10|gen_reg:6:bit_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst10|gen_reg:6:bit_inst|int_q .is_wysiwyg = "true";
defparam \inst2|inst10|gen_reg:6:bit_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X62_Y73_N15
cycloneive_io_ibuf \MantissaA[5]~input (
	.i(MantissaA[5]),
	.ibar(gnd),
	.o(\MantissaA[5]~input_o ));
// synopsys translate_off
defparam \MantissaA[5]~input .bus_hold = "false";
defparam \MantissaA[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X63_Y58_N9
dffeas \inst2|inst10|gen_reg:5:bit_inst|int_q (
	.clk(\Gclock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MantissaA[5]~input_o ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\inst|FF0|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst10|gen_reg:5:bit_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst10|gen_reg:5:bit_inst|int_q .is_wysiwyg = "true";
defparam \inst2|inst10|gen_reg:5:bit_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X65_Y0_N8
cycloneive_io_ibuf \MantissaB[6]~input (
	.i(MantissaB[6]),
	.ibar(gnd),
	.o(\MantissaB[6]~input_o ));
// synopsys translate_off
defparam \MantissaB[6]~input .bus_hold = "false";
defparam \MantissaB[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X66_Y58_N23
dffeas \inst2|inst11|gen_reg:6:bit_inst|int_q (
	.clk(\Gclock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MantissaB[6]~input_o ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\inst|FF0|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst11|gen_reg:6:bit_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst11|gen_reg:6:bit_inst|int_q .is_wysiwyg = "true";
defparam \inst2|inst11|gen_reg:6:bit_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y58_N18
cycloneive_lcell_comb \inst2|inst12|pp[6][6] (
// Equation(s):
// \inst2|inst12|pp[6][6]~combout  = (\inst2|inst11|gen_reg:6:bit_inst|int_q~q  & \inst2|inst10|gen_reg:6:bit_inst|int_q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|inst11|gen_reg:6:bit_inst|int_q~q ),
	.datad(\inst2|inst10|gen_reg:6:bit_inst|int_q~q ),
	.cin(gnd),
	.combout(\inst2|inst12|pp[6][6]~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|pp[6][6] .lut_mask = 16'hF000;
defparam \inst2|inst12|pp[6][6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X58_Y73_N1
cycloneive_io_ibuf \MantissaA[4]~input (
	.i(MantissaA[4]),
	.ibar(gnd),
	.o(\MantissaA[4]~input_o ));
// synopsys translate_off
defparam \MantissaA[4]~input .bus_hold = "false";
defparam \MantissaA[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X63_Y58_N3
dffeas \inst2|inst10|gen_reg:4:bit_inst|int_q (
	.clk(\Gclock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MantissaA[4]~input_o ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\inst|FF0|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst10|gen_reg:4:bit_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst10|gen_reg:4:bit_inst|int_q .is_wysiwyg = "true";
defparam \inst2|inst10|gen_reg:4:bit_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N0
cycloneive_lcell_comb \inst2|inst12|pp[5][6] (
// Equation(s):
// \inst2|inst12|pp[5][6]~combout  = (\inst2|inst10|gen_reg:5:bit_inst|int_q~q  & \inst2|inst11|gen_reg:6:bit_inst|int_q~q )

	.dataa(gnd),
	.datab(\inst2|inst10|gen_reg:5:bit_inst|int_q~q ),
	.datac(\inst2|inst11|gen_reg:6:bit_inst|int_q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|inst12|pp[5][6]~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|pp[5][6] .lut_mask = 16'hC0C0;
defparam \inst2|inst12|pp[5][6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X60_Y73_N1
cycloneive_io_ibuf \MantissaA[3]~input (
	.i(MantissaA[3]),
	.ibar(gnd),
	.o(\MantissaA[3]~input_o ));
// synopsys translate_off
defparam \MantissaA[3]~input .bus_hold = "false";
defparam \MantissaA[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X63_Y58_N13
dffeas \inst2|inst10|gen_reg:3:bit_inst|int_q (
	.clk(\Gclock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MantissaA[3]~input_o ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\inst|FF0|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst10|gen_reg:3:bit_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst10|gen_reg:3:bit_inst|int_q .is_wysiwyg = "true";
defparam \inst2|inst10|gen_reg:3:bit_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X65_Y73_N22
cycloneive_io_ibuf \MantissaB[7]~input (
	.i(MantissaB[7]),
	.ibar(gnd),
	.o(\MantissaB[7]~input_o ));
// synopsys translate_off
defparam \MantissaB[7]~input .bus_hold = "false";
defparam \MantissaB[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X66_Y58_N13
dffeas \inst2|inst11|gen_reg:7:bit_inst|int_q (
	.clk(\Gclock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MantissaB[7]~input_o ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\inst|FF0|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst11|gen_reg:7:bit_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst11|gen_reg:7:bit_inst|int_q .is_wysiwyg = "true";
defparam \inst2|inst11|gen_reg:7:bit_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N24
cycloneive_lcell_comb \inst2|inst12|pp[3][7] (
// Equation(s):
// \inst2|inst12|pp[3][7]~combout  = (\inst2|inst10|gen_reg:3:bit_inst|int_q~q  & \inst2|inst11|gen_reg:7:bit_inst|int_q~q )

	.dataa(\inst2|inst10|gen_reg:3:bit_inst|int_q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|inst11|gen_reg:7:bit_inst|int_q~q ),
	.cin(gnd),
	.combout(\inst2|inst12|pp[3][7]~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|pp[3][7] .lut_mask = 16'hAA00;
defparam \inst2|inst12|pp[3][7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X58_Y73_N22
cycloneive_io_ibuf \MantissaA[0]~input (
	.i(MantissaA[0]),
	.ibar(gnd),
	.o(\MantissaA[0]~input_o ));
// synopsys translate_off
defparam \MantissaA[0]~input .bus_hold = "false";
defparam \MantissaA[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X62_Y58_N29
dffeas \inst2|inst10|gen_reg:0:bit_inst|int_q (
	.clk(\Gclock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MantissaA[0]~input_o ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\inst|FF0|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst10|gen_reg:0:bit_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst10|gen_reg:0:bit_inst|int_q .is_wysiwyg = "true";
defparam \inst2|inst10|gen_reg:0:bit_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N15
cycloneive_io_ibuf \MantissaA[1]~input (
	.i(MantissaA[1]),
	.ibar(gnd),
	.o(\MantissaA[1]~input_o ));
// synopsys translate_off
defparam \MantissaA[1]~input .bus_hold = "false";
defparam \MantissaA[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X62_Y58_N15
dffeas \inst2|inst10|gen_reg:1:bit_inst|int_q (
	.clk(\Gclock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MantissaA[1]~input_o ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\inst|FF0|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst10|gen_reg:1:bit_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst10|gen_reg:1:bit_inst|int_q .is_wysiwyg = "true";
defparam \inst2|inst10|gen_reg:1:bit_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y58_N8
cycloneive_lcell_comb \inst2|inst12|pp[1][6] (
// Equation(s):
// \inst2|inst12|pp[1][6]~combout  = (\inst2|inst10|gen_reg:1:bit_inst|int_q~q  & \inst2|inst11|gen_reg:6:bit_inst|int_q~q )

	.dataa(\inst2|inst10|gen_reg:1:bit_inst|int_q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|inst11|gen_reg:6:bit_inst|int_q~q ),
	.cin(gnd),
	.combout(\inst2|inst12|pp[1][6]~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|pp[1][6] .lut_mask = 16'hAA00;
defparam \inst2|inst12|pp[1][6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X54_Y73_N8
cycloneive_io_ibuf \MantissaB[5]~input (
	.i(MantissaB[5]),
	.ibar(gnd),
	.o(\MantissaB[5]~input_o ));
// synopsys translate_off
defparam \MantissaB[5]~input .bus_hold = "false";
defparam \MantissaB[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X62_Y58_N27
dffeas \inst2|inst11|gen_reg:5:bit_inst|int_q (
	.clk(\Gclock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MantissaB[5]~input_o ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\inst|FF0|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst11|gen_reg:5:bit_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst11|gen_reg:5:bit_inst|int_q .is_wysiwyg = "true";
defparam \inst2|inst11|gen_reg:5:bit_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N20
cycloneive_lcell_comb \inst2|inst12|pp[1][3] (
// Equation(s):
// \inst2|inst12|pp[1][3]~combout  = (\inst2|inst11|gen_reg:3:bit_inst|int_q~q  & \inst2|inst10|gen_reg:1:bit_inst|int_q~q )

	.dataa(\inst2|inst11|gen_reg:3:bit_inst|int_q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|inst10|gen_reg:1:bit_inst|int_q~q ),
	.cin(gnd),
	.combout(\inst2|inst12|pp[1][3]~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|pp[1][3] .lut_mask = 16'hAA00;
defparam \inst2|inst12|pp[1][3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X60_Y73_N22
cycloneive_io_ibuf \MantissaB[3]~input (
	.i(MantissaB[3]),
	.ibar(gnd),
	.o(\MantissaB[3]~input_o ));
// synopsys translate_off
defparam \MantissaB[3]~input .bus_hold = "false";
defparam \MantissaB[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X63_Y58_N23
dffeas \inst2|inst11|gen_reg:3:bit_inst|int_q (
	.clk(\Gclock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MantissaB[3]~input_o ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\inst|FF0|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst11|gen_reg:3:bit_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst11|gen_reg:3:bit_inst|int_q .is_wysiwyg = "true";
defparam \inst2|inst11|gen_reg:3:bit_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X58_Y73_N15
cycloneive_io_ibuf \MantissaB[0]~input (
	.i(MantissaB[0]),
	.ibar(gnd),
	.o(\MantissaB[0]~input_o ));
// synopsys translate_off
defparam \MantissaB[0]~input .bus_hold = "false";
defparam \MantissaB[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X62_Y58_N11
dffeas \inst2|inst11|gen_reg:0:bit_inst|int_q (
	.clk(\Gclock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MantissaB[0]~input_o ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\inst|FF0|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst11|gen_reg:0:bit_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst11|gen_reg:0:bit_inst|int_q .is_wysiwyg = "true";
defparam \inst2|inst11|gen_reg:0:bit_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X65_Y73_N8
cycloneive_io_ibuf \MantissaB[2]~input (
	.i(MantissaB[2]),
	.ibar(gnd),
	.o(\MantissaB[2]~input_o ));
// synopsys translate_off
defparam \MantissaB[2]~input .bus_hold = "false";
defparam \MantissaB[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X65_Y58_N9
dffeas \inst2|inst11|gen_reg:2:bit_inst|int_q (
	.clk(\Gclock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MantissaB[2]~input_o ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\inst|FF0|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst11|gen_reg:2:bit_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst11|gen_reg:2:bit_inst|int_q .is_wysiwyg = "true";
defparam \inst2|inst11|gen_reg:2:bit_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N10
cycloneive_lcell_comb \inst2|inst12|row0|gen_adder:1:add_inst|o_CarryOut~0 (
// Equation(s):
// \inst2|inst12|row0|gen_adder:1:add_inst|o_CarryOut~0_combout  = (\inst2|inst11|gen_reg:0:bit_inst|int_q~q ) # (\inst2|inst11|gen_reg:2:bit_inst|int_q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|inst11|gen_reg:0:bit_inst|int_q~q ),
	.datad(\inst2|inst11|gen_reg:2:bit_inst|int_q~q ),
	.cin(gnd),
	.combout(\inst2|inst12|row0|gen_adder:1:add_inst|o_CarryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|row0|gen_adder:1:add_inst|o_CarryOut~0 .lut_mask = 16'hFFF0;
defparam \inst2|inst12|row0|gen_adder:1:add_inst|o_CarryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N4
cycloneive_lcell_comb \inst2|inst12|row0|gen_adder:1:add_inst|o_CarryOut~1 (
// Equation(s):
// \inst2|inst12|row0|gen_adder:1:add_inst|o_CarryOut~1_combout  = (\inst2|inst11|gen_reg:1:bit_inst|int_q~q  & (\inst2|inst10|gen_reg:1:bit_inst|int_q~q  & (\inst2|inst10|gen_reg:0:bit_inst|int_q~q  & 
// \inst2|inst12|row0|gen_adder:1:add_inst|o_CarryOut~0_combout )))

	.dataa(\inst2|inst11|gen_reg:1:bit_inst|int_q~q ),
	.datab(\inst2|inst10|gen_reg:1:bit_inst|int_q~q ),
	.datac(\inst2|inst10|gen_reg:0:bit_inst|int_q~q ),
	.datad(\inst2|inst12|row0|gen_adder:1:add_inst|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst12|row0|gen_adder:1:add_inst|o_CarryOut~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|row0|gen_adder:1:add_inst|o_CarryOut~1 .lut_mask = 16'h8000;
defparam \inst2|inst12|row0|gen_adder:1:add_inst|o_CarryOut~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y58_N14
cycloneive_lcell_comb \inst2|inst12|pp[1][2] (
// Equation(s):
// \inst2|inst12|pp[1][2]~combout  = (\inst2|inst11|gen_reg:2:bit_inst|int_q~q  & \inst2|inst10|gen_reg:1:bit_inst|int_q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|inst11|gen_reg:2:bit_inst|int_q~q ),
	.datad(\inst2|inst10|gen_reg:1:bit_inst|int_q~q ),
	.cin(gnd),
	.combout(\inst2|inst12|pp[1][2]~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|pp[1][2] .lut_mask = 16'hF000;
defparam \inst2|inst12|pp[1][2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N18
cycloneive_lcell_comb \inst2|inst12|row0|gen_adder:2:add_inst|o_CarryOut~0 (
// Equation(s):
// \inst2|inst12|row0|gen_adder:2:add_inst|o_CarryOut~0_combout  = (\inst2|inst12|row0|gen_adder:1:add_inst|o_CarryOut~1_combout  & ((\inst2|inst12|pp[1][2]~combout ) # ((\inst2|inst10|gen_reg:0:bit_inst|int_q~q  & \inst2|inst11|gen_reg:3:bit_inst|int_q~q 
// )))) # (!\inst2|inst12|row0|gen_adder:1:add_inst|o_CarryOut~1_combout  & (\inst2|inst10|gen_reg:0:bit_inst|int_q~q  & (\inst2|inst11|gen_reg:3:bit_inst|int_q~q  & \inst2|inst12|pp[1][2]~combout )))

	.dataa(\inst2|inst10|gen_reg:0:bit_inst|int_q~q ),
	.datab(\inst2|inst11|gen_reg:3:bit_inst|int_q~q ),
	.datac(\inst2|inst12|row0|gen_adder:1:add_inst|o_CarryOut~1_combout ),
	.datad(\inst2|inst12|pp[1][2]~combout ),
	.cin(gnd),
	.combout(\inst2|inst12|row0|gen_adder:2:add_inst|o_CarryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|row0|gen_adder:2:add_inst|o_CarryOut~0 .lut_mask = 16'hF880;
defparam \inst2|inst12|row0|gen_adder:2:add_inst|o_CarryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N0
cycloneive_lcell_comb \inst2|inst12|row0|gen_adder:3:add_inst|o_CarryOut~0 (
// Equation(s):
// \inst2|inst12|row0|gen_adder:3:add_inst|o_CarryOut~0_combout  = (\inst2|inst12|pp[1][3]~combout  & ((\inst2|inst12|row0|gen_adder:2:add_inst|o_CarryOut~0_combout ) # ((\inst2|inst11|gen_reg:4:bit_inst|int_q~q  & \inst2|inst10|gen_reg:0:bit_inst|int_q~q 
// )))) # (!\inst2|inst12|pp[1][3]~combout  & (\inst2|inst11|gen_reg:4:bit_inst|int_q~q  & (\inst2|inst10|gen_reg:0:bit_inst|int_q~q  & \inst2|inst12|row0|gen_adder:2:add_inst|o_CarryOut~0_combout )))

	.dataa(\inst2|inst11|gen_reg:4:bit_inst|int_q~q ),
	.datab(\inst2|inst10|gen_reg:0:bit_inst|int_q~q ),
	.datac(\inst2|inst12|pp[1][3]~combout ),
	.datad(\inst2|inst12|row0|gen_adder:2:add_inst|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst12|row0|gen_adder:3:add_inst|o_CarryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|row0|gen_adder:3:add_inst|o_CarryOut~0 .lut_mask = 16'hF880;
defparam \inst2|inst12|row0|gen_adder:3:add_inst|o_CarryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N22
cycloneive_lcell_comb \inst2|inst12|row0|gen_adder:4:add_inst|o_CarryOut~0 (
// Equation(s):
// \inst2|inst12|row0|gen_adder:4:add_inst|o_CarryOut~0_combout  = (\inst2|inst12|pp[1][4]~combout  & ((\inst2|inst12|row0|gen_adder:3:add_inst|o_CarryOut~0_combout ) # ((\inst2|inst11|gen_reg:5:bit_inst|int_q~q  & \inst2|inst10|gen_reg:0:bit_inst|int_q~q 
// )))) # (!\inst2|inst12|pp[1][4]~combout  & (\inst2|inst11|gen_reg:5:bit_inst|int_q~q  & (\inst2|inst10|gen_reg:0:bit_inst|int_q~q  & \inst2|inst12|row0|gen_adder:3:add_inst|o_CarryOut~0_combout )))

	.dataa(\inst2|inst12|pp[1][4]~combout ),
	.datab(\inst2|inst11|gen_reg:5:bit_inst|int_q~q ),
	.datac(\inst2|inst10|gen_reg:0:bit_inst|int_q~q ),
	.datad(\inst2|inst12|row0|gen_adder:3:add_inst|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst12|row0|gen_adder:4:add_inst|o_CarryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|row0|gen_adder:4:add_inst|o_CarryOut~0 .lut_mask = 16'hEA80;
defparam \inst2|inst12|row0|gen_adder:4:add_inst|o_CarryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y58_N16
cycloneive_lcell_comb \inst2|inst12|row0|gen_adder:5:add_inst|o_CarryOut~0 (
// Equation(s):
// \inst2|inst12|row0|gen_adder:5:add_inst|o_CarryOut~0_combout  = (\inst2|inst12|pp[1][5]~combout  & ((\inst2|inst12|row0|gen_adder:4:add_inst|o_CarryOut~0_combout ) # ((\inst2|inst11|gen_reg:6:bit_inst|int_q~q  & \inst2|inst10|gen_reg:0:bit_inst|int_q~q 
// )))) # (!\inst2|inst12|pp[1][5]~combout  & (\inst2|inst11|gen_reg:6:bit_inst|int_q~q  & (\inst2|inst10|gen_reg:0:bit_inst|int_q~q  & \inst2|inst12|row0|gen_adder:4:add_inst|o_CarryOut~0_combout )))

	.dataa(\inst2|inst12|pp[1][5]~combout ),
	.datab(\inst2|inst11|gen_reg:6:bit_inst|int_q~q ),
	.datac(\inst2|inst10|gen_reg:0:bit_inst|int_q~q ),
	.datad(\inst2|inst12|row0|gen_adder:4:add_inst|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst12|row0|gen_adder:5:add_inst|o_CarryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|row0|gen_adder:5:add_inst|o_CarryOut~0 .lut_mask = 16'hEA80;
defparam \inst2|inst12|row0|gen_adder:5:add_inst|o_CarryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y58_N18
cycloneive_lcell_comb \inst2|inst12|row0|gen_adder:6:add_inst|o_CarryOut~0 (
// Equation(s):
// \inst2|inst12|row0|gen_adder:6:add_inst|o_CarryOut~0_combout  = (\inst2|inst12|pp[1][6]~combout  & ((\inst2|inst12|row0|gen_adder:5:add_inst|o_CarryOut~0_combout ) # ((\inst2|inst11|gen_reg:7:bit_inst|int_q~q  & \inst2|inst10|gen_reg:0:bit_inst|int_q~q 
// )))) # (!\inst2|inst12|pp[1][6]~combout  & (\inst2|inst11|gen_reg:7:bit_inst|int_q~q  & (\inst2|inst10|gen_reg:0:bit_inst|int_q~q  & \inst2|inst12|row0|gen_adder:5:add_inst|o_CarryOut~0_combout )))

	.dataa(\inst2|inst11|gen_reg:7:bit_inst|int_q~q ),
	.datab(\inst2|inst12|pp[1][6]~combout ),
	.datac(\inst2|inst10|gen_reg:0:bit_inst|int_q~q ),
	.datad(\inst2|inst12|row0|gen_adder:5:add_inst|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst12|row0|gen_adder:6:add_inst|o_CarryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|row0|gen_adder:6:add_inst|o_CarryOut~0 .lut_mask = 16'hEC80;
defparam \inst2|inst12|row0|gen_adder:6:add_inst|o_CarryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y58_N0
cycloneive_lcell_comb \inst2|inst12|row0|gen_adder:7:add_inst|o_CarryOut~0 (
// Equation(s):
// \inst2|inst12|row0|gen_adder:7:add_inst|o_CarryOut~0_combout  = (\inst2|inst10|gen_reg:0:bit_inst|int_q~q  & ((\inst2|inst12|row0|gen_adder:6:add_inst|o_CarryOut~0_combout ) # ((\inst2|inst11|gen_reg:7:bit_inst|int_q~q  & 
// \inst2|inst10|gen_reg:1:bit_inst|int_q~q )))) # (!\inst2|inst10|gen_reg:0:bit_inst|int_q~q  & (\inst2|inst11|gen_reg:7:bit_inst|int_q~q  & (\inst2|inst10|gen_reg:1:bit_inst|int_q~q  & \inst2|inst12|row0|gen_adder:6:add_inst|o_CarryOut~0_combout )))

	.dataa(\inst2|inst11|gen_reg:7:bit_inst|int_q~q ),
	.datab(\inst2|inst10|gen_reg:0:bit_inst|int_q~q ),
	.datac(\inst2|inst10|gen_reg:1:bit_inst|int_q~q ),
	.datad(\inst2|inst12|row0|gen_adder:6:add_inst|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst12|row0|gen_adder:7:add_inst|o_CarryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|row0|gen_adder:7:add_inst|o_CarryOut~0 .lut_mask = 16'hEC80;
defparam \inst2|inst12|row0|gen_adder:7:add_inst|o_CarryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y58_N20
cycloneive_lcell_comb \inst2|inst12|pp[2][7] (
// Equation(s):
// \inst2|inst12|pp[2][7]~combout  = (\inst2|inst10|gen_reg:2:bit_inst|int_q~q  & \inst2|inst11|gen_reg:7:bit_inst|int_q~q )

	.dataa(\inst2|inst10|gen_reg:2:bit_inst|int_q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|inst11|gen_reg:7:bit_inst|int_q~q ),
	.cin(gnd),
	.combout(\inst2|inst12|pp[2][7]~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|pp[2][7] .lut_mask = 16'hAA00;
defparam \inst2|inst12|pp[2][7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N18
cycloneive_lcell_comb \inst2|inst12|pp[1][7] (
// Equation(s):
// \inst2|inst12|pp[1][7]~combout  = (\inst2|inst10|gen_reg:1:bit_inst|int_q~q  & \inst2|inst11|gen_reg:7:bit_inst|int_q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|inst10|gen_reg:1:bit_inst|int_q~q ),
	.datad(\inst2|inst11|gen_reg:7:bit_inst|int_q~q ),
	.cin(gnd),
	.combout(\inst2|inst12|pp[1][7]~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|pp[1][7] .lut_mask = 16'hF000;
defparam \inst2|inst12|pp[1][7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y58_N4
cycloneive_lcell_comb \inst2|inst12|row0|gen_adder:7:add_inst|int_CarryOut1 (
// Equation(s):
// \inst2|inst12|row0|gen_adder:7:add_inst|int_CarryOut1~combout  = (\inst2|inst12|pp[1][6]~combout  & ((\inst2|inst10|gen_reg:0:bit_inst|int_q~q  & (!\inst2|inst11|gen_reg:7:bit_inst|int_q~q  & !\inst2|inst12|row0|gen_adder:5:add_inst|o_CarryOut~0_combout 
// )) # (!\inst2|inst10|gen_reg:0:bit_inst|int_q~q  & ((\inst2|inst12|row0|gen_adder:5:add_inst|o_CarryOut~0_combout ))))) # (!\inst2|inst12|pp[1][6]~combout  & (\inst2|inst10|gen_reg:0:bit_inst|int_q~q  & 
// ((!\inst2|inst12|row0|gen_adder:5:add_inst|o_CarryOut~0_combout ) # (!\inst2|inst11|gen_reg:7:bit_inst|int_q~q ))))

	.dataa(\inst2|inst11|gen_reg:7:bit_inst|int_q~q ),
	.datab(\inst2|inst12|pp[1][6]~combout ),
	.datac(\inst2|inst10|gen_reg:0:bit_inst|int_q~q ),
	.datad(\inst2|inst12|row0|gen_adder:5:add_inst|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst12|row0|gen_adder:7:add_inst|int_CarryOut1~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|row0|gen_adder:7:add_inst|int_CarryOut1 .lut_mask = 16'h1C70;
defparam \inst2|inst12|row0|gen_adder:7:add_inst|int_CarryOut1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X54_Y73_N1
cycloneive_io_ibuf \MantissaA[2]~input (
	.i(MantissaA[2]),
	.ibar(gnd),
	.o(\MantissaA[2]~input_o ));
// synopsys translate_off
defparam \MantissaA[2]~input .bus_hold = "false";
defparam \MantissaA[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X62_Y58_N17
dffeas \inst2|inst10|gen_reg:2:bit_inst|int_q (
	.clk(\Gclock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MantissaA[2]~input_o ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\inst|FF0|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst10|gen_reg:2:bit_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst10|gen_reg:2:bit_inst|int_q .is_wysiwyg = "true";
defparam \inst2|inst10|gen_reg:2:bit_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N14
cycloneive_lcell_comb \inst2|inst12|pp[2][5] (
// Equation(s):
// \inst2|inst12|pp[2][5]~combout  = (\inst2|inst10|gen_reg:2:bit_inst|int_q~q  & \inst2|inst11|gen_reg:5:bit_inst|int_q~q )

	.dataa(gnd),
	.datab(\inst2|inst10|gen_reg:2:bit_inst|int_q~q ),
	.datac(gnd),
	.datad(\inst2|inst11|gen_reg:5:bit_inst|int_q~q ),
	.cin(gnd),
	.combout(\inst2|inst12|pp[2][5]~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|pp[2][5] .lut_mask = 16'hCC00;
defparam \inst2|inst12|pp[2][5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X58_Y73_N8
cycloneive_io_ibuf \MantissaB[4]~input (
	.i(MantissaB[4]),
	.ibar(gnd),
	.o(\MantissaB[4]~input_o ));
// synopsys translate_off
defparam \MantissaB[4]~input .bus_hold = "false";
defparam \MantissaB[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X62_Y58_N9
dffeas \inst2|inst11|gen_reg:4:bit_inst|int_q (
	.clk(\Gclock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MantissaB[4]~input_o ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\inst|FF0|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst11|gen_reg:4:bit_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst11|gen_reg:4:bit_inst|int_q .is_wysiwyg = "true";
defparam \inst2|inst11|gen_reg:4:bit_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N20
cycloneive_lcell_comb \inst2|inst12|pp[2][4] (
// Equation(s):
// \inst2|inst12|pp[2][4]~combout  = (\inst2|inst10|gen_reg:2:bit_inst|int_q~q  & \inst2|inst11|gen_reg:4:bit_inst|int_q~q )

	.dataa(gnd),
	.datab(\inst2|inst10|gen_reg:2:bit_inst|int_q~q ),
	.datac(gnd),
	.datad(\inst2|inst11|gen_reg:4:bit_inst|int_q~q ),
	.cin(gnd),
	.combout(\inst2|inst12|pp[2][4]~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|pp[2][4] .lut_mask = 16'hCC00;
defparam \inst2|inst12|pp[2][4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y58_N22
cycloneive_lcell_comb \inst2|inst12|row0|gen_adder:5:add_inst|int_CarryOut1 (
// Equation(s):
// \inst2|inst12|row0|gen_adder:5:add_inst|int_CarryOut1~combout  = \inst2|inst12|row0|gen_adder:4:add_inst|o_CarryOut~0_combout  $ (((\inst2|inst10|gen_reg:0:bit_inst|int_q~q  & \inst2|inst11|gen_reg:6:bit_inst|int_q~q )))

	.dataa(\inst2|inst10|gen_reg:0:bit_inst|int_q~q ),
	.datab(gnd),
	.datac(\inst2|inst11|gen_reg:6:bit_inst|int_q~q ),
	.datad(\inst2|inst12|row0|gen_adder:4:add_inst|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst12|row0|gen_adder:5:add_inst|int_CarryOut1~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|row0|gen_adder:5:add_inst|int_CarryOut1 .lut_mask = 16'h5FA0;
defparam \inst2|inst12|row0|gen_adder:5:add_inst|int_CarryOut1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N28
cycloneive_lcell_comb \inst2|inst12|pp[2][3] (
// Equation(s):
// \inst2|inst12|pp[2][3]~combout  = (\inst2|inst11|gen_reg:3:bit_inst|int_q~q  & \inst2|inst10|gen_reg:2:bit_inst|int_q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|inst11|gen_reg:3:bit_inst|int_q~q ),
	.datad(\inst2|inst10|gen_reg:2:bit_inst|int_q~q ),
	.cin(gnd),
	.combout(\inst2|inst12|pp[2][3]~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|pp[2][3] .lut_mask = 16'hF000;
defparam \inst2|inst12|pp[2][3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N26
cycloneive_lcell_comb \inst2|inst12|row0|gen_adder:4:add_inst|int_CarryOut1 (
// Equation(s):
// \inst2|inst12|row0|gen_adder:4:add_inst|int_CarryOut1~combout  = \inst2|inst12|row0|gen_adder:3:add_inst|o_CarryOut~0_combout  $ (((\inst2|inst10|gen_reg:0:bit_inst|int_q~q  & \inst2|inst11|gen_reg:5:bit_inst|int_q~q )))

	.dataa(\inst2|inst10|gen_reg:0:bit_inst|int_q~q ),
	.datab(gnd),
	.datac(\inst2|inst11|gen_reg:5:bit_inst|int_q~q ),
	.datad(\inst2|inst12|row0|gen_adder:3:add_inst|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst12|row0|gen_adder:4:add_inst|int_CarryOut1~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|row0|gen_adder:4:add_inst|int_CarryOut1 .lut_mask = 16'h5FA0;
defparam \inst2|inst12|row0|gen_adder:4:add_inst|int_CarryOut1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N6
cycloneive_lcell_comb \inst2|inst12|pp[2][2] (
// Equation(s):
// \inst2|inst12|pp[2][2]~combout  = (\inst2|inst10|gen_reg:2:bit_inst|int_q~q  & \inst2|inst11|gen_reg:2:bit_inst|int_q~q )

	.dataa(gnd),
	.datab(\inst2|inst10|gen_reg:2:bit_inst|int_q~q ),
	.datac(gnd),
	.datad(\inst2|inst11|gen_reg:2:bit_inst|int_q~q ),
	.cin(gnd),
	.combout(\inst2|inst12|pp[2][2]~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|pp[2][2] .lut_mask = 16'hCC00;
defparam \inst2|inst12|pp[2][2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N8
cycloneive_lcell_comb \inst2|inst12|row0|gen_adder:3:add_inst|int_CarryOut1 (
// Equation(s):
// \inst2|inst12|row0|gen_adder:3:add_inst|int_CarryOut1~combout  = \inst2|inst12|row0|gen_adder:2:add_inst|o_CarryOut~0_combout  $ (((\inst2|inst10|gen_reg:0:bit_inst|int_q~q  & \inst2|inst11|gen_reg:4:bit_inst|int_q~q )))

	.dataa(\inst2|inst10|gen_reg:0:bit_inst|int_q~q ),
	.datab(gnd),
	.datac(\inst2|inst11|gen_reg:4:bit_inst|int_q~q ),
	.datad(\inst2|inst12|row0|gen_adder:2:add_inst|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst12|row0|gen_adder:3:add_inst|int_CarryOut1~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|row0|gen_adder:3:add_inst|int_CarryOut1 .lut_mask = 16'h5FA0;
defparam \inst2|inst12|row0|gen_adder:3:add_inst|int_CarryOut1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X65_Y73_N15
cycloneive_io_ibuf \MantissaB[1]~input (
	.i(MantissaB[1]),
	.ibar(gnd),
	.o(\MantissaB[1]~input_o ));
// synopsys translate_off
defparam \MantissaB[1]~input .bus_hold = "false";
defparam \MantissaB[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X65_Y58_N21
dffeas \inst2|inst11|gen_reg:1:bit_inst|int_q (
	.clk(\Gclock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MantissaB[1]~input_o ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\inst|FF0|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst11|gen_reg:1:bit_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst11|gen_reg:1:bit_inst|int_q .is_wysiwyg = "true";
defparam \inst2|inst11|gen_reg:1:bit_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y58_N22
cycloneive_lcell_comb \inst2|inst12|gen_rows:1:row_inst|gen_adder:1:add_inst|o_CarryOut~2 (
// Equation(s):
// \inst2|inst12|gen_rows:1:row_inst|gen_adder:1:add_inst|o_CarryOut~2_combout  = (\inst2|inst11|gen_reg:1:bit_inst|int_q~q  & \inst2|inst10|gen_reg:1:bit_inst|int_q~q )

	.dataa(gnd),
	.datab(\inst2|inst11|gen_reg:1:bit_inst|int_q~q ),
	.datac(gnd),
	.datad(\inst2|inst10|gen_reg:1:bit_inst|int_q~q ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:1:row_inst|gen_adder:1:add_inst|o_CarryOut~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:1:row_inst|gen_adder:1:add_inst|o_CarryOut~2 .lut_mask = 16'hCC00;
defparam \inst2|inst12|gen_rows:1:row_inst|gen_adder:1:add_inst|o_CarryOut~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N30
cycloneive_lcell_comb \inst2|inst12|gen_rows:1:row_inst|gen_adder:1:add_inst|o_CarryOut~4 (
// Equation(s):
// \inst2|inst12|gen_rows:1:row_inst|gen_adder:1:add_inst|o_CarryOut~4_combout  = (\inst2|inst10|gen_reg:0:bit_inst|int_q~q  & (\inst2|inst11|gen_reg:2:bit_inst|int_q~q  $ (((!\inst2|inst11|gen_reg:0:bit_inst|int_q~q  & 
// \inst2|inst12|gen_rows:1:row_inst|gen_adder:1:add_inst|o_CarryOut~2_combout ))))) # (!\inst2|inst10|gen_reg:0:bit_inst|int_q~q  & (((\inst2|inst12|gen_rows:1:row_inst|gen_adder:1:add_inst|o_CarryOut~2_combout ))))

	.dataa(\inst2|inst10|gen_reg:0:bit_inst|int_q~q ),
	.datab(\inst2|inst11|gen_reg:2:bit_inst|int_q~q ),
	.datac(\inst2|inst11|gen_reg:0:bit_inst|int_q~q ),
	.datad(\inst2|inst12|gen_rows:1:row_inst|gen_adder:1:add_inst|o_CarryOut~2_combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:1:row_inst|gen_adder:1:add_inst|o_CarryOut~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:1:row_inst|gen_adder:1:add_inst|o_CarryOut~4 .lut_mask = 16'hD788;
defparam \inst2|inst12|gen_rows:1:row_inst|gen_adder:1:add_inst|o_CarryOut~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N28
cycloneive_lcell_comb \inst2|inst12|gen_rows:1:row_inst|gen_adder:1:add_inst|o_CarryOut~3 (
// Equation(s):
// \inst2|inst12|gen_rows:1:row_inst|gen_adder:1:add_inst|o_CarryOut~3_combout  = \inst2|inst12|row0|gen_adder:1:add_inst|o_CarryOut~1_combout  $ (\inst2|inst12|pp[1][2]~combout  $ (((\inst2|inst11|gen_reg:3:bit_inst|int_q~q  & 
// \inst2|inst10|gen_reg:0:bit_inst|int_q~q ))))

	.dataa(\inst2|inst11|gen_reg:3:bit_inst|int_q~q ),
	.datab(\inst2|inst12|row0|gen_adder:1:add_inst|o_CarryOut~1_combout ),
	.datac(\inst2|inst10|gen_reg:0:bit_inst|int_q~q ),
	.datad(\inst2|inst12|pp[1][2]~combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:1:row_inst|gen_adder:1:add_inst|o_CarryOut~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:1:row_inst|gen_adder:1:add_inst|o_CarryOut~3 .lut_mask = 16'h936C;
defparam \inst2|inst12|gen_rows:1:row_inst|gen_adder:1:add_inst|o_CarryOut~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N2
cycloneive_lcell_comb \inst2|inst12|gen_rows:1:row_inst|gen_adder:1:add_inst|o_CarryOut~5 (
// Equation(s):
// \inst2|inst12|gen_rows:1:row_inst|gen_adder:1:add_inst|o_CarryOut~5_combout  = (\inst2|inst11|gen_reg:1:bit_inst|int_q~q  & ((\inst2|inst12|gen_rows:1:row_inst|gen_adder:1:add_inst|o_CarryOut~3_combout ) # ((\inst2|inst11|gen_reg:0:bit_inst|int_q~q  & 
// \inst2|inst12|gen_rows:1:row_inst|gen_adder:1:add_inst|o_CarryOut~4_combout )))) # (!\inst2|inst11|gen_reg:1:bit_inst|int_q~q  & (\inst2|inst11|gen_reg:0:bit_inst|int_q~q  & (\inst2|inst12|gen_rows:1:row_inst|gen_adder:1:add_inst|o_CarryOut~4_combout  & 
// \inst2|inst12|gen_rows:1:row_inst|gen_adder:1:add_inst|o_CarryOut~3_combout )))

	.dataa(\inst2|inst11|gen_reg:1:bit_inst|int_q~q ),
	.datab(\inst2|inst11|gen_reg:0:bit_inst|int_q~q ),
	.datac(\inst2|inst12|gen_rows:1:row_inst|gen_adder:1:add_inst|o_CarryOut~4_combout ),
	.datad(\inst2|inst12|gen_rows:1:row_inst|gen_adder:1:add_inst|o_CarryOut~3_combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:1:row_inst|gen_adder:1:add_inst|o_CarryOut~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:1:row_inst|gen_adder:1:add_inst|o_CarryOut~5 .lut_mask = 16'hEA80;
defparam \inst2|inst12|gen_rows:1:row_inst|gen_adder:1:add_inst|o_CarryOut~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N16
cycloneive_lcell_comb \inst2|inst12|gen_rows:1:row_inst|gen_adder:1:add_inst|o_CarryOut~6 (
// Equation(s):
// \inst2|inst12|gen_rows:1:row_inst|gen_adder:1:add_inst|o_CarryOut~6_combout  = (\inst2|inst10|gen_reg:2:bit_inst|int_q~q  & (\inst2|inst12|gen_rows:1:row_inst|gen_adder:1:add_inst|o_CarryOut~5_combout  & ((\inst2|inst11|gen_reg:1:bit_inst|int_q~q ) # 
// (\inst2|inst11|gen_reg:0:bit_inst|int_q~q ))))

	.dataa(\inst2|inst11|gen_reg:1:bit_inst|int_q~q ),
	.datab(\inst2|inst11|gen_reg:0:bit_inst|int_q~q ),
	.datac(\inst2|inst10|gen_reg:2:bit_inst|int_q~q ),
	.datad(\inst2|inst12|gen_rows:1:row_inst|gen_adder:1:add_inst|o_CarryOut~5_combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:1:row_inst|gen_adder:1:add_inst|o_CarryOut~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:1:row_inst|gen_adder:1:add_inst|o_CarryOut~6 .lut_mask = 16'hE000;
defparam \inst2|inst12|gen_rows:1:row_inst|gen_adder:1:add_inst|o_CarryOut~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N24
cycloneive_lcell_comb \inst2|inst12|gen_rows:1:row_inst|gen_adder:2:add_inst|o_CarryOut~0 (
// Equation(s):
// \inst2|inst12|gen_rows:1:row_inst|gen_adder:2:add_inst|o_CarryOut~0_combout  = (\inst2|inst12|pp[2][2]~combout  & ((\inst2|inst12|gen_rows:1:row_inst|gen_adder:1:add_inst|o_CarryOut~6_combout ) # (\inst2|inst12|pp[1][3]~combout  $ 
// (\inst2|inst12|row0|gen_adder:3:add_inst|int_CarryOut1~combout )))) # (!\inst2|inst12|pp[2][2]~combout  & (\inst2|inst12|gen_rows:1:row_inst|gen_adder:1:add_inst|o_CarryOut~6_combout  & (\inst2|inst12|pp[1][3]~combout  $ 
// (\inst2|inst12|row0|gen_adder:3:add_inst|int_CarryOut1~combout ))))

	.dataa(\inst2|inst12|pp[1][3]~combout ),
	.datab(\inst2|inst12|pp[2][2]~combout ),
	.datac(\inst2|inst12|row0|gen_adder:3:add_inst|int_CarryOut1~combout ),
	.datad(\inst2|inst12|gen_rows:1:row_inst|gen_adder:1:add_inst|o_CarryOut~6_combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:1:row_inst|gen_adder:2:add_inst|o_CarryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:1:row_inst|gen_adder:2:add_inst|o_CarryOut~0 .lut_mask = 16'hDE48;
defparam \inst2|inst12|gen_rows:1:row_inst|gen_adder:2:add_inst|o_CarryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N6
cycloneive_lcell_comb \inst2|inst12|gen_rows:1:row_inst|gen_adder:3:add_inst|o_CarryOut~0 (
// Equation(s):
// \inst2|inst12|gen_rows:1:row_inst|gen_adder:3:add_inst|o_CarryOut~0_combout  = (\inst2|inst12|pp[2][3]~combout  & ((\inst2|inst12|gen_rows:1:row_inst|gen_adder:2:add_inst|o_CarryOut~0_combout ) # (\inst2|inst12|pp[1][4]~combout  $ 
// (\inst2|inst12|row0|gen_adder:4:add_inst|int_CarryOut1~combout )))) # (!\inst2|inst12|pp[2][3]~combout  & (\inst2|inst12|gen_rows:1:row_inst|gen_adder:2:add_inst|o_CarryOut~0_combout  & (\inst2|inst12|pp[1][4]~combout  $ 
// (\inst2|inst12|row0|gen_adder:4:add_inst|int_CarryOut1~combout ))))

	.dataa(\inst2|inst12|pp[1][4]~combout ),
	.datab(\inst2|inst12|pp[2][3]~combout ),
	.datac(\inst2|inst12|row0|gen_adder:4:add_inst|int_CarryOut1~combout ),
	.datad(\inst2|inst12|gen_rows:1:row_inst|gen_adder:2:add_inst|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:1:row_inst|gen_adder:3:add_inst|o_CarryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:1:row_inst|gen_adder:3:add_inst|o_CarryOut~0 .lut_mask = 16'hDE48;
defparam \inst2|inst12|gen_rows:1:row_inst|gen_adder:3:add_inst|o_CarryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y58_N18
cycloneive_lcell_comb \inst2|inst12|gen_rows:1:row_inst|gen_adder:4:add_inst|o_CarryOut~0 (
// Equation(s):
// \inst2|inst12|gen_rows:1:row_inst|gen_adder:4:add_inst|o_CarryOut~0_combout  = (\inst2|inst12|pp[2][4]~combout  & ((\inst2|inst12|gen_rows:1:row_inst|gen_adder:3:add_inst|o_CarryOut~0_combout ) # (\inst2|inst12|pp[1][5]~combout  $ 
// (\inst2|inst12|row0|gen_adder:5:add_inst|int_CarryOut1~combout )))) # (!\inst2|inst12|pp[2][4]~combout  & (\inst2|inst12|gen_rows:1:row_inst|gen_adder:3:add_inst|o_CarryOut~0_combout  & (\inst2|inst12|pp[1][5]~combout  $ 
// (\inst2|inst12|row0|gen_adder:5:add_inst|int_CarryOut1~combout ))))

	.dataa(\inst2|inst12|pp[1][5]~combout ),
	.datab(\inst2|inst12|pp[2][4]~combout ),
	.datac(\inst2|inst12|row0|gen_adder:5:add_inst|int_CarryOut1~combout ),
	.datad(\inst2|inst12|gen_rows:1:row_inst|gen_adder:3:add_inst|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:1:row_inst|gen_adder:4:add_inst|o_CarryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:1:row_inst|gen_adder:4:add_inst|o_CarryOut~0 .lut_mask = 16'hDE48;
defparam \inst2|inst12|gen_rows:1:row_inst|gen_adder:4:add_inst|o_CarryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y58_N28
cycloneive_lcell_comb \inst2|inst12|gen_rows:1:row_inst|gen_adder:5:add_inst|o_CarryOut~0 (
// Equation(s):
// \inst2|inst12|gen_rows:1:row_inst|gen_adder:5:add_inst|o_CarryOut~0_combout  = (\inst2|inst12|pp[2][5]~combout  & ((\inst2|inst12|gen_rows:1:row_inst|gen_adder:4:add_inst|o_CarryOut~0_combout ) # 
// (\inst2|inst12|row0|gen_adder:6:add_inst|int_CarryOut1~combout  $ (\inst2|inst12|pp[1][6]~combout )))) # (!\inst2|inst12|pp[2][5]~combout  & (\inst2|inst12|gen_rows:1:row_inst|gen_adder:4:add_inst|o_CarryOut~0_combout  & 
// (\inst2|inst12|row0|gen_adder:6:add_inst|int_CarryOut1~combout  $ (\inst2|inst12|pp[1][6]~combout ))))

	.dataa(\inst2|inst12|row0|gen_adder:6:add_inst|int_CarryOut1~combout ),
	.datab(\inst2|inst12|pp[1][6]~combout ),
	.datac(\inst2|inst12|pp[2][5]~combout ),
	.datad(\inst2|inst12|gen_rows:1:row_inst|gen_adder:4:add_inst|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:1:row_inst|gen_adder:5:add_inst|o_CarryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:1:row_inst|gen_adder:5:add_inst|o_CarryOut~0 .lut_mask = 16'hF660;
defparam \inst2|inst12|gen_rows:1:row_inst|gen_adder:5:add_inst|o_CarryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y58_N6
cycloneive_lcell_comb \inst2|inst12|gen_rows:1:row_inst|gen_adder:6:add_inst|o_CarryOut~0 (
// Equation(s):
// \inst2|inst12|gen_rows:1:row_inst|gen_adder:6:add_inst|o_CarryOut~0_combout  = (\inst2|inst12|pp[2][6]~combout  & ((\inst2|inst12|gen_rows:1:row_inst|gen_adder:5:add_inst|o_CarryOut~0_combout ) # (\inst2|inst12|pp[1][7]~combout  $ 
// (\inst2|inst12|row0|gen_adder:7:add_inst|int_CarryOut1~combout )))) # (!\inst2|inst12|pp[2][6]~combout  & (\inst2|inst12|gen_rows:1:row_inst|gen_adder:5:add_inst|o_CarryOut~0_combout  & (\inst2|inst12|pp[1][7]~combout  $ 
// (\inst2|inst12|row0|gen_adder:7:add_inst|int_CarryOut1~combout ))))

	.dataa(\inst2|inst12|pp[2][6]~combout ),
	.datab(\inst2|inst12|pp[1][7]~combout ),
	.datac(\inst2|inst12|row0|gen_adder:7:add_inst|int_CarryOut1~combout ),
	.datad(\inst2|inst12|gen_rows:1:row_inst|gen_adder:5:add_inst|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:1:row_inst|gen_adder:6:add_inst|o_CarryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:1:row_inst|gen_adder:6:add_inst|o_CarryOut~0 .lut_mask = 16'hBE28;
defparam \inst2|inst12|gen_rows:1:row_inst|gen_adder:6:add_inst|o_CarryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y58_N30
cycloneive_lcell_comb \inst2|inst12|gen_rows:1:row_inst|gen_adder:8:add_inst|int_CarryOut1 (
// Equation(s):
// \inst2|inst12|gen_rows:1:row_inst|gen_adder:8:add_inst|int_CarryOut1~combout  = (\inst2|inst10|gen_reg:1:bit_inst|int_q~q  & ((\inst2|inst12|row0|gen_adder:7:add_inst|o_CarryOut~0_combout  & 
// ((!\inst2|inst12|gen_rows:1:row_inst|gen_adder:6:add_inst|o_CarryOut~0_combout ) # (!\inst2|inst12|pp[2][7]~combout ))) # (!\inst2|inst12|row0|gen_adder:7:add_inst|o_CarryOut~0_combout  & ((\inst2|inst12|pp[2][7]~combout ) # 
// (\inst2|inst12|gen_rows:1:row_inst|gen_adder:6:add_inst|o_CarryOut~0_combout ))))) # (!\inst2|inst10|gen_reg:1:bit_inst|int_q~q  & ((\inst2|inst12|row0|gen_adder:7:add_inst|o_CarryOut~0_combout  & ((\inst2|inst12|pp[2][7]~combout ) # 
// (\inst2|inst12|gen_rows:1:row_inst|gen_adder:6:add_inst|o_CarryOut~0_combout ))) # (!\inst2|inst12|row0|gen_adder:7:add_inst|o_CarryOut~0_combout  & (\inst2|inst12|pp[2][7]~combout  & 
// \inst2|inst12|gen_rows:1:row_inst|gen_adder:6:add_inst|o_CarryOut~0_combout ))))

	.dataa(\inst2|inst10|gen_reg:1:bit_inst|int_q~q ),
	.datab(\inst2|inst12|row0|gen_adder:7:add_inst|o_CarryOut~0_combout ),
	.datac(\inst2|inst12|pp[2][7]~combout ),
	.datad(\inst2|inst12|gen_rows:1:row_inst|gen_adder:6:add_inst|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:1:row_inst|gen_adder:8:add_inst|int_CarryOut1~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:1:row_inst|gen_adder:8:add_inst|int_CarryOut1 .lut_mask = 16'h7EE8;
defparam \inst2|inst12|gen_rows:1:row_inst|gen_adder:8:add_inst|int_CarryOut1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y58_N8
cycloneive_lcell_comb \inst2|inst12|gen_rows:1:row_inst|gen_adder:7:add_inst|int_CarryOut1~0 (
// Equation(s):
// \inst2|inst12|gen_rows:1:row_inst|gen_adder:7:add_inst|int_CarryOut1~0_combout  = \inst2|inst10|gen_reg:1:bit_inst|int_q~q  $ (\inst2|inst12|row0|gen_adder:7:add_inst|o_CarryOut~0_combout  $ 
// (\inst2|inst12|gen_rows:1:row_inst|gen_adder:6:add_inst|o_CarryOut~0_combout ))

	.dataa(gnd),
	.datab(\inst2|inst10|gen_reg:1:bit_inst|int_q~q ),
	.datac(\inst2|inst12|row0|gen_adder:7:add_inst|o_CarryOut~0_combout ),
	.datad(\inst2|inst12|gen_rows:1:row_inst|gen_adder:6:add_inst|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:1:row_inst|gen_adder:7:add_inst|int_CarryOut1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:1:row_inst|gen_adder:7:add_inst|int_CarryOut1~0 .lut_mask = 16'hC33C;
defparam \inst2|inst12|gen_rows:1:row_inst|gen_adder:7:add_inst|int_CarryOut1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N28
cycloneive_lcell_comb \inst2|inst12|pp[3][5] (
// Equation(s):
// \inst2|inst12|pp[3][5]~combout  = (\inst2|inst11|gen_reg:5:bit_inst|int_q~q  & \inst2|inst10|gen_reg:3:bit_inst|int_q~q )

	.dataa(gnd),
	.datab(\inst2|inst11|gen_reg:5:bit_inst|int_q~q ),
	.datac(gnd),
	.datad(\inst2|inst10|gen_reg:3:bit_inst|int_q~q ),
	.cin(gnd),
	.combout(\inst2|inst12|pp[3][5]~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|pp[3][5] .lut_mask = 16'hCC00;
defparam \inst2|inst12|pp[3][5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y58_N26
cycloneive_lcell_comb \inst2|inst12|gen_rows:1:row_inst|gen_adder:6:add_inst|int_CarryOut1 (
// Equation(s):
// \inst2|inst12|gen_rows:1:row_inst|gen_adder:6:add_inst|int_CarryOut1~combout  = \inst2|inst12|row0|gen_adder:7:add_inst|int_CarryOut1~combout  $ (\inst2|inst12|gen_rows:1:row_inst|gen_adder:5:add_inst|o_CarryOut~0_combout  $ 
// (((\inst2|inst11|gen_reg:7:bit_inst|int_q~q  & \inst2|inst10|gen_reg:1:bit_inst|int_q~q ))))

	.dataa(\inst2|inst11|gen_reg:7:bit_inst|int_q~q ),
	.datab(\inst2|inst10|gen_reg:1:bit_inst|int_q~q ),
	.datac(\inst2|inst12|row0|gen_adder:7:add_inst|int_CarryOut1~combout ),
	.datad(\inst2|inst12|gen_rows:1:row_inst|gen_adder:5:add_inst|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:1:row_inst|gen_adder:6:add_inst|int_CarryOut1~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:1:row_inst|gen_adder:6:add_inst|int_CarryOut1 .lut_mask = 16'h8778;
defparam \inst2|inst12|gen_rows:1:row_inst|gen_adder:6:add_inst|int_CarryOut1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N26
cycloneive_lcell_comb \inst2|inst12|pp[3][4] (
// Equation(s):
// \inst2|inst12|pp[3][4]~combout  = (\inst2|inst10|gen_reg:3:bit_inst|int_q~q  & \inst2|inst11|gen_reg:4:bit_inst|int_q~q )

	.dataa(\inst2|inst10|gen_reg:3:bit_inst|int_q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|inst11|gen_reg:4:bit_inst|int_q~q ),
	.cin(gnd),
	.combout(\inst2|inst12|pp[3][4]~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|pp[3][4] .lut_mask = 16'hAA00;
defparam \inst2|inst12|pp[3][4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y58_N4
cycloneive_lcell_comb \inst2|inst12|gen_rows:1:row_inst|gen_adder:5:add_inst|int_CarryOut1 (
// Equation(s):
// \inst2|inst12|gen_rows:1:row_inst|gen_adder:5:add_inst|int_CarryOut1~combout  = \inst2|inst12|row0|gen_adder:6:add_inst|int_CarryOut1~combout  $ (\inst2|inst12|gen_rows:1:row_inst|gen_adder:4:add_inst|o_CarryOut~0_combout  $ 
// (((\inst2|inst11|gen_reg:6:bit_inst|int_q~q  & \inst2|inst10|gen_reg:1:bit_inst|int_q~q ))))

	.dataa(\inst2|inst12|row0|gen_adder:6:add_inst|int_CarryOut1~combout ),
	.datab(\inst2|inst11|gen_reg:6:bit_inst|int_q~q ),
	.datac(\inst2|inst10|gen_reg:1:bit_inst|int_q~q ),
	.datad(\inst2|inst12|gen_rows:1:row_inst|gen_adder:4:add_inst|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:1:row_inst|gen_adder:5:add_inst|int_CarryOut1~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:1:row_inst|gen_adder:5:add_inst|int_CarryOut1 .lut_mask = 16'h956A;
defparam \inst2|inst12|gen_rows:1:row_inst|gen_adder:5:add_inst|int_CarryOut1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y58_N30
cycloneive_lcell_comb \inst2|inst12|gen_rows:1:row_inst|gen_adder:4:add_inst|int_CarryOut1 (
// Equation(s):
// \inst2|inst12|gen_rows:1:row_inst|gen_adder:4:add_inst|int_CarryOut1~combout  = \inst2|inst12|row0|gen_adder:5:add_inst|int_CarryOut1~combout  $ (\inst2|inst12|gen_rows:1:row_inst|gen_adder:3:add_inst|o_CarryOut~0_combout  $ 
// (((\inst2|inst11|gen_reg:5:bit_inst|int_q~q  & \inst2|inst10|gen_reg:1:bit_inst|int_q~q ))))

	.dataa(\inst2|inst11|gen_reg:5:bit_inst|int_q~q ),
	.datab(\inst2|inst10|gen_reg:1:bit_inst|int_q~q ),
	.datac(\inst2|inst12|row0|gen_adder:5:add_inst|int_CarryOut1~combout ),
	.datad(\inst2|inst12|gen_rows:1:row_inst|gen_adder:3:add_inst|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:1:row_inst|gen_adder:4:add_inst|int_CarryOut1~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:1:row_inst|gen_adder:4:add_inst|int_CarryOut1 .lut_mask = 16'h8778;
defparam \inst2|inst12|gen_rows:1:row_inst|gen_adder:4:add_inst|int_CarryOut1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N14
cycloneive_lcell_comb \inst2|inst12|pp[3][2] (
// Equation(s):
// \inst2|inst12|pp[3][2]~combout  = (\inst2|inst11|gen_reg:2:bit_inst|int_q~q  & \inst2|inst10|gen_reg:3:bit_inst|int_q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|inst11|gen_reg:2:bit_inst|int_q~q ),
	.datad(\inst2|inst10|gen_reg:3:bit_inst|int_q~q ),
	.cin(gnd),
	.combout(\inst2|inst12|pp[3][2]~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|pp[3][2] .lut_mask = 16'hF000;
defparam \inst2|inst12|pp[3][2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N20
cycloneive_lcell_comb \inst2|inst12|gen_rows:1:row_inst|gen_adder:3:add_inst|int_CarryOut1 (
// Equation(s):
// \inst2|inst12|gen_rows:1:row_inst|gen_adder:3:add_inst|int_CarryOut1~combout  = \inst2|inst12|row0|gen_adder:4:add_inst|int_CarryOut1~combout  $ (\inst2|inst12|gen_rows:1:row_inst|gen_adder:2:add_inst|o_CarryOut~0_combout  $ 
// (((\inst2|inst11|gen_reg:4:bit_inst|int_q~q  & \inst2|inst10|gen_reg:1:bit_inst|int_q~q ))))

	.dataa(\inst2|inst11|gen_reg:4:bit_inst|int_q~q ),
	.datab(\inst2|inst10|gen_reg:1:bit_inst|int_q~q ),
	.datac(\inst2|inst12|row0|gen_adder:4:add_inst|int_CarryOut1~combout ),
	.datad(\inst2|inst12|gen_rows:1:row_inst|gen_adder:2:add_inst|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:1:row_inst|gen_adder:3:add_inst|int_CarryOut1~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:1:row_inst|gen_adder:3:add_inst|int_CarryOut1 .lut_mask = 16'h8778;
defparam \inst2|inst12|gen_rows:1:row_inst|gen_adder:3:add_inst|int_CarryOut1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N24
cycloneive_lcell_comb \inst2|inst12|pp[3][0] (
// Equation(s):
// \inst2|inst12|pp[3][0]~combout  = (\inst2|inst11|gen_reg:0:bit_inst|int_q~q  & \inst2|inst10|gen_reg:3:bit_inst|int_q~q )

	.dataa(\inst2|inst11|gen_reg:0:bit_inst|int_q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|inst10|gen_reg:3:bit_inst|int_q~q ),
	.cin(gnd),
	.combout(\inst2|inst12|pp[3][0]~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|pp[3][0] .lut_mask = 16'hAA00;
defparam \inst2|inst12|pp[3][0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y58_N28
cycloneive_lcell_comb \inst2|inst12|gen_rows:1:row_inst|gen_adder:1:add_inst|o_Sum~4 (
// Equation(s):
// \inst2|inst12|gen_rows:1:row_inst|gen_adder:1:add_inst|o_Sum~4_combout  = (\inst2|inst10|gen_reg:0:bit_inst|int_q~q  & ((\inst2|inst11|gen_reg:1:bit_inst|int_q~q  $ (\inst2|inst11|gen_reg:2:bit_inst|int_q~q )))) # 
// (!\inst2|inst10|gen_reg:0:bit_inst|int_q~q  & (!\inst2|inst10|gen_reg:1:bit_inst|int_q~q  & (\inst2|inst11|gen_reg:1:bit_inst|int_q~q )))

	.dataa(\inst2|inst10|gen_reg:1:bit_inst|int_q~q ),
	.datab(\inst2|inst11|gen_reg:1:bit_inst|int_q~q ),
	.datac(\inst2|inst10|gen_reg:0:bit_inst|int_q~q ),
	.datad(\inst2|inst11|gen_reg:2:bit_inst|int_q~q ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:1:row_inst|gen_adder:1:add_inst|o_Sum~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:1:row_inst|gen_adder:1:add_inst|o_Sum~4 .lut_mask = 16'h34C4;
defparam \inst2|inst12|gen_rows:1:row_inst|gen_adder:1:add_inst|o_Sum~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y58_N2
cycloneive_lcell_comb \inst2|inst12|gen_rows:1:row_inst|gen_adder:1:add_inst|o_Sum~7 (
// Equation(s):
// \inst2|inst12|gen_rows:1:row_inst|gen_adder:1:add_inst|o_Sum~7_combout  = (\inst2|inst10|gen_reg:2:bit_inst|int_q~q  & ((\inst2|inst11|gen_reg:0:bit_inst|int_q~q  & ((\inst2|inst12|gen_rows:1:row_inst|gen_adder:1:add_inst|o_Sum~4_combout ))) # 
// (!\inst2|inst11|gen_reg:0:bit_inst|int_q~q  & (\inst2|inst11|gen_reg:1:bit_inst|int_q~q ))))

	.dataa(\inst2|inst10|gen_reg:2:bit_inst|int_q~q ),
	.datab(\inst2|inst11|gen_reg:1:bit_inst|int_q~q ),
	.datac(\inst2|inst11|gen_reg:0:bit_inst|int_q~q ),
	.datad(\inst2|inst12|gen_rows:1:row_inst|gen_adder:1:add_inst|o_Sum~4_combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:1:row_inst|gen_adder:1:add_inst|o_Sum~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:1:row_inst|gen_adder:1:add_inst|o_Sum~7 .lut_mask = 16'hA808;
defparam \inst2|inst12|gen_rows:1:row_inst|gen_adder:1:add_inst|o_Sum~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y58_N24
cycloneive_lcell_comb \inst2|inst12|gen_rows:1:row_inst|gen_adder:1:add_inst|o_Sum (
// Equation(s):
// \inst2|inst12|gen_rows:1:row_inst|gen_adder:1:add_inst|o_Sum~combout  = \inst2|inst12|row0|gen_adder:2:add_inst|o_Sum~0_combout  $ (\inst2|inst12|gen_rows:1:row_inst|gen_adder:1:add_inst|o_Sum~7_combout  $ 
// (\inst2|inst12|row0|gen_adder:1:add_inst|o_CarryOut~1_combout ))

	.dataa(\inst2|inst12|row0|gen_adder:2:add_inst|o_Sum~0_combout ),
	.datab(\inst2|inst12|gen_rows:1:row_inst|gen_adder:1:add_inst|o_Sum~7_combout ),
	.datac(\inst2|inst12|row0|gen_adder:1:add_inst|o_CarryOut~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:1:row_inst|gen_adder:1:add_inst|o_Sum~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:1:row_inst|gen_adder:1:add_inst|o_Sum .lut_mask = 16'h9696;
defparam \inst2|inst12|gen_rows:1:row_inst|gen_adder:1:add_inst|o_Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N12
cycloneive_lcell_comb \inst2|inst12|gen_rows:1:row_inst|gen_adder:2:add_inst|o_Sum (
// Equation(s):
// \inst2|inst12|gen_rows:1:row_inst|gen_adder:2:add_inst|o_Sum~combout  = \inst2|inst12|pp[1][3]~combout  $ (\inst2|inst12|pp[2][2]~combout  $ (\inst2|inst12|row0|gen_adder:3:add_inst|int_CarryOut1~combout  $ 
// (\inst2|inst12|gen_rows:1:row_inst|gen_adder:1:add_inst|o_CarryOut~6_combout )))

	.dataa(\inst2|inst12|pp[1][3]~combout ),
	.datab(\inst2|inst12|pp[2][2]~combout ),
	.datac(\inst2|inst12|row0|gen_adder:3:add_inst|int_CarryOut1~combout ),
	.datad(\inst2|inst12|gen_rows:1:row_inst|gen_adder:1:add_inst|o_CarryOut~6_combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:1:row_inst|gen_adder:2:add_inst|o_Sum~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:1:row_inst|gen_adder:2:add_inst|o_Sum .lut_mask = 16'h6996;
defparam \inst2|inst12|gen_rows:1:row_inst|gen_adder:2:add_inst|o_Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y58_N24
cycloneive_lcell_comb \inst2|inst12|gen_rows:2:row_inst|gen_adder:1:add_inst|o_CarryOut~0 (
// Equation(s):
// \inst2|inst12|gen_rows:2:row_inst|gen_adder:1:add_inst|o_CarryOut~0_combout  = (\inst2|inst12|pp[3][1]~combout  & ((\inst2|inst12|gen_rows:1:row_inst|gen_adder:2:add_inst|o_Sum~combout ) # ((\inst2|inst12|pp[3][0]~combout  & 
// \inst2|inst12|gen_rows:1:row_inst|gen_adder:1:add_inst|o_Sum~combout )))) # (!\inst2|inst12|pp[3][1]~combout  & (\inst2|inst12|pp[3][0]~combout  & (\inst2|inst12|gen_rows:1:row_inst|gen_adder:1:add_inst|o_Sum~combout  & 
// \inst2|inst12|gen_rows:1:row_inst|gen_adder:2:add_inst|o_Sum~combout )))

	.dataa(\inst2|inst12|pp[3][1]~combout ),
	.datab(\inst2|inst12|pp[3][0]~combout ),
	.datac(\inst2|inst12|gen_rows:1:row_inst|gen_adder:1:add_inst|o_Sum~combout ),
	.datad(\inst2|inst12|gen_rows:1:row_inst|gen_adder:2:add_inst|o_Sum~combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:2:row_inst|gen_adder:1:add_inst|o_CarryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:2:row_inst|gen_adder:1:add_inst|o_CarryOut~0 .lut_mask = 16'hEA80;
defparam \inst2|inst12|gen_rows:2:row_inst|gen_adder:1:add_inst|o_CarryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y58_N22
cycloneive_lcell_comb \inst2|inst12|gen_rows:2:row_inst|gen_adder:2:add_inst|o_CarryOut~0 (
// Equation(s):
// \inst2|inst12|gen_rows:2:row_inst|gen_adder:2:add_inst|o_CarryOut~0_combout  = (\inst2|inst12|pp[3][2]~combout  & ((\inst2|inst12|gen_rows:2:row_inst|gen_adder:1:add_inst|o_CarryOut~0_combout ) # (\inst2|inst12|pp[2][3]~combout  $ 
// (\inst2|inst12|gen_rows:1:row_inst|gen_adder:3:add_inst|int_CarryOut1~combout )))) # (!\inst2|inst12|pp[3][2]~combout  & (\inst2|inst12|gen_rows:2:row_inst|gen_adder:1:add_inst|o_CarryOut~0_combout  & (\inst2|inst12|pp[2][3]~combout  $ 
// (\inst2|inst12|gen_rows:1:row_inst|gen_adder:3:add_inst|int_CarryOut1~combout ))))

	.dataa(\inst2|inst12|pp[2][3]~combout ),
	.datab(\inst2|inst12|pp[3][2]~combout ),
	.datac(\inst2|inst12|gen_rows:1:row_inst|gen_adder:3:add_inst|int_CarryOut1~combout ),
	.datad(\inst2|inst12|gen_rows:2:row_inst|gen_adder:1:add_inst|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:2:row_inst|gen_adder:2:add_inst|o_CarryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:2:row_inst|gen_adder:2:add_inst|o_CarryOut~0 .lut_mask = 16'hDE48;
defparam \inst2|inst12|gen_rows:2:row_inst|gen_adder:2:add_inst|o_CarryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y58_N10
cycloneive_lcell_comb \inst2|inst12|gen_rows:2:row_inst|gen_adder:3:add_inst|o_CarryOut~0 (
// Equation(s):
// \inst2|inst12|gen_rows:2:row_inst|gen_adder:3:add_inst|o_CarryOut~0_combout  = (\inst2|inst12|pp[3][3]~combout  & ((\inst2|inst12|gen_rows:2:row_inst|gen_adder:2:add_inst|o_CarryOut~0_combout ) # (\inst2|inst12|pp[2][4]~combout  $ 
// (\inst2|inst12|gen_rows:1:row_inst|gen_adder:4:add_inst|int_CarryOut1~combout )))) # (!\inst2|inst12|pp[3][3]~combout  & (\inst2|inst12|gen_rows:2:row_inst|gen_adder:2:add_inst|o_CarryOut~0_combout  & (\inst2|inst12|pp[2][4]~combout  $ 
// (\inst2|inst12|gen_rows:1:row_inst|gen_adder:4:add_inst|int_CarryOut1~combout ))))

	.dataa(\inst2|inst12|pp[3][3]~combout ),
	.datab(\inst2|inst12|pp[2][4]~combout ),
	.datac(\inst2|inst12|gen_rows:1:row_inst|gen_adder:4:add_inst|int_CarryOut1~combout ),
	.datad(\inst2|inst12|gen_rows:2:row_inst|gen_adder:2:add_inst|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:2:row_inst|gen_adder:3:add_inst|o_CarryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:2:row_inst|gen_adder:3:add_inst|o_CarryOut~0 .lut_mask = 16'hBE28;
defparam \inst2|inst12|gen_rows:2:row_inst|gen_adder:3:add_inst|o_CarryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y58_N20
cycloneive_lcell_comb \inst2|inst12|gen_rows:2:row_inst|gen_adder:4:add_inst|o_CarryOut~0 (
// Equation(s):
// \inst2|inst12|gen_rows:2:row_inst|gen_adder:4:add_inst|o_CarryOut~0_combout  = (\inst2|inst12|pp[3][4]~combout  & ((\inst2|inst12|gen_rows:2:row_inst|gen_adder:3:add_inst|o_CarryOut~0_combout ) # (\inst2|inst12|pp[2][5]~combout  $ 
// (\inst2|inst12|gen_rows:1:row_inst|gen_adder:5:add_inst|int_CarryOut1~combout )))) # (!\inst2|inst12|pp[3][4]~combout  & (\inst2|inst12|gen_rows:2:row_inst|gen_adder:3:add_inst|o_CarryOut~0_combout  & (\inst2|inst12|pp[2][5]~combout  $ 
// (\inst2|inst12|gen_rows:1:row_inst|gen_adder:5:add_inst|int_CarryOut1~combout ))))

	.dataa(\inst2|inst12|pp[2][5]~combout ),
	.datab(\inst2|inst12|pp[3][4]~combout ),
	.datac(\inst2|inst12|gen_rows:1:row_inst|gen_adder:5:add_inst|int_CarryOut1~combout ),
	.datad(\inst2|inst12|gen_rows:2:row_inst|gen_adder:3:add_inst|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:2:row_inst|gen_adder:4:add_inst|o_CarryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:2:row_inst|gen_adder:4:add_inst|o_CarryOut~0 .lut_mask = 16'hDE48;
defparam \inst2|inst12|gen_rows:2:row_inst|gen_adder:4:add_inst|o_CarryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y58_N2
cycloneive_lcell_comb \inst2|inst12|gen_rows:2:row_inst|gen_adder:5:add_inst|o_CarryOut~0 (
// Equation(s):
// \inst2|inst12|gen_rows:2:row_inst|gen_adder:5:add_inst|o_CarryOut~0_combout  = (\inst2|inst12|pp[3][5]~combout  & ((\inst2|inst12|gen_rows:2:row_inst|gen_adder:4:add_inst|o_CarryOut~0_combout ) # (\inst2|inst12|pp[2][6]~combout  $ 
// (\inst2|inst12|gen_rows:1:row_inst|gen_adder:6:add_inst|int_CarryOut1~combout )))) # (!\inst2|inst12|pp[3][5]~combout  & (\inst2|inst12|gen_rows:2:row_inst|gen_adder:4:add_inst|o_CarryOut~0_combout  & (\inst2|inst12|pp[2][6]~combout  $ 
// (\inst2|inst12|gen_rows:1:row_inst|gen_adder:6:add_inst|int_CarryOut1~combout ))))

	.dataa(\inst2|inst12|pp[2][6]~combout ),
	.datab(\inst2|inst12|pp[3][5]~combout ),
	.datac(\inst2|inst12|gen_rows:1:row_inst|gen_adder:6:add_inst|int_CarryOut1~combout ),
	.datad(\inst2|inst12|gen_rows:2:row_inst|gen_adder:4:add_inst|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:2:row_inst|gen_adder:5:add_inst|o_CarryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:2:row_inst|gen_adder:5:add_inst|o_CarryOut~0 .lut_mask = 16'hDE48;
defparam \inst2|inst12|gen_rows:2:row_inst|gen_adder:5:add_inst|o_CarryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y58_N24
cycloneive_lcell_comb \inst2|inst12|gen_rows:2:row_inst|gen_adder:6:add_inst|o_CarryOut~0 (
// Equation(s):
// \inst2|inst12|gen_rows:2:row_inst|gen_adder:6:add_inst|o_CarryOut~0_combout  = (\inst2|inst12|pp[3][6]~combout  & ((\inst2|inst12|gen_rows:2:row_inst|gen_adder:5:add_inst|o_CarryOut~0_combout ) # (\inst2|inst12|pp[2][7]~combout  $ 
// (\inst2|inst12|gen_rows:1:row_inst|gen_adder:7:add_inst|int_CarryOut1~0_combout )))) # (!\inst2|inst12|pp[3][6]~combout  & (\inst2|inst12|gen_rows:2:row_inst|gen_adder:5:add_inst|o_CarryOut~0_combout  & (\inst2|inst12|pp[2][7]~combout  $ 
// (\inst2|inst12|gen_rows:1:row_inst|gen_adder:7:add_inst|int_CarryOut1~0_combout ))))

	.dataa(\inst2|inst12|pp[3][6]~combout ),
	.datab(\inst2|inst12|pp[2][7]~combout ),
	.datac(\inst2|inst12|gen_rows:1:row_inst|gen_adder:7:add_inst|int_CarryOut1~0_combout ),
	.datad(\inst2|inst12|gen_rows:2:row_inst|gen_adder:5:add_inst|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:2:row_inst|gen_adder:6:add_inst|o_CarryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:2:row_inst|gen_adder:6:add_inst|o_CarryOut~0 .lut_mask = 16'hBE28;
defparam \inst2|inst12|gen_rows:2:row_inst|gen_adder:6:add_inst|o_CarryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y58_N10
cycloneive_lcell_comb \inst2|inst12|gen_rows:2:row_inst|gen_adder:7:add_inst|o_CarryOut~0 (
// Equation(s):
// \inst2|inst12|gen_rows:2:row_inst|gen_adder:7:add_inst|o_CarryOut~0_combout  = (\inst2|inst12|pp[3][7]~combout  & ((\inst2|inst12|gen_rows:2:row_inst|gen_adder:6:add_inst|o_CarryOut~0_combout ) # (\inst2|inst10|gen_reg:2:bit_inst|int_q~q  $ 
// (\inst2|inst12|gen_rows:1:row_inst|gen_adder:8:add_inst|int_CarryOut1~combout )))) # (!\inst2|inst12|pp[3][7]~combout  & (\inst2|inst12|gen_rows:2:row_inst|gen_adder:6:add_inst|o_CarryOut~0_combout  & (\inst2|inst10|gen_reg:2:bit_inst|int_q~q  $ 
// (\inst2|inst12|gen_rows:1:row_inst|gen_adder:8:add_inst|int_CarryOut1~combout ))))

	.dataa(\inst2|inst10|gen_reg:2:bit_inst|int_q~q ),
	.datab(\inst2|inst12|pp[3][7]~combout ),
	.datac(\inst2|inst12|gen_rows:1:row_inst|gen_adder:8:add_inst|int_CarryOut1~combout ),
	.datad(\inst2|inst12|gen_rows:2:row_inst|gen_adder:6:add_inst|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:2:row_inst|gen_adder:7:add_inst|o_CarryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:2:row_inst|gen_adder:7:add_inst|o_CarryOut~0 .lut_mask = 16'hDE48;
defparam \inst2|inst12|gen_rows:2:row_inst|gen_adder:7:add_inst|o_CarryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y58_N8
cycloneive_lcell_comb \inst2|inst12|gen_rows:2:row_inst|gen_adder:7:add_inst|int_CarryOut1 (
// Equation(s):
// \inst2|inst12|gen_rows:2:row_inst|gen_adder:7:add_inst|int_CarryOut1~combout  = \inst2|inst10|gen_reg:2:bit_inst|int_q~q  $ (\inst2|inst12|gen_rows:1:row_inst|gen_adder:8:add_inst|int_CarryOut1~combout  $ 
// (\inst2|inst12|gen_rows:2:row_inst|gen_adder:6:add_inst|o_CarryOut~0_combout ))

	.dataa(gnd),
	.datab(\inst2|inst10|gen_reg:2:bit_inst|int_q~q ),
	.datac(\inst2|inst12|gen_rows:1:row_inst|gen_adder:8:add_inst|int_CarryOut1~combout ),
	.datad(\inst2|inst12|gen_rows:2:row_inst|gen_adder:6:add_inst|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:2:row_inst|gen_adder:7:add_inst|int_CarryOut1~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:2:row_inst|gen_adder:7:add_inst|int_CarryOut1 .lut_mask = 16'hC33C;
defparam \inst2|inst12|gen_rows:2:row_inst|gen_adder:7:add_inst|int_CarryOut1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N10
cycloneive_lcell_comb \inst2|inst12|pp[3][6] (
// Equation(s):
// \inst2|inst12|pp[3][6]~combout  = (\inst2|inst11|gen_reg:6:bit_inst|int_q~q  & \inst2|inst10|gen_reg:3:bit_inst|int_q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|inst11|gen_reg:6:bit_inst|int_q~q ),
	.datad(\inst2|inst10|gen_reg:3:bit_inst|int_q~q ),
	.cin(gnd),
	.combout(\inst2|inst12|pp[3][6]~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|pp[3][6] .lut_mask = 16'hF000;
defparam \inst2|inst12|pp[3][6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y58_N0
cycloneive_lcell_comb \inst2|inst12|gen_rows:2:row_inst|gen_adder:6:add_inst|int_CarryOut1 (
// Equation(s):
// \inst2|inst12|gen_rows:2:row_inst|gen_adder:6:add_inst|int_CarryOut1~combout  = \inst2|inst12|gen_rows:1:row_inst|gen_adder:7:add_inst|int_CarryOut1~0_combout  $ (\inst2|inst12|gen_rows:2:row_inst|gen_adder:5:add_inst|o_CarryOut~0_combout  $ 
// (((\inst2|inst11|gen_reg:7:bit_inst|int_q~q  & \inst2|inst10|gen_reg:2:bit_inst|int_q~q ))))

	.dataa(\inst2|inst11|gen_reg:7:bit_inst|int_q~q ),
	.datab(\inst2|inst10|gen_reg:2:bit_inst|int_q~q ),
	.datac(\inst2|inst12|gen_rows:1:row_inst|gen_adder:7:add_inst|int_CarryOut1~0_combout ),
	.datad(\inst2|inst12|gen_rows:2:row_inst|gen_adder:5:add_inst|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:2:row_inst|gen_adder:6:add_inst|int_CarryOut1~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:2:row_inst|gen_adder:6:add_inst|int_CarryOut1 .lut_mask = 16'h8778;
defparam \inst2|inst12|gen_rows:2:row_inst|gen_adder:6:add_inst|int_CarryOut1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y58_N4
cycloneive_lcell_comb \inst2|inst12|gen_rows:2:row_inst|gen_adder:5:add_inst|int_CarryOut1 (
// Equation(s):
// \inst2|inst12|gen_rows:2:row_inst|gen_adder:5:add_inst|int_CarryOut1~combout  = \inst2|inst12|gen_rows:1:row_inst|gen_adder:6:add_inst|int_CarryOut1~combout  $ (\inst2|inst12|gen_rows:2:row_inst|gen_adder:4:add_inst|o_CarryOut~0_combout  $ 
// (((\inst2|inst10|gen_reg:2:bit_inst|int_q~q  & \inst2|inst11|gen_reg:6:bit_inst|int_q~q ))))

	.dataa(\inst2|inst10|gen_reg:2:bit_inst|int_q~q ),
	.datab(\inst2|inst11|gen_reg:6:bit_inst|int_q~q ),
	.datac(\inst2|inst12|gen_rows:1:row_inst|gen_adder:6:add_inst|int_CarryOut1~combout ),
	.datad(\inst2|inst12|gen_rows:2:row_inst|gen_adder:4:add_inst|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:2:row_inst|gen_adder:5:add_inst|int_CarryOut1~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:2:row_inst|gen_adder:5:add_inst|int_CarryOut1 .lut_mask = 16'h8778;
defparam \inst2|inst12|gen_rows:2:row_inst|gen_adder:5:add_inst|int_CarryOut1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y58_N14
cycloneive_lcell_comb \inst2|inst12|gen_rows:2:row_inst|gen_adder:4:add_inst|int_CarryOut1 (
// Equation(s):
// \inst2|inst12|gen_rows:2:row_inst|gen_adder:4:add_inst|int_CarryOut1~combout  = \inst2|inst12|gen_rows:1:row_inst|gen_adder:5:add_inst|int_CarryOut1~combout  $ (\inst2|inst12|gen_rows:2:row_inst|gen_adder:3:add_inst|o_CarryOut~0_combout  $ 
// (((\inst2|inst11|gen_reg:5:bit_inst|int_q~q  & \inst2|inst10|gen_reg:2:bit_inst|int_q~q ))))

	.dataa(\inst2|inst11|gen_reg:5:bit_inst|int_q~q ),
	.datab(\inst2|inst10|gen_reg:2:bit_inst|int_q~q ),
	.datac(\inst2|inst12|gen_rows:1:row_inst|gen_adder:5:add_inst|int_CarryOut1~combout ),
	.datad(\inst2|inst12|gen_rows:2:row_inst|gen_adder:3:add_inst|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:2:row_inst|gen_adder:4:add_inst|int_CarryOut1~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:2:row_inst|gen_adder:4:add_inst|int_CarryOut1 .lut_mask = 16'h8778;
defparam \inst2|inst12|gen_rows:2:row_inst|gen_adder:4:add_inst|int_CarryOut1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N4
cycloneive_lcell_comb \inst2|inst12|pp[3][3] (
// Equation(s):
// \inst2|inst12|pp[3][3]~combout  = (\inst2|inst11|gen_reg:3:bit_inst|int_q~q  & \inst2|inst10|gen_reg:3:bit_inst|int_q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|inst11|gen_reg:3:bit_inst|int_q~q ),
	.datad(\inst2|inst10|gen_reg:3:bit_inst|int_q~q ),
	.cin(gnd),
	.combout(\inst2|inst12|pp[3][3]~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|pp[3][3] .lut_mask = 16'hF000;
defparam \inst2|inst12|pp[3][3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N30
cycloneive_lcell_comb \inst2|inst12|pp[4][1] (
// Equation(s):
// \inst2|inst12|pp[4][1]~combout  = (\inst2|inst10|gen_reg:4:bit_inst|int_q~q  & \inst2|inst11|gen_reg:1:bit_inst|int_q~q )

	.dataa(gnd),
	.datab(\inst2|inst10|gen_reg:4:bit_inst|int_q~q ),
	.datac(gnd),
	.datad(\inst2|inst11|gen_reg:1:bit_inst|int_q~q ),
	.cin(gnd),
	.combout(\inst2|inst12|pp[4][1]~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|pp[4][1] .lut_mask = 16'hCC00;
defparam \inst2|inst12|pp[4][1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y58_N14
cycloneive_lcell_comb \inst2|inst12|gen_rows:2:row_inst|gen_adder:2:add_inst|o_Sum~0 (
// Equation(s):
// \inst2|inst12|gen_rows:2:row_inst|gen_adder:2:add_inst|o_Sum~0_combout  = \inst2|inst12|pp[2][3]~combout  $ (\inst2|inst12|pp[3][2]~combout  $ (\inst2|inst12|gen_rows:1:row_inst|gen_adder:3:add_inst|int_CarryOut1~combout  $ 
// (\inst2|inst12|gen_rows:2:row_inst|gen_adder:1:add_inst|o_CarryOut~0_combout )))

	.dataa(\inst2|inst12|pp[2][3]~combout ),
	.datab(\inst2|inst12|pp[3][2]~combout ),
	.datac(\inst2|inst12|gen_rows:1:row_inst|gen_adder:3:add_inst|int_CarryOut1~combout ),
	.datad(\inst2|inst12|gen_rows:2:row_inst|gen_adder:1:add_inst|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:2:row_inst|gen_adder:2:add_inst|o_Sum~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:2:row_inst|gen_adder:2:add_inst|o_Sum~0 .lut_mask = 16'h6996;
defparam \inst2|inst12|gen_rows:2:row_inst|gen_adder:2:add_inst|o_Sum~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y58_N28
cycloneive_lcell_comb \inst2|inst12|gen_rows:2:row_inst|gen_adder:1:add_inst|o_Sum (
// Equation(s):
// \inst2|inst12|gen_rows:2:row_inst|gen_adder:1:add_inst|o_Sum~combout  = \inst2|inst12|pp[3][1]~combout  $ (\inst2|inst12|gen_rows:1:row_inst|gen_adder:2:add_inst|o_Sum~combout  $ (((\inst2|inst12|pp[3][0]~combout  & 
// \inst2|inst12|gen_rows:1:row_inst|gen_adder:1:add_inst|o_Sum~combout ))))

	.dataa(\inst2|inst12|pp[3][1]~combout ),
	.datab(\inst2|inst12|pp[3][0]~combout ),
	.datac(\inst2|inst12|gen_rows:1:row_inst|gen_adder:1:add_inst|o_Sum~combout ),
	.datad(\inst2|inst12|gen_rows:1:row_inst|gen_adder:2:add_inst|o_Sum~combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:2:row_inst|gen_adder:1:add_inst|o_Sum~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:2:row_inst|gen_adder:1:add_inst|o_Sum .lut_mask = 16'h956A;
defparam \inst2|inst12|gen_rows:2:row_inst|gen_adder:1:add_inst|o_Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y58_N4
cycloneive_lcell_comb \inst2|inst12|gen_rows:3:row_inst|gen_adder:1:add_inst|o_CarryOut~0 (
// Equation(s):
// \inst2|inst12|gen_rows:3:row_inst|gen_adder:1:add_inst|o_CarryOut~0_combout  = (\inst2|inst12|pp[4][1]~combout  & ((\inst2|inst12|gen_rows:2:row_inst|gen_adder:2:add_inst|o_Sum~0_combout ) # ((\inst2|inst12|pp[4][0]~combout  & 
// \inst2|inst12|gen_rows:2:row_inst|gen_adder:1:add_inst|o_Sum~combout )))) # (!\inst2|inst12|pp[4][1]~combout  & (\inst2|inst12|pp[4][0]~combout  & (\inst2|inst12|gen_rows:2:row_inst|gen_adder:2:add_inst|o_Sum~0_combout  & 
// \inst2|inst12|gen_rows:2:row_inst|gen_adder:1:add_inst|o_Sum~combout )))

	.dataa(\inst2|inst12|pp[4][0]~combout ),
	.datab(\inst2|inst12|pp[4][1]~combout ),
	.datac(\inst2|inst12|gen_rows:2:row_inst|gen_adder:2:add_inst|o_Sum~0_combout ),
	.datad(\inst2|inst12|gen_rows:2:row_inst|gen_adder:1:add_inst|o_Sum~combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:3:row_inst|gen_adder:1:add_inst|o_CarryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:3:row_inst|gen_adder:1:add_inst|o_CarryOut~0 .lut_mask = 16'hE8C0;
defparam \inst2|inst12|gen_rows:3:row_inst|gen_adder:1:add_inst|o_CarryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y58_N0
cycloneive_lcell_comb \inst2|inst12|gen_rows:2:row_inst|gen_adder:3:add_inst|int_CarryOut1 (
// Equation(s):
// \inst2|inst12|gen_rows:2:row_inst|gen_adder:3:add_inst|int_CarryOut1~combout  = \inst2|inst12|gen_rows:2:row_inst|gen_adder:2:add_inst|o_CarryOut~0_combout  $ (\inst2|inst12|gen_rows:1:row_inst|gen_adder:4:add_inst|int_CarryOut1~combout  $ 
// (((\inst2|inst11|gen_reg:4:bit_inst|int_q~q  & \inst2|inst10|gen_reg:2:bit_inst|int_q~q ))))

	.dataa(\inst2|inst11|gen_reg:4:bit_inst|int_q~q ),
	.datab(\inst2|inst10|gen_reg:2:bit_inst|int_q~q ),
	.datac(\inst2|inst12|gen_rows:2:row_inst|gen_adder:2:add_inst|o_CarryOut~0_combout ),
	.datad(\inst2|inst12|gen_rows:1:row_inst|gen_adder:4:add_inst|int_CarryOut1~combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:2:row_inst|gen_adder:3:add_inst|int_CarryOut1~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:2:row_inst|gen_adder:3:add_inst|int_CarryOut1 .lut_mask = 16'h8778;
defparam \inst2|inst12|gen_rows:2:row_inst|gen_adder:3:add_inst|int_CarryOut1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y58_N30
cycloneive_lcell_comb \inst2|inst12|gen_rows:3:row_inst|gen_adder:2:add_inst|o_CarryOut~0 (
// Equation(s):
// \inst2|inst12|gen_rows:3:row_inst|gen_adder:2:add_inst|o_CarryOut~0_combout  = (\inst2|inst12|pp[4][2]~combout  & ((\inst2|inst12|gen_rows:3:row_inst|gen_adder:1:add_inst|o_CarryOut~0_combout ) # (\inst2|inst12|pp[3][3]~combout  $ 
// (\inst2|inst12|gen_rows:2:row_inst|gen_adder:3:add_inst|int_CarryOut1~combout )))) # (!\inst2|inst12|pp[4][2]~combout  & (\inst2|inst12|gen_rows:3:row_inst|gen_adder:1:add_inst|o_CarryOut~0_combout  & (\inst2|inst12|pp[3][3]~combout  $ 
// (\inst2|inst12|gen_rows:2:row_inst|gen_adder:3:add_inst|int_CarryOut1~combout ))))

	.dataa(\inst2|inst12|pp[4][2]~combout ),
	.datab(\inst2|inst12|pp[3][3]~combout ),
	.datac(\inst2|inst12|gen_rows:3:row_inst|gen_adder:1:add_inst|o_CarryOut~0_combout ),
	.datad(\inst2|inst12|gen_rows:2:row_inst|gen_adder:3:add_inst|int_CarryOut1~combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:3:row_inst|gen_adder:2:add_inst|o_CarryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:3:row_inst|gen_adder:2:add_inst|o_CarryOut~0 .lut_mask = 16'hB2E8;
defparam \inst2|inst12|gen_rows:3:row_inst|gen_adder:2:add_inst|o_CarryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y58_N24
cycloneive_lcell_comb \inst2|inst12|gen_rows:3:row_inst|gen_adder:3:add_inst|o_CarryOut~0 (
// Equation(s):
// \inst2|inst12|gen_rows:3:row_inst|gen_adder:3:add_inst|o_CarryOut~0_combout  = (\inst2|inst12|pp[4][3]~combout  & ((\inst2|inst12|gen_rows:3:row_inst|gen_adder:2:add_inst|o_CarryOut~0_combout ) # (\inst2|inst12|pp[3][4]~combout  $ 
// (\inst2|inst12|gen_rows:2:row_inst|gen_adder:4:add_inst|int_CarryOut1~combout )))) # (!\inst2|inst12|pp[4][3]~combout  & (\inst2|inst12|gen_rows:3:row_inst|gen_adder:2:add_inst|o_CarryOut~0_combout  & (\inst2|inst12|pp[3][4]~combout  $ 
// (\inst2|inst12|gen_rows:2:row_inst|gen_adder:4:add_inst|int_CarryOut1~combout ))))

	.dataa(\inst2|inst12|pp[4][3]~combout ),
	.datab(\inst2|inst12|pp[3][4]~combout ),
	.datac(\inst2|inst12|gen_rows:2:row_inst|gen_adder:4:add_inst|int_CarryOut1~combout ),
	.datad(\inst2|inst12|gen_rows:3:row_inst|gen_adder:2:add_inst|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:3:row_inst|gen_adder:3:add_inst|o_CarryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:3:row_inst|gen_adder:3:add_inst|o_CarryOut~0 .lut_mask = 16'hBE28;
defparam \inst2|inst12|gen_rows:3:row_inst|gen_adder:3:add_inst|o_CarryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y58_N10
cycloneive_lcell_comb \inst2|inst12|gen_rows:3:row_inst|gen_adder:4:add_inst|o_CarryOut~0 (
// Equation(s):
// \inst2|inst12|gen_rows:3:row_inst|gen_adder:4:add_inst|o_CarryOut~0_combout  = (\inst2|inst12|pp[4][4]~combout  & ((\inst2|inst12|gen_rows:3:row_inst|gen_adder:3:add_inst|o_CarryOut~0_combout ) # (\inst2|inst12|pp[3][5]~combout  $ 
// (\inst2|inst12|gen_rows:2:row_inst|gen_adder:5:add_inst|int_CarryOut1~combout )))) # (!\inst2|inst12|pp[4][4]~combout  & (\inst2|inst12|gen_rows:3:row_inst|gen_adder:3:add_inst|o_CarryOut~0_combout  & (\inst2|inst12|pp[3][5]~combout  $ 
// (\inst2|inst12|gen_rows:2:row_inst|gen_adder:5:add_inst|int_CarryOut1~combout ))))

	.dataa(\inst2|inst12|pp[4][4]~combout ),
	.datab(\inst2|inst12|pp[3][5]~combout ),
	.datac(\inst2|inst12|gen_rows:2:row_inst|gen_adder:5:add_inst|int_CarryOut1~combout ),
	.datad(\inst2|inst12|gen_rows:3:row_inst|gen_adder:3:add_inst|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:3:row_inst|gen_adder:4:add_inst|o_CarryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:3:row_inst|gen_adder:4:add_inst|o_CarryOut~0 .lut_mask = 16'hBE28;
defparam \inst2|inst12|gen_rows:3:row_inst|gen_adder:4:add_inst|o_CarryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y58_N10
cycloneive_lcell_comb \inst2|inst12|gen_rows:3:row_inst|gen_adder:5:add_inst|o_CarryOut~0 (
// Equation(s):
// \inst2|inst12|gen_rows:3:row_inst|gen_adder:5:add_inst|o_CarryOut~0_combout  = (\inst2|inst12|pp[4][5]~combout  & ((\inst2|inst12|gen_rows:3:row_inst|gen_adder:4:add_inst|o_CarryOut~0_combout ) # (\inst2|inst12|pp[3][6]~combout  $ 
// (\inst2|inst12|gen_rows:2:row_inst|gen_adder:6:add_inst|int_CarryOut1~combout )))) # (!\inst2|inst12|pp[4][5]~combout  & (\inst2|inst12|gen_rows:3:row_inst|gen_adder:4:add_inst|o_CarryOut~0_combout  & (\inst2|inst12|pp[3][6]~combout  $ 
// (\inst2|inst12|gen_rows:2:row_inst|gen_adder:6:add_inst|int_CarryOut1~combout ))))

	.dataa(\inst2|inst12|pp[4][5]~combout ),
	.datab(\inst2|inst12|pp[3][6]~combout ),
	.datac(\inst2|inst12|gen_rows:2:row_inst|gen_adder:6:add_inst|int_CarryOut1~combout ),
	.datad(\inst2|inst12|gen_rows:3:row_inst|gen_adder:4:add_inst|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:3:row_inst|gen_adder:5:add_inst|o_CarryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:3:row_inst|gen_adder:5:add_inst|o_CarryOut~0 .lut_mask = 16'hBE28;
defparam \inst2|inst12|gen_rows:3:row_inst|gen_adder:5:add_inst|o_CarryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y58_N24
cycloneive_lcell_comb \inst2|inst12|gen_rows:3:row_inst|gen_adder:6:add_inst|o_CarryOut~0 (
// Equation(s):
// \inst2|inst12|gen_rows:3:row_inst|gen_adder:6:add_inst|o_CarryOut~0_combout  = (\inst2|inst12|pp[4][6]~combout  & ((\inst2|inst12|gen_rows:3:row_inst|gen_adder:5:add_inst|o_CarryOut~0_combout ) # (\inst2|inst12|pp[3][7]~combout  $ 
// (\inst2|inst12|gen_rows:2:row_inst|gen_adder:7:add_inst|int_CarryOut1~combout )))) # (!\inst2|inst12|pp[4][6]~combout  & (\inst2|inst12|gen_rows:3:row_inst|gen_adder:5:add_inst|o_CarryOut~0_combout  & (\inst2|inst12|pp[3][7]~combout  $ 
// (\inst2|inst12|gen_rows:2:row_inst|gen_adder:7:add_inst|int_CarryOut1~combout ))))

	.dataa(\inst2|inst12|pp[4][6]~combout ),
	.datab(\inst2|inst12|pp[3][7]~combout ),
	.datac(\inst2|inst12|gen_rows:2:row_inst|gen_adder:7:add_inst|int_CarryOut1~combout ),
	.datad(\inst2|inst12|gen_rows:3:row_inst|gen_adder:5:add_inst|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:3:row_inst|gen_adder:6:add_inst|o_CarryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:3:row_inst|gen_adder:6:add_inst|o_CarryOut~0 .lut_mask = 16'hBE28;
defparam \inst2|inst12|gen_rows:3:row_inst|gen_adder:6:add_inst|o_CarryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y58_N14
cycloneive_lcell_comb \inst2|inst12|gen_rows:3:row_inst|gen_adder:7:add_inst|int_CarryOut1~2 (
// Equation(s):
// \inst2|inst12|gen_rows:3:row_inst|gen_adder:7:add_inst|int_CarryOut1~2_combout  = \inst2|inst12|gen_rows:1:row_inst|gen_adder:8:add_inst|o_CarryOut~0_combout  $ (\inst2|inst10|gen_reg:3:bit_inst|int_q~q  $ 
// (\inst2|inst12|gen_rows:2:row_inst|gen_adder:7:add_inst|o_CarryOut~0_combout  $ (\inst2|inst12|gen_rows:3:row_inst|gen_adder:6:add_inst|o_CarryOut~0_combout )))

	.dataa(\inst2|inst12|gen_rows:1:row_inst|gen_adder:8:add_inst|o_CarryOut~0_combout ),
	.datab(\inst2|inst10|gen_reg:3:bit_inst|int_q~q ),
	.datac(\inst2|inst12|gen_rows:2:row_inst|gen_adder:7:add_inst|o_CarryOut~0_combout ),
	.datad(\inst2|inst12|gen_rows:3:row_inst|gen_adder:6:add_inst|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:3:row_inst|gen_adder:7:add_inst|int_CarryOut1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:3:row_inst|gen_adder:7:add_inst|int_CarryOut1~2 .lut_mask = 16'h6996;
defparam \inst2|inst12|gen_rows:3:row_inst|gen_adder:7:add_inst|int_CarryOut1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N22
cycloneive_lcell_comb \inst2|inst12|pp[5][5] (
// Equation(s):
// \inst2|inst12|pp[5][5]~combout  = (\inst2|inst10|gen_reg:5:bit_inst|int_q~q  & \inst2|inst11|gen_reg:5:bit_inst|int_q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|inst10|gen_reg:5:bit_inst|int_q~q ),
	.datad(\inst2|inst11|gen_reg:5:bit_inst|int_q~q ),
	.cin(gnd),
	.combout(\inst2|inst12|pp[5][5]~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|pp[5][5] .lut_mask = 16'hF000;
defparam \inst2|inst12|pp[5][5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y58_N4
cycloneive_lcell_comb \inst2|inst12|gen_rows:3:row_inst|gen_adder:6:add_inst|int_CarryOut1 (
// Equation(s):
// \inst2|inst12|gen_rows:3:row_inst|gen_adder:6:add_inst|int_CarryOut1~combout  = \inst2|inst12|gen_rows:2:row_inst|gen_adder:7:add_inst|int_CarryOut1~combout  $ (\inst2|inst12|gen_rows:3:row_inst|gen_adder:5:add_inst|o_CarryOut~0_combout  $ 
// (((\inst2|inst10|gen_reg:3:bit_inst|int_q~q  & \inst2|inst11|gen_reg:7:bit_inst|int_q~q ))))

	.dataa(\inst2|inst10|gen_reg:3:bit_inst|int_q~q ),
	.datab(\inst2|inst11|gen_reg:7:bit_inst|int_q~q ),
	.datac(\inst2|inst12|gen_rows:2:row_inst|gen_adder:7:add_inst|int_CarryOut1~combout ),
	.datad(\inst2|inst12|gen_rows:3:row_inst|gen_adder:5:add_inst|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:3:row_inst|gen_adder:6:add_inst|int_CarryOut1~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:3:row_inst|gen_adder:6:add_inst|int_CarryOut1 .lut_mask = 16'h8778;
defparam \inst2|inst12|gen_rows:3:row_inst|gen_adder:6:add_inst|int_CarryOut1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N4
cycloneive_lcell_comb \inst2|inst12|pp[5][4] (
// Equation(s):
// \inst2|inst12|pp[5][4]~combout  = (\inst2|inst10|gen_reg:5:bit_inst|int_q~q  & \inst2|inst11|gen_reg:4:bit_inst|int_q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|inst10|gen_reg:5:bit_inst|int_q~q ),
	.datad(\inst2|inst11|gen_reg:4:bit_inst|int_q~q ),
	.cin(gnd),
	.combout(\inst2|inst12|pp[5][4]~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|pp[5][4] .lut_mask = 16'hF000;
defparam \inst2|inst12|pp[5][4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y58_N10
cycloneive_lcell_comb \inst2|inst12|pp[5][3] (
// Equation(s):
// \inst2|inst12|pp[5][3]~combout  = (\inst2|inst10|gen_reg:5:bit_inst|int_q~q  & \inst2|inst11|gen_reg:3:bit_inst|int_q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|inst10|gen_reg:5:bit_inst|int_q~q ),
	.datad(\inst2|inst11|gen_reg:3:bit_inst|int_q~q ),
	.cin(gnd),
	.combout(\inst2|inst12|pp[5][3]~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|pp[5][3] .lut_mask = 16'hF000;
defparam \inst2|inst12|pp[5][3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N2
cycloneive_lcell_comb \inst2|inst12|pp[4][3] (
// Equation(s):
// \inst2|inst12|pp[4][3]~combout  = (\inst2|inst11|gen_reg:3:bit_inst|int_q~q  & \inst2|inst10|gen_reg:4:bit_inst|int_q~q )

	.dataa(\inst2|inst11|gen_reg:3:bit_inst|int_q~q ),
	.datab(gnd),
	.datac(\inst2|inst10|gen_reg:4:bit_inst|int_q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|inst12|pp[4][3]~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|pp[4][3] .lut_mask = 16'hA0A0;
defparam \inst2|inst12|pp[4][3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N16
cycloneive_lcell_comb \inst2|inst12|pp[5][0] (
// Equation(s):
// \inst2|inst12|pp[5][0]~combout  = (\inst2|inst10|gen_reg:5:bit_inst|int_q~q  & \inst2|inst11|gen_reg:0:bit_inst|int_q~q )

	.dataa(gnd),
	.datab(\inst2|inst10|gen_reg:5:bit_inst|int_q~q ),
	.datac(gnd),
	.datad(\inst2|inst11|gen_reg:0:bit_inst|int_q~q ),
	.cin(gnd),
	.combout(\inst2|inst12|pp[5][0]~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|pp[5][0] .lut_mask = 16'hCC00;
defparam \inst2|inst12|pp[5][0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N18
cycloneive_lcell_comb \inst2|inst12|pp[5][1] (
// Equation(s):
// \inst2|inst12|pp[5][1]~combout  = (\inst2|inst10|gen_reg:5:bit_inst|int_q~q  & \inst2|inst11|gen_reg:1:bit_inst|int_q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|inst10|gen_reg:5:bit_inst|int_q~q ),
	.datad(\inst2|inst11|gen_reg:1:bit_inst|int_q~q ),
	.cin(gnd),
	.combout(\inst2|inst12|pp[5][1]~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|pp[5][1] .lut_mask = 16'hF000;
defparam \inst2|inst12|pp[5][1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y58_N18
cycloneive_lcell_comb \inst2|inst12|gen_rows:3:row_inst|gen_adder:2:add_inst|o_Sum (
// Equation(s):
// \inst2|inst12|gen_rows:3:row_inst|gen_adder:2:add_inst|o_Sum~combout  = \inst2|inst12|pp[4][2]~combout  $ (\inst2|inst12|pp[3][3]~combout  $ (\inst2|inst12|gen_rows:3:row_inst|gen_adder:1:add_inst|o_CarryOut~0_combout  $ 
// (\inst2|inst12|gen_rows:2:row_inst|gen_adder:3:add_inst|int_CarryOut1~combout )))

	.dataa(\inst2|inst12|pp[4][2]~combout ),
	.datab(\inst2|inst12|pp[3][3]~combout ),
	.datac(\inst2|inst12|gen_rows:3:row_inst|gen_adder:1:add_inst|o_CarryOut~0_combout ),
	.datad(\inst2|inst12|gen_rows:2:row_inst|gen_adder:3:add_inst|int_CarryOut1~combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:3:row_inst|gen_adder:2:add_inst|o_Sum~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:3:row_inst|gen_adder:2:add_inst|o_Sum .lut_mask = 16'h6996;
defparam \inst2|inst12|gen_rows:3:row_inst|gen_adder:2:add_inst|o_Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y58_N8
cycloneive_lcell_comb \inst2|inst12|gen_rows:4:row_inst|gen_adder:1:add_inst|o_CarryOut~0 (
// Equation(s):
// \inst2|inst12|gen_rows:4:row_inst|gen_adder:1:add_inst|o_CarryOut~0_combout  = (\inst2|inst12|pp[5][1]~combout  & ((\inst2|inst12|gen_rows:3:row_inst|gen_adder:2:add_inst|o_Sum~combout ) # 
// ((\inst2|inst12|gen_rows:3:row_inst|gen_adder:1:add_inst|o_Sum~combout  & \inst2|inst12|pp[5][0]~combout )))) # (!\inst2|inst12|pp[5][1]~combout  & (\inst2|inst12|gen_rows:3:row_inst|gen_adder:1:add_inst|o_Sum~combout  & (\inst2|inst12|pp[5][0]~combout  & 
// \inst2|inst12|gen_rows:3:row_inst|gen_adder:2:add_inst|o_Sum~combout )))

	.dataa(\inst2|inst12|gen_rows:3:row_inst|gen_adder:1:add_inst|o_Sum~combout ),
	.datab(\inst2|inst12|pp[5][0]~combout ),
	.datac(\inst2|inst12|pp[5][1]~combout ),
	.datad(\inst2|inst12|gen_rows:3:row_inst|gen_adder:2:add_inst|o_Sum~combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:4:row_inst|gen_adder:1:add_inst|o_CarryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:4:row_inst|gen_adder:1:add_inst|o_CarryOut~0 .lut_mask = 16'hF880;
defparam \inst2|inst12|gen_rows:4:row_inst|gen_adder:1:add_inst|o_CarryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y58_N2
cycloneive_lcell_comb \inst2|inst12|gen_rows:3:row_inst|gen_adder:3:add_inst|int_CarryOut1 (
// Equation(s):
// \inst2|inst12|gen_rows:3:row_inst|gen_adder:3:add_inst|int_CarryOut1~combout  = \inst2|inst12|gen_rows:3:row_inst|gen_adder:2:add_inst|o_CarryOut~0_combout  $ (\inst2|inst12|gen_rows:2:row_inst|gen_adder:4:add_inst|int_CarryOut1~combout  $ 
// (((\inst2|inst11|gen_reg:4:bit_inst|int_q~q  & \inst2|inst10|gen_reg:3:bit_inst|int_q~q ))))

	.dataa(\inst2|inst11|gen_reg:4:bit_inst|int_q~q ),
	.datab(\inst2|inst10|gen_reg:3:bit_inst|int_q~q ),
	.datac(\inst2|inst12|gen_rows:3:row_inst|gen_adder:2:add_inst|o_CarryOut~0_combout ),
	.datad(\inst2|inst12|gen_rows:2:row_inst|gen_adder:4:add_inst|int_CarryOut1~combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:3:row_inst|gen_adder:3:add_inst|int_CarryOut1~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:3:row_inst|gen_adder:3:add_inst|int_CarryOut1 .lut_mask = 16'h8778;
defparam \inst2|inst12|gen_rows:3:row_inst|gen_adder:3:add_inst|int_CarryOut1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y58_N26
cycloneive_lcell_comb \inst2|inst12|gen_rows:4:row_inst|gen_adder:2:add_inst|o_CarryOut~0 (
// Equation(s):
// \inst2|inst12|gen_rows:4:row_inst|gen_adder:2:add_inst|o_CarryOut~0_combout  = (\inst2|inst12|pp[5][2]~combout  & ((\inst2|inst12|gen_rows:4:row_inst|gen_adder:1:add_inst|o_CarryOut~0_combout ) # (\inst2|inst12|pp[4][3]~combout  $ 
// (\inst2|inst12|gen_rows:3:row_inst|gen_adder:3:add_inst|int_CarryOut1~combout )))) # (!\inst2|inst12|pp[5][2]~combout  & (\inst2|inst12|gen_rows:4:row_inst|gen_adder:1:add_inst|o_CarryOut~0_combout  & (\inst2|inst12|pp[4][3]~combout  $ 
// (\inst2|inst12|gen_rows:3:row_inst|gen_adder:3:add_inst|int_CarryOut1~combout ))))

	.dataa(\inst2|inst12|pp[5][2]~combout ),
	.datab(\inst2|inst12|pp[4][3]~combout ),
	.datac(\inst2|inst12|gen_rows:4:row_inst|gen_adder:1:add_inst|o_CarryOut~0_combout ),
	.datad(\inst2|inst12|gen_rows:3:row_inst|gen_adder:3:add_inst|int_CarryOut1~combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:4:row_inst|gen_adder:2:add_inst|o_CarryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:4:row_inst|gen_adder:2:add_inst|o_CarryOut~0 .lut_mask = 16'hB2E8;
defparam \inst2|inst12|gen_rows:4:row_inst|gen_adder:2:add_inst|o_CarryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y58_N0
cycloneive_lcell_comb \inst2|inst12|gen_rows:3:row_inst|gen_adder:4:add_inst|int_CarryOut1 (
// Equation(s):
// \inst2|inst12|gen_rows:3:row_inst|gen_adder:4:add_inst|int_CarryOut1~combout  = \inst2|inst12|gen_rows:2:row_inst|gen_adder:5:add_inst|int_CarryOut1~combout  $ (\inst2|inst12|gen_rows:3:row_inst|gen_adder:3:add_inst|o_CarryOut~0_combout  $ 
// (((\inst2|inst10|gen_reg:3:bit_inst|int_q~q  & \inst2|inst11|gen_reg:5:bit_inst|int_q~q ))))

	.dataa(\inst2|inst10|gen_reg:3:bit_inst|int_q~q ),
	.datab(\inst2|inst11|gen_reg:5:bit_inst|int_q~q ),
	.datac(\inst2|inst12|gen_rows:2:row_inst|gen_adder:5:add_inst|int_CarryOut1~combout ),
	.datad(\inst2|inst12|gen_rows:3:row_inst|gen_adder:3:add_inst|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:3:row_inst|gen_adder:4:add_inst|int_CarryOut1~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:3:row_inst|gen_adder:4:add_inst|int_CarryOut1 .lut_mask = 16'h8778;
defparam \inst2|inst12|gen_rows:3:row_inst|gen_adder:4:add_inst|int_CarryOut1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y58_N8
cycloneive_lcell_comb \inst2|inst12|gen_rows:4:row_inst|gen_adder:3:add_inst|o_CarryOut~0 (
// Equation(s):
// \inst2|inst12|gen_rows:4:row_inst|gen_adder:3:add_inst|o_CarryOut~0_combout  = (\inst2|inst12|pp[5][3]~combout  & ((\inst2|inst12|gen_rows:4:row_inst|gen_adder:2:add_inst|o_CarryOut~0_combout ) # (\inst2|inst12|pp[4][4]~combout  $ 
// (\inst2|inst12|gen_rows:3:row_inst|gen_adder:4:add_inst|int_CarryOut1~combout )))) # (!\inst2|inst12|pp[5][3]~combout  & (\inst2|inst12|gen_rows:4:row_inst|gen_adder:2:add_inst|o_CarryOut~0_combout  & (\inst2|inst12|pp[4][4]~combout  $ 
// (\inst2|inst12|gen_rows:3:row_inst|gen_adder:4:add_inst|int_CarryOut1~combout ))))

	.dataa(\inst2|inst12|pp[4][4]~combout ),
	.datab(\inst2|inst12|pp[5][3]~combout ),
	.datac(\inst2|inst12|gen_rows:4:row_inst|gen_adder:2:add_inst|o_CarryOut~0_combout ),
	.datad(\inst2|inst12|gen_rows:3:row_inst|gen_adder:4:add_inst|int_CarryOut1~combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:4:row_inst|gen_adder:3:add_inst|o_CarryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:4:row_inst|gen_adder:3:add_inst|o_CarryOut~0 .lut_mask = 16'hD4E8;
defparam \inst2|inst12|gen_rows:4:row_inst|gen_adder:3:add_inst|o_CarryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y58_N2
cycloneive_lcell_comb \inst2|inst12|gen_rows:3:row_inst|gen_adder:5:add_inst|int_CarryOut1 (
// Equation(s):
// \inst2|inst12|gen_rows:3:row_inst|gen_adder:5:add_inst|int_CarryOut1~combout  = \inst2|inst12|gen_rows:2:row_inst|gen_adder:6:add_inst|int_CarryOut1~combout  $ (\inst2|inst12|gen_rows:3:row_inst|gen_adder:4:add_inst|o_CarryOut~0_combout  $ 
// (((\inst2|inst10|gen_reg:3:bit_inst|int_q~q  & \inst2|inst11|gen_reg:6:bit_inst|int_q~q ))))

	.dataa(\inst2|inst10|gen_reg:3:bit_inst|int_q~q ),
	.datab(\inst2|inst11|gen_reg:6:bit_inst|int_q~q ),
	.datac(\inst2|inst12|gen_rows:2:row_inst|gen_adder:6:add_inst|int_CarryOut1~combout ),
	.datad(\inst2|inst12|gen_rows:3:row_inst|gen_adder:4:add_inst|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:3:row_inst|gen_adder:5:add_inst|int_CarryOut1~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:3:row_inst|gen_adder:5:add_inst|int_CarryOut1 .lut_mask = 16'h8778;
defparam \inst2|inst12|gen_rows:3:row_inst|gen_adder:5:add_inst|int_CarryOut1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y58_N14
cycloneive_lcell_comb \inst2|inst12|gen_rows:4:row_inst|gen_adder:4:add_inst|o_CarryOut~0 (
// Equation(s):
// \inst2|inst12|gen_rows:4:row_inst|gen_adder:4:add_inst|o_CarryOut~0_combout  = (\inst2|inst12|pp[5][4]~combout  & ((\inst2|inst12|gen_rows:4:row_inst|gen_adder:3:add_inst|o_CarryOut~0_combout ) # (\inst2|inst12|pp[4][5]~combout  $ 
// (\inst2|inst12|gen_rows:3:row_inst|gen_adder:5:add_inst|int_CarryOut1~combout )))) # (!\inst2|inst12|pp[5][4]~combout  & (\inst2|inst12|gen_rows:4:row_inst|gen_adder:3:add_inst|o_CarryOut~0_combout  & (\inst2|inst12|pp[4][5]~combout  $ 
// (\inst2|inst12|gen_rows:3:row_inst|gen_adder:5:add_inst|int_CarryOut1~combout ))))

	.dataa(\inst2|inst12|pp[4][5]~combout ),
	.datab(\inst2|inst12|pp[5][4]~combout ),
	.datac(\inst2|inst12|gen_rows:4:row_inst|gen_adder:3:add_inst|o_CarryOut~0_combout ),
	.datad(\inst2|inst12|gen_rows:3:row_inst|gen_adder:5:add_inst|int_CarryOut1~combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:4:row_inst|gen_adder:4:add_inst|o_CarryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:4:row_inst|gen_adder:4:add_inst|o_CarryOut~0 .lut_mask = 16'hD4E8;
defparam \inst2|inst12|gen_rows:4:row_inst|gen_adder:4:add_inst|o_CarryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y58_N2
cycloneive_lcell_comb \inst2|inst12|gen_rows:4:row_inst|gen_adder:5:add_inst|o_CarryOut~0 (
// Equation(s):
// \inst2|inst12|gen_rows:4:row_inst|gen_adder:5:add_inst|o_CarryOut~0_combout  = (\inst2|inst12|pp[5][5]~combout  & ((\inst2|inst12|gen_rows:4:row_inst|gen_adder:4:add_inst|o_CarryOut~0_combout ) # (\inst2|inst12|pp[4][6]~combout  $ 
// (\inst2|inst12|gen_rows:3:row_inst|gen_adder:6:add_inst|int_CarryOut1~combout )))) # (!\inst2|inst12|pp[5][5]~combout  & (\inst2|inst12|gen_rows:4:row_inst|gen_adder:4:add_inst|o_CarryOut~0_combout  & (\inst2|inst12|pp[4][6]~combout  $ 
// (\inst2|inst12|gen_rows:3:row_inst|gen_adder:6:add_inst|int_CarryOut1~combout ))))

	.dataa(\inst2|inst12|pp[4][6]~combout ),
	.datab(\inst2|inst12|pp[5][5]~combout ),
	.datac(\inst2|inst12|gen_rows:3:row_inst|gen_adder:6:add_inst|int_CarryOut1~combout ),
	.datad(\inst2|inst12|gen_rows:4:row_inst|gen_adder:4:add_inst|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:4:row_inst|gen_adder:5:add_inst|o_CarryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:4:row_inst|gen_adder:5:add_inst|o_CarryOut~0 .lut_mask = 16'hDE48;
defparam \inst2|inst12|gen_rows:4:row_inst|gen_adder:5:add_inst|o_CarryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y58_N16
cycloneive_lcell_comb \inst2|inst12|gen_rows:4:row_inst|gen_adder:6:add_inst|o_CarryOut~0 (
// Equation(s):
// \inst2|inst12|gen_rows:4:row_inst|gen_adder:6:add_inst|o_CarryOut~0_combout  = (\inst2|inst12|pp[5][6]~combout  & ((\inst2|inst12|gen_rows:4:row_inst|gen_adder:5:add_inst|o_CarryOut~0_combout ) # (\inst2|inst12|pp[4][7]~combout  $ 
// (\inst2|inst12|gen_rows:3:row_inst|gen_adder:7:add_inst|int_CarryOut1~2_combout )))) # (!\inst2|inst12|pp[5][6]~combout  & (\inst2|inst12|gen_rows:4:row_inst|gen_adder:5:add_inst|o_CarryOut~0_combout  & (\inst2|inst12|pp[4][7]~combout  $ 
// (\inst2|inst12|gen_rows:3:row_inst|gen_adder:7:add_inst|int_CarryOut1~2_combout ))))

	.dataa(\inst2|inst12|pp[4][7]~combout ),
	.datab(\inst2|inst12|pp[5][6]~combout ),
	.datac(\inst2|inst12|gen_rows:3:row_inst|gen_adder:7:add_inst|int_CarryOut1~2_combout ),
	.datad(\inst2|inst12|gen_rows:4:row_inst|gen_adder:5:add_inst|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:4:row_inst|gen_adder:6:add_inst|o_CarryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:4:row_inst|gen_adder:6:add_inst|o_CarryOut~0 .lut_mask = 16'hDE48;
defparam \inst2|inst12|gen_rows:4:row_inst|gen_adder:6:add_inst|o_CarryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y58_N12
cycloneive_lcell_comb \inst2|inst12|gen_rows:1:row_inst|gen_adder:7:add_inst|o_CarryOut~0 (
// Equation(s):
// \inst2|inst12|gen_rows:1:row_inst|gen_adder:7:add_inst|o_CarryOut~0_combout  = (\inst2|inst12|pp[2][7]~combout  & ((\inst2|inst12|gen_rows:1:row_inst|gen_adder:6:add_inst|o_CarryOut~0_combout ) # (\inst2|inst10|gen_reg:1:bit_inst|int_q~q  $ 
// (\inst2|inst12|row0|gen_adder:7:add_inst|o_CarryOut~0_combout )))) # (!\inst2|inst12|pp[2][7]~combout  & (\inst2|inst12|gen_rows:1:row_inst|gen_adder:6:add_inst|o_CarryOut~0_combout  & (\inst2|inst10|gen_reg:1:bit_inst|int_q~q  $ 
// (\inst2|inst12|row0|gen_adder:7:add_inst|o_CarryOut~0_combout ))))

	.dataa(\inst2|inst10|gen_reg:1:bit_inst|int_q~q ),
	.datab(\inst2|inst12|row0|gen_adder:7:add_inst|o_CarryOut~0_combout ),
	.datac(\inst2|inst12|pp[2][7]~combout ),
	.datad(\inst2|inst12|gen_rows:1:row_inst|gen_adder:6:add_inst|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:1:row_inst|gen_adder:7:add_inst|o_CarryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:1:row_inst|gen_adder:7:add_inst|o_CarryOut~0 .lut_mask = 16'hF660;
defparam \inst2|inst12|gen_rows:1:row_inst|gen_adder:7:add_inst|o_CarryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y58_N16
cycloneive_lcell_comb \inst2|inst12|gen_rows:1:row_inst|gen_adder:8:add_inst|o_CarryOut~0 (
// Equation(s):
// \inst2|inst12|gen_rows:1:row_inst|gen_adder:8:add_inst|o_CarryOut~0_combout  = (\inst2|inst10|gen_reg:2:bit_inst|int_q~q  & ((\inst2|inst12|gen_rows:1:row_inst|gen_adder:7:add_inst|o_CarryOut~0_combout ) # ((\inst2|inst10|gen_reg:1:bit_inst|int_q~q  & 
// \inst2|inst12|row0|gen_adder:7:add_inst|o_CarryOut~0_combout )))) # (!\inst2|inst10|gen_reg:2:bit_inst|int_q~q  & (\inst2|inst10|gen_reg:1:bit_inst|int_q~q  & (\inst2|inst12|row0|gen_adder:7:add_inst|o_CarryOut~0_combout  & 
// \inst2|inst12|gen_rows:1:row_inst|gen_adder:7:add_inst|o_CarryOut~0_combout )))

	.dataa(\inst2|inst10|gen_reg:1:bit_inst|int_q~q ),
	.datab(\inst2|inst12|row0|gen_adder:7:add_inst|o_CarryOut~0_combout ),
	.datac(\inst2|inst10|gen_reg:2:bit_inst|int_q~q ),
	.datad(\inst2|inst12|gen_rows:1:row_inst|gen_adder:7:add_inst|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:1:row_inst|gen_adder:8:add_inst|o_CarryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:1:row_inst|gen_adder:8:add_inst|o_CarryOut~0 .lut_mask = 16'hF880;
defparam \inst2|inst12|gen_rows:1:row_inst|gen_adder:8:add_inst|o_CarryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y58_N20
cycloneive_lcell_comb \inst2|inst12|gen_rows:2:row_inst|gen_adder:8:add_inst|int_CarryOut1 (
// Equation(s):
// \inst2|inst12|gen_rows:2:row_inst|gen_adder:8:add_inst|int_CarryOut1~combout  = \inst2|inst12|gen_rows:1:row_inst|gen_adder:8:add_inst|o_CarryOut~0_combout  $ (\inst2|inst12|gen_rows:2:row_inst|gen_adder:7:add_inst|o_CarryOut~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|inst12|gen_rows:1:row_inst|gen_adder:8:add_inst|o_CarryOut~0_combout ),
	.datad(\inst2|inst12|gen_rows:2:row_inst|gen_adder:7:add_inst|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:2:row_inst|gen_adder:8:add_inst|int_CarryOut1~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:2:row_inst|gen_adder:8:add_inst|int_CarryOut1 .lut_mask = 16'h0FF0;
defparam \inst2|inst12|gen_rows:2:row_inst|gen_adder:8:add_inst|int_CarryOut1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N2
cycloneive_lcell_comb \inst2|inst12|pp[4][7] (
// Equation(s):
// \inst2|inst12|pp[4][7]~combout  = (\inst2|inst10|gen_reg:4:bit_inst|int_q~q  & \inst2|inst11|gen_reg:7:bit_inst|int_q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|inst10|gen_reg:4:bit_inst|int_q~q ),
	.datad(\inst2|inst11|gen_reg:7:bit_inst|int_q~q ),
	.cin(gnd),
	.combout(\inst2|inst12|pp[4][7]~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|pp[4][7] .lut_mask = 16'hF000;
defparam \inst2|inst12|pp[4][7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y58_N18
cycloneive_lcell_comb \inst2|inst12|gen_rows:3:row_inst|gen_adder:7:add_inst|o_CarryOut~0 (
// Equation(s):
// \inst2|inst12|gen_rows:3:row_inst|gen_adder:7:add_inst|o_CarryOut~0_combout  = (\inst2|inst12|pp[4][7]~combout  & ((\inst2|inst12|gen_rows:3:row_inst|gen_adder:6:add_inst|o_CarryOut~0_combout ) # (\inst2|inst10|gen_reg:3:bit_inst|int_q~q  $ 
// (\inst2|inst12|gen_rows:2:row_inst|gen_adder:8:add_inst|int_CarryOut1~combout )))) # (!\inst2|inst12|pp[4][7]~combout  & (\inst2|inst12|gen_rows:3:row_inst|gen_adder:6:add_inst|o_CarryOut~0_combout  & (\inst2|inst10|gen_reg:3:bit_inst|int_q~q  $ 
// (\inst2|inst12|gen_rows:2:row_inst|gen_adder:8:add_inst|int_CarryOut1~combout ))))

	.dataa(\inst2|inst10|gen_reg:3:bit_inst|int_q~q ),
	.datab(\inst2|inst12|gen_rows:2:row_inst|gen_adder:8:add_inst|int_CarryOut1~combout ),
	.datac(\inst2|inst12|pp[4][7]~combout ),
	.datad(\inst2|inst12|gen_rows:3:row_inst|gen_adder:6:add_inst|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:3:row_inst|gen_adder:7:add_inst|o_CarryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:3:row_inst|gen_adder:7:add_inst|o_CarryOut~0 .lut_mask = 16'hF660;
defparam \inst2|inst12|gen_rows:3:row_inst|gen_adder:7:add_inst|o_CarryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y58_N28
cycloneive_lcell_comb \inst2|inst12|gen_rows:3:row_inst|gen_adder:8:add_inst|int_CarryOut1 (
// Equation(s):
// \inst2|inst12|gen_rows:3:row_inst|gen_adder:8:add_inst|int_CarryOut1~combout  = \inst2|inst12|gen_rows:3:row_inst|gen_adder:7:add_inst|o_CarryOut~0_combout  $ (((\inst2|inst10|gen_reg:3:bit_inst|int_q~q  & 
// ((\inst2|inst12|gen_rows:2:row_inst|gen_adder:7:add_inst|o_CarryOut~0_combout ) # (\inst2|inst12|gen_rows:1:row_inst|gen_adder:8:add_inst|o_CarryOut~0_combout ))) # (!\inst2|inst10|gen_reg:3:bit_inst|int_q~q  & 
// (\inst2|inst12|gen_rows:2:row_inst|gen_adder:7:add_inst|o_CarryOut~0_combout  & \inst2|inst12|gen_rows:1:row_inst|gen_adder:8:add_inst|o_CarryOut~0_combout ))))

	.dataa(\inst2|inst10|gen_reg:3:bit_inst|int_q~q ),
	.datab(\inst2|inst12|gen_rows:2:row_inst|gen_adder:7:add_inst|o_CarryOut~0_combout ),
	.datac(\inst2|inst12|gen_rows:1:row_inst|gen_adder:8:add_inst|o_CarryOut~0_combout ),
	.datad(\inst2|inst12|gen_rows:3:row_inst|gen_adder:7:add_inst|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:3:row_inst|gen_adder:8:add_inst|int_CarryOut1~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:3:row_inst|gen_adder:8:add_inst|int_CarryOut1 .lut_mask = 16'h17E8;
defparam \inst2|inst12|gen_rows:3:row_inst|gen_adder:8:add_inst|int_CarryOut1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y58_N22
cycloneive_lcell_comb \inst2|inst12|gen_rows:4:row_inst|gen_adder:7:add_inst|int_CarryOut1 (
// Equation(s):
// \inst2|inst12|gen_rows:4:row_inst|gen_adder:7:add_inst|int_CarryOut1~combout  = \inst2|inst10|gen_reg:4:bit_inst|int_q~q  $ (\inst2|inst12|gen_rows:4:row_inst|gen_adder:6:add_inst|o_CarryOut~0_combout  $ 
// (\inst2|inst12|gen_rows:3:row_inst|gen_adder:8:add_inst|int_CarryOut1~combout ))

	.dataa(gnd),
	.datab(\inst2|inst10|gen_reg:4:bit_inst|int_q~q ),
	.datac(\inst2|inst12|gen_rows:4:row_inst|gen_adder:6:add_inst|o_CarryOut~0_combout ),
	.datad(\inst2|inst12|gen_rows:3:row_inst|gen_adder:8:add_inst|int_CarryOut1~combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:4:row_inst|gen_adder:7:add_inst|int_CarryOut1~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:4:row_inst|gen_adder:7:add_inst|int_CarryOut1 .lut_mask = 16'hC33C;
defparam \inst2|inst12|gen_rows:4:row_inst|gen_adder:7:add_inst|int_CarryOut1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y58_N30
cycloneive_lcell_comb \inst2|inst12|gen_rows:4:row_inst|gen_adder:6:add_inst|int_CarryOut1 (
// Equation(s):
// \inst2|inst12|gen_rows:4:row_inst|gen_adder:6:add_inst|int_CarryOut1~combout  = \inst2|inst12|gen_rows:3:row_inst|gen_adder:7:add_inst|int_CarryOut1~2_combout  $ (\inst2|inst12|gen_rows:4:row_inst|gen_adder:5:add_inst|o_CarryOut~0_combout  $ 
// (((\inst2|inst10|gen_reg:4:bit_inst|int_q~q  & \inst2|inst11|gen_reg:7:bit_inst|int_q~q ))))

	.dataa(\inst2|inst10|gen_reg:4:bit_inst|int_q~q ),
	.datab(\inst2|inst11|gen_reg:7:bit_inst|int_q~q ),
	.datac(\inst2|inst12|gen_rows:3:row_inst|gen_adder:7:add_inst|int_CarryOut1~2_combout ),
	.datad(\inst2|inst12|gen_rows:4:row_inst|gen_adder:5:add_inst|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:4:row_inst|gen_adder:6:add_inst|int_CarryOut1~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:4:row_inst|gen_adder:6:add_inst|int_CarryOut1 .lut_mask = 16'h8778;
defparam \inst2|inst12|gen_rows:4:row_inst|gen_adder:6:add_inst|int_CarryOut1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y58_N30
cycloneive_lcell_comb \inst2|inst12|gen_rows:4:row_inst|gen_adder:4:add_inst|int_CarryOut1 (
// Equation(s):
// \inst2|inst12|gen_rows:4:row_inst|gen_adder:4:add_inst|int_CarryOut1~combout  = \inst2|inst12|gen_rows:4:row_inst|gen_adder:3:add_inst|o_CarryOut~0_combout  $ (\inst2|inst12|gen_rows:3:row_inst|gen_adder:5:add_inst|int_CarryOut1~combout  $ 
// (((\inst2|inst10|gen_reg:4:bit_inst|int_q~q  & \inst2|inst11|gen_reg:5:bit_inst|int_q~q ))))

	.dataa(\inst2|inst10|gen_reg:4:bit_inst|int_q~q ),
	.datab(\inst2|inst11|gen_reg:5:bit_inst|int_q~q ),
	.datac(\inst2|inst12|gen_rows:4:row_inst|gen_adder:3:add_inst|o_CarryOut~0_combout ),
	.datad(\inst2|inst12|gen_rows:3:row_inst|gen_adder:5:add_inst|int_CarryOut1~combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:4:row_inst|gen_adder:4:add_inst|int_CarryOut1~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:4:row_inst|gen_adder:4:add_inst|int_CarryOut1 .lut_mask = 16'h8778;
defparam \inst2|inst12|gen_rows:4:row_inst|gen_adder:4:add_inst|int_CarryOut1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y58_N6
cycloneive_lcell_comb \inst2|inst12|pp[6][2] (
// Equation(s):
// \inst2|inst12|pp[6][2]~combout  = (\inst2|inst11|gen_reg:2:bit_inst|int_q~q  & \inst2|inst10|gen_reg:6:bit_inst|int_q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|inst11|gen_reg:2:bit_inst|int_q~q ),
	.datad(\inst2|inst10|gen_reg:6:bit_inst|int_q~q ),
	.cin(gnd),
	.combout(\inst2|inst12|pp[6][2]~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|pp[6][2] .lut_mask = 16'hF000;
defparam \inst2|inst12|pp[6][2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y58_N20
cycloneive_lcell_comb \inst2|inst12|gen_rows:4:row_inst|gen_adder:1:add_inst|o_Sum (
// Equation(s):
// \inst2|inst12|gen_rows:4:row_inst|gen_adder:1:add_inst|o_Sum~combout  = \inst2|inst12|pp[5][1]~combout  $ (\inst2|inst12|gen_rows:3:row_inst|gen_adder:2:add_inst|o_Sum~combout  $ (((\inst2|inst12|gen_rows:3:row_inst|gen_adder:1:add_inst|o_Sum~combout  & 
// \inst2|inst12|pp[5][0]~combout ))))

	.dataa(\inst2|inst12|gen_rows:3:row_inst|gen_adder:1:add_inst|o_Sum~combout ),
	.datab(\inst2|inst12|pp[5][0]~combout ),
	.datac(\inst2|inst12|pp[5][1]~combout ),
	.datad(\inst2|inst12|gen_rows:3:row_inst|gen_adder:2:add_inst|o_Sum~combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:4:row_inst|gen_adder:1:add_inst|o_Sum~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:4:row_inst|gen_adder:1:add_inst|o_Sum .lut_mask = 16'h8778;
defparam \inst2|inst12|gen_rows:4:row_inst|gen_adder:1:add_inst|o_Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N12
cycloneive_lcell_comb \inst2|inst12|pp[6][0] (
// Equation(s):
// \inst2|inst12|pp[6][0]~combout  = (\inst2|inst11|gen_reg:0:bit_inst|int_q~q  & \inst2|inst10|gen_reg:6:bit_inst|int_q~q )

	.dataa(\inst2|inst11|gen_reg:0:bit_inst|int_q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|inst10|gen_reg:6:bit_inst|int_q~q ),
	.cin(gnd),
	.combout(\inst2|inst12|pp[6][0]~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|pp[6][0] .lut_mask = 16'hAA00;
defparam \inst2|inst12|pp[6][0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y58_N10
cycloneive_lcell_comb \inst2|inst12|gen_rows:4:row_inst|gen_adder:2:add_inst|o_Sum (
// Equation(s):
// \inst2|inst12|gen_rows:4:row_inst|gen_adder:2:add_inst|o_Sum~combout  = \inst2|inst12|pp[5][2]~combout  $ (\inst2|inst12|pp[4][3]~combout  $ (\inst2|inst12|gen_rows:4:row_inst|gen_adder:1:add_inst|o_CarryOut~0_combout  $ 
// (\inst2|inst12|gen_rows:3:row_inst|gen_adder:3:add_inst|int_CarryOut1~combout )))

	.dataa(\inst2|inst12|pp[5][2]~combout ),
	.datab(\inst2|inst12|pp[4][3]~combout ),
	.datac(\inst2|inst12|gen_rows:4:row_inst|gen_adder:1:add_inst|o_CarryOut~0_combout ),
	.datad(\inst2|inst12|gen_rows:3:row_inst|gen_adder:3:add_inst|int_CarryOut1~combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:4:row_inst|gen_adder:2:add_inst|o_Sum~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:4:row_inst|gen_adder:2:add_inst|o_Sum .lut_mask = 16'h6996;
defparam \inst2|inst12|gen_rows:4:row_inst|gen_adder:2:add_inst|o_Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y58_N16
cycloneive_lcell_comb \inst2|inst12|gen_rows:5:row_inst|gen_adder:1:add_inst|o_CarryOut~0 (
// Equation(s):
// \inst2|inst12|gen_rows:5:row_inst|gen_adder:1:add_inst|o_CarryOut~0_combout  = (\inst2|inst12|pp[6][1]~combout  & ((\inst2|inst12|gen_rows:4:row_inst|gen_adder:2:add_inst|o_Sum~combout ) # 
// ((\inst2|inst12|gen_rows:4:row_inst|gen_adder:1:add_inst|o_Sum~combout  & \inst2|inst12|pp[6][0]~combout )))) # (!\inst2|inst12|pp[6][1]~combout  & (\inst2|inst12|gen_rows:4:row_inst|gen_adder:1:add_inst|o_Sum~combout  & (\inst2|inst12|pp[6][0]~combout  & 
// \inst2|inst12|gen_rows:4:row_inst|gen_adder:2:add_inst|o_Sum~combout )))

	.dataa(\inst2|inst12|pp[6][1]~combout ),
	.datab(\inst2|inst12|gen_rows:4:row_inst|gen_adder:1:add_inst|o_Sum~combout ),
	.datac(\inst2|inst12|pp[6][0]~combout ),
	.datad(\inst2|inst12|gen_rows:4:row_inst|gen_adder:2:add_inst|o_Sum~combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:5:row_inst|gen_adder:1:add_inst|o_CarryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:5:row_inst|gen_adder:1:add_inst|o_CarryOut~0 .lut_mask = 16'hEA80;
defparam \inst2|inst12|gen_rows:5:row_inst|gen_adder:1:add_inst|o_CarryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y58_N28
cycloneive_lcell_comb \inst2|inst12|gen_rows:4:row_inst|gen_adder:3:add_inst|int_CarryOut1 (
// Equation(s):
// \inst2|inst12|gen_rows:4:row_inst|gen_adder:3:add_inst|int_CarryOut1~combout  = \inst2|inst12|gen_rows:4:row_inst|gen_adder:2:add_inst|o_CarryOut~0_combout  $ (\inst2|inst12|gen_rows:3:row_inst|gen_adder:4:add_inst|int_CarryOut1~combout  $ 
// (((\inst2|inst11|gen_reg:4:bit_inst|int_q~q  & \inst2|inst10|gen_reg:4:bit_inst|int_q~q ))))

	.dataa(\inst2|inst11|gen_reg:4:bit_inst|int_q~q ),
	.datab(\inst2|inst10|gen_reg:4:bit_inst|int_q~q ),
	.datac(\inst2|inst12|gen_rows:4:row_inst|gen_adder:2:add_inst|o_CarryOut~0_combout ),
	.datad(\inst2|inst12|gen_rows:3:row_inst|gen_adder:4:add_inst|int_CarryOut1~combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:4:row_inst|gen_adder:3:add_inst|int_CarryOut1~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:4:row_inst|gen_adder:3:add_inst|int_CarryOut1 .lut_mask = 16'h8778;
defparam \inst2|inst12|gen_rows:4:row_inst|gen_adder:3:add_inst|int_CarryOut1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y58_N12
cycloneive_lcell_comb \inst2|inst12|gen_rows:5:row_inst|gen_adder:2:add_inst|o_CarryOut~0 (
// Equation(s):
// \inst2|inst12|gen_rows:5:row_inst|gen_adder:2:add_inst|o_CarryOut~0_combout  = (\inst2|inst12|pp[6][2]~combout  & ((\inst2|inst12|gen_rows:5:row_inst|gen_adder:1:add_inst|o_CarryOut~0_combout ) # (\inst2|inst12|pp[5][3]~combout  $ 
// (\inst2|inst12|gen_rows:4:row_inst|gen_adder:3:add_inst|int_CarryOut1~combout )))) # (!\inst2|inst12|pp[6][2]~combout  & (\inst2|inst12|gen_rows:5:row_inst|gen_adder:1:add_inst|o_CarryOut~0_combout  & (\inst2|inst12|pp[5][3]~combout  $ 
// (\inst2|inst12|gen_rows:4:row_inst|gen_adder:3:add_inst|int_CarryOut1~combout ))))

	.dataa(\inst2|inst12|pp[5][3]~combout ),
	.datab(\inst2|inst12|pp[6][2]~combout ),
	.datac(\inst2|inst12|gen_rows:5:row_inst|gen_adder:1:add_inst|o_CarryOut~0_combout ),
	.datad(\inst2|inst12|gen_rows:4:row_inst|gen_adder:3:add_inst|int_CarryOut1~combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:5:row_inst|gen_adder:2:add_inst|o_CarryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:5:row_inst|gen_adder:2:add_inst|o_CarryOut~0 .lut_mask = 16'hD4E8;
defparam \inst2|inst12|gen_rows:5:row_inst|gen_adder:2:add_inst|o_CarryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y58_N26
cycloneive_lcell_comb \inst2|inst12|gen_rows:5:row_inst|gen_adder:3:add_inst|o_CarryOut~0 (
// Equation(s):
// \inst2|inst12|gen_rows:5:row_inst|gen_adder:3:add_inst|o_CarryOut~0_combout  = (\inst2|inst12|pp[6][3]~combout  & ((\inst2|inst12|gen_rows:5:row_inst|gen_adder:2:add_inst|o_CarryOut~0_combout ) # (\inst2|inst12|pp[5][4]~combout  $ 
// (\inst2|inst12|gen_rows:4:row_inst|gen_adder:4:add_inst|int_CarryOut1~combout )))) # (!\inst2|inst12|pp[6][3]~combout  & (\inst2|inst12|gen_rows:5:row_inst|gen_adder:2:add_inst|o_CarryOut~0_combout  & (\inst2|inst12|pp[5][4]~combout  $ 
// (\inst2|inst12|gen_rows:4:row_inst|gen_adder:4:add_inst|int_CarryOut1~combout ))))

	.dataa(\inst2|inst12|pp[6][3]~combout ),
	.datab(\inst2|inst12|pp[5][4]~combout ),
	.datac(\inst2|inst12|gen_rows:4:row_inst|gen_adder:4:add_inst|int_CarryOut1~combout ),
	.datad(\inst2|inst12|gen_rows:5:row_inst|gen_adder:2:add_inst|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:5:row_inst|gen_adder:3:add_inst|o_CarryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:5:row_inst|gen_adder:3:add_inst|o_CarryOut~0 .lut_mask = 16'hBE28;
defparam \inst2|inst12|gen_rows:5:row_inst|gen_adder:3:add_inst|o_CarryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y58_N28
cycloneive_lcell_comb \inst2|inst12|gen_rows:4:row_inst|gen_adder:5:add_inst|int_CarryOut1 (
// Equation(s):
// \inst2|inst12|gen_rows:4:row_inst|gen_adder:5:add_inst|int_CarryOut1~combout  = \inst2|inst12|gen_rows:3:row_inst|gen_adder:6:add_inst|int_CarryOut1~combout  $ (\inst2|inst12|gen_rows:4:row_inst|gen_adder:4:add_inst|o_CarryOut~0_combout  $ 
// (((\inst2|inst10|gen_reg:4:bit_inst|int_q~q  & \inst2|inst11|gen_reg:6:bit_inst|int_q~q ))))

	.dataa(\inst2|inst10|gen_reg:4:bit_inst|int_q~q ),
	.datab(\inst2|inst11|gen_reg:6:bit_inst|int_q~q ),
	.datac(\inst2|inst12|gen_rows:3:row_inst|gen_adder:6:add_inst|int_CarryOut1~combout ),
	.datad(\inst2|inst12|gen_rows:4:row_inst|gen_adder:4:add_inst|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:4:row_inst|gen_adder:5:add_inst|int_CarryOut1~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:4:row_inst|gen_adder:5:add_inst|int_CarryOut1 .lut_mask = 16'h8778;
defparam \inst2|inst12|gen_rows:4:row_inst|gen_adder:5:add_inst|int_CarryOut1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y58_N18
cycloneive_lcell_comb \inst2|inst12|gen_rows:5:row_inst|gen_adder:4:add_inst|o_CarryOut~0 (
// Equation(s):
// \inst2|inst12|gen_rows:5:row_inst|gen_adder:4:add_inst|o_CarryOut~0_combout  = (\inst2|inst12|pp[6][4]~combout  & ((\inst2|inst12|gen_rows:5:row_inst|gen_adder:3:add_inst|o_CarryOut~0_combout ) # (\inst2|inst12|pp[5][5]~combout  $ 
// (\inst2|inst12|gen_rows:4:row_inst|gen_adder:5:add_inst|int_CarryOut1~combout )))) # (!\inst2|inst12|pp[6][4]~combout  & (\inst2|inst12|gen_rows:5:row_inst|gen_adder:3:add_inst|o_CarryOut~0_combout  & (\inst2|inst12|pp[5][5]~combout  $ 
// (\inst2|inst12|gen_rows:4:row_inst|gen_adder:5:add_inst|int_CarryOut1~combout ))))

	.dataa(\inst2|inst12|pp[6][4]~combout ),
	.datab(\inst2|inst12|pp[5][5]~combout ),
	.datac(\inst2|inst12|gen_rows:5:row_inst|gen_adder:3:add_inst|o_CarryOut~0_combout ),
	.datad(\inst2|inst12|gen_rows:4:row_inst|gen_adder:5:add_inst|int_CarryOut1~combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:5:row_inst|gen_adder:4:add_inst|o_CarryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:5:row_inst|gen_adder:4:add_inst|o_CarryOut~0 .lut_mask = 16'hB2E8;
defparam \inst2|inst12|gen_rows:5:row_inst|gen_adder:4:add_inst|o_CarryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y58_N12
cycloneive_lcell_comb \inst2|inst12|gen_rows:5:row_inst|gen_adder:5:add_inst|o_CarryOut~0 (
// Equation(s):
// \inst2|inst12|gen_rows:5:row_inst|gen_adder:5:add_inst|o_CarryOut~0_combout  = (\inst2|inst12|pp[6][5]~combout  & ((\inst2|inst12|gen_rows:5:row_inst|gen_adder:4:add_inst|o_CarryOut~0_combout ) # (\inst2|inst12|pp[5][6]~combout  $ 
// (\inst2|inst12|gen_rows:4:row_inst|gen_adder:6:add_inst|int_CarryOut1~combout )))) # (!\inst2|inst12|pp[6][5]~combout  & (\inst2|inst12|gen_rows:5:row_inst|gen_adder:4:add_inst|o_CarryOut~0_combout  & (\inst2|inst12|pp[5][6]~combout  $ 
// (\inst2|inst12|gen_rows:4:row_inst|gen_adder:6:add_inst|int_CarryOut1~combout ))))

	.dataa(\inst2|inst12|pp[6][5]~combout ),
	.datab(\inst2|inst12|pp[5][6]~combout ),
	.datac(\inst2|inst12|gen_rows:4:row_inst|gen_adder:6:add_inst|int_CarryOut1~combout ),
	.datad(\inst2|inst12|gen_rows:5:row_inst|gen_adder:4:add_inst|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:5:row_inst|gen_adder:5:add_inst|o_CarryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:5:row_inst|gen_adder:5:add_inst|o_CarryOut~0 .lut_mask = 16'hBE28;
defparam \inst2|inst12|gen_rows:5:row_inst|gen_adder:5:add_inst|o_CarryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y58_N8
cycloneive_lcell_comb \inst2|inst12|gen_rows:5:row_inst|gen_adder:6:add_inst|o_CarryOut~0 (
// Equation(s):
// \inst2|inst12|gen_rows:5:row_inst|gen_adder:6:add_inst|o_CarryOut~0_combout  = (\inst2|inst12|pp[6][6]~combout  & ((\inst2|inst12|gen_rows:5:row_inst|gen_adder:5:add_inst|o_CarryOut~0_combout ) # (\inst2|inst12|pp[5][7]~combout  $ 
// (\inst2|inst12|gen_rows:4:row_inst|gen_adder:7:add_inst|int_CarryOut1~combout )))) # (!\inst2|inst12|pp[6][6]~combout  & (\inst2|inst12|gen_rows:5:row_inst|gen_adder:5:add_inst|o_CarryOut~0_combout  & (\inst2|inst12|pp[5][7]~combout  $ 
// (\inst2|inst12|gen_rows:4:row_inst|gen_adder:7:add_inst|int_CarryOut1~combout ))))

	.dataa(\inst2|inst12|pp[5][7]~combout ),
	.datab(\inst2|inst12|pp[6][6]~combout ),
	.datac(\inst2|inst12|gen_rows:4:row_inst|gen_adder:7:add_inst|int_CarryOut1~combout ),
	.datad(\inst2|inst12|gen_rows:5:row_inst|gen_adder:5:add_inst|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:5:row_inst|gen_adder:6:add_inst|o_CarryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:5:row_inst|gen_adder:6:add_inst|o_CarryOut~0 .lut_mask = 16'hDE48;
defparam \inst2|inst12|gen_rows:5:row_inst|gen_adder:6:add_inst|o_CarryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y58_N12
cycloneive_lcell_comb \inst2|inst12|pp[5][7] (
// Equation(s):
// \inst2|inst12|pp[5][7]~combout  = (\inst2|inst10|gen_reg:5:bit_inst|int_q~q  & \inst2|inst11|gen_reg:7:bit_inst|int_q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|inst10|gen_reg:5:bit_inst|int_q~q ),
	.datad(\inst2|inst11|gen_reg:7:bit_inst|int_q~q ),
	.cin(gnd),
	.combout(\inst2|inst12|pp[5][7]~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|pp[5][7] .lut_mask = 16'hF000;
defparam \inst2|inst12|pp[5][7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y58_N10
cycloneive_lcell_comb \inst2|inst12|gen_rows:4:row_inst|gen_adder:7:add_inst|o_CarryOut~0 (
// Equation(s):
// \inst2|inst12|gen_rows:4:row_inst|gen_adder:7:add_inst|o_CarryOut~0_combout  = (\inst2|inst12|pp[5][7]~combout  & ((\inst2|inst12|gen_rows:4:row_inst|gen_adder:6:add_inst|o_CarryOut~0_combout ) # (\inst2|inst10|gen_reg:4:bit_inst|int_q~q  $ 
// (\inst2|inst12|gen_rows:3:row_inst|gen_adder:8:add_inst|int_CarryOut1~combout )))) # (!\inst2|inst12|pp[5][7]~combout  & (\inst2|inst12|gen_rows:4:row_inst|gen_adder:6:add_inst|o_CarryOut~0_combout  & (\inst2|inst10|gen_reg:4:bit_inst|int_q~q  $ 
// (\inst2|inst12|gen_rows:3:row_inst|gen_adder:8:add_inst|int_CarryOut1~combout ))))

	.dataa(\inst2|inst10|gen_reg:4:bit_inst|int_q~q ),
	.datab(\inst2|inst12|pp[5][7]~combout ),
	.datac(\inst2|inst12|gen_rows:4:row_inst|gen_adder:6:add_inst|o_CarryOut~0_combout ),
	.datad(\inst2|inst12|gen_rows:3:row_inst|gen_adder:8:add_inst|int_CarryOut1~combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:4:row_inst|gen_adder:7:add_inst|o_CarryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:4:row_inst|gen_adder:7:add_inst|o_CarryOut~0 .lut_mask = 16'hD4E8;
defparam \inst2|inst12|gen_rows:4:row_inst|gen_adder:7:add_inst|o_CarryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y58_N24
cycloneive_lcell_comb \inst2|inst12|gen_rows:4:row_inst|gen_adder:8:add_inst|int_CarryOut1 (
// Equation(s):
// \inst2|inst12|gen_rows:4:row_inst|gen_adder:8:add_inst|int_CarryOut1~combout  = \inst2|inst12|gen_rows:4:row_inst|gen_adder:7:add_inst|o_CarryOut~0_combout  $ (((\inst2|inst12|gen_rows:2:row_inst|gen_adder:8:add_inst|o_CarryOut~0_combout  & 
// ((\inst2|inst12|gen_rows:3:row_inst|gen_adder:7:add_inst|o_CarryOut~0_combout ) # (\inst2|inst10|gen_reg:4:bit_inst|int_q~q ))) # (!\inst2|inst12|gen_rows:2:row_inst|gen_adder:8:add_inst|o_CarryOut~0_combout  & 
// (\inst2|inst12|gen_rows:3:row_inst|gen_adder:7:add_inst|o_CarryOut~0_combout  & \inst2|inst10|gen_reg:4:bit_inst|int_q~q ))))

	.dataa(\inst2|inst12|gen_rows:2:row_inst|gen_adder:8:add_inst|o_CarryOut~0_combout ),
	.datab(\inst2|inst12|gen_rows:3:row_inst|gen_adder:7:add_inst|o_CarryOut~0_combout ),
	.datac(\inst2|inst10|gen_reg:4:bit_inst|int_q~q ),
	.datad(\inst2|inst12|gen_rows:4:row_inst|gen_adder:7:add_inst|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:4:row_inst|gen_adder:8:add_inst|int_CarryOut1~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:4:row_inst|gen_adder:8:add_inst|int_CarryOut1 .lut_mask = 16'h17E8;
defparam \inst2|inst12|gen_rows:4:row_inst|gen_adder:8:add_inst|int_CarryOut1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y58_N6
cycloneive_lcell_comb \inst2|inst12|gen_rows:5:row_inst|gen_adder:7:add_inst|o_CarryOut~0 (
// Equation(s):
// \inst2|inst12|gen_rows:5:row_inst|gen_adder:7:add_inst|o_CarryOut~0_combout  = (\inst2|inst12|pp[6][7]~combout  & ((\inst2|inst12|gen_rows:5:row_inst|gen_adder:6:add_inst|o_CarryOut~0_combout ) # (\inst2|inst10|gen_reg:5:bit_inst|int_q~q  $ 
// (\inst2|inst12|gen_rows:4:row_inst|gen_adder:8:add_inst|int_CarryOut1~combout )))) # (!\inst2|inst12|pp[6][7]~combout  & (\inst2|inst12|gen_rows:5:row_inst|gen_adder:6:add_inst|o_CarryOut~0_combout  & (\inst2|inst10|gen_reg:5:bit_inst|int_q~q  $ 
// (\inst2|inst12|gen_rows:4:row_inst|gen_adder:8:add_inst|int_CarryOut1~combout ))))

	.dataa(\inst2|inst12|pp[6][7]~combout ),
	.datab(\inst2|inst10|gen_reg:5:bit_inst|int_q~q ),
	.datac(\inst2|inst12|gen_rows:5:row_inst|gen_adder:6:add_inst|o_CarryOut~0_combout ),
	.datad(\inst2|inst12|gen_rows:4:row_inst|gen_adder:8:add_inst|int_CarryOut1~combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:5:row_inst|gen_adder:7:add_inst|o_CarryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:5:row_inst|gen_adder:7:add_inst|o_CarryOut~0 .lut_mask = 16'hB2E8;
defparam \inst2|inst12|gen_rows:5:row_inst|gen_adder:7:add_inst|o_CarryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y58_N16
cycloneive_lcell_comb \inst2|inst12|gen_rows:3:row_inst|gen_adder:8:add_inst|o_CarryOut~0 (
// Equation(s):
// \inst2|inst12|gen_rows:3:row_inst|gen_adder:8:add_inst|o_CarryOut~0_combout  = (\inst2|inst12|gen_rows:2:row_inst|gen_adder:8:add_inst|o_CarryOut~0_combout  & ((\inst2|inst10|gen_reg:4:bit_inst|int_q~q ) # 
// (\inst2|inst12|gen_rows:3:row_inst|gen_adder:7:add_inst|o_CarryOut~0_combout ))) # (!\inst2|inst12|gen_rows:2:row_inst|gen_adder:8:add_inst|o_CarryOut~0_combout  & (\inst2|inst10|gen_reg:4:bit_inst|int_q~q  & 
// \inst2|inst12|gen_rows:3:row_inst|gen_adder:7:add_inst|o_CarryOut~0_combout ))

	.dataa(\inst2|inst12|gen_rows:2:row_inst|gen_adder:8:add_inst|o_CarryOut~0_combout ),
	.datab(\inst2|inst10|gen_reg:4:bit_inst|int_q~q ),
	.datac(gnd),
	.datad(\inst2|inst12|gen_rows:3:row_inst|gen_adder:7:add_inst|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:3:row_inst|gen_adder:8:add_inst|o_CarryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:3:row_inst|gen_adder:8:add_inst|o_CarryOut~0 .lut_mask = 16'hEE88;
defparam \inst2|inst12|gen_rows:3:row_inst|gen_adder:8:add_inst|o_CarryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y58_N12
cycloneive_lcell_comb \inst2|inst12|gen_rows:4:row_inst|gen_adder:8:add_inst|o_CarryOut~0 (
// Equation(s):
// \inst2|inst12|gen_rows:4:row_inst|gen_adder:8:add_inst|o_CarryOut~0_combout  = (\inst2|inst10|gen_reg:5:bit_inst|int_q~q  & ((\inst2|inst12|gen_rows:3:row_inst|gen_adder:8:add_inst|o_CarryOut~0_combout ) # 
// (\inst2|inst12|gen_rows:4:row_inst|gen_adder:7:add_inst|o_CarryOut~0_combout ))) # (!\inst2|inst10|gen_reg:5:bit_inst|int_q~q  & (\inst2|inst12|gen_rows:3:row_inst|gen_adder:8:add_inst|o_CarryOut~0_combout  & 
// \inst2|inst12|gen_rows:4:row_inst|gen_adder:7:add_inst|o_CarryOut~0_combout ))

	.dataa(\inst2|inst10|gen_reg:5:bit_inst|int_q~q ),
	.datab(gnd),
	.datac(\inst2|inst12|gen_rows:3:row_inst|gen_adder:8:add_inst|o_CarryOut~0_combout ),
	.datad(\inst2|inst12|gen_rows:4:row_inst|gen_adder:7:add_inst|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:4:row_inst|gen_adder:8:add_inst|o_CarryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:4:row_inst|gen_adder:8:add_inst|o_CarryOut~0 .lut_mask = 16'hFAA0;
defparam \inst2|inst12|gen_rows:4:row_inst|gen_adder:8:add_inst|o_CarryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y58_N8
cycloneive_lcell_comb \inst2|inst12|gen_rows:5:row_inst|gen_adder:8:add_inst|o_CarryOut~0 (
// Equation(s):
// \inst2|inst12|gen_rows:5:row_inst|gen_adder:8:add_inst|o_CarryOut~0_combout  = (\inst2|inst10|gen_reg:6:bit_inst|int_q~q  & ((\inst2|inst12|gen_rows:5:row_inst|gen_adder:7:add_inst|o_CarryOut~0_combout ) # 
// (\inst2|inst12|gen_rows:4:row_inst|gen_adder:8:add_inst|o_CarryOut~0_combout ))) # (!\inst2|inst10|gen_reg:6:bit_inst|int_q~q  & (\inst2|inst12|gen_rows:5:row_inst|gen_adder:7:add_inst|o_CarryOut~0_combout  & 
// \inst2|inst12|gen_rows:4:row_inst|gen_adder:8:add_inst|o_CarryOut~0_combout ))

	.dataa(gnd),
	.datab(\inst2|inst10|gen_reg:6:bit_inst|int_q~q ),
	.datac(\inst2|inst12|gen_rows:5:row_inst|gen_adder:7:add_inst|o_CarryOut~0_combout ),
	.datad(\inst2|inst12|gen_rows:4:row_inst|gen_adder:8:add_inst|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:5:row_inst|gen_adder:8:add_inst|o_CarryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:5:row_inst|gen_adder:8:add_inst|o_CarryOut~0 .lut_mask = 16'hFCC0;
defparam \inst2|inst12|gen_rows:5:row_inst|gen_adder:8:add_inst|o_CarryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y58_N14
cycloneive_lcell_comb \inst2|inst12|gen_rows:5:row_inst|gen_adder:8:add_inst|int_CarryOut1 (
// Equation(s):
// \inst2|inst12|gen_rows:5:row_inst|gen_adder:8:add_inst|int_CarryOut1~combout  = \inst2|inst12|gen_rows:5:row_inst|gen_adder:7:add_inst|o_CarryOut~0_combout  $ (((\inst2|inst12|gen_rows:4:row_inst|gen_adder:7:add_inst|o_CarryOut~0_combout  & 
// ((\inst2|inst12|gen_rows:3:row_inst|gen_adder:8:add_inst|o_CarryOut~0_combout ) # (\inst2|inst10|gen_reg:5:bit_inst|int_q~q ))) # (!\inst2|inst12|gen_rows:4:row_inst|gen_adder:7:add_inst|o_CarryOut~0_combout  & 
// (\inst2|inst12|gen_rows:3:row_inst|gen_adder:8:add_inst|o_CarryOut~0_combout  & \inst2|inst10|gen_reg:5:bit_inst|int_q~q ))))

	.dataa(\inst2|inst12|gen_rows:4:row_inst|gen_adder:7:add_inst|o_CarryOut~0_combout ),
	.datab(\inst2|inst12|gen_rows:3:row_inst|gen_adder:8:add_inst|o_CarryOut~0_combout ),
	.datac(\inst2|inst10|gen_reg:5:bit_inst|int_q~q ),
	.datad(\inst2|inst12|gen_rows:5:row_inst|gen_adder:7:add_inst|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:5:row_inst|gen_adder:8:add_inst|int_CarryOut1~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:5:row_inst|gen_adder:8:add_inst|int_CarryOut1 .lut_mask = 16'h17E8;
defparam \inst2|inst12|gen_rows:5:row_inst|gen_adder:8:add_inst|int_CarryOut1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y58_N28
cycloneive_lcell_comb \inst2|inst12|pp[6][7] (
// Equation(s):
// \inst2|inst12|pp[6][7]~combout  = (\inst2|inst10|gen_reg:6:bit_inst|int_q~q  & \inst2|inst11|gen_reg:7:bit_inst|int_q~q )

	.dataa(\inst2|inst10|gen_reg:6:bit_inst|int_q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|inst11|gen_reg:7:bit_inst|int_q~q ),
	.cin(gnd),
	.combout(\inst2|inst12|pp[6][7]~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|pp[6][7] .lut_mask = 16'hAA00;
defparam \inst2|inst12|pp[6][7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y58_N4
cycloneive_lcell_comb \inst2|inst12|gen_rows:5:row_inst|gen_adder:7:add_inst|int_CarryOut1 (
// Equation(s):
// \inst2|inst12|gen_rows:5:row_inst|gen_adder:7:add_inst|int_CarryOut1~combout  = \inst2|inst10|gen_reg:5:bit_inst|int_q~q  $ (\inst2|inst12|gen_rows:5:row_inst|gen_adder:6:add_inst|o_CarryOut~0_combout  $ 
// (\inst2|inst12|gen_rows:4:row_inst|gen_adder:8:add_inst|int_CarryOut1~combout ))

	.dataa(gnd),
	.datab(\inst2|inst10|gen_reg:5:bit_inst|int_q~q ),
	.datac(\inst2|inst12|gen_rows:5:row_inst|gen_adder:6:add_inst|o_CarryOut~0_combout ),
	.datad(\inst2|inst12|gen_rows:4:row_inst|gen_adder:8:add_inst|int_CarryOut1~combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:5:row_inst|gen_adder:7:add_inst|int_CarryOut1~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:5:row_inst|gen_adder:7:add_inst|int_CarryOut1 .lut_mask = 16'hC33C;
defparam \inst2|inst12|gen_rows:5:row_inst|gen_adder:7:add_inst|int_CarryOut1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y58_N22
cycloneive_lcell_comb \inst2|inst12|pp[7][4] (
// Equation(s):
// \inst2|inst12|pp[7][4]~combout  = (\inst2|inst10|gen_reg:7:bit_inst|int_q~q  & \inst2|inst11|gen_reg:4:bit_inst|int_q~q )

	.dataa(\inst2|inst10|gen_reg:7:bit_inst|int_q~q ),
	.datab(gnd),
	.datac(\inst2|inst11|gen_reg:4:bit_inst|int_q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|inst12|pp[7][4]~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|pp[7][4] .lut_mask = 16'hA0A0;
defparam \inst2|inst12|pp[7][4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y58_N22
cycloneive_lcell_comb \inst2|inst12|gen_rows:5:row_inst|gen_adder:5:add_inst|int_CarryOut1 (
// Equation(s):
// \inst2|inst12|gen_rows:5:row_inst|gen_adder:5:add_inst|int_CarryOut1~combout  = \inst2|inst12|gen_rows:4:row_inst|gen_adder:6:add_inst|int_CarryOut1~combout  $ (\inst2|inst12|gen_rows:5:row_inst|gen_adder:4:add_inst|o_CarryOut~0_combout  $ 
// (((\inst2|inst10|gen_reg:5:bit_inst|int_q~q  & \inst2|inst11|gen_reg:6:bit_inst|int_q~q ))))

	.dataa(\inst2|inst10|gen_reg:5:bit_inst|int_q~q ),
	.datab(\inst2|inst11|gen_reg:6:bit_inst|int_q~q ),
	.datac(\inst2|inst12|gen_rows:4:row_inst|gen_adder:6:add_inst|int_CarryOut1~combout ),
	.datad(\inst2|inst12|gen_rows:5:row_inst|gen_adder:4:add_inst|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:5:row_inst|gen_adder:5:add_inst|int_CarryOut1~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:5:row_inst|gen_adder:5:add_inst|int_CarryOut1 .lut_mask = 16'h8778;
defparam \inst2|inst12|gen_rows:5:row_inst|gen_adder:5:add_inst|int_CarryOut1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y58_N24
cycloneive_lcell_comb \inst2|inst12|pp[7][3] (
// Equation(s):
// \inst2|inst12|pp[7][3]~combout  = (\inst2|inst10|gen_reg:7:bit_inst|int_q~q  & \inst2|inst11|gen_reg:3:bit_inst|int_q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|inst10|gen_reg:7:bit_inst|int_q~q ),
	.datad(\inst2|inst11|gen_reg:3:bit_inst|int_q~q ),
	.cin(gnd),
	.combout(\inst2|inst12|pp[7][3]~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|pp[7][3] .lut_mask = 16'hF000;
defparam \inst2|inst12|pp[7][3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y58_N30
cycloneive_lcell_comb \inst2|inst12|pp[7][2] (
// Equation(s):
// \inst2|inst12|pp[7][2]~combout  = (\inst2|inst11|gen_reg:2:bit_inst|int_q~q  & \inst2|inst10|gen_reg:7:bit_inst|int_q~q )

	.dataa(\inst2|inst11|gen_reg:2:bit_inst|int_q~q ),
	.datab(gnd),
	.datac(\inst2|inst10|gen_reg:7:bit_inst|int_q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|inst12|pp[7][2]~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|pp[7][2] .lut_mask = 16'hA0A0;
defparam \inst2|inst12|pp[7][2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y58_N16
cycloneive_lcell_comb \inst2|inst12|pp[7][0] (
// Equation(s):
// \inst2|inst12|pp[7][0]~combout  = (\inst2|inst10|gen_reg:7:bit_inst|int_q~q  & \inst2|inst11|gen_reg:0:bit_inst|int_q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|inst10|gen_reg:7:bit_inst|int_q~q ),
	.datad(\inst2|inst11|gen_reg:0:bit_inst|int_q~q ),
	.cin(gnd),
	.combout(\inst2|inst12|pp[7][0]~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|pp[7][0] .lut_mask = 16'hF000;
defparam \inst2|inst12|pp[7][0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N8
cycloneive_lcell_comb \inst2|inst12|pp[6][1] (
// Equation(s):
// \inst2|inst12|pp[6][1]~combout  = (\inst2|inst11|gen_reg:1:bit_inst|int_q~q  & \inst2|inst10|gen_reg:6:bit_inst|int_q~q )

	.dataa(gnd),
	.datab(\inst2|inst11|gen_reg:1:bit_inst|int_q~q ),
	.datac(gnd),
	.datad(\inst2|inst10|gen_reg:6:bit_inst|int_q~q ),
	.cin(gnd),
	.combout(\inst2|inst12|pp[6][1]~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|pp[6][1] .lut_mask = 16'hCC00;
defparam \inst2|inst12|pp[6][1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y58_N6
cycloneive_lcell_comb \inst2|inst12|gen_rows:5:row_inst|gen_adder:1:add_inst|o_Sum (
// Equation(s):
// \inst2|inst12|gen_rows:5:row_inst|gen_adder:1:add_inst|o_Sum~combout  = \inst2|inst12|pp[6][1]~combout  $ (\inst2|inst12|gen_rows:4:row_inst|gen_adder:2:add_inst|o_Sum~combout  $ (((\inst2|inst12|pp[6][0]~combout  & 
// \inst2|inst12|gen_rows:4:row_inst|gen_adder:1:add_inst|o_Sum~combout ))))

	.dataa(\inst2|inst12|pp[6][0]~combout ),
	.datab(\inst2|inst12|gen_rows:4:row_inst|gen_adder:1:add_inst|o_Sum~combout ),
	.datac(\inst2|inst12|pp[6][1]~combout ),
	.datad(\inst2|inst12|gen_rows:4:row_inst|gen_adder:2:add_inst|o_Sum~combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:5:row_inst|gen_adder:1:add_inst|o_Sum~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:5:row_inst|gen_adder:1:add_inst|o_Sum .lut_mask = 16'h8778;
defparam \inst2|inst12|gen_rows:5:row_inst|gen_adder:1:add_inst|o_Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y58_N20
cycloneive_lcell_comb \inst2|inst12|gen_rows:5:row_inst|gen_adder:2:add_inst|o_Sum (
// Equation(s):
// \inst2|inst12|gen_rows:5:row_inst|gen_adder:2:add_inst|o_Sum~combout  = \inst2|inst12|pp[5][3]~combout  $ (\inst2|inst12|pp[6][2]~combout  $ (\inst2|inst12|gen_rows:5:row_inst|gen_adder:1:add_inst|o_CarryOut~0_combout  $ 
// (\inst2|inst12|gen_rows:4:row_inst|gen_adder:3:add_inst|int_CarryOut1~combout )))

	.dataa(\inst2|inst12|pp[5][3]~combout ),
	.datab(\inst2|inst12|pp[6][2]~combout ),
	.datac(\inst2|inst12|gen_rows:5:row_inst|gen_adder:1:add_inst|o_CarryOut~0_combout ),
	.datad(\inst2|inst12|gen_rows:4:row_inst|gen_adder:3:add_inst|int_CarryOut1~combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:5:row_inst|gen_adder:2:add_inst|o_Sum~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:5:row_inst|gen_adder:2:add_inst|o_Sum .lut_mask = 16'h6996;
defparam \inst2|inst12|gen_rows:5:row_inst|gen_adder:2:add_inst|o_Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y58_N22
cycloneive_lcell_comb \inst2|inst12|gen_rows:6:row_inst|gen_adder:1:add_inst|o_CarryOut~0 (
// Equation(s):
// \inst2|inst12|gen_rows:6:row_inst|gen_adder:1:add_inst|o_CarryOut~0_combout  = (\inst2|inst12|pp[7][1]~combout  & ((\inst2|inst12|gen_rows:5:row_inst|gen_adder:2:add_inst|o_Sum~combout ) # ((\inst2|inst12|pp[7][0]~combout  & 
// \inst2|inst12|gen_rows:5:row_inst|gen_adder:1:add_inst|o_Sum~combout )))) # (!\inst2|inst12|pp[7][1]~combout  & (\inst2|inst12|pp[7][0]~combout  & (\inst2|inst12|gen_rows:5:row_inst|gen_adder:1:add_inst|o_Sum~combout  & 
// \inst2|inst12|gen_rows:5:row_inst|gen_adder:2:add_inst|o_Sum~combout )))

	.dataa(\inst2|inst12|pp[7][1]~combout ),
	.datab(\inst2|inst12|pp[7][0]~combout ),
	.datac(\inst2|inst12|gen_rows:5:row_inst|gen_adder:1:add_inst|o_Sum~combout ),
	.datad(\inst2|inst12|gen_rows:5:row_inst|gen_adder:2:add_inst|o_Sum~combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:6:row_inst|gen_adder:1:add_inst|o_CarryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:6:row_inst|gen_adder:1:add_inst|o_CarryOut~0 .lut_mask = 16'hEA80;
defparam \inst2|inst12|gen_rows:6:row_inst|gen_adder:1:add_inst|o_CarryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y58_N18
cycloneive_lcell_comb \inst2|inst12|gen_rows:5:row_inst|gen_adder:3:add_inst|int_CarryOut1 (
// Equation(s):
// \inst2|inst12|gen_rows:5:row_inst|gen_adder:3:add_inst|int_CarryOut1~combout  = \inst2|inst12|gen_rows:4:row_inst|gen_adder:4:add_inst|int_CarryOut1~combout  $ (\inst2|inst12|gen_rows:5:row_inst|gen_adder:2:add_inst|o_CarryOut~0_combout  $ 
// (((\inst2|inst10|gen_reg:5:bit_inst|int_q~q  & \inst2|inst11|gen_reg:4:bit_inst|int_q~q ))))

	.dataa(\inst2|inst10|gen_reg:5:bit_inst|int_q~q ),
	.datab(\inst2|inst11|gen_reg:4:bit_inst|int_q~q ),
	.datac(\inst2|inst12|gen_rows:4:row_inst|gen_adder:4:add_inst|int_CarryOut1~combout ),
	.datad(\inst2|inst12|gen_rows:5:row_inst|gen_adder:2:add_inst|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:5:row_inst|gen_adder:3:add_inst|int_CarryOut1~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:5:row_inst|gen_adder:3:add_inst|int_CarryOut1 .lut_mask = 16'h8778;
defparam \inst2|inst12|gen_rows:5:row_inst|gen_adder:3:add_inst|int_CarryOut1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y58_N16
cycloneive_lcell_comb \inst2|inst12|gen_rows:6:row_inst|gen_adder:2:add_inst|o_CarryOut~0 (
// Equation(s):
// \inst2|inst12|gen_rows:6:row_inst|gen_adder:2:add_inst|o_CarryOut~0_combout  = (\inst2|inst12|pp[7][2]~combout  & ((\inst2|inst12|gen_rows:6:row_inst|gen_adder:1:add_inst|o_CarryOut~0_combout ) # (\inst2|inst12|pp[6][3]~combout  $ 
// (\inst2|inst12|gen_rows:5:row_inst|gen_adder:3:add_inst|int_CarryOut1~combout )))) # (!\inst2|inst12|pp[7][2]~combout  & (\inst2|inst12|gen_rows:6:row_inst|gen_adder:1:add_inst|o_CarryOut~0_combout  & (\inst2|inst12|pp[6][3]~combout  $ 
// (\inst2|inst12|gen_rows:5:row_inst|gen_adder:3:add_inst|int_CarryOut1~combout ))))

	.dataa(\inst2|inst12|pp[6][3]~combout ),
	.datab(\inst2|inst12|pp[7][2]~combout ),
	.datac(\inst2|inst12|gen_rows:6:row_inst|gen_adder:1:add_inst|o_CarryOut~0_combout ),
	.datad(\inst2|inst12|gen_rows:5:row_inst|gen_adder:3:add_inst|int_CarryOut1~combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:6:row_inst|gen_adder:2:add_inst|o_CarryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:6:row_inst|gen_adder:2:add_inst|o_CarryOut~0 .lut_mask = 16'hD4E8;
defparam \inst2|inst12|gen_rows:6:row_inst|gen_adder:2:add_inst|o_CarryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y58_N20
cycloneive_lcell_comb \inst2|inst12|gen_rows:5:row_inst|gen_adder:4:add_inst|int_CarryOut1 (
// Equation(s):
// \inst2|inst12|gen_rows:5:row_inst|gen_adder:4:add_inst|int_CarryOut1~combout  = \inst2|inst12|gen_rows:5:row_inst|gen_adder:3:add_inst|o_CarryOut~0_combout  $ (\inst2|inst12|gen_rows:4:row_inst|gen_adder:5:add_inst|int_CarryOut1~combout  $ 
// (((\inst2|inst11|gen_reg:5:bit_inst|int_q~q  & \inst2|inst10|gen_reg:5:bit_inst|int_q~q ))))

	.dataa(\inst2|inst11|gen_reg:5:bit_inst|int_q~q ),
	.datab(\inst2|inst10|gen_reg:5:bit_inst|int_q~q ),
	.datac(\inst2|inst12|gen_rows:5:row_inst|gen_adder:3:add_inst|o_CarryOut~0_combout ),
	.datad(\inst2|inst12|gen_rows:4:row_inst|gen_adder:5:add_inst|int_CarryOut1~combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:5:row_inst|gen_adder:4:add_inst|int_CarryOut1~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:5:row_inst|gen_adder:4:add_inst|int_CarryOut1 .lut_mask = 16'h8778;
defparam \inst2|inst12|gen_rows:5:row_inst|gen_adder:4:add_inst|int_CarryOut1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y58_N6
cycloneive_lcell_comb \inst2|inst12|gen_rows:6:row_inst|gen_adder:3:add_inst|o_CarryOut~0 (
// Equation(s):
// \inst2|inst12|gen_rows:6:row_inst|gen_adder:3:add_inst|o_CarryOut~0_combout  = (\inst2|inst12|pp[7][3]~combout  & ((\inst2|inst12|gen_rows:6:row_inst|gen_adder:2:add_inst|o_CarryOut~0_combout ) # (\inst2|inst12|pp[6][4]~combout  $ 
// (\inst2|inst12|gen_rows:5:row_inst|gen_adder:4:add_inst|int_CarryOut1~combout )))) # (!\inst2|inst12|pp[7][3]~combout  & (\inst2|inst12|gen_rows:6:row_inst|gen_adder:2:add_inst|o_CarryOut~0_combout  & (\inst2|inst12|pp[6][4]~combout  $ 
// (\inst2|inst12|gen_rows:5:row_inst|gen_adder:4:add_inst|int_CarryOut1~combout ))))

	.dataa(\inst2|inst12|pp[6][4]~combout ),
	.datab(\inst2|inst12|pp[7][3]~combout ),
	.datac(\inst2|inst12|gen_rows:6:row_inst|gen_adder:2:add_inst|o_CarryOut~0_combout ),
	.datad(\inst2|inst12|gen_rows:5:row_inst|gen_adder:4:add_inst|int_CarryOut1~combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:6:row_inst|gen_adder:3:add_inst|o_CarryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:6:row_inst|gen_adder:3:add_inst|o_CarryOut~0 .lut_mask = 16'hD4E8;
defparam \inst2|inst12|gen_rows:6:row_inst|gen_adder:3:add_inst|o_CarryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y58_N0
cycloneive_lcell_comb \inst2|inst12|gen_rows:6:row_inst|gen_adder:4:add_inst|o_CarryOut~0 (
// Equation(s):
// \inst2|inst12|gen_rows:6:row_inst|gen_adder:4:add_inst|o_CarryOut~0_combout  = (\inst2|inst12|pp[7][4]~combout  & ((\inst2|inst12|gen_rows:6:row_inst|gen_adder:3:add_inst|o_CarryOut~0_combout ) # (\inst2|inst12|pp[6][5]~combout  $ 
// (\inst2|inst12|gen_rows:5:row_inst|gen_adder:5:add_inst|int_CarryOut1~combout )))) # (!\inst2|inst12|pp[7][4]~combout  & (\inst2|inst12|gen_rows:6:row_inst|gen_adder:3:add_inst|o_CarryOut~0_combout  & (\inst2|inst12|pp[6][5]~combout  $ 
// (\inst2|inst12|gen_rows:5:row_inst|gen_adder:5:add_inst|int_CarryOut1~combout ))))

	.dataa(\inst2|inst12|pp[6][5]~combout ),
	.datab(\inst2|inst12|pp[7][4]~combout ),
	.datac(\inst2|inst12|gen_rows:5:row_inst|gen_adder:5:add_inst|int_CarryOut1~combout ),
	.datad(\inst2|inst12|gen_rows:6:row_inst|gen_adder:3:add_inst|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:6:row_inst|gen_adder:4:add_inst|o_CarryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:6:row_inst|gen_adder:4:add_inst|o_CarryOut~0 .lut_mask = 16'hDE48;
defparam \inst2|inst12|gen_rows:6:row_inst|gen_adder:4:add_inst|o_CarryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y58_N12
cycloneive_lcell_comb \inst2|inst12|gen_rows:5:row_inst|gen_adder:6:add_inst|int_CarryOut1 (
// Equation(s):
// \inst2|inst12|gen_rows:5:row_inst|gen_adder:6:add_inst|int_CarryOut1~combout  = \inst2|inst12|gen_rows:4:row_inst|gen_adder:7:add_inst|int_CarryOut1~combout  $ (\inst2|inst12|gen_rows:5:row_inst|gen_adder:5:add_inst|o_CarryOut~0_combout  $ 
// (((\inst2|inst11|gen_reg:7:bit_inst|int_q~q  & \inst2|inst10|gen_reg:5:bit_inst|int_q~q ))))

	.dataa(\inst2|inst11|gen_reg:7:bit_inst|int_q~q ),
	.datab(\inst2|inst10|gen_reg:5:bit_inst|int_q~q ),
	.datac(\inst2|inst12|gen_rows:4:row_inst|gen_adder:7:add_inst|int_CarryOut1~combout ),
	.datad(\inst2|inst12|gen_rows:5:row_inst|gen_adder:5:add_inst|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:5:row_inst|gen_adder:6:add_inst|int_CarryOut1~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:5:row_inst|gen_adder:6:add_inst|int_CarryOut1 .lut_mask = 16'h8778;
defparam \inst2|inst12|gen_rows:5:row_inst|gen_adder:6:add_inst|int_CarryOut1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y58_N2
cycloneive_lcell_comb \inst2|inst12|gen_rows:6:row_inst|gen_adder:5:add_inst|o_CarryOut~0 (
// Equation(s):
// \inst2|inst12|gen_rows:6:row_inst|gen_adder:5:add_inst|o_CarryOut~0_combout  = (\inst2|inst12|pp[7][5]~combout  & ((\inst2|inst12|gen_rows:6:row_inst|gen_adder:4:add_inst|o_CarryOut~0_combout ) # (\inst2|inst12|pp[6][6]~combout  $ 
// (\inst2|inst12|gen_rows:5:row_inst|gen_adder:6:add_inst|int_CarryOut1~combout )))) # (!\inst2|inst12|pp[7][5]~combout  & (\inst2|inst12|gen_rows:6:row_inst|gen_adder:4:add_inst|o_CarryOut~0_combout  & (\inst2|inst12|pp[6][6]~combout  $ 
// (\inst2|inst12|gen_rows:5:row_inst|gen_adder:6:add_inst|int_CarryOut1~combout ))))

	.dataa(\inst2|inst12|pp[7][5]~combout ),
	.datab(\inst2|inst12|pp[6][6]~combout ),
	.datac(\inst2|inst12|gen_rows:6:row_inst|gen_adder:4:add_inst|o_CarryOut~0_combout ),
	.datad(\inst2|inst12|gen_rows:5:row_inst|gen_adder:6:add_inst|int_CarryOut1~combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:6:row_inst|gen_adder:5:add_inst|o_CarryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:6:row_inst|gen_adder:5:add_inst|o_CarryOut~0 .lut_mask = 16'hB2E8;
defparam \inst2|inst12|gen_rows:6:row_inst|gen_adder:5:add_inst|o_CarryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y58_N0
cycloneive_lcell_comb \inst2|inst12|gen_rows:6:row_inst|gen_adder:6:add_inst|o_CarryOut~0 (
// Equation(s):
// \inst2|inst12|gen_rows:6:row_inst|gen_adder:6:add_inst|o_CarryOut~0_combout  = (\inst2|inst12|pp[7][6]~combout  & ((\inst2|inst12|gen_rows:6:row_inst|gen_adder:5:add_inst|o_CarryOut~0_combout ) # (\inst2|inst12|pp[6][7]~combout  $ 
// (\inst2|inst12|gen_rows:5:row_inst|gen_adder:7:add_inst|int_CarryOut1~combout )))) # (!\inst2|inst12|pp[7][6]~combout  & (\inst2|inst12|gen_rows:6:row_inst|gen_adder:5:add_inst|o_CarryOut~0_combout  & (\inst2|inst12|pp[6][7]~combout  $ 
// (\inst2|inst12|gen_rows:5:row_inst|gen_adder:7:add_inst|int_CarryOut1~combout ))))

	.dataa(\inst2|inst12|pp[7][6]~combout ),
	.datab(\inst2|inst12|pp[6][7]~combout ),
	.datac(\inst2|inst12|gen_rows:5:row_inst|gen_adder:7:add_inst|int_CarryOut1~combout ),
	.datad(\inst2|inst12|gen_rows:6:row_inst|gen_adder:5:add_inst|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:6:row_inst|gen_adder:6:add_inst|o_CarryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:6:row_inst|gen_adder:6:add_inst|o_CarryOut~0 .lut_mask = 16'hBE28;
defparam \inst2|inst12|gen_rows:6:row_inst|gen_adder:6:add_inst|o_CarryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y58_N18
cycloneive_lcell_comb \inst2|inst12|gen_rows:6:row_inst|gen_adder:7:add_inst|o_CarryOut~0 (
// Equation(s):
// \inst2|inst12|gen_rows:6:row_inst|gen_adder:7:add_inst|o_CarryOut~0_combout  = (\inst2|inst12|pp[7][7]~combout  & ((\inst2|inst12|gen_rows:6:row_inst|gen_adder:6:add_inst|o_CarryOut~0_combout ) # (\inst2|inst10|gen_reg:6:bit_inst|int_q~q  $ 
// (\inst2|inst12|gen_rows:5:row_inst|gen_adder:8:add_inst|int_CarryOut1~combout )))) # (!\inst2|inst12|pp[7][7]~combout  & (\inst2|inst12|gen_rows:6:row_inst|gen_adder:6:add_inst|o_CarryOut~0_combout  & (\inst2|inst10|gen_reg:6:bit_inst|int_q~q  $ 
// (\inst2|inst12|gen_rows:5:row_inst|gen_adder:8:add_inst|int_CarryOut1~combout ))))

	.dataa(\inst2|inst12|pp[7][7]~combout ),
	.datab(\inst2|inst10|gen_reg:6:bit_inst|int_q~q ),
	.datac(\inst2|inst12|gen_rows:5:row_inst|gen_adder:8:add_inst|int_CarryOut1~combout ),
	.datad(\inst2|inst12|gen_rows:6:row_inst|gen_adder:6:add_inst|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:6:row_inst|gen_adder:7:add_inst|o_CarryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:6:row_inst|gen_adder:7:add_inst|o_CarryOut~0 .lut_mask = 16'hBE28;
defparam \inst2|inst12|gen_rows:6:row_inst|gen_adder:7:add_inst|o_CarryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y58_N14
cycloneive_lcell_comb \inst2|inst12|gen_rows:6:row_inst|gen_adder:8:add_inst|o_CarryOut~0 (
// Equation(s):
// \inst2|inst12|gen_rows:6:row_inst|gen_adder:8:add_inst|o_CarryOut~0_combout  = (\inst2|inst10|gen_reg:7:bit_inst|int_q~q  & ((\inst2|inst12|gen_rows:5:row_inst|gen_adder:8:add_inst|o_CarryOut~0_combout ) # 
// (\inst2|inst12|gen_rows:6:row_inst|gen_adder:7:add_inst|o_CarryOut~0_combout ))) # (!\inst2|inst10|gen_reg:7:bit_inst|int_q~q  & (\inst2|inst12|gen_rows:5:row_inst|gen_adder:8:add_inst|o_CarryOut~0_combout  & 
// \inst2|inst12|gen_rows:6:row_inst|gen_adder:7:add_inst|o_CarryOut~0_combout ))

	.dataa(gnd),
	.datab(\inst2|inst10|gen_reg:7:bit_inst|int_q~q ),
	.datac(\inst2|inst12|gen_rows:5:row_inst|gen_adder:8:add_inst|o_CarryOut~0_combout ),
	.datad(\inst2|inst12|gen_rows:6:row_inst|gen_adder:7:add_inst|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:6:row_inst|gen_adder:8:add_inst|o_CarryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:6:row_inst|gen_adder:8:add_inst|o_CarryOut~0 .lut_mask = 16'hFCC0;
defparam \inst2|inst12|gen_rows:6:row_inst|gen_adder:8:add_inst|o_CarryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y58_N30
cycloneive_lcell_comb \inst2|inst12|gen_rows:6:row_inst|gen_adder:7:add_inst|int_CarryOut1 (
// Equation(s):
// \inst2|inst12|gen_rows:6:row_inst|gen_adder:7:add_inst|int_CarryOut1~combout  = \inst2|inst10|gen_reg:6:bit_inst|int_q~q  $ (\inst2|inst12|gen_rows:5:row_inst|gen_adder:8:add_inst|int_CarryOut1~combout  $ 
// (\inst2|inst12|gen_rows:6:row_inst|gen_adder:6:add_inst|o_CarryOut~0_combout ))

	.dataa(gnd),
	.datab(\inst2|inst10|gen_reg:6:bit_inst|int_q~q ),
	.datac(\inst2|inst12|gen_rows:5:row_inst|gen_adder:8:add_inst|int_CarryOut1~combout ),
	.datad(\inst2|inst12|gen_rows:6:row_inst|gen_adder:6:add_inst|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:6:row_inst|gen_adder:7:add_inst|int_CarryOut1~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:6:row_inst|gen_adder:7:add_inst|int_CarryOut1 .lut_mask = 16'hC33C;
defparam \inst2|inst12|gen_rows:6:row_inst|gen_adder:7:add_inst|int_CarryOut1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y58_N26
cycloneive_lcell_comb \inst2|inst12|gen_rows:6:row_inst|gen_adder:6:add_inst|int_CarryOut1 (
// Equation(s):
// \inst2|inst12|gen_rows:6:row_inst|gen_adder:6:add_inst|int_CarryOut1~combout  = \inst2|inst12|gen_rows:5:row_inst|gen_adder:7:add_inst|int_CarryOut1~combout  $ (\inst2|inst12|gen_rows:6:row_inst|gen_adder:5:add_inst|o_CarryOut~0_combout  $ 
// (((\inst2|inst11|gen_reg:7:bit_inst|int_q~q  & \inst2|inst10|gen_reg:6:bit_inst|int_q~q ))))

	.dataa(\inst2|inst11|gen_reg:7:bit_inst|int_q~q ),
	.datab(\inst2|inst10|gen_reg:6:bit_inst|int_q~q ),
	.datac(\inst2|inst12|gen_rows:5:row_inst|gen_adder:7:add_inst|int_CarryOut1~combout ),
	.datad(\inst2|inst12|gen_rows:6:row_inst|gen_adder:5:add_inst|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:6:row_inst|gen_adder:6:add_inst|int_CarryOut1~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:6:row_inst|gen_adder:6:add_inst|int_CarryOut1 .lut_mask = 16'h8778;
defparam \inst2|inst12|gen_rows:6:row_inst|gen_adder:6:add_inst|int_CarryOut1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y58_N26
cycloneive_lcell_comb \inst2|inst12|gen_rows:6:row_inst|gen_adder:4:add_inst|int_CarryOut1 (
// Equation(s):
// \inst2|inst12|gen_rows:6:row_inst|gen_adder:4:add_inst|int_CarryOut1~combout  = \inst2|inst12|gen_rows:5:row_inst|gen_adder:5:add_inst|int_CarryOut1~combout  $ (\inst2|inst12|gen_rows:6:row_inst|gen_adder:3:add_inst|o_CarryOut~0_combout  $ 
// (((\inst2|inst10|gen_reg:6:bit_inst|int_q~q  & \inst2|inst11|gen_reg:5:bit_inst|int_q~q ))))

	.dataa(\inst2|inst10|gen_reg:6:bit_inst|int_q~q ),
	.datab(\inst2|inst11|gen_reg:5:bit_inst|int_q~q ),
	.datac(\inst2|inst12|gen_rows:5:row_inst|gen_adder:5:add_inst|int_CarryOut1~combout ),
	.datad(\inst2|inst12|gen_rows:6:row_inst|gen_adder:3:add_inst|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:6:row_inst|gen_adder:4:add_inst|int_CarryOut1~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:6:row_inst|gen_adder:4:add_inst|int_CarryOut1 .lut_mask = 16'h8778;
defparam \inst2|inst12|gen_rows:6:row_inst|gen_adder:4:add_inst|int_CarryOut1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y58_N26
cycloneive_lcell_comb \inst2|inst12|gen_rows:6:row_inst|gen_adder:1:add_inst|o_Sum (
// Equation(s):
// \inst2|inst12|gen_rows:6:row_inst|gen_adder:1:add_inst|o_Sum~combout  = \inst2|inst12|pp[7][1]~combout  $ (\inst2|inst12|gen_rows:5:row_inst|gen_adder:2:add_inst|o_Sum~combout  $ (((\inst2|inst12|pp[7][0]~combout  & 
// \inst2|inst12|gen_rows:5:row_inst|gen_adder:1:add_inst|o_Sum~combout ))))

	.dataa(\inst2|inst12|pp[7][1]~combout ),
	.datab(\inst2|inst12|pp[7][0]~combout ),
	.datac(\inst2|inst12|gen_rows:5:row_inst|gen_adder:1:add_inst|o_Sum~combout ),
	.datad(\inst2|inst12|gen_rows:5:row_inst|gen_adder:2:add_inst|o_Sum~combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:6:row_inst|gen_adder:1:add_inst|o_Sum~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:6:row_inst|gen_adder:1:add_inst|o_Sum .lut_mask = 16'h956A;
defparam \inst2|inst12|gen_rows:6:row_inst|gen_adder:1:add_inst|o_Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y58_N6
cycloneive_lcell_comb \inst2|inst12|gen_rows:6:row_inst|gen_adder:2:add_inst|o_Sum (
// Equation(s):
// \inst2|inst12|gen_rows:6:row_inst|gen_adder:2:add_inst|o_Sum~combout  = \inst2|inst12|pp[6][3]~combout  $ (\inst2|inst12|pp[7][2]~combout  $ (\inst2|inst12|gen_rows:6:row_inst|gen_adder:1:add_inst|o_CarryOut~0_combout  $ 
// (\inst2|inst12|gen_rows:5:row_inst|gen_adder:3:add_inst|int_CarryOut1~combout )))

	.dataa(\inst2|inst12|pp[6][3]~combout ),
	.datab(\inst2|inst12|pp[7][2]~combout ),
	.datac(\inst2|inst12|gen_rows:6:row_inst|gen_adder:1:add_inst|o_CarryOut~0_combout ),
	.datad(\inst2|inst12|gen_rows:5:row_inst|gen_adder:3:add_inst|int_CarryOut1~combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:6:row_inst|gen_adder:2:add_inst|o_Sum~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:6:row_inst|gen_adder:2:add_inst|o_Sum .lut_mask = 16'h6996;
defparam \inst2|inst12|gen_rows:6:row_inst|gen_adder:2:add_inst|o_Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y58_N14
cycloneive_lcell_comb \inst2|inst12|gen_rows:7:row_inst|gen_adder:1:add_inst|o_CarryOut~0 (
// Equation(s):
// \inst2|inst12|gen_rows:7:row_inst|gen_adder:1:add_inst|o_CarryOut~0_combout  = (\inst2|inst11|gen_reg:1:bit_inst|int_q~q  & ((\inst2|inst12|gen_rows:6:row_inst|gen_adder:2:add_inst|o_Sum~combout ) # ((\inst2|inst11|gen_reg:0:bit_inst|int_q~q  & 
// \inst2|inst12|gen_rows:6:row_inst|gen_adder:1:add_inst|o_Sum~combout )))) # (!\inst2|inst11|gen_reg:1:bit_inst|int_q~q  & (\inst2|inst11|gen_reg:0:bit_inst|int_q~q  & (\inst2|inst12|gen_rows:6:row_inst|gen_adder:1:add_inst|o_Sum~combout  & 
// \inst2|inst12|gen_rows:6:row_inst|gen_adder:2:add_inst|o_Sum~combout )))

	.dataa(\inst2|inst11|gen_reg:1:bit_inst|int_q~q ),
	.datab(\inst2|inst11|gen_reg:0:bit_inst|int_q~q ),
	.datac(\inst2|inst12|gen_rows:6:row_inst|gen_adder:1:add_inst|o_Sum~combout ),
	.datad(\inst2|inst12|gen_rows:6:row_inst|gen_adder:2:add_inst|o_Sum~combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:7:row_inst|gen_adder:1:add_inst|o_CarryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:7:row_inst|gen_adder:1:add_inst|o_CarryOut~0 .lut_mask = 16'hEA80;
defparam \inst2|inst12|gen_rows:7:row_inst|gen_adder:1:add_inst|o_CarryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y58_N18
cycloneive_lcell_comb \inst2|inst12|gen_rows:6:row_inst|gen_adder:3:add_inst|int_CarryOut1 (
// Equation(s):
// \inst2|inst12|gen_rows:6:row_inst|gen_adder:3:add_inst|int_CarryOut1~combout  = \inst2|inst12|gen_rows:6:row_inst|gen_adder:2:add_inst|o_CarryOut~0_combout  $ (\inst2|inst12|gen_rows:5:row_inst|gen_adder:4:add_inst|int_CarryOut1~combout  $ 
// (((\inst2|inst10|gen_reg:6:bit_inst|int_q~q  & \inst2|inst11|gen_reg:4:bit_inst|int_q~q ))))

	.dataa(\inst2|inst10|gen_reg:6:bit_inst|int_q~q ),
	.datab(\inst2|inst11|gen_reg:4:bit_inst|int_q~q ),
	.datac(\inst2|inst12|gen_rows:6:row_inst|gen_adder:2:add_inst|o_CarryOut~0_combout ),
	.datad(\inst2|inst12|gen_rows:5:row_inst|gen_adder:4:add_inst|int_CarryOut1~combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:6:row_inst|gen_adder:3:add_inst|int_CarryOut1~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:6:row_inst|gen_adder:3:add_inst|int_CarryOut1 .lut_mask = 16'h8778;
defparam \inst2|inst12|gen_rows:6:row_inst|gen_adder:3:add_inst|int_CarryOut1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y58_N24
cycloneive_lcell_comb \inst2|inst12|gen_rows:7:row_inst|gen_adder:2:add_inst|o_CarryOut~0 (
// Equation(s):
// \inst2|inst12|gen_rows:7:row_inst|gen_adder:2:add_inst|o_CarryOut~0_combout  = (\inst2|inst11|gen_reg:2:bit_inst|int_q~q  & ((\inst2|inst12|gen_rows:7:row_inst|gen_adder:1:add_inst|o_CarryOut~0_combout ) # (\inst2|inst12|pp[7][3]~combout  $ 
// (\inst2|inst12|gen_rows:6:row_inst|gen_adder:3:add_inst|int_CarryOut1~combout )))) # (!\inst2|inst11|gen_reg:2:bit_inst|int_q~q  & (\inst2|inst12|gen_rows:7:row_inst|gen_adder:1:add_inst|o_CarryOut~0_combout  & (\inst2|inst12|pp[7][3]~combout  $ 
// (\inst2|inst12|gen_rows:6:row_inst|gen_adder:3:add_inst|int_CarryOut1~combout ))))

	.dataa(\inst2|inst11|gen_reg:2:bit_inst|int_q~q ),
	.datab(\inst2|inst12|pp[7][3]~combout ),
	.datac(\inst2|inst12|gen_rows:7:row_inst|gen_adder:1:add_inst|o_CarryOut~0_combout ),
	.datad(\inst2|inst12|gen_rows:6:row_inst|gen_adder:3:add_inst|int_CarryOut1~combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:7:row_inst|gen_adder:2:add_inst|o_CarryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:7:row_inst|gen_adder:2:add_inst|o_CarryOut~0 .lut_mask = 16'hB2E8;
defparam \inst2|inst12|gen_rows:7:row_inst|gen_adder:2:add_inst|o_CarryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y58_N30
cycloneive_lcell_comb \inst2|inst12|gen_rows:7:row_inst|gen_adder:3:add_inst|o_CarryOut~0 (
// Equation(s):
// \inst2|inst12|gen_rows:7:row_inst|gen_adder:3:add_inst|o_CarryOut~0_combout  = (\inst2|inst11|gen_reg:3:bit_inst|int_q~q  & ((\inst2|inst12|gen_rows:7:row_inst|gen_adder:2:add_inst|o_CarryOut~0_combout ) # (\inst2|inst12|pp[7][4]~combout  $ 
// (\inst2|inst12|gen_rows:6:row_inst|gen_adder:4:add_inst|int_CarryOut1~combout )))) # (!\inst2|inst11|gen_reg:3:bit_inst|int_q~q  & (\inst2|inst12|gen_rows:7:row_inst|gen_adder:2:add_inst|o_CarryOut~0_combout  & (\inst2|inst12|pp[7][4]~combout  $ 
// (\inst2|inst12|gen_rows:6:row_inst|gen_adder:4:add_inst|int_CarryOut1~combout ))))

	.dataa(\inst2|inst11|gen_reg:3:bit_inst|int_q~q ),
	.datab(\inst2|inst12|pp[7][4]~combout ),
	.datac(\inst2|inst12|gen_rows:6:row_inst|gen_adder:4:add_inst|int_CarryOut1~combout ),
	.datad(\inst2|inst12|gen_rows:7:row_inst|gen_adder:2:add_inst|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:7:row_inst|gen_adder:3:add_inst|o_CarryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:7:row_inst|gen_adder:3:add_inst|o_CarryOut~0 .lut_mask = 16'hBE28;
defparam \inst2|inst12|gen_rows:7:row_inst|gen_adder:3:add_inst|o_CarryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y58_N16
cycloneive_lcell_comb \inst2|inst12|gen_rows:6:row_inst|gen_adder:5:add_inst|int_CarryOut1 (
// Equation(s):
// \inst2|inst12|gen_rows:6:row_inst|gen_adder:5:add_inst|int_CarryOut1~combout  = \inst2|inst12|gen_rows:5:row_inst|gen_adder:6:add_inst|int_CarryOut1~combout  $ (\inst2|inst12|gen_rows:6:row_inst|gen_adder:4:add_inst|o_CarryOut~0_combout  $ 
// (((\inst2|inst10|gen_reg:6:bit_inst|int_q~q  & \inst2|inst11|gen_reg:6:bit_inst|int_q~q ))))

	.dataa(\inst2|inst10|gen_reg:6:bit_inst|int_q~q ),
	.datab(\inst2|inst11|gen_reg:6:bit_inst|int_q~q ),
	.datac(\inst2|inst12|gen_rows:5:row_inst|gen_adder:6:add_inst|int_CarryOut1~combout ),
	.datad(\inst2|inst12|gen_rows:6:row_inst|gen_adder:4:add_inst|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:6:row_inst|gen_adder:5:add_inst|int_CarryOut1~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:6:row_inst|gen_adder:5:add_inst|int_CarryOut1 .lut_mask = 16'h8778;
defparam \inst2|inst12|gen_rows:6:row_inst|gen_adder:5:add_inst|int_CarryOut1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y58_N28
cycloneive_lcell_comb \inst2|inst12|gen_rows:7:row_inst|gen_adder:4:add_inst|o_CarryOut~0 (
// Equation(s):
// \inst2|inst12|gen_rows:7:row_inst|gen_adder:4:add_inst|o_CarryOut~0_combout  = (\inst2|inst11|gen_reg:4:bit_inst|int_q~q  & ((\inst2|inst12|gen_rows:7:row_inst|gen_adder:3:add_inst|o_CarryOut~0_combout ) # (\inst2|inst12|pp[7][5]~combout  $ 
// (\inst2|inst12|gen_rows:6:row_inst|gen_adder:5:add_inst|int_CarryOut1~combout )))) # (!\inst2|inst11|gen_reg:4:bit_inst|int_q~q  & (\inst2|inst12|gen_rows:7:row_inst|gen_adder:3:add_inst|o_CarryOut~0_combout  & (\inst2|inst12|pp[7][5]~combout  $ 
// (\inst2|inst12|gen_rows:6:row_inst|gen_adder:5:add_inst|int_CarryOut1~combout ))))

	.dataa(\inst2|inst12|pp[7][5]~combout ),
	.datab(\inst2|inst11|gen_reg:4:bit_inst|int_q~q ),
	.datac(\inst2|inst12|gen_rows:7:row_inst|gen_adder:3:add_inst|o_CarryOut~0_combout ),
	.datad(\inst2|inst12|gen_rows:6:row_inst|gen_adder:5:add_inst|int_CarryOut1~combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:7:row_inst|gen_adder:4:add_inst|o_CarryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:7:row_inst|gen_adder:4:add_inst|o_CarryOut~0 .lut_mask = 16'hD4E8;
defparam \inst2|inst12|gen_rows:7:row_inst|gen_adder:4:add_inst|o_CarryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y58_N6
cycloneive_lcell_comb \inst2|inst12|gen_rows:7:row_inst|gen_adder:5:add_inst|o_CarryOut~0 (
// Equation(s):
// \inst2|inst12|gen_rows:7:row_inst|gen_adder:5:add_inst|o_CarryOut~0_combout  = (\inst2|inst11|gen_reg:5:bit_inst|int_q~q  & ((\inst2|inst12|gen_rows:7:row_inst|gen_adder:4:add_inst|o_CarryOut~0_combout ) # (\inst2|inst12|pp[7][6]~combout  $ 
// (\inst2|inst12|gen_rows:6:row_inst|gen_adder:6:add_inst|int_CarryOut1~combout )))) # (!\inst2|inst11|gen_reg:5:bit_inst|int_q~q  & (\inst2|inst12|gen_rows:7:row_inst|gen_adder:4:add_inst|o_CarryOut~0_combout  & (\inst2|inst12|pp[7][6]~combout  $ 
// (\inst2|inst12|gen_rows:6:row_inst|gen_adder:6:add_inst|int_CarryOut1~combout ))))

	.dataa(\inst2|inst12|pp[7][6]~combout ),
	.datab(\inst2|inst11|gen_reg:5:bit_inst|int_q~q ),
	.datac(\inst2|inst12|gen_rows:6:row_inst|gen_adder:6:add_inst|int_CarryOut1~combout ),
	.datad(\inst2|inst12|gen_rows:7:row_inst|gen_adder:4:add_inst|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:7:row_inst|gen_adder:5:add_inst|o_CarryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:7:row_inst|gen_adder:5:add_inst|o_CarryOut~0 .lut_mask = 16'hDE48;
defparam \inst2|inst12|gen_rows:7:row_inst|gen_adder:5:add_inst|o_CarryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y58_N4
cycloneive_lcell_comb \inst2|inst12|gen_rows:7:row_inst|gen_adder:6:add_inst|o_CarryOut~0 (
// Equation(s):
// \inst2|inst12|gen_rows:7:row_inst|gen_adder:6:add_inst|o_CarryOut~0_combout  = (\inst2|inst11|gen_reg:6:bit_inst|int_q~q  & ((\inst2|inst12|gen_rows:7:row_inst|gen_adder:5:add_inst|o_CarryOut~0_combout ) # (\inst2|inst12|pp[7][7]~combout  $ 
// (\inst2|inst12|gen_rows:6:row_inst|gen_adder:7:add_inst|int_CarryOut1~combout )))) # (!\inst2|inst11|gen_reg:6:bit_inst|int_q~q  & (\inst2|inst12|gen_rows:7:row_inst|gen_adder:5:add_inst|o_CarryOut~0_combout  & (\inst2|inst12|pp[7][7]~combout  $ 
// (\inst2|inst12|gen_rows:6:row_inst|gen_adder:7:add_inst|int_CarryOut1~combout ))))

	.dataa(\inst2|inst12|pp[7][7]~combout ),
	.datab(\inst2|inst11|gen_reg:6:bit_inst|int_q~q ),
	.datac(\inst2|inst12|gen_rows:6:row_inst|gen_adder:7:add_inst|int_CarryOut1~combout ),
	.datad(\inst2|inst12|gen_rows:7:row_inst|gen_adder:5:add_inst|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:7:row_inst|gen_adder:6:add_inst|o_CarryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:7:row_inst|gen_adder:6:add_inst|o_CarryOut~0 .lut_mask = 16'hDE48;
defparam \inst2|inst12|gen_rows:7:row_inst|gen_adder:6:add_inst|o_CarryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y58_N0
cycloneive_lcell_comb \inst2|inst12|gen_rows:6:row_inst|gen_adder:8:add_inst|int_CarryOut1 (
// Equation(s):
// \inst2|inst12|gen_rows:6:row_inst|gen_adder:8:add_inst|int_CarryOut1~combout  = \inst2|inst12|gen_rows:6:row_inst|gen_adder:7:add_inst|o_CarryOut~0_combout  $ (((\inst2|inst10|gen_reg:6:bit_inst|int_q~q  & 
// ((\inst2|inst12|gen_rows:4:row_inst|gen_adder:8:add_inst|o_CarryOut~0_combout ) # (\inst2|inst12|gen_rows:5:row_inst|gen_adder:7:add_inst|o_CarryOut~0_combout ))) # (!\inst2|inst10|gen_reg:6:bit_inst|int_q~q  & 
// (\inst2|inst12|gen_rows:4:row_inst|gen_adder:8:add_inst|o_CarryOut~0_combout  & \inst2|inst12|gen_rows:5:row_inst|gen_adder:7:add_inst|o_CarryOut~0_combout ))))

	.dataa(\inst2|inst10|gen_reg:6:bit_inst|int_q~q ),
	.datab(\inst2|inst12|gen_rows:4:row_inst|gen_adder:8:add_inst|o_CarryOut~0_combout ),
	.datac(\inst2|inst12|gen_rows:5:row_inst|gen_adder:7:add_inst|o_CarryOut~0_combout ),
	.datad(\inst2|inst12|gen_rows:6:row_inst|gen_adder:7:add_inst|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:6:row_inst|gen_adder:8:add_inst|int_CarryOut1~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:6:row_inst|gen_adder:8:add_inst|int_CarryOut1 .lut_mask = 16'h17E8;
defparam \inst2|inst12|gen_rows:6:row_inst|gen_adder:8:add_inst|int_CarryOut1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y58_N10
cycloneive_lcell_comb \inst2|inst12|gen_rows:7:row_inst|gen_adder:7:add_inst|o_CarryOut~0 (
// Equation(s):
// \inst2|inst12|gen_rows:7:row_inst|gen_adder:7:add_inst|o_CarryOut~0_combout  = (\inst2|inst11|gen_reg:7:bit_inst|int_q~q  & ((\inst2|inst12|gen_rows:7:row_inst|gen_adder:6:add_inst|o_CarryOut~0_combout ) # (\inst2|inst10|gen_reg:7:bit_inst|int_q~q  $ 
// (\inst2|inst12|gen_rows:6:row_inst|gen_adder:8:add_inst|int_CarryOut1~combout )))) # (!\inst2|inst11|gen_reg:7:bit_inst|int_q~q  & (\inst2|inst12|gen_rows:7:row_inst|gen_adder:6:add_inst|o_CarryOut~0_combout  & (\inst2|inst10|gen_reg:7:bit_inst|int_q~q  $ 
// (\inst2|inst12|gen_rows:6:row_inst|gen_adder:8:add_inst|int_CarryOut1~combout ))))

	.dataa(\inst2|inst11|gen_reg:7:bit_inst|int_q~q ),
	.datab(\inst2|inst10|gen_reg:7:bit_inst|int_q~q ),
	.datac(\inst2|inst12|gen_rows:7:row_inst|gen_adder:6:add_inst|o_CarryOut~0_combout ),
	.datad(\inst2|inst12|gen_rows:6:row_inst|gen_adder:8:add_inst|int_CarryOut1~combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:7:row_inst|gen_adder:7:add_inst|o_CarryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:7:row_inst|gen_adder:7:add_inst|o_CarryOut~0 .lut_mask = 16'hB2E8;
defparam \inst2|inst12|gen_rows:7:row_inst|gen_adder:7:add_inst|o_CarryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y58_N12
cycloneive_lcell_comb \inst2|inst25~0 (
// Equation(s):
// \inst2|inst25~0_combout  = (\inst|FF2|int_q~q  & (!\inst|FF3|int_q~q  & ((\inst2|inst12|gen_rows:6:row_inst|gen_adder:8:add_inst|o_CarryOut~0_combout ) # (\inst2|inst12|gen_rows:7:row_inst|gen_adder:7:add_inst|o_CarryOut~0_combout ))))

	.dataa(\inst|FF2|int_q~q ),
	.datab(\inst2|inst12|gen_rows:6:row_inst|gen_adder:8:add_inst|o_CarryOut~0_combout ),
	.datac(\inst|FF3|int_q~q ),
	.datad(\inst2|inst12|gen_rows:7:row_inst|gen_adder:7:add_inst|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst25~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst25~0 .lut_mask = 16'h0A08;
defparam \inst2|inst25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y58_N13
dffeas \inst|FF3|int_q (
	.clk(\Gclock~inputclkctrl_outclk ),
	.d(\inst2|inst25~0_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|FF3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|FF3|int_q .is_wysiwyg = "true";
defparam \inst|FF3|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y58_N26
cycloneive_lcell_comb \inst|d_S5~0 (
// Equation(s):
// \inst|d_S5~0_combout  = (\inst|FF3|int_q~q ) # ((\inst|FF2|int_q~q  & (!\inst2|inst12|gen_rows:6:row_inst|gen_adder:8:add_inst|o_CarryOut~0_combout  & !\inst2|inst12|gen_rows:7:row_inst|gen_adder:7:add_inst|o_CarryOut~0_combout )))

	.dataa(\inst|FF2|int_q~q ),
	.datab(\inst|FF3|int_q~q ),
	.datac(\inst2|inst12|gen_rows:6:row_inst|gen_adder:8:add_inst|o_CarryOut~0_combout ),
	.datad(\inst2|inst12|gen_rows:7:row_inst|gen_adder:7:add_inst|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst|d_S5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|d_S5~0 .lut_mask = 16'hCCCE;
defparam \inst|d_S5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y58_N27
dffeas \inst|FF5|int_q (
	.clk(\Gclock~inputclkctrl_outclk ),
	.d(\inst|d_S5~0_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|FF5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|FF5|int_q .is_wysiwyg = "true";
defparam \inst|FF5|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y58_N24
cycloneive_lcell_comb \inst|FF6|int_q~feeder (
// Equation(s):
// \inst|FF6|int_q~feeder_combout  = \inst|FF5|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|FF5|int_q~q ),
	.cin(gnd),
	.combout(\inst|FF6|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|FF6|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst|FF6|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y58_N25
dffeas \inst|FF6|int_q (
	.clk(\Gclock~inputclkctrl_outclk ),
	.d(\inst|FF6|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|FF6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|FF6|int_q .is_wysiwyg = "true";
defparam \inst|FF6|int_q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y73_N15
cycloneive_io_ibuf \SignB~input (
	.i(SignB),
	.ibar(gnd),
	.o(\SignB~input_o ));
// synopsys translate_off
defparam \SignB~input .bus_hold = "false";
defparam \SignB~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X91_Y73_N15
cycloneive_io_ibuf \SignA~input (
	.i(SignA),
	.ibar(gnd),
	.o(\SignA~input_o ));
// synopsys translate_off
defparam \SignA~input .bus_hold = "false";
defparam \SignA~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X89_Y72_N0
cycloneive_lcell_comb \inst2|inst2|o_signProd (
// Equation(s):
// \inst2|inst2|o_signProd~combout  = (\inst|FF6|int_q~q  & (\SignB~input_o  $ (\SignA~input_o )))

	.dataa(\inst|FF6|int_q~q ),
	.datab(gnd),
	.datac(\SignB~input_o ),
	.datad(\SignA~input_o ),
	.cin(gnd),
	.combout(\inst2|inst2|o_signProd~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst2|o_signProd .lut_mask = 16'h0AA0;
defparam \inst2|inst2|o_signProd .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \Gclock~input (
	.i(Gclock),
	.ibar(gnd),
	.o(\Gclock~input_o ));
// synopsys translate_off
defparam \Gclock~input .bus_hold = "false";
defparam \Gclock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \Gclock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Gclock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Gclock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \Gclock~inputclkctrl .clock_type = "global clock";
defparam \Gclock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X74_Y71_N26
cycloneive_lcell_comb \inst|FF1|int_q~0 (
// Equation(s):
// \inst|FF1|int_q~0_combout  = !\inst|FF0|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|FF0|int_q~q ),
	.cin(gnd),
	.combout(\inst|FF1|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|FF1|int_q~0 .lut_mask = 16'h00FF;
defparam \inst|FF1|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y71_N27
dffeas \inst|FF1|int_q (
	.clk(\Gclock~inputclkctrl_outclk ),
	.d(\inst|FF1|int_q~0_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|FF1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|FF1|int_q .is_wysiwyg = "true";
defparam \inst|FF1|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y71_N8
cycloneive_lcell_comb \inst|FF2|int_q~feeder (
// Equation(s):
// \inst|FF2|int_q~feeder_combout  = \inst|FF1|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|FF1|int_q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|FF2|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|FF2|int_q~feeder .lut_mask = 16'hF0F0;
defparam \inst|FF2|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y71_N9
dffeas \inst|FF2|int_q (
	.clk(\Gclock~inputclkctrl_outclk ),
	.d(\inst|FF2|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|FF2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|FF2|int_q .is_wysiwyg = "true";
defparam \inst|FF2|int_q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X85_Y73_N8
cycloneive_io_ibuf \ExponentA[5]~input (
	.i(ExponentA[5]),
	.ibar(gnd),
	.o(\ExponentA[5]~input_o ));
// synopsys translate_off
defparam \ExponentA[5]~input .bus_hold = "false";
defparam \ExponentA[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X77_Y71_N29
dffeas \inst2|inst|gen_reg:5:bit_inst|int_q (
	.clk(\Gclock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ExponentA[5]~input_o ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\inst|FF0|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst|gen_reg:5:bit_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst|gen_reg:5:bit_inst|int_q .is_wysiwyg = "true";
defparam \inst2|inst|gen_reg:5:bit_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X85_Y73_N22
cycloneive_io_ibuf \ExponentB[5]~input (
	.i(ExponentB[5]),
	.ibar(gnd),
	.o(\ExponentB[5]~input_o ));
// synopsys translate_off
defparam \ExponentB[5]~input .bus_hold = "false";
defparam \ExponentB[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y71_N14
cycloneive_lcell_comb \inst2|inst1|gen_reg:5:bit_inst|int_q~feeder (
// Equation(s):
// \inst2|inst1|gen_reg:5:bit_inst|int_q~feeder_combout  = \ExponentB[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ExponentB[5]~input_o ),
	.cin(gnd),
	.combout(\inst2|inst1|gen_reg:5:bit_inst|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst1|gen_reg:5:bit_inst|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst2|inst1|gen_reg:5:bit_inst|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y71_N15
dffeas \inst2|inst1|gen_reg:5:bit_inst|int_q (
	.clk(\Gclock~inputclkctrl_outclk ),
	.d(\inst2|inst1|gen_reg:5:bit_inst|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst|FF0|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst1|gen_reg:5:bit_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst1|gen_reg:5:bit_inst|int_q .is_wysiwyg = "true";
defparam \inst2|inst1|gen_reg:5:bit_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X83_Y73_N8
cycloneive_io_ibuf \ExponentB[6]~input (
	.i(ExponentB[6]),
	.ibar(gnd),
	.o(\ExponentB[6]~input_o ));
// synopsys translate_off
defparam \ExponentB[6]~input .bus_hold = "false";
defparam \ExponentB[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X77_Y71_N3
dffeas \inst2|inst1|gen_reg:6:bit_inst|int_q (
	.clk(\Gclock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ExponentB[6]~input_o ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\inst|FF0|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst1|gen_reg:6:bit_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst1|gen_reg:6:bit_inst|int_q .is_wysiwyg = "true";
defparam \inst2|inst1|gen_reg:6:bit_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X83_Y73_N1
cycloneive_io_ibuf \ExponentA[6]~input (
	.i(ExponentA[6]),
	.ibar(gnd),
	.o(\ExponentA[6]~input_o ));
// synopsys translate_off
defparam \ExponentA[6]~input .bus_hold = "false";
defparam \ExponentA[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y71_N0
cycloneive_lcell_comb \inst2|inst|gen_reg:6:bit_inst|int_q~feeder (
// Equation(s):
// \inst2|inst|gen_reg:6:bit_inst|int_q~feeder_combout  = \ExponentA[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ExponentA[6]~input_o ),
	.cin(gnd),
	.combout(\inst2|inst|gen_reg:6:bit_inst|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|gen_reg:6:bit_inst|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst2|inst|gen_reg:6:bit_inst|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y71_N1
dffeas \inst2|inst|gen_reg:6:bit_inst|int_q (
	.clk(\Gclock~inputclkctrl_outclk ),
	.d(\inst2|inst|gen_reg:6:bit_inst|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst|FF0|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst|gen_reg:6:bit_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst|gen_reg:6:bit_inst|int_q .is_wysiwyg = "true";
defparam \inst2|inst|gen_reg:6:bit_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y71_N2
cycloneive_lcell_comb \inst2|inst67|gen_adder:6:add_inst|o_Sum~0 (
// Equation(s):
// \inst2|inst67|gen_adder:6:add_inst|o_Sum~0_combout  = \inst2|inst1|gen_reg:6:bit_inst|int_q~q  $ (\inst2|inst|gen_reg:6:bit_inst|int_q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|inst1|gen_reg:6:bit_inst|int_q~q ),
	.datad(\inst2|inst|gen_reg:6:bit_inst|int_q~q ),
	.cin(gnd),
	.combout(\inst2|inst67|gen_adder:6:add_inst|o_Sum~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst67|gen_adder:6:add_inst|o_Sum~0 .lut_mask = 16'h0FF0;
defparam \inst2|inst67|gen_adder:6:add_inst|o_Sum~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y71_N12
cycloneive_lcell_comb \inst2|inst67|gen_adder:6:add_inst|o_Sum (
// Equation(s):
// \inst2|inst67|gen_adder:6:add_inst|o_Sum~combout  = \inst2|inst67|gen_adder:6:add_inst|o_Sum~0_combout  $ (((\inst2|inst67|gen_adder:4:add_inst|o_CarryOut~0_combout  & ((\inst2|inst|gen_reg:5:bit_inst|int_q~q ) # (\inst2|inst1|gen_reg:5:bit_inst|int_q~q 
// ))) # (!\inst2|inst67|gen_adder:4:add_inst|o_CarryOut~0_combout  & (\inst2|inst|gen_reg:5:bit_inst|int_q~q  & \inst2|inst1|gen_reg:5:bit_inst|int_q~q ))))

	.dataa(\inst2|inst67|gen_adder:4:add_inst|o_CarryOut~0_combout ),
	.datab(\inst2|inst|gen_reg:5:bit_inst|int_q~q ),
	.datac(\inst2|inst1|gen_reg:5:bit_inst|int_q~q ),
	.datad(\inst2|inst67|gen_adder:6:add_inst|o_Sum~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst67|gen_adder:6:add_inst|o_Sum~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst67|gen_adder:6:add_inst|o_Sum .lut_mask = 16'h17E8;
defparam \inst2|inst67|gen_adder:6:add_inst|o_Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y71_N13
dffeas \inst2|inst4|gen_reg:6:bit_inst|int_q (
	.clk(\Gclock~inputclkctrl_outclk ),
	.d(\inst2|inst67|gen_adder:6:add_inst|o_Sum~combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|FF1|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst4|gen_reg:6:bit_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst4|gen_reg:6:bit_inst|int_q .is_wysiwyg = "true";
defparam \inst2|inst4|gen_reg:6:bit_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y71_N16
cycloneive_lcell_comb \inst2|inst9|reg_q[5]~6 (
// Equation(s):
// \inst2|inst9|reg_q[5]~6_combout  = (\inst|FF2|int_q~q ) # ((\inst|FF3|int_q~q ) # (!\resetBar~input_o ))

	.dataa(gnd),
	.datab(\inst|FF2|int_q~q ),
	.datac(\resetBar~input_o ),
	.datad(\inst|FF3|int_q~q ),
	.cin(gnd),
	.combout(\inst2|inst9|reg_q[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst9|reg_q[5]~6 .lut_mask = 16'hFFCF;
defparam \inst2|inst9|reg_q[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y71_N14
cycloneive_lcell_comb \inst2|inst9|reg_q[0]~15 (
// Equation(s):
// \inst2|inst9|reg_q[0]~15_combout  = (\inst2|inst9|reg_q[5]~6_combout  & (\inst2|inst9|reg_q[0]~14_combout  & ((\inst|FF2|int_q~q ) # (!\inst2|inst9|reg_q [0])))) # (!\inst2|inst9|reg_q[5]~6_combout  & (((\inst2|inst9|reg_q [0]))))

	.dataa(\inst2|inst9|reg_q[0]~14_combout ),
	.datab(\inst|FF2|int_q~q ),
	.datac(\inst2|inst9|reg_q [0]),
	.datad(\inst2|inst9|reg_q[5]~6_combout ),
	.cin(gnd),
	.combout(\inst2|inst9|reg_q[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst9|reg_q[0]~15 .lut_mask = 16'h8AF0;
defparam \inst2|inst9|reg_q[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y71_N15
dffeas \inst2|inst9|reg_q[0] (
	.clk(\Gclock~inputclkctrl_outclk ),
	.d(\inst2|inst9|reg_q[0]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst9|reg_q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst9|reg_q[0] .is_wysiwyg = "true";
defparam \inst2|inst9|reg_q[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X81_Y73_N8
cycloneive_io_ibuf \ExponentB[2]~input (
	.i(ExponentB[2]),
	.ibar(gnd),
	.o(\ExponentB[2]~input_o ));
// synopsys translate_off
defparam \ExponentB[2]~input .bus_hold = "false";
defparam \ExponentB[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y71_N12
cycloneive_lcell_comb \inst2|inst1|gen_reg:2:bit_inst|int_q~feeder (
// Equation(s):
// \inst2|inst1|gen_reg:2:bit_inst|int_q~feeder_combout  = \ExponentB[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ExponentB[2]~input_o ),
	.cin(gnd),
	.combout(\inst2|inst1|gen_reg:2:bit_inst|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst1|gen_reg:2:bit_inst|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst2|inst1|gen_reg:2:bit_inst|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y71_N13
dffeas \inst2|inst1|gen_reg:2:bit_inst|int_q (
	.clk(\Gclock~inputclkctrl_outclk ),
	.d(\inst2|inst1|gen_reg:2:bit_inst|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst|FF0|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst1|gen_reg:2:bit_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst1|gen_reg:2:bit_inst|int_q .is_wysiwyg = "true";
defparam \inst2|inst1|gen_reg:2:bit_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X79_Y73_N8
cycloneive_io_ibuf \ExponentA[2]~input (
	.i(ExponentA[2]),
	.ibar(gnd),
	.o(\ExponentA[2]~input_o ));
// synopsys translate_off
defparam \ExponentA[2]~input .bus_hold = "false";
defparam \ExponentA[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X76_Y71_N15
dffeas \inst2|inst|gen_reg:2:bit_inst|int_q (
	.clk(\Gclock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ExponentA[2]~input_o ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\inst|FF0|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst|gen_reg:2:bit_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst|gen_reg:2:bit_inst|int_q .is_wysiwyg = "true";
defparam \inst2|inst|gen_reg:2:bit_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y73_N8
cycloneive_io_ibuf \ExponentB[1]~input (
	.i(ExponentB[1]),
	.ibar(gnd),
	.o(\ExponentB[1]~input_o ));
// synopsys translate_off
defparam \ExponentB[1]~input .bus_hold = "false";
defparam \ExponentB[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X77_Y71_N19
dffeas \inst2|inst1|gen_reg:1:bit_inst|int_q (
	.clk(\Gclock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ExponentB[1]~input_o ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\inst|FF0|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst1|gen_reg:1:bit_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst1|gen_reg:1:bit_inst|int_q .is_wysiwyg = "true";
defparam \inst2|inst1|gen_reg:1:bit_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X87_Y73_N1
cycloneive_io_ibuf \ExponentA[1]~input (
	.i(ExponentA[1]),
	.ibar(gnd),
	.o(\ExponentA[1]~input_o ));
// synopsys translate_off
defparam \ExponentA[1]~input .bus_hold = "false";
defparam \ExponentA[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X77_Y71_N21
dffeas \inst2|inst|gen_reg:1:bit_inst|int_q (
	.clk(\Gclock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ExponentA[1]~input_o ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\inst|FF0|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst|gen_reg:1:bit_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst|gen_reg:1:bit_inst|int_q .is_wysiwyg = "true";
defparam \inst2|inst|gen_reg:1:bit_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X85_Y73_N1
cycloneive_io_ibuf \ExponentA[0]~input (
	.i(ExponentA[0]),
	.ibar(gnd),
	.o(\ExponentA[0]~input_o ));
// synopsys translate_off
defparam \ExponentA[0]~input .bus_hold = "false";
defparam \ExponentA[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y71_N16
cycloneive_lcell_comb \inst2|inst|gen_reg:0:bit_inst|int_q~feeder (
// Equation(s):
// \inst2|inst|gen_reg:0:bit_inst|int_q~feeder_combout  = \ExponentA[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ExponentA[0]~input_o ),
	.cin(gnd),
	.combout(\inst2|inst|gen_reg:0:bit_inst|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|gen_reg:0:bit_inst|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst2|inst|gen_reg:0:bit_inst|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y71_N17
dffeas \inst2|inst|gen_reg:0:bit_inst|int_q (
	.clk(\Gclock~inputclkctrl_outclk ),
	.d(\inst2|inst|gen_reg:0:bit_inst|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst|FF0|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst|gen_reg:0:bit_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst|gen_reg:0:bit_inst|int_q .is_wysiwyg = "true";
defparam \inst2|inst|gen_reg:0:bit_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y71_N18
cycloneive_lcell_comb \inst2|inst67|gen_adder:1:add_inst|o_CarryOut~0 (
// Equation(s):
// \inst2|inst67|gen_adder:1:add_inst|o_CarryOut~0_combout  = (\inst2|inst1|gen_reg:1:bit_inst|int_q~q  & ((\inst2|inst|gen_reg:1:bit_inst|int_q~q ) # ((\inst2|inst1|gen_reg:0:bit_inst|int_q~q  & \inst2|inst|gen_reg:0:bit_inst|int_q~q )))) # 
// (!\inst2|inst1|gen_reg:1:bit_inst|int_q~q  & (\inst2|inst1|gen_reg:0:bit_inst|int_q~q  & (\inst2|inst|gen_reg:1:bit_inst|int_q~q  & \inst2|inst|gen_reg:0:bit_inst|int_q~q )))

	.dataa(\inst2|inst1|gen_reg:0:bit_inst|int_q~q ),
	.datab(\inst2|inst1|gen_reg:1:bit_inst|int_q~q ),
	.datac(\inst2|inst|gen_reg:1:bit_inst|int_q~q ),
	.datad(\inst2|inst|gen_reg:0:bit_inst|int_q~q ),
	.cin(gnd),
	.combout(\inst2|inst67|gen_adder:1:add_inst|o_CarryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst67|gen_adder:1:add_inst|o_CarryOut~0 .lut_mask = 16'hE8C0;
defparam \inst2|inst67|gen_adder:1:add_inst|o_CarryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y71_N10
cycloneive_lcell_comb \inst2|inst67|gen_adder:2:add_inst|o_Sum~0 (
// Equation(s):
// \inst2|inst67|gen_adder:2:add_inst|o_Sum~0_combout  = \inst2|inst1|gen_reg:2:bit_inst|int_q~q  $ (\inst2|inst|gen_reg:2:bit_inst|int_q~q  $ (\inst2|inst67|gen_adder:1:add_inst|o_CarryOut~0_combout ))

	.dataa(gnd),
	.datab(\inst2|inst1|gen_reg:2:bit_inst|int_q~q ),
	.datac(\inst2|inst|gen_reg:2:bit_inst|int_q~q ),
	.datad(\inst2|inst67|gen_adder:1:add_inst|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst67|gen_adder:2:add_inst|o_Sum~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst67|gen_adder:2:add_inst|o_Sum~0 .lut_mask = 16'hC33C;
defparam \inst2|inst67|gen_adder:2:add_inst|o_Sum~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y71_N11
dffeas \inst2|inst4|gen_reg:2:bit_inst|int_q (
	.clk(\Gclock~inputclkctrl_outclk ),
	.d(\inst2|inst67|gen_adder:2:add_inst|o_Sum~0_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|FF1|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst4|gen_reg:2:bit_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst4|gen_reg:2:bit_inst|int_q .is_wysiwyg = "true";
defparam \inst2|inst4|gen_reg:2:bit_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X81_Y73_N1
cycloneive_io_ibuf \ExponentB[0]~input (
	.i(ExponentB[0]),
	.ibar(gnd),
	.o(\ExponentB[0]~input_o ));
// synopsys translate_off
defparam \ExponentB[0]~input .bus_hold = "false";
defparam \ExponentB[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y71_N6
cycloneive_lcell_comb \inst2|inst1|gen_reg:0:bit_inst|int_q~feeder (
// Equation(s):
// \inst2|inst1|gen_reg:0:bit_inst|int_q~feeder_combout  = \ExponentB[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ExponentB[0]~input_o ),
	.cin(gnd),
	.combout(\inst2|inst1|gen_reg:0:bit_inst|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst1|gen_reg:0:bit_inst|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst2|inst1|gen_reg:0:bit_inst|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y71_N7
dffeas \inst2|inst1|gen_reg:0:bit_inst|int_q (
	.clk(\Gclock~inputclkctrl_outclk ),
	.d(\inst2|inst1|gen_reg:0:bit_inst|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst|FF0|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst1|gen_reg:0:bit_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst1|gen_reg:0:bit_inst|int_q .is_wysiwyg = "true";
defparam \inst2|inst1|gen_reg:0:bit_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y71_N24
cycloneive_lcell_comb \inst2|inst67|add0|o_Sum (
// Equation(s):
// \inst2|inst67|add0|o_Sum~combout  = \inst2|inst|gen_reg:0:bit_inst|int_q~q  $ (\inst2|inst1|gen_reg:0:bit_inst|int_q~q )

	.dataa(gnd),
	.datab(\inst2|inst|gen_reg:0:bit_inst|int_q~q ),
	.datac(gnd),
	.datad(\inst2|inst1|gen_reg:0:bit_inst|int_q~q ),
	.cin(gnd),
	.combout(\inst2|inst67|add0|o_Sum~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst67|add0|o_Sum .lut_mask = 16'h33CC;
defparam \inst2|inst67|add0|o_Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y71_N25
dffeas \inst2|inst4|gen_reg:0:bit_inst|int_q (
	.clk(\Gclock~inputclkctrl_outclk ),
	.d(\inst2|inst67|add0|o_Sum~combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|FF1|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst4|gen_reg:0:bit_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst4|gen_reg:0:bit_inst|int_q .is_wysiwyg = "true";
defparam \inst2|inst4|gen_reg:0:bit_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y71_N22
cycloneive_lcell_comb \inst2|inst5|gen_reg:0:bit_inst|int_q~feeder (
// Equation(s):
// \inst2|inst5|gen_reg:0:bit_inst|int_q~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|inst5|gen_reg:0:bit_inst|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst5|gen_reg:0:bit_inst|int_q~feeder .lut_mask = 16'hFFFF;
defparam \inst2|inst5|gen_reg:0:bit_inst|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y71_N23
dffeas \inst2|inst5|gen_reg:0:bit_inst|int_q (
	.clk(\Gclock~inputclkctrl_outclk ),
	.d(\inst2|inst5|gen_reg:0:bit_inst|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst|FF0|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst5|gen_reg:0:bit_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst5|gen_reg:0:bit_inst|int_q .is_wysiwyg = "true";
defparam \inst2|inst5|gen_reg:0:bit_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y71_N29
dffeas \inst2|inst6|gen_reg:5:ff_i|int_q (
	.clk(\Gclock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|inst5|gen_reg:0:bit_inst|int_q~q ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|FF1|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst6|gen_reg:5:ff_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst6|gen_reg:5:ff_i|int_q .is_wysiwyg = "true";
defparam \inst2|inst6|gen_reg:5:ff_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y71_N28
cycloneive_lcell_comb \inst2|inst7|gen_adder:2:add_inst|int_CarryOut1 (
// Equation(s):
// \inst2|inst7|gen_adder:2:add_inst|int_CarryOut1~combout  = (\inst2|inst4|gen_reg:1:bit_inst|int_q~q  & (((!\inst|FF2|int_q~q ) # (!\inst2|inst6|gen_reg:5:ff_i|int_q~q )) # (!\inst2|inst4|gen_reg:0:bit_inst|int_q~q ))) # 
// (!\inst2|inst4|gen_reg:1:bit_inst|int_q~q  & ((\inst2|inst4|gen_reg:0:bit_inst|int_q~q ) # ((\inst2|inst6|gen_reg:5:ff_i|int_q~q ) # (\inst|FF2|int_q~q ))))

	.dataa(\inst2|inst4|gen_reg:1:bit_inst|int_q~q ),
	.datab(\inst2|inst4|gen_reg:0:bit_inst|int_q~q ),
	.datac(\inst2|inst6|gen_reg:5:ff_i|int_q~q ),
	.datad(\inst|FF2|int_q~q ),
	.cin(gnd),
	.combout(\inst2|inst7|gen_adder:2:add_inst|int_CarryOut1~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst7|gen_adder:2:add_inst|int_CarryOut1 .lut_mask = 16'h7FFE;
defparam \inst2|inst7|gen_adder:2:add_inst|int_CarryOut1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y71_N0
cycloneive_lcell_comb \inst2|inst9|reg_q~11 (
// Equation(s):
// \inst2|inst9|reg_q~11_combout  = (\inst2|inst9|reg_q~10_combout ) # ((\inst|FF2|int_q~q  & (\inst2|inst4|gen_reg:2:bit_inst|int_q~q  $ (!\inst2|inst7|gen_adder:2:add_inst|int_CarryOut1~combout ))))

	.dataa(\inst2|inst9|reg_q~10_combout ),
	.datab(\inst|FF2|int_q~q ),
	.datac(\inst2|inst4|gen_reg:2:bit_inst|int_q~q ),
	.datad(\inst2|inst7|gen_adder:2:add_inst|int_CarryOut1~combout ),
	.cin(gnd),
	.combout(\inst2|inst9|reg_q~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst9|reg_q~11 .lut_mask = 16'hEAAE;
defparam \inst2|inst9|reg_q~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y71_N1
dffeas \inst2|inst9|reg_q[2] (
	.clk(\Gclock~inputclkctrl_outclk ),
	.d(\inst2|inst9|reg_q~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetBar~input_o ),
	.sload(gnd),
	.ena(\inst2|inst9|reg_q[5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst9|reg_q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst9|reg_q[2] .is_wysiwyg = "true";
defparam \inst2|inst9|reg_q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y71_N30
cycloneive_lcell_comb \inst2|inst9|u_inc|gen_adder:3:add_inst|int_CarryOut1 (
// Equation(s):
// \inst2|inst9|u_inc|gen_adder:3:add_inst|int_CarryOut1~combout  = \inst2|inst9|reg_q [3] $ (((\inst2|inst9|reg_q [1] & (\inst2|inst9|reg_q [0] & \inst2|inst9|reg_q [2]))))

	.dataa(\inst2|inst9|reg_q [1]),
	.datab(\inst2|inst9|reg_q [3]),
	.datac(\inst2|inst9|reg_q [0]),
	.datad(\inst2|inst9|reg_q [2]),
	.cin(gnd),
	.combout(\inst2|inst9|u_inc|gen_adder:3:add_inst|int_CarryOut1~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst9|u_inc|gen_adder:3:add_inst|int_CarryOut1 .lut_mask = 16'h6CCC;
defparam \inst2|inst9|u_inc|gen_adder:3:add_inst|int_CarryOut1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y71_N30
cycloneive_lcell_comb \inst2|inst67|gen_adder:1:add_inst|o_Sum~0 (
// Equation(s):
// \inst2|inst67|gen_adder:1:add_inst|o_Sum~0_combout  = \inst2|inst1|gen_reg:1:bit_inst|int_q~q  $ (\inst2|inst|gen_reg:1:bit_inst|int_q~q  $ (((\inst2|inst1|gen_reg:0:bit_inst|int_q~q  & \inst2|inst|gen_reg:0:bit_inst|int_q~q ))))

	.dataa(\inst2|inst1|gen_reg:0:bit_inst|int_q~q ),
	.datab(\inst2|inst1|gen_reg:1:bit_inst|int_q~q ),
	.datac(\inst2|inst|gen_reg:1:bit_inst|int_q~q ),
	.datad(\inst2|inst|gen_reg:0:bit_inst|int_q~q ),
	.cin(gnd),
	.combout(\inst2|inst67|gen_adder:1:add_inst|o_Sum~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst67|gen_adder:1:add_inst|o_Sum~0 .lut_mask = 16'h963C;
defparam \inst2|inst67|gen_adder:1:add_inst|o_Sum~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y71_N31
dffeas \inst2|inst4|gen_reg:1:bit_inst|int_q (
	.clk(\Gclock~inputclkctrl_outclk ),
	.d(\inst2|inst67|gen_adder:1:add_inst|o_Sum~0_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|FF1|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst4|gen_reg:1:bit_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst4|gen_reg:1:bit_inst|int_q .is_wysiwyg = "true";
defparam \inst2|inst4|gen_reg:1:bit_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y71_N8
cycloneive_lcell_comb \inst2|inst7|gen_adder:1:add_inst|o_CarryOut (
// Equation(s):
// \inst2|inst7|gen_adder:1:add_inst|o_CarryOut~combout  = (\inst|FF2|int_q~q  & (((\inst2|inst4|gen_reg:0:bit_inst|int_q~q  & \inst2|inst4|gen_reg:1:bit_inst|int_q~q )) # (!\inst2|inst6|gen_reg:5:ff_i|int_q~q ))) # (!\inst|FF2|int_q~q  & 
// (!\inst2|inst6|gen_reg:5:ff_i|int_q~q  & ((\inst2|inst4|gen_reg:0:bit_inst|int_q~q ) # (\inst2|inst4|gen_reg:1:bit_inst|int_q~q ))))

	.dataa(\inst|FF2|int_q~q ),
	.datab(\inst2|inst4|gen_reg:0:bit_inst|int_q~q ),
	.datac(\inst2|inst4|gen_reg:1:bit_inst|int_q~q ),
	.datad(\inst2|inst6|gen_reg:5:ff_i|int_q~q ),
	.cin(gnd),
	.combout(\inst2|inst7|gen_adder:1:add_inst|o_CarryOut~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst7|gen_adder:1:add_inst|o_CarryOut .lut_mask = 16'h80FE;
defparam \inst2|inst7|gen_adder:1:add_inst|o_CarryOut .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X81_Y73_N15
cycloneive_io_ibuf \ExponentA[3]~input (
	.i(ExponentA[3]),
	.ibar(gnd),
	.o(\ExponentA[3]~input_o ));
// synopsys translate_off
defparam \ExponentA[3]~input .bus_hold = "false";
defparam \ExponentA[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X77_Y71_N9
dffeas \inst2|inst|gen_reg:3:bit_inst|int_q (
	.clk(\Gclock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ExponentA[3]~input_o ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\inst|FF0|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst|gen_reg:3:bit_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst|gen_reg:3:bit_inst|int_q .is_wysiwyg = "true";
defparam \inst2|inst|gen_reg:3:bit_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y71_N14
cycloneive_lcell_comb \inst2|inst67|gen_adder:2:add_inst|o_CarryOut~0 (
// Equation(s):
// \inst2|inst67|gen_adder:2:add_inst|o_CarryOut~0_combout  = (\inst2|inst1|gen_reg:2:bit_inst|int_q~q  & ((\inst2|inst|gen_reg:2:bit_inst|int_q~q ) # (\inst2|inst67|gen_adder:1:add_inst|o_CarryOut~0_combout ))) # (!\inst2|inst1|gen_reg:2:bit_inst|int_q~q  & 
// (\inst2|inst|gen_reg:2:bit_inst|int_q~q  & \inst2|inst67|gen_adder:1:add_inst|o_CarryOut~0_combout ))

	.dataa(gnd),
	.datab(\inst2|inst1|gen_reg:2:bit_inst|int_q~q ),
	.datac(\inst2|inst|gen_reg:2:bit_inst|int_q~q ),
	.datad(\inst2|inst67|gen_adder:1:add_inst|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst67|gen_adder:2:add_inst|o_CarryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst67|gen_adder:2:add_inst|o_CarryOut~0 .lut_mask = 16'hFCC0;
defparam \inst2|inst67|gen_adder:2:add_inst|o_CarryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y71_N24
cycloneive_lcell_comb \inst2|inst67|gen_adder:3:add_inst|o_Sum (
// Equation(s):
// \inst2|inst67|gen_adder:3:add_inst|o_Sum~combout  = \inst2|inst1|gen_reg:3:bit_inst|int_q~q  $ (\inst2|inst|gen_reg:3:bit_inst|int_q~q  $ (\inst2|inst67|gen_adder:2:add_inst|o_CarryOut~0_combout ))

	.dataa(\inst2|inst1|gen_reg:3:bit_inst|int_q~q ),
	.datab(gnd),
	.datac(\inst2|inst|gen_reg:3:bit_inst|int_q~q ),
	.datad(\inst2|inst67|gen_adder:2:add_inst|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst67|gen_adder:3:add_inst|o_Sum~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst67|gen_adder:3:add_inst|o_Sum .lut_mask = 16'hA55A;
defparam \inst2|inst67|gen_adder:3:add_inst|o_Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y71_N25
dffeas \inst2|inst4|gen_reg:3:bit_inst|int_q (
	.clk(\Gclock~inputclkctrl_outclk ),
	.d(\inst2|inst67|gen_adder:3:add_inst|o_Sum~combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|FF1|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst4|gen_reg:3:bit_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst4|gen_reg:3:bit_inst|int_q .is_wysiwyg = "true";
defparam \inst2|inst4|gen_reg:3:bit_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y71_N2
cycloneive_lcell_comb \inst2|inst7|gen_adder:3:add_inst|o_Sum (
// Equation(s):
// \inst2|inst7|gen_adder:3:add_inst|o_Sum~combout  = \inst2|inst4|gen_reg:3:bit_inst|int_q~q  $ (((\inst2|inst4|gen_reg:2:bit_inst|int_q~q  & ((!\inst2|inst7|gen_adder:1:add_inst|o_CarryOut~combout ) # (!\inst2|inst6|gen_reg:5:ff_i|int_q~q ))) # 
// (!\inst2|inst4|gen_reg:2:bit_inst|int_q~q  & ((\inst2|inst6|gen_reg:5:ff_i|int_q~q ) # (\inst2|inst7|gen_adder:1:add_inst|o_CarryOut~combout )))))

	.dataa(\inst2|inst4|gen_reg:2:bit_inst|int_q~q ),
	.datab(\inst2|inst6|gen_reg:5:ff_i|int_q~q ),
	.datac(\inst2|inst7|gen_adder:1:add_inst|o_CarryOut~combout ),
	.datad(\inst2|inst4|gen_reg:3:bit_inst|int_q~q ),
	.cin(gnd),
	.combout(\inst2|inst7|gen_adder:3:add_inst|o_Sum~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst7|gen_adder:3:add_inst|o_Sum .lut_mask = 16'h817E;
defparam \inst2|inst7|gen_adder:3:add_inst|o_Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y71_N18
cycloneive_lcell_comb \inst2|inst9|reg_q~9 (
// Equation(s):
// \inst2|inst9|reg_q~9_combout  = (\inst|FF2|int_q~q  & ((!\inst2|inst7|gen_adder:3:add_inst|o_Sum~combout ))) # (!\inst|FF2|int_q~q  & (\inst2|inst9|u_inc|gen_adder:3:add_inst|int_CarryOut1~combout ))

	.dataa(gnd),
	.datab(\inst|FF2|int_q~q ),
	.datac(\inst2|inst9|u_inc|gen_adder:3:add_inst|int_CarryOut1~combout ),
	.datad(\inst2|inst7|gen_adder:3:add_inst|o_Sum~combout ),
	.cin(gnd),
	.combout(\inst2|inst9|reg_q~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst9|reg_q~9 .lut_mask = 16'h30FC;
defparam \inst2|inst9|reg_q~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y71_N19
dffeas \inst2|inst9|reg_q[3] (
	.clk(\Gclock~inputclkctrl_outclk ),
	.d(\inst2|inst9|reg_q~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetBar~input_o ),
	.sload(gnd),
	.ena(\inst2|inst9|reg_q[5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst9|reg_q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst9|reg_q[3] .is_wysiwyg = "true";
defparam \inst2|inst9|reg_q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y71_N24
cycloneive_lcell_comb \inst2|inst9|u_inc|gen_adder:3:add_inst|int_CarryOut3 (
// Equation(s):
// \inst2|inst9|u_inc|gen_adder:3:add_inst|int_CarryOut3~combout  = (\inst2|inst9|reg_q [1] & (\inst2|inst9|reg_q [3] & (\inst2|inst9|reg_q [0] & \inst2|inst9|reg_q [2])))

	.dataa(\inst2|inst9|reg_q [1]),
	.datab(\inst2|inst9|reg_q [3]),
	.datac(\inst2|inst9|reg_q [0]),
	.datad(\inst2|inst9|reg_q [2]),
	.cin(gnd),
	.combout(\inst2|inst9|u_inc|gen_adder:3:add_inst|int_CarryOut3~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst9|u_inc|gen_adder:3:add_inst|int_CarryOut3 .lut_mask = 16'h8000;
defparam \inst2|inst9|u_inc|gen_adder:3:add_inst|int_CarryOut3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y71_N4
cycloneive_lcell_comb \inst2|inst9|reg_q~8 (
// Equation(s):
// \inst2|inst9|reg_q~8_combout  = (\inst2|inst9|reg_q~7_combout ) # ((!\inst|FF2|int_q~q  & (\inst2|inst9|reg_q [4] $ (\inst2|inst9|u_inc|gen_adder:3:add_inst|int_CarryOut3~combout ))))

	.dataa(\inst2|inst9|reg_q~7_combout ),
	.datab(\inst|FF2|int_q~q ),
	.datac(\inst2|inst9|reg_q [4]),
	.datad(\inst2|inst9|u_inc|gen_adder:3:add_inst|int_CarryOut3~combout ),
	.cin(gnd),
	.combout(\inst2|inst9|reg_q~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst9|reg_q~8 .lut_mask = 16'hABBA;
defparam \inst2|inst9|reg_q~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y71_N5
dffeas \inst2|inst9|reg_q[4] (
	.clk(\Gclock~inputclkctrl_outclk ),
	.d(\inst2|inst9|reg_q~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetBar~input_o ),
	.sload(gnd),
	.ena(\inst2|inst9|reg_q[5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst9|reg_q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst9|reg_q[4] .is_wysiwyg = "true";
defparam \inst2|inst9|reg_q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y71_N22
cycloneive_lcell_comb \inst2|inst9|reg_q~4 (
// Equation(s):
// \inst2|inst9|reg_q~4_combout  = (!\inst|FF2|int_q~q  & (\inst2|inst9|reg_q [5] $ (((\inst2|inst9|reg_q [4] & \inst2|inst9|u_inc|gen_adder:3:add_inst|int_CarryOut3~combout )))))

	.dataa(\inst2|inst9|reg_q [5]),
	.datab(\inst2|inst9|reg_q [4]),
	.datac(\inst|FF2|int_q~q ),
	.datad(\inst2|inst9|u_inc|gen_adder:3:add_inst|int_CarryOut3~combout ),
	.cin(gnd),
	.combout(\inst2|inst9|reg_q~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst9|reg_q~4 .lut_mask = 16'h060A;
defparam \inst2|inst9|reg_q~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X87_Y73_N8
cycloneive_io_ibuf \ExponentA[4]~input (
	.i(ExponentA[4]),
	.ibar(gnd),
	.o(\ExponentA[4]~input_o ));
// synopsys translate_off
defparam \ExponentA[4]~input .bus_hold = "false";
defparam \ExponentA[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y71_N4
cycloneive_lcell_comb \inst2|inst|gen_reg:4:bit_inst|int_q~feeder (
// Equation(s):
// \inst2|inst|gen_reg:4:bit_inst|int_q~feeder_combout  = \ExponentA[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ExponentA[4]~input_o ),
	.cin(gnd),
	.combout(\inst2|inst|gen_reg:4:bit_inst|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|gen_reg:4:bit_inst|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst2|inst|gen_reg:4:bit_inst|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y71_N5
dffeas \inst2|inst|gen_reg:4:bit_inst|int_q (
	.clk(\Gclock~inputclkctrl_outclk ),
	.d(\inst2|inst|gen_reg:4:bit_inst|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst|FF0|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst|gen_reg:4:bit_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst|gen_reg:4:bit_inst|int_q .is_wysiwyg = "true";
defparam \inst2|inst|gen_reg:4:bit_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y71_N28
cycloneive_lcell_comb \inst2|inst67|gen_adder:3:add_inst|o_CarryOut~0 (
// Equation(s):
// \inst2|inst67|gen_adder:3:add_inst|o_CarryOut~0_combout  = (\inst2|inst1|gen_reg:3:bit_inst|int_q~q  & ((\inst2|inst|gen_reg:3:bit_inst|int_q~q ) # (\inst2|inst67|gen_adder:2:add_inst|o_CarryOut~0_combout ))) # (!\inst2|inst1|gen_reg:3:bit_inst|int_q~q  & 
// (\inst2|inst|gen_reg:3:bit_inst|int_q~q  & \inst2|inst67|gen_adder:2:add_inst|o_CarryOut~0_combout ))

	.dataa(\inst2|inst1|gen_reg:3:bit_inst|int_q~q ),
	.datab(\inst2|inst|gen_reg:3:bit_inst|int_q~q ),
	.datac(gnd),
	.datad(\inst2|inst67|gen_adder:2:add_inst|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst67|gen_adder:3:add_inst|o_CarryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst67|gen_adder:3:add_inst|o_CarryOut~0 .lut_mask = 16'hEE88;
defparam \inst2|inst67|gen_adder:3:add_inst|o_CarryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y71_N10
cycloneive_lcell_comb \inst2|inst67|gen_adder:4:add_inst|o_Sum (
// Equation(s):
// \inst2|inst67|gen_adder:4:add_inst|o_Sum~combout  = \inst2|inst1|gen_reg:4:bit_inst|int_q~q  $ (\inst2|inst|gen_reg:4:bit_inst|int_q~q  $ (\inst2|inst67|gen_adder:3:add_inst|o_CarryOut~0_combout ))

	.dataa(\inst2|inst1|gen_reg:4:bit_inst|int_q~q ),
	.datab(gnd),
	.datac(\inst2|inst|gen_reg:4:bit_inst|int_q~q ),
	.datad(\inst2|inst67|gen_adder:3:add_inst|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst67|gen_adder:4:add_inst|o_Sum~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst67|gen_adder:4:add_inst|o_Sum .lut_mask = 16'hA55A;
defparam \inst2|inst67|gen_adder:4:add_inst|o_Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y71_N11
dffeas \inst2|inst4|gen_reg:4:bit_inst|int_q (
	.clk(\Gclock~inputclkctrl_outclk ),
	.d(\inst2|inst67|gen_adder:4:add_inst|o_Sum~combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|FF1|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst4|gen_reg:4:bit_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst4|gen_reg:4:bit_inst|int_q .is_wysiwyg = "true";
defparam \inst2|inst4|gen_reg:4:bit_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y71_N0
cycloneive_lcell_comb \inst2|inst67|gen_adder:5:add_inst|o_Sum (
// Equation(s):
// \inst2|inst67|gen_adder:5:add_inst|o_Sum~combout  = \inst2|inst67|gen_adder:4:add_inst|o_CarryOut~0_combout  $ (\inst2|inst|gen_reg:5:bit_inst|int_q~q  $ (\inst2|inst1|gen_reg:5:bit_inst|int_q~q ))

	.dataa(\inst2|inst67|gen_adder:4:add_inst|o_CarryOut~0_combout ),
	.datab(\inst2|inst|gen_reg:5:bit_inst|int_q~q ),
	.datac(\inst2|inst1|gen_reg:5:bit_inst|int_q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|inst67|gen_adder:5:add_inst|o_Sum~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst67|gen_adder:5:add_inst|o_Sum .lut_mask = 16'h9696;
defparam \inst2|inst67|gen_adder:5:add_inst|o_Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y71_N1
dffeas \inst2|inst4|gen_reg:5:bit_inst|int_q (
	.clk(\Gclock~inputclkctrl_outclk ),
	.d(\inst2|inst67|gen_adder:5:add_inst|o_Sum~combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|FF1|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst4|gen_reg:5:bit_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst4|gen_reg:5:bit_inst|int_q .is_wysiwyg = "true";
defparam \inst2|inst4|gen_reg:5:bit_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y71_N4
cycloneive_lcell_comb \inst2|inst7|gen_adder:5:add_inst|o_Sum (
// Equation(s):
// \inst2|inst7|gen_adder:5:add_inst|o_Sum~combout  = \inst2|inst4|gen_reg:5:bit_inst|int_q~q  $ (((\inst2|inst7|gen_adder:3:add_inst|o_CarryOut~combout  & ((!\inst2|inst4|gen_reg:4:bit_inst|int_q~q ) # (!\inst2|inst6|gen_reg:5:ff_i|int_q~q ))) # 
// (!\inst2|inst7|gen_adder:3:add_inst|o_CarryOut~combout  & ((\inst2|inst6|gen_reg:5:ff_i|int_q~q ) # (\inst2|inst4|gen_reg:4:bit_inst|int_q~q )))))

	.dataa(\inst2|inst7|gen_adder:3:add_inst|o_CarryOut~combout ),
	.datab(\inst2|inst6|gen_reg:5:ff_i|int_q~q ),
	.datac(\inst2|inst4|gen_reg:4:bit_inst|int_q~q ),
	.datad(\inst2|inst4|gen_reg:5:bit_inst|int_q~q ),
	.cin(gnd),
	.combout(\inst2|inst7|gen_adder:5:add_inst|o_Sum~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst7|gen_adder:5:add_inst|o_Sum .lut_mask = 16'h817E;
defparam \inst2|inst7|gen_adder:5:add_inst|o_Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y71_N26
cycloneive_lcell_comb \inst2|inst9|reg_q~5 (
// Equation(s):
// \inst2|inst9|reg_q~5_combout  = (\inst2|inst9|reg_q~4_combout ) # ((\inst|FF2|int_q~q  & !\inst2|inst7|gen_adder:5:add_inst|o_Sum~combout ))

	.dataa(gnd),
	.datab(\inst|FF2|int_q~q ),
	.datac(\inst2|inst9|reg_q~4_combout ),
	.datad(\inst2|inst7|gen_adder:5:add_inst|o_Sum~combout ),
	.cin(gnd),
	.combout(\inst2|inst9|reg_q~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst9|reg_q~5 .lut_mask = 16'hF0FC;
defparam \inst2|inst9|reg_q~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y71_N27
dffeas \inst2|inst9|reg_q[5] (
	.clk(\Gclock~inputclkctrl_outclk ),
	.d(\inst2|inst9|reg_q~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetBar~input_o ),
	.sload(gnd),
	.ena(\inst2|inst9|reg_q[5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst9|reg_q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst9|reg_q[5] .is_wysiwyg = "true";
defparam \inst2|inst9|reg_q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y71_N2
cycloneive_lcell_comb \inst2|inst9|reg_q~0 (
// Equation(s):
// \inst2|inst9|reg_q~0_combout  = (\inst|FF3|int_q~q  & (\inst2|inst9|reg_q [4] & (\inst2|inst9|reg_q [5] & \inst2|inst9|u_inc|gen_adder:3:add_inst|int_CarryOut3~combout )))

	.dataa(\inst|FF3|int_q~q ),
	.datab(\inst2|inst9|reg_q [4]),
	.datac(\inst2|inst9|reg_q [5]),
	.datad(\inst2|inst9|u_inc|gen_adder:3:add_inst|int_CarryOut3~combout ),
	.cin(gnd),
	.combout(\inst2|inst9|reg_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst9|reg_q~0 .lut_mask = 16'h8000;
defparam \inst2|inst9|reg_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y71_N20
cycloneive_lcell_comb \inst2|inst9|reg_q~1 (
// Equation(s):
// \inst2|inst9|reg_q~1_combout  = (!\inst|FF2|int_q~q  & (\inst2|inst9|reg_q [6] $ (\inst2|inst9|reg_q~0_combout )))

	.dataa(gnd),
	.datab(\inst2|inst9|reg_q [6]),
	.datac(\inst|FF2|int_q~q ),
	.datad(\inst2|inst9|reg_q~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst9|reg_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst9|reg_q~1 .lut_mask = 16'h030C;
defparam \inst2|inst9|reg_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y71_N28
cycloneive_lcell_comb \inst2|inst9|reg_q~3 (
// Equation(s):
// \inst2|inst9|reg_q~3_combout  = (\inst2|inst9|reg_q~1_combout ) # ((\inst|FF2|int_q~q  & (\inst2|inst9|reg_q~2_combout  $ (!\inst2|inst4|gen_reg:6:bit_inst|int_q~q ))))

	.dataa(\inst2|inst9|reg_q~2_combout ),
	.datab(\inst|FF2|int_q~q ),
	.datac(\inst2|inst4|gen_reg:6:bit_inst|int_q~q ),
	.datad(\inst2|inst9|reg_q~1_combout ),
	.cin(gnd),
	.combout(\inst2|inst9|reg_q~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst9|reg_q~3 .lut_mask = 16'hFF84;
defparam \inst2|inst9|reg_q~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y71_N29
dffeas \inst2|inst9|reg_q[6] (
	.clk(\Gclock~inputclkctrl_outclk ),
	.d(\inst2|inst9|reg_q~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetBar~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst9|reg_q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst9|reg_q[6] .is_wysiwyg = "true";
defparam \inst2|inst9|reg_q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y71_N16
cycloneive_lcell_comb \inst2|inst9|reg_q~12 (
// Equation(s):
// \inst2|inst9|reg_q~12_combout  = (\inst|FF2|int_q~q  & (\inst2|inst4|gen_reg:1:bit_inst|int_q~q  $ (((\inst2|inst4|gen_reg:0:bit_inst|int_q~q  & \inst2|inst6|gen_reg:5:ff_i|int_q~q )))))

	.dataa(\inst|FF2|int_q~q ),
	.datab(\inst2|inst4|gen_reg:0:bit_inst|int_q~q ),
	.datac(\inst2|inst4|gen_reg:1:bit_inst|int_q~q ),
	.datad(\inst2|inst6|gen_reg:5:ff_i|int_q~q ),
	.cin(gnd),
	.combout(\inst2|inst9|reg_q~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst9|reg_q~12 .lut_mask = 16'h28A0;
defparam \inst2|inst9|reg_q~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y71_N6
cycloneive_lcell_comb \inst2|inst9|reg_q~13 (
// Equation(s):
// \inst2|inst9|reg_q~13_combout  = (\inst2|inst9|reg_q~12_combout ) # ((!\inst|FF2|int_q~q  & (\inst2|inst9|reg_q [0] $ (\inst2|inst9|reg_q [1]))))

	.dataa(\inst2|inst9|reg_q [0]),
	.datab(\inst|FF2|int_q~q ),
	.datac(\inst2|inst9|reg_q [1]),
	.datad(\inst2|inst9|reg_q~12_combout ),
	.cin(gnd),
	.combout(\inst2|inst9|reg_q~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst9|reg_q~13 .lut_mask = 16'hFF12;
defparam \inst2|inst9|reg_q~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y71_N7
dffeas \inst2|inst9|reg_q[1] (
	.clk(\Gclock~inputclkctrl_outclk ),
	.d(\inst2|inst9|reg_q~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetBar~input_o ),
	.sload(gnd),
	.ena(\inst2|inst9|reg_q[5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst9|reg_q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst9|reg_q[1] .is_wysiwyg = "true";
defparam \inst2|inst9|reg_q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y58_N24
cycloneive_lcell_comb \inst2|inst25~1 (
// Equation(s):
// \inst2|inst25~1_combout  = (\inst|FF2|int_q~q  & ((\inst2|inst12|gen_rows:6:row_inst|gen_adder:8:add_inst|o_CarryOut~0_combout ) # (\inst2|inst12|gen_rows:7:row_inst|gen_adder:7:add_inst|o_CarryOut~0_combout )))

	.dataa(gnd),
	.datab(\inst|FF2|int_q~q ),
	.datac(\inst2|inst12|gen_rows:6:row_inst|gen_adder:8:add_inst|o_CarryOut~0_combout ),
	.datad(\inst2|inst12|gen_rows:7:row_inst|gen_adder:7:add_inst|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst25~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst25~1 .lut_mask = 16'hCCC0;
defparam \inst2|inst25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y58_N20
cycloneive_lcell_comb \inst2|inst13|G1~0 (
// Equation(s):
// \inst2|inst13|G1~0_combout  = (\inst|FF3|int_q~q ) # (\inst|FF2|int_q~q )

	.dataa(\inst|FF3|int_q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|FF2|int_q~q ),
	.cin(gnd),
	.combout(\inst2|inst13|G1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst13|G1~0 .lut_mask = 16'hFFAA;
defparam \inst2|inst13|G1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y58_N25
dffeas \inst2|inst13|MSB|int_q (
	.clk(\Gclock~inputclkctrl_outclk ),
	.d(\inst2|inst25~1_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|inst13|G1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst13|MSB|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst13|MSB|int_q .is_wysiwyg = "true";
defparam \inst2|inst13|MSB|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y58_N30
cycloneive_lcell_comb \inst2|inst13|G1~2 (
// Equation(s):
// \inst2|inst13|G1~2_combout  = (\inst2|inst13|G1~1_combout ) # ((\inst|FF2|int_q~q  & (\inst2|inst12|gen_rows:6:row_inst|gen_adder:8:add_inst|o_CarryOut~0_combout  $ (!\inst2|inst12|gen_rows:7:row_inst|gen_adder:7:add_inst|o_CarryOut~0_combout ))))

	.dataa(\inst2|inst13|G1~1_combout ),
	.datab(\inst|FF2|int_q~q ),
	.datac(\inst2|inst12|gen_rows:6:row_inst|gen_adder:8:add_inst|o_CarryOut~0_combout ),
	.datad(\inst2|inst12|gen_rows:7:row_inst|gen_adder:7:add_inst|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst13|G1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst13|G1~2 .lut_mask = 16'hEAAE;
defparam \inst2|inst13|G1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y58_N31
dffeas \inst2|inst13|G1:16:dFF_i|int_q (
	.clk(\Gclock~inputclkctrl_outclk ),
	.d(\inst2|inst13|G1~2_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|inst13|G1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst13|G1:16:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst13|G1:16:dFF_i|int_q .is_wysiwyg = "true";
defparam \inst2|inst13|G1:16:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y58_N20
cycloneive_lcell_comb \inst2|inst12|gen_rows:7:row_inst|gen_adder:7:add_inst|o_Sum (
// Equation(s):
// \inst2|inst12|gen_rows:7:row_inst|gen_adder:7:add_inst|o_Sum~combout  = \inst2|inst11|gen_reg:7:bit_inst|int_q~q  $ (\inst2|inst10|gen_reg:7:bit_inst|int_q~q  $ (\inst2|inst12|gen_rows:7:row_inst|gen_adder:6:add_inst|o_CarryOut~0_combout  $ 
// (\inst2|inst12|gen_rows:6:row_inst|gen_adder:8:add_inst|int_CarryOut1~combout )))

	.dataa(\inst2|inst11|gen_reg:7:bit_inst|int_q~q ),
	.datab(\inst2|inst10|gen_reg:7:bit_inst|int_q~q ),
	.datac(\inst2|inst12|gen_rows:7:row_inst|gen_adder:6:add_inst|o_CarryOut~0_combout ),
	.datad(\inst2|inst12|gen_rows:6:row_inst|gen_adder:8:add_inst|int_CarryOut1~combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:7:row_inst|gen_adder:7:add_inst|o_Sum~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:7:row_inst|gen_adder:7:add_inst|o_Sum .lut_mask = 16'h6996;
defparam \inst2|inst12|gen_rows:7:row_inst|gen_adder:7:add_inst|o_Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y58_N22
cycloneive_lcell_comb \inst2|inst13|G1~3 (
// Equation(s):
// \inst2|inst13|G1~3_combout  = (\inst|FF2|int_q~q  & ((\inst2|inst12|gen_rows:7:row_inst|gen_adder:7:add_inst|o_Sum~combout ) # ((\inst2|inst13|G1:16:dFF_i|int_q~q  & \inst|FF3|int_q~q )))) # (!\inst|FF2|int_q~q  & (\inst2|inst13|G1:16:dFF_i|int_q~q  & 
// (\inst|FF3|int_q~q )))

	.dataa(\inst|FF2|int_q~q ),
	.datab(\inst2|inst13|G1:16:dFF_i|int_q~q ),
	.datac(\inst|FF3|int_q~q ),
	.datad(\inst2|inst12|gen_rows:7:row_inst|gen_adder:7:add_inst|o_Sum~combout ),
	.cin(gnd),
	.combout(\inst2|inst13|G1~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst13|G1~3 .lut_mask = 16'hEAC0;
defparam \inst2|inst13|G1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y58_N23
dffeas \inst2|inst13|G1:15:dFF_i|int_q (
	.clk(\Gclock~inputclkctrl_outclk ),
	.d(\inst2|inst13|G1~3_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|inst13|G1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst13|G1:15:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst13|G1:15:dFF_i|int_q .is_wysiwyg = "true";
defparam \inst2|inst13|G1:15:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y58_N2
cycloneive_lcell_comb \inst2|inst12|gen_rows:7:row_inst|gen_adder:6:add_inst|o_Sum (
// Equation(s):
// \inst2|inst12|gen_rows:7:row_inst|gen_adder:6:add_inst|o_Sum~combout  = \inst2|inst12|pp[7][7]~combout  $ (\inst2|inst11|gen_reg:6:bit_inst|int_q~q  $ (\inst2|inst12|gen_rows:6:row_inst|gen_adder:7:add_inst|int_CarryOut1~combout  $ 
// (\inst2|inst12|gen_rows:7:row_inst|gen_adder:5:add_inst|o_CarryOut~0_combout )))

	.dataa(\inst2|inst12|pp[7][7]~combout ),
	.datab(\inst2|inst11|gen_reg:6:bit_inst|int_q~q ),
	.datac(\inst2|inst12|gen_rows:6:row_inst|gen_adder:7:add_inst|int_CarryOut1~combout ),
	.datad(\inst2|inst12|gen_rows:7:row_inst|gen_adder:5:add_inst|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:7:row_inst|gen_adder:6:add_inst|o_Sum~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:7:row_inst|gen_adder:6:add_inst|o_Sum .lut_mask = 16'h6996;
defparam \inst2|inst12|gen_rows:7:row_inst|gen_adder:6:add_inst|o_Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y58_N8
cycloneive_lcell_comb \inst2|inst13|G1~4 (
// Equation(s):
// \inst2|inst13|G1~4_combout  = (\inst|FF2|int_q~q  & ((\inst2|inst12|gen_rows:7:row_inst|gen_adder:6:add_inst|o_Sum~combout ) # ((\inst2|inst13|G1:15:dFF_i|int_q~q  & \inst|FF3|int_q~q )))) # (!\inst|FF2|int_q~q  & (\inst2|inst13|G1:15:dFF_i|int_q~q  & 
// (\inst|FF3|int_q~q )))

	.dataa(\inst|FF2|int_q~q ),
	.datab(\inst2|inst13|G1:15:dFF_i|int_q~q ),
	.datac(\inst|FF3|int_q~q ),
	.datad(\inst2|inst12|gen_rows:7:row_inst|gen_adder:6:add_inst|o_Sum~combout ),
	.cin(gnd),
	.combout(\inst2|inst13|G1~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst13|G1~4 .lut_mask = 16'hEAC0;
defparam \inst2|inst13|G1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y58_N9
dffeas \inst2|inst13|G1:14:dFF_i|int_q (
	.clk(\Gclock~inputclkctrl_outclk ),
	.d(\inst2|inst13|G1~4_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|inst13|G1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst13|G1:14:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst13|G1:14:dFF_i|int_q .is_wysiwyg = "true";
defparam \inst2|inst13|G1:14:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y58_N14
cycloneive_lcell_comb \inst2|inst12|pp[7][6] (
// Equation(s):
// \inst2|inst12|pp[7][6]~combout  = (\inst2|inst11|gen_reg:6:bit_inst|int_q~q  & \inst2|inst10|gen_reg:7:bit_inst|int_q~q )

	.dataa(\inst2|inst11|gen_reg:6:bit_inst|int_q~q ),
	.datab(gnd),
	.datac(\inst2|inst10|gen_reg:7:bit_inst|int_q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|inst12|pp[7][6]~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|pp[7][6] .lut_mask = 16'hA0A0;
defparam \inst2|inst12|pp[7][6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y58_N16
cycloneive_lcell_comb \inst2|inst12|gen_rows:7:row_inst|gen_adder:5:add_inst|o_Sum (
// Equation(s):
// \inst2|inst12|gen_rows:7:row_inst|gen_adder:5:add_inst|o_Sum~combout  = \inst2|inst11|gen_reg:5:bit_inst|int_q~q  $ (\inst2|inst12|pp[7][6]~combout  $ (\inst2|inst12|gen_rows:6:row_inst|gen_adder:6:add_inst|int_CarryOut1~combout  $ 
// (\inst2|inst12|gen_rows:7:row_inst|gen_adder:4:add_inst|o_CarryOut~0_combout )))

	.dataa(\inst2|inst11|gen_reg:5:bit_inst|int_q~q ),
	.datab(\inst2|inst12|pp[7][6]~combout ),
	.datac(\inst2|inst12|gen_rows:6:row_inst|gen_adder:6:add_inst|int_CarryOut1~combout ),
	.datad(\inst2|inst12|gen_rows:7:row_inst|gen_adder:4:add_inst|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:7:row_inst|gen_adder:5:add_inst|o_Sum~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:7:row_inst|gen_adder:5:add_inst|o_Sum .lut_mask = 16'h6996;
defparam \inst2|inst12|gen_rows:7:row_inst|gen_adder:5:add_inst|o_Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y58_N28
cycloneive_lcell_comb \inst2|inst13|G1~5 (
// Equation(s):
// \inst2|inst13|G1~5_combout  = (\inst|FF3|int_q~q  & ((\inst2|inst13|G1:14:dFF_i|int_q~q ) # ((\inst|FF2|int_q~q  & \inst2|inst12|gen_rows:7:row_inst|gen_adder:5:add_inst|o_Sum~combout )))) # (!\inst|FF3|int_q~q  & (\inst|FF2|int_q~q  & 
// ((\inst2|inst12|gen_rows:7:row_inst|gen_adder:5:add_inst|o_Sum~combout ))))

	.dataa(\inst|FF3|int_q~q ),
	.datab(\inst|FF2|int_q~q ),
	.datac(\inst2|inst13|G1:14:dFF_i|int_q~q ),
	.datad(\inst2|inst12|gen_rows:7:row_inst|gen_adder:5:add_inst|o_Sum~combout ),
	.cin(gnd),
	.combout(\inst2|inst13|G1~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst13|G1~5 .lut_mask = 16'hECA0;
defparam \inst2|inst13|G1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y58_N29
dffeas \inst2|inst13|G1:13:dFF_i|int_q (
	.clk(\Gclock~inputclkctrl_outclk ),
	.d(\inst2|inst13|G1~5_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|inst13|G1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst13|G1:13:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst13|G1:13:dFF_i|int_q .is_wysiwyg = "true";
defparam \inst2|inst13|G1:13:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y58_N2
cycloneive_lcell_comb \inst2|inst12|gen_rows:7:row_inst|gen_adder:4:add_inst|o_Sum (
// Equation(s):
// \inst2|inst12|gen_rows:7:row_inst|gen_adder:4:add_inst|o_Sum~combout  = \inst2|inst12|pp[7][5]~combout  $ (\inst2|inst11|gen_reg:4:bit_inst|int_q~q  $ (\inst2|inst12|gen_rows:6:row_inst|gen_adder:5:add_inst|int_CarryOut1~combout  $ 
// (\inst2|inst12|gen_rows:7:row_inst|gen_adder:3:add_inst|o_CarryOut~0_combout )))

	.dataa(\inst2|inst12|pp[7][5]~combout ),
	.datab(\inst2|inst11|gen_reg:4:bit_inst|int_q~q ),
	.datac(\inst2|inst12|gen_rows:6:row_inst|gen_adder:5:add_inst|int_CarryOut1~combout ),
	.datad(\inst2|inst12|gen_rows:7:row_inst|gen_adder:3:add_inst|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:7:row_inst|gen_adder:4:add_inst|o_Sum~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:7:row_inst|gen_adder:4:add_inst|o_Sum .lut_mask = 16'h6996;
defparam \inst2|inst12|gen_rows:7:row_inst|gen_adder:4:add_inst|o_Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y58_N10
cycloneive_lcell_comb \inst2|inst13|G1~6 (
// Equation(s):
// \inst2|inst13|G1~6_combout  = (\inst|FF3|int_q~q  & ((\inst2|inst13|G1:13:dFF_i|int_q~q ) # ((\inst|FF2|int_q~q  & \inst2|inst12|gen_rows:7:row_inst|gen_adder:4:add_inst|o_Sum~combout )))) # (!\inst|FF3|int_q~q  & (((\inst|FF2|int_q~q  & 
// \inst2|inst12|gen_rows:7:row_inst|gen_adder:4:add_inst|o_Sum~combout ))))

	.dataa(\inst|FF3|int_q~q ),
	.datab(\inst2|inst13|G1:13:dFF_i|int_q~q ),
	.datac(\inst|FF2|int_q~q ),
	.datad(\inst2|inst12|gen_rows:7:row_inst|gen_adder:4:add_inst|o_Sum~combout ),
	.cin(gnd),
	.combout(\inst2|inst13|G1~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst13|G1~6 .lut_mask = 16'hF888;
defparam \inst2|inst13|G1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y58_N11
dffeas \inst2|inst13|G1:12:dFF_i|int_q (
	.clk(\Gclock~inputclkctrl_outclk ),
	.d(\inst2|inst13|G1~6_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|inst13|G1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst13|G1:12:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst13|G1:12:dFF_i|int_q .is_wysiwyg = "true";
defparam \inst2|inst13|G1:12:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y58_N0
cycloneive_lcell_comb \inst2|inst12|gen_rows:7:row_inst|gen_adder:3:add_inst|o_Sum (
// Equation(s):
// \inst2|inst12|gen_rows:7:row_inst|gen_adder:3:add_inst|o_Sum~combout  = \inst2|inst11|gen_reg:3:bit_inst|int_q~q  $ (\inst2|inst12|pp[7][4]~combout  $ (\inst2|inst12|gen_rows:6:row_inst|gen_adder:4:add_inst|int_CarryOut1~combout  $ 
// (\inst2|inst12|gen_rows:7:row_inst|gen_adder:2:add_inst|o_CarryOut~0_combout )))

	.dataa(\inst2|inst11|gen_reg:3:bit_inst|int_q~q ),
	.datab(\inst2|inst12|pp[7][4]~combout ),
	.datac(\inst2|inst12|gen_rows:6:row_inst|gen_adder:4:add_inst|int_CarryOut1~combout ),
	.datad(\inst2|inst12|gen_rows:7:row_inst|gen_adder:2:add_inst|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:7:row_inst|gen_adder:3:add_inst|o_Sum~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:7:row_inst|gen_adder:3:add_inst|o_Sum .lut_mask = 16'h6996;
defparam \inst2|inst12|gen_rows:7:row_inst|gen_adder:3:add_inst|o_Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y58_N4
cycloneive_lcell_comb \inst2|inst13|G1~7 (
// Equation(s):
// \inst2|inst13|G1~7_combout  = (\inst|FF3|int_q~q  & ((\inst2|inst13|G1:12:dFF_i|int_q~q ) # ((\inst|FF2|int_q~q  & \inst2|inst12|gen_rows:7:row_inst|gen_adder:3:add_inst|o_Sum~combout )))) # (!\inst|FF3|int_q~q  & (\inst|FF2|int_q~q  & 
// ((\inst2|inst12|gen_rows:7:row_inst|gen_adder:3:add_inst|o_Sum~combout ))))

	.dataa(\inst|FF3|int_q~q ),
	.datab(\inst|FF2|int_q~q ),
	.datac(\inst2|inst13|G1:12:dFF_i|int_q~q ),
	.datad(\inst2|inst12|gen_rows:7:row_inst|gen_adder:3:add_inst|o_Sum~combout ),
	.cin(gnd),
	.combout(\inst2|inst13|G1~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst13|G1~7 .lut_mask = 16'hECA0;
defparam \inst2|inst13|G1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y58_N5
dffeas \inst2|inst13|G1:11:dFF_i|int_q (
	.clk(\Gclock~inputclkctrl_outclk ),
	.d(\inst2|inst13|G1~7_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|inst13|G1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst13|G1:11:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst13|G1:11:dFF_i|int_q .is_wysiwyg = "true";
defparam \inst2|inst13|G1:11:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y58_N26
cycloneive_lcell_comb \inst2|inst12|gen_rows:7:row_inst|gen_adder:2:add_inst|o_Sum (
// Equation(s):
// \inst2|inst12|gen_rows:7:row_inst|gen_adder:2:add_inst|o_Sum~combout  = \inst2|inst12|pp[7][3]~combout  $ (\inst2|inst12|gen_rows:6:row_inst|gen_adder:3:add_inst|int_CarryOut1~combout  $ (\inst2|inst11|gen_reg:2:bit_inst|int_q~q  $ 
// (\inst2|inst12|gen_rows:7:row_inst|gen_adder:1:add_inst|o_CarryOut~0_combout )))

	.dataa(\inst2|inst12|pp[7][3]~combout ),
	.datab(\inst2|inst12|gen_rows:6:row_inst|gen_adder:3:add_inst|int_CarryOut1~combout ),
	.datac(\inst2|inst11|gen_reg:2:bit_inst|int_q~q ),
	.datad(\inst2|inst12|gen_rows:7:row_inst|gen_adder:1:add_inst|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst12|gen_rows:7:row_inst|gen_adder:2:add_inst|o_Sum~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|gen_rows:7:row_inst|gen_adder:2:add_inst|o_Sum .lut_mask = 16'h6996;
defparam \inst2|inst12|gen_rows:7:row_inst|gen_adder:2:add_inst|o_Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y58_N6
cycloneive_lcell_comb \inst2|inst13|G1~8 (
// Equation(s):
// \inst2|inst13|G1~8_combout  = (\inst|FF3|int_q~q  & ((\inst2|inst13|G1:11:dFF_i|int_q~q ) # ((\inst2|inst12|gen_rows:7:row_inst|gen_adder:2:add_inst|o_Sum~combout  & \inst|FF2|int_q~q )))) # (!\inst|FF3|int_q~q  & 
// (((\inst2|inst12|gen_rows:7:row_inst|gen_adder:2:add_inst|o_Sum~combout  & \inst|FF2|int_q~q ))))

	.dataa(\inst|FF3|int_q~q ),
	.datab(\inst2|inst13|G1:11:dFF_i|int_q~q ),
	.datac(\inst2|inst12|gen_rows:7:row_inst|gen_adder:2:add_inst|o_Sum~combout ),
	.datad(\inst|FF2|int_q~q ),
	.cin(gnd),
	.combout(\inst2|inst13|G1~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst13|G1~8 .lut_mask = 16'hF888;
defparam \inst2|inst13|G1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y58_N7
dffeas \inst2|inst13|G1:10:dFF_i|int_q (
	.clk(\Gclock~inputclkctrl_outclk ),
	.d(\inst2|inst13|G1~8_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|inst13|G1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst13|G1:10:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst13|G1:10:dFF_i|int_q .is_wysiwyg = "true";
defparam \inst2|inst13|G1:10:dFF_i|int_q .power_up = "low";
// synopsys translate_on

assign SignOut = \SignOut~output_o ;

assign so = \so~output_o ;

assign s1 = \s1~output_o ;

assign s2 = \s2~output_o ;

assign s3 = \s3~output_o ;

assign s6 = \s6~output_o ;

assign s4 = \s4~output_o ;

assign overflow = \overflow~output_o ;

assign ExponentOut[6] = \ExponentOut[6]~output_o ;

assign ExponentOut[5] = \ExponentOut[5]~output_o ;

assign ExponentOut[4] = \ExponentOut[4]~output_o ;

assign ExponentOut[3] = \ExponentOut[3]~output_o ;

assign ExponentOut[2] = \ExponentOut[2]~output_o ;

assign ExponentOut[1] = \ExponentOut[1]~output_o ;

assign ExponentOut[0] = \ExponentOut[0]~output_o ;

assign MantissaOut[7] = \MantissaOut[7]~output_o ;

assign MantissaOut[6] = \MantissaOut[6]~output_o ;

assign MantissaOut[5] = \MantissaOut[5]~output_o ;

assign MantissaOut[4] = \MantissaOut[4]~output_o ;

assign MantissaOut[3] = \MantissaOut[3]~output_o ;

assign MantissaOut[2] = \MantissaOut[2]~output_o ;

assign MantissaOut[1] = \MantissaOut[1]~output_o ;

assign MantissaOut[0] = \MantissaOut[0]~output_o ;

endmodule
