<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>File&nbsp;GEM5&nbsp;Wrapper: クラス Sequencer</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- 作成： Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>メインページ</span></a></li>
      <li><a href="pages.html"><span>関連ページ</span></a></li>
      <li><a href="modules.html"><span>モジュール</span></a></li>
      <li><a href="namespaces.html"><span>ネームスペース</span></a></li>
      <li class="current"><a href="annotated.html"><span>クラス</span></a></li>
      <li><a href="files.html"><span>ファイル</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>構成</span></a></li>
      <li><a href="classes.html"><span>構成索引</span></a></li>
      <li><a href="hierarchy.html"><span>クラス階層</span></a></li>
      <li><a href="functions.html"><span>構成メンバ</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>クラス Sequencer</h1><!-- doxytag: class="Sequencer" --><!-- doxytag: inherits="Sequencer::RubyPort" -->
<p><code>#include &lt;<a class="el" href="Sequencer_8hh_source.html">Sequencer.hh</a>&gt;</code></p>
<div class="dynheader">
Sequencerに対する継承グラフ</div>
<div class="dynsection">
 <div class="center">
  <img src="classSequencer.gif" usemap="#Sequencer_map" alt=""/>
  <map id="Sequencer_map" name="Sequencer_map">
<area href="classSequencer_1_1RubyPort.html" alt="RubyPort" shape="rect" coords="105,224,200,248"/>
<area href="classMemObject.html" alt="MemObject" shape="rect" coords="105,168,200,192"/>
<area href="classClockedObject.html" alt="ClockedObject" shape="rect" coords="105,112,200,136"/>
<area href="classSimObject.html" alt="SimObject" shape="rect" coords="105,56,200,80"/>
<area href="classEventManager.html" alt="EventManager" shape="rect" coords="0,0,95,24"/>
<area href="classSerializable.html" alt="Serializable" shape="rect" coords="105,0,200,24"/>
<area href="classDrainable.html" alt="Drainable" shape="rect" coords="210,0,305,24"/>
</map>
 </div>
</div>

<p><a href="classSequencer-members.html">すべてのメンバ一覧</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>構成</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSequencer_1_1DMASequencer.html">DMASequencer</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSequencer_1_1RubyPort.html">RubyPort</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSequencer_1_1RubyPortProxy.html">RubyPortProxy</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSequencer_1_1RubySequencer.html">RubySequencer</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSequencer_1_1SequencerWakeupEvent.html">SequencerWakeupEvent</a></td></tr>
<tr><td colspan="2"><h2>Public 型</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef RubySequencerParams&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSequencer.html#a55b8bba242820df379c5d9139a854e5b">Params</a></td></tr>
<tr><td colspan="2"><h2>Public メソッド</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSequencer.html#a5f15f2d0a36488220062dc04ca597b6e">Sequencer</a> (const <a class="el" href="classSequencer.html#a55b8bba242820df379c5d9139a854e5b">Params</a> *)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSequencer.html#a33e9de4a3e9618f014e48385c51abe67">~Sequencer</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSequencer.html#ae674290a26ecbd622c5160e38e8a4fe9">wakeup</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSequencer.html#a5108f0f12fa601b4c6713ee79510ef83">printProgress</a> (std::ostream &amp;out) const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSequencer.html#a65880e61108132689a1bd769b9187fb7">resetStats</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSequencer.html#a208669cbc0bb1d52565956ca8c690c55">collateStats</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSequencer.html#a4dc637449366fcdfc4e764cdf12d9b11">regStats</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSequencer.html#a97f81494e28695a87ea2fdc0346ceb30">writeCallback</a> (const <a class="el" href="classAddress.html">Address</a> &amp;address, <a class="el" href="classDataBlock.html">DataBlock</a> &amp;data, const bool externalHit=false, const MachineType mach=MachineType_NUM, const <a class="el" href="classCycles.html">Cycles</a> initialRequestTime=<a class="el" href="classCycles.html">Cycles</a>(0), const <a class="el" href="classCycles.html">Cycles</a> forwardRequestTime=<a class="el" href="classCycles.html">Cycles</a>(0), const <a class="el" href="classCycles.html">Cycles</a> firstResponseTime=<a class="el" href="classCycles.html">Cycles</a>(0))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSequencer.html#a6b6826ba925b0aa2cad4601dcb8dd5ee">readCallback</a> (const <a class="el" href="classAddress.html">Address</a> &amp;address, <a class="el" href="classDataBlock.html">DataBlock</a> &amp;data, const bool externalHit=false, const MachineType mach=MachineType_NUM, const <a class="el" href="classCycles.html">Cycles</a> initialRequestTime=<a class="el" href="classCycles.html">Cycles</a>(0), const <a class="el" href="classCycles.html">Cycles</a> forwardRequestTime=<a class="el" href="classCycles.html">Cycles</a>(0), const <a class="el" href="classCycles.html">Cycles</a> firstResponseTime=<a class="el" href="classCycles.html">Cycles</a>(0))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">RequestStatus&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSequencer.html#a23de6e3fbb2362f4410d435e3600d0f7">makeRequest</a> (<a class="el" href="classPacket.html">PacketPtr</a> pkt)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSequencer.html#ac6e61de369e994009e36f344f99c15ad">empty</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSequencer.html#ae47593dc86baa86bf047ad1fbcdcceed">outstandingCount</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSequencer.html#a11ce018fbd3aa89624b06dbdafbd4ef9">isDeadlockEventScheduled</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSequencer.html#a7c9a8861621a62055761f47310814762">descheduleDeadlockEvent</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSequencer.html#ac55fe386a101fbae38c716067c9966a0">print</a> (std::ostream &amp;out) const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSequencer.html#a381b1e1191b76356f0a37f22b3d19c52">checkCoherence</a> (const <a class="el" href="classAddress.html">Address</a> &amp;address)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSequencer.html#a2e67c7ecd7fa83154e841e80a502130d">markRemoved</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSequencer.html#a525e0db39943b198c53fc6e8356f6050">removeRequest</a> (<a class="el" href="structSequencerRequest.html">SequencerRequest</a> *request)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSequencer.html#a3af79aeefd596a230ebc3a579fcc3fb1">evictionCallback</a> (const <a class="el" href="classAddress.html">Address</a> &amp;address)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSequencer.html#ab328ca1fdc98e525561d4fc99de4757c">invalidateSC</a> (const <a class="el" href="classAddress.html">Address</a> &amp;address)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSequencer.html#a2fa76b7c47843db1ca8a852a1b4fdb49">recordRequestType</a> (SequencerRequestType requestType)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Histogram.html">Stats::Histogram</a> &amp;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSequencer.html#aad0db21fdf9ff4bdf60a45e0eea9ef12">getOutstandReqHist</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Histogram.html">Stats::Histogram</a> &amp;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSequencer.html#ac46dd25fc33d37a54c700053c1f79314">getLatencyHist</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Histogram.html">Stats::Histogram</a> &amp;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSequencer.html#ad93cd72a0644b8593762e57de8dcaef3">getTypeLatencyHist</a> (<a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> t)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Histogram.html">Stats::Histogram</a> &amp;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSequencer.html#a60d594e19c05f710687dabeccab69cb4">getHitLatencyHist</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Histogram.html">Stats::Histogram</a> &amp;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSequencer.html#a4996199be67d053287bec8a2fa742ee0">getHitTypeLatencyHist</a> (<a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> t)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Histogram.html">Stats::Histogram</a> &amp;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSequencer.html#a1923ce01b6ae7bce28ca59c6df159058">getHitMachLatencyHist</a> (<a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> t)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Histogram.html">Stats::Histogram</a> &amp;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSequencer.html#a7d6dd3224cae81bef46bd66b8923f3ca">getHitTypeMachLatencyHist</a> (<a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> r, <a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> t)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Histogram.html">Stats::Histogram</a> &amp;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSequencer.html#ac9bb113b7a017a3530b476b4a6a86995">getMissLatencyHist</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Histogram.html">Stats::Histogram</a> &amp;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSequencer.html#acca7e48b22f04eb014984ab493afe1e0">getMissTypeLatencyHist</a> (<a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> t)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Histogram.html">Stats::Histogram</a> &amp;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSequencer.html#a3ebf605b76407a53e0c62c2578cc7248">getMissMachLatencyHist</a> (<a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> t) const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Histogram.html">Stats::Histogram</a> &amp;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSequencer.html#a72d6c50e8af0a27e656f731aa0196daa">getMissTypeMachLatencyHist</a> (<a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> r, <a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> t) const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Histogram.html">Stats::Histogram</a> &amp;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSequencer.html#a27018ff7465a95b74e4271af0669d480">getIssueToInitialDelayHist</a> (<a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> t) const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Histogram.html">Stats::Histogram</a> &amp;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSequencer.html#a56ef3b1fa82226933191e723ad52cf12">getInitialToForwardDelayHist</a> (const MachineType t) const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Histogram.html">Stats::Histogram</a> &amp;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSequencer.html#a39c21f2486b1d7dc3ca2a11ddf5378ce">getForwardRequestToFirstResponseHist</a> (const MachineType t) const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Histogram.html">Stats::Histogram</a> &amp;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSequencer.html#a9f0e5366d9f6881645645f94fa07f5df">getFirstResponseToCompletionDelayHist</a> (const MachineType t) const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespaceStats.html#ac35128c026c72bb36af9cea00774e8a6">Stats::Counter</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSequencer.html#a24bd4dceacbe5dac96e549c7b1b42717">getIncompleteTimes</a> (const MachineType t) const </td></tr>
<tr><td colspan="2"><h2>Private 型</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef m5::hash_map&lt; <a class="el" href="classAddress.html">Address</a>, <br class="typebreak"/>
<a class="el" href="structSequencerRequest.html">SequencerRequest</a> * &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSequencer.html#ab8b07c7968ec41f243eeb0c53e459bb8">RequestTable</a></td></tr>
<tr><td colspan="2"><h2>Private メソッド</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSequencer.html#adf180308d81a9eade08f190a0b220c6d">issueRequest</a> (<a class="el" href="classPacket.html">PacketPtr</a> pkt, RubyRequestType <a class="el" href="classSequencer_1_1RubyPort.html#acce15679d830831b0bbe8ebc2a60b2ca">type</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSequencer.html#ae5b978643179033488a1153899c085e5">hitCallback</a> (<a class="el" href="structSequencerRequest.html">SequencerRequest</a> *request, <a class="el" href="classDataBlock.html">DataBlock</a> &amp;data, bool llscSuccess, const MachineType mach, const bool externalHit, const <a class="el" href="classCycles.html">Cycles</a> initialRequestTime, const <a class="el" href="classCycles.html">Cycles</a> forwardRequestTime, const <a class="el" href="classCycles.html">Cycles</a> firstResponseTime)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSequencer.html#a37b774f897c19e6a2a84d89aeb3f5b45">recordMissLatency</a> (const <a class="el" href="classCycles.html">Cycles</a> t, const RubyRequestType <a class="el" href="classSequencer_1_1RubyPort.html#acce15679d830831b0bbe8ebc2a60b2ca">type</a>, const MachineType respondingMach, bool isExternalHit, <a class="el" href="classCycles.html">Cycles</a> issuedTime, <a class="el" href="classCycles.html">Cycles</a> initialRequestTime, <a class="el" href="classCycles.html">Cycles</a> forwardRequestTime, <a class="el" href="classCycles.html">Cycles</a> firstResponseTime, <a class="el" href="classCycles.html">Cycles</a> completionTime)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">RequestStatus&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSequencer.html#ad7e26bff5c0772136a69fc46fb6b6b21">insertRequest</a> (<a class="el" href="classPacket.html">PacketPtr</a> pkt, RubyRequestType request_type)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSequencer.html#add40b4adaa2c154a2c81fcebc9ff4aaf">handleLlsc</a> (const <a class="el" href="classAddress.html">Address</a> &amp;address, <a class="el" href="structSequencerRequest.html">SequencerRequest</a> *request)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSequencer.html#a59cf565c114ce83354332f4f49b9add0">Sequencer</a> (const <a class="el" href="classSequencer.html">Sequencer</a> &amp;obj)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classSequencer.html">Sequencer</a> &amp;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSequencer.html#ad3a4eee2c15f83ff25ee60d438602e6b">operator=</a> (const <a class="el" href="classSequencer.html">Sequencer</a> &amp;obj)</td></tr>
<tr><td colspan="2"><h2>Private 変数</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSequencer.html#aa4e402fb0283ff3547ee82785e7a66c3">m_max_outstanding_requests</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classCycles.html">Cycles</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSequencer.html#a4760ee57ee761ad53400a617eb12e95a">m_deadlock_threshold</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classCacheMemory.html">CacheMemory</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSequencer.html#a7a3b3fe88942aab5003a24c6f1da4428">m_dataCache_ptr</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classCacheMemory.html">CacheMemory</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSequencer.html#ad75cc69f67160a8550641442ffdb6a47">m_instCache_ptr</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classSequencer.html#ab8b07c7968ec41f243eeb0c53e459bb8">RequestTable</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSequencer.html#ad419eb325e663790853ec757ca3b02aa">m_writeRequestTable</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classSequencer.html#ab8b07c7968ec41f243eeb0c53e459bb8">RequestTable</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSequencer.html#a50b1d01ac64e8f892be4a49998965cda">m_readRequestTable</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSequencer.html#a5d645b1dc48106eac07688fc8c65edd2">m_outstanding_count</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSequencer.html#a2e50c90663719c912c32881d58f1bd01">m_deadlock_check_scheduled</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSequencer.html#a6d186a780be6aa79db648192dd730779">m_store_waiting_on_load</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Counters for recording aliasing information.  <a href="#a6d186a780be6aa79db648192dd730779"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSequencer.html#a79cb8a27dd783e3c7298d8d874795b3d">m_store_waiting_on_store</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSequencer.html#a8e5427a5d38caa118425b87f68c8b8c0">m_load_waiting_on_store</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSequencer.html#a19936e24600f4fafad29833ae73051fa">m_load_waiting_on_load</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSequencer.html#a6e3aaea8b048e1811c53f89dfb99260e">m_usingNetworkTester</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Histogram.html">Stats::Histogram</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSequencer.html#a24e9160c0860bc93a5f57de63544fe65">m_outstandReqHist</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><a class="el" href="classHistogram.html">Histogram</a> for number of outstanding requests per cycle.  <a href="#a24e9160c0860bc93a5f57de63544fe65"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Histogram.html">Stats::Histogram</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSequencer.html#aeb3fc96d5f4638c5599ed141c6c6bda7">m_latencyHist</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><a class="el" href="classHistogram.html">Histogram</a> for holding latency profile of all requests.  <a href="#aeb3fc96d5f4638c5599ed141c6c6bda7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classstd_1_1vector.html">std::vector</a>&lt; <a class="el" href="classStats_1_1Histogram.html">Stats::Histogram</a> * &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSequencer.html#a21453ca0672126e1c0e204b7c60b3340">m_typeLatencyHist</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Histogram.html">Stats::Histogram</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSequencer.html#aa7b4f1cb2f6f69fac85f5fa0be12f95a">m_hitLatencyHist</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classstd_1_1vector.html">std::vector</a>&lt; <a class="el" href="classStats_1_1Histogram.html">Stats::Histogram</a> * &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSequencer.html#aeecaf5411cd3b34435f621db03387b67">m_hitTypeLatencyHist</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classstd_1_1vector.html">std::vector</a>&lt; <a class="el" href="classStats_1_1Histogram.html">Stats::Histogram</a> * &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSequencer.html#add8e2c73ddfe42f1b177e641a0e626d5">m_hitMachLatencyHist</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classstd_1_1vector.html">std::vector</a>&lt; <a class="el" href="classstd_1_1vector.html">std::vector</a><br class="typebreak"/>
&lt; <a class="el" href="classStats_1_1Histogram.html">Stats::Histogram</a> * &gt; &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSequencer.html#aaf855f02483dc21743651007a759ea77">m_hitTypeMachLatencyHist</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Histogram.html">Stats::Histogram</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSequencer.html#aff6841cbe8b6a9be485b4c45a8208f93">m_missLatencyHist</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classstd_1_1vector.html">std::vector</a>&lt; <a class="el" href="classStats_1_1Histogram.html">Stats::Histogram</a> * &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSequencer.html#ac5a934c0abe9f0185357eb76de27dee3">m_missTypeLatencyHist</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classstd_1_1vector.html">std::vector</a>&lt; <a class="el" href="classStats_1_1Histogram.html">Stats::Histogram</a> * &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSequencer.html#a55e994bce4da18f7600be6cbf7a4a3b5">m_missMachLatencyHist</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classstd_1_1vector.html">std::vector</a>&lt; <a class="el" href="classstd_1_1vector.html">std::vector</a><br class="typebreak"/>
&lt; <a class="el" href="classStats_1_1Histogram.html">Stats::Histogram</a> * &gt; &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSequencer.html#a8e022aebc37a4b83df56956874befd75">m_missTypeMachLatencyHist</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classstd_1_1vector.html">std::vector</a>&lt; <a class="el" href="classStats_1_1Histogram.html">Stats::Histogram</a> * &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSequencer.html#a503562ca3d885333c87da80d05ee612a">m_IssueToInitialDelayHist</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Histograms for recording the breakdown of miss latency.  <a href="#a503562ca3d885333c87da80d05ee612a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classstd_1_1vector.html">std::vector</a>&lt; <a class="el" href="classStats_1_1Histogram.html">Stats::Histogram</a> * &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSequencer.html#a0dbfb83f6edf61cad3d0aebdc89ed370">m_InitialToForwardDelayHist</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classstd_1_1vector.html">std::vector</a>&lt; <a class="el" href="classStats_1_1Histogram.html">Stats::Histogram</a> * &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSequencer.html#ae9bea11c9b001a155e7f7a0f39ac7bf9">m_ForwardToFirstResponseDelayHist</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classstd_1_1vector.html">std::vector</a>&lt; <a class="el" href="classStats_1_1Histogram.html">Stats::Histogram</a> * &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSequencer.html#a6236c49462f2162310ca62569ec869ac">m_FirstResponseToCompletionDelayHist</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classstd_1_1vector.html">std::vector</a>&lt; <a class="el" href="namespaceStats.html#ac35128c026c72bb36af9cea00774e8a6">Stats::Counter</a> &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSequencer.html#a42ce5f1f915ac19c7e7575172f28e412">m_IncompleteTimes</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classSequencer_1_1SequencerWakeupEvent.html">SequencerWakeupEvent</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSequencer.html#a1898c82aec1a510eaa5aa55cb23a5bc3">deadlockCheckEvent</a></td></tr>
</table>
<hr/><h2>型定義</h2>
<a class="anchor" id="a55b8bba242820df379c5d9139a854e5b"></a><!-- doxytag: member="Sequencer::Params" ref="a55b8bba242820df379c5d9139a854e5b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef RubySequencerParams <a class="el" href="classSequencer.html#a55b8bba242820df379c5d9139a854e5b">Params</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classMemObject.html#a905bbc621eeec0ed08859e21c8c95412">MemObject</a>を再定義しています。</p>

</div>
</div>
<a class="anchor" id="ab8b07c7968ec41f243eeb0c53e459bb8"></a><!-- doxytag: member="Sequencer::RequestTable" ref="ab8b07c7968ec41f243eeb0c53e459bb8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef m5::hash_map&lt;<a class="el" href="classAddress.html">Address</a>, <a class="el" href="structSequencerRequest.html">SequencerRequest</a>*&gt; <a class="el" href="classSequencer.html#ab8b07c7968ec41f243eeb0c53e459bb8">RequestTable</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<hr/><h2>コンストラクタとデストラクタ</h2>
<a class="anchor" id="a5f15f2d0a36488220062dc04ca597b6e"></a><!-- doxytag: member="Sequencer::Sequencer" ref="a5f15f2d0a36488220062dc04ca597b6e" args="(const Params *)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classSequencer.html">Sequencer</a> </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classSequencer.html#a55b8bba242820df379c5d9139a854e5b">Params</a> *&nbsp;</td>
          <td class="paramname"> <em>p</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00058"></a>00058     : <a class="code" href="classRubyPort.html">RubyPort</a>(<a class="code" href="namespaceMipsISA.html#a37d3f683959086eac7bcf24a002a9fb8">p</a>), <a class="code" href="classSequencer.html#a42ce5f1f915ac19c7e7575172f28e412">m_IncompleteTimes</a>(MachineType_NUM), <a class="code" href="classSequencer.html#a1898c82aec1a510eaa5aa55cb23a5bc3">deadlockCheckEvent</a>(<span class="keyword">this</span>)
<a name="l00059"></a>00059 {
<a name="l00060"></a>00060     <a class="code" href="classSequencer.html#a5d645b1dc48106eac07688fc8c65edd2">m_outstanding_count</a> = 0;
<a name="l00061"></a>00061 
<a name="l00062"></a>00062     <a class="code" href="classSequencer.html#ad75cc69f67160a8550641442ffdb6a47">m_instCache_ptr</a> = <a class="code" href="namespaceMipsISA.html#a37d3f683959086eac7bcf24a002a9fb8">p</a>-&gt;icache;
<a name="l00063"></a>00063     <a class="code" href="classSequencer.html#a7a3b3fe88942aab5003a24c6f1da4428">m_dataCache_ptr</a> = <a class="code" href="namespaceMipsISA.html#a37d3f683959086eac7bcf24a002a9fb8">p</a>-&gt;dcache;
<a name="l00064"></a>00064     <a class="code" href="classSequencer.html#aa4e402fb0283ff3547ee82785e7a66c3">m_max_outstanding_requests</a> = <a class="code" href="namespaceMipsISA.html#a37d3f683959086eac7bcf24a002a9fb8">p</a>-&gt;max_outstanding_requests;
<a name="l00065"></a>00065     <a class="code" href="classSequencer.html#a4760ee57ee761ad53400a617eb12e95a">m_deadlock_threshold</a> = <a class="code" href="namespaceMipsISA.html#a37d3f683959086eac7bcf24a002a9fb8">p</a>-&gt;deadlock_threshold;
<a name="l00066"></a>00066 
<a name="l00067"></a>00067     assert(<a class="code" href="classSequencer.html#aa4e402fb0283ff3547ee82785e7a66c3">m_max_outstanding_requests</a> &gt; 0);
<a name="l00068"></a>00068     assert(<a class="code" href="classSequencer.html#a4760ee57ee761ad53400a617eb12e95a">m_deadlock_threshold</a> &gt; 0);
<a name="l00069"></a>00069     assert(<a class="code" href="classSequencer.html#ad75cc69f67160a8550641442ffdb6a47">m_instCache_ptr</a> != <a class="code" href="namespacem5_1_1params.html#a1e2e219ac4e913a2c59019be3094d3ca">NULL</a>);
<a name="l00070"></a>00070     assert(<a class="code" href="classSequencer.html#a7a3b3fe88942aab5003a24c6f1da4428">m_dataCache_ptr</a> != <a class="code" href="namespacem5_1_1params.html#a1e2e219ac4e913a2c59019be3094d3ca">NULL</a>);
<a name="l00071"></a>00071 
<a name="l00072"></a>00072     <a class="code" href="classSequencer.html#a6e3aaea8b048e1811c53f89dfb99260e">m_usingNetworkTester</a> = <a class="code" href="namespaceMipsISA.html#a37d3f683959086eac7bcf24a002a9fb8">p</a>-&gt;using_network_tester;
<a name="l00073"></a>00073 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a33e9de4a3e9618f014e48385c51abe67"></a><!-- doxytag: member="Sequencer::~Sequencer" ref="a33e9de4a3e9618f014e48385c51abe67" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">~<a class="el" href="classSequencer.html">Sequencer</a> </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00076"></a>00076 {
<a name="l00077"></a>00077 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a59cf565c114ce83354332f4f49b9add0"></a><!-- doxytag: member="Sequencer::Sequencer" ref="a59cf565c114ce83354332f4f49b9add0" args="(const Sequencer &amp;obj)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classSequencer.html">Sequencer</a> </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classSequencer.html">Sequencer</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>obj</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<hr/><h2>関数</h2>
<a class="anchor" id="a381b1e1191b76356f0a37f22b3d19c52"></a><!-- doxytag: member="Sequencer::checkCoherence" ref="a381b1e1191b76356f0a37f22b3d19c52" args="(const Address &amp;address)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void checkCoherence </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classAddress.html">Address</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>address</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00739"></a>00739 {
<a name="l00740"></a>00740 <span class="preprocessor">#ifdef CHECK_COHERENCE</span>
<a name="l00741"></a>00741 <span class="preprocessor"></span>    <a class="code" href="Global_8cc.html#ac7631ed7c7cc138c40a9e88e38d0ecb1">g_system_ptr</a>-&gt;checkGlobalCoherenceInvariant(<a class="code" href="namespaceX86ISA.html#ab705917f60c5566f9ce56a93f798b2e2">addr</a>);
<a name="l00742"></a>00742 <span class="preprocessor">#endif</span>
<a name="l00743"></a>00743 <span class="preprocessor"></span>}
</pre></div></p>

</div>
</div>
<a class="anchor" id="a208669cbc0bb1d52565956ca8c690c55"></a><!-- doxytag: member="Sequencer::collateStats" ref="a208669cbc0bb1d52565956ca8c690c55" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void collateStats </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a7c9a8861621a62055761f47310814762"></a><!-- doxytag: member="Sequencer::descheduleDeadlockEvent" ref="a7c9a8861621a62055761f47310814762" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void descheduleDeadlockEvent </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00095"></a>00095     { <a class="code" href="classEventManager.html#a720e34da4db679fb3f30b20e55c23605">deschedule</a>(<a class="code" href="classSequencer.html#a1898c82aec1a510eaa5aa55cb23a5bc3">deadlockCheckEvent</a>); }
</pre></div></p>

</div>
</div>
<a class="anchor" id="ac6e61de369e994009e36f344f99c15ad"></a><!-- doxytag: member="Sequencer::empty" ref="ac6e61de369e994009e36f344f99c15ad" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool empty </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00580"></a>00580 {
<a name="l00581"></a>00581     <span class="keywordflow">return</span> <a class="code" href="classSequencer.html#ad419eb325e663790853ec757ca3b02aa">m_writeRequestTable</a>.empty() &amp;&amp; <a class="code" href="classSequencer.html#a50b1d01ac64e8f892be4a49998965cda">m_readRequestTable</a>.empty();
<a name="l00582"></a>00582 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a3af79aeefd596a230ebc3a579fcc3fb1"></a><!-- doxytag: member="Sequencer::evictionCallback" ref="a3af79aeefd596a230ebc3a579fcc3fb1" args="(const Address &amp;address)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void evictionCallback </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classAddress.html">Address</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>address</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00754"></a>00754 {
<a name="l00755"></a>00755     ruby_eviction_callback(address);
<a name="l00756"></a>00756 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a9f0e5366d9f6881645645f94fa07f5df"></a><!-- doxytag: member="Sequencer::getFirstResponseToCompletionDelayHist" ref="a9f0e5366d9f6881645645f94fa07f5df" args="(const MachineType t) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Histogram.html">Stats::Histogram</a>&amp; getFirstResponseToCompletionDelayHist </td>
          <td>(</td>
          <td class="paramtype">const MachineType&nbsp;</td>
          <td class="paramname"> <em>t</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00147"></a>00147     { <span class="keywordflow">return</span> *<a class="code" href="classSequencer.html#a6236c49462f2162310ca62569ec869ac">m_FirstResponseToCompletionDelayHist</a>[<a class="code" href="namespaceArmISA.html#af5dfd7e551f8c5b461816e813dab252f">t</a>]; }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a39c21f2486b1d7dc3ca2a11ddf5378ce"></a><!-- doxytag: member="Sequencer::getForwardRequestToFirstResponseHist" ref="a39c21f2486b1d7dc3ca2a11ddf5378ce" args="(const MachineType t) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Histogram.html">Stats::Histogram</a>&amp; getForwardRequestToFirstResponseHist </td>
          <td>(</td>
          <td class="paramtype">const MachineType&nbsp;</td>
          <td class="paramname"> <em>t</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00143"></a>00143     { <span class="keywordflow">return</span> *<a class="code" href="classSequencer.html#ae9bea11c9b001a155e7f7a0f39ac7bf9">m_ForwardToFirstResponseDelayHist</a>[<a class="code" href="namespaceArmISA.html#af5dfd7e551f8c5b461816e813dab252f">t</a>]; }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a60d594e19c05f710687dabeccab69cb4"></a><!-- doxytag: member="Sequencer::getHitLatencyHist" ref="a60d594e19c05f710687dabeccab69cb4" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Histogram.html">Stats::Histogram</a>&amp; getHitLatencyHist </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00112"></a>00112 { <span class="keywordflow">return</span> <a class="code" href="classSequencer.html#aa7b4f1cb2f6f69fac85f5fa0be12f95a">m_hitLatencyHist</a>; }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a1923ce01b6ae7bce28ca59c6df159058"></a><!-- doxytag: member="Sequencer::getHitMachLatencyHist" ref="a1923ce01b6ae7bce28ca59c6df159058" args="(uint32_t t)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Histogram.html">Stats::Histogram</a>&amp; getHitMachLatencyHist </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&nbsp;</td>
          <td class="paramname"> <em>t</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00117"></a>00117     { <span class="keywordflow">return</span> *<a class="code" href="classSequencer.html#add8e2c73ddfe42f1b177e641a0e626d5">m_hitMachLatencyHist</a>[<a class="code" href="namespaceArmISA.html#af5dfd7e551f8c5b461816e813dab252f">t</a>]; }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a4996199be67d053287bec8a2fa742ee0"></a><!-- doxytag: member="Sequencer::getHitTypeLatencyHist" ref="a4996199be67d053287bec8a2fa742ee0" args="(uint32_t t)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Histogram.html">Stats::Histogram</a>&amp; getHitTypeLatencyHist </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&nbsp;</td>
          <td class="paramname"> <em>t</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00114"></a>00114     { <span class="keywordflow">return</span> *<a class="code" href="classSequencer.html#aeecaf5411cd3b34435f621db03387b67">m_hitTypeLatencyHist</a>[<a class="code" href="namespaceArmISA.html#af5dfd7e551f8c5b461816e813dab252f">t</a>]; }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a7d6dd3224cae81bef46bd66b8923f3ca"></a><!-- doxytag: member="Sequencer::getHitTypeMachLatencyHist" ref="a7d6dd3224cae81bef46bd66b8923f3ca" args="(uint32_t r, uint32_t t)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Histogram.html">Stats::Histogram</a>&amp; getHitTypeMachLatencyHist </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&nbsp;</td>
          <td class="paramname"> <em>r</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&nbsp;</td>
          <td class="paramname"> <em>t</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00120"></a>00120     { <span class="keywordflow">return</span> *<a class="code" href="classSequencer.html#aaf855f02483dc21743651007a759ea77">m_hitTypeMachLatencyHist</a>[<a class="code" href="namespaceMipsISA.html#a7de4997f814ef7d6392df74a7a1c5e0d">r</a>][<a class="code" href="namespaceArmISA.html#af5dfd7e551f8c5b461816e813dab252f">t</a>]; }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a24bd4dceacbe5dac96e549c7b1b42717"></a><!-- doxytag: member="Sequencer::getIncompleteTimes" ref="a24bd4dceacbe5dac96e549c7b1b42717" args="(const MachineType t) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceStats.html#ac35128c026c72bb36af9cea00774e8a6">Stats::Counter</a> getIncompleteTimes </td>
          <td>(</td>
          <td class="paramtype">const MachineType&nbsp;</td>
          <td class="paramname"> <em>t</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00150"></a>00150     { <span class="keywordflow">return</span> <a class="code" href="classSequencer.html#a42ce5f1f915ac19c7e7575172f28e412">m_IncompleteTimes</a>[<a class="code" href="namespaceArmISA.html#af5dfd7e551f8c5b461816e813dab252f">t</a>]; }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a56ef3b1fa82226933191e723ad52cf12"></a><!-- doxytag: member="Sequencer::getInitialToForwardDelayHist" ref="a56ef3b1fa82226933191e723ad52cf12" args="(const MachineType t) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Histogram.html">Stats::Histogram</a>&amp; getInitialToForwardDelayHist </td>
          <td>(</td>
          <td class="paramtype">const MachineType&nbsp;</td>
          <td class="paramname"> <em>t</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00139"></a>00139     { <span class="keywordflow">return</span> *<a class="code" href="classSequencer.html#a0dbfb83f6edf61cad3d0aebdc89ed370">m_InitialToForwardDelayHist</a>[<a class="code" href="namespaceArmISA.html#af5dfd7e551f8c5b461816e813dab252f">t</a>]; }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a27018ff7465a95b74e4271af0669d480"></a><!-- doxytag: member="Sequencer::getIssueToInitialDelayHist" ref="a27018ff7465a95b74e4271af0669d480" args="(uint32_t t) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Histogram.html">Stats::Histogram</a>&amp; getIssueToInitialDelayHist </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&nbsp;</td>
          <td class="paramname"> <em>t</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00135"></a>00135     { <span class="keywordflow">return</span> *<a class="code" href="classSequencer.html#a503562ca3d885333c87da80d05ee612a" title="Histograms for recording the breakdown of miss latency.">m_IssueToInitialDelayHist</a>[<a class="code" href="namespaceArmISA.html#af5dfd7e551f8c5b461816e813dab252f">t</a>]; }
</pre></div></p>

</div>
</div>
<a class="anchor" id="ac46dd25fc33d37a54c700053c1f79314"></a><!-- doxytag: member="Sequencer::getLatencyHist" ref="ac46dd25fc33d37a54c700053c1f79314" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Histogram.html">Stats::Histogram</a>&amp; getLatencyHist </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00108"></a>00108 { <span class="keywordflow">return</span> <a class="code" href="classSequencer.html#aeb3fc96d5f4638c5599ed141c6c6bda7" title="Histogram for holding latency profile of all requests.">m_latencyHist</a>; }
</pre></div></p>

</div>
</div>
<a class="anchor" id="ac9bb113b7a017a3530b476b4a6a86995"></a><!-- doxytag: member="Sequencer::getMissLatencyHist" ref="ac9bb113b7a017a3530b476b4a6a86995" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Histogram.html">Stats::Histogram</a>&amp; getMissLatencyHist </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00123"></a>00123     { <span class="keywordflow">return</span> <a class="code" href="classSequencer.html#aff6841cbe8b6a9be485b4c45a8208f93">m_missLatencyHist</a>; }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a3ebf605b76407a53e0c62c2578cc7248"></a><!-- doxytag: member="Sequencer::getMissMachLatencyHist" ref="a3ebf605b76407a53e0c62c2578cc7248" args="(uint32_t t) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Histogram.html">Stats::Histogram</a>&amp; getMissMachLatencyHist </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&nbsp;</td>
          <td class="paramname"> <em>t</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00128"></a>00128     { <span class="keywordflow">return</span> *<a class="code" href="classSequencer.html#a55e994bce4da18f7600be6cbf7a4a3b5">m_missMachLatencyHist</a>[<a class="code" href="namespaceArmISA.html#af5dfd7e551f8c5b461816e813dab252f">t</a>]; }
</pre></div></p>

</div>
</div>
<a class="anchor" id="acca7e48b22f04eb014984ab493afe1e0"></a><!-- doxytag: member="Sequencer::getMissTypeLatencyHist" ref="acca7e48b22f04eb014984ab493afe1e0" args="(uint32_t t)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Histogram.html">Stats::Histogram</a>&amp; getMissTypeLatencyHist </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&nbsp;</td>
          <td class="paramname"> <em>t</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00125"></a>00125     { <span class="keywordflow">return</span> *<a class="code" href="classSequencer.html#ac5a934c0abe9f0185357eb76de27dee3">m_missTypeLatencyHist</a>[<a class="code" href="namespaceArmISA.html#af5dfd7e551f8c5b461816e813dab252f">t</a>]; }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a72d6c50e8af0a27e656f731aa0196daa"></a><!-- doxytag: member="Sequencer::getMissTypeMachLatencyHist" ref="a72d6c50e8af0a27e656f731aa0196daa" args="(uint32_t r, uint32_t t) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Histogram.html">Stats::Histogram</a>&amp; getMissTypeMachLatencyHist </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&nbsp;</td>
          <td class="paramname"> <em>r</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&nbsp;</td>
          <td class="paramname"> <em>t</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00132"></a>00132     { <span class="keywordflow">return</span> *<a class="code" href="classSequencer.html#a8e022aebc37a4b83df56956874befd75">m_missTypeMachLatencyHist</a>[<a class="code" href="namespaceMipsISA.html#a7de4997f814ef7d6392df74a7a1c5e0d">r</a>][<a class="code" href="namespaceArmISA.html#af5dfd7e551f8c5b461816e813dab252f">t</a>]; }
</pre></div></p>

</div>
</div>
<a class="anchor" id="aad0db21fdf9ff4bdf60a45e0eea9ef12"></a><!-- doxytag: member="Sequencer::getOutstandReqHist" ref="aad0db21fdf9ff4bdf60a45e0eea9ef12" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Histogram.html">Stats::Histogram</a>&amp; getOutstandReqHist </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00106"></a>00106 { <span class="keywordflow">return</span> <a class="code" href="classSequencer.html#a24e9160c0860bc93a5f57de63544fe65" title="Histogram for number of outstanding requests per cycle.">m_outstandReqHist</a>; }
</pre></div></p>

</div>
</div>
<a class="anchor" id="ad93cd72a0644b8593762e57de8dcaef3"></a><!-- doxytag: member="Sequencer::getTypeLatencyHist" ref="ad93cd72a0644b8593762e57de8dcaef3" args="(uint32_t t)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Histogram.html">Stats::Histogram</a>&amp; getTypeLatencyHist </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&nbsp;</td>
          <td class="paramname"> <em>t</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00110"></a>00110     { <span class="keywordflow">return</span> *<a class="code" href="classSequencer.html#a21453ca0672126e1c0e204b7c60b3340">m_typeLatencyHist</a>[<a class="code" href="namespaceArmISA.html#af5dfd7e551f8c5b461816e813dab252f">t</a>]; }
</pre></div></p>

</div>
</div>
<a class="anchor" id="add40b4adaa2c154a2c81fcebc9ff4aaf"></a><!-- doxytag: member="Sequencer::handleLlsc" ref="add40b4adaa2c154a2c81fcebc9ff4aaf" args="(const Address &amp;address, SequencerRequest *request)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool handleLlsc </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classAddress.html">Address</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structSequencerRequest.html">SequencerRequest</a> *&nbsp;</td>
          <td class="paramname"> <em>request</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00334"></a>00334 {
<a name="l00335"></a>00335     <span class="comment">//</span>
<a name="l00336"></a>00336     <span class="comment">// The success flag indicates whether the LLSC operation was successful.</span>
<a name="l00337"></a>00337     <span class="comment">// LL ops will always succeed, but SC may fail if the cache line is no</span>
<a name="l00338"></a>00338     <span class="comment">// longer locked.</span>
<a name="l00339"></a>00339     <span class="comment">//</span>
<a name="l00340"></a>00340     <span class="keywordtype">bool</span> success = <span class="keyword">true</span>;
<a name="l00341"></a>00341     <span class="keywordflow">if</span> (request-&gt;<a class="code" href="structSequencerRequest.html#a7d010f0854d320898448eae2da5997f8">m_type</a> == RubyRequestType_Store_Conditional) {
<a name="l00342"></a>00342         <span class="keywordflow">if</span> (!<a class="code" href="classSequencer.html#a7a3b3fe88942aab5003a24c6f1da4428">m_dataCache_ptr</a>-&gt;<a class="code" href="classCacheMemory.html#aeb3a7f627af8ca6e8c5f9a878a01ea6f">isLocked</a>(address, m_version)) {
<a name="l00343"></a>00343             <span class="comment">//</span>
<a name="l00344"></a>00344             <span class="comment">// For failed SC requests, indicate the failure to the cpu by</span>
<a name="l00345"></a>00345             <span class="comment">// setting the extra data to zero.</span>
<a name="l00346"></a>00346             <span class="comment">//</span>
<a name="l00347"></a>00347             request-&gt;<a class="code" href="structSequencerRequest.html#a3a891bc2a0fcbe6be5297077d94e2df7">pkt</a>-&gt;<a class="code" href="classPacket.html#a956cd41d82347558b9c0a5b0474903f2" title="A pointer to the original request.">req</a>-&gt;<a class="code" href="classRequest.html#ac73800a0bae4776befb9d416e95ea6d9">setExtraData</a>(0);
<a name="l00348"></a>00348             success = <span class="keyword">false</span>;
<a name="l00349"></a>00349         } <span class="keywordflow">else</span> {
<a name="l00350"></a>00350             <span class="comment">//</span>
<a name="l00351"></a>00351             <span class="comment">// For successful SC requests, indicate the success to the cpu by</span>
<a name="l00352"></a>00352             <span class="comment">// setting the extra data to one.  </span>
<a name="l00353"></a>00353             <span class="comment">//</span>
<a name="l00354"></a>00354             request-&gt;<a class="code" href="structSequencerRequest.html#a3a891bc2a0fcbe6be5297077d94e2df7">pkt</a>-&gt;<a class="code" href="classPacket.html#a956cd41d82347558b9c0a5b0474903f2" title="A pointer to the original request.">req</a>-&gt;<a class="code" href="classRequest.html#ac73800a0bae4776befb9d416e95ea6d9">setExtraData</a>(1);
<a name="l00355"></a>00355         }
<a name="l00356"></a>00356         <span class="comment">//</span>
<a name="l00357"></a>00357         <span class="comment">// Independent of success, all SC operations must clear the lock</span>
<a name="l00358"></a>00358         <span class="comment">//</span>
<a name="l00359"></a>00359         <a class="code" href="classSequencer.html#a7a3b3fe88942aab5003a24c6f1da4428">m_dataCache_ptr</a>-&gt;<a class="code" href="classCacheMemory.html#abd16aaa7623b6ed38e15bde2b210f88a">clearLocked</a>(address);
<a name="l00360"></a>00360     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (request-&gt;<a class="code" href="structSequencerRequest.html#a7d010f0854d320898448eae2da5997f8">m_type</a> == RubyRequestType_Load_Linked) {
<a name="l00361"></a>00361         <span class="comment">//</span>
<a name="l00362"></a>00362         <span class="comment">// Note: To fully follow Alpha LLSC semantics, should the LL clear any</span>
<a name="l00363"></a>00363         <span class="comment">// previously locked cache lines?</span>
<a name="l00364"></a>00364         <span class="comment">//</span>
<a name="l00365"></a>00365         <a class="code" href="classSequencer.html#a7a3b3fe88942aab5003a24c6f1da4428">m_dataCache_ptr</a>-&gt;<a class="code" href="classCacheMemory.html#a046beba265922d99b46eb407d30fa14a">setLocked</a>(address, m_version);
<a name="l00366"></a>00366     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((<a class="code" href="classSequencer.html#a7a3b3fe88942aab5003a24c6f1da4428">m_dataCache_ptr</a>-&gt;<a class="code" href="classCacheMemory.html#a38231bf6d0b58d2b0319faa5af3135ca">isTagPresent</a>(address)) &amp;&amp;
<a name="l00367"></a>00367                (<a class="code" href="classSequencer.html#a7a3b3fe88942aab5003a24c6f1da4428">m_dataCache_ptr</a>-&gt;<a class="code" href="classCacheMemory.html#aeb3a7f627af8ca6e8c5f9a878a01ea6f">isLocked</a>(address, m_version))) {
<a name="l00368"></a>00368         <span class="comment">//</span>
<a name="l00369"></a>00369         <span class="comment">// Normal writes should clear the locked address</span>
<a name="l00370"></a>00370         <span class="comment">//</span>
<a name="l00371"></a>00371         <a class="code" href="classSequencer.html#a7a3b3fe88942aab5003a24c6f1da4428">m_dataCache_ptr</a>-&gt;<a class="code" href="classCacheMemory.html#abd16aaa7623b6ed38e15bde2b210f88a">clearLocked</a>(address);
<a name="l00372"></a>00372     }
<a name="l00373"></a>00373     <span class="keywordflow">return</span> success;
<a name="l00374"></a>00374 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="ae5b978643179033488a1153899c085e5"></a><!-- doxytag: member="Sequencer::hitCallback" ref="ae5b978643179033488a1153899c085e5" args="(SequencerRequest *request, DataBlock &amp;data, bool llscSuccess, const MachineType mach, const bool externalHit, const Cycles initialRequestTime, const Cycles forwardRequestTime, const Cycles firstResponseTime)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void hitCallback </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structSequencerRequest.html">SequencerRequest</a> *&nbsp;</td>
          <td class="paramname"> <em>request</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classDataBlock.html">DataBlock</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>llscSuccess</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const MachineType&nbsp;</td>
          <td class="paramname"> <em>mach</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const bool&nbsp;</td>
          <td class="paramname"> <em>externalHit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classCycles.html">Cycles</a>&nbsp;</td>
          <td class="paramname"> <em>initialRequestTime</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classCycles.html">Cycles</a>&nbsp;</td>
          <td class="paramname"> <em>forwardRequestTime</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classCycles.html">Cycles</a>&nbsp;</td>
          <td class="paramname"> <em>firstResponseTime</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00501"></a>00501 {
<a name="l00502"></a>00502     <a class="code" href="classPacket.html">PacketPtr</a> pkt = srequest-&gt;pkt;
<a name="l00503"></a>00503     <a class="code" href="classAddress.html">Address</a> request_address(pkt-&gt;<a class="code" href="classPacket.html#afca9af4d83a57836baba87603463a6e0">getAddr</a>());
<a name="l00504"></a>00504     <a class="code" href="classAddress.html">Address</a> request_line_address(pkt-&gt;<a class="code" href="classPacket.html#afca9af4d83a57836baba87603463a6e0">getAddr</a>());
<a name="l00505"></a>00505     request_line_address.makeLineAddress();
<a name="l00506"></a>00506     RubyRequestType <a class="code" href="classSequencer_1_1RubyPort.html#acce15679d830831b0bbe8ebc2a60b2ca">type</a> = srequest-&gt;m_type;
<a name="l00507"></a>00507     <a class="code" href="classCycles.html">Cycles</a> issued_time = srequest-&gt;issue_time;
<a name="l00508"></a>00508 
<a name="l00509"></a>00509     <span class="comment">// Set this cache entry to the most recently used</span>
<a name="l00510"></a>00510     <span class="keywordflow">if</span> (type == RubyRequestType_IFETCH) {
<a name="l00511"></a>00511         <a class="code" href="classSequencer.html#ad75cc69f67160a8550641442ffdb6a47">m_instCache_ptr</a>-&gt;<a class="code" href="classCacheMemory.html#a82f197cef10db015c46d8e9f71275f47">setMRU</a>(request_line_address);
<a name="l00512"></a>00512     } <span class="keywordflow">else</span> {
<a name="l00513"></a>00513         <a class="code" href="classSequencer.html#a7a3b3fe88942aab5003a24c6f1da4428">m_dataCache_ptr</a>-&gt;<a class="code" href="classCacheMemory.html#a82f197cef10db015c46d8e9f71275f47">setMRU</a>(request_line_address);
<a name="l00514"></a>00514     }
<a name="l00515"></a>00515 
<a name="l00516"></a>00516     assert(<a class="code" href="classClockedObject.html#a3f6dfa1d3e7cd47666433b6caa4d34d6">curCycle</a>() &gt;= issued_time);
<a name="l00517"></a>00517     <a class="code" href="classCycles.html">Cycles</a> total_latency = <a class="code" href="classClockedObject.html#a3f6dfa1d3e7cd47666433b6caa4d34d6">curCycle</a>() - issued_time;
<a name="l00518"></a>00518 
<a name="l00519"></a>00519     <span class="comment">// Profile the latency for all demand accesses.</span>
<a name="l00520"></a>00520     <a class="code" href="classSequencer.html#a37b774f897c19e6a2a84d89aeb3f5b45">recordMissLatency</a>(total_latency, type, mach, externalHit, issued_time,
<a name="l00521"></a>00521                       initialRequestTime, forwardRequestTime,
<a name="l00522"></a>00522                       firstResponseTime, <a class="code" href="classClockedObject.html#a3f6dfa1d3e7cd47666433b6caa4d34d6">curCycle</a>());
<a name="l00523"></a>00523 
<a name="l00524"></a>00524     <a class="code" href="trace_8hh.html#ab50e5d70719a2562fe32d994959ad324">DPRINTFR</a>(ProtocolTrace, <span class="stringliteral">&quot;%15s %3s %10s%20s %6s&gt;%-6s %s %d cycles\n&quot;</span>,
<a name="l00525"></a>00525              <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22" title="The universal simulation clock.">curTick</a>(), m_version, <span class="stringliteral">&quot;Seq&quot;</span>,
<a name="l00526"></a>00526              llscSuccess ? <span class="stringliteral">&quot;Done&quot;</span> : <span class="stringliteral">&quot;SC_Failed&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>,
<a name="l00527"></a>00527              request_address, total_latency);
<a name="l00528"></a>00528 
<a name="l00529"></a>00529     <span class="comment">// update the data</span>
<a name="l00530"></a>00530     <span class="keywordflow">if</span> (<a class="code" href="Global_8cc.html#ac7631ed7c7cc138c40a9e88e38d0ecb1">g_system_ptr</a>-&gt;<a class="code" href="classRubySystem.html#ae9051ba7e9770f4a2be7a20f6f185e86">m_warmup_enabled</a>) {
<a name="l00531"></a>00531         assert(pkt-&gt;<a class="code" href="classPacket.html#a5c451baf3f0a89084e79e69bb9061200">getPtr</a>&lt;uint8_t&gt;(<span class="keyword">false</span>) != <a class="code" href="namespacem5_1_1params.html#a1e2e219ac4e913a2c59019be3094d3ca">NULL</a>);
<a name="l00532"></a>00532         data.<a class="code" href="classDataBlock.html#a2d3a78eb60f9589815df5d9d82a0faad">setData</a>(pkt-&gt;<a class="code" href="classPacket.html#a5c451baf3f0a89084e79e69bb9061200">getPtr</a>&lt;uint8_t&gt;(<span class="keyword">false</span>),
<a name="l00533"></a>00533                      request_address.getOffset(), pkt-&gt;<a class="code" href="classPacket.html#a1d18ba49c7be427da1f4a42d53e35f48">getSize</a>());
<a name="l00534"></a>00534     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (pkt-&gt;<a class="code" href="classPacket.html#a5c451baf3f0a89084e79e69bb9061200">getPtr</a>&lt;uint8_t&gt;(<span class="keyword">true</span>) != <a class="code" href="namespacem5_1_1params.html#a1e2e219ac4e913a2c59019be3094d3ca">NULL</a>) {
<a name="l00535"></a>00535         <span class="keywordflow">if</span> ((type == RubyRequestType_LD) ||
<a name="l00536"></a>00536             (type == RubyRequestType_IFETCH) ||
<a name="l00537"></a>00537             (type == RubyRequestType_RMW_Read) ||
<a name="l00538"></a>00538             (type == RubyRequestType_Locked_RMW_Read) ||
<a name="l00539"></a>00539             (type == RubyRequestType_Load_Linked)) {
<a name="l00540"></a>00540             memcpy(pkt-&gt;<a class="code" href="classPacket.html#a5c451baf3f0a89084e79e69bb9061200">getPtr</a>&lt;uint8_t&gt;(<span class="keyword">true</span>),
<a name="l00541"></a>00541                    data.<a class="code" href="classDataBlock.html#ad7715bb129ad4df13d1503d40dff368b">getData</a>(request_address.getOffset(), pkt-&gt;<a class="code" href="classPacket.html#a1d18ba49c7be427da1f4a42d53e35f48">getSize</a>()),
<a name="l00542"></a>00542                    pkt-&gt;<a class="code" href="classPacket.html#a1d18ba49c7be427da1f4a42d53e35f48">getSize</a>());
<a name="l00543"></a>00543         } <span class="keywordflow">else</span> {
<a name="l00544"></a>00544             data.<a class="code" href="classDataBlock.html#a2d3a78eb60f9589815df5d9d82a0faad">setData</a>(pkt-&gt;<a class="code" href="classPacket.html#a5c451baf3f0a89084e79e69bb9061200">getPtr</a>&lt;uint8_t&gt;(<span class="keyword">true</span>),
<a name="l00545"></a>00545                          request_address.getOffset(), pkt-&gt;<a class="code" href="classPacket.html#a1d18ba49c7be427da1f4a42d53e35f48">getSize</a>());
<a name="l00546"></a>00546         }
<a name="l00547"></a>00547     } <span class="keywordflow">else</span> {
<a name="l00548"></a>00548         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(MemoryAccess,
<a name="l00549"></a>00549                 <span class="stringliteral">&quot;WARNING.  Data not transfered from Ruby to M5 for type %s\n&quot;</span>,
<a name="l00550"></a>00550                 RubyRequestType_to_string(type));
<a name="l00551"></a>00551     }
<a name="l00552"></a>00552 
<a name="l00553"></a>00553     <span class="comment">// If using the RubyTester, update the RubyTester sender state&apos;s</span>
<a name="l00554"></a>00554     <span class="comment">// subBlock with the recieved data.  The tester will later access</span>
<a name="l00555"></a>00555     <span class="comment">// this state.</span>
<a name="l00556"></a>00556     <span class="keywordflow">if</span> (m_usingRubyTester) {
<a name="l00557"></a>00557         <a class="code" href="structRubyTester_1_1SenderState.html">RubyTester::SenderState</a>* testerSenderState =
<a name="l00558"></a>00558             pkt-&gt;<a class="code" href="classPacket.html#a55ab7685d5e3c590ee23ca4ec7c3c0a0">findNextSenderState</a>&lt;<a class="code" href="structRubyTester_1_1SenderState.html">RubyTester::SenderState</a>&gt;();
<a name="l00559"></a>00559         assert(testerSenderState);
<a name="l00560"></a>00560         testerSenderState-&gt;<a class="code" href="structRubyTester_1_1SenderState.html#a81bfae9b069d61b34b007fa18c34a8d1">subBlock</a>.<a class="code" href="classSubBlock.html#acffc0dafa5d2a064a523dff40070ed36">mergeFrom</a>(data);
<a name="l00561"></a>00561     }
<a name="l00562"></a>00562 
<a name="l00563"></a>00563     <span class="keyword">delete</span> srequest;
<a name="l00564"></a>00564 
<a name="l00565"></a>00565     <span class="keywordflow">if</span> (<a class="code" href="Global_8cc.html#ac7631ed7c7cc138c40a9e88e38d0ecb1">g_system_ptr</a>-&gt;<a class="code" href="classRubySystem.html#ae9051ba7e9770f4a2be7a20f6f185e86">m_warmup_enabled</a>) {
<a name="l00566"></a>00566         assert(pkt-&gt;<a class="code" href="classPacket.html#a956cd41d82347558b9c0a5b0474903f2" title="A pointer to the original request.">req</a>);
<a name="l00567"></a>00567         <span class="keyword">delete</span> pkt-&gt;<a class="code" href="classPacket.html#a956cd41d82347558b9c0a5b0474903f2" title="A pointer to the original request.">req</a>;
<a name="l00568"></a>00568         <span class="keyword">delete</span> pkt;
<a name="l00569"></a>00569         <a class="code" href="Global_8cc.html#ac7631ed7c7cc138c40a9e88e38d0ecb1">g_system_ptr</a>-&gt;<a class="code" href="classRubySystem.html#a12cc73bd44b03600f54d4ca386f7bc20">m_cache_recorder</a>-&gt;<a class="code" href="classCacheRecorder.html#add70752975809e80cb192a2826b97087">enqueueNextFetchRequest</a>();
<a name="l00570"></a>00570     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="Global_8cc.html#ac7631ed7c7cc138c40a9e88e38d0ecb1">g_system_ptr</a>-&gt;<a class="code" href="classRubySystem.html#a89b41c4f399369eb42a580d0c32a7c0b">m_cooldown_enabled</a>) {
<a name="l00571"></a>00571         <span class="keyword">delete</span> pkt;
<a name="l00572"></a>00572         <a class="code" href="Global_8cc.html#ac7631ed7c7cc138c40a9e88e38d0ecb1">g_system_ptr</a>-&gt;<a class="code" href="classRubySystem.html#a12cc73bd44b03600f54d4ca386f7bc20">m_cache_recorder</a>-&gt;<a class="code" href="classCacheRecorder.html#a919f5c212476d98932496ef3327cf4e6">enqueueNextFlushRequest</a>();
<a name="l00573"></a>00573     } <span class="keywordflow">else</span> {
<a name="l00574"></a>00574         ruby_hit_callback(pkt);
<a name="l00575"></a>00575     }
<a name="l00576"></a>00576 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="ad7e26bff5c0772136a69fc46fb6b6b21"></a><!-- doxytag: member="Sequencer::insertRequest" ref="ad7e26bff5c0772136a69fc46fb6b6b21" args="(PacketPtr pkt, RubyRequestType request_type)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RequestStatus insertRequest </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classPacket.html">PacketPtr</a>&nbsp;</td>
          <td class="paramname"> <em>pkt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RubyRequestType&nbsp;</td>
          <td class="paramname"> <em>request_type</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00214"></a>00214 {
<a name="l00215"></a>00215     assert(<a class="code" href="classSequencer.html#a5d645b1dc48106eac07688fc8c65edd2">m_outstanding_count</a> ==
<a name="l00216"></a>00216         (<a class="code" href="classSequencer.html#ad419eb325e663790853ec757ca3b02aa">m_writeRequestTable</a>.size() + <a class="code" href="classSequencer.html#a50b1d01ac64e8f892be4a49998965cda">m_readRequestTable</a>.size()));
<a name="l00217"></a>00217 
<a name="l00218"></a>00218     <span class="comment">// See if we should schedule a deadlock check</span>
<a name="l00219"></a>00219     <span class="keywordflow">if</span> (!<a class="code" href="classSequencer.html#a1898c82aec1a510eaa5aa55cb23a5bc3">deadlockCheckEvent</a>.<a class="code" href="classEvent.html#a9cd69a6b10cb037550943f177a0da688" title="Determine if the current event is scheduled.">scheduled</a>() &amp;&amp;
<a name="l00220"></a>00220         <a class="code" href="classDrainable.html#a5c95358f0e9355bcc3979baf3fb7307f">getDrainState</a>() != <a class="code" href="classDrainable.html#a5d74787dedbc4e11c1ab15bf487e61f8a929d17847bfad0d4689c9ab8540d5134">Drainable::Draining</a>) {
<a name="l00221"></a>00221         <a class="code" href="classEventManager.html#a4ddebbfe9a12b95be6fb993ce892dcd3">schedule</a>(<a class="code" href="classSequencer.html#a1898c82aec1a510eaa5aa55cb23a5bc3">deadlockCheckEvent</a>, <a class="code" href="classClockedObject.html#a773956693f216cafb7d4cad92ad582e5">clockEdge</a>(<a class="code" href="classSequencer.html#a4760ee57ee761ad53400a617eb12e95a">m_deadlock_threshold</a>));
<a name="l00222"></a>00222     }
<a name="l00223"></a>00223 
<a name="l00224"></a>00224     <a class="code" href="classAddress.html">Address</a> line_addr(pkt-&gt;<a class="code" href="classPacket.html#afca9af4d83a57836baba87603463a6e0">getAddr</a>());
<a name="l00225"></a>00225     line_addr.makeLineAddress();
<a name="l00226"></a>00226     <span class="comment">// Create a default entry, mapping the address to NULL, the cast is</span>
<a name="l00227"></a>00227     <span class="comment">// there to make gcc 4.4 happy</span>
<a name="l00228"></a>00228     RequestTable::value_type default_entry(line_addr,
<a name="l00229"></a>00229                                            (<a class="code" href="structSequencerRequest.html">SequencerRequest</a>*) <a class="code" href="namespacem5_1_1params.html#a1e2e219ac4e913a2c59019be3094d3ca">NULL</a>);
<a name="l00230"></a>00230 
<a name="l00231"></a>00231     <span class="keywordflow">if</span> ((request_type == RubyRequestType_ST) ||
<a name="l00232"></a>00232         (request_type == RubyRequestType_RMW_Read) ||
<a name="l00233"></a>00233         (request_type == RubyRequestType_RMW_Write) ||
<a name="l00234"></a>00234         (request_type == RubyRequestType_Load_Linked) ||
<a name="l00235"></a>00235         (request_type == RubyRequestType_Store_Conditional) ||
<a name="l00236"></a>00236         (request_type == RubyRequestType_Locked_RMW_Read) ||
<a name="l00237"></a>00237         (request_type == RubyRequestType_Locked_RMW_Write) ||
<a name="l00238"></a>00238         (request_type == RubyRequestType_FLUSH)) {
<a name="l00239"></a>00239 
<a name="l00240"></a>00240         <span class="comment">// Check if there is any outstanding read request for the same</span>
<a name="l00241"></a>00241         <span class="comment">// cache line.</span>
<a name="l00242"></a>00242         <span class="keywordflow">if</span> (<a class="code" href="classSequencer.html#a50b1d01ac64e8f892be4a49998965cda">m_readRequestTable</a>.count(line_addr) &gt; 0) {
<a name="l00243"></a>00243             <a class="code" href="classSequencer.html#a6d186a780be6aa79db648192dd730779" title="Counters for recording aliasing information.">m_store_waiting_on_load</a>++;
<a name="l00244"></a>00244             <span class="keywordflow">return</span> RequestStatus_Aliased;
<a name="l00245"></a>00245         }
<a name="l00246"></a>00246 
<a name="l00247"></a>00247         <a class="code" href="classstd_1_1pair.html">pair&lt;RequestTable::iterator, bool&gt;</a> <a class="code" href="namespaceMipsISA.html#a7de4997f814ef7d6392df74a7a1c5e0d">r</a> =
<a name="l00248"></a>00248             <a class="code" href="classSequencer.html#ad419eb325e663790853ec757ca3b02aa">m_writeRequestTable</a>.insert(default_entry);
<a name="l00249"></a>00249         <span class="keywordflow">if</span> (r.second) {
<a name="l00250"></a>00250             RequestTable::iterator <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a> = r.first;
<a name="l00251"></a>00251             i-&gt;second = <span class="keyword">new</span> <a class="code" href="structSequencerRequest.html">SequencerRequest</a>(pkt, request_type, <a class="code" href="classClockedObject.html#a3f6dfa1d3e7cd47666433b6caa4d34d6">curCycle</a>());
<a name="l00252"></a>00252             <a class="code" href="classSequencer.html#a5d645b1dc48106eac07688fc8c65edd2">m_outstanding_count</a>++;
<a name="l00253"></a>00253         } <span class="keywordflow">else</span> {
<a name="l00254"></a>00254           <span class="comment">// There is an outstanding write request for the cache line</span>
<a name="l00255"></a>00255           <a class="code" href="classSequencer.html#a79cb8a27dd783e3c7298d8d874795b3d">m_store_waiting_on_store</a>++;
<a name="l00256"></a>00256           <span class="keywordflow">return</span> RequestStatus_Aliased;
<a name="l00257"></a>00257         }
<a name="l00258"></a>00258     } <span class="keywordflow">else</span> {
<a name="l00259"></a>00259         <span class="comment">// Check if there is any outstanding write request for the same</span>
<a name="l00260"></a>00260         <span class="comment">// cache line.</span>
<a name="l00261"></a>00261         <span class="keywordflow">if</span> (<a class="code" href="classSequencer.html#ad419eb325e663790853ec757ca3b02aa">m_writeRequestTable</a>.count(line_addr) &gt; 0) {
<a name="l00262"></a>00262             <a class="code" href="classSequencer.html#a8e5427a5d38caa118425b87f68c8b8c0">m_load_waiting_on_store</a>++;
<a name="l00263"></a>00263             <span class="keywordflow">return</span> RequestStatus_Aliased;
<a name="l00264"></a>00264         }
<a name="l00265"></a>00265 
<a name="l00266"></a>00266         <a class="code" href="classstd_1_1pair.html">pair&lt;RequestTable::iterator, bool&gt;</a> r =
<a name="l00267"></a>00267             <a class="code" href="classSequencer.html#a50b1d01ac64e8f892be4a49998965cda">m_readRequestTable</a>.insert(default_entry);
<a name="l00268"></a>00268 
<a name="l00269"></a>00269         <span class="keywordflow">if</span> (r.second) {
<a name="l00270"></a>00270             RequestTable::iterator <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a> = r.first;
<a name="l00271"></a>00271             i-&gt;second = <span class="keyword">new</span> <a class="code" href="structSequencerRequest.html">SequencerRequest</a>(pkt, request_type, <a class="code" href="classClockedObject.html#a3f6dfa1d3e7cd47666433b6caa4d34d6">curCycle</a>());
<a name="l00272"></a>00272             <a class="code" href="classSequencer.html#a5d645b1dc48106eac07688fc8c65edd2">m_outstanding_count</a>++;
<a name="l00273"></a>00273         } <span class="keywordflow">else</span> {
<a name="l00274"></a>00274             <span class="comment">// There is an outstanding read request for the cache line</span>
<a name="l00275"></a>00275             <a class="code" href="classSequencer.html#a19936e24600f4fafad29833ae73051fa">m_load_waiting_on_load</a>++;
<a name="l00276"></a>00276             <span class="keywordflow">return</span> RequestStatus_Aliased;
<a name="l00277"></a>00277         }
<a name="l00278"></a>00278     }
<a name="l00279"></a>00279 
<a name="l00280"></a>00280     <a class="code" href="classSequencer.html#a24e9160c0860bc93a5f57de63544fe65" title="Histogram for number of outstanding requests per cycle.">m_outstandReqHist</a>.<a class="code" href="classStats_1_1DistBase.html#afed4e1e09f566c5aa9e972d8c17b5a27">sample</a>(<a class="code" href="classSequencer.html#a5d645b1dc48106eac07688fc8c65edd2">m_outstanding_count</a>);
<a name="l00281"></a>00281     assert(<a class="code" href="classSequencer.html#a5d645b1dc48106eac07688fc8c65edd2">m_outstanding_count</a> ==
<a name="l00282"></a>00282         (<a class="code" href="classSequencer.html#ad419eb325e663790853ec757ca3b02aa">m_writeRequestTable</a>.size() + <a class="code" href="classSequencer.html#a50b1d01ac64e8f892be4a49998965cda">m_readRequestTable</a>.size()));
<a name="l00283"></a>00283 
<a name="l00284"></a>00284     <span class="keywordflow">return</span> RequestStatus_Ready;
<a name="l00285"></a>00285 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="ab328ca1fdc98e525561d4fc99de4757c"></a><!-- doxytag: member="Sequencer::invalidateSC" ref="ab328ca1fdc98e525561d4fc99de4757c" args="(const Address &amp;address)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void invalidateSC </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classAddress.html">Address</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>address</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00320"></a>00320 {
<a name="l00321"></a>00321     RequestTable::iterator <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a> = <a class="code" href="classSequencer.html#ad419eb325e663790853ec757ca3b02aa">m_writeRequestTable</a>.find(address);
<a name="l00322"></a>00322     <span class="keywordflow">if</span> (i != <a class="code" href="classSequencer.html#ad419eb325e663790853ec757ca3b02aa">m_writeRequestTable</a>.end()) {
<a name="l00323"></a>00323         <a class="code" href="structSequencerRequest.html">SequencerRequest</a>* request = i-&gt;second;
<a name="l00324"></a>00324         <span class="comment">// The controller has lost the coherence permissions, hence the lock</span>
<a name="l00325"></a>00325         <span class="comment">// on the cache line maintained by the cache should be cleared.</span>
<a name="l00326"></a>00326         <span class="keywordflow">if</span> (request-&gt;<a class="code" href="structSequencerRequest.html#a7d010f0854d320898448eae2da5997f8">m_type</a> == RubyRequestType_Store_Conditional) {
<a name="l00327"></a>00327             <a class="code" href="classSequencer.html#a7a3b3fe88942aab5003a24c6f1da4428">m_dataCache_ptr</a>-&gt;<a class="code" href="classCacheMemory.html#abd16aaa7623b6ed38e15bde2b210f88a">clearLocked</a>(address);
<a name="l00328"></a>00328         }
<a name="l00329"></a>00329     }
<a name="l00330"></a>00330 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a11ce018fbd3aa89624b06dbdafbd4ef9"></a><!-- doxytag: member="Sequencer::isDeadlockEventScheduled" ref="a11ce018fbd3aa89624b06dbdafbd4ef9" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool isDeadlockEventScheduled </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00092"></a>00092     { <span class="keywordflow">return</span> <a class="code" href="classSequencer.html#a1898c82aec1a510eaa5aa55cb23a5bc3">deadlockCheckEvent</a>.<a class="code" href="classEvent.html#a9cd69a6b10cb037550943f177a0da688" title="Determine if the current event is scheduled.">scheduled</a>(); }
</pre></div></p>

</div>
</div>
<a class="anchor" id="adf180308d81a9eade08f190a0b220c6d"></a><!-- doxytag: member="Sequencer::issueRequest" ref="adf180308d81a9eade08f190a0b220c6d" args="(PacketPtr pkt, RubyRequestType type)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void issueRequest </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classPacket.html">PacketPtr</a>&nbsp;</td>
          <td class="paramname"> <em>pkt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RubyRequestType&nbsp;</td>
          <td class="paramname"> <em>type</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00671"></a>00671 {
<a name="l00672"></a>00672     assert(pkt != <a class="code" href="namespacem5_1_1params.html#a1e2e219ac4e913a2c59019be3094d3ca">NULL</a>);
<a name="l00673"></a>00673     <span class="keywordtype">int</span> proc_id = -1;
<a name="l00674"></a>00674     <span class="keywordflow">if</span> (pkt-&gt;<a class="code" href="classPacket.html#a956cd41d82347558b9c0a5b0474903f2" title="A pointer to the original request.">req</a>-&gt;<a class="code" href="classRequest.html#a2b2cd3fd53b1fb8c401187ca87f810f5">hasContextId</a>()) {
<a name="l00675"></a>00675         proc_id = pkt-&gt;<a class="code" href="classPacket.html#a956cd41d82347558b9c0a5b0474903f2" title="A pointer to the original request.">req</a>-&gt;<a class="code" href="classRequest.html#a651d5d14e7a4e95ebe6d7f5b8ee5a107">contextId</a>();
<a name="l00676"></a>00676     }
<a name="l00677"></a>00677 
<a name="l00678"></a>00678     <span class="comment">// If valid, copy the pc to the ruby request</span>
<a name="l00679"></a>00679     <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="inorder__dyn__inst_8cc.html#a0c864f905330c0fe3ecc683b7bf8b793">pc</a> = 0;
<a name="l00680"></a>00680     <span class="keywordflow">if</span> (pkt-&gt;<a class="code" href="classPacket.html#a956cd41d82347558b9c0a5b0474903f2" title="A pointer to the original request.">req</a>-&gt;<a class="code" href="classRequest.html#a0ae031e5463fc62226d112dfbad6c08c">hasPC</a>()) {
<a name="l00681"></a>00681         pc = pkt-&gt;<a class="code" href="classPacket.html#a956cd41d82347558b9c0a5b0474903f2" title="A pointer to the original request.">req</a>-&gt;<a class="code" href="classRequest.html#ab651e5db13fd546a5d4f88d3a4a04428">getPC</a>();
<a name="l00682"></a>00682     }
<a name="l00683"></a>00683 
<a name="l00684"></a>00684     <a class="code" href="classRubyRequest.html">RubyRequest</a> *msg = <span class="keyword">new</span> <a class="code" href="classRubyRequest.html">RubyRequest</a>(<a class="code" href="classClockedObject.html#a773956693f216cafb7d4cad92ad582e5">clockEdge</a>(), pkt-&gt;<a class="code" href="classPacket.html#afca9af4d83a57836baba87603463a6e0">getAddr</a>(),
<a name="l00685"></a>00685                                        pkt-&gt;<a class="code" href="classPacket.html#a5c451baf3f0a89084e79e69bb9061200">getPtr</a>&lt;uint8_t&gt;(<span class="keyword">true</span>),
<a name="l00686"></a>00686                                        pkt-&gt;<a class="code" href="classPacket.html#a1d18ba49c7be427da1f4a42d53e35f48">getSize</a>(), pc, secondary_type,
<a name="l00687"></a>00687                                        RubyAccessMode_Supervisor, pkt,
<a name="l00688"></a>00688                                        PrefetchBit_No, proc_id);
<a name="l00689"></a>00689 
<a name="l00690"></a>00690     <a class="code" href="trace_8hh.html#ab50e5d70719a2562fe32d994959ad324">DPRINTFR</a>(ProtocolTrace, <span class="stringliteral">&quot;%15s %3s %10s%20s %6s&gt;%-6s %s %s\n&quot;</span>,
<a name="l00691"></a>00691             <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22" title="The universal simulation clock.">curTick</a>(), m_version, <span class="stringliteral">&quot;Seq&quot;</span>, <span class="stringliteral">&quot;Begin&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>,
<a name="l00692"></a>00692             msg-&gt;<a class="code" href="classRubyRequest.html#abbc0034e2c929ff925dc7c9fd1128110">getPhysicalAddress</a>(),
<a name="l00693"></a>00693             RubyRequestType_to_string(secondary_type));
<a name="l00694"></a>00694 
<a name="l00695"></a>00695     <a class="code" href="classCycles.html">Cycles</a> latency(0);  <span class="comment">// initialzed to an null value</span>
<a name="l00696"></a>00696 
<a name="l00697"></a>00697     <span class="keywordflow">if</span> (secondary_type == RubyRequestType_IFETCH)
<a name="l00698"></a>00698         latency = <a class="code" href="classSequencer.html#ad75cc69f67160a8550641442ffdb6a47">m_instCache_ptr</a>-&gt;<a class="code" href="classCacheMemory.html#ae69a59f28f0cfd099bf798cb6bb76356">getLatency</a>();
<a name="l00699"></a>00699     <span class="keywordflow">else</span>
<a name="l00700"></a>00700         latency = <a class="code" href="classSequencer.html#a7a3b3fe88942aab5003a24c6f1da4428">m_dataCache_ptr</a>-&gt;<a class="code" href="classCacheMemory.html#ae69a59f28f0cfd099bf798cb6bb76356">getLatency</a>();
<a name="l00701"></a>00701 
<a name="l00702"></a>00702     <span class="comment">// Send the message to the cache controller</span>
<a name="l00703"></a>00703     assert(latency &gt; 0);
<a name="l00704"></a>00704 
<a name="l00705"></a>00705     assert(m_mandatory_q_ptr != <a class="code" href="namespacem5_1_1params.html#a1e2e219ac4e913a2c59019be3094d3ca">NULL</a>);
<a name="l00706"></a>00706     m_mandatory_q_ptr-&gt;enqueue(msg, latency);
<a name="l00707"></a>00707 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a23de6e3fbb2362f4410d435e3600d0f7"></a><!-- doxytag: member="Sequencer::makeRequest" ref="a23de6e3fbb2362f4410d435e3600d0f7" args="(PacketPtr pkt)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RequestStatus makeRequest </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classPacket.html">PacketPtr</a>&nbsp;</td>
          <td class="paramname"> <em>pkt</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00586"></a>00586 {
<a name="l00587"></a>00587     <span class="keywordflow">if</span> (<a class="code" href="classSequencer.html#a5d645b1dc48106eac07688fc8c65edd2">m_outstanding_count</a> &gt;= <a class="code" href="classSequencer.html#aa4e402fb0283ff3547ee82785e7a66c3">m_max_outstanding_requests</a>) {
<a name="l00588"></a>00588         <span class="keywordflow">return</span> RequestStatus_BufferFull;
<a name="l00589"></a>00589     }
<a name="l00590"></a>00590 
<a name="l00591"></a>00591     RubyRequestType primary_type = RubyRequestType_NULL;
<a name="l00592"></a>00592     RubyRequestType secondary_type = RubyRequestType_NULL;
<a name="l00593"></a>00593 
<a name="l00594"></a>00594     <span class="keywordflow">if</span> (pkt-&gt;<a class="code" href="classPacket.html#a8965874e960faf91ad4b6af8dbf31875">isLLSC</a>()) {
<a name="l00595"></a>00595         <span class="comment">//</span>
<a name="l00596"></a>00596         <span class="comment">// Alpha LL/SC instructions need to be handled carefully by the cache</span>
<a name="l00597"></a>00597         <span class="comment">// coherence protocol to ensure they follow the proper semantics. In</span>
<a name="l00598"></a>00598         <span class="comment">// particular, by identifying the operations as atomic, the protocol</span>
<a name="l00599"></a>00599         <span class="comment">// should understand that migratory sharing optimizations should not</span>
<a name="l00600"></a>00600         <span class="comment">// be performed (i.e. a load between the LL and SC should not steal</span>
<a name="l00601"></a>00601         <span class="comment">// away exclusive permission).</span>
<a name="l00602"></a>00602         <span class="comment">//</span>
<a name="l00603"></a>00603         <span class="keywordflow">if</span> (pkt-&gt;<a class="code" href="classPacket.html#ab699d2f0d186312531fd1c279fd27b73">isWrite</a>()) {
<a name="l00604"></a>00604             <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(RubySequencer, <span class="stringliteral">&quot;Issuing SC\n&quot;</span>);
<a name="l00605"></a>00605             primary_type = RubyRequestType_Store_Conditional;
<a name="l00606"></a>00606         } <span class="keywordflow">else</span> {
<a name="l00607"></a>00607             <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(RubySequencer, <span class="stringliteral">&quot;Issuing LL\n&quot;</span>);
<a name="l00608"></a>00608             assert(pkt-&gt;<a class="code" href="classPacket.html#adc47901747fc3c447db3abddaf01491a">isRead</a>());
<a name="l00609"></a>00609             primary_type = RubyRequestType_Load_Linked;
<a name="l00610"></a>00610         }
<a name="l00611"></a>00611         secondary_type = RubyRequestType_ATOMIC;
<a name="l00612"></a>00612     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (pkt-&gt;<a class="code" href="classPacket.html#a956cd41d82347558b9c0a5b0474903f2" title="A pointer to the original request.">req</a>-&gt;<a class="code" href="classRequest.html#ae0c9fa9daf2467984aea571a0f3940c6">isLocked</a>()) {
<a name="l00613"></a>00613         <span class="comment">//</span>
<a name="l00614"></a>00614         <span class="comment">// x86 locked instructions are translated to store cache coherence</span>
<a name="l00615"></a>00615         <span class="comment">// requests because these requests should always be treated as read</span>
<a name="l00616"></a>00616         <span class="comment">// exclusive operations and should leverage any migratory sharing</span>
<a name="l00617"></a>00617         <span class="comment">// optimization built into the protocol.</span>
<a name="l00618"></a>00618         <span class="comment">//</span>
<a name="l00619"></a>00619         <span class="keywordflow">if</span> (pkt-&gt;<a class="code" href="classPacket.html#ab699d2f0d186312531fd1c279fd27b73">isWrite</a>()) {
<a name="l00620"></a>00620             <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(RubySequencer, <span class="stringliteral">&quot;Issuing Locked RMW Write\n&quot;</span>);
<a name="l00621"></a>00621             primary_type = RubyRequestType_Locked_RMW_Write;
<a name="l00622"></a>00622         } <span class="keywordflow">else</span> {
<a name="l00623"></a>00623             <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(RubySequencer, <span class="stringliteral">&quot;Issuing Locked RMW Read\n&quot;</span>);
<a name="l00624"></a>00624             assert(pkt-&gt;<a class="code" href="classPacket.html#adc47901747fc3c447db3abddaf01491a">isRead</a>());
<a name="l00625"></a>00625             primary_type = RubyRequestType_Locked_RMW_Read;
<a name="l00626"></a>00626         }
<a name="l00627"></a>00627         secondary_type = RubyRequestType_ST;
<a name="l00628"></a>00628     } <span class="keywordflow">else</span> {
<a name="l00629"></a>00629         <span class="keywordflow">if</span> (pkt-&gt;<a class="code" href="classPacket.html#adc47901747fc3c447db3abddaf01491a">isRead</a>()) {
<a name="l00630"></a>00630             <span class="keywordflow">if</span> (pkt-&gt;<a class="code" href="classPacket.html#a956cd41d82347558b9c0a5b0474903f2" title="A pointer to the original request.">req</a>-&gt;<a class="code" href="classRequest.html#ae742b8e8aaa2e18506dc64c7b7f3fc0a">isInstFetch</a>()) {
<a name="l00631"></a>00631                 primary_type = secondary_type = RubyRequestType_IFETCH;
<a name="l00632"></a>00632             } <span class="keywordflow">else</span> {
<a name="l00633"></a>00633 <span class="preprocessor">#if THE_ISA == X86_ISA</span>
<a name="l00634"></a>00634 <span class="preprocessor"></span>                <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="namespacem5_1_1debug.html#a9ceb38153d5c0f156fbeada6dc00ff4f">flags</a> = pkt-&gt;<a class="code" href="classPacket.html#a956cd41d82347558b9c0a5b0474903f2" title="A pointer to the original request.">req</a>-&gt;<a class="code" href="classRequest.html#a8552aa8d45c9ba10449d51ac08e7d490">getFlags</a>();
<a name="l00635"></a>00635                 <span class="keywordtype">bool</span> storeCheck = flags &amp;
<a name="l00636"></a>00636                         (<a class="code" href="namespaceX86ISA.html#a90b19ab669542957b0c2b1b5e2187319a9d1043ebef8fbb774d391dc600c9828f">TheISA::StoreCheck</a> &lt;&lt; <a class="code" href="namespaceX86ISA.html#aa3993f768fd6f39c79856c9039c7523f">TheISA::FlagShift</a>);
<a name="l00637"></a>00637 <span class="preprocessor">#else</span>
<a name="l00638"></a>00638 <span class="preprocessor"></span>                <span class="keywordtype">bool</span> storeCheck = <span class="keyword">false</span>;
<a name="l00639"></a>00639 <span class="preprocessor">#endif // X86_ISA</span>
<a name="l00640"></a>00640 <span class="preprocessor"></span>                <span class="keywordflow">if</span> (storeCheck) {
<a name="l00641"></a>00641                     primary_type = RubyRequestType_RMW_Read;
<a name="l00642"></a>00642                     secondary_type = RubyRequestType_ST;
<a name="l00643"></a>00643                 } <span class="keywordflow">else</span> {
<a name="l00644"></a>00644                     primary_type = secondary_type = RubyRequestType_LD;
<a name="l00645"></a>00645                 }
<a name="l00646"></a>00646             }
<a name="l00647"></a>00647         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (pkt-&gt;<a class="code" href="classPacket.html#ab699d2f0d186312531fd1c279fd27b73">isWrite</a>()) {
<a name="l00648"></a>00648             <span class="comment">//</span>
<a name="l00649"></a>00649             <span class="comment">// Note: M5 packets do not differentiate ST from RMW_Write</span>
<a name="l00650"></a>00650             <span class="comment">//</span>
<a name="l00651"></a>00651             primary_type = secondary_type = RubyRequestType_ST;
<a name="l00652"></a>00652         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (pkt-&gt;<a class="code" href="classPacket.html#a5e6baaa42eabbb07af2d1769e3c0499b">isFlush</a>()) {
<a name="l00653"></a>00653           primary_type = secondary_type = RubyRequestType_FLUSH;
<a name="l00654"></a>00654         } <span class="keywordflow">else</span> {
<a name="l00655"></a>00655             <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Unsupported ruby packet type\n&quot;</span>);
<a name="l00656"></a>00656         }
<a name="l00657"></a>00657     }
<a name="l00658"></a>00658 
<a name="l00659"></a>00659     RequestStatus <a class="code" href="namespaceArmISA.html#a566327436c4c7e7a63ab9ac137e9d50e">status</a> = <a class="code" href="classSequencer.html#ad7e26bff5c0772136a69fc46fb6b6b21">insertRequest</a>(pkt, primary_type);
<a name="l00660"></a>00660     <span class="keywordflow">if</span> (status != RequestStatus_Ready)
<a name="l00661"></a>00661         <span class="keywordflow">return</span> status;
<a name="l00662"></a>00662 
<a name="l00663"></a>00663     <a class="code" href="classSequencer.html#adf180308d81a9eade08f190a0b220c6d">issueRequest</a>(pkt, secondary_type);
<a name="l00664"></a>00664 
<a name="l00665"></a>00665     <span class="comment">// TODO: issue hardware prefetches here</span>
<a name="l00666"></a>00666     <span class="keywordflow">return</span> RequestStatus_Issued;
<a name="l00667"></a>00667 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a2e67c7ecd7fa83154e841e80a502130d"></a><!-- doxytag: member="Sequencer::markRemoved" ref="a2e67c7ecd7fa83154e841e80a502130d" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void markRemoved </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00289"></a>00289 {
<a name="l00290"></a>00290     <a class="code" href="classSequencer.html#a5d645b1dc48106eac07688fc8c65edd2">m_outstanding_count</a>--;
<a name="l00291"></a>00291     assert(<a class="code" href="classSequencer.html#a5d645b1dc48106eac07688fc8c65edd2">m_outstanding_count</a> ==
<a name="l00292"></a>00292            <a class="code" href="classSequencer.html#ad419eb325e663790853ec757ca3b02aa">m_writeRequestTable</a>.size() + <a class="code" href="classSequencer.html#a50b1d01ac64e8f892be4a49998965cda">m_readRequestTable</a>.size());
<a name="l00293"></a>00293 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="ad3a4eee2c15f83ff25ee60d438602e6b"></a><!-- doxytag: member="Sequencer::operator=" ref="ad3a4eee2c15f83ff25ee60d438602e6b" args="(const Sequencer &amp;obj)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classSequencer.html">Sequencer</a>&amp; operator= </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classSequencer.html">Sequencer</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>obj</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ae47593dc86baa86bf047ad1fbcdcceed"></a><!-- doxytag: member="Sequencer::outstandingCount" ref="ae47593dc86baa86bf047ad1fbcdcceed" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int outstandingCount </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00089"></a>00089 { <span class="keywordflow">return</span> <a class="code" href="classSequencer.html#a5d645b1dc48106eac07688fc8c65edd2">m_outstanding_count</a>; }
</pre></div></p>

</div>
</div>
<a class="anchor" id="ac55fe386a101fbae38c716067c9966a0"></a><!-- doxytag: member="Sequencer::print" ref="ac55fe386a101fbae38c716067c9966a0" args="(std::ostream &amp;out) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void print </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&nbsp;</td>
          <td class="paramname"> <em>out</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a5108f0f12fa601b4c6713ee79510ef83"></a><!-- doxytag: member="Sequencer::printProgress" ref="a5108f0f12fa601b4c6713ee79510ef83" args="(std::ostream &amp;out) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void printProgress </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&nbsp;</td>
          <td class="paramname"> <em>out</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a6b6826ba925b0aa2cad4601dcb8dd5ee"></a><!-- doxytag: member="Sequencer::readCallback" ref="a6b6826ba925b0aa2cad4601dcb8dd5ee" args="(const Address &amp;address, DataBlock &amp;data, const bool externalHit=false, const MachineType mach=MachineType_NUM, const Cycles initialRequestTime=Cycles(0), const Cycles forwardRequestTime=Cycles(0), const Cycles firstResponseTime=Cycles(0))" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void readCallback </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classAddress.html">Address</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classDataBlock.html">DataBlock</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const bool&nbsp;</td>
          <td class="paramname"> <em>externalHit</em> = <code>false</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const MachineType&nbsp;</td>
          <td class="paramname"> <em>mach</em> = <code>MachineType_NUM</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classCycles.html">Cycles</a>&nbsp;</td>
          <td class="paramname"> <em>initialRequestTime</em> = <code><a class="el" href="classCycles.html">Cycles</a>(0)</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classCycles.html">Cycles</a>&nbsp;</td>
          <td class="paramname"> <em>forwardRequestTime</em> = <code><a class="el" href="classCycles.html">Cycles</a>(0)</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classCycles.html">Cycles</a>&nbsp;</td>
          <td class="paramname"> <em>firstResponseTime</em> = <code><a class="el" href="classCycles.html">Cycles</a>(0)</code></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00476"></a>00476 {
<a name="l00477"></a>00477     assert(address == <a class="code" href="Address_8hh.html#abe46a2cc64664e1a3a02d0a501e4f21d">line_address</a>(address));
<a name="l00478"></a>00478     assert(<a class="code" href="classSequencer.html#a50b1d01ac64e8f892be4a49998965cda">m_readRequestTable</a>.count(<a class="code" href="Address_8hh.html#abe46a2cc64664e1a3a02d0a501e4f21d">line_address</a>(address)));
<a name="l00479"></a>00479 
<a name="l00480"></a>00480     RequestTable::iterator <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a> = <a class="code" href="classSequencer.html#a50b1d01ac64e8f892be4a49998965cda">m_readRequestTable</a>.find(address);
<a name="l00481"></a>00481     assert(i != <a class="code" href="classSequencer.html#a50b1d01ac64e8f892be4a49998965cda">m_readRequestTable</a>.end());
<a name="l00482"></a>00482     <a class="code" href="structSequencerRequest.html">SequencerRequest</a>* request = i-&gt;second;
<a name="l00483"></a>00483 
<a name="l00484"></a>00484     <a class="code" href="classSequencer.html#a50b1d01ac64e8f892be4a49998965cda">m_readRequestTable</a>.erase(i);
<a name="l00485"></a>00485     <a class="code" href="classSequencer.html#a2e67c7ecd7fa83154e841e80a502130d">markRemoved</a>();
<a name="l00486"></a>00486 
<a name="l00487"></a>00487     assert((request-&gt;m_type == RubyRequestType_LD) ||
<a name="l00488"></a>00488            (request-&gt;m_type == RubyRequestType_IFETCH));
<a name="l00489"></a>00489 
<a name="l00490"></a>00490     <a class="code" href="classSequencer.html#ae5b978643179033488a1153899c085e5">hitCallback</a>(request, data, <span class="keyword">true</span>, mach, externalHit,
<a name="l00491"></a>00491                 initialRequestTime, forwardRequestTime, firstResponseTime);
<a name="l00492"></a>00492 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a37b774f897c19e6a2a84d89aeb3f5b45"></a><!-- doxytag: member="Sequencer::recordMissLatency" ref="a37b774f897c19e6a2a84d89aeb3f5b45" args="(const Cycles t, const RubyRequestType type, const MachineType respondingMach, bool isExternalHit, Cycles issuedTime, Cycles initialRequestTime, Cycles forwardRequestTime, Cycles firstResponseTime, Cycles completionTime)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void recordMissLatency </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classCycles.html">Cycles</a>&nbsp;</td>
          <td class="paramname"> <em>t</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const RubyRequestType&nbsp;</td>
          <td class="paramname"> <em>type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const MachineType&nbsp;</td>
          <td class="paramname"> <em>respondingMach</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>isExternalHit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classCycles.html">Cycles</a>&nbsp;</td>
          <td class="paramname"> <em>issuedTime</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classCycles.html">Cycles</a>&nbsp;</td>
          <td class="paramname"> <em>initialRequestTime</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classCycles.html">Cycles</a>&nbsp;</td>
          <td class="paramname"> <em>forwardRequestTime</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classCycles.html">Cycles</a>&nbsp;</td>
          <td class="paramname"> <em>firstResponseTime</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classCycles.html">Cycles</a>&nbsp;</td>
          <td class="paramname"> <em>completionTime</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00383"></a>00383 {
<a name="l00384"></a>00384     <a class="code" href="classSequencer.html#aeb3fc96d5f4638c5599ed141c6c6bda7" title="Histogram for holding latency profile of all requests.">m_latencyHist</a>.<a class="code" href="classStats_1_1DistBase.html#afed4e1e09f566c5aa9e972d8c17b5a27">sample</a>(cycles);
<a name="l00385"></a>00385     <a class="code" href="classSequencer.html#a21453ca0672126e1c0e204b7c60b3340">m_typeLatencyHist</a>[<a class="code" href="classSequencer_1_1RubyPort.html#acce15679d830831b0bbe8ebc2a60b2ca">type</a>]-&gt;sample(cycles);
<a name="l00386"></a>00386 
<a name="l00387"></a>00387     <span class="keywordflow">if</span> (isExternalHit) {
<a name="l00388"></a>00388         <a class="code" href="classSequencer.html#aff6841cbe8b6a9be485b4c45a8208f93">m_missLatencyHist</a>.<a class="code" href="classStats_1_1DistBase.html#afed4e1e09f566c5aa9e972d8c17b5a27">sample</a>(cycles);
<a name="l00389"></a>00389         <a class="code" href="classSequencer.html#ac5a934c0abe9f0185357eb76de27dee3">m_missTypeLatencyHist</a>[<a class="code" href="classSequencer_1_1RubyPort.html#acce15679d830831b0bbe8ebc2a60b2ca">type</a>]-&gt;sample(cycles);
<a name="l00390"></a>00390 
<a name="l00391"></a>00391         <span class="keywordflow">if</span> (respondingMach != MachineType_NUM) {
<a name="l00392"></a>00392             <a class="code" href="classSequencer.html#a55e994bce4da18f7600be6cbf7a4a3b5">m_missMachLatencyHist</a>[respondingMach]-&gt;sample(cycles);
<a name="l00393"></a>00393             <a class="code" href="classSequencer.html#a8e022aebc37a4b83df56956874befd75">m_missTypeMachLatencyHist</a>[<a class="code" href="classSequencer_1_1RubyPort.html#acce15679d830831b0bbe8ebc2a60b2ca">type</a>][respondingMach]-&gt;sample(cycles);
<a name="l00394"></a>00394 
<a name="l00395"></a>00395             <span class="keywordflow">if</span> ((issuedTime &lt;= initialRequestTime) &amp;&amp;
<a name="l00396"></a>00396                 (initialRequestTime &lt;= forwardRequestTime) &amp;&amp;
<a name="l00397"></a>00397                 (forwardRequestTime &lt;= firstResponseTime) &amp;&amp;
<a name="l00398"></a>00398                 (firstResponseTime &lt;= completionTime)) {
<a name="l00399"></a>00399 
<a name="l00400"></a>00400                 <a class="code" href="classSequencer.html#a503562ca3d885333c87da80d05ee612a" title="Histograms for recording the breakdown of miss latency.">m_IssueToInitialDelayHist</a>[respondingMach]-&gt;sample(
<a name="l00401"></a>00401                     initialRequestTime - issuedTime);
<a name="l00402"></a>00402                 <a class="code" href="classSequencer.html#a0dbfb83f6edf61cad3d0aebdc89ed370">m_InitialToForwardDelayHist</a>[respondingMach]-&gt;sample(
<a name="l00403"></a>00403                     forwardRequestTime - initialRequestTime);
<a name="l00404"></a>00404                 <a class="code" href="classSequencer.html#ae9bea11c9b001a155e7f7a0f39ac7bf9">m_ForwardToFirstResponseDelayHist</a>[respondingMach]-&gt;sample(
<a name="l00405"></a>00405                     firstResponseTime - forwardRequestTime);
<a name="l00406"></a>00406                 <a class="code" href="classSequencer.html#a6236c49462f2162310ca62569ec869ac">m_FirstResponseToCompletionDelayHist</a>[respondingMach]-&gt;sample(
<a name="l00407"></a>00407                     completionTime - firstResponseTime);
<a name="l00408"></a>00408             } <span class="keywordflow">else</span> {
<a name="l00409"></a>00409                 <a class="code" href="classSequencer.html#a42ce5f1f915ac19c7e7575172f28e412">m_IncompleteTimes</a>[respondingMach]++;
<a name="l00410"></a>00410             }
<a name="l00411"></a>00411         }
<a name="l00412"></a>00412     } <span class="keywordflow">else</span> {
<a name="l00413"></a>00413         <a class="code" href="classSequencer.html#aa7b4f1cb2f6f69fac85f5fa0be12f95a">m_hitLatencyHist</a>.<a class="code" href="classStats_1_1DistBase.html#afed4e1e09f566c5aa9e972d8c17b5a27">sample</a>(cycles);
<a name="l00414"></a>00414         <a class="code" href="classSequencer.html#aeecaf5411cd3b34435f621db03387b67">m_hitTypeLatencyHist</a>[<a class="code" href="classSequencer_1_1RubyPort.html#acce15679d830831b0bbe8ebc2a60b2ca">type</a>]-&gt;sample(cycles);
<a name="l00415"></a>00415 
<a name="l00416"></a>00416         <span class="keywordflow">if</span> (respondingMach != MachineType_NUM) {
<a name="l00417"></a>00417             <a class="code" href="classSequencer.html#add8e2c73ddfe42f1b177e641a0e626d5">m_hitMachLatencyHist</a>[respondingMach]-&gt;sample(cycles);
<a name="l00418"></a>00418             <a class="code" href="classSequencer.html#aaf855f02483dc21743651007a759ea77">m_hitTypeMachLatencyHist</a>[<a class="code" href="classSequencer_1_1RubyPort.html#acce15679d830831b0bbe8ebc2a60b2ca">type</a>][respondingMach]-&gt;sample(cycles);
<a name="l00419"></a>00419         }
<a name="l00420"></a>00420     }
<a name="l00421"></a>00421 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a2fa76b7c47843db1ca8a852a1b4fdb49"></a><!-- doxytag: member="Sequencer::recordRequestType" ref="a2fa76b7c47843db1ca8a852a1b4fdb49" args="(SequencerRequestType requestType)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void recordRequestType </td>
          <td>(</td>
          <td class="paramtype">SequencerRequestType&nbsp;</td>
          <td class="paramname"> <em>requestType</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00746"></a>00746                                                              {
<a name="l00747"></a>00747     <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(RubyStats, <span class="stringliteral">&quot;Recorded statistic: %s\n&quot;</span>,
<a name="l00748"></a>00748             SequencerRequestType_to_string(requestType));
<a name="l00749"></a>00749 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a4dc637449366fcdfc4e764cdf12d9b11"></a><!-- doxytag: member="Sequencer::regStats" ref="a4dc637449366fcdfc4e764cdf12d9b11" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void regStats </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="classRegister.html">Register</a> statistics for this object. </p>

<p><a class="el" href="classSimObject.html#a4dc637449366fcdfc4e764cdf12d9b11">SimObject</a>を再定義しています。</p>

<p><div class="fragment"><pre class="fragment"><a name="l00760"></a>00760 {
<a name="l00761"></a>00761     <a class="code" href="classSequencer.html#a6d186a780be6aa79db648192dd730779" title="Counters for recording aliasing information.">m_store_waiting_on_load</a>
<a name="l00762"></a>00762         .<a class="code" href="classStats_1_1DataWrap.html#a8eaf5c2b92132dfcacd7d9b10afb1726">name</a>(<a class="code" href="classSimObject.html#adbcff144e5e199d332a1352af1798148">name</a>() + <span class="stringliteral">&quot;.store_waiting_on_load&quot;</span>)
<a name="l00763"></a>00763         .desc(<span class="stringliteral">&quot;Number of times a store aliased with a pending load&quot;</span>)
<a name="l00764"></a>00764         .flags(<a class="code" href="namespaceStats.html#aea66fede55fadabd06c458fb36736378">Stats::nozero</a>);
<a name="l00765"></a>00765     <a class="code" href="classSequencer.html#a79cb8a27dd783e3c7298d8d874795b3d">m_store_waiting_on_store</a>
<a name="l00766"></a>00766         .<a class="code" href="classStats_1_1DataWrap.html#a8eaf5c2b92132dfcacd7d9b10afb1726">name</a>(<a class="code" href="classSimObject.html#adbcff144e5e199d332a1352af1798148">name</a>() + <span class="stringliteral">&quot;.store_waiting_on_store&quot;</span>)
<a name="l00767"></a>00767         .desc(<span class="stringliteral">&quot;Number of times a store aliased with a pending store&quot;</span>)
<a name="l00768"></a>00768         .flags(<a class="code" href="namespaceStats.html#aea66fede55fadabd06c458fb36736378">Stats::nozero</a>);
<a name="l00769"></a>00769     <a class="code" href="classSequencer.html#a19936e24600f4fafad29833ae73051fa">m_load_waiting_on_load</a>
<a name="l00770"></a>00770         .<a class="code" href="classStats_1_1DataWrap.html#a8eaf5c2b92132dfcacd7d9b10afb1726">name</a>(<a class="code" href="classSimObject.html#adbcff144e5e199d332a1352af1798148">name</a>() + <span class="stringliteral">&quot;.load_waiting_on_load&quot;</span>)
<a name="l00771"></a>00771         .desc(<span class="stringliteral">&quot;Number of times a load aliased with a pending load&quot;</span>)
<a name="l00772"></a>00772         .flags(<a class="code" href="namespaceStats.html#aea66fede55fadabd06c458fb36736378">Stats::nozero</a>);
<a name="l00773"></a>00773     <a class="code" href="classSequencer.html#a8e5427a5d38caa118425b87f68c8b8c0">m_load_waiting_on_store</a>
<a name="l00774"></a>00774         .<a class="code" href="classStats_1_1DataWrap.html#a8eaf5c2b92132dfcacd7d9b10afb1726">name</a>(<a class="code" href="classSimObject.html#adbcff144e5e199d332a1352af1798148">name</a>() + <span class="stringliteral">&quot;.load_waiting_on_store&quot;</span>)
<a name="l00775"></a>00775         .desc(<span class="stringliteral">&quot;Number of times a load aliased with a pending store&quot;</span>)
<a name="l00776"></a>00776         .flags(<a class="code" href="namespaceStats.html#aea66fede55fadabd06c458fb36736378">Stats::nozero</a>);
<a name="l00777"></a>00777 
<a name="l00778"></a>00778     <span class="comment">// These statistical variables are not for display.</span>
<a name="l00779"></a>00779     <span class="comment">// The profiler will collate these across different</span>
<a name="l00780"></a>00780     <span class="comment">// sequencers and display those collated statistics.</span>
<a name="l00781"></a>00781     <a class="code" href="classSequencer.html#a24e9160c0860bc93a5f57de63544fe65" title="Histogram for number of outstanding requests per cycle.">m_outstandReqHist</a>.<a class="code" href="classStats_1_1Histogram.html#a0478d941e230faacf754710bf188a6c9">init</a>(10);
<a name="l00782"></a>00782     <a class="code" href="classSequencer.html#aeb3fc96d5f4638c5599ed141c6c6bda7" title="Histogram for holding latency profile of all requests.">m_latencyHist</a>.<a class="code" href="classStats_1_1Histogram.html#a0478d941e230faacf754710bf188a6c9">init</a>(10);
<a name="l00783"></a>00783     <a class="code" href="classSequencer.html#aa7b4f1cb2f6f69fac85f5fa0be12f95a">m_hitLatencyHist</a>.<a class="code" href="classStats_1_1Histogram.html#a0478d941e230faacf754710bf188a6c9">init</a>(10);
<a name="l00784"></a>00784     <a class="code" href="classSequencer.html#aff6841cbe8b6a9be485b4c45a8208f93">m_missLatencyHist</a>.<a class="code" href="classStats_1_1Histogram.html#a0478d941e230faacf754710bf188a6c9">init</a>(10);
<a name="l00785"></a>00785 
<a name="l00786"></a>00786     <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a> = 0; <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a> &lt; RubyRequestType_NUM; <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>++) {
<a name="l00787"></a>00787         <a class="code" href="classSequencer.html#a21453ca0672126e1c0e204b7c60b3340">m_typeLatencyHist</a>.push_back(<span class="keyword">new</span> <a class="code" href="classStats_1_1Histogram.html">Stats::Histogram</a>());
<a name="l00788"></a>00788         <a class="code" href="classSequencer.html#a21453ca0672126e1c0e204b7c60b3340">m_typeLatencyHist</a>[<a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>]-&gt;init(10);
<a name="l00789"></a>00789 
<a name="l00790"></a>00790         <a class="code" href="classSequencer.html#aeecaf5411cd3b34435f621db03387b67">m_hitTypeLatencyHist</a>.push_back(<span class="keyword">new</span> <a class="code" href="classStats_1_1Histogram.html">Stats::Histogram</a>());
<a name="l00791"></a>00791         <a class="code" href="classSequencer.html#aeecaf5411cd3b34435f621db03387b67">m_hitTypeLatencyHist</a>[<a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>]-&gt;init(10);
<a name="l00792"></a>00792 
<a name="l00793"></a>00793         <a class="code" href="classSequencer.html#ac5a934c0abe9f0185357eb76de27dee3">m_missTypeLatencyHist</a>.push_back(<span class="keyword">new</span> <a class="code" href="classStats_1_1Histogram.html">Stats::Histogram</a>());
<a name="l00794"></a>00794         <a class="code" href="classSequencer.html#ac5a934c0abe9f0185357eb76de27dee3">m_missTypeLatencyHist</a>[<a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>]-&gt;init(10);
<a name="l00795"></a>00795     }
<a name="l00796"></a>00796 
<a name="l00797"></a>00797     <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a> = 0; <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a> &lt; MachineType_NUM; <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>++) {
<a name="l00798"></a>00798         <a class="code" href="classSequencer.html#add8e2c73ddfe42f1b177e641a0e626d5">m_hitMachLatencyHist</a>.push_back(<span class="keyword">new</span> <a class="code" href="classStats_1_1Histogram.html">Stats::Histogram</a>());
<a name="l00799"></a>00799         <a class="code" href="classSequencer.html#add8e2c73ddfe42f1b177e641a0e626d5">m_hitMachLatencyHist</a>[<a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>]-&gt;init(10);
<a name="l00800"></a>00800 
<a name="l00801"></a>00801         <a class="code" href="classSequencer.html#a55e994bce4da18f7600be6cbf7a4a3b5">m_missMachLatencyHist</a>.push_back(<span class="keyword">new</span> <a class="code" href="classStats_1_1Histogram.html">Stats::Histogram</a>());
<a name="l00802"></a>00802         <a class="code" href="classSequencer.html#a55e994bce4da18f7600be6cbf7a4a3b5">m_missMachLatencyHist</a>[<a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>]-&gt;init(10);
<a name="l00803"></a>00803 
<a name="l00804"></a>00804         <a class="code" href="classSequencer.html#a503562ca3d885333c87da80d05ee612a" title="Histograms for recording the breakdown of miss latency.">m_IssueToInitialDelayHist</a>.push_back(<span class="keyword">new</span> <a class="code" href="classStats_1_1Histogram.html">Stats::Histogram</a>());
<a name="l00805"></a>00805         <a class="code" href="classSequencer.html#a503562ca3d885333c87da80d05ee612a" title="Histograms for recording the breakdown of miss latency.">m_IssueToInitialDelayHist</a>[<a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>]-&gt;init(10);
<a name="l00806"></a>00806 
<a name="l00807"></a>00807         <a class="code" href="classSequencer.html#a0dbfb83f6edf61cad3d0aebdc89ed370">m_InitialToForwardDelayHist</a>.push_back(<span class="keyword">new</span> <a class="code" href="classStats_1_1Histogram.html">Stats::Histogram</a>());
<a name="l00808"></a>00808         <a class="code" href="classSequencer.html#a0dbfb83f6edf61cad3d0aebdc89ed370">m_InitialToForwardDelayHist</a>[<a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>]-&gt;init(10);
<a name="l00809"></a>00809 
<a name="l00810"></a>00810         <a class="code" href="classSequencer.html#ae9bea11c9b001a155e7f7a0f39ac7bf9">m_ForwardToFirstResponseDelayHist</a>.push_back(<span class="keyword">new</span> <a class="code" href="classStats_1_1Histogram.html">Stats::Histogram</a>());
<a name="l00811"></a>00811         <a class="code" href="classSequencer.html#ae9bea11c9b001a155e7f7a0f39ac7bf9">m_ForwardToFirstResponseDelayHist</a>[<a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>]-&gt;init(10);
<a name="l00812"></a>00812 
<a name="l00813"></a>00813         <a class="code" href="classSequencer.html#a6236c49462f2162310ca62569ec869ac">m_FirstResponseToCompletionDelayHist</a>.push_back(<span class="keyword">new</span> <a class="code" href="classStats_1_1Histogram.html">Stats::Histogram</a>());
<a name="l00814"></a>00814         <a class="code" href="classSequencer.html#a6236c49462f2162310ca62569ec869ac">m_FirstResponseToCompletionDelayHist</a>[<a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>]-&gt;init(10);
<a name="l00815"></a>00815     }
<a name="l00816"></a>00816 
<a name="l00817"></a>00817     <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a> = 0; <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a> &lt; RubyRequestType_NUM; <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>++) {
<a name="l00818"></a>00818         <a class="code" href="classSequencer.html#aaf855f02483dc21743651007a759ea77">m_hitTypeMachLatencyHist</a>.push_back(<a class="code" href="classstd_1_1vector.html">std::vector&lt;Stats::Histogram *&gt;</a>());
<a name="l00819"></a>00819         <a class="code" href="classSequencer.html#a8e022aebc37a4b83df56956874befd75">m_missTypeMachLatencyHist</a>.push_back(<a class="code" href="classstd_1_1vector.html">std::vector&lt;Stats::Histogram *&gt;</a>());
<a name="l00820"></a>00820 
<a name="l00821"></a>00821         <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#adda8322536e2853111a71e4e2f911762">j</a> = 0; <a class="code" href="namespaceArmISA.html#adda8322536e2853111a71e4e2f911762">j</a> &lt; MachineType_NUM; <a class="code" href="namespaceArmISA.html#adda8322536e2853111a71e4e2f911762">j</a>++) {
<a name="l00822"></a>00822             <a class="code" href="classSequencer.html#aaf855f02483dc21743651007a759ea77">m_hitTypeMachLatencyHist</a>[<a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>].push_back(<span class="keyword">new</span> <a class="code" href="classStats_1_1Histogram.html">Stats::Histogram</a>());
<a name="l00823"></a>00823             <a class="code" href="classSequencer.html#aaf855f02483dc21743651007a759ea77">m_hitTypeMachLatencyHist</a>[<a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>][<a class="code" href="namespaceArmISA.html#adda8322536e2853111a71e4e2f911762">j</a>]-&gt;init(10);
<a name="l00824"></a>00824 
<a name="l00825"></a>00825             <a class="code" href="classSequencer.html#a8e022aebc37a4b83df56956874befd75">m_missTypeMachLatencyHist</a>[<a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>].push_back(<span class="keyword">new</span> <a class="code" href="classStats_1_1Histogram.html">Stats::Histogram</a>());
<a name="l00826"></a>00826             <a class="code" href="classSequencer.html#a8e022aebc37a4b83df56956874befd75">m_missTypeMachLatencyHist</a>[<a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>][<a class="code" href="namespaceArmISA.html#adda8322536e2853111a71e4e2f911762">j</a>]-&gt;init(10);
<a name="l00827"></a>00827         }
<a name="l00828"></a>00828     }
<a name="l00829"></a>00829 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a525e0db39943b198c53fc6e8356f6050"></a><!-- doxytag: member="Sequencer::removeRequest" ref="a525e0db39943b198c53fc6e8356f6050" args="(SequencerRequest *request)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void removeRequest </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structSequencerRequest.html">SequencerRequest</a> *&nbsp;</td>
          <td class="paramname"> <em>request</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00297"></a>00297 {
<a name="l00298"></a>00298     assert(<a class="code" href="classSequencer.html#a5d645b1dc48106eac07688fc8c65edd2">m_outstanding_count</a> ==
<a name="l00299"></a>00299            <a class="code" href="classSequencer.html#ad419eb325e663790853ec757ca3b02aa">m_writeRequestTable</a>.size() + <a class="code" href="classSequencer.html#a50b1d01ac64e8f892be4a49998965cda">m_readRequestTable</a>.size());
<a name="l00300"></a>00300 
<a name="l00301"></a>00301     <a class="code" href="classAddress.html">Address</a> line_addr(srequest-&gt;pkt-&gt;getAddr());
<a name="l00302"></a>00302     line_addr.makeLineAddress();
<a name="l00303"></a>00303     <span class="keywordflow">if</span> ((srequest-&gt;m_type == RubyRequestType_ST) ||
<a name="l00304"></a>00304         (srequest-&gt;m_type == RubyRequestType_RMW_Read) ||
<a name="l00305"></a>00305         (srequest-&gt;m_type == RubyRequestType_RMW_Write) ||
<a name="l00306"></a>00306         (srequest-&gt;m_type == RubyRequestType_Load_Linked) ||
<a name="l00307"></a>00307         (srequest-&gt;m_type == RubyRequestType_Store_Conditional) ||
<a name="l00308"></a>00308         (srequest-&gt;m_type == RubyRequestType_Locked_RMW_Read) ||
<a name="l00309"></a>00309         (srequest-&gt;m_type == RubyRequestType_Locked_RMW_Write)) {
<a name="l00310"></a>00310         <a class="code" href="classSequencer.html#ad419eb325e663790853ec757ca3b02aa">m_writeRequestTable</a>.erase(line_addr);
<a name="l00311"></a>00311     } <span class="keywordflow">else</span> {
<a name="l00312"></a>00312         <a class="code" href="classSequencer.html#a50b1d01ac64e8f892be4a49998965cda">m_readRequestTable</a>.erase(line_addr);
<a name="l00313"></a>00313     }
<a name="l00314"></a>00314 
<a name="l00315"></a>00315     <a class="code" href="classSequencer.html#a2e67c7ecd7fa83154e841e80a502130d">markRemoved</a>();
<a name="l00316"></a>00316 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a65880e61108132689a1bd769b9187fb7"></a><!-- doxytag: member="Sequencer::resetStats" ref="a65880e61108132689a1bd769b9187fb7" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void resetStats </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Reset statistics associated with this object. </p>

<p><a class="el" href="classSimObject.html#a65880e61108132689a1bd769b9187fb7">SimObject</a>を再定義しています。</p>

<p><div class="fragment"><pre class="fragment"><a name="l00132"></a>00132 {
<a name="l00133"></a>00133     <a class="code" href="classSequencer.html#aeb3fc96d5f4638c5599ed141c6c6bda7" title="Histogram for holding latency profile of all requests.">m_latencyHist</a>.<a class="code" href="classStats_1_1DistBase.html#ad20897c5c8bd47f5d4005989bead0e55">reset</a>();
<a name="l00134"></a>00134     <a class="code" href="classSequencer.html#aa7b4f1cb2f6f69fac85f5fa0be12f95a">m_hitLatencyHist</a>.<a class="code" href="classStats_1_1DistBase.html#ad20897c5c8bd47f5d4005989bead0e55">reset</a>();
<a name="l00135"></a>00135     <a class="code" href="classSequencer.html#aff6841cbe8b6a9be485b4c45a8208f93">m_missLatencyHist</a>.<a class="code" href="classStats_1_1DistBase.html#ad20897c5c8bd47f5d4005989bead0e55">reset</a>();
<a name="l00136"></a>00136     <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a> = 0; <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a> &lt; RubyRequestType_NUM; <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>++) {
<a name="l00137"></a>00137         <a class="code" href="classSequencer.html#a21453ca0672126e1c0e204b7c60b3340">m_typeLatencyHist</a>[<a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>]-&gt;reset();
<a name="l00138"></a>00138         <a class="code" href="classSequencer.html#aeecaf5411cd3b34435f621db03387b67">m_hitTypeLatencyHist</a>[<a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>]-&gt;reset();
<a name="l00139"></a>00139         <a class="code" href="classSequencer.html#ac5a934c0abe9f0185357eb76de27dee3">m_missTypeLatencyHist</a>[<a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>]-&gt;reset();
<a name="l00140"></a>00140         <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#adda8322536e2853111a71e4e2f911762">j</a> = 0; <a class="code" href="namespaceArmISA.html#adda8322536e2853111a71e4e2f911762">j</a> &lt; MachineType_NUM; <a class="code" href="namespaceArmISA.html#adda8322536e2853111a71e4e2f911762">j</a>++) {
<a name="l00141"></a>00141             <a class="code" href="classSequencer.html#aaf855f02483dc21743651007a759ea77">m_hitTypeMachLatencyHist</a>[<a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>][<a class="code" href="namespaceArmISA.html#adda8322536e2853111a71e4e2f911762">j</a>]-&gt;reset();
<a name="l00142"></a>00142             <a class="code" href="classSequencer.html#a8e022aebc37a4b83df56956874befd75">m_missTypeMachLatencyHist</a>[<a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>][<a class="code" href="namespaceArmISA.html#adda8322536e2853111a71e4e2f911762">j</a>]-&gt;reset();
<a name="l00143"></a>00143         }
<a name="l00144"></a>00144     }
<a name="l00145"></a>00145 
<a name="l00146"></a>00146     <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a> = 0; <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a> &lt; MachineType_NUM; <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>++) {
<a name="l00147"></a>00147         <a class="code" href="classSequencer.html#a55e994bce4da18f7600be6cbf7a4a3b5">m_missMachLatencyHist</a>[<a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>]-&gt;reset();
<a name="l00148"></a>00148         <a class="code" href="classSequencer.html#add8e2c73ddfe42f1b177e641a0e626d5">m_hitMachLatencyHist</a>[<a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>]-&gt;reset();
<a name="l00149"></a>00149 
<a name="l00150"></a>00150         <a class="code" href="classSequencer.html#a503562ca3d885333c87da80d05ee612a" title="Histograms for recording the breakdown of miss latency.">m_IssueToInitialDelayHist</a>[<a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>]-&gt;reset();
<a name="l00151"></a>00151         <a class="code" href="classSequencer.html#a0dbfb83f6edf61cad3d0aebdc89ed370">m_InitialToForwardDelayHist</a>[<a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>]-&gt;reset();
<a name="l00152"></a>00152         <a class="code" href="classSequencer.html#ae9bea11c9b001a155e7f7a0f39ac7bf9">m_ForwardToFirstResponseDelayHist</a>[<a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>]-&gt;reset();
<a name="l00153"></a>00153         <a class="code" href="classSequencer.html#a6236c49462f2162310ca62569ec869ac">m_FirstResponseToCompletionDelayHist</a>[<a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>]-&gt;reset();
<a name="l00154"></a>00154 
<a name="l00155"></a>00155         <a class="code" href="classSequencer.html#a42ce5f1f915ac19c7e7575172f28e412">m_IncompleteTimes</a>[<a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>] = 0;
<a name="l00156"></a>00156     }
<a name="l00157"></a>00157 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="ae674290a26ecbd622c5160e38e8a4fe9"></a><!-- doxytag: member="Sequencer::wakeup" ref="ae674290a26ecbd622c5160e38e8a4fe9" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void wakeup </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00081"></a>00081 {
<a name="l00082"></a>00082     assert(<a class="code" href="classDrainable.html#a5c95358f0e9355bcc3979baf3fb7307f">getDrainState</a>() != <a class="code" href="classDrainable.html#a5d74787dedbc4e11c1ab15bf487e61f8a929d17847bfad0d4689c9ab8540d5134">Drainable::Draining</a>);
<a name="l00083"></a>00083 
<a name="l00084"></a>00084     <span class="comment">// Check for deadlock of any of the requests</span>
<a name="l00085"></a>00085     <a class="code" href="classCycles.html">Cycles</a> current_time = <a class="code" href="classClockedObject.html#a3f6dfa1d3e7cd47666433b6caa4d34d6">curCycle</a>();
<a name="l00086"></a>00086 
<a name="l00087"></a>00087     <span class="comment">// Check across all outstanding requests</span>
<a name="l00088"></a>00088     <span class="keywordtype">int</span> total_outstanding = 0;
<a name="l00089"></a>00089 
<a name="l00090"></a>00090     RequestTable::iterator read = <a class="code" href="classSequencer.html#a50b1d01ac64e8f892be4a49998965cda">m_readRequestTable</a>.begin();
<a name="l00091"></a>00091     RequestTable::iterator read_end = <a class="code" href="classSequencer.html#a50b1d01ac64e8f892be4a49998965cda">m_readRequestTable</a>.end();
<a name="l00092"></a>00092     <span class="keywordflow">for</span> (; read != read_end; ++read) {
<a name="l00093"></a>00093         <a class="code" href="structSequencerRequest.html">SequencerRequest</a>* request = read-&gt;second;
<a name="l00094"></a>00094         <span class="keywordflow">if</span> (current_time - request-&gt;<a class="code" href="structSequencerRequest.html#aa9c7c90a6f11931d8a6f2f9736929679">issue_time</a> &lt; <a class="code" href="classSequencer.html#a4760ee57ee761ad53400a617eb12e95a">m_deadlock_threshold</a>)
<a name="l00095"></a>00095             <span class="keywordflow">continue</span>;
<a name="l00096"></a>00096 
<a name="l00097"></a>00097         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Possible Deadlock detected. Aborting!\n&quot;</span>
<a name="l00098"></a>00098              <span class="stringliteral">&quot;version: %d request.paddr: 0x%x m_readRequestTable: %d &quot;</span>
<a name="l00099"></a>00099              <span class="stringliteral">&quot;current time: %u issue_time: %d difference: %d\n&quot;</span>, m_version,
<a name="l00100"></a>00100              <a class="code" href="classAddress.html">Address</a>(request-&gt;<a class="code" href="structSequencerRequest.html#a3a891bc2a0fcbe6be5297077d94e2df7">pkt</a>-&gt;<a class="code" href="classPacket.html#afca9af4d83a57836baba87603463a6e0">getAddr</a>()), <a class="code" href="classSequencer.html#a50b1d01ac64e8f892be4a49998965cda">m_readRequestTable</a>.size(),
<a name="l00101"></a>00101               current_time * <a class="code" href="classClockedObject.html#a78c89cef17196c60470c4f2f76d43d8a">clockPeriod</a>(), request-&gt;<a class="code" href="structSequencerRequest.html#aa9c7c90a6f11931d8a6f2f9736929679">issue_time</a> * <a class="code" href="classClockedObject.html#a78c89cef17196c60470c4f2f76d43d8a">clockPeriod</a>(),
<a name="l00102"></a>00102               (current_time * <a class="code" href="classClockedObject.html#a78c89cef17196c60470c4f2f76d43d8a">clockPeriod</a>()) - (request-&gt;<a class="code" href="structSequencerRequest.html#aa9c7c90a6f11931d8a6f2f9736929679">issue_time</a> * <a class="code" href="classClockedObject.html#a78c89cef17196c60470c4f2f76d43d8a">clockPeriod</a>()));
<a name="l00103"></a>00103     }
<a name="l00104"></a>00104 
<a name="l00105"></a>00105     RequestTable::iterator write = <a class="code" href="classSequencer.html#ad419eb325e663790853ec757ca3b02aa">m_writeRequestTable</a>.begin();
<a name="l00106"></a>00106     RequestTable::iterator write_end = <a class="code" href="classSequencer.html#ad419eb325e663790853ec757ca3b02aa">m_writeRequestTable</a>.end();
<a name="l00107"></a>00107     <span class="keywordflow">for</span> (; write != write_end; ++write) {
<a name="l00108"></a>00108         <a class="code" href="structSequencerRequest.html">SequencerRequest</a>* request = write-&gt;second;
<a name="l00109"></a>00109         <span class="keywordflow">if</span> (current_time - request-&gt;<a class="code" href="structSequencerRequest.html#aa9c7c90a6f11931d8a6f2f9736929679">issue_time</a> &lt; <a class="code" href="classSequencer.html#a4760ee57ee761ad53400a617eb12e95a">m_deadlock_threshold</a>)
<a name="l00110"></a>00110             <span class="keywordflow">continue</span>;
<a name="l00111"></a>00111 
<a name="l00112"></a>00112         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Possible Deadlock detected. Aborting!\n&quot;</span>
<a name="l00113"></a>00113              <span class="stringliteral">&quot;version: %d request.paddr: 0x%x m_writeRequestTable: %d &quot;</span>
<a name="l00114"></a>00114              <span class="stringliteral">&quot;current time: %u issue_time: %d difference: %d\n&quot;</span>, m_version,
<a name="l00115"></a>00115              <a class="code" href="classAddress.html">Address</a>(request-&gt;<a class="code" href="structSequencerRequest.html#a3a891bc2a0fcbe6be5297077d94e2df7">pkt</a>-&gt;<a class="code" href="classPacket.html#afca9af4d83a57836baba87603463a6e0">getAddr</a>()), <a class="code" href="classSequencer.html#ad419eb325e663790853ec757ca3b02aa">m_writeRequestTable</a>.size(),
<a name="l00116"></a>00116               current_time * <a class="code" href="classClockedObject.html#a78c89cef17196c60470c4f2f76d43d8a">clockPeriod</a>(), request-&gt;<a class="code" href="structSequencerRequest.html#aa9c7c90a6f11931d8a6f2f9736929679">issue_time</a> * <a class="code" href="classClockedObject.html#a78c89cef17196c60470c4f2f76d43d8a">clockPeriod</a>(),
<a name="l00117"></a>00117               (current_time * <a class="code" href="classClockedObject.html#a78c89cef17196c60470c4f2f76d43d8a">clockPeriod</a>()) - (request-&gt;<a class="code" href="structSequencerRequest.html#aa9c7c90a6f11931d8a6f2f9736929679">issue_time</a> * <a class="code" href="classClockedObject.html#a78c89cef17196c60470c4f2f76d43d8a">clockPeriod</a>()));
<a name="l00118"></a>00118     }
<a name="l00119"></a>00119 
<a name="l00120"></a>00120     total_outstanding += <a class="code" href="classSequencer.html#ad419eb325e663790853ec757ca3b02aa">m_writeRequestTable</a>.size();
<a name="l00121"></a>00121     total_outstanding += <a class="code" href="classSequencer.html#a50b1d01ac64e8f892be4a49998965cda">m_readRequestTable</a>.size();
<a name="l00122"></a>00122 
<a name="l00123"></a>00123     assert(<a class="code" href="classSequencer.html#a5d645b1dc48106eac07688fc8c65edd2">m_outstanding_count</a> == total_outstanding);
<a name="l00124"></a>00124 
<a name="l00125"></a>00125     <span class="keywordflow">if</span> (<a class="code" href="classSequencer.html#a5d645b1dc48106eac07688fc8c65edd2">m_outstanding_count</a> &gt; 0) {
<a name="l00126"></a>00126         <span class="comment">// If there are still outstanding requests, keep checking</span>
<a name="l00127"></a>00127         <a class="code" href="classEventManager.html#a4ddebbfe9a12b95be6fb993ce892dcd3">schedule</a>(<a class="code" href="classSequencer.html#a1898c82aec1a510eaa5aa55cb23a5bc3">deadlockCheckEvent</a>, <a class="code" href="classClockedObject.html#a773956693f216cafb7d4cad92ad582e5">clockEdge</a>(<a class="code" href="classSequencer.html#a4760ee57ee761ad53400a617eb12e95a">m_deadlock_threshold</a>));
<a name="l00128"></a>00128     }
<a name="l00129"></a>00129 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a97f81494e28695a87ea2fdc0346ceb30"></a><!-- doxytag: member="Sequencer::writeCallback" ref="a97f81494e28695a87ea2fdc0346ceb30" args="(const Address &amp;address, DataBlock &amp;data, const bool externalHit=false, const MachineType mach=MachineType_NUM, const Cycles initialRequestTime=Cycles(0), const Cycles forwardRequestTime=Cycles(0), const Cycles firstResponseTime=Cycles(0))" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void writeCallback </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classAddress.html">Address</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classDataBlock.html">DataBlock</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const bool&nbsp;</td>
          <td class="paramname"> <em>externalHit</em> = <code>false</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const MachineType&nbsp;</td>
          <td class="paramname"> <em>mach</em> = <code>MachineType_NUM</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classCycles.html">Cycles</a>&nbsp;</td>
          <td class="paramname"> <em>initialRequestTime</em> = <code><a class="el" href="classCycles.html">Cycles</a>(0)</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classCycles.html">Cycles</a>&nbsp;</td>
          <td class="paramname"> <em>forwardRequestTime</em> = <code><a class="el" href="classCycles.html">Cycles</a>(0)</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classCycles.html">Cycles</a>&nbsp;</td>
          <td class="paramname"> <em>firstResponseTime</em> = <code><a class="el" href="classCycles.html">Cycles</a>(0)</code></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00429"></a>00429 {
<a name="l00430"></a>00430     assert(address == <a class="code" href="Address_8hh.html#abe46a2cc64664e1a3a02d0a501e4f21d">line_address</a>(address));
<a name="l00431"></a>00431     assert(<a class="code" href="classSequencer.html#ad419eb325e663790853ec757ca3b02aa">m_writeRequestTable</a>.count(<a class="code" href="Address_8hh.html#abe46a2cc64664e1a3a02d0a501e4f21d">line_address</a>(address)));
<a name="l00432"></a>00432 
<a name="l00433"></a>00433     RequestTable::iterator <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a> = <a class="code" href="classSequencer.html#ad419eb325e663790853ec757ca3b02aa">m_writeRequestTable</a>.find(address);
<a name="l00434"></a>00434     assert(i != <a class="code" href="classSequencer.html#ad419eb325e663790853ec757ca3b02aa">m_writeRequestTable</a>.end());
<a name="l00435"></a>00435     <a class="code" href="structSequencerRequest.html">SequencerRequest</a>* request = i-&gt;second;
<a name="l00436"></a>00436 
<a name="l00437"></a>00437     <a class="code" href="classSequencer.html#ad419eb325e663790853ec757ca3b02aa">m_writeRequestTable</a>.erase(i);
<a name="l00438"></a>00438     <a class="code" href="classSequencer.html#a2e67c7ecd7fa83154e841e80a502130d">markRemoved</a>();
<a name="l00439"></a>00439 
<a name="l00440"></a>00440     assert((request-&gt;m_type == RubyRequestType_ST) ||
<a name="l00441"></a>00441            (request-&gt;m_type == RubyRequestType_ATOMIC) ||
<a name="l00442"></a>00442            (request-&gt;m_type == RubyRequestType_RMW_Read) ||
<a name="l00443"></a>00443            (request-&gt;m_type == RubyRequestType_RMW_Write) ||
<a name="l00444"></a>00444            (request-&gt;m_type == RubyRequestType_Load_Linked) ||
<a name="l00445"></a>00445            (request-&gt;m_type == RubyRequestType_Store_Conditional) ||
<a name="l00446"></a>00446            (request-&gt;m_type == RubyRequestType_Locked_RMW_Read) ||
<a name="l00447"></a>00447            (request-&gt;m_type == RubyRequestType_Locked_RMW_Write) ||
<a name="l00448"></a>00448            (request-&gt;m_type == RubyRequestType_FLUSH));
<a name="l00449"></a>00449 
<a name="l00450"></a>00450     <span class="comment">//</span>
<a name="l00451"></a>00451     <span class="comment">// For Alpha, properly handle LL, SC, and write requests with respect to</span>
<a name="l00452"></a>00452     <span class="comment">// locked cache blocks.</span>
<a name="l00453"></a>00453     <span class="comment">//</span>
<a name="l00454"></a>00454     <span class="comment">// Not valid for Network_test protocl</span>
<a name="l00455"></a>00455     <span class="comment">//</span>
<a name="l00456"></a>00456     <span class="keywordtype">bool</span> success = <span class="keyword">true</span>;
<a name="l00457"></a>00457     <span class="keywordflow">if</span>(!<a class="code" href="classSequencer.html#a6e3aaea8b048e1811c53f89dfb99260e">m_usingNetworkTester</a>)
<a name="l00458"></a>00458         success = <a class="code" href="classSequencer.html#add40b4adaa2c154a2c81fcebc9ff4aaf">handleLlsc</a>(address, request);
<a name="l00459"></a>00459 
<a name="l00460"></a>00460     <span class="keywordflow">if</span> (request-&gt;m_type == RubyRequestType_Locked_RMW_Read) {
<a name="l00461"></a>00461         m_controller-&gt;blockOnQueue(address, m_mandatory_q_ptr);
<a name="l00462"></a>00462     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (request-&gt;m_type == RubyRequestType_Locked_RMW_Write) {
<a name="l00463"></a>00463         m_controller-&gt;unblock(address);
<a name="l00464"></a>00464     }
<a name="l00465"></a>00465 
<a name="l00466"></a>00466     <a class="code" href="classSequencer.html#ae5b978643179033488a1153899c085e5">hitCallback</a>(request, data, success, mach, externalHit,
<a name="l00467"></a>00467                 initialRequestTime, forwardRequestTime, firstResponseTime);
<a name="l00468"></a>00468 }
</pre></div></p>

</div>
</div>
<hr/><h2>変数</h2>
<a class="anchor" id="a1898c82aec1a510eaa5aa55cb23a5bc3"></a><!-- doxytag: member="Sequencer::deadlockCheckEvent" ref="a1898c82aec1a510eaa5aa55cb23a5bc3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classSequencer_1_1SequencerWakeupEvent.html">SequencerWakeupEvent</a> <a class="el" href="classSequencer.html#a1898c82aec1a510eaa5aa55cb23a5bc3">deadlockCheckEvent</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a7a3b3fe88942aab5003a24c6f1da4428"></a><!-- doxytag: member="Sequencer::m_dataCache_ptr" ref="a7a3b3fe88942aab5003a24c6f1da4428" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classCacheMemory.html">CacheMemory</a>* <a class="el" href="classSequencer.html#a7a3b3fe88942aab5003a24c6f1da4428">m_dataCache_ptr</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a2e50c90663719c912c32881d58f1bd01"></a><!-- doxytag: member="Sequencer::m_deadlock_check_scheduled" ref="a2e50c90663719c912c32881d58f1bd01" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool <a class="el" href="classSequencer.html#a2e50c90663719c912c32881d58f1bd01">m_deadlock_check_scheduled</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a4760ee57ee761ad53400a617eb12e95a"></a><!-- doxytag: member="Sequencer::m_deadlock_threshold" ref="a4760ee57ee761ad53400a617eb12e95a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classCycles.html">Cycles</a> <a class="el" href="classSequencer.html#a4760ee57ee761ad53400a617eb12e95a">m_deadlock_threshold</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a6236c49462f2162310ca62569ec869ac"></a><!-- doxytag: member="Sequencer::m_FirstResponseToCompletionDelayHist" ref="a6236c49462f2162310ca62569ec869ac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classstd_1_1vector.html">std::vector</a>&lt;<a class="el" href="classStats_1_1Histogram.html">Stats::Histogram</a> *&gt; <a class="el" href="classSequencer.html#a6236c49462f2162310ca62569ec869ac">m_FirstResponseToCompletionDelayHist</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ae9bea11c9b001a155e7f7a0f39ac7bf9"></a><!-- doxytag: member="Sequencer::m_ForwardToFirstResponseDelayHist" ref="ae9bea11c9b001a155e7f7a0f39ac7bf9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classstd_1_1vector.html">std::vector</a>&lt;<a class="el" href="classStats_1_1Histogram.html">Stats::Histogram</a> *&gt; <a class="el" href="classSequencer.html#ae9bea11c9b001a155e7f7a0f39ac7bf9">m_ForwardToFirstResponseDelayHist</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aa7b4f1cb2f6f69fac85f5fa0be12f95a"></a><!-- doxytag: member="Sequencer::m_hitLatencyHist" ref="aa7b4f1cb2f6f69fac85f5fa0be12f95a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Histogram.html">Stats::Histogram</a> <a class="el" href="classSequencer.html#aa7b4f1cb2f6f69fac85f5fa0be12f95a">m_hitLatencyHist</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="classHistogram.html">Histogram</a> for holding latency profile of all requests that hit in the controller connected to this sequencer. </p>

</div>
</div>
<a class="anchor" id="add8e2c73ddfe42f1b177e641a0e626d5"></a><!-- doxytag: member="Sequencer::m_hitMachLatencyHist" ref="add8e2c73ddfe42f1b177e641a0e626d5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classstd_1_1vector.html">std::vector</a>&lt;<a class="el" href="classStats_1_1Histogram.html">Stats::Histogram</a> *&gt; <a class="el" href="classSequencer.html#add8e2c73ddfe42f1b177e641a0e626d5">m_hitMachLatencyHist</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Histograms for profiling the latencies for requests that did not required external messages. </p>

</div>
</div>
<a class="anchor" id="aeecaf5411cd3b34435f621db03387b67"></a><!-- doxytag: member="Sequencer::m_hitTypeLatencyHist" ref="aeecaf5411cd3b34435f621db03387b67" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classstd_1_1vector.html">std::vector</a>&lt;<a class="el" href="classStats_1_1Histogram.html">Stats::Histogram</a> *&gt; <a class="el" href="classSequencer.html#aeecaf5411cd3b34435f621db03387b67">m_hitTypeLatencyHist</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aaf855f02483dc21743651007a759ea77"></a><!-- doxytag: member="Sequencer::m_hitTypeMachLatencyHist" ref="aaf855f02483dc21743651007a759ea77" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classstd_1_1vector.html">std::vector</a>&lt; <a class="el" href="classstd_1_1vector.html">std::vector</a>&lt;<a class="el" href="classStats_1_1Histogram.html">Stats::Histogram</a> *&gt; &gt; <a class="el" href="classSequencer.html#aaf855f02483dc21743651007a759ea77">m_hitTypeMachLatencyHist</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a42ce5f1f915ac19c7e7575172f28e412"></a><!-- doxytag: member="Sequencer::m_IncompleteTimes" ref="a42ce5f1f915ac19c7e7575172f28e412" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classstd_1_1vector.html">std::vector</a>&lt;<a class="el" href="namespaceStats.html#ac35128c026c72bb36af9cea00774e8a6">Stats::Counter</a>&gt; <a class="el" href="classSequencer.html#a42ce5f1f915ac19c7e7575172f28e412">m_IncompleteTimes</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a0dbfb83f6edf61cad3d0aebdc89ed370"></a><!-- doxytag: member="Sequencer::m_InitialToForwardDelayHist" ref="a0dbfb83f6edf61cad3d0aebdc89ed370" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classstd_1_1vector.html">std::vector</a>&lt;<a class="el" href="classStats_1_1Histogram.html">Stats::Histogram</a> *&gt; <a class="el" href="classSequencer.html#a0dbfb83f6edf61cad3d0aebdc89ed370">m_InitialToForwardDelayHist</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ad75cc69f67160a8550641442ffdb6a47"></a><!-- doxytag: member="Sequencer::m_instCache_ptr" ref="ad75cc69f67160a8550641442ffdb6a47" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classCacheMemory.html">CacheMemory</a>* <a class="el" href="classSequencer.html#ad75cc69f67160a8550641442ffdb6a47">m_instCache_ptr</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a503562ca3d885333c87da80d05ee612a"></a><!-- doxytag: member="Sequencer::m_IssueToInitialDelayHist" ref="a503562ca3d885333c87da80d05ee612a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classstd_1_1vector.html">std::vector</a>&lt;<a class="el" href="classStats_1_1Histogram.html">Stats::Histogram</a> *&gt; <a class="el" href="classSequencer.html#a503562ca3d885333c87da80d05ee612a">m_IssueToInitialDelayHist</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Histograms for recording the breakdown of miss latency. </p>

</div>
</div>
<a class="anchor" id="aeb3fc96d5f4638c5599ed141c6c6bda7"></a><!-- doxytag: member="Sequencer::m_latencyHist" ref="aeb3fc96d5f4638c5599ed141c6c6bda7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Histogram.html">Stats::Histogram</a> <a class="el" href="classSequencer.html#aeb3fc96d5f4638c5599ed141c6c6bda7">m_latencyHist</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classHistogram.html">Histogram</a> for holding latency profile of all requests. </p>

</div>
</div>
<a class="anchor" id="a19936e24600f4fafad29833ae73051fa"></a><!-- doxytag: member="Sequencer::m_load_waiting_on_load" ref="a19936e24600f4fafad29833ae73051fa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classSequencer.html#a19936e24600f4fafad29833ae73051fa">m_load_waiting_on_load</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a8e5427a5d38caa118425b87f68c8b8c0"></a><!-- doxytag: member="Sequencer::m_load_waiting_on_store" ref="a8e5427a5d38caa118425b87f68c8b8c0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classSequencer.html#a8e5427a5d38caa118425b87f68c8b8c0">m_load_waiting_on_store</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aa4e402fb0283ff3547ee82785e7a66c3"></a><!-- doxytag: member="Sequencer::m_max_outstanding_requests" ref="aa4e402fb0283ff3547ee82785e7a66c3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="classSequencer.html#aa4e402fb0283ff3547ee82785e7a66c3">m_max_outstanding_requests</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aff6841cbe8b6a9be485b4c45a8208f93"></a><!-- doxytag: member="Sequencer::m_missLatencyHist" ref="aff6841cbe8b6a9be485b4c45a8208f93" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Histogram.html">Stats::Histogram</a> <a class="el" href="classSequencer.html#aff6841cbe8b6a9be485b4c45a8208f93">m_missLatencyHist</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="classHistogram.html">Histogram</a> for holding latency profile of all requests that miss in the controller connected to this sequencer. </p>

</div>
</div>
<a class="anchor" id="a55e994bce4da18f7600be6cbf7a4a3b5"></a><!-- doxytag: member="Sequencer::m_missMachLatencyHist" ref="a55e994bce4da18f7600be6cbf7a4a3b5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classstd_1_1vector.html">std::vector</a>&lt;<a class="el" href="classStats_1_1Histogram.html">Stats::Histogram</a> *&gt; <a class="el" href="classSequencer.html#a55e994bce4da18f7600be6cbf7a4a3b5">m_missMachLatencyHist</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Histograms for profiling the latencies for requests that required external messages. </p>

</div>
</div>
<a class="anchor" id="ac5a934c0abe9f0185357eb76de27dee3"></a><!-- doxytag: member="Sequencer::m_missTypeLatencyHist" ref="ac5a934c0abe9f0185357eb76de27dee3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classstd_1_1vector.html">std::vector</a>&lt;<a class="el" href="classStats_1_1Histogram.html">Stats::Histogram</a> *&gt; <a class="el" href="classSequencer.html#ac5a934c0abe9f0185357eb76de27dee3">m_missTypeLatencyHist</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a8e022aebc37a4b83df56956874befd75"></a><!-- doxytag: member="Sequencer::m_missTypeMachLatencyHist" ref="a8e022aebc37a4b83df56956874befd75" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classstd_1_1vector.html">std::vector</a>&lt; <a class="el" href="classstd_1_1vector.html">std::vector</a>&lt;<a class="el" href="classStats_1_1Histogram.html">Stats::Histogram</a> *&gt; &gt; <a class="el" href="classSequencer.html#a8e022aebc37a4b83df56956874befd75">m_missTypeMachLatencyHist</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a5d645b1dc48106eac07688fc8c65edd2"></a><!-- doxytag: member="Sequencer::m_outstanding_count" ref="a5d645b1dc48106eac07688fc8c65edd2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="classSequencer.html#a5d645b1dc48106eac07688fc8c65edd2">m_outstanding_count</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a24e9160c0860bc93a5f57de63544fe65"></a><!-- doxytag: member="Sequencer::m_outstandReqHist" ref="a24e9160c0860bc93a5f57de63544fe65" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Histogram.html">Stats::Histogram</a> <a class="el" href="classSequencer.html#a24e9160c0860bc93a5f57de63544fe65">m_outstandReqHist</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classHistogram.html">Histogram</a> for number of outstanding requests per cycle. </p>

</div>
</div>
<a class="anchor" id="a50b1d01ac64e8f892be4a49998965cda"></a><!-- doxytag: member="Sequencer::m_readRequestTable" ref="a50b1d01ac64e8f892be4a49998965cda" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classSequencer.html#ab8b07c7968ec41f243eeb0c53e459bb8">RequestTable</a> <a class="el" href="classSequencer.html#a50b1d01ac64e8f892be4a49998965cda">m_readRequestTable</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a6d186a780be6aa79db648192dd730779"></a><!-- doxytag: member="Sequencer::m_store_waiting_on_load" ref="a6d186a780be6aa79db648192dd730779" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classSequencer.html#a6d186a780be6aa79db648192dd730779">m_store_waiting_on_load</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Counters for recording aliasing information. </p>

</div>
</div>
<a class="anchor" id="a79cb8a27dd783e3c7298d8d874795b3d"></a><!-- doxytag: member="Sequencer::m_store_waiting_on_store" ref="a79cb8a27dd783e3c7298d8d874795b3d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classSequencer.html#a79cb8a27dd783e3c7298d8d874795b3d">m_store_waiting_on_store</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a21453ca0672126e1c0e204b7c60b3340"></a><!-- doxytag: member="Sequencer::m_typeLatencyHist" ref="a21453ca0672126e1c0e204b7c60b3340" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classstd_1_1vector.html">std::vector</a>&lt;<a class="el" href="classStats_1_1Histogram.html">Stats::Histogram</a> *&gt; <a class="el" href="classSequencer.html#a21453ca0672126e1c0e204b7c60b3340">m_typeLatencyHist</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a6e3aaea8b048e1811c53f89dfb99260e"></a><!-- doxytag: member="Sequencer::m_usingNetworkTester" ref="a6e3aaea8b048e1811c53f89dfb99260e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool <a class="el" href="classSequencer.html#a6e3aaea8b048e1811c53f89dfb99260e">m_usingNetworkTester</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ad419eb325e663790853ec757ca3b02aa"></a><!-- doxytag: member="Sequencer::m_writeRequestTable" ref="ad419eb325e663790853ec757ca3b02aa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classSequencer.html#ab8b07c7968ec41f243eeb0c53e459bb8">RequestTable</a> <a class="el" href="classSequencer.html#ad419eb325e663790853ec757ca3b02aa">m_writeRequestTable</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<hr/>このクラスの説明は次のファイルから生成されました:<ul>
<li>mem/ruby/system/<a class="el" href="Sequencer_8hh_source.html">Sequencer.hh</a></li>
<li>mem/ruby/system/<a class="el" href="Sequencer_8cc.html">Sequencer.cc</a></li>
</ul>
</div>
<hr size="1"/><address style="text-align: right;"><small>File&nbsp;GEM5&nbsp;Wrapperに対して25 May 2015に生成されました。&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
