
FinalProj.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000859c  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004ac  08008760  08008760  00018760  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008c0c  08008c0c  000201f4  2**0
                  CONTENTS
  4 .ARM          00000008  08008c0c  08008c0c  00018c0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008c14  08008c14  000201f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008c14  08008c14  00018c14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008c18  08008c18  00018c18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f4  20000000  08008c1c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001f4  200001f4  08008e10  000201f4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003e8  08008e10  000203e8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015cb5  00000000  00000000  00020224  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000284e  00000000  00000000  00035ed9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012a0  00000000  00000000  00038728  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001198  00000000  00000000  000399c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002c433  00000000  00000000  0003ab60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016430  00000000  00000000  00066f93  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010d703  00000000  00000000  0007d3c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0018aac6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005f74  00000000  00000000  0018ab18  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	200001f4 	.word	0x200001f4
 80001dc:	00000000 	.word	0x00000000
 80001e0:	08008744 	.word	0x08008744

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	200001f8 	.word	0x200001f8
 80001fc:	08008744 	.word	0x08008744

08000200 <strlen>:
 8000200:	4603      	mov	r3, r0
 8000202:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000206:	2a00      	cmp	r2, #0
 8000208:	d1fb      	bne.n	8000202 <strlen+0x2>
 800020a:	1a18      	subs	r0, r3, r0
 800020c:	3801      	subs	r0, #1
 800020e:	4770      	bx	lr

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_uldivmod>:
 8000bd8:	b953      	cbnz	r3, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bda:	b94a      	cbnz	r2, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bdc:	2900      	cmp	r1, #0
 8000bde:	bf08      	it	eq
 8000be0:	2800      	cmpeq	r0, #0
 8000be2:	bf1c      	itt	ne
 8000be4:	f04f 31ff 	movne.w	r1, #4294967295
 8000be8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bec:	f000 b974 	b.w	8000ed8 <__aeabi_idiv0>
 8000bf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bf8:	f000 f806 	bl	8000c08 <__udivmoddi4>
 8000bfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c04:	b004      	add	sp, #16
 8000c06:	4770      	bx	lr

08000c08 <__udivmoddi4>:
 8000c08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c0c:	9d08      	ldr	r5, [sp, #32]
 8000c0e:	4604      	mov	r4, r0
 8000c10:	468e      	mov	lr, r1
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	d14d      	bne.n	8000cb2 <__udivmoddi4+0xaa>
 8000c16:	428a      	cmp	r2, r1
 8000c18:	4694      	mov	ip, r2
 8000c1a:	d969      	bls.n	8000cf0 <__udivmoddi4+0xe8>
 8000c1c:	fab2 f282 	clz	r2, r2
 8000c20:	b152      	cbz	r2, 8000c38 <__udivmoddi4+0x30>
 8000c22:	fa01 f302 	lsl.w	r3, r1, r2
 8000c26:	f1c2 0120 	rsb	r1, r2, #32
 8000c2a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c2e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c32:	ea41 0e03 	orr.w	lr, r1, r3
 8000c36:	4094      	lsls	r4, r2
 8000c38:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c3c:	0c21      	lsrs	r1, r4, #16
 8000c3e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c42:	fa1f f78c 	uxth.w	r7, ip
 8000c46:	fb08 e316 	mls	r3, r8, r6, lr
 8000c4a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c4e:	fb06 f107 	mul.w	r1, r6, r7
 8000c52:	4299      	cmp	r1, r3
 8000c54:	d90a      	bls.n	8000c6c <__udivmoddi4+0x64>
 8000c56:	eb1c 0303 	adds.w	r3, ip, r3
 8000c5a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c5e:	f080 811f 	bcs.w	8000ea0 <__udivmoddi4+0x298>
 8000c62:	4299      	cmp	r1, r3
 8000c64:	f240 811c 	bls.w	8000ea0 <__udivmoddi4+0x298>
 8000c68:	3e02      	subs	r6, #2
 8000c6a:	4463      	add	r3, ip
 8000c6c:	1a5b      	subs	r3, r3, r1
 8000c6e:	b2a4      	uxth	r4, r4
 8000c70:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c74:	fb08 3310 	mls	r3, r8, r0, r3
 8000c78:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c7c:	fb00 f707 	mul.w	r7, r0, r7
 8000c80:	42a7      	cmp	r7, r4
 8000c82:	d90a      	bls.n	8000c9a <__udivmoddi4+0x92>
 8000c84:	eb1c 0404 	adds.w	r4, ip, r4
 8000c88:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c8c:	f080 810a 	bcs.w	8000ea4 <__udivmoddi4+0x29c>
 8000c90:	42a7      	cmp	r7, r4
 8000c92:	f240 8107 	bls.w	8000ea4 <__udivmoddi4+0x29c>
 8000c96:	4464      	add	r4, ip
 8000c98:	3802      	subs	r0, #2
 8000c9a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c9e:	1be4      	subs	r4, r4, r7
 8000ca0:	2600      	movs	r6, #0
 8000ca2:	b11d      	cbz	r5, 8000cac <__udivmoddi4+0xa4>
 8000ca4:	40d4      	lsrs	r4, r2
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	e9c5 4300 	strd	r4, r3, [r5]
 8000cac:	4631      	mov	r1, r6
 8000cae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cb2:	428b      	cmp	r3, r1
 8000cb4:	d909      	bls.n	8000cca <__udivmoddi4+0xc2>
 8000cb6:	2d00      	cmp	r5, #0
 8000cb8:	f000 80ef 	beq.w	8000e9a <__udivmoddi4+0x292>
 8000cbc:	2600      	movs	r6, #0
 8000cbe:	e9c5 0100 	strd	r0, r1, [r5]
 8000cc2:	4630      	mov	r0, r6
 8000cc4:	4631      	mov	r1, r6
 8000cc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cca:	fab3 f683 	clz	r6, r3
 8000cce:	2e00      	cmp	r6, #0
 8000cd0:	d14a      	bne.n	8000d68 <__udivmoddi4+0x160>
 8000cd2:	428b      	cmp	r3, r1
 8000cd4:	d302      	bcc.n	8000cdc <__udivmoddi4+0xd4>
 8000cd6:	4282      	cmp	r2, r0
 8000cd8:	f200 80f9 	bhi.w	8000ece <__udivmoddi4+0x2c6>
 8000cdc:	1a84      	subs	r4, r0, r2
 8000cde:	eb61 0303 	sbc.w	r3, r1, r3
 8000ce2:	2001      	movs	r0, #1
 8000ce4:	469e      	mov	lr, r3
 8000ce6:	2d00      	cmp	r5, #0
 8000ce8:	d0e0      	beq.n	8000cac <__udivmoddi4+0xa4>
 8000cea:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cee:	e7dd      	b.n	8000cac <__udivmoddi4+0xa4>
 8000cf0:	b902      	cbnz	r2, 8000cf4 <__udivmoddi4+0xec>
 8000cf2:	deff      	udf	#255	; 0xff
 8000cf4:	fab2 f282 	clz	r2, r2
 8000cf8:	2a00      	cmp	r2, #0
 8000cfa:	f040 8092 	bne.w	8000e22 <__udivmoddi4+0x21a>
 8000cfe:	eba1 010c 	sub.w	r1, r1, ip
 8000d02:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d06:	fa1f fe8c 	uxth.w	lr, ip
 8000d0a:	2601      	movs	r6, #1
 8000d0c:	0c20      	lsrs	r0, r4, #16
 8000d0e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d12:	fb07 1113 	mls	r1, r7, r3, r1
 8000d16:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d1a:	fb0e f003 	mul.w	r0, lr, r3
 8000d1e:	4288      	cmp	r0, r1
 8000d20:	d908      	bls.n	8000d34 <__udivmoddi4+0x12c>
 8000d22:	eb1c 0101 	adds.w	r1, ip, r1
 8000d26:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d2a:	d202      	bcs.n	8000d32 <__udivmoddi4+0x12a>
 8000d2c:	4288      	cmp	r0, r1
 8000d2e:	f200 80cb 	bhi.w	8000ec8 <__udivmoddi4+0x2c0>
 8000d32:	4643      	mov	r3, r8
 8000d34:	1a09      	subs	r1, r1, r0
 8000d36:	b2a4      	uxth	r4, r4
 8000d38:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d3c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d40:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d44:	fb0e fe00 	mul.w	lr, lr, r0
 8000d48:	45a6      	cmp	lr, r4
 8000d4a:	d908      	bls.n	8000d5e <__udivmoddi4+0x156>
 8000d4c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d50:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d54:	d202      	bcs.n	8000d5c <__udivmoddi4+0x154>
 8000d56:	45a6      	cmp	lr, r4
 8000d58:	f200 80bb 	bhi.w	8000ed2 <__udivmoddi4+0x2ca>
 8000d5c:	4608      	mov	r0, r1
 8000d5e:	eba4 040e 	sub.w	r4, r4, lr
 8000d62:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d66:	e79c      	b.n	8000ca2 <__udivmoddi4+0x9a>
 8000d68:	f1c6 0720 	rsb	r7, r6, #32
 8000d6c:	40b3      	lsls	r3, r6
 8000d6e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d72:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d76:	fa20 f407 	lsr.w	r4, r0, r7
 8000d7a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d7e:	431c      	orrs	r4, r3
 8000d80:	40f9      	lsrs	r1, r7
 8000d82:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d86:	fa00 f306 	lsl.w	r3, r0, r6
 8000d8a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d8e:	0c20      	lsrs	r0, r4, #16
 8000d90:	fa1f fe8c 	uxth.w	lr, ip
 8000d94:	fb09 1118 	mls	r1, r9, r8, r1
 8000d98:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d9c:	fb08 f00e 	mul.w	r0, r8, lr
 8000da0:	4288      	cmp	r0, r1
 8000da2:	fa02 f206 	lsl.w	r2, r2, r6
 8000da6:	d90b      	bls.n	8000dc0 <__udivmoddi4+0x1b8>
 8000da8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dac:	f108 3aff 	add.w	sl, r8, #4294967295
 8000db0:	f080 8088 	bcs.w	8000ec4 <__udivmoddi4+0x2bc>
 8000db4:	4288      	cmp	r0, r1
 8000db6:	f240 8085 	bls.w	8000ec4 <__udivmoddi4+0x2bc>
 8000dba:	f1a8 0802 	sub.w	r8, r8, #2
 8000dbe:	4461      	add	r1, ip
 8000dc0:	1a09      	subs	r1, r1, r0
 8000dc2:	b2a4      	uxth	r4, r4
 8000dc4:	fbb1 f0f9 	udiv	r0, r1, r9
 8000dc8:	fb09 1110 	mls	r1, r9, r0, r1
 8000dcc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000dd0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000dd4:	458e      	cmp	lr, r1
 8000dd6:	d908      	bls.n	8000dea <__udivmoddi4+0x1e2>
 8000dd8:	eb1c 0101 	adds.w	r1, ip, r1
 8000ddc:	f100 34ff 	add.w	r4, r0, #4294967295
 8000de0:	d26c      	bcs.n	8000ebc <__udivmoddi4+0x2b4>
 8000de2:	458e      	cmp	lr, r1
 8000de4:	d96a      	bls.n	8000ebc <__udivmoddi4+0x2b4>
 8000de6:	3802      	subs	r0, #2
 8000de8:	4461      	add	r1, ip
 8000dea:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dee:	fba0 9402 	umull	r9, r4, r0, r2
 8000df2:	eba1 010e 	sub.w	r1, r1, lr
 8000df6:	42a1      	cmp	r1, r4
 8000df8:	46c8      	mov	r8, r9
 8000dfa:	46a6      	mov	lr, r4
 8000dfc:	d356      	bcc.n	8000eac <__udivmoddi4+0x2a4>
 8000dfe:	d053      	beq.n	8000ea8 <__udivmoddi4+0x2a0>
 8000e00:	b15d      	cbz	r5, 8000e1a <__udivmoddi4+0x212>
 8000e02:	ebb3 0208 	subs.w	r2, r3, r8
 8000e06:	eb61 010e 	sbc.w	r1, r1, lr
 8000e0a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e0e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e12:	40f1      	lsrs	r1, r6
 8000e14:	431f      	orrs	r7, r3
 8000e16:	e9c5 7100 	strd	r7, r1, [r5]
 8000e1a:	2600      	movs	r6, #0
 8000e1c:	4631      	mov	r1, r6
 8000e1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e22:	f1c2 0320 	rsb	r3, r2, #32
 8000e26:	40d8      	lsrs	r0, r3
 8000e28:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e2c:	fa21 f303 	lsr.w	r3, r1, r3
 8000e30:	4091      	lsls	r1, r2
 8000e32:	4301      	orrs	r1, r0
 8000e34:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e38:	fa1f fe8c 	uxth.w	lr, ip
 8000e3c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e40:	fb07 3610 	mls	r6, r7, r0, r3
 8000e44:	0c0b      	lsrs	r3, r1, #16
 8000e46:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e4a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e4e:	429e      	cmp	r6, r3
 8000e50:	fa04 f402 	lsl.w	r4, r4, r2
 8000e54:	d908      	bls.n	8000e68 <__udivmoddi4+0x260>
 8000e56:	eb1c 0303 	adds.w	r3, ip, r3
 8000e5a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e5e:	d22f      	bcs.n	8000ec0 <__udivmoddi4+0x2b8>
 8000e60:	429e      	cmp	r6, r3
 8000e62:	d92d      	bls.n	8000ec0 <__udivmoddi4+0x2b8>
 8000e64:	3802      	subs	r0, #2
 8000e66:	4463      	add	r3, ip
 8000e68:	1b9b      	subs	r3, r3, r6
 8000e6a:	b289      	uxth	r1, r1
 8000e6c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e70:	fb07 3316 	mls	r3, r7, r6, r3
 8000e74:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e78:	fb06 f30e 	mul.w	r3, r6, lr
 8000e7c:	428b      	cmp	r3, r1
 8000e7e:	d908      	bls.n	8000e92 <__udivmoddi4+0x28a>
 8000e80:	eb1c 0101 	adds.w	r1, ip, r1
 8000e84:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e88:	d216      	bcs.n	8000eb8 <__udivmoddi4+0x2b0>
 8000e8a:	428b      	cmp	r3, r1
 8000e8c:	d914      	bls.n	8000eb8 <__udivmoddi4+0x2b0>
 8000e8e:	3e02      	subs	r6, #2
 8000e90:	4461      	add	r1, ip
 8000e92:	1ac9      	subs	r1, r1, r3
 8000e94:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e98:	e738      	b.n	8000d0c <__udivmoddi4+0x104>
 8000e9a:	462e      	mov	r6, r5
 8000e9c:	4628      	mov	r0, r5
 8000e9e:	e705      	b.n	8000cac <__udivmoddi4+0xa4>
 8000ea0:	4606      	mov	r6, r0
 8000ea2:	e6e3      	b.n	8000c6c <__udivmoddi4+0x64>
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	e6f8      	b.n	8000c9a <__udivmoddi4+0x92>
 8000ea8:	454b      	cmp	r3, r9
 8000eaa:	d2a9      	bcs.n	8000e00 <__udivmoddi4+0x1f8>
 8000eac:	ebb9 0802 	subs.w	r8, r9, r2
 8000eb0:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000eb4:	3801      	subs	r0, #1
 8000eb6:	e7a3      	b.n	8000e00 <__udivmoddi4+0x1f8>
 8000eb8:	4646      	mov	r6, r8
 8000eba:	e7ea      	b.n	8000e92 <__udivmoddi4+0x28a>
 8000ebc:	4620      	mov	r0, r4
 8000ebe:	e794      	b.n	8000dea <__udivmoddi4+0x1e2>
 8000ec0:	4640      	mov	r0, r8
 8000ec2:	e7d1      	b.n	8000e68 <__udivmoddi4+0x260>
 8000ec4:	46d0      	mov	r8, sl
 8000ec6:	e77b      	b.n	8000dc0 <__udivmoddi4+0x1b8>
 8000ec8:	3b02      	subs	r3, #2
 8000eca:	4461      	add	r1, ip
 8000ecc:	e732      	b.n	8000d34 <__udivmoddi4+0x12c>
 8000ece:	4630      	mov	r0, r6
 8000ed0:	e709      	b.n	8000ce6 <__udivmoddi4+0xde>
 8000ed2:	4464      	add	r4, ip
 8000ed4:	3802      	subs	r0, #2
 8000ed6:	e742      	b.n	8000d5e <__udivmoddi4+0x156>

08000ed8 <__aeabi_idiv0>:
 8000ed8:	4770      	bx	lr
 8000eda:	bf00      	nop

08000edc <LCD_sendCommand>:





void LCD_sendCommand(uint8_t com){
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b084      	sub	sp, #16
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	4603      	mov	r3, r0
 8000ee4:	71fb      	strb	r3, [r7, #7]
    uint8_t tmpCmd = com;
 8000ee6:	79fb      	ldrb	r3, [r7, #7]
 8000ee8:	73fb      	strb	r3, [r7, #15]
    HAL_GPIO_WritePin(tftDC_GPIO, tftDC_PIN, 0);
 8000eea:	4b11      	ldr	r3, [pc, #68]	; (8000f30 <LCD_sendCommand+0x54>)
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	4a11      	ldr	r2, [pc, #68]	; (8000f34 <LCD_sendCommand+0x58>)
 8000ef0:	8811      	ldrh	r1, [r2, #0]
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	4618      	mov	r0, r3
 8000ef6:	f001 fc91 	bl	800281c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(tftCS_GPIO, tftCS_PIN, 0);
 8000efa:	4b0f      	ldr	r3, [pc, #60]	; (8000f38 <LCD_sendCommand+0x5c>)
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	4a0f      	ldr	r2, [pc, #60]	; (8000f3c <LCD_sendCommand+0x60>)
 8000f00:	8811      	ldrh	r1, [r2, #0]
 8000f02:	2200      	movs	r2, #0
 8000f04:	4618      	mov	r0, r3
 8000f06:	f001 fc89 	bl	800281c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&lcdSPIhandle, &tmpCmd, 1, 1);
 8000f0a:	f107 010f 	add.w	r1, r7, #15
 8000f0e:	2301      	movs	r3, #1
 8000f10:	2201      	movs	r2, #1
 8000f12:	480b      	ldr	r0, [pc, #44]	; (8000f40 <LCD_sendCommand+0x64>)
 8000f14:	f003 fa01 	bl	800431a <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(tftCS_GPIO, tftCS_PIN, 1);
 8000f18:	4b07      	ldr	r3, [pc, #28]	; (8000f38 <LCD_sendCommand+0x5c>)
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	4a07      	ldr	r2, [pc, #28]	; (8000f3c <LCD_sendCommand+0x60>)
 8000f1e:	8811      	ldrh	r1, [r2, #0]
 8000f20:	2201      	movs	r2, #1
 8000f22:	4618      	mov	r0, r3
 8000f24:	f001 fc7a 	bl	800281c <HAL_GPIO_WritePin>
}
 8000f28:	bf00      	nop
 8000f2a:	3710      	adds	r7, #16
 8000f2c:	46bd      	mov	sp, r7
 8000f2e:	bd80      	pop	{r7, pc}
 8000f30:	2000027c 	.word	0x2000027c
 8000f34:	20000280 	.word	0x20000280
 8000f38:	20000274 	.word	0x20000274
 8000f3c:	20000278 	.word	0x20000278
 8000f40:	20000210 	.word	0x20000210

08000f44 <LCD_sendData_NoCS>:
    uint8_t tmpCmd = com;
    HAL_GPIO_WritePin(tftDC_GPIO, tftDC_PIN, 0);
	HAL_SPI_Transmit(&lcdSPIhandle, &tmpCmd, 1, 1);
}

void LCD_sendData_NoCS(uint8_t data){
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b084      	sub	sp, #16
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	71fb      	strb	r3, [r7, #7]
	uint8_t tmpDat = data;
 8000f4e:	79fb      	ldrb	r3, [r7, #7]
 8000f50:	73fb      	strb	r3, [r7, #15]
	HAL_GPIO_WritePin(tftDC_GPIO, tftDC_PIN, 1);
 8000f52:	4b09      	ldr	r3, [pc, #36]	; (8000f78 <LCD_sendData_NoCS+0x34>)
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	4a09      	ldr	r2, [pc, #36]	; (8000f7c <LCD_sendData_NoCS+0x38>)
 8000f58:	8811      	ldrh	r1, [r2, #0]
 8000f5a:	2201      	movs	r2, #1
 8000f5c:	4618      	mov	r0, r3
 8000f5e:	f001 fc5d 	bl	800281c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&lcdSPIhandle, &tmpDat, 1, 1);
 8000f62:	f107 010f 	add.w	r1, r7, #15
 8000f66:	2301      	movs	r3, #1
 8000f68:	2201      	movs	r2, #1
 8000f6a:	4805      	ldr	r0, [pc, #20]	; (8000f80 <LCD_sendData_NoCS+0x3c>)
 8000f6c:	f003 f9d5 	bl	800431a <HAL_SPI_Transmit>
}
 8000f70:	bf00      	nop
 8000f72:	3710      	adds	r7, #16
 8000f74:	46bd      	mov	sp, r7
 8000f76:	bd80      	pop	{r7, pc}
 8000f78:	2000027c 	.word	0x2000027c
 8000f7c:	20000280 	.word	0x20000280
 8000f80:	20000210 	.word	0x20000210

08000f84 <LCD_sendCommandArg>:

void LCD_sendCommandArg(uint8_t command, uint8_t *dataBytes, uint8_t dataLen){
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b084      	sub	sp, #16
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	4603      	mov	r3, r0
 8000f8c:	6039      	str	r1, [r7, #0]
 8000f8e:	71fb      	strb	r3, [r7, #7]
 8000f90:	4613      	mov	r3, r2
 8000f92:	71bb      	strb	r3, [r7, #6]
    HAL_GPIO_WritePin(tftCS_GPIO, tftCS_PIN, 0);
 8000f94:	4b1f      	ldr	r3, [pc, #124]	; (8001014 <LCD_sendCommandArg+0x90>)
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	4a1f      	ldr	r2, [pc, #124]	; (8001018 <LCD_sendCommandArg+0x94>)
 8000f9a:	8811      	ldrh	r1, [r2, #0]
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	4618      	mov	r0, r3
 8000fa0:	f001 fc3c 	bl	800281c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(tftDC_GPIO, tftDC_PIN, 0); //0 for command
 8000fa4:	4b1d      	ldr	r3, [pc, #116]	; (800101c <LCD_sendCommandArg+0x98>)
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	4a1d      	ldr	r2, [pc, #116]	; (8001020 <LCD_sendCommandArg+0x9c>)
 8000faa:	8811      	ldrh	r1, [r2, #0]
 8000fac:	2200      	movs	r2, #0
 8000fae:	4618      	mov	r0, r3
 8000fb0:	f001 fc34 	bl	800281c <HAL_GPIO_WritePin>
    uint8_t buf = command;
 8000fb4:	79fb      	ldrb	r3, [r7, #7]
 8000fb6:	72fb      	strb	r3, [r7, #11]
    HAL_SPI_Transmit(&lcdSPIhandle, &buf, 1, 1);
 8000fb8:	f107 010b 	add.w	r1, r7, #11
 8000fbc:	2301      	movs	r3, #1
 8000fbe:	2201      	movs	r2, #1
 8000fc0:	4818      	ldr	r0, [pc, #96]	; (8001024 <LCD_sendCommandArg+0xa0>)
 8000fc2:	f003 f9aa 	bl	800431a <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(tftDC_GPIO, tftDC_PIN, 1); //start writing args
 8000fc6:	4b15      	ldr	r3, [pc, #84]	; (800101c <LCD_sendCommandArg+0x98>)
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	4a15      	ldr	r2, [pc, #84]	; (8001020 <LCD_sendCommandArg+0x9c>)
 8000fcc:	8811      	ldrh	r1, [r2, #0]
 8000fce:	2201      	movs	r2, #1
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	f001 fc23 	bl	800281c <HAL_GPIO_WritePin>
    for(int i = 0; i < dataLen; ++i){
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	60fb      	str	r3, [r7, #12]
 8000fda:	e00b      	b.n	8000ff4 <LCD_sendCommandArg+0x70>
        HAL_SPI_Transmit(&lcdSPIhandle, dataBytes, 1, 1);
 8000fdc:	2301      	movs	r3, #1
 8000fde:	2201      	movs	r2, #1
 8000fe0:	6839      	ldr	r1, [r7, #0]
 8000fe2:	4810      	ldr	r0, [pc, #64]	; (8001024 <LCD_sendCommandArg+0xa0>)
 8000fe4:	f003 f999 	bl	800431a <HAL_SPI_Transmit>
        dataBytes++;
 8000fe8:	683b      	ldr	r3, [r7, #0]
 8000fea:	3301      	adds	r3, #1
 8000fec:	603b      	str	r3, [r7, #0]
    for(int i = 0; i < dataLen; ++i){
 8000fee:	68fb      	ldr	r3, [r7, #12]
 8000ff0:	3301      	adds	r3, #1
 8000ff2:	60fb      	str	r3, [r7, #12]
 8000ff4:	79bb      	ldrb	r3, [r7, #6]
 8000ff6:	68fa      	ldr	r2, [r7, #12]
 8000ff8:	429a      	cmp	r2, r3
 8000ffa:	dbef      	blt.n	8000fdc <LCD_sendCommandArg+0x58>
    }  
    HAL_GPIO_WritePin(tftCS_GPIO, tftCS_PIN, 1);
 8000ffc:	4b05      	ldr	r3, [pc, #20]	; (8001014 <LCD_sendCommandArg+0x90>)
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	4a05      	ldr	r2, [pc, #20]	; (8001018 <LCD_sendCommandArg+0x94>)
 8001002:	8811      	ldrh	r1, [r2, #0]
 8001004:	2201      	movs	r2, #1
 8001006:	4618      	mov	r0, r3
 8001008:	f001 fc08 	bl	800281c <HAL_GPIO_WritePin>
}
 800100c:	bf00      	nop
 800100e:	3710      	adds	r7, #16
 8001010:	46bd      	mov	sp, r7
 8001012:	bd80      	pop	{r7, pc}
 8001014:	20000274 	.word	0x20000274
 8001018:	20000278 	.word	0x20000278
 800101c:	2000027c 	.word	0x2000027c
 8001020:	20000280 	.word	0x20000280
 8001024:	20000210 	.word	0x20000210

08001028 <LCD_init>:

void LCD_init(SPI_HandleTypeDef *spiLcdHandle,
                    GPIO_TypeDef *csPORT, uint16_t csPIN, 
                    GPIO_TypeDef *dcPORT, uint16_t dcPIN, 
                    GPIO_TypeDef *resetPORT, uint16_t resetPIN){
 8001028:	b5b0      	push	{r4, r5, r7, lr}
 800102a:	b098      	sub	sp, #96	; 0x60
 800102c:	af00      	add	r7, sp, #0
 800102e:	60f8      	str	r0, [r7, #12]
 8001030:	60b9      	str	r1, [r7, #8]
 8001032:	603b      	str	r3, [r7, #0]
 8001034:	4613      	mov	r3, r2
 8001036:	80fb      	strh	r3, [r7, #6]
    //Set pins and ports---------------------------------------------
    //Copy SPI settings
    memcpy(&lcdSPIhandle, spiLcdHandle, sizeof(*spiLcdHandle));
 8001038:	2264      	movs	r2, #100	; 0x64
 800103a:	68f9      	ldr	r1, [r7, #12]
 800103c:	4874      	ldr	r0, [pc, #464]	; (8001210 <LCD_init+0x1e8>)
 800103e:	f004 fe4b 	bl	8005cd8 <memcpy>
    //CS pin
    tftCS_GPIO = csPORT;
 8001042:	4a74      	ldr	r2, [pc, #464]	; (8001214 <LCD_init+0x1ec>)
 8001044:	68bb      	ldr	r3, [r7, #8]
 8001046:	6013      	str	r3, [r2, #0]
    tftCS_PIN = csPIN;
 8001048:	4a73      	ldr	r2, [pc, #460]	; (8001218 <LCD_init+0x1f0>)
 800104a:	88fb      	ldrh	r3, [r7, #6]
 800104c:	8013      	strh	r3, [r2, #0]
    HAL_GPIO_WritePin(tftCS_GPIO, tftCS_PIN, 1);
 800104e:	4b71      	ldr	r3, [pc, #452]	; (8001214 <LCD_init+0x1ec>)
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	4a71      	ldr	r2, [pc, #452]	; (8001218 <LCD_init+0x1f0>)
 8001054:	8811      	ldrh	r1, [r2, #0]
 8001056:	2201      	movs	r2, #1
 8001058:	4618      	mov	r0, r3
 800105a:	f001 fbdf 	bl	800281c <HAL_GPIO_WritePin>
    //DC pin
    tftDC_GPIO = dcPORT;
 800105e:	4a6f      	ldr	r2, [pc, #444]	; (800121c <LCD_init+0x1f4>)
 8001060:	683b      	ldr	r3, [r7, #0]
 8001062:	6013      	str	r3, [r2, #0]
    tftDC_PIN = dcPIN;
 8001064:	4a6e      	ldr	r2, [pc, #440]	; (8001220 <LCD_init+0x1f8>)
 8001066:	f8b7 3070 	ldrh.w	r3, [r7, #112]	; 0x70
 800106a:	8013      	strh	r3, [r2, #0]
    HAL_GPIO_WritePin(tftDC_GPIO, tftDC_PIN, 1);
 800106c:	4b6b      	ldr	r3, [pc, #428]	; (800121c <LCD_init+0x1f4>)
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	4a6b      	ldr	r2, [pc, #428]	; (8001220 <LCD_init+0x1f8>)
 8001072:	8811      	ldrh	r1, [r2, #0]
 8001074:	2201      	movs	r2, #1
 8001076:	4618      	mov	r0, r3
 8001078:	f001 fbd0 	bl	800281c <HAL_GPIO_WritePin>
    //RESET pin
    tftRESET_GPIO = resetPORT;
 800107c:	4a69      	ldr	r2, [pc, #420]	; (8001224 <LCD_init+0x1fc>)
 800107e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001080:	6013      	str	r3, [r2, #0]
    tftRESET_PIN = resetPIN;
 8001082:	4a69      	ldr	r2, [pc, #420]	; (8001228 <LCD_init+0x200>)
 8001084:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8001088:	8013      	strh	r3, [r2, #0]
    HAL_GPIO_WritePin(tftRESET_GPIO, tftRESET_PIN, 1);
 800108a:	4b66      	ldr	r3, [pc, #408]	; (8001224 <LCD_init+0x1fc>)
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	4a66      	ldr	r2, [pc, #408]	; (8001228 <LCD_init+0x200>)
 8001090:	8811      	ldrh	r1, [r2, #0]
 8001092:	2201      	movs	r2, #1
 8001094:	4618      	mov	r0, r3
 8001096:	f001 fbc1 	bl	800281c <HAL_GPIO_WritePin>
   


    //init commands---------------------------------------------------
    //Soft Reset
    HAL_Delay(10);
 800109a:	200a      	movs	r0, #10
 800109c:	f001 f922 	bl	80022e4 <HAL_Delay>
    LCD_sendCommand(HX8357_SWRESET);
 80010a0:	2001      	movs	r0, #1
 80010a2:	f7ff ff1b 	bl	8000edc <LCD_sendCommand>
    HAL_Delay(10);
 80010a6:	200a      	movs	r0, #10
 80010a8:	f001 f91c 	bl	80022e4 <HAL_Delay>

    //Misc display values
    uint8_t setC[] = {0xFF, 0x83, 0x57};
 80010ac:	4a5f      	ldr	r2, [pc, #380]	; (800122c <LCD_init+0x204>)
 80010ae:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80010b2:	6812      	ldr	r2, [r2, #0]
 80010b4:	4611      	mov	r1, r2
 80010b6:	8019      	strh	r1, [r3, #0]
 80010b8:	3302      	adds	r3, #2
 80010ba:	0c12      	lsrs	r2, r2, #16
 80010bc:	701a      	strb	r2, [r3, #0]
    LCD_sendCommandArg(HX8357D_SETC, setC, 3);
 80010be:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80010c2:	2203      	movs	r2, #3
 80010c4:	4619      	mov	r1, r3
 80010c6:	20b9      	movs	r0, #185	; 0xb9
 80010c8:	f7ff ff5c 	bl	8000f84 <LCD_sendCommandArg>
    HAL_Delay(500);
 80010cc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80010d0:	f001 f908 	bl	80022e4 <HAL_Delay>
    uint8_t setRGB[] = {0x80, 0x00, 0x06, 0x06};
 80010d4:	4b56      	ldr	r3, [pc, #344]	; (8001230 <LCD_init+0x208>)
 80010d6:	65bb      	str	r3, [r7, #88]	; 0x58
    LCD_sendCommandArg(HX8357_SETRGB, setRGB, 4);
 80010d8:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80010dc:	2204      	movs	r2, #4
 80010de:	4619      	mov	r1, r3
 80010e0:	20b3      	movs	r0, #179	; 0xb3
 80010e2:	f7ff ff4f 	bl	8000f84 <LCD_sendCommandArg>
    uint8_t setCOM = 0x25;
 80010e6:	2325      	movs	r3, #37	; 0x25
 80010e8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
    LCD_sendCommandArg(HX8357D_SETCOM, &setCOM, 1);
 80010ec:	f107 0357 	add.w	r3, r7, #87	; 0x57
 80010f0:	2201      	movs	r2, #1
 80010f2:	4619      	mov	r1, r3
 80010f4:	20b6      	movs	r0, #182	; 0xb6
 80010f6:	f7ff ff45 	bl	8000f84 <LCD_sendCommandArg>
    uint8_t setOSC = 0x68;
 80010fa:	2368      	movs	r3, #104	; 0x68
 80010fc:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
    LCD_sendCommandArg(HX8357_SETOSC, &setOSC, 1);
 8001100:	f107 0356 	add.w	r3, r7, #86	; 0x56
 8001104:	2201      	movs	r2, #1
 8001106:	4619      	mov	r1, r3
 8001108:	20b0      	movs	r0, #176	; 0xb0
 800110a:	f7ff ff3b 	bl	8000f84 <LCD_sendCommandArg>
    uint8_t setPANEL = 0x05;
 800110e:	2305      	movs	r3, #5
 8001110:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
    LCD_sendCommandArg(HX8357_SETPANEL, &setPANEL, 1);
 8001114:	f107 0355 	add.w	r3, r7, #85	; 0x55
 8001118:	2201      	movs	r2, #1
 800111a:	4619      	mov	r1, r3
 800111c:	20cc      	movs	r0, #204	; 0xcc
 800111e:	f7ff ff31 	bl	8000f84 <LCD_sendCommandArg>
    uint8_t setPWR1[] = {0x00, 0x15, 0x1C, 0x1C, 0x83, 0xAA};
 8001122:	4a44      	ldr	r2, [pc, #272]	; (8001234 <LCD_init+0x20c>)
 8001124:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001128:	e892 0003 	ldmia.w	r2, {r0, r1}
 800112c:	6018      	str	r0, [r3, #0]
 800112e:	3304      	adds	r3, #4
 8001130:	8019      	strh	r1, [r3, #0]
    LCD_sendCommandArg(HX8357_SETPWR1, setPWR1, 6);
 8001132:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001136:	2206      	movs	r2, #6
 8001138:	4619      	mov	r1, r3
 800113a:	20b1      	movs	r0, #177	; 0xb1
 800113c:	f7ff ff22 	bl	8000f84 <LCD_sendCommandArg>
    uint8_t setSTBA[] = {0x50, 0x50, 0x01, 0x3C, 0x1E, 0x08};
 8001140:	4a3d      	ldr	r2, [pc, #244]	; (8001238 <LCD_init+0x210>)
 8001142:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001146:	e892 0003 	ldmia.w	r2, {r0, r1}
 800114a:	6018      	str	r0, [r3, #0]
 800114c:	3304      	adds	r3, #4
 800114e:	8019      	strh	r1, [r3, #0]
    LCD_sendCommandArg(HX8357D_SETSTBA, setSTBA, 6);
 8001150:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001154:	2206      	movs	r2, #6
 8001156:	4619      	mov	r1, r3
 8001158:	20c0      	movs	r0, #192	; 0xc0
 800115a:	f7ff ff13 	bl	8000f84 <LCD_sendCommandArg>
    uint8_t setCYC[] = {0x02, 0x40, 0x00, 0x2A, 0x2A, 0x0D, 0x78};
 800115e:	4a37      	ldr	r2, [pc, #220]	; (800123c <LCD_init+0x214>)
 8001160:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001164:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001168:	6018      	str	r0, [r3, #0]
 800116a:	3304      	adds	r3, #4
 800116c:	8019      	strh	r1, [r3, #0]
 800116e:	3302      	adds	r3, #2
 8001170:	0c0a      	lsrs	r2, r1, #16
 8001172:	701a      	strb	r2, [r3, #0]
    LCD_sendCommandArg(HX8357D_SETCYC, setCYC, 7);
 8001174:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001178:	2207      	movs	r2, #7
 800117a:	4619      	mov	r1, r3
 800117c:	20b4      	movs	r0, #180	; 0xb4
 800117e:	f7ff ff01 	bl	8000f84 <LCD_sendCommandArg>
    uint8_t setGAMMA[] = {0x02, 0x0A, 0x11, 0x1D, 0x23, 0x35, 0x41, 0x4B,
 8001182:	4b2f      	ldr	r3, [pc, #188]	; (8001240 <LCD_init+0x218>)
 8001184:	f107 0418 	add.w	r4, r7, #24
 8001188:	461d      	mov	r5, r3
 800118a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800118c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800118e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001190:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001192:	682b      	ldr	r3, [r5, #0]
 8001194:	8023      	strh	r3, [r4, #0]
                        0x4B, 0x42, 0x3A, 0x27, 0x1B, 0x08, 0x09, 0x03,
                        0x02, 0x0A, 0x11, 0x1D, 0x23, 0x35, 0x41, 0x4B,
                        0x4B, 0x42, 0x3A, 0x27, 0x1B, 0x08, 0x09, 0x03,
                        0x00, 0x01};
    LCD_sendCommandArg(HX8357D_SETGAMMA, setGAMMA, 34);
 8001196:	f107 0318 	add.w	r3, r7, #24
 800119a:	2222      	movs	r2, #34	; 0x22
 800119c:	4619      	mov	r1, r3
 800119e:	20e0      	movs	r0, #224	; 0xe0
 80011a0:	f7ff fef0 	bl	8000f84 <LCD_sendCommandArg>
    uint8_t setCOLMOD = 0x55;
 80011a4:	2355      	movs	r3, #85	; 0x55
 80011a6:	75fb      	strb	r3, [r7, #23]
    LCD_sendCommandArg(HX8357_COLMOD, &setCOLMOD, 1);
 80011a8:	f107 0317 	add.w	r3, r7, #23
 80011ac:	2201      	movs	r2, #1
 80011ae:	4619      	mov	r1, r3
 80011b0:	203a      	movs	r0, #58	; 0x3a
 80011b2:	f7ff fee7 	bl	8000f84 <LCD_sendCommandArg>
    uint8_t setMADCTL = 0xC0;
 80011b6:	23c0      	movs	r3, #192	; 0xc0
 80011b8:	75bb      	strb	r3, [r7, #22]
    LCD_sendCommandArg(HX8357_MADCTL, &setMADCTL, 1);
 80011ba:	f107 0316 	add.w	r3, r7, #22
 80011be:	2201      	movs	r2, #1
 80011c0:	4619      	mov	r1, r3
 80011c2:	2036      	movs	r0, #54	; 0x36
 80011c4:	f7ff fede 	bl	8000f84 <LCD_sendCommandArg>
    uint8_t setTEON = 0x00;
 80011c8:	2300      	movs	r3, #0
 80011ca:	757b      	strb	r3, [r7, #21]
    LCD_sendCommandArg(HX8357_TEON, &setTEON, 1);
 80011cc:	f107 0315 	add.w	r3, r7, #21
 80011d0:	2201      	movs	r2, #1
 80011d2:	4619      	mov	r1, r3
 80011d4:	2035      	movs	r0, #53	; 0x35
 80011d6:	f7ff fed5 	bl	8000f84 <LCD_sendCommandArg>
    uint8_t setTEARLINE[] = {0x00, 0x02};
 80011da:	f44f 7300 	mov.w	r3, #512	; 0x200
 80011de:	823b      	strh	r3, [r7, #16]
    LCD_sendCommandArg(HX8357_TEARLINE, setTEARLINE, 2);
 80011e0:	f107 0310 	add.w	r3, r7, #16
 80011e4:	2202      	movs	r2, #2
 80011e6:	4619      	mov	r1, r3
 80011e8:	2044      	movs	r0, #68	; 0x44
 80011ea:	f7ff fecb 	bl	8000f84 <LCD_sendCommandArg>

    //Display on
    LCD_sendCommand(HX8357_SLPOUT);
 80011ee:	2011      	movs	r0, #17
 80011f0:	f7ff fe74 	bl	8000edc <LCD_sendCommand>
    HAL_Delay(150);
 80011f4:	2096      	movs	r0, #150	; 0x96
 80011f6:	f001 f875 	bl	80022e4 <HAL_Delay>
    LCD_sendCommand(HX8357_DISPON);
 80011fa:	2029      	movs	r0, #41	; 0x29
 80011fc:	f7ff fe6e 	bl	8000edc <LCD_sendCommand>
    HAL_Delay(50);
 8001200:	2032      	movs	r0, #50	; 0x32
 8001202:	f001 f86f 	bl	80022e4 <HAL_Delay>
}
 8001206:	bf00      	nop
 8001208:	3760      	adds	r7, #96	; 0x60
 800120a:	46bd      	mov	sp, r7
 800120c:	bdb0      	pop	{r4, r5, r7, pc}
 800120e:	bf00      	nop
 8001210:	20000210 	.word	0x20000210
 8001214:	20000274 	.word	0x20000274
 8001218:	20000278 	.word	0x20000278
 800121c:	2000027c 	.word	0x2000027c
 8001220:	20000280 	.word	0x20000280
 8001224:	20000284 	.word	0x20000284
 8001228:	20000288 	.word	0x20000288
 800122c:	08008760 	.word	0x08008760
 8001230:	06060080 	.word	0x06060080
 8001234:	08008764 	.word	0x08008764
 8001238:	0800876c 	.word	0x0800876c
 800123c:	08008774 	.word	0x08008774
 8001240:	0800877c 	.word	0x0800877c

08001244 <LCD_setCursorPosition>:

//Graphics function prototypes
void LCD_setCursorPosition(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2) {
 8001244:	b590      	push	{r4, r7, lr}
 8001246:	b085      	sub	sp, #20
 8001248:	af00      	add	r7, sp, #0
 800124a:	4604      	mov	r4, r0
 800124c:	4608      	mov	r0, r1
 800124e:	4611      	mov	r1, r2
 8001250:	461a      	mov	r2, r3
 8001252:	4623      	mov	r3, r4
 8001254:	80fb      	strh	r3, [r7, #6]
 8001256:	4603      	mov	r3, r0
 8001258:	80bb      	strh	r3, [r7, #4]
 800125a:	460b      	mov	r3, r1
 800125c:	807b      	strh	r3, [r7, #2]
 800125e:	4613      	mov	r3, r2
 8001260:	803b      	strh	r3, [r7, #0]
  uint8_t setCASET[] = {x1 >> 8, x1 & 0xFF, x2 >> 8, x2 & 0xFF};
 8001262:	88fb      	ldrh	r3, [r7, #6]
 8001264:	0a1b      	lsrs	r3, r3, #8
 8001266:	b29b      	uxth	r3, r3
 8001268:	b2db      	uxtb	r3, r3
 800126a:	733b      	strb	r3, [r7, #12]
 800126c:	88fb      	ldrh	r3, [r7, #6]
 800126e:	b2db      	uxtb	r3, r3
 8001270:	737b      	strb	r3, [r7, #13]
 8001272:	887b      	ldrh	r3, [r7, #2]
 8001274:	0a1b      	lsrs	r3, r3, #8
 8001276:	b29b      	uxth	r3, r3
 8001278:	b2db      	uxtb	r3, r3
 800127a:	73bb      	strb	r3, [r7, #14]
 800127c:	887b      	ldrh	r3, [r7, #2]
 800127e:	b2db      	uxtb	r3, r3
 8001280:	73fb      	strb	r3, [r7, #15]
  LCD_sendCommandArg(HX8357_CASET, setCASET, 4);
 8001282:	f107 030c 	add.w	r3, r7, #12
 8001286:	2204      	movs	r2, #4
 8001288:	4619      	mov	r1, r3
 800128a:	202a      	movs	r0, #42	; 0x2a
 800128c:	f7ff fe7a 	bl	8000f84 <LCD_sendCommandArg>
  uint8_t setPASET[] = {y1 >> 8, y1 & 0xFF, y2 >> 8, y2 & 0xFF};
 8001290:	88bb      	ldrh	r3, [r7, #4]
 8001292:	0a1b      	lsrs	r3, r3, #8
 8001294:	b29b      	uxth	r3, r3
 8001296:	b2db      	uxtb	r3, r3
 8001298:	723b      	strb	r3, [r7, #8]
 800129a:	88bb      	ldrh	r3, [r7, #4]
 800129c:	b2db      	uxtb	r3, r3
 800129e:	727b      	strb	r3, [r7, #9]
 80012a0:	883b      	ldrh	r3, [r7, #0]
 80012a2:	0a1b      	lsrs	r3, r3, #8
 80012a4:	b29b      	uxth	r3, r3
 80012a6:	b2db      	uxtb	r3, r3
 80012a8:	72bb      	strb	r3, [r7, #10]
 80012aa:	883b      	ldrh	r3, [r7, #0]
 80012ac:	b2db      	uxtb	r3, r3
 80012ae:	72fb      	strb	r3, [r7, #11]
  LCD_sendCommandArg(HX8357_PASET, setPASET, 4);
 80012b0:	f107 0308 	add.w	r3, r7, #8
 80012b4:	2204      	movs	r2, #4
 80012b6:	4619      	mov	r1, r3
 80012b8:	202b      	movs	r0, #43	; 0x2b
 80012ba:	f7ff fe63 	bl	8000f84 <LCD_sendCommandArg>
  LCD_sendCommand(HX8357_RAMWR);
 80012be:	202c      	movs	r0, #44	; 0x2c
 80012c0:	f7ff fe0c 	bl	8000edc <LCD_sendCommand>
  //TODO needs write immediately after (RAMWR)
}
 80012c4:	bf00      	nop
 80012c6:	3714      	adds	r7, #20
 80012c8:	46bd      	mov	sp, r7
 80012ca:	bd90      	pop	{r4, r7, pc}

080012cc <LCD_rect>:
  LCD_setCursorPosition(x, y, x, y);
  uint8_t setRAMWR[] = {color >> 8, color & 0xFF};
  LCD_sendCommandArg(HX8357_RAMWR, setRAMWR, 2);
}

void LCD_rect(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2, uint16_t color){
 80012cc:	b590      	push	{r4, r7, lr}
 80012ce:	b085      	sub	sp, #20
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	4604      	mov	r4, r0
 80012d4:	4608      	mov	r0, r1
 80012d6:	4611      	mov	r1, r2
 80012d8:	461a      	mov	r2, r3
 80012da:	4623      	mov	r3, r4
 80012dc:	80fb      	strh	r3, [r7, #6]
 80012de:	4603      	mov	r3, r0
 80012e0:	80bb      	strh	r3, [r7, #4]
 80012e2:	460b      	mov	r3, r1
 80012e4:	807b      	strh	r3, [r7, #2]
 80012e6:	4613      	mov	r3, r2
 80012e8:	803b      	strh	r3, [r7, #0]
	uint32_t n = (x2 - x1 + 1) * (y2 - y1 + 1);
 80012ea:	887a      	ldrh	r2, [r7, #2]
 80012ec:	88fb      	ldrh	r3, [r7, #6]
 80012ee:	1ad3      	subs	r3, r2, r3
 80012f0:	3301      	adds	r3, #1
 80012f2:	8839      	ldrh	r1, [r7, #0]
 80012f4:	88ba      	ldrh	r2, [r7, #4]
 80012f6:	1a8a      	subs	r2, r1, r2
 80012f8:	3201      	adds	r2, #1
 80012fa:	fb02 f303 	mul.w	r3, r2, r3
 80012fe:	60fb      	str	r3, [r7, #12]
	LCD_setCursorPosition(x1, y1, x2, y2);
 8001300:	883b      	ldrh	r3, [r7, #0]
 8001302:	887a      	ldrh	r2, [r7, #2]
 8001304:	88b9      	ldrh	r1, [r7, #4]
 8001306:	88f8      	ldrh	r0, [r7, #6]
 8001308:	f7ff ff9c 	bl	8001244 <LCD_setCursorPosition>

	HAL_GPIO_WritePin(tftCS_GPIO, tftCS_PIN, 0);
 800130c:	4b13      	ldr	r3, [pc, #76]	; (800135c <LCD_rect+0x90>)
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	4a13      	ldr	r2, [pc, #76]	; (8001360 <LCD_rect+0x94>)
 8001312:	8811      	ldrh	r1, [r2, #0]
 8001314:	2200      	movs	r2, #0
 8001316:	4618      	mov	r0, r3
 8001318:	f001 fa80 	bl	800281c <HAL_GPIO_WritePin>
	while (n) {
 800131c:	e00e      	b.n	800133c <LCD_rect+0x70>
		n--;
 800131e:	68fb      	ldr	r3, [r7, #12]
 8001320:	3b01      	subs	r3, #1
 8001322:	60fb      	str	r3, [r7, #12]
		LCD_sendData_NoCS(color>>8);
 8001324:	8c3b      	ldrh	r3, [r7, #32]
 8001326:	0a1b      	lsrs	r3, r3, #8
 8001328:	b29b      	uxth	r3, r3
 800132a:	b2db      	uxtb	r3, r3
 800132c:	4618      	mov	r0, r3
 800132e:	f7ff fe09 	bl	8000f44 <LCD_sendData_NoCS>
		LCD_sendData_NoCS(color&0xff);
 8001332:	8c3b      	ldrh	r3, [r7, #32]
 8001334:	b2db      	uxtb	r3, r3
 8001336:	4618      	mov	r0, r3
 8001338:	f7ff fe04 	bl	8000f44 <LCD_sendData_NoCS>
	while (n) {
 800133c:	68fb      	ldr	r3, [r7, #12]
 800133e:	2b00      	cmp	r3, #0
 8001340:	d1ed      	bne.n	800131e <LCD_rect+0x52>
	}
	HAL_GPIO_WritePin(tftCS_GPIO, tftCS_PIN, 1);
 8001342:	4b06      	ldr	r3, [pc, #24]	; (800135c <LCD_rect+0x90>)
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	4a06      	ldr	r2, [pc, #24]	; (8001360 <LCD_rect+0x94>)
 8001348:	8811      	ldrh	r1, [r2, #0]
 800134a:	2201      	movs	r2, #1
 800134c:	4618      	mov	r0, r3
 800134e:	f001 fa65 	bl	800281c <HAL_GPIO_WritePin>
}
 8001352:	bf00      	nop
 8001354:	3714      	adds	r7, #20
 8001356:	46bd      	mov	sp, r7
 8001358:	bd90      	pop	{r4, r7, pc}
 800135a:	bf00      	nop
 800135c:	20000274 	.word	0x20000274
 8001360:	20000278 	.word	0x20000278

08001364 <LCD_fill>:
void LCD_fill(uint16_t color){
 8001364:	b580      	push	{r7, lr}
 8001366:	b084      	sub	sp, #16
 8001368:	af00      	add	r7, sp, #0
 800136a:	4603      	mov	r3, r0
 800136c:	80fb      	strh	r3, [r7, #6]
	uint32_t n = LCD_PIXEL_COUNT;
 800136e:	f44f 3316 	mov.w	r3, #153600	; 0x25800
 8001372:	60fb      	str	r3, [r7, #12]
	LCD_setCursorPosition(0, 0, HX8357_TFTWIDTH-1, HX8357_TFTHEIGHT-1);
 8001374:	f240 13df 	movw	r3, #479	; 0x1df
 8001378:	f240 123f 	movw	r2, #319	; 0x13f
 800137c:	2100      	movs	r1, #0
 800137e:	2000      	movs	r0, #0
 8001380:	f7ff ff60 	bl	8001244 <LCD_setCursorPosition>

	HAL_GPIO_WritePin(tftCS_GPIO, tftCS_PIN, 0);
 8001384:	4b13      	ldr	r3, [pc, #76]	; (80013d4 <LCD_fill+0x70>)
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	4a13      	ldr	r2, [pc, #76]	; (80013d8 <LCD_fill+0x74>)
 800138a:	8811      	ldrh	r1, [r2, #0]
 800138c:	2200      	movs	r2, #0
 800138e:	4618      	mov	r0, r3
 8001390:	f001 fa44 	bl	800281c <HAL_GPIO_WritePin>
	while (n) {
 8001394:	e00e      	b.n	80013b4 <LCD_fill+0x50>
		n--;
 8001396:	68fb      	ldr	r3, [r7, #12]
 8001398:	3b01      	subs	r3, #1
 800139a:	60fb      	str	r3, [r7, #12]
		LCD_sendData_NoCS(color>>8);
 800139c:	88fb      	ldrh	r3, [r7, #6]
 800139e:	0a1b      	lsrs	r3, r3, #8
 80013a0:	b29b      	uxth	r3, r3
 80013a2:	b2db      	uxtb	r3, r3
 80013a4:	4618      	mov	r0, r3
 80013a6:	f7ff fdcd 	bl	8000f44 <LCD_sendData_NoCS>
		LCD_sendData_NoCS(color&0xff);
 80013aa:	88fb      	ldrh	r3, [r7, #6]
 80013ac:	b2db      	uxtb	r3, r3
 80013ae:	4618      	mov	r0, r3
 80013b0:	f7ff fdc8 	bl	8000f44 <LCD_sendData_NoCS>
	while (n) {
 80013b4:	68fb      	ldr	r3, [r7, #12]
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d1ed      	bne.n	8001396 <LCD_fill+0x32>
	}
	HAL_GPIO_WritePin(tftCS_GPIO, tftCS_PIN, 1);
 80013ba:	4b06      	ldr	r3, [pc, #24]	; (80013d4 <LCD_fill+0x70>)
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	4a06      	ldr	r2, [pc, #24]	; (80013d8 <LCD_fill+0x74>)
 80013c0:	8811      	ldrh	r1, [r2, #0]
 80013c2:	2201      	movs	r2, #1
 80013c4:	4618      	mov	r0, r3
 80013c6:	f001 fa29 	bl	800281c <HAL_GPIO_WritePin>
}
 80013ca:	bf00      	nop
 80013cc:	3710      	adds	r7, #16
 80013ce:	46bd      	mov	sp, r7
 80013d0:	bd80      	pop	{r7, pc}
 80013d2:	bf00      	nop
 80013d4:	20000274 	.word	0x20000274
 80013d8:	20000278 	.word	0x20000278

080013dc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80013dc:	b5b0      	push	{r4, r5, r7, lr}
 80013de:	b088      	sub	sp, #32
 80013e0:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80013e2:	f000 ff0a 	bl	80021fa <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80013e6:	f000 f873 	bl	80014d0 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80013ea:	f000 f99b 	bl	8001724 <MX_GPIO_Init>
  MX_SPI1_Init();
 80013ee:	f000 f90d 	bl	800160c <MX_SPI1_Init>
  MX_TIM4_Init();
 80013f2:	f000 f949 	bl	8001688 <MX_TIM4_Init>
  MX_LPUART1_UART_Init();
 80013f6:	f000 f8bd 	bl	8001574 <MX_LPUART1_UART_Init>
  /* USER CODE BEGIN 2 */

  LCD_init(&hspi1, tftCS_GPIO, tftCS_PIN, tftDC_GPIO, tftDC_PIN, tftRESET_GPIO, tftRESET_PIN);
 80013fa:	4b2b      	ldr	r3, [pc, #172]	; (80014a8 <main+0xcc>)
 80013fc:	6818      	ldr	r0, [r3, #0]
 80013fe:	4b2b      	ldr	r3, [pc, #172]	; (80014ac <main+0xd0>)
 8001400:	881c      	ldrh	r4, [r3, #0]
 8001402:	4b2b      	ldr	r3, [pc, #172]	; (80014b0 <main+0xd4>)
 8001404:	681d      	ldr	r5, [r3, #0]
 8001406:	4b2b      	ldr	r3, [pc, #172]	; (80014b4 <main+0xd8>)
 8001408:	881b      	ldrh	r3, [r3, #0]
 800140a:	4a2b      	ldr	r2, [pc, #172]	; (80014b8 <main+0xdc>)
 800140c:	6812      	ldr	r2, [r2, #0]
 800140e:	492b      	ldr	r1, [pc, #172]	; (80014bc <main+0xe0>)
 8001410:	8809      	ldrh	r1, [r1, #0]
 8001412:	9102      	str	r1, [sp, #8]
 8001414:	9201      	str	r2, [sp, #4]
 8001416:	9300      	str	r3, [sp, #0]
 8001418:	462b      	mov	r3, r5
 800141a:	4622      	mov	r2, r4
 800141c:	4601      	mov	r1, r0
 800141e:	4828      	ldr	r0, [pc, #160]	; (80014c0 <main+0xe4>)
 8001420:	f7ff fe02 	bl	8001028 <LCD_init>
  N64_init(&htim4);
 8001424:	4827      	ldr	r0, [pc, #156]	; (80014c4 <main+0xe8>)
 8001426:	f000 fc83 	bl	8001d30 <N64_init>
  //printf("Initing...\n\r"); //printf this gives error
  //HAL_Delay(200);
  LCD_fill(HX8357_WHITE);
 800142a:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800142e:	f7ff ff99 	bl	8001364 <LCD_fill>
  //LCD_rect(50, 250, 190, 300, HX8357_BLACK); //TODO bug! trailing pixels missing by amount of dy
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  uint32_t vals = 0;
 8001432:	2300      	movs	r3, #0
 8001434:	60fb      	str	r3, [r7, #12]
  printf("Starting...\n\r");
 8001436:	4824      	ldr	r0, [pc, #144]	; (80014c8 <main+0xec>)
 8001438:	f005 f8ce 	bl	80065d8 <iprintf>
  while (1)
  {

	  vals = pollRead();
 800143c:	f000 fc10 	bl	8001c60 <pollRead>
 8001440:	60f8      	str	r0, [r7, #12]
	  //int buttonval = vals >> 31;
	  signed char xval = (vals >> 8) & 0xff; //both were signed
 8001442:	68fb      	ldr	r3, [r7, #12]
 8001444:	0a1b      	lsrs	r3, r3, #8
 8001446:	72fb      	strb	r3, [r7, #11]
	  signed char yval = vals & 0xff;
 8001448:	68fb      	ldr	r3, [r7, #12]
 800144a:	72bb      	strb	r3, [r7, #10]
	  printf("X: %d,Y: %d\n\r", xval, yval);
 800144c:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8001450:	f997 200a 	ldrsb.w	r2, [r7, #10]
 8001454:	4619      	mov	r1, r3
 8001456:	481d      	ldr	r0, [pc, #116]	; (80014cc <main+0xf0>)
 8001458:	f005 f8be 	bl	80065d8 <iprintf>

	  uint16_t XCenter = xval + (HX8357_TFTWIDTH/2);
 800145c:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8001460:	b29b      	uxth	r3, r3
 8001462:	33a0      	adds	r3, #160	; 0xa0
 8001464:	813b      	strh	r3, [r7, #8]
	  uint16_t YCenter = -yval + (HX8357_TFTHEIGHT/2);
 8001466:	f997 300a 	ldrsb.w	r3, [r7, #10]
 800146a:	b29b      	uxth	r3, r3
 800146c:	f1c3 03f0 	rsb	r3, r3, #240	; 0xf0
 8001470:	80fb      	strh	r3, [r7, #6]
	  uint16_t rectRadius = 2;
 8001472:	2302      	movs	r3, #2
 8001474:	80bb      	strh	r3, [r7, #4]
	  LCD_rect(XCenter - rectRadius, YCenter - rectRadius, XCenter + rectRadius, YCenter + rectRadius, HX8357_BLACK);
 8001476:	893a      	ldrh	r2, [r7, #8]
 8001478:	88bb      	ldrh	r3, [r7, #4]
 800147a:	1ad3      	subs	r3, r2, r3
 800147c:	b298      	uxth	r0, r3
 800147e:	88fa      	ldrh	r2, [r7, #6]
 8001480:	88bb      	ldrh	r3, [r7, #4]
 8001482:	1ad3      	subs	r3, r2, r3
 8001484:	b299      	uxth	r1, r3
 8001486:	893a      	ldrh	r2, [r7, #8]
 8001488:	88bb      	ldrh	r3, [r7, #4]
 800148a:	4413      	add	r3, r2
 800148c:	b29c      	uxth	r4, r3
 800148e:	88fa      	ldrh	r2, [r7, #6]
 8001490:	88bb      	ldrh	r3, [r7, #4]
 8001492:	4413      	add	r3, r2
 8001494:	b29b      	uxth	r3, r3
 8001496:	2200      	movs	r2, #0
 8001498:	9200      	str	r2, [sp, #0]
 800149a:	4622      	mov	r2, r4
 800149c:	f7ff ff16 	bl	80012cc <LCD_rect>

	  HAL_Delay(10);
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, 0);
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 0);
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, 0);*/
	  HAL_Delay(50);
 80014a0:	2032      	movs	r0, #50	; 0x32
 80014a2:	f000 ff1f 	bl	80022e4 <HAL_Delay>
  {
 80014a6:	e7c9      	b.n	800143c <main+0x60>
 80014a8:	20000000 	.word	0x20000000
 80014ac:	20000004 	.word	0x20000004
 80014b0:	20000008 	.word	0x20000008
 80014b4:	2000000c 	.word	0x2000000c
 80014b8:	20000010 	.word	0x20000010
 80014bc:	20000014 	.word	0x20000014
 80014c0:	2000031c 	.word	0x2000031c
 80014c4:	20000380 	.word	0x20000380
 80014c8:	080087a0 	.word	0x080087a0
 80014cc:	080087b0 	.word	0x080087b0

080014d0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b096      	sub	sp, #88	; 0x58
 80014d4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014d6:	f107 0314 	add.w	r3, r7, #20
 80014da:	2244      	movs	r2, #68	; 0x44
 80014dc:	2100      	movs	r1, #0
 80014de:	4618      	mov	r0, r3
 80014e0:	f004 fc08 	bl	8005cf4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014e4:	463b      	mov	r3, r7
 80014e6:	2200      	movs	r2, #0
 80014e8:	601a      	str	r2, [r3, #0]
 80014ea:	605a      	str	r2, [r3, #4]
 80014ec:	609a      	str	r2, [r3, #8]
 80014ee:	60da      	str	r2, [r3, #12]
 80014f0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 80014f2:	2000      	movs	r0, #0
 80014f4:	f001 f9ca 	bl	800288c <HAL_PWREx_ControlVoltageScaling>
 80014f8:	4603      	mov	r3, r0
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d001      	beq.n	8001502 <SystemClock_Config+0x32>
  {
    Error_Handler();
 80014fe:	f000 fb51 	bl	8001ba4 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8001502:	2310      	movs	r3, #16
 8001504:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001506:	2301      	movs	r3, #1
 8001508:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800150a:	2300      	movs	r3, #0
 800150c:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800150e:	2360      	movs	r3, #96	; 0x60
 8001510:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001512:	2302      	movs	r3, #2
 8001514:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001516:	2301      	movs	r3, #1
 8001518:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800151a:	2301      	movs	r3, #1
 800151c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 60;
 800151e:	233c      	movs	r3, #60	; 0x3c
 8001520:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001522:	2302      	movs	r3, #2
 8001524:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001526:	2302      	movs	r3, #2
 8001528:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800152a:	2302      	movs	r3, #2
 800152c:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800152e:	f107 0314 	add.w	r3, r7, #20
 8001532:	4618      	mov	r0, r3
 8001534:	f001 fa5e 	bl	80029f4 <HAL_RCC_OscConfig>
 8001538:	4603      	mov	r3, r0
 800153a:	2b00      	cmp	r3, #0
 800153c:	d001      	beq.n	8001542 <SystemClock_Config+0x72>
  {
    Error_Handler();
 800153e:	f000 fb31 	bl	8001ba4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001542:	230f      	movs	r3, #15
 8001544:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001546:	2303      	movs	r3, #3
 8001548:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800154a:	2300      	movs	r3, #0
 800154c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800154e:	2300      	movs	r3, #0
 8001550:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001552:	2300      	movs	r3, #0
 8001554:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001556:	463b      	mov	r3, r7
 8001558:	2105      	movs	r1, #5
 800155a:	4618      	mov	r0, r3
 800155c:	f001 fe70 	bl	8003240 <HAL_RCC_ClockConfig>
 8001560:	4603      	mov	r3, r0
 8001562:	2b00      	cmp	r3, #0
 8001564:	d001      	beq.n	800156a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001566:	f000 fb1d 	bl	8001ba4 <Error_Handler>
  }
}
 800156a:	bf00      	nop
 800156c:	3758      	adds	r7, #88	; 0x58
 800156e:	46bd      	mov	sp, r7
 8001570:	bd80      	pop	{r7, pc}
	...

08001574 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8001578:	4b22      	ldr	r3, [pc, #136]	; (8001604 <MX_LPUART1_UART_Init+0x90>)
 800157a:	4a23      	ldr	r2, [pc, #140]	; (8001608 <MX_LPUART1_UART_Init+0x94>)
 800157c:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 800157e:	4b21      	ldr	r3, [pc, #132]	; (8001604 <MX_LPUART1_UART_Init+0x90>)
 8001580:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001584:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001586:	4b1f      	ldr	r3, [pc, #124]	; (8001604 <MX_LPUART1_UART_Init+0x90>)
 8001588:	2200      	movs	r2, #0
 800158a:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 800158c:	4b1d      	ldr	r3, [pc, #116]	; (8001604 <MX_LPUART1_UART_Init+0x90>)
 800158e:	2200      	movs	r2, #0
 8001590:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8001592:	4b1c      	ldr	r3, [pc, #112]	; (8001604 <MX_LPUART1_UART_Init+0x90>)
 8001594:	2200      	movs	r2, #0
 8001596:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8001598:	4b1a      	ldr	r3, [pc, #104]	; (8001604 <MX_LPUART1_UART_Init+0x90>)
 800159a:	220c      	movs	r2, #12
 800159c:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800159e:	4b19      	ldr	r3, [pc, #100]	; (8001604 <MX_LPUART1_UART_Init+0x90>)
 80015a0:	2200      	movs	r2, #0
 80015a2:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80015a4:	4b17      	ldr	r3, [pc, #92]	; (8001604 <MX_LPUART1_UART_Init+0x90>)
 80015a6:	2200      	movs	r2, #0
 80015a8:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80015aa:	4b16      	ldr	r3, [pc, #88]	; (8001604 <MX_LPUART1_UART_Init+0x90>)
 80015ac:	2200      	movs	r2, #0
 80015ae:	625a      	str	r2, [r3, #36]	; 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80015b0:	4b14      	ldr	r3, [pc, #80]	; (8001604 <MX_LPUART1_UART_Init+0x90>)
 80015b2:	2200      	movs	r2, #0
 80015b4:	629a      	str	r2, [r3, #40]	; 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 80015b6:	4b13      	ldr	r3, [pc, #76]	; (8001604 <MX_LPUART1_UART_Init+0x90>)
 80015b8:	2200      	movs	r2, #0
 80015ba:	665a      	str	r2, [r3, #100]	; 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80015bc:	4811      	ldr	r0, [pc, #68]	; (8001604 <MX_LPUART1_UART_Init+0x90>)
 80015be:	f003 fcc5 	bl	8004f4c <HAL_UART_Init>
 80015c2:	4603      	mov	r3, r0
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d001      	beq.n	80015cc <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 80015c8:	f000 faec 	bl	8001ba4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80015cc:	2100      	movs	r1, #0
 80015ce:	480d      	ldr	r0, [pc, #52]	; (8001604 <MX_LPUART1_UART_Init+0x90>)
 80015d0:	f004 fa8e 	bl	8005af0 <HAL_UARTEx_SetTxFifoThreshold>
 80015d4:	4603      	mov	r3, r0
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d001      	beq.n	80015de <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 80015da:	f000 fae3 	bl	8001ba4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80015de:	2100      	movs	r1, #0
 80015e0:	4808      	ldr	r0, [pc, #32]	; (8001604 <MX_LPUART1_UART_Init+0x90>)
 80015e2:	f004 fac3 	bl	8005b6c <HAL_UARTEx_SetRxFifoThreshold>
 80015e6:	4603      	mov	r3, r0
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d001      	beq.n	80015f0 <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 80015ec:	f000 fada 	bl	8001ba4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 80015f0:	4804      	ldr	r0, [pc, #16]	; (8001604 <MX_LPUART1_UART_Init+0x90>)
 80015f2:	f004 fa44 	bl	8005a7e <HAL_UARTEx_DisableFifoMode>
 80015f6:	4603      	mov	r3, r0
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d001      	beq.n	8001600 <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 80015fc:	f000 fad2 	bl	8001ba4 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8001600:	bf00      	nop
 8001602:	bd80      	pop	{r7, pc}
 8001604:	2000028c 	.word	0x2000028c
 8001608:	40008000 	.word	0x40008000

0800160c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001610:	4b1b      	ldr	r3, [pc, #108]	; (8001680 <MX_SPI1_Init+0x74>)
 8001612:	4a1c      	ldr	r2, [pc, #112]	; (8001684 <MX_SPI1_Init+0x78>)
 8001614:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001616:	4b1a      	ldr	r3, [pc, #104]	; (8001680 <MX_SPI1_Init+0x74>)
 8001618:	f44f 7282 	mov.w	r2, #260	; 0x104
 800161c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800161e:	4b18      	ldr	r3, [pc, #96]	; (8001680 <MX_SPI1_Init+0x74>)
 8001620:	2200      	movs	r2, #0
 8001622:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001624:	4b16      	ldr	r3, [pc, #88]	; (8001680 <MX_SPI1_Init+0x74>)
 8001626:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800162a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800162c:	4b14      	ldr	r3, [pc, #80]	; (8001680 <MX_SPI1_Init+0x74>)
 800162e:	2200      	movs	r2, #0
 8001630:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001632:	4b13      	ldr	r3, [pc, #76]	; (8001680 <MX_SPI1_Init+0x74>)
 8001634:	2200      	movs	r2, #0
 8001636:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001638:	4b11      	ldr	r3, [pc, #68]	; (8001680 <MX_SPI1_Init+0x74>)
 800163a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800163e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8001640:	4b0f      	ldr	r3, [pc, #60]	; (8001680 <MX_SPI1_Init+0x74>)
 8001642:	2208      	movs	r2, #8
 8001644:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001646:	4b0e      	ldr	r3, [pc, #56]	; (8001680 <MX_SPI1_Init+0x74>)
 8001648:	2200      	movs	r2, #0
 800164a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800164c:	4b0c      	ldr	r3, [pc, #48]	; (8001680 <MX_SPI1_Init+0x74>)
 800164e:	2200      	movs	r2, #0
 8001650:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001652:	4b0b      	ldr	r3, [pc, #44]	; (8001680 <MX_SPI1_Init+0x74>)
 8001654:	2200      	movs	r2, #0
 8001656:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001658:	4b09      	ldr	r3, [pc, #36]	; (8001680 <MX_SPI1_Init+0x74>)
 800165a:	2207      	movs	r2, #7
 800165c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800165e:	4b08      	ldr	r3, [pc, #32]	; (8001680 <MX_SPI1_Init+0x74>)
 8001660:	2200      	movs	r2, #0
 8001662:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001664:	4b06      	ldr	r3, [pc, #24]	; (8001680 <MX_SPI1_Init+0x74>)
 8001666:	2208      	movs	r2, #8
 8001668:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800166a:	4805      	ldr	r0, [pc, #20]	; (8001680 <MX_SPI1_Init+0x74>)
 800166c:	f002 fdb2 	bl	80041d4 <HAL_SPI_Init>
 8001670:	4603      	mov	r3, r0
 8001672:	2b00      	cmp	r3, #0
 8001674:	d001      	beq.n	800167a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001676:	f000 fa95 	bl	8001ba4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800167a:	bf00      	nop
 800167c:	bd80      	pop	{r7, pc}
 800167e:	bf00      	nop
 8001680:	2000031c 	.word	0x2000031c
 8001684:	40013000 	.word	0x40013000

08001688 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b088      	sub	sp, #32
 800168c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800168e:	f107 0310 	add.w	r3, r7, #16
 8001692:	2200      	movs	r2, #0
 8001694:	601a      	str	r2, [r3, #0]
 8001696:	605a      	str	r2, [r3, #4]
 8001698:	609a      	str	r2, [r3, #8]
 800169a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800169c:	1d3b      	adds	r3, r7, #4
 800169e:	2200      	movs	r2, #0
 80016a0:	601a      	str	r2, [r3, #0]
 80016a2:	605a      	str	r2, [r3, #4]
 80016a4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80016a6:	4b1d      	ldr	r3, [pc, #116]	; (800171c <MX_TIM4_Init+0x94>)
 80016a8:	4a1d      	ldr	r2, [pc, #116]	; (8001720 <MX_TIM4_Init+0x98>)
 80016aa:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 19;
 80016ac:	4b1b      	ldr	r3, [pc, #108]	; (800171c <MX_TIM4_Init+0x94>)
 80016ae:	2213      	movs	r2, #19
 80016b0:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016b2:	4b1a      	ldr	r3, [pc, #104]	; (800171c <MX_TIM4_Init+0x94>)
 80016b4:	2200      	movs	r2, #0
 80016b6:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 0xffff-1;
 80016b8:	4b18      	ldr	r3, [pc, #96]	; (800171c <MX_TIM4_Init+0x94>)
 80016ba:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80016be:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016c0:	4b16      	ldr	r3, [pc, #88]	; (800171c <MX_TIM4_Init+0x94>)
 80016c2:	2200      	movs	r2, #0
 80016c4:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016c6:	4b15      	ldr	r3, [pc, #84]	; (800171c <MX_TIM4_Init+0x94>)
 80016c8:	2200      	movs	r2, #0
 80016ca:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80016cc:	4813      	ldr	r0, [pc, #76]	; (800171c <MX_TIM4_Init+0x94>)
 80016ce:	f003 f8f7 	bl	80048c0 <HAL_TIM_Base_Init>
 80016d2:	4603      	mov	r3, r0
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d001      	beq.n	80016dc <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 80016d8:	f000 fa64 	bl	8001ba4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80016dc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80016e0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80016e2:	f107 0310 	add.w	r3, r7, #16
 80016e6:	4619      	mov	r1, r3
 80016e8:	480c      	ldr	r0, [pc, #48]	; (800171c <MX_TIM4_Init+0x94>)
 80016ea:	f003 f9a9 	bl	8004a40 <HAL_TIM_ConfigClockSource>
 80016ee:	4603      	mov	r3, r0
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d001      	beq.n	80016f8 <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 80016f4:	f000 fa56 	bl	8001ba4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016f8:	2300      	movs	r3, #0
 80016fa:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016fc:	2300      	movs	r3, #0
 80016fe:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001700:	1d3b      	adds	r3, r7, #4
 8001702:	4619      	mov	r1, r3
 8001704:	4805      	ldr	r0, [pc, #20]	; (800171c <MX_TIM4_Init+0x94>)
 8001706:	f003 fb99 	bl	8004e3c <HAL_TIMEx_MasterConfigSynchronization>
 800170a:	4603      	mov	r3, r0
 800170c:	2b00      	cmp	r3, #0
 800170e:	d001      	beq.n	8001714 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8001710:	f000 fa48 	bl	8001ba4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001714:	bf00      	nop
 8001716:	3720      	adds	r7, #32
 8001718:	46bd      	mov	sp, r7
 800171a:	bd80      	pop	{r7, pc}
 800171c:	20000380 	.word	0x20000380
 8001720:	40000800 	.word	0x40000800

08001724 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	b08e      	sub	sp, #56	; 0x38
 8001728:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800172a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800172e:	2200      	movs	r2, #0
 8001730:	601a      	str	r2, [r3, #0]
 8001732:	605a      	str	r2, [r3, #4]
 8001734:	609a      	str	r2, [r3, #8]
 8001736:	60da      	str	r2, [r3, #12]
 8001738:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800173a:	4bb4      	ldr	r3, [pc, #720]	; (8001a0c <MX_GPIO_Init+0x2e8>)
 800173c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800173e:	4ab3      	ldr	r2, [pc, #716]	; (8001a0c <MX_GPIO_Init+0x2e8>)
 8001740:	f043 0310 	orr.w	r3, r3, #16
 8001744:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001746:	4bb1      	ldr	r3, [pc, #708]	; (8001a0c <MX_GPIO_Init+0x2e8>)
 8001748:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800174a:	f003 0310 	and.w	r3, r3, #16
 800174e:	623b      	str	r3, [r7, #32]
 8001750:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001752:	4bae      	ldr	r3, [pc, #696]	; (8001a0c <MX_GPIO_Init+0x2e8>)
 8001754:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001756:	4aad      	ldr	r2, [pc, #692]	; (8001a0c <MX_GPIO_Init+0x2e8>)
 8001758:	f043 0304 	orr.w	r3, r3, #4
 800175c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800175e:	4bab      	ldr	r3, [pc, #684]	; (8001a0c <MX_GPIO_Init+0x2e8>)
 8001760:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001762:	f003 0304 	and.w	r3, r3, #4
 8001766:	61fb      	str	r3, [r7, #28]
 8001768:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800176a:	4ba8      	ldr	r3, [pc, #672]	; (8001a0c <MX_GPIO_Init+0x2e8>)
 800176c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800176e:	4aa7      	ldr	r2, [pc, #668]	; (8001a0c <MX_GPIO_Init+0x2e8>)
 8001770:	f043 0320 	orr.w	r3, r3, #32
 8001774:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001776:	4ba5      	ldr	r3, [pc, #660]	; (8001a0c <MX_GPIO_Init+0x2e8>)
 8001778:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800177a:	f003 0320 	and.w	r3, r3, #32
 800177e:	61bb      	str	r3, [r7, #24]
 8001780:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001782:	4ba2      	ldr	r3, [pc, #648]	; (8001a0c <MX_GPIO_Init+0x2e8>)
 8001784:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001786:	4aa1      	ldr	r2, [pc, #644]	; (8001a0c <MX_GPIO_Init+0x2e8>)
 8001788:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800178c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800178e:	4b9f      	ldr	r3, [pc, #636]	; (8001a0c <MX_GPIO_Init+0x2e8>)
 8001790:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001792:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001796:	617b      	str	r3, [r7, #20]
 8001798:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800179a:	4b9c      	ldr	r3, [pc, #624]	; (8001a0c <MX_GPIO_Init+0x2e8>)
 800179c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800179e:	4a9b      	ldr	r2, [pc, #620]	; (8001a0c <MX_GPIO_Init+0x2e8>)
 80017a0:	f043 0301 	orr.w	r3, r3, #1
 80017a4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80017a6:	4b99      	ldr	r3, [pc, #612]	; (8001a0c <MX_GPIO_Init+0x2e8>)
 80017a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017aa:	f003 0301 	and.w	r3, r3, #1
 80017ae:	613b      	str	r3, [r7, #16]
 80017b0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80017b2:	4b96      	ldr	r3, [pc, #600]	; (8001a0c <MX_GPIO_Init+0x2e8>)
 80017b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017b6:	4a95      	ldr	r2, [pc, #596]	; (8001a0c <MX_GPIO_Init+0x2e8>)
 80017b8:	f043 0302 	orr.w	r3, r3, #2
 80017bc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80017be:	4b93      	ldr	r3, [pc, #588]	; (8001a0c <MX_GPIO_Init+0x2e8>)
 80017c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017c2:	f003 0302 	and.w	r3, r3, #2
 80017c6:	60fb      	str	r3, [r7, #12]
 80017c8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80017ca:	4b90      	ldr	r3, [pc, #576]	; (8001a0c <MX_GPIO_Init+0x2e8>)
 80017cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017ce:	4a8f      	ldr	r2, [pc, #572]	; (8001a0c <MX_GPIO_Init+0x2e8>)
 80017d0:	f043 0308 	orr.w	r3, r3, #8
 80017d4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80017d6:	4b8d      	ldr	r3, [pc, #564]	; (8001a0c <MX_GPIO_Init+0x2e8>)
 80017d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017da:	f003 0308 	and.w	r3, r3, #8
 80017de:	60bb      	str	r3, [r7, #8]
 80017e0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80017e2:	4b8a      	ldr	r3, [pc, #552]	; (8001a0c <MX_GPIO_Init+0x2e8>)
 80017e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017e6:	4a89      	ldr	r2, [pc, #548]	; (8001a0c <MX_GPIO_Init+0x2e8>)
 80017e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80017ec:	64d3      	str	r3, [r2, #76]	; 0x4c
 80017ee:	4b87      	ldr	r3, [pc, #540]	; (8001a0c <MX_GPIO_Init+0x2e8>)
 80017f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80017f6:	607b      	str	r3, [r7, #4]
 80017f8:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 80017fa:	f001 f8eb 	bl	80029d4 <HAL_PWREx_EnableVddIO2>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 80017fe:	2200      	movs	r2, #0
 8001800:	2102      	movs	r1, #2
 8001802:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001806:	f001 f809 	bl	800281c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_12|GPIO_PIN_13, GPIO_PIN_RESET);
 800180a:	2200      	movs	r2, #0
 800180c:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8001810:	487f      	ldr	r0, [pc, #508]	; (8001a10 <MX_GPIO_Init+0x2ec>)
 8001812:	f001 f803 	bl	800281c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_11, GPIO_PIN_RESET);
 8001816:	2200      	movs	r2, #0
 8001818:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800181c:	487d      	ldr	r0, [pc, #500]	; (8001a14 <MX_GPIO_Init+0x2f0>)
 800181e:	f000 fffd 	bl	800281c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 8001822:	2200      	movs	r2, #0
 8001824:	2140      	movs	r1, #64	; 0x40
 8001826:	487c      	ldr	r0, [pc, #496]	; (8001a18 <MX_GPIO_Init+0x2f4>)
 8001828:	f000 fff8 	bl	800281c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800182c:	230c      	movs	r3, #12
 800182e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001830:	2302      	movs	r3, #2
 8001832:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001834:	2300      	movs	r3, #0
 8001836:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001838:	2300      	movs	r3, #0
 800183a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 800183c:	230d      	movs	r3, #13
 800183e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001840:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001844:	4619      	mov	r1, r3
 8001846:	4873      	ldr	r0, [pc, #460]	; (8001a14 <MX_GPIO_Init+0x2f0>)
 8001848:	f000 fe56 	bl	80024f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF0 PF1 PF2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 800184c:	2307      	movs	r3, #7
 800184e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001850:	2312      	movs	r3, #18
 8001852:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001854:	2300      	movs	r3, #0
 8001856:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001858:	2303      	movs	r3, #3
 800185a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800185c:	2304      	movs	r3, #4
 800185e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001860:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001864:	4619      	mov	r1, r3
 8001866:	486a      	ldr	r0, [pc, #424]	; (8001a10 <MX_GPIO_Init+0x2ec>)
 8001868:	f000 fe46 	bl	80024f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PF7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 800186c:	2380      	movs	r3, #128	; 0x80
 800186e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001870:	2302      	movs	r3, #2
 8001872:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001874:	2300      	movs	r3, #0
 8001876:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001878:	2300      	movs	r3, #0
 800187a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 800187c:	230d      	movs	r3, #13
 800187e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001880:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001884:	4619      	mov	r1, r3
 8001886:	4862      	ldr	r0, [pc, #392]	; (8001a10 <MX_GPIO_Init+0x2ec>)
 8001888:	f000 fe36 	bl	80024f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3
                           PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 800188c:	233f      	movs	r3, #63	; 0x3f
 800188e:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_4|GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001890:	230b      	movs	r3, #11
 8001892:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001894:	2300      	movs	r3, #0
 8001896:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001898:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800189c:	4619      	mov	r1, r3
 800189e:	485e      	ldr	r0, [pc, #376]	; (8001a18 <MX_GPIO_Init+0x2f4>)
 80018a0:	f000 fe2a 	bl	80024f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80018a4:	2301      	movs	r3, #1
 80018a6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018a8:	2302      	movs	r3, #2
 80018aa:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ac:	2300      	movs	r3, #0
 80018ae:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018b0:	2300      	movs	r3, #0
 80018b2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80018b4:	2301      	movs	r3, #1
 80018b6:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018b8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80018bc:	4619      	mov	r1, r3
 80018be:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018c2:	f000 fe19 	bl	80024f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 80018c6:	2302      	movs	r3, #2
 80018c8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018ca:	2301      	movs	r3, #1
 80018cc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ce:	2300      	movs	r3, #0
 80018d0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018d2:	2300      	movs	r3, #0
 80018d4:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018d6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80018da:	4619      	mov	r1, r3
 80018dc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018e0:	f000 fe0a 	bl	80024f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 80018e4:	2308      	movs	r3, #8
 80018e6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80018e8:	230b      	movs	r3, #11
 80018ea:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ec:	2300      	movs	r3, #0
 80018ee:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018f0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80018f4:	4619      	mov	r1, r3
 80018f6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018fa:	f000 fdfd 	bl	80024f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80018fe:	2301      	movs	r3, #1
 8001900:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001902:	2302      	movs	r3, #2
 8001904:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001906:	2300      	movs	r3, #0
 8001908:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800190a:	2300      	movs	r3, #0
 800190c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800190e:	2302      	movs	r3, #2
 8001910:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001912:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001916:	4619      	mov	r1, r3
 8001918:	4840      	ldr	r0, [pc, #256]	; (8001a1c <MX_GPIO_Init+0x2f8>)
 800191a:	f000 fded 	bl	80024f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 800191e:	2302      	movs	r3, #2
 8001920:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001922:	230b      	movs	r3, #11
 8001924:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001926:	2300      	movs	r3, #0
 8001928:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800192a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800192e:	4619      	mov	r1, r3
 8001930:	483a      	ldr	r0, [pc, #232]	; (8001a1c <MX_GPIO_Init+0x2f8>)
 8001932:	f000 fde1 	bl	80024f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_6;
 8001936:	2344      	movs	r3, #68	; 0x44
 8001938:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800193a:	2303      	movs	r3, #3
 800193c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800193e:	2300      	movs	r3, #0
 8001940:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001942:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001946:	4619      	mov	r1, r3
 8001948:	4834      	ldr	r0, [pc, #208]	; (8001a1c <MX_GPIO_Init+0x2f8>)
 800194a:	f000 fdd5 	bl	80024f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF12 PF13 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 800194e:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8001952:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001954:	2301      	movs	r3, #1
 8001956:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001958:	2300      	movs	r3, #0
 800195a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800195c:	2300      	movs	r3, #0
 800195e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001960:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001964:	4619      	mov	r1, r3
 8001966:	482a      	ldr	r0, [pc, #168]	; (8001a10 <MX_GPIO_Init+0x2ec>)
 8001968:	f000 fdc6 	bl	80024f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE7 PE8 PE9 PE10
                           PE12 PE13 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 800196c:	f44f 535e 	mov.w	r3, #14208	; 0x3780
 8001970:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_12|GPIO_PIN_13;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001972:	2302      	movs	r3, #2
 8001974:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001976:	2300      	movs	r3, #0
 8001978:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800197a:	2300      	movs	r3, #0
 800197c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800197e:	2301      	movs	r3, #1
 8001980:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001982:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001986:	4619      	mov	r1, r3
 8001988:	4822      	ldr	r0, [pc, #136]	; (8001a14 <MX_GPIO_Init+0x2f0>)
 800198a:	f000 fdb5 	bl	80024f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 800198e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001992:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001994:	2301      	movs	r3, #1
 8001996:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001998:	2300      	movs	r3, #0
 800199a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800199c:	2300      	movs	r3, #0
 800199e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80019a0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80019a4:	4619      	mov	r1, r3
 80019a6:	481b      	ldr	r0, [pc, #108]	; (8001a14 <MX_GPIO_Init+0x2f0>)
 80019a8:	f000 fda6 	bl	80024f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE14 PE15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 80019ac:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 80019b0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019b2:	2302      	movs	r3, #2
 80019b4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019b6:	2300      	movs	r3, #0
 80019b8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019ba:	2300      	movs	r3, #0
 80019bc:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF3_TIM1_COMP1;
 80019be:	2303      	movs	r3, #3
 80019c0:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80019c2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80019c6:	4619      	mov	r1, r3
 80019c8:	4812      	ldr	r0, [pc, #72]	; (8001a14 <MX_GPIO_Init+0x2f0>)
 80019ca:	f000 fd95 	bl	80024f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 80019ce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80019d2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019d4:	2302      	movs	r3, #2
 80019d6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019d8:	2300      	movs	r3, #0
 80019da:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019dc:	2300      	movs	r3, #0
 80019de:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80019e0:	2301      	movs	r3, #1
 80019e2:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019e4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80019e8:	4619      	mov	r1, r3
 80019ea:	480c      	ldr	r0, [pc, #48]	; (8001a1c <MX_GPIO_Init+0x2f8>)
 80019ec:	f000 fd84 	bl	80024f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 80019f0:	f44f 4330 	mov.w	r3, #45056	; 0xb000
 80019f4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019f6:	2302      	movs	r3, #2
 80019f8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019fa:	2300      	movs	r3, #0
 80019fc:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019fe:	2300      	movs	r3, #0
 8001a00:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 8001a02:	230d      	movs	r3, #13
 8001a04:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a06:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a0a:	e009      	b.n	8001a20 <MX_GPIO_Init+0x2fc>
 8001a0c:	40021000 	.word	0x40021000
 8001a10:	48001400 	.word	0x48001400
 8001a14:	48001000 	.word	0x48001000
 8001a18:	48000800 	.word	0x48000800
 8001a1c:	48000400 	.word	0x48000400
 8001a20:	4619      	mov	r1, r3
 8001a22:	4854      	ldr	r0, [pc, #336]	; (8001b74 <MX_GPIO_Init+0x450>)
 8001a24:	f000 fd68 	bl	80024f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001a28:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001a2c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a2e:	2302      	movs	r3, #2
 8001a30:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a32:	2300      	movs	r3, #0
 8001a34:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a36:	2303      	movs	r3, #3
 8001a38:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001a3a:	2307      	movs	r3, #7
 8001a3c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001a3e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a42:	4619      	mov	r1, r3
 8001a44:	484c      	ldr	r0, [pc, #304]	; (8001b78 <MX_GPIO_Init+0x454>)
 8001a46:	f000 fd57 	bl	80024f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001a4a:	2340      	movs	r3, #64	; 0x40
 8001a4c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001a4e:	2311      	movs	r3, #17
 8001a50:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001a52:	2301      	movs	r3, #1
 8001a54:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8001a56:	2301      	movs	r3, #1
 8001a58:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a5a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a5e:	4619      	mov	r1, r3
 8001a60:	4846      	ldr	r0, [pc, #280]	; (8001b7c <MX_GPIO_Init+0x458>)
 8001a62:	f000 fd49 	bl	80024f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC8 PC9 PC10 PC11
                           PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8001a66:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8001a6a:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a6c:	2302      	movs	r3, #2
 8001a6e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a70:	2300      	movs	r3, #0
 8001a72:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a74:	2303      	movs	r3, #3
 8001a76:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8001a78:	230c      	movs	r3, #12
 8001a7a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a7c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a80:	4619      	mov	r1, r3
 8001a82:	483e      	ldr	r0, [pc, #248]	; (8001b7c <MX_GPIO_Init+0x458>)
 8001a84:	f000 fd38 	bl	80024f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10;
 8001a88:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 8001a8c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a8e:	2302      	movs	r3, #2
 8001a90:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a92:	2300      	movs	r3, #0
 8001a94:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a96:	2303      	movs	r3, #3
 8001a98:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001a9a:	230a      	movs	r3, #10
 8001a9c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a9e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001aa2:	4619      	mov	r1, r3
 8001aa4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001aa8:	f000 fd26 	bl	80024f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001aac:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001ab0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001aba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001abe:	4619      	mov	r1, r3
 8001ac0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ac4:	f000 fd18 	bl	80024f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001ac8:	2301      	movs	r3, #1
 8001aca:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001acc:	2302      	movs	r3, #2
 8001ace:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ad4:	2303      	movs	r3, #3
 8001ad6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001ad8:	2309      	movs	r3, #9
 8001ada:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001adc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ae0:	4619      	mov	r1, r3
 8001ae2:	4825      	ldr	r0, [pc, #148]	; (8001b78 <MX_GPIO_Init+0x454>)
 8001ae4:	f000 fd08 	bl	80024f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001ae8:	2304      	movs	r3, #4
 8001aea:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001aec:	2302      	movs	r3, #2
 8001aee:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001af0:	2300      	movs	r3, #0
 8001af2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001af4:	2303      	movs	r3, #3
 8001af6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8001af8:	230c      	movs	r3, #12
 8001afa:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001afc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b00:	4619      	mov	r1, r3
 8001b02:	481d      	ldr	r0, [pc, #116]	; (8001b78 <MX_GPIO_Init+0x454>)
 8001b04:	f000 fcf8 	bl	80024f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD3 PD4 PD5 PD6 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8001b08:	2378      	movs	r3, #120	; 0x78
 8001b0a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b0c:	2302      	movs	r3, #2
 8001b0e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b10:	2300      	movs	r3, #0
 8001b12:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b14:	2303      	movs	r3, #3
 8001b16:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001b18:	2307      	movs	r3, #7
 8001b1a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001b1c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b20:	4619      	mov	r1, r3
 8001b22:	4815      	ldr	r0, [pc, #84]	; (8001b78 <MX_GPIO_Init+0x454>)
 8001b24:	f000 fce8 	bl	80024f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8001b28:	2338      	movs	r3, #56	; 0x38
 8001b2a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b2c:	2302      	movs	r3, #2
 8001b2e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b30:	2300      	movs	r3, #0
 8001b32:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b34:	2303      	movs	r3, #3
 8001b36:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001b38:	2306      	movs	r3, #6
 8001b3a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b3c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b40:	4619      	mov	r1, r3
 8001b42:	480c      	ldr	r0, [pc, #48]	; (8001b74 <MX_GPIO_Init+0x450>)
 8001b44:	f000 fcd8 	bl	80024f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001b48:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001b4c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001b4e:	2312      	movs	r3, #18
 8001b50:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b52:	2300      	movs	r3, #0
 8001b54:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b56:	2303      	movs	r3, #3
 8001b58:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001b5a:	2304      	movs	r3, #4
 8001b5c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b5e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b62:	4619      	mov	r1, r3
 8001b64:	4803      	ldr	r0, [pc, #12]	; (8001b74 <MX_GPIO_Init+0x450>)
 8001b66:	f000 fcc7 	bl	80024f8 <HAL_GPIO_Init>

}
 8001b6a:	bf00      	nop
 8001b6c:	3738      	adds	r7, #56	; 0x38
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	bd80      	pop	{r7, pc}
 8001b72:	bf00      	nop
 8001b74:	48000400 	.word	0x48000400
 8001b78:	48000c00 	.word	0x48000c00
 8001b7c:	48000800 	.word	0x48000800

08001b80 <__io_putchar>:
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
  #define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /* __GNUC__ */
PUTCHAR_PROTOTYPE
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b082      	sub	sp, #8
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&hlpuart1, (uint8_t *)&ch, 1, 0xFFFF);
 8001b88:	1d39      	adds	r1, r7, #4
 8001b8a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001b8e:	2201      	movs	r2, #1
 8001b90:	4803      	ldr	r0, [pc, #12]	; (8001ba0 <__io_putchar+0x20>)
 8001b92:	f003 fa2b 	bl	8004fec <HAL_UART_Transmit>
  return ch;
 8001b96:	687b      	ldr	r3, [r7, #4]
}
 8001b98:	4618      	mov	r0, r3
 8001b9a:	3708      	adds	r7, #8
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	bd80      	pop	{r7, pc}
 8001ba0:	2000028c 	.word	0x2000028c

08001ba4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ba8:	b672      	cpsid	i
}
 8001baa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001bac:	e7fe      	b.n	8001bac <Error_Handler+0x8>
	...

08001bb0 <delay_us>:
static TIM_HandleTypeDef* countTim;


//??
void delay_us (uint16_t us)//blocking delay
{
 8001bb0:	b480      	push	{r7}
 8001bb2:	b083      	sub	sp, #12
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	4603      	mov	r3, r0
 8001bb8:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(countTim,0);  // set the counter value a 0
 8001bba:	4b0a      	ldr	r3, [pc, #40]	; (8001be4 <delay_us+0x34>)
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER(countTim) < us);  // wait for the counter to reach the us input in the parameter
 8001bc4:	bf00      	nop
 8001bc6:	4b07      	ldr	r3, [pc, #28]	; (8001be4 <delay_us+0x34>)
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001bce:	88fb      	ldrh	r3, [r7, #6]
 8001bd0:	429a      	cmp	r2, r3
 8001bd2:	d3f8      	bcc.n	8001bc6 <delay_us+0x16>
}
 8001bd4:	bf00      	nop
 8001bd6:	bf00      	nop
 8001bd8:	370c      	adds	r7, #12
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be0:	4770      	bx	lr
 8001be2:	bf00      	nop
 8001be4:	200003cc 	.word	0x200003cc

08001be8 <writeOne>:

void writeOne() {
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b082      	sub	sp, #8
 8001bec:	af00      	add	r7, sp, #0
	uint32_t* writeAdd = (uint32_t*)(GPIOC_ADDR + ODR_OFFSET);
 8001bee:	4b0c      	ldr	r3, [pc, #48]	; (8001c20 <writeOne+0x38>)
 8001bf0:	607b      	str	r3, [r7, #4]
	*writeAdd &= ~(1 << 6);
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	601a      	str	r2, [r3, #0]
	delay_us(5);
 8001bfe:	2005      	movs	r0, #5
 8001c00:	f7ff ffd6 	bl	8001bb0 <delay_us>
	*writeAdd |= (1 << 6);
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	601a      	str	r2, [r3, #0]
	delay_us(15);
 8001c10:	200f      	movs	r0, #15
 8001c12:	f7ff ffcd 	bl	8001bb0 <delay_us>
}
 8001c16:	bf00      	nop
 8001c18:	3708      	adds	r7, #8
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	bd80      	pop	{r7, pc}
 8001c1e:	bf00      	nop
 8001c20:	48000814 	.word	0x48000814

08001c24 <writeZero>:

void writeZero() {
 8001c24:	b580      	push	{r7, lr}
 8001c26:	b082      	sub	sp, #8
 8001c28:	af00      	add	r7, sp, #0
	uint32_t* writeAdd = (uint32_t*)(GPIOC_ADDR + ODR_OFFSET);
 8001c2a:	4b0c      	ldr	r3, [pc, #48]	; (8001c5c <writeZero+0x38>)
 8001c2c:	607b      	str	r3, [r7, #4]
	*writeAdd &= ~(1 << 6);
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	601a      	str	r2, [r3, #0]
	//HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, 0);
	delay_us(15); //3.125
 8001c3a:	200f      	movs	r0, #15
 8001c3c:	f7ff ffb8 	bl	8001bb0 <delay_us>
	*writeAdd |= (1 << 6);
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	601a      	str	r2, [r3, #0]
	//HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, 1);
	delay_us(5); //1.375
 8001c4c:	2005      	movs	r0, #5
 8001c4e:	f7ff ffaf 	bl	8001bb0 <delay_us>
}
 8001c52:	bf00      	nop
 8001c54:	3708      	adds	r7, #8
 8001c56:	46bd      	mov	sp, r7
 8001c58:	bd80      	pop	{r7, pc}
 8001c5a:	bf00      	nop
 8001c5c:	48000814 	.word	0x48000814

08001c60 <pollRead>:

//ret >> 31:            buttonval (?)
//(ret >> 8) & 0xff:    XVal (signed char)
//ret & 0xff:           YVal (signed char)
uint32_t pollRead() {
 8001c60:	b580      	push	{r7, lr}
 8001c62:	b084      	sub	sp, #16
 8001c64:	af00      	add	r7, sp, #0
	//poll
	volatile uint32_t* readAdd = (uint32_t*)(GPIOC_ADDR + IDR_OFFSET);
 8001c66:	4b30      	ldr	r3, [pc, #192]	; (8001d28 <pollRead+0xc8>)
 8001c68:	607b      	str	r3, [r7, #4]
	volatile uint32_t* writeAdd = (uint32_t*)(GPIOC_ADDR + ODR_OFFSET);
 8001c6a:	4b30      	ldr	r3, [pc, #192]	; (8001d2c <pollRead+0xcc>)
 8001c6c:	603b      	str	r3, [r7, #0]
	uint32_t buttonVals = 0;
 8001c6e:	2300      	movs	r3, #0
 8001c70:	60fb      	str	r3, [r7, #12]
	writeZero();
 8001c72:	f7ff ffd7 	bl	8001c24 <writeZero>
	writeZero();
 8001c76:	f7ff ffd5 	bl	8001c24 <writeZero>
	writeZero();
 8001c7a:	f7ff ffd3 	bl	8001c24 <writeZero>
	writeZero();
 8001c7e:	f7ff ffd1 	bl	8001c24 <writeZero>
	writeZero();
 8001c82:	f7ff ffcf 	bl	8001c24 <writeZero>
	writeZero();
 8001c86:	f7ff ffcd 	bl	8001c24 <writeZero>
	writeZero();
 8001c8a:	f7ff ffcb 	bl	8001c24 <writeZero>
	writeOne();
 8001c8e:	f7ff ffab 	bl	8001be8 <writeOne>
	*writeAdd &= ~(1 << 6);
 8001c92:	683b      	ldr	r3, [r7, #0]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8001c9a:	683b      	ldr	r3, [r7, #0]
 8001c9c:	601a      	str	r2, [r3, #0]
	delay_us(5);
 8001c9e:	2005      	movs	r0, #5
 8001ca0:	f7ff ff86 	bl	8001bb0 <delay_us>
	*writeAdd |= (1 << 6);
 8001ca4:	683b      	ldr	r3, [r7, #0]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8001cac:	683b      	ldr	r3, [r7, #0]
 8001cae:	601a      	str	r2, [r3, #0]
	delay_us(9);
 8001cb0:	2009      	movs	r0, #9
 8001cb2:	f7ff ff7d 	bl	8001bb0 <delay_us>

	//read
	for(int i = 0; i < 31; ++i) {
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	60bb      	str	r3, [r7, #8]
 8001cba:	e01f      	b.n	8001cfc <pollRead+0x9c>
	delay_us(5);//5
 8001cbc:	2005      	movs	r0, #5
 8001cbe:	f7ff ff77 	bl	8001bb0 <delay_us>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, 1);
 8001cc2:	2201      	movs	r2, #1
 8001cc4:	2102      	movs	r1, #2
 8001cc6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001cca:	f000 fda7 	bl	800281c <HAL_GPIO_WritePin>
	buttonVals |= (*readAdd >> 6) & 1; //0.5u
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	099b      	lsrs	r3, r3, #6
 8001cd4:	f003 0301 	and.w	r3, r3, #1
 8001cd8:	68fa      	ldr	r2, [r7, #12]
 8001cda:	4313      	orrs	r3, r2
 8001cdc:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, 0);
 8001cde:	2200      	movs	r2, #0
 8001ce0:	2102      	movs	r1, #2
 8001ce2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ce6:	f000 fd99 	bl	800281c <HAL_GPIO_WritePin>
	buttonVals = buttonVals << 1;
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	005b      	lsls	r3, r3, #1
 8001cee:	60fb      	str	r3, [r7, #12]
	delay_us(8);
 8001cf0:	2008      	movs	r0, #8
 8001cf2:	f7ff ff5d 	bl	8001bb0 <delay_us>
	for(int i = 0; i < 31; ++i) {
 8001cf6:	68bb      	ldr	r3, [r7, #8]
 8001cf8:	3301      	adds	r3, #1
 8001cfa:	60bb      	str	r3, [r7, #8]
 8001cfc:	68bb      	ldr	r3, [r7, #8]
 8001cfe:	2b1e      	cmp	r3, #30
 8001d00:	dddc      	ble.n	8001cbc <pollRead+0x5c>
//	}
//	 if (i==15) {
//		 delay_us(4);
//	 }
	}
	delay_us(5);
 8001d02:	2005      	movs	r0, #5
 8001d04:	f7ff ff54 	bl	8001bb0 <delay_us>
	buttonVals |= (*readAdd >> 6) & 1;
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	099b      	lsrs	r3, r3, #6
 8001d0e:	f003 0301 	and.w	r3, r3, #1
 8001d12:	68fa      	ldr	r2, [r7, #12]
 8001d14:	4313      	orrs	r3, r2
 8001d16:	60fb      	str	r3, [r7, #12]
	delay_us(15);
 8001d18:	200f      	movs	r0, #15
 8001d1a:	f7ff ff49 	bl	8001bb0 <delay_us>
	return buttonVals;
 8001d1e:	68fb      	ldr	r3, [r7, #12]
}
 8001d20:	4618      	mov	r0, r3
 8001d22:	3710      	adds	r7, #16
 8001d24:	46bd      	mov	sp, r7
 8001d26:	bd80      	pop	{r7, pc}
 8001d28:	48000810 	.word	0x48000810
 8001d2c:	48000814 	.word	0x48000814

08001d30 <N64_init>:

void N64_init(TIM_HandleTypeDef* countTimer){
 8001d30:	b580      	push	{r7, lr}
 8001d32:	b082      	sub	sp, #8
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	6078      	str	r0, [r7, #4]
	countTim = countTimer;
 8001d38:	4a05      	ldr	r2, [pc, #20]	; (8001d50 <N64_init+0x20>)
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	6013      	str	r3, [r2, #0]
	HAL_TIM_Base_Start(countTim);
 8001d3e:	4b04      	ldr	r3, [pc, #16]	; (8001d50 <N64_init+0x20>)
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	4618      	mov	r0, r3
 8001d44:	f002 fe14 	bl	8004970 <HAL_TIM_Base_Start>
	//TODO future: add pin/gpio of all pins involved
}
 8001d48:	bf00      	nop
 8001d4a:	3708      	adds	r7, #8
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	bd80      	pop	{r7, pc}
 8001d50:	200003cc 	.word	0x200003cc

08001d54 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d54:	b480      	push	{r7}
 8001d56:	b083      	sub	sp, #12
 8001d58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d5a:	4b0f      	ldr	r3, [pc, #60]	; (8001d98 <HAL_MspInit+0x44>)
 8001d5c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d5e:	4a0e      	ldr	r2, [pc, #56]	; (8001d98 <HAL_MspInit+0x44>)
 8001d60:	f043 0301 	orr.w	r3, r3, #1
 8001d64:	6613      	str	r3, [r2, #96]	; 0x60
 8001d66:	4b0c      	ldr	r3, [pc, #48]	; (8001d98 <HAL_MspInit+0x44>)
 8001d68:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d6a:	f003 0301 	and.w	r3, r3, #1
 8001d6e:	607b      	str	r3, [r7, #4]
 8001d70:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d72:	4b09      	ldr	r3, [pc, #36]	; (8001d98 <HAL_MspInit+0x44>)
 8001d74:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d76:	4a08      	ldr	r2, [pc, #32]	; (8001d98 <HAL_MspInit+0x44>)
 8001d78:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d7c:	6593      	str	r3, [r2, #88]	; 0x58
 8001d7e:	4b06      	ldr	r3, [pc, #24]	; (8001d98 <HAL_MspInit+0x44>)
 8001d80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d86:	603b      	str	r3, [r7, #0]
 8001d88:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d8a:	bf00      	nop
 8001d8c:	370c      	adds	r7, #12
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d94:	4770      	bx	lr
 8001d96:	bf00      	nop
 8001d98:	40021000 	.word	0x40021000

08001d9c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	b0ae      	sub	sp, #184	; 0xb8
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001da4:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001da8:	2200      	movs	r2, #0
 8001daa:	601a      	str	r2, [r3, #0]
 8001dac:	605a      	str	r2, [r3, #4]
 8001dae:	609a      	str	r2, [r3, #8]
 8001db0:	60da      	str	r2, [r3, #12]
 8001db2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001db4:	f107 0310 	add.w	r3, r7, #16
 8001db8:	2294      	movs	r2, #148	; 0x94
 8001dba:	2100      	movs	r1, #0
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	f003 ff99 	bl	8005cf4 <memset>
  if(huart->Instance==LPUART1)
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	4a22      	ldr	r2, [pc, #136]	; (8001e50 <HAL_UART_MspInit+0xb4>)
 8001dc8:	4293      	cmp	r3, r2
 8001dca:	d13d      	bne.n	8001e48 <HAL_UART_MspInit+0xac>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8001dcc:	2320      	movs	r3, #32
 8001dce:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8001dd0:	2300      	movs	r3, #0
 8001dd2:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001dd4:	f107 0310 	add.w	r3, r7, #16
 8001dd8:	4618      	mov	r0, r3
 8001dda:	f001 fce3 	bl	80037a4 <HAL_RCCEx_PeriphCLKConfig>
 8001dde:	4603      	mov	r3, r0
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d001      	beq.n	8001de8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001de4:	f7ff fede 	bl	8001ba4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8001de8:	4b1a      	ldr	r3, [pc, #104]	; (8001e54 <HAL_UART_MspInit+0xb8>)
 8001dea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001dec:	4a19      	ldr	r2, [pc, #100]	; (8001e54 <HAL_UART_MspInit+0xb8>)
 8001dee:	f043 0301 	orr.w	r3, r3, #1
 8001df2:	65d3      	str	r3, [r2, #92]	; 0x5c
 8001df4:	4b17      	ldr	r3, [pc, #92]	; (8001e54 <HAL_UART_MspInit+0xb8>)
 8001df6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001df8:	f003 0301 	and.w	r3, r3, #1
 8001dfc:	60fb      	str	r3, [r7, #12]
 8001dfe:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001e00:	4b14      	ldr	r3, [pc, #80]	; (8001e54 <HAL_UART_MspInit+0xb8>)
 8001e02:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e04:	4a13      	ldr	r2, [pc, #76]	; (8001e54 <HAL_UART_MspInit+0xb8>)
 8001e06:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001e0a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001e0c:	4b11      	ldr	r3, [pc, #68]	; (8001e54 <HAL_UART_MspInit+0xb8>)
 8001e0e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e10:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e14:	60bb      	str	r3, [r7, #8]
 8001e16:	68bb      	ldr	r3, [r7, #8]
    HAL_PWREx_EnableVddIO2();
 8001e18:	f000 fddc 	bl	80029d4 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8001e1c:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8001e20:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e24:	2302      	movs	r3, #2
 8001e26:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e30:	2303      	movs	r3, #3
 8001e32:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8001e36:	2308      	movs	r3, #8
 8001e38:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001e3c:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001e40:	4619      	mov	r1, r3
 8001e42:	4805      	ldr	r0, [pc, #20]	; (8001e58 <HAL_UART_MspInit+0xbc>)
 8001e44:	f000 fb58 	bl	80024f8 <HAL_GPIO_Init>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }

}
 8001e48:	bf00      	nop
 8001e4a:	37b8      	adds	r7, #184	; 0xb8
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	bd80      	pop	{r7, pc}
 8001e50:	40008000 	.word	0x40008000
 8001e54:	40021000 	.word	0x40021000
 8001e58:	48001800 	.word	0x48001800

08001e5c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b08a      	sub	sp, #40	; 0x28
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e64:	f107 0314 	add.w	r3, r7, #20
 8001e68:	2200      	movs	r2, #0
 8001e6a:	601a      	str	r2, [r3, #0]
 8001e6c:	605a      	str	r2, [r3, #4]
 8001e6e:	609a      	str	r2, [r3, #8]
 8001e70:	60da      	str	r2, [r3, #12]
 8001e72:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	4a17      	ldr	r2, [pc, #92]	; (8001ed8 <HAL_SPI_MspInit+0x7c>)
 8001e7a:	4293      	cmp	r3, r2
 8001e7c:	d128      	bne.n	8001ed0 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001e7e:	4b17      	ldr	r3, [pc, #92]	; (8001edc <HAL_SPI_MspInit+0x80>)
 8001e80:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001e82:	4a16      	ldr	r2, [pc, #88]	; (8001edc <HAL_SPI_MspInit+0x80>)
 8001e84:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001e88:	6613      	str	r3, [r2, #96]	; 0x60
 8001e8a:	4b14      	ldr	r3, [pc, #80]	; (8001edc <HAL_SPI_MspInit+0x80>)
 8001e8c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001e8e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001e92:	613b      	str	r3, [r7, #16]
 8001e94:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e96:	4b11      	ldr	r3, [pc, #68]	; (8001edc <HAL_SPI_MspInit+0x80>)
 8001e98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e9a:	4a10      	ldr	r2, [pc, #64]	; (8001edc <HAL_SPI_MspInit+0x80>)
 8001e9c:	f043 0301 	orr.w	r3, r3, #1
 8001ea0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001ea2:	4b0e      	ldr	r3, [pc, #56]	; (8001edc <HAL_SPI_MspInit+0x80>)
 8001ea4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ea6:	f003 0301 	and.w	r3, r3, #1
 8001eaa:	60fb      	str	r3, [r7, #12]
 8001eac:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001eae:	23f0      	movs	r3, #240	; 0xf0
 8001eb0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001eb2:	2302      	movs	r3, #2
 8001eb4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001eba:	2303      	movs	r3, #3
 8001ebc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001ebe:	2305      	movs	r3, #5
 8001ec0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ec2:	f107 0314 	add.w	r3, r7, #20
 8001ec6:	4619      	mov	r1, r3
 8001ec8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ecc:	f000 fb14 	bl	80024f8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001ed0:	bf00      	nop
 8001ed2:	3728      	adds	r7, #40	; 0x28
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	bd80      	pop	{r7, pc}
 8001ed8:	40013000 	.word	0x40013000
 8001edc:	40021000 	.word	0x40021000

08001ee0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b08a      	sub	sp, #40	; 0x28
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ee8:	f107 0314 	add.w	r3, r7, #20
 8001eec:	2200      	movs	r2, #0
 8001eee:	601a      	str	r2, [r3, #0]
 8001ef0:	605a      	str	r2, [r3, #4]
 8001ef2:	609a      	str	r2, [r3, #8]
 8001ef4:	60da      	str	r2, [r3, #12]
 8001ef6:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM4)
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	4a25      	ldr	r2, [pc, #148]	; (8001f94 <HAL_TIM_Base_MspInit+0xb4>)
 8001efe:	4293      	cmp	r3, r2
 8001f00:	d144      	bne.n	8001f8c <HAL_TIM_Base_MspInit+0xac>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001f02:	4b25      	ldr	r3, [pc, #148]	; (8001f98 <HAL_TIM_Base_MspInit+0xb8>)
 8001f04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f06:	4a24      	ldr	r2, [pc, #144]	; (8001f98 <HAL_TIM_Base_MspInit+0xb8>)
 8001f08:	f043 0304 	orr.w	r3, r3, #4
 8001f0c:	6593      	str	r3, [r2, #88]	; 0x58
 8001f0e:	4b22      	ldr	r3, [pc, #136]	; (8001f98 <HAL_TIM_Base_MspInit+0xb8>)
 8001f10:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f12:	f003 0304 	and.w	r3, r3, #4
 8001f16:	613b      	str	r3, [r7, #16]
 8001f18:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001f1a:	4b1f      	ldr	r3, [pc, #124]	; (8001f98 <HAL_TIM_Base_MspInit+0xb8>)
 8001f1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f1e:	4a1e      	ldr	r2, [pc, #120]	; (8001f98 <HAL_TIM_Base_MspInit+0xb8>)
 8001f20:	f043 0308 	orr.w	r3, r3, #8
 8001f24:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001f26:	4b1c      	ldr	r3, [pc, #112]	; (8001f98 <HAL_TIM_Base_MspInit+0xb8>)
 8001f28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f2a:	f003 0308 	and.w	r3, r3, #8
 8001f2e:	60fb      	str	r3, [r7, #12]
 8001f30:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001f32:	4b19      	ldr	r3, [pc, #100]	; (8001f98 <HAL_TIM_Base_MspInit+0xb8>)
 8001f34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f36:	4a18      	ldr	r2, [pc, #96]	; (8001f98 <HAL_TIM_Base_MspInit+0xb8>)
 8001f38:	f043 0310 	orr.w	r3, r3, #16
 8001f3c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001f3e:	4b16      	ldr	r3, [pc, #88]	; (8001f98 <HAL_TIM_Base_MspInit+0xb8>)
 8001f40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f42:	f003 0310 	and.w	r3, r3, #16
 8001f46:	60bb      	str	r3, [r7, #8]
 8001f48:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PD14     ------> TIM4_CH3
    PD15     ------> TIM4_CH4
    PE0     ------> TIM4_ETR
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8001f4a:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8001f4e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f50:	2302      	movs	r3, #2
 8001f52:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f54:	2300      	movs	r3, #0
 8001f56:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f58:	2300      	movs	r3, #0
 8001f5a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001f5c:	2302      	movs	r3, #2
 8001f5e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001f60:	f107 0314 	add.w	r3, r7, #20
 8001f64:	4619      	mov	r1, r3
 8001f66:	480d      	ldr	r0, [pc, #52]	; (8001f9c <HAL_TIM_Base_MspInit+0xbc>)
 8001f68:	f000 fac6 	bl	80024f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001f6c:	2301      	movs	r3, #1
 8001f6e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f70:	2302      	movs	r3, #2
 8001f72:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f74:	2300      	movs	r3, #0
 8001f76:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f78:	2300      	movs	r3, #0
 8001f7a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001f7c:	2302      	movs	r3, #2
 8001f7e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001f80:	f107 0314 	add.w	r3, r7, #20
 8001f84:	4619      	mov	r1, r3
 8001f86:	4806      	ldr	r0, [pc, #24]	; (8001fa0 <HAL_TIM_Base_MspInit+0xc0>)
 8001f88:	f000 fab6 	bl	80024f8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001f8c:	bf00      	nop
 8001f8e:	3728      	adds	r7, #40	; 0x28
 8001f90:	46bd      	mov	sp, r7
 8001f92:	bd80      	pop	{r7, pc}
 8001f94:	40000800 	.word	0x40000800
 8001f98:	40021000 	.word	0x40021000
 8001f9c:	48000c00 	.word	0x48000c00
 8001fa0:	48001000 	.word	0x48001000

08001fa4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001fa4:	b480      	push	{r7}
 8001fa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001fa8:	e7fe      	b.n	8001fa8 <NMI_Handler+0x4>

08001faa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001faa:	b480      	push	{r7}
 8001fac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001fae:	e7fe      	b.n	8001fae <HardFault_Handler+0x4>

08001fb0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001fb0:	b480      	push	{r7}
 8001fb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001fb4:	e7fe      	b.n	8001fb4 <MemManage_Handler+0x4>

08001fb6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001fb6:	b480      	push	{r7}
 8001fb8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001fba:	e7fe      	b.n	8001fba <BusFault_Handler+0x4>

08001fbc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001fbc:	b480      	push	{r7}
 8001fbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001fc0:	e7fe      	b.n	8001fc0 <UsageFault_Handler+0x4>

08001fc2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001fc2:	b480      	push	{r7}
 8001fc4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001fc6:	bf00      	nop
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fce:	4770      	bx	lr

08001fd0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001fd0:	b480      	push	{r7}
 8001fd2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001fd4:	bf00      	nop
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fdc:	4770      	bx	lr

08001fde <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001fde:	b480      	push	{r7}
 8001fe0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001fe2:	bf00      	nop
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fea:	4770      	bx	lr

08001fec <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001fec:	b580      	push	{r7, lr}
 8001fee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ff0:	f000 f958 	bl	80022a4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ff4:	bf00      	nop
 8001ff6:	bd80      	pop	{r7, pc}

08001ff8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001ff8:	b480      	push	{r7}
 8001ffa:	af00      	add	r7, sp, #0
	return 1;
 8001ffc:	2301      	movs	r3, #1
}
 8001ffe:	4618      	mov	r0, r3
 8002000:	46bd      	mov	sp, r7
 8002002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002006:	4770      	bx	lr

08002008 <_kill>:

int _kill(int pid, int sig)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	b082      	sub	sp, #8
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]
 8002010:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002012:	f003 fe37 	bl	8005c84 <__errno>
 8002016:	4603      	mov	r3, r0
 8002018:	2216      	movs	r2, #22
 800201a:	601a      	str	r2, [r3, #0]
	return -1;
 800201c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002020:	4618      	mov	r0, r3
 8002022:	3708      	adds	r7, #8
 8002024:	46bd      	mov	sp, r7
 8002026:	bd80      	pop	{r7, pc}

08002028 <_exit>:

void _exit (int status)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	b082      	sub	sp, #8
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002030:	f04f 31ff 	mov.w	r1, #4294967295
 8002034:	6878      	ldr	r0, [r7, #4]
 8002036:	f7ff ffe7 	bl	8002008 <_kill>
	while (1) {}		/* Make sure we hang here */
 800203a:	e7fe      	b.n	800203a <_exit+0x12>

0800203c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	b086      	sub	sp, #24
 8002040:	af00      	add	r7, sp, #0
 8002042:	60f8      	str	r0, [r7, #12]
 8002044:	60b9      	str	r1, [r7, #8]
 8002046:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002048:	2300      	movs	r3, #0
 800204a:	617b      	str	r3, [r7, #20]
 800204c:	e00a      	b.n	8002064 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800204e:	f3af 8000 	nop.w
 8002052:	4601      	mov	r1, r0
 8002054:	68bb      	ldr	r3, [r7, #8]
 8002056:	1c5a      	adds	r2, r3, #1
 8002058:	60ba      	str	r2, [r7, #8]
 800205a:	b2ca      	uxtb	r2, r1
 800205c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800205e:	697b      	ldr	r3, [r7, #20]
 8002060:	3301      	adds	r3, #1
 8002062:	617b      	str	r3, [r7, #20]
 8002064:	697a      	ldr	r2, [r7, #20]
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	429a      	cmp	r2, r3
 800206a:	dbf0      	blt.n	800204e <_read+0x12>
	}

return len;
 800206c:	687b      	ldr	r3, [r7, #4]
}
 800206e:	4618      	mov	r0, r3
 8002070:	3718      	adds	r7, #24
 8002072:	46bd      	mov	sp, r7
 8002074:	bd80      	pop	{r7, pc}

08002076 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002076:	b580      	push	{r7, lr}
 8002078:	b086      	sub	sp, #24
 800207a:	af00      	add	r7, sp, #0
 800207c:	60f8      	str	r0, [r7, #12]
 800207e:	60b9      	str	r1, [r7, #8]
 8002080:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002082:	2300      	movs	r3, #0
 8002084:	617b      	str	r3, [r7, #20]
 8002086:	e009      	b.n	800209c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002088:	68bb      	ldr	r3, [r7, #8]
 800208a:	1c5a      	adds	r2, r3, #1
 800208c:	60ba      	str	r2, [r7, #8]
 800208e:	781b      	ldrb	r3, [r3, #0]
 8002090:	4618      	mov	r0, r3
 8002092:	f7ff fd75 	bl	8001b80 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002096:	697b      	ldr	r3, [r7, #20]
 8002098:	3301      	adds	r3, #1
 800209a:	617b      	str	r3, [r7, #20]
 800209c:	697a      	ldr	r2, [r7, #20]
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	429a      	cmp	r2, r3
 80020a2:	dbf1      	blt.n	8002088 <_write+0x12>
	}
	return len;
 80020a4:	687b      	ldr	r3, [r7, #4]
}
 80020a6:	4618      	mov	r0, r3
 80020a8:	3718      	adds	r7, #24
 80020aa:	46bd      	mov	sp, r7
 80020ac:	bd80      	pop	{r7, pc}

080020ae <_close>:

int _close(int file)
{
 80020ae:	b480      	push	{r7}
 80020b0:	b083      	sub	sp, #12
 80020b2:	af00      	add	r7, sp, #0
 80020b4:	6078      	str	r0, [r7, #4]
	return -1;
 80020b6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80020ba:	4618      	mov	r0, r3
 80020bc:	370c      	adds	r7, #12
 80020be:	46bd      	mov	sp, r7
 80020c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c4:	4770      	bx	lr

080020c6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80020c6:	b480      	push	{r7}
 80020c8:	b083      	sub	sp, #12
 80020ca:	af00      	add	r7, sp, #0
 80020cc:	6078      	str	r0, [r7, #4]
 80020ce:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80020d0:	683b      	ldr	r3, [r7, #0]
 80020d2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80020d6:	605a      	str	r2, [r3, #4]
	return 0;
 80020d8:	2300      	movs	r3, #0
}
 80020da:	4618      	mov	r0, r3
 80020dc:	370c      	adds	r7, #12
 80020de:	46bd      	mov	sp, r7
 80020e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e4:	4770      	bx	lr

080020e6 <_isatty>:

int _isatty(int file)
{
 80020e6:	b480      	push	{r7}
 80020e8:	b083      	sub	sp, #12
 80020ea:	af00      	add	r7, sp, #0
 80020ec:	6078      	str	r0, [r7, #4]
	return 1;
 80020ee:	2301      	movs	r3, #1
}
 80020f0:	4618      	mov	r0, r3
 80020f2:	370c      	adds	r7, #12
 80020f4:	46bd      	mov	sp, r7
 80020f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fa:	4770      	bx	lr

080020fc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80020fc:	b480      	push	{r7}
 80020fe:	b085      	sub	sp, #20
 8002100:	af00      	add	r7, sp, #0
 8002102:	60f8      	str	r0, [r7, #12]
 8002104:	60b9      	str	r1, [r7, #8]
 8002106:	607a      	str	r2, [r7, #4]
	return 0;
 8002108:	2300      	movs	r3, #0
}
 800210a:	4618      	mov	r0, r3
 800210c:	3714      	adds	r7, #20
 800210e:	46bd      	mov	sp, r7
 8002110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002114:	4770      	bx	lr
	...

08002118 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	b086      	sub	sp, #24
 800211c:	af00      	add	r7, sp, #0
 800211e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002120:	4a14      	ldr	r2, [pc, #80]	; (8002174 <_sbrk+0x5c>)
 8002122:	4b15      	ldr	r3, [pc, #84]	; (8002178 <_sbrk+0x60>)
 8002124:	1ad3      	subs	r3, r2, r3
 8002126:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002128:	697b      	ldr	r3, [r7, #20]
 800212a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800212c:	4b13      	ldr	r3, [pc, #76]	; (800217c <_sbrk+0x64>)
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	2b00      	cmp	r3, #0
 8002132:	d102      	bne.n	800213a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002134:	4b11      	ldr	r3, [pc, #68]	; (800217c <_sbrk+0x64>)
 8002136:	4a12      	ldr	r2, [pc, #72]	; (8002180 <_sbrk+0x68>)
 8002138:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800213a:	4b10      	ldr	r3, [pc, #64]	; (800217c <_sbrk+0x64>)
 800213c:	681a      	ldr	r2, [r3, #0]
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	4413      	add	r3, r2
 8002142:	693a      	ldr	r2, [r7, #16]
 8002144:	429a      	cmp	r2, r3
 8002146:	d207      	bcs.n	8002158 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002148:	f003 fd9c 	bl	8005c84 <__errno>
 800214c:	4603      	mov	r3, r0
 800214e:	220c      	movs	r2, #12
 8002150:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002152:	f04f 33ff 	mov.w	r3, #4294967295
 8002156:	e009      	b.n	800216c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002158:	4b08      	ldr	r3, [pc, #32]	; (800217c <_sbrk+0x64>)
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800215e:	4b07      	ldr	r3, [pc, #28]	; (800217c <_sbrk+0x64>)
 8002160:	681a      	ldr	r2, [r3, #0]
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	4413      	add	r3, r2
 8002166:	4a05      	ldr	r2, [pc, #20]	; (800217c <_sbrk+0x64>)
 8002168:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800216a:	68fb      	ldr	r3, [r7, #12]
}
 800216c:	4618      	mov	r0, r3
 800216e:	3718      	adds	r7, #24
 8002170:	46bd      	mov	sp, r7
 8002172:	bd80      	pop	{r7, pc}
 8002174:	200a0000 	.word	0x200a0000
 8002178:	00000400 	.word	0x00000400
 800217c:	200003d0 	.word	0x200003d0
 8002180:	200003e8 	.word	0x200003e8

08002184 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002184:	b480      	push	{r7}
 8002186:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002188:	4b06      	ldr	r3, [pc, #24]	; (80021a4 <SystemInit+0x20>)
 800218a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800218e:	4a05      	ldr	r2, [pc, #20]	; (80021a4 <SystemInit+0x20>)
 8002190:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002194:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8002198:	bf00      	nop
 800219a:	46bd      	mov	sp, r7
 800219c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a0:	4770      	bx	lr
 80021a2:	bf00      	nop
 80021a4:	e000ed00 	.word	0xe000ed00

080021a8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80021a8:	f8df d034 	ldr.w	sp, [pc, #52]	; 80021e0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80021ac:	f7ff ffea 	bl	8002184 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80021b0:	480c      	ldr	r0, [pc, #48]	; (80021e4 <LoopForever+0x6>)
  ldr r1, =_edata
 80021b2:	490d      	ldr	r1, [pc, #52]	; (80021e8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80021b4:	4a0d      	ldr	r2, [pc, #52]	; (80021ec <LoopForever+0xe>)
  movs r3, #0
 80021b6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80021b8:	e002      	b.n	80021c0 <LoopCopyDataInit>

080021ba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80021ba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80021bc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80021be:	3304      	adds	r3, #4

080021c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80021c0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80021c2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80021c4:	d3f9      	bcc.n	80021ba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80021c6:	4a0a      	ldr	r2, [pc, #40]	; (80021f0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80021c8:	4c0a      	ldr	r4, [pc, #40]	; (80021f4 <LoopForever+0x16>)
  movs r3, #0
 80021ca:	2300      	movs	r3, #0
  b LoopFillZerobss
 80021cc:	e001      	b.n	80021d2 <LoopFillZerobss>

080021ce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80021ce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80021d0:	3204      	adds	r2, #4

080021d2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80021d2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80021d4:	d3fb      	bcc.n	80021ce <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80021d6:	f003 fd5b 	bl	8005c90 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80021da:	f7ff f8ff 	bl	80013dc <main>

080021de <LoopForever>:

LoopForever:
    b LoopForever
 80021de:	e7fe      	b.n	80021de <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80021e0:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 80021e4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80021e8:	200001f4 	.word	0x200001f4
  ldr r2, =_sidata
 80021ec:	08008c1c 	.word	0x08008c1c
  ldr r2, =_sbss
 80021f0:	200001f4 	.word	0x200001f4
  ldr r4, =_ebss
 80021f4:	200003e8 	.word	0x200003e8

080021f8 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80021f8:	e7fe      	b.n	80021f8 <ADC1_IRQHandler>

080021fa <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80021fa:	b580      	push	{r7, lr}
 80021fc:	b082      	sub	sp, #8
 80021fe:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002200:	2300      	movs	r3, #0
 8002202:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002204:	2003      	movs	r0, #3
 8002206:	f000 f943 	bl	8002490 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800220a:	2000      	movs	r0, #0
 800220c:	f000 f80e 	bl	800222c <HAL_InitTick>
 8002210:	4603      	mov	r3, r0
 8002212:	2b00      	cmp	r3, #0
 8002214:	d002      	beq.n	800221c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002216:	2301      	movs	r3, #1
 8002218:	71fb      	strb	r3, [r7, #7]
 800221a:	e001      	b.n	8002220 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800221c:	f7ff fd9a 	bl	8001d54 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002220:	79fb      	ldrb	r3, [r7, #7]
}
 8002222:	4618      	mov	r0, r3
 8002224:	3708      	adds	r7, #8
 8002226:	46bd      	mov	sp, r7
 8002228:	bd80      	pop	{r7, pc}
	...

0800222c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800222c:	b580      	push	{r7, lr}
 800222e:	b084      	sub	sp, #16
 8002230:	af00      	add	r7, sp, #0
 8002232:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002234:	2300      	movs	r3, #0
 8002236:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002238:	4b17      	ldr	r3, [pc, #92]	; (8002298 <HAL_InitTick+0x6c>)
 800223a:	781b      	ldrb	r3, [r3, #0]
 800223c:	2b00      	cmp	r3, #0
 800223e:	d023      	beq.n	8002288 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002240:	4b16      	ldr	r3, [pc, #88]	; (800229c <HAL_InitTick+0x70>)
 8002242:	681a      	ldr	r2, [r3, #0]
 8002244:	4b14      	ldr	r3, [pc, #80]	; (8002298 <HAL_InitTick+0x6c>)
 8002246:	781b      	ldrb	r3, [r3, #0]
 8002248:	4619      	mov	r1, r3
 800224a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800224e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002252:	fbb2 f3f3 	udiv	r3, r2, r3
 8002256:	4618      	mov	r0, r3
 8002258:	f000 f941 	bl	80024de <HAL_SYSTICK_Config>
 800225c:	4603      	mov	r3, r0
 800225e:	2b00      	cmp	r3, #0
 8002260:	d10f      	bne.n	8002282 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	2b0f      	cmp	r3, #15
 8002266:	d809      	bhi.n	800227c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002268:	2200      	movs	r2, #0
 800226a:	6879      	ldr	r1, [r7, #4]
 800226c:	f04f 30ff 	mov.w	r0, #4294967295
 8002270:	f000 f919 	bl	80024a6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002274:	4a0a      	ldr	r2, [pc, #40]	; (80022a0 <HAL_InitTick+0x74>)
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	6013      	str	r3, [r2, #0]
 800227a:	e007      	b.n	800228c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800227c:	2301      	movs	r3, #1
 800227e:	73fb      	strb	r3, [r7, #15]
 8002280:	e004      	b.n	800228c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002282:	2301      	movs	r3, #1
 8002284:	73fb      	strb	r3, [r7, #15]
 8002286:	e001      	b.n	800228c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002288:	2301      	movs	r3, #1
 800228a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800228c:	7bfb      	ldrb	r3, [r7, #15]
}
 800228e:	4618      	mov	r0, r3
 8002290:	3710      	adds	r7, #16
 8002292:	46bd      	mov	sp, r7
 8002294:	bd80      	pop	{r7, pc}
 8002296:	bf00      	nop
 8002298:	20000020 	.word	0x20000020
 800229c:	20000018 	.word	0x20000018
 80022a0:	2000001c 	.word	0x2000001c

080022a4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80022a4:	b480      	push	{r7}
 80022a6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80022a8:	4b06      	ldr	r3, [pc, #24]	; (80022c4 <HAL_IncTick+0x20>)
 80022aa:	781b      	ldrb	r3, [r3, #0]
 80022ac:	461a      	mov	r2, r3
 80022ae:	4b06      	ldr	r3, [pc, #24]	; (80022c8 <HAL_IncTick+0x24>)
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	4413      	add	r3, r2
 80022b4:	4a04      	ldr	r2, [pc, #16]	; (80022c8 <HAL_IncTick+0x24>)
 80022b6:	6013      	str	r3, [r2, #0]
}
 80022b8:	bf00      	nop
 80022ba:	46bd      	mov	sp, r7
 80022bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c0:	4770      	bx	lr
 80022c2:	bf00      	nop
 80022c4:	20000020 	.word	0x20000020
 80022c8:	200003d4 	.word	0x200003d4

080022cc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80022cc:	b480      	push	{r7}
 80022ce:	af00      	add	r7, sp, #0
  return uwTick;
 80022d0:	4b03      	ldr	r3, [pc, #12]	; (80022e0 <HAL_GetTick+0x14>)
 80022d2:	681b      	ldr	r3, [r3, #0]
}
 80022d4:	4618      	mov	r0, r3
 80022d6:	46bd      	mov	sp, r7
 80022d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022dc:	4770      	bx	lr
 80022de:	bf00      	nop
 80022e0:	200003d4 	.word	0x200003d4

080022e4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	b084      	sub	sp, #16
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80022ec:	f7ff ffee 	bl	80022cc <HAL_GetTick>
 80022f0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022fc:	d005      	beq.n	800230a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80022fe:	4b0a      	ldr	r3, [pc, #40]	; (8002328 <HAL_Delay+0x44>)
 8002300:	781b      	ldrb	r3, [r3, #0]
 8002302:	461a      	mov	r2, r3
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	4413      	add	r3, r2
 8002308:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800230a:	bf00      	nop
 800230c:	f7ff ffde 	bl	80022cc <HAL_GetTick>
 8002310:	4602      	mov	r2, r0
 8002312:	68bb      	ldr	r3, [r7, #8]
 8002314:	1ad3      	subs	r3, r2, r3
 8002316:	68fa      	ldr	r2, [r7, #12]
 8002318:	429a      	cmp	r2, r3
 800231a:	d8f7      	bhi.n	800230c <HAL_Delay+0x28>
  {
  }
}
 800231c:	bf00      	nop
 800231e:	bf00      	nop
 8002320:	3710      	adds	r7, #16
 8002322:	46bd      	mov	sp, r7
 8002324:	bd80      	pop	{r7, pc}
 8002326:	bf00      	nop
 8002328:	20000020 	.word	0x20000020

0800232c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800232c:	b480      	push	{r7}
 800232e:	b085      	sub	sp, #20
 8002330:	af00      	add	r7, sp, #0
 8002332:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	f003 0307 	and.w	r3, r3, #7
 800233a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800233c:	4b0c      	ldr	r3, [pc, #48]	; (8002370 <__NVIC_SetPriorityGrouping+0x44>)
 800233e:	68db      	ldr	r3, [r3, #12]
 8002340:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002342:	68ba      	ldr	r2, [r7, #8]
 8002344:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002348:	4013      	ands	r3, r2
 800234a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002350:	68bb      	ldr	r3, [r7, #8]
 8002352:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002354:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002358:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800235c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800235e:	4a04      	ldr	r2, [pc, #16]	; (8002370 <__NVIC_SetPriorityGrouping+0x44>)
 8002360:	68bb      	ldr	r3, [r7, #8]
 8002362:	60d3      	str	r3, [r2, #12]
}
 8002364:	bf00      	nop
 8002366:	3714      	adds	r7, #20
 8002368:	46bd      	mov	sp, r7
 800236a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236e:	4770      	bx	lr
 8002370:	e000ed00 	.word	0xe000ed00

08002374 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002374:	b480      	push	{r7}
 8002376:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002378:	4b04      	ldr	r3, [pc, #16]	; (800238c <__NVIC_GetPriorityGrouping+0x18>)
 800237a:	68db      	ldr	r3, [r3, #12]
 800237c:	0a1b      	lsrs	r3, r3, #8
 800237e:	f003 0307 	and.w	r3, r3, #7
}
 8002382:	4618      	mov	r0, r3
 8002384:	46bd      	mov	sp, r7
 8002386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238a:	4770      	bx	lr
 800238c:	e000ed00 	.word	0xe000ed00

08002390 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002390:	b480      	push	{r7}
 8002392:	b083      	sub	sp, #12
 8002394:	af00      	add	r7, sp, #0
 8002396:	4603      	mov	r3, r0
 8002398:	6039      	str	r1, [r7, #0]
 800239a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800239c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	db0a      	blt.n	80023ba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023a4:	683b      	ldr	r3, [r7, #0]
 80023a6:	b2da      	uxtb	r2, r3
 80023a8:	490c      	ldr	r1, [pc, #48]	; (80023dc <__NVIC_SetPriority+0x4c>)
 80023aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023ae:	0112      	lsls	r2, r2, #4
 80023b0:	b2d2      	uxtb	r2, r2
 80023b2:	440b      	add	r3, r1
 80023b4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80023b8:	e00a      	b.n	80023d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023ba:	683b      	ldr	r3, [r7, #0]
 80023bc:	b2da      	uxtb	r2, r3
 80023be:	4908      	ldr	r1, [pc, #32]	; (80023e0 <__NVIC_SetPriority+0x50>)
 80023c0:	79fb      	ldrb	r3, [r7, #7]
 80023c2:	f003 030f 	and.w	r3, r3, #15
 80023c6:	3b04      	subs	r3, #4
 80023c8:	0112      	lsls	r2, r2, #4
 80023ca:	b2d2      	uxtb	r2, r2
 80023cc:	440b      	add	r3, r1
 80023ce:	761a      	strb	r2, [r3, #24]
}
 80023d0:	bf00      	nop
 80023d2:	370c      	adds	r7, #12
 80023d4:	46bd      	mov	sp, r7
 80023d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023da:	4770      	bx	lr
 80023dc:	e000e100 	.word	0xe000e100
 80023e0:	e000ed00 	.word	0xe000ed00

080023e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80023e4:	b480      	push	{r7}
 80023e6:	b089      	sub	sp, #36	; 0x24
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	60f8      	str	r0, [r7, #12]
 80023ec:	60b9      	str	r1, [r7, #8]
 80023ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	f003 0307 	and.w	r3, r3, #7
 80023f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80023f8:	69fb      	ldr	r3, [r7, #28]
 80023fa:	f1c3 0307 	rsb	r3, r3, #7
 80023fe:	2b04      	cmp	r3, #4
 8002400:	bf28      	it	cs
 8002402:	2304      	movcs	r3, #4
 8002404:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002406:	69fb      	ldr	r3, [r7, #28]
 8002408:	3304      	adds	r3, #4
 800240a:	2b06      	cmp	r3, #6
 800240c:	d902      	bls.n	8002414 <NVIC_EncodePriority+0x30>
 800240e:	69fb      	ldr	r3, [r7, #28]
 8002410:	3b03      	subs	r3, #3
 8002412:	e000      	b.n	8002416 <NVIC_EncodePriority+0x32>
 8002414:	2300      	movs	r3, #0
 8002416:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002418:	f04f 32ff 	mov.w	r2, #4294967295
 800241c:	69bb      	ldr	r3, [r7, #24]
 800241e:	fa02 f303 	lsl.w	r3, r2, r3
 8002422:	43da      	mvns	r2, r3
 8002424:	68bb      	ldr	r3, [r7, #8]
 8002426:	401a      	ands	r2, r3
 8002428:	697b      	ldr	r3, [r7, #20]
 800242a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800242c:	f04f 31ff 	mov.w	r1, #4294967295
 8002430:	697b      	ldr	r3, [r7, #20]
 8002432:	fa01 f303 	lsl.w	r3, r1, r3
 8002436:	43d9      	mvns	r1, r3
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800243c:	4313      	orrs	r3, r2
         );
}
 800243e:	4618      	mov	r0, r3
 8002440:	3724      	adds	r7, #36	; 0x24
 8002442:	46bd      	mov	sp, r7
 8002444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002448:	4770      	bx	lr
	...

0800244c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800244c:	b580      	push	{r7, lr}
 800244e:	b082      	sub	sp, #8
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	3b01      	subs	r3, #1
 8002458:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800245c:	d301      	bcc.n	8002462 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800245e:	2301      	movs	r3, #1
 8002460:	e00f      	b.n	8002482 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002462:	4a0a      	ldr	r2, [pc, #40]	; (800248c <SysTick_Config+0x40>)
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	3b01      	subs	r3, #1
 8002468:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800246a:	210f      	movs	r1, #15
 800246c:	f04f 30ff 	mov.w	r0, #4294967295
 8002470:	f7ff ff8e 	bl	8002390 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002474:	4b05      	ldr	r3, [pc, #20]	; (800248c <SysTick_Config+0x40>)
 8002476:	2200      	movs	r2, #0
 8002478:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800247a:	4b04      	ldr	r3, [pc, #16]	; (800248c <SysTick_Config+0x40>)
 800247c:	2207      	movs	r2, #7
 800247e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002480:	2300      	movs	r3, #0
}
 8002482:	4618      	mov	r0, r3
 8002484:	3708      	adds	r7, #8
 8002486:	46bd      	mov	sp, r7
 8002488:	bd80      	pop	{r7, pc}
 800248a:	bf00      	nop
 800248c:	e000e010 	.word	0xe000e010

08002490 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002490:	b580      	push	{r7, lr}
 8002492:	b082      	sub	sp, #8
 8002494:	af00      	add	r7, sp, #0
 8002496:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002498:	6878      	ldr	r0, [r7, #4]
 800249a:	f7ff ff47 	bl	800232c <__NVIC_SetPriorityGrouping>
}
 800249e:	bf00      	nop
 80024a0:	3708      	adds	r7, #8
 80024a2:	46bd      	mov	sp, r7
 80024a4:	bd80      	pop	{r7, pc}

080024a6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80024a6:	b580      	push	{r7, lr}
 80024a8:	b086      	sub	sp, #24
 80024aa:	af00      	add	r7, sp, #0
 80024ac:	4603      	mov	r3, r0
 80024ae:	60b9      	str	r1, [r7, #8]
 80024b0:	607a      	str	r2, [r7, #4]
 80024b2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80024b4:	2300      	movs	r3, #0
 80024b6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80024b8:	f7ff ff5c 	bl	8002374 <__NVIC_GetPriorityGrouping>
 80024bc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80024be:	687a      	ldr	r2, [r7, #4]
 80024c0:	68b9      	ldr	r1, [r7, #8]
 80024c2:	6978      	ldr	r0, [r7, #20]
 80024c4:	f7ff ff8e 	bl	80023e4 <NVIC_EncodePriority>
 80024c8:	4602      	mov	r2, r0
 80024ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80024ce:	4611      	mov	r1, r2
 80024d0:	4618      	mov	r0, r3
 80024d2:	f7ff ff5d 	bl	8002390 <__NVIC_SetPriority>
}
 80024d6:	bf00      	nop
 80024d8:	3718      	adds	r7, #24
 80024da:	46bd      	mov	sp, r7
 80024dc:	bd80      	pop	{r7, pc}

080024de <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80024de:	b580      	push	{r7, lr}
 80024e0:	b082      	sub	sp, #8
 80024e2:	af00      	add	r7, sp, #0
 80024e4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80024e6:	6878      	ldr	r0, [r7, #4]
 80024e8:	f7ff ffb0 	bl	800244c <SysTick_Config>
 80024ec:	4603      	mov	r3, r0
}
 80024ee:	4618      	mov	r0, r3
 80024f0:	3708      	adds	r7, #8
 80024f2:	46bd      	mov	sp, r7
 80024f4:	bd80      	pop	{r7, pc}
	...

080024f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80024f8:	b480      	push	{r7}
 80024fa:	b087      	sub	sp, #28
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]
 8002500:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002502:	2300      	movs	r3, #0
 8002504:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002506:	e166      	b.n	80027d6 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002508:	683b      	ldr	r3, [r7, #0]
 800250a:	681a      	ldr	r2, [r3, #0]
 800250c:	2101      	movs	r1, #1
 800250e:	697b      	ldr	r3, [r7, #20]
 8002510:	fa01 f303 	lsl.w	r3, r1, r3
 8002514:	4013      	ands	r3, r2
 8002516:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	2b00      	cmp	r3, #0
 800251c:	f000 8158 	beq.w	80027d0 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002520:	683b      	ldr	r3, [r7, #0]
 8002522:	685b      	ldr	r3, [r3, #4]
 8002524:	f003 0303 	and.w	r3, r3, #3
 8002528:	2b01      	cmp	r3, #1
 800252a:	d005      	beq.n	8002538 <HAL_GPIO_Init+0x40>
 800252c:	683b      	ldr	r3, [r7, #0]
 800252e:	685b      	ldr	r3, [r3, #4]
 8002530:	f003 0303 	and.w	r3, r3, #3
 8002534:	2b02      	cmp	r3, #2
 8002536:	d130      	bne.n	800259a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	689b      	ldr	r3, [r3, #8]
 800253c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800253e:	697b      	ldr	r3, [r7, #20]
 8002540:	005b      	lsls	r3, r3, #1
 8002542:	2203      	movs	r2, #3
 8002544:	fa02 f303 	lsl.w	r3, r2, r3
 8002548:	43db      	mvns	r3, r3
 800254a:	693a      	ldr	r2, [r7, #16]
 800254c:	4013      	ands	r3, r2
 800254e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002550:	683b      	ldr	r3, [r7, #0]
 8002552:	68da      	ldr	r2, [r3, #12]
 8002554:	697b      	ldr	r3, [r7, #20]
 8002556:	005b      	lsls	r3, r3, #1
 8002558:	fa02 f303 	lsl.w	r3, r2, r3
 800255c:	693a      	ldr	r2, [r7, #16]
 800255e:	4313      	orrs	r3, r2
 8002560:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	693a      	ldr	r2, [r7, #16]
 8002566:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	685b      	ldr	r3, [r3, #4]
 800256c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800256e:	2201      	movs	r2, #1
 8002570:	697b      	ldr	r3, [r7, #20]
 8002572:	fa02 f303 	lsl.w	r3, r2, r3
 8002576:	43db      	mvns	r3, r3
 8002578:	693a      	ldr	r2, [r7, #16]
 800257a:	4013      	ands	r3, r2
 800257c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800257e:	683b      	ldr	r3, [r7, #0]
 8002580:	685b      	ldr	r3, [r3, #4]
 8002582:	091b      	lsrs	r3, r3, #4
 8002584:	f003 0201 	and.w	r2, r3, #1
 8002588:	697b      	ldr	r3, [r7, #20]
 800258a:	fa02 f303 	lsl.w	r3, r2, r3
 800258e:	693a      	ldr	r2, [r7, #16]
 8002590:	4313      	orrs	r3, r2
 8002592:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	693a      	ldr	r2, [r7, #16]
 8002598:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800259a:	683b      	ldr	r3, [r7, #0]
 800259c:	685b      	ldr	r3, [r3, #4]
 800259e:	f003 0303 	and.w	r3, r3, #3
 80025a2:	2b03      	cmp	r3, #3
 80025a4:	d017      	beq.n	80025d6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	68db      	ldr	r3, [r3, #12]
 80025aa:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80025ac:	697b      	ldr	r3, [r7, #20]
 80025ae:	005b      	lsls	r3, r3, #1
 80025b0:	2203      	movs	r2, #3
 80025b2:	fa02 f303 	lsl.w	r3, r2, r3
 80025b6:	43db      	mvns	r3, r3
 80025b8:	693a      	ldr	r2, [r7, #16]
 80025ba:	4013      	ands	r3, r2
 80025bc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80025be:	683b      	ldr	r3, [r7, #0]
 80025c0:	689a      	ldr	r2, [r3, #8]
 80025c2:	697b      	ldr	r3, [r7, #20]
 80025c4:	005b      	lsls	r3, r3, #1
 80025c6:	fa02 f303 	lsl.w	r3, r2, r3
 80025ca:	693a      	ldr	r2, [r7, #16]
 80025cc:	4313      	orrs	r3, r2
 80025ce:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	693a      	ldr	r2, [r7, #16]
 80025d4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80025d6:	683b      	ldr	r3, [r7, #0]
 80025d8:	685b      	ldr	r3, [r3, #4]
 80025da:	f003 0303 	and.w	r3, r3, #3
 80025de:	2b02      	cmp	r3, #2
 80025e0:	d123      	bne.n	800262a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80025e2:	697b      	ldr	r3, [r7, #20]
 80025e4:	08da      	lsrs	r2, r3, #3
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	3208      	adds	r2, #8
 80025ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80025ee:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80025f0:	697b      	ldr	r3, [r7, #20]
 80025f2:	f003 0307 	and.w	r3, r3, #7
 80025f6:	009b      	lsls	r3, r3, #2
 80025f8:	220f      	movs	r2, #15
 80025fa:	fa02 f303 	lsl.w	r3, r2, r3
 80025fe:	43db      	mvns	r3, r3
 8002600:	693a      	ldr	r2, [r7, #16]
 8002602:	4013      	ands	r3, r2
 8002604:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002606:	683b      	ldr	r3, [r7, #0]
 8002608:	691a      	ldr	r2, [r3, #16]
 800260a:	697b      	ldr	r3, [r7, #20]
 800260c:	f003 0307 	and.w	r3, r3, #7
 8002610:	009b      	lsls	r3, r3, #2
 8002612:	fa02 f303 	lsl.w	r3, r2, r3
 8002616:	693a      	ldr	r2, [r7, #16]
 8002618:	4313      	orrs	r3, r2
 800261a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800261c:	697b      	ldr	r3, [r7, #20]
 800261e:	08da      	lsrs	r2, r3, #3
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	3208      	adds	r2, #8
 8002624:	6939      	ldr	r1, [r7, #16]
 8002626:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002630:	697b      	ldr	r3, [r7, #20]
 8002632:	005b      	lsls	r3, r3, #1
 8002634:	2203      	movs	r2, #3
 8002636:	fa02 f303 	lsl.w	r3, r2, r3
 800263a:	43db      	mvns	r3, r3
 800263c:	693a      	ldr	r2, [r7, #16]
 800263e:	4013      	ands	r3, r2
 8002640:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002642:	683b      	ldr	r3, [r7, #0]
 8002644:	685b      	ldr	r3, [r3, #4]
 8002646:	f003 0203 	and.w	r2, r3, #3
 800264a:	697b      	ldr	r3, [r7, #20]
 800264c:	005b      	lsls	r3, r3, #1
 800264e:	fa02 f303 	lsl.w	r3, r2, r3
 8002652:	693a      	ldr	r2, [r7, #16]
 8002654:	4313      	orrs	r3, r2
 8002656:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	693a      	ldr	r2, [r7, #16]
 800265c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800265e:	683b      	ldr	r3, [r7, #0]
 8002660:	685b      	ldr	r3, [r3, #4]
 8002662:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002666:	2b00      	cmp	r3, #0
 8002668:	f000 80b2 	beq.w	80027d0 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800266c:	4b61      	ldr	r3, [pc, #388]	; (80027f4 <HAL_GPIO_Init+0x2fc>)
 800266e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002670:	4a60      	ldr	r2, [pc, #384]	; (80027f4 <HAL_GPIO_Init+0x2fc>)
 8002672:	f043 0301 	orr.w	r3, r3, #1
 8002676:	6613      	str	r3, [r2, #96]	; 0x60
 8002678:	4b5e      	ldr	r3, [pc, #376]	; (80027f4 <HAL_GPIO_Init+0x2fc>)
 800267a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800267c:	f003 0301 	and.w	r3, r3, #1
 8002680:	60bb      	str	r3, [r7, #8]
 8002682:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002684:	4a5c      	ldr	r2, [pc, #368]	; (80027f8 <HAL_GPIO_Init+0x300>)
 8002686:	697b      	ldr	r3, [r7, #20]
 8002688:	089b      	lsrs	r3, r3, #2
 800268a:	3302      	adds	r3, #2
 800268c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002690:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002692:	697b      	ldr	r3, [r7, #20]
 8002694:	f003 0303 	and.w	r3, r3, #3
 8002698:	009b      	lsls	r3, r3, #2
 800269a:	220f      	movs	r2, #15
 800269c:	fa02 f303 	lsl.w	r3, r2, r3
 80026a0:	43db      	mvns	r3, r3
 80026a2:	693a      	ldr	r2, [r7, #16]
 80026a4:	4013      	ands	r3, r2
 80026a6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80026ae:	d02b      	beq.n	8002708 <HAL_GPIO_Init+0x210>
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	4a52      	ldr	r2, [pc, #328]	; (80027fc <HAL_GPIO_Init+0x304>)
 80026b4:	4293      	cmp	r3, r2
 80026b6:	d025      	beq.n	8002704 <HAL_GPIO_Init+0x20c>
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	4a51      	ldr	r2, [pc, #324]	; (8002800 <HAL_GPIO_Init+0x308>)
 80026bc:	4293      	cmp	r3, r2
 80026be:	d01f      	beq.n	8002700 <HAL_GPIO_Init+0x208>
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	4a50      	ldr	r2, [pc, #320]	; (8002804 <HAL_GPIO_Init+0x30c>)
 80026c4:	4293      	cmp	r3, r2
 80026c6:	d019      	beq.n	80026fc <HAL_GPIO_Init+0x204>
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	4a4f      	ldr	r2, [pc, #316]	; (8002808 <HAL_GPIO_Init+0x310>)
 80026cc:	4293      	cmp	r3, r2
 80026ce:	d013      	beq.n	80026f8 <HAL_GPIO_Init+0x200>
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	4a4e      	ldr	r2, [pc, #312]	; (800280c <HAL_GPIO_Init+0x314>)
 80026d4:	4293      	cmp	r3, r2
 80026d6:	d00d      	beq.n	80026f4 <HAL_GPIO_Init+0x1fc>
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	4a4d      	ldr	r2, [pc, #308]	; (8002810 <HAL_GPIO_Init+0x318>)
 80026dc:	4293      	cmp	r3, r2
 80026de:	d007      	beq.n	80026f0 <HAL_GPIO_Init+0x1f8>
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	4a4c      	ldr	r2, [pc, #304]	; (8002814 <HAL_GPIO_Init+0x31c>)
 80026e4:	4293      	cmp	r3, r2
 80026e6:	d101      	bne.n	80026ec <HAL_GPIO_Init+0x1f4>
 80026e8:	2307      	movs	r3, #7
 80026ea:	e00e      	b.n	800270a <HAL_GPIO_Init+0x212>
 80026ec:	2308      	movs	r3, #8
 80026ee:	e00c      	b.n	800270a <HAL_GPIO_Init+0x212>
 80026f0:	2306      	movs	r3, #6
 80026f2:	e00a      	b.n	800270a <HAL_GPIO_Init+0x212>
 80026f4:	2305      	movs	r3, #5
 80026f6:	e008      	b.n	800270a <HAL_GPIO_Init+0x212>
 80026f8:	2304      	movs	r3, #4
 80026fa:	e006      	b.n	800270a <HAL_GPIO_Init+0x212>
 80026fc:	2303      	movs	r3, #3
 80026fe:	e004      	b.n	800270a <HAL_GPIO_Init+0x212>
 8002700:	2302      	movs	r3, #2
 8002702:	e002      	b.n	800270a <HAL_GPIO_Init+0x212>
 8002704:	2301      	movs	r3, #1
 8002706:	e000      	b.n	800270a <HAL_GPIO_Init+0x212>
 8002708:	2300      	movs	r3, #0
 800270a:	697a      	ldr	r2, [r7, #20]
 800270c:	f002 0203 	and.w	r2, r2, #3
 8002710:	0092      	lsls	r2, r2, #2
 8002712:	4093      	lsls	r3, r2
 8002714:	693a      	ldr	r2, [r7, #16]
 8002716:	4313      	orrs	r3, r2
 8002718:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800271a:	4937      	ldr	r1, [pc, #220]	; (80027f8 <HAL_GPIO_Init+0x300>)
 800271c:	697b      	ldr	r3, [r7, #20]
 800271e:	089b      	lsrs	r3, r3, #2
 8002720:	3302      	adds	r3, #2
 8002722:	693a      	ldr	r2, [r7, #16]
 8002724:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002728:	4b3b      	ldr	r3, [pc, #236]	; (8002818 <HAL_GPIO_Init+0x320>)
 800272a:	689b      	ldr	r3, [r3, #8]
 800272c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	43db      	mvns	r3, r3
 8002732:	693a      	ldr	r2, [r7, #16]
 8002734:	4013      	ands	r3, r2
 8002736:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002738:	683b      	ldr	r3, [r7, #0]
 800273a:	685b      	ldr	r3, [r3, #4]
 800273c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002740:	2b00      	cmp	r3, #0
 8002742:	d003      	beq.n	800274c <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8002744:	693a      	ldr	r2, [r7, #16]
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	4313      	orrs	r3, r2
 800274a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800274c:	4a32      	ldr	r2, [pc, #200]	; (8002818 <HAL_GPIO_Init+0x320>)
 800274e:	693b      	ldr	r3, [r7, #16]
 8002750:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002752:	4b31      	ldr	r3, [pc, #196]	; (8002818 <HAL_GPIO_Init+0x320>)
 8002754:	68db      	ldr	r3, [r3, #12]
 8002756:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	43db      	mvns	r3, r3
 800275c:	693a      	ldr	r2, [r7, #16]
 800275e:	4013      	ands	r3, r2
 8002760:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002762:	683b      	ldr	r3, [r7, #0]
 8002764:	685b      	ldr	r3, [r3, #4]
 8002766:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800276a:	2b00      	cmp	r3, #0
 800276c:	d003      	beq.n	8002776 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 800276e:	693a      	ldr	r2, [r7, #16]
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	4313      	orrs	r3, r2
 8002774:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002776:	4a28      	ldr	r2, [pc, #160]	; (8002818 <HAL_GPIO_Init+0x320>)
 8002778:	693b      	ldr	r3, [r7, #16]
 800277a:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800277c:	4b26      	ldr	r3, [pc, #152]	; (8002818 <HAL_GPIO_Init+0x320>)
 800277e:	685b      	ldr	r3, [r3, #4]
 8002780:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	43db      	mvns	r3, r3
 8002786:	693a      	ldr	r2, [r7, #16]
 8002788:	4013      	ands	r3, r2
 800278a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800278c:	683b      	ldr	r3, [r7, #0]
 800278e:	685b      	ldr	r3, [r3, #4]
 8002790:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002794:	2b00      	cmp	r3, #0
 8002796:	d003      	beq.n	80027a0 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8002798:	693a      	ldr	r2, [r7, #16]
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	4313      	orrs	r3, r2
 800279e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80027a0:	4a1d      	ldr	r2, [pc, #116]	; (8002818 <HAL_GPIO_Init+0x320>)
 80027a2:	693b      	ldr	r3, [r7, #16]
 80027a4:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80027a6:	4b1c      	ldr	r3, [pc, #112]	; (8002818 <HAL_GPIO_Init+0x320>)
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	43db      	mvns	r3, r3
 80027b0:	693a      	ldr	r2, [r7, #16]
 80027b2:	4013      	ands	r3, r2
 80027b4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80027b6:	683b      	ldr	r3, [r7, #0]
 80027b8:	685b      	ldr	r3, [r3, #4]
 80027ba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d003      	beq.n	80027ca <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 80027c2:	693a      	ldr	r2, [r7, #16]
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	4313      	orrs	r3, r2
 80027c8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80027ca:	4a13      	ldr	r2, [pc, #76]	; (8002818 <HAL_GPIO_Init+0x320>)
 80027cc:	693b      	ldr	r3, [r7, #16]
 80027ce:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80027d0:	697b      	ldr	r3, [r7, #20]
 80027d2:	3301      	adds	r3, #1
 80027d4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80027d6:	683b      	ldr	r3, [r7, #0]
 80027d8:	681a      	ldr	r2, [r3, #0]
 80027da:	697b      	ldr	r3, [r7, #20]
 80027dc:	fa22 f303 	lsr.w	r3, r2, r3
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	f47f ae91 	bne.w	8002508 <HAL_GPIO_Init+0x10>
  }
}
 80027e6:	bf00      	nop
 80027e8:	bf00      	nop
 80027ea:	371c      	adds	r7, #28
 80027ec:	46bd      	mov	sp, r7
 80027ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f2:	4770      	bx	lr
 80027f4:	40021000 	.word	0x40021000
 80027f8:	40010000 	.word	0x40010000
 80027fc:	48000400 	.word	0x48000400
 8002800:	48000800 	.word	0x48000800
 8002804:	48000c00 	.word	0x48000c00
 8002808:	48001000 	.word	0x48001000
 800280c:	48001400 	.word	0x48001400
 8002810:	48001800 	.word	0x48001800
 8002814:	48001c00 	.word	0x48001c00
 8002818:	40010400 	.word	0x40010400

0800281c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800281c:	b480      	push	{r7}
 800281e:	b083      	sub	sp, #12
 8002820:	af00      	add	r7, sp, #0
 8002822:	6078      	str	r0, [r7, #4]
 8002824:	460b      	mov	r3, r1
 8002826:	807b      	strh	r3, [r7, #2]
 8002828:	4613      	mov	r3, r2
 800282a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800282c:	787b      	ldrb	r3, [r7, #1]
 800282e:	2b00      	cmp	r3, #0
 8002830:	d003      	beq.n	800283a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002832:	887a      	ldrh	r2, [r7, #2]
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002838:	e002      	b.n	8002840 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800283a:	887a      	ldrh	r2, [r7, #2]
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002840:	bf00      	nop
 8002842:	370c      	adds	r7, #12
 8002844:	46bd      	mov	sp, r7
 8002846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284a:	4770      	bx	lr

0800284c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800284c:	b480      	push	{r7}
 800284e:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002850:	4b0d      	ldr	r3, [pc, #52]	; (8002888 <HAL_PWREx_GetVoltageRange+0x3c>)
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002858:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800285c:	d102      	bne.n	8002864 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 800285e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002862:	e00b      	b.n	800287c <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8002864:	4b08      	ldr	r3, [pc, #32]	; (8002888 <HAL_PWREx_GetVoltageRange+0x3c>)
 8002866:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800286a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800286e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002872:	d102      	bne.n	800287a <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8002874:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002878:	e000      	b.n	800287c <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 800287a:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 800287c:	4618      	mov	r0, r3
 800287e:	46bd      	mov	sp, r7
 8002880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002884:	4770      	bx	lr
 8002886:	bf00      	nop
 8002888:	40007000 	.word	0x40007000

0800288c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800288c:	b480      	push	{r7}
 800288e:	b085      	sub	sp, #20
 8002890:	af00      	add	r7, sp, #0
 8002892:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	2b00      	cmp	r3, #0
 8002898:	d141      	bne.n	800291e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800289a:	4b4b      	ldr	r3, [pc, #300]	; (80029c8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80028a2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80028a6:	d131      	bne.n	800290c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80028a8:	4b47      	ldr	r3, [pc, #284]	; (80029c8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80028aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80028ae:	4a46      	ldr	r2, [pc, #280]	; (80029c8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80028b0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80028b4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80028b8:	4b43      	ldr	r3, [pc, #268]	; (80029c8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80028c0:	4a41      	ldr	r2, [pc, #260]	; (80029c8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80028c2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80028c6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80028c8:	4b40      	ldr	r3, [pc, #256]	; (80029cc <HAL_PWREx_ControlVoltageScaling+0x140>)
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	2232      	movs	r2, #50	; 0x32
 80028ce:	fb02 f303 	mul.w	r3, r2, r3
 80028d2:	4a3f      	ldr	r2, [pc, #252]	; (80029d0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80028d4:	fba2 2303 	umull	r2, r3, r2, r3
 80028d8:	0c9b      	lsrs	r3, r3, #18
 80028da:	3301      	adds	r3, #1
 80028dc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80028de:	e002      	b.n	80028e6 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	3b01      	subs	r3, #1
 80028e4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80028e6:	4b38      	ldr	r3, [pc, #224]	; (80029c8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80028e8:	695b      	ldr	r3, [r3, #20]
 80028ea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80028ee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80028f2:	d102      	bne.n	80028fa <HAL_PWREx_ControlVoltageScaling+0x6e>
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d1f2      	bne.n	80028e0 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80028fa:	4b33      	ldr	r3, [pc, #204]	; (80029c8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80028fc:	695b      	ldr	r3, [r3, #20]
 80028fe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002902:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002906:	d158      	bne.n	80029ba <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002908:	2303      	movs	r3, #3
 800290a:	e057      	b.n	80029bc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800290c:	4b2e      	ldr	r3, [pc, #184]	; (80029c8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800290e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002912:	4a2d      	ldr	r2, [pc, #180]	; (80029c8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002914:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002918:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800291c:	e04d      	b.n	80029ba <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002924:	d141      	bne.n	80029aa <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002926:	4b28      	ldr	r3, [pc, #160]	; (80029c8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800292e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002932:	d131      	bne.n	8002998 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002934:	4b24      	ldr	r3, [pc, #144]	; (80029c8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002936:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800293a:	4a23      	ldr	r2, [pc, #140]	; (80029c8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800293c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002940:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002944:	4b20      	ldr	r3, [pc, #128]	; (80029c8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800294c:	4a1e      	ldr	r2, [pc, #120]	; (80029c8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800294e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002952:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8002954:	4b1d      	ldr	r3, [pc, #116]	; (80029cc <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	2232      	movs	r2, #50	; 0x32
 800295a:	fb02 f303 	mul.w	r3, r2, r3
 800295e:	4a1c      	ldr	r2, [pc, #112]	; (80029d0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002960:	fba2 2303 	umull	r2, r3, r2, r3
 8002964:	0c9b      	lsrs	r3, r3, #18
 8002966:	3301      	adds	r3, #1
 8002968:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800296a:	e002      	b.n	8002972 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	3b01      	subs	r3, #1
 8002970:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002972:	4b15      	ldr	r3, [pc, #84]	; (80029c8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002974:	695b      	ldr	r3, [r3, #20]
 8002976:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800297a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800297e:	d102      	bne.n	8002986 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	2b00      	cmp	r3, #0
 8002984:	d1f2      	bne.n	800296c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002986:	4b10      	ldr	r3, [pc, #64]	; (80029c8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002988:	695b      	ldr	r3, [r3, #20]
 800298a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800298e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002992:	d112      	bne.n	80029ba <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002994:	2303      	movs	r3, #3
 8002996:	e011      	b.n	80029bc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002998:	4b0b      	ldr	r3, [pc, #44]	; (80029c8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800299a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800299e:	4a0a      	ldr	r2, [pc, #40]	; (80029c8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80029a0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80029a4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80029a8:	e007      	b.n	80029ba <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80029aa:	4b07      	ldr	r3, [pc, #28]	; (80029c8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80029b2:	4a05      	ldr	r2, [pc, #20]	; (80029c8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80029b4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80029b8:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80029ba:	2300      	movs	r3, #0
}
 80029bc:	4618      	mov	r0, r3
 80029be:	3714      	adds	r7, #20
 80029c0:	46bd      	mov	sp, r7
 80029c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c6:	4770      	bx	lr
 80029c8:	40007000 	.word	0x40007000
 80029cc:	20000018 	.word	0x20000018
 80029d0:	431bde83 	.word	0x431bde83

080029d4 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 80029d4:	b480      	push	{r7}
 80029d6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 80029d8:	4b05      	ldr	r3, [pc, #20]	; (80029f0 <HAL_PWREx_EnableVddIO2+0x1c>)
 80029da:	685b      	ldr	r3, [r3, #4]
 80029dc:	4a04      	ldr	r2, [pc, #16]	; (80029f0 <HAL_PWREx_EnableVddIO2+0x1c>)
 80029de:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80029e2:	6053      	str	r3, [r2, #4]
}
 80029e4:	bf00      	nop
 80029e6:	46bd      	mov	sp, r7
 80029e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ec:	4770      	bx	lr
 80029ee:	bf00      	nop
 80029f0:	40007000 	.word	0x40007000

080029f4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80029f4:	b580      	push	{r7, lr}
 80029f6:	b088      	sub	sp, #32
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d102      	bne.n	8002a08 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002a02:	2301      	movs	r3, #1
 8002a04:	f000 bc16 	b.w	8003234 <HAL_RCC_OscConfig+0x840>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002a08:	4b96      	ldr	r3, [pc, #600]	; (8002c64 <HAL_RCC_OscConfig+0x270>)
 8002a0a:	689b      	ldr	r3, [r3, #8]
 8002a0c:	f003 030c 	and.w	r3, r3, #12
 8002a10:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002a12:	4b94      	ldr	r3, [pc, #592]	; (8002c64 <HAL_RCC_OscConfig+0x270>)
 8002a14:	68db      	ldr	r3, [r3, #12]
 8002a16:	f003 0303 	and.w	r3, r3, #3
 8002a1a:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	f003 0310 	and.w	r3, r3, #16
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	f000 80e4 	beq.w	8002bf2 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002a2a:	69bb      	ldr	r3, [r7, #24]
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d007      	beq.n	8002a40 <HAL_RCC_OscConfig+0x4c>
 8002a30:	69bb      	ldr	r3, [r7, #24]
 8002a32:	2b0c      	cmp	r3, #12
 8002a34:	f040 808b 	bne.w	8002b4e <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002a38:	697b      	ldr	r3, [r7, #20]
 8002a3a:	2b01      	cmp	r3, #1
 8002a3c:	f040 8087 	bne.w	8002b4e <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002a40:	4b88      	ldr	r3, [pc, #544]	; (8002c64 <HAL_RCC_OscConfig+0x270>)
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f003 0302 	and.w	r3, r3, #2
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d005      	beq.n	8002a58 <HAL_RCC_OscConfig+0x64>
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	699b      	ldr	r3, [r3, #24]
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d101      	bne.n	8002a58 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8002a54:	2301      	movs	r3, #1
 8002a56:	e3ed      	b.n	8003234 <HAL_RCC_OscConfig+0x840>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	6a1a      	ldr	r2, [r3, #32]
 8002a5c:	4b81      	ldr	r3, [pc, #516]	; (8002c64 <HAL_RCC_OscConfig+0x270>)
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	f003 0308 	and.w	r3, r3, #8
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d004      	beq.n	8002a72 <HAL_RCC_OscConfig+0x7e>
 8002a68:	4b7e      	ldr	r3, [pc, #504]	; (8002c64 <HAL_RCC_OscConfig+0x270>)
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002a70:	e005      	b.n	8002a7e <HAL_RCC_OscConfig+0x8a>
 8002a72:	4b7c      	ldr	r3, [pc, #496]	; (8002c64 <HAL_RCC_OscConfig+0x270>)
 8002a74:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002a78:	091b      	lsrs	r3, r3, #4
 8002a7a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002a7e:	4293      	cmp	r3, r2
 8002a80:	d223      	bcs.n	8002aca <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	6a1b      	ldr	r3, [r3, #32]
 8002a86:	4618      	mov	r0, r3
 8002a88:	f000 fdca 	bl	8003620 <RCC_SetFlashLatencyFromMSIRange>
 8002a8c:	4603      	mov	r3, r0
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d001      	beq.n	8002a96 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8002a92:	2301      	movs	r3, #1
 8002a94:	e3ce      	b.n	8003234 <HAL_RCC_OscConfig+0x840>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002a96:	4b73      	ldr	r3, [pc, #460]	; (8002c64 <HAL_RCC_OscConfig+0x270>)
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	4a72      	ldr	r2, [pc, #456]	; (8002c64 <HAL_RCC_OscConfig+0x270>)
 8002a9c:	f043 0308 	orr.w	r3, r3, #8
 8002aa0:	6013      	str	r3, [r2, #0]
 8002aa2:	4b70      	ldr	r3, [pc, #448]	; (8002c64 <HAL_RCC_OscConfig+0x270>)
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	6a1b      	ldr	r3, [r3, #32]
 8002aae:	496d      	ldr	r1, [pc, #436]	; (8002c64 <HAL_RCC_OscConfig+0x270>)
 8002ab0:	4313      	orrs	r3, r2
 8002ab2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002ab4:	4b6b      	ldr	r3, [pc, #428]	; (8002c64 <HAL_RCC_OscConfig+0x270>)
 8002ab6:	685b      	ldr	r3, [r3, #4]
 8002ab8:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	69db      	ldr	r3, [r3, #28]
 8002ac0:	021b      	lsls	r3, r3, #8
 8002ac2:	4968      	ldr	r1, [pc, #416]	; (8002c64 <HAL_RCC_OscConfig+0x270>)
 8002ac4:	4313      	orrs	r3, r2
 8002ac6:	604b      	str	r3, [r1, #4]
 8002ac8:	e025      	b.n	8002b16 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002aca:	4b66      	ldr	r3, [pc, #408]	; (8002c64 <HAL_RCC_OscConfig+0x270>)
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	4a65      	ldr	r2, [pc, #404]	; (8002c64 <HAL_RCC_OscConfig+0x270>)
 8002ad0:	f043 0308 	orr.w	r3, r3, #8
 8002ad4:	6013      	str	r3, [r2, #0]
 8002ad6:	4b63      	ldr	r3, [pc, #396]	; (8002c64 <HAL_RCC_OscConfig+0x270>)
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	6a1b      	ldr	r3, [r3, #32]
 8002ae2:	4960      	ldr	r1, [pc, #384]	; (8002c64 <HAL_RCC_OscConfig+0x270>)
 8002ae4:	4313      	orrs	r3, r2
 8002ae6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002ae8:	4b5e      	ldr	r3, [pc, #376]	; (8002c64 <HAL_RCC_OscConfig+0x270>)
 8002aea:	685b      	ldr	r3, [r3, #4]
 8002aec:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	69db      	ldr	r3, [r3, #28]
 8002af4:	021b      	lsls	r3, r3, #8
 8002af6:	495b      	ldr	r1, [pc, #364]	; (8002c64 <HAL_RCC_OscConfig+0x270>)
 8002af8:	4313      	orrs	r3, r2
 8002afa:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002afc:	69bb      	ldr	r3, [r7, #24]
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d109      	bne.n	8002b16 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	6a1b      	ldr	r3, [r3, #32]
 8002b06:	4618      	mov	r0, r3
 8002b08:	f000 fd8a 	bl	8003620 <RCC_SetFlashLatencyFromMSIRange>
 8002b0c:	4603      	mov	r3, r0
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d001      	beq.n	8002b16 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8002b12:	2301      	movs	r3, #1
 8002b14:	e38e      	b.n	8003234 <HAL_RCC_OscConfig+0x840>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002b16:	f000 fcbf 	bl	8003498 <HAL_RCC_GetSysClockFreq>
 8002b1a:	4602      	mov	r2, r0
 8002b1c:	4b51      	ldr	r3, [pc, #324]	; (8002c64 <HAL_RCC_OscConfig+0x270>)
 8002b1e:	689b      	ldr	r3, [r3, #8]
 8002b20:	091b      	lsrs	r3, r3, #4
 8002b22:	f003 030f 	and.w	r3, r3, #15
 8002b26:	4950      	ldr	r1, [pc, #320]	; (8002c68 <HAL_RCC_OscConfig+0x274>)
 8002b28:	5ccb      	ldrb	r3, [r1, r3]
 8002b2a:	f003 031f 	and.w	r3, r3, #31
 8002b2e:	fa22 f303 	lsr.w	r3, r2, r3
 8002b32:	4a4e      	ldr	r2, [pc, #312]	; (8002c6c <HAL_RCC_OscConfig+0x278>)
 8002b34:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002b36:	4b4e      	ldr	r3, [pc, #312]	; (8002c70 <HAL_RCC_OscConfig+0x27c>)
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	4618      	mov	r0, r3
 8002b3c:	f7ff fb76 	bl	800222c <HAL_InitTick>
 8002b40:	4603      	mov	r3, r0
 8002b42:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002b44:	7bfb      	ldrb	r3, [r7, #15]
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d052      	beq.n	8002bf0 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8002b4a:	7bfb      	ldrb	r3, [r7, #15]
 8002b4c:	e372      	b.n	8003234 <HAL_RCC_OscConfig+0x840>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	699b      	ldr	r3, [r3, #24]
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d032      	beq.n	8002bbc <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002b56:	4b43      	ldr	r3, [pc, #268]	; (8002c64 <HAL_RCC_OscConfig+0x270>)
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	4a42      	ldr	r2, [pc, #264]	; (8002c64 <HAL_RCC_OscConfig+0x270>)
 8002b5c:	f043 0301 	orr.w	r3, r3, #1
 8002b60:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002b62:	f7ff fbb3 	bl	80022cc <HAL_GetTick>
 8002b66:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002b68:	e008      	b.n	8002b7c <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002b6a:	f7ff fbaf 	bl	80022cc <HAL_GetTick>
 8002b6e:	4602      	mov	r2, r0
 8002b70:	693b      	ldr	r3, [r7, #16]
 8002b72:	1ad3      	subs	r3, r2, r3
 8002b74:	2b02      	cmp	r3, #2
 8002b76:	d901      	bls.n	8002b7c <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8002b78:	2303      	movs	r3, #3
 8002b7a:	e35b      	b.n	8003234 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002b7c:	4b39      	ldr	r3, [pc, #228]	; (8002c64 <HAL_RCC_OscConfig+0x270>)
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	f003 0302 	and.w	r3, r3, #2
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d0f0      	beq.n	8002b6a <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002b88:	4b36      	ldr	r3, [pc, #216]	; (8002c64 <HAL_RCC_OscConfig+0x270>)
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	4a35      	ldr	r2, [pc, #212]	; (8002c64 <HAL_RCC_OscConfig+0x270>)
 8002b8e:	f043 0308 	orr.w	r3, r3, #8
 8002b92:	6013      	str	r3, [r2, #0]
 8002b94:	4b33      	ldr	r3, [pc, #204]	; (8002c64 <HAL_RCC_OscConfig+0x270>)
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	6a1b      	ldr	r3, [r3, #32]
 8002ba0:	4930      	ldr	r1, [pc, #192]	; (8002c64 <HAL_RCC_OscConfig+0x270>)
 8002ba2:	4313      	orrs	r3, r2
 8002ba4:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002ba6:	4b2f      	ldr	r3, [pc, #188]	; (8002c64 <HAL_RCC_OscConfig+0x270>)
 8002ba8:	685b      	ldr	r3, [r3, #4]
 8002baa:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	69db      	ldr	r3, [r3, #28]
 8002bb2:	021b      	lsls	r3, r3, #8
 8002bb4:	492b      	ldr	r1, [pc, #172]	; (8002c64 <HAL_RCC_OscConfig+0x270>)
 8002bb6:	4313      	orrs	r3, r2
 8002bb8:	604b      	str	r3, [r1, #4]
 8002bba:	e01a      	b.n	8002bf2 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002bbc:	4b29      	ldr	r3, [pc, #164]	; (8002c64 <HAL_RCC_OscConfig+0x270>)
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	4a28      	ldr	r2, [pc, #160]	; (8002c64 <HAL_RCC_OscConfig+0x270>)
 8002bc2:	f023 0301 	bic.w	r3, r3, #1
 8002bc6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002bc8:	f7ff fb80 	bl	80022cc <HAL_GetTick>
 8002bcc:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002bce:	e008      	b.n	8002be2 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002bd0:	f7ff fb7c 	bl	80022cc <HAL_GetTick>
 8002bd4:	4602      	mov	r2, r0
 8002bd6:	693b      	ldr	r3, [r7, #16]
 8002bd8:	1ad3      	subs	r3, r2, r3
 8002bda:	2b02      	cmp	r3, #2
 8002bdc:	d901      	bls.n	8002be2 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8002bde:	2303      	movs	r3, #3
 8002be0:	e328      	b.n	8003234 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002be2:	4b20      	ldr	r3, [pc, #128]	; (8002c64 <HAL_RCC_OscConfig+0x270>)
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	f003 0302 	and.w	r3, r3, #2
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d1f0      	bne.n	8002bd0 <HAL_RCC_OscConfig+0x1dc>
 8002bee:	e000      	b.n	8002bf2 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002bf0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	f003 0301 	and.w	r3, r3, #1
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d073      	beq.n	8002ce6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002bfe:	69bb      	ldr	r3, [r7, #24]
 8002c00:	2b08      	cmp	r3, #8
 8002c02:	d005      	beq.n	8002c10 <HAL_RCC_OscConfig+0x21c>
 8002c04:	69bb      	ldr	r3, [r7, #24]
 8002c06:	2b0c      	cmp	r3, #12
 8002c08:	d10e      	bne.n	8002c28 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002c0a:	697b      	ldr	r3, [r7, #20]
 8002c0c:	2b03      	cmp	r3, #3
 8002c0e:	d10b      	bne.n	8002c28 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c10:	4b14      	ldr	r3, [pc, #80]	; (8002c64 <HAL_RCC_OscConfig+0x270>)
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d063      	beq.n	8002ce4 <HAL_RCC_OscConfig+0x2f0>
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	685b      	ldr	r3, [r3, #4]
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d15f      	bne.n	8002ce4 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002c24:	2301      	movs	r3, #1
 8002c26:	e305      	b.n	8003234 <HAL_RCC_OscConfig+0x840>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	685b      	ldr	r3, [r3, #4]
 8002c2c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002c30:	d106      	bne.n	8002c40 <HAL_RCC_OscConfig+0x24c>
 8002c32:	4b0c      	ldr	r3, [pc, #48]	; (8002c64 <HAL_RCC_OscConfig+0x270>)
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	4a0b      	ldr	r2, [pc, #44]	; (8002c64 <HAL_RCC_OscConfig+0x270>)
 8002c38:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c3c:	6013      	str	r3, [r2, #0]
 8002c3e:	e025      	b.n	8002c8c <HAL_RCC_OscConfig+0x298>
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	685b      	ldr	r3, [r3, #4]
 8002c44:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002c48:	d114      	bne.n	8002c74 <HAL_RCC_OscConfig+0x280>
 8002c4a:	4b06      	ldr	r3, [pc, #24]	; (8002c64 <HAL_RCC_OscConfig+0x270>)
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	4a05      	ldr	r2, [pc, #20]	; (8002c64 <HAL_RCC_OscConfig+0x270>)
 8002c50:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002c54:	6013      	str	r3, [r2, #0]
 8002c56:	4b03      	ldr	r3, [pc, #12]	; (8002c64 <HAL_RCC_OscConfig+0x270>)
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	4a02      	ldr	r2, [pc, #8]	; (8002c64 <HAL_RCC_OscConfig+0x270>)
 8002c5c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c60:	6013      	str	r3, [r2, #0]
 8002c62:	e013      	b.n	8002c8c <HAL_RCC_OscConfig+0x298>
 8002c64:	40021000 	.word	0x40021000
 8002c68:	080087c0 	.word	0x080087c0
 8002c6c:	20000018 	.word	0x20000018
 8002c70:	2000001c 	.word	0x2000001c
 8002c74:	4ba0      	ldr	r3, [pc, #640]	; (8002ef8 <HAL_RCC_OscConfig+0x504>)
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	4a9f      	ldr	r2, [pc, #636]	; (8002ef8 <HAL_RCC_OscConfig+0x504>)
 8002c7a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002c7e:	6013      	str	r3, [r2, #0]
 8002c80:	4b9d      	ldr	r3, [pc, #628]	; (8002ef8 <HAL_RCC_OscConfig+0x504>)
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	4a9c      	ldr	r2, [pc, #624]	; (8002ef8 <HAL_RCC_OscConfig+0x504>)
 8002c86:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002c8a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	685b      	ldr	r3, [r3, #4]
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d013      	beq.n	8002cbc <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c94:	f7ff fb1a 	bl	80022cc <HAL_GetTick>
 8002c98:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002c9a:	e008      	b.n	8002cae <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c9c:	f7ff fb16 	bl	80022cc <HAL_GetTick>
 8002ca0:	4602      	mov	r2, r0
 8002ca2:	693b      	ldr	r3, [r7, #16]
 8002ca4:	1ad3      	subs	r3, r2, r3
 8002ca6:	2b64      	cmp	r3, #100	; 0x64
 8002ca8:	d901      	bls.n	8002cae <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002caa:	2303      	movs	r3, #3
 8002cac:	e2c2      	b.n	8003234 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002cae:	4b92      	ldr	r3, [pc, #584]	; (8002ef8 <HAL_RCC_OscConfig+0x504>)
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d0f0      	beq.n	8002c9c <HAL_RCC_OscConfig+0x2a8>
 8002cba:	e014      	b.n	8002ce6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cbc:	f7ff fb06 	bl	80022cc <HAL_GetTick>
 8002cc0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002cc2:	e008      	b.n	8002cd6 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002cc4:	f7ff fb02 	bl	80022cc <HAL_GetTick>
 8002cc8:	4602      	mov	r2, r0
 8002cca:	693b      	ldr	r3, [r7, #16]
 8002ccc:	1ad3      	subs	r3, r2, r3
 8002cce:	2b64      	cmp	r3, #100	; 0x64
 8002cd0:	d901      	bls.n	8002cd6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002cd2:	2303      	movs	r3, #3
 8002cd4:	e2ae      	b.n	8003234 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002cd6:	4b88      	ldr	r3, [pc, #544]	; (8002ef8 <HAL_RCC_OscConfig+0x504>)
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d1f0      	bne.n	8002cc4 <HAL_RCC_OscConfig+0x2d0>
 8002ce2:	e000      	b.n	8002ce6 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ce4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f003 0302 	and.w	r3, r3, #2
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d060      	beq.n	8002db4 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002cf2:	69bb      	ldr	r3, [r7, #24]
 8002cf4:	2b04      	cmp	r3, #4
 8002cf6:	d005      	beq.n	8002d04 <HAL_RCC_OscConfig+0x310>
 8002cf8:	69bb      	ldr	r3, [r7, #24]
 8002cfa:	2b0c      	cmp	r3, #12
 8002cfc:	d119      	bne.n	8002d32 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002cfe:	697b      	ldr	r3, [r7, #20]
 8002d00:	2b02      	cmp	r3, #2
 8002d02:	d116      	bne.n	8002d32 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002d04:	4b7c      	ldr	r3, [pc, #496]	; (8002ef8 <HAL_RCC_OscConfig+0x504>)
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d005      	beq.n	8002d1c <HAL_RCC_OscConfig+0x328>
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	68db      	ldr	r3, [r3, #12]
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d101      	bne.n	8002d1c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002d18:	2301      	movs	r3, #1
 8002d1a:	e28b      	b.n	8003234 <HAL_RCC_OscConfig+0x840>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d1c:	4b76      	ldr	r3, [pc, #472]	; (8002ef8 <HAL_RCC_OscConfig+0x504>)
 8002d1e:	685b      	ldr	r3, [r3, #4]
 8002d20:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	691b      	ldr	r3, [r3, #16]
 8002d28:	061b      	lsls	r3, r3, #24
 8002d2a:	4973      	ldr	r1, [pc, #460]	; (8002ef8 <HAL_RCC_OscConfig+0x504>)
 8002d2c:	4313      	orrs	r3, r2
 8002d2e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002d30:	e040      	b.n	8002db4 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	68db      	ldr	r3, [r3, #12]
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d023      	beq.n	8002d82 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002d3a:	4b6f      	ldr	r3, [pc, #444]	; (8002ef8 <HAL_RCC_OscConfig+0x504>)
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	4a6e      	ldr	r2, [pc, #440]	; (8002ef8 <HAL_RCC_OscConfig+0x504>)
 8002d40:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d44:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d46:	f7ff fac1 	bl	80022cc <HAL_GetTick>
 8002d4a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002d4c:	e008      	b.n	8002d60 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d4e:	f7ff fabd 	bl	80022cc <HAL_GetTick>
 8002d52:	4602      	mov	r2, r0
 8002d54:	693b      	ldr	r3, [r7, #16]
 8002d56:	1ad3      	subs	r3, r2, r3
 8002d58:	2b02      	cmp	r3, #2
 8002d5a:	d901      	bls.n	8002d60 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002d5c:	2303      	movs	r3, #3
 8002d5e:	e269      	b.n	8003234 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002d60:	4b65      	ldr	r3, [pc, #404]	; (8002ef8 <HAL_RCC_OscConfig+0x504>)
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d0f0      	beq.n	8002d4e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d6c:	4b62      	ldr	r3, [pc, #392]	; (8002ef8 <HAL_RCC_OscConfig+0x504>)
 8002d6e:	685b      	ldr	r3, [r3, #4]
 8002d70:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	691b      	ldr	r3, [r3, #16]
 8002d78:	061b      	lsls	r3, r3, #24
 8002d7a:	495f      	ldr	r1, [pc, #380]	; (8002ef8 <HAL_RCC_OscConfig+0x504>)
 8002d7c:	4313      	orrs	r3, r2
 8002d7e:	604b      	str	r3, [r1, #4]
 8002d80:	e018      	b.n	8002db4 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002d82:	4b5d      	ldr	r3, [pc, #372]	; (8002ef8 <HAL_RCC_OscConfig+0x504>)
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	4a5c      	ldr	r2, [pc, #368]	; (8002ef8 <HAL_RCC_OscConfig+0x504>)
 8002d88:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002d8c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d8e:	f7ff fa9d 	bl	80022cc <HAL_GetTick>
 8002d92:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002d94:	e008      	b.n	8002da8 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d96:	f7ff fa99 	bl	80022cc <HAL_GetTick>
 8002d9a:	4602      	mov	r2, r0
 8002d9c:	693b      	ldr	r3, [r7, #16]
 8002d9e:	1ad3      	subs	r3, r2, r3
 8002da0:	2b02      	cmp	r3, #2
 8002da2:	d901      	bls.n	8002da8 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002da4:	2303      	movs	r3, #3
 8002da6:	e245      	b.n	8003234 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002da8:	4b53      	ldr	r3, [pc, #332]	; (8002ef8 <HAL_RCC_OscConfig+0x504>)
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d1f0      	bne.n	8002d96 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	f003 0308 	and.w	r3, r3, #8
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d03c      	beq.n	8002e3a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	695b      	ldr	r3, [r3, #20]
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d01c      	beq.n	8002e02 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002dc8:	4b4b      	ldr	r3, [pc, #300]	; (8002ef8 <HAL_RCC_OscConfig+0x504>)
 8002dca:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002dce:	4a4a      	ldr	r2, [pc, #296]	; (8002ef8 <HAL_RCC_OscConfig+0x504>)
 8002dd0:	f043 0301 	orr.w	r3, r3, #1
 8002dd4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002dd8:	f7ff fa78 	bl	80022cc <HAL_GetTick>
 8002ddc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002dde:	e008      	b.n	8002df2 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002de0:	f7ff fa74 	bl	80022cc <HAL_GetTick>
 8002de4:	4602      	mov	r2, r0
 8002de6:	693b      	ldr	r3, [r7, #16]
 8002de8:	1ad3      	subs	r3, r2, r3
 8002dea:	2b02      	cmp	r3, #2
 8002dec:	d901      	bls.n	8002df2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002dee:	2303      	movs	r3, #3
 8002df0:	e220      	b.n	8003234 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002df2:	4b41      	ldr	r3, [pc, #260]	; (8002ef8 <HAL_RCC_OscConfig+0x504>)
 8002df4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002df8:	f003 0302 	and.w	r3, r3, #2
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d0ef      	beq.n	8002de0 <HAL_RCC_OscConfig+0x3ec>
 8002e00:	e01b      	b.n	8002e3a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002e02:	4b3d      	ldr	r3, [pc, #244]	; (8002ef8 <HAL_RCC_OscConfig+0x504>)
 8002e04:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002e08:	4a3b      	ldr	r2, [pc, #236]	; (8002ef8 <HAL_RCC_OscConfig+0x504>)
 8002e0a:	f023 0301 	bic.w	r3, r3, #1
 8002e0e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e12:	f7ff fa5b 	bl	80022cc <HAL_GetTick>
 8002e16:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002e18:	e008      	b.n	8002e2c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e1a:	f7ff fa57 	bl	80022cc <HAL_GetTick>
 8002e1e:	4602      	mov	r2, r0
 8002e20:	693b      	ldr	r3, [r7, #16]
 8002e22:	1ad3      	subs	r3, r2, r3
 8002e24:	2b02      	cmp	r3, #2
 8002e26:	d901      	bls.n	8002e2c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002e28:	2303      	movs	r3, #3
 8002e2a:	e203      	b.n	8003234 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002e2c:	4b32      	ldr	r3, [pc, #200]	; (8002ef8 <HAL_RCC_OscConfig+0x504>)
 8002e2e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002e32:	f003 0302 	and.w	r3, r3, #2
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d1ef      	bne.n	8002e1a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	f003 0304 	and.w	r3, r3, #4
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	f000 80a6 	beq.w	8002f94 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002e48:	2300      	movs	r3, #0
 8002e4a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002e4c:	4b2a      	ldr	r3, [pc, #168]	; (8002ef8 <HAL_RCC_OscConfig+0x504>)
 8002e4e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e50:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d10d      	bne.n	8002e74 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002e58:	4b27      	ldr	r3, [pc, #156]	; (8002ef8 <HAL_RCC_OscConfig+0x504>)
 8002e5a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e5c:	4a26      	ldr	r2, [pc, #152]	; (8002ef8 <HAL_RCC_OscConfig+0x504>)
 8002e5e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e62:	6593      	str	r3, [r2, #88]	; 0x58
 8002e64:	4b24      	ldr	r3, [pc, #144]	; (8002ef8 <HAL_RCC_OscConfig+0x504>)
 8002e66:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e68:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e6c:	60bb      	str	r3, [r7, #8]
 8002e6e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002e70:	2301      	movs	r3, #1
 8002e72:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002e74:	4b21      	ldr	r3, [pc, #132]	; (8002efc <HAL_RCC_OscConfig+0x508>)
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d118      	bne.n	8002eb2 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002e80:	4b1e      	ldr	r3, [pc, #120]	; (8002efc <HAL_RCC_OscConfig+0x508>)
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	4a1d      	ldr	r2, [pc, #116]	; (8002efc <HAL_RCC_OscConfig+0x508>)
 8002e86:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e8a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002e8c:	f7ff fa1e 	bl	80022cc <HAL_GetTick>
 8002e90:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002e92:	e008      	b.n	8002ea6 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e94:	f7ff fa1a 	bl	80022cc <HAL_GetTick>
 8002e98:	4602      	mov	r2, r0
 8002e9a:	693b      	ldr	r3, [r7, #16]
 8002e9c:	1ad3      	subs	r3, r2, r3
 8002e9e:	2b02      	cmp	r3, #2
 8002ea0:	d901      	bls.n	8002ea6 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002ea2:	2303      	movs	r3, #3
 8002ea4:	e1c6      	b.n	8003234 <HAL_RCC_OscConfig+0x840>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002ea6:	4b15      	ldr	r3, [pc, #84]	; (8002efc <HAL_RCC_OscConfig+0x508>)
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d0f0      	beq.n	8002e94 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	689b      	ldr	r3, [r3, #8]
 8002eb6:	2b01      	cmp	r3, #1
 8002eb8:	d108      	bne.n	8002ecc <HAL_RCC_OscConfig+0x4d8>
 8002eba:	4b0f      	ldr	r3, [pc, #60]	; (8002ef8 <HAL_RCC_OscConfig+0x504>)
 8002ebc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ec0:	4a0d      	ldr	r2, [pc, #52]	; (8002ef8 <HAL_RCC_OscConfig+0x504>)
 8002ec2:	f043 0301 	orr.w	r3, r3, #1
 8002ec6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002eca:	e029      	b.n	8002f20 <HAL_RCC_OscConfig+0x52c>
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	689b      	ldr	r3, [r3, #8]
 8002ed0:	2b05      	cmp	r3, #5
 8002ed2:	d115      	bne.n	8002f00 <HAL_RCC_OscConfig+0x50c>
 8002ed4:	4b08      	ldr	r3, [pc, #32]	; (8002ef8 <HAL_RCC_OscConfig+0x504>)
 8002ed6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002eda:	4a07      	ldr	r2, [pc, #28]	; (8002ef8 <HAL_RCC_OscConfig+0x504>)
 8002edc:	f043 0304 	orr.w	r3, r3, #4
 8002ee0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002ee4:	4b04      	ldr	r3, [pc, #16]	; (8002ef8 <HAL_RCC_OscConfig+0x504>)
 8002ee6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002eea:	4a03      	ldr	r2, [pc, #12]	; (8002ef8 <HAL_RCC_OscConfig+0x504>)
 8002eec:	f043 0301 	orr.w	r3, r3, #1
 8002ef0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002ef4:	e014      	b.n	8002f20 <HAL_RCC_OscConfig+0x52c>
 8002ef6:	bf00      	nop
 8002ef8:	40021000 	.word	0x40021000
 8002efc:	40007000 	.word	0x40007000
 8002f00:	4b9d      	ldr	r3, [pc, #628]	; (8003178 <HAL_RCC_OscConfig+0x784>)
 8002f02:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f06:	4a9c      	ldr	r2, [pc, #624]	; (8003178 <HAL_RCC_OscConfig+0x784>)
 8002f08:	f023 0301 	bic.w	r3, r3, #1
 8002f0c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002f10:	4b99      	ldr	r3, [pc, #612]	; (8003178 <HAL_RCC_OscConfig+0x784>)
 8002f12:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f16:	4a98      	ldr	r2, [pc, #608]	; (8003178 <HAL_RCC_OscConfig+0x784>)
 8002f18:	f023 0304 	bic.w	r3, r3, #4
 8002f1c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	689b      	ldr	r3, [r3, #8]
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d016      	beq.n	8002f56 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f28:	f7ff f9d0 	bl	80022cc <HAL_GetTick>
 8002f2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002f2e:	e00a      	b.n	8002f46 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f30:	f7ff f9cc 	bl	80022cc <HAL_GetTick>
 8002f34:	4602      	mov	r2, r0
 8002f36:	693b      	ldr	r3, [r7, #16]
 8002f38:	1ad3      	subs	r3, r2, r3
 8002f3a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f3e:	4293      	cmp	r3, r2
 8002f40:	d901      	bls.n	8002f46 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002f42:	2303      	movs	r3, #3
 8002f44:	e176      	b.n	8003234 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002f46:	4b8c      	ldr	r3, [pc, #560]	; (8003178 <HAL_RCC_OscConfig+0x784>)
 8002f48:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f4c:	f003 0302 	and.w	r3, r3, #2
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d0ed      	beq.n	8002f30 <HAL_RCC_OscConfig+0x53c>
 8002f54:	e015      	b.n	8002f82 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f56:	f7ff f9b9 	bl	80022cc <HAL_GetTick>
 8002f5a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002f5c:	e00a      	b.n	8002f74 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f5e:	f7ff f9b5 	bl	80022cc <HAL_GetTick>
 8002f62:	4602      	mov	r2, r0
 8002f64:	693b      	ldr	r3, [r7, #16]
 8002f66:	1ad3      	subs	r3, r2, r3
 8002f68:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f6c:	4293      	cmp	r3, r2
 8002f6e:	d901      	bls.n	8002f74 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002f70:	2303      	movs	r3, #3
 8002f72:	e15f      	b.n	8003234 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002f74:	4b80      	ldr	r3, [pc, #512]	; (8003178 <HAL_RCC_OscConfig+0x784>)
 8002f76:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f7a:	f003 0302 	and.w	r3, r3, #2
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d1ed      	bne.n	8002f5e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002f82:	7ffb      	ldrb	r3, [r7, #31]
 8002f84:	2b01      	cmp	r3, #1
 8002f86:	d105      	bne.n	8002f94 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f88:	4b7b      	ldr	r3, [pc, #492]	; (8003178 <HAL_RCC_OscConfig+0x784>)
 8002f8a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f8c:	4a7a      	ldr	r2, [pc, #488]	; (8003178 <HAL_RCC_OscConfig+0x784>)
 8002f8e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002f92:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f003 0320 	and.w	r3, r3, #32
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d03c      	beq.n	800301a <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d01c      	beq.n	8002fe2 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002fa8:	4b73      	ldr	r3, [pc, #460]	; (8003178 <HAL_RCC_OscConfig+0x784>)
 8002faa:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002fae:	4a72      	ldr	r2, [pc, #456]	; (8003178 <HAL_RCC_OscConfig+0x784>)
 8002fb0:	f043 0301 	orr.w	r3, r3, #1
 8002fb4:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fb8:	f7ff f988 	bl	80022cc <HAL_GetTick>
 8002fbc:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002fbe:	e008      	b.n	8002fd2 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002fc0:	f7ff f984 	bl	80022cc <HAL_GetTick>
 8002fc4:	4602      	mov	r2, r0
 8002fc6:	693b      	ldr	r3, [r7, #16]
 8002fc8:	1ad3      	subs	r3, r2, r3
 8002fca:	2b02      	cmp	r3, #2
 8002fcc:	d901      	bls.n	8002fd2 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8002fce:	2303      	movs	r3, #3
 8002fd0:	e130      	b.n	8003234 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002fd2:	4b69      	ldr	r3, [pc, #420]	; (8003178 <HAL_RCC_OscConfig+0x784>)
 8002fd4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002fd8:	f003 0302 	and.w	r3, r3, #2
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d0ef      	beq.n	8002fc0 <HAL_RCC_OscConfig+0x5cc>
 8002fe0:	e01b      	b.n	800301a <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002fe2:	4b65      	ldr	r3, [pc, #404]	; (8003178 <HAL_RCC_OscConfig+0x784>)
 8002fe4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002fe8:	4a63      	ldr	r2, [pc, #396]	; (8003178 <HAL_RCC_OscConfig+0x784>)
 8002fea:	f023 0301 	bic.w	r3, r3, #1
 8002fee:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ff2:	f7ff f96b 	bl	80022cc <HAL_GetTick>
 8002ff6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002ff8:	e008      	b.n	800300c <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002ffa:	f7ff f967 	bl	80022cc <HAL_GetTick>
 8002ffe:	4602      	mov	r2, r0
 8003000:	693b      	ldr	r3, [r7, #16]
 8003002:	1ad3      	subs	r3, r2, r3
 8003004:	2b02      	cmp	r3, #2
 8003006:	d901      	bls.n	800300c <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8003008:	2303      	movs	r3, #3
 800300a:	e113      	b.n	8003234 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800300c:	4b5a      	ldr	r3, [pc, #360]	; (8003178 <HAL_RCC_OscConfig+0x784>)
 800300e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003012:	f003 0302 	and.w	r3, r3, #2
 8003016:	2b00      	cmp	r3, #0
 8003018:	d1ef      	bne.n	8002ffa <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800301e:	2b00      	cmp	r3, #0
 8003020:	f000 8107 	beq.w	8003232 <HAL_RCC_OscConfig+0x83e>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003028:	2b02      	cmp	r3, #2
 800302a:	f040 80cf 	bne.w	80031cc <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800302e:	4b52      	ldr	r3, [pc, #328]	; (8003178 <HAL_RCC_OscConfig+0x784>)
 8003030:	68db      	ldr	r3, [r3, #12]
 8003032:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003034:	697b      	ldr	r3, [r7, #20]
 8003036:	f003 0203 	and.w	r2, r3, #3
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800303e:	429a      	cmp	r2, r3
 8003040:	d12c      	bne.n	800309c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003042:	697b      	ldr	r3, [r7, #20]
 8003044:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800304c:	3b01      	subs	r3, #1
 800304e:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003050:	429a      	cmp	r2, r3
 8003052:	d123      	bne.n	800309c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003054:	697b      	ldr	r3, [r7, #20]
 8003056:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800305e:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003060:	429a      	cmp	r2, r3
 8003062:	d11b      	bne.n	800309c <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003064:	697b      	ldr	r3, [r7, #20]
 8003066:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800306e:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003070:	429a      	cmp	r2, r3
 8003072:	d113      	bne.n	800309c <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003074:	697b      	ldr	r3, [r7, #20]
 8003076:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800307e:	085b      	lsrs	r3, r3, #1
 8003080:	3b01      	subs	r3, #1
 8003082:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003084:	429a      	cmp	r2, r3
 8003086:	d109      	bne.n	800309c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003088:	697b      	ldr	r3, [r7, #20]
 800308a:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003092:	085b      	lsrs	r3, r3, #1
 8003094:	3b01      	subs	r3, #1
 8003096:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003098:	429a      	cmp	r2, r3
 800309a:	d071      	beq.n	8003180 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800309c:	69bb      	ldr	r3, [r7, #24]
 800309e:	2b0c      	cmp	r3, #12
 80030a0:	d068      	beq.n	8003174 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80030a2:	4b35      	ldr	r3, [pc, #212]	; (8003178 <HAL_RCC_OscConfig+0x784>)
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d105      	bne.n	80030ba <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80030ae:	4b32      	ldr	r3, [pc, #200]	; (8003178 <HAL_RCC_OscConfig+0x784>)
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d001      	beq.n	80030be <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 80030ba:	2301      	movs	r3, #1
 80030bc:	e0ba      	b.n	8003234 <HAL_RCC_OscConfig+0x840>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80030be:	4b2e      	ldr	r3, [pc, #184]	; (8003178 <HAL_RCC_OscConfig+0x784>)
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	4a2d      	ldr	r2, [pc, #180]	; (8003178 <HAL_RCC_OscConfig+0x784>)
 80030c4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80030c8:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80030ca:	f7ff f8ff 	bl	80022cc <HAL_GetTick>
 80030ce:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80030d0:	e008      	b.n	80030e4 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80030d2:	f7ff f8fb 	bl	80022cc <HAL_GetTick>
 80030d6:	4602      	mov	r2, r0
 80030d8:	693b      	ldr	r3, [r7, #16]
 80030da:	1ad3      	subs	r3, r2, r3
 80030dc:	2b02      	cmp	r3, #2
 80030de:	d901      	bls.n	80030e4 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 80030e0:	2303      	movs	r3, #3
 80030e2:	e0a7      	b.n	8003234 <HAL_RCC_OscConfig+0x840>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80030e4:	4b24      	ldr	r3, [pc, #144]	; (8003178 <HAL_RCC_OscConfig+0x784>)
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d1f0      	bne.n	80030d2 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80030f0:	4b21      	ldr	r3, [pc, #132]	; (8003178 <HAL_RCC_OscConfig+0x784>)
 80030f2:	68da      	ldr	r2, [r3, #12]
 80030f4:	4b21      	ldr	r3, [pc, #132]	; (800317c <HAL_RCC_OscConfig+0x788>)
 80030f6:	4013      	ands	r3, r2
 80030f8:	687a      	ldr	r2, [r7, #4]
 80030fa:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80030fc:	687a      	ldr	r2, [r7, #4]
 80030fe:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003100:	3a01      	subs	r2, #1
 8003102:	0112      	lsls	r2, r2, #4
 8003104:	4311      	orrs	r1, r2
 8003106:	687a      	ldr	r2, [r7, #4]
 8003108:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800310a:	0212      	lsls	r2, r2, #8
 800310c:	4311      	orrs	r1, r2
 800310e:	687a      	ldr	r2, [r7, #4]
 8003110:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003112:	0852      	lsrs	r2, r2, #1
 8003114:	3a01      	subs	r2, #1
 8003116:	0552      	lsls	r2, r2, #21
 8003118:	4311      	orrs	r1, r2
 800311a:	687a      	ldr	r2, [r7, #4]
 800311c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800311e:	0852      	lsrs	r2, r2, #1
 8003120:	3a01      	subs	r2, #1
 8003122:	0652      	lsls	r2, r2, #25
 8003124:	4311      	orrs	r1, r2
 8003126:	687a      	ldr	r2, [r7, #4]
 8003128:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800312a:	06d2      	lsls	r2, r2, #27
 800312c:	430a      	orrs	r2, r1
 800312e:	4912      	ldr	r1, [pc, #72]	; (8003178 <HAL_RCC_OscConfig+0x784>)
 8003130:	4313      	orrs	r3, r2
 8003132:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003134:	4b10      	ldr	r3, [pc, #64]	; (8003178 <HAL_RCC_OscConfig+0x784>)
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	4a0f      	ldr	r2, [pc, #60]	; (8003178 <HAL_RCC_OscConfig+0x784>)
 800313a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800313e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003140:	4b0d      	ldr	r3, [pc, #52]	; (8003178 <HAL_RCC_OscConfig+0x784>)
 8003142:	68db      	ldr	r3, [r3, #12]
 8003144:	4a0c      	ldr	r2, [pc, #48]	; (8003178 <HAL_RCC_OscConfig+0x784>)
 8003146:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800314a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800314c:	f7ff f8be 	bl	80022cc <HAL_GetTick>
 8003150:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003152:	e008      	b.n	8003166 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003154:	f7ff f8ba 	bl	80022cc <HAL_GetTick>
 8003158:	4602      	mov	r2, r0
 800315a:	693b      	ldr	r3, [r7, #16]
 800315c:	1ad3      	subs	r3, r2, r3
 800315e:	2b02      	cmp	r3, #2
 8003160:	d901      	bls.n	8003166 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8003162:	2303      	movs	r3, #3
 8003164:	e066      	b.n	8003234 <HAL_RCC_OscConfig+0x840>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003166:	4b04      	ldr	r3, [pc, #16]	; (8003178 <HAL_RCC_OscConfig+0x784>)
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800316e:	2b00      	cmp	r3, #0
 8003170:	d0f0      	beq.n	8003154 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003172:	e05e      	b.n	8003232 <HAL_RCC_OscConfig+0x83e>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003174:	2301      	movs	r3, #1
 8003176:	e05d      	b.n	8003234 <HAL_RCC_OscConfig+0x840>
 8003178:	40021000 	.word	0x40021000
 800317c:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003180:	4b2e      	ldr	r3, [pc, #184]	; (800323c <HAL_RCC_OscConfig+0x848>)
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003188:	2b00      	cmp	r3, #0
 800318a:	d152      	bne.n	8003232 <HAL_RCC_OscConfig+0x83e>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800318c:	4b2b      	ldr	r3, [pc, #172]	; (800323c <HAL_RCC_OscConfig+0x848>)
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	4a2a      	ldr	r2, [pc, #168]	; (800323c <HAL_RCC_OscConfig+0x848>)
 8003192:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003196:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003198:	4b28      	ldr	r3, [pc, #160]	; (800323c <HAL_RCC_OscConfig+0x848>)
 800319a:	68db      	ldr	r3, [r3, #12]
 800319c:	4a27      	ldr	r2, [pc, #156]	; (800323c <HAL_RCC_OscConfig+0x848>)
 800319e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80031a2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80031a4:	f7ff f892 	bl	80022cc <HAL_GetTick>
 80031a8:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80031aa:	e008      	b.n	80031be <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80031ac:	f7ff f88e 	bl	80022cc <HAL_GetTick>
 80031b0:	4602      	mov	r2, r0
 80031b2:	693b      	ldr	r3, [r7, #16]
 80031b4:	1ad3      	subs	r3, r2, r3
 80031b6:	2b02      	cmp	r3, #2
 80031b8:	d901      	bls.n	80031be <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 80031ba:	2303      	movs	r3, #3
 80031bc:	e03a      	b.n	8003234 <HAL_RCC_OscConfig+0x840>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80031be:	4b1f      	ldr	r3, [pc, #124]	; (800323c <HAL_RCC_OscConfig+0x848>)
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d0f0      	beq.n	80031ac <HAL_RCC_OscConfig+0x7b8>
 80031ca:	e032      	b.n	8003232 <HAL_RCC_OscConfig+0x83e>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80031cc:	69bb      	ldr	r3, [r7, #24]
 80031ce:	2b0c      	cmp	r3, #12
 80031d0:	d02d      	beq.n	800322e <HAL_RCC_OscConfig+0x83a>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80031d2:	4b1a      	ldr	r3, [pc, #104]	; (800323c <HAL_RCC_OscConfig+0x848>)
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	4a19      	ldr	r2, [pc, #100]	; (800323c <HAL_RCC_OscConfig+0x848>)
 80031d8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80031dc:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 80031de:	4b17      	ldr	r3, [pc, #92]	; (800323c <HAL_RCC_OscConfig+0x848>)
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d105      	bne.n	80031f6 <HAL_RCC_OscConfig+0x802>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80031ea:	4b14      	ldr	r3, [pc, #80]	; (800323c <HAL_RCC_OscConfig+0x848>)
 80031ec:	68db      	ldr	r3, [r3, #12]
 80031ee:	4a13      	ldr	r2, [pc, #76]	; (800323c <HAL_RCC_OscConfig+0x848>)
 80031f0:	f023 0303 	bic.w	r3, r3, #3
 80031f4:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80031f6:	4b11      	ldr	r3, [pc, #68]	; (800323c <HAL_RCC_OscConfig+0x848>)
 80031f8:	68db      	ldr	r3, [r3, #12]
 80031fa:	4a10      	ldr	r2, [pc, #64]	; (800323c <HAL_RCC_OscConfig+0x848>)
 80031fc:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8003200:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003204:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003206:	f7ff f861 	bl	80022cc <HAL_GetTick>
 800320a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800320c:	e008      	b.n	8003220 <HAL_RCC_OscConfig+0x82c>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800320e:	f7ff f85d 	bl	80022cc <HAL_GetTick>
 8003212:	4602      	mov	r2, r0
 8003214:	693b      	ldr	r3, [r7, #16]
 8003216:	1ad3      	subs	r3, r2, r3
 8003218:	2b02      	cmp	r3, #2
 800321a:	d901      	bls.n	8003220 <HAL_RCC_OscConfig+0x82c>
          {
            return HAL_TIMEOUT;
 800321c:	2303      	movs	r3, #3
 800321e:	e009      	b.n	8003234 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003220:	4b06      	ldr	r3, [pc, #24]	; (800323c <HAL_RCC_OscConfig+0x848>)
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003228:	2b00      	cmp	r3, #0
 800322a:	d1f0      	bne.n	800320e <HAL_RCC_OscConfig+0x81a>
 800322c:	e001      	b.n	8003232 <HAL_RCC_OscConfig+0x83e>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800322e:	2301      	movs	r3, #1
 8003230:	e000      	b.n	8003234 <HAL_RCC_OscConfig+0x840>
      }
    }
  }
  return HAL_OK;
 8003232:	2300      	movs	r3, #0
}
 8003234:	4618      	mov	r0, r3
 8003236:	3720      	adds	r7, #32
 8003238:	46bd      	mov	sp, r7
 800323a:	bd80      	pop	{r7, pc}
 800323c:	40021000 	.word	0x40021000

08003240 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003240:	b580      	push	{r7, lr}
 8003242:	b086      	sub	sp, #24
 8003244:	af00      	add	r7, sp, #0
 8003246:	6078      	str	r0, [r7, #4]
 8003248:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800324a:	2300      	movs	r3, #0
 800324c:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	2b00      	cmp	r3, #0
 8003252:	d101      	bne.n	8003258 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003254:	2301      	movs	r3, #1
 8003256:	e10f      	b.n	8003478 <HAL_RCC_ClockConfig+0x238>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003258:	4b89      	ldr	r3, [pc, #548]	; (8003480 <HAL_RCC_ClockConfig+0x240>)
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	f003 030f 	and.w	r3, r3, #15
 8003260:	683a      	ldr	r2, [r7, #0]
 8003262:	429a      	cmp	r2, r3
 8003264:	d910      	bls.n	8003288 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003266:	4b86      	ldr	r3, [pc, #536]	; (8003480 <HAL_RCC_ClockConfig+0x240>)
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	f023 020f 	bic.w	r2, r3, #15
 800326e:	4984      	ldr	r1, [pc, #528]	; (8003480 <HAL_RCC_ClockConfig+0x240>)
 8003270:	683b      	ldr	r3, [r7, #0]
 8003272:	4313      	orrs	r3, r2
 8003274:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003276:	4b82      	ldr	r3, [pc, #520]	; (8003480 <HAL_RCC_ClockConfig+0x240>)
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f003 030f 	and.w	r3, r3, #15
 800327e:	683a      	ldr	r2, [r7, #0]
 8003280:	429a      	cmp	r2, r3
 8003282:	d001      	beq.n	8003288 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003284:	2301      	movs	r3, #1
 8003286:	e0f7      	b.n	8003478 <HAL_RCC_ClockConfig+0x238>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	f003 0301 	and.w	r3, r3, #1
 8003290:	2b00      	cmp	r3, #0
 8003292:	f000 8089 	beq.w	80033a8 <HAL_RCC_ClockConfig+0x168>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	685b      	ldr	r3, [r3, #4]
 800329a:	2b03      	cmp	r3, #3
 800329c:	d133      	bne.n	8003306 <HAL_RCC_ClockConfig+0xc6>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800329e:	4b79      	ldr	r3, [pc, #484]	; (8003484 <HAL_RCC_ClockConfig+0x244>)
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d101      	bne.n	80032ae <HAL_RCC_ClockConfig+0x6e>
      {
        return HAL_ERROR;
 80032aa:	2301      	movs	r3, #1
 80032ac:	e0e4      	b.n	8003478 <HAL_RCC_ClockConfig+0x238>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 80032ae:	f000 fa11 	bl	80036d4 <RCC_GetSysClockFreqFromPLLSource>
 80032b2:	4603      	mov	r3, r0
 80032b4:	4a74      	ldr	r2, [pc, #464]	; (8003488 <HAL_RCC_ClockConfig+0x248>)
 80032b6:	4293      	cmp	r3, r2
 80032b8:	d955      	bls.n	8003366 <HAL_RCC_ClockConfig+0x126>
      {
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80032ba:	4b72      	ldr	r3, [pc, #456]	; (8003484 <HAL_RCC_ClockConfig+0x244>)
 80032bc:	689b      	ldr	r3, [r3, #8]
 80032be:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d10a      	bne.n	80032dc <HAL_RCC_ClockConfig+0x9c>
        {
          /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80032c6:	4b6f      	ldr	r3, [pc, #444]	; (8003484 <HAL_RCC_ClockConfig+0x244>)
 80032c8:	689b      	ldr	r3, [r3, #8]
 80032ca:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80032ce:	4a6d      	ldr	r2, [pc, #436]	; (8003484 <HAL_RCC_ClockConfig+0x244>)
 80032d0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80032d4:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80032d6:	2380      	movs	r3, #128	; 0x80
 80032d8:	617b      	str	r3, [r7, #20]
 80032da:	e044      	b.n	8003366 <HAL_RCC_ClockConfig+0x126>
        }
        else if((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) && (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f003 0302 	and.w	r3, r3, #2
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d03e      	beq.n	8003366 <HAL_RCC_ClockConfig+0x126>
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	689b      	ldr	r3, [r3, #8]
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d13a      	bne.n	8003366 <HAL_RCC_ClockConfig+0x126>
        {
          /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80032f0:	4b64      	ldr	r3, [pc, #400]	; (8003484 <HAL_RCC_ClockConfig+0x244>)
 80032f2:	689b      	ldr	r3, [r3, #8]
 80032f4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80032f8:	4a62      	ldr	r2, [pc, #392]	; (8003484 <HAL_RCC_ClockConfig+0x244>)
 80032fa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80032fe:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003300:	2380      	movs	r3, #128	; 0x80
 8003302:	617b      	str	r3, [r7, #20]
 8003304:	e02f      	b.n	8003366 <HAL_RCC_ClockConfig+0x126>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	685b      	ldr	r3, [r3, #4]
 800330a:	2b02      	cmp	r3, #2
 800330c:	d107      	bne.n	800331e <HAL_RCC_ClockConfig+0xde>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800330e:	4b5d      	ldr	r3, [pc, #372]	; (8003484 <HAL_RCC_ClockConfig+0x244>)
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003316:	2b00      	cmp	r3, #0
 8003318:	d115      	bne.n	8003346 <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 800331a:	2301      	movs	r3, #1
 800331c:	e0ac      	b.n	8003478 <HAL_RCC_ClockConfig+0x238>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	685b      	ldr	r3, [r3, #4]
 8003322:	2b00      	cmp	r3, #0
 8003324:	d107      	bne.n	8003336 <HAL_RCC_ClockConfig+0xf6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003326:	4b57      	ldr	r3, [pc, #348]	; (8003484 <HAL_RCC_ClockConfig+0x244>)
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f003 0302 	and.w	r3, r3, #2
 800332e:	2b00      	cmp	r3, #0
 8003330:	d109      	bne.n	8003346 <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 8003332:	2301      	movs	r3, #1
 8003334:	e0a0      	b.n	8003478 <HAL_RCC_ClockConfig+0x238>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003336:	4b53      	ldr	r3, [pc, #332]	; (8003484 <HAL_RCC_ClockConfig+0x244>)
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800333e:	2b00      	cmp	r3, #0
 8003340:	d101      	bne.n	8003346 <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 8003342:	2301      	movs	r3, #1
 8003344:	e098      	b.n	8003478 <HAL_RCC_ClockConfig+0x238>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8003346:	f000 f8a7 	bl	8003498 <HAL_RCC_GetSysClockFreq>
 800334a:	4603      	mov	r3, r0
 800334c:	4a4e      	ldr	r2, [pc, #312]	; (8003488 <HAL_RCC_ClockConfig+0x248>)
 800334e:	4293      	cmp	r3, r2
 8003350:	d909      	bls.n	8003366 <HAL_RCC_ClockConfig+0x126>
      {
        /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003352:	4b4c      	ldr	r3, [pc, #304]	; (8003484 <HAL_RCC_ClockConfig+0x244>)
 8003354:	689b      	ldr	r3, [r3, #8]
 8003356:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800335a:	4a4a      	ldr	r2, [pc, #296]	; (8003484 <HAL_RCC_ClockConfig+0x244>)
 800335c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003360:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8003362:	2380      	movs	r3, #128	; 0x80
 8003364:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003366:	4b47      	ldr	r3, [pc, #284]	; (8003484 <HAL_RCC_ClockConfig+0x244>)
 8003368:	689b      	ldr	r3, [r3, #8]
 800336a:	f023 0203 	bic.w	r2, r3, #3
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	685b      	ldr	r3, [r3, #4]
 8003372:	4944      	ldr	r1, [pc, #272]	; (8003484 <HAL_RCC_ClockConfig+0x244>)
 8003374:	4313      	orrs	r3, r2
 8003376:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003378:	f7fe ffa8 	bl	80022cc <HAL_GetTick>
 800337c:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800337e:	e00a      	b.n	8003396 <HAL_RCC_ClockConfig+0x156>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003380:	f7fe ffa4 	bl	80022cc <HAL_GetTick>
 8003384:	4602      	mov	r2, r0
 8003386:	693b      	ldr	r3, [r7, #16]
 8003388:	1ad3      	subs	r3, r2, r3
 800338a:	f241 3288 	movw	r2, #5000	; 0x1388
 800338e:	4293      	cmp	r3, r2
 8003390:	d901      	bls.n	8003396 <HAL_RCC_ClockConfig+0x156>
      {
        return HAL_TIMEOUT;
 8003392:	2303      	movs	r3, #3
 8003394:	e070      	b.n	8003478 <HAL_RCC_ClockConfig+0x238>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003396:	4b3b      	ldr	r3, [pc, #236]	; (8003484 <HAL_RCC_ClockConfig+0x244>)
 8003398:	689b      	ldr	r3, [r3, #8]
 800339a:	f003 020c 	and.w	r2, r3, #12
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	685b      	ldr	r3, [r3, #4]
 80033a2:	009b      	lsls	r3, r3, #2
 80033a4:	429a      	cmp	r2, r3
 80033a6:	d1eb      	bne.n	8003380 <HAL_RCC_ClockConfig+0x140>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	f003 0302 	and.w	r3, r3, #2
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d009      	beq.n	80033c8 <HAL_RCC_ClockConfig+0x188>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80033b4:	4b33      	ldr	r3, [pc, #204]	; (8003484 <HAL_RCC_ClockConfig+0x244>)
 80033b6:	689b      	ldr	r3, [r3, #8]
 80033b8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	689b      	ldr	r3, [r3, #8]
 80033c0:	4930      	ldr	r1, [pc, #192]	; (8003484 <HAL_RCC_ClockConfig+0x244>)
 80033c2:	4313      	orrs	r3, r2
 80033c4:	608b      	str	r3, [r1, #8]
 80033c6:	e008      	b.n	80033da <HAL_RCC_ClockConfig+0x19a>
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80033c8:	697b      	ldr	r3, [r7, #20]
 80033ca:	2b80      	cmp	r3, #128	; 0x80
 80033cc:	d105      	bne.n	80033da <HAL_RCC_ClockConfig+0x19a>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80033ce:	4b2d      	ldr	r3, [pc, #180]	; (8003484 <HAL_RCC_ClockConfig+0x244>)
 80033d0:	689b      	ldr	r3, [r3, #8]
 80033d2:	4a2c      	ldr	r2, [pc, #176]	; (8003484 <HAL_RCC_ClockConfig+0x244>)
 80033d4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80033d8:	6093      	str	r3, [r2, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80033da:	4b29      	ldr	r3, [pc, #164]	; (8003480 <HAL_RCC_ClockConfig+0x240>)
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f003 030f 	and.w	r3, r3, #15
 80033e2:	683a      	ldr	r2, [r7, #0]
 80033e4:	429a      	cmp	r2, r3
 80033e6:	d210      	bcs.n	800340a <HAL_RCC_ClockConfig+0x1ca>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80033e8:	4b25      	ldr	r3, [pc, #148]	; (8003480 <HAL_RCC_ClockConfig+0x240>)
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	f023 020f 	bic.w	r2, r3, #15
 80033f0:	4923      	ldr	r1, [pc, #140]	; (8003480 <HAL_RCC_ClockConfig+0x240>)
 80033f2:	683b      	ldr	r3, [r7, #0]
 80033f4:	4313      	orrs	r3, r2
 80033f6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80033f8:	4b21      	ldr	r3, [pc, #132]	; (8003480 <HAL_RCC_ClockConfig+0x240>)
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	f003 030f 	and.w	r3, r3, #15
 8003400:	683a      	ldr	r2, [r7, #0]
 8003402:	429a      	cmp	r2, r3
 8003404:	d001      	beq.n	800340a <HAL_RCC_ClockConfig+0x1ca>
    {
      return HAL_ERROR;
 8003406:	2301      	movs	r3, #1
 8003408:	e036      	b.n	8003478 <HAL_RCC_ClockConfig+0x238>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	f003 0304 	and.w	r3, r3, #4
 8003412:	2b00      	cmp	r3, #0
 8003414:	d008      	beq.n	8003428 <HAL_RCC_ClockConfig+0x1e8>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003416:	4b1b      	ldr	r3, [pc, #108]	; (8003484 <HAL_RCC_ClockConfig+0x244>)
 8003418:	689b      	ldr	r3, [r3, #8]
 800341a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	68db      	ldr	r3, [r3, #12]
 8003422:	4918      	ldr	r1, [pc, #96]	; (8003484 <HAL_RCC_ClockConfig+0x244>)
 8003424:	4313      	orrs	r3, r2
 8003426:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	f003 0308 	and.w	r3, r3, #8
 8003430:	2b00      	cmp	r3, #0
 8003432:	d009      	beq.n	8003448 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003434:	4b13      	ldr	r3, [pc, #76]	; (8003484 <HAL_RCC_ClockConfig+0x244>)
 8003436:	689b      	ldr	r3, [r3, #8]
 8003438:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	691b      	ldr	r3, [r3, #16]
 8003440:	00db      	lsls	r3, r3, #3
 8003442:	4910      	ldr	r1, [pc, #64]	; (8003484 <HAL_RCC_ClockConfig+0x244>)
 8003444:	4313      	orrs	r3, r2
 8003446:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003448:	f000 f826 	bl	8003498 <HAL_RCC_GetSysClockFreq>
 800344c:	4602      	mov	r2, r0
 800344e:	4b0d      	ldr	r3, [pc, #52]	; (8003484 <HAL_RCC_ClockConfig+0x244>)
 8003450:	689b      	ldr	r3, [r3, #8]
 8003452:	091b      	lsrs	r3, r3, #4
 8003454:	f003 030f 	and.w	r3, r3, #15
 8003458:	490c      	ldr	r1, [pc, #48]	; (800348c <HAL_RCC_ClockConfig+0x24c>)
 800345a:	5ccb      	ldrb	r3, [r1, r3]
 800345c:	f003 031f 	and.w	r3, r3, #31
 8003460:	fa22 f303 	lsr.w	r3, r2, r3
 8003464:	4a0a      	ldr	r2, [pc, #40]	; (8003490 <HAL_RCC_ClockConfig+0x250>)
 8003466:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003468:	4b0a      	ldr	r3, [pc, #40]	; (8003494 <HAL_RCC_ClockConfig+0x254>)
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	4618      	mov	r0, r3
 800346e:	f7fe fedd 	bl	800222c <HAL_InitTick>
 8003472:	4603      	mov	r3, r0
 8003474:	73fb      	strb	r3, [r7, #15]

  return status;
 8003476:	7bfb      	ldrb	r3, [r7, #15]
}
 8003478:	4618      	mov	r0, r3
 800347a:	3718      	adds	r7, #24
 800347c:	46bd      	mov	sp, r7
 800347e:	bd80      	pop	{r7, pc}
 8003480:	40022000 	.word	0x40022000
 8003484:	40021000 	.word	0x40021000
 8003488:	04c4b400 	.word	0x04c4b400
 800348c:	080087c0 	.word	0x080087c0
 8003490:	20000018 	.word	0x20000018
 8003494:	2000001c 	.word	0x2000001c

08003498 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003498:	b480      	push	{r7}
 800349a:	b089      	sub	sp, #36	; 0x24
 800349c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800349e:	2300      	movs	r3, #0
 80034a0:	61fb      	str	r3, [r7, #28]
 80034a2:	2300      	movs	r3, #0
 80034a4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80034a6:	4b3e      	ldr	r3, [pc, #248]	; (80035a0 <HAL_RCC_GetSysClockFreq+0x108>)
 80034a8:	689b      	ldr	r3, [r3, #8]
 80034aa:	f003 030c 	and.w	r3, r3, #12
 80034ae:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80034b0:	4b3b      	ldr	r3, [pc, #236]	; (80035a0 <HAL_RCC_GetSysClockFreq+0x108>)
 80034b2:	68db      	ldr	r3, [r3, #12]
 80034b4:	f003 0303 	and.w	r3, r3, #3
 80034b8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80034ba:	693b      	ldr	r3, [r7, #16]
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d005      	beq.n	80034cc <HAL_RCC_GetSysClockFreq+0x34>
 80034c0:	693b      	ldr	r3, [r7, #16]
 80034c2:	2b0c      	cmp	r3, #12
 80034c4:	d121      	bne.n	800350a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	2b01      	cmp	r3, #1
 80034ca:	d11e      	bne.n	800350a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80034cc:	4b34      	ldr	r3, [pc, #208]	; (80035a0 <HAL_RCC_GetSysClockFreq+0x108>)
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	f003 0308 	and.w	r3, r3, #8
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d107      	bne.n	80034e8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80034d8:	4b31      	ldr	r3, [pc, #196]	; (80035a0 <HAL_RCC_GetSysClockFreq+0x108>)
 80034da:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80034de:	0a1b      	lsrs	r3, r3, #8
 80034e0:	f003 030f 	and.w	r3, r3, #15
 80034e4:	61fb      	str	r3, [r7, #28]
 80034e6:	e005      	b.n	80034f4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80034e8:	4b2d      	ldr	r3, [pc, #180]	; (80035a0 <HAL_RCC_GetSysClockFreq+0x108>)
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	091b      	lsrs	r3, r3, #4
 80034ee:	f003 030f 	and.w	r3, r3, #15
 80034f2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80034f4:	4a2b      	ldr	r2, [pc, #172]	; (80035a4 <HAL_RCC_GetSysClockFreq+0x10c>)
 80034f6:	69fb      	ldr	r3, [r7, #28]
 80034f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80034fc:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80034fe:	693b      	ldr	r3, [r7, #16]
 8003500:	2b00      	cmp	r3, #0
 8003502:	d10d      	bne.n	8003520 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003504:	69fb      	ldr	r3, [r7, #28]
 8003506:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003508:	e00a      	b.n	8003520 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800350a:	693b      	ldr	r3, [r7, #16]
 800350c:	2b04      	cmp	r3, #4
 800350e:	d102      	bne.n	8003516 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003510:	4b25      	ldr	r3, [pc, #148]	; (80035a8 <HAL_RCC_GetSysClockFreq+0x110>)
 8003512:	61bb      	str	r3, [r7, #24]
 8003514:	e004      	b.n	8003520 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003516:	693b      	ldr	r3, [r7, #16]
 8003518:	2b08      	cmp	r3, #8
 800351a:	d101      	bne.n	8003520 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800351c:	4b23      	ldr	r3, [pc, #140]	; (80035ac <HAL_RCC_GetSysClockFreq+0x114>)
 800351e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003520:	693b      	ldr	r3, [r7, #16]
 8003522:	2b0c      	cmp	r3, #12
 8003524:	d134      	bne.n	8003590 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003526:	4b1e      	ldr	r3, [pc, #120]	; (80035a0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003528:	68db      	ldr	r3, [r3, #12]
 800352a:	f003 0303 	and.w	r3, r3, #3
 800352e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003530:	68bb      	ldr	r3, [r7, #8]
 8003532:	2b02      	cmp	r3, #2
 8003534:	d003      	beq.n	800353e <HAL_RCC_GetSysClockFreq+0xa6>
 8003536:	68bb      	ldr	r3, [r7, #8]
 8003538:	2b03      	cmp	r3, #3
 800353a:	d003      	beq.n	8003544 <HAL_RCC_GetSysClockFreq+0xac>
 800353c:	e005      	b.n	800354a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800353e:	4b1a      	ldr	r3, [pc, #104]	; (80035a8 <HAL_RCC_GetSysClockFreq+0x110>)
 8003540:	617b      	str	r3, [r7, #20]
      break;
 8003542:	e005      	b.n	8003550 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003544:	4b19      	ldr	r3, [pc, #100]	; (80035ac <HAL_RCC_GetSysClockFreq+0x114>)
 8003546:	617b      	str	r3, [r7, #20]
      break;
 8003548:	e002      	b.n	8003550 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800354a:	69fb      	ldr	r3, [r7, #28]
 800354c:	617b      	str	r3, [r7, #20]
      break;
 800354e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003550:	4b13      	ldr	r3, [pc, #76]	; (80035a0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003552:	68db      	ldr	r3, [r3, #12]
 8003554:	091b      	lsrs	r3, r3, #4
 8003556:	f003 030f 	and.w	r3, r3, #15
 800355a:	3301      	adds	r3, #1
 800355c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800355e:	4b10      	ldr	r3, [pc, #64]	; (80035a0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003560:	68db      	ldr	r3, [r3, #12]
 8003562:	0a1b      	lsrs	r3, r3, #8
 8003564:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003568:	697a      	ldr	r2, [r7, #20]
 800356a:	fb03 f202 	mul.w	r2, r3, r2
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	fbb2 f3f3 	udiv	r3, r2, r3
 8003574:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003576:	4b0a      	ldr	r3, [pc, #40]	; (80035a0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003578:	68db      	ldr	r3, [r3, #12]
 800357a:	0e5b      	lsrs	r3, r3, #25
 800357c:	f003 0303 	and.w	r3, r3, #3
 8003580:	3301      	adds	r3, #1
 8003582:	005b      	lsls	r3, r3, #1
 8003584:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003586:	697a      	ldr	r2, [r7, #20]
 8003588:	683b      	ldr	r3, [r7, #0]
 800358a:	fbb2 f3f3 	udiv	r3, r2, r3
 800358e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003590:	69bb      	ldr	r3, [r7, #24]
}
 8003592:	4618      	mov	r0, r3
 8003594:	3724      	adds	r7, #36	; 0x24
 8003596:	46bd      	mov	sp, r7
 8003598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800359c:	4770      	bx	lr
 800359e:	bf00      	nop
 80035a0:	40021000 	.word	0x40021000
 80035a4:	080087d8 	.word	0x080087d8
 80035a8:	00f42400 	.word	0x00f42400
 80035ac:	007a1200 	.word	0x007a1200

080035b0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80035b0:	b480      	push	{r7}
 80035b2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80035b4:	4b03      	ldr	r3, [pc, #12]	; (80035c4 <HAL_RCC_GetHCLKFreq+0x14>)
 80035b6:	681b      	ldr	r3, [r3, #0]
}
 80035b8:	4618      	mov	r0, r3
 80035ba:	46bd      	mov	sp, r7
 80035bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c0:	4770      	bx	lr
 80035c2:	bf00      	nop
 80035c4:	20000018 	.word	0x20000018

080035c8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80035c8:	b580      	push	{r7, lr}
 80035ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80035cc:	f7ff fff0 	bl	80035b0 <HAL_RCC_GetHCLKFreq>
 80035d0:	4602      	mov	r2, r0
 80035d2:	4b06      	ldr	r3, [pc, #24]	; (80035ec <HAL_RCC_GetPCLK1Freq+0x24>)
 80035d4:	689b      	ldr	r3, [r3, #8]
 80035d6:	0a1b      	lsrs	r3, r3, #8
 80035d8:	f003 0307 	and.w	r3, r3, #7
 80035dc:	4904      	ldr	r1, [pc, #16]	; (80035f0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80035de:	5ccb      	ldrb	r3, [r1, r3]
 80035e0:	f003 031f 	and.w	r3, r3, #31
 80035e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80035e8:	4618      	mov	r0, r3
 80035ea:	bd80      	pop	{r7, pc}
 80035ec:	40021000 	.word	0x40021000
 80035f0:	080087d0 	.word	0x080087d0

080035f4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80035f4:	b580      	push	{r7, lr}
 80035f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80035f8:	f7ff ffda 	bl	80035b0 <HAL_RCC_GetHCLKFreq>
 80035fc:	4602      	mov	r2, r0
 80035fe:	4b06      	ldr	r3, [pc, #24]	; (8003618 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003600:	689b      	ldr	r3, [r3, #8]
 8003602:	0adb      	lsrs	r3, r3, #11
 8003604:	f003 0307 	and.w	r3, r3, #7
 8003608:	4904      	ldr	r1, [pc, #16]	; (800361c <HAL_RCC_GetPCLK2Freq+0x28>)
 800360a:	5ccb      	ldrb	r3, [r1, r3]
 800360c:	f003 031f 	and.w	r3, r3, #31
 8003610:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003614:	4618      	mov	r0, r3
 8003616:	bd80      	pop	{r7, pc}
 8003618:	40021000 	.word	0x40021000
 800361c:	080087d0 	.word	0x080087d0

08003620 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003620:	b580      	push	{r7, lr}
 8003622:	b086      	sub	sp, #24
 8003624:	af00      	add	r7, sp, #0
 8003626:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003628:	2300      	movs	r3, #0
 800362a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800362c:	4b27      	ldr	r3, [pc, #156]	; (80036cc <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800362e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003630:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003634:	2b00      	cmp	r3, #0
 8003636:	d003      	beq.n	8003640 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003638:	f7ff f908 	bl	800284c <HAL_PWREx_GetVoltageRange>
 800363c:	6178      	str	r0, [r7, #20]
 800363e:	e014      	b.n	800366a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003640:	4b22      	ldr	r3, [pc, #136]	; (80036cc <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003642:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003644:	4a21      	ldr	r2, [pc, #132]	; (80036cc <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003646:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800364a:	6593      	str	r3, [r2, #88]	; 0x58
 800364c:	4b1f      	ldr	r3, [pc, #124]	; (80036cc <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800364e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003650:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003654:	60fb      	str	r3, [r7, #12]
 8003656:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003658:	f7ff f8f8 	bl	800284c <HAL_PWREx_GetVoltageRange>
 800365c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800365e:	4b1b      	ldr	r3, [pc, #108]	; (80036cc <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003660:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003662:	4a1a      	ldr	r2, [pc, #104]	; (80036cc <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003664:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003668:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800366a:	697b      	ldr	r3, [r7, #20]
 800366c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003670:	d10b      	bne.n	800368a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	2b80      	cmp	r3, #128	; 0x80
 8003676:	d913      	bls.n	80036a0 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	2ba0      	cmp	r3, #160	; 0xa0
 800367c:	d902      	bls.n	8003684 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800367e:	2302      	movs	r3, #2
 8003680:	613b      	str	r3, [r7, #16]
 8003682:	e00d      	b.n	80036a0 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003684:	2301      	movs	r3, #1
 8003686:	613b      	str	r3, [r7, #16]
 8003688:	e00a      	b.n	80036a0 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	2b7f      	cmp	r3, #127	; 0x7f
 800368e:	d902      	bls.n	8003696 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8003690:	2302      	movs	r3, #2
 8003692:	613b      	str	r3, [r7, #16]
 8003694:	e004      	b.n	80036a0 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	2b70      	cmp	r3, #112	; 0x70
 800369a:	d101      	bne.n	80036a0 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800369c:	2301      	movs	r3, #1
 800369e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80036a0:	4b0b      	ldr	r3, [pc, #44]	; (80036d0 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	f023 020f 	bic.w	r2, r3, #15
 80036a8:	4909      	ldr	r1, [pc, #36]	; (80036d0 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80036aa:	693b      	ldr	r3, [r7, #16]
 80036ac:	4313      	orrs	r3, r2
 80036ae:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80036b0:	4b07      	ldr	r3, [pc, #28]	; (80036d0 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f003 030f 	and.w	r3, r3, #15
 80036b8:	693a      	ldr	r2, [r7, #16]
 80036ba:	429a      	cmp	r2, r3
 80036bc:	d001      	beq.n	80036c2 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 80036be:	2301      	movs	r3, #1
 80036c0:	e000      	b.n	80036c4 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 80036c2:	2300      	movs	r3, #0
}
 80036c4:	4618      	mov	r0, r3
 80036c6:	3718      	adds	r7, #24
 80036c8:	46bd      	mov	sp, r7
 80036ca:	bd80      	pop	{r7, pc}
 80036cc:	40021000 	.word	0x40021000
 80036d0:	40022000 	.word	0x40022000

080036d4 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80036d4:	b480      	push	{r7}
 80036d6:	b087      	sub	sp, #28
 80036d8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 80036da:	2300      	movs	r3, #0
 80036dc:	617b      	str	r3, [r7, #20]
  uint32_t pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)
 80036de:	4b2d      	ldr	r3, [pc, #180]	; (8003794 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80036e0:	68db      	ldr	r3, [r3, #12]
 80036e2:	f003 0303 	and.w	r3, r3, #3
 80036e6:	2b01      	cmp	r3, #1
 80036e8:	d118      	bne.n	800371c <RCC_GetSysClockFreqFromPLLSource+0x48>
  {
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80036ea:	4b2a      	ldr	r3, [pc, #168]	; (8003794 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f003 0308 	and.w	r3, r3, #8
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d107      	bne.n	8003706 <RCC_GetSysClockFreqFromPLLSource+0x32>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80036f6:	4b27      	ldr	r3, [pc, #156]	; (8003794 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80036f8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80036fc:	0a1b      	lsrs	r3, r3, #8
 80036fe:	f003 030f 	and.w	r3, r3, #15
 8003702:	617b      	str	r3, [r7, #20]
 8003704:	e005      	b.n	8003712 <RCC_GetSysClockFreqFromPLLSource+0x3e>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003706:	4b23      	ldr	r3, [pc, #140]	; (8003794 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	091b      	lsrs	r3, r3, #4
 800370c:	f003 030f 	and.w	r3, r3, #15
 8003710:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003712:	4a21      	ldr	r2, [pc, #132]	; (8003798 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8003714:	697b      	ldr	r3, [r7, #20]
 8003716:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800371a:	617b      	str	r3, [r7, #20]
  }

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800371c:	4b1d      	ldr	r3, [pc, #116]	; (8003794 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 800371e:	68db      	ldr	r3, [r3, #12]
 8003720:	f003 0303 	and.w	r3, r3, #3
 8003724:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	2b02      	cmp	r3, #2
 800372a:	d003      	beq.n	8003734 <RCC_GetSysClockFreqFromPLLSource+0x60>
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	2b03      	cmp	r3, #3
 8003730:	d003      	beq.n	800373a <RCC_GetSysClockFreqFromPLLSource+0x66>
 8003732:	e005      	b.n	8003740 <RCC_GetSysClockFreqFromPLLSource+0x6c>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8003734:	4b19      	ldr	r3, [pc, #100]	; (800379c <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8003736:	613b      	str	r3, [r7, #16]
    break;
 8003738:	e005      	b.n	8003746 <RCC_GetSysClockFreqFromPLLSource+0x72>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 800373a:	4b19      	ldr	r3, [pc, #100]	; (80037a0 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 800373c:	613b      	str	r3, [r7, #16]
    break;
 800373e:	e002      	b.n	8003746 <RCC_GetSysClockFreqFromPLLSource+0x72>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
  default:
    pllvco = msirange;
 8003740:	697b      	ldr	r3, [r7, #20]
 8003742:	613b      	str	r3, [r7, #16]
    break;
 8003744:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003746:	4b13      	ldr	r3, [pc, #76]	; (8003794 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8003748:	68db      	ldr	r3, [r3, #12]
 800374a:	091b      	lsrs	r3, r3, #4
 800374c:	f003 030f 	and.w	r3, r3, #15
 8003750:	3301      	adds	r3, #1
 8003752:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003754:	4b0f      	ldr	r3, [pc, #60]	; (8003794 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8003756:	68db      	ldr	r3, [r3, #12]
 8003758:	0a1b      	lsrs	r3, r3, #8
 800375a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800375e:	693a      	ldr	r2, [r7, #16]
 8003760:	fb03 f202 	mul.w	r2, r3, r2
 8003764:	68bb      	ldr	r3, [r7, #8]
 8003766:	fbb2 f3f3 	udiv	r3, r2, r3
 800376a:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800376c:	4b09      	ldr	r3, [pc, #36]	; (8003794 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 800376e:	68db      	ldr	r3, [r3, #12]
 8003770:	0e5b      	lsrs	r3, r3, #25
 8003772:	f003 0303 	and.w	r3, r3, #3
 8003776:	3301      	adds	r3, #1
 8003778:	005b      	lsls	r3, r3, #1
 800377a:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 800377c:	693a      	ldr	r2, [r7, #16]
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	fbb2 f3f3 	udiv	r3, r2, r3
 8003784:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8003786:	683b      	ldr	r3, [r7, #0]
}
 8003788:	4618      	mov	r0, r3
 800378a:	371c      	adds	r7, #28
 800378c:	46bd      	mov	sp, r7
 800378e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003792:	4770      	bx	lr
 8003794:	40021000 	.word	0x40021000
 8003798:	080087d8 	.word	0x080087d8
 800379c:	00f42400 	.word	0x00f42400
 80037a0:	007a1200 	.word	0x007a1200

080037a4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80037a4:	b580      	push	{r7, lr}
 80037a6:	b086      	sub	sp, #24
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80037ac:	2300      	movs	r3, #0
 80037ae:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80037b0:	2300      	movs	r3, #0
 80037b2:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d040      	beq.n	8003842 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80037c4:	2b80      	cmp	r3, #128	; 0x80
 80037c6:	d02a      	beq.n	800381e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80037c8:	2b80      	cmp	r3, #128	; 0x80
 80037ca:	d825      	bhi.n	8003818 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80037cc:	2b60      	cmp	r3, #96	; 0x60
 80037ce:	d026      	beq.n	800381e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80037d0:	2b60      	cmp	r3, #96	; 0x60
 80037d2:	d821      	bhi.n	8003818 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80037d4:	2b40      	cmp	r3, #64	; 0x40
 80037d6:	d006      	beq.n	80037e6 <HAL_RCCEx_PeriphCLKConfig+0x42>
 80037d8:	2b40      	cmp	r3, #64	; 0x40
 80037da:	d81d      	bhi.n	8003818 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d009      	beq.n	80037f4 <HAL_RCCEx_PeriphCLKConfig+0x50>
 80037e0:	2b20      	cmp	r3, #32
 80037e2:	d010      	beq.n	8003806 <HAL_RCCEx_PeriphCLKConfig+0x62>
 80037e4:	e018      	b.n	8003818 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80037e6:	4b89      	ldr	r3, [pc, #548]	; (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80037e8:	68db      	ldr	r3, [r3, #12]
 80037ea:	4a88      	ldr	r2, [pc, #544]	; (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80037ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80037f0:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80037f2:	e015      	b.n	8003820 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	3304      	adds	r3, #4
 80037f8:	2100      	movs	r1, #0
 80037fa:	4618      	mov	r0, r3
 80037fc:	f000 fb02 	bl	8003e04 <RCCEx_PLLSAI1_Config>
 8003800:	4603      	mov	r3, r0
 8003802:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003804:	e00c      	b.n	8003820 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	3320      	adds	r3, #32
 800380a:	2100      	movs	r1, #0
 800380c:	4618      	mov	r0, r3
 800380e:	f000 fbed 	bl	8003fec <RCCEx_PLLSAI2_Config>
 8003812:	4603      	mov	r3, r0
 8003814:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003816:	e003      	b.n	8003820 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003818:	2301      	movs	r3, #1
 800381a:	74fb      	strb	r3, [r7, #19]
      break;
 800381c:	e000      	b.n	8003820 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 800381e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003820:	7cfb      	ldrb	r3, [r7, #19]
 8003822:	2b00      	cmp	r3, #0
 8003824:	d10b      	bne.n	800383e <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003826:	4b79      	ldr	r3, [pc, #484]	; (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003828:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800382c:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003834:	4975      	ldr	r1, [pc, #468]	; (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003836:	4313      	orrs	r3, r2
 8003838:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 800383c:	e001      	b.n	8003842 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800383e:	7cfb      	ldrb	r3, [r7, #19]
 8003840:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800384a:	2b00      	cmp	r3, #0
 800384c:	d047      	beq.n	80038de <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003852:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003856:	d030      	beq.n	80038ba <HAL_RCCEx_PeriphCLKConfig+0x116>
 8003858:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800385c:	d82a      	bhi.n	80038b4 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800385e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003862:	d02a      	beq.n	80038ba <HAL_RCCEx_PeriphCLKConfig+0x116>
 8003864:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003868:	d824      	bhi.n	80038b4 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800386a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800386e:	d008      	beq.n	8003882 <HAL_RCCEx_PeriphCLKConfig+0xde>
 8003870:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003874:	d81e      	bhi.n	80038b4 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8003876:	2b00      	cmp	r3, #0
 8003878:	d00a      	beq.n	8003890 <HAL_RCCEx_PeriphCLKConfig+0xec>
 800387a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800387e:	d010      	beq.n	80038a2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8003880:	e018      	b.n	80038b4 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003882:	4b62      	ldr	r3, [pc, #392]	; (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003884:	68db      	ldr	r3, [r3, #12]
 8003886:	4a61      	ldr	r2, [pc, #388]	; (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003888:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800388c:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800388e:	e015      	b.n	80038bc <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	3304      	adds	r3, #4
 8003894:	2100      	movs	r1, #0
 8003896:	4618      	mov	r0, r3
 8003898:	f000 fab4 	bl	8003e04 <RCCEx_PLLSAI1_Config>
 800389c:	4603      	mov	r3, r0
 800389e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80038a0:	e00c      	b.n	80038bc <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	3320      	adds	r3, #32
 80038a6:	2100      	movs	r1, #0
 80038a8:	4618      	mov	r0, r3
 80038aa:	f000 fb9f 	bl	8003fec <RCCEx_PLLSAI2_Config>
 80038ae:	4603      	mov	r3, r0
 80038b0:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80038b2:	e003      	b.n	80038bc <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80038b4:	2301      	movs	r3, #1
 80038b6:	74fb      	strb	r3, [r7, #19]
      break;
 80038b8:	e000      	b.n	80038bc <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 80038ba:	bf00      	nop
    }

    if(ret == HAL_OK)
 80038bc:	7cfb      	ldrb	r3, [r7, #19]
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d10b      	bne.n	80038da <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80038c2:	4b52      	ldr	r3, [pc, #328]	; (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80038c4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80038c8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038d0:	494e      	ldr	r1, [pc, #312]	; (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80038d2:	4313      	orrs	r3, r2
 80038d4:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 80038d8:	e001      	b.n	80038de <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80038da:	7cfb      	ldrb	r3, [r7, #19]
 80038dc:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	f000 809f 	beq.w	8003a2a <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 80038ec:	2300      	movs	r3, #0
 80038ee:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80038f0:	4b46      	ldr	r3, [pc, #280]	; (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80038f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d101      	bne.n	8003900 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 80038fc:	2301      	movs	r3, #1
 80038fe:	e000      	b.n	8003902 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8003900:	2300      	movs	r3, #0
 8003902:	2b00      	cmp	r3, #0
 8003904:	d00d      	beq.n	8003922 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003906:	4b41      	ldr	r3, [pc, #260]	; (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003908:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800390a:	4a40      	ldr	r2, [pc, #256]	; (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800390c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003910:	6593      	str	r3, [r2, #88]	; 0x58
 8003912:	4b3e      	ldr	r3, [pc, #248]	; (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003914:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003916:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800391a:	60bb      	str	r3, [r7, #8]
 800391c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800391e:	2301      	movs	r3, #1
 8003920:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003922:	4b3b      	ldr	r3, [pc, #236]	; (8003a10 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	4a3a      	ldr	r2, [pc, #232]	; (8003a10 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8003928:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800392c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800392e:	f7fe fccd 	bl	80022cc <HAL_GetTick>
 8003932:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003934:	e009      	b.n	800394a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003936:	f7fe fcc9 	bl	80022cc <HAL_GetTick>
 800393a:	4602      	mov	r2, r0
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	1ad3      	subs	r3, r2, r3
 8003940:	2b02      	cmp	r3, #2
 8003942:	d902      	bls.n	800394a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8003944:	2303      	movs	r3, #3
 8003946:	74fb      	strb	r3, [r7, #19]
        break;
 8003948:	e005      	b.n	8003956 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800394a:	4b31      	ldr	r3, [pc, #196]	; (8003a10 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003952:	2b00      	cmp	r3, #0
 8003954:	d0ef      	beq.n	8003936 <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8003956:	7cfb      	ldrb	r3, [r7, #19]
 8003958:	2b00      	cmp	r3, #0
 800395a:	d15b      	bne.n	8003a14 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800395c:	4b2b      	ldr	r3, [pc, #172]	; (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800395e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003962:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003966:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003968:	697b      	ldr	r3, [r7, #20]
 800396a:	2b00      	cmp	r3, #0
 800396c:	d01f      	beq.n	80039ae <HAL_RCCEx_PeriphCLKConfig+0x20a>
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003974:	697a      	ldr	r2, [r7, #20]
 8003976:	429a      	cmp	r2, r3
 8003978:	d019      	beq.n	80039ae <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800397a:	4b24      	ldr	r3, [pc, #144]	; (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800397c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003980:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003984:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003986:	4b21      	ldr	r3, [pc, #132]	; (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003988:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800398c:	4a1f      	ldr	r2, [pc, #124]	; (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800398e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003992:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003996:	4b1d      	ldr	r3, [pc, #116]	; (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003998:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800399c:	4a1b      	ldr	r2, [pc, #108]	; (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800399e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80039a2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80039a6:	4a19      	ldr	r2, [pc, #100]	; (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80039a8:	697b      	ldr	r3, [r7, #20]
 80039aa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80039ae:	697b      	ldr	r3, [r7, #20]
 80039b0:	f003 0301 	and.w	r3, r3, #1
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d016      	beq.n	80039e6 <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039b8:	f7fe fc88 	bl	80022cc <HAL_GetTick>
 80039bc:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80039be:	e00b      	b.n	80039d8 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80039c0:	f7fe fc84 	bl	80022cc <HAL_GetTick>
 80039c4:	4602      	mov	r2, r0
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	1ad3      	subs	r3, r2, r3
 80039ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80039ce:	4293      	cmp	r3, r2
 80039d0:	d902      	bls.n	80039d8 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 80039d2:	2303      	movs	r3, #3
 80039d4:	74fb      	strb	r3, [r7, #19]
            break;
 80039d6:	e006      	b.n	80039e6 <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80039d8:	4b0c      	ldr	r3, [pc, #48]	; (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80039da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80039de:	f003 0302 	and.w	r3, r3, #2
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d0ec      	beq.n	80039c0 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 80039e6:	7cfb      	ldrb	r3, [r7, #19]
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d10c      	bne.n	8003a06 <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80039ec:	4b07      	ldr	r3, [pc, #28]	; (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80039ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80039f2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80039fc:	4903      	ldr	r1, [pc, #12]	; (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80039fe:	4313      	orrs	r3, r2
 8003a00:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003a04:	e008      	b.n	8003a18 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003a06:	7cfb      	ldrb	r3, [r7, #19]
 8003a08:	74bb      	strb	r3, [r7, #18]
 8003a0a:	e005      	b.n	8003a18 <HAL_RCCEx_PeriphCLKConfig+0x274>
 8003a0c:	40021000 	.word	0x40021000
 8003a10:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a14:	7cfb      	ldrb	r3, [r7, #19]
 8003a16:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003a18:	7c7b      	ldrb	r3, [r7, #17]
 8003a1a:	2b01      	cmp	r3, #1
 8003a1c:	d105      	bne.n	8003a2a <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003a1e:	4ba0      	ldr	r3, [pc, #640]	; (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003a20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a22:	4a9f      	ldr	r2, [pc, #636]	; (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003a24:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003a28:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f003 0301 	and.w	r3, r3, #1
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d00a      	beq.n	8003a4c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003a36:	4b9a      	ldr	r3, [pc, #616]	; (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003a38:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a3c:	f023 0203 	bic.w	r2, r3, #3
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a44:	4996      	ldr	r1, [pc, #600]	; (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003a46:	4313      	orrs	r3, r2
 8003a48:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	f003 0302 	and.w	r3, r3, #2
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d00a      	beq.n	8003a6e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003a58:	4b91      	ldr	r3, [pc, #580]	; (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003a5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a5e:	f023 020c 	bic.w	r2, r3, #12
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a66:	498e      	ldr	r1, [pc, #568]	; (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003a68:	4313      	orrs	r3, r2
 8003a6a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	f003 0304 	and.w	r3, r3, #4
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d00a      	beq.n	8003a90 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003a7a:	4b89      	ldr	r3, [pc, #548]	; (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003a7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a80:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a88:	4985      	ldr	r1, [pc, #532]	; (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003a8a:	4313      	orrs	r3, r2
 8003a8c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	f003 0308 	and.w	r3, r3, #8
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d00a      	beq.n	8003ab2 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003a9c:	4b80      	ldr	r3, [pc, #512]	; (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003a9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003aa2:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003aaa:	497d      	ldr	r1, [pc, #500]	; (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003aac:	4313      	orrs	r3, r2
 8003aae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	f003 0310 	and.w	r3, r3, #16
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d00a      	beq.n	8003ad4 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003abe:	4b78      	ldr	r3, [pc, #480]	; (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003ac0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ac4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003acc:	4974      	ldr	r1, [pc, #464]	; (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003ace:	4313      	orrs	r3, r2
 8003ad0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	f003 0320 	and.w	r3, r3, #32
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d00a      	beq.n	8003af6 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003ae0:	4b6f      	ldr	r3, [pc, #444]	; (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003ae2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ae6:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003aee:	496c      	ldr	r1, [pc, #432]	; (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003af0:	4313      	orrs	r3, r2
 8003af2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d00a      	beq.n	8003b18 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003b02:	4b67      	ldr	r3, [pc, #412]	; (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003b04:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b08:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003b10:	4963      	ldr	r1, [pc, #396]	; (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003b12:	4313      	orrs	r3, r2
 8003b14:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d00a      	beq.n	8003b3a <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003b24:	4b5e      	ldr	r3, [pc, #376]	; (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003b26:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b2a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003b32:	495b      	ldr	r1, [pc, #364]	; (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003b34:	4313      	orrs	r3, r2
 8003b36:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d00a      	beq.n	8003b5c <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003b46:	4b56      	ldr	r3, [pc, #344]	; (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003b48:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b4c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b54:	4952      	ldr	r1, [pc, #328]	; (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003b56:	4313      	orrs	r3, r2
 8003b58:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d00a      	beq.n	8003b7e <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003b68:	4b4d      	ldr	r3, [pc, #308]	; (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003b6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b6e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b76:	494a      	ldr	r1, [pc, #296]	; (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003b78:	4313      	orrs	r3, r2
 8003b7a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d00a      	beq.n	8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003b8a:	4b45      	ldr	r3, [pc, #276]	; (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003b8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b90:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b98:	4941      	ldr	r1, [pc, #260]	; (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003b9a:	4313      	orrs	r3, r2
 8003b9c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d00a      	beq.n	8003bc2 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003bac:	4b3c      	ldr	r3, [pc, #240]	; (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003bae:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003bb2:	f023 0203 	bic.w	r2, r3, #3
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003bba:	4939      	ldr	r1, [pc, #228]	; (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003bbc:	4313      	orrs	r3, r2
 8003bbe:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d028      	beq.n	8003c20 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003bce:	4b34      	ldr	r3, [pc, #208]	; (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003bd0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003bd4:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003bdc:	4930      	ldr	r1, [pc, #192]	; (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003bde:	4313      	orrs	r3, r2
 8003be0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003be8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003bec:	d106      	bne.n	8003bfc <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003bee:	4b2c      	ldr	r3, [pc, #176]	; (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003bf0:	68db      	ldr	r3, [r3, #12]
 8003bf2:	4a2b      	ldr	r2, [pc, #172]	; (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003bf4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003bf8:	60d3      	str	r3, [r2, #12]
 8003bfa:	e011      	b.n	8003c20 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003c00:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003c04:	d10c      	bne.n	8003c20 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	3304      	adds	r3, #4
 8003c0a:	2101      	movs	r1, #1
 8003c0c:	4618      	mov	r0, r3
 8003c0e:	f000 f8f9 	bl	8003e04 <RCCEx_PLLSAI1_Config>
 8003c12:	4603      	mov	r3, r0
 8003c14:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003c16:	7cfb      	ldrb	r3, [r7, #19]
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d001      	beq.n	8003c20 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8003c1c:	7cfb      	ldrb	r3, [r7, #19]
 8003c1e:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d04d      	beq.n	8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003c30:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003c34:	d108      	bne.n	8003c48 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8003c36:	4b1a      	ldr	r3, [pc, #104]	; (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003c38:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003c3c:	4a18      	ldr	r2, [pc, #96]	; (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003c3e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003c42:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8003c46:	e012      	b.n	8003c6e <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8003c48:	4b15      	ldr	r3, [pc, #84]	; (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003c4a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003c4e:	4a14      	ldr	r2, [pc, #80]	; (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003c50:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003c54:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8003c58:	4b11      	ldr	r3, [pc, #68]	; (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003c5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c5e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003c66:	490e      	ldr	r1, [pc, #56]	; (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003c68:	4313      	orrs	r3, r2
 8003c6a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003c72:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003c76:	d106      	bne.n	8003c86 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003c78:	4b09      	ldr	r3, [pc, #36]	; (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003c7a:	68db      	ldr	r3, [r3, #12]
 8003c7c:	4a08      	ldr	r2, [pc, #32]	; (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003c7e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003c82:	60d3      	str	r3, [r2, #12]
 8003c84:	e020      	b.n	8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003c8a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003c8e:	d109      	bne.n	8003ca4 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003c90:	4b03      	ldr	r3, [pc, #12]	; (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003c92:	68db      	ldr	r3, [r3, #12]
 8003c94:	4a02      	ldr	r2, [pc, #8]	; (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003c96:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003c9a:	60d3      	str	r3, [r2, #12]
 8003c9c:	e014      	b.n	8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x524>
 8003c9e:	bf00      	nop
 8003ca0:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003ca8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003cac:	d10c      	bne.n	8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	3304      	adds	r3, #4
 8003cb2:	2101      	movs	r1, #1
 8003cb4:	4618      	mov	r0, r3
 8003cb6:	f000 f8a5 	bl	8003e04 <RCCEx_PLLSAI1_Config>
 8003cba:	4603      	mov	r3, r0
 8003cbc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003cbe:	7cfb      	ldrb	r3, [r7, #19]
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d001      	beq.n	8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8003cc4:	7cfb      	ldrb	r3, [r7, #19]
 8003cc6:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d028      	beq.n	8003d26 <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003cd4:	4b4a      	ldr	r3, [pc, #296]	; (8003e00 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003cd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003cda:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003ce2:	4947      	ldr	r1, [pc, #284]	; (8003e00 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003ce4:	4313      	orrs	r3, r2
 8003ce6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003cee:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003cf2:	d106      	bne.n	8003d02 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003cf4:	4b42      	ldr	r3, [pc, #264]	; (8003e00 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003cf6:	68db      	ldr	r3, [r3, #12]
 8003cf8:	4a41      	ldr	r2, [pc, #260]	; (8003e00 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003cfa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003cfe:	60d3      	str	r3, [r2, #12]
 8003d00:	e011      	b.n	8003d26 <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003d06:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003d0a:	d10c      	bne.n	8003d26 <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	3304      	adds	r3, #4
 8003d10:	2101      	movs	r1, #1
 8003d12:	4618      	mov	r0, r3
 8003d14:	f000 f876 	bl	8003e04 <RCCEx_PLLSAI1_Config>
 8003d18:	4603      	mov	r3, r0
 8003d1a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003d1c:	7cfb      	ldrb	r3, [r7, #19]
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d001      	beq.n	8003d26 <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8003d22:	7cfb      	ldrb	r3, [r7, #19]
 8003d24:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d01e      	beq.n	8003d70 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003d32:	4b33      	ldr	r3, [pc, #204]	; (8003e00 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003d34:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d38:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003d42:	492f      	ldr	r1, [pc, #188]	; (8003e00 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003d44:	4313      	orrs	r3, r2
 8003d46:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003d50:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003d54:	d10c      	bne.n	8003d70 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	3304      	adds	r3, #4
 8003d5a:	2102      	movs	r1, #2
 8003d5c:	4618      	mov	r0, r3
 8003d5e:	f000 f851 	bl	8003e04 <RCCEx_PLLSAI1_Config>
 8003d62:	4603      	mov	r3, r0
 8003d64:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003d66:	7cfb      	ldrb	r3, [r7, #19]
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d001      	beq.n	8003d70 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8003d6c:	7cfb      	ldrb	r3, [r7, #19]
 8003d6e:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d00b      	beq.n	8003d94 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003d7c:	4b20      	ldr	r3, [pc, #128]	; (8003e00 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003d7e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003d82:	f023 0204 	bic.w	r2, r3, #4
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003d8c:	491c      	ldr	r1, [pc, #112]	; (8003e00 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003d8e:	4313      	orrs	r3, r2
 8003d90:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d00b      	beq.n	8003db8 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8003da0:	4b17      	ldr	r3, [pc, #92]	; (8003e00 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003da2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003da6:	f023 0218 	bic.w	r2, r3, #24
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003db0:	4913      	ldr	r1, [pc, #76]	; (8003e00 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003db2:	4313      	orrs	r3, r2
 8003db4:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d017      	beq.n	8003df4 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8003dc4:	4b0e      	ldr	r3, [pc, #56]	; (8003e00 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003dc6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003dca:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003dd4:	490a      	ldr	r1, [pc, #40]	; (8003e00 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003dd6:	4313      	orrs	r3, r2
 8003dd8:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003de2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003de6:	d105      	bne.n	8003df4 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003de8:	4b05      	ldr	r3, [pc, #20]	; (8003e00 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003dea:	68db      	ldr	r3, [r3, #12]
 8003dec:	4a04      	ldr	r2, [pc, #16]	; (8003e00 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003dee:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003df2:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003df4:	7cbb      	ldrb	r3, [r7, #18]
}
 8003df6:	4618      	mov	r0, r3
 8003df8:	3718      	adds	r7, #24
 8003dfa:	46bd      	mov	sp, r7
 8003dfc:	bd80      	pop	{r7, pc}
 8003dfe:	bf00      	nop
 8003e00:	40021000 	.word	0x40021000

08003e04 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003e04:	b580      	push	{r7, lr}
 8003e06:	b084      	sub	sp, #16
 8003e08:	af00      	add	r7, sp, #0
 8003e0a:	6078      	str	r0, [r7, #4]
 8003e0c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003e0e:	2300      	movs	r3, #0
 8003e10:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003e12:	4b72      	ldr	r3, [pc, #456]	; (8003fdc <RCCEx_PLLSAI1_Config+0x1d8>)
 8003e14:	68db      	ldr	r3, [r3, #12]
 8003e16:	f003 0303 	and.w	r3, r3, #3
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d00e      	beq.n	8003e3c <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003e1e:	4b6f      	ldr	r3, [pc, #444]	; (8003fdc <RCCEx_PLLSAI1_Config+0x1d8>)
 8003e20:	68db      	ldr	r3, [r3, #12]
 8003e22:	f003 0203 	and.w	r2, r3, #3
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	429a      	cmp	r2, r3
 8003e2c:	d103      	bne.n	8003e36 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
       ||
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d142      	bne.n	8003ebc <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8003e36:	2301      	movs	r3, #1
 8003e38:	73fb      	strb	r3, [r7, #15]
 8003e3a:	e03f      	b.n	8003ebc <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	2b03      	cmp	r3, #3
 8003e42:	d018      	beq.n	8003e76 <RCCEx_PLLSAI1_Config+0x72>
 8003e44:	2b03      	cmp	r3, #3
 8003e46:	d825      	bhi.n	8003e94 <RCCEx_PLLSAI1_Config+0x90>
 8003e48:	2b01      	cmp	r3, #1
 8003e4a:	d002      	beq.n	8003e52 <RCCEx_PLLSAI1_Config+0x4e>
 8003e4c:	2b02      	cmp	r3, #2
 8003e4e:	d009      	beq.n	8003e64 <RCCEx_PLLSAI1_Config+0x60>
 8003e50:	e020      	b.n	8003e94 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003e52:	4b62      	ldr	r3, [pc, #392]	; (8003fdc <RCCEx_PLLSAI1_Config+0x1d8>)
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f003 0302 	and.w	r3, r3, #2
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d11d      	bne.n	8003e9a <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 8003e5e:	2301      	movs	r3, #1
 8003e60:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003e62:	e01a      	b.n	8003e9a <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003e64:	4b5d      	ldr	r3, [pc, #372]	; (8003fdc <RCCEx_PLLSAI1_Config+0x1d8>)
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d116      	bne.n	8003e9e <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8003e70:	2301      	movs	r3, #1
 8003e72:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003e74:	e013      	b.n	8003e9e <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003e76:	4b59      	ldr	r3, [pc, #356]	; (8003fdc <RCCEx_PLLSAI1_Config+0x1d8>)
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d10f      	bne.n	8003ea2 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003e82:	4b56      	ldr	r3, [pc, #344]	; (8003fdc <RCCEx_PLLSAI1_Config+0x1d8>)
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d109      	bne.n	8003ea2 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8003e8e:	2301      	movs	r3, #1
 8003e90:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003e92:	e006      	b.n	8003ea2 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8003e94:	2301      	movs	r3, #1
 8003e96:	73fb      	strb	r3, [r7, #15]
      break;
 8003e98:	e004      	b.n	8003ea4 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8003e9a:	bf00      	nop
 8003e9c:	e002      	b.n	8003ea4 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8003e9e:	bf00      	nop
 8003ea0:	e000      	b.n	8003ea4 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8003ea2:	bf00      	nop
    }

    if(status == HAL_OK)
 8003ea4:	7bfb      	ldrb	r3, [r7, #15]
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d108      	bne.n	8003ebc <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8003eaa:	4b4c      	ldr	r3, [pc, #304]	; (8003fdc <RCCEx_PLLSAI1_Config+0x1d8>)
 8003eac:	68db      	ldr	r3, [r3, #12]
 8003eae:	f023 0203 	bic.w	r2, r3, #3
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	4949      	ldr	r1, [pc, #292]	; (8003fdc <RCCEx_PLLSAI1_Config+0x1d8>)
 8003eb8:	4313      	orrs	r3, r2
 8003eba:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8003ebc:	7bfb      	ldrb	r3, [r7, #15]
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	f040 8086 	bne.w	8003fd0 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003ec4:	4b45      	ldr	r3, [pc, #276]	; (8003fdc <RCCEx_PLLSAI1_Config+0x1d8>)
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	4a44      	ldr	r2, [pc, #272]	; (8003fdc <RCCEx_PLLSAI1_Config+0x1d8>)
 8003eca:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003ece:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003ed0:	f7fe f9fc 	bl	80022cc <HAL_GetTick>
 8003ed4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003ed6:	e009      	b.n	8003eec <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003ed8:	f7fe f9f8 	bl	80022cc <HAL_GetTick>
 8003edc:	4602      	mov	r2, r0
 8003ede:	68bb      	ldr	r3, [r7, #8]
 8003ee0:	1ad3      	subs	r3, r2, r3
 8003ee2:	2b02      	cmp	r3, #2
 8003ee4:	d902      	bls.n	8003eec <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8003ee6:	2303      	movs	r3, #3
 8003ee8:	73fb      	strb	r3, [r7, #15]
        break;
 8003eea:	e005      	b.n	8003ef8 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003eec:	4b3b      	ldr	r3, [pc, #236]	; (8003fdc <RCCEx_PLLSAI1_Config+0x1d8>)
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d1ef      	bne.n	8003ed8 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8003ef8:	7bfb      	ldrb	r3, [r7, #15]
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d168      	bne.n	8003fd0 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003efe:	683b      	ldr	r3, [r7, #0]
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d113      	bne.n	8003f2c <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003f04:	4b35      	ldr	r3, [pc, #212]	; (8003fdc <RCCEx_PLLSAI1_Config+0x1d8>)
 8003f06:	691a      	ldr	r2, [r3, #16]
 8003f08:	4b35      	ldr	r3, [pc, #212]	; (8003fe0 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003f0a:	4013      	ands	r3, r2
 8003f0c:	687a      	ldr	r2, [r7, #4]
 8003f0e:	6892      	ldr	r2, [r2, #8]
 8003f10:	0211      	lsls	r1, r2, #8
 8003f12:	687a      	ldr	r2, [r7, #4]
 8003f14:	68d2      	ldr	r2, [r2, #12]
 8003f16:	06d2      	lsls	r2, r2, #27
 8003f18:	4311      	orrs	r1, r2
 8003f1a:	687a      	ldr	r2, [r7, #4]
 8003f1c:	6852      	ldr	r2, [r2, #4]
 8003f1e:	3a01      	subs	r2, #1
 8003f20:	0112      	lsls	r2, r2, #4
 8003f22:	430a      	orrs	r2, r1
 8003f24:	492d      	ldr	r1, [pc, #180]	; (8003fdc <RCCEx_PLLSAI1_Config+0x1d8>)
 8003f26:	4313      	orrs	r3, r2
 8003f28:	610b      	str	r3, [r1, #16]
 8003f2a:	e02d      	b.n	8003f88 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003f2c:	683b      	ldr	r3, [r7, #0]
 8003f2e:	2b01      	cmp	r3, #1
 8003f30:	d115      	bne.n	8003f5e <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003f32:	4b2a      	ldr	r3, [pc, #168]	; (8003fdc <RCCEx_PLLSAI1_Config+0x1d8>)
 8003f34:	691a      	ldr	r2, [r3, #16]
 8003f36:	4b2b      	ldr	r3, [pc, #172]	; (8003fe4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003f38:	4013      	ands	r3, r2
 8003f3a:	687a      	ldr	r2, [r7, #4]
 8003f3c:	6892      	ldr	r2, [r2, #8]
 8003f3e:	0211      	lsls	r1, r2, #8
 8003f40:	687a      	ldr	r2, [r7, #4]
 8003f42:	6912      	ldr	r2, [r2, #16]
 8003f44:	0852      	lsrs	r2, r2, #1
 8003f46:	3a01      	subs	r2, #1
 8003f48:	0552      	lsls	r2, r2, #21
 8003f4a:	4311      	orrs	r1, r2
 8003f4c:	687a      	ldr	r2, [r7, #4]
 8003f4e:	6852      	ldr	r2, [r2, #4]
 8003f50:	3a01      	subs	r2, #1
 8003f52:	0112      	lsls	r2, r2, #4
 8003f54:	430a      	orrs	r2, r1
 8003f56:	4921      	ldr	r1, [pc, #132]	; (8003fdc <RCCEx_PLLSAI1_Config+0x1d8>)
 8003f58:	4313      	orrs	r3, r2
 8003f5a:	610b      	str	r3, [r1, #16]
 8003f5c:	e014      	b.n	8003f88 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003f5e:	4b1f      	ldr	r3, [pc, #124]	; (8003fdc <RCCEx_PLLSAI1_Config+0x1d8>)
 8003f60:	691a      	ldr	r2, [r3, #16]
 8003f62:	4b21      	ldr	r3, [pc, #132]	; (8003fe8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f64:	4013      	ands	r3, r2
 8003f66:	687a      	ldr	r2, [r7, #4]
 8003f68:	6892      	ldr	r2, [r2, #8]
 8003f6a:	0211      	lsls	r1, r2, #8
 8003f6c:	687a      	ldr	r2, [r7, #4]
 8003f6e:	6952      	ldr	r2, [r2, #20]
 8003f70:	0852      	lsrs	r2, r2, #1
 8003f72:	3a01      	subs	r2, #1
 8003f74:	0652      	lsls	r2, r2, #25
 8003f76:	4311      	orrs	r1, r2
 8003f78:	687a      	ldr	r2, [r7, #4]
 8003f7a:	6852      	ldr	r2, [r2, #4]
 8003f7c:	3a01      	subs	r2, #1
 8003f7e:	0112      	lsls	r2, r2, #4
 8003f80:	430a      	orrs	r2, r1
 8003f82:	4916      	ldr	r1, [pc, #88]	; (8003fdc <RCCEx_PLLSAI1_Config+0x1d8>)
 8003f84:	4313      	orrs	r3, r2
 8003f86:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003f88:	4b14      	ldr	r3, [pc, #80]	; (8003fdc <RCCEx_PLLSAI1_Config+0x1d8>)
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	4a13      	ldr	r2, [pc, #76]	; (8003fdc <RCCEx_PLLSAI1_Config+0x1d8>)
 8003f8e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003f92:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f94:	f7fe f99a 	bl	80022cc <HAL_GetTick>
 8003f98:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003f9a:	e009      	b.n	8003fb0 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003f9c:	f7fe f996 	bl	80022cc <HAL_GetTick>
 8003fa0:	4602      	mov	r2, r0
 8003fa2:	68bb      	ldr	r3, [r7, #8]
 8003fa4:	1ad3      	subs	r3, r2, r3
 8003fa6:	2b02      	cmp	r3, #2
 8003fa8:	d902      	bls.n	8003fb0 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8003faa:	2303      	movs	r3, #3
 8003fac:	73fb      	strb	r3, [r7, #15]
          break;
 8003fae:	e005      	b.n	8003fbc <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003fb0:	4b0a      	ldr	r3, [pc, #40]	; (8003fdc <RCCEx_PLLSAI1_Config+0x1d8>)
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d0ef      	beq.n	8003f9c <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8003fbc:	7bfb      	ldrb	r3, [r7, #15]
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d106      	bne.n	8003fd0 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003fc2:	4b06      	ldr	r3, [pc, #24]	; (8003fdc <RCCEx_PLLSAI1_Config+0x1d8>)
 8003fc4:	691a      	ldr	r2, [r3, #16]
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	699b      	ldr	r3, [r3, #24]
 8003fca:	4904      	ldr	r1, [pc, #16]	; (8003fdc <RCCEx_PLLSAI1_Config+0x1d8>)
 8003fcc:	4313      	orrs	r3, r2
 8003fce:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003fd0:	7bfb      	ldrb	r3, [r7, #15]
}
 8003fd2:	4618      	mov	r0, r3
 8003fd4:	3710      	adds	r7, #16
 8003fd6:	46bd      	mov	sp, r7
 8003fd8:	bd80      	pop	{r7, pc}
 8003fda:	bf00      	nop
 8003fdc:	40021000 	.word	0x40021000
 8003fe0:	07ff800f 	.word	0x07ff800f
 8003fe4:	ff9f800f 	.word	0xff9f800f
 8003fe8:	f9ff800f 	.word	0xf9ff800f

08003fec <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003fec:	b580      	push	{r7, lr}
 8003fee:	b084      	sub	sp, #16
 8003ff0:	af00      	add	r7, sp, #0
 8003ff2:	6078      	str	r0, [r7, #4]
 8003ff4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003ff6:	2300      	movs	r3, #0
 8003ff8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003ffa:	4b72      	ldr	r3, [pc, #456]	; (80041c4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003ffc:	68db      	ldr	r3, [r3, #12]
 8003ffe:	f003 0303 	and.w	r3, r3, #3
 8004002:	2b00      	cmp	r3, #0
 8004004:	d00e      	beq.n	8004024 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004006:	4b6f      	ldr	r3, [pc, #444]	; (80041c4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004008:	68db      	ldr	r3, [r3, #12]
 800400a:	f003 0203 	and.w	r2, r3, #3
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	429a      	cmp	r2, r3
 8004014:	d103      	bne.n	800401e <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
       ||
 800401a:	2b00      	cmp	r3, #0
 800401c:	d142      	bne.n	80040a4 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 800401e:	2301      	movs	r3, #1
 8004020:	73fb      	strb	r3, [r7, #15]
 8004022:	e03f      	b.n	80040a4 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	2b03      	cmp	r3, #3
 800402a:	d018      	beq.n	800405e <RCCEx_PLLSAI2_Config+0x72>
 800402c:	2b03      	cmp	r3, #3
 800402e:	d825      	bhi.n	800407c <RCCEx_PLLSAI2_Config+0x90>
 8004030:	2b01      	cmp	r3, #1
 8004032:	d002      	beq.n	800403a <RCCEx_PLLSAI2_Config+0x4e>
 8004034:	2b02      	cmp	r3, #2
 8004036:	d009      	beq.n	800404c <RCCEx_PLLSAI2_Config+0x60>
 8004038:	e020      	b.n	800407c <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800403a:	4b62      	ldr	r3, [pc, #392]	; (80041c4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	f003 0302 	and.w	r3, r3, #2
 8004042:	2b00      	cmp	r3, #0
 8004044:	d11d      	bne.n	8004082 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 8004046:	2301      	movs	r3, #1
 8004048:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800404a:	e01a      	b.n	8004082 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800404c:	4b5d      	ldr	r3, [pc, #372]	; (80041c4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004054:	2b00      	cmp	r3, #0
 8004056:	d116      	bne.n	8004086 <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8004058:	2301      	movs	r3, #1
 800405a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800405c:	e013      	b.n	8004086 <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800405e:	4b59      	ldr	r3, [pc, #356]	; (80041c4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004066:	2b00      	cmp	r3, #0
 8004068:	d10f      	bne.n	800408a <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800406a:	4b56      	ldr	r3, [pc, #344]	; (80041c4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004072:	2b00      	cmp	r3, #0
 8004074:	d109      	bne.n	800408a <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 8004076:	2301      	movs	r3, #1
 8004078:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800407a:	e006      	b.n	800408a <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 800407c:	2301      	movs	r3, #1
 800407e:	73fb      	strb	r3, [r7, #15]
      break;
 8004080:	e004      	b.n	800408c <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8004082:	bf00      	nop
 8004084:	e002      	b.n	800408c <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8004086:	bf00      	nop
 8004088:	e000      	b.n	800408c <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800408a:	bf00      	nop
    }

    if(status == HAL_OK)
 800408c:	7bfb      	ldrb	r3, [r7, #15]
 800408e:	2b00      	cmp	r3, #0
 8004090:	d108      	bne.n	80040a4 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8004092:	4b4c      	ldr	r3, [pc, #304]	; (80041c4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004094:	68db      	ldr	r3, [r3, #12]
 8004096:	f023 0203 	bic.w	r2, r3, #3
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	4949      	ldr	r1, [pc, #292]	; (80041c4 <RCCEx_PLLSAI2_Config+0x1d8>)
 80040a0:	4313      	orrs	r3, r2
 80040a2:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 80040a4:	7bfb      	ldrb	r3, [r7, #15]
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	f040 8086 	bne.w	80041b8 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80040ac:	4b45      	ldr	r3, [pc, #276]	; (80041c4 <RCCEx_PLLSAI2_Config+0x1d8>)
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	4a44      	ldr	r2, [pc, #272]	; (80041c4 <RCCEx_PLLSAI2_Config+0x1d8>)
 80040b2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80040b6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80040b8:	f7fe f908 	bl	80022cc <HAL_GetTick>
 80040bc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80040be:	e009      	b.n	80040d4 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80040c0:	f7fe f904 	bl	80022cc <HAL_GetTick>
 80040c4:	4602      	mov	r2, r0
 80040c6:	68bb      	ldr	r3, [r7, #8]
 80040c8:	1ad3      	subs	r3, r2, r3
 80040ca:	2b02      	cmp	r3, #2
 80040cc:	d902      	bls.n	80040d4 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 80040ce:	2303      	movs	r3, #3
 80040d0:	73fb      	strb	r3, [r7, #15]
        break;
 80040d2:	e005      	b.n	80040e0 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80040d4:	4b3b      	ldr	r3, [pc, #236]	; (80041c4 <RCCEx_PLLSAI2_Config+0x1d8>)
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d1ef      	bne.n	80040c0 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 80040e0:	7bfb      	ldrb	r3, [r7, #15]
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d168      	bne.n	80041b8 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80040e6:	683b      	ldr	r3, [r7, #0]
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d113      	bne.n	8004114 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80040ec:	4b35      	ldr	r3, [pc, #212]	; (80041c4 <RCCEx_PLLSAI2_Config+0x1d8>)
 80040ee:	695a      	ldr	r2, [r3, #20]
 80040f0:	4b35      	ldr	r3, [pc, #212]	; (80041c8 <RCCEx_PLLSAI2_Config+0x1dc>)
 80040f2:	4013      	ands	r3, r2
 80040f4:	687a      	ldr	r2, [r7, #4]
 80040f6:	6892      	ldr	r2, [r2, #8]
 80040f8:	0211      	lsls	r1, r2, #8
 80040fa:	687a      	ldr	r2, [r7, #4]
 80040fc:	68d2      	ldr	r2, [r2, #12]
 80040fe:	06d2      	lsls	r2, r2, #27
 8004100:	4311      	orrs	r1, r2
 8004102:	687a      	ldr	r2, [r7, #4]
 8004104:	6852      	ldr	r2, [r2, #4]
 8004106:	3a01      	subs	r2, #1
 8004108:	0112      	lsls	r2, r2, #4
 800410a:	430a      	orrs	r2, r1
 800410c:	492d      	ldr	r1, [pc, #180]	; (80041c4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800410e:	4313      	orrs	r3, r2
 8004110:	614b      	str	r3, [r1, #20]
 8004112:	e02d      	b.n	8004170 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8004114:	683b      	ldr	r3, [r7, #0]
 8004116:	2b01      	cmp	r3, #1
 8004118:	d115      	bne.n	8004146 <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800411a:	4b2a      	ldr	r3, [pc, #168]	; (80041c4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800411c:	695a      	ldr	r2, [r3, #20]
 800411e:	4b2b      	ldr	r3, [pc, #172]	; (80041cc <RCCEx_PLLSAI2_Config+0x1e0>)
 8004120:	4013      	ands	r3, r2
 8004122:	687a      	ldr	r2, [r7, #4]
 8004124:	6892      	ldr	r2, [r2, #8]
 8004126:	0211      	lsls	r1, r2, #8
 8004128:	687a      	ldr	r2, [r7, #4]
 800412a:	6912      	ldr	r2, [r2, #16]
 800412c:	0852      	lsrs	r2, r2, #1
 800412e:	3a01      	subs	r2, #1
 8004130:	0552      	lsls	r2, r2, #21
 8004132:	4311      	orrs	r1, r2
 8004134:	687a      	ldr	r2, [r7, #4]
 8004136:	6852      	ldr	r2, [r2, #4]
 8004138:	3a01      	subs	r2, #1
 800413a:	0112      	lsls	r2, r2, #4
 800413c:	430a      	orrs	r2, r1
 800413e:	4921      	ldr	r1, [pc, #132]	; (80041c4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004140:	4313      	orrs	r3, r2
 8004142:	614b      	str	r3, [r1, #20]
 8004144:	e014      	b.n	8004170 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004146:	4b1f      	ldr	r3, [pc, #124]	; (80041c4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004148:	695a      	ldr	r2, [r3, #20]
 800414a:	4b21      	ldr	r3, [pc, #132]	; (80041d0 <RCCEx_PLLSAI2_Config+0x1e4>)
 800414c:	4013      	ands	r3, r2
 800414e:	687a      	ldr	r2, [r7, #4]
 8004150:	6892      	ldr	r2, [r2, #8]
 8004152:	0211      	lsls	r1, r2, #8
 8004154:	687a      	ldr	r2, [r7, #4]
 8004156:	6952      	ldr	r2, [r2, #20]
 8004158:	0852      	lsrs	r2, r2, #1
 800415a:	3a01      	subs	r2, #1
 800415c:	0652      	lsls	r2, r2, #25
 800415e:	4311      	orrs	r1, r2
 8004160:	687a      	ldr	r2, [r7, #4]
 8004162:	6852      	ldr	r2, [r2, #4]
 8004164:	3a01      	subs	r2, #1
 8004166:	0112      	lsls	r2, r2, #4
 8004168:	430a      	orrs	r2, r1
 800416a:	4916      	ldr	r1, [pc, #88]	; (80041c4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800416c:	4313      	orrs	r3, r2
 800416e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004170:	4b14      	ldr	r3, [pc, #80]	; (80041c4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	4a13      	ldr	r2, [pc, #76]	; (80041c4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004176:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800417a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800417c:	f7fe f8a6 	bl	80022cc <HAL_GetTick>
 8004180:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004182:	e009      	b.n	8004198 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004184:	f7fe f8a2 	bl	80022cc <HAL_GetTick>
 8004188:	4602      	mov	r2, r0
 800418a:	68bb      	ldr	r3, [r7, #8]
 800418c:	1ad3      	subs	r3, r2, r3
 800418e:	2b02      	cmp	r3, #2
 8004190:	d902      	bls.n	8004198 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8004192:	2303      	movs	r3, #3
 8004194:	73fb      	strb	r3, [r7, #15]
          break;
 8004196:	e005      	b.n	80041a4 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004198:	4b0a      	ldr	r3, [pc, #40]	; (80041c4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d0ef      	beq.n	8004184 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 80041a4:	7bfb      	ldrb	r3, [r7, #15]
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d106      	bne.n	80041b8 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80041aa:	4b06      	ldr	r3, [pc, #24]	; (80041c4 <RCCEx_PLLSAI2_Config+0x1d8>)
 80041ac:	695a      	ldr	r2, [r3, #20]
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	699b      	ldr	r3, [r3, #24]
 80041b2:	4904      	ldr	r1, [pc, #16]	; (80041c4 <RCCEx_PLLSAI2_Config+0x1d8>)
 80041b4:	4313      	orrs	r3, r2
 80041b6:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80041b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80041ba:	4618      	mov	r0, r3
 80041bc:	3710      	adds	r7, #16
 80041be:	46bd      	mov	sp, r7
 80041c0:	bd80      	pop	{r7, pc}
 80041c2:	bf00      	nop
 80041c4:	40021000 	.word	0x40021000
 80041c8:	07ff800f 	.word	0x07ff800f
 80041cc:	ff9f800f 	.word	0xff9f800f
 80041d0:	f9ff800f 	.word	0xf9ff800f

080041d4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80041d4:	b580      	push	{r7, lr}
 80041d6:	b084      	sub	sp, #16
 80041d8:	af00      	add	r7, sp, #0
 80041da:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d101      	bne.n	80041e6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80041e2:	2301      	movs	r3, #1
 80041e4:	e095      	b.n	8004312 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d108      	bne.n	8004200 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	685b      	ldr	r3, [r3, #4]
 80041f2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80041f6:	d009      	beq.n	800420c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	2200      	movs	r2, #0
 80041fc:	61da      	str	r2, [r3, #28]
 80041fe:	e005      	b.n	800420c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	2200      	movs	r2, #0
 8004204:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	2200      	movs	r2, #0
 800420a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	2200      	movs	r2, #0
 8004210:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004218:	b2db      	uxtb	r3, r3
 800421a:	2b00      	cmp	r3, #0
 800421c:	d106      	bne.n	800422c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	2200      	movs	r2, #0
 8004222:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004226:	6878      	ldr	r0, [r7, #4]
 8004228:	f7fd fe18 	bl	8001e5c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	2202      	movs	r2, #2
 8004230:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	681a      	ldr	r2, [r3, #0]
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004242:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	68db      	ldr	r3, [r3, #12]
 8004248:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800424c:	d902      	bls.n	8004254 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800424e:	2300      	movs	r3, #0
 8004250:	60fb      	str	r3, [r7, #12]
 8004252:	e002      	b.n	800425a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004254:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004258:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	68db      	ldr	r3, [r3, #12]
 800425e:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8004262:	d007      	beq.n	8004274 <HAL_SPI_Init+0xa0>
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	68db      	ldr	r3, [r3, #12]
 8004268:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800426c:	d002      	beq.n	8004274 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	2200      	movs	r2, #0
 8004272:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	685b      	ldr	r3, [r3, #4]
 8004278:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	689b      	ldr	r3, [r3, #8]
 8004280:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004284:	431a      	orrs	r2, r3
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	691b      	ldr	r3, [r3, #16]
 800428a:	f003 0302 	and.w	r3, r3, #2
 800428e:	431a      	orrs	r2, r3
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	695b      	ldr	r3, [r3, #20]
 8004294:	f003 0301 	and.w	r3, r3, #1
 8004298:	431a      	orrs	r2, r3
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	699b      	ldr	r3, [r3, #24]
 800429e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80042a2:	431a      	orrs	r2, r3
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	69db      	ldr	r3, [r3, #28]
 80042a8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80042ac:	431a      	orrs	r2, r3
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	6a1b      	ldr	r3, [r3, #32]
 80042b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80042b6:	ea42 0103 	orr.w	r1, r2, r3
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042be:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	430a      	orrs	r2, r1
 80042c8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	699b      	ldr	r3, [r3, #24]
 80042ce:	0c1b      	lsrs	r3, r3, #16
 80042d0:	f003 0204 	and.w	r2, r3, #4
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042d8:	f003 0310 	and.w	r3, r3, #16
 80042dc:	431a      	orrs	r2, r3
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80042e2:	f003 0308 	and.w	r3, r3, #8
 80042e6:	431a      	orrs	r2, r3
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	68db      	ldr	r3, [r3, #12]
 80042ec:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80042f0:	ea42 0103 	orr.w	r1, r2, r3
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	430a      	orrs	r2, r1
 8004300:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	2200      	movs	r2, #0
 8004306:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	2201      	movs	r2, #1
 800430c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8004310:	2300      	movs	r3, #0
}
 8004312:	4618      	mov	r0, r3
 8004314:	3710      	adds	r7, #16
 8004316:	46bd      	mov	sp, r7
 8004318:	bd80      	pop	{r7, pc}

0800431a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800431a:	b580      	push	{r7, lr}
 800431c:	b088      	sub	sp, #32
 800431e:	af00      	add	r7, sp, #0
 8004320:	60f8      	str	r0, [r7, #12]
 8004322:	60b9      	str	r1, [r7, #8]
 8004324:	603b      	str	r3, [r7, #0]
 8004326:	4613      	mov	r3, r2
 8004328:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800432a:	2300      	movs	r3, #0
 800432c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8004334:	2b01      	cmp	r3, #1
 8004336:	d101      	bne.n	800433c <HAL_SPI_Transmit+0x22>
 8004338:	2302      	movs	r3, #2
 800433a:	e158      	b.n	80045ee <HAL_SPI_Transmit+0x2d4>
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	2201      	movs	r2, #1
 8004340:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004344:	f7fd ffc2 	bl	80022cc <HAL_GetTick>
 8004348:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800434a:	88fb      	ldrh	r3, [r7, #6]
 800434c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004354:	b2db      	uxtb	r3, r3
 8004356:	2b01      	cmp	r3, #1
 8004358:	d002      	beq.n	8004360 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800435a:	2302      	movs	r3, #2
 800435c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800435e:	e13d      	b.n	80045dc <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 8004360:	68bb      	ldr	r3, [r7, #8]
 8004362:	2b00      	cmp	r3, #0
 8004364:	d002      	beq.n	800436c <HAL_SPI_Transmit+0x52>
 8004366:	88fb      	ldrh	r3, [r7, #6]
 8004368:	2b00      	cmp	r3, #0
 800436a:	d102      	bne.n	8004372 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800436c:	2301      	movs	r3, #1
 800436e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004370:	e134      	b.n	80045dc <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	2203      	movs	r2, #3
 8004376:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	2200      	movs	r2, #0
 800437e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	68ba      	ldr	r2, [r7, #8]
 8004384:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	88fa      	ldrh	r2, [r7, #6]
 800438a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	88fa      	ldrh	r2, [r7, #6]
 8004390:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	2200      	movs	r2, #0
 8004396:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	2200      	movs	r2, #0
 800439c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	2200      	movs	r2, #0
 80043a4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	2200      	movs	r2, #0
 80043ac:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	2200      	movs	r2, #0
 80043b2:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	689b      	ldr	r3, [r3, #8]
 80043b8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80043bc:	d10f      	bne.n	80043de <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	681a      	ldr	r2, [r3, #0]
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80043cc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	681a      	ldr	r2, [r3, #0]
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80043dc:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043e8:	2b40      	cmp	r3, #64	; 0x40
 80043ea:	d007      	beq.n	80043fc <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	681a      	ldr	r2, [r3, #0]
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80043fa:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	68db      	ldr	r3, [r3, #12]
 8004400:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004404:	d94b      	bls.n	800449e <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	685b      	ldr	r3, [r3, #4]
 800440a:	2b00      	cmp	r3, #0
 800440c:	d002      	beq.n	8004414 <HAL_SPI_Transmit+0xfa>
 800440e:	8afb      	ldrh	r3, [r7, #22]
 8004410:	2b01      	cmp	r3, #1
 8004412:	d13e      	bne.n	8004492 <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004418:	881a      	ldrh	r2, [r3, #0]
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004424:	1c9a      	adds	r2, r3, #2
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800442e:	b29b      	uxth	r3, r3
 8004430:	3b01      	subs	r3, #1
 8004432:	b29a      	uxth	r2, r3
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004438:	e02b      	b.n	8004492 <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	689b      	ldr	r3, [r3, #8]
 8004440:	f003 0302 	and.w	r3, r3, #2
 8004444:	2b02      	cmp	r3, #2
 8004446:	d112      	bne.n	800446e <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800444c:	881a      	ldrh	r2, [r3, #0]
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004458:	1c9a      	adds	r2, r3, #2
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004462:	b29b      	uxth	r3, r3
 8004464:	3b01      	subs	r3, #1
 8004466:	b29a      	uxth	r2, r3
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800446c:	e011      	b.n	8004492 <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800446e:	f7fd ff2d 	bl	80022cc <HAL_GetTick>
 8004472:	4602      	mov	r2, r0
 8004474:	69bb      	ldr	r3, [r7, #24]
 8004476:	1ad3      	subs	r3, r2, r3
 8004478:	683a      	ldr	r2, [r7, #0]
 800447a:	429a      	cmp	r2, r3
 800447c:	d803      	bhi.n	8004486 <HAL_SPI_Transmit+0x16c>
 800447e:	683b      	ldr	r3, [r7, #0]
 8004480:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004484:	d102      	bne.n	800448c <HAL_SPI_Transmit+0x172>
 8004486:	683b      	ldr	r3, [r7, #0]
 8004488:	2b00      	cmp	r3, #0
 800448a:	d102      	bne.n	8004492 <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 800448c:	2303      	movs	r3, #3
 800448e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004490:	e0a4      	b.n	80045dc <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004496:	b29b      	uxth	r3, r3
 8004498:	2b00      	cmp	r3, #0
 800449a:	d1ce      	bne.n	800443a <HAL_SPI_Transmit+0x120>
 800449c:	e07c      	b.n	8004598 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	685b      	ldr	r3, [r3, #4]
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d002      	beq.n	80044ac <HAL_SPI_Transmit+0x192>
 80044a6:	8afb      	ldrh	r3, [r7, #22]
 80044a8:	2b01      	cmp	r3, #1
 80044aa:	d170      	bne.n	800458e <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80044b0:	b29b      	uxth	r3, r3
 80044b2:	2b01      	cmp	r3, #1
 80044b4:	d912      	bls.n	80044dc <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044ba:	881a      	ldrh	r2, [r3, #0]
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044c6:	1c9a      	adds	r2, r3, #2
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80044d0:	b29b      	uxth	r3, r3
 80044d2:	3b02      	subs	r3, #2
 80044d4:	b29a      	uxth	r2, r3
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	87da      	strh	r2, [r3, #62]	; 0x3e
 80044da:	e058      	b.n	800458e <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	330c      	adds	r3, #12
 80044e6:	7812      	ldrb	r2, [r2, #0]
 80044e8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044ee:	1c5a      	adds	r2, r3, #1
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80044f8:	b29b      	uxth	r3, r3
 80044fa:	3b01      	subs	r3, #1
 80044fc:	b29a      	uxth	r2, r3
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8004502:	e044      	b.n	800458e <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	689b      	ldr	r3, [r3, #8]
 800450a:	f003 0302 	and.w	r3, r3, #2
 800450e:	2b02      	cmp	r3, #2
 8004510:	d12b      	bne.n	800456a <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004516:	b29b      	uxth	r3, r3
 8004518:	2b01      	cmp	r3, #1
 800451a:	d912      	bls.n	8004542 <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004520:	881a      	ldrh	r2, [r3, #0]
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800452c:	1c9a      	adds	r2, r3, #2
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004536:	b29b      	uxth	r3, r3
 8004538:	3b02      	subs	r3, #2
 800453a:	b29a      	uxth	r2, r3
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004540:	e025      	b.n	800458e <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	330c      	adds	r3, #12
 800454c:	7812      	ldrb	r2, [r2, #0]
 800454e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004554:	1c5a      	adds	r2, r3, #1
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800455e:	b29b      	uxth	r3, r3
 8004560:	3b01      	subs	r3, #1
 8004562:	b29a      	uxth	r2, r3
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004568:	e011      	b.n	800458e <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800456a:	f7fd feaf 	bl	80022cc <HAL_GetTick>
 800456e:	4602      	mov	r2, r0
 8004570:	69bb      	ldr	r3, [r7, #24]
 8004572:	1ad3      	subs	r3, r2, r3
 8004574:	683a      	ldr	r2, [r7, #0]
 8004576:	429a      	cmp	r2, r3
 8004578:	d803      	bhi.n	8004582 <HAL_SPI_Transmit+0x268>
 800457a:	683b      	ldr	r3, [r7, #0]
 800457c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004580:	d102      	bne.n	8004588 <HAL_SPI_Transmit+0x26e>
 8004582:	683b      	ldr	r3, [r7, #0]
 8004584:	2b00      	cmp	r3, #0
 8004586:	d102      	bne.n	800458e <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 8004588:	2303      	movs	r3, #3
 800458a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800458c:	e026      	b.n	80045dc <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004592:	b29b      	uxth	r3, r3
 8004594:	2b00      	cmp	r3, #0
 8004596:	d1b5      	bne.n	8004504 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004598:	69ba      	ldr	r2, [r7, #24]
 800459a:	6839      	ldr	r1, [r7, #0]
 800459c:	68f8      	ldr	r0, [r7, #12]
 800459e:	f000 f949 	bl	8004834 <SPI_EndRxTxTransaction>
 80045a2:	4603      	mov	r3, r0
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d002      	beq.n	80045ae <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	2220      	movs	r2, #32
 80045ac:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	689b      	ldr	r3, [r3, #8]
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d10a      	bne.n	80045cc <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80045b6:	2300      	movs	r3, #0
 80045b8:	613b      	str	r3, [r7, #16]
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	68db      	ldr	r3, [r3, #12]
 80045c0:	613b      	str	r3, [r7, #16]
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	689b      	ldr	r3, [r3, #8]
 80045c8:	613b      	str	r3, [r7, #16]
 80045ca:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d002      	beq.n	80045da <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 80045d4:	2301      	movs	r3, #1
 80045d6:	77fb      	strb	r3, [r7, #31]
 80045d8:	e000      	b.n	80045dc <HAL_SPI_Transmit+0x2c2>
  }

error:
 80045da:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	2201      	movs	r2, #1
 80045e0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	2200      	movs	r2, #0
 80045e8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80045ec:	7ffb      	ldrb	r3, [r7, #31]
}
 80045ee:	4618      	mov	r0, r3
 80045f0:	3720      	adds	r7, #32
 80045f2:	46bd      	mov	sp, r7
 80045f4:	bd80      	pop	{r7, pc}
	...

080045f8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80045f8:	b580      	push	{r7, lr}
 80045fa:	b088      	sub	sp, #32
 80045fc:	af00      	add	r7, sp, #0
 80045fe:	60f8      	str	r0, [r7, #12]
 8004600:	60b9      	str	r1, [r7, #8]
 8004602:	603b      	str	r3, [r7, #0]
 8004604:	4613      	mov	r3, r2
 8004606:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004608:	f7fd fe60 	bl	80022cc <HAL_GetTick>
 800460c:	4602      	mov	r2, r0
 800460e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004610:	1a9b      	subs	r3, r3, r2
 8004612:	683a      	ldr	r2, [r7, #0]
 8004614:	4413      	add	r3, r2
 8004616:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004618:	f7fd fe58 	bl	80022cc <HAL_GetTick>
 800461c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800461e:	4b39      	ldr	r3, [pc, #228]	; (8004704 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	015b      	lsls	r3, r3, #5
 8004624:	0d1b      	lsrs	r3, r3, #20
 8004626:	69fa      	ldr	r2, [r7, #28]
 8004628:	fb02 f303 	mul.w	r3, r2, r3
 800462c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800462e:	e054      	b.n	80046da <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004630:	683b      	ldr	r3, [r7, #0]
 8004632:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004636:	d050      	beq.n	80046da <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004638:	f7fd fe48 	bl	80022cc <HAL_GetTick>
 800463c:	4602      	mov	r2, r0
 800463e:	69bb      	ldr	r3, [r7, #24]
 8004640:	1ad3      	subs	r3, r2, r3
 8004642:	69fa      	ldr	r2, [r7, #28]
 8004644:	429a      	cmp	r2, r3
 8004646:	d902      	bls.n	800464e <SPI_WaitFlagStateUntilTimeout+0x56>
 8004648:	69fb      	ldr	r3, [r7, #28]
 800464a:	2b00      	cmp	r3, #0
 800464c:	d13d      	bne.n	80046ca <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	685a      	ldr	r2, [r3, #4]
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800465c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	685b      	ldr	r3, [r3, #4]
 8004662:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004666:	d111      	bne.n	800468c <SPI_WaitFlagStateUntilTimeout+0x94>
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	689b      	ldr	r3, [r3, #8]
 800466c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004670:	d004      	beq.n	800467c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	689b      	ldr	r3, [r3, #8]
 8004676:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800467a:	d107      	bne.n	800468c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	681a      	ldr	r2, [r3, #0]
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800468a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004690:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004694:	d10f      	bne.n	80046b6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	681a      	ldr	r2, [r3, #0]
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80046a4:	601a      	str	r2, [r3, #0]
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	681a      	ldr	r2, [r3, #0]
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80046b4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	2201      	movs	r2, #1
 80046ba:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	2200      	movs	r2, #0
 80046c2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80046c6:	2303      	movs	r3, #3
 80046c8:	e017      	b.n	80046fa <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80046ca:	697b      	ldr	r3, [r7, #20]
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d101      	bne.n	80046d4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80046d0:	2300      	movs	r3, #0
 80046d2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80046d4:	697b      	ldr	r3, [r7, #20]
 80046d6:	3b01      	subs	r3, #1
 80046d8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	689a      	ldr	r2, [r3, #8]
 80046e0:	68bb      	ldr	r3, [r7, #8]
 80046e2:	4013      	ands	r3, r2
 80046e4:	68ba      	ldr	r2, [r7, #8]
 80046e6:	429a      	cmp	r2, r3
 80046e8:	bf0c      	ite	eq
 80046ea:	2301      	moveq	r3, #1
 80046ec:	2300      	movne	r3, #0
 80046ee:	b2db      	uxtb	r3, r3
 80046f0:	461a      	mov	r2, r3
 80046f2:	79fb      	ldrb	r3, [r7, #7]
 80046f4:	429a      	cmp	r2, r3
 80046f6:	d19b      	bne.n	8004630 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80046f8:	2300      	movs	r3, #0
}
 80046fa:	4618      	mov	r0, r3
 80046fc:	3720      	adds	r7, #32
 80046fe:	46bd      	mov	sp, r7
 8004700:	bd80      	pop	{r7, pc}
 8004702:	bf00      	nop
 8004704:	20000018 	.word	0x20000018

08004708 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004708:	b580      	push	{r7, lr}
 800470a:	b08a      	sub	sp, #40	; 0x28
 800470c:	af00      	add	r7, sp, #0
 800470e:	60f8      	str	r0, [r7, #12]
 8004710:	60b9      	str	r1, [r7, #8]
 8004712:	607a      	str	r2, [r7, #4]
 8004714:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8004716:	2300      	movs	r3, #0
 8004718:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800471a:	f7fd fdd7 	bl	80022cc <HAL_GetTick>
 800471e:	4602      	mov	r2, r0
 8004720:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004722:	1a9b      	subs	r3, r3, r2
 8004724:	683a      	ldr	r2, [r7, #0]
 8004726:	4413      	add	r3, r2
 8004728:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 800472a:	f7fd fdcf 	bl	80022cc <HAL_GetTick>
 800472e:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	330c      	adds	r3, #12
 8004736:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004738:	4b3d      	ldr	r3, [pc, #244]	; (8004830 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800473a:	681a      	ldr	r2, [r3, #0]
 800473c:	4613      	mov	r3, r2
 800473e:	009b      	lsls	r3, r3, #2
 8004740:	4413      	add	r3, r2
 8004742:	00da      	lsls	r2, r3, #3
 8004744:	1ad3      	subs	r3, r2, r3
 8004746:	0d1b      	lsrs	r3, r3, #20
 8004748:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800474a:	fb02 f303 	mul.w	r3, r2, r3
 800474e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8004750:	e060      	b.n	8004814 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8004752:	68bb      	ldr	r3, [r7, #8]
 8004754:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8004758:	d107      	bne.n	800476a <SPI_WaitFifoStateUntilTimeout+0x62>
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	2b00      	cmp	r3, #0
 800475e:	d104      	bne.n	800476a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8004760:	69fb      	ldr	r3, [r7, #28]
 8004762:	781b      	ldrb	r3, [r3, #0]
 8004764:	b2db      	uxtb	r3, r3
 8004766:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8004768:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800476a:	683b      	ldr	r3, [r7, #0]
 800476c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004770:	d050      	beq.n	8004814 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004772:	f7fd fdab 	bl	80022cc <HAL_GetTick>
 8004776:	4602      	mov	r2, r0
 8004778:	6a3b      	ldr	r3, [r7, #32]
 800477a:	1ad3      	subs	r3, r2, r3
 800477c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800477e:	429a      	cmp	r2, r3
 8004780:	d902      	bls.n	8004788 <SPI_WaitFifoStateUntilTimeout+0x80>
 8004782:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004784:	2b00      	cmp	r3, #0
 8004786:	d13d      	bne.n	8004804 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	685a      	ldr	r2, [r3, #4]
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004796:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	685b      	ldr	r3, [r3, #4]
 800479c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80047a0:	d111      	bne.n	80047c6 <SPI_WaitFifoStateUntilTimeout+0xbe>
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	689b      	ldr	r3, [r3, #8]
 80047a6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80047aa:	d004      	beq.n	80047b6 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	689b      	ldr	r3, [r3, #8]
 80047b0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80047b4:	d107      	bne.n	80047c6 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	681a      	ldr	r2, [r3, #0]
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80047c4:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047ca:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80047ce:	d10f      	bne.n	80047f0 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	681a      	ldr	r2, [r3, #0]
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80047de:	601a      	str	r2, [r3, #0]
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	681a      	ldr	r2, [r3, #0]
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80047ee:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	2201      	movs	r2, #1
 80047f4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	2200      	movs	r2, #0
 80047fc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8004800:	2303      	movs	r3, #3
 8004802:	e010      	b.n	8004826 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004804:	69bb      	ldr	r3, [r7, #24]
 8004806:	2b00      	cmp	r3, #0
 8004808:	d101      	bne.n	800480e <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800480a:	2300      	movs	r3, #0
 800480c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 800480e:	69bb      	ldr	r3, [r7, #24]
 8004810:	3b01      	subs	r3, #1
 8004812:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	689a      	ldr	r2, [r3, #8]
 800481a:	68bb      	ldr	r3, [r7, #8]
 800481c:	4013      	ands	r3, r2
 800481e:	687a      	ldr	r2, [r7, #4]
 8004820:	429a      	cmp	r2, r3
 8004822:	d196      	bne.n	8004752 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8004824:	2300      	movs	r3, #0
}
 8004826:	4618      	mov	r0, r3
 8004828:	3728      	adds	r7, #40	; 0x28
 800482a:	46bd      	mov	sp, r7
 800482c:	bd80      	pop	{r7, pc}
 800482e:	bf00      	nop
 8004830:	20000018 	.word	0x20000018

08004834 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004834:	b580      	push	{r7, lr}
 8004836:	b086      	sub	sp, #24
 8004838:	af02      	add	r7, sp, #8
 800483a:	60f8      	str	r0, [r7, #12]
 800483c:	60b9      	str	r1, [r7, #8]
 800483e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	9300      	str	r3, [sp, #0]
 8004844:	68bb      	ldr	r3, [r7, #8]
 8004846:	2200      	movs	r2, #0
 8004848:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 800484c:	68f8      	ldr	r0, [r7, #12]
 800484e:	f7ff ff5b 	bl	8004708 <SPI_WaitFifoStateUntilTimeout>
 8004852:	4603      	mov	r3, r0
 8004854:	2b00      	cmp	r3, #0
 8004856:	d007      	beq.n	8004868 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800485c:	f043 0220 	orr.w	r2, r3, #32
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004864:	2303      	movs	r3, #3
 8004866:	e027      	b.n	80048b8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	9300      	str	r3, [sp, #0]
 800486c:	68bb      	ldr	r3, [r7, #8]
 800486e:	2200      	movs	r2, #0
 8004870:	2180      	movs	r1, #128	; 0x80
 8004872:	68f8      	ldr	r0, [r7, #12]
 8004874:	f7ff fec0 	bl	80045f8 <SPI_WaitFlagStateUntilTimeout>
 8004878:	4603      	mov	r3, r0
 800487a:	2b00      	cmp	r3, #0
 800487c:	d007      	beq.n	800488e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004882:	f043 0220 	orr.w	r2, r3, #32
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800488a:	2303      	movs	r3, #3
 800488c:	e014      	b.n	80048b8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	9300      	str	r3, [sp, #0]
 8004892:	68bb      	ldr	r3, [r7, #8]
 8004894:	2200      	movs	r2, #0
 8004896:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800489a:	68f8      	ldr	r0, [r7, #12]
 800489c:	f7ff ff34 	bl	8004708 <SPI_WaitFifoStateUntilTimeout>
 80048a0:	4603      	mov	r3, r0
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d007      	beq.n	80048b6 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80048aa:	f043 0220 	orr.w	r2, r3, #32
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80048b2:	2303      	movs	r3, #3
 80048b4:	e000      	b.n	80048b8 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80048b6:	2300      	movs	r3, #0
}
 80048b8:	4618      	mov	r0, r3
 80048ba:	3710      	adds	r7, #16
 80048bc:	46bd      	mov	sp, r7
 80048be:	bd80      	pop	{r7, pc}

080048c0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80048c0:	b580      	push	{r7, lr}
 80048c2:	b082      	sub	sp, #8
 80048c4:	af00      	add	r7, sp, #0
 80048c6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d101      	bne.n	80048d2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80048ce:	2301      	movs	r3, #1
 80048d0:	e049      	b.n	8004966 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80048d8:	b2db      	uxtb	r3, r3
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d106      	bne.n	80048ec <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	2200      	movs	r2, #0
 80048e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80048e6:	6878      	ldr	r0, [r7, #4]
 80048e8:	f7fd fafa 	bl	8001ee0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	2202      	movs	r2, #2
 80048f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681a      	ldr	r2, [r3, #0]
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	3304      	adds	r3, #4
 80048fc:	4619      	mov	r1, r3
 80048fe:	4610      	mov	r0, r2
 8004900:	f000 f968 	bl	8004bd4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	2201      	movs	r2, #1
 8004908:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	2201      	movs	r2, #1
 8004910:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	2201      	movs	r2, #1
 8004918:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	2201      	movs	r2, #1
 8004920:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	2201      	movs	r2, #1
 8004928:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	2201      	movs	r2, #1
 8004930:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	2201      	movs	r2, #1
 8004938:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	2201      	movs	r2, #1
 8004940:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	2201      	movs	r2, #1
 8004948:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	2201      	movs	r2, #1
 8004950:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	2201      	movs	r2, #1
 8004958:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	2201      	movs	r2, #1
 8004960:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004964:	2300      	movs	r3, #0
}
 8004966:	4618      	mov	r0, r3
 8004968:	3708      	adds	r7, #8
 800496a:	46bd      	mov	sp, r7
 800496c:	bd80      	pop	{r7, pc}
	...

08004970 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004970:	b480      	push	{r7}
 8004972:	b085      	sub	sp, #20
 8004974:	af00      	add	r7, sp, #0
 8004976:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800497e:	b2db      	uxtb	r3, r3
 8004980:	2b01      	cmp	r3, #1
 8004982:	d001      	beq.n	8004988 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004984:	2301      	movs	r3, #1
 8004986:	e047      	b.n	8004a18 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	2202      	movs	r2, #2
 800498c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	4a23      	ldr	r2, [pc, #140]	; (8004a24 <HAL_TIM_Base_Start+0xb4>)
 8004996:	4293      	cmp	r3, r2
 8004998:	d01d      	beq.n	80049d6 <HAL_TIM_Base_Start+0x66>
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80049a2:	d018      	beq.n	80049d6 <HAL_TIM_Base_Start+0x66>
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	4a1f      	ldr	r2, [pc, #124]	; (8004a28 <HAL_TIM_Base_Start+0xb8>)
 80049aa:	4293      	cmp	r3, r2
 80049ac:	d013      	beq.n	80049d6 <HAL_TIM_Base_Start+0x66>
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	4a1e      	ldr	r2, [pc, #120]	; (8004a2c <HAL_TIM_Base_Start+0xbc>)
 80049b4:	4293      	cmp	r3, r2
 80049b6:	d00e      	beq.n	80049d6 <HAL_TIM_Base_Start+0x66>
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	4a1c      	ldr	r2, [pc, #112]	; (8004a30 <HAL_TIM_Base_Start+0xc0>)
 80049be:	4293      	cmp	r3, r2
 80049c0:	d009      	beq.n	80049d6 <HAL_TIM_Base_Start+0x66>
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	4a1b      	ldr	r2, [pc, #108]	; (8004a34 <HAL_TIM_Base_Start+0xc4>)
 80049c8:	4293      	cmp	r3, r2
 80049ca:	d004      	beq.n	80049d6 <HAL_TIM_Base_Start+0x66>
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	4a19      	ldr	r2, [pc, #100]	; (8004a38 <HAL_TIM_Base_Start+0xc8>)
 80049d2:	4293      	cmp	r3, r2
 80049d4:	d115      	bne.n	8004a02 <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	689a      	ldr	r2, [r3, #8]
 80049dc:	4b17      	ldr	r3, [pc, #92]	; (8004a3c <HAL_TIM_Base_Start+0xcc>)
 80049de:	4013      	ands	r3, r2
 80049e0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	2b06      	cmp	r3, #6
 80049e6:	d015      	beq.n	8004a14 <HAL_TIM_Base_Start+0xa4>
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80049ee:	d011      	beq.n	8004a14 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	681a      	ldr	r2, [r3, #0]
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	f042 0201 	orr.w	r2, r2, #1
 80049fe:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a00:	e008      	b.n	8004a14 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	681a      	ldr	r2, [r3, #0]
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	f042 0201 	orr.w	r2, r2, #1
 8004a10:	601a      	str	r2, [r3, #0]
 8004a12:	e000      	b.n	8004a16 <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a14:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004a16:	2300      	movs	r3, #0
}
 8004a18:	4618      	mov	r0, r3
 8004a1a:	3714      	adds	r7, #20
 8004a1c:	46bd      	mov	sp, r7
 8004a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a22:	4770      	bx	lr
 8004a24:	40012c00 	.word	0x40012c00
 8004a28:	40000400 	.word	0x40000400
 8004a2c:	40000800 	.word	0x40000800
 8004a30:	40000c00 	.word	0x40000c00
 8004a34:	40013400 	.word	0x40013400
 8004a38:	40014000 	.word	0x40014000
 8004a3c:	00010007 	.word	0x00010007

08004a40 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004a40:	b580      	push	{r7, lr}
 8004a42:	b084      	sub	sp, #16
 8004a44:	af00      	add	r7, sp, #0
 8004a46:	6078      	str	r0, [r7, #4]
 8004a48:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004a4a:	2300      	movs	r3, #0
 8004a4c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004a54:	2b01      	cmp	r3, #1
 8004a56:	d101      	bne.n	8004a5c <HAL_TIM_ConfigClockSource+0x1c>
 8004a58:	2302      	movs	r3, #2
 8004a5a:	e0b6      	b.n	8004bca <HAL_TIM_ConfigClockSource+0x18a>
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	2201      	movs	r2, #1
 8004a60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	2202      	movs	r2, #2
 8004a68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	689b      	ldr	r3, [r3, #8]
 8004a72:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004a74:	68bb      	ldr	r3, [r7, #8]
 8004a76:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004a7a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004a7e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004a80:	68bb      	ldr	r3, [r7, #8]
 8004a82:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004a86:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	68ba      	ldr	r2, [r7, #8]
 8004a8e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004a90:	683b      	ldr	r3, [r7, #0]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004a98:	d03e      	beq.n	8004b18 <HAL_TIM_ConfigClockSource+0xd8>
 8004a9a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004a9e:	f200 8087 	bhi.w	8004bb0 <HAL_TIM_ConfigClockSource+0x170>
 8004aa2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004aa6:	f000 8086 	beq.w	8004bb6 <HAL_TIM_ConfigClockSource+0x176>
 8004aaa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004aae:	d87f      	bhi.n	8004bb0 <HAL_TIM_ConfigClockSource+0x170>
 8004ab0:	2b70      	cmp	r3, #112	; 0x70
 8004ab2:	d01a      	beq.n	8004aea <HAL_TIM_ConfigClockSource+0xaa>
 8004ab4:	2b70      	cmp	r3, #112	; 0x70
 8004ab6:	d87b      	bhi.n	8004bb0 <HAL_TIM_ConfigClockSource+0x170>
 8004ab8:	2b60      	cmp	r3, #96	; 0x60
 8004aba:	d050      	beq.n	8004b5e <HAL_TIM_ConfigClockSource+0x11e>
 8004abc:	2b60      	cmp	r3, #96	; 0x60
 8004abe:	d877      	bhi.n	8004bb0 <HAL_TIM_ConfigClockSource+0x170>
 8004ac0:	2b50      	cmp	r3, #80	; 0x50
 8004ac2:	d03c      	beq.n	8004b3e <HAL_TIM_ConfigClockSource+0xfe>
 8004ac4:	2b50      	cmp	r3, #80	; 0x50
 8004ac6:	d873      	bhi.n	8004bb0 <HAL_TIM_ConfigClockSource+0x170>
 8004ac8:	2b40      	cmp	r3, #64	; 0x40
 8004aca:	d058      	beq.n	8004b7e <HAL_TIM_ConfigClockSource+0x13e>
 8004acc:	2b40      	cmp	r3, #64	; 0x40
 8004ace:	d86f      	bhi.n	8004bb0 <HAL_TIM_ConfigClockSource+0x170>
 8004ad0:	2b30      	cmp	r3, #48	; 0x30
 8004ad2:	d064      	beq.n	8004b9e <HAL_TIM_ConfigClockSource+0x15e>
 8004ad4:	2b30      	cmp	r3, #48	; 0x30
 8004ad6:	d86b      	bhi.n	8004bb0 <HAL_TIM_ConfigClockSource+0x170>
 8004ad8:	2b20      	cmp	r3, #32
 8004ada:	d060      	beq.n	8004b9e <HAL_TIM_ConfigClockSource+0x15e>
 8004adc:	2b20      	cmp	r3, #32
 8004ade:	d867      	bhi.n	8004bb0 <HAL_TIM_ConfigClockSource+0x170>
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d05c      	beq.n	8004b9e <HAL_TIM_ConfigClockSource+0x15e>
 8004ae4:	2b10      	cmp	r3, #16
 8004ae6:	d05a      	beq.n	8004b9e <HAL_TIM_ConfigClockSource+0x15e>
 8004ae8:	e062      	b.n	8004bb0 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	6818      	ldr	r0, [r3, #0]
 8004aee:	683b      	ldr	r3, [r7, #0]
 8004af0:	6899      	ldr	r1, [r3, #8]
 8004af2:	683b      	ldr	r3, [r7, #0]
 8004af4:	685a      	ldr	r2, [r3, #4]
 8004af6:	683b      	ldr	r3, [r7, #0]
 8004af8:	68db      	ldr	r3, [r3, #12]
 8004afa:	f000 f97f 	bl	8004dfc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	689b      	ldr	r3, [r3, #8]
 8004b04:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004b06:	68bb      	ldr	r3, [r7, #8]
 8004b08:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004b0c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	68ba      	ldr	r2, [r7, #8]
 8004b14:	609a      	str	r2, [r3, #8]
      break;
 8004b16:	e04f      	b.n	8004bb8 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	6818      	ldr	r0, [r3, #0]
 8004b1c:	683b      	ldr	r3, [r7, #0]
 8004b1e:	6899      	ldr	r1, [r3, #8]
 8004b20:	683b      	ldr	r3, [r7, #0]
 8004b22:	685a      	ldr	r2, [r3, #4]
 8004b24:	683b      	ldr	r3, [r7, #0]
 8004b26:	68db      	ldr	r3, [r3, #12]
 8004b28:	f000 f968 	bl	8004dfc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	689a      	ldr	r2, [r3, #8]
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004b3a:	609a      	str	r2, [r3, #8]
      break;
 8004b3c:	e03c      	b.n	8004bb8 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	6818      	ldr	r0, [r3, #0]
 8004b42:	683b      	ldr	r3, [r7, #0]
 8004b44:	6859      	ldr	r1, [r3, #4]
 8004b46:	683b      	ldr	r3, [r7, #0]
 8004b48:	68db      	ldr	r3, [r3, #12]
 8004b4a:	461a      	mov	r2, r3
 8004b4c:	f000 f8dc 	bl	8004d08 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	2150      	movs	r1, #80	; 0x50
 8004b56:	4618      	mov	r0, r3
 8004b58:	f000 f935 	bl	8004dc6 <TIM_ITRx_SetConfig>
      break;
 8004b5c:	e02c      	b.n	8004bb8 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	6818      	ldr	r0, [r3, #0]
 8004b62:	683b      	ldr	r3, [r7, #0]
 8004b64:	6859      	ldr	r1, [r3, #4]
 8004b66:	683b      	ldr	r3, [r7, #0]
 8004b68:	68db      	ldr	r3, [r3, #12]
 8004b6a:	461a      	mov	r2, r3
 8004b6c:	f000 f8fb 	bl	8004d66 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	2160      	movs	r1, #96	; 0x60
 8004b76:	4618      	mov	r0, r3
 8004b78:	f000 f925 	bl	8004dc6 <TIM_ITRx_SetConfig>
      break;
 8004b7c:	e01c      	b.n	8004bb8 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	6818      	ldr	r0, [r3, #0]
 8004b82:	683b      	ldr	r3, [r7, #0]
 8004b84:	6859      	ldr	r1, [r3, #4]
 8004b86:	683b      	ldr	r3, [r7, #0]
 8004b88:	68db      	ldr	r3, [r3, #12]
 8004b8a:	461a      	mov	r2, r3
 8004b8c:	f000 f8bc 	bl	8004d08 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	2140      	movs	r1, #64	; 0x40
 8004b96:	4618      	mov	r0, r3
 8004b98:	f000 f915 	bl	8004dc6 <TIM_ITRx_SetConfig>
      break;
 8004b9c:	e00c      	b.n	8004bb8 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681a      	ldr	r2, [r3, #0]
 8004ba2:	683b      	ldr	r3, [r7, #0]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	4619      	mov	r1, r3
 8004ba8:	4610      	mov	r0, r2
 8004baa:	f000 f90c 	bl	8004dc6 <TIM_ITRx_SetConfig>
      break;
 8004bae:	e003      	b.n	8004bb8 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8004bb0:	2301      	movs	r3, #1
 8004bb2:	73fb      	strb	r3, [r7, #15]
      break;
 8004bb4:	e000      	b.n	8004bb8 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8004bb6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	2201      	movs	r2, #1
 8004bbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	2200      	movs	r2, #0
 8004bc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004bc8:	7bfb      	ldrb	r3, [r7, #15]
}
 8004bca:	4618      	mov	r0, r3
 8004bcc:	3710      	adds	r7, #16
 8004bce:	46bd      	mov	sp, r7
 8004bd0:	bd80      	pop	{r7, pc}
	...

08004bd4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004bd4:	b480      	push	{r7}
 8004bd6:	b085      	sub	sp, #20
 8004bd8:	af00      	add	r7, sp, #0
 8004bda:	6078      	str	r0, [r7, #4]
 8004bdc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	4a40      	ldr	r2, [pc, #256]	; (8004ce8 <TIM_Base_SetConfig+0x114>)
 8004be8:	4293      	cmp	r3, r2
 8004bea:	d013      	beq.n	8004c14 <TIM_Base_SetConfig+0x40>
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004bf2:	d00f      	beq.n	8004c14 <TIM_Base_SetConfig+0x40>
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	4a3d      	ldr	r2, [pc, #244]	; (8004cec <TIM_Base_SetConfig+0x118>)
 8004bf8:	4293      	cmp	r3, r2
 8004bfa:	d00b      	beq.n	8004c14 <TIM_Base_SetConfig+0x40>
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	4a3c      	ldr	r2, [pc, #240]	; (8004cf0 <TIM_Base_SetConfig+0x11c>)
 8004c00:	4293      	cmp	r3, r2
 8004c02:	d007      	beq.n	8004c14 <TIM_Base_SetConfig+0x40>
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	4a3b      	ldr	r2, [pc, #236]	; (8004cf4 <TIM_Base_SetConfig+0x120>)
 8004c08:	4293      	cmp	r3, r2
 8004c0a:	d003      	beq.n	8004c14 <TIM_Base_SetConfig+0x40>
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	4a3a      	ldr	r2, [pc, #232]	; (8004cf8 <TIM_Base_SetConfig+0x124>)
 8004c10:	4293      	cmp	r3, r2
 8004c12:	d108      	bne.n	8004c26 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c1a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004c1c:	683b      	ldr	r3, [r7, #0]
 8004c1e:	685b      	ldr	r3, [r3, #4]
 8004c20:	68fa      	ldr	r2, [r7, #12]
 8004c22:	4313      	orrs	r3, r2
 8004c24:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	4a2f      	ldr	r2, [pc, #188]	; (8004ce8 <TIM_Base_SetConfig+0x114>)
 8004c2a:	4293      	cmp	r3, r2
 8004c2c:	d01f      	beq.n	8004c6e <TIM_Base_SetConfig+0x9a>
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004c34:	d01b      	beq.n	8004c6e <TIM_Base_SetConfig+0x9a>
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	4a2c      	ldr	r2, [pc, #176]	; (8004cec <TIM_Base_SetConfig+0x118>)
 8004c3a:	4293      	cmp	r3, r2
 8004c3c:	d017      	beq.n	8004c6e <TIM_Base_SetConfig+0x9a>
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	4a2b      	ldr	r2, [pc, #172]	; (8004cf0 <TIM_Base_SetConfig+0x11c>)
 8004c42:	4293      	cmp	r3, r2
 8004c44:	d013      	beq.n	8004c6e <TIM_Base_SetConfig+0x9a>
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	4a2a      	ldr	r2, [pc, #168]	; (8004cf4 <TIM_Base_SetConfig+0x120>)
 8004c4a:	4293      	cmp	r3, r2
 8004c4c:	d00f      	beq.n	8004c6e <TIM_Base_SetConfig+0x9a>
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	4a29      	ldr	r2, [pc, #164]	; (8004cf8 <TIM_Base_SetConfig+0x124>)
 8004c52:	4293      	cmp	r3, r2
 8004c54:	d00b      	beq.n	8004c6e <TIM_Base_SetConfig+0x9a>
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	4a28      	ldr	r2, [pc, #160]	; (8004cfc <TIM_Base_SetConfig+0x128>)
 8004c5a:	4293      	cmp	r3, r2
 8004c5c:	d007      	beq.n	8004c6e <TIM_Base_SetConfig+0x9a>
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	4a27      	ldr	r2, [pc, #156]	; (8004d00 <TIM_Base_SetConfig+0x12c>)
 8004c62:	4293      	cmp	r3, r2
 8004c64:	d003      	beq.n	8004c6e <TIM_Base_SetConfig+0x9a>
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	4a26      	ldr	r2, [pc, #152]	; (8004d04 <TIM_Base_SetConfig+0x130>)
 8004c6a:	4293      	cmp	r3, r2
 8004c6c:	d108      	bne.n	8004c80 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004c74:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004c76:	683b      	ldr	r3, [r7, #0]
 8004c78:	68db      	ldr	r3, [r3, #12]
 8004c7a:	68fa      	ldr	r2, [r7, #12]
 8004c7c:	4313      	orrs	r3, r2
 8004c7e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004c86:	683b      	ldr	r3, [r7, #0]
 8004c88:	695b      	ldr	r3, [r3, #20]
 8004c8a:	4313      	orrs	r3, r2
 8004c8c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	68fa      	ldr	r2, [r7, #12]
 8004c92:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004c94:	683b      	ldr	r3, [r7, #0]
 8004c96:	689a      	ldr	r2, [r3, #8]
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004c9c:	683b      	ldr	r3, [r7, #0]
 8004c9e:	681a      	ldr	r2, [r3, #0]
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	4a10      	ldr	r2, [pc, #64]	; (8004ce8 <TIM_Base_SetConfig+0x114>)
 8004ca8:	4293      	cmp	r3, r2
 8004caa:	d00f      	beq.n	8004ccc <TIM_Base_SetConfig+0xf8>
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	4a12      	ldr	r2, [pc, #72]	; (8004cf8 <TIM_Base_SetConfig+0x124>)
 8004cb0:	4293      	cmp	r3, r2
 8004cb2:	d00b      	beq.n	8004ccc <TIM_Base_SetConfig+0xf8>
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	4a11      	ldr	r2, [pc, #68]	; (8004cfc <TIM_Base_SetConfig+0x128>)
 8004cb8:	4293      	cmp	r3, r2
 8004cba:	d007      	beq.n	8004ccc <TIM_Base_SetConfig+0xf8>
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	4a10      	ldr	r2, [pc, #64]	; (8004d00 <TIM_Base_SetConfig+0x12c>)
 8004cc0:	4293      	cmp	r3, r2
 8004cc2:	d003      	beq.n	8004ccc <TIM_Base_SetConfig+0xf8>
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	4a0f      	ldr	r2, [pc, #60]	; (8004d04 <TIM_Base_SetConfig+0x130>)
 8004cc8:	4293      	cmp	r3, r2
 8004cca:	d103      	bne.n	8004cd4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004ccc:	683b      	ldr	r3, [r7, #0]
 8004cce:	691a      	ldr	r2, [r3, #16]
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	2201      	movs	r2, #1
 8004cd8:	615a      	str	r2, [r3, #20]
}
 8004cda:	bf00      	nop
 8004cdc:	3714      	adds	r7, #20
 8004cde:	46bd      	mov	sp, r7
 8004ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce4:	4770      	bx	lr
 8004ce6:	bf00      	nop
 8004ce8:	40012c00 	.word	0x40012c00
 8004cec:	40000400 	.word	0x40000400
 8004cf0:	40000800 	.word	0x40000800
 8004cf4:	40000c00 	.word	0x40000c00
 8004cf8:	40013400 	.word	0x40013400
 8004cfc:	40014000 	.word	0x40014000
 8004d00:	40014400 	.word	0x40014400
 8004d04:	40014800 	.word	0x40014800

08004d08 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004d08:	b480      	push	{r7}
 8004d0a:	b087      	sub	sp, #28
 8004d0c:	af00      	add	r7, sp, #0
 8004d0e:	60f8      	str	r0, [r7, #12]
 8004d10:	60b9      	str	r1, [r7, #8]
 8004d12:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	6a1b      	ldr	r3, [r3, #32]
 8004d18:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	6a1b      	ldr	r3, [r3, #32]
 8004d1e:	f023 0201 	bic.w	r2, r3, #1
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	699b      	ldr	r3, [r3, #24]
 8004d2a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004d2c:	693b      	ldr	r3, [r7, #16]
 8004d2e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004d32:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	011b      	lsls	r3, r3, #4
 8004d38:	693a      	ldr	r2, [r7, #16]
 8004d3a:	4313      	orrs	r3, r2
 8004d3c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004d3e:	697b      	ldr	r3, [r7, #20]
 8004d40:	f023 030a 	bic.w	r3, r3, #10
 8004d44:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004d46:	697a      	ldr	r2, [r7, #20]
 8004d48:	68bb      	ldr	r3, [r7, #8]
 8004d4a:	4313      	orrs	r3, r2
 8004d4c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	693a      	ldr	r2, [r7, #16]
 8004d52:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	697a      	ldr	r2, [r7, #20]
 8004d58:	621a      	str	r2, [r3, #32]
}
 8004d5a:	bf00      	nop
 8004d5c:	371c      	adds	r7, #28
 8004d5e:	46bd      	mov	sp, r7
 8004d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d64:	4770      	bx	lr

08004d66 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004d66:	b480      	push	{r7}
 8004d68:	b087      	sub	sp, #28
 8004d6a:	af00      	add	r7, sp, #0
 8004d6c:	60f8      	str	r0, [r7, #12]
 8004d6e:	60b9      	str	r1, [r7, #8]
 8004d70:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	6a1b      	ldr	r3, [r3, #32]
 8004d76:	f023 0210 	bic.w	r2, r3, #16
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	699b      	ldr	r3, [r3, #24]
 8004d82:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	6a1b      	ldr	r3, [r3, #32]
 8004d88:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004d8a:	697b      	ldr	r3, [r7, #20]
 8004d8c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004d90:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	031b      	lsls	r3, r3, #12
 8004d96:	697a      	ldr	r2, [r7, #20]
 8004d98:	4313      	orrs	r3, r2
 8004d9a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004d9c:	693b      	ldr	r3, [r7, #16]
 8004d9e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004da2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004da4:	68bb      	ldr	r3, [r7, #8]
 8004da6:	011b      	lsls	r3, r3, #4
 8004da8:	693a      	ldr	r2, [r7, #16]
 8004daa:	4313      	orrs	r3, r2
 8004dac:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	697a      	ldr	r2, [r7, #20]
 8004db2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	693a      	ldr	r2, [r7, #16]
 8004db8:	621a      	str	r2, [r3, #32]
}
 8004dba:	bf00      	nop
 8004dbc:	371c      	adds	r7, #28
 8004dbe:	46bd      	mov	sp, r7
 8004dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc4:	4770      	bx	lr

08004dc6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004dc6:	b480      	push	{r7}
 8004dc8:	b085      	sub	sp, #20
 8004dca:	af00      	add	r7, sp, #0
 8004dcc:	6078      	str	r0, [r7, #4]
 8004dce:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	689b      	ldr	r3, [r3, #8]
 8004dd4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ddc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004dde:	683a      	ldr	r2, [r7, #0]
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	4313      	orrs	r3, r2
 8004de4:	f043 0307 	orr.w	r3, r3, #7
 8004de8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	68fa      	ldr	r2, [r7, #12]
 8004dee:	609a      	str	r2, [r3, #8]
}
 8004df0:	bf00      	nop
 8004df2:	3714      	adds	r7, #20
 8004df4:	46bd      	mov	sp, r7
 8004df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dfa:	4770      	bx	lr

08004dfc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004dfc:	b480      	push	{r7}
 8004dfe:	b087      	sub	sp, #28
 8004e00:	af00      	add	r7, sp, #0
 8004e02:	60f8      	str	r0, [r7, #12]
 8004e04:	60b9      	str	r1, [r7, #8]
 8004e06:	607a      	str	r2, [r7, #4]
 8004e08:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	689b      	ldr	r3, [r3, #8]
 8004e0e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004e10:	697b      	ldr	r3, [r7, #20]
 8004e12:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004e16:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004e18:	683b      	ldr	r3, [r7, #0]
 8004e1a:	021a      	lsls	r2, r3, #8
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	431a      	orrs	r2, r3
 8004e20:	68bb      	ldr	r3, [r7, #8]
 8004e22:	4313      	orrs	r3, r2
 8004e24:	697a      	ldr	r2, [r7, #20]
 8004e26:	4313      	orrs	r3, r2
 8004e28:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	697a      	ldr	r2, [r7, #20]
 8004e2e:	609a      	str	r2, [r3, #8]
}
 8004e30:	bf00      	nop
 8004e32:	371c      	adds	r7, #28
 8004e34:	46bd      	mov	sp, r7
 8004e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e3a:	4770      	bx	lr

08004e3c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004e3c:	b480      	push	{r7}
 8004e3e:	b085      	sub	sp, #20
 8004e40:	af00      	add	r7, sp, #0
 8004e42:	6078      	str	r0, [r7, #4]
 8004e44:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004e4c:	2b01      	cmp	r3, #1
 8004e4e:	d101      	bne.n	8004e54 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004e50:	2302      	movs	r3, #2
 8004e52:	e068      	b.n	8004f26 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	2201      	movs	r2, #1
 8004e58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	2202      	movs	r2, #2
 8004e60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	685b      	ldr	r3, [r3, #4]
 8004e6a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	689b      	ldr	r3, [r3, #8]
 8004e72:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	4a2e      	ldr	r2, [pc, #184]	; (8004f34 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8004e7a:	4293      	cmp	r3, r2
 8004e7c:	d004      	beq.n	8004e88 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	4a2d      	ldr	r2, [pc, #180]	; (8004f38 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004e84:	4293      	cmp	r3, r2
 8004e86:	d108      	bne.n	8004e9a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8004e8e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004e90:	683b      	ldr	r3, [r7, #0]
 8004e92:	685b      	ldr	r3, [r3, #4]
 8004e94:	68fa      	ldr	r2, [r7, #12]
 8004e96:	4313      	orrs	r3, r2
 8004e98:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ea0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004ea2:	683b      	ldr	r3, [r7, #0]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	68fa      	ldr	r2, [r7, #12]
 8004ea8:	4313      	orrs	r3, r2
 8004eaa:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	68fa      	ldr	r2, [r7, #12]
 8004eb2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	4a1e      	ldr	r2, [pc, #120]	; (8004f34 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8004eba:	4293      	cmp	r3, r2
 8004ebc:	d01d      	beq.n	8004efa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ec6:	d018      	beq.n	8004efa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	4a1b      	ldr	r2, [pc, #108]	; (8004f3c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004ece:	4293      	cmp	r3, r2
 8004ed0:	d013      	beq.n	8004efa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	4a1a      	ldr	r2, [pc, #104]	; (8004f40 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004ed8:	4293      	cmp	r3, r2
 8004eda:	d00e      	beq.n	8004efa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	4a18      	ldr	r2, [pc, #96]	; (8004f44 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8004ee2:	4293      	cmp	r3, r2
 8004ee4:	d009      	beq.n	8004efa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	4a13      	ldr	r2, [pc, #76]	; (8004f38 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004eec:	4293      	cmp	r3, r2
 8004eee:	d004      	beq.n	8004efa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	4a14      	ldr	r2, [pc, #80]	; (8004f48 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8004ef6:	4293      	cmp	r3, r2
 8004ef8:	d10c      	bne.n	8004f14 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004efa:	68bb      	ldr	r3, [r7, #8]
 8004efc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004f00:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004f02:	683b      	ldr	r3, [r7, #0]
 8004f04:	689b      	ldr	r3, [r3, #8]
 8004f06:	68ba      	ldr	r2, [r7, #8]
 8004f08:	4313      	orrs	r3, r2
 8004f0a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	68ba      	ldr	r2, [r7, #8]
 8004f12:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	2201      	movs	r2, #1
 8004f18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	2200      	movs	r2, #0
 8004f20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004f24:	2300      	movs	r3, #0
}
 8004f26:	4618      	mov	r0, r3
 8004f28:	3714      	adds	r7, #20
 8004f2a:	46bd      	mov	sp, r7
 8004f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f30:	4770      	bx	lr
 8004f32:	bf00      	nop
 8004f34:	40012c00 	.word	0x40012c00
 8004f38:	40013400 	.word	0x40013400
 8004f3c:	40000400 	.word	0x40000400
 8004f40:	40000800 	.word	0x40000800
 8004f44:	40000c00 	.word	0x40000c00
 8004f48:	40014000 	.word	0x40014000

08004f4c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004f4c:	b580      	push	{r7, lr}
 8004f4e:	b082      	sub	sp, #8
 8004f50:	af00      	add	r7, sp, #0
 8004f52:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d101      	bne.n	8004f5e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004f5a:	2301      	movs	r3, #1
 8004f5c:	e042      	b.n	8004fe4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d106      	bne.n	8004f76 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	2200      	movs	r2, #0
 8004f6c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004f70:	6878      	ldr	r0, [r7, #4]
 8004f72:	f7fc ff13 	bl	8001d9c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	2224      	movs	r2, #36	; 0x24
 8004f7a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	681a      	ldr	r2, [r3, #0]
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	f022 0201 	bic.w	r2, r2, #1
 8004f8c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004f8e:	6878      	ldr	r0, [r7, #4]
 8004f90:	f000 f8c4 	bl	800511c <UART_SetConfig>
 8004f94:	4603      	mov	r3, r0
 8004f96:	2b01      	cmp	r3, #1
 8004f98:	d101      	bne.n	8004f9e <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8004f9a:	2301      	movs	r3, #1
 8004f9c:	e022      	b.n	8004fe4 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d002      	beq.n	8004fac <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8004fa6:	6878      	ldr	r0, [r7, #4]
 8004fa8:	f000 fbb4 	bl	8005714 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	685a      	ldr	r2, [r3, #4]
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004fba:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	689a      	ldr	r2, [r3, #8]
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004fca:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	681a      	ldr	r2, [r3, #0]
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	f042 0201 	orr.w	r2, r2, #1
 8004fda:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004fdc:	6878      	ldr	r0, [r7, #4]
 8004fde:	f000 fc3b 	bl	8005858 <UART_CheckIdleState>
 8004fe2:	4603      	mov	r3, r0
}
 8004fe4:	4618      	mov	r0, r3
 8004fe6:	3708      	adds	r7, #8
 8004fe8:	46bd      	mov	sp, r7
 8004fea:	bd80      	pop	{r7, pc}

08004fec <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004fec:	b580      	push	{r7, lr}
 8004fee:	b08a      	sub	sp, #40	; 0x28
 8004ff0:	af02      	add	r7, sp, #8
 8004ff2:	60f8      	str	r0, [r7, #12]
 8004ff4:	60b9      	str	r1, [r7, #8]
 8004ff6:	603b      	str	r3, [r7, #0]
 8004ff8:	4613      	mov	r3, r2
 8004ffa:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005002:	2b20      	cmp	r3, #32
 8005004:	f040 8084 	bne.w	8005110 <HAL_UART_Transmit+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8005008:	68bb      	ldr	r3, [r7, #8]
 800500a:	2b00      	cmp	r3, #0
 800500c:	d002      	beq.n	8005014 <HAL_UART_Transmit+0x28>
 800500e:	88fb      	ldrh	r3, [r7, #6]
 8005010:	2b00      	cmp	r3, #0
 8005012:	d101      	bne.n	8005018 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8005014:	2301      	movs	r3, #1
 8005016:	e07c      	b.n	8005112 <HAL_UART_Transmit+0x126>
    }

    __HAL_LOCK(huart);
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800501e:	2b01      	cmp	r3, #1
 8005020:	d101      	bne.n	8005026 <HAL_UART_Transmit+0x3a>
 8005022:	2302      	movs	r3, #2
 8005024:	e075      	b.n	8005112 <HAL_UART_Transmit+0x126>
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	2201      	movs	r2, #1
 800502a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	2200      	movs	r2, #0
 8005032:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	2221      	movs	r2, #33	; 0x21
 800503a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800503e:	f7fd f945 	bl	80022cc <HAL_GetTick>
 8005042:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	88fa      	ldrh	r2, [r7, #6]
 8005048:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	88fa      	ldrh	r2, [r7, #6]
 8005050:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	689b      	ldr	r3, [r3, #8]
 8005058:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800505c:	d108      	bne.n	8005070 <HAL_UART_Transmit+0x84>
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	691b      	ldr	r3, [r3, #16]
 8005062:	2b00      	cmp	r3, #0
 8005064:	d104      	bne.n	8005070 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 8005066:	2300      	movs	r3, #0
 8005068:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800506a:	68bb      	ldr	r3, [r7, #8]
 800506c:	61bb      	str	r3, [r7, #24]
 800506e:	e003      	b.n	8005078 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8005070:	68bb      	ldr	r3, [r7, #8]
 8005072:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005074:	2300      	movs	r3, #0
 8005076:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	2200      	movs	r2, #0
 800507c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 8005080:	e02d      	b.n	80050de <HAL_UART_Transmit+0xf2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005082:	683b      	ldr	r3, [r7, #0]
 8005084:	9300      	str	r3, [sp, #0]
 8005086:	697b      	ldr	r3, [r7, #20]
 8005088:	2200      	movs	r2, #0
 800508a:	2180      	movs	r1, #128	; 0x80
 800508c:	68f8      	ldr	r0, [r7, #12]
 800508e:	f000 fc2e 	bl	80058ee <UART_WaitOnFlagUntilTimeout>
 8005092:	4603      	mov	r3, r0
 8005094:	2b00      	cmp	r3, #0
 8005096:	d001      	beq.n	800509c <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8005098:	2303      	movs	r3, #3
 800509a:	e03a      	b.n	8005112 <HAL_UART_Transmit+0x126>
      }
      if (pdata8bits == NULL)
 800509c:	69fb      	ldr	r3, [r7, #28]
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d10b      	bne.n	80050ba <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80050a2:	69bb      	ldr	r3, [r7, #24]
 80050a4:	881a      	ldrh	r2, [r3, #0]
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80050ae:	b292      	uxth	r2, r2
 80050b0:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80050b2:	69bb      	ldr	r3, [r7, #24]
 80050b4:	3302      	adds	r3, #2
 80050b6:	61bb      	str	r3, [r7, #24]
 80050b8:	e008      	b.n	80050cc <HAL_UART_Transmit+0xe0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80050ba:	69fb      	ldr	r3, [r7, #28]
 80050bc:	781a      	ldrb	r2, [r3, #0]
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	b292      	uxth	r2, r2
 80050c4:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80050c6:	69fb      	ldr	r3, [r7, #28]
 80050c8:	3301      	adds	r3, #1
 80050ca:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80050d2:	b29b      	uxth	r3, r3
 80050d4:	3b01      	subs	r3, #1
 80050d6:	b29a      	uxth	r2, r3
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80050e4:	b29b      	uxth	r3, r3
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d1cb      	bne.n	8005082 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80050ea:	683b      	ldr	r3, [r7, #0]
 80050ec:	9300      	str	r3, [sp, #0]
 80050ee:	697b      	ldr	r3, [r7, #20]
 80050f0:	2200      	movs	r2, #0
 80050f2:	2140      	movs	r1, #64	; 0x40
 80050f4:	68f8      	ldr	r0, [r7, #12]
 80050f6:	f000 fbfa 	bl	80058ee <UART_WaitOnFlagUntilTimeout>
 80050fa:	4603      	mov	r3, r0
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d001      	beq.n	8005104 <HAL_UART_Transmit+0x118>
    {
      return HAL_TIMEOUT;
 8005100:	2303      	movs	r3, #3
 8005102:	e006      	b.n	8005112 <HAL_UART_Transmit+0x126>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	2220      	movs	r2, #32
 8005108:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 800510c:	2300      	movs	r3, #0
 800510e:	e000      	b.n	8005112 <HAL_UART_Transmit+0x126>
  }
  else
  {
    return HAL_BUSY;
 8005110:	2302      	movs	r3, #2
  }
}
 8005112:	4618      	mov	r0, r3
 8005114:	3720      	adds	r7, #32
 8005116:	46bd      	mov	sp, r7
 8005118:	bd80      	pop	{r7, pc}
	...

0800511c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800511c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005120:	b08c      	sub	sp, #48	; 0x30
 8005122:	af00      	add	r7, sp, #0
 8005124:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005126:	2300      	movs	r3, #0
 8005128:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800512c:	697b      	ldr	r3, [r7, #20]
 800512e:	689a      	ldr	r2, [r3, #8]
 8005130:	697b      	ldr	r3, [r7, #20]
 8005132:	691b      	ldr	r3, [r3, #16]
 8005134:	431a      	orrs	r2, r3
 8005136:	697b      	ldr	r3, [r7, #20]
 8005138:	695b      	ldr	r3, [r3, #20]
 800513a:	431a      	orrs	r2, r3
 800513c:	697b      	ldr	r3, [r7, #20]
 800513e:	69db      	ldr	r3, [r3, #28]
 8005140:	4313      	orrs	r3, r2
 8005142:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005144:	697b      	ldr	r3, [r7, #20]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	681a      	ldr	r2, [r3, #0]
 800514a:	4baa      	ldr	r3, [pc, #680]	; (80053f4 <UART_SetConfig+0x2d8>)
 800514c:	4013      	ands	r3, r2
 800514e:	697a      	ldr	r2, [r7, #20]
 8005150:	6812      	ldr	r2, [r2, #0]
 8005152:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005154:	430b      	orrs	r3, r1
 8005156:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005158:	697b      	ldr	r3, [r7, #20]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	685b      	ldr	r3, [r3, #4]
 800515e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005162:	697b      	ldr	r3, [r7, #20]
 8005164:	68da      	ldr	r2, [r3, #12]
 8005166:	697b      	ldr	r3, [r7, #20]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	430a      	orrs	r2, r1
 800516c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800516e:	697b      	ldr	r3, [r7, #20]
 8005170:	699b      	ldr	r3, [r3, #24]
 8005172:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005174:	697b      	ldr	r3, [r7, #20]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	4a9f      	ldr	r2, [pc, #636]	; (80053f8 <UART_SetConfig+0x2dc>)
 800517a:	4293      	cmp	r3, r2
 800517c:	d004      	beq.n	8005188 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800517e:	697b      	ldr	r3, [r7, #20]
 8005180:	6a1b      	ldr	r3, [r3, #32]
 8005182:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005184:	4313      	orrs	r3, r2
 8005186:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005188:	697b      	ldr	r3, [r7, #20]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	689b      	ldr	r3, [r3, #8]
 800518e:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8005192:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8005196:	697a      	ldr	r2, [r7, #20]
 8005198:	6812      	ldr	r2, [r2, #0]
 800519a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800519c:	430b      	orrs	r3, r1
 800519e:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80051a0:	697b      	ldr	r3, [r7, #20]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051a6:	f023 010f 	bic.w	r1, r3, #15
 80051aa:	697b      	ldr	r3, [r7, #20]
 80051ac:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80051ae:	697b      	ldr	r3, [r7, #20]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	430a      	orrs	r2, r1
 80051b4:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80051b6:	697b      	ldr	r3, [r7, #20]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	4a90      	ldr	r2, [pc, #576]	; (80053fc <UART_SetConfig+0x2e0>)
 80051bc:	4293      	cmp	r3, r2
 80051be:	d125      	bne.n	800520c <UART_SetConfig+0xf0>
 80051c0:	4b8f      	ldr	r3, [pc, #572]	; (8005400 <UART_SetConfig+0x2e4>)
 80051c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80051c6:	f003 0303 	and.w	r3, r3, #3
 80051ca:	2b03      	cmp	r3, #3
 80051cc:	d81a      	bhi.n	8005204 <UART_SetConfig+0xe8>
 80051ce:	a201      	add	r2, pc, #4	; (adr r2, 80051d4 <UART_SetConfig+0xb8>)
 80051d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051d4:	080051e5 	.word	0x080051e5
 80051d8:	080051f5 	.word	0x080051f5
 80051dc:	080051ed 	.word	0x080051ed
 80051e0:	080051fd 	.word	0x080051fd
 80051e4:	2301      	movs	r3, #1
 80051e6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80051ea:	e116      	b.n	800541a <UART_SetConfig+0x2fe>
 80051ec:	2302      	movs	r3, #2
 80051ee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80051f2:	e112      	b.n	800541a <UART_SetConfig+0x2fe>
 80051f4:	2304      	movs	r3, #4
 80051f6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80051fa:	e10e      	b.n	800541a <UART_SetConfig+0x2fe>
 80051fc:	2308      	movs	r3, #8
 80051fe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005202:	e10a      	b.n	800541a <UART_SetConfig+0x2fe>
 8005204:	2310      	movs	r3, #16
 8005206:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800520a:	e106      	b.n	800541a <UART_SetConfig+0x2fe>
 800520c:	697b      	ldr	r3, [r7, #20]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	4a7c      	ldr	r2, [pc, #496]	; (8005404 <UART_SetConfig+0x2e8>)
 8005212:	4293      	cmp	r3, r2
 8005214:	d138      	bne.n	8005288 <UART_SetConfig+0x16c>
 8005216:	4b7a      	ldr	r3, [pc, #488]	; (8005400 <UART_SetConfig+0x2e4>)
 8005218:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800521c:	f003 030c 	and.w	r3, r3, #12
 8005220:	2b0c      	cmp	r3, #12
 8005222:	d82d      	bhi.n	8005280 <UART_SetConfig+0x164>
 8005224:	a201      	add	r2, pc, #4	; (adr r2, 800522c <UART_SetConfig+0x110>)
 8005226:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800522a:	bf00      	nop
 800522c:	08005261 	.word	0x08005261
 8005230:	08005281 	.word	0x08005281
 8005234:	08005281 	.word	0x08005281
 8005238:	08005281 	.word	0x08005281
 800523c:	08005271 	.word	0x08005271
 8005240:	08005281 	.word	0x08005281
 8005244:	08005281 	.word	0x08005281
 8005248:	08005281 	.word	0x08005281
 800524c:	08005269 	.word	0x08005269
 8005250:	08005281 	.word	0x08005281
 8005254:	08005281 	.word	0x08005281
 8005258:	08005281 	.word	0x08005281
 800525c:	08005279 	.word	0x08005279
 8005260:	2300      	movs	r3, #0
 8005262:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005266:	e0d8      	b.n	800541a <UART_SetConfig+0x2fe>
 8005268:	2302      	movs	r3, #2
 800526a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800526e:	e0d4      	b.n	800541a <UART_SetConfig+0x2fe>
 8005270:	2304      	movs	r3, #4
 8005272:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005276:	e0d0      	b.n	800541a <UART_SetConfig+0x2fe>
 8005278:	2308      	movs	r3, #8
 800527a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800527e:	e0cc      	b.n	800541a <UART_SetConfig+0x2fe>
 8005280:	2310      	movs	r3, #16
 8005282:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005286:	e0c8      	b.n	800541a <UART_SetConfig+0x2fe>
 8005288:	697b      	ldr	r3, [r7, #20]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	4a5e      	ldr	r2, [pc, #376]	; (8005408 <UART_SetConfig+0x2ec>)
 800528e:	4293      	cmp	r3, r2
 8005290:	d125      	bne.n	80052de <UART_SetConfig+0x1c2>
 8005292:	4b5b      	ldr	r3, [pc, #364]	; (8005400 <UART_SetConfig+0x2e4>)
 8005294:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005298:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800529c:	2b30      	cmp	r3, #48	; 0x30
 800529e:	d016      	beq.n	80052ce <UART_SetConfig+0x1b2>
 80052a0:	2b30      	cmp	r3, #48	; 0x30
 80052a2:	d818      	bhi.n	80052d6 <UART_SetConfig+0x1ba>
 80052a4:	2b20      	cmp	r3, #32
 80052a6:	d00a      	beq.n	80052be <UART_SetConfig+0x1a2>
 80052a8:	2b20      	cmp	r3, #32
 80052aa:	d814      	bhi.n	80052d6 <UART_SetConfig+0x1ba>
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d002      	beq.n	80052b6 <UART_SetConfig+0x19a>
 80052b0:	2b10      	cmp	r3, #16
 80052b2:	d008      	beq.n	80052c6 <UART_SetConfig+0x1aa>
 80052b4:	e00f      	b.n	80052d6 <UART_SetConfig+0x1ba>
 80052b6:	2300      	movs	r3, #0
 80052b8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80052bc:	e0ad      	b.n	800541a <UART_SetConfig+0x2fe>
 80052be:	2302      	movs	r3, #2
 80052c0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80052c4:	e0a9      	b.n	800541a <UART_SetConfig+0x2fe>
 80052c6:	2304      	movs	r3, #4
 80052c8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80052cc:	e0a5      	b.n	800541a <UART_SetConfig+0x2fe>
 80052ce:	2308      	movs	r3, #8
 80052d0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80052d4:	e0a1      	b.n	800541a <UART_SetConfig+0x2fe>
 80052d6:	2310      	movs	r3, #16
 80052d8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80052dc:	e09d      	b.n	800541a <UART_SetConfig+0x2fe>
 80052de:	697b      	ldr	r3, [r7, #20]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	4a4a      	ldr	r2, [pc, #296]	; (800540c <UART_SetConfig+0x2f0>)
 80052e4:	4293      	cmp	r3, r2
 80052e6:	d125      	bne.n	8005334 <UART_SetConfig+0x218>
 80052e8:	4b45      	ldr	r3, [pc, #276]	; (8005400 <UART_SetConfig+0x2e4>)
 80052ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80052ee:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80052f2:	2bc0      	cmp	r3, #192	; 0xc0
 80052f4:	d016      	beq.n	8005324 <UART_SetConfig+0x208>
 80052f6:	2bc0      	cmp	r3, #192	; 0xc0
 80052f8:	d818      	bhi.n	800532c <UART_SetConfig+0x210>
 80052fa:	2b80      	cmp	r3, #128	; 0x80
 80052fc:	d00a      	beq.n	8005314 <UART_SetConfig+0x1f8>
 80052fe:	2b80      	cmp	r3, #128	; 0x80
 8005300:	d814      	bhi.n	800532c <UART_SetConfig+0x210>
 8005302:	2b00      	cmp	r3, #0
 8005304:	d002      	beq.n	800530c <UART_SetConfig+0x1f0>
 8005306:	2b40      	cmp	r3, #64	; 0x40
 8005308:	d008      	beq.n	800531c <UART_SetConfig+0x200>
 800530a:	e00f      	b.n	800532c <UART_SetConfig+0x210>
 800530c:	2300      	movs	r3, #0
 800530e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005312:	e082      	b.n	800541a <UART_SetConfig+0x2fe>
 8005314:	2302      	movs	r3, #2
 8005316:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800531a:	e07e      	b.n	800541a <UART_SetConfig+0x2fe>
 800531c:	2304      	movs	r3, #4
 800531e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005322:	e07a      	b.n	800541a <UART_SetConfig+0x2fe>
 8005324:	2308      	movs	r3, #8
 8005326:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800532a:	e076      	b.n	800541a <UART_SetConfig+0x2fe>
 800532c:	2310      	movs	r3, #16
 800532e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005332:	e072      	b.n	800541a <UART_SetConfig+0x2fe>
 8005334:	697b      	ldr	r3, [r7, #20]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	4a35      	ldr	r2, [pc, #212]	; (8005410 <UART_SetConfig+0x2f4>)
 800533a:	4293      	cmp	r3, r2
 800533c:	d12a      	bne.n	8005394 <UART_SetConfig+0x278>
 800533e:	4b30      	ldr	r3, [pc, #192]	; (8005400 <UART_SetConfig+0x2e4>)
 8005340:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005344:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005348:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800534c:	d01a      	beq.n	8005384 <UART_SetConfig+0x268>
 800534e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005352:	d81b      	bhi.n	800538c <UART_SetConfig+0x270>
 8005354:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005358:	d00c      	beq.n	8005374 <UART_SetConfig+0x258>
 800535a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800535e:	d815      	bhi.n	800538c <UART_SetConfig+0x270>
 8005360:	2b00      	cmp	r3, #0
 8005362:	d003      	beq.n	800536c <UART_SetConfig+0x250>
 8005364:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005368:	d008      	beq.n	800537c <UART_SetConfig+0x260>
 800536a:	e00f      	b.n	800538c <UART_SetConfig+0x270>
 800536c:	2300      	movs	r3, #0
 800536e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005372:	e052      	b.n	800541a <UART_SetConfig+0x2fe>
 8005374:	2302      	movs	r3, #2
 8005376:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800537a:	e04e      	b.n	800541a <UART_SetConfig+0x2fe>
 800537c:	2304      	movs	r3, #4
 800537e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005382:	e04a      	b.n	800541a <UART_SetConfig+0x2fe>
 8005384:	2308      	movs	r3, #8
 8005386:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800538a:	e046      	b.n	800541a <UART_SetConfig+0x2fe>
 800538c:	2310      	movs	r3, #16
 800538e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005392:	e042      	b.n	800541a <UART_SetConfig+0x2fe>
 8005394:	697b      	ldr	r3, [r7, #20]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	4a17      	ldr	r2, [pc, #92]	; (80053f8 <UART_SetConfig+0x2dc>)
 800539a:	4293      	cmp	r3, r2
 800539c:	d13a      	bne.n	8005414 <UART_SetConfig+0x2f8>
 800539e:	4b18      	ldr	r3, [pc, #96]	; (8005400 <UART_SetConfig+0x2e4>)
 80053a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80053a4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80053a8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80053ac:	d01a      	beq.n	80053e4 <UART_SetConfig+0x2c8>
 80053ae:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80053b2:	d81b      	bhi.n	80053ec <UART_SetConfig+0x2d0>
 80053b4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80053b8:	d00c      	beq.n	80053d4 <UART_SetConfig+0x2b8>
 80053ba:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80053be:	d815      	bhi.n	80053ec <UART_SetConfig+0x2d0>
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d003      	beq.n	80053cc <UART_SetConfig+0x2b0>
 80053c4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80053c8:	d008      	beq.n	80053dc <UART_SetConfig+0x2c0>
 80053ca:	e00f      	b.n	80053ec <UART_SetConfig+0x2d0>
 80053cc:	2300      	movs	r3, #0
 80053ce:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80053d2:	e022      	b.n	800541a <UART_SetConfig+0x2fe>
 80053d4:	2302      	movs	r3, #2
 80053d6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80053da:	e01e      	b.n	800541a <UART_SetConfig+0x2fe>
 80053dc:	2304      	movs	r3, #4
 80053de:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80053e2:	e01a      	b.n	800541a <UART_SetConfig+0x2fe>
 80053e4:	2308      	movs	r3, #8
 80053e6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80053ea:	e016      	b.n	800541a <UART_SetConfig+0x2fe>
 80053ec:	2310      	movs	r3, #16
 80053ee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80053f2:	e012      	b.n	800541a <UART_SetConfig+0x2fe>
 80053f4:	cfff69f3 	.word	0xcfff69f3
 80053f8:	40008000 	.word	0x40008000
 80053fc:	40013800 	.word	0x40013800
 8005400:	40021000 	.word	0x40021000
 8005404:	40004400 	.word	0x40004400
 8005408:	40004800 	.word	0x40004800
 800540c:	40004c00 	.word	0x40004c00
 8005410:	40005000 	.word	0x40005000
 8005414:	2310      	movs	r3, #16
 8005416:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800541a:	697b      	ldr	r3, [r7, #20]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	4aae      	ldr	r2, [pc, #696]	; (80056d8 <UART_SetConfig+0x5bc>)
 8005420:	4293      	cmp	r3, r2
 8005422:	f040 8097 	bne.w	8005554 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005426:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800542a:	2b08      	cmp	r3, #8
 800542c:	d823      	bhi.n	8005476 <UART_SetConfig+0x35a>
 800542e:	a201      	add	r2, pc, #4	; (adr r2, 8005434 <UART_SetConfig+0x318>)
 8005430:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005434:	08005459 	.word	0x08005459
 8005438:	08005477 	.word	0x08005477
 800543c:	08005461 	.word	0x08005461
 8005440:	08005477 	.word	0x08005477
 8005444:	08005467 	.word	0x08005467
 8005448:	08005477 	.word	0x08005477
 800544c:	08005477 	.word	0x08005477
 8005450:	08005477 	.word	0x08005477
 8005454:	0800546f 	.word	0x0800546f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005458:	f7fe f8b6 	bl	80035c8 <HAL_RCC_GetPCLK1Freq>
 800545c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800545e:	e010      	b.n	8005482 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005460:	4b9e      	ldr	r3, [pc, #632]	; (80056dc <UART_SetConfig+0x5c0>)
 8005462:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005464:	e00d      	b.n	8005482 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005466:	f7fe f817 	bl	8003498 <HAL_RCC_GetSysClockFreq>
 800546a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800546c:	e009      	b.n	8005482 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800546e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005472:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005474:	e005      	b.n	8005482 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8005476:	2300      	movs	r3, #0
 8005478:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800547a:	2301      	movs	r3, #1
 800547c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8005480:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005482:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005484:	2b00      	cmp	r3, #0
 8005486:	f000 8130 	beq.w	80056ea <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800548a:	697b      	ldr	r3, [r7, #20]
 800548c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800548e:	4a94      	ldr	r2, [pc, #592]	; (80056e0 <UART_SetConfig+0x5c4>)
 8005490:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005494:	461a      	mov	r2, r3
 8005496:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005498:	fbb3 f3f2 	udiv	r3, r3, r2
 800549c:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800549e:	697b      	ldr	r3, [r7, #20]
 80054a0:	685a      	ldr	r2, [r3, #4]
 80054a2:	4613      	mov	r3, r2
 80054a4:	005b      	lsls	r3, r3, #1
 80054a6:	4413      	add	r3, r2
 80054a8:	69ba      	ldr	r2, [r7, #24]
 80054aa:	429a      	cmp	r2, r3
 80054ac:	d305      	bcc.n	80054ba <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80054ae:	697b      	ldr	r3, [r7, #20]
 80054b0:	685b      	ldr	r3, [r3, #4]
 80054b2:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80054b4:	69ba      	ldr	r2, [r7, #24]
 80054b6:	429a      	cmp	r2, r3
 80054b8:	d903      	bls.n	80054c2 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 80054ba:	2301      	movs	r3, #1
 80054bc:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80054c0:	e113      	b.n	80056ea <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80054c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054c4:	2200      	movs	r2, #0
 80054c6:	60bb      	str	r3, [r7, #8]
 80054c8:	60fa      	str	r2, [r7, #12]
 80054ca:	697b      	ldr	r3, [r7, #20]
 80054cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054ce:	4a84      	ldr	r2, [pc, #528]	; (80056e0 <UART_SetConfig+0x5c4>)
 80054d0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80054d4:	b29b      	uxth	r3, r3
 80054d6:	2200      	movs	r2, #0
 80054d8:	603b      	str	r3, [r7, #0]
 80054da:	607a      	str	r2, [r7, #4]
 80054dc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80054e0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80054e4:	f7fb fb78 	bl	8000bd8 <__aeabi_uldivmod>
 80054e8:	4602      	mov	r2, r0
 80054ea:	460b      	mov	r3, r1
 80054ec:	4610      	mov	r0, r2
 80054ee:	4619      	mov	r1, r3
 80054f0:	f04f 0200 	mov.w	r2, #0
 80054f4:	f04f 0300 	mov.w	r3, #0
 80054f8:	020b      	lsls	r3, r1, #8
 80054fa:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80054fe:	0202      	lsls	r2, r0, #8
 8005500:	6979      	ldr	r1, [r7, #20]
 8005502:	6849      	ldr	r1, [r1, #4]
 8005504:	0849      	lsrs	r1, r1, #1
 8005506:	2000      	movs	r0, #0
 8005508:	460c      	mov	r4, r1
 800550a:	4605      	mov	r5, r0
 800550c:	eb12 0804 	adds.w	r8, r2, r4
 8005510:	eb43 0905 	adc.w	r9, r3, r5
 8005514:	697b      	ldr	r3, [r7, #20]
 8005516:	685b      	ldr	r3, [r3, #4]
 8005518:	2200      	movs	r2, #0
 800551a:	469a      	mov	sl, r3
 800551c:	4693      	mov	fp, r2
 800551e:	4652      	mov	r2, sl
 8005520:	465b      	mov	r3, fp
 8005522:	4640      	mov	r0, r8
 8005524:	4649      	mov	r1, r9
 8005526:	f7fb fb57 	bl	8000bd8 <__aeabi_uldivmod>
 800552a:	4602      	mov	r2, r0
 800552c:	460b      	mov	r3, r1
 800552e:	4613      	mov	r3, r2
 8005530:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005532:	6a3b      	ldr	r3, [r7, #32]
 8005534:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005538:	d308      	bcc.n	800554c <UART_SetConfig+0x430>
 800553a:	6a3b      	ldr	r3, [r7, #32]
 800553c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005540:	d204      	bcs.n	800554c <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8005542:	697b      	ldr	r3, [r7, #20]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	6a3a      	ldr	r2, [r7, #32]
 8005548:	60da      	str	r2, [r3, #12]
 800554a:	e0ce      	b.n	80056ea <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800554c:	2301      	movs	r3, #1
 800554e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8005552:	e0ca      	b.n	80056ea <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005554:	697b      	ldr	r3, [r7, #20]
 8005556:	69db      	ldr	r3, [r3, #28]
 8005558:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800555c:	d166      	bne.n	800562c <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800555e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8005562:	2b08      	cmp	r3, #8
 8005564:	d827      	bhi.n	80055b6 <UART_SetConfig+0x49a>
 8005566:	a201      	add	r2, pc, #4	; (adr r2, 800556c <UART_SetConfig+0x450>)
 8005568:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800556c:	08005591 	.word	0x08005591
 8005570:	08005599 	.word	0x08005599
 8005574:	080055a1 	.word	0x080055a1
 8005578:	080055b7 	.word	0x080055b7
 800557c:	080055a7 	.word	0x080055a7
 8005580:	080055b7 	.word	0x080055b7
 8005584:	080055b7 	.word	0x080055b7
 8005588:	080055b7 	.word	0x080055b7
 800558c:	080055af 	.word	0x080055af
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005590:	f7fe f81a 	bl	80035c8 <HAL_RCC_GetPCLK1Freq>
 8005594:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005596:	e014      	b.n	80055c2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005598:	f7fe f82c 	bl	80035f4 <HAL_RCC_GetPCLK2Freq>
 800559c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800559e:	e010      	b.n	80055c2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80055a0:	4b4e      	ldr	r3, [pc, #312]	; (80056dc <UART_SetConfig+0x5c0>)
 80055a2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80055a4:	e00d      	b.n	80055c2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80055a6:	f7fd ff77 	bl	8003498 <HAL_RCC_GetSysClockFreq>
 80055aa:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80055ac:	e009      	b.n	80055c2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80055ae:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80055b2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80055b4:	e005      	b.n	80055c2 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 80055b6:	2300      	movs	r3, #0
 80055b8:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80055ba:	2301      	movs	r3, #1
 80055bc:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80055c0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80055c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	f000 8090 	beq.w	80056ea <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80055ca:	697b      	ldr	r3, [r7, #20]
 80055cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055ce:	4a44      	ldr	r2, [pc, #272]	; (80056e0 <UART_SetConfig+0x5c4>)
 80055d0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80055d4:	461a      	mov	r2, r3
 80055d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055d8:	fbb3 f3f2 	udiv	r3, r3, r2
 80055dc:	005a      	lsls	r2, r3, #1
 80055de:	697b      	ldr	r3, [r7, #20]
 80055e0:	685b      	ldr	r3, [r3, #4]
 80055e2:	085b      	lsrs	r3, r3, #1
 80055e4:	441a      	add	r2, r3
 80055e6:	697b      	ldr	r3, [r7, #20]
 80055e8:	685b      	ldr	r3, [r3, #4]
 80055ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80055ee:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80055f0:	6a3b      	ldr	r3, [r7, #32]
 80055f2:	2b0f      	cmp	r3, #15
 80055f4:	d916      	bls.n	8005624 <UART_SetConfig+0x508>
 80055f6:	6a3b      	ldr	r3, [r7, #32]
 80055f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80055fc:	d212      	bcs.n	8005624 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80055fe:	6a3b      	ldr	r3, [r7, #32]
 8005600:	b29b      	uxth	r3, r3
 8005602:	f023 030f 	bic.w	r3, r3, #15
 8005606:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005608:	6a3b      	ldr	r3, [r7, #32]
 800560a:	085b      	lsrs	r3, r3, #1
 800560c:	b29b      	uxth	r3, r3
 800560e:	f003 0307 	and.w	r3, r3, #7
 8005612:	b29a      	uxth	r2, r3
 8005614:	8bfb      	ldrh	r3, [r7, #30]
 8005616:	4313      	orrs	r3, r2
 8005618:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800561a:	697b      	ldr	r3, [r7, #20]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	8bfa      	ldrh	r2, [r7, #30]
 8005620:	60da      	str	r2, [r3, #12]
 8005622:	e062      	b.n	80056ea <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8005624:	2301      	movs	r3, #1
 8005626:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800562a:	e05e      	b.n	80056ea <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800562c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8005630:	2b08      	cmp	r3, #8
 8005632:	d828      	bhi.n	8005686 <UART_SetConfig+0x56a>
 8005634:	a201      	add	r2, pc, #4	; (adr r2, 800563c <UART_SetConfig+0x520>)
 8005636:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800563a:	bf00      	nop
 800563c:	08005661 	.word	0x08005661
 8005640:	08005669 	.word	0x08005669
 8005644:	08005671 	.word	0x08005671
 8005648:	08005687 	.word	0x08005687
 800564c:	08005677 	.word	0x08005677
 8005650:	08005687 	.word	0x08005687
 8005654:	08005687 	.word	0x08005687
 8005658:	08005687 	.word	0x08005687
 800565c:	0800567f 	.word	0x0800567f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005660:	f7fd ffb2 	bl	80035c8 <HAL_RCC_GetPCLK1Freq>
 8005664:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005666:	e014      	b.n	8005692 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005668:	f7fd ffc4 	bl	80035f4 <HAL_RCC_GetPCLK2Freq>
 800566c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800566e:	e010      	b.n	8005692 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005670:	4b1a      	ldr	r3, [pc, #104]	; (80056dc <UART_SetConfig+0x5c0>)
 8005672:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005674:	e00d      	b.n	8005692 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005676:	f7fd ff0f 	bl	8003498 <HAL_RCC_GetSysClockFreq>
 800567a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800567c:	e009      	b.n	8005692 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800567e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005682:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005684:	e005      	b.n	8005692 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8005686:	2300      	movs	r3, #0
 8005688:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800568a:	2301      	movs	r3, #1
 800568c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8005690:	bf00      	nop
    }

    if (pclk != 0U)
 8005692:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005694:	2b00      	cmp	r3, #0
 8005696:	d028      	beq.n	80056ea <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005698:	697b      	ldr	r3, [r7, #20]
 800569a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800569c:	4a10      	ldr	r2, [pc, #64]	; (80056e0 <UART_SetConfig+0x5c4>)
 800569e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80056a2:	461a      	mov	r2, r3
 80056a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056a6:	fbb3 f2f2 	udiv	r2, r3, r2
 80056aa:	697b      	ldr	r3, [r7, #20]
 80056ac:	685b      	ldr	r3, [r3, #4]
 80056ae:	085b      	lsrs	r3, r3, #1
 80056b0:	441a      	add	r2, r3
 80056b2:	697b      	ldr	r3, [r7, #20]
 80056b4:	685b      	ldr	r3, [r3, #4]
 80056b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80056ba:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80056bc:	6a3b      	ldr	r3, [r7, #32]
 80056be:	2b0f      	cmp	r3, #15
 80056c0:	d910      	bls.n	80056e4 <UART_SetConfig+0x5c8>
 80056c2:	6a3b      	ldr	r3, [r7, #32]
 80056c4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80056c8:	d20c      	bcs.n	80056e4 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80056ca:	6a3b      	ldr	r3, [r7, #32]
 80056cc:	b29a      	uxth	r2, r3
 80056ce:	697b      	ldr	r3, [r7, #20]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	60da      	str	r2, [r3, #12]
 80056d4:	e009      	b.n	80056ea <UART_SetConfig+0x5ce>
 80056d6:	bf00      	nop
 80056d8:	40008000 	.word	0x40008000
 80056dc:	00f42400 	.word	0x00f42400
 80056e0:	08008808 	.word	0x08008808
      }
      else
      {
        ret = HAL_ERROR;
 80056e4:	2301      	movs	r3, #1
 80056e6:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80056ea:	697b      	ldr	r3, [r7, #20]
 80056ec:	2201      	movs	r2, #1
 80056ee:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 80056f2:	697b      	ldr	r3, [r7, #20]
 80056f4:	2201      	movs	r2, #1
 80056f6:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80056fa:	697b      	ldr	r3, [r7, #20]
 80056fc:	2200      	movs	r2, #0
 80056fe:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8005700:	697b      	ldr	r3, [r7, #20]
 8005702:	2200      	movs	r2, #0
 8005704:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8005706:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 800570a:	4618      	mov	r0, r3
 800570c:	3730      	adds	r7, #48	; 0x30
 800570e:	46bd      	mov	sp, r7
 8005710:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08005714 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005714:	b480      	push	{r7}
 8005716:	b083      	sub	sp, #12
 8005718:	af00      	add	r7, sp, #0
 800571a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005720:	f003 0301 	and.w	r3, r3, #1
 8005724:	2b00      	cmp	r3, #0
 8005726:	d00a      	beq.n	800573e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	685b      	ldr	r3, [r3, #4]
 800572e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	430a      	orrs	r2, r1
 800573c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005742:	f003 0302 	and.w	r3, r3, #2
 8005746:	2b00      	cmp	r3, #0
 8005748:	d00a      	beq.n	8005760 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	685b      	ldr	r3, [r3, #4]
 8005750:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	430a      	orrs	r2, r1
 800575e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005764:	f003 0304 	and.w	r3, r3, #4
 8005768:	2b00      	cmp	r3, #0
 800576a:	d00a      	beq.n	8005782 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	685b      	ldr	r3, [r3, #4]
 8005772:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	430a      	orrs	r2, r1
 8005780:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005786:	f003 0308 	and.w	r3, r3, #8
 800578a:	2b00      	cmp	r3, #0
 800578c:	d00a      	beq.n	80057a4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	685b      	ldr	r3, [r3, #4]
 8005794:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	430a      	orrs	r2, r1
 80057a2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057a8:	f003 0310 	and.w	r3, r3, #16
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d00a      	beq.n	80057c6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	689b      	ldr	r3, [r3, #8]
 80057b6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	430a      	orrs	r2, r1
 80057c4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057ca:	f003 0320 	and.w	r3, r3, #32
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d00a      	beq.n	80057e8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	689b      	ldr	r3, [r3, #8]
 80057d8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	430a      	orrs	r2, r1
 80057e6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d01a      	beq.n	800582a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	685b      	ldr	r3, [r3, #4]
 80057fa:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	430a      	orrs	r2, r1
 8005808:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800580e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005812:	d10a      	bne.n	800582a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	685b      	ldr	r3, [r3, #4]
 800581a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	430a      	orrs	r2, r1
 8005828:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800582e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005832:	2b00      	cmp	r3, #0
 8005834:	d00a      	beq.n	800584c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	685b      	ldr	r3, [r3, #4]
 800583c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	430a      	orrs	r2, r1
 800584a:	605a      	str	r2, [r3, #4]
  }
}
 800584c:	bf00      	nop
 800584e:	370c      	adds	r7, #12
 8005850:	46bd      	mov	sp, r7
 8005852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005856:	4770      	bx	lr

08005858 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005858:	b580      	push	{r7, lr}
 800585a:	b086      	sub	sp, #24
 800585c:	af02      	add	r7, sp, #8
 800585e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	2200      	movs	r2, #0
 8005864:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005868:	f7fc fd30 	bl	80022cc <HAL_GetTick>
 800586c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	f003 0308 	and.w	r3, r3, #8
 8005878:	2b08      	cmp	r3, #8
 800587a:	d10e      	bne.n	800589a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800587c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005880:	9300      	str	r3, [sp, #0]
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	2200      	movs	r2, #0
 8005886:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800588a:	6878      	ldr	r0, [r7, #4]
 800588c:	f000 f82f 	bl	80058ee <UART_WaitOnFlagUntilTimeout>
 8005890:	4603      	mov	r3, r0
 8005892:	2b00      	cmp	r3, #0
 8005894:	d001      	beq.n	800589a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005896:	2303      	movs	r3, #3
 8005898:	e025      	b.n	80058e6 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	f003 0304 	and.w	r3, r3, #4
 80058a4:	2b04      	cmp	r3, #4
 80058a6:	d10e      	bne.n	80058c6 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80058a8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80058ac:	9300      	str	r3, [sp, #0]
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	2200      	movs	r2, #0
 80058b2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80058b6:	6878      	ldr	r0, [r7, #4]
 80058b8:	f000 f819 	bl	80058ee <UART_WaitOnFlagUntilTimeout>
 80058bc:	4603      	mov	r3, r0
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d001      	beq.n	80058c6 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80058c2:	2303      	movs	r3, #3
 80058c4:	e00f      	b.n	80058e6 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	2220      	movs	r2, #32
 80058ca:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	2220      	movs	r2, #32
 80058d2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	2200      	movs	r2, #0
 80058da:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	2200      	movs	r2, #0
 80058e0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80058e4:	2300      	movs	r3, #0
}
 80058e6:	4618      	mov	r0, r3
 80058e8:	3710      	adds	r7, #16
 80058ea:	46bd      	mov	sp, r7
 80058ec:	bd80      	pop	{r7, pc}

080058ee <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80058ee:	b580      	push	{r7, lr}
 80058f0:	b09c      	sub	sp, #112	; 0x70
 80058f2:	af00      	add	r7, sp, #0
 80058f4:	60f8      	str	r0, [r7, #12]
 80058f6:	60b9      	str	r1, [r7, #8]
 80058f8:	603b      	str	r3, [r7, #0]
 80058fa:	4613      	mov	r3, r2
 80058fc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80058fe:	e0a9      	b.n	8005a54 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005900:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005902:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005906:	f000 80a5 	beq.w	8005a54 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800590a:	f7fc fcdf 	bl	80022cc <HAL_GetTick>
 800590e:	4602      	mov	r2, r0
 8005910:	683b      	ldr	r3, [r7, #0]
 8005912:	1ad3      	subs	r3, r2, r3
 8005914:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8005916:	429a      	cmp	r2, r3
 8005918:	d302      	bcc.n	8005920 <UART_WaitOnFlagUntilTimeout+0x32>
 800591a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800591c:	2b00      	cmp	r3, #0
 800591e:	d140      	bne.n	80059a2 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005926:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005928:	e853 3f00 	ldrex	r3, [r3]
 800592c:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800592e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005930:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005934:	667b      	str	r3, [r7, #100]	; 0x64
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	461a      	mov	r2, r3
 800593c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800593e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005940:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005942:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8005944:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8005946:	e841 2300 	strex	r3, r2, [r1]
 800594a:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800594c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800594e:	2b00      	cmp	r3, #0
 8005950:	d1e6      	bne.n	8005920 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	3308      	adds	r3, #8
 8005958:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800595a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800595c:	e853 3f00 	ldrex	r3, [r3]
 8005960:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005962:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005964:	f023 0301 	bic.w	r3, r3, #1
 8005968:	663b      	str	r3, [r7, #96]	; 0x60
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	3308      	adds	r3, #8
 8005970:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8005972:	64ba      	str	r2, [r7, #72]	; 0x48
 8005974:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005976:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005978:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800597a:	e841 2300 	strex	r3, r2, [r1]
 800597e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8005980:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005982:	2b00      	cmp	r3, #0
 8005984:	d1e5      	bne.n	8005952 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	2220      	movs	r2, #32
 800598a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	2220      	movs	r2, #32
 8005992:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	2200      	movs	r2, #0
 800599a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800599e:	2303      	movs	r3, #3
 80059a0:	e069      	b.n	8005a76 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	f003 0304 	and.w	r3, r3, #4
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d051      	beq.n	8005a54 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	69db      	ldr	r3, [r3, #28]
 80059b6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80059ba:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80059be:	d149      	bne.n	8005a54 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80059c8:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059d2:	e853 3f00 	ldrex	r3, [r3]
 80059d6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80059d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059da:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80059de:	66fb      	str	r3, [r7, #108]	; 0x6c
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	461a      	mov	r2, r3
 80059e6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80059e8:	637b      	str	r3, [r7, #52]	; 0x34
 80059ea:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059ec:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80059ee:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80059f0:	e841 2300 	strex	r3, r2, [r1]
 80059f4:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80059f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d1e6      	bne.n	80059ca <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
#endif
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	3308      	adds	r3, #8
 8005a02:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a04:	697b      	ldr	r3, [r7, #20]
 8005a06:	e853 3f00 	ldrex	r3, [r3]
 8005a0a:	613b      	str	r3, [r7, #16]
   return(result);
 8005a0c:	693b      	ldr	r3, [r7, #16]
 8005a0e:	f023 0301 	bic.w	r3, r3, #1
 8005a12:	66bb      	str	r3, [r7, #104]	; 0x68
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	3308      	adds	r3, #8
 8005a1a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8005a1c:	623a      	str	r2, [r7, #32]
 8005a1e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a20:	69f9      	ldr	r1, [r7, #28]
 8005a22:	6a3a      	ldr	r2, [r7, #32]
 8005a24:	e841 2300 	strex	r3, r2, [r1]
 8005a28:	61bb      	str	r3, [r7, #24]
   return(result);
 8005a2a:	69bb      	ldr	r3, [r7, #24]
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d1e5      	bne.n	80059fc <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	2220      	movs	r2, #32
 8005a34:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	2220      	movs	r2, #32
 8005a3c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	2220      	movs	r2, #32
 8005a44:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	2200      	movs	r2, #0
 8005a4c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8005a50:	2303      	movs	r3, #3
 8005a52:	e010      	b.n	8005a76 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	69da      	ldr	r2, [r3, #28]
 8005a5a:	68bb      	ldr	r3, [r7, #8]
 8005a5c:	4013      	ands	r3, r2
 8005a5e:	68ba      	ldr	r2, [r7, #8]
 8005a60:	429a      	cmp	r2, r3
 8005a62:	bf0c      	ite	eq
 8005a64:	2301      	moveq	r3, #1
 8005a66:	2300      	movne	r3, #0
 8005a68:	b2db      	uxtb	r3, r3
 8005a6a:	461a      	mov	r2, r3
 8005a6c:	79fb      	ldrb	r3, [r7, #7]
 8005a6e:	429a      	cmp	r2, r3
 8005a70:	f43f af46 	beq.w	8005900 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005a74:	2300      	movs	r3, #0
}
 8005a76:	4618      	mov	r0, r3
 8005a78:	3770      	adds	r7, #112	; 0x70
 8005a7a:	46bd      	mov	sp, r7
 8005a7c:	bd80      	pop	{r7, pc}

08005a7e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8005a7e:	b480      	push	{r7}
 8005a80:	b085      	sub	sp, #20
 8005a82:	af00      	add	r7, sp, #0
 8005a84:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8005a8c:	2b01      	cmp	r3, #1
 8005a8e:	d101      	bne.n	8005a94 <HAL_UARTEx_DisableFifoMode+0x16>
 8005a90:	2302      	movs	r3, #2
 8005a92:	e027      	b.n	8005ae4 <HAL_UARTEx_DisableFifoMode+0x66>
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	2201      	movs	r2, #1
 8005a98:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	2224      	movs	r2, #36	; 0x24
 8005aa0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	681a      	ldr	r2, [r3, #0]
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	f022 0201 	bic.w	r2, r2, #1
 8005aba:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8005ac2:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	2200      	movs	r2, #0
 8005ac8:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	68fa      	ldr	r2, [r7, #12]
 8005ad0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	2220      	movs	r2, #32
 8005ad6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	2200      	movs	r2, #0
 8005ade:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8005ae2:	2300      	movs	r3, #0
}
 8005ae4:	4618      	mov	r0, r3
 8005ae6:	3714      	adds	r7, #20
 8005ae8:	46bd      	mov	sp, r7
 8005aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aee:	4770      	bx	lr

08005af0 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005af0:	b580      	push	{r7, lr}
 8005af2:	b084      	sub	sp, #16
 8005af4:	af00      	add	r7, sp, #0
 8005af6:	6078      	str	r0, [r7, #4]
 8005af8:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8005b00:	2b01      	cmp	r3, #1
 8005b02:	d101      	bne.n	8005b08 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8005b04:	2302      	movs	r3, #2
 8005b06:	e02d      	b.n	8005b64 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	2201      	movs	r2, #1
 8005b0c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	2224      	movs	r2, #36	; 0x24
 8005b14:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	681a      	ldr	r2, [r3, #0]
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	f022 0201 	bic.w	r2, r2, #1
 8005b2e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	689b      	ldr	r3, [r3, #8]
 8005b36:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	683a      	ldr	r2, [r7, #0]
 8005b40:	430a      	orrs	r2, r1
 8005b42:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005b44:	6878      	ldr	r0, [r7, #4]
 8005b46:	f000 f84f 	bl	8005be8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	68fa      	ldr	r2, [r7, #12]
 8005b50:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	2220      	movs	r2, #32
 8005b56:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	2200      	movs	r2, #0
 8005b5e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8005b62:	2300      	movs	r3, #0
}
 8005b64:	4618      	mov	r0, r3
 8005b66:	3710      	adds	r7, #16
 8005b68:	46bd      	mov	sp, r7
 8005b6a:	bd80      	pop	{r7, pc}

08005b6c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005b6c:	b580      	push	{r7, lr}
 8005b6e:	b084      	sub	sp, #16
 8005b70:	af00      	add	r7, sp, #0
 8005b72:	6078      	str	r0, [r7, #4]
 8005b74:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8005b7c:	2b01      	cmp	r3, #1
 8005b7e:	d101      	bne.n	8005b84 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005b80:	2302      	movs	r3, #2
 8005b82:	e02d      	b.n	8005be0 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	2201      	movs	r2, #1
 8005b88:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	2224      	movs	r2, #36	; 0x24
 8005b90:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	681a      	ldr	r2, [r3, #0]
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	f022 0201 	bic.w	r2, r2, #1
 8005baa:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	689b      	ldr	r3, [r3, #8]
 8005bb2:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	683a      	ldr	r2, [r7, #0]
 8005bbc:	430a      	orrs	r2, r1
 8005bbe:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005bc0:	6878      	ldr	r0, [r7, #4]
 8005bc2:	f000 f811 	bl	8005be8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	68fa      	ldr	r2, [r7, #12]
 8005bcc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	2220      	movs	r2, #32
 8005bd2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	2200      	movs	r2, #0
 8005bda:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8005bde:	2300      	movs	r3, #0
}
 8005be0:	4618      	mov	r0, r3
 8005be2:	3710      	adds	r7, #16
 8005be4:	46bd      	mov	sp, r7
 8005be6:	bd80      	pop	{r7, pc}

08005be8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005be8:	b480      	push	{r7}
 8005bea:	b085      	sub	sp, #20
 8005bec:	af00      	add	r7, sp, #0
 8005bee:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d108      	bne.n	8005c0a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	2201      	movs	r2, #1
 8005bfc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	2201      	movs	r2, #1
 8005c04:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8005c08:	e031      	b.n	8005c6e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8005c0a:	2308      	movs	r3, #8
 8005c0c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8005c0e:	2308      	movs	r3, #8
 8005c10:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	689b      	ldr	r3, [r3, #8]
 8005c18:	0e5b      	lsrs	r3, r3, #25
 8005c1a:	b2db      	uxtb	r3, r3
 8005c1c:	f003 0307 	and.w	r3, r3, #7
 8005c20:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	689b      	ldr	r3, [r3, #8]
 8005c28:	0f5b      	lsrs	r3, r3, #29
 8005c2a:	b2db      	uxtb	r3, r3
 8005c2c:	f003 0307 	and.w	r3, r3, #7
 8005c30:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005c32:	7bbb      	ldrb	r3, [r7, #14]
 8005c34:	7b3a      	ldrb	r2, [r7, #12]
 8005c36:	4911      	ldr	r1, [pc, #68]	; (8005c7c <UARTEx_SetNbDataToProcess+0x94>)
 8005c38:	5c8a      	ldrb	r2, [r1, r2]
 8005c3a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8005c3e:	7b3a      	ldrb	r2, [r7, #12]
 8005c40:	490f      	ldr	r1, [pc, #60]	; (8005c80 <UARTEx_SetNbDataToProcess+0x98>)
 8005c42:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005c44:	fb93 f3f2 	sdiv	r3, r3, r2
 8005c48:	b29a      	uxth	r2, r3
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005c50:	7bfb      	ldrb	r3, [r7, #15]
 8005c52:	7b7a      	ldrb	r2, [r7, #13]
 8005c54:	4909      	ldr	r1, [pc, #36]	; (8005c7c <UARTEx_SetNbDataToProcess+0x94>)
 8005c56:	5c8a      	ldrb	r2, [r1, r2]
 8005c58:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8005c5c:	7b7a      	ldrb	r2, [r7, #13]
 8005c5e:	4908      	ldr	r1, [pc, #32]	; (8005c80 <UARTEx_SetNbDataToProcess+0x98>)
 8005c60:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005c62:	fb93 f3f2 	sdiv	r3, r3, r2
 8005c66:	b29a      	uxth	r2, r3
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8005c6e:	bf00      	nop
 8005c70:	3714      	adds	r7, #20
 8005c72:	46bd      	mov	sp, r7
 8005c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c78:	4770      	bx	lr
 8005c7a:	bf00      	nop
 8005c7c:	08008820 	.word	0x08008820
 8005c80:	08008828 	.word	0x08008828

08005c84 <__errno>:
 8005c84:	4b01      	ldr	r3, [pc, #4]	; (8005c8c <__errno+0x8>)
 8005c86:	6818      	ldr	r0, [r3, #0]
 8005c88:	4770      	bx	lr
 8005c8a:	bf00      	nop
 8005c8c:	20000024 	.word	0x20000024

08005c90 <__libc_init_array>:
 8005c90:	b570      	push	{r4, r5, r6, lr}
 8005c92:	4d0d      	ldr	r5, [pc, #52]	; (8005cc8 <__libc_init_array+0x38>)
 8005c94:	4c0d      	ldr	r4, [pc, #52]	; (8005ccc <__libc_init_array+0x3c>)
 8005c96:	1b64      	subs	r4, r4, r5
 8005c98:	10a4      	asrs	r4, r4, #2
 8005c9a:	2600      	movs	r6, #0
 8005c9c:	42a6      	cmp	r6, r4
 8005c9e:	d109      	bne.n	8005cb4 <__libc_init_array+0x24>
 8005ca0:	4d0b      	ldr	r5, [pc, #44]	; (8005cd0 <__libc_init_array+0x40>)
 8005ca2:	4c0c      	ldr	r4, [pc, #48]	; (8005cd4 <__libc_init_array+0x44>)
 8005ca4:	f002 fd4e 	bl	8008744 <_init>
 8005ca8:	1b64      	subs	r4, r4, r5
 8005caa:	10a4      	asrs	r4, r4, #2
 8005cac:	2600      	movs	r6, #0
 8005cae:	42a6      	cmp	r6, r4
 8005cb0:	d105      	bne.n	8005cbe <__libc_init_array+0x2e>
 8005cb2:	bd70      	pop	{r4, r5, r6, pc}
 8005cb4:	f855 3b04 	ldr.w	r3, [r5], #4
 8005cb8:	4798      	blx	r3
 8005cba:	3601      	adds	r6, #1
 8005cbc:	e7ee      	b.n	8005c9c <__libc_init_array+0xc>
 8005cbe:	f855 3b04 	ldr.w	r3, [r5], #4
 8005cc2:	4798      	blx	r3
 8005cc4:	3601      	adds	r6, #1
 8005cc6:	e7f2      	b.n	8005cae <__libc_init_array+0x1e>
 8005cc8:	08008c14 	.word	0x08008c14
 8005ccc:	08008c14 	.word	0x08008c14
 8005cd0:	08008c14 	.word	0x08008c14
 8005cd4:	08008c18 	.word	0x08008c18

08005cd8 <memcpy>:
 8005cd8:	440a      	add	r2, r1
 8005cda:	4291      	cmp	r1, r2
 8005cdc:	f100 33ff 	add.w	r3, r0, #4294967295
 8005ce0:	d100      	bne.n	8005ce4 <memcpy+0xc>
 8005ce2:	4770      	bx	lr
 8005ce4:	b510      	push	{r4, lr}
 8005ce6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005cea:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005cee:	4291      	cmp	r1, r2
 8005cf0:	d1f9      	bne.n	8005ce6 <memcpy+0xe>
 8005cf2:	bd10      	pop	{r4, pc}

08005cf4 <memset>:
 8005cf4:	4402      	add	r2, r0
 8005cf6:	4603      	mov	r3, r0
 8005cf8:	4293      	cmp	r3, r2
 8005cfa:	d100      	bne.n	8005cfe <memset+0xa>
 8005cfc:	4770      	bx	lr
 8005cfe:	f803 1b01 	strb.w	r1, [r3], #1
 8005d02:	e7f9      	b.n	8005cf8 <memset+0x4>

08005d04 <__cvt>:
 8005d04:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005d08:	ec55 4b10 	vmov	r4, r5, d0
 8005d0c:	2d00      	cmp	r5, #0
 8005d0e:	460e      	mov	r6, r1
 8005d10:	4619      	mov	r1, r3
 8005d12:	462b      	mov	r3, r5
 8005d14:	bfbb      	ittet	lt
 8005d16:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8005d1a:	461d      	movlt	r5, r3
 8005d1c:	2300      	movge	r3, #0
 8005d1e:	232d      	movlt	r3, #45	; 0x2d
 8005d20:	700b      	strb	r3, [r1, #0]
 8005d22:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005d24:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005d28:	4691      	mov	r9, r2
 8005d2a:	f023 0820 	bic.w	r8, r3, #32
 8005d2e:	bfbc      	itt	lt
 8005d30:	4622      	movlt	r2, r4
 8005d32:	4614      	movlt	r4, r2
 8005d34:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005d38:	d005      	beq.n	8005d46 <__cvt+0x42>
 8005d3a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005d3e:	d100      	bne.n	8005d42 <__cvt+0x3e>
 8005d40:	3601      	adds	r6, #1
 8005d42:	2102      	movs	r1, #2
 8005d44:	e000      	b.n	8005d48 <__cvt+0x44>
 8005d46:	2103      	movs	r1, #3
 8005d48:	ab03      	add	r3, sp, #12
 8005d4a:	9301      	str	r3, [sp, #4]
 8005d4c:	ab02      	add	r3, sp, #8
 8005d4e:	9300      	str	r3, [sp, #0]
 8005d50:	ec45 4b10 	vmov	d0, r4, r5
 8005d54:	4653      	mov	r3, sl
 8005d56:	4632      	mov	r2, r6
 8005d58:	f000 fce2 	bl	8006720 <_dtoa_r>
 8005d5c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005d60:	4607      	mov	r7, r0
 8005d62:	d102      	bne.n	8005d6a <__cvt+0x66>
 8005d64:	f019 0f01 	tst.w	r9, #1
 8005d68:	d022      	beq.n	8005db0 <__cvt+0xac>
 8005d6a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005d6e:	eb07 0906 	add.w	r9, r7, r6
 8005d72:	d110      	bne.n	8005d96 <__cvt+0x92>
 8005d74:	783b      	ldrb	r3, [r7, #0]
 8005d76:	2b30      	cmp	r3, #48	; 0x30
 8005d78:	d10a      	bne.n	8005d90 <__cvt+0x8c>
 8005d7a:	2200      	movs	r2, #0
 8005d7c:	2300      	movs	r3, #0
 8005d7e:	4620      	mov	r0, r4
 8005d80:	4629      	mov	r1, r5
 8005d82:	f7fa feb9 	bl	8000af8 <__aeabi_dcmpeq>
 8005d86:	b918      	cbnz	r0, 8005d90 <__cvt+0x8c>
 8005d88:	f1c6 0601 	rsb	r6, r6, #1
 8005d8c:	f8ca 6000 	str.w	r6, [sl]
 8005d90:	f8da 3000 	ldr.w	r3, [sl]
 8005d94:	4499      	add	r9, r3
 8005d96:	2200      	movs	r2, #0
 8005d98:	2300      	movs	r3, #0
 8005d9a:	4620      	mov	r0, r4
 8005d9c:	4629      	mov	r1, r5
 8005d9e:	f7fa feab 	bl	8000af8 <__aeabi_dcmpeq>
 8005da2:	b108      	cbz	r0, 8005da8 <__cvt+0xa4>
 8005da4:	f8cd 900c 	str.w	r9, [sp, #12]
 8005da8:	2230      	movs	r2, #48	; 0x30
 8005daa:	9b03      	ldr	r3, [sp, #12]
 8005dac:	454b      	cmp	r3, r9
 8005dae:	d307      	bcc.n	8005dc0 <__cvt+0xbc>
 8005db0:	9b03      	ldr	r3, [sp, #12]
 8005db2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005db4:	1bdb      	subs	r3, r3, r7
 8005db6:	4638      	mov	r0, r7
 8005db8:	6013      	str	r3, [r2, #0]
 8005dba:	b004      	add	sp, #16
 8005dbc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005dc0:	1c59      	adds	r1, r3, #1
 8005dc2:	9103      	str	r1, [sp, #12]
 8005dc4:	701a      	strb	r2, [r3, #0]
 8005dc6:	e7f0      	b.n	8005daa <__cvt+0xa6>

08005dc8 <__exponent>:
 8005dc8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005dca:	4603      	mov	r3, r0
 8005dcc:	2900      	cmp	r1, #0
 8005dce:	bfb8      	it	lt
 8005dd0:	4249      	neglt	r1, r1
 8005dd2:	f803 2b02 	strb.w	r2, [r3], #2
 8005dd6:	bfb4      	ite	lt
 8005dd8:	222d      	movlt	r2, #45	; 0x2d
 8005dda:	222b      	movge	r2, #43	; 0x2b
 8005ddc:	2909      	cmp	r1, #9
 8005dde:	7042      	strb	r2, [r0, #1]
 8005de0:	dd2a      	ble.n	8005e38 <__exponent+0x70>
 8005de2:	f10d 0407 	add.w	r4, sp, #7
 8005de6:	46a4      	mov	ip, r4
 8005de8:	270a      	movs	r7, #10
 8005dea:	46a6      	mov	lr, r4
 8005dec:	460a      	mov	r2, r1
 8005dee:	fb91 f6f7 	sdiv	r6, r1, r7
 8005df2:	fb07 1516 	mls	r5, r7, r6, r1
 8005df6:	3530      	adds	r5, #48	; 0x30
 8005df8:	2a63      	cmp	r2, #99	; 0x63
 8005dfa:	f104 34ff 	add.w	r4, r4, #4294967295
 8005dfe:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8005e02:	4631      	mov	r1, r6
 8005e04:	dcf1      	bgt.n	8005dea <__exponent+0x22>
 8005e06:	3130      	adds	r1, #48	; 0x30
 8005e08:	f1ae 0502 	sub.w	r5, lr, #2
 8005e0c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8005e10:	1c44      	adds	r4, r0, #1
 8005e12:	4629      	mov	r1, r5
 8005e14:	4561      	cmp	r1, ip
 8005e16:	d30a      	bcc.n	8005e2e <__exponent+0x66>
 8005e18:	f10d 0209 	add.w	r2, sp, #9
 8005e1c:	eba2 020e 	sub.w	r2, r2, lr
 8005e20:	4565      	cmp	r5, ip
 8005e22:	bf88      	it	hi
 8005e24:	2200      	movhi	r2, #0
 8005e26:	4413      	add	r3, r2
 8005e28:	1a18      	subs	r0, r3, r0
 8005e2a:	b003      	add	sp, #12
 8005e2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005e2e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005e32:	f804 2f01 	strb.w	r2, [r4, #1]!
 8005e36:	e7ed      	b.n	8005e14 <__exponent+0x4c>
 8005e38:	2330      	movs	r3, #48	; 0x30
 8005e3a:	3130      	adds	r1, #48	; 0x30
 8005e3c:	7083      	strb	r3, [r0, #2]
 8005e3e:	70c1      	strb	r1, [r0, #3]
 8005e40:	1d03      	adds	r3, r0, #4
 8005e42:	e7f1      	b.n	8005e28 <__exponent+0x60>

08005e44 <_printf_float>:
 8005e44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e48:	ed2d 8b02 	vpush	{d8}
 8005e4c:	b08d      	sub	sp, #52	; 0x34
 8005e4e:	460c      	mov	r4, r1
 8005e50:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8005e54:	4616      	mov	r6, r2
 8005e56:	461f      	mov	r7, r3
 8005e58:	4605      	mov	r5, r0
 8005e5a:	f001 fb45 	bl	80074e8 <_localeconv_r>
 8005e5e:	f8d0 a000 	ldr.w	sl, [r0]
 8005e62:	4650      	mov	r0, sl
 8005e64:	f7fa f9cc 	bl	8000200 <strlen>
 8005e68:	2300      	movs	r3, #0
 8005e6a:	930a      	str	r3, [sp, #40]	; 0x28
 8005e6c:	6823      	ldr	r3, [r4, #0]
 8005e6e:	9305      	str	r3, [sp, #20]
 8005e70:	f8d8 3000 	ldr.w	r3, [r8]
 8005e74:	f894 b018 	ldrb.w	fp, [r4, #24]
 8005e78:	3307      	adds	r3, #7
 8005e7a:	f023 0307 	bic.w	r3, r3, #7
 8005e7e:	f103 0208 	add.w	r2, r3, #8
 8005e82:	f8c8 2000 	str.w	r2, [r8]
 8005e86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e8a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8005e8e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8005e92:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005e96:	9307      	str	r3, [sp, #28]
 8005e98:	f8cd 8018 	str.w	r8, [sp, #24]
 8005e9c:	ee08 0a10 	vmov	s16, r0
 8005ea0:	4b9f      	ldr	r3, [pc, #636]	; (8006120 <_printf_float+0x2dc>)
 8005ea2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005ea6:	f04f 32ff 	mov.w	r2, #4294967295
 8005eaa:	f7fa fe57 	bl	8000b5c <__aeabi_dcmpun>
 8005eae:	bb88      	cbnz	r0, 8005f14 <_printf_float+0xd0>
 8005eb0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005eb4:	4b9a      	ldr	r3, [pc, #616]	; (8006120 <_printf_float+0x2dc>)
 8005eb6:	f04f 32ff 	mov.w	r2, #4294967295
 8005eba:	f7fa fe31 	bl	8000b20 <__aeabi_dcmple>
 8005ebe:	bb48      	cbnz	r0, 8005f14 <_printf_float+0xd0>
 8005ec0:	2200      	movs	r2, #0
 8005ec2:	2300      	movs	r3, #0
 8005ec4:	4640      	mov	r0, r8
 8005ec6:	4649      	mov	r1, r9
 8005ec8:	f7fa fe20 	bl	8000b0c <__aeabi_dcmplt>
 8005ecc:	b110      	cbz	r0, 8005ed4 <_printf_float+0x90>
 8005ece:	232d      	movs	r3, #45	; 0x2d
 8005ed0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005ed4:	4b93      	ldr	r3, [pc, #588]	; (8006124 <_printf_float+0x2e0>)
 8005ed6:	4894      	ldr	r0, [pc, #592]	; (8006128 <_printf_float+0x2e4>)
 8005ed8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8005edc:	bf94      	ite	ls
 8005ede:	4698      	movls	r8, r3
 8005ee0:	4680      	movhi	r8, r0
 8005ee2:	2303      	movs	r3, #3
 8005ee4:	6123      	str	r3, [r4, #16]
 8005ee6:	9b05      	ldr	r3, [sp, #20]
 8005ee8:	f023 0204 	bic.w	r2, r3, #4
 8005eec:	6022      	str	r2, [r4, #0]
 8005eee:	f04f 0900 	mov.w	r9, #0
 8005ef2:	9700      	str	r7, [sp, #0]
 8005ef4:	4633      	mov	r3, r6
 8005ef6:	aa0b      	add	r2, sp, #44	; 0x2c
 8005ef8:	4621      	mov	r1, r4
 8005efa:	4628      	mov	r0, r5
 8005efc:	f000 f9d8 	bl	80062b0 <_printf_common>
 8005f00:	3001      	adds	r0, #1
 8005f02:	f040 8090 	bne.w	8006026 <_printf_float+0x1e2>
 8005f06:	f04f 30ff 	mov.w	r0, #4294967295
 8005f0a:	b00d      	add	sp, #52	; 0x34
 8005f0c:	ecbd 8b02 	vpop	{d8}
 8005f10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f14:	4642      	mov	r2, r8
 8005f16:	464b      	mov	r3, r9
 8005f18:	4640      	mov	r0, r8
 8005f1a:	4649      	mov	r1, r9
 8005f1c:	f7fa fe1e 	bl	8000b5c <__aeabi_dcmpun>
 8005f20:	b140      	cbz	r0, 8005f34 <_printf_float+0xf0>
 8005f22:	464b      	mov	r3, r9
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	bfbc      	itt	lt
 8005f28:	232d      	movlt	r3, #45	; 0x2d
 8005f2a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005f2e:	487f      	ldr	r0, [pc, #508]	; (800612c <_printf_float+0x2e8>)
 8005f30:	4b7f      	ldr	r3, [pc, #508]	; (8006130 <_printf_float+0x2ec>)
 8005f32:	e7d1      	b.n	8005ed8 <_printf_float+0x94>
 8005f34:	6863      	ldr	r3, [r4, #4]
 8005f36:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8005f3a:	9206      	str	r2, [sp, #24]
 8005f3c:	1c5a      	adds	r2, r3, #1
 8005f3e:	d13f      	bne.n	8005fc0 <_printf_float+0x17c>
 8005f40:	2306      	movs	r3, #6
 8005f42:	6063      	str	r3, [r4, #4]
 8005f44:	9b05      	ldr	r3, [sp, #20]
 8005f46:	6861      	ldr	r1, [r4, #4]
 8005f48:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8005f4c:	2300      	movs	r3, #0
 8005f4e:	9303      	str	r3, [sp, #12]
 8005f50:	ab0a      	add	r3, sp, #40	; 0x28
 8005f52:	e9cd b301 	strd	fp, r3, [sp, #4]
 8005f56:	ab09      	add	r3, sp, #36	; 0x24
 8005f58:	ec49 8b10 	vmov	d0, r8, r9
 8005f5c:	9300      	str	r3, [sp, #0]
 8005f5e:	6022      	str	r2, [r4, #0]
 8005f60:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005f64:	4628      	mov	r0, r5
 8005f66:	f7ff fecd 	bl	8005d04 <__cvt>
 8005f6a:	9b06      	ldr	r3, [sp, #24]
 8005f6c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005f6e:	2b47      	cmp	r3, #71	; 0x47
 8005f70:	4680      	mov	r8, r0
 8005f72:	d108      	bne.n	8005f86 <_printf_float+0x142>
 8005f74:	1cc8      	adds	r0, r1, #3
 8005f76:	db02      	blt.n	8005f7e <_printf_float+0x13a>
 8005f78:	6863      	ldr	r3, [r4, #4]
 8005f7a:	4299      	cmp	r1, r3
 8005f7c:	dd41      	ble.n	8006002 <_printf_float+0x1be>
 8005f7e:	f1ab 0b02 	sub.w	fp, fp, #2
 8005f82:	fa5f fb8b 	uxtb.w	fp, fp
 8005f86:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005f8a:	d820      	bhi.n	8005fce <_printf_float+0x18a>
 8005f8c:	3901      	subs	r1, #1
 8005f8e:	465a      	mov	r2, fp
 8005f90:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005f94:	9109      	str	r1, [sp, #36]	; 0x24
 8005f96:	f7ff ff17 	bl	8005dc8 <__exponent>
 8005f9a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005f9c:	1813      	adds	r3, r2, r0
 8005f9e:	2a01      	cmp	r2, #1
 8005fa0:	4681      	mov	r9, r0
 8005fa2:	6123      	str	r3, [r4, #16]
 8005fa4:	dc02      	bgt.n	8005fac <_printf_float+0x168>
 8005fa6:	6822      	ldr	r2, [r4, #0]
 8005fa8:	07d2      	lsls	r2, r2, #31
 8005faa:	d501      	bpl.n	8005fb0 <_printf_float+0x16c>
 8005fac:	3301      	adds	r3, #1
 8005fae:	6123      	str	r3, [r4, #16]
 8005fb0:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d09c      	beq.n	8005ef2 <_printf_float+0xae>
 8005fb8:	232d      	movs	r3, #45	; 0x2d
 8005fba:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005fbe:	e798      	b.n	8005ef2 <_printf_float+0xae>
 8005fc0:	9a06      	ldr	r2, [sp, #24]
 8005fc2:	2a47      	cmp	r2, #71	; 0x47
 8005fc4:	d1be      	bne.n	8005f44 <_printf_float+0x100>
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d1bc      	bne.n	8005f44 <_printf_float+0x100>
 8005fca:	2301      	movs	r3, #1
 8005fcc:	e7b9      	b.n	8005f42 <_printf_float+0xfe>
 8005fce:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8005fd2:	d118      	bne.n	8006006 <_printf_float+0x1c2>
 8005fd4:	2900      	cmp	r1, #0
 8005fd6:	6863      	ldr	r3, [r4, #4]
 8005fd8:	dd0b      	ble.n	8005ff2 <_printf_float+0x1ae>
 8005fda:	6121      	str	r1, [r4, #16]
 8005fdc:	b913      	cbnz	r3, 8005fe4 <_printf_float+0x1a0>
 8005fde:	6822      	ldr	r2, [r4, #0]
 8005fe0:	07d0      	lsls	r0, r2, #31
 8005fe2:	d502      	bpl.n	8005fea <_printf_float+0x1a6>
 8005fe4:	3301      	adds	r3, #1
 8005fe6:	440b      	add	r3, r1
 8005fe8:	6123      	str	r3, [r4, #16]
 8005fea:	65a1      	str	r1, [r4, #88]	; 0x58
 8005fec:	f04f 0900 	mov.w	r9, #0
 8005ff0:	e7de      	b.n	8005fb0 <_printf_float+0x16c>
 8005ff2:	b913      	cbnz	r3, 8005ffa <_printf_float+0x1b6>
 8005ff4:	6822      	ldr	r2, [r4, #0]
 8005ff6:	07d2      	lsls	r2, r2, #31
 8005ff8:	d501      	bpl.n	8005ffe <_printf_float+0x1ba>
 8005ffa:	3302      	adds	r3, #2
 8005ffc:	e7f4      	b.n	8005fe8 <_printf_float+0x1a4>
 8005ffe:	2301      	movs	r3, #1
 8006000:	e7f2      	b.n	8005fe8 <_printf_float+0x1a4>
 8006002:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8006006:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006008:	4299      	cmp	r1, r3
 800600a:	db05      	blt.n	8006018 <_printf_float+0x1d4>
 800600c:	6823      	ldr	r3, [r4, #0]
 800600e:	6121      	str	r1, [r4, #16]
 8006010:	07d8      	lsls	r0, r3, #31
 8006012:	d5ea      	bpl.n	8005fea <_printf_float+0x1a6>
 8006014:	1c4b      	adds	r3, r1, #1
 8006016:	e7e7      	b.n	8005fe8 <_printf_float+0x1a4>
 8006018:	2900      	cmp	r1, #0
 800601a:	bfd4      	ite	le
 800601c:	f1c1 0202 	rsble	r2, r1, #2
 8006020:	2201      	movgt	r2, #1
 8006022:	4413      	add	r3, r2
 8006024:	e7e0      	b.n	8005fe8 <_printf_float+0x1a4>
 8006026:	6823      	ldr	r3, [r4, #0]
 8006028:	055a      	lsls	r2, r3, #21
 800602a:	d407      	bmi.n	800603c <_printf_float+0x1f8>
 800602c:	6923      	ldr	r3, [r4, #16]
 800602e:	4642      	mov	r2, r8
 8006030:	4631      	mov	r1, r6
 8006032:	4628      	mov	r0, r5
 8006034:	47b8      	blx	r7
 8006036:	3001      	adds	r0, #1
 8006038:	d12c      	bne.n	8006094 <_printf_float+0x250>
 800603a:	e764      	b.n	8005f06 <_printf_float+0xc2>
 800603c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006040:	f240 80e0 	bls.w	8006204 <_printf_float+0x3c0>
 8006044:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006048:	2200      	movs	r2, #0
 800604a:	2300      	movs	r3, #0
 800604c:	f7fa fd54 	bl	8000af8 <__aeabi_dcmpeq>
 8006050:	2800      	cmp	r0, #0
 8006052:	d034      	beq.n	80060be <_printf_float+0x27a>
 8006054:	4a37      	ldr	r2, [pc, #220]	; (8006134 <_printf_float+0x2f0>)
 8006056:	2301      	movs	r3, #1
 8006058:	4631      	mov	r1, r6
 800605a:	4628      	mov	r0, r5
 800605c:	47b8      	blx	r7
 800605e:	3001      	adds	r0, #1
 8006060:	f43f af51 	beq.w	8005f06 <_printf_float+0xc2>
 8006064:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006068:	429a      	cmp	r2, r3
 800606a:	db02      	blt.n	8006072 <_printf_float+0x22e>
 800606c:	6823      	ldr	r3, [r4, #0]
 800606e:	07d8      	lsls	r0, r3, #31
 8006070:	d510      	bpl.n	8006094 <_printf_float+0x250>
 8006072:	ee18 3a10 	vmov	r3, s16
 8006076:	4652      	mov	r2, sl
 8006078:	4631      	mov	r1, r6
 800607a:	4628      	mov	r0, r5
 800607c:	47b8      	blx	r7
 800607e:	3001      	adds	r0, #1
 8006080:	f43f af41 	beq.w	8005f06 <_printf_float+0xc2>
 8006084:	f04f 0800 	mov.w	r8, #0
 8006088:	f104 091a 	add.w	r9, r4, #26
 800608c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800608e:	3b01      	subs	r3, #1
 8006090:	4543      	cmp	r3, r8
 8006092:	dc09      	bgt.n	80060a8 <_printf_float+0x264>
 8006094:	6823      	ldr	r3, [r4, #0]
 8006096:	079b      	lsls	r3, r3, #30
 8006098:	f100 8105 	bmi.w	80062a6 <_printf_float+0x462>
 800609c:	68e0      	ldr	r0, [r4, #12]
 800609e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80060a0:	4298      	cmp	r0, r3
 80060a2:	bfb8      	it	lt
 80060a4:	4618      	movlt	r0, r3
 80060a6:	e730      	b.n	8005f0a <_printf_float+0xc6>
 80060a8:	2301      	movs	r3, #1
 80060aa:	464a      	mov	r2, r9
 80060ac:	4631      	mov	r1, r6
 80060ae:	4628      	mov	r0, r5
 80060b0:	47b8      	blx	r7
 80060b2:	3001      	adds	r0, #1
 80060b4:	f43f af27 	beq.w	8005f06 <_printf_float+0xc2>
 80060b8:	f108 0801 	add.w	r8, r8, #1
 80060bc:	e7e6      	b.n	800608c <_printf_float+0x248>
 80060be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	dc39      	bgt.n	8006138 <_printf_float+0x2f4>
 80060c4:	4a1b      	ldr	r2, [pc, #108]	; (8006134 <_printf_float+0x2f0>)
 80060c6:	2301      	movs	r3, #1
 80060c8:	4631      	mov	r1, r6
 80060ca:	4628      	mov	r0, r5
 80060cc:	47b8      	blx	r7
 80060ce:	3001      	adds	r0, #1
 80060d0:	f43f af19 	beq.w	8005f06 <_printf_float+0xc2>
 80060d4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80060d8:	4313      	orrs	r3, r2
 80060da:	d102      	bne.n	80060e2 <_printf_float+0x29e>
 80060dc:	6823      	ldr	r3, [r4, #0]
 80060de:	07d9      	lsls	r1, r3, #31
 80060e0:	d5d8      	bpl.n	8006094 <_printf_float+0x250>
 80060e2:	ee18 3a10 	vmov	r3, s16
 80060e6:	4652      	mov	r2, sl
 80060e8:	4631      	mov	r1, r6
 80060ea:	4628      	mov	r0, r5
 80060ec:	47b8      	blx	r7
 80060ee:	3001      	adds	r0, #1
 80060f0:	f43f af09 	beq.w	8005f06 <_printf_float+0xc2>
 80060f4:	f04f 0900 	mov.w	r9, #0
 80060f8:	f104 0a1a 	add.w	sl, r4, #26
 80060fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80060fe:	425b      	negs	r3, r3
 8006100:	454b      	cmp	r3, r9
 8006102:	dc01      	bgt.n	8006108 <_printf_float+0x2c4>
 8006104:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006106:	e792      	b.n	800602e <_printf_float+0x1ea>
 8006108:	2301      	movs	r3, #1
 800610a:	4652      	mov	r2, sl
 800610c:	4631      	mov	r1, r6
 800610e:	4628      	mov	r0, r5
 8006110:	47b8      	blx	r7
 8006112:	3001      	adds	r0, #1
 8006114:	f43f aef7 	beq.w	8005f06 <_printf_float+0xc2>
 8006118:	f109 0901 	add.w	r9, r9, #1
 800611c:	e7ee      	b.n	80060fc <_printf_float+0x2b8>
 800611e:	bf00      	nop
 8006120:	7fefffff 	.word	0x7fefffff
 8006124:	08008834 	.word	0x08008834
 8006128:	08008838 	.word	0x08008838
 800612c:	08008840 	.word	0x08008840
 8006130:	0800883c 	.word	0x0800883c
 8006134:	08008844 	.word	0x08008844
 8006138:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800613a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800613c:	429a      	cmp	r2, r3
 800613e:	bfa8      	it	ge
 8006140:	461a      	movge	r2, r3
 8006142:	2a00      	cmp	r2, #0
 8006144:	4691      	mov	r9, r2
 8006146:	dc37      	bgt.n	80061b8 <_printf_float+0x374>
 8006148:	f04f 0b00 	mov.w	fp, #0
 800614c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006150:	f104 021a 	add.w	r2, r4, #26
 8006154:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006156:	9305      	str	r3, [sp, #20]
 8006158:	eba3 0309 	sub.w	r3, r3, r9
 800615c:	455b      	cmp	r3, fp
 800615e:	dc33      	bgt.n	80061c8 <_printf_float+0x384>
 8006160:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006164:	429a      	cmp	r2, r3
 8006166:	db3b      	blt.n	80061e0 <_printf_float+0x39c>
 8006168:	6823      	ldr	r3, [r4, #0]
 800616a:	07da      	lsls	r2, r3, #31
 800616c:	d438      	bmi.n	80061e0 <_printf_float+0x39c>
 800616e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006170:	9a05      	ldr	r2, [sp, #20]
 8006172:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006174:	1a9a      	subs	r2, r3, r2
 8006176:	eba3 0901 	sub.w	r9, r3, r1
 800617a:	4591      	cmp	r9, r2
 800617c:	bfa8      	it	ge
 800617e:	4691      	movge	r9, r2
 8006180:	f1b9 0f00 	cmp.w	r9, #0
 8006184:	dc35      	bgt.n	80061f2 <_printf_float+0x3ae>
 8006186:	f04f 0800 	mov.w	r8, #0
 800618a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800618e:	f104 0a1a 	add.w	sl, r4, #26
 8006192:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006196:	1a9b      	subs	r3, r3, r2
 8006198:	eba3 0309 	sub.w	r3, r3, r9
 800619c:	4543      	cmp	r3, r8
 800619e:	f77f af79 	ble.w	8006094 <_printf_float+0x250>
 80061a2:	2301      	movs	r3, #1
 80061a4:	4652      	mov	r2, sl
 80061a6:	4631      	mov	r1, r6
 80061a8:	4628      	mov	r0, r5
 80061aa:	47b8      	blx	r7
 80061ac:	3001      	adds	r0, #1
 80061ae:	f43f aeaa 	beq.w	8005f06 <_printf_float+0xc2>
 80061b2:	f108 0801 	add.w	r8, r8, #1
 80061b6:	e7ec      	b.n	8006192 <_printf_float+0x34e>
 80061b8:	4613      	mov	r3, r2
 80061ba:	4631      	mov	r1, r6
 80061bc:	4642      	mov	r2, r8
 80061be:	4628      	mov	r0, r5
 80061c0:	47b8      	blx	r7
 80061c2:	3001      	adds	r0, #1
 80061c4:	d1c0      	bne.n	8006148 <_printf_float+0x304>
 80061c6:	e69e      	b.n	8005f06 <_printf_float+0xc2>
 80061c8:	2301      	movs	r3, #1
 80061ca:	4631      	mov	r1, r6
 80061cc:	4628      	mov	r0, r5
 80061ce:	9205      	str	r2, [sp, #20]
 80061d0:	47b8      	blx	r7
 80061d2:	3001      	adds	r0, #1
 80061d4:	f43f ae97 	beq.w	8005f06 <_printf_float+0xc2>
 80061d8:	9a05      	ldr	r2, [sp, #20]
 80061da:	f10b 0b01 	add.w	fp, fp, #1
 80061de:	e7b9      	b.n	8006154 <_printf_float+0x310>
 80061e0:	ee18 3a10 	vmov	r3, s16
 80061e4:	4652      	mov	r2, sl
 80061e6:	4631      	mov	r1, r6
 80061e8:	4628      	mov	r0, r5
 80061ea:	47b8      	blx	r7
 80061ec:	3001      	adds	r0, #1
 80061ee:	d1be      	bne.n	800616e <_printf_float+0x32a>
 80061f0:	e689      	b.n	8005f06 <_printf_float+0xc2>
 80061f2:	9a05      	ldr	r2, [sp, #20]
 80061f4:	464b      	mov	r3, r9
 80061f6:	4442      	add	r2, r8
 80061f8:	4631      	mov	r1, r6
 80061fa:	4628      	mov	r0, r5
 80061fc:	47b8      	blx	r7
 80061fe:	3001      	adds	r0, #1
 8006200:	d1c1      	bne.n	8006186 <_printf_float+0x342>
 8006202:	e680      	b.n	8005f06 <_printf_float+0xc2>
 8006204:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006206:	2a01      	cmp	r2, #1
 8006208:	dc01      	bgt.n	800620e <_printf_float+0x3ca>
 800620a:	07db      	lsls	r3, r3, #31
 800620c:	d538      	bpl.n	8006280 <_printf_float+0x43c>
 800620e:	2301      	movs	r3, #1
 8006210:	4642      	mov	r2, r8
 8006212:	4631      	mov	r1, r6
 8006214:	4628      	mov	r0, r5
 8006216:	47b8      	blx	r7
 8006218:	3001      	adds	r0, #1
 800621a:	f43f ae74 	beq.w	8005f06 <_printf_float+0xc2>
 800621e:	ee18 3a10 	vmov	r3, s16
 8006222:	4652      	mov	r2, sl
 8006224:	4631      	mov	r1, r6
 8006226:	4628      	mov	r0, r5
 8006228:	47b8      	blx	r7
 800622a:	3001      	adds	r0, #1
 800622c:	f43f ae6b 	beq.w	8005f06 <_printf_float+0xc2>
 8006230:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006234:	2200      	movs	r2, #0
 8006236:	2300      	movs	r3, #0
 8006238:	f7fa fc5e 	bl	8000af8 <__aeabi_dcmpeq>
 800623c:	b9d8      	cbnz	r0, 8006276 <_printf_float+0x432>
 800623e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006240:	f108 0201 	add.w	r2, r8, #1
 8006244:	3b01      	subs	r3, #1
 8006246:	4631      	mov	r1, r6
 8006248:	4628      	mov	r0, r5
 800624a:	47b8      	blx	r7
 800624c:	3001      	adds	r0, #1
 800624e:	d10e      	bne.n	800626e <_printf_float+0x42a>
 8006250:	e659      	b.n	8005f06 <_printf_float+0xc2>
 8006252:	2301      	movs	r3, #1
 8006254:	4652      	mov	r2, sl
 8006256:	4631      	mov	r1, r6
 8006258:	4628      	mov	r0, r5
 800625a:	47b8      	blx	r7
 800625c:	3001      	adds	r0, #1
 800625e:	f43f ae52 	beq.w	8005f06 <_printf_float+0xc2>
 8006262:	f108 0801 	add.w	r8, r8, #1
 8006266:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006268:	3b01      	subs	r3, #1
 800626a:	4543      	cmp	r3, r8
 800626c:	dcf1      	bgt.n	8006252 <_printf_float+0x40e>
 800626e:	464b      	mov	r3, r9
 8006270:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006274:	e6dc      	b.n	8006030 <_printf_float+0x1ec>
 8006276:	f04f 0800 	mov.w	r8, #0
 800627a:	f104 0a1a 	add.w	sl, r4, #26
 800627e:	e7f2      	b.n	8006266 <_printf_float+0x422>
 8006280:	2301      	movs	r3, #1
 8006282:	4642      	mov	r2, r8
 8006284:	e7df      	b.n	8006246 <_printf_float+0x402>
 8006286:	2301      	movs	r3, #1
 8006288:	464a      	mov	r2, r9
 800628a:	4631      	mov	r1, r6
 800628c:	4628      	mov	r0, r5
 800628e:	47b8      	blx	r7
 8006290:	3001      	adds	r0, #1
 8006292:	f43f ae38 	beq.w	8005f06 <_printf_float+0xc2>
 8006296:	f108 0801 	add.w	r8, r8, #1
 800629a:	68e3      	ldr	r3, [r4, #12]
 800629c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800629e:	1a5b      	subs	r3, r3, r1
 80062a0:	4543      	cmp	r3, r8
 80062a2:	dcf0      	bgt.n	8006286 <_printf_float+0x442>
 80062a4:	e6fa      	b.n	800609c <_printf_float+0x258>
 80062a6:	f04f 0800 	mov.w	r8, #0
 80062aa:	f104 0919 	add.w	r9, r4, #25
 80062ae:	e7f4      	b.n	800629a <_printf_float+0x456>

080062b0 <_printf_common>:
 80062b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80062b4:	4616      	mov	r6, r2
 80062b6:	4699      	mov	r9, r3
 80062b8:	688a      	ldr	r2, [r1, #8]
 80062ba:	690b      	ldr	r3, [r1, #16]
 80062bc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80062c0:	4293      	cmp	r3, r2
 80062c2:	bfb8      	it	lt
 80062c4:	4613      	movlt	r3, r2
 80062c6:	6033      	str	r3, [r6, #0]
 80062c8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80062cc:	4607      	mov	r7, r0
 80062ce:	460c      	mov	r4, r1
 80062d0:	b10a      	cbz	r2, 80062d6 <_printf_common+0x26>
 80062d2:	3301      	adds	r3, #1
 80062d4:	6033      	str	r3, [r6, #0]
 80062d6:	6823      	ldr	r3, [r4, #0]
 80062d8:	0699      	lsls	r1, r3, #26
 80062da:	bf42      	ittt	mi
 80062dc:	6833      	ldrmi	r3, [r6, #0]
 80062de:	3302      	addmi	r3, #2
 80062e0:	6033      	strmi	r3, [r6, #0]
 80062e2:	6825      	ldr	r5, [r4, #0]
 80062e4:	f015 0506 	ands.w	r5, r5, #6
 80062e8:	d106      	bne.n	80062f8 <_printf_common+0x48>
 80062ea:	f104 0a19 	add.w	sl, r4, #25
 80062ee:	68e3      	ldr	r3, [r4, #12]
 80062f0:	6832      	ldr	r2, [r6, #0]
 80062f2:	1a9b      	subs	r3, r3, r2
 80062f4:	42ab      	cmp	r3, r5
 80062f6:	dc26      	bgt.n	8006346 <_printf_common+0x96>
 80062f8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80062fc:	1e13      	subs	r3, r2, #0
 80062fe:	6822      	ldr	r2, [r4, #0]
 8006300:	bf18      	it	ne
 8006302:	2301      	movne	r3, #1
 8006304:	0692      	lsls	r2, r2, #26
 8006306:	d42b      	bmi.n	8006360 <_printf_common+0xb0>
 8006308:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800630c:	4649      	mov	r1, r9
 800630e:	4638      	mov	r0, r7
 8006310:	47c0      	blx	r8
 8006312:	3001      	adds	r0, #1
 8006314:	d01e      	beq.n	8006354 <_printf_common+0xa4>
 8006316:	6823      	ldr	r3, [r4, #0]
 8006318:	68e5      	ldr	r5, [r4, #12]
 800631a:	6832      	ldr	r2, [r6, #0]
 800631c:	f003 0306 	and.w	r3, r3, #6
 8006320:	2b04      	cmp	r3, #4
 8006322:	bf08      	it	eq
 8006324:	1aad      	subeq	r5, r5, r2
 8006326:	68a3      	ldr	r3, [r4, #8]
 8006328:	6922      	ldr	r2, [r4, #16]
 800632a:	bf0c      	ite	eq
 800632c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006330:	2500      	movne	r5, #0
 8006332:	4293      	cmp	r3, r2
 8006334:	bfc4      	itt	gt
 8006336:	1a9b      	subgt	r3, r3, r2
 8006338:	18ed      	addgt	r5, r5, r3
 800633a:	2600      	movs	r6, #0
 800633c:	341a      	adds	r4, #26
 800633e:	42b5      	cmp	r5, r6
 8006340:	d11a      	bne.n	8006378 <_printf_common+0xc8>
 8006342:	2000      	movs	r0, #0
 8006344:	e008      	b.n	8006358 <_printf_common+0xa8>
 8006346:	2301      	movs	r3, #1
 8006348:	4652      	mov	r2, sl
 800634a:	4649      	mov	r1, r9
 800634c:	4638      	mov	r0, r7
 800634e:	47c0      	blx	r8
 8006350:	3001      	adds	r0, #1
 8006352:	d103      	bne.n	800635c <_printf_common+0xac>
 8006354:	f04f 30ff 	mov.w	r0, #4294967295
 8006358:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800635c:	3501      	adds	r5, #1
 800635e:	e7c6      	b.n	80062ee <_printf_common+0x3e>
 8006360:	18e1      	adds	r1, r4, r3
 8006362:	1c5a      	adds	r2, r3, #1
 8006364:	2030      	movs	r0, #48	; 0x30
 8006366:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800636a:	4422      	add	r2, r4
 800636c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006370:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006374:	3302      	adds	r3, #2
 8006376:	e7c7      	b.n	8006308 <_printf_common+0x58>
 8006378:	2301      	movs	r3, #1
 800637a:	4622      	mov	r2, r4
 800637c:	4649      	mov	r1, r9
 800637e:	4638      	mov	r0, r7
 8006380:	47c0      	blx	r8
 8006382:	3001      	adds	r0, #1
 8006384:	d0e6      	beq.n	8006354 <_printf_common+0xa4>
 8006386:	3601      	adds	r6, #1
 8006388:	e7d9      	b.n	800633e <_printf_common+0x8e>
	...

0800638c <_printf_i>:
 800638c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006390:	7e0f      	ldrb	r7, [r1, #24]
 8006392:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006394:	2f78      	cmp	r7, #120	; 0x78
 8006396:	4691      	mov	r9, r2
 8006398:	4680      	mov	r8, r0
 800639a:	460c      	mov	r4, r1
 800639c:	469a      	mov	sl, r3
 800639e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80063a2:	d807      	bhi.n	80063b4 <_printf_i+0x28>
 80063a4:	2f62      	cmp	r7, #98	; 0x62
 80063a6:	d80a      	bhi.n	80063be <_printf_i+0x32>
 80063a8:	2f00      	cmp	r7, #0
 80063aa:	f000 80d8 	beq.w	800655e <_printf_i+0x1d2>
 80063ae:	2f58      	cmp	r7, #88	; 0x58
 80063b0:	f000 80a3 	beq.w	80064fa <_printf_i+0x16e>
 80063b4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80063b8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80063bc:	e03a      	b.n	8006434 <_printf_i+0xa8>
 80063be:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80063c2:	2b15      	cmp	r3, #21
 80063c4:	d8f6      	bhi.n	80063b4 <_printf_i+0x28>
 80063c6:	a101      	add	r1, pc, #4	; (adr r1, 80063cc <_printf_i+0x40>)
 80063c8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80063cc:	08006425 	.word	0x08006425
 80063d0:	08006439 	.word	0x08006439
 80063d4:	080063b5 	.word	0x080063b5
 80063d8:	080063b5 	.word	0x080063b5
 80063dc:	080063b5 	.word	0x080063b5
 80063e0:	080063b5 	.word	0x080063b5
 80063e4:	08006439 	.word	0x08006439
 80063e8:	080063b5 	.word	0x080063b5
 80063ec:	080063b5 	.word	0x080063b5
 80063f0:	080063b5 	.word	0x080063b5
 80063f4:	080063b5 	.word	0x080063b5
 80063f8:	08006545 	.word	0x08006545
 80063fc:	08006469 	.word	0x08006469
 8006400:	08006527 	.word	0x08006527
 8006404:	080063b5 	.word	0x080063b5
 8006408:	080063b5 	.word	0x080063b5
 800640c:	08006567 	.word	0x08006567
 8006410:	080063b5 	.word	0x080063b5
 8006414:	08006469 	.word	0x08006469
 8006418:	080063b5 	.word	0x080063b5
 800641c:	080063b5 	.word	0x080063b5
 8006420:	0800652f 	.word	0x0800652f
 8006424:	682b      	ldr	r3, [r5, #0]
 8006426:	1d1a      	adds	r2, r3, #4
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	602a      	str	r2, [r5, #0]
 800642c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006430:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006434:	2301      	movs	r3, #1
 8006436:	e0a3      	b.n	8006580 <_printf_i+0x1f4>
 8006438:	6820      	ldr	r0, [r4, #0]
 800643a:	6829      	ldr	r1, [r5, #0]
 800643c:	0606      	lsls	r6, r0, #24
 800643e:	f101 0304 	add.w	r3, r1, #4
 8006442:	d50a      	bpl.n	800645a <_printf_i+0xce>
 8006444:	680e      	ldr	r6, [r1, #0]
 8006446:	602b      	str	r3, [r5, #0]
 8006448:	2e00      	cmp	r6, #0
 800644a:	da03      	bge.n	8006454 <_printf_i+0xc8>
 800644c:	232d      	movs	r3, #45	; 0x2d
 800644e:	4276      	negs	r6, r6
 8006450:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006454:	485e      	ldr	r0, [pc, #376]	; (80065d0 <_printf_i+0x244>)
 8006456:	230a      	movs	r3, #10
 8006458:	e019      	b.n	800648e <_printf_i+0x102>
 800645a:	680e      	ldr	r6, [r1, #0]
 800645c:	602b      	str	r3, [r5, #0]
 800645e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006462:	bf18      	it	ne
 8006464:	b236      	sxthne	r6, r6
 8006466:	e7ef      	b.n	8006448 <_printf_i+0xbc>
 8006468:	682b      	ldr	r3, [r5, #0]
 800646a:	6820      	ldr	r0, [r4, #0]
 800646c:	1d19      	adds	r1, r3, #4
 800646e:	6029      	str	r1, [r5, #0]
 8006470:	0601      	lsls	r1, r0, #24
 8006472:	d501      	bpl.n	8006478 <_printf_i+0xec>
 8006474:	681e      	ldr	r6, [r3, #0]
 8006476:	e002      	b.n	800647e <_printf_i+0xf2>
 8006478:	0646      	lsls	r6, r0, #25
 800647a:	d5fb      	bpl.n	8006474 <_printf_i+0xe8>
 800647c:	881e      	ldrh	r6, [r3, #0]
 800647e:	4854      	ldr	r0, [pc, #336]	; (80065d0 <_printf_i+0x244>)
 8006480:	2f6f      	cmp	r7, #111	; 0x6f
 8006482:	bf0c      	ite	eq
 8006484:	2308      	moveq	r3, #8
 8006486:	230a      	movne	r3, #10
 8006488:	2100      	movs	r1, #0
 800648a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800648e:	6865      	ldr	r5, [r4, #4]
 8006490:	60a5      	str	r5, [r4, #8]
 8006492:	2d00      	cmp	r5, #0
 8006494:	bfa2      	ittt	ge
 8006496:	6821      	ldrge	r1, [r4, #0]
 8006498:	f021 0104 	bicge.w	r1, r1, #4
 800649c:	6021      	strge	r1, [r4, #0]
 800649e:	b90e      	cbnz	r6, 80064a4 <_printf_i+0x118>
 80064a0:	2d00      	cmp	r5, #0
 80064a2:	d04d      	beq.n	8006540 <_printf_i+0x1b4>
 80064a4:	4615      	mov	r5, r2
 80064a6:	fbb6 f1f3 	udiv	r1, r6, r3
 80064aa:	fb03 6711 	mls	r7, r3, r1, r6
 80064ae:	5dc7      	ldrb	r7, [r0, r7]
 80064b0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80064b4:	4637      	mov	r7, r6
 80064b6:	42bb      	cmp	r3, r7
 80064b8:	460e      	mov	r6, r1
 80064ba:	d9f4      	bls.n	80064a6 <_printf_i+0x11a>
 80064bc:	2b08      	cmp	r3, #8
 80064be:	d10b      	bne.n	80064d8 <_printf_i+0x14c>
 80064c0:	6823      	ldr	r3, [r4, #0]
 80064c2:	07de      	lsls	r6, r3, #31
 80064c4:	d508      	bpl.n	80064d8 <_printf_i+0x14c>
 80064c6:	6923      	ldr	r3, [r4, #16]
 80064c8:	6861      	ldr	r1, [r4, #4]
 80064ca:	4299      	cmp	r1, r3
 80064cc:	bfde      	ittt	le
 80064ce:	2330      	movle	r3, #48	; 0x30
 80064d0:	f805 3c01 	strble.w	r3, [r5, #-1]
 80064d4:	f105 35ff 	addle.w	r5, r5, #4294967295
 80064d8:	1b52      	subs	r2, r2, r5
 80064da:	6122      	str	r2, [r4, #16]
 80064dc:	f8cd a000 	str.w	sl, [sp]
 80064e0:	464b      	mov	r3, r9
 80064e2:	aa03      	add	r2, sp, #12
 80064e4:	4621      	mov	r1, r4
 80064e6:	4640      	mov	r0, r8
 80064e8:	f7ff fee2 	bl	80062b0 <_printf_common>
 80064ec:	3001      	adds	r0, #1
 80064ee:	d14c      	bne.n	800658a <_printf_i+0x1fe>
 80064f0:	f04f 30ff 	mov.w	r0, #4294967295
 80064f4:	b004      	add	sp, #16
 80064f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80064fa:	4835      	ldr	r0, [pc, #212]	; (80065d0 <_printf_i+0x244>)
 80064fc:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8006500:	6829      	ldr	r1, [r5, #0]
 8006502:	6823      	ldr	r3, [r4, #0]
 8006504:	f851 6b04 	ldr.w	r6, [r1], #4
 8006508:	6029      	str	r1, [r5, #0]
 800650a:	061d      	lsls	r5, r3, #24
 800650c:	d514      	bpl.n	8006538 <_printf_i+0x1ac>
 800650e:	07df      	lsls	r7, r3, #31
 8006510:	bf44      	itt	mi
 8006512:	f043 0320 	orrmi.w	r3, r3, #32
 8006516:	6023      	strmi	r3, [r4, #0]
 8006518:	b91e      	cbnz	r6, 8006522 <_printf_i+0x196>
 800651a:	6823      	ldr	r3, [r4, #0]
 800651c:	f023 0320 	bic.w	r3, r3, #32
 8006520:	6023      	str	r3, [r4, #0]
 8006522:	2310      	movs	r3, #16
 8006524:	e7b0      	b.n	8006488 <_printf_i+0xfc>
 8006526:	6823      	ldr	r3, [r4, #0]
 8006528:	f043 0320 	orr.w	r3, r3, #32
 800652c:	6023      	str	r3, [r4, #0]
 800652e:	2378      	movs	r3, #120	; 0x78
 8006530:	4828      	ldr	r0, [pc, #160]	; (80065d4 <_printf_i+0x248>)
 8006532:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006536:	e7e3      	b.n	8006500 <_printf_i+0x174>
 8006538:	0659      	lsls	r1, r3, #25
 800653a:	bf48      	it	mi
 800653c:	b2b6      	uxthmi	r6, r6
 800653e:	e7e6      	b.n	800650e <_printf_i+0x182>
 8006540:	4615      	mov	r5, r2
 8006542:	e7bb      	b.n	80064bc <_printf_i+0x130>
 8006544:	682b      	ldr	r3, [r5, #0]
 8006546:	6826      	ldr	r6, [r4, #0]
 8006548:	6961      	ldr	r1, [r4, #20]
 800654a:	1d18      	adds	r0, r3, #4
 800654c:	6028      	str	r0, [r5, #0]
 800654e:	0635      	lsls	r5, r6, #24
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	d501      	bpl.n	8006558 <_printf_i+0x1cc>
 8006554:	6019      	str	r1, [r3, #0]
 8006556:	e002      	b.n	800655e <_printf_i+0x1d2>
 8006558:	0670      	lsls	r0, r6, #25
 800655a:	d5fb      	bpl.n	8006554 <_printf_i+0x1c8>
 800655c:	8019      	strh	r1, [r3, #0]
 800655e:	2300      	movs	r3, #0
 8006560:	6123      	str	r3, [r4, #16]
 8006562:	4615      	mov	r5, r2
 8006564:	e7ba      	b.n	80064dc <_printf_i+0x150>
 8006566:	682b      	ldr	r3, [r5, #0]
 8006568:	1d1a      	adds	r2, r3, #4
 800656a:	602a      	str	r2, [r5, #0]
 800656c:	681d      	ldr	r5, [r3, #0]
 800656e:	6862      	ldr	r2, [r4, #4]
 8006570:	2100      	movs	r1, #0
 8006572:	4628      	mov	r0, r5
 8006574:	f7f9 fe4c 	bl	8000210 <memchr>
 8006578:	b108      	cbz	r0, 800657e <_printf_i+0x1f2>
 800657a:	1b40      	subs	r0, r0, r5
 800657c:	6060      	str	r0, [r4, #4]
 800657e:	6863      	ldr	r3, [r4, #4]
 8006580:	6123      	str	r3, [r4, #16]
 8006582:	2300      	movs	r3, #0
 8006584:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006588:	e7a8      	b.n	80064dc <_printf_i+0x150>
 800658a:	6923      	ldr	r3, [r4, #16]
 800658c:	462a      	mov	r2, r5
 800658e:	4649      	mov	r1, r9
 8006590:	4640      	mov	r0, r8
 8006592:	47d0      	blx	sl
 8006594:	3001      	adds	r0, #1
 8006596:	d0ab      	beq.n	80064f0 <_printf_i+0x164>
 8006598:	6823      	ldr	r3, [r4, #0]
 800659a:	079b      	lsls	r3, r3, #30
 800659c:	d413      	bmi.n	80065c6 <_printf_i+0x23a>
 800659e:	68e0      	ldr	r0, [r4, #12]
 80065a0:	9b03      	ldr	r3, [sp, #12]
 80065a2:	4298      	cmp	r0, r3
 80065a4:	bfb8      	it	lt
 80065a6:	4618      	movlt	r0, r3
 80065a8:	e7a4      	b.n	80064f4 <_printf_i+0x168>
 80065aa:	2301      	movs	r3, #1
 80065ac:	4632      	mov	r2, r6
 80065ae:	4649      	mov	r1, r9
 80065b0:	4640      	mov	r0, r8
 80065b2:	47d0      	blx	sl
 80065b4:	3001      	adds	r0, #1
 80065b6:	d09b      	beq.n	80064f0 <_printf_i+0x164>
 80065b8:	3501      	adds	r5, #1
 80065ba:	68e3      	ldr	r3, [r4, #12]
 80065bc:	9903      	ldr	r1, [sp, #12]
 80065be:	1a5b      	subs	r3, r3, r1
 80065c0:	42ab      	cmp	r3, r5
 80065c2:	dcf2      	bgt.n	80065aa <_printf_i+0x21e>
 80065c4:	e7eb      	b.n	800659e <_printf_i+0x212>
 80065c6:	2500      	movs	r5, #0
 80065c8:	f104 0619 	add.w	r6, r4, #25
 80065cc:	e7f5      	b.n	80065ba <_printf_i+0x22e>
 80065ce:	bf00      	nop
 80065d0:	08008846 	.word	0x08008846
 80065d4:	08008857 	.word	0x08008857

080065d8 <iprintf>:
 80065d8:	b40f      	push	{r0, r1, r2, r3}
 80065da:	4b0a      	ldr	r3, [pc, #40]	; (8006604 <iprintf+0x2c>)
 80065dc:	b513      	push	{r0, r1, r4, lr}
 80065de:	681c      	ldr	r4, [r3, #0]
 80065e0:	b124      	cbz	r4, 80065ec <iprintf+0x14>
 80065e2:	69a3      	ldr	r3, [r4, #24]
 80065e4:	b913      	cbnz	r3, 80065ec <iprintf+0x14>
 80065e6:	4620      	mov	r0, r4
 80065e8:	f000 fee0 	bl	80073ac <__sinit>
 80065ec:	ab05      	add	r3, sp, #20
 80065ee:	9a04      	ldr	r2, [sp, #16]
 80065f0:	68a1      	ldr	r1, [r4, #8]
 80065f2:	9301      	str	r3, [sp, #4]
 80065f4:	4620      	mov	r0, r4
 80065f6:	f001 fc2b 	bl	8007e50 <_vfiprintf_r>
 80065fa:	b002      	add	sp, #8
 80065fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006600:	b004      	add	sp, #16
 8006602:	4770      	bx	lr
 8006604:	20000024 	.word	0x20000024

08006608 <quorem>:
 8006608:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800660c:	6903      	ldr	r3, [r0, #16]
 800660e:	690c      	ldr	r4, [r1, #16]
 8006610:	42a3      	cmp	r3, r4
 8006612:	4607      	mov	r7, r0
 8006614:	f2c0 8081 	blt.w	800671a <quorem+0x112>
 8006618:	3c01      	subs	r4, #1
 800661a:	f101 0814 	add.w	r8, r1, #20
 800661e:	f100 0514 	add.w	r5, r0, #20
 8006622:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006626:	9301      	str	r3, [sp, #4]
 8006628:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800662c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006630:	3301      	adds	r3, #1
 8006632:	429a      	cmp	r2, r3
 8006634:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006638:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800663c:	fbb2 f6f3 	udiv	r6, r2, r3
 8006640:	d331      	bcc.n	80066a6 <quorem+0x9e>
 8006642:	f04f 0e00 	mov.w	lr, #0
 8006646:	4640      	mov	r0, r8
 8006648:	46ac      	mov	ip, r5
 800664a:	46f2      	mov	sl, lr
 800664c:	f850 2b04 	ldr.w	r2, [r0], #4
 8006650:	b293      	uxth	r3, r2
 8006652:	fb06 e303 	mla	r3, r6, r3, lr
 8006656:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800665a:	b29b      	uxth	r3, r3
 800665c:	ebaa 0303 	sub.w	r3, sl, r3
 8006660:	f8dc a000 	ldr.w	sl, [ip]
 8006664:	0c12      	lsrs	r2, r2, #16
 8006666:	fa13 f38a 	uxtah	r3, r3, sl
 800666a:	fb06 e202 	mla	r2, r6, r2, lr
 800666e:	9300      	str	r3, [sp, #0]
 8006670:	9b00      	ldr	r3, [sp, #0]
 8006672:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006676:	b292      	uxth	r2, r2
 8006678:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800667c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006680:	f8bd 3000 	ldrh.w	r3, [sp]
 8006684:	4581      	cmp	r9, r0
 8006686:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800668a:	f84c 3b04 	str.w	r3, [ip], #4
 800668e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006692:	d2db      	bcs.n	800664c <quorem+0x44>
 8006694:	f855 300b 	ldr.w	r3, [r5, fp]
 8006698:	b92b      	cbnz	r3, 80066a6 <quorem+0x9e>
 800669a:	9b01      	ldr	r3, [sp, #4]
 800669c:	3b04      	subs	r3, #4
 800669e:	429d      	cmp	r5, r3
 80066a0:	461a      	mov	r2, r3
 80066a2:	d32e      	bcc.n	8006702 <quorem+0xfa>
 80066a4:	613c      	str	r4, [r7, #16]
 80066a6:	4638      	mov	r0, r7
 80066a8:	f001 f9b0 	bl	8007a0c <__mcmp>
 80066ac:	2800      	cmp	r0, #0
 80066ae:	db24      	blt.n	80066fa <quorem+0xf2>
 80066b0:	3601      	adds	r6, #1
 80066b2:	4628      	mov	r0, r5
 80066b4:	f04f 0c00 	mov.w	ip, #0
 80066b8:	f858 2b04 	ldr.w	r2, [r8], #4
 80066bc:	f8d0 e000 	ldr.w	lr, [r0]
 80066c0:	b293      	uxth	r3, r2
 80066c2:	ebac 0303 	sub.w	r3, ip, r3
 80066c6:	0c12      	lsrs	r2, r2, #16
 80066c8:	fa13 f38e 	uxtah	r3, r3, lr
 80066cc:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80066d0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80066d4:	b29b      	uxth	r3, r3
 80066d6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80066da:	45c1      	cmp	r9, r8
 80066dc:	f840 3b04 	str.w	r3, [r0], #4
 80066e0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80066e4:	d2e8      	bcs.n	80066b8 <quorem+0xb0>
 80066e6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80066ea:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80066ee:	b922      	cbnz	r2, 80066fa <quorem+0xf2>
 80066f0:	3b04      	subs	r3, #4
 80066f2:	429d      	cmp	r5, r3
 80066f4:	461a      	mov	r2, r3
 80066f6:	d30a      	bcc.n	800670e <quorem+0x106>
 80066f8:	613c      	str	r4, [r7, #16]
 80066fa:	4630      	mov	r0, r6
 80066fc:	b003      	add	sp, #12
 80066fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006702:	6812      	ldr	r2, [r2, #0]
 8006704:	3b04      	subs	r3, #4
 8006706:	2a00      	cmp	r2, #0
 8006708:	d1cc      	bne.n	80066a4 <quorem+0x9c>
 800670a:	3c01      	subs	r4, #1
 800670c:	e7c7      	b.n	800669e <quorem+0x96>
 800670e:	6812      	ldr	r2, [r2, #0]
 8006710:	3b04      	subs	r3, #4
 8006712:	2a00      	cmp	r2, #0
 8006714:	d1f0      	bne.n	80066f8 <quorem+0xf0>
 8006716:	3c01      	subs	r4, #1
 8006718:	e7eb      	b.n	80066f2 <quorem+0xea>
 800671a:	2000      	movs	r0, #0
 800671c:	e7ee      	b.n	80066fc <quorem+0xf4>
	...

08006720 <_dtoa_r>:
 8006720:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006724:	ed2d 8b04 	vpush	{d8-d9}
 8006728:	ec57 6b10 	vmov	r6, r7, d0
 800672c:	b093      	sub	sp, #76	; 0x4c
 800672e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006730:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8006734:	9106      	str	r1, [sp, #24]
 8006736:	ee10 aa10 	vmov	sl, s0
 800673a:	4604      	mov	r4, r0
 800673c:	9209      	str	r2, [sp, #36]	; 0x24
 800673e:	930c      	str	r3, [sp, #48]	; 0x30
 8006740:	46bb      	mov	fp, r7
 8006742:	b975      	cbnz	r5, 8006762 <_dtoa_r+0x42>
 8006744:	2010      	movs	r0, #16
 8006746:	f000 fed7 	bl	80074f8 <malloc>
 800674a:	4602      	mov	r2, r0
 800674c:	6260      	str	r0, [r4, #36]	; 0x24
 800674e:	b920      	cbnz	r0, 800675a <_dtoa_r+0x3a>
 8006750:	4ba7      	ldr	r3, [pc, #668]	; (80069f0 <_dtoa_r+0x2d0>)
 8006752:	21ea      	movs	r1, #234	; 0xea
 8006754:	48a7      	ldr	r0, [pc, #668]	; (80069f4 <_dtoa_r+0x2d4>)
 8006756:	f001 fdd1 	bl	80082fc <__assert_func>
 800675a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800675e:	6005      	str	r5, [r0, #0]
 8006760:	60c5      	str	r5, [r0, #12]
 8006762:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006764:	6819      	ldr	r1, [r3, #0]
 8006766:	b151      	cbz	r1, 800677e <_dtoa_r+0x5e>
 8006768:	685a      	ldr	r2, [r3, #4]
 800676a:	604a      	str	r2, [r1, #4]
 800676c:	2301      	movs	r3, #1
 800676e:	4093      	lsls	r3, r2
 8006770:	608b      	str	r3, [r1, #8]
 8006772:	4620      	mov	r0, r4
 8006774:	f000 ff08 	bl	8007588 <_Bfree>
 8006778:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800677a:	2200      	movs	r2, #0
 800677c:	601a      	str	r2, [r3, #0]
 800677e:	1e3b      	subs	r3, r7, #0
 8006780:	bfaa      	itet	ge
 8006782:	2300      	movge	r3, #0
 8006784:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8006788:	f8c8 3000 	strge.w	r3, [r8]
 800678c:	4b9a      	ldr	r3, [pc, #616]	; (80069f8 <_dtoa_r+0x2d8>)
 800678e:	bfbc      	itt	lt
 8006790:	2201      	movlt	r2, #1
 8006792:	f8c8 2000 	strlt.w	r2, [r8]
 8006796:	ea33 030b 	bics.w	r3, r3, fp
 800679a:	d11b      	bne.n	80067d4 <_dtoa_r+0xb4>
 800679c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800679e:	f242 730f 	movw	r3, #9999	; 0x270f
 80067a2:	6013      	str	r3, [r2, #0]
 80067a4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80067a8:	4333      	orrs	r3, r6
 80067aa:	f000 8592 	beq.w	80072d2 <_dtoa_r+0xbb2>
 80067ae:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80067b0:	b963      	cbnz	r3, 80067cc <_dtoa_r+0xac>
 80067b2:	4b92      	ldr	r3, [pc, #584]	; (80069fc <_dtoa_r+0x2dc>)
 80067b4:	e022      	b.n	80067fc <_dtoa_r+0xdc>
 80067b6:	4b92      	ldr	r3, [pc, #584]	; (8006a00 <_dtoa_r+0x2e0>)
 80067b8:	9301      	str	r3, [sp, #4]
 80067ba:	3308      	adds	r3, #8
 80067bc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80067be:	6013      	str	r3, [r2, #0]
 80067c0:	9801      	ldr	r0, [sp, #4]
 80067c2:	b013      	add	sp, #76	; 0x4c
 80067c4:	ecbd 8b04 	vpop	{d8-d9}
 80067c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80067cc:	4b8b      	ldr	r3, [pc, #556]	; (80069fc <_dtoa_r+0x2dc>)
 80067ce:	9301      	str	r3, [sp, #4]
 80067d0:	3303      	adds	r3, #3
 80067d2:	e7f3      	b.n	80067bc <_dtoa_r+0x9c>
 80067d4:	2200      	movs	r2, #0
 80067d6:	2300      	movs	r3, #0
 80067d8:	4650      	mov	r0, sl
 80067da:	4659      	mov	r1, fp
 80067dc:	f7fa f98c 	bl	8000af8 <__aeabi_dcmpeq>
 80067e0:	ec4b ab19 	vmov	d9, sl, fp
 80067e4:	4680      	mov	r8, r0
 80067e6:	b158      	cbz	r0, 8006800 <_dtoa_r+0xe0>
 80067e8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80067ea:	2301      	movs	r3, #1
 80067ec:	6013      	str	r3, [r2, #0]
 80067ee:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	f000 856b 	beq.w	80072cc <_dtoa_r+0xbac>
 80067f6:	4883      	ldr	r0, [pc, #524]	; (8006a04 <_dtoa_r+0x2e4>)
 80067f8:	6018      	str	r0, [r3, #0]
 80067fa:	1e43      	subs	r3, r0, #1
 80067fc:	9301      	str	r3, [sp, #4]
 80067fe:	e7df      	b.n	80067c0 <_dtoa_r+0xa0>
 8006800:	ec4b ab10 	vmov	d0, sl, fp
 8006804:	aa10      	add	r2, sp, #64	; 0x40
 8006806:	a911      	add	r1, sp, #68	; 0x44
 8006808:	4620      	mov	r0, r4
 800680a:	f001 f9a5 	bl	8007b58 <__d2b>
 800680e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8006812:	ee08 0a10 	vmov	s16, r0
 8006816:	2d00      	cmp	r5, #0
 8006818:	f000 8084 	beq.w	8006924 <_dtoa_r+0x204>
 800681c:	ee19 3a90 	vmov	r3, s19
 8006820:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006824:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8006828:	4656      	mov	r6, sl
 800682a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800682e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8006832:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8006836:	4b74      	ldr	r3, [pc, #464]	; (8006a08 <_dtoa_r+0x2e8>)
 8006838:	2200      	movs	r2, #0
 800683a:	4630      	mov	r0, r6
 800683c:	4639      	mov	r1, r7
 800683e:	f7f9 fd3b 	bl	80002b8 <__aeabi_dsub>
 8006842:	a365      	add	r3, pc, #404	; (adr r3, 80069d8 <_dtoa_r+0x2b8>)
 8006844:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006848:	f7f9 feee 	bl	8000628 <__aeabi_dmul>
 800684c:	a364      	add	r3, pc, #400	; (adr r3, 80069e0 <_dtoa_r+0x2c0>)
 800684e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006852:	f7f9 fd33 	bl	80002bc <__adddf3>
 8006856:	4606      	mov	r6, r0
 8006858:	4628      	mov	r0, r5
 800685a:	460f      	mov	r7, r1
 800685c:	f7f9 fe7a 	bl	8000554 <__aeabi_i2d>
 8006860:	a361      	add	r3, pc, #388	; (adr r3, 80069e8 <_dtoa_r+0x2c8>)
 8006862:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006866:	f7f9 fedf 	bl	8000628 <__aeabi_dmul>
 800686a:	4602      	mov	r2, r0
 800686c:	460b      	mov	r3, r1
 800686e:	4630      	mov	r0, r6
 8006870:	4639      	mov	r1, r7
 8006872:	f7f9 fd23 	bl	80002bc <__adddf3>
 8006876:	4606      	mov	r6, r0
 8006878:	460f      	mov	r7, r1
 800687a:	f7fa f985 	bl	8000b88 <__aeabi_d2iz>
 800687e:	2200      	movs	r2, #0
 8006880:	9000      	str	r0, [sp, #0]
 8006882:	2300      	movs	r3, #0
 8006884:	4630      	mov	r0, r6
 8006886:	4639      	mov	r1, r7
 8006888:	f7fa f940 	bl	8000b0c <__aeabi_dcmplt>
 800688c:	b150      	cbz	r0, 80068a4 <_dtoa_r+0x184>
 800688e:	9800      	ldr	r0, [sp, #0]
 8006890:	f7f9 fe60 	bl	8000554 <__aeabi_i2d>
 8006894:	4632      	mov	r2, r6
 8006896:	463b      	mov	r3, r7
 8006898:	f7fa f92e 	bl	8000af8 <__aeabi_dcmpeq>
 800689c:	b910      	cbnz	r0, 80068a4 <_dtoa_r+0x184>
 800689e:	9b00      	ldr	r3, [sp, #0]
 80068a0:	3b01      	subs	r3, #1
 80068a2:	9300      	str	r3, [sp, #0]
 80068a4:	9b00      	ldr	r3, [sp, #0]
 80068a6:	2b16      	cmp	r3, #22
 80068a8:	d85a      	bhi.n	8006960 <_dtoa_r+0x240>
 80068aa:	9a00      	ldr	r2, [sp, #0]
 80068ac:	4b57      	ldr	r3, [pc, #348]	; (8006a0c <_dtoa_r+0x2ec>)
 80068ae:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80068b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068b6:	ec51 0b19 	vmov	r0, r1, d9
 80068ba:	f7fa f927 	bl	8000b0c <__aeabi_dcmplt>
 80068be:	2800      	cmp	r0, #0
 80068c0:	d050      	beq.n	8006964 <_dtoa_r+0x244>
 80068c2:	9b00      	ldr	r3, [sp, #0]
 80068c4:	3b01      	subs	r3, #1
 80068c6:	9300      	str	r3, [sp, #0]
 80068c8:	2300      	movs	r3, #0
 80068ca:	930b      	str	r3, [sp, #44]	; 0x2c
 80068cc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80068ce:	1b5d      	subs	r5, r3, r5
 80068d0:	1e6b      	subs	r3, r5, #1
 80068d2:	9305      	str	r3, [sp, #20]
 80068d4:	bf45      	ittet	mi
 80068d6:	f1c5 0301 	rsbmi	r3, r5, #1
 80068da:	9304      	strmi	r3, [sp, #16]
 80068dc:	2300      	movpl	r3, #0
 80068de:	2300      	movmi	r3, #0
 80068e0:	bf4c      	ite	mi
 80068e2:	9305      	strmi	r3, [sp, #20]
 80068e4:	9304      	strpl	r3, [sp, #16]
 80068e6:	9b00      	ldr	r3, [sp, #0]
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	db3d      	blt.n	8006968 <_dtoa_r+0x248>
 80068ec:	9b05      	ldr	r3, [sp, #20]
 80068ee:	9a00      	ldr	r2, [sp, #0]
 80068f0:	920a      	str	r2, [sp, #40]	; 0x28
 80068f2:	4413      	add	r3, r2
 80068f4:	9305      	str	r3, [sp, #20]
 80068f6:	2300      	movs	r3, #0
 80068f8:	9307      	str	r3, [sp, #28]
 80068fa:	9b06      	ldr	r3, [sp, #24]
 80068fc:	2b09      	cmp	r3, #9
 80068fe:	f200 8089 	bhi.w	8006a14 <_dtoa_r+0x2f4>
 8006902:	2b05      	cmp	r3, #5
 8006904:	bfc4      	itt	gt
 8006906:	3b04      	subgt	r3, #4
 8006908:	9306      	strgt	r3, [sp, #24]
 800690a:	9b06      	ldr	r3, [sp, #24]
 800690c:	f1a3 0302 	sub.w	r3, r3, #2
 8006910:	bfcc      	ite	gt
 8006912:	2500      	movgt	r5, #0
 8006914:	2501      	movle	r5, #1
 8006916:	2b03      	cmp	r3, #3
 8006918:	f200 8087 	bhi.w	8006a2a <_dtoa_r+0x30a>
 800691c:	e8df f003 	tbb	[pc, r3]
 8006920:	59383a2d 	.word	0x59383a2d
 8006924:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8006928:	441d      	add	r5, r3
 800692a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800692e:	2b20      	cmp	r3, #32
 8006930:	bfc1      	itttt	gt
 8006932:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006936:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800693a:	fa0b f303 	lslgt.w	r3, fp, r3
 800693e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8006942:	bfda      	itte	le
 8006944:	f1c3 0320 	rsble	r3, r3, #32
 8006948:	fa06 f003 	lslle.w	r0, r6, r3
 800694c:	4318      	orrgt	r0, r3
 800694e:	f7f9 fdf1 	bl	8000534 <__aeabi_ui2d>
 8006952:	2301      	movs	r3, #1
 8006954:	4606      	mov	r6, r0
 8006956:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800695a:	3d01      	subs	r5, #1
 800695c:	930e      	str	r3, [sp, #56]	; 0x38
 800695e:	e76a      	b.n	8006836 <_dtoa_r+0x116>
 8006960:	2301      	movs	r3, #1
 8006962:	e7b2      	b.n	80068ca <_dtoa_r+0x1aa>
 8006964:	900b      	str	r0, [sp, #44]	; 0x2c
 8006966:	e7b1      	b.n	80068cc <_dtoa_r+0x1ac>
 8006968:	9b04      	ldr	r3, [sp, #16]
 800696a:	9a00      	ldr	r2, [sp, #0]
 800696c:	1a9b      	subs	r3, r3, r2
 800696e:	9304      	str	r3, [sp, #16]
 8006970:	4253      	negs	r3, r2
 8006972:	9307      	str	r3, [sp, #28]
 8006974:	2300      	movs	r3, #0
 8006976:	930a      	str	r3, [sp, #40]	; 0x28
 8006978:	e7bf      	b.n	80068fa <_dtoa_r+0x1da>
 800697a:	2300      	movs	r3, #0
 800697c:	9308      	str	r3, [sp, #32]
 800697e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006980:	2b00      	cmp	r3, #0
 8006982:	dc55      	bgt.n	8006a30 <_dtoa_r+0x310>
 8006984:	2301      	movs	r3, #1
 8006986:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800698a:	461a      	mov	r2, r3
 800698c:	9209      	str	r2, [sp, #36]	; 0x24
 800698e:	e00c      	b.n	80069aa <_dtoa_r+0x28a>
 8006990:	2301      	movs	r3, #1
 8006992:	e7f3      	b.n	800697c <_dtoa_r+0x25c>
 8006994:	2300      	movs	r3, #0
 8006996:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006998:	9308      	str	r3, [sp, #32]
 800699a:	9b00      	ldr	r3, [sp, #0]
 800699c:	4413      	add	r3, r2
 800699e:	9302      	str	r3, [sp, #8]
 80069a0:	3301      	adds	r3, #1
 80069a2:	2b01      	cmp	r3, #1
 80069a4:	9303      	str	r3, [sp, #12]
 80069a6:	bfb8      	it	lt
 80069a8:	2301      	movlt	r3, #1
 80069aa:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80069ac:	2200      	movs	r2, #0
 80069ae:	6042      	str	r2, [r0, #4]
 80069b0:	2204      	movs	r2, #4
 80069b2:	f102 0614 	add.w	r6, r2, #20
 80069b6:	429e      	cmp	r6, r3
 80069b8:	6841      	ldr	r1, [r0, #4]
 80069ba:	d93d      	bls.n	8006a38 <_dtoa_r+0x318>
 80069bc:	4620      	mov	r0, r4
 80069be:	f000 fda3 	bl	8007508 <_Balloc>
 80069c2:	9001      	str	r0, [sp, #4]
 80069c4:	2800      	cmp	r0, #0
 80069c6:	d13b      	bne.n	8006a40 <_dtoa_r+0x320>
 80069c8:	4b11      	ldr	r3, [pc, #68]	; (8006a10 <_dtoa_r+0x2f0>)
 80069ca:	4602      	mov	r2, r0
 80069cc:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80069d0:	e6c0      	b.n	8006754 <_dtoa_r+0x34>
 80069d2:	2301      	movs	r3, #1
 80069d4:	e7df      	b.n	8006996 <_dtoa_r+0x276>
 80069d6:	bf00      	nop
 80069d8:	636f4361 	.word	0x636f4361
 80069dc:	3fd287a7 	.word	0x3fd287a7
 80069e0:	8b60c8b3 	.word	0x8b60c8b3
 80069e4:	3fc68a28 	.word	0x3fc68a28
 80069e8:	509f79fb 	.word	0x509f79fb
 80069ec:	3fd34413 	.word	0x3fd34413
 80069f0:	08008875 	.word	0x08008875
 80069f4:	0800888c 	.word	0x0800888c
 80069f8:	7ff00000 	.word	0x7ff00000
 80069fc:	08008871 	.word	0x08008871
 8006a00:	08008868 	.word	0x08008868
 8006a04:	08008845 	.word	0x08008845
 8006a08:	3ff80000 	.word	0x3ff80000
 8006a0c:	080089e0 	.word	0x080089e0
 8006a10:	080088e7 	.word	0x080088e7
 8006a14:	2501      	movs	r5, #1
 8006a16:	2300      	movs	r3, #0
 8006a18:	9306      	str	r3, [sp, #24]
 8006a1a:	9508      	str	r5, [sp, #32]
 8006a1c:	f04f 33ff 	mov.w	r3, #4294967295
 8006a20:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006a24:	2200      	movs	r2, #0
 8006a26:	2312      	movs	r3, #18
 8006a28:	e7b0      	b.n	800698c <_dtoa_r+0x26c>
 8006a2a:	2301      	movs	r3, #1
 8006a2c:	9308      	str	r3, [sp, #32]
 8006a2e:	e7f5      	b.n	8006a1c <_dtoa_r+0x2fc>
 8006a30:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006a32:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006a36:	e7b8      	b.n	80069aa <_dtoa_r+0x28a>
 8006a38:	3101      	adds	r1, #1
 8006a3a:	6041      	str	r1, [r0, #4]
 8006a3c:	0052      	lsls	r2, r2, #1
 8006a3e:	e7b8      	b.n	80069b2 <_dtoa_r+0x292>
 8006a40:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006a42:	9a01      	ldr	r2, [sp, #4]
 8006a44:	601a      	str	r2, [r3, #0]
 8006a46:	9b03      	ldr	r3, [sp, #12]
 8006a48:	2b0e      	cmp	r3, #14
 8006a4a:	f200 809d 	bhi.w	8006b88 <_dtoa_r+0x468>
 8006a4e:	2d00      	cmp	r5, #0
 8006a50:	f000 809a 	beq.w	8006b88 <_dtoa_r+0x468>
 8006a54:	9b00      	ldr	r3, [sp, #0]
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	dd32      	ble.n	8006ac0 <_dtoa_r+0x3a0>
 8006a5a:	4ab7      	ldr	r2, [pc, #732]	; (8006d38 <_dtoa_r+0x618>)
 8006a5c:	f003 030f 	and.w	r3, r3, #15
 8006a60:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006a64:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006a68:	9b00      	ldr	r3, [sp, #0]
 8006a6a:	05d8      	lsls	r0, r3, #23
 8006a6c:	ea4f 1723 	mov.w	r7, r3, asr #4
 8006a70:	d516      	bpl.n	8006aa0 <_dtoa_r+0x380>
 8006a72:	4bb2      	ldr	r3, [pc, #712]	; (8006d3c <_dtoa_r+0x61c>)
 8006a74:	ec51 0b19 	vmov	r0, r1, d9
 8006a78:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006a7c:	f7f9 fefe 	bl	800087c <__aeabi_ddiv>
 8006a80:	f007 070f 	and.w	r7, r7, #15
 8006a84:	4682      	mov	sl, r0
 8006a86:	468b      	mov	fp, r1
 8006a88:	2503      	movs	r5, #3
 8006a8a:	4eac      	ldr	r6, [pc, #688]	; (8006d3c <_dtoa_r+0x61c>)
 8006a8c:	b957      	cbnz	r7, 8006aa4 <_dtoa_r+0x384>
 8006a8e:	4642      	mov	r2, r8
 8006a90:	464b      	mov	r3, r9
 8006a92:	4650      	mov	r0, sl
 8006a94:	4659      	mov	r1, fp
 8006a96:	f7f9 fef1 	bl	800087c <__aeabi_ddiv>
 8006a9a:	4682      	mov	sl, r0
 8006a9c:	468b      	mov	fp, r1
 8006a9e:	e028      	b.n	8006af2 <_dtoa_r+0x3d2>
 8006aa0:	2502      	movs	r5, #2
 8006aa2:	e7f2      	b.n	8006a8a <_dtoa_r+0x36a>
 8006aa4:	07f9      	lsls	r1, r7, #31
 8006aa6:	d508      	bpl.n	8006aba <_dtoa_r+0x39a>
 8006aa8:	4640      	mov	r0, r8
 8006aaa:	4649      	mov	r1, r9
 8006aac:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006ab0:	f7f9 fdba 	bl	8000628 <__aeabi_dmul>
 8006ab4:	3501      	adds	r5, #1
 8006ab6:	4680      	mov	r8, r0
 8006ab8:	4689      	mov	r9, r1
 8006aba:	107f      	asrs	r7, r7, #1
 8006abc:	3608      	adds	r6, #8
 8006abe:	e7e5      	b.n	8006a8c <_dtoa_r+0x36c>
 8006ac0:	f000 809b 	beq.w	8006bfa <_dtoa_r+0x4da>
 8006ac4:	9b00      	ldr	r3, [sp, #0]
 8006ac6:	4f9d      	ldr	r7, [pc, #628]	; (8006d3c <_dtoa_r+0x61c>)
 8006ac8:	425e      	negs	r6, r3
 8006aca:	4b9b      	ldr	r3, [pc, #620]	; (8006d38 <_dtoa_r+0x618>)
 8006acc:	f006 020f 	and.w	r2, r6, #15
 8006ad0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006ad4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ad8:	ec51 0b19 	vmov	r0, r1, d9
 8006adc:	f7f9 fda4 	bl	8000628 <__aeabi_dmul>
 8006ae0:	1136      	asrs	r6, r6, #4
 8006ae2:	4682      	mov	sl, r0
 8006ae4:	468b      	mov	fp, r1
 8006ae6:	2300      	movs	r3, #0
 8006ae8:	2502      	movs	r5, #2
 8006aea:	2e00      	cmp	r6, #0
 8006aec:	d17a      	bne.n	8006be4 <_dtoa_r+0x4c4>
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d1d3      	bne.n	8006a9a <_dtoa_r+0x37a>
 8006af2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	f000 8082 	beq.w	8006bfe <_dtoa_r+0x4de>
 8006afa:	4b91      	ldr	r3, [pc, #580]	; (8006d40 <_dtoa_r+0x620>)
 8006afc:	2200      	movs	r2, #0
 8006afe:	4650      	mov	r0, sl
 8006b00:	4659      	mov	r1, fp
 8006b02:	f7fa f803 	bl	8000b0c <__aeabi_dcmplt>
 8006b06:	2800      	cmp	r0, #0
 8006b08:	d079      	beq.n	8006bfe <_dtoa_r+0x4de>
 8006b0a:	9b03      	ldr	r3, [sp, #12]
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d076      	beq.n	8006bfe <_dtoa_r+0x4de>
 8006b10:	9b02      	ldr	r3, [sp, #8]
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	dd36      	ble.n	8006b84 <_dtoa_r+0x464>
 8006b16:	9b00      	ldr	r3, [sp, #0]
 8006b18:	4650      	mov	r0, sl
 8006b1a:	4659      	mov	r1, fp
 8006b1c:	1e5f      	subs	r7, r3, #1
 8006b1e:	2200      	movs	r2, #0
 8006b20:	4b88      	ldr	r3, [pc, #544]	; (8006d44 <_dtoa_r+0x624>)
 8006b22:	f7f9 fd81 	bl	8000628 <__aeabi_dmul>
 8006b26:	9e02      	ldr	r6, [sp, #8]
 8006b28:	4682      	mov	sl, r0
 8006b2a:	468b      	mov	fp, r1
 8006b2c:	3501      	adds	r5, #1
 8006b2e:	4628      	mov	r0, r5
 8006b30:	f7f9 fd10 	bl	8000554 <__aeabi_i2d>
 8006b34:	4652      	mov	r2, sl
 8006b36:	465b      	mov	r3, fp
 8006b38:	f7f9 fd76 	bl	8000628 <__aeabi_dmul>
 8006b3c:	4b82      	ldr	r3, [pc, #520]	; (8006d48 <_dtoa_r+0x628>)
 8006b3e:	2200      	movs	r2, #0
 8006b40:	f7f9 fbbc 	bl	80002bc <__adddf3>
 8006b44:	46d0      	mov	r8, sl
 8006b46:	46d9      	mov	r9, fp
 8006b48:	4682      	mov	sl, r0
 8006b4a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8006b4e:	2e00      	cmp	r6, #0
 8006b50:	d158      	bne.n	8006c04 <_dtoa_r+0x4e4>
 8006b52:	4b7e      	ldr	r3, [pc, #504]	; (8006d4c <_dtoa_r+0x62c>)
 8006b54:	2200      	movs	r2, #0
 8006b56:	4640      	mov	r0, r8
 8006b58:	4649      	mov	r1, r9
 8006b5a:	f7f9 fbad 	bl	80002b8 <__aeabi_dsub>
 8006b5e:	4652      	mov	r2, sl
 8006b60:	465b      	mov	r3, fp
 8006b62:	4680      	mov	r8, r0
 8006b64:	4689      	mov	r9, r1
 8006b66:	f7f9 ffef 	bl	8000b48 <__aeabi_dcmpgt>
 8006b6a:	2800      	cmp	r0, #0
 8006b6c:	f040 8295 	bne.w	800709a <_dtoa_r+0x97a>
 8006b70:	4652      	mov	r2, sl
 8006b72:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8006b76:	4640      	mov	r0, r8
 8006b78:	4649      	mov	r1, r9
 8006b7a:	f7f9 ffc7 	bl	8000b0c <__aeabi_dcmplt>
 8006b7e:	2800      	cmp	r0, #0
 8006b80:	f040 8289 	bne.w	8007096 <_dtoa_r+0x976>
 8006b84:	ec5b ab19 	vmov	sl, fp, d9
 8006b88:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	f2c0 8148 	blt.w	8006e20 <_dtoa_r+0x700>
 8006b90:	9a00      	ldr	r2, [sp, #0]
 8006b92:	2a0e      	cmp	r2, #14
 8006b94:	f300 8144 	bgt.w	8006e20 <_dtoa_r+0x700>
 8006b98:	4b67      	ldr	r3, [pc, #412]	; (8006d38 <_dtoa_r+0x618>)
 8006b9a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006b9e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006ba2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ba4:	2b00      	cmp	r3, #0
 8006ba6:	f280 80d5 	bge.w	8006d54 <_dtoa_r+0x634>
 8006baa:	9b03      	ldr	r3, [sp, #12]
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	f300 80d1 	bgt.w	8006d54 <_dtoa_r+0x634>
 8006bb2:	f040 826f 	bne.w	8007094 <_dtoa_r+0x974>
 8006bb6:	4b65      	ldr	r3, [pc, #404]	; (8006d4c <_dtoa_r+0x62c>)
 8006bb8:	2200      	movs	r2, #0
 8006bba:	4640      	mov	r0, r8
 8006bbc:	4649      	mov	r1, r9
 8006bbe:	f7f9 fd33 	bl	8000628 <__aeabi_dmul>
 8006bc2:	4652      	mov	r2, sl
 8006bc4:	465b      	mov	r3, fp
 8006bc6:	f7f9 ffb5 	bl	8000b34 <__aeabi_dcmpge>
 8006bca:	9e03      	ldr	r6, [sp, #12]
 8006bcc:	4637      	mov	r7, r6
 8006bce:	2800      	cmp	r0, #0
 8006bd0:	f040 8245 	bne.w	800705e <_dtoa_r+0x93e>
 8006bd4:	9d01      	ldr	r5, [sp, #4]
 8006bd6:	2331      	movs	r3, #49	; 0x31
 8006bd8:	f805 3b01 	strb.w	r3, [r5], #1
 8006bdc:	9b00      	ldr	r3, [sp, #0]
 8006bde:	3301      	adds	r3, #1
 8006be0:	9300      	str	r3, [sp, #0]
 8006be2:	e240      	b.n	8007066 <_dtoa_r+0x946>
 8006be4:	07f2      	lsls	r2, r6, #31
 8006be6:	d505      	bpl.n	8006bf4 <_dtoa_r+0x4d4>
 8006be8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006bec:	f7f9 fd1c 	bl	8000628 <__aeabi_dmul>
 8006bf0:	3501      	adds	r5, #1
 8006bf2:	2301      	movs	r3, #1
 8006bf4:	1076      	asrs	r6, r6, #1
 8006bf6:	3708      	adds	r7, #8
 8006bf8:	e777      	b.n	8006aea <_dtoa_r+0x3ca>
 8006bfa:	2502      	movs	r5, #2
 8006bfc:	e779      	b.n	8006af2 <_dtoa_r+0x3d2>
 8006bfe:	9f00      	ldr	r7, [sp, #0]
 8006c00:	9e03      	ldr	r6, [sp, #12]
 8006c02:	e794      	b.n	8006b2e <_dtoa_r+0x40e>
 8006c04:	9901      	ldr	r1, [sp, #4]
 8006c06:	4b4c      	ldr	r3, [pc, #304]	; (8006d38 <_dtoa_r+0x618>)
 8006c08:	4431      	add	r1, r6
 8006c0a:	910d      	str	r1, [sp, #52]	; 0x34
 8006c0c:	9908      	ldr	r1, [sp, #32]
 8006c0e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8006c12:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006c16:	2900      	cmp	r1, #0
 8006c18:	d043      	beq.n	8006ca2 <_dtoa_r+0x582>
 8006c1a:	494d      	ldr	r1, [pc, #308]	; (8006d50 <_dtoa_r+0x630>)
 8006c1c:	2000      	movs	r0, #0
 8006c1e:	f7f9 fe2d 	bl	800087c <__aeabi_ddiv>
 8006c22:	4652      	mov	r2, sl
 8006c24:	465b      	mov	r3, fp
 8006c26:	f7f9 fb47 	bl	80002b8 <__aeabi_dsub>
 8006c2a:	9d01      	ldr	r5, [sp, #4]
 8006c2c:	4682      	mov	sl, r0
 8006c2e:	468b      	mov	fp, r1
 8006c30:	4649      	mov	r1, r9
 8006c32:	4640      	mov	r0, r8
 8006c34:	f7f9 ffa8 	bl	8000b88 <__aeabi_d2iz>
 8006c38:	4606      	mov	r6, r0
 8006c3a:	f7f9 fc8b 	bl	8000554 <__aeabi_i2d>
 8006c3e:	4602      	mov	r2, r0
 8006c40:	460b      	mov	r3, r1
 8006c42:	4640      	mov	r0, r8
 8006c44:	4649      	mov	r1, r9
 8006c46:	f7f9 fb37 	bl	80002b8 <__aeabi_dsub>
 8006c4a:	3630      	adds	r6, #48	; 0x30
 8006c4c:	f805 6b01 	strb.w	r6, [r5], #1
 8006c50:	4652      	mov	r2, sl
 8006c52:	465b      	mov	r3, fp
 8006c54:	4680      	mov	r8, r0
 8006c56:	4689      	mov	r9, r1
 8006c58:	f7f9 ff58 	bl	8000b0c <__aeabi_dcmplt>
 8006c5c:	2800      	cmp	r0, #0
 8006c5e:	d163      	bne.n	8006d28 <_dtoa_r+0x608>
 8006c60:	4642      	mov	r2, r8
 8006c62:	464b      	mov	r3, r9
 8006c64:	4936      	ldr	r1, [pc, #216]	; (8006d40 <_dtoa_r+0x620>)
 8006c66:	2000      	movs	r0, #0
 8006c68:	f7f9 fb26 	bl	80002b8 <__aeabi_dsub>
 8006c6c:	4652      	mov	r2, sl
 8006c6e:	465b      	mov	r3, fp
 8006c70:	f7f9 ff4c 	bl	8000b0c <__aeabi_dcmplt>
 8006c74:	2800      	cmp	r0, #0
 8006c76:	f040 80b5 	bne.w	8006de4 <_dtoa_r+0x6c4>
 8006c7a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006c7c:	429d      	cmp	r5, r3
 8006c7e:	d081      	beq.n	8006b84 <_dtoa_r+0x464>
 8006c80:	4b30      	ldr	r3, [pc, #192]	; (8006d44 <_dtoa_r+0x624>)
 8006c82:	2200      	movs	r2, #0
 8006c84:	4650      	mov	r0, sl
 8006c86:	4659      	mov	r1, fp
 8006c88:	f7f9 fcce 	bl	8000628 <__aeabi_dmul>
 8006c8c:	4b2d      	ldr	r3, [pc, #180]	; (8006d44 <_dtoa_r+0x624>)
 8006c8e:	4682      	mov	sl, r0
 8006c90:	468b      	mov	fp, r1
 8006c92:	4640      	mov	r0, r8
 8006c94:	4649      	mov	r1, r9
 8006c96:	2200      	movs	r2, #0
 8006c98:	f7f9 fcc6 	bl	8000628 <__aeabi_dmul>
 8006c9c:	4680      	mov	r8, r0
 8006c9e:	4689      	mov	r9, r1
 8006ca0:	e7c6      	b.n	8006c30 <_dtoa_r+0x510>
 8006ca2:	4650      	mov	r0, sl
 8006ca4:	4659      	mov	r1, fp
 8006ca6:	f7f9 fcbf 	bl	8000628 <__aeabi_dmul>
 8006caa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006cac:	9d01      	ldr	r5, [sp, #4]
 8006cae:	930f      	str	r3, [sp, #60]	; 0x3c
 8006cb0:	4682      	mov	sl, r0
 8006cb2:	468b      	mov	fp, r1
 8006cb4:	4649      	mov	r1, r9
 8006cb6:	4640      	mov	r0, r8
 8006cb8:	f7f9 ff66 	bl	8000b88 <__aeabi_d2iz>
 8006cbc:	4606      	mov	r6, r0
 8006cbe:	f7f9 fc49 	bl	8000554 <__aeabi_i2d>
 8006cc2:	3630      	adds	r6, #48	; 0x30
 8006cc4:	4602      	mov	r2, r0
 8006cc6:	460b      	mov	r3, r1
 8006cc8:	4640      	mov	r0, r8
 8006cca:	4649      	mov	r1, r9
 8006ccc:	f7f9 faf4 	bl	80002b8 <__aeabi_dsub>
 8006cd0:	f805 6b01 	strb.w	r6, [r5], #1
 8006cd4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006cd6:	429d      	cmp	r5, r3
 8006cd8:	4680      	mov	r8, r0
 8006cda:	4689      	mov	r9, r1
 8006cdc:	f04f 0200 	mov.w	r2, #0
 8006ce0:	d124      	bne.n	8006d2c <_dtoa_r+0x60c>
 8006ce2:	4b1b      	ldr	r3, [pc, #108]	; (8006d50 <_dtoa_r+0x630>)
 8006ce4:	4650      	mov	r0, sl
 8006ce6:	4659      	mov	r1, fp
 8006ce8:	f7f9 fae8 	bl	80002bc <__adddf3>
 8006cec:	4602      	mov	r2, r0
 8006cee:	460b      	mov	r3, r1
 8006cf0:	4640      	mov	r0, r8
 8006cf2:	4649      	mov	r1, r9
 8006cf4:	f7f9 ff28 	bl	8000b48 <__aeabi_dcmpgt>
 8006cf8:	2800      	cmp	r0, #0
 8006cfa:	d173      	bne.n	8006de4 <_dtoa_r+0x6c4>
 8006cfc:	4652      	mov	r2, sl
 8006cfe:	465b      	mov	r3, fp
 8006d00:	4913      	ldr	r1, [pc, #76]	; (8006d50 <_dtoa_r+0x630>)
 8006d02:	2000      	movs	r0, #0
 8006d04:	f7f9 fad8 	bl	80002b8 <__aeabi_dsub>
 8006d08:	4602      	mov	r2, r0
 8006d0a:	460b      	mov	r3, r1
 8006d0c:	4640      	mov	r0, r8
 8006d0e:	4649      	mov	r1, r9
 8006d10:	f7f9 fefc 	bl	8000b0c <__aeabi_dcmplt>
 8006d14:	2800      	cmp	r0, #0
 8006d16:	f43f af35 	beq.w	8006b84 <_dtoa_r+0x464>
 8006d1a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8006d1c:	1e6b      	subs	r3, r5, #1
 8006d1e:	930f      	str	r3, [sp, #60]	; 0x3c
 8006d20:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006d24:	2b30      	cmp	r3, #48	; 0x30
 8006d26:	d0f8      	beq.n	8006d1a <_dtoa_r+0x5fa>
 8006d28:	9700      	str	r7, [sp, #0]
 8006d2a:	e049      	b.n	8006dc0 <_dtoa_r+0x6a0>
 8006d2c:	4b05      	ldr	r3, [pc, #20]	; (8006d44 <_dtoa_r+0x624>)
 8006d2e:	f7f9 fc7b 	bl	8000628 <__aeabi_dmul>
 8006d32:	4680      	mov	r8, r0
 8006d34:	4689      	mov	r9, r1
 8006d36:	e7bd      	b.n	8006cb4 <_dtoa_r+0x594>
 8006d38:	080089e0 	.word	0x080089e0
 8006d3c:	080089b8 	.word	0x080089b8
 8006d40:	3ff00000 	.word	0x3ff00000
 8006d44:	40240000 	.word	0x40240000
 8006d48:	401c0000 	.word	0x401c0000
 8006d4c:	40140000 	.word	0x40140000
 8006d50:	3fe00000 	.word	0x3fe00000
 8006d54:	9d01      	ldr	r5, [sp, #4]
 8006d56:	4656      	mov	r6, sl
 8006d58:	465f      	mov	r7, fp
 8006d5a:	4642      	mov	r2, r8
 8006d5c:	464b      	mov	r3, r9
 8006d5e:	4630      	mov	r0, r6
 8006d60:	4639      	mov	r1, r7
 8006d62:	f7f9 fd8b 	bl	800087c <__aeabi_ddiv>
 8006d66:	f7f9 ff0f 	bl	8000b88 <__aeabi_d2iz>
 8006d6a:	4682      	mov	sl, r0
 8006d6c:	f7f9 fbf2 	bl	8000554 <__aeabi_i2d>
 8006d70:	4642      	mov	r2, r8
 8006d72:	464b      	mov	r3, r9
 8006d74:	f7f9 fc58 	bl	8000628 <__aeabi_dmul>
 8006d78:	4602      	mov	r2, r0
 8006d7a:	460b      	mov	r3, r1
 8006d7c:	4630      	mov	r0, r6
 8006d7e:	4639      	mov	r1, r7
 8006d80:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8006d84:	f7f9 fa98 	bl	80002b8 <__aeabi_dsub>
 8006d88:	f805 6b01 	strb.w	r6, [r5], #1
 8006d8c:	9e01      	ldr	r6, [sp, #4]
 8006d8e:	9f03      	ldr	r7, [sp, #12]
 8006d90:	1bae      	subs	r6, r5, r6
 8006d92:	42b7      	cmp	r7, r6
 8006d94:	4602      	mov	r2, r0
 8006d96:	460b      	mov	r3, r1
 8006d98:	d135      	bne.n	8006e06 <_dtoa_r+0x6e6>
 8006d9a:	f7f9 fa8f 	bl	80002bc <__adddf3>
 8006d9e:	4642      	mov	r2, r8
 8006da0:	464b      	mov	r3, r9
 8006da2:	4606      	mov	r6, r0
 8006da4:	460f      	mov	r7, r1
 8006da6:	f7f9 fecf 	bl	8000b48 <__aeabi_dcmpgt>
 8006daa:	b9d0      	cbnz	r0, 8006de2 <_dtoa_r+0x6c2>
 8006dac:	4642      	mov	r2, r8
 8006dae:	464b      	mov	r3, r9
 8006db0:	4630      	mov	r0, r6
 8006db2:	4639      	mov	r1, r7
 8006db4:	f7f9 fea0 	bl	8000af8 <__aeabi_dcmpeq>
 8006db8:	b110      	cbz	r0, 8006dc0 <_dtoa_r+0x6a0>
 8006dba:	f01a 0f01 	tst.w	sl, #1
 8006dbe:	d110      	bne.n	8006de2 <_dtoa_r+0x6c2>
 8006dc0:	4620      	mov	r0, r4
 8006dc2:	ee18 1a10 	vmov	r1, s16
 8006dc6:	f000 fbdf 	bl	8007588 <_Bfree>
 8006dca:	2300      	movs	r3, #0
 8006dcc:	9800      	ldr	r0, [sp, #0]
 8006dce:	702b      	strb	r3, [r5, #0]
 8006dd0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006dd2:	3001      	adds	r0, #1
 8006dd4:	6018      	str	r0, [r3, #0]
 8006dd6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	f43f acf1 	beq.w	80067c0 <_dtoa_r+0xa0>
 8006dde:	601d      	str	r5, [r3, #0]
 8006de0:	e4ee      	b.n	80067c0 <_dtoa_r+0xa0>
 8006de2:	9f00      	ldr	r7, [sp, #0]
 8006de4:	462b      	mov	r3, r5
 8006de6:	461d      	mov	r5, r3
 8006de8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006dec:	2a39      	cmp	r2, #57	; 0x39
 8006dee:	d106      	bne.n	8006dfe <_dtoa_r+0x6de>
 8006df0:	9a01      	ldr	r2, [sp, #4]
 8006df2:	429a      	cmp	r2, r3
 8006df4:	d1f7      	bne.n	8006de6 <_dtoa_r+0x6c6>
 8006df6:	9901      	ldr	r1, [sp, #4]
 8006df8:	2230      	movs	r2, #48	; 0x30
 8006dfa:	3701      	adds	r7, #1
 8006dfc:	700a      	strb	r2, [r1, #0]
 8006dfe:	781a      	ldrb	r2, [r3, #0]
 8006e00:	3201      	adds	r2, #1
 8006e02:	701a      	strb	r2, [r3, #0]
 8006e04:	e790      	b.n	8006d28 <_dtoa_r+0x608>
 8006e06:	4ba6      	ldr	r3, [pc, #664]	; (80070a0 <_dtoa_r+0x980>)
 8006e08:	2200      	movs	r2, #0
 8006e0a:	f7f9 fc0d 	bl	8000628 <__aeabi_dmul>
 8006e0e:	2200      	movs	r2, #0
 8006e10:	2300      	movs	r3, #0
 8006e12:	4606      	mov	r6, r0
 8006e14:	460f      	mov	r7, r1
 8006e16:	f7f9 fe6f 	bl	8000af8 <__aeabi_dcmpeq>
 8006e1a:	2800      	cmp	r0, #0
 8006e1c:	d09d      	beq.n	8006d5a <_dtoa_r+0x63a>
 8006e1e:	e7cf      	b.n	8006dc0 <_dtoa_r+0x6a0>
 8006e20:	9a08      	ldr	r2, [sp, #32]
 8006e22:	2a00      	cmp	r2, #0
 8006e24:	f000 80d7 	beq.w	8006fd6 <_dtoa_r+0x8b6>
 8006e28:	9a06      	ldr	r2, [sp, #24]
 8006e2a:	2a01      	cmp	r2, #1
 8006e2c:	f300 80ba 	bgt.w	8006fa4 <_dtoa_r+0x884>
 8006e30:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006e32:	2a00      	cmp	r2, #0
 8006e34:	f000 80b2 	beq.w	8006f9c <_dtoa_r+0x87c>
 8006e38:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006e3c:	9e07      	ldr	r6, [sp, #28]
 8006e3e:	9d04      	ldr	r5, [sp, #16]
 8006e40:	9a04      	ldr	r2, [sp, #16]
 8006e42:	441a      	add	r2, r3
 8006e44:	9204      	str	r2, [sp, #16]
 8006e46:	9a05      	ldr	r2, [sp, #20]
 8006e48:	2101      	movs	r1, #1
 8006e4a:	441a      	add	r2, r3
 8006e4c:	4620      	mov	r0, r4
 8006e4e:	9205      	str	r2, [sp, #20]
 8006e50:	f000 fc52 	bl	80076f8 <__i2b>
 8006e54:	4607      	mov	r7, r0
 8006e56:	2d00      	cmp	r5, #0
 8006e58:	dd0c      	ble.n	8006e74 <_dtoa_r+0x754>
 8006e5a:	9b05      	ldr	r3, [sp, #20]
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	dd09      	ble.n	8006e74 <_dtoa_r+0x754>
 8006e60:	42ab      	cmp	r3, r5
 8006e62:	9a04      	ldr	r2, [sp, #16]
 8006e64:	bfa8      	it	ge
 8006e66:	462b      	movge	r3, r5
 8006e68:	1ad2      	subs	r2, r2, r3
 8006e6a:	9204      	str	r2, [sp, #16]
 8006e6c:	9a05      	ldr	r2, [sp, #20]
 8006e6e:	1aed      	subs	r5, r5, r3
 8006e70:	1ad3      	subs	r3, r2, r3
 8006e72:	9305      	str	r3, [sp, #20]
 8006e74:	9b07      	ldr	r3, [sp, #28]
 8006e76:	b31b      	cbz	r3, 8006ec0 <_dtoa_r+0x7a0>
 8006e78:	9b08      	ldr	r3, [sp, #32]
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	f000 80af 	beq.w	8006fde <_dtoa_r+0x8be>
 8006e80:	2e00      	cmp	r6, #0
 8006e82:	dd13      	ble.n	8006eac <_dtoa_r+0x78c>
 8006e84:	4639      	mov	r1, r7
 8006e86:	4632      	mov	r2, r6
 8006e88:	4620      	mov	r0, r4
 8006e8a:	f000 fcf5 	bl	8007878 <__pow5mult>
 8006e8e:	ee18 2a10 	vmov	r2, s16
 8006e92:	4601      	mov	r1, r0
 8006e94:	4607      	mov	r7, r0
 8006e96:	4620      	mov	r0, r4
 8006e98:	f000 fc44 	bl	8007724 <__multiply>
 8006e9c:	ee18 1a10 	vmov	r1, s16
 8006ea0:	4680      	mov	r8, r0
 8006ea2:	4620      	mov	r0, r4
 8006ea4:	f000 fb70 	bl	8007588 <_Bfree>
 8006ea8:	ee08 8a10 	vmov	s16, r8
 8006eac:	9b07      	ldr	r3, [sp, #28]
 8006eae:	1b9a      	subs	r2, r3, r6
 8006eb0:	d006      	beq.n	8006ec0 <_dtoa_r+0x7a0>
 8006eb2:	ee18 1a10 	vmov	r1, s16
 8006eb6:	4620      	mov	r0, r4
 8006eb8:	f000 fcde 	bl	8007878 <__pow5mult>
 8006ebc:	ee08 0a10 	vmov	s16, r0
 8006ec0:	2101      	movs	r1, #1
 8006ec2:	4620      	mov	r0, r4
 8006ec4:	f000 fc18 	bl	80076f8 <__i2b>
 8006ec8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	4606      	mov	r6, r0
 8006ece:	f340 8088 	ble.w	8006fe2 <_dtoa_r+0x8c2>
 8006ed2:	461a      	mov	r2, r3
 8006ed4:	4601      	mov	r1, r0
 8006ed6:	4620      	mov	r0, r4
 8006ed8:	f000 fcce 	bl	8007878 <__pow5mult>
 8006edc:	9b06      	ldr	r3, [sp, #24]
 8006ede:	2b01      	cmp	r3, #1
 8006ee0:	4606      	mov	r6, r0
 8006ee2:	f340 8081 	ble.w	8006fe8 <_dtoa_r+0x8c8>
 8006ee6:	f04f 0800 	mov.w	r8, #0
 8006eea:	6933      	ldr	r3, [r6, #16]
 8006eec:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8006ef0:	6918      	ldr	r0, [r3, #16]
 8006ef2:	f000 fbb1 	bl	8007658 <__hi0bits>
 8006ef6:	f1c0 0020 	rsb	r0, r0, #32
 8006efa:	9b05      	ldr	r3, [sp, #20]
 8006efc:	4418      	add	r0, r3
 8006efe:	f010 001f 	ands.w	r0, r0, #31
 8006f02:	f000 8092 	beq.w	800702a <_dtoa_r+0x90a>
 8006f06:	f1c0 0320 	rsb	r3, r0, #32
 8006f0a:	2b04      	cmp	r3, #4
 8006f0c:	f340 808a 	ble.w	8007024 <_dtoa_r+0x904>
 8006f10:	f1c0 001c 	rsb	r0, r0, #28
 8006f14:	9b04      	ldr	r3, [sp, #16]
 8006f16:	4403      	add	r3, r0
 8006f18:	9304      	str	r3, [sp, #16]
 8006f1a:	9b05      	ldr	r3, [sp, #20]
 8006f1c:	4403      	add	r3, r0
 8006f1e:	4405      	add	r5, r0
 8006f20:	9305      	str	r3, [sp, #20]
 8006f22:	9b04      	ldr	r3, [sp, #16]
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	dd07      	ble.n	8006f38 <_dtoa_r+0x818>
 8006f28:	ee18 1a10 	vmov	r1, s16
 8006f2c:	461a      	mov	r2, r3
 8006f2e:	4620      	mov	r0, r4
 8006f30:	f000 fcfc 	bl	800792c <__lshift>
 8006f34:	ee08 0a10 	vmov	s16, r0
 8006f38:	9b05      	ldr	r3, [sp, #20]
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	dd05      	ble.n	8006f4a <_dtoa_r+0x82a>
 8006f3e:	4631      	mov	r1, r6
 8006f40:	461a      	mov	r2, r3
 8006f42:	4620      	mov	r0, r4
 8006f44:	f000 fcf2 	bl	800792c <__lshift>
 8006f48:	4606      	mov	r6, r0
 8006f4a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d06e      	beq.n	800702e <_dtoa_r+0x90e>
 8006f50:	ee18 0a10 	vmov	r0, s16
 8006f54:	4631      	mov	r1, r6
 8006f56:	f000 fd59 	bl	8007a0c <__mcmp>
 8006f5a:	2800      	cmp	r0, #0
 8006f5c:	da67      	bge.n	800702e <_dtoa_r+0x90e>
 8006f5e:	9b00      	ldr	r3, [sp, #0]
 8006f60:	3b01      	subs	r3, #1
 8006f62:	ee18 1a10 	vmov	r1, s16
 8006f66:	9300      	str	r3, [sp, #0]
 8006f68:	220a      	movs	r2, #10
 8006f6a:	2300      	movs	r3, #0
 8006f6c:	4620      	mov	r0, r4
 8006f6e:	f000 fb2d 	bl	80075cc <__multadd>
 8006f72:	9b08      	ldr	r3, [sp, #32]
 8006f74:	ee08 0a10 	vmov	s16, r0
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	f000 81b1 	beq.w	80072e0 <_dtoa_r+0xbc0>
 8006f7e:	2300      	movs	r3, #0
 8006f80:	4639      	mov	r1, r7
 8006f82:	220a      	movs	r2, #10
 8006f84:	4620      	mov	r0, r4
 8006f86:	f000 fb21 	bl	80075cc <__multadd>
 8006f8a:	9b02      	ldr	r3, [sp, #8]
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	4607      	mov	r7, r0
 8006f90:	f300 808e 	bgt.w	80070b0 <_dtoa_r+0x990>
 8006f94:	9b06      	ldr	r3, [sp, #24]
 8006f96:	2b02      	cmp	r3, #2
 8006f98:	dc51      	bgt.n	800703e <_dtoa_r+0x91e>
 8006f9a:	e089      	b.n	80070b0 <_dtoa_r+0x990>
 8006f9c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006f9e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006fa2:	e74b      	b.n	8006e3c <_dtoa_r+0x71c>
 8006fa4:	9b03      	ldr	r3, [sp, #12]
 8006fa6:	1e5e      	subs	r6, r3, #1
 8006fa8:	9b07      	ldr	r3, [sp, #28]
 8006faa:	42b3      	cmp	r3, r6
 8006fac:	bfbf      	itttt	lt
 8006fae:	9b07      	ldrlt	r3, [sp, #28]
 8006fb0:	9607      	strlt	r6, [sp, #28]
 8006fb2:	1af2      	sublt	r2, r6, r3
 8006fb4:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8006fb6:	bfb6      	itet	lt
 8006fb8:	189b      	addlt	r3, r3, r2
 8006fba:	1b9e      	subge	r6, r3, r6
 8006fbc:	930a      	strlt	r3, [sp, #40]	; 0x28
 8006fbe:	9b03      	ldr	r3, [sp, #12]
 8006fc0:	bfb8      	it	lt
 8006fc2:	2600      	movlt	r6, #0
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	bfb7      	itett	lt
 8006fc8:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8006fcc:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8006fd0:	1a9d      	sublt	r5, r3, r2
 8006fd2:	2300      	movlt	r3, #0
 8006fd4:	e734      	b.n	8006e40 <_dtoa_r+0x720>
 8006fd6:	9e07      	ldr	r6, [sp, #28]
 8006fd8:	9d04      	ldr	r5, [sp, #16]
 8006fda:	9f08      	ldr	r7, [sp, #32]
 8006fdc:	e73b      	b.n	8006e56 <_dtoa_r+0x736>
 8006fde:	9a07      	ldr	r2, [sp, #28]
 8006fe0:	e767      	b.n	8006eb2 <_dtoa_r+0x792>
 8006fe2:	9b06      	ldr	r3, [sp, #24]
 8006fe4:	2b01      	cmp	r3, #1
 8006fe6:	dc18      	bgt.n	800701a <_dtoa_r+0x8fa>
 8006fe8:	f1ba 0f00 	cmp.w	sl, #0
 8006fec:	d115      	bne.n	800701a <_dtoa_r+0x8fa>
 8006fee:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006ff2:	b993      	cbnz	r3, 800701a <_dtoa_r+0x8fa>
 8006ff4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8006ff8:	0d1b      	lsrs	r3, r3, #20
 8006ffa:	051b      	lsls	r3, r3, #20
 8006ffc:	b183      	cbz	r3, 8007020 <_dtoa_r+0x900>
 8006ffe:	9b04      	ldr	r3, [sp, #16]
 8007000:	3301      	adds	r3, #1
 8007002:	9304      	str	r3, [sp, #16]
 8007004:	9b05      	ldr	r3, [sp, #20]
 8007006:	3301      	adds	r3, #1
 8007008:	9305      	str	r3, [sp, #20]
 800700a:	f04f 0801 	mov.w	r8, #1
 800700e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007010:	2b00      	cmp	r3, #0
 8007012:	f47f af6a 	bne.w	8006eea <_dtoa_r+0x7ca>
 8007016:	2001      	movs	r0, #1
 8007018:	e76f      	b.n	8006efa <_dtoa_r+0x7da>
 800701a:	f04f 0800 	mov.w	r8, #0
 800701e:	e7f6      	b.n	800700e <_dtoa_r+0x8ee>
 8007020:	4698      	mov	r8, r3
 8007022:	e7f4      	b.n	800700e <_dtoa_r+0x8ee>
 8007024:	f43f af7d 	beq.w	8006f22 <_dtoa_r+0x802>
 8007028:	4618      	mov	r0, r3
 800702a:	301c      	adds	r0, #28
 800702c:	e772      	b.n	8006f14 <_dtoa_r+0x7f4>
 800702e:	9b03      	ldr	r3, [sp, #12]
 8007030:	2b00      	cmp	r3, #0
 8007032:	dc37      	bgt.n	80070a4 <_dtoa_r+0x984>
 8007034:	9b06      	ldr	r3, [sp, #24]
 8007036:	2b02      	cmp	r3, #2
 8007038:	dd34      	ble.n	80070a4 <_dtoa_r+0x984>
 800703a:	9b03      	ldr	r3, [sp, #12]
 800703c:	9302      	str	r3, [sp, #8]
 800703e:	9b02      	ldr	r3, [sp, #8]
 8007040:	b96b      	cbnz	r3, 800705e <_dtoa_r+0x93e>
 8007042:	4631      	mov	r1, r6
 8007044:	2205      	movs	r2, #5
 8007046:	4620      	mov	r0, r4
 8007048:	f000 fac0 	bl	80075cc <__multadd>
 800704c:	4601      	mov	r1, r0
 800704e:	4606      	mov	r6, r0
 8007050:	ee18 0a10 	vmov	r0, s16
 8007054:	f000 fcda 	bl	8007a0c <__mcmp>
 8007058:	2800      	cmp	r0, #0
 800705a:	f73f adbb 	bgt.w	8006bd4 <_dtoa_r+0x4b4>
 800705e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007060:	9d01      	ldr	r5, [sp, #4]
 8007062:	43db      	mvns	r3, r3
 8007064:	9300      	str	r3, [sp, #0]
 8007066:	f04f 0800 	mov.w	r8, #0
 800706a:	4631      	mov	r1, r6
 800706c:	4620      	mov	r0, r4
 800706e:	f000 fa8b 	bl	8007588 <_Bfree>
 8007072:	2f00      	cmp	r7, #0
 8007074:	f43f aea4 	beq.w	8006dc0 <_dtoa_r+0x6a0>
 8007078:	f1b8 0f00 	cmp.w	r8, #0
 800707c:	d005      	beq.n	800708a <_dtoa_r+0x96a>
 800707e:	45b8      	cmp	r8, r7
 8007080:	d003      	beq.n	800708a <_dtoa_r+0x96a>
 8007082:	4641      	mov	r1, r8
 8007084:	4620      	mov	r0, r4
 8007086:	f000 fa7f 	bl	8007588 <_Bfree>
 800708a:	4639      	mov	r1, r7
 800708c:	4620      	mov	r0, r4
 800708e:	f000 fa7b 	bl	8007588 <_Bfree>
 8007092:	e695      	b.n	8006dc0 <_dtoa_r+0x6a0>
 8007094:	2600      	movs	r6, #0
 8007096:	4637      	mov	r7, r6
 8007098:	e7e1      	b.n	800705e <_dtoa_r+0x93e>
 800709a:	9700      	str	r7, [sp, #0]
 800709c:	4637      	mov	r7, r6
 800709e:	e599      	b.n	8006bd4 <_dtoa_r+0x4b4>
 80070a0:	40240000 	.word	0x40240000
 80070a4:	9b08      	ldr	r3, [sp, #32]
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	f000 80ca 	beq.w	8007240 <_dtoa_r+0xb20>
 80070ac:	9b03      	ldr	r3, [sp, #12]
 80070ae:	9302      	str	r3, [sp, #8]
 80070b0:	2d00      	cmp	r5, #0
 80070b2:	dd05      	ble.n	80070c0 <_dtoa_r+0x9a0>
 80070b4:	4639      	mov	r1, r7
 80070b6:	462a      	mov	r2, r5
 80070b8:	4620      	mov	r0, r4
 80070ba:	f000 fc37 	bl	800792c <__lshift>
 80070be:	4607      	mov	r7, r0
 80070c0:	f1b8 0f00 	cmp.w	r8, #0
 80070c4:	d05b      	beq.n	800717e <_dtoa_r+0xa5e>
 80070c6:	6879      	ldr	r1, [r7, #4]
 80070c8:	4620      	mov	r0, r4
 80070ca:	f000 fa1d 	bl	8007508 <_Balloc>
 80070ce:	4605      	mov	r5, r0
 80070d0:	b928      	cbnz	r0, 80070de <_dtoa_r+0x9be>
 80070d2:	4b87      	ldr	r3, [pc, #540]	; (80072f0 <_dtoa_r+0xbd0>)
 80070d4:	4602      	mov	r2, r0
 80070d6:	f240 21ea 	movw	r1, #746	; 0x2ea
 80070da:	f7ff bb3b 	b.w	8006754 <_dtoa_r+0x34>
 80070de:	693a      	ldr	r2, [r7, #16]
 80070e0:	3202      	adds	r2, #2
 80070e2:	0092      	lsls	r2, r2, #2
 80070e4:	f107 010c 	add.w	r1, r7, #12
 80070e8:	300c      	adds	r0, #12
 80070ea:	f7fe fdf5 	bl	8005cd8 <memcpy>
 80070ee:	2201      	movs	r2, #1
 80070f0:	4629      	mov	r1, r5
 80070f2:	4620      	mov	r0, r4
 80070f4:	f000 fc1a 	bl	800792c <__lshift>
 80070f8:	9b01      	ldr	r3, [sp, #4]
 80070fa:	f103 0901 	add.w	r9, r3, #1
 80070fe:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8007102:	4413      	add	r3, r2
 8007104:	9305      	str	r3, [sp, #20]
 8007106:	f00a 0301 	and.w	r3, sl, #1
 800710a:	46b8      	mov	r8, r7
 800710c:	9304      	str	r3, [sp, #16]
 800710e:	4607      	mov	r7, r0
 8007110:	4631      	mov	r1, r6
 8007112:	ee18 0a10 	vmov	r0, s16
 8007116:	f7ff fa77 	bl	8006608 <quorem>
 800711a:	4641      	mov	r1, r8
 800711c:	9002      	str	r0, [sp, #8]
 800711e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8007122:	ee18 0a10 	vmov	r0, s16
 8007126:	f000 fc71 	bl	8007a0c <__mcmp>
 800712a:	463a      	mov	r2, r7
 800712c:	9003      	str	r0, [sp, #12]
 800712e:	4631      	mov	r1, r6
 8007130:	4620      	mov	r0, r4
 8007132:	f000 fc87 	bl	8007a44 <__mdiff>
 8007136:	68c2      	ldr	r2, [r0, #12]
 8007138:	f109 3bff 	add.w	fp, r9, #4294967295
 800713c:	4605      	mov	r5, r0
 800713e:	bb02      	cbnz	r2, 8007182 <_dtoa_r+0xa62>
 8007140:	4601      	mov	r1, r0
 8007142:	ee18 0a10 	vmov	r0, s16
 8007146:	f000 fc61 	bl	8007a0c <__mcmp>
 800714a:	4602      	mov	r2, r0
 800714c:	4629      	mov	r1, r5
 800714e:	4620      	mov	r0, r4
 8007150:	9207      	str	r2, [sp, #28]
 8007152:	f000 fa19 	bl	8007588 <_Bfree>
 8007156:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800715a:	ea43 0102 	orr.w	r1, r3, r2
 800715e:	9b04      	ldr	r3, [sp, #16]
 8007160:	430b      	orrs	r3, r1
 8007162:	464d      	mov	r5, r9
 8007164:	d10f      	bne.n	8007186 <_dtoa_r+0xa66>
 8007166:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800716a:	d02a      	beq.n	80071c2 <_dtoa_r+0xaa2>
 800716c:	9b03      	ldr	r3, [sp, #12]
 800716e:	2b00      	cmp	r3, #0
 8007170:	dd02      	ble.n	8007178 <_dtoa_r+0xa58>
 8007172:	9b02      	ldr	r3, [sp, #8]
 8007174:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8007178:	f88b a000 	strb.w	sl, [fp]
 800717c:	e775      	b.n	800706a <_dtoa_r+0x94a>
 800717e:	4638      	mov	r0, r7
 8007180:	e7ba      	b.n	80070f8 <_dtoa_r+0x9d8>
 8007182:	2201      	movs	r2, #1
 8007184:	e7e2      	b.n	800714c <_dtoa_r+0xa2c>
 8007186:	9b03      	ldr	r3, [sp, #12]
 8007188:	2b00      	cmp	r3, #0
 800718a:	db04      	blt.n	8007196 <_dtoa_r+0xa76>
 800718c:	9906      	ldr	r1, [sp, #24]
 800718e:	430b      	orrs	r3, r1
 8007190:	9904      	ldr	r1, [sp, #16]
 8007192:	430b      	orrs	r3, r1
 8007194:	d122      	bne.n	80071dc <_dtoa_r+0xabc>
 8007196:	2a00      	cmp	r2, #0
 8007198:	ddee      	ble.n	8007178 <_dtoa_r+0xa58>
 800719a:	ee18 1a10 	vmov	r1, s16
 800719e:	2201      	movs	r2, #1
 80071a0:	4620      	mov	r0, r4
 80071a2:	f000 fbc3 	bl	800792c <__lshift>
 80071a6:	4631      	mov	r1, r6
 80071a8:	ee08 0a10 	vmov	s16, r0
 80071ac:	f000 fc2e 	bl	8007a0c <__mcmp>
 80071b0:	2800      	cmp	r0, #0
 80071b2:	dc03      	bgt.n	80071bc <_dtoa_r+0xa9c>
 80071b4:	d1e0      	bne.n	8007178 <_dtoa_r+0xa58>
 80071b6:	f01a 0f01 	tst.w	sl, #1
 80071ba:	d0dd      	beq.n	8007178 <_dtoa_r+0xa58>
 80071bc:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80071c0:	d1d7      	bne.n	8007172 <_dtoa_r+0xa52>
 80071c2:	2339      	movs	r3, #57	; 0x39
 80071c4:	f88b 3000 	strb.w	r3, [fp]
 80071c8:	462b      	mov	r3, r5
 80071ca:	461d      	mov	r5, r3
 80071cc:	3b01      	subs	r3, #1
 80071ce:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80071d2:	2a39      	cmp	r2, #57	; 0x39
 80071d4:	d071      	beq.n	80072ba <_dtoa_r+0xb9a>
 80071d6:	3201      	adds	r2, #1
 80071d8:	701a      	strb	r2, [r3, #0]
 80071da:	e746      	b.n	800706a <_dtoa_r+0x94a>
 80071dc:	2a00      	cmp	r2, #0
 80071de:	dd07      	ble.n	80071f0 <_dtoa_r+0xad0>
 80071e0:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80071e4:	d0ed      	beq.n	80071c2 <_dtoa_r+0xaa2>
 80071e6:	f10a 0301 	add.w	r3, sl, #1
 80071ea:	f88b 3000 	strb.w	r3, [fp]
 80071ee:	e73c      	b.n	800706a <_dtoa_r+0x94a>
 80071f0:	9b05      	ldr	r3, [sp, #20]
 80071f2:	f809 ac01 	strb.w	sl, [r9, #-1]
 80071f6:	4599      	cmp	r9, r3
 80071f8:	d047      	beq.n	800728a <_dtoa_r+0xb6a>
 80071fa:	ee18 1a10 	vmov	r1, s16
 80071fe:	2300      	movs	r3, #0
 8007200:	220a      	movs	r2, #10
 8007202:	4620      	mov	r0, r4
 8007204:	f000 f9e2 	bl	80075cc <__multadd>
 8007208:	45b8      	cmp	r8, r7
 800720a:	ee08 0a10 	vmov	s16, r0
 800720e:	f04f 0300 	mov.w	r3, #0
 8007212:	f04f 020a 	mov.w	r2, #10
 8007216:	4641      	mov	r1, r8
 8007218:	4620      	mov	r0, r4
 800721a:	d106      	bne.n	800722a <_dtoa_r+0xb0a>
 800721c:	f000 f9d6 	bl	80075cc <__multadd>
 8007220:	4680      	mov	r8, r0
 8007222:	4607      	mov	r7, r0
 8007224:	f109 0901 	add.w	r9, r9, #1
 8007228:	e772      	b.n	8007110 <_dtoa_r+0x9f0>
 800722a:	f000 f9cf 	bl	80075cc <__multadd>
 800722e:	4639      	mov	r1, r7
 8007230:	4680      	mov	r8, r0
 8007232:	2300      	movs	r3, #0
 8007234:	220a      	movs	r2, #10
 8007236:	4620      	mov	r0, r4
 8007238:	f000 f9c8 	bl	80075cc <__multadd>
 800723c:	4607      	mov	r7, r0
 800723e:	e7f1      	b.n	8007224 <_dtoa_r+0xb04>
 8007240:	9b03      	ldr	r3, [sp, #12]
 8007242:	9302      	str	r3, [sp, #8]
 8007244:	9d01      	ldr	r5, [sp, #4]
 8007246:	ee18 0a10 	vmov	r0, s16
 800724a:	4631      	mov	r1, r6
 800724c:	f7ff f9dc 	bl	8006608 <quorem>
 8007250:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8007254:	9b01      	ldr	r3, [sp, #4]
 8007256:	f805 ab01 	strb.w	sl, [r5], #1
 800725a:	1aea      	subs	r2, r5, r3
 800725c:	9b02      	ldr	r3, [sp, #8]
 800725e:	4293      	cmp	r3, r2
 8007260:	dd09      	ble.n	8007276 <_dtoa_r+0xb56>
 8007262:	ee18 1a10 	vmov	r1, s16
 8007266:	2300      	movs	r3, #0
 8007268:	220a      	movs	r2, #10
 800726a:	4620      	mov	r0, r4
 800726c:	f000 f9ae 	bl	80075cc <__multadd>
 8007270:	ee08 0a10 	vmov	s16, r0
 8007274:	e7e7      	b.n	8007246 <_dtoa_r+0xb26>
 8007276:	9b02      	ldr	r3, [sp, #8]
 8007278:	2b00      	cmp	r3, #0
 800727a:	bfc8      	it	gt
 800727c:	461d      	movgt	r5, r3
 800727e:	9b01      	ldr	r3, [sp, #4]
 8007280:	bfd8      	it	le
 8007282:	2501      	movle	r5, #1
 8007284:	441d      	add	r5, r3
 8007286:	f04f 0800 	mov.w	r8, #0
 800728a:	ee18 1a10 	vmov	r1, s16
 800728e:	2201      	movs	r2, #1
 8007290:	4620      	mov	r0, r4
 8007292:	f000 fb4b 	bl	800792c <__lshift>
 8007296:	4631      	mov	r1, r6
 8007298:	ee08 0a10 	vmov	s16, r0
 800729c:	f000 fbb6 	bl	8007a0c <__mcmp>
 80072a0:	2800      	cmp	r0, #0
 80072a2:	dc91      	bgt.n	80071c8 <_dtoa_r+0xaa8>
 80072a4:	d102      	bne.n	80072ac <_dtoa_r+0xb8c>
 80072a6:	f01a 0f01 	tst.w	sl, #1
 80072aa:	d18d      	bne.n	80071c8 <_dtoa_r+0xaa8>
 80072ac:	462b      	mov	r3, r5
 80072ae:	461d      	mov	r5, r3
 80072b0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80072b4:	2a30      	cmp	r2, #48	; 0x30
 80072b6:	d0fa      	beq.n	80072ae <_dtoa_r+0xb8e>
 80072b8:	e6d7      	b.n	800706a <_dtoa_r+0x94a>
 80072ba:	9a01      	ldr	r2, [sp, #4]
 80072bc:	429a      	cmp	r2, r3
 80072be:	d184      	bne.n	80071ca <_dtoa_r+0xaaa>
 80072c0:	9b00      	ldr	r3, [sp, #0]
 80072c2:	3301      	adds	r3, #1
 80072c4:	9300      	str	r3, [sp, #0]
 80072c6:	2331      	movs	r3, #49	; 0x31
 80072c8:	7013      	strb	r3, [r2, #0]
 80072ca:	e6ce      	b.n	800706a <_dtoa_r+0x94a>
 80072cc:	4b09      	ldr	r3, [pc, #36]	; (80072f4 <_dtoa_r+0xbd4>)
 80072ce:	f7ff ba95 	b.w	80067fc <_dtoa_r+0xdc>
 80072d2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	f47f aa6e 	bne.w	80067b6 <_dtoa_r+0x96>
 80072da:	4b07      	ldr	r3, [pc, #28]	; (80072f8 <_dtoa_r+0xbd8>)
 80072dc:	f7ff ba8e 	b.w	80067fc <_dtoa_r+0xdc>
 80072e0:	9b02      	ldr	r3, [sp, #8]
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	dcae      	bgt.n	8007244 <_dtoa_r+0xb24>
 80072e6:	9b06      	ldr	r3, [sp, #24]
 80072e8:	2b02      	cmp	r3, #2
 80072ea:	f73f aea8 	bgt.w	800703e <_dtoa_r+0x91e>
 80072ee:	e7a9      	b.n	8007244 <_dtoa_r+0xb24>
 80072f0:	080088e7 	.word	0x080088e7
 80072f4:	08008844 	.word	0x08008844
 80072f8:	08008868 	.word	0x08008868

080072fc <std>:
 80072fc:	2300      	movs	r3, #0
 80072fe:	b510      	push	{r4, lr}
 8007300:	4604      	mov	r4, r0
 8007302:	e9c0 3300 	strd	r3, r3, [r0]
 8007306:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800730a:	6083      	str	r3, [r0, #8]
 800730c:	8181      	strh	r1, [r0, #12]
 800730e:	6643      	str	r3, [r0, #100]	; 0x64
 8007310:	81c2      	strh	r2, [r0, #14]
 8007312:	6183      	str	r3, [r0, #24]
 8007314:	4619      	mov	r1, r3
 8007316:	2208      	movs	r2, #8
 8007318:	305c      	adds	r0, #92	; 0x5c
 800731a:	f7fe fceb 	bl	8005cf4 <memset>
 800731e:	4b05      	ldr	r3, [pc, #20]	; (8007334 <std+0x38>)
 8007320:	6263      	str	r3, [r4, #36]	; 0x24
 8007322:	4b05      	ldr	r3, [pc, #20]	; (8007338 <std+0x3c>)
 8007324:	62a3      	str	r3, [r4, #40]	; 0x28
 8007326:	4b05      	ldr	r3, [pc, #20]	; (800733c <std+0x40>)
 8007328:	62e3      	str	r3, [r4, #44]	; 0x2c
 800732a:	4b05      	ldr	r3, [pc, #20]	; (8007340 <std+0x44>)
 800732c:	6224      	str	r4, [r4, #32]
 800732e:	6323      	str	r3, [r4, #48]	; 0x30
 8007330:	bd10      	pop	{r4, pc}
 8007332:	bf00      	nop
 8007334:	080080d1 	.word	0x080080d1
 8007338:	080080f3 	.word	0x080080f3
 800733c:	0800812b 	.word	0x0800812b
 8007340:	0800814f 	.word	0x0800814f

08007344 <_cleanup_r>:
 8007344:	4901      	ldr	r1, [pc, #4]	; (800734c <_cleanup_r+0x8>)
 8007346:	f000 b8af 	b.w	80074a8 <_fwalk_reent>
 800734a:	bf00      	nop
 800734c:	08008465 	.word	0x08008465

08007350 <__sfmoreglue>:
 8007350:	b570      	push	{r4, r5, r6, lr}
 8007352:	2268      	movs	r2, #104	; 0x68
 8007354:	1e4d      	subs	r5, r1, #1
 8007356:	4355      	muls	r5, r2
 8007358:	460e      	mov	r6, r1
 800735a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800735e:	f000 fcd9 	bl	8007d14 <_malloc_r>
 8007362:	4604      	mov	r4, r0
 8007364:	b140      	cbz	r0, 8007378 <__sfmoreglue+0x28>
 8007366:	2100      	movs	r1, #0
 8007368:	e9c0 1600 	strd	r1, r6, [r0]
 800736c:	300c      	adds	r0, #12
 800736e:	60a0      	str	r0, [r4, #8]
 8007370:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007374:	f7fe fcbe 	bl	8005cf4 <memset>
 8007378:	4620      	mov	r0, r4
 800737a:	bd70      	pop	{r4, r5, r6, pc}

0800737c <__sfp_lock_acquire>:
 800737c:	4801      	ldr	r0, [pc, #4]	; (8007384 <__sfp_lock_acquire+0x8>)
 800737e:	f000 b8b8 	b.w	80074f2 <__retarget_lock_acquire_recursive>
 8007382:	bf00      	nop
 8007384:	200003d9 	.word	0x200003d9

08007388 <__sfp_lock_release>:
 8007388:	4801      	ldr	r0, [pc, #4]	; (8007390 <__sfp_lock_release+0x8>)
 800738a:	f000 b8b3 	b.w	80074f4 <__retarget_lock_release_recursive>
 800738e:	bf00      	nop
 8007390:	200003d9 	.word	0x200003d9

08007394 <__sinit_lock_acquire>:
 8007394:	4801      	ldr	r0, [pc, #4]	; (800739c <__sinit_lock_acquire+0x8>)
 8007396:	f000 b8ac 	b.w	80074f2 <__retarget_lock_acquire_recursive>
 800739a:	bf00      	nop
 800739c:	200003da 	.word	0x200003da

080073a0 <__sinit_lock_release>:
 80073a0:	4801      	ldr	r0, [pc, #4]	; (80073a8 <__sinit_lock_release+0x8>)
 80073a2:	f000 b8a7 	b.w	80074f4 <__retarget_lock_release_recursive>
 80073a6:	bf00      	nop
 80073a8:	200003da 	.word	0x200003da

080073ac <__sinit>:
 80073ac:	b510      	push	{r4, lr}
 80073ae:	4604      	mov	r4, r0
 80073b0:	f7ff fff0 	bl	8007394 <__sinit_lock_acquire>
 80073b4:	69a3      	ldr	r3, [r4, #24]
 80073b6:	b11b      	cbz	r3, 80073c0 <__sinit+0x14>
 80073b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80073bc:	f7ff bff0 	b.w	80073a0 <__sinit_lock_release>
 80073c0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80073c4:	6523      	str	r3, [r4, #80]	; 0x50
 80073c6:	4b13      	ldr	r3, [pc, #76]	; (8007414 <__sinit+0x68>)
 80073c8:	4a13      	ldr	r2, [pc, #76]	; (8007418 <__sinit+0x6c>)
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	62a2      	str	r2, [r4, #40]	; 0x28
 80073ce:	42a3      	cmp	r3, r4
 80073d0:	bf04      	itt	eq
 80073d2:	2301      	moveq	r3, #1
 80073d4:	61a3      	streq	r3, [r4, #24]
 80073d6:	4620      	mov	r0, r4
 80073d8:	f000 f820 	bl	800741c <__sfp>
 80073dc:	6060      	str	r0, [r4, #4]
 80073de:	4620      	mov	r0, r4
 80073e0:	f000 f81c 	bl	800741c <__sfp>
 80073e4:	60a0      	str	r0, [r4, #8]
 80073e6:	4620      	mov	r0, r4
 80073e8:	f000 f818 	bl	800741c <__sfp>
 80073ec:	2200      	movs	r2, #0
 80073ee:	60e0      	str	r0, [r4, #12]
 80073f0:	2104      	movs	r1, #4
 80073f2:	6860      	ldr	r0, [r4, #4]
 80073f4:	f7ff ff82 	bl	80072fc <std>
 80073f8:	68a0      	ldr	r0, [r4, #8]
 80073fa:	2201      	movs	r2, #1
 80073fc:	2109      	movs	r1, #9
 80073fe:	f7ff ff7d 	bl	80072fc <std>
 8007402:	68e0      	ldr	r0, [r4, #12]
 8007404:	2202      	movs	r2, #2
 8007406:	2112      	movs	r1, #18
 8007408:	f7ff ff78 	bl	80072fc <std>
 800740c:	2301      	movs	r3, #1
 800740e:	61a3      	str	r3, [r4, #24]
 8007410:	e7d2      	b.n	80073b8 <__sinit+0xc>
 8007412:	bf00      	nop
 8007414:	08008830 	.word	0x08008830
 8007418:	08007345 	.word	0x08007345

0800741c <__sfp>:
 800741c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800741e:	4607      	mov	r7, r0
 8007420:	f7ff ffac 	bl	800737c <__sfp_lock_acquire>
 8007424:	4b1e      	ldr	r3, [pc, #120]	; (80074a0 <__sfp+0x84>)
 8007426:	681e      	ldr	r6, [r3, #0]
 8007428:	69b3      	ldr	r3, [r6, #24]
 800742a:	b913      	cbnz	r3, 8007432 <__sfp+0x16>
 800742c:	4630      	mov	r0, r6
 800742e:	f7ff ffbd 	bl	80073ac <__sinit>
 8007432:	3648      	adds	r6, #72	; 0x48
 8007434:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007438:	3b01      	subs	r3, #1
 800743a:	d503      	bpl.n	8007444 <__sfp+0x28>
 800743c:	6833      	ldr	r3, [r6, #0]
 800743e:	b30b      	cbz	r3, 8007484 <__sfp+0x68>
 8007440:	6836      	ldr	r6, [r6, #0]
 8007442:	e7f7      	b.n	8007434 <__sfp+0x18>
 8007444:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007448:	b9d5      	cbnz	r5, 8007480 <__sfp+0x64>
 800744a:	4b16      	ldr	r3, [pc, #88]	; (80074a4 <__sfp+0x88>)
 800744c:	60e3      	str	r3, [r4, #12]
 800744e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007452:	6665      	str	r5, [r4, #100]	; 0x64
 8007454:	f000 f84c 	bl	80074f0 <__retarget_lock_init_recursive>
 8007458:	f7ff ff96 	bl	8007388 <__sfp_lock_release>
 800745c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8007460:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8007464:	6025      	str	r5, [r4, #0]
 8007466:	61a5      	str	r5, [r4, #24]
 8007468:	2208      	movs	r2, #8
 800746a:	4629      	mov	r1, r5
 800746c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007470:	f7fe fc40 	bl	8005cf4 <memset>
 8007474:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007478:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800747c:	4620      	mov	r0, r4
 800747e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007480:	3468      	adds	r4, #104	; 0x68
 8007482:	e7d9      	b.n	8007438 <__sfp+0x1c>
 8007484:	2104      	movs	r1, #4
 8007486:	4638      	mov	r0, r7
 8007488:	f7ff ff62 	bl	8007350 <__sfmoreglue>
 800748c:	4604      	mov	r4, r0
 800748e:	6030      	str	r0, [r6, #0]
 8007490:	2800      	cmp	r0, #0
 8007492:	d1d5      	bne.n	8007440 <__sfp+0x24>
 8007494:	f7ff ff78 	bl	8007388 <__sfp_lock_release>
 8007498:	230c      	movs	r3, #12
 800749a:	603b      	str	r3, [r7, #0]
 800749c:	e7ee      	b.n	800747c <__sfp+0x60>
 800749e:	bf00      	nop
 80074a0:	08008830 	.word	0x08008830
 80074a4:	ffff0001 	.word	0xffff0001

080074a8 <_fwalk_reent>:
 80074a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80074ac:	4606      	mov	r6, r0
 80074ae:	4688      	mov	r8, r1
 80074b0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80074b4:	2700      	movs	r7, #0
 80074b6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80074ba:	f1b9 0901 	subs.w	r9, r9, #1
 80074be:	d505      	bpl.n	80074cc <_fwalk_reent+0x24>
 80074c0:	6824      	ldr	r4, [r4, #0]
 80074c2:	2c00      	cmp	r4, #0
 80074c4:	d1f7      	bne.n	80074b6 <_fwalk_reent+0xe>
 80074c6:	4638      	mov	r0, r7
 80074c8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80074cc:	89ab      	ldrh	r3, [r5, #12]
 80074ce:	2b01      	cmp	r3, #1
 80074d0:	d907      	bls.n	80074e2 <_fwalk_reent+0x3a>
 80074d2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80074d6:	3301      	adds	r3, #1
 80074d8:	d003      	beq.n	80074e2 <_fwalk_reent+0x3a>
 80074da:	4629      	mov	r1, r5
 80074dc:	4630      	mov	r0, r6
 80074de:	47c0      	blx	r8
 80074e0:	4307      	orrs	r7, r0
 80074e2:	3568      	adds	r5, #104	; 0x68
 80074e4:	e7e9      	b.n	80074ba <_fwalk_reent+0x12>
	...

080074e8 <_localeconv_r>:
 80074e8:	4800      	ldr	r0, [pc, #0]	; (80074ec <_localeconv_r+0x4>)
 80074ea:	4770      	bx	lr
 80074ec:	20000178 	.word	0x20000178

080074f0 <__retarget_lock_init_recursive>:
 80074f0:	4770      	bx	lr

080074f2 <__retarget_lock_acquire_recursive>:
 80074f2:	4770      	bx	lr

080074f4 <__retarget_lock_release_recursive>:
 80074f4:	4770      	bx	lr
	...

080074f8 <malloc>:
 80074f8:	4b02      	ldr	r3, [pc, #8]	; (8007504 <malloc+0xc>)
 80074fa:	4601      	mov	r1, r0
 80074fc:	6818      	ldr	r0, [r3, #0]
 80074fe:	f000 bc09 	b.w	8007d14 <_malloc_r>
 8007502:	bf00      	nop
 8007504:	20000024 	.word	0x20000024

08007508 <_Balloc>:
 8007508:	b570      	push	{r4, r5, r6, lr}
 800750a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800750c:	4604      	mov	r4, r0
 800750e:	460d      	mov	r5, r1
 8007510:	b976      	cbnz	r6, 8007530 <_Balloc+0x28>
 8007512:	2010      	movs	r0, #16
 8007514:	f7ff fff0 	bl	80074f8 <malloc>
 8007518:	4602      	mov	r2, r0
 800751a:	6260      	str	r0, [r4, #36]	; 0x24
 800751c:	b920      	cbnz	r0, 8007528 <_Balloc+0x20>
 800751e:	4b18      	ldr	r3, [pc, #96]	; (8007580 <_Balloc+0x78>)
 8007520:	4818      	ldr	r0, [pc, #96]	; (8007584 <_Balloc+0x7c>)
 8007522:	2166      	movs	r1, #102	; 0x66
 8007524:	f000 feea 	bl	80082fc <__assert_func>
 8007528:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800752c:	6006      	str	r6, [r0, #0]
 800752e:	60c6      	str	r6, [r0, #12]
 8007530:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007532:	68f3      	ldr	r3, [r6, #12]
 8007534:	b183      	cbz	r3, 8007558 <_Balloc+0x50>
 8007536:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007538:	68db      	ldr	r3, [r3, #12]
 800753a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800753e:	b9b8      	cbnz	r0, 8007570 <_Balloc+0x68>
 8007540:	2101      	movs	r1, #1
 8007542:	fa01 f605 	lsl.w	r6, r1, r5
 8007546:	1d72      	adds	r2, r6, #5
 8007548:	0092      	lsls	r2, r2, #2
 800754a:	4620      	mov	r0, r4
 800754c:	f000 fb60 	bl	8007c10 <_calloc_r>
 8007550:	b160      	cbz	r0, 800756c <_Balloc+0x64>
 8007552:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007556:	e00e      	b.n	8007576 <_Balloc+0x6e>
 8007558:	2221      	movs	r2, #33	; 0x21
 800755a:	2104      	movs	r1, #4
 800755c:	4620      	mov	r0, r4
 800755e:	f000 fb57 	bl	8007c10 <_calloc_r>
 8007562:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007564:	60f0      	str	r0, [r6, #12]
 8007566:	68db      	ldr	r3, [r3, #12]
 8007568:	2b00      	cmp	r3, #0
 800756a:	d1e4      	bne.n	8007536 <_Balloc+0x2e>
 800756c:	2000      	movs	r0, #0
 800756e:	bd70      	pop	{r4, r5, r6, pc}
 8007570:	6802      	ldr	r2, [r0, #0]
 8007572:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007576:	2300      	movs	r3, #0
 8007578:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800757c:	e7f7      	b.n	800756e <_Balloc+0x66>
 800757e:	bf00      	nop
 8007580:	08008875 	.word	0x08008875
 8007584:	08008958 	.word	0x08008958

08007588 <_Bfree>:
 8007588:	b570      	push	{r4, r5, r6, lr}
 800758a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800758c:	4605      	mov	r5, r0
 800758e:	460c      	mov	r4, r1
 8007590:	b976      	cbnz	r6, 80075b0 <_Bfree+0x28>
 8007592:	2010      	movs	r0, #16
 8007594:	f7ff ffb0 	bl	80074f8 <malloc>
 8007598:	4602      	mov	r2, r0
 800759a:	6268      	str	r0, [r5, #36]	; 0x24
 800759c:	b920      	cbnz	r0, 80075a8 <_Bfree+0x20>
 800759e:	4b09      	ldr	r3, [pc, #36]	; (80075c4 <_Bfree+0x3c>)
 80075a0:	4809      	ldr	r0, [pc, #36]	; (80075c8 <_Bfree+0x40>)
 80075a2:	218a      	movs	r1, #138	; 0x8a
 80075a4:	f000 feaa 	bl	80082fc <__assert_func>
 80075a8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80075ac:	6006      	str	r6, [r0, #0]
 80075ae:	60c6      	str	r6, [r0, #12]
 80075b0:	b13c      	cbz	r4, 80075c2 <_Bfree+0x3a>
 80075b2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80075b4:	6862      	ldr	r2, [r4, #4]
 80075b6:	68db      	ldr	r3, [r3, #12]
 80075b8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80075bc:	6021      	str	r1, [r4, #0]
 80075be:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80075c2:	bd70      	pop	{r4, r5, r6, pc}
 80075c4:	08008875 	.word	0x08008875
 80075c8:	08008958 	.word	0x08008958

080075cc <__multadd>:
 80075cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80075d0:	690d      	ldr	r5, [r1, #16]
 80075d2:	4607      	mov	r7, r0
 80075d4:	460c      	mov	r4, r1
 80075d6:	461e      	mov	r6, r3
 80075d8:	f101 0c14 	add.w	ip, r1, #20
 80075dc:	2000      	movs	r0, #0
 80075de:	f8dc 3000 	ldr.w	r3, [ip]
 80075e2:	b299      	uxth	r1, r3
 80075e4:	fb02 6101 	mla	r1, r2, r1, r6
 80075e8:	0c1e      	lsrs	r6, r3, #16
 80075ea:	0c0b      	lsrs	r3, r1, #16
 80075ec:	fb02 3306 	mla	r3, r2, r6, r3
 80075f0:	b289      	uxth	r1, r1
 80075f2:	3001      	adds	r0, #1
 80075f4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80075f8:	4285      	cmp	r5, r0
 80075fa:	f84c 1b04 	str.w	r1, [ip], #4
 80075fe:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007602:	dcec      	bgt.n	80075de <__multadd+0x12>
 8007604:	b30e      	cbz	r6, 800764a <__multadd+0x7e>
 8007606:	68a3      	ldr	r3, [r4, #8]
 8007608:	42ab      	cmp	r3, r5
 800760a:	dc19      	bgt.n	8007640 <__multadd+0x74>
 800760c:	6861      	ldr	r1, [r4, #4]
 800760e:	4638      	mov	r0, r7
 8007610:	3101      	adds	r1, #1
 8007612:	f7ff ff79 	bl	8007508 <_Balloc>
 8007616:	4680      	mov	r8, r0
 8007618:	b928      	cbnz	r0, 8007626 <__multadd+0x5a>
 800761a:	4602      	mov	r2, r0
 800761c:	4b0c      	ldr	r3, [pc, #48]	; (8007650 <__multadd+0x84>)
 800761e:	480d      	ldr	r0, [pc, #52]	; (8007654 <__multadd+0x88>)
 8007620:	21b5      	movs	r1, #181	; 0xb5
 8007622:	f000 fe6b 	bl	80082fc <__assert_func>
 8007626:	6922      	ldr	r2, [r4, #16]
 8007628:	3202      	adds	r2, #2
 800762a:	f104 010c 	add.w	r1, r4, #12
 800762e:	0092      	lsls	r2, r2, #2
 8007630:	300c      	adds	r0, #12
 8007632:	f7fe fb51 	bl	8005cd8 <memcpy>
 8007636:	4621      	mov	r1, r4
 8007638:	4638      	mov	r0, r7
 800763a:	f7ff ffa5 	bl	8007588 <_Bfree>
 800763e:	4644      	mov	r4, r8
 8007640:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007644:	3501      	adds	r5, #1
 8007646:	615e      	str	r6, [r3, #20]
 8007648:	6125      	str	r5, [r4, #16]
 800764a:	4620      	mov	r0, r4
 800764c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007650:	080088e7 	.word	0x080088e7
 8007654:	08008958 	.word	0x08008958

08007658 <__hi0bits>:
 8007658:	0c03      	lsrs	r3, r0, #16
 800765a:	041b      	lsls	r3, r3, #16
 800765c:	b9d3      	cbnz	r3, 8007694 <__hi0bits+0x3c>
 800765e:	0400      	lsls	r0, r0, #16
 8007660:	2310      	movs	r3, #16
 8007662:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8007666:	bf04      	itt	eq
 8007668:	0200      	lsleq	r0, r0, #8
 800766a:	3308      	addeq	r3, #8
 800766c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8007670:	bf04      	itt	eq
 8007672:	0100      	lsleq	r0, r0, #4
 8007674:	3304      	addeq	r3, #4
 8007676:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800767a:	bf04      	itt	eq
 800767c:	0080      	lsleq	r0, r0, #2
 800767e:	3302      	addeq	r3, #2
 8007680:	2800      	cmp	r0, #0
 8007682:	db05      	blt.n	8007690 <__hi0bits+0x38>
 8007684:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8007688:	f103 0301 	add.w	r3, r3, #1
 800768c:	bf08      	it	eq
 800768e:	2320      	moveq	r3, #32
 8007690:	4618      	mov	r0, r3
 8007692:	4770      	bx	lr
 8007694:	2300      	movs	r3, #0
 8007696:	e7e4      	b.n	8007662 <__hi0bits+0xa>

08007698 <__lo0bits>:
 8007698:	6803      	ldr	r3, [r0, #0]
 800769a:	f013 0207 	ands.w	r2, r3, #7
 800769e:	4601      	mov	r1, r0
 80076a0:	d00b      	beq.n	80076ba <__lo0bits+0x22>
 80076a2:	07da      	lsls	r2, r3, #31
 80076a4:	d423      	bmi.n	80076ee <__lo0bits+0x56>
 80076a6:	0798      	lsls	r0, r3, #30
 80076a8:	bf49      	itett	mi
 80076aa:	085b      	lsrmi	r3, r3, #1
 80076ac:	089b      	lsrpl	r3, r3, #2
 80076ae:	2001      	movmi	r0, #1
 80076b0:	600b      	strmi	r3, [r1, #0]
 80076b2:	bf5c      	itt	pl
 80076b4:	600b      	strpl	r3, [r1, #0]
 80076b6:	2002      	movpl	r0, #2
 80076b8:	4770      	bx	lr
 80076ba:	b298      	uxth	r0, r3
 80076bc:	b9a8      	cbnz	r0, 80076ea <__lo0bits+0x52>
 80076be:	0c1b      	lsrs	r3, r3, #16
 80076c0:	2010      	movs	r0, #16
 80076c2:	b2da      	uxtb	r2, r3
 80076c4:	b90a      	cbnz	r2, 80076ca <__lo0bits+0x32>
 80076c6:	3008      	adds	r0, #8
 80076c8:	0a1b      	lsrs	r3, r3, #8
 80076ca:	071a      	lsls	r2, r3, #28
 80076cc:	bf04      	itt	eq
 80076ce:	091b      	lsreq	r3, r3, #4
 80076d0:	3004      	addeq	r0, #4
 80076d2:	079a      	lsls	r2, r3, #30
 80076d4:	bf04      	itt	eq
 80076d6:	089b      	lsreq	r3, r3, #2
 80076d8:	3002      	addeq	r0, #2
 80076da:	07da      	lsls	r2, r3, #31
 80076dc:	d403      	bmi.n	80076e6 <__lo0bits+0x4e>
 80076de:	085b      	lsrs	r3, r3, #1
 80076e0:	f100 0001 	add.w	r0, r0, #1
 80076e4:	d005      	beq.n	80076f2 <__lo0bits+0x5a>
 80076e6:	600b      	str	r3, [r1, #0]
 80076e8:	4770      	bx	lr
 80076ea:	4610      	mov	r0, r2
 80076ec:	e7e9      	b.n	80076c2 <__lo0bits+0x2a>
 80076ee:	2000      	movs	r0, #0
 80076f0:	4770      	bx	lr
 80076f2:	2020      	movs	r0, #32
 80076f4:	4770      	bx	lr
	...

080076f8 <__i2b>:
 80076f8:	b510      	push	{r4, lr}
 80076fa:	460c      	mov	r4, r1
 80076fc:	2101      	movs	r1, #1
 80076fe:	f7ff ff03 	bl	8007508 <_Balloc>
 8007702:	4602      	mov	r2, r0
 8007704:	b928      	cbnz	r0, 8007712 <__i2b+0x1a>
 8007706:	4b05      	ldr	r3, [pc, #20]	; (800771c <__i2b+0x24>)
 8007708:	4805      	ldr	r0, [pc, #20]	; (8007720 <__i2b+0x28>)
 800770a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800770e:	f000 fdf5 	bl	80082fc <__assert_func>
 8007712:	2301      	movs	r3, #1
 8007714:	6144      	str	r4, [r0, #20]
 8007716:	6103      	str	r3, [r0, #16]
 8007718:	bd10      	pop	{r4, pc}
 800771a:	bf00      	nop
 800771c:	080088e7 	.word	0x080088e7
 8007720:	08008958 	.word	0x08008958

08007724 <__multiply>:
 8007724:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007728:	4691      	mov	r9, r2
 800772a:	690a      	ldr	r2, [r1, #16]
 800772c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007730:	429a      	cmp	r2, r3
 8007732:	bfb8      	it	lt
 8007734:	460b      	movlt	r3, r1
 8007736:	460c      	mov	r4, r1
 8007738:	bfbc      	itt	lt
 800773a:	464c      	movlt	r4, r9
 800773c:	4699      	movlt	r9, r3
 800773e:	6927      	ldr	r7, [r4, #16]
 8007740:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007744:	68a3      	ldr	r3, [r4, #8]
 8007746:	6861      	ldr	r1, [r4, #4]
 8007748:	eb07 060a 	add.w	r6, r7, sl
 800774c:	42b3      	cmp	r3, r6
 800774e:	b085      	sub	sp, #20
 8007750:	bfb8      	it	lt
 8007752:	3101      	addlt	r1, #1
 8007754:	f7ff fed8 	bl	8007508 <_Balloc>
 8007758:	b930      	cbnz	r0, 8007768 <__multiply+0x44>
 800775a:	4602      	mov	r2, r0
 800775c:	4b44      	ldr	r3, [pc, #272]	; (8007870 <__multiply+0x14c>)
 800775e:	4845      	ldr	r0, [pc, #276]	; (8007874 <__multiply+0x150>)
 8007760:	f240 115d 	movw	r1, #349	; 0x15d
 8007764:	f000 fdca 	bl	80082fc <__assert_func>
 8007768:	f100 0514 	add.w	r5, r0, #20
 800776c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007770:	462b      	mov	r3, r5
 8007772:	2200      	movs	r2, #0
 8007774:	4543      	cmp	r3, r8
 8007776:	d321      	bcc.n	80077bc <__multiply+0x98>
 8007778:	f104 0314 	add.w	r3, r4, #20
 800777c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8007780:	f109 0314 	add.w	r3, r9, #20
 8007784:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8007788:	9202      	str	r2, [sp, #8]
 800778a:	1b3a      	subs	r2, r7, r4
 800778c:	3a15      	subs	r2, #21
 800778e:	f022 0203 	bic.w	r2, r2, #3
 8007792:	3204      	adds	r2, #4
 8007794:	f104 0115 	add.w	r1, r4, #21
 8007798:	428f      	cmp	r7, r1
 800779a:	bf38      	it	cc
 800779c:	2204      	movcc	r2, #4
 800779e:	9201      	str	r2, [sp, #4]
 80077a0:	9a02      	ldr	r2, [sp, #8]
 80077a2:	9303      	str	r3, [sp, #12]
 80077a4:	429a      	cmp	r2, r3
 80077a6:	d80c      	bhi.n	80077c2 <__multiply+0x9e>
 80077a8:	2e00      	cmp	r6, #0
 80077aa:	dd03      	ble.n	80077b4 <__multiply+0x90>
 80077ac:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	d05a      	beq.n	800786a <__multiply+0x146>
 80077b4:	6106      	str	r6, [r0, #16]
 80077b6:	b005      	add	sp, #20
 80077b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80077bc:	f843 2b04 	str.w	r2, [r3], #4
 80077c0:	e7d8      	b.n	8007774 <__multiply+0x50>
 80077c2:	f8b3 a000 	ldrh.w	sl, [r3]
 80077c6:	f1ba 0f00 	cmp.w	sl, #0
 80077ca:	d024      	beq.n	8007816 <__multiply+0xf2>
 80077cc:	f104 0e14 	add.w	lr, r4, #20
 80077d0:	46a9      	mov	r9, r5
 80077d2:	f04f 0c00 	mov.w	ip, #0
 80077d6:	f85e 2b04 	ldr.w	r2, [lr], #4
 80077da:	f8d9 1000 	ldr.w	r1, [r9]
 80077de:	fa1f fb82 	uxth.w	fp, r2
 80077e2:	b289      	uxth	r1, r1
 80077e4:	fb0a 110b 	mla	r1, sl, fp, r1
 80077e8:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80077ec:	f8d9 2000 	ldr.w	r2, [r9]
 80077f0:	4461      	add	r1, ip
 80077f2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80077f6:	fb0a c20b 	mla	r2, sl, fp, ip
 80077fa:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80077fe:	b289      	uxth	r1, r1
 8007800:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007804:	4577      	cmp	r7, lr
 8007806:	f849 1b04 	str.w	r1, [r9], #4
 800780a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800780e:	d8e2      	bhi.n	80077d6 <__multiply+0xb2>
 8007810:	9a01      	ldr	r2, [sp, #4]
 8007812:	f845 c002 	str.w	ip, [r5, r2]
 8007816:	9a03      	ldr	r2, [sp, #12]
 8007818:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800781c:	3304      	adds	r3, #4
 800781e:	f1b9 0f00 	cmp.w	r9, #0
 8007822:	d020      	beq.n	8007866 <__multiply+0x142>
 8007824:	6829      	ldr	r1, [r5, #0]
 8007826:	f104 0c14 	add.w	ip, r4, #20
 800782a:	46ae      	mov	lr, r5
 800782c:	f04f 0a00 	mov.w	sl, #0
 8007830:	f8bc b000 	ldrh.w	fp, [ip]
 8007834:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8007838:	fb09 220b 	mla	r2, r9, fp, r2
 800783c:	4492      	add	sl, r2
 800783e:	b289      	uxth	r1, r1
 8007840:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8007844:	f84e 1b04 	str.w	r1, [lr], #4
 8007848:	f85c 2b04 	ldr.w	r2, [ip], #4
 800784c:	f8be 1000 	ldrh.w	r1, [lr]
 8007850:	0c12      	lsrs	r2, r2, #16
 8007852:	fb09 1102 	mla	r1, r9, r2, r1
 8007856:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800785a:	4567      	cmp	r7, ip
 800785c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007860:	d8e6      	bhi.n	8007830 <__multiply+0x10c>
 8007862:	9a01      	ldr	r2, [sp, #4]
 8007864:	50a9      	str	r1, [r5, r2]
 8007866:	3504      	adds	r5, #4
 8007868:	e79a      	b.n	80077a0 <__multiply+0x7c>
 800786a:	3e01      	subs	r6, #1
 800786c:	e79c      	b.n	80077a8 <__multiply+0x84>
 800786e:	bf00      	nop
 8007870:	080088e7 	.word	0x080088e7
 8007874:	08008958 	.word	0x08008958

08007878 <__pow5mult>:
 8007878:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800787c:	4615      	mov	r5, r2
 800787e:	f012 0203 	ands.w	r2, r2, #3
 8007882:	4606      	mov	r6, r0
 8007884:	460f      	mov	r7, r1
 8007886:	d007      	beq.n	8007898 <__pow5mult+0x20>
 8007888:	4c25      	ldr	r4, [pc, #148]	; (8007920 <__pow5mult+0xa8>)
 800788a:	3a01      	subs	r2, #1
 800788c:	2300      	movs	r3, #0
 800788e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007892:	f7ff fe9b 	bl	80075cc <__multadd>
 8007896:	4607      	mov	r7, r0
 8007898:	10ad      	asrs	r5, r5, #2
 800789a:	d03d      	beq.n	8007918 <__pow5mult+0xa0>
 800789c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800789e:	b97c      	cbnz	r4, 80078c0 <__pow5mult+0x48>
 80078a0:	2010      	movs	r0, #16
 80078a2:	f7ff fe29 	bl	80074f8 <malloc>
 80078a6:	4602      	mov	r2, r0
 80078a8:	6270      	str	r0, [r6, #36]	; 0x24
 80078aa:	b928      	cbnz	r0, 80078b8 <__pow5mult+0x40>
 80078ac:	4b1d      	ldr	r3, [pc, #116]	; (8007924 <__pow5mult+0xac>)
 80078ae:	481e      	ldr	r0, [pc, #120]	; (8007928 <__pow5mult+0xb0>)
 80078b0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80078b4:	f000 fd22 	bl	80082fc <__assert_func>
 80078b8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80078bc:	6004      	str	r4, [r0, #0]
 80078be:	60c4      	str	r4, [r0, #12]
 80078c0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80078c4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80078c8:	b94c      	cbnz	r4, 80078de <__pow5mult+0x66>
 80078ca:	f240 2171 	movw	r1, #625	; 0x271
 80078ce:	4630      	mov	r0, r6
 80078d0:	f7ff ff12 	bl	80076f8 <__i2b>
 80078d4:	2300      	movs	r3, #0
 80078d6:	f8c8 0008 	str.w	r0, [r8, #8]
 80078da:	4604      	mov	r4, r0
 80078dc:	6003      	str	r3, [r0, #0]
 80078de:	f04f 0900 	mov.w	r9, #0
 80078e2:	07eb      	lsls	r3, r5, #31
 80078e4:	d50a      	bpl.n	80078fc <__pow5mult+0x84>
 80078e6:	4639      	mov	r1, r7
 80078e8:	4622      	mov	r2, r4
 80078ea:	4630      	mov	r0, r6
 80078ec:	f7ff ff1a 	bl	8007724 <__multiply>
 80078f0:	4639      	mov	r1, r7
 80078f2:	4680      	mov	r8, r0
 80078f4:	4630      	mov	r0, r6
 80078f6:	f7ff fe47 	bl	8007588 <_Bfree>
 80078fa:	4647      	mov	r7, r8
 80078fc:	106d      	asrs	r5, r5, #1
 80078fe:	d00b      	beq.n	8007918 <__pow5mult+0xa0>
 8007900:	6820      	ldr	r0, [r4, #0]
 8007902:	b938      	cbnz	r0, 8007914 <__pow5mult+0x9c>
 8007904:	4622      	mov	r2, r4
 8007906:	4621      	mov	r1, r4
 8007908:	4630      	mov	r0, r6
 800790a:	f7ff ff0b 	bl	8007724 <__multiply>
 800790e:	6020      	str	r0, [r4, #0]
 8007910:	f8c0 9000 	str.w	r9, [r0]
 8007914:	4604      	mov	r4, r0
 8007916:	e7e4      	b.n	80078e2 <__pow5mult+0x6a>
 8007918:	4638      	mov	r0, r7
 800791a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800791e:	bf00      	nop
 8007920:	08008aa8 	.word	0x08008aa8
 8007924:	08008875 	.word	0x08008875
 8007928:	08008958 	.word	0x08008958

0800792c <__lshift>:
 800792c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007930:	460c      	mov	r4, r1
 8007932:	6849      	ldr	r1, [r1, #4]
 8007934:	6923      	ldr	r3, [r4, #16]
 8007936:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800793a:	68a3      	ldr	r3, [r4, #8]
 800793c:	4607      	mov	r7, r0
 800793e:	4691      	mov	r9, r2
 8007940:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007944:	f108 0601 	add.w	r6, r8, #1
 8007948:	42b3      	cmp	r3, r6
 800794a:	db0b      	blt.n	8007964 <__lshift+0x38>
 800794c:	4638      	mov	r0, r7
 800794e:	f7ff fddb 	bl	8007508 <_Balloc>
 8007952:	4605      	mov	r5, r0
 8007954:	b948      	cbnz	r0, 800796a <__lshift+0x3e>
 8007956:	4602      	mov	r2, r0
 8007958:	4b2a      	ldr	r3, [pc, #168]	; (8007a04 <__lshift+0xd8>)
 800795a:	482b      	ldr	r0, [pc, #172]	; (8007a08 <__lshift+0xdc>)
 800795c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8007960:	f000 fccc 	bl	80082fc <__assert_func>
 8007964:	3101      	adds	r1, #1
 8007966:	005b      	lsls	r3, r3, #1
 8007968:	e7ee      	b.n	8007948 <__lshift+0x1c>
 800796a:	2300      	movs	r3, #0
 800796c:	f100 0114 	add.w	r1, r0, #20
 8007970:	f100 0210 	add.w	r2, r0, #16
 8007974:	4618      	mov	r0, r3
 8007976:	4553      	cmp	r3, sl
 8007978:	db37      	blt.n	80079ea <__lshift+0xbe>
 800797a:	6920      	ldr	r0, [r4, #16]
 800797c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007980:	f104 0314 	add.w	r3, r4, #20
 8007984:	f019 091f 	ands.w	r9, r9, #31
 8007988:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800798c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8007990:	d02f      	beq.n	80079f2 <__lshift+0xc6>
 8007992:	f1c9 0e20 	rsb	lr, r9, #32
 8007996:	468a      	mov	sl, r1
 8007998:	f04f 0c00 	mov.w	ip, #0
 800799c:	681a      	ldr	r2, [r3, #0]
 800799e:	fa02 f209 	lsl.w	r2, r2, r9
 80079a2:	ea42 020c 	orr.w	r2, r2, ip
 80079a6:	f84a 2b04 	str.w	r2, [sl], #4
 80079aa:	f853 2b04 	ldr.w	r2, [r3], #4
 80079ae:	4298      	cmp	r0, r3
 80079b0:	fa22 fc0e 	lsr.w	ip, r2, lr
 80079b4:	d8f2      	bhi.n	800799c <__lshift+0x70>
 80079b6:	1b03      	subs	r3, r0, r4
 80079b8:	3b15      	subs	r3, #21
 80079ba:	f023 0303 	bic.w	r3, r3, #3
 80079be:	3304      	adds	r3, #4
 80079c0:	f104 0215 	add.w	r2, r4, #21
 80079c4:	4290      	cmp	r0, r2
 80079c6:	bf38      	it	cc
 80079c8:	2304      	movcc	r3, #4
 80079ca:	f841 c003 	str.w	ip, [r1, r3]
 80079ce:	f1bc 0f00 	cmp.w	ip, #0
 80079d2:	d001      	beq.n	80079d8 <__lshift+0xac>
 80079d4:	f108 0602 	add.w	r6, r8, #2
 80079d8:	3e01      	subs	r6, #1
 80079da:	4638      	mov	r0, r7
 80079dc:	612e      	str	r6, [r5, #16]
 80079de:	4621      	mov	r1, r4
 80079e0:	f7ff fdd2 	bl	8007588 <_Bfree>
 80079e4:	4628      	mov	r0, r5
 80079e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80079ea:	f842 0f04 	str.w	r0, [r2, #4]!
 80079ee:	3301      	adds	r3, #1
 80079f0:	e7c1      	b.n	8007976 <__lshift+0x4a>
 80079f2:	3904      	subs	r1, #4
 80079f4:	f853 2b04 	ldr.w	r2, [r3], #4
 80079f8:	f841 2f04 	str.w	r2, [r1, #4]!
 80079fc:	4298      	cmp	r0, r3
 80079fe:	d8f9      	bhi.n	80079f4 <__lshift+0xc8>
 8007a00:	e7ea      	b.n	80079d8 <__lshift+0xac>
 8007a02:	bf00      	nop
 8007a04:	080088e7 	.word	0x080088e7
 8007a08:	08008958 	.word	0x08008958

08007a0c <__mcmp>:
 8007a0c:	b530      	push	{r4, r5, lr}
 8007a0e:	6902      	ldr	r2, [r0, #16]
 8007a10:	690c      	ldr	r4, [r1, #16]
 8007a12:	1b12      	subs	r2, r2, r4
 8007a14:	d10e      	bne.n	8007a34 <__mcmp+0x28>
 8007a16:	f100 0314 	add.w	r3, r0, #20
 8007a1a:	3114      	adds	r1, #20
 8007a1c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8007a20:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8007a24:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8007a28:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8007a2c:	42a5      	cmp	r5, r4
 8007a2e:	d003      	beq.n	8007a38 <__mcmp+0x2c>
 8007a30:	d305      	bcc.n	8007a3e <__mcmp+0x32>
 8007a32:	2201      	movs	r2, #1
 8007a34:	4610      	mov	r0, r2
 8007a36:	bd30      	pop	{r4, r5, pc}
 8007a38:	4283      	cmp	r3, r0
 8007a3a:	d3f3      	bcc.n	8007a24 <__mcmp+0x18>
 8007a3c:	e7fa      	b.n	8007a34 <__mcmp+0x28>
 8007a3e:	f04f 32ff 	mov.w	r2, #4294967295
 8007a42:	e7f7      	b.n	8007a34 <__mcmp+0x28>

08007a44 <__mdiff>:
 8007a44:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a48:	460c      	mov	r4, r1
 8007a4a:	4606      	mov	r6, r0
 8007a4c:	4611      	mov	r1, r2
 8007a4e:	4620      	mov	r0, r4
 8007a50:	4690      	mov	r8, r2
 8007a52:	f7ff ffdb 	bl	8007a0c <__mcmp>
 8007a56:	1e05      	subs	r5, r0, #0
 8007a58:	d110      	bne.n	8007a7c <__mdiff+0x38>
 8007a5a:	4629      	mov	r1, r5
 8007a5c:	4630      	mov	r0, r6
 8007a5e:	f7ff fd53 	bl	8007508 <_Balloc>
 8007a62:	b930      	cbnz	r0, 8007a72 <__mdiff+0x2e>
 8007a64:	4b3a      	ldr	r3, [pc, #232]	; (8007b50 <__mdiff+0x10c>)
 8007a66:	4602      	mov	r2, r0
 8007a68:	f240 2132 	movw	r1, #562	; 0x232
 8007a6c:	4839      	ldr	r0, [pc, #228]	; (8007b54 <__mdiff+0x110>)
 8007a6e:	f000 fc45 	bl	80082fc <__assert_func>
 8007a72:	2301      	movs	r3, #1
 8007a74:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007a78:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a7c:	bfa4      	itt	ge
 8007a7e:	4643      	movge	r3, r8
 8007a80:	46a0      	movge	r8, r4
 8007a82:	4630      	mov	r0, r6
 8007a84:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007a88:	bfa6      	itte	ge
 8007a8a:	461c      	movge	r4, r3
 8007a8c:	2500      	movge	r5, #0
 8007a8e:	2501      	movlt	r5, #1
 8007a90:	f7ff fd3a 	bl	8007508 <_Balloc>
 8007a94:	b920      	cbnz	r0, 8007aa0 <__mdiff+0x5c>
 8007a96:	4b2e      	ldr	r3, [pc, #184]	; (8007b50 <__mdiff+0x10c>)
 8007a98:	4602      	mov	r2, r0
 8007a9a:	f44f 7110 	mov.w	r1, #576	; 0x240
 8007a9e:	e7e5      	b.n	8007a6c <__mdiff+0x28>
 8007aa0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8007aa4:	6926      	ldr	r6, [r4, #16]
 8007aa6:	60c5      	str	r5, [r0, #12]
 8007aa8:	f104 0914 	add.w	r9, r4, #20
 8007aac:	f108 0514 	add.w	r5, r8, #20
 8007ab0:	f100 0e14 	add.w	lr, r0, #20
 8007ab4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8007ab8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8007abc:	f108 0210 	add.w	r2, r8, #16
 8007ac0:	46f2      	mov	sl, lr
 8007ac2:	2100      	movs	r1, #0
 8007ac4:	f859 3b04 	ldr.w	r3, [r9], #4
 8007ac8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8007acc:	fa1f f883 	uxth.w	r8, r3
 8007ad0:	fa11 f18b 	uxtah	r1, r1, fp
 8007ad4:	0c1b      	lsrs	r3, r3, #16
 8007ad6:	eba1 0808 	sub.w	r8, r1, r8
 8007ada:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007ade:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8007ae2:	fa1f f888 	uxth.w	r8, r8
 8007ae6:	1419      	asrs	r1, r3, #16
 8007ae8:	454e      	cmp	r6, r9
 8007aea:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8007aee:	f84a 3b04 	str.w	r3, [sl], #4
 8007af2:	d8e7      	bhi.n	8007ac4 <__mdiff+0x80>
 8007af4:	1b33      	subs	r3, r6, r4
 8007af6:	3b15      	subs	r3, #21
 8007af8:	f023 0303 	bic.w	r3, r3, #3
 8007afc:	3304      	adds	r3, #4
 8007afe:	3415      	adds	r4, #21
 8007b00:	42a6      	cmp	r6, r4
 8007b02:	bf38      	it	cc
 8007b04:	2304      	movcc	r3, #4
 8007b06:	441d      	add	r5, r3
 8007b08:	4473      	add	r3, lr
 8007b0a:	469e      	mov	lr, r3
 8007b0c:	462e      	mov	r6, r5
 8007b0e:	4566      	cmp	r6, ip
 8007b10:	d30e      	bcc.n	8007b30 <__mdiff+0xec>
 8007b12:	f10c 0203 	add.w	r2, ip, #3
 8007b16:	1b52      	subs	r2, r2, r5
 8007b18:	f022 0203 	bic.w	r2, r2, #3
 8007b1c:	3d03      	subs	r5, #3
 8007b1e:	45ac      	cmp	ip, r5
 8007b20:	bf38      	it	cc
 8007b22:	2200      	movcc	r2, #0
 8007b24:	441a      	add	r2, r3
 8007b26:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8007b2a:	b17b      	cbz	r3, 8007b4c <__mdiff+0x108>
 8007b2c:	6107      	str	r7, [r0, #16]
 8007b2e:	e7a3      	b.n	8007a78 <__mdiff+0x34>
 8007b30:	f856 8b04 	ldr.w	r8, [r6], #4
 8007b34:	fa11 f288 	uxtah	r2, r1, r8
 8007b38:	1414      	asrs	r4, r2, #16
 8007b3a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8007b3e:	b292      	uxth	r2, r2
 8007b40:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8007b44:	f84e 2b04 	str.w	r2, [lr], #4
 8007b48:	1421      	asrs	r1, r4, #16
 8007b4a:	e7e0      	b.n	8007b0e <__mdiff+0xca>
 8007b4c:	3f01      	subs	r7, #1
 8007b4e:	e7ea      	b.n	8007b26 <__mdiff+0xe2>
 8007b50:	080088e7 	.word	0x080088e7
 8007b54:	08008958 	.word	0x08008958

08007b58 <__d2b>:
 8007b58:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007b5c:	4689      	mov	r9, r1
 8007b5e:	2101      	movs	r1, #1
 8007b60:	ec57 6b10 	vmov	r6, r7, d0
 8007b64:	4690      	mov	r8, r2
 8007b66:	f7ff fccf 	bl	8007508 <_Balloc>
 8007b6a:	4604      	mov	r4, r0
 8007b6c:	b930      	cbnz	r0, 8007b7c <__d2b+0x24>
 8007b6e:	4602      	mov	r2, r0
 8007b70:	4b25      	ldr	r3, [pc, #148]	; (8007c08 <__d2b+0xb0>)
 8007b72:	4826      	ldr	r0, [pc, #152]	; (8007c0c <__d2b+0xb4>)
 8007b74:	f240 310a 	movw	r1, #778	; 0x30a
 8007b78:	f000 fbc0 	bl	80082fc <__assert_func>
 8007b7c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8007b80:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007b84:	bb35      	cbnz	r5, 8007bd4 <__d2b+0x7c>
 8007b86:	2e00      	cmp	r6, #0
 8007b88:	9301      	str	r3, [sp, #4]
 8007b8a:	d028      	beq.n	8007bde <__d2b+0x86>
 8007b8c:	4668      	mov	r0, sp
 8007b8e:	9600      	str	r6, [sp, #0]
 8007b90:	f7ff fd82 	bl	8007698 <__lo0bits>
 8007b94:	9900      	ldr	r1, [sp, #0]
 8007b96:	b300      	cbz	r0, 8007bda <__d2b+0x82>
 8007b98:	9a01      	ldr	r2, [sp, #4]
 8007b9a:	f1c0 0320 	rsb	r3, r0, #32
 8007b9e:	fa02 f303 	lsl.w	r3, r2, r3
 8007ba2:	430b      	orrs	r3, r1
 8007ba4:	40c2      	lsrs	r2, r0
 8007ba6:	6163      	str	r3, [r4, #20]
 8007ba8:	9201      	str	r2, [sp, #4]
 8007baa:	9b01      	ldr	r3, [sp, #4]
 8007bac:	61a3      	str	r3, [r4, #24]
 8007bae:	2b00      	cmp	r3, #0
 8007bb0:	bf14      	ite	ne
 8007bb2:	2202      	movne	r2, #2
 8007bb4:	2201      	moveq	r2, #1
 8007bb6:	6122      	str	r2, [r4, #16]
 8007bb8:	b1d5      	cbz	r5, 8007bf0 <__d2b+0x98>
 8007bba:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007bbe:	4405      	add	r5, r0
 8007bc0:	f8c9 5000 	str.w	r5, [r9]
 8007bc4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007bc8:	f8c8 0000 	str.w	r0, [r8]
 8007bcc:	4620      	mov	r0, r4
 8007bce:	b003      	add	sp, #12
 8007bd0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007bd4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007bd8:	e7d5      	b.n	8007b86 <__d2b+0x2e>
 8007bda:	6161      	str	r1, [r4, #20]
 8007bdc:	e7e5      	b.n	8007baa <__d2b+0x52>
 8007bde:	a801      	add	r0, sp, #4
 8007be0:	f7ff fd5a 	bl	8007698 <__lo0bits>
 8007be4:	9b01      	ldr	r3, [sp, #4]
 8007be6:	6163      	str	r3, [r4, #20]
 8007be8:	2201      	movs	r2, #1
 8007bea:	6122      	str	r2, [r4, #16]
 8007bec:	3020      	adds	r0, #32
 8007bee:	e7e3      	b.n	8007bb8 <__d2b+0x60>
 8007bf0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007bf4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007bf8:	f8c9 0000 	str.w	r0, [r9]
 8007bfc:	6918      	ldr	r0, [r3, #16]
 8007bfe:	f7ff fd2b 	bl	8007658 <__hi0bits>
 8007c02:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007c06:	e7df      	b.n	8007bc8 <__d2b+0x70>
 8007c08:	080088e7 	.word	0x080088e7
 8007c0c:	08008958 	.word	0x08008958

08007c10 <_calloc_r>:
 8007c10:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007c12:	fba1 2402 	umull	r2, r4, r1, r2
 8007c16:	b94c      	cbnz	r4, 8007c2c <_calloc_r+0x1c>
 8007c18:	4611      	mov	r1, r2
 8007c1a:	9201      	str	r2, [sp, #4]
 8007c1c:	f000 f87a 	bl	8007d14 <_malloc_r>
 8007c20:	9a01      	ldr	r2, [sp, #4]
 8007c22:	4605      	mov	r5, r0
 8007c24:	b930      	cbnz	r0, 8007c34 <_calloc_r+0x24>
 8007c26:	4628      	mov	r0, r5
 8007c28:	b003      	add	sp, #12
 8007c2a:	bd30      	pop	{r4, r5, pc}
 8007c2c:	220c      	movs	r2, #12
 8007c2e:	6002      	str	r2, [r0, #0]
 8007c30:	2500      	movs	r5, #0
 8007c32:	e7f8      	b.n	8007c26 <_calloc_r+0x16>
 8007c34:	4621      	mov	r1, r4
 8007c36:	f7fe f85d 	bl	8005cf4 <memset>
 8007c3a:	e7f4      	b.n	8007c26 <_calloc_r+0x16>

08007c3c <_free_r>:
 8007c3c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007c3e:	2900      	cmp	r1, #0
 8007c40:	d044      	beq.n	8007ccc <_free_r+0x90>
 8007c42:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007c46:	9001      	str	r0, [sp, #4]
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	f1a1 0404 	sub.w	r4, r1, #4
 8007c4e:	bfb8      	it	lt
 8007c50:	18e4      	addlt	r4, r4, r3
 8007c52:	f000 fcdf 	bl	8008614 <__malloc_lock>
 8007c56:	4a1e      	ldr	r2, [pc, #120]	; (8007cd0 <_free_r+0x94>)
 8007c58:	9801      	ldr	r0, [sp, #4]
 8007c5a:	6813      	ldr	r3, [r2, #0]
 8007c5c:	b933      	cbnz	r3, 8007c6c <_free_r+0x30>
 8007c5e:	6063      	str	r3, [r4, #4]
 8007c60:	6014      	str	r4, [r2, #0]
 8007c62:	b003      	add	sp, #12
 8007c64:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007c68:	f000 bcda 	b.w	8008620 <__malloc_unlock>
 8007c6c:	42a3      	cmp	r3, r4
 8007c6e:	d908      	bls.n	8007c82 <_free_r+0x46>
 8007c70:	6825      	ldr	r5, [r4, #0]
 8007c72:	1961      	adds	r1, r4, r5
 8007c74:	428b      	cmp	r3, r1
 8007c76:	bf01      	itttt	eq
 8007c78:	6819      	ldreq	r1, [r3, #0]
 8007c7a:	685b      	ldreq	r3, [r3, #4]
 8007c7c:	1949      	addeq	r1, r1, r5
 8007c7e:	6021      	streq	r1, [r4, #0]
 8007c80:	e7ed      	b.n	8007c5e <_free_r+0x22>
 8007c82:	461a      	mov	r2, r3
 8007c84:	685b      	ldr	r3, [r3, #4]
 8007c86:	b10b      	cbz	r3, 8007c8c <_free_r+0x50>
 8007c88:	42a3      	cmp	r3, r4
 8007c8a:	d9fa      	bls.n	8007c82 <_free_r+0x46>
 8007c8c:	6811      	ldr	r1, [r2, #0]
 8007c8e:	1855      	adds	r5, r2, r1
 8007c90:	42a5      	cmp	r5, r4
 8007c92:	d10b      	bne.n	8007cac <_free_r+0x70>
 8007c94:	6824      	ldr	r4, [r4, #0]
 8007c96:	4421      	add	r1, r4
 8007c98:	1854      	adds	r4, r2, r1
 8007c9a:	42a3      	cmp	r3, r4
 8007c9c:	6011      	str	r1, [r2, #0]
 8007c9e:	d1e0      	bne.n	8007c62 <_free_r+0x26>
 8007ca0:	681c      	ldr	r4, [r3, #0]
 8007ca2:	685b      	ldr	r3, [r3, #4]
 8007ca4:	6053      	str	r3, [r2, #4]
 8007ca6:	4421      	add	r1, r4
 8007ca8:	6011      	str	r1, [r2, #0]
 8007caa:	e7da      	b.n	8007c62 <_free_r+0x26>
 8007cac:	d902      	bls.n	8007cb4 <_free_r+0x78>
 8007cae:	230c      	movs	r3, #12
 8007cb0:	6003      	str	r3, [r0, #0]
 8007cb2:	e7d6      	b.n	8007c62 <_free_r+0x26>
 8007cb4:	6825      	ldr	r5, [r4, #0]
 8007cb6:	1961      	adds	r1, r4, r5
 8007cb8:	428b      	cmp	r3, r1
 8007cba:	bf04      	itt	eq
 8007cbc:	6819      	ldreq	r1, [r3, #0]
 8007cbe:	685b      	ldreq	r3, [r3, #4]
 8007cc0:	6063      	str	r3, [r4, #4]
 8007cc2:	bf04      	itt	eq
 8007cc4:	1949      	addeq	r1, r1, r5
 8007cc6:	6021      	streq	r1, [r4, #0]
 8007cc8:	6054      	str	r4, [r2, #4]
 8007cca:	e7ca      	b.n	8007c62 <_free_r+0x26>
 8007ccc:	b003      	add	sp, #12
 8007cce:	bd30      	pop	{r4, r5, pc}
 8007cd0:	200003dc 	.word	0x200003dc

08007cd4 <sbrk_aligned>:
 8007cd4:	b570      	push	{r4, r5, r6, lr}
 8007cd6:	4e0e      	ldr	r6, [pc, #56]	; (8007d10 <sbrk_aligned+0x3c>)
 8007cd8:	460c      	mov	r4, r1
 8007cda:	6831      	ldr	r1, [r6, #0]
 8007cdc:	4605      	mov	r5, r0
 8007cde:	b911      	cbnz	r1, 8007ce6 <sbrk_aligned+0x12>
 8007ce0:	f000 f9e6 	bl	80080b0 <_sbrk_r>
 8007ce4:	6030      	str	r0, [r6, #0]
 8007ce6:	4621      	mov	r1, r4
 8007ce8:	4628      	mov	r0, r5
 8007cea:	f000 f9e1 	bl	80080b0 <_sbrk_r>
 8007cee:	1c43      	adds	r3, r0, #1
 8007cf0:	d00a      	beq.n	8007d08 <sbrk_aligned+0x34>
 8007cf2:	1cc4      	adds	r4, r0, #3
 8007cf4:	f024 0403 	bic.w	r4, r4, #3
 8007cf8:	42a0      	cmp	r0, r4
 8007cfa:	d007      	beq.n	8007d0c <sbrk_aligned+0x38>
 8007cfc:	1a21      	subs	r1, r4, r0
 8007cfe:	4628      	mov	r0, r5
 8007d00:	f000 f9d6 	bl	80080b0 <_sbrk_r>
 8007d04:	3001      	adds	r0, #1
 8007d06:	d101      	bne.n	8007d0c <sbrk_aligned+0x38>
 8007d08:	f04f 34ff 	mov.w	r4, #4294967295
 8007d0c:	4620      	mov	r0, r4
 8007d0e:	bd70      	pop	{r4, r5, r6, pc}
 8007d10:	200003e0 	.word	0x200003e0

08007d14 <_malloc_r>:
 8007d14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d18:	1ccd      	adds	r5, r1, #3
 8007d1a:	f025 0503 	bic.w	r5, r5, #3
 8007d1e:	3508      	adds	r5, #8
 8007d20:	2d0c      	cmp	r5, #12
 8007d22:	bf38      	it	cc
 8007d24:	250c      	movcc	r5, #12
 8007d26:	2d00      	cmp	r5, #0
 8007d28:	4607      	mov	r7, r0
 8007d2a:	db01      	blt.n	8007d30 <_malloc_r+0x1c>
 8007d2c:	42a9      	cmp	r1, r5
 8007d2e:	d905      	bls.n	8007d3c <_malloc_r+0x28>
 8007d30:	230c      	movs	r3, #12
 8007d32:	603b      	str	r3, [r7, #0]
 8007d34:	2600      	movs	r6, #0
 8007d36:	4630      	mov	r0, r6
 8007d38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007d3c:	4e2e      	ldr	r6, [pc, #184]	; (8007df8 <_malloc_r+0xe4>)
 8007d3e:	f000 fc69 	bl	8008614 <__malloc_lock>
 8007d42:	6833      	ldr	r3, [r6, #0]
 8007d44:	461c      	mov	r4, r3
 8007d46:	bb34      	cbnz	r4, 8007d96 <_malloc_r+0x82>
 8007d48:	4629      	mov	r1, r5
 8007d4a:	4638      	mov	r0, r7
 8007d4c:	f7ff ffc2 	bl	8007cd4 <sbrk_aligned>
 8007d50:	1c43      	adds	r3, r0, #1
 8007d52:	4604      	mov	r4, r0
 8007d54:	d14d      	bne.n	8007df2 <_malloc_r+0xde>
 8007d56:	6834      	ldr	r4, [r6, #0]
 8007d58:	4626      	mov	r6, r4
 8007d5a:	2e00      	cmp	r6, #0
 8007d5c:	d140      	bne.n	8007de0 <_malloc_r+0xcc>
 8007d5e:	6823      	ldr	r3, [r4, #0]
 8007d60:	4631      	mov	r1, r6
 8007d62:	4638      	mov	r0, r7
 8007d64:	eb04 0803 	add.w	r8, r4, r3
 8007d68:	f000 f9a2 	bl	80080b0 <_sbrk_r>
 8007d6c:	4580      	cmp	r8, r0
 8007d6e:	d13a      	bne.n	8007de6 <_malloc_r+0xd2>
 8007d70:	6821      	ldr	r1, [r4, #0]
 8007d72:	3503      	adds	r5, #3
 8007d74:	1a6d      	subs	r5, r5, r1
 8007d76:	f025 0503 	bic.w	r5, r5, #3
 8007d7a:	3508      	adds	r5, #8
 8007d7c:	2d0c      	cmp	r5, #12
 8007d7e:	bf38      	it	cc
 8007d80:	250c      	movcc	r5, #12
 8007d82:	4629      	mov	r1, r5
 8007d84:	4638      	mov	r0, r7
 8007d86:	f7ff ffa5 	bl	8007cd4 <sbrk_aligned>
 8007d8a:	3001      	adds	r0, #1
 8007d8c:	d02b      	beq.n	8007de6 <_malloc_r+0xd2>
 8007d8e:	6823      	ldr	r3, [r4, #0]
 8007d90:	442b      	add	r3, r5
 8007d92:	6023      	str	r3, [r4, #0]
 8007d94:	e00e      	b.n	8007db4 <_malloc_r+0xa0>
 8007d96:	6822      	ldr	r2, [r4, #0]
 8007d98:	1b52      	subs	r2, r2, r5
 8007d9a:	d41e      	bmi.n	8007dda <_malloc_r+0xc6>
 8007d9c:	2a0b      	cmp	r2, #11
 8007d9e:	d916      	bls.n	8007dce <_malloc_r+0xba>
 8007da0:	1961      	adds	r1, r4, r5
 8007da2:	42a3      	cmp	r3, r4
 8007da4:	6025      	str	r5, [r4, #0]
 8007da6:	bf18      	it	ne
 8007da8:	6059      	strne	r1, [r3, #4]
 8007daa:	6863      	ldr	r3, [r4, #4]
 8007dac:	bf08      	it	eq
 8007dae:	6031      	streq	r1, [r6, #0]
 8007db0:	5162      	str	r2, [r4, r5]
 8007db2:	604b      	str	r3, [r1, #4]
 8007db4:	4638      	mov	r0, r7
 8007db6:	f104 060b 	add.w	r6, r4, #11
 8007dba:	f000 fc31 	bl	8008620 <__malloc_unlock>
 8007dbe:	f026 0607 	bic.w	r6, r6, #7
 8007dc2:	1d23      	adds	r3, r4, #4
 8007dc4:	1af2      	subs	r2, r6, r3
 8007dc6:	d0b6      	beq.n	8007d36 <_malloc_r+0x22>
 8007dc8:	1b9b      	subs	r3, r3, r6
 8007dca:	50a3      	str	r3, [r4, r2]
 8007dcc:	e7b3      	b.n	8007d36 <_malloc_r+0x22>
 8007dce:	6862      	ldr	r2, [r4, #4]
 8007dd0:	42a3      	cmp	r3, r4
 8007dd2:	bf0c      	ite	eq
 8007dd4:	6032      	streq	r2, [r6, #0]
 8007dd6:	605a      	strne	r2, [r3, #4]
 8007dd8:	e7ec      	b.n	8007db4 <_malloc_r+0xa0>
 8007dda:	4623      	mov	r3, r4
 8007ddc:	6864      	ldr	r4, [r4, #4]
 8007dde:	e7b2      	b.n	8007d46 <_malloc_r+0x32>
 8007de0:	4634      	mov	r4, r6
 8007de2:	6876      	ldr	r6, [r6, #4]
 8007de4:	e7b9      	b.n	8007d5a <_malloc_r+0x46>
 8007de6:	230c      	movs	r3, #12
 8007de8:	603b      	str	r3, [r7, #0]
 8007dea:	4638      	mov	r0, r7
 8007dec:	f000 fc18 	bl	8008620 <__malloc_unlock>
 8007df0:	e7a1      	b.n	8007d36 <_malloc_r+0x22>
 8007df2:	6025      	str	r5, [r4, #0]
 8007df4:	e7de      	b.n	8007db4 <_malloc_r+0xa0>
 8007df6:	bf00      	nop
 8007df8:	200003dc 	.word	0x200003dc

08007dfc <__sfputc_r>:
 8007dfc:	6893      	ldr	r3, [r2, #8]
 8007dfe:	3b01      	subs	r3, #1
 8007e00:	2b00      	cmp	r3, #0
 8007e02:	b410      	push	{r4}
 8007e04:	6093      	str	r3, [r2, #8]
 8007e06:	da08      	bge.n	8007e1a <__sfputc_r+0x1e>
 8007e08:	6994      	ldr	r4, [r2, #24]
 8007e0a:	42a3      	cmp	r3, r4
 8007e0c:	db01      	blt.n	8007e12 <__sfputc_r+0x16>
 8007e0e:	290a      	cmp	r1, #10
 8007e10:	d103      	bne.n	8007e1a <__sfputc_r+0x1e>
 8007e12:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007e16:	f000 b99f 	b.w	8008158 <__swbuf_r>
 8007e1a:	6813      	ldr	r3, [r2, #0]
 8007e1c:	1c58      	adds	r0, r3, #1
 8007e1e:	6010      	str	r0, [r2, #0]
 8007e20:	7019      	strb	r1, [r3, #0]
 8007e22:	4608      	mov	r0, r1
 8007e24:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007e28:	4770      	bx	lr

08007e2a <__sfputs_r>:
 8007e2a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e2c:	4606      	mov	r6, r0
 8007e2e:	460f      	mov	r7, r1
 8007e30:	4614      	mov	r4, r2
 8007e32:	18d5      	adds	r5, r2, r3
 8007e34:	42ac      	cmp	r4, r5
 8007e36:	d101      	bne.n	8007e3c <__sfputs_r+0x12>
 8007e38:	2000      	movs	r0, #0
 8007e3a:	e007      	b.n	8007e4c <__sfputs_r+0x22>
 8007e3c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007e40:	463a      	mov	r2, r7
 8007e42:	4630      	mov	r0, r6
 8007e44:	f7ff ffda 	bl	8007dfc <__sfputc_r>
 8007e48:	1c43      	adds	r3, r0, #1
 8007e4a:	d1f3      	bne.n	8007e34 <__sfputs_r+0xa>
 8007e4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007e50 <_vfiprintf_r>:
 8007e50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e54:	460d      	mov	r5, r1
 8007e56:	b09d      	sub	sp, #116	; 0x74
 8007e58:	4614      	mov	r4, r2
 8007e5a:	4698      	mov	r8, r3
 8007e5c:	4606      	mov	r6, r0
 8007e5e:	b118      	cbz	r0, 8007e68 <_vfiprintf_r+0x18>
 8007e60:	6983      	ldr	r3, [r0, #24]
 8007e62:	b90b      	cbnz	r3, 8007e68 <_vfiprintf_r+0x18>
 8007e64:	f7ff faa2 	bl	80073ac <__sinit>
 8007e68:	4b89      	ldr	r3, [pc, #548]	; (8008090 <_vfiprintf_r+0x240>)
 8007e6a:	429d      	cmp	r5, r3
 8007e6c:	d11b      	bne.n	8007ea6 <_vfiprintf_r+0x56>
 8007e6e:	6875      	ldr	r5, [r6, #4]
 8007e70:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007e72:	07d9      	lsls	r1, r3, #31
 8007e74:	d405      	bmi.n	8007e82 <_vfiprintf_r+0x32>
 8007e76:	89ab      	ldrh	r3, [r5, #12]
 8007e78:	059a      	lsls	r2, r3, #22
 8007e7a:	d402      	bmi.n	8007e82 <_vfiprintf_r+0x32>
 8007e7c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007e7e:	f7ff fb38 	bl	80074f2 <__retarget_lock_acquire_recursive>
 8007e82:	89ab      	ldrh	r3, [r5, #12]
 8007e84:	071b      	lsls	r3, r3, #28
 8007e86:	d501      	bpl.n	8007e8c <_vfiprintf_r+0x3c>
 8007e88:	692b      	ldr	r3, [r5, #16]
 8007e8a:	b9eb      	cbnz	r3, 8007ec8 <_vfiprintf_r+0x78>
 8007e8c:	4629      	mov	r1, r5
 8007e8e:	4630      	mov	r0, r6
 8007e90:	f000 f9c6 	bl	8008220 <__swsetup_r>
 8007e94:	b1c0      	cbz	r0, 8007ec8 <_vfiprintf_r+0x78>
 8007e96:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007e98:	07dc      	lsls	r4, r3, #31
 8007e9a:	d50e      	bpl.n	8007eba <_vfiprintf_r+0x6a>
 8007e9c:	f04f 30ff 	mov.w	r0, #4294967295
 8007ea0:	b01d      	add	sp, #116	; 0x74
 8007ea2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ea6:	4b7b      	ldr	r3, [pc, #492]	; (8008094 <_vfiprintf_r+0x244>)
 8007ea8:	429d      	cmp	r5, r3
 8007eaa:	d101      	bne.n	8007eb0 <_vfiprintf_r+0x60>
 8007eac:	68b5      	ldr	r5, [r6, #8]
 8007eae:	e7df      	b.n	8007e70 <_vfiprintf_r+0x20>
 8007eb0:	4b79      	ldr	r3, [pc, #484]	; (8008098 <_vfiprintf_r+0x248>)
 8007eb2:	429d      	cmp	r5, r3
 8007eb4:	bf08      	it	eq
 8007eb6:	68f5      	ldreq	r5, [r6, #12]
 8007eb8:	e7da      	b.n	8007e70 <_vfiprintf_r+0x20>
 8007eba:	89ab      	ldrh	r3, [r5, #12]
 8007ebc:	0598      	lsls	r0, r3, #22
 8007ebe:	d4ed      	bmi.n	8007e9c <_vfiprintf_r+0x4c>
 8007ec0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007ec2:	f7ff fb17 	bl	80074f4 <__retarget_lock_release_recursive>
 8007ec6:	e7e9      	b.n	8007e9c <_vfiprintf_r+0x4c>
 8007ec8:	2300      	movs	r3, #0
 8007eca:	9309      	str	r3, [sp, #36]	; 0x24
 8007ecc:	2320      	movs	r3, #32
 8007ece:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007ed2:	f8cd 800c 	str.w	r8, [sp, #12]
 8007ed6:	2330      	movs	r3, #48	; 0x30
 8007ed8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800809c <_vfiprintf_r+0x24c>
 8007edc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007ee0:	f04f 0901 	mov.w	r9, #1
 8007ee4:	4623      	mov	r3, r4
 8007ee6:	469a      	mov	sl, r3
 8007ee8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007eec:	b10a      	cbz	r2, 8007ef2 <_vfiprintf_r+0xa2>
 8007eee:	2a25      	cmp	r2, #37	; 0x25
 8007ef0:	d1f9      	bne.n	8007ee6 <_vfiprintf_r+0x96>
 8007ef2:	ebba 0b04 	subs.w	fp, sl, r4
 8007ef6:	d00b      	beq.n	8007f10 <_vfiprintf_r+0xc0>
 8007ef8:	465b      	mov	r3, fp
 8007efa:	4622      	mov	r2, r4
 8007efc:	4629      	mov	r1, r5
 8007efe:	4630      	mov	r0, r6
 8007f00:	f7ff ff93 	bl	8007e2a <__sfputs_r>
 8007f04:	3001      	adds	r0, #1
 8007f06:	f000 80aa 	beq.w	800805e <_vfiprintf_r+0x20e>
 8007f0a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007f0c:	445a      	add	r2, fp
 8007f0e:	9209      	str	r2, [sp, #36]	; 0x24
 8007f10:	f89a 3000 	ldrb.w	r3, [sl]
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	f000 80a2 	beq.w	800805e <_vfiprintf_r+0x20e>
 8007f1a:	2300      	movs	r3, #0
 8007f1c:	f04f 32ff 	mov.w	r2, #4294967295
 8007f20:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007f24:	f10a 0a01 	add.w	sl, sl, #1
 8007f28:	9304      	str	r3, [sp, #16]
 8007f2a:	9307      	str	r3, [sp, #28]
 8007f2c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007f30:	931a      	str	r3, [sp, #104]	; 0x68
 8007f32:	4654      	mov	r4, sl
 8007f34:	2205      	movs	r2, #5
 8007f36:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007f3a:	4858      	ldr	r0, [pc, #352]	; (800809c <_vfiprintf_r+0x24c>)
 8007f3c:	f7f8 f968 	bl	8000210 <memchr>
 8007f40:	9a04      	ldr	r2, [sp, #16]
 8007f42:	b9d8      	cbnz	r0, 8007f7c <_vfiprintf_r+0x12c>
 8007f44:	06d1      	lsls	r1, r2, #27
 8007f46:	bf44      	itt	mi
 8007f48:	2320      	movmi	r3, #32
 8007f4a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007f4e:	0713      	lsls	r3, r2, #28
 8007f50:	bf44      	itt	mi
 8007f52:	232b      	movmi	r3, #43	; 0x2b
 8007f54:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007f58:	f89a 3000 	ldrb.w	r3, [sl]
 8007f5c:	2b2a      	cmp	r3, #42	; 0x2a
 8007f5e:	d015      	beq.n	8007f8c <_vfiprintf_r+0x13c>
 8007f60:	9a07      	ldr	r2, [sp, #28]
 8007f62:	4654      	mov	r4, sl
 8007f64:	2000      	movs	r0, #0
 8007f66:	f04f 0c0a 	mov.w	ip, #10
 8007f6a:	4621      	mov	r1, r4
 8007f6c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007f70:	3b30      	subs	r3, #48	; 0x30
 8007f72:	2b09      	cmp	r3, #9
 8007f74:	d94e      	bls.n	8008014 <_vfiprintf_r+0x1c4>
 8007f76:	b1b0      	cbz	r0, 8007fa6 <_vfiprintf_r+0x156>
 8007f78:	9207      	str	r2, [sp, #28]
 8007f7a:	e014      	b.n	8007fa6 <_vfiprintf_r+0x156>
 8007f7c:	eba0 0308 	sub.w	r3, r0, r8
 8007f80:	fa09 f303 	lsl.w	r3, r9, r3
 8007f84:	4313      	orrs	r3, r2
 8007f86:	9304      	str	r3, [sp, #16]
 8007f88:	46a2      	mov	sl, r4
 8007f8a:	e7d2      	b.n	8007f32 <_vfiprintf_r+0xe2>
 8007f8c:	9b03      	ldr	r3, [sp, #12]
 8007f8e:	1d19      	adds	r1, r3, #4
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	9103      	str	r1, [sp, #12]
 8007f94:	2b00      	cmp	r3, #0
 8007f96:	bfbb      	ittet	lt
 8007f98:	425b      	neglt	r3, r3
 8007f9a:	f042 0202 	orrlt.w	r2, r2, #2
 8007f9e:	9307      	strge	r3, [sp, #28]
 8007fa0:	9307      	strlt	r3, [sp, #28]
 8007fa2:	bfb8      	it	lt
 8007fa4:	9204      	strlt	r2, [sp, #16]
 8007fa6:	7823      	ldrb	r3, [r4, #0]
 8007fa8:	2b2e      	cmp	r3, #46	; 0x2e
 8007faa:	d10c      	bne.n	8007fc6 <_vfiprintf_r+0x176>
 8007fac:	7863      	ldrb	r3, [r4, #1]
 8007fae:	2b2a      	cmp	r3, #42	; 0x2a
 8007fb0:	d135      	bne.n	800801e <_vfiprintf_r+0x1ce>
 8007fb2:	9b03      	ldr	r3, [sp, #12]
 8007fb4:	1d1a      	adds	r2, r3, #4
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	9203      	str	r2, [sp, #12]
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	bfb8      	it	lt
 8007fbe:	f04f 33ff 	movlt.w	r3, #4294967295
 8007fc2:	3402      	adds	r4, #2
 8007fc4:	9305      	str	r3, [sp, #20]
 8007fc6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80080ac <_vfiprintf_r+0x25c>
 8007fca:	7821      	ldrb	r1, [r4, #0]
 8007fcc:	2203      	movs	r2, #3
 8007fce:	4650      	mov	r0, sl
 8007fd0:	f7f8 f91e 	bl	8000210 <memchr>
 8007fd4:	b140      	cbz	r0, 8007fe8 <_vfiprintf_r+0x198>
 8007fd6:	2340      	movs	r3, #64	; 0x40
 8007fd8:	eba0 000a 	sub.w	r0, r0, sl
 8007fdc:	fa03 f000 	lsl.w	r0, r3, r0
 8007fe0:	9b04      	ldr	r3, [sp, #16]
 8007fe2:	4303      	orrs	r3, r0
 8007fe4:	3401      	adds	r4, #1
 8007fe6:	9304      	str	r3, [sp, #16]
 8007fe8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007fec:	482c      	ldr	r0, [pc, #176]	; (80080a0 <_vfiprintf_r+0x250>)
 8007fee:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007ff2:	2206      	movs	r2, #6
 8007ff4:	f7f8 f90c 	bl	8000210 <memchr>
 8007ff8:	2800      	cmp	r0, #0
 8007ffa:	d03f      	beq.n	800807c <_vfiprintf_r+0x22c>
 8007ffc:	4b29      	ldr	r3, [pc, #164]	; (80080a4 <_vfiprintf_r+0x254>)
 8007ffe:	bb1b      	cbnz	r3, 8008048 <_vfiprintf_r+0x1f8>
 8008000:	9b03      	ldr	r3, [sp, #12]
 8008002:	3307      	adds	r3, #7
 8008004:	f023 0307 	bic.w	r3, r3, #7
 8008008:	3308      	adds	r3, #8
 800800a:	9303      	str	r3, [sp, #12]
 800800c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800800e:	443b      	add	r3, r7
 8008010:	9309      	str	r3, [sp, #36]	; 0x24
 8008012:	e767      	b.n	8007ee4 <_vfiprintf_r+0x94>
 8008014:	fb0c 3202 	mla	r2, ip, r2, r3
 8008018:	460c      	mov	r4, r1
 800801a:	2001      	movs	r0, #1
 800801c:	e7a5      	b.n	8007f6a <_vfiprintf_r+0x11a>
 800801e:	2300      	movs	r3, #0
 8008020:	3401      	adds	r4, #1
 8008022:	9305      	str	r3, [sp, #20]
 8008024:	4619      	mov	r1, r3
 8008026:	f04f 0c0a 	mov.w	ip, #10
 800802a:	4620      	mov	r0, r4
 800802c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008030:	3a30      	subs	r2, #48	; 0x30
 8008032:	2a09      	cmp	r2, #9
 8008034:	d903      	bls.n	800803e <_vfiprintf_r+0x1ee>
 8008036:	2b00      	cmp	r3, #0
 8008038:	d0c5      	beq.n	8007fc6 <_vfiprintf_r+0x176>
 800803a:	9105      	str	r1, [sp, #20]
 800803c:	e7c3      	b.n	8007fc6 <_vfiprintf_r+0x176>
 800803e:	fb0c 2101 	mla	r1, ip, r1, r2
 8008042:	4604      	mov	r4, r0
 8008044:	2301      	movs	r3, #1
 8008046:	e7f0      	b.n	800802a <_vfiprintf_r+0x1da>
 8008048:	ab03      	add	r3, sp, #12
 800804a:	9300      	str	r3, [sp, #0]
 800804c:	462a      	mov	r2, r5
 800804e:	4b16      	ldr	r3, [pc, #88]	; (80080a8 <_vfiprintf_r+0x258>)
 8008050:	a904      	add	r1, sp, #16
 8008052:	4630      	mov	r0, r6
 8008054:	f7fd fef6 	bl	8005e44 <_printf_float>
 8008058:	4607      	mov	r7, r0
 800805a:	1c78      	adds	r0, r7, #1
 800805c:	d1d6      	bne.n	800800c <_vfiprintf_r+0x1bc>
 800805e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008060:	07d9      	lsls	r1, r3, #31
 8008062:	d405      	bmi.n	8008070 <_vfiprintf_r+0x220>
 8008064:	89ab      	ldrh	r3, [r5, #12]
 8008066:	059a      	lsls	r2, r3, #22
 8008068:	d402      	bmi.n	8008070 <_vfiprintf_r+0x220>
 800806a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800806c:	f7ff fa42 	bl	80074f4 <__retarget_lock_release_recursive>
 8008070:	89ab      	ldrh	r3, [r5, #12]
 8008072:	065b      	lsls	r3, r3, #25
 8008074:	f53f af12 	bmi.w	8007e9c <_vfiprintf_r+0x4c>
 8008078:	9809      	ldr	r0, [sp, #36]	; 0x24
 800807a:	e711      	b.n	8007ea0 <_vfiprintf_r+0x50>
 800807c:	ab03      	add	r3, sp, #12
 800807e:	9300      	str	r3, [sp, #0]
 8008080:	462a      	mov	r2, r5
 8008082:	4b09      	ldr	r3, [pc, #36]	; (80080a8 <_vfiprintf_r+0x258>)
 8008084:	a904      	add	r1, sp, #16
 8008086:	4630      	mov	r0, r6
 8008088:	f7fe f980 	bl	800638c <_printf_i>
 800808c:	e7e4      	b.n	8008058 <_vfiprintf_r+0x208>
 800808e:	bf00      	nop
 8008090:	08008918 	.word	0x08008918
 8008094:	08008938 	.word	0x08008938
 8008098:	080088f8 	.word	0x080088f8
 800809c:	08008ab4 	.word	0x08008ab4
 80080a0:	08008abe 	.word	0x08008abe
 80080a4:	08005e45 	.word	0x08005e45
 80080a8:	08007e2b 	.word	0x08007e2b
 80080ac:	08008aba 	.word	0x08008aba

080080b0 <_sbrk_r>:
 80080b0:	b538      	push	{r3, r4, r5, lr}
 80080b2:	4d06      	ldr	r5, [pc, #24]	; (80080cc <_sbrk_r+0x1c>)
 80080b4:	2300      	movs	r3, #0
 80080b6:	4604      	mov	r4, r0
 80080b8:	4608      	mov	r0, r1
 80080ba:	602b      	str	r3, [r5, #0]
 80080bc:	f7fa f82c 	bl	8002118 <_sbrk>
 80080c0:	1c43      	adds	r3, r0, #1
 80080c2:	d102      	bne.n	80080ca <_sbrk_r+0x1a>
 80080c4:	682b      	ldr	r3, [r5, #0]
 80080c6:	b103      	cbz	r3, 80080ca <_sbrk_r+0x1a>
 80080c8:	6023      	str	r3, [r4, #0]
 80080ca:	bd38      	pop	{r3, r4, r5, pc}
 80080cc:	200003e4 	.word	0x200003e4

080080d0 <__sread>:
 80080d0:	b510      	push	{r4, lr}
 80080d2:	460c      	mov	r4, r1
 80080d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80080d8:	f000 faa8 	bl	800862c <_read_r>
 80080dc:	2800      	cmp	r0, #0
 80080de:	bfab      	itete	ge
 80080e0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80080e2:	89a3      	ldrhlt	r3, [r4, #12]
 80080e4:	181b      	addge	r3, r3, r0
 80080e6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80080ea:	bfac      	ite	ge
 80080ec:	6563      	strge	r3, [r4, #84]	; 0x54
 80080ee:	81a3      	strhlt	r3, [r4, #12]
 80080f0:	bd10      	pop	{r4, pc}

080080f2 <__swrite>:
 80080f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80080f6:	461f      	mov	r7, r3
 80080f8:	898b      	ldrh	r3, [r1, #12]
 80080fa:	05db      	lsls	r3, r3, #23
 80080fc:	4605      	mov	r5, r0
 80080fe:	460c      	mov	r4, r1
 8008100:	4616      	mov	r6, r2
 8008102:	d505      	bpl.n	8008110 <__swrite+0x1e>
 8008104:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008108:	2302      	movs	r3, #2
 800810a:	2200      	movs	r2, #0
 800810c:	f000 f9f8 	bl	8008500 <_lseek_r>
 8008110:	89a3      	ldrh	r3, [r4, #12]
 8008112:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008116:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800811a:	81a3      	strh	r3, [r4, #12]
 800811c:	4632      	mov	r2, r6
 800811e:	463b      	mov	r3, r7
 8008120:	4628      	mov	r0, r5
 8008122:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008126:	f000 b869 	b.w	80081fc <_write_r>

0800812a <__sseek>:
 800812a:	b510      	push	{r4, lr}
 800812c:	460c      	mov	r4, r1
 800812e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008132:	f000 f9e5 	bl	8008500 <_lseek_r>
 8008136:	1c43      	adds	r3, r0, #1
 8008138:	89a3      	ldrh	r3, [r4, #12]
 800813a:	bf15      	itete	ne
 800813c:	6560      	strne	r0, [r4, #84]	; 0x54
 800813e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008142:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008146:	81a3      	strheq	r3, [r4, #12]
 8008148:	bf18      	it	ne
 800814a:	81a3      	strhne	r3, [r4, #12]
 800814c:	bd10      	pop	{r4, pc}

0800814e <__sclose>:
 800814e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008152:	f000 b8f1 	b.w	8008338 <_close_r>
	...

08008158 <__swbuf_r>:
 8008158:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800815a:	460e      	mov	r6, r1
 800815c:	4614      	mov	r4, r2
 800815e:	4605      	mov	r5, r0
 8008160:	b118      	cbz	r0, 800816a <__swbuf_r+0x12>
 8008162:	6983      	ldr	r3, [r0, #24]
 8008164:	b90b      	cbnz	r3, 800816a <__swbuf_r+0x12>
 8008166:	f7ff f921 	bl	80073ac <__sinit>
 800816a:	4b21      	ldr	r3, [pc, #132]	; (80081f0 <__swbuf_r+0x98>)
 800816c:	429c      	cmp	r4, r3
 800816e:	d12b      	bne.n	80081c8 <__swbuf_r+0x70>
 8008170:	686c      	ldr	r4, [r5, #4]
 8008172:	69a3      	ldr	r3, [r4, #24]
 8008174:	60a3      	str	r3, [r4, #8]
 8008176:	89a3      	ldrh	r3, [r4, #12]
 8008178:	071a      	lsls	r2, r3, #28
 800817a:	d52f      	bpl.n	80081dc <__swbuf_r+0x84>
 800817c:	6923      	ldr	r3, [r4, #16]
 800817e:	b36b      	cbz	r3, 80081dc <__swbuf_r+0x84>
 8008180:	6923      	ldr	r3, [r4, #16]
 8008182:	6820      	ldr	r0, [r4, #0]
 8008184:	1ac0      	subs	r0, r0, r3
 8008186:	6963      	ldr	r3, [r4, #20]
 8008188:	b2f6      	uxtb	r6, r6
 800818a:	4283      	cmp	r3, r0
 800818c:	4637      	mov	r7, r6
 800818e:	dc04      	bgt.n	800819a <__swbuf_r+0x42>
 8008190:	4621      	mov	r1, r4
 8008192:	4628      	mov	r0, r5
 8008194:	f000 f966 	bl	8008464 <_fflush_r>
 8008198:	bb30      	cbnz	r0, 80081e8 <__swbuf_r+0x90>
 800819a:	68a3      	ldr	r3, [r4, #8]
 800819c:	3b01      	subs	r3, #1
 800819e:	60a3      	str	r3, [r4, #8]
 80081a0:	6823      	ldr	r3, [r4, #0]
 80081a2:	1c5a      	adds	r2, r3, #1
 80081a4:	6022      	str	r2, [r4, #0]
 80081a6:	701e      	strb	r6, [r3, #0]
 80081a8:	6963      	ldr	r3, [r4, #20]
 80081aa:	3001      	adds	r0, #1
 80081ac:	4283      	cmp	r3, r0
 80081ae:	d004      	beq.n	80081ba <__swbuf_r+0x62>
 80081b0:	89a3      	ldrh	r3, [r4, #12]
 80081b2:	07db      	lsls	r3, r3, #31
 80081b4:	d506      	bpl.n	80081c4 <__swbuf_r+0x6c>
 80081b6:	2e0a      	cmp	r6, #10
 80081b8:	d104      	bne.n	80081c4 <__swbuf_r+0x6c>
 80081ba:	4621      	mov	r1, r4
 80081bc:	4628      	mov	r0, r5
 80081be:	f000 f951 	bl	8008464 <_fflush_r>
 80081c2:	b988      	cbnz	r0, 80081e8 <__swbuf_r+0x90>
 80081c4:	4638      	mov	r0, r7
 80081c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80081c8:	4b0a      	ldr	r3, [pc, #40]	; (80081f4 <__swbuf_r+0x9c>)
 80081ca:	429c      	cmp	r4, r3
 80081cc:	d101      	bne.n	80081d2 <__swbuf_r+0x7a>
 80081ce:	68ac      	ldr	r4, [r5, #8]
 80081d0:	e7cf      	b.n	8008172 <__swbuf_r+0x1a>
 80081d2:	4b09      	ldr	r3, [pc, #36]	; (80081f8 <__swbuf_r+0xa0>)
 80081d4:	429c      	cmp	r4, r3
 80081d6:	bf08      	it	eq
 80081d8:	68ec      	ldreq	r4, [r5, #12]
 80081da:	e7ca      	b.n	8008172 <__swbuf_r+0x1a>
 80081dc:	4621      	mov	r1, r4
 80081de:	4628      	mov	r0, r5
 80081e0:	f000 f81e 	bl	8008220 <__swsetup_r>
 80081e4:	2800      	cmp	r0, #0
 80081e6:	d0cb      	beq.n	8008180 <__swbuf_r+0x28>
 80081e8:	f04f 37ff 	mov.w	r7, #4294967295
 80081ec:	e7ea      	b.n	80081c4 <__swbuf_r+0x6c>
 80081ee:	bf00      	nop
 80081f0:	08008918 	.word	0x08008918
 80081f4:	08008938 	.word	0x08008938
 80081f8:	080088f8 	.word	0x080088f8

080081fc <_write_r>:
 80081fc:	b538      	push	{r3, r4, r5, lr}
 80081fe:	4d07      	ldr	r5, [pc, #28]	; (800821c <_write_r+0x20>)
 8008200:	4604      	mov	r4, r0
 8008202:	4608      	mov	r0, r1
 8008204:	4611      	mov	r1, r2
 8008206:	2200      	movs	r2, #0
 8008208:	602a      	str	r2, [r5, #0]
 800820a:	461a      	mov	r2, r3
 800820c:	f7f9 ff33 	bl	8002076 <_write>
 8008210:	1c43      	adds	r3, r0, #1
 8008212:	d102      	bne.n	800821a <_write_r+0x1e>
 8008214:	682b      	ldr	r3, [r5, #0]
 8008216:	b103      	cbz	r3, 800821a <_write_r+0x1e>
 8008218:	6023      	str	r3, [r4, #0]
 800821a:	bd38      	pop	{r3, r4, r5, pc}
 800821c:	200003e4 	.word	0x200003e4

08008220 <__swsetup_r>:
 8008220:	4b32      	ldr	r3, [pc, #200]	; (80082ec <__swsetup_r+0xcc>)
 8008222:	b570      	push	{r4, r5, r6, lr}
 8008224:	681d      	ldr	r5, [r3, #0]
 8008226:	4606      	mov	r6, r0
 8008228:	460c      	mov	r4, r1
 800822a:	b125      	cbz	r5, 8008236 <__swsetup_r+0x16>
 800822c:	69ab      	ldr	r3, [r5, #24]
 800822e:	b913      	cbnz	r3, 8008236 <__swsetup_r+0x16>
 8008230:	4628      	mov	r0, r5
 8008232:	f7ff f8bb 	bl	80073ac <__sinit>
 8008236:	4b2e      	ldr	r3, [pc, #184]	; (80082f0 <__swsetup_r+0xd0>)
 8008238:	429c      	cmp	r4, r3
 800823a:	d10f      	bne.n	800825c <__swsetup_r+0x3c>
 800823c:	686c      	ldr	r4, [r5, #4]
 800823e:	89a3      	ldrh	r3, [r4, #12]
 8008240:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008244:	0719      	lsls	r1, r3, #28
 8008246:	d42c      	bmi.n	80082a2 <__swsetup_r+0x82>
 8008248:	06dd      	lsls	r5, r3, #27
 800824a:	d411      	bmi.n	8008270 <__swsetup_r+0x50>
 800824c:	2309      	movs	r3, #9
 800824e:	6033      	str	r3, [r6, #0]
 8008250:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008254:	81a3      	strh	r3, [r4, #12]
 8008256:	f04f 30ff 	mov.w	r0, #4294967295
 800825a:	e03e      	b.n	80082da <__swsetup_r+0xba>
 800825c:	4b25      	ldr	r3, [pc, #148]	; (80082f4 <__swsetup_r+0xd4>)
 800825e:	429c      	cmp	r4, r3
 8008260:	d101      	bne.n	8008266 <__swsetup_r+0x46>
 8008262:	68ac      	ldr	r4, [r5, #8]
 8008264:	e7eb      	b.n	800823e <__swsetup_r+0x1e>
 8008266:	4b24      	ldr	r3, [pc, #144]	; (80082f8 <__swsetup_r+0xd8>)
 8008268:	429c      	cmp	r4, r3
 800826a:	bf08      	it	eq
 800826c:	68ec      	ldreq	r4, [r5, #12]
 800826e:	e7e6      	b.n	800823e <__swsetup_r+0x1e>
 8008270:	0758      	lsls	r0, r3, #29
 8008272:	d512      	bpl.n	800829a <__swsetup_r+0x7a>
 8008274:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008276:	b141      	cbz	r1, 800828a <__swsetup_r+0x6a>
 8008278:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800827c:	4299      	cmp	r1, r3
 800827e:	d002      	beq.n	8008286 <__swsetup_r+0x66>
 8008280:	4630      	mov	r0, r6
 8008282:	f7ff fcdb 	bl	8007c3c <_free_r>
 8008286:	2300      	movs	r3, #0
 8008288:	6363      	str	r3, [r4, #52]	; 0x34
 800828a:	89a3      	ldrh	r3, [r4, #12]
 800828c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008290:	81a3      	strh	r3, [r4, #12]
 8008292:	2300      	movs	r3, #0
 8008294:	6063      	str	r3, [r4, #4]
 8008296:	6923      	ldr	r3, [r4, #16]
 8008298:	6023      	str	r3, [r4, #0]
 800829a:	89a3      	ldrh	r3, [r4, #12]
 800829c:	f043 0308 	orr.w	r3, r3, #8
 80082a0:	81a3      	strh	r3, [r4, #12]
 80082a2:	6923      	ldr	r3, [r4, #16]
 80082a4:	b94b      	cbnz	r3, 80082ba <__swsetup_r+0x9a>
 80082a6:	89a3      	ldrh	r3, [r4, #12]
 80082a8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80082ac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80082b0:	d003      	beq.n	80082ba <__swsetup_r+0x9a>
 80082b2:	4621      	mov	r1, r4
 80082b4:	4630      	mov	r0, r6
 80082b6:	f000 f95b 	bl	8008570 <__smakebuf_r>
 80082ba:	89a0      	ldrh	r0, [r4, #12]
 80082bc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80082c0:	f010 0301 	ands.w	r3, r0, #1
 80082c4:	d00a      	beq.n	80082dc <__swsetup_r+0xbc>
 80082c6:	2300      	movs	r3, #0
 80082c8:	60a3      	str	r3, [r4, #8]
 80082ca:	6963      	ldr	r3, [r4, #20]
 80082cc:	425b      	negs	r3, r3
 80082ce:	61a3      	str	r3, [r4, #24]
 80082d0:	6923      	ldr	r3, [r4, #16]
 80082d2:	b943      	cbnz	r3, 80082e6 <__swsetup_r+0xc6>
 80082d4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80082d8:	d1ba      	bne.n	8008250 <__swsetup_r+0x30>
 80082da:	bd70      	pop	{r4, r5, r6, pc}
 80082dc:	0781      	lsls	r1, r0, #30
 80082de:	bf58      	it	pl
 80082e0:	6963      	ldrpl	r3, [r4, #20]
 80082e2:	60a3      	str	r3, [r4, #8]
 80082e4:	e7f4      	b.n	80082d0 <__swsetup_r+0xb0>
 80082e6:	2000      	movs	r0, #0
 80082e8:	e7f7      	b.n	80082da <__swsetup_r+0xba>
 80082ea:	bf00      	nop
 80082ec:	20000024 	.word	0x20000024
 80082f0:	08008918 	.word	0x08008918
 80082f4:	08008938 	.word	0x08008938
 80082f8:	080088f8 	.word	0x080088f8

080082fc <__assert_func>:
 80082fc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80082fe:	4614      	mov	r4, r2
 8008300:	461a      	mov	r2, r3
 8008302:	4b09      	ldr	r3, [pc, #36]	; (8008328 <__assert_func+0x2c>)
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	4605      	mov	r5, r0
 8008308:	68d8      	ldr	r0, [r3, #12]
 800830a:	b14c      	cbz	r4, 8008320 <__assert_func+0x24>
 800830c:	4b07      	ldr	r3, [pc, #28]	; (800832c <__assert_func+0x30>)
 800830e:	9100      	str	r1, [sp, #0]
 8008310:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008314:	4906      	ldr	r1, [pc, #24]	; (8008330 <__assert_func+0x34>)
 8008316:	462b      	mov	r3, r5
 8008318:	f000 f8e0 	bl	80084dc <fiprintf>
 800831c:	f000 f9a5 	bl	800866a <abort>
 8008320:	4b04      	ldr	r3, [pc, #16]	; (8008334 <__assert_func+0x38>)
 8008322:	461c      	mov	r4, r3
 8008324:	e7f3      	b.n	800830e <__assert_func+0x12>
 8008326:	bf00      	nop
 8008328:	20000024 	.word	0x20000024
 800832c:	08008ac5 	.word	0x08008ac5
 8008330:	08008ad2 	.word	0x08008ad2
 8008334:	08008b00 	.word	0x08008b00

08008338 <_close_r>:
 8008338:	b538      	push	{r3, r4, r5, lr}
 800833a:	4d06      	ldr	r5, [pc, #24]	; (8008354 <_close_r+0x1c>)
 800833c:	2300      	movs	r3, #0
 800833e:	4604      	mov	r4, r0
 8008340:	4608      	mov	r0, r1
 8008342:	602b      	str	r3, [r5, #0]
 8008344:	f7f9 feb3 	bl	80020ae <_close>
 8008348:	1c43      	adds	r3, r0, #1
 800834a:	d102      	bne.n	8008352 <_close_r+0x1a>
 800834c:	682b      	ldr	r3, [r5, #0]
 800834e:	b103      	cbz	r3, 8008352 <_close_r+0x1a>
 8008350:	6023      	str	r3, [r4, #0]
 8008352:	bd38      	pop	{r3, r4, r5, pc}
 8008354:	200003e4 	.word	0x200003e4

08008358 <__sflush_r>:
 8008358:	898a      	ldrh	r2, [r1, #12]
 800835a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800835e:	4605      	mov	r5, r0
 8008360:	0710      	lsls	r0, r2, #28
 8008362:	460c      	mov	r4, r1
 8008364:	d458      	bmi.n	8008418 <__sflush_r+0xc0>
 8008366:	684b      	ldr	r3, [r1, #4]
 8008368:	2b00      	cmp	r3, #0
 800836a:	dc05      	bgt.n	8008378 <__sflush_r+0x20>
 800836c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800836e:	2b00      	cmp	r3, #0
 8008370:	dc02      	bgt.n	8008378 <__sflush_r+0x20>
 8008372:	2000      	movs	r0, #0
 8008374:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008378:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800837a:	2e00      	cmp	r6, #0
 800837c:	d0f9      	beq.n	8008372 <__sflush_r+0x1a>
 800837e:	2300      	movs	r3, #0
 8008380:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008384:	682f      	ldr	r7, [r5, #0]
 8008386:	602b      	str	r3, [r5, #0]
 8008388:	d032      	beq.n	80083f0 <__sflush_r+0x98>
 800838a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800838c:	89a3      	ldrh	r3, [r4, #12]
 800838e:	075a      	lsls	r2, r3, #29
 8008390:	d505      	bpl.n	800839e <__sflush_r+0x46>
 8008392:	6863      	ldr	r3, [r4, #4]
 8008394:	1ac0      	subs	r0, r0, r3
 8008396:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008398:	b10b      	cbz	r3, 800839e <__sflush_r+0x46>
 800839a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800839c:	1ac0      	subs	r0, r0, r3
 800839e:	2300      	movs	r3, #0
 80083a0:	4602      	mov	r2, r0
 80083a2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80083a4:	6a21      	ldr	r1, [r4, #32]
 80083a6:	4628      	mov	r0, r5
 80083a8:	47b0      	blx	r6
 80083aa:	1c43      	adds	r3, r0, #1
 80083ac:	89a3      	ldrh	r3, [r4, #12]
 80083ae:	d106      	bne.n	80083be <__sflush_r+0x66>
 80083b0:	6829      	ldr	r1, [r5, #0]
 80083b2:	291d      	cmp	r1, #29
 80083b4:	d82c      	bhi.n	8008410 <__sflush_r+0xb8>
 80083b6:	4a2a      	ldr	r2, [pc, #168]	; (8008460 <__sflush_r+0x108>)
 80083b8:	40ca      	lsrs	r2, r1
 80083ba:	07d6      	lsls	r6, r2, #31
 80083bc:	d528      	bpl.n	8008410 <__sflush_r+0xb8>
 80083be:	2200      	movs	r2, #0
 80083c0:	6062      	str	r2, [r4, #4]
 80083c2:	04d9      	lsls	r1, r3, #19
 80083c4:	6922      	ldr	r2, [r4, #16]
 80083c6:	6022      	str	r2, [r4, #0]
 80083c8:	d504      	bpl.n	80083d4 <__sflush_r+0x7c>
 80083ca:	1c42      	adds	r2, r0, #1
 80083cc:	d101      	bne.n	80083d2 <__sflush_r+0x7a>
 80083ce:	682b      	ldr	r3, [r5, #0]
 80083d0:	b903      	cbnz	r3, 80083d4 <__sflush_r+0x7c>
 80083d2:	6560      	str	r0, [r4, #84]	; 0x54
 80083d4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80083d6:	602f      	str	r7, [r5, #0]
 80083d8:	2900      	cmp	r1, #0
 80083da:	d0ca      	beq.n	8008372 <__sflush_r+0x1a>
 80083dc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80083e0:	4299      	cmp	r1, r3
 80083e2:	d002      	beq.n	80083ea <__sflush_r+0x92>
 80083e4:	4628      	mov	r0, r5
 80083e6:	f7ff fc29 	bl	8007c3c <_free_r>
 80083ea:	2000      	movs	r0, #0
 80083ec:	6360      	str	r0, [r4, #52]	; 0x34
 80083ee:	e7c1      	b.n	8008374 <__sflush_r+0x1c>
 80083f0:	6a21      	ldr	r1, [r4, #32]
 80083f2:	2301      	movs	r3, #1
 80083f4:	4628      	mov	r0, r5
 80083f6:	47b0      	blx	r6
 80083f8:	1c41      	adds	r1, r0, #1
 80083fa:	d1c7      	bne.n	800838c <__sflush_r+0x34>
 80083fc:	682b      	ldr	r3, [r5, #0]
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d0c4      	beq.n	800838c <__sflush_r+0x34>
 8008402:	2b1d      	cmp	r3, #29
 8008404:	d001      	beq.n	800840a <__sflush_r+0xb2>
 8008406:	2b16      	cmp	r3, #22
 8008408:	d101      	bne.n	800840e <__sflush_r+0xb6>
 800840a:	602f      	str	r7, [r5, #0]
 800840c:	e7b1      	b.n	8008372 <__sflush_r+0x1a>
 800840e:	89a3      	ldrh	r3, [r4, #12]
 8008410:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008414:	81a3      	strh	r3, [r4, #12]
 8008416:	e7ad      	b.n	8008374 <__sflush_r+0x1c>
 8008418:	690f      	ldr	r7, [r1, #16]
 800841a:	2f00      	cmp	r7, #0
 800841c:	d0a9      	beq.n	8008372 <__sflush_r+0x1a>
 800841e:	0793      	lsls	r3, r2, #30
 8008420:	680e      	ldr	r6, [r1, #0]
 8008422:	bf08      	it	eq
 8008424:	694b      	ldreq	r3, [r1, #20]
 8008426:	600f      	str	r7, [r1, #0]
 8008428:	bf18      	it	ne
 800842a:	2300      	movne	r3, #0
 800842c:	eba6 0807 	sub.w	r8, r6, r7
 8008430:	608b      	str	r3, [r1, #8]
 8008432:	f1b8 0f00 	cmp.w	r8, #0
 8008436:	dd9c      	ble.n	8008372 <__sflush_r+0x1a>
 8008438:	6a21      	ldr	r1, [r4, #32]
 800843a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800843c:	4643      	mov	r3, r8
 800843e:	463a      	mov	r2, r7
 8008440:	4628      	mov	r0, r5
 8008442:	47b0      	blx	r6
 8008444:	2800      	cmp	r0, #0
 8008446:	dc06      	bgt.n	8008456 <__sflush_r+0xfe>
 8008448:	89a3      	ldrh	r3, [r4, #12]
 800844a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800844e:	81a3      	strh	r3, [r4, #12]
 8008450:	f04f 30ff 	mov.w	r0, #4294967295
 8008454:	e78e      	b.n	8008374 <__sflush_r+0x1c>
 8008456:	4407      	add	r7, r0
 8008458:	eba8 0800 	sub.w	r8, r8, r0
 800845c:	e7e9      	b.n	8008432 <__sflush_r+0xda>
 800845e:	bf00      	nop
 8008460:	20400001 	.word	0x20400001

08008464 <_fflush_r>:
 8008464:	b538      	push	{r3, r4, r5, lr}
 8008466:	690b      	ldr	r3, [r1, #16]
 8008468:	4605      	mov	r5, r0
 800846a:	460c      	mov	r4, r1
 800846c:	b913      	cbnz	r3, 8008474 <_fflush_r+0x10>
 800846e:	2500      	movs	r5, #0
 8008470:	4628      	mov	r0, r5
 8008472:	bd38      	pop	{r3, r4, r5, pc}
 8008474:	b118      	cbz	r0, 800847e <_fflush_r+0x1a>
 8008476:	6983      	ldr	r3, [r0, #24]
 8008478:	b90b      	cbnz	r3, 800847e <_fflush_r+0x1a>
 800847a:	f7fe ff97 	bl	80073ac <__sinit>
 800847e:	4b14      	ldr	r3, [pc, #80]	; (80084d0 <_fflush_r+0x6c>)
 8008480:	429c      	cmp	r4, r3
 8008482:	d11b      	bne.n	80084bc <_fflush_r+0x58>
 8008484:	686c      	ldr	r4, [r5, #4]
 8008486:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800848a:	2b00      	cmp	r3, #0
 800848c:	d0ef      	beq.n	800846e <_fflush_r+0xa>
 800848e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008490:	07d0      	lsls	r0, r2, #31
 8008492:	d404      	bmi.n	800849e <_fflush_r+0x3a>
 8008494:	0599      	lsls	r1, r3, #22
 8008496:	d402      	bmi.n	800849e <_fflush_r+0x3a>
 8008498:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800849a:	f7ff f82a 	bl	80074f2 <__retarget_lock_acquire_recursive>
 800849e:	4628      	mov	r0, r5
 80084a0:	4621      	mov	r1, r4
 80084a2:	f7ff ff59 	bl	8008358 <__sflush_r>
 80084a6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80084a8:	07da      	lsls	r2, r3, #31
 80084aa:	4605      	mov	r5, r0
 80084ac:	d4e0      	bmi.n	8008470 <_fflush_r+0xc>
 80084ae:	89a3      	ldrh	r3, [r4, #12]
 80084b0:	059b      	lsls	r3, r3, #22
 80084b2:	d4dd      	bmi.n	8008470 <_fflush_r+0xc>
 80084b4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80084b6:	f7ff f81d 	bl	80074f4 <__retarget_lock_release_recursive>
 80084ba:	e7d9      	b.n	8008470 <_fflush_r+0xc>
 80084bc:	4b05      	ldr	r3, [pc, #20]	; (80084d4 <_fflush_r+0x70>)
 80084be:	429c      	cmp	r4, r3
 80084c0:	d101      	bne.n	80084c6 <_fflush_r+0x62>
 80084c2:	68ac      	ldr	r4, [r5, #8]
 80084c4:	e7df      	b.n	8008486 <_fflush_r+0x22>
 80084c6:	4b04      	ldr	r3, [pc, #16]	; (80084d8 <_fflush_r+0x74>)
 80084c8:	429c      	cmp	r4, r3
 80084ca:	bf08      	it	eq
 80084cc:	68ec      	ldreq	r4, [r5, #12]
 80084ce:	e7da      	b.n	8008486 <_fflush_r+0x22>
 80084d0:	08008918 	.word	0x08008918
 80084d4:	08008938 	.word	0x08008938
 80084d8:	080088f8 	.word	0x080088f8

080084dc <fiprintf>:
 80084dc:	b40e      	push	{r1, r2, r3}
 80084de:	b503      	push	{r0, r1, lr}
 80084e0:	4601      	mov	r1, r0
 80084e2:	ab03      	add	r3, sp, #12
 80084e4:	4805      	ldr	r0, [pc, #20]	; (80084fc <fiprintf+0x20>)
 80084e6:	f853 2b04 	ldr.w	r2, [r3], #4
 80084ea:	6800      	ldr	r0, [r0, #0]
 80084ec:	9301      	str	r3, [sp, #4]
 80084ee:	f7ff fcaf 	bl	8007e50 <_vfiprintf_r>
 80084f2:	b002      	add	sp, #8
 80084f4:	f85d eb04 	ldr.w	lr, [sp], #4
 80084f8:	b003      	add	sp, #12
 80084fa:	4770      	bx	lr
 80084fc:	20000024 	.word	0x20000024

08008500 <_lseek_r>:
 8008500:	b538      	push	{r3, r4, r5, lr}
 8008502:	4d07      	ldr	r5, [pc, #28]	; (8008520 <_lseek_r+0x20>)
 8008504:	4604      	mov	r4, r0
 8008506:	4608      	mov	r0, r1
 8008508:	4611      	mov	r1, r2
 800850a:	2200      	movs	r2, #0
 800850c:	602a      	str	r2, [r5, #0]
 800850e:	461a      	mov	r2, r3
 8008510:	f7f9 fdf4 	bl	80020fc <_lseek>
 8008514:	1c43      	adds	r3, r0, #1
 8008516:	d102      	bne.n	800851e <_lseek_r+0x1e>
 8008518:	682b      	ldr	r3, [r5, #0]
 800851a:	b103      	cbz	r3, 800851e <_lseek_r+0x1e>
 800851c:	6023      	str	r3, [r4, #0]
 800851e:	bd38      	pop	{r3, r4, r5, pc}
 8008520:	200003e4 	.word	0x200003e4

08008524 <__swhatbuf_r>:
 8008524:	b570      	push	{r4, r5, r6, lr}
 8008526:	460e      	mov	r6, r1
 8008528:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800852c:	2900      	cmp	r1, #0
 800852e:	b096      	sub	sp, #88	; 0x58
 8008530:	4614      	mov	r4, r2
 8008532:	461d      	mov	r5, r3
 8008534:	da08      	bge.n	8008548 <__swhatbuf_r+0x24>
 8008536:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800853a:	2200      	movs	r2, #0
 800853c:	602a      	str	r2, [r5, #0]
 800853e:	061a      	lsls	r2, r3, #24
 8008540:	d410      	bmi.n	8008564 <__swhatbuf_r+0x40>
 8008542:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008546:	e00e      	b.n	8008566 <__swhatbuf_r+0x42>
 8008548:	466a      	mov	r2, sp
 800854a:	f000 f895 	bl	8008678 <_fstat_r>
 800854e:	2800      	cmp	r0, #0
 8008550:	dbf1      	blt.n	8008536 <__swhatbuf_r+0x12>
 8008552:	9a01      	ldr	r2, [sp, #4]
 8008554:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008558:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800855c:	425a      	negs	r2, r3
 800855e:	415a      	adcs	r2, r3
 8008560:	602a      	str	r2, [r5, #0]
 8008562:	e7ee      	b.n	8008542 <__swhatbuf_r+0x1e>
 8008564:	2340      	movs	r3, #64	; 0x40
 8008566:	2000      	movs	r0, #0
 8008568:	6023      	str	r3, [r4, #0]
 800856a:	b016      	add	sp, #88	; 0x58
 800856c:	bd70      	pop	{r4, r5, r6, pc}
	...

08008570 <__smakebuf_r>:
 8008570:	898b      	ldrh	r3, [r1, #12]
 8008572:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008574:	079d      	lsls	r5, r3, #30
 8008576:	4606      	mov	r6, r0
 8008578:	460c      	mov	r4, r1
 800857a:	d507      	bpl.n	800858c <__smakebuf_r+0x1c>
 800857c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008580:	6023      	str	r3, [r4, #0]
 8008582:	6123      	str	r3, [r4, #16]
 8008584:	2301      	movs	r3, #1
 8008586:	6163      	str	r3, [r4, #20]
 8008588:	b002      	add	sp, #8
 800858a:	bd70      	pop	{r4, r5, r6, pc}
 800858c:	ab01      	add	r3, sp, #4
 800858e:	466a      	mov	r2, sp
 8008590:	f7ff ffc8 	bl	8008524 <__swhatbuf_r>
 8008594:	9900      	ldr	r1, [sp, #0]
 8008596:	4605      	mov	r5, r0
 8008598:	4630      	mov	r0, r6
 800859a:	f7ff fbbb 	bl	8007d14 <_malloc_r>
 800859e:	b948      	cbnz	r0, 80085b4 <__smakebuf_r+0x44>
 80085a0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80085a4:	059a      	lsls	r2, r3, #22
 80085a6:	d4ef      	bmi.n	8008588 <__smakebuf_r+0x18>
 80085a8:	f023 0303 	bic.w	r3, r3, #3
 80085ac:	f043 0302 	orr.w	r3, r3, #2
 80085b0:	81a3      	strh	r3, [r4, #12]
 80085b2:	e7e3      	b.n	800857c <__smakebuf_r+0xc>
 80085b4:	4b0d      	ldr	r3, [pc, #52]	; (80085ec <__smakebuf_r+0x7c>)
 80085b6:	62b3      	str	r3, [r6, #40]	; 0x28
 80085b8:	89a3      	ldrh	r3, [r4, #12]
 80085ba:	6020      	str	r0, [r4, #0]
 80085bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80085c0:	81a3      	strh	r3, [r4, #12]
 80085c2:	9b00      	ldr	r3, [sp, #0]
 80085c4:	6163      	str	r3, [r4, #20]
 80085c6:	9b01      	ldr	r3, [sp, #4]
 80085c8:	6120      	str	r0, [r4, #16]
 80085ca:	b15b      	cbz	r3, 80085e4 <__smakebuf_r+0x74>
 80085cc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80085d0:	4630      	mov	r0, r6
 80085d2:	f000 f863 	bl	800869c <_isatty_r>
 80085d6:	b128      	cbz	r0, 80085e4 <__smakebuf_r+0x74>
 80085d8:	89a3      	ldrh	r3, [r4, #12]
 80085da:	f023 0303 	bic.w	r3, r3, #3
 80085de:	f043 0301 	orr.w	r3, r3, #1
 80085e2:	81a3      	strh	r3, [r4, #12]
 80085e4:	89a0      	ldrh	r0, [r4, #12]
 80085e6:	4305      	orrs	r5, r0
 80085e8:	81a5      	strh	r5, [r4, #12]
 80085ea:	e7cd      	b.n	8008588 <__smakebuf_r+0x18>
 80085ec:	08007345 	.word	0x08007345

080085f0 <__ascii_mbtowc>:
 80085f0:	b082      	sub	sp, #8
 80085f2:	b901      	cbnz	r1, 80085f6 <__ascii_mbtowc+0x6>
 80085f4:	a901      	add	r1, sp, #4
 80085f6:	b142      	cbz	r2, 800860a <__ascii_mbtowc+0x1a>
 80085f8:	b14b      	cbz	r3, 800860e <__ascii_mbtowc+0x1e>
 80085fa:	7813      	ldrb	r3, [r2, #0]
 80085fc:	600b      	str	r3, [r1, #0]
 80085fe:	7812      	ldrb	r2, [r2, #0]
 8008600:	1e10      	subs	r0, r2, #0
 8008602:	bf18      	it	ne
 8008604:	2001      	movne	r0, #1
 8008606:	b002      	add	sp, #8
 8008608:	4770      	bx	lr
 800860a:	4610      	mov	r0, r2
 800860c:	e7fb      	b.n	8008606 <__ascii_mbtowc+0x16>
 800860e:	f06f 0001 	mvn.w	r0, #1
 8008612:	e7f8      	b.n	8008606 <__ascii_mbtowc+0x16>

08008614 <__malloc_lock>:
 8008614:	4801      	ldr	r0, [pc, #4]	; (800861c <__malloc_lock+0x8>)
 8008616:	f7fe bf6c 	b.w	80074f2 <__retarget_lock_acquire_recursive>
 800861a:	bf00      	nop
 800861c:	200003d8 	.word	0x200003d8

08008620 <__malloc_unlock>:
 8008620:	4801      	ldr	r0, [pc, #4]	; (8008628 <__malloc_unlock+0x8>)
 8008622:	f7fe bf67 	b.w	80074f4 <__retarget_lock_release_recursive>
 8008626:	bf00      	nop
 8008628:	200003d8 	.word	0x200003d8

0800862c <_read_r>:
 800862c:	b538      	push	{r3, r4, r5, lr}
 800862e:	4d07      	ldr	r5, [pc, #28]	; (800864c <_read_r+0x20>)
 8008630:	4604      	mov	r4, r0
 8008632:	4608      	mov	r0, r1
 8008634:	4611      	mov	r1, r2
 8008636:	2200      	movs	r2, #0
 8008638:	602a      	str	r2, [r5, #0]
 800863a:	461a      	mov	r2, r3
 800863c:	f7f9 fcfe 	bl	800203c <_read>
 8008640:	1c43      	adds	r3, r0, #1
 8008642:	d102      	bne.n	800864a <_read_r+0x1e>
 8008644:	682b      	ldr	r3, [r5, #0]
 8008646:	b103      	cbz	r3, 800864a <_read_r+0x1e>
 8008648:	6023      	str	r3, [r4, #0]
 800864a:	bd38      	pop	{r3, r4, r5, pc}
 800864c:	200003e4 	.word	0x200003e4

08008650 <__ascii_wctomb>:
 8008650:	b149      	cbz	r1, 8008666 <__ascii_wctomb+0x16>
 8008652:	2aff      	cmp	r2, #255	; 0xff
 8008654:	bf85      	ittet	hi
 8008656:	238a      	movhi	r3, #138	; 0x8a
 8008658:	6003      	strhi	r3, [r0, #0]
 800865a:	700a      	strbls	r2, [r1, #0]
 800865c:	f04f 30ff 	movhi.w	r0, #4294967295
 8008660:	bf98      	it	ls
 8008662:	2001      	movls	r0, #1
 8008664:	4770      	bx	lr
 8008666:	4608      	mov	r0, r1
 8008668:	4770      	bx	lr

0800866a <abort>:
 800866a:	b508      	push	{r3, lr}
 800866c:	2006      	movs	r0, #6
 800866e:	f000 f84d 	bl	800870c <raise>
 8008672:	2001      	movs	r0, #1
 8008674:	f7f9 fcd8 	bl	8002028 <_exit>

08008678 <_fstat_r>:
 8008678:	b538      	push	{r3, r4, r5, lr}
 800867a:	4d07      	ldr	r5, [pc, #28]	; (8008698 <_fstat_r+0x20>)
 800867c:	2300      	movs	r3, #0
 800867e:	4604      	mov	r4, r0
 8008680:	4608      	mov	r0, r1
 8008682:	4611      	mov	r1, r2
 8008684:	602b      	str	r3, [r5, #0]
 8008686:	f7f9 fd1e 	bl	80020c6 <_fstat>
 800868a:	1c43      	adds	r3, r0, #1
 800868c:	d102      	bne.n	8008694 <_fstat_r+0x1c>
 800868e:	682b      	ldr	r3, [r5, #0]
 8008690:	b103      	cbz	r3, 8008694 <_fstat_r+0x1c>
 8008692:	6023      	str	r3, [r4, #0]
 8008694:	bd38      	pop	{r3, r4, r5, pc}
 8008696:	bf00      	nop
 8008698:	200003e4 	.word	0x200003e4

0800869c <_isatty_r>:
 800869c:	b538      	push	{r3, r4, r5, lr}
 800869e:	4d06      	ldr	r5, [pc, #24]	; (80086b8 <_isatty_r+0x1c>)
 80086a0:	2300      	movs	r3, #0
 80086a2:	4604      	mov	r4, r0
 80086a4:	4608      	mov	r0, r1
 80086a6:	602b      	str	r3, [r5, #0]
 80086a8:	f7f9 fd1d 	bl	80020e6 <_isatty>
 80086ac:	1c43      	adds	r3, r0, #1
 80086ae:	d102      	bne.n	80086b6 <_isatty_r+0x1a>
 80086b0:	682b      	ldr	r3, [r5, #0]
 80086b2:	b103      	cbz	r3, 80086b6 <_isatty_r+0x1a>
 80086b4:	6023      	str	r3, [r4, #0]
 80086b6:	bd38      	pop	{r3, r4, r5, pc}
 80086b8:	200003e4 	.word	0x200003e4

080086bc <_raise_r>:
 80086bc:	291f      	cmp	r1, #31
 80086be:	b538      	push	{r3, r4, r5, lr}
 80086c0:	4604      	mov	r4, r0
 80086c2:	460d      	mov	r5, r1
 80086c4:	d904      	bls.n	80086d0 <_raise_r+0x14>
 80086c6:	2316      	movs	r3, #22
 80086c8:	6003      	str	r3, [r0, #0]
 80086ca:	f04f 30ff 	mov.w	r0, #4294967295
 80086ce:	bd38      	pop	{r3, r4, r5, pc}
 80086d0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80086d2:	b112      	cbz	r2, 80086da <_raise_r+0x1e>
 80086d4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80086d8:	b94b      	cbnz	r3, 80086ee <_raise_r+0x32>
 80086da:	4620      	mov	r0, r4
 80086dc:	f000 f830 	bl	8008740 <_getpid_r>
 80086e0:	462a      	mov	r2, r5
 80086e2:	4601      	mov	r1, r0
 80086e4:	4620      	mov	r0, r4
 80086e6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80086ea:	f000 b817 	b.w	800871c <_kill_r>
 80086ee:	2b01      	cmp	r3, #1
 80086f0:	d00a      	beq.n	8008708 <_raise_r+0x4c>
 80086f2:	1c59      	adds	r1, r3, #1
 80086f4:	d103      	bne.n	80086fe <_raise_r+0x42>
 80086f6:	2316      	movs	r3, #22
 80086f8:	6003      	str	r3, [r0, #0]
 80086fa:	2001      	movs	r0, #1
 80086fc:	e7e7      	b.n	80086ce <_raise_r+0x12>
 80086fe:	2400      	movs	r4, #0
 8008700:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008704:	4628      	mov	r0, r5
 8008706:	4798      	blx	r3
 8008708:	2000      	movs	r0, #0
 800870a:	e7e0      	b.n	80086ce <_raise_r+0x12>

0800870c <raise>:
 800870c:	4b02      	ldr	r3, [pc, #8]	; (8008718 <raise+0xc>)
 800870e:	4601      	mov	r1, r0
 8008710:	6818      	ldr	r0, [r3, #0]
 8008712:	f7ff bfd3 	b.w	80086bc <_raise_r>
 8008716:	bf00      	nop
 8008718:	20000024 	.word	0x20000024

0800871c <_kill_r>:
 800871c:	b538      	push	{r3, r4, r5, lr}
 800871e:	4d07      	ldr	r5, [pc, #28]	; (800873c <_kill_r+0x20>)
 8008720:	2300      	movs	r3, #0
 8008722:	4604      	mov	r4, r0
 8008724:	4608      	mov	r0, r1
 8008726:	4611      	mov	r1, r2
 8008728:	602b      	str	r3, [r5, #0]
 800872a:	f7f9 fc6d 	bl	8002008 <_kill>
 800872e:	1c43      	adds	r3, r0, #1
 8008730:	d102      	bne.n	8008738 <_kill_r+0x1c>
 8008732:	682b      	ldr	r3, [r5, #0]
 8008734:	b103      	cbz	r3, 8008738 <_kill_r+0x1c>
 8008736:	6023      	str	r3, [r4, #0]
 8008738:	bd38      	pop	{r3, r4, r5, pc}
 800873a:	bf00      	nop
 800873c:	200003e4 	.word	0x200003e4

08008740 <_getpid_r>:
 8008740:	f7f9 bc5a 	b.w	8001ff8 <_getpid>

08008744 <_init>:
 8008744:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008746:	bf00      	nop
 8008748:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800874a:	bc08      	pop	{r3}
 800874c:	469e      	mov	lr, r3
 800874e:	4770      	bx	lr

08008750 <_fini>:
 8008750:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008752:	bf00      	nop
 8008754:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008756:	bc08      	pop	{r3}
 8008758:	469e      	mov	lr, r3
 800875a:	4770      	bx	lr
