DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
]
instances [
(Instance
name "U_0"
duLibraryName "The_Reverb_Revolutionary_lib"
duName "CONTROL_Subsystem"
elements [
]
mwi 0
uid 464,0
)
(Instance
name "U_1"
duLibraryName "The_Reverb_Revolutionary_lib"
duName "AUDIO_Subsystem"
elements [
]
mwi 0
uid 3399,0
)
(Instance
name "U_2"
duLibraryName "The_Reverb_Revolutionary_lib"
duName "VISUAL_Subsystem"
elements [
]
mwi 0
uid 3573,0
)
]
libraryRefs [
"ieee"
]
)
version "32.1"
appVersion "2024.1 Built on 24 Jan 2024 at 18:06:06"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "/courses/TSTE12/proj/projgrp09/The_Reverb_Revolutionary/The_Reverb_Revolutionary_lib/hdl"
)
(vvPair
variable "HDSDir"
value "/courses/TSTE12/proj/projgrp09/The_Reverb_Revolutionary/The_Reverb_Revolutionary_lib/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/courses/TSTE12/proj/projgrp09/The_Reverb_Revolutionary/The_Reverb_Revolutionary_lib/hds/@t@o@p_@b@l@o@ck/struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "/courses/TSTE12/proj/projgrp09/The_Reverb_Revolutionary/The_Reverb_Revolutionary_lib/hds/@t@o@p_@b@l@o@ck/struct.bd.user"
)
(vvPair
variable "SourceDir"
value "/courses/TSTE12/proj/projgrp09/The_Reverb_Revolutionary/The_Reverb_Revolutionary_lib/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "/courses/TSTE12/proj/projgrp09/The_Reverb_Revolutionary/The_Reverb_Revolutionary_lib/hds/@t@o@p_@b@l@o@ck"
)
(vvPair
variable "d_logical"
value "/courses/TSTE12/proj/projgrp09/The_Reverb_Revolutionary/The_Reverb_Revolutionary_lib/hds/TOP_BLOCk"
)
(vvPair
variable "date"
value "10/28/24"
)
(vvPair
variable "day"
value "Mon"
)
(vvPair
variable "day_long"
value "Monday"
)
(vvPair
variable "dd"
value "28"
)
(vvPair
variable "entity_name"
value "TOP_BLOCk"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "matho019"
)
(vvPair
variable "graphical_source_date"
value "10/28/24"
)
(vvPair
variable "graphical_source_group"
value "student-liu.se"
)
(vvPair
variable "graphical_source_host"
value "muxen2-109.ad.liu.se"
)
(vvPair
variable "graphical_source_time"
value "18:53:45"
)
(vvPair
variable "group"
value "student-liu.se"
)
(vvPair
variable "host"
value "muxen2-109.ad.liu.se"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "The_Reverb_Revolutionary_lib"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/The_Reverb_Revolutionary_lib/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/The_Reverb_Revolutionary_lib/modelsim"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "$HDS_PROJECT_DIR/The_Reverb_Revolutionary_lib/ps"
)
(vvPair
variable "mm"
value "10"
)
(vvPair
variable "module_name"
value "TOP_BLOCk"
)
(vvPair
variable "month"
value "Oct"
)
(vvPair
variable "month_long"
value "October"
)
(vvPair
variable "p"
value "/courses/TSTE12/proj/projgrp09/The_Reverb_Revolutionary/The_Reverb_Revolutionary_lib/hds/@t@o@p_@b@l@o@ck/struct.bd"
)
(vvPair
variable "p_logical"
value "/courses/TSTE12/proj/projgrp09/The_Reverb_Revolutionary/The_Reverb_Revolutionary_lib/hds/TOP_BLOCk/struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "The_Reverb_Revolutionary"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "/sw/mentor/modelsim_SE_2021.3/modeltech/bin"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "/sw/mentor/precision_2021.1/Mgc_home/bin"
)
(vvPair
variable "task_QuestaCDCFormalPath"
value "$QHOME/bin"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "18:53:45"
)
(vvPair
variable "unit"
value "TOP_BLOCk"
)
(vvPair
variable "user"
value "matho019"
)
(vvPair
variable "version"
value "2024.1 Built on 24 Jan 2024 at 18:06:06"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2024"
)
(vvPair
variable "yy"
value "24"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 52,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,50000,49000,51000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 13,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "32200,50050,45700,50950"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "49000,46000,53000,47000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 16,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "49200,46050,53200,46950"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,48000,49000,49000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 19,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "32200,48050,45700,48950"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,48000,32000,49000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 22,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "28200,48050,31200,48950"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "49000,47000,69000,51000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 25,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "49200,47200,60200,48100"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "53000,46000,69000,47000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 28,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "53200,46050,65700,46950"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,46000,49000,48000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 31,0
va (VaSet
fg "32768,0,0"
)
xt "34000,46500,43000,47500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,49000,32000,50000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 34,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "28200,49050,30700,49950"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,50000,32000,51000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 37,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "28200,50050,31700,50950"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,49000,49000,50000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 40,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "32200,49050,47200,49950"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "28000,46000,69000,51000"
)
oxt "14000,66000,55000,71000"
)
*12 (SaComponent
uid 464,0
optionalChildren [
*13 (CptPort
uid 404,0
ps "OnEdgeStrategy"
shape (Triangle
uid 405,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-122750,17625,-122000,18375"
)
tg (CPTG
uid 406,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 407,0
va (VaSet
font "courier,8,0"
)
xt "-121000,17550,-117500,18450"
st "kb_data"
blo "-121000,18250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "kb_data"
t "std_logic"
o 4
suid 1,0
)
)
)
*14 (CptPort
uid 408,0
ps "OnEdgeStrategy"
shape (Triangle
uid 409,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-122750,18625,-122000,19375"
)
tg (CPTG
uid 410,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 411,0
va (VaSet
font "courier,8,0"
)
xt "-121000,18550,-118000,19450"
st "kb_clk"
blo "-121000,19250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "kb_clk"
t "std_logic"
o 3
suid 2,0
)
)
)
*15 (CptPort
uid 412,0
ps "OnEdgeStrategy"
shape (Triangle
uid 413,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-122750,19625,-122000,20375"
)
tg (CPTG
uid 414,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 415,0
va (VaSet
font "courier,8,0"
)
xt "-121000,19550,-117000,20450"
st "fpga_clk"
blo "-121000,20250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "fpga_clk"
t "std_logic"
o 1
suid 3,0
)
)
)
*16 (CptPort
uid 416,0
ps "OnEdgeStrategy"
shape (Triangle
uid 417,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-98000,17625,-97250,18375"
)
tg (CPTG
uid 418,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 419,0
va (VaSet
font "courier,8,0"
)
xt "-110500,17550,-99000,18450"
st "Volume_setting : (3:0)"
ju 2
blo "-99000,18250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "Volume_setting"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 14
suid 4,0
)
)
)
*17 (CptPort
uid 420,0
ps "OnEdgeStrategy"
shape (Triangle
uid 421,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-98000,18625,-97250,19375"
)
tg (CPTG
uid 422,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 423,0
va (VaSet
font "courier,8,0"
)
xt "-111000,18550,-99000,19450"
st "Balance_setting : (3:0)"
ju 2
blo "-99000,19250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "Balance_setting"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 5
suid 5,0
)
)
)
*18 (CptPort
uid 424,0
ps "OnEdgeStrategy"
shape (Triangle
uid 425,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-98000,19625,-97250,20375"
)
tg (CPTG
uid 426,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 427,0
va (VaSet
font "courier,8,0"
)
xt "-113000,19550,-99000,20450"
st "Echo_volume_setting : (3:0)"
ju 2
blo "-99000,20250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "Echo_volume_setting"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 7
suid 6,0
)
)
)
*19 (CptPort
uid 428,0
ps "OnEdgeStrategy"
shape (Triangle
uid 429,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-98000,20625,-97250,21375"
)
tg (CPTG
uid 430,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 431,0
va (VaSet
font "courier,8,0"
)
xt "-112000,20550,-99000,21450"
st "Echo_room_setting : (3:0)"
ju 2
blo "-99000,21250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "Echo_room_setting"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 6
suid 7,0
)
)
)
*20 (CptPort
uid 432,0
ps "OnEdgeStrategy"
shape (Triangle
uid 433,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-122750,20625,-122000,21375"
)
tg (CPTG
uid 434,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 435,0
va (VaSet
font "courier,8,0"
)
xt "-121000,20550,-114500,21450"
st "fpga_reset_n"
blo "-121000,21250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "fpga_reset_n"
t "std_logic"
o 2
suid 8,0
)
)
)
*21 (CptPort
uid 436,0
ps "OnEdgeStrategy"
shape (Triangle
uid 437,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-98000,21625,-97250,22375"
)
tg (CPTG
uid 438,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 439,0
va (VaSet
font "courier,8,0"
)
xt "-111500,21550,-99000,22450"
st "Selected_setting : (1:0)"
ju 2
blo "-99000,22250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "Selected_setting"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 13
suid 9,0
)
)
)
*22 (CptPort
uid 440,0
ps "OnEdgeStrategy"
shape (Triangle
uid 441,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-98000,27625,-97250,28375"
)
tg (CPTG
uid 442,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 443,0
va (VaSet
font "courier,8,0"
)
xt "-104500,27550,-99000,28450"
st "db : (9:0)"
ju 2
blo "-99000,28250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "db"
t "std_logic_vector"
b "(9 DOWNTO 0)"
o 15
suid 10,0
)
)
)
*23 (CptPort
uid 444,0
ps "OnEdgeStrategy"
shape (Triangle
uid 445,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-98000,28625,-97250,29375"
)
tg (CPTG
uid 446,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 447,0
va (VaSet
font "courier,8,0"
)
xt "-105500,28550,-99000,29450"
st "Hex0 : (6:0)"
ju 2
blo "-99000,29250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "Hex0"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 8
suid 11,0
)
)
)
*24 (CptPort
uid 448,0
ps "OnEdgeStrategy"
shape (Triangle
uid 449,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-98000,32625,-97250,33375"
)
tg (CPTG
uid 450,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 451,0
va (VaSet
font "courier,8,0"
)
xt "-105500,32550,-99000,33450"
st "Hex7 : (6:0)"
ju 2
blo "-99000,33250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "Hex7"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 12
suid 12,0
)
)
)
*25 (CptPort
uid 452,0
ps "OnEdgeStrategy"
shape (Triangle
uid 453,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-98000,31625,-97250,32375"
)
tg (CPTG
uid 454,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 455,0
va (VaSet
font "courier,8,0"
)
xt "-105500,31550,-99000,32450"
st "Hex6 : (6:0)"
ju 2
blo "-99000,32250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "Hex6"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 11
suid 13,0
)
)
)
*26 (CptPort
uid 456,0
ps "OnEdgeStrategy"
shape (Triangle
uid 457,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-98000,29625,-97250,30375"
)
tg (CPTG
uid 458,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 459,0
va (VaSet
font "courier,8,0"
)
xt "-105500,29550,-99000,30450"
st "Hex1 : (6:0)"
ju 2
blo "-99000,30250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "Hex1"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 9
suid 14,0
)
)
)
*27 (CptPort
uid 460,0
ps "OnEdgeStrategy"
shape (Triangle
uid 461,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-98000,30625,-97250,31375"
)
tg (CPTG
uid 462,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 463,0
va (VaSet
font "courier,8,0"
)
xt "-105500,30550,-99000,31450"
st "Hex2 : (6:0)"
ju 2
blo "-99000,31250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "Hex2"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 10
suid 15,0
)
)
)
]
shape (Rectangle
uid 465,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-122000,17000,-98000,37000"
)
oxt "15000,6000,39000,26000"
ttg (MlTextGroup
uid 466,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*28 (Text
uid 467,0
va (VaSet
font "courier,8,1"
)
xt "-116250,26100,-101750,27000"
st "The_Reverb_Revolutionary_lib"
blo "-116250,26800"
tm "BdLibraryNameMgr"
)
*29 (Text
uid 468,0
va (VaSet
font "courier,8,1"
)
xt "-116250,27000,-107250,27900"
st "CONTROL_Subsystem"
blo "-116250,27700"
tm "CptNameMgr"
)
*30 (Text
uid 469,0
va (VaSet
font "courier,8,1"
)
xt "-116250,27900,-114750,28800"
st "U_0"
blo "-116250,28600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 470,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 471,0
text (MLText
uid 472,0
va (VaSet
font "courier,8,0"
)
xt "-137000,23000,-137000,23000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 473,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-121750,35250,-120250,36750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*31 (Net
uid 793,0
lang 11
decl (Decl
n "Volume_setting"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 38
suid 1,0
)
declText (MLText
uid 794,0
va (VaSet
font "courier,8,0"
)
xt "22000,35100,51000,36000"
st "SIGNAL Volume_setting      : std_logic_vector(3 DOWNTO 0)
"
)
)
*32 (PortIoIn
uid 824,0
shape (CompositeShape
uid 825,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 826,0
sl 0
ro 270
xt "-134000,17625,-132500,18375"
)
(Line
uid 827,0
sl 0
ro 270
xt "-132500,18000,-132000,18000"
pts [
"-132500,18000"
"-132000,18000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 828,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 829,0
va (VaSet
font "courier,8,0"
)
xt "-138500,17550,-135000,18450"
st "kb_data"
ju 2
blo "-135000,18250"
tm "WireNameMgr"
)
)
)
*33 (PortIoIn
uid 830,0
shape (CompositeShape
uid 831,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 832,0
sl 0
ro 270
xt "-134000,18625,-132500,19375"
)
(Line
uid 833,0
sl 0
ro 270
xt "-132500,19000,-132000,19000"
pts [
"-132500,19000"
"-132000,19000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 834,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 835,0
va (VaSet
font "courier,8,0"
)
xt "-138000,18550,-135000,19450"
st "kb_clk"
ju 2
blo "-135000,19250"
tm "WireNameMgr"
)
)
)
*34 (PortIoIn
uid 836,0
shape (CompositeShape
uid 837,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 838,0
sl 0
ro 270
xt "-134000,19625,-132500,20375"
)
(Line
uid 839,0
sl 0
ro 270
xt "-132500,20000,-132000,20000"
pts [
"-132500,20000"
"-132000,20000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 840,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 841,0
va (VaSet
font "courier,8,0"
)
xt "-139000,19550,-135000,20450"
st "fpga_clk"
ju 2
blo "-135000,20250"
tm "WireNameMgr"
)
)
)
*35 (PortIoIn
uid 842,0
shape (CompositeShape
uid 843,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 844,0
sl 0
ro 270
xt "-134000,20625,-132500,21375"
)
(Line
uid 845,0
sl 0
ro 270
xt "-132500,21000,-132000,21000"
pts [
"-132500,21000"
"-132000,21000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 846,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 847,0
va (VaSet
font "courier,8,0"
)
xt "-141500,20550,-135000,21450"
st "fpga_reset_n"
ju 2
blo "-135000,21250"
tm "WireNameMgr"
)
)
)
*36 (Net
uid 848,0
lang 11
decl (Decl
n "kb_data"
t "std_logic"
o 5
suid 2,0
)
declText (MLText
uid 849,0
va (VaSet
font "courier,8,0"
)
xt "22000,5400,38000,6300"
st "kb_data             : std_logic
"
)
)
*37 (Net
uid 854,0
lang 11
decl (Decl
n "kb_clk"
t "std_logic"
o 4
suid 3,0
)
declText (MLText
uid 855,0
va (VaSet
font "courier,8,0"
)
xt "22000,4500,38000,5400"
st "kb_clk              : std_logic
"
)
)
*38 (Net
uid 860,0
lang 11
decl (Decl
n "fpga_clk"
t "std_logic"
o 2
suid 4,0
)
declText (MLText
uid 861,0
va (VaSet
font "courier,8,0"
)
xt "22000,2700,38000,3600"
st "fpga_clk            : std_logic
"
)
)
*39 (Net
uid 866,0
lang 11
decl (Decl
n "fpga_reset_n"
t "std_logic"
o 3
suid 5,0
)
declText (MLText
uid 867,0
va (VaSet
font "courier,8,0"
)
xt "22000,3600,38000,4500"
st "fpga_reset_n        : std_logic
"
)
)
*40 (PortIoOut
uid 880,0
shape (CompositeShape
uid 881,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 882,0
sl 0
ro 270
xt "-40500,13625,-39000,14375"
)
(Line
uid 883,0
sl 0
ro 270
xt "-41000,14000,-40500,14000"
pts [
"-41000,14000"
"-40500,14000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 884,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 885,0
va (VaSet
font "courier,8,0"
)
xt "-38000,13550,-34000,14450"
st "vga_sync"
blo "-38000,14250"
tm "WireNameMgr"
)
)
)
*41 (PortIoOut
uid 886,0
shape (CompositeShape
uid 887,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 888,0
sl 0
ro 270
xt "-40500,14625,-39000,15375"
)
(Line
uid 889,0
sl 0
ro 270
xt "-41000,15000,-40500,15000"
pts [
"-41000,15000"
"-40500,15000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 890,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 891,0
va (VaSet
font "courier,8,0"
)
xt "-38000,14550,-32000,15450"
st "vga_blank_n"
blo "-38000,15250"
tm "WireNameMgr"
)
)
)
*42 (PortIoOut
uid 898,0
shape (CompositeShape
uid 899,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 900,0
sl 0
ro 270
xt "-37500,23625,-36000,24375"
)
(Line
uid 901,0
sl 0
ro 270
xt "-38000,24000,-37500,24000"
pts [
"-38000,24000"
"-37500,24000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 902,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 903,0
va (VaSet
font "courier,8,0"
)
xt "-35000,23550,-28500,24450"
st "sram_address"
blo "-35000,24250"
tm "WireNameMgr"
)
)
)
*43 (PortIoOut
uid 910,0
shape (CompositeShape
uid 911,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 912,0
sl 0
ro 270
xt "-37500,24625,-36000,25375"
)
(Line
uid 913,0
sl 0
ro 270
xt "-38000,25000,-37500,25000"
pts [
"-38000,25000"
"-37500,25000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 914,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 915,0
va (VaSet
font "courier,8,0"
)
xt "-35000,24550,-30500,25450"
st "sram_we_n"
blo "-35000,25250"
tm "WireNameMgr"
)
)
)
*44 (PortIoOut
uid 916,0
shape (CompositeShape
uid 917,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 918,0
sl 0
ro 270
xt "-37500,25625,-36000,26375"
)
(Line
uid 919,0
sl 0
ro 270
xt "-38000,26000,-37500,26000"
pts [
"-38000,26000"
"-37500,26000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 920,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 921,0
va (VaSet
font "courier,8,0"
)
xt "-35000,25550,-30500,26450"
st "sram_ce_n"
blo "-35000,26250"
tm "WireNameMgr"
)
)
)
*45 (PortIoOut
uid 922,0
shape (CompositeShape
uid 923,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 924,0
sl 0
ro 270
xt "-37500,26625,-36000,27375"
)
(Line
uid 925,0
sl 0
ro 270
xt "-38000,27000,-37500,27000"
pts [
"-38000,27000"
"-37500,27000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 926,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 927,0
va (VaSet
font "courier,8,0"
)
xt "-35000,26550,-30500,27450"
st "sram_oe_n"
blo "-35000,27250"
tm "WireNameMgr"
)
)
)
*46 (PortIoOut
uid 928,0
shape (CompositeShape
uid 929,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 930,0
sl 0
ro 270
xt "-37500,27625,-36000,28375"
)
(Line
uid 931,0
sl 0
ro 270
xt "-38000,28000,-37500,28000"
pts [
"-38000,28000"
"-37500,28000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 932,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 933,0
va (VaSet
font "courier,8,0"
)
xt "-35000,27550,-30500,28450"
st "sram_lb_n"
blo "-35000,28250"
tm "WireNameMgr"
)
)
)
*47 (PortIoOut
uid 934,0
shape (CompositeShape
uid 935,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 936,0
sl 0
ro 270
xt "-37500,28625,-36000,29375"
)
(Line
uid 937,0
sl 0
ro 270
xt "-38000,29000,-37500,29000"
pts [
"-38000,29000"
"-37500,29000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 938,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 939,0
va (VaSet
font "courier,8,0"
)
xt "-35000,28550,-30500,29450"
st "sram_ub_n"
blo "-35000,29250"
tm "WireNameMgr"
)
)
)
*48 (PortIoOut
uid 940,0
shape (CompositeShape
uid 941,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 942,0
sl 0
ro 270
xt "-37500,29625,-36000,30375"
)
(Line
uid 943,0
sl 0
ro 270
xt "-38000,30000,-37500,30000"
pts [
"-38000,30000"
"-37500,30000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 944,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 945,0
va (VaSet
font "courier,8,0"
)
xt "-35000,29550,-32500,30450"
st "vga_b"
blo "-35000,30250"
tm "WireNameMgr"
)
)
)
*49 (PortIoOut
uid 946,0
shape (CompositeShape
uid 947,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 948,0
sl 0
ro 270
xt "-37500,30625,-36000,31375"
)
(Line
uid 949,0
sl 0
ro 270
xt "-38000,31000,-37500,31000"
pts [
"-38000,31000"
"-37500,31000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 950,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 951,0
va (VaSet
font "courier,8,0"
)
xt "-35000,30550,-32500,31450"
st "vga_g"
blo "-35000,31250"
tm "WireNameMgr"
)
)
)
*50 (PortIoOut
uid 952,0
shape (CompositeShape
uid 953,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 954,0
sl 0
ro 270
xt "-37500,31625,-36000,32375"
)
(Line
uid 955,0
sl 0
ro 270
xt "-38000,32000,-37500,32000"
pts [
"-38000,32000"
"-37500,32000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 956,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 957,0
va (VaSet
font "courier,8,0"
)
xt "-35000,31550,-32500,32450"
st "vga_r"
blo "-35000,32250"
tm "WireNameMgr"
)
)
)
*51 (PortIoOut
uid 958,0
shape (CompositeShape
uid 959,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 960,0
sl 0
ro 270
xt "-37500,32625,-36000,33375"
)
(Line
uid 961,0
sl 0
ro 270
xt "-38000,33000,-37500,33000"
pts [
"-38000,33000"
"-37500,33000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 962,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 963,0
va (VaSet
font "courier,8,0"
)
xt "-35000,32550,-29000,33450"
st "vga_hsync_n"
blo "-35000,33250"
tm "WireNameMgr"
)
)
)
*52 (PortIoOut
uid 964,0
shape (CompositeShape
uid 965,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 966,0
sl 0
ro 270
xt "-93500,31625,-92000,32375"
)
(Line
uid 967,0
sl 0
ro 270
xt "-94000,32000,-93500,32000"
pts [
"-94000,32000"
"-93500,32000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 968,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 969,0
va (VaSet
font "courier,8,0"
)
xt "-91000,31550,-89000,32450"
st "Hex6"
blo "-91000,32250"
tm "WireNameMgr"
)
)
)
*53 (PortIoOut
uid 970,0
shape (CompositeShape
uid 971,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 972,0
sl 0
ro 270
xt "-37500,33625,-36000,34375"
)
(Line
uid 973,0
sl 0
ro 270
xt "-38000,34000,-37500,34000"
pts [
"-38000,34000"
"-37500,34000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 974,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 975,0
va (VaSet
font "courier,8,0"
)
xt "-35000,33550,-29000,34450"
st "vga_vsync_n"
blo "-35000,34250"
tm "WireNameMgr"
)
)
)
*54 (PortIoOut
uid 976,0
shape (CompositeShape
uid 977,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 978,0
sl 0
ro 270
xt "-93500,32625,-92000,33375"
)
(Line
uid 979,0
sl 0
ro 270
xt "-94000,33000,-93500,33000"
pts [
"-94000,33000"
"-93500,33000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 980,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 981,0
va (VaSet
font "courier,8,0"
)
xt "-91000,32550,-89000,33450"
st "Hex7"
blo "-91000,33250"
tm "WireNameMgr"
)
)
)
*55 (Net
uid 982,0
lang 11
decl (Decl
n "vga_sync"
t "std_logic"
o 30
suid 6,0
)
declText (MLText
uid 983,0
va (VaSet
font "courier,8,0"
)
xt "22000,27000,38000,27900"
st "vga_sync            : std_logic
"
)
)
*56 (Net
uid 988,0
lang 11
decl (Decl
n "vga_blank_n"
t "std_logic"
o 25
suid 7,0
)
declText (MLText
uid 989,0
va (VaSet
font "courier,8,0"
)
xt "22000,22500,38000,23400"
st "vga_blank_n         : std_logic
"
)
)
*57 (Net
uid 994,0
lang 11
decl (Decl
n "vga_clk"
t "std_logic"
o 26
suid 8,0
)
declText (MLText
uid 995,0
va (VaSet
font "courier,8,0"
)
xt "22000,23400,38000,24300"
st "vga_clk             : std_logic
"
)
)
*58 (Net
uid 1000,0
decl (Decl
n "sram_we_n"
t "std_logic"
o 23
suid 9,0
)
declText (MLText
uid 1001,0
va (VaSet
font "courier,8,0"
)
xt "22000,20700,38000,21600"
st "sram_we_n           : std_logic
"
)
)
*59 (Net
uid 1006,0
decl (Decl
n "sram_ce_n"
t "std_logic"
o 19
suid 10,0
)
declText (MLText
uid 1007,0
va (VaSet
font "courier,8,0"
)
xt "22000,17100,38000,18000"
st "sram_ce_n           : std_logic
"
)
)
*60 (Net
uid 1012,0
decl (Decl
n "sram_oe_n"
t "std_logic"
o 21
suid 11,0
)
declText (MLText
uid 1013,0
va (VaSet
font "courier,8,0"
)
xt "22000,18900,38000,19800"
st "sram_oe_n           : std_logic
"
)
)
*61 (Net
uid 1018,0
decl (Decl
n "sram_lb_n"
t "std_logic"
o 20
suid 12,0
)
declText (MLText
uid 1019,0
va (VaSet
font "courier,8,0"
)
xt "22000,18000,38000,18900"
st "sram_lb_n           : std_logic
"
)
)
*62 (Net
uid 1024,0
decl (Decl
n "sram_ub_n"
t "std_logic"
o 22
suid 13,0
)
declText (MLText
uid 1025,0
va (VaSet
font "courier,8,0"
)
xt "22000,19800,38000,20700"
st "sram_ub_n           : std_logic
"
)
)
*63 (Net
uid 1030,0
lang 11
decl (Decl
n "vga_hsync_n"
t "std_logic"
o 28
suid 14,0
)
declText (MLText
uid 1031,0
va (VaSet
font "courier,8,0"
)
xt "22000,25200,38000,26100"
st "vga_hsync_n         : std_logic
"
)
)
*64 (Net
uid 1036,0
lang 11
decl (Decl
n "vga_vsync_n"
t "std_logic"
o 31
suid 15,0
)
declText (MLText
uid 1037,0
va (VaSet
font "courier,8,0"
)
xt "22000,27900,38000,28800"
st "vga_vsync_n         : std_logic
"
)
)
*65 (Net
uid 1042,0
decl (Decl
n "sram_address"
t "std_logic_vector"
b "(19 downto 0)"
o 18
suid 16,0
)
declText (MLText
uid 1043,0
va (VaSet
font "courier,8,0"
)
xt "22000,16200,48000,17100"
st "sram_address        : std_logic_vector(19 downto 0)
"
)
)
*66 (Net
uid 1048,0
lang 11
decl (Decl
n "vga_b"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 24
suid 17,0
)
declText (MLText
uid 1049,0
va (VaSet
font "courier,8,0"
)
xt "22000,21600,47500,22500"
st "vga_b               : std_logic_vector(7 DOWNTO 0)
"
)
)
*67 (Net
uid 1054,0
lang 11
decl (Decl
n "vga_g"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 27
suid 18,0
)
declText (MLText
uid 1055,0
va (VaSet
font "courier,8,0"
)
xt "22000,24300,47500,25200"
st "vga_g               : std_logic_vector(7 DOWNTO 0)
"
)
)
*68 (Net
uid 1060,0
lang 11
decl (Decl
n "vga_r"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 29
suid 19,0
)
declText (MLText
uid 1061,0
va (VaSet
font "courier,8,0"
)
xt "22000,26100,47500,27000"
st "vga_r               : std_logic_vector(7 DOWNTO 0)
"
)
)
*69 (Net
uid 1128,0
lang 11
decl (Decl
n "Hex6"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 10
suid 22,0
)
declText (MLText
uid 1129,0
va (VaSet
font "courier,8,0"
)
xt "22000,9900,47500,10800"
st "Hex6                : std_logic_vector(6 DOWNTO 0)
"
)
)
*70 (Net
uid 1134,0
lang 11
decl (Decl
n "Hex7"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 11
suid 23,0
)
declText (MLText
uid 1135,0
va (VaSet
font "courier,8,0"
)
xt "22000,10800,47500,11700"
st "Hex7                : std_logic_vector(6 DOWNTO 0)
"
)
)
*71 (PortIoOut
uid 1275,0
shape (CompositeShape
uid 1276,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1277,0
sl 0
ro 270
xt "-95500,28625,-94000,29375"
)
(Line
uid 1278,0
sl 0
ro 270
xt "-96000,29000,-95500,29000"
pts [
"-96000,29000"
"-95500,29000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1279,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1280,0
va (VaSet
font "courier,8,0"
)
xt "-93000,28550,-91000,29450"
st "Hex0"
blo "-93000,29250"
tm "WireNameMgr"
)
)
)
*72 (PortIoOut
uid 1281,0
shape (CompositeShape
uid 1282,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1283,0
sl 0
ro 270
xt "-95500,29625,-94000,30375"
)
(Line
uid 1284,0
sl 0
ro 270
xt "-96000,30000,-95500,30000"
pts [
"-96000,30000"
"-95500,30000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1285,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1286,0
va (VaSet
font "courier,8,0"
)
xt "-93000,29550,-91000,30450"
st "Hex1"
blo "-93000,30250"
tm "WireNameMgr"
)
)
)
*73 (PortIoOut
uid 1287,0
shape (CompositeShape
uid 1288,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1289,0
sl 0
ro 270
xt "-95500,30625,-94000,31375"
)
(Line
uid 1290,0
sl 0
ro 270
xt "-96000,31000,-95500,31000"
pts [
"-96000,31000"
"-95500,31000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1291,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1292,0
va (VaSet
font "courier,8,0"
)
xt "-93000,30550,-91000,31450"
st "Hex2"
blo "-93000,31250"
tm "WireNameMgr"
)
)
)
*74 (Net
uid 1299,0
lang 11
decl (Decl
n "Hex0"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 7
suid 25,0
)
declText (MLText
uid 1300,0
va (VaSet
font "courier,8,0"
)
xt "22000,7200,47500,8100"
st "Hex0                : std_logic_vector(6 DOWNTO 0)
"
)
)
*75 (Net
uid 1305,0
lang 11
decl (Decl
n "Hex1"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 8
suid 26,0
)
declText (MLText
uid 1306,0
va (VaSet
font "courier,8,0"
)
xt "22000,8100,47500,9000"
st "Hex1                : std_logic_vector(6 DOWNTO 0)
"
)
)
*76 (Net
uid 1311,0
lang 11
decl (Decl
n "Hex2"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 9
suid 27,0
)
declText (MLText
uid 1312,0
va (VaSet
font "courier,8,0"
)
xt "22000,9000,47500,9900"
st "Hex2                : std_logic_vector(6 DOWNTO 0)
"
)
)
*77 (Net
uid 1317,0
lang 11
decl (Decl
n "Selected_setting"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 37
suid 28,0
)
declText (MLText
uid 1318,0
va (VaSet
font "courier,8,0"
)
xt "22000,34200,51000,35100"
st "SIGNAL Selected_setting    : std_logic_vector(1 DOWNTO 0)
"
)
)
*78 (Net
uid 1323,0
lang 11
decl (Decl
n "Echo_room_setting"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 35
suid 29,0
)
declText (MLText
uid 1324,0
va (VaSet
font "courier,8,0"
)
xt "22000,32400,51000,33300"
st "SIGNAL Echo_room_setting   : std_logic_vector(3 DOWNTO 0)
"
)
)
*79 (Net
uid 1329,0
lang 11
decl (Decl
n "Echo_volume_setting"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 36
suid 30,0
)
declText (MLText
uid 1330,0
va (VaSet
font "courier,8,0"
)
xt "22000,33300,51000,34200"
st "SIGNAL Echo_volume_setting : std_logic_vector(3 DOWNTO 0)
"
)
)
*80 (Net
uid 1335,0
lang 11
decl (Decl
n "Balance_setting"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 34
suid 31,0
)
declText (MLText
uid 1336,0
va (VaSet
font "courier,8,0"
)
xt "22000,31500,51000,32400"
st "SIGNAL Balance_setting     : std_logic_vector(3 DOWNTO 0)
"
)
)
*81 (PortIoIn
uid 1803,0
shape (CompositeShape
uid 1804,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1805,0
sl 0
ro 270
xt "-93000,22625,-91500,23375"
)
(Line
uid 1806,0
sl 0
ro 270
xt "-91500,23000,-91000,23000"
pts [
"-91500,23000"
"-91000,23000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1807,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1808,0
va (VaSet
font "courier,8,0"
)
xt "-98500,22550,-94000,23450"
st "sram_data"
ju 2
blo "-94000,23250"
tm "WireNameMgr"
)
)
)
*82 (Net
uid 1815,0
lang 11
decl (Decl
n "sram_data"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 6
suid 32,0
)
declText (MLText
uid 1816,0
va (VaSet
font "courier,8,0"
)
xt "22000,6300,48000,7200"
st "sram_data           : std_logic_vector(15 DOWNTO 0)
"
)
)
*83 (PortIoOut
uid 2022,0
shape (CompositeShape
uid 2023,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2024,0
sl 0
ro 270
xt "-40500,20625,-39000,21375"
)
(Line
uid 2025,0
sl 0
ro 270
xt "-41000,21000,-40500,21000"
pts [
"-41000,21000"
"-40500,21000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2026,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2027,0
va (VaSet
font "courier,8,0"
)
xt "-38000,20550,-34500,21450"
st "vga_clk"
blo "-38000,21250"
tm "WireNameMgr"
)
)
)
*84 (Net
uid 2304,0
decl (Decl
n "c0"
t "STD_LOGIC"
o 39
suid 34,0
)
declText (MLText
uid 2305,0
va (VaSet
font "courier,8,0"
)
xt "22000,36000,41500,36900"
st "SIGNAL c0                  : STD_LOGIC
"
)
)
*85 (Net
uid 2310,0
decl (Decl
n "locked"
t "STD_LOGIC"
o 40
suid 35,0
)
declText (MLText
uid 2311,0
va (VaSet
font "courier,8,0"
)
xt "22000,37800,41500,38700"
st "SIGNAL locked              : STD_LOGIC
"
)
)
*86 (PortIoOut
uid 2334,0
shape (CompositeShape
uid 2335,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2336,0
sl 0
ro 270
xt "-44500,61625,-43000,62375"
)
(Line
uid 2337,0
sl 0
ro 270
xt "-45000,62000,-44500,62000"
pts [
"-45000,62000"
"-44500,62000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2338,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2339,0
va (VaSet
font "courier,8,0"
)
xt "-42000,61550,-38500,62450"
st "adclrck"
blo "-42000,62250"
tm "WireNameMgr"
)
)
)
*87 (PortIoOut
uid 2340,0
shape (CompositeShape
uid 2341,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2342,0
sl 0
ro 270
xt "-44500,62625,-43000,63375"
)
(Line
uid 2343,0
sl 0
ro 270
xt "-45000,63000,-44500,63000"
pts [
"-45000,63000"
"-44500,63000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2344,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2345,0
va (VaSet
font "courier,8,0"
)
xt "-42000,62550,-38500,63450"
st "daclrck"
blo "-42000,63250"
tm "WireNameMgr"
)
)
)
*88 (PortIoOut
uid 2346,0
shape (CompositeShape
uid 2347,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2348,0
sl 0
ro 270
xt "-44500,63625,-43000,64375"
)
(Line
uid 2349,0
sl 0
ro 270
xt "-45000,64000,-44500,64000"
pts [
"-45000,64000"
"-44500,64000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2350,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2351,0
va (VaSet
font "courier,8,0"
)
xt "-42000,63550,-40000,64450"
st "bclk"
blo "-42000,64250"
tm "WireNameMgr"
)
)
)
*89 (PortIoOut
uid 2352,0
shape (CompositeShape
uid 2353,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2354,0
sl 0
ro 270
xt "-44500,65625,-43000,66375"
)
(Line
uid 2355,0
sl 0
ro 270
xt "-45000,66000,-44500,66000"
pts [
"-45000,66000"
"-44500,66000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2356,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2357,0
va (VaSet
font "courier,8,0"
)
xt "-42000,65550,-40500,66450"
st "xck"
blo "-42000,66250"
tm "WireNameMgr"
)
)
)
*90 (PortIoOut
uid 2358,0
shape (CompositeShape
uid 2359,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2360,0
sl 0
ro 270
xt "-44500,66625,-43000,67375"
)
(Line
uid 2361,0
sl 0
ro 270
xt "-45000,67000,-44500,67000"
pts [
"-45000,67000"
"-44500,67000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2362,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2363,0
va (VaSet
font "courier,8,0"
)
xt "-42000,66550,-39000,67450"
st "dacdat"
blo "-42000,67250"
tm "WireNameMgr"
)
)
)
*91 (PortIoOut
uid 2364,0
shape (CompositeShape
uid 2365,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2366,0
sl 0
ro 270
xt "-44500,67625,-43000,68375"
)
(Line
uid 2367,0
sl 0
ro 270
xt "-45000,68000,-44500,68000"
pts [
"-45000,68000"
"-44500,68000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2368,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2369,0
va (VaSet
font "courier,8,0"
)
xt "-42000,67550,-38500,68450"
st "i2c_scl"
blo "-42000,68250"
tm "WireNameMgr"
)
)
)
*92 (PortIoInOut
uid 2370,0
shape (CompositeShape
uid 2371,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 2372,0
sl 0
xt "-44500,64625,-43000,65375"
)
(Line
uid 2373,0
sl 0
xt "-45000,65000,-44500,65000"
pts [
"-45000,65000"
"-44500,65000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2374,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2375,0
va (VaSet
font "courier,8,0"
)
xt "-42000,64550,-38500,65450"
st "i2c_sda"
blo "-42000,65250"
tm "WireNameMgr"
)
)
)
*93 (Net
uid 2376,0
lang 11
decl (Decl
n "db"
t "std_logic_vector"
b "(17 DOWNTO 0)"
o 16
suid 36,0
)
declText (MLText
uid 2377,0
va (VaSet
font "courier,8,0"
)
xt "22000,36900,51500,37800"
st "SIGNAL db                  : std_logic_vector(17 DOWNTO 0)
"
)
)
*94 (Net
uid 2382,0
lang 11
decl (Decl
n "adclrck"
t "std_logic"
o 12
suid 37,0
)
declText (MLText
uid 2383,0
va (VaSet
font "courier,8,0"
)
xt "22000,11700,38000,12600"
st "adclrck             : std_logic
"
)
)
*95 (Net
uid 2388,0
lang 11
decl (Decl
n "daclrck"
t "std_logic"
o 15
suid 38,0
)
declText (MLText
uid 2389,0
va (VaSet
font "courier,8,0"
)
xt "22000,14400,38000,15300"
st "daclrck             : std_logic
"
)
)
*96 (Net
uid 2394,0
lang 11
decl (Decl
n "bclk"
t "std_logic"
o 13
suid 39,0
)
declText (MLText
uid 2395,0
va (VaSet
font "courier,8,0"
)
xt "22000,12600,38000,13500"
st "bclk                : std_logic
"
)
)
*97 (Net
uid 2400,0
lang 11
decl (Decl
n "i2c_sda"
t "std_logic"
o 33
suid 40,0
)
declText (MLText
uid 2401,0
va (VaSet
font "courier,8,0"
)
xt "22000,29700,38000,30600"
st "i2c_sda             : std_logic
"
)
)
*98 (Net
uid 2406,0
lang 11
decl (Decl
n "xck"
t "std_logic"
o 32
suid 41,0
)
declText (MLText
uid 2407,0
va (VaSet
font "courier,8,0"
)
xt "22000,28800,38000,29700"
st "xck                 : std_logic
"
)
)
*99 (Net
uid 2412,0
lang 11
decl (Decl
n "dacdat"
t "std_logic"
o 14
suid 42,0
)
declText (MLText
uid 2413,0
va (VaSet
font "courier,8,0"
)
xt "22000,13500,38000,14400"
st "dacdat              : std_logic
"
)
)
*100 (Net
uid 2418,0
lang 11
decl (Decl
n "i2c_scl"
t "std_logic"
o 17
suid 43,0
)
declText (MLText
uid 2419,0
va (VaSet
font "courier,8,0"
)
xt "22000,15300,38000,16200"
st "i2c_scl             : std_logic
"
)
)
*101 (PortIoIn
uid 2650,0
shape (CompositeShape
uid 2651,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2652,0
sl 0
ro 270
xt "-88000,62625,-86500,63375"
)
(Line
uid 2653,0
sl 0
ro 270
xt "-86500,63000,-86000,63000"
pts [
"-86500,63000"
"-86000,63000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2654,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2655,0
va (VaSet
font "courier,8,0"
)
xt "-92000,62550,-89000,63450"
st "adcdat"
ju 2
blo "-89000,63250"
tm "WireNameMgr"
)
)
)
*102 (Net
uid 2656,0
lang 11
decl (Decl
n "adcdat"
t "std_logic"
o 1
suid 44,0
)
declText (MLText
uid 2657,0
va (VaSet
font "courier,8,0"
)
xt "22000,1800,38000,2700"
st "adcdat              : std_logic
"
)
)
*103 (SaComponent
uid 3399,0
optionalChildren [
*104 (CptPort
uid 3339,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3340,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-80750,51625,-80000,52375"
)
tg (CPTG
uid 3341,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3342,0
va (VaSet
font "courier,8,0"
)
xt "-79000,51550,-75000,52450"
st "fpga_clk"
blo "-79000,52250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "fpga_clk"
t "std_logic"
o 6
suid 4,0
)
)
)
*105 (CptPort
uid 3343,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3344,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-80750,52625,-80000,53375"
)
tg (CPTG
uid 3345,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3346,0
va (VaSet
font "courier,8,0"
)
xt "-79000,52550,-72500,53450"
st "fpga_reset_n"
blo "-79000,53250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "fpga_reset_n"
t "std_logic"
o 7
suid 5,0
)
)
)
*106 (CptPort
uid 3347,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3348,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-80750,57625,-80000,58375"
)
tg (CPTG
uid 3349,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3350,0
va (VaSet
font "courier,8,0"
)
xt "-79000,57550,-67500,58450"
st "Volume_setting : (3:0)"
blo "-79000,58250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "Volume_setting"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 4
suid 10,0
)
)
)
*107 (CptPort
uid 3351,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3352,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-49000,61625,-48250,62375"
)
tg (CPTG
uid 3353,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3354,0
va (VaSet
font "courier,8,0"
)
xt "-53500,61550,-50000,62450"
st "adclrck"
ju 2
blo "-50000,62250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "adclrck"
t "std_logic"
o 8
suid 15,0
)
)
)
*108 (CptPort
uid 3355,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3356,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-49000,62625,-48250,63375"
)
tg (CPTG
uid 3357,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3358,0
va (VaSet
font "courier,8,0"
)
xt "-53500,62550,-50000,63450"
st "daclrck"
ju 2
blo "-50000,63250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "daclrck"
t "std_logic"
o 11
suid 16,0
)
)
)
*109 (CptPort
uid 3359,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3360,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-49000,63625,-48250,64375"
)
tg (CPTG
uid 3361,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3362,0
va (VaSet
font "courier,8,0"
)
xt "-52000,63550,-50000,64450"
st "bclk"
ju 2
blo "-50000,64250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "bclk"
t "std_logic"
o 9
suid 17,0
)
)
)
*110 (CptPort
uid 3363,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3364,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-49000,60625,-48250,61375"
)
tg (CPTG
uid 3365,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3366,0
va (VaSet
font "courier,8,0"
)
xt "-56000,60550,-50000,61450"
st "db : (17:0)"
ju 2
blo "-50000,61250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "db"
t "std_logic_vector"
b "(17 DOWNTO 0)"
o 12
suid 31,0
)
)
)
*111 (CptPort
uid 3367,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3368,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-80750,61625,-80000,62375"
)
tg (CPTG
uid 3369,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3370,0
va (VaSet
font "courier,8,0"
)
xt "-79000,61550,-67000,62450"
st "Balance_setting : (3:0)"
blo "-79000,62250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "Balance_setting"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 1
suid 32,0
)
)
)
*112 (CptPort
uid 3371,0
ps "OnEdgeStrategy"
shape (Diamond
uid 3372,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-49000,64625,-48250,65375"
)
tg (CPTG
uid 3373,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3374,0
va (VaSet
font "courier,8,0"
)
xt "-53500,64550,-50000,65450"
st "i2c_sda"
ju 2
blo "-50000,65250"
)
)
thePort (LogicalPort
lang 11
m 2
decl (Decl
n "i2c_sda"
t "std_logic"
o 15
suid 33,0
)
)
)
*113 (CptPort
uid 3375,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3376,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-49000,65625,-48250,66375"
)
tg (CPTG
uid 3377,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3378,0
va (VaSet
font "courier,8,0"
)
xt "-51500,65550,-50000,66450"
st "xck"
ju 2
blo "-50000,66250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "xck"
t "std_logic"
o 14
suid 34,0
)
)
)
*114 (CptPort
uid 3379,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3380,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-49000,66625,-48250,67375"
)
tg (CPTG
uid 3381,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3382,0
va (VaSet
font "courier,8,0"
)
xt "-53000,66550,-50000,67450"
st "dacdat"
ju 2
blo "-50000,67250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "dacdat"
t "std_logic"
o 10
suid 35,0
)
)
)
*115 (CptPort
uid 3383,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3384,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-49000,67625,-48250,68375"
)
tg (CPTG
uid 3385,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3386,0
va (VaSet
font "courier,8,0"
)
xt "-53500,67550,-50000,68450"
st "i2c_scl"
ju 2
blo "-50000,68250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "i2c_scl"
t "std_logic"
o 13
suid 36,0
)
)
)
*116 (CptPort
uid 3387,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3388,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-80750,62625,-80000,63375"
)
tg (CPTG
uid 3389,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3390,0
va (VaSet
font "courier,8,0"
)
xt "-79000,62550,-76000,63450"
st "adcdat"
blo "-79000,63250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "adcdat"
t "std_logic"
o 5
suid 37,0
)
)
)
*117 (CptPort
uid 3391,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3392,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-80750,63625,-80000,64375"
)
tg (CPTG
uid 3393,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3394,0
va (VaSet
font "courier,8,0"
)
xt "-79000,63550,-65000,64450"
st "Echo_volume_setting : (3:0)"
blo "-79000,64250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "Echo_volume_setting"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 3
suid 39,0
)
)
)
*118 (CptPort
uid 3395,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3396,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-80750,64625,-80000,65375"
)
tg (CPTG
uid 3397,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3398,0
va (VaSet
font "courier,8,0"
)
xt "-79000,64550,-66000,65450"
st "Echo_room_setting : (3:0)"
blo "-79000,65250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "Echo_room_setting"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 2
suid 40,0
)
)
)
]
shape (Rectangle
uid 3400,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-80000,51000,-49000,71000"
)
oxt "6000,11000,37000,31000"
ttg (MlTextGroup
uid 3401,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*119 (Text
uid 3402,0
va (VaSet
font "courier,8,1"
)
xt "-70250,60100,-55750,61000"
st "The_Reverb_Revolutionary_lib"
blo "-70250,60800"
tm "BdLibraryNameMgr"
)
*120 (Text
uid 3403,0
va (VaSet
font "courier,8,1"
)
xt "-70250,61000,-62250,61900"
st "AUDIO_Subsystem"
blo "-70250,61700"
tm "CptNameMgr"
)
*121 (Text
uid 3404,0
va (VaSet
font "courier,8,1"
)
xt "-70250,61900,-68750,62800"
st "U_1"
blo "-70250,62600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3405,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3406,0
text (MLText
uid 3407,0
va (VaSet
font "courier,8,0"
)
xt "-95000,57000,-95000,57000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 3408,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-79750,69250,-78250,70750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*122 (SaComponent
uid 3573,0
optionalChildren [
*123 (CptPort
uid 3473,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3474,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-73750,13625,-73000,14375"
)
tg (CPTG
uid 3475,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3476,0
va (VaSet
font "courier,8,0"
)
xt "-72000,13550,-68000,14450"
st "fpga_clk"
blo "-72000,14250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "fpga_clk"
t "std_logic"
o 8
suid 1,0
)
)
)
*124 (CptPort
uid 3477,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3478,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-73750,14625,-73000,15375"
)
tg (CPTG
uid 3479,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3480,0
va (VaSet
font "courier,8,0"
)
xt "-72000,14550,-65500,15450"
st "fpga_reset_n"
blo "-72000,15250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "fpga_reset_n"
t "std_logic"
o 9
suid 2,0
)
)
)
*125 (CptPort
uid 3481,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3482,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-42000,13625,-41250,14375"
)
tg (CPTG
uid 3483,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3484,0
va (VaSet
font "courier,8,0"
)
xt "-47000,13550,-43000,14450"
st "vga_sync"
ju 2
blo "-43000,14250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "vga_sync"
t "std_logic"
o 24
suid 3,0
)
)
)
*126 (CptPort
uid 3485,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3486,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-42000,14625,-41250,15375"
)
tg (CPTG
uid 3487,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3488,0
va (VaSet
font "courier,8,0"
)
xt "-49000,14550,-43000,15450"
st "vga_blank_n"
ju 2
blo "-43000,15250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "vga_blank_n"
t "std_logic"
o 19
suid 4,0
)
)
)
*127 (CptPort
uid 3489,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3490,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-42000,20625,-41250,21375"
)
tg (CPTG
uid 3491,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3492,0
va (VaSet
font "courier,8,0"
)
xt "-46500,20550,-43000,21450"
st "vga_clk"
ju 2
blo "-43000,21250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "vga_clk"
t "std_logic"
o 20
suid 10,0
)
)
)
*128 (CptPort
uid 3493,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3494,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-42000,23625,-41250,24375"
)
tg (CPTG
uid 3495,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3496,0
va (VaSet
font "courier,8,0"
)
xt "-54000,23550,-43000,24450"
st "sram_address : (19:0)"
ju 2
blo "-43000,24250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "sram_address"
t "std_logic_vector"
b "(19 DOWNTO 0)"
o 12
suid 13,0
)
)
)
*129 (CptPort
uid 3497,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3498,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-42000,24625,-41250,25375"
)
tg (CPTG
uid 3499,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3500,0
va (VaSet
font "courier,8,0"
)
xt "-47500,24550,-43000,25450"
st "sram_we_n"
ju 2
blo "-43000,25250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sram_we_n"
t "std_logic"
o 17
suid 14,0
)
)
)
*130 (CptPort
uid 3501,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3502,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-42000,25625,-41250,26375"
)
tg (CPTG
uid 3503,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3504,0
va (VaSet
font "courier,8,0"
)
xt "-47500,25550,-43000,26450"
st "sram_ce_n"
ju 2
blo "-43000,26250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sram_ce_n"
t "std_logic"
o 13
suid 15,0
)
)
)
*131 (CptPort
uid 3505,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3506,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-42000,26625,-41250,27375"
)
tg (CPTG
uid 3507,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3508,0
va (VaSet
font "courier,8,0"
)
xt "-47500,26550,-43000,27450"
st "sram_oe_n"
ju 2
blo "-43000,27250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sram_oe_n"
t "std_logic"
o 15
suid 16,0
)
)
)
*132 (CptPort
uid 3509,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3510,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-42000,27625,-41250,28375"
)
tg (CPTG
uid 3511,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3512,0
va (VaSet
font "courier,8,0"
)
xt "-47500,27550,-43000,28450"
st "sram_lb_n"
ju 2
blo "-43000,28250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sram_lb_n"
t "std_logic"
o 14
suid 17,0
)
)
)
*133 (CptPort
uid 3513,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3514,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-42000,28625,-41250,29375"
)
tg (CPTG
uid 3515,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3516,0
va (VaSet
font "courier,8,0"
)
xt "-47500,28550,-43000,29450"
st "sram_ub_n"
ju 2
blo "-43000,29250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sram_ub_n"
t "std_logic"
o 16
suid 18,0
)
)
)
*134 (CptPort
uid 3517,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3518,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-42000,29625,-41250,30375"
)
tg (CPTG
uid 3519,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3520,0
va (VaSet
font "courier,8,0"
)
xt "-50000,29550,-43000,30450"
st "vga_b : (7:0)"
ju 2
blo "-43000,30250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "vga_b"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 18
suid 20,0
)
)
)
*135 (CptPort
uid 3521,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3522,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-42000,30625,-41250,31375"
)
tg (CPTG
uid 3523,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3524,0
va (VaSet
font "courier,8,0"
)
xt "-50000,30550,-43000,31450"
st "vga_g : (7:0)"
ju 2
blo "-43000,31250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "vga_g"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 21
suid 21,0
)
)
)
*136 (CptPort
uid 3525,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3526,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-42000,31625,-41250,32375"
)
tg (CPTG
uid 3527,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3528,0
va (VaSet
font "courier,8,0"
)
xt "-50000,31550,-43000,32450"
st "vga_r : (7:0)"
ju 2
blo "-43000,32250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "vga_r"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 23
suid 22,0
)
)
)
*137 (CptPort
uid 3529,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3530,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-42000,32625,-41250,33375"
)
tg (CPTG
uid 3531,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3532,0
va (VaSet
font "courier,8,0"
)
xt "-49000,32550,-43000,33450"
st "vga_hsync_n"
ju 2
blo "-43000,33250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "vga_hsync_n"
t "std_logic"
o 22
suid 23,0
)
)
)
*138 (CptPort
uid 3533,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3534,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-42000,33625,-41250,34375"
)
tg (CPTG
uid 3535,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3536,0
va (VaSet
font "courier,8,0"
)
xt "-49000,33550,-43000,34450"
st "vga_vsync_n"
ju 2
blo "-43000,34250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "vga_vsync_n"
t "std_logic"
o 25
suid 24,0
)
)
)
*139 (CptPort
uid 3537,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3538,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-73750,15625,-73000,16375"
)
tg (CPTG
uid 3539,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3540,0
va (VaSet
font "courier,8,0"
)
xt "-72000,15550,-60500,16450"
st "Volume_setting : (3:0)"
blo "-72000,16250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "Volume_setting"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 7
suid 28,0
)
)
)
*140 (CptPort
uid 3541,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3542,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-73750,16625,-73000,17375"
)
tg (CPTG
uid 3543,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3544,0
va (VaSet
font "courier,8,0"
)
xt "-72000,16550,-60000,17450"
st "Balance_setting : (3:0)"
blo "-72000,17250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "Balance_setting"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 2
suid 29,0
)
)
)
*141 (CptPort
uid 3545,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3546,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-73750,17625,-73000,18375"
)
tg (CPTG
uid 3547,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3548,0
va (VaSet
font "courier,8,0"
)
xt "-72000,17550,-58000,18450"
st "Echo_volume_setting : (3:0)"
blo "-72000,18250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "Echo_volume_setting"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 4
suid 30,0
)
)
)
*142 (CptPort
uid 3549,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3550,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-73750,18625,-73000,19375"
)
tg (CPTG
uid 3551,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3552,0
va (VaSet
font "courier,8,0"
)
xt "-72000,18550,-59000,19450"
st "Echo_room_setting : (3:0)"
blo "-72000,19250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "Echo_room_setting"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 3
suid 31,0
)
)
)
*143 (CptPort
uid 3553,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3554,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-73750,19625,-73000,20375"
)
tg (CPTG
uid 3555,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3556,0
va (VaSet
font "courier,8,0"
)
xt "-72000,19550,-59500,20450"
st "Selected_setting : (1:0)"
blo "-72000,20250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "Selected_setting"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 6
suid 32,0
)
)
)
*144 (CptPort
uid 3557,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3558,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-73750,20625,-73000,21375"
)
tg (CPTG
uid 3559,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3560,0
va (VaSet
font "courier,8,0"
)
xt "-72000,20550,-62500,21450"
st "SRAM_Data : (15:0)"
blo "-72000,21250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "SRAM_Data"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 5
suid 33,0
)
)
)
*145 (CptPort
uid 3561,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3562,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-42000,34625,-41250,35375"
)
tg (CPTG
uid 3563,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3564,0
va (VaSet
font "courier,8,0"
)
xt "-44000,34550,-43000,35450"
st "c0"
ju 2
blo "-43000,35250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "c0"
t "STD_LOGIC"
o 10
suid 34,0
)
)
)
*146 (CptPort
uid 3565,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3566,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-42000,35625,-41250,36375"
)
tg (CPTG
uid 3567,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3568,0
va (VaSet
font "courier,8,0"
)
xt "-46000,35550,-43000,36450"
st "locked"
ju 2
blo "-43000,36250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "locked"
t "STD_LOGIC"
o 11
suid 35,0
)
)
)
*147 (CptPort
uid 3569,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3570,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-73750,21625,-73000,22375"
)
tg (CPTG
uid 3571,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3572,0
va (VaSet
font "courier,8,0"
)
xt "-72000,21550,-62500,22450"
st "Audio_bar : (17:0)"
blo "-72000,22250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "Audio_bar"
t "std_logic_vector"
b "(17 DOWNTO 0)"
o 1
suid 36,0
)
)
)
]
shape (Rectangle
uid 3574,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-73000,13000,-42000,37000"
)
oxt "15000,6000,46000,30000"
ttg (MlTextGroup
uid 3575,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*148 (Text
uid 3576,0
va (VaSet
font "courier,8,1"
)
xt "-70250,22100,-55750,23000"
st "The_Reverb_Revolutionary_lib"
blo "-70250,22800"
tm "BdLibraryNameMgr"
)
*149 (Text
uid 3577,0
va (VaSet
font "courier,8,1"
)
xt "-70250,23000,-61750,23900"
st "VISUAL_Subsystem"
blo "-70250,23700"
tm "CptNameMgr"
)
*150 (Text
uid 3578,0
va (VaSet
font "courier,8,1"
)
xt "-70250,23900,-68750,24800"
st "U_2"
blo "-70250,24600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3579,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3580,0
text (MLText
uid 3581,0
va (VaSet
font "courier,8,0"
)
xt "-88000,19000,-88000,19000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 3582,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-72750,35250,-71250,36750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*151 (Wire
uid 795,0
optionalChildren [
*152 (BdJunction
uid 2320,0
ps "OnConnectorStrategy"
shape (Circle
uid 2321,0
va (VaSet
vasetType 1
)
xt "-89399,17600,-88599,18400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 796,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-97250,16000,-73750,18000"
pts [
"-97250,18000"
"-88000,18000"
"-88000,16000"
"-73750,16000"
]
)
start &16
end &139
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 797,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 798,0
va (VaSet
font "courier,8,0"
)
xt "-86000,15100,-74500,16000"
st "Volume_setting : (3:0)"
blo "-86000,15800"
tm "WireNameMgr"
)
)
on &31
)
*153 (Wire
uid 850,0
shape (OrthoPolyLine
uid 851,0
va (VaSet
vasetType 3
)
xt "-132000,18000,-122750,18000"
pts [
"-132000,18000"
"-122750,18000"
]
)
start &32
end &13
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 852,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 853,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-130000,17100,-126500,18000"
st "kb_data"
blo "-130000,17800"
tm "WireNameMgr"
)
)
on &36
)
*154 (Wire
uid 856,0
shape (OrthoPolyLine
uid 857,0
va (VaSet
vasetType 3
)
xt "-132000,19000,-122750,19000"
pts [
"-132000,19000"
"-122750,19000"
]
)
start &33
end &14
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 858,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 859,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-130000,18100,-127000,19000"
st "kb_clk"
blo "-130000,18800"
tm "WireNameMgr"
)
)
on &37
)
*155 (Wire
uid 862,0
optionalChildren [
*156 (BdJunction
uid 1120,0
ps "OnConnectorStrategy"
shape (Circle
uid 1121,0
va (VaSet
vasetType 1
)
xt "-125399,19600,-124599,20400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 863,0
va (VaSet
vasetType 3
)
xt "-132000,20000,-122750,20000"
pts [
"-132000,20000"
"-122750,20000"
]
)
start &34
end &15
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 864,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 865,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-130000,19100,-126000,20000"
st "fpga_clk"
blo "-130000,19800"
tm "WireNameMgr"
)
)
on &38
)
*157 (Wire
uid 868,0
optionalChildren [
*158 (BdJunction
uid 1126,0
ps "OnConnectorStrategy"
shape (Circle
uid 1127,0
va (VaSet
vasetType 1
)
xt "-124149,20600,-123349,21400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 869,0
va (VaSet
vasetType 3
)
xt "-132000,21000,-122750,21000"
pts [
"-132000,21000"
"-122750,21000"
]
)
start &35
end &20
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 870,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 871,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-130000,20100,-123500,21000"
st "fpga_reset_n"
blo "-130000,20800"
tm "WireNameMgr"
)
)
on &39
)
*159 (Wire
uid 984,0
shape (OrthoPolyLine
uid 985,0
va (VaSet
vasetType 3
)
xt "-41250,14000,-41000,14000"
pts [
"-41250,14000"
"-41000,14000"
]
)
start &125
end &40
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 986,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 987,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-44250,13100,-40250,14000"
st "vga_sync"
blo "-44250,13800"
tm "WireNameMgr"
)
)
on &55
)
*160 (Wire
uid 990,0
shape (OrthoPolyLine
uid 991,0
va (VaSet
vasetType 3
)
xt "-41250,15000,-41000,15000"
pts [
"-41250,15000"
"-41000,15000"
]
)
start &126
end &41
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 992,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 993,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-44250,14100,-38250,15000"
st "vga_blank_n"
blo "-44250,14800"
tm "WireNameMgr"
)
)
on &56
)
*161 (Wire
uid 996,0
shape (OrthoPolyLine
uid 997,0
va (VaSet
vasetType 3
)
xt "-41250,21000,-41000,21000"
pts [
"-41250,21000"
"-41000,21000"
]
)
start &127
end &83
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 998,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 999,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-44250,20100,-40750,21000"
st "vga_clk"
blo "-44250,20800"
tm "WireNameMgr"
)
)
on &57
)
*162 (Wire
uid 1002,0
shape (OrthoPolyLine
uid 1003,0
va (VaSet
vasetType 3
)
xt "-41250,25000,-38000,25000"
pts [
"-41250,25000"
"-38000,25000"
]
)
start &129
end &43
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1004,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1005,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-40250,24100,-35750,25000"
st "sram_we_n"
blo "-40250,24800"
tm "WireNameMgr"
)
)
on &58
)
*163 (Wire
uid 1008,0
shape (OrthoPolyLine
uid 1009,0
va (VaSet
vasetType 3
)
xt "-41250,26000,-38000,26000"
pts [
"-41250,26000"
"-38000,26000"
]
)
start &130
end &44
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1010,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1011,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-40250,25100,-35750,26000"
st "sram_ce_n"
blo "-40250,25800"
tm "WireNameMgr"
)
)
on &59
)
*164 (Wire
uid 1014,0
shape (OrthoPolyLine
uid 1015,0
va (VaSet
vasetType 3
)
xt "-41250,27000,-38000,27000"
pts [
"-41250,27000"
"-38000,27000"
]
)
start &131
end &45
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1016,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1017,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-40250,26100,-35750,27000"
st "sram_oe_n"
blo "-40250,26800"
tm "WireNameMgr"
)
)
on &60
)
*165 (Wire
uid 1020,0
shape (OrthoPolyLine
uid 1021,0
va (VaSet
vasetType 3
)
xt "-41250,28000,-38000,28000"
pts [
"-41250,28000"
"-38000,28000"
]
)
start &132
end &46
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1022,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1023,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-40250,27100,-35750,28000"
st "sram_lb_n"
blo "-40250,27800"
tm "WireNameMgr"
)
)
on &61
)
*166 (Wire
uid 1026,0
shape (OrthoPolyLine
uid 1027,0
va (VaSet
vasetType 3
)
xt "-41250,29000,-38000,29000"
pts [
"-41250,29000"
"-38000,29000"
]
)
start &133
end &47
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1028,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1029,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-40250,28100,-35750,29000"
st "sram_ub_n"
blo "-40250,28800"
tm "WireNameMgr"
)
)
on &62
)
*167 (Wire
uid 1032,0
shape (OrthoPolyLine
uid 1033,0
va (VaSet
vasetType 3
)
xt "-41250,33000,-38000,33000"
pts [
"-41250,33000"
"-38000,33000"
]
)
start &137
end &51
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1034,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1035,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-44250,32100,-38250,33000"
st "vga_hsync_n"
blo "-44250,32800"
tm "WireNameMgr"
)
)
on &63
)
*168 (Wire
uid 1038,0
shape (OrthoPolyLine
uid 1039,0
va (VaSet
vasetType 3
)
xt "-41250,34000,-38000,34000"
pts [
"-41250,34000"
"-38000,34000"
]
)
start &138
end &53
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1040,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1041,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-44250,33100,-38250,34000"
st "vga_vsync_n"
blo "-44250,33800"
tm "WireNameMgr"
)
)
on &64
)
*169 (Wire
uid 1044,0
shape (OrthoPolyLine
uid 1045,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-41250,24000,-38000,24000"
pts [
"-41250,24000"
"-38000,24000"
]
)
start &128
end &42
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1046,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1047,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-44250,23100,-37750,24000"
st "sram_address"
blo "-44250,23800"
tm "WireNameMgr"
)
)
on &65
)
*170 (Wire
uid 1050,0
shape (OrthoPolyLine
uid 1051,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-41250,30000,-38000,30000"
pts [
"-41250,30000"
"-38000,30000"
]
)
start &134
end &48
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1052,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1053,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-42250,29100,-39750,30000"
st "vga_b"
blo "-42250,29800"
tm "WireNameMgr"
)
)
on &66
)
*171 (Wire
uid 1056,0
shape (OrthoPolyLine
uid 1057,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-41250,31000,-38000,31000"
pts [
"-41250,31000"
"-38000,31000"
]
)
start &135
end &49
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1058,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1059,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-42250,30100,-39750,31000"
st "vga_g"
blo "-42250,30800"
tm "WireNameMgr"
)
)
on &67
)
*172 (Wire
uid 1062,0
shape (OrthoPolyLine
uid 1063,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-41250,32000,-38000,32000"
pts [
"-41250,32000"
"-38000,32000"
]
)
start &136
end &50
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1064,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1065,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-42250,31100,-39750,32000"
st "vga_r"
blo "-42250,31800"
tm "WireNameMgr"
)
)
on &68
)
*173 (Wire
uid 1116,0
shape (OrthoPolyLine
uid 1117,0
va (VaSet
vasetType 3
)
xt "-124999,14000,-73750,20000"
pts [
"-124999,20000"
"-124999,14000"
"-73750,14000"
]
)
start &156
end &123
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1118,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1119,0
va (VaSet
font "courier,8,0"
)
xt "-78750,13100,-74750,14000"
st "fpga_clk"
blo "-78750,13800"
tm "WireNameMgr"
)
)
on &38
)
*174 (Wire
uid 1122,0
shape (OrthoPolyLine
uid 1123,0
va (VaSet
vasetType 3
)
xt "-123749,15000,-73750,21000"
pts [
"-123749,21000"
"-123749,15000"
"-73750,15000"
]
)
start &158
end &124
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1124,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1125,0
va (VaSet
font "courier,8,0"
)
xt "-81750,14100,-75250,15000"
st "fpga_reset_n"
blo "-81750,14800"
tm "WireNameMgr"
)
)
on &39
)
*175 (Wire
uid 1130,0
shape (OrthoPolyLine
uid 1131,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-97250,32000,-94000,32000"
pts [
"-94000,32000"
"-97250,32000"
]
)
start &52
end &25
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1132,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1133,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-102000,31100,-100000,32000"
st "Hex6"
blo "-102000,31800"
tm "WireNameMgr"
)
)
on &69
)
*176 (Wire
uid 1136,0
shape (OrthoPolyLine
uid 1137,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-97250,33000,-94000,33000"
pts [
"-97250,33000"
"-94000,33000"
]
)
start &24
end &54
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1138,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1139,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-95250,32100,-93250,33000"
st "Hex7"
blo "-95250,32800"
tm "WireNameMgr"
)
)
on &70
)
*177 (Wire
uid 1301,0
shape (OrthoPolyLine
uid 1302,0
va (VaSet
vasetType 3
)
xt "-97250,29000,-96000,29000"
pts [
"-97250,29000"
"-96000,29000"
]
)
start &23
end &71
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1303,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1304,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-95250,28100,-93250,29000"
st "Hex0"
blo "-95250,28800"
tm "WireNameMgr"
)
)
on &74
)
*178 (Wire
uid 1307,0
shape (OrthoPolyLine
uid 1308,0
va (VaSet
vasetType 3
)
xt "-97250,30000,-96000,30000"
pts [
"-97250,30000"
"-96000,30000"
]
)
start &26
end &72
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1309,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1310,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-95250,29100,-93250,30000"
st "Hex1"
blo "-95250,29800"
tm "WireNameMgr"
)
)
on &75
)
*179 (Wire
uid 1313,0
shape (OrthoPolyLine
uid 1314,0
va (VaSet
vasetType 3
)
xt "-97250,31000,-96000,31000"
pts [
"-97250,31000"
"-96000,31000"
]
)
start &27
end &73
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1315,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1316,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-95250,30100,-93250,31000"
st "Hex2"
blo "-95250,30800"
tm "WireNameMgr"
)
)
on &76
)
*180 (Wire
uid 1552,0
optionalChildren [
*181 (BdJunction
uid 2326,0
ps "OnConnectorStrategy"
shape (Circle
uid 2327,0
va (VaSet
vasetType 1
)
xt "-88399,18600,-87599,19400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1553,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-97250,17000,-73750,19000"
pts [
"-97250,19000"
"-87000,19000"
"-87000,17000"
"-73750,17000"
]
)
start &17
end &140
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1554,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1555,0
va (VaSet
font "courier,8,0"
)
xt "-82750,16100,-74750,17000"
st "Balance_setting"
blo "-82750,16800"
tm "WireNameMgr"
)
)
on &80
)
*182 (Wire
uid 1564,0
optionalChildren [
*183 (BdJunction
uid 3413,0
ps "OnConnectorStrategy"
shape (Circle
uid 3414,0
va (VaSet
vasetType 1
)
xt "-91399,19600,-90599,20400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1565,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-97250,18000,-73750,20000"
pts [
"-97250,20000"
"-86000,20000"
"-86000,18000"
"-73750,18000"
]
)
start &18
end &141
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1566,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1567,0
va (VaSet
font "courier,8,0"
)
xt "-84750,17100,-74750,18000"
st "Echo_volume_setting"
blo "-84750,17800"
tm "WireNameMgr"
)
)
on &79
)
*184 (Wire
uid 1570,0
optionalChildren [
*185 (BdJunction
uid 3425,0
ps "OnConnectorStrategy"
shape (Circle
uid 3426,0
va (VaSet
vasetType 1
)
xt "-90399,20600,-89599,21400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1571,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-97250,19000,-73750,21000"
pts [
"-97250,21000"
"-85000,21000"
"-85000,19000"
"-73750,19000"
]
)
start &19
end &142
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1572,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1573,0
va (VaSet
font "courier,8,0"
)
xt "-83750,18100,-74750,19000"
st "Echo_room_setting"
blo "-83750,18800"
tm "WireNameMgr"
)
)
on &78
)
*186 (Wire
uid 1576,0
shape (OrthoPolyLine
uid 1577,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-97250,20000,-73750,22000"
pts [
"-97250,22000"
"-84000,22000"
"-84000,20000"
"-73750,20000"
]
)
start &21
end &143
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1578,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1579,0
va (VaSet
font "courier,8,0"
)
xt "-83750,19100,-75250,20000"
st "Selected_setting"
blo "-83750,19800"
tm "WireNameMgr"
)
)
on &77
)
*187 (Wire
uid 1809,0
shape (OrthoPolyLine
uid 1810,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-91000,21000,-73750,23000"
pts [
"-91000,23000"
"-83000,23000"
"-83000,21000"
"-73750,21000"
]
)
start &81
end &144
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1813,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1814,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-89000,22100,-84500,23000"
st "sram_data"
blo "-89000,22800"
tm "WireNameMgr"
)
)
on &82
)
*188 (Wire
uid 2306,0
shape (OrthoPolyLine
uid 2307,0
va (VaSet
vasetType 3
)
xt "-83000,35000,-38000,52000"
pts [
"-41250,35000"
"-38000,35000"
"-38000,49000"
"-83000,49000"
"-83000,52000"
"-80750,52000"
]
)
start &145
end &104
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 2308,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2309,0
va (VaSet
font "courier,8,0"
)
xt "-39250,34100,-38250,35000"
st "c0"
blo "-39250,34800"
tm "WireNameMgr"
)
)
on &84
)
*189 (Wire
uid 2312,0
shape (OrthoPolyLine
uid 2313,0
va (VaSet
vasetType 3
)
xt "-84000,36000,-39000,53000"
pts [
"-41250,36000"
"-39000,36000"
"-39000,48000"
"-84000,48000"
"-84000,53000"
"-80750,53000"
]
)
start &146
end &105
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 2314,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2315,0
va (VaSet
font "courier,8,0"
)
xt "-39250,35100,-36250,36000"
st "locked"
blo "-39250,35800"
tm "WireNameMgr"
)
)
on &85
)
*190 (Wire
uid 2316,0
shape (OrthoPolyLine
uid 2317,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-88999,18000,-80750,58000"
pts [
"-88999,18000"
"-88999,58000"
"-80750,58000"
]
)
start &152
end &106
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2318,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2319,0
va (VaSet
font "courier,8,0"
)
xt "-89750,57100,-82250,58000"
st "Volume_setting"
blo "-89750,57800"
tm "WireNameMgr"
)
)
on &31
)
*191 (Wire
uid 2322,0
shape (OrthoPolyLine
uid 2323,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-87999,19000,-80750,62000"
pts [
"-87999,19000"
"-87999,62000"
"-80750,62000"
]
)
start &181
end &111
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2324,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2325,0
va (VaSet
font "courier,8,0"
)
xt "-89750,61100,-81750,62000"
st "Balance_setting"
blo "-89750,61800"
tm "WireNameMgr"
)
)
on &80
)
*192 (Wire
uid 2378,0
shape (OrthoPolyLine
uid 2379,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-76000,22000,-45000,61000"
pts [
"-48250,61000"
"-45000,61000"
"-45000,42000"
"-76000,42000"
"-76000,22000"
"-73750,22000"
]
)
start &110
end &147
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2380,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2381,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-46250,60100,-45250,61000"
st "db"
blo "-46250,60800"
tm "WireNameMgr"
)
)
on &93
)
*193 (Wire
uid 2384,0
shape (OrthoPolyLine
uid 2385,0
va (VaSet
vasetType 3
)
xt "-48250,62000,-45000,62000"
pts [
"-48250,62000"
"-45000,62000"
]
)
start &107
end &86
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2386,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2387,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-46250,61100,-42750,62000"
st "adclrck"
blo "-46250,61800"
tm "WireNameMgr"
)
)
on &94
)
*194 (Wire
uid 2390,0
shape (OrthoPolyLine
uid 2391,0
va (VaSet
vasetType 3
)
xt "-48250,63000,-45000,63000"
pts [
"-48250,63000"
"-45000,63000"
]
)
start &108
end &87
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2392,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2393,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-46250,62100,-42750,63000"
st "daclrck"
blo "-46250,62800"
tm "WireNameMgr"
)
)
on &95
)
*195 (Wire
uid 2396,0
shape (OrthoPolyLine
uid 2397,0
va (VaSet
vasetType 3
)
xt "-48250,64000,-45000,64000"
pts [
"-48250,64000"
"-45000,64000"
]
)
start &109
end &88
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2398,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2399,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-46250,63100,-44250,64000"
st "bclk"
blo "-46250,63800"
tm "WireNameMgr"
)
)
on &96
)
*196 (Wire
uid 2402,0
shape (OrthoPolyLine
uid 2403,0
va (VaSet
vasetType 3
)
xt "-48250,65000,-45000,65000"
pts [
"-48250,65000"
"-45000,65000"
]
)
start &112
end &92
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2404,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2405,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-46250,64100,-42750,65000"
st "i2c_sda"
blo "-46250,64800"
tm "WireNameMgr"
)
)
on &97
)
*197 (Wire
uid 2408,0
shape (OrthoPolyLine
uid 2409,0
va (VaSet
vasetType 3
)
xt "-48250,66000,-45000,66000"
pts [
"-48250,66000"
"-45000,66000"
]
)
start &113
end &89
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2410,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2411,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-46250,65100,-44750,66000"
st "xck"
blo "-46250,65800"
tm "WireNameMgr"
)
)
on &98
)
*198 (Wire
uid 2414,0
shape (OrthoPolyLine
uid 2415,0
va (VaSet
vasetType 3
)
xt "-48250,67000,-45000,67000"
pts [
"-48250,67000"
"-45000,67000"
]
)
start &114
end &90
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2416,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2417,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-46250,66100,-43250,67000"
st "dacdat"
blo "-46250,66800"
tm "WireNameMgr"
)
)
on &99
)
*199 (Wire
uid 2420,0
shape (OrthoPolyLine
uid 2421,0
va (VaSet
vasetType 3
)
xt "-48250,68000,-45000,68000"
pts [
"-48250,68000"
"-45000,68000"
]
)
start &115
end &91
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2422,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2423,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-46250,67100,-42750,68000"
st "i2c_scl"
blo "-46250,67800"
tm "WireNameMgr"
)
)
on &100
)
*200 (Wire
uid 2658,0
shape (OrthoPolyLine
uid 2659,0
va (VaSet
vasetType 3
)
xt "-86000,63000,-80750,63000"
pts [
"-86000,63000"
"-80750,63000"
]
)
start &101
end &116
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2660,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2661,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-84000,62100,-81000,63000"
st "adcdat"
blo "-84000,62800"
tm "WireNameMgr"
)
)
on &102
)
*201 (Wire
uid 3409,0
shape (OrthoPolyLine
uid 3410,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-90999,20000,-80750,64000"
pts [
"-90999,20000"
"-90999,64000"
"-80750,64000"
]
)
start &183
end &117
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3411,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3412,0
va (VaSet
font "courier,8,0"
)
xt "-91750,63100,-81750,64000"
st "Echo_volume_setting"
blo "-91750,63800"
tm "WireNameMgr"
)
)
on &79
)
*202 (Wire
uid 3421,0
shape (OrthoPolyLine
uid 3422,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-89999,21000,-80750,65000"
pts [
"-89999,21000"
"-89999,65000"
"-80750,65000"
]
)
start &185
end &118
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3423,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3424,0
va (VaSet
font "courier,8,0"
)
xt "-90750,64100,-81750,65000"
st "Echo_room_setting"
blo "-90750,64800"
tm "WireNameMgr"
)
)
on &78
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *203 (PackageList
uid 41,0
stg "VerticalLayoutStrategy"
textVec [
*204 (Text
uid 42,0
va (VaSet
font "courier,8,1"
)
xt "0,0,6500,900"
st "Package List"
blo "0,700"
)
*205 (MLText
uid 43,0
va (VaSet
font "courier,8,0"
)
xt "0,900,14500,3600"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.numeric_std.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 44,0
stg "VerticalLayoutStrategy"
textVec [
*206 (Text
uid 45,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "20000,0,30000,900"
st "Compiler Directives"
blo "20000,700"
)
*207 (Text
uid 46,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "20000,900,31500,1800"
st "Pre-module directives:"
blo "20000,1600"
)
*208 (MLText
uid 47,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,1800,30100,3600"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*209 (Text
uid 48,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "20000,3600,32000,4500"
st "Post-module directives:"
blo "20000,4300"
)
*210 (MLText
uid 49,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*211 (Text
uid 50,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "20000,4500,31500,5400"
st "End-module directives:"
blo "20000,5200"
)
*212 (MLText
uid 51,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,5400,20000,5400"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "-8,41,1928,1170"
viewArea "-135574,10380,-8812,83344"
cachedDiagramExtent "-141500,0,69000,71000"
hasePageBreakOrigin 1
pageBreakOrigin "-207000,0"
lastUid 3582,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "200,200,2200,1100"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "450,2150,1450,3050"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "courier,8,1"
)
xt "1000,1000,4000,1900"
st "Panel0"
blo "1000,1700"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*213 (Text
va (VaSet
font "courier,8,1"
)
xt "1750,3650,6250,4550"
st "<library>"
blo "1750,4350"
tm "BdLibraryNameMgr"
)
*214 (Text
va (VaSet
font "courier,8,1"
)
xt "1750,4550,5250,5450"
st "<block>"
blo "1750,5250"
tm "BlkNameMgr"
)
*215 (Text
va (VaSet
font "courier,8,1"
)
xt "1750,5450,3250,6350"
st "U_0"
blo "1750,6150"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "1750,13650,1750,13650"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*216 (Text
va (VaSet
font "courier,8,1"
)
xt "1000,3650,4500,4550"
st "Library"
blo "1000,4350"
)
*217 (Text
va (VaSet
font "courier,8,1"
)
xt "1000,4550,7000,5450"
st "MWComponent"
blo "1000,5250"
)
*218 (Text
va (VaSet
font "courier,8,1"
)
xt "1000,5450,2500,6350"
st "U_0"
blo "1000,6150"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "-6000,1650,-6000,1650"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*219 (Text
va (VaSet
font "courier,8,1"
)
xt "1000,3650,4500,4550"
st "Library"
blo "1000,4350"
tm "BdLibraryNameMgr"
)
*220 (Text
va (VaSet
font "courier,8,1"
)
xt "1000,4550,7000,5450"
st "SaComponent"
blo "1000,5250"
tm "CptNameMgr"
)
*221 (Text
va (VaSet
font "courier,8,1"
)
xt "1000,5450,2500,6350"
st "U_0"
blo "1000,6150"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "-6000,1650,-6000,1650"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*222 (Text
va (VaSet
font "courier,8,1"
)
xt "500,3650,4000,4550"
st "Library"
blo "500,4350"
)
*223 (Text
va (VaSet
font "courier,8,1"
)
xt "500,4550,7500,5450"
st "VhdlComponent"
blo "500,5250"
)
*224 (Text
va (VaSet
font "courier,8,1"
)
xt "500,5450,2000,6350"
st "U_0"
blo "500,6150"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "-6500,1650,-6500,1650"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-750,0,8750,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*225 (Text
va (VaSet
font "courier,8,1"
)
xt "-250,3650,3250,4550"
st "Library"
blo "-250,4350"
)
*226 (Text
va (VaSet
font "courier,8,1"
)
xt "-250,4550,8250,5450"
st "VerilogComponent"
blo "-250,5250"
)
*227 (Text
va (VaSet
font "courier,8,1"
)
xt "-250,5450,1250,6350"
st "U_0"
blo "-250,6150"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "-7250,1650,-7250,1650"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*228 (Text
va (VaSet
font "courier,8,1"
)
xt "3250,4100,4750,5000"
st "eb1"
blo "3250,4800"
tm "HdlTextNameMgr"
)
*229 (Text
va (VaSet
font "courier,8,1"
)
xt "3250,5000,3750,5900"
st "1"
blo "3250,5700"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "courier,8,0"
)
xt "200,200,2200,1100"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "courier,8,1"
)
xt "-250,-450,250,450"
st "G"
blo "-250,250"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,0,2000,900"
st "sig0"
blo "0,700"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,0,2500,900"
st "dbus0"
blo "0,700"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "courier,8,0"
)
xt "0,0,3500,900"
st "bundle0"
blo "0,700"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "courier,8,0"
)
xt "0,900,1000,1800"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "courier,8,0"
)
)
second (MLText
va (VaSet
font "courier,8,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "courier,8,0"
)
xt "0,-1000,14500,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1350"
)
num (Text
va (VaSet
font "courier,8,0"
)
xt "300,250,800,1150"
st "1"
blo "300,950"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*230 (Text
va (VaSet
font "courier,8,1"
)
xt "12500,20000,22000,20900"
st "Frame Declarations"
blo "12500,20700"
)
*231 (MLText
va (VaSet
font "courier,8,0"
)
xt "12500,20900,12500,20900"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "courier,8,0"
)
xt "0,-1000,9000,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1350"
)
num (Text
va (VaSet
font "courier,8,0"
)
xt "300,250,800,1150"
st "1"
blo "300,950"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*232 (Text
va (VaSet
font "courier,8,1"
)
xt "12500,20000,22000,20900"
st "Frame Declarations"
blo "12500,20700"
)
*233 (MLText
va (VaSet
font "courier,8,0"
)
xt "12500,20900,12500,20900"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,750,2000,1650"
st "Port"
blo "0,1450"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,750,2000,1650"
st "Port"
blo "0,1450"
)
)
thePort (LogicalPort
lang 11
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "courier,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "courier,8,1"
)
xt "20000,0,26500,900"
st "Declarations"
blo "20000,700"
)
portLabel (Text
uid 3,0
va (VaSet
font "courier,8,1"
)
xt "20000,900,23000,1800"
st "Ports:"
blo "20000,1600"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "20000,0,24500,900"
st "Pre User:"
blo "20000,700"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "courier,8,1"
)
xt "20000,30600,28500,31500"
st "Diagram Signals:"
blo "20000,31300"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "20000,0,25500,900"
st "Post User:"
blo "20000,700"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 46,0
usingSuid 1
emptyRow *234 (LEmptyRow
)
uid 54,0
optionalChildren [
*235 (RefLabelRowHdr
)
*236 (TitleRowHdr
)
*237 (FilterRowHdr
)
*238 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*239 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*240 (GroupColHdr
tm "GroupColHdrMgr"
)
*241 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*242 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*243 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*244 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*245 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*246 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*247 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "Volume_setting"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 38
suid 1,0
)
)
uid 799,0
)
*248 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "kb_data"
t "std_logic"
o 5
suid 2,0
)
)
uid 872,0
)
*249 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "kb_clk"
t "std_logic"
o 4
suid 3,0
)
)
uid 874,0
)
*250 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "fpga_clk"
t "std_logic"
o 2
suid 4,0
)
)
uid 876,0
)
*251 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "fpga_reset_n"
t "std_logic"
o 3
suid 5,0
)
)
uid 878,0
)
*252 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "vga_sync"
t "std_logic"
o 30
suid 6,0
)
)
uid 1078,0
)
*253 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "vga_blank_n"
t "std_logic"
o 25
suid 7,0
)
)
uid 1080,0
)
*254 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "vga_clk"
t "std_logic"
o 26
suid 8,0
)
)
uid 1082,0
)
*255 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "sram_we_n"
t "std_logic"
o 23
suid 9,0
)
)
uid 1084,0
)
*256 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "sram_ce_n"
t "std_logic"
o 19
suid 10,0
)
)
uid 1086,0
)
*257 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "sram_oe_n"
t "std_logic"
o 21
suid 11,0
)
)
uid 1088,0
)
*258 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "sram_lb_n"
t "std_logic"
o 20
suid 12,0
)
)
uid 1090,0
)
*259 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "sram_ub_n"
t "std_logic"
o 22
suid 13,0
)
)
uid 1092,0
)
*260 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "vga_hsync_n"
t "std_logic"
o 28
suid 14,0
)
)
uid 1094,0
)
*261 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "vga_vsync_n"
t "std_logic"
o 31
suid 15,0
)
)
uid 1096,0
)
*262 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "sram_address"
t "std_logic_vector"
b "(19 downto 0)"
o 18
suid 16,0
)
)
uid 1098,0
)
*263 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "vga_b"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 24
suid 17,0
)
)
uid 1100,0
)
*264 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "vga_g"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 27
suid 18,0
)
)
uid 1102,0
)
*265 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "vga_r"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 29
suid 19,0
)
)
uid 1104,0
)
*266 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "Hex6"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 10
suid 22,0
)
)
uid 1140,0
)
*267 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "Hex7"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 11
suid 23,0
)
)
uid 1142,0
)
*268 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "Hex0"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 7
suid 25,0
)
)
uid 1343,0
)
*269 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "Hex1"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 8
suid 26,0
)
)
uid 1345,0
)
*270 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "Hex2"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 9
suid 27,0
)
)
uid 1347,0
)
*271 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "Selected_setting"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 37
suid 28,0
)
)
uid 1349,0
)
*272 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "Echo_room_setting"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 35
suid 29,0
)
)
uid 1351,0
)
*273 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "Echo_volume_setting"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 36
suid 30,0
)
)
uid 1353,0
)
*274 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "Balance_setting"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 34
suid 31,0
)
)
uid 1355,0
)
*275 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "sram_data"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 6
suid 32,0
)
)
uid 1801,0
scheme 0
)
*276 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "c0"
t "STD_LOGIC"
o 39
suid 34,0
)
)
uid 2424,0
)
*277 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "locked"
t "STD_LOGIC"
o 40
suid 35,0
)
)
uid 2426,0
)
*278 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "db"
t "std_logic_vector"
b "(17 DOWNTO 0)"
o 16
suid 36,0
)
)
uid 2428,0
)
*279 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "adclrck"
t "std_logic"
o 12
suid 37,0
)
)
uid 2430,0
)
*280 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "daclrck"
t "std_logic"
o 15
suid 38,0
)
)
uid 2432,0
)
*281 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "bclk"
t "std_logic"
o 13
suid 39,0
)
)
uid 2434,0
)
*282 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "i2c_sda"
t "std_logic"
o 33
suid 40,0
)
)
uid 2436,0
)
*283 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "xck"
t "std_logic"
o 32
suid 41,0
)
)
uid 2438,0
)
*284 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "dacdat"
t "std_logic"
o 14
suid 42,0
)
)
uid 2440,0
)
*285 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "i2c_scl"
t "std_logic"
o 17
suid 43,0
)
)
uid 2442,0
)
*286 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "adcdat"
t "std_logic"
o 1
suid 44,0
)
)
uid 2662,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 67,0
optionalChildren [
*287 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *288 (MRCItem
litem &234
pos 40
dimension 20
)
uid 69,0
optionalChildren [
*289 (MRCItem
litem &235
pos 0
dimension 20
uid 70,0
)
*290 (MRCItem
litem &236
pos 1
dimension 23
uid 71,0
)
*291 (MRCItem
litem &237
pos 2
hidden 1
dimension 20
uid 72,0
)
*292 (MRCItem
litem &247
pos 37
dimension 20
uid 800,0
)
*293 (MRCItem
litem &248
pos 0
dimension 20
uid 873,0
)
*294 (MRCItem
litem &249
pos 1
dimension 20
uid 875,0
)
*295 (MRCItem
litem &250
pos 2
dimension 20
uid 877,0
)
*296 (MRCItem
litem &251
pos 3
dimension 20
uid 879,0
)
*297 (MRCItem
litem &252
pos 4
dimension 20
uid 1079,0
)
*298 (MRCItem
litem &253
pos 5
dimension 20
uid 1081,0
)
*299 (MRCItem
litem &254
pos 23
dimension 20
uid 1083,0
)
*300 (MRCItem
litem &255
pos 6
dimension 20
uid 1085,0
)
*301 (MRCItem
litem &256
pos 7
dimension 20
uid 1087,0
)
*302 (MRCItem
litem &257
pos 8
dimension 20
uid 1089,0
)
*303 (MRCItem
litem &258
pos 9
dimension 20
uid 1091,0
)
*304 (MRCItem
litem &259
pos 10
dimension 20
uid 1093,0
)
*305 (MRCItem
litem &260
pos 11
dimension 20
uid 1095,0
)
*306 (MRCItem
litem &261
pos 12
dimension 20
uid 1097,0
)
*307 (MRCItem
litem &262
pos 13
dimension 20
uid 1099,0
)
*308 (MRCItem
litem &263
pos 15
dimension 20
uid 1101,0
)
*309 (MRCItem
litem &264
pos 16
dimension 20
uid 1103,0
)
*310 (MRCItem
litem &265
pos 17
dimension 20
uid 1105,0
)
*311 (MRCItem
litem &266
pos 18
dimension 20
uid 1141,0
)
*312 (MRCItem
litem &267
pos 19
dimension 20
uid 1143,0
)
*313 (MRCItem
litem &268
pos 20
dimension 20
uid 1344,0
)
*314 (MRCItem
litem &269
pos 21
dimension 20
uid 1346,0
)
*315 (MRCItem
litem &270
pos 22
dimension 20
uid 1348,0
)
*316 (MRCItem
litem &271
pos 33
dimension 20
uid 1350,0
)
*317 (MRCItem
litem &272
pos 34
dimension 20
uid 1352,0
)
*318 (MRCItem
litem &273
pos 35
dimension 20
uid 1354,0
)
*319 (MRCItem
litem &274
pos 36
dimension 20
uid 1356,0
)
*320 (MRCItem
litem &275
pos 14
dimension 20
uid 1802,0
)
*321 (MRCItem
litem &276
pos 38
dimension 20
uid 2425,0
)
*322 (MRCItem
litem &277
pos 39
dimension 20
uid 2427,0
)
*323 (MRCItem
litem &278
pos 24
dimension 20
uid 2429,0
)
*324 (MRCItem
litem &279
pos 25
dimension 20
uid 2431,0
)
*325 (MRCItem
litem &280
pos 26
dimension 20
uid 2433,0
)
*326 (MRCItem
litem &281
pos 27
dimension 20
uid 2435,0
)
*327 (MRCItem
litem &282
pos 28
dimension 20
uid 2437,0
)
*328 (MRCItem
litem &283
pos 29
dimension 20
uid 2439,0
)
*329 (MRCItem
litem &284
pos 30
dimension 20
uid 2441,0
)
*330 (MRCItem
litem &285
pos 31
dimension 20
uid 2443,0
)
*331 (MRCItem
litem &286
pos 32
dimension 20
uid 2663,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 73,0
optionalChildren [
*332 (MRCItem
litem &238
pos 0
dimension 20
uid 74,0
)
*333 (MRCItem
litem &240
pos 1
dimension 50
uid 75,0
)
*334 (MRCItem
litem &241
pos 2
dimension 100
uid 76,0
)
*335 (MRCItem
litem &242
pos 3
dimension 50
uid 77,0
)
*336 (MRCItem
litem &243
pos 4
dimension 100
uid 78,0
)
*337 (MRCItem
litem &244
pos 5
dimension 100
uid 79,0
)
*338 (MRCItem
litem &245
pos 6
dimension 50
uid 80,0
)
*339 (MRCItem
litem &246
pos 7
dimension 80
uid 81,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 68,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *340 (LEmptyRow
)
uid 83,0
optionalChildren [
*341 (RefLabelRowHdr
)
*342 (TitleRowHdr
)
*343 (FilterRowHdr
)
*344 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*345 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*346 (GroupColHdr
tm "GroupColHdrMgr"
)
*347 (NameColHdr
tm "GenericNameColHdrMgr"
)
*348 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*349 (InitColHdr
tm "GenericValueColHdrMgr"
)
*350 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*351 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 95,0
optionalChildren [
*352 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *353 (MRCItem
litem &340
pos 0
dimension 20
)
uid 97,0
optionalChildren [
*354 (MRCItem
litem &341
pos 0
dimension 20
uid 98,0
)
*355 (MRCItem
litem &342
pos 1
dimension 23
uid 99,0
)
*356 (MRCItem
litem &343
pos 2
hidden 1
dimension 20
uid 100,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 101,0
optionalChildren [
*357 (MRCItem
litem &344
pos 0
dimension 20
uid 102,0
)
*358 (MRCItem
litem &346
pos 1
dimension 50
uid 103,0
)
*359 (MRCItem
litem &347
pos 2
dimension 100
uid 104,0
)
*360 (MRCItem
litem &348
pos 3
dimension 100
uid 105,0
)
*361 (MRCItem
litem &349
pos 4
dimension 50
uid 106,0
)
*362 (MRCItem
litem &350
pos 5
dimension 50
uid 107,0
)
*363 (MRCItem
litem &351
pos 6
dimension 80
uid 108,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 96,0
vaOverrides [
]
)
]
)
uid 82,0
type 1
)
activeModelName "BlockDiag"
)
