###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       257178   # Number of WRITE/WRITEP commands
num_reads_done                 =      1339774   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1088369   # Number of read row buffer hits
num_read_cmds                  =      1339763   # Number of READ/READP commands
num_writes_done                =       257182   # Number of read requests issued
num_write_row_hits             =       179428   # Number of write row buffer hits
num_act_cmds                   =       332117   # Number of ACT commands
num_pre_cmds                   =       332087   # Number of PRE commands
num_ondemand_pres              =       306092   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9553167   # Cyles of rank active rank.0
rank_active_cycles.1           =      9359039   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       446833   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       640961   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1533505   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        24489   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3831   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2317   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2414   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2099   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2530   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1083   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          697   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          813   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        23178   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           41   # Write cmd latency (cycles)
write_latency[20-39]           =          191   # Write cmd latency (cycles)
write_latency[40-59]           =          191   # Write cmd latency (cycles)
write_latency[60-79]           =          388   # Write cmd latency (cycles)
write_latency[80-99]           =          576   # Write cmd latency (cycles)
write_latency[100-119]         =          819   # Write cmd latency (cycles)
write_latency[120-139]         =         1275   # Write cmd latency (cycles)
write_latency[140-159]         =         1857   # Write cmd latency (cycles)
write_latency[160-179]         =         2549   # Write cmd latency (cycles)
write_latency[180-199]         =         3303   # Write cmd latency (cycles)
write_latency[200-]            =       245988   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           10   # Read request latency (cycles)
read_latency[20-39]            =       325411   # Read request latency (cycles)
read_latency[40-59]            =       131750   # Read request latency (cycles)
read_latency[60-79]            =       131588   # Read request latency (cycles)
read_latency[80-99]            =        83585   # Read request latency (cycles)
read_latency[100-119]          =        67481   # Read request latency (cycles)
read_latency[120-139]          =        57871   # Read request latency (cycles)
read_latency[140-159]          =        46740   # Read request latency (cycles)
read_latency[160-179]          =        39676   # Read request latency (cycles)
read_latency[180-199]          =        34685   # Read request latency (cycles)
read_latency[200-]             =       420977   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.28383e+09   # Write energy
read_energy                    =  5.40192e+09   # Read energy
act_energy                     =  9.08672e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   2.1448e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.07661e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.96118e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.84004e+09   # Active standby energy rank.1
average_read_latency           =       219.82   # Average read request latency (cycles)
average_interarrival           =      6.26179   # Average request interarrival latency (cycles)
total_energy                   =  2.06224e+10   # Total energy (pJ)
average_power                  =      2062.24   # Average power (mW)
average_bandwidth              =      13.6274   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       241988   # Number of WRITE/WRITEP commands
num_reads_done                 =      1320491   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1035796   # Number of read row buffer hits
num_read_cmds                  =      1320484   # Number of READ/READP commands
num_writes_done                =       241993   # Number of read requests issued
num_write_row_hits             =       168901   # Number of write row buffer hits
num_act_cmds                   =       360353   # Number of ACT commands
num_pre_cmds                   =       360323   # Number of PRE commands
num_ondemand_pres              =       335114   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9463539   # Cyles of rank active rank.0
rank_active_cycles.1           =      9452404   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       536461   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       547596   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1496224   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        27085   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4094   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2286   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2469   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2053   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2545   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1056   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          695   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          832   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        23145   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           48   # Write cmd latency (cycles)
write_latency[20-39]           =          174   # Write cmd latency (cycles)
write_latency[40-59]           =          183   # Write cmd latency (cycles)
write_latency[60-79]           =          302   # Write cmd latency (cycles)
write_latency[80-99]           =          455   # Write cmd latency (cycles)
write_latency[100-119]         =          705   # Write cmd latency (cycles)
write_latency[120-139]         =         1099   # Write cmd latency (cycles)
write_latency[140-159]         =         1707   # Write cmd latency (cycles)
write_latency[160-179]         =         2437   # Write cmd latency (cycles)
write_latency[180-199]         =         3367   # Write cmd latency (cycles)
write_latency[200-]            =       231511   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            6   # Read request latency (cycles)
read_latency[20-39]            =       319568   # Read request latency (cycles)
read_latency[40-59]            =       131173   # Read request latency (cycles)
read_latency[60-79]            =       142988   # Read request latency (cycles)
read_latency[80-99]            =        88444   # Read request latency (cycles)
read_latency[100-119]          =        72473   # Read request latency (cycles)
read_latency[120-139]          =        61656   # Read request latency (cycles)
read_latency[140-159]          =        49008   # Read request latency (cycles)
read_latency[160-179]          =        41849   # Read request latency (cycles)
read_latency[180-199]          =        35672   # Read request latency (cycles)
read_latency[200-]             =       377654   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =    1.208e+09   # Write energy
read_energy                    =  5.32419e+09   # Read energy
act_energy                     =  9.85926e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.57501e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.62846e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.90525e+09   # Active standby energy rank.0
act_stb_energy.1               =   5.8983e+09   # Active standby energy rank.1
average_read_latency           =      198.729   # Average read request latency (cycles)
average_interarrival           =      6.39995   # Average request interarrival latency (cycles)
total_energy                   =  2.05467e+10   # Total energy (pJ)
average_power                  =      2054.67   # Average power (mW)
average_bandwidth              =      13.3332   # Average bandwidth
