
*** Running vivado
    with args -log design_1_axis_ila_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axis_ila_0_0.tcl


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Mon May  5 16:07:18 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_axis_ila_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1502.945 ; gain = 77.805 ; free physical = 8068 ; free virtual = 34413
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axis_ila_0_0
Command: synth_design -top design_1_axis_ila_0_0 -part xcvh1582-vsva3697-2MP-e-S -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvh1582'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvh1582'
INFO: [Device 21-403] Loading part xcvh1582-vsva3697-2MP-e-S
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23159
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 3452.430 ; gain = 73.875 ; free physical = 162 ; free virtual = 26921
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'match_allx', assumed default net type 'wire' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/axis_mu_v1_0_rfs.v:909]
INFO: [Synth 8-6157] synthesizing module 'design_1_axis_ila_0_0' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/synth/design_1_axis_ila_0_0.v:53]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/synth/design_1_axis_ila_0_0.v:645]
INFO: [Synth 8-6157] synthesizing module 'bd_450b' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/synth/bd_450b.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_450b_axis_cap_ctrl_0' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_8/synth/bd_450b_axis_cap_ctrl_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axis_cap_ctrl_v1_0_1_axis_cap_ctrl' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/f5d1/hdl/axis_cap_ctrl_v1_0_rfs.v:2]
INFO: [Synth 8-6157] synthesizing module 'axis_cap_ctrl_v1_0_1_case1' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/f5d1/hdl/axis_cap_ctrl_v1_0_rfs.v:788]
INFO: [Synth 8-6155] done synthesizing module 'axis_cap_ctrl_v1_0_1_case1' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/f5d1/hdl/axis_cap_ctrl_v1_0_rfs.v:788]
INFO: [Synth 8-6157] synthesizing module 'axis_cap_ctrl_v1_0_1_case2' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/f5d1/hdl/axis_cap_ctrl_v1_0_rfs.v:869]
INFO: [Synth 8-6155] done synthesizing module 'axis_cap_ctrl_v1_0_1_case2' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/f5d1/hdl/axis_cap_ctrl_v1_0_rfs.v:869]
INFO: [Synth 8-6157] synthesizing module 'axis_cap_ctrl_v1_0_1_case3' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/f5d1/hdl/axis_cap_ctrl_v1_0_rfs.v:970]
INFO: [Synth 8-6155] done synthesizing module 'axis_cap_ctrl_v1_0_1_case3' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/f5d1/hdl/axis_cap_ctrl_v1_0_rfs.v:970]
INFO: [Synth 8-6157] synthesizing module 'axis_cap_ctrl_v1_0_1_case4' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/f5d1/hdl/axis_cap_ctrl_v1_0_rfs.v:1066]
INFO: [Synth 8-6155] done synthesizing module 'axis_cap_ctrl_v1_0_1_case4' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/f5d1/hdl/axis_cap_ctrl_v1_0_rfs.v:1066]
INFO: [Synth 8-6157] synthesizing module 'axis_cap_ctrl_v1_0_1_case5' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/f5d1/hdl/axis_cap_ctrl_v1_0_rfs.v:1180]
INFO: [Synth 8-6155] done synthesizing module 'axis_cap_ctrl_v1_0_1_case5' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/f5d1/hdl/axis_cap_ctrl_v1_0_rfs.v:1180]
INFO: [Synth 8-6157] synthesizing module 'axis_cap_ctrl_v1_0_1_case7' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/f5d1/hdl/axis_cap_ctrl_v1_0_rfs.v:1407]
INFO: [Synth 8-226] default block is never used [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/f5d1/hdl/axis_cap_ctrl_v1_0_rfs.v:1450]
INFO: [Synth 8-6155] done synthesizing module 'axis_cap_ctrl_v1_0_1_case7' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/f5d1/hdl/axis_cap_ctrl_v1_0_rfs.v:1407]
INFO: [Synth 8-6157] synthesizing module 'axis_cap_ctrl_v1_0_1_case6' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/f5d1/hdl/axis_cap_ctrl_v1_0_rfs.v:1293]
INFO: [Synth 8-6155] done synthesizing module 'axis_cap_ctrl_v1_0_1_case6' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/f5d1/hdl/axis_cap_ctrl_v1_0_rfs.v:1293]
INFO: [Synth 8-6157] synthesizing module 'axis_cap_ctrl_v1_0_1_case8' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/f5d1/hdl/axis_cap_ctrl_v1_0_rfs.v:1535]
INFO: [Synth 8-226] default block is never used [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/f5d1/hdl/axis_cap_ctrl_v1_0_rfs.v:1579]
INFO: [Synth 8-6155] done synthesizing module 'axis_cap_ctrl_v1_0_1_case8' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/f5d1/hdl/axis_cap_ctrl_v1_0_rfs.v:1535]
INFO: [Synth 8-226] default block is never used [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/f5d1/hdl/axis_cap_ctrl_v1_0_rfs.v:589]
INFO: [Synth 8-226] default block is never used [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/f5d1/hdl/axis_cap_ctrl_v1_0_rfs.v:631]
INFO: [Synth 8-6155] done synthesizing module 'axis_cap_ctrl_v1_0_1_axis_cap_ctrl' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/f5d1/hdl/axis_cap_ctrl_v1_0_rfs.v:2]
INFO: [Synth 8-6155] done synthesizing module 'bd_450b_axis_cap_ctrl_0' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_8/synth/bd_450b_axis_cap_ctrl_0.v:53]
WARNING: [Synth 8-7071] port 'done_async' of module 'bd_450b_axis_cap_ctrl_0' is unconnected for instance 'axis_cap_ctrl' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/synth/bd_450b.v:413]
WARNING: [Synth 8-7071] port 'lwcnt_rst_o' of module 'bd_450b_axis_cap_ctrl_0' is unconnected for instance 'axis_cap_ctrl' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/synth/bd_450b.v:413]
WARNING: [Synth 8-7071] port 'ct_state_async' of module 'bd_450b_axis_cap_ctrl_0' is unconnected for instance 'axis_cap_ctrl' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/synth/bd_450b.v:413]
WARNING: [Synth 8-7023] instance 'axis_cap_ctrl' of module 'bd_450b_axis_cap_ctrl_0' has 34 connections declared, but only 31 given [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/synth/bd_450b.v:413]
INFO: [Synth 8-6157] synthesizing module 'bd_450b_axis_dbg_stub_0' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_5/synth/bd_450b_axis_dbg_stub_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axis_dbg_stub_v1_0_1_axis_dbg_stub' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b54f/hdl/axis_dbg_stub_v1_0_rfs.v:3]
INFO: [Synth 8-6155] done synthesizing module 'axis_dbg_stub_v1_0_1_axis_dbg_stub' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b54f/hdl/axis_dbg_stub_v1_0_rfs.v:3]
INFO: [Synth 8-6155] done synthesizing module 'bd_450b_axis_dbg_stub_0' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_5/synth/bd_450b_axis_dbg_stub_0.v:53]
WARNING: [Synth 8-7071] port 'm_axis_tvalid' of module 'bd_450b_axis_dbg_stub_0' is unconnected for instance 'axis_dbg_stub' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/synth/bd_450b.v:445]
WARNING: [Synth 8-7071] port 'm_axis_tlast' of module 'bd_450b_axis_dbg_stub_0' is unconnected for instance 'axis_dbg_stub' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/synth/bd_450b.v:445]
WARNING: [Synth 8-7071] port 'm_axis_tdata' of module 'bd_450b_axis_dbg_stub_0' is unconnected for instance 'axis_dbg_stub' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/synth/bd_450b.v:445]
WARNING: [Synth 8-7071] port 's_axis_tready' of module 'bd_450b_axis_dbg_stub_0' is unconnected for instance 'axis_dbg_stub' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/synth/bd_450b.v:445]
WARNING: [Synth 8-7023] instance 'axis_dbg_stub' of module 'bd_450b_axis_dbg_stub_0' has 20 connections declared, but only 16 given [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/synth/bd_450b.v:445]
INFO: [Synth 8-6157] synthesizing module 'bd_450b_axis_dbg_sync_2_0' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_46/synth/bd_450b_axis_dbg_sync_2_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axis_dbg_sync_v1_0_1_axis_dbg_sync' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7899/hdl/axis_dbg_sync_v1_0_vl_rfs.v:4]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (0#1) [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'axis_dbg_sync_v1_0_1_axis_dbg_sync' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7899/hdl/axis_dbg_sync_v1_0_vl_rfs.v:4]
INFO: [Synth 8-6155] done synthesizing module 'bd_450b_axis_dbg_sync_2_0' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_46/synth/bd_450b_axis_dbg_sync_2_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_450b_axis_dbg_sync_3_0' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_47/synth/bd_450b_axis_dbg_sync_3_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axis_dbg_sync_v1_0_1_axis_dbg_sync__parameterized0' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7899/hdl/axis_dbg_sync_v1_0_vl_rfs.v:4]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_array_single' [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_array_single' (0#1) [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6155] done synthesizing module 'axis_dbg_sync_v1_0_1_axis_dbg_sync__parameterized0' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7899/hdl/axis_dbg_sync_v1_0_vl_rfs.v:4]
INFO: [Synth 8-6155] done synthesizing module 'bd_450b_axis_dbg_sync_3_0' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_47/synth/bd_450b_axis_dbg_sync_3_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_450b_axis_dbg_sync_4_0' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_48/synth/bd_450b_axis_dbg_sync_4_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_450b_axis_dbg_sync_4_0' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_48/synth/bd_450b_axis_dbg_sync_4_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_450b_axis_dbg_sync_5_0' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_49/synth/bd_450b_axis_dbg_sync_5_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axis_dbg_sync_v1_0_1_axis_dbg_sync__parameterized1' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7899/hdl/axis_dbg_sync_v1_0_vl_rfs.v:4]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_array_single__parameterized0' [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_array_single__parameterized0' (0#1) [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6155] done synthesizing module 'axis_dbg_sync_v1_0_1_axis_dbg_sync__parameterized1' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7899/hdl/axis_dbg_sync_v1_0_vl_rfs.v:4]
INFO: [Synth 8-6155] done synthesizing module 'bd_450b_axis_dbg_sync_5_0' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_49/synth/bd_450b_axis_dbg_sync_5_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_450b_axis_dbg_sync_6_0' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_50/synth/bd_450b_axis_dbg_sync_6_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axis_dbg_sync_v1_0_1_axis_dbg_sync__parameterized2' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7899/hdl/axis_dbg_sync_v1_0_vl_rfs.v:4]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (0#1) [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'axis_dbg_sync_v1_0_1_axis_dbg_sync__parameterized2' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7899/hdl/axis_dbg_sync_v1_0_vl_rfs.v:4]
INFO: [Synth 8-6155] done synthesizing module 'bd_450b_axis_dbg_sync_6_0' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_50/synth/bd_450b_axis_dbg_sync_6_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_450b_axis_ila_intf_0' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_7/synth/bd_450b_axis_ila_intf_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axis_ila_intf_v1_0_2_axis_ila_intf' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9446/hdl/axis_ila_intf_v1_0_rfs.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9446/hdl/axis_ila_intf_v1_0_rfs.v:585]
INFO: [Synth 8-6157] synthesizing module 'axis_ila_intf_v1_0_2_clk_status' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9446/hdl/axis_ila_intf_v1_0_rfs.v:3038]
INFO: [Synth 8-6157] synthesizing module 'axis_dbg_sync_v1_0_1_axis_dbg_sync__parameterized3' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7899/hdl/axis_dbg_sync_v1_0_vl_rfs.v:4]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single__parameterized0' [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single__parameterized0' (0#1) [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'axis_dbg_sync_v1_0_1_axis_dbg_sync__parameterized3' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7899/hdl/axis_dbg_sync_v1_0_vl_rfs.v:4]
WARNING: [Synth 8-7071] port 'src_in_bus' of module 'axis_dbg_sync_v1_0_1_axis_dbg_sync' is unconnected for instance 'des_flag_0_sync_inst' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9446/hdl/axis_ila_intf_v1_0_rfs.v:3076]
WARNING: [Synth 8-7071] port 'dest_ack' of module 'axis_dbg_sync_v1_0_1_axis_dbg_sync' is unconnected for instance 'des_flag_0_sync_inst' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9446/hdl/axis_ila_intf_v1_0_rfs.v:3076]
WARNING: [Synth 8-7071] port 'src_send' of module 'axis_dbg_sync_v1_0_1_axis_dbg_sync' is unconnected for instance 'des_flag_0_sync_inst' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9446/hdl/axis_ila_intf_v1_0_rfs.v:3076]
WARNING: [Synth 8-7071] port 'dest_rst_in' of module 'axis_dbg_sync_v1_0_1_axis_dbg_sync' is unconnected for instance 'des_flag_0_sync_inst' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9446/hdl/axis_ila_intf_v1_0_rfs.v:3076]
WARNING: [Synth 8-7071] port 'src_rst_in' of module 'axis_dbg_sync_v1_0_1_axis_dbg_sync' is unconnected for instance 'des_flag_0_sync_inst' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9446/hdl/axis_ila_intf_v1_0_rfs.v:3076]
WARNING: [Synth 8-7071] port 'dest_arst' of module 'axis_dbg_sync_v1_0_1_axis_dbg_sync' is unconnected for instance 'des_flag_0_sync_inst' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9446/hdl/axis_ila_intf_v1_0_rfs.v:3076]
WARNING: [Synth 8-7071] port 'dest_out_bus' of module 'axis_dbg_sync_v1_0_1_axis_dbg_sync' is unconnected for instance 'des_flag_0_sync_inst' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9446/hdl/axis_ila_intf_v1_0_rfs.v:3076]
WARNING: [Synth 8-7071] port 'src_rcv' of module 'axis_dbg_sync_v1_0_1_axis_dbg_sync' is unconnected for instance 'des_flag_0_sync_inst' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9446/hdl/axis_ila_intf_v1_0_rfs.v:3076]
WARNING: [Synth 8-7071] port 'dest_req' of module 'axis_dbg_sync_v1_0_1_axis_dbg_sync' is unconnected for instance 'des_flag_0_sync_inst' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9446/hdl/axis_ila_intf_v1_0_rfs.v:3076]
WARNING: [Synth 8-7023] instance 'des_flag_0_sync_inst' of module 'axis_dbg_sync_v1_0_1_axis_dbg_sync' has 13 connections declared, but only 4 given [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9446/hdl/axis_ila_intf_v1_0_rfs.v:3076]
WARNING: [Synth 8-7071] port 'src_in_bus' of module 'axis_dbg_sync_v1_0_1_axis_dbg_sync' is unconnected for instance 'axis_flag_0_sync_inst' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9446/hdl/axis_ila_intf_v1_0_rfs.v:3089]
WARNING: [Synth 8-7071] port 'dest_ack' of module 'axis_dbg_sync_v1_0_1_axis_dbg_sync' is unconnected for instance 'axis_flag_0_sync_inst' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9446/hdl/axis_ila_intf_v1_0_rfs.v:3089]
WARNING: [Synth 8-7071] port 'src_send' of module 'axis_dbg_sync_v1_0_1_axis_dbg_sync' is unconnected for instance 'axis_flag_0_sync_inst' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9446/hdl/axis_ila_intf_v1_0_rfs.v:3089]
WARNING: [Synth 8-7071] port 'dest_rst_in' of module 'axis_dbg_sync_v1_0_1_axis_dbg_sync' is unconnected for instance 'axis_flag_0_sync_inst' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9446/hdl/axis_ila_intf_v1_0_rfs.v:3089]
WARNING: [Synth 8-7071] port 'src_rst_in' of module 'axis_dbg_sync_v1_0_1_axis_dbg_sync' is unconnected for instance 'axis_flag_0_sync_inst' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9446/hdl/axis_ila_intf_v1_0_rfs.v:3089]
WARNING: [Synth 8-7071] port 'dest_arst' of module 'axis_dbg_sync_v1_0_1_axis_dbg_sync' is unconnected for instance 'axis_flag_0_sync_inst' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9446/hdl/axis_ila_intf_v1_0_rfs.v:3089]
WARNING: [Synth 8-7071] port 'dest_out_bus' of module 'axis_dbg_sync_v1_0_1_axis_dbg_sync' is unconnected for instance 'axis_flag_0_sync_inst' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9446/hdl/axis_ila_intf_v1_0_rfs.v:3089]
WARNING: [Synth 8-7071] port 'src_rcv' of module 'axis_dbg_sync_v1_0_1_axis_dbg_sync' is unconnected for instance 'axis_flag_0_sync_inst' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9446/hdl/axis_ila_intf_v1_0_rfs.v:3089]
WARNING: [Synth 8-7071] port 'dest_req' of module 'axis_dbg_sync_v1_0_1_axis_dbg_sync' is unconnected for instance 'axis_flag_0_sync_inst' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9446/hdl/axis_ila_intf_v1_0_rfs.v:3089]
WARNING: [Synth 8-7023] instance 'axis_flag_0_sync_inst' of module 'axis_dbg_sync_v1_0_1_axis_dbg_sync' has 13 connections declared, but only 4 given [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9446/hdl/axis_ila_intf_v1_0_rfs.v:3089]
INFO: [Synth 8-6155] done synthesizing module 'axis_ila_intf_v1_0_2_clk_status' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9446/hdl/axis_ila_intf_v1_0_rfs.v:3038]
INFO: [Synth 8-6157] synthesizing module 'axis_ila_intf_v1_0_2_reg_array' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9446/hdl/axis_ila_intf_v1_0_rfs.v:2444]
INFO: [Synth 8-6157] synthesizing module 'axis_ila_intf_v1_0_2_axis_dbg_sync' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9446/hdl/axis_ila_intf_v1_0_rfs.v:2807]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_handshake' [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:468]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_handshake' (0#1) [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:468]
INFO: [Synth 8-6155] done synthesizing module 'axis_ila_intf_v1_0_2_axis_dbg_sync' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9446/hdl/axis_ila_intf_v1_0_rfs.v:2807]
WARNING: [Synth 8-7071] port 'src_in' of module 'axis_ila_intf_v1_0_2_axis_dbg_sync' is unconnected for instance 'u_done_sync' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9446/hdl/axis_ila_intf_v1_0_rfs.v:2527]
WARNING: [Synth 8-7071] port 'dest_rst_in' of module 'axis_ila_intf_v1_0_2_axis_dbg_sync' is unconnected for instance 'u_done_sync' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9446/hdl/axis_ila_intf_v1_0_rfs.v:2527]
WARNING: [Synth 8-7071] port 'src_rst_in' of module 'axis_ila_intf_v1_0_2_axis_dbg_sync' is unconnected for instance 'u_done_sync' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9446/hdl/axis_ila_intf_v1_0_rfs.v:2527]
WARNING: [Synth 8-7071] port 'dest_arst' of module 'axis_ila_intf_v1_0_2_axis_dbg_sync' is unconnected for instance 'u_done_sync' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9446/hdl/axis_ila_intf_v1_0_rfs.v:2527]
WARNING: [Synth 8-7071] port 'dest_out' of module 'axis_ila_intf_v1_0_2_axis_dbg_sync' is unconnected for instance 'u_done_sync' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9446/hdl/axis_ila_intf_v1_0_rfs.v:2527]
WARNING: [Synth 8-7023] instance 'u_done_sync' of module 'axis_ila_intf_v1_0_2_axis_dbg_sync' has 13 connections declared, but only 8 given [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9446/hdl/axis_ila_intf_v1_0_rfs.v:2527]
INFO: [Synth 8-6155] done synthesizing module 'axis_ila_intf_v1_0_2_reg_array' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9446/hdl/axis_ila_intf_v1_0_rfs.v:2444]
INFO: [Synth 8-6157] synthesizing module 'axis_ila_intf_v1_0_2_generic_mux' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9446/hdl/axis_ila_intf_v1_0_rfs.v:3005]
INFO: [Synth 8-6155] done synthesizing module 'axis_ila_intf_v1_0_2_generic_mux' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9446/hdl/axis_ila_intf_v1_0_rfs.v:3005]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9446/hdl/axis_ila_intf_v1_0_rfs.v:169]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9446/hdl/axis_ila_intf_v1_0_rfs.v:169]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9446/hdl/axis_ila_intf_v1_0_rfs.v:169]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9446/hdl/axis_ila_intf_v1_0_rfs.v:169]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9446/hdl/axis_ila_intf_v1_0_rfs.v:169]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9446/hdl/axis_ila_intf_v1_0_rfs.v:169]
INFO: [Synth 8-6157] synthesizing module 'axis_ila_intf_v1_0_2_axis_valid_last_gen' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9446/hdl/axis_ila_intf_v1_0_rfs.v:2248]
INFO: [Synth 8-6155] done synthesizing module 'axis_ila_intf_v1_0_2_axis_valid_last_gen' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9446/hdl/axis_ila_intf_v1_0_rfs.v:2248]
INFO: [Synth 8-226] default block is never used [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9446/hdl/axis_ila_intf_v1_0_rfs.v:1683]
INFO: [Synth 8-6155] done synthesizing module 'axis_ila_intf_v1_0_2_axis_ila_intf' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9446/hdl/axis_ila_intf_v1_0_rfs.v:3]
WARNING: [Synth 8-7071] port 'trace_rd_data_i' of module 'axis_ila_intf_v1_0_2_axis_ila_intf' is unconnected for instance 'inst' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_7/synth/bd_450b_axis_ila_intf_0.v:442]
WARNING: [Synth 8-7023] instance 'inst' of module 'axis_ila_intf_v1_0_2_axis_ila_intf' has 73 connections declared, but only 72 given [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_7/synth/bd_450b_axis_ila_intf_0.v:442]
INFO: [Synth 8-6155] done synthesizing module 'bd_450b_axis_ila_intf_0' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_7/synth/bd_450b_axis_ila_intf_0.v:53]
WARNING: [Synth 8-7071] port 'config_fsm_addr_o' of module 'bd_450b_axis_ila_intf_0' is unconnected for instance 'axis_ila_intf' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/synth/bd_450b.v:486]
WARNING: [Synth 8-7071] port 'config_fsm_en_rb_o' of module 'bd_450b_axis_ila_intf_0' is unconnected for instance 'axis_ila_intf' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/synth/bd_450b.v:486]
WARNING: [Synth 8-7071] port 'config_fsm_en_o' of module 'bd_450b_axis_ila_intf_0' is unconnected for instance 'axis_ila_intf' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/synth/bd_450b.v:486]
WARNING: [Synth 8-7071] port 'config_fsm_we_o' of module 'bd_450b_axis_ila_intf_0' is unconnected for instance 'axis_ila_intf' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/synth/bd_450b.v:486]
WARNING: [Synth 8-7071] port 'cnt_config_dout' of module 'bd_450b_axis_ila_intf_0' is unconnected for instance 'axis_ila_intf' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/synth/bd_450b.v:486]
WARNING: [Synth 8-7071] port 'cnt_config_en_o' of module 'bd_450b_axis_ila_intf_0' is unconnected for instance 'axis_ila_intf' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/synth/bd_450b.v:486]
WARNING: [Synth 8-7071] port 'config_fsm_data_o' of module 'bd_450b_axis_ila_intf_0' is unconnected for instance 'axis_ila_intf' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/synth/bd_450b.v:486]
WARNING: [Synth 8-7071] port 'wr_sqc_config_o' of module 'bd_450b_axis_ila_intf_0' is unconnected for instance 'axis_ila_intf' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/synth/bd_450b.v:486]
WARNING: [Synth 8-7071] port 'tas_enable_iclk_o' of module 'bd_450b_axis_ila_intf_0' is unconnected for instance 'axis_ila_intf' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/synth/bd_450b.v:486]
WARNING: [Synth 8-7023] instance 'axis_ila_intf' of module 'bd_450b_axis_ila_intf_0' has 56 connections declared, but only 47 given [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/synth/bd_450b.v:486]
INFO: [Synth 8-6157] synthesizing module 'bd_450b_axis_ila_pp_0' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_57/synth/bd_450b_axis_ila_pp_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axis_ila_pp_v1_0_2_axis_ila_pp' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/axis_ila_pp_v1_0_rfs.v:3]
INFO: [Synth 8-6155] done synthesizing module 'axis_ila_pp_v1_0_2_axis_ila_pp' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/axis_ila_pp_v1_0_rfs.v:3]
INFO: [Synth 8-6155] done synthesizing module 'bd_450b_axis_ila_pp_0' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_57/synth/bd_450b_axis_ila_pp_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_450b_axis_itct_0' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_56/synth/bd_450b_axis_itct_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_450b_axis_itct_0' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_56/synth/bd_450b_axis_itct_0.v:53]
WARNING: [Synth 8-7071] port 'tc_cfg_en' of module 'bd_450b_axis_itct_0' is unconnected for instance 'axis_itct' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/synth/bd_450b.v:610]
WARNING: [Synth 8-7071] port 'tc_cfg_din' of module 'bd_450b_axis_itct_0' is unconnected for instance 'axis_itct' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/synth/bd_450b.v:610]
WARNING: [Synth 8-7071] port 'cfg_out_o' of module 'bd_450b_axis_itct_0' is unconnected for instance 'axis_itct' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/synth/bd_450b.v:610]
WARNING: [Synth 8-7023] instance 'axis_itct' of module 'bd_450b_axis_itct_0' has 176 connections declared, but only 173 given [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/synth/bd_450b.v:610]
INFO: [Synth 8-6157] synthesizing module 'bd_450b_axis_mem_0' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_58/synth/bd_450b_axis_mem_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axis_mem_v1_0_2_axis_mem' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9b37/hdl/axis_mem_v1_0_rfs.v:786]
INFO: [Synth 8-6157] synthesizing module 'dfff' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9b37/hdl/axis_mem_v1_0_rfs.v:1615]
INFO: [Synth 8-6155] done synthesizing module 'dfff' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9b37/hdl/axis_mem_v1_0_rfs.v:1615]
INFO: [Synth 8-6157] synthesizing module 'axis_mem_v1_0_2_mem' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9b37/hdl/axis_mem_v1_0_rfs.v:470]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram' [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:516]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (0#1) [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram' (0#1) [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized0' [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:516]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (0#1) [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized0' (0#1) [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6155] done synthesizing module 'axis_mem_v1_0_2_mem' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9b37/hdl/axis_mem_v1_0_rfs.v:470]
INFO: [Synth 8-6157] synthesizing module 'axis_mem_v1_0_2_generic_memrd' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9b37/hdl/axis_mem_v1_0_rfs.v:140]
INFO: [Synth 8-155] case statement is not full and has no default [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9b37/hdl/axis_mem_v1_0_rfs.v:263]
INFO: [Synth 8-6157] synthesizing module 'axis_mem_v1_0_2_generic_mux' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9b37/hdl/axis_mem_v1_0_rfs.v:55]
INFO: [Synth 8-6155] done synthesizing module 'axis_mem_v1_0_2_generic_mux' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9b37/hdl/axis_mem_v1_0_rfs.v:55]
INFO: [Synth 8-6155] done synthesizing module 'axis_mem_v1_0_2_generic_memrd' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9b37/hdl/axis_mem_v1_0_rfs.v:140]
INFO: [Synth 8-6155] done synthesizing module 'axis_mem_v1_0_2_axis_mem' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9b37/hdl/axis_mem_v1_0_rfs.v:786]
INFO: [Synth 8-6155] done synthesizing module 'bd_450b_axis_mem_0' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_58/synth/bd_450b_axis_mem_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_450b_axis_mu0_0_0' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_9/synth/bd_450b_axis_mu0_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axis_mu_v1_0_1_axis_mu' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/axis_mu_v1_0_rfs.v:518]
INFO: [Synth 8-6157] synthesizing module 'axis_mu_v1_0_1_allx' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/axis_mu_v1_0_rfs.v:124]
INFO: [Synth 8-6157] synthesizing module 'CFGLUT5' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:3129]
INFO: [Synth 8-6155] done synthesizing module 'CFGLUT5' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:3129]
INFO: [Synth 8-6155] done synthesizing module 'axis_mu_v1_0_1_allx' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/axis_mu_v1_0_rfs.v:124]
INFO: [Synth 8-6157] synthesizing module 'axis_mu_v1_0_1_allx_carry_logic' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/axis_mu_v1_0_rfs.v:3]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:3092]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:3092]
INFO: [Synth 8-6155] done synthesizing module 'axis_mu_v1_0_1_allx_carry_logic' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/axis_mu_v1_0_rfs.v:3]
INFO: [Synth 8-6155] done synthesizing module 'axis_mu_v1_0_1_axis_mu' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/axis_mu_v1_0_rfs.v:518]
INFO: [Synth 8-6155] done synthesizing module 'bd_450b_axis_mu0_0_0' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_9/synth/bd_450b_axis_mu0_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_450b_axis_mu10_0_0' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_19/synth/bd_450b_axis_mu10_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axis_mu_v1_0_1_axis_mu__parameterized0' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/axis_mu_v1_0_rfs.v:518]
INFO: [Synth 8-6157] synthesizing module 'axis_mu_v1_0_1_allx__parameterized0' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/axis_mu_v1_0_rfs.v:124]
INFO: [Synth 8-6155] done synthesizing module 'axis_mu_v1_0_1_allx__parameterized0' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/axis_mu_v1_0_rfs.v:124]
INFO: [Synth 8-6157] synthesizing module 'axis_mu_v1_0_1_allx_carry_logic__parameterized0' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/axis_mu_v1_0_rfs.v:3]
INFO: [Synth 8-6155] done synthesizing module 'axis_mu_v1_0_1_allx_carry_logic__parameterized0' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/axis_mu_v1_0_rfs.v:3]
INFO: [Synth 8-6155] done synthesizing module 'axis_mu_v1_0_1_axis_mu__parameterized0' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/axis_mu_v1_0_rfs.v:518]
INFO: [Synth 8-6155] done synthesizing module 'bd_450b_axis_mu10_0_0' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_19/synth/bd_450b_axis_mu10_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_450b_axis_mu11_0_0' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_20/synth/bd_450b_axis_mu11_0_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_450b_axis_mu11_0_0' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_20/synth/bd_450b_axis_mu11_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_450b_axis_mu12_0_0' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_21/synth/bd_450b_axis_mu12_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axis_mu_v1_0_1_axis_mu__parameterized1' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/axis_mu_v1_0_rfs.v:518]
INFO: [Synth 8-6157] synthesizing module 'axis_mu_v1_0_1_allx__parameterized1' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/axis_mu_v1_0_rfs.v:124]
INFO: [Synth 8-6155] done synthesizing module 'axis_mu_v1_0_1_allx__parameterized1' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/axis_mu_v1_0_rfs.v:124]
INFO: [Synth 8-6157] synthesizing module 'axis_mu_v1_0_1_allx_carry_logic__parameterized1' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/axis_mu_v1_0_rfs.v:3]
INFO: [Synth 8-6155] done synthesizing module 'axis_mu_v1_0_1_allx_carry_logic__parameterized1' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/axis_mu_v1_0_rfs.v:3]
INFO: [Synth 8-6155] done synthesizing module 'axis_mu_v1_0_1_axis_mu__parameterized1' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/axis_mu_v1_0_rfs.v:518]
INFO: [Synth 8-6155] done synthesizing module 'bd_450b_axis_mu12_0_0' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_21/synth/bd_450b_axis_mu12_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_450b_axis_mu13_0_0' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_22/synth/bd_450b_axis_mu13_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axis_mu_v1_0_1_axis_mu__parameterized2' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/axis_mu_v1_0_rfs.v:518]
INFO: [Synth 8-6157] synthesizing module 'axis_mu_v1_0_1_allx__parameterized2' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/axis_mu_v1_0_rfs.v:124]
INFO: [Synth 8-6155] done synthesizing module 'axis_mu_v1_0_1_allx__parameterized2' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/axis_mu_v1_0_rfs.v:124]
INFO: [Synth 8-6157] synthesizing module 'axis_mu_v1_0_1_allx_carry_logic__parameterized2' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/axis_mu_v1_0_rfs.v:3]
INFO: [Synth 8-6155] done synthesizing module 'axis_mu_v1_0_1_allx_carry_logic__parameterized2' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/axis_mu_v1_0_rfs.v:3]
INFO: [Synth 8-6155] done synthesizing module 'axis_mu_v1_0_1_axis_mu__parameterized2' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/axis_mu_v1_0_rfs.v:518]
INFO: [Synth 8-6155] done synthesizing module 'bd_450b_axis_mu13_0_0' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_22/synth/bd_450b_axis_mu13_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_450b_axis_mu14_0_0' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_23/synth/bd_450b_axis_mu14_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axis_mu_v1_0_1_axis_mu__parameterized3' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/axis_mu_v1_0_rfs.v:518]
INFO: [Synth 8-6157] synthesizing module 'axis_mu_v1_0_1_allx__parameterized3' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/axis_mu_v1_0_rfs.v:124]
INFO: [Synth 8-6155] done synthesizing module 'axis_mu_v1_0_1_allx__parameterized3' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/axis_mu_v1_0_rfs.v:124]
INFO: [Synth 8-6157] synthesizing module 'axis_mu_v1_0_1_allx_carry_logic__parameterized3' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/axis_mu_v1_0_rfs.v:3]
INFO: [Synth 8-6155] done synthesizing module 'axis_mu_v1_0_1_allx_carry_logic__parameterized3' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/axis_mu_v1_0_rfs.v:3]
INFO: [Synth 8-6155] done synthesizing module 'axis_mu_v1_0_1_axis_mu__parameterized3' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/axis_mu_v1_0_rfs.v:518]
INFO: [Synth 8-6155] done synthesizing module 'bd_450b_axis_mu14_0_0' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_23/synth/bd_450b_axis_mu14_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_450b_axis_mu15_0_0' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_24/synth/bd_450b_axis_mu15_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axis_mu_v1_0_1_axis_mu__parameterized4' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/axis_mu_v1_0_rfs.v:518]
INFO: [Synth 8-6157] synthesizing module 'axis_mu_v1_0_1_allx__parameterized4' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/axis_mu_v1_0_rfs.v:124]
INFO: [Synth 8-6155] done synthesizing module 'axis_mu_v1_0_1_allx__parameterized4' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/axis_mu_v1_0_rfs.v:124]
INFO: [Synth 8-6155] done synthesizing module 'axis_mu_v1_0_1_axis_mu__parameterized4' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/axis_mu_v1_0_rfs.v:518]
INFO: [Synth 8-6155] done synthesizing module 'bd_450b_axis_mu15_0_0' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_24/synth/bd_450b_axis_mu15_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_450b_axis_mu16_0_0' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_25/synth/bd_450b_axis_mu16_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axis_mu_v1_0_1_axis_mu__parameterized5' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/axis_mu_v1_0_rfs.v:518]
INFO: [Synth 8-6157] synthesizing module 'axis_mu_v1_0_1_allx__parameterized5' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/axis_mu_v1_0_rfs.v:124]
INFO: [Synth 8-6155] done synthesizing module 'axis_mu_v1_0_1_allx__parameterized5' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/axis_mu_v1_0_rfs.v:124]
INFO: [Synth 8-6155] done synthesizing module 'axis_mu_v1_0_1_axis_mu__parameterized5' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/axis_mu_v1_0_rfs.v:518]
INFO: [Synth 8-6155] done synthesizing module 'bd_450b_axis_mu16_0_0' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_25/synth/bd_450b_axis_mu16_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_450b_axis_mu17_0_0' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_26/synth/bd_450b_axis_mu17_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axis_mu_v1_0_1_axis_mu__parameterized6' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/axis_mu_v1_0_rfs.v:518]
INFO: [Synth 8-6157] synthesizing module 'axis_mu_v1_0_1_allx__parameterized6' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/axis_mu_v1_0_rfs.v:124]
INFO: [Synth 8-6155] done synthesizing module 'axis_mu_v1_0_1_allx__parameterized6' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/axis_mu_v1_0_rfs.v:124]
INFO: [Synth 8-6155] done synthesizing module 'axis_mu_v1_0_1_axis_mu__parameterized6' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/axis_mu_v1_0_rfs.v:518]
INFO: [Synth 8-6155] done synthesizing module 'bd_450b_axis_mu17_0_0' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_26/synth/bd_450b_axis_mu17_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_450b_axis_mu18_0_0' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_27/synth/bd_450b_axis_mu18_0_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_450b_axis_mu18_0_0' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_27/synth/bd_450b_axis_mu18_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_450b_axis_mu19_0_0' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_28/synth/bd_450b_axis_mu19_0_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_450b_axis_mu19_0_0' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_28/synth/bd_450b_axis_mu19_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_450b_axis_mu1_0_0' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_10/synth/bd_450b_axis_mu1_0_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_450b_axis_mu1_0_0' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_10/synth/bd_450b_axis_mu1_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_450b_axis_mu20_0_0' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_29/synth/bd_450b_axis_mu20_0_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_450b_axis_mu20_0_0' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_29/synth/bd_450b_axis_mu20_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_450b_axis_mu21_0_0' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_30/synth/bd_450b_axis_mu21_0_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_450b_axis_mu21_0_0' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_30/synth/bd_450b_axis_mu21_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_450b_axis_mu22_0_0' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_31/synth/bd_450b_axis_mu22_0_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_450b_axis_mu22_0_0' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_31/synth/bd_450b_axis_mu22_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_450b_axis_mu23_0_0' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_32/synth/bd_450b_axis_mu23_0_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_450b_axis_mu23_0_0' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_32/synth/bd_450b_axis_mu23_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_450b_axis_mu24_0_0' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_33/synth/bd_450b_axis_mu24_0_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_450b_axis_mu24_0_0' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_33/synth/bd_450b_axis_mu24_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_450b_axis_mu25_0_0' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_34/synth/bd_450b_axis_mu25_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axis_mu_v1_0_1_axis_mu__parameterized7' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/axis_mu_v1_0_rfs.v:518]
INFO: [Synth 8-6157] synthesizing module 'axis_mu_v1_0_1_allx_carry_logic__parameterized4' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/axis_mu_v1_0_rfs.v:3]
INFO: [Synth 8-6155] done synthesizing module 'axis_mu_v1_0_1_allx_carry_logic__parameterized4' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/axis_mu_v1_0_rfs.v:3]
INFO: [Synth 8-6155] done synthesizing module 'axis_mu_v1_0_1_axis_mu__parameterized7' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/axis_mu_v1_0_rfs.v:518]
INFO: [Synth 8-6155] done synthesizing module 'bd_450b_axis_mu25_0_0' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_34/synth/bd_450b_axis_mu25_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_450b_axis_mu26_0_0' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_35/synth/bd_450b_axis_mu26_0_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_450b_axis_mu26_0_0' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_35/synth/bd_450b_axis_mu26_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_450b_axis_mu27_0_0' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_36/synth/bd_450b_axis_mu27_0_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_450b_axis_mu27_0_0' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_36/synth/bd_450b_axis_mu27_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_450b_axis_mu28_0_0' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_37/synth/bd_450b_axis_mu28_0_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_450b_axis_mu28_0_0' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_37/synth/bd_450b_axis_mu28_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_450b_axis_mu29_0_0' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_38/synth/bd_450b_axis_mu29_0_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_450b_axis_mu29_0_0' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_38/synth/bd_450b_axis_mu29_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_450b_axis_mu2_0_0' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_11/synth/bd_450b_axis_mu2_0_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_450b_axis_mu2_0_0' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_11/synth/bd_450b_axis_mu2_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_450b_axis_mu30_0_0' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_39/synth/bd_450b_axis_mu30_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axis_mu_v1_0_1_axis_mu__parameterized8' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/axis_mu_v1_0_rfs.v:518]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'axis_mu_v1_0_1_allx_carry_logic__parameterized5' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/axis_mu_v1_0_rfs.v:3]
INFO: [Synth 8-6155] done synthesizing module 'axis_mu_v1_0_1_axis_mu__parameterized8' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/axis_mu_v1_0_rfs.v:518]
INFO: [Synth 8-6155] done synthesizing module 'bd_450b_axis_mu30_0_0' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_39/synth/bd_450b_axis_mu30_0_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_450b_axis_mu31_0_0' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_40/synth/bd_450b_axis_mu31_0_0.v:53]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3848] Net dest_arst in module/entity axis_dbg_sync_v1_0_1_axis_dbg_sync does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7899/hdl/axis_dbg_sync_v1_0_vl_rfs.v:25]
WARNING: [Synth 8-3848] Net dest_out_bus in module/entity axis_dbg_sync_v1_0_1_axis_dbg_sync does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7899/hdl/axis_dbg_sync_v1_0_vl_rfs.v:26]
WARNING: [Synth 8-3848] Net src_rcv in module/entity axis_dbg_sync_v1_0_1_axis_dbg_sync does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7899/hdl/axis_dbg_sync_v1_0_vl_rfs.v:28]
WARNING: [Synth 8-3848] Net dest_req in module/entity axis_dbg_sync_v1_0_1_axis_dbg_sync does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7899/hdl/axis_dbg_sync_v1_0_vl_rfs.v:29]
WARNING: [Synth 8-3848] Net dest_arst in module/entity axis_dbg_sync_v1_0_1_axis_dbg_sync__parameterized0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7899/hdl/axis_dbg_sync_v1_0_vl_rfs.v:25]
WARNING: [Synth 8-3848] Net dest_out in module/entity axis_dbg_sync_v1_0_1_axis_dbg_sync__parameterized0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7899/hdl/axis_dbg_sync_v1_0_vl_rfs.v:27]
WARNING: [Synth 8-3848] Net src_rcv in module/entity axis_dbg_sync_v1_0_1_axis_dbg_sync__parameterized0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7899/hdl/axis_dbg_sync_v1_0_vl_rfs.v:28]
WARNING: [Synth 8-3848] Net dest_req in module/entity axis_dbg_sync_v1_0_1_axis_dbg_sync__parameterized0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7899/hdl/axis_dbg_sync_v1_0_vl_rfs.v:29]
WARNING: [Synth 8-3848] Net dest_arst in module/entity axis_dbg_sync_v1_0_1_axis_dbg_sync__parameterized1 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7899/hdl/axis_dbg_sync_v1_0_vl_rfs.v:25]
WARNING: [Synth 8-3848] Net dest_out in module/entity axis_dbg_sync_v1_0_1_axis_dbg_sync__parameterized1 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7899/hdl/axis_dbg_sync_v1_0_vl_rfs.v:27]
WARNING: [Synth 8-3848] Net src_rcv in module/entity axis_dbg_sync_v1_0_1_axis_dbg_sync__parameterized1 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7899/hdl/axis_dbg_sync_v1_0_vl_rfs.v:28]
WARNING: [Synth 8-3848] Net dest_req in module/entity axis_dbg_sync_v1_0_1_axis_dbg_sync__parameterized1 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7899/hdl/axis_dbg_sync_v1_0_vl_rfs.v:29]
WARNING: [Synth 8-3848] Net dest_out_bus in module/entity axis_dbg_sync_v1_0_1_axis_dbg_sync__parameterized2 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7899/hdl/axis_dbg_sync_v1_0_vl_rfs.v:26]
WARNING: [Synth 8-3848] Net dest_out in module/entity axis_dbg_sync_v1_0_1_axis_dbg_sync__parameterized2 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7899/hdl/axis_dbg_sync_v1_0_vl_rfs.v:27]
WARNING: [Synth 8-3848] Net src_rcv in module/entity axis_dbg_sync_v1_0_1_axis_dbg_sync__parameterized2 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7899/hdl/axis_dbg_sync_v1_0_vl_rfs.v:28]
WARNING: [Synth 8-3848] Net dest_req in module/entity axis_dbg_sync_v1_0_1_axis_dbg_sync__parameterized2 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7899/hdl/axis_dbg_sync_v1_0_vl_rfs.v:29]
WARNING: [Synth 8-3848] Net dest_arst in module/entity axis_dbg_sync_v1_0_1_axis_dbg_sync__parameterized3 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7899/hdl/axis_dbg_sync_v1_0_vl_rfs.v:25]
WARNING: [Synth 8-3848] Net dest_out_bus in module/entity axis_dbg_sync_v1_0_1_axis_dbg_sync__parameterized3 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7899/hdl/axis_dbg_sync_v1_0_vl_rfs.v:26]
WARNING: [Synth 8-3848] Net src_rcv in module/entity axis_dbg_sync_v1_0_1_axis_dbg_sync__parameterized3 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7899/hdl/axis_dbg_sync_v1_0_vl_rfs.v:28]
WARNING: [Synth 8-3848] Net dest_req in module/entity axis_dbg_sync_v1_0_1_axis_dbg_sync__parameterized3 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7899/hdl/axis_dbg_sync_v1_0_vl_rfs.v:29]
WARNING: [Synth 8-6014] Unused sequential element dest_req_ext_ff_reg was removed.  [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:623]
WARNING: [Synth 8-3848] Net dest_arst in module/entity axis_ila_intf_v1_0_2_axis_dbg_sync does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9446/hdl/axis_ila_intf_v1_0_rfs.v:2828]
WARNING: [Synth 8-3848] Net dest_out in module/entity axis_ila_intf_v1_0_2_axis_dbg_sync does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9446/hdl/axis_ila_intf_v1_0_rfs.v:2830]
WARNING: [Synth 8-6014] Unused sequential element I_EN_CTL_EQ1.data_dly_reg was removed.  [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9446/hdl/axis_ila_intf_v1_0_rfs.v:2668]
WARNING: [Synth 8-6014] Unused sequential element rd_en_dly_reg was removed.  [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9446/hdl/axis_ila_intf_v1_0_rfs.v:2563]
WARNING: [Synth 8-6014] Unused sequential element wr_en_dly_reg was removed.  [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9446/hdl/axis_ila_intf_v1_0_rfs.v:2564]
WARNING: [Synth 8-3848] Net done_serial_op in module/entity axis_ila_intf_v1_0_2_reg_array does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9446/hdl/axis_ila_intf_v1_0_rfs.v:2472]
WARNING: [Synth 8-3848] Net start_serial_op_o in module/entity axis_ila_intf_v1_0_2_reg_array does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9446/hdl/axis_ila_intf_v1_0_rfs.v:2473]
WARNING: [Synth 8-3848] Net serial_data_o in module/entity axis_ila_intf_v1_0_2_reg_array does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9446/hdl/axis_ila_intf_v1_0_rfs.v:2474]
WARNING: [Synth 8-6014] Unused sequential element en_transfer_inv_dly_reg was removed.  [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9446/hdl/axis_ila_intf_v1_0_rfs.v:2280]
WARNING: [Synth 8-6014] Unused sequential element soft_rst_reg was removed.  [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9446/hdl/axis_ila_intf_v1_0_rfs.v:348]
WARNING: [Synth 8-6014] Unused sequential element invalid_opcode_reg was removed.  [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9446/hdl/axis_ila_intf_v1_0_rfs.v:351]
WARNING: [Synth 8-6014] Unused sequential element en_trace_int_reg was removed.  [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9446/hdl/axis_ila_intf_v1_0_rfs.v:352]
WARNING: [Synth 8-6014] Unused sequential element reg_rd_en_int_reg was removed.  [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9446/hdl/axis_ila_intf_v1_0_rfs.v:583]
WARNING: [Synth 8-6014] Unused sequential element reg_rd_en_int_dly_reg was removed.  [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9446/hdl/axis_ila_intf_v1_0_rfs.v:584]
WARNING: [Synth 8-6014] Unused sequential element reg_rd_en_reg was removed.  [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9446/hdl/axis_ila_intf_v1_0_rfs.v:577]
WARNING: [Synth 8-6014] Unused sequential element rd_state_reg was removed.  [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9446/hdl/axis_ila_intf_v1_0_rfs.v:585]
WARNING: [Synth 8-6014] Unused sequential element rd_core_status_reg was removed.  [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9446/hdl/axis_ila_intf_v1_0_rfs.v:953]
WARNING: [Synth 8-6014] Unused sequential element axis_tdata_reg_dly_reg was removed.  [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9446/hdl/axis_ila_intf_v1_0_rfs.v:1667]
WARNING: [Synth 8-6014] Unused sequential element state_m_axis_tdata_dly_reg was removed.  [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9446/hdl/axis_ila_intf_v1_0_rfs.v:1669]
WARNING: [Synth 8-6014] Unused sequential element sig_cnt_switch_reg was removed.  [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9446/hdl/axis_ila_intf_v1_0_rfs.v:2151]
WARNING: [Synth 8-6014] Unused sequential element counter01_config_reg was removed.  [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9446/hdl/axis_ila_intf_v1_0_rfs.v:2152]
WARNING: [Synth 8-6014] Unused sequential element counter23_config_reg was removed.  [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9446/hdl/axis_ila_intf_v1_0_rfs.v:2153]
WARNING: [Synth 8-6014] Unused sequential element cnt_config_en23_reg_reg was removed.  [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9446/hdl/axis_ila_intf_v1_0_rfs.v:2154]
WARNING: [Synth 8-6014] Unused sequential element cnt_config_en01_reg_reg was removed.  [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9446/hdl/axis_ila_intf_v1_0_rfs.v:2155]
WARNING: [Synth 8-3848] Net wr_done in module/entity axis_ila_intf_v1_0_2_axis_ila_intf does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9446/hdl/axis_ila_intf_v1_0_rfs.v:235]
WARNING: [Synth 8-3848] Net probe37_out in module/entity axis_ila_pp_v1_0_2_axis_ila_pp does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog/axis_ila_pp_v1_0_2_probe_ports_out.vh:38]
WARNING: [Synth 8-3848] Net probe38_out in module/entity axis_ila_pp_v1_0_2_axis_ila_pp does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog/axis_ila_pp_v1_0_2_probe_ports_out.vh:39]
WARNING: [Synth 8-3848] Net probe39_out in module/entity axis_ila_pp_v1_0_2_axis_ila_pp does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog/axis_ila_pp_v1_0_2_probe_ports_out.vh:40]
WARNING: [Synth 8-3848] Net probe40_out in module/entity axis_ila_pp_v1_0_2_axis_ila_pp does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog/axis_ila_pp_v1_0_2_probe_ports_out.vh:41]
WARNING: [Synth 8-3848] Net probe41_out in module/entity axis_ila_pp_v1_0_2_axis_ila_pp does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog/axis_ila_pp_v1_0_2_probe_ports_out.vh:42]
WARNING: [Synth 8-3848] Net probe42_out in module/entity axis_ila_pp_v1_0_2_axis_ila_pp does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog/axis_ila_pp_v1_0_2_probe_ports_out.vh:43]
WARNING: [Synth 8-3848] Net probe43_out in module/entity axis_ila_pp_v1_0_2_axis_ila_pp does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog/axis_ila_pp_v1_0_2_probe_ports_out.vh:44]
WARNING: [Synth 8-3848] Net probe44_out in module/entity axis_ila_pp_v1_0_2_axis_ila_pp does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog/axis_ila_pp_v1_0_2_probe_ports_out.vh:45]
WARNING: [Synth 8-3848] Net probe45_out in module/entity axis_ila_pp_v1_0_2_axis_ila_pp does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog/axis_ila_pp_v1_0_2_probe_ports_out.vh:46]
WARNING: [Synth 8-3848] Net probe46_out in module/entity axis_ila_pp_v1_0_2_axis_ila_pp does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog/axis_ila_pp_v1_0_2_probe_ports_out.vh:47]
WARNING: [Synth 8-3848] Net probe47_out in module/entity axis_ila_pp_v1_0_2_axis_ila_pp does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog/axis_ila_pp_v1_0_2_probe_ports_out.vh:48]
WARNING: [Synth 8-3848] Net probe48_out in module/entity axis_ila_pp_v1_0_2_axis_ila_pp does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog/axis_ila_pp_v1_0_2_probe_ports_out.vh:49]
WARNING: [Synth 8-3848] Net probe49_out in module/entity axis_ila_pp_v1_0_2_axis_ila_pp does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog/axis_ila_pp_v1_0_2_probe_ports_out.vh:50]
WARNING: [Synth 8-3848] Net probe50_out in module/entity axis_ila_pp_v1_0_2_axis_ila_pp does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog/axis_ila_pp_v1_0_2_probe_ports_out.vh:51]
WARNING: [Synth 8-3848] Net probe51_out in module/entity axis_ila_pp_v1_0_2_axis_ila_pp does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog/axis_ila_pp_v1_0_2_probe_ports_out.vh:52]
WARNING: [Synth 8-3848] Net probe52_out in module/entity axis_ila_pp_v1_0_2_axis_ila_pp does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog/axis_ila_pp_v1_0_2_probe_ports_out.vh:53]
WARNING: [Synth 8-3848] Net probe53_out in module/entity axis_ila_pp_v1_0_2_axis_ila_pp does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog/axis_ila_pp_v1_0_2_probe_ports_out.vh:54]
WARNING: [Synth 8-3848] Net probe54_out in module/entity axis_ila_pp_v1_0_2_axis_ila_pp does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog/axis_ila_pp_v1_0_2_probe_ports_out.vh:55]
WARNING: [Synth 8-3848] Net probe55_out in module/entity axis_ila_pp_v1_0_2_axis_ila_pp does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog/axis_ila_pp_v1_0_2_probe_ports_out.vh:56]
WARNING: [Synth 8-3848] Net probe56_out in module/entity axis_ila_pp_v1_0_2_axis_ila_pp does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog/axis_ila_pp_v1_0_2_probe_ports_out.vh:57]
WARNING: [Synth 8-3848] Net probe57_out in module/entity axis_ila_pp_v1_0_2_axis_ila_pp does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog/axis_ila_pp_v1_0_2_probe_ports_out.vh:58]
WARNING: [Synth 8-3848] Net probe58_out in module/entity axis_ila_pp_v1_0_2_axis_ila_pp does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog/axis_ila_pp_v1_0_2_probe_ports_out.vh:59]
WARNING: [Synth 8-3848] Net probe59_out in module/entity axis_ila_pp_v1_0_2_axis_ila_pp does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog/axis_ila_pp_v1_0_2_probe_ports_out.vh:60]
WARNING: [Synth 8-3848] Net probe60_out in module/entity axis_ila_pp_v1_0_2_axis_ila_pp does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog/axis_ila_pp_v1_0_2_probe_ports_out.vh:61]
WARNING: [Synth 8-3848] Net probe61_out in module/entity axis_ila_pp_v1_0_2_axis_ila_pp does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog/axis_ila_pp_v1_0_2_probe_ports_out.vh:62]
WARNING: [Synth 8-3848] Net probe62_out in module/entity axis_ila_pp_v1_0_2_axis_ila_pp does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog/axis_ila_pp_v1_0_2_probe_ports_out.vh:63]
WARNING: [Synth 8-3848] Net probe63_out in module/entity axis_ila_pp_v1_0_2_axis_ila_pp does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog/axis_ila_pp_v1_0_2_probe_ports_out.vh:64]
WARNING: [Synth 8-3848] Net probe64_out in module/entity axis_ila_pp_v1_0_2_axis_ila_pp does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog/axis_ila_pp_v1_0_2_probe_ports_out.vh:65]
WARNING: [Synth 8-3848] Net probe65_out in module/entity axis_ila_pp_v1_0_2_axis_ila_pp does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog/axis_ila_pp_v1_0_2_probe_ports_out.vh:66]
WARNING: [Synth 8-3848] Net probe66_out in module/entity axis_ila_pp_v1_0_2_axis_ila_pp does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog/axis_ila_pp_v1_0_2_probe_ports_out.vh:67]
WARNING: [Synth 8-3848] Net probe67_out in module/entity axis_ila_pp_v1_0_2_axis_ila_pp does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog/axis_ila_pp_v1_0_2_probe_ports_out.vh:68]
WARNING: [Synth 8-3848] Net probe68_out in module/entity axis_ila_pp_v1_0_2_axis_ila_pp does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog/axis_ila_pp_v1_0_2_probe_ports_out.vh:69]
WARNING: [Synth 8-3848] Net probe69_out in module/entity axis_ila_pp_v1_0_2_axis_ila_pp does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog/axis_ila_pp_v1_0_2_probe_ports_out.vh:70]
WARNING: [Synth 8-3848] Net probe70_out in module/entity axis_ila_pp_v1_0_2_axis_ila_pp does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog/axis_ila_pp_v1_0_2_probe_ports_out.vh:71]
WARNING: [Synth 8-3848] Net probe71_out in module/entity axis_ila_pp_v1_0_2_axis_ila_pp does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog/axis_ila_pp_v1_0_2_probe_ports_out.vh:72]
WARNING: [Synth 8-3848] Net probe72_out in module/entity axis_ila_pp_v1_0_2_axis_ila_pp does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog/axis_ila_pp_v1_0_2_probe_ports_out.vh:73]
WARNING: [Synth 8-3848] Net probe73_out in module/entity axis_ila_pp_v1_0_2_axis_ila_pp does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog/axis_ila_pp_v1_0_2_probe_ports_out.vh:74]
WARNING: [Synth 8-3848] Net probe74_out in module/entity axis_ila_pp_v1_0_2_axis_ila_pp does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog/axis_ila_pp_v1_0_2_probe_ports_out.vh:75]
WARNING: [Synth 8-3848] Net probe75_out in module/entity axis_ila_pp_v1_0_2_axis_ila_pp does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog/axis_ila_pp_v1_0_2_probe_ports_out.vh:76]
WARNING: [Synth 8-3848] Net probe76_out in module/entity axis_ila_pp_v1_0_2_axis_ila_pp does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog/axis_ila_pp_v1_0_2_probe_ports_out.vh:77]
WARNING: [Synth 8-3848] Net probe77_out in module/entity axis_ila_pp_v1_0_2_axis_ila_pp does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog/axis_ila_pp_v1_0_2_probe_ports_out.vh:78]
WARNING: [Synth 8-3848] Net probe78_out in module/entity axis_ila_pp_v1_0_2_axis_ila_pp does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog/axis_ila_pp_v1_0_2_probe_ports_out.vh:79]
WARNING: [Synth 8-3848] Net probe79_out in module/entity axis_ila_pp_v1_0_2_axis_ila_pp does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog/axis_ila_pp_v1_0_2_probe_ports_out.vh:80]
WARNING: [Synth 8-3848] Net probe80_out in module/entity axis_ila_pp_v1_0_2_axis_ila_pp does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog/axis_ila_pp_v1_0_2_probe_ports_out.vh:81]
WARNING: [Synth 8-3848] Net probe81_out in module/entity axis_ila_pp_v1_0_2_axis_ila_pp does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog/axis_ila_pp_v1_0_2_probe_ports_out.vh:82]
WARNING: [Synth 8-3848] Net probe82_out in module/entity axis_ila_pp_v1_0_2_axis_ila_pp does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog/axis_ila_pp_v1_0_2_probe_ports_out.vh:83]
WARNING: [Synth 8-3848] Net probe83_out in module/entity axis_ila_pp_v1_0_2_axis_ila_pp does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog/axis_ila_pp_v1_0_2_probe_ports_out.vh:84]
WARNING: [Synth 8-3848] Net probe84_out in module/entity axis_ila_pp_v1_0_2_axis_ila_pp does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog/axis_ila_pp_v1_0_2_probe_ports_out.vh:85]
WARNING: [Synth 8-3848] Net probe85_out in module/entity axis_ila_pp_v1_0_2_axis_ila_pp does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog/axis_ila_pp_v1_0_2_probe_ports_out.vh:86]
WARNING: [Synth 8-3848] Net probe86_out in module/entity axis_ila_pp_v1_0_2_axis_ila_pp does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog/axis_ila_pp_v1_0_2_probe_ports_out.vh:87]
WARNING: [Synth 8-3848] Net probe87_out in module/entity axis_ila_pp_v1_0_2_axis_ila_pp does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog/axis_ila_pp_v1_0_2_probe_ports_out.vh:88]
WARNING: [Synth 8-3848] Net probe88_out in module/entity axis_ila_pp_v1_0_2_axis_ila_pp does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog/axis_ila_pp_v1_0_2_probe_ports_out.vh:89]
WARNING: [Synth 8-3848] Net probe89_out in module/entity axis_ila_pp_v1_0_2_axis_ila_pp does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog/axis_ila_pp_v1_0_2_probe_ports_out.vh:90]
WARNING: [Synth 8-3848] Net probe90_out in module/entity axis_ila_pp_v1_0_2_axis_ila_pp does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog/axis_ila_pp_v1_0_2_probe_ports_out.vh:91]
WARNING: [Synth 8-3848] Net probe91_out in module/entity axis_ila_pp_v1_0_2_axis_ila_pp does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog/axis_ila_pp_v1_0_2_probe_ports_out.vh:92]
WARNING: [Synth 8-3848] Net probe92_out in module/entity axis_ila_pp_v1_0_2_axis_ila_pp does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog/axis_ila_pp_v1_0_2_probe_ports_out.vh:93]
WARNING: [Synth 8-3848] Net probe93_out in module/entity axis_ila_pp_v1_0_2_axis_ila_pp does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog/axis_ila_pp_v1_0_2_probe_ports_out.vh:94]
WARNING: [Synth 8-3848] Net probe94_out in module/entity axis_ila_pp_v1_0_2_axis_ila_pp does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog/axis_ila_pp_v1_0_2_probe_ports_out.vh:95]
WARNING: [Synth 8-3848] Net probe95_out in module/entity axis_ila_pp_v1_0_2_axis_ila_pp does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog/axis_ila_pp_v1_0_2_probe_ports_out.vh:96]
WARNING: [Synth 8-3848] Net probe96_out in module/entity axis_ila_pp_v1_0_2_axis_ila_pp does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog/axis_ila_pp_v1_0_2_probe_ports_out.vh:97]
WARNING: [Synth 8-3848] Net probe97_out in module/entity axis_ila_pp_v1_0_2_axis_ila_pp does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog/axis_ila_pp_v1_0_2_probe_ports_out.vh:98]
WARNING: [Synth 8-3848] Net probe98_out in module/entity axis_ila_pp_v1_0_2_axis_ila_pp does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog/axis_ila_pp_v1_0_2_probe_ports_out.vh:99]
WARNING: [Synth 8-3848] Net probe99_out in module/entity axis_ila_pp_v1_0_2_axis_ila_pp does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog/axis_ila_pp_v1_0_2_probe_ports_out.vh:100]
WARNING: [Synth 8-3848] Net probe100_out in module/entity axis_ila_pp_v1_0_2_axis_ila_pp does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog/axis_ila_pp_v1_0_2_probe_ports_out.vh:101]
WARNING: [Synth 8-3848] Net probe101_out in module/entity axis_ila_pp_v1_0_2_axis_ila_pp does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog/axis_ila_pp_v1_0_2_probe_ports_out.vh:102]
WARNING: [Synth 8-3848] Net probe102_out in module/entity axis_ila_pp_v1_0_2_axis_ila_pp does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog/axis_ila_pp_v1_0_2_probe_ports_out.vh:103]
WARNING: [Synth 8-3848] Net probe103_out in module/entity axis_ila_pp_v1_0_2_axis_ila_pp does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog/axis_ila_pp_v1_0_2_probe_ports_out.vh:104]
WARNING: [Synth 8-3848] Net probe104_out in module/entity axis_ila_pp_v1_0_2_axis_ila_pp does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog/axis_ila_pp_v1_0_2_probe_ports_out.vh:105]
WARNING: [Synth 8-3848] Net probe105_out in module/entity axis_ila_pp_v1_0_2_axis_ila_pp does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog/axis_ila_pp_v1_0_2_probe_ports_out.vh:106]
WARNING: [Synth 8-3848] Net probe106_out in module/entity axis_ila_pp_v1_0_2_axis_ila_pp does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog/axis_ila_pp_v1_0_2_probe_ports_out.vh:107]
WARNING: [Synth 8-3848] Net probe107_out in module/entity axis_ila_pp_v1_0_2_axis_ila_pp does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog/axis_ila_pp_v1_0_2_probe_ports_out.vh:108]
WARNING: [Synth 8-3848] Net probe108_out in module/entity axis_ila_pp_v1_0_2_axis_ila_pp does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog/axis_ila_pp_v1_0_2_probe_ports_out.vh:109]
WARNING: [Synth 8-3848] Net probe109_out in module/entity axis_ila_pp_v1_0_2_axis_ila_pp does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog/axis_ila_pp_v1_0_2_probe_ports_out.vh:110]
WARNING: [Synth 8-3848] Net probe110_out in module/entity axis_ila_pp_v1_0_2_axis_ila_pp does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog/axis_ila_pp_v1_0_2_probe_ports_out.vh:111]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3077]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3077]
WARNING: [Synth 8-6014] Unused sequential element SQC_EN.trig_delay0_reg was removed.  [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9b37/hdl/axis_mem_v1_0_rfs.v:899]
WARNING: [Synth 8-6014] Unused sequential element SQC_ADV_TRIG.mem_data_shift1_reg was removed.  [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9b37/hdl/axis_mem_v1_0_rfs.v:907]
WARNING: [Synth 8-6014] Unused sequential element Cumulative_probe_width_2.wr_flag_f_reg was removed.  [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9b37/hdl/axis_mem_v1_0_rfs.v:1133]
WARNING: [Synth 8-6014] Unused sequential element Cumulative_probe_width_2.counter_delay_2_reg was removed.  [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9b37/hdl/axis_mem_v1_0_rfs.v:1134]
WARNING: [Synth 8-6014] Unused sequential element Cumulative_probe_width_2.wr_flag_ack_r_reg was removed.  [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9b37/hdl/axis_mem_v1_0_rfs.v:1182]
WARNING: [Synth 8-6014] Unused sequential element Cumulative_probe_width_2.counter_delay_3_reg was removed.  [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9b37/hdl/axis_mem_v1_0_rfs.v:1183]
WARNING: [Synth 8-7129] Port arm in module axis_mu_v1_0_1_axis_mu__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In3[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In4[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In5[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In6[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In7[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In8[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In9[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In10[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In11[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In12[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In13[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In14[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In15[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In16[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In17[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In18[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In19[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In20[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In21[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In22[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In23[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In24[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In25[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In26[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In27[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In28[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In29[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In30[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In31[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In32[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In33[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In34[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In35[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In36[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In37[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In38[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In39[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In40[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In41[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In42[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In43[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In44[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In45[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In46[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In47[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In48[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In49[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In50[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In51[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In52[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In53[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In54[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In55[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In56[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In57[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In58[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In59[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In60[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In61[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In62[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In63[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In64[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In65[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In66[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In67[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In68[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In69[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In70[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In71[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In72[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In73[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In74[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In75[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In76[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In77[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In78[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In79[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In80[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In81[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In82[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In83[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In84[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In85[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In86[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In87[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In88[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In89[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In90[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In91[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In92[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In93[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In94[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In95[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In96[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In97[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In98[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In99[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In100[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In101[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:42 ; elapsed = 00:04:21 . Memory (MB): peak = 4263.680 ; gain = 885.125 ; free physical = 9747 ; free virtual = 34502
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:42 ; elapsed = 00:04:21 . Memory (MB): peak = 4263.680 ; gain = 885.125 ; free physical = 9733 ; free virtual = 34489
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:42 ; elapsed = 00:04:21 . Memory (MB): peak = 4263.680 ; gain = 885.125 ; free physical = 9733 ; free virtual = 34489
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.38 . Memory (MB): peak = 4263.680 ; gain = 0.000 ; free physical = 8706 ; free virtual = 33533
INFO: [Netlist 29-17] Analyzing 649 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Constraints 18-5720] The default GCLK Deskew mode is Off.
INFO: [Device 21-9335] Optimized delay calculation is enabled for this device.
INFO: [Constraints 18-13227] Created floorplan with Advanced Flow Feature Set
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/design_1_axis_ila_0_0_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 4327.711 ; gain = 0.000 ; free physical = 7233 ; free virtual = 32250
Finished Parsing XDC File [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/design_1_axis_ila_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/axis_ila_v1_3/constraints/axis_ila.xdc] for cell 'inst'
Finished Parsing XDC File [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/axis_ila_v1_3/constraints/axis_ila.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/axis_ila_v1_3/constraints/axis_ila.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_axis_ila_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_axis_ila_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.runs/design_1_axis_ila_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.runs/design_1_axis_ila_0_0_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.runs/design_1_axis_ila_0_0_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_axis_ila_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_axis_ila_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_axis_ila_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_axis_ila_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_axis_ila_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_axis_ila_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_axis_ila_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_axis_ila_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_axis_ila_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_axis_ila_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 13 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

INFO: [Ipconfig 75-709] Read and Merge Traffic Stats:  Before Read: 0 insts (0 INI), 0 paths (0 INI). Read In: 0 insts (0 INI), 0 paths (0 INI). After Merge: 0 insts (0 INI), 0 paths (0 INI). 0 error slaves
INFO: [Ipconfig 75-709] Read and Merge Traffic Stats:  Before Read: 0 insts (0 INI), 0 paths (0 INI). Read In: 4 insts (0 INI), 2 paths (0 INI). After Merge: 4 insts (0 INI), 2 paths (0 INI). 0 error slaves
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4327.711 ; gain = 0.000 ; free physical = 7154 ; free virtual = 32194
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 491 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 438 instances
  CFGLUT5 => SRLC32E: 53 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.17 . Memory (MB): peak = 4327.711 ; gain = 0.000 ; free physical = 7136 ; free virtual = 32177
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:04:21 ; elapsed = 00:05:06 . Memory (MB): peak = 4327.711 ; gain = 949.156 ; free physical = 6937 ; free virtual = 31969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvh1582-vsva3697-2MP-e-S
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:04:21 ; elapsed = 00:05:06 . Memory (MB): peak = 4335.715 ; gain = 957.160 ; free physical = 6937 ; free virtual = 31968
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_mu0_0/inst. (constraint file  /home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.runs/design_1_axis_ila_0_0_synth_1/dont_touch.xdc, line 188).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_mu1_0/inst. (constraint file  /home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.runs/design_1_axis_ila_0_0_synth_1/dont_touch.xdc, line 191).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_mu2_0/inst. (constraint file  /home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.runs/design_1_axis_ila_0_0_synth_1/dont_touch.xdc, line 194).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_mu3_0/inst. (constraint file  /home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.runs/design_1_axis_ila_0_0_synth_1/dont_touch.xdc, line 197).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_mu4_0/inst. (constraint file  /home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.runs/design_1_axis_ila_0_0_synth_1/dont_touch.xdc, line 200).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_mu5_0/inst. (constraint file  /home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.runs/design_1_axis_ila_0_0_synth_1/dont_touch.xdc, line 203).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_mu6_0/inst. (constraint file  /home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.runs/design_1_axis_ila_0_0_synth_1/dont_touch.xdc, line 206).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_mu7_0/inst. (constraint file  /home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.runs/design_1_axis_ila_0_0_synth_1/dont_touch.xdc, line 209).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_mu8_0/inst. (constraint file  /home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.runs/design_1_axis_ila_0_0_synth_1/dont_touch.xdc, line 212).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_mu9_0/inst. (constraint file  /home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.runs/design_1_axis_ila_0_0_synth_1/dont_touch.xdc, line 215).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_mu10_0/inst. (constraint file  /home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.runs/design_1_axis_ila_0_0_synth_1/dont_touch.xdc, line 218).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_mu11_0/inst. (constraint file  /home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.runs/design_1_axis_ila_0_0_synth_1/dont_touch.xdc, line 221).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_mu12_0/inst. (constraint file  /home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.runs/design_1_axis_ila_0_0_synth_1/dont_touch.xdc, line 224).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_mu13_0/inst. (constraint file  /home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.runs/design_1_axis_ila_0_0_synth_1/dont_touch.xdc, line 227).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_mu14_0/inst. (constraint file  /home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.runs/design_1_axis_ila_0_0_synth_1/dont_touch.xdc, line 230).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_mu15_0/inst. (constraint file  /home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.runs/design_1_axis_ila_0_0_synth_1/dont_touch.xdc, line 233).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_mu16_0/inst. (constraint file  /home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.runs/design_1_axis_ila_0_0_synth_1/dont_touch.xdc, line 236).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_mu17_0/inst. (constraint file  /home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.runs/design_1_axis_ila_0_0_synth_1/dont_touch.xdc, line 239).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_mu18_0/inst. (constraint file  /home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.runs/design_1_axis_ila_0_0_synth_1/dont_touch.xdc, line 242).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_mu19_0/inst. (constraint file  /home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.runs/design_1_axis_ila_0_0_synth_1/dont_touch.xdc, line 245).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_mu20_0/inst. (constraint file  /home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.runs/design_1_axis_ila_0_0_synth_1/dont_touch.xdc, line 248).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_mu21_0/inst. (constraint file  /home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.runs/design_1_axis_ila_0_0_synth_1/dont_touch.xdc, line 251).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_mu22_0/inst. (constraint file  /home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.runs/design_1_axis_ila_0_0_synth_1/dont_touch.xdc, line 254).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_mu23_0/inst. (constraint file  /home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.runs/design_1_axis_ila_0_0_synth_1/dont_touch.xdc, line 257).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_mu24_0/inst. (constraint file  /home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.runs/design_1_axis_ila_0_0_synth_1/dont_touch.xdc, line 260).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_mu25_0/inst. (constraint file  /home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.runs/design_1_axis_ila_0_0_synth_1/dont_touch.xdc, line 263).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_mu26_0/inst. (constraint file  /home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.runs/design_1_axis_ila_0_0_synth_1/dont_touch.xdc, line 266).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_mu27_0/inst. (constraint file  /home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.runs/design_1_axis_ila_0_0_synth_1/dont_touch.xdc, line 269).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_mu28_0/inst. (constraint file  /home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.runs/design_1_axis_ila_0_0_synth_1/dont_touch.xdc, line 272).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_mu29_0/inst. (constraint file  /home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.runs/design_1_axis_ila_0_0_synth_1/dont_touch.xdc, line 275).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_mu30_0/inst. (constraint file  /home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.runs/design_1_axis_ila_0_0_synth_1/dont_touch.xdc, line 278).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_mu31_0/inst. (constraint file  /home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.runs/design_1_axis_ila_0_0_synth_1/dont_touch.xdc, line 281).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_mu32_0/inst. (constraint file  /home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.runs/design_1_axis_ila_0_0_synth_1/dont_touch.xdc, line 284).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_mu33_0/inst. (constraint file  /home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.runs/design_1_axis_ila_0_0_synth_1/dont_touch.xdc, line 287).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_mu34_0/inst. (constraint file  /home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.runs/design_1_axis_ila_0_0_synth_1/dont_touch.xdc, line 290).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_mu35_0/inst. (constraint file  /home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.runs/design_1_axis_ila_0_0_synth_1/dont_touch.xdc, line 293).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_mu36_0/inst. (constraint file  /home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.runs/design_1_axis_ila_0_0_synth_1/dont_touch.xdc, line 296).
Applied set_property KEEP_HIERARCHY = SOFT for inst/tc_axis_mu0/inst. (constraint file  /home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.runs/design_1_axis_ila_0_0_synth_1/dont_touch.xdc, line 299).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cc_axis_mu0/inst. (constraint file  /home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.runs/design_1_axis_ila_0_0_synth_1/dont_touch.xdc, line 302).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cc_axis_mu1/inst. (constraint file  /home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.runs/design_1_axis_ila_0_0_synth_1/dont_touch.xdc, line 305).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cc_axis_mu2/inst. (constraint file  /home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.runs/design_1_axis_ila_0_0_synth_1/dont_touch.xdc, line 308).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cc_axis_mu3/inst. (constraint file  /home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.runs/design_1_axis_ila_0_0_synth_1/dont_touch.xdc, line 311).
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/slot_0_aw. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/slot_0_w. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/slot_0_b. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/slot_0_ar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/slot_0_r. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_dbg_stub. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xlconstant. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_ila_intf. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_cap_ctrl. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_mu0_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_mu1_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_mu2_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_mu3_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_mu4_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_mu5_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_mu6_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_mu7_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_mu8_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_mu9_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_mu10_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_mu11_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_mu12_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_mu13_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_mu14_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_mu15_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_mu16_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_mu17_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_mu18_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_mu19_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_mu20_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_mu21_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_mu22_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_mu23_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_mu24_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_mu25_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_mu26_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_mu27_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_mu28_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_mu29_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_mu30_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_mu31_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_mu32_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_mu33_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_mu34_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_mu35_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_mu36_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_dbg_sync_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_dbg_sync_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_dbg_sync_4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_dbg_sync_5. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_dbg_sync_6. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/tc_axis_mu0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cc_axis_mu0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cc_axis_mu1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cc_axis_mu2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cc_axis_mu3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_itct. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_ila_pp. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_mem. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_dbg_sync_3/inst/\genblk1_2.xpm_cdc_array_single_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_dbg_sync_4/inst/\genblk1_2.xpm_cdc_array_single_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_dbg_sync_5/inst/\genblk1_2.xpm_cdc_array_single_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_dbg_sync_6/inst/\genblk1.xpm_cdc_async_rst_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_ila_intf/inst/u_core_reg/u_done_sync/\genblk1_0.xpm_cdc_handshake_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_dbg_sync_2/inst/\genblk1_3.xpm_cdc_single_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_mem/inst/xpm_cdc_en_deep_strg_o. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_ila_intf/inst/u_core_reg/u_done_sync/\genblk1_0.xpm_cdc_handshake_inst /xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_ila_intf/inst/u_core_reg/u_done_sync/\genblk1_0.xpm_cdc_handshake_inst /xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_ila_intf/inst/u_clk_status/des_flag_0_sync_inst/\genblk1_3.xpm_cdc_single_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_ila_intf/inst/u_clk_status/axis_flag_0_sync_inst/\genblk1_3.xpm_cdc_single_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_mem/inst/u_trace_mem/\BRAM.XPM.BLKMEM[0].sdpram . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_mem/inst/u_trace_mem/\BRAM.XPM.sdpram . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:04:21 ; elapsed = 00:05:06 . Memory (MB): peak = 4335.715 ; gain = 957.160 ; free physical = 6933 ; free virtual = 31966
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axis_cap_ctrl_v1_0_1_case1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axis_cap_ctrl_v1_0_1_case2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axis_cap_ctrl_v1_0_1_case3'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axis_cap_ctrl_v1_0_1_case4'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axis_cap_ctrl_v1_0_1_case5'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axis_cap_ctrl_v1_0_1_case7'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axis_cap_ctrl_v1_0_1_case6'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axis_cap_ctrl_v1_0_1_case8'
INFO: [Synth 8-802] inferred FSM for state register 'state_rd_wr_reg' in module 'axis_ila_intf_v1_0_2_reg_array'
INFO: [Synth 8-802] inferred FSM for state register 'state_valid_reg' in module 'axis_ila_intf_v1_0_2_axis_valid_last_gen'
INFO: [Synth 8-802] inferred FSM for state register 'state_last_reg' in module 'axis_ila_intf_v1_0_2_axis_valid_last_gen'
INFO: [Synth 8-802] inferred FSM for state register 'next_state_reg' in module 'axis_ila_intf_v1_0_2_axis_ila_intf'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'axis_mem_v1_0_2_generic_memrd'
INFO: [Synth 8-802] inferred FSM for state register 'next_state_reg' in module 'axis_mu_v1_0_1_axis_mu'
INFO: [Synth 8-802] inferred FSM for state register 'next_state_reg' in module 'axis_mu_v1_0_1_axis_mu__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'next_state_reg' in module 'axis_mu_v1_0_1_axis_mu__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'next_state_reg' in module 'axis_mu_v1_0_1_axis_mu__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'next_state_reg' in module 'axis_mu_v1_0_1_axis_mu__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'next_state_reg' in module 'axis_mu_v1_0_1_axis_mu__parameterized4'
INFO: [Synth 8-802] inferred FSM for state register 'next_state_reg' in module 'axis_mu_v1_0_1_axis_mu__parameterized5'
INFO: [Synth 8-802] inferred FSM for state register 'next_state_reg' in module 'axis_mu_v1_0_1_axis_mu__parameterized6'
INFO: [Synth 8-802] inferred FSM for state register 'next_state_reg' in module 'axis_mu_v1_0_1_axis_mu__parameterized7'
INFO: [Synth 8-802] inferred FSM for state register 'next_state_reg' in module 'axis_mu_v1_0_1_axis_mu__parameterized8'
INFO: [Synth 8-802] inferred FSM for state register 'next_state_reg' in module 'axis_mu_v1_0_1_axis_mu__parameterized9'
INFO: [Synth 8-802] inferred FSM for state register 'next_state_reg' in module 'axis_mu_v1_0_1_axis_mu__parameterized10'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                                0 |                               00
                    TRIG |                                1 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axis_cap_ctrl_v1_0_1_case1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                    TRIG |                              100 |                               10
                   TRIG2 |                              010 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axis_cap_ctrl_v1_0_1_case2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                    TRIG |                              100 |                               10
                   TRIG2 |                              010 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axis_cap_ctrl_v1_0_1_case3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                    TRIG |                              100 |                               10
               POST_TRIG |                              010 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axis_cap_ctrl_v1_0_1_case4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                PRE_TRIG |                               10 |                               01
                    TRIG |                               01 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axis_cap_ctrl_v1_0_1_case5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0010 |                               00
                PRE_TRIG |                             0100 |                               01
                    TRIG |                             1000 |                               10
               POST_TRIG |                             0001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axis_cap_ctrl_v1_0_1_case7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                PRE_TRIG |                               10 |                               01
                    TRIG |                               01 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axis_cap_ctrl_v1_0_1_case6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0010 |                               00
                PRE_TRIG |                             0100 |                               01
                    TRIG |                             1000 |                               10
               POST_TRIG |                             0001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axis_cap_ctrl_v1_0_1_case8'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               LOAD_ADDR |                              001 |                               00
                INC_ADDR |                              100 |                               01
             DELAY_STATE |                              010 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_rd_wr_reg' using encoding 'one-hot' in module 'axis_ila_intf_v1_0_2_reg_array'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                LOAD_CNT |                               01 |                               01
                 INC_CNT |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_valid_reg' in module 'axis_ila_intf_v1_0_2_axis_valid_last_gen'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                LOAD_CNT |                               00 |                               01
                 INC_CNT |                               01 |                               10
                WAIT_CNT |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_last_reg' using encoding 'sequential' in module 'axis_ila_intf_v1_0_2_axis_valid_last_gen'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                  iSTATE |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'next_state_reg' using encoding 'one-hot' in module 'axis_ila_intf_v1_0_2_axis_ila_intf'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              RESET_ADDR |                          0000001 |                          0000001
            REQUEST_READ |                          0000010 |                          0000010
           WAIT_READ_ACK |                          0000100 |                          0000100
             OUTPUT_DATA |                          0001000 |                          0001000
                    IDLE |                          0010000 |                          0010000
         INCREMENT_BLOCK |                          0100000 |                          0100000
       INCREMENT_ADDRESS |                          1000000 |                          1000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'axis_mem_v1_0_2_generic_memrd'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                 iSTATE1 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'next_state_reg' using encoding 'sequential' in module 'axis_mu_v1_0_1_axis_mu'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                 iSTATE1 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'next_state_reg' using encoding 'sequential' in module 'axis_mu_v1_0_1_axis_mu__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                 iSTATE1 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'next_state_reg' using encoding 'sequential' in module 'axis_mu_v1_0_1_axis_mu__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                 iSTATE1 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'next_state_reg' using encoding 'sequential' in module 'axis_mu_v1_0_1_axis_mu__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                 iSTATE1 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'next_state_reg' using encoding 'sequential' in module 'axis_mu_v1_0_1_axis_mu__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                 iSTATE1 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'next_state_reg' using encoding 'sequential' in module 'axis_mu_v1_0_1_axis_mu__parameterized4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                 iSTATE1 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'next_state_reg' using encoding 'sequential' in module 'axis_mu_v1_0_1_axis_mu__parameterized5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                 iSTATE1 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'next_state_reg' using encoding 'sequential' in module 'axis_mu_v1_0_1_axis_mu__parameterized6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                 iSTATE1 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'next_state_reg' using encoding 'sequential' in module 'axis_mu_v1_0_1_axis_mu__parameterized7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                 iSTATE1 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'next_state_reg' using encoding 'sequential' in module 'axis_mu_v1_0_1_axis_mu__parameterized8'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                 iSTATE1 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'next_state_reg' using encoding 'sequential' in module 'axis_mu_v1_0_1_axis_mu__parameterized9'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                 iSTATE1 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'next_state_reg' using encoding 'sequential' in module 'axis_mu_v1_0_1_axis_mu__parameterized10'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:05:43 ; elapsed = 00:06:58 . Memory (MB): peak = 4335.715 ; gain = 957.160 ; free physical = 2732 ; free virtual = 28132
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
# Minor page faults: 1.00534e+06 Major page faults: 34103
# Thrashing Detected!
# Process may be trying to use more memory than is available
# (memory might be consumed by other processes or file cache).
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input   17 Bit       Adders := 4     
	   2 Input   16 Bit       Adders := 1     
	   2 Input   15 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 8     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 9     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	             1120 Bit    Registers := 1     
	             1024 Bit    Registers := 1     
	              864 Bit    Registers := 1     
	              855 Bit    Registers := 1     
	              854 Bit    Registers := 1     
	              512 Bit    Registers := 2     
	              343 Bit    Registers := 2     
	              320 Bit    Registers := 1     
	              256 Bit    Registers := 6     
	              129 Bit    Registers := 4     
	              128 Bit    Registers := 4     
	               64 Bit    Registers := 6     
	               33 Bit    Registers := 4     
	               32 Bit    Registers := 44    
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 21    
	               15 Bit    Registers := 1     
	               10 Bit    Registers := 19    
	                9 Bit    Registers := 13    
	                8 Bit    Registers := 9     
	                7 Bit    Registers := 18    
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 15    
	                4 Bit    Registers := 27    
	                3 Bit    Registers := 60    
	                2 Bit    Registers := 57    
	                1 Bit    Registers := 250   
+---RAMs : 
	             512K Bit	(1024 X 512 bit)          RAMs := 1     
	             343K Bit	(1024 X 343 bit)          RAMs := 1     
+---Muxes : 
	   2 Input  855 Bit        Muxes := 1     
	   2 Input  320 Bit        Muxes := 4     
	   3 Input  129 Bit        Muxes := 2     
	   3 Input   33 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 12    
	   3 Input   32 Bit        Muxes := 2     
	  10 Input   32 Bit        Muxes := 2     
	   4 Input   32 Bit        Muxes := 1     
	   8 Input   32 Bit        Muxes := 1     
	   4 Input   22 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 2     
	   3 Input   17 Bit        Muxes := 3     
	   4 Input   16 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 8     
	   3 Input   10 Bit        Muxes := 2     
	   8 Input   10 Bit        Muxes := 1     
	   3 Input    9 Bit        Muxes := 6     
	   2 Input    8 Bit        Muxes := 1     
	   3 Input    7 Bit        Muxes := 1     
	   8 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 5     
	   4 Input    6 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 7     
	   8 Input    5 Bit        Muxes := 1     
	   3 Input    5 Bit        Muxes := 6     
	   2 Input    4 Bit        Muxes := 16    
	   4 Input    4 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 23    
	   2 Input    3 Bit        Muxes := 22    
	   8 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 59    
	   2 Input    2 Bit        Muxes := 146   
	   4 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 100   
	   3 Input    1 Bit        Muxes := 148   
	  10 Input    1 Bit        Muxes := 6     
	   4 Input    1 Bit        Muxes := 19    
	   8 Input    1 Bit        Muxes := 11    
	   7 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 7392 (col length:154)
BRAMs: 5082 (col length: RAMB18 312 RAMB36 156)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
WARNING: [Synth 8-7061] Pipelining failed and skipped for datapath ("datapath__43") because of no pipeline register is available
WARNING: [Synth 8-7061] Pipelining failed and skipped for datapath ("datapath__44") because of no pipeline register is available
WARNING: [Synth 8-7061] Pipelining failed and skipped for datapath ("datapath__46") because of no pipeline register is available
WARNING: [Synth 8-7061] Pipelining failed and skipped for datapath ("datapath__47") because of no pipeline register is available
WARNING: [Synth 8-7061] Pipelining failed and skipped for datapath ("datapath__52") because of no pipeline register is available
WARNING: [Synth 8-7061] Pipelining failed and skipped for datapath ("datapath__53") because of no pipeline register is available
WARNING: [Synth 8-7061] Pipelining failed and skipped for datapath ("datapath__54") because of no pipeline register is available
WARNING: [Synth 8-7061] Pipelining failed and skipped for datapath ("datapath__55") because of no pipeline register is available
WARNING: [Synth 8-7061] Pipelining failed and skipped for datapath ("datapath__56") because of no pipeline register is available
WARNING: [Synth 8-7061] Pipelining failed and skipped for datapath ("datapath__57") because of no pipeline register is available
WARNING: [Synth 8-7061] Pipelining failed and skipped for datapath ("datapath__59") because of no pipeline register is available
WARNING: [Synth 8-7061] Pipelining failed and skipped for datapath ("datapath__61") because of no pipeline register is available
WARNING: [Synth 8-7061] Pipelining failed and skipped for datapath ("datapath__63") because of no pipeline register is available
WARNING: [Synth 8-7061] Pipelining failed and skipped for datapath ("datapath__64") because of no pipeline register is available
WARNING: [Synth 8-7061] Pipelining failed and skipped for datapath ("datapath__65") because of no pipeline register is available
WARNING: [Synth 8-7061] Pipelining failed and skipped for datapath ("datapath__66") because of no pipeline register is available
WARNING: [Synth 8-7061] Pipelining failed and skipped for datapath ("datapath__67") because of no pipeline register is available
WARNING: [Synth 8-7061] Pipelining failed and skipped for datapath ("datapath__68") because of no pipeline register is available
WARNING: [Synth 8-7061] Pipelining failed and skipped for datapath ("datapath__69") because of no pipeline register is available
WARNING: [Synth 8-7061] Pipelining failed and skipped for datapath ("datapath__70") because of no pipeline register is available
WARNING: [Synth 8-7061] Pipelining failed and skipped for datapath ("datapath__71") because of no pipeline register is available
WARNING: [Synth 8-7061] Pipelining failed and skipped for datapath ("datapath__72") because of no pipeline register is available
WARNING: [Synth 8-7061] Pipelining failed and skipped for datapath ("datapath__73") because of no pipeline register is available
WARNING: [Synth 8-7061] Pipelining failed and skipped for datapath ("datapath__74") because of no pipeline register is available
WARNING: [Synth 8-7061] Pipelining failed and skipped for datapath ("datapath__75") because of no pipeline register is available
WARNING: [Synth 8-7061] Pipelining failed and skipped for datapath ("datapath__76") because of no pipeline register is available
WARNING: [Synth 8-7061] Pipelining failed and skipped for datapath ("datapath__77") because of no pipeline register is available
WARNING: [Synth 8-7061] Pipelining failed and skipped for datapath ("datapath__78") because of no pipeline register is available
WARNING: [Synth 8-7061] Pipelining failed and skipped for datapath ("datapath__79") because of no pipeline register is available
WARNING: [Synth 8-7061] Pipelining failed and skipped for datapath ("datapath__80") because of no pipeline register is available
WARNING: [Synth 8-7061] Pipelining failed and skipped for datapath ("datapath__81") because of no pipeline register is available
WARNING: [Synth 8-7061] Pipelining failed and skipped for datapath ("datapath__82") because of no pipeline register is available
WARNING: [Synth 8-7061] Pipelining failed and skipped for datapath ("datapath__83") because of no pipeline register is available
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_last_reg[1]) is unused and will be removed from module axis_ila_intf_v1_0_2_axis_valid_last_gen.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_last_reg[0]) is unused and will be removed from module axis_ila_intf_v1_0_2_axis_valid_last_gen.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:06:16 ; elapsed = 00:08:01 . Memory (MB): peak = 4335.715 ; gain = 957.160 ; free physical = 142 ; free virtual = 24501
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-------------------------------+
|Module Name                                                                         | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights               | 
+------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-------------------------------+
|inst/i_0/axis_mem/inst/\u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 512(NO_CHANGE)   | W |   | 1 K x 512(NO_CHANGE)   |   | R | Port A and B     | 1      | 14     | 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1 | 
|inst/i_0/axis_mem/inst/\u_trace_mem/BRAM.XPM.sdpram /xpm_memory_base_inst           | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 343(NO_CHANGE)   | W |   | 1 K x 343(NO_CHANGE)   |   | R | Port A and B     | 0      | 10     | 1,1,1,1,1,1,1,1,1,1           | 
+------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-------------------------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:07:04 ; elapsed = 00:09:14 . Memory (MB): peak = 5198.332 ; gain = 1819.777 ; free physical = 167 ; free virtual = 21950
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:07:07 ; elapsed = 00:09:17 . Memory (MB): peak = 5222.355 ; gain = 1843.801 ; free physical = 170 ; free virtual = 21855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-------------------------------+
|Module Name                                                                         | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights               | 
+------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-------------------------------+
|inst/i_0/axis_mem/inst/\u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 512(NO_CHANGE)   | W |   | 1 K x 512(NO_CHANGE)   |   | R | Port A and B     | 1      | 14     | 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1 | 
|inst/i_0/axis_mem/inst/\u_trace_mem/BRAM.XPM.sdpram /xpm_memory_base_inst           | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 343(NO_CHANGE)   | W |   | 1 K x 343(NO_CHANGE)   |   | R | Port A and B     | 0      | 10     | 1,1,1,1,1,1,1,1,1,1           | 
+------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_cdc_single__4`
   Worst Slack before retiming is 1.246 ns and worst slack after retiming is 1.246 ns
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_single__4' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_cdc_single__5`
   Worst Slack before retiming is 1.246 ns and worst slack after retiming is 1.246 ns
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_single__5' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_cdc_handshake`
   Worst Slack before retiming is 1.246 ns and worst slack after retiming is 1.246 ns
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_handshake' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_cdc_single__parameterized0`
   Worst Slack before retiming is 1.246 ns and worst slack after retiming is 1.246 ns
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_single__parameterized0' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_cdc_single__parameterized0__2`
   Worst Slack before retiming is 1.246 ns and worst slack after retiming is 1.246 ns
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_single__parameterized0__2' done


INFO: [Synth 8-5816] Retiming module `axis_ila_intf_v1_0_2_axis_ila_intf`
   Worst Slack before retiming is 1.246 ns and worst slack after retiming is 1.246 ns
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `axis_ila_intf_v1_0_2_axis_ila_intf' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `bd_450b_axis_ila_intf_0`
   Worst Slack before retiming is 1.246 ns and worst slack after retiming is 1.246 ns
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `bd_450b_axis_ila_intf_0' done


INFO: [Synth 8-5816] Retiming module `bd_450b_axis_cap_ctrl_0`
   Worst Slack before retiming is 1.246 ns and worst slack after retiming is 1.246 ns
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `bd_450b_axis_cap_ctrl_0' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `axis_dbg_stub_v1_0_1_axis_dbg_stub`
   Worst Slack before retiming is 1.246 ns and worst slack after retiming is 1.246 ns
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `axis_dbg_stub_v1_0_1_axis_dbg_stub' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `bd_450b_axis_dbg_stub_0`
   Worst Slack before retiming is 1.246 ns and worst slack after retiming is 1.246 ns
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `bd_450b_axis_dbg_stub_0' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_cdc_single`
   Worst Slack before retiming is 1.246 ns and worst slack after retiming is 1.246 ns
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_single' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `bd_450b_axis_dbg_sync_2_0`
   Worst Slack before retiming is 1.246 ns and worst slack after retiming is 1.246 ns
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `bd_450b_axis_dbg_sync_2_0' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_cdc_array_single`
   Worst Slack before retiming is 1.246 ns and worst slack after retiming is 1.246 ns
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_array_single' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `bd_450b_axis_dbg_sync_3_0`
   Worst Slack before retiming is 1.246 ns and worst slack after retiming is 1.246 ns
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `bd_450b_axis_dbg_sync_3_0' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_cdc_array_single__2`
   Worst Slack before retiming is 1.246 ns and worst slack after retiming is 1.246 ns
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_array_single__2' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `bd_450b_axis_dbg_sync_4_0`
   Worst Slack before retiming is 1.246 ns and worst slack after retiming is 1.246 ns
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `bd_450b_axis_dbg_sync_4_0' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_cdc_array_single__parameterized0`
   Worst Slack before retiming is 1.246 ns and worst slack after retiming is 1.246 ns
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_array_single__parameterized0' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `bd_450b_axis_dbg_sync_5_0`
   Worst Slack before retiming is 1.246 ns and worst slack after retiming is 1.246 ns
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `bd_450b_axis_dbg_sync_5_0' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_cdc_async_rst`
   Worst Slack before retiming is 1.246 ns and worst slack after retiming is 1.246 ns
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_async_rst' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `bd_450b_axis_dbg_sync_6_0`
   Worst Slack before retiming is 1.246 ns and worst slack after retiming is 1.246 ns
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `bd_450b_axis_dbg_sync_6_0' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `axis_ila_pp_v1_0_2_axis_ila_pp`
   Worst Slack before retiming is 1.246 ns and worst slack after retiming is 1.246 ns
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `axis_ila_pp_v1_0_2_axis_ila_pp' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `bd_450b_axis_ila_pp_0`
   Worst Slack before retiming is 1.246 ns and worst slack after retiming is 1.246 ns
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `bd_450b_axis_ila_pp_0' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `axis_itct_v1_0_1_axis_itct`
   Worst Slack before retiming is 1.246 ns and worst slack after retiming is 1.246 ns
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `axis_itct_v1_0_1_axis_itct' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `bd_450b_axis_itct_0`
   Worst Slack before retiming is 1.246 ns and worst slack after retiming is 1.246 ns
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `bd_450b_axis_itct_0' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_memory_base`
   Worst Slack before retiming is 1.246 ns and worst slack after retiming is 1.246 ns
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_memory_base' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_memory_sdpram`
   Worst Slack before retiming is 1.246 ns and worst slack after retiming is 1.246 ns
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_memory_sdpram' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_memory_base__parameterized0`
   Worst Slack before retiming is 1.246 ns and worst slack after retiming is 1.246 ns
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_memory_base__parameterized0' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_memory_sdpram__parameterized0`
   Worst Slack before retiming is 1.246 ns and worst slack after retiming is 1.246 ns
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_memory_sdpram__parameterized0' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_cdc_single__6`
   Worst Slack before retiming is 1.246 ns and worst slack after retiming is 1.246 ns
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_single__6' done


INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/axis_mem/inst/u_trace_mem/we_write_i_reg with forward move, found 0 loads out of which
0 loads can have forward move

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/axis_mem/inst/u_trace_mem/addr_write_i_reg[9] with forward move, found 0 loads out of which
0 loads can have forward move

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/axis_mem/inst/u_trace_mem/addr_write_i_reg[8] with forward move, found 0 loads out of which
0 loads can have forward move

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/axis_mem/inst/u_trace_mem/addr_write_i_reg[7] with forward move, found 0 loads out of which
0 loads can have forward move

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/axis_mem/inst/u_trace_mem/addr_write_i_reg[6] with forward move, found 0 loads out of which
0 loads can have forward move

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/axis_mem/inst/u_trace_mem/addr_write_i_reg[5] with forward move, found 0 loads out of which
0 loads can have forward move

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/axis_mem/inst/u_trace_mem/addr_write_i_reg[4] with forward move, found 0 loads out of which
0 loads can have forward move

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/axis_mem/inst/u_trace_mem/addr_write_i_reg[3] with forward move, found 0 loads out of which
0 loads can have forward move

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/axis_mem/inst/u_trace_mem/addr_write_i_reg[2] with forward move, found 0 loads out of which
0 loads can have forward move

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/axis_mem/inst/u_trace_mem/addr_write_i_reg[1] with forward move, found 0 loads out of which
0 loads can have forward move

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/axis_mem/inst/u_trace_mem/addr_write_i_reg[0] with forward move, found 0 loads out of which
0 loads can have forward move

INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `axis_mem_v1_0_2_axis_mem`
   Worst Slack before retiming is 1.246 ns and worst slack after retiming is 1.246 ns
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `axis_mem_v1_0_2_axis_mem' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `bd_450b_axis_mem_0`
   Worst Slack before retiming is 1.246 ns and worst slack after retiming is 1.246 ns
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `bd_450b_axis_mem_0' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `axis_mu_v1_0_1_axis_mu`
   Worst Slack before retiming is 1.246 ns and worst slack after retiming is 1.246 ns
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `axis_mu_v1_0_1_axis_mu' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `bd_450b_axis_mu0_0_0`
   Worst Slack before retiming is 1.246 ns and worst slack after retiming is 1.246 ns
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `bd_450b_axis_mu0_0_0' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `axis_mu_v1_0_1_axis_mu__parameterized0`
   Worst Slack before retiming is 1.246 ns and worst slack after retiming is 1.246 ns
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `axis_mu_v1_0_1_axis_mu__parameterized0' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `bd_450b_axis_mu10_0_0`
   Worst Slack before retiming is 1.246 ns and worst slack after retiming is 1.246 ns
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `bd_450b_axis_mu10_0_0' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `axis_mu_v1_0_1_axis_mu__1`
   Worst Slack before retiming is 1.246 ns and worst slack after retiming is 1.246 ns
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `axis_mu_v1_0_1_axis_mu__1' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `bd_450b_axis_mu11_0_0`
   Worst Slack before retiming is 1.246 ns and worst slack after retiming is 1.246 ns
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `bd_450b_axis_mu11_0_0' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `axis_mu_v1_0_1_axis_mu__parameterized1`
   Worst Slack before retiming is 1.246 ns and worst slack after retiming is 1.246 ns
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `axis_mu_v1_0_1_axis_mu__parameterized1' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `bd_450b_axis_mu12_0_0`
   Worst Slack before retiming is 1.246 ns and worst slack after retiming is 1.246 ns
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `bd_450b_axis_mu12_0_0' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `axis_mu_v1_0_1_axis_mu__parameterized2`
   Worst Slack before retiming is 1.246 ns and worst slack after retiming is 1.246 ns
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `axis_mu_v1_0_1_axis_mu__parameterized2' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `bd_450b_axis_mu13_0_0`
   Worst Slack before retiming is 1.246 ns and worst slack after retiming is 1.246 ns
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `bd_450b_axis_mu13_0_0' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `axis_mu_v1_0_1_axis_mu__parameterized3`
   Worst Slack before retiming is 1.246 ns and worst slack after retiming is 1.246 ns
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `axis_mu_v1_0_1_axis_mu__parameterized3' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `bd_450b_axis_mu14_0_0`
   Worst Slack before retiming is 1.246 ns and worst slack after retiming is 1.246 ns
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `bd_450b_axis_mu14_0_0' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `axis_mu_v1_0_1_axis_mu__parameterized4`
   Worst Slack before retiming is 1.246 ns and worst slack after retiming is 1.246 ns
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `axis_mu_v1_0_1_axis_mu__parameterized4' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `bd_450b_axis_mu15_0_0`
   Worst Slack before retiming is 1.246 ns and worst slack after retiming is 1.246 ns
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `bd_450b_axis_mu15_0_0' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `axis_mu_v1_0_1_axis_mu__parameterized5`
   Worst Slack before retiming is 1.246 ns and worst slack after retiming is 1.246 ns
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `axis_mu_v1_0_1_axis_mu__parameterized5' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `bd_450b_axis_mu16_0_0`
   Worst Slack before retiming is 1.246 ns and worst slack after retiming is 1.246 ns
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `bd_450b_axis_mu16_0_0' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `axis_mu_v1_0_1_axis_mu__parameterized6`
   Worst Slack before retiming is 1.246 ns and worst slack after retiming is 1.246 ns
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `axis_mu_v1_0_1_axis_mu__parameterized6' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `bd_450b_axis_mu17_0_0`
   Worst Slack before retiming is 1.246 ns and worst slack after retiming is 1.246 ns
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `bd_450b_axis_mu17_0_0' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `axis_mu_v1_0_1_axis_mu__parameterized2__5`
   Worst Slack before retiming is 1.246 ns and worst slack after retiming is 1.246 ns
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `axis_mu_v1_0_1_axis_mu__parameterized2__5' done


INFO: [Common 17-14] Message 'Synth 8-5816' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Common 17-14] Message 'Synth 8-11328' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:07:17 ; elapsed = 00:09:29 . Memory (MB): peak = 5244.309 ; gain = 1865.754 ; free physical = 8565 ; free virtual = 32651
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/axis_mem/inst/u_trace_mem/we_write_i_reg with forward move, found 0 loads out of which
0 loads can have forward move

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/axis_mem/inst/u_trace_mem/addr_write_i_reg[9] with forward move, found 0 loads out of which
0 loads can have forward move

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/axis_mem/inst/u_trace_mem/addr_write_i_reg[8] with forward move, found 0 loads out of which
0 loads can have forward move

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/axis_mem/inst/u_trace_mem/addr_write_i_reg[7] with forward move, found 0 loads out of which
0 loads can have forward move

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/axis_mem/inst/u_trace_mem/addr_write_i_reg[6] with forward move, found 0 loads out of which
0 loads can have forward move

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/axis_mem/inst/u_trace_mem/addr_write_i_reg[5] with forward move, found 0 loads out of which
0 loads can have forward move

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/axis_mem/inst/u_trace_mem/addr_write_i_reg[4] with forward move, found 0 loads out of which
0 loads can have forward move

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/axis_mem/inst/u_trace_mem/addr_write_i_reg[3] with forward move, found 0 loads out of which
0 loads can have forward move

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/axis_mem/inst/u_trace_mem/addr_write_i_reg[2] with forward move, found 0 loads out of which
0 loads can have forward move

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/axis_mem/inst/u_trace_mem/addr_write_i_reg[1] with forward move, found 0 loads out of which
0 loads can have forward move

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/axis_mem/inst/u_trace_mem/addr_write_i_reg[0] with forward move, found 0 loads out of which
0 loads can have forward move

---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:07:23 ; elapsed = 00:09:36 . Memory (MB): peak = 5369.121 ; gain = 1990.566 ; free physical = 8328 ; free virtual = 32497
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:07:23 ; elapsed = 00:09:36 . Memory (MB): peak = 5369.121 ; gain = 1990.566 ; free physical = 8326 ; free virtual = 32495
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:07:24 ; elapsed = 00:09:37 . Memory (MB): peak = 5369.121 ; gain = 1990.566 ; free physical = 8318 ; free virtual = 32490
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:07:24 ; elapsed = 00:09:37 . Memory (MB): peak = 5369.121 ; gain = 1990.566 ; free physical = 8318 ; free virtual = 32492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:07:25 ; elapsed = 00:09:38 . Memory (MB): peak = 5369.121 ; gain = 1990.566 ; free physical = 8307 ; free virtual = 32491
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:07:25 ; elapsed = 00:09:38 . Memory (MB): peak = 5369.121 ; gain = 1990.566 ; free physical = 8306 ; free virtual = 32490
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------------+--------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name              | RTL Name                                                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------------+--------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|axis_mem_v1_0_2_axis_mem | u_generic_memrd/multiple_read_latency.read_enable_out_reg[3] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|axis_mem_v1_0_2_axis_mem | u_generic_memrd/multiple_enable_latency.enable_out_reg[3]    | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+-------------------------+--------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |CARRY4       |   158|
|2     |CFGLUT5      |   491|
|3     |LOOKAHEAD8   |     6|
|6     |LUT1         |    58|
|7     |LUT2         |   689|
|8     |LUT3         |  1621|
|9     |LUT4         |   371|
|10    |LUT5         |   469|
|11    |LUT6         |  1169|
|12    |LUT6CY       |    46|
|13    |LUT6         |     5|
|14    |RAMB18E5_INT |     1|
|15    |RAMB36E5_INT |    24|
|16    |SRL16E       |     2|
|17    |FDCE         |     2|
|18    |FDRE         | 10163|
|19    |FDSE         |    20|
+------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:07:25 ; elapsed = 00:09:39 . Memory (MB): peak = 5369.121 ; gain = 1990.566 ; free physical = 8306 ; free virtual = 32490
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 149 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:06:56 ; elapsed = 00:09:04 . Memory (MB): peak = 5369.121 ; gain = 1926.535 ; free physical = 8273 ; free virtual = 32474
Synthesis Optimization Complete : Time (s): cpu = 00:07:26 ; elapsed = 00:09:40 . Memory (MB): peak = 5369.121 ; gain = 1990.566 ; free physical = 8270 ; free virtual = 32473
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.23 . Memory (MB): peak = 5369.121 ; gain = 0.000 ; free physical = 8085 ; free virtual = 32771
INFO: [Netlist 29-17] Analyzing 725 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Constraints 18-5720] The default GCLK Deskew mode is Off.
INFO: [Device 21-9335] Optimized delay calculation is enabled for this device.
INFO: [Constraints 18-13227] Created floorplan with Advanced Flow Feature Set
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Ipconfig 75-709] Read and Merge Traffic Stats:  Before Read: 0 insts (0 INI), 0 paths (0 INI). Read In: 0 insts (0 INI), 0 paths (0 INI). After Merge: 0 insts (0 INI), 0 paths (0 INI). 0 error slaves
INFO: [Ipconfig 75-709] Read and Merge Traffic Stats:  Before Read: 0 insts (0 INI), 0 paths (0 INI). Read In: 4 insts (0 INI), 2 paths (0 INI). After Merge: 4 insts (0 INI), 2 paths (0 INI). 0 error slaves
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 5380.031 ; gain = 0.000 ; free physical = 10388 ; free virtual = 37440
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1283 instances were transformed.
  (CARRY8) => LOOKAHEAD8: 84 instances
  (CARRY8) => LUT6CY (LUTCY1, LUTCY2): 632 instances
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 438 instances
  CFGLUT5 => SRLC32E: 53 instances
  LUT6CY => LUT6CY (LUTCY1, LUTCY2): 46 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 5 instances
  RAMB18E5 => RAMB18E5_INT: 1 instance 
  RAMB36E5 => RAMB36E5_INT: 24 instances

Synth Design complete | Checksum: a5111c48
INFO: [Common 17-83] Releasing license: Synthesis
568 Infos, 322 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:08:41 ; elapsed = 00:11:01 . Memory (MB): peak = 5380.031 ; gain = 3585.719 ; free physical = 10379 ; free virtual = 37442
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 3465.187; main = 3262.928; forked = 214.562
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 6284.941; main = 5380.035; forked = 915.816
Write ShapeDB Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5404.043 ; gain = 0.000 ; free physical = 10375 ; free virtual = 37440
INFO: [Common 17-1381] The checkpoint '/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.runs/design_1_axis_ila_0_0_synth_1/design_1_axis_ila_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_axis_ila_0_0, cache-ID = 1c23bde667d7ab28
INFO: [Coretcl 2-1174] Renamed 240 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5404.043 ; gain = 0.000 ; free physical = 10182 ; free virtual = 37325
INFO: [Common 17-1381] The checkpoint '/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.runs/design_1_axis_ila_0_0_synth_1/design_1_axis_ila_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_axis_ila_0_0_utilization_synth.rpt -pb design_1_axis_ila_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May  5 16:19:20 2025...
