// Seed: 1598625143
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_14;
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  assign module_1.id_5 = 0;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  id_15 :
  assert property (@(negedge id_10) id_3)
  else $signed(97);
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd17
) (
    output tri0  id_0,
    input  wand  _id_1,
    output wand  id_2,
    output tri0  id_3
    , id_9,
    input  uwire id_4,
    output tri   id_5,
    input  wor   id_6,
    output wire  id_7
);
  parameter id_10 = 1;
  assign id_3 = id_1;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_9,
      id_9,
      id_9,
      id_9,
      id_10,
      id_10,
      id_10,
      id_9,
      id_9,
      id_10,
      id_10
  );
  wire [id_1 : 1] id_11;
endmodule
