--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml system.twx system.ncd -o system.twr system.pcf

Design file:              system.ncd
Physical constraint file: system.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2013-06-08, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3223 - Timing constraint TS_rx_fifo_rd_to_wr_0 = MAXDELAY FROM 
   TIMEGRP "rx_fifo_rd_to_wr_0" TO TIMEGRP        "clk_125_eth" 8 ns 
   DATAPATHONLY; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_125 = PERIOD TIMEGRP "clk_125_eth" 7.9 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 131322 paths analyzed, 5305 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.874ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_save_dest_add_23 (SLICE_X74Y52.A1), 126 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_mem_length_11 (FF)
  Destination:          E2M/EC/tx_save_dest_add_23 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.840ns (Levels of Logic = 5)
  Clock Path Skew:      0.048ns (1.318 - 1.270)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/rx_mem_length_11 to E2M/EC/tx_save_dest_add_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y76.AQ      Tcko                  0.450   E2M/EC/rx_mem_length<14>
                                                       E2M/EC/rx_mem_length_11
    SLICE_X64Y75.D2      net (fanout=12)       2.468   E2M/EC/rx_mem_length<11>
    SLICE_X64Y75.COUT    Topcyd                0.384   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy<3>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_lut<3>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy<3>
    SLICE_X64Y76.CIN     net (fanout=1)        0.000   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy<3>
    SLICE_X64Y76.CMUX    Tcinc                 0.358   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy<6>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy<6>
    SLICE_X70Y68.C6      net (fanout=13)       0.924   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy<6>
    SLICE_X70Y68.C       Tilo                  0.094   E2M/EC/N124
                                                       E2M/EC/tx_save_dest_add_mux0000<0>316
    SLICE_X73Y61.A3      net (fanout=1)        1.032   E2M/EC/tx_save_dest_add_mux0000<0>316
    SLICE_X73Y61.A       Tilo                  0.094   E2M/EC/tx_save_dest_add<10>
                                                       E2M/EC/tx_save_dest_add_mux0000<0>356
    SLICE_X74Y52.A1      net (fanout=48)       2.010   E2M/EC/tx_save_dest_add_mux0000<0>356
    SLICE_X74Y52.CLK     Tas                   0.026   E2M/EC/tx_save_dest_add<26>
                                                       E2M/EC/tx_save_dest_add_mux0000<23>1
                                                       E2M/EC/tx_save_dest_add_23
    -------------------------------------------------  ---------------------------
    Total                                      7.840ns (1.406ns logic, 6.434ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.107ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_mem_length_12 (FF)
  Destination:          E2M/EC/tx_save_dest_add_23 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.759ns (Levels of Logic = 5)
  Clock Path Skew:      0.048ns (1.318 - 1.270)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/rx_mem_length_12 to E2M/EC/tx_save_dest_add_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y76.BQ      Tcko                  0.450   E2M/EC/rx_mem_length<14>
                                                       E2M/EC/rx_mem_length_12
    SLICE_X64Y75.D1      net (fanout=11)       2.387   E2M/EC/rx_mem_length<12>
    SLICE_X64Y75.COUT    Topcyd                0.384   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy<3>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_lut<3>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy<3>
    SLICE_X64Y76.CIN     net (fanout=1)        0.000   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy<3>
    SLICE_X64Y76.CMUX    Tcinc                 0.358   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy<6>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy<6>
    SLICE_X70Y68.C6      net (fanout=13)       0.924   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy<6>
    SLICE_X70Y68.C       Tilo                  0.094   E2M/EC/N124
                                                       E2M/EC/tx_save_dest_add_mux0000<0>316
    SLICE_X73Y61.A3      net (fanout=1)        1.032   E2M/EC/tx_save_dest_add_mux0000<0>316
    SLICE_X73Y61.A       Tilo                  0.094   E2M/EC/tx_save_dest_add<10>
                                                       E2M/EC/tx_save_dest_add_mux0000<0>356
    SLICE_X74Y52.A1      net (fanout=48)       2.010   E2M/EC/tx_save_dest_add_mux0000<0>356
    SLICE_X74Y52.CLK     Tas                   0.026   E2M/EC/tx_save_dest_add<26>
                                                       E2M/EC/tx_save_dest_add_mux0000<23>1
                                                       E2M/EC/tx_save_dest_add_23
    -------------------------------------------------  ---------------------------
    Total                                      7.759ns (1.406ns logic, 6.353ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_mem_length_9 (FF)
  Destination:          E2M/EC/tx_save_dest_add_23 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.736ns (Levels of Logic = 5)
  Clock Path Skew:      0.058ns (1.318 - 1.260)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/rx_mem_length_9 to E2M/EC/tx_save_dest_add_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y73.CQ      Tcko                  0.450   E2M/EC/rx_mem_length<10>
                                                       E2M/EC/rx_mem_length_9
    SLICE_X54Y73.B3      net (fanout=11)       1.989   E2M/EC/rx_mem_length<9>
    SLICE_X54Y73.B       Tilo                  0.094   E2M/EC/tx_packet_payload_24_mux0000795
                                                       E2M/EC/rx_state_cmp_eq0032127
    SLICE_X55Y69.A3      net (fanout=5)        0.800   E2M/EC/rx_state_cmp_eq0032127
    SLICE_X55Y69.A       Tilo                  0.094   E2M/EC/N467
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>1121
    SLICE_X73Y62.C6      net (fanout=36)       1.188   E2M/EC/N259
    SLICE_X73Y62.C       Tilo                  0.094   E2M/EC/N914
                                                       E2M/EC/tx_save_dest_add_mux0000<0>356_SW0
    SLICE_X73Y61.A1      net (fanout=1)        0.897   E2M/EC/N914
    SLICE_X73Y61.A       Tilo                  0.094   E2M/EC/tx_save_dest_add<10>
                                                       E2M/EC/tx_save_dest_add_mux0000<0>356
    SLICE_X74Y52.A1      net (fanout=48)       2.010   E2M/EC/tx_save_dest_add_mux0000<0>356
    SLICE_X74Y52.CLK     Tas                   0.026   E2M/EC/tx_save_dest_add<26>
                                                       E2M/EC/tx_save_dest_add_mux0000<23>1
                                                       E2M/EC/tx_save_dest_add_23
    -------------------------------------------------  ---------------------------
    Total                                      7.736ns (0.852ns logic, 6.884ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_save_dest_add_24 (SLICE_X74Y52.B1), 126 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_mem_length_11 (FF)
  Destination:          E2M/EC/tx_save_dest_add_24 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.835ns (Levels of Logic = 5)
  Clock Path Skew:      0.048ns (1.318 - 1.270)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/rx_mem_length_11 to E2M/EC/tx_save_dest_add_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y76.AQ      Tcko                  0.450   E2M/EC/rx_mem_length<14>
                                                       E2M/EC/rx_mem_length_11
    SLICE_X64Y75.D2      net (fanout=12)       2.468   E2M/EC/rx_mem_length<11>
    SLICE_X64Y75.COUT    Topcyd                0.384   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy<3>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_lut<3>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy<3>
    SLICE_X64Y76.CIN     net (fanout=1)        0.000   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy<3>
    SLICE_X64Y76.CMUX    Tcinc                 0.358   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy<6>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy<6>
    SLICE_X70Y68.C6      net (fanout=13)       0.924   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy<6>
    SLICE_X70Y68.C       Tilo                  0.094   E2M/EC/N124
                                                       E2M/EC/tx_save_dest_add_mux0000<0>316
    SLICE_X73Y61.A3      net (fanout=1)        1.032   E2M/EC/tx_save_dest_add_mux0000<0>316
    SLICE_X73Y61.A       Tilo                  0.094   E2M/EC/tx_save_dest_add<10>
                                                       E2M/EC/tx_save_dest_add_mux0000<0>356
    SLICE_X74Y52.B1      net (fanout=48)       2.004   E2M/EC/tx_save_dest_add_mux0000<0>356
    SLICE_X74Y52.CLK     Tas                   0.027   E2M/EC/tx_save_dest_add<26>
                                                       E2M/EC/tx_save_dest_add_mux0000<24>1
                                                       E2M/EC/tx_save_dest_add_24
    -------------------------------------------------  ---------------------------
    Total                                      7.835ns (1.407ns logic, 6.428ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.112ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_mem_length_12 (FF)
  Destination:          E2M/EC/tx_save_dest_add_24 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.754ns (Levels of Logic = 5)
  Clock Path Skew:      0.048ns (1.318 - 1.270)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/rx_mem_length_12 to E2M/EC/tx_save_dest_add_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y76.BQ      Tcko                  0.450   E2M/EC/rx_mem_length<14>
                                                       E2M/EC/rx_mem_length_12
    SLICE_X64Y75.D1      net (fanout=11)       2.387   E2M/EC/rx_mem_length<12>
    SLICE_X64Y75.COUT    Topcyd                0.384   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy<3>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_lut<3>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy<3>
    SLICE_X64Y76.CIN     net (fanout=1)        0.000   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy<3>
    SLICE_X64Y76.CMUX    Tcinc                 0.358   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy<6>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy<6>
    SLICE_X70Y68.C6      net (fanout=13)       0.924   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy<6>
    SLICE_X70Y68.C       Tilo                  0.094   E2M/EC/N124
                                                       E2M/EC/tx_save_dest_add_mux0000<0>316
    SLICE_X73Y61.A3      net (fanout=1)        1.032   E2M/EC/tx_save_dest_add_mux0000<0>316
    SLICE_X73Y61.A       Tilo                  0.094   E2M/EC/tx_save_dest_add<10>
                                                       E2M/EC/tx_save_dest_add_mux0000<0>356
    SLICE_X74Y52.B1      net (fanout=48)       2.004   E2M/EC/tx_save_dest_add_mux0000<0>356
    SLICE_X74Y52.CLK     Tas                   0.027   E2M/EC/tx_save_dest_add<26>
                                                       E2M/EC/tx_save_dest_add_mux0000<24>1
                                                       E2M/EC/tx_save_dest_add_24
    -------------------------------------------------  ---------------------------
    Total                                      7.754ns (1.407ns logic, 6.347ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.145ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_mem_length_9 (FF)
  Destination:          E2M/EC/tx_save_dest_add_24 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.731ns (Levels of Logic = 5)
  Clock Path Skew:      0.058ns (1.318 - 1.260)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/rx_mem_length_9 to E2M/EC/tx_save_dest_add_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y73.CQ      Tcko                  0.450   E2M/EC/rx_mem_length<10>
                                                       E2M/EC/rx_mem_length_9
    SLICE_X54Y73.B3      net (fanout=11)       1.989   E2M/EC/rx_mem_length<9>
    SLICE_X54Y73.B       Tilo                  0.094   E2M/EC/tx_packet_payload_24_mux0000795
                                                       E2M/EC/rx_state_cmp_eq0032127
    SLICE_X55Y69.A3      net (fanout=5)        0.800   E2M/EC/rx_state_cmp_eq0032127
    SLICE_X55Y69.A       Tilo                  0.094   E2M/EC/N467
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>1121
    SLICE_X73Y62.C6      net (fanout=36)       1.188   E2M/EC/N259
    SLICE_X73Y62.C       Tilo                  0.094   E2M/EC/N914
                                                       E2M/EC/tx_save_dest_add_mux0000<0>356_SW0
    SLICE_X73Y61.A1      net (fanout=1)        0.897   E2M/EC/N914
    SLICE_X73Y61.A       Tilo                  0.094   E2M/EC/tx_save_dest_add<10>
                                                       E2M/EC/tx_save_dest_add_mux0000<0>356
    SLICE_X74Y52.B1      net (fanout=48)       2.004   E2M/EC/tx_save_dest_add_mux0000<0>356
    SLICE_X74Y52.CLK     Tas                   0.027   E2M/EC/tx_save_dest_add<26>
                                                       E2M/EC/tx_save_dest_add_mux0000<24>1
                                                       E2M/EC/tx_save_dest_add_24
    -------------------------------------------------  ---------------------------
    Total                                      7.731ns (0.853ns logic, 6.878ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_packet_payload_30 (SLICE_X44Y80.C4), 109 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_mem_length_9 (FF)
  Destination:          E2M/EC/tx_packet_payload_30 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.710ns (Levels of Logic = 5)
  Clock Path Skew:      -0.070ns (1.190 - 1.260)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/rx_mem_length_9 to E2M/EC/tx_packet_payload_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y73.CQ      Tcko                  0.450   E2M/EC/rx_mem_length<10>
                                                       E2M/EC/rx_mem_length_9
    SLICE_X54Y73.B3      net (fanout=11)       1.989   E2M/EC/rx_mem_length<9>
    SLICE_X54Y73.B       Tilo                  0.094   E2M/EC/tx_packet_payload_24_mux0000795
                                                       E2M/EC/rx_state_cmp_eq0032127
    SLICE_X55Y69.A3      net (fanout=5)        0.800   E2M/EC/rx_state_cmp_eq0032127
    SLICE_X55Y69.A       Tilo                  0.094   E2M/EC/N467
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>1121
    SLICE_X37Y82.A2      net (fanout=36)       2.389   E2M/EC/N259
    SLICE_X37Y82.A       Tilo                  0.094   E2M/EC/N310
                                                       E2M/EC/tx_packet_payload_25_mux00001
    SLICE_X36Y82.A2      net (fanout=7)        0.967   E2M/EC/N310
    SLICE_X36Y82.A       Tilo                  0.094   E2M/EC/N218
                                                       E2M/EC/tx_packet_payload_30_mux0000_SW0
    SLICE_X44Y80.C4      net (fanout=1)        0.730   E2M/EC/N218
    SLICE_X44Y80.CLK     Tas                   0.009   E2M/EC/tx_packet_payload<32>
                                                       E2M/EC/tx_packet_payload_30_mux0000
                                                       E2M/EC/tx_packet_payload_30
    -------------------------------------------------  ---------------------------
    Total                                      7.710ns (0.835ns logic, 6.875ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_mem_length_10 (FF)
  Destination:          E2M/EC/tx_packet_payload_30 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.671ns (Levels of Logic = 5)
  Clock Path Skew:      -0.070ns (1.190 - 1.260)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/rx_mem_length_10 to E2M/EC/tx_packet_payload_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y73.DQ      Tcko                  0.450   E2M/EC/rx_mem_length<10>
                                                       E2M/EC/rx_mem_length_10
    SLICE_X54Y73.B5      net (fanout=10)       1.950   E2M/EC/rx_mem_length<10>
    SLICE_X54Y73.B       Tilo                  0.094   E2M/EC/tx_packet_payload_24_mux0000795
                                                       E2M/EC/rx_state_cmp_eq0032127
    SLICE_X55Y69.A3      net (fanout=5)        0.800   E2M/EC/rx_state_cmp_eq0032127
    SLICE_X55Y69.A       Tilo                  0.094   E2M/EC/N467
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>1121
    SLICE_X37Y82.A2      net (fanout=36)       2.389   E2M/EC/N259
    SLICE_X37Y82.A       Tilo                  0.094   E2M/EC/N310
                                                       E2M/EC/tx_packet_payload_25_mux00001
    SLICE_X36Y82.A2      net (fanout=7)        0.967   E2M/EC/N310
    SLICE_X36Y82.A       Tilo                  0.094   E2M/EC/N218
                                                       E2M/EC/tx_packet_payload_30_mux0000_SW0
    SLICE_X44Y80.C4      net (fanout=1)        0.730   E2M/EC/N218
    SLICE_X44Y80.CLK     Tas                   0.009   E2M/EC/tx_packet_payload<32>
                                                       E2M/EC/tx_packet_payload_30_mux0000
                                                       E2M/EC/tx_packet_payload_30
    -------------------------------------------------  ---------------------------
    Total                                      7.671ns (0.835ns logic, 6.836ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_mem_length_1 (FF)
  Destination:          E2M/EC/tx_packet_payload_30 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.584ns (Levels of Logic = 5)
  Clock Path Skew:      -0.065ns (1.190 - 1.255)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/rx_mem_length_1 to E2M/EC/tx_packet_payload_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y72.BQ      Tcko                  0.450   E2M/EC/rx_mem_length<3>
                                                       E2M/EC/rx_mem_length_1
    SLICE_X55Y70.D2      net (fanout=14)       2.219   E2M/EC/rx_mem_length<1>
    SLICE_X55Y70.D       Tilo                  0.094   E2M/EC/rx_state_cmp_eq003234
                                                       E2M/EC/rx_state_cmp_eq003234
    SLICE_X55Y69.A6      net (fanout=5)        0.444   E2M/EC/rx_state_cmp_eq003234
    SLICE_X55Y69.A       Tilo                  0.094   E2M/EC/N467
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>1121
    SLICE_X37Y82.A2      net (fanout=36)       2.389   E2M/EC/N259
    SLICE_X37Y82.A       Tilo                  0.094   E2M/EC/N310
                                                       E2M/EC/tx_packet_payload_25_mux00001
    SLICE_X36Y82.A2      net (fanout=7)        0.967   E2M/EC/N310
    SLICE_X36Y82.A       Tilo                  0.094   E2M/EC/N218
                                                       E2M/EC/tx_packet_payload_30_mux0000_SW0
    SLICE_X44Y80.C4      net (fanout=1)        0.730   E2M/EC/N218
    SLICE_X44Y80.CLK     Tas                   0.009   E2M/EC/tx_packet_payload<32>
                                                       E2M/EC/tx_packet_payload_30_mux0000
                                                       E2M/EC/tx_packet_payload_30
    -------------------------------------------------  ---------------------------
    Total                                      7.584ns (0.835ns logic, 6.749ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_125 = PERIOD TIMEGRP "clk_125_eth" 7.9 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_save_dest_add_11 (SLICE_X76Y58.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.397ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/rx_header_buffer_src_add_11 (FF)
  Destination:          E2M/EC/tx_save_dest_add_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.584ns (Levels of Logic = 1)
  Clock Path Skew:      0.187ns (1.421 - 1.234)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/rx_header_buffer_src_add_11 to E2M/EC/tx_save_dest_add_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y60.DQ      Tcko                  0.433   E2M/EC/rx_header_buffer_src_add<11>
                                                       E2M/EC/rx_header_buffer_src_add_11
    SLICE_X76Y58.A5      net (fanout=4)        0.370   E2M/EC/rx_header_buffer_src_add<11>
    SLICE_X76Y58.CLK     Tah         (-Th)     0.219   E2M/EC/tx_save_dest_add<14>
                                                       E2M/EC/tx_save_dest_add_mux0000<11>1
                                                       E2M/EC/tx_save_dest_add_11
    -------------------------------------------------  ---------------------------
    Total                                      0.584ns (0.214ns logic, 0.370ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/EthToSysACEFifo/FIFO18_inst (RAMB36_X3Y17.DIBDIL2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.409ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/ethToFifoAddress_2 (FF)
  Destination:          E2M/EC/EthToSysACEFifo/FIFO18_inst (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.630ns (Levels of Logic = 0)
  Clock Path Skew:      0.221ns (0.765 - 0.544)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/ethToFifoAddress_2 to E2M/EC/EthToSysACEFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X81Y84.CQ         Tcko                  0.414   E2M/EC/ethToFifoAddress<3>
                                                          E2M/EC/ethToFifoAddress_2
    RAMB36_X3Y17.DIBDIL2    net (fanout=2)        0.502   E2M/EC/ethToFifoAddress<2>
    RAMB36_X3Y17.CLKBWRCLKL Trckd_DI    (-Th)     0.286   E2M/EC/EthToSysACEFifo/FIFO18_inst
                                                          E2M/EC/EthToSysACEFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         0.630ns (0.128ns logic, 0.502ns route)
                                                          (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/rx_SA_reg_value_13 (SLICE_X74Y83.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.429ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/rx_SA_reg_value_5 (FF)
  Destination:          E2M/EC/rx_SA_reg_value_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.504ns (Levels of Logic = 0)
  Clock Path Skew:      0.075ns (0.594 - 0.519)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/rx_SA_reg_value_5 to E2M/EC/rx_SA_reg_value_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y83.BQ      Tcko                  0.414   E2M/EC/rx_SA_reg_value<7>
                                                       E2M/EC/rx_SA_reg_value_5
    SLICE_X74Y83.BX      net (fanout=3)        0.321   E2M/EC/rx_SA_reg_value<5>
    SLICE_X74Y83.CLK     Tckdi       (-Th)     0.231   E2M/EC/rx_SA_reg_value<15>
                                                       E2M/EC/rx_SA_reg_value_13
    -------------------------------------------------  ---------------------------
    Total                                      0.504ns (0.183ns logic, 0.321ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_125 = PERIOD TIMEGRP "clk_125_eth" 7.9 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.400ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAL
  Location pin: RAMB36_X0Y12.CLKARDCLKL
  Clock network: clk_125_eth
--------------------------------------------------------------------------------
Slack: 5.400ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAU
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAU
  Location pin: RAMB36_X0Y12.CLKARDCLKU
  Clock network: clk_125_eth
--------------------------------------------------------------------------------
Slack: 5.400ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAL
  Location pin: RAMB36_X2Y11.CLKARDCLKL
  Clock network: clk_125_eth
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_200 = PERIOD TIMEGRP "clk_200" 4.9 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.054ns.
--------------------------------------------------------------------------------

Paths for end point E2M/delayCtrl0Reset_1 (SLICE_X56Y96.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/delayCtrl0Reset_0 (FF)
  Destination:          E2M/delayCtrl0Reset_1 (FF)
  Requirement:          4.900ns
  Data Path Delay:      0.763ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_200 rising at 0.000ns
  Destination Clock:    clk_200 rising at 4.900ns
  Clock Uncertainty:    0.076ns

  Clock Uncertainty:          0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/delayCtrl0Reset_0 to E2M/delayCtrl0Reset_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y96.AQ      Tcko                  0.471   E2M/delayCtrl0Reset<3>
                                                       E2M/delayCtrl0Reset_0
    SLICE_X56Y96.BX      net (fanout=1)        0.310   E2M/delayCtrl0Reset<0>
    SLICE_X56Y96.CLK     Tdick                -0.018   E2M/delayCtrl0Reset<3>
                                                       E2M/delayCtrl0Reset_1
    -------------------------------------------------  ---------------------------
    Total                                      0.763ns (0.453ns logic, 0.310ns route)
                                                       (59.4% logic, 40.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_200 = PERIOD TIMEGRP "clk_200" 4.9 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point E2M/delayCtrl0Reset_1 (SLICE_X56Y96.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.476ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/delayCtrl0Reset_0 (FF)
  Destination:          E2M/delayCtrl0Reset_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.476ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_200 rising at 4.900ns
  Destination Clock:    clk_200 rising at 4.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/delayCtrl0Reset_0 to E2M/delayCtrl0Reset_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y96.AQ      Tcko                  0.433   E2M/delayCtrl0Reset<3>
                                                       E2M/delayCtrl0Reset_0
    SLICE_X56Y96.BX      net (fanout=1)        0.285   E2M/delayCtrl0Reset<0>
    SLICE_X56Y96.CLK     Tckdi       (-Th)     0.242   E2M/delayCtrl0Reset<3>
                                                       E2M/delayCtrl0Reset_1
    -------------------------------------------------  ---------------------------
    Total                                      0.476ns (0.191ns logic, 0.285ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_200 = PERIOD TIMEGRP "clk_200" 4.9 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.846ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.900ns
  Low pulse: 2.450ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: E2M/delayCtrl0Reset<7>/SR
  Logical resource: E2M/delayCtrl0Reset_4/SR
  Location pin: SLICE_X57Y96.SR
  Clock network: E2M/hardResetClockLockLow_inv
--------------------------------------------------------------------------------
Slack: 3.846ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.900ns
  High pulse: 2.450ns
  High pulse limit: 0.527ns (Trpw)
  Physical resource: E2M/delayCtrl0Reset<7>/SR
  Logical resource: E2M/delayCtrl0Reset_4/SR
  Location pin: SLICE_X57Y96.SR
  Clock network: E2M/hardResetClockLockLow_inv
--------------------------------------------------------------------------------
Slack: 3.846ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.900ns
  Low pulse: 2.450ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: E2M/delayCtrl0Reset<7>/SR
  Logical resource: E2M/delayCtrl0Reset_5/SR
  Location pin: SLICE_X57Y96.SR
  Clock network: E2M/hardResetClockLockLow_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_USER_INTERFACE = PERIOD TIMEGRP "clk_user_interface" 
5.888 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5692 paths analyzed, 1793 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.576ns.
--------------------------------------------------------------------------------

Paths for end point sh/register32Address_2 (SLICE_X28Y97.A2), 7 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/currState_2 (FF)
  Destination:          sh/register32Address_2 (FF)
  Requirement:          5.888ns
  Data Path Delay:      5.307ns (Levels of Logic = 3)
  Clock Path Skew:      -0.191ns (1.262 - 1.453)
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/currState_2 to sh/register32Address_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y58.BQ      Tcko                  0.450   sh/currState<2>
                                                       sh/currState_2
    SLICE_X29Y82.A2      net (fanout=29)       2.392   sh/currState<2>
    SLICE_X29Y82.A       Tilo                  0.094   sh/paramCount
                                                       sh/register32Address_and00001
    SLICE_X29Y94.A6      net (fanout=4)        1.288   sh/register32Address_and0000
    SLICE_X29Y94.A       Tilo                  0.094   register32Address<1>
                                                       sh/register32Address_mux0000<7>11
    SLICE_X28Y97.A2      net (fanout=8)        0.982   sh/N37
    SLICE_X28Y97.CLK     Tas                   0.007   register32Address<5>
                                                       sh/register32Address_mux0000<5>1
                                                       sh/register32Address_2
    -------------------------------------------------  ---------------------------
    Total                                      5.307ns (0.645ns logic, 4.662ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.484ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/currState_1 (FF)
  Destination:          sh/register32Address_2 (FF)
  Requirement:          5.888ns
  Data Path Delay:      5.171ns (Levels of Logic = 3)
  Clock Path Skew:      -0.155ns (1.262 - 1.417)
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/currState_1 to sh/register32Address_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y61.DQ      Tcko                  0.450   sh/currState<1>
                                                       sh/currState_1
    SLICE_X29Y82.A3      net (fanout=29)       2.256   sh/currState<1>
    SLICE_X29Y82.A       Tilo                  0.094   sh/paramCount
                                                       sh/register32Address_and00001
    SLICE_X29Y94.A6      net (fanout=4)        1.288   sh/register32Address_and0000
    SLICE_X29Y94.A       Tilo                  0.094   register32Address<1>
                                                       sh/register32Address_mux0000<7>11
    SLICE_X28Y97.A2      net (fanout=8)        0.982   sh/N37
    SLICE_X28Y97.CLK     Tas                   0.007   register32Address<5>
                                                       sh/register32Address_mux0000<5>1
                                                       sh/register32Address_2
    -------------------------------------------------  ---------------------------
    Total                                      5.171ns (0.645ns logic, 4.526ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.205ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/userRunClear (FF)
  Destination:          sh/register32Address_2 (FF)
  Requirement:          5.888ns
  Data Path Delay:      4.416ns (Levels of Logic = 2)
  Clock Path Skew:      -0.189ns (1.262 - 1.451)
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/userRunClear to sh/register32Address_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y57.BQ      Tcko                  0.471   userRunClear
                                                       sh/userRunClear
    SLICE_X29Y94.A1      net (fanout=9)        2.862   userRunClear
    SLICE_X29Y94.A       Tilo                  0.094   register32Address<1>
                                                       sh/register32Address_mux0000<7>11
    SLICE_X28Y97.A2      net (fanout=8)        0.982   sh/N37
    SLICE_X28Y97.CLK     Tas                   0.007   register32Address<5>
                                                       sh/register32Address_mux0000<5>1
                                                       sh/register32Address_2
    -------------------------------------------------  ---------------------------
    Total                                      4.416ns (0.572ns logic, 3.844ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------

Paths for end point sh/register32Address_3 (SLICE_X28Y97.B2), 7 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.324ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/currState_2 (FF)
  Destination:          sh/register32Address_3 (FF)
  Requirement:          5.888ns
  Data Path Delay:      5.295ns (Levels of Logic = 3)
  Clock Path Skew:      -0.191ns (1.262 - 1.453)
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/currState_2 to sh/register32Address_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y58.BQ      Tcko                  0.450   sh/currState<2>
                                                       sh/currState_2
    SLICE_X29Y82.A2      net (fanout=29)       2.392   sh/currState<2>
    SLICE_X29Y82.A       Tilo                  0.094   sh/paramCount
                                                       sh/register32Address_and00001
    SLICE_X29Y94.A6      net (fanout=4)        1.288   sh/register32Address_and0000
    SLICE_X29Y94.A       Tilo                  0.094   register32Address<1>
                                                       sh/register32Address_mux0000<7>11
    SLICE_X28Y97.B2      net (fanout=8)        0.974   sh/N37
    SLICE_X28Y97.CLK     Tas                   0.003   register32Address<5>
                                                       sh/register32Address_mux0000<4>
                                                       sh/register32Address_3
    -------------------------------------------------  ---------------------------
    Total                                      5.295ns (0.641ns logic, 4.654ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.496ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/currState_1 (FF)
  Destination:          sh/register32Address_3 (FF)
  Requirement:          5.888ns
  Data Path Delay:      5.159ns (Levels of Logic = 3)
  Clock Path Skew:      -0.155ns (1.262 - 1.417)
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/currState_1 to sh/register32Address_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y61.DQ      Tcko                  0.450   sh/currState<1>
                                                       sh/currState_1
    SLICE_X29Y82.A3      net (fanout=29)       2.256   sh/currState<1>
    SLICE_X29Y82.A       Tilo                  0.094   sh/paramCount
                                                       sh/register32Address_and00001
    SLICE_X29Y94.A6      net (fanout=4)        1.288   sh/register32Address_and0000
    SLICE_X29Y94.A       Tilo                  0.094   register32Address<1>
                                                       sh/register32Address_mux0000<7>11
    SLICE_X28Y97.B2      net (fanout=8)        0.974   sh/N37
    SLICE_X28Y97.CLK     Tas                   0.003   register32Address<5>
                                                       sh/register32Address_mux0000<4>
                                                       sh/register32Address_3
    -------------------------------------------------  ---------------------------
    Total                                      5.159ns (0.641ns logic, 4.518ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.217ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/userRunClear (FF)
  Destination:          sh/register32Address_3 (FF)
  Requirement:          5.888ns
  Data Path Delay:      4.404ns (Levels of Logic = 2)
  Clock Path Skew:      -0.189ns (1.262 - 1.451)
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/userRunClear to sh/register32Address_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y57.BQ      Tcko                  0.471   userRunClear
                                                       sh/userRunClear
    SLICE_X29Y94.A1      net (fanout=9)        2.862   userRunClear
    SLICE_X29Y94.A       Tilo                  0.094   register32Address<1>
                                                       sh/register32Address_mux0000<7>11
    SLICE_X28Y97.B2      net (fanout=8)        0.974   sh/N37
    SLICE_X28Y97.CLK     Tas                   0.003   register32Address<5>
                                                       sh/register32Address_mux0000<4>
                                                       sh/register32Address_3
    -------------------------------------------------  ---------------------------
    Total                                      4.404ns (0.568ns logic, 3.836ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout_i_0 (SLICE_X47Y93.A5), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B (RAM)
  Destination:          E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout_i_0 (FF)
  Requirement:          5.888ns
  Data Path Delay:      5.211ns (Levels of Logic = 2)
  Clock Path Skew:      -0.250ns (1.164 - 1.414)
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B to E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout_i_0
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    RAMB36_X2Y15.CASCADEOUTLATB Trcko_CASCOUT         2.570   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
                                                              E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
    RAMB36_X2Y16.CASCADEINLATB  net (fanout=1)        0.000   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/cascadelatb_tmp
    RAMB36_X2Y16.DOBDOL0        Trdo_CASCINDO         0.369   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T
                                                              E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T
    SLICE_X47Y93.A5             net (fanout=1)        2.246   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram_doutb
    SLICE_X47Y93.CLK            Tas                   0.026   E2M/EC/inputMemoryExternalReadData<3>
                                                              E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux11
                                                              E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout_i_0
    --------------------------------------------------------  ---------------------------
    Total                                             5.211ns (2.965ns logic, 2.246ns route)
                                                              (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.353ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B (RAM)
  Destination:          E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout_i_0 (FF)
  Requirement:          5.888ns
  Data Path Delay:      5.211ns (Levels of Logic = 2)
  Clock Path Skew:      -0.246ns (1.164 - 1.410)
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B to E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout_i_0
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    RAMB36_X2Y15.CASCADEOUTLATB Trcko_CASCOUT         2.570   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
                                                              E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
    RAMB36_X2Y16.CASCADEINLATB  net (fanout=1)        0.000   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/cascadelatb_tmp
    RAMB36_X2Y16.DOBDOL0        Trdo_CASCINDO         0.369   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T
                                                              E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T
    SLICE_X47Y93.A5             net (fanout=1)        2.246   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram_doutb
    SLICE_X47Y93.CLK            Tas                   0.026   E2M/EC/inputMemoryExternalReadData<3>
                                                              E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux11
                                                              E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout_i_0
    --------------------------------------------------------  ---------------------------
    Total                                             5.211ns (2.965ns logic, 2.246ns route)
                                                              (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T (RAM)
  Destination:          E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout_i_0 (FF)
  Requirement:          5.888ns
  Data Path Delay:      4.462ns (Levels of Logic = 1)
  Clock Path Skew:      -0.243ns (1.164 - 1.407)
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T to E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout_i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y16.DOBDOL0 Trcko_DOB             2.190   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T
                                                       E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T
    SLICE_X47Y93.A5      net (fanout=1)        2.246   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram_doutb
    SLICE_X47Y93.CLK     Tas                   0.026   E2M/EC/inputMemoryExternalReadData<3>
                                                       E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux11
                                                       E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout_i_0
    -------------------------------------------------  ---------------------------
    Total                                      4.462ns (2.216ns logic, 2.246ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_USER_INTERFACE = PERIOD TIMEGRP "clk_user_interface" 5.888 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/inputMemoryReadDataValidPipeline_1 (SLICE_X28Y63.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.309ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/inputMemoryReadDataValidPipeline_0 (FF)
  Destination:          E2M/EC/inputMemoryReadDataValidPipeline_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.318ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.149 - 0.140)
  Source Clock:         clk_user_interface rising at 5.888ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/inputMemoryReadDataValidPipeline_0 to E2M/EC/inputMemoryReadDataValidPipeline_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y63.AQ      Tcko                  0.414   E2M/EC/inputMemoryReadDataValidPipeline<0>
                                                       E2M/EC/inputMemoryReadDataValidPipeline_0
    SLICE_X28Y63.BX      net (fanout=1)        0.146   E2M/EC/inputMemoryReadDataValidPipeline<0>
    SLICE_X28Y63.CLK     Tckdi       (-Th)     0.242   inputMemoryReadDataValid
                                                       E2M/EC/inputMemoryReadDataValidPipeline_1
    -------------------------------------------------  ---------------------------
    Total                                      0.318ns (0.172ns logic, 0.146ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X1Y6.DIADIL0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.406ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/outputMemoryWriteData_0 (FF)
  Destination:          E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.587ns (Levels of Logic = 0)
  Clock Path Skew:      0.181ns (0.762 - 0.581)
  Source Clock:         clk_user_interface rising at 5.888ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sh/outputMemoryWriteData_0 to E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X24Y30.AQ        Tcko                  0.433   outputMemoryWriteData<3>
                                                         sh/outputMemoryWriteData_0
    RAMB36_X1Y6.DIADIL0    net (fanout=1)        0.440   outputMemoryWriteData<0>
    RAMB36_X1Y6.CLKARDCLKL Trckd_DIA   (-Th)     0.286   E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                         E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ---------------------------------------------------  ---------------------------
    Total                                        0.587ns (0.147ns logic, 0.440ns route)
                                                         (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X1Y6.DIADIL1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.425ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/outputMemoryWriteData_2 (FF)
  Destination:          E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.606ns (Levels of Logic = 0)
  Clock Path Skew:      0.181ns (0.762 - 0.581)
  Source Clock:         clk_user_interface rising at 5.888ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sh/outputMemoryWriteData_2 to E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X24Y30.CQ        Tcko                  0.433   outputMemoryWriteData<3>
                                                         sh/outputMemoryWriteData_2
    RAMB36_X1Y6.DIADIL1    net (fanout=1)        0.459   outputMemoryWriteData<2>
    RAMB36_X1Y6.CLKARDCLKL Trckd_DIA   (-Th)     0.286   E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                         E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ---------------------------------------------------  ---------------------------
    Total                                        0.606ns (0.147ns logic, 0.459ns route)
                                                         (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_USER_INTERFACE = PERIOD TIMEGRP "clk_user_interface" 5.888 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.388ns (period - min period limit)
  Period: 5.888ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKBL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKBL
  Location pin: RAMB36_X0Y12.CLKBWRCLKL
  Clock network: clk_user_interface
--------------------------------------------------------------------------------
Slack: 3.388ns (period - min period limit)
  Period: 5.888ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKBU
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKBU
  Location pin: RAMB36_X0Y12.CLKBWRCLKU
  Clock network: clk_user_interface
--------------------------------------------------------------------------------
Slack: 3.388ns (period - min period limit)
  Period: 5.888ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKBL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKBL
  Location pin: RAMB36_X2Y11.CLKBWRCLKL
  Clock network: clk_user_interface
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysACE_clk_o = PERIOD TIMEGRP "sysACE_clk_o" 30.2 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 9 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y16.DIBDIL1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     28.364ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/sysACE_MPADD_1 (FF)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          30.200ns
  Data Path Delay:      1.753ns (Levels of Logic = 0)
  Clock Path Skew:      0.063ns (0.721 - 0.658)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/sysACE_MPADD_1 to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X92Y86.AQ         Tcko                  0.471   sysACE_MPADD_5_OBUF
                                                          E2M/EC/sysACE_MPADD_1
    RAMB36_X3Y16.DIBDIL1    net (fanout=3)        0.940   sysACE_MPADD_1_OBUF
    RAMB36_X3Y16.CLKBWRCLKL Trdck_DI              0.342   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         1.753ns (0.813ns logic, 0.940ns route)
                                                          (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y16.DIBDIL6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     28.512ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/sysACE_MPADD_6 (FF)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          30.200ns
  Data Path Delay:      1.601ns (Levels of Logic = 0)
  Clock Path Skew:      0.059ns (0.721 - 0.662)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/sysACE_MPADD_6 to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X92Y85.AQ         Tcko                  0.471   sysACE_MPADD_6_OBUF
                                                          E2M/EC/sysACE_MPADD_6
    RAMB36_X3Y16.DIBDIL6    net (fanout=3)        0.788   sysACE_MPADD_6_OBUF
    RAMB36_X3Y16.CLKBWRCLKL Trdck_DI              0.342   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         1.601ns (0.813ns logic, 0.788ns route)
                                                          (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y16.DIBDIL4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     28.529ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/sysACE_MPADD_4 (FF)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          30.200ns
  Data Path Delay:      1.593ns (Levels of Logic = 0)
  Clock Path Skew:      0.068ns (0.721 - 0.653)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/sysACE_MPADD_4 to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X93Y87.AQ         Tcko                  0.450   sysACE_MPADD_3_OBUF
                                                          E2M/EC/sysACE_MPADD_4
    RAMB36_X3Y16.DIBDIL4    net (fanout=3)        0.801   sysACE_MPADD_4_OBUF
    RAMB36_X3Y16.CLKBWRCLKL Trdck_DI              0.342   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         1.593ns (0.792ns logic, 0.801ns route)
                                                          (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sysACE_clk_o = PERIOD TIMEGRP "sysACE_clk_o" 30.2 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y16.ENBWRENL), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.270ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/sysACEToFifoWrite (FF)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.435ns (Levels of Logic = 0)
  Clock Path Skew:      0.165ns (0.775 - 0.610)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/sysACEToFifoWrite to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X90Y82.DQ         Tcko                  0.414   E2M/EC/sysACEToFifoWrite
                                                          E2M/EC/sysACEToFifoWrite
    RAMB36_X3Y16.ENBWRENL   net (fanout=2)        0.416   E2M/EC/sysACEToFifoWrite
    RAMB36_X3Y16.CLKBWRCLKL Trckc_WREN  (-Th)     0.395   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         0.435ns (0.019ns logic, 0.416ns route)
                                                          (4.4% logic, 95.6% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/EthToSysACEFifo/FIFO18_inst (RAMB36_X3Y17.ENARDENL), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.433ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/fifoToSysACERead (FF)
  Destination:          E2M/EC/EthToSysACEFifo/FIFO18_inst (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.596ns (Levels of Logic = 0)
  Clock Path Skew:      0.163ns (0.762 - 0.599)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/fifoToSysACERead to E2M/EC/EthToSysACEFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X90Y86.DQ         Tcko                  0.414   E2M/EC/fifoToSysACERead
                                                          E2M/EC/fifoToSysACERead
    RAMB36_X3Y17.ENARDENL   net (fanout=2)        0.577   E2M/EC/fifoToSysACERead
    RAMB36_X3Y17.CLKARDCLKL Trckc_RDEN  (-Th)     0.395   E2M/EC/EthToSysACEFifo/FIFO18_inst
                                                          E2M/EC/EthToSysACEFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         0.596ns (0.019ns logic, 0.577ns route)
                                                          (3.2% logic, 96.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.447ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/fifoToSysACERead (FF)
  Destination:          E2M/EC/EthToSysACEFifo/FIFO18_inst (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.596ns (Levels of Logic = 0)
  Clock Path Skew:      0.149ns (0.748 - 0.599)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/fifoToSysACERead to E2M/EC/EthToSysACEFifo/FIFO18_inst
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X90Y86.DQ             Tcko                  0.414   E2M/EC/fifoToSysACERead
                                                              E2M/EC/fifoToSysACERead
    RAMB36_X3Y17.ENARDENL       net (fanout=2)        0.577   E2M/EC/fifoToSysACERead
    RAMB36_X3Y17.REGCLKARDRCLKL Trckc_RDEN  (-Th)     0.395   E2M/EC/EthToSysACEFifo/FIFO18_inst
                                                              E2M/EC/EthToSysACEFifo/FIFO18_inst
    --------------------------------------------------------  ---------------------------
    Total                                             0.596ns (0.019ns logic, 0.577ns route)
                                                              (3.2% logic, 96.8% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y16.DIBDIL0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.637ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/sysACE_MPADD_0 (FF)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.796ns (Levels of Logic = 0)
  Clock Path Skew:      0.159ns (0.775 - 0.616)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/sysACE_MPADD_0 to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X93Y85.DQ         Tcko                  0.414   sysACE_MPADD_0_OBUF
                                                          E2M/EC/sysACE_MPADD_0
    RAMB36_X3Y16.DIBDIL0    net (fanout=3)        0.668   sysACE_MPADD_0_OBUF
    RAMB36_X3Y16.CLKBWRCLKL Trckd_DI    (-Th)     0.286   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         0.796ns (0.128ns logic, 0.668ns route)
                                                          (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sysACE_clk_o = PERIOD TIMEGRP "sysACE_clk_o" 30.2 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 27.978ns (period - min period limit)
  Period: 30.200ns
  Min period limit: 2.222ns (450.045MHz) (Trper_WRCLK)
  Physical resource: E2M/EC/SysACEToEthFifo/FIFO18_inst/WRCLK
  Logical resource: E2M/EC/SysACEToEthFifo/FIFO18_inst/WRCLK
  Location pin: RAMB36_X3Y16.CLKBWRCLKL
  Clock network: E2M/EC/sysACE_clk_o
--------------------------------------------------------------------------------
Slack: 27.978ns (period - min period limit)
  Period: 30.200ns
  Min period limit: 2.222ns (450.045MHz) (Trper_RDCLK)
  Physical resource: E2M/EC/EthToSysACEFifo/FIFO18_inst/RDCLK
  Logical resource: E2M/EC/EthToSysACEFifo/FIFO18_inst/RDCLK
  Location pin: RAMB36_X3Y17.CLKARDCLKL
  Clock network: E2M/EC/sysACE_clk_o
--------------------------------------------------------------------------------
Slack: 29.382ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.200ns
  Low pulse: 15.100ns
  Low pulse limit: 0.409ns (Tcl)
  Physical resource: E2M/EC/sysACECounter<2>/CLK
  Logical resource: E2M/EC/sysACECounter_2/CK
  Location pin: SLICE_X86Y81.CLK
  Clock network: E2M/EC/sysACE_clk_o
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysACE_WE = MAXDELAY FROM TIMEGRP "sysACE_clk_o" TO 
TIMEGRP "sysACE_MPWE"         23.44 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.666ns.
--------------------------------------------------------------------------------

Paths for end point sysACE_MPWE (R9.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  19.774ns (requirement - data path)
  Source:               E2M/EC/sysACE_MPWE (FF)
  Destination:          sysACE_MPWE (PAD)
  Requirement:          23.440ns
  Data Path Delay:      3.666ns (Levels of Logic = 1)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path: E2M/EC/sysACE_MPWE to sysACE_MPWE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y87.CQ      Tcko                  0.450   sysACE_MPWE_OBUF
                                                       E2M/EC/sysACE_MPWE
    R9.O                 net (fanout=2)        1.282   sysACE_MPWE_OBUF
    R9.PAD               Tioop                 1.934   sysACE_MPWE
                                                       sysACE_MPWE_OBUF
                                                       sysACE_MPWE
    -------------------------------------------------  ---------------------------
    Total                                      3.666ns (2.384ns logic, 1.282ns route)
                                                       (65.0% logic, 35.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_sysACE_WE = MAXDELAY FROM TIMEGRP "sysACE_clk_o" TO TIMEGRP "sysACE_MPWE"         23.44 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point sysACE_MPWE (R9.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   3.370ns (data path)
  Source:               E2M/EC/sysACE_MPWE (FF)
  Destination:          sysACE_MPWE (PAD)
  Data Path Delay:      3.370ns (Levels of Logic = 1)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns

  Minimum Data Path: E2M/EC/sysACE_MPWE to sysACE_MPWE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y87.CQ      Tcko                  0.414   sysACE_MPWE_OBUF
                                                       E2M/EC/sysACE_MPWE
    R9.O                 net (fanout=2)        1.179   sysACE_MPWE_OBUF
    R9.PAD               Tioop                 1.777   sysACE_MPWE
                                                       sysACE_MPWE_OBUF
                                                       sysACE_MPWE
    -------------------------------------------------  ---------------------------
    Total                                      3.370ns (2.191ns logic, 1.179ns route)
                                                       (65.0% logic, 35.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysACE_OE = MAXDELAY FROM TIMEGRP "sysACE_clk_o" TO 
TIMEGRP "sysACE_MPOE"         23.44 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.092ns.
--------------------------------------------------------------------------------

Paths for end point sysACE_MPOE (N8.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  19.348ns (requirement - data path)
  Source:               E2M/EC/sysACE_MPOE (FF)
  Destination:          sysACE_MPOE (PAD)
  Requirement:          23.440ns
  Data Path Delay:      4.092ns (Levels of Logic = 1)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path: E2M/EC/sysACE_MPOE to sysACE_MPOE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y90.AQ      Tcko                  0.450   sysACE_MPOE_OBUF
                                                       E2M/EC/sysACE_MPOE
    N8.O                 net (fanout=2)        1.689   sysACE_MPOE_OBUF
    N8.PAD               Tioop                 1.953   sysACE_MPOE
                                                       sysACE_MPOE_OBUF
                                                       sysACE_MPOE
    -------------------------------------------------  ---------------------------
    Total                                      4.092ns (2.403ns logic, 1.689ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_sysACE_OE = MAXDELAY FROM TIMEGRP "sysACE_clk_o" TO TIMEGRP "sysACE_MPOE"         23.44 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point sysACE_MPOE (N8.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   3.761ns (data path)
  Source:               E2M/EC/sysACE_MPOE (FF)
  Destination:          sysACE_MPOE (PAD)
  Data Path Delay:      3.761ns (Levels of Logic = 1)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns

  Minimum Data Path: E2M/EC/sysACE_MPOE to sysACE_MPOE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y90.AQ      Tcko                  0.414   sysACE_MPOE_OBUF
                                                       E2M/EC/sysACE_MPOE
    N8.O                 net (fanout=2)        1.554   sysACE_MPOE_OBUF
    N8.PAD               Tioop                 1.793   sysACE_MPOE
                                                       sysACE_MPOE_OBUF
                                                       sysACE_MPOE
    -------------------------------------------------  ---------------------------
    Total                                      3.761ns (2.207ns logic, 1.554ns route)
                                                       (58.7% logic, 41.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysACE_MPDATAIN = MAXDELAY FROM TIMEGRP "sysACE_MPDATA" 
TO TIMEGRP         "sysACE_clk_o" 3.16 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.975ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y16.DIADIL9), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.185ns (requirement - data path)
  Source:               sysACE_MPDATA<9> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          3.160ns
  Data Path Delay:      2.975ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path: sysACE_MPDATA<9> to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    L5.I                    Tiopi                 0.905   sysACE_MPDATA<9>
                                                          sysACE_MPDATA<9>
                                                          E2M/EC/sysACEIO/IOBUF_B9/IBUF
    RAMB36_X3Y16.DIADIL9    net (fanout=1)        1.728   E2M/EC/sysACE_MPDATA_Out<9>
    RAMB36_X3Y16.CLKBWRCLKL Trdck_DI              0.342   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         2.975ns (1.247ns logic, 1.728ns route)
                                                          (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y16.DIADIL12), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.302ns (requirement - data path)
  Source:               sysACE_MPDATA<12> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          3.160ns
  Data Path Delay:      2.858ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path: sysACE_MPDATA<12> to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    J5.I                    Tiopi                 0.922   sysACE_MPDATA<12>
                                                          sysACE_MPDATA<12>
                                                          E2M/EC/sysACEIO/IOBUF_B12/IBUF
    RAMB36_X3Y16.DIADIL12   net (fanout=1)        1.594   E2M/EC/sysACE_MPDATA_Out<12>
    RAMB36_X3Y16.CLKBWRCLKL Trdck_DI              0.342   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         2.858ns (1.264ns logic, 1.594ns route)
                                                          (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y16.DIADIL10), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.324ns (requirement - data path)
  Source:               sysACE_MPDATA<10> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          3.160ns
  Data Path Delay:      2.836ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path: sysACE_MPDATA<10> to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    L4.I                    Tiopi                 0.912   sysACE_MPDATA<10>
                                                          sysACE_MPDATA<10>
                                                          E2M/EC/sysACEIO/IOBUF_B10/IBUF
    RAMB36_X3Y16.DIADIL10   net (fanout=1)        1.582   E2M/EC/sysACE_MPDATA_Out<10>
    RAMB36_X3Y16.CLKBWRCLKL Trdck_DI              0.342   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         2.836ns (1.254ns logic, 1.582ns route)
                                                          (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_sysACE_MPDATAIN = MAXDELAY FROM TIMEGRP "sysACE_MPDATA" TO TIMEGRP         "sysACE_clk_o" 3.16 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/sysACE_state_FSM_FFd1 (SLICE_X91Y82.C2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.518ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Destination:          E2M/EC/sysACE_state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.518ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/SysACEToEthFifo/FIFO18_inst to E2M/EC/sysACE_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y16.FULL    Trcko_FULL            0.948   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                       E2M/EC/SysACEToEthFifo/FIFO18_inst
    SLICE_X91Y82.C2      net (fanout=2)        0.765   E2M/EC/fromSysACEFifoFull
    SLICE_X91Y82.CLK     Tah         (-Th)     0.195   E2M/EC/sysACE_state_FSM_FFd1
                                                       E2M/EC/sysACE_state_FSM_FFd1-In1
                                                       E2M/EC/sysACE_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.518ns (0.753ns logic, 0.765ns route)
                                                       (49.6% logic, 50.4% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/sysACEToFifoWrite (SLICE_X90Y82.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.559ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Destination:          E2M/EC/sysACEToFifoWrite (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.559ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/SysACEToEthFifo/FIFO18_inst to E2M/EC/sysACEToFifoWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y16.FULL    Trcko_FULL            0.948   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                       E2M/EC/SysACEToEthFifo/FIFO18_inst
    SLICE_X90Y82.D2      net (fanout=2)        0.806   E2M/EC/fromSysACEFifoFull
    SLICE_X90Y82.CLK     Tah         (-Th)     0.195   E2M/EC/sysACEToFifoWrite
                                                       E2M/EC/sysACEToFifoWrite_mux00001
                                                       E2M/EC/sysACEToFifoWrite
    -------------------------------------------------  ---------------------------
    Total                                      1.559ns (0.753ns logic, 0.806ns route)
                                                       (48.3% logic, 51.7% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y16.DIADIL0), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.720ns (data path)
  Source:               sysACE_MPDATA<0> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Data Path Delay:      1.720ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Minimum Data Path: sysACE_MPDATA<0> to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    P9.I                    Tiopi                 0.835   sysACE_MPDATA<0>
                                                          sysACE_MPDATA<0>
                                                          E2M/EC/sysACEIO/IOBUF_B0/IBUF
    RAMB36_X3Y16.DIADIL0    net (fanout=1)        1.171   E2M/EC/sysACE_MPDATA_Out<0>
    RAMB36_X3Y16.CLKBWRCLKL Trckd_DI    (-Th)     0.286   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         1.720ns (0.549ns logic, 1.171ns route)
                                                          (31.9% logic, 68.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Emac0_clk_phy_rx0 = PERIOD TIMEGRP "Emac0_clk_phy_rx0" 
7.9 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1872 paths analyzed, 435 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.370ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD0), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.530ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_0 (FF)
  Destination:          E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (CPU)
  Requirement:          7.900ns
  Data Path Delay:      7.417ns (Levels of Logic = 0)
  Clock Path Skew:      0.082ns (1.598 - 1.516)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 0.000ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_0 to E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X0Y198.Q1         Tickq                 0.517   E2M/emac_ll/v5_emac_block_inst/gmii_rxd_0_r<0>
                                                           E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_0
    TEMAC_X0Y0.PHYEMAC0RXD0  net (fanout=1)        6.650   E2M/emac_ll/v5_emac_block_inst/gmii_rxd_0_r<0>
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacdck_RXD           0.250   E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
                                                           E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          7.417ns (0.767ns logic, 6.650ns route)
                                                           (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y0.PHYEMAC0RXER), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.932ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/v5_emac_block_inst/gmii0/RX_ER_TO_MAC (FF)
  Destination:          E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (CPU)
  Requirement:          7.900ns
  Data Path Delay:      7.026ns (Levels of Logic = 0)
  Clock Path Skew:      0.093ns (1.598 - 1.505)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 0.000ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/v5_emac_block_inst/gmii0/RX_ER_TO_MAC to E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X0Y186.Q1         Tickq                 0.517   E2M/emac_ll/v5_emac_block_inst/gmii_rx_er_0_r
                                                           E2M/emac_ll/v5_emac_block_inst/gmii0/RX_ER_TO_MAC
    TEMAC_X0Y0.PHYEMAC0RXER  net (fanout=1)        6.259   E2M/emac_ll/v5_emac_block_inst/gmii_rx_er_0_r
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacdck_ERROR         0.250   E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
                                                           E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          7.026ns (0.767ns logic, 6.259ns route)
                                                           (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.146ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_4 (FF)
  Destination:          E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (CPU)
  Requirement:          7.900ns
  Data Path Delay:      6.804ns (Levels of Logic = 0)
  Clock Path Skew:      0.085ns (1.598 - 1.513)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 0.000ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_4 to E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X0Y194.Q1         Tickq                 0.517   E2M/emac_ll/v5_emac_block_inst/gmii_rxd_0_r<4>
                                                           E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_4
    TEMAC_X0Y0.PHYEMAC0RXD4  net (fanout=1)        6.037   E2M/emac_ll/v5_emac_block_inst/gmii_rxd_0_r<4>
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacdck_RXD           0.250   E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
                                                           E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          6.804ns (0.767ns logic, 6.037ns route)
                                                           (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Emac0_clk_phy_rx0 = PERIOD TIMEGRP "Emac0_clk_phy_rx0" 7.9 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u (RAMB36_X3Y20.DIADIL2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.409ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_2 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.712ns (Levels of Logic = 0)
  Clock Path Skew:      0.303ns (1.615 - 1.312)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_2 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X96Y98.CQ         Tcko                  0.433   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram<3>
                                                          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_2
    RAMB36_X3Y20.DIADIL2    net (fanout=2)        0.565   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram<2>
    RAMB36_X3Y20.CLKARDCLKL Trckd_DIA   (-Th)     0.286   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u
                                                          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u
    ----------------------------------------------------  ---------------------------
    Total                                         0.712ns (0.147ns logic, 0.565ns route)
                                                          (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u (RAMB36_X3Y20.DIADIL3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_3 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.718ns (Levels of Logic = 0)
  Clock Path Skew:      0.303ns (1.615 - 1.312)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_3 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X96Y98.DQ         Tcko                  0.433   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram<3>
                                                          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_3
    RAMB36_X3Y20.DIADIL3    net (fanout=2)        0.571   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram<3>
    RAMB36_X3Y20.CLKARDCLKL Trckd_DIA   (-Th)     0.286   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u
                                                          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u
    ----------------------------------------------------  ---------------------------
    Total                                         0.718ns (0.147ns logic, 0.571ns route)
                                                          (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u (RAMB36_X3Y20.DIADIL5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.418ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_5 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.720ns (Levels of Logic = 0)
  Clock Path Skew:      0.302ns (1.615 - 1.313)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_5 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X96Y99.AQ         Tcko                  0.433   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_gf_pipe_1
                                                          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_5
    RAMB36_X3Y20.DIADIL5    net (fanout=2)        0.573   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram<5>
    RAMB36_X3Y20.CLKARDCLKL Trckd_DIA   (-Th)     0.286   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u
                                                          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u
    ----------------------------------------------------  ---------------------------
    Total                                         0.720ns (0.147ns logic, 0.573ns route)
                                                          (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Emac0_clk_phy_rx0 = PERIOD TIMEGRP "Emac0_clk_phy_rx0" 7.9 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.678ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l/CLKAL
  Logical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l/CLKAL
  Location pin: RAMB36_X3Y21.CLKARDCLKL
  Clock network: E2M/gmii_rx_clk_delay
--------------------------------------------------------------------------------
Slack: 5.678ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l/REGCLKAL
  Logical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l/REGCLKAL
  Location pin: RAMB36_X3Y21.REGCLKARDRCLKL
  Clock network: E2M/gmii_rx_clk_delay
--------------------------------------------------------------------------------
Slack: 5.678ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u/CLKAL
  Logical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u/CLKAL
  Location pin: RAMB36_X3Y20.CLKARDCLKL
  Clock network: E2M/gmii_rx_clk_delay
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_fifo_rd_to_wr_0 = MAXDELAY FROM TIMEGRP 
"tx_fifo_rd_to_wr_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 7 paths analyzed, 7 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.998ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog (SLICE_X91Y42.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    7.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog (FF)
  Requirement:          8.000ns
  Data Path Delay:      0.998ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y42.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    SLICE_X91Y42.BX      net (fanout=2)        0.559   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    SLICE_X91Y42.CLK     Tdick                -0.011   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.998ns (0.439ns logic, 0.559ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog (SLICE_X93Y52.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    7.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog (FF)
  Requirement:          8.000ns
  Data Path Delay:      0.962ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y56.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
    SLICE_X93Y52.DX      net (fanout=2)        0.510   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
    SLICE_X93Y52.CLK     Tdick                 0.002   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.962ns (0.452ns logic, 0.510ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0 (SLICE_X97Y50.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    7.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      0.940ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y50.CQ      Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1
    SLICE_X97Y50.AX      net (fanout=1)        0.477   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1
    SLICE_X97Y50.CLK     Tdick                -0.008   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0
    -------------------------------------------------  ---------------------------
    Total                                      0.940ns (0.463ns logic, 0.477ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_fifo_rd_to_wr_0 = MAXDELAY FROM TIMEGRP "tx_fifo_rd_to_wr_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog (SLICE_X97Y44.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.497ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.497ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y44.AQ      Tcko                  0.433   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
    SLICE_X97Y44.AX      net (fanout=2)        0.293   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
    SLICE_X97Y44.CLK     Tckdi       (-Th)     0.229   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.497ns (0.204ns logic, 0.293ns route)
                                                       (41.0% logic, 59.0% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog (SLICE_X97Y56.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.547ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.547ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y56.AQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
    SLICE_X97Y56.A4      net (fanout=2)        0.330   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
    SLICE_X97Y56.CLK     Tah         (-Th)     0.197   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog_not00011_INV_0
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.547ns (0.217ns logic, 0.330ns route)
                                                       (39.7% logic, 60.3% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog (SLICE_X95Y42.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.550ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.550ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y42.AQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    SLICE_X95Y42.A4      net (fanout=2)        0.333   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    SLICE_X95Y42.CLK     Tah         (-Th)     0.197   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog_not00011_INV_0
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.550ns (0.217ns logic, 0.333ns route)
                                                       (39.5% logic, 60.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP 
"tx_fifo_wr_to_rd_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.099ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (SLICE_X74Y53.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    4.901ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.099ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y47.DQ      Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X80Y49.B2      net (fanout=3)        0.998   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X80Y49.B       Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/N10
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000_SW0
    SLICE_X80Y49.A5      net (fanout=1)        0.244   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/N10
    SLICE_X80Y49.A       Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/N10
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000
    SLICE_X74Y53.SR      net (fanout=1)        0.653   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000
    SLICE_X74Y53.CLK     Tsrck                 0.545   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    -------------------------------------------------  ---------------------------
    Total                                      3.099ns (1.204ns logic, 1.895ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (SLICE_X81Y48.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    5.981ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.019ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y47.DQ      Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X81Y48.B1      net (fanout=3)        1.204   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X81Y48.B       Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In_SW0
    SLICE_X81Y48.A5      net (fanout=1)        0.224   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/N4
    SLICE_X81Y48.CLK     Tas                   0.026   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      2.019ns (0.591ns logic, 1.428ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync (SLICE_X97Y47.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.920ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.080ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y47.DQ      Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X97Y47.DX      net (fanout=3)        0.607   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X97Y47.CLK     Tdick                 0.002   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
    -------------------------------------------------  ---------------------------
    Total                                      1.080ns (0.473ns logic, 0.607ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP "tx_fifo_wr_to_rd_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync (SLICE_X97Y47.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.772ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.772ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y47.DQ      Tcko                  0.433   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X97Y47.DX      net (fanout=3)        0.558   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X97Y47.CLK     Tckdi       (-Th)     0.219   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
    -------------------------------------------------  ---------------------------
    Total                                      0.772ns (0.214ns logic, 0.558ns route)
                                                       (27.7% logic, 72.3% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (SLICE_X81Y48.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.637ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.637ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y47.DQ      Tcko                  0.433   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X81Y48.B1      net (fanout=3)        1.108   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X81Y48.B       Tilo                  0.087   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In_SW0
    SLICE_X81Y48.A5      net (fanout=1)        0.206   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/N4
    SLICE_X81Y48.CLK     Tah         (-Th)     0.197   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.637ns (0.323ns logic, 1.314ns route)
                                                       (19.7% logic, 80.3% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (SLICE_X74Y53.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.557ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.557ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y47.DQ      Tcko                  0.433   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X80Y49.B2      net (fanout=3)        0.918   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X80Y49.B       Tilo                  0.087   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/N10
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000_SW0
    SLICE_X80Y49.A5      net (fanout=1)        0.224   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/N10
    SLICE_X80Y49.A       Tilo                  0.087   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/N10
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000
    SLICE_X74Y53.SR      net (fanout=1)        0.601   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000
    SLICE_X74Y53.CLK     Tcksr       (-Th)    -0.207   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    -------------------------------------------------  ---------------------------
    Total                                      2.557ns (0.814ns logic, 1.743ns route)
                                                       (31.8% logic, 68.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_tx_meta_protect_0 = MAXDELAY FROM TIMEGRP 
"tx_metastable_0" 5 ns         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 170 paths analyzed, 82 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.861ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_3 (SLICE_X105Y45.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.139ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.861ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y49.DQ     Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X102Y49.A3     net (fanout=3)        0.614   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X102Y49.A      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/N61
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or0000_SW0
    SLICE_X104Y45.A1     net (fanout=1)        1.042   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/N61
    SLICE_X104Y45.A      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<2>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or0000
    SLICE_X105Y51.C5     net (fanout=13)       0.723   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload
    SLICE_X105Y51.C      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not000141
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not000177
    SLICE_X105Y45.CE     net (fanout=4)        0.500   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001
    SLICE_X105Y45.CLK    Tceck                 0.229   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<6>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_3
    -------------------------------------------------  ---------------------------
    Total                                      3.861ns (0.982ns logic, 2.879ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_4 (SLICE_X105Y45.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.139ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.861ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y49.DQ     Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X102Y49.A3     net (fanout=3)        0.614   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X102Y49.A      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/N61
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or0000_SW0
    SLICE_X104Y45.A1     net (fanout=1)        1.042   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/N61
    SLICE_X104Y45.A      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<2>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or0000
    SLICE_X105Y51.C5     net (fanout=13)       0.723   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload
    SLICE_X105Y51.C      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not000141
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not000177
    SLICE_X105Y45.CE     net (fanout=4)        0.500   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001
    SLICE_X105Y45.CLK    Tceck                 0.229   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<6>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_4
    -------------------------------------------------  ---------------------------
    Total                                      3.861ns (0.982ns logic, 2.879ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_5 (SLICE_X105Y45.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.139ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.861ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y49.DQ     Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X102Y49.A3     net (fanout=3)        0.614   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X102Y49.A      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/N61
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or0000_SW0
    SLICE_X104Y45.A1     net (fanout=1)        1.042   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/N61
    SLICE_X104Y45.A      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<2>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or0000
    SLICE_X105Y51.C5     net (fanout=13)       0.723   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload
    SLICE_X105Y51.C      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not000141
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not000177
    SLICE_X105Y45.CE     net (fanout=4)        0.500   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001
    SLICE_X105Y45.CLK    Tceck                 0.229   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<6>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_5
    -------------------------------------------------  ---------------------------
    Total                                      3.861ns (0.982ns logic, 2.879ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Hold Paths: ts_tx_meta_protect_0 = MAXDELAY FROM TIMEGRP "tx_metastable_0" 5 ns         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync (SLICE_X97Y43.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.454ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.454ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y44.AQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog
    SLICE_X97Y43.BX      net (fanout=1)        0.271   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog
    SLICE_X97Y43.CLK     Tckdi       (-Th)     0.231   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync
    -------------------------------------------------  ---------------------------
    Total                                      0.454ns (0.183ns logic, 0.271ns route)
                                                       (40.3% logic, 59.7% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_11 (SLICE_X96Y41.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.586ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.586ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y42.DQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11
    SLICE_X96Y41.D6      net (fanout=1)        0.263   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<11>
    SLICE_X96Y41.CLK     Tah         (-Th)     0.091   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/Msub_wr_addr_diff_sub0000_lut<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/Msub_wr_addr_diff_sub0000_xor<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_11
    -------------------------------------------------  ---------------------------
    Total                                      0.586ns (0.323ns logic, 0.263ns route)
                                                       (55.1% logic, 44.9% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_4 (SLICE_X96Y40.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.592ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_4 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.592ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_4 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y40.AQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_4
    SLICE_X96Y40.A6      net (fanout=2)        0.275   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<4>
    SLICE_X96Y40.CLK     Tah         (-Th)     0.097   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/Msub_wr_addr_diff_sub0000_lut<4>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/Msub_wr_addr_diff_sub0000_cy<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_4
    -------------------------------------------------  ---------------------------
    Total                                      0.592ns (0.317ns logic, 0.275ns route)
                                                       (53.5% logic, 46.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_fifo_addr_0 = MAXDELAY FROM TIMEGRP "tx_addr_rd_0" TO 
TIMEGRP         "tx_addr_wr_0" 10 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 12 paths analyzed, 12 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.522ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_1 (SLICE_X99Y39.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    8.478ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_1 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.371ns (Levels of Logic = 0)
  Clock Path Skew:      -0.069ns (1.484 - 1.553)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_1 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y40.BQ     Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_1
    SLICE_X99Y39.BX      net (fanout=1)        0.911   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<1>
    SLICE_X99Y39.CLK     Tdick                -0.011   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_1
    -------------------------------------------------  ---------------------------
    Total                                      1.371ns (0.460ns logic, 0.911ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_3 (SLICE_X99Y39.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    8.640ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_3 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.209ns (Levels of Logic = 0)
  Clock Path Skew:      -0.069ns (1.484 - 1.553)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_3 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y40.DQ     Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_3
    SLICE_X99Y39.DX      net (fanout=1)        0.736   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<3>
    SLICE_X99Y39.CLK     Tdick                 0.002   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_3
    -------------------------------------------------  ---------------------------
    Total                                      1.209ns (0.473ns logic, 0.736ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_0 (SLICE_X99Y39.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    8.657ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_0 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.192ns (Levels of Logic = 0)
  Clock Path Skew:      -0.069ns (1.484 - 1.553)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_0 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y40.AQ     Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_0
    SLICE_X99Y39.AX      net (fanout=1)        0.729   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<0>
    SLICE_X99Y39.CLK     Tdick                -0.008   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_0
    -------------------------------------------------  ---------------------------
    Total                                      1.192ns (0.463ns logic, 0.729ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_fifo_addr_0 = MAXDELAY FROM TIMEGRP "tx_addr_rd_0" TO TIMEGRP         "tx_addr_wr_0" 10 ns;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_5 (SLICE_X99Y40.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.482ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_5 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.467ns (Levels of Logic = 0)
  Positive Clock Path Skew: -0.015ns (0.156 - 0.171)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_5 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y40.BQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_5
    SLICE_X99Y40.BX      net (fanout=1)        0.284   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<5>
    SLICE_X99Y40.CLK     Tckdi       (-Th)     0.231   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_5
    -------------------------------------------------  ---------------------------
    Total                                      0.467ns (0.183ns logic, 0.284ns route)
                                                       (39.2% logic, 60.8% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_4 (SLICE_X99Y40.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.483ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_4 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.468ns (Levels of Logic = 0)
  Positive Clock Path Skew: -0.015ns (0.156 - 0.171)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_4 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y40.AQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_4
    SLICE_X99Y40.AX      net (fanout=1)        0.283   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<4>
    SLICE_X99Y40.CLK     Tckdi       (-Th)     0.229   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_4
    -------------------------------------------------  ---------------------------
    Total                                      0.468ns (0.185ns logic, 0.283ns route)
                                                       (39.5% logic, 60.5% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_6 (SLICE_X99Y40.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.493ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_6 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.478ns (Levels of Logic = 0)
  Positive Clock Path Skew: -0.015ns (0.156 - 0.171)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_6 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y40.CQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_6
    SLICE_X99Y40.CX      net (fanout=1)        0.282   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<6>
    SLICE_X99Y40.CLK     Tckdi       (-Th)     0.218   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_6
    -------------------------------------------------  ---------------------------
    Total                                      0.478ns (0.196ns logic, 0.282ns route)
                                                       (41.0% logic, 59.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_rx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP 
"rx_fifo_wr_to_rd_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.921ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (SLICE_X85Y101.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    7.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (FF)
  Requirement:          8.000ns
  Data Path Delay:      0.921ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         E2M/gmii_rx_clk_delay rising
  Destination Clock:    clk_125_eth rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y103.AQ     Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
    SLICE_X85Y101.DX     net (fanout=2)        0.469   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
    SLICE_X85Y101.CLK    Tdick                 0.002   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.921ns (0.452ns logic, 0.469ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_rx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP "rx_fifo_wr_to_rd_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (SLICE_X85Y101.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.626ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.626ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         E2M/gmii_rx_clk_delay rising
  Destination Clock:    clk_125_eth rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y103.AQ     Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
    SLICE_X85Y101.DX     net (fanout=2)        0.431   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
    SLICE_X85Y101.CLK    Tckdi       (-Th)     0.219   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.626ns (0.195ns logic, 0.431ns route)
                                                       (31.2% logic, 68.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_rx_fifo_rd_to_wr_0 = MAXDELAY FROM TIMEGRP 
"rx_fifo_rd_to_wr_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_rx_meta_protect_0 = MAXDELAY FROM TIMEGRP 
"rx_metastable_0" 5 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 13 paths analyzed, 13 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.992ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync (SLICE_X85Y101.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    4.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.910ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y101.DQ     Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    SLICE_X85Y101.AX     net (fanout=1)        0.468   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    SLICE_X85Y101.CLK    Tdick                -0.008   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync
    -------------------------------------------------  ---------------------------
    Total                                      0.910ns (0.442ns logic, 0.468ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_0 (SLICE_X90Y118.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    4.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_0 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.966ns (Levels of Logic = 0)
  Clock Path Skew:      0.022ns (0.173 - 0.151)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 0.000ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_0 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y115.AQ     Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_0
    SLICE_X90Y118.AX     net (fanout=1)        0.524   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<0>
    SLICE_X90Y118.CLK    Tdick                -0.008   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_0
    -------------------------------------------------  ---------------------------
    Total                                      0.966ns (0.442ns logic, 0.524ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_2 (SLICE_X90Y118.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    4.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_2 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.954ns (Levels of Logic = 0)
  Clock Path Skew:      0.022ns (0.173 - 0.151)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 0.000ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_2 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y115.CQ     Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_2
    SLICE_X90Y118.CX     net (fanout=1)        0.500   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<2>
    SLICE_X90Y118.CLK    Tdick                 0.004   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_2
    -------------------------------------------------  ---------------------------
    Total                                      0.954ns (0.454ns logic, 0.500ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Hold Paths: ts_rx_meta_protect_0 = MAXDELAY FROM TIMEGRP "rx_metastable_0" 5 ns;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_10 (SLICE_X90Y116.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.447ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_10 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.485ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.038ns (0.181 - 0.143)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_10 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y116.CQ     Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_10
    SLICE_X90Y116.CX     net (fanout=1)        0.289   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<10>
    SLICE_X90Y116.CLK    Tckdi       (-Th)     0.218   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_10
    -------------------------------------------------  ---------------------------
    Total                                      0.485ns (0.196ns logic, 0.289ns route)
                                                       (40.4% logic, 59.6% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9 (SLICE_X90Y116.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.448ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_9 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.486ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.038ns (0.181 - 0.143)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_9 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y116.BQ     Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_9
    SLICE_X90Y116.BX     net (fanout=1)        0.303   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<9>
    SLICE_X90Y116.CLK    Tckdi       (-Th)     0.231   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9
    -------------------------------------------------  ---------------------------
    Total                                      0.486ns (0.183ns logic, 0.303ns route)
                                                       (37.7% logic, 62.3% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_11 (SLICE_X90Y116.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.457ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_11 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.495ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.038ns (0.181 - 0.143)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_11 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y116.DQ     Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_11
    SLICE_X90Y116.DX     net (fanout=1)        0.300   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<11>
    SLICE_X90Y116.CLK    Tckdi       (-Th)     0.219   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_11
    -------------------------------------------------  ---------------------------
    Total                                      0.495ns (0.195ns logic, 0.300ns route)
                                                       (39.4% logic, 60.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_max_output_1 = MAXDELAY FROM TIMEGRP "tx_max_output" 
TO TIMEGRP         "tx_max_output_target" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 45868 paths analyzed, 620 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.951ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_len_11 (SLICE_X51Y66.A2), 991 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_6 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.951ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_6 to E2M/EC/tx_header_buffer_len_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y65.AQ      Tcko                  0.450   E2M/EC/tx_curr_bytes_left<8>
                                                       E2M/EC/tx_curr_bytes_left_6
    SLICE_X37Y64.C1      net (fanout=6)        1.030   E2M/EC/tx_curr_bytes_left<6>
    SLICE_X37Y64.COUT    Topcyc                0.423   E2M/EC/Msub__sub0001_cy<7>
                                                       E2M/EC/Msub__sub0001_lut<6>_INV_0
                                                       E2M/EC/Msub__sub0001_cy<7>
    SLICE_X37Y65.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<7>
    SLICE_X37Y65.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<11>
                                                       E2M/EC/Msub__sub0001_cy<11>
    SLICE_X37Y66.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<11>
    SLICE_X37Y66.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<15>
                                                       E2M/EC/Msub__sub0001_cy<15>
    SLICE_X37Y67.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<15>
    SLICE_X37Y67.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<19>
                                                       E2M/EC/Msub__sub0001_cy<19>
    SLICE_X37Y68.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<19>
    SLICE_X37Y68.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<23>
                                                       E2M/EC/Msub__sub0001_cy<23>
    SLICE_X37Y69.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<23>
    SLICE_X37Y69.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<27>
                                                       E2M/EC/Msub__sub0001_cy<27>
    SLICE_X37Y70.CIN     net (fanout=1)        0.010   E2M/EC/Msub__sub0001_cy<27>
    SLICE_X37Y70.AMUX    Tcina                 0.271   E2M/EC/rx_mem_start_length<4>
                                                       E2M/EC/Msub__sub0001_cy<31>
    SLICE_X36Y67.B4      net (fanout=2)        1.349   E2M/EC/_sub0001<28>
    SLICE_X36Y67.CMUX    Topbc                 0.687   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut<5>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X52Y65.C2      net (fanout=15)       2.299   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X52Y65.C       Tilo                  0.094   E2M/EC/tx_header_buffer_len<0>
                                                       E2M/EC/tx_header_buffer_len_mux0000<0>235
    SLICE_X51Y66.A2      net (fanout=9)        0.792   E2M/EC/N53
    SLICE_X51Y66.CLK     Tas                   0.026   E2M/EC/tx_header_buffer_len<14>
                                                       E2M/EC/tx_header_buffer_len_mux0000<11>1
                                                       E2M/EC/tx_header_buffer_len_11
    -------------------------------------------------  ---------------------------
    Total                                      7.951ns (2.471ns logic, 5.480ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_5 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.920ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_5 to E2M/EC/tx_header_buffer_len_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y66.CQ      Tcko                  0.450   E2M/EC/tx_curr_bytes_left<5>
                                                       E2M/EC/tx_curr_bytes_left_5
    SLICE_X37Y64.B2      net (fanout=6)        0.921   E2M/EC/tx_curr_bytes_left<5>
    SLICE_X37Y64.COUT    Topcyb                0.501   E2M/EC/Msub__sub0001_cy<7>
                                                       E2M/EC/Msub__sub0001_lut<5>_INV_0
                                                       E2M/EC/Msub__sub0001_cy<7>
    SLICE_X37Y65.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<7>
    SLICE_X37Y65.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<11>
                                                       E2M/EC/Msub__sub0001_cy<11>
    SLICE_X37Y66.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<11>
    SLICE_X37Y66.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<15>
                                                       E2M/EC/Msub__sub0001_cy<15>
    SLICE_X37Y67.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<15>
    SLICE_X37Y67.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<19>
                                                       E2M/EC/Msub__sub0001_cy<19>
    SLICE_X37Y68.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<19>
    SLICE_X37Y68.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<23>
                                                       E2M/EC/Msub__sub0001_cy<23>
    SLICE_X37Y69.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<23>
    SLICE_X37Y69.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<27>
                                                       E2M/EC/Msub__sub0001_cy<27>
    SLICE_X37Y70.CIN     net (fanout=1)        0.010   E2M/EC/Msub__sub0001_cy<27>
    SLICE_X37Y70.AMUX    Tcina                 0.271   E2M/EC/rx_mem_start_length<4>
                                                       E2M/EC/Msub__sub0001_cy<31>
    SLICE_X36Y67.B4      net (fanout=2)        1.349   E2M/EC/_sub0001<28>
    SLICE_X36Y67.CMUX    Topbc                 0.687   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut<5>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X52Y65.C2      net (fanout=15)       2.299   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X52Y65.C       Tilo                  0.094   E2M/EC/tx_header_buffer_len<0>
                                                       E2M/EC/tx_header_buffer_len_mux0000<0>235
    SLICE_X51Y66.A2      net (fanout=9)        0.792   E2M/EC/N53
    SLICE_X51Y66.CLK     Tas                   0.026   E2M/EC/tx_header_buffer_len<14>
                                                       E2M/EC/tx_header_buffer_len_mux0000<11>1
                                                       E2M/EC/tx_header_buffer_len_11
    -------------------------------------------------  ---------------------------
    Total                                      7.920ns (2.549ns logic, 5.371ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_11 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.891ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_11 to E2M/EC/tx_header_buffer_len_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y68.AQ      Tcko                  0.471   E2M/EC/tx_curr_bytes_left<12>
                                                       E2M/EC/tx_curr_bytes_left_11
    SLICE_X37Y65.D1      net (fanout=6)        1.084   E2M/EC/tx_curr_bytes_left<11>
    SLICE_X37Y65.COUT    Topcyd                0.392   E2M/EC/Msub__sub0001_cy<11>
                                                       E2M/EC/Msub__sub0001_lut<11>_INV_0
                                                       E2M/EC/Msub__sub0001_cy<11>
    SLICE_X37Y66.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<11>
    SLICE_X37Y66.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<15>
                                                       E2M/EC/Msub__sub0001_cy<15>
    SLICE_X37Y67.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<15>
    SLICE_X37Y67.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<19>
                                                       E2M/EC/Msub__sub0001_cy<19>
    SLICE_X37Y68.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<19>
    SLICE_X37Y68.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<23>
                                                       E2M/EC/Msub__sub0001_cy<23>
    SLICE_X37Y69.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<23>
    SLICE_X37Y69.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<27>
                                                       E2M/EC/Msub__sub0001_cy<27>
    SLICE_X37Y70.CIN     net (fanout=1)        0.010   E2M/EC/Msub__sub0001_cy<27>
    SLICE_X37Y70.AMUX    Tcina                 0.271   E2M/EC/rx_mem_start_length<4>
                                                       E2M/EC/Msub__sub0001_cy<31>
    SLICE_X36Y67.B4      net (fanout=2)        1.349   E2M/EC/_sub0001<28>
    SLICE_X36Y67.CMUX    Topbc                 0.687   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut<5>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X52Y65.C2      net (fanout=15)       2.299   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X52Y65.C       Tilo                  0.094   E2M/EC/tx_header_buffer_len<0>
                                                       E2M/EC/tx_header_buffer_len_mux0000<0>235
    SLICE_X51Y66.A2      net (fanout=9)        0.792   E2M/EC/N53
    SLICE_X51Y66.CLK     Tas                   0.026   E2M/EC/tx_header_buffer_len<14>
                                                       E2M/EC/tx_header_buffer_len_mux0000<11>1
                                                       E2M/EC/tx_header_buffer_len_11
    -------------------------------------------------  ---------------------------
    Total                                      7.891ns (2.357ns logic, 5.534ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_len_12 (SLICE_X51Y66.B2), 991 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_6 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.949ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_6 to E2M/EC/tx_header_buffer_len_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y65.AQ      Tcko                  0.450   E2M/EC/tx_curr_bytes_left<8>
                                                       E2M/EC/tx_curr_bytes_left_6
    SLICE_X37Y64.C1      net (fanout=6)        1.030   E2M/EC/tx_curr_bytes_left<6>
    SLICE_X37Y64.COUT    Topcyc                0.423   E2M/EC/Msub__sub0001_cy<7>
                                                       E2M/EC/Msub__sub0001_lut<6>_INV_0
                                                       E2M/EC/Msub__sub0001_cy<7>
    SLICE_X37Y65.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<7>
    SLICE_X37Y65.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<11>
                                                       E2M/EC/Msub__sub0001_cy<11>
    SLICE_X37Y66.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<11>
    SLICE_X37Y66.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<15>
                                                       E2M/EC/Msub__sub0001_cy<15>
    SLICE_X37Y67.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<15>
    SLICE_X37Y67.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<19>
                                                       E2M/EC/Msub__sub0001_cy<19>
    SLICE_X37Y68.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<19>
    SLICE_X37Y68.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<23>
                                                       E2M/EC/Msub__sub0001_cy<23>
    SLICE_X37Y69.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<23>
    SLICE_X37Y69.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<27>
                                                       E2M/EC/Msub__sub0001_cy<27>
    SLICE_X37Y70.CIN     net (fanout=1)        0.010   E2M/EC/Msub__sub0001_cy<27>
    SLICE_X37Y70.AMUX    Tcina                 0.271   E2M/EC/rx_mem_start_length<4>
                                                       E2M/EC/Msub__sub0001_cy<31>
    SLICE_X36Y67.B4      net (fanout=2)        1.349   E2M/EC/_sub0001<28>
    SLICE_X36Y67.CMUX    Topbc                 0.687   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut<5>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X52Y65.C2      net (fanout=15)       2.299   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X52Y65.C       Tilo                  0.094   E2M/EC/tx_header_buffer_len<0>
                                                       E2M/EC/tx_header_buffer_len_mux0000<0>235
    SLICE_X51Y66.B2      net (fanout=9)        0.789   E2M/EC/N53
    SLICE_X51Y66.CLK     Tas                   0.027   E2M/EC/tx_header_buffer_len<14>
                                                       E2M/EC/tx_header_buffer_len_mux0000<12>1
                                                       E2M/EC/tx_header_buffer_len_12
    -------------------------------------------------  ---------------------------
    Total                                      7.949ns (2.472ns logic, 5.477ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_5 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.918ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_5 to E2M/EC/tx_header_buffer_len_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y66.CQ      Tcko                  0.450   E2M/EC/tx_curr_bytes_left<5>
                                                       E2M/EC/tx_curr_bytes_left_5
    SLICE_X37Y64.B2      net (fanout=6)        0.921   E2M/EC/tx_curr_bytes_left<5>
    SLICE_X37Y64.COUT    Topcyb                0.501   E2M/EC/Msub__sub0001_cy<7>
                                                       E2M/EC/Msub__sub0001_lut<5>_INV_0
                                                       E2M/EC/Msub__sub0001_cy<7>
    SLICE_X37Y65.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<7>
    SLICE_X37Y65.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<11>
                                                       E2M/EC/Msub__sub0001_cy<11>
    SLICE_X37Y66.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<11>
    SLICE_X37Y66.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<15>
                                                       E2M/EC/Msub__sub0001_cy<15>
    SLICE_X37Y67.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<15>
    SLICE_X37Y67.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<19>
                                                       E2M/EC/Msub__sub0001_cy<19>
    SLICE_X37Y68.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<19>
    SLICE_X37Y68.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<23>
                                                       E2M/EC/Msub__sub0001_cy<23>
    SLICE_X37Y69.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<23>
    SLICE_X37Y69.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<27>
                                                       E2M/EC/Msub__sub0001_cy<27>
    SLICE_X37Y70.CIN     net (fanout=1)        0.010   E2M/EC/Msub__sub0001_cy<27>
    SLICE_X37Y70.AMUX    Tcina                 0.271   E2M/EC/rx_mem_start_length<4>
                                                       E2M/EC/Msub__sub0001_cy<31>
    SLICE_X36Y67.B4      net (fanout=2)        1.349   E2M/EC/_sub0001<28>
    SLICE_X36Y67.CMUX    Topbc                 0.687   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut<5>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X52Y65.C2      net (fanout=15)       2.299   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X52Y65.C       Tilo                  0.094   E2M/EC/tx_header_buffer_len<0>
                                                       E2M/EC/tx_header_buffer_len_mux0000<0>235
    SLICE_X51Y66.B2      net (fanout=9)        0.789   E2M/EC/N53
    SLICE_X51Y66.CLK     Tas                   0.027   E2M/EC/tx_header_buffer_len<14>
                                                       E2M/EC/tx_header_buffer_len_mux0000<12>1
                                                       E2M/EC/tx_header_buffer_len_12
    -------------------------------------------------  ---------------------------
    Total                                      7.918ns (2.550ns logic, 5.368ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.111ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_11 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.889ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_11 to E2M/EC/tx_header_buffer_len_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y68.AQ      Tcko                  0.471   E2M/EC/tx_curr_bytes_left<12>
                                                       E2M/EC/tx_curr_bytes_left_11
    SLICE_X37Y65.D1      net (fanout=6)        1.084   E2M/EC/tx_curr_bytes_left<11>
    SLICE_X37Y65.COUT    Topcyd                0.392   E2M/EC/Msub__sub0001_cy<11>
                                                       E2M/EC/Msub__sub0001_lut<11>_INV_0
                                                       E2M/EC/Msub__sub0001_cy<11>
    SLICE_X37Y66.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<11>
    SLICE_X37Y66.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<15>
                                                       E2M/EC/Msub__sub0001_cy<15>
    SLICE_X37Y67.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<15>
    SLICE_X37Y67.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<19>
                                                       E2M/EC/Msub__sub0001_cy<19>
    SLICE_X37Y68.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<19>
    SLICE_X37Y68.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<23>
                                                       E2M/EC/Msub__sub0001_cy<23>
    SLICE_X37Y69.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<23>
    SLICE_X37Y69.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<27>
                                                       E2M/EC/Msub__sub0001_cy<27>
    SLICE_X37Y70.CIN     net (fanout=1)        0.010   E2M/EC/Msub__sub0001_cy<27>
    SLICE_X37Y70.AMUX    Tcina                 0.271   E2M/EC/rx_mem_start_length<4>
                                                       E2M/EC/Msub__sub0001_cy<31>
    SLICE_X36Y67.B4      net (fanout=2)        1.349   E2M/EC/_sub0001<28>
    SLICE_X36Y67.CMUX    Topbc                 0.687   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut<5>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X52Y65.C2      net (fanout=15)       2.299   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X52Y65.C       Tilo                  0.094   E2M/EC/tx_header_buffer_len<0>
                                                       E2M/EC/tx_header_buffer_len_mux0000<0>235
    SLICE_X51Y66.B2      net (fanout=9)        0.789   E2M/EC/N53
    SLICE_X51Y66.CLK     Tas                   0.027   E2M/EC/tx_header_buffer_len<14>
                                                       E2M/EC/tx_header_buffer_len_mux0000<12>1
                                                       E2M/EC/tx_header_buffer_len_12
    -------------------------------------------------  ---------------------------
    Total                                      7.889ns (2.358ns logic, 5.531ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_len_4 (SLICE_X53Y66.A3), 991 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.217ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_6 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.783ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_6 to E2M/EC/tx_header_buffer_len_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y65.AQ      Tcko                  0.450   E2M/EC/tx_curr_bytes_left<8>
                                                       E2M/EC/tx_curr_bytes_left_6
    SLICE_X37Y64.C1      net (fanout=6)        1.030   E2M/EC/tx_curr_bytes_left<6>
    SLICE_X37Y64.COUT    Topcyc                0.423   E2M/EC/Msub__sub0001_cy<7>
                                                       E2M/EC/Msub__sub0001_lut<6>_INV_0
                                                       E2M/EC/Msub__sub0001_cy<7>
    SLICE_X37Y65.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<7>
    SLICE_X37Y65.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<11>
                                                       E2M/EC/Msub__sub0001_cy<11>
    SLICE_X37Y66.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<11>
    SLICE_X37Y66.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<15>
                                                       E2M/EC/Msub__sub0001_cy<15>
    SLICE_X37Y67.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<15>
    SLICE_X37Y67.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<19>
                                                       E2M/EC/Msub__sub0001_cy<19>
    SLICE_X37Y68.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<19>
    SLICE_X37Y68.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<23>
                                                       E2M/EC/Msub__sub0001_cy<23>
    SLICE_X37Y69.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<23>
    SLICE_X37Y69.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<27>
                                                       E2M/EC/Msub__sub0001_cy<27>
    SLICE_X37Y70.CIN     net (fanout=1)        0.010   E2M/EC/Msub__sub0001_cy<27>
    SLICE_X37Y70.AMUX    Tcina                 0.271   E2M/EC/rx_mem_start_length<4>
                                                       E2M/EC/Msub__sub0001_cy<31>
    SLICE_X36Y67.B4      net (fanout=2)        1.349   E2M/EC/_sub0001<28>
    SLICE_X36Y67.CMUX    Topbc                 0.687   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut<5>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X52Y65.C2      net (fanout=15)       2.299   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X52Y65.C       Tilo                  0.094   E2M/EC/tx_header_buffer_len<0>
                                                       E2M/EC/tx_header_buffer_len_mux0000<0>235
    SLICE_X53Y66.A3      net (fanout=9)        0.624   E2M/EC/N53
    SLICE_X53Y66.CLK     Tas                   0.026   E2M/EC/tx_header_buffer_len<7>
                                                       E2M/EC/tx_header_buffer_len_mux0000<4>1
                                                       E2M/EC/tx_header_buffer_len_4
    -------------------------------------------------  ---------------------------
    Total                                      7.783ns (2.471ns logic, 5.312ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_5 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.752ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_5 to E2M/EC/tx_header_buffer_len_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y66.CQ      Tcko                  0.450   E2M/EC/tx_curr_bytes_left<5>
                                                       E2M/EC/tx_curr_bytes_left_5
    SLICE_X37Y64.B2      net (fanout=6)        0.921   E2M/EC/tx_curr_bytes_left<5>
    SLICE_X37Y64.COUT    Topcyb                0.501   E2M/EC/Msub__sub0001_cy<7>
                                                       E2M/EC/Msub__sub0001_lut<5>_INV_0
                                                       E2M/EC/Msub__sub0001_cy<7>
    SLICE_X37Y65.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<7>
    SLICE_X37Y65.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<11>
                                                       E2M/EC/Msub__sub0001_cy<11>
    SLICE_X37Y66.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<11>
    SLICE_X37Y66.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<15>
                                                       E2M/EC/Msub__sub0001_cy<15>
    SLICE_X37Y67.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<15>
    SLICE_X37Y67.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<19>
                                                       E2M/EC/Msub__sub0001_cy<19>
    SLICE_X37Y68.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<19>
    SLICE_X37Y68.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<23>
                                                       E2M/EC/Msub__sub0001_cy<23>
    SLICE_X37Y69.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<23>
    SLICE_X37Y69.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<27>
                                                       E2M/EC/Msub__sub0001_cy<27>
    SLICE_X37Y70.CIN     net (fanout=1)        0.010   E2M/EC/Msub__sub0001_cy<27>
    SLICE_X37Y70.AMUX    Tcina                 0.271   E2M/EC/rx_mem_start_length<4>
                                                       E2M/EC/Msub__sub0001_cy<31>
    SLICE_X36Y67.B4      net (fanout=2)        1.349   E2M/EC/_sub0001<28>
    SLICE_X36Y67.CMUX    Topbc                 0.687   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut<5>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X52Y65.C2      net (fanout=15)       2.299   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X52Y65.C       Tilo                  0.094   E2M/EC/tx_header_buffer_len<0>
                                                       E2M/EC/tx_header_buffer_len_mux0000<0>235
    SLICE_X53Y66.A3      net (fanout=9)        0.624   E2M/EC/N53
    SLICE_X53Y66.CLK     Tas                   0.026   E2M/EC/tx_header_buffer_len<7>
                                                       E2M/EC/tx_header_buffer_len_mux0000<4>1
                                                       E2M/EC/tx_header_buffer_len_4
    -------------------------------------------------  ---------------------------
    Total                                      7.752ns (2.549ns logic, 5.203ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.277ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_11 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.723ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_11 to E2M/EC/tx_header_buffer_len_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y68.AQ      Tcko                  0.471   E2M/EC/tx_curr_bytes_left<12>
                                                       E2M/EC/tx_curr_bytes_left_11
    SLICE_X37Y65.D1      net (fanout=6)        1.084   E2M/EC/tx_curr_bytes_left<11>
    SLICE_X37Y65.COUT    Topcyd                0.392   E2M/EC/Msub__sub0001_cy<11>
                                                       E2M/EC/Msub__sub0001_lut<11>_INV_0
                                                       E2M/EC/Msub__sub0001_cy<11>
    SLICE_X37Y66.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<11>
    SLICE_X37Y66.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<15>
                                                       E2M/EC/Msub__sub0001_cy<15>
    SLICE_X37Y67.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<15>
    SLICE_X37Y67.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<19>
                                                       E2M/EC/Msub__sub0001_cy<19>
    SLICE_X37Y68.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<19>
    SLICE_X37Y68.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<23>
                                                       E2M/EC/Msub__sub0001_cy<23>
    SLICE_X37Y69.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<23>
    SLICE_X37Y69.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<27>
                                                       E2M/EC/Msub__sub0001_cy<27>
    SLICE_X37Y70.CIN     net (fanout=1)        0.010   E2M/EC/Msub__sub0001_cy<27>
    SLICE_X37Y70.AMUX    Tcina                 0.271   E2M/EC/rx_mem_start_length<4>
                                                       E2M/EC/Msub__sub0001_cy<31>
    SLICE_X36Y67.B4      net (fanout=2)        1.349   E2M/EC/_sub0001<28>
    SLICE_X36Y67.CMUX    Topbc                 0.687   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut<5>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X52Y65.C2      net (fanout=15)       2.299   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X52Y65.C       Tilo                  0.094   E2M/EC/tx_header_buffer_len<0>
                                                       E2M/EC/tx_header_buffer_len_mux0000<0>235
    SLICE_X53Y66.A3      net (fanout=9)        0.624   E2M/EC/N53
    SLICE_X53Y66.CLK     Tas                   0.026   E2M/EC/tx_header_buffer_len<7>
                                                       E2M/EC/tx_header_buffer_len_mux0000<4>1
                                                       E2M/EC/tx_header_buffer_len_4
    -------------------------------------------------  ---------------------------
    Total                                      7.723ns (2.357ns logic, 5.366ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_max_output_1 = MAXDELAY FROM TIMEGRP "tx_max_output" TO TIMEGRP         "tx_max_output_target" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_len_10 (SLICE_X53Y65.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.481ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/tx_header_buffer_len_10 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.481ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/tx_header_buffer_len_10 to E2M/EC/tx_header_buffer_len_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y65.DQ      Tcko                  0.414   E2M/EC/tx_header_buffer_len<10>
                                                       E2M/EC/tx_header_buffer_len_10
    SLICE_X53Y65.D6      net (fanout=2)        0.262   E2M/EC/tx_header_buffer_len<10>
    SLICE_X53Y65.CLK     Tah         (-Th)     0.195   E2M/EC/tx_header_buffer_len<10>
                                                       E2M/EC/tx_header_buffer_len_mux0000<10>
                                                       E2M/EC/tx_header_buffer_len_10
    -------------------------------------------------  ---------------------------
    Total                                      0.481ns (0.219ns logic, 0.262ns route)
                                                       (45.5% logic, 54.5% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_len_12 (SLICE_X51Y66.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.482ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/tx_header_buffer_len_4 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.482ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/tx_header_buffer_len_4 to E2M/EC/tx_header_buffer_len_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y66.AQ      Tcko                  0.414   E2M/EC/tx_header_buffer_len<7>
                                                       E2M/EC/tx_header_buffer_len_4
    SLICE_X51Y66.B6      net (fanout=2)        0.264   E2M/EC/tx_header_buffer_len<4>
    SLICE_X51Y66.CLK     Tah         (-Th)     0.196   E2M/EC/tx_header_buffer_len<14>
                                                       E2M/EC/tx_header_buffer_len_mux0000<12>1
                                                       E2M/EC/tx_header_buffer_len_12
    -------------------------------------------------  ---------------------------
    Total                                      0.482ns (0.218ns logic, 0.264ns route)
                                                       (45.2% logic, 54.8% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_len_7 (SLICE_X53Y66.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.482ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/tx_header_buffer_len_7 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.482ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/tx_header_buffer_len_7 to E2M/EC/tx_header_buffer_len_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y66.DQ      Tcko                  0.414   E2M/EC/tx_header_buffer_len<7>
                                                       E2M/EC/tx_header_buffer_len_7
    SLICE_X53Y66.D6      net (fanout=2)        0.263   E2M/EC/tx_header_buffer_len<7>
    SLICE_X53Y66.CLK     Tah         (-Th)     0.195   E2M/EC/tx_header_buffer_len<7>
                                                       E2M/EC/tx_header_buffer_len_mux0000<7>
                                                       E2M/EC/tx_header_buffer_len_7
    -------------------------------------------------  ---------------------------
    Total                                      0.482ns (0.219ns logic, 0.263ns route)
                                                       (45.4% logic, 54.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_userRunClearToggle = MAXDELAY FROM TIMEGRP 
"userRunSetTogCS" TO TIMEGRP         "userRunSetTogUS" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.875ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/userLogicReset (SLICE_X28Y70.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/userRunRegisterSetToggleUserSide_0 (FF)
  Destination:          E2M/EC/userLogicReset (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.875ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/userRunRegisterSetToggleUserSide_0 to E2M/EC/userLogicReset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y72.CQ      Tcko                  0.471   E2M/EC/userRunRegisterSetToggleUserSide<1>
                                                       E2M/EC/userRunRegisterSetToggleUserSide_0
    SLICE_X29Y70.A2      net (fanout=3)        0.751   E2M/EC/userRunRegisterSetToggleUserSide<0>
    SLICE_X29Y70.A       Tilo                  0.094   E2M/EC/userLogicReset_not0001
                                                       E2M/EC/userLogicReset_not000111
    SLICE_X28Y70.CE      net (fanout=1)        0.333   E2M/EC/userLogicReset_not0001
    SLICE_X28Y70.CLK     Tceck                 0.226   userLogicReset
                                                       E2M/EC/userLogicReset
    -------------------------------------------------  ---------------------------
    Total                                      1.875ns (0.791ns logic, 1.084ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/userRunRegisterUserSide (SLICE_X28Y71.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/userRunRegisterSetToggleUserSide_0 (FF)
  Destination:          E2M/EC/userRunRegisterUserSide (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.869ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/userRunRegisterSetToggleUserSide_0 to E2M/EC/userRunRegisterUserSide
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y72.CQ      Tcko                  0.471   E2M/EC/userRunRegisterSetToggleUserSide<1>
                                                       E2M/EC/userRunRegisterSetToggleUserSide_0
    SLICE_X29Y71.B2      net (fanout=3)        0.745   E2M/EC/userRunRegisterSetToggleUserSide<0>
    SLICE_X29Y71.B       Tilo                  0.094   E2M/EC/userRunRegisterUserSide_xor0000
                                                       E2M/EC/userRunRegisterUserSide_xor00001
    SLICE_X28Y71.CE      net (fanout=1)        0.333   E2M/EC/userRunRegisterUserSide_xor0000
    SLICE_X28Y71.CLK     Tceck                 0.226   inputMemoryReadAck
                                                       E2M/EC/userRunRegisterUserSide
    -------------------------------------------------  ---------------------------
    Total                                      1.869ns (0.791ns logic, 1.078ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_userRunClearToggle = MAXDELAY FROM TIMEGRP "userRunSetTogCS" TO TIMEGRP         "userRunSetTogUS" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/userRunRegisterUserSide (SLICE_X28Y71.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.557ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/userRunRegisterSetToggleUserSide_0 (FF)
  Destination:          E2M/EC/userRunRegisterUserSide (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.557ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_user_interface rising at 5.888ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/userRunRegisterSetToggleUserSide_0 to E2M/EC/userRunRegisterUserSide
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y72.CQ      Tcko                  0.433   E2M/EC/userRunRegisterSetToggleUserSide<1>
                                                       E2M/EC/userRunRegisterSetToggleUserSide_0
    SLICE_X29Y71.B2      net (fanout=3)        0.686   E2M/EC/userRunRegisterSetToggleUserSide<0>
    SLICE_X29Y71.B       Tilo                  0.087   E2M/EC/userRunRegisterUserSide_xor0000
                                                       E2M/EC/userRunRegisterUserSide_xor00001
    SLICE_X28Y71.CE      net (fanout=1)        0.307   E2M/EC/userRunRegisterUserSide_xor0000
    SLICE_X28Y71.CLK     Tckce       (-Th)    -0.044   inputMemoryReadAck
                                                       E2M/EC/userRunRegisterUserSide
    -------------------------------------------------  ---------------------------
    Total                                      1.557ns (0.564ns logic, 0.993ns route)
                                                       (36.2% logic, 63.8% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/userLogicReset (SLICE_X28Y70.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.561ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/userRunRegisterSetToggleUserSide_0 (FF)
  Destination:          E2M/EC/userLogicReset (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.561ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_user_interface rising at 5.888ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/userRunRegisterSetToggleUserSide_0 to E2M/EC/userLogicReset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y72.CQ      Tcko                  0.433   E2M/EC/userRunRegisterSetToggleUserSide<1>
                                                       E2M/EC/userRunRegisterSetToggleUserSide_0
    SLICE_X29Y70.A2      net (fanout=3)        0.691   E2M/EC/userRunRegisterSetToggleUserSide<0>
    SLICE_X29Y70.A       Tilo                  0.087   E2M/EC/userLogicReset_not0001
                                                       E2M/EC/userLogicReset_not000111
    SLICE_X28Y70.CE      net (fanout=1)        0.306   E2M/EC/userLogicReset_not0001
    SLICE_X28Y70.CLK     Tckce       (-Th)    -0.044   userLogicReset
                                                       E2M/EC/userLogicReset
    -------------------------------------------------  ---------------------------
    Total                                      1.561ns (0.564ns logic, 0.997ns route)
                                                       (36.1% logic, 63.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hard_reset_IG = MAXDELAY FROM TIMEGRP "hard_reset" TO 
TIMEGRP "FFS" 8 ns         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11982 paths analyzed, 3290 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.930ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_read_len_2 (SLICE_X43Y63.A5), 4 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (FF)
  Destination:          E2M/EC/tx_read_len_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.930ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 to E2M/EC/tx_read_len_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y48.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    SLICE_X70Y61.D2      net (fanout=27)       1.727   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    SLICE_X70Y61.D       Tilo                  0.094   E2M/tx_ll_dst_rdy_in
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_dst_rdy_int_n1
    SLICE_X55Y65.C1      net (fanout=231)      1.405   E2M/tx_ll_dst_rdy_in
    SLICE_X55Y65.C       Tilo                  0.094   E2M/EC/tx_header_buffer_len_mux0000<0>0
                                                       E2M/EC/tx_read_len_mux0000<12>51
    SLICE_X40Y80.A6      net (fanout=24)       1.538   E2M/EC/N3161
    SLICE_X40Y80.A       Tilo                  0.094   E2M/EC/N216
                                                       E2M/EC/tx_read_len_mux0000<13>21
    SLICE_X42Y67.B1      net (fanout=32)       1.840   E2M/EC/N340
    SLICE_X42Y67.B       Tilo                  0.094   E2M/EC/N77
                                                       E2M/EC/tx_read_len_mux0000<13>23
    SLICE_X43Y63.A5      net (fanout=1)        0.568   E2M/EC/tx_read_len_mux0000<13>23
    SLICE_X43Y63.CLK     Tas                   0.026   E2M/EC/tx_read_len<3>
                                                       E2M/EC/tx_read_len_mux0000<13>75
                                                       E2M/EC/tx_read_len_2
    -------------------------------------------------  ---------------------------
    Total                                      7.930ns (0.852ns logic, 7.078ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full (FF)
  Destination:          E2M/EC/tx_read_len_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.662ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full to E2M/EC/tx_read_len_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y50.BQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
    SLICE_X70Y61.D3      net (fanout=4)        1.459   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
    SLICE_X70Y61.D       Tilo                  0.094   E2M/tx_ll_dst_rdy_in
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_dst_rdy_int_n1
    SLICE_X55Y65.C1      net (fanout=231)      1.405   E2M/tx_ll_dst_rdy_in
    SLICE_X55Y65.C       Tilo                  0.094   E2M/EC/tx_header_buffer_len_mux0000<0>0
                                                       E2M/EC/tx_read_len_mux0000<12>51
    SLICE_X40Y80.A6      net (fanout=24)       1.538   E2M/EC/N3161
    SLICE_X40Y80.A       Tilo                  0.094   E2M/EC/N216
                                                       E2M/EC/tx_read_len_mux0000<13>21
    SLICE_X42Y67.B1      net (fanout=32)       1.840   E2M/EC/N340
    SLICE_X42Y67.B       Tilo                  0.094   E2M/EC/N77
                                                       E2M/EC/tx_read_len_mux0000<13>23
    SLICE_X43Y63.A5      net (fanout=1)        0.568   E2M/EC/tx_read_len_mux0000<13>23
    SLICE_X43Y63.CLK     Tas                   0.026   E2M/EC/tx_read_len<3>
                                                       E2M/EC/tx_read_len_mux0000<13>75
                                                       E2M/EC/tx_read_len_2
    -------------------------------------------------  ---------------------------
    Total                                      7.662ns (0.852ns logic, 6.810ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.578ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2 (FF)
  Destination:          E2M/EC/tx_read_len_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.422ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2 to E2M/EC/tx_read_len_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y48.CQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
    SLICE_X70Y61.D6      net (fanout=27)       1.219   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
    SLICE_X70Y61.D       Tilo                  0.094   E2M/tx_ll_dst_rdy_in
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_dst_rdy_int_n1
    SLICE_X55Y65.C1      net (fanout=231)      1.405   E2M/tx_ll_dst_rdy_in
    SLICE_X55Y65.C       Tilo                  0.094   E2M/EC/tx_header_buffer_len_mux0000<0>0
                                                       E2M/EC/tx_read_len_mux0000<12>51
    SLICE_X40Y80.A6      net (fanout=24)       1.538   E2M/EC/N3161
    SLICE_X40Y80.A       Tilo                  0.094   E2M/EC/N216
                                                       E2M/EC/tx_read_len_mux0000<13>21
    SLICE_X42Y67.B1      net (fanout=32)       1.840   E2M/EC/N340
    SLICE_X42Y67.B       Tilo                  0.094   E2M/EC/N77
                                                       E2M/EC/tx_read_len_mux0000<13>23
    SLICE_X43Y63.A5      net (fanout=1)        0.568   E2M/EC/tx_read_len_mux0000<13>23
    SLICE_X43Y63.CLK     Tas                   0.026   E2M/EC/tx_read_len<3>
                                                       E2M/EC/tx_read_len_mux0000<13>75
                                                       E2M/EC/tx_read_len_2
    -------------------------------------------------  ---------------------------
    Total                                      7.422ns (0.852ns logic, 6.570ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_dest_add_25 (SLICE_X73Y58.D1), 8 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.091ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_25 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.909ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 to E2M/EC/tx_header_buffer_dest_add_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y48.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    SLICE_X70Y61.D2      net (fanout=27)       1.727   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    SLICE_X70Y61.D       Tilo                  0.094   E2M/tx_ll_dst_rdy_in
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_dst_rdy_int_n1
    SLICE_X49Y65.B1      net (fanout=231)      1.609   E2M/tx_ll_dst_rdy_in
    SLICE_X49Y65.B       Tilo                  0.094   E2M/EC/N458
                                                       E2M/EC/N3051
    SLICE_X73Y53.A1      net (fanout=90)       2.718   E2M/EC/N305
    SLICE_X73Y53.A       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add_mux0000<25>3
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<25>3
    SLICE_X73Y58.D1      net (fanout=1)        1.095   E2M/EC/tx_header_buffer_dest_add_mux0000<25>3
    SLICE_X73Y58.CLK     Tas                   0.028   E2M/EC/tx_header_buffer_dest_add<25>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<25>35
                                                       E2M/EC/tx_header_buffer_dest_add_25
    -------------------------------------------------  ---------------------------
    Total                                      7.909ns (0.760ns logic, 7.149ns route)
                                                       (9.6% logic, 90.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.359ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_25 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.641ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full to E2M/EC/tx_header_buffer_dest_add_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y50.BQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
    SLICE_X70Y61.D3      net (fanout=4)        1.459   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
    SLICE_X70Y61.D       Tilo                  0.094   E2M/tx_ll_dst_rdy_in
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_dst_rdy_int_n1
    SLICE_X49Y65.B1      net (fanout=231)      1.609   E2M/tx_ll_dst_rdy_in
    SLICE_X49Y65.B       Tilo                  0.094   E2M/EC/N458
                                                       E2M/EC/N3051
    SLICE_X73Y53.A1      net (fanout=90)       2.718   E2M/EC/N305
    SLICE_X73Y53.A       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add_mux0000<25>3
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<25>3
    SLICE_X73Y58.D1      net (fanout=1)        1.095   E2M/EC/tx_header_buffer_dest_add_mux0000<25>3
    SLICE_X73Y58.CLK     Tas                   0.028   E2M/EC/tx_header_buffer_dest_add<25>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<25>35
                                                       E2M/EC/tx_header_buffer_dest_add_25
    -------------------------------------------------  ---------------------------
    Total                                      7.641ns (0.760ns logic, 6.881ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.599ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2 (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_25 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.401ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2 to E2M/EC/tx_header_buffer_dest_add_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y48.CQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
    SLICE_X70Y61.D6      net (fanout=27)       1.219   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
    SLICE_X70Y61.D       Tilo                  0.094   E2M/tx_ll_dst_rdy_in
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_dst_rdy_int_n1
    SLICE_X49Y65.B1      net (fanout=231)      1.609   E2M/tx_ll_dst_rdy_in
    SLICE_X49Y65.B       Tilo                  0.094   E2M/EC/N458
                                                       E2M/EC/N3051
    SLICE_X73Y53.A1      net (fanout=90)       2.718   E2M/EC/N305
    SLICE_X73Y53.A       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add_mux0000<25>3
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<25>3
    SLICE_X73Y58.D1      net (fanout=1)        1.095   E2M/EC/tx_header_buffer_dest_add_mux0000<25>3
    SLICE_X73Y58.CLK     Tas                   0.028   E2M/EC/tx_header_buffer_dest_add<25>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<25>35
                                                       E2M/EC/tx_header_buffer_dest_add_25
    -------------------------------------------------  ---------------------------
    Total                                      7.401ns (0.760ns logic, 6.641ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_packet_payload_54 (SLICE_X60Y86.C1), 11 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.108ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (FF)
  Destination:          E2M/EC/tx_packet_payload_54 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.892ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 to E2M/EC/tx_packet_payload_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y48.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    SLICE_X70Y61.D2      net (fanout=27)       1.727   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    SLICE_X70Y61.D       Tilo                  0.094   E2M/tx_ll_dst_rdy_in
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_dst_rdy_int_n1
    SLICE_X49Y65.B1      net (fanout=231)      1.609   E2M/tx_ll_dst_rdy_in
    SLICE_X49Y65.B       Tilo                  0.094   E2M/EC/N458
                                                       E2M/EC/N3051
    SLICE_X68Y83.A1      net (fanout=90)       2.735   E2M/EC/N305
    SLICE_X68Y83.A       Tilo                  0.094   E2M/EC/tx_packet_payload_51_mux000015
                                                       E2M/EC/tx_packet_payload_54_mux000015
    SLICE_X60Y86.C1      net (fanout=1)        1.080   E2M/EC/tx_packet_payload_54_mux000015
    SLICE_X60Y86.CLK     Tas                   0.009   E2M/EC/tx_packet_payload<54>
                                                       E2M/EC/tx_packet_payload_54_mux000068
                                                       E2M/EC/tx_packet_payload_54
    -------------------------------------------------  ---------------------------
    Total                                      7.892ns (0.741ns logic, 7.151ns route)
                                                       (9.4% logic, 90.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full (FF)
  Destination:          E2M/EC/tx_packet_payload_54 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.624ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full to E2M/EC/tx_packet_payload_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y50.BQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
    SLICE_X70Y61.D3      net (fanout=4)        1.459   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
    SLICE_X70Y61.D       Tilo                  0.094   E2M/tx_ll_dst_rdy_in
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_dst_rdy_int_n1
    SLICE_X49Y65.B1      net (fanout=231)      1.609   E2M/tx_ll_dst_rdy_in
    SLICE_X49Y65.B       Tilo                  0.094   E2M/EC/N458
                                                       E2M/EC/N3051
    SLICE_X68Y83.A1      net (fanout=90)       2.735   E2M/EC/N305
    SLICE_X68Y83.A       Tilo                  0.094   E2M/EC/tx_packet_payload_51_mux000015
                                                       E2M/EC/tx_packet_payload_54_mux000015
    SLICE_X60Y86.C1      net (fanout=1)        1.080   E2M/EC/tx_packet_payload_54_mux000015
    SLICE_X60Y86.CLK     Tas                   0.009   E2M/EC/tx_packet_payload<54>
                                                       E2M/EC/tx_packet_payload_54_mux000068
                                                       E2M/EC/tx_packet_payload_54
    -------------------------------------------------  ---------------------------
    Total                                      7.624ns (0.741ns logic, 6.883ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.616ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2 (FF)
  Destination:          E2M/EC/tx_packet_payload_54 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.384ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2 to E2M/EC/tx_packet_payload_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y48.CQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
    SLICE_X70Y61.D6      net (fanout=27)       1.219   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
    SLICE_X70Y61.D       Tilo                  0.094   E2M/tx_ll_dst_rdy_in
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_dst_rdy_int_n1
    SLICE_X49Y65.B1      net (fanout=231)      1.609   E2M/tx_ll_dst_rdy_in
    SLICE_X49Y65.B       Tilo                  0.094   E2M/EC/N458
                                                       E2M/EC/N3051
    SLICE_X68Y83.A1      net (fanout=90)       2.735   E2M/EC/N305
    SLICE_X68Y83.A       Tilo                  0.094   E2M/EC/tx_packet_payload_51_mux000015
                                                       E2M/EC/tx_packet_payload_54_mux000015
    SLICE_X60Y86.C1      net (fanout=1)        1.080   E2M/EC/tx_packet_payload_54_mux000015
    SLICE_X60Y86.CLK     Tas                   0.009   E2M/EC/tx_packet_payload<54>
                                                       E2M/EC/tx_packet_payload_54_mux000068
                                                       E2M/EC/tx_packet_payload_54
    -------------------------------------------------  ---------------------------
    Total                                      7.384ns (0.741ns logic, 6.643ns route)
                                                       (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_hard_reset_IG = MAXDELAY FROM TIMEGRP "hard_reset" TO TIMEGRP "FFS" 8 ns         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_9 (SLICE_X91Y116.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.457ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_9 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.457ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising
  Destination Clock:    E2M/gmii_rx_clk_delay rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_9 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y115.BQ     Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_9
    SLICE_X91Y116.BX     net (fanout=1)        0.274   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray<9>
    SLICE_X91Y116.CLK    Tckdi       (-Th)     0.231   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_9
    -------------------------------------------------  ---------------------------
    Total                                      0.457ns (0.183ns logic, 0.274ns route)
                                                       (40.0% logic, 60.0% route)
--------------------------------------------------------------------------------

Paths for end point E2M/delayCtrl0Reset_5 (SLICE_X57Y96.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/delayCtrl0Reset_4 (FF)
  Destination:          E2M/delayCtrl0Reset_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_200 rising at 4.900ns
  Destination Clock:    clk_200 rising at 4.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/delayCtrl0Reset_4 to E2M/delayCtrl0Reset_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y96.AQ      Tcko                  0.414   E2M/delayCtrl0Reset<7>
                                                       E2M/delayCtrl0Reset_4
    SLICE_X57Y96.BX      net (fanout=1)        0.282   E2M/delayCtrl0Reset<4>
    SLICE_X57Y96.CLK     Tckdi       (-Th)     0.231   E2M/delayCtrl0Reset<7>
                                                       E2M/delayCtrl0Reset_5
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_1 (SLICE_X91Y115.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.472ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_1 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.472ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising
  Destination Clock:    E2M/gmii_rx_clk_delay rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_1 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y113.BQ     Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_1
    SLICE_X91Y115.BX     net (fanout=1)        0.289   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray<1>
    SLICE_X91Y115.CLK    Tckdi       (-Th)     0.231   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_1
    -------------------------------------------------  ---------------------------
    Total                                      0.472ns (0.183ns logic, 0.289ns route)
                                                       (38.8% logic, 61.2% route)
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock sysACE_CLK
-----------------+------------+------------+-------------------+--------+
                 |Max Setup to|Max Hold to |                   | Clock  |
Source           | clk (edge) | clk (edge) |Internal Clock(s)  | Phase  |
-----------------+------------+------------+-------------------+--------+
sysACE_MPDATA<0> |   -1.181(R)|    3.972(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<1> |   -1.151(R)|    3.945(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<2> |   -1.097(R)|    3.899(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<3> |   -1.089(R)|    3.892(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<4> |   -0.989(R)|    3.796(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<5> |   -1.064(R)|    3.866(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<6> |   -0.877(R)|    3.692(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<7> |   -0.876(R)|    3.692(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<8> |   -0.866(R)|    3.682(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<9> |   -0.687(R)|    3.520(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<10>|   -0.826(R)|    3.649(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<11>|   -0.844(R)|    3.665(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<12>|   -0.804(R)|    3.629(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<13>|   -1.070(R)|    3.872(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<14>|   -0.917(R)|    3.732(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<15>|   -1.045(R)|    3.851(R)|E2M/EC/sysACE_clk_o|   0.000|
-----------------+------------+------------+-------------------+--------+

Clock sysACE_CLK to Pad
------------+------------+-------------------+--------+
            | clk (edge) |                   | Clock  |
Destination |   to PAD   |Internal Clock(s)  | Phase  |
------------+------------+-------------------+--------+
sysACE_MPOE |    9.648(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPWE |    9.256(R)|E2M/EC/sysACE_clk_o|   0.000|
------------+------------+-------------------+--------+

Clock to Setup on destination clock CLK_100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_100        |    7.951|         |    4.071|         |
GMII_RX_CLK_0  |    0.921|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock GMII_RX_CLK_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_100        |    1.261|         |         |         |
GMII_RX_CLK_0  |    7.370|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sysACE_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_100        |    5.055|         |         |         |
sysACE_CLK     |    4.407|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 196975 paths, 0 nets, and 15969 connections

Design statistics:
   Minimum period:   7.951ns{1}   (Maximum frequency: 125.770MHz)
   Maximum path delay from/to any node:   7.951ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Jul 16 00:30:51 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 502 MB



