#ifndef __CMUCAL_SFR_H__
#define __CMUCAL_SFR_H__

#include "../cmucal.h"

enum sfr_block_id {
	CMU_TOP = SFR_BLOCK_TYPE,
	CMU_CORE,
	CMU_CPUCL0,
	CMU_CPUCL1,
	CMU_CPUCL2,
	CMU_G3D,
	CMU_HSI0,
	CMU_MIF,
	CMU_S2D,
	CMU_TPU,
	CMU_APM,
	CMU_BUS0,
	CMU_BUS1,
	CMU_BUS2,
	CMU_EH,
	CMU_BO,
	CMU_CSIS,
	CMU_DISP,
	CMU_DNS,
	CMU_DPU,
	CMU_G2D,
	CMU_G3AA,
	CMU_GDC,
	CMU_HSI1,
	CMU_HSI2,
	CMU_IPP,
	CMU_ITP,
	CMU_MCSC,
	CMU_MFC,
	CMU_MISC,
	CMU_PDP,
	CMU_PERIC0,
	CMU_PERIC1,
	CMU_TNR,
	CMU_AOC,
	end_of_sfr_block,
	num_of_sfr_block = end_of_sfr_block - SFR_BLOCK_TYPE,
};

enum sfr_id {
	PLL_LOCKTIME_PLL_SHARED0 = SFR_TYPE,
	PLL_CON3_PLL_SHARED0,
	PLL_LOCKTIME_PLL_SHARED1,
	PLL_CON3_PLL_SHARED1,
	PLL_LOCKTIME_PLL_SHARED2,
	PLL_CON3_PLL_SHARED2,
	PLL_LOCKTIME_PLL_SHARED3,
	PLL_CON3_PLL_SHARED3,
	PLL_LOCKTIME_PLL_SPARE,
	PLL_CON3_PLL_SPARE,
	PLL_LOCKTIME_PLL_CORE,
	PLL_CON3_PLL_CORE,
	PLL_LOCKTIME_PLL_CPUCL0,
	PLL_CON3_PLL_CPUCL0,
	PLL_LOCKTIME_PLL_CPUCL1,
	PLL_CON3_PLL_CPUCL1,
	PLL_LOCKTIME_PLL_CPUCL2,
	PLL_CON3_PLL_CPUCL2,
	PLL_LOCKTIME_PLL_G3D,
	PLL_CON3_PLL_G3D,
	PLL_LOCKTIME_PLL_G3D_L2,
	PLL_CON3_PLL_G3D_L2,
	PLL_LOCKTIME_PLL_USB,
	PLL_CON3_PLL_USB,
	PLL_LOCKTIME_PLL_MIF,
	PLL_CON3_PLL_MIF,
	PLL_LOCKTIME_PLL_MIF_EXT,
	PLL_CON3_PLL_MIF_EXT,
	PLL_LOCKTIME_PLL_MIF_S2D,
	PLL_CON3_PLL_MIF_S2D,
	PLL_LOCKTIME_PLL_TPU,
	PLL_CON3_PLL_TPU,
	CLK_CON_MUX_MUX_CLKCMU_APM_FUNC,
	CLK_CON_MUX_MUX_CLKCMU_APM_FUNCSRC,
	CLK_CON_MUX_MUX_BUS0_CMUREF,
	CLK_CON_MUX_MUX_CLK_BUS0_BUS_OPTION1,
	CLK_CON_MUX_MUX_BUS1_CMUREF,
	CLK_CON_MUX_MUX_BUS2_CMUREF,
	CLK_CON_MUX_MUX_CLKCMU_MFC_MFC,
	CLK_CON_MUX_MUX_CLKCMU_HSI0_USB31DRD,
	CLK_CON_MUX_MUX_CLKCMU_G2D_G2D,
	CLK_CON_MUX_MUX_CLKCMU_CSIS_BUS,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL0_SWITCH,
	CLK_CON_MUX_MUX_CLKCMU_CORE_BUS,
	CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH,
	CLK_CON_MUX_MUX_CLKCMU_ITP_BUS,
	CLK_CON_MUX_MUX_CLKCMU_G3AA_G3AA,
	CLK_CON_MUX_MUX_CLKCMU_MCSC_ITSC,
	CLK_CON_MUX_MUX_CLKCMU_G2D_MSCL,
	CLK_CON_MUX_MUX_CLKCMU_HPM,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG,
	CLK_CON_MUX_MUX_CLKCMU_HSI1_BUS,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK0,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK1,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK2,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK3,
	CLK_CON_MUX_MUX_CLKCMU_BO_BUS,
	CLK_CON_MUX_MUX_CLKCMU_HSI2_UFS_EMBD,
	CLK_CON_MUX_MUX_CMU_CMUREF,
	CLK_CON_MUX_MUX_CLKCMU_PERIC0_BUS,
	CLK_CON_MUX_MUX_CLKCMU_PERIC1_BUS,
	CLK_CON_MUX_MUX_CLKCMU_MISC_BUS,
	CLK_CON_MUX_MUX_CLKCMU_HSI0_DPGTC,
	CLK_CON_MUX_MUX_CLKCMU_HSI2_PCIE,
	CLK_CON_MUX_MUX_CLKCMU_HSI2_BUS,
	CLK_CON_MUX_MUX_CLKCMU_MIF_BUSP,
	CLK_CON_MUX_MUX_CLKCMU_PERIC0_IP,
	CLK_CON_MUX_MUX_CLKCMU_PERIC1_IP,
	CLK_CON_MUX_MUX_CLKCMU_TPU_BUS,
	CLK_CON_MUX_MUX_CLKCMU_HSI0_USBDPDBG,
	CLK_CON_MUX_MUX_CLKCMU_PDP_VRA,
	CLK_CON_MUX_MUX_CLKCMU_DPU_BUS,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL1_SWITCH,
	CLK_CON_MUX_MUX_CLKCMU_HSI1_PCIE,
	CLK_CON_MUX_MUX_CLKCMU_HSI0_BUS,
	CLK_CON_MUX_MUX_CLKCMU_TOP_CMUREF,
	CLK_CON_MUX_MUX_CLKCMU_IPP_BUS,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK4,
	CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST,
	CLK_CON_MUX_MUX_CLKCMU_TNR_BUS,
	CLK_CON_MUX_MUX_CLKCMU_BUS1_BUS,
	CLK_CON_MUX_MUX_CLKCMU_BUS2_BUS,
	CLK_CON_MUX_MUX_CLKCMU_BUS0_BUS,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK5,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK6,
	CLK_CON_MUX_MUX_CLKCMU_DNS_BUS,
	CLK_CON_MUX_MUX_CLKCMU_GDC_GDC0,
	CLK_CON_MUX_MUX_CLKCMU_GDC_GDC1,
	CLK_CON_MUX_MUX_CLKCMU_MCSC_MCSC,
	CLK_CON_MUX_MUX_CLKCMU_TPU_TPU,
	CLK_CON_MUX_MUX_CLKCMU_HSI2_MMC_CARD,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK7,
	CLK_CON_MUX_MUX_CLKCMU_G3D_GLB,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL2_SWITCH,
	CLK_CON_MUX_MUX_CLKCMU_GDC_SCSC,
	CLK_CON_MUX_MUX_CLKCMU_MISC_SSS,
	CLK_CON_MUX_MUX_CLKCMU_DISP_BUS,
	CLK_CON_MUX_MUX_CLKCMU_EH_BUS,
	CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST_OPTION1,
	CLK_CON_MUX_MUX_CLKCMU_TOP_BOOST_OPTION1,
	CLK_CON_MUX_MUX_CLKCMU_PDP_BUS,
	CLK_CON_MUX_MUX_CLKCMU_TPU_UART,
	CLK_CON_MUX_MUX_CLKCMU_TPU_TPUCTL,
	CLK_CON_MUX_MUX_CLKCMU_G3D_SWITCH,
	CLK_CON_MUX_MUX_CLKCMU_G3D_BUSD,
	CLK_CON_MUX_MUX_CORE_CMUREF,
	CLK_CON_MUX_MUX_CLK_CORE_BUS,
	CLK_CON_MUX_MUX_CLK_CORE_BUS_OPTION1,
	CLK_CON_MUX_MUX_CLK_CPUCL0_PLL,
	CLK_CON_MUX_MUX_CPUCL0_CMUREF,
	CLK_CON_MUX_MUX_CPUCL1_CMUREF,
	CLK_CON_MUX_MUX_CLK_CPUCL1_PLL,
	CLK_CON_MUX_MUX_CLK_CPUCL2_PLL,
	CLK_CON_MUX_MUX_CPUCL2_CMUREF,
	CLK_CON_MUX_MUX_CLK_EH_BUS,
	CLK_CON_MUX_MUX_CLK_G3D_STACKS,
	CLK_CON_MUX_MUX_CLK_G3D_L2_GLB,
	CLK_CON_MUX_MUX_CLK_G3D_TOP,
	CLK_CON_MUX_MUX_CLK_HSI0_USB31DRD,
	CLK_CON_MUX_MUX_CLK_HSI0_BUS,
	CLK_CON_MUX_MUX_CLK_HSI0_USB20_REF,
	CLK_CON_MUX_MUX_MIF_CMUREF,
	CLK_CON_MUX_MUX_CLK_S2D_CORE,
	CLK_CON_MUX_MUX_CLK_TPU_TPU,
	CLK_CON_MUX_MUX_CLK_TPU_TPUCTL,
	PLL_CON0_MUX_CLKCMU_BO_BUS_USER,
	PLL_CON1_MUX_CLKCMU_BO_BUS_USER,
	PLL_CON0_MUX_CLKCMU_BUS0_BUS_USER,
	PLL_CON1_MUX_CLKCMU_BUS0_BUS_USER,
	PLL_CON0_MUX_CLKCMU_BUS1_BUS_USER,
	PLL_CON1_MUX_CLKCMU_BUS1_BUS_USER,
	PLL_CON0_MUX_CLKCMU_BUS2_BUS_USER,
	PLL_CON1_MUX_CLKCMU_BUS2_BUS_USER,
	PLL_CON0_MUX_CLKCMU_CORE_BUS_USER,
	PLL_CON1_MUX_CLKCMU_CORE_BUS_USER,
	PLL_CON0_MUX_CLKCMU_CPUCL0_SWITCH_USER,
	PLL_CON1_MUX_CLKCMU_CPUCL0_SWITCH_USER,
	PLL_CON0_MUX_CLKCMU_CPUCL0_DBG_BUS_USER,
	PLL_CON1_MUX_CLKCMU_CPUCL0_DBG_BUS_USER,
	PLL_CON0_MUX_CLKCMU_CPUCL1_SWITCH_USER,
	PLL_CON1_MUX_CLKCMU_CPUCL1_SWITCH_USER,
	PLL_CON0_MUX_CLKCMU_CPUCL2_SWITCH_USER,
	PLL_CON1_MUX_CLKCMU_CPUCL2_SWITCH_USER,
	PLL_CON0_MUX_CLKCMU_CSIS_BUS_USER,
	PLL_CON1_MUX_CLKCMU_CSIS_BUS_USER,
	PLL_CON0_MUX_CLKCMU_DISP_BUS_USER,
	PLL_CON1_MUX_CLKCMU_DISP_BUS_USER,
	PLL_CON0_MUX_CLKCMU_DNS_BUS_USER,
	PLL_CON1_MUX_CLKCMU_DNS_BUS_USER,
	PLL_CON0_MUX_CLKCMU_DPU_BUS_USER,
	PLL_CON1_MUX_CLKCMU_DPU_BUS_USER,
	PLL_CON0_MUX_CLKCMU_EH_BUS_USER,
	PLL_CON1_MUX_CLKCMU_EH_BUS_USER,
	PLL_CON0_MUX_CLKCMU_EH_PLL_CORE_USER,
	PLL_CON1_MUX_CLKCMU_EH_PLL_CORE_USER,
	PLL_CON0_MUX_CLKCMU_G2D_G2D_USER,
	PLL_CON1_MUX_CLKCMU_G2D_G2D_USER,
	PLL_CON0_MUX_CLKCMU_G2D_MSCL_USER,
	PLL_CON1_MUX_CLKCMU_G2D_MSCL_USER,
	PLL_CON0_MUX_CLKCMU_G3AA_G3AA_USER,
	PLL_CON1_MUX_CLKCMU_G3AA_G3AA_USER,
	PLL_CON0_MUX_CLKCMU_G3D_SWITCH_USER,
	PLL_CON1_MUX_CLKCMU_G3D_SWITCH_USER,
	PLL_CON0_MUX_CLKCMU_EMBEDDED_G3D_STACKS_USER,
	PLL_CON1_MUX_CLKCMU_EMBEDDED_G3D_STACKS_USER,
	PLL_CON0_MUX_CLKCMU_G3D_GLB_USER,
	PLL_CON1_MUX_CLKCMU_G3D_GLB_USER,
	PLL_CON0_MUX_CLKCMU_EMBEDDED_G3D_COREGROUP_USER,
	PLL_CON1_MUX_CLKCMU_EMBEDDED_G3D_COREGROUP_USER,
	PLL_CON0_MUX_CLKCMU_G3D_BUSD_USER,
	PLL_CON1_MUX_CLKCMU_G3D_BUSD_USER,
	PLL_CON0_MUX_CLKCMU_EMBEDDED_G3D_TOP_USER,
	PLL_CON1_MUX_CLKCMU_EMBEDDED_G3D_TOP_USER,
	PLL_CON0_MUX_CLKCMU_GDC_SCSC_USER,
	PLL_CON1_MUX_CLKCMU_GDC_SCSC_USER,
	PLL_CON0_MUX_CLKCMU_GDC_GDC0_USER,
	PLL_CON1_MUX_CLKCMU_GDC_GDC0_USER,
	PLL_CON0_MUX_CLKCMU_GDC_GDC1_USER,
	PLL_CON1_MUX_CLKCMU_GDC_GDC1_USER,
	PLL_CON0_MUX_CLKCMU_HSI0_BUS_USER,
	PLL_CON1_MUX_CLKCMU_HSI0_BUS_USER,
	PLL_CON0_MUX_CLKCMU_HSI0_USB31DRD_USER,
	PLL_CON1_MUX_CLKCMU_HSI0_USB31DRD_USER,
	PLL_CON0_MUX_CLKCMU_HSI0_DPGTC_USER,
	PLL_CON1_MUX_CLKCMU_HSI0_DPGTC_USER,
	PLL_CON0_MUX_CLKCMU_HSI0_USPDPDBG_USER,
	PLL_CON1_MUX_CLKCMU_HSI0_USPDPDBG_USER,
	PLL_CON0_MUX_CLKCMU_HSI0_ALT_USER,
	PLL_CON1_MUX_CLKCMU_HSI0_ALT_USER,
	PLL_CON0_MUX_CLKCMU_HSI0_USB20_USER,
	PLL_CON1_MUX_CLKCMU_HSI0_USB20_USER,
	PLL_CON0_MUX_CLKCMU_HSI0_TCXO_USER,
	PLL_CON1_MUX_CLKCMU_HSI0_TCXO_USER,
	PLL_CON0_MUX_CLKCMU_HSI1_BUS_USER,
	PLL_CON1_MUX_CLKCMU_HSI1_BUS_USER,
	PLL_CON0_MUX_CLKCMU_HSI1_PCIE_USER,
	PLL_CON1_MUX_CLKCMU_HSI1_PCIE_USER,
	PLL_CON0_MUX_CLKCMU_HSI2_BUS_USER,
	PLL_CON1_MUX_CLKCMU_HSI2_BUS_USER,
	PLL_CON0_MUX_CLKCMU_HSI2_PCIE_USER,
	PLL_CON1_MUX_CLKCMU_HSI2_PCIE_USER,
	PLL_CON0_MUX_CLKCMU_HSI2_UFS_EMBD_USER,
	PLL_CON1_MUX_CLKCMU_HSI2_UFS_EMBD_USER,
	PLL_CON0_MUX_CLKCMU_HSI2_MMC_CARD_USER,
	PLL_CON1_MUX_CLKCMU_HSI2_MMC_CARD_USER,
	PLL_CON0_MUX_CLKCMU_IPP_BUS_USER,
	PLL_CON1_MUX_CLKCMU_IPP_BUS_USER,
	PLL_CON0_MUX_CLKCMU_ITP_BUS_USER,
	PLL_CON1_MUX_CLKCMU_ITP_BUS_USER,
	PLL_CON0_MUX_CLKCMU_MCSC_ITSC_USER,
	PLL_CON1_MUX_CLKCMU_MCSC_ITSC_USER,
	PLL_CON0_MUX_CLKCMU_MCSC_MCSC_USER,
	PLL_CON1_MUX_CLKCMU_MCSC_MCSC_USER,
	PLL_CON0_MUX_CLKCMU_MFC_MFC_USER,
	PLL_CON1_MUX_CLKCMU_MFC_MFC_USER,
	PLL_CON0_MUX_CLKCMU_MIF_BUSP_USER,
	PLL_CON1_MUX_CLKCMU_MIF_BUSP_USER,
	PLL_CON0_CLKMUX_MIF_DDRPHY2X,
	PLL_CON1_CLKMUX_MIF_DDRPHY2X,
	PLL_CON0_MUX_CLKCMU_MISC_BUS_USER,
	PLL_CON1_MUX_CLKCMU_MISC_BUS_USER,
	PLL_CON0_MUX_CLKCMU_MISC_SSS_USER,
	PLL_CON1_MUX_CLKCMU_MISC_SSS_USER,
	PLL_CON0_MUX_CLKCMU_PDP_BUS_USER,
	PLL_CON1_MUX_CLKCMU_PDP_BUS_USER,
	PLL_CON0_MUX_CLKCMU_PDP_VRA_USER,
	PLL_CON1_MUX_CLKCMU_PDP_VRA_USER,
	PLL_CON0_MUX_CLKCMU_PERIC0_BUS_USER,
	PLL_CON1_MUX_CLKCMU_PERIC0_BUS_USER,
	PLL_CON0_MUX_CLKCMU_PERIC0_USI6_USI_USER,
	PLL_CON1_MUX_CLKCMU_PERIC0_USI6_USI_USER,
	PLL_CON0_MUX_CLKCMU_PERIC0_USI3_USI_USER,
	PLL_CON1_MUX_CLKCMU_PERIC0_USI3_USI_USER,
	PLL_CON0_MUX_CLKCMU_PERIC0_USI4_USI_USER,
	PLL_CON1_MUX_CLKCMU_PERIC0_USI4_USI_USER,
	PLL_CON0_MUX_CLKCMU_PERIC0_USI5_USI_USER,
	PLL_CON1_MUX_CLKCMU_PERIC0_USI5_USI_USER,
	PLL_CON0_MUX_CLKCMU_PERIC0_USI14_USI_USER,
	PLL_CON1_MUX_CLKCMU_PERIC0_USI14_USI_USER,
	PLL_CON0_MUX_CLKCMU_PERIC0_I3C_USER,
	PLL_CON1_MUX_CLKCMU_PERIC0_I3C_USER,
	PLL_CON0_MUX_CLKCMU_PERIC0_USI7_USI_USER,
	PLL_CON1_MUX_CLKCMU_PERIC0_USI7_USI_USER,
	PLL_CON0_MUX_CLKCMU_PERIC0_USI8_USI_USER,
	PLL_CON1_MUX_CLKCMU_PERIC0_USI8_USI_USER,
	PLL_CON0_MUX_CLKCMU_PERIC0_USI1_USI_USER,
	PLL_CON1_MUX_CLKCMU_PERIC0_USI1_USI_USER,
	PLL_CON0_MUX_CLKCMU_PERIC0_USI0_UART_USER,
	PLL_CON1_MUX_CLKCMU_PERIC0_USI0_UART_USER,
	PLL_CON0_MUX_CLKCMU_PERIC0_USI2_USI_USER,
	PLL_CON1_MUX_CLKCMU_PERIC0_USI2_USI_USER,
	PLL_CON0_MUX_CLKCMU_PERIC1_BUS_USER,
	PLL_CON1_MUX_CLKCMU_PERIC1_BUS_USER,
	PLL_CON0_MUX_CLKCMU_PERIC1_USI11_USI_USER,
	PLL_CON1_MUX_CLKCMU_PERIC1_USI11_USI_USER,
	PLL_CON0_MUX_CLKCMU_PERIC1_USI12_USI_USER,
	PLL_CON1_MUX_CLKCMU_PERIC1_USI12_USI_USER,
	PLL_CON0_MUX_CLKCMU_PERIC1_USI0_USI_USER,
	PLL_CON1_MUX_CLKCMU_PERIC1_USI0_USI_USER,
	PLL_CON0_MUX_CLKCMU_PERIC1_I3C_USER,
	PLL_CON1_MUX_CLKCMU_PERIC1_I3C_USER,
	PLL_CON0_MUX_CLKCMU_PERIC1_USI9_USI_USER,
	PLL_CON1_MUX_CLKCMU_PERIC1_USI9_USI_USER,
	PLL_CON0_MUX_CLKCMU_PERIC1_USI10_USI_USER,
	PLL_CON1_MUX_CLKCMU_PERIC1_USI10_USI_USER,
	PLL_CON0_MUX_CLKCMU_PERIC1_USI13_USI_USER,
	PLL_CON1_MUX_CLKCMU_PERIC1_USI13_USI_USER,
	PLL_CON0_CLKCMU_MIF_DDRPHY2X_S2D,
	PLL_CON1_CLKCMU_MIF_DDRPHY2X_S2D,
	PLL_CON0_MUX_CLKCMU_TNR_BUS_USER,
	PLL_CON1_MUX_CLKCMU_TNR_BUS_USER,
	PLL_CON0_MUX_CLKCMU_TPU_BUS_USER,
	PLL_CON1_MUX_CLKCMU_TPU_BUS_USER,
	PLL_CON0_MUX_CLKCMU_TPU_TPU_USER,
	PLL_CON1_MUX_CLKCMU_TPU_TPU_USER,
	PLL_CON0_MUX_CLKCMU_TPU_TPUCTL_USER,
	PLL_CON1_MUX_CLKCMU_TPU_TPUCTL_USER,
	PLL_CON0_MUX_CLKCMU_TPU_UART_USER,
	PLL_CON1_MUX_CLKCMU_TPU_UART_USER,
	CLK_CON_MUX_MUX_CLK_MISC_GIC,
	CLK_CON_DIV_DIV_CLK_APM_BOOST,
	CLK_CON_DIV_DIV_CLK_APM_USI0_USI,
	CLK_CON_DIV_DIV_CLK_APM_USI0_UART,
	CLK_CON_DIV_DIV_CLK_APM_USI1_UART,
	CLK_CON_DIV_DIV_CLK_BO_BUSP,
	CLK_CON_DIV_DIV_CLK_BUS0_BUSP,
	CLK_CON_DIV_DIV_CLK_BUS1_BUSP,
	CLK_CON_DIV_DIV_CLK_BUS2_BUSP,
	CLK_CON_DIV_PLL_SHARED0_DIV2,
	CLK_CON_DIV_CLKCMU_G3D_SWITCH,
	CLK_CON_DIV_CLKCMU_PERIC0_BUS,
	CLK_CON_DIV_CLKCMU_MISC_BUS,
	CLK_CON_DIV_CLKCMU_HSI1_BUS,
	CLK_CON_DIV_CLKCMU_DPU_BUS,
	CLK_CON_DIV_PLL_SHARED1_DIV2,
	CLK_CON_DIV_PLL_SHARED2_DIV2,
	CLK_CON_DIV_PLL_SHARED3_DIV2,
	CLK_CON_DIV_PLL_SHARED0_DIV4,
	CLK_CON_DIV_CLKCMU_MFC_MFC,
	CLK_CON_DIV_CLKCMU_G2D_G2D,
	CLK_CON_DIV_CLKCMU_HSI0_USB31DRD,
	CLK_CON_DIV_CLKCMU_CSIS_BUS,
	CLK_CON_DIV_CLKCMU_PERIC1_BUS,
	CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH,
	CLK_CON_DIV_CLKCMU_CORE_BUS,
	CLK_CON_DIV_CLKCMU_ITP_BUS,
	CLK_CON_DIV_CLKCMU_G3AA_G3AA,
	CLK_CON_DIV_CLKCMU_MCSC_ITSC,
	CLK_CON_DIV_CLKCMU_G2D_MSCL,
	CLK_CON_DIV_CLKCMU_HPM,
	CLK_CON_DIV_CLKCMU_HSI2_PCIE,
	CLK_CON_DIV_CLKCMU_CPUCL0_DBG,
	CLK_CON_DIV_CLKCMU_CIS_CLK0,
	CLK_CON_DIV_CLKCMU_CIS_CLK1,
	CLK_CON_DIV_CLKCMU_CIS_CLK2,
	CLK_CON_DIV_CLKCMU_CIS_CLK3,
	CLK_CON_DIV_CLKCMU_BO_BUS,
	CLK_CON_DIV_CLKCMU_HSI2_UFS_EMBD,
	CLK_CON_DIV_PLL_SHARED1_DIV4,
	CLK_CON_DIV_CLKCMU_HSI0_DPGTC,
	CLK_CON_DIV_DIV_CLK_CMU_CMUREF,
	CLK_CON_DIV_CLKCMU_MIF_BUSP,
	CLK_CON_DIV_CLKCMU_PERIC0_IP,
	CLK_CON_DIV_CLKCMU_PERIC1_IP,
	CLK_CON_DIV_CLKCMU_TPU_BUS,
	CLK_CON_DIV_CLKCMU_PDP_VRA,
	CLK_CON_DIV_PLL_SHARED1_DIV3,
	CLK_CON_DIV_PLL_SHARED0_DIV3,
	CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH,
	CLK_CON_DIV_CLKCMU_HSI1_PCIE,
	CLK_CON_DIV_CLKCMU_HSI0_BUS,
	CLK_CON_DIV_CLKCMU_IPP_BUS,
	CLK_CON_DIV_CLKCMU_CIS_CLK4,
	CLK_CON_DIV_DIV_CLKCMU_CMU_BOOST,
	CLK_CON_DIV_CLKCMU_TNR_BUS,
	CLK_CON_DIV_CLKCMU_BUS1_BUS,
	CLK_CON_DIV_CLKCMU_BUS2_BUS,
	CLK_CON_DIV_CLKCMU_BUS0_BUS,
	CLK_CON_DIV_CLKCMU_CIS_CLK5,
	CLK_CON_DIV_CLKCMU_CIS_CLK6,
	CLK_CON_DIV_CLKCMU_CIS_CLK7,
	CLK_CON_DIV_CLKCMU_DNS_BUS,
	CLK_CON_DIV_CLKCMU_GDC_GDC0,
	CLK_CON_DIV_CLKCMU_GDC_GDC1,
	CLK_CON_DIV_CLKCMU_MCSC_MCSC,
	CLK_CON_DIV_CLKCMU_TPU_TPU,
	CLK_CON_DIV_CLKCMU_HSI2_BUS,
	CLK_CON_DIV_CLKCMU_HSI2_MMC_CARD,
	CLK_CON_DIV_CLKCMU_G3D_GLB,
	CLK_CON_DIV_CLKCMU_CPUCL2_SWITCH,
	CLK_CON_DIV_CLKCMU_GDC_SCSC,
	CLK_CON_DIV_CLKCMU_MISC_SSS,
	CLK_CON_DIV_CLKCMU_DISP_BUS,
	CLK_CON_DIV_CLKCMU_EH_BUS,
	CLK_CON_DIV_CLKCMU_PDP_BUS,
	CLK_CON_DIV_CLKCMU_TPU_UART,
	CLK_CON_DIV_CLKCMU_TPU_TPUCTL,
	CLK_CON_DIV_PLL_SHARED0_DIV5,
	CLK_CON_DIV_CLKCMU_G3D_BUSD,
	CLK_CON_DIV_DIV_CLK_CORE_BUSP,
	CLK_CON_DIV_DIV_CLK_SLC_DCLK,
	CLK_CON_DIV_DIV_CLK_SLC1_DCLK,
	CLK_CON_DIV_DIV_CLK_SLC2_DCLK,
	CLK_CON_DIV_DIV_CLK_SLC3_DCLK,
	CLK_CON_DIV_DIV_CLK_CPUCL0_CMUREF,
	CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK,
	CLK_CON_DIV_DIV_CLK_CLUSTER0_ATCLK,
	CLK_CON_DIV_DIV_CLK_CLUSTER0_PCLKDBG,
	CLK_CON_DIV_DIV_CLK_CLUSTER0_PERIPHCLK,
	CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_PCLKDBG,
	CLK_CON_DIV_DIV_CLK_CPUCL0_PCLK,
	CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_BUS,
	CLK_CON_DIV_DIV_CLK_CPUCL1_CMUREF,
	CLK_CON_DIV_DIV_CLK_CPUCL2_CMUREF,
	CLK_CON_DIV_DIV_CLK_CSIS_BUSP,
	CLK_CON_DIV_DIV_CLK_DISP_BUSP,
	CLK_CON_DIV_DIV_CLK_DNS_BUSP,
	CLK_CON_DIV_DIV_CLK_DPU_BUSP,
	CLK_CON_DIV_DIV_CLK_EH_BUSP,
	CLK_CON_DIV_DIV_CLK_G2D_BUSP,
	CLK_CON_DIV_DIV_CLK_G3AA_BUSP,
	CLK_CON_DIV_DIV_CLK_G3D_BUSP,
	CLK_CON_DIV_DIV_CLK_G3D_TOP,
	CLK_CON_DIV_DIV_CLK_GDC_BUSP,
	CLK_CON_DIV_DIV_CLK_HSI0_USB31DRD,
	CLK_CON_DIV_DIV_CLK_IPP_BUSP,
	CLK_CON_DIV_DIV_CLK_ITP_BUSP,
	CLK_CON_DIV_DIV_CLK_MCSC_BUSP,
	CLK_CON_DIV_DIV_CLK_MFC_BUSP,
	CLK_CON_DIV_DIV_CLK_MISC_BUSP,
	CLK_CON_DIV_DIV_CLK_MISC_GIC,
	CLK_CON_DIV_DIV_CLK_PDP_BUSP,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI6_USI,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI3_USI,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI4_USI,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI5_USI,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI14_USI,
	CLK_CON_DIV_DIV_CLK_PERIC0_I3C,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI7_USI,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI8_USI,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI1_USI,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI0_UART,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI2_USI,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI11_USI,
	CLK_CON_DIV_DIV_CLK_PERIC1_I3C,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI12_USI,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI0_USI,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI9_USI,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI10_USI,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI13_USI,
	CLK_CON_DIV_DIV_CLK_TNR_BUSP,
	CLK_CON_DIV_DIV_CLK_TPU_BUSP,
	CLK_CON_DIV_DIV_CLK_TPU_TPUCTL_DBG,
	CLK_CON_DIV_DIV_CLK_CPUCL0_CPU,
	CLK_CON_DIV_DIV_CLK_CPUCL1_CPU,
	CLK_CON_DIV_DIV_CLK_CPUCL2_CPU,
	CLK_CON_DIV_DIV_CLK_G3D_STACKS,
	CLK_CON_DIV_DIV_CLK_G3D_L2_GLB,
	CLK_CON_DIV_DIV_CLK_TPU_TPU,
	CLK_CON_DIV_DIV_CLK_TPU_TPUCTL,
	CLK_CON_GAT_CLK_BLK_AOC_UID_AOC_CMU_AOC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_BAAW_AOC_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_D_TZPC_AOC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_GPC_AOC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_LHM_AXI_D_HSI0AOC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_LHM_AXI_P_AOC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_LHS_AXI_D_AOC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_LHS_AXI_P_AOCAPM_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_LHS_AXI_P_AOCHSI0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_AOC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_AOC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_USB_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_USB_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_SSMT_AOC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_SSMT_AOC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_SYSMMU_AOC_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_SYSMMU_AOC_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_SYSREG_AOC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_UASC_AOC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_UASC_AOC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_XIU_DP_AOC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_XIU_P_AOC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_RSTNSYNC_CLK_AOC_BUS_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_LHS_ATB_T_AOC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_LHM_AXI_G_AOC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_RSTNSYNC_CLK_AOC_TRACE_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_AOC_SYSCTRL_APB_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_D_APM_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_P_APM_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_BUS_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_G_SCAN2DRAM_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_APM_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_XIU_DP_APM_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_GREBEINTEGRATION_IPCLKPORT_HCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_TRTC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_D_TZPC_APM_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_P_AOCAPM_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AOC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_G_DBGCORE_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_SUB_APM_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_GSA_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_AOC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GATE_CLKCMU_APM_FUNC,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_D_APM_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_D_APM_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_G_DBGCORE_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_G_DBGCORE_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SYSMMU_D_APM_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_APM_UID_GPC_APM_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_APM_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_APM_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_DBGCORE_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_DBGCORE_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_P_APM_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_P_APM_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_P_AOCAPM_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_P_AOCAPM_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_FAR_ALIVE_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SS_DBGCORE_IPCLKPORT_SS_DBGCORE_IPCLKPORT_HCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_SWD_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_TPU_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BUS0_BOOST_OPTION1,
	CLK_CON_GAT_CLK_CORE_BOOST_OPTION1,
	CLK_CON_GAT_CLK_CMU_BOOST_OPTION1,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_G_SWD_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_G_SWD_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_G_SWD_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_UART_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI1_UART_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_USI_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_USI0_UART_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_USI1_UART_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_USI0_USI_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_UART_IPCLKPORT_IPCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_USI_IPCLKPORT_IPCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI1_UART_IPCLKPORT_IPCLK,
	CLK_CON_GAT_CLK_BLK_BO_UID_BO_CMU_BO_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_BO_UID_LHS_AXI_D_BO_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BO_UID_LHM_AXI_P_BO_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BO_UID_PPMU_BO_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_BO_UID_PPMU_BO_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_BO_UID_SYSMMU_BO_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_BO_UID_AS_APB_SYSMMU_S1_NS_BO_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_BO_UID_SYSREG_BO_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_BO_UID_RSTNSYNC_CLK_BO_BUSD_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_BO_UID_RSTNSYNC_CLK_BO_BUSP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_BO_UID_SSMT_BO_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_BO_UID_D_TZPC_BO_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_BO_UID_SSMT_BO_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_BO_UID_GPC_BO_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_BO_UID_UASC_BO_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_BO_UID_UASC_BO_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_BO_UID_SYSMMU_BO_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_BO_UID_AS_AXI_P_BO_IPCLKPORT_ACLKM,
	CLK_CON_GAT_CLK_BLK_BO_UID_BO_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_BUS0_UID_BUS0_CMU_BUS0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_D_BUS0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_D_BUS0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_RSTNSYNC_CLK_BUS0_BUSD_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_RSTNSYNC_CLK_BUS0_BUSP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_D_TZPC_BUS0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_ACEL_D_HSI0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_ACEL_D_HSI1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_AOC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_APM_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_GSA_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_AOC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_GSA_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_HSI0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_HSI1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_SYSREG_BUS0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_P_BUS0_IPCLKPORT_ACLK_P_BUS0,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_P_BUS0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_GPC_BUS0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_G_CSSYS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_DBG_G_BUS0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_PPC_EVENT_AOC_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_PPC_EVENT_AOC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_PPC_CYCLE_AOC_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_PPC_CYCLE_AOC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_RSTNSYNC_CLK_BUS0_OSCCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_BUS1_UID_BUS1_CMU_BUS1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_SYSREG_BUS1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_RSTNSYNC_CLK_BUS1_BUSD_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_RSTNSYNC_CLK_BUS1_BUSP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_G2D_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_G2D_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D2_G2D_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_CSIS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D_MISC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_DPU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_MFC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_DPU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_MFC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D2_DPU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_DPU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_TNR_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_HSI2_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_G2D_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_DNS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_ITP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_MFC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_CSIS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_MCSC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D_HSI2_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D_BO_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_D_TZPC_BUS1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_D_BUS1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_D_BUS1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_BO_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_CSIS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_G3AA_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_IPP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_GPC_BUS1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D_G3AA_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D_DNS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D_IPP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_MCSC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_TNR_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_MCSC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_TNR_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_P_BUS1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_GDC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_GDC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D2_GDC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D2_TNR_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D3_TNR_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_DBG_G_BUS1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D2_MCSC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D4_TNR_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_DISP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_PDP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_GDC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_P_BUS1_IPCLKPORT_ACLK_P_BUS1,
	CLK_CON_GAT_CLK_BLK_BUS2_UID_BUS2_CMU_BUS2_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_TREX_D_BUS2_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_TREX_D_BUS2_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_RSTNSYNC_CLK_BUS2_BUSD_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_RSTNSYNC_CLK_BUS2_BUSP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_SYSREG_BUS2_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_LHM_ACEL_D0_G3D_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_D_TZPC_BUS2_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_LHM_ACEL_D1_G3D_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_LHM_ACEL_D2_G3D_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_LHM_ACEL_D3_G3D_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_SSMT_G3D0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_LHM_AXI_D_TPU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_SYSMMU_G3D0_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_LHS_AXI_P_G3D_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_LHS_AXI_P_TPU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_GPC_BUS2_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_SSMT_G3D0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_SSMT_G3D1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_SSMT_G3D1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_SSMT_G3D2_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_SSMT_G3D2_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_SSMT_G3D3_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_SSMT_G3D3_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_SYSMMU_G3D1_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPCFW_G3D0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_SYSMMU_G3D2_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_SYSMMU_G3D3_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_AD_APB_SYSMMU_G3D0_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_TREX_P_BUS2_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_LHS_DBG_G_BUS2_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_BUS2_S0_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_BUS2_S0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_BUS2_S1_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_BUS2_S1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_BUS2_S2_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_BUS2_S2_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_BUS2_S3_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_BUS2_S3_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_G3D0_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_G3D0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_G3D1_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_G3D1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_G3D2_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_G3D2_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_G3D3_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_G3D3_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_TPU_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_TPU_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_TREX_P_BUS2_IPCLKPORT_ACLK_P_BUS2,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_CYCLE_BUS2_S0_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_CYCLE_BUS2_S0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_CYCLE_G3D0_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_CYCLE_G3D0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_CYCLE_TPU_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_CYCLE_TPU_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_RSTNSYNC_CLK_BUS2_OSCCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPCFW_G3D0_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_BUS2_UID_PPCFW_G3D1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPCFW_G3D1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GATE_CLKCMU_HSI1_BUS,
	CLK_CON_GAT_CLKCMU_MIF_SWITCH,
	CLK_CON_GAT_GATE_CLKCMU_MFC_MFC,
	CLK_CON_GAT_GATE_CLKCMU_G2D_G2D,
	CLK_CON_GAT_GATE_CLKCMU_HSI0_USB31DRD,
	CLK_CON_GAT_GATE_CLKCMU_HSI2_BUS,
	CLK_CON_GAT_GATE_CLKCMU_DPU_BUS,
	CLK_CON_GAT_GATE_CLKCMU_G3D_SWITCH,
	CLK_CON_GAT_GATE_CLKCMU_MISC_BUS,
	CLK_CON_GAT_GATE_CLKCMU_CSIS_BUS,
	CLK_CON_GAT_GATE_CLKCMU_PERIC0_BUS,
	CLK_CON_GAT_GATE_CLKCMU_PERIC1_BUS,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH,
	CLK_CON_GAT_GATE_CLKCMU_CORE_BUS,
	CLK_CON_GAT_GATE_CLKCMU_ITP_BUS,
	CLK_CON_GAT_GATE_CLKCMU_G3AA_G3AA,
	CLK_CON_GAT_GATE_CLKCMU_MCSC_ITSC,
	CLK_CON_GAT_GATE_CLKCMU_G2D_MSCL,
	CLK_CON_GAT_GATE_CLKCMU_HPM,
	CLK_CON_GAT_GATE_CLKCMU_HSI2_PCIE,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG_BUS,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK0,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK1,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK3,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK2,
	CLK_CON_GAT_GATE_CLKCMU_BO_BUS,
	CLK_CON_GAT_GATE_CLKCMU_HSI2_UFS_EMBD,
	CLK_CON_GAT_GATE_CLKCMU_HSI0_DPGTC,
	CLK_CON_GAT_GATE_CLKCMU_MIF_BUSP,
	CLK_CON_GAT_GATE_CLKCMU_PERIC0_IP,
	CLK_CON_GAT_GATE_CLKCMU_PERIC1_IP,
	CLK_CON_GAT_GATE_CLKCMU_TPU_BUS,
	CLK_CON_GAT_GATE_CLKCMU_HSI0_USBDPDBG,
	CLK_CON_GAT_GATE_CLKCMU_PDP_VRA,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL1_SWITCH,
	CLK_CON_GAT_GATE_CLKCMU_HSI1_PCIE,
	CLK_CON_GAT_GATE_CLKCMU_HSI0_BUS,
	CLK_CON_GAT_GATE_CLKCMU_IPP_BUS,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK4,
	CLK_CON_GAT_GATE_CLKCMU_TNR_BUS,
	CLK_CON_GAT_GATE_CLKCMU_BUS1_BUS,
	CLK_CON_GAT_GATE_CLKCMU_BUS2_BUS,
	CLK_CON_GAT_GATE_CLKCMU_BUS0_BUS,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK5,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK6,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK7,
	CLK_CON_GAT_CLKCMU_CPUCL0_BOOST,
	CLK_CON_GAT_CLKCMU_CPUCL1_BOOST,
	CLK_CON_GAT_CLKCMU_BUS0_BOOST,
	CLK_CON_GAT_CLKCMU_BUS1_BOOST,
	CLK_CON_GAT_CLKCMU_BUS2_BOOST,
	CLK_CON_GAT_CLKCMU_CORE_BOOST,
	CLK_CON_GAT_CLKCMU_MIF_BOOST,
	CLK_CON_GAT_GATE_CLKCMU_DNS_BUS,
	CLK_CON_GAT_GATE_CLKCMU_GDC_GDC0,
	CLK_CON_GAT_GATE_CLKCMU_GDC_GDC1,
	CLK_CON_GAT_GATE_CLKCMU_MCSC_MCSC,
	CLK_CON_GAT_GATE_CLKCMU_TPU_TPU,
	CLK_CON_GAT_GATE_CLKCMU_CMU_BOOST,
	CLK_CON_GAT_GATE_CLKCMU_HSI2_MMCCARD,
	CLK_CON_GAT_GATE_CLKCMU_G3D_GLB,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL2_SWITCH,
	CLK_CON_GAT_CLKCMU_CPUCL2_BOOST,
	CLK_CON_GAT_GATE_CLKCMU_GDC_SCSC,
	CLK_CON_GAT_GATE_CLKCMU_MISC_SSS,
	CLK_CON_GAT_GATE_CLKCMU_DISP_BUS,
	CLK_CON_GAT_GATE_CLKCMU_EH_BUS,
	CLK_CON_GAT_GATE_CLKCMU_TOP_CMUREF,
	CLK_CON_GAT_GATE_CLKCMU_PDP_BUS,
	CLK_CON_GAT_GATE_CLKCMU_TPU_UART,
	CLK_CON_GAT_GATE_CLKCMU_TPU_TPUCTL,
	CLK_CON_GAT_GATE_CLKCMU_G3D_BUSD,
	CLK_CON_GAT_CLK_BLK_CORE_UID_CORE_CMU_CORE_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSREG_CORE_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_CORE_UID_RSTNSYNC_CLK_CORE_OSCCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MIF1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_PERIC0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MIF0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_PERIC1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_CCI_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_APM_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_D_TZPC_CORE_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MISC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MIF2_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MIF3_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_GPC_CORE_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_ATB_T_BDU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_ATB_T_SLC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_ACE_CPUCL0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_ACE_CPUCL0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_ACE_CPUCL1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_ACE_CPUCL1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SFR_APBIF_CMU_TOPC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS2_M0_EVENT_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS2_M0_EVENT_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS2_M1_EVENT_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS2_M1_EVENT_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS2_M2_EVENT_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS2_M2_EVENT_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS2_M3_EVENT_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS2_M3_EVENT_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS0_M0_EVENT_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS0_M0_EVENT_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_D0_CYCLE_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLC_CB_IPCLKPORT_I_ACLK_CB,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_CCI_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACEL_D_EH_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_EH_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_EH_CYCLE_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_ACLK_D_CORE,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_GIC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IO_EVENT_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IO_EVENT_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_EH_EVENT_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_EH_EVENT_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_D0_EVENT_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_D0_EVENT_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CCI_M1_EVENT_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CCI_M1_EVENT_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CCI_M2_EVENT_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CCI_M2_EVENT_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CCI_M3_EVENT_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CCI_M3_EVENT_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CCI_M4_EVENT_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CCI_M4_EVENT_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IO_CYCLE_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CCI_M1_CYCLE_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS2_M0_CYCLE_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS0_M0_CYCLE_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_DBG_CC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D0_MIF_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D1_MIF_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D2_MIF_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D3_MIF_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_D1_EVENT_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_D1_EVENT_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_ACLK_P_CORE,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLC_CH_IPCLKPORT_I_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLC_CH_IPCLKPORT_I_DCLK,
	CLK_CON_GAT_CLK_BLK_CORE_UID_PPC_IO_CYCLE_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_CORE_UID_PPC_EH_CYCLE_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_CORE_UID_PPC_CPUCL0_D0_CYCLE_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_CORE_UID_PPC_CCI_M1_CYCLE_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_CORE_UID_PPC_BUS2_M0_CYCLE_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_CORE_UID_PPC_BUS0_M0_CYCLE_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_SLC_ACLK_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_SLC_DCLK_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLC_CH1_IPCLKPORT_I_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLC_CH1_IPCLKPORT_I_DCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLC_CH2_IPCLKPORT_I_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLC_CH2_IPCLKPORT_I_DCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLC_CH3_IPCLKPORT_I_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLC_CH3_IPCLKPORT_I_DCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_CPE425_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_SLC1_ACLK_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_SLC2_ACLK_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_SLC3_ACLK_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_SLC1_DCLK_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_SLC2_DCLK_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_SLC3_DCLK_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_GRAY2BIN_ATB_TSVALUE_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_G_CORE_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_DBG_CC_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_HPM_APBIF_CPUCL0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GATE_CLK_CPUCL0_CPU,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_PCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_PCLKDBG,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T_AOC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T_BDU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_CLUSTER0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T6_CLUSTER0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_CLUSTER0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T7_CLUSTER0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T2_CLUSTER0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T3_CLUSTER0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_P_CPUCL0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T0_CLUSTER0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T1_CLUSTER0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T2_CLUSTER0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T3_CLUSTER0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ATCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PCLKDBG_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PERIPHCLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_ATCLK,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_SCLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T4_CLUSTER0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T5_CLUSTER0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T4_CLUSTER0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T5_CLUSTER0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_BUS_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_HPM_CPUCL0_1_IPCLKPORT_HPM_TARGETCLK_C,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_HPM_CPUCL0_0_IPCLKPORT_HPM_TARGETCLK_C,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_BPS_CPUCL0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_ATCLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T6_CLUSTER0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T_GSA_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T_SLC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_CSSYS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_GPC_CPUCL0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_DBGCORE_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AST_IRI_GICCPU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AST_ICC_CPUGIC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SSMT_CPUCL0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SSMT_CPUCL0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSMMU_S2_CPUCL0_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_ETR_HSI0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_HSI0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_4_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_TPUCPUCL0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_TPUCPUCL0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_HSI0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_TREX_CPUCL0_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_TREX_CPUCL0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_STM_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T7_CLUSTER0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_STM_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GATE_CLK_CPUCL1_CPU,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_CK_IN_DD_CTRL_ENYO_1,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_CK_IN_DD_CTRL_ENYO_0,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_CORECLK,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_CMU_CPUCL1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_DDD_CLK_IN_OCC,
	CLK_CON_GAT_GATE_CLK_CPUCL2_CPU,
	CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_CMU_CPUCL2_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_CMU_CPUCL2_SHORTSTOP_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_IPCLKPORT_CK_IN_DD_CTRL_HERA_0,
	CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_IPCLKPORT_CK_IN_DD_CTRL_HERA_1,
	CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_IPCLKPORT_CORECLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_CPUCL2_IPCLKPORT_DDD_CLK_IN_OCC,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AXI_D0_CSIS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AXI_P_CSIS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSREG_CSIS_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_BUSD_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_BUSP_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_CSIS_UID_CSIS_CMU_CSIS_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_ZOTF2_IPPCSIS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS1,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS2,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS3,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_D_TZPC_CSIS_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS5,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_ZOTF1_IPPCSIS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_D0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS4,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_ZOTF0_IPPCSIS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_SOTF0_IPPCSIS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_SOTF1_IPPCSIS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_SOTF2_IPPCSIS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AST_OTF0_CSISPDP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AST_OTF1_CSISPDP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AST_OTF2_CSISPDP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_GPC_CSIS_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_AD_APB_CSIS0_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_D0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_D1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_D1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D0_CSIS_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D1_CSIS_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_SSMT_D1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_SSMT_D1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_SSMT_D0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_SSMT_D0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL2_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL2_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_XIU_D0_CSIS_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_XIU_D1_CSIS_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS6,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS7,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_VO_MCSCCSIS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AXI_D1_CSIS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D0_CSIS_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D1_CSIS_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_OTF0_PDPCSIS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_OTF1_PDPCSIS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_OTF2_PDPCSIS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AST_VO_CSISPDP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AXI_D_PDPCSIS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP2_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP2_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_XIU_D2_CSIS_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS0,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSISX8_IPCLKPORT_ACLK_EBUF,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSISX8_IPCLKPORT_ACLK_CSIS_DMA,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSISX8_IPCLKPORT_ACLK_C2_CSIS,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA2_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA2_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA3_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA3_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_DISP_UID_DISP_CMU_DISP_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DISP_UID_AD_APB_DECON_MAIN_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_DISP_UID_RSTNSYNC_CLK_DISP_OSCCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_DISP_UID_RSTNSYNC_CLK_DISP_BUSD_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_DISP_UID_DPUB_IPCLKPORT_ACLK_DECON,
	CLK_CON_GAT_CLK_BLK_DISP_UID_LHM_AXI_P_DISP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DISP_UID_D_TZPC_DISP_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DISP_UID_GPC_DISP_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DISP_UID_RSTNSYNC_CLK_DISP_BUSP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_DISP_UID_SYSREG_DISP_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_AD_APB_DNS_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_D_TZPC_DNS_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_DNS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_GPC_DNS_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AXI_P_DNS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AXI_D_DNS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_PPMU_DNS_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_PPMU_DNS_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_SSMT_DNS_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_SSMT_DNS_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_SYSMMU_DNS_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_SYSREG_DNS_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_RSTNSYNC_CLK_DNS_BUSD_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_RSTNSYNC_CLK_DNS_BUSP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_SYSMMU_DNS_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF0_DNSITP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF1_DNSITP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF2_DNSITP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF0_DNSMCSC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF1_DNSMCSC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF2_DNSMCSC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_OTF_ITPDNS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF_DNSGDC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_CTL_ITPDNS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_CTL_DNSITP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_VO_IPPDNS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_VO_DNSTNR_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AXI_D_PDPDNS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_XIU_D_DNS_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AXI_D_IPPDNS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AXI_D_MCSCDNS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_QE_DNS_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_QE_DNS_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_OTF_IPPDNS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_DNS_IPCLKPORT_I_CLK_C2COM,
	CLK_CON_GAT_CLK_BLK_DNS_UID_DNS_CMU_DNS_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_DPU_UID_DPU_CMU_DPU_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSREG_DPU_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD0_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_LHM_AXI_P_DPU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D1_DPU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D2_DPU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD2_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD1_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD2_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD2_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSD_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSP_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_OSCCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D0_DPU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_DPUF_IPCLKPORT_ACLK_DMA,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_DPUF_IPCLKPORT_ACLK_DPP,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_D_TZPC_DPU_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD0_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD1_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD2_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DPU_DMA_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU2_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_GPC_DPU_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU2_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_EH_UID_EH_CMU_EH_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_EH_UID_AS_P_SYSMMU_S2_EH_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_EH_UID_D_TZPC_EH_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_EH_UID_GPC_EH_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_EH_UID_LHM_AXI_P_EH_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_EH_UID_LHS_ACEL_D_EH_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_EH_UID_EH_IPCLKPORT_AXI_ACLK,
	CLK_CON_GAT_GOUT_BLK_EH_UID_SSMT_EH_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_EH_UID_SSMT_EH_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_EH_UID_PPMU_EH_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_EH_UID_PPMU_EH_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_EH_UID_SYSMMU_EH_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_EH_UID_SYSREG_EH_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_EH_UID_UASC_EH_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_EH_UID_UASC_EH_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_EH_UID_AD_AXI_P_EH_IPCLKPORT_ACLKM,
	CLK_CON_GAT_GOUT_BLK_EH_UID_RSTNSYNC_CLK_EH_BUSD_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_EH_UID_RSTNSYNC_CLK_EH_BUSP_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_EH_UID_QE_EH_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_EH_UID_QE_EH_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_G2D_UID_G2D_CMU_G2D_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D0_G2D_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D0_G2D_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D1_G2D_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D1_G2D_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D0_G2D_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSREG_G2D_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_AXI_D0_G2D_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_AXI_D1_G2D_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D2_G2D_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D2_G2D_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D2_G2D_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D2_G2D_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_G2D_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_MSCL_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D0_G2D_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_G2D_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D1_G2D_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_JPEG_IPCLKPORT_I_SMFC_CLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_D_TZPC_G2D_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D0_G2D_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D1_G2D_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D1_G2D_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D2_G2D_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D2_G2D_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_GPC_G2D_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D0_G2D_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D1_G2D_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D2_G2D_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_LHM_AXI_P_G2D_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_APB_G2D_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_APB_JPEG_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_LHM_AXI_P_G3AA_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_LHS_AXI_D_G3AA_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_APB_ASYNC_TOP_G3AA_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_RSTNSYNC_CLK_G3AA_G3AA_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_RSTNSYNC_CLK_G3AA_BUSP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_SYSREG_G3AA_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_G3AA_UID_G3AA_CMU_G3AA_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_PPMU_G3AA_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_D_TZPC_G3AA_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_GPC_G3AA_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_G3AA_IPCLKPORT_ACLK_AXIM,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_PPMU_G3AA_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_SSMT_G3AA_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_SSMT_G3AA_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_SYSMMU_G3AA_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_SYSMMU_G3AA_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_LHM_AST_OTF0_PDPG3AA_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_LHM_AST_YOTF0_PDPG3AA_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_LHM_AST_OTF1_PDPG3AA_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_LHM_AST_OTF2_PDPG3AA_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_LHM_AST_YOTF1_PDPG3AA_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_LHM_AXI_P_G3D_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_BUSIF_HPMG3D_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_G3D_UID_HPM_G3D_IPCLKPORT_HPM_TARGETCLK_C,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSP_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_LHS_AXI_P_INT_G3D_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_STACKS,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_LHM_AXI_P_INT_G3D_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_GRAY2BIN_G3D_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_GPC_G3D_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_UASC_G3D_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_UASC_G3D_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_COREGROUP,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_TOP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_ADD_APBIF_G3D_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_G3D_UID_ADD_G3D_IPCLKPORT_CH_CLK,
	CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_DD_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_G3D_UID_ASB_G3D_IPCLKPORT_CLK_LH,
	CLK_CON_GAT_CLK_BLK_GDC_UID_GDC_CMU_GDC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_AD_APB_GDC0_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_AD_APB_GDC1_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_AD_APB_SCSC_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_D_TZPC_GDC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_GDC0_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_GDC1_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_GPC_GDC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_LHS_AXI_D2_GDC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D0_GDC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D1_GDC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SCSC_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D0_GDC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D1_GDC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D_SCSC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D_SCSC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D2_GDC_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D2_GDC_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSREG_GDC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_LHM_AST_INT_GDC0GDC1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_LHM_AST_INT_GDC1SCSC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_LHM_AST_OTF_DNSGDC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_LHM_AST_OTF_TNRGDC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_LHM_AST_VO_TNRGDC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_LHS_AST_INT_GDC0GDC1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_LHS_AST_INT_GDC1SCSC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_LHS_AST_VO_GDCMCSC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_SCSC_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_BUSP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_GDC0_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_GDC1_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_GDC0_IPCLKPORT_C2CLK,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_GDC1_IPCLKPORT_C2CLK,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SCSC_IPCLKPORT_C2CLK,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D0_GDC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D1_GDC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D0_GDC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D1_GDC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D0_GDC_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D0_GDC_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D1_GDC_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D1_GDC_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_LHS_AXI_D0_GDC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D_SCSC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_XIU_D_GDC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D1_SCSC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D0_SCSC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_LHM_AXI_P_GDC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_LHS_AXI_D1_GDC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D_SCSC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D0_SCSC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D1_SCSC_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_HSI0_UID_HSI0_CMU_HSI0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USB31DRD_REF_CLK_40,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_BUS_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_LHM_AXI_G_ETR_HSI0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_GTC_CLK,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_D0_HSI0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_ETR_MIU_IPCLKPORT_I_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_BUS0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_BUS0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_AOC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_AOC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_LHS_AXI_D_HSI0AOC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_LHS_ACEL_D_HSI0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBDPPHY_REF_SOC_PLL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_LHM_AXI_P_AOCHSI0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_LHM_AXI_P_HSI0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_GPC_HSI0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_ETR_MIU_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_D_TZPC_HSI0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_SSMT_USB_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_SSMT_USB_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSMMU_USB_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSREG_HSI0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_ACLK_PHYCTRL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBDPPHY_SCL_APB_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBPCS_APB_CLK,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_BUS_CLK_EARLY,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_P_HSI0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USB20_PHY_REFCLK_26,
	CLK_CON_GAT_CLK_HSI0_ALT,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_D1_HSI0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_CTRL_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_CTRL_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_LINK_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_LINK_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_USBDPPHY_UDBG_I_APB_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_USBDPPHY_I_ACLK,
	CLK_CON_GAT_CLK_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USB31DRD_SUSPEND_CLK_26,
	CLK_CON_GAT_CLK_BLK_HSI1_UID_HSI1_CMU_HSI1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_LHS_ACEL_D_HSI1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_LHM_AXI_P_HSI1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSREG_HSI1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_D_HSI1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_BUS_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSMMU_HSI1_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_P_HSI1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCS_PMA_INST_0_PIPE_PAL_PCIE_INST_0_I_APB_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_IA_GEN4A_0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_IA_GEN4B_0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_D_TZPC_HSI1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCS_PMA_INST_0_SF_PCIEPHY210X2_LN05LPE_QCH_TM_WRAPPER_INST_0_I_APB_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_GPC_HSI1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_SSMT_HSI1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_SSMT_HSI1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_004_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_004_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_GPIO_HSI1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_OSCCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_QE_PCIE_GEN4A_HSI1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_QE_PCIE_GEN4A_HSI1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_QE_PCIE_GEN4B_HSI1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_QE_PCIE_GEN4B_HSI1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4A_DBI_0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4A_DBI_0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4A_SLV_0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4A_SLV_0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4B_DBI_0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4B_DBI_0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4B_SLV_0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4B_SLV_0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCS_PMA_INST_0_PHY_UDBG_I_APB_PCLK,
	CLK_CON_GAT_CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN4A_0_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN4A_0_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN4B_0_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN4B_0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_HSI2_CMU_HSI2_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_SYSREG_HSI2_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_GPIO_HSI2_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_LHS_ACEL_D_HSI2_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_LHM_AXI_P_HSI2_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_XIU_D_HSI2_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_XIU_P_HSI2_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_PIPE_PAL_PCIE_INST_0_I_APB_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_BUS_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_OSCCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_SYSMMU_HSI2_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_SSMT_HSI2_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_IA_GEN4A_1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_D_TZPC_HSI2_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_FMP_CLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_CLK_UNIPRO,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_IA_GEN4B_1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN,
	CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_SF_PCIEPHY210X2_LN05LPE_QCH_TM_WRAPPER_INST_0_I_APB_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_GPC_HSI2_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_SSMT_HSI2_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_MMC_CARD_IPCLKPORT_I_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_MMC_CARD_IPCLKPORT_SDCLKIN,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN4A_HSI2_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN4A_HSI2_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN4B_HSI2_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN4B_HSI2_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_UFS_EMBD_HSI2_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_UFS_EMBD_HSI2_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4A_DBI_1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4A_DBI_1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4A_SLV_1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4A_SLV_1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4B_DBI_1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4B_DBI_1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4B_SLV_1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4B_SLV_1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_PHY_UDBG_I_APB_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_MMC_CARD_HSI2_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_MMC_CARD_HSI2_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN4A_1_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN4A_1_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN4B_1_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN4B_1_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_IPP_UID_IPP_CMU_IPP_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_D_TZPC_IPP_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AXI_P_IPP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SYSREG_IPP_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_RSTNSYNC_CLK_IPP_BUSD_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_RSTNSYNC_CLK_IPP_BUSP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_VO_IPPDNS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AST_VO_PDPIPP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_AD_APB_IPP_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AXI_D_IPP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_SOTF0_IPPCSIS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_SOTF1_IPPCSIS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_SOTF2_IPPCSIS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_ZOTF0_IPPCSIS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_ZOTF1_IPPCSIS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_ZOTF2_IPPCSIS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_PPMU_IPP_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_PPMU_IPP_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SIPU_IPP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SYSMMU_IPP_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_GPC_IPP_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SYSMMU_IPP_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_THSTAT_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_THSTAT_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AXI_D_IPPDNS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_PPMU_MSA_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_PPMU_MSA_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_XIU_D1_IPP_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_TNR_A_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_THSTAT_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_THSTAT_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AST_OTF0_PDPIPP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AST_OTF1_PDPIPP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AST_OTF2_PDPIPP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_OTF_IPPDNS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_XIU_D2_IPP_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_XIU_D0_IPP_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_FDPIG_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_FDPIG_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH2_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH2_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN2_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN2_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN3_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN3_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_FDPIG_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_FDPIG_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH2_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH2_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN2_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN2_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN3_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN3_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_TNR_MSA0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_TNR_MSA0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALN_STAT_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALN_STAT_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_TNR_MSA0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_TNR_MSA0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALN_STAT_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALN_STAT_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_TNR_MSA1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_TNR_MSA1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_TNR_MSA1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_TNR_MSA1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH0_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_ITP_UID_ITP_CMU_ITP_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_AD_APB_ITP_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_D_TZPC_ITP_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_GPC_ITP_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_ITP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AXI_P_ITP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_SYSREG_ITP_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_RSTNSYNC_CLK_ITP_BUSD_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_RSTNSYNC_CLK_ITP_BUSP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_CTL_DNSITP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF0_DNSITP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF1_DNSITP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF2_DNSITP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_LHS_AST_CTL_ITPDNS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_LHS_AST_OTF_ITPDNS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AXI_P_MCSC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AXI_D0_MCSC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSREG_MCSC_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_MCSC_UID_MCSC_CMU_MCSC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_OTF0_DNSMCSC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_ITSC_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_BUSP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_D_TZPC_MCSC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AST_OTF_MCSCTNR_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_OTF1_DNSMCSC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_GPC_MCSC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_ITSC_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_ITSC_IPCLKPORT_C2CLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D0_MCSC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D0_MCSC_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D0_MCSC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D0_ITSC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D0_ITSC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D1_ITSC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D1_ITSC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D0_ITSC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D0_ITSC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D0_MCSC_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_VO_GDCMCSC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AXI_D_MCSCDNS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_AD_APB_ITSC_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_AD_APB_MCSC_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_MCSC_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D0_MCSC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_MCSC_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D0_MCSC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_MCSC_IPCLKPORT_C2CLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AXI_D1_MCSC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D1_MCSC_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D1_MCSC_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_OTF2_DNSMCSC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_INT_ITSCMCSC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_OTF_TNRMCSC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AST_INT_ITSCMCSC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AST_VO_MCSCCSIS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D1_ITSC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D1_ITSC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D1_MCSC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D1_MCSC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D1_MCSC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D1_MCSC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D1_ITSC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D1_ITSC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D2_ITSC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D2_ITSC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D0_MCSC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D0_MCSC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D1_MCSC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D1_MCSC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D2_MCSC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D2_MCSC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D3_MCSC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D3_MCSC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D2_MCSC_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D2_MCSC_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AXI_D2_MCSC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D4_MCSC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D4_MCSC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_C2R_MCSC_IPCLKPORT_C2CLK,
	CLK_CON_GAT_CLK_BLK_MFC_UID_MFC_CMU_MFC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_LHS_AXI_D0_MFC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_LHS_AXI_D1_MFC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_LHM_AXI_P_MFC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D0_MFC_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D1_MFC_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D0_MFC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_MFC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_SW_RESET_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D0_MFC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D1_MFC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D1_MFC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_GPC_MFC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D0_MFC_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D1_MFC_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DDRPHY_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_LHM_AXI_P_MIF_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_AXI2APB_MIF_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DDRPHY_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSP_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_GPC_MIF_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSD_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_GEN_WREN_SECURE_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SYSREG_MISC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_WDT_CLUSTER1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_WDT_CLUSTER0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_BUSP_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_OSCCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_GIC_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_GIC_IPCLKPORT_GICCLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_MCT_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_D_TZPC_MISC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_TMU_SUB_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_TMU_TOP_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_I_OSCCLK,
	CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_I_OSCCLK,
	CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_DIT_IPCLKPORT_ICLKL2A,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_LHM_AXI_P_MISC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_LHS_ACEL_D_MISC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_BUSD_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_PDMA_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_PPMU_MISC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_PPMU_MISC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_DIT_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_DIT_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_PDMA_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_PDMA_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_MISC_UID_MISC_CMU_MISC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_RTIC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_RTIC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SPDMA_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SPDMA_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SSS_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_RTIC_IPCLKPORT_I_ACLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_RTIC_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SPDMA_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSS_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SSS_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_GPC_MISC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_AD_APB_DIT_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_PPMU_DMA_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_PPMU_DMA_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_PPMU_DMA_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_ADM_AHB_SSS_IPCLKPORT_HCLKM,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_AD_APB_PUF_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_LHM_AST_ICC_CPUGIC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_LHM_AXI_D_SSS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_LHS_AST_IRI_GICCPU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_LHS_AXI_D_SSS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_PUF_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SSS_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_SSS_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSS_IPCLKPORT_I_ACLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_XIU_D_MISC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SYSMMU_MISC_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SYSMMU_SSS_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_LHM_AXI_P_GIC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SSS_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_RTIC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_RTIC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SPDMA_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SPDMA_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_PDMA_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_PDMA_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_PPMU_DMA_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_PPMU_DMA_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_DIT_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_DIT_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_PDP_UID_PDP_CMU_PDP_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_D_TZPC_PDP_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LHM_AST_OTF0_CSISPDP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LHM_AST_OTF1_CSISPDP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LHM_AST_OTF2_CSISPDP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LHM_AXI_P_PDP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_GPC_PDP_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_PDP_TOP_IPCLKPORT_C2CLK,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_PDP_TOP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_SSMT_PDP_STAT_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_SSMT_PDP_STAT_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_STAT0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_STAT0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_AD_APB_C2_PDP_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_OTF0_PDPIPP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_OTF1_PDPIPP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_OTF2_PDPIPP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_OTF0_PDPCSIS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_OTF1_PDPCSIS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_OTF2_PDPCSIS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_OTF0_PDPG3AA_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_OTF1_PDPG3AA_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_OTF2_PDPG3AA_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_YOTF0_PDPG3AA_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_YOTF1_PDPG3AA_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LHM_AST_VO_CSISPDP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_VO_PDPIPP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AXI_D_PDPCSIS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_SYSREG_PDP_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_RSTNSYNC_CLK_PDP_OSCCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_RSTNSYNC_CLK_PDP_BUSD_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_RSTNSYNC_CLK_PDP_BUSP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_XIU_D_PDP_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_STAT1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_STAT1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_AF0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_AF0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_AF1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_AF1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_AD_APB_VRA_IPCLKPORT_PCLKM,
	CLK_CON_GAT_CLK_BLK_PDP_UID_QE_VRA_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_PDP_UID_VRA_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_PDP_UID_SSMT_VRA_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_PDP_UID_SSMT_VRA_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_PDP_UID_QE_VRA_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_PDP_UID_LHS_AXI_D_PDPDNS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_PDP_UID_PPMU_VRA_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_PDP_UID_PPMU_VRA_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_RSTNSYNC_CLK_PDP_VRA_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_PERIC0_CMU_PERIC0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_BUSP_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_I3C_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI3_USI_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI4_USI_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI5_USI_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_LHM_AXI_P_PERIC0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI1_USI_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI0_UART_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_0,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI2_USI_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_1,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_2,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_3,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_4,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_5,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_8,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_9,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_10,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_11,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_12,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_13,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_14,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_15,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_8,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_9,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_10,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_11,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_12,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_13,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_14,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_15,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_7,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_6,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_0,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_2,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI6_USI_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI7_USI_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI8_USI_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI14_USI_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPC_PERIC0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_5,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_6,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_7,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_0,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_1,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_2,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_3,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_4,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_0,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_2,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_PERIC1_CMU_PERIC1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_BUSP_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI11_USI_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI12_USI_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I3C_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_LHM_AXI_P_PERIC1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI0_USI_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI9_USI_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI10_USI_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_8,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_1,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_2,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_3,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_4,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_5,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_1,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_15,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_2,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_3,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_4,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_5,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_8,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPC_PERIC1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_6,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_6,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI13_USI_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_S2D_UID_S2D_CMU_S2D_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK,
	CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_S2D_UID_LHM_AXI_G_SCAN2DRAM_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_APB_ASYNC_SYSMMU_D0_S1_NS_TNR_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_D_TZPC_TNR_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LHM_AST_VO_DNSTNR_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LHM_AXI_P_TNR_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AST_OTF_TNRMCSC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AXI_D0_TNR_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AXI_D1_TNR_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D0_TNR_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D0_TNR_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D1_TNR_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D1_TNR_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D0_TNR_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D1_TNR_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSREG_TNR_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_TNR_UID_TNR_CMU_TNR_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_RSTNSYNC_CLK_TNR_BUSD_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_RSTNSYNC_CLK_TNR_BUSP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AST_VO_TNRGDC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D0_TNR_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D1_TNR_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_TNR_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LHM_AST_OTF_MCSCTNR_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AXI_D2_TNR_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AXI_D3_TNR_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D2_TNR_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D2_TNR_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D3_TNR_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D3_TNR_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D2_TNR_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D2_TNR_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D3_TNR_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D3_TNR_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_TNR_IPCLKPORT_C2CLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D4_TNR_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D4_TNR_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D5_TNR_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D5_TNR_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D6_TNR_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D6_TNR_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D7_TNR_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D7_TNR_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_XIU_D0_TNR_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_XIU_D1_TNR_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D0_TNR_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D0_TNR_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D1_TNR_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D1_TNR_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D5_TNR_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D5_TNR_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D6_TNR_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D6_TNR_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D7_TNR_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D7_TNR_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D0_TNR_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D0_TNR_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D1_TNR_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D1_TNR_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D2_TNR_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D2_TNR_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D3_TNR_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D3_TNR_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AXI_D4_TNR_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D4_TNR_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D4_TNR_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D4_TNR_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D4_TNR_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D5_TNR_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D5_TNR_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D6_TNR_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D6_TNR_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D7_TNR_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D7_TNR_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_GPC_TNR_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AST_OTF_TNRGDC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_CMU_TPU_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_BUSD_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_BUSP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_LHM_AXI_P_TPU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_D_TZPC_TPU_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_LHS_AXI_D_TPU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_SYSREG_TPU_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_SYSMMU_TPU_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_PPMU_TPU_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_PPMU_TPU_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_SSMT_TPU_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_SSMT_TPU_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_GPC_TPU_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_SYSMMU_TPU_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_AS_APB_SYSMMU_NS_TPU_IPCLKPORT_PCLKM,
	CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_TPU_CLK,
	CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_TPU_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_LHS_ATB_T0_TPUCPUCL0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_LHS_ATB_T1_TPUCPUCL0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_ASYNC_APBM_TPU_IPCLKPORT_PCLKM,
	CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_APB_PCLK,
	CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_DBG_UART_SCLK,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_TPUCTL_DBG_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_AXI_CLK,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_ASYNC_APB_INT_TPU_IPCLKPORT_PCLKS,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_LHM_ATB_INT_T0_TPU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_LHM_ATB_INT_T1_TPU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_ASYNC_APB_INT_TPU_IPCLKPORT_PCLKM,
	CLK_CON_GAT_CLK_BLK_TPU_UID_HPM_TPU_IPCLKPORT_HPM_TARGETCLK_C,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_BUSIF_HPMTPU_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_LHS_ATB_INT_T0_TPU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_LHS_ATB_INT_T1_TPU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_OSCCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_TPU_CTL_CLK,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_TPUCTL_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_DD_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_TPU_UID_BUSIF_DDDTPU_IPCLKPORT_CK_IN,
	CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_DROOPDETECTORIO_CK_IN,
	CLK_CON_DIV_CLKCMU_OTP,
	CLK_CON_DIV_CLKCMU_HSI0_USBDPDBG,
	CLK_CON_DIV_CLK_G3D_ADD_CH_CLK,
	CLK_CON_DIV_CLK_MIF_BUSD,
	CLK_CON_DIV_CLK_MIF_BUSD_S2D,
	QCH_CON_AOC_CMU_AOC_QCH,
	QCH_CON_AOC_SYSCTRL_APB_QCH,
	QCH_CON_BAAW_AOC_QCH,
	QCH_CON_D_TZPC_AOC_QCH,
	QCH_CON_GPC_AOC_QCH,
	QCH_CON_LHM_AXI_D_HSI0AOC_QCH,
	QCH_CON_LHM_AXI_G_AOC_QCH,
	QCH_CON_LHM_AXI_P_AOC_QCH,
	QCH_CON_LHS_ATB_T_AOC_QCH,
	QCH_CON_LHS_AXI_D_AOC_QCH,
	QCH_CON_LHS_AXI_P_AOCAPM_QCH,
	QCH_CON_LHS_AXI_P_AOCHSI0_QCH,
	QCH_CON_PPMU_AOC_QCH,
	QCH_CON_PPMU_USB_QCH,
	QCH_CON_SSMT_AOC_QCH,
	QCH_CON_SYSMMU_AOC_QCH_S1,
	QCH_CON_SYSMMU_AOC_QCH_S2,
	QCH_CON_SYSREG_AOC_QCH,
	QCH_CON_UASC_AOC_QCH,
	QCH_CON_APBIF_GPIO_ALIVE_QCH,
	QCH_CON_APBIF_GPIO_FAR_ALIVE_QCH,
	QCH_CON_APBIF_PMU_ALIVE_QCH,
	QCH_CON_APBIF_RTC_QCH,
	QCH_CON_APBIF_TRTC_QCH,
	QCH_CON_APM_CMU_APM_QCH,
	QCH_CON_APM_USI0_UART_QCH,
	QCH_CON_APM_USI0_USI_QCH,
	QCH_CON_APM_USI1_UART_QCH,
	QCH_CON_D_TZPC_APM_QCH,
	QCH_CON_GPC_APM_QCH,
	QCH_CON_GREBEINTEGRATION_QCH_GREBE,
	QCH_CON_GREBEINTEGRATION_QCH_DBG,
	QCH_CON_INTMEM_QCH,
	QCH_CON_LHM_AXI_G_SWD_QCH,
	QCH_CON_LHM_AXI_P_AOCAPM_QCH,
	QCH_CON_LHM_AXI_P_APM_QCH,
	QCH_CON_LHS_AXI_D_APM_QCH,
	QCH_CON_LHS_AXI_G_DBGCORE_QCH,
	QCH_CON_LHS_AXI_G_SCAN2DRAM_QCH,
	QCH_CON_MAILBOX_APM_AOC_QCH,
	QCH_CON_MAILBOX_APM_AP_QCH,
	QCH_CON_MAILBOX_APM_GSA_QCH,
	QCH_CON_MAILBOX_APM_SWD_QCH,
	QCH_CON_MAILBOX_APM_TPU_QCH,
	QCH_CON_MAILBOX_AP_AOC_QCH,
	QCH_CON_MAILBOX_AP_DBGCORE_QCH,
	QCH_CON_PMU_INTR_GEN_QCH,
	QCH_CON_ROM_CRC32_HOST_QCH,
	QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE,
	QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_DBG,
	QCH_CON_SPEEDY_APM_QCH,
	QCH_CON_SPEEDY_SUB_APM_QCH,
	QCH_CON_SSMT_D_APM_QCH,
	QCH_CON_SSMT_G_DBGCORE_QCH,
	QCH_CON_SS_DBGCORE_QCH_GREBE,
	QCH_CON_SS_DBGCORE_QCH_DBG,
	QCH_CON_SYSMMU_D_APM_QCH,
	QCH_CON_SYSREG_APM_QCH,
	QCH_CON_UASC_APM_QCH,
	QCH_CON_UASC_DBGCORE_QCH,
	QCH_CON_UASC_G_SWD_QCH,
	QCH_CON_UASC_P_AOCAPM_QCH,
	QCH_CON_UASC_P_APM_QCH,
	QCH_CON_WDT_APM_QCH,
	DMYQCH_CON_BO_QCH,
	QCH_CON_BO_CMU_BO_QCH,
	QCH_CON_D_TZPC_BO_QCH,
	QCH_CON_GPC_BO_QCH,
	QCH_CON_LHM_AXI_P_BO_QCH,
	QCH_CON_LHS_AXI_D_BO_QCH,
	QCH_CON_PPMU_BO_QCH,
	QCH_CON_SSMT_BO_QCH,
	QCH_CON_SYSMMU_BO_QCH_S1,
	QCH_CON_SYSMMU_BO_QCH_S2,
	QCH_CON_SYSREG_BO_QCH,
	QCH_CON_UASC_BO_QCH,
	QCH_CON_BUS0_CMU_BUS0_QCH,
	DMYQCH_CON_CMU_BUS0_CMUREF_QCH,
	QCH_CON_D_TZPC_BUS0_QCH,
	QCH_CON_GPC_BUS0_QCH,
	QCH_CON_LHM_ACEL_D_HSI0_QCH,
	QCH_CON_LHM_ACEL_D_HSI1_QCH,
	QCH_CON_LHM_AXI_D_AOC_QCH,
	QCH_CON_LHM_AXI_D_APM_QCH,
	QCH_CON_LHM_AXI_D_GSA_QCH,
	QCH_CON_LHM_AXI_G_CSSYS_QCH,
	QCH_CON_LHS_AXI_P_AOC_QCH,
	QCH_CON_LHS_AXI_P_GSA_QCH,
	QCH_CON_LHS_AXI_P_HSI0_QCH,
	QCH_CON_LHS_AXI_P_HSI1_QCH,
	DMYQCH_CON_PPC_CYCLE_AOC_QCH,
	QCH_CON_SYSREG_BUS0_QCH,
	QCH_CON_TREX_D_BUS0_QCH,
	QCH_CON_TREX_P_BUS0_QCH,
	QCH_CON_BUS1_CMU_BUS1_QCH,
	DMYQCH_CON_CMU_BUS1_CMUREF_QCH,
	QCH_CON_D_TZPC_BUS1_QCH,
	QCH_CON_GPC_BUS1_QCH,
	QCH_CON_LHM_ACEL_D2_G2D_QCH,
	QCH_CON_LHM_ACEL_D_HSI2_QCH,
	QCH_CON_LHM_ACEL_D_MISC_QCH,
	QCH_CON_LHM_AXI_D0_CSIS_QCH,
	QCH_CON_LHM_AXI_D0_DPU_QCH,
	QCH_CON_LHM_AXI_D0_G2D_QCH,
	QCH_CON_LHM_AXI_D0_GDC_QCH,
	QCH_CON_LHM_AXI_D0_MCSC_QCH,
	QCH_CON_LHM_AXI_D0_MFC_QCH,
	QCH_CON_LHM_AXI_D0_TNR_QCH,
	QCH_CON_LHM_AXI_D1_CSIS_QCH,
	QCH_CON_LHM_AXI_D1_DPU_QCH,
	QCH_CON_LHM_AXI_D1_G2D_QCH,
	QCH_CON_LHM_AXI_D1_GDC_QCH,
	QCH_CON_LHM_AXI_D1_MCSC_QCH,
	QCH_CON_LHM_AXI_D1_MFC_QCH,
	QCH_CON_LHM_AXI_D1_TNR_QCH,
	QCH_CON_LHM_AXI_D2_DPU_QCH,
	QCH_CON_LHM_AXI_D2_GDC_QCH,
	QCH_CON_LHM_AXI_D2_MCSC_QCH,
	QCH_CON_LHM_AXI_D2_TNR_QCH,
	QCH_CON_LHM_AXI_D3_TNR_QCH,
	QCH_CON_LHM_AXI_D4_TNR_QCH,
	QCH_CON_LHM_AXI_D_BO_QCH,
	QCH_CON_LHM_AXI_D_DNS_QCH,
	QCH_CON_LHM_AXI_D_G3AA_QCH,
	QCH_CON_LHM_AXI_D_IPP_QCH,
	QCH_CON_LHS_AXI_P_BO_QCH,
	QCH_CON_LHS_AXI_P_CSIS_QCH,
	QCH_CON_LHS_AXI_P_DISP_QCH,
	QCH_CON_LHS_AXI_P_DNS_QCH,
	QCH_CON_LHS_AXI_P_DPU_QCH,
	QCH_CON_LHS_AXI_P_G2D_QCH,
	QCH_CON_LHS_AXI_P_G3AA_QCH,
	QCH_CON_LHS_AXI_P_GDC_QCH,
	QCH_CON_LHS_AXI_P_HSI2_QCH,
	QCH_CON_LHS_AXI_P_IPP_QCH,
	QCH_CON_LHS_AXI_P_ITP_QCH,
	QCH_CON_LHS_AXI_P_MCSC_QCH,
	QCH_CON_LHS_AXI_P_MFC_QCH,
	QCH_CON_LHS_AXI_P_PDP_QCH,
	QCH_CON_LHS_AXI_P_TNR_QCH,
	QCH_CON_SYSREG_BUS1_QCH,
	QCH_CON_TREX_D_BUS1_QCH,
	QCH_CON_TREX_P_BUS1_QCH,
	QCH_CON_BUS2_CMU_BUS2_QCH,
	DMYQCH_CON_CMU_BUS2_CMUREF_QCH,
	QCH_CON_D_TZPC_BUS2_QCH,
	QCH_CON_GPC_BUS2_QCH,
	QCH_CON_LHM_ACEL_D0_G3D_QCH,
	QCH_CON_LHM_ACEL_D1_G3D_QCH,
	QCH_CON_LHM_ACEL_D2_G3D_QCH,
	QCH_CON_LHM_ACEL_D3_G3D_QCH,
	QCH_CON_LHM_AXI_D_TPU_QCH,
	QCH_CON_LHS_AXI_P_G3D_QCH,
	QCH_CON_LHS_AXI_P_TPU_QCH,
	QCH_CON_PPCFW_G3D0_QCH,
	QCH_CON_PPCFW_G3D1_QCH,
	DMYQCH_CON_PPC_CYCLE_BUS2_S0_QCH,
	DMYQCH_CON_PPC_CYCLE_G3D0_QCH,
	DMYQCH_CON_PPC_CYCLE_TPU_QCH,
	QCH_CON_SSMT_G3D0_QCH,
	QCH_CON_SSMT_G3D1_QCH,
	QCH_CON_SSMT_G3D2_QCH,
	QCH_CON_SSMT_G3D3_QCH,
	QCH_CON_SYSMMU_G3D0_QCH,
	QCH_CON_SYSMMU_G3D1_QCH,
	QCH_CON_SYSMMU_G3D2_QCH,
	QCH_CON_SYSMMU_G3D3_QCH,
	QCH_CON_SYSREG_BUS2_QCH,
	QCH_CON_TREX_D_BUS2_QCH,
	QCH_CON_TREX_P_BUS2_QCH,
	DMYQCH_CON_CMU_TOP_CMUREF_QCH,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK0,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK1,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK2,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK3,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK4,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK5,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK6,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK7,
	DMYQCH_CON_OTP_QCH,
	QCH_CON_BDU_QCH,
	QCH_CON_CCI_QCH,
	DMYQCH_CON_CMU_CORE_CMUREF_QCH,
	QCH_CON_CORE_CMU_CORE_QCH,
	QCH_CON_CPE425_QCH,
	QCH_CON_D_TZPC_CORE_QCH,
	QCH_CON_GPC_CORE_QCH,
	QCH_CON_LHM_ACEL_D_EH_QCH,
	QCH_CON_LHM_ACE_D0_CLUSTER0_QCH,
	QCH_CON_LHM_ACE_D1_CLUSTER0_QCH,
	QCH_CON_LHM_AXI_G_CORE_QCH,
	QCH_CON_LHS_ATB_T_BDU_QCH,
	QCH_CON_LHS_ATB_T_SLC_QCH,
	QCH_CON_LHS_AXI_P_APM_QCH,
	QCH_CON_LHS_AXI_P_CPUCL0_QCH,
	QCH_CON_LHS_AXI_P_EH_QCH,
	QCH_CON_LHS_AXI_P_GIC_QCH,
	QCH_CON_LHS_AXI_P_MIF0_QCH,
	QCH_CON_LHS_AXI_P_MIF1_QCH,
	QCH_CON_LHS_AXI_P_MIF2_QCH,
	QCH_CON_LHS_AXI_P_MIF3_QCH,
	QCH_CON_LHS_AXI_P_MISC_QCH,
	QCH_CON_LHS_AXI_P_PERIC0_QCH,
	QCH_CON_LHS_AXI_P_PERIC1_QCH,
	DMYQCH_CON_PPC_BUS0_M0_CYCLE_QCH,
	DMYQCH_CON_PPC_BUS2_M0_CYCLE_QCH,
	QCH_CON_PPC_BUS2_M1_EVENT_QCH,
	DMYQCH_CON_PPC_CCI_M1_CYCLE_QCH,
	DMYQCH_CON_PPC_CPUCL0_D0_CYCLE_QCH,
	DMYQCH_CON_PPC_DBG_CC_QCH,
	DMYQCH_CON_PPC_EH_CYCLE_QCH,
	DMYQCH_CON_PPC_IO_CYCLE_QCH,
	QCH_CON_PPMU_ACE_CPUCL0_QCH,
	QCH_CON_PPMU_ACE_CPUCL1_QCH,
	QCH_CON_SFR_APBIF_CMU_TOPC_QCH,
	QCH_CON_SLC_CB_QCH,
	DMYQCH_CON_SLC_CH_QCH,
	DMYQCH_CON_SLC_CH1_QCH,
	DMYQCH_CON_SLC_CH2_QCH,
	DMYQCH_CON_SLC_CH3_QCH,
	QCH_CON_SYSREG_CORE_QCH,
	QCH_CON_TREX_D_CORE_QCH,
	QCH_CON_TREX_P_CORE_QCH,
	DMYQCH_CON_ADM_APB_G_CLUSTER0_QCH,
	QCH_CON_BPS_CPUCL0_QCH,
	QCH_CON_CLUSTER0_QCH_SCLK,
	QCH_CON_CLUSTER0_QCH_ATCLK,
	QCH_CON_CLUSTER0_QCH_GIC,
	QCH_CON_CLUSTER0_QCH_PCLK,
	DMYQCH_CON_CLUSTER0_QCH_PERIPHCLK,
	QCH_CON_CLUSTER0_QCH_DBG_PD,
	QCH_CON_CLUSTER0_QCH_PDBGCLK,
	DMYQCH_CON_CMU_CPUCL0_CMUREF_QCH,
	QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH,
	QCH_CON_CPUCL0_CMU_CPUCL0_QCH,
	QCH_CON_CSSYS_QCH,
	QCH_CON_D_TZPC_CPUCL0_QCH,
	QCH_CON_GPC_CPUCL0_QCH,
	QCH_CON_HPM_APBIF_CPUCL0_QCH,
	QCH_CON_LHM_AST_IRI_GICCPU_QCH,
	QCH_CON_LHM_ATB_T0_CLUSTER0_QCH,
	QCH_CON_LHM_ATB_T0_TPUCPUCL0_QCH,
	QCH_CON_LHM_ATB_T1_CLUSTER0_QCH,
	QCH_CON_LHM_ATB_T1_TPUCPUCL0_QCH,
	QCH_CON_LHM_ATB_T2_CLUSTER0_QCH,
	QCH_CON_LHM_ATB_T3_CLUSTER0_QCH,
	QCH_CON_LHM_ATB_T4_CLUSTER0_QCH,
	QCH_CON_LHM_ATB_T5_CLUSTER0_QCH,
	QCH_CON_LHM_ATB_T6_CLUSTER0_QCH,
	QCH_CON_LHM_ATB_T7_CLUSTER0_QCH,
	QCH_CON_LHM_ATB_T_AOC_QCH,
	QCH_CON_LHM_ATB_T_BDU_QCH,
	QCH_CON_LHM_ATB_T_GSA_QCH,
	QCH_CON_LHM_ATB_T_SLC_QCH,
	QCH_CON_LHM_AXI_G_DBGCORE_QCH,
	QCH_CON_LHM_AXI_G_INT_CSSYS_QCH,
	QCH_CON_LHM_AXI_G_INT_DBGCORE_QCH,
	QCH_CON_LHM_AXI_G_INT_HSI0_QCH,
	QCH_CON_LHM_AXI_G_INT_STM_QCH,
	QCH_CON_LHM_AXI_P_CPUCL0_QCH,
	QCH_CON_LHS_ACE_D0_CLUSTER0_QCH,
	QCH_CON_LHS_ACE_D1_CLUSTER0_QCH,
	QCH_CON_LHS_AST_ICC_CPUGIC_QCH,
	QCH_CON_LHS_ATB_T0_CLUSTER0_QCH,
	QCH_CON_LHS_ATB_T1_CLUSTER0_QCH,
	QCH_CON_LHS_ATB_T2_CLUSTER0_QCH,
	QCH_CON_LHS_ATB_T3_CLUSTER0_QCH,
	QCH_CON_LHS_ATB_T4_CLUSTER0_QCH,
	QCH_CON_LHS_ATB_T5_CLUSTER0_QCH,
	QCH_CON_LHS_ATB_T6_CLUSTER0_QCH,
	QCH_CON_LHS_ATB_T7_CLUSTER0_QCH,
	QCH_CON_LHS_AXI_G_CSSYS_QCH,
	QCH_CON_LHS_AXI_G_ETR_HSI0_QCH,
	QCH_CON_LHS_AXI_G_INT_CSSYS_QCH,
	QCH_CON_LHS_AXI_G_INT_DBGCORE_QCH,
	QCH_CON_LHS_AXI_G_INT_HSI0_QCH,
	QCH_CON_LHS_AXI_G_INT_STM_QCH,
	QCH_CON_SSMT_CPUCL0_QCH,
	QCH_CON_SYSMMU_S2_CPUCL0_QCH,
	QCH_CON_SYSREG_CPUCL0_QCH,
	QCH_CON_TREX_CPUCL0_QCH,
	DMYQCH_CON_CMU_CPUCL1_CMUREF_QCH,
	QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH,
	DMYQCH_CON_CPUCL1_QCH_MID,
	QCH_CON_CPUCL1_CMU_CPUCL1_QCH,
	DMYQCH_CON_CMU_CPUCL2_CMUREF_QCH,
	QCH_CON_CMU_CPUCL2_SHORTSTOP_QCH,
	DMYQCH_CON_CPUCL2_QCH_BIG,
	QCH_CON_CPUCL2_CMU_CPUCL2_QCH,
	QCH_CON_CSISX8_QCH_C2_CSIS,
	QCH_CON_CSISX8_QCH_CSIS_DMA,
	QCH_CON_CSISX8_QCH_EBUF,
	QCH_CON_CSIS_CMU_CSIS_QCH,
	QCH_CON_D_TZPC_CSIS_QCH,
	QCH_CON_GPC_CSIS_QCH,
	QCH_CON_LHM_AST_OTF0_PDPCSIS_QCH,
	QCH_CON_LHM_AST_OTF1_PDPCSIS_QCH,
	QCH_CON_LHM_AST_OTF2_PDPCSIS_QCH,
	QCH_CON_LHM_AST_SOTF0_IPPCSIS_QCH,
	QCH_CON_LHM_AST_SOTF1_IPPCSIS_QCH,
	QCH_CON_LHM_AST_SOTF2_IPPCSIS_QCH,
	QCH_CON_LHM_AST_VO_MCSCCSIS_QCH,
	QCH_CON_LHM_AST_ZOTF0_IPPCSIS_QCH,
	QCH_CON_LHM_AST_ZOTF1_IPPCSIS_QCH,
	QCH_CON_LHM_AST_ZOTF2_IPPCSIS_QCH,
	QCH_CON_LHM_AXI_D_PDPCSIS_QCH,
	QCH_CON_LHM_AXI_P_CSIS_QCH,
	QCH_CON_LHS_AST_OTF0_CSISPDP_QCH,
	QCH_CON_LHS_AST_OTF1_CSISPDP_QCH,
	QCH_CON_LHS_AST_OTF2_CSISPDP_QCH,
	QCH_CON_LHS_AST_VO_CSISPDP_QCH,
	QCH_CON_LHS_AXI_D0_CSIS_QCH,
	QCH_CON_LHS_AXI_D1_CSIS_QCH,
	QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS0,
	QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS1,
	QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS2,
	QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS3,
	QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS4,
	QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS5,
	QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS6,
	QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS7,
	QCH_CON_PPMU_D0_QCH,
	QCH_CON_PPMU_D1_QCH,
	QCH_CON_QE_CSIS_DMA0_QCH,
	QCH_CON_QE_CSIS_DMA1_QCH,
	QCH_CON_QE_CSIS_DMA2_QCH,
	QCH_CON_QE_CSIS_DMA3_QCH,
	QCH_CON_QE_STRP0_QCH,
	QCH_CON_QE_STRP1_QCH,
	QCH_CON_QE_STRP2_QCH,
	QCH_CON_QE_ZSL0_QCH,
	QCH_CON_QE_ZSL1_QCH,
	QCH_CON_QE_ZSL2_QCH,
	QCH_CON_SSMT_D0_QCH,
	QCH_CON_SSMT_D1_QCH,
	QCH_CON_SYSMMU_D0_CSIS_QCH_S1,
	QCH_CON_SYSMMU_D0_CSIS_QCH_S2,
	QCH_CON_SYSMMU_D1_CSIS_QCH_S1,
	QCH_CON_SYSMMU_D1_CSIS_QCH_S2,
	QCH_CON_SYSREG_CSIS_QCH,
	QCH_CON_DISP_CMU_DISP_QCH,
	QCH_CON_DPUB_QCH,
	QCH_CON_D_TZPC_DISP_QCH,
	QCH_CON_GPC_DISP_QCH,
	QCH_CON_LHM_AXI_P_DISP_QCH,
	QCH_CON_SYSREG_DISP_QCH,
	QCH_CON_DNS_QCH_00,
	QCH_CON_DNS_QCH_01,
	QCH_CON_DNS_CMU_DNS_QCH,
	QCH_CON_D_TZPC_DNS_QCH,
	QCH_CON_GPC_DNS_QCH,
	QCH_CON_LHM_AST_CTL_ITPDNS_QCH,
	QCH_CON_LHM_AST_OTF_IPPDNS_QCH,
	QCH_CON_LHM_AST_OTF_ITPDNS_QCH,
	QCH_CON_LHM_AST_VO_IPPDNS_QCH,
	QCH_CON_LHM_AXI_D_IPPDNS_QCH,
	QCH_CON_LHM_AXI_D_MCSCDNS_QCH,
	QCH_CON_LHM_AXI_D_PDPDNS_QCH,
	QCH_CON_LHM_AXI_P_DNS_QCH,
	QCH_CON_LHS_AST_CTL_DNSITP_QCH,
	QCH_CON_LHS_AST_OTF0_DNSITP_QCH,
	QCH_CON_LHS_AST_OTF0_DNSMCSC_QCH,
	QCH_CON_LHS_AST_OTF1_DNSITP_QCH,
	QCH_CON_LHS_AST_OTF1_DNSMCSC_QCH,
	QCH_CON_LHS_AST_OTF2_DNSITP_QCH,
	QCH_CON_LHS_AST_OTF2_DNSMCSC_QCH,
	QCH_CON_LHS_AST_OTF_DNSGDC_QCH,
	QCH_CON_LHS_AST_VO_DNSTNR_QCH,
	QCH_CON_LHS_AXI_D_DNS_QCH,
	QCH_CON_PPMU_DNS_QCH,
	QCH_CON_QE_DNS_QCH,
	QCH_CON_SSMT_DNS_QCH,
	QCH_CON_SYSMMU_DNS_QCH_S1,
	QCH_CON_SYSMMU_DNS_QCH_S2,
	QCH_CON_SYSREG_DNS_QCH,
	QCH_CON_DPUF_QCH_DPU_DMA,
	QCH_CON_DPUF_QCH_DPU_DPP,
	QCH_CON_DPU_CMU_DPU_QCH,
	QCH_CON_D_TZPC_DPU_QCH,
	QCH_CON_GPC_DPU_QCH,
	QCH_CON_LHM_AXI_P_DPU_QCH,
	QCH_CON_LHS_AXI_D0_DPU_QCH,
	QCH_CON_LHS_AXI_D1_DPU_QCH,
	QCH_CON_LHS_AXI_D2_DPU_QCH,
	QCH_CON_PPMU_DPUD0_QCH,
	QCH_CON_PPMU_DPUD1_QCH,
	QCH_CON_PPMU_DPUD2_QCH,
	QCH_CON_SSMT_DPU0_QCH,
	QCH_CON_SSMT_DPU1_QCH,
	QCH_CON_SSMT_DPU2_QCH,
	QCH_CON_SYSMMU_DPUD0_QCH_S1,
	QCH_CON_SYSMMU_DPUD0_QCH_S2,
	QCH_CON_SYSMMU_DPUD1_QCH_S1,
	QCH_CON_SYSMMU_DPUD1_QCH_S2,
	QCH_CON_SYSMMU_DPUD2_QCH_S1,
	QCH_CON_SYSMMU_DPUD2_QCH_S2,
	QCH_CON_SYSREG_DPU_QCH,
	QCH_CON_D_TZPC_EH_QCH,
	QCH_CON_EH_QCH,
	QCH_CON_EH_CMU_EH_QCH,
	QCH_CON_GPC_EH_QCH,
	QCH_CON_LHM_AXI_P_EH_QCH,
	QCH_CON_LHS_ACEL_D_EH_QCH,
	QCH_CON_PPMU_EH_QCH,
	QCH_CON_QE_EH_QCH,
	QCH_CON_SSMT_EH_QCH,
	QCH_CON_SYSMMU_EH_QCH,
	QCH_CON_SYSREG_EH_QCH,
	QCH_CON_UASC_EH_QCH,
	QCH_CON_D_TZPC_G2D_QCH,
	QCH_CON_G2D_QCH,
	QCH_CON_G2D_CMU_G2D_QCH,
	QCH_CON_GPC_G2D_QCH,
	QCH_CON_JPEG_QCH,
	QCH_CON_LHM_AXI_P_G2D_QCH,
	QCH_CON_LHS_ACEL_D2_G2D_QCH,
	QCH_CON_LHS_AXI_D0_G2D_QCH,
	QCH_CON_LHS_AXI_D1_G2D_QCH,
	QCH_CON_PPMU_D0_G2D_QCH,
	QCH_CON_PPMU_D1_G2D_QCH,
	QCH_CON_PPMU_D2_G2D_QCH,
	QCH_CON_SSMT_D0_G2D_QCH,
	QCH_CON_SSMT_D1_G2D_QCH,
	QCH_CON_SSMT_D2_G2D_QCH,
	QCH_CON_SYSMMU_D0_G2D_QCH_0,
	QCH_CON_SYSMMU_D0_G2D_QCH_1,
	QCH_CON_SYSMMU_D1_G2D_QCH_0,
	QCH_CON_SYSMMU_D1_G2D_QCH_1,
	QCH_CON_SYSMMU_D2_G2D_QCH_0,
	QCH_CON_SYSMMU_D2_G2D_QCH_1,
	QCH_CON_SYSREG_G2D_QCH,
	QCH_CON_D_TZPC_G3AA_QCH,
	DMYQCH_CON_G3AA_QCH,
	QCH_CON_G3AA_CMU_G3AA_QCH,
	QCH_CON_GPC_G3AA_QCH,
	QCH_CON_LHM_AST_OTF0_PDPG3AA_QCH,
	QCH_CON_LHM_AST_OTF1_PDPG3AA_QCH,
	QCH_CON_LHM_AST_OTF2_PDPG3AA_QCH,
	QCH_CON_LHM_AST_YOTF0_PDPG3AA_QCH,
	QCH_CON_LHM_AST_YOTF1_PDPG3AA_QCH,
	QCH_CON_LHM_AXI_P_G3AA_QCH,
	QCH_CON_LHS_AXI_D_G3AA_QCH,
	QCH_CON_PPMU_G3AA_QCH,
	QCH_CON_SSMT_G3AA_QCH,
	QCH_CON_SYSMMU_G3AA_QCH_S1,
	QCH_CON_SYSMMU_G3AA_QCH_S2,
	QCH_CON_SYSREG_G3AA_QCH,
	QCH_CON_ADD_APBIF_G3D_QCH,
	DMYQCH_CON_ADD_G3D_QCH,
	QCH_CON_ASB_G3D_QCH_LH_D0_G3D,
	QCH_CON_ASB_G3D_QCH_LH_D1_G3D,
	QCH_CON_ASB_G3D_QCH_LH_D2_G3D,
	QCH_CON_ASB_G3D_QCH_LH_D3_G3D,
	QCH_CON_BUSIF_HPMG3D_QCH,
	QCH_CON_D_TZPC_G3D_QCH,
	QCH_CON_G3D_CMU_G3D_QCH,
	QCH_CON_GPC_G3D_QCH,
	QCH_CON_GPU_QCH,
	QCH_CON_LHM_AXI_P_G3D_QCH,
	QCH_CON_LHM_AXI_P_INT_G3D_QCH,
	QCH_CON_LHS_AXI_P_INT_G3D_QCH,
	QCH_CON_RSTNSYNC_CLK_G3D_DD_QCH,
	QCH_CON_SYSREG_G3D_QCH,
	QCH_CON_UASC_G3D_QCH,
	QCH_CON_D_TZPC_GDC_QCH,
	QCH_CON_GDC0_QCH_CLK,
	QCH_CON_GDC0_QCH_C2CLK,
	QCH_CON_GDC1_QCH_CLK,
	QCH_CON_GDC1_QCH_C2CLK,
	QCH_CON_GDC_CMU_GDC_QCH,
	QCH_CON_GPC_GDC_QCH,
	QCH_CON_LHM_AST_INT_GDC0GDC1_QCH,
	QCH_CON_LHM_AST_INT_GDC1SCSC_QCH,
	QCH_CON_LHM_AST_OTF_DNSGDC_QCH,
	QCH_CON_LHM_AST_OTF_TNRGDC_QCH,
	QCH_CON_LHM_AST_VO_TNRGDC_QCH,
	QCH_CON_LHM_AXI_P_GDC_QCH,
	QCH_CON_LHS_AST_INT_GDC0GDC1_QCH,
	QCH_CON_LHS_AST_INT_GDC1SCSC_QCH,
	QCH_CON_LHS_AST_VO_GDCMCSC_QCH,
	QCH_CON_LHS_AXI_D0_GDC_QCH,
	QCH_CON_LHS_AXI_D1_GDC_QCH,
	QCH_CON_LHS_AXI_D2_GDC_QCH,
	QCH_CON_PPMU_D0_GDC_QCH,
	QCH_CON_PPMU_D1_GDC_QCH,
	QCH_CON_PPMU_D_SCSC_QCH,
	QCH_CON_QE_D0_SCSC_QCH,
	QCH_CON_QE_D1_SCSC_QCH,
	QCH_CON_SCSC_QCH_CLK,
	QCH_CON_SCSC_QCH_C2CLK,
	QCH_CON_SSMT_D0_GDC_QCH,
	QCH_CON_SSMT_D1_GDC_QCH,
	QCH_CON_SSMT_D_SCSC_QCH,
	QCH_CON_SYSMMU_D0_GDC_QCH_S1,
	QCH_CON_SYSMMU_D0_GDC_QCH_S2,
	QCH_CON_SYSMMU_D1_GDC_QCH_S1,
	QCH_CON_SYSMMU_D1_GDC_QCH_S2,
	QCH_CON_SYSMMU_D2_GDC_QCH_S1,
	QCH_CON_SYSMMU_D2_GDC_QCH_S2,
	QCH_CON_SYSREG_GDC_QCH,
	QCH_CON_DP_LINK_QCH_PCLK,
	QCH_CON_DP_LINK_QCH_GTC_CLK,
	QCH_CON_D_TZPC_HSI0_QCH,
	QCH_CON_ETR_MIU_QCH_ACLK,
	QCH_CON_ETR_MIU_QCH_PCLK,
	QCH_CON_GPC_HSI0_QCH,
	QCH_CON_HSI0_CMU_HSI0_QCH,
	QCH_CON_LHM_AXI_G_ETR_HSI0_QCH,
	QCH_CON_LHM_AXI_P_AOCHSI0_QCH,
	QCH_CON_LHM_AXI_P_HSI0_QCH,
	QCH_CON_LHS_ACEL_D_HSI0_QCH,
	QCH_CON_LHS_AXI_D_HSI0AOC_QCH,
	QCH_CON_PPMU_HSI0_AOC_QCH,
	QCH_CON_PPMU_HSI0_BUS0_QCH,
	QCH_CON_SSMT_USB_QCH,
	QCH_CON_SYSMMU_USB_QCH,
	QCH_CON_SYSREG_HSI0_QCH,
	QCH_CON_UASC_HSI0_CTRL_QCH,
	QCH_CON_UASC_HSI0_LINK_QCH,
	DMYQCH_CON_USB31DRD_QCH_REF,
	QCH_CON_USB31DRD_QCH_SLV_CTRL,
	QCH_CON_USB31DRD_QCH_SLV_LINK,
	QCH_CON_USB31DRD_QCH_APB,
	QCH_CON_USB31DRD_QCH_PCS,
	QCH_CON_USB31DRD_QCH_DBG,
	DMYQCH_CON_USB31DRD_QCH,
	QCH_CON_D_TZPC_HSI1_QCH,
	QCH_CON_GPC_HSI1_QCH,
	QCH_CON_GPIO_HSI1_QCH,
	QCH_CON_HSI1_CMU_HSI1_QCH,
	QCH_CON_LHM_AXI_P_HSI1_QCH,
	QCH_CON_LHS_ACEL_D_HSI1_QCH,
	QCH_CON_PCIE_GEN4_0_QCH_DBG_1,
	QCH_CON_PCIE_GEN4_0_QCH_AXI_1,
	QCH_CON_PCIE_GEN4_0_QCH_APB_1,
	DMYQCH_CON_PCIE_GEN4_0_QCH_SCLK_1,
	QCH_CON_PCIE_GEN4_0_QCH_PCS_APB,
	QCH_CON_PCIE_GEN4_0_QCH_PMA_APB,
	QCH_CON_PCIE_GEN4_0_QCH_DBG_2,
	QCH_CON_PCIE_GEN4_0_QCH_AXI_2,
	QCH_CON_PCIE_GEN4_0_QCH_APB_2,
	QCH_CON_PCIE_GEN4_0_QCH_UDBG,
	DMYQCH_CON_PCIE_GEN4_0_QCH,
	QCH_CON_PCIE_IA_GEN4A_0_QCH,
	QCH_CON_PCIE_IA_GEN4B_0_QCH,
	QCH_CON_PPMU_HSI1_QCH,
	QCH_CON_QE_PCIE_GEN4A_HSI1_QCH,
	QCH_CON_QE_PCIE_GEN4B_HSI1_QCH,
	QCH_CON_SSMT_HSI1_QCH,
	QCH_CON_SSMT_PCIE_IA_GEN4A_0_QCH,
	QCH_CON_SSMT_PCIE_IA_GEN4B_0_QCH,
	QCH_CON_SYSMMU_HSI1_QCH,
	QCH_CON_SYSREG_HSI1_QCH,
	QCH_CON_UASC_PCIE_GEN4A_DBI_0_QCH,
	QCH_CON_UASC_PCIE_GEN4A_SLV_0_QCH,
	QCH_CON_UASC_PCIE_GEN4B_DBI_0_QCH,
	QCH_CON_UASC_PCIE_GEN4B_SLV_0_QCH,
	QCH_CON_D_TZPC_HSI2_QCH,
	QCH_CON_GPC_HSI2_QCH,
	QCH_CON_GPIO_HSI2_QCH,
	QCH_CON_HSI2_CMU_HSI2_QCH,
	QCH_CON_LHM_AXI_P_HSI2_QCH,
	QCH_CON_LHS_ACEL_D_HSI2_QCH,
	QCH_CON_MMC_CARD_QCH,
	QCH_CON_PCIE_GEN4_1_QCH_AXI_1,
	QCH_CON_PCIE_GEN4_1_QCH_APB_1,
	QCH_CON_PCIE_GEN4_1_QCH_DBG_1,
	QCH_CON_PCIE_GEN4_1_QCH_PCS_APB,
	DMYQCH_CON_PCIE_GEN4_1_QCH_SCLK_1,
	QCH_CON_PCIE_GEN4_1_QCH_PMA_APB,
	QCH_CON_PCIE_GEN4_1_QCH_AXI_2,
	QCH_CON_PCIE_GEN4_1_QCH_DBG_2,
	QCH_CON_PCIE_GEN4_1_QCH_APB_2,
	QCH_CON_PCIE_GEN4_1_QCH_UDBG,
	QCH_CON_PCIE_IA_GEN4A_1_QCH,
	QCH_CON_PCIE_IA_GEN4B_1_QCH,
	QCH_CON_PPMU_HSI2_QCH,
	QCH_CON_QE_MMC_CARD_HSI2_QCH,
	QCH_CON_QE_PCIE_GEN4A_HSI2_QCH,
	QCH_CON_QE_PCIE_GEN4B_HSI2_QCH,
	QCH_CON_QE_UFS_EMBD_HSI2_QCH,
	QCH_CON_SSMT_HSI2_QCH,
	QCH_CON_SSMT_PCIE_IA_GEN4A_1_QCH,
	QCH_CON_SSMT_PCIE_IA_GEN4B_1_QCH,
	QCH_CON_SYSMMU_HSI2_QCH,
	QCH_CON_SYSREG_HSI2_QCH,
	QCH_CON_UASC_PCIE_GEN4A_DBI_1_QCH,
	QCH_CON_UASC_PCIE_GEN4A_SLV_1_QCH,
	QCH_CON_UASC_PCIE_GEN4B_DBI_1_QCH,
	QCH_CON_UASC_PCIE_GEN4B_SLV_1_QCH,
	QCH_CON_UFS_EMBD_QCH,
	QCH_CON_UFS_EMBD_QCH_FMP,
	QCH_CON_D_TZPC_IPP_QCH,
	QCH_CON_GPC_IPP_QCH,
	QCH_CON_IPP_CMU_IPP_QCH,
	QCH_CON_LHM_AST_OTF0_PDPIPP_QCH,
	QCH_CON_LHM_AST_OTF1_PDPIPP_QCH,
	QCH_CON_LHM_AST_OTF2_PDPIPP_QCH,
	QCH_CON_LHM_AST_VO_PDPIPP_QCH,
	QCH_CON_LHM_AXI_P_IPP_QCH,
	QCH_CON_LHS_AST_OTF_IPPDNS_QCH,
	QCH_CON_LHS_AST_SOTF0_IPPCSIS_QCH,
	QCH_CON_LHS_AST_SOTF1_IPPCSIS_QCH,
	QCH_CON_LHS_AST_SOTF2_IPPCSIS_QCH,
	QCH_CON_LHS_AST_VO_IPPDNS_QCH,
	QCH_CON_LHS_AST_ZOTF0_IPPCSIS_QCH,
	QCH_CON_LHS_AST_ZOTF1_IPPCSIS_QCH,
	QCH_CON_LHS_AST_ZOTF2_IPPCSIS_QCH,
	QCH_CON_LHS_AXI_D_IPP_QCH,
	QCH_CON_LHS_AXI_D_IPPDNS_QCH,
	QCH_CON_PPMU_IPP_QCH,
	QCH_CON_PPMU_MSA_QCH,
	QCH_CON_QE_ALIGN0_QCH,
	QCH_CON_QE_ALIGN1_QCH,
	QCH_CON_QE_ALIGN2_QCH,
	QCH_CON_QE_ALIGN3_QCH,
	QCH_CON_QE_ALN_STAT_QCH,
	QCH_CON_QE_FDPIG_QCH,
	QCH_CON_QE_RGBH0_QCH,
	QCH_CON_QE_RGBH1_QCH,
	QCH_CON_QE_RGBH2_QCH,
	QCH_CON_QE_THSTAT_QCH,
	QCH_CON_QE_TNR_MSA0_QCH,
	QCH_CON_QE_TNR_MSA1_QCH,
	QCH_CON_SIPU_IPP_QCH,
	QCH_CON_SSMT_ALIGN0_QCH,
	QCH_CON_SSMT_ALIGN1_QCH,
	QCH_CON_SSMT_ALIGN2_QCH,
	QCH_CON_SSMT_ALIGN3_QCH,
	QCH_CON_SSMT_ALN_STAT_QCH,
	QCH_CON_SSMT_FDPIG_QCH,
	QCH_CON_SSMT_RGBH0_QCH,
	QCH_CON_SSMT_RGBH1_QCH,
	QCH_CON_SSMT_RGBH2_QCH,
	QCH_CON_SSMT_THSTAT_QCH,
	QCH_CON_SSMT_TNR_MSA0_QCH,
	QCH_CON_SSMT_TNR_MSA1_QCH,
	QCH_CON_SYSMMU_IPP_QCH_S1,
	QCH_CON_SYSMMU_IPP_QCH_S2,
	QCH_CON_SYSREG_IPP_QCH,
	QCH_CON_TNR_A_QCH,
	QCH_CON_D_TZPC_ITP_QCH,
	QCH_CON_GPC_ITP_QCH,
	QCH_CON_ITP_QCH,
	QCH_CON_ITP_CMU_ITP_QCH,
	QCH_CON_LHM_AST_CTL_DNSITP_QCH,
	QCH_CON_LHM_AST_OTF0_DNSITP_QCH,
	QCH_CON_LHM_AST_OTF1_DNSITP_QCH,
	QCH_CON_LHM_AST_OTF2_DNSITP_QCH,
	QCH_CON_LHM_AXI_P_ITP_QCH,
	QCH_CON_LHS_AST_CTL_ITPDNS_QCH,
	QCH_CON_LHS_AST_OTF_ITPDNS_QCH,
	QCH_CON_SYSREG_ITP_QCH,
	QCH_CON_C2R_MCSC_QCH,
	QCH_CON_D_TZPC_MCSC_QCH,
	QCH_CON_GPC_MCSC_QCH,
	QCH_CON_ITSC_QCH_CLK,
	QCH_CON_ITSC_QCH_C2,
	QCH_CON_LHM_AST_INT_ITSCMCSC_QCH,
	QCH_CON_LHM_AST_OTF0_DNSMCSC_QCH,
	QCH_CON_LHM_AST_OTF1_DNSMCSC_QCH,
	QCH_CON_LHM_AST_OTF2_DNSMCSC_QCH,
	QCH_CON_LHM_AST_OTF_TNRMCSC_QCH,
	QCH_CON_LHM_AST_VO_GDCMCSC_QCH,
	QCH_CON_LHM_AXI_P_MCSC_QCH,
	QCH_CON_LHS_AST_INT_ITSCMCSC_QCH,
	QCH_CON_LHS_AST_OTF_MCSCTNR_QCH,
	QCH_CON_LHS_AST_VO_MCSCCSIS_QCH,
	QCH_CON_LHS_AXI_D0_MCSC_QCH,
	QCH_CON_LHS_AXI_D1_MCSC_QCH,
	QCH_CON_LHS_AXI_D2_MCSC_QCH,
	QCH_CON_LHS_AXI_D_MCSCDNS_QCH,
	QCH_CON_MCSC_QCH_CLK,
	QCH_CON_MCSC_QCH_C2CLK,
	QCH_CON_MCSC_CMU_MCSC_QCH,
	QCH_CON_PPMU_D0_ITSC_QCH,
	QCH_CON_PPMU_D0_MCSC_QCH,
	QCH_CON_PPMU_D1_ITSC_QCH,
	QCH_CON_PPMU_D1_MCSC_QCH,
	QCH_CON_QE_D0_MCSC_QCH,
	QCH_CON_QE_D1_ITSC_QCH,
	QCH_CON_QE_D1_MCSC_QCH,
	QCH_CON_QE_D2_ITSC_QCH,
	QCH_CON_QE_D2_MCSC_QCH,
	QCH_CON_QE_D3_MCSC_QCH,
	QCH_CON_QE_D4_MCSC_QCH,
	QCH_CON_SSMT_D0_ITSC_QCH,
	QCH_CON_SSMT_D0_MCSC_QCH,
	QCH_CON_SSMT_D1_ITSC_QCH,
	QCH_CON_SSMT_D1_MCSC_QCH,
	QCH_CON_SYSMMU_D0_MCSC_QCH_S1,
	QCH_CON_SYSMMU_D0_MCSC_QCH_S2,
	QCH_CON_SYSMMU_D1_MCSC_QCH_S1,
	QCH_CON_SYSMMU_D1_MCSC_QCH_S2,
	QCH_CON_SYSMMU_D2_MCSC_QCH_S1,
	QCH_CON_SYSMMU_D2_MCSC_QCH_S2,
	QCH_CON_SYSREG_MCSC_QCH,
	QCH_CON_D_TZPC_MFC_QCH,
	QCH_CON_GPC_MFC_QCH,
	QCH_CON_LHM_AXI_P_MFC_QCH,
	QCH_CON_LHS_AXI_D0_MFC_QCH,
	QCH_CON_LHS_AXI_D1_MFC_QCH,
	QCH_CON_MFC_QCH,
	QCH_CON_MFC_CMU_MFC_QCH,
	QCH_CON_PPMU_D0_MFC_QCH,
	QCH_CON_PPMU_D1_MFC_QCH,
	QCH_CON_RSTNSYNC_CLK_MFC_BUSD_SW_RESET_QCH,
	QCH_CON_SSMT_D0_MFC_QCH,
	QCH_CON_SSMT_D1_MFC_QCH,
	QCH_CON_SYSMMU_D0_MFC_QCH_0,
	QCH_CON_SYSMMU_D0_MFC_QCH_1,
	QCH_CON_SYSMMU_D1_MFC_QCH_0,
	QCH_CON_SYSMMU_D1_MFC_QCH_1,
	QCH_CON_SYSREG_MFC_QCH,
	QCH_CON_APBBR_DDRPHY_QCH,
	QCH_CON_APBBR_DMC_QCH,
	DMYQCH_CON_CMU_MIF_CMUREF_QCH,
	QCH_CON_DMC_QCH,
	QCH_CON_D_TZPC_MIF_QCH,
	QCH_CON_GEN_WREN_SECURE_QCH,
	QCH_CON_GPC_MIF_QCH,
	QCH_CON_LHM_AXI_P_MIF_QCH,
	QCH_CON_MIF_CMU_MIF_QCH,
	QCH_CON_QCH_ADAPTER_PPC_DEBUG_QCH,
	QCH_CON_SYSREG_MIF_QCH,
	QCH_CON_ADM_AHB_SSS_QCH,
	QCH_CON_DIT_QCH,
	QCH_CON_D_TZPC_MISC_QCH,
	QCH_CON_GIC_QCH,
	QCH_CON_GPC_MISC_QCH,
	QCH_CON_LHM_AST_ICC_CPUGIC_QCH,
	QCH_CON_LHM_AXI_D_SSS_QCH,
	QCH_CON_LHM_AXI_P_GIC_QCH,
	QCH_CON_LHM_AXI_P_MISC_QCH,
	QCH_CON_LHS_ACEL_D_MISC_QCH,
	QCH_CON_LHS_AST_IRI_GICCPU_QCH,
	QCH_CON_LHS_AXI_D_SSS_QCH,
	QCH_CON_MCT_QCH,
	QCH_CON_MISC_CMU_MISC_QCH,
	QCH_CON_OTP_CON_BIRA_QCH,
	QCH_CON_OTP_CON_BISR_QCH,
	QCH_CON_OTP_CON_TOP_QCH,
	QCH_CON_PDMA_QCH,
	DMYQCH_CON_PPMU_DMA_QCH,
	QCH_CON_PPMU_MISC_QCH,
	DMYQCH_CON_PUF_QCH,
	QCH_CON_QE_DIT_QCH,
	QCH_CON_QE_PDMA_QCH,
	QCH_CON_QE_PPMU_DMA_QCH,
	QCH_CON_QE_RTIC_QCH,
	QCH_CON_QE_SPDMA_QCH,
	QCH_CON_QE_SSS_QCH,
	QCH_CON_RTIC_QCH,
	QCH_CON_SPDMA_QCH,
	QCH_CON_SSMT_DIT_QCH,
	QCH_CON_SSMT_PDMA_QCH,
	QCH_CON_SSMT_PPMU_DMA_QCH,
	QCH_CON_SSMT_RTIC_QCH,
	QCH_CON_SSMT_SPDMA_QCH,
	QCH_CON_SSMT_SSS_QCH,
	QCH_CON_SSS_QCH,
	QCH_CON_SYSMMU_MISC_QCH,
	QCH_CON_SYSMMU_SSS_QCH,
	QCH_CON_SYSREG_MISC_QCH,
	QCH_CON_TMU_SUB_QCH,
	QCH_CON_TMU_TOP_QCH,
	QCH_CON_WDT_CLUSTER0_QCH,
	QCH_CON_WDT_CLUSTER1_QCH,
	QCH_CON_D_TZPC_PDP_QCH,
	QCH_CON_GPC_PDP_QCH,
	QCH_CON_LHM_AST_OTF0_CSISPDP_QCH,
	QCH_CON_LHM_AST_OTF1_CSISPDP_QCH,
	QCH_CON_LHM_AST_OTF2_CSISPDP_QCH,
	QCH_CON_LHM_AST_VO_CSISPDP_QCH,
	QCH_CON_LHM_AXI_P_PDP_QCH,
	QCH_CON_LHS_AST_OTF0_PDPCSIS_QCH,
	QCH_CON_LHS_AST_OTF0_PDPG3AA_QCH,
	QCH_CON_LHS_AST_OTF0_PDPIPP_QCH,
	QCH_CON_LHS_AST_OTF1_PDPCSIS_QCH,
	QCH_CON_LHS_AST_OTF1_PDPG3AA_QCH,
	QCH_CON_LHS_AST_OTF1_PDPIPP_QCH,
	QCH_CON_LHS_AST_OTF2_PDPCSIS_QCH,
	QCH_CON_LHS_AST_OTF2_PDPG3AA_QCH,
	QCH_CON_LHS_AST_OTF2_PDPIPP_QCH,
	QCH_CON_LHS_AST_VO_PDPIPP_QCH,
	QCH_CON_LHS_AST_YOTF0_PDPG3AA_QCH,
	QCH_CON_LHS_AST_YOTF1_PDPG3AA_QCH,
	QCH_CON_LHS_AXI_D_PDPCSIS_QCH,
	QCH_CON_LHS_AXI_D_PDPDNS_QCH,
	QCH_CON_PDP_CMU_PDP_QCH,
	QCH_CON_PDP_TOP_QCH_C2_PDP,
	QCH_CON_PDP_TOP_QCH_PDP_TOP,
	QCH_CON_PPMU_VRA_QCH,
	QCH_CON_QE_PDP_AF0_QCH,
	QCH_CON_QE_PDP_AF1_QCH,
	QCH_CON_QE_PDP_STAT0_QCH,
	QCH_CON_QE_PDP_STAT1_QCH,
	QCH_CON_QE_VRA_QCH,
	QCH_CON_SSMT_PDP_STAT_QCH,
	QCH_CON_SSMT_VRA_QCH,
	QCH_CON_SYSREG_PDP_QCH,
	QCH_CON_VRA_QCH,
	QCH_CON_D_TZPC_PERIC0_QCH,
	QCH_CON_GPC_PERIC0_QCH,
	QCH_CON_GPIO_PERIC0_QCH,
	QCH_CON_LHM_AXI_P_PERIC0_QCH,
	QCH_CON_PERIC0_CMU_PERIC0_QCH,
	QCH_CON_PERIC0_TOP0_QCH_USI1_USI,
	QCH_CON_PERIC0_TOP0_QCH_USI2_USI,
	QCH_CON_PERIC0_TOP0_QCH_USI3_USI,
	QCH_CON_PERIC0_TOP0_QCH_USI4_USI,
	QCH_CON_PERIC0_TOP0_QCH_USI5_USI,
	QCH_CON_PERIC0_TOP0_QCH_USI6_USI,
	QCH_CON_PERIC0_TOP0_QCH_I3C1,
	QCH_CON_PERIC0_TOP0_QCH_I3C2,
	QCH_CON_PERIC0_TOP0_QCH_I3C3,
	QCH_CON_PERIC0_TOP0_QCH_I3C4,
	QCH_CON_PERIC0_TOP0_QCH_I3C5,
	QCH_CON_PERIC0_TOP0_QCH_I3C6,
	QCH_CON_PERIC0_TOP0_QCH_I3C7,
	QCH_CON_PERIC0_TOP0_QCH_I3C8,
	QCH_CON_PERIC0_TOP0_QCH_USI7_USI,
	QCH_CON_PERIC0_TOP0_QCH_USI8_USI,
	DMYQCH_CON_PERIC0_TOP0_QCH_S1,
	DMYQCH_CON_PERIC0_TOP0_QCH_S2,
	DMYQCH_CON_PERIC0_TOP0_QCH_S3,
	DMYQCH_CON_PERIC0_TOP0_QCH_S4,
	DMYQCH_CON_PERIC0_TOP0_QCH_S5,
	DMYQCH_CON_PERIC0_TOP0_QCH_S6,
	DMYQCH_CON_PERIC0_TOP0_QCH_S7,
	DMYQCH_CON_PERIC0_TOP0_QCH_S8,
	QCH_CON_PERIC0_TOP1_QCH_USI0_UART,
	QCH_CON_PERIC0_TOP1_QCH_USI14_USI,
	QCH_CON_SYSREG_PERIC0_QCH,
	QCH_CON_D_TZPC_PERIC1_QCH,
	QCH_CON_GPC_PERIC1_QCH,
	QCH_CON_GPIO_PERIC1_QCH,
	QCH_CON_LHM_AXI_P_PERIC1_QCH,
	QCH_CON_PERIC1_CMU_PERIC1_QCH,
	QCH_CON_PERIC1_TOP0_QCH_USI0_USI,
	QCH_CON_PERIC1_TOP0_QCH_USI10_USI,
	QCH_CON_PERIC1_TOP0_QCH_USI11_USI,
	QCH_CON_PERIC1_TOP0_QCH_USI12_USI,
	QCH_CON_PERIC1_TOP0_QCH_I3C0,
	QCH_CON_PERIC1_TOP0_QCH_PWM,
	QCH_CON_PERIC1_TOP0_QCH_USI9_USI,
	QCH_CON_PERIC1_TOP0_QCH_USI13_USI,
	DMYQCH_CON_PERIC1_TOP0_QCH_S,
	QCH_CON_SYSREG_PERIC1_QCH,
	DMYQCH_CON_BIS_S2D_QCH,
	QCH_CON_LHM_AXI_G_SCAN2DRAM_QCH,
	QCH_CON_S2D_CMU_S2D_QCH,
	QCH_CON_D_TZPC_TNR_QCH,
	QCH_CON_GPC_TNR_QCH,
	QCH_CON_LHM_AST_OTF_MCSCTNR_QCH,
	QCH_CON_LHM_AST_VO_DNSTNR_QCH,
	QCH_CON_LHM_AXI_P_TNR_QCH,
	QCH_CON_LHS_AST_OTF_TNRGDC_QCH,
	QCH_CON_LHS_AST_OTF_TNRMCSC_QCH,
	QCH_CON_LHS_AST_VO_TNRGDC_QCH,
	QCH_CON_LHS_AXI_D0_TNR_QCH,
	QCH_CON_LHS_AXI_D1_TNR_QCH,
	QCH_CON_LHS_AXI_D2_TNR_QCH,
	QCH_CON_LHS_AXI_D3_TNR_QCH,
	QCH_CON_LHS_AXI_D4_TNR_QCH,
	QCH_CON_PPMU_D0_TNR_QCH,
	QCH_CON_PPMU_D1_TNR_QCH,
	QCH_CON_PPMU_D2_TNR_QCH,
	QCH_CON_PPMU_D3_TNR_QCH,
	QCH_CON_PPMU_D4_TNR_QCH,
	QCH_CON_PPMU_D5_TNR_QCH,
	QCH_CON_PPMU_D6_TNR_QCH,
	QCH_CON_PPMU_D7_TNR_QCH,
	QCH_CON_QE_D0_TNR_QCH,
	QCH_CON_QE_D1_TNR_QCH,
	QCH_CON_QE_D5_TNR_QCH,
	QCH_CON_QE_D6_TNR_QCH,
	QCH_CON_QE_D7_TNR_QCH,
	QCH_CON_SSMT_D0_TNR_QCH,
	QCH_CON_SSMT_D1_TNR_QCH,
	QCH_CON_SSMT_D2_TNR_QCH,
	QCH_CON_SSMT_D3_TNR_QCH,
	QCH_CON_SSMT_D4_TNR_QCH,
	QCH_CON_SSMT_D5_TNR_QCH,
	QCH_CON_SSMT_D6_TNR_QCH,
	QCH_CON_SSMT_D7_TNR_QCH,
	QCH_CON_SYSMMU_D0_TNR_QCH_S1,
	QCH_CON_SYSMMU_D0_TNR_QCH_S2,
	QCH_CON_SYSMMU_D1_TNR_QCH_S1,
	QCH_CON_SYSMMU_D1_TNR_QCH_S2,
	QCH_CON_SYSMMU_D2_TNR_QCH_S2,
	QCH_CON_SYSMMU_D2_TNR_QCH_S1,
	QCH_CON_SYSMMU_D3_TNR_QCH_S2,
	QCH_CON_SYSMMU_D3_TNR_QCH_S1,
	QCH_CON_SYSMMU_D4_TNR_QCH_S1,
	QCH_CON_SYSMMU_D4_TNR_QCH_S2,
	QCH_CON_SYSREG_TNR_QCH,
	QCH_CON_TNR_QCH_C2,
	QCH_CON_TNR_QCH_ACLK,
	QCH_CON_TNR_CMU_TNR_QCH,
	QCH_CON_BUSIF_HPMTPU_QCH,
	QCH_CON_D_TZPC_TPU_QCH,
	QCH_CON_GPC_TPU_QCH,
	QCH_CON_LHM_ATB_INT_T0_TPU_QCH,
	QCH_CON_LHM_ATB_INT_T1_TPU_QCH,
	QCH_CON_LHM_AXI_P_TPU_QCH,
	QCH_CON_LHS_ATB_INT_T0_TPU_QCH,
	QCH_CON_LHS_ATB_INT_T1_TPU_QCH,
	QCH_CON_LHS_ATB_T0_TPUCPUCL0_QCH,
	QCH_CON_LHS_ATB_T1_TPUCPUCL0_QCH,
	QCH_CON_LHS_AXI_D_TPU_QCH,
	QCH_CON_PPMU_TPU_QCH,
	QCH_CON_RSTNSYNC_CLK_TPU_DD_QCH,
	QCH_CON_SSMT_TPU_QCH,
	QCH_CON_SYSMMU_TPU_QCH_S1,
	QCH_CON_SYSMMU_TPU_QCH_S2,
	QCH_CON_SYSREG_TPU_QCH,
	DMYQCH_CON_TPU_QCH,
	QCH_CON_TPU_CMU_TPU_QCH,
	AOC_CMU_AOC_CONTROLLER_OPTION,
	APM_CMU_APM_CONTROLLER_OPTION,
	BO_CMU_BO_CONTROLLER_OPTION,
	BUS0_CMU_BUS0_CONTROLLER_OPTION,
	BUS1_CMU_BUS1_CONTROLLER_OPTION,
	BUS2_CMU_BUS2_CONTROLLER_OPTION,
	CMU_CMU_TOP_CONTROLLER_OPTION,
	CORE_CMU_CORE_CONTROLLER_OPTION,
	CORE_EMBEDDED_CMU_CORE_CONTROLLER_OPTION,
	CORE_EMBEDDED_CMU_CORE1_CONTROLLER_OPTION,
	CORE_EMBEDDED_CMU_CORE2_CONTROLLER_OPTION,
	CORE_EMBEDDED_CMU_CORE3_CONTROLLER_OPTION,
	CPUCL0_CMU_CPUCL0_CONTROLLER_OPTION,
	CPUCL0_EMBEDDED_CMU_CPUCL0_CONTROLLER_OPTION,
	CPUCL1_CMU_CPUCL1_CONTROLLER_OPTION,
	CPUCL2_CMU_CPUCL2_CONTROLLER_OPTION,
	CSIS_CMU_CSIS_CONTROLLER_OPTION,
	DISP_CMU_DISP_CONTROLLER_OPTION,
	DNS_CMU_DNS_CONTROLLER_OPTION,
	DPU_CMU_DPU_CONTROLLER_OPTION,
	EH_CMU_EH_CONTROLLER_OPTION,
	G2D_CMU_G2D_CONTROLLER_OPTION,
	G3AA_CMU_G3AA_CONTROLLER_OPTION,
	G3D_CMU_G3D_CONTROLLER_OPTION,
	G3D_EMBEDDED_CMU_G3D_CONTROLLER_OPTION,
	GDC_CMU_GDC_CONTROLLER_OPTION,
	HSI0_CMU_HSI0_CONTROLLER_OPTION,
	HSI1_CMU_HSI1_CONTROLLER_OPTION,
	HSI2_CMU_HSI2_CONTROLLER_OPTION,
	IPP_CMU_IPP_CONTROLLER_OPTION,
	ITP_CMU_ITP_CONTROLLER_OPTION,
	MCSC_CMU_MCSC_CONTROLLER_OPTION,
	MFC_CMU_MFC_CONTROLLER_OPTION,
	MIF_CMU_MIF_CONTROLLER_OPTION,
	MISC_CMU_MISC_CONTROLLER_OPTION,
	PDP_CMU_PDP_CONTROLLER_OPTION,
	PERIC0_CMU_PERIC0_CONTROLLER_OPTION,
	PERIC1_CMU_PERIC1_CONTROLLER_OPTION,
	S2D_CMU_S2D_CONTROLLER_OPTION,
	TNR_CMU_TNR_CONTROLLER_OPTION,
	TPU_CMU_TPU_CONTROLLER_OPTION,
	end_of_sfr,
	num_of_sfr = end_of_sfr - SFR_TYPE,
};

enum sfr_access_id {
	PLL_LOCKTIME_PLL_SHARED0_PLL_LOCK_TIME = SFR_ACCESS_TYPE,
	PLL_CON3_PLL_SHARED0_ENABLE,
	PLL_CON3_PLL_SHARED0_STABLE,
	PLL_CON3_PLL_SHARED0_DIV_P,
	PLL_CON3_PLL_SHARED0_DIV_M,
	PLL_CON3_PLL_SHARED0_DIV_S,
	PLL_LOCKTIME_PLL_SHARED1_PLL_LOCK_TIME,
	PLL_CON3_PLL_SHARED1_ENABLE,
	PLL_CON3_PLL_SHARED1_STABLE,
	PLL_CON3_PLL_SHARED1_DIV_P,
	PLL_CON3_PLL_SHARED1_DIV_M,
	PLL_CON3_PLL_SHARED1_DIV_S,
	PLL_LOCKTIME_PLL_SHARED2_PLL_LOCK_TIME,
	PLL_CON3_PLL_SHARED2_ENABLE,
	PLL_CON3_PLL_SHARED2_STABLE,
	PLL_CON3_PLL_SHARED2_DIV_P,
	PLL_CON3_PLL_SHARED2_DIV_M,
	PLL_CON3_PLL_SHARED2_DIV_S,
	PLL_LOCKTIME_PLL_SHARED3_PLL_LOCK_TIME,
	PLL_CON3_PLL_SHARED3_ENABLE,
	PLL_CON3_PLL_SHARED3_STABLE,
	PLL_CON3_PLL_SHARED3_DIV_P,
	PLL_CON3_PLL_SHARED3_DIV_M,
	PLL_CON3_PLL_SHARED3_DIV_S,
	PLL_LOCKTIME_PLL_SPARE_PLL_LOCK_TIME,
	PLL_CON3_PLL_SPARE_ENABLE,
	PLL_CON3_PLL_SPARE_STABLE,
	PLL_CON3_PLL_SPARE_DIV_P,
	PLL_CON3_PLL_SPARE_DIV_M,
	PLL_CON3_PLL_SPARE_DIV_S,
	PLL_LOCKTIME_PLL_CORE_PLL_LOCK_TIME,
	PLL_CON3_PLL_CORE_ENABLE,
	PLL_CON3_PLL_CORE_STABLE,
	PLL_CON3_PLL_CORE_DIV_P,
	PLL_CON3_PLL_CORE_DIV_M,
	PLL_CON3_PLL_CORE_DIV_S,
	PLL_LOCKTIME_PLL_CPUCL0_PLL_LOCK_TIME,
	PLL_CON3_PLL_CPUCL0_ENABLE,
	PLL_CON3_PLL_CPUCL0_STABLE,
	PLL_CON3_PLL_CPUCL0_DIV_P,
	PLL_CON3_PLL_CPUCL0_DIV_M,
	PLL_CON3_PLL_CPUCL0_DIV_S,
	PLL_LOCKTIME_PLL_CPUCL1_PLL_LOCK_TIME,
	PLL_CON3_PLL_CPUCL1_ENABLE,
	PLL_CON3_PLL_CPUCL1_STABLE,
	PLL_CON3_PLL_CPUCL1_DIV_P,
	PLL_CON3_PLL_CPUCL1_DIV_M,
	PLL_CON3_PLL_CPUCL1_DIV_S,
	PLL_LOCKTIME_PLL_CPUCL2_PLL_LOCK_TIME,
	PLL_CON3_PLL_CPUCL2_ENABLE,
	PLL_CON3_PLL_CPUCL2_STABLE,
	PLL_CON3_PLL_CPUCL2_DIV_P,
	PLL_CON3_PLL_CPUCL2_DIV_M,
	PLL_CON3_PLL_CPUCL2_DIV_S,
	PLL_LOCKTIME_PLL_G3D_PLL_LOCK_TIME,
	PLL_CON3_PLL_G3D_ENABLE,
	PLL_CON3_PLL_G3D_STABLE,
	PLL_CON3_PLL_G3D_DIV_P,
	PLL_CON3_PLL_G3D_DIV_M,
	PLL_CON3_PLL_G3D_DIV_S,
	PLL_LOCKTIME_PLL_G3D_L2_PLL_LOCK_TIME,
	PLL_CON3_PLL_G3D_L2_ENABLE,
	PLL_CON3_PLL_G3D_L2_STABLE,
	PLL_CON3_PLL_G3D_L2_DIV_P,
	PLL_CON3_PLL_G3D_L2_DIV_M,
	PLL_CON3_PLL_G3D_L2_DIV_S,
	PLL_LOCKTIME_PLL_USB_PLL_LOCK_TIME,
	PLL_CON3_PLL_USB_ENABLE,
	PLL_CON3_PLL_USB_STABLE,
	PLL_CON3_PLL_USB_DIV_P,
	PLL_CON3_PLL_USB_DIV_M,
	PLL_CON3_PLL_USB_DIV_S,
	PLL_LOCKTIME_PLL_MIF_PLL_LOCK_TIME,
	PLL_CON3_PLL_MIF_ENABLE,
	PLL_CON3_PLL_MIF_STABLE,
	PLL_CON3_PLL_MIF_DIV_P,
	PLL_CON3_PLL_MIF_DIV_M,
	PLL_CON3_PLL_MIF_DIV_S,
	PLL_LOCKTIME_PLL_MIF_EXT_PLL_LOCK_TIME,
	PLL_CON3_PLL_MIF_EXT_ENABLE,
	PLL_CON3_PLL_MIF_EXT_STABLE,
	PLL_CON3_PLL_MIF_EXT_DIV_P,
	PLL_CON3_PLL_MIF_EXT_DIV_M,
	PLL_CON3_PLL_MIF_EXT_DIV_S,
	PLL_LOCKTIME_PLL_MIF_S2D_PLL_LOCK_TIME,
	PLL_CON3_PLL_MIF_S2D_ENABLE,
	PLL_CON3_PLL_MIF_S2D_STABLE,
	PLL_CON3_PLL_MIF_S2D_DIV_P,
	PLL_CON3_PLL_MIF_S2D_DIV_M,
	PLL_CON3_PLL_MIF_S2D_DIV_S,
	PLL_LOCKTIME_PLL_TPU_PLL_LOCK_TIME,
	PLL_CON3_PLL_TPU_ENABLE,
	PLL_CON3_PLL_TPU_STABLE,
	PLL_CON3_PLL_TPU_DIV_P,
	PLL_CON3_PLL_TPU_DIV_M,
	PLL_CON3_PLL_TPU_DIV_S,
	CLK_CON_MUX_MUX_CLKCMU_APM_FUNC_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_APM_FUNC_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_APM_FUNC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_APM_FUNCSRC_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_APM_FUNCSRC_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_APM_FUNCSRC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_BUS0_CMUREF_SELECT,
	CLK_CON_MUX_MUX_BUS0_CMUREF_BUSY,
	CLK_CON_MUX_MUX_BUS0_CMUREF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_BUS0_BUS_OPTION1_SELECT,
	CLK_CON_MUX_MUX_CLK_BUS0_BUS_OPTION1_BUSY,
	CLK_CON_MUX_MUX_CLK_BUS0_BUS_OPTION1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_BUS1_CMUREF_SELECT,
	CLK_CON_MUX_MUX_BUS1_CMUREF_BUSY,
	CLK_CON_MUX_MUX_BUS1_CMUREF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_BUS2_CMUREF_SELECT,
	CLK_CON_MUX_MUX_BUS2_CMUREF_BUSY,
	CLK_CON_MUX_MUX_BUS2_CMUREF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_MFC_MFC_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_MFC_MFC_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_MFC_MFC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_HSI0_USB31DRD_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_HSI0_USB31DRD_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_HSI0_USB31DRD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_G2D_G2D_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_G2D_G2D_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_G2D_G2D_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_CSIS_BUS_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_CSIS_BUS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_CSIS_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL0_SWITCH_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL0_SWITCH_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL0_SWITCH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_CORE_BUS_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_CORE_BUS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_CORE_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_ITP_BUS_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_ITP_BUS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_ITP_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_G3AA_G3AA_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_G3AA_G3AA_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_G3AA_G3AA_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_MCSC_ITSC_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_MCSC_ITSC_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_MCSC_ITSC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_G2D_MSCL_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_G2D_MSCL_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_G2D_MSCL_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_HPM_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_HPM_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_HPM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_HSI1_BUS_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_HSI1_BUS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_HSI1_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK0_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK0_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK1_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK1_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK2_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK2_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK3_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK3_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK3_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_BO_BUS_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_BO_BUS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_BO_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_HSI2_UFS_EMBD_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_HSI2_UFS_EMBD_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_HSI2_UFS_EMBD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CMU_CMUREF_SELECT,
	CLK_CON_MUX_MUX_CMU_CMUREF_BUSY,
	CLK_CON_MUX_MUX_CMU_CMUREF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_PERIC0_BUS_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_PERIC0_BUS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_PERIC0_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_PERIC1_BUS_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_PERIC1_BUS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_PERIC1_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_MISC_BUS_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_MISC_BUS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_MISC_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_HSI0_DPGTC_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_HSI0_DPGTC_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_HSI0_DPGTC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_HSI2_PCIE_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_HSI2_PCIE_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_HSI2_PCIE_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_HSI2_BUS_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_HSI2_BUS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_HSI2_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_MIF_BUSP_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_MIF_BUSP_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_MIF_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_PERIC0_IP_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_PERIC0_IP_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_PERIC0_IP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_PERIC1_IP_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_PERIC1_IP_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_PERIC1_IP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_TPU_BUS_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_TPU_BUS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_TPU_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_HSI0_USBDPDBG_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_HSI0_USBDPDBG_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_HSI0_USBDPDBG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_PDP_VRA_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_PDP_VRA_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_PDP_VRA_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_DPU_BUS_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_DPU_BUS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_DPU_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL1_SWITCH_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL1_SWITCH_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL1_SWITCH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_HSI1_PCIE_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_HSI1_PCIE_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_HSI1_PCIE_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_HSI0_BUS_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_HSI0_BUS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_HSI0_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_TOP_CMUREF_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_TOP_CMUREF_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_TOP_CMUREF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_IPP_BUS_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_IPP_BUS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_IPP_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK4_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK4_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK4_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_TNR_BUS_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_TNR_BUS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_TNR_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_BUS1_BUS_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_BUS1_BUS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_BUS1_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_BUS2_BUS_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_BUS2_BUS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_BUS2_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_BUS0_BUS_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_BUS0_BUS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_BUS0_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK5_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK5_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK5_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK6_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK6_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK6_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_DNS_BUS_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_DNS_BUS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_DNS_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_GDC_GDC0_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_GDC_GDC0_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_GDC_GDC0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_GDC_GDC1_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_GDC_GDC1_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_GDC_GDC1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_MCSC_MCSC_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_MCSC_MCSC_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_MCSC_MCSC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_TPU_TPU_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_TPU_TPU_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_TPU_TPU_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_HSI2_MMC_CARD_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_HSI2_MMC_CARD_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_HSI2_MMC_CARD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK7_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK7_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK7_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_G3D_GLB_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_G3D_GLB_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_G3D_GLB_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL2_SWITCH_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL2_SWITCH_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL2_SWITCH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_GDC_SCSC_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_GDC_SCSC_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_GDC_SCSC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_MISC_SSS_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_MISC_SSS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_MISC_SSS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_DISP_BUS_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_DISP_BUS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_DISP_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_EH_BUS_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_EH_BUS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_EH_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST_OPTION1_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST_OPTION1_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST_OPTION1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_TOP_BOOST_OPTION1_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_TOP_BOOST_OPTION1_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_TOP_BOOST_OPTION1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_PDP_BUS_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_PDP_BUS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_PDP_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_TPU_UART_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_TPU_UART_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_TPU_UART_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_TPU_TPUCTL_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_TPU_TPUCTL_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_TPU_TPUCTL_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_G3D_SWITCH_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_G3D_SWITCH_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_G3D_SWITCH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_G3D_BUSD_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_G3D_BUSD_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_G3D_BUSD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CORE_CMUREF_SELECT,
	CLK_CON_MUX_MUX_CORE_CMUREF_BUSY,
	CLK_CON_MUX_MUX_CORE_CMUREF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_CORE_BUS_SELECT,
	CLK_CON_MUX_MUX_CLK_CORE_BUS_BUSY,
	CLK_CON_MUX_MUX_CLK_CORE_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_CORE_BUS_OPTION1_SELECT,
	CLK_CON_MUX_MUX_CLK_CORE_BUS_OPTION1_BUSY,
	CLK_CON_MUX_MUX_CLK_CORE_BUS_OPTION1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_CPUCL0_PLL_SELECT,
	CLK_CON_MUX_MUX_CLK_CPUCL0_PLL_BUSY,
	CLK_CON_MUX_MUX_CLK_CPUCL0_PLL_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CPUCL0_CMUREF_SELECT,
	CLK_CON_MUX_MUX_CPUCL0_CMUREF_BUSY,
	CLK_CON_MUX_MUX_CPUCL0_CMUREF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CPUCL1_CMUREF_SELECT,
	CLK_CON_MUX_MUX_CPUCL1_CMUREF_BUSY,
	CLK_CON_MUX_MUX_CPUCL1_CMUREF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_CPUCL1_PLL_SELECT,
	CLK_CON_MUX_MUX_CLK_CPUCL1_PLL_BUSY,
	CLK_CON_MUX_MUX_CLK_CPUCL1_PLL_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_CPUCL2_PLL_SELECT,
	CLK_CON_MUX_MUX_CLK_CPUCL2_PLL_BUSY,
	CLK_CON_MUX_MUX_CLK_CPUCL2_PLL_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CPUCL2_CMUREF_SELECT,
	CLK_CON_MUX_MUX_CPUCL2_CMUREF_BUSY,
	CLK_CON_MUX_MUX_CPUCL2_CMUREF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_EH_BUS_SELECT,
	CLK_CON_MUX_MUX_CLK_EH_BUS_BUSY,
	CLK_CON_MUX_MUX_CLK_EH_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_G3D_STACKS_SELECT,
	CLK_CON_MUX_MUX_CLK_G3D_STACKS_BUSY,
	CLK_CON_MUX_MUX_CLK_G3D_STACKS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_G3D_L2_GLB_SELECT,
	CLK_CON_MUX_MUX_CLK_G3D_L2_GLB_BUSY,
	CLK_CON_MUX_MUX_CLK_G3D_L2_GLB_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_G3D_TOP_SELECT,
	CLK_CON_MUX_MUX_CLK_G3D_TOP_BUSY,
	CLK_CON_MUX_MUX_CLK_G3D_TOP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_HSI0_USB31DRD_SELECT,
	CLK_CON_MUX_MUX_CLK_HSI0_USB31DRD_BUSY,
	CLK_CON_MUX_MUX_CLK_HSI0_USB31DRD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_HSI0_BUS_SELECT,
	CLK_CON_MUX_MUX_CLK_HSI0_BUS_BUSY,
	CLK_CON_MUX_MUX_CLK_HSI0_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_HSI0_USB20_REF_SELECT,
	CLK_CON_MUX_MUX_CLK_HSI0_USB20_REF_BUSY,
	CLK_CON_MUX_MUX_CLK_HSI0_USB20_REF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_MIF_CMUREF_SELECT,
	CLK_CON_MUX_MUX_MIF_CMUREF_BUSY,
	CLK_CON_MUX_MUX_MIF_CMUREF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_S2D_CORE_SELECT,
	CLK_CON_MUX_MUX_CLK_S2D_CORE_BUSY,
	CLK_CON_MUX_MUX_CLK_S2D_CORE_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_TPU_TPU_SELECT,
	CLK_CON_MUX_MUX_CLK_TPU_TPU_BUSY,
	CLK_CON_MUX_MUX_CLK_TPU_TPU_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_TPU_TPUCTL_SELECT,
	CLK_CON_MUX_MUX_CLK_TPU_TPUCTL_BUSY,
	CLK_CON_MUX_MUX_CLK_TPU_TPUCTL_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_BO_BUS_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_BO_BUS_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_BO_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_BUS0_BUS_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_BUS0_BUS_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_BUS0_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_BUS1_BUS_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_BUS1_BUS_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_BUS1_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_BUS2_BUS_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_BUS2_BUS_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_BUS2_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_CORE_BUS_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_CORE_BUS_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_CORE_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_CPUCL0_SWITCH_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_CPUCL0_SWITCH_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_CPUCL0_SWITCH_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_CPUCL0_DBG_BUS_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_CPUCL0_DBG_BUS_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_CPUCL0_DBG_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_CPUCL1_SWITCH_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_CPUCL1_SWITCH_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_CPUCL1_SWITCH_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_CPUCL2_SWITCH_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_CPUCL2_SWITCH_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_CPUCL2_SWITCH_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_CSIS_BUS_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_CSIS_BUS_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_CSIS_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_DISP_BUS_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_DISP_BUS_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_DISP_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_DNS_BUS_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_DNS_BUS_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_DNS_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_DPU_BUS_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_DPU_BUS_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_DPU_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_EH_BUS_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_EH_BUS_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_EH_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_EH_PLL_CORE_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_EH_PLL_CORE_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_EH_PLL_CORE_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_G2D_G2D_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_G2D_G2D_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_G2D_G2D_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_G2D_MSCL_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_G2D_MSCL_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_G2D_MSCL_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_G3AA_G3AA_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_G3AA_G3AA_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_G3AA_G3AA_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_G3D_SWITCH_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_G3D_SWITCH_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_G3D_SWITCH_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_EMBEDDED_G3D_STACKS_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_EMBEDDED_G3D_STACKS_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_EMBEDDED_G3D_STACKS_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_G3D_GLB_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_G3D_GLB_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_G3D_GLB_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_EMBEDDED_G3D_COREGROUP_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_EMBEDDED_G3D_COREGROUP_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_EMBEDDED_G3D_COREGROUP_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_G3D_BUSD_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_G3D_BUSD_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_G3D_BUSD_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_EMBEDDED_G3D_TOP_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_EMBEDDED_G3D_TOP_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_EMBEDDED_G3D_TOP_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_GDC_SCSC_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_GDC_SCSC_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_GDC_SCSC_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_GDC_GDC0_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_GDC_GDC0_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_GDC_GDC0_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_GDC_GDC1_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_GDC_GDC1_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_GDC_GDC1_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_HSI0_BUS_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_HSI0_BUS_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_HSI0_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_HSI0_USB31DRD_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_HSI0_USB31DRD_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_HSI0_USB31DRD_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_HSI0_DPGTC_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_HSI0_DPGTC_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_HSI0_DPGTC_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_HSI0_USPDPDBG_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_HSI0_USPDPDBG_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_HSI0_USPDPDBG_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_HSI0_ALT_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_HSI0_ALT_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_HSI0_ALT_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_HSI0_USB20_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_HSI0_USB20_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_HSI0_USB20_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_HSI0_TCXO_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_HSI0_TCXO_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_HSI0_TCXO_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_HSI1_BUS_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_HSI1_BUS_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_HSI1_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_HSI1_PCIE_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_HSI1_PCIE_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_HSI1_PCIE_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_HSI2_BUS_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_HSI2_BUS_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_HSI2_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_HSI2_PCIE_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_HSI2_PCIE_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_HSI2_PCIE_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_HSI2_UFS_EMBD_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_HSI2_UFS_EMBD_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_HSI2_UFS_EMBD_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_HSI2_MMC_CARD_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_HSI2_MMC_CARD_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_HSI2_MMC_CARD_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_IPP_BUS_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_IPP_BUS_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_IPP_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_ITP_BUS_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_ITP_BUS_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_ITP_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_MCSC_ITSC_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_MCSC_ITSC_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_MCSC_ITSC_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_MCSC_MCSC_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_MCSC_MCSC_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_MCSC_MCSC_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_MFC_MFC_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_MFC_MFC_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_MFC_MFC_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_MIF_BUSP_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_MIF_BUSP_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_MIF_BUSP_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_CLKMUX_MIF_DDRPHY2X_MUX_SEL,
	PLL_CON0_CLKMUX_MIF_DDRPHY2X_BUSY,
	PLL_CON1_CLKMUX_MIF_DDRPHY2X_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_MISC_BUS_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_MISC_BUS_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_MISC_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_MISC_SSS_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_MISC_SSS_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_MISC_SSS_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_PDP_BUS_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_PDP_BUS_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_PDP_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_PDP_VRA_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_PDP_VRA_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_PDP_VRA_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_PERIC0_BUS_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_PERIC0_BUS_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_PERIC0_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_PERIC0_USI6_USI_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_PERIC0_USI6_USI_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_PERIC0_USI6_USI_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_PERIC0_USI3_USI_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_PERIC0_USI3_USI_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_PERIC0_USI3_USI_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_PERIC0_USI4_USI_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_PERIC0_USI4_USI_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_PERIC0_USI4_USI_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_PERIC0_USI5_USI_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_PERIC0_USI5_USI_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_PERIC0_USI5_USI_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_PERIC0_USI14_USI_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_PERIC0_USI14_USI_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_PERIC0_USI14_USI_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_PERIC0_I3C_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_PERIC0_I3C_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_PERIC0_I3C_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_PERIC0_USI7_USI_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_PERIC0_USI7_USI_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_PERIC0_USI7_USI_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_PERIC0_USI8_USI_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_PERIC0_USI8_USI_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_PERIC0_USI8_USI_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_PERIC0_USI1_USI_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_PERIC0_USI1_USI_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_PERIC0_USI1_USI_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_PERIC0_USI0_UART_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_PERIC0_USI0_UART_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_PERIC0_USI0_UART_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_PERIC0_USI2_USI_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_PERIC0_USI2_USI_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_PERIC0_USI2_USI_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_PERIC1_BUS_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_PERIC1_BUS_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_PERIC1_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_PERIC1_USI11_USI_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_PERIC1_USI11_USI_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_PERIC1_USI11_USI_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_PERIC1_USI12_USI_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_PERIC1_USI12_USI_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_PERIC1_USI12_USI_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_PERIC1_USI0_USI_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_PERIC1_USI0_USI_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_PERIC1_USI0_USI_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_PERIC1_I3C_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_PERIC1_I3C_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_PERIC1_I3C_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_PERIC1_USI9_USI_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_PERIC1_USI9_USI_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_PERIC1_USI9_USI_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_PERIC1_USI10_USI_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_PERIC1_USI10_USI_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_PERIC1_USI10_USI_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_PERIC1_USI13_USI_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_PERIC1_USI13_USI_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_PERIC1_USI13_USI_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_CLKCMU_MIF_DDRPHY2X_S2D_MUX_SEL,
	PLL_CON0_CLKCMU_MIF_DDRPHY2X_S2D_BUSY,
	PLL_CON1_CLKCMU_MIF_DDRPHY2X_S2D_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_TNR_BUS_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_TNR_BUS_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_TNR_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_TPU_BUS_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_TPU_BUS_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_TPU_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_TPU_TPU_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_TPU_TPU_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_TPU_TPU_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_TPU_TPUCTL_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_TPU_TPUCTL_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_TPU_TPUCTL_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_TPU_UART_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_TPU_UART_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_TPU_UART_USER_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_MISC_GIC_BUSY,
	CLK_CON_MUX_MUX_CLK_MISC_GIC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_APM_BOOST_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_APM_BOOST_BUSY,
	CLK_CON_DIV_DIV_CLK_APM_BOOST_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_APM_USI0_USI_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_APM_USI0_USI_BUSY,
	CLK_CON_DIV_DIV_CLK_APM_USI0_USI_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_APM_USI0_UART_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_APM_USI0_UART_BUSY,
	CLK_CON_DIV_DIV_CLK_APM_USI0_UART_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_APM_USI1_UART_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_APM_USI1_UART_BUSY,
	CLK_CON_DIV_DIV_CLK_APM_USI1_UART_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_BO_BUSP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_BO_BUSP_BUSY,
	CLK_CON_DIV_DIV_CLK_BO_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_BUS0_BUSP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_BUS0_BUSP_BUSY,
	CLK_CON_DIV_DIV_CLK_BUS0_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_BUS1_BUSP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_BUS1_BUSP_BUSY,
	CLK_CON_DIV_DIV_CLK_BUS1_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_BUS2_BUSP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_BUS2_BUSP_BUSY,
	CLK_CON_DIV_DIV_CLK_BUS2_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_PLL_SHARED0_DIV2_DIVRATIO,
	CLK_CON_DIV_PLL_SHARED0_DIV2_BUSY,
	CLK_CON_DIV_PLL_SHARED0_DIV2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_G3D_SWITCH_DIVRATIO,
	CLK_CON_DIV_CLKCMU_G3D_SWITCH_BUSY,
	CLK_CON_DIV_CLKCMU_G3D_SWITCH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_PERIC0_BUS_DIVRATIO,
	CLK_CON_DIV_CLKCMU_PERIC0_BUS_BUSY,
	CLK_CON_DIV_CLKCMU_PERIC0_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_MISC_BUS_DIVRATIO,
	CLK_CON_DIV_CLKCMU_MISC_BUS_BUSY,
	CLK_CON_DIV_CLKCMU_MISC_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_HSI1_BUS_DIVRATIO,
	CLK_CON_DIV_CLKCMU_HSI1_BUS_BUSY,
	CLK_CON_DIV_CLKCMU_HSI1_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_DPU_BUS_DIVRATIO,
	CLK_CON_DIV_CLKCMU_DPU_BUS_BUSY,
	CLK_CON_DIV_CLKCMU_DPU_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_PLL_SHARED1_DIV2_DIVRATIO,
	CLK_CON_DIV_PLL_SHARED1_DIV2_BUSY,
	CLK_CON_DIV_PLL_SHARED1_DIV2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_PLL_SHARED2_DIV2_DIVRATIO,
	CLK_CON_DIV_PLL_SHARED2_DIV2_BUSY,
	CLK_CON_DIV_PLL_SHARED2_DIV2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_PLL_SHARED3_DIV2_DIVRATIO,
	CLK_CON_DIV_PLL_SHARED3_DIV2_BUSY,
	CLK_CON_DIV_PLL_SHARED3_DIV2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_PLL_SHARED0_DIV4_DIVRATIO,
	CLK_CON_DIV_PLL_SHARED0_DIV4_BUSY,
	CLK_CON_DIV_PLL_SHARED0_DIV4_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_MFC_MFC_DIVRATIO,
	CLK_CON_DIV_CLKCMU_MFC_MFC_BUSY,
	CLK_CON_DIV_CLKCMU_MFC_MFC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_G2D_G2D_DIVRATIO,
	CLK_CON_DIV_CLKCMU_G2D_G2D_BUSY,
	CLK_CON_DIV_CLKCMU_G2D_G2D_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_HSI0_USB31DRD_DIVRATIO,
	CLK_CON_DIV_CLKCMU_HSI0_USB31DRD_BUSY,
	CLK_CON_DIV_CLKCMU_HSI0_USB31DRD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_CSIS_BUS_DIVRATIO,
	CLK_CON_DIV_CLKCMU_CSIS_BUS_BUSY,
	CLK_CON_DIV_CLKCMU_CSIS_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_PERIC1_BUS_DIVRATIO,
	CLK_CON_DIV_CLKCMU_PERIC1_BUS_BUSY,
	CLK_CON_DIV_CLKCMU_PERIC1_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH_DIVRATIO,
	CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH_BUSY,
	CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_CORE_BUS_DIVRATIO,
	CLK_CON_DIV_CLKCMU_CORE_BUS_BUSY,
	CLK_CON_DIV_CLKCMU_CORE_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_ITP_BUS_DIVRATIO,
	CLK_CON_DIV_CLKCMU_ITP_BUS_BUSY,
	CLK_CON_DIV_CLKCMU_ITP_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_G3AA_G3AA_DIVRATIO,
	CLK_CON_DIV_CLKCMU_G3AA_G3AA_BUSY,
	CLK_CON_DIV_CLKCMU_G3AA_G3AA_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_MCSC_ITSC_DIVRATIO,
	CLK_CON_DIV_CLKCMU_MCSC_ITSC_BUSY,
	CLK_CON_DIV_CLKCMU_MCSC_ITSC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_G2D_MSCL_DIVRATIO,
	CLK_CON_DIV_CLKCMU_G2D_MSCL_BUSY,
	CLK_CON_DIV_CLKCMU_G2D_MSCL_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_HPM_DIVRATIO,
	CLK_CON_DIV_CLKCMU_HPM_BUSY,
	CLK_CON_DIV_CLKCMU_HPM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_HSI2_PCIE_DIVRATIO,
	CLK_CON_DIV_CLKCMU_HSI2_PCIE_BUSY,
	CLK_CON_DIV_CLKCMU_HSI2_PCIE_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_CPUCL0_DBG_DIVRATIO,
	CLK_CON_DIV_CLKCMU_CPUCL0_DBG_BUSY,
	CLK_CON_DIV_CLKCMU_CPUCL0_DBG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_CIS_CLK0_DIVRATIO,
	CLK_CON_DIV_CLKCMU_CIS_CLK0_BUSY,
	CLK_CON_DIV_CLKCMU_CIS_CLK0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_CIS_CLK1_DIVRATIO,
	CLK_CON_DIV_CLKCMU_CIS_CLK1_BUSY,
	CLK_CON_DIV_CLKCMU_CIS_CLK1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_CIS_CLK2_DIVRATIO,
	CLK_CON_DIV_CLKCMU_CIS_CLK2_BUSY,
	CLK_CON_DIV_CLKCMU_CIS_CLK2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_CIS_CLK3_DIVRATIO,
	CLK_CON_DIV_CLKCMU_CIS_CLK3_BUSY,
	CLK_CON_DIV_CLKCMU_CIS_CLK3_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_BO_BUS_DIVRATIO,
	CLK_CON_DIV_CLKCMU_BO_BUS_BUSY,
	CLK_CON_DIV_CLKCMU_BO_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_HSI2_UFS_EMBD_DIVRATIO,
	CLK_CON_DIV_CLKCMU_HSI2_UFS_EMBD_BUSY,
	CLK_CON_DIV_CLKCMU_HSI2_UFS_EMBD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_PLL_SHARED1_DIV4_DIVRATIO,
	CLK_CON_DIV_PLL_SHARED1_DIV4_BUSY,
	CLK_CON_DIV_PLL_SHARED1_DIV4_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_HSI0_DPGTC_DIVRATIO,
	CLK_CON_DIV_CLKCMU_HSI0_DPGTC_BUSY,
	CLK_CON_DIV_CLKCMU_HSI0_DPGTC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CMU_CMUREF_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CMU_CMUREF_BUSY,
	CLK_CON_DIV_DIV_CLK_CMU_CMUREF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_MIF_BUSP_DIVRATIO,
	CLK_CON_DIV_CLKCMU_MIF_BUSP_BUSY,
	CLK_CON_DIV_CLKCMU_MIF_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_PERIC0_IP_DIVRATIO,
	CLK_CON_DIV_CLKCMU_PERIC0_IP_BUSY,
	CLK_CON_DIV_CLKCMU_PERIC0_IP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_PERIC1_IP_DIVRATIO,
	CLK_CON_DIV_CLKCMU_PERIC1_IP_BUSY,
	CLK_CON_DIV_CLKCMU_PERIC1_IP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_TPU_BUS_DIVRATIO,
	CLK_CON_DIV_CLKCMU_TPU_BUS_BUSY,
	CLK_CON_DIV_CLKCMU_TPU_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_PDP_VRA_DIVRATIO,
	CLK_CON_DIV_CLKCMU_PDP_VRA_BUSY,
	CLK_CON_DIV_CLKCMU_PDP_VRA_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_PLL_SHARED1_DIV3_DIVRATIO,
	CLK_CON_DIV_PLL_SHARED1_DIV3_BUSY,
	CLK_CON_DIV_PLL_SHARED1_DIV3_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_PLL_SHARED0_DIV3_DIVRATIO,
	CLK_CON_DIV_PLL_SHARED0_DIV3_BUSY,
	CLK_CON_DIV_PLL_SHARED0_DIV3_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH_DIVRATIO,
	CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH_BUSY,
	CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_HSI1_PCIE_DIVRATIO,
	CLK_CON_DIV_CLKCMU_HSI1_PCIE_BUSY,
	CLK_CON_DIV_CLKCMU_HSI1_PCIE_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_HSI0_BUS_DIVRATIO,
	CLK_CON_DIV_CLKCMU_HSI0_BUS_BUSY,
	CLK_CON_DIV_CLKCMU_HSI0_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_IPP_BUS_DIVRATIO,
	CLK_CON_DIV_CLKCMU_IPP_BUS_BUSY,
	CLK_CON_DIV_CLKCMU_IPP_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_CIS_CLK4_DIVRATIO,
	CLK_CON_DIV_CLKCMU_CIS_CLK4_BUSY,
	CLK_CON_DIV_CLKCMU_CIS_CLK4_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLKCMU_CMU_BOOST_DIVRATIO,
	CLK_CON_DIV_DIV_CLKCMU_CMU_BOOST_BUSY,
	CLK_CON_DIV_DIV_CLKCMU_CMU_BOOST_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_TNR_BUS_DIVRATIO,
	CLK_CON_DIV_CLKCMU_TNR_BUS_BUSY,
	CLK_CON_DIV_CLKCMU_TNR_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_BUS1_BUS_DIVRATIO,
	CLK_CON_DIV_CLKCMU_BUS1_BUS_BUSY,
	CLK_CON_DIV_CLKCMU_BUS1_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_BUS2_BUS_DIVRATIO,
	CLK_CON_DIV_CLKCMU_BUS2_BUS_BUSY,
	CLK_CON_DIV_CLKCMU_BUS2_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_BUS0_BUS_DIVRATIO,
	CLK_CON_DIV_CLKCMU_BUS0_BUS_BUSY,
	CLK_CON_DIV_CLKCMU_BUS0_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_CIS_CLK5_DIVRATIO,
	CLK_CON_DIV_CLKCMU_CIS_CLK5_BUSY,
	CLK_CON_DIV_CLKCMU_CIS_CLK5_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_CIS_CLK6_DIVRATIO,
	CLK_CON_DIV_CLKCMU_CIS_CLK6_BUSY,
	CLK_CON_DIV_CLKCMU_CIS_CLK6_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_CIS_CLK7_DIVRATIO,
	CLK_CON_DIV_CLKCMU_CIS_CLK7_BUSY,
	CLK_CON_DIV_CLKCMU_CIS_CLK7_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_DNS_BUS_DIVRATIO,
	CLK_CON_DIV_CLKCMU_DNS_BUS_BUSY,
	CLK_CON_DIV_CLKCMU_DNS_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_GDC_GDC0_DIVRATIO,
	CLK_CON_DIV_CLKCMU_GDC_GDC0_BUSY,
	CLK_CON_DIV_CLKCMU_GDC_GDC0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_GDC_GDC1_DIVRATIO,
	CLK_CON_DIV_CLKCMU_GDC_GDC1_BUSY,
	CLK_CON_DIV_CLKCMU_GDC_GDC1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_MCSC_MCSC_DIVRATIO,
	CLK_CON_DIV_CLKCMU_MCSC_MCSC_BUSY,
	CLK_CON_DIV_CLKCMU_MCSC_MCSC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_TPU_TPU_DIVRATIO,
	CLK_CON_DIV_CLKCMU_TPU_TPU_BUSY,
	CLK_CON_DIV_CLKCMU_TPU_TPU_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_HSI2_BUS_DIVRATIO,
	CLK_CON_DIV_CLKCMU_HSI2_BUS_BUSY,
	CLK_CON_DIV_CLKCMU_HSI2_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_HSI2_MMC_CARD_DIVRATIO,
	CLK_CON_DIV_CLKCMU_HSI2_MMC_CARD_BUSY,
	CLK_CON_DIV_CLKCMU_HSI2_MMC_CARD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_G3D_GLB_DIVRATIO,
	CLK_CON_DIV_CLKCMU_G3D_GLB_BUSY,
	CLK_CON_DIV_CLKCMU_G3D_GLB_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_CPUCL2_SWITCH_DIVRATIO,
	CLK_CON_DIV_CLKCMU_CPUCL2_SWITCH_BUSY,
	CLK_CON_DIV_CLKCMU_CPUCL2_SWITCH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_GDC_SCSC_DIVRATIO,
	CLK_CON_DIV_CLKCMU_GDC_SCSC_BUSY,
	CLK_CON_DIV_CLKCMU_GDC_SCSC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_MISC_SSS_DIVRATIO,
	CLK_CON_DIV_CLKCMU_MISC_SSS_BUSY,
	CLK_CON_DIV_CLKCMU_MISC_SSS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_DISP_BUS_DIVRATIO,
	CLK_CON_DIV_CLKCMU_DISP_BUS_BUSY,
	CLK_CON_DIV_CLKCMU_DISP_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_EH_BUS_DIVRATIO,
	CLK_CON_DIV_CLKCMU_EH_BUS_BUSY,
	CLK_CON_DIV_CLKCMU_EH_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_PDP_BUS_DIVRATIO,
	CLK_CON_DIV_CLKCMU_PDP_BUS_BUSY,
	CLK_CON_DIV_CLKCMU_PDP_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_TPU_UART_DIVRATIO,
	CLK_CON_DIV_CLKCMU_TPU_UART_BUSY,
	CLK_CON_DIV_CLKCMU_TPU_UART_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_TPU_TPUCTL_DIVRATIO,
	CLK_CON_DIV_CLKCMU_TPU_TPUCTL_BUSY,
	CLK_CON_DIV_CLKCMU_TPU_TPUCTL_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_PLL_SHARED0_DIV5_DIVRATIO,
	CLK_CON_DIV_PLL_SHARED0_DIV5_BUSY,
	CLK_CON_DIV_PLL_SHARED0_DIV5_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_G3D_BUSD_DIVRATIO,
	CLK_CON_DIV_CLKCMU_G3D_BUSD_BUSY,
	CLK_CON_DIV_CLKCMU_G3D_BUSD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CORE_BUSP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CORE_BUSP_BUSY,
	CLK_CON_DIV_DIV_CLK_CORE_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_SLC_DCLK_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_SLC_DCLK_BUSY,
	CLK_CON_DIV_DIV_CLK_SLC_DCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_SLC1_DCLK_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_SLC1_DCLK_BUSY,
	CLK_CON_DIV_DIV_CLK_SLC1_DCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_SLC2_DCLK_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_SLC2_DCLK_BUSY,
	CLK_CON_DIV_DIV_CLK_SLC2_DCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_SLC3_DCLK_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_SLC3_DCLK_BUSY,
	CLK_CON_DIV_DIV_CLK_SLC3_DCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CPUCL0_CMUREF_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CPUCL0_CMUREF_BUSY,
	CLK_CON_DIV_DIV_CLK_CPUCL0_CMUREF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK_BUSY,
	CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CLUSTER0_ATCLK_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CLUSTER0_ATCLK_BUSY,
	CLK_CON_DIV_DIV_CLK_CLUSTER0_ATCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CLUSTER0_PCLKDBG_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CLUSTER0_PCLKDBG_BUSY,
	CLK_CON_DIV_DIV_CLK_CLUSTER0_PCLKDBG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CLUSTER0_PERIPHCLK_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CLUSTER0_PERIPHCLK_BUSY,
	CLK_CON_DIV_DIV_CLK_CLUSTER0_PERIPHCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_PCLKDBG_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_PCLKDBG_BUSY,
	CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_PCLKDBG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CPUCL0_PCLK_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CPUCL0_PCLK_BUSY,
	CLK_CON_DIV_DIV_CLK_CPUCL0_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_BUS_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_BUS_BUSY,
	CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CPUCL1_CMUREF_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CPUCL1_CMUREF_BUSY,
	CLK_CON_DIV_DIV_CLK_CPUCL1_CMUREF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CPUCL2_CMUREF_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CPUCL2_CMUREF_BUSY,
	CLK_CON_DIV_DIV_CLK_CPUCL2_CMUREF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CSIS_BUSP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CSIS_BUSP_BUSY,
	CLK_CON_DIV_DIV_CLK_CSIS_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_DISP_BUSP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_DISP_BUSP_BUSY,
	CLK_CON_DIV_DIV_CLK_DISP_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_DNS_BUSP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_DNS_BUSP_BUSY,
	CLK_CON_DIV_DIV_CLK_DNS_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_DPU_BUSP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_DPU_BUSP_BUSY,
	CLK_CON_DIV_DIV_CLK_DPU_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_EH_BUSP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_EH_BUSP_BUSY,
	CLK_CON_DIV_DIV_CLK_EH_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_G2D_BUSP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_G2D_BUSP_BUSY,
	CLK_CON_DIV_DIV_CLK_G2D_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_G3AA_BUSP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_G3AA_BUSP_BUSY,
	CLK_CON_DIV_DIV_CLK_G3AA_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_G3D_BUSP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_G3D_BUSP_BUSY,
	CLK_CON_DIV_DIV_CLK_G3D_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_G3D_TOP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_G3D_TOP_BUSY,
	CLK_CON_DIV_DIV_CLK_G3D_TOP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_GDC_BUSP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_GDC_BUSP_BUSY,
	CLK_CON_DIV_DIV_CLK_GDC_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_HSI0_USB31DRD_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_HSI0_USB31DRD_BUSY,
	CLK_CON_DIV_DIV_CLK_HSI0_USB31DRD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_IPP_BUSP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_IPP_BUSP_BUSY,
	CLK_CON_DIV_DIV_CLK_IPP_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_ITP_BUSP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_ITP_BUSP_BUSY,
	CLK_CON_DIV_DIV_CLK_ITP_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_MCSC_BUSP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_MCSC_BUSP_BUSY,
	CLK_CON_DIV_DIV_CLK_MCSC_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_MFC_BUSP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_MFC_BUSP_BUSY,
	CLK_CON_DIV_DIV_CLK_MFC_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_MISC_BUSP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_MISC_BUSP_BUSY,
	CLK_CON_DIV_DIV_CLK_MISC_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_MISC_GIC_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_MISC_GIC_BUSY,
	CLK_CON_DIV_DIV_CLK_MISC_GIC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_PDP_BUSP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_PDP_BUSP_BUSY,
	CLK_CON_DIV_DIV_CLK_PDP_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI6_USI_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI6_USI_BUSY,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI6_USI_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI3_USI_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI3_USI_BUSY,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI3_USI_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI4_USI_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI4_USI_BUSY,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI4_USI_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI5_USI_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI5_USI_BUSY,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI5_USI_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI14_USI_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI14_USI_BUSY,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI14_USI_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_PERIC0_I3C_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_PERIC0_I3C_BUSY,
	CLK_CON_DIV_DIV_CLK_PERIC0_I3C_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI7_USI_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI7_USI_BUSY,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI7_USI_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI8_USI_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI8_USI_BUSY,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI8_USI_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI1_USI_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI1_USI_BUSY,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI1_USI_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI0_UART_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI0_UART_BUSY,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI0_UART_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI2_USI_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI2_USI_BUSY,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI2_USI_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI11_USI_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI11_USI_BUSY,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI11_USI_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_PERIC1_I3C_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_PERIC1_I3C_BUSY,
	CLK_CON_DIV_DIV_CLK_PERIC1_I3C_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI12_USI_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI12_USI_BUSY,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI12_USI_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI0_USI_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI0_USI_BUSY,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI0_USI_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI9_USI_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI9_USI_BUSY,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI9_USI_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI10_USI_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI10_USI_BUSY,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI10_USI_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI13_USI_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI13_USI_BUSY,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI13_USI_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_TNR_BUSP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_TNR_BUSP_BUSY,
	CLK_CON_DIV_DIV_CLK_TNR_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_TPU_BUSP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_TPU_BUSP_BUSY,
	CLK_CON_DIV_DIV_CLK_TPU_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_TPU_TPUCTL_DBG_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_TPU_TPUCTL_DBG_BUSY,
	CLK_CON_DIV_DIV_CLK_TPU_TPUCTL_DBG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CPUCL0_CPU_BUSY,
	CLK_CON_DIV_DIV_CLK_CPUCL0_CPU_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CPUCL1_CPU_BUSY,
	CLK_CON_DIV_DIV_CLK_CPUCL1_CPU_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CPUCL2_CPU_BUSY,
	CLK_CON_DIV_DIV_CLK_CPUCL2_CPU_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_G3D_STACKS_BUSY,
	CLK_CON_DIV_DIV_CLK_G3D_STACKS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_G3D_L2_GLB_BUSY,
	CLK_CON_DIV_DIV_CLK_G3D_L2_GLB_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_TPU_TPU_BUSY,
	CLK_CON_DIV_DIV_CLK_TPU_TPU_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_TPU_TPUCTL_BUSY,
	CLK_CON_DIV_DIV_CLK_TPU_TPUCTL_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_AOC_UID_AOC_CMU_AOC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_AOC_UID_AOC_CMU_AOC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_AOC_UID_AOC_CMU_AOC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_BAAW_AOC_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_BAAW_AOC_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_BAAW_AOC_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_D_TZPC_AOC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_D_TZPC_AOC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_D_TZPC_AOC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_GPC_AOC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_GPC_AOC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_GPC_AOC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_LHM_AXI_D_HSI0AOC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_LHM_AXI_D_HSI0AOC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_LHM_AXI_D_HSI0AOC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_LHM_AXI_P_AOC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_LHM_AXI_P_AOC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_LHM_AXI_P_AOC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_LHS_AXI_D_AOC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_LHS_AXI_D_AOC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_LHS_AXI_D_AOC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_LHS_AXI_P_AOCAPM_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_LHS_AXI_P_AOCAPM_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_LHS_AXI_P_AOCAPM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_LHS_AXI_P_AOCHSI0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_LHS_AXI_P_AOCHSI0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_LHS_AXI_P_AOCHSI0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_AOC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_AOC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_AOC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_AOC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_AOC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_AOC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_USB_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_USB_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_USB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_USB_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_USB_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_USB_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_SSMT_AOC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_SSMT_AOC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_SSMT_AOC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_SSMT_AOC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_SSMT_AOC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_SSMT_AOC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_SYSMMU_AOC_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_SYSMMU_AOC_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_SYSMMU_AOC_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_SYSMMU_AOC_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_SYSMMU_AOC_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_SYSMMU_AOC_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_SYSREG_AOC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_SYSREG_AOC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_SYSREG_AOC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_UASC_AOC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_UASC_AOC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_UASC_AOC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_UASC_AOC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_UASC_AOC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_UASC_AOC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_XIU_DP_AOC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_XIU_DP_AOC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_XIU_DP_AOC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_XIU_P_AOC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_XIU_P_AOC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_XIU_P_AOC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_RSTNSYNC_CLK_AOC_BUS_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_RSTNSYNC_CLK_AOC_BUS_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_RSTNSYNC_CLK_AOC_BUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_LHS_ATB_T_AOC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_LHS_ATB_T_AOC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_LHS_ATB_T_AOC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_LHM_AXI_G_AOC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_LHM_AXI_G_AOC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_LHM_AXI_G_AOC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_RSTNSYNC_CLK_AOC_TRACE_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_RSTNSYNC_CLK_AOC_TRACE_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_RSTNSYNC_CLK_AOC_TRACE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_AOC_SYSCTRL_APB_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_AOC_SYSCTRL_APB_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_AOC_SYSCTRL_APB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_D_APM_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_D_APM_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_D_APM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_P_APM_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_P_APM_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_P_APM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_BUS_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_BUS_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_BUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_G_SCAN2DRAM_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_G_SCAN2DRAM_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_G_SCAN2DRAM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_APM_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_APM_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_XIU_DP_APM_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_XIU_DP_APM_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_XIU_DP_APM_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_GREBEINTEGRATION_IPCLKPORT_HCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_GREBEINTEGRATION_IPCLKPORT_HCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_GREBEINTEGRATION_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_TRTC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_TRTC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_TRTC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_D_TZPC_APM_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_D_TZPC_APM_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_D_TZPC_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_P_AOCAPM_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_P_AOCAPM_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_P_AOCAPM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AOC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AOC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AOC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_G_DBGCORE_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_G_DBGCORE_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_G_DBGCORE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_SUB_APM_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_SUB_APM_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_SUB_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_GSA_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_GSA_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_GSA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_AOC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_AOC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_AOC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_APM_FUNC_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_APM_FUNC_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_APM_FUNC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_D_APM_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_D_APM_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_D_APM_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_D_APM_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_D_APM_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_D_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_G_DBGCORE_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_G_DBGCORE_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_G_DBGCORE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_G_DBGCORE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_G_DBGCORE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_G_DBGCORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SYSMMU_D_APM_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SYSMMU_D_APM_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SYSMMU_D_APM_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_GPC_APM_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_GPC_APM_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_GPC_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_APM_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_APM_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_APM_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_APM_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_APM_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_DBGCORE_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_DBGCORE_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_DBGCORE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_DBGCORE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_DBGCORE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_DBGCORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_P_APM_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_P_APM_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_P_APM_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_P_APM_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_P_APM_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_P_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_P_AOCAPM_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_P_AOCAPM_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_P_AOCAPM_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_P_AOCAPM_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_P_AOCAPM_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_P_AOCAPM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_FAR_ALIVE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_FAR_ALIVE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_FAR_ALIVE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SS_DBGCORE_IPCLKPORT_SS_DBGCORE_IPCLKPORT_HCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SS_DBGCORE_IPCLKPORT_SS_DBGCORE_IPCLKPORT_HCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SS_DBGCORE_IPCLKPORT_SS_DBGCORE_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_SWD_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_SWD_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_SWD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_TPU_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_TPU_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_TPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BUS0_BOOST_OPTION1_CG_VAL,
	CLK_CON_GAT_CLK_BUS0_BOOST_OPTION1_MANUAL,
	CLK_CON_GAT_CLK_BUS0_BOOST_OPTION1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_CORE_BOOST_OPTION1_CG_VAL,
	CLK_CON_GAT_CLK_CORE_BOOST_OPTION1_MANUAL,
	CLK_CON_GAT_CLK_CORE_BOOST_OPTION1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_CMU_BOOST_OPTION1_CG_VAL,
	CLK_CON_GAT_CLK_CMU_BOOST_OPTION1_MANUAL,
	CLK_CON_GAT_CLK_CMU_BOOST_OPTION1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_G_SWD_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_G_SWD_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_G_SWD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_G_SWD_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_G_SWD_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_G_SWD_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_G_SWD_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_G_SWD_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_G_SWD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_UART_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_UART_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_UART_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI1_UART_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI1_UART_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI1_UART_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_USI_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_USI_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_USI0_UART_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_USI0_UART_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_USI0_UART_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_USI1_UART_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_USI1_UART_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_USI1_UART_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_USI0_USI_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_USI0_USI_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_USI0_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_UART_IPCLKPORT_IPCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_UART_IPCLKPORT_IPCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_UART_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_USI_IPCLKPORT_IPCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_USI_IPCLKPORT_IPCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI1_UART_IPCLKPORT_IPCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI1_UART_IPCLKPORT_IPCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI1_UART_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_BO_UID_BO_CMU_BO_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_BO_UID_BO_CMU_BO_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_BO_UID_BO_CMU_BO_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BO_UID_LHS_AXI_D_BO_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BO_UID_LHS_AXI_D_BO_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BO_UID_LHS_AXI_D_BO_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BO_UID_LHM_AXI_P_BO_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BO_UID_LHM_AXI_P_BO_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BO_UID_LHM_AXI_P_BO_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BO_UID_PPMU_BO_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BO_UID_PPMU_BO_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BO_UID_PPMU_BO_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BO_UID_PPMU_BO_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BO_UID_PPMU_BO_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BO_UID_PPMU_BO_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BO_UID_SYSMMU_BO_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BO_UID_SYSMMU_BO_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BO_UID_SYSMMU_BO_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BO_UID_AS_APB_SYSMMU_S1_NS_BO_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BO_UID_AS_APB_SYSMMU_S1_NS_BO_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BO_UID_AS_APB_SYSMMU_S1_NS_BO_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BO_UID_SYSREG_BO_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BO_UID_SYSREG_BO_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BO_UID_SYSREG_BO_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BO_UID_RSTNSYNC_CLK_BO_BUSD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BO_UID_RSTNSYNC_CLK_BO_BUSD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BO_UID_RSTNSYNC_CLK_BO_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BO_UID_RSTNSYNC_CLK_BO_BUSP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BO_UID_RSTNSYNC_CLK_BO_BUSP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BO_UID_RSTNSYNC_CLK_BO_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BO_UID_SSMT_BO_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BO_UID_SSMT_BO_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BO_UID_SSMT_BO_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BO_UID_D_TZPC_BO_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BO_UID_D_TZPC_BO_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BO_UID_D_TZPC_BO_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BO_UID_SSMT_BO_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BO_UID_SSMT_BO_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BO_UID_SSMT_BO_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BO_UID_GPC_BO_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BO_UID_GPC_BO_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BO_UID_GPC_BO_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BO_UID_UASC_BO_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BO_UID_UASC_BO_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BO_UID_UASC_BO_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BO_UID_UASC_BO_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BO_UID_UASC_BO_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BO_UID_UASC_BO_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BO_UID_SYSMMU_BO_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BO_UID_SYSMMU_BO_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BO_UID_SYSMMU_BO_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BO_UID_AS_AXI_P_BO_IPCLKPORT_ACLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BO_UID_AS_AXI_P_BO_IPCLKPORT_ACLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BO_UID_AS_AXI_P_BO_IPCLKPORT_ACLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_BO_UID_BO_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_BO_UID_BO_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_BO_UID_BO_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_BUS0_UID_BUS0_CMU_BUS0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_BUS0_UID_BUS0_CMU_BUS0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_BUS0_UID_BUS0_CMU_BUS0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_D_BUS0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_D_BUS0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_D_BUS0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_D_BUS0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_D_BUS0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_D_BUS0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_RSTNSYNC_CLK_BUS0_BUSD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_RSTNSYNC_CLK_BUS0_BUSD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_RSTNSYNC_CLK_BUS0_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_RSTNSYNC_CLK_BUS0_BUSP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_RSTNSYNC_CLK_BUS0_BUSP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_RSTNSYNC_CLK_BUS0_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_D_TZPC_BUS0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_D_TZPC_BUS0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_D_TZPC_BUS0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_ACEL_D_HSI0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_ACEL_D_HSI0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_ACEL_D_HSI0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_ACEL_D_HSI1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_ACEL_D_HSI1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_ACEL_D_HSI1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_AOC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_AOC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_AOC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_APM_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_APM_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_APM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_GSA_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_GSA_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_GSA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_AOC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_AOC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_AOC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_GSA_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_GSA_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_GSA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_HSI0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_HSI0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_HSI0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_HSI1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_HSI1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_HSI1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_SYSREG_BUS0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_SYSREG_BUS0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_SYSREG_BUS0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_P_BUS0_IPCLKPORT_ACLK_P_BUS0_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_P_BUS0_IPCLKPORT_ACLK_P_BUS0_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_P_BUS0_IPCLKPORT_ACLK_P_BUS0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_P_BUS0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_P_BUS0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_P_BUS0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_GPC_BUS0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_GPC_BUS0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_GPC_BUS0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_G_CSSYS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_G_CSSYS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_G_CSSYS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_DBG_G_BUS0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_DBG_G_BUS0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_DBG_G_BUS0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_PPC_EVENT_AOC_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_PPC_EVENT_AOC_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_PPC_EVENT_AOC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_PPC_EVENT_AOC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_PPC_EVENT_AOC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_PPC_EVENT_AOC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_PPC_CYCLE_AOC_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_PPC_CYCLE_AOC_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_PPC_CYCLE_AOC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_PPC_CYCLE_AOC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_PPC_CYCLE_AOC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_PPC_CYCLE_AOC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_RSTNSYNC_CLK_BUS0_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_RSTNSYNC_CLK_BUS0_OSCCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_RSTNSYNC_CLK_BUS0_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_BUS1_UID_BUS1_CMU_BUS1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_BUS1_UID_BUS1_CMU_BUS1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_BUS1_UID_BUS1_CMU_BUS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_SYSREG_BUS1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_SYSREG_BUS1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_SYSREG_BUS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_RSTNSYNC_CLK_BUS1_BUSD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_RSTNSYNC_CLK_BUS1_BUSD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_RSTNSYNC_CLK_BUS1_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_RSTNSYNC_CLK_BUS1_BUSP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_RSTNSYNC_CLK_BUS1_BUSP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_RSTNSYNC_CLK_BUS1_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_G2D_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_G2D_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_G2D_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_G2D_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D2_G2D_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D2_G2D_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D2_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_CSIS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_CSIS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_CSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D_MISC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D_MISC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D_MISC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_DPU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_DPU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_DPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_MFC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_MFC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_DPU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_DPU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_DPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_MFC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_MFC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D2_DPU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D2_DPU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D2_DPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_DPU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_DPU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_DPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_TNR_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_TNR_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_HSI2_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_HSI2_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_HSI2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_G2D_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_G2D_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_DNS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_DNS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_DNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_ITP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_ITP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_ITP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_MFC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_MFC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_CSIS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_CSIS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_CSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_MCSC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_MCSC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_MCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D_HSI2_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D_HSI2_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D_HSI2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D_BO_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D_BO_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D_BO_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_D_TZPC_BUS1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_D_TZPC_BUS1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_D_TZPC_BUS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_D_BUS1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_D_BUS1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_D_BUS1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_D_BUS1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_D_BUS1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_D_BUS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_BO_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_BO_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_BO_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_CSIS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_CSIS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_CSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_G3AA_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_G3AA_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_G3AA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_IPP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_IPP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_IPP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_GPC_BUS1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_GPC_BUS1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_GPC_BUS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D_G3AA_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D_G3AA_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D_G3AA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D_DNS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D_DNS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D_DNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D_IPP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D_IPP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D_IPP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_MCSC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_MCSC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_MCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_TNR_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_TNR_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_MCSC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_MCSC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_MCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_TNR_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_TNR_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_P_BUS1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_P_BUS1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_P_BUS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_GDC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_GDC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_GDC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_GDC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_GDC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_GDC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D2_GDC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D2_GDC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D2_GDC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D2_TNR_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D2_TNR_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D2_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D3_TNR_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D3_TNR_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D3_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_DBG_G_BUS1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_DBG_G_BUS1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_DBG_G_BUS1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D2_MCSC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D2_MCSC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D2_MCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D4_TNR_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D4_TNR_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D4_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_DISP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_DISP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_DISP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_PDP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_PDP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_PDP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_GDC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_GDC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_GDC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_P_BUS1_IPCLKPORT_ACLK_P_BUS1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_P_BUS1_IPCLKPORT_ACLK_P_BUS1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_P_BUS1_IPCLKPORT_ACLK_P_BUS1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_BUS2_UID_BUS2_CMU_BUS2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_BUS2_UID_BUS2_CMU_BUS2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_BUS2_UID_BUS2_CMU_BUS2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_TREX_D_BUS2_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_TREX_D_BUS2_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_TREX_D_BUS2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_TREX_D_BUS2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_TREX_D_BUS2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_TREX_D_BUS2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_RSTNSYNC_CLK_BUS2_BUSD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_RSTNSYNC_CLK_BUS2_BUSD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_RSTNSYNC_CLK_BUS2_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_RSTNSYNC_CLK_BUS2_BUSP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_RSTNSYNC_CLK_BUS2_BUSP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_RSTNSYNC_CLK_BUS2_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_SYSREG_BUS2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_SYSREG_BUS2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_SYSREG_BUS2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_LHM_ACEL_D0_G3D_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_LHM_ACEL_D0_G3D_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_LHM_ACEL_D0_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_D_TZPC_BUS2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_D_TZPC_BUS2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_D_TZPC_BUS2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_LHM_ACEL_D1_G3D_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_LHM_ACEL_D1_G3D_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_LHM_ACEL_D1_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_LHM_ACEL_D2_G3D_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_LHM_ACEL_D2_G3D_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_LHM_ACEL_D2_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_LHM_ACEL_D3_G3D_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_LHM_ACEL_D3_G3D_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_LHM_ACEL_D3_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_SSMT_G3D0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_SSMT_G3D0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_SSMT_G3D0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_LHM_AXI_D_TPU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_LHM_AXI_D_TPU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_LHM_AXI_D_TPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_SYSMMU_G3D0_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_SYSMMU_G3D0_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_SYSMMU_G3D0_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_LHS_AXI_P_G3D_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_LHS_AXI_P_G3D_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_LHS_AXI_P_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_LHS_AXI_P_TPU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_LHS_AXI_P_TPU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_LHS_AXI_P_TPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_GPC_BUS2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_GPC_BUS2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_GPC_BUS2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_SSMT_G3D0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_SSMT_G3D0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_SSMT_G3D0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_SSMT_G3D1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_SSMT_G3D1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_SSMT_G3D1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_SSMT_G3D1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_SSMT_G3D1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_SSMT_G3D1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_SSMT_G3D2_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_SSMT_G3D2_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_SSMT_G3D2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_SSMT_G3D2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_SSMT_G3D2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_SSMT_G3D2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_SSMT_G3D3_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_SSMT_G3D3_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_SSMT_G3D3_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_SSMT_G3D3_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_SSMT_G3D3_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_SSMT_G3D3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_SYSMMU_G3D1_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_SYSMMU_G3D1_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_SYSMMU_G3D1_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPCFW_G3D0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPCFW_G3D0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPCFW_G3D0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_SYSMMU_G3D2_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_SYSMMU_G3D2_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_SYSMMU_G3D2_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_SYSMMU_G3D3_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_SYSMMU_G3D3_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_SYSMMU_G3D3_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_AD_APB_SYSMMU_G3D0_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_AD_APB_SYSMMU_G3D0_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_AD_APB_SYSMMU_G3D0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_TREX_P_BUS2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_TREX_P_BUS2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_TREX_P_BUS2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_LHS_DBG_G_BUS2_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_LHS_DBG_G_BUS2_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_LHS_DBG_G_BUS2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_BUS2_S0_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_BUS2_S0_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_BUS2_S0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_BUS2_S0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_BUS2_S0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_BUS2_S0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_BUS2_S1_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_BUS2_S1_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_BUS2_S1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_BUS2_S1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_BUS2_S1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_BUS2_S1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_BUS2_S2_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_BUS2_S2_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_BUS2_S2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_BUS2_S2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_BUS2_S2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_BUS2_S2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_BUS2_S3_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_BUS2_S3_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_BUS2_S3_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_BUS2_S3_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_BUS2_S3_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_BUS2_S3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_G3D0_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_G3D0_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_G3D0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_G3D0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_G3D0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_G3D0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_G3D1_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_G3D1_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_G3D1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_G3D1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_G3D1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_G3D1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_G3D2_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_G3D2_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_G3D2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_G3D2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_G3D2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_G3D2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_G3D3_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_G3D3_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_G3D3_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_G3D3_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_G3D3_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_G3D3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_TPU_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_TPU_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_TPU_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_TPU_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_TPU_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_TPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_TREX_P_BUS2_IPCLKPORT_ACLK_P_BUS2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_TREX_P_BUS2_IPCLKPORT_ACLK_P_BUS2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_TREX_P_BUS2_IPCLKPORT_ACLK_P_BUS2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_CYCLE_BUS2_S0_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_CYCLE_BUS2_S0_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_CYCLE_BUS2_S0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_CYCLE_BUS2_S0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_CYCLE_BUS2_S0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_CYCLE_BUS2_S0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_CYCLE_G3D0_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_CYCLE_G3D0_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_CYCLE_G3D0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_CYCLE_G3D0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_CYCLE_G3D0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_CYCLE_G3D0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_CYCLE_TPU_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_CYCLE_TPU_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_CYCLE_TPU_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_CYCLE_TPU_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_CYCLE_TPU_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_CYCLE_TPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_RSTNSYNC_CLK_BUS2_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_RSTNSYNC_CLK_BUS2_OSCCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_RSTNSYNC_CLK_BUS2_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPCFW_G3D0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPCFW_G3D0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPCFW_G3D0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_BUS2_UID_PPCFW_G3D1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_BUS2_UID_PPCFW_G3D1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_BUS2_UID_PPCFW_G3D1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPCFW_G3D1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPCFW_G3D1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPCFW_G3D1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_HSI1_BUS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_HSI1_BUS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_HSI1_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLKCMU_MIF_SWITCH_CG_VAL,
	CLK_CON_GAT_CLKCMU_MIF_SWITCH_MANUAL,
	CLK_CON_GAT_CLKCMU_MIF_SWITCH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_MFC_MFC_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_MFC_MFC_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_MFC_MFC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_G2D_G2D_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_G2D_G2D_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_G2D_G2D_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_HSI0_USB31DRD_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_HSI0_USB31DRD_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_HSI0_USB31DRD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_HSI2_BUS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_HSI2_BUS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_HSI2_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_DPU_BUS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_DPU_BUS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_DPU_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_G3D_SWITCH_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_G3D_SWITCH_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_G3D_SWITCH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_MISC_BUS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_MISC_BUS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_MISC_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_CSIS_BUS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_CSIS_BUS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_CSIS_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_PERIC0_BUS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_PERIC0_BUS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_PERIC0_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_PERIC1_BUS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_PERIC1_BUS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_PERIC1_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_CORE_BUS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_CORE_BUS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_CORE_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_ITP_BUS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_ITP_BUS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_ITP_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_G3AA_G3AA_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_G3AA_G3AA_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_G3AA_G3AA_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_MCSC_ITSC_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_MCSC_ITSC_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_MCSC_ITSC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_G2D_MSCL_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_G2D_MSCL_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_G2D_MSCL_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_HPM_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_HPM_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_HPM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_HSI2_PCIE_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_HSI2_PCIE_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_HSI2_PCIE_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG_BUS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG_BUS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK0_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK0_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK1_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK1_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK3_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK3_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK3_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK2_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK2_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_BO_BUS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_BO_BUS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_BO_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_HSI2_UFS_EMBD_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_HSI2_UFS_EMBD_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_HSI2_UFS_EMBD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_HSI0_DPGTC_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_HSI0_DPGTC_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_HSI0_DPGTC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_MIF_BUSP_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_MIF_BUSP_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_MIF_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_PERIC0_IP_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_PERIC0_IP_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_PERIC0_IP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_PERIC1_IP_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_PERIC1_IP_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_PERIC1_IP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_TPU_BUS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_TPU_BUS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_TPU_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_HSI0_USBDPDBG_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_HSI0_USBDPDBG_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_HSI0_USBDPDBG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_PDP_VRA_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_PDP_VRA_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_PDP_VRA_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL1_SWITCH_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL1_SWITCH_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL1_SWITCH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_HSI1_PCIE_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_HSI1_PCIE_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_HSI1_PCIE_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_HSI0_BUS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_HSI0_BUS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_HSI0_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_IPP_BUS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_IPP_BUS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_IPP_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK4_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK4_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK4_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_TNR_BUS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_TNR_BUS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_TNR_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_BUS1_BUS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_BUS1_BUS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_BUS1_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_BUS2_BUS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_BUS2_BUS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_BUS2_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_BUS0_BUS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_BUS0_BUS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_BUS0_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK5_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK5_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK5_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK6_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK6_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK6_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK7_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK7_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK7_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLKCMU_CPUCL0_BOOST_CG_VAL,
	CLK_CON_GAT_CLKCMU_CPUCL0_BOOST_MANUAL,
	CLK_CON_GAT_CLKCMU_CPUCL0_BOOST_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLKCMU_CPUCL1_BOOST_CG_VAL,
	CLK_CON_GAT_CLKCMU_CPUCL1_BOOST_MANUAL,
	CLK_CON_GAT_CLKCMU_CPUCL1_BOOST_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLKCMU_BUS0_BOOST_CG_VAL,
	CLK_CON_GAT_CLKCMU_BUS0_BOOST_MANUAL,
	CLK_CON_GAT_CLKCMU_BUS0_BOOST_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLKCMU_BUS1_BOOST_CG_VAL,
	CLK_CON_GAT_CLKCMU_BUS1_BOOST_MANUAL,
	CLK_CON_GAT_CLKCMU_BUS1_BOOST_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLKCMU_BUS2_BOOST_CG_VAL,
	CLK_CON_GAT_CLKCMU_BUS2_BOOST_MANUAL,
	CLK_CON_GAT_CLKCMU_BUS2_BOOST_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLKCMU_CORE_BOOST_CG_VAL,
	CLK_CON_GAT_CLKCMU_CORE_BOOST_MANUAL,
	CLK_CON_GAT_CLKCMU_CORE_BOOST_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLKCMU_MIF_BOOST_CG_VAL,
	CLK_CON_GAT_CLKCMU_MIF_BOOST_MANUAL,
	CLK_CON_GAT_CLKCMU_MIF_BOOST_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_DNS_BUS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_DNS_BUS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_DNS_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_GDC_GDC0_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_GDC_GDC0_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_GDC_GDC0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_GDC_GDC1_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_GDC_GDC1_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_GDC_GDC1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_MCSC_MCSC_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_MCSC_MCSC_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_MCSC_MCSC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_TPU_TPU_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_TPU_TPU_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_TPU_TPU_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_CMU_BOOST_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_CMU_BOOST_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_CMU_BOOST_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_HSI2_MMCCARD_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_HSI2_MMCCARD_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_HSI2_MMCCARD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_G3D_GLB_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_G3D_GLB_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_G3D_GLB_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL2_SWITCH_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL2_SWITCH_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL2_SWITCH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLKCMU_CPUCL2_BOOST_CG_VAL,
	CLK_CON_GAT_CLKCMU_CPUCL2_BOOST_MANUAL,
	CLK_CON_GAT_CLKCMU_CPUCL2_BOOST_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_GDC_SCSC_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_GDC_SCSC_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_GDC_SCSC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_MISC_SSS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_MISC_SSS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_MISC_SSS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_DISP_BUS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_DISP_BUS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_DISP_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_EH_BUS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_EH_BUS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_EH_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_TOP_CMUREF_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_TOP_CMUREF_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_TOP_CMUREF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_PDP_BUS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_PDP_BUS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_PDP_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_TPU_UART_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_TPU_UART_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_TPU_UART_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_TPU_TPUCTL_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_TPU_TPUCTL_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_TPU_TPUCTL_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_G3D_BUSD_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_G3D_BUSD_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_G3D_BUSD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CORE_UID_CORE_CMU_CORE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CORE_UID_CORE_CMU_CORE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CORE_UID_CORE_CMU_CORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSREG_CORE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSREG_CORE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSREG_CORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CORE_UID_RSTNSYNC_CLK_CORE_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CORE_UID_RSTNSYNC_CLK_CORE_OSCCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CORE_UID_RSTNSYNC_CLK_CORE_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MIF1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MIF1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MIF1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_PERIC0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_PERIC0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_PERIC0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MIF0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MIF0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MIF0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_PERIC1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_PERIC1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_PERIC1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_CCI_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_CCI_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_CCI_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_APM_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_APM_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_APM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_D_TZPC_CORE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_D_TZPC_CORE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_D_TZPC_CORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MISC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MISC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MISC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MIF2_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MIF2_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MIF2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MIF3_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MIF3_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MIF3_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_GPC_CORE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_GPC_CORE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_GPC_CORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_ATB_T_BDU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_ATB_T_BDU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_ATB_T_BDU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_ATB_T_SLC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_ATB_T_SLC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_ATB_T_SLC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_ACE_CPUCL0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_ACE_CPUCL0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_ACE_CPUCL0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_ACE_CPUCL0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_ACE_CPUCL0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_ACE_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_ACE_CPUCL1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_ACE_CPUCL1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_ACE_CPUCL1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_ACE_CPUCL1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_ACE_CPUCL1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_ACE_CPUCL1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SFR_APBIF_CMU_TOPC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SFR_APBIF_CMU_TOPC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SFR_APBIF_CMU_TOPC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS2_M0_EVENT_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS2_M0_EVENT_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS2_M0_EVENT_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS2_M0_EVENT_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS2_M0_EVENT_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS2_M0_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS2_M1_EVENT_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS2_M1_EVENT_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS2_M1_EVENT_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS2_M1_EVENT_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS2_M1_EVENT_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS2_M1_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS2_M2_EVENT_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS2_M2_EVENT_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS2_M2_EVENT_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS2_M2_EVENT_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS2_M2_EVENT_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS2_M2_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS2_M3_EVENT_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS2_M3_EVENT_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS2_M3_EVENT_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS2_M3_EVENT_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS2_M3_EVENT_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS2_M3_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS0_M0_EVENT_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS0_M0_EVENT_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS0_M0_EVENT_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS0_M0_EVENT_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS0_M0_EVENT_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS0_M0_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_D0_CYCLE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_D0_CYCLE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_D0_CYCLE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLC_CB_IPCLKPORT_I_ACLK_CB_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLC_CB_IPCLKPORT_I_ACLK_CB_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLC_CB_IPCLKPORT_I_ACLK_CB_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_CCI_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_CCI_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_CCI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACEL_D_EH_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACEL_D_EH_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACEL_D_EH_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_EH_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_EH_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_EH_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_EH_CYCLE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_EH_CYCLE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_EH_CYCLE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_ACLK_D_CORE_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_ACLK_D_CORE_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_ACLK_D_CORE_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_GIC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_GIC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_GIC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IO_EVENT_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IO_EVENT_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IO_EVENT_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IO_EVENT_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IO_EVENT_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IO_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_EH_EVENT_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_EH_EVENT_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_EH_EVENT_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_EH_EVENT_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_EH_EVENT_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_EH_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_D0_EVENT_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_D0_EVENT_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_D0_EVENT_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_D0_EVENT_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_D0_EVENT_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_D0_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CCI_M1_EVENT_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CCI_M1_EVENT_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CCI_M1_EVENT_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CCI_M1_EVENT_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CCI_M1_EVENT_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CCI_M1_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CCI_M2_EVENT_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CCI_M2_EVENT_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CCI_M2_EVENT_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CCI_M2_EVENT_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CCI_M2_EVENT_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CCI_M2_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CCI_M3_EVENT_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CCI_M3_EVENT_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CCI_M3_EVENT_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CCI_M3_EVENT_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CCI_M3_EVENT_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CCI_M3_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CCI_M4_EVENT_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CCI_M4_EVENT_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CCI_M4_EVENT_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CCI_M4_EVENT_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CCI_M4_EVENT_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CCI_M4_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IO_CYCLE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IO_CYCLE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IO_CYCLE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CCI_M1_CYCLE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CCI_M1_CYCLE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CCI_M1_CYCLE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS2_M0_CYCLE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS2_M0_CYCLE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS2_M0_CYCLE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS0_M0_CYCLE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS0_M0_CYCLE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS0_M0_CYCLE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_DBG_CC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_DBG_CC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_DBG_CC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D0_MIF_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D0_MIF_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D0_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D1_MIF_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D1_MIF_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D1_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D2_MIF_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D2_MIF_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D2_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D3_MIF_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D3_MIF_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D3_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_D1_EVENT_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_D1_EVENT_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_D1_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_D1_EVENT_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_D1_EVENT_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_D1_EVENT_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_ACLK_P_CORE_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_ACLK_P_CORE_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_ACLK_P_CORE_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLC_CH_IPCLKPORT_I_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLC_CH_IPCLKPORT_I_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLC_CH_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLC_CH_IPCLKPORT_I_DCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLC_CH_IPCLKPORT_I_DCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLC_CH_IPCLKPORT_I_DCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CORE_UID_PPC_IO_CYCLE_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CORE_UID_PPC_IO_CYCLE_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CORE_UID_PPC_IO_CYCLE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CORE_UID_PPC_EH_CYCLE_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CORE_UID_PPC_EH_CYCLE_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CORE_UID_PPC_EH_CYCLE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CORE_UID_PPC_CPUCL0_D0_CYCLE_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CORE_UID_PPC_CPUCL0_D0_CYCLE_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CORE_UID_PPC_CPUCL0_D0_CYCLE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CORE_UID_PPC_CCI_M1_CYCLE_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CORE_UID_PPC_CCI_M1_CYCLE_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CORE_UID_PPC_CCI_M1_CYCLE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CORE_UID_PPC_BUS2_M0_CYCLE_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CORE_UID_PPC_BUS2_M0_CYCLE_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CORE_UID_PPC_BUS2_M0_CYCLE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CORE_UID_PPC_BUS0_M0_CYCLE_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CORE_UID_PPC_BUS0_M0_CYCLE_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CORE_UID_PPC_BUS0_M0_CYCLE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_SLC_ACLK_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_SLC_ACLK_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_SLC_ACLK_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_SLC_DCLK_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_SLC_DCLK_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_SLC_DCLK_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLC_CH1_IPCLKPORT_I_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLC_CH1_IPCLKPORT_I_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLC_CH1_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLC_CH1_IPCLKPORT_I_DCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLC_CH1_IPCLKPORT_I_DCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLC_CH1_IPCLKPORT_I_DCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLC_CH2_IPCLKPORT_I_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLC_CH2_IPCLKPORT_I_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLC_CH2_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLC_CH2_IPCLKPORT_I_DCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLC_CH2_IPCLKPORT_I_DCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLC_CH2_IPCLKPORT_I_DCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLC_CH3_IPCLKPORT_I_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLC_CH3_IPCLKPORT_I_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLC_CH3_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLC_CH3_IPCLKPORT_I_DCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLC_CH3_IPCLKPORT_I_DCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLC_CH3_IPCLKPORT_I_DCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_CPE425_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_CPE425_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_CPE425_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_SLC1_ACLK_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_SLC1_ACLK_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_SLC1_ACLK_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_SLC2_ACLK_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_SLC2_ACLK_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_SLC2_ACLK_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_SLC3_ACLK_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_SLC3_ACLK_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_SLC3_ACLK_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_SLC1_DCLK_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_SLC1_DCLK_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_SLC1_DCLK_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_SLC2_DCLK_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_SLC2_DCLK_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_SLC2_DCLK_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_SLC3_DCLK_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_SLC3_DCLK_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_SLC3_DCLK_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_GRAY2BIN_ATB_TSVALUE_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_GRAY2BIN_ATB_TSVALUE_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_GRAY2BIN_ATB_TSVALUE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_G_CORE_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_G_CORE_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_G_CORE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_DBG_CC_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_DBG_CC_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_DBG_CC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_HPM_APBIF_CPUCL0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_HPM_APBIF_CPUCL0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_HPM_APBIF_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLK_CPUCL0_CPU_CG_VAL,
	CLK_CON_GAT_GATE_CLK_CPUCL0_CPU_MANUAL,
	CLK_CON_GAT_GATE_CLK_CPUCL0_CPU_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_PCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_PCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_PCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_PCLKDBG_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_PCLKDBG_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_PCLKDBG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T_AOC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T_AOC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T_AOC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T_BDU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T_BDU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T_BDU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_CLUSTER0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T6_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T6_CLUSTER0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T6_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_CLUSTER0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T7_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T7_CLUSTER0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T7_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T2_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T2_CLUSTER0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T2_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T3_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T3_CLUSTER0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T3_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_P_CPUCL0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_P_CPUCL0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_P_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T0_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T0_CLUSTER0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T0_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T1_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T1_CLUSTER0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T1_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T2_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T2_CLUSTER0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T2_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T3_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T3_CLUSTER0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T3_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ATCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ATCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ATCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PCLKDBG_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PCLKDBG_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PCLKDBG_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PERIPHCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PERIPHCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PERIPHCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_ATCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_ATCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_ATCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_SCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_SCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_SCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T4_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T4_CLUSTER0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T4_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T5_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T5_CLUSTER0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T5_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T4_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T4_CLUSTER0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T4_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T5_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T5_CLUSTER0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T5_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_BUS_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_BUS_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_BUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_HPM_CPUCL0_1_IPCLKPORT_HPM_TARGETCLK_C_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_HPM_CPUCL0_1_IPCLKPORT_HPM_TARGETCLK_C_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_HPM_CPUCL0_1_IPCLKPORT_HPM_TARGETCLK_C_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_HPM_CPUCL0_0_IPCLKPORT_HPM_TARGETCLK_C_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_HPM_CPUCL0_0_IPCLKPORT_HPM_TARGETCLK_C_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_HPM_CPUCL0_0_IPCLKPORT_HPM_TARGETCLK_C_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_BPS_CPUCL0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_BPS_CPUCL0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_BPS_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_ATCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_ATCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_ATCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T6_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T6_CLUSTER0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T6_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T_GSA_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T_GSA_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T_GSA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T_SLC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T_SLC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T_SLC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_CSSYS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_CSSYS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_CSSYS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_GPC_CPUCL0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_GPC_CPUCL0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_GPC_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_DBGCORE_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_DBGCORE_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_DBGCORE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AST_IRI_GICCPU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AST_IRI_GICCPU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AST_IRI_GICCPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AST_ICC_CPUGIC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AST_ICC_CPUGIC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AST_ICC_CPUGIC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SSMT_CPUCL0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SSMT_CPUCL0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SSMT_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SSMT_CPUCL0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SSMT_CPUCL0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SSMT_CPUCL0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSMMU_S2_CPUCL0_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSMMU_S2_CPUCL0_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSMMU_S2_CPUCL0_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_ETR_HSI0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_ETR_HSI0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_ETR_HSI0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_HSI0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_HSI0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_HSI0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_4_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_4_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_4_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_TPUCPUCL0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_TPUCPUCL0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_TPUCPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_TPUCPUCL0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_TPUCPUCL0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_TPUCPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_HSI0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_HSI0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_HSI0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_TREX_CPUCL0_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_TREX_CPUCL0_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_TREX_CPUCL0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_TREX_CPUCL0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_TREX_CPUCL0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_TREX_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_STM_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_STM_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_STM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T7_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T7_CLUSTER0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T7_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_STM_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_STM_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_STM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLK_CPUCL1_CPU_CG_VAL,
	CLK_CON_GAT_GATE_CLK_CPUCL1_CPU_MANUAL,
	CLK_CON_GAT_GATE_CLK_CPUCL1_CPU_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_CK_IN_DD_CTRL_ENYO_1_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_CK_IN_DD_CTRL_ENYO_1_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_CK_IN_DD_CTRL_ENYO_1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_CK_IN_DD_CTRL_ENYO_0_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_CK_IN_DD_CTRL_ENYO_0_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_CK_IN_DD_CTRL_ENYO_0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_CORECLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_CORECLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_CORECLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_CMU_CPUCL1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_CMU_CPUCL1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_CMU_CPUCL1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_DDD_CLK_IN_OCC_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_DDD_CLK_IN_OCC_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_DDD_CLK_IN_OCC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLK_CPUCL2_CPU_CG_VAL,
	CLK_CON_GAT_GATE_CLK_CPUCL2_CPU_MANUAL,
	CLK_CON_GAT_GATE_CLK_CPUCL2_CPU_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_CMU_CPUCL2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_CMU_CPUCL2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_CMU_CPUCL2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_CMU_CPUCL2_SHORTSTOP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_CMU_CPUCL2_SHORTSTOP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_CMU_CPUCL2_SHORTSTOP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_IPCLKPORT_CK_IN_DD_CTRL_HERA_0_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_IPCLKPORT_CK_IN_DD_CTRL_HERA_0_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_IPCLKPORT_CK_IN_DD_CTRL_HERA_0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_IPCLKPORT_CK_IN_DD_CTRL_HERA_1_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_IPCLKPORT_CK_IN_DD_CTRL_HERA_1_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_IPCLKPORT_CK_IN_DD_CTRL_HERA_1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_IPCLKPORT_CORECLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_IPCLKPORT_CORECLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_IPCLKPORT_CORECLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_CPUCL2_IPCLKPORT_DDD_CLK_IN_OCC_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_CPUCL2_IPCLKPORT_DDD_CLK_IN_OCC_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_CPUCL2_IPCLKPORT_DDD_CLK_IN_OCC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AXI_D0_CSIS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AXI_D0_CSIS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AXI_D0_CSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AXI_P_CSIS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AXI_P_CSIS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AXI_P_CSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSREG_CSIS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSREG_CSIS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSREG_CSIS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_BUSD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_BUSD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_BUSP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_BUSP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CSIS_UID_CSIS_CMU_CSIS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CSIS_UID_CSIS_CMU_CSIS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CSIS_UID_CSIS_CMU_CSIS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_ZOTF2_IPPCSIS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_ZOTF2_IPPCSIS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_ZOTF2_IPPCSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS3_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS3_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS3_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_D_TZPC_CSIS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_D_TZPC_CSIS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_D_TZPC_CSIS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS5_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS5_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS5_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_ZOTF1_IPPCSIS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_ZOTF1_IPPCSIS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_ZOTF1_IPPCSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_D0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_D0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_D0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS4_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS4_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS4_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_ZOTF0_IPPCSIS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_ZOTF0_IPPCSIS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_ZOTF0_IPPCSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_SOTF0_IPPCSIS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_SOTF0_IPPCSIS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_SOTF0_IPPCSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_SOTF1_IPPCSIS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_SOTF1_IPPCSIS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_SOTF1_IPPCSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_SOTF2_IPPCSIS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_SOTF2_IPPCSIS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_SOTF2_IPPCSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AST_OTF0_CSISPDP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AST_OTF0_CSISPDP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AST_OTF0_CSISPDP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AST_OTF1_CSISPDP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AST_OTF1_CSISPDP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AST_OTF1_CSISPDP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AST_OTF2_CSISPDP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AST_OTF2_CSISPDP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AST_OTF2_CSISPDP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_GPC_CSIS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_GPC_CSIS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_GPC_CSIS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_AD_APB_CSIS0_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_AD_APB_CSIS0_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_AD_APB_CSIS0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_D0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_D0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_D0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_D1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_D1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_D1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_D1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_D1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_D1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D0_CSIS_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D0_CSIS_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D0_CSIS_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D1_CSIS_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D1_CSIS_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D1_CSIS_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_SSMT_D1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_SSMT_D1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_SSMT_D1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_SSMT_D1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_SSMT_D1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_SSMT_D1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_SSMT_D0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_SSMT_D0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_SSMT_D0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_SSMT_D0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_SSMT_D0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_SSMT_D0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL2_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL2_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_XIU_D0_CSIS_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_XIU_D0_CSIS_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_XIU_D0_CSIS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_XIU_D1_CSIS_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_XIU_D1_CSIS_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_XIU_D1_CSIS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS6_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS6_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS6_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS7_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS7_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS7_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_VO_MCSCCSIS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_VO_MCSCCSIS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_VO_MCSCCSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AXI_D1_CSIS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AXI_D1_CSIS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AXI_D1_CSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D0_CSIS_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D0_CSIS_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D0_CSIS_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D1_CSIS_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D1_CSIS_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D1_CSIS_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_OTF0_PDPCSIS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_OTF0_PDPCSIS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_OTF0_PDPCSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_OTF1_PDPCSIS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_OTF1_PDPCSIS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_OTF1_PDPCSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_OTF2_PDPCSIS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_OTF2_PDPCSIS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_OTF2_PDPCSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AST_VO_CSISPDP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AST_VO_CSISPDP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AST_VO_CSISPDP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AXI_D_PDPCSIS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AXI_D_PDPCSIS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AXI_D_PDPCSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP2_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP2_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_XIU_D2_CSIS_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_XIU_D2_CSIS_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_XIU_D2_CSIS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS0_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS0_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSISX8_IPCLKPORT_ACLK_EBUF_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSISX8_IPCLKPORT_ACLK_EBUF_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSISX8_IPCLKPORT_ACLK_EBUF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSISX8_IPCLKPORT_ACLK_CSIS_DMA_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSISX8_IPCLKPORT_ACLK_CSIS_DMA_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSISX8_IPCLKPORT_ACLK_CSIS_DMA_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSISX8_IPCLKPORT_ACLK_C2_CSIS_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSISX8_IPCLKPORT_ACLK_C2_CSIS_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSISX8_IPCLKPORT_ACLK_C2_CSIS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA2_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA2_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA3_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA3_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA3_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA3_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA3_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_DISP_UID_DISP_CMU_DISP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_DISP_UID_DISP_CMU_DISP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_DISP_UID_DISP_CMU_DISP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DISP_UID_AD_APB_DECON_MAIN_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISP_UID_AD_APB_DECON_MAIN_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISP_UID_AD_APB_DECON_MAIN_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DISP_UID_RSTNSYNC_CLK_DISP_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISP_UID_RSTNSYNC_CLK_DISP_OSCCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISP_UID_RSTNSYNC_CLK_DISP_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DISP_UID_RSTNSYNC_CLK_DISP_BUSD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISP_UID_RSTNSYNC_CLK_DISP_BUSD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISP_UID_RSTNSYNC_CLK_DISP_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DISP_UID_DPUB_IPCLKPORT_ACLK_DECON_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISP_UID_DPUB_IPCLKPORT_ACLK_DECON_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISP_UID_DPUB_IPCLKPORT_ACLK_DECON_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_DISP_UID_LHM_AXI_P_DISP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_DISP_UID_LHM_AXI_P_DISP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_DISP_UID_LHM_AXI_P_DISP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DISP_UID_D_TZPC_DISP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISP_UID_D_TZPC_DISP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISP_UID_D_TZPC_DISP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DISP_UID_GPC_DISP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISP_UID_GPC_DISP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISP_UID_GPC_DISP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DISP_UID_RSTNSYNC_CLK_DISP_BUSP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISP_UID_RSTNSYNC_CLK_DISP_BUSP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISP_UID_RSTNSYNC_CLK_DISP_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DISP_UID_SYSREG_DISP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISP_UID_SYSREG_DISP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISP_UID_SYSREG_DISP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_AD_APB_DNS_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_AD_APB_DNS_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_AD_APB_DNS_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_D_TZPC_DNS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_D_TZPC_DNS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_D_TZPC_DNS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_DNS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_DNS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_DNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_GPC_DNS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_GPC_DNS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_GPC_DNS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AXI_P_DNS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AXI_P_DNS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AXI_P_DNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AXI_D_DNS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AXI_D_DNS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AXI_D_DNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_PPMU_DNS_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_PPMU_DNS_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_PPMU_DNS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_PPMU_DNS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_PPMU_DNS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_PPMU_DNS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_SSMT_DNS_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_SSMT_DNS_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_SSMT_DNS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_SSMT_DNS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_SSMT_DNS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_SSMT_DNS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_SYSMMU_DNS_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_SYSMMU_DNS_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_SYSMMU_DNS_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_SYSREG_DNS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_SYSREG_DNS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_SYSREG_DNS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_RSTNSYNC_CLK_DNS_BUSD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_RSTNSYNC_CLK_DNS_BUSD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_RSTNSYNC_CLK_DNS_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_RSTNSYNC_CLK_DNS_BUSP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_RSTNSYNC_CLK_DNS_BUSP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_RSTNSYNC_CLK_DNS_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_SYSMMU_DNS_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_SYSMMU_DNS_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_SYSMMU_DNS_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF0_DNSITP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF0_DNSITP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF0_DNSITP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF1_DNSITP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF1_DNSITP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF1_DNSITP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF2_DNSITP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF2_DNSITP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF2_DNSITP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF0_DNSMCSC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF0_DNSMCSC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF0_DNSMCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF1_DNSMCSC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF1_DNSMCSC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF1_DNSMCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF2_DNSMCSC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF2_DNSMCSC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF2_DNSMCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_OTF_ITPDNS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_OTF_ITPDNS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_OTF_ITPDNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF_DNSGDC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF_DNSGDC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF_DNSGDC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_CTL_ITPDNS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_CTL_ITPDNS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_CTL_ITPDNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_CTL_DNSITP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_CTL_DNSITP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_CTL_DNSITP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_VO_IPPDNS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_VO_IPPDNS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_VO_IPPDNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_VO_DNSTNR_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_VO_DNSTNR_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_VO_DNSTNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AXI_D_PDPDNS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AXI_D_PDPDNS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AXI_D_PDPDNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_XIU_D_DNS_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_XIU_D_DNS_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_XIU_D_DNS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AXI_D_IPPDNS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AXI_D_IPPDNS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AXI_D_IPPDNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AXI_D_MCSCDNS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AXI_D_MCSCDNS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AXI_D_MCSCDNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_QE_DNS_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_QE_DNS_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_QE_DNS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_QE_DNS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_QE_DNS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_QE_DNS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_OTF_IPPDNS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_OTF_IPPDNS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_OTF_IPPDNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_DNS_IPCLKPORT_I_CLK_C2COM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_DNS_IPCLKPORT_I_CLK_C2COM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_DNS_IPCLKPORT_I_CLK_C2COM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_DNS_UID_DNS_CMU_DNS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_DNS_UID_DNS_CMU_DNS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_DNS_UID_DNS_CMU_DNS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_DPU_UID_DPU_CMU_DPU_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_DPU_UID_DPU_CMU_DPU_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_DPU_UID_DPU_CMU_DPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSREG_DPU_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSREG_DPU_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSREG_DPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD0_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD0_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD0_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_LHM_AXI_P_DPU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_LHM_AXI_P_DPU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_LHM_AXI_P_DPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D1_DPU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D1_DPU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D1_DPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D2_DPU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D2_DPU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D2_DPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD2_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD2_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD2_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD1_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD1_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD1_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD2_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD2_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_OSCCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D0_DPU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D0_DPU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D0_DPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_DPUF_IPCLKPORT_ACLK_DMA_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_DPUF_IPCLKPORT_ACLK_DMA_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_DPUF_IPCLKPORT_ACLK_DMA_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_DPUF_IPCLKPORT_ACLK_DPP_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_DPUF_IPCLKPORT_ACLK_DPP_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_DPUF_IPCLKPORT_ACLK_DPP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_D_TZPC_DPU_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_D_TZPC_DPU_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_D_TZPC_DPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD0_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD0_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD0_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD1_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD1_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD1_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD2_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD2_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD2_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DPU_DMA_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DPU_DMA_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DPU_DMA_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU2_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU2_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_GPC_DPU_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_GPC_DPU_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_GPC_DPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_EH_UID_EH_CMU_EH_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_EH_UID_EH_CMU_EH_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_EH_UID_EH_CMU_EH_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_EH_UID_AS_P_SYSMMU_S2_EH_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_EH_UID_AS_P_SYSMMU_S2_EH_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_EH_UID_AS_P_SYSMMU_S2_EH_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_EH_UID_D_TZPC_EH_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_EH_UID_D_TZPC_EH_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_EH_UID_D_TZPC_EH_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_EH_UID_GPC_EH_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_EH_UID_GPC_EH_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_EH_UID_GPC_EH_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_EH_UID_LHM_AXI_P_EH_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_EH_UID_LHM_AXI_P_EH_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_EH_UID_LHM_AXI_P_EH_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_EH_UID_LHS_ACEL_D_EH_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_EH_UID_LHS_ACEL_D_EH_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_EH_UID_LHS_ACEL_D_EH_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_EH_UID_EH_IPCLKPORT_AXI_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_EH_UID_EH_IPCLKPORT_AXI_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_EH_UID_EH_IPCLKPORT_AXI_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_EH_UID_SSMT_EH_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_EH_UID_SSMT_EH_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_EH_UID_SSMT_EH_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_EH_UID_SSMT_EH_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_EH_UID_SSMT_EH_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_EH_UID_SSMT_EH_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_EH_UID_PPMU_EH_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_EH_UID_PPMU_EH_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_EH_UID_PPMU_EH_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_EH_UID_PPMU_EH_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_EH_UID_PPMU_EH_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_EH_UID_PPMU_EH_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_EH_UID_SYSMMU_EH_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_EH_UID_SYSMMU_EH_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_EH_UID_SYSMMU_EH_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_EH_UID_SYSREG_EH_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_EH_UID_SYSREG_EH_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_EH_UID_SYSREG_EH_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_EH_UID_UASC_EH_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_EH_UID_UASC_EH_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_EH_UID_UASC_EH_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_EH_UID_UASC_EH_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_EH_UID_UASC_EH_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_EH_UID_UASC_EH_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_EH_UID_AD_AXI_P_EH_IPCLKPORT_ACLKM_CG_VAL,
	CLK_CON_GAT_CLK_BLK_EH_UID_AD_AXI_P_EH_IPCLKPORT_ACLKM_MANUAL,
	CLK_CON_GAT_CLK_BLK_EH_UID_AD_AXI_P_EH_IPCLKPORT_ACLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_EH_UID_RSTNSYNC_CLK_EH_BUSD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_EH_UID_RSTNSYNC_CLK_EH_BUSD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_EH_UID_RSTNSYNC_CLK_EH_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_EH_UID_RSTNSYNC_CLK_EH_BUSP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_EH_UID_RSTNSYNC_CLK_EH_BUSP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_EH_UID_RSTNSYNC_CLK_EH_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_EH_UID_QE_EH_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_EH_UID_QE_EH_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_EH_UID_QE_EH_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_EH_UID_QE_EH_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_EH_UID_QE_EH_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_EH_UID_QE_EH_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_G2D_UID_G2D_CMU_G2D_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_G2D_UID_G2D_CMU_G2D_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_G2D_UID_G2D_CMU_G2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D0_G2D_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D0_G2D_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D0_G2D_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D0_G2D_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D0_G2D_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D0_G2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D1_G2D_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D1_G2D_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D1_G2D_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D1_G2D_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D1_G2D_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D1_G2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D0_G2D_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D0_G2D_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D0_G2D_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSREG_G2D_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSREG_G2D_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSREG_G2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_AXI_D0_G2D_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_AXI_D0_G2D_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_AXI_D0_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_AXI_D1_G2D_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_AXI_D1_G2D_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_AXI_D1_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D2_G2D_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D2_G2D_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D2_G2D_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D2_G2D_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D2_G2D_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D2_G2D_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D2_G2D_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D2_G2D_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D2_G2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D2_G2D_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D2_G2D_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D2_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_G2D_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_G2D_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_G2D_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_MSCL_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_MSCL_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_MSCL_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D0_G2D_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D0_G2D_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D0_G2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_G2D_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_G2D_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_G2D_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D1_G2D_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D1_G2D_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D1_G2D_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_JPEG_IPCLKPORT_I_SMFC_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_JPEG_IPCLKPORT_I_SMFC_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_JPEG_IPCLKPORT_I_SMFC_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_D_TZPC_G2D_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_D_TZPC_G2D_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_D_TZPC_G2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D0_G2D_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D0_G2D_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D0_G2D_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D1_G2D_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D1_G2D_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D1_G2D_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D1_G2D_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D1_G2D_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D1_G2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D2_G2D_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D2_G2D_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D2_G2D_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D2_G2D_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D2_G2D_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D2_G2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_GPC_G2D_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_GPC_G2D_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_GPC_G2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D0_G2D_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D0_G2D_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D0_G2D_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D1_G2D_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D1_G2D_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D1_G2D_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D2_G2D_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D2_G2D_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D2_G2D_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_LHM_AXI_P_G2D_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_LHM_AXI_P_G2D_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_LHM_AXI_P_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_APB_G2D_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_APB_G2D_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_APB_G2D_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_APB_JPEG_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_APB_JPEG_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_APB_JPEG_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_LHM_AXI_P_G3AA_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_LHM_AXI_P_G3AA_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_LHM_AXI_P_G3AA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_LHS_AXI_D_G3AA_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_LHS_AXI_D_G3AA_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_LHS_AXI_D_G3AA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_APB_ASYNC_TOP_G3AA_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_APB_ASYNC_TOP_G3AA_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_APB_ASYNC_TOP_G3AA_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_RSTNSYNC_CLK_G3AA_G3AA_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_RSTNSYNC_CLK_G3AA_G3AA_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_RSTNSYNC_CLK_G3AA_G3AA_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_RSTNSYNC_CLK_G3AA_BUSP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_RSTNSYNC_CLK_G3AA_BUSP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_RSTNSYNC_CLK_G3AA_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_SYSREG_G3AA_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_SYSREG_G3AA_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_SYSREG_G3AA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_G3AA_UID_G3AA_CMU_G3AA_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_G3AA_UID_G3AA_CMU_G3AA_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_G3AA_UID_G3AA_CMU_G3AA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_PPMU_G3AA_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_PPMU_G3AA_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_PPMU_G3AA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_D_TZPC_G3AA_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_D_TZPC_G3AA_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_D_TZPC_G3AA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_GPC_G3AA_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_GPC_G3AA_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_GPC_G3AA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_G3AA_IPCLKPORT_ACLK_AXIM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_G3AA_IPCLKPORT_ACLK_AXIM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_G3AA_IPCLKPORT_ACLK_AXIM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_PPMU_G3AA_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_PPMU_G3AA_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_PPMU_G3AA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_SSMT_G3AA_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_SSMT_G3AA_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_SSMT_G3AA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_SSMT_G3AA_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_SSMT_G3AA_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_SSMT_G3AA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_SYSMMU_G3AA_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_SYSMMU_G3AA_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_SYSMMU_G3AA_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_SYSMMU_G3AA_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_SYSMMU_G3AA_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_SYSMMU_G3AA_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_LHM_AST_OTF0_PDPG3AA_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_LHM_AST_OTF0_PDPG3AA_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_LHM_AST_OTF0_PDPG3AA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_LHM_AST_YOTF0_PDPG3AA_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_LHM_AST_YOTF0_PDPG3AA_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_LHM_AST_YOTF0_PDPG3AA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_LHM_AST_OTF1_PDPG3AA_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_LHM_AST_OTF1_PDPG3AA_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_LHM_AST_OTF1_PDPG3AA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_LHM_AST_OTF2_PDPG3AA_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_LHM_AST_OTF2_PDPG3AA_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_LHM_AST_OTF2_PDPG3AA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_LHM_AST_YOTF1_PDPG3AA_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_LHM_AST_YOTF1_PDPG3AA_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_LHM_AST_YOTF1_PDPG3AA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_LHM_AXI_P_G3D_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_LHM_AXI_P_G3D_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_LHM_AXI_P_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_BUSIF_HPMG3D_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_BUSIF_HPMG3D_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_BUSIF_HPMG3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_G3D_UID_HPM_G3D_IPCLKPORT_HPM_TARGETCLK_C_CG_VAL,
	CLK_CON_GAT_CLK_BLK_G3D_UID_HPM_G3D_IPCLKPORT_HPM_TARGETCLK_C_MANUAL,
	CLK_CON_GAT_CLK_BLK_G3D_UID_HPM_G3D_IPCLKPORT_HPM_TARGETCLK_C_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_LHS_AXI_P_INT_G3D_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_LHS_AXI_P_INT_G3D_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_LHS_AXI_P_INT_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_STACKS_CG_VAL,
	CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_STACKS_MANUAL,
	CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_STACKS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_LHM_AXI_P_INT_G3D_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_LHM_AXI_P_INT_G3D_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_LHM_AXI_P_INT_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_GRAY2BIN_G3D_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_GRAY2BIN_G3D_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_GRAY2BIN_G3D_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_GPC_G3D_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_GPC_G3D_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_GPC_G3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_UASC_G3D_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_UASC_G3D_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_UASC_G3D_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_UASC_G3D_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_UASC_G3D_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_UASC_G3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_COREGROUP_CG_VAL,
	CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_COREGROUP_MANUAL,
	CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_COREGROUP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_TOP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_TOP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_TOP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_ADD_APBIF_G3D_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_ADD_APBIF_G3D_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_ADD_APBIF_G3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_G3D_UID_ADD_G3D_IPCLKPORT_CH_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_G3D_UID_ADD_G3D_IPCLKPORT_CH_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_G3D_UID_ADD_G3D_IPCLKPORT_CH_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_DD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_DD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_DD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_G3D_UID_ASB_G3D_IPCLKPORT_CLK_LH_CG_VAL,
	CLK_CON_GAT_CLK_BLK_G3D_UID_ASB_G3D_IPCLKPORT_CLK_LH_MANUAL,
	CLK_CON_GAT_CLK_BLK_G3D_UID_ASB_G3D_IPCLKPORT_CLK_LH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_GDC_UID_GDC_CMU_GDC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_GDC_UID_GDC_CMU_GDC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_GDC_UID_GDC_CMU_GDC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_AD_APB_GDC0_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_AD_APB_GDC0_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_AD_APB_GDC0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_AD_APB_GDC1_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_AD_APB_GDC1_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_AD_APB_GDC1_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_AD_APB_SCSC_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_AD_APB_SCSC_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_AD_APB_SCSC_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_D_TZPC_GDC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_D_TZPC_GDC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_D_TZPC_GDC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_GDC0_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_GDC0_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_GDC0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_GDC1_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_GDC1_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_GDC1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_GPC_GDC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_GPC_GDC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_GPC_GDC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_LHS_AXI_D2_GDC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_LHS_AXI_D2_GDC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_LHS_AXI_D2_GDC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D0_GDC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D0_GDC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D0_GDC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D1_GDC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D1_GDC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D1_GDC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SCSC_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SCSC_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SCSC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D0_GDC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D0_GDC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D0_GDC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D1_GDC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D1_GDC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D1_GDC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D_SCSC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D_SCSC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D_SCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D_SCSC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D_SCSC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D_SCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D2_GDC_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D2_GDC_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D2_GDC_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D2_GDC_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D2_GDC_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D2_GDC_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSREG_GDC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSREG_GDC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSREG_GDC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_LHM_AST_INT_GDC0GDC1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_LHM_AST_INT_GDC0GDC1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_LHM_AST_INT_GDC0GDC1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_LHM_AST_INT_GDC1SCSC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_LHM_AST_INT_GDC1SCSC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_LHM_AST_INT_GDC1SCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_LHM_AST_OTF_DNSGDC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_LHM_AST_OTF_DNSGDC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_LHM_AST_OTF_DNSGDC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_LHM_AST_OTF_TNRGDC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_LHM_AST_OTF_TNRGDC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_LHM_AST_OTF_TNRGDC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_LHM_AST_VO_TNRGDC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_LHM_AST_VO_TNRGDC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_LHM_AST_VO_TNRGDC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_LHS_AST_INT_GDC0GDC1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_LHS_AST_INT_GDC0GDC1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_LHS_AST_INT_GDC0GDC1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_LHS_AST_INT_GDC1SCSC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_LHS_AST_INT_GDC1SCSC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_LHS_AST_INT_GDC1SCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_LHS_AST_VO_GDCMCSC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_LHS_AST_VO_GDCMCSC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_LHS_AST_VO_GDCMCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_SCSC_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_SCSC_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_SCSC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_BUSP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_BUSP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_GDC0_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_GDC0_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_GDC0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_GDC1_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_GDC1_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_GDC1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_GDC0_IPCLKPORT_C2CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_GDC0_IPCLKPORT_C2CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_GDC0_IPCLKPORT_C2CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_GDC1_IPCLKPORT_C2CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_GDC1_IPCLKPORT_C2CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_GDC1_IPCLKPORT_C2CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SCSC_IPCLKPORT_C2CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SCSC_IPCLKPORT_C2CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SCSC_IPCLKPORT_C2CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D0_GDC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D0_GDC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D0_GDC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D1_GDC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D1_GDC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D1_GDC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D0_GDC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D0_GDC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D0_GDC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D1_GDC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D1_GDC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D1_GDC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D0_GDC_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D0_GDC_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D0_GDC_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D0_GDC_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D0_GDC_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D0_GDC_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D1_GDC_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D1_GDC_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D1_GDC_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D1_GDC_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D1_GDC_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D1_GDC_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_LHS_AXI_D0_GDC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_LHS_AXI_D0_GDC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_LHS_AXI_D0_GDC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D_SCSC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D_SCSC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D_SCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_XIU_D_GDC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_XIU_D_GDC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_XIU_D_GDC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D1_SCSC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D1_SCSC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D1_SCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D0_SCSC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D0_SCSC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D0_SCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_LHM_AXI_P_GDC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_LHM_AXI_P_GDC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_LHM_AXI_P_GDC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_LHS_AXI_D1_GDC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_LHS_AXI_D1_GDC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_LHS_AXI_D1_GDC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D_SCSC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D_SCSC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D_SCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D0_SCSC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D0_SCSC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D0_SCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D1_SCSC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D1_SCSC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D1_SCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_HSI0_UID_HSI0_CMU_HSI0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_HSI0_UID_HSI0_CMU_HSI0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_HSI0_UID_HSI0_CMU_HSI0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USB31DRD_REF_CLK_40_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USB31DRD_REF_CLK_40_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USB31DRD_REF_CLK_40_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_BUS_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_BUS_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_BUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_LHM_AXI_G_ETR_HSI0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_LHM_AXI_G_ETR_HSI0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_LHM_AXI_G_ETR_HSI0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_GTC_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_GTC_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_GTC_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_D0_HSI0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_D0_HSI0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_D0_HSI0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_ETR_MIU_IPCLKPORT_I_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_ETR_MIU_IPCLKPORT_I_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_ETR_MIU_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_BUS0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_BUS0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_BUS0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_BUS0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_BUS0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_BUS0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_AOC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_AOC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_AOC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_AOC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_AOC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_AOC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_LHS_AXI_D_HSI0AOC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_LHS_AXI_D_HSI0AOC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_LHS_AXI_D_HSI0AOC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_LHS_ACEL_D_HSI0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_LHS_ACEL_D_HSI0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_LHS_ACEL_D_HSI0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBDPPHY_REF_SOC_PLL_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBDPPHY_REF_SOC_PLL_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBDPPHY_REF_SOC_PLL_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_LHM_AXI_P_AOCHSI0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_LHM_AXI_P_AOCHSI0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_LHM_AXI_P_AOCHSI0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_LHM_AXI_P_HSI0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_LHM_AXI_P_HSI0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_LHM_AXI_P_HSI0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_GPC_HSI0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_GPC_HSI0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_GPC_HSI0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_ETR_MIU_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_ETR_MIU_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_ETR_MIU_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_D_TZPC_HSI0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_D_TZPC_HSI0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_D_TZPC_HSI0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_SSMT_USB_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_SSMT_USB_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_SSMT_USB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_SSMT_USB_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_SSMT_USB_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_SSMT_USB_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSMMU_USB_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSMMU_USB_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSMMU_USB_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSREG_HSI0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSREG_HSI0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSREG_HSI0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_ACLK_PHYCTRL_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_ACLK_PHYCTRL_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_ACLK_PHYCTRL_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBDPPHY_SCL_APB_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBDPPHY_SCL_APB_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBDPPHY_SCL_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBPCS_APB_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBPCS_APB_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBPCS_APB_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_BUS_CLK_EARLY_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_BUS_CLK_EARLY_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_BUS_CLK_EARLY_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_P_HSI0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_P_HSI0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_P_HSI0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USB20_PHY_REFCLK_26_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USB20_PHY_REFCLK_26_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USB20_PHY_REFCLK_26_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_HSI0_ALT_CG_VAL,
	CLK_CON_GAT_CLK_HSI0_ALT_MANUAL,
	CLK_CON_GAT_CLK_HSI0_ALT_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_D1_HSI0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_D1_HSI0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_D1_HSI0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_CTRL_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_CTRL_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_CTRL_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_CTRL_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_CTRL_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_CTRL_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_LINK_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_LINK_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_LINK_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_LINK_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_LINK_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_LINK_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_USBDPPHY_UDBG_I_APB_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_USBDPPHY_UDBG_I_APB_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_USBDPPHY_UDBG_I_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_USBDPPHY_I_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_USBDPPHY_I_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_USBDPPHY_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USB31DRD_SUSPEND_CLK_26_CG_VAL,
	CLK_CON_GAT_CLK_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USB31DRD_SUSPEND_CLK_26_MANUAL,
	CLK_CON_GAT_CLK_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USB31DRD_SUSPEND_CLK_26_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_HSI1_UID_HSI1_CMU_HSI1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_HSI1_UID_HSI1_CMU_HSI1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_HSI1_UID_HSI1_CMU_HSI1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_LHS_ACEL_D_HSI1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_LHS_ACEL_D_HSI1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_LHS_ACEL_D_HSI1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_LHM_AXI_P_HSI1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_LHM_AXI_P_HSI1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_LHM_AXI_P_HSI1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSREG_HSI1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSREG_HSI1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSREG_HSI1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_D_HSI1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_D_HSI1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_D_HSI1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_BUS_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_BUS_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_BUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSMMU_HSI1_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSMMU_HSI1_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSMMU_HSI1_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_P_HSI1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_P_HSI1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_P_HSI1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCS_PMA_INST_0_PIPE_PAL_PCIE_INST_0_I_APB_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCS_PMA_INST_0_PIPE_PAL_PCIE_INST_0_I_APB_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCS_PMA_INST_0_PIPE_PAL_PCIE_INST_0_I_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_IA_GEN4A_0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_IA_GEN4A_0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_IA_GEN4A_0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_IA_GEN4B_0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_IA_GEN4B_0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_IA_GEN4B_0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_D_TZPC_HSI1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_D_TZPC_HSI1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_D_TZPC_HSI1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCS_PMA_INST_0_SF_PCIEPHY210X2_LN05LPE_QCH_TM_WRAPPER_INST_0_I_APB_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCS_PMA_INST_0_SF_PCIEPHY210X2_LN05LPE_QCH_TM_WRAPPER_INST_0_I_APB_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCS_PMA_INST_0_SF_PCIEPHY210X2_LN05LPE_QCH_TM_WRAPPER_INST_0_I_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_GPC_HSI1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_GPC_HSI1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_GPC_HSI1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_SSMT_HSI1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_SSMT_HSI1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_SSMT_HSI1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_SSMT_HSI1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_SSMT_HSI1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_SSMT_HSI1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_004_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_004_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_004_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_004_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_004_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_004_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_GPIO_HSI1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_GPIO_HSI1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_GPIO_HSI1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_OSCCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_QE_PCIE_GEN4A_HSI1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_QE_PCIE_GEN4A_HSI1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_QE_PCIE_GEN4A_HSI1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_QE_PCIE_GEN4A_HSI1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_QE_PCIE_GEN4A_HSI1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_QE_PCIE_GEN4A_HSI1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_QE_PCIE_GEN4B_HSI1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_QE_PCIE_GEN4B_HSI1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_QE_PCIE_GEN4B_HSI1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_QE_PCIE_GEN4B_HSI1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_QE_PCIE_GEN4B_HSI1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_QE_PCIE_GEN4B_HSI1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4A_DBI_0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4A_DBI_0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4A_DBI_0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4A_DBI_0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4A_DBI_0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4A_DBI_0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4A_SLV_0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4A_SLV_0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4A_SLV_0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4A_SLV_0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4A_SLV_0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4A_SLV_0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4B_DBI_0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4B_DBI_0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4B_DBI_0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4B_DBI_0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4B_DBI_0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4B_DBI_0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4B_SLV_0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4B_SLV_0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4B_SLV_0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4B_SLV_0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4B_SLV_0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4B_SLV_0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCS_PMA_INST_0_PHY_UDBG_I_APB_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCS_PMA_INST_0_PHY_UDBG_I_APB_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCS_PMA_INST_0_PHY_UDBG_I_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN4A_0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN4A_0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN4A_0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN4A_0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN4A_0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN4A_0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN4B_0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN4B_0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN4B_0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN4B_0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN4B_0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN4B_0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_HSI2_CMU_HSI2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_HSI2_CMU_HSI2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_HSI2_CMU_HSI2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_SYSREG_HSI2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_SYSREG_HSI2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_SYSREG_HSI2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_GPIO_HSI2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_GPIO_HSI2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_GPIO_HSI2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_LHS_ACEL_D_HSI2_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_LHS_ACEL_D_HSI2_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_LHS_ACEL_D_HSI2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_LHM_AXI_P_HSI2_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_LHM_AXI_P_HSI2_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_LHM_AXI_P_HSI2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_XIU_D_HSI2_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_XIU_D_HSI2_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_XIU_D_HSI2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_XIU_P_HSI2_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_XIU_P_HSI2_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_XIU_P_HSI2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_PIPE_PAL_PCIE_INST_0_I_APB_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_PIPE_PAL_PCIE_INST_0_I_APB_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_PIPE_PAL_PCIE_INST_0_I_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_BUS_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_BUS_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_BUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_OSCCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_SYSMMU_HSI2_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_SYSMMU_HSI2_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_SYSMMU_HSI2_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_SSMT_HSI2_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_SSMT_HSI2_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_SSMT_HSI2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_IA_GEN4A_1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_IA_GEN4A_1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_IA_GEN4A_1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_D_TZPC_HSI2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_D_TZPC_HSI2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_D_TZPC_HSI2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_FMP_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_FMP_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_FMP_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_CLK_UNIPRO_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_CLK_UNIPRO_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_CLK_UNIPRO_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_IA_GEN4B_1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_IA_GEN4B_1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_IA_GEN4B_1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_CG_VAL,
	CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_MANUAL,
	CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_CG_VAL,
	CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_MANUAL,
	CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_SF_PCIEPHY210X2_LN05LPE_QCH_TM_WRAPPER_INST_0_I_APB_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_SF_PCIEPHY210X2_LN05LPE_QCH_TM_WRAPPER_INST_0_I_APB_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_SF_PCIEPHY210X2_LN05LPE_QCH_TM_WRAPPER_INST_0_I_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_GPC_HSI2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_GPC_HSI2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_GPC_HSI2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_SSMT_HSI2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_SSMT_HSI2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_SSMT_HSI2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_MMC_CARD_IPCLKPORT_I_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_MMC_CARD_IPCLKPORT_I_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_MMC_CARD_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_MMC_CARD_IPCLKPORT_SDCLKIN_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_MMC_CARD_IPCLKPORT_SDCLKIN_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_MMC_CARD_IPCLKPORT_SDCLKIN_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN4A_HSI2_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN4A_HSI2_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN4A_HSI2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN4A_HSI2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN4A_HSI2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN4A_HSI2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN4B_HSI2_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN4B_HSI2_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN4B_HSI2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN4B_HSI2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN4B_HSI2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN4B_HSI2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_UFS_EMBD_HSI2_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_UFS_EMBD_HSI2_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_UFS_EMBD_HSI2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_UFS_EMBD_HSI2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_UFS_EMBD_HSI2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_UFS_EMBD_HSI2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4A_DBI_1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4A_DBI_1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4A_DBI_1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4A_DBI_1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4A_DBI_1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4A_DBI_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4A_SLV_1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4A_SLV_1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4A_SLV_1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4A_SLV_1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4A_SLV_1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4A_SLV_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4B_DBI_1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4B_DBI_1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4B_DBI_1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4B_DBI_1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4B_DBI_1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4B_DBI_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4B_SLV_1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4B_SLV_1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4B_SLV_1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4B_SLV_1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4B_SLV_1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4B_SLV_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_PHY_UDBG_I_APB_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_PHY_UDBG_I_APB_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_PHY_UDBG_I_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_MMC_CARD_HSI2_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_MMC_CARD_HSI2_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_MMC_CARD_HSI2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_MMC_CARD_HSI2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_MMC_CARD_HSI2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_MMC_CARD_HSI2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN4A_1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN4A_1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN4A_1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN4A_1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN4A_1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN4A_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN4B_1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN4B_1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN4B_1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN4B_1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN4B_1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN4B_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_IPP_UID_IPP_CMU_IPP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_IPP_UID_IPP_CMU_IPP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_IPP_UID_IPP_CMU_IPP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_D_TZPC_IPP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_D_TZPC_IPP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_D_TZPC_IPP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AXI_P_IPP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AXI_P_IPP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AXI_P_IPP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SYSREG_IPP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SYSREG_IPP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SYSREG_IPP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_RSTNSYNC_CLK_IPP_BUSD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_RSTNSYNC_CLK_IPP_BUSD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_RSTNSYNC_CLK_IPP_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_RSTNSYNC_CLK_IPP_BUSP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_RSTNSYNC_CLK_IPP_BUSP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_RSTNSYNC_CLK_IPP_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_VO_IPPDNS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_VO_IPPDNS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_VO_IPPDNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AST_VO_PDPIPP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AST_VO_PDPIPP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AST_VO_PDPIPP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_AD_APB_IPP_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_AD_APB_IPP_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_AD_APB_IPP_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AXI_D_IPP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AXI_D_IPP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AXI_D_IPP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_SOTF0_IPPCSIS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_SOTF0_IPPCSIS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_SOTF0_IPPCSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_SOTF1_IPPCSIS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_SOTF1_IPPCSIS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_SOTF1_IPPCSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_SOTF2_IPPCSIS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_SOTF2_IPPCSIS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_SOTF2_IPPCSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_ZOTF0_IPPCSIS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_ZOTF0_IPPCSIS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_ZOTF0_IPPCSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_ZOTF1_IPPCSIS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_ZOTF1_IPPCSIS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_ZOTF1_IPPCSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_ZOTF2_IPPCSIS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_ZOTF2_IPPCSIS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_ZOTF2_IPPCSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_PPMU_IPP_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_PPMU_IPP_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_PPMU_IPP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_PPMU_IPP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_PPMU_IPP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_PPMU_IPP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SIPU_IPP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SIPU_IPP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SIPU_IPP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SYSMMU_IPP_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SYSMMU_IPP_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SYSMMU_IPP_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_GPC_IPP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_GPC_IPP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_GPC_IPP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SYSMMU_IPP_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SYSMMU_IPP_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SYSMMU_IPP_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_THSTAT_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_THSTAT_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_THSTAT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_THSTAT_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_THSTAT_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_THSTAT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AXI_D_IPPDNS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AXI_D_IPPDNS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AXI_D_IPPDNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_PPMU_MSA_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_PPMU_MSA_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_PPMU_MSA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_PPMU_MSA_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_PPMU_MSA_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_PPMU_MSA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_XIU_D1_IPP_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_XIU_D1_IPP_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_XIU_D1_IPP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_TNR_A_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_TNR_A_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_TNR_A_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_THSTAT_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_THSTAT_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_THSTAT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_THSTAT_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_THSTAT_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_THSTAT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AST_OTF0_PDPIPP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AST_OTF0_PDPIPP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AST_OTF0_PDPIPP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AST_OTF1_PDPIPP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AST_OTF1_PDPIPP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AST_OTF1_PDPIPP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AST_OTF2_PDPIPP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AST_OTF2_PDPIPP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AST_OTF2_PDPIPP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_OTF_IPPDNS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_OTF_IPPDNS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_OTF_IPPDNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_XIU_D2_IPP_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_XIU_D2_IPP_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_XIU_D2_IPP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_XIU_D0_IPP_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_XIU_D0_IPP_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_XIU_D0_IPP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_FDPIG_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_FDPIG_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_FDPIG_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_FDPIG_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_FDPIG_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_FDPIG_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH2_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH2_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN2_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN2_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN3_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN3_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN3_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN3_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN3_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_FDPIG_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_FDPIG_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_FDPIG_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_FDPIG_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_FDPIG_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_FDPIG_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH2_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH2_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN2_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN2_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN3_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN3_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN3_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN3_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN3_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_TNR_MSA0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_TNR_MSA0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_TNR_MSA0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_TNR_MSA0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_TNR_MSA0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_TNR_MSA0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALN_STAT_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALN_STAT_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALN_STAT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALN_STAT_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALN_STAT_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALN_STAT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_TNR_MSA0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_TNR_MSA0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_TNR_MSA0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_TNR_MSA0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_TNR_MSA0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_TNR_MSA0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALN_STAT_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALN_STAT_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALN_STAT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALN_STAT_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALN_STAT_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALN_STAT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_TNR_MSA1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_TNR_MSA1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_TNR_MSA1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_TNR_MSA1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_TNR_MSA1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_TNR_MSA1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_TNR_MSA1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_TNR_MSA1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_TNR_MSA1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_TNR_MSA1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_TNR_MSA1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_TNR_MSA1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_ITP_UID_ITP_CMU_ITP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_ITP_UID_ITP_CMU_ITP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_ITP_UID_ITP_CMU_ITP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_AD_APB_ITP_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_AD_APB_ITP_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_AD_APB_ITP_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_D_TZPC_ITP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_D_TZPC_ITP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_D_TZPC_ITP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_GPC_ITP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_GPC_ITP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_GPC_ITP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_ITP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_ITP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_ITP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AXI_P_ITP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AXI_P_ITP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AXI_P_ITP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_SYSREG_ITP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_SYSREG_ITP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_SYSREG_ITP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_RSTNSYNC_CLK_ITP_BUSD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_RSTNSYNC_CLK_ITP_BUSD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_RSTNSYNC_CLK_ITP_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_RSTNSYNC_CLK_ITP_BUSP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_RSTNSYNC_CLK_ITP_BUSP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_RSTNSYNC_CLK_ITP_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_CTL_DNSITP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_CTL_DNSITP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_CTL_DNSITP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF0_DNSITP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF0_DNSITP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF0_DNSITP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF1_DNSITP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF1_DNSITP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF1_DNSITP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF2_DNSITP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF2_DNSITP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF2_DNSITP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_LHS_AST_CTL_ITPDNS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_LHS_AST_CTL_ITPDNS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_LHS_AST_CTL_ITPDNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_LHS_AST_OTF_ITPDNS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_LHS_AST_OTF_ITPDNS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_LHS_AST_OTF_ITPDNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AXI_P_MCSC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AXI_P_MCSC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AXI_P_MCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AXI_D0_MCSC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AXI_D0_MCSC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AXI_D0_MCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSREG_MCSC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSREG_MCSC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSREG_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MCSC_UID_MCSC_CMU_MCSC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MCSC_UID_MCSC_CMU_MCSC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MCSC_UID_MCSC_CMU_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_OTF0_DNSMCSC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_OTF0_DNSMCSC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_OTF0_DNSMCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_ITSC_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_ITSC_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_ITSC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_BUSP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_BUSP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_D_TZPC_MCSC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_D_TZPC_MCSC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_D_TZPC_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AST_OTF_MCSCTNR_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AST_OTF_MCSCTNR_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AST_OTF_MCSCTNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_OTF1_DNSMCSC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_OTF1_DNSMCSC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_OTF1_DNSMCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_GPC_MCSC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_GPC_MCSC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_GPC_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_ITSC_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_ITSC_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_ITSC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_ITSC_IPCLKPORT_C2CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_ITSC_IPCLKPORT_C2CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_ITSC_IPCLKPORT_C2CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D0_MCSC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D0_MCSC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D0_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D0_MCSC_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D0_MCSC_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D0_MCSC_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D0_MCSC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D0_MCSC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D0_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D0_ITSC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D0_ITSC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D0_ITSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D0_ITSC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D0_ITSC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D0_ITSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D1_ITSC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D1_ITSC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D1_ITSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D1_ITSC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D1_ITSC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D1_ITSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D0_ITSC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D0_ITSC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D0_ITSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D0_ITSC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D0_ITSC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D0_ITSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D0_MCSC_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D0_MCSC_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D0_MCSC_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_VO_GDCMCSC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_VO_GDCMCSC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_VO_GDCMCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AXI_D_MCSCDNS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AXI_D_MCSCDNS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AXI_D_MCSCDNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_AD_APB_ITSC_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_AD_APB_ITSC_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_AD_APB_ITSC_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_AD_APB_MCSC_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_AD_APB_MCSC_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_AD_APB_MCSC_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_MCSC_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_MCSC_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_MCSC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D0_MCSC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D0_MCSC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D0_MCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_MCSC_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_MCSC_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_MCSC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D0_MCSC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D0_MCSC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D0_MCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_MCSC_IPCLKPORT_C2CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_MCSC_IPCLKPORT_C2CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_MCSC_IPCLKPORT_C2CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AXI_D1_MCSC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AXI_D1_MCSC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AXI_D1_MCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D1_MCSC_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D1_MCSC_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D1_MCSC_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D1_MCSC_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D1_MCSC_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D1_MCSC_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_OTF2_DNSMCSC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_OTF2_DNSMCSC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_OTF2_DNSMCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_INT_ITSCMCSC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_INT_ITSCMCSC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_INT_ITSCMCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_OTF_TNRMCSC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_OTF_TNRMCSC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_OTF_TNRMCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AST_INT_ITSCMCSC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AST_INT_ITSCMCSC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AST_INT_ITSCMCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AST_VO_MCSCCSIS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AST_VO_MCSCCSIS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AST_VO_MCSCCSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D1_ITSC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D1_ITSC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D1_ITSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D1_ITSC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D1_ITSC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D1_ITSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D1_MCSC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D1_MCSC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D1_MCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D1_MCSC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D1_MCSC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D1_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D1_MCSC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D1_MCSC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D1_MCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D1_MCSC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D1_MCSC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D1_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D1_ITSC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D1_ITSC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D1_ITSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D1_ITSC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D1_ITSC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D1_ITSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D2_ITSC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D2_ITSC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D2_ITSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D2_ITSC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D2_ITSC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D2_ITSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D0_MCSC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D0_MCSC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D0_MCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D0_MCSC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D0_MCSC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D0_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D1_MCSC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D1_MCSC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D1_MCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D1_MCSC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D1_MCSC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D1_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D2_MCSC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D2_MCSC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D2_MCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D2_MCSC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D2_MCSC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D2_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D3_MCSC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D3_MCSC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D3_MCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D3_MCSC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D3_MCSC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D3_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D2_MCSC_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D2_MCSC_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D2_MCSC_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D2_MCSC_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D2_MCSC_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D2_MCSC_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AXI_D2_MCSC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AXI_D2_MCSC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AXI_D2_MCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D4_MCSC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D4_MCSC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D4_MCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D4_MCSC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D4_MCSC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D4_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_C2R_MCSC_IPCLKPORT_C2CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_C2R_MCSC_IPCLKPORT_C2CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_C2R_MCSC_IPCLKPORT_C2CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MFC_UID_MFC_CMU_MFC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MFC_UID_MFC_CMU_MFC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MFC_UID_MFC_CMU_MFC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_LHS_AXI_D0_MFC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_LHS_AXI_D0_MFC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_LHS_AXI_D0_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_LHS_AXI_D1_MFC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_LHS_AXI_D1_MFC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_LHS_AXI_D1_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_LHM_AXI_P_MFC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_LHM_AXI_P_MFC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_LHM_AXI_P_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D0_MFC_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D0_MFC_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D0_MFC_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D1_MFC_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D1_MFC_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D1_MFC_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D0_MFC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D0_MFC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D0_MFC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_MFC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_MFC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_MFC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_SW_RESET_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_SW_RESET_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D0_MFC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D0_MFC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D0_MFC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D1_MFC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D1_MFC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D1_MFC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D1_MFC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D1_MFC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D1_MFC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_GPC_MFC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_GPC_MFC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_GPC_MFC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D0_MFC_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D0_MFC_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D0_MFC_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D1_MFC_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D1_MFC_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D1_MFC_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DDRPHY_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DDRPHY_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DDRPHY_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_LHM_AXI_P_MIF_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_LHM_AXI_P_MIF_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_LHM_AXI_P_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_AXI2APB_MIF_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_AXI2APB_MIF_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_AXI2APB_MIF_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DDRPHY_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DDRPHY_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DDRPHY_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_GPC_MIF_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_GPC_MIF_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_GPC_MIF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_GEN_WREN_SECURE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_GEN_WREN_SECURE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_GEN_WREN_SECURE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SYSREG_MISC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SYSREG_MISC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SYSREG_MISC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_WDT_CLUSTER1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_WDT_CLUSTER1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_WDT_CLUSTER1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_WDT_CLUSTER0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_WDT_CLUSTER0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_WDT_CLUSTER0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_BUSP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_BUSP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_OSCCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_GIC_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_GIC_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_GIC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_GIC_IPCLKPORT_GICCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_GIC_IPCLKPORT_GICCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_GIC_IPCLKPORT_GICCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_MCT_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_MCT_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_MCT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_D_TZPC_MISC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_D_TZPC_MISC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_D_TZPC_MISC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_TMU_SUB_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_TMU_SUB_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_TMU_SUB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_TMU_TOP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_TMU_TOP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_TMU_TOP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_I_OSCCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_I_OSCCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_I_OSCCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_I_OSCCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_I_OSCCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_I_OSCCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_DIT_IPCLKPORT_ICLKL2A_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_DIT_IPCLKPORT_ICLKL2A_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_DIT_IPCLKPORT_ICLKL2A_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_LHM_AXI_P_MISC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_LHM_AXI_P_MISC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_LHM_AXI_P_MISC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_LHS_ACEL_D_MISC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_LHS_ACEL_D_MISC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_LHS_ACEL_D_MISC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_BUSD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_BUSD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_PDMA_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_PDMA_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_PDMA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_PPMU_MISC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_PPMU_MISC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_PPMU_MISC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_PPMU_MISC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_PPMU_MISC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_PPMU_MISC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_DIT_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_DIT_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_DIT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_DIT_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_DIT_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_DIT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_PDMA_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_PDMA_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_PDMA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_PDMA_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_PDMA_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_PDMA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MISC_UID_MISC_CMU_MISC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MISC_UID_MISC_CMU_MISC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MISC_UID_MISC_CMU_MISC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_RTIC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_RTIC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_RTIC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_RTIC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_RTIC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_RTIC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SPDMA_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SPDMA_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SPDMA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SPDMA_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SPDMA_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SPDMA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SSS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SSS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SSS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_RTIC_IPCLKPORT_I_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_RTIC_IPCLKPORT_I_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_RTIC_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_RTIC_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_RTIC_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_RTIC_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SPDMA_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SPDMA_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SPDMA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSS_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSS_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSS_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SSS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SSS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SSS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_GPC_MISC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_GPC_MISC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_GPC_MISC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_AD_APB_DIT_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_AD_APB_DIT_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_AD_APB_DIT_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_PPMU_DMA_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_PPMU_DMA_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_PPMU_DMA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_PPMU_DMA_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_PPMU_DMA_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_PPMU_DMA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_PPMU_DMA_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_PPMU_DMA_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_PPMU_DMA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_ADM_AHB_SSS_IPCLKPORT_HCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_ADM_AHB_SSS_IPCLKPORT_HCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_ADM_AHB_SSS_IPCLKPORT_HCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_AD_APB_PUF_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_AD_APB_PUF_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_AD_APB_PUF_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_LHM_AST_ICC_CPUGIC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_LHM_AST_ICC_CPUGIC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_LHM_AST_ICC_CPUGIC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_LHM_AXI_D_SSS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_LHM_AXI_D_SSS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_LHM_AXI_D_SSS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_LHS_AST_IRI_GICCPU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_LHS_AST_IRI_GICCPU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_LHS_AST_IRI_GICCPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_LHS_AXI_D_SSS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_LHS_AXI_D_SSS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_LHS_AXI_D_SSS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_PUF_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_PUF_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_PUF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SSS_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SSS_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SSS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_SSS_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_SSS_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_SSS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSS_IPCLKPORT_I_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSS_IPCLKPORT_I_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSS_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_XIU_D_MISC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_XIU_D_MISC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_XIU_D_MISC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SYSMMU_MISC_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SYSMMU_MISC_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SYSMMU_MISC_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SYSMMU_SSS_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SYSMMU_SSS_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SYSMMU_SSS_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_LHM_AXI_P_GIC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_LHM_AXI_P_GIC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_LHM_AXI_P_GIC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SSS_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SSS_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SSS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_RTIC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_RTIC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_RTIC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_RTIC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_RTIC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_RTIC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SPDMA_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SPDMA_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SPDMA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SPDMA_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SPDMA_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SPDMA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_PDMA_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_PDMA_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_PDMA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_PDMA_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_PDMA_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_PDMA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_PPMU_DMA_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_PPMU_DMA_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_PPMU_DMA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_PPMU_DMA_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_PPMU_DMA_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_PPMU_DMA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_DIT_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_DIT_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_DIT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_DIT_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_DIT_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_DIT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PDP_UID_PDP_CMU_PDP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PDP_UID_PDP_CMU_PDP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PDP_UID_PDP_CMU_PDP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_D_TZPC_PDP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_D_TZPC_PDP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_D_TZPC_PDP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LHM_AST_OTF0_CSISPDP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LHM_AST_OTF0_CSISPDP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LHM_AST_OTF0_CSISPDP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LHM_AST_OTF1_CSISPDP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LHM_AST_OTF1_CSISPDP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LHM_AST_OTF1_CSISPDP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LHM_AST_OTF2_CSISPDP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LHM_AST_OTF2_CSISPDP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LHM_AST_OTF2_CSISPDP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LHM_AXI_P_PDP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LHM_AXI_P_PDP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LHM_AXI_P_PDP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_GPC_PDP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_GPC_PDP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_GPC_PDP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_PDP_TOP_IPCLKPORT_C2CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_PDP_TOP_IPCLKPORT_C2CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_PDP_TOP_IPCLKPORT_C2CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_PDP_TOP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_PDP_TOP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_PDP_TOP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_SSMT_PDP_STAT_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_SSMT_PDP_STAT_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_SSMT_PDP_STAT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_SSMT_PDP_STAT_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_SSMT_PDP_STAT_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_SSMT_PDP_STAT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_STAT0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_STAT0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_STAT0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_STAT0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_STAT0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_STAT0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_AD_APB_C2_PDP_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_AD_APB_C2_PDP_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_AD_APB_C2_PDP_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_OTF0_PDPIPP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_OTF0_PDPIPP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_OTF0_PDPIPP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_OTF1_PDPIPP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_OTF1_PDPIPP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_OTF1_PDPIPP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_OTF2_PDPIPP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_OTF2_PDPIPP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_OTF2_PDPIPP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_OTF0_PDPCSIS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_OTF0_PDPCSIS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_OTF0_PDPCSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_OTF1_PDPCSIS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_OTF1_PDPCSIS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_OTF1_PDPCSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_OTF2_PDPCSIS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_OTF2_PDPCSIS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_OTF2_PDPCSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_OTF0_PDPG3AA_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_OTF0_PDPG3AA_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_OTF0_PDPG3AA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_OTF1_PDPG3AA_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_OTF1_PDPG3AA_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_OTF1_PDPG3AA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_OTF2_PDPG3AA_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_OTF2_PDPG3AA_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_OTF2_PDPG3AA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_YOTF0_PDPG3AA_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_YOTF0_PDPG3AA_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_YOTF0_PDPG3AA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_YOTF1_PDPG3AA_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_YOTF1_PDPG3AA_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_YOTF1_PDPG3AA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LHM_AST_VO_CSISPDP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LHM_AST_VO_CSISPDP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LHM_AST_VO_CSISPDP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_VO_PDPIPP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_VO_PDPIPP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_VO_PDPIPP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AXI_D_PDPCSIS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AXI_D_PDPCSIS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AXI_D_PDPCSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_SYSREG_PDP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_SYSREG_PDP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_SYSREG_PDP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_RSTNSYNC_CLK_PDP_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_RSTNSYNC_CLK_PDP_OSCCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_RSTNSYNC_CLK_PDP_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_RSTNSYNC_CLK_PDP_BUSD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_RSTNSYNC_CLK_PDP_BUSD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_RSTNSYNC_CLK_PDP_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_RSTNSYNC_CLK_PDP_BUSP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_RSTNSYNC_CLK_PDP_BUSP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_RSTNSYNC_CLK_PDP_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_XIU_D_PDP_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_XIU_D_PDP_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_XIU_D_PDP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_STAT1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_STAT1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_STAT1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_STAT1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_STAT1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_STAT1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_AF0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_AF0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_AF0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_AF0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_AF0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_AF0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_AF1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_AF1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_AF1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_AF1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_AF1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_AF1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_AD_APB_VRA_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_AD_APB_VRA_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_AD_APB_VRA_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PDP_UID_QE_VRA_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PDP_UID_QE_VRA_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PDP_UID_QE_VRA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PDP_UID_VRA_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PDP_UID_VRA_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PDP_UID_VRA_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PDP_UID_SSMT_VRA_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PDP_UID_SSMT_VRA_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PDP_UID_SSMT_VRA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PDP_UID_SSMT_VRA_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PDP_UID_SSMT_VRA_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PDP_UID_SSMT_VRA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PDP_UID_QE_VRA_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PDP_UID_QE_VRA_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PDP_UID_QE_VRA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PDP_UID_LHS_AXI_D_PDPDNS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PDP_UID_LHS_AXI_D_PDPDNS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PDP_UID_LHS_AXI_D_PDPDNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PDP_UID_PPMU_VRA_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PDP_UID_PPMU_VRA_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PDP_UID_PPMU_VRA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PDP_UID_PPMU_VRA_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PDP_UID_PPMU_VRA_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PDP_UID_PPMU_VRA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_RSTNSYNC_CLK_PDP_VRA_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_RSTNSYNC_CLK_PDP_VRA_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_RSTNSYNC_CLK_PDP_VRA_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_PERIC0_CMU_PERIC0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_PERIC0_CMU_PERIC0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_PERIC0_CMU_PERIC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_BUSP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_BUSP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_I3C_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_I3C_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_I3C_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI3_USI_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI3_USI_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI3_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI4_USI_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI4_USI_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI4_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI5_USI_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI5_USI_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI5_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_LHM_AXI_P_PERIC0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_LHM_AXI_P_PERIC0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_LHM_AXI_P_PERIC0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI1_USI_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI1_USI_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI1_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI0_UART_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI0_UART_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI0_UART_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_0_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_0_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI2_USI_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI2_USI_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI2_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_3_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_3_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_3_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_4_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_4_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_4_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_5_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_5_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_5_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_8_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_8_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_8_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_9_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_9_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_9_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_10_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_10_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_10_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_11_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_11_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_11_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_12_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_12_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_12_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_13_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_13_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_13_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_14_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_14_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_14_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_15_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_15_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_15_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_8_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_8_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_8_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_9_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_9_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_9_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_10_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_10_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_10_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_11_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_11_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_11_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_12_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_12_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_12_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_13_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_13_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_13_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_14_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_14_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_14_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_15_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_15_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_15_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_7_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_7_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_7_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_6_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_6_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_6_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_0_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_0_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI6_USI_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI6_USI_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI6_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI7_USI_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI7_USI_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI7_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI8_USI_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI8_USI_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI8_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI14_USI_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI14_USI_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI14_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPC_PERIC0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPC_PERIC0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPC_PERIC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_5_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_5_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_5_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_6_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_6_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_6_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_7_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_7_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_7_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_0_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_0_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_3_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_3_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_3_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_4_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_4_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_4_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_0_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_0_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_PERIC1_CMU_PERIC1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_PERIC1_CMU_PERIC1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_PERIC1_CMU_PERIC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_BUSP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_BUSP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI11_USI_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI11_USI_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI11_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI12_USI_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI12_USI_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI12_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I3C_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I3C_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I3C_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_LHM_AXI_P_PERIC1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_LHM_AXI_P_PERIC1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_LHM_AXI_P_PERIC1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI0_USI_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI0_USI_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI0_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI9_USI_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI9_USI_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI9_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI10_USI_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI10_USI_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI10_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_8_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_8_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_8_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_3_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_3_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_3_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_4_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_4_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_4_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_5_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_5_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_5_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_15_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_15_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_15_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_3_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_3_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_3_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_4_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_4_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_4_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_5_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_5_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_5_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_8_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_8_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_8_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPC_PERIC1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPC_PERIC1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPC_PERIC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_6_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_6_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_6_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_6_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_6_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_6_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI13_USI_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI13_USI_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI13_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_S2D_UID_S2D_CMU_S2D_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_S2D_UID_S2D_CMU_S2D_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_S2D_UID_S2D_CMU_S2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_S2D_UID_LHM_AXI_G_SCAN2DRAM_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_S2D_UID_LHM_AXI_G_SCAN2DRAM_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_S2D_UID_LHM_AXI_G_SCAN2DRAM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_APB_ASYNC_SYSMMU_D0_S1_NS_TNR_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_APB_ASYNC_SYSMMU_D0_S1_NS_TNR_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_APB_ASYNC_SYSMMU_D0_S1_NS_TNR_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_D_TZPC_TNR_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_D_TZPC_TNR_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_D_TZPC_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LHM_AST_VO_DNSTNR_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LHM_AST_VO_DNSTNR_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LHM_AST_VO_DNSTNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LHM_AXI_P_TNR_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LHM_AXI_P_TNR_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LHM_AXI_P_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AST_OTF_TNRMCSC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AST_OTF_TNRMCSC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AST_OTF_TNRMCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AXI_D0_TNR_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AXI_D0_TNR_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AXI_D0_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AXI_D1_TNR_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AXI_D1_TNR_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AXI_D1_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D0_TNR_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D0_TNR_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D0_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D0_TNR_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D0_TNR_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D0_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D1_TNR_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D1_TNR_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D1_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D1_TNR_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D1_TNR_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D1_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D0_TNR_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D0_TNR_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D0_TNR_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D1_TNR_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D1_TNR_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D1_TNR_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSREG_TNR_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSREG_TNR_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSREG_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_TNR_UID_TNR_CMU_TNR_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_TNR_UID_TNR_CMU_TNR_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_TNR_UID_TNR_CMU_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_RSTNSYNC_CLK_TNR_BUSD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_RSTNSYNC_CLK_TNR_BUSD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_RSTNSYNC_CLK_TNR_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_RSTNSYNC_CLK_TNR_BUSP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_RSTNSYNC_CLK_TNR_BUSP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_RSTNSYNC_CLK_TNR_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AST_VO_TNRGDC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AST_VO_TNRGDC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AST_VO_TNRGDC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D0_TNR_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D0_TNR_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D0_TNR_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D1_TNR_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D1_TNR_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D1_TNR_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_TNR_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_TNR_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LHM_AST_OTF_MCSCTNR_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LHM_AST_OTF_MCSCTNR_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LHM_AST_OTF_MCSCTNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AXI_D2_TNR_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AXI_D2_TNR_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AXI_D2_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AXI_D3_TNR_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AXI_D3_TNR_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AXI_D3_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D2_TNR_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D2_TNR_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D2_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D2_TNR_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D2_TNR_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D2_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D3_TNR_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D3_TNR_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D3_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D3_TNR_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D3_TNR_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D3_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D2_TNR_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D2_TNR_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D2_TNR_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D2_TNR_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D2_TNR_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D2_TNR_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D3_TNR_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D3_TNR_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D3_TNR_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D3_TNR_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D3_TNR_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D3_TNR_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_TNR_IPCLKPORT_C2CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_TNR_IPCLKPORT_C2CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_TNR_IPCLKPORT_C2CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D4_TNR_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D4_TNR_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D4_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D4_TNR_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D4_TNR_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D4_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D5_TNR_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D5_TNR_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D5_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D5_TNR_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D5_TNR_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D5_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D6_TNR_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D6_TNR_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D6_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D6_TNR_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D6_TNR_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D6_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D7_TNR_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D7_TNR_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D7_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D7_TNR_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D7_TNR_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D7_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_XIU_D0_TNR_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_XIU_D0_TNR_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_XIU_D0_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_XIU_D1_TNR_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_XIU_D1_TNR_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_XIU_D1_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D0_TNR_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D0_TNR_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D0_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D0_TNR_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D0_TNR_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D0_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D1_TNR_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D1_TNR_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D1_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D1_TNR_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D1_TNR_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D1_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D5_TNR_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D5_TNR_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D5_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D5_TNR_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D5_TNR_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D5_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D6_TNR_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D6_TNR_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D6_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D6_TNR_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D6_TNR_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D6_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D7_TNR_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D7_TNR_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D7_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D7_TNR_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D7_TNR_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D7_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D0_TNR_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D0_TNR_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D0_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D0_TNR_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D0_TNR_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D0_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D1_TNR_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D1_TNR_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D1_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D1_TNR_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D1_TNR_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D1_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D2_TNR_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D2_TNR_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D2_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D2_TNR_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D2_TNR_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D2_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D3_TNR_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D3_TNR_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D3_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D3_TNR_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D3_TNR_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D3_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AXI_D4_TNR_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AXI_D4_TNR_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AXI_D4_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D4_TNR_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D4_TNR_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D4_TNR_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D4_TNR_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D4_TNR_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D4_TNR_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D4_TNR_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D4_TNR_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D4_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D4_TNR_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D4_TNR_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D4_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D5_TNR_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D5_TNR_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D5_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D5_TNR_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D5_TNR_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D5_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D6_TNR_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D6_TNR_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D6_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D6_TNR_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D6_TNR_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D6_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D7_TNR_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D7_TNR_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D7_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D7_TNR_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D7_TNR_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D7_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_GPC_TNR_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_GPC_TNR_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_GPC_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AST_OTF_TNRGDC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AST_OTF_TNRGDC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AST_OTF_TNRGDC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_CMU_TPU_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_CMU_TPU_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_CMU_TPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_BUSD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_BUSD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_BUSP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_BUSP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_LHM_AXI_P_TPU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_LHM_AXI_P_TPU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_LHM_AXI_P_TPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_D_TZPC_TPU_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_D_TZPC_TPU_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_D_TZPC_TPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_LHS_AXI_D_TPU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_LHS_AXI_D_TPU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_LHS_AXI_D_TPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_SYSREG_TPU_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_SYSREG_TPU_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_SYSREG_TPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_SYSMMU_TPU_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_SYSMMU_TPU_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_SYSMMU_TPU_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_PPMU_TPU_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_PPMU_TPU_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_PPMU_TPU_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_PPMU_TPU_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_PPMU_TPU_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_PPMU_TPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_SSMT_TPU_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_SSMT_TPU_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_SSMT_TPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_SSMT_TPU_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_SSMT_TPU_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_SSMT_TPU_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_GPC_TPU_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_GPC_TPU_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_GPC_TPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_SYSMMU_TPU_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_SYSMMU_TPU_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_SYSMMU_TPU_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_AS_APB_SYSMMU_NS_TPU_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_AS_APB_SYSMMU_NS_TPU_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_AS_APB_SYSMMU_NS_TPU_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_TPU_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_TPU_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_TPU_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_TPU_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_TPU_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_TPU_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_LHS_ATB_T0_TPUCPUCL0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_LHS_ATB_T0_TPUCPUCL0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_LHS_ATB_T0_TPUCPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_LHS_ATB_T1_TPUCPUCL0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_LHS_ATB_T1_TPUCPUCL0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_LHS_ATB_T1_TPUCPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_ASYNC_APBM_TPU_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_ASYNC_APBM_TPU_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_ASYNC_APBM_TPU_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_APB_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_APB_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_DBG_UART_SCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_DBG_UART_SCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_DBG_UART_SCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_TPUCTL_DBG_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_TPUCTL_DBG_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_TPUCTL_DBG_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_AXI_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_AXI_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_AXI_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_ASYNC_APB_INT_TPU_IPCLKPORT_PCLKS_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_ASYNC_APB_INT_TPU_IPCLKPORT_PCLKS_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_ASYNC_APB_INT_TPU_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_LHM_ATB_INT_T0_TPU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_LHM_ATB_INT_T0_TPU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_LHM_ATB_INT_T0_TPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_LHM_ATB_INT_T1_TPU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_LHM_ATB_INT_T1_TPU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_LHM_ATB_INT_T1_TPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_ASYNC_APB_INT_TPU_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_ASYNC_APB_INT_TPU_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_ASYNC_APB_INT_TPU_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_TPU_UID_HPM_TPU_IPCLKPORT_HPM_TARGETCLK_C_CG_VAL,
	CLK_CON_GAT_CLK_BLK_TPU_UID_HPM_TPU_IPCLKPORT_HPM_TARGETCLK_C_MANUAL,
	CLK_CON_GAT_CLK_BLK_TPU_UID_HPM_TPU_IPCLKPORT_HPM_TARGETCLK_C_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_BUSIF_HPMTPU_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_BUSIF_HPMTPU_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_BUSIF_HPMTPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_LHS_ATB_INT_T0_TPU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_LHS_ATB_INT_T0_TPU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_LHS_ATB_INT_T0_TPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_LHS_ATB_INT_T1_TPU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_LHS_ATB_INT_T1_TPU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_LHS_ATB_INT_T1_TPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_OSCCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_TPU_CTL_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_TPU_CTL_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_TPU_CTL_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_TPUCTL_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_TPUCTL_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_TPUCTL_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_DD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_DD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_DD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_TPU_UID_BUSIF_DDDTPU_IPCLKPORT_CK_IN_CG_VAL,
	CLK_CON_GAT_CLK_BLK_TPU_UID_BUSIF_DDDTPU_IPCLKPORT_CK_IN_MANUAL,
	CLK_CON_GAT_CLK_BLK_TPU_UID_BUSIF_DDDTPU_IPCLKPORT_CK_IN_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_DROOPDETECTORIO_CK_IN_CG_VAL,
	CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_DROOPDETECTORIO_CK_IN_MANUAL,
	CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_DROOPDETECTORIO_CK_IN_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_OTP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_HSI0_USBDPDBG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLK_G3D_ADD_CH_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLK_MIF_BUSD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLK_MIF_BUSD_S2D_ENABLE_AUTOMATIC_CLKGATING,
	QCH_CON_AOC_CMU_AOC_QCH_ENABLE,
	QCH_CON_AOC_CMU_AOC_QCH_CLOCK_REQ,
	QCH_CON_AOC_CMU_AOC_QCH_EXPIRE_VAL,
	QCH_CON_AOC_CMU_AOC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_AOC_SYSCTRL_APB_QCH_ENABLE,
	QCH_CON_AOC_SYSCTRL_APB_QCH_CLOCK_REQ,
	QCH_CON_AOC_SYSCTRL_APB_QCH_EXPIRE_VAL,
	QCH_CON_AOC_SYSCTRL_APB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_BAAW_AOC_QCH_ENABLE,
	QCH_CON_BAAW_AOC_QCH_CLOCK_REQ,
	QCH_CON_BAAW_AOC_QCH_EXPIRE_VAL,
	QCH_CON_BAAW_AOC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_AOC_QCH_ENABLE,
	QCH_CON_D_TZPC_AOC_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_AOC_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_AOC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPC_AOC_QCH_ENABLE,
	QCH_CON_GPC_AOC_QCH_CLOCK_REQ,
	QCH_CON_GPC_AOC_QCH_EXPIRE_VAL,
	QCH_CON_GPC_AOC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D_HSI0AOC_QCH_ENABLE,
	QCH_CON_LHM_AXI_D_HSI0AOC_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D_HSI0AOC_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D_HSI0AOC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_G_AOC_QCH_ENABLE,
	QCH_CON_LHM_AXI_G_AOC_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_G_AOC_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_G_AOC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_AOC_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_AOC_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_AOC_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_AOC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_ATB_T_AOC_QCH_ENABLE,
	QCH_CON_LHS_ATB_T_AOC_QCH_CLOCK_REQ,
	QCH_CON_LHS_ATB_T_AOC_QCH_EXPIRE_VAL,
	QCH_CON_LHS_ATB_T_AOC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D_AOC_QCH_ENABLE,
	QCH_CON_LHS_AXI_D_AOC_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D_AOC_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D_AOC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_AOCAPM_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_AOCAPM_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_AOCAPM_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_AOCAPM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_AOCHSI0_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_AOCHSI0_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_AOCHSI0_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_AOCHSI0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_AOC_QCH_ENABLE,
	QCH_CON_PPMU_AOC_QCH_CLOCK_REQ,
	QCH_CON_PPMU_AOC_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_AOC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_USB_QCH_ENABLE,
	QCH_CON_PPMU_USB_QCH_CLOCK_REQ,
	QCH_CON_PPMU_USB_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_USB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_AOC_QCH_ENABLE,
	QCH_CON_SSMT_AOC_QCH_CLOCK_REQ,
	QCH_CON_SSMT_AOC_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_AOC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_AOC_QCH_S1_ENABLE,
	QCH_CON_SYSMMU_AOC_QCH_S1_CLOCK_REQ,
	QCH_CON_SYSMMU_AOC_QCH_S1_EXPIRE_VAL,
	QCH_CON_SYSMMU_AOC_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_AOC_QCH_S2_ENABLE,
	QCH_CON_SYSMMU_AOC_QCH_S2_CLOCK_REQ,
	QCH_CON_SYSMMU_AOC_QCH_S2_EXPIRE_VAL,
	QCH_CON_SYSMMU_AOC_QCH_S2_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_AOC_QCH_ENABLE,
	QCH_CON_SYSREG_AOC_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_AOC_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_AOC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_UASC_AOC_QCH_ENABLE,
	QCH_CON_UASC_AOC_QCH_CLOCK_REQ,
	QCH_CON_UASC_AOC_QCH_EXPIRE_VAL,
	QCH_CON_UASC_AOC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_APBIF_GPIO_ALIVE_QCH_ENABLE,
	QCH_CON_APBIF_GPIO_ALIVE_QCH_CLOCK_REQ,
	QCH_CON_APBIF_GPIO_ALIVE_QCH_EXPIRE_VAL,
	QCH_CON_APBIF_GPIO_ALIVE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_APBIF_GPIO_FAR_ALIVE_QCH_ENABLE,
	QCH_CON_APBIF_GPIO_FAR_ALIVE_QCH_CLOCK_REQ,
	QCH_CON_APBIF_GPIO_FAR_ALIVE_QCH_EXPIRE_VAL,
	QCH_CON_APBIF_GPIO_FAR_ALIVE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_APBIF_PMU_ALIVE_QCH_ENABLE,
	QCH_CON_APBIF_PMU_ALIVE_QCH_CLOCK_REQ,
	QCH_CON_APBIF_PMU_ALIVE_QCH_EXPIRE_VAL,
	QCH_CON_APBIF_PMU_ALIVE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_APBIF_RTC_QCH_ENABLE,
	QCH_CON_APBIF_RTC_QCH_CLOCK_REQ,
	QCH_CON_APBIF_RTC_QCH_EXPIRE_VAL,
	QCH_CON_APBIF_RTC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_APBIF_TRTC_QCH_ENABLE,
	QCH_CON_APBIF_TRTC_QCH_CLOCK_REQ,
	QCH_CON_APBIF_TRTC_QCH_EXPIRE_VAL,
	QCH_CON_APBIF_TRTC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_APM_CMU_APM_QCH_ENABLE,
	QCH_CON_APM_CMU_APM_QCH_CLOCK_REQ,
	QCH_CON_APM_CMU_APM_QCH_EXPIRE_VAL,
	QCH_CON_APM_CMU_APM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_APM_USI0_UART_QCH_ENABLE,
	QCH_CON_APM_USI0_UART_QCH_CLOCK_REQ,
	QCH_CON_APM_USI0_UART_QCH_EXPIRE_VAL,
	QCH_CON_APM_USI0_UART_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_APM_USI0_USI_QCH_ENABLE,
	QCH_CON_APM_USI0_USI_QCH_CLOCK_REQ,
	QCH_CON_APM_USI0_USI_QCH_EXPIRE_VAL,
	QCH_CON_APM_USI0_USI_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_APM_USI1_UART_QCH_ENABLE,
	QCH_CON_APM_USI1_UART_QCH_CLOCK_REQ,
	QCH_CON_APM_USI1_UART_QCH_EXPIRE_VAL,
	QCH_CON_APM_USI1_UART_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_APM_QCH_ENABLE,
	QCH_CON_D_TZPC_APM_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_APM_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_APM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPC_APM_QCH_ENABLE,
	QCH_CON_GPC_APM_QCH_CLOCK_REQ,
	QCH_CON_GPC_APM_QCH_EXPIRE_VAL,
	QCH_CON_GPC_APM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GREBEINTEGRATION_QCH_GREBE_ENABLE,
	QCH_CON_GREBEINTEGRATION_QCH_GREBE_CLOCK_REQ,
	QCH_CON_GREBEINTEGRATION_QCH_GREBE_EXPIRE_VAL,
	QCH_CON_GREBEINTEGRATION_QCH_GREBE_IGNORE_FORCE_PM_EN,
	QCH_CON_GREBEINTEGRATION_QCH_DBG_ENABLE,
	QCH_CON_GREBEINTEGRATION_QCH_DBG_CLOCK_REQ,
	QCH_CON_GREBEINTEGRATION_QCH_DBG_EXPIRE_VAL,
	QCH_CON_GREBEINTEGRATION_QCH_DBG_IGNORE_FORCE_PM_EN,
	QCH_CON_INTMEM_QCH_ENABLE,
	QCH_CON_INTMEM_QCH_CLOCK_REQ,
	QCH_CON_INTMEM_QCH_EXPIRE_VAL,
	QCH_CON_INTMEM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_G_SWD_QCH_ENABLE,
	QCH_CON_LHM_AXI_G_SWD_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_G_SWD_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_G_SWD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_AOCAPM_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_AOCAPM_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_AOCAPM_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_AOCAPM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_APM_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_APM_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_APM_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_APM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D_APM_QCH_ENABLE,
	QCH_CON_LHS_AXI_D_APM_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D_APM_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D_APM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_G_DBGCORE_QCH_ENABLE,
	QCH_CON_LHS_AXI_G_DBGCORE_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_G_DBGCORE_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_G_DBGCORE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_G_SCAN2DRAM_QCH_ENABLE,
	QCH_CON_LHS_AXI_G_SCAN2DRAM_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_G_SCAN2DRAM_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_G_SCAN2DRAM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_APM_AOC_QCH_ENABLE,
	QCH_CON_MAILBOX_APM_AOC_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_APM_AOC_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_APM_AOC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_APM_AP_QCH_ENABLE,
	QCH_CON_MAILBOX_APM_AP_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_APM_AP_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_APM_AP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_APM_GSA_QCH_ENABLE,
	QCH_CON_MAILBOX_APM_GSA_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_APM_GSA_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_APM_GSA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_APM_SWD_QCH_ENABLE,
	QCH_CON_MAILBOX_APM_SWD_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_APM_SWD_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_APM_SWD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_APM_TPU_QCH_ENABLE,
	QCH_CON_MAILBOX_APM_TPU_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_APM_TPU_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_APM_TPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_AP_AOC_QCH_ENABLE,
	QCH_CON_MAILBOX_AP_AOC_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_AP_AOC_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_AP_AOC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_AP_DBGCORE_QCH_ENABLE,
	QCH_CON_MAILBOX_AP_DBGCORE_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_AP_DBGCORE_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_AP_DBGCORE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PMU_INTR_GEN_QCH_ENABLE,
	QCH_CON_PMU_INTR_GEN_QCH_CLOCK_REQ,
	QCH_CON_PMU_INTR_GEN_QCH_EXPIRE_VAL,
	QCH_CON_PMU_INTR_GEN_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_ROM_CRC32_HOST_QCH_ENABLE,
	QCH_CON_ROM_CRC32_HOST_QCH_CLOCK_REQ,
	QCH_CON_ROM_CRC32_HOST_QCH_EXPIRE_VAL,
	QCH_CON_ROM_CRC32_HOST_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_ENABLE,
	QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_CLOCK_REQ,
	QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_EXPIRE_VAL,
	QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_IGNORE_FORCE_PM_EN,
	QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_DBG_ENABLE,
	QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_DBG_CLOCK_REQ,
	QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_DBG_EXPIRE_VAL,
	QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_DBG_IGNORE_FORCE_PM_EN,
	QCH_CON_SPEEDY_APM_QCH_ENABLE,
	QCH_CON_SPEEDY_APM_QCH_CLOCK_REQ,
	QCH_CON_SPEEDY_APM_QCH_EXPIRE_VAL,
	QCH_CON_SPEEDY_APM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SPEEDY_SUB_APM_QCH_ENABLE,
	QCH_CON_SPEEDY_SUB_APM_QCH_CLOCK_REQ,
	QCH_CON_SPEEDY_SUB_APM_QCH_EXPIRE_VAL,
	QCH_CON_SPEEDY_SUB_APM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_D_APM_QCH_ENABLE,
	QCH_CON_SSMT_D_APM_QCH_CLOCK_REQ,
	QCH_CON_SSMT_D_APM_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_D_APM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_G_DBGCORE_QCH_ENABLE,
	QCH_CON_SSMT_G_DBGCORE_QCH_CLOCK_REQ,
	QCH_CON_SSMT_G_DBGCORE_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_G_DBGCORE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SS_DBGCORE_QCH_GREBE_ENABLE,
	QCH_CON_SS_DBGCORE_QCH_GREBE_CLOCK_REQ,
	QCH_CON_SS_DBGCORE_QCH_GREBE_EXPIRE_VAL,
	QCH_CON_SS_DBGCORE_QCH_GREBE_IGNORE_FORCE_PM_EN,
	QCH_CON_SS_DBGCORE_QCH_DBG_ENABLE,
	QCH_CON_SS_DBGCORE_QCH_DBG_CLOCK_REQ,
	QCH_CON_SS_DBGCORE_QCH_DBG_EXPIRE_VAL,
	QCH_CON_SS_DBGCORE_QCH_DBG_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D_APM_QCH_ENABLE,
	QCH_CON_SYSMMU_D_APM_QCH_CLOCK_REQ,
	QCH_CON_SYSMMU_D_APM_QCH_EXPIRE_VAL,
	QCH_CON_SYSMMU_D_APM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_APM_QCH_ENABLE,
	QCH_CON_SYSREG_APM_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_APM_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_APM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_UASC_APM_QCH_ENABLE,
	QCH_CON_UASC_APM_QCH_CLOCK_REQ,
	QCH_CON_UASC_APM_QCH_EXPIRE_VAL,
	QCH_CON_UASC_APM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_UASC_DBGCORE_QCH_ENABLE,
	QCH_CON_UASC_DBGCORE_QCH_CLOCK_REQ,
	QCH_CON_UASC_DBGCORE_QCH_EXPIRE_VAL,
	QCH_CON_UASC_DBGCORE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_UASC_G_SWD_QCH_ENABLE,
	QCH_CON_UASC_G_SWD_QCH_CLOCK_REQ,
	QCH_CON_UASC_G_SWD_QCH_EXPIRE_VAL,
	QCH_CON_UASC_G_SWD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_UASC_P_AOCAPM_QCH_ENABLE,
	QCH_CON_UASC_P_AOCAPM_QCH_CLOCK_REQ,
	QCH_CON_UASC_P_AOCAPM_QCH_EXPIRE_VAL,
	QCH_CON_UASC_P_AOCAPM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_UASC_P_APM_QCH_ENABLE,
	QCH_CON_UASC_P_APM_QCH_CLOCK_REQ,
	QCH_CON_UASC_P_APM_QCH_EXPIRE_VAL,
	QCH_CON_UASC_P_APM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_WDT_APM_QCH_ENABLE,
	QCH_CON_WDT_APM_QCH_CLOCK_REQ,
	QCH_CON_WDT_APM_QCH_EXPIRE_VAL,
	QCH_CON_WDT_APM_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_BO_QCH_ENABLE,
	DMYQCH_CON_BO_QCH_CLOCK_REQ,
	DMYQCH_CON_BO_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_BO_CMU_BO_QCH_ENABLE,
	QCH_CON_BO_CMU_BO_QCH_CLOCK_REQ,
	QCH_CON_BO_CMU_BO_QCH_EXPIRE_VAL,
	QCH_CON_BO_CMU_BO_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_BO_QCH_ENABLE,
	QCH_CON_D_TZPC_BO_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_BO_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_BO_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPC_BO_QCH_ENABLE,
	QCH_CON_GPC_BO_QCH_CLOCK_REQ,
	QCH_CON_GPC_BO_QCH_EXPIRE_VAL,
	QCH_CON_GPC_BO_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_BO_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_BO_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_BO_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_BO_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D_BO_QCH_ENABLE,
	QCH_CON_LHS_AXI_D_BO_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D_BO_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D_BO_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_BO_QCH_ENABLE,
	QCH_CON_PPMU_BO_QCH_CLOCK_REQ,
	QCH_CON_PPMU_BO_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_BO_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_BO_QCH_ENABLE,
	QCH_CON_SSMT_BO_QCH_CLOCK_REQ,
	QCH_CON_SSMT_BO_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_BO_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_BO_QCH_S1_ENABLE,
	QCH_CON_SYSMMU_BO_QCH_S1_CLOCK_REQ,
	QCH_CON_SYSMMU_BO_QCH_S1_EXPIRE_VAL,
	QCH_CON_SYSMMU_BO_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_BO_QCH_S2_ENABLE,
	QCH_CON_SYSMMU_BO_QCH_S2_CLOCK_REQ,
	QCH_CON_SYSMMU_BO_QCH_S2_EXPIRE_VAL,
	QCH_CON_SYSMMU_BO_QCH_S2_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_BO_QCH_ENABLE,
	QCH_CON_SYSREG_BO_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_BO_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_BO_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_UASC_BO_QCH_ENABLE,
	QCH_CON_UASC_BO_QCH_CLOCK_REQ,
	QCH_CON_UASC_BO_QCH_EXPIRE_VAL,
	QCH_CON_UASC_BO_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_BUS0_CMU_BUS0_QCH_ENABLE,
	QCH_CON_BUS0_CMU_BUS0_QCH_CLOCK_REQ,
	QCH_CON_BUS0_CMU_BUS0_QCH_EXPIRE_VAL,
	QCH_CON_BUS0_CMU_BUS0_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_CMU_BUS0_CMUREF_QCH_ENABLE,
	DMYQCH_CON_CMU_BUS0_CMUREF_QCH_CLOCK_REQ,
	DMYQCH_CON_CMU_BUS0_CMUREF_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_BUS0_QCH_ENABLE,
	QCH_CON_D_TZPC_BUS0_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_BUS0_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_BUS0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPC_BUS0_QCH_ENABLE,
	QCH_CON_GPC_BUS0_QCH_CLOCK_REQ,
	QCH_CON_GPC_BUS0_QCH_EXPIRE_VAL,
	QCH_CON_GPC_BUS0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_ACEL_D_HSI0_QCH_ENABLE,
	QCH_CON_LHM_ACEL_D_HSI0_QCH_CLOCK_REQ,
	QCH_CON_LHM_ACEL_D_HSI0_QCH_EXPIRE_VAL,
	QCH_CON_LHM_ACEL_D_HSI0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_ACEL_D_HSI1_QCH_ENABLE,
	QCH_CON_LHM_ACEL_D_HSI1_QCH_CLOCK_REQ,
	QCH_CON_LHM_ACEL_D_HSI1_QCH_EXPIRE_VAL,
	QCH_CON_LHM_ACEL_D_HSI1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D_AOC_QCH_ENABLE,
	QCH_CON_LHM_AXI_D_AOC_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D_AOC_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D_AOC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D_APM_QCH_ENABLE,
	QCH_CON_LHM_AXI_D_APM_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D_APM_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D_APM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D_GSA_QCH_ENABLE,
	QCH_CON_LHM_AXI_D_GSA_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D_GSA_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D_GSA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_G_CSSYS_QCH_ENABLE,
	QCH_CON_LHM_AXI_G_CSSYS_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_G_CSSYS_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_G_CSSYS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_AOC_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_AOC_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_AOC_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_AOC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_GSA_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_GSA_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_GSA_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_GSA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_HSI0_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_HSI0_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_HSI0_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_HSI0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_HSI1_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_HSI1_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_HSI1_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_HSI1_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_PPC_CYCLE_AOC_QCH_ENABLE,
	DMYQCH_CON_PPC_CYCLE_AOC_QCH_CLOCK_REQ,
	DMYQCH_CON_PPC_CYCLE_AOC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_BUS0_QCH_ENABLE,
	QCH_CON_SYSREG_BUS0_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_BUS0_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_BUS0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_TREX_D_BUS0_QCH_ENABLE,
	QCH_CON_TREX_D_BUS0_QCH_CLOCK_REQ,
	QCH_CON_TREX_D_BUS0_QCH_EXPIRE_VAL,
	QCH_CON_TREX_D_BUS0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_TREX_P_BUS0_QCH_ENABLE,
	QCH_CON_TREX_P_BUS0_QCH_CLOCK_REQ,
	QCH_CON_TREX_P_BUS0_QCH_EXPIRE_VAL,
	QCH_CON_TREX_P_BUS0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_BUS1_CMU_BUS1_QCH_ENABLE,
	QCH_CON_BUS1_CMU_BUS1_QCH_CLOCK_REQ,
	QCH_CON_BUS1_CMU_BUS1_QCH_EXPIRE_VAL,
	QCH_CON_BUS1_CMU_BUS1_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_CMU_BUS1_CMUREF_QCH_ENABLE,
	DMYQCH_CON_CMU_BUS1_CMUREF_QCH_CLOCK_REQ,
	DMYQCH_CON_CMU_BUS1_CMUREF_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_BUS1_QCH_ENABLE,
	QCH_CON_D_TZPC_BUS1_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_BUS1_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_BUS1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPC_BUS1_QCH_ENABLE,
	QCH_CON_GPC_BUS1_QCH_CLOCK_REQ,
	QCH_CON_GPC_BUS1_QCH_EXPIRE_VAL,
	QCH_CON_GPC_BUS1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_ACEL_D2_G2D_QCH_ENABLE,
	QCH_CON_LHM_ACEL_D2_G2D_QCH_CLOCK_REQ,
	QCH_CON_LHM_ACEL_D2_G2D_QCH_EXPIRE_VAL,
	QCH_CON_LHM_ACEL_D2_G2D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_ACEL_D_HSI2_QCH_ENABLE,
	QCH_CON_LHM_ACEL_D_HSI2_QCH_CLOCK_REQ,
	QCH_CON_LHM_ACEL_D_HSI2_QCH_EXPIRE_VAL,
	QCH_CON_LHM_ACEL_D_HSI2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_ACEL_D_MISC_QCH_ENABLE,
	QCH_CON_LHM_ACEL_D_MISC_QCH_CLOCK_REQ,
	QCH_CON_LHM_ACEL_D_MISC_QCH_EXPIRE_VAL,
	QCH_CON_LHM_ACEL_D_MISC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D0_CSIS_QCH_ENABLE,
	QCH_CON_LHM_AXI_D0_CSIS_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D0_CSIS_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D0_CSIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D0_DPU_QCH_ENABLE,
	QCH_CON_LHM_AXI_D0_DPU_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D0_DPU_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D0_DPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D0_G2D_QCH_ENABLE,
	QCH_CON_LHM_AXI_D0_G2D_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D0_G2D_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D0_G2D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D0_GDC_QCH_ENABLE,
	QCH_CON_LHM_AXI_D0_GDC_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D0_GDC_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D0_GDC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D0_MCSC_QCH_ENABLE,
	QCH_CON_LHM_AXI_D0_MCSC_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D0_MCSC_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D0_MCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D0_MFC_QCH_ENABLE,
	QCH_CON_LHM_AXI_D0_MFC_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D0_MFC_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D0_MFC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D0_TNR_QCH_ENABLE,
	QCH_CON_LHM_AXI_D0_TNR_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D0_TNR_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D0_TNR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D1_CSIS_QCH_ENABLE,
	QCH_CON_LHM_AXI_D1_CSIS_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D1_CSIS_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D1_CSIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D1_DPU_QCH_ENABLE,
	QCH_CON_LHM_AXI_D1_DPU_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D1_DPU_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D1_DPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D1_G2D_QCH_ENABLE,
	QCH_CON_LHM_AXI_D1_G2D_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D1_G2D_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D1_G2D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D1_GDC_QCH_ENABLE,
	QCH_CON_LHM_AXI_D1_GDC_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D1_GDC_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D1_GDC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D1_MCSC_QCH_ENABLE,
	QCH_CON_LHM_AXI_D1_MCSC_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D1_MCSC_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D1_MCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D1_MFC_QCH_ENABLE,
	QCH_CON_LHM_AXI_D1_MFC_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D1_MFC_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D1_MFC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D1_TNR_QCH_ENABLE,
	QCH_CON_LHM_AXI_D1_TNR_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D1_TNR_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D1_TNR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D2_DPU_QCH_ENABLE,
	QCH_CON_LHM_AXI_D2_DPU_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D2_DPU_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D2_DPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D2_GDC_QCH_ENABLE,
	QCH_CON_LHM_AXI_D2_GDC_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D2_GDC_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D2_GDC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D2_MCSC_QCH_ENABLE,
	QCH_CON_LHM_AXI_D2_MCSC_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D2_MCSC_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D2_MCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D2_TNR_QCH_ENABLE,
	QCH_CON_LHM_AXI_D2_TNR_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D2_TNR_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D2_TNR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D3_TNR_QCH_ENABLE,
	QCH_CON_LHM_AXI_D3_TNR_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D3_TNR_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D3_TNR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D4_TNR_QCH_ENABLE,
	QCH_CON_LHM_AXI_D4_TNR_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D4_TNR_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D4_TNR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D_BO_QCH_ENABLE,
	QCH_CON_LHM_AXI_D_BO_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D_BO_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D_BO_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D_DNS_QCH_ENABLE,
	QCH_CON_LHM_AXI_D_DNS_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D_DNS_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D_DNS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D_G3AA_QCH_ENABLE,
	QCH_CON_LHM_AXI_D_G3AA_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D_G3AA_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D_G3AA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D_IPP_QCH_ENABLE,
	QCH_CON_LHM_AXI_D_IPP_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D_IPP_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D_IPP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_BO_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_BO_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_BO_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_BO_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_CSIS_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_CSIS_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_CSIS_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_CSIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_DISP_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_DISP_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_DISP_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_DISP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_DNS_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_DNS_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_DNS_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_DNS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_DPU_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_DPU_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_DPU_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_DPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_G2D_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_G2D_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_G2D_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_G2D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_G3AA_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_G3AA_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_G3AA_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_G3AA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_GDC_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_GDC_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_GDC_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_GDC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_HSI2_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_HSI2_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_HSI2_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_HSI2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_IPP_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_IPP_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_IPP_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_IPP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_ITP_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_ITP_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_ITP_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_ITP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_MCSC_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_MCSC_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_MCSC_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_MCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_MFC_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_MFC_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_MFC_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_MFC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_PDP_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_PDP_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_PDP_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_PDP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_TNR_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_TNR_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_TNR_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_TNR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_BUS1_QCH_ENABLE,
	QCH_CON_SYSREG_BUS1_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_BUS1_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_BUS1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_TREX_D_BUS1_QCH_ENABLE,
	QCH_CON_TREX_D_BUS1_QCH_CLOCK_REQ,
	QCH_CON_TREX_D_BUS1_QCH_EXPIRE_VAL,
	QCH_CON_TREX_D_BUS1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_TREX_P_BUS1_QCH_ENABLE,
	QCH_CON_TREX_P_BUS1_QCH_CLOCK_REQ,
	QCH_CON_TREX_P_BUS1_QCH_EXPIRE_VAL,
	QCH_CON_TREX_P_BUS1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_BUS2_CMU_BUS2_QCH_ENABLE,
	QCH_CON_BUS2_CMU_BUS2_QCH_CLOCK_REQ,
	QCH_CON_BUS2_CMU_BUS2_QCH_EXPIRE_VAL,
	QCH_CON_BUS2_CMU_BUS2_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_CMU_BUS2_CMUREF_QCH_ENABLE,
	DMYQCH_CON_CMU_BUS2_CMUREF_QCH_CLOCK_REQ,
	DMYQCH_CON_CMU_BUS2_CMUREF_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_BUS2_QCH_ENABLE,
	QCH_CON_D_TZPC_BUS2_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_BUS2_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_BUS2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPC_BUS2_QCH_ENABLE,
	QCH_CON_GPC_BUS2_QCH_CLOCK_REQ,
	QCH_CON_GPC_BUS2_QCH_EXPIRE_VAL,
	QCH_CON_GPC_BUS2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_ACEL_D0_G3D_QCH_ENABLE,
	QCH_CON_LHM_ACEL_D0_G3D_QCH_CLOCK_REQ,
	QCH_CON_LHM_ACEL_D0_G3D_QCH_EXPIRE_VAL,
	QCH_CON_LHM_ACEL_D0_G3D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_ACEL_D1_G3D_QCH_ENABLE,
	QCH_CON_LHM_ACEL_D1_G3D_QCH_CLOCK_REQ,
	QCH_CON_LHM_ACEL_D1_G3D_QCH_EXPIRE_VAL,
	QCH_CON_LHM_ACEL_D1_G3D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_ACEL_D2_G3D_QCH_ENABLE,
	QCH_CON_LHM_ACEL_D2_G3D_QCH_CLOCK_REQ,
	QCH_CON_LHM_ACEL_D2_G3D_QCH_EXPIRE_VAL,
	QCH_CON_LHM_ACEL_D2_G3D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_ACEL_D3_G3D_QCH_ENABLE,
	QCH_CON_LHM_ACEL_D3_G3D_QCH_CLOCK_REQ,
	QCH_CON_LHM_ACEL_D3_G3D_QCH_EXPIRE_VAL,
	QCH_CON_LHM_ACEL_D3_G3D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D_TPU_QCH_ENABLE,
	QCH_CON_LHM_AXI_D_TPU_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D_TPU_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D_TPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_G3D_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_G3D_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_G3D_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_G3D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_TPU_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_TPU_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_TPU_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_TPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPCFW_G3D0_QCH_ENABLE,
	QCH_CON_PPCFW_G3D0_QCH_CLOCK_REQ,
	QCH_CON_PPCFW_G3D0_QCH_EXPIRE_VAL,
	QCH_CON_PPCFW_G3D0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPCFW_G3D1_QCH_ENABLE,
	QCH_CON_PPCFW_G3D1_QCH_CLOCK_REQ,
	QCH_CON_PPCFW_G3D1_QCH_EXPIRE_VAL,
	QCH_CON_PPCFW_G3D1_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_PPC_CYCLE_BUS2_S0_QCH_ENABLE,
	DMYQCH_CON_PPC_CYCLE_BUS2_S0_QCH_CLOCK_REQ,
	DMYQCH_CON_PPC_CYCLE_BUS2_S0_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_PPC_CYCLE_G3D0_QCH_ENABLE,
	DMYQCH_CON_PPC_CYCLE_G3D0_QCH_CLOCK_REQ,
	DMYQCH_CON_PPC_CYCLE_G3D0_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_PPC_CYCLE_TPU_QCH_ENABLE,
	DMYQCH_CON_PPC_CYCLE_TPU_QCH_CLOCK_REQ,
	DMYQCH_CON_PPC_CYCLE_TPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_G3D0_QCH_ENABLE,
	QCH_CON_SSMT_G3D0_QCH_CLOCK_REQ,
	QCH_CON_SSMT_G3D0_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_G3D0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_G3D1_QCH_ENABLE,
	QCH_CON_SSMT_G3D1_QCH_CLOCK_REQ,
	QCH_CON_SSMT_G3D1_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_G3D1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_G3D2_QCH_ENABLE,
	QCH_CON_SSMT_G3D2_QCH_CLOCK_REQ,
	QCH_CON_SSMT_G3D2_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_G3D2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_G3D3_QCH_ENABLE,
	QCH_CON_SSMT_G3D3_QCH_CLOCK_REQ,
	QCH_CON_SSMT_G3D3_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_G3D3_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_G3D0_QCH_ENABLE,
	QCH_CON_SYSMMU_G3D0_QCH_CLOCK_REQ,
	QCH_CON_SYSMMU_G3D0_QCH_EXPIRE_VAL,
	QCH_CON_SYSMMU_G3D0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_G3D1_QCH_ENABLE,
	QCH_CON_SYSMMU_G3D1_QCH_CLOCK_REQ,
	QCH_CON_SYSMMU_G3D1_QCH_EXPIRE_VAL,
	QCH_CON_SYSMMU_G3D1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_G3D2_QCH_ENABLE,
	QCH_CON_SYSMMU_G3D2_QCH_CLOCK_REQ,
	QCH_CON_SYSMMU_G3D2_QCH_EXPIRE_VAL,
	QCH_CON_SYSMMU_G3D2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_G3D3_QCH_ENABLE,
	QCH_CON_SYSMMU_G3D3_QCH_CLOCK_REQ,
	QCH_CON_SYSMMU_G3D3_QCH_EXPIRE_VAL,
	QCH_CON_SYSMMU_G3D3_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_BUS2_QCH_ENABLE,
	QCH_CON_SYSREG_BUS2_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_BUS2_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_BUS2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_TREX_D_BUS2_QCH_ENABLE,
	QCH_CON_TREX_D_BUS2_QCH_CLOCK_REQ,
	QCH_CON_TREX_D_BUS2_QCH_EXPIRE_VAL,
	QCH_CON_TREX_D_BUS2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_TREX_P_BUS2_QCH_ENABLE,
	QCH_CON_TREX_P_BUS2_QCH_CLOCK_REQ,
	QCH_CON_TREX_P_BUS2_QCH_EXPIRE_VAL,
	QCH_CON_TREX_P_BUS2_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_CMU_TOP_CMUREF_QCH_ENABLE,
	DMYQCH_CON_CMU_TOP_CMUREF_QCH_CLOCK_REQ,
	DMYQCH_CON_CMU_TOP_CMUREF_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK0_ENABLE,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK0_CLOCK_REQ,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK0_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK1_ENABLE,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK1_CLOCK_REQ,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK1_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK2_ENABLE,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK2_CLOCK_REQ,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK2_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK3_ENABLE,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK3_CLOCK_REQ,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK3_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK4_ENABLE,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK4_CLOCK_REQ,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK4_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK5_ENABLE,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK5_CLOCK_REQ,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK5_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK6_ENABLE,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK6_CLOCK_REQ,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK6_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK7_ENABLE,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK7_CLOCK_REQ,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK7_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_OTP_QCH_ENABLE,
	DMYQCH_CON_OTP_QCH_CLOCK_REQ,
	DMYQCH_CON_OTP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_BDU_QCH_ENABLE,
	QCH_CON_BDU_QCH_CLOCK_REQ,
	QCH_CON_BDU_QCH_EXPIRE_VAL,
	QCH_CON_BDU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_CCI_QCH_ENABLE,
	QCH_CON_CCI_QCH_CLOCK_REQ,
	QCH_CON_CCI_QCH_EXPIRE_VAL,
	QCH_CON_CCI_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_CMU_CORE_CMUREF_QCH_ENABLE,
	DMYQCH_CON_CMU_CORE_CMUREF_QCH_CLOCK_REQ,
	DMYQCH_CON_CMU_CORE_CMUREF_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_CORE_CMU_CORE_QCH_ENABLE,
	QCH_CON_CORE_CMU_CORE_QCH_CLOCK_REQ,
	QCH_CON_CORE_CMU_CORE_QCH_EXPIRE_VAL,
	QCH_CON_CORE_CMU_CORE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_CPE425_QCH_ENABLE,
	QCH_CON_CPE425_QCH_CLOCK_REQ,
	QCH_CON_CPE425_QCH_EXPIRE_VAL,
	QCH_CON_CPE425_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_CORE_QCH_ENABLE,
	QCH_CON_D_TZPC_CORE_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_CORE_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_CORE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPC_CORE_QCH_ENABLE,
	QCH_CON_GPC_CORE_QCH_CLOCK_REQ,
	QCH_CON_GPC_CORE_QCH_EXPIRE_VAL,
	QCH_CON_GPC_CORE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_ACEL_D_EH_QCH_ENABLE,
	QCH_CON_LHM_ACEL_D_EH_QCH_CLOCK_REQ,
	QCH_CON_LHM_ACEL_D_EH_QCH_EXPIRE_VAL,
	QCH_CON_LHM_ACEL_D_EH_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_ACE_D0_CLUSTER0_QCH_ENABLE,
	QCH_CON_LHM_ACE_D0_CLUSTER0_QCH_CLOCK_REQ,
	QCH_CON_LHM_ACE_D0_CLUSTER0_QCH_EXPIRE_VAL,
	QCH_CON_LHM_ACE_D0_CLUSTER0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_ACE_D1_CLUSTER0_QCH_ENABLE,
	QCH_CON_LHM_ACE_D1_CLUSTER0_QCH_CLOCK_REQ,
	QCH_CON_LHM_ACE_D1_CLUSTER0_QCH_EXPIRE_VAL,
	QCH_CON_LHM_ACE_D1_CLUSTER0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_G_CORE_QCH_ENABLE,
	QCH_CON_LHM_AXI_G_CORE_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_G_CORE_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_G_CORE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_ATB_T_BDU_QCH_ENABLE,
	QCH_CON_LHS_ATB_T_BDU_QCH_CLOCK_REQ,
	QCH_CON_LHS_ATB_T_BDU_QCH_EXPIRE_VAL,
	QCH_CON_LHS_ATB_T_BDU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_ATB_T_SLC_QCH_ENABLE,
	QCH_CON_LHS_ATB_T_SLC_QCH_CLOCK_REQ,
	QCH_CON_LHS_ATB_T_SLC_QCH_EXPIRE_VAL,
	QCH_CON_LHS_ATB_T_SLC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_APM_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_APM_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_APM_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_APM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_CPUCL0_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_CPUCL0_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_CPUCL0_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_EH_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_EH_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_EH_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_EH_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_GIC_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_GIC_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_GIC_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_GIC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_MIF0_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_MIF0_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_MIF0_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_MIF0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_MIF1_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_MIF1_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_MIF1_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_MIF1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_MIF2_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_MIF2_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_MIF2_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_MIF2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_MIF3_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_MIF3_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_MIF3_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_MIF3_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_MISC_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_MISC_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_MISC_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_MISC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_PERIC0_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_PERIC0_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_PERIC0_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_PERIC0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_PERIC1_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_PERIC1_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_PERIC1_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_PERIC1_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_PPC_BUS0_M0_CYCLE_QCH_ENABLE,
	DMYQCH_CON_PPC_BUS0_M0_CYCLE_QCH_CLOCK_REQ,
	DMYQCH_CON_PPC_BUS0_M0_CYCLE_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_PPC_BUS2_M0_CYCLE_QCH_ENABLE,
	DMYQCH_CON_PPC_BUS2_M0_CYCLE_QCH_CLOCK_REQ,
	DMYQCH_CON_PPC_BUS2_M0_CYCLE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPC_BUS2_M1_EVENT_QCH_ENABLE,
	QCH_CON_PPC_BUS2_M1_EVENT_QCH_CLOCK_REQ,
	QCH_CON_PPC_BUS2_M1_EVENT_QCH_EXPIRE_VAL,
	QCH_CON_PPC_BUS2_M1_EVENT_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_PPC_CCI_M1_CYCLE_QCH_ENABLE,
	DMYQCH_CON_PPC_CCI_M1_CYCLE_QCH_CLOCK_REQ,
	DMYQCH_CON_PPC_CCI_M1_CYCLE_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_PPC_CPUCL0_D0_CYCLE_QCH_ENABLE,
	DMYQCH_CON_PPC_CPUCL0_D0_CYCLE_QCH_CLOCK_REQ,
	DMYQCH_CON_PPC_CPUCL0_D0_CYCLE_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_PPC_DBG_CC_QCH_ENABLE,
	DMYQCH_CON_PPC_DBG_CC_QCH_CLOCK_REQ,
	DMYQCH_CON_PPC_DBG_CC_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_PPC_EH_CYCLE_QCH_ENABLE,
	DMYQCH_CON_PPC_EH_CYCLE_QCH_CLOCK_REQ,
	DMYQCH_CON_PPC_EH_CYCLE_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_PPC_IO_CYCLE_QCH_ENABLE,
	DMYQCH_CON_PPC_IO_CYCLE_QCH_CLOCK_REQ,
	DMYQCH_CON_PPC_IO_CYCLE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_ACE_CPUCL0_QCH_ENABLE,
	QCH_CON_PPMU_ACE_CPUCL0_QCH_CLOCK_REQ,
	QCH_CON_PPMU_ACE_CPUCL0_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_ACE_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_ACE_CPUCL1_QCH_ENABLE,
	QCH_CON_PPMU_ACE_CPUCL1_QCH_CLOCK_REQ,
	QCH_CON_PPMU_ACE_CPUCL1_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_ACE_CPUCL1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SFR_APBIF_CMU_TOPC_QCH_ENABLE,
	QCH_CON_SFR_APBIF_CMU_TOPC_QCH_CLOCK_REQ,
	QCH_CON_SFR_APBIF_CMU_TOPC_QCH_EXPIRE_VAL,
	QCH_CON_SFR_APBIF_CMU_TOPC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLC_CB_QCH_ENABLE,
	QCH_CON_SLC_CB_QCH_CLOCK_REQ,
	QCH_CON_SLC_CB_QCH_EXPIRE_VAL,
	QCH_CON_SLC_CB_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_SLC_CH_QCH_ENABLE,
	DMYQCH_CON_SLC_CH_QCH_CLOCK_REQ,
	DMYQCH_CON_SLC_CH_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_SLC_CH1_QCH_ENABLE,
	DMYQCH_CON_SLC_CH1_QCH_CLOCK_REQ,
	DMYQCH_CON_SLC_CH1_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_SLC_CH2_QCH_ENABLE,
	DMYQCH_CON_SLC_CH2_QCH_CLOCK_REQ,
	DMYQCH_CON_SLC_CH2_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_SLC_CH3_QCH_ENABLE,
	DMYQCH_CON_SLC_CH3_QCH_CLOCK_REQ,
	DMYQCH_CON_SLC_CH3_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_CORE_QCH_ENABLE,
	QCH_CON_SYSREG_CORE_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_CORE_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_CORE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_TREX_D_CORE_QCH_ENABLE,
	QCH_CON_TREX_D_CORE_QCH_CLOCK_REQ,
	QCH_CON_TREX_D_CORE_QCH_EXPIRE_VAL,
	QCH_CON_TREX_D_CORE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_TREX_P_CORE_QCH_ENABLE,
	QCH_CON_TREX_P_CORE_QCH_CLOCK_REQ,
	QCH_CON_TREX_P_CORE_QCH_EXPIRE_VAL,
	QCH_CON_TREX_P_CORE_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_ADM_APB_G_CLUSTER0_QCH_ENABLE,
	DMYQCH_CON_ADM_APB_G_CLUSTER0_QCH_CLOCK_REQ,
	DMYQCH_CON_ADM_APB_G_CLUSTER0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_BPS_CPUCL0_QCH_ENABLE,
	QCH_CON_BPS_CPUCL0_QCH_CLOCK_REQ,
	QCH_CON_BPS_CPUCL0_QCH_EXPIRE_VAL,
	QCH_CON_BPS_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_CLUSTER0_QCH_SCLK_ENABLE,
	QCH_CON_CLUSTER0_QCH_SCLK_CLOCK_REQ,
	QCH_CON_CLUSTER0_QCH_SCLK_EXPIRE_VAL,
	QCH_CON_CLUSTER0_QCH_SCLK_IGNORE_FORCE_PM_EN,
	QCH_CON_CLUSTER0_QCH_ATCLK_ENABLE,
	QCH_CON_CLUSTER0_QCH_ATCLK_CLOCK_REQ,
	QCH_CON_CLUSTER0_QCH_ATCLK_EXPIRE_VAL,
	QCH_CON_CLUSTER0_QCH_ATCLK_IGNORE_FORCE_PM_EN,
	QCH_CON_CLUSTER0_QCH_GIC_ENABLE,
	QCH_CON_CLUSTER0_QCH_GIC_CLOCK_REQ,
	QCH_CON_CLUSTER0_QCH_GIC_EXPIRE_VAL,
	QCH_CON_CLUSTER0_QCH_GIC_IGNORE_FORCE_PM_EN,
	QCH_CON_CLUSTER0_QCH_PCLK_ENABLE,
	QCH_CON_CLUSTER0_QCH_PCLK_CLOCK_REQ,
	QCH_CON_CLUSTER0_QCH_PCLK_EXPIRE_VAL,
	QCH_CON_CLUSTER0_QCH_PCLK_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_CLUSTER0_QCH_PERIPHCLK_ENABLE,
	DMYQCH_CON_CLUSTER0_QCH_PERIPHCLK_CLOCK_REQ,
	DMYQCH_CON_CLUSTER0_QCH_PERIPHCLK_IGNORE_FORCE_PM_EN,
	QCH_CON_CLUSTER0_QCH_DBG_PD_ENABLE,
	QCH_CON_CLUSTER0_QCH_DBG_PD_CLOCK_REQ,
	QCH_CON_CLUSTER0_QCH_DBG_PD_EXPIRE_VAL,
	QCH_CON_CLUSTER0_QCH_DBG_PD_IGNORE_FORCE_PM_EN,
	QCH_CON_CLUSTER0_QCH_PDBGCLK_ENABLE,
	QCH_CON_CLUSTER0_QCH_PDBGCLK_CLOCK_REQ,
	QCH_CON_CLUSTER0_QCH_PDBGCLK_EXPIRE_VAL,
	QCH_CON_CLUSTER0_QCH_PDBGCLK_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_CMU_CPUCL0_CMUREF_QCH_ENABLE,
	DMYQCH_CON_CMU_CPUCL0_CMUREF_QCH_CLOCK_REQ,
	DMYQCH_CON_CMU_CPUCL0_CMUREF_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH_ENABLE,
	QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH_CLOCK_REQ,
	QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH_EXPIRE_VAL,
	QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_CPUCL0_CMU_CPUCL0_QCH_ENABLE,
	QCH_CON_CPUCL0_CMU_CPUCL0_QCH_CLOCK_REQ,
	QCH_CON_CPUCL0_CMU_CPUCL0_QCH_EXPIRE_VAL,
	QCH_CON_CPUCL0_CMU_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_CSSYS_QCH_ENABLE,
	QCH_CON_CSSYS_QCH_CLOCK_REQ,
	QCH_CON_CSSYS_QCH_EXPIRE_VAL,
	QCH_CON_CSSYS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_CPUCL0_QCH_ENABLE,
	QCH_CON_D_TZPC_CPUCL0_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_CPUCL0_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPC_CPUCL0_QCH_ENABLE,
	QCH_CON_GPC_CPUCL0_QCH_CLOCK_REQ,
	QCH_CON_GPC_CPUCL0_QCH_EXPIRE_VAL,
	QCH_CON_GPC_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_HPM_APBIF_CPUCL0_QCH_ENABLE,
	QCH_CON_HPM_APBIF_CPUCL0_QCH_CLOCK_REQ,
	QCH_CON_HPM_APBIF_CPUCL0_QCH_EXPIRE_VAL,
	QCH_CON_HPM_APBIF_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_IRI_GICCPU_QCH_ENABLE,
	QCH_CON_LHM_AST_IRI_GICCPU_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_IRI_GICCPU_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_IRI_GICCPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_ATB_T0_CLUSTER0_QCH_ENABLE,
	QCH_CON_LHM_ATB_T0_CLUSTER0_QCH_CLOCK_REQ,
	QCH_CON_LHM_ATB_T0_CLUSTER0_QCH_EXPIRE_VAL,
	QCH_CON_LHM_ATB_T0_CLUSTER0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_ATB_T0_TPUCPUCL0_QCH_ENABLE,
	QCH_CON_LHM_ATB_T0_TPUCPUCL0_QCH_CLOCK_REQ,
	QCH_CON_LHM_ATB_T0_TPUCPUCL0_QCH_EXPIRE_VAL,
	QCH_CON_LHM_ATB_T0_TPUCPUCL0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_ATB_T1_CLUSTER0_QCH_ENABLE,
	QCH_CON_LHM_ATB_T1_CLUSTER0_QCH_CLOCK_REQ,
	QCH_CON_LHM_ATB_T1_CLUSTER0_QCH_EXPIRE_VAL,
	QCH_CON_LHM_ATB_T1_CLUSTER0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_ATB_T1_TPUCPUCL0_QCH_ENABLE,
	QCH_CON_LHM_ATB_T1_TPUCPUCL0_QCH_CLOCK_REQ,
	QCH_CON_LHM_ATB_T1_TPUCPUCL0_QCH_EXPIRE_VAL,
	QCH_CON_LHM_ATB_T1_TPUCPUCL0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_ATB_T2_CLUSTER0_QCH_ENABLE,
	QCH_CON_LHM_ATB_T2_CLUSTER0_QCH_CLOCK_REQ,
	QCH_CON_LHM_ATB_T2_CLUSTER0_QCH_EXPIRE_VAL,
	QCH_CON_LHM_ATB_T2_CLUSTER0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_ATB_T3_CLUSTER0_QCH_ENABLE,
	QCH_CON_LHM_ATB_T3_CLUSTER0_QCH_CLOCK_REQ,
	QCH_CON_LHM_ATB_T3_CLUSTER0_QCH_EXPIRE_VAL,
	QCH_CON_LHM_ATB_T3_CLUSTER0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_ATB_T4_CLUSTER0_QCH_ENABLE,
	QCH_CON_LHM_ATB_T4_CLUSTER0_QCH_CLOCK_REQ,
	QCH_CON_LHM_ATB_T4_CLUSTER0_QCH_EXPIRE_VAL,
	QCH_CON_LHM_ATB_T4_CLUSTER0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_ATB_T5_CLUSTER0_QCH_ENABLE,
	QCH_CON_LHM_ATB_T5_CLUSTER0_QCH_CLOCK_REQ,
	QCH_CON_LHM_ATB_T5_CLUSTER0_QCH_EXPIRE_VAL,
	QCH_CON_LHM_ATB_T5_CLUSTER0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_ATB_T6_CLUSTER0_QCH_ENABLE,
	QCH_CON_LHM_ATB_T6_CLUSTER0_QCH_CLOCK_REQ,
	QCH_CON_LHM_ATB_T6_CLUSTER0_QCH_EXPIRE_VAL,
	QCH_CON_LHM_ATB_T6_CLUSTER0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_ATB_T7_CLUSTER0_QCH_ENABLE,
	QCH_CON_LHM_ATB_T7_CLUSTER0_QCH_CLOCK_REQ,
	QCH_CON_LHM_ATB_T7_CLUSTER0_QCH_EXPIRE_VAL,
	QCH_CON_LHM_ATB_T7_CLUSTER0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_ATB_T_AOC_QCH_ENABLE,
	QCH_CON_LHM_ATB_T_AOC_QCH_CLOCK_REQ,
	QCH_CON_LHM_ATB_T_AOC_QCH_EXPIRE_VAL,
	QCH_CON_LHM_ATB_T_AOC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_ATB_T_BDU_QCH_ENABLE,
	QCH_CON_LHM_ATB_T_BDU_QCH_CLOCK_REQ,
	QCH_CON_LHM_ATB_T_BDU_QCH_EXPIRE_VAL,
	QCH_CON_LHM_ATB_T_BDU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_ATB_T_GSA_QCH_ENABLE,
	QCH_CON_LHM_ATB_T_GSA_QCH_CLOCK_REQ,
	QCH_CON_LHM_ATB_T_GSA_QCH_EXPIRE_VAL,
	QCH_CON_LHM_ATB_T_GSA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_ATB_T_SLC_QCH_ENABLE,
	QCH_CON_LHM_ATB_T_SLC_QCH_CLOCK_REQ,
	QCH_CON_LHM_ATB_T_SLC_QCH_EXPIRE_VAL,
	QCH_CON_LHM_ATB_T_SLC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_G_DBGCORE_QCH_ENABLE,
	QCH_CON_LHM_AXI_G_DBGCORE_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_G_DBGCORE_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_G_DBGCORE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_G_INT_CSSYS_QCH_ENABLE,
	QCH_CON_LHM_AXI_G_INT_CSSYS_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_G_INT_CSSYS_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_G_INT_CSSYS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_G_INT_DBGCORE_QCH_ENABLE,
	QCH_CON_LHM_AXI_G_INT_DBGCORE_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_G_INT_DBGCORE_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_G_INT_DBGCORE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_G_INT_HSI0_QCH_ENABLE,
	QCH_CON_LHM_AXI_G_INT_HSI0_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_G_INT_HSI0_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_G_INT_HSI0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_G_INT_STM_QCH_ENABLE,
	QCH_CON_LHM_AXI_G_INT_STM_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_G_INT_STM_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_G_INT_STM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_CPUCL0_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_CPUCL0_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_CPUCL0_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_ACE_D0_CLUSTER0_QCH_ENABLE,
	QCH_CON_LHS_ACE_D0_CLUSTER0_QCH_CLOCK_REQ,
	QCH_CON_LHS_ACE_D0_CLUSTER0_QCH_EXPIRE_VAL,
	QCH_CON_LHS_ACE_D0_CLUSTER0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_ACE_D1_CLUSTER0_QCH_ENABLE,
	QCH_CON_LHS_ACE_D1_CLUSTER0_QCH_CLOCK_REQ,
	QCH_CON_LHS_ACE_D1_CLUSTER0_QCH_EXPIRE_VAL,
	QCH_CON_LHS_ACE_D1_CLUSTER0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_ICC_CPUGIC_QCH_ENABLE,
	QCH_CON_LHS_AST_ICC_CPUGIC_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_ICC_CPUGIC_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_ICC_CPUGIC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_ATB_T0_CLUSTER0_QCH_ENABLE,
	QCH_CON_LHS_ATB_T0_CLUSTER0_QCH_CLOCK_REQ,
	QCH_CON_LHS_ATB_T0_CLUSTER0_QCH_EXPIRE_VAL,
	QCH_CON_LHS_ATB_T0_CLUSTER0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_ATB_T1_CLUSTER0_QCH_ENABLE,
	QCH_CON_LHS_ATB_T1_CLUSTER0_QCH_CLOCK_REQ,
	QCH_CON_LHS_ATB_T1_CLUSTER0_QCH_EXPIRE_VAL,
	QCH_CON_LHS_ATB_T1_CLUSTER0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_ATB_T2_CLUSTER0_QCH_ENABLE,
	QCH_CON_LHS_ATB_T2_CLUSTER0_QCH_CLOCK_REQ,
	QCH_CON_LHS_ATB_T2_CLUSTER0_QCH_EXPIRE_VAL,
	QCH_CON_LHS_ATB_T2_CLUSTER0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_ATB_T3_CLUSTER0_QCH_ENABLE,
	QCH_CON_LHS_ATB_T3_CLUSTER0_QCH_CLOCK_REQ,
	QCH_CON_LHS_ATB_T3_CLUSTER0_QCH_EXPIRE_VAL,
	QCH_CON_LHS_ATB_T3_CLUSTER0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_ATB_T4_CLUSTER0_QCH_ENABLE,
	QCH_CON_LHS_ATB_T4_CLUSTER0_QCH_CLOCK_REQ,
	QCH_CON_LHS_ATB_T4_CLUSTER0_QCH_EXPIRE_VAL,
	QCH_CON_LHS_ATB_T4_CLUSTER0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_ATB_T5_CLUSTER0_QCH_ENABLE,
	QCH_CON_LHS_ATB_T5_CLUSTER0_QCH_CLOCK_REQ,
	QCH_CON_LHS_ATB_T5_CLUSTER0_QCH_EXPIRE_VAL,
	QCH_CON_LHS_ATB_T5_CLUSTER0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_ATB_T6_CLUSTER0_QCH_ENABLE,
	QCH_CON_LHS_ATB_T6_CLUSTER0_QCH_CLOCK_REQ,
	QCH_CON_LHS_ATB_T6_CLUSTER0_QCH_EXPIRE_VAL,
	QCH_CON_LHS_ATB_T6_CLUSTER0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_ATB_T7_CLUSTER0_QCH_ENABLE,
	QCH_CON_LHS_ATB_T7_CLUSTER0_QCH_CLOCK_REQ,
	QCH_CON_LHS_ATB_T7_CLUSTER0_QCH_EXPIRE_VAL,
	QCH_CON_LHS_ATB_T7_CLUSTER0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_G_CSSYS_QCH_ENABLE,
	QCH_CON_LHS_AXI_G_CSSYS_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_G_CSSYS_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_G_CSSYS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_G_ETR_HSI0_QCH_ENABLE,
	QCH_CON_LHS_AXI_G_ETR_HSI0_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_G_ETR_HSI0_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_G_ETR_HSI0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_G_INT_CSSYS_QCH_ENABLE,
	QCH_CON_LHS_AXI_G_INT_CSSYS_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_G_INT_CSSYS_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_G_INT_CSSYS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_G_INT_DBGCORE_QCH_ENABLE,
	QCH_CON_LHS_AXI_G_INT_DBGCORE_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_G_INT_DBGCORE_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_G_INT_DBGCORE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_G_INT_HSI0_QCH_ENABLE,
	QCH_CON_LHS_AXI_G_INT_HSI0_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_G_INT_HSI0_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_G_INT_HSI0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_G_INT_STM_QCH_ENABLE,
	QCH_CON_LHS_AXI_G_INT_STM_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_G_INT_STM_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_G_INT_STM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_CPUCL0_QCH_ENABLE,
	QCH_CON_SSMT_CPUCL0_QCH_CLOCK_REQ,
	QCH_CON_SSMT_CPUCL0_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_S2_CPUCL0_QCH_ENABLE,
	QCH_CON_SYSMMU_S2_CPUCL0_QCH_CLOCK_REQ,
	QCH_CON_SYSMMU_S2_CPUCL0_QCH_EXPIRE_VAL,
	QCH_CON_SYSMMU_S2_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_CPUCL0_QCH_ENABLE,
	QCH_CON_SYSREG_CPUCL0_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_CPUCL0_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_TREX_CPUCL0_QCH_ENABLE,
	QCH_CON_TREX_CPUCL0_QCH_CLOCK_REQ,
	QCH_CON_TREX_CPUCL0_QCH_EXPIRE_VAL,
	QCH_CON_TREX_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_CMU_CPUCL1_CMUREF_QCH_ENABLE,
	DMYQCH_CON_CMU_CPUCL1_CMUREF_QCH_CLOCK_REQ,
	DMYQCH_CON_CMU_CPUCL1_CMUREF_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH_ENABLE,
	QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH_CLOCK_REQ,
	QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH_EXPIRE_VAL,
	QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_CPUCL1_QCH_MID_ENABLE,
	DMYQCH_CON_CPUCL1_QCH_MID_CLOCK_REQ,
	DMYQCH_CON_CPUCL1_QCH_MID_IGNORE_FORCE_PM_EN,
	QCH_CON_CPUCL1_CMU_CPUCL1_QCH_ENABLE,
	QCH_CON_CPUCL1_CMU_CPUCL1_QCH_CLOCK_REQ,
	QCH_CON_CPUCL1_CMU_CPUCL1_QCH_EXPIRE_VAL,
	QCH_CON_CPUCL1_CMU_CPUCL1_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_CMU_CPUCL2_CMUREF_QCH_ENABLE,
	DMYQCH_CON_CMU_CPUCL2_CMUREF_QCH_CLOCK_REQ,
	DMYQCH_CON_CMU_CPUCL2_CMUREF_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_CMU_CPUCL2_SHORTSTOP_QCH_ENABLE,
	QCH_CON_CMU_CPUCL2_SHORTSTOP_QCH_CLOCK_REQ,
	QCH_CON_CMU_CPUCL2_SHORTSTOP_QCH_EXPIRE_VAL,
	QCH_CON_CMU_CPUCL2_SHORTSTOP_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_CPUCL2_QCH_BIG_ENABLE,
	DMYQCH_CON_CPUCL2_QCH_BIG_CLOCK_REQ,
	DMYQCH_CON_CPUCL2_QCH_BIG_IGNORE_FORCE_PM_EN,
	QCH_CON_CPUCL2_CMU_CPUCL2_QCH_ENABLE,
	QCH_CON_CPUCL2_CMU_CPUCL2_QCH_CLOCK_REQ,
	QCH_CON_CPUCL2_CMU_CPUCL2_QCH_EXPIRE_VAL,
	QCH_CON_CPUCL2_CMU_CPUCL2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_CSISX8_QCH_C2_CSIS_ENABLE,
	QCH_CON_CSISX8_QCH_C2_CSIS_CLOCK_REQ,
	QCH_CON_CSISX8_QCH_C2_CSIS_EXPIRE_VAL,
	QCH_CON_CSISX8_QCH_C2_CSIS_IGNORE_FORCE_PM_EN,
	QCH_CON_CSISX8_QCH_CSIS_DMA_ENABLE,
	QCH_CON_CSISX8_QCH_CSIS_DMA_CLOCK_REQ,
	QCH_CON_CSISX8_QCH_CSIS_DMA_EXPIRE_VAL,
	QCH_CON_CSISX8_QCH_CSIS_DMA_IGNORE_FORCE_PM_EN,
	QCH_CON_CSISX8_QCH_EBUF_ENABLE,
	QCH_CON_CSISX8_QCH_EBUF_CLOCK_REQ,
	QCH_CON_CSISX8_QCH_EBUF_EXPIRE_VAL,
	QCH_CON_CSISX8_QCH_EBUF_IGNORE_FORCE_PM_EN,
	QCH_CON_CSIS_CMU_CSIS_QCH_ENABLE,
	QCH_CON_CSIS_CMU_CSIS_QCH_CLOCK_REQ,
	QCH_CON_CSIS_CMU_CSIS_QCH_EXPIRE_VAL,
	QCH_CON_CSIS_CMU_CSIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_CSIS_QCH_ENABLE,
	QCH_CON_D_TZPC_CSIS_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_CSIS_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_CSIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPC_CSIS_QCH_ENABLE,
	QCH_CON_GPC_CSIS_QCH_CLOCK_REQ,
	QCH_CON_GPC_CSIS_QCH_EXPIRE_VAL,
	QCH_CON_GPC_CSIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_OTF0_PDPCSIS_QCH_ENABLE,
	QCH_CON_LHM_AST_OTF0_PDPCSIS_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_OTF0_PDPCSIS_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_OTF0_PDPCSIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_OTF1_PDPCSIS_QCH_ENABLE,
	QCH_CON_LHM_AST_OTF1_PDPCSIS_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_OTF1_PDPCSIS_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_OTF1_PDPCSIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_OTF2_PDPCSIS_QCH_ENABLE,
	QCH_CON_LHM_AST_OTF2_PDPCSIS_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_OTF2_PDPCSIS_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_OTF2_PDPCSIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_SOTF0_IPPCSIS_QCH_ENABLE,
	QCH_CON_LHM_AST_SOTF0_IPPCSIS_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_SOTF0_IPPCSIS_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_SOTF0_IPPCSIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_SOTF1_IPPCSIS_QCH_ENABLE,
	QCH_CON_LHM_AST_SOTF1_IPPCSIS_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_SOTF1_IPPCSIS_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_SOTF1_IPPCSIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_SOTF2_IPPCSIS_QCH_ENABLE,
	QCH_CON_LHM_AST_SOTF2_IPPCSIS_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_SOTF2_IPPCSIS_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_SOTF2_IPPCSIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_VO_MCSCCSIS_QCH_ENABLE,
	QCH_CON_LHM_AST_VO_MCSCCSIS_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_VO_MCSCCSIS_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_VO_MCSCCSIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_ZOTF0_IPPCSIS_QCH_ENABLE,
	QCH_CON_LHM_AST_ZOTF0_IPPCSIS_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_ZOTF0_IPPCSIS_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_ZOTF0_IPPCSIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_ZOTF1_IPPCSIS_QCH_ENABLE,
	QCH_CON_LHM_AST_ZOTF1_IPPCSIS_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_ZOTF1_IPPCSIS_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_ZOTF1_IPPCSIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_ZOTF2_IPPCSIS_QCH_ENABLE,
	QCH_CON_LHM_AST_ZOTF2_IPPCSIS_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_ZOTF2_IPPCSIS_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_ZOTF2_IPPCSIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D_PDPCSIS_QCH_ENABLE,
	QCH_CON_LHM_AXI_D_PDPCSIS_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D_PDPCSIS_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D_PDPCSIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_CSIS_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_CSIS_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_CSIS_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_CSIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_OTF0_CSISPDP_QCH_ENABLE,
	QCH_CON_LHS_AST_OTF0_CSISPDP_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_OTF0_CSISPDP_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_OTF0_CSISPDP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_OTF1_CSISPDP_QCH_ENABLE,
	QCH_CON_LHS_AST_OTF1_CSISPDP_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_OTF1_CSISPDP_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_OTF1_CSISPDP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_OTF2_CSISPDP_QCH_ENABLE,
	QCH_CON_LHS_AST_OTF2_CSISPDP_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_OTF2_CSISPDP_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_OTF2_CSISPDP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_VO_CSISPDP_QCH_ENABLE,
	QCH_CON_LHS_AST_VO_CSISPDP_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_VO_CSISPDP_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_VO_CSISPDP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D0_CSIS_QCH_ENABLE,
	QCH_CON_LHS_AXI_D0_CSIS_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D0_CSIS_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D0_CSIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D1_CSIS_QCH_ENABLE,
	QCH_CON_LHS_AXI_D1_CSIS_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D1_CSIS_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D1_CSIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS0_ENABLE,
	QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS0_CLOCK_REQ,
	QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS0_EXPIRE_VAL,
	QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS0_IGNORE_FORCE_PM_EN,
	QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS1_ENABLE,
	QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS1_CLOCK_REQ,
	QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS1_EXPIRE_VAL,
	QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS1_IGNORE_FORCE_PM_EN,
	QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS2_ENABLE,
	QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS2_CLOCK_REQ,
	QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS2_EXPIRE_VAL,
	QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS2_IGNORE_FORCE_PM_EN,
	QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS3_ENABLE,
	QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS3_CLOCK_REQ,
	QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS3_EXPIRE_VAL,
	QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS3_IGNORE_FORCE_PM_EN,
	QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS4_ENABLE,
	QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS4_CLOCK_REQ,
	QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS4_EXPIRE_VAL,
	QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS4_IGNORE_FORCE_PM_EN,
	QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS5_ENABLE,
	QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS5_CLOCK_REQ,
	QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS5_EXPIRE_VAL,
	QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS5_IGNORE_FORCE_PM_EN,
	QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS6_ENABLE,
	QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS6_CLOCK_REQ,
	QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS6_EXPIRE_VAL,
	QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS6_IGNORE_FORCE_PM_EN,
	QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS7_ENABLE,
	QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS7_CLOCK_REQ,
	QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS7_EXPIRE_VAL,
	QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS7_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_D0_QCH_ENABLE,
	QCH_CON_PPMU_D0_QCH_CLOCK_REQ,
	QCH_CON_PPMU_D0_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_D0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_D1_QCH_ENABLE,
	QCH_CON_PPMU_D1_QCH_CLOCK_REQ,
	QCH_CON_PPMU_D1_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_D1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_CSIS_DMA0_QCH_ENABLE,
	QCH_CON_QE_CSIS_DMA0_QCH_CLOCK_REQ,
	QCH_CON_QE_CSIS_DMA0_QCH_EXPIRE_VAL,
	QCH_CON_QE_CSIS_DMA0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_CSIS_DMA1_QCH_ENABLE,
	QCH_CON_QE_CSIS_DMA1_QCH_CLOCK_REQ,
	QCH_CON_QE_CSIS_DMA1_QCH_EXPIRE_VAL,
	QCH_CON_QE_CSIS_DMA1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_CSIS_DMA2_QCH_ENABLE,
	QCH_CON_QE_CSIS_DMA2_QCH_CLOCK_REQ,
	QCH_CON_QE_CSIS_DMA2_QCH_EXPIRE_VAL,
	QCH_CON_QE_CSIS_DMA2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_CSIS_DMA3_QCH_ENABLE,
	QCH_CON_QE_CSIS_DMA3_QCH_CLOCK_REQ,
	QCH_CON_QE_CSIS_DMA3_QCH_EXPIRE_VAL,
	QCH_CON_QE_CSIS_DMA3_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_STRP0_QCH_ENABLE,
	QCH_CON_QE_STRP0_QCH_CLOCK_REQ,
	QCH_CON_QE_STRP0_QCH_EXPIRE_VAL,
	QCH_CON_QE_STRP0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_STRP1_QCH_ENABLE,
	QCH_CON_QE_STRP1_QCH_CLOCK_REQ,
	QCH_CON_QE_STRP1_QCH_EXPIRE_VAL,
	QCH_CON_QE_STRP1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_STRP2_QCH_ENABLE,
	QCH_CON_QE_STRP2_QCH_CLOCK_REQ,
	QCH_CON_QE_STRP2_QCH_EXPIRE_VAL,
	QCH_CON_QE_STRP2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_ZSL0_QCH_ENABLE,
	QCH_CON_QE_ZSL0_QCH_CLOCK_REQ,
	QCH_CON_QE_ZSL0_QCH_EXPIRE_VAL,
	QCH_CON_QE_ZSL0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_ZSL1_QCH_ENABLE,
	QCH_CON_QE_ZSL1_QCH_CLOCK_REQ,
	QCH_CON_QE_ZSL1_QCH_EXPIRE_VAL,
	QCH_CON_QE_ZSL1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_ZSL2_QCH_ENABLE,
	QCH_CON_QE_ZSL2_QCH_CLOCK_REQ,
	QCH_CON_QE_ZSL2_QCH_EXPIRE_VAL,
	QCH_CON_QE_ZSL2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_D0_QCH_ENABLE,
	QCH_CON_SSMT_D0_QCH_CLOCK_REQ,
	QCH_CON_SSMT_D0_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_D0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_D1_QCH_ENABLE,
	QCH_CON_SSMT_D1_QCH_CLOCK_REQ,
	QCH_CON_SSMT_D1_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_D1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D0_CSIS_QCH_S1_ENABLE,
	QCH_CON_SYSMMU_D0_CSIS_QCH_S1_CLOCK_REQ,
	QCH_CON_SYSMMU_D0_CSIS_QCH_S1_EXPIRE_VAL,
	QCH_CON_SYSMMU_D0_CSIS_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D0_CSIS_QCH_S2_ENABLE,
	QCH_CON_SYSMMU_D0_CSIS_QCH_S2_CLOCK_REQ,
	QCH_CON_SYSMMU_D0_CSIS_QCH_S2_EXPIRE_VAL,
	QCH_CON_SYSMMU_D0_CSIS_QCH_S2_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D1_CSIS_QCH_S1_ENABLE,
	QCH_CON_SYSMMU_D1_CSIS_QCH_S1_CLOCK_REQ,
	QCH_CON_SYSMMU_D1_CSIS_QCH_S1_EXPIRE_VAL,
	QCH_CON_SYSMMU_D1_CSIS_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D1_CSIS_QCH_S2_ENABLE,
	QCH_CON_SYSMMU_D1_CSIS_QCH_S2_CLOCK_REQ,
	QCH_CON_SYSMMU_D1_CSIS_QCH_S2_EXPIRE_VAL,
	QCH_CON_SYSMMU_D1_CSIS_QCH_S2_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_CSIS_QCH_ENABLE,
	QCH_CON_SYSREG_CSIS_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_CSIS_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_CSIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_DISP_CMU_DISP_QCH_ENABLE,
	QCH_CON_DISP_CMU_DISP_QCH_CLOCK_REQ,
	QCH_CON_DISP_CMU_DISP_QCH_EXPIRE_VAL,
	QCH_CON_DISP_CMU_DISP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_DPUB_QCH_ENABLE,
	QCH_CON_DPUB_QCH_CLOCK_REQ,
	QCH_CON_DPUB_QCH_EXPIRE_VAL,
	QCH_CON_DPUB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_DISP_QCH_ENABLE,
	QCH_CON_D_TZPC_DISP_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_DISP_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_DISP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPC_DISP_QCH_ENABLE,
	QCH_CON_GPC_DISP_QCH_CLOCK_REQ,
	QCH_CON_GPC_DISP_QCH_EXPIRE_VAL,
	QCH_CON_GPC_DISP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_DISP_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_DISP_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_DISP_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_DISP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_DISP_QCH_ENABLE,
	QCH_CON_SYSREG_DISP_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_DISP_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_DISP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_DNS_QCH_00_ENABLE,
	QCH_CON_DNS_QCH_00_CLOCK_REQ,
	QCH_CON_DNS_QCH_00_EXPIRE_VAL,
	QCH_CON_DNS_QCH_00_IGNORE_FORCE_PM_EN,
	QCH_CON_DNS_QCH_01_ENABLE,
	QCH_CON_DNS_QCH_01_CLOCK_REQ,
	QCH_CON_DNS_QCH_01_EXPIRE_VAL,
	QCH_CON_DNS_QCH_01_IGNORE_FORCE_PM_EN,
	QCH_CON_DNS_CMU_DNS_QCH_ENABLE,
	QCH_CON_DNS_CMU_DNS_QCH_CLOCK_REQ,
	QCH_CON_DNS_CMU_DNS_QCH_EXPIRE_VAL,
	QCH_CON_DNS_CMU_DNS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_DNS_QCH_ENABLE,
	QCH_CON_D_TZPC_DNS_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_DNS_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_DNS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPC_DNS_QCH_ENABLE,
	QCH_CON_GPC_DNS_QCH_CLOCK_REQ,
	QCH_CON_GPC_DNS_QCH_EXPIRE_VAL,
	QCH_CON_GPC_DNS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_CTL_ITPDNS_QCH_ENABLE,
	QCH_CON_LHM_AST_CTL_ITPDNS_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_CTL_ITPDNS_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_CTL_ITPDNS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_OTF_IPPDNS_QCH_ENABLE,
	QCH_CON_LHM_AST_OTF_IPPDNS_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_OTF_IPPDNS_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_OTF_IPPDNS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_OTF_ITPDNS_QCH_ENABLE,
	QCH_CON_LHM_AST_OTF_ITPDNS_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_OTF_ITPDNS_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_OTF_ITPDNS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_VO_IPPDNS_QCH_ENABLE,
	QCH_CON_LHM_AST_VO_IPPDNS_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_VO_IPPDNS_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_VO_IPPDNS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D_IPPDNS_QCH_ENABLE,
	QCH_CON_LHM_AXI_D_IPPDNS_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D_IPPDNS_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D_IPPDNS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D_MCSCDNS_QCH_ENABLE,
	QCH_CON_LHM_AXI_D_MCSCDNS_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D_MCSCDNS_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D_MCSCDNS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D_PDPDNS_QCH_ENABLE,
	QCH_CON_LHM_AXI_D_PDPDNS_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D_PDPDNS_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D_PDPDNS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_DNS_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_DNS_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_DNS_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_DNS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_CTL_DNSITP_QCH_ENABLE,
	QCH_CON_LHS_AST_CTL_DNSITP_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_CTL_DNSITP_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_CTL_DNSITP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_OTF0_DNSITP_QCH_ENABLE,
	QCH_CON_LHS_AST_OTF0_DNSITP_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_OTF0_DNSITP_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_OTF0_DNSITP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_OTF0_DNSMCSC_QCH_ENABLE,
	QCH_CON_LHS_AST_OTF0_DNSMCSC_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_OTF0_DNSMCSC_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_OTF0_DNSMCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_OTF1_DNSITP_QCH_ENABLE,
	QCH_CON_LHS_AST_OTF1_DNSITP_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_OTF1_DNSITP_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_OTF1_DNSITP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_OTF1_DNSMCSC_QCH_ENABLE,
	QCH_CON_LHS_AST_OTF1_DNSMCSC_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_OTF1_DNSMCSC_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_OTF1_DNSMCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_OTF2_DNSITP_QCH_ENABLE,
	QCH_CON_LHS_AST_OTF2_DNSITP_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_OTF2_DNSITP_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_OTF2_DNSITP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_OTF2_DNSMCSC_QCH_ENABLE,
	QCH_CON_LHS_AST_OTF2_DNSMCSC_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_OTF2_DNSMCSC_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_OTF2_DNSMCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_OTF_DNSGDC_QCH_ENABLE,
	QCH_CON_LHS_AST_OTF_DNSGDC_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_OTF_DNSGDC_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_OTF_DNSGDC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_VO_DNSTNR_QCH_ENABLE,
	QCH_CON_LHS_AST_VO_DNSTNR_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_VO_DNSTNR_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_VO_DNSTNR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D_DNS_QCH_ENABLE,
	QCH_CON_LHS_AXI_D_DNS_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D_DNS_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D_DNS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_DNS_QCH_ENABLE,
	QCH_CON_PPMU_DNS_QCH_CLOCK_REQ,
	QCH_CON_PPMU_DNS_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_DNS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_DNS_QCH_ENABLE,
	QCH_CON_QE_DNS_QCH_CLOCK_REQ,
	QCH_CON_QE_DNS_QCH_EXPIRE_VAL,
	QCH_CON_QE_DNS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_DNS_QCH_ENABLE,
	QCH_CON_SSMT_DNS_QCH_CLOCK_REQ,
	QCH_CON_SSMT_DNS_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_DNS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_DNS_QCH_S1_ENABLE,
	QCH_CON_SYSMMU_DNS_QCH_S1_CLOCK_REQ,
	QCH_CON_SYSMMU_DNS_QCH_S1_EXPIRE_VAL,
	QCH_CON_SYSMMU_DNS_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_DNS_QCH_S2_ENABLE,
	QCH_CON_SYSMMU_DNS_QCH_S2_CLOCK_REQ,
	QCH_CON_SYSMMU_DNS_QCH_S2_EXPIRE_VAL,
	QCH_CON_SYSMMU_DNS_QCH_S2_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_DNS_QCH_ENABLE,
	QCH_CON_SYSREG_DNS_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_DNS_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_DNS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_DPUF_QCH_DPU_DMA_ENABLE,
	QCH_CON_DPUF_QCH_DPU_DMA_CLOCK_REQ,
	QCH_CON_DPUF_QCH_DPU_DMA_EXPIRE_VAL,
	QCH_CON_DPUF_QCH_DPU_DMA_IGNORE_FORCE_PM_EN,
	QCH_CON_DPUF_QCH_DPU_DPP_ENABLE,
	QCH_CON_DPUF_QCH_DPU_DPP_CLOCK_REQ,
	QCH_CON_DPUF_QCH_DPU_DPP_EXPIRE_VAL,
	QCH_CON_DPUF_QCH_DPU_DPP_IGNORE_FORCE_PM_EN,
	QCH_CON_DPU_CMU_DPU_QCH_ENABLE,
	QCH_CON_DPU_CMU_DPU_QCH_CLOCK_REQ,
	QCH_CON_DPU_CMU_DPU_QCH_EXPIRE_VAL,
	QCH_CON_DPU_CMU_DPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_DPU_QCH_ENABLE,
	QCH_CON_D_TZPC_DPU_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_DPU_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_DPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPC_DPU_QCH_ENABLE,
	QCH_CON_GPC_DPU_QCH_CLOCK_REQ,
	QCH_CON_GPC_DPU_QCH_EXPIRE_VAL,
	QCH_CON_GPC_DPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_DPU_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_DPU_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_DPU_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_DPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D0_DPU_QCH_ENABLE,
	QCH_CON_LHS_AXI_D0_DPU_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D0_DPU_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D0_DPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D1_DPU_QCH_ENABLE,
	QCH_CON_LHS_AXI_D1_DPU_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D1_DPU_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D1_DPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D2_DPU_QCH_ENABLE,
	QCH_CON_LHS_AXI_D2_DPU_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D2_DPU_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D2_DPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_DPUD0_QCH_ENABLE,
	QCH_CON_PPMU_DPUD0_QCH_CLOCK_REQ,
	QCH_CON_PPMU_DPUD0_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_DPUD0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_DPUD1_QCH_ENABLE,
	QCH_CON_PPMU_DPUD1_QCH_CLOCK_REQ,
	QCH_CON_PPMU_DPUD1_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_DPUD1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_DPUD2_QCH_ENABLE,
	QCH_CON_PPMU_DPUD2_QCH_CLOCK_REQ,
	QCH_CON_PPMU_DPUD2_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_DPUD2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_DPU0_QCH_ENABLE,
	QCH_CON_SSMT_DPU0_QCH_CLOCK_REQ,
	QCH_CON_SSMT_DPU0_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_DPU0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_DPU1_QCH_ENABLE,
	QCH_CON_SSMT_DPU1_QCH_CLOCK_REQ,
	QCH_CON_SSMT_DPU1_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_DPU1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_DPU2_QCH_ENABLE,
	QCH_CON_SSMT_DPU2_QCH_CLOCK_REQ,
	QCH_CON_SSMT_DPU2_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_DPU2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_DPUD0_QCH_S1_ENABLE,
	QCH_CON_SYSMMU_DPUD0_QCH_S1_CLOCK_REQ,
	QCH_CON_SYSMMU_DPUD0_QCH_S1_EXPIRE_VAL,
	QCH_CON_SYSMMU_DPUD0_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_DPUD0_QCH_S2_ENABLE,
	QCH_CON_SYSMMU_DPUD0_QCH_S2_CLOCK_REQ,
	QCH_CON_SYSMMU_DPUD0_QCH_S2_EXPIRE_VAL,
	QCH_CON_SYSMMU_DPUD0_QCH_S2_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_DPUD1_QCH_S1_ENABLE,
	QCH_CON_SYSMMU_DPUD1_QCH_S1_CLOCK_REQ,
	QCH_CON_SYSMMU_DPUD1_QCH_S1_EXPIRE_VAL,
	QCH_CON_SYSMMU_DPUD1_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_DPUD1_QCH_S2_ENABLE,
	QCH_CON_SYSMMU_DPUD1_QCH_S2_CLOCK_REQ,
	QCH_CON_SYSMMU_DPUD1_QCH_S2_EXPIRE_VAL,
	QCH_CON_SYSMMU_DPUD1_QCH_S2_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_DPUD2_QCH_S1_ENABLE,
	QCH_CON_SYSMMU_DPUD2_QCH_S1_CLOCK_REQ,
	QCH_CON_SYSMMU_DPUD2_QCH_S1_EXPIRE_VAL,
	QCH_CON_SYSMMU_DPUD2_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_DPUD2_QCH_S2_ENABLE,
	QCH_CON_SYSMMU_DPUD2_QCH_S2_CLOCK_REQ,
	QCH_CON_SYSMMU_DPUD2_QCH_S2_EXPIRE_VAL,
	QCH_CON_SYSMMU_DPUD2_QCH_S2_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_DPU_QCH_ENABLE,
	QCH_CON_SYSREG_DPU_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_DPU_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_DPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_EH_QCH_ENABLE,
	QCH_CON_D_TZPC_EH_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_EH_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_EH_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_EH_QCH_ENABLE,
	QCH_CON_EH_QCH_CLOCK_REQ,
	QCH_CON_EH_QCH_EXPIRE_VAL,
	QCH_CON_EH_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_EH_CMU_EH_QCH_ENABLE,
	QCH_CON_EH_CMU_EH_QCH_CLOCK_REQ,
	QCH_CON_EH_CMU_EH_QCH_EXPIRE_VAL,
	QCH_CON_EH_CMU_EH_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPC_EH_QCH_ENABLE,
	QCH_CON_GPC_EH_QCH_CLOCK_REQ,
	QCH_CON_GPC_EH_QCH_EXPIRE_VAL,
	QCH_CON_GPC_EH_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_EH_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_EH_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_EH_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_EH_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_ACEL_D_EH_QCH_ENABLE,
	QCH_CON_LHS_ACEL_D_EH_QCH_CLOCK_REQ,
	QCH_CON_LHS_ACEL_D_EH_QCH_EXPIRE_VAL,
	QCH_CON_LHS_ACEL_D_EH_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_EH_QCH_ENABLE,
	QCH_CON_PPMU_EH_QCH_CLOCK_REQ,
	QCH_CON_PPMU_EH_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_EH_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_EH_QCH_ENABLE,
	QCH_CON_QE_EH_QCH_CLOCK_REQ,
	QCH_CON_QE_EH_QCH_EXPIRE_VAL,
	QCH_CON_QE_EH_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_EH_QCH_ENABLE,
	QCH_CON_SSMT_EH_QCH_CLOCK_REQ,
	QCH_CON_SSMT_EH_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_EH_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_EH_QCH_ENABLE,
	QCH_CON_SYSMMU_EH_QCH_CLOCK_REQ,
	QCH_CON_SYSMMU_EH_QCH_EXPIRE_VAL,
	QCH_CON_SYSMMU_EH_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_EH_QCH_ENABLE,
	QCH_CON_SYSREG_EH_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_EH_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_EH_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_UASC_EH_QCH_ENABLE,
	QCH_CON_UASC_EH_QCH_CLOCK_REQ,
	QCH_CON_UASC_EH_QCH_EXPIRE_VAL,
	QCH_CON_UASC_EH_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_G2D_QCH_ENABLE,
	QCH_CON_D_TZPC_G2D_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_G2D_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_G2D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_G2D_QCH_ENABLE,
	QCH_CON_G2D_QCH_CLOCK_REQ,
	QCH_CON_G2D_QCH_EXPIRE_VAL,
	QCH_CON_G2D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_G2D_CMU_G2D_QCH_ENABLE,
	QCH_CON_G2D_CMU_G2D_QCH_CLOCK_REQ,
	QCH_CON_G2D_CMU_G2D_QCH_EXPIRE_VAL,
	QCH_CON_G2D_CMU_G2D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPC_G2D_QCH_ENABLE,
	QCH_CON_GPC_G2D_QCH_CLOCK_REQ,
	QCH_CON_GPC_G2D_QCH_EXPIRE_VAL,
	QCH_CON_GPC_G2D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_JPEG_QCH_ENABLE,
	QCH_CON_JPEG_QCH_CLOCK_REQ,
	QCH_CON_JPEG_QCH_EXPIRE_VAL,
	QCH_CON_JPEG_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_G2D_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_G2D_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_G2D_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_G2D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_ACEL_D2_G2D_QCH_ENABLE,
	QCH_CON_LHS_ACEL_D2_G2D_QCH_CLOCK_REQ,
	QCH_CON_LHS_ACEL_D2_G2D_QCH_EXPIRE_VAL,
	QCH_CON_LHS_ACEL_D2_G2D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D0_G2D_QCH_ENABLE,
	QCH_CON_LHS_AXI_D0_G2D_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D0_G2D_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D0_G2D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D1_G2D_QCH_ENABLE,
	QCH_CON_LHS_AXI_D1_G2D_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D1_G2D_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D1_G2D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_D0_G2D_QCH_ENABLE,
	QCH_CON_PPMU_D0_G2D_QCH_CLOCK_REQ,
	QCH_CON_PPMU_D0_G2D_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_D0_G2D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_D1_G2D_QCH_ENABLE,
	QCH_CON_PPMU_D1_G2D_QCH_CLOCK_REQ,
	QCH_CON_PPMU_D1_G2D_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_D1_G2D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_D2_G2D_QCH_ENABLE,
	QCH_CON_PPMU_D2_G2D_QCH_CLOCK_REQ,
	QCH_CON_PPMU_D2_G2D_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_D2_G2D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_D0_G2D_QCH_ENABLE,
	QCH_CON_SSMT_D0_G2D_QCH_CLOCK_REQ,
	QCH_CON_SSMT_D0_G2D_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_D0_G2D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_D1_G2D_QCH_ENABLE,
	QCH_CON_SSMT_D1_G2D_QCH_CLOCK_REQ,
	QCH_CON_SSMT_D1_G2D_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_D1_G2D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_D2_G2D_QCH_ENABLE,
	QCH_CON_SSMT_D2_G2D_QCH_CLOCK_REQ,
	QCH_CON_SSMT_D2_G2D_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_D2_G2D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D0_G2D_QCH_0_ENABLE,
	QCH_CON_SYSMMU_D0_G2D_QCH_0_CLOCK_REQ,
	QCH_CON_SYSMMU_D0_G2D_QCH_0_EXPIRE_VAL,
	QCH_CON_SYSMMU_D0_G2D_QCH_0_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D0_G2D_QCH_1_ENABLE,
	QCH_CON_SYSMMU_D0_G2D_QCH_1_CLOCK_REQ,
	QCH_CON_SYSMMU_D0_G2D_QCH_1_EXPIRE_VAL,
	QCH_CON_SYSMMU_D0_G2D_QCH_1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D1_G2D_QCH_0_ENABLE,
	QCH_CON_SYSMMU_D1_G2D_QCH_0_CLOCK_REQ,
	QCH_CON_SYSMMU_D1_G2D_QCH_0_EXPIRE_VAL,
	QCH_CON_SYSMMU_D1_G2D_QCH_0_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D1_G2D_QCH_1_ENABLE,
	QCH_CON_SYSMMU_D1_G2D_QCH_1_CLOCK_REQ,
	QCH_CON_SYSMMU_D1_G2D_QCH_1_EXPIRE_VAL,
	QCH_CON_SYSMMU_D1_G2D_QCH_1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D2_G2D_QCH_0_ENABLE,
	QCH_CON_SYSMMU_D2_G2D_QCH_0_CLOCK_REQ,
	QCH_CON_SYSMMU_D2_G2D_QCH_0_EXPIRE_VAL,
	QCH_CON_SYSMMU_D2_G2D_QCH_0_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D2_G2D_QCH_1_ENABLE,
	QCH_CON_SYSMMU_D2_G2D_QCH_1_CLOCK_REQ,
	QCH_CON_SYSMMU_D2_G2D_QCH_1_EXPIRE_VAL,
	QCH_CON_SYSMMU_D2_G2D_QCH_1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_G2D_QCH_ENABLE,
	QCH_CON_SYSREG_G2D_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_G2D_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_G2D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_G3AA_QCH_ENABLE,
	QCH_CON_D_TZPC_G3AA_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_G3AA_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_G3AA_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_G3AA_QCH_ENABLE,
	DMYQCH_CON_G3AA_QCH_CLOCK_REQ,
	DMYQCH_CON_G3AA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_G3AA_CMU_G3AA_QCH_ENABLE,
	QCH_CON_G3AA_CMU_G3AA_QCH_CLOCK_REQ,
	QCH_CON_G3AA_CMU_G3AA_QCH_EXPIRE_VAL,
	QCH_CON_G3AA_CMU_G3AA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPC_G3AA_QCH_ENABLE,
	QCH_CON_GPC_G3AA_QCH_CLOCK_REQ,
	QCH_CON_GPC_G3AA_QCH_EXPIRE_VAL,
	QCH_CON_GPC_G3AA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_OTF0_PDPG3AA_QCH_ENABLE,
	QCH_CON_LHM_AST_OTF0_PDPG3AA_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_OTF0_PDPG3AA_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_OTF0_PDPG3AA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_OTF1_PDPG3AA_QCH_ENABLE,
	QCH_CON_LHM_AST_OTF1_PDPG3AA_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_OTF1_PDPG3AA_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_OTF1_PDPG3AA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_OTF2_PDPG3AA_QCH_ENABLE,
	QCH_CON_LHM_AST_OTF2_PDPG3AA_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_OTF2_PDPG3AA_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_OTF2_PDPG3AA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_YOTF0_PDPG3AA_QCH_ENABLE,
	QCH_CON_LHM_AST_YOTF0_PDPG3AA_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_YOTF0_PDPG3AA_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_YOTF0_PDPG3AA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_YOTF1_PDPG3AA_QCH_ENABLE,
	QCH_CON_LHM_AST_YOTF1_PDPG3AA_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_YOTF1_PDPG3AA_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_YOTF1_PDPG3AA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_G3AA_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_G3AA_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_G3AA_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_G3AA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D_G3AA_QCH_ENABLE,
	QCH_CON_LHS_AXI_D_G3AA_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D_G3AA_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D_G3AA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_G3AA_QCH_ENABLE,
	QCH_CON_PPMU_G3AA_QCH_CLOCK_REQ,
	QCH_CON_PPMU_G3AA_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_G3AA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_G3AA_QCH_ENABLE,
	QCH_CON_SSMT_G3AA_QCH_CLOCK_REQ,
	QCH_CON_SSMT_G3AA_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_G3AA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_G3AA_QCH_S1_ENABLE,
	QCH_CON_SYSMMU_G3AA_QCH_S1_CLOCK_REQ,
	QCH_CON_SYSMMU_G3AA_QCH_S1_EXPIRE_VAL,
	QCH_CON_SYSMMU_G3AA_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_G3AA_QCH_S2_ENABLE,
	QCH_CON_SYSMMU_G3AA_QCH_S2_CLOCK_REQ,
	QCH_CON_SYSMMU_G3AA_QCH_S2_EXPIRE_VAL,
	QCH_CON_SYSMMU_G3AA_QCH_S2_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_G3AA_QCH_ENABLE,
	QCH_CON_SYSREG_G3AA_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_G3AA_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_G3AA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_ADD_APBIF_G3D_QCH_ENABLE,
	QCH_CON_ADD_APBIF_G3D_QCH_CLOCK_REQ,
	QCH_CON_ADD_APBIF_G3D_QCH_EXPIRE_VAL,
	QCH_CON_ADD_APBIF_G3D_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_ADD_G3D_QCH_ENABLE,
	DMYQCH_CON_ADD_G3D_QCH_CLOCK_REQ,
	DMYQCH_CON_ADD_G3D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_ASB_G3D_QCH_LH_D0_G3D_ENABLE,
	QCH_CON_ASB_G3D_QCH_LH_D0_G3D_CLOCK_REQ,
	QCH_CON_ASB_G3D_QCH_LH_D0_G3D_EXPIRE_VAL,
	QCH_CON_ASB_G3D_QCH_LH_D0_G3D_IGNORE_FORCE_PM_EN,
	QCH_CON_ASB_G3D_QCH_LH_D1_G3D_ENABLE,
	QCH_CON_ASB_G3D_QCH_LH_D1_G3D_CLOCK_REQ,
	QCH_CON_ASB_G3D_QCH_LH_D1_G3D_EXPIRE_VAL,
	QCH_CON_ASB_G3D_QCH_LH_D1_G3D_IGNORE_FORCE_PM_EN,
	QCH_CON_ASB_G3D_QCH_LH_D2_G3D_ENABLE,
	QCH_CON_ASB_G3D_QCH_LH_D2_G3D_CLOCK_REQ,
	QCH_CON_ASB_G3D_QCH_LH_D2_G3D_EXPIRE_VAL,
	QCH_CON_ASB_G3D_QCH_LH_D2_G3D_IGNORE_FORCE_PM_EN,
	QCH_CON_ASB_G3D_QCH_LH_D3_G3D_ENABLE,
	QCH_CON_ASB_G3D_QCH_LH_D3_G3D_CLOCK_REQ,
	QCH_CON_ASB_G3D_QCH_LH_D3_G3D_EXPIRE_VAL,
	QCH_CON_ASB_G3D_QCH_LH_D3_G3D_IGNORE_FORCE_PM_EN,
	QCH_CON_BUSIF_HPMG3D_QCH_ENABLE,
	QCH_CON_BUSIF_HPMG3D_QCH_CLOCK_REQ,
	QCH_CON_BUSIF_HPMG3D_QCH_EXPIRE_VAL,
	QCH_CON_BUSIF_HPMG3D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_G3D_QCH_ENABLE,
	QCH_CON_D_TZPC_G3D_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_G3D_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_G3D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_G3D_CMU_G3D_QCH_ENABLE,
	QCH_CON_G3D_CMU_G3D_QCH_CLOCK_REQ,
	QCH_CON_G3D_CMU_G3D_QCH_EXPIRE_VAL,
	QCH_CON_G3D_CMU_G3D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPC_G3D_QCH_ENABLE,
	QCH_CON_GPC_G3D_QCH_CLOCK_REQ,
	QCH_CON_GPC_G3D_QCH_EXPIRE_VAL,
	QCH_CON_GPC_G3D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPU_QCH_ENABLE,
	QCH_CON_GPU_QCH_CLOCK_REQ,
	QCH_CON_GPU_QCH_EXPIRE_VAL,
	QCH_CON_GPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_G3D_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_G3D_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_G3D_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_G3D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_INT_G3D_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_INT_G3D_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_INT_G3D_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_INT_G3D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_INT_G3D_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_INT_G3D_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_INT_G3D_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_INT_G3D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_RSTNSYNC_CLK_G3D_DD_QCH_ENABLE,
	QCH_CON_RSTNSYNC_CLK_G3D_DD_QCH_CLOCK_REQ,
	QCH_CON_RSTNSYNC_CLK_G3D_DD_QCH_EXPIRE_VAL,
	QCH_CON_RSTNSYNC_CLK_G3D_DD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_G3D_QCH_ENABLE,
	QCH_CON_SYSREG_G3D_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_G3D_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_G3D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_UASC_G3D_QCH_ENABLE,
	QCH_CON_UASC_G3D_QCH_CLOCK_REQ,
	QCH_CON_UASC_G3D_QCH_EXPIRE_VAL,
	QCH_CON_UASC_G3D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_GDC_QCH_ENABLE,
	QCH_CON_D_TZPC_GDC_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_GDC_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_GDC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GDC0_QCH_CLK_ENABLE,
	QCH_CON_GDC0_QCH_CLK_CLOCK_REQ,
	QCH_CON_GDC0_QCH_CLK_EXPIRE_VAL,
	QCH_CON_GDC0_QCH_CLK_IGNORE_FORCE_PM_EN,
	QCH_CON_GDC0_QCH_C2CLK_ENABLE,
	QCH_CON_GDC0_QCH_C2CLK_CLOCK_REQ,
	QCH_CON_GDC0_QCH_C2CLK_EXPIRE_VAL,
	QCH_CON_GDC0_QCH_C2CLK_IGNORE_FORCE_PM_EN,
	QCH_CON_GDC1_QCH_CLK_ENABLE,
	QCH_CON_GDC1_QCH_CLK_CLOCK_REQ,
	QCH_CON_GDC1_QCH_CLK_EXPIRE_VAL,
	QCH_CON_GDC1_QCH_CLK_IGNORE_FORCE_PM_EN,
	QCH_CON_GDC1_QCH_C2CLK_ENABLE,
	QCH_CON_GDC1_QCH_C2CLK_CLOCK_REQ,
	QCH_CON_GDC1_QCH_C2CLK_EXPIRE_VAL,
	QCH_CON_GDC1_QCH_C2CLK_IGNORE_FORCE_PM_EN,
	QCH_CON_GDC_CMU_GDC_QCH_ENABLE,
	QCH_CON_GDC_CMU_GDC_QCH_CLOCK_REQ,
	QCH_CON_GDC_CMU_GDC_QCH_EXPIRE_VAL,
	QCH_CON_GDC_CMU_GDC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPC_GDC_QCH_ENABLE,
	QCH_CON_GPC_GDC_QCH_CLOCK_REQ,
	QCH_CON_GPC_GDC_QCH_EXPIRE_VAL,
	QCH_CON_GPC_GDC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_INT_GDC0GDC1_QCH_ENABLE,
	QCH_CON_LHM_AST_INT_GDC0GDC1_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_INT_GDC0GDC1_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_INT_GDC0GDC1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_INT_GDC1SCSC_QCH_ENABLE,
	QCH_CON_LHM_AST_INT_GDC1SCSC_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_INT_GDC1SCSC_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_INT_GDC1SCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_OTF_DNSGDC_QCH_ENABLE,
	QCH_CON_LHM_AST_OTF_DNSGDC_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_OTF_DNSGDC_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_OTF_DNSGDC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_OTF_TNRGDC_QCH_ENABLE,
	QCH_CON_LHM_AST_OTF_TNRGDC_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_OTF_TNRGDC_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_OTF_TNRGDC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_VO_TNRGDC_QCH_ENABLE,
	QCH_CON_LHM_AST_VO_TNRGDC_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_VO_TNRGDC_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_VO_TNRGDC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_GDC_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_GDC_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_GDC_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_GDC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_INT_GDC0GDC1_QCH_ENABLE,
	QCH_CON_LHS_AST_INT_GDC0GDC1_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_INT_GDC0GDC1_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_INT_GDC0GDC1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_INT_GDC1SCSC_QCH_ENABLE,
	QCH_CON_LHS_AST_INT_GDC1SCSC_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_INT_GDC1SCSC_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_INT_GDC1SCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_VO_GDCMCSC_QCH_ENABLE,
	QCH_CON_LHS_AST_VO_GDCMCSC_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_VO_GDCMCSC_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_VO_GDCMCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D0_GDC_QCH_ENABLE,
	QCH_CON_LHS_AXI_D0_GDC_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D0_GDC_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D0_GDC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D1_GDC_QCH_ENABLE,
	QCH_CON_LHS_AXI_D1_GDC_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D1_GDC_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D1_GDC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D2_GDC_QCH_ENABLE,
	QCH_CON_LHS_AXI_D2_GDC_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D2_GDC_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D2_GDC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_D0_GDC_QCH_ENABLE,
	QCH_CON_PPMU_D0_GDC_QCH_CLOCK_REQ,
	QCH_CON_PPMU_D0_GDC_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_D0_GDC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_D1_GDC_QCH_ENABLE,
	QCH_CON_PPMU_D1_GDC_QCH_CLOCK_REQ,
	QCH_CON_PPMU_D1_GDC_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_D1_GDC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_D_SCSC_QCH_ENABLE,
	QCH_CON_PPMU_D_SCSC_QCH_CLOCK_REQ,
	QCH_CON_PPMU_D_SCSC_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_D_SCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_D0_SCSC_QCH_ENABLE,
	QCH_CON_QE_D0_SCSC_QCH_CLOCK_REQ,
	QCH_CON_QE_D0_SCSC_QCH_EXPIRE_VAL,
	QCH_CON_QE_D0_SCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_D1_SCSC_QCH_ENABLE,
	QCH_CON_QE_D1_SCSC_QCH_CLOCK_REQ,
	QCH_CON_QE_D1_SCSC_QCH_EXPIRE_VAL,
	QCH_CON_QE_D1_SCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SCSC_QCH_CLK_ENABLE,
	QCH_CON_SCSC_QCH_CLK_CLOCK_REQ,
	QCH_CON_SCSC_QCH_CLK_EXPIRE_VAL,
	QCH_CON_SCSC_QCH_CLK_IGNORE_FORCE_PM_EN,
	QCH_CON_SCSC_QCH_C2CLK_ENABLE,
	QCH_CON_SCSC_QCH_C2CLK_CLOCK_REQ,
	QCH_CON_SCSC_QCH_C2CLK_EXPIRE_VAL,
	QCH_CON_SCSC_QCH_C2CLK_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_D0_GDC_QCH_ENABLE,
	QCH_CON_SSMT_D0_GDC_QCH_CLOCK_REQ,
	QCH_CON_SSMT_D0_GDC_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_D0_GDC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_D1_GDC_QCH_ENABLE,
	QCH_CON_SSMT_D1_GDC_QCH_CLOCK_REQ,
	QCH_CON_SSMT_D1_GDC_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_D1_GDC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_D_SCSC_QCH_ENABLE,
	QCH_CON_SSMT_D_SCSC_QCH_CLOCK_REQ,
	QCH_CON_SSMT_D_SCSC_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_D_SCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D0_GDC_QCH_S1_ENABLE,
	QCH_CON_SYSMMU_D0_GDC_QCH_S1_CLOCK_REQ,
	QCH_CON_SYSMMU_D0_GDC_QCH_S1_EXPIRE_VAL,
	QCH_CON_SYSMMU_D0_GDC_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D0_GDC_QCH_S2_ENABLE,
	QCH_CON_SYSMMU_D0_GDC_QCH_S2_CLOCK_REQ,
	QCH_CON_SYSMMU_D0_GDC_QCH_S2_EXPIRE_VAL,
	QCH_CON_SYSMMU_D0_GDC_QCH_S2_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D1_GDC_QCH_S1_ENABLE,
	QCH_CON_SYSMMU_D1_GDC_QCH_S1_CLOCK_REQ,
	QCH_CON_SYSMMU_D1_GDC_QCH_S1_EXPIRE_VAL,
	QCH_CON_SYSMMU_D1_GDC_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D1_GDC_QCH_S2_ENABLE,
	QCH_CON_SYSMMU_D1_GDC_QCH_S2_CLOCK_REQ,
	QCH_CON_SYSMMU_D1_GDC_QCH_S2_EXPIRE_VAL,
	QCH_CON_SYSMMU_D1_GDC_QCH_S2_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D2_GDC_QCH_S1_ENABLE,
	QCH_CON_SYSMMU_D2_GDC_QCH_S1_CLOCK_REQ,
	QCH_CON_SYSMMU_D2_GDC_QCH_S1_EXPIRE_VAL,
	QCH_CON_SYSMMU_D2_GDC_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D2_GDC_QCH_S2_ENABLE,
	QCH_CON_SYSMMU_D2_GDC_QCH_S2_CLOCK_REQ,
	QCH_CON_SYSMMU_D2_GDC_QCH_S2_EXPIRE_VAL,
	QCH_CON_SYSMMU_D2_GDC_QCH_S2_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_GDC_QCH_ENABLE,
	QCH_CON_SYSREG_GDC_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_GDC_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_GDC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_DP_LINK_QCH_PCLK_ENABLE,
	QCH_CON_DP_LINK_QCH_PCLK_CLOCK_REQ,
	QCH_CON_DP_LINK_QCH_PCLK_EXPIRE_VAL,
	QCH_CON_DP_LINK_QCH_PCLK_IGNORE_FORCE_PM_EN,
	QCH_CON_DP_LINK_QCH_GTC_CLK_ENABLE,
	QCH_CON_DP_LINK_QCH_GTC_CLK_CLOCK_REQ,
	QCH_CON_DP_LINK_QCH_GTC_CLK_EXPIRE_VAL,
	QCH_CON_DP_LINK_QCH_GTC_CLK_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_HSI0_QCH_ENABLE,
	QCH_CON_D_TZPC_HSI0_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_HSI0_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_HSI0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_ETR_MIU_QCH_ACLK_ENABLE,
	QCH_CON_ETR_MIU_QCH_ACLK_CLOCK_REQ,
	QCH_CON_ETR_MIU_QCH_ACLK_EXPIRE_VAL,
	QCH_CON_ETR_MIU_QCH_ACLK_IGNORE_FORCE_PM_EN,
	QCH_CON_ETR_MIU_QCH_PCLK_ENABLE,
	QCH_CON_ETR_MIU_QCH_PCLK_CLOCK_REQ,
	QCH_CON_ETR_MIU_QCH_PCLK_EXPIRE_VAL,
	QCH_CON_ETR_MIU_QCH_PCLK_IGNORE_FORCE_PM_EN,
	QCH_CON_GPC_HSI0_QCH_ENABLE,
	QCH_CON_GPC_HSI0_QCH_CLOCK_REQ,
	QCH_CON_GPC_HSI0_QCH_EXPIRE_VAL,
	QCH_CON_GPC_HSI0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_HSI0_CMU_HSI0_QCH_ENABLE,
	QCH_CON_HSI0_CMU_HSI0_QCH_CLOCK_REQ,
	QCH_CON_HSI0_CMU_HSI0_QCH_EXPIRE_VAL,
	QCH_CON_HSI0_CMU_HSI0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_G_ETR_HSI0_QCH_ENABLE,
	QCH_CON_LHM_AXI_G_ETR_HSI0_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_G_ETR_HSI0_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_G_ETR_HSI0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_AOCHSI0_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_AOCHSI0_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_AOCHSI0_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_AOCHSI0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_HSI0_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_HSI0_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_HSI0_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_HSI0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_ACEL_D_HSI0_QCH_ENABLE,
	QCH_CON_LHS_ACEL_D_HSI0_QCH_CLOCK_REQ,
	QCH_CON_LHS_ACEL_D_HSI0_QCH_EXPIRE_VAL,
	QCH_CON_LHS_ACEL_D_HSI0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D_HSI0AOC_QCH_ENABLE,
	QCH_CON_LHS_AXI_D_HSI0AOC_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D_HSI0AOC_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D_HSI0AOC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_HSI0_AOC_QCH_ENABLE,
	QCH_CON_PPMU_HSI0_AOC_QCH_CLOCK_REQ,
	QCH_CON_PPMU_HSI0_AOC_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_HSI0_AOC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_HSI0_BUS0_QCH_ENABLE,
	QCH_CON_PPMU_HSI0_BUS0_QCH_CLOCK_REQ,
	QCH_CON_PPMU_HSI0_BUS0_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_HSI0_BUS0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_USB_QCH_ENABLE,
	QCH_CON_SSMT_USB_QCH_CLOCK_REQ,
	QCH_CON_SSMT_USB_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_USB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_USB_QCH_ENABLE,
	QCH_CON_SYSMMU_USB_QCH_CLOCK_REQ,
	QCH_CON_SYSMMU_USB_QCH_EXPIRE_VAL,
	QCH_CON_SYSMMU_USB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_HSI0_QCH_ENABLE,
	QCH_CON_SYSREG_HSI0_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_HSI0_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_HSI0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_UASC_HSI0_CTRL_QCH_ENABLE,
	QCH_CON_UASC_HSI0_CTRL_QCH_CLOCK_REQ,
	QCH_CON_UASC_HSI0_CTRL_QCH_EXPIRE_VAL,
	QCH_CON_UASC_HSI0_CTRL_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_UASC_HSI0_LINK_QCH_ENABLE,
	QCH_CON_UASC_HSI0_LINK_QCH_CLOCK_REQ,
	QCH_CON_UASC_HSI0_LINK_QCH_EXPIRE_VAL,
	QCH_CON_UASC_HSI0_LINK_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_USB31DRD_QCH_REF_ENABLE,
	DMYQCH_CON_USB31DRD_QCH_REF_CLOCK_REQ,
	DMYQCH_CON_USB31DRD_QCH_REF_IGNORE_FORCE_PM_EN,
	QCH_CON_USB31DRD_QCH_SLV_CTRL_ENABLE,
	QCH_CON_USB31DRD_QCH_SLV_CTRL_CLOCK_REQ,
	QCH_CON_USB31DRD_QCH_SLV_CTRL_EXPIRE_VAL,
	QCH_CON_USB31DRD_QCH_SLV_CTRL_IGNORE_FORCE_PM_EN,
	QCH_CON_USB31DRD_QCH_SLV_LINK_ENABLE,
	QCH_CON_USB31DRD_QCH_SLV_LINK_CLOCK_REQ,
	QCH_CON_USB31DRD_QCH_SLV_LINK_EXPIRE_VAL,
	QCH_CON_USB31DRD_QCH_SLV_LINK_IGNORE_FORCE_PM_EN,
	QCH_CON_USB31DRD_QCH_APB_ENABLE,
	QCH_CON_USB31DRD_QCH_APB_CLOCK_REQ,
	QCH_CON_USB31DRD_QCH_APB_EXPIRE_VAL,
	QCH_CON_USB31DRD_QCH_APB_IGNORE_FORCE_PM_EN,
	QCH_CON_USB31DRD_QCH_PCS_ENABLE,
	QCH_CON_USB31DRD_QCH_PCS_CLOCK_REQ,
	QCH_CON_USB31DRD_QCH_PCS_EXPIRE_VAL,
	QCH_CON_USB31DRD_QCH_PCS_IGNORE_FORCE_PM_EN,
	QCH_CON_USB31DRD_QCH_DBG_ENABLE,
	QCH_CON_USB31DRD_QCH_DBG_CLOCK_REQ,
	QCH_CON_USB31DRD_QCH_DBG_EXPIRE_VAL,
	QCH_CON_USB31DRD_QCH_DBG_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_USB31DRD_QCH_ENABLE,
	DMYQCH_CON_USB31DRD_QCH_CLOCK_REQ,
	DMYQCH_CON_USB31DRD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_HSI1_QCH_ENABLE,
	QCH_CON_D_TZPC_HSI1_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_HSI1_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_HSI1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPC_HSI1_QCH_ENABLE,
	QCH_CON_GPC_HSI1_QCH_CLOCK_REQ,
	QCH_CON_GPC_HSI1_QCH_EXPIRE_VAL,
	QCH_CON_GPC_HSI1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPIO_HSI1_QCH_ENABLE,
	QCH_CON_GPIO_HSI1_QCH_CLOCK_REQ,
	QCH_CON_GPIO_HSI1_QCH_EXPIRE_VAL,
	QCH_CON_GPIO_HSI1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_HSI1_CMU_HSI1_QCH_ENABLE,
	QCH_CON_HSI1_CMU_HSI1_QCH_CLOCK_REQ,
	QCH_CON_HSI1_CMU_HSI1_QCH_EXPIRE_VAL,
	QCH_CON_HSI1_CMU_HSI1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_HSI1_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_HSI1_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_HSI1_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_HSI1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_ACEL_D_HSI1_QCH_ENABLE,
	QCH_CON_LHS_ACEL_D_HSI1_QCH_CLOCK_REQ,
	QCH_CON_LHS_ACEL_D_HSI1_QCH_EXPIRE_VAL,
	QCH_CON_LHS_ACEL_D_HSI1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PCIE_GEN4_0_QCH_DBG_1_ENABLE,
	QCH_CON_PCIE_GEN4_0_QCH_DBG_1_CLOCK_REQ,
	QCH_CON_PCIE_GEN4_0_QCH_DBG_1_EXPIRE_VAL,
	QCH_CON_PCIE_GEN4_0_QCH_DBG_1_IGNORE_FORCE_PM_EN,
	QCH_CON_PCIE_GEN4_0_QCH_AXI_1_ENABLE,
	QCH_CON_PCIE_GEN4_0_QCH_AXI_1_CLOCK_REQ,
	QCH_CON_PCIE_GEN4_0_QCH_AXI_1_EXPIRE_VAL,
	QCH_CON_PCIE_GEN4_0_QCH_AXI_1_IGNORE_FORCE_PM_EN,
	QCH_CON_PCIE_GEN4_0_QCH_APB_1_ENABLE,
	QCH_CON_PCIE_GEN4_0_QCH_APB_1_CLOCK_REQ,
	QCH_CON_PCIE_GEN4_0_QCH_APB_1_EXPIRE_VAL,
	QCH_CON_PCIE_GEN4_0_QCH_APB_1_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_PCIE_GEN4_0_QCH_SCLK_1_ENABLE,
	DMYQCH_CON_PCIE_GEN4_0_QCH_SCLK_1_CLOCK_REQ,
	DMYQCH_CON_PCIE_GEN4_0_QCH_SCLK_1_IGNORE_FORCE_PM_EN,
	QCH_CON_PCIE_GEN4_0_QCH_PCS_APB_ENABLE,
	QCH_CON_PCIE_GEN4_0_QCH_PCS_APB_CLOCK_REQ,
	QCH_CON_PCIE_GEN4_0_QCH_PCS_APB_EXPIRE_VAL,
	QCH_CON_PCIE_GEN4_0_QCH_PCS_APB_IGNORE_FORCE_PM_EN,
	QCH_CON_PCIE_GEN4_0_QCH_PMA_APB_ENABLE,
	QCH_CON_PCIE_GEN4_0_QCH_PMA_APB_CLOCK_REQ,
	QCH_CON_PCIE_GEN4_0_QCH_PMA_APB_EXPIRE_VAL,
	QCH_CON_PCIE_GEN4_0_QCH_PMA_APB_IGNORE_FORCE_PM_EN,
	QCH_CON_PCIE_GEN4_0_QCH_DBG_2_ENABLE,
	QCH_CON_PCIE_GEN4_0_QCH_DBG_2_CLOCK_REQ,
	QCH_CON_PCIE_GEN4_0_QCH_DBG_2_EXPIRE_VAL,
	QCH_CON_PCIE_GEN4_0_QCH_DBG_2_IGNORE_FORCE_PM_EN,
	QCH_CON_PCIE_GEN4_0_QCH_AXI_2_ENABLE,
	QCH_CON_PCIE_GEN4_0_QCH_AXI_2_CLOCK_REQ,
	QCH_CON_PCIE_GEN4_0_QCH_AXI_2_EXPIRE_VAL,
	QCH_CON_PCIE_GEN4_0_QCH_AXI_2_IGNORE_FORCE_PM_EN,
	QCH_CON_PCIE_GEN4_0_QCH_APB_2_ENABLE,
	QCH_CON_PCIE_GEN4_0_QCH_APB_2_CLOCK_REQ,
	QCH_CON_PCIE_GEN4_0_QCH_APB_2_EXPIRE_VAL,
	QCH_CON_PCIE_GEN4_0_QCH_APB_2_IGNORE_FORCE_PM_EN,
	QCH_CON_PCIE_GEN4_0_QCH_UDBG_ENABLE,
	QCH_CON_PCIE_GEN4_0_QCH_UDBG_CLOCK_REQ,
	QCH_CON_PCIE_GEN4_0_QCH_UDBG_EXPIRE_VAL,
	QCH_CON_PCIE_GEN4_0_QCH_UDBG_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_PCIE_GEN4_0_QCH_ENABLE,
	DMYQCH_CON_PCIE_GEN4_0_QCH_CLOCK_REQ,
	DMYQCH_CON_PCIE_GEN4_0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PCIE_IA_GEN4A_0_QCH_ENABLE,
	QCH_CON_PCIE_IA_GEN4A_0_QCH_CLOCK_REQ,
	QCH_CON_PCIE_IA_GEN4A_0_QCH_EXPIRE_VAL,
	QCH_CON_PCIE_IA_GEN4A_0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PCIE_IA_GEN4B_0_QCH_ENABLE,
	QCH_CON_PCIE_IA_GEN4B_0_QCH_CLOCK_REQ,
	QCH_CON_PCIE_IA_GEN4B_0_QCH_EXPIRE_VAL,
	QCH_CON_PCIE_IA_GEN4B_0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_HSI1_QCH_ENABLE,
	QCH_CON_PPMU_HSI1_QCH_CLOCK_REQ,
	QCH_CON_PPMU_HSI1_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_HSI1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_PCIE_GEN4A_HSI1_QCH_ENABLE,
	QCH_CON_QE_PCIE_GEN4A_HSI1_QCH_CLOCK_REQ,
	QCH_CON_QE_PCIE_GEN4A_HSI1_QCH_EXPIRE_VAL,
	QCH_CON_QE_PCIE_GEN4A_HSI1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_PCIE_GEN4B_HSI1_QCH_ENABLE,
	QCH_CON_QE_PCIE_GEN4B_HSI1_QCH_CLOCK_REQ,
	QCH_CON_QE_PCIE_GEN4B_HSI1_QCH_EXPIRE_VAL,
	QCH_CON_QE_PCIE_GEN4B_HSI1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_HSI1_QCH_ENABLE,
	QCH_CON_SSMT_HSI1_QCH_CLOCK_REQ,
	QCH_CON_SSMT_HSI1_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_HSI1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_PCIE_IA_GEN4A_0_QCH_ENABLE,
	QCH_CON_SSMT_PCIE_IA_GEN4A_0_QCH_CLOCK_REQ,
	QCH_CON_SSMT_PCIE_IA_GEN4A_0_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_PCIE_IA_GEN4A_0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_PCIE_IA_GEN4B_0_QCH_ENABLE,
	QCH_CON_SSMT_PCIE_IA_GEN4B_0_QCH_CLOCK_REQ,
	QCH_CON_SSMT_PCIE_IA_GEN4B_0_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_PCIE_IA_GEN4B_0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_HSI1_QCH_ENABLE,
	QCH_CON_SYSMMU_HSI1_QCH_CLOCK_REQ,
	QCH_CON_SYSMMU_HSI1_QCH_EXPIRE_VAL,
	QCH_CON_SYSMMU_HSI1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_HSI1_QCH_ENABLE,
	QCH_CON_SYSREG_HSI1_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_HSI1_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_HSI1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_UASC_PCIE_GEN4A_DBI_0_QCH_ENABLE,
	QCH_CON_UASC_PCIE_GEN4A_DBI_0_QCH_CLOCK_REQ,
	QCH_CON_UASC_PCIE_GEN4A_DBI_0_QCH_EXPIRE_VAL,
	QCH_CON_UASC_PCIE_GEN4A_DBI_0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_UASC_PCIE_GEN4A_SLV_0_QCH_ENABLE,
	QCH_CON_UASC_PCIE_GEN4A_SLV_0_QCH_CLOCK_REQ,
	QCH_CON_UASC_PCIE_GEN4A_SLV_0_QCH_EXPIRE_VAL,
	QCH_CON_UASC_PCIE_GEN4A_SLV_0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_UASC_PCIE_GEN4B_DBI_0_QCH_ENABLE,
	QCH_CON_UASC_PCIE_GEN4B_DBI_0_QCH_CLOCK_REQ,
	QCH_CON_UASC_PCIE_GEN4B_DBI_0_QCH_EXPIRE_VAL,
	QCH_CON_UASC_PCIE_GEN4B_DBI_0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_UASC_PCIE_GEN4B_SLV_0_QCH_ENABLE,
	QCH_CON_UASC_PCIE_GEN4B_SLV_0_QCH_CLOCK_REQ,
	QCH_CON_UASC_PCIE_GEN4B_SLV_0_QCH_EXPIRE_VAL,
	QCH_CON_UASC_PCIE_GEN4B_SLV_0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_HSI2_QCH_ENABLE,
	QCH_CON_D_TZPC_HSI2_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_HSI2_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_HSI2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPC_HSI2_QCH_ENABLE,
	QCH_CON_GPC_HSI2_QCH_CLOCK_REQ,
	QCH_CON_GPC_HSI2_QCH_EXPIRE_VAL,
	QCH_CON_GPC_HSI2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPIO_HSI2_QCH_ENABLE,
	QCH_CON_GPIO_HSI2_QCH_CLOCK_REQ,
	QCH_CON_GPIO_HSI2_QCH_EXPIRE_VAL,
	QCH_CON_GPIO_HSI2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_HSI2_CMU_HSI2_QCH_ENABLE,
	QCH_CON_HSI2_CMU_HSI2_QCH_CLOCK_REQ,
	QCH_CON_HSI2_CMU_HSI2_QCH_EXPIRE_VAL,
	QCH_CON_HSI2_CMU_HSI2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_HSI2_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_HSI2_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_HSI2_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_HSI2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_ACEL_D_HSI2_QCH_ENABLE,
	QCH_CON_LHS_ACEL_D_HSI2_QCH_CLOCK_REQ,
	QCH_CON_LHS_ACEL_D_HSI2_QCH_EXPIRE_VAL,
	QCH_CON_LHS_ACEL_D_HSI2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MMC_CARD_QCH_ENABLE,
	QCH_CON_MMC_CARD_QCH_CLOCK_REQ,
	QCH_CON_MMC_CARD_QCH_EXPIRE_VAL,
	QCH_CON_MMC_CARD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PCIE_GEN4_1_QCH_AXI_1_ENABLE,
	QCH_CON_PCIE_GEN4_1_QCH_AXI_1_CLOCK_REQ,
	QCH_CON_PCIE_GEN4_1_QCH_AXI_1_EXPIRE_VAL,
	QCH_CON_PCIE_GEN4_1_QCH_AXI_1_IGNORE_FORCE_PM_EN,
	QCH_CON_PCIE_GEN4_1_QCH_APB_1_ENABLE,
	QCH_CON_PCIE_GEN4_1_QCH_APB_1_CLOCK_REQ,
	QCH_CON_PCIE_GEN4_1_QCH_APB_1_EXPIRE_VAL,
	QCH_CON_PCIE_GEN4_1_QCH_APB_1_IGNORE_FORCE_PM_EN,
	QCH_CON_PCIE_GEN4_1_QCH_DBG_1_ENABLE,
	QCH_CON_PCIE_GEN4_1_QCH_DBG_1_CLOCK_REQ,
	QCH_CON_PCIE_GEN4_1_QCH_DBG_1_EXPIRE_VAL,
	QCH_CON_PCIE_GEN4_1_QCH_DBG_1_IGNORE_FORCE_PM_EN,
	QCH_CON_PCIE_GEN4_1_QCH_PCS_APB_ENABLE,
	QCH_CON_PCIE_GEN4_1_QCH_PCS_APB_CLOCK_REQ,
	QCH_CON_PCIE_GEN4_1_QCH_PCS_APB_EXPIRE_VAL,
	QCH_CON_PCIE_GEN4_1_QCH_PCS_APB_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_PCIE_GEN4_1_QCH_SCLK_1_ENABLE,
	DMYQCH_CON_PCIE_GEN4_1_QCH_SCLK_1_CLOCK_REQ,
	DMYQCH_CON_PCIE_GEN4_1_QCH_SCLK_1_IGNORE_FORCE_PM_EN,
	QCH_CON_PCIE_GEN4_1_QCH_PMA_APB_ENABLE,
	QCH_CON_PCIE_GEN4_1_QCH_PMA_APB_CLOCK_REQ,
	QCH_CON_PCIE_GEN4_1_QCH_PMA_APB_EXPIRE_VAL,
	QCH_CON_PCIE_GEN4_1_QCH_PMA_APB_IGNORE_FORCE_PM_EN,
	QCH_CON_PCIE_GEN4_1_QCH_AXI_2_ENABLE,
	QCH_CON_PCIE_GEN4_1_QCH_AXI_2_CLOCK_REQ,
	QCH_CON_PCIE_GEN4_1_QCH_AXI_2_EXPIRE_VAL,
	QCH_CON_PCIE_GEN4_1_QCH_AXI_2_IGNORE_FORCE_PM_EN,
	QCH_CON_PCIE_GEN4_1_QCH_DBG_2_ENABLE,
	QCH_CON_PCIE_GEN4_1_QCH_DBG_2_CLOCK_REQ,
	QCH_CON_PCIE_GEN4_1_QCH_DBG_2_EXPIRE_VAL,
	QCH_CON_PCIE_GEN4_1_QCH_DBG_2_IGNORE_FORCE_PM_EN,
	QCH_CON_PCIE_GEN4_1_QCH_APB_2_ENABLE,
	QCH_CON_PCIE_GEN4_1_QCH_APB_2_CLOCK_REQ,
	QCH_CON_PCIE_GEN4_1_QCH_APB_2_EXPIRE_VAL,
	QCH_CON_PCIE_GEN4_1_QCH_APB_2_IGNORE_FORCE_PM_EN,
	QCH_CON_PCIE_GEN4_1_QCH_UDBG_ENABLE,
	QCH_CON_PCIE_GEN4_1_QCH_UDBG_CLOCK_REQ,
	QCH_CON_PCIE_GEN4_1_QCH_UDBG_EXPIRE_VAL,
	QCH_CON_PCIE_GEN4_1_QCH_UDBG_IGNORE_FORCE_PM_EN,
	QCH_CON_PCIE_IA_GEN4A_1_QCH_ENABLE,
	QCH_CON_PCIE_IA_GEN4A_1_QCH_CLOCK_REQ,
	QCH_CON_PCIE_IA_GEN4A_1_QCH_EXPIRE_VAL,
	QCH_CON_PCIE_IA_GEN4A_1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PCIE_IA_GEN4B_1_QCH_ENABLE,
	QCH_CON_PCIE_IA_GEN4B_1_QCH_CLOCK_REQ,
	QCH_CON_PCIE_IA_GEN4B_1_QCH_EXPIRE_VAL,
	QCH_CON_PCIE_IA_GEN4B_1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_HSI2_QCH_ENABLE,
	QCH_CON_PPMU_HSI2_QCH_CLOCK_REQ,
	QCH_CON_PPMU_HSI2_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_HSI2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_MMC_CARD_HSI2_QCH_ENABLE,
	QCH_CON_QE_MMC_CARD_HSI2_QCH_CLOCK_REQ,
	QCH_CON_QE_MMC_CARD_HSI2_QCH_EXPIRE_VAL,
	QCH_CON_QE_MMC_CARD_HSI2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_PCIE_GEN4A_HSI2_QCH_ENABLE,
	QCH_CON_QE_PCIE_GEN4A_HSI2_QCH_CLOCK_REQ,
	QCH_CON_QE_PCIE_GEN4A_HSI2_QCH_EXPIRE_VAL,
	QCH_CON_QE_PCIE_GEN4A_HSI2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_PCIE_GEN4B_HSI2_QCH_ENABLE,
	QCH_CON_QE_PCIE_GEN4B_HSI2_QCH_CLOCK_REQ,
	QCH_CON_QE_PCIE_GEN4B_HSI2_QCH_EXPIRE_VAL,
	QCH_CON_QE_PCIE_GEN4B_HSI2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_UFS_EMBD_HSI2_QCH_ENABLE,
	QCH_CON_QE_UFS_EMBD_HSI2_QCH_CLOCK_REQ,
	QCH_CON_QE_UFS_EMBD_HSI2_QCH_EXPIRE_VAL,
	QCH_CON_QE_UFS_EMBD_HSI2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_HSI2_QCH_ENABLE,
	QCH_CON_SSMT_HSI2_QCH_CLOCK_REQ,
	QCH_CON_SSMT_HSI2_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_HSI2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_PCIE_IA_GEN4A_1_QCH_ENABLE,
	QCH_CON_SSMT_PCIE_IA_GEN4A_1_QCH_CLOCK_REQ,
	QCH_CON_SSMT_PCIE_IA_GEN4A_1_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_PCIE_IA_GEN4A_1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_PCIE_IA_GEN4B_1_QCH_ENABLE,
	QCH_CON_SSMT_PCIE_IA_GEN4B_1_QCH_CLOCK_REQ,
	QCH_CON_SSMT_PCIE_IA_GEN4B_1_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_PCIE_IA_GEN4B_1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_HSI2_QCH_ENABLE,
	QCH_CON_SYSMMU_HSI2_QCH_CLOCK_REQ,
	QCH_CON_SYSMMU_HSI2_QCH_EXPIRE_VAL,
	QCH_CON_SYSMMU_HSI2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_HSI2_QCH_ENABLE,
	QCH_CON_SYSREG_HSI2_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_HSI2_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_HSI2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_UASC_PCIE_GEN4A_DBI_1_QCH_ENABLE,
	QCH_CON_UASC_PCIE_GEN4A_DBI_1_QCH_CLOCK_REQ,
	QCH_CON_UASC_PCIE_GEN4A_DBI_1_QCH_EXPIRE_VAL,
	QCH_CON_UASC_PCIE_GEN4A_DBI_1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_UASC_PCIE_GEN4A_SLV_1_QCH_ENABLE,
	QCH_CON_UASC_PCIE_GEN4A_SLV_1_QCH_CLOCK_REQ,
	QCH_CON_UASC_PCIE_GEN4A_SLV_1_QCH_EXPIRE_VAL,
	QCH_CON_UASC_PCIE_GEN4A_SLV_1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_UASC_PCIE_GEN4B_DBI_1_QCH_ENABLE,
	QCH_CON_UASC_PCIE_GEN4B_DBI_1_QCH_CLOCK_REQ,
	QCH_CON_UASC_PCIE_GEN4B_DBI_1_QCH_EXPIRE_VAL,
	QCH_CON_UASC_PCIE_GEN4B_DBI_1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_UASC_PCIE_GEN4B_SLV_1_QCH_ENABLE,
	QCH_CON_UASC_PCIE_GEN4B_SLV_1_QCH_CLOCK_REQ,
	QCH_CON_UASC_PCIE_GEN4B_SLV_1_QCH_EXPIRE_VAL,
	QCH_CON_UASC_PCIE_GEN4B_SLV_1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_UFS_EMBD_QCH_ENABLE,
	QCH_CON_UFS_EMBD_QCH_CLOCK_REQ,
	QCH_CON_UFS_EMBD_QCH_EXPIRE_VAL,
	QCH_CON_UFS_EMBD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_UFS_EMBD_QCH_FMP_ENABLE,
	QCH_CON_UFS_EMBD_QCH_FMP_CLOCK_REQ,
	QCH_CON_UFS_EMBD_QCH_FMP_EXPIRE_VAL,
	QCH_CON_UFS_EMBD_QCH_FMP_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_IPP_QCH_ENABLE,
	QCH_CON_D_TZPC_IPP_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_IPP_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_IPP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPC_IPP_QCH_ENABLE,
	QCH_CON_GPC_IPP_QCH_CLOCK_REQ,
	QCH_CON_GPC_IPP_QCH_EXPIRE_VAL,
	QCH_CON_GPC_IPP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_IPP_CMU_IPP_QCH_ENABLE,
	QCH_CON_IPP_CMU_IPP_QCH_CLOCK_REQ,
	QCH_CON_IPP_CMU_IPP_QCH_EXPIRE_VAL,
	QCH_CON_IPP_CMU_IPP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_OTF0_PDPIPP_QCH_ENABLE,
	QCH_CON_LHM_AST_OTF0_PDPIPP_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_OTF0_PDPIPP_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_OTF0_PDPIPP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_OTF1_PDPIPP_QCH_ENABLE,
	QCH_CON_LHM_AST_OTF1_PDPIPP_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_OTF1_PDPIPP_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_OTF1_PDPIPP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_OTF2_PDPIPP_QCH_ENABLE,
	QCH_CON_LHM_AST_OTF2_PDPIPP_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_OTF2_PDPIPP_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_OTF2_PDPIPP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_VO_PDPIPP_QCH_ENABLE,
	QCH_CON_LHM_AST_VO_PDPIPP_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_VO_PDPIPP_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_VO_PDPIPP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_IPP_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_IPP_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_IPP_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_IPP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_OTF_IPPDNS_QCH_ENABLE,
	QCH_CON_LHS_AST_OTF_IPPDNS_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_OTF_IPPDNS_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_OTF_IPPDNS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_SOTF0_IPPCSIS_QCH_ENABLE,
	QCH_CON_LHS_AST_SOTF0_IPPCSIS_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_SOTF0_IPPCSIS_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_SOTF0_IPPCSIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_SOTF1_IPPCSIS_QCH_ENABLE,
	QCH_CON_LHS_AST_SOTF1_IPPCSIS_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_SOTF1_IPPCSIS_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_SOTF1_IPPCSIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_SOTF2_IPPCSIS_QCH_ENABLE,
	QCH_CON_LHS_AST_SOTF2_IPPCSIS_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_SOTF2_IPPCSIS_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_SOTF2_IPPCSIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_VO_IPPDNS_QCH_ENABLE,
	QCH_CON_LHS_AST_VO_IPPDNS_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_VO_IPPDNS_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_VO_IPPDNS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_ZOTF0_IPPCSIS_QCH_ENABLE,
	QCH_CON_LHS_AST_ZOTF0_IPPCSIS_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_ZOTF0_IPPCSIS_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_ZOTF0_IPPCSIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_ZOTF1_IPPCSIS_QCH_ENABLE,
	QCH_CON_LHS_AST_ZOTF1_IPPCSIS_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_ZOTF1_IPPCSIS_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_ZOTF1_IPPCSIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_ZOTF2_IPPCSIS_QCH_ENABLE,
	QCH_CON_LHS_AST_ZOTF2_IPPCSIS_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_ZOTF2_IPPCSIS_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_ZOTF2_IPPCSIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D_IPP_QCH_ENABLE,
	QCH_CON_LHS_AXI_D_IPP_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D_IPP_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D_IPP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D_IPPDNS_QCH_ENABLE,
	QCH_CON_LHS_AXI_D_IPPDNS_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D_IPPDNS_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D_IPPDNS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_IPP_QCH_ENABLE,
	QCH_CON_PPMU_IPP_QCH_CLOCK_REQ,
	QCH_CON_PPMU_IPP_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_IPP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_MSA_QCH_ENABLE,
	QCH_CON_PPMU_MSA_QCH_CLOCK_REQ,
	QCH_CON_PPMU_MSA_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_MSA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_ALIGN0_QCH_ENABLE,
	QCH_CON_QE_ALIGN0_QCH_CLOCK_REQ,
	QCH_CON_QE_ALIGN0_QCH_EXPIRE_VAL,
	QCH_CON_QE_ALIGN0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_ALIGN1_QCH_ENABLE,
	QCH_CON_QE_ALIGN1_QCH_CLOCK_REQ,
	QCH_CON_QE_ALIGN1_QCH_EXPIRE_VAL,
	QCH_CON_QE_ALIGN1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_ALIGN2_QCH_ENABLE,
	QCH_CON_QE_ALIGN2_QCH_CLOCK_REQ,
	QCH_CON_QE_ALIGN2_QCH_EXPIRE_VAL,
	QCH_CON_QE_ALIGN2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_ALIGN3_QCH_ENABLE,
	QCH_CON_QE_ALIGN3_QCH_CLOCK_REQ,
	QCH_CON_QE_ALIGN3_QCH_EXPIRE_VAL,
	QCH_CON_QE_ALIGN3_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_ALN_STAT_QCH_ENABLE,
	QCH_CON_QE_ALN_STAT_QCH_CLOCK_REQ,
	QCH_CON_QE_ALN_STAT_QCH_EXPIRE_VAL,
	QCH_CON_QE_ALN_STAT_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_FDPIG_QCH_ENABLE,
	QCH_CON_QE_FDPIG_QCH_CLOCK_REQ,
	QCH_CON_QE_FDPIG_QCH_EXPIRE_VAL,
	QCH_CON_QE_FDPIG_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_RGBH0_QCH_ENABLE,
	QCH_CON_QE_RGBH0_QCH_CLOCK_REQ,
	QCH_CON_QE_RGBH0_QCH_EXPIRE_VAL,
	QCH_CON_QE_RGBH0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_RGBH1_QCH_ENABLE,
	QCH_CON_QE_RGBH1_QCH_CLOCK_REQ,
	QCH_CON_QE_RGBH1_QCH_EXPIRE_VAL,
	QCH_CON_QE_RGBH1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_RGBH2_QCH_ENABLE,
	QCH_CON_QE_RGBH2_QCH_CLOCK_REQ,
	QCH_CON_QE_RGBH2_QCH_EXPIRE_VAL,
	QCH_CON_QE_RGBH2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_THSTAT_QCH_ENABLE,
	QCH_CON_QE_THSTAT_QCH_CLOCK_REQ,
	QCH_CON_QE_THSTAT_QCH_EXPIRE_VAL,
	QCH_CON_QE_THSTAT_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_TNR_MSA0_QCH_ENABLE,
	QCH_CON_QE_TNR_MSA0_QCH_CLOCK_REQ,
	QCH_CON_QE_TNR_MSA0_QCH_EXPIRE_VAL,
	QCH_CON_QE_TNR_MSA0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_TNR_MSA1_QCH_ENABLE,
	QCH_CON_QE_TNR_MSA1_QCH_CLOCK_REQ,
	QCH_CON_QE_TNR_MSA1_QCH_EXPIRE_VAL,
	QCH_CON_QE_TNR_MSA1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SIPU_IPP_QCH_ENABLE,
	QCH_CON_SIPU_IPP_QCH_CLOCK_REQ,
	QCH_CON_SIPU_IPP_QCH_EXPIRE_VAL,
	QCH_CON_SIPU_IPP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_ALIGN0_QCH_ENABLE,
	QCH_CON_SSMT_ALIGN0_QCH_CLOCK_REQ,
	QCH_CON_SSMT_ALIGN0_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_ALIGN0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_ALIGN1_QCH_ENABLE,
	QCH_CON_SSMT_ALIGN1_QCH_CLOCK_REQ,
	QCH_CON_SSMT_ALIGN1_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_ALIGN1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_ALIGN2_QCH_ENABLE,
	QCH_CON_SSMT_ALIGN2_QCH_CLOCK_REQ,
	QCH_CON_SSMT_ALIGN2_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_ALIGN2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_ALIGN3_QCH_ENABLE,
	QCH_CON_SSMT_ALIGN3_QCH_CLOCK_REQ,
	QCH_CON_SSMT_ALIGN3_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_ALIGN3_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_ALN_STAT_QCH_ENABLE,
	QCH_CON_SSMT_ALN_STAT_QCH_CLOCK_REQ,
	QCH_CON_SSMT_ALN_STAT_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_ALN_STAT_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_FDPIG_QCH_ENABLE,
	QCH_CON_SSMT_FDPIG_QCH_CLOCK_REQ,
	QCH_CON_SSMT_FDPIG_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_FDPIG_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_RGBH0_QCH_ENABLE,
	QCH_CON_SSMT_RGBH0_QCH_CLOCK_REQ,
	QCH_CON_SSMT_RGBH0_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_RGBH0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_RGBH1_QCH_ENABLE,
	QCH_CON_SSMT_RGBH1_QCH_CLOCK_REQ,
	QCH_CON_SSMT_RGBH1_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_RGBH1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_RGBH2_QCH_ENABLE,
	QCH_CON_SSMT_RGBH2_QCH_CLOCK_REQ,
	QCH_CON_SSMT_RGBH2_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_RGBH2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_THSTAT_QCH_ENABLE,
	QCH_CON_SSMT_THSTAT_QCH_CLOCK_REQ,
	QCH_CON_SSMT_THSTAT_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_THSTAT_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_TNR_MSA0_QCH_ENABLE,
	QCH_CON_SSMT_TNR_MSA0_QCH_CLOCK_REQ,
	QCH_CON_SSMT_TNR_MSA0_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_TNR_MSA0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_TNR_MSA1_QCH_ENABLE,
	QCH_CON_SSMT_TNR_MSA1_QCH_CLOCK_REQ,
	QCH_CON_SSMT_TNR_MSA1_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_TNR_MSA1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_IPP_QCH_S1_ENABLE,
	QCH_CON_SYSMMU_IPP_QCH_S1_CLOCK_REQ,
	QCH_CON_SYSMMU_IPP_QCH_S1_EXPIRE_VAL,
	QCH_CON_SYSMMU_IPP_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_IPP_QCH_S2_ENABLE,
	QCH_CON_SYSMMU_IPP_QCH_S2_CLOCK_REQ,
	QCH_CON_SYSMMU_IPP_QCH_S2_EXPIRE_VAL,
	QCH_CON_SYSMMU_IPP_QCH_S2_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_IPP_QCH_ENABLE,
	QCH_CON_SYSREG_IPP_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_IPP_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_IPP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_TNR_A_QCH_ENABLE,
	QCH_CON_TNR_A_QCH_CLOCK_REQ,
	QCH_CON_TNR_A_QCH_EXPIRE_VAL,
	QCH_CON_TNR_A_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_ITP_QCH_ENABLE,
	QCH_CON_D_TZPC_ITP_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_ITP_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_ITP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPC_ITP_QCH_ENABLE,
	QCH_CON_GPC_ITP_QCH_CLOCK_REQ,
	QCH_CON_GPC_ITP_QCH_EXPIRE_VAL,
	QCH_CON_GPC_ITP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_ITP_QCH_ENABLE,
	QCH_CON_ITP_QCH_CLOCK_REQ,
	QCH_CON_ITP_QCH_EXPIRE_VAL,
	QCH_CON_ITP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_ITP_CMU_ITP_QCH_ENABLE,
	QCH_CON_ITP_CMU_ITP_QCH_CLOCK_REQ,
	QCH_CON_ITP_CMU_ITP_QCH_EXPIRE_VAL,
	QCH_CON_ITP_CMU_ITP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_CTL_DNSITP_QCH_ENABLE,
	QCH_CON_LHM_AST_CTL_DNSITP_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_CTL_DNSITP_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_CTL_DNSITP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_OTF0_DNSITP_QCH_ENABLE,
	QCH_CON_LHM_AST_OTF0_DNSITP_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_OTF0_DNSITP_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_OTF0_DNSITP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_OTF1_DNSITP_QCH_ENABLE,
	QCH_CON_LHM_AST_OTF1_DNSITP_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_OTF1_DNSITP_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_OTF1_DNSITP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_OTF2_DNSITP_QCH_ENABLE,
	QCH_CON_LHM_AST_OTF2_DNSITP_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_OTF2_DNSITP_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_OTF2_DNSITP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_ITP_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_ITP_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_ITP_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_ITP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_CTL_ITPDNS_QCH_ENABLE,
	QCH_CON_LHS_AST_CTL_ITPDNS_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_CTL_ITPDNS_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_CTL_ITPDNS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_OTF_ITPDNS_QCH_ENABLE,
	QCH_CON_LHS_AST_OTF_ITPDNS_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_OTF_ITPDNS_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_OTF_ITPDNS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_ITP_QCH_ENABLE,
	QCH_CON_SYSREG_ITP_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_ITP_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_ITP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_C2R_MCSC_QCH_ENABLE,
	QCH_CON_C2R_MCSC_QCH_CLOCK_REQ,
	QCH_CON_C2R_MCSC_QCH_EXPIRE_VAL,
	QCH_CON_C2R_MCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_MCSC_QCH_ENABLE,
	QCH_CON_D_TZPC_MCSC_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_MCSC_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_MCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPC_MCSC_QCH_ENABLE,
	QCH_CON_GPC_MCSC_QCH_CLOCK_REQ,
	QCH_CON_GPC_MCSC_QCH_EXPIRE_VAL,
	QCH_CON_GPC_MCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_ITSC_QCH_CLK_ENABLE,
	QCH_CON_ITSC_QCH_CLK_CLOCK_REQ,
	QCH_CON_ITSC_QCH_CLK_EXPIRE_VAL,
	QCH_CON_ITSC_QCH_CLK_IGNORE_FORCE_PM_EN,
	QCH_CON_ITSC_QCH_C2_ENABLE,
	QCH_CON_ITSC_QCH_C2_CLOCK_REQ,
	QCH_CON_ITSC_QCH_C2_EXPIRE_VAL,
	QCH_CON_ITSC_QCH_C2_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_INT_ITSCMCSC_QCH_ENABLE,
	QCH_CON_LHM_AST_INT_ITSCMCSC_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_INT_ITSCMCSC_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_INT_ITSCMCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_OTF0_DNSMCSC_QCH_ENABLE,
	QCH_CON_LHM_AST_OTF0_DNSMCSC_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_OTF0_DNSMCSC_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_OTF0_DNSMCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_OTF1_DNSMCSC_QCH_ENABLE,
	QCH_CON_LHM_AST_OTF1_DNSMCSC_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_OTF1_DNSMCSC_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_OTF1_DNSMCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_OTF2_DNSMCSC_QCH_ENABLE,
	QCH_CON_LHM_AST_OTF2_DNSMCSC_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_OTF2_DNSMCSC_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_OTF2_DNSMCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_OTF_TNRMCSC_QCH_ENABLE,
	QCH_CON_LHM_AST_OTF_TNRMCSC_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_OTF_TNRMCSC_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_OTF_TNRMCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_VO_GDCMCSC_QCH_ENABLE,
	QCH_CON_LHM_AST_VO_GDCMCSC_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_VO_GDCMCSC_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_VO_GDCMCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_MCSC_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_MCSC_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_MCSC_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_MCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_INT_ITSCMCSC_QCH_ENABLE,
	QCH_CON_LHS_AST_INT_ITSCMCSC_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_INT_ITSCMCSC_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_INT_ITSCMCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_OTF_MCSCTNR_QCH_ENABLE,
	QCH_CON_LHS_AST_OTF_MCSCTNR_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_OTF_MCSCTNR_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_OTF_MCSCTNR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_VO_MCSCCSIS_QCH_ENABLE,
	QCH_CON_LHS_AST_VO_MCSCCSIS_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_VO_MCSCCSIS_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_VO_MCSCCSIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D0_MCSC_QCH_ENABLE,
	QCH_CON_LHS_AXI_D0_MCSC_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D0_MCSC_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D0_MCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D1_MCSC_QCH_ENABLE,
	QCH_CON_LHS_AXI_D1_MCSC_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D1_MCSC_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D1_MCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D2_MCSC_QCH_ENABLE,
	QCH_CON_LHS_AXI_D2_MCSC_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D2_MCSC_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D2_MCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D_MCSCDNS_QCH_ENABLE,
	QCH_CON_LHS_AXI_D_MCSCDNS_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D_MCSCDNS_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D_MCSCDNS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MCSC_QCH_CLK_ENABLE,
	QCH_CON_MCSC_QCH_CLK_CLOCK_REQ,
	QCH_CON_MCSC_QCH_CLK_EXPIRE_VAL,
	QCH_CON_MCSC_QCH_CLK_IGNORE_FORCE_PM_EN,
	QCH_CON_MCSC_QCH_C2CLK_ENABLE,
	QCH_CON_MCSC_QCH_C2CLK_CLOCK_REQ,
	QCH_CON_MCSC_QCH_C2CLK_EXPIRE_VAL,
	QCH_CON_MCSC_QCH_C2CLK_IGNORE_FORCE_PM_EN,
	QCH_CON_MCSC_CMU_MCSC_QCH_ENABLE,
	QCH_CON_MCSC_CMU_MCSC_QCH_CLOCK_REQ,
	QCH_CON_MCSC_CMU_MCSC_QCH_EXPIRE_VAL,
	QCH_CON_MCSC_CMU_MCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_D0_ITSC_QCH_ENABLE,
	QCH_CON_PPMU_D0_ITSC_QCH_CLOCK_REQ,
	QCH_CON_PPMU_D0_ITSC_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_D0_ITSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_D0_MCSC_QCH_ENABLE,
	QCH_CON_PPMU_D0_MCSC_QCH_CLOCK_REQ,
	QCH_CON_PPMU_D0_MCSC_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_D0_MCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_D1_ITSC_QCH_ENABLE,
	QCH_CON_PPMU_D1_ITSC_QCH_CLOCK_REQ,
	QCH_CON_PPMU_D1_ITSC_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_D1_ITSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_D1_MCSC_QCH_ENABLE,
	QCH_CON_PPMU_D1_MCSC_QCH_CLOCK_REQ,
	QCH_CON_PPMU_D1_MCSC_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_D1_MCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_D0_MCSC_QCH_ENABLE,
	QCH_CON_QE_D0_MCSC_QCH_CLOCK_REQ,
	QCH_CON_QE_D0_MCSC_QCH_EXPIRE_VAL,
	QCH_CON_QE_D0_MCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_D1_ITSC_QCH_ENABLE,
	QCH_CON_QE_D1_ITSC_QCH_CLOCK_REQ,
	QCH_CON_QE_D1_ITSC_QCH_EXPIRE_VAL,
	QCH_CON_QE_D1_ITSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_D1_MCSC_QCH_ENABLE,
	QCH_CON_QE_D1_MCSC_QCH_CLOCK_REQ,
	QCH_CON_QE_D1_MCSC_QCH_EXPIRE_VAL,
	QCH_CON_QE_D1_MCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_D2_ITSC_QCH_ENABLE,
	QCH_CON_QE_D2_ITSC_QCH_CLOCK_REQ,
	QCH_CON_QE_D2_ITSC_QCH_EXPIRE_VAL,
	QCH_CON_QE_D2_ITSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_D2_MCSC_QCH_ENABLE,
	QCH_CON_QE_D2_MCSC_QCH_CLOCK_REQ,
	QCH_CON_QE_D2_MCSC_QCH_EXPIRE_VAL,
	QCH_CON_QE_D2_MCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_D3_MCSC_QCH_ENABLE,
	QCH_CON_QE_D3_MCSC_QCH_CLOCK_REQ,
	QCH_CON_QE_D3_MCSC_QCH_EXPIRE_VAL,
	QCH_CON_QE_D3_MCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_D4_MCSC_QCH_ENABLE,
	QCH_CON_QE_D4_MCSC_QCH_CLOCK_REQ,
	QCH_CON_QE_D4_MCSC_QCH_EXPIRE_VAL,
	QCH_CON_QE_D4_MCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_D0_ITSC_QCH_ENABLE,
	QCH_CON_SSMT_D0_ITSC_QCH_CLOCK_REQ,
	QCH_CON_SSMT_D0_ITSC_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_D0_ITSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_D0_MCSC_QCH_ENABLE,
	QCH_CON_SSMT_D0_MCSC_QCH_CLOCK_REQ,
	QCH_CON_SSMT_D0_MCSC_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_D0_MCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_D1_ITSC_QCH_ENABLE,
	QCH_CON_SSMT_D1_ITSC_QCH_CLOCK_REQ,
	QCH_CON_SSMT_D1_ITSC_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_D1_ITSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_D1_MCSC_QCH_ENABLE,
	QCH_CON_SSMT_D1_MCSC_QCH_CLOCK_REQ,
	QCH_CON_SSMT_D1_MCSC_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_D1_MCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D0_MCSC_QCH_S1_ENABLE,
	QCH_CON_SYSMMU_D0_MCSC_QCH_S1_CLOCK_REQ,
	QCH_CON_SYSMMU_D0_MCSC_QCH_S1_EXPIRE_VAL,
	QCH_CON_SYSMMU_D0_MCSC_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D0_MCSC_QCH_S2_ENABLE,
	QCH_CON_SYSMMU_D0_MCSC_QCH_S2_CLOCK_REQ,
	QCH_CON_SYSMMU_D0_MCSC_QCH_S2_EXPIRE_VAL,
	QCH_CON_SYSMMU_D0_MCSC_QCH_S2_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D1_MCSC_QCH_S1_ENABLE,
	QCH_CON_SYSMMU_D1_MCSC_QCH_S1_CLOCK_REQ,
	QCH_CON_SYSMMU_D1_MCSC_QCH_S1_EXPIRE_VAL,
	QCH_CON_SYSMMU_D1_MCSC_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D1_MCSC_QCH_S2_ENABLE,
	QCH_CON_SYSMMU_D1_MCSC_QCH_S2_CLOCK_REQ,
	QCH_CON_SYSMMU_D1_MCSC_QCH_S2_EXPIRE_VAL,
	QCH_CON_SYSMMU_D1_MCSC_QCH_S2_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D2_MCSC_QCH_S1_ENABLE,
	QCH_CON_SYSMMU_D2_MCSC_QCH_S1_CLOCK_REQ,
	QCH_CON_SYSMMU_D2_MCSC_QCH_S1_EXPIRE_VAL,
	QCH_CON_SYSMMU_D2_MCSC_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D2_MCSC_QCH_S2_ENABLE,
	QCH_CON_SYSMMU_D2_MCSC_QCH_S2_CLOCK_REQ,
	QCH_CON_SYSMMU_D2_MCSC_QCH_S2_EXPIRE_VAL,
	QCH_CON_SYSMMU_D2_MCSC_QCH_S2_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_MCSC_QCH_ENABLE,
	QCH_CON_SYSREG_MCSC_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_MCSC_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_MCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_MFC_QCH_ENABLE,
	QCH_CON_D_TZPC_MFC_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_MFC_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_MFC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPC_MFC_QCH_ENABLE,
	QCH_CON_GPC_MFC_QCH_CLOCK_REQ,
	QCH_CON_GPC_MFC_QCH_EXPIRE_VAL,
	QCH_CON_GPC_MFC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_MFC_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_MFC_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_MFC_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_MFC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D0_MFC_QCH_ENABLE,
	QCH_CON_LHS_AXI_D0_MFC_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D0_MFC_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D0_MFC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D1_MFC_QCH_ENABLE,
	QCH_CON_LHS_AXI_D1_MFC_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D1_MFC_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D1_MFC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MFC_QCH_ENABLE,
	QCH_CON_MFC_QCH_CLOCK_REQ,
	QCH_CON_MFC_QCH_EXPIRE_VAL,
	QCH_CON_MFC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MFC_CMU_MFC_QCH_ENABLE,
	QCH_CON_MFC_CMU_MFC_QCH_CLOCK_REQ,
	QCH_CON_MFC_CMU_MFC_QCH_EXPIRE_VAL,
	QCH_CON_MFC_CMU_MFC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_D0_MFC_QCH_ENABLE,
	QCH_CON_PPMU_D0_MFC_QCH_CLOCK_REQ,
	QCH_CON_PPMU_D0_MFC_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_D0_MFC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_D1_MFC_QCH_ENABLE,
	QCH_CON_PPMU_D1_MFC_QCH_CLOCK_REQ,
	QCH_CON_PPMU_D1_MFC_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_D1_MFC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_RSTNSYNC_CLK_MFC_BUSD_SW_RESET_QCH_ENABLE,
	QCH_CON_RSTNSYNC_CLK_MFC_BUSD_SW_RESET_QCH_CLOCK_REQ,
	QCH_CON_RSTNSYNC_CLK_MFC_BUSD_SW_RESET_QCH_EXPIRE_VAL,
	QCH_CON_RSTNSYNC_CLK_MFC_BUSD_SW_RESET_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_D0_MFC_QCH_ENABLE,
	QCH_CON_SSMT_D0_MFC_QCH_CLOCK_REQ,
	QCH_CON_SSMT_D0_MFC_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_D0_MFC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_D1_MFC_QCH_ENABLE,
	QCH_CON_SSMT_D1_MFC_QCH_CLOCK_REQ,
	QCH_CON_SSMT_D1_MFC_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_D1_MFC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D0_MFC_QCH_0_ENABLE,
	QCH_CON_SYSMMU_D0_MFC_QCH_0_CLOCK_REQ,
	QCH_CON_SYSMMU_D0_MFC_QCH_0_EXPIRE_VAL,
	QCH_CON_SYSMMU_D0_MFC_QCH_0_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D0_MFC_QCH_1_ENABLE,
	QCH_CON_SYSMMU_D0_MFC_QCH_1_CLOCK_REQ,
	QCH_CON_SYSMMU_D0_MFC_QCH_1_EXPIRE_VAL,
	QCH_CON_SYSMMU_D0_MFC_QCH_1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D1_MFC_QCH_0_ENABLE,
	QCH_CON_SYSMMU_D1_MFC_QCH_0_CLOCK_REQ,
	QCH_CON_SYSMMU_D1_MFC_QCH_0_EXPIRE_VAL,
	QCH_CON_SYSMMU_D1_MFC_QCH_0_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D1_MFC_QCH_1_ENABLE,
	QCH_CON_SYSMMU_D1_MFC_QCH_1_CLOCK_REQ,
	QCH_CON_SYSMMU_D1_MFC_QCH_1_EXPIRE_VAL,
	QCH_CON_SYSMMU_D1_MFC_QCH_1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_MFC_QCH_ENABLE,
	QCH_CON_SYSREG_MFC_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_MFC_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_MFC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_APBBR_DDRPHY_QCH_ENABLE,
	QCH_CON_APBBR_DDRPHY_QCH_CLOCK_REQ,
	QCH_CON_APBBR_DDRPHY_QCH_EXPIRE_VAL,
	QCH_CON_APBBR_DDRPHY_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_APBBR_DMC_QCH_ENABLE,
	QCH_CON_APBBR_DMC_QCH_CLOCK_REQ,
	QCH_CON_APBBR_DMC_QCH_EXPIRE_VAL,
	QCH_CON_APBBR_DMC_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_CMU_MIF_CMUREF_QCH_ENABLE,
	DMYQCH_CON_CMU_MIF_CMUREF_QCH_CLOCK_REQ,
	DMYQCH_CON_CMU_MIF_CMUREF_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_DMC_QCH_ENABLE,
	QCH_CON_DMC_QCH_CLOCK_REQ,
	QCH_CON_DMC_QCH_EXPIRE_VAL,
	QCH_CON_DMC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_MIF_QCH_ENABLE,
	QCH_CON_D_TZPC_MIF_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_MIF_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_MIF_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GEN_WREN_SECURE_QCH_ENABLE,
	QCH_CON_GEN_WREN_SECURE_QCH_CLOCK_REQ,
	QCH_CON_GEN_WREN_SECURE_QCH_EXPIRE_VAL,
	QCH_CON_GEN_WREN_SECURE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPC_MIF_QCH_ENABLE,
	QCH_CON_GPC_MIF_QCH_CLOCK_REQ,
	QCH_CON_GPC_MIF_QCH_EXPIRE_VAL,
	QCH_CON_GPC_MIF_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_MIF_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_MIF_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_MIF_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_MIF_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MIF_CMU_MIF_QCH_ENABLE,
	QCH_CON_MIF_CMU_MIF_QCH_CLOCK_REQ,
	QCH_CON_MIF_CMU_MIF_QCH_EXPIRE_VAL,
	QCH_CON_MIF_CMU_MIF_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QCH_ADAPTER_PPC_DEBUG_QCH_ENABLE,
	QCH_CON_QCH_ADAPTER_PPC_DEBUG_QCH_CLOCK_REQ,
	QCH_CON_QCH_ADAPTER_PPC_DEBUG_QCH_EXPIRE_VAL,
	QCH_CON_QCH_ADAPTER_PPC_DEBUG_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_MIF_QCH_ENABLE,
	QCH_CON_SYSREG_MIF_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_MIF_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_MIF_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_ADM_AHB_SSS_QCH_ENABLE,
	QCH_CON_ADM_AHB_SSS_QCH_CLOCK_REQ,
	QCH_CON_ADM_AHB_SSS_QCH_EXPIRE_VAL,
	QCH_CON_ADM_AHB_SSS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_DIT_QCH_ENABLE,
	QCH_CON_DIT_QCH_CLOCK_REQ,
	QCH_CON_DIT_QCH_EXPIRE_VAL,
	QCH_CON_DIT_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_MISC_QCH_ENABLE,
	QCH_CON_D_TZPC_MISC_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_MISC_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_MISC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GIC_QCH_ENABLE,
	QCH_CON_GIC_QCH_CLOCK_REQ,
	QCH_CON_GIC_QCH_EXPIRE_VAL,
	QCH_CON_GIC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPC_MISC_QCH_ENABLE,
	QCH_CON_GPC_MISC_QCH_CLOCK_REQ,
	QCH_CON_GPC_MISC_QCH_EXPIRE_VAL,
	QCH_CON_GPC_MISC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_ICC_CPUGIC_QCH_ENABLE,
	QCH_CON_LHM_AST_ICC_CPUGIC_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_ICC_CPUGIC_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_ICC_CPUGIC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D_SSS_QCH_ENABLE,
	QCH_CON_LHM_AXI_D_SSS_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D_SSS_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D_SSS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_GIC_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_GIC_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_GIC_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_GIC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_MISC_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_MISC_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_MISC_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_MISC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_ACEL_D_MISC_QCH_ENABLE,
	QCH_CON_LHS_ACEL_D_MISC_QCH_CLOCK_REQ,
	QCH_CON_LHS_ACEL_D_MISC_QCH_EXPIRE_VAL,
	QCH_CON_LHS_ACEL_D_MISC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_IRI_GICCPU_QCH_ENABLE,
	QCH_CON_LHS_AST_IRI_GICCPU_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_IRI_GICCPU_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_IRI_GICCPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D_SSS_QCH_ENABLE,
	QCH_CON_LHS_AXI_D_SSS_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D_SSS_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D_SSS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MCT_QCH_ENABLE,
	QCH_CON_MCT_QCH_CLOCK_REQ,
	QCH_CON_MCT_QCH_EXPIRE_VAL,
	QCH_CON_MCT_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MISC_CMU_MISC_QCH_ENABLE,
	QCH_CON_MISC_CMU_MISC_QCH_CLOCK_REQ,
	QCH_CON_MISC_CMU_MISC_QCH_EXPIRE_VAL,
	QCH_CON_MISC_CMU_MISC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_OTP_CON_BIRA_QCH_ENABLE,
	QCH_CON_OTP_CON_BIRA_QCH_CLOCK_REQ,
	QCH_CON_OTP_CON_BIRA_QCH_EXPIRE_VAL,
	QCH_CON_OTP_CON_BIRA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_OTP_CON_BISR_QCH_ENABLE,
	QCH_CON_OTP_CON_BISR_QCH_CLOCK_REQ,
	QCH_CON_OTP_CON_BISR_QCH_EXPIRE_VAL,
	QCH_CON_OTP_CON_BISR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_OTP_CON_TOP_QCH_ENABLE,
	QCH_CON_OTP_CON_TOP_QCH_CLOCK_REQ,
	QCH_CON_OTP_CON_TOP_QCH_EXPIRE_VAL,
	QCH_CON_OTP_CON_TOP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PDMA_QCH_ENABLE,
	QCH_CON_PDMA_QCH_CLOCK_REQ,
	QCH_CON_PDMA_QCH_EXPIRE_VAL,
	QCH_CON_PDMA_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_PPMU_DMA_QCH_ENABLE,
	DMYQCH_CON_PPMU_DMA_QCH_CLOCK_REQ,
	DMYQCH_CON_PPMU_DMA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_MISC_QCH_ENABLE,
	QCH_CON_PPMU_MISC_QCH_CLOCK_REQ,
	QCH_CON_PPMU_MISC_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_MISC_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_PUF_QCH_ENABLE,
	DMYQCH_CON_PUF_QCH_CLOCK_REQ,
	DMYQCH_CON_PUF_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_DIT_QCH_ENABLE,
	QCH_CON_QE_DIT_QCH_CLOCK_REQ,
	QCH_CON_QE_DIT_QCH_EXPIRE_VAL,
	QCH_CON_QE_DIT_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_PDMA_QCH_ENABLE,
	QCH_CON_QE_PDMA_QCH_CLOCK_REQ,
	QCH_CON_QE_PDMA_QCH_EXPIRE_VAL,
	QCH_CON_QE_PDMA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_PPMU_DMA_QCH_ENABLE,
	QCH_CON_QE_PPMU_DMA_QCH_CLOCK_REQ,
	QCH_CON_QE_PPMU_DMA_QCH_EXPIRE_VAL,
	QCH_CON_QE_PPMU_DMA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_RTIC_QCH_ENABLE,
	QCH_CON_QE_RTIC_QCH_CLOCK_REQ,
	QCH_CON_QE_RTIC_QCH_EXPIRE_VAL,
	QCH_CON_QE_RTIC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_SPDMA_QCH_ENABLE,
	QCH_CON_QE_SPDMA_QCH_CLOCK_REQ,
	QCH_CON_QE_SPDMA_QCH_EXPIRE_VAL,
	QCH_CON_QE_SPDMA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_SSS_QCH_ENABLE,
	QCH_CON_QE_SSS_QCH_CLOCK_REQ,
	QCH_CON_QE_SSS_QCH_EXPIRE_VAL,
	QCH_CON_QE_SSS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_RTIC_QCH_ENABLE,
	QCH_CON_RTIC_QCH_CLOCK_REQ,
	QCH_CON_RTIC_QCH_EXPIRE_VAL,
	QCH_CON_RTIC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SPDMA_QCH_ENABLE,
	QCH_CON_SPDMA_QCH_CLOCK_REQ,
	QCH_CON_SPDMA_QCH_EXPIRE_VAL,
	QCH_CON_SPDMA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_DIT_QCH_ENABLE,
	QCH_CON_SSMT_DIT_QCH_CLOCK_REQ,
	QCH_CON_SSMT_DIT_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_DIT_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_PDMA_QCH_ENABLE,
	QCH_CON_SSMT_PDMA_QCH_CLOCK_REQ,
	QCH_CON_SSMT_PDMA_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_PDMA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_PPMU_DMA_QCH_ENABLE,
	QCH_CON_SSMT_PPMU_DMA_QCH_CLOCK_REQ,
	QCH_CON_SSMT_PPMU_DMA_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_PPMU_DMA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_RTIC_QCH_ENABLE,
	QCH_CON_SSMT_RTIC_QCH_CLOCK_REQ,
	QCH_CON_SSMT_RTIC_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_RTIC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_SPDMA_QCH_ENABLE,
	QCH_CON_SSMT_SPDMA_QCH_CLOCK_REQ,
	QCH_CON_SSMT_SPDMA_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_SPDMA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_SSS_QCH_ENABLE,
	QCH_CON_SSMT_SSS_QCH_CLOCK_REQ,
	QCH_CON_SSMT_SSS_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_SSS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSS_QCH_ENABLE,
	QCH_CON_SSS_QCH_CLOCK_REQ,
	QCH_CON_SSS_QCH_EXPIRE_VAL,
	QCH_CON_SSS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_MISC_QCH_ENABLE,
	QCH_CON_SYSMMU_MISC_QCH_CLOCK_REQ,
	QCH_CON_SYSMMU_MISC_QCH_EXPIRE_VAL,
	QCH_CON_SYSMMU_MISC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_SSS_QCH_ENABLE,
	QCH_CON_SYSMMU_SSS_QCH_CLOCK_REQ,
	QCH_CON_SYSMMU_SSS_QCH_EXPIRE_VAL,
	QCH_CON_SYSMMU_SSS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_MISC_QCH_ENABLE,
	QCH_CON_SYSREG_MISC_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_MISC_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_MISC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_TMU_SUB_QCH_ENABLE,
	QCH_CON_TMU_SUB_QCH_CLOCK_REQ,
	QCH_CON_TMU_SUB_QCH_EXPIRE_VAL,
	QCH_CON_TMU_SUB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_TMU_TOP_QCH_ENABLE,
	QCH_CON_TMU_TOP_QCH_CLOCK_REQ,
	QCH_CON_TMU_TOP_QCH_EXPIRE_VAL,
	QCH_CON_TMU_TOP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_WDT_CLUSTER0_QCH_ENABLE,
	QCH_CON_WDT_CLUSTER0_QCH_CLOCK_REQ,
	QCH_CON_WDT_CLUSTER0_QCH_EXPIRE_VAL,
	QCH_CON_WDT_CLUSTER0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_WDT_CLUSTER1_QCH_ENABLE,
	QCH_CON_WDT_CLUSTER1_QCH_CLOCK_REQ,
	QCH_CON_WDT_CLUSTER1_QCH_EXPIRE_VAL,
	QCH_CON_WDT_CLUSTER1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_PDP_QCH_ENABLE,
	QCH_CON_D_TZPC_PDP_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_PDP_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_PDP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPC_PDP_QCH_ENABLE,
	QCH_CON_GPC_PDP_QCH_CLOCK_REQ,
	QCH_CON_GPC_PDP_QCH_EXPIRE_VAL,
	QCH_CON_GPC_PDP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_OTF0_CSISPDP_QCH_ENABLE,
	QCH_CON_LHM_AST_OTF0_CSISPDP_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_OTF0_CSISPDP_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_OTF0_CSISPDP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_OTF1_CSISPDP_QCH_ENABLE,
	QCH_CON_LHM_AST_OTF1_CSISPDP_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_OTF1_CSISPDP_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_OTF1_CSISPDP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_OTF2_CSISPDP_QCH_ENABLE,
	QCH_CON_LHM_AST_OTF2_CSISPDP_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_OTF2_CSISPDP_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_OTF2_CSISPDP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_VO_CSISPDP_QCH_ENABLE,
	QCH_CON_LHM_AST_VO_CSISPDP_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_VO_CSISPDP_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_VO_CSISPDP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_PDP_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_PDP_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_PDP_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_PDP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_OTF0_PDPCSIS_QCH_ENABLE,
	QCH_CON_LHS_AST_OTF0_PDPCSIS_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_OTF0_PDPCSIS_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_OTF0_PDPCSIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_OTF0_PDPG3AA_QCH_ENABLE,
	QCH_CON_LHS_AST_OTF0_PDPG3AA_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_OTF0_PDPG3AA_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_OTF0_PDPG3AA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_OTF0_PDPIPP_QCH_ENABLE,
	QCH_CON_LHS_AST_OTF0_PDPIPP_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_OTF0_PDPIPP_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_OTF0_PDPIPP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_OTF1_PDPCSIS_QCH_ENABLE,
	QCH_CON_LHS_AST_OTF1_PDPCSIS_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_OTF1_PDPCSIS_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_OTF1_PDPCSIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_OTF1_PDPG3AA_QCH_ENABLE,
	QCH_CON_LHS_AST_OTF1_PDPG3AA_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_OTF1_PDPG3AA_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_OTF1_PDPG3AA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_OTF1_PDPIPP_QCH_ENABLE,
	QCH_CON_LHS_AST_OTF1_PDPIPP_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_OTF1_PDPIPP_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_OTF1_PDPIPP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_OTF2_PDPCSIS_QCH_ENABLE,
	QCH_CON_LHS_AST_OTF2_PDPCSIS_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_OTF2_PDPCSIS_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_OTF2_PDPCSIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_OTF2_PDPG3AA_QCH_ENABLE,
	QCH_CON_LHS_AST_OTF2_PDPG3AA_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_OTF2_PDPG3AA_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_OTF2_PDPG3AA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_OTF2_PDPIPP_QCH_ENABLE,
	QCH_CON_LHS_AST_OTF2_PDPIPP_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_OTF2_PDPIPP_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_OTF2_PDPIPP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_VO_PDPIPP_QCH_ENABLE,
	QCH_CON_LHS_AST_VO_PDPIPP_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_VO_PDPIPP_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_VO_PDPIPP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_YOTF0_PDPG3AA_QCH_ENABLE,
	QCH_CON_LHS_AST_YOTF0_PDPG3AA_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_YOTF0_PDPG3AA_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_YOTF0_PDPG3AA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_YOTF1_PDPG3AA_QCH_ENABLE,
	QCH_CON_LHS_AST_YOTF1_PDPG3AA_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_YOTF1_PDPG3AA_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_YOTF1_PDPG3AA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D_PDPCSIS_QCH_ENABLE,
	QCH_CON_LHS_AXI_D_PDPCSIS_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D_PDPCSIS_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D_PDPCSIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D_PDPDNS_QCH_ENABLE,
	QCH_CON_LHS_AXI_D_PDPDNS_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D_PDPDNS_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D_PDPDNS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PDP_CMU_PDP_QCH_ENABLE,
	QCH_CON_PDP_CMU_PDP_QCH_CLOCK_REQ,
	QCH_CON_PDP_CMU_PDP_QCH_EXPIRE_VAL,
	QCH_CON_PDP_CMU_PDP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PDP_TOP_QCH_C2_PDP_ENABLE,
	QCH_CON_PDP_TOP_QCH_C2_PDP_CLOCK_REQ,
	QCH_CON_PDP_TOP_QCH_C2_PDP_EXPIRE_VAL,
	QCH_CON_PDP_TOP_QCH_C2_PDP_IGNORE_FORCE_PM_EN,
	QCH_CON_PDP_TOP_QCH_PDP_TOP_ENABLE,
	QCH_CON_PDP_TOP_QCH_PDP_TOP_CLOCK_REQ,
	QCH_CON_PDP_TOP_QCH_PDP_TOP_EXPIRE_VAL,
	QCH_CON_PDP_TOP_QCH_PDP_TOP_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_VRA_QCH_ENABLE,
	QCH_CON_PPMU_VRA_QCH_CLOCK_REQ,
	QCH_CON_PPMU_VRA_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_VRA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_PDP_AF0_QCH_ENABLE,
	QCH_CON_QE_PDP_AF0_QCH_CLOCK_REQ,
	QCH_CON_QE_PDP_AF0_QCH_EXPIRE_VAL,
	QCH_CON_QE_PDP_AF0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_PDP_AF1_QCH_ENABLE,
	QCH_CON_QE_PDP_AF1_QCH_CLOCK_REQ,
	QCH_CON_QE_PDP_AF1_QCH_EXPIRE_VAL,
	QCH_CON_QE_PDP_AF1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_PDP_STAT0_QCH_ENABLE,
	QCH_CON_QE_PDP_STAT0_QCH_CLOCK_REQ,
	QCH_CON_QE_PDP_STAT0_QCH_EXPIRE_VAL,
	QCH_CON_QE_PDP_STAT0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_PDP_STAT1_QCH_ENABLE,
	QCH_CON_QE_PDP_STAT1_QCH_CLOCK_REQ,
	QCH_CON_QE_PDP_STAT1_QCH_EXPIRE_VAL,
	QCH_CON_QE_PDP_STAT1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_VRA_QCH_ENABLE,
	QCH_CON_QE_VRA_QCH_CLOCK_REQ,
	QCH_CON_QE_VRA_QCH_EXPIRE_VAL,
	QCH_CON_QE_VRA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_PDP_STAT_QCH_ENABLE,
	QCH_CON_SSMT_PDP_STAT_QCH_CLOCK_REQ,
	QCH_CON_SSMT_PDP_STAT_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_PDP_STAT_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_VRA_QCH_ENABLE,
	QCH_CON_SSMT_VRA_QCH_CLOCK_REQ,
	QCH_CON_SSMT_VRA_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_VRA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_PDP_QCH_ENABLE,
	QCH_CON_SYSREG_PDP_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_PDP_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_PDP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_VRA_QCH_ENABLE,
	QCH_CON_VRA_QCH_CLOCK_REQ,
	QCH_CON_VRA_QCH_EXPIRE_VAL,
	QCH_CON_VRA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_PERIC0_QCH_ENABLE,
	QCH_CON_D_TZPC_PERIC0_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_PERIC0_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_PERIC0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPC_PERIC0_QCH_ENABLE,
	QCH_CON_GPC_PERIC0_QCH_CLOCK_REQ,
	QCH_CON_GPC_PERIC0_QCH_EXPIRE_VAL,
	QCH_CON_GPC_PERIC0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPIO_PERIC0_QCH_ENABLE,
	QCH_CON_GPIO_PERIC0_QCH_CLOCK_REQ,
	QCH_CON_GPIO_PERIC0_QCH_EXPIRE_VAL,
	QCH_CON_GPIO_PERIC0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_PERIC0_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_PERIC0_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_PERIC0_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_PERIC0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIC0_CMU_PERIC0_QCH_ENABLE,
	QCH_CON_PERIC0_CMU_PERIC0_QCH_CLOCK_REQ,
	QCH_CON_PERIC0_CMU_PERIC0_QCH_EXPIRE_VAL,
	QCH_CON_PERIC0_CMU_PERIC0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIC0_TOP0_QCH_USI1_USI_ENABLE,
	QCH_CON_PERIC0_TOP0_QCH_USI1_USI_CLOCK_REQ,
	QCH_CON_PERIC0_TOP0_QCH_USI1_USI_EXPIRE_VAL,
	QCH_CON_PERIC0_TOP0_QCH_USI1_USI_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIC0_TOP0_QCH_USI2_USI_ENABLE,
	QCH_CON_PERIC0_TOP0_QCH_USI2_USI_CLOCK_REQ,
	QCH_CON_PERIC0_TOP0_QCH_USI2_USI_EXPIRE_VAL,
	QCH_CON_PERIC0_TOP0_QCH_USI2_USI_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIC0_TOP0_QCH_USI3_USI_ENABLE,
	QCH_CON_PERIC0_TOP0_QCH_USI3_USI_CLOCK_REQ,
	QCH_CON_PERIC0_TOP0_QCH_USI3_USI_EXPIRE_VAL,
	QCH_CON_PERIC0_TOP0_QCH_USI3_USI_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIC0_TOP0_QCH_USI4_USI_ENABLE,
	QCH_CON_PERIC0_TOP0_QCH_USI4_USI_CLOCK_REQ,
	QCH_CON_PERIC0_TOP0_QCH_USI4_USI_EXPIRE_VAL,
	QCH_CON_PERIC0_TOP0_QCH_USI4_USI_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIC0_TOP0_QCH_USI5_USI_ENABLE,
	QCH_CON_PERIC0_TOP0_QCH_USI5_USI_CLOCK_REQ,
	QCH_CON_PERIC0_TOP0_QCH_USI5_USI_EXPIRE_VAL,
	QCH_CON_PERIC0_TOP0_QCH_USI5_USI_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIC0_TOP0_QCH_USI6_USI_ENABLE,
	QCH_CON_PERIC0_TOP0_QCH_USI6_USI_CLOCK_REQ,
	QCH_CON_PERIC0_TOP0_QCH_USI6_USI_EXPIRE_VAL,
	QCH_CON_PERIC0_TOP0_QCH_USI6_USI_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIC0_TOP0_QCH_I3C1_ENABLE,
	QCH_CON_PERIC0_TOP0_QCH_I3C1_CLOCK_REQ,
	QCH_CON_PERIC0_TOP0_QCH_I3C1_EXPIRE_VAL,
	QCH_CON_PERIC0_TOP0_QCH_I3C1_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIC0_TOP0_QCH_I3C2_ENABLE,
	QCH_CON_PERIC0_TOP0_QCH_I3C2_CLOCK_REQ,
	QCH_CON_PERIC0_TOP0_QCH_I3C2_EXPIRE_VAL,
	QCH_CON_PERIC0_TOP0_QCH_I3C2_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIC0_TOP0_QCH_I3C3_ENABLE,
	QCH_CON_PERIC0_TOP0_QCH_I3C3_CLOCK_REQ,
	QCH_CON_PERIC0_TOP0_QCH_I3C3_EXPIRE_VAL,
	QCH_CON_PERIC0_TOP0_QCH_I3C3_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIC0_TOP0_QCH_I3C4_ENABLE,
	QCH_CON_PERIC0_TOP0_QCH_I3C4_CLOCK_REQ,
	QCH_CON_PERIC0_TOP0_QCH_I3C4_EXPIRE_VAL,
	QCH_CON_PERIC0_TOP0_QCH_I3C4_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIC0_TOP0_QCH_I3C5_ENABLE,
	QCH_CON_PERIC0_TOP0_QCH_I3C5_CLOCK_REQ,
	QCH_CON_PERIC0_TOP0_QCH_I3C5_EXPIRE_VAL,
	QCH_CON_PERIC0_TOP0_QCH_I3C5_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIC0_TOP0_QCH_I3C6_ENABLE,
	QCH_CON_PERIC0_TOP0_QCH_I3C6_CLOCK_REQ,
	QCH_CON_PERIC0_TOP0_QCH_I3C6_EXPIRE_VAL,
	QCH_CON_PERIC0_TOP0_QCH_I3C6_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIC0_TOP0_QCH_I3C7_ENABLE,
	QCH_CON_PERIC0_TOP0_QCH_I3C7_CLOCK_REQ,
	QCH_CON_PERIC0_TOP0_QCH_I3C7_EXPIRE_VAL,
	QCH_CON_PERIC0_TOP0_QCH_I3C7_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIC0_TOP0_QCH_I3C8_ENABLE,
	QCH_CON_PERIC0_TOP0_QCH_I3C8_CLOCK_REQ,
	QCH_CON_PERIC0_TOP0_QCH_I3C8_EXPIRE_VAL,
	QCH_CON_PERIC0_TOP0_QCH_I3C8_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIC0_TOP0_QCH_USI7_USI_ENABLE,
	QCH_CON_PERIC0_TOP0_QCH_USI7_USI_CLOCK_REQ,
	QCH_CON_PERIC0_TOP0_QCH_USI7_USI_EXPIRE_VAL,
	QCH_CON_PERIC0_TOP0_QCH_USI7_USI_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIC0_TOP0_QCH_USI8_USI_ENABLE,
	QCH_CON_PERIC0_TOP0_QCH_USI8_USI_CLOCK_REQ,
	QCH_CON_PERIC0_TOP0_QCH_USI8_USI_EXPIRE_VAL,
	QCH_CON_PERIC0_TOP0_QCH_USI8_USI_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_PERIC0_TOP0_QCH_S1_ENABLE,
	DMYQCH_CON_PERIC0_TOP0_QCH_S1_CLOCK_REQ,
	DMYQCH_CON_PERIC0_TOP0_QCH_S1_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_PERIC0_TOP0_QCH_S2_ENABLE,
	DMYQCH_CON_PERIC0_TOP0_QCH_S2_CLOCK_REQ,
	DMYQCH_CON_PERIC0_TOP0_QCH_S2_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_PERIC0_TOP0_QCH_S3_ENABLE,
	DMYQCH_CON_PERIC0_TOP0_QCH_S3_CLOCK_REQ,
	DMYQCH_CON_PERIC0_TOP0_QCH_S3_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_PERIC0_TOP0_QCH_S4_ENABLE,
	DMYQCH_CON_PERIC0_TOP0_QCH_S4_CLOCK_REQ,
	DMYQCH_CON_PERIC0_TOP0_QCH_S4_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_PERIC0_TOP0_QCH_S5_ENABLE,
	DMYQCH_CON_PERIC0_TOP0_QCH_S5_CLOCK_REQ,
	DMYQCH_CON_PERIC0_TOP0_QCH_S5_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_PERIC0_TOP0_QCH_S6_ENABLE,
	DMYQCH_CON_PERIC0_TOP0_QCH_S6_CLOCK_REQ,
	DMYQCH_CON_PERIC0_TOP0_QCH_S6_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_PERIC0_TOP0_QCH_S7_ENABLE,
	DMYQCH_CON_PERIC0_TOP0_QCH_S7_CLOCK_REQ,
	DMYQCH_CON_PERIC0_TOP0_QCH_S7_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_PERIC0_TOP0_QCH_S8_ENABLE,
	DMYQCH_CON_PERIC0_TOP0_QCH_S8_CLOCK_REQ,
	DMYQCH_CON_PERIC0_TOP0_QCH_S8_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIC0_TOP1_QCH_USI0_UART_ENABLE,
	QCH_CON_PERIC0_TOP1_QCH_USI0_UART_CLOCK_REQ,
	QCH_CON_PERIC0_TOP1_QCH_USI0_UART_EXPIRE_VAL,
	QCH_CON_PERIC0_TOP1_QCH_USI0_UART_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIC0_TOP1_QCH_USI14_USI_ENABLE,
	QCH_CON_PERIC0_TOP1_QCH_USI14_USI_CLOCK_REQ,
	QCH_CON_PERIC0_TOP1_QCH_USI14_USI_EXPIRE_VAL,
	QCH_CON_PERIC0_TOP1_QCH_USI14_USI_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_PERIC0_QCH_ENABLE,
	QCH_CON_SYSREG_PERIC0_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_PERIC0_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_PERIC0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_PERIC1_QCH_ENABLE,
	QCH_CON_D_TZPC_PERIC1_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_PERIC1_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_PERIC1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPC_PERIC1_QCH_ENABLE,
	QCH_CON_GPC_PERIC1_QCH_CLOCK_REQ,
	QCH_CON_GPC_PERIC1_QCH_EXPIRE_VAL,
	QCH_CON_GPC_PERIC1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPIO_PERIC1_QCH_ENABLE,
	QCH_CON_GPIO_PERIC1_QCH_CLOCK_REQ,
	QCH_CON_GPIO_PERIC1_QCH_EXPIRE_VAL,
	QCH_CON_GPIO_PERIC1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_PERIC1_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_PERIC1_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_PERIC1_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_PERIC1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIC1_CMU_PERIC1_QCH_ENABLE,
	QCH_CON_PERIC1_CMU_PERIC1_QCH_CLOCK_REQ,
	QCH_CON_PERIC1_CMU_PERIC1_QCH_EXPIRE_VAL,
	QCH_CON_PERIC1_CMU_PERIC1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIC1_TOP0_QCH_USI0_USI_ENABLE,
	QCH_CON_PERIC1_TOP0_QCH_USI0_USI_CLOCK_REQ,
	QCH_CON_PERIC1_TOP0_QCH_USI0_USI_EXPIRE_VAL,
	QCH_CON_PERIC1_TOP0_QCH_USI0_USI_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIC1_TOP0_QCH_USI10_USI_ENABLE,
	QCH_CON_PERIC1_TOP0_QCH_USI10_USI_CLOCK_REQ,
	QCH_CON_PERIC1_TOP0_QCH_USI10_USI_EXPIRE_VAL,
	QCH_CON_PERIC1_TOP0_QCH_USI10_USI_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIC1_TOP0_QCH_USI11_USI_ENABLE,
	QCH_CON_PERIC1_TOP0_QCH_USI11_USI_CLOCK_REQ,
	QCH_CON_PERIC1_TOP0_QCH_USI11_USI_EXPIRE_VAL,
	QCH_CON_PERIC1_TOP0_QCH_USI11_USI_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIC1_TOP0_QCH_USI12_USI_ENABLE,
	QCH_CON_PERIC1_TOP0_QCH_USI12_USI_CLOCK_REQ,
	QCH_CON_PERIC1_TOP0_QCH_USI12_USI_EXPIRE_VAL,
	QCH_CON_PERIC1_TOP0_QCH_USI12_USI_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIC1_TOP0_QCH_I3C0_ENABLE,
	QCH_CON_PERIC1_TOP0_QCH_I3C0_CLOCK_REQ,
	QCH_CON_PERIC1_TOP0_QCH_I3C0_EXPIRE_VAL,
	QCH_CON_PERIC1_TOP0_QCH_I3C0_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIC1_TOP0_QCH_PWM_ENABLE,
	QCH_CON_PERIC1_TOP0_QCH_PWM_CLOCK_REQ,
	QCH_CON_PERIC1_TOP0_QCH_PWM_EXPIRE_VAL,
	QCH_CON_PERIC1_TOP0_QCH_PWM_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIC1_TOP0_QCH_USI9_USI_ENABLE,
	QCH_CON_PERIC1_TOP0_QCH_USI9_USI_CLOCK_REQ,
	QCH_CON_PERIC1_TOP0_QCH_USI9_USI_EXPIRE_VAL,
	QCH_CON_PERIC1_TOP0_QCH_USI9_USI_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIC1_TOP0_QCH_USI13_USI_ENABLE,
	QCH_CON_PERIC1_TOP0_QCH_USI13_USI_CLOCK_REQ,
	QCH_CON_PERIC1_TOP0_QCH_USI13_USI_EXPIRE_VAL,
	QCH_CON_PERIC1_TOP0_QCH_USI13_USI_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_PERIC1_TOP0_QCH_S_ENABLE,
	DMYQCH_CON_PERIC1_TOP0_QCH_S_CLOCK_REQ,
	DMYQCH_CON_PERIC1_TOP0_QCH_S_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_PERIC1_QCH_ENABLE,
	QCH_CON_SYSREG_PERIC1_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_PERIC1_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_PERIC1_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_BIS_S2D_QCH_ENABLE,
	DMYQCH_CON_BIS_S2D_QCH_CLOCK_REQ,
	DMYQCH_CON_BIS_S2D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_G_SCAN2DRAM_QCH_ENABLE,
	QCH_CON_LHM_AXI_G_SCAN2DRAM_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_G_SCAN2DRAM_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_G_SCAN2DRAM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_S2D_CMU_S2D_QCH_ENABLE,
	QCH_CON_S2D_CMU_S2D_QCH_CLOCK_REQ,
	QCH_CON_S2D_CMU_S2D_QCH_EXPIRE_VAL,
	QCH_CON_S2D_CMU_S2D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_TNR_QCH_ENABLE,
	QCH_CON_D_TZPC_TNR_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_TNR_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_TNR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPC_TNR_QCH_ENABLE,
	QCH_CON_GPC_TNR_QCH_CLOCK_REQ,
	QCH_CON_GPC_TNR_QCH_EXPIRE_VAL,
	QCH_CON_GPC_TNR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_OTF_MCSCTNR_QCH_ENABLE,
	QCH_CON_LHM_AST_OTF_MCSCTNR_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_OTF_MCSCTNR_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_OTF_MCSCTNR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_VO_DNSTNR_QCH_ENABLE,
	QCH_CON_LHM_AST_VO_DNSTNR_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_VO_DNSTNR_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_VO_DNSTNR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_TNR_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_TNR_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_TNR_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_TNR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_OTF_TNRGDC_QCH_ENABLE,
	QCH_CON_LHS_AST_OTF_TNRGDC_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_OTF_TNRGDC_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_OTF_TNRGDC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_OTF_TNRMCSC_QCH_ENABLE,
	QCH_CON_LHS_AST_OTF_TNRMCSC_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_OTF_TNRMCSC_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_OTF_TNRMCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_VO_TNRGDC_QCH_ENABLE,
	QCH_CON_LHS_AST_VO_TNRGDC_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_VO_TNRGDC_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_VO_TNRGDC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D0_TNR_QCH_ENABLE,
	QCH_CON_LHS_AXI_D0_TNR_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D0_TNR_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D0_TNR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D1_TNR_QCH_ENABLE,
	QCH_CON_LHS_AXI_D1_TNR_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D1_TNR_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D1_TNR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D2_TNR_QCH_ENABLE,
	QCH_CON_LHS_AXI_D2_TNR_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D2_TNR_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D2_TNR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D3_TNR_QCH_ENABLE,
	QCH_CON_LHS_AXI_D3_TNR_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D3_TNR_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D3_TNR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D4_TNR_QCH_ENABLE,
	QCH_CON_LHS_AXI_D4_TNR_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D4_TNR_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D4_TNR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_D0_TNR_QCH_ENABLE,
	QCH_CON_PPMU_D0_TNR_QCH_CLOCK_REQ,
	QCH_CON_PPMU_D0_TNR_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_D0_TNR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_D1_TNR_QCH_ENABLE,
	QCH_CON_PPMU_D1_TNR_QCH_CLOCK_REQ,
	QCH_CON_PPMU_D1_TNR_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_D1_TNR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_D2_TNR_QCH_ENABLE,
	QCH_CON_PPMU_D2_TNR_QCH_CLOCK_REQ,
	QCH_CON_PPMU_D2_TNR_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_D2_TNR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_D3_TNR_QCH_ENABLE,
	QCH_CON_PPMU_D3_TNR_QCH_CLOCK_REQ,
	QCH_CON_PPMU_D3_TNR_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_D3_TNR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_D4_TNR_QCH_ENABLE,
	QCH_CON_PPMU_D4_TNR_QCH_CLOCK_REQ,
	QCH_CON_PPMU_D4_TNR_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_D4_TNR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_D5_TNR_QCH_ENABLE,
	QCH_CON_PPMU_D5_TNR_QCH_CLOCK_REQ,
	QCH_CON_PPMU_D5_TNR_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_D5_TNR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_D6_TNR_QCH_ENABLE,
	QCH_CON_PPMU_D6_TNR_QCH_CLOCK_REQ,
	QCH_CON_PPMU_D6_TNR_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_D6_TNR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_D7_TNR_QCH_ENABLE,
	QCH_CON_PPMU_D7_TNR_QCH_CLOCK_REQ,
	QCH_CON_PPMU_D7_TNR_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_D7_TNR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_D0_TNR_QCH_ENABLE,
	QCH_CON_QE_D0_TNR_QCH_CLOCK_REQ,
	QCH_CON_QE_D0_TNR_QCH_EXPIRE_VAL,
	QCH_CON_QE_D0_TNR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_D1_TNR_QCH_ENABLE,
	QCH_CON_QE_D1_TNR_QCH_CLOCK_REQ,
	QCH_CON_QE_D1_TNR_QCH_EXPIRE_VAL,
	QCH_CON_QE_D1_TNR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_D5_TNR_QCH_ENABLE,
	QCH_CON_QE_D5_TNR_QCH_CLOCK_REQ,
	QCH_CON_QE_D5_TNR_QCH_EXPIRE_VAL,
	QCH_CON_QE_D5_TNR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_D6_TNR_QCH_ENABLE,
	QCH_CON_QE_D6_TNR_QCH_CLOCK_REQ,
	QCH_CON_QE_D6_TNR_QCH_EXPIRE_VAL,
	QCH_CON_QE_D6_TNR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_D7_TNR_QCH_ENABLE,
	QCH_CON_QE_D7_TNR_QCH_CLOCK_REQ,
	QCH_CON_QE_D7_TNR_QCH_EXPIRE_VAL,
	QCH_CON_QE_D7_TNR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_D0_TNR_QCH_ENABLE,
	QCH_CON_SSMT_D0_TNR_QCH_CLOCK_REQ,
	QCH_CON_SSMT_D0_TNR_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_D0_TNR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_D1_TNR_QCH_ENABLE,
	QCH_CON_SSMT_D1_TNR_QCH_CLOCK_REQ,
	QCH_CON_SSMT_D1_TNR_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_D1_TNR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_D2_TNR_QCH_ENABLE,
	QCH_CON_SSMT_D2_TNR_QCH_CLOCK_REQ,
	QCH_CON_SSMT_D2_TNR_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_D2_TNR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_D3_TNR_QCH_ENABLE,
	QCH_CON_SSMT_D3_TNR_QCH_CLOCK_REQ,
	QCH_CON_SSMT_D3_TNR_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_D3_TNR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_D4_TNR_QCH_ENABLE,
	QCH_CON_SSMT_D4_TNR_QCH_CLOCK_REQ,
	QCH_CON_SSMT_D4_TNR_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_D4_TNR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_D5_TNR_QCH_ENABLE,
	QCH_CON_SSMT_D5_TNR_QCH_CLOCK_REQ,
	QCH_CON_SSMT_D5_TNR_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_D5_TNR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_D6_TNR_QCH_ENABLE,
	QCH_CON_SSMT_D6_TNR_QCH_CLOCK_REQ,
	QCH_CON_SSMT_D6_TNR_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_D6_TNR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_D7_TNR_QCH_ENABLE,
	QCH_CON_SSMT_D7_TNR_QCH_CLOCK_REQ,
	QCH_CON_SSMT_D7_TNR_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_D7_TNR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D0_TNR_QCH_S1_ENABLE,
	QCH_CON_SYSMMU_D0_TNR_QCH_S1_CLOCK_REQ,
	QCH_CON_SYSMMU_D0_TNR_QCH_S1_EXPIRE_VAL,
	QCH_CON_SYSMMU_D0_TNR_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D0_TNR_QCH_S2_ENABLE,
	QCH_CON_SYSMMU_D0_TNR_QCH_S2_CLOCK_REQ,
	QCH_CON_SYSMMU_D0_TNR_QCH_S2_EXPIRE_VAL,
	QCH_CON_SYSMMU_D0_TNR_QCH_S2_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D1_TNR_QCH_S1_ENABLE,
	QCH_CON_SYSMMU_D1_TNR_QCH_S1_CLOCK_REQ,
	QCH_CON_SYSMMU_D1_TNR_QCH_S1_EXPIRE_VAL,
	QCH_CON_SYSMMU_D1_TNR_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D1_TNR_QCH_S2_ENABLE,
	QCH_CON_SYSMMU_D1_TNR_QCH_S2_CLOCK_REQ,
	QCH_CON_SYSMMU_D1_TNR_QCH_S2_EXPIRE_VAL,
	QCH_CON_SYSMMU_D1_TNR_QCH_S2_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D2_TNR_QCH_S2_ENABLE,
	QCH_CON_SYSMMU_D2_TNR_QCH_S2_CLOCK_REQ,
	QCH_CON_SYSMMU_D2_TNR_QCH_S2_EXPIRE_VAL,
	QCH_CON_SYSMMU_D2_TNR_QCH_S2_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D2_TNR_QCH_S1_ENABLE,
	QCH_CON_SYSMMU_D2_TNR_QCH_S1_CLOCK_REQ,
	QCH_CON_SYSMMU_D2_TNR_QCH_S1_EXPIRE_VAL,
	QCH_CON_SYSMMU_D2_TNR_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D3_TNR_QCH_S2_ENABLE,
	QCH_CON_SYSMMU_D3_TNR_QCH_S2_CLOCK_REQ,
	QCH_CON_SYSMMU_D3_TNR_QCH_S2_EXPIRE_VAL,
	QCH_CON_SYSMMU_D3_TNR_QCH_S2_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D3_TNR_QCH_S1_ENABLE,
	QCH_CON_SYSMMU_D3_TNR_QCH_S1_CLOCK_REQ,
	QCH_CON_SYSMMU_D3_TNR_QCH_S1_EXPIRE_VAL,
	QCH_CON_SYSMMU_D3_TNR_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D4_TNR_QCH_S1_ENABLE,
	QCH_CON_SYSMMU_D4_TNR_QCH_S1_CLOCK_REQ,
	QCH_CON_SYSMMU_D4_TNR_QCH_S1_EXPIRE_VAL,
	QCH_CON_SYSMMU_D4_TNR_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D4_TNR_QCH_S2_ENABLE,
	QCH_CON_SYSMMU_D4_TNR_QCH_S2_CLOCK_REQ,
	QCH_CON_SYSMMU_D4_TNR_QCH_S2_EXPIRE_VAL,
	QCH_CON_SYSMMU_D4_TNR_QCH_S2_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_TNR_QCH_ENABLE,
	QCH_CON_SYSREG_TNR_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_TNR_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_TNR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_TNR_QCH_C2_ENABLE,
	QCH_CON_TNR_QCH_C2_CLOCK_REQ,
	QCH_CON_TNR_QCH_C2_EXPIRE_VAL,
	QCH_CON_TNR_QCH_C2_IGNORE_FORCE_PM_EN,
	QCH_CON_TNR_QCH_ACLK_ENABLE,
	QCH_CON_TNR_QCH_ACLK_CLOCK_REQ,
	QCH_CON_TNR_QCH_ACLK_EXPIRE_VAL,
	QCH_CON_TNR_QCH_ACLK_IGNORE_FORCE_PM_EN,
	QCH_CON_TNR_CMU_TNR_QCH_ENABLE,
	QCH_CON_TNR_CMU_TNR_QCH_CLOCK_REQ,
	QCH_CON_TNR_CMU_TNR_QCH_EXPIRE_VAL,
	QCH_CON_TNR_CMU_TNR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_BUSIF_HPMTPU_QCH_ENABLE,
	QCH_CON_BUSIF_HPMTPU_QCH_CLOCK_REQ,
	QCH_CON_BUSIF_HPMTPU_QCH_EXPIRE_VAL,
	QCH_CON_BUSIF_HPMTPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_TPU_QCH_ENABLE,
	QCH_CON_D_TZPC_TPU_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_TPU_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_TPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPC_TPU_QCH_ENABLE,
	QCH_CON_GPC_TPU_QCH_CLOCK_REQ,
	QCH_CON_GPC_TPU_QCH_EXPIRE_VAL,
	QCH_CON_GPC_TPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_ATB_INT_T0_TPU_QCH_ENABLE,
	QCH_CON_LHM_ATB_INT_T0_TPU_QCH_CLOCK_REQ,
	QCH_CON_LHM_ATB_INT_T0_TPU_QCH_EXPIRE_VAL,
	QCH_CON_LHM_ATB_INT_T0_TPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_ATB_INT_T1_TPU_QCH_ENABLE,
	QCH_CON_LHM_ATB_INT_T1_TPU_QCH_CLOCK_REQ,
	QCH_CON_LHM_ATB_INT_T1_TPU_QCH_EXPIRE_VAL,
	QCH_CON_LHM_ATB_INT_T1_TPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_TPU_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_TPU_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_TPU_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_TPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_ATB_INT_T0_TPU_QCH_ENABLE,
	QCH_CON_LHS_ATB_INT_T0_TPU_QCH_CLOCK_REQ,
	QCH_CON_LHS_ATB_INT_T0_TPU_QCH_EXPIRE_VAL,
	QCH_CON_LHS_ATB_INT_T0_TPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_ATB_INT_T1_TPU_QCH_ENABLE,
	QCH_CON_LHS_ATB_INT_T1_TPU_QCH_CLOCK_REQ,
	QCH_CON_LHS_ATB_INT_T1_TPU_QCH_EXPIRE_VAL,
	QCH_CON_LHS_ATB_INT_T1_TPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_ATB_T0_TPUCPUCL0_QCH_ENABLE,
	QCH_CON_LHS_ATB_T0_TPUCPUCL0_QCH_CLOCK_REQ,
	QCH_CON_LHS_ATB_T0_TPUCPUCL0_QCH_EXPIRE_VAL,
	QCH_CON_LHS_ATB_T0_TPUCPUCL0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_ATB_T1_TPUCPUCL0_QCH_ENABLE,
	QCH_CON_LHS_ATB_T1_TPUCPUCL0_QCH_CLOCK_REQ,
	QCH_CON_LHS_ATB_T1_TPUCPUCL0_QCH_EXPIRE_VAL,
	QCH_CON_LHS_ATB_T1_TPUCPUCL0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D_TPU_QCH_ENABLE,
	QCH_CON_LHS_AXI_D_TPU_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D_TPU_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D_TPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_TPU_QCH_ENABLE,
	QCH_CON_PPMU_TPU_QCH_CLOCK_REQ,
	QCH_CON_PPMU_TPU_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_TPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_RSTNSYNC_CLK_TPU_DD_QCH_ENABLE,
	QCH_CON_RSTNSYNC_CLK_TPU_DD_QCH_CLOCK_REQ,
	QCH_CON_RSTNSYNC_CLK_TPU_DD_QCH_EXPIRE_VAL,
	QCH_CON_RSTNSYNC_CLK_TPU_DD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_TPU_QCH_ENABLE,
	QCH_CON_SSMT_TPU_QCH_CLOCK_REQ,
	QCH_CON_SSMT_TPU_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_TPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_TPU_QCH_S1_ENABLE,
	QCH_CON_SYSMMU_TPU_QCH_S1_CLOCK_REQ,
	QCH_CON_SYSMMU_TPU_QCH_S1_EXPIRE_VAL,
	QCH_CON_SYSMMU_TPU_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_TPU_QCH_S2_ENABLE,
	QCH_CON_SYSMMU_TPU_QCH_S2_CLOCK_REQ,
	QCH_CON_SYSMMU_TPU_QCH_S2_EXPIRE_VAL,
	QCH_CON_SYSMMU_TPU_QCH_S2_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_TPU_QCH_ENABLE,
	QCH_CON_SYSREG_TPU_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_TPU_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_TPU_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_TPU_QCH_ENABLE,
	DMYQCH_CON_TPU_QCH_CLOCK_REQ,
	DMYQCH_CON_TPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_TPU_CMU_TPU_QCH_ENABLE,
	QCH_CON_TPU_CMU_TPU_QCH_CLOCK_REQ,
	QCH_CON_TPU_CMU_TPU_QCH_EXPIRE_VAL,
	QCH_CON_TPU_CMU_TPU_QCH_IGNORE_FORCE_PM_EN,
	AOC_CMU_AOC_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	AOC_CMU_AOC_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	APM_CMU_APM_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	APM_CMU_APM_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	BO_CMU_BO_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	BO_CMU_BO_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	BUS0_CMU_BUS0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	BUS0_CMU_BUS0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	BUS1_CMU_BUS1_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	BUS1_CMU_BUS1_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	BUS2_CMU_BUS2_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	BUS2_CMU_BUS2_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	CMU_CMU_TOP_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	CMU_CMU_TOP_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	CORE_CMU_CORE_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	CORE_CMU_CORE_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	CORE_EMBEDDED_CMU_CORE_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	CORE_EMBEDDED_CMU_CORE_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	CORE_EMBEDDED_CMU_CORE1_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	CORE_EMBEDDED_CMU_CORE1_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	CORE_EMBEDDED_CMU_CORE2_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	CORE_EMBEDDED_CMU_CORE2_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	CORE_EMBEDDED_CMU_CORE3_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	CORE_EMBEDDED_CMU_CORE3_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	CPUCL0_CMU_CPUCL0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	CPUCL0_CMU_CPUCL0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	CPUCL0_EMBEDDED_CMU_CPUCL0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	CPUCL0_EMBEDDED_CMU_CPUCL0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	CPUCL1_CMU_CPUCL1_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	CPUCL1_CMU_CPUCL1_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	CPUCL2_CMU_CPUCL2_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	CPUCL2_CMU_CPUCL2_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	CSIS_CMU_CSIS_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	CSIS_CMU_CSIS_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	DISP_CMU_DISP_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	DISP_CMU_DISP_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	DNS_CMU_DNS_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	DNS_CMU_DNS_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	DPU_CMU_DPU_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	DPU_CMU_DPU_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	EH_CMU_EH_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	EH_CMU_EH_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	G2D_CMU_G2D_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	G2D_CMU_G2D_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	G3AA_CMU_G3AA_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	G3AA_CMU_G3AA_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	G3D_CMU_G3D_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	G3D_CMU_G3D_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	G3D_EMBEDDED_CMU_G3D_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	G3D_EMBEDDED_CMU_G3D_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	GDC_CMU_GDC_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	GDC_CMU_GDC_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	HSI0_CMU_HSI0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	HSI0_CMU_HSI0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	HSI1_CMU_HSI1_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	HSI1_CMU_HSI1_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	HSI2_CMU_HSI2_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	HSI2_CMU_HSI2_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	IPP_CMU_IPP_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	IPP_CMU_IPP_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	ITP_CMU_ITP_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	ITP_CMU_ITP_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	MCSC_CMU_MCSC_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	MCSC_CMU_MCSC_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	MFC_CMU_MFC_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	MFC_CMU_MFC_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	MIF_CMU_MIF_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	MIF_CMU_MIF_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	MISC_CMU_MISC_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	MISC_CMU_MISC_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	PDP_CMU_PDP_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	PDP_CMU_PDP_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	PERIC0_CMU_PERIC0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	PERIC0_CMU_PERIC0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	PERIC1_CMU_PERIC1_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	PERIC1_CMU_PERIC1_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	S2D_CMU_S2D_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	S2D_CMU_S2D_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	TNR_CMU_TNR_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	TNR_CMU_TNR_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	TPU_CMU_TPU_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	TPU_CMU_TPU_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	end_of_sfr_access,
	num_of_sfr_access = end_of_sfr_access - SFR_ACCESS_TYPE,
};

#endif
