
ynotag.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011184  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000f38  08011240  08011240  00012240  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08012178  08012178  00014b7c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08012178  08012178  00013178  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08012180  08012180  00014b7c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08012180  08012180  00013180  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08012184  08012184  00013184  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000b7c  20000000  08012188  00014000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000013e4  20000b7c  08012d04  00014b7c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001f60  08012d04  00014f60  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00014b7c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001cb52  00000000  00000000  00014ba4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003a02  00000000  00000000  000316f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001a68  00000000  00000000  000350f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001568  00000000  00000000  00036b60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002034d  00000000  00000000  000380c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000202b1  00000000  00000000  00058415  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cbd57  00000000  00000000  000786c6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0014441d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007974  00000000  00000000  00144460  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000085  00000000  00000000  0014bdd4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000b7c 	.word	0x20000b7c
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08011228 	.word	0x08011228

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000b80 	.word	0x20000b80
 8000100:	08011228 	.word	0x08011228

08000104 <strcmp>:
 8000104:	7802      	ldrb	r2, [r0, #0]
 8000106:	780b      	ldrb	r3, [r1, #0]
 8000108:	2a00      	cmp	r2, #0
 800010a:	d003      	beq.n	8000114 <strcmp+0x10>
 800010c:	3001      	adds	r0, #1
 800010e:	3101      	adds	r1, #1
 8000110:	429a      	cmp	r2, r3
 8000112:	d0f7      	beq.n	8000104 <strcmp>
 8000114:	1ad0      	subs	r0, r2, r3
 8000116:	4770      	bx	lr

08000118 <strlen>:
 8000118:	2300      	movs	r3, #0
 800011a:	5cc2      	ldrb	r2, [r0, r3]
 800011c:	3301      	adds	r3, #1
 800011e:	2a00      	cmp	r2, #0
 8000120:	d1fb      	bne.n	800011a <strlen+0x2>
 8000122:	1e58      	subs	r0, r3, #1
 8000124:	4770      	bx	lr
	...

08000128 <__gnu_thumb1_case_uqi>:
 8000128:	b402      	push	{r1}
 800012a:	4671      	mov	r1, lr
 800012c:	0849      	lsrs	r1, r1, #1
 800012e:	0049      	lsls	r1, r1, #1
 8000130:	5c09      	ldrb	r1, [r1, r0]
 8000132:	0049      	lsls	r1, r1, #1
 8000134:	448e      	add	lr, r1
 8000136:	bc02      	pop	{r1}
 8000138:	4770      	bx	lr
 800013a:	46c0      	nop			@ (mov r8, r8)

0800013c <__gnu_thumb1_case_shi>:
 800013c:	b403      	push	{r0, r1}
 800013e:	4671      	mov	r1, lr
 8000140:	0849      	lsrs	r1, r1, #1
 8000142:	0040      	lsls	r0, r0, #1
 8000144:	0049      	lsls	r1, r1, #1
 8000146:	5e09      	ldrsh	r1, [r1, r0]
 8000148:	0049      	lsls	r1, r1, #1
 800014a:	448e      	add	lr, r1
 800014c:	bc03      	pop	{r0, r1}
 800014e:	4770      	bx	lr

08000150 <__udivsi3>:
 8000150:	2200      	movs	r2, #0
 8000152:	0843      	lsrs	r3, r0, #1
 8000154:	428b      	cmp	r3, r1
 8000156:	d374      	bcc.n	8000242 <__udivsi3+0xf2>
 8000158:	0903      	lsrs	r3, r0, #4
 800015a:	428b      	cmp	r3, r1
 800015c:	d35f      	bcc.n	800021e <__udivsi3+0xce>
 800015e:	0a03      	lsrs	r3, r0, #8
 8000160:	428b      	cmp	r3, r1
 8000162:	d344      	bcc.n	80001ee <__udivsi3+0x9e>
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d328      	bcc.n	80001bc <__udivsi3+0x6c>
 800016a:	0c03      	lsrs	r3, r0, #16
 800016c:	428b      	cmp	r3, r1
 800016e:	d30d      	bcc.n	800018c <__udivsi3+0x3c>
 8000170:	22ff      	movs	r2, #255	@ 0xff
 8000172:	0209      	lsls	r1, r1, #8
 8000174:	ba12      	rev	r2, r2
 8000176:	0c03      	lsrs	r3, r0, #16
 8000178:	428b      	cmp	r3, r1
 800017a:	d302      	bcc.n	8000182 <__udivsi3+0x32>
 800017c:	1212      	asrs	r2, r2, #8
 800017e:	0209      	lsls	r1, r1, #8
 8000180:	d065      	beq.n	800024e <__udivsi3+0xfe>
 8000182:	0b03      	lsrs	r3, r0, #12
 8000184:	428b      	cmp	r3, r1
 8000186:	d319      	bcc.n	80001bc <__udivsi3+0x6c>
 8000188:	e000      	b.n	800018c <__udivsi3+0x3c>
 800018a:	0a09      	lsrs	r1, r1, #8
 800018c:	0bc3      	lsrs	r3, r0, #15
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x46>
 8000192:	03cb      	lsls	r3, r1, #15
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0b83      	lsrs	r3, r0, #14
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x52>
 800019e:	038b      	lsls	r3, r1, #14
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0b43      	lsrs	r3, r0, #13
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x5e>
 80001aa:	034b      	lsls	r3, r1, #13
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0b03      	lsrs	r3, r0, #12
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x6a>
 80001b6:	030b      	lsls	r3, r1, #12
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0ac3      	lsrs	r3, r0, #11
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x76>
 80001c2:	02cb      	lsls	r3, r1, #11
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	0a83      	lsrs	r3, r0, #10
 80001ca:	428b      	cmp	r3, r1
 80001cc:	d301      	bcc.n	80001d2 <__udivsi3+0x82>
 80001ce:	028b      	lsls	r3, r1, #10
 80001d0:	1ac0      	subs	r0, r0, r3
 80001d2:	4152      	adcs	r2, r2
 80001d4:	0a43      	lsrs	r3, r0, #9
 80001d6:	428b      	cmp	r3, r1
 80001d8:	d301      	bcc.n	80001de <__udivsi3+0x8e>
 80001da:	024b      	lsls	r3, r1, #9
 80001dc:	1ac0      	subs	r0, r0, r3
 80001de:	4152      	adcs	r2, r2
 80001e0:	0a03      	lsrs	r3, r0, #8
 80001e2:	428b      	cmp	r3, r1
 80001e4:	d301      	bcc.n	80001ea <__udivsi3+0x9a>
 80001e6:	020b      	lsls	r3, r1, #8
 80001e8:	1ac0      	subs	r0, r0, r3
 80001ea:	4152      	adcs	r2, r2
 80001ec:	d2cd      	bcs.n	800018a <__udivsi3+0x3a>
 80001ee:	09c3      	lsrs	r3, r0, #7
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xa8>
 80001f4:	01cb      	lsls	r3, r1, #7
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	0983      	lsrs	r3, r0, #6
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xb4>
 8000200:	018b      	lsls	r3, r1, #6
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0943      	lsrs	r3, r0, #5
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xc0>
 800020c:	014b      	lsls	r3, r1, #5
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0903      	lsrs	r3, r0, #4
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xcc>
 8000218:	010b      	lsls	r3, r1, #4
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	08c3      	lsrs	r3, r0, #3
 8000220:	428b      	cmp	r3, r1
 8000222:	d301      	bcc.n	8000228 <__udivsi3+0xd8>
 8000224:	00cb      	lsls	r3, r1, #3
 8000226:	1ac0      	subs	r0, r0, r3
 8000228:	4152      	adcs	r2, r2
 800022a:	0883      	lsrs	r3, r0, #2
 800022c:	428b      	cmp	r3, r1
 800022e:	d301      	bcc.n	8000234 <__udivsi3+0xe4>
 8000230:	008b      	lsls	r3, r1, #2
 8000232:	1ac0      	subs	r0, r0, r3
 8000234:	4152      	adcs	r2, r2
 8000236:	0843      	lsrs	r3, r0, #1
 8000238:	428b      	cmp	r3, r1
 800023a:	d301      	bcc.n	8000240 <__udivsi3+0xf0>
 800023c:	004b      	lsls	r3, r1, #1
 800023e:	1ac0      	subs	r0, r0, r3
 8000240:	4152      	adcs	r2, r2
 8000242:	1a41      	subs	r1, r0, r1
 8000244:	d200      	bcs.n	8000248 <__udivsi3+0xf8>
 8000246:	4601      	mov	r1, r0
 8000248:	4152      	adcs	r2, r2
 800024a:	4610      	mov	r0, r2
 800024c:	4770      	bx	lr
 800024e:	e7ff      	b.n	8000250 <__udivsi3+0x100>
 8000250:	b501      	push	{r0, lr}
 8000252:	2000      	movs	r0, #0
 8000254:	f000 f8f0 	bl	8000438 <__aeabi_idiv0>
 8000258:	bd02      	pop	{r1, pc}
 800025a:	46c0      	nop			@ (mov r8, r8)

0800025c <__aeabi_uidivmod>:
 800025c:	2900      	cmp	r1, #0
 800025e:	d0f7      	beq.n	8000250 <__udivsi3+0x100>
 8000260:	e776      	b.n	8000150 <__udivsi3>
 8000262:	4770      	bx	lr

08000264 <__divsi3>:
 8000264:	4603      	mov	r3, r0
 8000266:	430b      	orrs	r3, r1
 8000268:	d47f      	bmi.n	800036a <__divsi3+0x106>
 800026a:	2200      	movs	r2, #0
 800026c:	0843      	lsrs	r3, r0, #1
 800026e:	428b      	cmp	r3, r1
 8000270:	d374      	bcc.n	800035c <__divsi3+0xf8>
 8000272:	0903      	lsrs	r3, r0, #4
 8000274:	428b      	cmp	r3, r1
 8000276:	d35f      	bcc.n	8000338 <__divsi3+0xd4>
 8000278:	0a03      	lsrs	r3, r0, #8
 800027a:	428b      	cmp	r3, r1
 800027c:	d344      	bcc.n	8000308 <__divsi3+0xa4>
 800027e:	0b03      	lsrs	r3, r0, #12
 8000280:	428b      	cmp	r3, r1
 8000282:	d328      	bcc.n	80002d6 <__divsi3+0x72>
 8000284:	0c03      	lsrs	r3, r0, #16
 8000286:	428b      	cmp	r3, r1
 8000288:	d30d      	bcc.n	80002a6 <__divsi3+0x42>
 800028a:	22ff      	movs	r2, #255	@ 0xff
 800028c:	0209      	lsls	r1, r1, #8
 800028e:	ba12      	rev	r2, r2
 8000290:	0c03      	lsrs	r3, r0, #16
 8000292:	428b      	cmp	r3, r1
 8000294:	d302      	bcc.n	800029c <__divsi3+0x38>
 8000296:	1212      	asrs	r2, r2, #8
 8000298:	0209      	lsls	r1, r1, #8
 800029a:	d065      	beq.n	8000368 <__divsi3+0x104>
 800029c:	0b03      	lsrs	r3, r0, #12
 800029e:	428b      	cmp	r3, r1
 80002a0:	d319      	bcc.n	80002d6 <__divsi3+0x72>
 80002a2:	e000      	b.n	80002a6 <__divsi3+0x42>
 80002a4:	0a09      	lsrs	r1, r1, #8
 80002a6:	0bc3      	lsrs	r3, r0, #15
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x4c>
 80002ac:	03cb      	lsls	r3, r1, #15
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0b83      	lsrs	r3, r0, #14
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0x58>
 80002b8:	038b      	lsls	r3, r1, #14
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	0b43      	lsrs	r3, r0, #13
 80002c0:	428b      	cmp	r3, r1
 80002c2:	d301      	bcc.n	80002c8 <__divsi3+0x64>
 80002c4:	034b      	lsls	r3, r1, #13
 80002c6:	1ac0      	subs	r0, r0, r3
 80002c8:	4152      	adcs	r2, r2
 80002ca:	0b03      	lsrs	r3, r0, #12
 80002cc:	428b      	cmp	r3, r1
 80002ce:	d301      	bcc.n	80002d4 <__divsi3+0x70>
 80002d0:	030b      	lsls	r3, r1, #12
 80002d2:	1ac0      	subs	r0, r0, r3
 80002d4:	4152      	adcs	r2, r2
 80002d6:	0ac3      	lsrs	r3, r0, #11
 80002d8:	428b      	cmp	r3, r1
 80002da:	d301      	bcc.n	80002e0 <__divsi3+0x7c>
 80002dc:	02cb      	lsls	r3, r1, #11
 80002de:	1ac0      	subs	r0, r0, r3
 80002e0:	4152      	adcs	r2, r2
 80002e2:	0a83      	lsrs	r3, r0, #10
 80002e4:	428b      	cmp	r3, r1
 80002e6:	d301      	bcc.n	80002ec <__divsi3+0x88>
 80002e8:	028b      	lsls	r3, r1, #10
 80002ea:	1ac0      	subs	r0, r0, r3
 80002ec:	4152      	adcs	r2, r2
 80002ee:	0a43      	lsrs	r3, r0, #9
 80002f0:	428b      	cmp	r3, r1
 80002f2:	d301      	bcc.n	80002f8 <__divsi3+0x94>
 80002f4:	024b      	lsls	r3, r1, #9
 80002f6:	1ac0      	subs	r0, r0, r3
 80002f8:	4152      	adcs	r2, r2
 80002fa:	0a03      	lsrs	r3, r0, #8
 80002fc:	428b      	cmp	r3, r1
 80002fe:	d301      	bcc.n	8000304 <__divsi3+0xa0>
 8000300:	020b      	lsls	r3, r1, #8
 8000302:	1ac0      	subs	r0, r0, r3
 8000304:	4152      	adcs	r2, r2
 8000306:	d2cd      	bcs.n	80002a4 <__divsi3+0x40>
 8000308:	09c3      	lsrs	r3, r0, #7
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xae>
 800030e:	01cb      	lsls	r3, r1, #7
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	0983      	lsrs	r3, r0, #6
 8000316:	428b      	cmp	r3, r1
 8000318:	d301      	bcc.n	800031e <__divsi3+0xba>
 800031a:	018b      	lsls	r3, r1, #6
 800031c:	1ac0      	subs	r0, r0, r3
 800031e:	4152      	adcs	r2, r2
 8000320:	0943      	lsrs	r3, r0, #5
 8000322:	428b      	cmp	r3, r1
 8000324:	d301      	bcc.n	800032a <__divsi3+0xc6>
 8000326:	014b      	lsls	r3, r1, #5
 8000328:	1ac0      	subs	r0, r0, r3
 800032a:	4152      	adcs	r2, r2
 800032c:	0903      	lsrs	r3, r0, #4
 800032e:	428b      	cmp	r3, r1
 8000330:	d301      	bcc.n	8000336 <__divsi3+0xd2>
 8000332:	010b      	lsls	r3, r1, #4
 8000334:	1ac0      	subs	r0, r0, r3
 8000336:	4152      	adcs	r2, r2
 8000338:	08c3      	lsrs	r3, r0, #3
 800033a:	428b      	cmp	r3, r1
 800033c:	d301      	bcc.n	8000342 <__divsi3+0xde>
 800033e:	00cb      	lsls	r3, r1, #3
 8000340:	1ac0      	subs	r0, r0, r3
 8000342:	4152      	adcs	r2, r2
 8000344:	0883      	lsrs	r3, r0, #2
 8000346:	428b      	cmp	r3, r1
 8000348:	d301      	bcc.n	800034e <__divsi3+0xea>
 800034a:	008b      	lsls	r3, r1, #2
 800034c:	1ac0      	subs	r0, r0, r3
 800034e:	4152      	adcs	r2, r2
 8000350:	0843      	lsrs	r3, r0, #1
 8000352:	428b      	cmp	r3, r1
 8000354:	d301      	bcc.n	800035a <__divsi3+0xf6>
 8000356:	004b      	lsls	r3, r1, #1
 8000358:	1ac0      	subs	r0, r0, r3
 800035a:	4152      	adcs	r2, r2
 800035c:	1a41      	subs	r1, r0, r1
 800035e:	d200      	bcs.n	8000362 <__divsi3+0xfe>
 8000360:	4601      	mov	r1, r0
 8000362:	4152      	adcs	r2, r2
 8000364:	4610      	mov	r0, r2
 8000366:	4770      	bx	lr
 8000368:	e05d      	b.n	8000426 <__divsi3+0x1c2>
 800036a:	0fca      	lsrs	r2, r1, #31
 800036c:	d000      	beq.n	8000370 <__divsi3+0x10c>
 800036e:	4249      	negs	r1, r1
 8000370:	1003      	asrs	r3, r0, #32
 8000372:	d300      	bcc.n	8000376 <__divsi3+0x112>
 8000374:	4240      	negs	r0, r0
 8000376:	4053      	eors	r3, r2
 8000378:	2200      	movs	r2, #0
 800037a:	469c      	mov	ip, r3
 800037c:	0903      	lsrs	r3, r0, #4
 800037e:	428b      	cmp	r3, r1
 8000380:	d32d      	bcc.n	80003de <__divsi3+0x17a>
 8000382:	0a03      	lsrs	r3, r0, #8
 8000384:	428b      	cmp	r3, r1
 8000386:	d312      	bcc.n	80003ae <__divsi3+0x14a>
 8000388:	22fc      	movs	r2, #252	@ 0xfc
 800038a:	0189      	lsls	r1, r1, #6
 800038c:	ba12      	rev	r2, r2
 800038e:	0a03      	lsrs	r3, r0, #8
 8000390:	428b      	cmp	r3, r1
 8000392:	d30c      	bcc.n	80003ae <__divsi3+0x14a>
 8000394:	0189      	lsls	r1, r1, #6
 8000396:	1192      	asrs	r2, r2, #6
 8000398:	428b      	cmp	r3, r1
 800039a:	d308      	bcc.n	80003ae <__divsi3+0x14a>
 800039c:	0189      	lsls	r1, r1, #6
 800039e:	1192      	asrs	r2, r2, #6
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d304      	bcc.n	80003ae <__divsi3+0x14a>
 80003a4:	0189      	lsls	r1, r1, #6
 80003a6:	d03a      	beq.n	800041e <__divsi3+0x1ba>
 80003a8:	1192      	asrs	r2, r2, #6
 80003aa:	e000      	b.n	80003ae <__divsi3+0x14a>
 80003ac:	0989      	lsrs	r1, r1, #6
 80003ae:	09c3      	lsrs	r3, r0, #7
 80003b0:	428b      	cmp	r3, r1
 80003b2:	d301      	bcc.n	80003b8 <__divsi3+0x154>
 80003b4:	01cb      	lsls	r3, r1, #7
 80003b6:	1ac0      	subs	r0, r0, r3
 80003b8:	4152      	adcs	r2, r2
 80003ba:	0983      	lsrs	r3, r0, #6
 80003bc:	428b      	cmp	r3, r1
 80003be:	d301      	bcc.n	80003c4 <__divsi3+0x160>
 80003c0:	018b      	lsls	r3, r1, #6
 80003c2:	1ac0      	subs	r0, r0, r3
 80003c4:	4152      	adcs	r2, r2
 80003c6:	0943      	lsrs	r3, r0, #5
 80003c8:	428b      	cmp	r3, r1
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x16c>
 80003cc:	014b      	lsls	r3, r1, #5
 80003ce:	1ac0      	subs	r0, r0, r3
 80003d0:	4152      	adcs	r2, r2
 80003d2:	0903      	lsrs	r3, r0, #4
 80003d4:	428b      	cmp	r3, r1
 80003d6:	d301      	bcc.n	80003dc <__divsi3+0x178>
 80003d8:	010b      	lsls	r3, r1, #4
 80003da:	1ac0      	subs	r0, r0, r3
 80003dc:	4152      	adcs	r2, r2
 80003de:	08c3      	lsrs	r3, r0, #3
 80003e0:	428b      	cmp	r3, r1
 80003e2:	d301      	bcc.n	80003e8 <__divsi3+0x184>
 80003e4:	00cb      	lsls	r3, r1, #3
 80003e6:	1ac0      	subs	r0, r0, r3
 80003e8:	4152      	adcs	r2, r2
 80003ea:	0883      	lsrs	r3, r0, #2
 80003ec:	428b      	cmp	r3, r1
 80003ee:	d301      	bcc.n	80003f4 <__divsi3+0x190>
 80003f0:	008b      	lsls	r3, r1, #2
 80003f2:	1ac0      	subs	r0, r0, r3
 80003f4:	4152      	adcs	r2, r2
 80003f6:	d2d9      	bcs.n	80003ac <__divsi3+0x148>
 80003f8:	0843      	lsrs	r3, r0, #1
 80003fa:	428b      	cmp	r3, r1
 80003fc:	d301      	bcc.n	8000402 <__divsi3+0x19e>
 80003fe:	004b      	lsls	r3, r1, #1
 8000400:	1ac0      	subs	r0, r0, r3
 8000402:	4152      	adcs	r2, r2
 8000404:	1a41      	subs	r1, r0, r1
 8000406:	d200      	bcs.n	800040a <__divsi3+0x1a6>
 8000408:	4601      	mov	r1, r0
 800040a:	4663      	mov	r3, ip
 800040c:	4152      	adcs	r2, r2
 800040e:	105b      	asrs	r3, r3, #1
 8000410:	4610      	mov	r0, r2
 8000412:	d301      	bcc.n	8000418 <__divsi3+0x1b4>
 8000414:	4240      	negs	r0, r0
 8000416:	2b00      	cmp	r3, #0
 8000418:	d500      	bpl.n	800041c <__divsi3+0x1b8>
 800041a:	4249      	negs	r1, r1
 800041c:	4770      	bx	lr
 800041e:	4663      	mov	r3, ip
 8000420:	105b      	asrs	r3, r3, #1
 8000422:	d300      	bcc.n	8000426 <__divsi3+0x1c2>
 8000424:	4240      	negs	r0, r0
 8000426:	b501      	push	{r0, lr}
 8000428:	2000      	movs	r0, #0
 800042a:	f000 f805 	bl	8000438 <__aeabi_idiv0>
 800042e:	bd02      	pop	{r1, pc}

08000430 <__aeabi_idivmod>:
 8000430:	2900      	cmp	r1, #0
 8000432:	d0f8      	beq.n	8000426 <__divsi3+0x1c2>
 8000434:	e716      	b.n	8000264 <__divsi3>
 8000436:	4770      	bx	lr

08000438 <__aeabi_idiv0>:
 8000438:	4770      	bx	lr
 800043a:	46c0      	nop			@ (mov r8, r8)

0800043c <__aeabi_cdrcmple>:
 800043c:	4684      	mov	ip, r0
 800043e:	0010      	movs	r0, r2
 8000440:	4662      	mov	r2, ip
 8000442:	468c      	mov	ip, r1
 8000444:	0019      	movs	r1, r3
 8000446:	4663      	mov	r3, ip
 8000448:	e000      	b.n	800044c <__aeabi_cdcmpeq>
 800044a:	46c0      	nop			@ (mov r8, r8)

0800044c <__aeabi_cdcmpeq>:
 800044c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800044e:	f002 f9d3 	bl	80027f8 <__ledf2>
 8000452:	2800      	cmp	r0, #0
 8000454:	d401      	bmi.n	800045a <__aeabi_cdcmpeq+0xe>
 8000456:	2100      	movs	r1, #0
 8000458:	42c8      	cmn	r0, r1
 800045a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800045c <__aeabi_dcmpeq>:
 800045c:	b510      	push	{r4, lr}
 800045e:	f002 f917 	bl	8002690 <__eqdf2>
 8000462:	4240      	negs	r0, r0
 8000464:	3001      	adds	r0, #1
 8000466:	bd10      	pop	{r4, pc}

08000468 <__aeabi_dcmplt>:
 8000468:	b510      	push	{r4, lr}
 800046a:	f002 f9c5 	bl	80027f8 <__ledf2>
 800046e:	2800      	cmp	r0, #0
 8000470:	db01      	blt.n	8000476 <__aeabi_dcmplt+0xe>
 8000472:	2000      	movs	r0, #0
 8000474:	bd10      	pop	{r4, pc}
 8000476:	2001      	movs	r0, #1
 8000478:	bd10      	pop	{r4, pc}
 800047a:	46c0      	nop			@ (mov r8, r8)

0800047c <__aeabi_dcmple>:
 800047c:	b510      	push	{r4, lr}
 800047e:	f002 f9bb 	bl	80027f8 <__ledf2>
 8000482:	2800      	cmp	r0, #0
 8000484:	dd01      	ble.n	800048a <__aeabi_dcmple+0xe>
 8000486:	2000      	movs	r0, #0
 8000488:	bd10      	pop	{r4, pc}
 800048a:	2001      	movs	r0, #1
 800048c:	bd10      	pop	{r4, pc}
 800048e:	46c0      	nop			@ (mov r8, r8)

08000490 <__aeabi_dcmpgt>:
 8000490:	b510      	push	{r4, lr}
 8000492:	f002 f941 	bl	8002718 <__gedf2>
 8000496:	2800      	cmp	r0, #0
 8000498:	dc01      	bgt.n	800049e <__aeabi_dcmpgt+0xe>
 800049a:	2000      	movs	r0, #0
 800049c:	bd10      	pop	{r4, pc}
 800049e:	2001      	movs	r0, #1
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	46c0      	nop			@ (mov r8, r8)

080004a4 <__aeabi_dcmpge>:
 80004a4:	b510      	push	{r4, lr}
 80004a6:	f002 f937 	bl	8002718 <__gedf2>
 80004aa:	2800      	cmp	r0, #0
 80004ac:	da01      	bge.n	80004b2 <__aeabi_dcmpge+0xe>
 80004ae:	2000      	movs	r0, #0
 80004b0:	bd10      	pop	{r4, pc}
 80004b2:	2001      	movs	r0, #1
 80004b4:	bd10      	pop	{r4, pc}
 80004b6:	46c0      	nop			@ (mov r8, r8)

080004b8 <__aeabi_cfrcmple>:
 80004b8:	4684      	mov	ip, r0
 80004ba:	0008      	movs	r0, r1
 80004bc:	4661      	mov	r1, ip
 80004be:	e7ff      	b.n	80004c0 <__aeabi_cfcmpeq>

080004c0 <__aeabi_cfcmpeq>:
 80004c0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80004c2:	f000 fd4b 	bl	8000f5c <__lesf2>
 80004c6:	2800      	cmp	r0, #0
 80004c8:	d401      	bmi.n	80004ce <__aeabi_cfcmpeq+0xe>
 80004ca:	2100      	movs	r1, #0
 80004cc:	42c8      	cmn	r0, r1
 80004ce:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080004d0 <__aeabi_fcmpeq>:
 80004d0:	b510      	push	{r4, lr}
 80004d2:	f000 fcd3 	bl	8000e7c <__eqsf2>
 80004d6:	4240      	negs	r0, r0
 80004d8:	3001      	adds	r0, #1
 80004da:	bd10      	pop	{r4, pc}

080004dc <__aeabi_fcmplt>:
 80004dc:	b510      	push	{r4, lr}
 80004de:	f000 fd3d 	bl	8000f5c <__lesf2>
 80004e2:	2800      	cmp	r0, #0
 80004e4:	db01      	blt.n	80004ea <__aeabi_fcmplt+0xe>
 80004e6:	2000      	movs	r0, #0
 80004e8:	bd10      	pop	{r4, pc}
 80004ea:	2001      	movs	r0, #1
 80004ec:	bd10      	pop	{r4, pc}
 80004ee:	46c0      	nop			@ (mov r8, r8)

080004f0 <__aeabi_fcmple>:
 80004f0:	b510      	push	{r4, lr}
 80004f2:	f000 fd33 	bl	8000f5c <__lesf2>
 80004f6:	2800      	cmp	r0, #0
 80004f8:	dd01      	ble.n	80004fe <__aeabi_fcmple+0xe>
 80004fa:	2000      	movs	r0, #0
 80004fc:	bd10      	pop	{r4, pc}
 80004fe:	2001      	movs	r0, #1
 8000500:	bd10      	pop	{r4, pc}
 8000502:	46c0      	nop			@ (mov r8, r8)

08000504 <__aeabi_fcmpgt>:
 8000504:	b510      	push	{r4, lr}
 8000506:	f000 fce1 	bl	8000ecc <__gesf2>
 800050a:	2800      	cmp	r0, #0
 800050c:	dc01      	bgt.n	8000512 <__aeabi_fcmpgt+0xe>
 800050e:	2000      	movs	r0, #0
 8000510:	bd10      	pop	{r4, pc}
 8000512:	2001      	movs	r0, #1
 8000514:	bd10      	pop	{r4, pc}
 8000516:	46c0      	nop			@ (mov r8, r8)

08000518 <__aeabi_fcmpge>:
 8000518:	b510      	push	{r4, lr}
 800051a:	f000 fcd7 	bl	8000ecc <__gesf2>
 800051e:	2800      	cmp	r0, #0
 8000520:	da01      	bge.n	8000526 <__aeabi_fcmpge+0xe>
 8000522:	2000      	movs	r0, #0
 8000524:	bd10      	pop	{r4, pc}
 8000526:	2001      	movs	r0, #1
 8000528:	bd10      	pop	{r4, pc}
 800052a:	46c0      	nop			@ (mov r8, r8)

0800052c <__aeabi_uldivmod>:
 800052c:	2b00      	cmp	r3, #0
 800052e:	d111      	bne.n	8000554 <__aeabi_uldivmod+0x28>
 8000530:	2a00      	cmp	r2, #0
 8000532:	d10f      	bne.n	8000554 <__aeabi_uldivmod+0x28>
 8000534:	2900      	cmp	r1, #0
 8000536:	d100      	bne.n	800053a <__aeabi_uldivmod+0xe>
 8000538:	2800      	cmp	r0, #0
 800053a:	d002      	beq.n	8000542 <__aeabi_uldivmod+0x16>
 800053c:	2100      	movs	r1, #0
 800053e:	43c9      	mvns	r1, r1
 8000540:	0008      	movs	r0, r1
 8000542:	b407      	push	{r0, r1, r2}
 8000544:	4802      	ldr	r0, [pc, #8]	@ (8000550 <__aeabi_uldivmod+0x24>)
 8000546:	a102      	add	r1, pc, #8	@ (adr r1, 8000550 <__aeabi_uldivmod+0x24>)
 8000548:	1840      	adds	r0, r0, r1
 800054a:	9002      	str	r0, [sp, #8]
 800054c:	bd03      	pop	{r0, r1, pc}
 800054e:	46c0      	nop			@ (mov r8, r8)
 8000550:	fffffee9 	.word	0xfffffee9
 8000554:	b403      	push	{r0, r1}
 8000556:	4668      	mov	r0, sp
 8000558:	b501      	push	{r0, lr}
 800055a:	9802      	ldr	r0, [sp, #8]
 800055c:	f000 f8ba 	bl	80006d4 <__udivmoddi4>
 8000560:	9b01      	ldr	r3, [sp, #4]
 8000562:	469e      	mov	lr, r3
 8000564:	b002      	add	sp, #8
 8000566:	bc0c      	pop	{r2, r3}
 8000568:	4770      	bx	lr
 800056a:	46c0      	nop			@ (mov r8, r8)

0800056c <__aeabi_lmul>:
 800056c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800056e:	46ce      	mov	lr, r9
 8000570:	4699      	mov	r9, r3
 8000572:	0c03      	lsrs	r3, r0, #16
 8000574:	469c      	mov	ip, r3
 8000576:	0413      	lsls	r3, r2, #16
 8000578:	4647      	mov	r7, r8
 800057a:	0c1b      	lsrs	r3, r3, #16
 800057c:	001d      	movs	r5, r3
 800057e:	000e      	movs	r6, r1
 8000580:	4661      	mov	r1, ip
 8000582:	0404      	lsls	r4, r0, #16
 8000584:	0c24      	lsrs	r4, r4, #16
 8000586:	b580      	push	{r7, lr}
 8000588:	0007      	movs	r7, r0
 800058a:	0c10      	lsrs	r0, r2, #16
 800058c:	434b      	muls	r3, r1
 800058e:	4365      	muls	r5, r4
 8000590:	4341      	muls	r1, r0
 8000592:	4360      	muls	r0, r4
 8000594:	0c2c      	lsrs	r4, r5, #16
 8000596:	18c0      	adds	r0, r0, r3
 8000598:	1824      	adds	r4, r4, r0
 800059a:	468c      	mov	ip, r1
 800059c:	42a3      	cmp	r3, r4
 800059e:	d903      	bls.n	80005a8 <__aeabi_lmul+0x3c>
 80005a0:	2380      	movs	r3, #128	@ 0x80
 80005a2:	025b      	lsls	r3, r3, #9
 80005a4:	4698      	mov	r8, r3
 80005a6:	44c4      	add	ip, r8
 80005a8:	4649      	mov	r1, r9
 80005aa:	4379      	muls	r1, r7
 80005ac:	4356      	muls	r6, r2
 80005ae:	0c23      	lsrs	r3, r4, #16
 80005b0:	042d      	lsls	r5, r5, #16
 80005b2:	0c2d      	lsrs	r5, r5, #16
 80005b4:	1989      	adds	r1, r1, r6
 80005b6:	4463      	add	r3, ip
 80005b8:	0424      	lsls	r4, r4, #16
 80005ba:	1960      	adds	r0, r4, r5
 80005bc:	18c9      	adds	r1, r1, r3
 80005be:	bcc0      	pop	{r6, r7}
 80005c0:	46b9      	mov	r9, r7
 80005c2:	46b0      	mov	r8, r6
 80005c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005c6:	46c0      	nop			@ (mov r8, r8)

080005c8 <__aeabi_f2uiz>:
 80005c8:	219e      	movs	r1, #158	@ 0x9e
 80005ca:	b510      	push	{r4, lr}
 80005cc:	05c9      	lsls	r1, r1, #23
 80005ce:	1c04      	adds	r4, r0, #0
 80005d0:	f7ff ffa2 	bl	8000518 <__aeabi_fcmpge>
 80005d4:	2800      	cmp	r0, #0
 80005d6:	d103      	bne.n	80005e0 <__aeabi_f2uiz+0x18>
 80005d8:	1c20      	adds	r0, r4, #0
 80005da:	f001 f8c5 	bl	8001768 <__aeabi_f2iz>
 80005de:	bd10      	pop	{r4, pc}
 80005e0:	219e      	movs	r1, #158	@ 0x9e
 80005e2:	1c20      	adds	r0, r4, #0
 80005e4:	05c9      	lsls	r1, r1, #23
 80005e6:	f000 fe5b 	bl	80012a0 <__aeabi_fsub>
 80005ea:	f001 f8bd 	bl	8001768 <__aeabi_f2iz>
 80005ee:	2380      	movs	r3, #128	@ 0x80
 80005f0:	061b      	lsls	r3, r3, #24
 80005f2:	469c      	mov	ip, r3
 80005f4:	4460      	add	r0, ip
 80005f6:	e7f2      	b.n	80005de <__aeabi_f2uiz+0x16>

080005f8 <__aeabi_d2uiz>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	2200      	movs	r2, #0
 80005fc:	4b0c      	ldr	r3, [pc, #48]	@ (8000630 <__aeabi_d2uiz+0x38>)
 80005fe:	0004      	movs	r4, r0
 8000600:	000d      	movs	r5, r1
 8000602:	f7ff ff4f 	bl	80004a4 <__aeabi_dcmpge>
 8000606:	2800      	cmp	r0, #0
 8000608:	d104      	bne.n	8000614 <__aeabi_d2uiz+0x1c>
 800060a:	0020      	movs	r0, r4
 800060c:	0029      	movs	r1, r5
 800060e:	f003 f873 	bl	80036f8 <__aeabi_d2iz>
 8000612:	bd70      	pop	{r4, r5, r6, pc}
 8000614:	4b06      	ldr	r3, [pc, #24]	@ (8000630 <__aeabi_d2uiz+0x38>)
 8000616:	2200      	movs	r2, #0
 8000618:	0020      	movs	r0, r4
 800061a:	0029      	movs	r1, r5
 800061c:	f002 fc40 	bl	8002ea0 <__aeabi_dsub>
 8000620:	f003 f86a 	bl	80036f8 <__aeabi_d2iz>
 8000624:	2380      	movs	r3, #128	@ 0x80
 8000626:	061b      	lsls	r3, r3, #24
 8000628:	469c      	mov	ip, r3
 800062a:	4460      	add	r0, ip
 800062c:	e7f1      	b.n	8000612 <__aeabi_d2uiz+0x1a>
 800062e:	46c0      	nop			@ (mov r8, r8)
 8000630:	41e00000 	.word	0x41e00000

08000634 <__aeabi_d2lz>:
 8000634:	b570      	push	{r4, r5, r6, lr}
 8000636:	2200      	movs	r2, #0
 8000638:	2300      	movs	r3, #0
 800063a:	0004      	movs	r4, r0
 800063c:	000d      	movs	r5, r1
 800063e:	f7ff ff13 	bl	8000468 <__aeabi_dcmplt>
 8000642:	2800      	cmp	r0, #0
 8000644:	d108      	bne.n	8000658 <__aeabi_d2lz+0x24>
 8000646:	0020      	movs	r0, r4
 8000648:	0029      	movs	r1, r5
 800064a:	f000 f80f 	bl	800066c <__aeabi_d2ulz>
 800064e:	0002      	movs	r2, r0
 8000650:	000b      	movs	r3, r1
 8000652:	0010      	movs	r0, r2
 8000654:	0019      	movs	r1, r3
 8000656:	bd70      	pop	{r4, r5, r6, pc}
 8000658:	2380      	movs	r3, #128	@ 0x80
 800065a:	061b      	lsls	r3, r3, #24
 800065c:	18e9      	adds	r1, r5, r3
 800065e:	0020      	movs	r0, r4
 8000660:	f000 f804 	bl	800066c <__aeabi_d2ulz>
 8000664:	2300      	movs	r3, #0
 8000666:	4242      	negs	r2, r0
 8000668:	418b      	sbcs	r3, r1
 800066a:	e7f2      	b.n	8000652 <__aeabi_d2lz+0x1e>

0800066c <__aeabi_d2ulz>:
 800066c:	b570      	push	{r4, r5, r6, lr}
 800066e:	2200      	movs	r2, #0
 8000670:	4b0b      	ldr	r3, [pc, #44]	@ (80006a0 <__aeabi_d2ulz+0x34>)
 8000672:	000d      	movs	r5, r1
 8000674:	0004      	movs	r4, r0
 8000676:	f002 f92d 	bl	80028d4 <__aeabi_dmul>
 800067a:	f7ff ffbd 	bl	80005f8 <__aeabi_d2uiz>
 800067e:	0006      	movs	r6, r0
 8000680:	f003 f8a4 	bl	80037cc <__aeabi_ui2d>
 8000684:	2200      	movs	r2, #0
 8000686:	4b07      	ldr	r3, [pc, #28]	@ (80006a4 <__aeabi_d2ulz+0x38>)
 8000688:	f002 f924 	bl	80028d4 <__aeabi_dmul>
 800068c:	0002      	movs	r2, r0
 800068e:	000b      	movs	r3, r1
 8000690:	0020      	movs	r0, r4
 8000692:	0029      	movs	r1, r5
 8000694:	f002 fc04 	bl	8002ea0 <__aeabi_dsub>
 8000698:	f7ff ffae 	bl	80005f8 <__aeabi_d2uiz>
 800069c:	0031      	movs	r1, r6
 800069e:	bd70      	pop	{r4, r5, r6, pc}
 80006a0:	3df00000 	.word	0x3df00000
 80006a4:	41f00000 	.word	0x41f00000

080006a8 <__aeabi_l2d>:
 80006a8:	b570      	push	{r4, r5, r6, lr}
 80006aa:	0006      	movs	r6, r0
 80006ac:	0008      	movs	r0, r1
 80006ae:	f003 f85f 	bl	8003770 <__aeabi_i2d>
 80006b2:	2200      	movs	r2, #0
 80006b4:	4b06      	ldr	r3, [pc, #24]	@ (80006d0 <__aeabi_l2d+0x28>)
 80006b6:	f002 f90d 	bl	80028d4 <__aeabi_dmul>
 80006ba:	000d      	movs	r5, r1
 80006bc:	0004      	movs	r4, r0
 80006be:	0030      	movs	r0, r6
 80006c0:	f003 f884 	bl	80037cc <__aeabi_ui2d>
 80006c4:	002b      	movs	r3, r5
 80006c6:	0022      	movs	r2, r4
 80006c8:	f001 f904 	bl	80018d4 <__aeabi_dadd>
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	46c0      	nop			@ (mov r8, r8)
 80006d0:	41f00000 	.word	0x41f00000

080006d4 <__udivmoddi4>:
 80006d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80006d6:	4657      	mov	r7, sl
 80006d8:	464e      	mov	r6, r9
 80006da:	4645      	mov	r5, r8
 80006dc:	46de      	mov	lr, fp
 80006de:	b5e0      	push	{r5, r6, r7, lr}
 80006e0:	0004      	movs	r4, r0
 80006e2:	000d      	movs	r5, r1
 80006e4:	4692      	mov	sl, r2
 80006e6:	4699      	mov	r9, r3
 80006e8:	b083      	sub	sp, #12
 80006ea:	428b      	cmp	r3, r1
 80006ec:	d830      	bhi.n	8000750 <__udivmoddi4+0x7c>
 80006ee:	d02d      	beq.n	800074c <__udivmoddi4+0x78>
 80006f0:	4649      	mov	r1, r9
 80006f2:	4650      	mov	r0, sl
 80006f4:	f003 f976 	bl	80039e4 <__clzdi2>
 80006f8:	0029      	movs	r1, r5
 80006fa:	0006      	movs	r6, r0
 80006fc:	0020      	movs	r0, r4
 80006fe:	f003 f971 	bl	80039e4 <__clzdi2>
 8000702:	1a33      	subs	r3, r6, r0
 8000704:	4698      	mov	r8, r3
 8000706:	3b20      	subs	r3, #32
 8000708:	d434      	bmi.n	8000774 <__udivmoddi4+0xa0>
 800070a:	469b      	mov	fp, r3
 800070c:	4653      	mov	r3, sl
 800070e:	465a      	mov	r2, fp
 8000710:	4093      	lsls	r3, r2
 8000712:	4642      	mov	r2, r8
 8000714:	001f      	movs	r7, r3
 8000716:	4653      	mov	r3, sl
 8000718:	4093      	lsls	r3, r2
 800071a:	001e      	movs	r6, r3
 800071c:	42af      	cmp	r7, r5
 800071e:	d83b      	bhi.n	8000798 <__udivmoddi4+0xc4>
 8000720:	42af      	cmp	r7, r5
 8000722:	d100      	bne.n	8000726 <__udivmoddi4+0x52>
 8000724:	e079      	b.n	800081a <__udivmoddi4+0x146>
 8000726:	465b      	mov	r3, fp
 8000728:	1ba4      	subs	r4, r4, r6
 800072a:	41bd      	sbcs	r5, r7
 800072c:	2b00      	cmp	r3, #0
 800072e:	da00      	bge.n	8000732 <__udivmoddi4+0x5e>
 8000730:	e076      	b.n	8000820 <__udivmoddi4+0x14c>
 8000732:	2200      	movs	r2, #0
 8000734:	2300      	movs	r3, #0
 8000736:	9200      	str	r2, [sp, #0]
 8000738:	9301      	str	r3, [sp, #4]
 800073a:	2301      	movs	r3, #1
 800073c:	465a      	mov	r2, fp
 800073e:	4093      	lsls	r3, r2
 8000740:	9301      	str	r3, [sp, #4]
 8000742:	2301      	movs	r3, #1
 8000744:	4642      	mov	r2, r8
 8000746:	4093      	lsls	r3, r2
 8000748:	9300      	str	r3, [sp, #0]
 800074a:	e029      	b.n	80007a0 <__udivmoddi4+0xcc>
 800074c:	4282      	cmp	r2, r0
 800074e:	d9cf      	bls.n	80006f0 <__udivmoddi4+0x1c>
 8000750:	2200      	movs	r2, #0
 8000752:	2300      	movs	r3, #0
 8000754:	9200      	str	r2, [sp, #0]
 8000756:	9301      	str	r3, [sp, #4]
 8000758:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800075a:	2b00      	cmp	r3, #0
 800075c:	d001      	beq.n	8000762 <__udivmoddi4+0x8e>
 800075e:	601c      	str	r4, [r3, #0]
 8000760:	605d      	str	r5, [r3, #4]
 8000762:	9800      	ldr	r0, [sp, #0]
 8000764:	9901      	ldr	r1, [sp, #4]
 8000766:	b003      	add	sp, #12
 8000768:	bcf0      	pop	{r4, r5, r6, r7}
 800076a:	46bb      	mov	fp, r7
 800076c:	46b2      	mov	sl, r6
 800076e:	46a9      	mov	r9, r5
 8000770:	46a0      	mov	r8, r4
 8000772:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000774:	4642      	mov	r2, r8
 8000776:	469b      	mov	fp, r3
 8000778:	2320      	movs	r3, #32
 800077a:	1a9b      	subs	r3, r3, r2
 800077c:	4652      	mov	r2, sl
 800077e:	40da      	lsrs	r2, r3
 8000780:	4641      	mov	r1, r8
 8000782:	0013      	movs	r3, r2
 8000784:	464a      	mov	r2, r9
 8000786:	408a      	lsls	r2, r1
 8000788:	0017      	movs	r7, r2
 800078a:	4642      	mov	r2, r8
 800078c:	431f      	orrs	r7, r3
 800078e:	4653      	mov	r3, sl
 8000790:	4093      	lsls	r3, r2
 8000792:	001e      	movs	r6, r3
 8000794:	42af      	cmp	r7, r5
 8000796:	d9c3      	bls.n	8000720 <__udivmoddi4+0x4c>
 8000798:	2200      	movs	r2, #0
 800079a:	2300      	movs	r3, #0
 800079c:	9200      	str	r2, [sp, #0]
 800079e:	9301      	str	r3, [sp, #4]
 80007a0:	4643      	mov	r3, r8
 80007a2:	2b00      	cmp	r3, #0
 80007a4:	d0d8      	beq.n	8000758 <__udivmoddi4+0x84>
 80007a6:	07fb      	lsls	r3, r7, #31
 80007a8:	0872      	lsrs	r2, r6, #1
 80007aa:	431a      	orrs	r2, r3
 80007ac:	4646      	mov	r6, r8
 80007ae:	087b      	lsrs	r3, r7, #1
 80007b0:	e00e      	b.n	80007d0 <__udivmoddi4+0xfc>
 80007b2:	42ab      	cmp	r3, r5
 80007b4:	d101      	bne.n	80007ba <__udivmoddi4+0xe6>
 80007b6:	42a2      	cmp	r2, r4
 80007b8:	d80c      	bhi.n	80007d4 <__udivmoddi4+0x100>
 80007ba:	1aa4      	subs	r4, r4, r2
 80007bc:	419d      	sbcs	r5, r3
 80007be:	2001      	movs	r0, #1
 80007c0:	1924      	adds	r4, r4, r4
 80007c2:	416d      	adcs	r5, r5
 80007c4:	2100      	movs	r1, #0
 80007c6:	3e01      	subs	r6, #1
 80007c8:	1824      	adds	r4, r4, r0
 80007ca:	414d      	adcs	r5, r1
 80007cc:	2e00      	cmp	r6, #0
 80007ce:	d006      	beq.n	80007de <__udivmoddi4+0x10a>
 80007d0:	42ab      	cmp	r3, r5
 80007d2:	d9ee      	bls.n	80007b2 <__udivmoddi4+0xde>
 80007d4:	3e01      	subs	r6, #1
 80007d6:	1924      	adds	r4, r4, r4
 80007d8:	416d      	adcs	r5, r5
 80007da:	2e00      	cmp	r6, #0
 80007dc:	d1f8      	bne.n	80007d0 <__udivmoddi4+0xfc>
 80007de:	9800      	ldr	r0, [sp, #0]
 80007e0:	9901      	ldr	r1, [sp, #4]
 80007e2:	465b      	mov	r3, fp
 80007e4:	1900      	adds	r0, r0, r4
 80007e6:	4169      	adcs	r1, r5
 80007e8:	2b00      	cmp	r3, #0
 80007ea:	db24      	blt.n	8000836 <__udivmoddi4+0x162>
 80007ec:	002b      	movs	r3, r5
 80007ee:	465a      	mov	r2, fp
 80007f0:	4644      	mov	r4, r8
 80007f2:	40d3      	lsrs	r3, r2
 80007f4:	002a      	movs	r2, r5
 80007f6:	40e2      	lsrs	r2, r4
 80007f8:	001c      	movs	r4, r3
 80007fa:	465b      	mov	r3, fp
 80007fc:	0015      	movs	r5, r2
 80007fe:	2b00      	cmp	r3, #0
 8000800:	db2a      	blt.n	8000858 <__udivmoddi4+0x184>
 8000802:	0026      	movs	r6, r4
 8000804:	409e      	lsls	r6, r3
 8000806:	0033      	movs	r3, r6
 8000808:	0026      	movs	r6, r4
 800080a:	4647      	mov	r7, r8
 800080c:	40be      	lsls	r6, r7
 800080e:	0032      	movs	r2, r6
 8000810:	1a80      	subs	r0, r0, r2
 8000812:	4199      	sbcs	r1, r3
 8000814:	9000      	str	r0, [sp, #0]
 8000816:	9101      	str	r1, [sp, #4]
 8000818:	e79e      	b.n	8000758 <__udivmoddi4+0x84>
 800081a:	42a3      	cmp	r3, r4
 800081c:	d8bc      	bhi.n	8000798 <__udivmoddi4+0xc4>
 800081e:	e782      	b.n	8000726 <__udivmoddi4+0x52>
 8000820:	4642      	mov	r2, r8
 8000822:	2320      	movs	r3, #32
 8000824:	2100      	movs	r1, #0
 8000826:	1a9b      	subs	r3, r3, r2
 8000828:	2200      	movs	r2, #0
 800082a:	9100      	str	r1, [sp, #0]
 800082c:	9201      	str	r2, [sp, #4]
 800082e:	2201      	movs	r2, #1
 8000830:	40da      	lsrs	r2, r3
 8000832:	9201      	str	r2, [sp, #4]
 8000834:	e785      	b.n	8000742 <__udivmoddi4+0x6e>
 8000836:	4642      	mov	r2, r8
 8000838:	2320      	movs	r3, #32
 800083a:	1a9b      	subs	r3, r3, r2
 800083c:	002a      	movs	r2, r5
 800083e:	4646      	mov	r6, r8
 8000840:	409a      	lsls	r2, r3
 8000842:	0023      	movs	r3, r4
 8000844:	40f3      	lsrs	r3, r6
 8000846:	4644      	mov	r4, r8
 8000848:	4313      	orrs	r3, r2
 800084a:	002a      	movs	r2, r5
 800084c:	40e2      	lsrs	r2, r4
 800084e:	001c      	movs	r4, r3
 8000850:	465b      	mov	r3, fp
 8000852:	0015      	movs	r5, r2
 8000854:	2b00      	cmp	r3, #0
 8000856:	dad4      	bge.n	8000802 <__udivmoddi4+0x12e>
 8000858:	4642      	mov	r2, r8
 800085a:	002f      	movs	r7, r5
 800085c:	2320      	movs	r3, #32
 800085e:	0026      	movs	r6, r4
 8000860:	4097      	lsls	r7, r2
 8000862:	1a9b      	subs	r3, r3, r2
 8000864:	40de      	lsrs	r6, r3
 8000866:	003b      	movs	r3, r7
 8000868:	4333      	orrs	r3, r6
 800086a:	e7cd      	b.n	8000808 <__udivmoddi4+0x134>

0800086c <__aeabi_fadd>:
 800086c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800086e:	024b      	lsls	r3, r1, #9
 8000870:	0a5a      	lsrs	r2, r3, #9
 8000872:	4694      	mov	ip, r2
 8000874:	004a      	lsls	r2, r1, #1
 8000876:	0fc9      	lsrs	r1, r1, #31
 8000878:	46ce      	mov	lr, r9
 800087a:	4647      	mov	r7, r8
 800087c:	4689      	mov	r9, r1
 800087e:	0045      	lsls	r5, r0, #1
 8000880:	0246      	lsls	r6, r0, #9
 8000882:	0e2d      	lsrs	r5, r5, #24
 8000884:	0e12      	lsrs	r2, r2, #24
 8000886:	b580      	push	{r7, lr}
 8000888:	0999      	lsrs	r1, r3, #6
 800088a:	0a77      	lsrs	r7, r6, #9
 800088c:	0fc4      	lsrs	r4, r0, #31
 800088e:	09b6      	lsrs	r6, r6, #6
 8000890:	1aab      	subs	r3, r5, r2
 8000892:	454c      	cmp	r4, r9
 8000894:	d020      	beq.n	80008d8 <__aeabi_fadd+0x6c>
 8000896:	2b00      	cmp	r3, #0
 8000898:	dd0c      	ble.n	80008b4 <__aeabi_fadd+0x48>
 800089a:	2a00      	cmp	r2, #0
 800089c:	d134      	bne.n	8000908 <__aeabi_fadd+0x9c>
 800089e:	2900      	cmp	r1, #0
 80008a0:	d02a      	beq.n	80008f8 <__aeabi_fadd+0x8c>
 80008a2:	1e5a      	subs	r2, r3, #1
 80008a4:	2b01      	cmp	r3, #1
 80008a6:	d100      	bne.n	80008aa <__aeabi_fadd+0x3e>
 80008a8:	e08f      	b.n	80009ca <__aeabi_fadd+0x15e>
 80008aa:	2bff      	cmp	r3, #255	@ 0xff
 80008ac:	d100      	bne.n	80008b0 <__aeabi_fadd+0x44>
 80008ae:	e0cd      	b.n	8000a4c <__aeabi_fadd+0x1e0>
 80008b0:	0013      	movs	r3, r2
 80008b2:	e02f      	b.n	8000914 <__aeabi_fadd+0xa8>
 80008b4:	2b00      	cmp	r3, #0
 80008b6:	d060      	beq.n	800097a <__aeabi_fadd+0x10e>
 80008b8:	1b53      	subs	r3, r2, r5
 80008ba:	2d00      	cmp	r5, #0
 80008bc:	d000      	beq.n	80008c0 <__aeabi_fadd+0x54>
 80008be:	e0ee      	b.n	8000a9e <__aeabi_fadd+0x232>
 80008c0:	2e00      	cmp	r6, #0
 80008c2:	d100      	bne.n	80008c6 <__aeabi_fadd+0x5a>
 80008c4:	e13e      	b.n	8000b44 <__aeabi_fadd+0x2d8>
 80008c6:	1e5c      	subs	r4, r3, #1
 80008c8:	2b01      	cmp	r3, #1
 80008ca:	d100      	bne.n	80008ce <__aeabi_fadd+0x62>
 80008cc:	e16b      	b.n	8000ba6 <__aeabi_fadd+0x33a>
 80008ce:	2bff      	cmp	r3, #255	@ 0xff
 80008d0:	d100      	bne.n	80008d4 <__aeabi_fadd+0x68>
 80008d2:	e0b9      	b.n	8000a48 <__aeabi_fadd+0x1dc>
 80008d4:	0023      	movs	r3, r4
 80008d6:	e0e7      	b.n	8000aa8 <__aeabi_fadd+0x23c>
 80008d8:	2b00      	cmp	r3, #0
 80008da:	dc00      	bgt.n	80008de <__aeabi_fadd+0x72>
 80008dc:	e0a4      	b.n	8000a28 <__aeabi_fadd+0x1bc>
 80008de:	2a00      	cmp	r2, #0
 80008e0:	d069      	beq.n	80009b6 <__aeabi_fadd+0x14a>
 80008e2:	2dff      	cmp	r5, #255	@ 0xff
 80008e4:	d100      	bne.n	80008e8 <__aeabi_fadd+0x7c>
 80008e6:	e0b1      	b.n	8000a4c <__aeabi_fadd+0x1e0>
 80008e8:	2280      	movs	r2, #128	@ 0x80
 80008ea:	04d2      	lsls	r2, r2, #19
 80008ec:	4311      	orrs	r1, r2
 80008ee:	2b1b      	cmp	r3, #27
 80008f0:	dc00      	bgt.n	80008f4 <__aeabi_fadd+0x88>
 80008f2:	e0e9      	b.n	8000ac8 <__aeabi_fadd+0x25c>
 80008f4:	002b      	movs	r3, r5
 80008f6:	3605      	adds	r6, #5
 80008f8:	08f7      	lsrs	r7, r6, #3
 80008fa:	2bff      	cmp	r3, #255	@ 0xff
 80008fc:	d100      	bne.n	8000900 <__aeabi_fadd+0x94>
 80008fe:	e0a5      	b.n	8000a4c <__aeabi_fadd+0x1e0>
 8000900:	027a      	lsls	r2, r7, #9
 8000902:	0a52      	lsrs	r2, r2, #9
 8000904:	b2d8      	uxtb	r0, r3
 8000906:	e030      	b.n	800096a <__aeabi_fadd+0xfe>
 8000908:	2dff      	cmp	r5, #255	@ 0xff
 800090a:	d100      	bne.n	800090e <__aeabi_fadd+0xa2>
 800090c:	e09e      	b.n	8000a4c <__aeabi_fadd+0x1e0>
 800090e:	2280      	movs	r2, #128	@ 0x80
 8000910:	04d2      	lsls	r2, r2, #19
 8000912:	4311      	orrs	r1, r2
 8000914:	2001      	movs	r0, #1
 8000916:	2b1b      	cmp	r3, #27
 8000918:	dc08      	bgt.n	800092c <__aeabi_fadd+0xc0>
 800091a:	0008      	movs	r0, r1
 800091c:	2220      	movs	r2, #32
 800091e:	40d8      	lsrs	r0, r3
 8000920:	1ad3      	subs	r3, r2, r3
 8000922:	4099      	lsls	r1, r3
 8000924:	000b      	movs	r3, r1
 8000926:	1e5a      	subs	r2, r3, #1
 8000928:	4193      	sbcs	r3, r2
 800092a:	4318      	orrs	r0, r3
 800092c:	1a36      	subs	r6, r6, r0
 800092e:	0173      	lsls	r3, r6, #5
 8000930:	d400      	bmi.n	8000934 <__aeabi_fadd+0xc8>
 8000932:	e071      	b.n	8000a18 <__aeabi_fadd+0x1ac>
 8000934:	01b6      	lsls	r6, r6, #6
 8000936:	09b7      	lsrs	r7, r6, #6
 8000938:	0038      	movs	r0, r7
 800093a:	f003 f835 	bl	80039a8 <__clzsi2>
 800093e:	003b      	movs	r3, r7
 8000940:	3805      	subs	r0, #5
 8000942:	4083      	lsls	r3, r0
 8000944:	4285      	cmp	r5, r0
 8000946:	dd4d      	ble.n	80009e4 <__aeabi_fadd+0x178>
 8000948:	4eb4      	ldr	r6, [pc, #720]	@ (8000c1c <__aeabi_fadd+0x3b0>)
 800094a:	1a2d      	subs	r5, r5, r0
 800094c:	401e      	ands	r6, r3
 800094e:	075a      	lsls	r2, r3, #29
 8000950:	d068      	beq.n	8000a24 <__aeabi_fadd+0x1b8>
 8000952:	220f      	movs	r2, #15
 8000954:	4013      	ands	r3, r2
 8000956:	2b04      	cmp	r3, #4
 8000958:	d064      	beq.n	8000a24 <__aeabi_fadd+0x1b8>
 800095a:	3604      	adds	r6, #4
 800095c:	0173      	lsls	r3, r6, #5
 800095e:	d561      	bpl.n	8000a24 <__aeabi_fadd+0x1b8>
 8000960:	1c68      	adds	r0, r5, #1
 8000962:	2dfe      	cmp	r5, #254	@ 0xfe
 8000964:	d154      	bne.n	8000a10 <__aeabi_fadd+0x1a4>
 8000966:	20ff      	movs	r0, #255	@ 0xff
 8000968:	2200      	movs	r2, #0
 800096a:	05c0      	lsls	r0, r0, #23
 800096c:	4310      	orrs	r0, r2
 800096e:	07e4      	lsls	r4, r4, #31
 8000970:	4320      	orrs	r0, r4
 8000972:	bcc0      	pop	{r6, r7}
 8000974:	46b9      	mov	r9, r7
 8000976:	46b0      	mov	r8, r6
 8000978:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800097a:	22fe      	movs	r2, #254	@ 0xfe
 800097c:	4690      	mov	r8, r2
 800097e:	1c68      	adds	r0, r5, #1
 8000980:	0002      	movs	r2, r0
 8000982:	4640      	mov	r0, r8
 8000984:	4210      	tst	r0, r2
 8000986:	d16b      	bne.n	8000a60 <__aeabi_fadd+0x1f4>
 8000988:	2d00      	cmp	r5, #0
 800098a:	d000      	beq.n	800098e <__aeabi_fadd+0x122>
 800098c:	e0dd      	b.n	8000b4a <__aeabi_fadd+0x2de>
 800098e:	2e00      	cmp	r6, #0
 8000990:	d100      	bne.n	8000994 <__aeabi_fadd+0x128>
 8000992:	e102      	b.n	8000b9a <__aeabi_fadd+0x32e>
 8000994:	2900      	cmp	r1, #0
 8000996:	d0b3      	beq.n	8000900 <__aeabi_fadd+0x94>
 8000998:	2280      	movs	r2, #128	@ 0x80
 800099a:	1a77      	subs	r7, r6, r1
 800099c:	04d2      	lsls	r2, r2, #19
 800099e:	4217      	tst	r7, r2
 80009a0:	d100      	bne.n	80009a4 <__aeabi_fadd+0x138>
 80009a2:	e136      	b.n	8000c12 <__aeabi_fadd+0x3a6>
 80009a4:	464c      	mov	r4, r9
 80009a6:	1b8e      	subs	r6, r1, r6
 80009a8:	d061      	beq.n	8000a6e <__aeabi_fadd+0x202>
 80009aa:	2001      	movs	r0, #1
 80009ac:	4216      	tst	r6, r2
 80009ae:	d130      	bne.n	8000a12 <__aeabi_fadd+0x1a6>
 80009b0:	2300      	movs	r3, #0
 80009b2:	08f7      	lsrs	r7, r6, #3
 80009b4:	e7a4      	b.n	8000900 <__aeabi_fadd+0x94>
 80009b6:	2900      	cmp	r1, #0
 80009b8:	d09e      	beq.n	80008f8 <__aeabi_fadd+0x8c>
 80009ba:	1e5a      	subs	r2, r3, #1
 80009bc:	2b01      	cmp	r3, #1
 80009be:	d100      	bne.n	80009c2 <__aeabi_fadd+0x156>
 80009c0:	e0ca      	b.n	8000b58 <__aeabi_fadd+0x2ec>
 80009c2:	2bff      	cmp	r3, #255	@ 0xff
 80009c4:	d042      	beq.n	8000a4c <__aeabi_fadd+0x1e0>
 80009c6:	0013      	movs	r3, r2
 80009c8:	e791      	b.n	80008ee <__aeabi_fadd+0x82>
 80009ca:	1a71      	subs	r1, r6, r1
 80009cc:	014b      	lsls	r3, r1, #5
 80009ce:	d400      	bmi.n	80009d2 <__aeabi_fadd+0x166>
 80009d0:	e0d1      	b.n	8000b76 <__aeabi_fadd+0x30a>
 80009d2:	018f      	lsls	r7, r1, #6
 80009d4:	09bf      	lsrs	r7, r7, #6
 80009d6:	0038      	movs	r0, r7
 80009d8:	f002 ffe6 	bl	80039a8 <__clzsi2>
 80009dc:	003b      	movs	r3, r7
 80009de:	3805      	subs	r0, #5
 80009e0:	4083      	lsls	r3, r0
 80009e2:	2501      	movs	r5, #1
 80009e4:	2220      	movs	r2, #32
 80009e6:	1b40      	subs	r0, r0, r5
 80009e8:	3001      	adds	r0, #1
 80009ea:	1a12      	subs	r2, r2, r0
 80009ec:	001e      	movs	r6, r3
 80009ee:	4093      	lsls	r3, r2
 80009f0:	40c6      	lsrs	r6, r0
 80009f2:	1e5a      	subs	r2, r3, #1
 80009f4:	4193      	sbcs	r3, r2
 80009f6:	431e      	orrs	r6, r3
 80009f8:	d039      	beq.n	8000a6e <__aeabi_fadd+0x202>
 80009fa:	0773      	lsls	r3, r6, #29
 80009fc:	d100      	bne.n	8000a00 <__aeabi_fadd+0x194>
 80009fe:	e11b      	b.n	8000c38 <__aeabi_fadd+0x3cc>
 8000a00:	230f      	movs	r3, #15
 8000a02:	2500      	movs	r5, #0
 8000a04:	4033      	ands	r3, r6
 8000a06:	2b04      	cmp	r3, #4
 8000a08:	d1a7      	bne.n	800095a <__aeabi_fadd+0xee>
 8000a0a:	2001      	movs	r0, #1
 8000a0c:	0172      	lsls	r2, r6, #5
 8000a0e:	d57c      	bpl.n	8000b0a <__aeabi_fadd+0x29e>
 8000a10:	b2c0      	uxtb	r0, r0
 8000a12:	01b2      	lsls	r2, r6, #6
 8000a14:	0a52      	lsrs	r2, r2, #9
 8000a16:	e7a8      	b.n	800096a <__aeabi_fadd+0xfe>
 8000a18:	0773      	lsls	r3, r6, #29
 8000a1a:	d003      	beq.n	8000a24 <__aeabi_fadd+0x1b8>
 8000a1c:	230f      	movs	r3, #15
 8000a1e:	4033      	ands	r3, r6
 8000a20:	2b04      	cmp	r3, #4
 8000a22:	d19a      	bne.n	800095a <__aeabi_fadd+0xee>
 8000a24:	002b      	movs	r3, r5
 8000a26:	e767      	b.n	80008f8 <__aeabi_fadd+0x8c>
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	d023      	beq.n	8000a74 <__aeabi_fadd+0x208>
 8000a2c:	1b53      	subs	r3, r2, r5
 8000a2e:	2d00      	cmp	r5, #0
 8000a30:	d17b      	bne.n	8000b2a <__aeabi_fadd+0x2be>
 8000a32:	2e00      	cmp	r6, #0
 8000a34:	d100      	bne.n	8000a38 <__aeabi_fadd+0x1cc>
 8000a36:	e086      	b.n	8000b46 <__aeabi_fadd+0x2da>
 8000a38:	1e5d      	subs	r5, r3, #1
 8000a3a:	2b01      	cmp	r3, #1
 8000a3c:	d100      	bne.n	8000a40 <__aeabi_fadd+0x1d4>
 8000a3e:	e08b      	b.n	8000b58 <__aeabi_fadd+0x2ec>
 8000a40:	2bff      	cmp	r3, #255	@ 0xff
 8000a42:	d002      	beq.n	8000a4a <__aeabi_fadd+0x1de>
 8000a44:	002b      	movs	r3, r5
 8000a46:	e075      	b.n	8000b34 <__aeabi_fadd+0x2c8>
 8000a48:	464c      	mov	r4, r9
 8000a4a:	4667      	mov	r7, ip
 8000a4c:	2f00      	cmp	r7, #0
 8000a4e:	d100      	bne.n	8000a52 <__aeabi_fadd+0x1e6>
 8000a50:	e789      	b.n	8000966 <__aeabi_fadd+0xfa>
 8000a52:	2280      	movs	r2, #128	@ 0x80
 8000a54:	03d2      	lsls	r2, r2, #15
 8000a56:	433a      	orrs	r2, r7
 8000a58:	0252      	lsls	r2, r2, #9
 8000a5a:	20ff      	movs	r0, #255	@ 0xff
 8000a5c:	0a52      	lsrs	r2, r2, #9
 8000a5e:	e784      	b.n	800096a <__aeabi_fadd+0xfe>
 8000a60:	1a77      	subs	r7, r6, r1
 8000a62:	017b      	lsls	r3, r7, #5
 8000a64:	d46b      	bmi.n	8000b3e <__aeabi_fadd+0x2d2>
 8000a66:	2f00      	cmp	r7, #0
 8000a68:	d000      	beq.n	8000a6c <__aeabi_fadd+0x200>
 8000a6a:	e765      	b.n	8000938 <__aeabi_fadd+0xcc>
 8000a6c:	2400      	movs	r4, #0
 8000a6e:	2000      	movs	r0, #0
 8000a70:	2200      	movs	r2, #0
 8000a72:	e77a      	b.n	800096a <__aeabi_fadd+0xfe>
 8000a74:	22fe      	movs	r2, #254	@ 0xfe
 8000a76:	1c6b      	adds	r3, r5, #1
 8000a78:	421a      	tst	r2, r3
 8000a7a:	d149      	bne.n	8000b10 <__aeabi_fadd+0x2a4>
 8000a7c:	2d00      	cmp	r5, #0
 8000a7e:	d000      	beq.n	8000a82 <__aeabi_fadd+0x216>
 8000a80:	e09f      	b.n	8000bc2 <__aeabi_fadd+0x356>
 8000a82:	2e00      	cmp	r6, #0
 8000a84:	d100      	bne.n	8000a88 <__aeabi_fadd+0x21c>
 8000a86:	e0ba      	b.n	8000bfe <__aeabi_fadd+0x392>
 8000a88:	2900      	cmp	r1, #0
 8000a8a:	d100      	bne.n	8000a8e <__aeabi_fadd+0x222>
 8000a8c:	e0cf      	b.n	8000c2e <__aeabi_fadd+0x3c2>
 8000a8e:	1872      	adds	r2, r6, r1
 8000a90:	0153      	lsls	r3, r2, #5
 8000a92:	d400      	bmi.n	8000a96 <__aeabi_fadd+0x22a>
 8000a94:	e0cd      	b.n	8000c32 <__aeabi_fadd+0x3c6>
 8000a96:	0192      	lsls	r2, r2, #6
 8000a98:	2001      	movs	r0, #1
 8000a9a:	0a52      	lsrs	r2, r2, #9
 8000a9c:	e765      	b.n	800096a <__aeabi_fadd+0xfe>
 8000a9e:	2aff      	cmp	r2, #255	@ 0xff
 8000aa0:	d0d2      	beq.n	8000a48 <__aeabi_fadd+0x1dc>
 8000aa2:	2080      	movs	r0, #128	@ 0x80
 8000aa4:	04c0      	lsls	r0, r0, #19
 8000aa6:	4306      	orrs	r6, r0
 8000aa8:	2001      	movs	r0, #1
 8000aaa:	2b1b      	cmp	r3, #27
 8000aac:	dc08      	bgt.n	8000ac0 <__aeabi_fadd+0x254>
 8000aae:	0030      	movs	r0, r6
 8000ab0:	2420      	movs	r4, #32
 8000ab2:	40d8      	lsrs	r0, r3
 8000ab4:	1ae3      	subs	r3, r4, r3
 8000ab6:	409e      	lsls	r6, r3
 8000ab8:	0033      	movs	r3, r6
 8000aba:	1e5c      	subs	r4, r3, #1
 8000abc:	41a3      	sbcs	r3, r4
 8000abe:	4318      	orrs	r0, r3
 8000ac0:	464c      	mov	r4, r9
 8000ac2:	0015      	movs	r5, r2
 8000ac4:	1a0e      	subs	r6, r1, r0
 8000ac6:	e732      	b.n	800092e <__aeabi_fadd+0xc2>
 8000ac8:	0008      	movs	r0, r1
 8000aca:	2220      	movs	r2, #32
 8000acc:	40d8      	lsrs	r0, r3
 8000ace:	1ad3      	subs	r3, r2, r3
 8000ad0:	4099      	lsls	r1, r3
 8000ad2:	000b      	movs	r3, r1
 8000ad4:	1e5a      	subs	r2, r3, #1
 8000ad6:	4193      	sbcs	r3, r2
 8000ad8:	4303      	orrs	r3, r0
 8000ada:	18f6      	adds	r6, r6, r3
 8000adc:	0173      	lsls	r3, r6, #5
 8000ade:	d59b      	bpl.n	8000a18 <__aeabi_fadd+0x1ac>
 8000ae0:	3501      	adds	r5, #1
 8000ae2:	2dff      	cmp	r5, #255	@ 0xff
 8000ae4:	d100      	bne.n	8000ae8 <__aeabi_fadd+0x27c>
 8000ae6:	e73e      	b.n	8000966 <__aeabi_fadd+0xfa>
 8000ae8:	2301      	movs	r3, #1
 8000aea:	494d      	ldr	r1, [pc, #308]	@ (8000c20 <__aeabi_fadd+0x3b4>)
 8000aec:	0872      	lsrs	r2, r6, #1
 8000aee:	4033      	ands	r3, r6
 8000af0:	400a      	ands	r2, r1
 8000af2:	431a      	orrs	r2, r3
 8000af4:	0016      	movs	r6, r2
 8000af6:	0753      	lsls	r3, r2, #29
 8000af8:	d004      	beq.n	8000b04 <__aeabi_fadd+0x298>
 8000afa:	230f      	movs	r3, #15
 8000afc:	4013      	ands	r3, r2
 8000afe:	2b04      	cmp	r3, #4
 8000b00:	d000      	beq.n	8000b04 <__aeabi_fadd+0x298>
 8000b02:	e72a      	b.n	800095a <__aeabi_fadd+0xee>
 8000b04:	0173      	lsls	r3, r6, #5
 8000b06:	d500      	bpl.n	8000b0a <__aeabi_fadd+0x29e>
 8000b08:	e72a      	b.n	8000960 <__aeabi_fadd+0xf4>
 8000b0a:	002b      	movs	r3, r5
 8000b0c:	08f7      	lsrs	r7, r6, #3
 8000b0e:	e6f7      	b.n	8000900 <__aeabi_fadd+0x94>
 8000b10:	2bff      	cmp	r3, #255	@ 0xff
 8000b12:	d100      	bne.n	8000b16 <__aeabi_fadd+0x2aa>
 8000b14:	e727      	b.n	8000966 <__aeabi_fadd+0xfa>
 8000b16:	1871      	adds	r1, r6, r1
 8000b18:	0849      	lsrs	r1, r1, #1
 8000b1a:	074a      	lsls	r2, r1, #29
 8000b1c:	d02f      	beq.n	8000b7e <__aeabi_fadd+0x312>
 8000b1e:	220f      	movs	r2, #15
 8000b20:	400a      	ands	r2, r1
 8000b22:	2a04      	cmp	r2, #4
 8000b24:	d02b      	beq.n	8000b7e <__aeabi_fadd+0x312>
 8000b26:	1d0e      	adds	r6, r1, #4
 8000b28:	e6e6      	b.n	80008f8 <__aeabi_fadd+0x8c>
 8000b2a:	2aff      	cmp	r2, #255	@ 0xff
 8000b2c:	d08d      	beq.n	8000a4a <__aeabi_fadd+0x1de>
 8000b2e:	2080      	movs	r0, #128	@ 0x80
 8000b30:	04c0      	lsls	r0, r0, #19
 8000b32:	4306      	orrs	r6, r0
 8000b34:	2b1b      	cmp	r3, #27
 8000b36:	dd24      	ble.n	8000b82 <__aeabi_fadd+0x316>
 8000b38:	0013      	movs	r3, r2
 8000b3a:	1d4e      	adds	r6, r1, #5
 8000b3c:	e6dc      	b.n	80008f8 <__aeabi_fadd+0x8c>
 8000b3e:	464c      	mov	r4, r9
 8000b40:	1b8f      	subs	r7, r1, r6
 8000b42:	e6f9      	b.n	8000938 <__aeabi_fadd+0xcc>
 8000b44:	464c      	mov	r4, r9
 8000b46:	000e      	movs	r6, r1
 8000b48:	e6d6      	b.n	80008f8 <__aeabi_fadd+0x8c>
 8000b4a:	2e00      	cmp	r6, #0
 8000b4c:	d149      	bne.n	8000be2 <__aeabi_fadd+0x376>
 8000b4e:	2900      	cmp	r1, #0
 8000b50:	d068      	beq.n	8000c24 <__aeabi_fadd+0x3b8>
 8000b52:	4667      	mov	r7, ip
 8000b54:	464c      	mov	r4, r9
 8000b56:	e77c      	b.n	8000a52 <__aeabi_fadd+0x1e6>
 8000b58:	1870      	adds	r0, r6, r1
 8000b5a:	0143      	lsls	r3, r0, #5
 8000b5c:	d574      	bpl.n	8000c48 <__aeabi_fadd+0x3dc>
 8000b5e:	4930      	ldr	r1, [pc, #192]	@ (8000c20 <__aeabi_fadd+0x3b4>)
 8000b60:	0840      	lsrs	r0, r0, #1
 8000b62:	4001      	ands	r1, r0
 8000b64:	0743      	lsls	r3, r0, #29
 8000b66:	d009      	beq.n	8000b7c <__aeabi_fadd+0x310>
 8000b68:	230f      	movs	r3, #15
 8000b6a:	4003      	ands	r3, r0
 8000b6c:	2b04      	cmp	r3, #4
 8000b6e:	d005      	beq.n	8000b7c <__aeabi_fadd+0x310>
 8000b70:	2302      	movs	r3, #2
 8000b72:	1d0e      	adds	r6, r1, #4
 8000b74:	e6c0      	b.n	80008f8 <__aeabi_fadd+0x8c>
 8000b76:	2301      	movs	r3, #1
 8000b78:	08cf      	lsrs	r7, r1, #3
 8000b7a:	e6c1      	b.n	8000900 <__aeabi_fadd+0x94>
 8000b7c:	2302      	movs	r3, #2
 8000b7e:	08cf      	lsrs	r7, r1, #3
 8000b80:	e6be      	b.n	8000900 <__aeabi_fadd+0x94>
 8000b82:	2520      	movs	r5, #32
 8000b84:	0030      	movs	r0, r6
 8000b86:	40d8      	lsrs	r0, r3
 8000b88:	1aeb      	subs	r3, r5, r3
 8000b8a:	409e      	lsls	r6, r3
 8000b8c:	0033      	movs	r3, r6
 8000b8e:	1e5d      	subs	r5, r3, #1
 8000b90:	41ab      	sbcs	r3, r5
 8000b92:	4303      	orrs	r3, r0
 8000b94:	0015      	movs	r5, r2
 8000b96:	185e      	adds	r6, r3, r1
 8000b98:	e7a0      	b.n	8000adc <__aeabi_fadd+0x270>
 8000b9a:	2900      	cmp	r1, #0
 8000b9c:	d100      	bne.n	8000ba0 <__aeabi_fadd+0x334>
 8000b9e:	e765      	b.n	8000a6c <__aeabi_fadd+0x200>
 8000ba0:	464c      	mov	r4, r9
 8000ba2:	4667      	mov	r7, ip
 8000ba4:	e6ac      	b.n	8000900 <__aeabi_fadd+0x94>
 8000ba6:	1b8f      	subs	r7, r1, r6
 8000ba8:	017b      	lsls	r3, r7, #5
 8000baa:	d52e      	bpl.n	8000c0a <__aeabi_fadd+0x39e>
 8000bac:	01bf      	lsls	r7, r7, #6
 8000bae:	09bf      	lsrs	r7, r7, #6
 8000bb0:	0038      	movs	r0, r7
 8000bb2:	f002 fef9 	bl	80039a8 <__clzsi2>
 8000bb6:	003b      	movs	r3, r7
 8000bb8:	3805      	subs	r0, #5
 8000bba:	4083      	lsls	r3, r0
 8000bbc:	464c      	mov	r4, r9
 8000bbe:	3501      	adds	r5, #1
 8000bc0:	e710      	b.n	80009e4 <__aeabi_fadd+0x178>
 8000bc2:	2e00      	cmp	r6, #0
 8000bc4:	d100      	bne.n	8000bc8 <__aeabi_fadd+0x35c>
 8000bc6:	e740      	b.n	8000a4a <__aeabi_fadd+0x1de>
 8000bc8:	2900      	cmp	r1, #0
 8000bca:	d100      	bne.n	8000bce <__aeabi_fadd+0x362>
 8000bcc:	e741      	b.n	8000a52 <__aeabi_fadd+0x1e6>
 8000bce:	2380      	movs	r3, #128	@ 0x80
 8000bd0:	03db      	lsls	r3, r3, #15
 8000bd2:	429f      	cmp	r7, r3
 8000bd4:	d200      	bcs.n	8000bd8 <__aeabi_fadd+0x36c>
 8000bd6:	e73c      	b.n	8000a52 <__aeabi_fadd+0x1e6>
 8000bd8:	459c      	cmp	ip, r3
 8000bda:	d300      	bcc.n	8000bde <__aeabi_fadd+0x372>
 8000bdc:	e739      	b.n	8000a52 <__aeabi_fadd+0x1e6>
 8000bde:	4667      	mov	r7, ip
 8000be0:	e737      	b.n	8000a52 <__aeabi_fadd+0x1e6>
 8000be2:	2900      	cmp	r1, #0
 8000be4:	d100      	bne.n	8000be8 <__aeabi_fadd+0x37c>
 8000be6:	e734      	b.n	8000a52 <__aeabi_fadd+0x1e6>
 8000be8:	2380      	movs	r3, #128	@ 0x80
 8000bea:	03db      	lsls	r3, r3, #15
 8000bec:	429f      	cmp	r7, r3
 8000bee:	d200      	bcs.n	8000bf2 <__aeabi_fadd+0x386>
 8000bf0:	e72f      	b.n	8000a52 <__aeabi_fadd+0x1e6>
 8000bf2:	459c      	cmp	ip, r3
 8000bf4:	d300      	bcc.n	8000bf8 <__aeabi_fadd+0x38c>
 8000bf6:	e72c      	b.n	8000a52 <__aeabi_fadd+0x1e6>
 8000bf8:	464c      	mov	r4, r9
 8000bfa:	4667      	mov	r7, ip
 8000bfc:	e729      	b.n	8000a52 <__aeabi_fadd+0x1e6>
 8000bfe:	2900      	cmp	r1, #0
 8000c00:	d100      	bne.n	8000c04 <__aeabi_fadd+0x398>
 8000c02:	e734      	b.n	8000a6e <__aeabi_fadd+0x202>
 8000c04:	2300      	movs	r3, #0
 8000c06:	08cf      	lsrs	r7, r1, #3
 8000c08:	e67a      	b.n	8000900 <__aeabi_fadd+0x94>
 8000c0a:	464c      	mov	r4, r9
 8000c0c:	2301      	movs	r3, #1
 8000c0e:	08ff      	lsrs	r7, r7, #3
 8000c10:	e676      	b.n	8000900 <__aeabi_fadd+0x94>
 8000c12:	2f00      	cmp	r7, #0
 8000c14:	d100      	bne.n	8000c18 <__aeabi_fadd+0x3ac>
 8000c16:	e729      	b.n	8000a6c <__aeabi_fadd+0x200>
 8000c18:	08ff      	lsrs	r7, r7, #3
 8000c1a:	e671      	b.n	8000900 <__aeabi_fadd+0x94>
 8000c1c:	fbffffff 	.word	0xfbffffff
 8000c20:	7dffffff 	.word	0x7dffffff
 8000c24:	2280      	movs	r2, #128	@ 0x80
 8000c26:	2400      	movs	r4, #0
 8000c28:	20ff      	movs	r0, #255	@ 0xff
 8000c2a:	03d2      	lsls	r2, r2, #15
 8000c2c:	e69d      	b.n	800096a <__aeabi_fadd+0xfe>
 8000c2e:	2300      	movs	r3, #0
 8000c30:	e666      	b.n	8000900 <__aeabi_fadd+0x94>
 8000c32:	2300      	movs	r3, #0
 8000c34:	08d7      	lsrs	r7, r2, #3
 8000c36:	e663      	b.n	8000900 <__aeabi_fadd+0x94>
 8000c38:	2001      	movs	r0, #1
 8000c3a:	0172      	lsls	r2, r6, #5
 8000c3c:	d500      	bpl.n	8000c40 <__aeabi_fadd+0x3d4>
 8000c3e:	e6e7      	b.n	8000a10 <__aeabi_fadd+0x1a4>
 8000c40:	0031      	movs	r1, r6
 8000c42:	2300      	movs	r3, #0
 8000c44:	08cf      	lsrs	r7, r1, #3
 8000c46:	e65b      	b.n	8000900 <__aeabi_fadd+0x94>
 8000c48:	2301      	movs	r3, #1
 8000c4a:	08c7      	lsrs	r7, r0, #3
 8000c4c:	e658      	b.n	8000900 <__aeabi_fadd+0x94>
 8000c4e:	46c0      	nop			@ (mov r8, r8)

08000c50 <__aeabi_fdiv>:
 8000c50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c52:	4646      	mov	r6, r8
 8000c54:	464f      	mov	r7, r9
 8000c56:	46d6      	mov	lr, sl
 8000c58:	0245      	lsls	r5, r0, #9
 8000c5a:	b5c0      	push	{r6, r7, lr}
 8000c5c:	0fc3      	lsrs	r3, r0, #31
 8000c5e:	0047      	lsls	r7, r0, #1
 8000c60:	4698      	mov	r8, r3
 8000c62:	1c0e      	adds	r6, r1, #0
 8000c64:	0a6d      	lsrs	r5, r5, #9
 8000c66:	0e3f      	lsrs	r7, r7, #24
 8000c68:	d05b      	beq.n	8000d22 <__aeabi_fdiv+0xd2>
 8000c6a:	2fff      	cmp	r7, #255	@ 0xff
 8000c6c:	d021      	beq.n	8000cb2 <__aeabi_fdiv+0x62>
 8000c6e:	2380      	movs	r3, #128	@ 0x80
 8000c70:	00ed      	lsls	r5, r5, #3
 8000c72:	04db      	lsls	r3, r3, #19
 8000c74:	431d      	orrs	r5, r3
 8000c76:	2300      	movs	r3, #0
 8000c78:	4699      	mov	r9, r3
 8000c7a:	469a      	mov	sl, r3
 8000c7c:	3f7f      	subs	r7, #127	@ 0x7f
 8000c7e:	0274      	lsls	r4, r6, #9
 8000c80:	0073      	lsls	r3, r6, #1
 8000c82:	0a64      	lsrs	r4, r4, #9
 8000c84:	0e1b      	lsrs	r3, r3, #24
 8000c86:	0ff6      	lsrs	r6, r6, #31
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d020      	beq.n	8000cce <__aeabi_fdiv+0x7e>
 8000c8c:	2bff      	cmp	r3, #255	@ 0xff
 8000c8e:	d043      	beq.n	8000d18 <__aeabi_fdiv+0xc8>
 8000c90:	2280      	movs	r2, #128	@ 0x80
 8000c92:	2000      	movs	r0, #0
 8000c94:	00e4      	lsls	r4, r4, #3
 8000c96:	04d2      	lsls	r2, r2, #19
 8000c98:	4314      	orrs	r4, r2
 8000c9a:	3b7f      	subs	r3, #127	@ 0x7f
 8000c9c:	4642      	mov	r2, r8
 8000c9e:	1aff      	subs	r7, r7, r3
 8000ca0:	464b      	mov	r3, r9
 8000ca2:	4072      	eors	r2, r6
 8000ca4:	2b0f      	cmp	r3, #15
 8000ca6:	d900      	bls.n	8000caa <__aeabi_fdiv+0x5a>
 8000ca8:	e09d      	b.n	8000de6 <__aeabi_fdiv+0x196>
 8000caa:	4971      	ldr	r1, [pc, #452]	@ (8000e70 <__aeabi_fdiv+0x220>)
 8000cac:	009b      	lsls	r3, r3, #2
 8000cae:	58cb      	ldr	r3, [r1, r3]
 8000cb0:	469f      	mov	pc, r3
 8000cb2:	2d00      	cmp	r5, #0
 8000cb4:	d15a      	bne.n	8000d6c <__aeabi_fdiv+0x11c>
 8000cb6:	2308      	movs	r3, #8
 8000cb8:	4699      	mov	r9, r3
 8000cba:	3b06      	subs	r3, #6
 8000cbc:	0274      	lsls	r4, r6, #9
 8000cbe:	469a      	mov	sl, r3
 8000cc0:	0073      	lsls	r3, r6, #1
 8000cc2:	27ff      	movs	r7, #255	@ 0xff
 8000cc4:	0a64      	lsrs	r4, r4, #9
 8000cc6:	0e1b      	lsrs	r3, r3, #24
 8000cc8:	0ff6      	lsrs	r6, r6, #31
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d1de      	bne.n	8000c8c <__aeabi_fdiv+0x3c>
 8000cce:	2c00      	cmp	r4, #0
 8000cd0:	d13b      	bne.n	8000d4a <__aeabi_fdiv+0xfa>
 8000cd2:	2301      	movs	r3, #1
 8000cd4:	4642      	mov	r2, r8
 8000cd6:	4649      	mov	r1, r9
 8000cd8:	4072      	eors	r2, r6
 8000cda:	4319      	orrs	r1, r3
 8000cdc:	290e      	cmp	r1, #14
 8000cde:	d818      	bhi.n	8000d12 <__aeabi_fdiv+0xc2>
 8000ce0:	4864      	ldr	r0, [pc, #400]	@ (8000e74 <__aeabi_fdiv+0x224>)
 8000ce2:	0089      	lsls	r1, r1, #2
 8000ce4:	5841      	ldr	r1, [r0, r1]
 8000ce6:	468f      	mov	pc, r1
 8000ce8:	4653      	mov	r3, sl
 8000cea:	2b02      	cmp	r3, #2
 8000cec:	d100      	bne.n	8000cf0 <__aeabi_fdiv+0xa0>
 8000cee:	e0b8      	b.n	8000e62 <__aeabi_fdiv+0x212>
 8000cf0:	2b03      	cmp	r3, #3
 8000cf2:	d06e      	beq.n	8000dd2 <__aeabi_fdiv+0x182>
 8000cf4:	4642      	mov	r2, r8
 8000cf6:	002c      	movs	r4, r5
 8000cf8:	2b01      	cmp	r3, #1
 8000cfa:	d140      	bne.n	8000d7e <__aeabi_fdiv+0x12e>
 8000cfc:	2000      	movs	r0, #0
 8000cfe:	2400      	movs	r4, #0
 8000d00:	05c0      	lsls	r0, r0, #23
 8000d02:	4320      	orrs	r0, r4
 8000d04:	07d2      	lsls	r2, r2, #31
 8000d06:	4310      	orrs	r0, r2
 8000d08:	bce0      	pop	{r5, r6, r7}
 8000d0a:	46ba      	mov	sl, r7
 8000d0c:	46b1      	mov	r9, r6
 8000d0e:	46a8      	mov	r8, r5
 8000d10:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000d12:	20ff      	movs	r0, #255	@ 0xff
 8000d14:	2400      	movs	r4, #0
 8000d16:	e7f3      	b.n	8000d00 <__aeabi_fdiv+0xb0>
 8000d18:	2c00      	cmp	r4, #0
 8000d1a:	d120      	bne.n	8000d5e <__aeabi_fdiv+0x10e>
 8000d1c:	2302      	movs	r3, #2
 8000d1e:	3fff      	subs	r7, #255	@ 0xff
 8000d20:	e7d8      	b.n	8000cd4 <__aeabi_fdiv+0x84>
 8000d22:	2d00      	cmp	r5, #0
 8000d24:	d105      	bne.n	8000d32 <__aeabi_fdiv+0xe2>
 8000d26:	2304      	movs	r3, #4
 8000d28:	4699      	mov	r9, r3
 8000d2a:	3b03      	subs	r3, #3
 8000d2c:	2700      	movs	r7, #0
 8000d2e:	469a      	mov	sl, r3
 8000d30:	e7a5      	b.n	8000c7e <__aeabi_fdiv+0x2e>
 8000d32:	0028      	movs	r0, r5
 8000d34:	f002 fe38 	bl	80039a8 <__clzsi2>
 8000d38:	2776      	movs	r7, #118	@ 0x76
 8000d3a:	1f43      	subs	r3, r0, #5
 8000d3c:	409d      	lsls	r5, r3
 8000d3e:	2300      	movs	r3, #0
 8000d40:	427f      	negs	r7, r7
 8000d42:	4699      	mov	r9, r3
 8000d44:	469a      	mov	sl, r3
 8000d46:	1a3f      	subs	r7, r7, r0
 8000d48:	e799      	b.n	8000c7e <__aeabi_fdiv+0x2e>
 8000d4a:	0020      	movs	r0, r4
 8000d4c:	f002 fe2c 	bl	80039a8 <__clzsi2>
 8000d50:	1f43      	subs	r3, r0, #5
 8000d52:	409c      	lsls	r4, r3
 8000d54:	2376      	movs	r3, #118	@ 0x76
 8000d56:	425b      	negs	r3, r3
 8000d58:	1a1b      	subs	r3, r3, r0
 8000d5a:	2000      	movs	r0, #0
 8000d5c:	e79e      	b.n	8000c9c <__aeabi_fdiv+0x4c>
 8000d5e:	2303      	movs	r3, #3
 8000d60:	464a      	mov	r2, r9
 8000d62:	431a      	orrs	r2, r3
 8000d64:	4691      	mov	r9, r2
 8000d66:	2003      	movs	r0, #3
 8000d68:	33fc      	adds	r3, #252	@ 0xfc
 8000d6a:	e797      	b.n	8000c9c <__aeabi_fdiv+0x4c>
 8000d6c:	230c      	movs	r3, #12
 8000d6e:	4699      	mov	r9, r3
 8000d70:	3b09      	subs	r3, #9
 8000d72:	27ff      	movs	r7, #255	@ 0xff
 8000d74:	469a      	mov	sl, r3
 8000d76:	e782      	b.n	8000c7e <__aeabi_fdiv+0x2e>
 8000d78:	2803      	cmp	r0, #3
 8000d7a:	d02c      	beq.n	8000dd6 <__aeabi_fdiv+0x186>
 8000d7c:	0032      	movs	r2, r6
 8000d7e:	0038      	movs	r0, r7
 8000d80:	307f      	adds	r0, #127	@ 0x7f
 8000d82:	2800      	cmp	r0, #0
 8000d84:	dd47      	ble.n	8000e16 <__aeabi_fdiv+0x1c6>
 8000d86:	0763      	lsls	r3, r4, #29
 8000d88:	d004      	beq.n	8000d94 <__aeabi_fdiv+0x144>
 8000d8a:	230f      	movs	r3, #15
 8000d8c:	4023      	ands	r3, r4
 8000d8e:	2b04      	cmp	r3, #4
 8000d90:	d000      	beq.n	8000d94 <__aeabi_fdiv+0x144>
 8000d92:	3404      	adds	r4, #4
 8000d94:	0123      	lsls	r3, r4, #4
 8000d96:	d503      	bpl.n	8000da0 <__aeabi_fdiv+0x150>
 8000d98:	0038      	movs	r0, r7
 8000d9a:	4b37      	ldr	r3, [pc, #220]	@ (8000e78 <__aeabi_fdiv+0x228>)
 8000d9c:	3080      	adds	r0, #128	@ 0x80
 8000d9e:	401c      	ands	r4, r3
 8000da0:	28fe      	cmp	r0, #254	@ 0xfe
 8000da2:	dcb6      	bgt.n	8000d12 <__aeabi_fdiv+0xc2>
 8000da4:	01a4      	lsls	r4, r4, #6
 8000da6:	0a64      	lsrs	r4, r4, #9
 8000da8:	b2c0      	uxtb	r0, r0
 8000daa:	e7a9      	b.n	8000d00 <__aeabi_fdiv+0xb0>
 8000dac:	2480      	movs	r4, #128	@ 0x80
 8000dae:	2200      	movs	r2, #0
 8000db0:	20ff      	movs	r0, #255	@ 0xff
 8000db2:	03e4      	lsls	r4, r4, #15
 8000db4:	e7a4      	b.n	8000d00 <__aeabi_fdiv+0xb0>
 8000db6:	2380      	movs	r3, #128	@ 0x80
 8000db8:	03db      	lsls	r3, r3, #15
 8000dba:	421d      	tst	r5, r3
 8000dbc:	d001      	beq.n	8000dc2 <__aeabi_fdiv+0x172>
 8000dbe:	421c      	tst	r4, r3
 8000dc0:	d00b      	beq.n	8000dda <__aeabi_fdiv+0x18a>
 8000dc2:	2480      	movs	r4, #128	@ 0x80
 8000dc4:	03e4      	lsls	r4, r4, #15
 8000dc6:	432c      	orrs	r4, r5
 8000dc8:	0264      	lsls	r4, r4, #9
 8000dca:	4642      	mov	r2, r8
 8000dcc:	20ff      	movs	r0, #255	@ 0xff
 8000dce:	0a64      	lsrs	r4, r4, #9
 8000dd0:	e796      	b.n	8000d00 <__aeabi_fdiv+0xb0>
 8000dd2:	4646      	mov	r6, r8
 8000dd4:	002c      	movs	r4, r5
 8000dd6:	2380      	movs	r3, #128	@ 0x80
 8000dd8:	03db      	lsls	r3, r3, #15
 8000dda:	431c      	orrs	r4, r3
 8000ddc:	0264      	lsls	r4, r4, #9
 8000dde:	0032      	movs	r2, r6
 8000de0:	20ff      	movs	r0, #255	@ 0xff
 8000de2:	0a64      	lsrs	r4, r4, #9
 8000de4:	e78c      	b.n	8000d00 <__aeabi_fdiv+0xb0>
 8000de6:	016d      	lsls	r5, r5, #5
 8000de8:	0160      	lsls	r0, r4, #5
 8000dea:	4285      	cmp	r5, r0
 8000dec:	d22d      	bcs.n	8000e4a <__aeabi_fdiv+0x1fa>
 8000dee:	231b      	movs	r3, #27
 8000df0:	2400      	movs	r4, #0
 8000df2:	3f01      	subs	r7, #1
 8000df4:	2601      	movs	r6, #1
 8000df6:	0029      	movs	r1, r5
 8000df8:	0064      	lsls	r4, r4, #1
 8000dfa:	006d      	lsls	r5, r5, #1
 8000dfc:	2900      	cmp	r1, #0
 8000dfe:	db01      	blt.n	8000e04 <__aeabi_fdiv+0x1b4>
 8000e00:	4285      	cmp	r5, r0
 8000e02:	d301      	bcc.n	8000e08 <__aeabi_fdiv+0x1b8>
 8000e04:	1a2d      	subs	r5, r5, r0
 8000e06:	4334      	orrs	r4, r6
 8000e08:	3b01      	subs	r3, #1
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d1f3      	bne.n	8000df6 <__aeabi_fdiv+0x1a6>
 8000e0e:	1e6b      	subs	r3, r5, #1
 8000e10:	419d      	sbcs	r5, r3
 8000e12:	432c      	orrs	r4, r5
 8000e14:	e7b3      	b.n	8000d7e <__aeabi_fdiv+0x12e>
 8000e16:	2301      	movs	r3, #1
 8000e18:	1a1b      	subs	r3, r3, r0
 8000e1a:	2b1b      	cmp	r3, #27
 8000e1c:	dd00      	ble.n	8000e20 <__aeabi_fdiv+0x1d0>
 8000e1e:	e76d      	b.n	8000cfc <__aeabi_fdiv+0xac>
 8000e20:	0021      	movs	r1, r4
 8000e22:	379e      	adds	r7, #158	@ 0x9e
 8000e24:	40d9      	lsrs	r1, r3
 8000e26:	40bc      	lsls	r4, r7
 8000e28:	000b      	movs	r3, r1
 8000e2a:	1e61      	subs	r1, r4, #1
 8000e2c:	418c      	sbcs	r4, r1
 8000e2e:	4323      	orrs	r3, r4
 8000e30:	0759      	lsls	r1, r3, #29
 8000e32:	d004      	beq.n	8000e3e <__aeabi_fdiv+0x1ee>
 8000e34:	210f      	movs	r1, #15
 8000e36:	4019      	ands	r1, r3
 8000e38:	2904      	cmp	r1, #4
 8000e3a:	d000      	beq.n	8000e3e <__aeabi_fdiv+0x1ee>
 8000e3c:	3304      	adds	r3, #4
 8000e3e:	0159      	lsls	r1, r3, #5
 8000e40:	d413      	bmi.n	8000e6a <__aeabi_fdiv+0x21a>
 8000e42:	019b      	lsls	r3, r3, #6
 8000e44:	2000      	movs	r0, #0
 8000e46:	0a5c      	lsrs	r4, r3, #9
 8000e48:	e75a      	b.n	8000d00 <__aeabi_fdiv+0xb0>
 8000e4a:	231a      	movs	r3, #26
 8000e4c:	2401      	movs	r4, #1
 8000e4e:	1a2d      	subs	r5, r5, r0
 8000e50:	e7d0      	b.n	8000df4 <__aeabi_fdiv+0x1a4>
 8000e52:	1e98      	subs	r0, r3, #2
 8000e54:	4243      	negs	r3, r0
 8000e56:	4158      	adcs	r0, r3
 8000e58:	4240      	negs	r0, r0
 8000e5a:	0032      	movs	r2, r6
 8000e5c:	2400      	movs	r4, #0
 8000e5e:	b2c0      	uxtb	r0, r0
 8000e60:	e74e      	b.n	8000d00 <__aeabi_fdiv+0xb0>
 8000e62:	4642      	mov	r2, r8
 8000e64:	20ff      	movs	r0, #255	@ 0xff
 8000e66:	2400      	movs	r4, #0
 8000e68:	e74a      	b.n	8000d00 <__aeabi_fdiv+0xb0>
 8000e6a:	2001      	movs	r0, #1
 8000e6c:	2400      	movs	r4, #0
 8000e6e:	e747      	b.n	8000d00 <__aeabi_fdiv+0xb0>
 8000e70:	080114f8 	.word	0x080114f8
 8000e74:	08011538 	.word	0x08011538
 8000e78:	f7ffffff 	.word	0xf7ffffff

08000e7c <__eqsf2>:
 8000e7c:	b570      	push	{r4, r5, r6, lr}
 8000e7e:	0042      	lsls	r2, r0, #1
 8000e80:	024e      	lsls	r6, r1, #9
 8000e82:	004c      	lsls	r4, r1, #1
 8000e84:	0245      	lsls	r5, r0, #9
 8000e86:	0a6d      	lsrs	r5, r5, #9
 8000e88:	0e12      	lsrs	r2, r2, #24
 8000e8a:	0fc3      	lsrs	r3, r0, #31
 8000e8c:	0a76      	lsrs	r6, r6, #9
 8000e8e:	0e24      	lsrs	r4, r4, #24
 8000e90:	0fc9      	lsrs	r1, r1, #31
 8000e92:	2aff      	cmp	r2, #255	@ 0xff
 8000e94:	d010      	beq.n	8000eb8 <__eqsf2+0x3c>
 8000e96:	2cff      	cmp	r4, #255	@ 0xff
 8000e98:	d00c      	beq.n	8000eb4 <__eqsf2+0x38>
 8000e9a:	2001      	movs	r0, #1
 8000e9c:	42a2      	cmp	r2, r4
 8000e9e:	d10a      	bne.n	8000eb6 <__eqsf2+0x3a>
 8000ea0:	42b5      	cmp	r5, r6
 8000ea2:	d108      	bne.n	8000eb6 <__eqsf2+0x3a>
 8000ea4:	428b      	cmp	r3, r1
 8000ea6:	d00f      	beq.n	8000ec8 <__eqsf2+0x4c>
 8000ea8:	2a00      	cmp	r2, #0
 8000eaa:	d104      	bne.n	8000eb6 <__eqsf2+0x3a>
 8000eac:	0028      	movs	r0, r5
 8000eae:	1e43      	subs	r3, r0, #1
 8000eb0:	4198      	sbcs	r0, r3
 8000eb2:	e000      	b.n	8000eb6 <__eqsf2+0x3a>
 8000eb4:	2001      	movs	r0, #1
 8000eb6:	bd70      	pop	{r4, r5, r6, pc}
 8000eb8:	2001      	movs	r0, #1
 8000eba:	2cff      	cmp	r4, #255	@ 0xff
 8000ebc:	d1fb      	bne.n	8000eb6 <__eqsf2+0x3a>
 8000ebe:	4335      	orrs	r5, r6
 8000ec0:	d1f9      	bne.n	8000eb6 <__eqsf2+0x3a>
 8000ec2:	404b      	eors	r3, r1
 8000ec4:	0018      	movs	r0, r3
 8000ec6:	e7f6      	b.n	8000eb6 <__eqsf2+0x3a>
 8000ec8:	2000      	movs	r0, #0
 8000eca:	e7f4      	b.n	8000eb6 <__eqsf2+0x3a>

08000ecc <__gesf2>:
 8000ecc:	b530      	push	{r4, r5, lr}
 8000ece:	0042      	lsls	r2, r0, #1
 8000ed0:	0244      	lsls	r4, r0, #9
 8000ed2:	024d      	lsls	r5, r1, #9
 8000ed4:	0fc3      	lsrs	r3, r0, #31
 8000ed6:	0048      	lsls	r0, r1, #1
 8000ed8:	0a64      	lsrs	r4, r4, #9
 8000eda:	0e12      	lsrs	r2, r2, #24
 8000edc:	0a6d      	lsrs	r5, r5, #9
 8000ede:	0e00      	lsrs	r0, r0, #24
 8000ee0:	0fc9      	lsrs	r1, r1, #31
 8000ee2:	2aff      	cmp	r2, #255	@ 0xff
 8000ee4:	d018      	beq.n	8000f18 <__gesf2+0x4c>
 8000ee6:	28ff      	cmp	r0, #255	@ 0xff
 8000ee8:	d00a      	beq.n	8000f00 <__gesf2+0x34>
 8000eea:	2a00      	cmp	r2, #0
 8000eec:	d11e      	bne.n	8000f2c <__gesf2+0x60>
 8000eee:	2800      	cmp	r0, #0
 8000ef0:	d10a      	bne.n	8000f08 <__gesf2+0x3c>
 8000ef2:	2d00      	cmp	r5, #0
 8000ef4:	d029      	beq.n	8000f4a <__gesf2+0x7e>
 8000ef6:	2c00      	cmp	r4, #0
 8000ef8:	d12d      	bne.n	8000f56 <__gesf2+0x8a>
 8000efa:	0048      	lsls	r0, r1, #1
 8000efc:	3801      	subs	r0, #1
 8000efe:	bd30      	pop	{r4, r5, pc}
 8000f00:	2d00      	cmp	r5, #0
 8000f02:	d125      	bne.n	8000f50 <__gesf2+0x84>
 8000f04:	2a00      	cmp	r2, #0
 8000f06:	d101      	bne.n	8000f0c <__gesf2+0x40>
 8000f08:	2c00      	cmp	r4, #0
 8000f0a:	d0f6      	beq.n	8000efa <__gesf2+0x2e>
 8000f0c:	428b      	cmp	r3, r1
 8000f0e:	d019      	beq.n	8000f44 <__gesf2+0x78>
 8000f10:	2001      	movs	r0, #1
 8000f12:	425b      	negs	r3, r3
 8000f14:	4318      	orrs	r0, r3
 8000f16:	e7f2      	b.n	8000efe <__gesf2+0x32>
 8000f18:	2c00      	cmp	r4, #0
 8000f1a:	d119      	bne.n	8000f50 <__gesf2+0x84>
 8000f1c:	28ff      	cmp	r0, #255	@ 0xff
 8000f1e:	d1f7      	bne.n	8000f10 <__gesf2+0x44>
 8000f20:	2d00      	cmp	r5, #0
 8000f22:	d115      	bne.n	8000f50 <__gesf2+0x84>
 8000f24:	2000      	movs	r0, #0
 8000f26:	428b      	cmp	r3, r1
 8000f28:	d1f2      	bne.n	8000f10 <__gesf2+0x44>
 8000f2a:	e7e8      	b.n	8000efe <__gesf2+0x32>
 8000f2c:	2800      	cmp	r0, #0
 8000f2e:	d0ef      	beq.n	8000f10 <__gesf2+0x44>
 8000f30:	428b      	cmp	r3, r1
 8000f32:	d1ed      	bne.n	8000f10 <__gesf2+0x44>
 8000f34:	4282      	cmp	r2, r0
 8000f36:	dceb      	bgt.n	8000f10 <__gesf2+0x44>
 8000f38:	db04      	blt.n	8000f44 <__gesf2+0x78>
 8000f3a:	42ac      	cmp	r4, r5
 8000f3c:	d8e8      	bhi.n	8000f10 <__gesf2+0x44>
 8000f3e:	2000      	movs	r0, #0
 8000f40:	42ac      	cmp	r4, r5
 8000f42:	d2dc      	bcs.n	8000efe <__gesf2+0x32>
 8000f44:	0058      	lsls	r0, r3, #1
 8000f46:	3801      	subs	r0, #1
 8000f48:	e7d9      	b.n	8000efe <__gesf2+0x32>
 8000f4a:	2c00      	cmp	r4, #0
 8000f4c:	d0d7      	beq.n	8000efe <__gesf2+0x32>
 8000f4e:	e7df      	b.n	8000f10 <__gesf2+0x44>
 8000f50:	2002      	movs	r0, #2
 8000f52:	4240      	negs	r0, r0
 8000f54:	e7d3      	b.n	8000efe <__gesf2+0x32>
 8000f56:	428b      	cmp	r3, r1
 8000f58:	d1da      	bne.n	8000f10 <__gesf2+0x44>
 8000f5a:	e7ee      	b.n	8000f3a <__gesf2+0x6e>

08000f5c <__lesf2>:
 8000f5c:	b530      	push	{r4, r5, lr}
 8000f5e:	0042      	lsls	r2, r0, #1
 8000f60:	0244      	lsls	r4, r0, #9
 8000f62:	024d      	lsls	r5, r1, #9
 8000f64:	0fc3      	lsrs	r3, r0, #31
 8000f66:	0048      	lsls	r0, r1, #1
 8000f68:	0a64      	lsrs	r4, r4, #9
 8000f6a:	0e12      	lsrs	r2, r2, #24
 8000f6c:	0a6d      	lsrs	r5, r5, #9
 8000f6e:	0e00      	lsrs	r0, r0, #24
 8000f70:	0fc9      	lsrs	r1, r1, #31
 8000f72:	2aff      	cmp	r2, #255	@ 0xff
 8000f74:	d017      	beq.n	8000fa6 <__lesf2+0x4a>
 8000f76:	28ff      	cmp	r0, #255	@ 0xff
 8000f78:	d00a      	beq.n	8000f90 <__lesf2+0x34>
 8000f7a:	2a00      	cmp	r2, #0
 8000f7c:	d11b      	bne.n	8000fb6 <__lesf2+0x5a>
 8000f7e:	2800      	cmp	r0, #0
 8000f80:	d10a      	bne.n	8000f98 <__lesf2+0x3c>
 8000f82:	2d00      	cmp	r5, #0
 8000f84:	d01d      	beq.n	8000fc2 <__lesf2+0x66>
 8000f86:	2c00      	cmp	r4, #0
 8000f88:	d12d      	bne.n	8000fe6 <__lesf2+0x8a>
 8000f8a:	0048      	lsls	r0, r1, #1
 8000f8c:	3801      	subs	r0, #1
 8000f8e:	e011      	b.n	8000fb4 <__lesf2+0x58>
 8000f90:	2d00      	cmp	r5, #0
 8000f92:	d10e      	bne.n	8000fb2 <__lesf2+0x56>
 8000f94:	2a00      	cmp	r2, #0
 8000f96:	d101      	bne.n	8000f9c <__lesf2+0x40>
 8000f98:	2c00      	cmp	r4, #0
 8000f9a:	d0f6      	beq.n	8000f8a <__lesf2+0x2e>
 8000f9c:	428b      	cmp	r3, r1
 8000f9e:	d10c      	bne.n	8000fba <__lesf2+0x5e>
 8000fa0:	0058      	lsls	r0, r3, #1
 8000fa2:	3801      	subs	r0, #1
 8000fa4:	e006      	b.n	8000fb4 <__lesf2+0x58>
 8000fa6:	2c00      	cmp	r4, #0
 8000fa8:	d103      	bne.n	8000fb2 <__lesf2+0x56>
 8000faa:	28ff      	cmp	r0, #255	@ 0xff
 8000fac:	d105      	bne.n	8000fba <__lesf2+0x5e>
 8000fae:	2d00      	cmp	r5, #0
 8000fb0:	d015      	beq.n	8000fde <__lesf2+0x82>
 8000fb2:	2002      	movs	r0, #2
 8000fb4:	bd30      	pop	{r4, r5, pc}
 8000fb6:	2800      	cmp	r0, #0
 8000fb8:	d106      	bne.n	8000fc8 <__lesf2+0x6c>
 8000fba:	2001      	movs	r0, #1
 8000fbc:	425b      	negs	r3, r3
 8000fbe:	4318      	orrs	r0, r3
 8000fc0:	e7f8      	b.n	8000fb4 <__lesf2+0x58>
 8000fc2:	2c00      	cmp	r4, #0
 8000fc4:	d0f6      	beq.n	8000fb4 <__lesf2+0x58>
 8000fc6:	e7f8      	b.n	8000fba <__lesf2+0x5e>
 8000fc8:	428b      	cmp	r3, r1
 8000fca:	d1f6      	bne.n	8000fba <__lesf2+0x5e>
 8000fcc:	4282      	cmp	r2, r0
 8000fce:	dcf4      	bgt.n	8000fba <__lesf2+0x5e>
 8000fd0:	dbe6      	blt.n	8000fa0 <__lesf2+0x44>
 8000fd2:	42ac      	cmp	r4, r5
 8000fd4:	d8f1      	bhi.n	8000fba <__lesf2+0x5e>
 8000fd6:	2000      	movs	r0, #0
 8000fd8:	42ac      	cmp	r4, r5
 8000fda:	d2eb      	bcs.n	8000fb4 <__lesf2+0x58>
 8000fdc:	e7e0      	b.n	8000fa0 <__lesf2+0x44>
 8000fde:	2000      	movs	r0, #0
 8000fe0:	428b      	cmp	r3, r1
 8000fe2:	d1ea      	bne.n	8000fba <__lesf2+0x5e>
 8000fe4:	e7e6      	b.n	8000fb4 <__lesf2+0x58>
 8000fe6:	428b      	cmp	r3, r1
 8000fe8:	d1e7      	bne.n	8000fba <__lesf2+0x5e>
 8000fea:	e7f2      	b.n	8000fd2 <__lesf2+0x76>

08000fec <__aeabi_fmul>:
 8000fec:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000fee:	464f      	mov	r7, r9
 8000ff0:	4646      	mov	r6, r8
 8000ff2:	46d6      	mov	lr, sl
 8000ff4:	0044      	lsls	r4, r0, #1
 8000ff6:	b5c0      	push	{r6, r7, lr}
 8000ff8:	0246      	lsls	r6, r0, #9
 8000ffa:	1c0f      	adds	r7, r1, #0
 8000ffc:	0a76      	lsrs	r6, r6, #9
 8000ffe:	0e24      	lsrs	r4, r4, #24
 8001000:	0fc5      	lsrs	r5, r0, #31
 8001002:	2c00      	cmp	r4, #0
 8001004:	d100      	bne.n	8001008 <__aeabi_fmul+0x1c>
 8001006:	e0da      	b.n	80011be <__aeabi_fmul+0x1d2>
 8001008:	2cff      	cmp	r4, #255	@ 0xff
 800100a:	d074      	beq.n	80010f6 <__aeabi_fmul+0x10a>
 800100c:	2380      	movs	r3, #128	@ 0x80
 800100e:	00f6      	lsls	r6, r6, #3
 8001010:	04db      	lsls	r3, r3, #19
 8001012:	431e      	orrs	r6, r3
 8001014:	2300      	movs	r3, #0
 8001016:	4699      	mov	r9, r3
 8001018:	469a      	mov	sl, r3
 800101a:	3c7f      	subs	r4, #127	@ 0x7f
 800101c:	027b      	lsls	r3, r7, #9
 800101e:	0a5b      	lsrs	r3, r3, #9
 8001020:	4698      	mov	r8, r3
 8001022:	007b      	lsls	r3, r7, #1
 8001024:	0e1b      	lsrs	r3, r3, #24
 8001026:	0fff      	lsrs	r7, r7, #31
 8001028:	2b00      	cmp	r3, #0
 800102a:	d074      	beq.n	8001116 <__aeabi_fmul+0x12a>
 800102c:	2bff      	cmp	r3, #255	@ 0xff
 800102e:	d100      	bne.n	8001032 <__aeabi_fmul+0x46>
 8001030:	e08e      	b.n	8001150 <__aeabi_fmul+0x164>
 8001032:	4642      	mov	r2, r8
 8001034:	2180      	movs	r1, #128	@ 0x80
 8001036:	00d2      	lsls	r2, r2, #3
 8001038:	04c9      	lsls	r1, r1, #19
 800103a:	4311      	orrs	r1, r2
 800103c:	3b7f      	subs	r3, #127	@ 0x7f
 800103e:	002a      	movs	r2, r5
 8001040:	18e4      	adds	r4, r4, r3
 8001042:	464b      	mov	r3, r9
 8001044:	407a      	eors	r2, r7
 8001046:	4688      	mov	r8, r1
 8001048:	b2d2      	uxtb	r2, r2
 800104a:	2b0a      	cmp	r3, #10
 800104c:	dc75      	bgt.n	800113a <__aeabi_fmul+0x14e>
 800104e:	464b      	mov	r3, r9
 8001050:	2000      	movs	r0, #0
 8001052:	2b02      	cmp	r3, #2
 8001054:	dd0f      	ble.n	8001076 <__aeabi_fmul+0x8a>
 8001056:	4649      	mov	r1, r9
 8001058:	2301      	movs	r3, #1
 800105a:	408b      	lsls	r3, r1
 800105c:	21a6      	movs	r1, #166	@ 0xa6
 800105e:	00c9      	lsls	r1, r1, #3
 8001060:	420b      	tst	r3, r1
 8001062:	d169      	bne.n	8001138 <__aeabi_fmul+0x14c>
 8001064:	2190      	movs	r1, #144	@ 0x90
 8001066:	0089      	lsls	r1, r1, #2
 8001068:	420b      	tst	r3, r1
 800106a:	d000      	beq.n	800106e <__aeabi_fmul+0x82>
 800106c:	e100      	b.n	8001270 <__aeabi_fmul+0x284>
 800106e:	2188      	movs	r1, #136	@ 0x88
 8001070:	4219      	tst	r1, r3
 8001072:	d000      	beq.n	8001076 <__aeabi_fmul+0x8a>
 8001074:	e0f5      	b.n	8001262 <__aeabi_fmul+0x276>
 8001076:	4641      	mov	r1, r8
 8001078:	0409      	lsls	r1, r1, #16
 800107a:	0c09      	lsrs	r1, r1, #16
 800107c:	4643      	mov	r3, r8
 800107e:	0008      	movs	r0, r1
 8001080:	0c35      	lsrs	r5, r6, #16
 8001082:	0436      	lsls	r6, r6, #16
 8001084:	0c1b      	lsrs	r3, r3, #16
 8001086:	0c36      	lsrs	r6, r6, #16
 8001088:	4370      	muls	r0, r6
 800108a:	4369      	muls	r1, r5
 800108c:	435e      	muls	r6, r3
 800108e:	435d      	muls	r5, r3
 8001090:	1876      	adds	r6, r6, r1
 8001092:	0c03      	lsrs	r3, r0, #16
 8001094:	199b      	adds	r3, r3, r6
 8001096:	4299      	cmp	r1, r3
 8001098:	d903      	bls.n	80010a2 <__aeabi_fmul+0xb6>
 800109a:	2180      	movs	r1, #128	@ 0x80
 800109c:	0249      	lsls	r1, r1, #9
 800109e:	468c      	mov	ip, r1
 80010a0:	4465      	add	r5, ip
 80010a2:	0400      	lsls	r0, r0, #16
 80010a4:	0419      	lsls	r1, r3, #16
 80010a6:	0c00      	lsrs	r0, r0, #16
 80010a8:	1809      	adds	r1, r1, r0
 80010aa:	018e      	lsls	r6, r1, #6
 80010ac:	1e70      	subs	r0, r6, #1
 80010ae:	4186      	sbcs	r6, r0
 80010b0:	0c1b      	lsrs	r3, r3, #16
 80010b2:	0e89      	lsrs	r1, r1, #26
 80010b4:	195b      	adds	r3, r3, r5
 80010b6:	430e      	orrs	r6, r1
 80010b8:	019b      	lsls	r3, r3, #6
 80010ba:	431e      	orrs	r6, r3
 80010bc:	011b      	lsls	r3, r3, #4
 80010be:	d46c      	bmi.n	800119a <__aeabi_fmul+0x1ae>
 80010c0:	0023      	movs	r3, r4
 80010c2:	337f      	adds	r3, #127	@ 0x7f
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	dc00      	bgt.n	80010ca <__aeabi_fmul+0xde>
 80010c8:	e0b1      	b.n	800122e <__aeabi_fmul+0x242>
 80010ca:	0015      	movs	r5, r2
 80010cc:	0771      	lsls	r1, r6, #29
 80010ce:	d00b      	beq.n	80010e8 <__aeabi_fmul+0xfc>
 80010d0:	200f      	movs	r0, #15
 80010d2:	0021      	movs	r1, r4
 80010d4:	4030      	ands	r0, r6
 80010d6:	2804      	cmp	r0, #4
 80010d8:	d006      	beq.n	80010e8 <__aeabi_fmul+0xfc>
 80010da:	3604      	adds	r6, #4
 80010dc:	0132      	lsls	r2, r6, #4
 80010de:	d503      	bpl.n	80010e8 <__aeabi_fmul+0xfc>
 80010e0:	4b6e      	ldr	r3, [pc, #440]	@ (800129c <__aeabi_fmul+0x2b0>)
 80010e2:	401e      	ands	r6, r3
 80010e4:	000b      	movs	r3, r1
 80010e6:	3380      	adds	r3, #128	@ 0x80
 80010e8:	2bfe      	cmp	r3, #254	@ 0xfe
 80010ea:	dd00      	ble.n	80010ee <__aeabi_fmul+0x102>
 80010ec:	e0bd      	b.n	800126a <__aeabi_fmul+0x27e>
 80010ee:	01b2      	lsls	r2, r6, #6
 80010f0:	0a52      	lsrs	r2, r2, #9
 80010f2:	b2db      	uxtb	r3, r3
 80010f4:	e048      	b.n	8001188 <__aeabi_fmul+0x19c>
 80010f6:	2e00      	cmp	r6, #0
 80010f8:	d000      	beq.n	80010fc <__aeabi_fmul+0x110>
 80010fa:	e092      	b.n	8001222 <__aeabi_fmul+0x236>
 80010fc:	2308      	movs	r3, #8
 80010fe:	4699      	mov	r9, r3
 8001100:	3b06      	subs	r3, #6
 8001102:	469a      	mov	sl, r3
 8001104:	027b      	lsls	r3, r7, #9
 8001106:	0a5b      	lsrs	r3, r3, #9
 8001108:	4698      	mov	r8, r3
 800110a:	007b      	lsls	r3, r7, #1
 800110c:	24ff      	movs	r4, #255	@ 0xff
 800110e:	0e1b      	lsrs	r3, r3, #24
 8001110:	0fff      	lsrs	r7, r7, #31
 8001112:	2b00      	cmp	r3, #0
 8001114:	d18a      	bne.n	800102c <__aeabi_fmul+0x40>
 8001116:	4642      	mov	r2, r8
 8001118:	2a00      	cmp	r2, #0
 800111a:	d164      	bne.n	80011e6 <__aeabi_fmul+0x1fa>
 800111c:	4649      	mov	r1, r9
 800111e:	3201      	adds	r2, #1
 8001120:	4311      	orrs	r1, r2
 8001122:	4689      	mov	r9, r1
 8001124:	290a      	cmp	r1, #10
 8001126:	dc08      	bgt.n	800113a <__aeabi_fmul+0x14e>
 8001128:	407d      	eors	r5, r7
 800112a:	2001      	movs	r0, #1
 800112c:	b2ea      	uxtb	r2, r5
 800112e:	2902      	cmp	r1, #2
 8001130:	dc91      	bgt.n	8001056 <__aeabi_fmul+0x6a>
 8001132:	0015      	movs	r5, r2
 8001134:	2200      	movs	r2, #0
 8001136:	e027      	b.n	8001188 <__aeabi_fmul+0x19c>
 8001138:	0015      	movs	r5, r2
 800113a:	4653      	mov	r3, sl
 800113c:	2b02      	cmp	r3, #2
 800113e:	d100      	bne.n	8001142 <__aeabi_fmul+0x156>
 8001140:	e093      	b.n	800126a <__aeabi_fmul+0x27e>
 8001142:	2b03      	cmp	r3, #3
 8001144:	d01a      	beq.n	800117c <__aeabi_fmul+0x190>
 8001146:	2b01      	cmp	r3, #1
 8001148:	d12c      	bne.n	80011a4 <__aeabi_fmul+0x1b8>
 800114a:	2300      	movs	r3, #0
 800114c:	2200      	movs	r2, #0
 800114e:	e01b      	b.n	8001188 <__aeabi_fmul+0x19c>
 8001150:	4643      	mov	r3, r8
 8001152:	34ff      	adds	r4, #255	@ 0xff
 8001154:	2b00      	cmp	r3, #0
 8001156:	d055      	beq.n	8001204 <__aeabi_fmul+0x218>
 8001158:	2103      	movs	r1, #3
 800115a:	464b      	mov	r3, r9
 800115c:	430b      	orrs	r3, r1
 800115e:	0019      	movs	r1, r3
 8001160:	2b0a      	cmp	r3, #10
 8001162:	dc00      	bgt.n	8001166 <__aeabi_fmul+0x17a>
 8001164:	e092      	b.n	800128c <__aeabi_fmul+0x2a0>
 8001166:	2b0f      	cmp	r3, #15
 8001168:	d000      	beq.n	800116c <__aeabi_fmul+0x180>
 800116a:	e08c      	b.n	8001286 <__aeabi_fmul+0x29a>
 800116c:	2280      	movs	r2, #128	@ 0x80
 800116e:	03d2      	lsls	r2, r2, #15
 8001170:	4216      	tst	r6, r2
 8001172:	d003      	beq.n	800117c <__aeabi_fmul+0x190>
 8001174:	4643      	mov	r3, r8
 8001176:	4213      	tst	r3, r2
 8001178:	d100      	bne.n	800117c <__aeabi_fmul+0x190>
 800117a:	e07d      	b.n	8001278 <__aeabi_fmul+0x28c>
 800117c:	2280      	movs	r2, #128	@ 0x80
 800117e:	03d2      	lsls	r2, r2, #15
 8001180:	4332      	orrs	r2, r6
 8001182:	0252      	lsls	r2, r2, #9
 8001184:	0a52      	lsrs	r2, r2, #9
 8001186:	23ff      	movs	r3, #255	@ 0xff
 8001188:	05d8      	lsls	r0, r3, #23
 800118a:	07ed      	lsls	r5, r5, #31
 800118c:	4310      	orrs	r0, r2
 800118e:	4328      	orrs	r0, r5
 8001190:	bce0      	pop	{r5, r6, r7}
 8001192:	46ba      	mov	sl, r7
 8001194:	46b1      	mov	r9, r6
 8001196:	46a8      	mov	r8, r5
 8001198:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800119a:	2301      	movs	r3, #1
 800119c:	0015      	movs	r5, r2
 800119e:	0871      	lsrs	r1, r6, #1
 80011a0:	401e      	ands	r6, r3
 80011a2:	430e      	orrs	r6, r1
 80011a4:	0023      	movs	r3, r4
 80011a6:	3380      	adds	r3, #128	@ 0x80
 80011a8:	1c61      	adds	r1, r4, #1
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	dd41      	ble.n	8001232 <__aeabi_fmul+0x246>
 80011ae:	0772      	lsls	r2, r6, #29
 80011b0:	d094      	beq.n	80010dc <__aeabi_fmul+0xf0>
 80011b2:	220f      	movs	r2, #15
 80011b4:	4032      	ands	r2, r6
 80011b6:	2a04      	cmp	r2, #4
 80011b8:	d000      	beq.n	80011bc <__aeabi_fmul+0x1d0>
 80011ba:	e78e      	b.n	80010da <__aeabi_fmul+0xee>
 80011bc:	e78e      	b.n	80010dc <__aeabi_fmul+0xf0>
 80011be:	2e00      	cmp	r6, #0
 80011c0:	d105      	bne.n	80011ce <__aeabi_fmul+0x1e2>
 80011c2:	2304      	movs	r3, #4
 80011c4:	4699      	mov	r9, r3
 80011c6:	3b03      	subs	r3, #3
 80011c8:	2400      	movs	r4, #0
 80011ca:	469a      	mov	sl, r3
 80011cc:	e726      	b.n	800101c <__aeabi_fmul+0x30>
 80011ce:	0030      	movs	r0, r6
 80011d0:	f002 fbea 	bl	80039a8 <__clzsi2>
 80011d4:	2476      	movs	r4, #118	@ 0x76
 80011d6:	1f43      	subs	r3, r0, #5
 80011d8:	409e      	lsls	r6, r3
 80011da:	2300      	movs	r3, #0
 80011dc:	4264      	negs	r4, r4
 80011de:	4699      	mov	r9, r3
 80011e0:	469a      	mov	sl, r3
 80011e2:	1a24      	subs	r4, r4, r0
 80011e4:	e71a      	b.n	800101c <__aeabi_fmul+0x30>
 80011e6:	4640      	mov	r0, r8
 80011e8:	f002 fbde 	bl	80039a8 <__clzsi2>
 80011ec:	464b      	mov	r3, r9
 80011ee:	1a24      	subs	r4, r4, r0
 80011f0:	3c76      	subs	r4, #118	@ 0x76
 80011f2:	2b0a      	cmp	r3, #10
 80011f4:	dca1      	bgt.n	800113a <__aeabi_fmul+0x14e>
 80011f6:	4643      	mov	r3, r8
 80011f8:	3805      	subs	r0, #5
 80011fa:	4083      	lsls	r3, r0
 80011fc:	407d      	eors	r5, r7
 80011fe:	4698      	mov	r8, r3
 8001200:	b2ea      	uxtb	r2, r5
 8001202:	e724      	b.n	800104e <__aeabi_fmul+0x62>
 8001204:	464a      	mov	r2, r9
 8001206:	3302      	adds	r3, #2
 8001208:	4313      	orrs	r3, r2
 800120a:	002a      	movs	r2, r5
 800120c:	407a      	eors	r2, r7
 800120e:	b2d2      	uxtb	r2, r2
 8001210:	2b0a      	cmp	r3, #10
 8001212:	dc92      	bgt.n	800113a <__aeabi_fmul+0x14e>
 8001214:	4649      	mov	r1, r9
 8001216:	0015      	movs	r5, r2
 8001218:	2900      	cmp	r1, #0
 800121a:	d026      	beq.n	800126a <__aeabi_fmul+0x27e>
 800121c:	4699      	mov	r9, r3
 800121e:	2002      	movs	r0, #2
 8001220:	e719      	b.n	8001056 <__aeabi_fmul+0x6a>
 8001222:	230c      	movs	r3, #12
 8001224:	4699      	mov	r9, r3
 8001226:	3b09      	subs	r3, #9
 8001228:	24ff      	movs	r4, #255	@ 0xff
 800122a:	469a      	mov	sl, r3
 800122c:	e6f6      	b.n	800101c <__aeabi_fmul+0x30>
 800122e:	0015      	movs	r5, r2
 8001230:	0021      	movs	r1, r4
 8001232:	2201      	movs	r2, #1
 8001234:	1ad3      	subs	r3, r2, r3
 8001236:	2b1b      	cmp	r3, #27
 8001238:	dd00      	ble.n	800123c <__aeabi_fmul+0x250>
 800123a:	e786      	b.n	800114a <__aeabi_fmul+0x15e>
 800123c:	319e      	adds	r1, #158	@ 0x9e
 800123e:	0032      	movs	r2, r6
 8001240:	408e      	lsls	r6, r1
 8001242:	40da      	lsrs	r2, r3
 8001244:	1e73      	subs	r3, r6, #1
 8001246:	419e      	sbcs	r6, r3
 8001248:	4332      	orrs	r2, r6
 800124a:	0753      	lsls	r3, r2, #29
 800124c:	d004      	beq.n	8001258 <__aeabi_fmul+0x26c>
 800124e:	230f      	movs	r3, #15
 8001250:	4013      	ands	r3, r2
 8001252:	2b04      	cmp	r3, #4
 8001254:	d000      	beq.n	8001258 <__aeabi_fmul+0x26c>
 8001256:	3204      	adds	r2, #4
 8001258:	0153      	lsls	r3, r2, #5
 800125a:	d510      	bpl.n	800127e <__aeabi_fmul+0x292>
 800125c:	2301      	movs	r3, #1
 800125e:	2200      	movs	r2, #0
 8001260:	e792      	b.n	8001188 <__aeabi_fmul+0x19c>
 8001262:	003d      	movs	r5, r7
 8001264:	4646      	mov	r6, r8
 8001266:	4682      	mov	sl, r0
 8001268:	e767      	b.n	800113a <__aeabi_fmul+0x14e>
 800126a:	23ff      	movs	r3, #255	@ 0xff
 800126c:	2200      	movs	r2, #0
 800126e:	e78b      	b.n	8001188 <__aeabi_fmul+0x19c>
 8001270:	2280      	movs	r2, #128	@ 0x80
 8001272:	2500      	movs	r5, #0
 8001274:	03d2      	lsls	r2, r2, #15
 8001276:	e786      	b.n	8001186 <__aeabi_fmul+0x19a>
 8001278:	003d      	movs	r5, r7
 800127a:	431a      	orrs	r2, r3
 800127c:	e783      	b.n	8001186 <__aeabi_fmul+0x19a>
 800127e:	0192      	lsls	r2, r2, #6
 8001280:	2300      	movs	r3, #0
 8001282:	0a52      	lsrs	r2, r2, #9
 8001284:	e780      	b.n	8001188 <__aeabi_fmul+0x19c>
 8001286:	003d      	movs	r5, r7
 8001288:	4646      	mov	r6, r8
 800128a:	e777      	b.n	800117c <__aeabi_fmul+0x190>
 800128c:	002a      	movs	r2, r5
 800128e:	2301      	movs	r3, #1
 8001290:	407a      	eors	r2, r7
 8001292:	408b      	lsls	r3, r1
 8001294:	2003      	movs	r0, #3
 8001296:	b2d2      	uxtb	r2, r2
 8001298:	e6e9      	b.n	800106e <__aeabi_fmul+0x82>
 800129a:	46c0      	nop			@ (mov r8, r8)
 800129c:	f7ffffff 	.word	0xf7ffffff

080012a0 <__aeabi_fsub>:
 80012a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80012a2:	4647      	mov	r7, r8
 80012a4:	46ce      	mov	lr, r9
 80012a6:	0243      	lsls	r3, r0, #9
 80012a8:	b580      	push	{r7, lr}
 80012aa:	0a5f      	lsrs	r7, r3, #9
 80012ac:	099b      	lsrs	r3, r3, #6
 80012ae:	0045      	lsls	r5, r0, #1
 80012b0:	004a      	lsls	r2, r1, #1
 80012b2:	469c      	mov	ip, r3
 80012b4:	024b      	lsls	r3, r1, #9
 80012b6:	0fc4      	lsrs	r4, r0, #31
 80012b8:	0fce      	lsrs	r6, r1, #31
 80012ba:	0e2d      	lsrs	r5, r5, #24
 80012bc:	0a58      	lsrs	r0, r3, #9
 80012be:	0e12      	lsrs	r2, r2, #24
 80012c0:	0999      	lsrs	r1, r3, #6
 80012c2:	2aff      	cmp	r2, #255	@ 0xff
 80012c4:	d06b      	beq.n	800139e <__aeabi_fsub+0xfe>
 80012c6:	2301      	movs	r3, #1
 80012c8:	405e      	eors	r6, r3
 80012ca:	1aab      	subs	r3, r5, r2
 80012cc:	42b4      	cmp	r4, r6
 80012ce:	d04b      	beq.n	8001368 <__aeabi_fsub+0xc8>
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	dc00      	bgt.n	80012d6 <__aeabi_fsub+0x36>
 80012d4:	e0ff      	b.n	80014d6 <__aeabi_fsub+0x236>
 80012d6:	2a00      	cmp	r2, #0
 80012d8:	d100      	bne.n	80012dc <__aeabi_fsub+0x3c>
 80012da:	e088      	b.n	80013ee <__aeabi_fsub+0x14e>
 80012dc:	2dff      	cmp	r5, #255	@ 0xff
 80012de:	d100      	bne.n	80012e2 <__aeabi_fsub+0x42>
 80012e0:	e0ef      	b.n	80014c2 <__aeabi_fsub+0x222>
 80012e2:	2280      	movs	r2, #128	@ 0x80
 80012e4:	04d2      	lsls	r2, r2, #19
 80012e6:	4311      	orrs	r1, r2
 80012e8:	2001      	movs	r0, #1
 80012ea:	2b1b      	cmp	r3, #27
 80012ec:	dc08      	bgt.n	8001300 <__aeabi_fsub+0x60>
 80012ee:	0008      	movs	r0, r1
 80012f0:	2220      	movs	r2, #32
 80012f2:	40d8      	lsrs	r0, r3
 80012f4:	1ad3      	subs	r3, r2, r3
 80012f6:	4099      	lsls	r1, r3
 80012f8:	000b      	movs	r3, r1
 80012fa:	1e5a      	subs	r2, r3, #1
 80012fc:	4193      	sbcs	r3, r2
 80012fe:	4318      	orrs	r0, r3
 8001300:	4663      	mov	r3, ip
 8001302:	1a1b      	subs	r3, r3, r0
 8001304:	469c      	mov	ip, r3
 8001306:	4663      	mov	r3, ip
 8001308:	015b      	lsls	r3, r3, #5
 800130a:	d400      	bmi.n	800130e <__aeabi_fsub+0x6e>
 800130c:	e0cd      	b.n	80014aa <__aeabi_fsub+0x20a>
 800130e:	4663      	mov	r3, ip
 8001310:	019f      	lsls	r7, r3, #6
 8001312:	09bf      	lsrs	r7, r7, #6
 8001314:	0038      	movs	r0, r7
 8001316:	f002 fb47 	bl	80039a8 <__clzsi2>
 800131a:	003b      	movs	r3, r7
 800131c:	3805      	subs	r0, #5
 800131e:	4083      	lsls	r3, r0
 8001320:	4285      	cmp	r5, r0
 8001322:	dc00      	bgt.n	8001326 <__aeabi_fsub+0x86>
 8001324:	e0a2      	b.n	800146c <__aeabi_fsub+0x1cc>
 8001326:	4ab7      	ldr	r2, [pc, #732]	@ (8001604 <__aeabi_fsub+0x364>)
 8001328:	1a2d      	subs	r5, r5, r0
 800132a:	401a      	ands	r2, r3
 800132c:	4694      	mov	ip, r2
 800132e:	075a      	lsls	r2, r3, #29
 8001330:	d100      	bne.n	8001334 <__aeabi_fsub+0x94>
 8001332:	e0c3      	b.n	80014bc <__aeabi_fsub+0x21c>
 8001334:	220f      	movs	r2, #15
 8001336:	4013      	ands	r3, r2
 8001338:	2b04      	cmp	r3, #4
 800133a:	d100      	bne.n	800133e <__aeabi_fsub+0x9e>
 800133c:	e0be      	b.n	80014bc <__aeabi_fsub+0x21c>
 800133e:	2304      	movs	r3, #4
 8001340:	4698      	mov	r8, r3
 8001342:	44c4      	add	ip, r8
 8001344:	4663      	mov	r3, ip
 8001346:	015b      	lsls	r3, r3, #5
 8001348:	d400      	bmi.n	800134c <__aeabi_fsub+0xac>
 800134a:	e0b7      	b.n	80014bc <__aeabi_fsub+0x21c>
 800134c:	1c68      	adds	r0, r5, #1
 800134e:	2dfe      	cmp	r5, #254	@ 0xfe
 8001350:	d000      	beq.n	8001354 <__aeabi_fsub+0xb4>
 8001352:	e0a5      	b.n	80014a0 <__aeabi_fsub+0x200>
 8001354:	20ff      	movs	r0, #255	@ 0xff
 8001356:	2200      	movs	r2, #0
 8001358:	05c0      	lsls	r0, r0, #23
 800135a:	4310      	orrs	r0, r2
 800135c:	07e4      	lsls	r4, r4, #31
 800135e:	4320      	orrs	r0, r4
 8001360:	bcc0      	pop	{r6, r7}
 8001362:	46b9      	mov	r9, r7
 8001364:	46b0      	mov	r8, r6
 8001366:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001368:	2b00      	cmp	r3, #0
 800136a:	dc00      	bgt.n	800136e <__aeabi_fsub+0xce>
 800136c:	e1eb      	b.n	8001746 <__aeabi_fsub+0x4a6>
 800136e:	2a00      	cmp	r2, #0
 8001370:	d046      	beq.n	8001400 <__aeabi_fsub+0x160>
 8001372:	2dff      	cmp	r5, #255	@ 0xff
 8001374:	d100      	bne.n	8001378 <__aeabi_fsub+0xd8>
 8001376:	e0a4      	b.n	80014c2 <__aeabi_fsub+0x222>
 8001378:	2280      	movs	r2, #128	@ 0x80
 800137a:	04d2      	lsls	r2, r2, #19
 800137c:	4311      	orrs	r1, r2
 800137e:	2b1b      	cmp	r3, #27
 8001380:	dc00      	bgt.n	8001384 <__aeabi_fsub+0xe4>
 8001382:	e0fb      	b.n	800157c <__aeabi_fsub+0x2dc>
 8001384:	2305      	movs	r3, #5
 8001386:	4698      	mov	r8, r3
 8001388:	002b      	movs	r3, r5
 800138a:	44c4      	add	ip, r8
 800138c:	4662      	mov	r2, ip
 800138e:	08d7      	lsrs	r7, r2, #3
 8001390:	2bff      	cmp	r3, #255	@ 0xff
 8001392:	d100      	bne.n	8001396 <__aeabi_fsub+0xf6>
 8001394:	e095      	b.n	80014c2 <__aeabi_fsub+0x222>
 8001396:	027a      	lsls	r2, r7, #9
 8001398:	0a52      	lsrs	r2, r2, #9
 800139a:	b2d8      	uxtb	r0, r3
 800139c:	e7dc      	b.n	8001358 <__aeabi_fsub+0xb8>
 800139e:	002b      	movs	r3, r5
 80013a0:	3bff      	subs	r3, #255	@ 0xff
 80013a2:	4699      	mov	r9, r3
 80013a4:	2900      	cmp	r1, #0
 80013a6:	d118      	bne.n	80013da <__aeabi_fsub+0x13a>
 80013a8:	2301      	movs	r3, #1
 80013aa:	405e      	eors	r6, r3
 80013ac:	42b4      	cmp	r4, r6
 80013ae:	d100      	bne.n	80013b2 <__aeabi_fsub+0x112>
 80013b0:	e0ca      	b.n	8001548 <__aeabi_fsub+0x2a8>
 80013b2:	464b      	mov	r3, r9
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d02d      	beq.n	8001414 <__aeabi_fsub+0x174>
 80013b8:	2d00      	cmp	r5, #0
 80013ba:	d000      	beq.n	80013be <__aeabi_fsub+0x11e>
 80013bc:	e13c      	b.n	8001638 <__aeabi_fsub+0x398>
 80013be:	23ff      	movs	r3, #255	@ 0xff
 80013c0:	4664      	mov	r4, ip
 80013c2:	2c00      	cmp	r4, #0
 80013c4:	d100      	bne.n	80013c8 <__aeabi_fsub+0x128>
 80013c6:	e15f      	b.n	8001688 <__aeabi_fsub+0x3e8>
 80013c8:	1e5d      	subs	r5, r3, #1
 80013ca:	2b01      	cmp	r3, #1
 80013cc:	d100      	bne.n	80013d0 <__aeabi_fsub+0x130>
 80013ce:	e174      	b.n	80016ba <__aeabi_fsub+0x41a>
 80013d0:	0034      	movs	r4, r6
 80013d2:	2bff      	cmp	r3, #255	@ 0xff
 80013d4:	d074      	beq.n	80014c0 <__aeabi_fsub+0x220>
 80013d6:	002b      	movs	r3, r5
 80013d8:	e103      	b.n	80015e2 <__aeabi_fsub+0x342>
 80013da:	42b4      	cmp	r4, r6
 80013dc:	d100      	bne.n	80013e0 <__aeabi_fsub+0x140>
 80013de:	e09c      	b.n	800151a <__aeabi_fsub+0x27a>
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d017      	beq.n	8001414 <__aeabi_fsub+0x174>
 80013e4:	2d00      	cmp	r5, #0
 80013e6:	d0ea      	beq.n	80013be <__aeabi_fsub+0x11e>
 80013e8:	0007      	movs	r7, r0
 80013ea:	0034      	movs	r4, r6
 80013ec:	e06c      	b.n	80014c8 <__aeabi_fsub+0x228>
 80013ee:	2900      	cmp	r1, #0
 80013f0:	d0cc      	beq.n	800138c <__aeabi_fsub+0xec>
 80013f2:	1e5a      	subs	r2, r3, #1
 80013f4:	2b01      	cmp	r3, #1
 80013f6:	d02b      	beq.n	8001450 <__aeabi_fsub+0x1b0>
 80013f8:	2bff      	cmp	r3, #255	@ 0xff
 80013fa:	d062      	beq.n	80014c2 <__aeabi_fsub+0x222>
 80013fc:	0013      	movs	r3, r2
 80013fe:	e773      	b.n	80012e8 <__aeabi_fsub+0x48>
 8001400:	2900      	cmp	r1, #0
 8001402:	d0c3      	beq.n	800138c <__aeabi_fsub+0xec>
 8001404:	1e5a      	subs	r2, r3, #1
 8001406:	2b01      	cmp	r3, #1
 8001408:	d100      	bne.n	800140c <__aeabi_fsub+0x16c>
 800140a:	e11e      	b.n	800164a <__aeabi_fsub+0x3aa>
 800140c:	2bff      	cmp	r3, #255	@ 0xff
 800140e:	d058      	beq.n	80014c2 <__aeabi_fsub+0x222>
 8001410:	0013      	movs	r3, r2
 8001412:	e7b4      	b.n	800137e <__aeabi_fsub+0xde>
 8001414:	22fe      	movs	r2, #254	@ 0xfe
 8001416:	1c6b      	adds	r3, r5, #1
 8001418:	421a      	tst	r2, r3
 800141a:	d10d      	bne.n	8001438 <__aeabi_fsub+0x198>
 800141c:	2d00      	cmp	r5, #0
 800141e:	d060      	beq.n	80014e2 <__aeabi_fsub+0x242>
 8001420:	4663      	mov	r3, ip
 8001422:	2b00      	cmp	r3, #0
 8001424:	d000      	beq.n	8001428 <__aeabi_fsub+0x188>
 8001426:	e120      	b.n	800166a <__aeabi_fsub+0x3ca>
 8001428:	2900      	cmp	r1, #0
 800142a:	d000      	beq.n	800142e <__aeabi_fsub+0x18e>
 800142c:	e128      	b.n	8001680 <__aeabi_fsub+0x3e0>
 800142e:	2280      	movs	r2, #128	@ 0x80
 8001430:	2400      	movs	r4, #0
 8001432:	20ff      	movs	r0, #255	@ 0xff
 8001434:	03d2      	lsls	r2, r2, #15
 8001436:	e78f      	b.n	8001358 <__aeabi_fsub+0xb8>
 8001438:	4663      	mov	r3, ip
 800143a:	1a5f      	subs	r7, r3, r1
 800143c:	017b      	lsls	r3, r7, #5
 800143e:	d500      	bpl.n	8001442 <__aeabi_fsub+0x1a2>
 8001440:	e0fe      	b.n	8001640 <__aeabi_fsub+0x3a0>
 8001442:	2f00      	cmp	r7, #0
 8001444:	d000      	beq.n	8001448 <__aeabi_fsub+0x1a8>
 8001446:	e765      	b.n	8001314 <__aeabi_fsub+0x74>
 8001448:	2400      	movs	r4, #0
 800144a:	2000      	movs	r0, #0
 800144c:	2200      	movs	r2, #0
 800144e:	e783      	b.n	8001358 <__aeabi_fsub+0xb8>
 8001450:	4663      	mov	r3, ip
 8001452:	1a59      	subs	r1, r3, r1
 8001454:	014b      	lsls	r3, r1, #5
 8001456:	d400      	bmi.n	800145a <__aeabi_fsub+0x1ba>
 8001458:	e119      	b.n	800168e <__aeabi_fsub+0x3ee>
 800145a:	018f      	lsls	r7, r1, #6
 800145c:	09bf      	lsrs	r7, r7, #6
 800145e:	0038      	movs	r0, r7
 8001460:	f002 faa2 	bl	80039a8 <__clzsi2>
 8001464:	003b      	movs	r3, r7
 8001466:	3805      	subs	r0, #5
 8001468:	4083      	lsls	r3, r0
 800146a:	2501      	movs	r5, #1
 800146c:	2220      	movs	r2, #32
 800146e:	1b40      	subs	r0, r0, r5
 8001470:	3001      	adds	r0, #1
 8001472:	1a12      	subs	r2, r2, r0
 8001474:	0019      	movs	r1, r3
 8001476:	4093      	lsls	r3, r2
 8001478:	40c1      	lsrs	r1, r0
 800147a:	1e5a      	subs	r2, r3, #1
 800147c:	4193      	sbcs	r3, r2
 800147e:	4319      	orrs	r1, r3
 8001480:	468c      	mov	ip, r1
 8001482:	1e0b      	subs	r3, r1, #0
 8001484:	d0e1      	beq.n	800144a <__aeabi_fsub+0x1aa>
 8001486:	075b      	lsls	r3, r3, #29
 8001488:	d100      	bne.n	800148c <__aeabi_fsub+0x1ec>
 800148a:	e152      	b.n	8001732 <__aeabi_fsub+0x492>
 800148c:	230f      	movs	r3, #15
 800148e:	2500      	movs	r5, #0
 8001490:	400b      	ands	r3, r1
 8001492:	2b04      	cmp	r3, #4
 8001494:	d000      	beq.n	8001498 <__aeabi_fsub+0x1f8>
 8001496:	e752      	b.n	800133e <__aeabi_fsub+0x9e>
 8001498:	2001      	movs	r0, #1
 800149a:	014a      	lsls	r2, r1, #5
 800149c:	d400      	bmi.n	80014a0 <__aeabi_fsub+0x200>
 800149e:	e092      	b.n	80015c6 <__aeabi_fsub+0x326>
 80014a0:	b2c0      	uxtb	r0, r0
 80014a2:	4663      	mov	r3, ip
 80014a4:	019a      	lsls	r2, r3, #6
 80014a6:	0a52      	lsrs	r2, r2, #9
 80014a8:	e756      	b.n	8001358 <__aeabi_fsub+0xb8>
 80014aa:	4663      	mov	r3, ip
 80014ac:	075b      	lsls	r3, r3, #29
 80014ae:	d005      	beq.n	80014bc <__aeabi_fsub+0x21c>
 80014b0:	230f      	movs	r3, #15
 80014b2:	4662      	mov	r2, ip
 80014b4:	4013      	ands	r3, r2
 80014b6:	2b04      	cmp	r3, #4
 80014b8:	d000      	beq.n	80014bc <__aeabi_fsub+0x21c>
 80014ba:	e740      	b.n	800133e <__aeabi_fsub+0x9e>
 80014bc:	002b      	movs	r3, r5
 80014be:	e765      	b.n	800138c <__aeabi_fsub+0xec>
 80014c0:	0007      	movs	r7, r0
 80014c2:	2f00      	cmp	r7, #0
 80014c4:	d100      	bne.n	80014c8 <__aeabi_fsub+0x228>
 80014c6:	e745      	b.n	8001354 <__aeabi_fsub+0xb4>
 80014c8:	2280      	movs	r2, #128	@ 0x80
 80014ca:	03d2      	lsls	r2, r2, #15
 80014cc:	433a      	orrs	r2, r7
 80014ce:	0252      	lsls	r2, r2, #9
 80014d0:	20ff      	movs	r0, #255	@ 0xff
 80014d2:	0a52      	lsrs	r2, r2, #9
 80014d4:	e740      	b.n	8001358 <__aeabi_fsub+0xb8>
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d179      	bne.n	80015ce <__aeabi_fsub+0x32e>
 80014da:	22fe      	movs	r2, #254	@ 0xfe
 80014dc:	1c6b      	adds	r3, r5, #1
 80014de:	421a      	tst	r2, r3
 80014e0:	d1aa      	bne.n	8001438 <__aeabi_fsub+0x198>
 80014e2:	4663      	mov	r3, ip
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d100      	bne.n	80014ea <__aeabi_fsub+0x24a>
 80014e8:	e0f5      	b.n	80016d6 <__aeabi_fsub+0x436>
 80014ea:	2900      	cmp	r1, #0
 80014ec:	d100      	bne.n	80014f0 <__aeabi_fsub+0x250>
 80014ee:	e0d1      	b.n	8001694 <__aeabi_fsub+0x3f4>
 80014f0:	1a5f      	subs	r7, r3, r1
 80014f2:	2380      	movs	r3, #128	@ 0x80
 80014f4:	04db      	lsls	r3, r3, #19
 80014f6:	421f      	tst	r7, r3
 80014f8:	d100      	bne.n	80014fc <__aeabi_fsub+0x25c>
 80014fa:	e10e      	b.n	800171a <__aeabi_fsub+0x47a>
 80014fc:	4662      	mov	r2, ip
 80014fe:	2401      	movs	r4, #1
 8001500:	1a8a      	subs	r2, r1, r2
 8001502:	4694      	mov	ip, r2
 8001504:	2000      	movs	r0, #0
 8001506:	4034      	ands	r4, r6
 8001508:	2a00      	cmp	r2, #0
 800150a:	d100      	bne.n	800150e <__aeabi_fsub+0x26e>
 800150c:	e724      	b.n	8001358 <__aeabi_fsub+0xb8>
 800150e:	2001      	movs	r0, #1
 8001510:	421a      	tst	r2, r3
 8001512:	d1c6      	bne.n	80014a2 <__aeabi_fsub+0x202>
 8001514:	2300      	movs	r3, #0
 8001516:	08d7      	lsrs	r7, r2, #3
 8001518:	e73d      	b.n	8001396 <__aeabi_fsub+0xf6>
 800151a:	2b00      	cmp	r3, #0
 800151c:	d017      	beq.n	800154e <__aeabi_fsub+0x2ae>
 800151e:	2d00      	cmp	r5, #0
 8001520:	d000      	beq.n	8001524 <__aeabi_fsub+0x284>
 8001522:	e0af      	b.n	8001684 <__aeabi_fsub+0x3e4>
 8001524:	23ff      	movs	r3, #255	@ 0xff
 8001526:	4665      	mov	r5, ip
 8001528:	2d00      	cmp	r5, #0
 800152a:	d100      	bne.n	800152e <__aeabi_fsub+0x28e>
 800152c:	e0ad      	b.n	800168a <__aeabi_fsub+0x3ea>
 800152e:	1e5e      	subs	r6, r3, #1
 8001530:	2b01      	cmp	r3, #1
 8001532:	d100      	bne.n	8001536 <__aeabi_fsub+0x296>
 8001534:	e089      	b.n	800164a <__aeabi_fsub+0x3aa>
 8001536:	2bff      	cmp	r3, #255	@ 0xff
 8001538:	d0c2      	beq.n	80014c0 <__aeabi_fsub+0x220>
 800153a:	2e1b      	cmp	r6, #27
 800153c:	dc00      	bgt.n	8001540 <__aeabi_fsub+0x2a0>
 800153e:	e0ab      	b.n	8001698 <__aeabi_fsub+0x3f8>
 8001540:	1d4b      	adds	r3, r1, #5
 8001542:	469c      	mov	ip, r3
 8001544:	0013      	movs	r3, r2
 8001546:	e721      	b.n	800138c <__aeabi_fsub+0xec>
 8001548:	464b      	mov	r3, r9
 800154a:	2b00      	cmp	r3, #0
 800154c:	d170      	bne.n	8001630 <__aeabi_fsub+0x390>
 800154e:	22fe      	movs	r2, #254	@ 0xfe
 8001550:	1c6b      	adds	r3, r5, #1
 8001552:	421a      	tst	r2, r3
 8001554:	d15e      	bne.n	8001614 <__aeabi_fsub+0x374>
 8001556:	2d00      	cmp	r5, #0
 8001558:	d000      	beq.n	800155c <__aeabi_fsub+0x2bc>
 800155a:	e0c3      	b.n	80016e4 <__aeabi_fsub+0x444>
 800155c:	4663      	mov	r3, ip
 800155e:	2b00      	cmp	r3, #0
 8001560:	d100      	bne.n	8001564 <__aeabi_fsub+0x2c4>
 8001562:	e0d0      	b.n	8001706 <__aeabi_fsub+0x466>
 8001564:	2900      	cmp	r1, #0
 8001566:	d100      	bne.n	800156a <__aeabi_fsub+0x2ca>
 8001568:	e094      	b.n	8001694 <__aeabi_fsub+0x3f4>
 800156a:	000a      	movs	r2, r1
 800156c:	4462      	add	r2, ip
 800156e:	0153      	lsls	r3, r2, #5
 8001570:	d400      	bmi.n	8001574 <__aeabi_fsub+0x2d4>
 8001572:	e0d8      	b.n	8001726 <__aeabi_fsub+0x486>
 8001574:	0192      	lsls	r2, r2, #6
 8001576:	2001      	movs	r0, #1
 8001578:	0a52      	lsrs	r2, r2, #9
 800157a:	e6ed      	b.n	8001358 <__aeabi_fsub+0xb8>
 800157c:	0008      	movs	r0, r1
 800157e:	2220      	movs	r2, #32
 8001580:	40d8      	lsrs	r0, r3
 8001582:	1ad3      	subs	r3, r2, r3
 8001584:	4099      	lsls	r1, r3
 8001586:	000b      	movs	r3, r1
 8001588:	1e5a      	subs	r2, r3, #1
 800158a:	4193      	sbcs	r3, r2
 800158c:	4303      	orrs	r3, r0
 800158e:	449c      	add	ip, r3
 8001590:	4663      	mov	r3, ip
 8001592:	015b      	lsls	r3, r3, #5
 8001594:	d589      	bpl.n	80014aa <__aeabi_fsub+0x20a>
 8001596:	3501      	adds	r5, #1
 8001598:	2dff      	cmp	r5, #255	@ 0xff
 800159a:	d100      	bne.n	800159e <__aeabi_fsub+0x2fe>
 800159c:	e6da      	b.n	8001354 <__aeabi_fsub+0xb4>
 800159e:	4662      	mov	r2, ip
 80015a0:	2301      	movs	r3, #1
 80015a2:	4919      	ldr	r1, [pc, #100]	@ (8001608 <__aeabi_fsub+0x368>)
 80015a4:	4013      	ands	r3, r2
 80015a6:	0852      	lsrs	r2, r2, #1
 80015a8:	400a      	ands	r2, r1
 80015aa:	431a      	orrs	r2, r3
 80015ac:	0013      	movs	r3, r2
 80015ae:	4694      	mov	ip, r2
 80015b0:	075b      	lsls	r3, r3, #29
 80015b2:	d004      	beq.n	80015be <__aeabi_fsub+0x31e>
 80015b4:	230f      	movs	r3, #15
 80015b6:	4013      	ands	r3, r2
 80015b8:	2b04      	cmp	r3, #4
 80015ba:	d000      	beq.n	80015be <__aeabi_fsub+0x31e>
 80015bc:	e6bf      	b.n	800133e <__aeabi_fsub+0x9e>
 80015be:	4663      	mov	r3, ip
 80015c0:	015b      	lsls	r3, r3, #5
 80015c2:	d500      	bpl.n	80015c6 <__aeabi_fsub+0x326>
 80015c4:	e6c2      	b.n	800134c <__aeabi_fsub+0xac>
 80015c6:	4663      	mov	r3, ip
 80015c8:	08df      	lsrs	r7, r3, #3
 80015ca:	002b      	movs	r3, r5
 80015cc:	e6e3      	b.n	8001396 <__aeabi_fsub+0xf6>
 80015ce:	1b53      	subs	r3, r2, r5
 80015d0:	2d00      	cmp	r5, #0
 80015d2:	d100      	bne.n	80015d6 <__aeabi_fsub+0x336>
 80015d4:	e6f4      	b.n	80013c0 <__aeabi_fsub+0x120>
 80015d6:	2080      	movs	r0, #128	@ 0x80
 80015d8:	4664      	mov	r4, ip
 80015da:	04c0      	lsls	r0, r0, #19
 80015dc:	4304      	orrs	r4, r0
 80015de:	46a4      	mov	ip, r4
 80015e0:	0034      	movs	r4, r6
 80015e2:	2001      	movs	r0, #1
 80015e4:	2b1b      	cmp	r3, #27
 80015e6:	dc09      	bgt.n	80015fc <__aeabi_fsub+0x35c>
 80015e8:	2520      	movs	r5, #32
 80015ea:	4660      	mov	r0, ip
 80015ec:	40d8      	lsrs	r0, r3
 80015ee:	1aeb      	subs	r3, r5, r3
 80015f0:	4665      	mov	r5, ip
 80015f2:	409d      	lsls	r5, r3
 80015f4:	002b      	movs	r3, r5
 80015f6:	1e5d      	subs	r5, r3, #1
 80015f8:	41ab      	sbcs	r3, r5
 80015fa:	4318      	orrs	r0, r3
 80015fc:	1a0b      	subs	r3, r1, r0
 80015fe:	469c      	mov	ip, r3
 8001600:	0015      	movs	r5, r2
 8001602:	e680      	b.n	8001306 <__aeabi_fsub+0x66>
 8001604:	fbffffff 	.word	0xfbffffff
 8001608:	7dffffff 	.word	0x7dffffff
 800160c:	22fe      	movs	r2, #254	@ 0xfe
 800160e:	1c6b      	adds	r3, r5, #1
 8001610:	4213      	tst	r3, r2
 8001612:	d0a3      	beq.n	800155c <__aeabi_fsub+0x2bc>
 8001614:	2bff      	cmp	r3, #255	@ 0xff
 8001616:	d100      	bne.n	800161a <__aeabi_fsub+0x37a>
 8001618:	e69c      	b.n	8001354 <__aeabi_fsub+0xb4>
 800161a:	4461      	add	r1, ip
 800161c:	0849      	lsrs	r1, r1, #1
 800161e:	074a      	lsls	r2, r1, #29
 8001620:	d049      	beq.n	80016b6 <__aeabi_fsub+0x416>
 8001622:	220f      	movs	r2, #15
 8001624:	400a      	ands	r2, r1
 8001626:	2a04      	cmp	r2, #4
 8001628:	d045      	beq.n	80016b6 <__aeabi_fsub+0x416>
 800162a:	1d0a      	adds	r2, r1, #4
 800162c:	4694      	mov	ip, r2
 800162e:	e6ad      	b.n	800138c <__aeabi_fsub+0xec>
 8001630:	2d00      	cmp	r5, #0
 8001632:	d100      	bne.n	8001636 <__aeabi_fsub+0x396>
 8001634:	e776      	b.n	8001524 <__aeabi_fsub+0x284>
 8001636:	e68d      	b.n	8001354 <__aeabi_fsub+0xb4>
 8001638:	0034      	movs	r4, r6
 800163a:	20ff      	movs	r0, #255	@ 0xff
 800163c:	2200      	movs	r2, #0
 800163e:	e68b      	b.n	8001358 <__aeabi_fsub+0xb8>
 8001640:	4663      	mov	r3, ip
 8001642:	2401      	movs	r4, #1
 8001644:	1acf      	subs	r7, r1, r3
 8001646:	4034      	ands	r4, r6
 8001648:	e664      	b.n	8001314 <__aeabi_fsub+0x74>
 800164a:	4461      	add	r1, ip
 800164c:	014b      	lsls	r3, r1, #5
 800164e:	d56d      	bpl.n	800172c <__aeabi_fsub+0x48c>
 8001650:	0848      	lsrs	r0, r1, #1
 8001652:	4944      	ldr	r1, [pc, #272]	@ (8001764 <__aeabi_fsub+0x4c4>)
 8001654:	4001      	ands	r1, r0
 8001656:	0743      	lsls	r3, r0, #29
 8001658:	d02c      	beq.n	80016b4 <__aeabi_fsub+0x414>
 800165a:	230f      	movs	r3, #15
 800165c:	4003      	ands	r3, r0
 800165e:	2b04      	cmp	r3, #4
 8001660:	d028      	beq.n	80016b4 <__aeabi_fsub+0x414>
 8001662:	1d0b      	adds	r3, r1, #4
 8001664:	469c      	mov	ip, r3
 8001666:	2302      	movs	r3, #2
 8001668:	e690      	b.n	800138c <__aeabi_fsub+0xec>
 800166a:	2900      	cmp	r1, #0
 800166c:	d100      	bne.n	8001670 <__aeabi_fsub+0x3d0>
 800166e:	e72b      	b.n	80014c8 <__aeabi_fsub+0x228>
 8001670:	2380      	movs	r3, #128	@ 0x80
 8001672:	03db      	lsls	r3, r3, #15
 8001674:	429f      	cmp	r7, r3
 8001676:	d200      	bcs.n	800167a <__aeabi_fsub+0x3da>
 8001678:	e726      	b.n	80014c8 <__aeabi_fsub+0x228>
 800167a:	4298      	cmp	r0, r3
 800167c:	d300      	bcc.n	8001680 <__aeabi_fsub+0x3e0>
 800167e:	e723      	b.n	80014c8 <__aeabi_fsub+0x228>
 8001680:	2401      	movs	r4, #1
 8001682:	4034      	ands	r4, r6
 8001684:	0007      	movs	r7, r0
 8001686:	e71f      	b.n	80014c8 <__aeabi_fsub+0x228>
 8001688:	0034      	movs	r4, r6
 800168a:	468c      	mov	ip, r1
 800168c:	e67e      	b.n	800138c <__aeabi_fsub+0xec>
 800168e:	2301      	movs	r3, #1
 8001690:	08cf      	lsrs	r7, r1, #3
 8001692:	e680      	b.n	8001396 <__aeabi_fsub+0xf6>
 8001694:	2300      	movs	r3, #0
 8001696:	e67e      	b.n	8001396 <__aeabi_fsub+0xf6>
 8001698:	2020      	movs	r0, #32
 800169a:	4665      	mov	r5, ip
 800169c:	1b80      	subs	r0, r0, r6
 800169e:	4085      	lsls	r5, r0
 80016a0:	4663      	mov	r3, ip
 80016a2:	0028      	movs	r0, r5
 80016a4:	40f3      	lsrs	r3, r6
 80016a6:	1e45      	subs	r5, r0, #1
 80016a8:	41a8      	sbcs	r0, r5
 80016aa:	4303      	orrs	r3, r0
 80016ac:	469c      	mov	ip, r3
 80016ae:	0015      	movs	r5, r2
 80016b0:	448c      	add	ip, r1
 80016b2:	e76d      	b.n	8001590 <__aeabi_fsub+0x2f0>
 80016b4:	2302      	movs	r3, #2
 80016b6:	08cf      	lsrs	r7, r1, #3
 80016b8:	e66d      	b.n	8001396 <__aeabi_fsub+0xf6>
 80016ba:	1b0f      	subs	r7, r1, r4
 80016bc:	017b      	lsls	r3, r7, #5
 80016be:	d528      	bpl.n	8001712 <__aeabi_fsub+0x472>
 80016c0:	01bf      	lsls	r7, r7, #6
 80016c2:	09bf      	lsrs	r7, r7, #6
 80016c4:	0038      	movs	r0, r7
 80016c6:	f002 f96f 	bl	80039a8 <__clzsi2>
 80016ca:	003b      	movs	r3, r7
 80016cc:	3805      	subs	r0, #5
 80016ce:	4083      	lsls	r3, r0
 80016d0:	0034      	movs	r4, r6
 80016d2:	2501      	movs	r5, #1
 80016d4:	e6ca      	b.n	800146c <__aeabi_fsub+0x1cc>
 80016d6:	2900      	cmp	r1, #0
 80016d8:	d100      	bne.n	80016dc <__aeabi_fsub+0x43c>
 80016da:	e6b5      	b.n	8001448 <__aeabi_fsub+0x1a8>
 80016dc:	2401      	movs	r4, #1
 80016de:	0007      	movs	r7, r0
 80016e0:	4034      	ands	r4, r6
 80016e2:	e658      	b.n	8001396 <__aeabi_fsub+0xf6>
 80016e4:	4663      	mov	r3, ip
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d100      	bne.n	80016ec <__aeabi_fsub+0x44c>
 80016ea:	e6e9      	b.n	80014c0 <__aeabi_fsub+0x220>
 80016ec:	2900      	cmp	r1, #0
 80016ee:	d100      	bne.n	80016f2 <__aeabi_fsub+0x452>
 80016f0:	e6ea      	b.n	80014c8 <__aeabi_fsub+0x228>
 80016f2:	2380      	movs	r3, #128	@ 0x80
 80016f4:	03db      	lsls	r3, r3, #15
 80016f6:	429f      	cmp	r7, r3
 80016f8:	d200      	bcs.n	80016fc <__aeabi_fsub+0x45c>
 80016fa:	e6e5      	b.n	80014c8 <__aeabi_fsub+0x228>
 80016fc:	4298      	cmp	r0, r3
 80016fe:	d300      	bcc.n	8001702 <__aeabi_fsub+0x462>
 8001700:	e6e2      	b.n	80014c8 <__aeabi_fsub+0x228>
 8001702:	0007      	movs	r7, r0
 8001704:	e6e0      	b.n	80014c8 <__aeabi_fsub+0x228>
 8001706:	2900      	cmp	r1, #0
 8001708:	d100      	bne.n	800170c <__aeabi_fsub+0x46c>
 800170a:	e69e      	b.n	800144a <__aeabi_fsub+0x1aa>
 800170c:	2300      	movs	r3, #0
 800170e:	08cf      	lsrs	r7, r1, #3
 8001710:	e641      	b.n	8001396 <__aeabi_fsub+0xf6>
 8001712:	0034      	movs	r4, r6
 8001714:	2301      	movs	r3, #1
 8001716:	08ff      	lsrs	r7, r7, #3
 8001718:	e63d      	b.n	8001396 <__aeabi_fsub+0xf6>
 800171a:	2f00      	cmp	r7, #0
 800171c:	d100      	bne.n	8001720 <__aeabi_fsub+0x480>
 800171e:	e693      	b.n	8001448 <__aeabi_fsub+0x1a8>
 8001720:	2300      	movs	r3, #0
 8001722:	08ff      	lsrs	r7, r7, #3
 8001724:	e637      	b.n	8001396 <__aeabi_fsub+0xf6>
 8001726:	2300      	movs	r3, #0
 8001728:	08d7      	lsrs	r7, r2, #3
 800172a:	e634      	b.n	8001396 <__aeabi_fsub+0xf6>
 800172c:	2301      	movs	r3, #1
 800172e:	08cf      	lsrs	r7, r1, #3
 8001730:	e631      	b.n	8001396 <__aeabi_fsub+0xf6>
 8001732:	2280      	movs	r2, #128	@ 0x80
 8001734:	000b      	movs	r3, r1
 8001736:	04d2      	lsls	r2, r2, #19
 8001738:	2001      	movs	r0, #1
 800173a:	4013      	ands	r3, r2
 800173c:	4211      	tst	r1, r2
 800173e:	d000      	beq.n	8001742 <__aeabi_fsub+0x4a2>
 8001740:	e6ae      	b.n	80014a0 <__aeabi_fsub+0x200>
 8001742:	08cf      	lsrs	r7, r1, #3
 8001744:	e627      	b.n	8001396 <__aeabi_fsub+0xf6>
 8001746:	2b00      	cmp	r3, #0
 8001748:	d100      	bne.n	800174c <__aeabi_fsub+0x4ac>
 800174a:	e75f      	b.n	800160c <__aeabi_fsub+0x36c>
 800174c:	1b56      	subs	r6, r2, r5
 800174e:	2d00      	cmp	r5, #0
 8001750:	d101      	bne.n	8001756 <__aeabi_fsub+0x4b6>
 8001752:	0033      	movs	r3, r6
 8001754:	e6e7      	b.n	8001526 <__aeabi_fsub+0x286>
 8001756:	2380      	movs	r3, #128	@ 0x80
 8001758:	4660      	mov	r0, ip
 800175a:	04db      	lsls	r3, r3, #19
 800175c:	4318      	orrs	r0, r3
 800175e:	4684      	mov	ip, r0
 8001760:	e6eb      	b.n	800153a <__aeabi_fsub+0x29a>
 8001762:	46c0      	nop			@ (mov r8, r8)
 8001764:	7dffffff 	.word	0x7dffffff

08001768 <__aeabi_f2iz>:
 8001768:	0241      	lsls	r1, r0, #9
 800176a:	0042      	lsls	r2, r0, #1
 800176c:	0fc3      	lsrs	r3, r0, #31
 800176e:	0a49      	lsrs	r1, r1, #9
 8001770:	2000      	movs	r0, #0
 8001772:	0e12      	lsrs	r2, r2, #24
 8001774:	2a7e      	cmp	r2, #126	@ 0x7e
 8001776:	dd03      	ble.n	8001780 <__aeabi_f2iz+0x18>
 8001778:	2a9d      	cmp	r2, #157	@ 0x9d
 800177a:	dd02      	ble.n	8001782 <__aeabi_f2iz+0x1a>
 800177c:	4a09      	ldr	r2, [pc, #36]	@ (80017a4 <__aeabi_f2iz+0x3c>)
 800177e:	1898      	adds	r0, r3, r2
 8001780:	4770      	bx	lr
 8001782:	2080      	movs	r0, #128	@ 0x80
 8001784:	0400      	lsls	r0, r0, #16
 8001786:	4301      	orrs	r1, r0
 8001788:	2a95      	cmp	r2, #149	@ 0x95
 800178a:	dc07      	bgt.n	800179c <__aeabi_f2iz+0x34>
 800178c:	2096      	movs	r0, #150	@ 0x96
 800178e:	1a82      	subs	r2, r0, r2
 8001790:	40d1      	lsrs	r1, r2
 8001792:	4248      	negs	r0, r1
 8001794:	2b00      	cmp	r3, #0
 8001796:	d1f3      	bne.n	8001780 <__aeabi_f2iz+0x18>
 8001798:	0008      	movs	r0, r1
 800179a:	e7f1      	b.n	8001780 <__aeabi_f2iz+0x18>
 800179c:	3a96      	subs	r2, #150	@ 0x96
 800179e:	4091      	lsls	r1, r2
 80017a0:	e7f7      	b.n	8001792 <__aeabi_f2iz+0x2a>
 80017a2:	46c0      	nop			@ (mov r8, r8)
 80017a4:	7fffffff 	.word	0x7fffffff

080017a8 <__aeabi_i2f>:
 80017a8:	b570      	push	{r4, r5, r6, lr}
 80017aa:	2800      	cmp	r0, #0
 80017ac:	d012      	beq.n	80017d4 <__aeabi_i2f+0x2c>
 80017ae:	17c3      	asrs	r3, r0, #31
 80017b0:	18c5      	adds	r5, r0, r3
 80017b2:	405d      	eors	r5, r3
 80017b4:	0fc4      	lsrs	r4, r0, #31
 80017b6:	0028      	movs	r0, r5
 80017b8:	f002 f8f6 	bl	80039a8 <__clzsi2>
 80017bc:	239e      	movs	r3, #158	@ 0x9e
 80017be:	1a1b      	subs	r3, r3, r0
 80017c0:	2b96      	cmp	r3, #150	@ 0x96
 80017c2:	dc0f      	bgt.n	80017e4 <__aeabi_i2f+0x3c>
 80017c4:	2808      	cmp	r0, #8
 80017c6:	d038      	beq.n	800183a <__aeabi_i2f+0x92>
 80017c8:	3808      	subs	r0, #8
 80017ca:	4085      	lsls	r5, r0
 80017cc:	026d      	lsls	r5, r5, #9
 80017ce:	0a6d      	lsrs	r5, r5, #9
 80017d0:	b2d8      	uxtb	r0, r3
 80017d2:	e002      	b.n	80017da <__aeabi_i2f+0x32>
 80017d4:	2400      	movs	r4, #0
 80017d6:	2000      	movs	r0, #0
 80017d8:	2500      	movs	r5, #0
 80017da:	05c0      	lsls	r0, r0, #23
 80017dc:	4328      	orrs	r0, r5
 80017de:	07e4      	lsls	r4, r4, #31
 80017e0:	4320      	orrs	r0, r4
 80017e2:	bd70      	pop	{r4, r5, r6, pc}
 80017e4:	2b99      	cmp	r3, #153	@ 0x99
 80017e6:	dc14      	bgt.n	8001812 <__aeabi_i2f+0x6a>
 80017e8:	1f42      	subs	r2, r0, #5
 80017ea:	4095      	lsls	r5, r2
 80017ec:	002a      	movs	r2, r5
 80017ee:	4915      	ldr	r1, [pc, #84]	@ (8001844 <__aeabi_i2f+0x9c>)
 80017f0:	4011      	ands	r1, r2
 80017f2:	0755      	lsls	r5, r2, #29
 80017f4:	d01c      	beq.n	8001830 <__aeabi_i2f+0x88>
 80017f6:	250f      	movs	r5, #15
 80017f8:	402a      	ands	r2, r5
 80017fa:	2a04      	cmp	r2, #4
 80017fc:	d018      	beq.n	8001830 <__aeabi_i2f+0x88>
 80017fe:	3104      	adds	r1, #4
 8001800:	08ca      	lsrs	r2, r1, #3
 8001802:	0149      	lsls	r1, r1, #5
 8001804:	d515      	bpl.n	8001832 <__aeabi_i2f+0x8a>
 8001806:	239f      	movs	r3, #159	@ 0x9f
 8001808:	0252      	lsls	r2, r2, #9
 800180a:	1a18      	subs	r0, r3, r0
 800180c:	0a55      	lsrs	r5, r2, #9
 800180e:	b2c0      	uxtb	r0, r0
 8001810:	e7e3      	b.n	80017da <__aeabi_i2f+0x32>
 8001812:	2205      	movs	r2, #5
 8001814:	0029      	movs	r1, r5
 8001816:	1a12      	subs	r2, r2, r0
 8001818:	40d1      	lsrs	r1, r2
 800181a:	0002      	movs	r2, r0
 800181c:	321b      	adds	r2, #27
 800181e:	4095      	lsls	r5, r2
 8001820:	002a      	movs	r2, r5
 8001822:	1e55      	subs	r5, r2, #1
 8001824:	41aa      	sbcs	r2, r5
 8001826:	430a      	orrs	r2, r1
 8001828:	4906      	ldr	r1, [pc, #24]	@ (8001844 <__aeabi_i2f+0x9c>)
 800182a:	4011      	ands	r1, r2
 800182c:	0755      	lsls	r5, r2, #29
 800182e:	d1e2      	bne.n	80017f6 <__aeabi_i2f+0x4e>
 8001830:	08ca      	lsrs	r2, r1, #3
 8001832:	0252      	lsls	r2, r2, #9
 8001834:	0a55      	lsrs	r5, r2, #9
 8001836:	b2d8      	uxtb	r0, r3
 8001838:	e7cf      	b.n	80017da <__aeabi_i2f+0x32>
 800183a:	026d      	lsls	r5, r5, #9
 800183c:	0a6d      	lsrs	r5, r5, #9
 800183e:	308e      	adds	r0, #142	@ 0x8e
 8001840:	e7cb      	b.n	80017da <__aeabi_i2f+0x32>
 8001842:	46c0      	nop			@ (mov r8, r8)
 8001844:	fbffffff 	.word	0xfbffffff

08001848 <__aeabi_ui2f>:
 8001848:	b510      	push	{r4, lr}
 800184a:	1e04      	subs	r4, r0, #0
 800184c:	d00d      	beq.n	800186a <__aeabi_ui2f+0x22>
 800184e:	f002 f8ab 	bl	80039a8 <__clzsi2>
 8001852:	239e      	movs	r3, #158	@ 0x9e
 8001854:	1a1b      	subs	r3, r3, r0
 8001856:	2b96      	cmp	r3, #150	@ 0x96
 8001858:	dc0c      	bgt.n	8001874 <__aeabi_ui2f+0x2c>
 800185a:	2808      	cmp	r0, #8
 800185c:	d034      	beq.n	80018c8 <__aeabi_ui2f+0x80>
 800185e:	3808      	subs	r0, #8
 8001860:	4084      	lsls	r4, r0
 8001862:	0264      	lsls	r4, r4, #9
 8001864:	0a64      	lsrs	r4, r4, #9
 8001866:	b2d8      	uxtb	r0, r3
 8001868:	e001      	b.n	800186e <__aeabi_ui2f+0x26>
 800186a:	2000      	movs	r0, #0
 800186c:	2400      	movs	r4, #0
 800186e:	05c0      	lsls	r0, r0, #23
 8001870:	4320      	orrs	r0, r4
 8001872:	bd10      	pop	{r4, pc}
 8001874:	2b99      	cmp	r3, #153	@ 0x99
 8001876:	dc13      	bgt.n	80018a0 <__aeabi_ui2f+0x58>
 8001878:	1f42      	subs	r2, r0, #5
 800187a:	4094      	lsls	r4, r2
 800187c:	4a14      	ldr	r2, [pc, #80]	@ (80018d0 <__aeabi_ui2f+0x88>)
 800187e:	4022      	ands	r2, r4
 8001880:	0761      	lsls	r1, r4, #29
 8001882:	d01c      	beq.n	80018be <__aeabi_ui2f+0x76>
 8001884:	210f      	movs	r1, #15
 8001886:	4021      	ands	r1, r4
 8001888:	2904      	cmp	r1, #4
 800188a:	d018      	beq.n	80018be <__aeabi_ui2f+0x76>
 800188c:	3204      	adds	r2, #4
 800188e:	08d4      	lsrs	r4, r2, #3
 8001890:	0152      	lsls	r2, r2, #5
 8001892:	d515      	bpl.n	80018c0 <__aeabi_ui2f+0x78>
 8001894:	239f      	movs	r3, #159	@ 0x9f
 8001896:	0264      	lsls	r4, r4, #9
 8001898:	1a18      	subs	r0, r3, r0
 800189a:	0a64      	lsrs	r4, r4, #9
 800189c:	b2c0      	uxtb	r0, r0
 800189e:	e7e6      	b.n	800186e <__aeabi_ui2f+0x26>
 80018a0:	0002      	movs	r2, r0
 80018a2:	0021      	movs	r1, r4
 80018a4:	321b      	adds	r2, #27
 80018a6:	4091      	lsls	r1, r2
 80018a8:	000a      	movs	r2, r1
 80018aa:	1e51      	subs	r1, r2, #1
 80018ac:	418a      	sbcs	r2, r1
 80018ae:	2105      	movs	r1, #5
 80018b0:	1a09      	subs	r1, r1, r0
 80018b2:	40cc      	lsrs	r4, r1
 80018b4:	4314      	orrs	r4, r2
 80018b6:	4a06      	ldr	r2, [pc, #24]	@ (80018d0 <__aeabi_ui2f+0x88>)
 80018b8:	4022      	ands	r2, r4
 80018ba:	0761      	lsls	r1, r4, #29
 80018bc:	d1e2      	bne.n	8001884 <__aeabi_ui2f+0x3c>
 80018be:	08d4      	lsrs	r4, r2, #3
 80018c0:	0264      	lsls	r4, r4, #9
 80018c2:	0a64      	lsrs	r4, r4, #9
 80018c4:	b2d8      	uxtb	r0, r3
 80018c6:	e7d2      	b.n	800186e <__aeabi_ui2f+0x26>
 80018c8:	0264      	lsls	r4, r4, #9
 80018ca:	0a64      	lsrs	r4, r4, #9
 80018cc:	308e      	adds	r0, #142	@ 0x8e
 80018ce:	e7ce      	b.n	800186e <__aeabi_ui2f+0x26>
 80018d0:	fbffffff 	.word	0xfbffffff

080018d4 <__aeabi_dadd>:
 80018d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80018d6:	464f      	mov	r7, r9
 80018d8:	4646      	mov	r6, r8
 80018da:	46d6      	mov	lr, sl
 80018dc:	b5c0      	push	{r6, r7, lr}
 80018de:	b082      	sub	sp, #8
 80018e0:	9000      	str	r0, [sp, #0]
 80018e2:	9101      	str	r1, [sp, #4]
 80018e4:	030e      	lsls	r6, r1, #12
 80018e6:	004c      	lsls	r4, r1, #1
 80018e8:	0fcd      	lsrs	r5, r1, #31
 80018ea:	0a71      	lsrs	r1, r6, #9
 80018ec:	9e00      	ldr	r6, [sp, #0]
 80018ee:	005f      	lsls	r7, r3, #1
 80018f0:	0f76      	lsrs	r6, r6, #29
 80018f2:	430e      	orrs	r6, r1
 80018f4:	9900      	ldr	r1, [sp, #0]
 80018f6:	9200      	str	r2, [sp, #0]
 80018f8:	9301      	str	r3, [sp, #4]
 80018fa:	00c9      	lsls	r1, r1, #3
 80018fc:	4689      	mov	r9, r1
 80018fe:	0319      	lsls	r1, r3, #12
 8001900:	0d7b      	lsrs	r3, r7, #21
 8001902:	4698      	mov	r8, r3
 8001904:	9b01      	ldr	r3, [sp, #4]
 8001906:	0a49      	lsrs	r1, r1, #9
 8001908:	0fdb      	lsrs	r3, r3, #31
 800190a:	469c      	mov	ip, r3
 800190c:	9b00      	ldr	r3, [sp, #0]
 800190e:	9a00      	ldr	r2, [sp, #0]
 8001910:	0f5b      	lsrs	r3, r3, #29
 8001912:	430b      	orrs	r3, r1
 8001914:	4641      	mov	r1, r8
 8001916:	0d64      	lsrs	r4, r4, #21
 8001918:	00d2      	lsls	r2, r2, #3
 800191a:	1a61      	subs	r1, r4, r1
 800191c:	4565      	cmp	r5, ip
 800191e:	d100      	bne.n	8001922 <__aeabi_dadd+0x4e>
 8001920:	e0a6      	b.n	8001a70 <__aeabi_dadd+0x19c>
 8001922:	2900      	cmp	r1, #0
 8001924:	dd72      	ble.n	8001a0c <__aeabi_dadd+0x138>
 8001926:	4647      	mov	r7, r8
 8001928:	2f00      	cmp	r7, #0
 800192a:	d100      	bne.n	800192e <__aeabi_dadd+0x5a>
 800192c:	e0dd      	b.n	8001aea <__aeabi_dadd+0x216>
 800192e:	4fcc      	ldr	r7, [pc, #816]	@ (8001c60 <__aeabi_dadd+0x38c>)
 8001930:	42bc      	cmp	r4, r7
 8001932:	d100      	bne.n	8001936 <__aeabi_dadd+0x62>
 8001934:	e19a      	b.n	8001c6c <__aeabi_dadd+0x398>
 8001936:	2701      	movs	r7, #1
 8001938:	2938      	cmp	r1, #56	@ 0x38
 800193a:	dc17      	bgt.n	800196c <__aeabi_dadd+0x98>
 800193c:	2780      	movs	r7, #128	@ 0x80
 800193e:	043f      	lsls	r7, r7, #16
 8001940:	433b      	orrs	r3, r7
 8001942:	291f      	cmp	r1, #31
 8001944:	dd00      	ble.n	8001948 <__aeabi_dadd+0x74>
 8001946:	e1dd      	b.n	8001d04 <__aeabi_dadd+0x430>
 8001948:	2720      	movs	r7, #32
 800194a:	1a78      	subs	r0, r7, r1
 800194c:	001f      	movs	r7, r3
 800194e:	4087      	lsls	r7, r0
 8001950:	46ba      	mov	sl, r7
 8001952:	0017      	movs	r7, r2
 8001954:	40cf      	lsrs	r7, r1
 8001956:	4684      	mov	ip, r0
 8001958:	0038      	movs	r0, r7
 800195a:	4657      	mov	r7, sl
 800195c:	4307      	orrs	r7, r0
 800195e:	4660      	mov	r0, ip
 8001960:	4082      	lsls	r2, r0
 8001962:	40cb      	lsrs	r3, r1
 8001964:	1e50      	subs	r0, r2, #1
 8001966:	4182      	sbcs	r2, r0
 8001968:	1af6      	subs	r6, r6, r3
 800196a:	4317      	orrs	r7, r2
 800196c:	464b      	mov	r3, r9
 800196e:	1bdf      	subs	r7, r3, r7
 8001970:	45b9      	cmp	r9, r7
 8001972:	4180      	sbcs	r0, r0
 8001974:	4240      	negs	r0, r0
 8001976:	1a36      	subs	r6, r6, r0
 8001978:	0233      	lsls	r3, r6, #8
 800197a:	d400      	bmi.n	800197e <__aeabi_dadd+0xaa>
 800197c:	e0ff      	b.n	8001b7e <__aeabi_dadd+0x2aa>
 800197e:	0276      	lsls	r6, r6, #9
 8001980:	0a76      	lsrs	r6, r6, #9
 8001982:	2e00      	cmp	r6, #0
 8001984:	d100      	bne.n	8001988 <__aeabi_dadd+0xb4>
 8001986:	e13c      	b.n	8001c02 <__aeabi_dadd+0x32e>
 8001988:	0030      	movs	r0, r6
 800198a:	f002 f80d 	bl	80039a8 <__clzsi2>
 800198e:	0003      	movs	r3, r0
 8001990:	3b08      	subs	r3, #8
 8001992:	2120      	movs	r1, #32
 8001994:	0038      	movs	r0, r7
 8001996:	1aca      	subs	r2, r1, r3
 8001998:	40d0      	lsrs	r0, r2
 800199a:	409e      	lsls	r6, r3
 800199c:	0002      	movs	r2, r0
 800199e:	409f      	lsls	r7, r3
 80019a0:	4332      	orrs	r2, r6
 80019a2:	429c      	cmp	r4, r3
 80019a4:	dd00      	ble.n	80019a8 <__aeabi_dadd+0xd4>
 80019a6:	e1a6      	b.n	8001cf6 <__aeabi_dadd+0x422>
 80019a8:	1b18      	subs	r0, r3, r4
 80019aa:	3001      	adds	r0, #1
 80019ac:	1a09      	subs	r1, r1, r0
 80019ae:	003e      	movs	r6, r7
 80019b0:	408f      	lsls	r7, r1
 80019b2:	40c6      	lsrs	r6, r0
 80019b4:	1e7b      	subs	r3, r7, #1
 80019b6:	419f      	sbcs	r7, r3
 80019b8:	0013      	movs	r3, r2
 80019ba:	408b      	lsls	r3, r1
 80019bc:	4337      	orrs	r7, r6
 80019be:	431f      	orrs	r7, r3
 80019c0:	40c2      	lsrs	r2, r0
 80019c2:	003b      	movs	r3, r7
 80019c4:	0016      	movs	r6, r2
 80019c6:	2400      	movs	r4, #0
 80019c8:	4313      	orrs	r3, r2
 80019ca:	d100      	bne.n	80019ce <__aeabi_dadd+0xfa>
 80019cc:	e1df      	b.n	8001d8e <__aeabi_dadd+0x4ba>
 80019ce:	077b      	lsls	r3, r7, #29
 80019d0:	d100      	bne.n	80019d4 <__aeabi_dadd+0x100>
 80019d2:	e332      	b.n	800203a <__aeabi_dadd+0x766>
 80019d4:	230f      	movs	r3, #15
 80019d6:	003a      	movs	r2, r7
 80019d8:	403b      	ands	r3, r7
 80019da:	2b04      	cmp	r3, #4
 80019dc:	d004      	beq.n	80019e8 <__aeabi_dadd+0x114>
 80019de:	1d3a      	adds	r2, r7, #4
 80019e0:	42ba      	cmp	r2, r7
 80019e2:	41bf      	sbcs	r7, r7
 80019e4:	427f      	negs	r7, r7
 80019e6:	19f6      	adds	r6, r6, r7
 80019e8:	0233      	lsls	r3, r6, #8
 80019ea:	d400      	bmi.n	80019ee <__aeabi_dadd+0x11a>
 80019ec:	e323      	b.n	8002036 <__aeabi_dadd+0x762>
 80019ee:	4b9c      	ldr	r3, [pc, #624]	@ (8001c60 <__aeabi_dadd+0x38c>)
 80019f0:	3401      	adds	r4, #1
 80019f2:	429c      	cmp	r4, r3
 80019f4:	d100      	bne.n	80019f8 <__aeabi_dadd+0x124>
 80019f6:	e0b4      	b.n	8001b62 <__aeabi_dadd+0x28e>
 80019f8:	4b9a      	ldr	r3, [pc, #616]	@ (8001c64 <__aeabi_dadd+0x390>)
 80019fa:	0564      	lsls	r4, r4, #21
 80019fc:	401e      	ands	r6, r3
 80019fe:	0d64      	lsrs	r4, r4, #21
 8001a00:	0777      	lsls	r7, r6, #29
 8001a02:	08d2      	lsrs	r2, r2, #3
 8001a04:	0276      	lsls	r6, r6, #9
 8001a06:	4317      	orrs	r7, r2
 8001a08:	0b36      	lsrs	r6, r6, #12
 8001a0a:	e0ac      	b.n	8001b66 <__aeabi_dadd+0x292>
 8001a0c:	2900      	cmp	r1, #0
 8001a0e:	d100      	bne.n	8001a12 <__aeabi_dadd+0x13e>
 8001a10:	e07e      	b.n	8001b10 <__aeabi_dadd+0x23c>
 8001a12:	4641      	mov	r1, r8
 8001a14:	1b09      	subs	r1, r1, r4
 8001a16:	2c00      	cmp	r4, #0
 8001a18:	d000      	beq.n	8001a1c <__aeabi_dadd+0x148>
 8001a1a:	e160      	b.n	8001cde <__aeabi_dadd+0x40a>
 8001a1c:	0034      	movs	r4, r6
 8001a1e:	4648      	mov	r0, r9
 8001a20:	4304      	orrs	r4, r0
 8001a22:	d100      	bne.n	8001a26 <__aeabi_dadd+0x152>
 8001a24:	e1c9      	b.n	8001dba <__aeabi_dadd+0x4e6>
 8001a26:	1e4c      	subs	r4, r1, #1
 8001a28:	2901      	cmp	r1, #1
 8001a2a:	d100      	bne.n	8001a2e <__aeabi_dadd+0x15a>
 8001a2c:	e22e      	b.n	8001e8c <__aeabi_dadd+0x5b8>
 8001a2e:	4d8c      	ldr	r5, [pc, #560]	@ (8001c60 <__aeabi_dadd+0x38c>)
 8001a30:	42a9      	cmp	r1, r5
 8001a32:	d100      	bne.n	8001a36 <__aeabi_dadd+0x162>
 8001a34:	e224      	b.n	8001e80 <__aeabi_dadd+0x5ac>
 8001a36:	2701      	movs	r7, #1
 8001a38:	2c38      	cmp	r4, #56	@ 0x38
 8001a3a:	dc11      	bgt.n	8001a60 <__aeabi_dadd+0x18c>
 8001a3c:	0021      	movs	r1, r4
 8001a3e:	291f      	cmp	r1, #31
 8001a40:	dd00      	ble.n	8001a44 <__aeabi_dadd+0x170>
 8001a42:	e20b      	b.n	8001e5c <__aeabi_dadd+0x588>
 8001a44:	2420      	movs	r4, #32
 8001a46:	0037      	movs	r7, r6
 8001a48:	4648      	mov	r0, r9
 8001a4a:	1a64      	subs	r4, r4, r1
 8001a4c:	40a7      	lsls	r7, r4
 8001a4e:	40c8      	lsrs	r0, r1
 8001a50:	4307      	orrs	r7, r0
 8001a52:	4648      	mov	r0, r9
 8001a54:	40a0      	lsls	r0, r4
 8001a56:	40ce      	lsrs	r6, r1
 8001a58:	1e44      	subs	r4, r0, #1
 8001a5a:	41a0      	sbcs	r0, r4
 8001a5c:	1b9b      	subs	r3, r3, r6
 8001a5e:	4307      	orrs	r7, r0
 8001a60:	1bd7      	subs	r7, r2, r7
 8001a62:	42ba      	cmp	r2, r7
 8001a64:	4192      	sbcs	r2, r2
 8001a66:	4252      	negs	r2, r2
 8001a68:	4665      	mov	r5, ip
 8001a6a:	4644      	mov	r4, r8
 8001a6c:	1a9e      	subs	r6, r3, r2
 8001a6e:	e783      	b.n	8001978 <__aeabi_dadd+0xa4>
 8001a70:	2900      	cmp	r1, #0
 8001a72:	dc00      	bgt.n	8001a76 <__aeabi_dadd+0x1a2>
 8001a74:	e09c      	b.n	8001bb0 <__aeabi_dadd+0x2dc>
 8001a76:	4647      	mov	r7, r8
 8001a78:	2f00      	cmp	r7, #0
 8001a7a:	d167      	bne.n	8001b4c <__aeabi_dadd+0x278>
 8001a7c:	001f      	movs	r7, r3
 8001a7e:	4317      	orrs	r7, r2
 8001a80:	d100      	bne.n	8001a84 <__aeabi_dadd+0x1b0>
 8001a82:	e0e4      	b.n	8001c4e <__aeabi_dadd+0x37a>
 8001a84:	1e48      	subs	r0, r1, #1
 8001a86:	2901      	cmp	r1, #1
 8001a88:	d100      	bne.n	8001a8c <__aeabi_dadd+0x1b8>
 8001a8a:	e19b      	b.n	8001dc4 <__aeabi_dadd+0x4f0>
 8001a8c:	4f74      	ldr	r7, [pc, #464]	@ (8001c60 <__aeabi_dadd+0x38c>)
 8001a8e:	42b9      	cmp	r1, r7
 8001a90:	d100      	bne.n	8001a94 <__aeabi_dadd+0x1c0>
 8001a92:	e0eb      	b.n	8001c6c <__aeabi_dadd+0x398>
 8001a94:	2701      	movs	r7, #1
 8001a96:	0001      	movs	r1, r0
 8001a98:	2838      	cmp	r0, #56	@ 0x38
 8001a9a:	dc11      	bgt.n	8001ac0 <__aeabi_dadd+0x1ec>
 8001a9c:	291f      	cmp	r1, #31
 8001a9e:	dd00      	ble.n	8001aa2 <__aeabi_dadd+0x1ce>
 8001aa0:	e1c7      	b.n	8001e32 <__aeabi_dadd+0x55e>
 8001aa2:	2720      	movs	r7, #32
 8001aa4:	1a78      	subs	r0, r7, r1
 8001aa6:	001f      	movs	r7, r3
 8001aa8:	4684      	mov	ip, r0
 8001aaa:	4087      	lsls	r7, r0
 8001aac:	0010      	movs	r0, r2
 8001aae:	40c8      	lsrs	r0, r1
 8001ab0:	4307      	orrs	r7, r0
 8001ab2:	4660      	mov	r0, ip
 8001ab4:	4082      	lsls	r2, r0
 8001ab6:	40cb      	lsrs	r3, r1
 8001ab8:	1e50      	subs	r0, r2, #1
 8001aba:	4182      	sbcs	r2, r0
 8001abc:	18f6      	adds	r6, r6, r3
 8001abe:	4317      	orrs	r7, r2
 8001ac0:	444f      	add	r7, r9
 8001ac2:	454f      	cmp	r7, r9
 8001ac4:	4180      	sbcs	r0, r0
 8001ac6:	4240      	negs	r0, r0
 8001ac8:	1836      	adds	r6, r6, r0
 8001aca:	0233      	lsls	r3, r6, #8
 8001acc:	d557      	bpl.n	8001b7e <__aeabi_dadd+0x2aa>
 8001ace:	4b64      	ldr	r3, [pc, #400]	@ (8001c60 <__aeabi_dadd+0x38c>)
 8001ad0:	3401      	adds	r4, #1
 8001ad2:	429c      	cmp	r4, r3
 8001ad4:	d045      	beq.n	8001b62 <__aeabi_dadd+0x28e>
 8001ad6:	2101      	movs	r1, #1
 8001ad8:	4b62      	ldr	r3, [pc, #392]	@ (8001c64 <__aeabi_dadd+0x390>)
 8001ada:	087a      	lsrs	r2, r7, #1
 8001adc:	401e      	ands	r6, r3
 8001ade:	4039      	ands	r1, r7
 8001ae0:	430a      	orrs	r2, r1
 8001ae2:	07f7      	lsls	r7, r6, #31
 8001ae4:	4317      	orrs	r7, r2
 8001ae6:	0876      	lsrs	r6, r6, #1
 8001ae8:	e771      	b.n	80019ce <__aeabi_dadd+0xfa>
 8001aea:	001f      	movs	r7, r3
 8001aec:	4317      	orrs	r7, r2
 8001aee:	d100      	bne.n	8001af2 <__aeabi_dadd+0x21e>
 8001af0:	e0ad      	b.n	8001c4e <__aeabi_dadd+0x37a>
 8001af2:	1e4f      	subs	r7, r1, #1
 8001af4:	46bc      	mov	ip, r7
 8001af6:	2901      	cmp	r1, #1
 8001af8:	d100      	bne.n	8001afc <__aeabi_dadd+0x228>
 8001afa:	e182      	b.n	8001e02 <__aeabi_dadd+0x52e>
 8001afc:	4f58      	ldr	r7, [pc, #352]	@ (8001c60 <__aeabi_dadd+0x38c>)
 8001afe:	42b9      	cmp	r1, r7
 8001b00:	d100      	bne.n	8001b04 <__aeabi_dadd+0x230>
 8001b02:	e190      	b.n	8001e26 <__aeabi_dadd+0x552>
 8001b04:	4661      	mov	r1, ip
 8001b06:	2701      	movs	r7, #1
 8001b08:	2938      	cmp	r1, #56	@ 0x38
 8001b0a:	dd00      	ble.n	8001b0e <__aeabi_dadd+0x23a>
 8001b0c:	e72e      	b.n	800196c <__aeabi_dadd+0x98>
 8001b0e:	e718      	b.n	8001942 <__aeabi_dadd+0x6e>
 8001b10:	4f55      	ldr	r7, [pc, #340]	@ (8001c68 <__aeabi_dadd+0x394>)
 8001b12:	1c61      	adds	r1, r4, #1
 8001b14:	4239      	tst	r1, r7
 8001b16:	d000      	beq.n	8001b1a <__aeabi_dadd+0x246>
 8001b18:	e0d0      	b.n	8001cbc <__aeabi_dadd+0x3e8>
 8001b1a:	0031      	movs	r1, r6
 8001b1c:	4648      	mov	r0, r9
 8001b1e:	001f      	movs	r7, r3
 8001b20:	4301      	orrs	r1, r0
 8001b22:	4317      	orrs	r7, r2
 8001b24:	2c00      	cmp	r4, #0
 8001b26:	d000      	beq.n	8001b2a <__aeabi_dadd+0x256>
 8001b28:	e13d      	b.n	8001da6 <__aeabi_dadd+0x4d2>
 8001b2a:	2900      	cmp	r1, #0
 8001b2c:	d100      	bne.n	8001b30 <__aeabi_dadd+0x25c>
 8001b2e:	e1bc      	b.n	8001eaa <__aeabi_dadd+0x5d6>
 8001b30:	2f00      	cmp	r7, #0
 8001b32:	d000      	beq.n	8001b36 <__aeabi_dadd+0x262>
 8001b34:	e1bf      	b.n	8001eb6 <__aeabi_dadd+0x5e2>
 8001b36:	464b      	mov	r3, r9
 8001b38:	2100      	movs	r1, #0
 8001b3a:	08d8      	lsrs	r0, r3, #3
 8001b3c:	0777      	lsls	r7, r6, #29
 8001b3e:	4307      	orrs	r7, r0
 8001b40:	08f0      	lsrs	r0, r6, #3
 8001b42:	0306      	lsls	r6, r0, #12
 8001b44:	054c      	lsls	r4, r1, #21
 8001b46:	0b36      	lsrs	r6, r6, #12
 8001b48:	0d64      	lsrs	r4, r4, #21
 8001b4a:	e00c      	b.n	8001b66 <__aeabi_dadd+0x292>
 8001b4c:	4f44      	ldr	r7, [pc, #272]	@ (8001c60 <__aeabi_dadd+0x38c>)
 8001b4e:	42bc      	cmp	r4, r7
 8001b50:	d100      	bne.n	8001b54 <__aeabi_dadd+0x280>
 8001b52:	e08b      	b.n	8001c6c <__aeabi_dadd+0x398>
 8001b54:	2701      	movs	r7, #1
 8001b56:	2938      	cmp	r1, #56	@ 0x38
 8001b58:	dcb2      	bgt.n	8001ac0 <__aeabi_dadd+0x1ec>
 8001b5a:	2780      	movs	r7, #128	@ 0x80
 8001b5c:	043f      	lsls	r7, r7, #16
 8001b5e:	433b      	orrs	r3, r7
 8001b60:	e79c      	b.n	8001a9c <__aeabi_dadd+0x1c8>
 8001b62:	2600      	movs	r6, #0
 8001b64:	2700      	movs	r7, #0
 8001b66:	0524      	lsls	r4, r4, #20
 8001b68:	4334      	orrs	r4, r6
 8001b6a:	07ed      	lsls	r5, r5, #31
 8001b6c:	432c      	orrs	r4, r5
 8001b6e:	0038      	movs	r0, r7
 8001b70:	0021      	movs	r1, r4
 8001b72:	b002      	add	sp, #8
 8001b74:	bce0      	pop	{r5, r6, r7}
 8001b76:	46ba      	mov	sl, r7
 8001b78:	46b1      	mov	r9, r6
 8001b7a:	46a8      	mov	r8, r5
 8001b7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001b7e:	077b      	lsls	r3, r7, #29
 8001b80:	d004      	beq.n	8001b8c <__aeabi_dadd+0x2b8>
 8001b82:	230f      	movs	r3, #15
 8001b84:	403b      	ands	r3, r7
 8001b86:	2b04      	cmp	r3, #4
 8001b88:	d000      	beq.n	8001b8c <__aeabi_dadd+0x2b8>
 8001b8a:	e728      	b.n	80019de <__aeabi_dadd+0x10a>
 8001b8c:	08f8      	lsrs	r0, r7, #3
 8001b8e:	4b34      	ldr	r3, [pc, #208]	@ (8001c60 <__aeabi_dadd+0x38c>)
 8001b90:	0777      	lsls	r7, r6, #29
 8001b92:	4307      	orrs	r7, r0
 8001b94:	08f0      	lsrs	r0, r6, #3
 8001b96:	429c      	cmp	r4, r3
 8001b98:	d000      	beq.n	8001b9c <__aeabi_dadd+0x2c8>
 8001b9a:	e24a      	b.n	8002032 <__aeabi_dadd+0x75e>
 8001b9c:	003b      	movs	r3, r7
 8001b9e:	4303      	orrs	r3, r0
 8001ba0:	d059      	beq.n	8001c56 <__aeabi_dadd+0x382>
 8001ba2:	2680      	movs	r6, #128	@ 0x80
 8001ba4:	0336      	lsls	r6, r6, #12
 8001ba6:	4306      	orrs	r6, r0
 8001ba8:	0336      	lsls	r6, r6, #12
 8001baa:	4c2d      	ldr	r4, [pc, #180]	@ (8001c60 <__aeabi_dadd+0x38c>)
 8001bac:	0b36      	lsrs	r6, r6, #12
 8001bae:	e7da      	b.n	8001b66 <__aeabi_dadd+0x292>
 8001bb0:	2900      	cmp	r1, #0
 8001bb2:	d061      	beq.n	8001c78 <__aeabi_dadd+0x3a4>
 8001bb4:	4641      	mov	r1, r8
 8001bb6:	1b09      	subs	r1, r1, r4
 8001bb8:	2c00      	cmp	r4, #0
 8001bba:	d100      	bne.n	8001bbe <__aeabi_dadd+0x2ea>
 8001bbc:	e0b9      	b.n	8001d32 <__aeabi_dadd+0x45e>
 8001bbe:	4c28      	ldr	r4, [pc, #160]	@ (8001c60 <__aeabi_dadd+0x38c>)
 8001bc0:	45a0      	cmp	r8, r4
 8001bc2:	d100      	bne.n	8001bc6 <__aeabi_dadd+0x2f2>
 8001bc4:	e1a5      	b.n	8001f12 <__aeabi_dadd+0x63e>
 8001bc6:	2701      	movs	r7, #1
 8001bc8:	2938      	cmp	r1, #56	@ 0x38
 8001bca:	dc13      	bgt.n	8001bf4 <__aeabi_dadd+0x320>
 8001bcc:	2480      	movs	r4, #128	@ 0x80
 8001bce:	0424      	lsls	r4, r4, #16
 8001bd0:	4326      	orrs	r6, r4
 8001bd2:	291f      	cmp	r1, #31
 8001bd4:	dd00      	ble.n	8001bd8 <__aeabi_dadd+0x304>
 8001bd6:	e1c8      	b.n	8001f6a <__aeabi_dadd+0x696>
 8001bd8:	2420      	movs	r4, #32
 8001bda:	0037      	movs	r7, r6
 8001bdc:	4648      	mov	r0, r9
 8001bde:	1a64      	subs	r4, r4, r1
 8001be0:	40a7      	lsls	r7, r4
 8001be2:	40c8      	lsrs	r0, r1
 8001be4:	4307      	orrs	r7, r0
 8001be6:	4648      	mov	r0, r9
 8001be8:	40a0      	lsls	r0, r4
 8001bea:	40ce      	lsrs	r6, r1
 8001bec:	1e44      	subs	r4, r0, #1
 8001bee:	41a0      	sbcs	r0, r4
 8001bf0:	199b      	adds	r3, r3, r6
 8001bf2:	4307      	orrs	r7, r0
 8001bf4:	18bf      	adds	r7, r7, r2
 8001bf6:	4297      	cmp	r7, r2
 8001bf8:	4192      	sbcs	r2, r2
 8001bfa:	4252      	negs	r2, r2
 8001bfc:	4644      	mov	r4, r8
 8001bfe:	18d6      	adds	r6, r2, r3
 8001c00:	e763      	b.n	8001aca <__aeabi_dadd+0x1f6>
 8001c02:	0038      	movs	r0, r7
 8001c04:	f001 fed0 	bl	80039a8 <__clzsi2>
 8001c08:	0003      	movs	r3, r0
 8001c0a:	3318      	adds	r3, #24
 8001c0c:	2b1f      	cmp	r3, #31
 8001c0e:	dc00      	bgt.n	8001c12 <__aeabi_dadd+0x33e>
 8001c10:	e6bf      	b.n	8001992 <__aeabi_dadd+0xbe>
 8001c12:	003a      	movs	r2, r7
 8001c14:	3808      	subs	r0, #8
 8001c16:	4082      	lsls	r2, r0
 8001c18:	429c      	cmp	r4, r3
 8001c1a:	dd00      	ble.n	8001c1e <__aeabi_dadd+0x34a>
 8001c1c:	e083      	b.n	8001d26 <__aeabi_dadd+0x452>
 8001c1e:	1b1b      	subs	r3, r3, r4
 8001c20:	1c58      	adds	r0, r3, #1
 8001c22:	281f      	cmp	r0, #31
 8001c24:	dc00      	bgt.n	8001c28 <__aeabi_dadd+0x354>
 8001c26:	e1b4      	b.n	8001f92 <__aeabi_dadd+0x6be>
 8001c28:	0017      	movs	r7, r2
 8001c2a:	3b1f      	subs	r3, #31
 8001c2c:	40df      	lsrs	r7, r3
 8001c2e:	2820      	cmp	r0, #32
 8001c30:	d005      	beq.n	8001c3e <__aeabi_dadd+0x36a>
 8001c32:	2340      	movs	r3, #64	@ 0x40
 8001c34:	1a1b      	subs	r3, r3, r0
 8001c36:	409a      	lsls	r2, r3
 8001c38:	1e53      	subs	r3, r2, #1
 8001c3a:	419a      	sbcs	r2, r3
 8001c3c:	4317      	orrs	r7, r2
 8001c3e:	2400      	movs	r4, #0
 8001c40:	2f00      	cmp	r7, #0
 8001c42:	d00a      	beq.n	8001c5a <__aeabi_dadd+0x386>
 8001c44:	077b      	lsls	r3, r7, #29
 8001c46:	d000      	beq.n	8001c4a <__aeabi_dadd+0x376>
 8001c48:	e6c4      	b.n	80019d4 <__aeabi_dadd+0x100>
 8001c4a:	0026      	movs	r6, r4
 8001c4c:	e79e      	b.n	8001b8c <__aeabi_dadd+0x2b8>
 8001c4e:	464b      	mov	r3, r9
 8001c50:	000c      	movs	r4, r1
 8001c52:	08d8      	lsrs	r0, r3, #3
 8001c54:	e79b      	b.n	8001b8e <__aeabi_dadd+0x2ba>
 8001c56:	2700      	movs	r7, #0
 8001c58:	4c01      	ldr	r4, [pc, #4]	@ (8001c60 <__aeabi_dadd+0x38c>)
 8001c5a:	2600      	movs	r6, #0
 8001c5c:	e783      	b.n	8001b66 <__aeabi_dadd+0x292>
 8001c5e:	46c0      	nop			@ (mov r8, r8)
 8001c60:	000007ff 	.word	0x000007ff
 8001c64:	ff7fffff 	.word	0xff7fffff
 8001c68:	000007fe 	.word	0x000007fe
 8001c6c:	464b      	mov	r3, r9
 8001c6e:	0777      	lsls	r7, r6, #29
 8001c70:	08d8      	lsrs	r0, r3, #3
 8001c72:	4307      	orrs	r7, r0
 8001c74:	08f0      	lsrs	r0, r6, #3
 8001c76:	e791      	b.n	8001b9c <__aeabi_dadd+0x2c8>
 8001c78:	4fcd      	ldr	r7, [pc, #820]	@ (8001fb0 <__aeabi_dadd+0x6dc>)
 8001c7a:	1c61      	adds	r1, r4, #1
 8001c7c:	4239      	tst	r1, r7
 8001c7e:	d16b      	bne.n	8001d58 <__aeabi_dadd+0x484>
 8001c80:	0031      	movs	r1, r6
 8001c82:	4648      	mov	r0, r9
 8001c84:	4301      	orrs	r1, r0
 8001c86:	2c00      	cmp	r4, #0
 8001c88:	d000      	beq.n	8001c8c <__aeabi_dadd+0x3b8>
 8001c8a:	e14b      	b.n	8001f24 <__aeabi_dadd+0x650>
 8001c8c:	001f      	movs	r7, r3
 8001c8e:	4317      	orrs	r7, r2
 8001c90:	2900      	cmp	r1, #0
 8001c92:	d100      	bne.n	8001c96 <__aeabi_dadd+0x3c2>
 8001c94:	e181      	b.n	8001f9a <__aeabi_dadd+0x6c6>
 8001c96:	2f00      	cmp	r7, #0
 8001c98:	d100      	bne.n	8001c9c <__aeabi_dadd+0x3c8>
 8001c9a:	e74c      	b.n	8001b36 <__aeabi_dadd+0x262>
 8001c9c:	444a      	add	r2, r9
 8001c9e:	454a      	cmp	r2, r9
 8001ca0:	4180      	sbcs	r0, r0
 8001ca2:	18f6      	adds	r6, r6, r3
 8001ca4:	4240      	negs	r0, r0
 8001ca6:	1836      	adds	r6, r6, r0
 8001ca8:	0233      	lsls	r3, r6, #8
 8001caa:	d500      	bpl.n	8001cae <__aeabi_dadd+0x3da>
 8001cac:	e1b0      	b.n	8002010 <__aeabi_dadd+0x73c>
 8001cae:	0017      	movs	r7, r2
 8001cb0:	4691      	mov	r9, r2
 8001cb2:	4337      	orrs	r7, r6
 8001cb4:	d000      	beq.n	8001cb8 <__aeabi_dadd+0x3e4>
 8001cb6:	e73e      	b.n	8001b36 <__aeabi_dadd+0x262>
 8001cb8:	2600      	movs	r6, #0
 8001cba:	e754      	b.n	8001b66 <__aeabi_dadd+0x292>
 8001cbc:	4649      	mov	r1, r9
 8001cbe:	1a89      	subs	r1, r1, r2
 8001cc0:	4688      	mov	r8, r1
 8001cc2:	45c1      	cmp	r9, r8
 8001cc4:	41bf      	sbcs	r7, r7
 8001cc6:	1af1      	subs	r1, r6, r3
 8001cc8:	427f      	negs	r7, r7
 8001cca:	1bc9      	subs	r1, r1, r7
 8001ccc:	020f      	lsls	r7, r1, #8
 8001cce:	d461      	bmi.n	8001d94 <__aeabi_dadd+0x4c0>
 8001cd0:	4647      	mov	r7, r8
 8001cd2:	430f      	orrs	r7, r1
 8001cd4:	d100      	bne.n	8001cd8 <__aeabi_dadd+0x404>
 8001cd6:	e0bd      	b.n	8001e54 <__aeabi_dadd+0x580>
 8001cd8:	000e      	movs	r6, r1
 8001cda:	4647      	mov	r7, r8
 8001cdc:	e651      	b.n	8001982 <__aeabi_dadd+0xae>
 8001cde:	4cb5      	ldr	r4, [pc, #724]	@ (8001fb4 <__aeabi_dadd+0x6e0>)
 8001ce0:	45a0      	cmp	r8, r4
 8001ce2:	d100      	bne.n	8001ce6 <__aeabi_dadd+0x412>
 8001ce4:	e100      	b.n	8001ee8 <__aeabi_dadd+0x614>
 8001ce6:	2701      	movs	r7, #1
 8001ce8:	2938      	cmp	r1, #56	@ 0x38
 8001cea:	dd00      	ble.n	8001cee <__aeabi_dadd+0x41a>
 8001cec:	e6b8      	b.n	8001a60 <__aeabi_dadd+0x18c>
 8001cee:	2480      	movs	r4, #128	@ 0x80
 8001cf0:	0424      	lsls	r4, r4, #16
 8001cf2:	4326      	orrs	r6, r4
 8001cf4:	e6a3      	b.n	8001a3e <__aeabi_dadd+0x16a>
 8001cf6:	4eb0      	ldr	r6, [pc, #704]	@ (8001fb8 <__aeabi_dadd+0x6e4>)
 8001cf8:	1ae4      	subs	r4, r4, r3
 8001cfa:	4016      	ands	r6, r2
 8001cfc:	077b      	lsls	r3, r7, #29
 8001cfe:	d000      	beq.n	8001d02 <__aeabi_dadd+0x42e>
 8001d00:	e73f      	b.n	8001b82 <__aeabi_dadd+0x2ae>
 8001d02:	e743      	b.n	8001b8c <__aeabi_dadd+0x2b8>
 8001d04:	000f      	movs	r7, r1
 8001d06:	0018      	movs	r0, r3
 8001d08:	3f20      	subs	r7, #32
 8001d0a:	40f8      	lsrs	r0, r7
 8001d0c:	4684      	mov	ip, r0
 8001d0e:	2920      	cmp	r1, #32
 8001d10:	d003      	beq.n	8001d1a <__aeabi_dadd+0x446>
 8001d12:	2740      	movs	r7, #64	@ 0x40
 8001d14:	1a79      	subs	r1, r7, r1
 8001d16:	408b      	lsls	r3, r1
 8001d18:	431a      	orrs	r2, r3
 8001d1a:	1e53      	subs	r3, r2, #1
 8001d1c:	419a      	sbcs	r2, r3
 8001d1e:	4663      	mov	r3, ip
 8001d20:	0017      	movs	r7, r2
 8001d22:	431f      	orrs	r7, r3
 8001d24:	e622      	b.n	800196c <__aeabi_dadd+0x98>
 8001d26:	48a4      	ldr	r0, [pc, #656]	@ (8001fb8 <__aeabi_dadd+0x6e4>)
 8001d28:	1ae1      	subs	r1, r4, r3
 8001d2a:	4010      	ands	r0, r2
 8001d2c:	0747      	lsls	r7, r0, #29
 8001d2e:	08c0      	lsrs	r0, r0, #3
 8001d30:	e707      	b.n	8001b42 <__aeabi_dadd+0x26e>
 8001d32:	0034      	movs	r4, r6
 8001d34:	4648      	mov	r0, r9
 8001d36:	4304      	orrs	r4, r0
 8001d38:	d100      	bne.n	8001d3c <__aeabi_dadd+0x468>
 8001d3a:	e0fa      	b.n	8001f32 <__aeabi_dadd+0x65e>
 8001d3c:	1e4c      	subs	r4, r1, #1
 8001d3e:	2901      	cmp	r1, #1
 8001d40:	d100      	bne.n	8001d44 <__aeabi_dadd+0x470>
 8001d42:	e0d7      	b.n	8001ef4 <__aeabi_dadd+0x620>
 8001d44:	4f9b      	ldr	r7, [pc, #620]	@ (8001fb4 <__aeabi_dadd+0x6e0>)
 8001d46:	42b9      	cmp	r1, r7
 8001d48:	d100      	bne.n	8001d4c <__aeabi_dadd+0x478>
 8001d4a:	e0e2      	b.n	8001f12 <__aeabi_dadd+0x63e>
 8001d4c:	2701      	movs	r7, #1
 8001d4e:	2c38      	cmp	r4, #56	@ 0x38
 8001d50:	dd00      	ble.n	8001d54 <__aeabi_dadd+0x480>
 8001d52:	e74f      	b.n	8001bf4 <__aeabi_dadd+0x320>
 8001d54:	0021      	movs	r1, r4
 8001d56:	e73c      	b.n	8001bd2 <__aeabi_dadd+0x2fe>
 8001d58:	4c96      	ldr	r4, [pc, #600]	@ (8001fb4 <__aeabi_dadd+0x6e0>)
 8001d5a:	42a1      	cmp	r1, r4
 8001d5c:	d100      	bne.n	8001d60 <__aeabi_dadd+0x48c>
 8001d5e:	e0dd      	b.n	8001f1c <__aeabi_dadd+0x648>
 8001d60:	444a      	add	r2, r9
 8001d62:	454a      	cmp	r2, r9
 8001d64:	4180      	sbcs	r0, r0
 8001d66:	18f3      	adds	r3, r6, r3
 8001d68:	4240      	negs	r0, r0
 8001d6a:	1818      	adds	r0, r3, r0
 8001d6c:	07c7      	lsls	r7, r0, #31
 8001d6e:	0852      	lsrs	r2, r2, #1
 8001d70:	4317      	orrs	r7, r2
 8001d72:	0846      	lsrs	r6, r0, #1
 8001d74:	0752      	lsls	r2, r2, #29
 8001d76:	d005      	beq.n	8001d84 <__aeabi_dadd+0x4b0>
 8001d78:	220f      	movs	r2, #15
 8001d7a:	000c      	movs	r4, r1
 8001d7c:	403a      	ands	r2, r7
 8001d7e:	2a04      	cmp	r2, #4
 8001d80:	d000      	beq.n	8001d84 <__aeabi_dadd+0x4b0>
 8001d82:	e62c      	b.n	80019de <__aeabi_dadd+0x10a>
 8001d84:	0776      	lsls	r6, r6, #29
 8001d86:	08ff      	lsrs	r7, r7, #3
 8001d88:	4337      	orrs	r7, r6
 8001d8a:	0900      	lsrs	r0, r0, #4
 8001d8c:	e6d9      	b.n	8001b42 <__aeabi_dadd+0x26e>
 8001d8e:	2700      	movs	r7, #0
 8001d90:	2600      	movs	r6, #0
 8001d92:	e6e8      	b.n	8001b66 <__aeabi_dadd+0x292>
 8001d94:	4649      	mov	r1, r9
 8001d96:	1a57      	subs	r7, r2, r1
 8001d98:	42ba      	cmp	r2, r7
 8001d9a:	4192      	sbcs	r2, r2
 8001d9c:	1b9e      	subs	r6, r3, r6
 8001d9e:	4252      	negs	r2, r2
 8001da0:	4665      	mov	r5, ip
 8001da2:	1ab6      	subs	r6, r6, r2
 8001da4:	e5ed      	b.n	8001982 <__aeabi_dadd+0xae>
 8001da6:	2900      	cmp	r1, #0
 8001da8:	d000      	beq.n	8001dac <__aeabi_dadd+0x4d8>
 8001daa:	e0c6      	b.n	8001f3a <__aeabi_dadd+0x666>
 8001dac:	2f00      	cmp	r7, #0
 8001dae:	d167      	bne.n	8001e80 <__aeabi_dadd+0x5ac>
 8001db0:	2680      	movs	r6, #128	@ 0x80
 8001db2:	2500      	movs	r5, #0
 8001db4:	4c7f      	ldr	r4, [pc, #508]	@ (8001fb4 <__aeabi_dadd+0x6e0>)
 8001db6:	0336      	lsls	r6, r6, #12
 8001db8:	e6d5      	b.n	8001b66 <__aeabi_dadd+0x292>
 8001dba:	4665      	mov	r5, ip
 8001dbc:	000c      	movs	r4, r1
 8001dbe:	001e      	movs	r6, r3
 8001dc0:	08d0      	lsrs	r0, r2, #3
 8001dc2:	e6e4      	b.n	8001b8e <__aeabi_dadd+0x2ba>
 8001dc4:	444a      	add	r2, r9
 8001dc6:	454a      	cmp	r2, r9
 8001dc8:	4180      	sbcs	r0, r0
 8001dca:	18f3      	adds	r3, r6, r3
 8001dcc:	4240      	negs	r0, r0
 8001dce:	1818      	adds	r0, r3, r0
 8001dd0:	0011      	movs	r1, r2
 8001dd2:	0203      	lsls	r3, r0, #8
 8001dd4:	d400      	bmi.n	8001dd8 <__aeabi_dadd+0x504>
 8001dd6:	e096      	b.n	8001f06 <__aeabi_dadd+0x632>
 8001dd8:	4b77      	ldr	r3, [pc, #476]	@ (8001fb8 <__aeabi_dadd+0x6e4>)
 8001dda:	0849      	lsrs	r1, r1, #1
 8001ddc:	4018      	ands	r0, r3
 8001dde:	07c3      	lsls	r3, r0, #31
 8001de0:	430b      	orrs	r3, r1
 8001de2:	0844      	lsrs	r4, r0, #1
 8001de4:	0749      	lsls	r1, r1, #29
 8001de6:	d100      	bne.n	8001dea <__aeabi_dadd+0x516>
 8001de8:	e129      	b.n	800203e <__aeabi_dadd+0x76a>
 8001dea:	220f      	movs	r2, #15
 8001dec:	401a      	ands	r2, r3
 8001dee:	2a04      	cmp	r2, #4
 8001df0:	d100      	bne.n	8001df4 <__aeabi_dadd+0x520>
 8001df2:	e0ea      	b.n	8001fca <__aeabi_dadd+0x6f6>
 8001df4:	1d1f      	adds	r7, r3, #4
 8001df6:	429f      	cmp	r7, r3
 8001df8:	41b6      	sbcs	r6, r6
 8001dfa:	4276      	negs	r6, r6
 8001dfc:	1936      	adds	r6, r6, r4
 8001dfe:	2402      	movs	r4, #2
 8001e00:	e6c4      	b.n	8001b8c <__aeabi_dadd+0x2b8>
 8001e02:	4649      	mov	r1, r9
 8001e04:	1a8f      	subs	r7, r1, r2
 8001e06:	45b9      	cmp	r9, r7
 8001e08:	4180      	sbcs	r0, r0
 8001e0a:	1af6      	subs	r6, r6, r3
 8001e0c:	4240      	negs	r0, r0
 8001e0e:	1a36      	subs	r6, r6, r0
 8001e10:	0233      	lsls	r3, r6, #8
 8001e12:	d406      	bmi.n	8001e22 <__aeabi_dadd+0x54e>
 8001e14:	0773      	lsls	r3, r6, #29
 8001e16:	08ff      	lsrs	r7, r7, #3
 8001e18:	2101      	movs	r1, #1
 8001e1a:	431f      	orrs	r7, r3
 8001e1c:	08f0      	lsrs	r0, r6, #3
 8001e1e:	e690      	b.n	8001b42 <__aeabi_dadd+0x26e>
 8001e20:	4665      	mov	r5, ip
 8001e22:	2401      	movs	r4, #1
 8001e24:	e5ab      	b.n	800197e <__aeabi_dadd+0xaa>
 8001e26:	464b      	mov	r3, r9
 8001e28:	0777      	lsls	r7, r6, #29
 8001e2a:	08d8      	lsrs	r0, r3, #3
 8001e2c:	4307      	orrs	r7, r0
 8001e2e:	08f0      	lsrs	r0, r6, #3
 8001e30:	e6b4      	b.n	8001b9c <__aeabi_dadd+0x2c8>
 8001e32:	000f      	movs	r7, r1
 8001e34:	0018      	movs	r0, r3
 8001e36:	3f20      	subs	r7, #32
 8001e38:	40f8      	lsrs	r0, r7
 8001e3a:	4684      	mov	ip, r0
 8001e3c:	2920      	cmp	r1, #32
 8001e3e:	d003      	beq.n	8001e48 <__aeabi_dadd+0x574>
 8001e40:	2740      	movs	r7, #64	@ 0x40
 8001e42:	1a79      	subs	r1, r7, r1
 8001e44:	408b      	lsls	r3, r1
 8001e46:	431a      	orrs	r2, r3
 8001e48:	1e53      	subs	r3, r2, #1
 8001e4a:	419a      	sbcs	r2, r3
 8001e4c:	4663      	mov	r3, ip
 8001e4e:	0017      	movs	r7, r2
 8001e50:	431f      	orrs	r7, r3
 8001e52:	e635      	b.n	8001ac0 <__aeabi_dadd+0x1ec>
 8001e54:	2500      	movs	r5, #0
 8001e56:	2400      	movs	r4, #0
 8001e58:	2600      	movs	r6, #0
 8001e5a:	e684      	b.n	8001b66 <__aeabi_dadd+0x292>
 8001e5c:	000c      	movs	r4, r1
 8001e5e:	0035      	movs	r5, r6
 8001e60:	3c20      	subs	r4, #32
 8001e62:	40e5      	lsrs	r5, r4
 8001e64:	2920      	cmp	r1, #32
 8001e66:	d005      	beq.n	8001e74 <__aeabi_dadd+0x5a0>
 8001e68:	2440      	movs	r4, #64	@ 0x40
 8001e6a:	1a61      	subs	r1, r4, r1
 8001e6c:	408e      	lsls	r6, r1
 8001e6e:	4649      	mov	r1, r9
 8001e70:	4331      	orrs	r1, r6
 8001e72:	4689      	mov	r9, r1
 8001e74:	4648      	mov	r0, r9
 8001e76:	1e41      	subs	r1, r0, #1
 8001e78:	4188      	sbcs	r0, r1
 8001e7a:	0007      	movs	r7, r0
 8001e7c:	432f      	orrs	r7, r5
 8001e7e:	e5ef      	b.n	8001a60 <__aeabi_dadd+0x18c>
 8001e80:	08d2      	lsrs	r2, r2, #3
 8001e82:	075f      	lsls	r7, r3, #29
 8001e84:	4665      	mov	r5, ip
 8001e86:	4317      	orrs	r7, r2
 8001e88:	08d8      	lsrs	r0, r3, #3
 8001e8a:	e687      	b.n	8001b9c <__aeabi_dadd+0x2c8>
 8001e8c:	1a17      	subs	r7, r2, r0
 8001e8e:	42ba      	cmp	r2, r7
 8001e90:	4192      	sbcs	r2, r2
 8001e92:	1b9e      	subs	r6, r3, r6
 8001e94:	4252      	negs	r2, r2
 8001e96:	1ab6      	subs	r6, r6, r2
 8001e98:	0233      	lsls	r3, r6, #8
 8001e9a:	d4c1      	bmi.n	8001e20 <__aeabi_dadd+0x54c>
 8001e9c:	0773      	lsls	r3, r6, #29
 8001e9e:	08ff      	lsrs	r7, r7, #3
 8001ea0:	4665      	mov	r5, ip
 8001ea2:	2101      	movs	r1, #1
 8001ea4:	431f      	orrs	r7, r3
 8001ea6:	08f0      	lsrs	r0, r6, #3
 8001ea8:	e64b      	b.n	8001b42 <__aeabi_dadd+0x26e>
 8001eaa:	2f00      	cmp	r7, #0
 8001eac:	d07b      	beq.n	8001fa6 <__aeabi_dadd+0x6d2>
 8001eae:	4665      	mov	r5, ip
 8001eb0:	001e      	movs	r6, r3
 8001eb2:	4691      	mov	r9, r2
 8001eb4:	e63f      	b.n	8001b36 <__aeabi_dadd+0x262>
 8001eb6:	1a81      	subs	r1, r0, r2
 8001eb8:	4688      	mov	r8, r1
 8001eba:	45c1      	cmp	r9, r8
 8001ebc:	41a4      	sbcs	r4, r4
 8001ebe:	1af1      	subs	r1, r6, r3
 8001ec0:	4264      	negs	r4, r4
 8001ec2:	1b09      	subs	r1, r1, r4
 8001ec4:	2480      	movs	r4, #128	@ 0x80
 8001ec6:	0424      	lsls	r4, r4, #16
 8001ec8:	4221      	tst	r1, r4
 8001eca:	d077      	beq.n	8001fbc <__aeabi_dadd+0x6e8>
 8001ecc:	1a10      	subs	r0, r2, r0
 8001ece:	4282      	cmp	r2, r0
 8001ed0:	4192      	sbcs	r2, r2
 8001ed2:	0007      	movs	r7, r0
 8001ed4:	1b9e      	subs	r6, r3, r6
 8001ed6:	4252      	negs	r2, r2
 8001ed8:	1ab6      	subs	r6, r6, r2
 8001eda:	4337      	orrs	r7, r6
 8001edc:	d000      	beq.n	8001ee0 <__aeabi_dadd+0x60c>
 8001ede:	e0a0      	b.n	8002022 <__aeabi_dadd+0x74e>
 8001ee0:	4665      	mov	r5, ip
 8001ee2:	2400      	movs	r4, #0
 8001ee4:	2600      	movs	r6, #0
 8001ee6:	e63e      	b.n	8001b66 <__aeabi_dadd+0x292>
 8001ee8:	075f      	lsls	r7, r3, #29
 8001eea:	08d2      	lsrs	r2, r2, #3
 8001eec:	4665      	mov	r5, ip
 8001eee:	4317      	orrs	r7, r2
 8001ef0:	08d8      	lsrs	r0, r3, #3
 8001ef2:	e653      	b.n	8001b9c <__aeabi_dadd+0x2c8>
 8001ef4:	1881      	adds	r1, r0, r2
 8001ef6:	4291      	cmp	r1, r2
 8001ef8:	4192      	sbcs	r2, r2
 8001efa:	18f0      	adds	r0, r6, r3
 8001efc:	4252      	negs	r2, r2
 8001efe:	1880      	adds	r0, r0, r2
 8001f00:	0203      	lsls	r3, r0, #8
 8001f02:	d500      	bpl.n	8001f06 <__aeabi_dadd+0x632>
 8001f04:	e768      	b.n	8001dd8 <__aeabi_dadd+0x504>
 8001f06:	0747      	lsls	r7, r0, #29
 8001f08:	08c9      	lsrs	r1, r1, #3
 8001f0a:	430f      	orrs	r7, r1
 8001f0c:	08c0      	lsrs	r0, r0, #3
 8001f0e:	2101      	movs	r1, #1
 8001f10:	e617      	b.n	8001b42 <__aeabi_dadd+0x26e>
 8001f12:	08d2      	lsrs	r2, r2, #3
 8001f14:	075f      	lsls	r7, r3, #29
 8001f16:	4317      	orrs	r7, r2
 8001f18:	08d8      	lsrs	r0, r3, #3
 8001f1a:	e63f      	b.n	8001b9c <__aeabi_dadd+0x2c8>
 8001f1c:	000c      	movs	r4, r1
 8001f1e:	2600      	movs	r6, #0
 8001f20:	2700      	movs	r7, #0
 8001f22:	e620      	b.n	8001b66 <__aeabi_dadd+0x292>
 8001f24:	2900      	cmp	r1, #0
 8001f26:	d156      	bne.n	8001fd6 <__aeabi_dadd+0x702>
 8001f28:	075f      	lsls	r7, r3, #29
 8001f2a:	08d2      	lsrs	r2, r2, #3
 8001f2c:	4317      	orrs	r7, r2
 8001f2e:	08d8      	lsrs	r0, r3, #3
 8001f30:	e634      	b.n	8001b9c <__aeabi_dadd+0x2c8>
 8001f32:	000c      	movs	r4, r1
 8001f34:	001e      	movs	r6, r3
 8001f36:	08d0      	lsrs	r0, r2, #3
 8001f38:	e629      	b.n	8001b8e <__aeabi_dadd+0x2ba>
 8001f3a:	08c1      	lsrs	r1, r0, #3
 8001f3c:	0770      	lsls	r0, r6, #29
 8001f3e:	4301      	orrs	r1, r0
 8001f40:	08f0      	lsrs	r0, r6, #3
 8001f42:	2f00      	cmp	r7, #0
 8001f44:	d062      	beq.n	800200c <__aeabi_dadd+0x738>
 8001f46:	2480      	movs	r4, #128	@ 0x80
 8001f48:	0324      	lsls	r4, r4, #12
 8001f4a:	4220      	tst	r0, r4
 8001f4c:	d007      	beq.n	8001f5e <__aeabi_dadd+0x68a>
 8001f4e:	08de      	lsrs	r6, r3, #3
 8001f50:	4226      	tst	r6, r4
 8001f52:	d104      	bne.n	8001f5e <__aeabi_dadd+0x68a>
 8001f54:	4665      	mov	r5, ip
 8001f56:	0030      	movs	r0, r6
 8001f58:	08d1      	lsrs	r1, r2, #3
 8001f5a:	075b      	lsls	r3, r3, #29
 8001f5c:	4319      	orrs	r1, r3
 8001f5e:	0f4f      	lsrs	r7, r1, #29
 8001f60:	00c9      	lsls	r1, r1, #3
 8001f62:	08c9      	lsrs	r1, r1, #3
 8001f64:	077f      	lsls	r7, r7, #29
 8001f66:	430f      	orrs	r7, r1
 8001f68:	e618      	b.n	8001b9c <__aeabi_dadd+0x2c8>
 8001f6a:	000c      	movs	r4, r1
 8001f6c:	0030      	movs	r0, r6
 8001f6e:	3c20      	subs	r4, #32
 8001f70:	40e0      	lsrs	r0, r4
 8001f72:	4684      	mov	ip, r0
 8001f74:	2920      	cmp	r1, #32
 8001f76:	d005      	beq.n	8001f84 <__aeabi_dadd+0x6b0>
 8001f78:	2440      	movs	r4, #64	@ 0x40
 8001f7a:	1a61      	subs	r1, r4, r1
 8001f7c:	408e      	lsls	r6, r1
 8001f7e:	4649      	mov	r1, r9
 8001f80:	4331      	orrs	r1, r6
 8001f82:	4689      	mov	r9, r1
 8001f84:	4648      	mov	r0, r9
 8001f86:	1e41      	subs	r1, r0, #1
 8001f88:	4188      	sbcs	r0, r1
 8001f8a:	4661      	mov	r1, ip
 8001f8c:	0007      	movs	r7, r0
 8001f8e:	430f      	orrs	r7, r1
 8001f90:	e630      	b.n	8001bf4 <__aeabi_dadd+0x320>
 8001f92:	2120      	movs	r1, #32
 8001f94:	2700      	movs	r7, #0
 8001f96:	1a09      	subs	r1, r1, r0
 8001f98:	e50e      	b.n	80019b8 <__aeabi_dadd+0xe4>
 8001f9a:	001e      	movs	r6, r3
 8001f9c:	2f00      	cmp	r7, #0
 8001f9e:	d000      	beq.n	8001fa2 <__aeabi_dadd+0x6ce>
 8001fa0:	e522      	b.n	80019e8 <__aeabi_dadd+0x114>
 8001fa2:	2400      	movs	r4, #0
 8001fa4:	e758      	b.n	8001e58 <__aeabi_dadd+0x584>
 8001fa6:	2500      	movs	r5, #0
 8001fa8:	2400      	movs	r4, #0
 8001faa:	2600      	movs	r6, #0
 8001fac:	e5db      	b.n	8001b66 <__aeabi_dadd+0x292>
 8001fae:	46c0      	nop			@ (mov r8, r8)
 8001fb0:	000007fe 	.word	0x000007fe
 8001fb4:	000007ff 	.word	0x000007ff
 8001fb8:	ff7fffff 	.word	0xff7fffff
 8001fbc:	4647      	mov	r7, r8
 8001fbe:	430f      	orrs	r7, r1
 8001fc0:	d100      	bne.n	8001fc4 <__aeabi_dadd+0x6f0>
 8001fc2:	e747      	b.n	8001e54 <__aeabi_dadd+0x580>
 8001fc4:	000e      	movs	r6, r1
 8001fc6:	46c1      	mov	r9, r8
 8001fc8:	e5b5      	b.n	8001b36 <__aeabi_dadd+0x262>
 8001fca:	08df      	lsrs	r7, r3, #3
 8001fcc:	0764      	lsls	r4, r4, #29
 8001fce:	2102      	movs	r1, #2
 8001fd0:	4327      	orrs	r7, r4
 8001fd2:	0900      	lsrs	r0, r0, #4
 8001fd4:	e5b5      	b.n	8001b42 <__aeabi_dadd+0x26e>
 8001fd6:	0019      	movs	r1, r3
 8001fd8:	08c0      	lsrs	r0, r0, #3
 8001fda:	0777      	lsls	r7, r6, #29
 8001fdc:	4307      	orrs	r7, r0
 8001fde:	4311      	orrs	r1, r2
 8001fe0:	08f0      	lsrs	r0, r6, #3
 8001fe2:	2900      	cmp	r1, #0
 8001fe4:	d100      	bne.n	8001fe8 <__aeabi_dadd+0x714>
 8001fe6:	e5d9      	b.n	8001b9c <__aeabi_dadd+0x2c8>
 8001fe8:	2180      	movs	r1, #128	@ 0x80
 8001fea:	0309      	lsls	r1, r1, #12
 8001fec:	4208      	tst	r0, r1
 8001fee:	d007      	beq.n	8002000 <__aeabi_dadd+0x72c>
 8001ff0:	08dc      	lsrs	r4, r3, #3
 8001ff2:	420c      	tst	r4, r1
 8001ff4:	d104      	bne.n	8002000 <__aeabi_dadd+0x72c>
 8001ff6:	08d2      	lsrs	r2, r2, #3
 8001ff8:	075b      	lsls	r3, r3, #29
 8001ffa:	431a      	orrs	r2, r3
 8001ffc:	0017      	movs	r7, r2
 8001ffe:	0020      	movs	r0, r4
 8002000:	0f7b      	lsrs	r3, r7, #29
 8002002:	00ff      	lsls	r7, r7, #3
 8002004:	08ff      	lsrs	r7, r7, #3
 8002006:	075b      	lsls	r3, r3, #29
 8002008:	431f      	orrs	r7, r3
 800200a:	e5c7      	b.n	8001b9c <__aeabi_dadd+0x2c8>
 800200c:	000f      	movs	r7, r1
 800200e:	e5c5      	b.n	8001b9c <__aeabi_dadd+0x2c8>
 8002010:	4b12      	ldr	r3, [pc, #72]	@ (800205c <__aeabi_dadd+0x788>)
 8002012:	08d2      	lsrs	r2, r2, #3
 8002014:	4033      	ands	r3, r6
 8002016:	075f      	lsls	r7, r3, #29
 8002018:	025b      	lsls	r3, r3, #9
 800201a:	2401      	movs	r4, #1
 800201c:	4317      	orrs	r7, r2
 800201e:	0b1e      	lsrs	r6, r3, #12
 8002020:	e5a1      	b.n	8001b66 <__aeabi_dadd+0x292>
 8002022:	4226      	tst	r6, r4
 8002024:	d012      	beq.n	800204c <__aeabi_dadd+0x778>
 8002026:	4b0d      	ldr	r3, [pc, #52]	@ (800205c <__aeabi_dadd+0x788>)
 8002028:	4665      	mov	r5, ip
 800202a:	0002      	movs	r2, r0
 800202c:	2401      	movs	r4, #1
 800202e:	401e      	ands	r6, r3
 8002030:	e4e6      	b.n	8001a00 <__aeabi_dadd+0x12c>
 8002032:	0021      	movs	r1, r4
 8002034:	e585      	b.n	8001b42 <__aeabi_dadd+0x26e>
 8002036:	0017      	movs	r7, r2
 8002038:	e5a8      	b.n	8001b8c <__aeabi_dadd+0x2b8>
 800203a:	003a      	movs	r2, r7
 800203c:	e4d4      	b.n	80019e8 <__aeabi_dadd+0x114>
 800203e:	08db      	lsrs	r3, r3, #3
 8002040:	0764      	lsls	r4, r4, #29
 8002042:	431c      	orrs	r4, r3
 8002044:	0027      	movs	r7, r4
 8002046:	2102      	movs	r1, #2
 8002048:	0900      	lsrs	r0, r0, #4
 800204a:	e57a      	b.n	8001b42 <__aeabi_dadd+0x26e>
 800204c:	08c0      	lsrs	r0, r0, #3
 800204e:	0777      	lsls	r7, r6, #29
 8002050:	4307      	orrs	r7, r0
 8002052:	4665      	mov	r5, ip
 8002054:	2100      	movs	r1, #0
 8002056:	08f0      	lsrs	r0, r6, #3
 8002058:	e573      	b.n	8001b42 <__aeabi_dadd+0x26e>
 800205a:	46c0      	nop			@ (mov r8, r8)
 800205c:	ff7fffff 	.word	0xff7fffff

08002060 <__aeabi_ddiv>:
 8002060:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002062:	46de      	mov	lr, fp
 8002064:	4645      	mov	r5, r8
 8002066:	4657      	mov	r7, sl
 8002068:	464e      	mov	r6, r9
 800206a:	b5e0      	push	{r5, r6, r7, lr}
 800206c:	b087      	sub	sp, #28
 800206e:	9200      	str	r2, [sp, #0]
 8002070:	9301      	str	r3, [sp, #4]
 8002072:	030b      	lsls	r3, r1, #12
 8002074:	0b1b      	lsrs	r3, r3, #12
 8002076:	469b      	mov	fp, r3
 8002078:	0fca      	lsrs	r2, r1, #31
 800207a:	004b      	lsls	r3, r1, #1
 800207c:	0004      	movs	r4, r0
 800207e:	4680      	mov	r8, r0
 8002080:	0d5b      	lsrs	r3, r3, #21
 8002082:	9202      	str	r2, [sp, #8]
 8002084:	d100      	bne.n	8002088 <__aeabi_ddiv+0x28>
 8002086:	e098      	b.n	80021ba <__aeabi_ddiv+0x15a>
 8002088:	4a7c      	ldr	r2, [pc, #496]	@ (800227c <__aeabi_ddiv+0x21c>)
 800208a:	4293      	cmp	r3, r2
 800208c:	d037      	beq.n	80020fe <__aeabi_ddiv+0x9e>
 800208e:	4659      	mov	r1, fp
 8002090:	0f42      	lsrs	r2, r0, #29
 8002092:	00c9      	lsls	r1, r1, #3
 8002094:	430a      	orrs	r2, r1
 8002096:	2180      	movs	r1, #128	@ 0x80
 8002098:	0409      	lsls	r1, r1, #16
 800209a:	4311      	orrs	r1, r2
 800209c:	00c2      	lsls	r2, r0, #3
 800209e:	4690      	mov	r8, r2
 80020a0:	4a77      	ldr	r2, [pc, #476]	@ (8002280 <__aeabi_ddiv+0x220>)
 80020a2:	4689      	mov	r9, r1
 80020a4:	4692      	mov	sl, r2
 80020a6:	449a      	add	sl, r3
 80020a8:	2300      	movs	r3, #0
 80020aa:	2400      	movs	r4, #0
 80020ac:	9303      	str	r3, [sp, #12]
 80020ae:	9e00      	ldr	r6, [sp, #0]
 80020b0:	9f01      	ldr	r7, [sp, #4]
 80020b2:	033b      	lsls	r3, r7, #12
 80020b4:	0b1b      	lsrs	r3, r3, #12
 80020b6:	469b      	mov	fp, r3
 80020b8:	007b      	lsls	r3, r7, #1
 80020ba:	0030      	movs	r0, r6
 80020bc:	0d5b      	lsrs	r3, r3, #21
 80020be:	0ffd      	lsrs	r5, r7, #31
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d059      	beq.n	8002178 <__aeabi_ddiv+0x118>
 80020c4:	4a6d      	ldr	r2, [pc, #436]	@ (800227c <__aeabi_ddiv+0x21c>)
 80020c6:	4293      	cmp	r3, r2
 80020c8:	d048      	beq.n	800215c <__aeabi_ddiv+0xfc>
 80020ca:	4659      	mov	r1, fp
 80020cc:	0f72      	lsrs	r2, r6, #29
 80020ce:	00c9      	lsls	r1, r1, #3
 80020d0:	430a      	orrs	r2, r1
 80020d2:	2180      	movs	r1, #128	@ 0x80
 80020d4:	0409      	lsls	r1, r1, #16
 80020d6:	4311      	orrs	r1, r2
 80020d8:	468b      	mov	fp, r1
 80020da:	4969      	ldr	r1, [pc, #420]	@ (8002280 <__aeabi_ddiv+0x220>)
 80020dc:	00f2      	lsls	r2, r6, #3
 80020de:	468c      	mov	ip, r1
 80020e0:	4651      	mov	r1, sl
 80020e2:	4463      	add	r3, ip
 80020e4:	1acb      	subs	r3, r1, r3
 80020e6:	469a      	mov	sl, r3
 80020e8:	2100      	movs	r1, #0
 80020ea:	9e02      	ldr	r6, [sp, #8]
 80020ec:	406e      	eors	r6, r5
 80020ee:	b2f6      	uxtb	r6, r6
 80020f0:	2c0f      	cmp	r4, #15
 80020f2:	d900      	bls.n	80020f6 <__aeabi_ddiv+0x96>
 80020f4:	e0ce      	b.n	8002294 <__aeabi_ddiv+0x234>
 80020f6:	4b63      	ldr	r3, [pc, #396]	@ (8002284 <__aeabi_ddiv+0x224>)
 80020f8:	00a4      	lsls	r4, r4, #2
 80020fa:	591b      	ldr	r3, [r3, r4]
 80020fc:	469f      	mov	pc, r3
 80020fe:	465a      	mov	r2, fp
 8002100:	4302      	orrs	r2, r0
 8002102:	4691      	mov	r9, r2
 8002104:	d000      	beq.n	8002108 <__aeabi_ddiv+0xa8>
 8002106:	e090      	b.n	800222a <__aeabi_ddiv+0x1ca>
 8002108:	469a      	mov	sl, r3
 800210a:	2302      	movs	r3, #2
 800210c:	4690      	mov	r8, r2
 800210e:	2408      	movs	r4, #8
 8002110:	9303      	str	r3, [sp, #12]
 8002112:	e7cc      	b.n	80020ae <__aeabi_ddiv+0x4e>
 8002114:	46cb      	mov	fp, r9
 8002116:	4642      	mov	r2, r8
 8002118:	9d02      	ldr	r5, [sp, #8]
 800211a:	9903      	ldr	r1, [sp, #12]
 800211c:	2902      	cmp	r1, #2
 800211e:	d100      	bne.n	8002122 <__aeabi_ddiv+0xc2>
 8002120:	e1de      	b.n	80024e0 <__aeabi_ddiv+0x480>
 8002122:	2903      	cmp	r1, #3
 8002124:	d100      	bne.n	8002128 <__aeabi_ddiv+0xc8>
 8002126:	e08d      	b.n	8002244 <__aeabi_ddiv+0x1e4>
 8002128:	2901      	cmp	r1, #1
 800212a:	d000      	beq.n	800212e <__aeabi_ddiv+0xce>
 800212c:	e179      	b.n	8002422 <__aeabi_ddiv+0x3c2>
 800212e:	002e      	movs	r6, r5
 8002130:	2200      	movs	r2, #0
 8002132:	2300      	movs	r3, #0
 8002134:	2400      	movs	r4, #0
 8002136:	4690      	mov	r8, r2
 8002138:	051b      	lsls	r3, r3, #20
 800213a:	4323      	orrs	r3, r4
 800213c:	07f6      	lsls	r6, r6, #31
 800213e:	4333      	orrs	r3, r6
 8002140:	4640      	mov	r0, r8
 8002142:	0019      	movs	r1, r3
 8002144:	b007      	add	sp, #28
 8002146:	bcf0      	pop	{r4, r5, r6, r7}
 8002148:	46bb      	mov	fp, r7
 800214a:	46b2      	mov	sl, r6
 800214c:	46a9      	mov	r9, r5
 800214e:	46a0      	mov	r8, r4
 8002150:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002152:	2200      	movs	r2, #0
 8002154:	2400      	movs	r4, #0
 8002156:	4690      	mov	r8, r2
 8002158:	4b48      	ldr	r3, [pc, #288]	@ (800227c <__aeabi_ddiv+0x21c>)
 800215a:	e7ed      	b.n	8002138 <__aeabi_ddiv+0xd8>
 800215c:	465a      	mov	r2, fp
 800215e:	9b00      	ldr	r3, [sp, #0]
 8002160:	431a      	orrs	r2, r3
 8002162:	4b49      	ldr	r3, [pc, #292]	@ (8002288 <__aeabi_ddiv+0x228>)
 8002164:	469c      	mov	ip, r3
 8002166:	44e2      	add	sl, ip
 8002168:	2a00      	cmp	r2, #0
 800216a:	d159      	bne.n	8002220 <__aeabi_ddiv+0x1c0>
 800216c:	2302      	movs	r3, #2
 800216e:	431c      	orrs	r4, r3
 8002170:	2300      	movs	r3, #0
 8002172:	2102      	movs	r1, #2
 8002174:	469b      	mov	fp, r3
 8002176:	e7b8      	b.n	80020ea <__aeabi_ddiv+0x8a>
 8002178:	465a      	mov	r2, fp
 800217a:	9b00      	ldr	r3, [sp, #0]
 800217c:	431a      	orrs	r2, r3
 800217e:	d049      	beq.n	8002214 <__aeabi_ddiv+0x1b4>
 8002180:	465b      	mov	r3, fp
 8002182:	2b00      	cmp	r3, #0
 8002184:	d100      	bne.n	8002188 <__aeabi_ddiv+0x128>
 8002186:	e19c      	b.n	80024c2 <__aeabi_ddiv+0x462>
 8002188:	4658      	mov	r0, fp
 800218a:	f001 fc0d 	bl	80039a8 <__clzsi2>
 800218e:	0002      	movs	r2, r0
 8002190:	0003      	movs	r3, r0
 8002192:	3a0b      	subs	r2, #11
 8002194:	271d      	movs	r7, #29
 8002196:	9e00      	ldr	r6, [sp, #0]
 8002198:	1aba      	subs	r2, r7, r2
 800219a:	0019      	movs	r1, r3
 800219c:	4658      	mov	r0, fp
 800219e:	40d6      	lsrs	r6, r2
 80021a0:	3908      	subs	r1, #8
 80021a2:	4088      	lsls	r0, r1
 80021a4:	0032      	movs	r2, r6
 80021a6:	4302      	orrs	r2, r0
 80021a8:	4693      	mov	fp, r2
 80021aa:	9a00      	ldr	r2, [sp, #0]
 80021ac:	408a      	lsls	r2, r1
 80021ae:	4937      	ldr	r1, [pc, #220]	@ (800228c <__aeabi_ddiv+0x22c>)
 80021b0:	4453      	add	r3, sl
 80021b2:	468a      	mov	sl, r1
 80021b4:	2100      	movs	r1, #0
 80021b6:	449a      	add	sl, r3
 80021b8:	e797      	b.n	80020ea <__aeabi_ddiv+0x8a>
 80021ba:	465b      	mov	r3, fp
 80021bc:	4303      	orrs	r3, r0
 80021be:	4699      	mov	r9, r3
 80021c0:	d021      	beq.n	8002206 <__aeabi_ddiv+0x1a6>
 80021c2:	465b      	mov	r3, fp
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d100      	bne.n	80021ca <__aeabi_ddiv+0x16a>
 80021c8:	e169      	b.n	800249e <__aeabi_ddiv+0x43e>
 80021ca:	4658      	mov	r0, fp
 80021cc:	f001 fbec 	bl	80039a8 <__clzsi2>
 80021d0:	230b      	movs	r3, #11
 80021d2:	425b      	negs	r3, r3
 80021d4:	469c      	mov	ip, r3
 80021d6:	0002      	movs	r2, r0
 80021d8:	4484      	add	ip, r0
 80021da:	4666      	mov	r6, ip
 80021dc:	231d      	movs	r3, #29
 80021de:	1b9b      	subs	r3, r3, r6
 80021e0:	0026      	movs	r6, r4
 80021e2:	0011      	movs	r1, r2
 80021e4:	4658      	mov	r0, fp
 80021e6:	40de      	lsrs	r6, r3
 80021e8:	3908      	subs	r1, #8
 80021ea:	4088      	lsls	r0, r1
 80021ec:	0033      	movs	r3, r6
 80021ee:	4303      	orrs	r3, r0
 80021f0:	4699      	mov	r9, r3
 80021f2:	0023      	movs	r3, r4
 80021f4:	408b      	lsls	r3, r1
 80021f6:	4698      	mov	r8, r3
 80021f8:	4b25      	ldr	r3, [pc, #148]	@ (8002290 <__aeabi_ddiv+0x230>)
 80021fa:	2400      	movs	r4, #0
 80021fc:	1a9b      	subs	r3, r3, r2
 80021fe:	469a      	mov	sl, r3
 8002200:	2300      	movs	r3, #0
 8002202:	9303      	str	r3, [sp, #12]
 8002204:	e753      	b.n	80020ae <__aeabi_ddiv+0x4e>
 8002206:	2300      	movs	r3, #0
 8002208:	4698      	mov	r8, r3
 800220a:	469a      	mov	sl, r3
 800220c:	3301      	adds	r3, #1
 800220e:	2404      	movs	r4, #4
 8002210:	9303      	str	r3, [sp, #12]
 8002212:	e74c      	b.n	80020ae <__aeabi_ddiv+0x4e>
 8002214:	2301      	movs	r3, #1
 8002216:	431c      	orrs	r4, r3
 8002218:	2300      	movs	r3, #0
 800221a:	2101      	movs	r1, #1
 800221c:	469b      	mov	fp, r3
 800221e:	e764      	b.n	80020ea <__aeabi_ddiv+0x8a>
 8002220:	2303      	movs	r3, #3
 8002222:	0032      	movs	r2, r6
 8002224:	2103      	movs	r1, #3
 8002226:	431c      	orrs	r4, r3
 8002228:	e75f      	b.n	80020ea <__aeabi_ddiv+0x8a>
 800222a:	469a      	mov	sl, r3
 800222c:	2303      	movs	r3, #3
 800222e:	46d9      	mov	r9, fp
 8002230:	240c      	movs	r4, #12
 8002232:	9303      	str	r3, [sp, #12]
 8002234:	e73b      	b.n	80020ae <__aeabi_ddiv+0x4e>
 8002236:	2300      	movs	r3, #0
 8002238:	2480      	movs	r4, #128	@ 0x80
 800223a:	4698      	mov	r8, r3
 800223c:	2600      	movs	r6, #0
 800223e:	4b0f      	ldr	r3, [pc, #60]	@ (800227c <__aeabi_ddiv+0x21c>)
 8002240:	0324      	lsls	r4, r4, #12
 8002242:	e779      	b.n	8002138 <__aeabi_ddiv+0xd8>
 8002244:	2480      	movs	r4, #128	@ 0x80
 8002246:	465b      	mov	r3, fp
 8002248:	0324      	lsls	r4, r4, #12
 800224a:	431c      	orrs	r4, r3
 800224c:	0324      	lsls	r4, r4, #12
 800224e:	002e      	movs	r6, r5
 8002250:	4690      	mov	r8, r2
 8002252:	4b0a      	ldr	r3, [pc, #40]	@ (800227c <__aeabi_ddiv+0x21c>)
 8002254:	0b24      	lsrs	r4, r4, #12
 8002256:	e76f      	b.n	8002138 <__aeabi_ddiv+0xd8>
 8002258:	2480      	movs	r4, #128	@ 0x80
 800225a:	464b      	mov	r3, r9
 800225c:	0324      	lsls	r4, r4, #12
 800225e:	4223      	tst	r3, r4
 8002260:	d002      	beq.n	8002268 <__aeabi_ddiv+0x208>
 8002262:	465b      	mov	r3, fp
 8002264:	4223      	tst	r3, r4
 8002266:	d0f0      	beq.n	800224a <__aeabi_ddiv+0x1ea>
 8002268:	2480      	movs	r4, #128	@ 0x80
 800226a:	464b      	mov	r3, r9
 800226c:	0324      	lsls	r4, r4, #12
 800226e:	431c      	orrs	r4, r3
 8002270:	0324      	lsls	r4, r4, #12
 8002272:	9e02      	ldr	r6, [sp, #8]
 8002274:	4b01      	ldr	r3, [pc, #4]	@ (800227c <__aeabi_ddiv+0x21c>)
 8002276:	0b24      	lsrs	r4, r4, #12
 8002278:	e75e      	b.n	8002138 <__aeabi_ddiv+0xd8>
 800227a:	46c0      	nop			@ (mov r8, r8)
 800227c:	000007ff 	.word	0x000007ff
 8002280:	fffffc01 	.word	0xfffffc01
 8002284:	08011574 	.word	0x08011574
 8002288:	fffff801 	.word	0xfffff801
 800228c:	000003f3 	.word	0x000003f3
 8002290:	fffffc0d 	.word	0xfffffc0d
 8002294:	45cb      	cmp	fp, r9
 8002296:	d200      	bcs.n	800229a <__aeabi_ddiv+0x23a>
 8002298:	e0f8      	b.n	800248c <__aeabi_ddiv+0x42c>
 800229a:	d100      	bne.n	800229e <__aeabi_ddiv+0x23e>
 800229c:	e0f3      	b.n	8002486 <__aeabi_ddiv+0x426>
 800229e:	2301      	movs	r3, #1
 80022a0:	425b      	negs	r3, r3
 80022a2:	469c      	mov	ip, r3
 80022a4:	4644      	mov	r4, r8
 80022a6:	4648      	mov	r0, r9
 80022a8:	2500      	movs	r5, #0
 80022aa:	44e2      	add	sl, ip
 80022ac:	465b      	mov	r3, fp
 80022ae:	0e17      	lsrs	r7, r2, #24
 80022b0:	021b      	lsls	r3, r3, #8
 80022b2:	431f      	orrs	r7, r3
 80022b4:	0c19      	lsrs	r1, r3, #16
 80022b6:	043b      	lsls	r3, r7, #16
 80022b8:	0212      	lsls	r2, r2, #8
 80022ba:	9700      	str	r7, [sp, #0]
 80022bc:	0c1f      	lsrs	r7, r3, #16
 80022be:	4691      	mov	r9, r2
 80022c0:	9102      	str	r1, [sp, #8]
 80022c2:	9703      	str	r7, [sp, #12]
 80022c4:	f7fd ffca 	bl	800025c <__aeabi_uidivmod>
 80022c8:	0002      	movs	r2, r0
 80022ca:	437a      	muls	r2, r7
 80022cc:	040b      	lsls	r3, r1, #16
 80022ce:	0c21      	lsrs	r1, r4, #16
 80022d0:	4680      	mov	r8, r0
 80022d2:	4319      	orrs	r1, r3
 80022d4:	428a      	cmp	r2, r1
 80022d6:	d909      	bls.n	80022ec <__aeabi_ddiv+0x28c>
 80022d8:	9f00      	ldr	r7, [sp, #0]
 80022da:	2301      	movs	r3, #1
 80022dc:	46bc      	mov	ip, r7
 80022de:	425b      	negs	r3, r3
 80022e0:	4461      	add	r1, ip
 80022e2:	469c      	mov	ip, r3
 80022e4:	44e0      	add	r8, ip
 80022e6:	428f      	cmp	r7, r1
 80022e8:	d800      	bhi.n	80022ec <__aeabi_ddiv+0x28c>
 80022ea:	e15c      	b.n	80025a6 <__aeabi_ddiv+0x546>
 80022ec:	1a88      	subs	r0, r1, r2
 80022ee:	9902      	ldr	r1, [sp, #8]
 80022f0:	f7fd ffb4 	bl	800025c <__aeabi_uidivmod>
 80022f4:	9a03      	ldr	r2, [sp, #12]
 80022f6:	0424      	lsls	r4, r4, #16
 80022f8:	4342      	muls	r2, r0
 80022fa:	0409      	lsls	r1, r1, #16
 80022fc:	0c24      	lsrs	r4, r4, #16
 80022fe:	0003      	movs	r3, r0
 8002300:	430c      	orrs	r4, r1
 8002302:	42a2      	cmp	r2, r4
 8002304:	d906      	bls.n	8002314 <__aeabi_ddiv+0x2b4>
 8002306:	9900      	ldr	r1, [sp, #0]
 8002308:	3b01      	subs	r3, #1
 800230a:	468c      	mov	ip, r1
 800230c:	4464      	add	r4, ip
 800230e:	42a1      	cmp	r1, r4
 8002310:	d800      	bhi.n	8002314 <__aeabi_ddiv+0x2b4>
 8002312:	e142      	b.n	800259a <__aeabi_ddiv+0x53a>
 8002314:	1aa0      	subs	r0, r4, r2
 8002316:	4642      	mov	r2, r8
 8002318:	0412      	lsls	r2, r2, #16
 800231a:	431a      	orrs	r2, r3
 800231c:	4693      	mov	fp, r2
 800231e:	464b      	mov	r3, r9
 8002320:	4659      	mov	r1, fp
 8002322:	0c1b      	lsrs	r3, r3, #16
 8002324:	001f      	movs	r7, r3
 8002326:	9304      	str	r3, [sp, #16]
 8002328:	040b      	lsls	r3, r1, #16
 800232a:	4649      	mov	r1, r9
 800232c:	0409      	lsls	r1, r1, #16
 800232e:	0c09      	lsrs	r1, r1, #16
 8002330:	000c      	movs	r4, r1
 8002332:	0c1b      	lsrs	r3, r3, #16
 8002334:	435c      	muls	r4, r3
 8002336:	0c12      	lsrs	r2, r2, #16
 8002338:	437b      	muls	r3, r7
 800233a:	4688      	mov	r8, r1
 800233c:	4351      	muls	r1, r2
 800233e:	437a      	muls	r2, r7
 8002340:	0c27      	lsrs	r7, r4, #16
 8002342:	46bc      	mov	ip, r7
 8002344:	185b      	adds	r3, r3, r1
 8002346:	4463      	add	r3, ip
 8002348:	4299      	cmp	r1, r3
 800234a:	d903      	bls.n	8002354 <__aeabi_ddiv+0x2f4>
 800234c:	2180      	movs	r1, #128	@ 0x80
 800234e:	0249      	lsls	r1, r1, #9
 8002350:	468c      	mov	ip, r1
 8002352:	4462      	add	r2, ip
 8002354:	0c19      	lsrs	r1, r3, #16
 8002356:	0424      	lsls	r4, r4, #16
 8002358:	041b      	lsls	r3, r3, #16
 800235a:	0c24      	lsrs	r4, r4, #16
 800235c:	188a      	adds	r2, r1, r2
 800235e:	191c      	adds	r4, r3, r4
 8002360:	4290      	cmp	r0, r2
 8002362:	d302      	bcc.n	800236a <__aeabi_ddiv+0x30a>
 8002364:	d116      	bne.n	8002394 <__aeabi_ddiv+0x334>
 8002366:	42a5      	cmp	r5, r4
 8002368:	d214      	bcs.n	8002394 <__aeabi_ddiv+0x334>
 800236a:	465b      	mov	r3, fp
 800236c:	9f00      	ldr	r7, [sp, #0]
 800236e:	3b01      	subs	r3, #1
 8002370:	444d      	add	r5, r9
 8002372:	9305      	str	r3, [sp, #20]
 8002374:	454d      	cmp	r5, r9
 8002376:	419b      	sbcs	r3, r3
 8002378:	46bc      	mov	ip, r7
 800237a:	425b      	negs	r3, r3
 800237c:	4463      	add	r3, ip
 800237e:	18c0      	adds	r0, r0, r3
 8002380:	4287      	cmp	r7, r0
 8002382:	d300      	bcc.n	8002386 <__aeabi_ddiv+0x326>
 8002384:	e102      	b.n	800258c <__aeabi_ddiv+0x52c>
 8002386:	4282      	cmp	r2, r0
 8002388:	d900      	bls.n	800238c <__aeabi_ddiv+0x32c>
 800238a:	e129      	b.n	80025e0 <__aeabi_ddiv+0x580>
 800238c:	d100      	bne.n	8002390 <__aeabi_ddiv+0x330>
 800238e:	e124      	b.n	80025da <__aeabi_ddiv+0x57a>
 8002390:	9b05      	ldr	r3, [sp, #20]
 8002392:	469b      	mov	fp, r3
 8002394:	1b2c      	subs	r4, r5, r4
 8002396:	42a5      	cmp	r5, r4
 8002398:	41ad      	sbcs	r5, r5
 800239a:	9b00      	ldr	r3, [sp, #0]
 800239c:	1a80      	subs	r0, r0, r2
 800239e:	426d      	negs	r5, r5
 80023a0:	1b40      	subs	r0, r0, r5
 80023a2:	4283      	cmp	r3, r0
 80023a4:	d100      	bne.n	80023a8 <__aeabi_ddiv+0x348>
 80023a6:	e10f      	b.n	80025c8 <__aeabi_ddiv+0x568>
 80023a8:	9902      	ldr	r1, [sp, #8]
 80023aa:	f7fd ff57 	bl	800025c <__aeabi_uidivmod>
 80023ae:	9a03      	ldr	r2, [sp, #12]
 80023b0:	040b      	lsls	r3, r1, #16
 80023b2:	4342      	muls	r2, r0
 80023b4:	0c21      	lsrs	r1, r4, #16
 80023b6:	0005      	movs	r5, r0
 80023b8:	4319      	orrs	r1, r3
 80023ba:	428a      	cmp	r2, r1
 80023bc:	d900      	bls.n	80023c0 <__aeabi_ddiv+0x360>
 80023be:	e0cb      	b.n	8002558 <__aeabi_ddiv+0x4f8>
 80023c0:	1a88      	subs	r0, r1, r2
 80023c2:	9902      	ldr	r1, [sp, #8]
 80023c4:	f7fd ff4a 	bl	800025c <__aeabi_uidivmod>
 80023c8:	9a03      	ldr	r2, [sp, #12]
 80023ca:	0424      	lsls	r4, r4, #16
 80023cc:	4342      	muls	r2, r0
 80023ce:	0409      	lsls	r1, r1, #16
 80023d0:	0c24      	lsrs	r4, r4, #16
 80023d2:	0003      	movs	r3, r0
 80023d4:	430c      	orrs	r4, r1
 80023d6:	42a2      	cmp	r2, r4
 80023d8:	d900      	bls.n	80023dc <__aeabi_ddiv+0x37c>
 80023da:	e0ca      	b.n	8002572 <__aeabi_ddiv+0x512>
 80023dc:	4641      	mov	r1, r8
 80023de:	1aa4      	subs	r4, r4, r2
 80023e0:	042a      	lsls	r2, r5, #16
 80023e2:	431a      	orrs	r2, r3
 80023e4:	9f04      	ldr	r7, [sp, #16]
 80023e6:	0413      	lsls	r3, r2, #16
 80023e8:	0c1b      	lsrs	r3, r3, #16
 80023ea:	4359      	muls	r1, r3
 80023ec:	4640      	mov	r0, r8
 80023ee:	437b      	muls	r3, r7
 80023f0:	469c      	mov	ip, r3
 80023f2:	0c15      	lsrs	r5, r2, #16
 80023f4:	4368      	muls	r0, r5
 80023f6:	0c0b      	lsrs	r3, r1, #16
 80023f8:	4484      	add	ip, r0
 80023fa:	4463      	add	r3, ip
 80023fc:	437d      	muls	r5, r7
 80023fe:	4298      	cmp	r0, r3
 8002400:	d903      	bls.n	800240a <__aeabi_ddiv+0x3aa>
 8002402:	2080      	movs	r0, #128	@ 0x80
 8002404:	0240      	lsls	r0, r0, #9
 8002406:	4684      	mov	ip, r0
 8002408:	4465      	add	r5, ip
 800240a:	0c18      	lsrs	r0, r3, #16
 800240c:	0409      	lsls	r1, r1, #16
 800240e:	041b      	lsls	r3, r3, #16
 8002410:	0c09      	lsrs	r1, r1, #16
 8002412:	1940      	adds	r0, r0, r5
 8002414:	185b      	adds	r3, r3, r1
 8002416:	4284      	cmp	r4, r0
 8002418:	d327      	bcc.n	800246a <__aeabi_ddiv+0x40a>
 800241a:	d023      	beq.n	8002464 <__aeabi_ddiv+0x404>
 800241c:	2301      	movs	r3, #1
 800241e:	0035      	movs	r5, r6
 8002420:	431a      	orrs	r2, r3
 8002422:	4b94      	ldr	r3, [pc, #592]	@ (8002674 <__aeabi_ddiv+0x614>)
 8002424:	4453      	add	r3, sl
 8002426:	2b00      	cmp	r3, #0
 8002428:	dd60      	ble.n	80024ec <__aeabi_ddiv+0x48c>
 800242a:	0751      	lsls	r1, r2, #29
 800242c:	d000      	beq.n	8002430 <__aeabi_ddiv+0x3d0>
 800242e:	e086      	b.n	800253e <__aeabi_ddiv+0x4de>
 8002430:	002e      	movs	r6, r5
 8002432:	08d1      	lsrs	r1, r2, #3
 8002434:	465a      	mov	r2, fp
 8002436:	01d2      	lsls	r2, r2, #7
 8002438:	d506      	bpl.n	8002448 <__aeabi_ddiv+0x3e8>
 800243a:	465a      	mov	r2, fp
 800243c:	4b8e      	ldr	r3, [pc, #568]	@ (8002678 <__aeabi_ddiv+0x618>)
 800243e:	401a      	ands	r2, r3
 8002440:	2380      	movs	r3, #128	@ 0x80
 8002442:	4693      	mov	fp, r2
 8002444:	00db      	lsls	r3, r3, #3
 8002446:	4453      	add	r3, sl
 8002448:	4a8c      	ldr	r2, [pc, #560]	@ (800267c <__aeabi_ddiv+0x61c>)
 800244a:	4293      	cmp	r3, r2
 800244c:	dd00      	ble.n	8002450 <__aeabi_ddiv+0x3f0>
 800244e:	e680      	b.n	8002152 <__aeabi_ddiv+0xf2>
 8002450:	465a      	mov	r2, fp
 8002452:	0752      	lsls	r2, r2, #29
 8002454:	430a      	orrs	r2, r1
 8002456:	4690      	mov	r8, r2
 8002458:	465a      	mov	r2, fp
 800245a:	055b      	lsls	r3, r3, #21
 800245c:	0254      	lsls	r4, r2, #9
 800245e:	0b24      	lsrs	r4, r4, #12
 8002460:	0d5b      	lsrs	r3, r3, #21
 8002462:	e669      	b.n	8002138 <__aeabi_ddiv+0xd8>
 8002464:	0035      	movs	r5, r6
 8002466:	2b00      	cmp	r3, #0
 8002468:	d0db      	beq.n	8002422 <__aeabi_ddiv+0x3c2>
 800246a:	9d00      	ldr	r5, [sp, #0]
 800246c:	1e51      	subs	r1, r2, #1
 800246e:	46ac      	mov	ip, r5
 8002470:	4464      	add	r4, ip
 8002472:	42ac      	cmp	r4, r5
 8002474:	d200      	bcs.n	8002478 <__aeabi_ddiv+0x418>
 8002476:	e09e      	b.n	80025b6 <__aeabi_ddiv+0x556>
 8002478:	4284      	cmp	r4, r0
 800247a:	d200      	bcs.n	800247e <__aeabi_ddiv+0x41e>
 800247c:	e0e1      	b.n	8002642 <__aeabi_ddiv+0x5e2>
 800247e:	d100      	bne.n	8002482 <__aeabi_ddiv+0x422>
 8002480:	e0ee      	b.n	8002660 <__aeabi_ddiv+0x600>
 8002482:	000a      	movs	r2, r1
 8002484:	e7ca      	b.n	800241c <__aeabi_ddiv+0x3bc>
 8002486:	4542      	cmp	r2, r8
 8002488:	d900      	bls.n	800248c <__aeabi_ddiv+0x42c>
 800248a:	e708      	b.n	800229e <__aeabi_ddiv+0x23e>
 800248c:	464b      	mov	r3, r9
 800248e:	07dc      	lsls	r4, r3, #31
 8002490:	0858      	lsrs	r0, r3, #1
 8002492:	4643      	mov	r3, r8
 8002494:	085b      	lsrs	r3, r3, #1
 8002496:	431c      	orrs	r4, r3
 8002498:	4643      	mov	r3, r8
 800249a:	07dd      	lsls	r5, r3, #31
 800249c:	e706      	b.n	80022ac <__aeabi_ddiv+0x24c>
 800249e:	f001 fa83 	bl	80039a8 <__clzsi2>
 80024a2:	2315      	movs	r3, #21
 80024a4:	469c      	mov	ip, r3
 80024a6:	4484      	add	ip, r0
 80024a8:	0002      	movs	r2, r0
 80024aa:	4663      	mov	r3, ip
 80024ac:	3220      	adds	r2, #32
 80024ae:	2b1c      	cmp	r3, #28
 80024b0:	dc00      	bgt.n	80024b4 <__aeabi_ddiv+0x454>
 80024b2:	e692      	b.n	80021da <__aeabi_ddiv+0x17a>
 80024b4:	0023      	movs	r3, r4
 80024b6:	3808      	subs	r0, #8
 80024b8:	4083      	lsls	r3, r0
 80024ba:	4699      	mov	r9, r3
 80024bc:	2300      	movs	r3, #0
 80024be:	4698      	mov	r8, r3
 80024c0:	e69a      	b.n	80021f8 <__aeabi_ddiv+0x198>
 80024c2:	f001 fa71 	bl	80039a8 <__clzsi2>
 80024c6:	0002      	movs	r2, r0
 80024c8:	0003      	movs	r3, r0
 80024ca:	3215      	adds	r2, #21
 80024cc:	3320      	adds	r3, #32
 80024ce:	2a1c      	cmp	r2, #28
 80024d0:	dc00      	bgt.n	80024d4 <__aeabi_ddiv+0x474>
 80024d2:	e65f      	b.n	8002194 <__aeabi_ddiv+0x134>
 80024d4:	9900      	ldr	r1, [sp, #0]
 80024d6:	3808      	subs	r0, #8
 80024d8:	4081      	lsls	r1, r0
 80024da:	2200      	movs	r2, #0
 80024dc:	468b      	mov	fp, r1
 80024de:	e666      	b.n	80021ae <__aeabi_ddiv+0x14e>
 80024e0:	2200      	movs	r2, #0
 80024e2:	002e      	movs	r6, r5
 80024e4:	2400      	movs	r4, #0
 80024e6:	4690      	mov	r8, r2
 80024e8:	4b65      	ldr	r3, [pc, #404]	@ (8002680 <__aeabi_ddiv+0x620>)
 80024ea:	e625      	b.n	8002138 <__aeabi_ddiv+0xd8>
 80024ec:	002e      	movs	r6, r5
 80024ee:	2101      	movs	r1, #1
 80024f0:	1ac9      	subs	r1, r1, r3
 80024f2:	2938      	cmp	r1, #56	@ 0x38
 80024f4:	dd00      	ble.n	80024f8 <__aeabi_ddiv+0x498>
 80024f6:	e61b      	b.n	8002130 <__aeabi_ddiv+0xd0>
 80024f8:	291f      	cmp	r1, #31
 80024fa:	dc7e      	bgt.n	80025fa <__aeabi_ddiv+0x59a>
 80024fc:	4861      	ldr	r0, [pc, #388]	@ (8002684 <__aeabi_ddiv+0x624>)
 80024fe:	0014      	movs	r4, r2
 8002500:	4450      	add	r0, sl
 8002502:	465b      	mov	r3, fp
 8002504:	4082      	lsls	r2, r0
 8002506:	4083      	lsls	r3, r0
 8002508:	40cc      	lsrs	r4, r1
 800250a:	1e50      	subs	r0, r2, #1
 800250c:	4182      	sbcs	r2, r0
 800250e:	4323      	orrs	r3, r4
 8002510:	431a      	orrs	r2, r3
 8002512:	465b      	mov	r3, fp
 8002514:	40cb      	lsrs	r3, r1
 8002516:	0751      	lsls	r1, r2, #29
 8002518:	d009      	beq.n	800252e <__aeabi_ddiv+0x4ce>
 800251a:	210f      	movs	r1, #15
 800251c:	4011      	ands	r1, r2
 800251e:	2904      	cmp	r1, #4
 8002520:	d005      	beq.n	800252e <__aeabi_ddiv+0x4ce>
 8002522:	1d11      	adds	r1, r2, #4
 8002524:	4291      	cmp	r1, r2
 8002526:	4192      	sbcs	r2, r2
 8002528:	4252      	negs	r2, r2
 800252a:	189b      	adds	r3, r3, r2
 800252c:	000a      	movs	r2, r1
 800252e:	0219      	lsls	r1, r3, #8
 8002530:	d400      	bmi.n	8002534 <__aeabi_ddiv+0x4d4>
 8002532:	e09b      	b.n	800266c <__aeabi_ddiv+0x60c>
 8002534:	2200      	movs	r2, #0
 8002536:	2301      	movs	r3, #1
 8002538:	2400      	movs	r4, #0
 800253a:	4690      	mov	r8, r2
 800253c:	e5fc      	b.n	8002138 <__aeabi_ddiv+0xd8>
 800253e:	210f      	movs	r1, #15
 8002540:	4011      	ands	r1, r2
 8002542:	2904      	cmp	r1, #4
 8002544:	d100      	bne.n	8002548 <__aeabi_ddiv+0x4e8>
 8002546:	e773      	b.n	8002430 <__aeabi_ddiv+0x3d0>
 8002548:	1d11      	adds	r1, r2, #4
 800254a:	4291      	cmp	r1, r2
 800254c:	4192      	sbcs	r2, r2
 800254e:	4252      	negs	r2, r2
 8002550:	002e      	movs	r6, r5
 8002552:	08c9      	lsrs	r1, r1, #3
 8002554:	4493      	add	fp, r2
 8002556:	e76d      	b.n	8002434 <__aeabi_ddiv+0x3d4>
 8002558:	9b00      	ldr	r3, [sp, #0]
 800255a:	3d01      	subs	r5, #1
 800255c:	469c      	mov	ip, r3
 800255e:	4461      	add	r1, ip
 8002560:	428b      	cmp	r3, r1
 8002562:	d900      	bls.n	8002566 <__aeabi_ddiv+0x506>
 8002564:	e72c      	b.n	80023c0 <__aeabi_ddiv+0x360>
 8002566:	428a      	cmp	r2, r1
 8002568:	d800      	bhi.n	800256c <__aeabi_ddiv+0x50c>
 800256a:	e729      	b.n	80023c0 <__aeabi_ddiv+0x360>
 800256c:	1e85      	subs	r5, r0, #2
 800256e:	4461      	add	r1, ip
 8002570:	e726      	b.n	80023c0 <__aeabi_ddiv+0x360>
 8002572:	9900      	ldr	r1, [sp, #0]
 8002574:	3b01      	subs	r3, #1
 8002576:	468c      	mov	ip, r1
 8002578:	4464      	add	r4, ip
 800257a:	42a1      	cmp	r1, r4
 800257c:	d900      	bls.n	8002580 <__aeabi_ddiv+0x520>
 800257e:	e72d      	b.n	80023dc <__aeabi_ddiv+0x37c>
 8002580:	42a2      	cmp	r2, r4
 8002582:	d800      	bhi.n	8002586 <__aeabi_ddiv+0x526>
 8002584:	e72a      	b.n	80023dc <__aeabi_ddiv+0x37c>
 8002586:	1e83      	subs	r3, r0, #2
 8002588:	4464      	add	r4, ip
 800258a:	e727      	b.n	80023dc <__aeabi_ddiv+0x37c>
 800258c:	4287      	cmp	r7, r0
 800258e:	d000      	beq.n	8002592 <__aeabi_ddiv+0x532>
 8002590:	e6fe      	b.n	8002390 <__aeabi_ddiv+0x330>
 8002592:	45a9      	cmp	r9, r5
 8002594:	d900      	bls.n	8002598 <__aeabi_ddiv+0x538>
 8002596:	e6fb      	b.n	8002390 <__aeabi_ddiv+0x330>
 8002598:	e6f5      	b.n	8002386 <__aeabi_ddiv+0x326>
 800259a:	42a2      	cmp	r2, r4
 800259c:	d800      	bhi.n	80025a0 <__aeabi_ddiv+0x540>
 800259e:	e6b9      	b.n	8002314 <__aeabi_ddiv+0x2b4>
 80025a0:	1e83      	subs	r3, r0, #2
 80025a2:	4464      	add	r4, ip
 80025a4:	e6b6      	b.n	8002314 <__aeabi_ddiv+0x2b4>
 80025a6:	428a      	cmp	r2, r1
 80025a8:	d800      	bhi.n	80025ac <__aeabi_ddiv+0x54c>
 80025aa:	e69f      	b.n	80022ec <__aeabi_ddiv+0x28c>
 80025ac:	46bc      	mov	ip, r7
 80025ae:	1e83      	subs	r3, r0, #2
 80025b0:	4698      	mov	r8, r3
 80025b2:	4461      	add	r1, ip
 80025b4:	e69a      	b.n	80022ec <__aeabi_ddiv+0x28c>
 80025b6:	000a      	movs	r2, r1
 80025b8:	4284      	cmp	r4, r0
 80025ba:	d000      	beq.n	80025be <__aeabi_ddiv+0x55e>
 80025bc:	e72e      	b.n	800241c <__aeabi_ddiv+0x3bc>
 80025be:	454b      	cmp	r3, r9
 80025c0:	d000      	beq.n	80025c4 <__aeabi_ddiv+0x564>
 80025c2:	e72b      	b.n	800241c <__aeabi_ddiv+0x3bc>
 80025c4:	0035      	movs	r5, r6
 80025c6:	e72c      	b.n	8002422 <__aeabi_ddiv+0x3c2>
 80025c8:	4b2a      	ldr	r3, [pc, #168]	@ (8002674 <__aeabi_ddiv+0x614>)
 80025ca:	4a2f      	ldr	r2, [pc, #188]	@ (8002688 <__aeabi_ddiv+0x628>)
 80025cc:	4453      	add	r3, sl
 80025ce:	4592      	cmp	sl, r2
 80025d0:	db43      	blt.n	800265a <__aeabi_ddiv+0x5fa>
 80025d2:	2201      	movs	r2, #1
 80025d4:	2100      	movs	r1, #0
 80025d6:	4493      	add	fp, r2
 80025d8:	e72c      	b.n	8002434 <__aeabi_ddiv+0x3d4>
 80025da:	42ac      	cmp	r4, r5
 80025dc:	d800      	bhi.n	80025e0 <__aeabi_ddiv+0x580>
 80025de:	e6d7      	b.n	8002390 <__aeabi_ddiv+0x330>
 80025e0:	2302      	movs	r3, #2
 80025e2:	425b      	negs	r3, r3
 80025e4:	469c      	mov	ip, r3
 80025e6:	9900      	ldr	r1, [sp, #0]
 80025e8:	444d      	add	r5, r9
 80025ea:	454d      	cmp	r5, r9
 80025ec:	419b      	sbcs	r3, r3
 80025ee:	44e3      	add	fp, ip
 80025f0:	468c      	mov	ip, r1
 80025f2:	425b      	negs	r3, r3
 80025f4:	4463      	add	r3, ip
 80025f6:	18c0      	adds	r0, r0, r3
 80025f8:	e6cc      	b.n	8002394 <__aeabi_ddiv+0x334>
 80025fa:	201f      	movs	r0, #31
 80025fc:	4240      	negs	r0, r0
 80025fe:	1ac3      	subs	r3, r0, r3
 8002600:	4658      	mov	r0, fp
 8002602:	40d8      	lsrs	r0, r3
 8002604:	2920      	cmp	r1, #32
 8002606:	d004      	beq.n	8002612 <__aeabi_ddiv+0x5b2>
 8002608:	4659      	mov	r1, fp
 800260a:	4b20      	ldr	r3, [pc, #128]	@ (800268c <__aeabi_ddiv+0x62c>)
 800260c:	4453      	add	r3, sl
 800260e:	4099      	lsls	r1, r3
 8002610:	430a      	orrs	r2, r1
 8002612:	1e53      	subs	r3, r2, #1
 8002614:	419a      	sbcs	r2, r3
 8002616:	2307      	movs	r3, #7
 8002618:	0019      	movs	r1, r3
 800261a:	4302      	orrs	r2, r0
 800261c:	2400      	movs	r4, #0
 800261e:	4011      	ands	r1, r2
 8002620:	4213      	tst	r3, r2
 8002622:	d009      	beq.n	8002638 <__aeabi_ddiv+0x5d8>
 8002624:	3308      	adds	r3, #8
 8002626:	4013      	ands	r3, r2
 8002628:	2b04      	cmp	r3, #4
 800262a:	d01d      	beq.n	8002668 <__aeabi_ddiv+0x608>
 800262c:	1d13      	adds	r3, r2, #4
 800262e:	4293      	cmp	r3, r2
 8002630:	4189      	sbcs	r1, r1
 8002632:	001a      	movs	r2, r3
 8002634:	4249      	negs	r1, r1
 8002636:	0749      	lsls	r1, r1, #29
 8002638:	08d2      	lsrs	r2, r2, #3
 800263a:	430a      	orrs	r2, r1
 800263c:	4690      	mov	r8, r2
 800263e:	2300      	movs	r3, #0
 8002640:	e57a      	b.n	8002138 <__aeabi_ddiv+0xd8>
 8002642:	4649      	mov	r1, r9
 8002644:	9f00      	ldr	r7, [sp, #0]
 8002646:	004d      	lsls	r5, r1, #1
 8002648:	454d      	cmp	r5, r9
 800264a:	4189      	sbcs	r1, r1
 800264c:	46bc      	mov	ip, r7
 800264e:	4249      	negs	r1, r1
 8002650:	4461      	add	r1, ip
 8002652:	46a9      	mov	r9, r5
 8002654:	3a02      	subs	r2, #2
 8002656:	1864      	adds	r4, r4, r1
 8002658:	e7ae      	b.n	80025b8 <__aeabi_ddiv+0x558>
 800265a:	2201      	movs	r2, #1
 800265c:	4252      	negs	r2, r2
 800265e:	e746      	b.n	80024ee <__aeabi_ddiv+0x48e>
 8002660:	4599      	cmp	r9, r3
 8002662:	d3ee      	bcc.n	8002642 <__aeabi_ddiv+0x5e2>
 8002664:	000a      	movs	r2, r1
 8002666:	e7aa      	b.n	80025be <__aeabi_ddiv+0x55e>
 8002668:	2100      	movs	r1, #0
 800266a:	e7e5      	b.n	8002638 <__aeabi_ddiv+0x5d8>
 800266c:	0759      	lsls	r1, r3, #29
 800266e:	025b      	lsls	r3, r3, #9
 8002670:	0b1c      	lsrs	r4, r3, #12
 8002672:	e7e1      	b.n	8002638 <__aeabi_ddiv+0x5d8>
 8002674:	000003ff 	.word	0x000003ff
 8002678:	feffffff 	.word	0xfeffffff
 800267c:	000007fe 	.word	0x000007fe
 8002680:	000007ff 	.word	0x000007ff
 8002684:	0000041e 	.word	0x0000041e
 8002688:	fffffc02 	.word	0xfffffc02
 800268c:	0000043e 	.word	0x0000043e

08002690 <__eqdf2>:
 8002690:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002692:	4657      	mov	r7, sl
 8002694:	46de      	mov	lr, fp
 8002696:	464e      	mov	r6, r9
 8002698:	4645      	mov	r5, r8
 800269a:	b5e0      	push	{r5, r6, r7, lr}
 800269c:	000d      	movs	r5, r1
 800269e:	0004      	movs	r4, r0
 80026a0:	0fe8      	lsrs	r0, r5, #31
 80026a2:	4683      	mov	fp, r0
 80026a4:	0309      	lsls	r1, r1, #12
 80026a6:	0fd8      	lsrs	r0, r3, #31
 80026a8:	0b09      	lsrs	r1, r1, #12
 80026aa:	4682      	mov	sl, r0
 80026ac:	4819      	ldr	r0, [pc, #100]	@ (8002714 <__eqdf2+0x84>)
 80026ae:	468c      	mov	ip, r1
 80026b0:	031f      	lsls	r7, r3, #12
 80026b2:	0069      	lsls	r1, r5, #1
 80026b4:	005e      	lsls	r6, r3, #1
 80026b6:	0d49      	lsrs	r1, r1, #21
 80026b8:	0b3f      	lsrs	r7, r7, #12
 80026ba:	0d76      	lsrs	r6, r6, #21
 80026bc:	4281      	cmp	r1, r0
 80026be:	d018      	beq.n	80026f2 <__eqdf2+0x62>
 80026c0:	4286      	cmp	r6, r0
 80026c2:	d00f      	beq.n	80026e4 <__eqdf2+0x54>
 80026c4:	2001      	movs	r0, #1
 80026c6:	42b1      	cmp	r1, r6
 80026c8:	d10d      	bne.n	80026e6 <__eqdf2+0x56>
 80026ca:	45bc      	cmp	ip, r7
 80026cc:	d10b      	bne.n	80026e6 <__eqdf2+0x56>
 80026ce:	4294      	cmp	r4, r2
 80026d0:	d109      	bne.n	80026e6 <__eqdf2+0x56>
 80026d2:	45d3      	cmp	fp, sl
 80026d4:	d01c      	beq.n	8002710 <__eqdf2+0x80>
 80026d6:	2900      	cmp	r1, #0
 80026d8:	d105      	bne.n	80026e6 <__eqdf2+0x56>
 80026da:	4660      	mov	r0, ip
 80026dc:	4320      	orrs	r0, r4
 80026de:	1e43      	subs	r3, r0, #1
 80026e0:	4198      	sbcs	r0, r3
 80026e2:	e000      	b.n	80026e6 <__eqdf2+0x56>
 80026e4:	2001      	movs	r0, #1
 80026e6:	bcf0      	pop	{r4, r5, r6, r7}
 80026e8:	46bb      	mov	fp, r7
 80026ea:	46b2      	mov	sl, r6
 80026ec:	46a9      	mov	r9, r5
 80026ee:	46a0      	mov	r8, r4
 80026f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80026f2:	2001      	movs	r0, #1
 80026f4:	428e      	cmp	r6, r1
 80026f6:	d1f6      	bne.n	80026e6 <__eqdf2+0x56>
 80026f8:	4661      	mov	r1, ip
 80026fa:	4339      	orrs	r1, r7
 80026fc:	000f      	movs	r7, r1
 80026fe:	4317      	orrs	r7, r2
 8002700:	4327      	orrs	r7, r4
 8002702:	d1f0      	bne.n	80026e6 <__eqdf2+0x56>
 8002704:	465b      	mov	r3, fp
 8002706:	4652      	mov	r2, sl
 8002708:	1a98      	subs	r0, r3, r2
 800270a:	1e43      	subs	r3, r0, #1
 800270c:	4198      	sbcs	r0, r3
 800270e:	e7ea      	b.n	80026e6 <__eqdf2+0x56>
 8002710:	2000      	movs	r0, #0
 8002712:	e7e8      	b.n	80026e6 <__eqdf2+0x56>
 8002714:	000007ff 	.word	0x000007ff

08002718 <__gedf2>:
 8002718:	b5f0      	push	{r4, r5, r6, r7, lr}
 800271a:	4657      	mov	r7, sl
 800271c:	464e      	mov	r6, r9
 800271e:	4645      	mov	r5, r8
 8002720:	46de      	mov	lr, fp
 8002722:	b5e0      	push	{r5, r6, r7, lr}
 8002724:	000d      	movs	r5, r1
 8002726:	030e      	lsls	r6, r1, #12
 8002728:	0049      	lsls	r1, r1, #1
 800272a:	0d49      	lsrs	r1, r1, #21
 800272c:	468a      	mov	sl, r1
 800272e:	0fdf      	lsrs	r7, r3, #31
 8002730:	0fe9      	lsrs	r1, r5, #31
 8002732:	46bc      	mov	ip, r7
 8002734:	b083      	sub	sp, #12
 8002736:	4f2f      	ldr	r7, [pc, #188]	@ (80027f4 <__gedf2+0xdc>)
 8002738:	0004      	movs	r4, r0
 800273a:	4680      	mov	r8, r0
 800273c:	9101      	str	r1, [sp, #4]
 800273e:	0058      	lsls	r0, r3, #1
 8002740:	0319      	lsls	r1, r3, #12
 8002742:	4691      	mov	r9, r2
 8002744:	0b36      	lsrs	r6, r6, #12
 8002746:	0b09      	lsrs	r1, r1, #12
 8002748:	0d40      	lsrs	r0, r0, #21
 800274a:	45ba      	cmp	sl, r7
 800274c:	d01d      	beq.n	800278a <__gedf2+0x72>
 800274e:	42b8      	cmp	r0, r7
 8002750:	d00d      	beq.n	800276e <__gedf2+0x56>
 8002752:	4657      	mov	r7, sl
 8002754:	2f00      	cmp	r7, #0
 8002756:	d12a      	bne.n	80027ae <__gedf2+0x96>
 8002758:	4334      	orrs	r4, r6
 800275a:	2800      	cmp	r0, #0
 800275c:	d124      	bne.n	80027a8 <__gedf2+0x90>
 800275e:	430a      	orrs	r2, r1
 8002760:	d036      	beq.n	80027d0 <__gedf2+0xb8>
 8002762:	2c00      	cmp	r4, #0
 8002764:	d141      	bne.n	80027ea <__gedf2+0xd2>
 8002766:	4663      	mov	r3, ip
 8002768:	0058      	lsls	r0, r3, #1
 800276a:	3801      	subs	r0, #1
 800276c:	e015      	b.n	800279a <__gedf2+0x82>
 800276e:	4311      	orrs	r1, r2
 8002770:	d138      	bne.n	80027e4 <__gedf2+0xcc>
 8002772:	4653      	mov	r3, sl
 8002774:	2b00      	cmp	r3, #0
 8002776:	d101      	bne.n	800277c <__gedf2+0x64>
 8002778:	4326      	orrs	r6, r4
 800277a:	d0f4      	beq.n	8002766 <__gedf2+0x4e>
 800277c:	9b01      	ldr	r3, [sp, #4]
 800277e:	4563      	cmp	r3, ip
 8002780:	d107      	bne.n	8002792 <__gedf2+0x7a>
 8002782:	9b01      	ldr	r3, [sp, #4]
 8002784:	0058      	lsls	r0, r3, #1
 8002786:	3801      	subs	r0, #1
 8002788:	e007      	b.n	800279a <__gedf2+0x82>
 800278a:	4326      	orrs	r6, r4
 800278c:	d12a      	bne.n	80027e4 <__gedf2+0xcc>
 800278e:	4550      	cmp	r0, sl
 8002790:	d021      	beq.n	80027d6 <__gedf2+0xbe>
 8002792:	2001      	movs	r0, #1
 8002794:	9b01      	ldr	r3, [sp, #4]
 8002796:	425f      	negs	r7, r3
 8002798:	4338      	orrs	r0, r7
 800279a:	b003      	add	sp, #12
 800279c:	bcf0      	pop	{r4, r5, r6, r7}
 800279e:	46bb      	mov	fp, r7
 80027a0:	46b2      	mov	sl, r6
 80027a2:	46a9      	mov	r9, r5
 80027a4:	46a0      	mov	r8, r4
 80027a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80027a8:	2c00      	cmp	r4, #0
 80027aa:	d0dc      	beq.n	8002766 <__gedf2+0x4e>
 80027ac:	e7e6      	b.n	800277c <__gedf2+0x64>
 80027ae:	2800      	cmp	r0, #0
 80027b0:	d0ef      	beq.n	8002792 <__gedf2+0x7a>
 80027b2:	9b01      	ldr	r3, [sp, #4]
 80027b4:	4563      	cmp	r3, ip
 80027b6:	d1ec      	bne.n	8002792 <__gedf2+0x7a>
 80027b8:	4582      	cmp	sl, r0
 80027ba:	dcea      	bgt.n	8002792 <__gedf2+0x7a>
 80027bc:	dbe1      	blt.n	8002782 <__gedf2+0x6a>
 80027be:	428e      	cmp	r6, r1
 80027c0:	d8e7      	bhi.n	8002792 <__gedf2+0x7a>
 80027c2:	d1de      	bne.n	8002782 <__gedf2+0x6a>
 80027c4:	45c8      	cmp	r8, r9
 80027c6:	d8e4      	bhi.n	8002792 <__gedf2+0x7a>
 80027c8:	2000      	movs	r0, #0
 80027ca:	45c8      	cmp	r8, r9
 80027cc:	d2e5      	bcs.n	800279a <__gedf2+0x82>
 80027ce:	e7d8      	b.n	8002782 <__gedf2+0x6a>
 80027d0:	2c00      	cmp	r4, #0
 80027d2:	d0e2      	beq.n	800279a <__gedf2+0x82>
 80027d4:	e7dd      	b.n	8002792 <__gedf2+0x7a>
 80027d6:	4311      	orrs	r1, r2
 80027d8:	d104      	bne.n	80027e4 <__gedf2+0xcc>
 80027da:	9b01      	ldr	r3, [sp, #4]
 80027dc:	4563      	cmp	r3, ip
 80027de:	d1d8      	bne.n	8002792 <__gedf2+0x7a>
 80027e0:	2000      	movs	r0, #0
 80027e2:	e7da      	b.n	800279a <__gedf2+0x82>
 80027e4:	2002      	movs	r0, #2
 80027e6:	4240      	negs	r0, r0
 80027e8:	e7d7      	b.n	800279a <__gedf2+0x82>
 80027ea:	9b01      	ldr	r3, [sp, #4]
 80027ec:	4563      	cmp	r3, ip
 80027ee:	d0e6      	beq.n	80027be <__gedf2+0xa6>
 80027f0:	e7cf      	b.n	8002792 <__gedf2+0x7a>
 80027f2:	46c0      	nop			@ (mov r8, r8)
 80027f4:	000007ff 	.word	0x000007ff

080027f8 <__ledf2>:
 80027f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80027fa:	4657      	mov	r7, sl
 80027fc:	464e      	mov	r6, r9
 80027fe:	4645      	mov	r5, r8
 8002800:	46de      	mov	lr, fp
 8002802:	b5e0      	push	{r5, r6, r7, lr}
 8002804:	000d      	movs	r5, r1
 8002806:	030e      	lsls	r6, r1, #12
 8002808:	0049      	lsls	r1, r1, #1
 800280a:	0d49      	lsrs	r1, r1, #21
 800280c:	468a      	mov	sl, r1
 800280e:	0fdf      	lsrs	r7, r3, #31
 8002810:	0fe9      	lsrs	r1, r5, #31
 8002812:	46bc      	mov	ip, r7
 8002814:	b083      	sub	sp, #12
 8002816:	4f2e      	ldr	r7, [pc, #184]	@ (80028d0 <__ledf2+0xd8>)
 8002818:	0004      	movs	r4, r0
 800281a:	4680      	mov	r8, r0
 800281c:	9101      	str	r1, [sp, #4]
 800281e:	0058      	lsls	r0, r3, #1
 8002820:	0319      	lsls	r1, r3, #12
 8002822:	4691      	mov	r9, r2
 8002824:	0b36      	lsrs	r6, r6, #12
 8002826:	0b09      	lsrs	r1, r1, #12
 8002828:	0d40      	lsrs	r0, r0, #21
 800282a:	45ba      	cmp	sl, r7
 800282c:	d01e      	beq.n	800286c <__ledf2+0x74>
 800282e:	42b8      	cmp	r0, r7
 8002830:	d00d      	beq.n	800284e <__ledf2+0x56>
 8002832:	4657      	mov	r7, sl
 8002834:	2f00      	cmp	r7, #0
 8002836:	d127      	bne.n	8002888 <__ledf2+0x90>
 8002838:	4334      	orrs	r4, r6
 800283a:	2800      	cmp	r0, #0
 800283c:	d133      	bne.n	80028a6 <__ledf2+0xae>
 800283e:	430a      	orrs	r2, r1
 8002840:	d034      	beq.n	80028ac <__ledf2+0xb4>
 8002842:	2c00      	cmp	r4, #0
 8002844:	d140      	bne.n	80028c8 <__ledf2+0xd0>
 8002846:	4663      	mov	r3, ip
 8002848:	0058      	lsls	r0, r3, #1
 800284a:	3801      	subs	r0, #1
 800284c:	e015      	b.n	800287a <__ledf2+0x82>
 800284e:	4311      	orrs	r1, r2
 8002850:	d112      	bne.n	8002878 <__ledf2+0x80>
 8002852:	4653      	mov	r3, sl
 8002854:	2b00      	cmp	r3, #0
 8002856:	d101      	bne.n	800285c <__ledf2+0x64>
 8002858:	4326      	orrs	r6, r4
 800285a:	d0f4      	beq.n	8002846 <__ledf2+0x4e>
 800285c:	9b01      	ldr	r3, [sp, #4]
 800285e:	4563      	cmp	r3, ip
 8002860:	d01d      	beq.n	800289e <__ledf2+0xa6>
 8002862:	2001      	movs	r0, #1
 8002864:	9b01      	ldr	r3, [sp, #4]
 8002866:	425f      	negs	r7, r3
 8002868:	4338      	orrs	r0, r7
 800286a:	e006      	b.n	800287a <__ledf2+0x82>
 800286c:	4326      	orrs	r6, r4
 800286e:	d103      	bne.n	8002878 <__ledf2+0x80>
 8002870:	4550      	cmp	r0, sl
 8002872:	d1f6      	bne.n	8002862 <__ledf2+0x6a>
 8002874:	4311      	orrs	r1, r2
 8002876:	d01c      	beq.n	80028b2 <__ledf2+0xba>
 8002878:	2002      	movs	r0, #2
 800287a:	b003      	add	sp, #12
 800287c:	bcf0      	pop	{r4, r5, r6, r7}
 800287e:	46bb      	mov	fp, r7
 8002880:	46b2      	mov	sl, r6
 8002882:	46a9      	mov	r9, r5
 8002884:	46a0      	mov	r8, r4
 8002886:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002888:	2800      	cmp	r0, #0
 800288a:	d0ea      	beq.n	8002862 <__ledf2+0x6a>
 800288c:	9b01      	ldr	r3, [sp, #4]
 800288e:	4563      	cmp	r3, ip
 8002890:	d1e7      	bne.n	8002862 <__ledf2+0x6a>
 8002892:	4582      	cmp	sl, r0
 8002894:	dce5      	bgt.n	8002862 <__ledf2+0x6a>
 8002896:	db02      	blt.n	800289e <__ledf2+0xa6>
 8002898:	428e      	cmp	r6, r1
 800289a:	d8e2      	bhi.n	8002862 <__ledf2+0x6a>
 800289c:	d00e      	beq.n	80028bc <__ledf2+0xc4>
 800289e:	9b01      	ldr	r3, [sp, #4]
 80028a0:	0058      	lsls	r0, r3, #1
 80028a2:	3801      	subs	r0, #1
 80028a4:	e7e9      	b.n	800287a <__ledf2+0x82>
 80028a6:	2c00      	cmp	r4, #0
 80028a8:	d0cd      	beq.n	8002846 <__ledf2+0x4e>
 80028aa:	e7d7      	b.n	800285c <__ledf2+0x64>
 80028ac:	2c00      	cmp	r4, #0
 80028ae:	d0e4      	beq.n	800287a <__ledf2+0x82>
 80028b0:	e7d7      	b.n	8002862 <__ledf2+0x6a>
 80028b2:	9b01      	ldr	r3, [sp, #4]
 80028b4:	2000      	movs	r0, #0
 80028b6:	4563      	cmp	r3, ip
 80028b8:	d0df      	beq.n	800287a <__ledf2+0x82>
 80028ba:	e7d2      	b.n	8002862 <__ledf2+0x6a>
 80028bc:	45c8      	cmp	r8, r9
 80028be:	d8d0      	bhi.n	8002862 <__ledf2+0x6a>
 80028c0:	2000      	movs	r0, #0
 80028c2:	45c8      	cmp	r8, r9
 80028c4:	d2d9      	bcs.n	800287a <__ledf2+0x82>
 80028c6:	e7ea      	b.n	800289e <__ledf2+0xa6>
 80028c8:	9b01      	ldr	r3, [sp, #4]
 80028ca:	4563      	cmp	r3, ip
 80028cc:	d0e4      	beq.n	8002898 <__ledf2+0xa0>
 80028ce:	e7c8      	b.n	8002862 <__ledf2+0x6a>
 80028d0:	000007ff 	.word	0x000007ff

080028d4 <__aeabi_dmul>:
 80028d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80028d6:	4657      	mov	r7, sl
 80028d8:	464e      	mov	r6, r9
 80028da:	46de      	mov	lr, fp
 80028dc:	4645      	mov	r5, r8
 80028de:	b5e0      	push	{r5, r6, r7, lr}
 80028e0:	001f      	movs	r7, r3
 80028e2:	030b      	lsls	r3, r1, #12
 80028e4:	0b1b      	lsrs	r3, r3, #12
 80028e6:	0016      	movs	r6, r2
 80028e8:	469a      	mov	sl, r3
 80028ea:	0fca      	lsrs	r2, r1, #31
 80028ec:	004b      	lsls	r3, r1, #1
 80028ee:	0004      	movs	r4, r0
 80028f0:	4691      	mov	r9, r2
 80028f2:	b085      	sub	sp, #20
 80028f4:	0d5b      	lsrs	r3, r3, #21
 80028f6:	d100      	bne.n	80028fa <__aeabi_dmul+0x26>
 80028f8:	e1cf      	b.n	8002c9a <__aeabi_dmul+0x3c6>
 80028fa:	4acd      	ldr	r2, [pc, #820]	@ (8002c30 <__aeabi_dmul+0x35c>)
 80028fc:	4293      	cmp	r3, r2
 80028fe:	d055      	beq.n	80029ac <__aeabi_dmul+0xd8>
 8002900:	4651      	mov	r1, sl
 8002902:	0f42      	lsrs	r2, r0, #29
 8002904:	00c9      	lsls	r1, r1, #3
 8002906:	430a      	orrs	r2, r1
 8002908:	2180      	movs	r1, #128	@ 0x80
 800290a:	0409      	lsls	r1, r1, #16
 800290c:	4311      	orrs	r1, r2
 800290e:	00c2      	lsls	r2, r0, #3
 8002910:	4690      	mov	r8, r2
 8002912:	4ac8      	ldr	r2, [pc, #800]	@ (8002c34 <__aeabi_dmul+0x360>)
 8002914:	468a      	mov	sl, r1
 8002916:	4693      	mov	fp, r2
 8002918:	449b      	add	fp, r3
 800291a:	2300      	movs	r3, #0
 800291c:	2500      	movs	r5, #0
 800291e:	9302      	str	r3, [sp, #8]
 8002920:	033c      	lsls	r4, r7, #12
 8002922:	007b      	lsls	r3, r7, #1
 8002924:	0ffa      	lsrs	r2, r7, #31
 8002926:	9601      	str	r6, [sp, #4]
 8002928:	0b24      	lsrs	r4, r4, #12
 800292a:	0d5b      	lsrs	r3, r3, #21
 800292c:	9200      	str	r2, [sp, #0]
 800292e:	d100      	bne.n	8002932 <__aeabi_dmul+0x5e>
 8002930:	e188      	b.n	8002c44 <__aeabi_dmul+0x370>
 8002932:	4abf      	ldr	r2, [pc, #764]	@ (8002c30 <__aeabi_dmul+0x35c>)
 8002934:	4293      	cmp	r3, r2
 8002936:	d100      	bne.n	800293a <__aeabi_dmul+0x66>
 8002938:	e092      	b.n	8002a60 <__aeabi_dmul+0x18c>
 800293a:	4abe      	ldr	r2, [pc, #760]	@ (8002c34 <__aeabi_dmul+0x360>)
 800293c:	4694      	mov	ip, r2
 800293e:	4463      	add	r3, ip
 8002940:	449b      	add	fp, r3
 8002942:	2d0a      	cmp	r5, #10
 8002944:	dc42      	bgt.n	80029cc <__aeabi_dmul+0xf8>
 8002946:	00e4      	lsls	r4, r4, #3
 8002948:	0f73      	lsrs	r3, r6, #29
 800294a:	4323      	orrs	r3, r4
 800294c:	2480      	movs	r4, #128	@ 0x80
 800294e:	4649      	mov	r1, r9
 8002950:	0424      	lsls	r4, r4, #16
 8002952:	431c      	orrs	r4, r3
 8002954:	00f3      	lsls	r3, r6, #3
 8002956:	9301      	str	r3, [sp, #4]
 8002958:	9b00      	ldr	r3, [sp, #0]
 800295a:	2000      	movs	r0, #0
 800295c:	4059      	eors	r1, r3
 800295e:	b2cb      	uxtb	r3, r1
 8002960:	9303      	str	r3, [sp, #12]
 8002962:	2d02      	cmp	r5, #2
 8002964:	dc00      	bgt.n	8002968 <__aeabi_dmul+0x94>
 8002966:	e094      	b.n	8002a92 <__aeabi_dmul+0x1be>
 8002968:	2301      	movs	r3, #1
 800296a:	40ab      	lsls	r3, r5
 800296c:	001d      	movs	r5, r3
 800296e:	23a6      	movs	r3, #166	@ 0xa6
 8002970:	002a      	movs	r2, r5
 8002972:	00db      	lsls	r3, r3, #3
 8002974:	401a      	ands	r2, r3
 8002976:	421d      	tst	r5, r3
 8002978:	d000      	beq.n	800297c <__aeabi_dmul+0xa8>
 800297a:	e229      	b.n	8002dd0 <__aeabi_dmul+0x4fc>
 800297c:	2390      	movs	r3, #144	@ 0x90
 800297e:	009b      	lsls	r3, r3, #2
 8002980:	421d      	tst	r5, r3
 8002982:	d100      	bne.n	8002986 <__aeabi_dmul+0xb2>
 8002984:	e24d      	b.n	8002e22 <__aeabi_dmul+0x54e>
 8002986:	2300      	movs	r3, #0
 8002988:	2480      	movs	r4, #128	@ 0x80
 800298a:	4699      	mov	r9, r3
 800298c:	0324      	lsls	r4, r4, #12
 800298e:	4ba8      	ldr	r3, [pc, #672]	@ (8002c30 <__aeabi_dmul+0x35c>)
 8002990:	0010      	movs	r0, r2
 8002992:	464a      	mov	r2, r9
 8002994:	051b      	lsls	r3, r3, #20
 8002996:	4323      	orrs	r3, r4
 8002998:	07d2      	lsls	r2, r2, #31
 800299a:	4313      	orrs	r3, r2
 800299c:	0019      	movs	r1, r3
 800299e:	b005      	add	sp, #20
 80029a0:	bcf0      	pop	{r4, r5, r6, r7}
 80029a2:	46bb      	mov	fp, r7
 80029a4:	46b2      	mov	sl, r6
 80029a6:	46a9      	mov	r9, r5
 80029a8:	46a0      	mov	r8, r4
 80029aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80029ac:	4652      	mov	r2, sl
 80029ae:	4302      	orrs	r2, r0
 80029b0:	4690      	mov	r8, r2
 80029b2:	d000      	beq.n	80029b6 <__aeabi_dmul+0xe2>
 80029b4:	e1ac      	b.n	8002d10 <__aeabi_dmul+0x43c>
 80029b6:	469b      	mov	fp, r3
 80029b8:	2302      	movs	r3, #2
 80029ba:	4692      	mov	sl, r2
 80029bc:	2508      	movs	r5, #8
 80029be:	9302      	str	r3, [sp, #8]
 80029c0:	e7ae      	b.n	8002920 <__aeabi_dmul+0x4c>
 80029c2:	9b00      	ldr	r3, [sp, #0]
 80029c4:	46a2      	mov	sl, r4
 80029c6:	4699      	mov	r9, r3
 80029c8:	9b01      	ldr	r3, [sp, #4]
 80029ca:	4698      	mov	r8, r3
 80029cc:	9b02      	ldr	r3, [sp, #8]
 80029ce:	2b02      	cmp	r3, #2
 80029d0:	d100      	bne.n	80029d4 <__aeabi_dmul+0x100>
 80029d2:	e1ca      	b.n	8002d6a <__aeabi_dmul+0x496>
 80029d4:	2b03      	cmp	r3, #3
 80029d6:	d100      	bne.n	80029da <__aeabi_dmul+0x106>
 80029d8:	e192      	b.n	8002d00 <__aeabi_dmul+0x42c>
 80029da:	2b01      	cmp	r3, #1
 80029dc:	d110      	bne.n	8002a00 <__aeabi_dmul+0x12c>
 80029de:	2300      	movs	r3, #0
 80029e0:	2400      	movs	r4, #0
 80029e2:	2200      	movs	r2, #0
 80029e4:	e7d4      	b.n	8002990 <__aeabi_dmul+0xbc>
 80029e6:	2201      	movs	r2, #1
 80029e8:	087b      	lsrs	r3, r7, #1
 80029ea:	403a      	ands	r2, r7
 80029ec:	4313      	orrs	r3, r2
 80029ee:	4652      	mov	r2, sl
 80029f0:	07d2      	lsls	r2, r2, #31
 80029f2:	4313      	orrs	r3, r2
 80029f4:	4698      	mov	r8, r3
 80029f6:	4653      	mov	r3, sl
 80029f8:	085b      	lsrs	r3, r3, #1
 80029fa:	469a      	mov	sl, r3
 80029fc:	9b03      	ldr	r3, [sp, #12]
 80029fe:	4699      	mov	r9, r3
 8002a00:	465b      	mov	r3, fp
 8002a02:	1c58      	adds	r0, r3, #1
 8002a04:	2380      	movs	r3, #128	@ 0x80
 8002a06:	00db      	lsls	r3, r3, #3
 8002a08:	445b      	add	r3, fp
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	dc00      	bgt.n	8002a10 <__aeabi_dmul+0x13c>
 8002a0e:	e1b1      	b.n	8002d74 <__aeabi_dmul+0x4a0>
 8002a10:	4642      	mov	r2, r8
 8002a12:	0752      	lsls	r2, r2, #29
 8002a14:	d00b      	beq.n	8002a2e <__aeabi_dmul+0x15a>
 8002a16:	220f      	movs	r2, #15
 8002a18:	4641      	mov	r1, r8
 8002a1a:	400a      	ands	r2, r1
 8002a1c:	2a04      	cmp	r2, #4
 8002a1e:	d006      	beq.n	8002a2e <__aeabi_dmul+0x15a>
 8002a20:	4642      	mov	r2, r8
 8002a22:	1d11      	adds	r1, r2, #4
 8002a24:	4541      	cmp	r1, r8
 8002a26:	4192      	sbcs	r2, r2
 8002a28:	4688      	mov	r8, r1
 8002a2a:	4252      	negs	r2, r2
 8002a2c:	4492      	add	sl, r2
 8002a2e:	4652      	mov	r2, sl
 8002a30:	01d2      	lsls	r2, r2, #7
 8002a32:	d506      	bpl.n	8002a42 <__aeabi_dmul+0x16e>
 8002a34:	4652      	mov	r2, sl
 8002a36:	4b80      	ldr	r3, [pc, #512]	@ (8002c38 <__aeabi_dmul+0x364>)
 8002a38:	401a      	ands	r2, r3
 8002a3a:	2380      	movs	r3, #128	@ 0x80
 8002a3c:	4692      	mov	sl, r2
 8002a3e:	00db      	lsls	r3, r3, #3
 8002a40:	18c3      	adds	r3, r0, r3
 8002a42:	4a7e      	ldr	r2, [pc, #504]	@ (8002c3c <__aeabi_dmul+0x368>)
 8002a44:	4293      	cmp	r3, r2
 8002a46:	dd00      	ble.n	8002a4a <__aeabi_dmul+0x176>
 8002a48:	e18f      	b.n	8002d6a <__aeabi_dmul+0x496>
 8002a4a:	4642      	mov	r2, r8
 8002a4c:	08d1      	lsrs	r1, r2, #3
 8002a4e:	4652      	mov	r2, sl
 8002a50:	0752      	lsls	r2, r2, #29
 8002a52:	430a      	orrs	r2, r1
 8002a54:	4651      	mov	r1, sl
 8002a56:	055b      	lsls	r3, r3, #21
 8002a58:	024c      	lsls	r4, r1, #9
 8002a5a:	0b24      	lsrs	r4, r4, #12
 8002a5c:	0d5b      	lsrs	r3, r3, #21
 8002a5e:	e797      	b.n	8002990 <__aeabi_dmul+0xbc>
 8002a60:	4b73      	ldr	r3, [pc, #460]	@ (8002c30 <__aeabi_dmul+0x35c>)
 8002a62:	4326      	orrs	r6, r4
 8002a64:	469c      	mov	ip, r3
 8002a66:	44e3      	add	fp, ip
 8002a68:	2e00      	cmp	r6, #0
 8002a6a:	d100      	bne.n	8002a6e <__aeabi_dmul+0x19a>
 8002a6c:	e16f      	b.n	8002d4e <__aeabi_dmul+0x47a>
 8002a6e:	2303      	movs	r3, #3
 8002a70:	4649      	mov	r1, r9
 8002a72:	431d      	orrs	r5, r3
 8002a74:	9b00      	ldr	r3, [sp, #0]
 8002a76:	4059      	eors	r1, r3
 8002a78:	b2cb      	uxtb	r3, r1
 8002a7a:	9303      	str	r3, [sp, #12]
 8002a7c:	2d0a      	cmp	r5, #10
 8002a7e:	dd00      	ble.n	8002a82 <__aeabi_dmul+0x1ae>
 8002a80:	e133      	b.n	8002cea <__aeabi_dmul+0x416>
 8002a82:	2301      	movs	r3, #1
 8002a84:	40ab      	lsls	r3, r5
 8002a86:	001d      	movs	r5, r3
 8002a88:	2303      	movs	r3, #3
 8002a8a:	9302      	str	r3, [sp, #8]
 8002a8c:	2288      	movs	r2, #136	@ 0x88
 8002a8e:	422a      	tst	r2, r5
 8002a90:	d197      	bne.n	80029c2 <__aeabi_dmul+0xee>
 8002a92:	4642      	mov	r2, r8
 8002a94:	4643      	mov	r3, r8
 8002a96:	0412      	lsls	r2, r2, #16
 8002a98:	0c12      	lsrs	r2, r2, #16
 8002a9a:	0016      	movs	r6, r2
 8002a9c:	9801      	ldr	r0, [sp, #4]
 8002a9e:	0c1d      	lsrs	r5, r3, #16
 8002aa0:	0c03      	lsrs	r3, r0, #16
 8002aa2:	0400      	lsls	r0, r0, #16
 8002aa4:	0c00      	lsrs	r0, r0, #16
 8002aa6:	4346      	muls	r6, r0
 8002aa8:	46b4      	mov	ip, r6
 8002aaa:	001e      	movs	r6, r3
 8002aac:	436e      	muls	r6, r5
 8002aae:	9600      	str	r6, [sp, #0]
 8002ab0:	0016      	movs	r6, r2
 8002ab2:	0007      	movs	r7, r0
 8002ab4:	435e      	muls	r6, r3
 8002ab6:	4661      	mov	r1, ip
 8002ab8:	46b0      	mov	r8, r6
 8002aba:	436f      	muls	r7, r5
 8002abc:	0c0e      	lsrs	r6, r1, #16
 8002abe:	44b8      	add	r8, r7
 8002ac0:	4446      	add	r6, r8
 8002ac2:	42b7      	cmp	r7, r6
 8002ac4:	d905      	bls.n	8002ad2 <__aeabi_dmul+0x1fe>
 8002ac6:	2180      	movs	r1, #128	@ 0x80
 8002ac8:	0249      	lsls	r1, r1, #9
 8002aca:	4688      	mov	r8, r1
 8002acc:	9f00      	ldr	r7, [sp, #0]
 8002ace:	4447      	add	r7, r8
 8002ad0:	9700      	str	r7, [sp, #0]
 8002ad2:	4661      	mov	r1, ip
 8002ad4:	0409      	lsls	r1, r1, #16
 8002ad6:	0c09      	lsrs	r1, r1, #16
 8002ad8:	0c37      	lsrs	r7, r6, #16
 8002ada:	0436      	lsls	r6, r6, #16
 8002adc:	468c      	mov	ip, r1
 8002ade:	0031      	movs	r1, r6
 8002ae0:	4461      	add	r1, ip
 8002ae2:	9101      	str	r1, [sp, #4]
 8002ae4:	0011      	movs	r1, r2
 8002ae6:	0c26      	lsrs	r6, r4, #16
 8002ae8:	0424      	lsls	r4, r4, #16
 8002aea:	0c24      	lsrs	r4, r4, #16
 8002aec:	4361      	muls	r1, r4
 8002aee:	468c      	mov	ip, r1
 8002af0:	0021      	movs	r1, r4
 8002af2:	4369      	muls	r1, r5
 8002af4:	4689      	mov	r9, r1
 8002af6:	4661      	mov	r1, ip
 8002af8:	0c09      	lsrs	r1, r1, #16
 8002afa:	4688      	mov	r8, r1
 8002afc:	4372      	muls	r2, r6
 8002afe:	444a      	add	r2, r9
 8002b00:	4442      	add	r2, r8
 8002b02:	4375      	muls	r5, r6
 8002b04:	4591      	cmp	r9, r2
 8002b06:	d903      	bls.n	8002b10 <__aeabi_dmul+0x23c>
 8002b08:	2180      	movs	r1, #128	@ 0x80
 8002b0a:	0249      	lsls	r1, r1, #9
 8002b0c:	4688      	mov	r8, r1
 8002b0e:	4445      	add	r5, r8
 8002b10:	0c11      	lsrs	r1, r2, #16
 8002b12:	4688      	mov	r8, r1
 8002b14:	4661      	mov	r1, ip
 8002b16:	0409      	lsls	r1, r1, #16
 8002b18:	0c09      	lsrs	r1, r1, #16
 8002b1a:	468c      	mov	ip, r1
 8002b1c:	0412      	lsls	r2, r2, #16
 8002b1e:	4462      	add	r2, ip
 8002b20:	18b9      	adds	r1, r7, r2
 8002b22:	9102      	str	r1, [sp, #8]
 8002b24:	4651      	mov	r1, sl
 8002b26:	0c09      	lsrs	r1, r1, #16
 8002b28:	468c      	mov	ip, r1
 8002b2a:	4651      	mov	r1, sl
 8002b2c:	040f      	lsls	r7, r1, #16
 8002b2e:	0c3f      	lsrs	r7, r7, #16
 8002b30:	0039      	movs	r1, r7
 8002b32:	4341      	muls	r1, r0
 8002b34:	4445      	add	r5, r8
 8002b36:	4688      	mov	r8, r1
 8002b38:	4661      	mov	r1, ip
 8002b3a:	4341      	muls	r1, r0
 8002b3c:	468a      	mov	sl, r1
 8002b3e:	4641      	mov	r1, r8
 8002b40:	4660      	mov	r0, ip
 8002b42:	0c09      	lsrs	r1, r1, #16
 8002b44:	4689      	mov	r9, r1
 8002b46:	4358      	muls	r0, r3
 8002b48:	437b      	muls	r3, r7
 8002b4a:	4453      	add	r3, sl
 8002b4c:	444b      	add	r3, r9
 8002b4e:	459a      	cmp	sl, r3
 8002b50:	d903      	bls.n	8002b5a <__aeabi_dmul+0x286>
 8002b52:	2180      	movs	r1, #128	@ 0x80
 8002b54:	0249      	lsls	r1, r1, #9
 8002b56:	4689      	mov	r9, r1
 8002b58:	4448      	add	r0, r9
 8002b5a:	0c19      	lsrs	r1, r3, #16
 8002b5c:	4689      	mov	r9, r1
 8002b5e:	4641      	mov	r1, r8
 8002b60:	0409      	lsls	r1, r1, #16
 8002b62:	0c09      	lsrs	r1, r1, #16
 8002b64:	4688      	mov	r8, r1
 8002b66:	0039      	movs	r1, r7
 8002b68:	4361      	muls	r1, r4
 8002b6a:	041b      	lsls	r3, r3, #16
 8002b6c:	4443      	add	r3, r8
 8002b6e:	4688      	mov	r8, r1
 8002b70:	4661      	mov	r1, ip
 8002b72:	434c      	muls	r4, r1
 8002b74:	4371      	muls	r1, r6
 8002b76:	468c      	mov	ip, r1
 8002b78:	4641      	mov	r1, r8
 8002b7a:	4377      	muls	r7, r6
 8002b7c:	0c0e      	lsrs	r6, r1, #16
 8002b7e:	193f      	adds	r7, r7, r4
 8002b80:	19f6      	adds	r6, r6, r7
 8002b82:	4448      	add	r0, r9
 8002b84:	42b4      	cmp	r4, r6
 8002b86:	d903      	bls.n	8002b90 <__aeabi_dmul+0x2bc>
 8002b88:	2180      	movs	r1, #128	@ 0x80
 8002b8a:	0249      	lsls	r1, r1, #9
 8002b8c:	4689      	mov	r9, r1
 8002b8e:	44cc      	add	ip, r9
 8002b90:	9902      	ldr	r1, [sp, #8]
 8002b92:	9f00      	ldr	r7, [sp, #0]
 8002b94:	4689      	mov	r9, r1
 8002b96:	0431      	lsls	r1, r6, #16
 8002b98:	444f      	add	r7, r9
 8002b9a:	4689      	mov	r9, r1
 8002b9c:	4641      	mov	r1, r8
 8002b9e:	4297      	cmp	r7, r2
 8002ba0:	4192      	sbcs	r2, r2
 8002ba2:	040c      	lsls	r4, r1, #16
 8002ba4:	0c24      	lsrs	r4, r4, #16
 8002ba6:	444c      	add	r4, r9
 8002ba8:	18ff      	adds	r7, r7, r3
 8002baa:	4252      	negs	r2, r2
 8002bac:	1964      	adds	r4, r4, r5
 8002bae:	18a1      	adds	r1, r4, r2
 8002bb0:	429f      	cmp	r7, r3
 8002bb2:	419b      	sbcs	r3, r3
 8002bb4:	4688      	mov	r8, r1
 8002bb6:	4682      	mov	sl, r0
 8002bb8:	425b      	negs	r3, r3
 8002bba:	4699      	mov	r9, r3
 8002bbc:	4590      	cmp	r8, r2
 8002bbe:	4192      	sbcs	r2, r2
 8002bc0:	42ac      	cmp	r4, r5
 8002bc2:	41a4      	sbcs	r4, r4
 8002bc4:	44c2      	add	sl, r8
 8002bc6:	44d1      	add	r9, sl
 8002bc8:	4252      	negs	r2, r2
 8002bca:	4264      	negs	r4, r4
 8002bcc:	4314      	orrs	r4, r2
 8002bce:	4599      	cmp	r9, r3
 8002bd0:	419b      	sbcs	r3, r3
 8002bd2:	4582      	cmp	sl, r0
 8002bd4:	4192      	sbcs	r2, r2
 8002bd6:	425b      	negs	r3, r3
 8002bd8:	4252      	negs	r2, r2
 8002bda:	4313      	orrs	r3, r2
 8002bdc:	464a      	mov	r2, r9
 8002bde:	0c36      	lsrs	r6, r6, #16
 8002be0:	19a4      	adds	r4, r4, r6
 8002be2:	18e3      	adds	r3, r4, r3
 8002be4:	4463      	add	r3, ip
 8002be6:	025b      	lsls	r3, r3, #9
 8002be8:	0dd2      	lsrs	r2, r2, #23
 8002bea:	431a      	orrs	r2, r3
 8002bec:	9901      	ldr	r1, [sp, #4]
 8002bee:	4692      	mov	sl, r2
 8002bf0:	027a      	lsls	r2, r7, #9
 8002bf2:	430a      	orrs	r2, r1
 8002bf4:	1e50      	subs	r0, r2, #1
 8002bf6:	4182      	sbcs	r2, r0
 8002bf8:	0dff      	lsrs	r7, r7, #23
 8002bfa:	4317      	orrs	r7, r2
 8002bfc:	464a      	mov	r2, r9
 8002bfe:	0252      	lsls	r2, r2, #9
 8002c00:	4317      	orrs	r7, r2
 8002c02:	46b8      	mov	r8, r7
 8002c04:	01db      	lsls	r3, r3, #7
 8002c06:	d500      	bpl.n	8002c0a <__aeabi_dmul+0x336>
 8002c08:	e6ed      	b.n	80029e6 <__aeabi_dmul+0x112>
 8002c0a:	4b0d      	ldr	r3, [pc, #52]	@ (8002c40 <__aeabi_dmul+0x36c>)
 8002c0c:	9a03      	ldr	r2, [sp, #12]
 8002c0e:	445b      	add	r3, fp
 8002c10:	4691      	mov	r9, r2
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	dc00      	bgt.n	8002c18 <__aeabi_dmul+0x344>
 8002c16:	e0ac      	b.n	8002d72 <__aeabi_dmul+0x49e>
 8002c18:	003a      	movs	r2, r7
 8002c1a:	0752      	lsls	r2, r2, #29
 8002c1c:	d100      	bne.n	8002c20 <__aeabi_dmul+0x34c>
 8002c1e:	e710      	b.n	8002a42 <__aeabi_dmul+0x16e>
 8002c20:	220f      	movs	r2, #15
 8002c22:	4658      	mov	r0, fp
 8002c24:	403a      	ands	r2, r7
 8002c26:	2a04      	cmp	r2, #4
 8002c28:	d000      	beq.n	8002c2c <__aeabi_dmul+0x358>
 8002c2a:	e6f9      	b.n	8002a20 <__aeabi_dmul+0x14c>
 8002c2c:	e709      	b.n	8002a42 <__aeabi_dmul+0x16e>
 8002c2e:	46c0      	nop			@ (mov r8, r8)
 8002c30:	000007ff 	.word	0x000007ff
 8002c34:	fffffc01 	.word	0xfffffc01
 8002c38:	feffffff 	.word	0xfeffffff
 8002c3c:	000007fe 	.word	0x000007fe
 8002c40:	000003ff 	.word	0x000003ff
 8002c44:	0022      	movs	r2, r4
 8002c46:	4332      	orrs	r2, r6
 8002c48:	d06f      	beq.n	8002d2a <__aeabi_dmul+0x456>
 8002c4a:	2c00      	cmp	r4, #0
 8002c4c:	d100      	bne.n	8002c50 <__aeabi_dmul+0x37c>
 8002c4e:	e0c2      	b.n	8002dd6 <__aeabi_dmul+0x502>
 8002c50:	0020      	movs	r0, r4
 8002c52:	f000 fea9 	bl	80039a8 <__clzsi2>
 8002c56:	0002      	movs	r2, r0
 8002c58:	0003      	movs	r3, r0
 8002c5a:	3a0b      	subs	r2, #11
 8002c5c:	201d      	movs	r0, #29
 8002c5e:	1a82      	subs	r2, r0, r2
 8002c60:	0030      	movs	r0, r6
 8002c62:	0019      	movs	r1, r3
 8002c64:	40d0      	lsrs	r0, r2
 8002c66:	3908      	subs	r1, #8
 8002c68:	408c      	lsls	r4, r1
 8002c6a:	0002      	movs	r2, r0
 8002c6c:	4322      	orrs	r2, r4
 8002c6e:	0034      	movs	r4, r6
 8002c70:	408c      	lsls	r4, r1
 8002c72:	4659      	mov	r1, fp
 8002c74:	1acb      	subs	r3, r1, r3
 8002c76:	4986      	ldr	r1, [pc, #536]	@ (8002e90 <__aeabi_dmul+0x5bc>)
 8002c78:	468b      	mov	fp, r1
 8002c7a:	449b      	add	fp, r3
 8002c7c:	2d0a      	cmp	r5, #10
 8002c7e:	dd00      	ble.n	8002c82 <__aeabi_dmul+0x3ae>
 8002c80:	e6a4      	b.n	80029cc <__aeabi_dmul+0xf8>
 8002c82:	4649      	mov	r1, r9
 8002c84:	9b00      	ldr	r3, [sp, #0]
 8002c86:	9401      	str	r4, [sp, #4]
 8002c88:	4059      	eors	r1, r3
 8002c8a:	b2cb      	uxtb	r3, r1
 8002c8c:	0014      	movs	r4, r2
 8002c8e:	2000      	movs	r0, #0
 8002c90:	9303      	str	r3, [sp, #12]
 8002c92:	2d02      	cmp	r5, #2
 8002c94:	dd00      	ble.n	8002c98 <__aeabi_dmul+0x3c4>
 8002c96:	e667      	b.n	8002968 <__aeabi_dmul+0x94>
 8002c98:	e6fb      	b.n	8002a92 <__aeabi_dmul+0x1be>
 8002c9a:	4653      	mov	r3, sl
 8002c9c:	4303      	orrs	r3, r0
 8002c9e:	4698      	mov	r8, r3
 8002ca0:	d03c      	beq.n	8002d1c <__aeabi_dmul+0x448>
 8002ca2:	4653      	mov	r3, sl
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d100      	bne.n	8002caa <__aeabi_dmul+0x3d6>
 8002ca8:	e0a3      	b.n	8002df2 <__aeabi_dmul+0x51e>
 8002caa:	4650      	mov	r0, sl
 8002cac:	f000 fe7c 	bl	80039a8 <__clzsi2>
 8002cb0:	230b      	movs	r3, #11
 8002cb2:	425b      	negs	r3, r3
 8002cb4:	469c      	mov	ip, r3
 8002cb6:	0002      	movs	r2, r0
 8002cb8:	4484      	add	ip, r0
 8002cba:	0011      	movs	r1, r2
 8002cbc:	4650      	mov	r0, sl
 8002cbe:	3908      	subs	r1, #8
 8002cc0:	4088      	lsls	r0, r1
 8002cc2:	231d      	movs	r3, #29
 8002cc4:	4680      	mov	r8, r0
 8002cc6:	4660      	mov	r0, ip
 8002cc8:	1a1b      	subs	r3, r3, r0
 8002cca:	0020      	movs	r0, r4
 8002ccc:	40d8      	lsrs	r0, r3
 8002cce:	0003      	movs	r3, r0
 8002cd0:	4640      	mov	r0, r8
 8002cd2:	4303      	orrs	r3, r0
 8002cd4:	469a      	mov	sl, r3
 8002cd6:	0023      	movs	r3, r4
 8002cd8:	408b      	lsls	r3, r1
 8002cda:	4698      	mov	r8, r3
 8002cdc:	4b6c      	ldr	r3, [pc, #432]	@ (8002e90 <__aeabi_dmul+0x5bc>)
 8002cde:	2500      	movs	r5, #0
 8002ce0:	1a9b      	subs	r3, r3, r2
 8002ce2:	469b      	mov	fp, r3
 8002ce4:	2300      	movs	r3, #0
 8002ce6:	9302      	str	r3, [sp, #8]
 8002ce8:	e61a      	b.n	8002920 <__aeabi_dmul+0x4c>
 8002cea:	2d0f      	cmp	r5, #15
 8002cec:	d000      	beq.n	8002cf0 <__aeabi_dmul+0x41c>
 8002cee:	e0c9      	b.n	8002e84 <__aeabi_dmul+0x5b0>
 8002cf0:	2380      	movs	r3, #128	@ 0x80
 8002cf2:	4652      	mov	r2, sl
 8002cf4:	031b      	lsls	r3, r3, #12
 8002cf6:	421a      	tst	r2, r3
 8002cf8:	d002      	beq.n	8002d00 <__aeabi_dmul+0x42c>
 8002cfa:	421c      	tst	r4, r3
 8002cfc:	d100      	bne.n	8002d00 <__aeabi_dmul+0x42c>
 8002cfe:	e092      	b.n	8002e26 <__aeabi_dmul+0x552>
 8002d00:	2480      	movs	r4, #128	@ 0x80
 8002d02:	4653      	mov	r3, sl
 8002d04:	0324      	lsls	r4, r4, #12
 8002d06:	431c      	orrs	r4, r3
 8002d08:	0324      	lsls	r4, r4, #12
 8002d0a:	4642      	mov	r2, r8
 8002d0c:	0b24      	lsrs	r4, r4, #12
 8002d0e:	e63e      	b.n	800298e <__aeabi_dmul+0xba>
 8002d10:	469b      	mov	fp, r3
 8002d12:	2303      	movs	r3, #3
 8002d14:	4680      	mov	r8, r0
 8002d16:	250c      	movs	r5, #12
 8002d18:	9302      	str	r3, [sp, #8]
 8002d1a:	e601      	b.n	8002920 <__aeabi_dmul+0x4c>
 8002d1c:	2300      	movs	r3, #0
 8002d1e:	469a      	mov	sl, r3
 8002d20:	469b      	mov	fp, r3
 8002d22:	3301      	adds	r3, #1
 8002d24:	2504      	movs	r5, #4
 8002d26:	9302      	str	r3, [sp, #8]
 8002d28:	e5fa      	b.n	8002920 <__aeabi_dmul+0x4c>
 8002d2a:	2101      	movs	r1, #1
 8002d2c:	430d      	orrs	r5, r1
 8002d2e:	2d0a      	cmp	r5, #10
 8002d30:	dd00      	ble.n	8002d34 <__aeabi_dmul+0x460>
 8002d32:	e64b      	b.n	80029cc <__aeabi_dmul+0xf8>
 8002d34:	4649      	mov	r1, r9
 8002d36:	9800      	ldr	r0, [sp, #0]
 8002d38:	4041      	eors	r1, r0
 8002d3a:	b2c9      	uxtb	r1, r1
 8002d3c:	9103      	str	r1, [sp, #12]
 8002d3e:	2d02      	cmp	r5, #2
 8002d40:	dc00      	bgt.n	8002d44 <__aeabi_dmul+0x470>
 8002d42:	e096      	b.n	8002e72 <__aeabi_dmul+0x59e>
 8002d44:	2300      	movs	r3, #0
 8002d46:	2400      	movs	r4, #0
 8002d48:	2001      	movs	r0, #1
 8002d4a:	9301      	str	r3, [sp, #4]
 8002d4c:	e60c      	b.n	8002968 <__aeabi_dmul+0x94>
 8002d4e:	4649      	mov	r1, r9
 8002d50:	2302      	movs	r3, #2
 8002d52:	9a00      	ldr	r2, [sp, #0]
 8002d54:	432b      	orrs	r3, r5
 8002d56:	4051      	eors	r1, r2
 8002d58:	b2ca      	uxtb	r2, r1
 8002d5a:	9203      	str	r2, [sp, #12]
 8002d5c:	2b0a      	cmp	r3, #10
 8002d5e:	dd00      	ble.n	8002d62 <__aeabi_dmul+0x48e>
 8002d60:	e634      	b.n	80029cc <__aeabi_dmul+0xf8>
 8002d62:	2d00      	cmp	r5, #0
 8002d64:	d157      	bne.n	8002e16 <__aeabi_dmul+0x542>
 8002d66:	9b03      	ldr	r3, [sp, #12]
 8002d68:	4699      	mov	r9, r3
 8002d6a:	2400      	movs	r4, #0
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	4b49      	ldr	r3, [pc, #292]	@ (8002e94 <__aeabi_dmul+0x5c0>)
 8002d70:	e60e      	b.n	8002990 <__aeabi_dmul+0xbc>
 8002d72:	4658      	mov	r0, fp
 8002d74:	2101      	movs	r1, #1
 8002d76:	1ac9      	subs	r1, r1, r3
 8002d78:	2938      	cmp	r1, #56	@ 0x38
 8002d7a:	dd00      	ble.n	8002d7e <__aeabi_dmul+0x4aa>
 8002d7c:	e62f      	b.n	80029de <__aeabi_dmul+0x10a>
 8002d7e:	291f      	cmp	r1, #31
 8002d80:	dd56      	ble.n	8002e30 <__aeabi_dmul+0x55c>
 8002d82:	221f      	movs	r2, #31
 8002d84:	4654      	mov	r4, sl
 8002d86:	4252      	negs	r2, r2
 8002d88:	1ad3      	subs	r3, r2, r3
 8002d8a:	40dc      	lsrs	r4, r3
 8002d8c:	2920      	cmp	r1, #32
 8002d8e:	d007      	beq.n	8002da0 <__aeabi_dmul+0x4cc>
 8002d90:	4b41      	ldr	r3, [pc, #260]	@ (8002e98 <__aeabi_dmul+0x5c4>)
 8002d92:	4642      	mov	r2, r8
 8002d94:	469c      	mov	ip, r3
 8002d96:	4653      	mov	r3, sl
 8002d98:	4460      	add	r0, ip
 8002d9a:	4083      	lsls	r3, r0
 8002d9c:	431a      	orrs	r2, r3
 8002d9e:	4690      	mov	r8, r2
 8002da0:	4642      	mov	r2, r8
 8002da2:	2107      	movs	r1, #7
 8002da4:	1e53      	subs	r3, r2, #1
 8002da6:	419a      	sbcs	r2, r3
 8002da8:	000b      	movs	r3, r1
 8002daa:	4322      	orrs	r2, r4
 8002dac:	4013      	ands	r3, r2
 8002dae:	2400      	movs	r4, #0
 8002db0:	4211      	tst	r1, r2
 8002db2:	d009      	beq.n	8002dc8 <__aeabi_dmul+0x4f4>
 8002db4:	230f      	movs	r3, #15
 8002db6:	4013      	ands	r3, r2
 8002db8:	2b04      	cmp	r3, #4
 8002dba:	d05d      	beq.n	8002e78 <__aeabi_dmul+0x5a4>
 8002dbc:	1d11      	adds	r1, r2, #4
 8002dbe:	4291      	cmp	r1, r2
 8002dc0:	419b      	sbcs	r3, r3
 8002dc2:	000a      	movs	r2, r1
 8002dc4:	425b      	negs	r3, r3
 8002dc6:	075b      	lsls	r3, r3, #29
 8002dc8:	08d2      	lsrs	r2, r2, #3
 8002dca:	431a      	orrs	r2, r3
 8002dcc:	2300      	movs	r3, #0
 8002dce:	e5df      	b.n	8002990 <__aeabi_dmul+0xbc>
 8002dd0:	9b03      	ldr	r3, [sp, #12]
 8002dd2:	4699      	mov	r9, r3
 8002dd4:	e5fa      	b.n	80029cc <__aeabi_dmul+0xf8>
 8002dd6:	9801      	ldr	r0, [sp, #4]
 8002dd8:	f000 fde6 	bl	80039a8 <__clzsi2>
 8002ddc:	0002      	movs	r2, r0
 8002dde:	0003      	movs	r3, r0
 8002de0:	3215      	adds	r2, #21
 8002de2:	3320      	adds	r3, #32
 8002de4:	2a1c      	cmp	r2, #28
 8002de6:	dc00      	bgt.n	8002dea <__aeabi_dmul+0x516>
 8002de8:	e738      	b.n	8002c5c <__aeabi_dmul+0x388>
 8002dea:	9a01      	ldr	r2, [sp, #4]
 8002dec:	3808      	subs	r0, #8
 8002dee:	4082      	lsls	r2, r0
 8002df0:	e73f      	b.n	8002c72 <__aeabi_dmul+0x39e>
 8002df2:	f000 fdd9 	bl	80039a8 <__clzsi2>
 8002df6:	2315      	movs	r3, #21
 8002df8:	469c      	mov	ip, r3
 8002dfa:	4484      	add	ip, r0
 8002dfc:	0002      	movs	r2, r0
 8002dfe:	4663      	mov	r3, ip
 8002e00:	3220      	adds	r2, #32
 8002e02:	2b1c      	cmp	r3, #28
 8002e04:	dc00      	bgt.n	8002e08 <__aeabi_dmul+0x534>
 8002e06:	e758      	b.n	8002cba <__aeabi_dmul+0x3e6>
 8002e08:	2300      	movs	r3, #0
 8002e0a:	4698      	mov	r8, r3
 8002e0c:	0023      	movs	r3, r4
 8002e0e:	3808      	subs	r0, #8
 8002e10:	4083      	lsls	r3, r0
 8002e12:	469a      	mov	sl, r3
 8002e14:	e762      	b.n	8002cdc <__aeabi_dmul+0x408>
 8002e16:	001d      	movs	r5, r3
 8002e18:	2300      	movs	r3, #0
 8002e1a:	2400      	movs	r4, #0
 8002e1c:	2002      	movs	r0, #2
 8002e1e:	9301      	str	r3, [sp, #4]
 8002e20:	e5a2      	b.n	8002968 <__aeabi_dmul+0x94>
 8002e22:	9002      	str	r0, [sp, #8]
 8002e24:	e632      	b.n	8002a8c <__aeabi_dmul+0x1b8>
 8002e26:	431c      	orrs	r4, r3
 8002e28:	9b00      	ldr	r3, [sp, #0]
 8002e2a:	9a01      	ldr	r2, [sp, #4]
 8002e2c:	4699      	mov	r9, r3
 8002e2e:	e5ae      	b.n	800298e <__aeabi_dmul+0xba>
 8002e30:	4b1a      	ldr	r3, [pc, #104]	@ (8002e9c <__aeabi_dmul+0x5c8>)
 8002e32:	4652      	mov	r2, sl
 8002e34:	18c3      	adds	r3, r0, r3
 8002e36:	4640      	mov	r0, r8
 8002e38:	409a      	lsls	r2, r3
 8002e3a:	40c8      	lsrs	r0, r1
 8002e3c:	4302      	orrs	r2, r0
 8002e3e:	4640      	mov	r0, r8
 8002e40:	4098      	lsls	r0, r3
 8002e42:	0003      	movs	r3, r0
 8002e44:	1e58      	subs	r0, r3, #1
 8002e46:	4183      	sbcs	r3, r0
 8002e48:	4654      	mov	r4, sl
 8002e4a:	431a      	orrs	r2, r3
 8002e4c:	40cc      	lsrs	r4, r1
 8002e4e:	0753      	lsls	r3, r2, #29
 8002e50:	d009      	beq.n	8002e66 <__aeabi_dmul+0x592>
 8002e52:	230f      	movs	r3, #15
 8002e54:	4013      	ands	r3, r2
 8002e56:	2b04      	cmp	r3, #4
 8002e58:	d005      	beq.n	8002e66 <__aeabi_dmul+0x592>
 8002e5a:	1d13      	adds	r3, r2, #4
 8002e5c:	4293      	cmp	r3, r2
 8002e5e:	4192      	sbcs	r2, r2
 8002e60:	4252      	negs	r2, r2
 8002e62:	18a4      	adds	r4, r4, r2
 8002e64:	001a      	movs	r2, r3
 8002e66:	0223      	lsls	r3, r4, #8
 8002e68:	d508      	bpl.n	8002e7c <__aeabi_dmul+0x5a8>
 8002e6a:	2301      	movs	r3, #1
 8002e6c:	2400      	movs	r4, #0
 8002e6e:	2200      	movs	r2, #0
 8002e70:	e58e      	b.n	8002990 <__aeabi_dmul+0xbc>
 8002e72:	4689      	mov	r9, r1
 8002e74:	2400      	movs	r4, #0
 8002e76:	e58b      	b.n	8002990 <__aeabi_dmul+0xbc>
 8002e78:	2300      	movs	r3, #0
 8002e7a:	e7a5      	b.n	8002dc8 <__aeabi_dmul+0x4f4>
 8002e7c:	0763      	lsls	r3, r4, #29
 8002e7e:	0264      	lsls	r4, r4, #9
 8002e80:	0b24      	lsrs	r4, r4, #12
 8002e82:	e7a1      	b.n	8002dc8 <__aeabi_dmul+0x4f4>
 8002e84:	9b00      	ldr	r3, [sp, #0]
 8002e86:	46a2      	mov	sl, r4
 8002e88:	4699      	mov	r9, r3
 8002e8a:	9b01      	ldr	r3, [sp, #4]
 8002e8c:	4698      	mov	r8, r3
 8002e8e:	e737      	b.n	8002d00 <__aeabi_dmul+0x42c>
 8002e90:	fffffc0d 	.word	0xfffffc0d
 8002e94:	000007ff 	.word	0x000007ff
 8002e98:	0000043e 	.word	0x0000043e
 8002e9c:	0000041e 	.word	0x0000041e

08002ea0 <__aeabi_dsub>:
 8002ea0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002ea2:	4657      	mov	r7, sl
 8002ea4:	464e      	mov	r6, r9
 8002ea6:	4645      	mov	r5, r8
 8002ea8:	46de      	mov	lr, fp
 8002eaa:	b5e0      	push	{r5, r6, r7, lr}
 8002eac:	b083      	sub	sp, #12
 8002eae:	9000      	str	r0, [sp, #0]
 8002eb0:	9101      	str	r1, [sp, #4]
 8002eb2:	030c      	lsls	r4, r1, #12
 8002eb4:	004d      	lsls	r5, r1, #1
 8002eb6:	0fce      	lsrs	r6, r1, #31
 8002eb8:	0a61      	lsrs	r1, r4, #9
 8002eba:	9c00      	ldr	r4, [sp, #0]
 8002ebc:	005f      	lsls	r7, r3, #1
 8002ebe:	0f64      	lsrs	r4, r4, #29
 8002ec0:	430c      	orrs	r4, r1
 8002ec2:	9900      	ldr	r1, [sp, #0]
 8002ec4:	9200      	str	r2, [sp, #0]
 8002ec6:	9301      	str	r3, [sp, #4]
 8002ec8:	00c8      	lsls	r0, r1, #3
 8002eca:	0319      	lsls	r1, r3, #12
 8002ecc:	0d7b      	lsrs	r3, r7, #21
 8002ece:	4699      	mov	r9, r3
 8002ed0:	9b01      	ldr	r3, [sp, #4]
 8002ed2:	4fcc      	ldr	r7, [pc, #816]	@ (8003204 <__aeabi_dsub+0x364>)
 8002ed4:	0fdb      	lsrs	r3, r3, #31
 8002ed6:	469c      	mov	ip, r3
 8002ed8:	0a4b      	lsrs	r3, r1, #9
 8002eda:	9900      	ldr	r1, [sp, #0]
 8002edc:	4680      	mov	r8, r0
 8002ede:	0f49      	lsrs	r1, r1, #29
 8002ee0:	4319      	orrs	r1, r3
 8002ee2:	9b00      	ldr	r3, [sp, #0]
 8002ee4:	468b      	mov	fp, r1
 8002ee6:	00da      	lsls	r2, r3, #3
 8002ee8:	4692      	mov	sl, r2
 8002eea:	0d6d      	lsrs	r5, r5, #21
 8002eec:	45b9      	cmp	r9, r7
 8002eee:	d100      	bne.n	8002ef2 <__aeabi_dsub+0x52>
 8002ef0:	e0bf      	b.n	8003072 <__aeabi_dsub+0x1d2>
 8002ef2:	2301      	movs	r3, #1
 8002ef4:	4661      	mov	r1, ip
 8002ef6:	4059      	eors	r1, r3
 8002ef8:	464b      	mov	r3, r9
 8002efa:	468c      	mov	ip, r1
 8002efc:	1aeb      	subs	r3, r5, r3
 8002efe:	428e      	cmp	r6, r1
 8002f00:	d075      	beq.n	8002fee <__aeabi_dsub+0x14e>
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	dc00      	bgt.n	8002f08 <__aeabi_dsub+0x68>
 8002f06:	e2a3      	b.n	8003450 <__aeabi_dsub+0x5b0>
 8002f08:	4649      	mov	r1, r9
 8002f0a:	2900      	cmp	r1, #0
 8002f0c:	d100      	bne.n	8002f10 <__aeabi_dsub+0x70>
 8002f0e:	e0ce      	b.n	80030ae <__aeabi_dsub+0x20e>
 8002f10:	42bd      	cmp	r5, r7
 8002f12:	d100      	bne.n	8002f16 <__aeabi_dsub+0x76>
 8002f14:	e200      	b.n	8003318 <__aeabi_dsub+0x478>
 8002f16:	2701      	movs	r7, #1
 8002f18:	2b38      	cmp	r3, #56	@ 0x38
 8002f1a:	dc19      	bgt.n	8002f50 <__aeabi_dsub+0xb0>
 8002f1c:	2780      	movs	r7, #128	@ 0x80
 8002f1e:	4659      	mov	r1, fp
 8002f20:	043f      	lsls	r7, r7, #16
 8002f22:	4339      	orrs	r1, r7
 8002f24:	468b      	mov	fp, r1
 8002f26:	2b1f      	cmp	r3, #31
 8002f28:	dd00      	ble.n	8002f2c <__aeabi_dsub+0x8c>
 8002f2a:	e1fa      	b.n	8003322 <__aeabi_dsub+0x482>
 8002f2c:	2720      	movs	r7, #32
 8002f2e:	1af9      	subs	r1, r7, r3
 8002f30:	468c      	mov	ip, r1
 8002f32:	4659      	mov	r1, fp
 8002f34:	4667      	mov	r7, ip
 8002f36:	40b9      	lsls	r1, r7
 8002f38:	000f      	movs	r7, r1
 8002f3a:	0011      	movs	r1, r2
 8002f3c:	40d9      	lsrs	r1, r3
 8002f3e:	430f      	orrs	r7, r1
 8002f40:	4661      	mov	r1, ip
 8002f42:	408a      	lsls	r2, r1
 8002f44:	1e51      	subs	r1, r2, #1
 8002f46:	418a      	sbcs	r2, r1
 8002f48:	4659      	mov	r1, fp
 8002f4a:	40d9      	lsrs	r1, r3
 8002f4c:	4317      	orrs	r7, r2
 8002f4e:	1a64      	subs	r4, r4, r1
 8002f50:	1bc7      	subs	r7, r0, r7
 8002f52:	42b8      	cmp	r0, r7
 8002f54:	4180      	sbcs	r0, r0
 8002f56:	4240      	negs	r0, r0
 8002f58:	1a24      	subs	r4, r4, r0
 8002f5a:	0223      	lsls	r3, r4, #8
 8002f5c:	d400      	bmi.n	8002f60 <__aeabi_dsub+0xc0>
 8002f5e:	e140      	b.n	80031e2 <__aeabi_dsub+0x342>
 8002f60:	0264      	lsls	r4, r4, #9
 8002f62:	0a64      	lsrs	r4, r4, #9
 8002f64:	2c00      	cmp	r4, #0
 8002f66:	d100      	bne.n	8002f6a <__aeabi_dsub+0xca>
 8002f68:	e154      	b.n	8003214 <__aeabi_dsub+0x374>
 8002f6a:	0020      	movs	r0, r4
 8002f6c:	f000 fd1c 	bl	80039a8 <__clzsi2>
 8002f70:	0003      	movs	r3, r0
 8002f72:	3b08      	subs	r3, #8
 8002f74:	2120      	movs	r1, #32
 8002f76:	0038      	movs	r0, r7
 8002f78:	1aca      	subs	r2, r1, r3
 8002f7a:	40d0      	lsrs	r0, r2
 8002f7c:	409c      	lsls	r4, r3
 8002f7e:	0002      	movs	r2, r0
 8002f80:	409f      	lsls	r7, r3
 8002f82:	4322      	orrs	r2, r4
 8002f84:	429d      	cmp	r5, r3
 8002f86:	dd00      	ble.n	8002f8a <__aeabi_dsub+0xea>
 8002f88:	e1a6      	b.n	80032d8 <__aeabi_dsub+0x438>
 8002f8a:	1b58      	subs	r0, r3, r5
 8002f8c:	3001      	adds	r0, #1
 8002f8e:	1a09      	subs	r1, r1, r0
 8002f90:	003c      	movs	r4, r7
 8002f92:	408f      	lsls	r7, r1
 8002f94:	40c4      	lsrs	r4, r0
 8002f96:	1e7b      	subs	r3, r7, #1
 8002f98:	419f      	sbcs	r7, r3
 8002f9a:	0013      	movs	r3, r2
 8002f9c:	408b      	lsls	r3, r1
 8002f9e:	4327      	orrs	r7, r4
 8002fa0:	431f      	orrs	r7, r3
 8002fa2:	40c2      	lsrs	r2, r0
 8002fa4:	003b      	movs	r3, r7
 8002fa6:	0014      	movs	r4, r2
 8002fa8:	2500      	movs	r5, #0
 8002faa:	4313      	orrs	r3, r2
 8002fac:	d100      	bne.n	8002fb0 <__aeabi_dsub+0x110>
 8002fae:	e1f7      	b.n	80033a0 <__aeabi_dsub+0x500>
 8002fb0:	077b      	lsls	r3, r7, #29
 8002fb2:	d100      	bne.n	8002fb6 <__aeabi_dsub+0x116>
 8002fb4:	e377      	b.n	80036a6 <__aeabi_dsub+0x806>
 8002fb6:	230f      	movs	r3, #15
 8002fb8:	0038      	movs	r0, r7
 8002fba:	403b      	ands	r3, r7
 8002fbc:	2b04      	cmp	r3, #4
 8002fbe:	d004      	beq.n	8002fca <__aeabi_dsub+0x12a>
 8002fc0:	1d38      	adds	r0, r7, #4
 8002fc2:	42b8      	cmp	r0, r7
 8002fc4:	41bf      	sbcs	r7, r7
 8002fc6:	427f      	negs	r7, r7
 8002fc8:	19e4      	adds	r4, r4, r7
 8002fca:	0223      	lsls	r3, r4, #8
 8002fcc:	d400      	bmi.n	8002fd0 <__aeabi_dsub+0x130>
 8002fce:	e368      	b.n	80036a2 <__aeabi_dsub+0x802>
 8002fd0:	4b8c      	ldr	r3, [pc, #560]	@ (8003204 <__aeabi_dsub+0x364>)
 8002fd2:	3501      	adds	r5, #1
 8002fd4:	429d      	cmp	r5, r3
 8002fd6:	d100      	bne.n	8002fda <__aeabi_dsub+0x13a>
 8002fd8:	e0f4      	b.n	80031c4 <__aeabi_dsub+0x324>
 8002fda:	4b8b      	ldr	r3, [pc, #556]	@ (8003208 <__aeabi_dsub+0x368>)
 8002fdc:	056d      	lsls	r5, r5, #21
 8002fde:	401c      	ands	r4, r3
 8002fe0:	0d6d      	lsrs	r5, r5, #21
 8002fe2:	0767      	lsls	r7, r4, #29
 8002fe4:	08c0      	lsrs	r0, r0, #3
 8002fe6:	0264      	lsls	r4, r4, #9
 8002fe8:	4307      	orrs	r7, r0
 8002fea:	0b24      	lsrs	r4, r4, #12
 8002fec:	e0ec      	b.n	80031c8 <__aeabi_dsub+0x328>
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	dc00      	bgt.n	8002ff4 <__aeabi_dsub+0x154>
 8002ff2:	e329      	b.n	8003648 <__aeabi_dsub+0x7a8>
 8002ff4:	4649      	mov	r1, r9
 8002ff6:	2900      	cmp	r1, #0
 8002ff8:	d000      	beq.n	8002ffc <__aeabi_dsub+0x15c>
 8002ffa:	e0d6      	b.n	80031aa <__aeabi_dsub+0x30a>
 8002ffc:	4659      	mov	r1, fp
 8002ffe:	4311      	orrs	r1, r2
 8003000:	d100      	bne.n	8003004 <__aeabi_dsub+0x164>
 8003002:	e12e      	b.n	8003262 <__aeabi_dsub+0x3c2>
 8003004:	1e59      	subs	r1, r3, #1
 8003006:	2b01      	cmp	r3, #1
 8003008:	d100      	bne.n	800300c <__aeabi_dsub+0x16c>
 800300a:	e1e6      	b.n	80033da <__aeabi_dsub+0x53a>
 800300c:	42bb      	cmp	r3, r7
 800300e:	d100      	bne.n	8003012 <__aeabi_dsub+0x172>
 8003010:	e182      	b.n	8003318 <__aeabi_dsub+0x478>
 8003012:	2701      	movs	r7, #1
 8003014:	000b      	movs	r3, r1
 8003016:	2938      	cmp	r1, #56	@ 0x38
 8003018:	dc14      	bgt.n	8003044 <__aeabi_dsub+0x1a4>
 800301a:	2b1f      	cmp	r3, #31
 800301c:	dd00      	ble.n	8003020 <__aeabi_dsub+0x180>
 800301e:	e23c      	b.n	800349a <__aeabi_dsub+0x5fa>
 8003020:	2720      	movs	r7, #32
 8003022:	1af9      	subs	r1, r7, r3
 8003024:	468c      	mov	ip, r1
 8003026:	4659      	mov	r1, fp
 8003028:	4667      	mov	r7, ip
 800302a:	40b9      	lsls	r1, r7
 800302c:	000f      	movs	r7, r1
 800302e:	0011      	movs	r1, r2
 8003030:	40d9      	lsrs	r1, r3
 8003032:	430f      	orrs	r7, r1
 8003034:	4661      	mov	r1, ip
 8003036:	408a      	lsls	r2, r1
 8003038:	1e51      	subs	r1, r2, #1
 800303a:	418a      	sbcs	r2, r1
 800303c:	4659      	mov	r1, fp
 800303e:	40d9      	lsrs	r1, r3
 8003040:	4317      	orrs	r7, r2
 8003042:	1864      	adds	r4, r4, r1
 8003044:	183f      	adds	r7, r7, r0
 8003046:	4287      	cmp	r7, r0
 8003048:	4180      	sbcs	r0, r0
 800304a:	4240      	negs	r0, r0
 800304c:	1824      	adds	r4, r4, r0
 800304e:	0223      	lsls	r3, r4, #8
 8003050:	d400      	bmi.n	8003054 <__aeabi_dsub+0x1b4>
 8003052:	e0c6      	b.n	80031e2 <__aeabi_dsub+0x342>
 8003054:	4b6b      	ldr	r3, [pc, #428]	@ (8003204 <__aeabi_dsub+0x364>)
 8003056:	3501      	adds	r5, #1
 8003058:	429d      	cmp	r5, r3
 800305a:	d100      	bne.n	800305e <__aeabi_dsub+0x1be>
 800305c:	e0b2      	b.n	80031c4 <__aeabi_dsub+0x324>
 800305e:	2101      	movs	r1, #1
 8003060:	4b69      	ldr	r3, [pc, #420]	@ (8003208 <__aeabi_dsub+0x368>)
 8003062:	087a      	lsrs	r2, r7, #1
 8003064:	401c      	ands	r4, r3
 8003066:	4039      	ands	r1, r7
 8003068:	430a      	orrs	r2, r1
 800306a:	07e7      	lsls	r7, r4, #31
 800306c:	4317      	orrs	r7, r2
 800306e:	0864      	lsrs	r4, r4, #1
 8003070:	e79e      	b.n	8002fb0 <__aeabi_dsub+0x110>
 8003072:	4b66      	ldr	r3, [pc, #408]	@ (800320c <__aeabi_dsub+0x36c>)
 8003074:	4311      	orrs	r1, r2
 8003076:	468a      	mov	sl, r1
 8003078:	18eb      	adds	r3, r5, r3
 800307a:	2900      	cmp	r1, #0
 800307c:	d028      	beq.n	80030d0 <__aeabi_dsub+0x230>
 800307e:	4566      	cmp	r6, ip
 8003080:	d02c      	beq.n	80030dc <__aeabi_dsub+0x23c>
 8003082:	2b00      	cmp	r3, #0
 8003084:	d05b      	beq.n	800313e <__aeabi_dsub+0x29e>
 8003086:	2d00      	cmp	r5, #0
 8003088:	d100      	bne.n	800308c <__aeabi_dsub+0x1ec>
 800308a:	e12c      	b.n	80032e6 <__aeabi_dsub+0x446>
 800308c:	465b      	mov	r3, fp
 800308e:	4666      	mov	r6, ip
 8003090:	075f      	lsls	r7, r3, #29
 8003092:	08d2      	lsrs	r2, r2, #3
 8003094:	4317      	orrs	r7, r2
 8003096:	08dd      	lsrs	r5, r3, #3
 8003098:	003b      	movs	r3, r7
 800309a:	432b      	orrs	r3, r5
 800309c:	d100      	bne.n	80030a0 <__aeabi_dsub+0x200>
 800309e:	e0e2      	b.n	8003266 <__aeabi_dsub+0x3c6>
 80030a0:	2480      	movs	r4, #128	@ 0x80
 80030a2:	0324      	lsls	r4, r4, #12
 80030a4:	432c      	orrs	r4, r5
 80030a6:	0324      	lsls	r4, r4, #12
 80030a8:	4d56      	ldr	r5, [pc, #344]	@ (8003204 <__aeabi_dsub+0x364>)
 80030aa:	0b24      	lsrs	r4, r4, #12
 80030ac:	e08c      	b.n	80031c8 <__aeabi_dsub+0x328>
 80030ae:	4659      	mov	r1, fp
 80030b0:	4311      	orrs	r1, r2
 80030b2:	d100      	bne.n	80030b6 <__aeabi_dsub+0x216>
 80030b4:	e0d5      	b.n	8003262 <__aeabi_dsub+0x3c2>
 80030b6:	1e59      	subs	r1, r3, #1
 80030b8:	2b01      	cmp	r3, #1
 80030ba:	d100      	bne.n	80030be <__aeabi_dsub+0x21e>
 80030bc:	e1b9      	b.n	8003432 <__aeabi_dsub+0x592>
 80030be:	42bb      	cmp	r3, r7
 80030c0:	d100      	bne.n	80030c4 <__aeabi_dsub+0x224>
 80030c2:	e1b1      	b.n	8003428 <__aeabi_dsub+0x588>
 80030c4:	2701      	movs	r7, #1
 80030c6:	000b      	movs	r3, r1
 80030c8:	2938      	cmp	r1, #56	@ 0x38
 80030ca:	dd00      	ble.n	80030ce <__aeabi_dsub+0x22e>
 80030cc:	e740      	b.n	8002f50 <__aeabi_dsub+0xb0>
 80030ce:	e72a      	b.n	8002f26 <__aeabi_dsub+0x86>
 80030d0:	4661      	mov	r1, ip
 80030d2:	2701      	movs	r7, #1
 80030d4:	4079      	eors	r1, r7
 80030d6:	468c      	mov	ip, r1
 80030d8:	4566      	cmp	r6, ip
 80030da:	d1d2      	bne.n	8003082 <__aeabi_dsub+0x1e2>
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d100      	bne.n	80030e2 <__aeabi_dsub+0x242>
 80030e0:	e0c5      	b.n	800326e <__aeabi_dsub+0x3ce>
 80030e2:	2d00      	cmp	r5, #0
 80030e4:	d000      	beq.n	80030e8 <__aeabi_dsub+0x248>
 80030e6:	e155      	b.n	8003394 <__aeabi_dsub+0x4f4>
 80030e8:	464b      	mov	r3, r9
 80030ea:	0025      	movs	r5, r4
 80030ec:	4305      	orrs	r5, r0
 80030ee:	d100      	bne.n	80030f2 <__aeabi_dsub+0x252>
 80030f0:	e212      	b.n	8003518 <__aeabi_dsub+0x678>
 80030f2:	1e59      	subs	r1, r3, #1
 80030f4:	468c      	mov	ip, r1
 80030f6:	2b01      	cmp	r3, #1
 80030f8:	d100      	bne.n	80030fc <__aeabi_dsub+0x25c>
 80030fa:	e249      	b.n	8003590 <__aeabi_dsub+0x6f0>
 80030fc:	4d41      	ldr	r5, [pc, #260]	@ (8003204 <__aeabi_dsub+0x364>)
 80030fe:	42ab      	cmp	r3, r5
 8003100:	d100      	bne.n	8003104 <__aeabi_dsub+0x264>
 8003102:	e28f      	b.n	8003624 <__aeabi_dsub+0x784>
 8003104:	2701      	movs	r7, #1
 8003106:	2938      	cmp	r1, #56	@ 0x38
 8003108:	dc11      	bgt.n	800312e <__aeabi_dsub+0x28e>
 800310a:	4663      	mov	r3, ip
 800310c:	2b1f      	cmp	r3, #31
 800310e:	dd00      	ble.n	8003112 <__aeabi_dsub+0x272>
 8003110:	e25b      	b.n	80035ca <__aeabi_dsub+0x72a>
 8003112:	4661      	mov	r1, ip
 8003114:	2320      	movs	r3, #32
 8003116:	0027      	movs	r7, r4
 8003118:	1a5b      	subs	r3, r3, r1
 800311a:	0005      	movs	r5, r0
 800311c:	4098      	lsls	r0, r3
 800311e:	409f      	lsls	r7, r3
 8003120:	40cd      	lsrs	r5, r1
 8003122:	1e43      	subs	r3, r0, #1
 8003124:	4198      	sbcs	r0, r3
 8003126:	40cc      	lsrs	r4, r1
 8003128:	432f      	orrs	r7, r5
 800312a:	4307      	orrs	r7, r0
 800312c:	44a3      	add	fp, r4
 800312e:	18bf      	adds	r7, r7, r2
 8003130:	4297      	cmp	r7, r2
 8003132:	4192      	sbcs	r2, r2
 8003134:	4252      	negs	r2, r2
 8003136:	445a      	add	r2, fp
 8003138:	0014      	movs	r4, r2
 800313a:	464d      	mov	r5, r9
 800313c:	e787      	b.n	800304e <__aeabi_dsub+0x1ae>
 800313e:	4f34      	ldr	r7, [pc, #208]	@ (8003210 <__aeabi_dsub+0x370>)
 8003140:	1c6b      	adds	r3, r5, #1
 8003142:	423b      	tst	r3, r7
 8003144:	d000      	beq.n	8003148 <__aeabi_dsub+0x2a8>
 8003146:	e0b6      	b.n	80032b6 <__aeabi_dsub+0x416>
 8003148:	4659      	mov	r1, fp
 800314a:	0023      	movs	r3, r4
 800314c:	4311      	orrs	r1, r2
 800314e:	000f      	movs	r7, r1
 8003150:	4303      	orrs	r3, r0
 8003152:	2d00      	cmp	r5, #0
 8003154:	d000      	beq.n	8003158 <__aeabi_dsub+0x2b8>
 8003156:	e126      	b.n	80033a6 <__aeabi_dsub+0x506>
 8003158:	2b00      	cmp	r3, #0
 800315a:	d100      	bne.n	800315e <__aeabi_dsub+0x2be>
 800315c:	e1c0      	b.n	80034e0 <__aeabi_dsub+0x640>
 800315e:	2900      	cmp	r1, #0
 8003160:	d100      	bne.n	8003164 <__aeabi_dsub+0x2c4>
 8003162:	e0a1      	b.n	80032a8 <__aeabi_dsub+0x408>
 8003164:	1a83      	subs	r3, r0, r2
 8003166:	4698      	mov	r8, r3
 8003168:	465b      	mov	r3, fp
 800316a:	4540      	cmp	r0, r8
 800316c:	41ad      	sbcs	r5, r5
 800316e:	1ae3      	subs	r3, r4, r3
 8003170:	426d      	negs	r5, r5
 8003172:	1b5b      	subs	r3, r3, r5
 8003174:	2580      	movs	r5, #128	@ 0x80
 8003176:	042d      	lsls	r5, r5, #16
 8003178:	422b      	tst	r3, r5
 800317a:	d100      	bne.n	800317e <__aeabi_dsub+0x2de>
 800317c:	e14b      	b.n	8003416 <__aeabi_dsub+0x576>
 800317e:	465b      	mov	r3, fp
 8003180:	1a10      	subs	r0, r2, r0
 8003182:	4282      	cmp	r2, r0
 8003184:	4192      	sbcs	r2, r2
 8003186:	1b1c      	subs	r4, r3, r4
 8003188:	0007      	movs	r7, r0
 800318a:	2601      	movs	r6, #1
 800318c:	4663      	mov	r3, ip
 800318e:	4252      	negs	r2, r2
 8003190:	1aa4      	subs	r4, r4, r2
 8003192:	4327      	orrs	r7, r4
 8003194:	401e      	ands	r6, r3
 8003196:	2f00      	cmp	r7, #0
 8003198:	d100      	bne.n	800319c <__aeabi_dsub+0x2fc>
 800319a:	e142      	b.n	8003422 <__aeabi_dsub+0x582>
 800319c:	422c      	tst	r4, r5
 800319e:	d100      	bne.n	80031a2 <__aeabi_dsub+0x302>
 80031a0:	e26d      	b.n	800367e <__aeabi_dsub+0x7de>
 80031a2:	4b19      	ldr	r3, [pc, #100]	@ (8003208 <__aeabi_dsub+0x368>)
 80031a4:	2501      	movs	r5, #1
 80031a6:	401c      	ands	r4, r3
 80031a8:	e71b      	b.n	8002fe2 <__aeabi_dsub+0x142>
 80031aa:	42bd      	cmp	r5, r7
 80031ac:	d100      	bne.n	80031b0 <__aeabi_dsub+0x310>
 80031ae:	e13b      	b.n	8003428 <__aeabi_dsub+0x588>
 80031b0:	2701      	movs	r7, #1
 80031b2:	2b38      	cmp	r3, #56	@ 0x38
 80031b4:	dd00      	ble.n	80031b8 <__aeabi_dsub+0x318>
 80031b6:	e745      	b.n	8003044 <__aeabi_dsub+0x1a4>
 80031b8:	2780      	movs	r7, #128	@ 0x80
 80031ba:	4659      	mov	r1, fp
 80031bc:	043f      	lsls	r7, r7, #16
 80031be:	4339      	orrs	r1, r7
 80031c0:	468b      	mov	fp, r1
 80031c2:	e72a      	b.n	800301a <__aeabi_dsub+0x17a>
 80031c4:	2400      	movs	r4, #0
 80031c6:	2700      	movs	r7, #0
 80031c8:	052d      	lsls	r5, r5, #20
 80031ca:	4325      	orrs	r5, r4
 80031cc:	07f6      	lsls	r6, r6, #31
 80031ce:	4335      	orrs	r5, r6
 80031d0:	0038      	movs	r0, r7
 80031d2:	0029      	movs	r1, r5
 80031d4:	b003      	add	sp, #12
 80031d6:	bcf0      	pop	{r4, r5, r6, r7}
 80031d8:	46bb      	mov	fp, r7
 80031da:	46b2      	mov	sl, r6
 80031dc:	46a9      	mov	r9, r5
 80031de:	46a0      	mov	r8, r4
 80031e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80031e2:	077b      	lsls	r3, r7, #29
 80031e4:	d004      	beq.n	80031f0 <__aeabi_dsub+0x350>
 80031e6:	230f      	movs	r3, #15
 80031e8:	403b      	ands	r3, r7
 80031ea:	2b04      	cmp	r3, #4
 80031ec:	d000      	beq.n	80031f0 <__aeabi_dsub+0x350>
 80031ee:	e6e7      	b.n	8002fc0 <__aeabi_dsub+0x120>
 80031f0:	002b      	movs	r3, r5
 80031f2:	08f8      	lsrs	r0, r7, #3
 80031f4:	4a03      	ldr	r2, [pc, #12]	@ (8003204 <__aeabi_dsub+0x364>)
 80031f6:	0767      	lsls	r7, r4, #29
 80031f8:	4307      	orrs	r7, r0
 80031fa:	08e5      	lsrs	r5, r4, #3
 80031fc:	4293      	cmp	r3, r2
 80031fe:	d100      	bne.n	8003202 <__aeabi_dsub+0x362>
 8003200:	e74a      	b.n	8003098 <__aeabi_dsub+0x1f8>
 8003202:	e0a5      	b.n	8003350 <__aeabi_dsub+0x4b0>
 8003204:	000007ff 	.word	0x000007ff
 8003208:	ff7fffff 	.word	0xff7fffff
 800320c:	fffff801 	.word	0xfffff801
 8003210:	000007fe 	.word	0x000007fe
 8003214:	0038      	movs	r0, r7
 8003216:	f000 fbc7 	bl	80039a8 <__clzsi2>
 800321a:	0003      	movs	r3, r0
 800321c:	3318      	adds	r3, #24
 800321e:	2b1f      	cmp	r3, #31
 8003220:	dc00      	bgt.n	8003224 <__aeabi_dsub+0x384>
 8003222:	e6a7      	b.n	8002f74 <__aeabi_dsub+0xd4>
 8003224:	003a      	movs	r2, r7
 8003226:	3808      	subs	r0, #8
 8003228:	4082      	lsls	r2, r0
 800322a:	429d      	cmp	r5, r3
 800322c:	dd00      	ble.n	8003230 <__aeabi_dsub+0x390>
 800322e:	e08a      	b.n	8003346 <__aeabi_dsub+0x4a6>
 8003230:	1b5b      	subs	r3, r3, r5
 8003232:	1c58      	adds	r0, r3, #1
 8003234:	281f      	cmp	r0, #31
 8003236:	dc00      	bgt.n	800323a <__aeabi_dsub+0x39a>
 8003238:	e1d8      	b.n	80035ec <__aeabi_dsub+0x74c>
 800323a:	0017      	movs	r7, r2
 800323c:	3b1f      	subs	r3, #31
 800323e:	40df      	lsrs	r7, r3
 8003240:	2820      	cmp	r0, #32
 8003242:	d005      	beq.n	8003250 <__aeabi_dsub+0x3b0>
 8003244:	2340      	movs	r3, #64	@ 0x40
 8003246:	1a1b      	subs	r3, r3, r0
 8003248:	409a      	lsls	r2, r3
 800324a:	1e53      	subs	r3, r2, #1
 800324c:	419a      	sbcs	r2, r3
 800324e:	4317      	orrs	r7, r2
 8003250:	2500      	movs	r5, #0
 8003252:	2f00      	cmp	r7, #0
 8003254:	d100      	bne.n	8003258 <__aeabi_dsub+0x3b8>
 8003256:	e0e5      	b.n	8003424 <__aeabi_dsub+0x584>
 8003258:	077b      	lsls	r3, r7, #29
 800325a:	d000      	beq.n	800325e <__aeabi_dsub+0x3be>
 800325c:	e6ab      	b.n	8002fb6 <__aeabi_dsub+0x116>
 800325e:	002c      	movs	r4, r5
 8003260:	e7c6      	b.n	80031f0 <__aeabi_dsub+0x350>
 8003262:	08c0      	lsrs	r0, r0, #3
 8003264:	e7c6      	b.n	80031f4 <__aeabi_dsub+0x354>
 8003266:	2700      	movs	r7, #0
 8003268:	2400      	movs	r4, #0
 800326a:	4dd1      	ldr	r5, [pc, #836]	@ (80035b0 <__aeabi_dsub+0x710>)
 800326c:	e7ac      	b.n	80031c8 <__aeabi_dsub+0x328>
 800326e:	4fd1      	ldr	r7, [pc, #836]	@ (80035b4 <__aeabi_dsub+0x714>)
 8003270:	1c6b      	adds	r3, r5, #1
 8003272:	423b      	tst	r3, r7
 8003274:	d171      	bne.n	800335a <__aeabi_dsub+0x4ba>
 8003276:	0023      	movs	r3, r4
 8003278:	4303      	orrs	r3, r0
 800327a:	2d00      	cmp	r5, #0
 800327c:	d000      	beq.n	8003280 <__aeabi_dsub+0x3e0>
 800327e:	e14e      	b.n	800351e <__aeabi_dsub+0x67e>
 8003280:	4657      	mov	r7, sl
 8003282:	2b00      	cmp	r3, #0
 8003284:	d100      	bne.n	8003288 <__aeabi_dsub+0x3e8>
 8003286:	e1b5      	b.n	80035f4 <__aeabi_dsub+0x754>
 8003288:	2f00      	cmp	r7, #0
 800328a:	d00d      	beq.n	80032a8 <__aeabi_dsub+0x408>
 800328c:	1883      	adds	r3, r0, r2
 800328e:	4283      	cmp	r3, r0
 8003290:	4180      	sbcs	r0, r0
 8003292:	445c      	add	r4, fp
 8003294:	4240      	negs	r0, r0
 8003296:	1824      	adds	r4, r4, r0
 8003298:	0222      	lsls	r2, r4, #8
 800329a:	d500      	bpl.n	800329e <__aeabi_dsub+0x3fe>
 800329c:	e1c8      	b.n	8003630 <__aeabi_dsub+0x790>
 800329e:	001f      	movs	r7, r3
 80032a0:	4698      	mov	r8, r3
 80032a2:	4327      	orrs	r7, r4
 80032a4:	d100      	bne.n	80032a8 <__aeabi_dsub+0x408>
 80032a6:	e0bc      	b.n	8003422 <__aeabi_dsub+0x582>
 80032a8:	4643      	mov	r3, r8
 80032aa:	0767      	lsls	r7, r4, #29
 80032ac:	08db      	lsrs	r3, r3, #3
 80032ae:	431f      	orrs	r7, r3
 80032b0:	08e5      	lsrs	r5, r4, #3
 80032b2:	2300      	movs	r3, #0
 80032b4:	e04c      	b.n	8003350 <__aeabi_dsub+0x4b0>
 80032b6:	1a83      	subs	r3, r0, r2
 80032b8:	4698      	mov	r8, r3
 80032ba:	465b      	mov	r3, fp
 80032bc:	4540      	cmp	r0, r8
 80032be:	41bf      	sbcs	r7, r7
 80032c0:	1ae3      	subs	r3, r4, r3
 80032c2:	427f      	negs	r7, r7
 80032c4:	1bdb      	subs	r3, r3, r7
 80032c6:	021f      	lsls	r7, r3, #8
 80032c8:	d47c      	bmi.n	80033c4 <__aeabi_dsub+0x524>
 80032ca:	4647      	mov	r7, r8
 80032cc:	431f      	orrs	r7, r3
 80032ce:	d100      	bne.n	80032d2 <__aeabi_dsub+0x432>
 80032d0:	e0a6      	b.n	8003420 <__aeabi_dsub+0x580>
 80032d2:	001c      	movs	r4, r3
 80032d4:	4647      	mov	r7, r8
 80032d6:	e645      	b.n	8002f64 <__aeabi_dsub+0xc4>
 80032d8:	4cb7      	ldr	r4, [pc, #732]	@ (80035b8 <__aeabi_dsub+0x718>)
 80032da:	1aed      	subs	r5, r5, r3
 80032dc:	4014      	ands	r4, r2
 80032de:	077b      	lsls	r3, r7, #29
 80032e0:	d000      	beq.n	80032e4 <__aeabi_dsub+0x444>
 80032e2:	e780      	b.n	80031e6 <__aeabi_dsub+0x346>
 80032e4:	e784      	b.n	80031f0 <__aeabi_dsub+0x350>
 80032e6:	464b      	mov	r3, r9
 80032e8:	0025      	movs	r5, r4
 80032ea:	4305      	orrs	r5, r0
 80032ec:	d066      	beq.n	80033bc <__aeabi_dsub+0x51c>
 80032ee:	1e5f      	subs	r7, r3, #1
 80032f0:	2b01      	cmp	r3, #1
 80032f2:	d100      	bne.n	80032f6 <__aeabi_dsub+0x456>
 80032f4:	e0fc      	b.n	80034f0 <__aeabi_dsub+0x650>
 80032f6:	4dae      	ldr	r5, [pc, #696]	@ (80035b0 <__aeabi_dsub+0x710>)
 80032f8:	42ab      	cmp	r3, r5
 80032fa:	d100      	bne.n	80032fe <__aeabi_dsub+0x45e>
 80032fc:	e15e      	b.n	80035bc <__aeabi_dsub+0x71c>
 80032fe:	4666      	mov	r6, ip
 8003300:	2f38      	cmp	r7, #56	@ 0x38
 8003302:	dc00      	bgt.n	8003306 <__aeabi_dsub+0x466>
 8003304:	e0b4      	b.n	8003470 <__aeabi_dsub+0x5d0>
 8003306:	2001      	movs	r0, #1
 8003308:	1a17      	subs	r7, r2, r0
 800330a:	42ba      	cmp	r2, r7
 800330c:	4192      	sbcs	r2, r2
 800330e:	465b      	mov	r3, fp
 8003310:	4252      	negs	r2, r2
 8003312:	464d      	mov	r5, r9
 8003314:	1a9c      	subs	r4, r3, r2
 8003316:	e620      	b.n	8002f5a <__aeabi_dsub+0xba>
 8003318:	0767      	lsls	r7, r4, #29
 800331a:	08c0      	lsrs	r0, r0, #3
 800331c:	4307      	orrs	r7, r0
 800331e:	08e5      	lsrs	r5, r4, #3
 8003320:	e6ba      	b.n	8003098 <__aeabi_dsub+0x1f8>
 8003322:	001f      	movs	r7, r3
 8003324:	4659      	mov	r1, fp
 8003326:	3f20      	subs	r7, #32
 8003328:	40f9      	lsrs	r1, r7
 800332a:	000f      	movs	r7, r1
 800332c:	2b20      	cmp	r3, #32
 800332e:	d005      	beq.n	800333c <__aeabi_dsub+0x49c>
 8003330:	2140      	movs	r1, #64	@ 0x40
 8003332:	1acb      	subs	r3, r1, r3
 8003334:	4659      	mov	r1, fp
 8003336:	4099      	lsls	r1, r3
 8003338:	430a      	orrs	r2, r1
 800333a:	4692      	mov	sl, r2
 800333c:	4653      	mov	r3, sl
 800333e:	1e5a      	subs	r2, r3, #1
 8003340:	4193      	sbcs	r3, r2
 8003342:	431f      	orrs	r7, r3
 8003344:	e604      	b.n	8002f50 <__aeabi_dsub+0xb0>
 8003346:	1aeb      	subs	r3, r5, r3
 8003348:	4d9b      	ldr	r5, [pc, #620]	@ (80035b8 <__aeabi_dsub+0x718>)
 800334a:	4015      	ands	r5, r2
 800334c:	076f      	lsls	r7, r5, #29
 800334e:	08ed      	lsrs	r5, r5, #3
 8003350:	032c      	lsls	r4, r5, #12
 8003352:	055d      	lsls	r5, r3, #21
 8003354:	0b24      	lsrs	r4, r4, #12
 8003356:	0d6d      	lsrs	r5, r5, #21
 8003358:	e736      	b.n	80031c8 <__aeabi_dsub+0x328>
 800335a:	4d95      	ldr	r5, [pc, #596]	@ (80035b0 <__aeabi_dsub+0x710>)
 800335c:	42ab      	cmp	r3, r5
 800335e:	d100      	bne.n	8003362 <__aeabi_dsub+0x4c2>
 8003360:	e0d6      	b.n	8003510 <__aeabi_dsub+0x670>
 8003362:	1882      	adds	r2, r0, r2
 8003364:	0021      	movs	r1, r4
 8003366:	4282      	cmp	r2, r0
 8003368:	4180      	sbcs	r0, r0
 800336a:	4459      	add	r1, fp
 800336c:	4240      	negs	r0, r0
 800336e:	1808      	adds	r0, r1, r0
 8003370:	07c7      	lsls	r7, r0, #31
 8003372:	0852      	lsrs	r2, r2, #1
 8003374:	4317      	orrs	r7, r2
 8003376:	0844      	lsrs	r4, r0, #1
 8003378:	0752      	lsls	r2, r2, #29
 800337a:	d400      	bmi.n	800337e <__aeabi_dsub+0x4de>
 800337c:	e185      	b.n	800368a <__aeabi_dsub+0x7ea>
 800337e:	220f      	movs	r2, #15
 8003380:	001d      	movs	r5, r3
 8003382:	403a      	ands	r2, r7
 8003384:	2a04      	cmp	r2, #4
 8003386:	d000      	beq.n	800338a <__aeabi_dsub+0x4ea>
 8003388:	e61a      	b.n	8002fc0 <__aeabi_dsub+0x120>
 800338a:	08ff      	lsrs	r7, r7, #3
 800338c:	0764      	lsls	r4, r4, #29
 800338e:	4327      	orrs	r7, r4
 8003390:	0905      	lsrs	r5, r0, #4
 8003392:	e7dd      	b.n	8003350 <__aeabi_dsub+0x4b0>
 8003394:	465b      	mov	r3, fp
 8003396:	08d2      	lsrs	r2, r2, #3
 8003398:	075f      	lsls	r7, r3, #29
 800339a:	4317      	orrs	r7, r2
 800339c:	08dd      	lsrs	r5, r3, #3
 800339e:	e67b      	b.n	8003098 <__aeabi_dsub+0x1f8>
 80033a0:	2700      	movs	r7, #0
 80033a2:	2400      	movs	r4, #0
 80033a4:	e710      	b.n	80031c8 <__aeabi_dsub+0x328>
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d000      	beq.n	80033ac <__aeabi_dsub+0x50c>
 80033aa:	e0d6      	b.n	800355a <__aeabi_dsub+0x6ba>
 80033ac:	2900      	cmp	r1, #0
 80033ae:	d000      	beq.n	80033b2 <__aeabi_dsub+0x512>
 80033b0:	e12f      	b.n	8003612 <__aeabi_dsub+0x772>
 80033b2:	2480      	movs	r4, #128	@ 0x80
 80033b4:	2600      	movs	r6, #0
 80033b6:	4d7e      	ldr	r5, [pc, #504]	@ (80035b0 <__aeabi_dsub+0x710>)
 80033b8:	0324      	lsls	r4, r4, #12
 80033ba:	e705      	b.n	80031c8 <__aeabi_dsub+0x328>
 80033bc:	4666      	mov	r6, ip
 80033be:	465c      	mov	r4, fp
 80033c0:	08d0      	lsrs	r0, r2, #3
 80033c2:	e717      	b.n	80031f4 <__aeabi_dsub+0x354>
 80033c4:	465b      	mov	r3, fp
 80033c6:	1a17      	subs	r7, r2, r0
 80033c8:	42ba      	cmp	r2, r7
 80033ca:	4192      	sbcs	r2, r2
 80033cc:	1b1c      	subs	r4, r3, r4
 80033ce:	2601      	movs	r6, #1
 80033d0:	4663      	mov	r3, ip
 80033d2:	4252      	negs	r2, r2
 80033d4:	1aa4      	subs	r4, r4, r2
 80033d6:	401e      	ands	r6, r3
 80033d8:	e5c4      	b.n	8002f64 <__aeabi_dsub+0xc4>
 80033da:	1883      	adds	r3, r0, r2
 80033dc:	4283      	cmp	r3, r0
 80033de:	4180      	sbcs	r0, r0
 80033e0:	445c      	add	r4, fp
 80033e2:	4240      	negs	r0, r0
 80033e4:	1825      	adds	r5, r4, r0
 80033e6:	022a      	lsls	r2, r5, #8
 80033e8:	d400      	bmi.n	80033ec <__aeabi_dsub+0x54c>
 80033ea:	e0da      	b.n	80035a2 <__aeabi_dsub+0x702>
 80033ec:	4a72      	ldr	r2, [pc, #456]	@ (80035b8 <__aeabi_dsub+0x718>)
 80033ee:	085b      	lsrs	r3, r3, #1
 80033f0:	4015      	ands	r5, r2
 80033f2:	07ea      	lsls	r2, r5, #31
 80033f4:	431a      	orrs	r2, r3
 80033f6:	0869      	lsrs	r1, r5, #1
 80033f8:	075b      	lsls	r3, r3, #29
 80033fa:	d400      	bmi.n	80033fe <__aeabi_dsub+0x55e>
 80033fc:	e14a      	b.n	8003694 <__aeabi_dsub+0x7f4>
 80033fe:	230f      	movs	r3, #15
 8003400:	4013      	ands	r3, r2
 8003402:	2b04      	cmp	r3, #4
 8003404:	d100      	bne.n	8003408 <__aeabi_dsub+0x568>
 8003406:	e0fc      	b.n	8003602 <__aeabi_dsub+0x762>
 8003408:	1d17      	adds	r7, r2, #4
 800340a:	4297      	cmp	r7, r2
 800340c:	41a4      	sbcs	r4, r4
 800340e:	4264      	negs	r4, r4
 8003410:	2502      	movs	r5, #2
 8003412:	1864      	adds	r4, r4, r1
 8003414:	e6ec      	b.n	80031f0 <__aeabi_dsub+0x350>
 8003416:	4647      	mov	r7, r8
 8003418:	001c      	movs	r4, r3
 800341a:	431f      	orrs	r7, r3
 800341c:	d000      	beq.n	8003420 <__aeabi_dsub+0x580>
 800341e:	e743      	b.n	80032a8 <__aeabi_dsub+0x408>
 8003420:	2600      	movs	r6, #0
 8003422:	2500      	movs	r5, #0
 8003424:	2400      	movs	r4, #0
 8003426:	e6cf      	b.n	80031c8 <__aeabi_dsub+0x328>
 8003428:	08c0      	lsrs	r0, r0, #3
 800342a:	0767      	lsls	r7, r4, #29
 800342c:	4307      	orrs	r7, r0
 800342e:	08e5      	lsrs	r5, r4, #3
 8003430:	e632      	b.n	8003098 <__aeabi_dsub+0x1f8>
 8003432:	1a87      	subs	r7, r0, r2
 8003434:	465b      	mov	r3, fp
 8003436:	42b8      	cmp	r0, r7
 8003438:	4180      	sbcs	r0, r0
 800343a:	1ae4      	subs	r4, r4, r3
 800343c:	4240      	negs	r0, r0
 800343e:	1a24      	subs	r4, r4, r0
 8003440:	0223      	lsls	r3, r4, #8
 8003442:	d428      	bmi.n	8003496 <__aeabi_dsub+0x5f6>
 8003444:	0763      	lsls	r3, r4, #29
 8003446:	08ff      	lsrs	r7, r7, #3
 8003448:	431f      	orrs	r7, r3
 800344a:	08e5      	lsrs	r5, r4, #3
 800344c:	2301      	movs	r3, #1
 800344e:	e77f      	b.n	8003350 <__aeabi_dsub+0x4b0>
 8003450:	2b00      	cmp	r3, #0
 8003452:	d100      	bne.n	8003456 <__aeabi_dsub+0x5b6>
 8003454:	e673      	b.n	800313e <__aeabi_dsub+0x29e>
 8003456:	464b      	mov	r3, r9
 8003458:	1b5f      	subs	r7, r3, r5
 800345a:	003b      	movs	r3, r7
 800345c:	2d00      	cmp	r5, #0
 800345e:	d100      	bne.n	8003462 <__aeabi_dsub+0x5c2>
 8003460:	e742      	b.n	80032e8 <__aeabi_dsub+0x448>
 8003462:	2f38      	cmp	r7, #56	@ 0x38
 8003464:	dd00      	ble.n	8003468 <__aeabi_dsub+0x5c8>
 8003466:	e0ec      	b.n	8003642 <__aeabi_dsub+0x7a2>
 8003468:	2380      	movs	r3, #128	@ 0x80
 800346a:	000e      	movs	r6, r1
 800346c:	041b      	lsls	r3, r3, #16
 800346e:	431c      	orrs	r4, r3
 8003470:	2f1f      	cmp	r7, #31
 8003472:	dc25      	bgt.n	80034c0 <__aeabi_dsub+0x620>
 8003474:	2520      	movs	r5, #32
 8003476:	0023      	movs	r3, r4
 8003478:	1bed      	subs	r5, r5, r7
 800347a:	0001      	movs	r1, r0
 800347c:	40a8      	lsls	r0, r5
 800347e:	40ab      	lsls	r3, r5
 8003480:	40f9      	lsrs	r1, r7
 8003482:	1e45      	subs	r5, r0, #1
 8003484:	41a8      	sbcs	r0, r5
 8003486:	430b      	orrs	r3, r1
 8003488:	40fc      	lsrs	r4, r7
 800348a:	4318      	orrs	r0, r3
 800348c:	465b      	mov	r3, fp
 800348e:	1b1b      	subs	r3, r3, r4
 8003490:	469b      	mov	fp, r3
 8003492:	e739      	b.n	8003308 <__aeabi_dsub+0x468>
 8003494:	4666      	mov	r6, ip
 8003496:	2501      	movs	r5, #1
 8003498:	e562      	b.n	8002f60 <__aeabi_dsub+0xc0>
 800349a:	001f      	movs	r7, r3
 800349c:	4659      	mov	r1, fp
 800349e:	3f20      	subs	r7, #32
 80034a0:	40f9      	lsrs	r1, r7
 80034a2:	468c      	mov	ip, r1
 80034a4:	2b20      	cmp	r3, #32
 80034a6:	d005      	beq.n	80034b4 <__aeabi_dsub+0x614>
 80034a8:	2740      	movs	r7, #64	@ 0x40
 80034aa:	4659      	mov	r1, fp
 80034ac:	1afb      	subs	r3, r7, r3
 80034ae:	4099      	lsls	r1, r3
 80034b0:	430a      	orrs	r2, r1
 80034b2:	4692      	mov	sl, r2
 80034b4:	4657      	mov	r7, sl
 80034b6:	1e7b      	subs	r3, r7, #1
 80034b8:	419f      	sbcs	r7, r3
 80034ba:	4663      	mov	r3, ip
 80034bc:	431f      	orrs	r7, r3
 80034be:	e5c1      	b.n	8003044 <__aeabi_dsub+0x1a4>
 80034c0:	003b      	movs	r3, r7
 80034c2:	0025      	movs	r5, r4
 80034c4:	3b20      	subs	r3, #32
 80034c6:	40dd      	lsrs	r5, r3
 80034c8:	2f20      	cmp	r7, #32
 80034ca:	d004      	beq.n	80034d6 <__aeabi_dsub+0x636>
 80034cc:	2340      	movs	r3, #64	@ 0x40
 80034ce:	1bdb      	subs	r3, r3, r7
 80034d0:	409c      	lsls	r4, r3
 80034d2:	4320      	orrs	r0, r4
 80034d4:	4680      	mov	r8, r0
 80034d6:	4640      	mov	r0, r8
 80034d8:	1e43      	subs	r3, r0, #1
 80034da:	4198      	sbcs	r0, r3
 80034dc:	4328      	orrs	r0, r5
 80034de:	e713      	b.n	8003308 <__aeabi_dsub+0x468>
 80034e0:	2900      	cmp	r1, #0
 80034e2:	d09d      	beq.n	8003420 <__aeabi_dsub+0x580>
 80034e4:	2601      	movs	r6, #1
 80034e6:	4663      	mov	r3, ip
 80034e8:	465c      	mov	r4, fp
 80034ea:	4690      	mov	r8, r2
 80034ec:	401e      	ands	r6, r3
 80034ee:	e6db      	b.n	80032a8 <__aeabi_dsub+0x408>
 80034f0:	1a17      	subs	r7, r2, r0
 80034f2:	465b      	mov	r3, fp
 80034f4:	42ba      	cmp	r2, r7
 80034f6:	4192      	sbcs	r2, r2
 80034f8:	1b1c      	subs	r4, r3, r4
 80034fa:	4252      	negs	r2, r2
 80034fc:	1aa4      	subs	r4, r4, r2
 80034fe:	0223      	lsls	r3, r4, #8
 8003500:	d4c8      	bmi.n	8003494 <__aeabi_dsub+0x5f4>
 8003502:	0763      	lsls	r3, r4, #29
 8003504:	08ff      	lsrs	r7, r7, #3
 8003506:	431f      	orrs	r7, r3
 8003508:	4666      	mov	r6, ip
 800350a:	2301      	movs	r3, #1
 800350c:	08e5      	lsrs	r5, r4, #3
 800350e:	e71f      	b.n	8003350 <__aeabi_dsub+0x4b0>
 8003510:	001d      	movs	r5, r3
 8003512:	2400      	movs	r4, #0
 8003514:	2700      	movs	r7, #0
 8003516:	e657      	b.n	80031c8 <__aeabi_dsub+0x328>
 8003518:	465c      	mov	r4, fp
 800351a:	08d0      	lsrs	r0, r2, #3
 800351c:	e66a      	b.n	80031f4 <__aeabi_dsub+0x354>
 800351e:	2b00      	cmp	r3, #0
 8003520:	d100      	bne.n	8003524 <__aeabi_dsub+0x684>
 8003522:	e737      	b.n	8003394 <__aeabi_dsub+0x4f4>
 8003524:	4653      	mov	r3, sl
 8003526:	08c0      	lsrs	r0, r0, #3
 8003528:	0767      	lsls	r7, r4, #29
 800352a:	4307      	orrs	r7, r0
 800352c:	08e5      	lsrs	r5, r4, #3
 800352e:	2b00      	cmp	r3, #0
 8003530:	d100      	bne.n	8003534 <__aeabi_dsub+0x694>
 8003532:	e5b1      	b.n	8003098 <__aeabi_dsub+0x1f8>
 8003534:	2380      	movs	r3, #128	@ 0x80
 8003536:	031b      	lsls	r3, r3, #12
 8003538:	421d      	tst	r5, r3
 800353a:	d008      	beq.n	800354e <__aeabi_dsub+0x6ae>
 800353c:	4659      	mov	r1, fp
 800353e:	08c8      	lsrs	r0, r1, #3
 8003540:	4218      	tst	r0, r3
 8003542:	d104      	bne.n	800354e <__aeabi_dsub+0x6ae>
 8003544:	08d2      	lsrs	r2, r2, #3
 8003546:	0749      	lsls	r1, r1, #29
 8003548:	430a      	orrs	r2, r1
 800354a:	0017      	movs	r7, r2
 800354c:	0005      	movs	r5, r0
 800354e:	0f7b      	lsrs	r3, r7, #29
 8003550:	00ff      	lsls	r7, r7, #3
 8003552:	08ff      	lsrs	r7, r7, #3
 8003554:	075b      	lsls	r3, r3, #29
 8003556:	431f      	orrs	r7, r3
 8003558:	e59e      	b.n	8003098 <__aeabi_dsub+0x1f8>
 800355a:	08c0      	lsrs	r0, r0, #3
 800355c:	0763      	lsls	r3, r4, #29
 800355e:	4318      	orrs	r0, r3
 8003560:	08e5      	lsrs	r5, r4, #3
 8003562:	2900      	cmp	r1, #0
 8003564:	d053      	beq.n	800360e <__aeabi_dsub+0x76e>
 8003566:	2380      	movs	r3, #128	@ 0x80
 8003568:	031b      	lsls	r3, r3, #12
 800356a:	421d      	tst	r5, r3
 800356c:	d00a      	beq.n	8003584 <__aeabi_dsub+0x6e4>
 800356e:	4659      	mov	r1, fp
 8003570:	08cc      	lsrs	r4, r1, #3
 8003572:	421c      	tst	r4, r3
 8003574:	d106      	bne.n	8003584 <__aeabi_dsub+0x6e4>
 8003576:	2601      	movs	r6, #1
 8003578:	4663      	mov	r3, ip
 800357a:	0025      	movs	r5, r4
 800357c:	08d0      	lsrs	r0, r2, #3
 800357e:	0749      	lsls	r1, r1, #29
 8003580:	4308      	orrs	r0, r1
 8003582:	401e      	ands	r6, r3
 8003584:	0f47      	lsrs	r7, r0, #29
 8003586:	00c0      	lsls	r0, r0, #3
 8003588:	08c0      	lsrs	r0, r0, #3
 800358a:	077f      	lsls	r7, r7, #29
 800358c:	4307      	orrs	r7, r0
 800358e:	e583      	b.n	8003098 <__aeabi_dsub+0x1f8>
 8003590:	1883      	adds	r3, r0, r2
 8003592:	4293      	cmp	r3, r2
 8003594:	4192      	sbcs	r2, r2
 8003596:	445c      	add	r4, fp
 8003598:	4252      	negs	r2, r2
 800359a:	18a5      	adds	r5, r4, r2
 800359c:	022a      	lsls	r2, r5, #8
 800359e:	d500      	bpl.n	80035a2 <__aeabi_dsub+0x702>
 80035a0:	e724      	b.n	80033ec <__aeabi_dsub+0x54c>
 80035a2:	076f      	lsls	r7, r5, #29
 80035a4:	08db      	lsrs	r3, r3, #3
 80035a6:	431f      	orrs	r7, r3
 80035a8:	08ed      	lsrs	r5, r5, #3
 80035aa:	2301      	movs	r3, #1
 80035ac:	e6d0      	b.n	8003350 <__aeabi_dsub+0x4b0>
 80035ae:	46c0      	nop			@ (mov r8, r8)
 80035b0:	000007ff 	.word	0x000007ff
 80035b4:	000007fe 	.word	0x000007fe
 80035b8:	ff7fffff 	.word	0xff7fffff
 80035bc:	465b      	mov	r3, fp
 80035be:	08d2      	lsrs	r2, r2, #3
 80035c0:	075f      	lsls	r7, r3, #29
 80035c2:	4666      	mov	r6, ip
 80035c4:	4317      	orrs	r7, r2
 80035c6:	08dd      	lsrs	r5, r3, #3
 80035c8:	e566      	b.n	8003098 <__aeabi_dsub+0x1f8>
 80035ca:	0025      	movs	r5, r4
 80035cc:	3b20      	subs	r3, #32
 80035ce:	40dd      	lsrs	r5, r3
 80035d0:	4663      	mov	r3, ip
 80035d2:	2b20      	cmp	r3, #32
 80035d4:	d005      	beq.n	80035e2 <__aeabi_dsub+0x742>
 80035d6:	2340      	movs	r3, #64	@ 0x40
 80035d8:	4661      	mov	r1, ip
 80035da:	1a5b      	subs	r3, r3, r1
 80035dc:	409c      	lsls	r4, r3
 80035de:	4320      	orrs	r0, r4
 80035e0:	4680      	mov	r8, r0
 80035e2:	4647      	mov	r7, r8
 80035e4:	1e7b      	subs	r3, r7, #1
 80035e6:	419f      	sbcs	r7, r3
 80035e8:	432f      	orrs	r7, r5
 80035ea:	e5a0      	b.n	800312e <__aeabi_dsub+0x28e>
 80035ec:	2120      	movs	r1, #32
 80035ee:	2700      	movs	r7, #0
 80035f0:	1a09      	subs	r1, r1, r0
 80035f2:	e4d2      	b.n	8002f9a <__aeabi_dsub+0xfa>
 80035f4:	2f00      	cmp	r7, #0
 80035f6:	d100      	bne.n	80035fa <__aeabi_dsub+0x75a>
 80035f8:	e713      	b.n	8003422 <__aeabi_dsub+0x582>
 80035fa:	465c      	mov	r4, fp
 80035fc:	0017      	movs	r7, r2
 80035fe:	2500      	movs	r5, #0
 8003600:	e5f6      	b.n	80031f0 <__aeabi_dsub+0x350>
 8003602:	08d7      	lsrs	r7, r2, #3
 8003604:	0749      	lsls	r1, r1, #29
 8003606:	2302      	movs	r3, #2
 8003608:	430f      	orrs	r7, r1
 800360a:	092d      	lsrs	r5, r5, #4
 800360c:	e6a0      	b.n	8003350 <__aeabi_dsub+0x4b0>
 800360e:	0007      	movs	r7, r0
 8003610:	e542      	b.n	8003098 <__aeabi_dsub+0x1f8>
 8003612:	465b      	mov	r3, fp
 8003614:	2601      	movs	r6, #1
 8003616:	075f      	lsls	r7, r3, #29
 8003618:	08dd      	lsrs	r5, r3, #3
 800361a:	4663      	mov	r3, ip
 800361c:	08d2      	lsrs	r2, r2, #3
 800361e:	4317      	orrs	r7, r2
 8003620:	401e      	ands	r6, r3
 8003622:	e539      	b.n	8003098 <__aeabi_dsub+0x1f8>
 8003624:	465b      	mov	r3, fp
 8003626:	08d2      	lsrs	r2, r2, #3
 8003628:	075f      	lsls	r7, r3, #29
 800362a:	4317      	orrs	r7, r2
 800362c:	08dd      	lsrs	r5, r3, #3
 800362e:	e533      	b.n	8003098 <__aeabi_dsub+0x1f8>
 8003630:	4a1e      	ldr	r2, [pc, #120]	@ (80036ac <__aeabi_dsub+0x80c>)
 8003632:	08db      	lsrs	r3, r3, #3
 8003634:	4022      	ands	r2, r4
 8003636:	0757      	lsls	r7, r2, #29
 8003638:	0252      	lsls	r2, r2, #9
 800363a:	2501      	movs	r5, #1
 800363c:	431f      	orrs	r7, r3
 800363e:	0b14      	lsrs	r4, r2, #12
 8003640:	e5c2      	b.n	80031c8 <__aeabi_dsub+0x328>
 8003642:	000e      	movs	r6, r1
 8003644:	2001      	movs	r0, #1
 8003646:	e65f      	b.n	8003308 <__aeabi_dsub+0x468>
 8003648:	2b00      	cmp	r3, #0
 800364a:	d00d      	beq.n	8003668 <__aeabi_dsub+0x7c8>
 800364c:	464b      	mov	r3, r9
 800364e:	1b5b      	subs	r3, r3, r5
 8003650:	469c      	mov	ip, r3
 8003652:	2d00      	cmp	r5, #0
 8003654:	d100      	bne.n	8003658 <__aeabi_dsub+0x7b8>
 8003656:	e548      	b.n	80030ea <__aeabi_dsub+0x24a>
 8003658:	2701      	movs	r7, #1
 800365a:	2b38      	cmp	r3, #56	@ 0x38
 800365c:	dd00      	ble.n	8003660 <__aeabi_dsub+0x7c0>
 800365e:	e566      	b.n	800312e <__aeabi_dsub+0x28e>
 8003660:	2380      	movs	r3, #128	@ 0x80
 8003662:	041b      	lsls	r3, r3, #16
 8003664:	431c      	orrs	r4, r3
 8003666:	e550      	b.n	800310a <__aeabi_dsub+0x26a>
 8003668:	1c6b      	adds	r3, r5, #1
 800366a:	4d11      	ldr	r5, [pc, #68]	@ (80036b0 <__aeabi_dsub+0x810>)
 800366c:	422b      	tst	r3, r5
 800366e:	d000      	beq.n	8003672 <__aeabi_dsub+0x7d2>
 8003670:	e673      	b.n	800335a <__aeabi_dsub+0x4ba>
 8003672:	4659      	mov	r1, fp
 8003674:	0023      	movs	r3, r4
 8003676:	4311      	orrs	r1, r2
 8003678:	468a      	mov	sl, r1
 800367a:	4303      	orrs	r3, r0
 800367c:	e600      	b.n	8003280 <__aeabi_dsub+0x3e0>
 800367e:	0767      	lsls	r7, r4, #29
 8003680:	08c0      	lsrs	r0, r0, #3
 8003682:	2300      	movs	r3, #0
 8003684:	4307      	orrs	r7, r0
 8003686:	08e5      	lsrs	r5, r4, #3
 8003688:	e662      	b.n	8003350 <__aeabi_dsub+0x4b0>
 800368a:	0764      	lsls	r4, r4, #29
 800368c:	08ff      	lsrs	r7, r7, #3
 800368e:	4327      	orrs	r7, r4
 8003690:	0905      	lsrs	r5, r0, #4
 8003692:	e65d      	b.n	8003350 <__aeabi_dsub+0x4b0>
 8003694:	08d2      	lsrs	r2, r2, #3
 8003696:	0749      	lsls	r1, r1, #29
 8003698:	4311      	orrs	r1, r2
 800369a:	000f      	movs	r7, r1
 800369c:	2302      	movs	r3, #2
 800369e:	092d      	lsrs	r5, r5, #4
 80036a0:	e656      	b.n	8003350 <__aeabi_dsub+0x4b0>
 80036a2:	0007      	movs	r7, r0
 80036a4:	e5a4      	b.n	80031f0 <__aeabi_dsub+0x350>
 80036a6:	0038      	movs	r0, r7
 80036a8:	e48f      	b.n	8002fca <__aeabi_dsub+0x12a>
 80036aa:	46c0      	nop			@ (mov r8, r8)
 80036ac:	ff7fffff 	.word	0xff7fffff
 80036b0:	000007fe 	.word	0x000007fe

080036b4 <__aeabi_dcmpun>:
 80036b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80036b6:	46c6      	mov	lr, r8
 80036b8:	031e      	lsls	r6, r3, #12
 80036ba:	0b36      	lsrs	r6, r6, #12
 80036bc:	46b0      	mov	r8, r6
 80036be:	4e0d      	ldr	r6, [pc, #52]	@ (80036f4 <__aeabi_dcmpun+0x40>)
 80036c0:	030c      	lsls	r4, r1, #12
 80036c2:	004d      	lsls	r5, r1, #1
 80036c4:	005f      	lsls	r7, r3, #1
 80036c6:	b500      	push	{lr}
 80036c8:	0b24      	lsrs	r4, r4, #12
 80036ca:	0d6d      	lsrs	r5, r5, #21
 80036cc:	0d7f      	lsrs	r7, r7, #21
 80036ce:	42b5      	cmp	r5, r6
 80036d0:	d00b      	beq.n	80036ea <__aeabi_dcmpun+0x36>
 80036d2:	4908      	ldr	r1, [pc, #32]	@ (80036f4 <__aeabi_dcmpun+0x40>)
 80036d4:	2000      	movs	r0, #0
 80036d6:	428f      	cmp	r7, r1
 80036d8:	d104      	bne.n	80036e4 <__aeabi_dcmpun+0x30>
 80036da:	4646      	mov	r6, r8
 80036dc:	4316      	orrs	r6, r2
 80036de:	0030      	movs	r0, r6
 80036e0:	1e43      	subs	r3, r0, #1
 80036e2:	4198      	sbcs	r0, r3
 80036e4:	bc80      	pop	{r7}
 80036e6:	46b8      	mov	r8, r7
 80036e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80036ea:	4304      	orrs	r4, r0
 80036ec:	2001      	movs	r0, #1
 80036ee:	2c00      	cmp	r4, #0
 80036f0:	d1f8      	bne.n	80036e4 <__aeabi_dcmpun+0x30>
 80036f2:	e7ee      	b.n	80036d2 <__aeabi_dcmpun+0x1e>
 80036f4:	000007ff 	.word	0x000007ff

080036f8 <__aeabi_d2iz>:
 80036f8:	000b      	movs	r3, r1
 80036fa:	0002      	movs	r2, r0
 80036fc:	b570      	push	{r4, r5, r6, lr}
 80036fe:	4d16      	ldr	r5, [pc, #88]	@ (8003758 <__aeabi_d2iz+0x60>)
 8003700:	030c      	lsls	r4, r1, #12
 8003702:	b082      	sub	sp, #8
 8003704:	0049      	lsls	r1, r1, #1
 8003706:	2000      	movs	r0, #0
 8003708:	9200      	str	r2, [sp, #0]
 800370a:	9301      	str	r3, [sp, #4]
 800370c:	0b24      	lsrs	r4, r4, #12
 800370e:	0d49      	lsrs	r1, r1, #21
 8003710:	0fde      	lsrs	r6, r3, #31
 8003712:	42a9      	cmp	r1, r5
 8003714:	dd04      	ble.n	8003720 <__aeabi_d2iz+0x28>
 8003716:	4811      	ldr	r0, [pc, #68]	@ (800375c <__aeabi_d2iz+0x64>)
 8003718:	4281      	cmp	r1, r0
 800371a:	dd03      	ble.n	8003724 <__aeabi_d2iz+0x2c>
 800371c:	4b10      	ldr	r3, [pc, #64]	@ (8003760 <__aeabi_d2iz+0x68>)
 800371e:	18f0      	adds	r0, r6, r3
 8003720:	b002      	add	sp, #8
 8003722:	bd70      	pop	{r4, r5, r6, pc}
 8003724:	2080      	movs	r0, #128	@ 0x80
 8003726:	0340      	lsls	r0, r0, #13
 8003728:	4320      	orrs	r0, r4
 800372a:	4c0e      	ldr	r4, [pc, #56]	@ (8003764 <__aeabi_d2iz+0x6c>)
 800372c:	1a64      	subs	r4, r4, r1
 800372e:	2c1f      	cmp	r4, #31
 8003730:	dd08      	ble.n	8003744 <__aeabi_d2iz+0x4c>
 8003732:	4b0d      	ldr	r3, [pc, #52]	@ (8003768 <__aeabi_d2iz+0x70>)
 8003734:	1a5b      	subs	r3, r3, r1
 8003736:	40d8      	lsrs	r0, r3
 8003738:	0003      	movs	r3, r0
 800373a:	4258      	negs	r0, r3
 800373c:	2e00      	cmp	r6, #0
 800373e:	d1ef      	bne.n	8003720 <__aeabi_d2iz+0x28>
 8003740:	0018      	movs	r0, r3
 8003742:	e7ed      	b.n	8003720 <__aeabi_d2iz+0x28>
 8003744:	4b09      	ldr	r3, [pc, #36]	@ (800376c <__aeabi_d2iz+0x74>)
 8003746:	9a00      	ldr	r2, [sp, #0]
 8003748:	469c      	mov	ip, r3
 800374a:	0003      	movs	r3, r0
 800374c:	4461      	add	r1, ip
 800374e:	408b      	lsls	r3, r1
 8003750:	40e2      	lsrs	r2, r4
 8003752:	4313      	orrs	r3, r2
 8003754:	e7f1      	b.n	800373a <__aeabi_d2iz+0x42>
 8003756:	46c0      	nop			@ (mov r8, r8)
 8003758:	000003fe 	.word	0x000003fe
 800375c:	0000041d 	.word	0x0000041d
 8003760:	7fffffff 	.word	0x7fffffff
 8003764:	00000433 	.word	0x00000433
 8003768:	00000413 	.word	0x00000413
 800376c:	fffffbed 	.word	0xfffffbed

08003770 <__aeabi_i2d>:
 8003770:	b570      	push	{r4, r5, r6, lr}
 8003772:	2800      	cmp	r0, #0
 8003774:	d016      	beq.n	80037a4 <__aeabi_i2d+0x34>
 8003776:	17c3      	asrs	r3, r0, #31
 8003778:	18c5      	adds	r5, r0, r3
 800377a:	405d      	eors	r5, r3
 800377c:	0fc4      	lsrs	r4, r0, #31
 800377e:	0028      	movs	r0, r5
 8003780:	f000 f912 	bl	80039a8 <__clzsi2>
 8003784:	4b10      	ldr	r3, [pc, #64]	@ (80037c8 <__aeabi_i2d+0x58>)
 8003786:	1a1b      	subs	r3, r3, r0
 8003788:	055b      	lsls	r3, r3, #21
 800378a:	0d5b      	lsrs	r3, r3, #21
 800378c:	280a      	cmp	r0, #10
 800378e:	dc14      	bgt.n	80037ba <__aeabi_i2d+0x4a>
 8003790:	0002      	movs	r2, r0
 8003792:	002e      	movs	r6, r5
 8003794:	3215      	adds	r2, #21
 8003796:	4096      	lsls	r6, r2
 8003798:	220b      	movs	r2, #11
 800379a:	1a12      	subs	r2, r2, r0
 800379c:	40d5      	lsrs	r5, r2
 800379e:	032d      	lsls	r5, r5, #12
 80037a0:	0b2d      	lsrs	r5, r5, #12
 80037a2:	e003      	b.n	80037ac <__aeabi_i2d+0x3c>
 80037a4:	2400      	movs	r4, #0
 80037a6:	2300      	movs	r3, #0
 80037a8:	2500      	movs	r5, #0
 80037aa:	2600      	movs	r6, #0
 80037ac:	051b      	lsls	r3, r3, #20
 80037ae:	432b      	orrs	r3, r5
 80037b0:	07e4      	lsls	r4, r4, #31
 80037b2:	4323      	orrs	r3, r4
 80037b4:	0030      	movs	r0, r6
 80037b6:	0019      	movs	r1, r3
 80037b8:	bd70      	pop	{r4, r5, r6, pc}
 80037ba:	380b      	subs	r0, #11
 80037bc:	4085      	lsls	r5, r0
 80037be:	032d      	lsls	r5, r5, #12
 80037c0:	2600      	movs	r6, #0
 80037c2:	0b2d      	lsrs	r5, r5, #12
 80037c4:	e7f2      	b.n	80037ac <__aeabi_i2d+0x3c>
 80037c6:	46c0      	nop			@ (mov r8, r8)
 80037c8:	0000041e 	.word	0x0000041e

080037cc <__aeabi_ui2d>:
 80037cc:	b510      	push	{r4, lr}
 80037ce:	1e04      	subs	r4, r0, #0
 80037d0:	d010      	beq.n	80037f4 <__aeabi_ui2d+0x28>
 80037d2:	f000 f8e9 	bl	80039a8 <__clzsi2>
 80037d6:	4b0e      	ldr	r3, [pc, #56]	@ (8003810 <__aeabi_ui2d+0x44>)
 80037d8:	1a1b      	subs	r3, r3, r0
 80037da:	055b      	lsls	r3, r3, #21
 80037dc:	0d5b      	lsrs	r3, r3, #21
 80037de:	280a      	cmp	r0, #10
 80037e0:	dc0f      	bgt.n	8003802 <__aeabi_ui2d+0x36>
 80037e2:	220b      	movs	r2, #11
 80037e4:	0021      	movs	r1, r4
 80037e6:	1a12      	subs	r2, r2, r0
 80037e8:	40d1      	lsrs	r1, r2
 80037ea:	3015      	adds	r0, #21
 80037ec:	030a      	lsls	r2, r1, #12
 80037ee:	4084      	lsls	r4, r0
 80037f0:	0b12      	lsrs	r2, r2, #12
 80037f2:	e001      	b.n	80037f8 <__aeabi_ui2d+0x2c>
 80037f4:	2300      	movs	r3, #0
 80037f6:	2200      	movs	r2, #0
 80037f8:	051b      	lsls	r3, r3, #20
 80037fa:	4313      	orrs	r3, r2
 80037fc:	0020      	movs	r0, r4
 80037fe:	0019      	movs	r1, r3
 8003800:	bd10      	pop	{r4, pc}
 8003802:	0022      	movs	r2, r4
 8003804:	380b      	subs	r0, #11
 8003806:	4082      	lsls	r2, r0
 8003808:	0312      	lsls	r2, r2, #12
 800380a:	2400      	movs	r4, #0
 800380c:	0b12      	lsrs	r2, r2, #12
 800380e:	e7f3      	b.n	80037f8 <__aeabi_ui2d+0x2c>
 8003810:	0000041e 	.word	0x0000041e

08003814 <__aeabi_f2d>:
 8003814:	b570      	push	{r4, r5, r6, lr}
 8003816:	0242      	lsls	r2, r0, #9
 8003818:	0043      	lsls	r3, r0, #1
 800381a:	0fc4      	lsrs	r4, r0, #31
 800381c:	20fe      	movs	r0, #254	@ 0xfe
 800381e:	0e1b      	lsrs	r3, r3, #24
 8003820:	1c59      	adds	r1, r3, #1
 8003822:	0a55      	lsrs	r5, r2, #9
 8003824:	4208      	tst	r0, r1
 8003826:	d00c      	beq.n	8003842 <__aeabi_f2d+0x2e>
 8003828:	21e0      	movs	r1, #224	@ 0xe0
 800382a:	0089      	lsls	r1, r1, #2
 800382c:	468c      	mov	ip, r1
 800382e:	076d      	lsls	r5, r5, #29
 8003830:	0b12      	lsrs	r2, r2, #12
 8003832:	4463      	add	r3, ip
 8003834:	051b      	lsls	r3, r3, #20
 8003836:	4313      	orrs	r3, r2
 8003838:	07e4      	lsls	r4, r4, #31
 800383a:	4323      	orrs	r3, r4
 800383c:	0028      	movs	r0, r5
 800383e:	0019      	movs	r1, r3
 8003840:	bd70      	pop	{r4, r5, r6, pc}
 8003842:	2b00      	cmp	r3, #0
 8003844:	d114      	bne.n	8003870 <__aeabi_f2d+0x5c>
 8003846:	2d00      	cmp	r5, #0
 8003848:	d01b      	beq.n	8003882 <__aeabi_f2d+0x6e>
 800384a:	0028      	movs	r0, r5
 800384c:	f000 f8ac 	bl	80039a8 <__clzsi2>
 8003850:	280a      	cmp	r0, #10
 8003852:	dc1c      	bgt.n	800388e <__aeabi_f2d+0x7a>
 8003854:	230b      	movs	r3, #11
 8003856:	002a      	movs	r2, r5
 8003858:	1a1b      	subs	r3, r3, r0
 800385a:	40da      	lsrs	r2, r3
 800385c:	0003      	movs	r3, r0
 800385e:	3315      	adds	r3, #21
 8003860:	409d      	lsls	r5, r3
 8003862:	4b0e      	ldr	r3, [pc, #56]	@ (800389c <__aeabi_f2d+0x88>)
 8003864:	0312      	lsls	r2, r2, #12
 8003866:	1a1b      	subs	r3, r3, r0
 8003868:	055b      	lsls	r3, r3, #21
 800386a:	0b12      	lsrs	r2, r2, #12
 800386c:	0d5b      	lsrs	r3, r3, #21
 800386e:	e7e1      	b.n	8003834 <__aeabi_f2d+0x20>
 8003870:	2d00      	cmp	r5, #0
 8003872:	d009      	beq.n	8003888 <__aeabi_f2d+0x74>
 8003874:	0b13      	lsrs	r3, r2, #12
 8003876:	2280      	movs	r2, #128	@ 0x80
 8003878:	0312      	lsls	r2, r2, #12
 800387a:	431a      	orrs	r2, r3
 800387c:	076d      	lsls	r5, r5, #29
 800387e:	4b08      	ldr	r3, [pc, #32]	@ (80038a0 <__aeabi_f2d+0x8c>)
 8003880:	e7d8      	b.n	8003834 <__aeabi_f2d+0x20>
 8003882:	2300      	movs	r3, #0
 8003884:	2200      	movs	r2, #0
 8003886:	e7d5      	b.n	8003834 <__aeabi_f2d+0x20>
 8003888:	2200      	movs	r2, #0
 800388a:	4b05      	ldr	r3, [pc, #20]	@ (80038a0 <__aeabi_f2d+0x8c>)
 800388c:	e7d2      	b.n	8003834 <__aeabi_f2d+0x20>
 800388e:	0003      	movs	r3, r0
 8003890:	002a      	movs	r2, r5
 8003892:	3b0b      	subs	r3, #11
 8003894:	409a      	lsls	r2, r3
 8003896:	2500      	movs	r5, #0
 8003898:	e7e3      	b.n	8003862 <__aeabi_f2d+0x4e>
 800389a:	46c0      	nop			@ (mov r8, r8)
 800389c:	00000389 	.word	0x00000389
 80038a0:	000007ff 	.word	0x000007ff

080038a4 <__aeabi_d2f>:
 80038a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80038a6:	004b      	lsls	r3, r1, #1
 80038a8:	030f      	lsls	r7, r1, #12
 80038aa:	0d5b      	lsrs	r3, r3, #21
 80038ac:	4c3a      	ldr	r4, [pc, #232]	@ (8003998 <__aeabi_d2f+0xf4>)
 80038ae:	0f45      	lsrs	r5, r0, #29
 80038b0:	b083      	sub	sp, #12
 80038b2:	0a7f      	lsrs	r7, r7, #9
 80038b4:	1c5e      	adds	r6, r3, #1
 80038b6:	432f      	orrs	r7, r5
 80038b8:	9000      	str	r0, [sp, #0]
 80038ba:	9101      	str	r1, [sp, #4]
 80038bc:	0fca      	lsrs	r2, r1, #31
 80038be:	00c5      	lsls	r5, r0, #3
 80038c0:	4226      	tst	r6, r4
 80038c2:	d00b      	beq.n	80038dc <__aeabi_d2f+0x38>
 80038c4:	4935      	ldr	r1, [pc, #212]	@ (800399c <__aeabi_d2f+0xf8>)
 80038c6:	185c      	adds	r4, r3, r1
 80038c8:	2cfe      	cmp	r4, #254	@ 0xfe
 80038ca:	dd13      	ble.n	80038f4 <__aeabi_d2f+0x50>
 80038cc:	20ff      	movs	r0, #255	@ 0xff
 80038ce:	2300      	movs	r3, #0
 80038d0:	05c0      	lsls	r0, r0, #23
 80038d2:	4318      	orrs	r0, r3
 80038d4:	07d2      	lsls	r2, r2, #31
 80038d6:	4310      	orrs	r0, r2
 80038d8:	b003      	add	sp, #12
 80038da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80038dc:	433d      	orrs	r5, r7
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d101      	bne.n	80038e6 <__aeabi_d2f+0x42>
 80038e2:	2000      	movs	r0, #0
 80038e4:	e7f4      	b.n	80038d0 <__aeabi_d2f+0x2c>
 80038e6:	2d00      	cmp	r5, #0
 80038e8:	d0f0      	beq.n	80038cc <__aeabi_d2f+0x28>
 80038ea:	2380      	movs	r3, #128	@ 0x80
 80038ec:	03db      	lsls	r3, r3, #15
 80038ee:	20ff      	movs	r0, #255	@ 0xff
 80038f0:	433b      	orrs	r3, r7
 80038f2:	e7ed      	b.n	80038d0 <__aeabi_d2f+0x2c>
 80038f4:	2c00      	cmp	r4, #0
 80038f6:	dd0c      	ble.n	8003912 <__aeabi_d2f+0x6e>
 80038f8:	9b00      	ldr	r3, [sp, #0]
 80038fa:	00ff      	lsls	r7, r7, #3
 80038fc:	019b      	lsls	r3, r3, #6
 80038fe:	1e58      	subs	r0, r3, #1
 8003900:	4183      	sbcs	r3, r0
 8003902:	0f69      	lsrs	r1, r5, #29
 8003904:	433b      	orrs	r3, r7
 8003906:	430b      	orrs	r3, r1
 8003908:	0759      	lsls	r1, r3, #29
 800390a:	d127      	bne.n	800395c <__aeabi_d2f+0xb8>
 800390c:	08db      	lsrs	r3, r3, #3
 800390e:	b2e0      	uxtb	r0, r4
 8003910:	e7de      	b.n	80038d0 <__aeabi_d2f+0x2c>
 8003912:	0021      	movs	r1, r4
 8003914:	3117      	adds	r1, #23
 8003916:	db31      	blt.n	800397c <__aeabi_d2f+0xd8>
 8003918:	2180      	movs	r1, #128	@ 0x80
 800391a:	201e      	movs	r0, #30
 800391c:	0409      	lsls	r1, r1, #16
 800391e:	4339      	orrs	r1, r7
 8003920:	1b00      	subs	r0, r0, r4
 8003922:	281f      	cmp	r0, #31
 8003924:	dd2d      	ble.n	8003982 <__aeabi_d2f+0xde>
 8003926:	2602      	movs	r6, #2
 8003928:	4276      	negs	r6, r6
 800392a:	1b34      	subs	r4, r6, r4
 800392c:	000e      	movs	r6, r1
 800392e:	40e6      	lsrs	r6, r4
 8003930:	0034      	movs	r4, r6
 8003932:	2820      	cmp	r0, #32
 8003934:	d004      	beq.n	8003940 <__aeabi_d2f+0x9c>
 8003936:	481a      	ldr	r0, [pc, #104]	@ (80039a0 <__aeabi_d2f+0xfc>)
 8003938:	4684      	mov	ip, r0
 800393a:	4463      	add	r3, ip
 800393c:	4099      	lsls	r1, r3
 800393e:	430d      	orrs	r5, r1
 8003940:	002b      	movs	r3, r5
 8003942:	1e59      	subs	r1, r3, #1
 8003944:	418b      	sbcs	r3, r1
 8003946:	4323      	orrs	r3, r4
 8003948:	0759      	lsls	r1, r3, #29
 800394a:	d003      	beq.n	8003954 <__aeabi_d2f+0xb0>
 800394c:	210f      	movs	r1, #15
 800394e:	4019      	ands	r1, r3
 8003950:	2904      	cmp	r1, #4
 8003952:	d10b      	bne.n	800396c <__aeabi_d2f+0xc8>
 8003954:	019b      	lsls	r3, r3, #6
 8003956:	2000      	movs	r0, #0
 8003958:	0a5b      	lsrs	r3, r3, #9
 800395a:	e7b9      	b.n	80038d0 <__aeabi_d2f+0x2c>
 800395c:	210f      	movs	r1, #15
 800395e:	4019      	ands	r1, r3
 8003960:	2904      	cmp	r1, #4
 8003962:	d104      	bne.n	800396e <__aeabi_d2f+0xca>
 8003964:	019b      	lsls	r3, r3, #6
 8003966:	0a5b      	lsrs	r3, r3, #9
 8003968:	b2e0      	uxtb	r0, r4
 800396a:	e7b1      	b.n	80038d0 <__aeabi_d2f+0x2c>
 800396c:	2400      	movs	r4, #0
 800396e:	3304      	adds	r3, #4
 8003970:	0159      	lsls	r1, r3, #5
 8003972:	d5f7      	bpl.n	8003964 <__aeabi_d2f+0xc0>
 8003974:	3401      	adds	r4, #1
 8003976:	2300      	movs	r3, #0
 8003978:	b2e0      	uxtb	r0, r4
 800397a:	e7a9      	b.n	80038d0 <__aeabi_d2f+0x2c>
 800397c:	2000      	movs	r0, #0
 800397e:	2300      	movs	r3, #0
 8003980:	e7a6      	b.n	80038d0 <__aeabi_d2f+0x2c>
 8003982:	4c08      	ldr	r4, [pc, #32]	@ (80039a4 <__aeabi_d2f+0x100>)
 8003984:	191c      	adds	r4, r3, r4
 8003986:	002b      	movs	r3, r5
 8003988:	40a5      	lsls	r5, r4
 800398a:	40c3      	lsrs	r3, r0
 800398c:	40a1      	lsls	r1, r4
 800398e:	1e68      	subs	r0, r5, #1
 8003990:	4185      	sbcs	r5, r0
 8003992:	4329      	orrs	r1, r5
 8003994:	430b      	orrs	r3, r1
 8003996:	e7d7      	b.n	8003948 <__aeabi_d2f+0xa4>
 8003998:	000007fe 	.word	0x000007fe
 800399c:	fffffc80 	.word	0xfffffc80
 80039a0:	fffffca2 	.word	0xfffffca2
 80039a4:	fffffc82 	.word	0xfffffc82

080039a8 <__clzsi2>:
 80039a8:	211c      	movs	r1, #28
 80039aa:	2301      	movs	r3, #1
 80039ac:	041b      	lsls	r3, r3, #16
 80039ae:	4298      	cmp	r0, r3
 80039b0:	d301      	bcc.n	80039b6 <__clzsi2+0xe>
 80039b2:	0c00      	lsrs	r0, r0, #16
 80039b4:	3910      	subs	r1, #16
 80039b6:	0a1b      	lsrs	r3, r3, #8
 80039b8:	4298      	cmp	r0, r3
 80039ba:	d301      	bcc.n	80039c0 <__clzsi2+0x18>
 80039bc:	0a00      	lsrs	r0, r0, #8
 80039be:	3908      	subs	r1, #8
 80039c0:	091b      	lsrs	r3, r3, #4
 80039c2:	4298      	cmp	r0, r3
 80039c4:	d301      	bcc.n	80039ca <__clzsi2+0x22>
 80039c6:	0900      	lsrs	r0, r0, #4
 80039c8:	3904      	subs	r1, #4
 80039ca:	a202      	add	r2, pc, #8	@ (adr r2, 80039d4 <__clzsi2+0x2c>)
 80039cc:	5c10      	ldrb	r0, [r2, r0]
 80039ce:	1840      	adds	r0, r0, r1
 80039d0:	4770      	bx	lr
 80039d2:	46c0      	nop			@ (mov r8, r8)
 80039d4:	02020304 	.word	0x02020304
 80039d8:	01010101 	.word	0x01010101
	...

080039e4 <__clzdi2>:
 80039e4:	b510      	push	{r4, lr}
 80039e6:	2900      	cmp	r1, #0
 80039e8:	d103      	bne.n	80039f2 <__clzdi2+0xe>
 80039ea:	f7ff ffdd 	bl	80039a8 <__clzsi2>
 80039ee:	3020      	adds	r0, #32
 80039f0:	e002      	b.n	80039f8 <__clzdi2+0x14>
 80039f2:	0008      	movs	r0, r1
 80039f4:	f7ff ffd8 	bl	80039a8 <__clzsi2>
 80039f8:	bd10      	pop	{r4, pc}
 80039fa:	46c0      	nop			@ (mov r8, r8)

080039fc <drawPixel>:
extern uint8_t _rowstart;       ///< Some displays need this changed to offset
extern uint8_t _xstart;
extern uint8_t _ystart;

void drawPixel(int16_t x, int16_t y, uint16_t color)
{
 80039fc:	b590      	push	{r4, r7, lr}
 80039fe:	b083      	sub	sp, #12
 8003a00:	af00      	add	r7, sp, #0
 8003a02:	0004      	movs	r4, r0
 8003a04:	0008      	movs	r0, r1
 8003a06:	0011      	movs	r1, r2
 8003a08:	1dbb      	adds	r3, r7, #6
 8003a0a:	1c22      	adds	r2, r4, #0
 8003a0c:	801a      	strh	r2, [r3, #0]
 8003a0e:	1d3b      	adds	r3, r7, #4
 8003a10:	1c02      	adds	r2, r0, #0
 8003a12:	801a      	strh	r2, [r3, #0]
 8003a14:	1cbb      	adds	r3, r7, #2
 8003a16:	1c0a      	adds	r2, r1, #0
 8003a18:	801a      	strh	r2, [r3, #0]
	ST7735_DrawPixel(y,x, color);
 8003a1a:	1d3b      	adds	r3, r7, #4
 8003a1c:	8818      	ldrh	r0, [r3, #0]
 8003a1e:	1dbb      	adds	r3, r7, #6
 8003a20:	8819      	ldrh	r1, [r3, #0]
 8003a22:	1cbb      	adds	r3, r7, #2
 8003a24:	881b      	ldrh	r3, [r3, #0]
 8003a26:	001a      	movs	r2, r3
 8003a28:	f000 fee8 	bl	80047fc <ST7735_DrawPixel>
}
 8003a2c:	46c0      	nop			@ (mov r8, r8)
 8003a2e:	46bd      	mov	sp, r7
 8003a30:	b003      	add	sp, #12
 8003a32:	bd90      	pop	{r4, r7, pc}

08003a34 <fillRect>:

void fillRect(int16_t x, int16_t y, int16_t w, int16_t h, uint16_t color)
{
 8003a34:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003a36:	46c6      	mov	lr, r8
 8003a38:	b500      	push	{lr}
 8003a3a:	b090      	sub	sp, #64	@ 0x40
 8003a3c:	af04      	add	r7, sp, #16
 8003a3e:	468c      	mov	ip, r1
 8003a40:	0016      	movs	r6, r2
 8003a42:	0019      	movs	r1, r3
 8003a44:	221e      	movs	r2, #30
 8003a46:	18ba      	adds	r2, r7, r2
 8003a48:	1c03      	adds	r3, r0, #0
 8003a4a:	8013      	strh	r3, [r2, #0]
 8003a4c:	231c      	movs	r3, #28
 8003a4e:	18fb      	adds	r3, r7, r3
 8003a50:	4662      	mov	r2, ip
 8003a52:	801a      	strh	r2, [r3, #0]
 8003a54:	201a      	movs	r0, #26
 8003a56:	183b      	adds	r3, r7, r0
 8003a58:	1c32      	adds	r2, r6, #0
 8003a5a:	801a      	strh	r2, [r3, #0]
 8003a5c:	2018      	movs	r0, #24
 8003a5e:	183b      	adds	r3, r7, r0
 8003a60:	1c0a      	adds	r2, r1, #0
 8003a62:	801a      	strh	r2, [r3, #0]
 8003a64:	466b      	mov	r3, sp
 8003a66:	4698      	mov	r8, r3
	uint16_t pallette[] = {color};
 8003a68:	230c      	movs	r3, #12
 8003a6a:	0001      	movs	r1, r0
 8003a6c:	185e      	adds	r6, r3, r1
 8003a6e:	19f2      	adds	r2, r6, r7
 8003a70:	2030      	movs	r0, #48	@ 0x30
 8003a72:	1846      	adds	r6, r0, r1
 8003a74:	19f3      	adds	r3, r6, r7
 8003a76:	881b      	ldrh	r3, [r3, #0]
 8003a78:	8013      	strh	r3, [r2, #0]
	    uint16_t pixels[w*h][2];
 8003a7a:	201a      	movs	r0, #26
 8003a7c:	183b      	adds	r3, r7, r0
 8003a7e:	2200      	movs	r2, #0
 8003a80:	5e9b      	ldrsh	r3, [r3, r2]
 8003a82:	187a      	adds	r2, r7, r1
 8003a84:	2000      	movs	r0, #0
 8003a86:	5e12      	ldrsh	r2, [r2, r0]
 8003a88:	4353      	muls	r3, r2
 8003a8a:	1e5a      	subs	r2, r3, #1
 8003a8c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003a8e:	001a      	movs	r2, r3
 8003a90:	60ba      	str	r2, [r7, #8]
 8003a92:	2200      	movs	r2, #0
 8003a94:	60fa      	str	r2, [r7, #12]
 8003a96:	68b8      	ldr	r0, [r7, #8]
 8003a98:	68f9      	ldr	r1, [r7, #12]
 8003a9a:	0002      	movs	r2, r0
 8003a9c:	0ed2      	lsrs	r2, r2, #27
 8003a9e:	000e      	movs	r6, r1
 8003aa0:	0176      	lsls	r6, r6, #5
 8003aa2:	617e      	str	r6, [r7, #20]
 8003aa4:	697e      	ldr	r6, [r7, #20]
 8003aa6:	4316      	orrs	r6, r2
 8003aa8:	617e      	str	r6, [r7, #20]
 8003aaa:	0002      	movs	r2, r0
 8003aac:	0152      	lsls	r2, r2, #5
 8003aae:	613a      	str	r2, [r7, #16]
 8003ab0:	001a      	movs	r2, r3
 8003ab2:	603a      	str	r2, [r7, #0]
 8003ab4:	2200      	movs	r2, #0
 8003ab6:	607a      	str	r2, [r7, #4]
 8003ab8:	6838      	ldr	r0, [r7, #0]
 8003aba:	6879      	ldr	r1, [r7, #4]
 8003abc:	0002      	movs	r2, r0
 8003abe:	0ed2      	lsrs	r2, r2, #27
 8003ac0:	000e      	movs	r6, r1
 8003ac2:	0175      	lsls	r5, r6, #5
 8003ac4:	4315      	orrs	r5, r2
 8003ac6:	0002      	movs	r2, r0
 8003ac8:	0154      	lsls	r4, r2, #5
 8003aca:	009b      	lsls	r3, r3, #2
 8003acc:	3307      	adds	r3, #7
 8003ace:	08db      	lsrs	r3, r3, #3
 8003ad0:	00db      	lsls	r3, r3, #3
 8003ad2:	466a      	mov	r2, sp
 8003ad4:	1ad2      	subs	r2, r2, r3
 8003ad6:	4695      	mov	sp, r2
 8003ad8:	ab04      	add	r3, sp, #16
 8003ada:	3301      	adds	r3, #1
 8003adc:	085b      	lsrs	r3, r3, #1
 8003ade:	005b      	lsls	r3, r3, #1
 8003ae0:	62bb      	str	r3, [r7, #40]	@ 0x28

	    pixels[0][0] = 0;
 8003ae2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ae4:	2200      	movs	r2, #0
 8003ae6:	801a      	strh	r2, [r3, #0]
	    pixels[0][1] = w*h;
 8003ae8:	201a      	movs	r0, #26
 8003aea:	183b      	adds	r3, r7, r0
 8003aec:	881b      	ldrh	r3, [r3, #0]
 8003aee:	2118      	movs	r1, #24
 8003af0:	187a      	adds	r2, r7, r1
 8003af2:	8812      	ldrh	r2, [r2, #0]
 8003af4:	4353      	muls	r3, r2
 8003af6:	b29a      	uxth	r2, r3
 8003af8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003afa:	805a      	strh	r2, [r3, #2]
	    drawImage(pixels, pallette, x, y, w, h, 1);
 8003afc:	221e      	movs	r2, #30
 8003afe:	18bb      	adds	r3, r7, r2
 8003b00:	881c      	ldrh	r4, [r3, #0]
 8003b02:	231c      	movs	r3, #28
 8003b04:	18fb      	adds	r3, r7, r3
 8003b06:	881d      	ldrh	r5, [r3, #0]
 8003b08:	183b      	adds	r3, r7, r0
 8003b0a:	881b      	ldrh	r3, [r3, #0]
 8003b0c:	0008      	movs	r0, r1
 8003b0e:	187a      	adds	r2, r7, r1
 8003b10:	8812      	ldrh	r2, [r2, #0]
 8003b12:	210c      	movs	r1, #12
 8003b14:	1809      	adds	r1, r1, r0
 8003b16:	19c9      	adds	r1, r1, r7
 8003b18:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003b1a:	2601      	movs	r6, #1
 8003b1c:	46b4      	mov	ip, r6
 8003b1e:	4666      	mov	r6, ip
 8003b20:	9602      	str	r6, [sp, #8]
 8003b22:	9201      	str	r2, [sp, #4]
 8003b24:	9300      	str	r3, [sp, #0]
 8003b26:	002b      	movs	r3, r5
 8003b28:	0022      	movs	r2, r4
 8003b2a:	f000 fbc5 	bl	80042b8 <drawImage>
 8003b2e:	46c5      	mov	sp, r8

	//ST7735_FillRectangle(x, y, w, h, color);
}
 8003b30:	46c0      	nop			@ (mov r8, r8)
 8003b32:	46bd      	mov	sp, r7
 8003b34:	b00c      	add	sp, #48	@ 0x30
 8003b36:	bc80      	pop	{r7}
 8003b38:	46b8      	mov	r8, r7
 8003b3a:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003b3c <writePixel>:

#define min(a, b) (((a) < (b)) ? (a) : (b))


void writePixel(int16_t x, int16_t y, uint16_t color)
{
 8003b3c:	b590      	push	{r4, r7, lr}
 8003b3e:	b083      	sub	sp, #12
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	0004      	movs	r4, r0
 8003b44:	0008      	movs	r0, r1
 8003b46:	0011      	movs	r1, r2
 8003b48:	1dbb      	adds	r3, r7, #6
 8003b4a:	1c22      	adds	r2, r4, #0
 8003b4c:	801a      	strh	r2, [r3, #0]
 8003b4e:	1d3b      	adds	r3, r7, #4
 8003b50:	1c02      	adds	r2, r0, #0
 8003b52:	801a      	strh	r2, [r3, #0]
 8003b54:	1cbb      	adds	r3, r7, #2
 8003b56:	1c0a      	adds	r2, r1, #0
 8003b58:	801a      	strh	r2, [r3, #0]
    drawPixel(x, y, color);
 8003b5a:	1cbb      	adds	r3, r7, #2
 8003b5c:	881a      	ldrh	r2, [r3, #0]
 8003b5e:	1d3b      	adds	r3, r7, #4
 8003b60:	2100      	movs	r1, #0
 8003b62:	5e59      	ldrsh	r1, [r3, r1]
 8003b64:	1dbb      	adds	r3, r7, #6
 8003b66:	2000      	movs	r0, #0
 8003b68:	5e1b      	ldrsh	r3, [r3, r0]
 8003b6a:	0018      	movs	r0, r3
 8003b6c:	f7ff ff46 	bl	80039fc <drawPixel>
}
 8003b70:	46c0      	nop			@ (mov r8, r8)
 8003b72:	46bd      	mov	sp, r7
 8003b74:	b003      	add	sp, #12
 8003b76:	bd90      	pop	{r4, r7, pc}

08003b78 <writeLine>:

void writeLine(int16_t x0, int16_t y0, int16_t x1, int16_t y1, uint16_t color)
{
 8003b78:	b5b0      	push	{r4, r5, r7, lr}
 8003b7a:	b088      	sub	sp, #32
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	0005      	movs	r5, r0
 8003b80:	000c      	movs	r4, r1
 8003b82:	0010      	movs	r0, r2
 8003b84:	0019      	movs	r1, r3
 8003b86:	1dbb      	adds	r3, r7, #6
 8003b88:	1c2a      	adds	r2, r5, #0
 8003b8a:	801a      	strh	r2, [r3, #0]
 8003b8c:	1d3b      	adds	r3, r7, #4
 8003b8e:	1c22      	adds	r2, r4, #0
 8003b90:	801a      	strh	r2, [r3, #0]
 8003b92:	1cbb      	adds	r3, r7, #2
 8003b94:	1c02      	adds	r2, r0, #0
 8003b96:	801a      	strh	r2, [r3, #0]
 8003b98:	003b      	movs	r3, r7
 8003b9a:	1c0a      	adds	r2, r1, #0
 8003b9c:	801a      	strh	r2, [r3, #0]
    int16_t steep = abs(y1 - y0) > abs(x1 - x0);
 8003b9e:	003b      	movs	r3, r7
 8003ba0:	2200      	movs	r2, #0
 8003ba2:	5e9a      	ldrsh	r2, [r3, r2]
 8003ba4:	1d3b      	adds	r3, r7, #4
 8003ba6:	2100      	movs	r1, #0
 8003ba8:	5e5b      	ldrsh	r3, [r3, r1]
 8003baa:	1ad3      	subs	r3, r2, r3
 8003bac:	17d9      	asrs	r1, r3, #31
 8003bae:	185a      	adds	r2, r3, r1
 8003bb0:	404a      	eors	r2, r1
 8003bb2:	1cbb      	adds	r3, r7, #2
 8003bb4:	2100      	movs	r1, #0
 8003bb6:	5e59      	ldrsh	r1, [r3, r1]
 8003bb8:	1dbb      	adds	r3, r7, #6
 8003bba:	2000      	movs	r0, #0
 8003bbc:	5e1b      	ldrsh	r3, [r3, r0]
 8003bbe:	1acb      	subs	r3, r1, r3
 8003bc0:	17d9      	asrs	r1, r3, #31
 8003bc2:	185b      	adds	r3, r3, r1
 8003bc4:	404b      	eors	r3, r1
 8003bc6:	2101      	movs	r1, #1
 8003bc8:	429a      	cmp	r2, r3
 8003bca:	dc01      	bgt.n	8003bd0 <writeLine+0x58>
 8003bcc:	2300      	movs	r3, #0
 8003bce:	1c19      	adds	r1, r3, #0
 8003bd0:	b2ca      	uxtb	r2, r1
 8003bd2:	211a      	movs	r1, #26
 8003bd4:	187b      	adds	r3, r7, r1
 8003bd6:	801a      	strh	r2, [r3, #0]
    if (steep) {
 8003bd8:	187b      	adds	r3, r7, r1
 8003bda:	2200      	movs	r2, #0
 8003bdc:	5e9b      	ldrsh	r3, [r3, r2]
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d019      	beq.n	8003c16 <writeLine+0x9e>
        _swap_int16_t(x0, y0);
 8003be2:	2118      	movs	r1, #24
 8003be4:	187b      	adds	r3, r7, r1
 8003be6:	1dba      	adds	r2, r7, #6
 8003be8:	8812      	ldrh	r2, [r2, #0]
 8003bea:	801a      	strh	r2, [r3, #0]
 8003bec:	1dbb      	adds	r3, r7, #6
 8003bee:	1d3a      	adds	r2, r7, #4
 8003bf0:	8812      	ldrh	r2, [r2, #0]
 8003bf2:	801a      	strh	r2, [r3, #0]
 8003bf4:	1d3b      	adds	r3, r7, #4
 8003bf6:	187a      	adds	r2, r7, r1
 8003bf8:	8812      	ldrh	r2, [r2, #0]
 8003bfa:	801a      	strh	r2, [r3, #0]
        _swap_int16_t(x1, y1);
 8003bfc:	2116      	movs	r1, #22
 8003bfe:	187b      	adds	r3, r7, r1
 8003c00:	1cba      	adds	r2, r7, #2
 8003c02:	8812      	ldrh	r2, [r2, #0]
 8003c04:	801a      	strh	r2, [r3, #0]
 8003c06:	1cbb      	adds	r3, r7, #2
 8003c08:	003a      	movs	r2, r7
 8003c0a:	8812      	ldrh	r2, [r2, #0]
 8003c0c:	801a      	strh	r2, [r3, #0]
 8003c0e:	003b      	movs	r3, r7
 8003c10:	187a      	adds	r2, r7, r1
 8003c12:	8812      	ldrh	r2, [r2, #0]
 8003c14:	801a      	strh	r2, [r3, #0]
    }

    if (x0 > x1) {
 8003c16:	1dba      	adds	r2, r7, #6
 8003c18:	1cbb      	adds	r3, r7, #2
 8003c1a:	2100      	movs	r1, #0
 8003c1c:	5e52      	ldrsh	r2, [r2, r1]
 8003c1e:	2100      	movs	r1, #0
 8003c20:	5e5b      	ldrsh	r3, [r3, r1]
 8003c22:	429a      	cmp	r2, r3
 8003c24:	dd19      	ble.n	8003c5a <writeLine+0xe2>
        _swap_int16_t(x0, x1);
 8003c26:	2114      	movs	r1, #20
 8003c28:	187b      	adds	r3, r7, r1
 8003c2a:	1dba      	adds	r2, r7, #6
 8003c2c:	8812      	ldrh	r2, [r2, #0]
 8003c2e:	801a      	strh	r2, [r3, #0]
 8003c30:	1dbb      	adds	r3, r7, #6
 8003c32:	1cba      	adds	r2, r7, #2
 8003c34:	8812      	ldrh	r2, [r2, #0]
 8003c36:	801a      	strh	r2, [r3, #0]
 8003c38:	1cbb      	adds	r3, r7, #2
 8003c3a:	187a      	adds	r2, r7, r1
 8003c3c:	8812      	ldrh	r2, [r2, #0]
 8003c3e:	801a      	strh	r2, [r3, #0]
        _swap_int16_t(y0, y1);
 8003c40:	2112      	movs	r1, #18
 8003c42:	187b      	adds	r3, r7, r1
 8003c44:	1d3a      	adds	r2, r7, #4
 8003c46:	8812      	ldrh	r2, [r2, #0]
 8003c48:	801a      	strh	r2, [r3, #0]
 8003c4a:	1d3b      	adds	r3, r7, #4
 8003c4c:	003a      	movs	r2, r7
 8003c4e:	8812      	ldrh	r2, [r2, #0]
 8003c50:	801a      	strh	r2, [r3, #0]
 8003c52:	003b      	movs	r3, r7
 8003c54:	187a      	adds	r2, r7, r1
 8003c56:	8812      	ldrh	r2, [r2, #0]
 8003c58:	801a      	strh	r2, [r3, #0]
    }

    int16_t dx, dy;
    dx = x1 - x0;
 8003c5a:	1cbb      	adds	r3, r7, #2
 8003c5c:	881a      	ldrh	r2, [r3, #0]
 8003c5e:	1dbb      	adds	r3, r7, #6
 8003c60:	881b      	ldrh	r3, [r3, #0]
 8003c62:	1ad3      	subs	r3, r2, r3
 8003c64:	b29a      	uxth	r2, r3
 8003c66:	2010      	movs	r0, #16
 8003c68:	183b      	adds	r3, r7, r0
 8003c6a:	801a      	strh	r2, [r3, #0]
    dy = abs(y1 - y0);
 8003c6c:	003b      	movs	r3, r7
 8003c6e:	2200      	movs	r2, #0
 8003c70:	5e9a      	ldrsh	r2, [r3, r2]
 8003c72:	1d3b      	adds	r3, r7, #4
 8003c74:	2100      	movs	r1, #0
 8003c76:	5e5b      	ldrsh	r3, [r3, r1]
 8003c78:	1ad3      	subs	r3, r2, r3
 8003c7a:	17d9      	asrs	r1, r3, #31
 8003c7c:	185a      	adds	r2, r3, r1
 8003c7e:	404a      	eors	r2, r1
 8003c80:	230e      	movs	r3, #14
 8003c82:	18fb      	adds	r3, r7, r3
 8003c84:	801a      	strh	r2, [r3, #0]

    int16_t err = dx / 2;
 8003c86:	231e      	movs	r3, #30
 8003c88:	18fa      	adds	r2, r7, r3
 8003c8a:	183b      	adds	r3, r7, r0
 8003c8c:	2100      	movs	r1, #0
 8003c8e:	5e5b      	ldrsh	r3, [r3, r1]
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	da00      	bge.n	8003c96 <writeLine+0x11e>
 8003c94:	3301      	adds	r3, #1
 8003c96:	105b      	asrs	r3, r3, #1
 8003c98:	8013      	strh	r3, [r2, #0]
    int16_t ystep;

    if (y0 < y1) {
 8003c9a:	1d3a      	adds	r2, r7, #4
 8003c9c:	003b      	movs	r3, r7
 8003c9e:	2100      	movs	r1, #0
 8003ca0:	5e52      	ldrsh	r2, [r2, r1]
 8003ca2:	2100      	movs	r1, #0
 8003ca4:	5e5b      	ldrsh	r3, [r3, r1]
 8003ca6:	429a      	cmp	r2, r3
 8003ca8:	da04      	bge.n	8003cb4 <writeLine+0x13c>
        ystep = 1;
 8003caa:	231c      	movs	r3, #28
 8003cac:	18fb      	adds	r3, r7, r3
 8003cae:	2201      	movs	r2, #1
 8003cb0:	801a      	strh	r2, [r3, #0]
 8003cb2:	e04d      	b.n	8003d50 <writeLine+0x1d8>
    } else {
        ystep = -1;
 8003cb4:	231c      	movs	r3, #28
 8003cb6:	18fb      	adds	r3, r7, r3
 8003cb8:	2201      	movs	r2, #1
 8003cba:	4252      	negs	r2, r2
 8003cbc:	801a      	strh	r2, [r3, #0]
    }

    for (; x0<=x1; x0++) {
 8003cbe:	e047      	b.n	8003d50 <writeLine+0x1d8>
        if (steep) {
 8003cc0:	231a      	movs	r3, #26
 8003cc2:	18fb      	adds	r3, r7, r3
 8003cc4:	2200      	movs	r2, #0
 8003cc6:	5e9b      	ldrsh	r3, [r3, r2]
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d00c      	beq.n	8003ce6 <writeLine+0x16e>
            writePixel(y0, x0, color);
 8003ccc:	2330      	movs	r3, #48	@ 0x30
 8003cce:	18fb      	adds	r3, r7, r3
 8003cd0:	881a      	ldrh	r2, [r3, #0]
 8003cd2:	1dbb      	adds	r3, r7, #6
 8003cd4:	2100      	movs	r1, #0
 8003cd6:	5e59      	ldrsh	r1, [r3, r1]
 8003cd8:	1d3b      	adds	r3, r7, #4
 8003cda:	2000      	movs	r0, #0
 8003cdc:	5e1b      	ldrsh	r3, [r3, r0]
 8003cde:	0018      	movs	r0, r3
 8003ce0:	f7ff ff2c 	bl	8003b3c <writePixel>
 8003ce4:	e00b      	b.n	8003cfe <writeLine+0x186>
        } else {
            writePixel(x0, y0, color);
 8003ce6:	2330      	movs	r3, #48	@ 0x30
 8003ce8:	18fb      	adds	r3, r7, r3
 8003cea:	881a      	ldrh	r2, [r3, #0]
 8003cec:	1d3b      	adds	r3, r7, #4
 8003cee:	2100      	movs	r1, #0
 8003cf0:	5e59      	ldrsh	r1, [r3, r1]
 8003cf2:	1dbb      	adds	r3, r7, #6
 8003cf4:	2000      	movs	r0, #0
 8003cf6:	5e1b      	ldrsh	r3, [r3, r0]
 8003cf8:	0018      	movs	r0, r3
 8003cfa:	f7ff ff1f 	bl	8003b3c <writePixel>
        }
        err -= dy;
 8003cfe:	211e      	movs	r1, #30
 8003d00:	187b      	adds	r3, r7, r1
 8003d02:	881a      	ldrh	r2, [r3, #0]
 8003d04:	230e      	movs	r3, #14
 8003d06:	18fb      	adds	r3, r7, r3
 8003d08:	881b      	ldrh	r3, [r3, #0]
 8003d0a:	1ad3      	subs	r3, r2, r3
 8003d0c:	b29a      	uxth	r2, r3
 8003d0e:	187b      	adds	r3, r7, r1
 8003d10:	801a      	strh	r2, [r3, #0]
        if (err < 0) {
 8003d12:	187b      	adds	r3, r7, r1
 8003d14:	2200      	movs	r2, #0
 8003d16:	5e9b      	ldrsh	r3, [r3, r2]
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	da11      	bge.n	8003d40 <writeLine+0x1c8>
            y0 += ystep;
 8003d1c:	1d3b      	adds	r3, r7, #4
 8003d1e:	881a      	ldrh	r2, [r3, #0]
 8003d20:	231c      	movs	r3, #28
 8003d22:	18fb      	adds	r3, r7, r3
 8003d24:	881b      	ldrh	r3, [r3, #0]
 8003d26:	18d3      	adds	r3, r2, r3
 8003d28:	b29a      	uxth	r2, r3
 8003d2a:	1d3b      	adds	r3, r7, #4
 8003d2c:	801a      	strh	r2, [r3, #0]
            err += dx;
 8003d2e:	187b      	adds	r3, r7, r1
 8003d30:	881a      	ldrh	r2, [r3, #0]
 8003d32:	2310      	movs	r3, #16
 8003d34:	18fb      	adds	r3, r7, r3
 8003d36:	881b      	ldrh	r3, [r3, #0]
 8003d38:	18d3      	adds	r3, r2, r3
 8003d3a:	b29a      	uxth	r2, r3
 8003d3c:	187b      	adds	r3, r7, r1
 8003d3e:	801a      	strh	r2, [r3, #0]
    for (; x0<=x1; x0++) {
 8003d40:	1dbb      	adds	r3, r7, #6
 8003d42:	2200      	movs	r2, #0
 8003d44:	5e9b      	ldrsh	r3, [r3, r2]
 8003d46:	b29b      	uxth	r3, r3
 8003d48:	3301      	adds	r3, #1
 8003d4a:	b29a      	uxth	r2, r3
 8003d4c:	1dbb      	adds	r3, r7, #6
 8003d4e:	801a      	strh	r2, [r3, #0]
 8003d50:	1dba      	adds	r2, r7, #6
 8003d52:	1cbb      	adds	r3, r7, #2
 8003d54:	2100      	movs	r1, #0
 8003d56:	5e52      	ldrsh	r2, [r2, r1]
 8003d58:	2100      	movs	r1, #0
 8003d5a:	5e5b      	ldrsh	r3, [r3, r1]
 8003d5c:	429a      	cmp	r2, r3
 8003d5e:	ddaf      	ble.n	8003cc0 <writeLine+0x148>
        }
    }
}
 8003d60:	46c0      	nop			@ (mov r8, r8)
 8003d62:	46c0      	nop			@ (mov r8, r8)
 8003d64:	46bd      	mov	sp, r7
 8003d66:	b008      	add	sp, #32
 8003d68:	bdb0      	pop	{r4, r5, r7, pc}

08003d6a <drawFastVLine>:

void  drawFastVLine(int16_t x, int16_t y, int16_t h, uint16_t color)
{
 8003d6a:	b5b0      	push	{r4, r5, r7, lr}
 8003d6c:	b084      	sub	sp, #16
 8003d6e:	af02      	add	r7, sp, #8
 8003d70:	0005      	movs	r5, r0
 8003d72:	000c      	movs	r4, r1
 8003d74:	0010      	movs	r0, r2
 8003d76:	0019      	movs	r1, r3
 8003d78:	1dbb      	adds	r3, r7, #6
 8003d7a:	1c2a      	adds	r2, r5, #0
 8003d7c:	801a      	strh	r2, [r3, #0]
 8003d7e:	1d3b      	adds	r3, r7, #4
 8003d80:	1c22      	adds	r2, r4, #0
 8003d82:	801a      	strh	r2, [r3, #0]
 8003d84:	1cbb      	adds	r3, r7, #2
 8003d86:	1c02      	adds	r2, r0, #0
 8003d88:	801a      	strh	r2, [r3, #0]
 8003d8a:	003b      	movs	r3, r7
 8003d8c:	1c0a      	adds	r2, r1, #0
 8003d8e:	801a      	strh	r2, [r3, #0]
	writeLine(x, y, x, y + h - 1, color);
 8003d90:	1d3b      	adds	r3, r7, #4
 8003d92:	881a      	ldrh	r2, [r3, #0]
 8003d94:	1cbb      	adds	r3, r7, #2
 8003d96:	881b      	ldrh	r3, [r3, #0]
 8003d98:	18d3      	adds	r3, r2, r3
 8003d9a:	b29b      	uxth	r3, r3
 8003d9c:	3b01      	subs	r3, #1
 8003d9e:	b29b      	uxth	r3, r3
 8003da0:	b21c      	sxth	r4, r3
 8003da2:	1dbb      	adds	r3, r7, #6
 8003da4:	2200      	movs	r2, #0
 8003da6:	5e9a      	ldrsh	r2, [r3, r2]
 8003da8:	1d3b      	adds	r3, r7, #4
 8003daa:	2100      	movs	r1, #0
 8003dac:	5e59      	ldrsh	r1, [r3, r1]
 8003dae:	1dbb      	adds	r3, r7, #6
 8003db0:	2000      	movs	r0, #0
 8003db2:	5e18      	ldrsh	r0, [r3, r0]
 8003db4:	003b      	movs	r3, r7
 8003db6:	881b      	ldrh	r3, [r3, #0]
 8003db8:	9300      	str	r3, [sp, #0]
 8003dba:	0023      	movs	r3, r4
 8003dbc:	f7ff fedc 	bl	8003b78 <writeLine>
}
 8003dc0:	46c0      	nop			@ (mov r8, r8)
 8003dc2:	46bd      	mov	sp, r7
 8003dc4:	b002      	add	sp, #8
 8003dc6:	bdb0      	pop	{r4, r5, r7, pc}

08003dc8 <drawFastHLine>:
void  drawFastHLine(int16_t x, int16_t y, int16_t w, uint16_t color)
{
 8003dc8:	b5b0      	push	{r4, r5, r7, lr}
 8003dca:	b084      	sub	sp, #16
 8003dcc:	af02      	add	r7, sp, #8
 8003dce:	0005      	movs	r5, r0
 8003dd0:	000c      	movs	r4, r1
 8003dd2:	0010      	movs	r0, r2
 8003dd4:	0019      	movs	r1, r3
 8003dd6:	1dbb      	adds	r3, r7, #6
 8003dd8:	1c2a      	adds	r2, r5, #0
 8003dda:	801a      	strh	r2, [r3, #0]
 8003ddc:	1d3b      	adds	r3, r7, #4
 8003dde:	1c22      	adds	r2, r4, #0
 8003de0:	801a      	strh	r2, [r3, #0]
 8003de2:	1cbb      	adds	r3, r7, #2
 8003de4:	1c02      	adds	r2, r0, #0
 8003de6:	801a      	strh	r2, [r3, #0]
 8003de8:	003b      	movs	r3, r7
 8003dea:	1c0a      	adds	r2, r1, #0
 8003dec:	801a      	strh	r2, [r3, #0]
	writeLine(x, y, x + w - 1, y, color);
 8003dee:	1dbb      	adds	r3, r7, #6
 8003df0:	881a      	ldrh	r2, [r3, #0]
 8003df2:	1cbb      	adds	r3, r7, #2
 8003df4:	881b      	ldrh	r3, [r3, #0]
 8003df6:	18d3      	adds	r3, r2, r3
 8003df8:	b29b      	uxth	r3, r3
 8003dfa:	3b01      	subs	r3, #1
 8003dfc:	b29b      	uxth	r3, r3
 8003dfe:	b21a      	sxth	r2, r3
 8003e00:	1d3b      	adds	r3, r7, #4
 8003e02:	2400      	movs	r4, #0
 8003e04:	5f1c      	ldrsh	r4, [r3, r4]
 8003e06:	1d3b      	adds	r3, r7, #4
 8003e08:	2100      	movs	r1, #0
 8003e0a:	5e59      	ldrsh	r1, [r3, r1]
 8003e0c:	1dbb      	adds	r3, r7, #6
 8003e0e:	2000      	movs	r0, #0
 8003e10:	5e18      	ldrsh	r0, [r3, r0]
 8003e12:	003b      	movs	r3, r7
 8003e14:	881b      	ldrh	r3, [r3, #0]
 8003e16:	9300      	str	r3, [sp, #0]
 8003e18:	0023      	movs	r3, r4
 8003e1a:	f7ff fead 	bl	8003b78 <writeLine>
}
 8003e1e:	46c0      	nop			@ (mov r8, r8)
 8003e20:	46bd      	mov	sp, r7
 8003e22:	b002      	add	sp, #8
 8003e24:	bdb0      	pop	{r4, r5, r7, pc}

08003e26 <drawLine>:

void drawLine(int16_t x0, int16_t y0, int16_t x1, int16_t y1, uint16_t color)
{
 8003e26:	b5b0      	push	{r4, r5, r7, lr}
 8003e28:	b086      	sub	sp, #24
 8003e2a:	af02      	add	r7, sp, #8
 8003e2c:	0005      	movs	r5, r0
 8003e2e:	000c      	movs	r4, r1
 8003e30:	0010      	movs	r0, r2
 8003e32:	0019      	movs	r1, r3
 8003e34:	1dbb      	adds	r3, r7, #6
 8003e36:	1c2a      	adds	r2, r5, #0
 8003e38:	801a      	strh	r2, [r3, #0]
 8003e3a:	1d3b      	adds	r3, r7, #4
 8003e3c:	1c22      	adds	r2, r4, #0
 8003e3e:	801a      	strh	r2, [r3, #0]
 8003e40:	1cbb      	adds	r3, r7, #2
 8003e42:	1c02      	adds	r2, r0, #0
 8003e44:	801a      	strh	r2, [r3, #0]
 8003e46:	003b      	movs	r3, r7
 8003e48:	1c0a      	adds	r2, r1, #0
 8003e4a:	801a      	strh	r2, [r3, #0]
    if(x0 == x1){
 8003e4c:	1dba      	adds	r2, r7, #6
 8003e4e:	1cbb      	adds	r3, r7, #2
 8003e50:	2100      	movs	r1, #0
 8003e52:	5e52      	ldrsh	r2, [r2, r1]
 8003e54:	2100      	movs	r1, #0
 8003e56:	5e5b      	ldrsh	r3, [r3, r1]
 8003e58:	429a      	cmp	r2, r3
 8003e5a:	d12a      	bne.n	8003eb2 <drawLine+0x8c>
        if(y0 > y1) _swap_int16_t(y0, y1);
 8003e5c:	1d3a      	adds	r2, r7, #4
 8003e5e:	003b      	movs	r3, r7
 8003e60:	2100      	movs	r1, #0
 8003e62:	5e52      	ldrsh	r2, [r2, r1]
 8003e64:	2100      	movs	r1, #0
 8003e66:	5e5b      	ldrsh	r3, [r3, r1]
 8003e68:	429a      	cmp	r2, r3
 8003e6a:	dd0c      	ble.n	8003e86 <drawLine+0x60>
 8003e6c:	210c      	movs	r1, #12
 8003e6e:	187b      	adds	r3, r7, r1
 8003e70:	1d3a      	adds	r2, r7, #4
 8003e72:	8812      	ldrh	r2, [r2, #0]
 8003e74:	801a      	strh	r2, [r3, #0]
 8003e76:	1d3b      	adds	r3, r7, #4
 8003e78:	003a      	movs	r2, r7
 8003e7a:	8812      	ldrh	r2, [r2, #0]
 8003e7c:	801a      	strh	r2, [r3, #0]
 8003e7e:	003b      	movs	r3, r7
 8003e80:	187a      	adds	r2, r7, r1
 8003e82:	8812      	ldrh	r2, [r2, #0]
 8003e84:	801a      	strh	r2, [r3, #0]
        drawFastVLine(x0, y0, y1 - y0 + 1, color);
 8003e86:	003b      	movs	r3, r7
 8003e88:	881a      	ldrh	r2, [r3, #0]
 8003e8a:	1d3b      	adds	r3, r7, #4
 8003e8c:	881b      	ldrh	r3, [r3, #0]
 8003e8e:	1ad3      	subs	r3, r2, r3
 8003e90:	b29b      	uxth	r3, r3
 8003e92:	3301      	adds	r3, #1
 8003e94:	b29b      	uxth	r3, r3
 8003e96:	b21a      	sxth	r2, r3
 8003e98:	2320      	movs	r3, #32
 8003e9a:	18fb      	adds	r3, r7, r3
 8003e9c:	881c      	ldrh	r4, [r3, #0]
 8003e9e:	1d3b      	adds	r3, r7, #4
 8003ea0:	2100      	movs	r1, #0
 8003ea2:	5e59      	ldrsh	r1, [r3, r1]
 8003ea4:	1dbb      	adds	r3, r7, #6
 8003ea6:	2000      	movs	r0, #0
 8003ea8:	5e18      	ldrsh	r0, [r3, r0]
 8003eaa:	0023      	movs	r3, r4
 8003eac:	f7ff ff5d 	bl	8003d6a <drawFastVLine>
        if(x0 > x1) _swap_int16_t(x0, x1);
        drawFastHLine(x0, y0, x1 - x0 + 1, color);
    } else {
        writeLine(x0, y0, x1, y1, color);
    }
}
 8003eb0:	e045      	b.n	8003f3e <drawLine+0x118>
    } else if(y0 == y1){
 8003eb2:	1d3a      	adds	r2, r7, #4
 8003eb4:	003b      	movs	r3, r7
 8003eb6:	2100      	movs	r1, #0
 8003eb8:	5e52      	ldrsh	r2, [r2, r1]
 8003eba:	2100      	movs	r1, #0
 8003ebc:	5e5b      	ldrsh	r3, [r3, r1]
 8003ebe:	429a      	cmp	r2, r3
 8003ec0:	d12a      	bne.n	8003f18 <drawLine+0xf2>
        if(x0 > x1) _swap_int16_t(x0, x1);
 8003ec2:	1dba      	adds	r2, r7, #6
 8003ec4:	1cbb      	adds	r3, r7, #2
 8003ec6:	2100      	movs	r1, #0
 8003ec8:	5e52      	ldrsh	r2, [r2, r1]
 8003eca:	2100      	movs	r1, #0
 8003ecc:	5e5b      	ldrsh	r3, [r3, r1]
 8003ece:	429a      	cmp	r2, r3
 8003ed0:	dd0c      	ble.n	8003eec <drawLine+0xc6>
 8003ed2:	210e      	movs	r1, #14
 8003ed4:	187b      	adds	r3, r7, r1
 8003ed6:	1dba      	adds	r2, r7, #6
 8003ed8:	8812      	ldrh	r2, [r2, #0]
 8003eda:	801a      	strh	r2, [r3, #0]
 8003edc:	1dbb      	adds	r3, r7, #6
 8003ede:	1cba      	adds	r2, r7, #2
 8003ee0:	8812      	ldrh	r2, [r2, #0]
 8003ee2:	801a      	strh	r2, [r3, #0]
 8003ee4:	1cbb      	adds	r3, r7, #2
 8003ee6:	187a      	adds	r2, r7, r1
 8003ee8:	8812      	ldrh	r2, [r2, #0]
 8003eea:	801a      	strh	r2, [r3, #0]
        drawFastHLine(x0, y0, x1 - x0 + 1, color);
 8003eec:	1cbb      	adds	r3, r7, #2
 8003eee:	881a      	ldrh	r2, [r3, #0]
 8003ef0:	1dbb      	adds	r3, r7, #6
 8003ef2:	881b      	ldrh	r3, [r3, #0]
 8003ef4:	1ad3      	subs	r3, r2, r3
 8003ef6:	b29b      	uxth	r3, r3
 8003ef8:	3301      	adds	r3, #1
 8003efa:	b29b      	uxth	r3, r3
 8003efc:	b21a      	sxth	r2, r3
 8003efe:	2320      	movs	r3, #32
 8003f00:	18fb      	adds	r3, r7, r3
 8003f02:	881c      	ldrh	r4, [r3, #0]
 8003f04:	1d3b      	adds	r3, r7, #4
 8003f06:	2100      	movs	r1, #0
 8003f08:	5e59      	ldrsh	r1, [r3, r1]
 8003f0a:	1dbb      	adds	r3, r7, #6
 8003f0c:	2000      	movs	r0, #0
 8003f0e:	5e18      	ldrsh	r0, [r3, r0]
 8003f10:	0023      	movs	r3, r4
 8003f12:	f7ff ff59 	bl	8003dc8 <drawFastHLine>
}
 8003f16:	e012      	b.n	8003f3e <drawLine+0x118>
        writeLine(x0, y0, x1, y1, color);
 8003f18:	003b      	movs	r3, r7
 8003f1a:	2400      	movs	r4, #0
 8003f1c:	5f1c      	ldrsh	r4, [r3, r4]
 8003f1e:	1cbb      	adds	r3, r7, #2
 8003f20:	2200      	movs	r2, #0
 8003f22:	5e9a      	ldrsh	r2, [r3, r2]
 8003f24:	1d3b      	adds	r3, r7, #4
 8003f26:	2100      	movs	r1, #0
 8003f28:	5e59      	ldrsh	r1, [r3, r1]
 8003f2a:	1dbb      	adds	r3, r7, #6
 8003f2c:	2000      	movs	r0, #0
 8003f2e:	5e18      	ldrsh	r0, [r3, r0]
 8003f30:	2320      	movs	r3, #32
 8003f32:	18fb      	adds	r3, r7, r3
 8003f34:	881b      	ldrh	r3, [r3, #0]
 8003f36:	9300      	str	r3, [sp, #0]
 8003f38:	0023      	movs	r3, r4
 8003f3a:	f7ff fe1d 	bl	8003b78 <writeLine>
}
 8003f3e:	46c0      	nop			@ (mov r8, r8)
 8003f40:	46bd      	mov	sp, r7
 8003f42:	b004      	add	sp, #16
 8003f44:	bdb0      	pop	{r4, r5, r7, pc}

08003f46 <drawString>:
void drawString(int16_t x, int16_t y, char* c, int16_t textColor, int16_t bgColor, uint8_t size, uint8_t spacing)
{
 8003f46:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003f48:	b089      	sub	sp, #36	@ 0x24
 8003f4a:	af02      	add	r7, sp, #8
 8003f4c:	0004      	movs	r4, r0
 8003f4e:	0008      	movs	r0, r1
 8003f50:	60ba      	str	r2, [r7, #8]
 8003f52:	0019      	movs	r1, r3
 8003f54:	230e      	movs	r3, #14
 8003f56:	18fb      	adds	r3, r7, r3
 8003f58:	1c22      	adds	r2, r4, #0
 8003f5a:	801a      	strh	r2, [r3, #0]
 8003f5c:	230c      	movs	r3, #12
 8003f5e:	18fb      	adds	r3, r7, r3
 8003f60:	1c02      	adds	r2, r0, #0
 8003f62:	801a      	strh	r2, [r3, #0]
 8003f64:	1dbb      	adds	r3, r7, #6
 8003f66:	1c0a      	adds	r2, r1, #0
 8003f68:	801a      	strh	r2, [r3, #0]
	uint16_t i =0;
 8003f6a:	2316      	movs	r3, #22
 8003f6c:	18fb      	adds	r3, r7, r3
 8003f6e:	2200      	movs	r2, #0
 8003f70:	801a      	strh	r2, [r3, #0]

	while(c[i])
 8003f72:	e03f      	b.n	8003ff4 <drawString+0xae>
	{
		drawChar(x, y, c[i], textColor, bgColor, size);
 8003f74:	2516      	movs	r5, #22
 8003f76:	197b      	adds	r3, r7, r5
 8003f78:	881b      	ldrh	r3, [r3, #0]
 8003f7a:	68ba      	ldr	r2, [r7, #8]
 8003f7c:	18d3      	adds	r3, r2, r3
 8003f7e:	781b      	ldrb	r3, [r3, #0]
 8003f80:	469c      	mov	ip, r3
 8003f82:	1dbb      	adds	r3, r7, #6
 8003f84:	2400      	movs	r4, #0
 8003f86:	5f1c      	ldrsh	r4, [r3, r4]
 8003f88:	230c      	movs	r3, #12
 8003f8a:	18fb      	adds	r3, r7, r3
 8003f8c:	2100      	movs	r1, #0
 8003f8e:	5e59      	ldrsh	r1, [r3, r1]
 8003f90:	260e      	movs	r6, #14
 8003f92:	19bb      	adds	r3, r7, r6
 8003f94:	2000      	movs	r0, #0
 8003f96:	5e18      	ldrsh	r0, [r3, r0]
 8003f98:	232c      	movs	r3, #44	@ 0x2c
 8003f9a:	2208      	movs	r2, #8
 8003f9c:	189b      	adds	r3, r3, r2
 8003f9e:	19db      	adds	r3, r3, r7
 8003fa0:	781b      	ldrb	r3, [r3, #0]
 8003fa2:	9301      	str	r3, [sp, #4]
 8003fa4:	2328      	movs	r3, #40	@ 0x28
 8003fa6:	189b      	adds	r3, r3, r2
 8003fa8:	19db      	adds	r3, r3, r7
 8003faa:	2200      	movs	r2, #0
 8003fac:	5e9b      	ldrsh	r3, [r3, r2]
 8003fae:	9300      	str	r3, [sp, #0]
 8003fb0:	0023      	movs	r3, r4
 8003fb2:	4662      	mov	r2, ip
 8003fb4:	f000 f82c 	bl	8004010 <drawChar>
		x+=(size*6)+spacing;
 8003fb8:	232c      	movs	r3, #44	@ 0x2c
 8003fba:	2108      	movs	r1, #8
 8003fbc:	185b      	adds	r3, r3, r1
 8003fbe:	19db      	adds	r3, r3, r7
 8003fc0:	781b      	ldrb	r3, [r3, #0]
 8003fc2:	b29b      	uxth	r3, r3
 8003fc4:	1c1a      	adds	r2, r3, #0
 8003fc6:	1c13      	adds	r3, r2, #0
 8003fc8:	18db      	adds	r3, r3, r3
 8003fca:	189b      	adds	r3, r3, r2
 8003fcc:	18db      	adds	r3, r3, r3
 8003fce:	b29a      	uxth	r2, r3
 8003fd0:	2330      	movs	r3, #48	@ 0x30
 8003fd2:	185b      	adds	r3, r3, r1
 8003fd4:	19db      	adds	r3, r3, r7
 8003fd6:	781b      	ldrb	r3, [r3, #0]
 8003fd8:	b29b      	uxth	r3, r3
 8003fda:	18d3      	adds	r3, r2, r3
 8003fdc:	b29a      	uxth	r2, r3
 8003fde:	19bb      	adds	r3, r7, r6
 8003fe0:	881b      	ldrh	r3, [r3, #0]
 8003fe2:	18d3      	adds	r3, r2, r3
 8003fe4:	b29a      	uxth	r2, r3
 8003fe6:	19bb      	adds	r3, r7, r6
 8003fe8:	801a      	strh	r2, [r3, #0]
		i++;
 8003fea:	197b      	adds	r3, r7, r5
 8003fec:	881a      	ldrh	r2, [r3, #0]
 8003fee:	197b      	adds	r3, r7, r5
 8003ff0:	3201      	adds	r2, #1
 8003ff2:	801a      	strh	r2, [r3, #0]
	while(c[i])
 8003ff4:	2316      	movs	r3, #22
 8003ff6:	18fb      	adds	r3, r7, r3
 8003ff8:	881b      	ldrh	r3, [r3, #0]
 8003ffa:	68ba      	ldr	r2, [r7, #8]
 8003ffc:	18d3      	adds	r3, r2, r3
 8003ffe:	781b      	ldrb	r3, [r3, #0]
 8004000:	2b00      	cmp	r3, #0
 8004002:	d1b7      	bne.n	8003f74 <drawString+0x2e>
	}
}
 8004004:	46c0      	nop			@ (mov r8, r8)
 8004006:	46c0      	nop			@ (mov r8, r8)
 8004008:	46bd      	mov	sp, r7
 800400a:	b007      	add	sp, #28
 800400c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08004010 <drawChar>:
void drawChar(int16_t x, int16_t y, char c, int16_t textColor, int16_t bgColor, uint8_t size){
 8004010:	b5b0      	push	{r4, r5, r7, lr}
 8004012:	b088      	sub	sp, #32
 8004014:	af02      	add	r7, sp, #8
 8004016:	0005      	movs	r5, r0
 8004018:	000c      	movs	r4, r1
 800401a:	0010      	movs	r0, r2
 800401c:	0019      	movs	r1, r3
 800401e:	1dbb      	adds	r3, r7, #6
 8004020:	1c2a      	adds	r2, r5, #0
 8004022:	801a      	strh	r2, [r3, #0]
 8004024:	1d3b      	adds	r3, r7, #4
 8004026:	1c22      	adds	r2, r4, #0
 8004028:	801a      	strh	r2, [r3, #0]
 800402a:	1cfb      	adds	r3, r7, #3
 800402c:	1c02      	adds	r2, r0, #0
 800402e:	701a      	strb	r2, [r3, #0]
 8004030:	003b      	movs	r3, r7
 8004032:	1c0a      	adds	r2, r1, #0
 8004034:	801a      	strh	r2, [r3, #0]
     //(y >= _height))           //||
     //((x + 5 * size - 1) < 0) ||
     //((y + 8 * size - 1) < 0))
   // return;

  for (i=0; i<6; i++ ) {
 8004036:	2300      	movs	r3, #0
 8004038:	613b      	str	r3, [r7, #16]
 800403a:	e0bd      	b.n	80041b8 <drawChar+0x1a8>
    if ((i) == 5)
 800403c:	693b      	ldr	r3, [r7, #16]
 800403e:	2b05      	cmp	r3, #5
 8004040:	d104      	bne.n	800404c <drawChar+0x3c>
      line = 0x0;
 8004042:	2317      	movs	r3, #23
 8004044:	18fb      	adds	r3, r7, r3
 8004046:	2200      	movs	r2, #0
 8004048:	701a      	strb	r2, [r3, #0]
 800404a:	e00b      	b.n	8004064 <drawChar+0x54>
    else
      line = Font[(c*5)+(i)];
 800404c:	1cfb      	adds	r3, r7, #3
 800404e:	781a      	ldrb	r2, [r3, #0]
 8004050:	0013      	movs	r3, r2
 8004052:	009b      	lsls	r3, r3, #2
 8004054:	189a      	adds	r2, r3, r2
 8004056:	693b      	ldr	r3, [r7, #16]
 8004058:	18d2      	adds	r2, r2, r3
 800405a:	2317      	movs	r3, #23
 800405c:	18fb      	adds	r3, r7, r3
 800405e:	495b      	ldr	r1, [pc, #364]	@ (80041cc <drawChar+0x1bc>)
 8004060:	5c8a      	ldrb	r2, [r1, r2]
 8004062:	701a      	strb	r2, [r3, #0]
    for (j = 0; j<8; j++) {
 8004064:	2300      	movs	r3, #0
 8004066:	60fb      	str	r3, [r7, #12]
 8004068:	e09f      	b.n	80041aa <drawChar+0x19a>
      if (line & 0x1) {
 800406a:	2317      	movs	r3, #23
 800406c:	18fb      	adds	r3, r7, r3
 800406e:	781b      	ldrb	r3, [r3, #0]
 8004070:	2201      	movs	r2, #1
 8004072:	4013      	ands	r3, r2
 8004074:	d043      	beq.n	80040fe <drawChar+0xee>
        if (size == 1)
 8004076:	232c      	movs	r3, #44	@ 0x2c
 8004078:	18fb      	adds	r3, r7, r3
 800407a:	781b      	ldrb	r3, [r3, #0]
 800407c:	2b01      	cmp	r3, #1
 800407e:	d115      	bne.n	80040ac <drawChar+0x9c>
          writePixel(x+(i), y+(7-j), textColor);
 8004080:	693b      	ldr	r3, [r7, #16]
 8004082:	b29a      	uxth	r2, r3
 8004084:	1dbb      	adds	r3, r7, #6
 8004086:	881b      	ldrh	r3, [r3, #0]
 8004088:	18d3      	adds	r3, r2, r3
 800408a:	b29b      	uxth	r3, r3
 800408c:	b218      	sxth	r0, r3
 800408e:	1d3b      	adds	r3, r7, #4
 8004090:	881a      	ldrh	r2, [r3, #0]
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	b29b      	uxth	r3, r3
 8004096:	1ad3      	subs	r3, r2, r3
 8004098:	b29b      	uxth	r3, r3
 800409a:	3307      	adds	r3, #7
 800409c:	b29b      	uxth	r3, r3
 800409e:	b219      	sxth	r1, r3
 80040a0:	003b      	movs	r3, r7
 80040a2:	881b      	ldrh	r3, [r3, #0]
 80040a4:	001a      	movs	r2, r3
 80040a6:	f7ff fd49 	bl	8003b3c <writePixel>
 80040aa:	e075      	b.n	8004198 <drawChar+0x188>
        else {
          fillRect(x+((i)*size), y+((7-j)*size), size, size, textColor);
 80040ac:	212c      	movs	r1, #44	@ 0x2c
 80040ae:	187b      	adds	r3, r7, r1
 80040b0:	781b      	ldrb	r3, [r3, #0]
 80040b2:	b29b      	uxth	r3, r3
 80040b4:	693a      	ldr	r2, [r7, #16]
 80040b6:	b292      	uxth	r2, r2
 80040b8:	4353      	muls	r3, r2
 80040ba:	b29a      	uxth	r2, r3
 80040bc:	1dbb      	adds	r3, r7, #6
 80040be:	881b      	ldrh	r3, [r3, #0]
 80040c0:	18d3      	adds	r3, r2, r3
 80040c2:	b29b      	uxth	r3, r3
 80040c4:	b218      	sxth	r0, r3
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	2207      	movs	r2, #7
 80040ca:	1ad3      	subs	r3, r2, r3
 80040cc:	b29b      	uxth	r3, r3
 80040ce:	000c      	movs	r4, r1
 80040d0:	187a      	adds	r2, r7, r1
 80040d2:	7812      	ldrb	r2, [r2, #0]
 80040d4:	b292      	uxth	r2, r2
 80040d6:	4353      	muls	r3, r2
 80040d8:	b29a      	uxth	r2, r3
 80040da:	1d3b      	adds	r3, r7, #4
 80040dc:	881b      	ldrh	r3, [r3, #0]
 80040de:	18d3      	adds	r3, r2, r3
 80040e0:	b29b      	uxth	r3, r3
 80040e2:	b219      	sxth	r1, r3
 80040e4:	193b      	adds	r3, r7, r4
 80040e6:	781b      	ldrb	r3, [r3, #0]
 80040e8:	b21a      	sxth	r2, r3
 80040ea:	193b      	adds	r3, r7, r4
 80040ec:	781b      	ldrb	r3, [r3, #0]
 80040ee:	b21c      	sxth	r4, r3
 80040f0:	003b      	movs	r3, r7
 80040f2:	881b      	ldrh	r3, [r3, #0]
 80040f4:	9300      	str	r3, [sp, #0]
 80040f6:	0023      	movs	r3, r4
 80040f8:	f7ff fc9c 	bl	8003a34 <fillRect>
 80040fc:	e04c      	b.n	8004198 <drawChar+0x188>
        }
      } else if (bgColor != textColor) {
 80040fe:	2428      	movs	r4, #40	@ 0x28
 8004100:	193b      	adds	r3, r7, r4
 8004102:	0039      	movs	r1, r7
 8004104:	2200      	movs	r2, #0
 8004106:	5e9a      	ldrsh	r2, [r3, r2]
 8004108:	2300      	movs	r3, #0
 800410a:	5ecb      	ldrsh	r3, [r1, r3]
 800410c:	429a      	cmp	r2, r3
 800410e:	d043      	beq.n	8004198 <drawChar+0x188>
        if (size == 1) // default size
 8004110:	232c      	movs	r3, #44	@ 0x2c
 8004112:	18fb      	adds	r3, r7, r3
 8004114:	781b      	ldrb	r3, [r3, #0]
 8004116:	2b01      	cmp	r3, #1
 8004118:	d115      	bne.n	8004146 <drawChar+0x136>
          writePixel(x+(i), y+(7-j), bgColor);
 800411a:	693b      	ldr	r3, [r7, #16]
 800411c:	b29a      	uxth	r2, r3
 800411e:	1dbb      	adds	r3, r7, #6
 8004120:	881b      	ldrh	r3, [r3, #0]
 8004122:	18d3      	adds	r3, r2, r3
 8004124:	b29b      	uxth	r3, r3
 8004126:	b218      	sxth	r0, r3
 8004128:	1d3b      	adds	r3, r7, #4
 800412a:	881a      	ldrh	r2, [r3, #0]
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	b29b      	uxth	r3, r3
 8004130:	1ad3      	subs	r3, r2, r3
 8004132:	b29b      	uxth	r3, r3
 8004134:	3307      	adds	r3, #7
 8004136:	b29b      	uxth	r3, r3
 8004138:	b219      	sxth	r1, r3
 800413a:	193b      	adds	r3, r7, r4
 800413c:	881b      	ldrh	r3, [r3, #0]
 800413e:	001a      	movs	r2, r3
 8004140:	f7ff fcfc 	bl	8003b3c <writePixel>
 8004144:	e028      	b.n	8004198 <drawChar+0x188>
        else {  // big size
          fillRect(x+(i)*size, y+(7-j)*size, size, size, bgColor);
 8004146:	212c      	movs	r1, #44	@ 0x2c
 8004148:	187b      	adds	r3, r7, r1
 800414a:	781b      	ldrb	r3, [r3, #0]
 800414c:	b29b      	uxth	r3, r3
 800414e:	693a      	ldr	r2, [r7, #16]
 8004150:	b292      	uxth	r2, r2
 8004152:	4353      	muls	r3, r2
 8004154:	b29a      	uxth	r2, r3
 8004156:	1dbb      	adds	r3, r7, #6
 8004158:	881b      	ldrh	r3, [r3, #0]
 800415a:	18d3      	adds	r3, r2, r3
 800415c:	b29b      	uxth	r3, r3
 800415e:	b218      	sxth	r0, r3
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	2207      	movs	r2, #7
 8004164:	1ad3      	subs	r3, r2, r3
 8004166:	b29b      	uxth	r3, r3
 8004168:	000c      	movs	r4, r1
 800416a:	187a      	adds	r2, r7, r1
 800416c:	7812      	ldrb	r2, [r2, #0]
 800416e:	b292      	uxth	r2, r2
 8004170:	4353      	muls	r3, r2
 8004172:	b29a      	uxth	r2, r3
 8004174:	1d3b      	adds	r3, r7, #4
 8004176:	881b      	ldrh	r3, [r3, #0]
 8004178:	18d3      	adds	r3, r2, r3
 800417a:	b29b      	uxth	r3, r3
 800417c:	b219      	sxth	r1, r3
 800417e:	193b      	adds	r3, r7, r4
 8004180:	781b      	ldrb	r3, [r3, #0]
 8004182:	b21a      	sxth	r2, r3
 8004184:	193b      	adds	r3, r7, r4
 8004186:	781b      	ldrb	r3, [r3, #0]
 8004188:	b21c      	sxth	r4, r3
 800418a:	2328      	movs	r3, #40	@ 0x28
 800418c:	18fb      	adds	r3, r7, r3
 800418e:	881b      	ldrh	r3, [r3, #0]
 8004190:	9300      	str	r3, [sp, #0]
 8004192:	0023      	movs	r3, r4
 8004194:	f7ff fc4e 	bl	8003a34 <fillRect>
        }
      }
      line >>= 1;
 8004198:	2217      	movs	r2, #23
 800419a:	18bb      	adds	r3, r7, r2
 800419c:	18ba      	adds	r2, r7, r2
 800419e:	7812      	ldrb	r2, [r2, #0]
 80041a0:	0852      	lsrs	r2, r2, #1
 80041a2:	701a      	strb	r2, [r3, #0]
    for (j = 0; j<8; j++) {
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	3301      	adds	r3, #1
 80041a8:	60fb      	str	r3, [r7, #12]
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	2b07      	cmp	r3, #7
 80041ae:	dc00      	bgt.n	80041b2 <drawChar+0x1a2>
 80041b0:	e75b      	b.n	800406a <drawChar+0x5a>
  for (i=0; i<6; i++ ) {
 80041b2:	693b      	ldr	r3, [r7, #16]
 80041b4:	3301      	adds	r3, #1
 80041b6:	613b      	str	r3, [r7, #16]
 80041b8:	693b      	ldr	r3, [r7, #16]
 80041ba:	2b05      	cmp	r3, #5
 80041bc:	dc00      	bgt.n	80041c0 <drawChar+0x1b0>
 80041be:	e73d      	b.n	800403c <drawChar+0x2c>
    }
  }
}
 80041c0:	46c0      	nop			@ (mov r8, r8)
 80041c2:	46c0      	nop			@ (mov r8, r8)
 80041c4:	46bd      	mov	sp, r7
 80041c6:	b006      	add	sp, #24
 80041c8:	bdb0      	pop	{r4, r5, r7, pc}
 80041ca:	46c0      	nop			@ (mov r8, r8)
 80041cc:	080115b4 	.word	0x080115b4

080041d0 <fillScreen>:
        if(a > b) _swap_int16_t(a,b);
        drawFastHLine(a, y, b-a+1, color);
    }
}

void fillScreen(uint16_t color) {
 80041d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80041d2:	b091      	sub	sp, #68	@ 0x44
 80041d4:	af04      	add	r7, sp, #16
 80041d6:	231e      	movs	r3, #30
 80041d8:	18f9      	adds	r1, r7, r3
 80041da:	8008      	strh	r0, [r1, #0]
 80041dc:	4669      	mov	r1, sp
 80041de:	000e      	movs	r6, r1
    uint16_t pallette[] = {color};
 80041e0:	210c      	movs	r1, #12
 80041e2:	2318      	movs	r3, #24
 80041e4:	18cb      	adds	r3, r1, r3
 80041e6:	19d9      	adds	r1, r3, r7
 80041e8:	231e      	movs	r3, #30
 80041ea:	18f8      	adds	r0, r7, r3
 80041ec:	8800      	ldrh	r0, [r0, #0]
 80041ee:	8008      	strh	r0, [r1, #0]
    uint16_t pixels[_width*_height][2];
 80041f0:	492f      	ldr	r1, [pc, #188]	@ (80042b0 <fillScreen+0xe0>)
 80041f2:	2300      	movs	r3, #0
 80041f4:	5ec9      	ldrsh	r1, [r1, r3]
 80041f6:	0008      	movs	r0, r1
 80041f8:	492e      	ldr	r1, [pc, #184]	@ (80042b4 <fillScreen+0xe4>)
 80041fa:	2300      	movs	r3, #0
 80041fc:	5ec9      	ldrsh	r1, [r1, r3]
 80041fe:	4341      	muls	r1, r0
 8004200:	1e48      	subs	r0, r1, #1
 8004202:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8004204:	0008      	movs	r0, r1
 8004206:	6138      	str	r0, [r7, #16]
 8004208:	2000      	movs	r0, #0
 800420a:	6178      	str	r0, [r7, #20]
 800420c:	693a      	ldr	r2, [r7, #16]
 800420e:	697b      	ldr	r3, [r7, #20]
 8004210:	0010      	movs	r0, r2
 8004212:	0ec0      	lsrs	r0, r0, #27
 8004214:	613a      	str	r2, [r7, #16]
 8004216:	617b      	str	r3, [r7, #20]
 8004218:	015d      	lsls	r5, r3, #5
 800421a:	4305      	orrs	r5, r0
 800421c:	693b      	ldr	r3, [r7, #16]
 800421e:	015c      	lsls	r4, r3, #5
 8004220:	0008      	movs	r0, r1
 8004222:	6038      	str	r0, [r7, #0]
 8004224:	2000      	movs	r0, #0
 8004226:	6078      	str	r0, [r7, #4]
 8004228:	683c      	ldr	r4, [r7, #0]
 800422a:	687d      	ldr	r5, [r7, #4]
 800422c:	0023      	movs	r3, r4
 800422e:	0ed8      	lsrs	r0, r3, #27
 8004230:	002b      	movs	r3, r5
 8004232:	015b      	lsls	r3, r3, #5
 8004234:	60fb      	str	r3, [r7, #12]
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	4303      	orrs	r3, r0
 800423a:	60fb      	str	r3, [r7, #12]
 800423c:	0023      	movs	r3, r4
 800423e:	015b      	lsls	r3, r3, #5
 8004240:	60bb      	str	r3, [r7, #8]
 8004242:	000b      	movs	r3, r1
 8004244:	009b      	lsls	r3, r3, #2
 8004246:	3307      	adds	r3, #7
 8004248:	08db      	lsrs	r3, r3, #3
 800424a:	00db      	lsls	r3, r3, #3
 800424c:	466a      	mov	r2, sp
 800424e:	1ad3      	subs	r3, r2, r3
 8004250:	469d      	mov	sp, r3
 8004252:	ab04      	add	r3, sp, #16
 8004254:	3301      	adds	r3, #1
 8004256:	085b      	lsrs	r3, r3, #1
 8004258:	005b      	lsls	r3, r3, #1
 800425a:	62bb      	str	r3, [r7, #40]	@ 0x28

    pixels[0][0] = 0;
 800425c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800425e:	2200      	movs	r2, #0
 8004260:	801a      	strh	r2, [r3, #0]
    pixels[0][1] = _width*_height;
 8004262:	4b13      	ldr	r3, [pc, #76]	@ (80042b0 <fillScreen+0xe0>)
 8004264:	2200      	movs	r2, #0
 8004266:	5e9b      	ldrsh	r3, [r3, r2]
 8004268:	b29b      	uxth	r3, r3
 800426a:	4a12      	ldr	r2, [pc, #72]	@ (80042b4 <fillScreen+0xe4>)
 800426c:	2000      	movs	r0, #0
 800426e:	5e12      	ldrsh	r2, [r2, r0]
 8004270:	b292      	uxth	r2, r2
 8004272:	4353      	muls	r3, r2
 8004274:	b29a      	uxth	r2, r3
 8004276:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004278:	805a      	strh	r2, [r3, #2]
    drawImage(pixels, pallette, 0, 0, _width, _height, 1);
 800427a:	4b0d      	ldr	r3, [pc, #52]	@ (80042b0 <fillScreen+0xe0>)
 800427c:	2200      	movs	r2, #0
 800427e:	5e9b      	ldrsh	r3, [r3, r2]
 8004280:	b29b      	uxth	r3, r3
 8004282:	4a0c      	ldr	r2, [pc, #48]	@ (80042b4 <fillScreen+0xe4>)
 8004284:	2000      	movs	r0, #0
 8004286:	5e12      	ldrsh	r2, [r2, r0]
 8004288:	b292      	uxth	r2, r2
 800428a:	210c      	movs	r1, #12
 800428c:	2018      	movs	r0, #24
 800428e:	1809      	adds	r1, r1, r0
 8004290:	19c9      	adds	r1, r1, r7
 8004292:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004294:	2401      	movs	r4, #1
 8004296:	9402      	str	r4, [sp, #8]
 8004298:	9201      	str	r2, [sp, #4]
 800429a:	9300      	str	r3, [sp, #0]
 800429c:	2300      	movs	r3, #0
 800429e:	2200      	movs	r2, #0
 80042a0:	f000 f80a 	bl	80042b8 <drawImage>
 80042a4:	46b5      	mov	sp, r6
	//fillRect(0, 0, _width, _height, color);
}
 80042a6:	46c0      	nop			@ (mov r8, r8)
 80042a8:	46bd      	mov	sp, r7
 80042aa:	b00d      	add	sp, #52	@ 0x34
 80042ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80042ae:	46c0      	nop			@ (mov r8, r8)
 80042b0:	20000b98 	.word	0x20000b98
 80042b4:	20000b9a 	.word	0x20000b9a

080042b8 <drawImage>:

void drawImage(uint16_t image[][2], uint16_t palette[], uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t c)
{
 80042b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80042ba:	46c6      	mov	lr, r8
 80042bc:	b500      	push	{lr}
 80042be:	b092      	sub	sp, #72	@ 0x48
 80042c0:	af02      	add	r7, sp, #8
 80042c2:	6278      	str	r0, [r7, #36]	@ 0x24
 80042c4:	6239      	str	r1, [r7, #32]
 80042c6:	0019      	movs	r1, r3
 80042c8:	231e      	movs	r3, #30
 80042ca:	18fb      	adds	r3, r7, r3
 80042cc:	801a      	strh	r2, [r3, #0]
 80042ce:	231c      	movs	r3, #28
 80042d0:	18fb      	adds	r3, r7, r3
 80042d2:	1c0a      	adds	r2, r1, #0
 80042d4:	801a      	strh	r2, [r3, #0]
 80042d6:	466b      	mov	r3, sp
 80042d8:	4698      	mov	r8, r3
	uint16_t i;
	uint16_t j;
	uint16_t totalInd =0;
 80042da:	2322      	movs	r3, #34	@ 0x22
 80042dc:	2118      	movs	r1, #24
 80042de:	185b      	adds	r3, r3, r1
 80042e0:	19db      	adds	r3, r3, r7
 80042e2:	2200      	movs	r2, #0
 80042e4:	801a      	strh	r2, [r3, #0]
	uint16_t ind;
	uint16_t count;
	uint16_t bufffer[w*h];
 80042e6:	2340      	movs	r3, #64	@ 0x40
 80042e8:	185b      	adds	r3, r3, r1
 80042ea:	19db      	adds	r3, r3, r7
 80042ec:	881b      	ldrh	r3, [r3, #0]
 80042ee:	2244      	movs	r2, #68	@ 0x44
 80042f0:	1852      	adds	r2, r2, r1
 80042f2:	19d2      	adds	r2, r2, r7
 80042f4:	8812      	ldrh	r2, [r2, #0]
 80042f6:	4353      	muls	r3, r2
 80042f8:	1e5a      	subs	r2, r3, #1
 80042fa:	637a      	str	r2, [r7, #52]	@ 0x34
 80042fc:	001a      	movs	r2, r3
 80042fe:	60ba      	str	r2, [r7, #8]
 8004300:	2200      	movs	r2, #0
 8004302:	60fa      	str	r2, [r7, #12]
 8004304:	68b8      	ldr	r0, [r7, #8]
 8004306:	68f9      	ldr	r1, [r7, #12]
 8004308:	0002      	movs	r2, r0
 800430a:	0f12      	lsrs	r2, r2, #28
 800430c:	000e      	movs	r6, r1
 800430e:	0136      	lsls	r6, r6, #4
 8004310:	617e      	str	r6, [r7, #20]
 8004312:	697e      	ldr	r6, [r7, #20]
 8004314:	4316      	orrs	r6, r2
 8004316:	617e      	str	r6, [r7, #20]
 8004318:	0002      	movs	r2, r0
 800431a:	0112      	lsls	r2, r2, #4
 800431c:	613a      	str	r2, [r7, #16]
 800431e:	001a      	movs	r2, r3
 8004320:	603a      	str	r2, [r7, #0]
 8004322:	2200      	movs	r2, #0
 8004324:	607a      	str	r2, [r7, #4]
 8004326:	6838      	ldr	r0, [r7, #0]
 8004328:	6879      	ldr	r1, [r7, #4]
 800432a:	0002      	movs	r2, r0
 800432c:	0f12      	lsrs	r2, r2, #28
 800432e:	000e      	movs	r6, r1
 8004330:	0135      	lsls	r5, r6, #4
 8004332:	4315      	orrs	r5, r2
 8004334:	0002      	movs	r2, r0
 8004336:	0114      	lsls	r4, r2, #4
 8004338:	005b      	lsls	r3, r3, #1
 800433a:	3307      	adds	r3, #7
 800433c:	08db      	lsrs	r3, r3, #3
 800433e:	00db      	lsls	r3, r3, #3
 8004340:	466a      	mov	r2, sp
 8004342:	1ad3      	subs	r3, r2, r3
 8004344:	469d      	mov	sp, r3
 8004346:	ab02      	add	r3, sp, #8
 8004348:	3301      	adds	r3, #1
 800434a:	085b      	lsrs	r3, r3, #1
 800434c:	005b      	lsls	r3, r3, #1
 800434e:	633b      	str	r3, [r7, #48]	@ 0x30
for(i=0; i<c; i++)
 8004350:	2326      	movs	r3, #38	@ 0x26
 8004352:	2118      	movs	r1, #24
 8004354:	185b      	adds	r3, r3, r1
 8004356:	19db      	adds	r3, r3, r7
 8004358:	2200      	movs	r2, #0
 800435a:	801a      	strh	r2, [r3, #0]
 800435c:	e04d      	b.n	80043fa <drawImage+0x142>
{
	ind = image[i][0];
 800435e:	2126      	movs	r1, #38	@ 0x26
 8004360:	2018      	movs	r0, #24
 8004362:	180b      	adds	r3, r1, r0
 8004364:	19db      	adds	r3, r3, r7
 8004366:	881b      	ldrh	r3, [r3, #0]
 8004368:	009b      	lsls	r3, r3, #2
 800436a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800436c:	18d2      	adds	r2, r2, r3
 800436e:	2316      	movs	r3, #22
 8004370:	181b      	adds	r3, r3, r0
 8004372:	19db      	adds	r3, r3, r7
 8004374:	8812      	ldrh	r2, [r2, #0]
 8004376:	801a      	strh	r2, [r3, #0]
	count = image[i][1];
 8004378:	180b      	adds	r3, r1, r0
 800437a:	19db      	adds	r3, r3, r7
 800437c:	881b      	ldrh	r3, [r3, #0]
 800437e:	009b      	lsls	r3, r3, #2
 8004380:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004382:	18d2      	adds	r2, r2, r3
 8004384:	2314      	movs	r3, #20
 8004386:	181b      	adds	r3, r3, r0
 8004388:	19db      	adds	r3, r3, r7
 800438a:	8852      	ldrh	r2, [r2, #2]
 800438c:	801a      	strh	r2, [r3, #0]
	for(j=0; j<count; j++)
 800438e:	2324      	movs	r3, #36	@ 0x24
 8004390:	181b      	adds	r3, r3, r0
 8004392:	19db      	adds	r3, r3, r7
 8004394:	2200      	movs	r2, #0
 8004396:	801a      	strh	r2, [r3, #0]
 8004398:	e01c      	b.n	80043d4 <drawImage+0x11c>
	{
		bufffer[totalInd++] = palette[ind];
 800439a:	2316      	movs	r3, #22
 800439c:	2418      	movs	r4, #24
 800439e:	191b      	adds	r3, r3, r4
 80043a0:	19db      	adds	r3, r3, r7
 80043a2:	881b      	ldrh	r3, [r3, #0]
 80043a4:	005b      	lsls	r3, r3, #1
 80043a6:	6a3a      	ldr	r2, [r7, #32]
 80043a8:	18d2      	adds	r2, r2, r3
 80043aa:	2122      	movs	r1, #34	@ 0x22
 80043ac:	190b      	adds	r3, r1, r4
 80043ae:	19db      	adds	r3, r3, r7
 80043b0:	881b      	ldrh	r3, [r3, #0]
 80043b2:	1909      	adds	r1, r1, r4
 80043b4:	19c9      	adds	r1, r1, r7
 80043b6:	1c58      	adds	r0, r3, #1
 80043b8:	8008      	strh	r0, [r1, #0]
 80043ba:	0018      	movs	r0, r3
 80043bc:	8811      	ldrh	r1, [r2, #0]
 80043be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043c0:	0042      	lsls	r2, r0, #1
 80043c2:	52d1      	strh	r1, [r2, r3]
	for(j=0; j<count; j++)
 80043c4:	2124      	movs	r1, #36	@ 0x24
 80043c6:	190b      	adds	r3, r1, r4
 80043c8:	19db      	adds	r3, r3, r7
 80043ca:	881a      	ldrh	r2, [r3, #0]
 80043cc:	190b      	adds	r3, r1, r4
 80043ce:	19db      	adds	r3, r3, r7
 80043d0:	3201      	adds	r2, #1
 80043d2:	801a      	strh	r2, [r3, #0]
 80043d4:	2324      	movs	r3, #36	@ 0x24
 80043d6:	2018      	movs	r0, #24
 80043d8:	181b      	adds	r3, r3, r0
 80043da:	19da      	adds	r2, r3, r7
 80043dc:	2314      	movs	r3, #20
 80043de:	181b      	adds	r3, r3, r0
 80043e0:	19db      	adds	r3, r3, r7
 80043e2:	8812      	ldrh	r2, [r2, #0]
 80043e4:	881b      	ldrh	r3, [r3, #0]
 80043e6:	429a      	cmp	r2, r3
 80043e8:	d3d7      	bcc.n	800439a <drawImage+0xe2>
for(i=0; i<c; i++)
 80043ea:	2126      	movs	r1, #38	@ 0x26
 80043ec:	180b      	adds	r3, r1, r0
 80043ee:	19db      	adds	r3, r3, r7
 80043f0:	881a      	ldrh	r2, [r3, #0]
 80043f2:	180b      	adds	r3, r1, r0
 80043f4:	19db      	adds	r3, r3, r7
 80043f6:	3201      	adds	r2, #1
 80043f8:	801a      	strh	r2, [r3, #0]
 80043fa:	2326      	movs	r3, #38	@ 0x26
 80043fc:	2118      	movs	r1, #24
 80043fe:	185b      	adds	r3, r3, r1
 8004400:	19da      	adds	r2, r3, r7
 8004402:	2348      	movs	r3, #72	@ 0x48
 8004404:	185b      	adds	r3, r3, r1
 8004406:	19db      	adds	r3, r3, r7
 8004408:	8812      	ldrh	r2, [r2, #0]
 800440a:	881b      	ldrh	r3, [r3, #0]
 800440c:	429a      	cmp	r2, r3
 800440e:	d3a6      	bcc.n	800435e <drawImage+0xa6>
	}
}
ST7735_DrawImage(y, x, w, h, bufffer);
 8004410:	2344      	movs	r3, #68	@ 0x44
 8004412:	185b      	adds	r3, r3, r1
 8004414:	19db      	adds	r3, r3, r7
 8004416:	881c      	ldrh	r4, [r3, #0]
 8004418:	2340      	movs	r3, #64	@ 0x40
 800441a:	185b      	adds	r3, r3, r1
 800441c:	19db      	adds	r3, r3, r7
 800441e:	881a      	ldrh	r2, [r3, #0]
 8004420:	231e      	movs	r3, #30
 8004422:	18fb      	adds	r3, r7, r3
 8004424:	8819      	ldrh	r1, [r3, #0]
 8004426:	231c      	movs	r3, #28
 8004428:	18fb      	adds	r3, r7, r3
 800442a:	8818      	ldrh	r0, [r3, #0]
 800442c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800442e:	9300      	str	r3, [sp, #0]
 8004430:	0023      	movs	r3, r4
 8004432:	f000 fa31 	bl	8004898 <ST7735_DrawImage>
 8004436:	46c5      	mov	sp, r8
}
 8004438:	46c0      	nop			@ (mov r8, r8)
 800443a:	46bd      	mov	sp, r7
 800443c:	b010      	add	sp, #64	@ 0x40
 800443e:	bc80      	pop	{r7}
 8004440:	46b8      	mov	r8, r7
 8004442:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004444 <ST7735_Select>:
      10,                     //     10 ms delay
    ST7735_DISPON ,    DELAY, //  4: Main screen turn on, no args w/delay
      100 };                  //     100 ms delay

void ST7735_Select()
{
 8004444:	b580      	push	{r7, lr}
 8004446:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_RESET);
 8004448:	23a0      	movs	r3, #160	@ 0xa0
 800444a:	05db      	lsls	r3, r3, #23
 800444c:	2200      	movs	r2, #0
 800444e:	2120      	movs	r1, #32
 8004450:	0018      	movs	r0, r3
 8004452:	f004 fba4 	bl	8008b9e <HAL_GPIO_WritePin>
}
 8004456:	46c0      	nop			@ (mov r8, r8)
 8004458:	46bd      	mov	sp, r7
 800445a:	bd80      	pop	{r7, pc}

0800445c <ST7735_Unselect>:

void ST7735_Unselect()
{
 800445c:	b580      	push	{r7, lr}
 800445e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_SET);
 8004460:	23a0      	movs	r3, #160	@ 0xa0
 8004462:	05db      	lsls	r3, r3, #23
 8004464:	2201      	movs	r2, #1
 8004466:	2120      	movs	r1, #32
 8004468:	0018      	movs	r0, r3
 800446a:	f004 fb98 	bl	8008b9e <HAL_GPIO_WritePin>
}
 800446e:	46c0      	nop			@ (mov r8, r8)
 8004470:	46bd      	mov	sp, r7
 8004472:	bd80      	pop	{r7, pc}

08004474 <ST7735_Reset>:

void ST7735_Reset()
{
 8004474:	b580      	push	{r7, lr}
 8004476:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(RST_PORT, RST_PIN, GPIO_PIN_RESET);
 8004478:	2380      	movs	r3, #128	@ 0x80
 800447a:	0219      	lsls	r1, r3, #8
 800447c:	23a0      	movs	r3, #160	@ 0xa0
 800447e:	05db      	lsls	r3, r3, #23
 8004480:	2200      	movs	r2, #0
 8004482:	0018      	movs	r0, r3
 8004484:	f004 fb8b 	bl	8008b9e <HAL_GPIO_WritePin>
    HAL_Delay(5);
 8004488:	2005      	movs	r0, #5
 800448a:	f004 f8e7 	bl	800865c <HAL_Delay>
    HAL_GPIO_WritePin(RST_PORT, RST_PIN, GPIO_PIN_SET);
 800448e:	2380      	movs	r3, #128	@ 0x80
 8004490:	0219      	lsls	r1, r3, #8
 8004492:	23a0      	movs	r3, #160	@ 0xa0
 8004494:	05db      	lsls	r3, r3, #23
 8004496:	2201      	movs	r2, #1
 8004498:	0018      	movs	r0, r3
 800449a:	f004 fb80 	bl	8008b9e <HAL_GPIO_WritePin>
}
 800449e:	46c0      	nop			@ (mov r8, r8)
 80044a0:	46bd      	mov	sp, r7
 80044a2:	bd80      	pop	{r7, pc}

080044a4 <ST7735_WriteCommand>:

  void ST7735_WriteCommand(uint8_t cmd)
  {
 80044a4:	b580      	push	{r7, lr}
 80044a6:	b082      	sub	sp, #8
 80044a8:	af00      	add	r7, sp, #0
 80044aa:	0002      	movs	r2, r0
 80044ac:	1dfb      	adds	r3, r7, #7
 80044ae:	701a      	strb	r2, [r3, #0]
    HAL_GPIO_WritePin(DC_PORT, DC_PIN, GPIO_PIN_RESET);
 80044b0:	23a0      	movs	r3, #160	@ 0xa0
 80044b2:	05db      	lsls	r3, r3, #23
 80044b4:	2200      	movs	r2, #0
 80044b6:	2110      	movs	r1, #16
 80044b8:	0018      	movs	r0, r3
 80044ba:	f004 fb70 	bl	8008b9e <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7735_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 80044be:	2301      	movs	r3, #1
 80044c0:	425b      	negs	r3, r3
 80044c2:	1df9      	adds	r1, r7, #7
 80044c4:	4803      	ldr	r0, [pc, #12]	@ (80044d4 <ST7735_WriteCommand+0x30>)
 80044c6:	2201      	movs	r2, #1
 80044c8:	f007 f822 	bl	800b510 <HAL_SPI_Transmit>
}
 80044cc:	46c0      	nop			@ (mov r8, r8)
 80044ce:	46bd      	mov	sp, r7
 80044d0:	b002      	add	sp, #8
 80044d2:	bd80      	pop	{r7, pc}
 80044d4:	20001c34 	.word	0x20001c34

080044d8 <ST7735_WriteData>:

void ST7735_WriteData(uint8_t* buff, size_t buff_size)
{
 80044d8:	b580      	push	{r7, lr}
 80044da:	b082      	sub	sp, #8
 80044dc:	af00      	add	r7, sp, #0
 80044de:	6078      	str	r0, [r7, #4]
 80044e0:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(DC_PORT, DC_PIN, GPIO_PIN_SET);
 80044e2:	23a0      	movs	r3, #160	@ 0xa0
 80044e4:	05db      	lsls	r3, r3, #23
 80044e6:	2201      	movs	r2, #1
 80044e8:	2110      	movs	r1, #16
 80044ea:	0018      	movs	r0, r3
 80044ec:	f004 fb57 	bl	8008b9e <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7735_SPI_PORT, buff, buff_size, HAL_MAX_DELAY);
 80044f0:	683b      	ldr	r3, [r7, #0]
 80044f2:	b29a      	uxth	r2, r3
 80044f4:	2301      	movs	r3, #1
 80044f6:	425b      	negs	r3, r3
 80044f8:	6879      	ldr	r1, [r7, #4]
 80044fa:	4803      	ldr	r0, [pc, #12]	@ (8004508 <ST7735_WriteData+0x30>)
 80044fc:	f007 f808 	bl	800b510 <HAL_SPI_Transmit>
}
 8004500:	46c0      	nop			@ (mov r8, r8)
 8004502:	46bd      	mov	sp, r7
 8004504:	b002      	add	sp, #8
 8004506:	bd80      	pop	{r7, pc}
 8004508:	20001c34 	.word	0x20001c34

0800450c <DisplayInit>:

void DisplayInit(const uint8_t *addr)
{
 800450c:	b590      	push	{r4, r7, lr}
 800450e:	b085      	sub	sp, #20
 8004510:	af00      	add	r7, sp, #0
 8004512:	6078      	str	r0, [r7, #4]
    uint8_t numCommands, numArgs;
    uint16_t ms;

    numCommands = *addr++;
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	1c5a      	adds	r2, r3, #1
 8004518:	607a      	str	r2, [r7, #4]
 800451a:	220f      	movs	r2, #15
 800451c:	18ba      	adds	r2, r7, r2
 800451e:	781b      	ldrb	r3, [r3, #0]
 8004520:	7013      	strb	r3, [r2, #0]
    while(numCommands--) {
 8004522:	e04a      	b.n	80045ba <DisplayInit+0xae>
        uint8_t cmd = *addr++;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	1c5a      	adds	r2, r3, #1
 8004528:	607a      	str	r2, [r7, #4]
 800452a:	210b      	movs	r1, #11
 800452c:	187a      	adds	r2, r7, r1
 800452e:	781b      	ldrb	r3, [r3, #0]
 8004530:	7013      	strb	r3, [r2, #0]
        ST7735_WriteCommand(cmd);
 8004532:	187b      	adds	r3, r7, r1
 8004534:	781b      	ldrb	r3, [r3, #0]
 8004536:	0018      	movs	r0, r3
 8004538:	f7ff ffb4 	bl	80044a4 <ST7735_WriteCommand>

        numArgs = *addr++;
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	1c5a      	adds	r2, r3, #1
 8004540:	607a      	str	r2, [r7, #4]
 8004542:	200a      	movs	r0, #10
 8004544:	183a      	adds	r2, r7, r0
 8004546:	781b      	ldrb	r3, [r3, #0]
 8004548:	7013      	strb	r3, [r2, #0]
        // If high bit set, delay follows args
        ms = numArgs & DELAY;
 800454a:	183b      	adds	r3, r7, r0
 800454c:	781b      	ldrb	r3, [r3, #0]
 800454e:	b29a      	uxth	r2, r3
 8004550:	230c      	movs	r3, #12
 8004552:	18fb      	adds	r3, r7, r3
 8004554:	2180      	movs	r1, #128	@ 0x80
 8004556:	400a      	ands	r2, r1
 8004558:	801a      	strh	r2, [r3, #0]
        numArgs &= ~DELAY;
 800455a:	183b      	adds	r3, r7, r0
 800455c:	183a      	adds	r2, r7, r0
 800455e:	7812      	ldrb	r2, [r2, #0]
 8004560:	217f      	movs	r1, #127	@ 0x7f
 8004562:	400a      	ands	r2, r1
 8004564:	701a      	strb	r2, [r3, #0]
        if(numArgs) {
 8004566:	183b      	adds	r3, r7, r0
 8004568:	781b      	ldrb	r3, [r3, #0]
 800456a:	2b00      	cmp	r3, #0
 800456c:	d00c      	beq.n	8004588 <DisplayInit+0x7c>
            ST7735_WriteData((uint8_t*)addr, numArgs);
 800456e:	0004      	movs	r4, r0
 8004570:	183b      	adds	r3, r7, r0
 8004572:	781a      	ldrb	r2, [r3, #0]
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	0011      	movs	r1, r2
 8004578:	0018      	movs	r0, r3
 800457a:	f7ff ffad 	bl	80044d8 <ST7735_WriteData>
            addr += numArgs;
 800457e:	193b      	adds	r3, r7, r4
 8004580:	781b      	ldrb	r3, [r3, #0]
 8004582:	687a      	ldr	r2, [r7, #4]
 8004584:	18d3      	adds	r3, r2, r3
 8004586:	607b      	str	r3, [r7, #4]
        }

        if(ms) {
 8004588:	210c      	movs	r1, #12
 800458a:	187b      	adds	r3, r7, r1
 800458c:	881b      	ldrh	r3, [r3, #0]
 800458e:	2b00      	cmp	r3, #0
 8004590:	d013      	beq.n	80045ba <DisplayInit+0xae>
            ms = *addr++;
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	1c5a      	adds	r2, r3, #1
 8004596:	607a      	str	r2, [r7, #4]
 8004598:	781a      	ldrb	r2, [r3, #0]
 800459a:	187b      	adds	r3, r7, r1
 800459c:	801a      	strh	r2, [r3, #0]
            if(ms == 255) ms = 500;
 800459e:	187b      	adds	r3, r7, r1
 80045a0:	881b      	ldrh	r3, [r3, #0]
 80045a2:	2bff      	cmp	r3, #255	@ 0xff
 80045a4:	d103      	bne.n	80045ae <DisplayInit+0xa2>
 80045a6:	187b      	adds	r3, r7, r1
 80045a8:	22fa      	movs	r2, #250	@ 0xfa
 80045aa:	0052      	lsls	r2, r2, #1
 80045ac:	801a      	strh	r2, [r3, #0]
            HAL_Delay(ms);
 80045ae:	230c      	movs	r3, #12
 80045b0:	18fb      	adds	r3, r7, r3
 80045b2:	881b      	ldrh	r3, [r3, #0]
 80045b4:	0018      	movs	r0, r3
 80045b6:	f004 f851 	bl	800865c <HAL_Delay>
    while(numCommands--) {
 80045ba:	220f      	movs	r2, #15
 80045bc:	18bb      	adds	r3, r7, r2
 80045be:	781b      	ldrb	r3, [r3, #0]
 80045c0:	18ba      	adds	r2, r7, r2
 80045c2:	1e59      	subs	r1, r3, #1
 80045c4:	7011      	strb	r1, [r2, #0]
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d1ac      	bne.n	8004524 <DisplayInit+0x18>
        }
    }
}
 80045ca:	46c0      	nop			@ (mov r8, r8)
 80045cc:	46c0      	nop			@ (mov r8, r8)
 80045ce:	46bd      	mov	sp, r7
 80045d0:	b005      	add	sp, #20
 80045d2:	bd90      	pop	{r4, r7, pc}

080045d4 <ST7735_SetAddressWindow>:

void ST7735_SetAddressWindow(uint8_t x0, uint8_t y0, uint8_t x1, uint8_t y1)
{
 80045d4:	b5b0      	push	{r4, r5, r7, lr}
 80045d6:	b084      	sub	sp, #16
 80045d8:	af00      	add	r7, sp, #0
 80045da:	0005      	movs	r5, r0
 80045dc:	000c      	movs	r4, r1
 80045de:	0010      	movs	r0, r2
 80045e0:	0019      	movs	r1, r3
 80045e2:	1dfb      	adds	r3, r7, #7
 80045e4:	1c2a      	adds	r2, r5, #0
 80045e6:	701a      	strb	r2, [r3, #0]
 80045e8:	1dbb      	adds	r3, r7, #6
 80045ea:	1c22      	adds	r2, r4, #0
 80045ec:	701a      	strb	r2, [r3, #0]
 80045ee:	1d7b      	adds	r3, r7, #5
 80045f0:	1c02      	adds	r2, r0, #0
 80045f2:	701a      	strb	r2, [r3, #0]
 80045f4:	1d3b      	adds	r3, r7, #4
 80045f6:	1c0a      	adds	r2, r1, #0
 80045f8:	701a      	strb	r2, [r3, #0]
    // column address set
    ST7735_WriteCommand(ST7735_CASET);
 80045fa:	202a      	movs	r0, #42	@ 0x2a
 80045fc:	f7ff ff52 	bl	80044a4 <ST7735_WriteCommand>
    uint8_t data[] = { 0x00, x0 + _xstart, 0x00, x1 + _xstart };
 8004600:	210c      	movs	r1, #12
 8004602:	187b      	adds	r3, r7, r1
 8004604:	2200      	movs	r2, #0
 8004606:	701a      	strb	r2, [r3, #0]
 8004608:	4b1c      	ldr	r3, [pc, #112]	@ (800467c <ST7735_SetAddressWindow+0xa8>)
 800460a:	781a      	ldrb	r2, [r3, #0]
 800460c:	1dfb      	adds	r3, r7, #7
 800460e:	781b      	ldrb	r3, [r3, #0]
 8004610:	18d3      	adds	r3, r2, r3
 8004612:	b2da      	uxtb	r2, r3
 8004614:	187b      	adds	r3, r7, r1
 8004616:	705a      	strb	r2, [r3, #1]
 8004618:	187b      	adds	r3, r7, r1
 800461a:	2200      	movs	r2, #0
 800461c:	709a      	strb	r2, [r3, #2]
 800461e:	4b17      	ldr	r3, [pc, #92]	@ (800467c <ST7735_SetAddressWindow+0xa8>)
 8004620:	781a      	ldrb	r2, [r3, #0]
 8004622:	1d7b      	adds	r3, r7, #5
 8004624:	781b      	ldrb	r3, [r3, #0]
 8004626:	18d3      	adds	r3, r2, r3
 8004628:	b2da      	uxtb	r2, r3
 800462a:	187b      	adds	r3, r7, r1
 800462c:	70da      	strb	r2, [r3, #3]
    ST7735_WriteData(data, sizeof(data));
 800462e:	000c      	movs	r4, r1
 8004630:	187b      	adds	r3, r7, r1
 8004632:	2104      	movs	r1, #4
 8004634:	0018      	movs	r0, r3
 8004636:	f7ff ff4f 	bl	80044d8 <ST7735_WriteData>

    // row address set
    ST7735_WriteCommand(ST7735_RASET);
 800463a:	202b      	movs	r0, #43	@ 0x2b
 800463c:	f7ff ff32 	bl	80044a4 <ST7735_WriteCommand>
    data[1] = y0 + _ystart;
 8004640:	4b0f      	ldr	r3, [pc, #60]	@ (8004680 <ST7735_SetAddressWindow+0xac>)
 8004642:	781a      	ldrb	r2, [r3, #0]
 8004644:	1dbb      	adds	r3, r7, #6
 8004646:	781b      	ldrb	r3, [r3, #0]
 8004648:	18d3      	adds	r3, r2, r3
 800464a:	b2da      	uxtb	r2, r3
 800464c:	0021      	movs	r1, r4
 800464e:	187b      	adds	r3, r7, r1
 8004650:	705a      	strb	r2, [r3, #1]
    data[3] = y1 + _ystart;
 8004652:	4b0b      	ldr	r3, [pc, #44]	@ (8004680 <ST7735_SetAddressWindow+0xac>)
 8004654:	781a      	ldrb	r2, [r3, #0]
 8004656:	1d3b      	adds	r3, r7, #4
 8004658:	781b      	ldrb	r3, [r3, #0]
 800465a:	18d3      	adds	r3, r2, r3
 800465c:	b2da      	uxtb	r2, r3
 800465e:	187b      	adds	r3, r7, r1
 8004660:	70da      	strb	r2, [r3, #3]
    ST7735_WriteData(data, sizeof(data));
 8004662:	187b      	adds	r3, r7, r1
 8004664:	2104      	movs	r1, #4
 8004666:	0018      	movs	r0, r3
 8004668:	f7ff ff36 	bl	80044d8 <ST7735_WriteData>

    // write to RAM
    ST7735_WriteCommand(ST7735_RAMWR);
 800466c:	202c      	movs	r0, #44	@ 0x2c
 800466e:	f7ff ff19 	bl	80044a4 <ST7735_WriteCommand>
}
 8004672:	46c0      	nop			@ (mov r8, r8)
 8004674:	46bd      	mov	sp, r7
 8004676:	b004      	add	sp, #16
 8004678:	bdb0      	pop	{r4, r5, r7, pc}
 800467a:	46c0      	nop			@ (mov r8, r8)
 800467c:	20000b9f 	.word	0x20000b9f
 8004680:	20000ba0 	.word	0x20000ba0

08004684 <ST7735_Init>:

void ST7735_Init(uint8_t rotation)
{
 8004684:	b580      	push	{r7, lr}
 8004686:	b082      	sub	sp, #8
 8004688:	af00      	add	r7, sp, #0
 800468a:	0002      	movs	r2, r0
 800468c:	1dfb      	adds	r3, r7, #7
 800468e:	701a      	strb	r2, [r3, #0]
    ST7735_Select();
 8004690:	f7ff fed8 	bl	8004444 <ST7735_Select>
    ST7735_Reset();
 8004694:	f7ff feee 	bl	8004474 <ST7735_Reset>
    DisplayInit(init_cmds1);
 8004698:	4b0e      	ldr	r3, [pc, #56]	@ (80046d4 <ST7735_Init+0x50>)
 800469a:	0018      	movs	r0, r3
 800469c:	f7ff ff36 	bl	800450c <DisplayInit>
    DisplayInit(init_cmds2);
 80046a0:	4b0d      	ldr	r3, [pc, #52]	@ (80046d8 <ST7735_Init+0x54>)
 80046a2:	0018      	movs	r0, r3
 80046a4:	f7ff ff32 	bl	800450c <DisplayInit>
    DisplayInit(init_cmds3);
 80046a8:	4b0c      	ldr	r3, [pc, #48]	@ (80046dc <ST7735_Init+0x58>)
 80046aa:	0018      	movs	r0, r3
 80046ac:	f7ff ff2e 	bl	800450c <DisplayInit>

#elif ST7735_IS_128X128
    _colstart = 2;
    _rowstart = 3;
#else
    _colstart = 0;
 80046b0:	4b0b      	ldr	r3, [pc, #44]	@ (80046e0 <ST7735_Init+0x5c>)
 80046b2:	2200      	movs	r2, #0
 80046b4:	701a      	strb	r2, [r3, #0]
    _rowstart = 0;
 80046b6:	4b0b      	ldr	r3, [pc, #44]	@ (80046e4 <ST7735_Init+0x60>)
 80046b8:	2200      	movs	r2, #0
 80046ba:	701a      	strb	r2, [r3, #0]
#endif
    ST7735_SetRotation (rotation);
 80046bc:	1dfb      	adds	r3, r7, #7
 80046be:	781b      	ldrb	r3, [r3, #0]
 80046c0:	0018      	movs	r0, r3
 80046c2:	f000 f811 	bl	80046e8 <ST7735_SetRotation>
    ST7735_Unselect();
 80046c6:	f7ff fec9 	bl	800445c <ST7735_Unselect>

}
 80046ca:	46c0      	nop			@ (mov r8, r8)
 80046cc:	46bd      	mov	sp, r7
 80046ce:	b002      	add	sp, #8
 80046d0:	bd80      	pop	{r7, pc}
 80046d2:	46c0      	nop			@ (mov r8, r8)
 80046d4:	08011ab0 	.word	0x08011ab0
 80046d8:	08011ae8 	.word	0x08011ae8
 80046dc:	08011af8 	.word	0x08011af8
 80046e0:	20000b9d 	.word	0x20000b9d
 80046e4:	20000b9e 	.word	0x20000b9e

080046e8 <ST7735_SetRotation>:

void ST7735_SetRotation(uint8_t m)
{
 80046e8:	b580      	push	{r7, lr}
 80046ea:	b084      	sub	sp, #16
 80046ec:	af00      	add	r7, sp, #0
 80046ee:	0002      	movs	r2, r0
 80046f0:	1dfb      	adds	r3, r7, #7
 80046f2:	701a      	strb	r2, [r3, #0]

  uint8_t madctl = 0;
 80046f4:	230f      	movs	r3, #15
 80046f6:	18fb      	adds	r3, r7, r3
 80046f8:	2200      	movs	r2, #0
 80046fa:	701a      	strb	r2, [r3, #0]

  rotation = m % 4; // can't be higher than 3
 80046fc:	1dfb      	adds	r3, r7, #7
 80046fe:	781b      	ldrb	r3, [r3, #0]
 8004700:	2203      	movs	r2, #3
 8004702:	4013      	ands	r3, r2
 8004704:	b2da      	uxtb	r2, r3
 8004706:	4b36      	ldr	r3, [pc, #216]	@ (80047e0 <ST7735_SetRotation+0xf8>)
 8004708:	701a      	strb	r2, [r3, #0]

  switch (rotation)
 800470a:	4b35      	ldr	r3, [pc, #212]	@ (80047e0 <ST7735_SetRotation+0xf8>)
 800470c:	781b      	ldrb	r3, [r3, #0]
 800470e:	2b03      	cmp	r3, #3
 8004710:	d041      	beq.n	8004796 <ST7735_SetRotation+0xae>
 8004712:	dc53      	bgt.n	80047bc <ST7735_SetRotation+0xd4>
 8004714:	2b02      	cmp	r3, #2
 8004716:	d02b      	beq.n	8004770 <ST7735_SetRotation+0x88>
 8004718:	dc50      	bgt.n	80047bc <ST7735_SetRotation+0xd4>
 800471a:	2b00      	cmp	r3, #0
 800471c:	d002      	beq.n	8004724 <ST7735_SetRotation+0x3c>
 800471e:	2b01      	cmp	r3, #1
 8004720:	d013      	beq.n	800474a <ST7735_SetRotation+0x62>
 8004722:	e04b      	b.n	80047bc <ST7735_SetRotation+0xd4>
  {
  case 0:
#if ST7735_IS_160X80
	  madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MY | ST7735_MADCTL_BGR;
#else
      madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MY | ST7735_MADCTL_RGB;
 8004724:	230f      	movs	r3, #15
 8004726:	18fb      	adds	r3, r7, r3
 8004728:	22c0      	movs	r2, #192	@ 0xc0
 800472a:	701a      	strb	r2, [r3, #0]
      _height = ST7735_HEIGHT;
 800472c:	4b2d      	ldr	r3, [pc, #180]	@ (80047e4 <ST7735_SetRotation+0xfc>)
 800472e:	22a0      	movs	r2, #160	@ 0xa0
 8004730:	801a      	strh	r2, [r3, #0]
      _width = ST7735_WIDTH;
 8004732:	4b2d      	ldr	r3, [pc, #180]	@ (80047e8 <ST7735_SetRotation+0x100>)
 8004734:	2280      	movs	r2, #128	@ 0x80
 8004736:	801a      	strh	r2, [r3, #0]
      _xstart = _colstart;
 8004738:	4b2c      	ldr	r3, [pc, #176]	@ (80047ec <ST7735_SetRotation+0x104>)
 800473a:	781a      	ldrb	r2, [r3, #0]
 800473c:	4b2c      	ldr	r3, [pc, #176]	@ (80047f0 <ST7735_SetRotation+0x108>)
 800473e:	701a      	strb	r2, [r3, #0]
      _ystart = _rowstart;
 8004740:	4b2c      	ldr	r3, [pc, #176]	@ (80047f4 <ST7735_SetRotation+0x10c>)
 8004742:	781a      	ldrb	r2, [r3, #0]
 8004744:	4b2c      	ldr	r3, [pc, #176]	@ (80047f8 <ST7735_SetRotation+0x110>)
 8004746:	701a      	strb	r2, [r3, #0]
#endif
    break;
 8004748:	e038      	b.n	80047bc <ST7735_SetRotation+0xd4>
  case 1:
#if ST7735_IS_160X80
	  madctl = ST7735_MADCTL_MY | ST7735_MADCTL_MV | ST7735_MADCTL_BGR;
#else
      madctl = ST7735_MADCTL_MY | ST7735_MADCTL_MV | ST7735_MADCTL_RGB;
 800474a:	230f      	movs	r3, #15
 800474c:	18fb      	adds	r3, r7, r3
 800474e:	22a0      	movs	r2, #160	@ 0xa0
 8004750:	701a      	strb	r2, [r3, #0]
      _width = ST7735_HEIGHT;
 8004752:	4b25      	ldr	r3, [pc, #148]	@ (80047e8 <ST7735_SetRotation+0x100>)
 8004754:	22a0      	movs	r2, #160	@ 0xa0
 8004756:	801a      	strh	r2, [r3, #0]
      _height = ST7735_WIDTH;
 8004758:	4b22      	ldr	r3, [pc, #136]	@ (80047e4 <ST7735_SetRotation+0xfc>)
 800475a:	2280      	movs	r2, #128	@ 0x80
 800475c:	801a      	strh	r2, [r3, #0]
    _ystart = _colstart;
 800475e:	4b23      	ldr	r3, [pc, #140]	@ (80047ec <ST7735_SetRotation+0x104>)
 8004760:	781a      	ldrb	r2, [r3, #0]
 8004762:	4b25      	ldr	r3, [pc, #148]	@ (80047f8 <ST7735_SetRotation+0x110>)
 8004764:	701a      	strb	r2, [r3, #0]
    _xstart = _rowstart;
 8004766:	4b23      	ldr	r3, [pc, #140]	@ (80047f4 <ST7735_SetRotation+0x10c>)
 8004768:	781a      	ldrb	r2, [r3, #0]
 800476a:	4b21      	ldr	r3, [pc, #132]	@ (80047f0 <ST7735_SetRotation+0x108>)
 800476c:	701a      	strb	r2, [r3, #0]
#endif
    break;
 800476e:	e025      	b.n	80047bc <ST7735_SetRotation+0xd4>
  case 2:
#if ST7735_IS_160X80
	  madctl = ST7735_MADCTL_BGR;
#else
      madctl = ST7735_MADCTL_RGB;
 8004770:	230f      	movs	r3, #15
 8004772:	18fb      	adds	r3, r7, r3
 8004774:	2200      	movs	r2, #0
 8004776:	701a      	strb	r2, [r3, #0]
      _height = ST7735_HEIGHT;
 8004778:	4b1a      	ldr	r3, [pc, #104]	@ (80047e4 <ST7735_SetRotation+0xfc>)
 800477a:	22a0      	movs	r2, #160	@ 0xa0
 800477c:	801a      	strh	r2, [r3, #0]
      _width = ST7735_WIDTH;
 800477e:	4b1a      	ldr	r3, [pc, #104]	@ (80047e8 <ST7735_SetRotation+0x100>)
 8004780:	2280      	movs	r2, #128	@ 0x80
 8004782:	801a      	strh	r2, [r3, #0]
    _xstart = _colstart;
 8004784:	4b19      	ldr	r3, [pc, #100]	@ (80047ec <ST7735_SetRotation+0x104>)
 8004786:	781a      	ldrb	r2, [r3, #0]
 8004788:	4b19      	ldr	r3, [pc, #100]	@ (80047f0 <ST7735_SetRotation+0x108>)
 800478a:	701a      	strb	r2, [r3, #0]
    _ystart = _rowstart;
 800478c:	4b19      	ldr	r3, [pc, #100]	@ (80047f4 <ST7735_SetRotation+0x10c>)
 800478e:	781a      	ldrb	r2, [r3, #0]
 8004790:	4b19      	ldr	r3, [pc, #100]	@ (80047f8 <ST7735_SetRotation+0x110>)
 8004792:	701a      	strb	r2, [r3, #0]
#endif
    break;
 8004794:	e012      	b.n	80047bc <ST7735_SetRotation+0xd4>
  case 3:
#if ST7735_IS_160X80
	  madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MV | ST7735_MADCTL_BGR;
#else
      madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MV | ST7735_MADCTL_RGB;
 8004796:	230f      	movs	r3, #15
 8004798:	18fb      	adds	r3, r7, r3
 800479a:	2260      	movs	r2, #96	@ 0x60
 800479c:	701a      	strb	r2, [r3, #0]
      _width = ST7735_HEIGHT;
 800479e:	4b12      	ldr	r3, [pc, #72]	@ (80047e8 <ST7735_SetRotation+0x100>)
 80047a0:	22a0      	movs	r2, #160	@ 0xa0
 80047a2:	801a      	strh	r2, [r3, #0]
      _height = ST7735_WIDTH;
 80047a4:	4b0f      	ldr	r3, [pc, #60]	@ (80047e4 <ST7735_SetRotation+0xfc>)
 80047a6:	2280      	movs	r2, #128	@ 0x80
 80047a8:	801a      	strh	r2, [r3, #0]
    _ystart = _colstart;
 80047aa:	4b10      	ldr	r3, [pc, #64]	@ (80047ec <ST7735_SetRotation+0x104>)
 80047ac:	781a      	ldrb	r2, [r3, #0]
 80047ae:	4b12      	ldr	r3, [pc, #72]	@ (80047f8 <ST7735_SetRotation+0x110>)
 80047b0:	701a      	strb	r2, [r3, #0]
    _xstart = _rowstart;
 80047b2:	4b10      	ldr	r3, [pc, #64]	@ (80047f4 <ST7735_SetRotation+0x10c>)
 80047b4:	781a      	ldrb	r2, [r3, #0]
 80047b6:	4b0e      	ldr	r3, [pc, #56]	@ (80047f0 <ST7735_SetRotation+0x108>)
 80047b8:	701a      	strb	r2, [r3, #0]
#endif
    break;
 80047ba:	46c0      	nop			@ (mov r8, r8)
  }
  ST7735_Select();
 80047bc:	f7ff fe42 	bl	8004444 <ST7735_Select>
  ST7735_WriteCommand(ST7735_MADCTL);
 80047c0:	2036      	movs	r0, #54	@ 0x36
 80047c2:	f7ff fe6f 	bl	80044a4 <ST7735_WriteCommand>
  ST7735_WriteData(&madctl,1);
 80047c6:	230f      	movs	r3, #15
 80047c8:	18fb      	adds	r3, r7, r3
 80047ca:	2101      	movs	r1, #1
 80047cc:	0018      	movs	r0, r3
 80047ce:	f7ff fe83 	bl	80044d8 <ST7735_WriteData>
  ST7735_Unselect();
 80047d2:	f7ff fe43 	bl	800445c <ST7735_Unselect>
}
 80047d6:	46c0      	nop			@ (mov r8, r8)
 80047d8:	46bd      	mov	sp, r7
 80047da:	b004      	add	sp, #16
 80047dc:	bd80      	pop	{r7, pc}
 80047de:	46c0      	nop			@ (mov r8, r8)
 80047e0:	20000b9c 	.word	0x20000b9c
 80047e4:	20000b9a 	.word	0x20000b9a
 80047e8:	20000b98 	.word	0x20000b98
 80047ec:	20000b9d 	.word	0x20000b9d
 80047f0:	20000b9f 	.word	0x20000b9f
 80047f4:	20000b9e 	.word	0x20000b9e
 80047f8:	20000ba0 	.word	0x20000ba0

080047fc <ST7735_DrawPixel>:

void ST7735_DrawPixel(uint16_t x, uint16_t y, uint16_t color) {
 80047fc:	b590      	push	{r4, r7, lr}
 80047fe:	b085      	sub	sp, #20
 8004800:	af00      	add	r7, sp, #0
 8004802:	0004      	movs	r4, r0
 8004804:	0008      	movs	r0, r1
 8004806:	0011      	movs	r1, r2
 8004808:	1dbb      	adds	r3, r7, #6
 800480a:	1c22      	adds	r2, r4, #0
 800480c:	801a      	strh	r2, [r3, #0]
 800480e:	1d3b      	adds	r3, r7, #4
 8004810:	1c02      	adds	r2, r0, #0
 8004812:	801a      	strh	r2, [r3, #0]
 8004814:	1cbb      	adds	r3, r7, #2
 8004816:	1c0a      	adds	r2, r1, #0
 8004818:	801a      	strh	r2, [r3, #0]
    if((x >= _width) || (y >= _height))
 800481a:	1dbb      	adds	r3, r7, #6
 800481c:	881b      	ldrh	r3, [r3, #0]
 800481e:	4a1c      	ldr	r2, [pc, #112]	@ (8004890 <ST7735_DrawPixel+0x94>)
 8004820:	2100      	movs	r1, #0
 8004822:	5e52      	ldrsh	r2, [r2, r1]
 8004824:	4293      	cmp	r3, r2
 8004826:	da2f      	bge.n	8004888 <ST7735_DrawPixel+0x8c>
 8004828:	1d3b      	adds	r3, r7, #4
 800482a:	881b      	ldrh	r3, [r3, #0]
 800482c:	4a19      	ldr	r2, [pc, #100]	@ (8004894 <ST7735_DrawPixel+0x98>)
 800482e:	2100      	movs	r1, #0
 8004830:	5e52      	ldrsh	r2, [r2, r1]
 8004832:	4293      	cmp	r3, r2
 8004834:	da28      	bge.n	8004888 <ST7735_DrawPixel+0x8c>
        return;

    ST7735_Select();
 8004836:	f7ff fe05 	bl	8004444 <ST7735_Select>

    ST7735_SetAddressWindow(x, y, x+1, y+1);
 800483a:	1dbb      	adds	r3, r7, #6
 800483c:	881b      	ldrh	r3, [r3, #0]
 800483e:	b2d8      	uxtb	r0, r3
 8004840:	1d3b      	adds	r3, r7, #4
 8004842:	881b      	ldrh	r3, [r3, #0]
 8004844:	b2d9      	uxtb	r1, r3
 8004846:	1dbb      	adds	r3, r7, #6
 8004848:	881b      	ldrh	r3, [r3, #0]
 800484a:	b2db      	uxtb	r3, r3
 800484c:	3301      	adds	r3, #1
 800484e:	b2da      	uxtb	r2, r3
 8004850:	1d3b      	adds	r3, r7, #4
 8004852:	881b      	ldrh	r3, [r3, #0]
 8004854:	b2db      	uxtb	r3, r3
 8004856:	3301      	adds	r3, #1
 8004858:	b2db      	uxtb	r3, r3
 800485a:	f7ff febb 	bl	80045d4 <ST7735_SetAddressWindow>
    uint8_t data[] = { color >> 8, color & 0xFF };
 800485e:	1cbb      	adds	r3, r7, #2
 8004860:	881b      	ldrh	r3, [r3, #0]
 8004862:	0a1b      	lsrs	r3, r3, #8
 8004864:	b29b      	uxth	r3, r3
 8004866:	b2da      	uxtb	r2, r3
 8004868:	210c      	movs	r1, #12
 800486a:	187b      	adds	r3, r7, r1
 800486c:	701a      	strb	r2, [r3, #0]
 800486e:	1cbb      	adds	r3, r7, #2
 8004870:	881b      	ldrh	r3, [r3, #0]
 8004872:	b2da      	uxtb	r2, r3
 8004874:	187b      	adds	r3, r7, r1
 8004876:	705a      	strb	r2, [r3, #1]
    ST7735_WriteData(data, sizeof(data));
 8004878:	187b      	adds	r3, r7, r1
 800487a:	2102      	movs	r1, #2
 800487c:	0018      	movs	r0, r3
 800487e:	f7ff fe2b 	bl	80044d8 <ST7735_WriteData>

    ST7735_Unselect();
 8004882:	f7ff fdeb 	bl	800445c <ST7735_Unselect>
 8004886:	e000      	b.n	800488a <ST7735_DrawPixel+0x8e>
        return;
 8004888:	46c0      	nop			@ (mov r8, r8)
}
 800488a:	46bd      	mov	sp, r7
 800488c:	b005      	add	sp, #20
 800488e:	bd90      	pop	{r4, r7, pc}
 8004890:	20000b98 	.word	0x20000b98
 8004894:	20000b9a 	.word	0x20000b9a

08004898 <ST7735_DrawImage>:
    }

    ST7735_Unselect();
}

void ST7735_DrawImage(uint16_t x, uint16_t y, uint16_t w, uint16_t h, const uint16_t* data) {
 8004898:	b5b0      	push	{r4, r5, r7, lr}
 800489a:	b082      	sub	sp, #8
 800489c:	af00      	add	r7, sp, #0
 800489e:	0005      	movs	r5, r0
 80048a0:	000c      	movs	r4, r1
 80048a2:	0010      	movs	r0, r2
 80048a4:	0019      	movs	r1, r3
 80048a6:	1dbb      	adds	r3, r7, #6
 80048a8:	1c2a      	adds	r2, r5, #0
 80048aa:	801a      	strh	r2, [r3, #0]
 80048ac:	1d3b      	adds	r3, r7, #4
 80048ae:	1c22      	adds	r2, r4, #0
 80048b0:	801a      	strh	r2, [r3, #0]
 80048b2:	1cbb      	adds	r3, r7, #2
 80048b4:	1c02      	adds	r2, r0, #0
 80048b6:	801a      	strh	r2, [r3, #0]
 80048b8:	003b      	movs	r3, r7
 80048ba:	1c0a      	adds	r2, r1, #0
 80048bc:	801a      	strh	r2, [r3, #0]
    if((x >= _width) || (y >= _height)) return;
 80048be:	1dbb      	adds	r3, r7, #6
 80048c0:	881b      	ldrh	r3, [r3, #0]
 80048c2:	4a2a      	ldr	r2, [pc, #168]	@ (800496c <ST7735_DrawImage+0xd4>)
 80048c4:	2100      	movs	r1, #0
 80048c6:	5e52      	ldrsh	r2, [r2, r1]
 80048c8:	4293      	cmp	r3, r2
 80048ca:	da47      	bge.n	800495c <ST7735_DrawImage+0xc4>
 80048cc:	1d3b      	adds	r3, r7, #4
 80048ce:	881b      	ldrh	r3, [r3, #0]
 80048d0:	4a27      	ldr	r2, [pc, #156]	@ (8004970 <ST7735_DrawImage+0xd8>)
 80048d2:	2100      	movs	r1, #0
 80048d4:	5e52      	ldrsh	r2, [r2, r1]
 80048d6:	4293      	cmp	r3, r2
 80048d8:	da40      	bge.n	800495c <ST7735_DrawImage+0xc4>
    if((x + w - 1) >= _width) return;
 80048da:	1dbb      	adds	r3, r7, #6
 80048dc:	881a      	ldrh	r2, [r3, #0]
 80048de:	1cbb      	adds	r3, r7, #2
 80048e0:	881b      	ldrh	r3, [r3, #0]
 80048e2:	18d3      	adds	r3, r2, r3
 80048e4:	4a21      	ldr	r2, [pc, #132]	@ (800496c <ST7735_DrawImage+0xd4>)
 80048e6:	2100      	movs	r1, #0
 80048e8:	5e52      	ldrsh	r2, [r2, r1]
 80048ea:	4293      	cmp	r3, r2
 80048ec:	dc38      	bgt.n	8004960 <ST7735_DrawImage+0xc8>
    if((y + h - 1) >= _height) return;
 80048ee:	1d3b      	adds	r3, r7, #4
 80048f0:	881a      	ldrh	r2, [r3, #0]
 80048f2:	003b      	movs	r3, r7
 80048f4:	881b      	ldrh	r3, [r3, #0]
 80048f6:	18d3      	adds	r3, r2, r3
 80048f8:	4a1d      	ldr	r2, [pc, #116]	@ (8004970 <ST7735_DrawImage+0xd8>)
 80048fa:	2100      	movs	r1, #0
 80048fc:	5e52      	ldrsh	r2, [r2, r1]
 80048fe:	4293      	cmp	r3, r2
 8004900:	dc30      	bgt.n	8004964 <ST7735_DrawImage+0xcc>

    ST7735_Select();
 8004902:	f7ff fd9f 	bl	8004444 <ST7735_Select>
    ST7735_SetAddressWindow(x, y, x+w-1, y+h-1);
 8004906:	1dbb      	adds	r3, r7, #6
 8004908:	881b      	ldrh	r3, [r3, #0]
 800490a:	b2d8      	uxtb	r0, r3
 800490c:	1d3b      	adds	r3, r7, #4
 800490e:	881b      	ldrh	r3, [r3, #0]
 8004910:	b2d9      	uxtb	r1, r3
 8004912:	1dbb      	adds	r3, r7, #6
 8004914:	881b      	ldrh	r3, [r3, #0]
 8004916:	b2da      	uxtb	r2, r3
 8004918:	1cbb      	adds	r3, r7, #2
 800491a:	881b      	ldrh	r3, [r3, #0]
 800491c:	b2db      	uxtb	r3, r3
 800491e:	18d3      	adds	r3, r2, r3
 8004920:	b2db      	uxtb	r3, r3
 8004922:	3b01      	subs	r3, #1
 8004924:	b2dc      	uxtb	r4, r3
 8004926:	1d3b      	adds	r3, r7, #4
 8004928:	881b      	ldrh	r3, [r3, #0]
 800492a:	b2da      	uxtb	r2, r3
 800492c:	003b      	movs	r3, r7
 800492e:	881b      	ldrh	r3, [r3, #0]
 8004930:	b2db      	uxtb	r3, r3
 8004932:	18d3      	adds	r3, r2, r3
 8004934:	b2db      	uxtb	r3, r3
 8004936:	3b01      	subs	r3, #1
 8004938:	b2db      	uxtb	r3, r3
 800493a:	0022      	movs	r2, r4
 800493c:	f7ff fe4a 	bl	80045d4 <ST7735_SetAddressWindow>
    ST7735_WriteData((uint8_t*)data, sizeof(uint16_t)*w*h);
 8004940:	1cbb      	adds	r3, r7, #2
 8004942:	881b      	ldrh	r3, [r3, #0]
 8004944:	003a      	movs	r2, r7
 8004946:	8812      	ldrh	r2, [r2, #0]
 8004948:	4353      	muls	r3, r2
 800494a:	005a      	lsls	r2, r3, #1
 800494c:	69bb      	ldr	r3, [r7, #24]
 800494e:	0011      	movs	r1, r2
 8004950:	0018      	movs	r0, r3
 8004952:	f7ff fdc1 	bl	80044d8 <ST7735_WriteData>
    ST7735_Unselect();
 8004956:	f7ff fd81 	bl	800445c <ST7735_Unselect>
 800495a:	e004      	b.n	8004966 <ST7735_DrawImage+0xce>
    if((x >= _width) || (y >= _height)) return;
 800495c:	46c0      	nop			@ (mov r8, r8)
 800495e:	e002      	b.n	8004966 <ST7735_DrawImage+0xce>
    if((x + w - 1) >= _width) return;
 8004960:	46c0      	nop			@ (mov r8, r8)
 8004962:	e000      	b.n	8004966 <ST7735_DrawImage+0xce>
    if((y + h - 1) >= _height) return;
 8004964:	46c0      	nop			@ (mov r8, r8)
}
 8004966:	46bd      	mov	sp, r7
 8004968:	b002      	add	sp, #8
 800496a:	bdb0      	pop	{r4, r5, r7, pc}
 800496c:	20000b98 	.word	0x20000b98
 8004970:	20000b9a 	.word	0x20000b9a

08004974 <minmea_tocoord>:
/**
 * Convert a raw coordinate to a floating point DD.DDD... value.
 * Returns NaN for "unknown" values.
 */
static inline float minmea_tocoord(struct minmea_float *f)
{
 8004974:	b5b0      	push	{r4, r5, r7, lr}
 8004976:	b084      	sub	sp, #16
 8004978:	af00      	add	r7, sp, #0
 800497a:	6078      	str	r0, [r7, #4]
    if (f->scale == 0)
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	685b      	ldr	r3, [r3, #4]
 8004980:	2b00      	cmp	r3, #0
 8004982:	d101      	bne.n	8004988 <minmea_tocoord+0x14>
        return NAN;
 8004984:	4b1c      	ldr	r3, [pc, #112]	@ (80049f8 <minmea_tocoord+0x84>)
 8004986:	e033      	b.n	80049f0 <minmea_tocoord+0x7c>
    int_least32_t degrees = f->value / (f->scale * 100);
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681a      	ldr	r2, [r3, #0]
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	685b      	ldr	r3, [r3, #4]
 8004990:	2164      	movs	r1, #100	@ 0x64
 8004992:	434b      	muls	r3, r1
 8004994:	0019      	movs	r1, r3
 8004996:	0010      	movs	r0, r2
 8004998:	f7fb fc64 	bl	8000264 <__divsi3>
 800499c:	0003      	movs	r3, r0
 800499e:	60fb      	str	r3, [r7, #12]
    int_least32_t minutes = f->value % (f->scale * 100);
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681a      	ldr	r2, [r3, #0]
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	685b      	ldr	r3, [r3, #4]
 80049a8:	2164      	movs	r1, #100	@ 0x64
 80049aa:	434b      	muls	r3, r1
 80049ac:	0019      	movs	r1, r3
 80049ae:	0010      	movs	r0, r2
 80049b0:	f7fb fd3e 	bl	8000430 <__aeabi_idivmod>
 80049b4:	000b      	movs	r3, r1
 80049b6:	60bb      	str	r3, [r7, #8]
    return (float) degrees + (float) minutes / (60 * f->scale);
 80049b8:	68f8      	ldr	r0, [r7, #12]
 80049ba:	f7fc fef5 	bl	80017a8 <__aeabi_i2f>
 80049be:	1c04      	adds	r4, r0, #0
 80049c0:	68b8      	ldr	r0, [r7, #8]
 80049c2:	f7fc fef1 	bl	80017a8 <__aeabi_i2f>
 80049c6:	1c05      	adds	r5, r0, #0
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	685a      	ldr	r2, [r3, #4]
 80049cc:	0013      	movs	r3, r2
 80049ce:	011b      	lsls	r3, r3, #4
 80049d0:	1a9b      	subs	r3, r3, r2
 80049d2:	009b      	lsls	r3, r3, #2
 80049d4:	0018      	movs	r0, r3
 80049d6:	f7fc fee7 	bl	80017a8 <__aeabi_i2f>
 80049da:	1c03      	adds	r3, r0, #0
 80049dc:	1c19      	adds	r1, r3, #0
 80049de:	1c28      	adds	r0, r5, #0
 80049e0:	f7fc f936 	bl	8000c50 <__aeabi_fdiv>
 80049e4:	1c03      	adds	r3, r0, #0
 80049e6:	1c19      	adds	r1, r3, #0
 80049e8:	1c20      	adds	r0, r4, #0
 80049ea:	f7fb ff3f 	bl	800086c <__aeabi_fadd>
 80049ee:	1c03      	adds	r3, r0, #0
}
 80049f0:	1c18      	adds	r0, r3, #0
 80049f2:	46bd      	mov	sp, r7
 80049f4:	b004      	add	sp, #16
 80049f6:	bdb0      	pop	{r4, r5, r7, pc}
 80049f8:	7fc00000 	.word	0x7fc00000

080049fc <json_getSibling>:

/** Get the next sibling of a JSON property that is within a JSON object or array.
  * @param json A valid handler of a json property.
  * @retval The handler of the next sibling if found.
  * @retval Null pointer if the json property is the last one. */
static inline json_t const* json_getSibling( json_t const* json ) {
 80049fc:	b580      	push	{r7, lr}
 80049fe:	b082      	sub	sp, #8
 8004a00:	af00      	add	r7, sp, #0
 8004a02:	6078      	str	r0, [r7, #4]
    return json->sibling;
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
}
 8004a08:	0018      	movs	r0, r3
 8004a0a:	46bd      	mov	sp, r7
 8004a0c:	b002      	add	sp, #8
 8004a0e:	bd80      	pop	{r7, pc}

08004a10 <json_getChild>:
/** Get the first property of a JSON object or array.
  * @param json A valid handler of a json property.
  *             Its type must be JSON_OBJ or JSON_ARRAY.
  * @retval The handler of the first property if there is.
  * @retval Null pointer if the json object has not properties. */
static inline json_t const* json_getChild( json_t const* json ) {
 8004a10:	b580      	push	{r7, lr}
 8004a12:	b082      	sub	sp, #8
 8004a14:	af00      	add	r7, sp, #0
 8004a16:	6078      	str	r0, [r7, #4]
    return json->u.c.child;
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	689b      	ldr	r3, [r3, #8]
}
 8004a1c:	0018      	movs	r0, r3
 8004a1e:	46bd      	mov	sp, r7
 8004a20:	b002      	add	sp, #8
 8004a22:	bd80      	pop	{r7, pc}

08004a24 <json_getInteger>:
}

/** Get the value of a json integer property.
  * @param property A valid handler of a json object. Its type must be JSON_INTEGER.
  * @return The value stdint. */
static inline int64_t json_getInteger( json_t const* property ) {
 8004a24:	b580      	push	{r7, lr}
 8004a26:	b082      	sub	sp, #8
 8004a28:	af00      	add	r7, sp, #0
 8004a2a:	6078      	str	r0, [r7, #4]
  return strtoll( property->u.value,(char**)NULL, 10);
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	689b      	ldr	r3, [r3, #8]
 8004a30:	220a      	movs	r2, #10
 8004a32:	2100      	movs	r1, #0
 8004a34:	0018      	movs	r0, r3
 8004a36:	f009 ff73 	bl	800e920 <strtoll>
 8004a3a:	0002      	movs	r2, r0
 8004a3c:	000b      	movs	r3, r1
}
 8004a3e:	0010      	movs	r0, r2
 8004a40:	0019      	movs	r1, r3
 8004a42:	46bd      	mov	sp, r7
 8004a44:	b002      	add	sp, #8
 8004a46:	bd80      	pop	{r7, pc}

08004a48 <json_getReal>:

/** Get the value of a json real property.
  * @param property A valid handler of a json object. Its type must be JSON_REAL.
  * @return The value. */
static inline double json_getReal( json_t const* property ) {
 8004a48:	b580      	push	{r7, lr}
 8004a4a:	b082      	sub	sp, #8
 8004a4c:	af00      	add	r7, sp, #0
 8004a4e:	6078      	str	r0, [r7, #4]
  return strtod( property->u.value,(char**)NULL );
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	689b      	ldr	r3, [r3, #8]
 8004a54:	2100      	movs	r1, #0
 8004a56:	0018      	movs	r0, r3
 8004a58:	f009 fe1a 	bl	800e690 <strtod>
 8004a5c:	0002      	movs	r2, r0
 8004a5e:	000b      	movs	r3, r1
}
 8004a60:	0010      	movs	r0, r2
 8004a62:	0019      	movs	r1, r3
 8004a64:	46bd      	mov	sp, r7
 8004a66:	b002      	add	sp, #8
 8004a68:	bd80      	pop	{r7, pc}
	...

08004a6c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004a6c:	b5b0      	push	{r4, r5, r7, lr}
 8004a6e:	b08c      	sub	sp, #48	@ 0x30
 8004a70:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004a72:	f003 fd6d 	bl	8008550 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004a76:	f000 fc8f 	bl	8005398 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  StructInit();
 8004a7a:	f001 f9af 	bl	8005ddc <StructInit>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004a7e:	f000 ff41 	bl	8005904 <MX_GPIO_Init>
  MX_I2C1_Init();
 8004a82:	f000 fceb 	bl	800545c <MX_I2C1_Init>
  MX_SPI1_Init();
 8004a86:	f000 fdd9 	bl	800563c <MX_SPI1_Init>
  MX_TIM17_Init();
 8004a8a:	f000 fe17 	bl	80056bc <MX_TIM17_Init>
  MX_USART1_UART_Init();
 8004a8e:	f000 fe9d 	bl	80057cc <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8004a92:	f000 fee9 	bl	8005868 <MX_USART2_UART_Init>
  MX_RTC_Init();
 8004a96:	f000 fd21 	bl	80054dc <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  PeripheralInit();
 8004a9a:	f001 f965 	bl	8005d68 <PeripheralInit>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
      //Before entering the while, fill the screen to clear it once
      fillScreen(BLACK);
 8004a9e:	2000      	movs	r0, #0
 8004aa0:	f7ff fb96 	bl	80041d0 <fillScreen>
  while (1)
  {
	  _ADXL343_ReadReg8(0x15, &steps, 1);
 8004aa4:	4baf      	ldr	r3, [pc, #700]	@ (8004d64 <main+0x2f8>)
 8004aa6:	2201      	movs	r2, #1
 8004aa8:	0019      	movs	r1, r3
 8004aaa:	2015      	movs	r0, #21
 8004aac:	f001 fa46 	bl	8005f3c <_ADXL343_ReadReg8>

	  //SendData();
	  //ReceiveData();
	  //_ADXL343_ReadReg8(0x00, &steps, 1);
	  if(CheckExp(game.dailyGoal, game.stepsToday)==1)
 8004ab0:	4aad      	ldr	r2, [pc, #692]	@ (8004d68 <main+0x2fc>)
 8004ab2:	2392      	movs	r3, #146	@ 0x92
 8004ab4:	005b      	lsls	r3, r3, #1
 8004ab6:	58d3      	ldr	r3, [r2, r3]
 8004ab8:	0018      	movs	r0, r3
 8004aba:	4aab      	ldr	r2, [pc, #684]	@ (8004d68 <main+0x2fc>)
 8004abc:	2390      	movs	r3, #144	@ 0x90
 8004abe:	005b      	lsls	r3, r3, #1
 8004ac0:	58d3      	ldr	r3, [r2, r3]
 8004ac2:	0019      	movs	r1, r3
 8004ac4:	f001 fd48 	bl	8006558 <CheckExp>
 8004ac8:	0003      	movs	r3, r0
 8004aca:	2b01      	cmp	r3, #1
 8004acc:	d10c      	bne.n	8004ae8 <main+0x7c>
	  {
		  game.mood+=moodIncrementUp;
 8004ace:	4ba6      	ldr	r3, [pc, #664]	@ (8004d68 <main+0x2fc>)
 8004ad0:	7c5a      	ldrb	r2, [r3, #17]
 8004ad2:	2301      	movs	r3, #1
 8004ad4:	b2db      	uxtb	r3, r3
 8004ad6:	18d3      	adds	r3, r2, r3
 8004ad8:	b2da      	uxtb	r2, r3
 8004ada:	4ba3      	ldr	r3, [pc, #652]	@ (8004d68 <main+0x2fc>)
 8004adc:	745a      	strb	r2, [r3, #17]
		  game.stepsToday=0;
 8004ade:	4aa2      	ldr	r2, [pc, #648]	@ (8004d68 <main+0x2fc>)
 8004ae0:	2390      	movs	r3, #144	@ 0x90
 8004ae2:	005b      	lsls	r3, r3, #1
 8004ae4:	2100      	movs	r1, #0
 8004ae6:	50d1      	str	r1, [r2, r3]
	  }
	  if(checkTime){
 8004ae8:	4ba0      	ldr	r3, [pc, #640]	@ (8004d6c <main+0x300>)
 8004aea:	881b      	ldrh	r3, [r3, #0]
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d04a      	beq.n	8004b86 <main+0x11a>
	  if(((game.time.minutes%dayLength)==0) && game.time.seconds>0){
 8004af0:	4b9d      	ldr	r3, [pc, #628]	@ (8004d68 <main+0x2fc>)
 8004af2:	685b      	ldr	r3, [r3, #4]
 8004af4:	2218      	movs	r2, #24
 8004af6:	0011      	movs	r1, r2
 8004af8:	0018      	movs	r0, r3
 8004afa:	f7fb fc99 	bl	8000430 <__aeabi_idivmod>
 8004afe:	1e0b      	subs	r3, r1, #0
 8004b00:	d12c      	bne.n	8004b5c <main+0xf0>
 8004b02:	4b99      	ldr	r3, [pc, #612]	@ (8004d68 <main+0x2fc>)
 8004b04:	689b      	ldr	r3, [r3, #8]
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	dd28      	ble.n	8004b5c <main+0xf0>
		  if(CheckExp(game.dailyGoal, game.stepsToday)==-1)game.mood-=moodIncrementDown;
 8004b0a:	4a97      	ldr	r2, [pc, #604]	@ (8004d68 <main+0x2fc>)
 8004b0c:	2392      	movs	r3, #146	@ 0x92
 8004b0e:	005b      	lsls	r3, r3, #1
 8004b10:	58d3      	ldr	r3, [r2, r3]
 8004b12:	0018      	movs	r0, r3
 8004b14:	4a94      	ldr	r2, [pc, #592]	@ (8004d68 <main+0x2fc>)
 8004b16:	2390      	movs	r3, #144	@ 0x90
 8004b18:	005b      	lsls	r3, r3, #1
 8004b1a:	58d3      	ldr	r3, [r2, r3]
 8004b1c:	0019      	movs	r1, r3
 8004b1e:	f001 fd1b 	bl	8006558 <CheckExp>
 8004b22:	0003      	movs	r3, r0
 8004b24:	3301      	adds	r3, #1
 8004b26:	d107      	bne.n	8004b38 <main+0xcc>
 8004b28:	4b8f      	ldr	r3, [pc, #572]	@ (8004d68 <main+0x2fc>)
 8004b2a:	7c5a      	ldrb	r2, [r3, #17]
 8004b2c:	2301      	movs	r3, #1
 8004b2e:	b2db      	uxtb	r3, r3
 8004b30:	1ad3      	subs	r3, r2, r3
 8004b32:	b2da      	uxtb	r2, r3
 8004b34:	4b8c      	ldr	r3, [pc, #560]	@ (8004d68 <main+0x2fc>)
 8004b36:	745a      	strb	r2, [r3, #17]
		  game.stepsToday=0;
 8004b38:	4a8b      	ldr	r2, [pc, #556]	@ (8004d68 <main+0x2fc>)
 8004b3a:	2390      	movs	r3, #144	@ 0x90
 8004b3c:	005b      	lsls	r3, r3, #1
 8004b3e:	2100      	movs	r1, #0
 8004b40:	50d1      	str	r1, [r2, r3]
		  memset(&game.positions, 0, sizeof(game.positions));
 8004b42:	2380      	movs	r3, #128	@ 0x80
 8004b44:	005a      	lsls	r2, r3, #1
 8004b46:	4b8a      	ldr	r3, [pc, #552]	@ (8004d70 <main+0x304>)
 8004b48:	2100      	movs	r1, #0
 8004b4a:	0018      	movs	r0, r3
 8004b4c:	f00a f826 	bl	800eb9c <memset>
		  game.numLocations=0;
 8004b50:	4b85      	ldr	r3, [pc, #532]	@ (8004d68 <main+0x2fc>)
 8004b52:	2200      	movs	r2, #0
 8004b54:	615a      	str	r2, [r3, #20]
		  checkTime=0;
 8004b56:	4b85      	ldr	r3, [pc, #532]	@ (8004d6c <main+0x300>)
 8004b58:	2200      	movs	r2, #0
 8004b5a:	801a      	strh	r2, [r3, #0]
	  }

	  if(((game.time.minutes%weekLength)==0) && game.time.seconds>0){
 8004b5c:	4b82      	ldr	r3, [pc, #520]	@ (8004d68 <main+0x2fc>)
 8004b5e:	685b      	ldr	r3, [r3, #4]
 8004b60:	22a8      	movs	r2, #168	@ 0xa8
 8004b62:	0011      	movs	r1, r2
 8004b64:	0018      	movs	r0, r3
 8004b66:	f7fb fc63 	bl	8000430 <__aeabi_idivmod>
 8004b6a:	1e0b      	subs	r3, r1, #0
 8004b6c:	d10b      	bne.n	8004b86 <main+0x11a>
 8004b6e:	4b7e      	ldr	r3, [pc, #504]	@ (8004d68 <main+0x2fc>)
 8004b70:	689b      	ldr	r3, [r3, #8]
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	dd07      	ble.n	8004b86 <main+0x11a>
		  game.weeklySteps=0;
 8004b76:	4a7c      	ldr	r2, [pc, #496]	@ (8004d68 <main+0x2fc>)
 8004b78:	238e      	movs	r3, #142	@ 0x8e
 8004b7a:	005b      	lsls	r3, r3, #1
 8004b7c:	2100      	movs	r1, #0
 8004b7e:	50d1      	str	r1, [r2, r3]
		  checkTime=0;
 8004b80:	4b7a      	ldr	r3, [pc, #488]	@ (8004d6c <main+0x300>)
 8004b82:	2200      	movs	r2, #0
 8004b84:	801a      	strh	r2, [r3, #0]
	  }
	  }
	  if((game.time.minutes%dayLength)==1) checkTime=1;
 8004b86:	4b78      	ldr	r3, [pc, #480]	@ (8004d68 <main+0x2fc>)
 8004b88:	685b      	ldr	r3, [r3, #4]
 8004b8a:	2218      	movs	r2, #24
 8004b8c:	0011      	movs	r1, r2
 8004b8e:	0018      	movs	r0, r3
 8004b90:	f7fb fc4e 	bl	8000430 <__aeabi_idivmod>
 8004b94:	000b      	movs	r3, r1
 8004b96:	2b01      	cmp	r3, #1
 8004b98:	d102      	bne.n	8004ba0 <main+0x134>
 8004b9a:	4b74      	ldr	r3, [pc, #464]	@ (8004d6c <main+0x300>)
 8004b9c:	2201      	movs	r2, #1
 8004b9e:	801a      	strh	r2, [r3, #0]
	  if(steps!=0){
 8004ba0:	4b70      	ldr	r3, [pc, #448]	@ (8004d64 <main+0x2f8>)
 8004ba2:	781b      	ldrb	r3, [r3, #0]
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d027      	beq.n	8004bf8 <main+0x18c>
	  game.stepsToday +=steps;
 8004ba8:	4a6f      	ldr	r2, [pc, #444]	@ (8004d68 <main+0x2fc>)
 8004baa:	2390      	movs	r3, #144	@ 0x90
 8004bac:	005b      	lsls	r3, r3, #1
 8004bae:	58d3      	ldr	r3, [r2, r3]
 8004bb0:	4a6c      	ldr	r2, [pc, #432]	@ (8004d64 <main+0x2f8>)
 8004bb2:	7812      	ldrb	r2, [r2, #0]
 8004bb4:	1899      	adds	r1, r3, r2
 8004bb6:	4a6c      	ldr	r2, [pc, #432]	@ (8004d68 <main+0x2fc>)
 8004bb8:	2390      	movs	r3, #144	@ 0x90
 8004bba:	005b      	lsls	r3, r3, #1
 8004bbc:	50d1      	str	r1, [r2, r3]
	  game.weeklySteps+=steps;
 8004bbe:	4a6a      	ldr	r2, [pc, #424]	@ (8004d68 <main+0x2fc>)
 8004bc0:	238e      	movs	r3, #142	@ 0x8e
 8004bc2:	005b      	lsls	r3, r3, #1
 8004bc4:	58d3      	ldr	r3, [r2, r3]
 8004bc6:	4a67      	ldr	r2, [pc, #412]	@ (8004d64 <main+0x2f8>)
 8004bc8:	7812      	ldrb	r2, [r2, #0]
 8004bca:	1899      	adds	r1, r3, r2
 8004bcc:	4a66      	ldr	r2, [pc, #408]	@ (8004d68 <main+0x2fc>)
 8004bce:	238e      	movs	r3, #142	@ 0x8e
 8004bd0:	005b      	lsls	r3, r3, #1
 8004bd2:	50d1      	str	r1, [r2, r3]
	  game.allSteps+=steps;
 8004bd4:	4a64      	ldr	r2, [pc, #400]	@ (8004d68 <main+0x2fc>)
 8004bd6:	238c      	movs	r3, #140	@ 0x8c
 8004bd8:	005b      	lsls	r3, r3, #1
 8004bda:	58d3      	ldr	r3, [r2, r3]
 8004bdc:	4a61      	ldr	r2, [pc, #388]	@ (8004d64 <main+0x2f8>)
 8004bde:	7812      	ldrb	r2, [r2, #0]
 8004be0:	1899      	adds	r1, r3, r2
 8004be2:	4a61      	ldr	r2, [pc, #388]	@ (8004d68 <main+0x2fc>)
 8004be4:	238c      	movs	r3, #140	@ 0x8c
 8004be6:	005b      	lsls	r3, r3, #1
 8004be8:	50d1      	str	r1, [r2, r3]
	  steps=0;
 8004bea:	4b5e      	ldr	r3, [pc, #376]	@ (8004d64 <main+0x2f8>)
 8004bec:	2200      	movs	r2, #0
 8004bee:	701a      	strb	r2, [r3, #0]
	  _ADXL343_WriteReg8(0x7E, 0xB1);
 8004bf0:	21b1      	movs	r1, #177	@ 0xb1
 8004bf2:	207e      	movs	r0, #126	@ 0x7e
 8004bf4:	f001 f9d4 	bl	8005fa0 <_ADXL343_WriteReg8>
	  }
	  ++updateScreen;
 8004bf8:	4b5e      	ldr	r3, [pc, #376]	@ (8004d74 <main+0x308>)
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	1c5a      	adds	r2, r3, #1
 8004bfe:	4b5d      	ldr	r3, [pc, #372]	@ (8004d74 <main+0x308>)
 8004c00:	601a      	str	r2, [r3, #0]
	  //SendData();
	  //HAL_UART_Transmit(&huart2, "hello", 5, 100);
	  switch(currentMenu){
 8004c02:	4b5d      	ldr	r3, [pc, #372]	@ (8004d78 <main+0x30c>)
 8004c04:	781b      	ldrb	r3, [r3, #0]
 8004c06:	2b04      	cmp	r3, #4
 8004c08:	d100      	bne.n	8004c0c <main+0x1a0>
 8004c0a:	e23e      	b.n	800508a <main+0x61e>
 8004c0c:	dd00      	ble.n	8004c10 <main+0x1a4>
 8004c0e:	e39b      	b.n	8005348 <main+0x8dc>
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d100      	bne.n	8004c16 <main+0x1aa>
 8004c14:	e0c4      	b.n	8004da0 <main+0x334>
 8004c16:	2b01      	cmp	r3, #1
 8004c18:	d000      	beq.n	8004c1c <main+0x1b0>
 8004c1a:	e395      	b.n	8005348 <main+0x8dc>
	  case Main:
		  if((totalFrames)%600==0) GetLatLon();
 8004c1c:	4b57      	ldr	r3, [pc, #348]	@ (8004d7c <main+0x310>)
 8004c1e:	881b      	ldrh	r3, [r3, #0]
 8004c20:	2296      	movs	r2, #150	@ 0x96
 8004c22:	0091      	lsls	r1, r2, #2
 8004c24:	0018      	movs	r0, r3
 8004c26:	f7fb fb19 	bl	800025c <__aeabi_uidivmod>
 8004c2a:	000b      	movs	r3, r1
 8004c2c:	b29b      	uxth	r3, r3
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d101      	bne.n	8004c36 <main+0x1ca>
 8004c32:	f001 fcd5 	bl	80065e0 <GetLatLon>


		  if(updateScreen>=5)
 8004c36:	4b4f      	ldr	r3, [pc, #316]	@ (8004d74 <main+0x308>)
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	2b04      	cmp	r3, #4
 8004c3c:	d93e      	bls.n	8004cbc <main+0x250>
		  {
			  updateScreen = 0;
 8004c3e:	4b4d      	ldr	r3, [pc, #308]	@ (8004d74 <main+0x308>)
 8004c40:	2200      	movs	r2, #0
 8004c42:	601a      	str	r2, [r3, #0]
			  //Animate character
			  switch(game.evo)
 8004c44:	4b48      	ldr	r3, [pc, #288]	@ (8004d68 <main+0x2fc>)
 8004c46:	7c1b      	ldrb	r3, [r3, #16]
 8004c48:	2b02      	cmp	r3, #2
 8004c4a:	d00f      	beq.n	8004c6c <main+0x200>
 8004c4c:	dc11      	bgt.n	8004c72 <main+0x206>
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d00e      	beq.n	8004c70 <main+0x204>
 8004c52:	2b01      	cmp	r3, #1
 8004c54:	d10d      	bne.n	8004c72 <main+0x206>
			  case 0:
				  //Animate as the egg
				  break;
			  case 1:
				  //Animate as the baby
				  Animate(animSitting,1,30,30,64,64);
 8004c56:	484a      	ldr	r0, [pc, #296]	@ (8004d80 <main+0x314>)
 8004c58:	2340      	movs	r3, #64	@ 0x40
 8004c5a:	9301      	str	r3, [sp, #4]
 8004c5c:	2340      	movs	r3, #64	@ 0x40
 8004c5e:	9300      	str	r3, [sp, #0]
 8004c60:	231e      	movs	r3, #30
 8004c62:	221e      	movs	r2, #30
 8004c64:	2101      	movs	r1, #1
 8004c66:	f001 f92d 	bl	8005ec4 <Animate>
				  break;
 8004c6a:	e002      	b.n	8004c72 <main+0x206>
			  case 2:
				  //Animate as the adult
				  break;
 8004c6c:	46c0      	nop			@ (mov r8, r8)
 8004c6e:	e000      	b.n	8004c72 <main+0x206>
				  break;
 8004c70:	46c0      	nop			@ (mov r8, r8)
			  }

			  //Update steps
			  drawString(0,150,"-SILLY LITTLE GUY-",WHITE,BLACK,1,1);
 8004c72:	2301      	movs	r3, #1
 8004c74:	425b      	negs	r3, r3
 8004c76:	4a43      	ldr	r2, [pc, #268]	@ (8004d84 <main+0x318>)
 8004c78:	2101      	movs	r1, #1
 8004c7a:	9102      	str	r1, [sp, #8]
 8004c7c:	2101      	movs	r1, #1
 8004c7e:	9101      	str	r1, [sp, #4]
 8004c80:	2100      	movs	r1, #0
 8004c82:	9100      	str	r1, [sp, #0]
 8004c84:	2196      	movs	r1, #150	@ 0x96
 8004c86:	2000      	movs	r0, #0
 8004c88:	f7ff f95d 	bl	8003f46 <drawString>
			  sprintf(buffer2, "Steps: %d ", game.stepsToday);
 8004c8c:	4a36      	ldr	r2, [pc, #216]	@ (8004d68 <main+0x2fc>)
 8004c8e:	2390      	movs	r3, #144	@ 0x90
 8004c90:	005b      	lsls	r3, r3, #1
 8004c92:	58d2      	ldr	r2, [r2, r3]
 8004c94:	493c      	ldr	r1, [pc, #240]	@ (8004d88 <main+0x31c>)
 8004c96:	4b3d      	ldr	r3, [pc, #244]	@ (8004d8c <main+0x320>)
 8004c98:	0018      	movs	r0, r3
 8004c9a:	f009 ff11 	bl	800eac0 <siprintf>
			  drawString(0, 10, buffer2, WHITE, BLACK, 1, 1);
 8004c9e:	2301      	movs	r3, #1
 8004ca0:	425b      	negs	r3, r3
 8004ca2:	4a3a      	ldr	r2, [pc, #232]	@ (8004d8c <main+0x320>)
 8004ca4:	2101      	movs	r1, #1
 8004ca6:	9102      	str	r1, [sp, #8]
 8004ca8:	2101      	movs	r1, #1
 8004caa:	9101      	str	r1, [sp, #4]
 8004cac:	2100      	movs	r1, #0
 8004cae:	9100      	str	r1, [sp, #0]
 8004cb0:	210a      	movs	r1, #10
 8004cb2:	2000      	movs	r0, #0
 8004cb4:	f7ff f947 	bl	8003f46 <drawString>
			  Emote();
 8004cb8:	f001 fdea 	bl	8006890 <Emote>
		  }

		  //Interact with the SLG
		  if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_1) == GPIO_PIN_SET )
 8004cbc:	4b34      	ldr	r3, [pc, #208]	@ (8004d90 <main+0x324>)
 8004cbe:	2102      	movs	r1, #2
 8004cc0:	0018      	movs	r0, r3
 8004cc2:	f003 ff4f 	bl	8008b64 <HAL_GPIO_ReadPin>
 8004cc6:	0003      	movs	r3, r0
 8004cc8:	2b01      	cmp	r3, #1
 8004cca:	d10f      	bne.n	8004cec <main+0x280>
		  {
			  effect = Evolution;
 8004ccc:	4b31      	ldr	r3, [pc, #196]	@ (8004d94 <main+0x328>)
 8004cce:	2206      	movs	r2, #6
 8004cd0:	701a      	strb	r2, [r3, #0]
			  PlayEffect(effect);
 8004cd2:	4b30      	ldr	r3, [pc, #192]	@ (8004d94 <main+0x328>)
 8004cd4:	781b      	ldrb	r3, [r3, #0]
 8004cd6:	0018      	movs	r0, r3
 8004cd8:	f000 fee2 	bl	8005aa0 <PlayEffect>
			  game.stepsToday = game.dailyGoal;
 8004cdc:	4a22      	ldr	r2, [pc, #136]	@ (8004d68 <main+0x2fc>)
 8004cde:	2392      	movs	r3, #146	@ 0x92
 8004ce0:	005b      	lsls	r3, r3, #1
 8004ce2:	58d1      	ldr	r1, [r2, r3]
 8004ce4:	4a20      	ldr	r2, [pc, #128]	@ (8004d68 <main+0x2fc>)
 8004ce6:	2390      	movs	r3, #144	@ 0x90
 8004ce8:	005b      	lsls	r3, r3, #1
 8004cea:	50d1      	str	r1, [r2, r3]
		  }


		  //Change current Menu
		  if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_2) == GPIO_PIN_SET ) {
 8004cec:	4b2a      	ldr	r3, [pc, #168]	@ (8004d98 <main+0x32c>)
 8004cee:	2104      	movs	r1, #4
 8004cf0:	0018      	movs	r0, r3
 8004cf2:	f003 ff37 	bl	8008b64 <HAL_GPIO_ReadPin>
 8004cf6:	0003      	movs	r3, r0
 8004cf8:	2b01      	cmp	r3, #1
 8004cfa:	d111      	bne.n	8004d20 <main+0x2b4>
			  effect = MenuBeep;
 8004cfc:	4b25      	ldr	r3, [pc, #148]	@ (8004d94 <main+0x328>)
 8004cfe:	2200      	movs	r2, #0
 8004d00:	701a      	strb	r2, [r3, #0]
			  PlayEffect(effect);
 8004d02:	4b24      	ldr	r3, [pc, #144]	@ (8004d94 <main+0x328>)
 8004d04:	781b      	ldrb	r3, [r3, #0]
 8004d06:	0018      	movs	r0, r3
 8004d08:	f000 feca 	bl	8005aa0 <PlayEffect>

			  currentMenu = Settings;
 8004d0c:	4b1a      	ldr	r3, [pc, #104]	@ (8004d78 <main+0x30c>)
 8004d0e:	2204      	movs	r2, #4
 8004d10:	701a      	strb	r2, [r3, #0]
			  canChange = 0;
 8004d12:	4b22      	ldr	r3, [pc, #136]	@ (8004d9c <main+0x330>)
 8004d14:	2200      	movs	r2, #0
 8004d16:	701a      	strb	r2, [r3, #0]
			  fillScreen(BLACK);
 8004d18:	2000      	movs	r0, #0
 8004d1a:	f7ff fa59 	bl	80041d0 <fillScreen>
		  }
		  else
			  canChange = 1;


		  break;
 8004d1e:	e313      	b.n	8005348 <main+0x8dc>
		  else if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_11) == GPIO_PIN_SET ) {
 8004d20:	2380      	movs	r3, #128	@ 0x80
 8004d22:	011a      	lsls	r2, r3, #4
 8004d24:	23a0      	movs	r3, #160	@ 0xa0
 8004d26:	05db      	lsls	r3, r3, #23
 8004d28:	0011      	movs	r1, r2
 8004d2a:	0018      	movs	r0, r3
 8004d2c:	f003 ff1a 	bl	8008b64 <HAL_GPIO_ReadPin>
 8004d30:	0003      	movs	r3, r0
 8004d32:	2b01      	cmp	r3, #1
 8004d34:	d111      	bne.n	8004d5a <main+0x2ee>
			  effect = MenuBeep;
 8004d36:	4b17      	ldr	r3, [pc, #92]	@ (8004d94 <main+0x328>)
 8004d38:	2200      	movs	r2, #0
 8004d3a:	701a      	strb	r2, [r3, #0]
			  PlayEffect(effect);
 8004d3c:	4b15      	ldr	r3, [pc, #84]	@ (8004d94 <main+0x328>)
 8004d3e:	781b      	ldrb	r3, [r3, #0]
 8004d40:	0018      	movs	r0, r3
 8004d42:	f000 fead 	bl	8005aa0 <PlayEffect>
			  currentMenu = StatsDisplay;
 8004d46:	4b0c      	ldr	r3, [pc, #48]	@ (8004d78 <main+0x30c>)
 8004d48:	2200      	movs	r2, #0
 8004d4a:	701a      	strb	r2, [r3, #0]
			  canChange = 0;
 8004d4c:	4b13      	ldr	r3, [pc, #76]	@ (8004d9c <main+0x330>)
 8004d4e:	2200      	movs	r2, #0
 8004d50:	701a      	strb	r2, [r3, #0]
			  fillScreen(BLACK);
 8004d52:	2000      	movs	r0, #0
 8004d54:	f7ff fa3c 	bl	80041d0 <fillScreen>
		  break;
 8004d58:	e2f6      	b.n	8005348 <main+0x8dc>
			  canChange = 1;
 8004d5a:	4b10      	ldr	r3, [pc, #64]	@ (8004d9c <main+0x330>)
 8004d5c:	2201      	movs	r2, #1
 8004d5e:	701a      	strb	r2, [r3, #0]
		  break;
 8004d60:	e2f2      	b.n	8005348 <main+0x8dc>
 8004d62:	46c0      	nop			@ (mov r8, r8)
 8004d64:	20001ba4 	.word	0x20001ba4
 8004d68:	20000ba8 	.word	0x20000ba8
 8004d6c:	20000000 	.word	0x20000000
 8004d70:	20000bc0 	.word	0x20000bc0
 8004d74:	20001b18 	.word	0x20001b18
 8004d78:	200009a4 	.word	0x200009a4
 8004d7c:	20000d4c 	.word	0x20000d4c
 8004d80:	20001b2c 	.word	0x20001b2c
 8004d84:	08011240 	.word	0x08011240
 8004d88:	08011254 	.word	0x08011254
 8004d8c:	20001b40 	.word	0x20001b40
 8004d90:	50000800 	.word	0x50000800
 8004d94:	20000ba4 	.word	0x20000ba4
 8004d98:	50000400 	.word	0x50000400
 8004d9c:	200009a5 	.word	0x200009a5
	  case StatsDisplay:

		  if(updateScreen>=5)
 8004da0:	4bef      	ldr	r3, [pc, #956]	@ (8005160 <main+0x6f4>)
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	2b04      	cmp	r3, #4
 8004da6:	d800      	bhi.n	8004daa <main+0x33e>
 8004da8:	e151      	b.n	800504e <main+0x5e2>
		  {
			  //fillScreen(BLACK);

			  drawString(0, 150, "STEPS", WHITE, BLACK, 1, 1);
 8004daa:	2301      	movs	r3, #1
 8004dac:	425b      	negs	r3, r3
 8004dae:	4aed      	ldr	r2, [pc, #948]	@ (8005164 <main+0x6f8>)
 8004db0:	2101      	movs	r1, #1
 8004db2:	9102      	str	r1, [sp, #8]
 8004db4:	2101      	movs	r1, #1
 8004db6:	9101      	str	r1, [sp, #4]
 8004db8:	2100      	movs	r1, #0
 8004dba:	9100      	str	r1, [sp, #0]
 8004dbc:	2196      	movs	r1, #150	@ 0x96
 8004dbe:	2000      	movs	r0, #0
 8004dc0:	f7ff f8c1 	bl	8003f46 <drawString>
			  sprintf(buffer2, "Today: %d ", game.stepsToday);
 8004dc4:	4ae8      	ldr	r2, [pc, #928]	@ (8005168 <main+0x6fc>)
 8004dc6:	2390      	movs	r3, #144	@ 0x90
 8004dc8:	005b      	lsls	r3, r3, #1
 8004dca:	58d2      	ldr	r2, [r2, r3]
 8004dcc:	49e7      	ldr	r1, [pc, #924]	@ (800516c <main+0x700>)
 8004dce:	4be8      	ldr	r3, [pc, #928]	@ (8005170 <main+0x704>)
 8004dd0:	0018      	movs	r0, r3
 8004dd2:	f009 fe75 	bl	800eac0 <siprintf>
			  drawString(0, 140, buffer2, WHITE, BLACK, 1, 1);
 8004dd6:	2301      	movs	r3, #1
 8004dd8:	425b      	negs	r3, r3
 8004dda:	4ae5      	ldr	r2, [pc, #916]	@ (8005170 <main+0x704>)
 8004ddc:	2101      	movs	r1, #1
 8004dde:	9102      	str	r1, [sp, #8]
 8004de0:	2101      	movs	r1, #1
 8004de2:	9101      	str	r1, [sp, #4]
 8004de4:	2100      	movs	r1, #0
 8004de6:	9100      	str	r1, [sp, #0]
 8004de8:	218c      	movs	r1, #140	@ 0x8c
 8004dea:	2000      	movs	r0, #0
 8004dec:	f7ff f8ab 	bl	8003f46 <drawString>
			  sprintf(buffer2, "This week: %d ", game.weeklySteps);
 8004df0:	4add      	ldr	r2, [pc, #884]	@ (8005168 <main+0x6fc>)
 8004df2:	238e      	movs	r3, #142	@ 0x8e
 8004df4:	005b      	lsls	r3, r3, #1
 8004df6:	58d2      	ldr	r2, [r2, r3]
 8004df8:	49de      	ldr	r1, [pc, #888]	@ (8005174 <main+0x708>)
 8004dfa:	4bdd      	ldr	r3, [pc, #884]	@ (8005170 <main+0x704>)
 8004dfc:	0018      	movs	r0, r3
 8004dfe:	f009 fe5f 	bl	800eac0 <siprintf>
			  drawString(0, 130, buffer2, WHITE, BLACK, 1, 1);
 8004e02:	2301      	movs	r3, #1
 8004e04:	425b      	negs	r3, r3
 8004e06:	4ada      	ldr	r2, [pc, #872]	@ (8005170 <main+0x704>)
 8004e08:	2101      	movs	r1, #1
 8004e0a:	9102      	str	r1, [sp, #8]
 8004e0c:	2101      	movs	r1, #1
 8004e0e:	9101      	str	r1, [sp, #4]
 8004e10:	2100      	movs	r1, #0
 8004e12:	9100      	str	r1, [sp, #0]
 8004e14:	2182      	movs	r1, #130	@ 0x82
 8004e16:	2000      	movs	r0, #0
 8004e18:	f7ff f895 	bl	8003f46 <drawString>
			  sprintf(buffer2, "All time: %d ", game.allSteps);
 8004e1c:	4ad2      	ldr	r2, [pc, #840]	@ (8005168 <main+0x6fc>)
 8004e1e:	238c      	movs	r3, #140	@ 0x8c
 8004e20:	005b      	lsls	r3, r3, #1
 8004e22:	58d2      	ldr	r2, [r2, r3]
 8004e24:	49d4      	ldr	r1, [pc, #848]	@ (8005178 <main+0x70c>)
 8004e26:	4bd2      	ldr	r3, [pc, #840]	@ (8005170 <main+0x704>)
 8004e28:	0018      	movs	r0, r3
 8004e2a:	f009 fe49 	bl	800eac0 <siprintf>
			  drawString(0, 120, buffer2, WHITE, BLACK, 1, 1);
 8004e2e:	2301      	movs	r3, #1
 8004e30:	425b      	negs	r3, r3
 8004e32:	4acf      	ldr	r2, [pc, #828]	@ (8005170 <main+0x704>)
 8004e34:	2101      	movs	r1, #1
 8004e36:	9102      	str	r1, [sp, #8]
 8004e38:	2101      	movs	r1, #1
 8004e3a:	9101      	str	r1, [sp, #4]
 8004e3c:	2100      	movs	r1, #0
 8004e3e:	9100      	str	r1, [sp, #0]
 8004e40:	2178      	movs	r1, #120	@ 0x78
 8004e42:	2000      	movs	r0, #0
 8004e44:	f7ff f87f 	bl	8003f46 <drawString>
			  drawString(0, 110, "POSITIONS", WHITE, BLACK, 1,1);
 8004e48:	2301      	movs	r3, #1
 8004e4a:	425b      	negs	r3, r3
 8004e4c:	4acb      	ldr	r2, [pc, #812]	@ (800517c <main+0x710>)
 8004e4e:	2101      	movs	r1, #1
 8004e50:	9102      	str	r1, [sp, #8]
 8004e52:	2101      	movs	r1, #1
 8004e54:	9101      	str	r1, [sp, #4]
 8004e56:	2100      	movs	r1, #0
 8004e58:	9100      	str	r1, [sp, #0]
 8004e5a:	216e      	movs	r1, #110	@ 0x6e
 8004e5c:	2000      	movs	r0, #0
 8004e5e:	f7ff f872 	bl	8003f46 <drawString>
			  sprintf(buffer2, "Count/Mult: %d", game.numLocations);
 8004e62:	4bc1      	ldr	r3, [pc, #772]	@ (8005168 <main+0x6fc>)
 8004e64:	695a      	ldr	r2, [r3, #20]
 8004e66:	49c6      	ldr	r1, [pc, #792]	@ (8005180 <main+0x714>)
 8004e68:	4bc1      	ldr	r3, [pc, #772]	@ (8005170 <main+0x704>)
 8004e6a:	0018      	movs	r0, r3
 8004e6c:	f009 fe28 	bl	800eac0 <siprintf>
			  drawString(0, 100, buffer2, WHITE, BLACK, 1, 1);
 8004e70:	2301      	movs	r3, #1
 8004e72:	425b      	negs	r3, r3
 8004e74:	4abe      	ldr	r2, [pc, #760]	@ (8005170 <main+0x704>)
 8004e76:	2101      	movs	r1, #1
 8004e78:	9102      	str	r1, [sp, #8]
 8004e7a:	2101      	movs	r1, #1
 8004e7c:	9101      	str	r1, [sp, #4]
 8004e7e:	2100      	movs	r1, #0
 8004e80:	9100      	str	r1, [sp, #0]
 8004e82:	2164      	movs	r1, #100	@ 0x64
 8004e84:	2000      	movs	r0, #0
 8004e86:	f7ff f85e 	bl	8003f46 <drawString>
			  sprintf(buffer2, "Old Lat: %d.%d", (int)(game.positions[game.numLocations-1].lat), abs((int)(((game.positions[game.numLocations-1].lat)*10000))%10000));
 8004e8a:	4bb7      	ldr	r3, [pc, #732]	@ (8005168 <main+0x6fc>)
 8004e8c:	695b      	ldr	r3, [r3, #20]
 8004e8e:	1e5a      	subs	r2, r3, #1
 8004e90:	4bb5      	ldr	r3, [pc, #724]	@ (8005168 <main+0x6fc>)
 8004e92:	3203      	adds	r2, #3
 8004e94:	00d2      	lsls	r2, r2, #3
 8004e96:	58d3      	ldr	r3, [r2, r3]
 8004e98:	1c18      	adds	r0, r3, #0
 8004e9a:	f7fc fc65 	bl	8001768 <__aeabi_f2iz>
 8004e9e:	0004      	movs	r4, r0
 8004ea0:	4bb1      	ldr	r3, [pc, #708]	@ (8005168 <main+0x6fc>)
 8004ea2:	695b      	ldr	r3, [r3, #20]
 8004ea4:	1e5a      	subs	r2, r3, #1
 8004ea6:	4bb0      	ldr	r3, [pc, #704]	@ (8005168 <main+0x6fc>)
 8004ea8:	3203      	adds	r2, #3
 8004eaa:	00d2      	lsls	r2, r2, #3
 8004eac:	58d3      	ldr	r3, [r2, r3]
 8004eae:	49b5      	ldr	r1, [pc, #724]	@ (8005184 <main+0x718>)
 8004eb0:	1c18      	adds	r0, r3, #0
 8004eb2:	f7fc f89b 	bl	8000fec <__aeabi_fmul>
 8004eb6:	1c03      	adds	r3, r0, #0
 8004eb8:	1c18      	adds	r0, r3, #0
 8004eba:	f7fc fc55 	bl	8001768 <__aeabi_f2iz>
 8004ebe:	0003      	movs	r3, r0
 8004ec0:	49b1      	ldr	r1, [pc, #708]	@ (8005188 <main+0x71c>)
 8004ec2:	0018      	movs	r0, r3
 8004ec4:	f7fb fab4 	bl	8000430 <__aeabi_idivmod>
 8004ec8:	000b      	movs	r3, r1
 8004eca:	17da      	asrs	r2, r3, #31
 8004ecc:	189b      	adds	r3, r3, r2
 8004ece:	4053      	eors	r3, r2
 8004ed0:	49ae      	ldr	r1, [pc, #696]	@ (800518c <main+0x720>)
 8004ed2:	48a7      	ldr	r0, [pc, #668]	@ (8005170 <main+0x704>)
 8004ed4:	0022      	movs	r2, r4
 8004ed6:	f009 fdf3 	bl	800eac0 <siprintf>
			  drawString(0, 90, buffer2, WHITE, BLACK, 1, 1);
 8004eda:	2301      	movs	r3, #1
 8004edc:	425b      	negs	r3, r3
 8004ede:	4aa4      	ldr	r2, [pc, #656]	@ (8005170 <main+0x704>)
 8004ee0:	2101      	movs	r1, #1
 8004ee2:	9102      	str	r1, [sp, #8]
 8004ee4:	2101      	movs	r1, #1
 8004ee6:	9101      	str	r1, [sp, #4]
 8004ee8:	2100      	movs	r1, #0
 8004eea:	9100      	str	r1, [sp, #0]
 8004eec:	215a      	movs	r1, #90	@ 0x5a
 8004eee:	2000      	movs	r0, #0
 8004ef0:	f7ff f829 	bl	8003f46 <drawString>
			  sprintf(buffer2, "Old Lon: %d.%d", (int)(game.positions[game.numLocations-1].lon), abs((int)(((game.positions[game.numLocations-1].lon)*10000))%10000));
 8004ef4:	4b9c      	ldr	r3, [pc, #624]	@ (8005168 <main+0x6fc>)
 8004ef6:	695b      	ldr	r3, [r3, #20]
 8004ef8:	3b01      	subs	r3, #1
 8004efa:	4a9b      	ldr	r2, [pc, #620]	@ (8005168 <main+0x6fc>)
 8004efc:	3303      	adds	r3, #3
 8004efe:	00db      	lsls	r3, r3, #3
 8004f00:	18d3      	adds	r3, r2, r3
 8004f02:	3304      	adds	r3, #4
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	1c18      	adds	r0, r3, #0
 8004f08:	f7fc fc2e 	bl	8001768 <__aeabi_f2iz>
 8004f0c:	0004      	movs	r4, r0
 8004f0e:	4b96      	ldr	r3, [pc, #600]	@ (8005168 <main+0x6fc>)
 8004f10:	695b      	ldr	r3, [r3, #20]
 8004f12:	3b01      	subs	r3, #1
 8004f14:	4a94      	ldr	r2, [pc, #592]	@ (8005168 <main+0x6fc>)
 8004f16:	3303      	adds	r3, #3
 8004f18:	00db      	lsls	r3, r3, #3
 8004f1a:	18d3      	adds	r3, r2, r3
 8004f1c:	3304      	adds	r3, #4
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	4998      	ldr	r1, [pc, #608]	@ (8005184 <main+0x718>)
 8004f22:	1c18      	adds	r0, r3, #0
 8004f24:	f7fc f862 	bl	8000fec <__aeabi_fmul>
 8004f28:	1c03      	adds	r3, r0, #0
 8004f2a:	1c18      	adds	r0, r3, #0
 8004f2c:	f7fc fc1c 	bl	8001768 <__aeabi_f2iz>
 8004f30:	0003      	movs	r3, r0
 8004f32:	4995      	ldr	r1, [pc, #596]	@ (8005188 <main+0x71c>)
 8004f34:	0018      	movs	r0, r3
 8004f36:	f7fb fa7b 	bl	8000430 <__aeabi_idivmod>
 8004f3a:	000b      	movs	r3, r1
 8004f3c:	17da      	asrs	r2, r3, #31
 8004f3e:	189b      	adds	r3, r3, r2
 8004f40:	4053      	eors	r3, r2
 8004f42:	4993      	ldr	r1, [pc, #588]	@ (8005190 <main+0x724>)
 8004f44:	488a      	ldr	r0, [pc, #552]	@ (8005170 <main+0x704>)
 8004f46:	0022      	movs	r2, r4
 8004f48:	f009 fdba 	bl	800eac0 <siprintf>
			  drawString(0, 80, buffer2, WHITE, BLACK, 1, 1);
 8004f4c:	2301      	movs	r3, #1
 8004f4e:	425b      	negs	r3, r3
 8004f50:	4a87      	ldr	r2, [pc, #540]	@ (8005170 <main+0x704>)
 8004f52:	2101      	movs	r1, #1
 8004f54:	9102      	str	r1, [sp, #8]
 8004f56:	2101      	movs	r1, #1
 8004f58:	9101      	str	r1, [sp, #4]
 8004f5a:	2100      	movs	r1, #0
 8004f5c:	9100      	str	r1, [sp, #0]
 8004f5e:	2150      	movs	r1, #80	@ 0x50
 8004f60:	2000      	movs	r0, #0
 8004f62:	f7fe fff0 	bl	8003f46 <drawString>
			  if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_1)==GPIO_PIN_SET){
 8004f66:	4b8b      	ldr	r3, [pc, #556]	@ (8005194 <main+0x728>)
 8004f68:	2102      	movs	r1, #2
 8004f6a:	0018      	movs	r0, r3
 8004f6c:	f003 fdfa 	bl	8008b64 <HAL_GPIO_ReadPin>
 8004f70:	0003      	movs	r3, r0
 8004f72:	2b01      	cmp	r3, #1
 8004f74:	d168      	bne.n	8005048 <main+0x5dc>
			  sprintf(buffer2, "Lat: %d.%d", (int)(GetJustLatLon().lat), abs(((int)((GetJustLatLon().lat)*10000))%10000));
 8004f76:	003b      	movs	r3, r7
 8004f78:	0018      	movs	r0, r3
 8004f7a:	f001 fd35 	bl	80069e8 <GetJustLatLon>
 8004f7e:	003b      	movs	r3, r7
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	1c18      	adds	r0, r3, #0
 8004f84:	f7fc fbf0 	bl	8001768 <__aeabi_f2iz>
 8004f88:	0004      	movs	r4, r0
 8004f8a:	2508      	movs	r5, #8
 8004f8c:	197b      	adds	r3, r7, r5
 8004f8e:	0018      	movs	r0, r3
 8004f90:	f001 fd2a 	bl	80069e8 <GetJustLatLon>
 8004f94:	197b      	adds	r3, r7, r5
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	497a      	ldr	r1, [pc, #488]	@ (8005184 <main+0x718>)
 8004f9a:	1c18      	adds	r0, r3, #0
 8004f9c:	f7fc f826 	bl	8000fec <__aeabi_fmul>
 8004fa0:	1c03      	adds	r3, r0, #0
 8004fa2:	1c18      	adds	r0, r3, #0
 8004fa4:	f7fc fbe0 	bl	8001768 <__aeabi_f2iz>
 8004fa8:	0003      	movs	r3, r0
 8004faa:	4977      	ldr	r1, [pc, #476]	@ (8005188 <main+0x71c>)
 8004fac:	0018      	movs	r0, r3
 8004fae:	f7fb fa3f 	bl	8000430 <__aeabi_idivmod>
 8004fb2:	000b      	movs	r3, r1
 8004fb4:	17da      	asrs	r2, r3, #31
 8004fb6:	189b      	adds	r3, r3, r2
 8004fb8:	4053      	eors	r3, r2
 8004fba:	4977      	ldr	r1, [pc, #476]	@ (8005198 <main+0x72c>)
 8004fbc:	486c      	ldr	r0, [pc, #432]	@ (8005170 <main+0x704>)
 8004fbe:	0022      	movs	r2, r4
 8004fc0:	f009 fd7e 	bl	800eac0 <siprintf>
			  drawString(0, 70, buffer2, WHITE, BLACK, 1, 1);
 8004fc4:	2301      	movs	r3, #1
 8004fc6:	425b      	negs	r3, r3
 8004fc8:	4a69      	ldr	r2, [pc, #420]	@ (8005170 <main+0x704>)
 8004fca:	2101      	movs	r1, #1
 8004fcc:	9102      	str	r1, [sp, #8]
 8004fce:	2101      	movs	r1, #1
 8004fd0:	9101      	str	r1, [sp, #4]
 8004fd2:	2100      	movs	r1, #0
 8004fd4:	9100      	str	r1, [sp, #0]
 8004fd6:	2146      	movs	r1, #70	@ 0x46
 8004fd8:	2000      	movs	r0, #0
 8004fda:	f7fe ffb4 	bl	8003f46 <drawString>
			  sprintf(buffer2, "Lon: %d.%d", (int)(GetJustLatLon().lon), abs((int)(((GetJustLatLon().lon)*10000))%10000));
 8004fde:	2410      	movs	r4, #16
 8004fe0:	193b      	adds	r3, r7, r4
 8004fe2:	0018      	movs	r0, r3
 8004fe4:	f001 fd00 	bl	80069e8 <GetJustLatLon>
 8004fe8:	193b      	adds	r3, r7, r4
 8004fea:	685b      	ldr	r3, [r3, #4]
 8004fec:	1c18      	adds	r0, r3, #0
 8004fee:	f7fc fbbb 	bl	8001768 <__aeabi_f2iz>
 8004ff2:	0004      	movs	r4, r0
 8004ff4:	2518      	movs	r5, #24
 8004ff6:	197b      	adds	r3, r7, r5
 8004ff8:	0018      	movs	r0, r3
 8004ffa:	f001 fcf5 	bl	80069e8 <GetJustLatLon>
 8004ffe:	197b      	adds	r3, r7, r5
 8005000:	685b      	ldr	r3, [r3, #4]
 8005002:	4960      	ldr	r1, [pc, #384]	@ (8005184 <main+0x718>)
 8005004:	1c18      	adds	r0, r3, #0
 8005006:	f7fb fff1 	bl	8000fec <__aeabi_fmul>
 800500a:	1c03      	adds	r3, r0, #0
 800500c:	1c18      	adds	r0, r3, #0
 800500e:	f7fc fbab 	bl	8001768 <__aeabi_f2iz>
 8005012:	0003      	movs	r3, r0
 8005014:	495c      	ldr	r1, [pc, #368]	@ (8005188 <main+0x71c>)
 8005016:	0018      	movs	r0, r3
 8005018:	f7fb fa0a 	bl	8000430 <__aeabi_idivmod>
 800501c:	000b      	movs	r3, r1
 800501e:	17da      	asrs	r2, r3, #31
 8005020:	189b      	adds	r3, r3, r2
 8005022:	4053      	eors	r3, r2
 8005024:	495d      	ldr	r1, [pc, #372]	@ (800519c <main+0x730>)
 8005026:	4852      	ldr	r0, [pc, #328]	@ (8005170 <main+0x704>)
 8005028:	0022      	movs	r2, r4
 800502a:	f009 fd49 	bl	800eac0 <siprintf>
			  drawString(0, 60, buffer2, WHITE, BLACK, 1, 1);
 800502e:	2301      	movs	r3, #1
 8005030:	425b      	negs	r3, r3
 8005032:	4a4f      	ldr	r2, [pc, #316]	@ (8005170 <main+0x704>)
 8005034:	2101      	movs	r1, #1
 8005036:	9102      	str	r1, [sp, #8]
 8005038:	2101      	movs	r1, #1
 800503a:	9101      	str	r1, [sp, #4]
 800503c:	2100      	movs	r1, #0
 800503e:	9100      	str	r1, [sp, #0]
 8005040:	213c      	movs	r1, #60	@ 0x3c
 8005042:	2000      	movs	r0, #0
 8005044:	f7fe ff7f 	bl	8003f46 <drawString>
			  }
			  updateScreen = 0;
 8005048:	4b45      	ldr	r3, [pc, #276]	@ (8005160 <main+0x6f4>)
 800504a:	2200      	movs	r2, #0
 800504c:	601a      	str	r2, [r3, #0]
		  }
	  	  if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_2) == GPIO_PIN_SET ){
 800504e:	4b54      	ldr	r3, [pc, #336]	@ (80051a0 <main+0x734>)
 8005050:	2104      	movs	r1, #4
 8005052:	0018      	movs	r0, r3
 8005054:	f003 fd86 	bl	8008b64 <HAL_GPIO_ReadPin>
 8005058:	0003      	movs	r3, r0
 800505a:	2b01      	cmp	r3, #1
 800505c:	d111      	bne.n	8005082 <main+0x616>
	  		effect = MenuBeep;
 800505e:	4b51      	ldr	r3, [pc, #324]	@ (80051a4 <main+0x738>)
 8005060:	2200      	movs	r2, #0
 8005062:	701a      	strb	r2, [r3, #0]
	  		PlayEffect(effect);
 8005064:	4b4f      	ldr	r3, [pc, #316]	@ (80051a4 <main+0x738>)
 8005066:	781b      	ldrb	r3, [r3, #0]
 8005068:	0018      	movs	r0, r3
 800506a:	f000 fd19 	bl	8005aa0 <PlayEffect>

	  		currentMenu = Main;
 800506e:	4b4e      	ldr	r3, [pc, #312]	@ (80051a8 <main+0x73c>)
 8005070:	2201      	movs	r2, #1
 8005072:	701a      	strb	r2, [r3, #0]
	  		canChange = 0;
 8005074:	4b4d      	ldr	r3, [pc, #308]	@ (80051ac <main+0x740>)
 8005076:	2200      	movs	r2, #0
 8005078:	701a      	strb	r2, [r3, #0]
	  		fillScreen(BLACK);
 800507a:	2000      	movs	r0, #0
 800507c:	f7ff f8a8 	bl	80041d0 <fillScreen>
	  	  }
	  	  else
	  	      canChange = 1;

	  	  break;
 8005080:	e162      	b.n	8005348 <main+0x8dc>
	  	      canChange = 1;
 8005082:	4b4a      	ldr	r3, [pc, #296]	@ (80051ac <main+0x740>)
 8005084:	2201      	movs	r2, #1
 8005086:	701a      	strb	r2, [r3, #0]
	  	  break;
 8005088:	e15e      	b.n	8005348 <main+0x8dc>
		  //{
			  //SendData();
			  //ReceiveData();
		  //}

		  if(updateScreen>=2)
 800508a:	4b35      	ldr	r3, [pc, #212]	@ (8005160 <main+0x6f4>)
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	2b01      	cmp	r3, #1
 8005090:	d800      	bhi.n	8005094 <main+0x628>
 8005092:	e134      	b.n	80052fe <main+0x892>
		  {
			  updateScreen = 0;
 8005094:	4b32      	ldr	r3, [pc, #200]	@ (8005160 <main+0x6f4>)
 8005096:	2200      	movs	r2, #0
 8005098:	601a      	str	r2, [r3, #0]
			  drawString(0, 150, "-OPTIONS-", WHITE, BLACK, 1, 1);
 800509a:	2301      	movs	r3, #1
 800509c:	425b      	negs	r3, r3
 800509e:	4a44      	ldr	r2, [pc, #272]	@ (80051b0 <main+0x744>)
 80050a0:	2101      	movs	r1, #1
 80050a2:	9102      	str	r1, [sp, #8]
 80050a4:	2101      	movs	r1, #1
 80050a6:	9101      	str	r1, [sp, #4]
 80050a8:	2100      	movs	r1, #0
 80050aa:	9100      	str	r1, [sp, #0]
 80050ac:	2196      	movs	r1, #150	@ 0x96
 80050ae:	2000      	movs	r0, #0
 80050b0:	f7fe ff49 	bl	8003f46 <drawString>
			  sprintf(buffer2, "GOAL: %d ", game.dailyGoal);
 80050b4:	4a2c      	ldr	r2, [pc, #176]	@ (8005168 <main+0x6fc>)
 80050b6:	2392      	movs	r3, #146	@ 0x92
 80050b8:	005b      	lsls	r3, r3, #1
 80050ba:	58d2      	ldr	r2, [r2, r3]
 80050bc:	493d      	ldr	r1, [pc, #244]	@ (80051b4 <main+0x748>)
 80050be:	4b2c      	ldr	r3, [pc, #176]	@ (8005170 <main+0x704>)
 80050c0:	0018      	movs	r0, r3
 80050c2:	f009 fcfd 	bl	800eac0 <siprintf>
			  drawString(0, 130, buffer2, WHITE, BLACK, 1, 1); //Display the current difficulty
 80050c6:	2301      	movs	r3, #1
 80050c8:	425b      	negs	r3, r3
 80050ca:	4a29      	ldr	r2, [pc, #164]	@ (8005170 <main+0x704>)
 80050cc:	2101      	movs	r1, #1
 80050ce:	9102      	str	r1, [sp, #8]
 80050d0:	2101      	movs	r1, #1
 80050d2:	9101      	str	r1, [sp, #4]
 80050d4:	2100      	movs	r1, #0
 80050d6:	9100      	str	r1, [sp, #0]
 80050d8:	2182      	movs	r1, #130	@ 0x82
 80050da:	2000      	movs	r0, #0
 80050dc:	f7fe ff33 	bl	8003f46 <drawString>
			  drawString(0,110,"UPLOAD DATA",WHITE,BLACK,1,1);
 80050e0:	2301      	movs	r3, #1
 80050e2:	425b      	negs	r3, r3
 80050e4:	4a34      	ldr	r2, [pc, #208]	@ (80051b8 <main+0x74c>)
 80050e6:	2101      	movs	r1, #1
 80050e8:	9102      	str	r1, [sp, #8]
 80050ea:	2101      	movs	r1, #1
 80050ec:	9101      	str	r1, [sp, #4]
 80050ee:	2100      	movs	r1, #0
 80050f0:	9100      	str	r1, [sp, #0]
 80050f2:	216e      	movs	r1, #110	@ 0x6e
 80050f4:	2000      	movs	r0, #0
 80050f6:	f7fe ff26 	bl	8003f46 <drawString>
			  if(editDifficulty)
 80050fa:	4b30      	ldr	r3, [pc, #192]	@ (80051bc <main+0x750>)
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d100      	bne.n	8005104 <main+0x698>
 8005102:	e095      	b.n	8005230 <main+0x7c4>
			  {
				  //Editing difficulty
				  drawLine(0,125,128,125,WHITE);
 8005104:	4b2e      	ldr	r3, [pc, #184]	@ (80051c0 <main+0x754>)
 8005106:	9300      	str	r3, [sp, #0]
 8005108:	237d      	movs	r3, #125	@ 0x7d
 800510a:	2280      	movs	r2, #128	@ 0x80
 800510c:	217d      	movs	r1, #125	@ 0x7d
 800510e:	2000      	movs	r0, #0
 8005110:	f7fe fe89 	bl	8003e26 <drawLine>
				  //GET OUT when the center button is pressed!
				  if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_1))
 8005114:	4b1f      	ldr	r3, [pc, #124]	@ (8005194 <main+0x728>)
 8005116:	2102      	movs	r1, #2
 8005118:	0018      	movs	r0, r3
 800511a:	f003 fd23 	bl	8008b64 <HAL_GPIO_ReadPin>
 800511e:	1e03      	subs	r3, r0, #0
 8005120:	d00b      	beq.n	800513a <main+0x6ce>
				  {
					  editDifficulty = 0;
 8005122:	4b26      	ldr	r3, [pc, #152]	@ (80051bc <main+0x750>)
 8005124:	2200      	movs	r2, #0
 8005126:	601a      	str	r2, [r3, #0]
					  drawLine(0,125,128,125,BLACK);
 8005128:	2300      	movs	r3, #0
 800512a:	9300      	str	r3, [sp, #0]
 800512c:	237d      	movs	r3, #125	@ 0x7d
 800512e:	2280      	movs	r2, #128	@ 0x80
 8005130:	217d      	movs	r1, #125	@ 0x7d
 8005132:	2000      	movs	r0, #0
 8005134:	f7fe fe77 	bl	8003e26 <drawLine>
 8005138:	e058      	b.n	80051ec <main+0x780>
				  }
				  //Right increments the goal
				  else if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_2))
 800513a:	4b19      	ldr	r3, [pc, #100]	@ (80051a0 <main+0x734>)
 800513c:	2104      	movs	r1, #4
 800513e:	0018      	movs	r0, r3
 8005140:	f003 fd10 	bl	8008b64 <HAL_GPIO_ReadPin>
 8005144:	1e03      	subs	r3, r0, #0
 8005146:	d03d      	beq.n	80051c4 <main+0x758>
				  {
					  game.dailyGoal += 1000;
 8005148:	4a07      	ldr	r2, [pc, #28]	@ (8005168 <main+0x6fc>)
 800514a:	2392      	movs	r3, #146	@ 0x92
 800514c:	005b      	lsls	r3, r3, #1
 800514e:	58d3      	ldr	r3, [r2, r3]
 8005150:	22fa      	movs	r2, #250	@ 0xfa
 8005152:	0092      	lsls	r2, r2, #2
 8005154:	1899      	adds	r1, r3, r2
 8005156:	4a04      	ldr	r2, [pc, #16]	@ (8005168 <main+0x6fc>)
 8005158:	2392      	movs	r3, #146	@ 0x92
 800515a:	005b      	lsls	r3, r3, #1
 800515c:	50d1      	str	r1, [r2, r3]
 800515e:	e045      	b.n	80051ec <main+0x780>
 8005160:	20001b18 	.word	0x20001b18
 8005164:	08011260 	.word	0x08011260
 8005168:	20000ba8 	.word	0x20000ba8
 800516c:	08011268 	.word	0x08011268
 8005170:	20001b40 	.word	0x20001b40
 8005174:	08011274 	.word	0x08011274
 8005178:	08011284 	.word	0x08011284
 800517c:	08011294 	.word	0x08011294
 8005180:	080112a0 	.word	0x080112a0
 8005184:	461c4000 	.word	0x461c4000
 8005188:	00002710 	.word	0x00002710
 800518c:	080112b0 	.word	0x080112b0
 8005190:	080112c0 	.word	0x080112c0
 8005194:	50000800 	.word	0x50000800
 8005198:	080112d0 	.word	0x080112d0
 800519c:	080112dc 	.word	0x080112dc
 80051a0:	50000400 	.word	0x50000400
 80051a4:	20000ba4 	.word	0x20000ba4
 80051a8:	200009a4 	.word	0x200009a4
 80051ac:	200009a5 	.word	0x200009a5
 80051b0:	080112e8 	.word	0x080112e8
 80051b4:	080112f4 	.word	0x080112f4
 80051b8:	08011300 	.word	0x08011300
 80051bc:	20001bac 	.word	0x20001bac
 80051c0:	0000ffff 	.word	0x0000ffff
				  }
				  //Left decrements the goal
				  else if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_11))
 80051c4:	2380      	movs	r3, #128	@ 0x80
 80051c6:	011a      	lsls	r2, r3, #4
 80051c8:	23a0      	movs	r3, #160	@ 0xa0
 80051ca:	05db      	lsls	r3, r3, #23
 80051cc:	0011      	movs	r1, r2
 80051ce:	0018      	movs	r0, r3
 80051d0:	f003 fcc8 	bl	8008b64 <HAL_GPIO_ReadPin>
 80051d4:	1e03      	subs	r3, r0, #0
 80051d6:	d009      	beq.n	80051ec <main+0x780>
				  {
					  game.dailyGoal -= 1000;
 80051d8:	4a5f      	ldr	r2, [pc, #380]	@ (8005358 <main+0x8ec>)
 80051da:	2392      	movs	r3, #146	@ 0x92
 80051dc:	005b      	lsls	r3, r3, #1
 80051de:	58d3      	ldr	r3, [r2, r3]
 80051e0:	4a5e      	ldr	r2, [pc, #376]	@ (800535c <main+0x8f0>)
 80051e2:	1899      	adds	r1, r3, r2
 80051e4:	4a5c      	ldr	r2, [pc, #368]	@ (8005358 <main+0x8ec>)
 80051e6:	2392      	movs	r3, #146	@ 0x92
 80051e8:	005b      	lsls	r3, r3, #1
 80051ea:	50d1      	str	r1, [r2, r3]
				  }

				  if(game.dailyGoal>=999000)
 80051ec:	4a5a      	ldr	r2, [pc, #360]	@ (8005358 <main+0x8ec>)
 80051ee:	2392      	movs	r3, #146	@ 0x92
 80051f0:	005b      	lsls	r3, r3, #1
 80051f2:	58d3      	ldr	r3, [r2, r3]
 80051f4:	4a5a      	ldr	r2, [pc, #360]	@ (8005360 <main+0x8f4>)
 80051f6:	4293      	cmp	r3, r2
 80051f8:	d905      	bls.n	8005206 <main+0x79a>
				  {
					  game.dailyGoal = 0;
 80051fa:	4a57      	ldr	r2, [pc, #348]	@ (8005358 <main+0x8ec>)
 80051fc:	2392      	movs	r3, #146	@ 0x92
 80051fe:	005b      	lsls	r3, r3, #1
 8005200:	2100      	movs	r1, #0
 8005202:	50d1      	str	r1, [r2, r3]
 8005204:	e00a      	b.n	800521c <main+0x7b0>
				  }
				  else if (game.dailyGoal<=0)
 8005206:	4a54      	ldr	r2, [pc, #336]	@ (8005358 <main+0x8ec>)
 8005208:	2392      	movs	r3, #146	@ 0x92
 800520a:	005b      	lsls	r3, r3, #1
 800520c:	58d3      	ldr	r3, [r2, r3]
 800520e:	2b00      	cmp	r3, #0
 8005210:	d104      	bne.n	800521c <main+0x7b0>
				  {
					  game.dailyGoal=999000;
 8005212:	4a51      	ldr	r2, [pc, #324]	@ (8005358 <main+0x8ec>)
 8005214:	2392      	movs	r3, #146	@ 0x92
 8005216:	005b      	lsls	r3, r3, #1
 8005218:	4952      	ldr	r1, [pc, #328]	@ (8005364 <main+0x8f8>)
 800521a:	50d1      	str	r1, [r2, r3]
				  }
				  sprintf(buffer2, "DIFFICULTY: %d ", game.dailyGoal);
 800521c:	4a4e      	ldr	r2, [pc, #312]	@ (8005358 <main+0x8ec>)
 800521e:	2392      	movs	r3, #146	@ 0x92
 8005220:	005b      	lsls	r3, r3, #1
 8005222:	58d2      	ldr	r2, [r2, r3]
 8005224:	4950      	ldr	r1, [pc, #320]	@ (8005368 <main+0x8fc>)
 8005226:	4b51      	ldr	r3, [pc, #324]	@ (800536c <main+0x900>)
 8005228:	0018      	movs	r0, r3
 800522a:	f009 fc49 	bl	800eac0 <siprintf>
 800522e:	e066      	b.n	80052fe <main+0x892>

			  }
			  else if(userUpload)
 8005230:	4b4f      	ldr	r3, [pc, #316]	@ (8005370 <main+0x904>)
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	2b00      	cmp	r3, #0
 8005236:	d007      	beq.n	8005248 <main+0x7dc>
			  {
				  userUpload=0;
 8005238:	4b4d      	ldr	r3, [pc, #308]	@ (8005370 <main+0x904>)
 800523a:	2200      	movs	r2, #0
 800523c:	601a      	str	r2, [r3, #0]
				  SendData();
 800523e:	f000 fed7 	bl	8005ff0 <SendData>
				  ReceiveData();
 8005242:	f000 ff9d 	bl	8006180 <ReceiveData>
 8005246:	e05a      	b.n	80052fe <main+0x892>
			  }
			  else{
			  //Difficulty
			  if(currentSetting==0)
 8005248:	4b4a      	ldr	r3, [pc, #296]	@ (8005374 <main+0x908>)
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	2b00      	cmp	r3, #0
 800524e:	d110      	bne.n	8005272 <main+0x806>
			  {
				  //Try to underline the option being selected
				  drawLine(0,125,20,125,WHITE);
 8005250:	4b49      	ldr	r3, [pc, #292]	@ (8005378 <main+0x90c>)
 8005252:	9300      	str	r3, [sp, #0]
 8005254:	237d      	movs	r3, #125	@ 0x7d
 8005256:	2214      	movs	r2, #20
 8005258:	217d      	movs	r1, #125	@ 0x7d
 800525a:	2000      	movs	r0, #0
 800525c:	f7fe fde3 	bl	8003e26 <drawLine>
				  //Then erase the highlight under the other option not being selected
				  drawLine(0,105,20,105,BLACK);
 8005260:	2300      	movs	r3, #0
 8005262:	9300      	str	r3, [sp, #0]
 8005264:	2369      	movs	r3, #105	@ 0x69
 8005266:	2214      	movs	r2, #20
 8005268:	2169      	movs	r1, #105	@ 0x69
 800526a:	2000      	movs	r0, #0
 800526c:	f7fe fddb 	bl	8003e26 <drawLine>
 8005270:	e013      	b.n	800529a <main+0x82e>
			  }
			  //Upload
			  else if(currentSetting==1)
 8005272:	4b40      	ldr	r3, [pc, #256]	@ (8005374 <main+0x908>)
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	2b01      	cmp	r3, #1
 8005278:	d10f      	bne.n	800529a <main+0x82e>
			  {
				  drawLine(0,105,20,105,WHITE);
 800527a:	4b3f      	ldr	r3, [pc, #252]	@ (8005378 <main+0x90c>)
 800527c:	9300      	str	r3, [sp, #0]
 800527e:	2369      	movs	r3, #105	@ 0x69
 8005280:	2214      	movs	r2, #20
 8005282:	2169      	movs	r1, #105	@ 0x69
 8005284:	2000      	movs	r0, #0
 8005286:	f7fe fdce 	bl	8003e26 <drawLine>
				  drawLine(0,125,20,125,BLACK);
 800528a:	2300      	movs	r3, #0
 800528c:	9300      	str	r3, [sp, #0]
 800528e:	237d      	movs	r3, #125	@ 0x7d
 8005290:	2214      	movs	r2, #20
 8005292:	217d      	movs	r1, #125	@ 0x7d
 8005294:	2000      	movs	r0, #0
 8005296:	f7fe fdc6 	bl	8003e26 <drawLine>
			  }
			  //IF RIGHT BUTTON IS PRESSED, INCREMENT THE SETTINGS MENU
			  if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_2) == GPIO_PIN_SET)
 800529a:	4b38      	ldr	r3, [pc, #224]	@ (800537c <main+0x910>)
 800529c:	2104      	movs	r1, #4
 800529e:	0018      	movs	r0, r3
 80052a0:	f003 fc60 	bl	8008b64 <HAL_GPIO_ReadPin>
 80052a4:	0003      	movs	r3, r0
 80052a6:	2b01      	cmp	r3, #1
 80052a8:	d10c      	bne.n	80052c4 <main+0x858>
			  {
				  ++currentSetting;
 80052aa:	4b32      	ldr	r3, [pc, #200]	@ (8005374 <main+0x908>)
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	1c5a      	adds	r2, r3, #1
 80052b0:	4b30      	ldr	r3, [pc, #192]	@ (8005374 <main+0x908>)
 80052b2:	601a      	str	r2, [r3, #0]
				  if(currentSetting>1)
 80052b4:	4b2f      	ldr	r3, [pc, #188]	@ (8005374 <main+0x908>)
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	2b01      	cmp	r3, #1
 80052ba:	d920      	bls.n	80052fe <main+0x892>
					  currentSetting=0;
 80052bc:	4b2d      	ldr	r3, [pc, #180]	@ (8005374 <main+0x908>)
 80052be:	2200      	movs	r2, #0
 80052c0:	601a      	str	r2, [r3, #0]
 80052c2:	e01c      	b.n	80052fe <main+0x892>
			  }
			  //PD6=Center button
			  else if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_1) && currentSetting==0)
 80052c4:	4b2e      	ldr	r3, [pc, #184]	@ (8005380 <main+0x914>)
 80052c6:	2102      	movs	r1, #2
 80052c8:	0018      	movs	r0, r3
 80052ca:	f003 fc4b 	bl	8008b64 <HAL_GPIO_ReadPin>
 80052ce:	1e03      	subs	r3, r0, #0
 80052d0:	d007      	beq.n	80052e2 <main+0x876>
 80052d2:	4b28      	ldr	r3, [pc, #160]	@ (8005374 <main+0x908>)
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d103      	bne.n	80052e2 <main+0x876>
			  {
				  editDifficulty=1;
 80052da:	4b2a      	ldr	r3, [pc, #168]	@ (8005384 <main+0x918>)
 80052dc:	2201      	movs	r2, #1
 80052de:	601a      	str	r2, [r3, #0]
 80052e0:	e00d      	b.n	80052fe <main+0x892>
			  }
			  else if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_1) && currentSetting==1)
 80052e2:	4b27      	ldr	r3, [pc, #156]	@ (8005380 <main+0x914>)
 80052e4:	2102      	movs	r1, #2
 80052e6:	0018      	movs	r0, r3
 80052e8:	f003 fc3c 	bl	8008b64 <HAL_GPIO_ReadPin>
 80052ec:	1e03      	subs	r3, r0, #0
 80052ee:	d006      	beq.n	80052fe <main+0x892>
 80052f0:	4b20      	ldr	r3, [pc, #128]	@ (8005374 <main+0x908>)
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	2b01      	cmp	r3, #1
 80052f6:	d102      	bne.n	80052fe <main+0x892>
			  {
				  userUpload=1;
 80052f8:	4b1d      	ldr	r3, [pc, #116]	@ (8005370 <main+0x904>)
 80052fa:	2201      	movs	r2, #1
 80052fc:	601a      	str	r2, [r3, #0]
			  }
		  }
		  }

		  if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_11) == GPIO_PIN_SET && !editDifficulty) {
 80052fe:	2380      	movs	r3, #128	@ 0x80
 8005300:	011a      	lsls	r2, r3, #4
 8005302:	23a0      	movs	r3, #160	@ 0xa0
 8005304:	05db      	lsls	r3, r3, #23
 8005306:	0011      	movs	r1, r2
 8005308:	0018      	movs	r0, r3
 800530a:	f003 fc2b 	bl	8008b64 <HAL_GPIO_ReadPin>
 800530e:	0003      	movs	r3, r0
 8005310:	2b01      	cmp	r3, #1
 8005312:	d115      	bne.n	8005340 <main+0x8d4>
 8005314:	4b1b      	ldr	r3, [pc, #108]	@ (8005384 <main+0x918>)
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	2b00      	cmp	r3, #0
 800531a:	d111      	bne.n	8005340 <main+0x8d4>
			  effect = MenuBeep;
 800531c:	4b1a      	ldr	r3, [pc, #104]	@ (8005388 <main+0x91c>)
 800531e:	2200      	movs	r2, #0
 8005320:	701a      	strb	r2, [r3, #0]
			  PlayEffect(effect);
 8005322:	4b19      	ldr	r3, [pc, #100]	@ (8005388 <main+0x91c>)
 8005324:	781b      	ldrb	r3, [r3, #0]
 8005326:	0018      	movs	r0, r3
 8005328:	f000 fbba 	bl	8005aa0 <PlayEffect>

			  currentMenu = Main;
 800532c:	4b17      	ldr	r3, [pc, #92]	@ (800538c <main+0x920>)
 800532e:	2201      	movs	r2, #1
 8005330:	701a      	strb	r2, [r3, #0]
			  canChange = 0;
 8005332:	4b17      	ldr	r3, [pc, #92]	@ (8005390 <main+0x924>)
 8005334:	2200      	movs	r2, #0
 8005336:	701a      	strb	r2, [r3, #0]
			  fillScreen(BLACK);
 8005338:	2000      	movs	r0, #0
 800533a:	f7fe ff49 	bl	80041d0 <fillScreen>
		  }
		  else
			  canChange = 1;
		  break;
 800533e:	e002      	b.n	8005346 <main+0x8da>
			  canChange = 1;
 8005340:	4b13      	ldr	r3, [pc, #76]	@ (8005390 <main+0x924>)
 8005342:	2201      	movs	r2, #1
 8005344:	701a      	strb	r2, [r3, #0]
		  break;
 8005346:	46c0      	nop			@ (mov r8, r8)
		  	  drawString(70, 70, buffer, BLACK, GREEN, 1, 1);

		  break;*/

	  }
	  totalFrames++;
 8005348:	4b12      	ldr	r3, [pc, #72]	@ (8005394 <main+0x928>)
 800534a:	881b      	ldrh	r3, [r3, #0]
 800534c:	3301      	adds	r3, #1
 800534e:	b29a      	uxth	r2, r3
 8005350:	4b10      	ldr	r3, [pc, #64]	@ (8005394 <main+0x928>)
 8005352:	801a      	strh	r2, [r3, #0]
	  _ADXL343_ReadReg8(0x15, &steps, 1);
 8005354:	f7ff fba6 	bl	8004aa4 <main+0x38>
 8005358:	20000ba8 	.word	0x20000ba8
 800535c:	fffffc18 	.word	0xfffffc18
 8005360:	000f3e57 	.word	0x000f3e57
 8005364:	000f3e58 	.word	0x000f3e58
 8005368:	0801130c 	.word	0x0801130c
 800536c:	20001b40 	.word	0x20001b40
 8005370:	20001bb0 	.word	0x20001bb0
 8005374:	20001ba8 	.word	0x20001ba8
 8005378:	0000ffff 	.word	0x0000ffff
 800537c:	50000400 	.word	0x50000400
 8005380:	50000800 	.word	0x50000800
 8005384:	20001bac 	.word	0x20001bac
 8005388:	20000ba4 	.word	0x20000ba4
 800538c:	200009a4 	.word	0x200009a4
 8005390:	200009a5 	.word	0x200009a5
 8005394:	20000d4c 	.word	0x20000d4c

08005398 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8005398:	b590      	push	{r4, r7, lr}
 800539a:	b095      	sub	sp, #84	@ 0x54
 800539c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800539e:	2414      	movs	r4, #20
 80053a0:	193b      	adds	r3, r7, r4
 80053a2:	0018      	movs	r0, r3
 80053a4:	233c      	movs	r3, #60	@ 0x3c
 80053a6:	001a      	movs	r2, r3
 80053a8:	2100      	movs	r1, #0
 80053aa:	f009 fbf7 	bl	800eb9c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80053ae:	1d3b      	adds	r3, r7, #4
 80053b0:	0018      	movs	r0, r3
 80053b2:	2310      	movs	r3, #16
 80053b4:	001a      	movs	r2, r3
 80053b6:	2100      	movs	r1, #0
 80053b8:	f009 fbf0 	bl	800eb9c <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80053bc:	2380      	movs	r3, #128	@ 0x80
 80053be:	009b      	lsls	r3, r3, #2
 80053c0:	0018      	movs	r0, r3
 80053c2:	f004 fa81 	bl	80098c8 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 80053c6:	193b      	adds	r3, r7, r4
 80053c8:	220a      	movs	r2, #10
 80053ca:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80053cc:	193b      	adds	r3, r7, r4
 80053ce:	2280      	movs	r2, #128	@ 0x80
 80053d0:	0052      	lsls	r2, r2, #1
 80053d2:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80053d4:	0021      	movs	r1, r4
 80053d6:	187b      	adds	r3, r7, r1
 80053d8:	2200      	movs	r2, #0
 80053da:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80053dc:	187b      	adds	r3, r7, r1
 80053de:	2240      	movs	r2, #64	@ 0x40
 80053e0:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80053e2:	187b      	adds	r3, r7, r1
 80053e4:	2201      	movs	r2, #1
 80053e6:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80053e8:	187b      	adds	r3, r7, r1
 80053ea:	2202      	movs	r2, #2
 80053ec:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80053ee:	187b      	adds	r3, r7, r1
 80053f0:	2202      	movs	r2, #2
 80053f2:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 80053f4:	187b      	adds	r3, r7, r1
 80053f6:	2200      	movs	r2, #0
 80053f8:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLN = 8;
 80053fa:	187b      	adds	r3, r7, r1
 80053fc:	2208      	movs	r2, #8
 80053fe:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8005400:	187b      	adds	r3, r7, r1
 8005402:	2280      	movs	r2, #128	@ 0x80
 8005404:	0292      	lsls	r2, r2, #10
 8005406:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8005408:	187b      	adds	r3, r7, r1
 800540a:	2280      	movs	r2, #128	@ 0x80
 800540c:	0492      	lsls	r2, r2, #18
 800540e:	635a      	str	r2, [r3, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8005410:	187b      	adds	r3, r7, r1
 8005412:	2280      	movs	r2, #128	@ 0x80
 8005414:	0592      	lsls	r2, r2, #22
 8005416:	639a      	str	r2, [r3, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005418:	187b      	adds	r3, r7, r1
 800541a:	0018      	movs	r0, r3
 800541c:	f004 faa0 	bl	8009960 <HAL_RCC_OscConfig>
 8005420:	1e03      	subs	r3, r0, #0
 8005422:	d001      	beq.n	8005428 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8005424:	f001 fb82 	bl	8006b2c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8005428:	1d3b      	adds	r3, r7, #4
 800542a:	2207      	movs	r2, #7
 800542c:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800542e:	1d3b      	adds	r3, r7, #4
 8005430:	2202      	movs	r2, #2
 8005432:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8005434:	1d3b      	adds	r3, r7, #4
 8005436:	2200      	movs	r2, #0
 8005438:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800543a:	1d3b      	adds	r3, r7, #4
 800543c:	2200      	movs	r2, #0
 800543e:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8005440:	1d3b      	adds	r3, r7, #4
 8005442:	2102      	movs	r1, #2
 8005444:	0018      	movs	r0, r3
 8005446:	f004 fdeb 	bl	800a020 <HAL_RCC_ClockConfig>
 800544a:	1e03      	subs	r3, r0, #0
 800544c:	d001      	beq.n	8005452 <SystemClock_Config+0xba>
  {
    Error_Handler();
 800544e:	f001 fb6d 	bl	8006b2c <Error_Handler>
  }
}
 8005452:	46c0      	nop			@ (mov r8, r8)
 8005454:	46bd      	mov	sp, r7
 8005456:	b015      	add	sp, #84	@ 0x54
 8005458:	bd90      	pop	{r4, r7, pc}
	...

0800545c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800545c:	b580      	push	{r7, lr}
 800545e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8005460:	4b1b      	ldr	r3, [pc, #108]	@ (80054d0 <MX_I2C1_Init+0x74>)
 8005462:	4a1c      	ldr	r2, [pc, #112]	@ (80054d4 <MX_I2C1_Init+0x78>)
 8005464:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10B17DB5;
 8005466:	4b1a      	ldr	r3, [pc, #104]	@ (80054d0 <MX_I2C1_Init+0x74>)
 8005468:	4a1b      	ldr	r2, [pc, #108]	@ (80054d8 <MX_I2C1_Init+0x7c>)
 800546a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800546c:	4b18      	ldr	r3, [pc, #96]	@ (80054d0 <MX_I2C1_Init+0x74>)
 800546e:	2200      	movs	r2, #0
 8005470:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8005472:	4b17      	ldr	r3, [pc, #92]	@ (80054d0 <MX_I2C1_Init+0x74>)
 8005474:	2201      	movs	r2, #1
 8005476:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8005478:	4b15      	ldr	r3, [pc, #84]	@ (80054d0 <MX_I2C1_Init+0x74>)
 800547a:	2200      	movs	r2, #0
 800547c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800547e:	4b14      	ldr	r3, [pc, #80]	@ (80054d0 <MX_I2C1_Init+0x74>)
 8005480:	2200      	movs	r2, #0
 8005482:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8005484:	4b12      	ldr	r3, [pc, #72]	@ (80054d0 <MX_I2C1_Init+0x74>)
 8005486:	2200      	movs	r2, #0
 8005488:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800548a:	4b11      	ldr	r3, [pc, #68]	@ (80054d0 <MX_I2C1_Init+0x74>)
 800548c:	2200      	movs	r2, #0
 800548e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8005490:	4b0f      	ldr	r3, [pc, #60]	@ (80054d0 <MX_I2C1_Init+0x74>)
 8005492:	2200      	movs	r2, #0
 8005494:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8005496:	4b0e      	ldr	r3, [pc, #56]	@ (80054d0 <MX_I2C1_Init+0x74>)
 8005498:	0018      	movs	r0, r3
 800549a:	f003 fbd1 	bl	8008c40 <HAL_I2C_Init>
 800549e:	1e03      	subs	r3, r0, #0
 80054a0:	d001      	beq.n	80054a6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80054a2:	f001 fb43 	bl	8006b2c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80054a6:	4b0a      	ldr	r3, [pc, #40]	@ (80054d0 <MX_I2C1_Init+0x74>)
 80054a8:	2100      	movs	r1, #0
 80054aa:	0018      	movs	r0, r3
 80054ac:	f004 f974 	bl	8009798 <HAL_I2CEx_ConfigAnalogFilter>
 80054b0:	1e03      	subs	r3, r0, #0
 80054b2:	d001      	beq.n	80054b8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80054b4:	f001 fb3a 	bl	8006b2c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80054b8:	4b05      	ldr	r3, [pc, #20]	@ (80054d0 <MX_I2C1_Init+0x74>)
 80054ba:	2100      	movs	r1, #0
 80054bc:	0018      	movs	r0, r3
 80054be:	f004 f9b7 	bl	8009830 <HAL_I2CEx_ConfigDigitalFilter>
 80054c2:	1e03      	subs	r3, r0, #0
 80054c4:	d001      	beq.n	80054ca <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80054c6:	f001 fb31 	bl	8006b2c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80054ca:	46c0      	nop			@ (mov r8, r8)
 80054cc:	46bd      	mov	sp, r7
 80054ce:	bd80      	pop	{r7, pc}
 80054d0:	20001bb4 	.word	0x20001bb4
 80054d4:	40005400 	.word	0x40005400
 80054d8:	10b17db5 	.word	0x10b17db5

080054dc <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80054dc:	b580      	push	{r7, lr}
 80054de:	b090      	sub	sp, #64	@ 0x40
 80054e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80054e2:	232c      	movs	r3, #44	@ 0x2c
 80054e4:	18fb      	adds	r3, r7, r3
 80054e6:	0018      	movs	r0, r3
 80054e8:	2314      	movs	r3, #20
 80054ea:	001a      	movs	r2, r3
 80054ec:	2100      	movs	r1, #0
 80054ee:	f009 fb55 	bl	800eb9c <memset>
  RTC_DateTypeDef sDate = {0};
 80054f2:	2328      	movs	r3, #40	@ 0x28
 80054f4:	18fb      	adds	r3, r7, r3
 80054f6:	2200      	movs	r2, #0
 80054f8:	601a      	str	r2, [r3, #0]
  RTC_AlarmTypeDef sAlarm = {0};
 80054fa:	003b      	movs	r3, r7
 80054fc:	0018      	movs	r0, r3
 80054fe:	2328      	movs	r3, #40	@ 0x28
 8005500:	001a      	movs	r2, r3
 8005502:	2100      	movs	r1, #0
 8005504:	f009 fb4a 	bl	800eb9c <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8005508:	4b49      	ldr	r3, [pc, #292]	@ (8005630 <MX_RTC_Init+0x154>)
 800550a:	4a4a      	ldr	r2, [pc, #296]	@ (8005634 <MX_RTC_Init+0x158>)
 800550c:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800550e:	4b48      	ldr	r3, [pc, #288]	@ (8005630 <MX_RTC_Init+0x154>)
 8005510:	2200      	movs	r2, #0
 8005512:	609a      	str	r2, [r3, #8]
  hrtc.Init.AsynchPrediv = 127;
 8005514:	4b46      	ldr	r3, [pc, #280]	@ (8005630 <MX_RTC_Init+0x154>)
 8005516:	227f      	movs	r2, #127	@ 0x7f
 8005518:	60da      	str	r2, [r3, #12]
  hrtc.Init.SynchPrediv = 255;
 800551a:	4b45      	ldr	r3, [pc, #276]	@ (8005630 <MX_RTC_Init+0x154>)
 800551c:	22ff      	movs	r2, #255	@ 0xff
 800551e:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8005520:	4b43      	ldr	r3, [pc, #268]	@ (8005630 <MX_RTC_Init+0x154>)
 8005522:	2200      	movs	r2, #0
 8005524:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8005526:	4b42      	ldr	r3, [pc, #264]	@ (8005630 <MX_RTC_Init+0x154>)
 8005528:	2200      	movs	r2, #0
 800552a:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800552c:	4b40      	ldr	r3, [pc, #256]	@ (8005630 <MX_RTC_Init+0x154>)
 800552e:	2200      	movs	r2, #0
 8005530:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8005532:	4b3f      	ldr	r3, [pc, #252]	@ (8005630 <MX_RTC_Init+0x154>)
 8005534:	2280      	movs	r2, #128	@ 0x80
 8005536:	05d2      	lsls	r2, r2, #23
 8005538:	621a      	str	r2, [r3, #32]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 800553a:	4b3d      	ldr	r3, [pc, #244]	@ (8005630 <MX_RTC_Init+0x154>)
 800553c:	2200      	movs	r2, #0
 800553e:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8005540:	4b3b      	ldr	r3, [pc, #236]	@ (8005630 <MX_RTC_Init+0x154>)
 8005542:	0018      	movs	r0, r3
 8005544:	f005 f952 	bl	800a7ec <HAL_RTC_Init>
 8005548:	1e03      	subs	r3, r0, #0
 800554a:	d001      	beq.n	8005550 <MX_RTC_Init+0x74>
  {
    Error_Handler();
 800554c:	f001 faee 	bl	8006b2c <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8005550:	212c      	movs	r1, #44	@ 0x2c
 8005552:	187b      	adds	r3, r7, r1
 8005554:	2200      	movs	r2, #0
 8005556:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0x0;
 8005558:	187b      	adds	r3, r7, r1
 800555a:	2200      	movs	r2, #0
 800555c:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0x0;
 800555e:	187b      	adds	r3, r7, r1
 8005560:	2200      	movs	r2, #0
 8005562:	709a      	strb	r2, [r3, #2]
  sTime.SubSeconds = 0x0;
 8005564:	187b      	adds	r3, r7, r1
 8005566:	2200      	movs	r2, #0
 8005568:	605a      	str	r2, [r3, #4]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800556a:	187b      	adds	r3, r7, r1
 800556c:	2200      	movs	r2, #0
 800556e:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8005570:	187b      	adds	r3, r7, r1
 8005572:	2200      	movs	r2, #0
 8005574:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8005576:	1879      	adds	r1, r7, r1
 8005578:	4b2d      	ldr	r3, [pc, #180]	@ (8005630 <MX_RTC_Init+0x154>)
 800557a:	2201      	movs	r2, #1
 800557c:	0018      	movs	r0, r3
 800557e:	f005 f9d7 	bl	800a930 <HAL_RTC_SetTime>
 8005582:	1e03      	subs	r3, r0, #0
 8005584:	d001      	beq.n	800558a <MX_RTC_Init+0xae>
  {
    Error_Handler();
 8005586:	f001 fad1 	bl	8006b2c <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 800558a:	2128      	movs	r1, #40	@ 0x28
 800558c:	187b      	adds	r3, r7, r1
 800558e:	2201      	movs	r2, #1
 8005590:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8005592:	187b      	adds	r3, r7, r1
 8005594:	2201      	movs	r2, #1
 8005596:	705a      	strb	r2, [r3, #1]
  sDate.Date = 0x1;
 8005598:	187b      	adds	r3, r7, r1
 800559a:	2201      	movs	r2, #1
 800559c:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0x0;
 800559e:	187b      	adds	r3, r7, r1
 80055a0:	2200      	movs	r2, #0
 80055a2:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 80055a4:	1879      	adds	r1, r7, r1
 80055a6:	4b22      	ldr	r3, [pc, #136]	@ (8005630 <MX_RTC_Init+0x154>)
 80055a8:	2201      	movs	r2, #1
 80055aa:	0018      	movs	r0, r3
 80055ac:	f005 fa68 	bl	800aa80 <HAL_RTC_SetDate>
 80055b0:	1e03      	subs	r3, r0, #0
 80055b2:	d001      	beq.n	80055b8 <MX_RTC_Init+0xdc>
  {
    Error_Handler();
 80055b4:	f001 faba 	bl	8006b2c <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 80055b8:	003b      	movs	r3, r7
 80055ba:	2200      	movs	r2, #0
 80055bc:	701a      	strb	r2, [r3, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 80055be:	003b      	movs	r3, r7
 80055c0:	2200      	movs	r2, #0
 80055c2:	705a      	strb	r2, [r3, #1]
  sAlarm.AlarmTime.Seconds = 0x1;
 80055c4:	003b      	movs	r3, r7
 80055c6:	2201      	movs	r2, #1
 80055c8:	709a      	strb	r2, [r3, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 80055ca:	003b      	movs	r3, r7
 80055cc:	2200      	movs	r2, #0
 80055ce:	605a      	str	r2, [r3, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80055d0:	003b      	movs	r3, r7
 80055d2:	2200      	movs	r2, #0
 80055d4:	60da      	str	r2, [r3, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80055d6:	003b      	movs	r3, r7
 80055d8:	2200      	movs	r2, #0
 80055da:	611a      	str	r2, [r3, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 80055dc:	003b      	movs	r3, r7
 80055de:	2200      	movs	r2, #0
 80055e0:	615a      	str	r2, [r3, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 80055e2:	003b      	movs	r3, r7
 80055e4:	2200      	movs	r2, #0
 80055e6:	619a      	str	r2, [r3, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 80055e8:	003b      	movs	r3, r7
 80055ea:	2200      	movs	r2, #0
 80055ec:	61da      	str	r2, [r3, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 80055ee:	003b      	movs	r3, r7
 80055f0:	2220      	movs	r2, #32
 80055f2:	2101      	movs	r1, #1
 80055f4:	5499      	strb	r1, [r3, r2]
  sAlarm.Alarm = RTC_ALARM_A;
 80055f6:	003b      	movs	r3, r7
 80055f8:	2280      	movs	r2, #128	@ 0x80
 80055fa:	0052      	lsls	r2, r2, #1
 80055fc:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 80055fe:	0039      	movs	r1, r7
 8005600:	4b0b      	ldr	r3, [pc, #44]	@ (8005630 <MX_RTC_Init+0x154>)
 8005602:	2201      	movs	r2, #1
 8005604:	0018      	movs	r0, r3
 8005606:	f005 facd 	bl	800aba4 <HAL_RTC_SetAlarm_IT>
 800560a:	1e03      	subs	r3, r0, #0
 800560c:	d001      	beq.n	8005612 <MX_RTC_Init+0x136>
  {
    Error_Handler();
 800560e:	f001 fa8d 	bl	8006b2c <Error_Handler>
  }

  /** Enable the WakeUp
  */
  if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, 0x500B, RTC_WAKEUPCLOCK_RTCCLK_DIV16) != HAL_OK)
 8005612:	4909      	ldr	r1, [pc, #36]	@ (8005638 <MX_RTC_Init+0x15c>)
 8005614:	4b06      	ldr	r3, [pc, #24]	@ (8005630 <MX_RTC_Init+0x154>)
 8005616:	2200      	movs	r2, #0
 8005618:	0018      	movs	r0, r3
 800561a:	f005 fdf9 	bl	800b210 <HAL_RTCEx_SetWakeUpTimer_IT>
 800561e:	1e03      	subs	r3, r0, #0
 8005620:	d001      	beq.n	8005626 <MX_RTC_Init+0x14a>
  {
    Error_Handler();
 8005622:	f001 fa83 	bl	8006b2c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8005626:	46c0      	nop			@ (mov r8, r8)
 8005628:	46bd      	mov	sp, r7
 800562a:	b010      	add	sp, #64	@ 0x40
 800562c:	bd80      	pop	{r7, pc}
 800562e:	46c0      	nop			@ (mov r8, r8)
 8005630:	20001c08 	.word	0x20001c08
 8005634:	40002800 	.word	0x40002800
 8005638:	0000500b 	.word	0x0000500b

0800563c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800563c:	b580      	push	{r7, lr}
 800563e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8005640:	4b1c      	ldr	r3, [pc, #112]	@ (80056b4 <MX_SPI1_Init+0x78>)
 8005642:	4a1d      	ldr	r2, [pc, #116]	@ (80056b8 <MX_SPI1_Init+0x7c>)
 8005644:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8005646:	4b1b      	ldr	r3, [pc, #108]	@ (80056b4 <MX_SPI1_Init+0x78>)
 8005648:	2282      	movs	r2, #130	@ 0x82
 800564a:	0052      	lsls	r2, r2, #1
 800564c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 800564e:	4b19      	ldr	r3, [pc, #100]	@ (80056b4 <MX_SPI1_Init+0x78>)
 8005650:	2280      	movs	r2, #128	@ 0x80
 8005652:	0212      	lsls	r2, r2, #8
 8005654:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8005656:	4b17      	ldr	r3, [pc, #92]	@ (80056b4 <MX_SPI1_Init+0x78>)
 8005658:	22e0      	movs	r2, #224	@ 0xe0
 800565a:	00d2      	lsls	r2, r2, #3
 800565c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800565e:	4b15      	ldr	r3, [pc, #84]	@ (80056b4 <MX_SPI1_Init+0x78>)
 8005660:	2200      	movs	r2, #0
 8005662:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8005664:	4b13      	ldr	r3, [pc, #76]	@ (80056b4 <MX_SPI1_Init+0x78>)
 8005666:	2200      	movs	r2, #0
 8005668:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800566a:	4b12      	ldr	r3, [pc, #72]	@ (80056b4 <MX_SPI1_Init+0x78>)
 800566c:	2280      	movs	r2, #128	@ 0x80
 800566e:	0092      	lsls	r2, r2, #2
 8005670:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8005672:	4b10      	ldr	r3, [pc, #64]	@ (80056b4 <MX_SPI1_Init+0x78>)
 8005674:	2220      	movs	r2, #32
 8005676:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8005678:	4b0e      	ldr	r3, [pc, #56]	@ (80056b4 <MX_SPI1_Init+0x78>)
 800567a:	2200      	movs	r2, #0
 800567c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800567e:	4b0d      	ldr	r3, [pc, #52]	@ (80056b4 <MX_SPI1_Init+0x78>)
 8005680:	2200      	movs	r2, #0
 8005682:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005684:	4b0b      	ldr	r3, [pc, #44]	@ (80056b4 <MX_SPI1_Init+0x78>)
 8005686:	2200      	movs	r2, #0
 8005688:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 800568a:	4b0a      	ldr	r3, [pc, #40]	@ (80056b4 <MX_SPI1_Init+0x78>)
 800568c:	2207      	movs	r2, #7
 800568e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8005690:	4b08      	ldr	r3, [pc, #32]	@ (80056b4 <MX_SPI1_Init+0x78>)
 8005692:	2200      	movs	r2, #0
 8005694:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8005696:	4b07      	ldr	r3, [pc, #28]	@ (80056b4 <MX_SPI1_Init+0x78>)
 8005698:	2208      	movs	r2, #8
 800569a:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800569c:	4b05      	ldr	r3, [pc, #20]	@ (80056b4 <MX_SPI1_Init+0x78>)
 800569e:	0018      	movs	r0, r3
 80056a0:	f005 fe7e 	bl	800b3a0 <HAL_SPI_Init>
 80056a4:	1e03      	subs	r3, r0, #0
 80056a6:	d001      	beq.n	80056ac <MX_SPI1_Init+0x70>
  {
    Error_Handler();
 80056a8:	f001 fa40 	bl	8006b2c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80056ac:	46c0      	nop			@ (mov r8, r8)
 80056ae:	46bd      	mov	sp, r7
 80056b0:	bd80      	pop	{r7, pc}
 80056b2:	46c0      	nop			@ (mov r8, r8)
 80056b4:	20001c34 	.word	0x20001c34
 80056b8:	40013000 	.word	0x40013000

080056bc <MX_TIM17_Init>:
  * @brief TIM17 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM17_Init(void)
{
 80056bc:	b580      	push	{r7, lr}
 80056be:	b094      	sub	sp, #80	@ 0x50
 80056c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM17_Init 0 */

  /* USER CODE END TIM17_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 80056c2:	2334      	movs	r3, #52	@ 0x34
 80056c4:	18fb      	adds	r3, r7, r3
 80056c6:	0018      	movs	r0, r3
 80056c8:	231c      	movs	r3, #28
 80056ca:	001a      	movs	r2, r3
 80056cc:	2100      	movs	r1, #0
 80056ce:	f009 fa65 	bl	800eb9c <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80056d2:	003b      	movs	r3, r7
 80056d4:	0018      	movs	r0, r3
 80056d6:	2334      	movs	r3, #52	@ 0x34
 80056d8:	001a      	movs	r2, r3
 80056da:	2100      	movs	r1, #0
 80056dc:	f009 fa5e 	bl	800eb9c <memset>

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 80056e0:	4b37      	ldr	r3, [pc, #220]	@ (80057c0 <MX_TIM17_Init+0x104>)
 80056e2:	4a38      	ldr	r2, [pc, #224]	@ (80057c4 <MX_TIM17_Init+0x108>)
 80056e4:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 0;
 80056e6:	4b36      	ldr	r3, [pc, #216]	@ (80057c0 <MX_TIM17_Init+0x104>)
 80056e8:	2200      	movs	r2, #0
 80056ea:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 80056ec:	4b34      	ldr	r3, [pc, #208]	@ (80057c0 <MX_TIM17_Init+0x104>)
 80056ee:	2200      	movs	r2, #0
 80056f0:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 65535;
 80056f2:	4b33      	ldr	r3, [pc, #204]	@ (80057c0 <MX_TIM17_Init+0x104>)
 80056f4:	4a34      	ldr	r2, [pc, #208]	@ (80057c8 <MX_TIM17_Init+0x10c>)
 80056f6:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80056f8:	4b31      	ldr	r3, [pc, #196]	@ (80057c0 <MX_TIM17_Init+0x104>)
 80056fa:	2200      	movs	r2, #0
 80056fc:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 80056fe:	4b30      	ldr	r3, [pc, #192]	@ (80057c0 <MX_TIM17_Init+0x104>)
 8005700:	2200      	movs	r2, #0
 8005702:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005704:	4b2e      	ldr	r3, [pc, #184]	@ (80057c0 <MX_TIM17_Init+0x104>)
 8005706:	2200      	movs	r2, #0
 8005708:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 800570a:	4b2d      	ldr	r3, [pc, #180]	@ (80057c0 <MX_TIM17_Init+0x104>)
 800570c:	0018      	movs	r0, r3
 800570e:	f006 f9d5 	bl	800babc <HAL_TIM_Base_Init>
 8005712:	1e03      	subs	r3, r0, #0
 8005714:	d001      	beq.n	800571a <MX_TIM17_Init+0x5e>
  {
    Error_Handler();
 8005716:	f001 fa09 	bl	8006b2c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim17) != HAL_OK)
 800571a:	4b29      	ldr	r3, [pc, #164]	@ (80057c0 <MX_TIM17_Init+0x104>)
 800571c:	0018      	movs	r0, r3
 800571e:	f006 fa25 	bl	800bb6c <HAL_TIM_PWM_Init>
 8005722:	1e03      	subs	r3, r0, #0
 8005724:	d001      	beq.n	800572a <MX_TIM17_Init+0x6e>
  {
    Error_Handler();
 8005726:	f001 fa01 	bl	8006b2c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800572a:	2134      	movs	r1, #52	@ 0x34
 800572c:	187b      	adds	r3, r7, r1
 800572e:	2260      	movs	r2, #96	@ 0x60
 8005730:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8005732:	187b      	adds	r3, r7, r1
 8005734:	2200      	movs	r2, #0
 8005736:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005738:	187b      	adds	r3, r7, r1
 800573a:	2200      	movs	r2, #0
 800573c:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800573e:	187b      	adds	r3, r7, r1
 8005740:	2200      	movs	r2, #0
 8005742:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005744:	187b      	adds	r3, r7, r1
 8005746:	2200      	movs	r2, #0
 8005748:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800574a:	187b      	adds	r3, r7, r1
 800574c:	2200      	movs	r2, #0
 800574e:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8005750:	187b      	adds	r3, r7, r1
 8005752:	2200      	movs	r2, #0
 8005754:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005756:	1879      	adds	r1, r7, r1
 8005758:	4b19      	ldr	r3, [pc, #100]	@ (80057c0 <MX_TIM17_Init+0x104>)
 800575a:	2200      	movs	r2, #0
 800575c:	0018      	movs	r0, r3
 800575e:	f006 fbe1 	bl	800bf24 <HAL_TIM_PWM_ConfigChannel>
 8005762:	1e03      	subs	r3, r0, #0
 8005764:	d001      	beq.n	800576a <MX_TIM17_Init+0xae>
  {
    Error_Handler();
 8005766:	f001 f9e1 	bl	8006b2c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800576a:	003b      	movs	r3, r7
 800576c:	2200      	movs	r2, #0
 800576e:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8005770:	003b      	movs	r3, r7
 8005772:	2200      	movs	r2, #0
 8005774:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8005776:	003b      	movs	r3, r7
 8005778:	2200      	movs	r2, #0
 800577a:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 800577c:	003b      	movs	r3, r7
 800577e:	2200      	movs	r2, #0
 8005780:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8005782:	003b      	movs	r3, r7
 8005784:	2200      	movs	r2, #0
 8005786:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8005788:	003b      	movs	r3, r7
 800578a:	2280      	movs	r2, #128	@ 0x80
 800578c:	0192      	lsls	r2, r2, #6
 800578e:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8005790:	003b      	movs	r3, r7
 8005792:	2200      	movs	r2, #0
 8005794:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8005796:	003b      	movs	r3, r7
 8005798:	2200      	movs	r2, #0
 800579a:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig) != HAL_OK)
 800579c:	003a      	movs	r2, r7
 800579e:	4b08      	ldr	r3, [pc, #32]	@ (80057c0 <MX_TIM17_Init+0x104>)
 80057a0:	0011      	movs	r1, r2
 80057a2:	0018      	movs	r0, r3
 80057a4:	f007 f83e 	bl	800c824 <HAL_TIMEx_ConfigBreakDeadTime>
 80057a8:	1e03      	subs	r3, r0, #0
 80057aa:	d001      	beq.n	80057b0 <MX_TIM17_Init+0xf4>
  {
    Error_Handler();
 80057ac:	f001 f9be 	bl	8006b2c <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */
  HAL_TIM_MspPostInit(&htim17);
 80057b0:	4b03      	ldr	r3, [pc, #12]	@ (80057c0 <MX_TIM17_Init+0x104>)
 80057b2:	0018      	movs	r0, r3
 80057b4:	f001 ff6a 	bl	800768c <HAL_TIM_MspPostInit>

}
 80057b8:	46c0      	nop			@ (mov r8, r8)
 80057ba:	46bd      	mov	sp, r7
 80057bc:	b014      	add	sp, #80	@ 0x50
 80057be:	bd80      	pop	{r7, pc}
 80057c0:	20001c98 	.word	0x20001c98
 80057c4:	40014800 	.word	0x40014800
 80057c8:	0000ffff 	.word	0x0000ffff

080057cc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80057cc:	b580      	push	{r7, lr}
 80057ce:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80057d0:	4b23      	ldr	r3, [pc, #140]	@ (8005860 <MX_USART1_UART_Init+0x94>)
 80057d2:	4a24      	ldr	r2, [pc, #144]	@ (8005864 <MX_USART1_UART_Init+0x98>)
 80057d4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80057d6:	4b22      	ldr	r3, [pc, #136]	@ (8005860 <MX_USART1_UART_Init+0x94>)
 80057d8:	2296      	movs	r2, #150	@ 0x96
 80057da:	0192      	lsls	r2, r2, #6
 80057dc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80057de:	4b20      	ldr	r3, [pc, #128]	@ (8005860 <MX_USART1_UART_Init+0x94>)
 80057e0:	2200      	movs	r2, #0
 80057e2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80057e4:	4b1e      	ldr	r3, [pc, #120]	@ (8005860 <MX_USART1_UART_Init+0x94>)
 80057e6:	2200      	movs	r2, #0
 80057e8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80057ea:	4b1d      	ldr	r3, [pc, #116]	@ (8005860 <MX_USART1_UART_Init+0x94>)
 80057ec:	2200      	movs	r2, #0
 80057ee:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80057f0:	4b1b      	ldr	r3, [pc, #108]	@ (8005860 <MX_USART1_UART_Init+0x94>)
 80057f2:	220c      	movs	r2, #12
 80057f4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80057f6:	4b1a      	ldr	r3, [pc, #104]	@ (8005860 <MX_USART1_UART_Init+0x94>)
 80057f8:	2200      	movs	r2, #0
 80057fa:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80057fc:	4b18      	ldr	r3, [pc, #96]	@ (8005860 <MX_USART1_UART_Init+0x94>)
 80057fe:	2200      	movs	r2, #0
 8005800:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005802:	4b17      	ldr	r3, [pc, #92]	@ (8005860 <MX_USART1_UART_Init+0x94>)
 8005804:	2200      	movs	r2, #0
 8005806:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8005808:	4b15      	ldr	r3, [pc, #84]	@ (8005860 <MX_USART1_UART_Init+0x94>)
 800580a:	2200      	movs	r2, #0
 800580c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800580e:	4b14      	ldr	r3, [pc, #80]	@ (8005860 <MX_USART1_UART_Init+0x94>)
 8005810:	2200      	movs	r2, #0
 8005812:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8005814:	4b12      	ldr	r3, [pc, #72]	@ (8005860 <MX_USART1_UART_Init+0x94>)
 8005816:	0018      	movs	r0, r3
 8005818:	f007 f8a0 	bl	800c95c <HAL_UART_Init>
 800581c:	1e03      	subs	r3, r0, #0
 800581e:	d001      	beq.n	8005824 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8005820:	f001 f984 	bl	8006b2c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005824:	4b0e      	ldr	r3, [pc, #56]	@ (8005860 <MX_USART1_UART_Init+0x94>)
 8005826:	2100      	movs	r1, #0
 8005828:	0018      	movs	r0, r3
 800582a:	f008 f83b 	bl	800d8a4 <HAL_UARTEx_SetTxFifoThreshold>
 800582e:	1e03      	subs	r3, r0, #0
 8005830:	d001      	beq.n	8005836 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8005832:	f001 f97b 	bl	8006b2c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005836:	4b0a      	ldr	r3, [pc, #40]	@ (8005860 <MX_USART1_UART_Init+0x94>)
 8005838:	2100      	movs	r1, #0
 800583a:	0018      	movs	r0, r3
 800583c:	f008 f872 	bl	800d924 <HAL_UARTEx_SetRxFifoThreshold>
 8005840:	1e03      	subs	r3, r0, #0
 8005842:	d001      	beq.n	8005848 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8005844:	f001 f972 	bl	8006b2c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8005848:	4b05      	ldr	r3, [pc, #20]	@ (8005860 <MX_USART1_UART_Init+0x94>)
 800584a:	0018      	movs	r0, r3
 800584c:	f007 fff0 	bl	800d830 <HAL_UARTEx_DisableFifoMode>
 8005850:	1e03      	subs	r3, r0, #0
 8005852:	d001      	beq.n	8005858 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8005854:	f001 f96a 	bl	8006b2c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8005858:	46c0      	nop			@ (mov r8, r8)
 800585a:	46bd      	mov	sp, r7
 800585c:	bd80      	pop	{r7, pc}
 800585e:	46c0      	nop			@ (mov r8, r8)
 8005860:	20001ce4 	.word	0x20001ce4
 8005864:	40013800 	.word	0x40013800

08005868 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8005868:	b580      	push	{r7, lr}
 800586a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800586c:	4b23      	ldr	r3, [pc, #140]	@ (80058fc <MX_USART2_UART_Init+0x94>)
 800586e:	4a24      	ldr	r2, [pc, #144]	@ (8005900 <MX_USART2_UART_Init+0x98>)
 8005870:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8005872:	4b22      	ldr	r3, [pc, #136]	@ (80058fc <MX_USART2_UART_Init+0x94>)
 8005874:	22e1      	movs	r2, #225	@ 0xe1
 8005876:	0252      	lsls	r2, r2, #9
 8005878:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800587a:	4b20      	ldr	r3, [pc, #128]	@ (80058fc <MX_USART2_UART_Init+0x94>)
 800587c:	2200      	movs	r2, #0
 800587e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8005880:	4b1e      	ldr	r3, [pc, #120]	@ (80058fc <MX_USART2_UART_Init+0x94>)
 8005882:	2200      	movs	r2, #0
 8005884:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8005886:	4b1d      	ldr	r3, [pc, #116]	@ (80058fc <MX_USART2_UART_Init+0x94>)
 8005888:	2200      	movs	r2, #0
 800588a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800588c:	4b1b      	ldr	r3, [pc, #108]	@ (80058fc <MX_USART2_UART_Init+0x94>)
 800588e:	220c      	movs	r2, #12
 8005890:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005892:	4b1a      	ldr	r3, [pc, #104]	@ (80058fc <MX_USART2_UART_Init+0x94>)
 8005894:	2200      	movs	r2, #0
 8005896:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8005898:	4b18      	ldr	r3, [pc, #96]	@ (80058fc <MX_USART2_UART_Init+0x94>)
 800589a:	2200      	movs	r2, #0
 800589c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800589e:	4b17      	ldr	r3, [pc, #92]	@ (80058fc <MX_USART2_UART_Init+0x94>)
 80058a0:	2200      	movs	r2, #0
 80058a2:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80058a4:	4b15      	ldr	r3, [pc, #84]	@ (80058fc <MX_USART2_UART_Init+0x94>)
 80058a6:	2200      	movs	r2, #0
 80058a8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80058aa:	4b14      	ldr	r3, [pc, #80]	@ (80058fc <MX_USART2_UART_Init+0x94>)
 80058ac:	2200      	movs	r2, #0
 80058ae:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80058b0:	4b12      	ldr	r3, [pc, #72]	@ (80058fc <MX_USART2_UART_Init+0x94>)
 80058b2:	0018      	movs	r0, r3
 80058b4:	f007 f852 	bl	800c95c <HAL_UART_Init>
 80058b8:	1e03      	subs	r3, r0, #0
 80058ba:	d001      	beq.n	80058c0 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80058bc:	f001 f936 	bl	8006b2c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80058c0:	4b0e      	ldr	r3, [pc, #56]	@ (80058fc <MX_USART2_UART_Init+0x94>)
 80058c2:	2100      	movs	r1, #0
 80058c4:	0018      	movs	r0, r3
 80058c6:	f007 ffed 	bl	800d8a4 <HAL_UARTEx_SetTxFifoThreshold>
 80058ca:	1e03      	subs	r3, r0, #0
 80058cc:	d001      	beq.n	80058d2 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80058ce:	f001 f92d 	bl	8006b2c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80058d2:	4b0a      	ldr	r3, [pc, #40]	@ (80058fc <MX_USART2_UART_Init+0x94>)
 80058d4:	2100      	movs	r1, #0
 80058d6:	0018      	movs	r0, r3
 80058d8:	f008 f824 	bl	800d924 <HAL_UARTEx_SetRxFifoThreshold>
 80058dc:	1e03      	subs	r3, r0, #0
 80058de:	d001      	beq.n	80058e4 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80058e0:	f001 f924 	bl	8006b2c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80058e4:	4b05      	ldr	r3, [pc, #20]	@ (80058fc <MX_USART2_UART_Init+0x94>)
 80058e6:	0018      	movs	r0, r3
 80058e8:	f007 ffa2 	bl	800d830 <HAL_UARTEx_DisableFifoMode>
 80058ec:	1e03      	subs	r3, r0, #0
 80058ee:	d001      	beq.n	80058f4 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80058f0:	f001 f91c 	bl	8006b2c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80058f4:	46c0      	nop			@ (mov r8, r8)
 80058f6:	46bd      	mov	sp, r7
 80058f8:	bd80      	pop	{r7, pc}
 80058fa:	46c0      	nop			@ (mov r8, r8)
 80058fc:	20001d78 	.word	0x20001d78
 8005900:	40004400 	.word	0x40004400

08005904 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8005904:	b590      	push	{r4, r7, lr}
 8005906:	b08b      	sub	sp, #44	@ 0x2c
 8005908:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800590a:	2414      	movs	r4, #20
 800590c:	193b      	adds	r3, r7, r4
 800590e:	0018      	movs	r0, r3
 8005910:	2314      	movs	r3, #20
 8005912:	001a      	movs	r2, r3
 8005914:	2100      	movs	r1, #0
 8005916:	f009 f941 	bl	800eb9c <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800591a:	4b4d      	ldr	r3, [pc, #308]	@ (8005a50 <MX_GPIO_Init+0x14c>)
 800591c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800591e:	4b4c      	ldr	r3, [pc, #304]	@ (8005a50 <MX_GPIO_Init+0x14c>)
 8005920:	2104      	movs	r1, #4
 8005922:	430a      	orrs	r2, r1
 8005924:	635a      	str	r2, [r3, #52]	@ 0x34
 8005926:	4b4a      	ldr	r3, [pc, #296]	@ (8005a50 <MX_GPIO_Init+0x14c>)
 8005928:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800592a:	2204      	movs	r2, #4
 800592c:	4013      	ands	r3, r2
 800592e:	613b      	str	r3, [r7, #16]
 8005930:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8005932:	4b47      	ldr	r3, [pc, #284]	@ (8005a50 <MX_GPIO_Init+0x14c>)
 8005934:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005936:	4b46      	ldr	r3, [pc, #280]	@ (8005a50 <MX_GPIO_Init+0x14c>)
 8005938:	2101      	movs	r1, #1
 800593a:	430a      	orrs	r2, r1
 800593c:	635a      	str	r2, [r3, #52]	@ 0x34
 800593e:	4b44      	ldr	r3, [pc, #272]	@ (8005a50 <MX_GPIO_Init+0x14c>)
 8005940:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005942:	2201      	movs	r2, #1
 8005944:	4013      	ands	r3, r2
 8005946:	60fb      	str	r3, [r7, #12]
 8005948:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800594a:	4b41      	ldr	r3, [pc, #260]	@ (8005a50 <MX_GPIO_Init+0x14c>)
 800594c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800594e:	4b40      	ldr	r3, [pc, #256]	@ (8005a50 <MX_GPIO_Init+0x14c>)
 8005950:	2102      	movs	r1, #2
 8005952:	430a      	orrs	r2, r1
 8005954:	635a      	str	r2, [r3, #52]	@ 0x34
 8005956:	4b3e      	ldr	r3, [pc, #248]	@ (8005a50 <MX_GPIO_Init+0x14c>)
 8005958:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800595a:	2202      	movs	r2, #2
 800595c:	4013      	ands	r3, r2
 800595e:	60bb      	str	r3, [r7, #8]
 8005960:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8005962:	4b3b      	ldr	r3, [pc, #236]	@ (8005a50 <MX_GPIO_Init+0x14c>)
 8005964:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005966:	4b3a      	ldr	r3, [pc, #232]	@ (8005a50 <MX_GPIO_Init+0x14c>)
 8005968:	2108      	movs	r1, #8
 800596a:	430a      	orrs	r2, r1
 800596c:	635a      	str	r2, [r3, #52]	@ 0x34
 800596e:	4b38      	ldr	r3, [pc, #224]	@ (8005a50 <MX_GPIO_Init+0x14c>)
 8005970:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005972:	2208      	movs	r2, #8
 8005974:	4013      	ands	r3, r2
 8005976:	607b      	str	r3, [r7, #4]
 8005978:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_15, GPIO_PIN_RESET);
 800597a:	4936      	ldr	r1, [pc, #216]	@ (8005a54 <MX_GPIO_Init+0x150>)
 800597c:	23a0      	movs	r3, #160	@ 0xa0
 800597e:	05db      	lsls	r3, r3, #23
 8005980:	2200      	movs	r2, #0
 8005982:	0018      	movs	r0, r3
 8005984:	f003 f90b 	bl	8008b9e <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8005988:	193b      	adds	r3, r7, r4
 800598a:	2202      	movs	r2, #2
 800598c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800598e:	193b      	adds	r3, r7, r4
 8005990:	2288      	movs	r2, #136	@ 0x88
 8005992:	0352      	lsls	r2, r2, #13
 8005994:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005996:	193b      	adds	r3, r7, r4
 8005998:	2200      	movs	r2, #0
 800599a:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800599c:	193b      	adds	r3, r7, r4
 800599e:	4a2e      	ldr	r2, [pc, #184]	@ (8005a58 <MX_GPIO_Init+0x154>)
 80059a0:	0019      	movs	r1, r3
 80059a2:	0010      	movs	r0, r2
 80059a4:	f002 ff72 	bl	800888c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA5 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_15;
 80059a8:	193b      	adds	r3, r7, r4
 80059aa:	4a2a      	ldr	r2, [pc, #168]	@ (8005a54 <MX_GPIO_Init+0x150>)
 80059ac:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80059ae:	193b      	adds	r3, r7, r4
 80059b0:	2201      	movs	r2, #1
 80059b2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80059b4:	193b      	adds	r3, r7, r4
 80059b6:	2200      	movs	r2, #0
 80059b8:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80059ba:	193b      	adds	r3, r7, r4
 80059bc:	2200      	movs	r2, #0
 80059be:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80059c0:	193a      	adds	r2, r7, r4
 80059c2:	23a0      	movs	r3, #160	@ 0xa0
 80059c4:	05db      	lsls	r3, r3, #23
 80059c6:	0011      	movs	r1, r2
 80059c8:	0018      	movs	r0, r3
 80059ca:	f002 ff5f 	bl	800888c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80059ce:	0021      	movs	r1, r4
 80059d0:	187b      	adds	r3, r7, r1
 80059d2:	2204      	movs	r2, #4
 80059d4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80059d6:	187b      	adds	r3, r7, r1
 80059d8:	2288      	movs	r2, #136	@ 0x88
 80059da:	0352      	lsls	r2, r2, #13
 80059dc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80059de:	187b      	adds	r3, r7, r1
 80059e0:	2200      	movs	r2, #0
 80059e2:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80059e4:	000c      	movs	r4, r1
 80059e6:	187b      	adds	r3, r7, r1
 80059e8:	4a1c      	ldr	r2, [pc, #112]	@ (8005a5c <MX_GPIO_Init+0x158>)
 80059ea:	0019      	movs	r1, r3
 80059ec:	0010      	movs	r0, r2
 80059ee:	f002 ff4d 	bl	800888c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 80059f2:	0021      	movs	r1, r4
 80059f4:	187b      	adds	r3, r7, r1
 80059f6:	2280      	movs	r2, #128	@ 0x80
 80059f8:	0112      	lsls	r2, r2, #4
 80059fa:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80059fc:	187b      	adds	r3, r7, r1
 80059fe:	2288      	movs	r2, #136	@ 0x88
 8005a00:	0352      	lsls	r2, r2, #13
 8005a02:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005a04:	187b      	adds	r3, r7, r1
 8005a06:	2200      	movs	r2, #0
 8005a08:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005a0a:	187a      	adds	r2, r7, r1
 8005a0c:	23a0      	movs	r3, #160	@ 0xa0
 8005a0e:	05db      	lsls	r3, r3, #23
 8005a10:	0011      	movs	r1, r2
 8005a12:	0018      	movs	r0, r3
 8005a14:	f002 ff3a 	bl	800888c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
 8005a18:	2200      	movs	r2, #0
 8005a1a:	2100      	movs	r1, #0
 8005a1c:	2005      	movs	r0, #5
 8005a1e:	f002 ff03 	bl	8008828 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 8005a22:	2005      	movs	r0, #5
 8005a24:	f002 ff15 	bl	8008852 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_3_IRQn, 0, 0);
 8005a28:	2200      	movs	r2, #0
 8005a2a:	2100      	movs	r1, #0
 8005a2c:	2006      	movs	r0, #6
 8005a2e:	f002 fefb 	bl	8008828 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 8005a32:	2006      	movs	r0, #6
 8005a34:	f002 ff0d 	bl	8008852 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8005a38:	2200      	movs	r2, #0
 8005a3a:	2100      	movs	r1, #0
 8005a3c:	2007      	movs	r0, #7
 8005a3e:	f002 fef3 	bl	8008828 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8005a42:	2007      	movs	r0, #7
 8005a44:	f002 ff05 	bl	8008852 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8005a48:	46c0      	nop			@ (mov r8, r8)
 8005a4a:	46bd      	mov	sp, r7
 8005a4c:	b00b      	add	sp, #44	@ 0x2c
 8005a4e:	bd90      	pop	{r4, r7, pc}
 8005a50:	40021000 	.word	0x40021000
 8005a54:	00008030 	.word	0x00008030
 8005a58:	50000800 	.word	0x50000800
 8005a5c:	50000400 	.word	0x50000400

08005a60 <ChangeNote>:

/* USER CODE BEGIN 4 */
void ChangeNote(enum Scale freq)
{
 8005a60:	b590      	push	{r4, r7, lr}
 8005a62:	b083      	sub	sp, #12
 8005a64:	af00      	add	r7, sp, #0
 8005a66:	0002      	movs	r2, r0
 8005a68:	1dbb      	adds	r3, r7, #6
 8005a6a:	801a      	strh	r2, [r3, #0]
    TIM17->ARR=(uint32_t)(987*(float)1000/(float)freq);
 8005a6c:	1dbb      	adds	r3, r7, #6
 8005a6e:	881b      	ldrh	r3, [r3, #0]
 8005a70:	0018      	movs	r0, r3
 8005a72:	f7fb fee9 	bl	8001848 <__aeabi_ui2f>
 8005a76:	1c03      	adds	r3, r0, #0
 8005a78:	1c19      	adds	r1, r3, #0
 8005a7a:	4807      	ldr	r0, [pc, #28]	@ (8005a98 <ChangeNote+0x38>)
 8005a7c:	f7fb f8e8 	bl	8000c50 <__aeabi_fdiv>
 8005a80:	1c03      	adds	r3, r0, #0
 8005a82:	4c06      	ldr	r4, [pc, #24]	@ (8005a9c <ChangeNote+0x3c>)
 8005a84:	1c18      	adds	r0, r3, #0
 8005a86:	f7fa fd9f 	bl	80005c8 <__aeabi_f2uiz>
 8005a8a:	0003      	movs	r3, r0
 8005a8c:	62e3      	str	r3, [r4, #44]	@ 0x2c
}
 8005a8e:	46c0      	nop			@ (mov r8, r8)
 8005a90:	46bd      	mov	sp, r7
 8005a92:	b003      	add	sp, #12
 8005a94:	bd90      	pop	{r4, r7, pc}
 8005a96:	46c0      	nop			@ (mov r8, r8)
 8005a98:	4970f780 	.word	0x4970f780
 8005a9c:	40014800 	.word	0x40014800

08005aa0 <PlayEffect>:
void PlayEffect(enum SoundEffects effect) {
 8005aa0:	b580      	push	{r7, lr}
 8005aa2:	b082      	sub	sp, #8
 8005aa4:	af00      	add	r7, sp, #0
 8005aa6:	0002      	movs	r2, r0
 8005aa8:	1dfb      	adds	r3, r7, #7
 8005aaa:	701a      	strb	r2, [r3, #0]
	HAL_TIM_PWM_Start(&htim17, TIM_CHANNEL_1);
 8005aac:	4ba0      	ldr	r3, [pc, #640]	@ (8005d30 <PlayEffect+0x290>)
 8005aae:	2100      	movs	r1, #0
 8005ab0:	0018      	movs	r0, r3
 8005ab2:	f006 f8bb 	bl	800bc2c <HAL_TIM_PWM_Start>
	HAL_Delay(5);
 8005ab6:	2005      	movs	r0, #5
 8005ab8:	f002 fdd0 	bl	800865c <HAL_Delay>
    switch(effect){
 8005abc:	1dfb      	adds	r3, r7, #7
 8005abe:	781b      	ldrb	r3, [r3, #0]
 8005ac0:	2b06      	cmp	r3, #6
 8005ac2:	d900      	bls.n	8005ac6 <PlayEffect+0x26>
 8005ac4:	e12a      	b.n	8005d1c <PlayEffect+0x27c>
 8005ac6:	009a      	lsls	r2, r3, #2
 8005ac8:	4b9a      	ldr	r3, [pc, #616]	@ (8005d34 <PlayEffect+0x294>)
 8005aca:	18d3      	adds	r3, r2, r3
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	469f      	mov	pc, r3
        case MenuBeep:

        	curNote = G*3;
 8005ad0:	4b99      	ldr	r3, [pc, #612]	@ (8005d38 <PlayEffect+0x298>)
 8005ad2:	2293      	movs	r2, #147	@ 0x93
 8005ad4:	0112      	lsls	r2, r2, #4
 8005ad6:	801a      	strh	r2, [r3, #0]
        	ChangeNote(curNote);
 8005ad8:	4b97      	ldr	r3, [pc, #604]	@ (8005d38 <PlayEffect+0x298>)
 8005ada:	881b      	ldrh	r3, [r3, #0]
 8005adc:	0018      	movs	r0, r3
 8005ade:	f7ff ffbf 	bl	8005a60 <ChangeNote>
        	HAL_Delay(25);
 8005ae2:	2019      	movs	r0, #25
 8005ae4:	f002 fdba 	bl	800865c <HAL_Delay>

        	curNote = G*2;
 8005ae8:	4b93      	ldr	r3, [pc, #588]	@ (8005d38 <PlayEffect+0x298>)
 8005aea:	22c4      	movs	r2, #196	@ 0xc4
 8005aec:	00d2      	lsls	r2, r2, #3
 8005aee:	801a      	strh	r2, [r3, #0]
        	ChangeNote(curNote);
 8005af0:	4b91      	ldr	r3, [pc, #580]	@ (8005d38 <PlayEffect+0x298>)
 8005af2:	881b      	ldrh	r3, [r3, #0]
 8005af4:	0018      	movs	r0, r3
 8005af6:	f7ff ffb3 	bl	8005a60 <ChangeNote>
        	HAL_Delay(25);
 8005afa:	2019      	movs	r0, #25
 8005afc:	f002 fdae 	bl	800865c <HAL_Delay>

            break;
 8005b00:	e10c      	b.n	8005d1c <PlayEffect+0x27c>
        case EggNoise:

        	curNote = A;
 8005b02:	4b8d      	ldr	r3, [pc, #564]	@ (8005d38 <PlayEffect+0x298>)
 8005b04:	22dc      	movs	r2, #220	@ 0xdc
 8005b06:	0052      	lsls	r2, r2, #1
 8005b08:	801a      	strh	r2, [r3, #0]
        	ChangeNote(curNote);
 8005b0a:	4b8b      	ldr	r3, [pc, #556]	@ (8005d38 <PlayEffect+0x298>)
 8005b0c:	881b      	ldrh	r3, [r3, #0]
 8005b0e:	0018      	movs	r0, r3
 8005b10:	f7ff ffa6 	bl	8005a60 <ChangeNote>
        	HAL_Delay(20);
 8005b14:	2014      	movs	r0, #20
 8005b16:	f002 fda1 	bl	800865c <HAL_Delay>

        	curNote = C;
 8005b1a:	4b87      	ldr	r3, [pc, #540]	@ (8005d38 <PlayEffect+0x298>)
 8005b1c:	4a87      	ldr	r2, [pc, #540]	@ (8005d3c <PlayEffect+0x29c>)
 8005b1e:	801a      	strh	r2, [r3, #0]
        	ChangeNote(curNote);
 8005b20:	4b85      	ldr	r3, [pc, #532]	@ (8005d38 <PlayEffect+0x298>)
 8005b22:	881b      	ldrh	r3, [r3, #0]
 8005b24:	0018      	movs	r0, r3
 8005b26:	f7ff ff9b 	bl	8005a60 <ChangeNote>
        	HAL_Delay(20);
 8005b2a:	2014      	movs	r0, #20
 8005b2c:	f002 fd96 	bl	800865c <HAL_Delay>

        	curNote = A;
 8005b30:	4b81      	ldr	r3, [pc, #516]	@ (8005d38 <PlayEffect+0x298>)
 8005b32:	22dc      	movs	r2, #220	@ 0xdc
 8005b34:	0052      	lsls	r2, r2, #1
 8005b36:	801a      	strh	r2, [r3, #0]
        	ChangeNote(curNote);
 8005b38:	4b7f      	ldr	r3, [pc, #508]	@ (8005d38 <PlayEffect+0x298>)
 8005b3a:	881b      	ldrh	r3, [r3, #0]
 8005b3c:	0018      	movs	r0, r3
 8005b3e:	f7ff ff8f 	bl	8005a60 <ChangeNote>
        	HAL_Delay(20);
 8005b42:	2014      	movs	r0, #20
 8005b44:	f002 fd8a 	bl	800865c <HAL_Delay>

        	curNote = C;
 8005b48:	4b7b      	ldr	r3, [pc, #492]	@ (8005d38 <PlayEffect+0x298>)
 8005b4a:	4a7c      	ldr	r2, [pc, #496]	@ (8005d3c <PlayEffect+0x29c>)
 8005b4c:	801a      	strh	r2, [r3, #0]
        	ChangeNote(curNote);
 8005b4e:	4b7a      	ldr	r3, [pc, #488]	@ (8005d38 <PlayEffect+0x298>)
 8005b50:	881b      	ldrh	r3, [r3, #0]
 8005b52:	0018      	movs	r0, r3
 8005b54:	f7ff ff84 	bl	8005a60 <ChangeNote>
        	HAL_Delay(20);
 8005b58:	2014      	movs	r0, #20
 8005b5a:	f002 fd7f 	bl	800865c <HAL_Delay>

            break;
 8005b5e:	e0dd      	b.n	8005d1c <PlayEffect+0x27c>
        case YoungNoiseHappy:

        	curNote = F*4;
 8005b60:	4b75      	ldr	r3, [pc, #468]	@ (8005d38 <PlayEffect+0x298>)
 8005b62:	4a77      	ldr	r2, [pc, #476]	@ (8005d40 <PlayEffect+0x2a0>)
 8005b64:	801a      	strh	r2, [r3, #0]
        	ChangeNote(curNote);
 8005b66:	4b74      	ldr	r3, [pc, #464]	@ (8005d38 <PlayEffect+0x298>)
 8005b68:	881b      	ldrh	r3, [r3, #0]
 8005b6a:	0018      	movs	r0, r3
 8005b6c:	f7ff ff78 	bl	8005a60 <ChangeNote>
        	HAL_Delay(35);
 8005b70:	2023      	movs	r0, #35	@ 0x23
 8005b72:	f002 fd73 	bl	800865c <HAL_Delay>

        	curNote = B*4;
 8005b76:	4b70      	ldr	r3, [pc, #448]	@ (8005d38 <PlayEffect+0x298>)
 8005b78:	22f7      	movs	r2, #247	@ 0xf7
 8005b7a:	00d2      	lsls	r2, r2, #3
 8005b7c:	801a      	strh	r2, [r3, #0]
        	ChangeNote(curNote);
 8005b7e:	4b6e      	ldr	r3, [pc, #440]	@ (8005d38 <PlayEffect+0x298>)
 8005b80:	881b      	ldrh	r3, [r3, #0]
 8005b82:	0018      	movs	r0, r3
 8005b84:	f7ff ff6c 	bl	8005a60 <ChangeNote>
        	HAL_Delay(15);
 8005b88:	200f      	movs	r0, #15
 8005b8a:	f002 fd67 	bl	800865c <HAL_Delay>

            break;
 8005b8e:	e0c5      	b.n	8005d1c <PlayEffect+0x27c>
        case YoungNoiseSad:

        	curNote = B*4;
 8005b90:	4b69      	ldr	r3, [pc, #420]	@ (8005d38 <PlayEffect+0x298>)
 8005b92:	22f7      	movs	r2, #247	@ 0xf7
 8005b94:	00d2      	lsls	r2, r2, #3
 8005b96:	801a      	strh	r2, [r3, #0]
        	ChangeNote(curNote);
 8005b98:	4b67      	ldr	r3, [pc, #412]	@ (8005d38 <PlayEffect+0x298>)
 8005b9a:	881b      	ldrh	r3, [r3, #0]
 8005b9c:	0018      	movs	r0, r3
 8005b9e:	f7ff ff5f 	bl	8005a60 <ChangeNote>
        	HAL_Delay(35);
 8005ba2:	2023      	movs	r0, #35	@ 0x23
 8005ba4:	f002 fd5a 	bl	800865c <HAL_Delay>

        	curNote = B*3;
 8005ba8:	4b63      	ldr	r3, [pc, #396]	@ (8005d38 <PlayEffect+0x298>)
 8005baa:	4a66      	ldr	r2, [pc, #408]	@ (8005d44 <PlayEffect+0x2a4>)
 8005bac:	801a      	strh	r2, [r3, #0]
        	ChangeNote(curNote);
 8005bae:	4b62      	ldr	r3, [pc, #392]	@ (8005d38 <PlayEffect+0x298>)
 8005bb0:	881b      	ldrh	r3, [r3, #0]
 8005bb2:	0018      	movs	r0, r3
 8005bb4:	f7ff ff54 	bl	8005a60 <ChangeNote>
        	HAL_Delay(15);
 8005bb8:	200f      	movs	r0, #15
 8005bba:	f002 fd4f 	bl	800865c <HAL_Delay>

            break;
 8005bbe:	e0ad      	b.n	8005d1c <PlayEffect+0x27c>
        case AdultNoiseHappy:

        	curNote = F/4;
 8005bc0:	4b5d      	ldr	r3, [pc, #372]	@ (8005d38 <PlayEffect+0x298>)
 8005bc2:	22ae      	movs	r2, #174	@ 0xae
 8005bc4:	801a      	strh	r2, [r3, #0]
        	ChangeNote(curNote);
 8005bc6:	4b5c      	ldr	r3, [pc, #368]	@ (8005d38 <PlayEffect+0x298>)
 8005bc8:	881b      	ldrh	r3, [r3, #0]
 8005bca:	0018      	movs	r0, r3
 8005bcc:	f7ff ff48 	bl	8005a60 <ChangeNote>
        	HAL_Delay(35);
 8005bd0:	2023      	movs	r0, #35	@ 0x23
 8005bd2:	f002 fd43 	bl	800865c <HAL_Delay>

        	curNote = B/4;
 8005bd6:	4b58      	ldr	r3, [pc, #352]	@ (8005d38 <PlayEffect+0x298>)
 8005bd8:	227b      	movs	r2, #123	@ 0x7b
 8005bda:	801a      	strh	r2, [r3, #0]
        	ChangeNote(curNote);
 8005bdc:	4b56      	ldr	r3, [pc, #344]	@ (8005d38 <PlayEffect+0x298>)
 8005bde:	881b      	ldrh	r3, [r3, #0]
 8005be0:	0018      	movs	r0, r3
 8005be2:	f7ff ff3d 	bl	8005a60 <ChangeNote>
        	HAL_Delay(15);
 8005be6:	200f      	movs	r0, #15
 8005be8:	f002 fd38 	bl	800865c <HAL_Delay>

            break;
 8005bec:	e096      	b.n	8005d1c <PlayEffect+0x27c>
        case AdultNoiseSad:

        	curNote = C/4;
 8005bee:	4b52      	ldr	r3, [pc, #328]	@ (8005d38 <PlayEffect+0x298>)
 8005bf0:	2282      	movs	r2, #130	@ 0x82
 8005bf2:	801a      	strh	r2, [r3, #0]
        	ChangeNote(curNote);
 8005bf4:	4b50      	ldr	r3, [pc, #320]	@ (8005d38 <PlayEffect+0x298>)
 8005bf6:	881b      	ldrh	r3, [r3, #0]
 8005bf8:	0018      	movs	r0, r3
 8005bfa:	f7ff ff31 	bl	8005a60 <ChangeNote>
        	HAL_Delay(35);
 8005bfe:	2023      	movs	r0, #35	@ 0x23
 8005c00:	f002 fd2c 	bl	800865c <HAL_Delay>

        	curNote = A/4;
 8005c04:	4b4c      	ldr	r3, [pc, #304]	@ (8005d38 <PlayEffect+0x298>)
 8005c06:	226e      	movs	r2, #110	@ 0x6e
 8005c08:	801a      	strh	r2, [r3, #0]
        	ChangeNote(curNote);
 8005c0a:	4b4b      	ldr	r3, [pc, #300]	@ (8005d38 <PlayEffect+0x298>)
 8005c0c:	881b      	ldrh	r3, [r3, #0]
 8005c0e:	0018      	movs	r0, r3
 8005c10:	f7ff ff26 	bl	8005a60 <ChangeNote>
        	HAL_Delay(15);
 8005c14:	200f      	movs	r0, #15
 8005c16:	f002 fd21 	bl	800865c <HAL_Delay>

        	break;
 8005c1a:	e07f      	b.n	8005d1c <PlayEffect+0x27c>
        case Evolution:

        	curNote = A*2;
 8005c1c:	4b46      	ldr	r3, [pc, #280]	@ (8005d38 <PlayEffect+0x298>)
 8005c1e:	22dc      	movs	r2, #220	@ 0xdc
 8005c20:	0092      	lsls	r2, r2, #2
 8005c22:	801a      	strh	r2, [r3, #0]
        	ChangeNote(curNote);
 8005c24:	4b44      	ldr	r3, [pc, #272]	@ (8005d38 <PlayEffect+0x298>)
 8005c26:	881b      	ldrh	r3, [r3, #0]
 8005c28:	0018      	movs	r0, r3
 8005c2a:	f7ff ff19 	bl	8005a60 <ChangeNote>
        	HAL_Delay(50);
 8005c2e:	2032      	movs	r0, #50	@ 0x32
 8005c30:	f002 fd14 	bl	800865c <HAL_Delay>

        	curNote = B*2;
 8005c34:	4b40      	ldr	r3, [pc, #256]	@ (8005d38 <PlayEffect+0x298>)
 8005c36:	22f7      	movs	r2, #247	@ 0xf7
 8005c38:	0092      	lsls	r2, r2, #2
 8005c3a:	801a      	strh	r2, [r3, #0]
        	ChangeNote(curNote);
 8005c3c:	4b3e      	ldr	r3, [pc, #248]	@ (8005d38 <PlayEffect+0x298>)
 8005c3e:	881b      	ldrh	r3, [r3, #0]
 8005c40:	0018      	movs	r0, r3
 8005c42:	f7ff ff0d 	bl	8005a60 <ChangeNote>
        	HAL_Delay(50);
 8005c46:	2032      	movs	r0, #50	@ 0x32
 8005c48:	f002 fd08 	bl	800865c <HAL_Delay>

        	curNote = C*2;
 8005c4c:	4b3a      	ldr	r3, [pc, #232]	@ (8005d38 <PlayEffect+0x298>)
 8005c4e:	4a3e      	ldr	r2, [pc, #248]	@ (8005d48 <PlayEffect+0x2a8>)
 8005c50:	801a      	strh	r2, [r3, #0]
        	ChangeNote(curNote);
 8005c52:	4b39      	ldr	r3, [pc, #228]	@ (8005d38 <PlayEffect+0x298>)
 8005c54:	881b      	ldrh	r3, [r3, #0]
 8005c56:	0018      	movs	r0, r3
 8005c58:	f7ff ff02 	bl	8005a60 <ChangeNote>
        	HAL_Delay(50);
 8005c5c:	2032      	movs	r0, #50	@ 0x32
 8005c5e:	f002 fcfd 	bl	800865c <HAL_Delay>

        	curNote = A*2;
 8005c62:	4b35      	ldr	r3, [pc, #212]	@ (8005d38 <PlayEffect+0x298>)
 8005c64:	22dc      	movs	r2, #220	@ 0xdc
 8005c66:	0092      	lsls	r2, r2, #2
 8005c68:	801a      	strh	r2, [r3, #0]
        	ChangeNote(curNote);
 8005c6a:	4b33      	ldr	r3, [pc, #204]	@ (8005d38 <PlayEffect+0x298>)
 8005c6c:	881b      	ldrh	r3, [r3, #0]
 8005c6e:	0018      	movs	r0, r3
 8005c70:	f7ff fef6 	bl	8005a60 <ChangeNote>
        	HAL_Delay(50);
 8005c74:	2032      	movs	r0, #50	@ 0x32
 8005c76:	f002 fcf1 	bl	800865c <HAL_Delay>

        	curNote = C*2;
 8005c7a:	4b2f      	ldr	r3, [pc, #188]	@ (8005d38 <PlayEffect+0x298>)
 8005c7c:	4a32      	ldr	r2, [pc, #200]	@ (8005d48 <PlayEffect+0x2a8>)
 8005c7e:	801a      	strh	r2, [r3, #0]
        	ChangeNote(curNote);
 8005c80:	4b2d      	ldr	r3, [pc, #180]	@ (8005d38 <PlayEffect+0x298>)
 8005c82:	881b      	ldrh	r3, [r3, #0]
 8005c84:	0018      	movs	r0, r3
 8005c86:	f7ff feeb 	bl	8005a60 <ChangeNote>
        	HAL_Delay(50);
 8005c8a:	2032      	movs	r0, #50	@ 0x32
 8005c8c:	f002 fce6 	bl	800865c <HAL_Delay>

        	curNote = D*2;
 8005c90:	4b29      	ldr	r3, [pc, #164]	@ (8005d38 <PlayEffect+0x298>)
 8005c92:	4a2e      	ldr	r2, [pc, #184]	@ (8005d4c <PlayEffect+0x2ac>)
 8005c94:	801a      	strh	r2, [r3, #0]
        	ChangeNote(curNote);
 8005c96:	4b28      	ldr	r3, [pc, #160]	@ (8005d38 <PlayEffect+0x298>)
 8005c98:	881b      	ldrh	r3, [r3, #0]
 8005c9a:	0018      	movs	r0, r3
 8005c9c:	f7ff fee0 	bl	8005a60 <ChangeNote>
        	HAL_Delay(50);
 8005ca0:	2032      	movs	r0, #50	@ 0x32
 8005ca2:	f002 fcdb 	bl	800865c <HAL_Delay>

        	curNote = B*2;
 8005ca6:	4b24      	ldr	r3, [pc, #144]	@ (8005d38 <PlayEffect+0x298>)
 8005ca8:	22f7      	movs	r2, #247	@ 0xf7
 8005caa:	0092      	lsls	r2, r2, #2
 8005cac:	801a      	strh	r2, [r3, #0]
        	ChangeNote(curNote);
 8005cae:	4b22      	ldr	r3, [pc, #136]	@ (8005d38 <PlayEffect+0x298>)
 8005cb0:	881b      	ldrh	r3, [r3, #0]
 8005cb2:	0018      	movs	r0, r3
 8005cb4:	f7ff fed4 	bl	8005a60 <ChangeNote>
        	HAL_Delay(50);
 8005cb8:	2032      	movs	r0, #50	@ 0x32
 8005cba:	f002 fccf 	bl	800865c <HAL_Delay>

        	curNote = D*2;
 8005cbe:	4b1e      	ldr	r3, [pc, #120]	@ (8005d38 <PlayEffect+0x298>)
 8005cc0:	4a22      	ldr	r2, [pc, #136]	@ (8005d4c <PlayEffect+0x2ac>)
 8005cc2:	801a      	strh	r2, [r3, #0]
        	ChangeNote(curNote);
 8005cc4:	4b1c      	ldr	r3, [pc, #112]	@ (8005d38 <PlayEffect+0x298>)
 8005cc6:	881b      	ldrh	r3, [r3, #0]
 8005cc8:	0018      	movs	r0, r3
 8005cca:	f7ff fec9 	bl	8005a60 <ChangeNote>
        	HAL_Delay(50);
 8005cce:	2032      	movs	r0, #50	@ 0x32
 8005cd0:	f002 fcc4 	bl	800865c <HAL_Delay>

        	curNote = E*2;
 8005cd4:	4b18      	ldr	r3, [pc, #96]	@ (8005d38 <PlayEffect+0x298>)
 8005cd6:	4a1e      	ldr	r2, [pc, #120]	@ (8005d50 <PlayEffect+0x2b0>)
 8005cd8:	801a      	strh	r2, [r3, #0]
        	ChangeNote(curNote);
 8005cda:	4b17      	ldr	r3, [pc, #92]	@ (8005d38 <PlayEffect+0x298>)
 8005cdc:	881b      	ldrh	r3, [r3, #0]
 8005cde:	0018      	movs	r0, r3
 8005ce0:	f7ff febe 	bl	8005a60 <ChangeNote>
        	HAL_Delay(50);
 8005ce4:	2032      	movs	r0, #50	@ 0x32
 8005ce6:	f002 fcb9 	bl	800865c <HAL_Delay>

        	curNote = G*2;
 8005cea:	4b13      	ldr	r3, [pc, #76]	@ (8005d38 <PlayEffect+0x298>)
 8005cec:	22c4      	movs	r2, #196	@ 0xc4
 8005cee:	00d2      	lsls	r2, r2, #3
 8005cf0:	801a      	strh	r2, [r3, #0]
        	ChangeNote(curNote);
 8005cf2:	4b11      	ldr	r3, [pc, #68]	@ (8005d38 <PlayEffect+0x298>)
 8005cf4:	881b      	ldrh	r3, [r3, #0]
 8005cf6:	0018      	movs	r0, r3
 8005cf8:	f7ff feb2 	bl	8005a60 <ChangeNote>
        	HAL_Delay(50);
 8005cfc:	2032      	movs	r0, #50	@ 0x32
 8005cfe:	f002 fcad 	bl	800865c <HAL_Delay>

        	curNote = G*2;
 8005d02:	4b0d      	ldr	r3, [pc, #52]	@ (8005d38 <PlayEffect+0x298>)
 8005d04:	22c4      	movs	r2, #196	@ 0xc4
 8005d06:	00d2      	lsls	r2, r2, #3
 8005d08:	801a      	strh	r2, [r3, #0]
        	ChangeNote(curNote);
 8005d0a:	4b0b      	ldr	r3, [pc, #44]	@ (8005d38 <PlayEffect+0x298>)
 8005d0c:	881b      	ldrh	r3, [r3, #0]
 8005d0e:	0018      	movs	r0, r3
 8005d10:	f7ff fea6 	bl	8005a60 <ChangeNote>
        	HAL_Delay(50);
 8005d14:	2032      	movs	r0, #50	@ 0x32
 8005d16:	f002 fca1 	bl	800865c <HAL_Delay>

        	break;
 8005d1a:	46c0      	nop			@ (mov r8, r8)
    }
    HAL_TIM_PWM_Stop(&htim17, TIM_CHANNEL_1);
 8005d1c:	4b04      	ldr	r3, [pc, #16]	@ (8005d30 <PlayEffect+0x290>)
 8005d1e:	2100      	movs	r1, #0
 8005d20:	0018      	movs	r0, r3
 8005d22:	f006 f873 	bl	800be0c <HAL_TIM_PWM_Stop>
}
 8005d26:	46c0      	nop			@ (mov r8, r8)
 8005d28:	46bd      	mov	sp, r7
 8005d2a:	b002      	add	sp, #8
 8005d2c:	bd80      	pop	{r7, pc}
 8005d2e:	46c0      	nop			@ (mov r8, r8)
 8005d30:	20001c98 	.word	0x20001c98
 8005d34:	08011b24 	.word	0x08011b24
 8005d38:	20000ba2 	.word	0x20000ba2
 8005d3c:	0000020b 	.word	0x0000020b
 8005d40:	00000ae8 	.word	0x00000ae8
 8005d44:	000005ca 	.word	0x000005ca
 8005d48:	00000416 	.word	0x00000416
 8005d4c:	00000496 	.word	0x00000496
 8005d50:	00000526 	.word	0x00000526

08005d54 <HAL_GPIO_EXTI_Rising_Callback>:
//INTERRUPTS ARE CALLED BACK HERE
void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 8005d54:	b580      	push	{r7, lr}
 8005d56:	b082      	sub	sp, #8
 8005d58:	af00      	add	r7, sp, #0
 8005d5a:	0002      	movs	r2, r0
 8005d5c:	1dbb      	adds	r3, r7, #6
 8005d5e:	801a      	strh	r2, [r3, #0]
	//Left=2048
	else if(GPIO_PIN==2048)
	{

	}*/
}
 8005d60:	46c0      	nop			@ (mov r8, r8)
 8005d62:	46bd      	mov	sp, r7
 8005d64:	b002      	add	sp, #8
 8005d66:	bd80      	pop	{r7, pc}

08005d68 <PeripheralInit>:


//AURORA: Put custom functions here!
void PeripheralInit(void)
{
 8005d68:	b580      	push	{r7, lr}
 8005d6a:	af00      	add	r7, sp, #0
	ST7735_Unselect();
 8005d6c:	f7fe fb76 	bl	800445c <ST7735_Unselect>
	ST7735_Init(1);
 8005d70:	2001      	movs	r0, #1
 8005d72:	f7fe fc87 	bl	8004684 <ST7735_Init>
	buffer[0] = 'A';
 8005d76:	4b17      	ldr	r3, [pc, #92]	@ (8005dd4 <PeripheralInit+0x6c>)
 8005d78:	2241      	movs	r2, #65	@ 0x41
 8005d7a:	701a      	strb	r2, [r3, #0]
	buffer[1] = 'B';
 8005d7c:	4b15      	ldr	r3, [pc, #84]	@ (8005dd4 <PeripheralInit+0x6c>)
 8005d7e:	2242      	movs	r2, #66	@ 0x42
 8005d80:	705a      	strb	r2, [r3, #1]
	TIM17->CCR1 = 5;
 8005d82:	4b15      	ldr	r3, [pc, #84]	@ (8005dd8 <PeripheralInit+0x70>)
 8005d84:	2205      	movs	r2, #5
 8005d86:	635a      	str	r2, [r3, #52]	@ 0x34
	TIM17->PSC=64;
 8005d88:	4b13      	ldr	r3, [pc, #76]	@ (8005dd8 <PeripheralInit+0x70>)
 8005d8a:	2240      	movs	r2, #64	@ 0x40
 8005d8c:	629a      	str	r2, [r3, #40]	@ 0x28
	//uint8_t ret=0;
	//_ADXL343_Init();

	//Pedometer Setup
	_ADXL343_WriteReg8(0x19, 0x02);
 8005d8e:	2102      	movs	r1, #2
 8005d90:	2019      	movs	r0, #25
 8005d92:	f000 f905 	bl	8005fa0 <_ADXL343_WriteReg8>
	////wait

	_ADXL343_WriteReg8(0x7C, 0x01);
 8005d96:	2101      	movs	r1, #1
 8005d98:	207c      	movs	r0, #124	@ 0x7c
 8005d9a:	f000 f901 	bl	8005fa0 <_ADXL343_WriteReg8>
	 _ADXL343_WriteReg8(0x1A, 0x38);
 8005d9e:	2138      	movs	r1, #56	@ 0x38
 8005da0:	201a      	movs	r0, #26
 8005da2:	f000 f8fd 	bl	8005fa0 <_ADXL343_WriteReg8>
	_ADXL343_WriteReg8(0x1B, 0x04);
 8005da6:	2104      	movs	r1, #4
 8005da8:	201b      	movs	r0, #27
 8005daa:	f000 f8f9 	bl	8005fa0 <_ADXL343_WriteReg8>
	_ADXL343_WriteReg8(0x1F, 0x80);
 8005dae:	2180      	movs	r1, #128	@ 0x80
 8005db0:	201f      	movs	r0, #31
 8005db2:	f000 f8f5 	bl	8005fa0 <_ADXL343_WriteReg8>
	_ADXL343_WriteReg8(0x21, 0x80);
 8005db6:	2180      	movs	r1, #128	@ 0x80
 8005db8:	2021      	movs	r0, #33	@ 0x21
 8005dba:	f000 f8f1 	bl	8005fa0 <_ADXL343_WriteReg8>



	//  //Step Counter
	_ADXL343_WriteReg8(0x18, 0x01); // enable walking mode
 8005dbe:	2101      	movs	r1, #1
 8005dc0:	2018      	movs	r0, #24
 8005dc2:	f000 f8ed 	bl	8005fa0 <_ADXL343_WriteReg8>
	_ADXL343_WriteReg8(0x20, 0x01); // enable step interrupt
 8005dc6:	2101      	movs	r1, #1
 8005dc8:	2020      	movs	r0, #32
 8005dca:	f000 f8e9 	bl	8005fa0 <_ADXL343_WriteReg8>
}
 8005dce:	46c0      	nop			@ (mov r8, r8)
 8005dd0:	46bd      	mov	sp, r7
 8005dd2:	bd80      	pop	{r7, pc}
 8005dd4:	20000d50 	.word	0x20000d50
 8005dd8:	40014800 	.word	0x40014800

08005ddc <StructInit>:
//INITIALIZE GAME VALUES
void StructInit(void)
{
 8005ddc:	b580      	push	{r7, lr}
 8005dde:	af00      	add	r7, sp, #0
	  steps=0;
 8005de0:	4b2e      	ldr	r3, [pc, #184]	@ (8005e9c <StructInit+0xc0>)
 8005de2:	2200      	movs	r2, #0
 8005de4:	701a      	strb	r2, [r3, #0]
	  //ANIMATIONS FOR EGG
	  //egg0.Body = ;
	  //ANIMATIONS FOR BABY DRAGON
	  sitting0.Body = *imgSitting0;
 8005de6:	4b2e      	ldr	r3, [pc, #184]	@ (8005ea0 <StructInit+0xc4>)
 8005de8:	4a2e      	ldr	r2, [pc, #184]	@ (8005ea4 <StructInit+0xc8>)
 8005dea:	601a      	str	r2, [r3, #0]
	  sitting0.Size = 307;
 8005dec:	4b2c      	ldr	r3, [pc, #176]	@ (8005ea0 <StructInit+0xc4>)
 8005dee:	2234      	movs	r2, #52	@ 0x34
 8005df0:	32ff      	adds	r2, #255	@ 0xff
 8005df2:	605a      	str	r2, [r3, #4]
	  sitting1.Body = *imgSitting1;
 8005df4:	4b2c      	ldr	r3, [pc, #176]	@ (8005ea8 <StructInit+0xcc>)
 8005df6:	4a2d      	ldr	r2, [pc, #180]	@ (8005eac <StructInit+0xd0>)
 8005df8:	601a      	str	r2, [r3, #0]
	  sitting1.Size = 305;
 8005dfa:	4b2b      	ldr	r3, [pc, #172]	@ (8005ea8 <StructInit+0xcc>)
 8005dfc:	2232      	movs	r2, #50	@ 0x32
 8005dfe:	32ff      	adds	r2, #255	@ 0xff
 8005e00:	605a      	str	r2, [r3, #4]
	  animSitting[0] = sitting0;
 8005e02:	4b2b      	ldr	r3, [pc, #172]	@ (8005eb0 <StructInit+0xd4>)
 8005e04:	4a26      	ldr	r2, [pc, #152]	@ (8005ea0 <StructInit+0xc4>)
 8005e06:	ca03      	ldmia	r2!, {r0, r1}
 8005e08:	c303      	stmia	r3!, {r0, r1}
	  animSitting[1] = sitting1;
 8005e0a:	4b29      	ldr	r3, [pc, #164]	@ (8005eb0 <StructInit+0xd4>)
 8005e0c:	4a26      	ldr	r2, [pc, #152]	@ (8005ea8 <StructInit+0xcc>)
 8005e0e:	3308      	adds	r3, #8
 8005e10:	ca03      	ldmia	r2!, {r0, r1}
 8005e12:	c303      	stmia	r3!, {r0, r1}


	  game.evo=1;
 8005e14:	4b27      	ldr	r3, [pc, #156]	@ (8005eb4 <StructInit+0xd8>)
 8005e16:	2201      	movs	r2, #1
 8005e18:	741a      	strb	r2, [r3, #16]
	  game.uid[0]='h';
 8005e1a:	4a26      	ldr	r2, [pc, #152]	@ (8005eb4 <StructInit+0xd8>)
 8005e1c:	2396      	movs	r3, #150	@ 0x96
 8005e1e:	005b      	lsls	r3, r3, #1
 8005e20:	2168      	movs	r1, #104	@ 0x68
 8005e22:	54d1      	strb	r1, [r2, r3]
	  game.uid[1]='i';
 8005e24:	4a23      	ldr	r2, [pc, #140]	@ (8005eb4 <StructInit+0xd8>)
 8005e26:	232e      	movs	r3, #46	@ 0x2e
 8005e28:	33ff      	adds	r3, #255	@ 0xff
 8005e2a:	2169      	movs	r1, #105	@ 0x69
 8005e2c:	54d1      	strb	r1, [r2, r3]
	  game.allSteps=0;
 8005e2e:	4a21      	ldr	r2, [pc, #132]	@ (8005eb4 <StructInit+0xd8>)
 8005e30:	238c      	movs	r3, #140	@ 0x8c
 8005e32:	005b      	lsls	r3, r3, #1
 8005e34:	2100      	movs	r1, #0
 8005e36:	50d1      	str	r1, [r2, r3]
	  game.mood=1;
 8005e38:	4b1e      	ldr	r3, [pc, #120]	@ (8005eb4 <StructInit+0xd8>)
 8005e3a:	2201      	movs	r2, #1
 8005e3c:	745a      	strb	r2, [r3, #17]
	  game.numLocations=3;
 8005e3e:	4b1d      	ldr	r3, [pc, #116]	@ (8005eb4 <StructInit+0xd8>)
 8005e40:	2203      	movs	r2, #3
 8005e42:	615a      	str	r2, [r3, #20]
	  game.stepsToday=0;
 8005e44:	4a1b      	ldr	r2, [pc, #108]	@ (8005eb4 <StructInit+0xd8>)
 8005e46:	2390      	movs	r3, #144	@ 0x90
 8005e48:	005b      	lsls	r3, r3, #1
 8005e4a:	2100      	movs	r1, #0
 8005e4c:	50d1      	str	r1, [r2, r3]
	  game.weeklySteps=0;
 8005e4e:	4a19      	ldr	r2, [pc, #100]	@ (8005eb4 <StructInit+0xd8>)
 8005e50:	238e      	movs	r3, #142	@ 0x8e
 8005e52:	005b      	lsls	r3, r3, #1
 8005e54:	2100      	movs	r1, #0
 8005e56:	50d1      	str	r1, [r2, r3]
	  game.dailyGoal=2000;
 8005e58:	4a16      	ldr	r2, [pc, #88]	@ (8005eb4 <StructInit+0xd8>)
 8005e5a:	2392      	movs	r3, #146	@ 0x92
 8005e5c:	005b      	lsls	r3, r3, #1
 8005e5e:	21fa      	movs	r1, #250	@ 0xfa
 8005e60:	00c9      	lsls	r1, r1, #3
 8005e62:	50d1      	str	r1, [r2, r3]
	  dummy.lat=12.34567;
 8005e64:	4b14      	ldr	r3, [pc, #80]	@ (8005eb8 <StructInit+0xdc>)
 8005e66:	4a15      	ldr	r2, [pc, #84]	@ (8005ebc <StructInit+0xe0>)
 8005e68:	601a      	str	r2, [r3, #0]
	  dummy.lon=-89.10111;
 8005e6a:	4b13      	ldr	r3, [pc, #76]	@ (8005eb8 <StructInit+0xdc>)
 8005e6c:	4a14      	ldr	r2, [pc, #80]	@ (8005ec0 <StructInit+0xe4>)
 8005e6e:	605a      	str	r2, [r3, #4]
	  game.positions[0]=dummy;
 8005e70:	4b10      	ldr	r3, [pc, #64]	@ (8005eb4 <StructInit+0xd8>)
 8005e72:	4a11      	ldr	r2, [pc, #68]	@ (8005eb8 <StructInit+0xdc>)
 8005e74:	3318      	adds	r3, #24
 8005e76:	ca03      	ldmia	r2!, {r0, r1}
 8005e78:	c303      	stmia	r3!, {r0, r1}
	  game.positions[1]=dummy;
 8005e7a:	4b0e      	ldr	r3, [pc, #56]	@ (8005eb4 <StructInit+0xd8>)
 8005e7c:	4a0e      	ldr	r2, [pc, #56]	@ (8005eb8 <StructInit+0xdc>)
 8005e7e:	3320      	adds	r3, #32
 8005e80:	ca03      	ldmia	r2!, {r0, r1}
 8005e82:	c303      	stmia	r3!, {r0, r1}
	  game.positions[2]=dummy;
 8005e84:	4b0b      	ldr	r3, [pc, #44]	@ (8005eb4 <StructInit+0xd8>)
 8005e86:	4a0c      	ldr	r2, [pc, #48]	@ (8005eb8 <StructInit+0xdc>)
 8005e88:	3328      	adds	r3, #40	@ 0x28
 8005e8a:	ca03      	ldmia	r2!, {r0, r1}
 8005e8c:	c303      	stmia	r3!, {r0, r1}
	  game.time.hours=0;
 8005e8e:	4b09      	ldr	r3, [pc, #36]	@ (8005eb4 <StructInit+0xd8>)
 8005e90:	2200      	movs	r2, #0
 8005e92:	601a      	str	r2, [r3, #0]

}
 8005e94:	46c0      	nop			@ (mov r8, r8)
 8005e96:	46bd      	mov	sp, r7
 8005e98:	bd80      	pop	{r7, pc}
 8005e9a:	46c0      	nop			@ (mov r8, r8)
 8005e9c:	20001ba4 	.word	0x20001ba4
 8005ea0:	20001b1c 	.word	0x20001b1c
 8005ea4:	20000004 	.word	0x20000004
 8005ea8:	20001b24 	.word	0x20001b24
 8005eac:	200004d0 	.word	0x200004d0
 8005eb0:	20001b2c 	.word	0x20001b2c
 8005eb4:	20000ba8 	.word	0x20000ba8
 8005eb8:	20000cf4 	.word	0x20000cf4
 8005ebc:	414587dd 	.word	0x414587dd
 8005ec0:	c2b233c5 	.word	0xc2b233c5

08005ec4 <Animate>:
		game.evo +=1;
	}

}
void Animate (struct Img* animation, unsigned int frameCount, unsigned int xPos, unsigned int yPos, unsigned int xSize, unsigned int ySize)
{
 8005ec4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005ec6:	b089      	sub	sp, #36	@ 0x24
 8005ec8:	af04      	add	r7, sp, #16
 8005eca:	60f8      	str	r0, [r7, #12]
 8005ecc:	60b9      	str	r1, [r7, #8]
 8005ece:	607a      	str	r2, [r7, #4]
 8005ed0:	603b      	str	r3, [r7, #0]
	++currentFrame;
 8005ed2:	4b18      	ldr	r3, [pc, #96]	@ (8005f34 <Animate+0x70>)
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	1c5a      	adds	r2, r3, #1
 8005ed8:	4b16      	ldr	r3, [pc, #88]	@ (8005f34 <Animate+0x70>)
 8005eda:	601a      	str	r2, [r3, #0]
	if(currentFrame > frameCount)
 8005edc:	4b15      	ldr	r3, [pc, #84]	@ (8005f34 <Animate+0x70>)
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	68ba      	ldr	r2, [r7, #8]
 8005ee2:	429a      	cmp	r2, r3
 8005ee4:	d202      	bcs.n	8005eec <Animate+0x28>
	{
		currentFrame = 0;
 8005ee6:	4b13      	ldr	r3, [pc, #76]	@ (8005f34 <Animate+0x70>)
 8005ee8:	2200      	movs	r2, #0
 8005eea:	601a      	str	r2, [r3, #0]
	}
	drawImage(animation[currentFrame].Body, palette, xPos, yPos, xSize, ySize, animation[currentFrame].Size);
 8005eec:	4b11      	ldr	r3, [pc, #68]	@ (8005f34 <Animate+0x70>)
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	00db      	lsls	r3, r3, #3
 8005ef2:	68fa      	ldr	r2, [r7, #12]
 8005ef4:	18d3      	adds	r3, r2, r3
 8005ef6:	681c      	ldr	r4, [r3, #0]
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	b29d      	uxth	r5, r3
 8005efc:	683b      	ldr	r3, [r7, #0]
 8005efe:	b29e      	uxth	r6, r3
 8005f00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f02:	b29a      	uxth	r2, r3
 8005f04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f06:	b299      	uxth	r1, r3
 8005f08:	4b0a      	ldr	r3, [pc, #40]	@ (8005f34 <Animate+0x70>)
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	00db      	lsls	r3, r3, #3
 8005f0e:	68f8      	ldr	r0, [r7, #12]
 8005f10:	18c3      	adds	r3, r0, r3
 8005f12:	685b      	ldr	r3, [r3, #4]
 8005f14:	b29b      	uxth	r3, r3
 8005f16:	4808      	ldr	r0, [pc, #32]	@ (8005f38 <Animate+0x74>)
 8005f18:	9302      	str	r3, [sp, #8]
 8005f1a:	9101      	str	r1, [sp, #4]
 8005f1c:	9200      	str	r2, [sp, #0]
 8005f1e:	0033      	movs	r3, r6
 8005f20:	002a      	movs	r2, r5
 8005f22:	0001      	movs	r1, r0
 8005f24:	0020      	movs	r0, r4
 8005f26:	f7fe f9c7 	bl	80042b8 <drawImage>
	return;
 8005f2a:	46c0      	nop			@ (mov r8, r8)
}
 8005f2c:	46bd      	mov	sp, r7
 8005f2e:	b005      	add	sp, #20
 8005f30:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005f32:	46c0      	nop			@ (mov r8, r8)
 8005f34:	20001b3c 	.word	0x20001b3c
 8005f38:	20000994 	.word	0x20000994

08005f3c <_ADXL343_ReadReg8>:

int _ADXL343_ReadReg8 (unsigned char TargetRegister, unsigned char * TargetValue, uint8_t size)
{
 8005f3c:	b580      	push	{r7, lr}
 8005f3e:	b084      	sub	sp, #16
 8005f40:	af02      	add	r7, sp, #8
 8005f42:	6039      	str	r1, [r7, #0]
 8005f44:	0011      	movs	r1, r2
 8005f46:	1dfb      	adds	r3, r7, #7
 8005f48:	1c02      	adds	r2, r0, #0
 8005f4a:	701a      	strb	r2, [r3, #0]
 8005f4c:	1dbb      	adds	r3, r7, #6
 8005f4e:	1c0a      	adds	r2, r1, #0
 8005f50:	701a      	strb	r2, [r3, #0]
  if (!HAL_I2C_Master_Transmit(&hi2c1, 0x14<<1, &TargetRegister, 1, 1000)==HAL_OK)
 8005f52:	1dfa      	adds	r2, r7, #7
 8005f54:	4811      	ldr	r0, [pc, #68]	@ (8005f9c <_ADXL343_ReadReg8+0x60>)
 8005f56:	23fa      	movs	r3, #250	@ 0xfa
 8005f58:	009b      	lsls	r3, r3, #2
 8005f5a:	9300      	str	r3, [sp, #0]
 8005f5c:	2301      	movs	r3, #1
 8005f5e:	2128      	movs	r1, #40	@ 0x28
 8005f60:	f002 ff14 	bl	8008d8c <HAL_I2C_Master_Transmit>
 8005f64:	1e03      	subs	r3, r0, #0
 8005f66:	d002      	beq.n	8005f6e <_ADXL343_ReadReg8+0x32>
      return -1;
 8005f68:	2301      	movs	r3, #1
 8005f6a:	425b      	negs	r3, r3
 8005f6c:	e011      	b.n	8005f92 <_ADXL343_ReadReg8+0x56>

  if (!HAL_I2C_Master_Receive(&hi2c1, 0x14<<1, TargetValue, size, 1000)==HAL_OK)
 8005f6e:	1dbb      	adds	r3, r7, #6
 8005f70:	781b      	ldrb	r3, [r3, #0]
 8005f72:	b299      	uxth	r1, r3
 8005f74:	683a      	ldr	r2, [r7, #0]
 8005f76:	4809      	ldr	r0, [pc, #36]	@ (8005f9c <_ADXL343_ReadReg8+0x60>)
 8005f78:	23fa      	movs	r3, #250	@ 0xfa
 8005f7a:	009b      	lsls	r3, r3, #2
 8005f7c:	9300      	str	r3, [sp, #0]
 8005f7e:	000b      	movs	r3, r1
 8005f80:	2128      	movs	r1, #40	@ 0x28
 8005f82:	f003 f82d 	bl	8008fe0 <HAL_I2C_Master_Receive>
 8005f86:	1e03      	subs	r3, r0, #0
 8005f88:	d002      	beq.n	8005f90 <_ADXL343_ReadReg8+0x54>
    return -2;
 8005f8a:	2302      	movs	r3, #2
 8005f8c:	425b      	negs	r3, r3
 8005f8e:	e000      	b.n	8005f92 <_ADXL343_ReadReg8+0x56>

  return 0;
 8005f90:	2300      	movs	r3, #0
}
 8005f92:	0018      	movs	r0, r3
 8005f94:	46bd      	mov	sp, r7
 8005f96:	b002      	add	sp, #8
 8005f98:	bd80      	pop	{r7, pc}
 8005f9a:	46c0      	nop			@ (mov r8, r8)
 8005f9c:	20001bb4 	.word	0x20001bb4

08005fa0 <_ADXL343_WriteReg8>:

int _ADXL343_WriteReg8 (unsigned char TargetRegister, unsigned char TargetValue)
{
 8005fa0:	b580      	push	{r7, lr}
 8005fa2:	b086      	sub	sp, #24
 8005fa4:	af02      	add	r7, sp, #8
 8005fa6:	0002      	movs	r2, r0
 8005fa8:	1dfb      	adds	r3, r7, #7
 8005faa:	701a      	strb	r2, [r3, #0]
 8005fac:	1dbb      	adds	r3, r7, #6
 8005fae:	1c0a      	adds	r2, r1, #0
 8005fb0:	701a      	strb	r2, [r3, #0]
  unsigned char buff [2];
  buff[0] = TargetRegister;
 8005fb2:	210c      	movs	r1, #12
 8005fb4:	187b      	adds	r3, r7, r1
 8005fb6:	1dfa      	adds	r2, r7, #7
 8005fb8:	7812      	ldrb	r2, [r2, #0]
 8005fba:	701a      	strb	r2, [r3, #0]
  buff[1] = TargetValue;
 8005fbc:	187b      	adds	r3, r7, r1
 8005fbe:	1dba      	adds	r2, r7, #6
 8005fc0:	7812      	ldrb	r2, [r2, #0]
 8005fc2:	705a      	strb	r2, [r3, #1]

  if (HAL_I2C_Master_Transmit(&hi2c1, 0x14<<1, buff, 2, 1000)==HAL_OK)
 8005fc4:	187a      	adds	r2, r7, r1
 8005fc6:	4809      	ldr	r0, [pc, #36]	@ (8005fec <_ADXL343_WriteReg8+0x4c>)
 8005fc8:	23fa      	movs	r3, #250	@ 0xfa
 8005fca:	009b      	lsls	r3, r3, #2
 8005fcc:	9300      	str	r3, [sp, #0]
 8005fce:	2302      	movs	r3, #2
 8005fd0:	2128      	movs	r1, #40	@ 0x28
 8005fd2:	f002 fedb 	bl	8008d8c <HAL_I2C_Master_Transmit>
 8005fd6:	1e03      	subs	r3, r0, #0
 8005fd8:	d102      	bne.n	8005fe0 <_ADXL343_WriteReg8+0x40>
      return -1;
 8005fda:	2301      	movs	r3, #1
 8005fdc:	425b      	negs	r3, r3
 8005fde:	e000      	b.n	8005fe2 <_ADXL343_WriteReg8+0x42>

  return 0;
 8005fe0:	2300      	movs	r3, #0
}
 8005fe2:	0018      	movs	r0, r3
 8005fe4:	46bd      	mov	sp, r7
 8005fe6:	b004      	add	sp, #16
 8005fe8:	bd80      	pop	{r7, pc}
 8005fea:	46c0      	nop			@ (mov r8, r8)
 8005fec:	20001bb4 	.word	0x20001bb4

08005ff0 <SendData>:
void SendData()
{
 8005ff0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005ff2:	46c6      	mov	lr, r8
 8005ff4:	b500      	push	{lr}
 8005ff6:	b088      	sub	sp, #32
 8005ff8:	af06      	add	r7, sp, #24
	unsigned int posIndex;
	unsigned int clrIndex;
	sprintf(sendBuffer, "(lifeSteps:%d),(weeklySteps:%d),(dailySteps:%d),(uid:%s),(friendship:%d),(password:password),(difficulty:%d),(evolution:%d) \n\r", game.allSteps,game.weeklySteps,game.stepsToday, game.uid, game.mood, game.dailyGoal, game.evo);
 8005ffa:	4a59      	ldr	r2, [pc, #356]	@ (8006160 <SendData+0x170>)
 8005ffc:	238c      	movs	r3, #140	@ 0x8c
 8005ffe:	005b      	lsls	r3, r3, #1
 8006000:	58d4      	ldr	r4, [r2, r3]
 8006002:	4a57      	ldr	r2, [pc, #348]	@ (8006160 <SendData+0x170>)
 8006004:	238e      	movs	r3, #142	@ 0x8e
 8006006:	005b      	lsls	r3, r3, #1
 8006008:	58d5      	ldr	r5, [r2, r3]
 800600a:	4a55      	ldr	r2, [pc, #340]	@ (8006160 <SendData+0x170>)
 800600c:	2390      	movs	r3, #144	@ 0x90
 800600e:	005b      	lsls	r3, r3, #1
 8006010:	58d3      	ldr	r3, [r2, r3]
 8006012:	4698      	mov	r8, r3
 8006014:	4a52      	ldr	r2, [pc, #328]	@ (8006160 <SendData+0x170>)
 8006016:	7c52      	ldrb	r2, [r2, #17]
 8006018:	0016      	movs	r6, r2
 800601a:	4951      	ldr	r1, [pc, #324]	@ (8006160 <SendData+0x170>)
 800601c:	2292      	movs	r2, #146	@ 0x92
 800601e:	0052      	lsls	r2, r2, #1
 8006020:	588a      	ldr	r2, [r1, r2]
 8006022:	494f      	ldr	r1, [pc, #316]	@ (8006160 <SendData+0x170>)
 8006024:	7c09      	ldrb	r1, [r1, #16]
 8006026:	468c      	mov	ip, r1
 8006028:	494e      	ldr	r1, [pc, #312]	@ (8006164 <SendData+0x174>)
 800602a:	484f      	ldr	r0, [pc, #316]	@ (8006168 <SendData+0x178>)
 800602c:	4663      	mov	r3, ip
 800602e:	9304      	str	r3, [sp, #16]
 8006030:	9203      	str	r2, [sp, #12]
 8006032:	9602      	str	r6, [sp, #8]
 8006034:	4a4d      	ldr	r2, [pc, #308]	@ (800616c <SendData+0x17c>)
 8006036:	9201      	str	r2, [sp, #4]
 8006038:	4643      	mov	r3, r8
 800603a:	9300      	str	r3, [sp, #0]
 800603c:	002b      	movs	r3, r5
 800603e:	0022      	movs	r2, r4
 8006040:	f008 fd3e 	bl	800eac0 <siprintf>
	HAL_UART_Transmit(&huart2, sendBuffer, strlen(sendBuffer), 200);
 8006044:	4b48      	ldr	r3, [pc, #288]	@ (8006168 <SendData+0x178>)
 8006046:	0018      	movs	r0, r3
 8006048:	f7fa f866 	bl	8000118 <strlen>
 800604c:	0003      	movs	r3, r0
 800604e:	b29a      	uxth	r2, r3
 8006050:	4945      	ldr	r1, [pc, #276]	@ (8006168 <SendData+0x178>)
 8006052:	4847      	ldr	r0, [pc, #284]	@ (8006170 <SendData+0x180>)
 8006054:	23c8      	movs	r3, #200	@ 0xc8
 8006056:	f006 fcd7 	bl	800ca08 <HAL_UART_Transmit>
	for(posIndex=0; posIndex<game.numLocations; posIndex++)
 800605a:	2300      	movs	r3, #0
 800605c:	607b      	str	r3, [r7, #4]
 800605e:	e072      	b.n	8006146 <SendData+0x156>
	{       HAL_Delay(5);
 8006060:	2005      	movs	r0, #5
 8006062:	f002 fafb 	bl	800865c <HAL_Delay>
		for(clrIndex=0;clrIndex<400;clrIndex++) sendBuffer[clrIndex]=0;
 8006066:	2300      	movs	r3, #0
 8006068:	603b      	str	r3, [r7, #0]
 800606a:	e007      	b.n	800607c <SendData+0x8c>
 800606c:	4a3e      	ldr	r2, [pc, #248]	@ (8006168 <SendData+0x178>)
 800606e:	683b      	ldr	r3, [r7, #0]
 8006070:	18d3      	adds	r3, r2, r3
 8006072:	2200      	movs	r2, #0
 8006074:	701a      	strb	r2, [r3, #0]
 8006076:	683b      	ldr	r3, [r7, #0]
 8006078:	3301      	adds	r3, #1
 800607a:	603b      	str	r3, [r7, #0]
 800607c:	683a      	ldr	r2, [r7, #0]
 800607e:	23c8      	movs	r3, #200	@ 0xc8
 8006080:	005b      	lsls	r3, r3, #1
 8006082:	429a      	cmp	r2, r3
 8006084:	d3f2      	bcc.n	800606c <SendData+0x7c>
		sprintf(sendBuffer, "(lat:%d.%d),(lon:%d.%d),", ((int)game.positions[posIndex].lat), abs((int)((fmod((double)game.positions[posIndex].lat, (double)1))*10000)),((int)game.positions[posIndex].lon), abs((int)((fmod((double)game.positions[posIndex].lon, (double)1))*10000)));
 8006086:	4b36      	ldr	r3, [pc, #216]	@ (8006160 <SendData+0x170>)
 8006088:	687a      	ldr	r2, [r7, #4]
 800608a:	3203      	adds	r2, #3
 800608c:	00d2      	lsls	r2, r2, #3
 800608e:	58d3      	ldr	r3, [r2, r3]
 8006090:	1c18      	adds	r0, r3, #0
 8006092:	f7fb fb69 	bl	8001768 <__aeabi_f2iz>
 8006096:	0006      	movs	r6, r0
 8006098:	4b31      	ldr	r3, [pc, #196]	@ (8006160 <SendData+0x170>)
 800609a:	687a      	ldr	r2, [r7, #4]
 800609c:	3203      	adds	r2, #3
 800609e:	00d2      	lsls	r2, r2, #3
 80060a0:	58d3      	ldr	r3, [r2, r3]
 80060a2:	1c18      	adds	r0, r3, #0
 80060a4:	f7fd fbb6 	bl	8003814 <__aeabi_f2d>
 80060a8:	2200      	movs	r2, #0
 80060aa:	4b32      	ldr	r3, [pc, #200]	@ (8006174 <SendData+0x184>)
 80060ac:	f00a fe70 	bl	8010d90 <fmod>
 80060b0:	2200      	movs	r2, #0
 80060b2:	4b31      	ldr	r3, [pc, #196]	@ (8006178 <SendData+0x188>)
 80060b4:	f7fc fc0e 	bl	80028d4 <__aeabi_dmul>
 80060b8:	0002      	movs	r2, r0
 80060ba:	000b      	movs	r3, r1
 80060bc:	0010      	movs	r0, r2
 80060be:	0019      	movs	r1, r3
 80060c0:	f7fd fb1a 	bl	80036f8 <__aeabi_d2iz>
 80060c4:	0003      	movs	r3, r0
 80060c6:	17da      	asrs	r2, r3, #31
 80060c8:	189c      	adds	r4, r3, r2
 80060ca:	4054      	eors	r4, r2
 80060cc:	4a24      	ldr	r2, [pc, #144]	@ (8006160 <SendData+0x170>)
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	3303      	adds	r3, #3
 80060d2:	00db      	lsls	r3, r3, #3
 80060d4:	18d3      	adds	r3, r2, r3
 80060d6:	3304      	adds	r3, #4
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	1c18      	adds	r0, r3, #0
 80060dc:	f7fb fb44 	bl	8001768 <__aeabi_f2iz>
 80060e0:	0005      	movs	r5, r0
 80060e2:	4a1f      	ldr	r2, [pc, #124]	@ (8006160 <SendData+0x170>)
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	3303      	adds	r3, #3
 80060e8:	00db      	lsls	r3, r3, #3
 80060ea:	18d3      	adds	r3, r2, r3
 80060ec:	3304      	adds	r3, #4
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	1c18      	adds	r0, r3, #0
 80060f2:	f7fd fb8f 	bl	8003814 <__aeabi_f2d>
 80060f6:	2200      	movs	r2, #0
 80060f8:	4b1e      	ldr	r3, [pc, #120]	@ (8006174 <SendData+0x184>)
 80060fa:	f00a fe49 	bl	8010d90 <fmod>
 80060fe:	2200      	movs	r2, #0
 8006100:	4b1d      	ldr	r3, [pc, #116]	@ (8006178 <SendData+0x188>)
 8006102:	f7fc fbe7 	bl	80028d4 <__aeabi_dmul>
 8006106:	0002      	movs	r2, r0
 8006108:	000b      	movs	r3, r1
 800610a:	0010      	movs	r0, r2
 800610c:	0019      	movs	r1, r3
 800610e:	f7fd faf3 	bl	80036f8 <__aeabi_d2iz>
 8006112:	0003      	movs	r3, r0
 8006114:	17da      	asrs	r2, r3, #31
 8006116:	189b      	adds	r3, r3, r2
 8006118:	4053      	eors	r3, r2
 800611a:	4918      	ldr	r1, [pc, #96]	@ (800617c <SendData+0x18c>)
 800611c:	4812      	ldr	r0, [pc, #72]	@ (8006168 <SendData+0x178>)
 800611e:	9301      	str	r3, [sp, #4]
 8006120:	9500      	str	r5, [sp, #0]
 8006122:	0023      	movs	r3, r4
 8006124:	0032      	movs	r2, r6
 8006126:	f008 fccb 	bl	800eac0 <siprintf>
		HAL_UART_Transmit(&huart2, sendBuffer, strlen(sendBuffer), 200);
 800612a:	4b0f      	ldr	r3, [pc, #60]	@ (8006168 <SendData+0x178>)
 800612c:	0018      	movs	r0, r3
 800612e:	f7f9 fff3 	bl	8000118 <strlen>
 8006132:	0003      	movs	r3, r0
 8006134:	b29a      	uxth	r2, r3
 8006136:	490c      	ldr	r1, [pc, #48]	@ (8006168 <SendData+0x178>)
 8006138:	480d      	ldr	r0, [pc, #52]	@ (8006170 <SendData+0x180>)
 800613a:	23c8      	movs	r3, #200	@ 0xc8
 800613c:	f006 fc64 	bl	800ca08 <HAL_UART_Transmit>
	for(posIndex=0; posIndex<game.numLocations; posIndex++)
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	3301      	adds	r3, #1
 8006144:	607b      	str	r3, [r7, #4]
 8006146:	4b06      	ldr	r3, [pc, #24]	@ (8006160 <SendData+0x170>)
 8006148:	695b      	ldr	r3, [r3, #20]
 800614a:	687a      	ldr	r2, [r7, #4]
 800614c:	429a      	cmp	r2, r3
 800614e:	d387      	bcc.n	8006060 <SendData+0x70>

	}
}
 8006150:	46c0      	nop			@ (mov r8, r8)
 8006152:	46c0      	nop			@ (mov r8, r8)
 8006154:	46bd      	mov	sp, r7
 8006156:	b002      	add	sp, #8
 8006158:	bc80      	pop	{r7}
 800615a:	46b8      	mov	r8, r7
 800615c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800615e:	46c0      	nop			@ (mov r8, r8)
 8006160:	20000ba8 	.word	0x20000ba8
 8006164:	0801131c 	.word	0x0801131c
 8006168:	20000dd0 	.word	0x20000dd0
 800616c:	20000cd4 	.word	0x20000cd4
 8006170:	20001d78 	.word	0x20001d78
 8006174:	3ff00000 	.word	0x3ff00000
 8006178:	40c38800 	.word	0x40c38800
 800617c:	0801139c 	.word	0x0801139c

08006180 <ReceiveData>:
void ReceiveData()
{
 8006180:	b5b0      	push	{r4, r5, r7, lr}
 8006182:	4cda      	ldr	r4, [pc, #872]	@ (80064ec <ReceiveData+0x36c>)
 8006184:	44a5      	add	sp, r4
 8006186:	af00      	add	r7, sp, #0
int rI=0;
 8006188:	2300      	movs	r3, #0
 800618a:	4ad9      	ldr	r2, [pc, #868]	@ (80064f0 <ReceiveData+0x370>)
 800618c:	18ba      	adds	r2, r7, r2
 800618e:	6013      	str	r3, [r2, #0]
while(HAL_UART_Receive(&huart2, &(syncBuffer[rI]), 1, 1000)==HAL_OK)
 8006190:	e197      	b.n	80064c2 <ReceiveData+0x342>
{
	if(syncBuffer[rI]&&syncBuffer[rI]=='\r')
 8006192:	4ad8      	ldr	r2, [pc, #864]	@ (80064f4 <ReceiveData+0x374>)
 8006194:	49d6      	ldr	r1, [pc, #856]	@ (80064f0 <ReceiveData+0x370>)
 8006196:	187b      	adds	r3, r7, r1
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	18d3      	adds	r3, r2, r3
 800619c:	781b      	ldrb	r3, [r3, #0]
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d100      	bne.n	80061a4 <ReceiveData+0x24>
 80061a2:	e188      	b.n	80064b6 <ReceiveData+0x336>
 80061a4:	4ad3      	ldr	r2, [pc, #844]	@ (80064f4 <ReceiveData+0x374>)
 80061a6:	187b      	adds	r3, r7, r1
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	18d3      	adds	r3, r2, r3
 80061ac:	781b      	ldrb	r3, [r3, #0]
 80061ae:	2b0d      	cmp	r3, #13
 80061b0:	d000      	beq.n	80061b4 <ReceiveData+0x34>
 80061b2:	e180      	b.n	80064b6 <ReceiveData+0x336>
	{
	 enum { MAX_FIELDS = 255 };
	 json_t pool[ MAX_FIELDS ];
	 json_t const* parent = json_create(syncBuffer, pool, MAX_FIELDS);
 80061b4:	0039      	movs	r1, r7
 80061b6:	4bcf      	ldr	r3, [pc, #828]	@ (80064f4 <ReceiveData+0x374>)
 80061b8:	22ff      	movs	r2, #255	@ 0xff
 80061ba:	0018      	movs	r0, r3
 80061bc:	f001 fcee 	bl	8007b9c <json_create>
 80061c0:	0003      	movs	r3, r0
 80061c2:	49cd      	ldr	r1, [pc, #820]	@ (80064f8 <ReceiveData+0x378>)
 80061c4:	187a      	adds	r2, r7, r1
 80061c6:	6013      	str	r3, [r2, #0]
	 if(parent)
 80061c8:	187b      	adds	r3, r7, r1
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d100      	bne.n	80061d2 <ReceiveData+0x52>
 80061d0:	e152      	b.n	8006478 <ReceiveData+0x2f8>
	 {
		 int locI=0;
 80061d2:	2300      	movs	r3, #0
 80061d4:	4ac9      	ldr	r2, [pc, #804]	@ (80064fc <ReceiveData+0x37c>)
 80061d6:	18ba      	adds	r2, r7, r2
 80061d8:	6013      	str	r3, [r2, #0]
		 struct latLon tempLoc;
		 char const* uidRxStr = json_getPropertyValue(parent, "uid");
 80061da:	4ac9      	ldr	r2, [pc, #804]	@ (8006500 <ReceiveData+0x380>)
 80061dc:	187b      	adds	r3, r7, r1
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	0011      	movs	r1, r2
 80061e2:	0018      	movs	r0, r3
 80061e4:	f001 fc76 	bl	8007ad4 <json_getPropertyValue>
 80061e8:	0003      	movs	r3, r0
 80061ea:	4ac6      	ldr	r2, [pc, #792]	@ (8006504 <ReceiveData+0x384>)
 80061ec:	18ba      	adds	r2, r7, r2
 80061ee:	6013      	str	r3, [r2, #0]
		 //HAL_UART_Transmit(&huart2, json_getPropertyValue(parent, "uid"), strlen(json_getPropertyValue(parent, "uid")), 1000);
		 for(int strI =0; strI<strlen(uidRxStr); strI++) game.uid[strI]=uidRxStr[strI];
 80061f0:	2300      	movs	r3, #0
 80061f2:	4ac5      	ldr	r2, [pc, #788]	@ (8006508 <ReceiveData+0x388>)
 80061f4:	18ba      	adds	r2, r7, r2
 80061f6:	6013      	str	r3, [r2, #0]
 80061f8:	e015      	b.n	8006226 <ReceiveData+0xa6>
 80061fa:	4cc3      	ldr	r4, [pc, #780]	@ (8006508 <ReceiveData+0x388>)
 80061fc:	193b      	adds	r3, r7, r4
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	4ac0      	ldr	r2, [pc, #768]	@ (8006504 <ReceiveData+0x384>)
 8006202:	18ba      	adds	r2, r7, r2
 8006204:	6812      	ldr	r2, [r2, #0]
 8006206:	18d3      	adds	r3, r2, r3
 8006208:	7818      	ldrb	r0, [r3, #0]
 800620a:	49c0      	ldr	r1, [pc, #768]	@ (800650c <ReceiveData+0x38c>)
 800620c:	2396      	movs	r3, #150	@ 0x96
 800620e:	005b      	lsls	r3, r3, #1
 8006210:	193a      	adds	r2, r7, r4
 8006212:	6812      	ldr	r2, [r2, #0]
 8006214:	188a      	adds	r2, r1, r2
 8006216:	18d3      	adds	r3, r2, r3
 8006218:	1c02      	adds	r2, r0, #0
 800621a:	701a      	strb	r2, [r3, #0]
 800621c:	193b      	adds	r3, r7, r4
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	3301      	adds	r3, #1
 8006222:	193a      	adds	r2, r7, r4
 8006224:	6013      	str	r3, [r2, #0]
 8006226:	4bb7      	ldr	r3, [pc, #732]	@ (8006504 <ReceiveData+0x384>)
 8006228:	18fb      	adds	r3, r7, r3
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	0018      	movs	r0, r3
 800622e:	f7f9 ff73 	bl	8000118 <strlen>
 8006232:	0002      	movs	r2, r0
 8006234:	4bb4      	ldr	r3, [pc, #720]	@ (8006508 <ReceiveData+0x388>)
 8006236:	18fb      	adds	r3, r7, r3
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	429a      	cmp	r2, r3
 800623c:	d8dd      	bhi.n	80061fa <ReceiveData+0x7a>
		 game.allSteps = (unsigned int)json_getInteger(json_getProperty(parent, "lifeSteps"));
 800623e:	4ab4      	ldr	r2, [pc, #720]	@ (8006510 <ReceiveData+0x390>)
 8006240:	4cad      	ldr	r4, [pc, #692]	@ (80064f8 <ReceiveData+0x378>)
 8006242:	193b      	adds	r3, r7, r4
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	0011      	movs	r1, r2
 8006248:	0018      	movs	r0, r3
 800624a:	f001 fc20 	bl	8007a8e <json_getProperty>
 800624e:	0003      	movs	r3, r0
 8006250:	0018      	movs	r0, r3
 8006252:	f7fe fbe7 	bl	8004a24 <json_getInteger>
 8006256:	0002      	movs	r2, r0
 8006258:	000b      	movs	r3, r1
 800625a:	0011      	movs	r1, r2
 800625c:	4aab      	ldr	r2, [pc, #684]	@ (800650c <ReceiveData+0x38c>)
 800625e:	238c      	movs	r3, #140	@ 0x8c
 8006260:	005b      	lsls	r3, r3, #1
 8006262:	50d1      	str	r1, [r2, r3]
		 game.dailyGoal = (unsigned int)json_getInteger(json_getProperty(parent, "difficulty"));
 8006264:	4aab      	ldr	r2, [pc, #684]	@ (8006514 <ReceiveData+0x394>)
 8006266:	193b      	adds	r3, r7, r4
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	0011      	movs	r1, r2
 800626c:	0018      	movs	r0, r3
 800626e:	f001 fc0e 	bl	8007a8e <json_getProperty>
 8006272:	0003      	movs	r3, r0
 8006274:	0018      	movs	r0, r3
 8006276:	f7fe fbd5 	bl	8004a24 <json_getInteger>
 800627a:	0002      	movs	r2, r0
 800627c:	000b      	movs	r3, r1
 800627e:	0011      	movs	r1, r2
 8006280:	4aa2      	ldr	r2, [pc, #648]	@ (800650c <ReceiveData+0x38c>)
 8006282:	2392      	movs	r3, #146	@ 0x92
 8006284:	005b      	lsls	r3, r3, #1
 8006286:	50d1      	str	r1, [r2, r3]
		 game.evo = (unsigned int)json_getInteger(json_getProperty(parent, "evolution"));
 8006288:	4aa3      	ldr	r2, [pc, #652]	@ (8006518 <ReceiveData+0x398>)
 800628a:	193b      	adds	r3, r7, r4
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	0011      	movs	r1, r2
 8006290:	0018      	movs	r0, r3
 8006292:	f001 fbfc 	bl	8007a8e <json_getProperty>
 8006296:	0003      	movs	r3, r0
 8006298:	0018      	movs	r0, r3
 800629a:	f7fe fbc3 	bl	8004a24 <json_getInteger>
 800629e:	0002      	movs	r2, r0
 80062a0:	000b      	movs	r3, r1
 80062a2:	b2d2      	uxtb	r2, r2
 80062a4:	4b99      	ldr	r3, [pc, #612]	@ (800650c <ReceiveData+0x38c>)
 80062a6:	741a      	strb	r2, [r3, #16]
		 game.mood = (unsigned int)json_getInteger(json_getProperty(parent, "friendship"));
 80062a8:	4a9c      	ldr	r2, [pc, #624]	@ (800651c <ReceiveData+0x39c>)
 80062aa:	193b      	adds	r3, r7, r4
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	0011      	movs	r1, r2
 80062b0:	0018      	movs	r0, r3
 80062b2:	f001 fbec 	bl	8007a8e <json_getProperty>
 80062b6:	0003      	movs	r3, r0
 80062b8:	0018      	movs	r0, r3
 80062ba:	f7fe fbb3 	bl	8004a24 <json_getInteger>
 80062be:	0002      	movs	r2, r0
 80062c0:	000b      	movs	r3, r1
 80062c2:	b2d2      	uxtb	r2, r2
 80062c4:	4b91      	ldr	r3, [pc, #580]	@ (800650c <ReceiveData+0x38c>)
 80062c6:	745a      	strb	r2, [r3, #17]
		 game.stepsToday = (unsigned int)json_getInteger(json_getProperty(parent, "dailySteps"));
 80062c8:	4a95      	ldr	r2, [pc, #596]	@ (8006520 <ReceiveData+0x3a0>)
 80062ca:	193b      	adds	r3, r7, r4
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	0011      	movs	r1, r2
 80062d0:	0018      	movs	r0, r3
 80062d2:	f001 fbdc 	bl	8007a8e <json_getProperty>
 80062d6:	0003      	movs	r3, r0
 80062d8:	0018      	movs	r0, r3
 80062da:	f7fe fba3 	bl	8004a24 <json_getInteger>
 80062de:	0002      	movs	r2, r0
 80062e0:	000b      	movs	r3, r1
 80062e2:	0011      	movs	r1, r2
 80062e4:	4a89      	ldr	r2, [pc, #548]	@ (800650c <ReceiveData+0x38c>)
 80062e6:	2390      	movs	r3, #144	@ 0x90
 80062e8:	005b      	lsls	r3, r3, #1
 80062ea:	50d1      	str	r1, [r2, r3]
		 game.weeklySteps = (unsigned int) json_getInteger(json_getProperty(parent, "weeklySteps"));
 80062ec:	4a8d      	ldr	r2, [pc, #564]	@ (8006524 <ReceiveData+0x3a4>)
 80062ee:	193b      	adds	r3, r7, r4
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	0011      	movs	r1, r2
 80062f4:	0018      	movs	r0, r3
 80062f6:	f001 fbca 	bl	8007a8e <json_getProperty>
 80062fa:	0003      	movs	r3, r0
 80062fc:	0018      	movs	r0, r3
 80062fe:	f7fe fb91 	bl	8004a24 <json_getInteger>
 8006302:	0002      	movs	r2, r0
 8006304:	000b      	movs	r3, r1
 8006306:	0011      	movs	r1, r2
 8006308:	4a80      	ldr	r2, [pc, #512]	@ (800650c <ReceiveData+0x38c>)
 800630a:	238e      	movs	r3, #142	@ 0x8e
 800630c:	005b      	lsls	r3, r3, #1
 800630e:	50d1      	str	r1, [r2, r3]
		 json_t const* location;
		 json_t const* locations = json_getProperty(parent, "locations");
 8006310:	4a85      	ldr	r2, [pc, #532]	@ (8006528 <ReceiveData+0x3a8>)
 8006312:	193b      	adds	r3, r7, r4
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	0011      	movs	r1, r2
 8006318:	0018      	movs	r0, r3
 800631a:	f001 fbb8 	bl	8007a8e <json_getProperty>
 800631e:	0003      	movs	r3, r0
 8006320:	4a82      	ldr	r2, [pc, #520]	@ (800652c <ReceiveData+0x3ac>)
 8006322:	18b9      	adds	r1, r7, r2
 8006324:	600b      	str	r3, [r1, #0]
		 for(location = json_getChild(locations); location; location=json_getSibling(location))
 8006326:	18bb      	adds	r3, r7, r2
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	0018      	movs	r0, r3
 800632c:	f7fe fb70 	bl	8004a10 <json_getChild>
 8006330:	0003      	movs	r3, r0
 8006332:	22a0      	movs	r2, #160	@ 0xa0
 8006334:	0152      	lsls	r2, r2, #5
 8006336:	18ba      	adds	r2, r7, r2
 8006338:	6013      	str	r3, [r2, #0]
 800633a:	e07a      	b.n	8006432 <ReceiveData+0x2b2>
		{
			 tempLoc.lat = (float)json_getReal(json_getProperty(location, "lat"));
 800633c:	4a7c      	ldr	r2, [pc, #496]	@ (8006530 <ReceiveData+0x3b0>)
 800633e:	25a0      	movs	r5, #160	@ 0xa0
 8006340:	016d      	lsls	r5, r5, #5
 8006342:	197b      	adds	r3, r7, r5
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	0011      	movs	r1, r2
 8006348:	0018      	movs	r0, r3
 800634a:	f001 fba0 	bl	8007a8e <json_getProperty>
 800634e:	0003      	movs	r3, r0
 8006350:	0018      	movs	r0, r3
 8006352:	f7fe fb79 	bl	8004a48 <json_getReal>
 8006356:	0002      	movs	r2, r0
 8006358:	000b      	movs	r3, r1
 800635a:	0010      	movs	r0, r2
 800635c:	0019      	movs	r1, r3
 800635e:	f7fd faa1 	bl	80038a4 <__aeabi_d2f>
 8006362:	1c02      	adds	r2, r0, #0
 8006364:	4c73      	ldr	r4, [pc, #460]	@ (8006534 <ReceiveData+0x3b4>)
 8006366:	193b      	adds	r3, r7, r4
 8006368:	601a      	str	r2, [r3, #0]
			 tempLoc.lon = (float)json_getReal(json_getProperty(location, "lng"));
 800636a:	4a73      	ldr	r2, [pc, #460]	@ (8006538 <ReceiveData+0x3b8>)
 800636c:	197b      	adds	r3, r7, r5
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	0011      	movs	r1, r2
 8006372:	0018      	movs	r0, r3
 8006374:	f001 fb8b 	bl	8007a8e <json_getProperty>
 8006378:	0003      	movs	r3, r0
 800637a:	0018      	movs	r0, r3
 800637c:	f7fe fb64 	bl	8004a48 <json_getReal>
 8006380:	0002      	movs	r2, r0
 8006382:	000b      	movs	r3, r1
 8006384:	0010      	movs	r0, r2
 8006386:	0019      	movs	r1, r3
 8006388:	f7fd fa8c 	bl	80038a4 <__aeabi_d2f>
 800638c:	1c02      	adds	r2, r0, #0
 800638e:	193b      	adds	r3, r7, r4
 8006390:	605a      	str	r2, [r3, #4]
			 if(fabs(tempLoc.lat)<.00001)
 8006392:	193b      	adds	r3, r7, r4
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	005b      	lsls	r3, r3, #1
 8006398:	085b      	lsrs	r3, r3, #1
 800639a:	1c18      	adds	r0, r3, #0
 800639c:	f7fd fa3a 	bl	8003814 <__aeabi_f2d>
 80063a0:	4a66      	ldr	r2, [pc, #408]	@ (800653c <ReceiveData+0x3bc>)
 80063a2:	4b67      	ldr	r3, [pc, #412]	@ (8006540 <ReceiveData+0x3c0>)
 80063a4:	f7fa f860 	bl	8000468 <__aeabi_dcmplt>
 80063a8:	1e03      	subs	r3, r0, #0
 80063aa:	d027      	beq.n	80063fc <ReceiveData+0x27c>
			 {

				 tempLoc.lat = (float)json_getReal(json_getProperty(location, "Lat"));
 80063ac:	4a65      	ldr	r2, [pc, #404]	@ (8006544 <ReceiveData+0x3c4>)
 80063ae:	197b      	adds	r3, r7, r5
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	0011      	movs	r1, r2
 80063b4:	0018      	movs	r0, r3
 80063b6:	f001 fb6a 	bl	8007a8e <json_getProperty>
 80063ba:	0003      	movs	r3, r0
 80063bc:	0018      	movs	r0, r3
 80063be:	f7fe fb43 	bl	8004a48 <json_getReal>
 80063c2:	0002      	movs	r2, r0
 80063c4:	000b      	movs	r3, r1
 80063c6:	0010      	movs	r0, r2
 80063c8:	0019      	movs	r1, r3
 80063ca:	f7fd fa6b 	bl	80038a4 <__aeabi_d2f>
 80063ce:	1c02      	adds	r2, r0, #0
 80063d0:	193b      	adds	r3, r7, r4
 80063d2:	601a      	str	r2, [r3, #0]
				 			 tempLoc.lon = (float)json_getReal(json_getProperty(location, "Lng"));
 80063d4:	4a5c      	ldr	r2, [pc, #368]	@ (8006548 <ReceiveData+0x3c8>)
 80063d6:	197b      	adds	r3, r7, r5
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	0011      	movs	r1, r2
 80063dc:	0018      	movs	r0, r3
 80063de:	f001 fb56 	bl	8007a8e <json_getProperty>
 80063e2:	0003      	movs	r3, r0
 80063e4:	0018      	movs	r0, r3
 80063e6:	f7fe fb2f 	bl	8004a48 <json_getReal>
 80063ea:	0002      	movs	r2, r0
 80063ec:	000b      	movs	r3, r1
 80063ee:	0010      	movs	r0, r2
 80063f0:	0019      	movs	r1, r3
 80063f2:	f7fd fa57 	bl	80038a4 <__aeabi_d2f>
 80063f6:	1c02      	adds	r2, r0, #0
 80063f8:	193b      	adds	r3, r7, r4
 80063fa:	605a      	str	r2, [r3, #4]
			 }
			 game.positions[locI] = tempLoc;
 80063fc:	4a43      	ldr	r2, [pc, #268]	@ (800650c <ReceiveData+0x38c>)
 80063fe:	4c3f      	ldr	r4, [pc, #252]	@ (80064fc <ReceiveData+0x37c>)
 8006400:	193b      	adds	r3, r7, r4
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	3303      	adds	r3, #3
 8006406:	00db      	lsls	r3, r3, #3
 8006408:	494a      	ldr	r1, [pc, #296]	@ (8006534 <ReceiveData+0x3b4>)
 800640a:	1879      	adds	r1, r7, r1
 800640c:	18d3      	adds	r3, r2, r3
 800640e:	000a      	movs	r2, r1
 8006410:	ca03      	ldmia	r2!, {r0, r1}
 8006412:	c303      	stmia	r3!, {r0, r1}
			 locI++;
 8006414:	193b      	adds	r3, r7, r4
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	3301      	adds	r3, #1
 800641a:	193a      	adds	r2, r7, r4
 800641c:	6013      	str	r3, [r2, #0]
		 for(location = json_getChild(locations); location; location=json_getSibling(location))
 800641e:	24a0      	movs	r4, #160	@ 0xa0
 8006420:	0164      	lsls	r4, r4, #5
 8006422:	193b      	adds	r3, r7, r4
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	0018      	movs	r0, r3
 8006428:	f7fe fae8 	bl	80049fc <json_getSibling>
 800642c:	0003      	movs	r3, r0
 800642e:	193a      	adds	r2, r7, r4
 8006430:	6013      	str	r3, [r2, #0]
 8006432:	23a0      	movs	r3, #160	@ 0xa0
 8006434:	015b      	lsls	r3, r3, #5
 8006436:	18fb      	adds	r3, r7, r3
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	2b00      	cmp	r3, #0
 800643c:	d000      	beq.n	8006440 <ReceiveData+0x2c0>
 800643e:	e77d      	b.n	800633c <ReceiveData+0x1bc>
		}
		game.numLocations = locI;
 8006440:	4b2e      	ldr	r3, [pc, #184]	@ (80064fc <ReceiveData+0x37c>)
 8006442:	18fb      	adds	r3, r7, r3
 8006444:	681a      	ldr	r2, [r3, #0]
 8006446:	4b31      	ldr	r3, [pc, #196]	@ (800650c <ReceiveData+0x38c>)
 8006448:	615a      	str	r2, [r3, #20]
		for(locI=locI; locI<32; locI++)
 800644a:	e010      	b.n	800646e <ReceiveData+0x2ee>
		{
			memset(&game.positions[locI], 0, sizeof(game.positions[locI]));
 800644c:	4c2b      	ldr	r4, [pc, #172]	@ (80064fc <ReceiveData+0x37c>)
 800644e:	193b      	adds	r3, r7, r4
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	3303      	adds	r3, #3
 8006454:	00da      	lsls	r2, r3, #3
 8006456:	4b2d      	ldr	r3, [pc, #180]	@ (800650c <ReceiveData+0x38c>)
 8006458:	18d3      	adds	r3, r2, r3
 800645a:	2208      	movs	r2, #8
 800645c:	2100      	movs	r1, #0
 800645e:	0018      	movs	r0, r3
 8006460:	f008 fb9c 	bl	800eb9c <memset>
		for(locI=locI; locI<32; locI++)
 8006464:	193b      	adds	r3, r7, r4
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	3301      	adds	r3, #1
 800646a:	193a      	adds	r2, r7, r4
 800646c:	6013      	str	r3, [r2, #0]
 800646e:	4b23      	ldr	r3, [pc, #140]	@ (80064fc <ReceiveData+0x37c>)
 8006470:	18fb      	adds	r3, r7, r3
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	2b1f      	cmp	r3, #31
 8006476:	dde9      	ble.n	800644c <ReceiveData+0x2cc>
		}
		 //SendData();
	 }
     for(ii=0;ii<=rI;ii++) syncBuffer[ii]=0;
 8006478:	4b34      	ldr	r3, [pc, #208]	@ (800654c <ReceiveData+0x3cc>)
 800647a:	2200      	movs	r2, #0
 800647c:	801a      	strh	r2, [r3, #0]
 800647e:	e00d      	b.n	800649c <ReceiveData+0x31c>
 8006480:	4b32      	ldr	r3, [pc, #200]	@ (800654c <ReceiveData+0x3cc>)
 8006482:	881b      	ldrh	r3, [r3, #0]
 8006484:	b29b      	uxth	r3, r3
 8006486:	001a      	movs	r2, r3
 8006488:	4b1a      	ldr	r3, [pc, #104]	@ (80064f4 <ReceiveData+0x374>)
 800648a:	2100      	movs	r1, #0
 800648c:	5499      	strb	r1, [r3, r2]
 800648e:	4b2f      	ldr	r3, [pc, #188]	@ (800654c <ReceiveData+0x3cc>)
 8006490:	881b      	ldrh	r3, [r3, #0]
 8006492:	b29b      	uxth	r3, r3
 8006494:	3301      	adds	r3, #1
 8006496:	b29a      	uxth	r2, r3
 8006498:	4b2c      	ldr	r3, [pc, #176]	@ (800654c <ReceiveData+0x3cc>)
 800649a:	801a      	strh	r2, [r3, #0]
 800649c:	4b2b      	ldr	r3, [pc, #172]	@ (800654c <ReceiveData+0x3cc>)
 800649e:	881b      	ldrh	r3, [r3, #0]
 80064a0:	b29b      	uxth	r3, r3
 80064a2:	001a      	movs	r2, r3
 80064a4:	4912      	ldr	r1, [pc, #72]	@ (80064f0 <ReceiveData+0x370>)
 80064a6:	187b      	adds	r3, r7, r1
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	4293      	cmp	r3, r2
 80064ac:	dae8      	bge.n	8006480 <ReceiveData+0x300>
     rI=0;
 80064ae:	2300      	movs	r3, #0
 80064b0:	187a      	adds	r2, r7, r1
 80064b2:	6013      	str	r3, [r2, #0]
     break;
 80064b4:	e014      	b.n	80064e0 <ReceiveData+0x360>
	}
	else
	{
		rI++;
 80064b6:	4a0e      	ldr	r2, [pc, #56]	@ (80064f0 <ReceiveData+0x370>)
 80064b8:	18bb      	adds	r3, r7, r2
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	3301      	adds	r3, #1
 80064be:	18ba      	adds	r2, r7, r2
 80064c0:	6013      	str	r3, [r2, #0]
while(HAL_UART_Receive(&huart2, &(syncBuffer[rI]), 1, 1000)==HAL_OK)
 80064c2:	4b0b      	ldr	r3, [pc, #44]	@ (80064f0 <ReceiveData+0x370>)
 80064c4:	18fb      	adds	r3, r7, r3
 80064c6:	681a      	ldr	r2, [r3, #0]
 80064c8:	4b0a      	ldr	r3, [pc, #40]	@ (80064f4 <ReceiveData+0x374>)
 80064ca:	18d1      	adds	r1, r2, r3
 80064cc:	23fa      	movs	r3, #250	@ 0xfa
 80064ce:	009b      	lsls	r3, r3, #2
 80064d0:	481f      	ldr	r0, [pc, #124]	@ (8006550 <ReceiveData+0x3d0>)
 80064d2:	2201      	movs	r2, #1
 80064d4:	f006 fb3c 	bl	800cb50 <HAL_UART_Receive>
 80064d8:	1e03      	subs	r3, r0, #0
 80064da:	d100      	bne.n	80064de <ReceiveData+0x35e>
 80064dc:	e659      	b.n	8006192 <ReceiveData+0x12>
	}
}

}
 80064de:	46c0      	nop			@ (mov r8, r8)
 80064e0:	46c0      	nop			@ (mov r8, r8)
 80064e2:	46bd      	mov	sp, r7
 80064e4:	4b1b      	ldr	r3, [pc, #108]	@ (8006554 <ReceiveData+0x3d4>)
 80064e6:	449d      	add	sp, r3
 80064e8:	bdb0      	pop	{r4, r5, r7, pc}
 80064ea:	46c0      	nop			@ (mov r8, r8)
 80064ec:	ffffebf0 	.word	0xffffebf0
 80064f0:	0000140c 	.word	0x0000140c
 80064f4:	20000f60 	.word	0x20000f60
 80064f8:	000013fc 	.word	0x000013fc
 80064fc:	00001408 	.word	0x00001408
 8006500:	080113b8 	.word	0x080113b8
 8006504:	000013f8 	.word	0x000013f8
 8006508:	00001404 	.word	0x00001404
 800650c:	20000ba8 	.word	0x20000ba8
 8006510:	080113bc 	.word	0x080113bc
 8006514:	080113c8 	.word	0x080113c8
 8006518:	080113d4 	.word	0x080113d4
 800651c:	080113e0 	.word	0x080113e0
 8006520:	080113ec 	.word	0x080113ec
 8006524:	080113f8 	.word	0x080113f8
 8006528:	08011404 	.word	0x08011404
 800652c:	000013f4 	.word	0x000013f4
 8006530:	08011410 	.word	0x08011410
 8006534:	000013ec 	.word	0x000013ec
 8006538:	08011414 	.word	0x08011414
 800653c:	88e368f1 	.word	0x88e368f1
 8006540:	3ee4f8b5 	.word	0x3ee4f8b5
 8006544:	08011418 	.word	0x08011418
 8006548:	0801141c 	.word	0x0801141c
 800654c:	20000cfc 	.word	0x20000cfc
 8006550:	20001d78 	.word	0x20001d78
 8006554:	00001410 	.word	0x00001410

08006558 <CheckExp>:
int CheckExp(int threshold, int comparer)
{
 8006558:	b590      	push	{r4, r7, lr}
 800655a:	b085      	sub	sp, #20
 800655c:	af00      	add	r7, sp, #0
 800655e:	6078      	str	r0, [r7, #4]
 8006560:	6039      	str	r1, [r7, #0]
	int value = (int)((float)comparer*(1.0f+((float)game.numLocations)/expDivisor));
 8006562:	6838      	ldr	r0, [r7, #0]
 8006564:	f7fb f920 	bl	80017a8 <__aeabi_i2f>
 8006568:	1c04      	adds	r4, r0, #0
 800656a:	4b1c      	ldr	r3, [pc, #112]	@ (80065dc <CheckExp+0x84>)
 800656c:	695b      	ldr	r3, [r3, #20]
 800656e:	0018      	movs	r0, r3
 8006570:	f7fb f96a 	bl	8001848 <__aeabi_ui2f>
 8006574:	1c03      	adds	r3, r0, #0
 8006576:	2281      	movs	r2, #129	@ 0x81
 8006578:	05d2      	lsls	r2, r2, #23
 800657a:	1c11      	adds	r1, r2, #0
 800657c:	1c18      	adds	r0, r3, #0
 800657e:	f7fa fb67 	bl	8000c50 <__aeabi_fdiv>
 8006582:	1c03      	adds	r3, r0, #0
 8006584:	21fe      	movs	r1, #254	@ 0xfe
 8006586:	0589      	lsls	r1, r1, #22
 8006588:	1c18      	adds	r0, r3, #0
 800658a:	f7fa f96f 	bl	800086c <__aeabi_fadd>
 800658e:	1c03      	adds	r3, r0, #0
 8006590:	1c19      	adds	r1, r3, #0
 8006592:	1c20      	adds	r0, r4, #0
 8006594:	f7fa fd2a 	bl	8000fec <__aeabi_fmul>
 8006598:	1c03      	adds	r3, r0, #0
 800659a:	1c18      	adds	r0, r3, #0
 800659c:	f7fb f8e4 	bl	8001768 <__aeabi_f2iz>
 80065a0:	0003      	movs	r3, r0
 80065a2:	60fb      	str	r3, [r7, #12]
	if(value<(threshold/4)) return -1;
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	da00      	bge.n	80065ac <CheckExp+0x54>
 80065aa:	3303      	adds	r3, #3
 80065ac:	109b      	asrs	r3, r3, #2
 80065ae:	001a      	movs	r2, r3
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	4293      	cmp	r3, r2
 80065b4:	da02      	bge.n	80065bc <CheckExp+0x64>
 80065b6:	2301      	movs	r3, #1
 80065b8:	425b      	negs	r3, r3
 80065ba:	e00b      	b.n	80065d4 <CheckExp+0x7c>
	if(value<threshold) return 0;
 80065bc:	68fa      	ldr	r2, [r7, #12]
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	429a      	cmp	r2, r3
 80065c2:	da01      	bge.n	80065c8 <CheckExp+0x70>
 80065c4:	2300      	movs	r3, #0
 80065c6:	e005      	b.n	80065d4 <CheckExp+0x7c>
	if(value>=threshold) return 1;
 80065c8:	68fa      	ldr	r2, [r7, #12]
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	429a      	cmp	r2, r3
 80065ce:	db01      	blt.n	80065d4 <CheckExp+0x7c>
 80065d0:	2301      	movs	r3, #1
 80065d2:	e7ff      	b.n	80065d4 <CheckExp+0x7c>
}
 80065d4:	0018      	movs	r0, r3
 80065d6:	46bd      	mov	sp, r7
 80065d8:	b005      	add	sp, #20
 80065da:	bd90      	pop	{r4, r7, pc}
 80065dc:	20000ba8 	.word	0x20000ba8

080065e0 <GetLatLon>:
void GetLatLon()
{
 80065e0:	b5b0      	push	{r4, r5, r7, lr}
 80065e2:	b08a      	sub	sp, #40	@ 0x28
 80065e4:	af00      	add	r7, sp, #0
	int gpsI=0;
 80065e6:	2300      	movs	r3, #0
 80065e8:	627b      	str	r3, [r7, #36]	@ 0x24
	struct latLon pos;
	struct latLon tempPos;
	double checkW;
	double checkH;
	int posCheckI=0;
 80065ea:	2300      	movs	r3, #0
 80065ec:	623b      	str	r3, [r7, #32]
	//HAL_UART_Recieve();
	while(HAL_UART_Receive(&huart1, &(buffer[gpsI]), 1, 1000)==HAL_OK||1)
 80065ee:	e121      	b.n	8006834 <GetLatLon+0x254>
			  		  	{
							if(buffer[gpsI]=='$')
							{
								for(ii=0;ii<=127;ii++) buffer[ii]=0;
 80065f0:	4b9c      	ldr	r3, [pc, #624]	@ (8006864 <GetLatLon+0x284>)
 80065f2:	2200      	movs	r2, #0
 80065f4:	801a      	strh	r2, [r3, #0]
 80065f6:	e00d      	b.n	8006614 <GetLatLon+0x34>
 80065f8:	4b9a      	ldr	r3, [pc, #616]	@ (8006864 <GetLatLon+0x284>)
 80065fa:	881b      	ldrh	r3, [r3, #0]
 80065fc:	b29b      	uxth	r3, r3
 80065fe:	001a      	movs	r2, r3
 8006600:	4b99      	ldr	r3, [pc, #612]	@ (8006868 <GetLatLon+0x288>)
 8006602:	2100      	movs	r1, #0
 8006604:	5499      	strb	r1, [r3, r2]
 8006606:	4b97      	ldr	r3, [pc, #604]	@ (8006864 <GetLatLon+0x284>)
 8006608:	881b      	ldrh	r3, [r3, #0]
 800660a:	b29b      	uxth	r3, r3
 800660c:	3301      	adds	r3, #1
 800660e:	b29a      	uxth	r2, r3
 8006610:	4b94      	ldr	r3, [pc, #592]	@ (8006864 <GetLatLon+0x284>)
 8006612:	801a      	strh	r2, [r3, #0]
 8006614:	4b93      	ldr	r3, [pc, #588]	@ (8006864 <GetLatLon+0x284>)
 8006616:	881b      	ldrh	r3, [r3, #0]
 8006618:	b29b      	uxth	r3, r3
 800661a:	2b7f      	cmp	r3, #127	@ 0x7f
 800661c:	d9ec      	bls.n	80065f8 <GetLatLon+0x18>
								buffer[0]='$';
 800661e:	4b92      	ldr	r3, [pc, #584]	@ (8006868 <GetLatLon+0x288>)
 8006620:	2224      	movs	r2, #36	@ 0x24
 8006622:	701a      	strb	r2, [r3, #0]
								gpsI=0;
 8006624:	2300      	movs	r3, #0
 8006626:	627b      	str	r3, [r7, #36]	@ 0x24
							}//HAL_UART_Transmit(&huart2, buffer[i], 1, 1000);
			  			  if(buffer[gpsI]=='\n')
 8006628:	4a8f      	ldr	r2, [pc, #572]	@ (8006868 <GetLatLon+0x288>)
 800662a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800662c:	18d3      	adds	r3, r2, r3
 800662e:	781b      	ldrb	r3, [r3, #0]
 8006630:	2b0a      	cmp	r3, #10
 8006632:	d000      	beq.n	8006636 <GetLatLon+0x56>
 8006634:	e0fb      	b.n	800682e <GetLatLon+0x24e>
			  				    	  else return;
			  				      }

			  				      break;
			  				  }*/
			  				if(minmea_parse_gga(&ggaStruct, &(buffer))){
 8006636:	4a8c      	ldr	r2, [pc, #560]	@ (8006868 <GetLatLon+0x288>)
 8006638:	4b8c      	ldr	r3, [pc, #560]	@ (800686c <GetLatLon+0x28c>)
 800663a:	0011      	movs	r1, r2
 800663c:	0018      	movs	r0, r3
 800663e:	f000 fe31 	bl	80072a4 <minmea_parse_gga>
 8006642:	1e03      	subs	r3, r0, #0
 8006644:	d100      	bne.n	8006648 <GetLatLon+0x68>
 8006646:	e0db      	b.n	8006800 <GetLatLon+0x220>
			  							  				      pos.lat = minmea_tocoord(&ggaStruct.latitude);
 8006648:	4b89      	ldr	r3, [pc, #548]	@ (8006870 <GetLatLon+0x290>)
 800664a:	0018      	movs	r0, r3
 800664c:	f7fe f992 	bl	8004974 <minmea_tocoord>
 8006650:	1c02      	adds	r2, r0, #0
 8006652:	2408      	movs	r4, #8
 8006654:	193b      	adds	r3, r7, r4
 8006656:	601a      	str	r2, [r3, #0]
			  							  				      pos.lon = minmea_tocoord(&ggaStruct.longitude);
 8006658:	4b86      	ldr	r3, [pc, #536]	@ (8006874 <GetLatLon+0x294>)
 800665a:	0018      	movs	r0, r3
 800665c:	f7fe f98a 	bl	8004974 <minmea_tocoord>
 8006660:	1c02      	adds	r2, r0, #0
 8006662:	193b      	adds	r3, r7, r4
 8006664:	605a      	str	r2, [r3, #4]
			  							  				      game.time = ggaStruct.time;
 8006666:	4b84      	ldr	r3, [pc, #528]	@ (8006878 <GetLatLon+0x298>)
 8006668:	4a80      	ldr	r2, [pc, #512]	@ (800686c <GetLatLon+0x28c>)
 800666a:	ca13      	ldmia	r2!, {r0, r1, r4}
 800666c:	c313      	stmia	r3!, {r0, r1, r4}
 800666e:	6812      	ldr	r2, [r2, #0]
 8006670:	601a      	str	r2, [r3, #0]
			  							  				      frameGot=1;
 8006672:	4b82      	ldr	r3, [pc, #520]	@ (800687c <GetLatLon+0x29c>)
 8006674:	2201      	movs	r2, #1
 8006676:	701a      	strb	r2, [r3, #0]
			  							  				  posCheckI=0;
 8006678:	2300      	movs	r3, #0
 800667a:	623b      	str	r3, [r7, #32]
			  							  				  for(posCheckI=0;posCheckI<game.numLocations;posCheckI++)
 800667c:	2300      	movs	r3, #0
 800667e:	623b      	str	r3, [r7, #32]
 8006680:	e0a0      	b.n	80067c4 <GetLatLon+0x1e4>
			  							  				  			  				      {

			  							  				  			  				    	  tempPos = game.positions[posCheckI];
 8006682:	003a      	movs	r2, r7
 8006684:	497c      	ldr	r1, [pc, #496]	@ (8006878 <GetLatLon+0x298>)
 8006686:	6a3b      	ldr	r3, [r7, #32]
 8006688:	3303      	adds	r3, #3
 800668a:	00db      	lsls	r3, r3, #3
 800668c:	18cb      	adds	r3, r1, r3
 800668e:	cb03      	ldmia	r3!, {r0, r1}
 8006690:	c203      	stmia	r2!, {r0, r1}
			  							  				  			  				    	  if((tempPos.lat>.000001f||tempPos.lat<-.000001f)&&(tempPos.lon>.000001f||tempPos.lon<-.000001f)&&(pos.lat>.000001f||pos.lat<-.000001f)&&(pos.lat>.000001f||pos.lat<-.000001f)){
 8006692:	003b      	movs	r3, r7
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	497a      	ldr	r1, [pc, #488]	@ (8006880 <GetLatLon+0x2a0>)
 8006698:	1c18      	adds	r0, r3, #0
 800669a:	f7f9 ff33 	bl	8000504 <__aeabi_fcmpgt>
 800669e:	1e03      	subs	r3, r0, #0
 80066a0:	d108      	bne.n	80066b4 <GetLatLon+0xd4>
 80066a2:	003b      	movs	r3, r7
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	4977      	ldr	r1, [pc, #476]	@ (8006884 <GetLatLon+0x2a4>)
 80066a8:	1c18      	adds	r0, r3, #0
 80066aa:	f7f9 ff17 	bl	80004dc <__aeabi_fcmplt>
 80066ae:	1e03      	subs	r3, r0, #0
 80066b0:	d100      	bne.n	80066b4 <GetLatLon+0xd4>
			  							  				  			  				    	  checkW = fabs(tempPos.lat-pos.lat);
			  							  				  			  				    	  checkH = fabs(tempPos.lon-pos.lon);
			  							  				  			  				    	  if(sqrt((checkW*checkW)+(checkH*checkH))<gpsThreshold) return;

			  							  				  			  				    	  }
			  							  				  			  				    	  else return;
 80066b2:	e0d3      	b.n	800685c <GetLatLon+0x27c>
			  							  				  			  				    	  if((tempPos.lat>.000001f||tempPos.lat<-.000001f)&&(tempPos.lon>.000001f||tempPos.lon<-.000001f)&&(pos.lat>.000001f||pos.lat<-.000001f)&&(pos.lat>.000001f||pos.lat<-.000001f)){
 80066b4:	003b      	movs	r3, r7
 80066b6:	685b      	ldr	r3, [r3, #4]
 80066b8:	4971      	ldr	r1, [pc, #452]	@ (8006880 <GetLatLon+0x2a0>)
 80066ba:	1c18      	adds	r0, r3, #0
 80066bc:	f7f9 ff22 	bl	8000504 <__aeabi_fcmpgt>
 80066c0:	1e03      	subs	r3, r0, #0
 80066c2:	d108      	bne.n	80066d6 <GetLatLon+0xf6>
 80066c4:	003b      	movs	r3, r7
 80066c6:	685b      	ldr	r3, [r3, #4]
 80066c8:	496e      	ldr	r1, [pc, #440]	@ (8006884 <GetLatLon+0x2a4>)
 80066ca:	1c18      	adds	r0, r3, #0
 80066cc:	f7f9 ff06 	bl	80004dc <__aeabi_fcmplt>
 80066d0:	1e03      	subs	r3, r0, #0
 80066d2:	d100      	bne.n	80066d6 <GetLatLon+0xf6>
			  							  				  			  				    	  else return;
 80066d4:	e0c2      	b.n	800685c <GetLatLon+0x27c>
			  							  				  			  				    	  if((tempPos.lat>.000001f||tempPos.lat<-.000001f)&&(tempPos.lon>.000001f||tempPos.lon<-.000001f)&&(pos.lat>.000001f||pos.lat<-.000001f)&&(pos.lat>.000001f||pos.lat<-.000001f)){
 80066d6:	2408      	movs	r4, #8
 80066d8:	193b      	adds	r3, r7, r4
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	4968      	ldr	r1, [pc, #416]	@ (8006880 <GetLatLon+0x2a0>)
 80066de:	1c18      	adds	r0, r3, #0
 80066e0:	f7f9 ff10 	bl	8000504 <__aeabi_fcmpgt>
 80066e4:	1e03      	subs	r3, r0, #0
 80066e6:	d108      	bne.n	80066fa <GetLatLon+0x11a>
 80066e8:	193b      	adds	r3, r7, r4
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	4965      	ldr	r1, [pc, #404]	@ (8006884 <GetLatLon+0x2a4>)
 80066ee:	1c18      	adds	r0, r3, #0
 80066f0:	f7f9 fef4 	bl	80004dc <__aeabi_fcmplt>
 80066f4:	1e03      	subs	r3, r0, #0
 80066f6:	d100      	bne.n	80066fa <GetLatLon+0x11a>
			  							  				  			  				    	  else return;
 80066f8:	e0b0      	b.n	800685c <GetLatLon+0x27c>
			  							  				  			  				    	  if((tempPos.lat>.000001f||tempPos.lat<-.000001f)&&(tempPos.lon>.000001f||tempPos.lon<-.000001f)&&(pos.lat>.000001f||pos.lat<-.000001f)&&(pos.lat>.000001f||pos.lat<-.000001f)){
 80066fa:	2408      	movs	r4, #8
 80066fc:	193b      	adds	r3, r7, r4
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	495f      	ldr	r1, [pc, #380]	@ (8006880 <GetLatLon+0x2a0>)
 8006702:	1c18      	adds	r0, r3, #0
 8006704:	f7f9 fefe 	bl	8000504 <__aeabi_fcmpgt>
 8006708:	1e03      	subs	r3, r0, #0
 800670a:	d108      	bne.n	800671e <GetLatLon+0x13e>
 800670c:	193b      	adds	r3, r7, r4
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	495c      	ldr	r1, [pc, #368]	@ (8006884 <GetLatLon+0x2a4>)
 8006712:	1c18      	adds	r0, r3, #0
 8006714:	f7f9 fee2 	bl	80004dc <__aeabi_fcmplt>
 8006718:	1e03      	subs	r3, r0, #0
 800671a:	d100      	bne.n	800671e <GetLatLon+0x13e>
			  							  				  			  				    	  else return;
 800671c:	e09e      	b.n	800685c <GetLatLon+0x27c>
			  							  				  			  				    	  checkW = fabs(tempPos.lat-pos.lat);
 800671e:	003b      	movs	r3, r7
 8006720:	681a      	ldr	r2, [r3, #0]
 8006722:	2408      	movs	r4, #8
 8006724:	193b      	adds	r3, r7, r4
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	1c19      	adds	r1, r3, #0
 800672a:	1c10      	adds	r0, r2, #0
 800672c:	f7fa fdb8 	bl	80012a0 <__aeabi_fsub>
 8006730:	1c03      	adds	r3, r0, #0
 8006732:	005b      	lsls	r3, r3, #1
 8006734:	085b      	lsrs	r3, r3, #1
 8006736:	1c18      	adds	r0, r3, #0
 8006738:	f7fd f86c 	bl	8003814 <__aeabi_f2d>
 800673c:	0002      	movs	r2, r0
 800673e:	000b      	movs	r3, r1
 8006740:	61ba      	str	r2, [r7, #24]
 8006742:	61fb      	str	r3, [r7, #28]
			  							  				  			  				    	  checkH = fabs(tempPos.lon-pos.lon);
 8006744:	003b      	movs	r3, r7
 8006746:	685a      	ldr	r2, [r3, #4]
 8006748:	193b      	adds	r3, r7, r4
 800674a:	685b      	ldr	r3, [r3, #4]
 800674c:	1c19      	adds	r1, r3, #0
 800674e:	1c10      	adds	r0, r2, #0
 8006750:	f7fa fda6 	bl	80012a0 <__aeabi_fsub>
 8006754:	1c03      	adds	r3, r0, #0
 8006756:	005b      	lsls	r3, r3, #1
 8006758:	085b      	lsrs	r3, r3, #1
 800675a:	1c18      	adds	r0, r3, #0
 800675c:	f7fd f85a 	bl	8003814 <__aeabi_f2d>
 8006760:	0002      	movs	r2, r0
 8006762:	000b      	movs	r3, r1
 8006764:	613a      	str	r2, [r7, #16]
 8006766:	617b      	str	r3, [r7, #20]
			  							  				  			  				    	  if(sqrt((checkW*checkW)+(checkH*checkH))<gpsThreshold) return;
 8006768:	69ba      	ldr	r2, [r7, #24]
 800676a:	69fb      	ldr	r3, [r7, #28]
 800676c:	69b8      	ldr	r0, [r7, #24]
 800676e:	69f9      	ldr	r1, [r7, #28]
 8006770:	f7fc f8b0 	bl	80028d4 <__aeabi_dmul>
 8006774:	0002      	movs	r2, r0
 8006776:	000b      	movs	r3, r1
 8006778:	0014      	movs	r4, r2
 800677a:	001d      	movs	r5, r3
 800677c:	693a      	ldr	r2, [r7, #16]
 800677e:	697b      	ldr	r3, [r7, #20]
 8006780:	6938      	ldr	r0, [r7, #16]
 8006782:	6979      	ldr	r1, [r7, #20]
 8006784:	f7fc f8a6 	bl	80028d4 <__aeabi_dmul>
 8006788:	0002      	movs	r2, r0
 800678a:	000b      	movs	r3, r1
 800678c:	0020      	movs	r0, r4
 800678e:	0029      	movs	r1, r5
 8006790:	f7fb f8a0 	bl	80018d4 <__aeabi_dadd>
 8006794:	0002      	movs	r2, r0
 8006796:	000b      	movs	r3, r1
 8006798:	0010      	movs	r0, r2
 800679a:	0019      	movs	r1, r3
 800679c:	f00a fb21 	bl	8010de2 <sqrt>
 80067a0:	0004      	movs	r4, r0
 80067a2:	000d      	movs	r5, r1
 80067a4:	4b38      	ldr	r3, [pc, #224]	@ (8006888 <GetLatLon+0x2a8>)
 80067a6:	1c18      	adds	r0, r3, #0
 80067a8:	f7fd f834 	bl	8003814 <__aeabi_f2d>
 80067ac:	0002      	movs	r2, r0
 80067ae:	000b      	movs	r3, r1
 80067b0:	0020      	movs	r0, r4
 80067b2:	0029      	movs	r1, r5
 80067b4:	f7f9 fe58 	bl	8000468 <__aeabi_dcmplt>
 80067b8:	1e03      	subs	r3, r0, #0
 80067ba:	d14c      	bne.n	8006856 <GetLatLon+0x276>
 80067bc:	46c0      	nop			@ (mov r8, r8)
			  							  				  for(posCheckI=0;posCheckI<game.numLocations;posCheckI++)
 80067be:	6a3b      	ldr	r3, [r7, #32]
 80067c0:	3301      	adds	r3, #1
 80067c2:	623b      	str	r3, [r7, #32]
 80067c4:	4b2c      	ldr	r3, [pc, #176]	@ (8006878 <GetLatLon+0x298>)
 80067c6:	695a      	ldr	r2, [r3, #20]
 80067c8:	6a3b      	ldr	r3, [r7, #32]
 80067ca:	429a      	cmp	r2, r3
 80067cc:	d900      	bls.n	80067d0 <GetLatLon+0x1f0>
 80067ce:	e758      	b.n	8006682 <GetLatLon+0xa2>

			  							  				  			  				      }
			  							  				game.positions[game.numLocations] = pos;
 80067d0:	4b29      	ldr	r3, [pc, #164]	@ (8006878 <GetLatLon+0x298>)
 80067d2:	695b      	ldr	r3, [r3, #20]
 80067d4:	4a28      	ldr	r2, [pc, #160]	@ (8006878 <GetLatLon+0x298>)
 80067d6:	3303      	adds	r3, #3
 80067d8:	00db      	lsls	r3, r3, #3
 80067da:	2108      	movs	r1, #8
 80067dc:	1879      	adds	r1, r7, r1
 80067de:	18d3      	adds	r3, r2, r3
 80067e0:	000a      	movs	r2, r1
 80067e2:	ca03      	ldmia	r2!, {r0, r1}
 80067e4:	c303      	stmia	r3!, {r0, r1}
			  							  				game.numLocations++;
 80067e6:	4b24      	ldr	r3, [pc, #144]	@ (8006878 <GetLatLon+0x298>)
 80067e8:	695b      	ldr	r3, [r3, #20]
 80067ea:	1c5a      	adds	r2, r3, #1
 80067ec:	4b22      	ldr	r3, [pc, #136]	@ (8006878 <GetLatLon+0x298>)
 80067ee:	615a      	str	r2, [r3, #20]
			  							  				if(game.numLocations>31)game.numLocations=0;
 80067f0:	4b21      	ldr	r3, [pc, #132]	@ (8006878 <GetLatLon+0x298>)
 80067f2:	695b      	ldr	r3, [r3, #20]
 80067f4:	2b1f      	cmp	r3, #31
 80067f6:	d930      	bls.n	800685a <GetLatLon+0x27a>
 80067f8:	4b1f      	ldr	r3, [pc, #124]	@ (8006878 <GetLatLon+0x298>)
 80067fa:	2200      	movs	r2, #0
 80067fc:	615a      	str	r2, [r3, #20]
			  							  				      break;
 80067fe:	e02c      	b.n	800685a <GetLatLon+0x27a>
			  							  				  }

			  				for(ii=0;ii<=127;ii++) buffer[ii]=0;
 8006800:	4b18      	ldr	r3, [pc, #96]	@ (8006864 <GetLatLon+0x284>)
 8006802:	2200      	movs	r2, #0
 8006804:	801a      	strh	r2, [r3, #0]
 8006806:	e00d      	b.n	8006824 <GetLatLon+0x244>
 8006808:	4b16      	ldr	r3, [pc, #88]	@ (8006864 <GetLatLon+0x284>)
 800680a:	881b      	ldrh	r3, [r3, #0]
 800680c:	b29b      	uxth	r3, r3
 800680e:	001a      	movs	r2, r3
 8006810:	4b15      	ldr	r3, [pc, #84]	@ (8006868 <GetLatLon+0x288>)
 8006812:	2100      	movs	r1, #0
 8006814:	5499      	strb	r1, [r3, r2]
 8006816:	4b13      	ldr	r3, [pc, #76]	@ (8006864 <GetLatLon+0x284>)
 8006818:	881b      	ldrh	r3, [r3, #0]
 800681a:	b29b      	uxth	r3, r3
 800681c:	3301      	adds	r3, #1
 800681e:	b29a      	uxth	r2, r3
 8006820:	4b10      	ldr	r3, [pc, #64]	@ (8006864 <GetLatLon+0x284>)
 8006822:	801a      	strh	r2, [r3, #0]
 8006824:	4b0f      	ldr	r3, [pc, #60]	@ (8006864 <GetLatLon+0x284>)
 8006826:	881b      	ldrh	r3, [r3, #0]
 8006828:	b29b      	uxth	r3, r3
 800682a:	2b7f      	cmp	r3, #127	@ 0x7f
 800682c:	d9ec      	bls.n	8006808 <GetLatLon+0x228>
			  				  }
			  			  gpsI++;
 800682e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006830:	3301      	adds	r3, #1
 8006832:	627b      	str	r3, [r7, #36]	@ 0x24
	while(HAL_UART_Receive(&huart1, &(buffer[gpsI]), 1, 1000)==HAL_OK||1)
 8006834:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006836:	4b0c      	ldr	r3, [pc, #48]	@ (8006868 <GetLatLon+0x288>)
 8006838:	18d1      	adds	r1, r2, r3
 800683a:	23fa      	movs	r3, #250	@ 0xfa
 800683c:	009b      	lsls	r3, r3, #2
 800683e:	4813      	ldr	r0, [pc, #76]	@ (800688c <GetLatLon+0x2ac>)
 8006840:	2201      	movs	r2, #1
 8006842:	f006 f985 	bl	800cb50 <HAL_UART_Receive>
							if(buffer[gpsI]=='$')
 8006846:	4a08      	ldr	r2, [pc, #32]	@ (8006868 <GetLatLon+0x288>)
 8006848:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800684a:	18d3      	adds	r3, r2, r3
 800684c:	781b      	ldrb	r3, [r3, #0]
 800684e:	2b24      	cmp	r3, #36	@ 0x24
 8006850:	d000      	beq.n	8006854 <GetLatLon+0x274>
 8006852:	e6e9      	b.n	8006628 <GetLatLon+0x48>
 8006854:	e6cc      	b.n	80065f0 <GetLatLon+0x10>
			  							  				  			  				    	  if(sqrt((checkW*checkW)+(checkH*checkH))<gpsThreshold) return;
 8006856:	46c0      	nop			@ (mov r8, r8)
 8006858:	e000      	b.n	800685c <GetLatLon+0x27c>
			  							  				      break;
 800685a:	46c0      	nop			@ (mov r8, r8)


			  		  	}


}
 800685c:	46bd      	mov	sp, r7
 800685e:	b00a      	add	sp, #40	@ 0x28
 8006860:	bdb0      	pop	{r4, r5, r7, pc}
 8006862:	46c0      	nop			@ (mov r8, r8)
 8006864:	20000cfc 	.word	0x20000cfc
 8006868:	20000d50 	.word	0x20000d50
 800686c:	20000d00 	.word	0x20000d00
 8006870:	20000d10 	.word	0x20000d10
 8006874:	20000d18 	.word	0x20000d18
 8006878:	20000ba8 	.word	0x20000ba8
 800687c:	20000d4e 	.word	0x20000d4e
 8006880:	358637bd 	.word	0x358637bd
 8006884:	b58637bd 	.word	0xb58637bd
 8006888:	38d1b717 	.word	0x38d1b717
 800688c:	20001ce4 	.word	0x20001ce4

08006890 <Emote>:
void Emote()
{
 8006890:	b580      	push	{r7, lr}
 8006892:	b084      	sub	sp, #16
 8006894:	af04      	add	r7, sp, #16
	 switch(game.evo)
 8006896:	4b4f      	ldr	r3, [pc, #316]	@ (80069d4 <Emote+0x144>)
 8006898:	7c1b      	ldrb	r3, [r3, #16]
 800689a:	2b02      	cmp	r3, #2
 800689c:	d036      	beq.n	800690c <Emote+0x7c>
 800689e:	dc5a      	bgt.n	8006956 <Emote+0xc6>
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d002      	beq.n	80068aa <Emote+0x1a>
 80068a4:	2b01      	cmp	r3, #1
 80068a6:	d011      	beq.n	80068cc <Emote+0x3c>
 80068a8:	e055      	b.n	8006956 <Emote+0xc6>
				  {
				  case 0:
					  if(game.time.seconds%5==0)
 80068aa:	4b4a      	ldr	r3, [pc, #296]	@ (80069d4 <Emote+0x144>)
 80068ac:	689b      	ldr	r3, [r3, #8]
 80068ae:	2105      	movs	r1, #5
 80068b0:	0018      	movs	r0, r3
 80068b2:	f7f9 fdbd 	bl	8000430 <__aeabi_idivmod>
 80068b6:	1e0b      	subs	r3, r1, #0
 80068b8:	d148      	bne.n	800694c <Emote+0xbc>
					  {
						  effect = EggNoise;
 80068ba:	4b47      	ldr	r3, [pc, #284]	@ (80069d8 <Emote+0x148>)
 80068bc:	2201      	movs	r2, #1
 80068be:	701a      	strb	r2, [r3, #0]
						  PlayEffect(effect);
 80068c0:	4b45      	ldr	r3, [pc, #276]	@ (80069d8 <Emote+0x148>)
 80068c2:	781b      	ldrb	r3, [r3, #0]
 80068c4:	0018      	movs	r0, r3
 80068c6:	f7ff f8eb 	bl	8005aa0 <PlayEffect>
					  }
					  break;
 80068ca:	e03f      	b.n	800694c <Emote+0xbc>
				  case 1:
					  if(game.time.seconds%3==0)
 80068cc:	4b41      	ldr	r3, [pc, #260]	@ (80069d4 <Emote+0x144>)
 80068ce:	689b      	ldr	r3, [r3, #8]
 80068d0:	2103      	movs	r1, #3
 80068d2:	0018      	movs	r0, r3
 80068d4:	f7f9 fdac 	bl	8000430 <__aeabi_idivmod>
 80068d8:	1e0b      	subs	r3, r1, #0
 80068da:	d139      	bne.n	8006950 <Emote+0xc0>
					  					  {
						  if(game.mood>sadMood){
 80068dc:	4b3d      	ldr	r3, [pc, #244]	@ (80069d4 <Emote+0x144>)
 80068de:	7c5b      	ldrb	r3, [r3, #17]
 80068e0:	001a      	movs	r2, r3
 80068e2:	2300      	movs	r3, #0
 80068e4:	429a      	cmp	r2, r3
 80068e6:	dd08      	ble.n	80068fa <Emote+0x6a>
					  			effect = YoungNoiseHappy;
 80068e8:	4b3b      	ldr	r3, [pc, #236]	@ (80069d8 <Emote+0x148>)
 80068ea:	2202      	movs	r2, #2
 80068ec:	701a      	strb	r2, [r3, #0]
					  			PlayEffect(effect);
 80068ee:	4b3a      	ldr	r3, [pc, #232]	@ (80069d8 <Emote+0x148>)
 80068f0:	781b      	ldrb	r3, [r3, #0]
 80068f2:	0018      	movs	r0, r3
 80068f4:	f7ff f8d4 	bl	8005aa0 <PlayEffect>
							  effect = YoungNoiseSad;
							 PlayEffect(effect);

						  }
					  	}
					  break;
 80068f8:	e02a      	b.n	8006950 <Emote+0xc0>
							  effect = YoungNoiseSad;
 80068fa:	4b37      	ldr	r3, [pc, #220]	@ (80069d8 <Emote+0x148>)
 80068fc:	2203      	movs	r2, #3
 80068fe:	701a      	strb	r2, [r3, #0]
							 PlayEffect(effect);
 8006900:	4b35      	ldr	r3, [pc, #212]	@ (80069d8 <Emote+0x148>)
 8006902:	781b      	ldrb	r3, [r3, #0]
 8006904:	0018      	movs	r0, r3
 8006906:	f7ff f8cb 	bl	8005aa0 <PlayEffect>
					  break;
 800690a:	e021      	b.n	8006950 <Emote+0xc0>
				  case 2:
					  if(game.time.seconds%5==0)
 800690c:	4b31      	ldr	r3, [pc, #196]	@ (80069d4 <Emote+0x144>)
 800690e:	689b      	ldr	r3, [r3, #8]
 8006910:	2105      	movs	r1, #5
 8006912:	0018      	movs	r0, r3
 8006914:	f7f9 fd8c 	bl	8000430 <__aeabi_idivmod>
 8006918:	1e0b      	subs	r3, r1, #0
 800691a:	d11b      	bne.n	8006954 <Emote+0xc4>
					  					  					  {
					  						  if(game.mood>sadMood){
 800691c:	4b2d      	ldr	r3, [pc, #180]	@ (80069d4 <Emote+0x144>)
 800691e:	7c5b      	ldrb	r3, [r3, #17]
 8006920:	001a      	movs	r2, r3
 8006922:	2300      	movs	r3, #0
 8006924:	429a      	cmp	r2, r3
 8006926:	dd08      	ble.n	800693a <Emote+0xaa>
					  					  			effect = AdultNoiseHappy;
 8006928:	4b2b      	ldr	r3, [pc, #172]	@ (80069d8 <Emote+0x148>)
 800692a:	2204      	movs	r2, #4
 800692c:	701a      	strb	r2, [r3, #0]
					  					  			PlayEffect(effect);
 800692e:	4b2a      	ldr	r3, [pc, #168]	@ (80069d8 <Emote+0x148>)
 8006930:	781b      	ldrb	r3, [r3, #0]
 8006932:	0018      	movs	r0, r3
 8006934:	f7ff f8b4 	bl	8005aa0 <PlayEffect>
					  							 PlayEffect(effect);

					  						  }
					  					  	}
					  //Animate as the adult
					  break;
 8006938:	e00c      	b.n	8006954 <Emote+0xc4>
					  							  effect = AdultNoiseSad;
 800693a:	4b27      	ldr	r3, [pc, #156]	@ (80069d8 <Emote+0x148>)
 800693c:	2205      	movs	r2, #5
 800693e:	701a      	strb	r2, [r3, #0]
					  							 PlayEffect(effect);
 8006940:	4b25      	ldr	r3, [pc, #148]	@ (80069d8 <Emote+0x148>)
 8006942:	781b      	ldrb	r3, [r3, #0]
 8006944:	0018      	movs	r0, r3
 8006946:	f7ff f8ab 	bl	8005aa0 <PlayEffect>
					  break;
 800694a:	e003      	b.n	8006954 <Emote+0xc4>
					  break;
 800694c:	46c0      	nop			@ (mov r8, r8)
 800694e:	e002      	b.n	8006956 <Emote+0xc6>
					  break;
 8006950:	46c0      	nop			@ (mov r8, r8)
 8006952:	e000      	b.n	8006956 <Emote+0xc6>
					  break;
 8006954:	46c0      	nop			@ (mov r8, r8)
				  }
	if(game.mood<=sadMood)
 8006956:	4b1f      	ldr	r3, [pc, #124]	@ (80069d4 <Emote+0x144>)
 8006958:	7c5b      	ldrb	r3, [r3, #17]
 800695a:	001a      	movs	r2, r3
 800695c:	2300      	movs	r3, #0
 800695e:	429a      	cmp	r2, r3
 8006960:	dc0d      	bgt.n	800697e <Emote+0xee>
	{
		drawString(0, 140, "Emotional State :(", WHITE, BLACK, 1, 1);
 8006962:	2301      	movs	r3, #1
 8006964:	425b      	negs	r3, r3
 8006966:	4a1d      	ldr	r2, [pc, #116]	@ (80069dc <Emote+0x14c>)
 8006968:	2101      	movs	r1, #1
 800696a:	9102      	str	r1, [sp, #8]
 800696c:	2101      	movs	r1, #1
 800696e:	9101      	str	r1, [sp, #4]
 8006970:	2100      	movs	r1, #0
 8006972:	9100      	str	r1, [sp, #0]
 8006974:	218c      	movs	r1, #140	@ 0x8c
 8006976:	2000      	movs	r0, #0
 8006978:	f7fd fae5 	bl	8003f46 <drawString>
	}
	else if(game.mood>=happyMood)
	{
		drawString(0, 140, "Emotional State :)", WHITE, BLACK, 1, 1);
	}
}
 800697c:	e026      	b.n	80069cc <Emote+0x13c>
	else if(game.mood<=mehMood)
 800697e:	4b15      	ldr	r3, [pc, #84]	@ (80069d4 <Emote+0x144>)
 8006980:	7c5b      	ldrb	r3, [r3, #17]
 8006982:	001a      	movs	r2, r3
 8006984:	2301      	movs	r3, #1
 8006986:	429a      	cmp	r2, r3
 8006988:	dc0d      	bgt.n	80069a6 <Emote+0x116>
		drawString(0, 140, "Emotional State :|", WHITE, BLACK, 1, 1);
 800698a:	2301      	movs	r3, #1
 800698c:	425b      	negs	r3, r3
 800698e:	4a14      	ldr	r2, [pc, #80]	@ (80069e0 <Emote+0x150>)
 8006990:	2101      	movs	r1, #1
 8006992:	9102      	str	r1, [sp, #8]
 8006994:	2101      	movs	r1, #1
 8006996:	9101      	str	r1, [sp, #4]
 8006998:	2100      	movs	r1, #0
 800699a:	9100      	str	r1, [sp, #0]
 800699c:	218c      	movs	r1, #140	@ 0x8c
 800699e:	2000      	movs	r0, #0
 80069a0:	f7fd fad1 	bl	8003f46 <drawString>
}
 80069a4:	e012      	b.n	80069cc <Emote+0x13c>
	else if(game.mood>=happyMood)
 80069a6:	4b0b      	ldr	r3, [pc, #44]	@ (80069d4 <Emote+0x144>)
 80069a8:	7c5b      	ldrb	r3, [r3, #17]
 80069aa:	001a      	movs	r2, r3
 80069ac:	2302      	movs	r3, #2
 80069ae:	429a      	cmp	r2, r3
 80069b0:	db0c      	blt.n	80069cc <Emote+0x13c>
		drawString(0, 140, "Emotional State :)", WHITE, BLACK, 1, 1);
 80069b2:	2301      	movs	r3, #1
 80069b4:	425b      	negs	r3, r3
 80069b6:	4a0b      	ldr	r2, [pc, #44]	@ (80069e4 <Emote+0x154>)
 80069b8:	2101      	movs	r1, #1
 80069ba:	9102      	str	r1, [sp, #8]
 80069bc:	2101      	movs	r1, #1
 80069be:	9101      	str	r1, [sp, #4]
 80069c0:	2100      	movs	r1, #0
 80069c2:	9100      	str	r1, [sp, #0]
 80069c4:	218c      	movs	r1, #140	@ 0x8c
 80069c6:	2000      	movs	r0, #0
 80069c8:	f7fd fabd 	bl	8003f46 <drawString>
}
 80069cc:	46c0      	nop			@ (mov r8, r8)
 80069ce:	46bd      	mov	sp, r7
 80069d0:	bd80      	pop	{r7, pc}
 80069d2:	46c0      	nop			@ (mov r8, r8)
 80069d4:	20000ba8 	.word	0x20000ba8
 80069d8:	20000ba4 	.word	0x20000ba4
 80069dc:	08011420 	.word	0x08011420
 80069e0:	08011434 	.word	0x08011434
 80069e4:	08011448 	.word	0x08011448

080069e8 <GetJustLatLon>:
struct latLon GetJustLatLon()
{
 80069e8:	b590      	push	{r4, r7, lr}
 80069ea:	b089      	sub	sp, #36	@ 0x24
 80069ec:	af00      	add	r7, sp, #0
 80069ee:	6078      	str	r0, [r7, #4]
	int gpsI=0;
 80069f0:	2300      	movs	r3, #0
 80069f2:	61fb      	str	r3, [r7, #28]
	struct latLon pos;
	struct latLon tempPos;
	double checkW;
	double checkH;
	int posCheckI=0;
 80069f4:	2300      	movs	r3, #0
 80069f6:	61bb      	str	r3, [r7, #24]
	//HAL_UART_Recieve();
	while(HAL_UART_Receive(&huart1, &(buffer[gpsI]), 1, 1000)==HAL_OK||1)
 80069f8:	e057      	b.n	8006aaa <GetJustLatLon+0xc2>
			  		  	{
							if(buffer[gpsI]=='$')
							{
								for(ii=0;ii<=127;ii++) buffer[ii]=0;
 80069fa:	4b36      	ldr	r3, [pc, #216]	@ (8006ad4 <GetJustLatLon+0xec>)
 80069fc:	2200      	movs	r2, #0
 80069fe:	801a      	strh	r2, [r3, #0]
 8006a00:	e00d      	b.n	8006a1e <GetJustLatLon+0x36>
 8006a02:	4b34      	ldr	r3, [pc, #208]	@ (8006ad4 <GetJustLatLon+0xec>)
 8006a04:	881b      	ldrh	r3, [r3, #0]
 8006a06:	b29b      	uxth	r3, r3
 8006a08:	001a      	movs	r2, r3
 8006a0a:	4b33      	ldr	r3, [pc, #204]	@ (8006ad8 <GetJustLatLon+0xf0>)
 8006a0c:	2100      	movs	r1, #0
 8006a0e:	5499      	strb	r1, [r3, r2]
 8006a10:	4b30      	ldr	r3, [pc, #192]	@ (8006ad4 <GetJustLatLon+0xec>)
 8006a12:	881b      	ldrh	r3, [r3, #0]
 8006a14:	b29b      	uxth	r3, r3
 8006a16:	3301      	adds	r3, #1
 8006a18:	b29a      	uxth	r2, r3
 8006a1a:	4b2e      	ldr	r3, [pc, #184]	@ (8006ad4 <GetJustLatLon+0xec>)
 8006a1c:	801a      	strh	r2, [r3, #0]
 8006a1e:	4b2d      	ldr	r3, [pc, #180]	@ (8006ad4 <GetJustLatLon+0xec>)
 8006a20:	881b      	ldrh	r3, [r3, #0]
 8006a22:	b29b      	uxth	r3, r3
 8006a24:	2b7f      	cmp	r3, #127	@ 0x7f
 8006a26:	d9ec      	bls.n	8006a02 <GetJustLatLon+0x1a>
								buffer[0]='$';
 8006a28:	4b2b      	ldr	r3, [pc, #172]	@ (8006ad8 <GetJustLatLon+0xf0>)
 8006a2a:	2224      	movs	r2, #36	@ 0x24
 8006a2c:	701a      	strb	r2, [r3, #0]
								gpsI=0;
 8006a2e:	2300      	movs	r3, #0
 8006a30:	61fb      	str	r3, [r7, #28]
							}//HAL_UART_Transmit(&huart2, buffer[i], 1, 1000);
			  			  if(buffer[gpsI]=='\n')
 8006a32:	4a29      	ldr	r2, [pc, #164]	@ (8006ad8 <GetJustLatLon+0xf0>)
 8006a34:	69fb      	ldr	r3, [r7, #28]
 8006a36:	18d3      	adds	r3, r2, r3
 8006a38:	781b      	ldrb	r3, [r3, #0]
 8006a3a:	2b0a      	cmp	r3, #10
 8006a3c:	d132      	bne.n	8006aa4 <GetJustLatLon+0xbc>
			  				    	  else return;
			  				      }

			  				      break;
			  				  }*/
			  				if(minmea_parse_gga(&ggaStruct, &(buffer))){
 8006a3e:	4a26      	ldr	r2, [pc, #152]	@ (8006ad8 <GetJustLatLon+0xf0>)
 8006a40:	4b26      	ldr	r3, [pc, #152]	@ (8006adc <GetJustLatLon+0xf4>)
 8006a42:	0011      	movs	r1, r2
 8006a44:	0018      	movs	r0, r3
 8006a46:	f000 fc2d 	bl	80072a4 <minmea_parse_gga>
 8006a4a:	1e03      	subs	r3, r0, #0
 8006a4c:	d013      	beq.n	8006a76 <GetJustLatLon+0x8e>
			  							  				      pos.lat = minmea_tocoord(&ggaStruct.latitude);
 8006a4e:	4b24      	ldr	r3, [pc, #144]	@ (8006ae0 <GetJustLatLon+0xf8>)
 8006a50:	0018      	movs	r0, r3
 8006a52:	f7fd ff8f 	bl	8004974 <minmea_tocoord>
 8006a56:	1c02      	adds	r2, r0, #0
 8006a58:	2410      	movs	r4, #16
 8006a5a:	193b      	adds	r3, r7, r4
 8006a5c:	601a      	str	r2, [r3, #0]
			  							  				      pos.lon = minmea_tocoord(&ggaStruct.longitude);
 8006a5e:	4b21      	ldr	r3, [pc, #132]	@ (8006ae4 <GetJustLatLon+0xfc>)
 8006a60:	0018      	movs	r0, r3
 8006a62:	f7fd ff87 	bl	8004974 <minmea_tocoord>
 8006a66:	1c02      	adds	r2, r0, #0
 8006a68:	193b      	adds	r3, r7, r4
 8006a6a:	605a      	str	r2, [r3, #4]
			  							  				      return pos;
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	193a      	adds	r2, r7, r4
 8006a70:	ca03      	ldmia	r2!, {r0, r1}
 8006a72:	c303      	stmia	r3!, {r0, r1}
 8006a74:	e029      	b.n	8006aca <GetJustLatLon+0xe2>
			  							  				      break;
			  							  				  }

			  				for(ii=0;ii<=127;ii++) buffer[ii]=0;
 8006a76:	4b17      	ldr	r3, [pc, #92]	@ (8006ad4 <GetJustLatLon+0xec>)
 8006a78:	2200      	movs	r2, #0
 8006a7a:	801a      	strh	r2, [r3, #0]
 8006a7c:	e00d      	b.n	8006a9a <GetJustLatLon+0xb2>
 8006a7e:	4b15      	ldr	r3, [pc, #84]	@ (8006ad4 <GetJustLatLon+0xec>)
 8006a80:	881b      	ldrh	r3, [r3, #0]
 8006a82:	b29b      	uxth	r3, r3
 8006a84:	001a      	movs	r2, r3
 8006a86:	4b14      	ldr	r3, [pc, #80]	@ (8006ad8 <GetJustLatLon+0xf0>)
 8006a88:	2100      	movs	r1, #0
 8006a8a:	5499      	strb	r1, [r3, r2]
 8006a8c:	4b11      	ldr	r3, [pc, #68]	@ (8006ad4 <GetJustLatLon+0xec>)
 8006a8e:	881b      	ldrh	r3, [r3, #0]
 8006a90:	b29b      	uxth	r3, r3
 8006a92:	3301      	adds	r3, #1
 8006a94:	b29a      	uxth	r2, r3
 8006a96:	4b0f      	ldr	r3, [pc, #60]	@ (8006ad4 <GetJustLatLon+0xec>)
 8006a98:	801a      	strh	r2, [r3, #0]
 8006a9a:	4b0e      	ldr	r3, [pc, #56]	@ (8006ad4 <GetJustLatLon+0xec>)
 8006a9c:	881b      	ldrh	r3, [r3, #0]
 8006a9e:	b29b      	uxth	r3, r3
 8006aa0:	2b7f      	cmp	r3, #127	@ 0x7f
 8006aa2:	d9ec      	bls.n	8006a7e <GetJustLatLon+0x96>
			  				  }
			  			  gpsI++;
 8006aa4:	69fb      	ldr	r3, [r7, #28]
 8006aa6:	3301      	adds	r3, #1
 8006aa8:	61fb      	str	r3, [r7, #28]
	while(HAL_UART_Receive(&huart1, &(buffer[gpsI]), 1, 1000)==HAL_OK||1)
 8006aaa:	69fa      	ldr	r2, [r7, #28]
 8006aac:	4b0a      	ldr	r3, [pc, #40]	@ (8006ad8 <GetJustLatLon+0xf0>)
 8006aae:	18d1      	adds	r1, r2, r3
 8006ab0:	23fa      	movs	r3, #250	@ 0xfa
 8006ab2:	009b      	lsls	r3, r3, #2
 8006ab4:	480c      	ldr	r0, [pc, #48]	@ (8006ae8 <GetJustLatLon+0x100>)
 8006ab6:	2201      	movs	r2, #1
 8006ab8:	f006 f84a 	bl	800cb50 <HAL_UART_Receive>
							if(buffer[gpsI]=='$')
 8006abc:	4a06      	ldr	r2, [pc, #24]	@ (8006ad8 <GetJustLatLon+0xf0>)
 8006abe:	69fb      	ldr	r3, [r7, #28]
 8006ac0:	18d3      	adds	r3, r2, r3
 8006ac2:	781b      	ldrb	r3, [r3, #0]
 8006ac4:	2b24      	cmp	r3, #36	@ 0x24
 8006ac6:	d1b4      	bne.n	8006a32 <GetJustLatLon+0x4a>
 8006ac8:	e797      	b.n	80069fa <GetJustLatLon+0x12>
			  							  				      return pos;
 8006aca:	46c0      	nop			@ (mov r8, r8)


			  		  	}


}
 8006acc:	6878      	ldr	r0, [r7, #4]
 8006ace:	46bd      	mov	sp, r7
 8006ad0:	b009      	add	sp, #36	@ 0x24
 8006ad2:	bd90      	pop	{r4, r7, pc}
 8006ad4:	20000cfc 	.word	0x20000cfc
 8006ad8:	20000d50 	.word	0x20000d50
 8006adc:	20000d00 	.word	0x20000d00
 8006ae0:	20000d10 	.word	0x20000d10
 8006ae4:	20000d18 	.word	0x20000d18
 8006ae8:	20001ce4 	.word	0x20001ce4

08006aec <HAL_RTC_AlarmAEventCallback>:
void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc) {
 8006aec:	b590      	push	{r4, r7, lr}
 8006aee:	b08d      	sub	sp, #52	@ 0x34
 8006af0:	af00      	add	r7, sp, #0
 8006af2:	6078      	str	r0, [r7, #4]
  RTC_AlarmTypeDef sAlarm;
  HAL_RTC_GetAlarm(hrtc,&sAlarm,RTC_ALARM_A,FORMAT_BIN);
 8006af4:	2380      	movs	r3, #128	@ 0x80
 8006af6:	005a      	lsls	r2, r3, #1
 8006af8:	2408      	movs	r4, #8
 8006afa:	1939      	adds	r1, r7, r4
 8006afc:	6878      	ldr	r0, [r7, #4]
 8006afe:	2300      	movs	r3, #0
 8006b00:	f004 f990 	bl	800ae24 <HAL_RTC_GetAlarm>
  if(sAlarm.AlarmTime.Seconds>58) {
 8006b04:	0022      	movs	r2, r4
 8006b06:	18bb      	adds	r3, r7, r2
 8006b08:	789b      	ldrb	r3, [r3, #2]
 8006b0a:	2b3a      	cmp	r3, #58	@ 0x3a
 8006b0c:	d903      	bls.n	8006b16 <HAL_RTC_AlarmAEventCallback+0x2a>
    sAlarm.AlarmTime.Seconds=0;
 8006b0e:	18bb      	adds	r3, r7, r2
 8006b10:	2200      	movs	r2, #0
 8006b12:	709a      	strb	r2, [r3, #2]
  }else{
    sAlarm.AlarmTime.Seconds=sAlarm.AlarmTime.Seconds+1;
  }
    //while(HAL_RTC_SetAlarm_IT(hrtc, &sAlarm, FORMAT_BIN)!=HAL_OK){}
  	 // drawString(30, 30, "testTime", BLACK, GREEN, 1, 1);
}
 8006b14:	e006      	b.n	8006b24 <HAL_RTC_AlarmAEventCallback+0x38>
    sAlarm.AlarmTime.Seconds=sAlarm.AlarmTime.Seconds+1;
 8006b16:	2108      	movs	r1, #8
 8006b18:	187b      	adds	r3, r7, r1
 8006b1a:	789b      	ldrb	r3, [r3, #2]
 8006b1c:	3301      	adds	r3, #1
 8006b1e:	b2da      	uxtb	r2, r3
 8006b20:	187b      	adds	r3, r7, r1
 8006b22:	709a      	strb	r2, [r3, #2]
}
 8006b24:	46c0      	nop			@ (mov r8, r8)
 8006b26:	46bd      	mov	sp, r7
 8006b28:	b00d      	add	sp, #52	@ 0x34
 8006b2a:	bd90      	pop	{r4, r7, pc}

08006b2c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8006b2c:	b580      	push	{r7, lr}
 8006b2e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8006b30:	b672      	cpsid	i
}
 8006b32:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8006b34:	46c0      	nop			@ (mov r8, r8)
 8006b36:	e7fd      	b.n	8006b34 <Error_Handler+0x8>

08006b38 <minmea_isfield>:
        return false;

    return true;
}

static inline bool minmea_isfield(char c) {
 8006b38:	b580      	push	{r7, lr}
 8006b3a:	b082      	sub	sp, #8
 8006b3c:	af00      	add	r7, sp, #0
 8006b3e:	0002      	movs	r2, r0
 8006b40:	1dfb      	adds	r3, r7, #7
 8006b42:	701a      	strb	r2, [r3, #0]
    return isprint((unsigned char) c) && c != ',' && c != '*';
 8006b44:	1dfb      	adds	r3, r7, #7
 8006b46:	781b      	ldrb	r3, [r3, #0]
 8006b48:	1c5a      	adds	r2, r3, #1
 8006b4a:	4b0d      	ldr	r3, [pc, #52]	@ (8006b80 <minmea_isfield+0x48>)
 8006b4c:	18d3      	adds	r3, r2, r3
 8006b4e:	781b      	ldrb	r3, [r3, #0]
 8006b50:	001a      	movs	r2, r3
 8006b52:	2397      	movs	r3, #151	@ 0x97
 8006b54:	4013      	ands	r3, r2
 8006b56:	d009      	beq.n	8006b6c <minmea_isfield+0x34>
 8006b58:	1dfb      	adds	r3, r7, #7
 8006b5a:	781b      	ldrb	r3, [r3, #0]
 8006b5c:	2b2c      	cmp	r3, #44	@ 0x2c
 8006b5e:	d005      	beq.n	8006b6c <minmea_isfield+0x34>
 8006b60:	1dfb      	adds	r3, r7, #7
 8006b62:	781b      	ldrb	r3, [r3, #0]
 8006b64:	2b2a      	cmp	r3, #42	@ 0x2a
 8006b66:	d001      	beq.n	8006b6c <minmea_isfield+0x34>
 8006b68:	2301      	movs	r3, #1
 8006b6a:	e000      	b.n	8006b6e <minmea_isfield+0x36>
 8006b6c:	2300      	movs	r3, #0
 8006b6e:	1c1a      	adds	r2, r3, #0
 8006b70:	2301      	movs	r3, #1
 8006b72:	4013      	ands	r3, r2
 8006b74:	b2db      	uxtb	r3, r3
}
 8006b76:	0018      	movs	r0, r3
 8006b78:	46bd      	mov	sp, r7
 8006b7a:	b002      	add	sp, #8
 8006b7c:	bd80      	pop	{r7, pc}
 8006b7e:	46c0      	nop			@ (mov r8, r8)
 8006b80:	08011f58 	.word	0x08011f58

08006b84 <minmea_scan>:

bool minmea_scan(const char *sentence, const char *format, ...)
{
 8006b84:	b40e      	push	{r1, r2, r3}
 8006b86:	b5b0      	push	{r4, r5, r7, lr}
 8006b88:	b0a7      	sub	sp, #156	@ 0x9c
 8006b8a:	af00      	add	r7, sp, #0
 8006b8c:	6078      	str	r0, [r7, #4]
    bool result = false;
 8006b8e:	2397      	movs	r3, #151	@ 0x97
 8006b90:	18fb      	adds	r3, r7, r3
 8006b92:	2200      	movs	r2, #0
 8006b94:	701a      	strb	r2, [r3, #0]
    bool optional = false;
 8006b96:	2396      	movs	r3, #150	@ 0x96
 8006b98:	18fb      	adds	r3, r7, r3
 8006b9a:	2200      	movs	r2, #0
 8006b9c:	701a      	strb	r2, [r3, #0]
    va_list ap;
    va_start(ap, format);
 8006b9e:	23a8      	movs	r3, #168	@ 0xa8
 8006ba0:	2208      	movs	r2, #8
 8006ba2:	189b      	adds	r3, r3, r2
 8006ba4:	19db      	adds	r3, r3, r7
 8006ba6:	62fb      	str	r3, [r7, #44]	@ 0x2c

    const char *field = sentence;
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	2290      	movs	r2, #144	@ 0x90
 8006bac:	18ba      	adds	r2, r7, r2
 8006bae:	6013      	str	r3, [r2, #0]
        } else { \
            field = NULL; \
        } \
    } while (0)

    while (*format) {
 8006bb0:	e345      	b.n	800723e <minmea_scan+0x6ba>
        char type = *format++;
 8006bb2:	21a4      	movs	r1, #164	@ 0xa4
 8006bb4:	2008      	movs	r0, #8
 8006bb6:	180b      	adds	r3, r1, r0
 8006bb8:	19db      	adds	r3, r3, r7
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	1c5a      	adds	r2, r3, #1
 8006bbe:	1809      	adds	r1, r1, r0
 8006bc0:	19c9      	adds	r1, r1, r7
 8006bc2:	600a      	str	r2, [r1, #0]
 8006bc4:	2143      	movs	r1, #67	@ 0x43
 8006bc6:	187a      	adds	r2, r7, r1
 8006bc8:	781b      	ldrb	r3, [r3, #0]
 8006bca:	7013      	strb	r3, [r2, #0]

        if (type == ';') {
 8006bcc:	187b      	adds	r3, r7, r1
 8006bce:	781b      	ldrb	r3, [r3, #0]
 8006bd0:	2b3b      	cmp	r3, #59	@ 0x3b
 8006bd2:	d104      	bne.n	8006bde <minmea_scan+0x5a>
            // All further fields are optional.
            optional = true;
 8006bd4:	2396      	movs	r3, #150	@ 0x96
 8006bd6:	18fb      	adds	r3, r7, r3
 8006bd8:	2201      	movs	r2, #1
 8006bda:	701a      	strb	r2, [r3, #0]
            continue;
 8006bdc:	e32f      	b.n	800723e <minmea_scan+0x6ba>
        }

        if (!field && !optional) {
 8006bde:	2390      	movs	r3, #144	@ 0x90
 8006be0:	18fb      	adds	r3, r7, r3
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d108      	bne.n	8006bfa <minmea_scan+0x76>
 8006be8:	2396      	movs	r3, #150	@ 0x96
 8006bea:	18fb      	adds	r3, r7, r3
 8006bec:	781b      	ldrb	r3, [r3, #0]
 8006bee:	2201      	movs	r2, #1
 8006bf0:	4053      	eors	r3, r2
 8006bf2:	b2db      	uxtb	r3, r3
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d000      	beq.n	8006bfa <minmea_scan+0x76>
 8006bf8:	e32f      	b.n	800725a <minmea_scan+0x6d6>
            // Field requested but we ran out if input. Bail out.
            goto parse_error;
        }

        switch (type) {
 8006bfa:	2343      	movs	r3, #67	@ 0x43
 8006bfc:	18fb      	adds	r3, r7, r3
 8006bfe:	781b      	ldrb	r3, [r3, #0]
 8006c00:	3b44      	subs	r3, #68	@ 0x44
 8006c02:	2b30      	cmp	r3, #48	@ 0x30
 8006c04:	d900      	bls.n	8006c08 <minmea_scan+0x84>
 8006c06:	e32a      	b.n	800725e <minmea_scan+0x6da>
 8006c08:	009a      	lsls	r2, r3, #2
 8006c0a:	4bbd      	ldr	r3, [pc, #756]	@ (8006f00 <minmea_scan+0x37c>)
 8006c0c:	18d3      	adds	r3, r2, r3
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	469f      	mov	pc, r3
            case 'c': { // Single character field (char).
                char value = '\0';
 8006c12:	258f      	movs	r5, #143	@ 0x8f
 8006c14:	197b      	adds	r3, r7, r5
 8006c16:	2200      	movs	r2, #0
 8006c18:	701a      	strb	r2, [r3, #0]

                if (field && minmea_isfield(*field))
 8006c1a:	2490      	movs	r4, #144	@ 0x90
 8006c1c:	193b      	adds	r3, r7, r4
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d00c      	beq.n	8006c3e <minmea_scan+0xba>
 8006c24:	193b      	adds	r3, r7, r4
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	781b      	ldrb	r3, [r3, #0]
 8006c2a:	0018      	movs	r0, r3
 8006c2c:	f7ff ff84 	bl	8006b38 <minmea_isfield>
 8006c30:	1e03      	subs	r3, r0, #0
 8006c32:	d004      	beq.n	8006c3e <minmea_scan+0xba>
                    value = *field;
 8006c34:	197b      	adds	r3, r7, r5
 8006c36:	193a      	adds	r2, r7, r4
 8006c38:	6812      	ldr	r2, [r2, #0]
 8006c3a:	7812      	ldrb	r2, [r2, #0]
 8006c3c:	701a      	strb	r2, [r3, #0]

                *va_arg(ap, char *) = value;
 8006c3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c40:	1d1a      	adds	r2, r3, #4
 8006c42:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	228f      	movs	r2, #143	@ 0x8f
 8006c48:	18ba      	adds	r2, r7, r2
 8006c4a:	7812      	ldrb	r2, [r2, #0]
 8006c4c:	701a      	strb	r2, [r3, #0]
            } break;
 8006c4e:	e2db      	b.n	8007208 <minmea_scan+0x684>

            case 'd': { // Single character direction field (int).
                int value = 0;
 8006c50:	2300      	movs	r3, #0
 8006c52:	2288      	movs	r2, #136	@ 0x88
 8006c54:	18ba      	adds	r2, r7, r2
 8006c56:	6013      	str	r3, [r2, #0]

                if (field && minmea_isfield(*field)) {
 8006c58:	2490      	movs	r4, #144	@ 0x90
 8006c5a:	193b      	adds	r3, r7, r4
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d022      	beq.n	8006ca8 <minmea_scan+0x124>
 8006c62:	193b      	adds	r3, r7, r4
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	781b      	ldrb	r3, [r3, #0]
 8006c68:	0018      	movs	r0, r3
 8006c6a:	f7ff ff65 	bl	8006b38 <minmea_isfield>
 8006c6e:	1e03      	subs	r3, r0, #0
 8006c70:	d01a      	beq.n	8006ca8 <minmea_scan+0x124>
                    switch (*field) {
 8006c72:	193b      	adds	r3, r7, r4
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	781b      	ldrb	r3, [r3, #0]
 8006c78:	2b57      	cmp	r3, #87	@ 0x57
 8006c7a:	d00f      	beq.n	8006c9c <minmea_scan+0x118>
 8006c7c:	dd00      	ble.n	8006c80 <minmea_scan+0xfc>
 8006c7e:	e2f0      	b.n	8007262 <minmea_scan+0x6de>
 8006c80:	2b53      	cmp	r3, #83	@ 0x53
 8006c82:	d00b      	beq.n	8006c9c <minmea_scan+0x118>
 8006c84:	dd00      	ble.n	8006c88 <minmea_scan+0x104>
 8006c86:	e2ec      	b.n	8007262 <minmea_scan+0x6de>
 8006c88:	2b45      	cmp	r3, #69	@ 0x45
 8006c8a:	d002      	beq.n	8006c92 <minmea_scan+0x10e>
 8006c8c:	2b4e      	cmp	r3, #78	@ 0x4e
 8006c8e:	d000      	beq.n	8006c92 <minmea_scan+0x10e>
 8006c90:	e2e7      	b.n	8007262 <minmea_scan+0x6de>
                        case 'N':
                        case 'E':
                            value = 1;
 8006c92:	2301      	movs	r3, #1
 8006c94:	2288      	movs	r2, #136	@ 0x88
 8006c96:	18ba      	adds	r2, r7, r2
 8006c98:	6013      	str	r3, [r2, #0]
                            break;
 8006c9a:	e005      	b.n	8006ca8 <minmea_scan+0x124>
                        case 'S':
                        case 'W':
                            value = -1;
 8006c9c:	2301      	movs	r3, #1
 8006c9e:	425b      	negs	r3, r3
 8006ca0:	2288      	movs	r2, #136	@ 0x88
 8006ca2:	18ba      	adds	r2, r7, r2
 8006ca4:	6013      	str	r3, [r2, #0]
                            break;
 8006ca6:	46c0      	nop			@ (mov r8, r8)
                        default:
                            goto parse_error;
                    }
                }

                *va_arg(ap, int *) = value;
 8006ca8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006caa:	1d1a      	adds	r2, r3, #4
 8006cac:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	2288      	movs	r2, #136	@ 0x88
 8006cb2:	18ba      	adds	r2, r7, r2
 8006cb4:	6812      	ldr	r2, [r2, #0]
 8006cb6:	601a      	str	r2, [r3, #0]
            } break;
 8006cb8:	e2a6      	b.n	8007208 <minmea_scan+0x684>

            case 'f': { // Fractional value with scale (struct minmea_float).
                int sign = 0;
 8006cba:	2300      	movs	r3, #0
 8006cbc:	2284      	movs	r2, #132	@ 0x84
 8006cbe:	18ba      	adds	r2, r7, r2
 8006cc0:	6013      	str	r3, [r2, #0]
                int_least32_t value = -1;
 8006cc2:	2301      	movs	r3, #1
 8006cc4:	425b      	negs	r3, r3
 8006cc6:	2280      	movs	r2, #128	@ 0x80
 8006cc8:	18ba      	adds	r2, r7, r2
 8006cca:	6013      	str	r3, [r2, #0]
                int_least32_t scale = 0;
 8006ccc:	2300      	movs	r3, #0
 8006cce:	67fb      	str	r3, [r7, #124]	@ 0x7c

                if (field) {
 8006cd0:	2390      	movs	r3, #144	@ 0x90
 8006cd2:	18fb      	adds	r3, r7, r3
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d100      	bne.n	8006cdc <minmea_scan+0x158>
 8006cda:	e088      	b.n	8006dee <minmea_scan+0x26a>
                    while (minmea_isfield(*field)) {
 8006cdc:	e07d      	b.n	8006dda <minmea_scan+0x256>
                        if (*field == '+' && !sign && value == -1) {
 8006cde:	2390      	movs	r3, #144	@ 0x90
 8006ce0:	18fb      	adds	r3, r7, r3
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	781b      	ldrb	r3, [r3, #0]
 8006ce6:	2b2b      	cmp	r3, #43	@ 0x2b
 8006ce8:	d10d      	bne.n	8006d06 <minmea_scan+0x182>
 8006cea:	2284      	movs	r2, #132	@ 0x84
 8006cec:	18bb      	adds	r3, r7, r2
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d108      	bne.n	8006d06 <minmea_scan+0x182>
 8006cf4:	2380      	movs	r3, #128	@ 0x80
 8006cf6:	18fb      	adds	r3, r7, r3
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	3301      	adds	r3, #1
 8006cfc:	d103      	bne.n	8006d06 <minmea_scan+0x182>
                            sign = 1;
 8006cfe:	2301      	movs	r3, #1
 8006d00:	18ba      	adds	r2, r7, r2
 8006d02:	6013      	str	r3, [r2, #0]
 8006d04:	e063      	b.n	8006dce <minmea_scan+0x24a>
                        } else if (*field == '-' && !sign && value == -1) {
 8006d06:	2390      	movs	r3, #144	@ 0x90
 8006d08:	18fb      	adds	r3, r7, r3
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	781b      	ldrb	r3, [r3, #0]
 8006d0e:	2b2d      	cmp	r3, #45	@ 0x2d
 8006d10:	d10e      	bne.n	8006d30 <minmea_scan+0x1ac>
 8006d12:	2284      	movs	r2, #132	@ 0x84
 8006d14:	18bb      	adds	r3, r7, r2
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d109      	bne.n	8006d30 <minmea_scan+0x1ac>
 8006d1c:	2380      	movs	r3, #128	@ 0x80
 8006d1e:	18fb      	adds	r3, r7, r3
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	3301      	adds	r3, #1
 8006d24:	d104      	bne.n	8006d30 <minmea_scan+0x1ac>
                            sign = -1;
 8006d26:	2301      	movs	r3, #1
 8006d28:	425b      	negs	r3, r3
 8006d2a:	18ba      	adds	r2, r7, r2
 8006d2c:	6013      	str	r3, [r2, #0]
 8006d2e:	e04e      	b.n	8006dce <minmea_scan+0x24a>
                        } else if (isdigit((unsigned char) *field)) {
 8006d30:	2190      	movs	r1, #144	@ 0x90
 8006d32:	187b      	adds	r3, r7, r1
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	781b      	ldrb	r3, [r3, #0]
 8006d38:	1c5a      	adds	r2, r3, #1
 8006d3a:	4b72      	ldr	r3, [pc, #456]	@ (8006f04 <minmea_scan+0x380>)
 8006d3c:	18d3      	adds	r3, r2, r3
 8006d3e:	781b      	ldrb	r3, [r3, #0]
 8006d40:	001a      	movs	r2, r3
 8006d42:	2304      	movs	r3, #4
 8006d44:	4013      	ands	r3, r2
 8006d46:	d035      	beq.n	8006db4 <minmea_scan+0x230>
                            int digit = *field - '0';
 8006d48:	187b      	adds	r3, r7, r1
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	781b      	ldrb	r3, [r3, #0]
 8006d4e:	3b30      	subs	r3, #48	@ 0x30
 8006d50:	63bb      	str	r3, [r7, #56]	@ 0x38
                            if (value == -1)
 8006d52:	2280      	movs	r2, #128	@ 0x80
 8006d54:	18bb      	adds	r3, r7, r2
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	3301      	adds	r3, #1
 8006d5a:	d102      	bne.n	8006d62 <minmea_scan+0x1de>
                                value = 0;
 8006d5c:	2300      	movs	r3, #0
 8006d5e:	18ba      	adds	r2, r7, r2
 8006d60:	6013      	str	r3, [r2, #0]
                            if (value > (INT_LEAST32_MAX-digit) / 10) {
 8006d62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d64:	4a68      	ldr	r2, [pc, #416]	@ (8006f08 <minmea_scan+0x384>)
 8006d66:	1ad3      	subs	r3, r2, r3
 8006d68:	210a      	movs	r1, #10
 8006d6a:	0018      	movs	r0, r3
 8006d6c:	f7f9 fa7a 	bl	8000264 <__divsi3>
 8006d70:	0003      	movs	r3, r0
 8006d72:	001a      	movs	r2, r3
 8006d74:	2380      	movs	r3, #128	@ 0x80
 8006d76:	18fb      	adds	r3, r7, r3
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	4293      	cmp	r3, r2
 8006d7c:	dd04      	ble.n	8006d88 <minmea_scan+0x204>
                                /* we ran out of bits, what do we do? */
                                if (scale) {
 8006d7e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d100      	bne.n	8006d86 <minmea_scan+0x202>
 8006d84:	e26f      	b.n	8007266 <minmea_scan+0x6e2>
                                    /* truncate extra precision */
                                    break;
 8006d86:	e032      	b.n	8006dee <minmea_scan+0x26a>
                                } else {
                                    /* integer overflow. bail out. */
                                    goto parse_error;
                                }
                            }
                            value = (10 * value) + digit;
 8006d88:	2180      	movs	r1, #128	@ 0x80
 8006d8a:	187b      	adds	r3, r7, r1
 8006d8c:	681a      	ldr	r2, [r3, #0]
 8006d8e:	0013      	movs	r3, r2
 8006d90:	009b      	lsls	r3, r3, #2
 8006d92:	189b      	adds	r3, r3, r2
 8006d94:	005b      	lsls	r3, r3, #1
 8006d96:	001a      	movs	r2, r3
 8006d98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d9a:	189b      	adds	r3, r3, r2
 8006d9c:	187a      	adds	r2, r7, r1
 8006d9e:	6013      	str	r3, [r2, #0]
                            if (scale)
 8006da0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d013      	beq.n	8006dce <minmea_scan+0x24a>
                                scale *= 10;
 8006da6:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8006da8:	0013      	movs	r3, r2
 8006daa:	009b      	lsls	r3, r3, #2
 8006dac:	189b      	adds	r3, r3, r2
 8006dae:	005b      	lsls	r3, r3, #1
 8006db0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006db2:	e00c      	b.n	8006dce <minmea_scan+0x24a>
                        } else if (*field == '.' && scale == 0) {
 8006db4:	2390      	movs	r3, #144	@ 0x90
 8006db6:	18fb      	adds	r3, r7, r3
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	781b      	ldrb	r3, [r3, #0]
 8006dbc:	2b2e      	cmp	r3, #46	@ 0x2e
 8006dbe:	d000      	beq.n	8006dc2 <minmea_scan+0x23e>
 8006dc0:	e253      	b.n	800726a <minmea_scan+0x6e6>
 8006dc2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d000      	beq.n	8006dca <minmea_scan+0x246>
 8006dc8:	e24f      	b.n	800726a <minmea_scan+0x6e6>
                            scale = 1;
 8006dca:	2301      	movs	r3, #1
 8006dcc:	67fb      	str	r3, [r7, #124]	@ 0x7c
                        } else {
                            goto parse_error;
                        }
                        field++;
 8006dce:	2290      	movs	r2, #144	@ 0x90
 8006dd0:	18bb      	adds	r3, r7, r2
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	3301      	adds	r3, #1
 8006dd6:	18ba      	adds	r2, r7, r2
 8006dd8:	6013      	str	r3, [r2, #0]
                    while (minmea_isfield(*field)) {
 8006dda:	2390      	movs	r3, #144	@ 0x90
 8006ddc:	18fb      	adds	r3, r7, r3
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	781b      	ldrb	r3, [r3, #0]
 8006de2:	0018      	movs	r0, r3
 8006de4:	f7ff fea8 	bl	8006b38 <minmea_isfield>
 8006de8:	1e03      	subs	r3, r0, #0
 8006dea:	d000      	beq.n	8006dee <minmea_scan+0x26a>
 8006dec:	e777      	b.n	8006cde <minmea_scan+0x15a>
                    }
                }

                if ((sign || scale) && value == -1)
 8006dee:	2384      	movs	r3, #132	@ 0x84
 8006df0:	18fb      	adds	r3, r7, r3
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d102      	bne.n	8006dfe <minmea_scan+0x27a>
 8006df8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d005      	beq.n	8006e0a <minmea_scan+0x286>
 8006dfe:	2380      	movs	r3, #128	@ 0x80
 8006e00:	18fb      	adds	r3, r7, r3
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	3301      	adds	r3, #1
 8006e06:	d100      	bne.n	8006e0a <minmea_scan+0x286>
 8006e08:	e231      	b.n	800726e <minmea_scan+0x6ea>
                    goto parse_error;

                if (value == -1) {
 8006e0a:	2280      	movs	r2, #128	@ 0x80
 8006e0c:	18bb      	adds	r3, r7, r2
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	3301      	adds	r3, #1
 8006e12:	d105      	bne.n	8006e20 <minmea_scan+0x29c>
                    /* No digits were scanned. */
                    value = 0;
 8006e14:	2300      	movs	r3, #0
 8006e16:	18ba      	adds	r2, r7, r2
 8006e18:	6013      	str	r3, [r2, #0]
                    scale = 0;
 8006e1a:	2300      	movs	r3, #0
 8006e1c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006e1e:	e004      	b.n	8006e2a <minmea_scan+0x2a6>
                } else if (scale == 0) {
 8006e20:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d101      	bne.n	8006e2a <minmea_scan+0x2a6>
                    /* No decimal point. */
                    scale = 1;
 8006e26:	2301      	movs	r3, #1
 8006e28:	67fb      	str	r3, [r7, #124]	@ 0x7c
                }
                if (sign)
 8006e2a:	2284      	movs	r2, #132	@ 0x84
 8006e2c:	18bb      	adds	r3, r7, r2
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d007      	beq.n	8006e44 <minmea_scan+0x2c0>
                    value *= sign;
 8006e34:	2180      	movs	r1, #128	@ 0x80
 8006e36:	187b      	adds	r3, r7, r1
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	18ba      	adds	r2, r7, r2
 8006e3c:	6812      	ldr	r2, [r2, #0]
 8006e3e:	4353      	muls	r3, r2
 8006e40:	187a      	adds	r2, r7, r1
 8006e42:	6013      	str	r3, [r2, #0]

                *va_arg(ap, struct minmea_float *) = (struct minmea_float) {value, scale};
 8006e44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e46:	1d1a      	adds	r2, r3, #4
 8006e48:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	2280      	movs	r2, #128	@ 0x80
 8006e4e:	18ba      	adds	r2, r7, r2
 8006e50:	6812      	ldr	r2, [r2, #0]
 8006e52:	601a      	str	r2, [r3, #0]
 8006e54:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8006e56:	605a      	str	r2, [r3, #4]
            } break;
 8006e58:	e1d6      	b.n	8007208 <minmea_scan+0x684>

            case 'i': { // Integer value, default 0 (int).
                int value = 0;
 8006e5a:	2300      	movs	r3, #0
 8006e5c:	67bb      	str	r3, [r7, #120]	@ 0x78

                if (field) {
 8006e5e:	2290      	movs	r2, #144	@ 0x90
 8006e60:	18bb      	adds	r3, r7, r2
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d011      	beq.n	8006e8c <minmea_scan+0x308>
                    char *endptr;
                    value = strtol(field, &endptr, 10);
 8006e68:	2320      	movs	r3, #32
 8006e6a:	18f9      	adds	r1, r7, r3
 8006e6c:	18bb      	adds	r3, r7, r2
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	220a      	movs	r2, #10
 8006e72:	0018      	movs	r0, r3
 8006e74:	f007 fca4 	bl	800e7c0 <strtol>
 8006e78:	0003      	movs	r3, r0
 8006e7a:	67bb      	str	r3, [r7, #120]	@ 0x78
                    if (minmea_isfield(*endptr))
 8006e7c:	6a3b      	ldr	r3, [r7, #32]
 8006e7e:	781b      	ldrb	r3, [r3, #0]
 8006e80:	0018      	movs	r0, r3
 8006e82:	f7ff fe59 	bl	8006b38 <minmea_isfield>
 8006e86:	1e03      	subs	r3, r0, #0
 8006e88:	d000      	beq.n	8006e8c <minmea_scan+0x308>
 8006e8a:	e1f2      	b.n	8007272 <minmea_scan+0x6ee>
                        goto parse_error;
                }

                *va_arg(ap, int *) = value;
 8006e8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e8e:	1d1a      	adds	r2, r3, #4
 8006e90:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8006e96:	601a      	str	r2, [r3, #0]
            } break;
 8006e98:	e1b6      	b.n	8007208 <minmea_scan+0x684>

            case 's': { // String value (char *).
                char *buf = va_arg(ap, char *);
 8006e9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e9c:	1d1a      	adds	r2, r3, #4
 8006e9e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	677b      	str	r3, [r7, #116]	@ 0x74

                if (field) {
 8006ea4:	2390      	movs	r3, #144	@ 0x90
 8006ea6:	18fb      	adds	r3, r7, r3
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d014      	beq.n	8006ed8 <minmea_scan+0x354>
                    while (minmea_isfield(*field))
 8006eae:	e00a      	b.n	8006ec6 <minmea_scan+0x342>
                        *buf++ = *field++;
 8006eb0:	2190      	movs	r1, #144	@ 0x90
 8006eb2:	187b      	adds	r3, r7, r1
 8006eb4:	681a      	ldr	r2, [r3, #0]
 8006eb6:	1c53      	adds	r3, r2, #1
 8006eb8:	1879      	adds	r1, r7, r1
 8006eba:	600b      	str	r3, [r1, #0]
 8006ebc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006ebe:	1c59      	adds	r1, r3, #1
 8006ec0:	6779      	str	r1, [r7, #116]	@ 0x74
 8006ec2:	7812      	ldrb	r2, [r2, #0]
 8006ec4:	701a      	strb	r2, [r3, #0]
                    while (minmea_isfield(*field))
 8006ec6:	2390      	movs	r3, #144	@ 0x90
 8006ec8:	18fb      	adds	r3, r7, r3
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	781b      	ldrb	r3, [r3, #0]
 8006ece:	0018      	movs	r0, r3
 8006ed0:	f7ff fe32 	bl	8006b38 <minmea_isfield>
 8006ed4:	1e03      	subs	r3, r0, #0
 8006ed6:	d1eb      	bne.n	8006eb0 <minmea_scan+0x32c>
                }

                *buf = '\0';
 8006ed8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006eda:	2200      	movs	r2, #0
 8006edc:	701a      	strb	r2, [r3, #0]
            } break;
 8006ede:	e193      	b.n	8007208 <minmea_scan+0x684>

            case 't': { // NMEA talker+sentence identifier (char *).
                // This field is always mandatory.
                if (!field)
 8006ee0:	2290      	movs	r2, #144	@ 0x90
 8006ee2:	18bb      	adds	r3, r7, r2
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d100      	bne.n	8006eec <minmea_scan+0x368>
 8006eea:	e1c4      	b.n	8007276 <minmea_scan+0x6f2>
                    goto parse_error;

                if (field[0] != '$')
 8006eec:	18bb      	adds	r3, r7, r2
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	781b      	ldrb	r3, [r3, #0]
 8006ef2:	2b24      	cmp	r3, #36	@ 0x24
 8006ef4:	d000      	beq.n	8006ef8 <minmea_scan+0x374>
 8006ef6:	e1c0      	b.n	800727a <minmea_scan+0x6f6>
                    goto parse_error;
                for (int i=0; i<5; i++)
 8006ef8:	2300      	movs	r3, #0
 8006efa:	673b      	str	r3, [r7, #112]	@ 0x70
 8006efc:	e01c      	b.n	8006f38 <minmea_scan+0x3b4>
 8006efe:	46c0      	nop			@ (mov r8, r8)
 8006f00:	08011b40 	.word	0x08011b40
 8006f04:	08011f58 	.word	0x08011f58
 8006f08:	7fffffff 	.word	0x7fffffff
                    if (!minmea_isfield(field[1+i]))
 8006f0c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006f0e:	3301      	adds	r3, #1
 8006f10:	001a      	movs	r2, r3
 8006f12:	2390      	movs	r3, #144	@ 0x90
 8006f14:	18fb      	adds	r3, r7, r3
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	189b      	adds	r3, r3, r2
 8006f1a:	781b      	ldrb	r3, [r3, #0]
 8006f1c:	0018      	movs	r0, r3
 8006f1e:	f7ff fe0b 	bl	8006b38 <minmea_isfield>
 8006f22:	0003      	movs	r3, r0
 8006f24:	001a      	movs	r2, r3
 8006f26:	2301      	movs	r3, #1
 8006f28:	4053      	eors	r3, r2
 8006f2a:	b2db      	uxtb	r3, r3
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d000      	beq.n	8006f32 <minmea_scan+0x3ae>
 8006f30:	e1a5      	b.n	800727e <minmea_scan+0x6fa>
                for (int i=0; i<5; i++)
 8006f32:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006f34:	3301      	adds	r3, #1
 8006f36:	673b      	str	r3, [r7, #112]	@ 0x70
 8006f38:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006f3a:	2b04      	cmp	r3, #4
 8006f3c:	dde6      	ble.n	8006f0c <minmea_scan+0x388>
                        goto parse_error;

                char *buf = va_arg(ap, char *);
 8006f3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f40:	1d1a      	adds	r2, r3, #4
 8006f42:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	63fb      	str	r3, [r7, #60]	@ 0x3c
                memcpy(buf, field+1, 5);
 8006f48:	2390      	movs	r3, #144	@ 0x90
 8006f4a:	18fb      	adds	r3, r7, r3
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	1c59      	adds	r1, r3, #1
 8006f50:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006f52:	2205      	movs	r2, #5
 8006f54:	0018      	movs	r0, r3
 8006f56:	f007 feb6 	bl	800ecc6 <memcpy>
                buf[5] = '\0';
 8006f5a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006f5c:	3305      	adds	r3, #5
 8006f5e:	2200      	movs	r2, #0
 8006f60:	701a      	strb	r2, [r3, #0]
            } break;
 8006f62:	e151      	b.n	8007208 <minmea_scan+0x684>

            case 'D': { // Date (int, int, int), -1 if empty.
                struct minmea_date *date = va_arg(ap, struct minmea_date *);
 8006f64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f66:	1d1a      	adds	r2, r3, #4
 8006f68:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	633b      	str	r3, [r7, #48]	@ 0x30

                int d = -1, m = -1, y = -1;
 8006f6e:	2301      	movs	r3, #1
 8006f70:	425b      	negs	r3, r3
 8006f72:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006f74:	2301      	movs	r3, #1
 8006f76:	425b      	negs	r3, r3
 8006f78:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006f7a:	2301      	movs	r3, #1
 8006f7c:	425b      	negs	r3, r3
 8006f7e:	667b      	str	r3, [r7, #100]	@ 0x64

                if (field && minmea_isfield(*field)) {
 8006f80:	2290      	movs	r2, #144	@ 0x90
 8006f82:	18bb      	adds	r3, r7, r2
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d067      	beq.n	800705a <minmea_scan+0x4d6>
 8006f8a:	18bb      	adds	r3, r7, r2
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	781b      	ldrb	r3, [r3, #0]
 8006f90:	0018      	movs	r0, r3
 8006f92:	f7ff fdd1 	bl	8006b38 <minmea_isfield>
 8006f96:	1e03      	subs	r3, r0, #0
 8006f98:	d05f      	beq.n	800705a <minmea_scan+0x4d6>
                    // Always six digits.
                    for (int i=0; i<6; i++)
 8006f9a:	2300      	movs	r3, #0
 8006f9c:	663b      	str	r3, [r7, #96]	@ 0x60
 8006f9e:	e011      	b.n	8006fc4 <minmea_scan+0x440>
                        if (!isdigit((unsigned char) field[i]))
 8006fa0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006fa2:	2290      	movs	r2, #144	@ 0x90
 8006fa4:	18ba      	adds	r2, r7, r2
 8006fa6:	6812      	ldr	r2, [r2, #0]
 8006fa8:	18d3      	adds	r3, r2, r3
 8006faa:	781b      	ldrb	r3, [r3, #0]
 8006fac:	1c5a      	adds	r2, r3, #1
 8006fae:	4bbb      	ldr	r3, [pc, #748]	@ (800729c <minmea_scan+0x718>)
 8006fb0:	18d3      	adds	r3, r2, r3
 8006fb2:	781b      	ldrb	r3, [r3, #0]
 8006fb4:	001a      	movs	r2, r3
 8006fb6:	2304      	movs	r3, #4
 8006fb8:	4013      	ands	r3, r2
 8006fba:	d100      	bne.n	8006fbe <minmea_scan+0x43a>
 8006fbc:	e161      	b.n	8007282 <minmea_scan+0x6fe>
                    for (int i=0; i<6; i++)
 8006fbe:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006fc0:	3301      	adds	r3, #1
 8006fc2:	663b      	str	r3, [r7, #96]	@ 0x60
 8006fc4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006fc6:	2b05      	cmp	r3, #5
 8006fc8:	ddea      	ble.n	8006fa0 <minmea_scan+0x41c>
                            goto parse_error;

                    d = strtol((char[]) {field[0], field[1], '\0'}, NULL, 10);
 8006fca:	2490      	movs	r4, #144	@ 0x90
 8006fcc:	193b      	adds	r3, r7, r4
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	781a      	ldrb	r2, [r3, #0]
 8006fd2:	211c      	movs	r1, #28
 8006fd4:	187b      	adds	r3, r7, r1
 8006fd6:	701a      	strb	r2, [r3, #0]
 8006fd8:	193b      	adds	r3, r7, r4
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	3301      	adds	r3, #1
 8006fde:	781a      	ldrb	r2, [r3, #0]
 8006fe0:	187b      	adds	r3, r7, r1
 8006fe2:	705a      	strb	r2, [r3, #1]
 8006fe4:	187b      	adds	r3, r7, r1
 8006fe6:	2200      	movs	r2, #0
 8006fe8:	709a      	strb	r2, [r3, #2]
 8006fea:	187b      	adds	r3, r7, r1
 8006fec:	220a      	movs	r2, #10
 8006fee:	2100      	movs	r1, #0
 8006ff0:	0018      	movs	r0, r3
 8006ff2:	f007 fbe5 	bl	800e7c0 <strtol>
 8006ff6:	0003      	movs	r3, r0
 8006ff8:	66fb      	str	r3, [r7, #108]	@ 0x6c
                    m = strtol((char[]) {field[2], field[3], '\0'}, NULL, 10);
 8006ffa:	193b      	adds	r3, r7, r4
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	3302      	adds	r3, #2
 8007000:	781a      	ldrb	r2, [r3, #0]
 8007002:	2118      	movs	r1, #24
 8007004:	187b      	adds	r3, r7, r1
 8007006:	701a      	strb	r2, [r3, #0]
 8007008:	193b      	adds	r3, r7, r4
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	3303      	adds	r3, #3
 800700e:	781a      	ldrb	r2, [r3, #0]
 8007010:	187b      	adds	r3, r7, r1
 8007012:	705a      	strb	r2, [r3, #1]
 8007014:	187b      	adds	r3, r7, r1
 8007016:	2200      	movs	r2, #0
 8007018:	709a      	strb	r2, [r3, #2]
 800701a:	187b      	adds	r3, r7, r1
 800701c:	220a      	movs	r2, #10
 800701e:	2100      	movs	r1, #0
 8007020:	0018      	movs	r0, r3
 8007022:	f007 fbcd 	bl	800e7c0 <strtol>
 8007026:	0003      	movs	r3, r0
 8007028:	66bb      	str	r3, [r7, #104]	@ 0x68
                    y = strtol((char[]) {field[4], field[5], '\0'}, NULL, 10);
 800702a:	193b      	adds	r3, r7, r4
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	3304      	adds	r3, #4
 8007030:	781a      	ldrb	r2, [r3, #0]
 8007032:	2114      	movs	r1, #20
 8007034:	187b      	adds	r3, r7, r1
 8007036:	701a      	strb	r2, [r3, #0]
 8007038:	193b      	adds	r3, r7, r4
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	3305      	adds	r3, #5
 800703e:	781a      	ldrb	r2, [r3, #0]
 8007040:	187b      	adds	r3, r7, r1
 8007042:	705a      	strb	r2, [r3, #1]
 8007044:	187b      	adds	r3, r7, r1
 8007046:	2200      	movs	r2, #0
 8007048:	709a      	strb	r2, [r3, #2]
 800704a:	187b      	adds	r3, r7, r1
 800704c:	220a      	movs	r2, #10
 800704e:	2100      	movs	r1, #0
 8007050:	0018      	movs	r0, r3
 8007052:	f007 fbb5 	bl	800e7c0 <strtol>
 8007056:	0003      	movs	r3, r0
 8007058:	667b      	str	r3, [r7, #100]	@ 0x64
                }

                date->day = d;
 800705a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800705c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800705e:	601a      	str	r2, [r3, #0]
                date->month = m;
 8007060:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007062:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8007064:	605a      	str	r2, [r3, #4]
                date->year = y;
 8007066:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007068:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800706a:	609a      	str	r2, [r3, #8]
            } break;
 800706c:	e0cc      	b.n	8007208 <minmea_scan+0x684>

            case 'T': { // Time (int, int, int, int), -1 if empty.
                struct minmea_time *time = va_arg(ap, struct minmea_time *);
 800706e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007070:	1d1a      	adds	r2, r3, #4
 8007072:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	637b      	str	r3, [r7, #52]	@ 0x34

                int h = -1, i = -1, s = -1, u = -1;
 8007078:	2301      	movs	r3, #1
 800707a:	425b      	negs	r3, r3
 800707c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800707e:	2301      	movs	r3, #1
 8007080:	425b      	negs	r3, r3
 8007082:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007084:	2301      	movs	r3, #1
 8007086:	425b      	negs	r3, r3
 8007088:	657b      	str	r3, [r7, #84]	@ 0x54
 800708a:	2301      	movs	r3, #1
 800708c:	425b      	negs	r3, r3
 800708e:	653b      	str	r3, [r7, #80]	@ 0x50

                if (field && minmea_isfield(*field)) {
 8007090:	2290      	movs	r2, #144	@ 0x90
 8007092:	18bb      	adds	r3, r7, r2
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	2b00      	cmp	r3, #0
 8007098:	d100      	bne.n	800709c <minmea_scan+0x518>
 800709a:	e0a7      	b.n	80071ec <minmea_scan+0x668>
 800709c:	18bb      	adds	r3, r7, r2
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	781b      	ldrb	r3, [r3, #0]
 80070a2:	0018      	movs	r0, r3
 80070a4:	f7ff fd48 	bl	8006b38 <minmea_isfield>
 80070a8:	1e03      	subs	r3, r0, #0
 80070aa:	d100      	bne.n	80070ae <minmea_scan+0x52a>
 80070ac:	e09e      	b.n	80071ec <minmea_scan+0x668>
                    // Minimum required: integer time.
                    for (int i=0; i<6; i++)
 80070ae:	2300      	movs	r3, #0
 80070b0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80070b2:	e011      	b.n	80070d8 <minmea_scan+0x554>
                        if (!isdigit((unsigned char) field[i]))
 80070b4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80070b6:	2290      	movs	r2, #144	@ 0x90
 80070b8:	18ba      	adds	r2, r7, r2
 80070ba:	6812      	ldr	r2, [r2, #0]
 80070bc:	18d3      	adds	r3, r2, r3
 80070be:	781b      	ldrb	r3, [r3, #0]
 80070c0:	1c5a      	adds	r2, r3, #1
 80070c2:	4b76      	ldr	r3, [pc, #472]	@ (800729c <minmea_scan+0x718>)
 80070c4:	18d3      	adds	r3, r2, r3
 80070c6:	781b      	ldrb	r3, [r3, #0]
 80070c8:	001a      	movs	r2, r3
 80070ca:	2304      	movs	r3, #4
 80070cc:	4013      	ands	r3, r2
 80070ce:	d100      	bne.n	80070d2 <minmea_scan+0x54e>
 80070d0:	e0d9      	b.n	8007286 <minmea_scan+0x702>
                    for (int i=0; i<6; i++)
 80070d2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80070d4:	3301      	adds	r3, #1
 80070d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80070d8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80070da:	2b05      	cmp	r3, #5
 80070dc:	ddea      	ble.n	80070b4 <minmea_scan+0x530>
                            goto parse_error;

                    h = strtol((char[]) {field[0], field[1], '\0'}, NULL, 10);
 80070de:	2490      	movs	r4, #144	@ 0x90
 80070e0:	193b      	adds	r3, r7, r4
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	781a      	ldrb	r2, [r3, #0]
 80070e6:	2110      	movs	r1, #16
 80070e8:	187b      	adds	r3, r7, r1
 80070ea:	701a      	strb	r2, [r3, #0]
 80070ec:	193b      	adds	r3, r7, r4
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	3301      	adds	r3, #1
 80070f2:	781a      	ldrb	r2, [r3, #0]
 80070f4:	187b      	adds	r3, r7, r1
 80070f6:	705a      	strb	r2, [r3, #1]
 80070f8:	187b      	adds	r3, r7, r1
 80070fa:	2200      	movs	r2, #0
 80070fc:	709a      	strb	r2, [r3, #2]
 80070fe:	187b      	adds	r3, r7, r1
 8007100:	220a      	movs	r2, #10
 8007102:	2100      	movs	r1, #0
 8007104:	0018      	movs	r0, r3
 8007106:	f007 fb5b 	bl	800e7c0 <strtol>
 800710a:	0003      	movs	r3, r0
 800710c:	65fb      	str	r3, [r7, #92]	@ 0x5c
                    i = strtol((char[]) {field[2], field[3], '\0'}, NULL, 10);
 800710e:	193b      	adds	r3, r7, r4
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	3302      	adds	r3, #2
 8007114:	781a      	ldrb	r2, [r3, #0]
 8007116:	210c      	movs	r1, #12
 8007118:	187b      	adds	r3, r7, r1
 800711a:	701a      	strb	r2, [r3, #0]
 800711c:	193b      	adds	r3, r7, r4
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	3303      	adds	r3, #3
 8007122:	781a      	ldrb	r2, [r3, #0]
 8007124:	187b      	adds	r3, r7, r1
 8007126:	705a      	strb	r2, [r3, #1]
 8007128:	187b      	adds	r3, r7, r1
 800712a:	2200      	movs	r2, #0
 800712c:	709a      	strb	r2, [r3, #2]
 800712e:	187b      	adds	r3, r7, r1
 8007130:	220a      	movs	r2, #10
 8007132:	2100      	movs	r1, #0
 8007134:	0018      	movs	r0, r3
 8007136:	f007 fb43 	bl	800e7c0 <strtol>
 800713a:	0003      	movs	r3, r0
 800713c:	65bb      	str	r3, [r7, #88]	@ 0x58
                    s = strtol((char[]) {field[4], field[5], '\0'}, NULL, 10);
 800713e:	193b      	adds	r3, r7, r4
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	3304      	adds	r3, #4
 8007144:	781a      	ldrb	r2, [r3, #0]
 8007146:	2108      	movs	r1, #8
 8007148:	187b      	adds	r3, r7, r1
 800714a:	701a      	strb	r2, [r3, #0]
 800714c:	193b      	adds	r3, r7, r4
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	3305      	adds	r3, #5
 8007152:	781a      	ldrb	r2, [r3, #0]
 8007154:	187b      	adds	r3, r7, r1
 8007156:	705a      	strb	r2, [r3, #1]
 8007158:	187b      	adds	r3, r7, r1
 800715a:	2200      	movs	r2, #0
 800715c:	709a      	strb	r2, [r3, #2]
 800715e:	187b      	adds	r3, r7, r1
 8007160:	220a      	movs	r2, #10
 8007162:	2100      	movs	r1, #0
 8007164:	0018      	movs	r0, r3
 8007166:	f007 fb2b 	bl	800e7c0 <strtol>
 800716a:	0003      	movs	r3, r0
 800716c:	657b      	str	r3, [r7, #84]	@ 0x54
                    field += 6;
 800716e:	193b      	adds	r3, r7, r4
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	3306      	adds	r3, #6
 8007174:	193a      	adds	r2, r7, r4
 8007176:	6013      	str	r3, [r2, #0]

                    // Extra: fractional time. Saved as microseconds.
                    if (*field++ == '.') {
 8007178:	193b      	adds	r3, r7, r4
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	1c5a      	adds	r2, r3, #1
 800717e:	1939      	adds	r1, r7, r4
 8007180:	600a      	str	r2, [r1, #0]
 8007182:	781b      	ldrb	r3, [r3, #0]
 8007184:	2b2e      	cmp	r3, #46	@ 0x2e
 8007186:	d12f      	bne.n	80071e8 <minmea_scan+0x664>
                        int value = 0;
 8007188:	2300      	movs	r3, #0
 800718a:	64bb      	str	r3, [r7, #72]	@ 0x48
                        int scale = 1000000;
 800718c:	4b44      	ldr	r3, [pc, #272]	@ (80072a0 <minmea_scan+0x71c>)
 800718e:	647b      	str	r3, [r7, #68]	@ 0x44
                        while (isdigit((unsigned char) *field) && scale > 1) {
 8007190:	e016      	b.n	80071c0 <minmea_scan+0x63c>
                            value = (value * 10) + (*field++ - '0');
 8007192:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007194:	0013      	movs	r3, r2
 8007196:	009b      	lsls	r3, r3, #2
 8007198:	189b      	adds	r3, r3, r2
 800719a:	005b      	lsls	r3, r3, #1
 800719c:	0019      	movs	r1, r3
 800719e:	2090      	movs	r0, #144	@ 0x90
 80071a0:	183b      	adds	r3, r7, r0
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	1c5a      	adds	r2, r3, #1
 80071a6:	1838      	adds	r0, r7, r0
 80071a8:	6002      	str	r2, [r0, #0]
 80071aa:	781b      	ldrb	r3, [r3, #0]
 80071ac:	3b30      	subs	r3, #48	@ 0x30
 80071ae:	18cb      	adds	r3, r1, r3
 80071b0:	64bb      	str	r3, [r7, #72]	@ 0x48
                            scale /= 10;
 80071b2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80071b4:	210a      	movs	r1, #10
 80071b6:	0018      	movs	r0, r3
 80071b8:	f7f9 f854 	bl	8000264 <__divsi3>
 80071bc:	0003      	movs	r3, r0
 80071be:	647b      	str	r3, [r7, #68]	@ 0x44
                        while (isdigit((unsigned char) *field) && scale > 1) {
 80071c0:	2390      	movs	r3, #144	@ 0x90
 80071c2:	18fb      	adds	r3, r7, r3
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	781b      	ldrb	r3, [r3, #0]
 80071c8:	1c5a      	adds	r2, r3, #1
 80071ca:	4b34      	ldr	r3, [pc, #208]	@ (800729c <minmea_scan+0x718>)
 80071cc:	18d3      	adds	r3, r2, r3
 80071ce:	781b      	ldrb	r3, [r3, #0]
 80071d0:	001a      	movs	r2, r3
 80071d2:	2304      	movs	r3, #4
 80071d4:	4013      	ands	r3, r2
 80071d6:	d002      	beq.n	80071de <minmea_scan+0x65a>
 80071d8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80071da:	2b01      	cmp	r3, #1
 80071dc:	dcd9      	bgt.n	8007192 <minmea_scan+0x60e>
                        }
                        u = value * scale;
 80071de:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80071e0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80071e2:	4353      	muls	r3, r2
 80071e4:	653b      	str	r3, [r7, #80]	@ 0x50
 80071e6:	e001      	b.n	80071ec <minmea_scan+0x668>
                    } else {
                        u = 0;
 80071e8:	2300      	movs	r3, #0
 80071ea:	653b      	str	r3, [r7, #80]	@ 0x50
                    }
                }

                time->hours = h;
 80071ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80071ee:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80071f0:	601a      	str	r2, [r3, #0]
                time->minutes = i;
 80071f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80071f4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80071f6:	605a      	str	r2, [r3, #4]
                time->seconds = s;
 80071f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80071fa:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80071fc:	609a      	str	r2, [r3, #8]
                time->microseconds = u;
 80071fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007200:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8007202:	60da      	str	r2, [r3, #12]
            } break;
 8007204:	e000      	b.n	8007208 <minmea_scan+0x684>

            case '_': { // Ignore the field.
            } break;
 8007206:	46c0      	nop			@ (mov r8, r8)
            default: { // Unknown.
                goto parse_error;
            } break;
        }

        next_field();
 8007208:	e002      	b.n	8007210 <minmea_scan+0x68c>
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	3301      	adds	r3, #1
 800720e:	607b      	str	r3, [r7, #4]
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	781b      	ldrb	r3, [r3, #0]
 8007214:	0018      	movs	r0, r3
 8007216:	f7ff fc8f 	bl	8006b38 <minmea_isfield>
 800721a:	1e03      	subs	r3, r0, #0
 800721c:	d1f5      	bne.n	800720a <minmea_scan+0x686>
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	781b      	ldrb	r3, [r3, #0]
 8007222:	2b2c      	cmp	r3, #44	@ 0x2c
 8007224:	d107      	bne.n	8007236 <minmea_scan+0x6b2>
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	3301      	adds	r3, #1
 800722a:	607b      	str	r3, [r7, #4]
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	2290      	movs	r2, #144	@ 0x90
 8007230:	18ba      	adds	r2, r7, r2
 8007232:	6013      	str	r3, [r2, #0]
 8007234:	e003      	b.n	800723e <minmea_scan+0x6ba>
 8007236:	2300      	movs	r3, #0
 8007238:	2290      	movs	r2, #144	@ 0x90
 800723a:	18ba      	adds	r2, r7, r2
 800723c:	6013      	str	r3, [r2, #0]
    while (*format) {
 800723e:	23a4      	movs	r3, #164	@ 0xa4
 8007240:	2208      	movs	r2, #8
 8007242:	189b      	adds	r3, r3, r2
 8007244:	19db      	adds	r3, r3, r7
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	781b      	ldrb	r3, [r3, #0]
 800724a:	2b00      	cmp	r3, #0
 800724c:	d000      	beq.n	8007250 <minmea_scan+0x6cc>
 800724e:	e4b0      	b.n	8006bb2 <minmea_scan+0x2e>
    }

    result = true;
 8007250:	2397      	movs	r3, #151	@ 0x97
 8007252:	18fb      	adds	r3, r7, r3
 8007254:	2201      	movs	r2, #1
 8007256:	701a      	strb	r2, [r3, #0]
 8007258:	e016      	b.n	8007288 <minmea_scan+0x704>
            goto parse_error;
 800725a:	46c0      	nop			@ (mov r8, r8)
 800725c:	e014      	b.n	8007288 <minmea_scan+0x704>
                goto parse_error;
 800725e:	46c0      	nop			@ (mov r8, r8)
 8007260:	e012      	b.n	8007288 <minmea_scan+0x704>
                            goto parse_error;
 8007262:	46c0      	nop			@ (mov r8, r8)
 8007264:	e010      	b.n	8007288 <minmea_scan+0x704>
                                    goto parse_error;
 8007266:	46c0      	nop			@ (mov r8, r8)
 8007268:	e00e      	b.n	8007288 <minmea_scan+0x704>
                            goto parse_error;
 800726a:	46c0      	nop			@ (mov r8, r8)
 800726c:	e00c      	b.n	8007288 <minmea_scan+0x704>
                    goto parse_error;
 800726e:	46c0      	nop			@ (mov r8, r8)
 8007270:	e00a      	b.n	8007288 <minmea_scan+0x704>
                        goto parse_error;
 8007272:	46c0      	nop			@ (mov r8, r8)
 8007274:	e008      	b.n	8007288 <minmea_scan+0x704>
                    goto parse_error;
 8007276:	46c0      	nop			@ (mov r8, r8)
 8007278:	e006      	b.n	8007288 <minmea_scan+0x704>
                    goto parse_error;
 800727a:	46c0      	nop			@ (mov r8, r8)
 800727c:	e004      	b.n	8007288 <minmea_scan+0x704>
                        goto parse_error;
 800727e:	46c0      	nop			@ (mov r8, r8)
 8007280:	e002      	b.n	8007288 <minmea_scan+0x704>
                            goto parse_error;
 8007282:	46c0      	nop			@ (mov r8, r8)
 8007284:	e000      	b.n	8007288 <minmea_scan+0x704>
                            goto parse_error;
 8007286:	46c0      	nop			@ (mov r8, r8)

parse_error:
    va_end(ap);
    return result;
 8007288:	2397      	movs	r3, #151	@ 0x97
 800728a:	18fb      	adds	r3, r7, r3
 800728c:	781b      	ldrb	r3, [r3, #0]
}
 800728e:	0018      	movs	r0, r3
 8007290:	46bd      	mov	sp, r7
 8007292:	b027      	add	sp, #156	@ 0x9c
 8007294:	bcb0      	pop	{r4, r5, r7}
 8007296:	bc08      	pop	{r3}
 8007298:	b003      	add	sp, #12
 800729a:	4718      	bx	r3
 800729c:	08011f58 	.word	0x08011f58
 80072a0:	000f4240 	.word	0x000f4240

080072a4 <minmea_parse_gga>:

    return true;
}

bool minmea_parse_gga(struct minmea_sentence_gga *frame, const char *sentence)
{
 80072a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80072a6:	46de      	mov	lr, fp
 80072a8:	4657      	mov	r7, sl
 80072aa:	464e      	mov	r6, r9
 80072ac:	4645      	mov	r5, r8
 80072ae:	b5e0      	push	{r5, r6, r7, lr}
 80072b0:	b097      	sub	sp, #92	@ 0x5c
 80072b2:	af0c      	add	r7, sp, #48	@ 0x30
 80072b4:	6178      	str	r0, [r7, #20]
 80072b6:	6139      	str	r1, [r7, #16]
    // $GPGGA,123519,4807.038,N,01131.000,E,1,08,0.9,545.4,M,46.9,M,,*47
    char type[6];
    int latitude_direction;
    int longitude_direction;

    if (!minmea_scan(sentence, "tTfdfdiiffcfci_",
 80072b8:	697b      	ldr	r3, [r7, #20]
 80072ba:	60fb      	str	r3, [r7, #12]
 80072bc:	697b      	ldr	r3, [r7, #20]
 80072be:	001a      	movs	r2, r3
 80072c0:	3210      	adds	r2, #16
 80072c2:	697b      	ldr	r3, [r7, #20]
 80072c4:	0019      	movs	r1, r3
 80072c6:	3118      	adds	r1, #24
 80072c8:	697b      	ldr	r3, [r7, #20]
 80072ca:	001c      	movs	r4, r3
 80072cc:	3420      	adds	r4, #32
 80072ce:	697b      	ldr	r3, [r7, #20]
 80072d0:	001d      	movs	r5, r3
 80072d2:	3524      	adds	r5, #36	@ 0x24
 80072d4:	697b      	ldr	r3, [r7, #20]
 80072d6:	001e      	movs	r6, r3
 80072d8:	3628      	adds	r6, #40	@ 0x28
 80072da:	697b      	ldr	r3, [r7, #20]
 80072dc:	2030      	movs	r0, #48	@ 0x30
 80072de:	4684      	mov	ip, r0
 80072e0:	449c      	add	ip, r3
 80072e2:	4663      	mov	r3, ip
 80072e4:	607b      	str	r3, [r7, #4]
 80072e6:	697b      	ldr	r3, [r7, #20]
 80072e8:	2038      	movs	r0, #56	@ 0x38
 80072ea:	4680      	mov	r8, r0
 80072ec:	4498      	add	r8, r3
 80072ee:	4643      	mov	r3, r8
 80072f0:	603b      	str	r3, [r7, #0]
 80072f2:	697b      	ldr	r3, [r7, #20]
 80072f4:	203c      	movs	r0, #60	@ 0x3c
 80072f6:	4681      	mov	r9, r0
 80072f8:	4499      	add	r9, r3
 80072fa:	697b      	ldr	r3, [r7, #20]
 80072fc:	2044      	movs	r0, #68	@ 0x44
 80072fe:	4682      	mov	sl, r0
 8007300:	449a      	add	sl, r3
 8007302:	697b      	ldr	r3, [r7, #20]
 8007304:	3348      	adds	r3, #72	@ 0x48
 8007306:	2010      	movs	r0, #16
 8007308:	4683      	mov	fp, r0
 800730a:	2008      	movs	r0, #8
 800730c:	4684      	mov	ip, r0
 800730e:	2008      	movs	r0, #8
 8007310:	4680      	mov	r8, r0
 8007312:	44b8      	add	r8, r7
 8007314:	44c4      	add	ip, r8
 8007316:	44e3      	add	fp, ip
 8007318:	4658      	mov	r0, fp
 800731a:	60b8      	str	r0, [r7, #8]
 800731c:	482a      	ldr	r0, [pc, #168]	@ (80073c8 <minmea_parse_gga+0x124>)
 800731e:	4683      	mov	fp, r0
 8007320:	6938      	ldr	r0, [r7, #16]
 8007322:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007324:	4653      	mov	r3, sl
 8007326:	930a      	str	r3, [sp, #40]	@ 0x28
 8007328:	464b      	mov	r3, r9
 800732a:	9309      	str	r3, [sp, #36]	@ 0x24
 800732c:	683b      	ldr	r3, [r7, #0]
 800732e:	9308      	str	r3, [sp, #32]
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	9307      	str	r3, [sp, #28]
 8007334:	9606      	str	r6, [sp, #24]
 8007336:	9505      	str	r5, [sp, #20]
 8007338:	9404      	str	r4, [sp, #16]
 800733a:	2408      	movs	r4, #8
 800733c:	2508      	movs	r5, #8
 800733e:	1963      	adds	r3, r4, r5
 8007340:	2408      	movs	r4, #8
 8007342:	46a4      	mov	ip, r4
 8007344:	44bc      	add	ip, r7
 8007346:	4463      	add	r3, ip
 8007348:	9303      	str	r3, [sp, #12]
 800734a:	9102      	str	r1, [sp, #8]
 800734c:	210c      	movs	r1, #12
 800734e:	194b      	adds	r3, r1, r5
 8007350:	2108      	movs	r1, #8
 8007352:	468c      	mov	ip, r1
 8007354:	44bc      	add	ip, r7
 8007356:	4463      	add	r3, ip
 8007358:	9301      	str	r3, [sp, #4]
 800735a:	9200      	str	r2, [sp, #0]
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	68ba      	ldr	r2, [r7, #8]
 8007360:	4659      	mov	r1, fp
 8007362:	f7ff fc0f 	bl	8006b84 <minmea_scan>
 8007366:	0003      	movs	r3, r0
 8007368:	001a      	movs	r2, r3
 800736a:	2301      	movs	r3, #1
 800736c:	4053      	eors	r3, r2
 800736e:	b2db      	uxtb	r3, r3
 8007370:	2b00      	cmp	r3, #0
 8007372:	d001      	beq.n	8007378 <minmea_parse_gga+0xd4>
            &frame->satellites_tracked,
            &frame->hdop,
            &frame->altitude, &frame->altitude_units,
            &frame->height, &frame->height_units,
            &frame->dgps_age))
        return false;
 8007374:	2300      	movs	r3, #0
 8007376:	e01d      	b.n	80073b4 <minmea_parse_gga+0x110>
    if (strcmp(type+2, "GGA"))
 8007378:	2310      	movs	r3, #16
 800737a:	2208      	movs	r2, #8
 800737c:	189b      	adds	r3, r3, r2
 800737e:	2208      	movs	r2, #8
 8007380:	4694      	mov	ip, r2
 8007382:	44bc      	add	ip, r7
 8007384:	4463      	add	r3, ip
 8007386:	3302      	adds	r3, #2
 8007388:	4a10      	ldr	r2, [pc, #64]	@ (80073cc <minmea_parse_gga+0x128>)
 800738a:	0011      	movs	r1, r2
 800738c:	0018      	movs	r0, r3
 800738e:	f7f8 feb9 	bl	8000104 <strcmp>
 8007392:	1e03      	subs	r3, r0, #0
 8007394:	d001      	beq.n	800739a <minmea_parse_gga+0xf6>
        return false;
 8007396:	2300      	movs	r3, #0
 8007398:	e00c      	b.n	80073b4 <minmea_parse_gga+0x110>

    frame->latitude.value *= latitude_direction;
 800739a:	697b      	ldr	r3, [r7, #20]
 800739c:	691b      	ldr	r3, [r3, #16]
 800739e:	69fa      	ldr	r2, [r7, #28]
 80073a0:	435a      	muls	r2, r3
 80073a2:	697b      	ldr	r3, [r7, #20]
 80073a4:	611a      	str	r2, [r3, #16]
    frame->longitude.value *= longitude_direction;
 80073a6:	697b      	ldr	r3, [r7, #20]
 80073a8:	699b      	ldr	r3, [r3, #24]
 80073aa:	69ba      	ldr	r2, [r7, #24]
 80073ac:	435a      	muls	r2, r3
 80073ae:	697b      	ldr	r3, [r7, #20]
 80073b0:	619a      	str	r2, [r3, #24]

    return true;
 80073b2:	2301      	movs	r3, #1
}
 80073b4:	0018      	movs	r0, r3
 80073b6:	46bd      	mov	sp, r7
 80073b8:	b00b      	add	sp, #44	@ 0x2c
 80073ba:	bcf0      	pop	{r4, r5, r6, r7}
 80073bc:	46bb      	mov	fp, r7
 80073be:	46b2      	mov	sl, r6
 80073c0:	46a9      	mov	r9, r5
 80073c2:	46a0      	mov	r8, r4
 80073c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80073c6:	46c0      	nop			@ (mov r8, r8)
 80073c8:	0801148c 	.word	0x0801148c
 80073cc:	0801146c 	.word	0x0801146c

080073d0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80073d0:	b580      	push	{r7, lr}
 80073d2:	b082      	sub	sp, #8
 80073d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80073d6:	4b11      	ldr	r3, [pc, #68]	@ (800741c <HAL_MspInit+0x4c>)
 80073d8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80073da:	4b10      	ldr	r3, [pc, #64]	@ (800741c <HAL_MspInit+0x4c>)
 80073dc:	2101      	movs	r1, #1
 80073de:	430a      	orrs	r2, r1
 80073e0:	641a      	str	r2, [r3, #64]	@ 0x40
 80073e2:	4b0e      	ldr	r3, [pc, #56]	@ (800741c <HAL_MspInit+0x4c>)
 80073e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073e6:	2201      	movs	r2, #1
 80073e8:	4013      	ands	r3, r2
 80073ea:	607b      	str	r3, [r7, #4]
 80073ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80073ee:	4b0b      	ldr	r3, [pc, #44]	@ (800741c <HAL_MspInit+0x4c>)
 80073f0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80073f2:	4b0a      	ldr	r3, [pc, #40]	@ (800741c <HAL_MspInit+0x4c>)
 80073f4:	2180      	movs	r1, #128	@ 0x80
 80073f6:	0549      	lsls	r1, r1, #21
 80073f8:	430a      	orrs	r2, r1
 80073fa:	63da      	str	r2, [r3, #60]	@ 0x3c
 80073fc:	4b07      	ldr	r3, [pc, #28]	@ (800741c <HAL_MspInit+0x4c>)
 80073fe:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007400:	2380      	movs	r3, #128	@ 0x80
 8007402:	055b      	lsls	r3, r3, #21
 8007404:	4013      	ands	r3, r2
 8007406:	603b      	str	r3, [r7, #0]
 8007408:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 800740a:	23c0      	movs	r3, #192	@ 0xc0
 800740c:	00db      	lsls	r3, r3, #3
 800740e:	0018      	movs	r0, r3
 8007410:	f001 f948 	bl	80086a4 <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8007414:	46c0      	nop			@ (mov r8, r8)
 8007416:	46bd      	mov	sp, r7
 8007418:	b002      	add	sp, #8
 800741a:	bd80      	pop	{r7, pc}
 800741c:	40021000 	.word	0x40021000

08007420 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8007420:	b590      	push	{r4, r7, lr}
 8007422:	b09d      	sub	sp, #116	@ 0x74
 8007424:	af00      	add	r7, sp, #0
 8007426:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007428:	235c      	movs	r3, #92	@ 0x5c
 800742a:	18fb      	adds	r3, r7, r3
 800742c:	0018      	movs	r0, r3
 800742e:	2314      	movs	r3, #20
 8007430:	001a      	movs	r2, r3
 8007432:	2100      	movs	r1, #0
 8007434:	f007 fbb2 	bl	800eb9c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8007438:	2410      	movs	r4, #16
 800743a:	193b      	adds	r3, r7, r4
 800743c:	0018      	movs	r0, r3
 800743e:	234c      	movs	r3, #76	@ 0x4c
 8007440:	001a      	movs	r2, r3
 8007442:	2100      	movs	r1, #0
 8007444:	f007 fbaa 	bl	800eb9c <memset>
  if(hi2c->Instance==I2C1)
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	4a23      	ldr	r2, [pc, #140]	@ (80074dc <HAL_I2C_MspInit+0xbc>)
 800744e:	4293      	cmp	r3, r2
 8007450:	d13f      	bne.n	80074d2 <HAL_I2C_MspInit+0xb2>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8007452:	193b      	adds	r3, r7, r4
 8007454:	2220      	movs	r2, #32
 8007456:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8007458:	193b      	adds	r3, r7, r4
 800745a:	2200      	movs	r2, #0
 800745c:	619a      	str	r2, [r3, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800745e:	193b      	adds	r3, r7, r4
 8007460:	0018      	movs	r0, r3
 8007462:	f002 ff87 	bl	800a374 <HAL_RCCEx_PeriphCLKConfig>
 8007466:	1e03      	subs	r3, r0, #0
 8007468:	d001      	beq.n	800746e <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 800746a:	f7ff fb5f 	bl	8006b2c <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800746e:	4b1c      	ldr	r3, [pc, #112]	@ (80074e0 <HAL_I2C_MspInit+0xc0>)
 8007470:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007472:	4b1b      	ldr	r3, [pc, #108]	@ (80074e0 <HAL_I2C_MspInit+0xc0>)
 8007474:	2101      	movs	r1, #1
 8007476:	430a      	orrs	r2, r1
 8007478:	635a      	str	r2, [r3, #52]	@ 0x34
 800747a:	4b19      	ldr	r3, [pc, #100]	@ (80074e0 <HAL_I2C_MspInit+0xc0>)
 800747c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800747e:	2201      	movs	r2, #1
 8007480:	4013      	ands	r3, r2
 8007482:	60fb      	str	r3, [r7, #12]
 8007484:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8007486:	215c      	movs	r1, #92	@ 0x5c
 8007488:	187b      	adds	r3, r7, r1
 800748a:	22c0      	movs	r2, #192	@ 0xc0
 800748c:	00d2      	lsls	r2, r2, #3
 800748e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8007490:	187b      	adds	r3, r7, r1
 8007492:	2212      	movs	r2, #18
 8007494:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007496:	187b      	adds	r3, r7, r1
 8007498:	2200      	movs	r2, #0
 800749a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800749c:	187b      	adds	r3, r7, r1
 800749e:	2200      	movs	r2, #0
 80074a0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 80074a2:	187b      	adds	r3, r7, r1
 80074a4:	2206      	movs	r2, #6
 80074a6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80074a8:	187a      	adds	r2, r7, r1
 80074aa:	23a0      	movs	r3, #160	@ 0xa0
 80074ac:	05db      	lsls	r3, r3, #23
 80074ae:	0011      	movs	r1, r2
 80074b0:	0018      	movs	r0, r3
 80074b2:	f001 f9eb 	bl	800888c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80074b6:	4b0a      	ldr	r3, [pc, #40]	@ (80074e0 <HAL_I2C_MspInit+0xc0>)
 80074b8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80074ba:	4b09      	ldr	r3, [pc, #36]	@ (80074e0 <HAL_I2C_MspInit+0xc0>)
 80074bc:	2180      	movs	r1, #128	@ 0x80
 80074be:	0389      	lsls	r1, r1, #14
 80074c0:	430a      	orrs	r2, r1
 80074c2:	63da      	str	r2, [r3, #60]	@ 0x3c
 80074c4:	4b06      	ldr	r3, [pc, #24]	@ (80074e0 <HAL_I2C_MspInit+0xc0>)
 80074c6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80074c8:	2380      	movs	r3, #128	@ 0x80
 80074ca:	039b      	lsls	r3, r3, #14
 80074cc:	4013      	ands	r3, r2
 80074ce:	60bb      	str	r3, [r7, #8]
 80074d0:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80074d2:	46c0      	nop			@ (mov r8, r8)
 80074d4:	46bd      	mov	sp, r7
 80074d6:	b01d      	add	sp, #116	@ 0x74
 80074d8:	bd90      	pop	{r4, r7, pc}
 80074da:	46c0      	nop			@ (mov r8, r8)
 80074dc:	40005400 	.word	0x40005400
 80074e0:	40021000 	.word	0x40021000

080074e4 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80074e4:	b590      	push	{r4, r7, lr}
 80074e6:	b097      	sub	sp, #92	@ 0x5c
 80074e8:	af00      	add	r7, sp, #0
 80074ea:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80074ec:	240c      	movs	r4, #12
 80074ee:	193b      	adds	r3, r7, r4
 80074f0:	0018      	movs	r0, r3
 80074f2:	234c      	movs	r3, #76	@ 0x4c
 80074f4:	001a      	movs	r2, r3
 80074f6:	2100      	movs	r1, #0
 80074f8:	f007 fb50 	bl	800eb9c <memset>
  if(hrtc->Instance==RTC)
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	4a19      	ldr	r2, [pc, #100]	@ (8007568 <HAL_RTC_MspInit+0x84>)
 8007502:	4293      	cmp	r3, r2
 8007504:	d12c      	bne.n	8007560 <HAL_RTC_MspInit+0x7c>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8007506:	193b      	adds	r3, r7, r4
 8007508:	2280      	movs	r2, #128	@ 0x80
 800750a:	0292      	lsls	r2, r2, #10
 800750c:	601a      	str	r2, [r3, #0]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 800750e:	193b      	adds	r3, r7, r4
 8007510:	2280      	movs	r2, #128	@ 0x80
 8007512:	0092      	lsls	r2, r2, #2
 8007514:	641a      	str	r2, [r3, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8007516:	193b      	adds	r3, r7, r4
 8007518:	0018      	movs	r0, r3
 800751a:	f002 ff2b 	bl	800a374 <HAL_RCCEx_PeriphCLKConfig>
 800751e:	1e03      	subs	r3, r0, #0
 8007520:	d001      	beq.n	8007526 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8007522:	f7ff fb03 	bl	8006b2c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8007526:	4b11      	ldr	r3, [pc, #68]	@ (800756c <HAL_RTC_MspInit+0x88>)
 8007528:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800752a:	4b10      	ldr	r3, [pc, #64]	@ (800756c <HAL_RTC_MspInit+0x88>)
 800752c:	2180      	movs	r1, #128	@ 0x80
 800752e:	0209      	lsls	r1, r1, #8
 8007530:	430a      	orrs	r2, r1
 8007532:	65da      	str	r2, [r3, #92]	@ 0x5c
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8007534:	4b0d      	ldr	r3, [pc, #52]	@ (800756c <HAL_RTC_MspInit+0x88>)
 8007536:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007538:	4b0c      	ldr	r3, [pc, #48]	@ (800756c <HAL_RTC_MspInit+0x88>)
 800753a:	2180      	movs	r1, #128	@ 0x80
 800753c:	00c9      	lsls	r1, r1, #3
 800753e:	430a      	orrs	r2, r1
 8007540:	63da      	str	r2, [r3, #60]	@ 0x3c
 8007542:	4b0a      	ldr	r3, [pc, #40]	@ (800756c <HAL_RTC_MspInit+0x88>)
 8007544:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007546:	2380      	movs	r3, #128	@ 0x80
 8007548:	00db      	lsls	r3, r3, #3
 800754a:	4013      	ands	r3, r2
 800754c:	60bb      	str	r3, [r7, #8]
 800754e:	68bb      	ldr	r3, [r7, #8]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_TAMP_IRQn, 0, 0);
 8007550:	2200      	movs	r2, #0
 8007552:	2100      	movs	r1, #0
 8007554:	2002      	movs	r0, #2
 8007556:	f001 f967 	bl	8008828 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_TAMP_IRQn);
 800755a:	2002      	movs	r0, #2
 800755c:	f001 f979 	bl	8008852 <HAL_NVIC_EnableIRQ>

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8007560:	46c0      	nop			@ (mov r8, r8)
 8007562:	46bd      	mov	sp, r7
 8007564:	b017      	add	sp, #92	@ 0x5c
 8007566:	bd90      	pop	{r4, r7, pc}
 8007568:	40002800 	.word	0x40002800
 800756c:	40021000 	.word	0x40021000

08007570 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8007570:	b590      	push	{r4, r7, lr}
 8007572:	b08b      	sub	sp, #44	@ 0x2c
 8007574:	af00      	add	r7, sp, #0
 8007576:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007578:	2414      	movs	r4, #20
 800757a:	193b      	adds	r3, r7, r4
 800757c:	0018      	movs	r0, r3
 800757e:	2314      	movs	r3, #20
 8007580:	001a      	movs	r2, r3
 8007582:	2100      	movs	r1, #0
 8007584:	f007 fb0a 	bl	800eb9c <memset>
  if(hspi->Instance==SPI1)
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	4a2c      	ldr	r2, [pc, #176]	@ (8007640 <HAL_SPI_MspInit+0xd0>)
 800758e:	4293      	cmp	r3, r2
 8007590:	d151      	bne.n	8007636 <HAL_SPI_MspInit+0xc6>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8007592:	4b2c      	ldr	r3, [pc, #176]	@ (8007644 <HAL_SPI_MspInit+0xd4>)
 8007594:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007596:	4b2b      	ldr	r3, [pc, #172]	@ (8007644 <HAL_SPI_MspInit+0xd4>)
 8007598:	2180      	movs	r1, #128	@ 0x80
 800759a:	0149      	lsls	r1, r1, #5
 800759c:	430a      	orrs	r2, r1
 800759e:	641a      	str	r2, [r3, #64]	@ 0x40
 80075a0:	4b28      	ldr	r3, [pc, #160]	@ (8007644 <HAL_SPI_MspInit+0xd4>)
 80075a2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80075a4:	2380      	movs	r3, #128	@ 0x80
 80075a6:	015b      	lsls	r3, r3, #5
 80075a8:	4013      	ands	r3, r2
 80075aa:	613b      	str	r3, [r7, #16]
 80075ac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80075ae:	4b25      	ldr	r3, [pc, #148]	@ (8007644 <HAL_SPI_MspInit+0xd4>)
 80075b0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80075b2:	4b24      	ldr	r3, [pc, #144]	@ (8007644 <HAL_SPI_MspInit+0xd4>)
 80075b4:	2101      	movs	r1, #1
 80075b6:	430a      	orrs	r2, r1
 80075b8:	635a      	str	r2, [r3, #52]	@ 0x34
 80075ba:	4b22      	ldr	r3, [pc, #136]	@ (8007644 <HAL_SPI_MspInit+0xd4>)
 80075bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80075be:	2201      	movs	r2, #1
 80075c0:	4013      	ands	r3, r2
 80075c2:	60fb      	str	r3, [r7, #12]
 80075c4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80075c6:	4b1f      	ldr	r3, [pc, #124]	@ (8007644 <HAL_SPI_MspInit+0xd4>)
 80075c8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80075ca:	4b1e      	ldr	r3, [pc, #120]	@ (8007644 <HAL_SPI_MspInit+0xd4>)
 80075cc:	2108      	movs	r1, #8
 80075ce:	430a      	orrs	r2, r1
 80075d0:	635a      	str	r2, [r3, #52]	@ 0x34
 80075d2:	4b1c      	ldr	r3, [pc, #112]	@ (8007644 <HAL_SPI_MspInit+0xd4>)
 80075d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80075d6:	2208      	movs	r2, #8
 80075d8:	4013      	ands	r3, r2
 80075da:	60bb      	str	r3, [r7, #8]
 80075dc:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA1     ------> SPI1_SCK
    PD5     ------> SPI1_MISO
    PD6     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80075de:	193b      	adds	r3, r7, r4
 80075e0:	2202      	movs	r2, #2
 80075e2:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80075e4:	193b      	adds	r3, r7, r4
 80075e6:	2202      	movs	r2, #2
 80075e8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80075ea:	193b      	adds	r3, r7, r4
 80075ec:	2200      	movs	r2, #0
 80075ee:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80075f0:	193b      	adds	r3, r7, r4
 80075f2:	2200      	movs	r2, #0
 80075f4:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 80075f6:	193b      	adds	r3, r7, r4
 80075f8:	2200      	movs	r2, #0
 80075fa:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80075fc:	193a      	adds	r2, r7, r4
 80075fe:	23a0      	movs	r3, #160	@ 0xa0
 8007600:	05db      	lsls	r3, r3, #23
 8007602:	0011      	movs	r1, r2
 8007604:	0018      	movs	r0, r3
 8007606:	f001 f941 	bl	800888c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 800760a:	0021      	movs	r1, r4
 800760c:	187b      	adds	r3, r7, r1
 800760e:	2260      	movs	r2, #96	@ 0x60
 8007610:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007612:	187b      	adds	r3, r7, r1
 8007614:	2202      	movs	r2, #2
 8007616:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007618:	187b      	adds	r3, r7, r1
 800761a:	2200      	movs	r2, #0
 800761c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800761e:	187b      	adds	r3, r7, r1
 8007620:	2200      	movs	r2, #0
 8007622:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_SPI1;
 8007624:	187b      	adds	r3, r7, r1
 8007626:	2201      	movs	r2, #1
 8007628:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800762a:	187b      	adds	r3, r7, r1
 800762c:	4a06      	ldr	r2, [pc, #24]	@ (8007648 <HAL_SPI_MspInit+0xd8>)
 800762e:	0019      	movs	r1, r3
 8007630:	0010      	movs	r0, r2
 8007632:	f001 f92b 	bl	800888c <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8007636:	46c0      	nop			@ (mov r8, r8)
 8007638:	46bd      	mov	sp, r7
 800763a:	b00b      	add	sp, #44	@ 0x2c
 800763c:	bd90      	pop	{r4, r7, pc}
 800763e:	46c0      	nop			@ (mov r8, r8)
 8007640:	40013000 	.word	0x40013000
 8007644:	40021000 	.word	0x40021000
 8007648:	50000c00 	.word	0x50000c00

0800764c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800764c:	b580      	push	{r7, lr}
 800764e:	b084      	sub	sp, #16
 8007650:	af00      	add	r7, sp, #0
 8007652:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM17)
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	4a0a      	ldr	r2, [pc, #40]	@ (8007684 <HAL_TIM_Base_MspInit+0x38>)
 800765a:	4293      	cmp	r3, r2
 800765c:	d10d      	bne.n	800767a <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM17_MspInit 0 */

    /* USER CODE END TIM17_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM17_CLK_ENABLE();
 800765e:	4b0a      	ldr	r3, [pc, #40]	@ (8007688 <HAL_TIM_Base_MspInit+0x3c>)
 8007660:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007662:	4b09      	ldr	r3, [pc, #36]	@ (8007688 <HAL_TIM_Base_MspInit+0x3c>)
 8007664:	2180      	movs	r1, #128	@ 0x80
 8007666:	02c9      	lsls	r1, r1, #11
 8007668:	430a      	orrs	r2, r1
 800766a:	641a      	str	r2, [r3, #64]	@ 0x40
 800766c:	4b06      	ldr	r3, [pc, #24]	@ (8007688 <HAL_TIM_Base_MspInit+0x3c>)
 800766e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007670:	2380      	movs	r3, #128	@ 0x80
 8007672:	02db      	lsls	r3, r3, #11
 8007674:	4013      	ands	r3, r2
 8007676:	60fb      	str	r3, [r7, #12]
 8007678:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM17_MspInit 1 */

  }

}
 800767a:	46c0      	nop			@ (mov r8, r8)
 800767c:	46bd      	mov	sp, r7
 800767e:	b004      	add	sp, #16
 8007680:	bd80      	pop	{r7, pc}
 8007682:	46c0      	nop			@ (mov r8, r8)
 8007684:	40014800 	.word	0x40014800
 8007688:	40021000 	.word	0x40021000

0800768c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800768c:	b590      	push	{r4, r7, lr}
 800768e:	b089      	sub	sp, #36	@ 0x24
 8007690:	af00      	add	r7, sp, #0
 8007692:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007694:	240c      	movs	r4, #12
 8007696:	193b      	adds	r3, r7, r4
 8007698:	0018      	movs	r0, r3
 800769a:	2314      	movs	r3, #20
 800769c:	001a      	movs	r2, r3
 800769e:	2100      	movs	r1, #0
 80076a0:	f007 fa7c 	bl	800eb9c <memset>
  if(htim->Instance==TIM17)
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	4a14      	ldr	r2, [pc, #80]	@ (80076fc <HAL_TIM_MspPostInit+0x70>)
 80076aa:	4293      	cmp	r3, r2
 80076ac:	d122      	bne.n	80076f4 <HAL_TIM_MspPostInit+0x68>
  {
    /* USER CODE BEGIN TIM17_MspPostInit 0 */

    /* USER CODE END TIM17_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80076ae:	4b14      	ldr	r3, [pc, #80]	@ (8007700 <HAL_TIM_MspPostInit+0x74>)
 80076b0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80076b2:	4b13      	ldr	r3, [pc, #76]	@ (8007700 <HAL_TIM_MspPostInit+0x74>)
 80076b4:	2101      	movs	r1, #1
 80076b6:	430a      	orrs	r2, r1
 80076b8:	635a      	str	r2, [r3, #52]	@ 0x34
 80076ba:	4b11      	ldr	r3, [pc, #68]	@ (8007700 <HAL_TIM_MspPostInit+0x74>)
 80076bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80076be:	2201      	movs	r2, #1
 80076c0:	4013      	ands	r3, r2
 80076c2:	60bb      	str	r3, [r7, #8]
 80076c4:	68bb      	ldr	r3, [r7, #8]
    /**TIM17 GPIO Configuration
    PA7     ------> TIM17_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80076c6:	0021      	movs	r1, r4
 80076c8:	187b      	adds	r3, r7, r1
 80076ca:	2280      	movs	r2, #128	@ 0x80
 80076cc:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80076ce:	187b      	adds	r3, r7, r1
 80076d0:	2202      	movs	r2, #2
 80076d2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80076d4:	187b      	adds	r3, r7, r1
 80076d6:	2200      	movs	r2, #0
 80076d8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80076da:	187b      	adds	r3, r7, r1
 80076dc:	2200      	movs	r2, #0
 80076de:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_TIM17;
 80076e0:	187b      	adds	r3, r7, r1
 80076e2:	2205      	movs	r2, #5
 80076e4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80076e6:	187a      	adds	r2, r7, r1
 80076e8:	23a0      	movs	r3, #160	@ 0xa0
 80076ea:	05db      	lsls	r3, r3, #23
 80076ec:	0011      	movs	r1, r2
 80076ee:	0018      	movs	r0, r3
 80076f0:	f001 f8cc 	bl	800888c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM17_MspPostInit 1 */

    /* USER CODE END TIM17_MspPostInit 1 */
  }

}
 80076f4:	46c0      	nop			@ (mov r8, r8)
 80076f6:	46bd      	mov	sp, r7
 80076f8:	b009      	add	sp, #36	@ 0x24
 80076fa:	bd90      	pop	{r4, r7, pc}
 80076fc:	40014800 	.word	0x40014800
 8007700:	40021000 	.word	0x40021000

08007704 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8007704:	b590      	push	{r4, r7, lr}
 8007706:	b09f      	sub	sp, #124	@ 0x7c
 8007708:	af00      	add	r7, sp, #0
 800770a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800770c:	2364      	movs	r3, #100	@ 0x64
 800770e:	18fb      	adds	r3, r7, r3
 8007710:	0018      	movs	r0, r3
 8007712:	2314      	movs	r3, #20
 8007714:	001a      	movs	r2, r3
 8007716:	2100      	movs	r1, #0
 8007718:	f007 fa40 	bl	800eb9c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800771c:	2418      	movs	r4, #24
 800771e:	193b      	adds	r3, r7, r4
 8007720:	0018      	movs	r0, r3
 8007722:	234c      	movs	r3, #76	@ 0x4c
 8007724:	001a      	movs	r2, r3
 8007726:	2100      	movs	r1, #0
 8007728:	f007 fa38 	bl	800eb9c <memset>
  if(huart->Instance==USART1)
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	4a45      	ldr	r2, [pc, #276]	@ (8007848 <HAL_UART_MspInit+0x144>)
 8007732:	4293      	cmp	r3, r2
 8007734:	d13e      	bne.n	80077b4 <HAL_UART_MspInit+0xb0>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8007736:	193b      	adds	r3, r7, r4
 8007738:	2201      	movs	r2, #1
 800773a:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 800773c:	193b      	adds	r3, r7, r4
 800773e:	2200      	movs	r2, #0
 8007740:	605a      	str	r2, [r3, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8007742:	193b      	adds	r3, r7, r4
 8007744:	0018      	movs	r0, r3
 8007746:	f002 fe15 	bl	800a374 <HAL_RCCEx_PeriphCLKConfig>
 800774a:	1e03      	subs	r3, r0, #0
 800774c:	d001      	beq.n	8007752 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800774e:	f7ff f9ed 	bl	8006b2c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8007752:	4b3e      	ldr	r3, [pc, #248]	@ (800784c <HAL_UART_MspInit+0x148>)
 8007754:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007756:	4b3d      	ldr	r3, [pc, #244]	@ (800784c <HAL_UART_MspInit+0x148>)
 8007758:	2180      	movs	r1, #128	@ 0x80
 800775a:	01c9      	lsls	r1, r1, #7
 800775c:	430a      	orrs	r2, r1
 800775e:	641a      	str	r2, [r3, #64]	@ 0x40
 8007760:	4b3a      	ldr	r3, [pc, #232]	@ (800784c <HAL_UART_MspInit+0x148>)
 8007762:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007764:	2380      	movs	r3, #128	@ 0x80
 8007766:	01db      	lsls	r3, r3, #7
 8007768:	4013      	ands	r3, r2
 800776a:	617b      	str	r3, [r7, #20]
 800776c:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800776e:	4b37      	ldr	r3, [pc, #220]	@ (800784c <HAL_UART_MspInit+0x148>)
 8007770:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007772:	4b36      	ldr	r3, [pc, #216]	@ (800784c <HAL_UART_MspInit+0x148>)
 8007774:	2104      	movs	r1, #4
 8007776:	430a      	orrs	r2, r1
 8007778:	635a      	str	r2, [r3, #52]	@ 0x34
 800777a:	4b34      	ldr	r3, [pc, #208]	@ (800784c <HAL_UART_MspInit+0x148>)
 800777c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800777e:	2204      	movs	r2, #4
 8007780:	4013      	ands	r3, r2
 8007782:	613b      	str	r3, [r7, #16]
 8007784:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PC5     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8007786:	2164      	movs	r1, #100	@ 0x64
 8007788:	187b      	adds	r3, r7, r1
 800778a:	2230      	movs	r2, #48	@ 0x30
 800778c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800778e:	187b      	adds	r3, r7, r1
 8007790:	2202      	movs	r2, #2
 8007792:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007794:	187b      	adds	r3, r7, r1
 8007796:	2200      	movs	r2, #0
 8007798:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800779a:	187b      	adds	r3, r7, r1
 800779c:	2200      	movs	r2, #0
 800779e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 80077a0:	187b      	adds	r3, r7, r1
 80077a2:	2201      	movs	r2, #1
 80077a4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80077a6:	187b      	adds	r3, r7, r1
 80077a8:	4a29      	ldr	r2, [pc, #164]	@ (8007850 <HAL_UART_MspInit+0x14c>)
 80077aa:	0019      	movs	r1, r3
 80077ac:	0010      	movs	r0, r2
 80077ae:	f001 f86d 	bl	800888c <HAL_GPIO_Init>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 80077b2:	e044      	b.n	800783e <HAL_UART_MspInit+0x13a>
  else if(huart->Instance==USART2)
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	4a26      	ldr	r2, [pc, #152]	@ (8007854 <HAL_UART_MspInit+0x150>)
 80077ba:	4293      	cmp	r3, r2
 80077bc:	d13f      	bne.n	800783e <HAL_UART_MspInit+0x13a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80077be:	2118      	movs	r1, #24
 80077c0:	187b      	adds	r3, r7, r1
 80077c2:	2202      	movs	r2, #2
 80077c4:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80077c6:	187b      	adds	r3, r7, r1
 80077c8:	2200      	movs	r2, #0
 80077ca:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80077cc:	187b      	adds	r3, r7, r1
 80077ce:	0018      	movs	r0, r3
 80077d0:	f002 fdd0 	bl	800a374 <HAL_RCCEx_PeriphCLKConfig>
 80077d4:	1e03      	subs	r3, r0, #0
 80077d6:	d001      	beq.n	80077dc <HAL_UART_MspInit+0xd8>
      Error_Handler();
 80077d8:	f7ff f9a8 	bl	8006b2c <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 80077dc:	4b1b      	ldr	r3, [pc, #108]	@ (800784c <HAL_UART_MspInit+0x148>)
 80077de:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80077e0:	4b1a      	ldr	r3, [pc, #104]	@ (800784c <HAL_UART_MspInit+0x148>)
 80077e2:	2180      	movs	r1, #128	@ 0x80
 80077e4:	0289      	lsls	r1, r1, #10
 80077e6:	430a      	orrs	r2, r1
 80077e8:	63da      	str	r2, [r3, #60]	@ 0x3c
 80077ea:	4b18      	ldr	r3, [pc, #96]	@ (800784c <HAL_UART_MspInit+0x148>)
 80077ec:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80077ee:	2380      	movs	r3, #128	@ 0x80
 80077f0:	029b      	lsls	r3, r3, #10
 80077f2:	4013      	ands	r3, r2
 80077f4:	60fb      	str	r3, [r7, #12]
 80077f6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80077f8:	4b14      	ldr	r3, [pc, #80]	@ (800784c <HAL_UART_MspInit+0x148>)
 80077fa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80077fc:	4b13      	ldr	r3, [pc, #76]	@ (800784c <HAL_UART_MspInit+0x148>)
 80077fe:	2101      	movs	r1, #1
 8007800:	430a      	orrs	r2, r1
 8007802:	635a      	str	r2, [r3, #52]	@ 0x34
 8007804:	4b11      	ldr	r3, [pc, #68]	@ (800784c <HAL_UART_MspInit+0x148>)
 8007806:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007808:	2201      	movs	r2, #1
 800780a:	4013      	ands	r3, r2
 800780c:	60bb      	str	r3, [r7, #8]
 800780e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8007810:	2164      	movs	r1, #100	@ 0x64
 8007812:	187b      	adds	r3, r7, r1
 8007814:	220c      	movs	r2, #12
 8007816:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007818:	187b      	adds	r3, r7, r1
 800781a:	2202      	movs	r2, #2
 800781c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800781e:	187b      	adds	r3, r7, r1
 8007820:	2200      	movs	r2, #0
 8007822:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007824:	187b      	adds	r3, r7, r1
 8007826:	2200      	movs	r2, #0
 8007828:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 800782a:	187b      	adds	r3, r7, r1
 800782c:	2201      	movs	r2, #1
 800782e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007830:	187a      	adds	r2, r7, r1
 8007832:	23a0      	movs	r3, #160	@ 0xa0
 8007834:	05db      	lsls	r3, r3, #23
 8007836:	0011      	movs	r1, r2
 8007838:	0018      	movs	r0, r3
 800783a:	f001 f827 	bl	800888c <HAL_GPIO_Init>
}
 800783e:	46c0      	nop			@ (mov r8, r8)
 8007840:	46bd      	mov	sp, r7
 8007842:	b01f      	add	sp, #124	@ 0x7c
 8007844:	bd90      	pop	{r4, r7, pc}
 8007846:	46c0      	nop			@ (mov r8, r8)
 8007848:	40013800 	.word	0x40013800
 800784c:	40021000 	.word	0x40021000
 8007850:	50000800 	.word	0x50000800
 8007854:	40004400 	.word	0x40004400

08007858 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8007858:	b580      	push	{r7, lr}
 800785a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800785c:	46c0      	nop			@ (mov r8, r8)
 800785e:	e7fd      	b.n	800785c <NMI_Handler+0x4>

08007860 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8007860:	b580      	push	{r7, lr}
 8007862:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
	//drawString(0, 150, "ERROR", WHITE, BLACK, 10, 10);
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8007864:	46c0      	nop			@ (mov r8, r8)
 8007866:	e7fd      	b.n	8007864 <HardFault_Handler+0x4>

08007868 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8007868:	b580      	push	{r7, lr}
 800786a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800786c:	46c0      	nop			@ (mov r8, r8)
 800786e:	46bd      	mov	sp, r7
 8007870:	bd80      	pop	{r7, pc}

08007872 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8007872:	b580      	push	{r7, lr}
 8007874:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8007876:	46c0      	nop			@ (mov r8, r8)
 8007878:	46bd      	mov	sp, r7
 800787a:	bd80      	pop	{r7, pc}

0800787c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800787c:	b580      	push	{r7, lr}
 800787e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8007880:	f000 fed0 	bl	8008624 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8007884:	46c0      	nop			@ (mov r8, r8)
 8007886:	46bd      	mov	sp, r7
 8007888:	bd80      	pop	{r7, pc}
	...

0800788c <RTC_TAMP_IRQHandler>:

/**
  * @brief This function handles RTC and TAMP interrupts through EXTI lines 19 and 21.
  */
void RTC_TAMP_IRQHandler(void)
{
 800788c:	b580      	push	{r7, lr}
 800788e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_TAMP_IRQn 0 */

  /* USER CODE END RTC_TAMP_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8007890:	4b05      	ldr	r3, [pc, #20]	@ (80078a8 <RTC_TAMP_IRQHandler+0x1c>)
 8007892:	0018      	movs	r0, r3
 8007894:	f003 fb8c 	bl	800afb0 <HAL_RTC_AlarmIRQHandler>
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 8007898:	4b03      	ldr	r3, [pc, #12]	@ (80078a8 <RTC_TAMP_IRQHandler+0x1c>)
 800789a:	0018      	movs	r0, r3
 800789c:	f003 fd52 	bl	800b344 <HAL_RTCEx_WakeUpTimerIRQHandler>
  /* USER CODE BEGIN RTC_TAMP_IRQn 1 */

  /* USER CODE END RTC_TAMP_IRQn 1 */
}
 80078a0:	46c0      	nop			@ (mov r8, r8)
 80078a2:	46bd      	mov	sp, r7
 80078a4:	bd80      	pop	{r7, pc}
 80078a6:	46c0      	nop			@ (mov r8, r8)
 80078a8:	20001c08 	.word	0x20001c08

080078ac <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and line 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 80078ac:	b580      	push	{r7, lr}
 80078ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */

  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 80078b0:	2002      	movs	r0, #2
 80078b2:	f001 f991 	bl	8008bd8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 80078b6:	46c0      	nop			@ (mov r8, r8)
 80078b8:	46bd      	mov	sp, r7
 80078ba:	bd80      	pop	{r7, pc}

080078bc <EXTI2_3_IRQHandler>:

/**
  * @brief This function handles EXTI line 2 and line 3 interrupts.
  */
void EXTI2_3_IRQHandler(void)
{
 80078bc:	b580      	push	{r7, lr}
 80078be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_3_IRQn 0 */

  /* USER CODE END EXTI2_3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 80078c0:	2004      	movs	r0, #4
 80078c2:	f001 f989 	bl	8008bd8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_3_IRQn 1 */

  /* USER CODE END EXTI2_3_IRQn 1 */
}
 80078c6:	46c0      	nop			@ (mov r8, r8)
 80078c8:	46bd      	mov	sp, r7
 80078ca:	bd80      	pop	{r7, pc}

080078cc <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 80078cc:	b580      	push	{r7, lr}
 80078ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 80078d0:	2380      	movs	r3, #128	@ 0x80
 80078d2:	011b      	lsls	r3, r3, #4
 80078d4:	0018      	movs	r0, r3
 80078d6:	f001 f97f 	bl	8008bd8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 80078da:	46c0      	nop			@ (mov r8, r8)
 80078dc:	46bd      	mov	sp, r7
 80078de:	bd80      	pop	{r7, pc}

080078e0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80078e0:	b580      	push	{r7, lr}
 80078e2:	af00      	add	r7, sp, #0
  return 1;
 80078e4:	2301      	movs	r3, #1
}
 80078e6:	0018      	movs	r0, r3
 80078e8:	46bd      	mov	sp, r7
 80078ea:	bd80      	pop	{r7, pc}

080078ec <_kill>:

int _kill(int pid, int sig)
{
 80078ec:	b580      	push	{r7, lr}
 80078ee:	b082      	sub	sp, #8
 80078f0:	af00      	add	r7, sp, #0
 80078f2:	6078      	str	r0, [r7, #4]
 80078f4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80078f6:	f007 f9b9 	bl	800ec6c <__errno>
 80078fa:	0003      	movs	r3, r0
 80078fc:	2216      	movs	r2, #22
 80078fe:	601a      	str	r2, [r3, #0]
  return -1;
 8007900:	2301      	movs	r3, #1
 8007902:	425b      	negs	r3, r3
}
 8007904:	0018      	movs	r0, r3
 8007906:	46bd      	mov	sp, r7
 8007908:	b002      	add	sp, #8
 800790a:	bd80      	pop	{r7, pc}

0800790c <_exit>:

void _exit (int status)
{
 800790c:	b580      	push	{r7, lr}
 800790e:	b082      	sub	sp, #8
 8007910:	af00      	add	r7, sp, #0
 8007912:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8007914:	2301      	movs	r3, #1
 8007916:	425a      	negs	r2, r3
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	0011      	movs	r1, r2
 800791c:	0018      	movs	r0, r3
 800791e:	f7ff ffe5 	bl	80078ec <_kill>
  while (1) {}    /* Make sure we hang here */
 8007922:	46c0      	nop			@ (mov r8, r8)
 8007924:	e7fd      	b.n	8007922 <_exit+0x16>

08007926 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8007926:	b580      	push	{r7, lr}
 8007928:	b086      	sub	sp, #24
 800792a:	af00      	add	r7, sp, #0
 800792c:	60f8      	str	r0, [r7, #12]
 800792e:	60b9      	str	r1, [r7, #8]
 8007930:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007932:	2300      	movs	r3, #0
 8007934:	617b      	str	r3, [r7, #20]
 8007936:	e00a      	b.n	800794e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8007938:	e000      	b.n	800793c <_read+0x16>
 800793a:	bf00      	nop
 800793c:	0001      	movs	r1, r0
 800793e:	68bb      	ldr	r3, [r7, #8]
 8007940:	1c5a      	adds	r2, r3, #1
 8007942:	60ba      	str	r2, [r7, #8]
 8007944:	b2ca      	uxtb	r2, r1
 8007946:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007948:	697b      	ldr	r3, [r7, #20]
 800794a:	3301      	adds	r3, #1
 800794c:	617b      	str	r3, [r7, #20]
 800794e:	697a      	ldr	r2, [r7, #20]
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	429a      	cmp	r2, r3
 8007954:	dbf0      	blt.n	8007938 <_read+0x12>
  }

  return len;
 8007956:	687b      	ldr	r3, [r7, #4]
}
 8007958:	0018      	movs	r0, r3
 800795a:	46bd      	mov	sp, r7
 800795c:	b006      	add	sp, #24
 800795e:	bd80      	pop	{r7, pc}

08007960 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8007960:	b580      	push	{r7, lr}
 8007962:	b086      	sub	sp, #24
 8007964:	af00      	add	r7, sp, #0
 8007966:	60f8      	str	r0, [r7, #12]
 8007968:	60b9      	str	r1, [r7, #8]
 800796a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800796c:	2300      	movs	r3, #0
 800796e:	617b      	str	r3, [r7, #20]
 8007970:	e009      	b.n	8007986 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8007972:	68bb      	ldr	r3, [r7, #8]
 8007974:	1c5a      	adds	r2, r3, #1
 8007976:	60ba      	str	r2, [r7, #8]
 8007978:	781b      	ldrb	r3, [r3, #0]
 800797a:	0018      	movs	r0, r3
 800797c:	e000      	b.n	8007980 <_write+0x20>
 800797e:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007980:	697b      	ldr	r3, [r7, #20]
 8007982:	3301      	adds	r3, #1
 8007984:	617b      	str	r3, [r7, #20]
 8007986:	697a      	ldr	r2, [r7, #20]
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	429a      	cmp	r2, r3
 800798c:	dbf1      	blt.n	8007972 <_write+0x12>
  }
  return len;
 800798e:	687b      	ldr	r3, [r7, #4]
}
 8007990:	0018      	movs	r0, r3
 8007992:	46bd      	mov	sp, r7
 8007994:	b006      	add	sp, #24
 8007996:	bd80      	pop	{r7, pc}

08007998 <_close>:

int _close(int file)
{
 8007998:	b580      	push	{r7, lr}
 800799a:	b082      	sub	sp, #8
 800799c:	af00      	add	r7, sp, #0
 800799e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80079a0:	2301      	movs	r3, #1
 80079a2:	425b      	negs	r3, r3
}
 80079a4:	0018      	movs	r0, r3
 80079a6:	46bd      	mov	sp, r7
 80079a8:	b002      	add	sp, #8
 80079aa:	bd80      	pop	{r7, pc}

080079ac <_fstat>:


int _fstat(int file, struct stat *st)
{
 80079ac:	b580      	push	{r7, lr}
 80079ae:	b082      	sub	sp, #8
 80079b0:	af00      	add	r7, sp, #0
 80079b2:	6078      	str	r0, [r7, #4]
 80079b4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80079b6:	683b      	ldr	r3, [r7, #0]
 80079b8:	2280      	movs	r2, #128	@ 0x80
 80079ba:	0192      	lsls	r2, r2, #6
 80079bc:	605a      	str	r2, [r3, #4]
  return 0;
 80079be:	2300      	movs	r3, #0
}
 80079c0:	0018      	movs	r0, r3
 80079c2:	46bd      	mov	sp, r7
 80079c4:	b002      	add	sp, #8
 80079c6:	bd80      	pop	{r7, pc}

080079c8 <_isatty>:

int _isatty(int file)
{
 80079c8:	b580      	push	{r7, lr}
 80079ca:	b082      	sub	sp, #8
 80079cc:	af00      	add	r7, sp, #0
 80079ce:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80079d0:	2301      	movs	r3, #1
}
 80079d2:	0018      	movs	r0, r3
 80079d4:	46bd      	mov	sp, r7
 80079d6:	b002      	add	sp, #8
 80079d8:	bd80      	pop	{r7, pc}

080079da <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80079da:	b580      	push	{r7, lr}
 80079dc:	b084      	sub	sp, #16
 80079de:	af00      	add	r7, sp, #0
 80079e0:	60f8      	str	r0, [r7, #12]
 80079e2:	60b9      	str	r1, [r7, #8]
 80079e4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80079e6:	2300      	movs	r3, #0
}
 80079e8:	0018      	movs	r0, r3
 80079ea:	46bd      	mov	sp, r7
 80079ec:	b004      	add	sp, #16
 80079ee:	bd80      	pop	{r7, pc}

080079f0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80079f0:	b580      	push	{r7, lr}
 80079f2:	b086      	sub	sp, #24
 80079f4:	af00      	add	r7, sp, #0
 80079f6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80079f8:	4a14      	ldr	r2, [pc, #80]	@ (8007a4c <_sbrk+0x5c>)
 80079fa:	4b15      	ldr	r3, [pc, #84]	@ (8007a50 <_sbrk+0x60>)
 80079fc:	1ad3      	subs	r3, r2, r3
 80079fe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8007a00:	697b      	ldr	r3, [r7, #20]
 8007a02:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8007a04:	4b13      	ldr	r3, [pc, #76]	@ (8007a54 <_sbrk+0x64>)
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	d102      	bne.n	8007a12 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8007a0c:	4b11      	ldr	r3, [pc, #68]	@ (8007a54 <_sbrk+0x64>)
 8007a0e:	4a12      	ldr	r2, [pc, #72]	@ (8007a58 <_sbrk+0x68>)
 8007a10:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8007a12:	4b10      	ldr	r3, [pc, #64]	@ (8007a54 <_sbrk+0x64>)
 8007a14:	681a      	ldr	r2, [r3, #0]
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	18d3      	adds	r3, r2, r3
 8007a1a:	693a      	ldr	r2, [r7, #16]
 8007a1c:	429a      	cmp	r2, r3
 8007a1e:	d207      	bcs.n	8007a30 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8007a20:	f007 f924 	bl	800ec6c <__errno>
 8007a24:	0003      	movs	r3, r0
 8007a26:	220c      	movs	r2, #12
 8007a28:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8007a2a:	2301      	movs	r3, #1
 8007a2c:	425b      	negs	r3, r3
 8007a2e:	e009      	b.n	8007a44 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8007a30:	4b08      	ldr	r3, [pc, #32]	@ (8007a54 <_sbrk+0x64>)
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8007a36:	4b07      	ldr	r3, [pc, #28]	@ (8007a54 <_sbrk+0x64>)
 8007a38:	681a      	ldr	r2, [r3, #0]
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	18d2      	adds	r2, r2, r3
 8007a3e:	4b05      	ldr	r3, [pc, #20]	@ (8007a54 <_sbrk+0x64>)
 8007a40:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8007a42:	68fb      	ldr	r3, [r7, #12]
}
 8007a44:	0018      	movs	r0, r3
 8007a46:	46bd      	mov	sp, r7
 8007a48:	b006      	add	sp, #24
 8007a4a:	bd80      	pop	{r7, pc}
 8007a4c:	20024000 	.word	0x20024000
 8007a50:	00000400 	.word	0x00000400
 8007a54:	20001e0c 	.word	0x20001e0c
 8007a58:	20001f60 	.word	0x20001f60

08007a5c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8007a5c:	b580      	push	{r7, lr}
 8007a5e:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8007a60:	46c0      	nop			@ (mov r8, r8)
 8007a62:	46bd      	mov	sp, r7
 8007a64:	bd80      	pop	{r7, pc}

08007a66 <json_getValue>:
static inline char const* json_getValue( json_t const* property ) {
 8007a66:	b580      	push	{r7, lr}
 8007a68:	b082      	sub	sp, #8
 8007a6a:	af00      	add	r7, sp, #0
 8007a6c:	6078      	str	r0, [r7, #4]
    return property->u.value;
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	689b      	ldr	r3, [r3, #8]
}
 8007a72:	0018      	movs	r0, r3
 8007a74:	46bd      	mov	sp, r7
 8007a76:	b002      	add	sp, #8
 8007a78:	bd80      	pop	{r7, pc}

08007a7a <json_getType>:
static inline jsonType_t json_getType( json_t const* json ) {
 8007a7a:	b580      	push	{r7, lr}
 8007a7c:	b082      	sub	sp, #8
 8007a7e:	af00      	add	r7, sp, #0
 8007a80:	6078      	str	r0, [r7, #4]
    return json->type;
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	7c1b      	ldrb	r3, [r3, #16]
}
 8007a86:	0018      	movs	r0, r3
 8007a88:	46bd      	mov	sp, r7
 8007a8a:	b002      	add	sp, #8
 8007a8c:	bd80      	pop	{r7, pc}

08007a8e <json_getProperty>:
    unsigned int nextFree;  /**< The index of the next free json property. */
    jsonPool_t pool;
} jsonStaticPool_t;

/* Search a property by its name in a JSON object. */
json_t const* json_getProperty( json_t const* obj, char const* property ) {
 8007a8e:	b580      	push	{r7, lr}
 8007a90:	b084      	sub	sp, #16
 8007a92:	af00      	add	r7, sp, #0
 8007a94:	6078      	str	r0, [r7, #4]
 8007a96:	6039      	str	r1, [r7, #0]
    json_t const* sibling;
    for( sibling = obj->u.c.child; sibling; sibling = sibling->sibling )
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	689b      	ldr	r3, [r3, #8]
 8007a9c:	60fb      	str	r3, [r7, #12]
 8007a9e:	e011      	b.n	8007ac4 <json_getProperty+0x36>
        if ( sibling->name && !strcmp( sibling->name, property ) )
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	685b      	ldr	r3, [r3, #4]
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	d00a      	beq.n	8007abe <json_getProperty+0x30>
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	685b      	ldr	r3, [r3, #4]
 8007aac:	683a      	ldr	r2, [r7, #0]
 8007aae:	0011      	movs	r1, r2
 8007ab0:	0018      	movs	r0, r3
 8007ab2:	f7f8 fb27 	bl	8000104 <strcmp>
 8007ab6:	1e03      	subs	r3, r0, #0
 8007ab8:	d101      	bne.n	8007abe <json_getProperty+0x30>
            return sibling;
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	e006      	b.n	8007acc <json_getProperty+0x3e>
    for( sibling = obj->u.c.child; sibling; sibling = sibling->sibling )
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	60fb      	str	r3, [r7, #12]
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d1ea      	bne.n	8007aa0 <json_getProperty+0x12>
    return 0;
 8007aca:	2300      	movs	r3, #0
}
 8007acc:	0018      	movs	r0, r3
 8007ace:	46bd      	mov	sp, r7
 8007ad0:	b004      	add	sp, #16
 8007ad2:	bd80      	pop	{r7, pc}

08007ad4 <json_getPropertyValue>:

/* Search a property by its name in a JSON object and return its value. */
char const* json_getPropertyValue( json_t const* obj, char const* property ) {
 8007ad4:	b5b0      	push	{r4, r5, r7, lr}
 8007ad6:	b084      	sub	sp, #16
 8007ad8:	af00      	add	r7, sp, #0
 8007ada:	6078      	str	r0, [r7, #4]
 8007adc:	6039      	str	r1, [r7, #0]
	json_t const* field = json_getProperty( obj, property );
 8007ade:	683a      	ldr	r2, [r7, #0]
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	0011      	movs	r1, r2
 8007ae4:	0018      	movs	r0, r3
 8007ae6:	f7ff ffd2 	bl	8007a8e <json_getProperty>
 8007aea:	0003      	movs	r3, r0
 8007aec:	60fb      	str	r3, [r7, #12]
	if ( !field ) return 0;
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	d101      	bne.n	8007af8 <json_getPropertyValue+0x24>
 8007af4:	2300      	movs	r3, #0
 8007af6:	e012      	b.n	8007b1e <json_getPropertyValue+0x4a>
        jsonType_t type = json_getType( field );
 8007af8:	250b      	movs	r5, #11
 8007afa:	197c      	adds	r4, r7, r5
 8007afc:	68fb      	ldr	r3, [r7, #12]
 8007afe:	0018      	movs	r0, r3
 8007b00:	f7ff ffbb 	bl	8007a7a <json_getType>
 8007b04:	0003      	movs	r3, r0
 8007b06:	7023      	strb	r3, [r4, #0]
        if ( JSON_ARRAY >= type ) return 0;
 8007b08:	197b      	adds	r3, r7, r5
 8007b0a:	781b      	ldrb	r3, [r3, #0]
 8007b0c:	2b01      	cmp	r3, #1
 8007b0e:	d801      	bhi.n	8007b14 <json_getPropertyValue+0x40>
 8007b10:	2300      	movs	r3, #0
 8007b12:	e004      	b.n	8007b1e <json_getPropertyValue+0x4a>
	return json_getValue( field );
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	0018      	movs	r0, r3
 8007b18:	f7ff ffa5 	bl	8007a66 <json_getValue>
 8007b1c:	0003      	movs	r3, r0
}
 8007b1e:	0018      	movs	r0, r3
 8007b20:	46bd      	mov	sp, r7
 8007b22:	b004      	add	sp, #16
 8007b24:	bdb0      	pop	{r4, r5, r7, pc}

08007b26 <json_createWithPool>:
static char* objValue( char* ptr, json_t* obj, jsonPool_t* pool );
static char* setToNull( char* ch );
static bool isEndOfPrimitive( char ch );

/* Parse a string to get a json. */
json_t const* json_createWithPool( char *str, jsonPool_t *pool ) {
 8007b26:	b580      	push	{r7, lr}
 8007b28:	b084      	sub	sp, #16
 8007b2a:	af00      	add	r7, sp, #0
 8007b2c:	6078      	str	r0, [r7, #4]
 8007b2e:	6039      	str	r1, [r7, #0]
    char* ptr = goBlank( str );
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	0018      	movs	r0, r3
 8007b34:	f000 fc66 	bl	8008404 <goBlank>
 8007b38:	0003      	movs	r3, r0
 8007b3a:	60fb      	str	r3, [r7, #12]
    if ( !ptr || (*ptr != '{' && *ptr != '[') ) return 0;
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	d007      	beq.n	8007b52 <json_createWithPool+0x2c>
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	781b      	ldrb	r3, [r3, #0]
 8007b46:	2b7b      	cmp	r3, #123	@ 0x7b
 8007b48:	d005      	beq.n	8007b56 <json_createWithPool+0x30>
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	781b      	ldrb	r3, [r3, #0]
 8007b4e:	2b5b      	cmp	r3, #91	@ 0x5b
 8007b50:	d001      	beq.n	8007b56 <json_createWithPool+0x30>
 8007b52:	2300      	movs	r3, #0
 8007b54:	e01d      	b.n	8007b92 <json_createWithPool+0x6c>
    json_t* obj = pool->init( pool );
 8007b56:	683b      	ldr	r3, [r7, #0]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	683a      	ldr	r2, [r7, #0]
 8007b5c:	0010      	movs	r0, r2
 8007b5e:	4798      	blx	r3
 8007b60:	0003      	movs	r3, r0
 8007b62:	60bb      	str	r3, [r7, #8]
    obj->name    = 0;
 8007b64:	68bb      	ldr	r3, [r7, #8]
 8007b66:	2200      	movs	r2, #0
 8007b68:	605a      	str	r2, [r3, #4]
    obj->sibling = 0;
 8007b6a:	68bb      	ldr	r3, [r7, #8]
 8007b6c:	2200      	movs	r2, #0
 8007b6e:	601a      	str	r2, [r3, #0]
    obj->u.c.child = 0;
 8007b70:	68bb      	ldr	r3, [r7, #8]
 8007b72:	2200      	movs	r2, #0
 8007b74:	609a      	str	r2, [r3, #8]
    ptr = objValue( ptr, obj, pool );
 8007b76:	683a      	ldr	r2, [r7, #0]
 8007b78:	68b9      	ldr	r1, [r7, #8]
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	0018      	movs	r0, r3
 8007b7e:	f000 faeb 	bl	8008158 <objValue>
 8007b82:	0003      	movs	r3, r0
 8007b84:	60fb      	str	r3, [r7, #12]
    if ( !ptr ) return 0;
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d101      	bne.n	8007b90 <json_createWithPool+0x6a>
 8007b8c:	2300      	movs	r3, #0
 8007b8e:	e000      	b.n	8007b92 <json_createWithPool+0x6c>
    return obj;
 8007b90:	68bb      	ldr	r3, [r7, #8]
}
 8007b92:	0018      	movs	r0, r3
 8007b94:	46bd      	mov	sp, r7
 8007b96:	b004      	add	sp, #16
 8007b98:	bd80      	pop	{r7, pc}
	...

08007b9c <json_create>:

/* Parse a string to get a json. */
json_t const* json_create( char* str, json_t mem[], unsigned int qty ) {
 8007b9c:	b580      	push	{r7, lr}
 8007b9e:	b08a      	sub	sp, #40	@ 0x28
 8007ba0:	af00      	add	r7, sp, #0
 8007ba2:	60f8      	str	r0, [r7, #12]
 8007ba4:	60b9      	str	r1, [r7, #8]
 8007ba6:	607a      	str	r2, [r7, #4]
    jsonStaticPool_t spool;
    spool.mem = mem;
 8007ba8:	2114      	movs	r1, #20
 8007baa:	187b      	adds	r3, r7, r1
 8007bac:	68ba      	ldr	r2, [r7, #8]
 8007bae:	601a      	str	r2, [r3, #0]
    spool.qty = qty;
 8007bb0:	187b      	adds	r3, r7, r1
 8007bb2:	687a      	ldr	r2, [r7, #4]
 8007bb4:	605a      	str	r2, [r3, #4]
    spool.pool.init = poolInit;
 8007bb6:	187b      	adds	r3, r7, r1
 8007bb8:	4a08      	ldr	r2, [pc, #32]	@ (8007bdc <json_create+0x40>)
 8007bba:	60da      	str	r2, [r3, #12]
    spool.pool.alloc = poolAlloc;
 8007bbc:	187b      	adds	r3, r7, r1
 8007bbe:	4a08      	ldr	r2, [pc, #32]	@ (8007be0 <json_create+0x44>)
 8007bc0:	611a      	str	r2, [r3, #16]
    return json_createWithPool( str, &spool.pool );
 8007bc2:	187b      	adds	r3, r7, r1
 8007bc4:	330c      	adds	r3, #12
 8007bc6:	001a      	movs	r2, r3
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	0011      	movs	r1, r2
 8007bcc:	0018      	movs	r0, r3
 8007bce:	f7ff ffaa 	bl	8007b26 <json_createWithPool>
 8007bd2:	0003      	movs	r3, r0
}
 8007bd4:	0018      	movs	r0, r3
 8007bd6:	46bd      	mov	sp, r7
 8007bd8:	b00a      	add	sp, #40	@ 0x28
 8007bda:	bd80      	pop	{r7, pc}
 8007bdc:	0800832d 	.word	0x0800832d
 8007be0:	0800834d 	.word	0x0800834d

08007be4 <getEscape>:

/** Get a special character with its escape character. Examples:
  * 'b' -> '\\b', 'n' -> '\\n', 't' -> '\\t'
  * @param ch The escape character.
  * @retval  The character code. */
static char getEscape( char ch ) {
 8007be4:	b580      	push	{r7, lr}
 8007be6:	b084      	sub	sp, #16
 8007be8:	af00      	add	r7, sp, #0
 8007bea:	0002      	movs	r2, r0
 8007bec:	1dfb      	adds	r3, r7, #7
 8007bee:	701a      	strb	r2, [r3, #0]
        { '/',  '/'  }, { 'b',  '\b' },
        { 'f',  '\f' }, { 'n',  '\n' },
        { 'r',  '\r' }, { 't',  '\t' },
    };
    unsigned int i;
    for( i = 0; i < sizeof pair / sizeof *pair; ++i )
 8007bf0:	2300      	movs	r3, #0
 8007bf2:	60fb      	str	r3, [r7, #12]
 8007bf4:	e011      	b.n	8007c1a <getEscape+0x36>
        if ( pair[i].ch == ch )
 8007bf6:	4b0d      	ldr	r3, [pc, #52]	@ (8007c2c <getEscape+0x48>)
 8007bf8:	68fa      	ldr	r2, [r7, #12]
 8007bfa:	0052      	lsls	r2, r2, #1
 8007bfc:	5cd3      	ldrb	r3, [r2, r3]
 8007bfe:	1dfa      	adds	r2, r7, #7
 8007c00:	7812      	ldrb	r2, [r2, #0]
 8007c02:	429a      	cmp	r2, r3
 8007c04:	d106      	bne.n	8007c14 <getEscape+0x30>
            return pair[i].code;
 8007c06:	4a09      	ldr	r2, [pc, #36]	@ (8007c2c <getEscape+0x48>)
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	005b      	lsls	r3, r3, #1
 8007c0c:	18d3      	adds	r3, r2, r3
 8007c0e:	3301      	adds	r3, #1
 8007c10:	781b      	ldrb	r3, [r3, #0]
 8007c12:	e006      	b.n	8007c22 <getEscape+0x3e>
    for( i = 0; i < sizeof pair / sizeof *pair; ++i )
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	3301      	adds	r3, #1
 8007c18:	60fb      	str	r3, [r7, #12]
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	2b07      	cmp	r3, #7
 8007c1e:	d9ea      	bls.n	8007bf6 <getEscape+0x12>
    return '\0';
 8007c20:	2300      	movs	r3, #0
}
 8007c22:	0018      	movs	r0, r3
 8007c24:	46bd      	mov	sp, r7
 8007c26:	b004      	add	sp, #16
 8007c28:	bd80      	pop	{r7, pc}
 8007c2a:	46c0      	nop			@ (mov r8, r8)
 8007c2c:	08011ce8 	.word	0x08011ce8

08007c30 <getCharFromUnicode>:

/** Parse 4 characters.
  * @param str Pointer to  first digit.
  * @retval '?' If the four characters are hexadecimal digits.
  * @retval '\0' In other cases. */
static unsigned char getCharFromUnicode( unsigned char const* str ) {
 8007c30:	b580      	push	{r7, lr}
 8007c32:	b084      	sub	sp, #16
 8007c34:	af00      	add	r7, sp, #0
 8007c36:	6078      	str	r0, [r7, #4]
    unsigned int i;
    for( i = 0; i < 4; ++i )
 8007c38:	2300      	movs	r3, #0
 8007c3a:	60fb      	str	r3, [r7, #12]
 8007c3c:	e010      	b.n	8007c60 <getCharFromUnicode+0x30>
        if ( !isxdigit( str[i] ) )
 8007c3e:	687a      	ldr	r2, [r7, #4]
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	18d3      	adds	r3, r2, r3
 8007c44:	781b      	ldrb	r3, [r3, #0]
 8007c46:	1c5a      	adds	r2, r3, #1
 8007c48:	4b09      	ldr	r3, [pc, #36]	@ (8007c70 <getCharFromUnicode+0x40>)
 8007c4a:	18d3      	adds	r3, r2, r3
 8007c4c:	781b      	ldrb	r3, [r3, #0]
 8007c4e:	001a      	movs	r2, r3
 8007c50:	2344      	movs	r3, #68	@ 0x44
 8007c52:	4013      	ands	r3, r2
 8007c54:	d101      	bne.n	8007c5a <getCharFromUnicode+0x2a>
            return '\0';
 8007c56:	2300      	movs	r3, #0
 8007c58:	e006      	b.n	8007c68 <getCharFromUnicode+0x38>
    for( i = 0; i < 4; ++i )
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	3301      	adds	r3, #1
 8007c5e:	60fb      	str	r3, [r7, #12]
 8007c60:	68fb      	ldr	r3, [r7, #12]
 8007c62:	2b03      	cmp	r3, #3
 8007c64:	d9eb      	bls.n	8007c3e <getCharFromUnicode+0xe>
    return '?';
 8007c66:	233f      	movs	r3, #63	@ 0x3f
}
 8007c68:	0018      	movs	r0, r3
 8007c6a:	46bd      	mov	sp, r7
 8007c6c:	b004      	add	sp, #16
 8007c6e:	bd80      	pop	{r7, pc}
 8007c70:	08011f58 	.word	0x08011f58

08007c74 <parseString>:
/** Parse a string and replace the scape characters by their meaning characters.
  * This parser stops when finds the character '\"'. Then replaces '\"' by '\0'.
  * @param str Pointer to first character.
  * @retval Pointer to first non white space after the string. If success.
  * @retval Null pointer if any error occur. */
static char* parseString( char* str ) {
 8007c74:	b5b0      	push	{r4, r5, r7, lr}
 8007c76:	b086      	sub	sp, #24
 8007c78:	af00      	add	r7, sp, #0
 8007c7a:	6078      	str	r0, [r7, #4]
    unsigned char* head = (unsigned char*)str;
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	617b      	str	r3, [r7, #20]
    unsigned char* tail = (unsigned char*)str;
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	613b      	str	r3, [r7, #16]
    for( ; *head; ++head, ++tail ) {
 8007c84:	e04f      	b.n	8007d26 <parseString+0xb2>
        if ( *head == '\"' ) {
 8007c86:	697b      	ldr	r3, [r7, #20]
 8007c88:	781b      	ldrb	r3, [r3, #0]
 8007c8a:	2b22      	cmp	r3, #34	@ 0x22
 8007c8c:	d107      	bne.n	8007c9e <parseString+0x2a>
            *tail = '\0';
 8007c8e:	693b      	ldr	r3, [r7, #16]
 8007c90:	2200      	movs	r2, #0
 8007c92:	701a      	strb	r2, [r3, #0]
            return (char*)++head;
 8007c94:	697b      	ldr	r3, [r7, #20]
 8007c96:	3301      	adds	r3, #1
 8007c98:	617b      	str	r3, [r7, #20]
 8007c9a:	697b      	ldr	r3, [r7, #20]
 8007c9c:	e048      	b.n	8007d30 <parseString+0xbc>
        }
        if ( *head == '\\' ) {
 8007c9e:	697b      	ldr	r3, [r7, #20]
 8007ca0:	781b      	ldrb	r3, [r3, #0]
 8007ca2:	2b5c      	cmp	r3, #92	@ 0x5c
 8007ca4:	d135      	bne.n	8007d12 <parseString+0x9e>
            if ( *++head == 'u' ) {
 8007ca6:	697b      	ldr	r3, [r7, #20]
 8007ca8:	3301      	adds	r3, #1
 8007caa:	617b      	str	r3, [r7, #20]
 8007cac:	697b      	ldr	r3, [r7, #20]
 8007cae:	781b      	ldrb	r3, [r3, #0]
 8007cb0:	2b75      	cmp	r3, #117	@ 0x75
 8007cb2:	d119      	bne.n	8007ce8 <parseString+0x74>
                char const ch = getCharFromUnicode( ++head );
 8007cb4:	697b      	ldr	r3, [r7, #20]
 8007cb6:	3301      	adds	r3, #1
 8007cb8:	617b      	str	r3, [r7, #20]
 8007cba:	250e      	movs	r5, #14
 8007cbc:	197c      	adds	r4, r7, r5
 8007cbe:	697b      	ldr	r3, [r7, #20]
 8007cc0:	0018      	movs	r0, r3
 8007cc2:	f7ff ffb5 	bl	8007c30 <getCharFromUnicode>
 8007cc6:	0003      	movs	r3, r0
 8007cc8:	7023      	strb	r3, [r4, #0]
                if ( ch == '\0' ) return 0;
 8007cca:	197b      	adds	r3, r7, r5
 8007ccc:	781b      	ldrb	r3, [r3, #0]
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	d101      	bne.n	8007cd6 <parseString+0x62>
 8007cd2:	2300      	movs	r3, #0
 8007cd4:	e02c      	b.n	8007d30 <parseString+0xbc>
                *tail = ch;
 8007cd6:	693b      	ldr	r3, [r7, #16]
 8007cd8:	220e      	movs	r2, #14
 8007cda:	18ba      	adds	r2, r7, r2
 8007cdc:	7812      	ldrb	r2, [r2, #0]
 8007cde:	701a      	strb	r2, [r3, #0]
                head += 3;
 8007ce0:	697b      	ldr	r3, [r7, #20]
 8007ce2:	3303      	adds	r3, #3
 8007ce4:	617b      	str	r3, [r7, #20]
 8007ce6:	e018      	b.n	8007d1a <parseString+0xa6>
            }
            else {
                char const esc = getEscape( *head );
 8007ce8:	697b      	ldr	r3, [r7, #20]
 8007cea:	781b      	ldrb	r3, [r3, #0]
 8007cec:	250f      	movs	r5, #15
 8007cee:	197c      	adds	r4, r7, r5
 8007cf0:	0018      	movs	r0, r3
 8007cf2:	f7ff ff77 	bl	8007be4 <getEscape>
 8007cf6:	0003      	movs	r3, r0
 8007cf8:	7023      	strb	r3, [r4, #0]
                if ( esc == '\0' ) return 0;
 8007cfa:	197b      	adds	r3, r7, r5
 8007cfc:	781b      	ldrb	r3, [r3, #0]
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	d101      	bne.n	8007d06 <parseString+0x92>
 8007d02:	2300      	movs	r3, #0
 8007d04:	e014      	b.n	8007d30 <parseString+0xbc>
                *tail = esc;
 8007d06:	693b      	ldr	r3, [r7, #16]
 8007d08:	220f      	movs	r2, #15
 8007d0a:	18ba      	adds	r2, r7, r2
 8007d0c:	7812      	ldrb	r2, [r2, #0]
 8007d0e:	701a      	strb	r2, [r3, #0]
 8007d10:	e003      	b.n	8007d1a <parseString+0xa6>
            }
        }
        else *tail = *head;
 8007d12:	697b      	ldr	r3, [r7, #20]
 8007d14:	781a      	ldrb	r2, [r3, #0]
 8007d16:	693b      	ldr	r3, [r7, #16]
 8007d18:	701a      	strb	r2, [r3, #0]
    for( ; *head; ++head, ++tail ) {
 8007d1a:	697b      	ldr	r3, [r7, #20]
 8007d1c:	3301      	adds	r3, #1
 8007d1e:	617b      	str	r3, [r7, #20]
 8007d20:	693b      	ldr	r3, [r7, #16]
 8007d22:	3301      	adds	r3, #1
 8007d24:	613b      	str	r3, [r7, #16]
 8007d26:	697b      	ldr	r3, [r7, #20]
 8007d28:	781b      	ldrb	r3, [r3, #0]
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	d1ab      	bne.n	8007c86 <parseString+0x12>
    }
    return 0;
 8007d2e:	2300      	movs	r3, #0
}
 8007d30:	0018      	movs	r0, r3
 8007d32:	46bd      	mov	sp, r7
 8007d34:	b006      	add	sp, #24
 8007d36:	bdb0      	pop	{r4, r5, r7, pc}

08007d38 <propertyName>:
/** Parse a string to get the name of a property.
  * @param ptr Pointer to first character.
  * @param property The property to assign the name.
  * @retval Pointer to first of property value. If success.
  * @retval Null pointer if any error occur. */
static char* propertyName( char* ptr, json_t* property ) {
 8007d38:	b580      	push	{r7, lr}
 8007d3a:	b082      	sub	sp, #8
 8007d3c:	af00      	add	r7, sp, #0
 8007d3e:	6078      	str	r0, [r7, #4]
 8007d40:	6039      	str	r1, [r7, #0]
    property->name = ++ptr;
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	3301      	adds	r3, #1
 8007d46:	607b      	str	r3, [r7, #4]
 8007d48:	683b      	ldr	r3, [r7, #0]
 8007d4a:	687a      	ldr	r2, [r7, #4]
 8007d4c:	605a      	str	r2, [r3, #4]
    ptr = parseString( ptr );
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	0018      	movs	r0, r3
 8007d52:	f7ff ff8f 	bl	8007c74 <parseString>
 8007d56:	0003      	movs	r3, r0
 8007d58:	607b      	str	r3, [r7, #4]
    if ( !ptr ) return 0;
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	d101      	bne.n	8007d64 <propertyName+0x2c>
 8007d60:	2300      	movs	r3, #0
 8007d62:	e017      	b.n	8007d94 <propertyName+0x5c>
    ptr = goBlank( ptr );
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	0018      	movs	r0, r3
 8007d68:	f000 fb4c 	bl	8008404 <goBlank>
 8007d6c:	0003      	movs	r3, r0
 8007d6e:	607b      	str	r3, [r7, #4]
    if ( !ptr ) return 0;
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	d101      	bne.n	8007d7a <propertyName+0x42>
 8007d76:	2300      	movs	r3, #0
 8007d78:	e00c      	b.n	8007d94 <propertyName+0x5c>
    if ( *ptr++ != ':' ) return 0;
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	1c5a      	adds	r2, r3, #1
 8007d7e:	607a      	str	r2, [r7, #4]
 8007d80:	781b      	ldrb	r3, [r3, #0]
 8007d82:	2b3a      	cmp	r3, #58	@ 0x3a
 8007d84:	d001      	beq.n	8007d8a <propertyName+0x52>
 8007d86:	2300      	movs	r3, #0
 8007d88:	e004      	b.n	8007d94 <propertyName+0x5c>
    return goBlank( ptr );
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	0018      	movs	r0, r3
 8007d8e:	f000 fb39 	bl	8008404 <goBlank>
 8007d92:	0003      	movs	r3, r0
}
 8007d94:	0018      	movs	r0, r3
 8007d96:	46bd      	mov	sp, r7
 8007d98:	b002      	add	sp, #8
 8007d9a:	bd80      	pop	{r7, pc}

08007d9c <textValue>:
/** Parse a string to get the value of a property when its type is JSON_TEXT.
  * @param ptr Pointer to first character ('\"').
  * @param property The property to assign the name.
  * @retval Pointer to first non white space after the string. If success.
  * @retval Null pointer if any error occur. */
static char* textValue( char* ptr, json_t* property ) {
 8007d9c:	b580      	push	{r7, lr}
 8007d9e:	b082      	sub	sp, #8
 8007da0:	af00      	add	r7, sp, #0
 8007da2:	6078      	str	r0, [r7, #4]
 8007da4:	6039      	str	r1, [r7, #0]
    ++property->u.value;
 8007da6:	683b      	ldr	r3, [r7, #0]
 8007da8:	689b      	ldr	r3, [r3, #8]
 8007daa:	1c5a      	adds	r2, r3, #1
 8007dac:	683b      	ldr	r3, [r7, #0]
 8007dae:	609a      	str	r2, [r3, #8]
    ptr = parseString( ++ptr );
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	3301      	adds	r3, #1
 8007db4:	607b      	str	r3, [r7, #4]
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	0018      	movs	r0, r3
 8007dba:	f7ff ff5b 	bl	8007c74 <parseString>
 8007dbe:	0003      	movs	r3, r0
 8007dc0:	607b      	str	r3, [r7, #4]
    if ( !ptr ) return 0;
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	d101      	bne.n	8007dcc <textValue+0x30>
 8007dc8:	2300      	movs	r3, #0
 8007dca:	e003      	b.n	8007dd4 <textValue+0x38>
    property->type = JSON_TEXT;
 8007dcc:	683b      	ldr	r3, [r7, #0]
 8007dce:	2202      	movs	r2, #2
 8007dd0:	741a      	strb	r2, [r3, #16]
    return ptr;
 8007dd2:	687b      	ldr	r3, [r7, #4]
}
 8007dd4:	0018      	movs	r0, r3
 8007dd6:	46bd      	mov	sp, r7
 8007dd8:	b002      	add	sp, #8
 8007dda:	bd80      	pop	{r7, pc}

08007ddc <checkStr>:
/** Compare two strings until get the null character in the second one.
  * @param ptr sub string
  * @param str main string
  * @retval Pointer to next character.
  * @retval Null pointer if any error occur. */
static char* checkStr( char* ptr, char const* str ) {
 8007ddc:	b580      	push	{r7, lr}
 8007dde:	b082      	sub	sp, #8
 8007de0:	af00      	add	r7, sp, #0
 8007de2:	6078      	str	r0, [r7, #4]
 8007de4:	6039      	str	r1, [r7, #0]
    while( *str )
 8007de6:	e00b      	b.n	8007e00 <checkStr+0x24>
        if ( *ptr++ != *str++ )
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	1c5a      	adds	r2, r3, #1
 8007dec:	607a      	str	r2, [r7, #4]
 8007dee:	781a      	ldrb	r2, [r3, #0]
 8007df0:	683b      	ldr	r3, [r7, #0]
 8007df2:	1c59      	adds	r1, r3, #1
 8007df4:	6039      	str	r1, [r7, #0]
 8007df6:	781b      	ldrb	r3, [r3, #0]
 8007df8:	429a      	cmp	r2, r3
 8007dfa:	d001      	beq.n	8007e00 <checkStr+0x24>
            return 0;
 8007dfc:	2300      	movs	r3, #0
 8007dfe:	e004      	b.n	8007e0a <checkStr+0x2e>
    while( *str )
 8007e00:	683b      	ldr	r3, [r7, #0]
 8007e02:	781b      	ldrb	r3, [r3, #0]
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	d1ef      	bne.n	8007de8 <checkStr+0xc>
    return ptr;
 8007e08:	687b      	ldr	r3, [r7, #4]
}
 8007e0a:	0018      	movs	r0, r3
 8007e0c:	46bd      	mov	sp, r7
 8007e0e:	b002      	add	sp, #8
 8007e10:	bd80      	pop	{r7, pc}

08007e12 <primitiveValue>:
  * @param property Property handler to set the value and the type, (true, false or null).
  * @param value String with the primitive literal.
  * @param type The code of the type. ( JSON_BOOLEAN or JSON_NULL )
  * @retval Pointer to first non white space after the string. If success.
  * @retval Null pointer if any error occur. */
static char* primitiveValue( char* ptr, json_t* property, char const* value, jsonType_t type ) {
 8007e12:	b580      	push	{r7, lr}
 8007e14:	b084      	sub	sp, #16
 8007e16:	af00      	add	r7, sp, #0
 8007e18:	60f8      	str	r0, [r7, #12]
 8007e1a:	60b9      	str	r1, [r7, #8]
 8007e1c:	607a      	str	r2, [r7, #4]
 8007e1e:	001a      	movs	r2, r3
 8007e20:	1cfb      	adds	r3, r7, #3
 8007e22:	701a      	strb	r2, [r3, #0]
    ptr = checkStr( ptr, value );
 8007e24:	687a      	ldr	r2, [r7, #4]
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	0011      	movs	r1, r2
 8007e2a:	0018      	movs	r0, r3
 8007e2c:	f7ff ffd6 	bl	8007ddc <checkStr>
 8007e30:	0003      	movs	r3, r0
 8007e32:	60fb      	str	r3, [r7, #12]
    if ( !ptr || !isEndOfPrimitive( *ptr ) ) return 0;
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d00b      	beq.n	8007e52 <primitiveValue+0x40>
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	781b      	ldrb	r3, [r3, #0]
 8007e3e:	0018      	movs	r0, r3
 8007e40:	f000 fb30 	bl	80084a4 <isEndOfPrimitive>
 8007e44:	0003      	movs	r3, r0
 8007e46:	001a      	movs	r2, r3
 8007e48:	2301      	movs	r3, #1
 8007e4a:	4053      	eors	r3, r2
 8007e4c:	b2db      	uxtb	r3, r3
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	d001      	beq.n	8007e56 <primitiveValue+0x44>
 8007e52:	2300      	movs	r3, #0
 8007e54:	e00a      	b.n	8007e6c <primitiveValue+0x5a>
    ptr = setToNull( ptr );
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	0018      	movs	r0, r3
 8007e5a:	f000 fb05 	bl	8008468 <setToNull>
 8007e5e:	0003      	movs	r3, r0
 8007e60:	60fb      	str	r3, [r7, #12]
    property->type = type;
 8007e62:	68bb      	ldr	r3, [r7, #8]
 8007e64:	1cfa      	adds	r2, r7, #3
 8007e66:	7812      	ldrb	r2, [r2, #0]
 8007e68:	741a      	strb	r2, [r3, #16]
    return ptr;
 8007e6a:	68fb      	ldr	r3, [r7, #12]
}
 8007e6c:	0018      	movs	r0, r3
 8007e6e:	46bd      	mov	sp, r7
 8007e70:	b004      	add	sp, #16
 8007e72:	bd80      	pop	{r7, pc}

08007e74 <trueValue>:
  * If the first character after the value is different of '}' or ']' is set to '\0'.
  * @param ptr Pointer to first character.
  * @param property Property handler to set the value and the type, (true, false or null).
  * @retval Pointer to first non white space after the string. If success.
  * @retval Null pointer if any error occur. */
static char* trueValue( char* ptr, json_t* property ) {
 8007e74:	b580      	push	{r7, lr}
 8007e76:	b082      	sub	sp, #8
 8007e78:	af00      	add	r7, sp, #0
 8007e7a:	6078      	str	r0, [r7, #4]
 8007e7c:	6039      	str	r1, [r7, #0]
    return primitiveValue( ptr, property, "true", JSON_BOOLEAN );
 8007e7e:	4a05      	ldr	r2, [pc, #20]	@ (8007e94 <trueValue+0x20>)
 8007e80:	6839      	ldr	r1, [r7, #0]
 8007e82:	6878      	ldr	r0, [r7, #4]
 8007e84:	2303      	movs	r3, #3
 8007e86:	f7ff ffc4 	bl	8007e12 <primitiveValue>
 8007e8a:	0003      	movs	r3, r0
}
 8007e8c:	0018      	movs	r0, r3
 8007e8e:	46bd      	mov	sp, r7
 8007e90:	b002      	add	sp, #8
 8007e92:	bd80      	pop	{r7, pc}
 8007e94:	080114d4 	.word	0x080114d4

08007e98 <falseValue>:
  * If the first character after the value is different of '}' or ']' is set to '\0'.
  * @param ptr Pointer to first character.
  * @param property Property handler to set the value and the type, (true, false or null).
  * @retval Pointer to first non white space after the string. If success.
  * @retval Null pointer if any error occur. */
static char* falseValue( char* ptr, json_t* property ) {
 8007e98:	b580      	push	{r7, lr}
 8007e9a:	b082      	sub	sp, #8
 8007e9c:	af00      	add	r7, sp, #0
 8007e9e:	6078      	str	r0, [r7, #4]
 8007ea0:	6039      	str	r1, [r7, #0]
    return primitiveValue( ptr, property, "false", JSON_BOOLEAN );
 8007ea2:	4a05      	ldr	r2, [pc, #20]	@ (8007eb8 <falseValue+0x20>)
 8007ea4:	6839      	ldr	r1, [r7, #0]
 8007ea6:	6878      	ldr	r0, [r7, #4]
 8007ea8:	2303      	movs	r3, #3
 8007eaa:	f7ff ffb2 	bl	8007e12 <primitiveValue>
 8007eae:	0003      	movs	r3, r0
}
 8007eb0:	0018      	movs	r0, r3
 8007eb2:	46bd      	mov	sp, r7
 8007eb4:	b002      	add	sp, #8
 8007eb6:	bd80      	pop	{r7, pc}
 8007eb8:	080114dc 	.word	0x080114dc

08007ebc <nullValue>:
  * If the first character after the value is different of '}' or ']' is set to '\0'.
  * @param ptr Pointer to first character.
  * @param property Property handler to set the value and the type, (true, false or null).
  * @retval Pointer to first non white space after the string. If success.
  * @retval Null pointer if any error occur. */
static char* nullValue( char* ptr, json_t* property ) {
 8007ebc:	b580      	push	{r7, lr}
 8007ebe:	b082      	sub	sp, #8
 8007ec0:	af00      	add	r7, sp, #0
 8007ec2:	6078      	str	r0, [r7, #4]
 8007ec4:	6039      	str	r1, [r7, #0]
    return primitiveValue( ptr, property, "null", JSON_NULL );
 8007ec6:	4a05      	ldr	r2, [pc, #20]	@ (8007edc <nullValue+0x20>)
 8007ec8:	6839      	ldr	r1, [r7, #0]
 8007eca:	6878      	ldr	r0, [r7, #4]
 8007ecc:	2306      	movs	r3, #6
 8007ece:	f7ff ffa0 	bl	8007e12 <primitiveValue>
 8007ed2:	0003      	movs	r3, r0
}
 8007ed4:	0018      	movs	r0, r3
 8007ed6:	46bd      	mov	sp, r7
 8007ed8:	b002      	add	sp, #8
 8007eda:	bd80      	pop	{r7, pc}
 8007edc:	080114e4 	.word	0x080114e4

08007ee0 <expValue>:

/** Analyze the exponential part of a real number.
  * @param ptr Pointer to first character.
  * @retval Pointer to first non numerical after the string. If success.
  * @retval Null pointer if any error occur. */
static char* expValue( char* ptr ) {
 8007ee0:	b580      	push	{r7, lr}
 8007ee2:	b082      	sub	sp, #8
 8007ee4:	af00      	add	r7, sp, #0
 8007ee6:	6078      	str	r0, [r7, #4]
    if ( *ptr == '-' || *ptr == '+' ) ++ptr;
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	781b      	ldrb	r3, [r3, #0]
 8007eec:	2b2d      	cmp	r3, #45	@ 0x2d
 8007eee:	d003      	beq.n	8007ef8 <expValue+0x18>
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	781b      	ldrb	r3, [r3, #0]
 8007ef4:	2b2b      	cmp	r3, #43	@ 0x2b
 8007ef6:	d102      	bne.n	8007efe <expValue+0x1e>
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	3301      	adds	r3, #1
 8007efc:	607b      	str	r3, [r7, #4]
    if ( !isdigit( (int)(*ptr) ) ) return 0;
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	781b      	ldrb	r3, [r3, #0]
 8007f02:	1c5a      	adds	r2, r3, #1
 8007f04:	4b0b      	ldr	r3, [pc, #44]	@ (8007f34 <expValue+0x54>)
 8007f06:	18d3      	adds	r3, r2, r3
 8007f08:	781b      	ldrb	r3, [r3, #0]
 8007f0a:	001a      	movs	r2, r3
 8007f0c:	2304      	movs	r3, #4
 8007f0e:	4013      	ands	r3, r2
 8007f10:	d101      	bne.n	8007f16 <expValue+0x36>
 8007f12:	2300      	movs	r3, #0
 8007f14:	e009      	b.n	8007f2a <expValue+0x4a>
    ptr = goNum( ++ptr );
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	3301      	adds	r3, #1
 8007f1a:	607b      	str	r3, [r7, #4]
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	0018      	movs	r0, r3
 8007f20:	f000 fa82 	bl	8008428 <goNum>
 8007f24:	0003      	movs	r3, r0
 8007f26:	607b      	str	r3, [r7, #4]
    return ptr;
 8007f28:	687b      	ldr	r3, [r7, #4]
}
 8007f2a:	0018      	movs	r0, r3
 8007f2c:	46bd      	mov	sp, r7
 8007f2e:	b002      	add	sp, #8
 8007f30:	bd80      	pop	{r7, pc}
 8007f32:	46c0      	nop			@ (mov r8, r8)
 8007f34:	08011f58 	.word	0x08011f58

08007f38 <fraqValue>:

/** Analyze the decimal part of a real number.
  * @param ptr Pointer to first character.
  * @retval Pointer to first non numerical after the string. If success.
  * @retval Null pointer if any error occur. */
static char* fraqValue( char* ptr ) {
 8007f38:	b580      	push	{r7, lr}
 8007f3a:	b082      	sub	sp, #8
 8007f3c:	af00      	add	r7, sp, #0
 8007f3e:	6078      	str	r0, [r7, #4]
    if ( !isdigit( (int)(*ptr) ) ) return 0;
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	781b      	ldrb	r3, [r3, #0]
 8007f44:	1c5a      	adds	r2, r3, #1
 8007f46:	4b0e      	ldr	r3, [pc, #56]	@ (8007f80 <fraqValue+0x48>)
 8007f48:	18d3      	adds	r3, r2, r3
 8007f4a:	781b      	ldrb	r3, [r3, #0]
 8007f4c:	001a      	movs	r2, r3
 8007f4e:	2304      	movs	r3, #4
 8007f50:	4013      	ands	r3, r2
 8007f52:	d101      	bne.n	8007f58 <fraqValue+0x20>
 8007f54:	2300      	movs	r3, #0
 8007f56:	e00e      	b.n	8007f76 <fraqValue+0x3e>
    ptr = goNum( ++ptr );
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	3301      	adds	r3, #1
 8007f5c:	607b      	str	r3, [r7, #4]
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	0018      	movs	r0, r3
 8007f62:	f000 fa61 	bl	8008428 <goNum>
 8007f66:	0003      	movs	r3, r0
 8007f68:	607b      	str	r3, [r7, #4]
    if ( !ptr ) return 0;
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	d101      	bne.n	8007f74 <fraqValue+0x3c>
 8007f70:	2300      	movs	r3, #0
 8007f72:	e000      	b.n	8007f76 <fraqValue+0x3e>
    return ptr;
 8007f74:	687b      	ldr	r3, [r7, #4]
}
 8007f76:	0018      	movs	r0, r3
 8007f78:	46bd      	mov	sp, r7
 8007f7a:	b002      	add	sp, #8
 8007f7c:	bd80      	pop	{r7, pc}
 8007f7e:	46c0      	nop			@ (mov r8, r8)
 8007f80:	08011f58 	.word	0x08011f58

08007f84 <numValue>:
  * If the first character after the value is different of '}' or ']' is set to '\0'.
  * @param ptr Pointer to first character.
  * @param property Property handler to set the value and the type: JSON_REAL or JSON_INTEGER.
  * @retval Pointer to first non white space after the string. If success.
  * @retval Null pointer if any error occur. */
static char* numValue( char* ptr, json_t* property ) {
 8007f84:	b580      	push	{r7, lr}
 8007f86:	b088      	sub	sp, #32
 8007f88:	af00      	add	r7, sp, #0
 8007f8a:	6078      	str	r0, [r7, #4]
 8007f8c:	6039      	str	r1, [r7, #0]
    if ( *ptr == '-' ) ++ptr;
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	781b      	ldrb	r3, [r3, #0]
 8007f92:	2b2d      	cmp	r3, #45	@ 0x2d
 8007f94:	d102      	bne.n	8007f9c <numValue+0x18>
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	3301      	adds	r3, #1
 8007f9a:	607b      	str	r3, [r7, #4]
    if ( !isdigit( (int)(*ptr) ) ) return 0;
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	781b      	ldrb	r3, [r3, #0]
 8007fa0:	1c5a      	adds	r2, r3, #1
 8007fa2:	4b5b      	ldr	r3, [pc, #364]	@ (8008110 <numValue+0x18c>)
 8007fa4:	18d3      	adds	r3, r2, r3
 8007fa6:	781b      	ldrb	r3, [r3, #0]
 8007fa8:	001a      	movs	r2, r3
 8007faa:	2304      	movs	r3, #4
 8007fac:	4013      	ands	r3, r2
 8007fae:	d101      	bne.n	8007fb4 <numValue+0x30>
 8007fb0:	2300      	movs	r3, #0
 8007fb2:	e0a8      	b.n	8008106 <numValue+0x182>
    if ( *ptr != '0' ) {
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	781b      	ldrb	r3, [r3, #0]
 8007fb8:	2b30      	cmp	r3, #48	@ 0x30
 8007fba:	d00a      	beq.n	8007fd2 <numValue+0x4e>
        ptr = goNum( ptr );
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	0018      	movs	r0, r3
 8007fc0:	f000 fa32 	bl	8008428 <goNum>
 8007fc4:	0003      	movs	r3, r0
 8007fc6:	607b      	str	r3, [r7, #4]
        if ( !ptr ) return 0;
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d110      	bne.n	8007ff0 <numValue+0x6c>
 8007fce:	2300      	movs	r3, #0
 8007fd0:	e099      	b.n	8008106 <numValue+0x182>
    }
    else if ( isdigit( (int)(*++ptr) ) ) return 0;
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	3301      	adds	r3, #1
 8007fd6:	607b      	str	r3, [r7, #4]
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	781b      	ldrb	r3, [r3, #0]
 8007fdc:	1c5a      	adds	r2, r3, #1
 8007fde:	4b4c      	ldr	r3, [pc, #304]	@ (8008110 <numValue+0x18c>)
 8007fe0:	18d3      	adds	r3, r2, r3
 8007fe2:	781b      	ldrb	r3, [r3, #0]
 8007fe4:	001a      	movs	r2, r3
 8007fe6:	2304      	movs	r3, #4
 8007fe8:	4013      	ands	r3, r2
 8007fea:	d001      	beq.n	8007ff0 <numValue+0x6c>
 8007fec:	2300      	movs	r3, #0
 8007fee:	e08a      	b.n	8008106 <numValue+0x182>
    property->type = JSON_INTEGER;
 8007ff0:	683b      	ldr	r3, [r7, #0]
 8007ff2:	2204      	movs	r2, #4
 8007ff4:	741a      	strb	r2, [r3, #16]
    if ( *ptr == '.' ) {
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	781b      	ldrb	r3, [r3, #0]
 8007ffa:	2b2e      	cmp	r3, #46	@ 0x2e
 8007ffc:	d110      	bne.n	8008020 <numValue+0x9c>
        ptr = fraqValue( ++ptr );
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	3301      	adds	r3, #1
 8008002:	607b      	str	r3, [r7, #4]
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	0018      	movs	r0, r3
 8008008:	f7ff ff96 	bl	8007f38 <fraqValue>
 800800c:	0003      	movs	r3, r0
 800800e:	607b      	str	r3, [r7, #4]
        if ( !ptr ) return 0;
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	2b00      	cmp	r3, #0
 8008014:	d101      	bne.n	800801a <numValue+0x96>
 8008016:	2300      	movs	r3, #0
 8008018:	e075      	b.n	8008106 <numValue+0x182>
        property->type = JSON_REAL;
 800801a:	683b      	ldr	r3, [r7, #0]
 800801c:	2205      	movs	r2, #5
 800801e:	741a      	strb	r2, [r3, #16]
    }
    if ( *ptr == 'e' || *ptr == 'E' ) {
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	781b      	ldrb	r3, [r3, #0]
 8008024:	2b65      	cmp	r3, #101	@ 0x65
 8008026:	d003      	beq.n	8008030 <numValue+0xac>
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	781b      	ldrb	r3, [r3, #0]
 800802c:	2b45      	cmp	r3, #69	@ 0x45
 800802e:	d110      	bne.n	8008052 <numValue+0xce>
        ptr = expValue( ++ptr );
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	3301      	adds	r3, #1
 8008034:	607b      	str	r3, [r7, #4]
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	0018      	movs	r0, r3
 800803a:	f7ff ff51 	bl	8007ee0 <expValue>
 800803e:	0003      	movs	r3, r0
 8008040:	607b      	str	r3, [r7, #4]
        if ( !ptr ) return 0;
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	2b00      	cmp	r3, #0
 8008046:	d101      	bne.n	800804c <numValue+0xc8>
 8008048:	2300      	movs	r3, #0
 800804a:	e05c      	b.n	8008106 <numValue+0x182>
        property->type = JSON_REAL;
 800804c:	683b      	ldr	r3, [r7, #0]
 800804e:	2205      	movs	r2, #5
 8008050:	741a      	strb	r2, [r3, #16]
    }
    if ( !isEndOfPrimitive( *ptr ) ) return 0;
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	781b      	ldrb	r3, [r3, #0]
 8008056:	0018      	movs	r0, r3
 8008058:	f000 fa24 	bl	80084a4 <isEndOfPrimitive>
 800805c:	0003      	movs	r3, r0
 800805e:	001a      	movs	r2, r3
 8008060:	2301      	movs	r3, #1
 8008062:	4053      	eors	r3, r2
 8008064:	b2db      	uxtb	r3, r3
 8008066:	2b00      	cmp	r3, #0
 8008068:	d001      	beq.n	800806e <numValue+0xea>
 800806a:	2300      	movs	r3, #0
 800806c:	e04b      	b.n	8008106 <numValue+0x182>
    if ( JSON_INTEGER == property->type ) {
 800806e:	683b      	ldr	r3, [r7, #0]
 8008070:	7c1b      	ldrb	r3, [r3, #16]
 8008072:	2b04      	cmp	r3, #4
 8008074:	d140      	bne.n	80080f8 <numValue+0x174>
        char const* value = property->u.value;
 8008076:	683b      	ldr	r3, [r7, #0]
 8008078:	689b      	ldr	r3, [r3, #8]
 800807a:	61fb      	str	r3, [r7, #28]
        bool const negative = *value == '-';
 800807c:	69fb      	ldr	r3, [r7, #28]
 800807e:	781a      	ldrb	r2, [r3, #0]
 8008080:	201b      	movs	r0, #27
 8008082:	183b      	adds	r3, r7, r0
 8008084:	3a2d      	subs	r2, #45	@ 0x2d
 8008086:	4251      	negs	r1, r2
 8008088:	414a      	adcs	r2, r1
 800808a:	701a      	strb	r2, [r3, #0]
        static char const min[] = "-9223372036854775808";
        static char const max[] = "9223372036854775807";
        unsigned int const maxdigits = ( negative? sizeof min: sizeof max ) - 1;
 800808c:	183b      	adds	r3, r7, r0
 800808e:	781b      	ldrb	r3, [r3, #0]
 8008090:	2b00      	cmp	r3, #0
 8008092:	d001      	beq.n	8008098 <numValue+0x114>
 8008094:	2314      	movs	r3, #20
 8008096:	e000      	b.n	800809a <numValue+0x116>
 8008098:	2313      	movs	r3, #19
 800809a:	617b      	str	r3, [r7, #20]
        unsigned int const len = ( unsigned int const ) ( ptr - value );
 800809c:	687a      	ldr	r2, [r7, #4]
 800809e:	69fb      	ldr	r3, [r7, #28]
 80080a0:	1ad3      	subs	r3, r2, r3
 80080a2:	613b      	str	r3, [r7, #16]
        if ( len > maxdigits ) return 0;
 80080a4:	693a      	ldr	r2, [r7, #16]
 80080a6:	697b      	ldr	r3, [r7, #20]
 80080a8:	429a      	cmp	r2, r3
 80080aa:	d901      	bls.n	80080b0 <numValue+0x12c>
 80080ac:	2300      	movs	r3, #0
 80080ae:	e02a      	b.n	8008106 <numValue+0x182>
        if ( len == maxdigits ) {
 80080b0:	693a      	ldr	r2, [r7, #16]
 80080b2:	697b      	ldr	r3, [r7, #20]
 80080b4:	429a      	cmp	r2, r3
 80080b6:	d11f      	bne.n	80080f8 <numValue+0x174>
            char const tmp = *ptr;
 80080b8:	230f      	movs	r3, #15
 80080ba:	18fb      	adds	r3, r7, r3
 80080bc:	687a      	ldr	r2, [r7, #4]
 80080be:	7812      	ldrb	r2, [r2, #0]
 80080c0:	701a      	strb	r2, [r3, #0]
            *ptr = '\0';
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	2200      	movs	r2, #0
 80080c6:	701a      	strb	r2, [r3, #0]
            char const* const threshold = negative ? min: max;
 80080c8:	231b      	movs	r3, #27
 80080ca:	18fb      	adds	r3, r7, r3
 80080cc:	781b      	ldrb	r3, [r3, #0]
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	d001      	beq.n	80080d6 <numValue+0x152>
 80080d2:	4b10      	ldr	r3, [pc, #64]	@ (8008114 <numValue+0x190>)
 80080d4:	e000      	b.n	80080d8 <numValue+0x154>
 80080d6:	4b10      	ldr	r3, [pc, #64]	@ (8008118 <numValue+0x194>)
 80080d8:	60bb      	str	r3, [r7, #8]
            if ( 0 > strcmp( threshold, value ) ) return 0;
 80080da:	69fa      	ldr	r2, [r7, #28]
 80080dc:	68bb      	ldr	r3, [r7, #8]
 80080de:	0011      	movs	r1, r2
 80080e0:	0018      	movs	r0, r3
 80080e2:	f7f8 f80f 	bl	8000104 <strcmp>
 80080e6:	1e03      	subs	r3, r0, #0
 80080e8:	da01      	bge.n	80080ee <numValue+0x16a>
 80080ea:	2300      	movs	r3, #0
 80080ec:	e00b      	b.n	8008106 <numValue+0x182>
            *ptr = tmp;
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	220f      	movs	r2, #15
 80080f2:	18ba      	adds	r2, r7, r2
 80080f4:	7812      	ldrb	r2, [r2, #0]
 80080f6:	701a      	strb	r2, [r3, #0]
        }
    }
    ptr = setToNull( ptr );
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	0018      	movs	r0, r3
 80080fc:	f000 f9b4 	bl	8008468 <setToNull>
 8008100:	0003      	movs	r3, r0
 8008102:	607b      	str	r3, [r7, #4]
    return ptr;
 8008104:	687b      	ldr	r3, [r7, #4]
}
 8008106:	0018      	movs	r0, r3
 8008108:	46bd      	mov	sp, r7
 800810a:	b008      	add	sp, #32
 800810c:	bd80      	pop	{r7, pc}
 800810e:	46c0      	nop			@ (mov r8, r8)
 8008110:	08011f58 	.word	0x08011f58
 8008114:	08011cf8 	.word	0x08011cf8
 8008118:	08011d10 	.word	0x08011d10

0800811c <add>:

/** Add a property to a JSON object or array.
  * @param obj The handler of the JSON object or array.
  * @param property The handler of the property to be added. */
static void add( json_t* obj, json_t* property ) {
 800811c:	b580      	push	{r7, lr}
 800811e:	b082      	sub	sp, #8
 8008120:	af00      	add	r7, sp, #0
 8008122:	6078      	str	r0, [r7, #4]
 8008124:	6039      	str	r1, [r7, #0]
    property->sibling = 0;
 8008126:	683b      	ldr	r3, [r7, #0]
 8008128:	2200      	movs	r2, #0
 800812a:	601a      	str	r2, [r3, #0]
    if ( !obj->u.c.child ){
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	689b      	ldr	r3, [r3, #8]
 8008130:	2b00      	cmp	r3, #0
 8008132:	d106      	bne.n	8008142 <add+0x26>
	    obj->u.c.child = property;
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	683a      	ldr	r2, [r7, #0]
 8008138:	609a      	str	r2, [r3, #8]
	    obj->u.c.last_child = property;
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	683a      	ldr	r2, [r7, #0]
 800813e:	60da      	str	r2, [r3, #12]
    } else {
	    obj->u.c.last_child->sibling = property;
	    obj->u.c.last_child = property;
    }
}
 8008140:	e006      	b.n	8008150 <add+0x34>
	    obj->u.c.last_child->sibling = property;
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	68db      	ldr	r3, [r3, #12]
 8008146:	683a      	ldr	r2, [r7, #0]
 8008148:	601a      	str	r2, [r3, #0]
	    obj->u.c.last_child = property;
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	683a      	ldr	r2, [r7, #0]
 800814e:	60da      	str	r2, [r3, #12]
}
 8008150:	46c0      	nop			@ (mov r8, r8)
 8008152:	46bd      	mov	sp, r7
 8008154:	b002      	add	sp, #8
 8008156:	bd80      	pop	{r7, pc}

08008158 <objValue>:
  * @param ptr Pointer to first character.
  * @param obj The handler of the JSON root object or array.
  * @param pool The handler of a json pool for creating json instances.
  * @retval Pointer to first character after the value. If success.
  * @retval Null pointer if any error occur. */
static char* objValue( char* ptr, json_t* obj, jsonPool_t* pool ) {
 8008158:	b580      	push	{r7, lr}
 800815a:	b088      	sub	sp, #32
 800815c:	af00      	add	r7, sp, #0
 800815e:	60f8      	str	r0, [r7, #12]
 8008160:	60b9      	str	r1, [r7, #8]
 8008162:	607a      	str	r2, [r7, #4]
    obj->type    = *ptr == '{' ? JSON_OBJ : JSON_ARRAY;
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	781b      	ldrb	r3, [r3, #0]
 8008168:	3b7b      	subs	r3, #123	@ 0x7b
 800816a:	1e5a      	subs	r2, r3, #1
 800816c:	4193      	sbcs	r3, r2
 800816e:	b2db      	uxtb	r3, r3
 8008170:	001a      	movs	r2, r3
 8008172:	68bb      	ldr	r3, [r7, #8]
 8008174:	741a      	strb	r2, [r3, #16]
    obj->u.c.child = 0;
 8008176:	68bb      	ldr	r3, [r7, #8]
 8008178:	2200      	movs	r2, #0
 800817a:	609a      	str	r2, [r3, #8]
    obj->sibling = 0;
 800817c:	68bb      	ldr	r3, [r7, #8]
 800817e:	2200      	movs	r2, #0
 8008180:	601a      	str	r2, [r3, #0]
    ptr++;
 8008182:	68fb      	ldr	r3, [r7, #12]
 8008184:	3301      	adds	r3, #1
 8008186:	60fb      	str	r3, [r7, #12]
    for(;;) {
        ptr = goBlank( ptr );
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	0018      	movs	r0, r3
 800818c:	f000 f93a 	bl	8008404 <goBlank>
 8008190:	0003      	movs	r3, r0
 8008192:	60fb      	str	r3, [r7, #12]
        if ( !ptr ) return 0;
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	2b00      	cmp	r3, #0
 8008198:	d101      	bne.n	800819e <objValue+0x46>
 800819a:	2300      	movs	r3, #0
 800819c:	e0c0      	b.n	8008320 <objValue+0x1c8>
        if ( *ptr == ',' ) {
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	781b      	ldrb	r3, [r3, #0]
 80081a2:	2b2c      	cmp	r3, #44	@ 0x2c
 80081a4:	d103      	bne.n	80081ae <objValue+0x56>
            ++ptr;
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	3301      	adds	r3, #1
 80081aa:	60fb      	str	r3, [r7, #12]
            continue;
 80081ac:	e0b7      	b.n	800831e <objValue+0x1c6>
        }
        char const endchar = ( obj->type == JSON_OBJ )? '}': ']';
 80081ae:	68bb      	ldr	r3, [r7, #8]
 80081b0:	7c1b      	ldrb	r3, [r3, #16]
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d101      	bne.n	80081ba <objValue+0x62>
 80081b6:	227d      	movs	r2, #125	@ 0x7d
 80081b8:	e000      	b.n	80081bc <objValue+0x64>
 80081ba:	225d      	movs	r2, #93	@ 0x5d
 80081bc:	211f      	movs	r1, #31
 80081be:	187b      	adds	r3, r7, r1
 80081c0:	701a      	strb	r2, [r3, #0]
        if ( *ptr == endchar ) {
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	781b      	ldrb	r3, [r3, #0]
 80081c6:	187a      	adds	r2, r7, r1
 80081c8:	7812      	ldrb	r2, [r2, #0]
 80081ca:	429a      	cmp	r2, r3
 80081cc:	d116      	bne.n	80081fc <objValue+0xa4>
            *ptr = '\0';
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	2200      	movs	r2, #0
 80081d2:	701a      	strb	r2, [r3, #0]
            json_t* parentObj = obj->sibling;
 80081d4:	68bb      	ldr	r3, [r7, #8]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	617b      	str	r3, [r7, #20]
            if ( !parentObj ) return ++ptr;
 80081da:	697b      	ldr	r3, [r7, #20]
 80081dc:	2b00      	cmp	r3, #0
 80081de:	d104      	bne.n	80081ea <objValue+0x92>
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	3301      	adds	r3, #1
 80081e4:	60fb      	str	r3, [r7, #12]
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	e09a      	b.n	8008320 <objValue+0x1c8>
            obj->sibling = 0;
 80081ea:	68bb      	ldr	r3, [r7, #8]
 80081ec:	2200      	movs	r2, #0
 80081ee:	601a      	str	r2, [r3, #0]
            obj = parentObj;
 80081f0:	697b      	ldr	r3, [r7, #20]
 80081f2:	60bb      	str	r3, [r7, #8]
            ++ptr;
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	3301      	adds	r3, #1
 80081f8:	60fb      	str	r3, [r7, #12]
            continue;
 80081fa:	e090      	b.n	800831e <objValue+0x1c6>
        }
        json_t* property = pool->alloc( pool );
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	685b      	ldr	r3, [r3, #4]
 8008200:	687a      	ldr	r2, [r7, #4]
 8008202:	0010      	movs	r0, r2
 8008204:	4798      	blx	r3
 8008206:	0003      	movs	r3, r0
 8008208:	61bb      	str	r3, [r7, #24]
        if ( !property ) return 0;
 800820a:	69bb      	ldr	r3, [r7, #24]
 800820c:	2b00      	cmp	r3, #0
 800820e:	d101      	bne.n	8008214 <objValue+0xbc>
 8008210:	2300      	movs	r3, #0
 8008212:	e085      	b.n	8008320 <objValue+0x1c8>
        if( obj->type != JSON_ARRAY ) {
 8008214:	68bb      	ldr	r3, [r7, #8]
 8008216:	7c1b      	ldrb	r3, [r3, #16]
 8008218:	2b01      	cmp	r3, #1
 800821a:	d012      	beq.n	8008242 <objValue+0xea>
            if ( *ptr != '\"' ) return 0;
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	781b      	ldrb	r3, [r3, #0]
 8008220:	2b22      	cmp	r3, #34	@ 0x22
 8008222:	d001      	beq.n	8008228 <objValue+0xd0>
 8008224:	2300      	movs	r3, #0
 8008226:	e07b      	b.n	8008320 <objValue+0x1c8>
            ptr = propertyName( ptr, property );
 8008228:	69ba      	ldr	r2, [r7, #24]
 800822a:	68fb      	ldr	r3, [r7, #12]
 800822c:	0011      	movs	r1, r2
 800822e:	0018      	movs	r0, r3
 8008230:	f7ff fd82 	bl	8007d38 <propertyName>
 8008234:	0003      	movs	r3, r0
 8008236:	60fb      	str	r3, [r7, #12]
            if ( !ptr ) return 0;
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	2b00      	cmp	r3, #0
 800823c:	d104      	bne.n	8008248 <objValue+0xf0>
 800823e:	2300      	movs	r3, #0
 8008240:	e06e      	b.n	8008320 <objValue+0x1c8>
        }
        else property->name = 0;
 8008242:	69bb      	ldr	r3, [r7, #24]
 8008244:	2200      	movs	r2, #0
 8008246:	605a      	str	r2, [r3, #4]
        add( obj, property );
 8008248:	69ba      	ldr	r2, [r7, #24]
 800824a:	68bb      	ldr	r3, [r7, #8]
 800824c:	0011      	movs	r1, r2
 800824e:	0018      	movs	r0, r3
 8008250:	f7ff ff64 	bl	800811c <add>
        property->u.value = ptr;
 8008254:	69bb      	ldr	r3, [r7, #24]
 8008256:	68fa      	ldr	r2, [r7, #12]
 8008258:	609a      	str	r2, [r3, #8]
        switch( *ptr ) {
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	781b      	ldrb	r3, [r3, #0]
 800825e:	2b22      	cmp	r3, #34	@ 0x22
 8008260:	d02a      	beq.n	80082b8 <objValue+0x160>
 8008262:	db4d      	blt.n	8008300 <objValue+0x1a8>
 8008264:	2b7b      	cmp	r3, #123	@ 0x7b
 8008266:	dc4b      	bgt.n	8008300 <objValue+0x1a8>
 8008268:	2b5b      	cmp	r3, #91	@ 0x5b
 800826a:	db49      	blt.n	8008300 <objValue+0x1a8>
 800826c:	3b5b      	subs	r3, #91	@ 0x5b
 800826e:	2b20      	cmp	r3, #32
 8008270:	d846      	bhi.n	8008300 <objValue+0x1a8>
 8008272:	009a      	lsls	r2, r3, #2
 8008274:	4b2c      	ldr	r3, [pc, #176]	@ (8008328 <objValue+0x1d0>)
 8008276:	18d3      	adds	r3, r2, r3
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	469f      	mov	pc, r3
            case '{':
                property->type    = JSON_OBJ;
 800827c:	69bb      	ldr	r3, [r7, #24]
 800827e:	2200      	movs	r2, #0
 8008280:	741a      	strb	r2, [r3, #16]
                property->u.c.child = 0;
 8008282:	69bb      	ldr	r3, [r7, #24]
 8008284:	2200      	movs	r2, #0
 8008286:	609a      	str	r2, [r3, #8]
                property->sibling = obj;
 8008288:	69bb      	ldr	r3, [r7, #24]
 800828a:	68ba      	ldr	r2, [r7, #8]
 800828c:	601a      	str	r2, [r3, #0]
                obj = property;
 800828e:	69bb      	ldr	r3, [r7, #24]
 8008290:	60bb      	str	r3, [r7, #8]
                ++ptr;
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	3301      	adds	r3, #1
 8008296:	60fb      	str	r3, [r7, #12]
                break;
 8008298:	e03b      	b.n	8008312 <objValue+0x1ba>
            case '[':
                property->type    = JSON_ARRAY;
 800829a:	69bb      	ldr	r3, [r7, #24]
 800829c:	2201      	movs	r2, #1
 800829e:	741a      	strb	r2, [r3, #16]
                property->u.c.child = 0;
 80082a0:	69bb      	ldr	r3, [r7, #24]
 80082a2:	2200      	movs	r2, #0
 80082a4:	609a      	str	r2, [r3, #8]
                property->sibling = obj;
 80082a6:	69bb      	ldr	r3, [r7, #24]
 80082a8:	68ba      	ldr	r2, [r7, #8]
 80082aa:	601a      	str	r2, [r3, #0]
                obj = property;
 80082ac:	69bb      	ldr	r3, [r7, #24]
 80082ae:	60bb      	str	r3, [r7, #8]
                ++ptr;
 80082b0:	68fb      	ldr	r3, [r7, #12]
 80082b2:	3301      	adds	r3, #1
 80082b4:	60fb      	str	r3, [r7, #12]
                break;
 80082b6:	e02c      	b.n	8008312 <objValue+0x1ba>
            case '\"': ptr = textValue( ptr, property );  break;
 80082b8:	69ba      	ldr	r2, [r7, #24]
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	0011      	movs	r1, r2
 80082be:	0018      	movs	r0, r3
 80082c0:	f7ff fd6c 	bl	8007d9c <textValue>
 80082c4:	0003      	movs	r3, r0
 80082c6:	60fb      	str	r3, [r7, #12]
 80082c8:	e023      	b.n	8008312 <objValue+0x1ba>
            case 't':  ptr = trueValue( ptr, property );  break;
 80082ca:	69ba      	ldr	r2, [r7, #24]
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	0011      	movs	r1, r2
 80082d0:	0018      	movs	r0, r3
 80082d2:	f7ff fdcf 	bl	8007e74 <trueValue>
 80082d6:	0003      	movs	r3, r0
 80082d8:	60fb      	str	r3, [r7, #12]
 80082da:	e01a      	b.n	8008312 <objValue+0x1ba>
            case 'f':  ptr = falseValue( ptr, property ); break;
 80082dc:	69ba      	ldr	r2, [r7, #24]
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	0011      	movs	r1, r2
 80082e2:	0018      	movs	r0, r3
 80082e4:	f7ff fdd8 	bl	8007e98 <falseValue>
 80082e8:	0003      	movs	r3, r0
 80082ea:	60fb      	str	r3, [r7, #12]
 80082ec:	e011      	b.n	8008312 <objValue+0x1ba>
            case 'n':  ptr = nullValue( ptr, property );  break;
 80082ee:	69ba      	ldr	r2, [r7, #24]
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	0011      	movs	r1, r2
 80082f4:	0018      	movs	r0, r3
 80082f6:	f7ff fde1 	bl	8007ebc <nullValue>
 80082fa:	0003      	movs	r3, r0
 80082fc:	60fb      	str	r3, [r7, #12]
 80082fe:	e008      	b.n	8008312 <objValue+0x1ba>
            default:   ptr = numValue( ptr, property );   break;
 8008300:	69ba      	ldr	r2, [r7, #24]
 8008302:	68fb      	ldr	r3, [r7, #12]
 8008304:	0011      	movs	r1, r2
 8008306:	0018      	movs	r0, r3
 8008308:	f7ff fe3c 	bl	8007f84 <numValue>
 800830c:	0003      	movs	r3, r0
 800830e:	60fb      	str	r3, [r7, #12]
 8008310:	46c0      	nop			@ (mov r8, r8)
        }
        if ( !ptr ) return 0;
 8008312:	68fb      	ldr	r3, [r7, #12]
 8008314:	2b00      	cmp	r3, #0
 8008316:	d000      	beq.n	800831a <objValue+0x1c2>
 8008318:	e736      	b.n	8008188 <objValue+0x30>
 800831a:	2300      	movs	r3, #0
 800831c:	e000      	b.n	8008320 <objValue+0x1c8>
    for(;;) {
 800831e:	e733      	b.n	8008188 <objValue+0x30>
    }
}
 8008320:	0018      	movs	r0, r3
 8008322:	46bd      	mov	sp, r7
 8008324:	b008      	add	sp, #32
 8008326:	bd80      	pop	{r7, pc}
 8008328:	08011c64 	.word	0x08011c64

0800832c <poolInit>:

/** Initialize a json pool.
  * @param pool The handler of the pool.
  * @return a instance of a json. */
static json_t* poolInit( jsonPool_t* pool ) {
 800832c:	b580      	push	{r7, lr}
 800832e:	b084      	sub	sp, #16
 8008330:	af00      	add	r7, sp, #0
 8008332:	6078      	str	r0, [r7, #4]
    jsonStaticPool_t *spool = json_containerOf( pool, jsonStaticPool_t, pool );
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	3b0c      	subs	r3, #12
 8008338:	60fb      	str	r3, [r7, #12]
    spool->nextFree = 1;
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	2201      	movs	r2, #1
 800833e:	609a      	str	r2, [r3, #8]
    return spool->mem;
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	681b      	ldr	r3, [r3, #0]
}
 8008344:	0018      	movs	r0, r3
 8008346:	46bd      	mov	sp, r7
 8008348:	b004      	add	sp, #16
 800834a:	bd80      	pop	{r7, pc}

0800834c <poolAlloc>:

/** Create an instance of a json from a pool.
  * @param pool The handler of the pool.
  * @retval The handler of the new instance if success.
  * @retval Null pointer if the pool was empty. */
static json_t* poolAlloc( jsonPool_t* pool ) {
 800834c:	b580      	push	{r7, lr}
 800834e:	b084      	sub	sp, #16
 8008350:	af00      	add	r7, sp, #0
 8008352:	6078      	str	r0, [r7, #4]
    jsonStaticPool_t *spool = json_containerOf( pool, jsonStaticPool_t, pool );
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	3b0c      	subs	r3, #12
 8008358:	60fb      	str	r3, [r7, #12]
    if ( spool->nextFree >= spool->qty ) return 0;
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	689a      	ldr	r2, [r3, #8]
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	685b      	ldr	r3, [r3, #4]
 8008362:	429a      	cmp	r2, r3
 8008364:	d301      	bcc.n	800836a <poolAlloc+0x1e>
 8008366:	2300      	movs	r3, #0
 8008368:	e00b      	b.n	8008382 <poolAlloc+0x36>
    return spool->mem + spool->nextFree++;
 800836a:	68fb      	ldr	r3, [r7, #12]
 800836c:	6819      	ldr	r1, [r3, #0]
 800836e:	68fb      	ldr	r3, [r7, #12]
 8008370:	689a      	ldr	r2, [r3, #8]
 8008372:	1c50      	adds	r0, r2, #1
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	6098      	str	r0, [r3, #8]
 8008378:	0013      	movs	r3, r2
 800837a:	009b      	lsls	r3, r3, #2
 800837c:	189b      	adds	r3, r3, r2
 800837e:	009b      	lsls	r3, r3, #2
 8008380:	18cb      	adds	r3, r1, r3
}
 8008382:	0018      	movs	r0, r3
 8008384:	46bd      	mov	sp, r7
 8008386:	b004      	add	sp, #16
 8008388:	bd80      	pop	{r7, pc}

0800838a <isOneOfThem>:

/** Checks whether an character belongs to set.
  * @param ch Character value to be checked.
  * @param set Set of characters. It is just a null-terminated string.
  * @return true or false there is membership or not. */
static bool isOneOfThem( char ch, char const* set ) {
 800838a:	b580      	push	{r7, lr}
 800838c:	b082      	sub	sp, #8
 800838e:	af00      	add	r7, sp, #0
 8008390:	0002      	movs	r2, r0
 8008392:	6039      	str	r1, [r7, #0]
 8008394:	1dfb      	adds	r3, r7, #7
 8008396:	701a      	strb	r2, [r3, #0]
    while( *set != '\0' )
 8008398:	e009      	b.n	80083ae <isOneOfThem+0x24>
        if ( ch == *set++ )
 800839a:	683b      	ldr	r3, [r7, #0]
 800839c:	1c5a      	adds	r2, r3, #1
 800839e:	603a      	str	r2, [r7, #0]
 80083a0:	781b      	ldrb	r3, [r3, #0]
 80083a2:	1dfa      	adds	r2, r7, #7
 80083a4:	7812      	ldrb	r2, [r2, #0]
 80083a6:	429a      	cmp	r2, r3
 80083a8:	d101      	bne.n	80083ae <isOneOfThem+0x24>
            return true;
 80083aa:	2301      	movs	r3, #1
 80083ac:	e004      	b.n	80083b8 <isOneOfThem+0x2e>
    while( *set != '\0' )
 80083ae:	683b      	ldr	r3, [r7, #0]
 80083b0:	781b      	ldrb	r3, [r3, #0]
 80083b2:	2b00      	cmp	r3, #0
 80083b4:	d1f1      	bne.n	800839a <isOneOfThem+0x10>
    return false;
 80083b6:	2300      	movs	r3, #0
}
 80083b8:	0018      	movs	r0, r3
 80083ba:	46bd      	mov	sp, r7
 80083bc:	b002      	add	sp, #8
 80083be:	bd80      	pop	{r7, pc}

080083c0 <goWhile>:

/** Increases a pointer while it points to a character that belongs to a set.
  * @param str The initial pointer value.
  * @param set Set of characters. It is just a null-terminated string.
  * @return The final pointer value or null pointer if the null character was found. */
static char* goWhile( char* str, char const* set ) {
 80083c0:	b580      	push	{r7, lr}
 80083c2:	b082      	sub	sp, #8
 80083c4:	af00      	add	r7, sp, #0
 80083c6:	6078      	str	r0, [r7, #4]
 80083c8:	6039      	str	r1, [r7, #0]
    for(; *str != '\0'; ++str ) {
 80083ca:	e012      	b.n	80083f2 <goWhile+0x32>
        if ( !isOneOfThem( *str, set ) )
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	781b      	ldrb	r3, [r3, #0]
 80083d0:	683a      	ldr	r2, [r7, #0]
 80083d2:	0011      	movs	r1, r2
 80083d4:	0018      	movs	r0, r3
 80083d6:	f7ff ffd8 	bl	800838a <isOneOfThem>
 80083da:	0003      	movs	r3, r0
 80083dc:	001a      	movs	r2, r3
 80083de:	2301      	movs	r3, #1
 80083e0:	4053      	eors	r3, r2
 80083e2:	b2db      	uxtb	r3, r3
 80083e4:	2b00      	cmp	r3, #0
 80083e6:	d001      	beq.n	80083ec <goWhile+0x2c>
            return str;
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	e007      	b.n	80083fc <goWhile+0x3c>
    for(; *str != '\0'; ++str ) {
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	3301      	adds	r3, #1
 80083f0:	607b      	str	r3, [r7, #4]
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	781b      	ldrb	r3, [r3, #0]
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	d1e8      	bne.n	80083cc <goWhile+0xc>
    }
    return 0;
 80083fa:	2300      	movs	r3, #0
}
 80083fc:	0018      	movs	r0, r3
 80083fe:	46bd      	mov	sp, r7
 8008400:	b002      	add	sp, #8
 8008402:	bd80      	pop	{r7, pc}

08008404 <goBlank>:
static char const* const blank = " \n\r\t\f";

/** Increases a pointer while it points to a white space character.
  * @param str The initial pointer value.
  * @return The final pointer value or null pointer if the null character was found. */
static char* goBlank( char* str ) {
 8008404:	b580      	push	{r7, lr}
 8008406:	b082      	sub	sp, #8
 8008408:	af00      	add	r7, sp, #0
 800840a:	6078      	str	r0, [r7, #4]
    return goWhile( str, blank );
 800840c:	4a05      	ldr	r2, [pc, #20]	@ (8008424 <goBlank+0x20>)
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	0011      	movs	r1, r2
 8008412:	0018      	movs	r0, r3
 8008414:	f7ff ffd4 	bl	80083c0 <goWhile>
 8008418:	0003      	movs	r3, r0
}
 800841a:	0018      	movs	r0, r3
 800841c:	46bd      	mov	sp, r7
 800841e:	b002      	add	sp, #8
 8008420:	bd80      	pop	{r7, pc}
 8008422:	46c0      	nop			@ (mov r8, r8)
 8008424:	080114ec 	.word	0x080114ec

08008428 <goNum>:

/** Increases a pointer while it points to a decimal digit character.
  * @param str The initial pointer value.
  * @return The final pointer value or null pointer if the null character was found. */
static char* goNum( char* str ) {
 8008428:	b580      	push	{r7, lr}
 800842a:	b082      	sub	sp, #8
 800842c:	af00      	add	r7, sp, #0
 800842e:	6078      	str	r0, [r7, #4]
    for( ; *str != '\0'; ++str ) {
 8008430:	e00e      	b.n	8008450 <goNum+0x28>
        if ( !isdigit( (int)(*str) ) )
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	781b      	ldrb	r3, [r3, #0]
 8008436:	1c5a      	adds	r2, r3, #1
 8008438:	4b0a      	ldr	r3, [pc, #40]	@ (8008464 <goNum+0x3c>)
 800843a:	18d3      	adds	r3, r2, r3
 800843c:	781b      	ldrb	r3, [r3, #0]
 800843e:	001a      	movs	r2, r3
 8008440:	2304      	movs	r3, #4
 8008442:	4013      	ands	r3, r2
 8008444:	d101      	bne.n	800844a <goNum+0x22>
            return str;
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	e007      	b.n	800845a <goNum+0x32>
    for( ; *str != '\0'; ++str ) {
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	3301      	adds	r3, #1
 800844e:	607b      	str	r3, [r7, #4]
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	781b      	ldrb	r3, [r3, #0]
 8008454:	2b00      	cmp	r3, #0
 8008456:	d1ec      	bne.n	8008432 <goNum+0xa>
    }
    return 0;
 8008458:	2300      	movs	r3, #0
}
 800845a:	0018      	movs	r0, r3
 800845c:	46bd      	mov	sp, r7
 800845e:	b002      	add	sp, #8
 8008460:	bd80      	pop	{r7, pc}
 8008462:	46c0      	nop			@ (mov r8, r8)
 8008464:	08011f58 	.word	0x08011f58

08008468 <setToNull>:
static char const* const endofblock = "}]";

/** Set a char to '\0' and increase its pointer if the char is different to '}' or ']'.
  * @param ch Pointer to character.
  * @return  Final value pointer. */
static char* setToNull( char* ch ) {
 8008468:	b580      	push	{r7, lr}
 800846a:	b082      	sub	sp, #8
 800846c:	af00      	add	r7, sp, #0
 800846e:	6078      	str	r0, [r7, #4]
    if ( !isOneOfThem( *ch, endofblock ) ) *ch++ = '\0';
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	781b      	ldrb	r3, [r3, #0]
 8008474:	4a0a      	ldr	r2, [pc, #40]	@ (80084a0 <setToNull+0x38>)
 8008476:	0011      	movs	r1, r2
 8008478:	0018      	movs	r0, r3
 800847a:	f7ff ff86 	bl	800838a <isOneOfThem>
 800847e:	0003      	movs	r3, r0
 8008480:	001a      	movs	r2, r3
 8008482:	2301      	movs	r3, #1
 8008484:	4053      	eors	r3, r2
 8008486:	b2db      	uxtb	r3, r3
 8008488:	2b00      	cmp	r3, #0
 800848a:	d004      	beq.n	8008496 <setToNull+0x2e>
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	1c5a      	adds	r2, r3, #1
 8008490:	607a      	str	r2, [r7, #4]
 8008492:	2200      	movs	r2, #0
 8008494:	701a      	strb	r2, [r3, #0]
    return ch;
 8008496:	687b      	ldr	r3, [r7, #4]
}
 8008498:	0018      	movs	r0, r3
 800849a:	46bd      	mov	sp, r7
 800849c:	b002      	add	sp, #8
 800849e:	bd80      	pop	{r7, pc}
 80084a0:	080114f4 	.word	0x080114f4

080084a4 <isEndOfPrimitive>:

/** Indicate if a character is the end of a primitive value. */
static bool isEndOfPrimitive( char ch ) {
 80084a4:	b580      	push	{r7, lr}
 80084a6:	b082      	sub	sp, #8
 80084a8:	af00      	add	r7, sp, #0
 80084aa:	0002      	movs	r2, r0
 80084ac:	1dfb      	adds	r3, r7, #7
 80084ae:	701a      	strb	r2, [r3, #0]
    return ch == ',' || isOneOfThem( ch, blank ) || isOneOfThem( ch, endofblock );
 80084b0:	1dfb      	adds	r3, r7, #7
 80084b2:	781b      	ldrb	r3, [r3, #0]
 80084b4:	2b2c      	cmp	r3, #44	@ 0x2c
 80084b6:	d011      	beq.n	80084dc <isEndOfPrimitive+0x38>
 80084b8:	4a0e      	ldr	r2, [pc, #56]	@ (80084f4 <isEndOfPrimitive+0x50>)
 80084ba:	1dfb      	adds	r3, r7, #7
 80084bc:	781b      	ldrb	r3, [r3, #0]
 80084be:	0011      	movs	r1, r2
 80084c0:	0018      	movs	r0, r3
 80084c2:	f7ff ff62 	bl	800838a <isOneOfThem>
 80084c6:	1e03      	subs	r3, r0, #0
 80084c8:	d108      	bne.n	80084dc <isEndOfPrimitive+0x38>
 80084ca:	4a0b      	ldr	r2, [pc, #44]	@ (80084f8 <isEndOfPrimitive+0x54>)
 80084cc:	1dfb      	adds	r3, r7, #7
 80084ce:	781b      	ldrb	r3, [r3, #0]
 80084d0:	0011      	movs	r1, r2
 80084d2:	0018      	movs	r0, r3
 80084d4:	f7ff ff59 	bl	800838a <isOneOfThem>
 80084d8:	1e03      	subs	r3, r0, #0
 80084da:	d001      	beq.n	80084e0 <isEndOfPrimitive+0x3c>
 80084dc:	2301      	movs	r3, #1
 80084de:	e000      	b.n	80084e2 <isEndOfPrimitive+0x3e>
 80084e0:	2300      	movs	r3, #0
 80084e2:	1c1a      	adds	r2, r3, #0
 80084e4:	2301      	movs	r3, #1
 80084e6:	4013      	ands	r3, r2
 80084e8:	b2db      	uxtb	r3, r3
}
 80084ea:	0018      	movs	r0, r3
 80084ec:	46bd      	mov	sp, r7
 80084ee:	b002      	add	sp, #8
 80084f0:	bd80      	pop	{r7, pc}
 80084f2:	46c0      	nop			@ (mov r8, r8)
 80084f4:	080114ec 	.word	0x080114ec
 80084f8:	080114f4 	.word	0x080114f4

080084fc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80084fc:	480d      	ldr	r0, [pc, #52]	@ (8008534 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80084fe:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8008500:	f7ff faac 	bl	8007a5c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8008504:	480c      	ldr	r0, [pc, #48]	@ (8008538 <LoopForever+0x6>)
  ldr r1, =_edata
 8008506:	490d      	ldr	r1, [pc, #52]	@ (800853c <LoopForever+0xa>)
  ldr r2, =_sidata
 8008508:	4a0d      	ldr	r2, [pc, #52]	@ (8008540 <LoopForever+0xe>)
  movs r3, #0
 800850a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800850c:	e002      	b.n	8008514 <LoopCopyDataInit>

0800850e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800850e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8008510:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8008512:	3304      	adds	r3, #4

08008514 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8008514:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8008516:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8008518:	d3f9      	bcc.n	800850e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800851a:	4a0a      	ldr	r2, [pc, #40]	@ (8008544 <LoopForever+0x12>)
  ldr r4, =_ebss
 800851c:	4c0a      	ldr	r4, [pc, #40]	@ (8008548 <LoopForever+0x16>)
  movs r3, #0
 800851e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8008520:	e001      	b.n	8008526 <LoopFillZerobss>

08008522 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8008522:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8008524:	3204      	adds	r2, #4

08008526 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8008526:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8008528:	d3fb      	bcc.n	8008522 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800852a:	f006 fba5 	bl	800ec78 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 800852e:	f7fc fa9d 	bl	8004a6c <main>

08008532 <LoopForever>:

LoopForever:
  b LoopForever
 8008532:	e7fe      	b.n	8008532 <LoopForever>
  ldr   r0, =_estack
 8008534:	20024000 	.word	0x20024000
  ldr r0, =_sdata
 8008538:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800853c:	20000b7c 	.word	0x20000b7c
  ldr r2, =_sidata
 8008540:	08012188 	.word	0x08012188
  ldr r2, =_sbss
 8008544:	20000b7c 	.word	0x20000b7c
  ldr r4, =_ebss
 8008548:	20001f60 	.word	0x20001f60

0800854c <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800854c:	e7fe      	b.n	800854c <ADC1_COMP_IRQHandler>
	...

08008550 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8008550:	b580      	push	{r7, lr}
 8008552:	b082      	sub	sp, #8
 8008554:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8008556:	1dfb      	adds	r3, r7, #7
 8008558:	2200      	movs	r2, #0
 800855a:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800855c:	4b0b      	ldr	r3, [pc, #44]	@ (800858c <HAL_Init+0x3c>)
 800855e:	681a      	ldr	r2, [r3, #0]
 8008560:	4b0a      	ldr	r3, [pc, #40]	@ (800858c <HAL_Init+0x3c>)
 8008562:	2180      	movs	r1, #128	@ 0x80
 8008564:	0049      	lsls	r1, r1, #1
 8008566:	430a      	orrs	r2, r1
 8008568:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800856a:	2003      	movs	r0, #3
 800856c:	f000 f810 	bl	8008590 <HAL_InitTick>
 8008570:	1e03      	subs	r3, r0, #0
 8008572:	d003      	beq.n	800857c <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8008574:	1dfb      	adds	r3, r7, #7
 8008576:	2201      	movs	r2, #1
 8008578:	701a      	strb	r2, [r3, #0]
 800857a:	e001      	b.n	8008580 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 800857c:	f7fe ff28 	bl	80073d0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8008580:	1dfb      	adds	r3, r7, #7
 8008582:	781b      	ldrb	r3, [r3, #0]
}
 8008584:	0018      	movs	r0, r3
 8008586:	46bd      	mov	sp, r7
 8008588:	b002      	add	sp, #8
 800858a:	bd80      	pop	{r7, pc}
 800858c:	40022000 	.word	0x40022000

08008590 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8008590:	b590      	push	{r4, r7, lr}
 8008592:	b085      	sub	sp, #20
 8008594:	af00      	add	r7, sp, #0
 8008596:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8008598:	230f      	movs	r3, #15
 800859a:	18fb      	adds	r3, r7, r3
 800859c:	2200      	movs	r2, #0
 800859e:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 80085a0:	4b1d      	ldr	r3, [pc, #116]	@ (8008618 <HAL_InitTick+0x88>)
 80085a2:	781b      	ldrb	r3, [r3, #0]
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	d02b      	beq.n	8008600 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 80085a8:	4b1c      	ldr	r3, [pc, #112]	@ (800861c <HAL_InitTick+0x8c>)
 80085aa:	681c      	ldr	r4, [r3, #0]
 80085ac:	4b1a      	ldr	r3, [pc, #104]	@ (8008618 <HAL_InitTick+0x88>)
 80085ae:	781b      	ldrb	r3, [r3, #0]
 80085b0:	0019      	movs	r1, r3
 80085b2:	23fa      	movs	r3, #250	@ 0xfa
 80085b4:	0098      	lsls	r0, r3, #2
 80085b6:	f7f7 fdcb 	bl	8000150 <__udivsi3>
 80085ba:	0003      	movs	r3, r0
 80085bc:	0019      	movs	r1, r3
 80085be:	0020      	movs	r0, r4
 80085c0:	f7f7 fdc6 	bl	8000150 <__udivsi3>
 80085c4:	0003      	movs	r3, r0
 80085c6:	0018      	movs	r0, r3
 80085c8:	f000 f953 	bl	8008872 <HAL_SYSTICK_Config>
 80085cc:	1e03      	subs	r3, r0, #0
 80085ce:	d112      	bne.n	80085f6 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	2b03      	cmp	r3, #3
 80085d4:	d80a      	bhi.n	80085ec <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80085d6:	6879      	ldr	r1, [r7, #4]
 80085d8:	2301      	movs	r3, #1
 80085da:	425b      	negs	r3, r3
 80085dc:	2200      	movs	r2, #0
 80085de:	0018      	movs	r0, r3
 80085e0:	f000 f922 	bl	8008828 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80085e4:	4b0e      	ldr	r3, [pc, #56]	@ (8008620 <HAL_InitTick+0x90>)
 80085e6:	687a      	ldr	r2, [r7, #4]
 80085e8:	601a      	str	r2, [r3, #0]
 80085ea:	e00d      	b.n	8008608 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 80085ec:	230f      	movs	r3, #15
 80085ee:	18fb      	adds	r3, r7, r3
 80085f0:	2201      	movs	r2, #1
 80085f2:	701a      	strb	r2, [r3, #0]
 80085f4:	e008      	b.n	8008608 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 80085f6:	230f      	movs	r3, #15
 80085f8:	18fb      	adds	r3, r7, r3
 80085fa:	2201      	movs	r2, #1
 80085fc:	701a      	strb	r2, [r3, #0]
 80085fe:	e003      	b.n	8008608 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8008600:	230f      	movs	r3, #15
 8008602:	18fb      	adds	r3, r7, r3
 8008604:	2201      	movs	r2, #1
 8008606:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8008608:	230f      	movs	r3, #15
 800860a:	18fb      	adds	r3, r7, r3
 800860c:	781b      	ldrb	r3, [r3, #0]
}
 800860e:	0018      	movs	r0, r3
 8008610:	46bd      	mov	sp, r7
 8008612:	b005      	add	sp, #20
 8008614:	bd90      	pop	{r4, r7, pc}
 8008616:	46c0      	nop			@ (mov r8, r8)
 8008618:	200009b0 	.word	0x200009b0
 800861c:	200009a8 	.word	0x200009a8
 8008620:	200009ac 	.word	0x200009ac

08008624 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8008624:	b580      	push	{r7, lr}
 8008626:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8008628:	4b05      	ldr	r3, [pc, #20]	@ (8008640 <HAL_IncTick+0x1c>)
 800862a:	781b      	ldrb	r3, [r3, #0]
 800862c:	001a      	movs	r2, r3
 800862e:	4b05      	ldr	r3, [pc, #20]	@ (8008644 <HAL_IncTick+0x20>)
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	18d2      	adds	r2, r2, r3
 8008634:	4b03      	ldr	r3, [pc, #12]	@ (8008644 <HAL_IncTick+0x20>)
 8008636:	601a      	str	r2, [r3, #0]
}
 8008638:	46c0      	nop			@ (mov r8, r8)
 800863a:	46bd      	mov	sp, r7
 800863c:	bd80      	pop	{r7, pc}
 800863e:	46c0      	nop			@ (mov r8, r8)
 8008640:	200009b0 	.word	0x200009b0
 8008644:	20001e10 	.word	0x20001e10

08008648 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8008648:	b580      	push	{r7, lr}
 800864a:	af00      	add	r7, sp, #0
  return uwTick;
 800864c:	4b02      	ldr	r3, [pc, #8]	@ (8008658 <HAL_GetTick+0x10>)
 800864e:	681b      	ldr	r3, [r3, #0]
}
 8008650:	0018      	movs	r0, r3
 8008652:	46bd      	mov	sp, r7
 8008654:	bd80      	pop	{r7, pc}
 8008656:	46c0      	nop			@ (mov r8, r8)
 8008658:	20001e10 	.word	0x20001e10

0800865c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800865c:	b580      	push	{r7, lr}
 800865e:	b084      	sub	sp, #16
 8008660:	af00      	add	r7, sp, #0
 8008662:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8008664:	f7ff fff0 	bl	8008648 <HAL_GetTick>
 8008668:	0003      	movs	r3, r0
 800866a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8008670:	68fb      	ldr	r3, [r7, #12]
 8008672:	3301      	adds	r3, #1
 8008674:	d005      	beq.n	8008682 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8008676:	4b0a      	ldr	r3, [pc, #40]	@ (80086a0 <HAL_Delay+0x44>)
 8008678:	781b      	ldrb	r3, [r3, #0]
 800867a:	001a      	movs	r2, r3
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	189b      	adds	r3, r3, r2
 8008680:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8008682:	46c0      	nop			@ (mov r8, r8)
 8008684:	f7ff ffe0 	bl	8008648 <HAL_GetTick>
 8008688:	0002      	movs	r2, r0
 800868a:	68bb      	ldr	r3, [r7, #8]
 800868c:	1ad3      	subs	r3, r2, r3
 800868e:	68fa      	ldr	r2, [r7, #12]
 8008690:	429a      	cmp	r2, r3
 8008692:	d8f7      	bhi.n	8008684 <HAL_Delay+0x28>
  {
  }
}
 8008694:	46c0      	nop			@ (mov r8, r8)
 8008696:	46c0      	nop			@ (mov r8, r8)
 8008698:	46bd      	mov	sp, r7
 800869a:	b004      	add	sp, #16
 800869c:	bd80      	pop	{r7, pc}
 800869e:	46c0      	nop			@ (mov r8, r8)
 80086a0:	200009b0 	.word	0x200009b0

080086a4 <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 80086a4:	b580      	push	{r7, lr}
 80086a6:	b082      	sub	sp, #8
 80086a8:	af00      	add	r7, sp, #0
 80086aa:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 80086ac:	4b06      	ldr	r3, [pc, #24]	@ (80086c8 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	4a06      	ldr	r2, [pc, #24]	@ (80086cc <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 80086b2:	4013      	ands	r3, r2
 80086b4:	0019      	movs	r1, r3
 80086b6:	4b04      	ldr	r3, [pc, #16]	@ (80086c8 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 80086b8:	687a      	ldr	r2, [r7, #4]
 80086ba:	430a      	orrs	r2, r1
 80086bc:	601a      	str	r2, [r3, #0]
}
 80086be:	46c0      	nop			@ (mov r8, r8)
 80086c0:	46bd      	mov	sp, r7
 80086c2:	b002      	add	sp, #8
 80086c4:	bd80      	pop	{r7, pc}
 80086c6:	46c0      	nop			@ (mov r8, r8)
 80086c8:	40010000 	.word	0x40010000
 80086cc:	fffff9ff 	.word	0xfffff9ff

080086d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80086d0:	b580      	push	{r7, lr}
 80086d2:	b082      	sub	sp, #8
 80086d4:	af00      	add	r7, sp, #0
 80086d6:	0002      	movs	r2, r0
 80086d8:	1dfb      	adds	r3, r7, #7
 80086da:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80086dc:	1dfb      	adds	r3, r7, #7
 80086de:	781b      	ldrb	r3, [r3, #0]
 80086e0:	2b7f      	cmp	r3, #127	@ 0x7f
 80086e2:	d809      	bhi.n	80086f8 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80086e4:	1dfb      	adds	r3, r7, #7
 80086e6:	781b      	ldrb	r3, [r3, #0]
 80086e8:	001a      	movs	r2, r3
 80086ea:	231f      	movs	r3, #31
 80086ec:	401a      	ands	r2, r3
 80086ee:	4b04      	ldr	r3, [pc, #16]	@ (8008700 <__NVIC_EnableIRQ+0x30>)
 80086f0:	2101      	movs	r1, #1
 80086f2:	4091      	lsls	r1, r2
 80086f4:	000a      	movs	r2, r1
 80086f6:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 80086f8:	46c0      	nop			@ (mov r8, r8)
 80086fa:	46bd      	mov	sp, r7
 80086fc:	b002      	add	sp, #8
 80086fe:	bd80      	pop	{r7, pc}
 8008700:	e000e100 	.word	0xe000e100

08008704 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8008704:	b590      	push	{r4, r7, lr}
 8008706:	b083      	sub	sp, #12
 8008708:	af00      	add	r7, sp, #0
 800870a:	0002      	movs	r2, r0
 800870c:	6039      	str	r1, [r7, #0]
 800870e:	1dfb      	adds	r3, r7, #7
 8008710:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8008712:	1dfb      	adds	r3, r7, #7
 8008714:	781b      	ldrb	r3, [r3, #0]
 8008716:	2b7f      	cmp	r3, #127	@ 0x7f
 8008718:	d828      	bhi.n	800876c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800871a:	4a2f      	ldr	r2, [pc, #188]	@ (80087d8 <__NVIC_SetPriority+0xd4>)
 800871c:	1dfb      	adds	r3, r7, #7
 800871e:	781b      	ldrb	r3, [r3, #0]
 8008720:	b25b      	sxtb	r3, r3
 8008722:	089b      	lsrs	r3, r3, #2
 8008724:	33c0      	adds	r3, #192	@ 0xc0
 8008726:	009b      	lsls	r3, r3, #2
 8008728:	589b      	ldr	r3, [r3, r2]
 800872a:	1dfa      	adds	r2, r7, #7
 800872c:	7812      	ldrb	r2, [r2, #0]
 800872e:	0011      	movs	r1, r2
 8008730:	2203      	movs	r2, #3
 8008732:	400a      	ands	r2, r1
 8008734:	00d2      	lsls	r2, r2, #3
 8008736:	21ff      	movs	r1, #255	@ 0xff
 8008738:	4091      	lsls	r1, r2
 800873a:	000a      	movs	r2, r1
 800873c:	43d2      	mvns	r2, r2
 800873e:	401a      	ands	r2, r3
 8008740:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8008742:	683b      	ldr	r3, [r7, #0]
 8008744:	019b      	lsls	r3, r3, #6
 8008746:	22ff      	movs	r2, #255	@ 0xff
 8008748:	401a      	ands	r2, r3
 800874a:	1dfb      	adds	r3, r7, #7
 800874c:	781b      	ldrb	r3, [r3, #0]
 800874e:	0018      	movs	r0, r3
 8008750:	2303      	movs	r3, #3
 8008752:	4003      	ands	r3, r0
 8008754:	00db      	lsls	r3, r3, #3
 8008756:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8008758:	481f      	ldr	r0, [pc, #124]	@ (80087d8 <__NVIC_SetPriority+0xd4>)
 800875a:	1dfb      	adds	r3, r7, #7
 800875c:	781b      	ldrb	r3, [r3, #0]
 800875e:	b25b      	sxtb	r3, r3
 8008760:	089b      	lsrs	r3, r3, #2
 8008762:	430a      	orrs	r2, r1
 8008764:	33c0      	adds	r3, #192	@ 0xc0
 8008766:	009b      	lsls	r3, r3, #2
 8008768:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800876a:	e031      	b.n	80087d0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800876c:	4a1b      	ldr	r2, [pc, #108]	@ (80087dc <__NVIC_SetPriority+0xd8>)
 800876e:	1dfb      	adds	r3, r7, #7
 8008770:	781b      	ldrb	r3, [r3, #0]
 8008772:	0019      	movs	r1, r3
 8008774:	230f      	movs	r3, #15
 8008776:	400b      	ands	r3, r1
 8008778:	3b08      	subs	r3, #8
 800877a:	089b      	lsrs	r3, r3, #2
 800877c:	3306      	adds	r3, #6
 800877e:	009b      	lsls	r3, r3, #2
 8008780:	18d3      	adds	r3, r2, r3
 8008782:	3304      	adds	r3, #4
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	1dfa      	adds	r2, r7, #7
 8008788:	7812      	ldrb	r2, [r2, #0]
 800878a:	0011      	movs	r1, r2
 800878c:	2203      	movs	r2, #3
 800878e:	400a      	ands	r2, r1
 8008790:	00d2      	lsls	r2, r2, #3
 8008792:	21ff      	movs	r1, #255	@ 0xff
 8008794:	4091      	lsls	r1, r2
 8008796:	000a      	movs	r2, r1
 8008798:	43d2      	mvns	r2, r2
 800879a:	401a      	ands	r2, r3
 800879c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800879e:	683b      	ldr	r3, [r7, #0]
 80087a0:	019b      	lsls	r3, r3, #6
 80087a2:	22ff      	movs	r2, #255	@ 0xff
 80087a4:	401a      	ands	r2, r3
 80087a6:	1dfb      	adds	r3, r7, #7
 80087a8:	781b      	ldrb	r3, [r3, #0]
 80087aa:	0018      	movs	r0, r3
 80087ac:	2303      	movs	r3, #3
 80087ae:	4003      	ands	r3, r0
 80087b0:	00db      	lsls	r3, r3, #3
 80087b2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80087b4:	4809      	ldr	r0, [pc, #36]	@ (80087dc <__NVIC_SetPriority+0xd8>)
 80087b6:	1dfb      	adds	r3, r7, #7
 80087b8:	781b      	ldrb	r3, [r3, #0]
 80087ba:	001c      	movs	r4, r3
 80087bc:	230f      	movs	r3, #15
 80087be:	4023      	ands	r3, r4
 80087c0:	3b08      	subs	r3, #8
 80087c2:	089b      	lsrs	r3, r3, #2
 80087c4:	430a      	orrs	r2, r1
 80087c6:	3306      	adds	r3, #6
 80087c8:	009b      	lsls	r3, r3, #2
 80087ca:	18c3      	adds	r3, r0, r3
 80087cc:	3304      	adds	r3, #4
 80087ce:	601a      	str	r2, [r3, #0]
}
 80087d0:	46c0      	nop			@ (mov r8, r8)
 80087d2:	46bd      	mov	sp, r7
 80087d4:	b003      	add	sp, #12
 80087d6:	bd90      	pop	{r4, r7, pc}
 80087d8:	e000e100 	.word	0xe000e100
 80087dc:	e000ed00 	.word	0xe000ed00

080087e0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80087e0:	b580      	push	{r7, lr}
 80087e2:	b082      	sub	sp, #8
 80087e4:	af00      	add	r7, sp, #0
 80087e6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	1e5a      	subs	r2, r3, #1
 80087ec:	2380      	movs	r3, #128	@ 0x80
 80087ee:	045b      	lsls	r3, r3, #17
 80087f0:	429a      	cmp	r2, r3
 80087f2:	d301      	bcc.n	80087f8 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80087f4:	2301      	movs	r3, #1
 80087f6:	e010      	b.n	800881a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80087f8:	4b0a      	ldr	r3, [pc, #40]	@ (8008824 <SysTick_Config+0x44>)
 80087fa:	687a      	ldr	r2, [r7, #4]
 80087fc:	3a01      	subs	r2, #1
 80087fe:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8008800:	2301      	movs	r3, #1
 8008802:	425b      	negs	r3, r3
 8008804:	2103      	movs	r1, #3
 8008806:	0018      	movs	r0, r3
 8008808:	f7ff ff7c 	bl	8008704 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800880c:	4b05      	ldr	r3, [pc, #20]	@ (8008824 <SysTick_Config+0x44>)
 800880e:	2200      	movs	r2, #0
 8008810:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8008812:	4b04      	ldr	r3, [pc, #16]	@ (8008824 <SysTick_Config+0x44>)
 8008814:	2207      	movs	r2, #7
 8008816:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8008818:	2300      	movs	r3, #0
}
 800881a:	0018      	movs	r0, r3
 800881c:	46bd      	mov	sp, r7
 800881e:	b002      	add	sp, #8
 8008820:	bd80      	pop	{r7, pc}
 8008822:	46c0      	nop			@ (mov r8, r8)
 8008824:	e000e010 	.word	0xe000e010

08008828 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8008828:	b580      	push	{r7, lr}
 800882a:	b084      	sub	sp, #16
 800882c:	af00      	add	r7, sp, #0
 800882e:	60b9      	str	r1, [r7, #8]
 8008830:	607a      	str	r2, [r7, #4]
 8008832:	210f      	movs	r1, #15
 8008834:	187b      	adds	r3, r7, r1
 8008836:	1c02      	adds	r2, r0, #0
 8008838:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 800883a:	68ba      	ldr	r2, [r7, #8]
 800883c:	187b      	adds	r3, r7, r1
 800883e:	781b      	ldrb	r3, [r3, #0]
 8008840:	b25b      	sxtb	r3, r3
 8008842:	0011      	movs	r1, r2
 8008844:	0018      	movs	r0, r3
 8008846:	f7ff ff5d 	bl	8008704 <__NVIC_SetPriority>
}
 800884a:	46c0      	nop			@ (mov r8, r8)
 800884c:	46bd      	mov	sp, r7
 800884e:	b004      	add	sp, #16
 8008850:	bd80      	pop	{r7, pc}

08008852 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8008852:	b580      	push	{r7, lr}
 8008854:	b082      	sub	sp, #8
 8008856:	af00      	add	r7, sp, #0
 8008858:	0002      	movs	r2, r0
 800885a:	1dfb      	adds	r3, r7, #7
 800885c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800885e:	1dfb      	adds	r3, r7, #7
 8008860:	781b      	ldrb	r3, [r3, #0]
 8008862:	b25b      	sxtb	r3, r3
 8008864:	0018      	movs	r0, r3
 8008866:	f7ff ff33 	bl	80086d0 <__NVIC_EnableIRQ>
}
 800886a:	46c0      	nop			@ (mov r8, r8)
 800886c:	46bd      	mov	sp, r7
 800886e:	b002      	add	sp, #8
 8008870:	bd80      	pop	{r7, pc}

08008872 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8008872:	b580      	push	{r7, lr}
 8008874:	b082      	sub	sp, #8
 8008876:	af00      	add	r7, sp, #0
 8008878:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	0018      	movs	r0, r3
 800887e:	f7ff ffaf 	bl	80087e0 <SysTick_Config>
 8008882:	0003      	movs	r3, r0
}
 8008884:	0018      	movs	r0, r3
 8008886:	46bd      	mov	sp, r7
 8008888:	b002      	add	sp, #8
 800888a:	bd80      	pop	{r7, pc}

0800888c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800888c:	b580      	push	{r7, lr}
 800888e:	b086      	sub	sp, #24
 8008890:	af00      	add	r7, sp, #0
 8008892:	6078      	str	r0, [r7, #4]
 8008894:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8008896:	2300      	movs	r3, #0
 8008898:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800889a:	e14d      	b.n	8008b38 <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800889c:	683b      	ldr	r3, [r7, #0]
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	2101      	movs	r1, #1
 80088a2:	697a      	ldr	r2, [r7, #20]
 80088a4:	4091      	lsls	r1, r2
 80088a6:	000a      	movs	r2, r1
 80088a8:	4013      	ands	r3, r2
 80088aa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80088ac:	68fb      	ldr	r3, [r7, #12]
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	d100      	bne.n	80088b4 <HAL_GPIO_Init+0x28>
 80088b2:	e13e      	b.n	8008b32 <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80088b4:	683b      	ldr	r3, [r7, #0]
 80088b6:	685b      	ldr	r3, [r3, #4]
 80088b8:	2203      	movs	r2, #3
 80088ba:	4013      	ands	r3, r2
 80088bc:	2b01      	cmp	r3, #1
 80088be:	d005      	beq.n	80088cc <HAL_GPIO_Init+0x40>
 80088c0:	683b      	ldr	r3, [r7, #0]
 80088c2:	685b      	ldr	r3, [r3, #4]
 80088c4:	2203      	movs	r2, #3
 80088c6:	4013      	ands	r3, r2
 80088c8:	2b02      	cmp	r3, #2
 80088ca:	d130      	bne.n	800892e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	689b      	ldr	r3, [r3, #8]
 80088d0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80088d2:	697b      	ldr	r3, [r7, #20]
 80088d4:	005b      	lsls	r3, r3, #1
 80088d6:	2203      	movs	r2, #3
 80088d8:	409a      	lsls	r2, r3
 80088da:	0013      	movs	r3, r2
 80088dc:	43da      	mvns	r2, r3
 80088de:	693b      	ldr	r3, [r7, #16]
 80088e0:	4013      	ands	r3, r2
 80088e2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80088e4:	683b      	ldr	r3, [r7, #0]
 80088e6:	68da      	ldr	r2, [r3, #12]
 80088e8:	697b      	ldr	r3, [r7, #20]
 80088ea:	005b      	lsls	r3, r3, #1
 80088ec:	409a      	lsls	r2, r3
 80088ee:	0013      	movs	r3, r2
 80088f0:	693a      	ldr	r2, [r7, #16]
 80088f2:	4313      	orrs	r3, r2
 80088f4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	693a      	ldr	r2, [r7, #16]
 80088fa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	685b      	ldr	r3, [r3, #4]
 8008900:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8008902:	2201      	movs	r2, #1
 8008904:	697b      	ldr	r3, [r7, #20]
 8008906:	409a      	lsls	r2, r3
 8008908:	0013      	movs	r3, r2
 800890a:	43da      	mvns	r2, r3
 800890c:	693b      	ldr	r3, [r7, #16]
 800890e:	4013      	ands	r3, r2
 8008910:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8008912:	683b      	ldr	r3, [r7, #0]
 8008914:	685b      	ldr	r3, [r3, #4]
 8008916:	091b      	lsrs	r3, r3, #4
 8008918:	2201      	movs	r2, #1
 800891a:	401a      	ands	r2, r3
 800891c:	697b      	ldr	r3, [r7, #20]
 800891e:	409a      	lsls	r2, r3
 8008920:	0013      	movs	r3, r2
 8008922:	693a      	ldr	r2, [r7, #16]
 8008924:	4313      	orrs	r3, r2
 8008926:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	693a      	ldr	r2, [r7, #16]
 800892c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800892e:	683b      	ldr	r3, [r7, #0]
 8008930:	685b      	ldr	r3, [r3, #4]
 8008932:	2203      	movs	r2, #3
 8008934:	4013      	ands	r3, r2
 8008936:	2b03      	cmp	r3, #3
 8008938:	d017      	beq.n	800896a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	68db      	ldr	r3, [r3, #12]
 800893e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8008940:	697b      	ldr	r3, [r7, #20]
 8008942:	005b      	lsls	r3, r3, #1
 8008944:	2203      	movs	r2, #3
 8008946:	409a      	lsls	r2, r3
 8008948:	0013      	movs	r3, r2
 800894a:	43da      	mvns	r2, r3
 800894c:	693b      	ldr	r3, [r7, #16]
 800894e:	4013      	ands	r3, r2
 8008950:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8008952:	683b      	ldr	r3, [r7, #0]
 8008954:	689a      	ldr	r2, [r3, #8]
 8008956:	697b      	ldr	r3, [r7, #20]
 8008958:	005b      	lsls	r3, r3, #1
 800895a:	409a      	lsls	r2, r3
 800895c:	0013      	movs	r3, r2
 800895e:	693a      	ldr	r2, [r7, #16]
 8008960:	4313      	orrs	r3, r2
 8008962:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	693a      	ldr	r2, [r7, #16]
 8008968:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800896a:	683b      	ldr	r3, [r7, #0]
 800896c:	685b      	ldr	r3, [r3, #4]
 800896e:	2203      	movs	r2, #3
 8008970:	4013      	ands	r3, r2
 8008972:	2b02      	cmp	r3, #2
 8008974:	d123      	bne.n	80089be <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8008976:	697b      	ldr	r3, [r7, #20]
 8008978:	08da      	lsrs	r2, r3, #3
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	3208      	adds	r2, #8
 800897e:	0092      	lsls	r2, r2, #2
 8008980:	58d3      	ldr	r3, [r2, r3]
 8008982:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8008984:	697b      	ldr	r3, [r7, #20]
 8008986:	2207      	movs	r2, #7
 8008988:	4013      	ands	r3, r2
 800898a:	009b      	lsls	r3, r3, #2
 800898c:	220f      	movs	r2, #15
 800898e:	409a      	lsls	r2, r3
 8008990:	0013      	movs	r3, r2
 8008992:	43da      	mvns	r2, r3
 8008994:	693b      	ldr	r3, [r7, #16]
 8008996:	4013      	ands	r3, r2
 8008998:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800899a:	683b      	ldr	r3, [r7, #0]
 800899c:	691a      	ldr	r2, [r3, #16]
 800899e:	697b      	ldr	r3, [r7, #20]
 80089a0:	2107      	movs	r1, #7
 80089a2:	400b      	ands	r3, r1
 80089a4:	009b      	lsls	r3, r3, #2
 80089a6:	409a      	lsls	r2, r3
 80089a8:	0013      	movs	r3, r2
 80089aa:	693a      	ldr	r2, [r7, #16]
 80089ac:	4313      	orrs	r3, r2
 80089ae:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80089b0:	697b      	ldr	r3, [r7, #20]
 80089b2:	08da      	lsrs	r2, r3, #3
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	3208      	adds	r2, #8
 80089b8:	0092      	lsls	r2, r2, #2
 80089ba:	6939      	ldr	r1, [r7, #16]
 80089bc:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80089c4:	697b      	ldr	r3, [r7, #20]
 80089c6:	005b      	lsls	r3, r3, #1
 80089c8:	2203      	movs	r2, #3
 80089ca:	409a      	lsls	r2, r3
 80089cc:	0013      	movs	r3, r2
 80089ce:	43da      	mvns	r2, r3
 80089d0:	693b      	ldr	r3, [r7, #16]
 80089d2:	4013      	ands	r3, r2
 80089d4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80089d6:	683b      	ldr	r3, [r7, #0]
 80089d8:	685b      	ldr	r3, [r3, #4]
 80089da:	2203      	movs	r2, #3
 80089dc:	401a      	ands	r2, r3
 80089de:	697b      	ldr	r3, [r7, #20]
 80089e0:	005b      	lsls	r3, r3, #1
 80089e2:	409a      	lsls	r2, r3
 80089e4:	0013      	movs	r3, r2
 80089e6:	693a      	ldr	r2, [r7, #16]
 80089e8:	4313      	orrs	r3, r2
 80089ea:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	693a      	ldr	r2, [r7, #16]
 80089f0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80089f2:	683b      	ldr	r3, [r7, #0]
 80089f4:	685a      	ldr	r2, [r3, #4]
 80089f6:	23c0      	movs	r3, #192	@ 0xc0
 80089f8:	029b      	lsls	r3, r3, #10
 80089fa:	4013      	ands	r3, r2
 80089fc:	d100      	bne.n	8008a00 <HAL_GPIO_Init+0x174>
 80089fe:	e098      	b.n	8008b32 <HAL_GPIO_Init+0x2a6>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8008a00:	4a53      	ldr	r2, [pc, #332]	@ (8008b50 <HAL_GPIO_Init+0x2c4>)
 8008a02:	697b      	ldr	r3, [r7, #20]
 8008a04:	089b      	lsrs	r3, r3, #2
 8008a06:	3318      	adds	r3, #24
 8008a08:	009b      	lsls	r3, r3, #2
 8008a0a:	589b      	ldr	r3, [r3, r2]
 8008a0c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8008a0e:	697b      	ldr	r3, [r7, #20]
 8008a10:	2203      	movs	r2, #3
 8008a12:	4013      	ands	r3, r2
 8008a14:	00db      	lsls	r3, r3, #3
 8008a16:	220f      	movs	r2, #15
 8008a18:	409a      	lsls	r2, r3
 8008a1a:	0013      	movs	r3, r2
 8008a1c:	43da      	mvns	r2, r3
 8008a1e:	693b      	ldr	r3, [r7, #16]
 8008a20:	4013      	ands	r3, r2
 8008a22:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8008a24:	687a      	ldr	r2, [r7, #4]
 8008a26:	23a0      	movs	r3, #160	@ 0xa0
 8008a28:	05db      	lsls	r3, r3, #23
 8008a2a:	429a      	cmp	r2, r3
 8008a2c:	d019      	beq.n	8008a62 <HAL_GPIO_Init+0x1d6>
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	4a48      	ldr	r2, [pc, #288]	@ (8008b54 <HAL_GPIO_Init+0x2c8>)
 8008a32:	4293      	cmp	r3, r2
 8008a34:	d013      	beq.n	8008a5e <HAL_GPIO_Init+0x1d2>
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	4a47      	ldr	r2, [pc, #284]	@ (8008b58 <HAL_GPIO_Init+0x2cc>)
 8008a3a:	4293      	cmp	r3, r2
 8008a3c:	d00d      	beq.n	8008a5a <HAL_GPIO_Init+0x1ce>
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	4a46      	ldr	r2, [pc, #280]	@ (8008b5c <HAL_GPIO_Init+0x2d0>)
 8008a42:	4293      	cmp	r3, r2
 8008a44:	d007      	beq.n	8008a56 <HAL_GPIO_Init+0x1ca>
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	4a45      	ldr	r2, [pc, #276]	@ (8008b60 <HAL_GPIO_Init+0x2d4>)
 8008a4a:	4293      	cmp	r3, r2
 8008a4c:	d101      	bne.n	8008a52 <HAL_GPIO_Init+0x1c6>
 8008a4e:	2304      	movs	r3, #4
 8008a50:	e008      	b.n	8008a64 <HAL_GPIO_Init+0x1d8>
 8008a52:	2305      	movs	r3, #5
 8008a54:	e006      	b.n	8008a64 <HAL_GPIO_Init+0x1d8>
 8008a56:	2303      	movs	r3, #3
 8008a58:	e004      	b.n	8008a64 <HAL_GPIO_Init+0x1d8>
 8008a5a:	2302      	movs	r3, #2
 8008a5c:	e002      	b.n	8008a64 <HAL_GPIO_Init+0x1d8>
 8008a5e:	2301      	movs	r3, #1
 8008a60:	e000      	b.n	8008a64 <HAL_GPIO_Init+0x1d8>
 8008a62:	2300      	movs	r3, #0
 8008a64:	697a      	ldr	r2, [r7, #20]
 8008a66:	2103      	movs	r1, #3
 8008a68:	400a      	ands	r2, r1
 8008a6a:	00d2      	lsls	r2, r2, #3
 8008a6c:	4093      	lsls	r3, r2
 8008a6e:	693a      	ldr	r2, [r7, #16]
 8008a70:	4313      	orrs	r3, r2
 8008a72:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8008a74:	4936      	ldr	r1, [pc, #216]	@ (8008b50 <HAL_GPIO_Init+0x2c4>)
 8008a76:	697b      	ldr	r3, [r7, #20]
 8008a78:	089b      	lsrs	r3, r3, #2
 8008a7a:	3318      	adds	r3, #24
 8008a7c:	009b      	lsls	r3, r3, #2
 8008a7e:	693a      	ldr	r2, [r7, #16]
 8008a80:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8008a82:	4b33      	ldr	r3, [pc, #204]	@ (8008b50 <HAL_GPIO_Init+0x2c4>)
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	43da      	mvns	r2, r3
 8008a8c:	693b      	ldr	r3, [r7, #16]
 8008a8e:	4013      	ands	r3, r2
 8008a90:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8008a92:	683b      	ldr	r3, [r7, #0]
 8008a94:	685a      	ldr	r2, [r3, #4]
 8008a96:	2380      	movs	r3, #128	@ 0x80
 8008a98:	035b      	lsls	r3, r3, #13
 8008a9a:	4013      	ands	r3, r2
 8008a9c:	d003      	beq.n	8008aa6 <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 8008a9e:	693a      	ldr	r2, [r7, #16]
 8008aa0:	68fb      	ldr	r3, [r7, #12]
 8008aa2:	4313      	orrs	r3, r2
 8008aa4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8008aa6:	4b2a      	ldr	r3, [pc, #168]	@ (8008b50 <HAL_GPIO_Init+0x2c4>)
 8008aa8:	693a      	ldr	r2, [r7, #16]
 8008aaa:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8008aac:	4b28      	ldr	r3, [pc, #160]	@ (8008b50 <HAL_GPIO_Init+0x2c4>)
 8008aae:	685b      	ldr	r3, [r3, #4]
 8008ab0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008ab2:	68fb      	ldr	r3, [r7, #12]
 8008ab4:	43da      	mvns	r2, r3
 8008ab6:	693b      	ldr	r3, [r7, #16]
 8008ab8:	4013      	ands	r3, r2
 8008aba:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8008abc:	683b      	ldr	r3, [r7, #0]
 8008abe:	685a      	ldr	r2, [r3, #4]
 8008ac0:	2380      	movs	r3, #128	@ 0x80
 8008ac2:	039b      	lsls	r3, r3, #14
 8008ac4:	4013      	ands	r3, r2
 8008ac6:	d003      	beq.n	8008ad0 <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 8008ac8:	693a      	ldr	r2, [r7, #16]
 8008aca:	68fb      	ldr	r3, [r7, #12]
 8008acc:	4313      	orrs	r3, r2
 8008ace:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8008ad0:	4b1f      	ldr	r3, [pc, #124]	@ (8008b50 <HAL_GPIO_Init+0x2c4>)
 8008ad2:	693a      	ldr	r2, [r7, #16]
 8008ad4:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8008ad6:	4a1e      	ldr	r2, [pc, #120]	@ (8008b50 <HAL_GPIO_Init+0x2c4>)
 8008ad8:	2384      	movs	r3, #132	@ 0x84
 8008ada:	58d3      	ldr	r3, [r2, r3]
 8008adc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008ade:	68fb      	ldr	r3, [r7, #12]
 8008ae0:	43da      	mvns	r2, r3
 8008ae2:	693b      	ldr	r3, [r7, #16]
 8008ae4:	4013      	ands	r3, r2
 8008ae6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8008ae8:	683b      	ldr	r3, [r7, #0]
 8008aea:	685a      	ldr	r2, [r3, #4]
 8008aec:	2380      	movs	r3, #128	@ 0x80
 8008aee:	029b      	lsls	r3, r3, #10
 8008af0:	4013      	ands	r3, r2
 8008af2:	d003      	beq.n	8008afc <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8008af4:	693a      	ldr	r2, [r7, #16]
 8008af6:	68fb      	ldr	r3, [r7, #12]
 8008af8:	4313      	orrs	r3, r2
 8008afa:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8008afc:	4914      	ldr	r1, [pc, #80]	@ (8008b50 <HAL_GPIO_Init+0x2c4>)
 8008afe:	2284      	movs	r2, #132	@ 0x84
 8008b00:	693b      	ldr	r3, [r7, #16]
 8008b02:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8008b04:	4a12      	ldr	r2, [pc, #72]	@ (8008b50 <HAL_GPIO_Init+0x2c4>)
 8008b06:	2380      	movs	r3, #128	@ 0x80
 8008b08:	58d3      	ldr	r3, [r2, r3]
 8008b0a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008b0c:	68fb      	ldr	r3, [r7, #12]
 8008b0e:	43da      	mvns	r2, r3
 8008b10:	693b      	ldr	r3, [r7, #16]
 8008b12:	4013      	ands	r3, r2
 8008b14:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8008b16:	683b      	ldr	r3, [r7, #0]
 8008b18:	685a      	ldr	r2, [r3, #4]
 8008b1a:	2380      	movs	r3, #128	@ 0x80
 8008b1c:	025b      	lsls	r3, r3, #9
 8008b1e:	4013      	ands	r3, r2
 8008b20:	d003      	beq.n	8008b2a <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8008b22:	693a      	ldr	r2, [r7, #16]
 8008b24:	68fb      	ldr	r3, [r7, #12]
 8008b26:	4313      	orrs	r3, r2
 8008b28:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8008b2a:	4909      	ldr	r1, [pc, #36]	@ (8008b50 <HAL_GPIO_Init+0x2c4>)
 8008b2c:	2280      	movs	r2, #128	@ 0x80
 8008b2e:	693b      	ldr	r3, [r7, #16]
 8008b30:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8008b32:	697b      	ldr	r3, [r7, #20]
 8008b34:	3301      	adds	r3, #1
 8008b36:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8008b38:	683b      	ldr	r3, [r7, #0]
 8008b3a:	681a      	ldr	r2, [r3, #0]
 8008b3c:	697b      	ldr	r3, [r7, #20]
 8008b3e:	40da      	lsrs	r2, r3
 8008b40:	1e13      	subs	r3, r2, #0
 8008b42:	d000      	beq.n	8008b46 <HAL_GPIO_Init+0x2ba>
 8008b44:	e6aa      	b.n	800889c <HAL_GPIO_Init+0x10>
  }
}
 8008b46:	46c0      	nop			@ (mov r8, r8)
 8008b48:	46c0      	nop			@ (mov r8, r8)
 8008b4a:	46bd      	mov	sp, r7
 8008b4c:	b006      	add	sp, #24
 8008b4e:	bd80      	pop	{r7, pc}
 8008b50:	40021800 	.word	0x40021800
 8008b54:	50000400 	.word	0x50000400
 8008b58:	50000800 	.word	0x50000800
 8008b5c:	50000c00 	.word	0x50000c00
 8008b60:	50001000 	.word	0x50001000

08008b64 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8008b64:	b580      	push	{r7, lr}
 8008b66:	b084      	sub	sp, #16
 8008b68:	af00      	add	r7, sp, #0
 8008b6a:	6078      	str	r0, [r7, #4]
 8008b6c:	000a      	movs	r2, r1
 8008b6e:	1cbb      	adds	r3, r7, #2
 8008b70:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	691b      	ldr	r3, [r3, #16]
 8008b76:	1cba      	adds	r2, r7, #2
 8008b78:	8812      	ldrh	r2, [r2, #0]
 8008b7a:	4013      	ands	r3, r2
 8008b7c:	d004      	beq.n	8008b88 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8008b7e:	230f      	movs	r3, #15
 8008b80:	18fb      	adds	r3, r7, r3
 8008b82:	2201      	movs	r2, #1
 8008b84:	701a      	strb	r2, [r3, #0]
 8008b86:	e003      	b.n	8008b90 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8008b88:	230f      	movs	r3, #15
 8008b8a:	18fb      	adds	r3, r7, r3
 8008b8c:	2200      	movs	r2, #0
 8008b8e:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8008b90:	230f      	movs	r3, #15
 8008b92:	18fb      	adds	r3, r7, r3
 8008b94:	781b      	ldrb	r3, [r3, #0]
}
 8008b96:	0018      	movs	r0, r3
 8008b98:	46bd      	mov	sp, r7
 8008b9a:	b004      	add	sp, #16
 8008b9c:	bd80      	pop	{r7, pc}

08008b9e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008b9e:	b580      	push	{r7, lr}
 8008ba0:	b082      	sub	sp, #8
 8008ba2:	af00      	add	r7, sp, #0
 8008ba4:	6078      	str	r0, [r7, #4]
 8008ba6:	0008      	movs	r0, r1
 8008ba8:	0011      	movs	r1, r2
 8008baa:	1cbb      	adds	r3, r7, #2
 8008bac:	1c02      	adds	r2, r0, #0
 8008bae:	801a      	strh	r2, [r3, #0]
 8008bb0:	1c7b      	adds	r3, r7, #1
 8008bb2:	1c0a      	adds	r2, r1, #0
 8008bb4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8008bb6:	1c7b      	adds	r3, r7, #1
 8008bb8:	781b      	ldrb	r3, [r3, #0]
 8008bba:	2b00      	cmp	r3, #0
 8008bbc:	d004      	beq.n	8008bc8 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8008bbe:	1cbb      	adds	r3, r7, #2
 8008bc0:	881a      	ldrh	r2, [r3, #0]
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8008bc6:	e003      	b.n	8008bd0 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8008bc8:	1cbb      	adds	r3, r7, #2
 8008bca:	881a      	ldrh	r2, [r3, #0]
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8008bd0:	46c0      	nop			@ (mov r8, r8)
 8008bd2:	46bd      	mov	sp, r7
 8008bd4:	b002      	add	sp, #8
 8008bd6:	bd80      	pop	{r7, pc}

08008bd8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8008bd8:	b580      	push	{r7, lr}
 8008bda:	b082      	sub	sp, #8
 8008bdc:	af00      	add	r7, sp, #0
 8008bde:	0002      	movs	r2, r0
 8008be0:	1dbb      	adds	r3, r7, #6
 8008be2:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 8008be4:	4b10      	ldr	r3, [pc, #64]	@ (8008c28 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8008be6:	68db      	ldr	r3, [r3, #12]
 8008be8:	1dba      	adds	r2, r7, #6
 8008bea:	8812      	ldrh	r2, [r2, #0]
 8008bec:	4013      	ands	r3, r2
 8008bee:	d008      	beq.n	8008c02 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8008bf0:	4b0d      	ldr	r3, [pc, #52]	@ (8008c28 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8008bf2:	1dba      	adds	r2, r7, #6
 8008bf4:	8812      	ldrh	r2, [r2, #0]
 8008bf6:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8008bf8:	1dbb      	adds	r3, r7, #6
 8008bfa:	881b      	ldrh	r3, [r3, #0]
 8008bfc:	0018      	movs	r0, r3
 8008bfe:	f7fd f8a9 	bl	8005d54 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 8008c02:	4b09      	ldr	r3, [pc, #36]	@ (8008c28 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8008c04:	691b      	ldr	r3, [r3, #16]
 8008c06:	1dba      	adds	r2, r7, #6
 8008c08:	8812      	ldrh	r2, [r2, #0]
 8008c0a:	4013      	ands	r3, r2
 8008c0c:	d008      	beq.n	8008c20 <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 8008c0e:	4b06      	ldr	r3, [pc, #24]	@ (8008c28 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8008c10:	1dba      	adds	r2, r7, #6
 8008c12:	8812      	ldrh	r2, [r2, #0]
 8008c14:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 8008c16:	1dbb      	adds	r3, r7, #6
 8008c18:	881b      	ldrh	r3, [r3, #0]
 8008c1a:	0018      	movs	r0, r3
 8008c1c:	f000 f806 	bl	8008c2c <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 8008c20:	46c0      	nop			@ (mov r8, r8)
 8008c22:	46bd      	mov	sp, r7
 8008c24:	b002      	add	sp, #8
 8008c26:	bd80      	pop	{r7, pc}
 8008c28:	40021800 	.word	0x40021800

08008c2c <HAL_GPIO_EXTI_Falling_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 8008c2c:	b580      	push	{r7, lr}
 8008c2e:	b082      	sub	sp, #8
 8008c30:	af00      	add	r7, sp, #0
 8008c32:	0002      	movs	r2, r0
 8008c34:	1dbb      	adds	r3, r7, #6
 8008c36:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Falling_Callback could be implemented in the user file
   */
}
 8008c38:	46c0      	nop			@ (mov r8, r8)
 8008c3a:	46bd      	mov	sp, r7
 8008c3c:	b002      	add	sp, #8
 8008c3e:	bd80      	pop	{r7, pc}

08008c40 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8008c40:	b580      	push	{r7, lr}
 8008c42:	b082      	sub	sp, #8
 8008c44:	af00      	add	r7, sp, #0
 8008c46:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	2b00      	cmp	r3, #0
 8008c4c:	d101      	bne.n	8008c52 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8008c4e:	2301      	movs	r3, #1
 8008c50:	e08f      	b.n	8008d72 <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	2241      	movs	r2, #65	@ 0x41
 8008c56:	5c9b      	ldrb	r3, [r3, r2]
 8008c58:	b2db      	uxtb	r3, r3
 8008c5a:	2b00      	cmp	r3, #0
 8008c5c:	d107      	bne.n	8008c6e <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	2240      	movs	r2, #64	@ 0x40
 8008c62:	2100      	movs	r1, #0
 8008c64:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	0018      	movs	r0, r3
 8008c6a:	f7fe fbd9 	bl	8007420 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	2241      	movs	r2, #65	@ 0x41
 8008c72:	2124      	movs	r1, #36	@ 0x24
 8008c74:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	681a      	ldr	r2, [r3, #0]
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	2101      	movs	r1, #1
 8008c82:	438a      	bics	r2, r1
 8008c84:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	685a      	ldr	r2, [r3, #4]
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	681b      	ldr	r3, [r3, #0]
 8008c8e:	493b      	ldr	r1, [pc, #236]	@ (8008d7c <HAL_I2C_Init+0x13c>)
 8008c90:	400a      	ands	r2, r1
 8008c92:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	689a      	ldr	r2, [r3, #8]
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	4938      	ldr	r1, [pc, #224]	@ (8008d80 <HAL_I2C_Init+0x140>)
 8008ca0:	400a      	ands	r2, r1
 8008ca2:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	68db      	ldr	r3, [r3, #12]
 8008ca8:	2b01      	cmp	r3, #1
 8008caa:	d108      	bne.n	8008cbe <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	689a      	ldr	r2, [r3, #8]
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	2180      	movs	r1, #128	@ 0x80
 8008cb6:	0209      	lsls	r1, r1, #8
 8008cb8:	430a      	orrs	r2, r1
 8008cba:	609a      	str	r2, [r3, #8]
 8008cbc:	e007      	b.n	8008cce <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	689a      	ldr	r2, [r3, #8]
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	2184      	movs	r1, #132	@ 0x84
 8008cc8:	0209      	lsls	r1, r1, #8
 8008cca:	430a      	orrs	r2, r1
 8008ccc:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	68db      	ldr	r3, [r3, #12]
 8008cd2:	2b02      	cmp	r3, #2
 8008cd4:	d109      	bne.n	8008cea <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	685a      	ldr	r2, [r3, #4]
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	2180      	movs	r1, #128	@ 0x80
 8008ce2:	0109      	lsls	r1, r1, #4
 8008ce4:	430a      	orrs	r2, r1
 8008ce6:	605a      	str	r2, [r3, #4]
 8008ce8:	e007      	b.n	8008cfa <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	685a      	ldr	r2, [r3, #4]
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	681b      	ldr	r3, [r3, #0]
 8008cf4:	4923      	ldr	r1, [pc, #140]	@ (8008d84 <HAL_I2C_Init+0x144>)
 8008cf6:	400a      	ands	r2, r1
 8008cf8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	685a      	ldr	r2, [r3, #4]
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	4920      	ldr	r1, [pc, #128]	@ (8008d88 <HAL_I2C_Init+0x148>)
 8008d06:	430a      	orrs	r2, r1
 8008d08:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	68da      	ldr	r2, [r3, #12]
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	491a      	ldr	r1, [pc, #104]	@ (8008d80 <HAL_I2C_Init+0x140>)
 8008d16:	400a      	ands	r2, r1
 8008d18:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	691a      	ldr	r2, [r3, #16]
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	695b      	ldr	r3, [r3, #20]
 8008d22:	431a      	orrs	r2, r3
 8008d24:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	699b      	ldr	r3, [r3, #24]
 8008d2a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	681b      	ldr	r3, [r3, #0]
 8008d30:	430a      	orrs	r2, r1
 8008d32:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	69d9      	ldr	r1, [r3, #28]
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	6a1a      	ldr	r2, [r3, #32]
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	430a      	orrs	r2, r1
 8008d42:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	681b      	ldr	r3, [r3, #0]
 8008d48:	681a      	ldr	r2, [r3, #0]
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	681b      	ldr	r3, [r3, #0]
 8008d4e:	2101      	movs	r1, #1
 8008d50:	430a      	orrs	r2, r1
 8008d52:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	2200      	movs	r2, #0
 8008d58:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	2241      	movs	r2, #65	@ 0x41
 8008d5e:	2120      	movs	r1, #32
 8008d60:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	2200      	movs	r2, #0
 8008d66:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	2242      	movs	r2, #66	@ 0x42
 8008d6c:	2100      	movs	r1, #0
 8008d6e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8008d70:	2300      	movs	r3, #0
}
 8008d72:	0018      	movs	r0, r3
 8008d74:	46bd      	mov	sp, r7
 8008d76:	b002      	add	sp, #8
 8008d78:	bd80      	pop	{r7, pc}
 8008d7a:	46c0      	nop			@ (mov r8, r8)
 8008d7c:	f0ffffff 	.word	0xf0ffffff
 8008d80:	ffff7fff 	.word	0xffff7fff
 8008d84:	fffff7ff 	.word	0xfffff7ff
 8008d88:	02008000 	.word	0x02008000

08008d8c <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8008d8c:	b590      	push	{r4, r7, lr}
 8008d8e:	b089      	sub	sp, #36	@ 0x24
 8008d90:	af02      	add	r7, sp, #8
 8008d92:	60f8      	str	r0, [r7, #12]
 8008d94:	0008      	movs	r0, r1
 8008d96:	607a      	str	r2, [r7, #4]
 8008d98:	0019      	movs	r1, r3
 8008d9a:	230a      	movs	r3, #10
 8008d9c:	18fb      	adds	r3, r7, r3
 8008d9e:	1c02      	adds	r2, r0, #0
 8008da0:	801a      	strh	r2, [r3, #0]
 8008da2:	2308      	movs	r3, #8
 8008da4:	18fb      	adds	r3, r7, r3
 8008da6:	1c0a      	adds	r2, r1, #0
 8008da8:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008daa:	68fb      	ldr	r3, [r7, #12]
 8008dac:	2241      	movs	r2, #65	@ 0x41
 8008dae:	5c9b      	ldrb	r3, [r3, r2]
 8008db0:	b2db      	uxtb	r3, r3
 8008db2:	2b20      	cmp	r3, #32
 8008db4:	d000      	beq.n	8008db8 <HAL_I2C_Master_Transmit+0x2c>
 8008db6:	e10a      	b.n	8008fce <HAL_I2C_Master_Transmit+0x242>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008db8:	68fb      	ldr	r3, [r7, #12]
 8008dba:	2240      	movs	r2, #64	@ 0x40
 8008dbc:	5c9b      	ldrb	r3, [r3, r2]
 8008dbe:	2b01      	cmp	r3, #1
 8008dc0:	d101      	bne.n	8008dc6 <HAL_I2C_Master_Transmit+0x3a>
 8008dc2:	2302      	movs	r3, #2
 8008dc4:	e104      	b.n	8008fd0 <HAL_I2C_Master_Transmit+0x244>
 8008dc6:	68fb      	ldr	r3, [r7, #12]
 8008dc8:	2240      	movs	r2, #64	@ 0x40
 8008dca:	2101      	movs	r1, #1
 8008dcc:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8008dce:	f7ff fc3b 	bl	8008648 <HAL_GetTick>
 8008dd2:	0003      	movs	r3, r0
 8008dd4:	613b      	str	r3, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8008dd6:	2380      	movs	r3, #128	@ 0x80
 8008dd8:	0219      	lsls	r1, r3, #8
 8008dda:	68f8      	ldr	r0, [r7, #12]
 8008ddc:	693b      	ldr	r3, [r7, #16]
 8008dde:	9300      	str	r3, [sp, #0]
 8008de0:	2319      	movs	r3, #25
 8008de2:	2201      	movs	r2, #1
 8008de4:	f000 fa26 	bl	8009234 <I2C_WaitOnFlagUntilTimeout>
 8008de8:	1e03      	subs	r3, r0, #0
 8008dea:	d001      	beq.n	8008df0 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 8008dec:	2301      	movs	r3, #1
 8008dee:	e0ef      	b.n	8008fd0 <HAL_I2C_Master_Transmit+0x244>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8008df0:	68fb      	ldr	r3, [r7, #12]
 8008df2:	2241      	movs	r2, #65	@ 0x41
 8008df4:	2121      	movs	r1, #33	@ 0x21
 8008df6:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8008df8:	68fb      	ldr	r3, [r7, #12]
 8008dfa:	2242      	movs	r2, #66	@ 0x42
 8008dfc:	2110      	movs	r1, #16
 8008dfe:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008e00:	68fb      	ldr	r3, [r7, #12]
 8008e02:	2200      	movs	r2, #0
 8008e04:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	687a      	ldr	r2, [r7, #4]
 8008e0a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8008e0c:	68fb      	ldr	r3, [r7, #12]
 8008e0e:	2208      	movs	r2, #8
 8008e10:	18ba      	adds	r2, r7, r2
 8008e12:	8812      	ldrh	r2, [r2, #0]
 8008e14:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8008e16:	68fb      	ldr	r3, [r7, #12]
 8008e18:	2200      	movs	r2, #0
 8008e1a:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008e20:	b29b      	uxth	r3, r3
 8008e22:	2bff      	cmp	r3, #255	@ 0xff
 8008e24:	d906      	bls.n	8008e34 <HAL_I2C_Master_Transmit+0xa8>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008e26:	68fb      	ldr	r3, [r7, #12]
 8008e28:	22ff      	movs	r2, #255	@ 0xff
 8008e2a:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8008e2c:	2380      	movs	r3, #128	@ 0x80
 8008e2e:	045b      	lsls	r3, r3, #17
 8008e30:	617b      	str	r3, [r7, #20]
 8008e32:	e007      	b.n	8008e44 <HAL_I2C_Master_Transmit+0xb8>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8008e34:	68fb      	ldr	r3, [r7, #12]
 8008e36:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008e38:	b29a      	uxth	r2, r3
 8008e3a:	68fb      	ldr	r3, [r7, #12]
 8008e3c:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8008e3e:	2380      	movs	r3, #128	@ 0x80
 8008e40:	049b      	lsls	r3, r3, #18
 8008e42:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8008e44:	68fb      	ldr	r3, [r7, #12]
 8008e46:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008e48:	2b00      	cmp	r3, #0
 8008e4a:	d027      	beq.n	8008e9c <HAL_I2C_Master_Transmit+0x110>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8008e4c:	68fb      	ldr	r3, [r7, #12]
 8008e4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e50:	781a      	ldrb	r2, [r3, #0]
 8008e52:	68fb      	ldr	r3, [r7, #12]
 8008e54:	681b      	ldr	r3, [r3, #0]
 8008e56:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008e58:	68fb      	ldr	r3, [r7, #12]
 8008e5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e5c:	1c5a      	adds	r2, r3, #1
 8008e5e:	68fb      	ldr	r3, [r7, #12]
 8008e60:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8008e62:	68fb      	ldr	r3, [r7, #12]
 8008e64:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008e66:	b29b      	uxth	r3, r3
 8008e68:	3b01      	subs	r3, #1
 8008e6a:	b29a      	uxth	r2, r3
 8008e6c:	68fb      	ldr	r3, [r7, #12]
 8008e6e:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8008e70:	68fb      	ldr	r3, [r7, #12]
 8008e72:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008e74:	3b01      	subs	r3, #1
 8008e76:	b29a      	uxth	r2, r3
 8008e78:	68fb      	ldr	r3, [r7, #12]
 8008e7a:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8008e7c:	68fb      	ldr	r3, [r7, #12]
 8008e7e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008e80:	b2db      	uxtb	r3, r3
 8008e82:	3301      	adds	r3, #1
 8008e84:	b2da      	uxtb	r2, r3
 8008e86:	697c      	ldr	r4, [r7, #20]
 8008e88:	230a      	movs	r3, #10
 8008e8a:	18fb      	adds	r3, r7, r3
 8008e8c:	8819      	ldrh	r1, [r3, #0]
 8008e8e:	68f8      	ldr	r0, [r7, #12]
 8008e90:	4b51      	ldr	r3, [pc, #324]	@ (8008fd8 <HAL_I2C_Master_Transmit+0x24c>)
 8008e92:	9300      	str	r3, [sp, #0]
 8008e94:	0023      	movs	r3, r4
 8008e96:	f000 fc45 	bl	8009724 <I2C_TransferConfig>
 8008e9a:	e06f      	b.n	8008f7c <HAL_I2C_Master_Transmit+0x1f0>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8008e9c:	68fb      	ldr	r3, [r7, #12]
 8008e9e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008ea0:	b2da      	uxtb	r2, r3
 8008ea2:	697c      	ldr	r4, [r7, #20]
 8008ea4:	230a      	movs	r3, #10
 8008ea6:	18fb      	adds	r3, r7, r3
 8008ea8:	8819      	ldrh	r1, [r3, #0]
 8008eaa:	68f8      	ldr	r0, [r7, #12]
 8008eac:	4b4a      	ldr	r3, [pc, #296]	@ (8008fd8 <HAL_I2C_Master_Transmit+0x24c>)
 8008eae:	9300      	str	r3, [sp, #0]
 8008eb0:	0023      	movs	r3, r4
 8008eb2:	f000 fc37 	bl	8009724 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8008eb6:	e061      	b.n	8008f7c <HAL_I2C_Master_Transmit+0x1f0>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008eb8:	693a      	ldr	r2, [r7, #16]
 8008eba:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008ebc:	68fb      	ldr	r3, [r7, #12]
 8008ebe:	0018      	movs	r0, r3
 8008ec0:	f000 fa10 	bl	80092e4 <I2C_WaitOnTXISFlagUntilTimeout>
 8008ec4:	1e03      	subs	r3, r0, #0
 8008ec6:	d001      	beq.n	8008ecc <HAL_I2C_Master_Transmit+0x140>
      {
        return HAL_ERROR;
 8008ec8:	2301      	movs	r3, #1
 8008eca:	e081      	b.n	8008fd0 <HAL_I2C_Master_Transmit+0x244>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8008ecc:	68fb      	ldr	r3, [r7, #12]
 8008ece:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008ed0:	781a      	ldrb	r2, [r3, #0]
 8008ed2:	68fb      	ldr	r3, [r7, #12]
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008edc:	1c5a      	adds	r2, r3, #1
 8008ede:	68fb      	ldr	r3, [r7, #12]
 8008ee0:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8008ee2:	68fb      	ldr	r3, [r7, #12]
 8008ee4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008ee6:	b29b      	uxth	r3, r3
 8008ee8:	3b01      	subs	r3, #1
 8008eea:	b29a      	uxth	r2, r3
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8008ef0:	68fb      	ldr	r3, [r7, #12]
 8008ef2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008ef4:	3b01      	subs	r3, #1
 8008ef6:	b29a      	uxth	r2, r3
 8008ef8:	68fb      	ldr	r3, [r7, #12]
 8008efa:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008efc:	68fb      	ldr	r3, [r7, #12]
 8008efe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008f00:	b29b      	uxth	r3, r3
 8008f02:	2b00      	cmp	r3, #0
 8008f04:	d03a      	beq.n	8008f7c <HAL_I2C_Master_Transmit+0x1f0>
 8008f06:	68fb      	ldr	r3, [r7, #12]
 8008f08:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008f0a:	2b00      	cmp	r3, #0
 8008f0c:	d136      	bne.n	8008f7c <HAL_I2C_Master_Transmit+0x1f0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8008f0e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008f10:	68f8      	ldr	r0, [r7, #12]
 8008f12:	693b      	ldr	r3, [r7, #16]
 8008f14:	9300      	str	r3, [sp, #0]
 8008f16:	0013      	movs	r3, r2
 8008f18:	2200      	movs	r2, #0
 8008f1a:	2180      	movs	r1, #128	@ 0x80
 8008f1c:	f000 f98a 	bl	8009234 <I2C_WaitOnFlagUntilTimeout>
 8008f20:	1e03      	subs	r3, r0, #0
 8008f22:	d001      	beq.n	8008f28 <HAL_I2C_Master_Transmit+0x19c>
        {
          return HAL_ERROR;
 8008f24:	2301      	movs	r3, #1
 8008f26:	e053      	b.n	8008fd0 <HAL_I2C_Master_Transmit+0x244>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008f2c:	b29b      	uxth	r3, r3
 8008f2e:	2bff      	cmp	r3, #255	@ 0xff
 8008f30:	d911      	bls.n	8008f56 <HAL_I2C_Master_Transmit+0x1ca>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	22ff      	movs	r2, #255	@ 0xff
 8008f36:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8008f38:	68fb      	ldr	r3, [r7, #12]
 8008f3a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008f3c:	b2da      	uxtb	r2, r3
 8008f3e:	2380      	movs	r3, #128	@ 0x80
 8008f40:	045c      	lsls	r4, r3, #17
 8008f42:	230a      	movs	r3, #10
 8008f44:	18fb      	adds	r3, r7, r3
 8008f46:	8819      	ldrh	r1, [r3, #0]
 8008f48:	68f8      	ldr	r0, [r7, #12]
 8008f4a:	2300      	movs	r3, #0
 8008f4c:	9300      	str	r3, [sp, #0]
 8008f4e:	0023      	movs	r3, r4
 8008f50:	f000 fbe8 	bl	8009724 <I2C_TransferConfig>
 8008f54:	e012      	b.n	8008f7c <HAL_I2C_Master_Transmit+0x1f0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8008f56:	68fb      	ldr	r3, [r7, #12]
 8008f58:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008f5a:	b29a      	uxth	r2, r3
 8008f5c:	68fb      	ldr	r3, [r7, #12]
 8008f5e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008f60:	68fb      	ldr	r3, [r7, #12]
 8008f62:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008f64:	b2da      	uxtb	r2, r3
 8008f66:	2380      	movs	r3, #128	@ 0x80
 8008f68:	049c      	lsls	r4, r3, #18
 8008f6a:	230a      	movs	r3, #10
 8008f6c:	18fb      	adds	r3, r7, r3
 8008f6e:	8819      	ldrh	r1, [r3, #0]
 8008f70:	68f8      	ldr	r0, [r7, #12]
 8008f72:	2300      	movs	r3, #0
 8008f74:	9300      	str	r3, [sp, #0]
 8008f76:	0023      	movs	r3, r4
 8008f78:	f000 fbd4 	bl	8009724 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008f80:	b29b      	uxth	r3, r3
 8008f82:	2b00      	cmp	r3, #0
 8008f84:	d198      	bne.n	8008eb8 <HAL_I2C_Master_Transmit+0x12c>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008f86:	693a      	ldr	r2, [r7, #16]
 8008f88:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	0018      	movs	r0, r3
 8008f8e:	f000 f9ef 	bl	8009370 <I2C_WaitOnSTOPFlagUntilTimeout>
 8008f92:	1e03      	subs	r3, r0, #0
 8008f94:	d001      	beq.n	8008f9a <HAL_I2C_Master_Transmit+0x20e>
    {
      return HAL_ERROR;
 8008f96:	2301      	movs	r3, #1
 8008f98:	e01a      	b.n	8008fd0 <HAL_I2C_Master_Transmit+0x244>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008f9a:	68fb      	ldr	r3, [r7, #12]
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	2220      	movs	r2, #32
 8008fa0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8008fa2:	68fb      	ldr	r3, [r7, #12]
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	685a      	ldr	r2, [r3, #4]
 8008fa8:	68fb      	ldr	r3, [r7, #12]
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	490b      	ldr	r1, [pc, #44]	@ (8008fdc <HAL_I2C_Master_Transmit+0x250>)
 8008fae:	400a      	ands	r2, r1
 8008fb0:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8008fb2:	68fb      	ldr	r3, [r7, #12]
 8008fb4:	2241      	movs	r2, #65	@ 0x41
 8008fb6:	2120      	movs	r1, #32
 8008fb8:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8008fba:	68fb      	ldr	r3, [r7, #12]
 8008fbc:	2242      	movs	r2, #66	@ 0x42
 8008fbe:	2100      	movs	r1, #0
 8008fc0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008fc2:	68fb      	ldr	r3, [r7, #12]
 8008fc4:	2240      	movs	r2, #64	@ 0x40
 8008fc6:	2100      	movs	r1, #0
 8008fc8:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8008fca:	2300      	movs	r3, #0
 8008fcc:	e000      	b.n	8008fd0 <HAL_I2C_Master_Transmit+0x244>
  }
  else
  {
    return HAL_BUSY;
 8008fce:	2302      	movs	r3, #2
  }
}
 8008fd0:	0018      	movs	r0, r3
 8008fd2:	46bd      	mov	sp, r7
 8008fd4:	b007      	add	sp, #28
 8008fd6:	bd90      	pop	{r4, r7, pc}
 8008fd8:	80002000 	.word	0x80002000
 8008fdc:	fe00e800 	.word	0xfe00e800

08008fe0 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8008fe0:	b590      	push	{r4, r7, lr}
 8008fe2:	b089      	sub	sp, #36	@ 0x24
 8008fe4:	af02      	add	r7, sp, #8
 8008fe6:	60f8      	str	r0, [r7, #12]
 8008fe8:	0008      	movs	r0, r1
 8008fea:	607a      	str	r2, [r7, #4]
 8008fec:	0019      	movs	r1, r3
 8008fee:	230a      	movs	r3, #10
 8008ff0:	18fb      	adds	r3, r7, r3
 8008ff2:	1c02      	adds	r2, r0, #0
 8008ff4:	801a      	strh	r2, [r3, #0]
 8008ff6:	2308      	movs	r3, #8
 8008ff8:	18fb      	adds	r3, r7, r3
 8008ffa:	1c0a      	adds	r2, r1, #0
 8008ffc:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008ffe:	68fb      	ldr	r3, [r7, #12]
 8009000:	2241      	movs	r2, #65	@ 0x41
 8009002:	5c9b      	ldrb	r3, [r3, r2]
 8009004:	b2db      	uxtb	r3, r3
 8009006:	2b20      	cmp	r3, #32
 8009008:	d000      	beq.n	800900c <HAL_I2C_Master_Receive+0x2c>
 800900a:	e0e8      	b.n	80091de <HAL_I2C_Master_Receive+0x1fe>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800900c:	68fb      	ldr	r3, [r7, #12]
 800900e:	2240      	movs	r2, #64	@ 0x40
 8009010:	5c9b      	ldrb	r3, [r3, r2]
 8009012:	2b01      	cmp	r3, #1
 8009014:	d101      	bne.n	800901a <HAL_I2C_Master_Receive+0x3a>
 8009016:	2302      	movs	r3, #2
 8009018:	e0e2      	b.n	80091e0 <HAL_I2C_Master_Receive+0x200>
 800901a:	68fb      	ldr	r3, [r7, #12]
 800901c:	2240      	movs	r2, #64	@ 0x40
 800901e:	2101      	movs	r1, #1
 8009020:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8009022:	f7ff fb11 	bl	8008648 <HAL_GetTick>
 8009026:	0003      	movs	r3, r0
 8009028:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800902a:	2380      	movs	r3, #128	@ 0x80
 800902c:	0219      	lsls	r1, r3, #8
 800902e:	68f8      	ldr	r0, [r7, #12]
 8009030:	697b      	ldr	r3, [r7, #20]
 8009032:	9300      	str	r3, [sp, #0]
 8009034:	2319      	movs	r3, #25
 8009036:	2201      	movs	r2, #1
 8009038:	f000 f8fc 	bl	8009234 <I2C_WaitOnFlagUntilTimeout>
 800903c:	1e03      	subs	r3, r0, #0
 800903e:	d001      	beq.n	8009044 <HAL_I2C_Master_Receive+0x64>
    {
      return HAL_ERROR;
 8009040:	2301      	movs	r3, #1
 8009042:	e0cd      	b.n	80091e0 <HAL_I2C_Master_Receive+0x200>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8009044:	68fb      	ldr	r3, [r7, #12]
 8009046:	2241      	movs	r2, #65	@ 0x41
 8009048:	2122      	movs	r1, #34	@ 0x22
 800904a:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800904c:	68fb      	ldr	r3, [r7, #12]
 800904e:	2242      	movs	r2, #66	@ 0x42
 8009050:	2110      	movs	r1, #16
 8009052:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009054:	68fb      	ldr	r3, [r7, #12]
 8009056:	2200      	movs	r2, #0
 8009058:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800905a:	68fb      	ldr	r3, [r7, #12]
 800905c:	687a      	ldr	r2, [r7, #4]
 800905e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8009060:	68fb      	ldr	r3, [r7, #12]
 8009062:	2208      	movs	r2, #8
 8009064:	18ba      	adds	r2, r7, r2
 8009066:	8812      	ldrh	r2, [r2, #0]
 8009068:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800906a:	68fb      	ldr	r3, [r7, #12]
 800906c:	2200      	movs	r2, #0
 800906e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009070:	68fb      	ldr	r3, [r7, #12]
 8009072:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009074:	b29b      	uxth	r3, r3
 8009076:	2bff      	cmp	r3, #255	@ 0xff
 8009078:	d911      	bls.n	800909e <HAL_I2C_Master_Receive+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800907a:	68fb      	ldr	r3, [r7, #12]
 800907c:	22ff      	movs	r2, #255	@ 0xff
 800907e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8009080:	68fb      	ldr	r3, [r7, #12]
 8009082:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009084:	b2da      	uxtb	r2, r3
 8009086:	2380      	movs	r3, #128	@ 0x80
 8009088:	045c      	lsls	r4, r3, #17
 800908a:	230a      	movs	r3, #10
 800908c:	18fb      	adds	r3, r7, r3
 800908e:	8819      	ldrh	r1, [r3, #0]
 8009090:	68f8      	ldr	r0, [r7, #12]
 8009092:	4b55      	ldr	r3, [pc, #340]	@ (80091e8 <HAL_I2C_Master_Receive+0x208>)
 8009094:	9300      	str	r3, [sp, #0]
 8009096:	0023      	movs	r3, r4
 8009098:	f000 fb44 	bl	8009724 <I2C_TransferConfig>
 800909c:	e076      	b.n	800918c <HAL_I2C_Master_Receive+0x1ac>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800909e:	68fb      	ldr	r3, [r7, #12]
 80090a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80090a2:	b29a      	uxth	r2, r3
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80090a8:	68fb      	ldr	r3, [r7, #12]
 80090aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80090ac:	b2da      	uxtb	r2, r3
 80090ae:	2380      	movs	r3, #128	@ 0x80
 80090b0:	049c      	lsls	r4, r3, #18
 80090b2:	230a      	movs	r3, #10
 80090b4:	18fb      	adds	r3, r7, r3
 80090b6:	8819      	ldrh	r1, [r3, #0]
 80090b8:	68f8      	ldr	r0, [r7, #12]
 80090ba:	4b4b      	ldr	r3, [pc, #300]	@ (80091e8 <HAL_I2C_Master_Receive+0x208>)
 80090bc:	9300      	str	r3, [sp, #0]
 80090be:	0023      	movs	r3, r4
 80090c0:	f000 fb30 	bl	8009724 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 80090c4:	e062      	b.n	800918c <HAL_I2C_Master_Receive+0x1ac>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80090c6:	697a      	ldr	r2, [r7, #20]
 80090c8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80090ca:	68fb      	ldr	r3, [r7, #12]
 80090cc:	0018      	movs	r0, r3
 80090ce:	f000 f993 	bl	80093f8 <I2C_WaitOnRXNEFlagUntilTimeout>
 80090d2:	1e03      	subs	r3, r0, #0
 80090d4:	d001      	beq.n	80090da <HAL_I2C_Master_Receive+0xfa>
      {
        return HAL_ERROR;
 80090d6:	2301      	movs	r3, #1
 80090d8:	e082      	b.n	80091e0 <HAL_I2C_Master_Receive+0x200>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80090da:	68fb      	ldr	r3, [r7, #12]
 80090dc:	681b      	ldr	r3, [r3, #0]
 80090de:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80090e0:	68fb      	ldr	r3, [r7, #12]
 80090e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80090e4:	b2d2      	uxtb	r2, r2
 80090e6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80090e8:	68fb      	ldr	r3, [r7, #12]
 80090ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80090ec:	1c5a      	adds	r2, r3, #1
 80090ee:	68fb      	ldr	r3, [r7, #12]
 80090f0:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80090f6:	3b01      	subs	r3, #1
 80090f8:	b29a      	uxth	r2, r3
 80090fa:	68fb      	ldr	r3, [r7, #12]
 80090fc:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80090fe:	68fb      	ldr	r3, [r7, #12]
 8009100:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009102:	b29b      	uxth	r3, r3
 8009104:	3b01      	subs	r3, #1
 8009106:	b29a      	uxth	r2, r3
 8009108:	68fb      	ldr	r3, [r7, #12]
 800910a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800910c:	68fb      	ldr	r3, [r7, #12]
 800910e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009110:	b29b      	uxth	r3, r3
 8009112:	2b00      	cmp	r3, #0
 8009114:	d03a      	beq.n	800918c <HAL_I2C_Master_Receive+0x1ac>
 8009116:	68fb      	ldr	r3, [r7, #12]
 8009118:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800911a:	2b00      	cmp	r3, #0
 800911c:	d136      	bne.n	800918c <HAL_I2C_Master_Receive+0x1ac>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800911e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009120:	68f8      	ldr	r0, [r7, #12]
 8009122:	697b      	ldr	r3, [r7, #20]
 8009124:	9300      	str	r3, [sp, #0]
 8009126:	0013      	movs	r3, r2
 8009128:	2200      	movs	r2, #0
 800912a:	2180      	movs	r1, #128	@ 0x80
 800912c:	f000 f882 	bl	8009234 <I2C_WaitOnFlagUntilTimeout>
 8009130:	1e03      	subs	r3, r0, #0
 8009132:	d001      	beq.n	8009138 <HAL_I2C_Master_Receive+0x158>
        {
          return HAL_ERROR;
 8009134:	2301      	movs	r3, #1
 8009136:	e053      	b.n	80091e0 <HAL_I2C_Master_Receive+0x200>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009138:	68fb      	ldr	r3, [r7, #12]
 800913a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800913c:	b29b      	uxth	r3, r3
 800913e:	2bff      	cmp	r3, #255	@ 0xff
 8009140:	d911      	bls.n	8009166 <HAL_I2C_Master_Receive+0x186>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8009142:	68fb      	ldr	r3, [r7, #12]
 8009144:	22ff      	movs	r2, #255	@ 0xff
 8009146:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8009148:	68fb      	ldr	r3, [r7, #12]
 800914a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800914c:	b2da      	uxtb	r2, r3
 800914e:	2380      	movs	r3, #128	@ 0x80
 8009150:	045c      	lsls	r4, r3, #17
 8009152:	230a      	movs	r3, #10
 8009154:	18fb      	adds	r3, r7, r3
 8009156:	8819      	ldrh	r1, [r3, #0]
 8009158:	68f8      	ldr	r0, [r7, #12]
 800915a:	2300      	movs	r3, #0
 800915c:	9300      	str	r3, [sp, #0]
 800915e:	0023      	movs	r3, r4
 8009160:	f000 fae0 	bl	8009724 <I2C_TransferConfig>
 8009164:	e012      	b.n	800918c <HAL_I2C_Master_Receive+0x1ac>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8009166:	68fb      	ldr	r3, [r7, #12]
 8009168:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800916a:	b29a      	uxth	r2, r3
 800916c:	68fb      	ldr	r3, [r7, #12]
 800916e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8009170:	68fb      	ldr	r3, [r7, #12]
 8009172:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009174:	b2da      	uxtb	r2, r3
 8009176:	2380      	movs	r3, #128	@ 0x80
 8009178:	049c      	lsls	r4, r3, #18
 800917a:	230a      	movs	r3, #10
 800917c:	18fb      	adds	r3, r7, r3
 800917e:	8819      	ldrh	r1, [r3, #0]
 8009180:	68f8      	ldr	r0, [r7, #12]
 8009182:	2300      	movs	r3, #0
 8009184:	9300      	str	r3, [sp, #0]
 8009186:	0023      	movs	r3, r4
 8009188:	f000 facc 	bl	8009724 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800918c:	68fb      	ldr	r3, [r7, #12]
 800918e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009190:	b29b      	uxth	r3, r3
 8009192:	2b00      	cmp	r3, #0
 8009194:	d197      	bne.n	80090c6 <HAL_I2C_Master_Receive+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009196:	697a      	ldr	r2, [r7, #20]
 8009198:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800919a:	68fb      	ldr	r3, [r7, #12]
 800919c:	0018      	movs	r0, r3
 800919e:	f000 f8e7 	bl	8009370 <I2C_WaitOnSTOPFlagUntilTimeout>
 80091a2:	1e03      	subs	r3, r0, #0
 80091a4:	d001      	beq.n	80091aa <HAL_I2C_Master_Receive+0x1ca>
    {
      return HAL_ERROR;
 80091a6:	2301      	movs	r3, #1
 80091a8:	e01a      	b.n	80091e0 <HAL_I2C_Master_Receive+0x200>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80091aa:	68fb      	ldr	r3, [r7, #12]
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	2220      	movs	r2, #32
 80091b0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80091b2:	68fb      	ldr	r3, [r7, #12]
 80091b4:	681b      	ldr	r3, [r3, #0]
 80091b6:	685a      	ldr	r2, [r3, #4]
 80091b8:	68fb      	ldr	r3, [r7, #12]
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	490b      	ldr	r1, [pc, #44]	@ (80091ec <HAL_I2C_Master_Receive+0x20c>)
 80091be:	400a      	ands	r2, r1
 80091c0:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80091c2:	68fb      	ldr	r3, [r7, #12]
 80091c4:	2241      	movs	r2, #65	@ 0x41
 80091c6:	2120      	movs	r1, #32
 80091c8:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80091ca:	68fb      	ldr	r3, [r7, #12]
 80091cc:	2242      	movs	r2, #66	@ 0x42
 80091ce:	2100      	movs	r1, #0
 80091d0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80091d2:	68fb      	ldr	r3, [r7, #12]
 80091d4:	2240      	movs	r2, #64	@ 0x40
 80091d6:	2100      	movs	r1, #0
 80091d8:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80091da:	2300      	movs	r3, #0
 80091dc:	e000      	b.n	80091e0 <HAL_I2C_Master_Receive+0x200>
  }
  else
  {
    return HAL_BUSY;
 80091de:	2302      	movs	r3, #2
  }
}
 80091e0:	0018      	movs	r0, r3
 80091e2:	46bd      	mov	sp, r7
 80091e4:	b007      	add	sp, #28
 80091e6:	bd90      	pop	{r4, r7, pc}
 80091e8:	80002400 	.word	0x80002400
 80091ec:	fe00e800 	.word	0xfe00e800

080091f0 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80091f0:	b580      	push	{r7, lr}
 80091f2:	b082      	sub	sp, #8
 80091f4:	af00      	add	r7, sp, #0
 80091f6:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	681b      	ldr	r3, [r3, #0]
 80091fc:	699b      	ldr	r3, [r3, #24]
 80091fe:	2202      	movs	r2, #2
 8009200:	4013      	ands	r3, r2
 8009202:	2b02      	cmp	r3, #2
 8009204:	d103      	bne.n	800920e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	681b      	ldr	r3, [r3, #0]
 800920a:	2200      	movs	r2, #0
 800920c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	681b      	ldr	r3, [r3, #0]
 8009212:	699b      	ldr	r3, [r3, #24]
 8009214:	2201      	movs	r2, #1
 8009216:	4013      	ands	r3, r2
 8009218:	2b01      	cmp	r3, #1
 800921a:	d007      	beq.n	800922c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	681b      	ldr	r3, [r3, #0]
 8009220:	699a      	ldr	r2, [r3, #24]
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	2101      	movs	r1, #1
 8009228:	430a      	orrs	r2, r1
 800922a:	619a      	str	r2, [r3, #24]
  }
}
 800922c:	46c0      	nop			@ (mov r8, r8)
 800922e:	46bd      	mov	sp, r7
 8009230:	b002      	add	sp, #8
 8009232:	bd80      	pop	{r7, pc}

08009234 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8009234:	b580      	push	{r7, lr}
 8009236:	b084      	sub	sp, #16
 8009238:	af00      	add	r7, sp, #0
 800923a:	60f8      	str	r0, [r7, #12]
 800923c:	60b9      	str	r1, [r7, #8]
 800923e:	603b      	str	r3, [r7, #0]
 8009240:	1dfb      	adds	r3, r7, #7
 8009242:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009244:	e03a      	b.n	80092bc <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009246:	69ba      	ldr	r2, [r7, #24]
 8009248:	6839      	ldr	r1, [r7, #0]
 800924a:	68fb      	ldr	r3, [r7, #12]
 800924c:	0018      	movs	r0, r3
 800924e:	f000 f971 	bl	8009534 <I2C_IsErrorOccurred>
 8009252:	1e03      	subs	r3, r0, #0
 8009254:	d001      	beq.n	800925a <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8009256:	2301      	movs	r3, #1
 8009258:	e040      	b.n	80092dc <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800925a:	683b      	ldr	r3, [r7, #0]
 800925c:	3301      	adds	r3, #1
 800925e:	d02d      	beq.n	80092bc <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009260:	f7ff f9f2 	bl	8008648 <HAL_GetTick>
 8009264:	0002      	movs	r2, r0
 8009266:	69bb      	ldr	r3, [r7, #24]
 8009268:	1ad3      	subs	r3, r2, r3
 800926a:	683a      	ldr	r2, [r7, #0]
 800926c:	429a      	cmp	r2, r3
 800926e:	d302      	bcc.n	8009276 <I2C_WaitOnFlagUntilTimeout+0x42>
 8009270:	683b      	ldr	r3, [r7, #0]
 8009272:	2b00      	cmp	r3, #0
 8009274:	d122      	bne.n	80092bc <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8009276:	68fb      	ldr	r3, [r7, #12]
 8009278:	681b      	ldr	r3, [r3, #0]
 800927a:	699b      	ldr	r3, [r3, #24]
 800927c:	68ba      	ldr	r2, [r7, #8]
 800927e:	4013      	ands	r3, r2
 8009280:	68ba      	ldr	r2, [r7, #8]
 8009282:	1ad3      	subs	r3, r2, r3
 8009284:	425a      	negs	r2, r3
 8009286:	4153      	adcs	r3, r2
 8009288:	b2db      	uxtb	r3, r3
 800928a:	001a      	movs	r2, r3
 800928c:	1dfb      	adds	r3, r7, #7
 800928e:	781b      	ldrb	r3, [r3, #0]
 8009290:	429a      	cmp	r2, r3
 8009292:	d113      	bne.n	80092bc <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009294:	68fb      	ldr	r3, [r7, #12]
 8009296:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009298:	2220      	movs	r2, #32
 800929a:	431a      	orrs	r2, r3
 800929c:	68fb      	ldr	r3, [r7, #12]
 800929e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	2241      	movs	r2, #65	@ 0x41
 80092a4:	2120      	movs	r1, #32
 80092a6:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80092a8:	68fb      	ldr	r3, [r7, #12]
 80092aa:	2242      	movs	r2, #66	@ 0x42
 80092ac:	2100      	movs	r1, #0
 80092ae:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	2240      	movs	r2, #64	@ 0x40
 80092b4:	2100      	movs	r1, #0
 80092b6:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 80092b8:	2301      	movs	r3, #1
 80092ba:	e00f      	b.n	80092dc <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80092bc:	68fb      	ldr	r3, [r7, #12]
 80092be:	681b      	ldr	r3, [r3, #0]
 80092c0:	699b      	ldr	r3, [r3, #24]
 80092c2:	68ba      	ldr	r2, [r7, #8]
 80092c4:	4013      	ands	r3, r2
 80092c6:	68ba      	ldr	r2, [r7, #8]
 80092c8:	1ad3      	subs	r3, r2, r3
 80092ca:	425a      	negs	r2, r3
 80092cc:	4153      	adcs	r3, r2
 80092ce:	b2db      	uxtb	r3, r3
 80092d0:	001a      	movs	r2, r3
 80092d2:	1dfb      	adds	r3, r7, #7
 80092d4:	781b      	ldrb	r3, [r3, #0]
 80092d6:	429a      	cmp	r2, r3
 80092d8:	d0b5      	beq.n	8009246 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80092da:	2300      	movs	r3, #0
}
 80092dc:	0018      	movs	r0, r3
 80092de:	46bd      	mov	sp, r7
 80092e0:	b004      	add	sp, #16
 80092e2:	bd80      	pop	{r7, pc}

080092e4 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80092e4:	b580      	push	{r7, lr}
 80092e6:	b084      	sub	sp, #16
 80092e8:	af00      	add	r7, sp, #0
 80092ea:	60f8      	str	r0, [r7, #12]
 80092ec:	60b9      	str	r1, [r7, #8]
 80092ee:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80092f0:	e032      	b.n	8009358 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80092f2:	687a      	ldr	r2, [r7, #4]
 80092f4:	68b9      	ldr	r1, [r7, #8]
 80092f6:	68fb      	ldr	r3, [r7, #12]
 80092f8:	0018      	movs	r0, r3
 80092fa:	f000 f91b 	bl	8009534 <I2C_IsErrorOccurred>
 80092fe:	1e03      	subs	r3, r0, #0
 8009300:	d001      	beq.n	8009306 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8009302:	2301      	movs	r3, #1
 8009304:	e030      	b.n	8009368 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009306:	68bb      	ldr	r3, [r7, #8]
 8009308:	3301      	adds	r3, #1
 800930a:	d025      	beq.n	8009358 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800930c:	f7ff f99c 	bl	8008648 <HAL_GetTick>
 8009310:	0002      	movs	r2, r0
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	1ad3      	subs	r3, r2, r3
 8009316:	68ba      	ldr	r2, [r7, #8]
 8009318:	429a      	cmp	r2, r3
 800931a:	d302      	bcc.n	8009322 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 800931c:	68bb      	ldr	r3, [r7, #8]
 800931e:	2b00      	cmp	r3, #0
 8009320:	d11a      	bne.n	8009358 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8009322:	68fb      	ldr	r3, [r7, #12]
 8009324:	681b      	ldr	r3, [r3, #0]
 8009326:	699b      	ldr	r3, [r3, #24]
 8009328:	2202      	movs	r2, #2
 800932a:	4013      	ands	r3, r2
 800932c:	2b02      	cmp	r3, #2
 800932e:	d013      	beq.n	8009358 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009330:	68fb      	ldr	r3, [r7, #12]
 8009332:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009334:	2220      	movs	r2, #32
 8009336:	431a      	orrs	r2, r3
 8009338:	68fb      	ldr	r3, [r7, #12]
 800933a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800933c:	68fb      	ldr	r3, [r7, #12]
 800933e:	2241      	movs	r2, #65	@ 0x41
 8009340:	2120      	movs	r1, #32
 8009342:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8009344:	68fb      	ldr	r3, [r7, #12]
 8009346:	2242      	movs	r2, #66	@ 0x42
 8009348:	2100      	movs	r1, #0
 800934a:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800934c:	68fb      	ldr	r3, [r7, #12]
 800934e:	2240      	movs	r2, #64	@ 0x40
 8009350:	2100      	movs	r1, #0
 8009352:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8009354:	2301      	movs	r3, #1
 8009356:	e007      	b.n	8009368 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8009358:	68fb      	ldr	r3, [r7, #12]
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	699b      	ldr	r3, [r3, #24]
 800935e:	2202      	movs	r2, #2
 8009360:	4013      	ands	r3, r2
 8009362:	2b02      	cmp	r3, #2
 8009364:	d1c5      	bne.n	80092f2 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8009366:	2300      	movs	r3, #0
}
 8009368:	0018      	movs	r0, r3
 800936a:	46bd      	mov	sp, r7
 800936c:	b004      	add	sp, #16
 800936e:	bd80      	pop	{r7, pc}

08009370 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8009370:	b580      	push	{r7, lr}
 8009372:	b084      	sub	sp, #16
 8009374:	af00      	add	r7, sp, #0
 8009376:	60f8      	str	r0, [r7, #12]
 8009378:	60b9      	str	r1, [r7, #8]
 800937a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800937c:	e02f      	b.n	80093de <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800937e:	687a      	ldr	r2, [r7, #4]
 8009380:	68b9      	ldr	r1, [r7, #8]
 8009382:	68fb      	ldr	r3, [r7, #12]
 8009384:	0018      	movs	r0, r3
 8009386:	f000 f8d5 	bl	8009534 <I2C_IsErrorOccurred>
 800938a:	1e03      	subs	r3, r0, #0
 800938c:	d001      	beq.n	8009392 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800938e:	2301      	movs	r3, #1
 8009390:	e02d      	b.n	80093ee <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009392:	f7ff f959 	bl	8008648 <HAL_GetTick>
 8009396:	0002      	movs	r2, r0
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	1ad3      	subs	r3, r2, r3
 800939c:	68ba      	ldr	r2, [r7, #8]
 800939e:	429a      	cmp	r2, r3
 80093a0:	d302      	bcc.n	80093a8 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80093a2:	68bb      	ldr	r3, [r7, #8]
 80093a4:	2b00      	cmp	r3, #0
 80093a6:	d11a      	bne.n	80093de <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80093a8:	68fb      	ldr	r3, [r7, #12]
 80093aa:	681b      	ldr	r3, [r3, #0]
 80093ac:	699b      	ldr	r3, [r3, #24]
 80093ae:	2220      	movs	r2, #32
 80093b0:	4013      	ands	r3, r2
 80093b2:	2b20      	cmp	r3, #32
 80093b4:	d013      	beq.n	80093de <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80093b6:	68fb      	ldr	r3, [r7, #12]
 80093b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80093ba:	2220      	movs	r2, #32
 80093bc:	431a      	orrs	r2, r3
 80093be:	68fb      	ldr	r3, [r7, #12]
 80093c0:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80093c2:	68fb      	ldr	r3, [r7, #12]
 80093c4:	2241      	movs	r2, #65	@ 0x41
 80093c6:	2120      	movs	r1, #32
 80093c8:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80093ca:	68fb      	ldr	r3, [r7, #12]
 80093cc:	2242      	movs	r2, #66	@ 0x42
 80093ce:	2100      	movs	r1, #0
 80093d0:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80093d2:	68fb      	ldr	r3, [r7, #12]
 80093d4:	2240      	movs	r2, #64	@ 0x40
 80093d6:	2100      	movs	r1, #0
 80093d8:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80093da:	2301      	movs	r3, #1
 80093dc:	e007      	b.n	80093ee <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80093de:	68fb      	ldr	r3, [r7, #12]
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	699b      	ldr	r3, [r3, #24]
 80093e4:	2220      	movs	r2, #32
 80093e6:	4013      	ands	r3, r2
 80093e8:	2b20      	cmp	r3, #32
 80093ea:	d1c8      	bne.n	800937e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80093ec:	2300      	movs	r3, #0
}
 80093ee:	0018      	movs	r0, r3
 80093f0:	46bd      	mov	sp, r7
 80093f2:	b004      	add	sp, #16
 80093f4:	bd80      	pop	{r7, pc}
	...

080093f8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80093f8:	b580      	push	{r7, lr}
 80093fa:	b086      	sub	sp, #24
 80093fc:	af00      	add	r7, sp, #0
 80093fe:	60f8      	str	r0, [r7, #12]
 8009400:	60b9      	str	r1, [r7, #8]
 8009402:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009404:	2317      	movs	r3, #23
 8009406:	18fb      	adds	r3, r7, r3
 8009408:	2200      	movs	r2, #0
 800940a:	701a      	strb	r2, [r3, #0]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800940c:	e07b      	b.n	8009506 <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800940e:	687a      	ldr	r2, [r7, #4]
 8009410:	68b9      	ldr	r1, [r7, #8]
 8009412:	68fb      	ldr	r3, [r7, #12]
 8009414:	0018      	movs	r0, r3
 8009416:	f000 f88d 	bl	8009534 <I2C_IsErrorOccurred>
 800941a:	1e03      	subs	r3, r0, #0
 800941c:	d003      	beq.n	8009426 <I2C_WaitOnRXNEFlagUntilTimeout+0x2e>
    {
      status = HAL_ERROR;
 800941e:	2317      	movs	r3, #23
 8009420:	18fb      	adds	r3, r7, r3
 8009422:	2201      	movs	r2, #1
 8009424:	701a      	strb	r2, [r3, #0]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8009426:	68fb      	ldr	r3, [r7, #12]
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	699b      	ldr	r3, [r3, #24]
 800942c:	2220      	movs	r2, #32
 800942e:	4013      	ands	r3, r2
 8009430:	2b20      	cmp	r3, #32
 8009432:	d140      	bne.n	80094b6 <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
 8009434:	2117      	movs	r1, #23
 8009436:	187b      	adds	r3, r7, r1
 8009438:	781b      	ldrb	r3, [r3, #0]
 800943a:	2b00      	cmp	r3, #0
 800943c:	d13b      	bne.n	80094b6 <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800943e:	68fb      	ldr	r3, [r7, #12]
 8009440:	681b      	ldr	r3, [r3, #0]
 8009442:	699b      	ldr	r3, [r3, #24]
 8009444:	2204      	movs	r2, #4
 8009446:	4013      	ands	r3, r2
 8009448:	2b04      	cmp	r3, #4
 800944a:	d106      	bne.n	800945a <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
 800944c:	68fb      	ldr	r3, [r7, #12]
 800944e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009450:	2b00      	cmp	r3, #0
 8009452:	d002      	beq.n	800945a <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8009454:	187b      	adds	r3, r7, r1
 8009456:	2200      	movs	r2, #0
 8009458:	701a      	strb	r2, [r3, #0]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800945a:	68fb      	ldr	r3, [r7, #12]
 800945c:	681b      	ldr	r3, [r3, #0]
 800945e:	699b      	ldr	r3, [r3, #24]
 8009460:	2210      	movs	r2, #16
 8009462:	4013      	ands	r3, r2
 8009464:	2b10      	cmp	r3, #16
 8009466:	d123      	bne.n	80094b0 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009468:	68fb      	ldr	r3, [r7, #12]
 800946a:	681b      	ldr	r3, [r3, #0]
 800946c:	2210      	movs	r2, #16
 800946e:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8009470:	68fb      	ldr	r3, [r7, #12]
 8009472:	2204      	movs	r2, #4
 8009474:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009476:	68fb      	ldr	r3, [r7, #12]
 8009478:	681b      	ldr	r3, [r3, #0]
 800947a:	2220      	movs	r2, #32
 800947c:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 800947e:	68fb      	ldr	r3, [r7, #12]
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	685a      	ldr	r2, [r3, #4]
 8009484:	68fb      	ldr	r3, [r7, #12]
 8009486:	681b      	ldr	r3, [r3, #0]
 8009488:	4929      	ldr	r1, [pc, #164]	@ (8009530 <I2C_WaitOnRXNEFlagUntilTimeout+0x138>)
 800948a:	400a      	ands	r2, r1
 800948c:	605a      	str	r2, [r3, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 800948e:	68fb      	ldr	r3, [r7, #12]
 8009490:	2241      	movs	r2, #65	@ 0x41
 8009492:	2120      	movs	r1, #32
 8009494:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8009496:	68fb      	ldr	r3, [r7, #12]
 8009498:	2242      	movs	r2, #66	@ 0x42
 800949a:	2100      	movs	r1, #0
 800949c:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800949e:	68fb      	ldr	r3, [r7, #12]
 80094a0:	2240      	movs	r2, #64	@ 0x40
 80094a2:	2100      	movs	r1, #0
 80094a4:	5499      	strb	r1, [r3, r2]

        status = HAL_ERROR;
 80094a6:	2317      	movs	r3, #23
 80094a8:	18fb      	adds	r3, r7, r3
 80094aa:	2201      	movs	r2, #1
 80094ac:	701a      	strb	r2, [r3, #0]
 80094ae:	e002      	b.n	80094b6 <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80094b0:	68fb      	ldr	r3, [r7, #12]
 80094b2:	2200      	movs	r2, #0
 80094b4:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 80094b6:	f7ff f8c7 	bl	8008648 <HAL_GetTick>
 80094ba:	0002      	movs	r2, r0
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	1ad3      	subs	r3, r2, r3
 80094c0:	68ba      	ldr	r2, [r7, #8]
 80094c2:	429a      	cmp	r2, r3
 80094c4:	d302      	bcc.n	80094cc <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>
 80094c6:	68bb      	ldr	r3, [r7, #8]
 80094c8:	2b00      	cmp	r3, #0
 80094ca:	d11c      	bne.n	8009506 <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
 80094cc:	2017      	movs	r0, #23
 80094ce:	183b      	adds	r3, r7, r0
 80094d0:	781b      	ldrb	r3, [r3, #0]
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	d117      	bne.n	8009506 <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80094d6:	68fb      	ldr	r3, [r7, #12]
 80094d8:	681b      	ldr	r3, [r3, #0]
 80094da:	699b      	ldr	r3, [r3, #24]
 80094dc:	2204      	movs	r2, #4
 80094de:	4013      	ands	r3, r2
 80094e0:	2b04      	cmp	r3, #4
 80094e2:	d010      	beq.n	8009506 <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80094e4:	68fb      	ldr	r3, [r7, #12]
 80094e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80094e8:	2220      	movs	r2, #32
 80094ea:	431a      	orrs	r2, r3
 80094ec:	68fb      	ldr	r3, [r7, #12]
 80094ee:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80094f0:	68fb      	ldr	r3, [r7, #12]
 80094f2:	2241      	movs	r2, #65	@ 0x41
 80094f4:	2120      	movs	r1, #32
 80094f6:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80094f8:	68fb      	ldr	r3, [r7, #12]
 80094fa:	2240      	movs	r2, #64	@ 0x40
 80094fc:	2100      	movs	r1, #0
 80094fe:	5499      	strb	r1, [r3, r2]

        status = HAL_ERROR;
 8009500:	183b      	adds	r3, r7, r0
 8009502:	2201      	movs	r2, #1
 8009504:	701a      	strb	r2, [r3, #0]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8009506:	68fb      	ldr	r3, [r7, #12]
 8009508:	681b      	ldr	r3, [r3, #0]
 800950a:	699b      	ldr	r3, [r3, #24]
 800950c:	2204      	movs	r2, #4
 800950e:	4013      	ands	r3, r2
 8009510:	2b04      	cmp	r3, #4
 8009512:	d005      	beq.n	8009520 <I2C_WaitOnRXNEFlagUntilTimeout+0x128>
 8009514:	2317      	movs	r3, #23
 8009516:	18fb      	adds	r3, r7, r3
 8009518:	781b      	ldrb	r3, [r3, #0]
 800951a:	2b00      	cmp	r3, #0
 800951c:	d100      	bne.n	8009520 <I2C_WaitOnRXNEFlagUntilTimeout+0x128>
 800951e:	e776      	b.n	800940e <I2C_WaitOnRXNEFlagUntilTimeout+0x16>
      }
    }
  }
  return status;
 8009520:	2317      	movs	r3, #23
 8009522:	18fb      	adds	r3, r7, r3
 8009524:	781b      	ldrb	r3, [r3, #0]
}
 8009526:	0018      	movs	r0, r3
 8009528:	46bd      	mov	sp, r7
 800952a:	b006      	add	sp, #24
 800952c:	bd80      	pop	{r7, pc}
 800952e:	46c0      	nop			@ (mov r8, r8)
 8009530:	fe00e800 	.word	0xfe00e800

08009534 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009534:	b580      	push	{r7, lr}
 8009536:	b08a      	sub	sp, #40	@ 0x28
 8009538:	af00      	add	r7, sp, #0
 800953a:	60f8      	str	r0, [r7, #12]
 800953c:	60b9      	str	r1, [r7, #8]
 800953e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009540:	2327      	movs	r3, #39	@ 0x27
 8009542:	18fb      	adds	r3, r7, r3
 8009544:	2200      	movs	r2, #0
 8009546:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 8009548:	68fb      	ldr	r3, [r7, #12]
 800954a:	681b      	ldr	r3, [r3, #0]
 800954c:	699b      	ldr	r3, [r3, #24]
 800954e:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8009550:	2300      	movs	r3, #0
 8009552:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8009558:	69bb      	ldr	r3, [r7, #24]
 800955a:	2210      	movs	r2, #16
 800955c:	4013      	ands	r3, r2
 800955e:	d100      	bne.n	8009562 <I2C_IsErrorOccurred+0x2e>
 8009560:	e079      	b.n	8009656 <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009562:	68fb      	ldr	r3, [r7, #12]
 8009564:	681b      	ldr	r3, [r3, #0]
 8009566:	2210      	movs	r2, #16
 8009568:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800956a:	e057      	b.n	800961c <I2C_IsErrorOccurred+0xe8>
 800956c:	2227      	movs	r2, #39	@ 0x27
 800956e:	18bb      	adds	r3, r7, r2
 8009570:	18ba      	adds	r2, r7, r2
 8009572:	7812      	ldrb	r2, [r2, #0]
 8009574:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8009576:	68bb      	ldr	r3, [r7, #8]
 8009578:	3301      	adds	r3, #1
 800957a:	d04f      	beq.n	800961c <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800957c:	f7ff f864 	bl	8008648 <HAL_GetTick>
 8009580:	0002      	movs	r2, r0
 8009582:	69fb      	ldr	r3, [r7, #28]
 8009584:	1ad3      	subs	r3, r2, r3
 8009586:	68ba      	ldr	r2, [r7, #8]
 8009588:	429a      	cmp	r2, r3
 800958a:	d302      	bcc.n	8009592 <I2C_IsErrorOccurred+0x5e>
 800958c:	68bb      	ldr	r3, [r7, #8]
 800958e:	2b00      	cmp	r3, #0
 8009590:	d144      	bne.n	800961c <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8009592:	68fb      	ldr	r3, [r7, #12]
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	685a      	ldr	r2, [r3, #4]
 8009598:	2380      	movs	r3, #128	@ 0x80
 800959a:	01db      	lsls	r3, r3, #7
 800959c:	4013      	ands	r3, r2
 800959e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80095a0:	2013      	movs	r0, #19
 80095a2:	183b      	adds	r3, r7, r0
 80095a4:	68fa      	ldr	r2, [r7, #12]
 80095a6:	2142      	movs	r1, #66	@ 0x42
 80095a8:	5c52      	ldrb	r2, [r2, r1]
 80095aa:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80095ac:	68fb      	ldr	r3, [r7, #12]
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	699a      	ldr	r2, [r3, #24]
 80095b2:	2380      	movs	r3, #128	@ 0x80
 80095b4:	021b      	lsls	r3, r3, #8
 80095b6:	401a      	ands	r2, r3
 80095b8:	2380      	movs	r3, #128	@ 0x80
 80095ba:	021b      	lsls	r3, r3, #8
 80095bc:	429a      	cmp	r2, r3
 80095be:	d126      	bne.n	800960e <I2C_IsErrorOccurred+0xda>
 80095c0:	697a      	ldr	r2, [r7, #20]
 80095c2:	2380      	movs	r3, #128	@ 0x80
 80095c4:	01db      	lsls	r3, r3, #7
 80095c6:	429a      	cmp	r2, r3
 80095c8:	d021      	beq.n	800960e <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 80095ca:	183b      	adds	r3, r7, r0
 80095cc:	781b      	ldrb	r3, [r3, #0]
 80095ce:	2b20      	cmp	r3, #32
 80095d0:	d01d      	beq.n	800960e <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80095d2:	68fb      	ldr	r3, [r7, #12]
 80095d4:	681b      	ldr	r3, [r3, #0]
 80095d6:	685a      	ldr	r2, [r3, #4]
 80095d8:	68fb      	ldr	r3, [r7, #12]
 80095da:	681b      	ldr	r3, [r3, #0]
 80095dc:	2180      	movs	r1, #128	@ 0x80
 80095de:	01c9      	lsls	r1, r1, #7
 80095e0:	430a      	orrs	r2, r1
 80095e2:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80095e4:	f7ff f830 	bl	8008648 <HAL_GetTick>
 80095e8:	0003      	movs	r3, r0
 80095ea:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80095ec:	e00f      	b.n	800960e <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80095ee:	f7ff f82b 	bl	8008648 <HAL_GetTick>
 80095f2:	0002      	movs	r2, r0
 80095f4:	69fb      	ldr	r3, [r7, #28]
 80095f6:	1ad3      	subs	r3, r2, r3
 80095f8:	2b19      	cmp	r3, #25
 80095fa:	d908      	bls.n	800960e <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80095fc:	6a3b      	ldr	r3, [r7, #32]
 80095fe:	2220      	movs	r2, #32
 8009600:	4313      	orrs	r3, r2
 8009602:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8009604:	2327      	movs	r3, #39	@ 0x27
 8009606:	18fb      	adds	r3, r7, r3
 8009608:	2201      	movs	r2, #1
 800960a:	701a      	strb	r2, [r3, #0]

              break;
 800960c:	e006      	b.n	800961c <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800960e:	68fb      	ldr	r3, [r7, #12]
 8009610:	681b      	ldr	r3, [r3, #0]
 8009612:	699b      	ldr	r3, [r3, #24]
 8009614:	2220      	movs	r2, #32
 8009616:	4013      	ands	r3, r2
 8009618:	2b20      	cmp	r3, #32
 800961a:	d1e8      	bne.n	80095ee <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800961c:	68fb      	ldr	r3, [r7, #12]
 800961e:	681b      	ldr	r3, [r3, #0]
 8009620:	699b      	ldr	r3, [r3, #24]
 8009622:	2220      	movs	r2, #32
 8009624:	4013      	ands	r3, r2
 8009626:	2b20      	cmp	r3, #32
 8009628:	d004      	beq.n	8009634 <I2C_IsErrorOccurred+0x100>
 800962a:	2327      	movs	r3, #39	@ 0x27
 800962c:	18fb      	adds	r3, r7, r3
 800962e:	781b      	ldrb	r3, [r3, #0]
 8009630:	2b00      	cmp	r3, #0
 8009632:	d09b      	beq.n	800956c <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8009634:	2327      	movs	r3, #39	@ 0x27
 8009636:	18fb      	adds	r3, r7, r3
 8009638:	781b      	ldrb	r3, [r3, #0]
 800963a:	2b00      	cmp	r3, #0
 800963c:	d103      	bne.n	8009646 <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800963e:	68fb      	ldr	r3, [r7, #12]
 8009640:	681b      	ldr	r3, [r3, #0]
 8009642:	2220      	movs	r2, #32
 8009644:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8009646:	6a3b      	ldr	r3, [r7, #32]
 8009648:	2204      	movs	r2, #4
 800964a:	4313      	orrs	r3, r2
 800964c:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800964e:	2327      	movs	r3, #39	@ 0x27
 8009650:	18fb      	adds	r3, r7, r3
 8009652:	2201      	movs	r2, #1
 8009654:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8009656:	68fb      	ldr	r3, [r7, #12]
 8009658:	681b      	ldr	r3, [r3, #0]
 800965a:	699b      	ldr	r3, [r3, #24]
 800965c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800965e:	69ba      	ldr	r2, [r7, #24]
 8009660:	2380      	movs	r3, #128	@ 0x80
 8009662:	005b      	lsls	r3, r3, #1
 8009664:	4013      	ands	r3, r2
 8009666:	d00c      	beq.n	8009682 <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8009668:	6a3b      	ldr	r3, [r7, #32]
 800966a:	2201      	movs	r2, #1
 800966c:	4313      	orrs	r3, r2
 800966e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8009670:	68fb      	ldr	r3, [r7, #12]
 8009672:	681b      	ldr	r3, [r3, #0]
 8009674:	2280      	movs	r2, #128	@ 0x80
 8009676:	0052      	lsls	r2, r2, #1
 8009678:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800967a:	2327      	movs	r3, #39	@ 0x27
 800967c:	18fb      	adds	r3, r7, r3
 800967e:	2201      	movs	r2, #1
 8009680:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8009682:	69ba      	ldr	r2, [r7, #24]
 8009684:	2380      	movs	r3, #128	@ 0x80
 8009686:	00db      	lsls	r3, r3, #3
 8009688:	4013      	ands	r3, r2
 800968a:	d00c      	beq.n	80096a6 <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800968c:	6a3b      	ldr	r3, [r7, #32]
 800968e:	2208      	movs	r2, #8
 8009690:	4313      	orrs	r3, r2
 8009692:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8009694:	68fb      	ldr	r3, [r7, #12]
 8009696:	681b      	ldr	r3, [r3, #0]
 8009698:	2280      	movs	r2, #128	@ 0x80
 800969a:	00d2      	lsls	r2, r2, #3
 800969c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800969e:	2327      	movs	r3, #39	@ 0x27
 80096a0:	18fb      	adds	r3, r7, r3
 80096a2:	2201      	movs	r2, #1
 80096a4:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80096a6:	69ba      	ldr	r2, [r7, #24]
 80096a8:	2380      	movs	r3, #128	@ 0x80
 80096aa:	009b      	lsls	r3, r3, #2
 80096ac:	4013      	ands	r3, r2
 80096ae:	d00c      	beq.n	80096ca <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80096b0:	6a3b      	ldr	r3, [r7, #32]
 80096b2:	2202      	movs	r2, #2
 80096b4:	4313      	orrs	r3, r2
 80096b6:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80096b8:	68fb      	ldr	r3, [r7, #12]
 80096ba:	681b      	ldr	r3, [r3, #0]
 80096bc:	2280      	movs	r2, #128	@ 0x80
 80096be:	0092      	lsls	r2, r2, #2
 80096c0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80096c2:	2327      	movs	r3, #39	@ 0x27
 80096c4:	18fb      	adds	r3, r7, r3
 80096c6:	2201      	movs	r2, #1
 80096c8:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 80096ca:	2327      	movs	r3, #39	@ 0x27
 80096cc:	18fb      	adds	r3, r7, r3
 80096ce:	781b      	ldrb	r3, [r3, #0]
 80096d0:	2b00      	cmp	r3, #0
 80096d2:	d01d      	beq.n	8009710 <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80096d4:	68fb      	ldr	r3, [r7, #12]
 80096d6:	0018      	movs	r0, r3
 80096d8:	f7ff fd8a 	bl	80091f0 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80096dc:	68fb      	ldr	r3, [r7, #12]
 80096de:	681b      	ldr	r3, [r3, #0]
 80096e0:	685a      	ldr	r2, [r3, #4]
 80096e2:	68fb      	ldr	r3, [r7, #12]
 80096e4:	681b      	ldr	r3, [r3, #0]
 80096e6:	490e      	ldr	r1, [pc, #56]	@ (8009720 <I2C_IsErrorOccurred+0x1ec>)
 80096e8:	400a      	ands	r2, r1
 80096ea:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 80096ec:	68fb      	ldr	r3, [r7, #12]
 80096ee:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80096f0:	6a3b      	ldr	r3, [r7, #32]
 80096f2:	431a      	orrs	r2, r3
 80096f4:	68fb      	ldr	r3, [r7, #12]
 80096f6:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80096f8:	68fb      	ldr	r3, [r7, #12]
 80096fa:	2241      	movs	r2, #65	@ 0x41
 80096fc:	2120      	movs	r1, #32
 80096fe:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8009700:	68fb      	ldr	r3, [r7, #12]
 8009702:	2242      	movs	r2, #66	@ 0x42
 8009704:	2100      	movs	r1, #0
 8009706:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009708:	68fb      	ldr	r3, [r7, #12]
 800970a:	2240      	movs	r2, #64	@ 0x40
 800970c:	2100      	movs	r1, #0
 800970e:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8009710:	2327      	movs	r3, #39	@ 0x27
 8009712:	18fb      	adds	r3, r7, r3
 8009714:	781b      	ldrb	r3, [r3, #0]
}
 8009716:	0018      	movs	r0, r3
 8009718:	46bd      	mov	sp, r7
 800971a:	b00a      	add	sp, #40	@ 0x28
 800971c:	bd80      	pop	{r7, pc}
 800971e:	46c0      	nop			@ (mov r8, r8)
 8009720:	fe00e800 	.word	0xfe00e800

08009724 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8009724:	b590      	push	{r4, r7, lr}
 8009726:	b087      	sub	sp, #28
 8009728:	af00      	add	r7, sp, #0
 800972a:	60f8      	str	r0, [r7, #12]
 800972c:	0008      	movs	r0, r1
 800972e:	0011      	movs	r1, r2
 8009730:	607b      	str	r3, [r7, #4]
 8009732:	240a      	movs	r4, #10
 8009734:	193b      	adds	r3, r7, r4
 8009736:	1c02      	adds	r2, r0, #0
 8009738:	801a      	strh	r2, [r3, #0]
 800973a:	2009      	movs	r0, #9
 800973c:	183b      	adds	r3, r7, r0
 800973e:	1c0a      	adds	r2, r1, #0
 8009740:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8009742:	193b      	adds	r3, r7, r4
 8009744:	881b      	ldrh	r3, [r3, #0]
 8009746:	059b      	lsls	r3, r3, #22
 8009748:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800974a:	183b      	adds	r3, r7, r0
 800974c:	781b      	ldrb	r3, [r3, #0]
 800974e:	0419      	lsls	r1, r3, #16
 8009750:	23ff      	movs	r3, #255	@ 0xff
 8009752:	041b      	lsls	r3, r3, #16
 8009754:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8009756:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800975c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800975e:	4313      	orrs	r3, r2
 8009760:	005b      	lsls	r3, r3, #1
 8009762:	085b      	lsrs	r3, r3, #1
 8009764:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8009766:	68fb      	ldr	r3, [r7, #12]
 8009768:	681b      	ldr	r3, [r3, #0]
 800976a:	685b      	ldr	r3, [r3, #4]
 800976c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800976e:	0d51      	lsrs	r1, r2, #21
 8009770:	2280      	movs	r2, #128	@ 0x80
 8009772:	00d2      	lsls	r2, r2, #3
 8009774:	400a      	ands	r2, r1
 8009776:	4907      	ldr	r1, [pc, #28]	@ (8009794 <I2C_TransferConfig+0x70>)
 8009778:	430a      	orrs	r2, r1
 800977a:	43d2      	mvns	r2, r2
 800977c:	401a      	ands	r2, r3
 800977e:	0011      	movs	r1, r2
 8009780:	68fb      	ldr	r3, [r7, #12]
 8009782:	681b      	ldr	r3, [r3, #0]
 8009784:	697a      	ldr	r2, [r7, #20]
 8009786:	430a      	orrs	r2, r1
 8009788:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800978a:	46c0      	nop			@ (mov r8, r8)
 800978c:	46bd      	mov	sp, r7
 800978e:	b007      	add	sp, #28
 8009790:	bd90      	pop	{r4, r7, pc}
 8009792:	46c0      	nop			@ (mov r8, r8)
 8009794:	03ff63ff 	.word	0x03ff63ff

08009798 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8009798:	b580      	push	{r7, lr}
 800979a:	b082      	sub	sp, #8
 800979c:	af00      	add	r7, sp, #0
 800979e:	6078      	str	r0, [r7, #4]
 80097a0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	2241      	movs	r2, #65	@ 0x41
 80097a6:	5c9b      	ldrb	r3, [r3, r2]
 80097a8:	b2db      	uxtb	r3, r3
 80097aa:	2b20      	cmp	r3, #32
 80097ac:	d138      	bne.n	8009820 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	2240      	movs	r2, #64	@ 0x40
 80097b2:	5c9b      	ldrb	r3, [r3, r2]
 80097b4:	2b01      	cmp	r3, #1
 80097b6:	d101      	bne.n	80097bc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80097b8:	2302      	movs	r3, #2
 80097ba:	e032      	b.n	8009822 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	2240      	movs	r2, #64	@ 0x40
 80097c0:	2101      	movs	r1, #1
 80097c2:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	2241      	movs	r2, #65	@ 0x41
 80097c8:	2124      	movs	r1, #36	@ 0x24
 80097ca:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	681b      	ldr	r3, [r3, #0]
 80097d0:	681a      	ldr	r2, [r3, #0]
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	681b      	ldr	r3, [r3, #0]
 80097d6:	2101      	movs	r1, #1
 80097d8:	438a      	bics	r2, r1
 80097da:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	681a      	ldr	r2, [r3, #0]
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	681b      	ldr	r3, [r3, #0]
 80097e6:	4911      	ldr	r1, [pc, #68]	@ (800982c <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 80097e8:	400a      	ands	r2, r1
 80097ea:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	681b      	ldr	r3, [r3, #0]
 80097f0:	6819      	ldr	r1, [r3, #0]
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	681b      	ldr	r3, [r3, #0]
 80097f6:	683a      	ldr	r2, [r7, #0]
 80097f8:	430a      	orrs	r2, r1
 80097fa:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	681b      	ldr	r3, [r3, #0]
 8009800:	681a      	ldr	r2, [r3, #0]
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	2101      	movs	r1, #1
 8009808:	430a      	orrs	r2, r1
 800980a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	2241      	movs	r2, #65	@ 0x41
 8009810:	2120      	movs	r1, #32
 8009812:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	2240      	movs	r2, #64	@ 0x40
 8009818:	2100      	movs	r1, #0
 800981a:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800981c:	2300      	movs	r3, #0
 800981e:	e000      	b.n	8009822 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8009820:	2302      	movs	r3, #2
  }
}
 8009822:	0018      	movs	r0, r3
 8009824:	46bd      	mov	sp, r7
 8009826:	b002      	add	sp, #8
 8009828:	bd80      	pop	{r7, pc}
 800982a:	46c0      	nop			@ (mov r8, r8)
 800982c:	ffffefff 	.word	0xffffefff

08009830 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8009830:	b580      	push	{r7, lr}
 8009832:	b084      	sub	sp, #16
 8009834:	af00      	add	r7, sp, #0
 8009836:	6078      	str	r0, [r7, #4]
 8009838:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	2241      	movs	r2, #65	@ 0x41
 800983e:	5c9b      	ldrb	r3, [r3, r2]
 8009840:	b2db      	uxtb	r3, r3
 8009842:	2b20      	cmp	r3, #32
 8009844:	d139      	bne.n	80098ba <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	2240      	movs	r2, #64	@ 0x40
 800984a:	5c9b      	ldrb	r3, [r3, r2]
 800984c:	2b01      	cmp	r3, #1
 800984e:	d101      	bne.n	8009854 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8009850:	2302      	movs	r3, #2
 8009852:	e033      	b.n	80098bc <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	2240      	movs	r2, #64	@ 0x40
 8009858:	2101      	movs	r1, #1
 800985a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	2241      	movs	r2, #65	@ 0x41
 8009860:	2124      	movs	r1, #36	@ 0x24
 8009862:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	681b      	ldr	r3, [r3, #0]
 8009868:	681a      	ldr	r2, [r3, #0]
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	2101      	movs	r1, #1
 8009870:	438a      	bics	r2, r1
 8009872:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	681b      	ldr	r3, [r3, #0]
 8009878:	681b      	ldr	r3, [r3, #0]
 800987a:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800987c:	68fb      	ldr	r3, [r7, #12]
 800987e:	4a11      	ldr	r2, [pc, #68]	@ (80098c4 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8009880:	4013      	ands	r3, r2
 8009882:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8009884:	683b      	ldr	r3, [r7, #0]
 8009886:	021b      	lsls	r3, r3, #8
 8009888:	68fa      	ldr	r2, [r7, #12]
 800988a:	4313      	orrs	r3, r2
 800988c:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	68fa      	ldr	r2, [r7, #12]
 8009894:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	681b      	ldr	r3, [r3, #0]
 800989a:	681a      	ldr	r2, [r3, #0]
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	681b      	ldr	r3, [r3, #0]
 80098a0:	2101      	movs	r1, #1
 80098a2:	430a      	orrs	r2, r1
 80098a4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	2241      	movs	r2, #65	@ 0x41
 80098aa:	2120      	movs	r1, #32
 80098ac:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	2240      	movs	r2, #64	@ 0x40
 80098b2:	2100      	movs	r1, #0
 80098b4:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80098b6:	2300      	movs	r3, #0
 80098b8:	e000      	b.n	80098bc <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80098ba:	2302      	movs	r3, #2
  }
}
 80098bc:	0018      	movs	r0, r3
 80098be:	46bd      	mov	sp, r7
 80098c0:	b004      	add	sp, #16
 80098c2:	bd80      	pop	{r7, pc}
 80098c4:	fffff0ff 	.word	0xfffff0ff

080098c8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80098c8:	b580      	push	{r7, lr}
 80098ca:	b084      	sub	sp, #16
 80098cc:	af00      	add	r7, sp, #0
 80098ce:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80098d0:	4b19      	ldr	r3, [pc, #100]	@ (8009938 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	4a19      	ldr	r2, [pc, #100]	@ (800993c <HAL_PWREx_ControlVoltageScaling+0x74>)
 80098d6:	4013      	ands	r3, r2
 80098d8:	0019      	movs	r1, r3
 80098da:	4b17      	ldr	r3, [pc, #92]	@ (8009938 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80098dc:	687a      	ldr	r2, [r7, #4]
 80098de:	430a      	orrs	r2, r1
 80098e0:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80098e2:	687a      	ldr	r2, [r7, #4]
 80098e4:	2380      	movs	r3, #128	@ 0x80
 80098e6:	009b      	lsls	r3, r3, #2
 80098e8:	429a      	cmp	r2, r3
 80098ea:	d11f      	bne.n	800992c <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 80098ec:	4b14      	ldr	r3, [pc, #80]	@ (8009940 <HAL_PWREx_ControlVoltageScaling+0x78>)
 80098ee:	681a      	ldr	r2, [r3, #0]
 80098f0:	0013      	movs	r3, r2
 80098f2:	005b      	lsls	r3, r3, #1
 80098f4:	189b      	adds	r3, r3, r2
 80098f6:	005b      	lsls	r3, r3, #1
 80098f8:	4912      	ldr	r1, [pc, #72]	@ (8009944 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 80098fa:	0018      	movs	r0, r3
 80098fc:	f7f6 fc28 	bl	8000150 <__udivsi3>
 8009900:	0003      	movs	r3, r0
 8009902:	3301      	adds	r3, #1
 8009904:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8009906:	e008      	b.n	800991a <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8009908:	68fb      	ldr	r3, [r7, #12]
 800990a:	2b00      	cmp	r3, #0
 800990c:	d003      	beq.n	8009916 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 800990e:	68fb      	ldr	r3, [r7, #12]
 8009910:	3b01      	subs	r3, #1
 8009912:	60fb      	str	r3, [r7, #12]
 8009914:	e001      	b.n	800991a <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8009916:	2303      	movs	r3, #3
 8009918:	e009      	b.n	800992e <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800991a:	4b07      	ldr	r3, [pc, #28]	@ (8009938 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800991c:	695a      	ldr	r2, [r3, #20]
 800991e:	2380      	movs	r3, #128	@ 0x80
 8009920:	00db      	lsls	r3, r3, #3
 8009922:	401a      	ands	r2, r3
 8009924:	2380      	movs	r3, #128	@ 0x80
 8009926:	00db      	lsls	r3, r3, #3
 8009928:	429a      	cmp	r2, r3
 800992a:	d0ed      	beq.n	8009908 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 800992c:	2300      	movs	r3, #0
}
 800992e:	0018      	movs	r0, r3
 8009930:	46bd      	mov	sp, r7
 8009932:	b004      	add	sp, #16
 8009934:	bd80      	pop	{r7, pc}
 8009936:	46c0      	nop			@ (mov r8, r8)
 8009938:	40007000 	.word	0x40007000
 800993c:	fffff9ff 	.word	0xfffff9ff
 8009940:	200009a8 	.word	0x200009a8
 8009944:	000f4240 	.word	0x000f4240

08009948 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8009948:	b580      	push	{r7, lr}
 800994a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 800994c:	4b03      	ldr	r3, [pc, #12]	@ (800995c <LL_RCC_GetAPB1Prescaler+0x14>)
 800994e:	689a      	ldr	r2, [r3, #8]
 8009950:	23e0      	movs	r3, #224	@ 0xe0
 8009952:	01db      	lsls	r3, r3, #7
 8009954:	4013      	ands	r3, r2
}
 8009956:	0018      	movs	r0, r3
 8009958:	46bd      	mov	sp, r7
 800995a:	bd80      	pop	{r7, pc}
 800995c:	40021000 	.word	0x40021000

08009960 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009960:	b580      	push	{r7, lr}
 8009962:	b088      	sub	sp, #32
 8009964:	af00      	add	r7, sp, #0
 8009966:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	2b00      	cmp	r3, #0
 800996c:	d102      	bne.n	8009974 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800996e:	2301      	movs	r3, #1
 8009970:	f000 fb50 	bl	800a014 <HAL_RCC_OscConfig+0x6b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	681b      	ldr	r3, [r3, #0]
 8009978:	2201      	movs	r2, #1
 800997a:	4013      	ands	r3, r2
 800997c:	d100      	bne.n	8009980 <HAL_RCC_OscConfig+0x20>
 800997e:	e07c      	b.n	8009a7a <HAL_RCC_OscConfig+0x11a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009980:	4bc3      	ldr	r3, [pc, #780]	@ (8009c90 <HAL_RCC_OscConfig+0x330>)
 8009982:	689b      	ldr	r3, [r3, #8]
 8009984:	2238      	movs	r2, #56	@ 0x38
 8009986:	4013      	ands	r3, r2
 8009988:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800998a:	4bc1      	ldr	r3, [pc, #772]	@ (8009c90 <HAL_RCC_OscConfig+0x330>)
 800998c:	68db      	ldr	r3, [r3, #12]
 800998e:	2203      	movs	r2, #3
 8009990:	4013      	ands	r3, r2
 8009992:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8009994:	69bb      	ldr	r3, [r7, #24]
 8009996:	2b10      	cmp	r3, #16
 8009998:	d102      	bne.n	80099a0 <HAL_RCC_OscConfig+0x40>
 800999a:	697b      	ldr	r3, [r7, #20]
 800999c:	2b03      	cmp	r3, #3
 800999e:	d002      	beq.n	80099a6 <HAL_RCC_OscConfig+0x46>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 80099a0:	69bb      	ldr	r3, [r7, #24]
 80099a2:	2b08      	cmp	r3, #8
 80099a4:	d10b      	bne.n	80099be <HAL_RCC_OscConfig+0x5e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80099a6:	4bba      	ldr	r3, [pc, #744]	@ (8009c90 <HAL_RCC_OscConfig+0x330>)
 80099a8:	681a      	ldr	r2, [r3, #0]
 80099aa:	2380      	movs	r3, #128	@ 0x80
 80099ac:	029b      	lsls	r3, r3, #10
 80099ae:	4013      	ands	r3, r2
 80099b0:	d062      	beq.n	8009a78 <HAL_RCC_OscConfig+0x118>
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	685b      	ldr	r3, [r3, #4]
 80099b6:	2b00      	cmp	r3, #0
 80099b8:	d15e      	bne.n	8009a78 <HAL_RCC_OscConfig+0x118>
      {
        return HAL_ERROR;
 80099ba:	2301      	movs	r3, #1
 80099bc:	e32a      	b.n	800a014 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	685a      	ldr	r2, [r3, #4]
 80099c2:	2380      	movs	r3, #128	@ 0x80
 80099c4:	025b      	lsls	r3, r3, #9
 80099c6:	429a      	cmp	r2, r3
 80099c8:	d107      	bne.n	80099da <HAL_RCC_OscConfig+0x7a>
 80099ca:	4bb1      	ldr	r3, [pc, #708]	@ (8009c90 <HAL_RCC_OscConfig+0x330>)
 80099cc:	681a      	ldr	r2, [r3, #0]
 80099ce:	4bb0      	ldr	r3, [pc, #704]	@ (8009c90 <HAL_RCC_OscConfig+0x330>)
 80099d0:	2180      	movs	r1, #128	@ 0x80
 80099d2:	0249      	lsls	r1, r1, #9
 80099d4:	430a      	orrs	r2, r1
 80099d6:	601a      	str	r2, [r3, #0]
 80099d8:	e020      	b.n	8009a1c <HAL_RCC_OscConfig+0xbc>
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	685a      	ldr	r2, [r3, #4]
 80099de:	23a0      	movs	r3, #160	@ 0xa0
 80099e0:	02db      	lsls	r3, r3, #11
 80099e2:	429a      	cmp	r2, r3
 80099e4:	d10e      	bne.n	8009a04 <HAL_RCC_OscConfig+0xa4>
 80099e6:	4baa      	ldr	r3, [pc, #680]	@ (8009c90 <HAL_RCC_OscConfig+0x330>)
 80099e8:	681a      	ldr	r2, [r3, #0]
 80099ea:	4ba9      	ldr	r3, [pc, #676]	@ (8009c90 <HAL_RCC_OscConfig+0x330>)
 80099ec:	2180      	movs	r1, #128	@ 0x80
 80099ee:	02c9      	lsls	r1, r1, #11
 80099f0:	430a      	orrs	r2, r1
 80099f2:	601a      	str	r2, [r3, #0]
 80099f4:	4ba6      	ldr	r3, [pc, #664]	@ (8009c90 <HAL_RCC_OscConfig+0x330>)
 80099f6:	681a      	ldr	r2, [r3, #0]
 80099f8:	4ba5      	ldr	r3, [pc, #660]	@ (8009c90 <HAL_RCC_OscConfig+0x330>)
 80099fa:	2180      	movs	r1, #128	@ 0x80
 80099fc:	0249      	lsls	r1, r1, #9
 80099fe:	430a      	orrs	r2, r1
 8009a00:	601a      	str	r2, [r3, #0]
 8009a02:	e00b      	b.n	8009a1c <HAL_RCC_OscConfig+0xbc>
 8009a04:	4ba2      	ldr	r3, [pc, #648]	@ (8009c90 <HAL_RCC_OscConfig+0x330>)
 8009a06:	681a      	ldr	r2, [r3, #0]
 8009a08:	4ba1      	ldr	r3, [pc, #644]	@ (8009c90 <HAL_RCC_OscConfig+0x330>)
 8009a0a:	49a2      	ldr	r1, [pc, #648]	@ (8009c94 <HAL_RCC_OscConfig+0x334>)
 8009a0c:	400a      	ands	r2, r1
 8009a0e:	601a      	str	r2, [r3, #0]
 8009a10:	4b9f      	ldr	r3, [pc, #636]	@ (8009c90 <HAL_RCC_OscConfig+0x330>)
 8009a12:	681a      	ldr	r2, [r3, #0]
 8009a14:	4b9e      	ldr	r3, [pc, #632]	@ (8009c90 <HAL_RCC_OscConfig+0x330>)
 8009a16:	49a0      	ldr	r1, [pc, #640]	@ (8009c98 <HAL_RCC_OscConfig+0x338>)
 8009a18:	400a      	ands	r2, r1
 8009a1a:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	685b      	ldr	r3, [r3, #4]
 8009a20:	2b00      	cmp	r3, #0
 8009a22:	d014      	beq.n	8009a4e <HAL_RCC_OscConfig+0xee>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009a24:	f7fe fe10 	bl	8008648 <HAL_GetTick>
 8009a28:	0003      	movs	r3, r0
 8009a2a:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009a2c:	e008      	b.n	8009a40 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009a2e:	f7fe fe0b 	bl	8008648 <HAL_GetTick>
 8009a32:	0002      	movs	r2, r0
 8009a34:	693b      	ldr	r3, [r7, #16]
 8009a36:	1ad3      	subs	r3, r2, r3
 8009a38:	2b64      	cmp	r3, #100	@ 0x64
 8009a3a:	d901      	bls.n	8009a40 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 8009a3c:	2303      	movs	r3, #3
 8009a3e:	e2e9      	b.n	800a014 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009a40:	4b93      	ldr	r3, [pc, #588]	@ (8009c90 <HAL_RCC_OscConfig+0x330>)
 8009a42:	681a      	ldr	r2, [r3, #0]
 8009a44:	2380      	movs	r3, #128	@ 0x80
 8009a46:	029b      	lsls	r3, r3, #10
 8009a48:	4013      	ands	r3, r2
 8009a4a:	d0f0      	beq.n	8009a2e <HAL_RCC_OscConfig+0xce>
 8009a4c:	e015      	b.n	8009a7a <HAL_RCC_OscConfig+0x11a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009a4e:	f7fe fdfb 	bl	8008648 <HAL_GetTick>
 8009a52:	0003      	movs	r3, r0
 8009a54:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8009a56:	e008      	b.n	8009a6a <HAL_RCC_OscConfig+0x10a>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009a58:	f7fe fdf6 	bl	8008648 <HAL_GetTick>
 8009a5c:	0002      	movs	r2, r0
 8009a5e:	693b      	ldr	r3, [r7, #16]
 8009a60:	1ad3      	subs	r3, r2, r3
 8009a62:	2b64      	cmp	r3, #100	@ 0x64
 8009a64:	d901      	bls.n	8009a6a <HAL_RCC_OscConfig+0x10a>
          {
            return HAL_TIMEOUT;
 8009a66:	2303      	movs	r3, #3
 8009a68:	e2d4      	b.n	800a014 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8009a6a:	4b89      	ldr	r3, [pc, #548]	@ (8009c90 <HAL_RCC_OscConfig+0x330>)
 8009a6c:	681a      	ldr	r2, [r3, #0]
 8009a6e:	2380      	movs	r3, #128	@ 0x80
 8009a70:	029b      	lsls	r3, r3, #10
 8009a72:	4013      	ands	r3, r2
 8009a74:	d1f0      	bne.n	8009a58 <HAL_RCC_OscConfig+0xf8>
 8009a76:	e000      	b.n	8009a7a <HAL_RCC_OscConfig+0x11a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009a78:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	681b      	ldr	r3, [r3, #0]
 8009a7e:	2202      	movs	r2, #2
 8009a80:	4013      	ands	r3, r2
 8009a82:	d100      	bne.n	8009a86 <HAL_RCC_OscConfig+0x126>
 8009a84:	e099      	b.n	8009bba <HAL_RCC_OscConfig+0x25a>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009a86:	4b82      	ldr	r3, [pc, #520]	@ (8009c90 <HAL_RCC_OscConfig+0x330>)
 8009a88:	689b      	ldr	r3, [r3, #8]
 8009a8a:	2238      	movs	r2, #56	@ 0x38
 8009a8c:	4013      	ands	r3, r2
 8009a8e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8009a90:	4b7f      	ldr	r3, [pc, #508]	@ (8009c90 <HAL_RCC_OscConfig+0x330>)
 8009a92:	68db      	ldr	r3, [r3, #12]
 8009a94:	2203      	movs	r2, #3
 8009a96:	4013      	ands	r3, r2
 8009a98:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8009a9a:	69bb      	ldr	r3, [r7, #24]
 8009a9c:	2b10      	cmp	r3, #16
 8009a9e:	d102      	bne.n	8009aa6 <HAL_RCC_OscConfig+0x146>
 8009aa0:	697b      	ldr	r3, [r7, #20]
 8009aa2:	2b02      	cmp	r3, #2
 8009aa4:	d002      	beq.n	8009aac <HAL_RCC_OscConfig+0x14c>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8009aa6:	69bb      	ldr	r3, [r7, #24]
 8009aa8:	2b00      	cmp	r3, #0
 8009aaa:	d135      	bne.n	8009b18 <HAL_RCC_OscConfig+0x1b8>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009aac:	4b78      	ldr	r3, [pc, #480]	@ (8009c90 <HAL_RCC_OscConfig+0x330>)
 8009aae:	681a      	ldr	r2, [r3, #0]
 8009ab0:	2380      	movs	r3, #128	@ 0x80
 8009ab2:	00db      	lsls	r3, r3, #3
 8009ab4:	4013      	ands	r3, r2
 8009ab6:	d005      	beq.n	8009ac4 <HAL_RCC_OscConfig+0x164>
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	68db      	ldr	r3, [r3, #12]
 8009abc:	2b00      	cmp	r3, #0
 8009abe:	d101      	bne.n	8009ac4 <HAL_RCC_OscConfig+0x164>
      {
        return HAL_ERROR;
 8009ac0:	2301      	movs	r3, #1
 8009ac2:	e2a7      	b.n	800a014 <HAL_RCC_OscConfig+0x6b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009ac4:	4b72      	ldr	r3, [pc, #456]	@ (8009c90 <HAL_RCC_OscConfig+0x330>)
 8009ac6:	685b      	ldr	r3, [r3, #4]
 8009ac8:	4a74      	ldr	r2, [pc, #464]	@ (8009c9c <HAL_RCC_OscConfig+0x33c>)
 8009aca:	4013      	ands	r3, r2
 8009acc:	0019      	movs	r1, r3
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	695b      	ldr	r3, [r3, #20]
 8009ad2:	021a      	lsls	r2, r3, #8
 8009ad4:	4b6e      	ldr	r3, [pc, #440]	@ (8009c90 <HAL_RCC_OscConfig+0x330>)
 8009ad6:	430a      	orrs	r2, r1
 8009ad8:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8009ada:	69bb      	ldr	r3, [r7, #24]
 8009adc:	2b00      	cmp	r3, #0
 8009ade:	d112      	bne.n	8009b06 <HAL_RCC_OscConfig+0x1a6>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8009ae0:	4b6b      	ldr	r3, [pc, #428]	@ (8009c90 <HAL_RCC_OscConfig+0x330>)
 8009ae2:	681b      	ldr	r3, [r3, #0]
 8009ae4:	4a6e      	ldr	r2, [pc, #440]	@ (8009ca0 <HAL_RCC_OscConfig+0x340>)
 8009ae6:	4013      	ands	r3, r2
 8009ae8:	0019      	movs	r1, r3
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	691a      	ldr	r2, [r3, #16]
 8009aee:	4b68      	ldr	r3, [pc, #416]	@ (8009c90 <HAL_RCC_OscConfig+0x330>)
 8009af0:	430a      	orrs	r2, r1
 8009af2:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8009af4:	4b66      	ldr	r3, [pc, #408]	@ (8009c90 <HAL_RCC_OscConfig+0x330>)
 8009af6:	681b      	ldr	r3, [r3, #0]
 8009af8:	0adb      	lsrs	r3, r3, #11
 8009afa:	2207      	movs	r2, #7
 8009afc:	4013      	ands	r3, r2
 8009afe:	4a69      	ldr	r2, [pc, #420]	@ (8009ca4 <HAL_RCC_OscConfig+0x344>)
 8009b00:	40da      	lsrs	r2, r3
 8009b02:	4b69      	ldr	r3, [pc, #420]	@ (8009ca8 <HAL_RCC_OscConfig+0x348>)
 8009b04:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8009b06:	4b69      	ldr	r3, [pc, #420]	@ (8009cac <HAL_RCC_OscConfig+0x34c>)
 8009b08:	681b      	ldr	r3, [r3, #0]
 8009b0a:	0018      	movs	r0, r3
 8009b0c:	f7fe fd40 	bl	8008590 <HAL_InitTick>
 8009b10:	1e03      	subs	r3, r0, #0
 8009b12:	d051      	beq.n	8009bb8 <HAL_RCC_OscConfig+0x258>
        {
          return HAL_ERROR;
 8009b14:	2301      	movs	r3, #1
 8009b16:	e27d      	b.n	800a014 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	68db      	ldr	r3, [r3, #12]
 8009b1c:	2b00      	cmp	r3, #0
 8009b1e:	d030      	beq.n	8009b82 <HAL_RCC_OscConfig+0x222>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8009b20:	4b5b      	ldr	r3, [pc, #364]	@ (8009c90 <HAL_RCC_OscConfig+0x330>)
 8009b22:	681b      	ldr	r3, [r3, #0]
 8009b24:	4a5e      	ldr	r2, [pc, #376]	@ (8009ca0 <HAL_RCC_OscConfig+0x340>)
 8009b26:	4013      	ands	r3, r2
 8009b28:	0019      	movs	r1, r3
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	691a      	ldr	r2, [r3, #16]
 8009b2e:	4b58      	ldr	r3, [pc, #352]	@ (8009c90 <HAL_RCC_OscConfig+0x330>)
 8009b30:	430a      	orrs	r2, r1
 8009b32:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8009b34:	4b56      	ldr	r3, [pc, #344]	@ (8009c90 <HAL_RCC_OscConfig+0x330>)
 8009b36:	681a      	ldr	r2, [r3, #0]
 8009b38:	4b55      	ldr	r3, [pc, #340]	@ (8009c90 <HAL_RCC_OscConfig+0x330>)
 8009b3a:	2180      	movs	r1, #128	@ 0x80
 8009b3c:	0049      	lsls	r1, r1, #1
 8009b3e:	430a      	orrs	r2, r1
 8009b40:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009b42:	f7fe fd81 	bl	8008648 <HAL_GetTick>
 8009b46:	0003      	movs	r3, r0
 8009b48:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009b4a:	e008      	b.n	8009b5e <HAL_RCC_OscConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009b4c:	f7fe fd7c 	bl	8008648 <HAL_GetTick>
 8009b50:	0002      	movs	r2, r0
 8009b52:	693b      	ldr	r3, [r7, #16]
 8009b54:	1ad3      	subs	r3, r2, r3
 8009b56:	2b02      	cmp	r3, #2
 8009b58:	d901      	bls.n	8009b5e <HAL_RCC_OscConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 8009b5a:	2303      	movs	r3, #3
 8009b5c:	e25a      	b.n	800a014 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009b5e:	4b4c      	ldr	r3, [pc, #304]	@ (8009c90 <HAL_RCC_OscConfig+0x330>)
 8009b60:	681a      	ldr	r2, [r3, #0]
 8009b62:	2380      	movs	r3, #128	@ 0x80
 8009b64:	00db      	lsls	r3, r3, #3
 8009b66:	4013      	ands	r3, r2
 8009b68:	d0f0      	beq.n	8009b4c <HAL_RCC_OscConfig+0x1ec>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009b6a:	4b49      	ldr	r3, [pc, #292]	@ (8009c90 <HAL_RCC_OscConfig+0x330>)
 8009b6c:	685b      	ldr	r3, [r3, #4]
 8009b6e:	4a4b      	ldr	r2, [pc, #300]	@ (8009c9c <HAL_RCC_OscConfig+0x33c>)
 8009b70:	4013      	ands	r3, r2
 8009b72:	0019      	movs	r1, r3
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	695b      	ldr	r3, [r3, #20]
 8009b78:	021a      	lsls	r2, r3, #8
 8009b7a:	4b45      	ldr	r3, [pc, #276]	@ (8009c90 <HAL_RCC_OscConfig+0x330>)
 8009b7c:	430a      	orrs	r2, r1
 8009b7e:	605a      	str	r2, [r3, #4]
 8009b80:	e01b      	b.n	8009bba <HAL_RCC_OscConfig+0x25a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8009b82:	4b43      	ldr	r3, [pc, #268]	@ (8009c90 <HAL_RCC_OscConfig+0x330>)
 8009b84:	681a      	ldr	r2, [r3, #0]
 8009b86:	4b42      	ldr	r3, [pc, #264]	@ (8009c90 <HAL_RCC_OscConfig+0x330>)
 8009b88:	4949      	ldr	r1, [pc, #292]	@ (8009cb0 <HAL_RCC_OscConfig+0x350>)
 8009b8a:	400a      	ands	r2, r1
 8009b8c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009b8e:	f7fe fd5b 	bl	8008648 <HAL_GetTick>
 8009b92:	0003      	movs	r3, r0
 8009b94:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8009b96:	e008      	b.n	8009baa <HAL_RCC_OscConfig+0x24a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009b98:	f7fe fd56 	bl	8008648 <HAL_GetTick>
 8009b9c:	0002      	movs	r2, r0
 8009b9e:	693b      	ldr	r3, [r7, #16]
 8009ba0:	1ad3      	subs	r3, r2, r3
 8009ba2:	2b02      	cmp	r3, #2
 8009ba4:	d901      	bls.n	8009baa <HAL_RCC_OscConfig+0x24a>
          {
            return HAL_TIMEOUT;
 8009ba6:	2303      	movs	r3, #3
 8009ba8:	e234      	b.n	800a014 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8009baa:	4b39      	ldr	r3, [pc, #228]	@ (8009c90 <HAL_RCC_OscConfig+0x330>)
 8009bac:	681a      	ldr	r2, [r3, #0]
 8009bae:	2380      	movs	r3, #128	@ 0x80
 8009bb0:	00db      	lsls	r3, r3, #3
 8009bb2:	4013      	ands	r3, r2
 8009bb4:	d1f0      	bne.n	8009b98 <HAL_RCC_OscConfig+0x238>
 8009bb6:	e000      	b.n	8009bba <HAL_RCC_OscConfig+0x25a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009bb8:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	681b      	ldr	r3, [r3, #0]
 8009bbe:	2208      	movs	r2, #8
 8009bc0:	4013      	ands	r3, r2
 8009bc2:	d047      	beq.n	8009c54 <HAL_RCC_OscConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8009bc4:	4b32      	ldr	r3, [pc, #200]	@ (8009c90 <HAL_RCC_OscConfig+0x330>)
 8009bc6:	689b      	ldr	r3, [r3, #8]
 8009bc8:	2238      	movs	r2, #56	@ 0x38
 8009bca:	4013      	ands	r3, r2
 8009bcc:	2b18      	cmp	r3, #24
 8009bce:	d10a      	bne.n	8009be6 <HAL_RCC_OscConfig+0x286>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8009bd0:	4b2f      	ldr	r3, [pc, #188]	@ (8009c90 <HAL_RCC_OscConfig+0x330>)
 8009bd2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009bd4:	2202      	movs	r2, #2
 8009bd6:	4013      	ands	r3, r2
 8009bd8:	d03c      	beq.n	8009c54 <HAL_RCC_OscConfig+0x2f4>
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	699b      	ldr	r3, [r3, #24]
 8009bde:	2b00      	cmp	r3, #0
 8009be0:	d138      	bne.n	8009c54 <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 8009be2:	2301      	movs	r3, #1
 8009be4:	e216      	b.n	800a014 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	699b      	ldr	r3, [r3, #24]
 8009bea:	2b00      	cmp	r3, #0
 8009bec:	d019      	beq.n	8009c22 <HAL_RCC_OscConfig+0x2c2>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8009bee:	4b28      	ldr	r3, [pc, #160]	@ (8009c90 <HAL_RCC_OscConfig+0x330>)
 8009bf0:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8009bf2:	4b27      	ldr	r3, [pc, #156]	@ (8009c90 <HAL_RCC_OscConfig+0x330>)
 8009bf4:	2101      	movs	r1, #1
 8009bf6:	430a      	orrs	r2, r1
 8009bf8:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009bfa:	f7fe fd25 	bl	8008648 <HAL_GetTick>
 8009bfe:	0003      	movs	r3, r0
 8009c00:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8009c02:	e008      	b.n	8009c16 <HAL_RCC_OscConfig+0x2b6>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009c04:	f7fe fd20 	bl	8008648 <HAL_GetTick>
 8009c08:	0002      	movs	r2, r0
 8009c0a:	693b      	ldr	r3, [r7, #16]
 8009c0c:	1ad3      	subs	r3, r2, r3
 8009c0e:	2b02      	cmp	r3, #2
 8009c10:	d901      	bls.n	8009c16 <HAL_RCC_OscConfig+0x2b6>
          {
            return HAL_TIMEOUT;
 8009c12:	2303      	movs	r3, #3
 8009c14:	e1fe      	b.n	800a014 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8009c16:	4b1e      	ldr	r3, [pc, #120]	@ (8009c90 <HAL_RCC_OscConfig+0x330>)
 8009c18:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009c1a:	2202      	movs	r2, #2
 8009c1c:	4013      	ands	r3, r2
 8009c1e:	d0f1      	beq.n	8009c04 <HAL_RCC_OscConfig+0x2a4>
 8009c20:	e018      	b.n	8009c54 <HAL_RCC_OscConfig+0x2f4>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8009c22:	4b1b      	ldr	r3, [pc, #108]	@ (8009c90 <HAL_RCC_OscConfig+0x330>)
 8009c24:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8009c26:	4b1a      	ldr	r3, [pc, #104]	@ (8009c90 <HAL_RCC_OscConfig+0x330>)
 8009c28:	2101      	movs	r1, #1
 8009c2a:	438a      	bics	r2, r1
 8009c2c:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009c2e:	f7fe fd0b 	bl	8008648 <HAL_GetTick>
 8009c32:	0003      	movs	r3, r0
 8009c34:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8009c36:	e008      	b.n	8009c4a <HAL_RCC_OscConfig+0x2ea>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009c38:	f7fe fd06 	bl	8008648 <HAL_GetTick>
 8009c3c:	0002      	movs	r2, r0
 8009c3e:	693b      	ldr	r3, [r7, #16]
 8009c40:	1ad3      	subs	r3, r2, r3
 8009c42:	2b02      	cmp	r3, #2
 8009c44:	d901      	bls.n	8009c4a <HAL_RCC_OscConfig+0x2ea>
          {
            return HAL_TIMEOUT;
 8009c46:	2303      	movs	r3, #3
 8009c48:	e1e4      	b.n	800a014 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8009c4a:	4b11      	ldr	r3, [pc, #68]	@ (8009c90 <HAL_RCC_OscConfig+0x330>)
 8009c4c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009c4e:	2202      	movs	r2, #2
 8009c50:	4013      	ands	r3, r2
 8009c52:	d1f1      	bne.n	8009c38 <HAL_RCC_OscConfig+0x2d8>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	681b      	ldr	r3, [r3, #0]
 8009c58:	2204      	movs	r2, #4
 8009c5a:	4013      	ands	r3, r2
 8009c5c:	d100      	bne.n	8009c60 <HAL_RCC_OscConfig+0x300>
 8009c5e:	e0c7      	b.n	8009df0 <HAL_RCC_OscConfig+0x490>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009c60:	231f      	movs	r3, #31
 8009c62:	18fb      	adds	r3, r7, r3
 8009c64:	2200      	movs	r2, #0
 8009c66:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8009c68:	4b09      	ldr	r3, [pc, #36]	@ (8009c90 <HAL_RCC_OscConfig+0x330>)
 8009c6a:	689b      	ldr	r3, [r3, #8]
 8009c6c:	2238      	movs	r2, #56	@ 0x38
 8009c6e:	4013      	ands	r3, r2
 8009c70:	2b20      	cmp	r3, #32
 8009c72:	d11f      	bne.n	8009cb4 <HAL_RCC_OscConfig+0x354>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8009c74:	4b06      	ldr	r3, [pc, #24]	@ (8009c90 <HAL_RCC_OscConfig+0x330>)
 8009c76:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009c78:	2202      	movs	r2, #2
 8009c7a:	4013      	ands	r3, r2
 8009c7c:	d100      	bne.n	8009c80 <HAL_RCC_OscConfig+0x320>
 8009c7e:	e0b7      	b.n	8009df0 <HAL_RCC_OscConfig+0x490>
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	689b      	ldr	r3, [r3, #8]
 8009c84:	2b00      	cmp	r3, #0
 8009c86:	d000      	beq.n	8009c8a <HAL_RCC_OscConfig+0x32a>
 8009c88:	e0b2      	b.n	8009df0 <HAL_RCC_OscConfig+0x490>
      {
        return HAL_ERROR;
 8009c8a:	2301      	movs	r3, #1
 8009c8c:	e1c2      	b.n	800a014 <HAL_RCC_OscConfig+0x6b4>
 8009c8e:	46c0      	nop			@ (mov r8, r8)
 8009c90:	40021000 	.word	0x40021000
 8009c94:	fffeffff 	.word	0xfffeffff
 8009c98:	fffbffff 	.word	0xfffbffff
 8009c9c:	ffff80ff 	.word	0xffff80ff
 8009ca0:	ffffc7ff 	.word	0xffffc7ff
 8009ca4:	00f42400 	.word	0x00f42400
 8009ca8:	200009a8 	.word	0x200009a8
 8009cac:	200009ac 	.word	0x200009ac
 8009cb0:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8009cb4:	4bb5      	ldr	r3, [pc, #724]	@ (8009f8c <HAL_RCC_OscConfig+0x62c>)
 8009cb6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009cb8:	2380      	movs	r3, #128	@ 0x80
 8009cba:	055b      	lsls	r3, r3, #21
 8009cbc:	4013      	ands	r3, r2
 8009cbe:	d101      	bne.n	8009cc4 <HAL_RCC_OscConfig+0x364>
 8009cc0:	2301      	movs	r3, #1
 8009cc2:	e000      	b.n	8009cc6 <HAL_RCC_OscConfig+0x366>
 8009cc4:	2300      	movs	r3, #0
 8009cc6:	2b00      	cmp	r3, #0
 8009cc8:	d011      	beq.n	8009cee <HAL_RCC_OscConfig+0x38e>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8009cca:	4bb0      	ldr	r3, [pc, #704]	@ (8009f8c <HAL_RCC_OscConfig+0x62c>)
 8009ccc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009cce:	4baf      	ldr	r3, [pc, #700]	@ (8009f8c <HAL_RCC_OscConfig+0x62c>)
 8009cd0:	2180      	movs	r1, #128	@ 0x80
 8009cd2:	0549      	lsls	r1, r1, #21
 8009cd4:	430a      	orrs	r2, r1
 8009cd6:	63da      	str	r2, [r3, #60]	@ 0x3c
 8009cd8:	4bac      	ldr	r3, [pc, #688]	@ (8009f8c <HAL_RCC_OscConfig+0x62c>)
 8009cda:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009cdc:	2380      	movs	r3, #128	@ 0x80
 8009cde:	055b      	lsls	r3, r3, #21
 8009ce0:	4013      	ands	r3, r2
 8009ce2:	60fb      	str	r3, [r7, #12]
 8009ce4:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8009ce6:	231f      	movs	r3, #31
 8009ce8:	18fb      	adds	r3, r7, r3
 8009cea:	2201      	movs	r2, #1
 8009cec:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009cee:	4ba8      	ldr	r3, [pc, #672]	@ (8009f90 <HAL_RCC_OscConfig+0x630>)
 8009cf0:	681a      	ldr	r2, [r3, #0]
 8009cf2:	2380      	movs	r3, #128	@ 0x80
 8009cf4:	005b      	lsls	r3, r3, #1
 8009cf6:	4013      	ands	r3, r2
 8009cf8:	d11a      	bne.n	8009d30 <HAL_RCC_OscConfig+0x3d0>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009cfa:	4ba5      	ldr	r3, [pc, #660]	@ (8009f90 <HAL_RCC_OscConfig+0x630>)
 8009cfc:	681a      	ldr	r2, [r3, #0]
 8009cfe:	4ba4      	ldr	r3, [pc, #656]	@ (8009f90 <HAL_RCC_OscConfig+0x630>)
 8009d00:	2180      	movs	r1, #128	@ 0x80
 8009d02:	0049      	lsls	r1, r1, #1
 8009d04:	430a      	orrs	r2, r1
 8009d06:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8009d08:	f7fe fc9e 	bl	8008648 <HAL_GetTick>
 8009d0c:	0003      	movs	r3, r0
 8009d0e:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009d10:	e008      	b.n	8009d24 <HAL_RCC_OscConfig+0x3c4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009d12:	f7fe fc99 	bl	8008648 <HAL_GetTick>
 8009d16:	0002      	movs	r2, r0
 8009d18:	693b      	ldr	r3, [r7, #16]
 8009d1a:	1ad3      	subs	r3, r2, r3
 8009d1c:	2b02      	cmp	r3, #2
 8009d1e:	d901      	bls.n	8009d24 <HAL_RCC_OscConfig+0x3c4>
          {
            return HAL_TIMEOUT;
 8009d20:	2303      	movs	r3, #3
 8009d22:	e177      	b.n	800a014 <HAL_RCC_OscConfig+0x6b4>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009d24:	4b9a      	ldr	r3, [pc, #616]	@ (8009f90 <HAL_RCC_OscConfig+0x630>)
 8009d26:	681a      	ldr	r2, [r3, #0]
 8009d28:	2380      	movs	r3, #128	@ 0x80
 8009d2a:	005b      	lsls	r3, r3, #1
 8009d2c:	4013      	ands	r3, r2
 8009d2e:	d0f0      	beq.n	8009d12 <HAL_RCC_OscConfig+0x3b2>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	689b      	ldr	r3, [r3, #8]
 8009d34:	2b01      	cmp	r3, #1
 8009d36:	d106      	bne.n	8009d46 <HAL_RCC_OscConfig+0x3e6>
 8009d38:	4b94      	ldr	r3, [pc, #592]	@ (8009f8c <HAL_RCC_OscConfig+0x62c>)
 8009d3a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8009d3c:	4b93      	ldr	r3, [pc, #588]	@ (8009f8c <HAL_RCC_OscConfig+0x62c>)
 8009d3e:	2101      	movs	r1, #1
 8009d40:	430a      	orrs	r2, r1
 8009d42:	65da      	str	r2, [r3, #92]	@ 0x5c
 8009d44:	e01c      	b.n	8009d80 <HAL_RCC_OscConfig+0x420>
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	689b      	ldr	r3, [r3, #8]
 8009d4a:	2b05      	cmp	r3, #5
 8009d4c:	d10c      	bne.n	8009d68 <HAL_RCC_OscConfig+0x408>
 8009d4e:	4b8f      	ldr	r3, [pc, #572]	@ (8009f8c <HAL_RCC_OscConfig+0x62c>)
 8009d50:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8009d52:	4b8e      	ldr	r3, [pc, #568]	@ (8009f8c <HAL_RCC_OscConfig+0x62c>)
 8009d54:	2104      	movs	r1, #4
 8009d56:	430a      	orrs	r2, r1
 8009d58:	65da      	str	r2, [r3, #92]	@ 0x5c
 8009d5a:	4b8c      	ldr	r3, [pc, #560]	@ (8009f8c <HAL_RCC_OscConfig+0x62c>)
 8009d5c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8009d5e:	4b8b      	ldr	r3, [pc, #556]	@ (8009f8c <HAL_RCC_OscConfig+0x62c>)
 8009d60:	2101      	movs	r1, #1
 8009d62:	430a      	orrs	r2, r1
 8009d64:	65da      	str	r2, [r3, #92]	@ 0x5c
 8009d66:	e00b      	b.n	8009d80 <HAL_RCC_OscConfig+0x420>
 8009d68:	4b88      	ldr	r3, [pc, #544]	@ (8009f8c <HAL_RCC_OscConfig+0x62c>)
 8009d6a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8009d6c:	4b87      	ldr	r3, [pc, #540]	@ (8009f8c <HAL_RCC_OscConfig+0x62c>)
 8009d6e:	2101      	movs	r1, #1
 8009d70:	438a      	bics	r2, r1
 8009d72:	65da      	str	r2, [r3, #92]	@ 0x5c
 8009d74:	4b85      	ldr	r3, [pc, #532]	@ (8009f8c <HAL_RCC_OscConfig+0x62c>)
 8009d76:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8009d78:	4b84      	ldr	r3, [pc, #528]	@ (8009f8c <HAL_RCC_OscConfig+0x62c>)
 8009d7a:	2104      	movs	r1, #4
 8009d7c:	438a      	bics	r2, r1
 8009d7e:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	689b      	ldr	r3, [r3, #8]
 8009d84:	2b00      	cmp	r3, #0
 8009d86:	d014      	beq.n	8009db2 <HAL_RCC_OscConfig+0x452>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009d88:	f7fe fc5e 	bl	8008648 <HAL_GetTick>
 8009d8c:	0003      	movs	r3, r0
 8009d8e:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009d90:	e009      	b.n	8009da6 <HAL_RCC_OscConfig+0x446>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009d92:	f7fe fc59 	bl	8008648 <HAL_GetTick>
 8009d96:	0002      	movs	r2, r0
 8009d98:	693b      	ldr	r3, [r7, #16]
 8009d9a:	1ad3      	subs	r3, r2, r3
 8009d9c:	4a7d      	ldr	r2, [pc, #500]	@ (8009f94 <HAL_RCC_OscConfig+0x634>)
 8009d9e:	4293      	cmp	r3, r2
 8009da0:	d901      	bls.n	8009da6 <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 8009da2:	2303      	movs	r3, #3
 8009da4:	e136      	b.n	800a014 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009da6:	4b79      	ldr	r3, [pc, #484]	@ (8009f8c <HAL_RCC_OscConfig+0x62c>)
 8009da8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009daa:	2202      	movs	r2, #2
 8009dac:	4013      	ands	r3, r2
 8009dae:	d0f0      	beq.n	8009d92 <HAL_RCC_OscConfig+0x432>
 8009db0:	e013      	b.n	8009dda <HAL_RCC_OscConfig+0x47a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009db2:	f7fe fc49 	bl	8008648 <HAL_GetTick>
 8009db6:	0003      	movs	r3, r0
 8009db8:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8009dba:	e009      	b.n	8009dd0 <HAL_RCC_OscConfig+0x470>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009dbc:	f7fe fc44 	bl	8008648 <HAL_GetTick>
 8009dc0:	0002      	movs	r2, r0
 8009dc2:	693b      	ldr	r3, [r7, #16]
 8009dc4:	1ad3      	subs	r3, r2, r3
 8009dc6:	4a73      	ldr	r2, [pc, #460]	@ (8009f94 <HAL_RCC_OscConfig+0x634>)
 8009dc8:	4293      	cmp	r3, r2
 8009dca:	d901      	bls.n	8009dd0 <HAL_RCC_OscConfig+0x470>
          {
            return HAL_TIMEOUT;
 8009dcc:	2303      	movs	r3, #3
 8009dce:	e121      	b.n	800a014 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8009dd0:	4b6e      	ldr	r3, [pc, #440]	@ (8009f8c <HAL_RCC_OscConfig+0x62c>)
 8009dd2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009dd4:	2202      	movs	r2, #2
 8009dd6:	4013      	ands	r3, r2
 8009dd8:	d1f0      	bne.n	8009dbc <HAL_RCC_OscConfig+0x45c>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8009dda:	231f      	movs	r3, #31
 8009ddc:	18fb      	adds	r3, r7, r3
 8009dde:	781b      	ldrb	r3, [r3, #0]
 8009de0:	2b01      	cmp	r3, #1
 8009de2:	d105      	bne.n	8009df0 <HAL_RCC_OscConfig+0x490>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8009de4:	4b69      	ldr	r3, [pc, #420]	@ (8009f8c <HAL_RCC_OscConfig+0x62c>)
 8009de6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009de8:	4b68      	ldr	r3, [pc, #416]	@ (8009f8c <HAL_RCC_OscConfig+0x62c>)
 8009dea:	496b      	ldr	r1, [pc, #428]	@ (8009f98 <HAL_RCC_OscConfig+0x638>)
 8009dec:	400a      	ands	r2, r1
 8009dee:	63da      	str	r2, [r3, #60]	@ 0x3c
      }
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	681b      	ldr	r3, [r3, #0]
 8009df4:	2220      	movs	r2, #32
 8009df6:	4013      	ands	r3, r2
 8009df8:	d039      	beq.n	8009e6e <HAL_RCC_OscConfig+0x50e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	69db      	ldr	r3, [r3, #28]
 8009dfe:	2b00      	cmp	r3, #0
 8009e00:	d01b      	beq.n	8009e3a <HAL_RCC_OscConfig+0x4da>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8009e02:	4b62      	ldr	r3, [pc, #392]	@ (8009f8c <HAL_RCC_OscConfig+0x62c>)
 8009e04:	681a      	ldr	r2, [r3, #0]
 8009e06:	4b61      	ldr	r3, [pc, #388]	@ (8009f8c <HAL_RCC_OscConfig+0x62c>)
 8009e08:	2180      	movs	r1, #128	@ 0x80
 8009e0a:	03c9      	lsls	r1, r1, #15
 8009e0c:	430a      	orrs	r2, r1
 8009e0e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009e10:	f7fe fc1a 	bl	8008648 <HAL_GetTick>
 8009e14:	0003      	movs	r3, r0
 8009e16:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8009e18:	e008      	b.n	8009e2c <HAL_RCC_OscConfig+0x4cc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8009e1a:	f7fe fc15 	bl	8008648 <HAL_GetTick>
 8009e1e:	0002      	movs	r2, r0
 8009e20:	693b      	ldr	r3, [r7, #16]
 8009e22:	1ad3      	subs	r3, r2, r3
 8009e24:	2b02      	cmp	r3, #2
 8009e26:	d901      	bls.n	8009e2c <HAL_RCC_OscConfig+0x4cc>
        {
          return HAL_TIMEOUT;
 8009e28:	2303      	movs	r3, #3
 8009e2a:	e0f3      	b.n	800a014 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8009e2c:	4b57      	ldr	r3, [pc, #348]	@ (8009f8c <HAL_RCC_OscConfig+0x62c>)
 8009e2e:	681a      	ldr	r2, [r3, #0]
 8009e30:	2380      	movs	r3, #128	@ 0x80
 8009e32:	041b      	lsls	r3, r3, #16
 8009e34:	4013      	ands	r3, r2
 8009e36:	d0f0      	beq.n	8009e1a <HAL_RCC_OscConfig+0x4ba>
 8009e38:	e019      	b.n	8009e6e <HAL_RCC_OscConfig+0x50e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8009e3a:	4b54      	ldr	r3, [pc, #336]	@ (8009f8c <HAL_RCC_OscConfig+0x62c>)
 8009e3c:	681a      	ldr	r2, [r3, #0]
 8009e3e:	4b53      	ldr	r3, [pc, #332]	@ (8009f8c <HAL_RCC_OscConfig+0x62c>)
 8009e40:	4956      	ldr	r1, [pc, #344]	@ (8009f9c <HAL_RCC_OscConfig+0x63c>)
 8009e42:	400a      	ands	r2, r1
 8009e44:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009e46:	f7fe fbff 	bl	8008648 <HAL_GetTick>
 8009e4a:	0003      	movs	r3, r0
 8009e4c:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8009e4e:	e008      	b.n	8009e62 <HAL_RCC_OscConfig+0x502>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8009e50:	f7fe fbfa 	bl	8008648 <HAL_GetTick>
 8009e54:	0002      	movs	r2, r0
 8009e56:	693b      	ldr	r3, [r7, #16]
 8009e58:	1ad3      	subs	r3, r2, r3
 8009e5a:	2b02      	cmp	r3, #2
 8009e5c:	d901      	bls.n	8009e62 <HAL_RCC_OscConfig+0x502>
        {
          return HAL_TIMEOUT;
 8009e5e:	2303      	movs	r3, #3
 8009e60:	e0d8      	b.n	800a014 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8009e62:	4b4a      	ldr	r3, [pc, #296]	@ (8009f8c <HAL_RCC_OscConfig+0x62c>)
 8009e64:	681a      	ldr	r2, [r3, #0]
 8009e66:	2380      	movs	r3, #128	@ 0x80
 8009e68:	041b      	lsls	r3, r3, #16
 8009e6a:	4013      	ands	r3, r2
 8009e6c:	d1f0      	bne.n	8009e50 <HAL_RCC_OscConfig+0x4f0>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	6a1b      	ldr	r3, [r3, #32]
 8009e72:	2b00      	cmp	r3, #0
 8009e74:	d100      	bne.n	8009e78 <HAL_RCC_OscConfig+0x518>
 8009e76:	e0cc      	b.n	800a012 <HAL_RCC_OscConfig+0x6b2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8009e78:	4b44      	ldr	r3, [pc, #272]	@ (8009f8c <HAL_RCC_OscConfig+0x62c>)
 8009e7a:	689b      	ldr	r3, [r3, #8]
 8009e7c:	2238      	movs	r2, #56	@ 0x38
 8009e7e:	4013      	ands	r3, r2
 8009e80:	2b10      	cmp	r3, #16
 8009e82:	d100      	bne.n	8009e86 <HAL_RCC_OscConfig+0x526>
 8009e84:	e07b      	b.n	8009f7e <HAL_RCC_OscConfig+0x61e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	6a1b      	ldr	r3, [r3, #32]
 8009e8a:	2b02      	cmp	r3, #2
 8009e8c:	d156      	bne.n	8009f3c <HAL_RCC_OscConfig+0x5dc>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009e8e:	4b3f      	ldr	r3, [pc, #252]	@ (8009f8c <HAL_RCC_OscConfig+0x62c>)
 8009e90:	681a      	ldr	r2, [r3, #0]
 8009e92:	4b3e      	ldr	r3, [pc, #248]	@ (8009f8c <HAL_RCC_OscConfig+0x62c>)
 8009e94:	4942      	ldr	r1, [pc, #264]	@ (8009fa0 <HAL_RCC_OscConfig+0x640>)
 8009e96:	400a      	ands	r2, r1
 8009e98:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009e9a:	f7fe fbd5 	bl	8008648 <HAL_GetTick>
 8009e9e:	0003      	movs	r3, r0
 8009ea0:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009ea2:	e008      	b.n	8009eb6 <HAL_RCC_OscConfig+0x556>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009ea4:	f7fe fbd0 	bl	8008648 <HAL_GetTick>
 8009ea8:	0002      	movs	r2, r0
 8009eaa:	693b      	ldr	r3, [r7, #16]
 8009eac:	1ad3      	subs	r3, r2, r3
 8009eae:	2b02      	cmp	r3, #2
 8009eb0:	d901      	bls.n	8009eb6 <HAL_RCC_OscConfig+0x556>
          {
            return HAL_TIMEOUT;
 8009eb2:	2303      	movs	r3, #3
 8009eb4:	e0ae      	b.n	800a014 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009eb6:	4b35      	ldr	r3, [pc, #212]	@ (8009f8c <HAL_RCC_OscConfig+0x62c>)
 8009eb8:	681a      	ldr	r2, [r3, #0]
 8009eba:	2380      	movs	r3, #128	@ 0x80
 8009ebc:	049b      	lsls	r3, r3, #18
 8009ebe:	4013      	ands	r3, r2
 8009ec0:	d1f0      	bne.n	8009ea4 <HAL_RCC_OscConfig+0x544>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8009ec2:	4b32      	ldr	r3, [pc, #200]	@ (8009f8c <HAL_RCC_OscConfig+0x62c>)
 8009ec4:	68db      	ldr	r3, [r3, #12]
 8009ec6:	4a37      	ldr	r2, [pc, #220]	@ (8009fa4 <HAL_RCC_OscConfig+0x644>)
 8009ec8:	4013      	ands	r3, r2
 8009eca:	0019      	movs	r1, r3
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ed4:	431a      	orrs	r2, r3
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009eda:	021b      	lsls	r3, r3, #8
 8009edc:	431a      	orrs	r2, r3
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009ee2:	431a      	orrs	r2, r3
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009ee8:	431a      	orrs	r2, r3
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009eee:	431a      	orrs	r2, r3
 8009ef0:	4b26      	ldr	r3, [pc, #152]	@ (8009f8c <HAL_RCC_OscConfig+0x62c>)
 8009ef2:	430a      	orrs	r2, r1
 8009ef4:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009ef6:	4b25      	ldr	r3, [pc, #148]	@ (8009f8c <HAL_RCC_OscConfig+0x62c>)
 8009ef8:	681a      	ldr	r2, [r3, #0]
 8009efa:	4b24      	ldr	r3, [pc, #144]	@ (8009f8c <HAL_RCC_OscConfig+0x62c>)
 8009efc:	2180      	movs	r1, #128	@ 0x80
 8009efe:	0449      	lsls	r1, r1, #17
 8009f00:	430a      	orrs	r2, r1
 8009f02:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8009f04:	4b21      	ldr	r3, [pc, #132]	@ (8009f8c <HAL_RCC_OscConfig+0x62c>)
 8009f06:	68da      	ldr	r2, [r3, #12]
 8009f08:	4b20      	ldr	r3, [pc, #128]	@ (8009f8c <HAL_RCC_OscConfig+0x62c>)
 8009f0a:	2180      	movs	r1, #128	@ 0x80
 8009f0c:	0549      	lsls	r1, r1, #21
 8009f0e:	430a      	orrs	r2, r1
 8009f10:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009f12:	f7fe fb99 	bl	8008648 <HAL_GetTick>
 8009f16:	0003      	movs	r3, r0
 8009f18:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009f1a:	e008      	b.n	8009f2e <HAL_RCC_OscConfig+0x5ce>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009f1c:	f7fe fb94 	bl	8008648 <HAL_GetTick>
 8009f20:	0002      	movs	r2, r0
 8009f22:	693b      	ldr	r3, [r7, #16]
 8009f24:	1ad3      	subs	r3, r2, r3
 8009f26:	2b02      	cmp	r3, #2
 8009f28:	d901      	bls.n	8009f2e <HAL_RCC_OscConfig+0x5ce>
          {
            return HAL_TIMEOUT;
 8009f2a:	2303      	movs	r3, #3
 8009f2c:	e072      	b.n	800a014 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009f2e:	4b17      	ldr	r3, [pc, #92]	@ (8009f8c <HAL_RCC_OscConfig+0x62c>)
 8009f30:	681a      	ldr	r2, [r3, #0]
 8009f32:	2380      	movs	r3, #128	@ 0x80
 8009f34:	049b      	lsls	r3, r3, #18
 8009f36:	4013      	ands	r3, r2
 8009f38:	d0f0      	beq.n	8009f1c <HAL_RCC_OscConfig+0x5bc>
 8009f3a:	e06a      	b.n	800a012 <HAL_RCC_OscConfig+0x6b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009f3c:	4b13      	ldr	r3, [pc, #76]	@ (8009f8c <HAL_RCC_OscConfig+0x62c>)
 8009f3e:	681a      	ldr	r2, [r3, #0]
 8009f40:	4b12      	ldr	r3, [pc, #72]	@ (8009f8c <HAL_RCC_OscConfig+0x62c>)
 8009f42:	4917      	ldr	r1, [pc, #92]	@ (8009fa0 <HAL_RCC_OscConfig+0x640>)
 8009f44:	400a      	ands	r2, r1
 8009f46:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009f48:	f7fe fb7e 	bl	8008648 <HAL_GetTick>
 8009f4c:	0003      	movs	r3, r0
 8009f4e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009f50:	e008      	b.n	8009f64 <HAL_RCC_OscConfig+0x604>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009f52:	f7fe fb79 	bl	8008648 <HAL_GetTick>
 8009f56:	0002      	movs	r2, r0
 8009f58:	693b      	ldr	r3, [r7, #16]
 8009f5a:	1ad3      	subs	r3, r2, r3
 8009f5c:	2b02      	cmp	r3, #2
 8009f5e:	d901      	bls.n	8009f64 <HAL_RCC_OscConfig+0x604>
          {
            return HAL_TIMEOUT;
 8009f60:	2303      	movs	r3, #3
 8009f62:	e057      	b.n	800a014 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009f64:	4b09      	ldr	r3, [pc, #36]	@ (8009f8c <HAL_RCC_OscConfig+0x62c>)
 8009f66:	681a      	ldr	r2, [r3, #0]
 8009f68:	2380      	movs	r3, #128	@ 0x80
 8009f6a:	049b      	lsls	r3, r3, #18
 8009f6c:	4013      	ands	r3, r2
 8009f6e:	d1f0      	bne.n	8009f52 <HAL_RCC_OscConfig+0x5f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8009f70:	4b06      	ldr	r3, [pc, #24]	@ (8009f8c <HAL_RCC_OscConfig+0x62c>)
 8009f72:	68da      	ldr	r2, [r3, #12]
 8009f74:	4b05      	ldr	r3, [pc, #20]	@ (8009f8c <HAL_RCC_OscConfig+0x62c>)
 8009f76:	490c      	ldr	r1, [pc, #48]	@ (8009fa8 <HAL_RCC_OscConfig+0x648>)
 8009f78:	400a      	ands	r2, r1
 8009f7a:	60da      	str	r2, [r3, #12]
 8009f7c:	e049      	b.n	800a012 <HAL_RCC_OscConfig+0x6b2>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	6a1b      	ldr	r3, [r3, #32]
 8009f82:	2b01      	cmp	r3, #1
 8009f84:	d112      	bne.n	8009fac <HAL_RCC_OscConfig+0x64c>
      {
        return HAL_ERROR;
 8009f86:	2301      	movs	r3, #1
 8009f88:	e044      	b.n	800a014 <HAL_RCC_OscConfig+0x6b4>
 8009f8a:	46c0      	nop			@ (mov r8, r8)
 8009f8c:	40021000 	.word	0x40021000
 8009f90:	40007000 	.word	0x40007000
 8009f94:	00001388 	.word	0x00001388
 8009f98:	efffffff 	.word	0xefffffff
 8009f9c:	ffbfffff 	.word	0xffbfffff
 8009fa0:	feffffff 	.word	0xfeffffff
 8009fa4:	11c1808c 	.word	0x11c1808c
 8009fa8:	eefefffc 	.word	0xeefefffc
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8009fac:	4b1b      	ldr	r3, [pc, #108]	@ (800a01c <HAL_RCC_OscConfig+0x6bc>)
 8009fae:	68db      	ldr	r3, [r3, #12]
 8009fb0:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009fb2:	697b      	ldr	r3, [r7, #20]
 8009fb4:	2203      	movs	r2, #3
 8009fb6:	401a      	ands	r2, r3
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009fbc:	429a      	cmp	r2, r3
 8009fbe:	d126      	bne.n	800a00e <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8009fc0:	697b      	ldr	r3, [r7, #20]
 8009fc2:	2270      	movs	r2, #112	@ 0x70
 8009fc4:	401a      	ands	r2, r3
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009fca:	429a      	cmp	r2, r3
 8009fcc:	d11f      	bne.n	800a00e <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8009fce:	697a      	ldr	r2, [r7, #20]
 8009fd0:	23fe      	movs	r3, #254	@ 0xfe
 8009fd2:	01db      	lsls	r3, r3, #7
 8009fd4:	401a      	ands	r2, r3
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009fda:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8009fdc:	429a      	cmp	r2, r3
 8009fde:	d116      	bne.n	800a00e <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8009fe0:	697a      	ldr	r2, [r7, #20]
 8009fe2:	23f8      	movs	r3, #248	@ 0xf8
 8009fe4:	039b      	lsls	r3, r3, #14
 8009fe6:	401a      	ands	r2, r3
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8009fec:	429a      	cmp	r2, r3
 8009fee:	d10e      	bne.n	800a00e <HAL_RCC_OscConfig+0x6ae>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8009ff0:	697a      	ldr	r2, [r7, #20]
 8009ff2:	23e0      	movs	r3, #224	@ 0xe0
 8009ff4:	051b      	lsls	r3, r3, #20
 8009ff6:	401a      	ands	r2, r3
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8009ffc:	429a      	cmp	r2, r3
 8009ffe:	d106      	bne.n	800a00e <HAL_RCC_OscConfig+0x6ae>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 800a000:	697b      	ldr	r3, [r7, #20]
 800a002:	0f5b      	lsrs	r3, r3, #29
 800a004:	075a      	lsls	r2, r3, #29
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800a00a:	429a      	cmp	r2, r3
 800a00c:	d001      	beq.n	800a012 <HAL_RCC_OscConfig+0x6b2>
        {
          return HAL_ERROR;
 800a00e:	2301      	movs	r3, #1
 800a010:	e000      	b.n	800a014 <HAL_RCC_OscConfig+0x6b4>
        }
      }
    }
  }
  return HAL_OK;
 800a012:	2300      	movs	r3, #0
}
 800a014:	0018      	movs	r0, r3
 800a016:	46bd      	mov	sp, r7
 800a018:	b008      	add	sp, #32
 800a01a:	bd80      	pop	{r7, pc}
 800a01c:	40021000 	.word	0x40021000

0800a020 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800a020:	b580      	push	{r7, lr}
 800a022:	b084      	sub	sp, #16
 800a024:	af00      	add	r7, sp, #0
 800a026:	6078      	str	r0, [r7, #4]
 800a028:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	2b00      	cmp	r3, #0
 800a02e:	d101      	bne.n	800a034 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800a030:	2301      	movs	r3, #1
 800a032:	e0e9      	b.n	800a208 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800a034:	4b76      	ldr	r3, [pc, #472]	@ (800a210 <HAL_RCC_ClockConfig+0x1f0>)
 800a036:	681b      	ldr	r3, [r3, #0]
 800a038:	2207      	movs	r2, #7
 800a03a:	4013      	ands	r3, r2
 800a03c:	683a      	ldr	r2, [r7, #0]
 800a03e:	429a      	cmp	r2, r3
 800a040:	d91e      	bls.n	800a080 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a042:	4b73      	ldr	r3, [pc, #460]	@ (800a210 <HAL_RCC_ClockConfig+0x1f0>)
 800a044:	681b      	ldr	r3, [r3, #0]
 800a046:	2207      	movs	r2, #7
 800a048:	4393      	bics	r3, r2
 800a04a:	0019      	movs	r1, r3
 800a04c:	4b70      	ldr	r3, [pc, #448]	@ (800a210 <HAL_RCC_ClockConfig+0x1f0>)
 800a04e:	683a      	ldr	r2, [r7, #0]
 800a050:	430a      	orrs	r2, r1
 800a052:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800a054:	f7fe faf8 	bl	8008648 <HAL_GetTick>
 800a058:	0003      	movs	r3, r0
 800a05a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800a05c:	e009      	b.n	800a072 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a05e:	f7fe faf3 	bl	8008648 <HAL_GetTick>
 800a062:	0002      	movs	r2, r0
 800a064:	68fb      	ldr	r3, [r7, #12]
 800a066:	1ad3      	subs	r3, r2, r3
 800a068:	4a6a      	ldr	r2, [pc, #424]	@ (800a214 <HAL_RCC_ClockConfig+0x1f4>)
 800a06a:	4293      	cmp	r3, r2
 800a06c:	d901      	bls.n	800a072 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800a06e:	2303      	movs	r3, #3
 800a070:	e0ca      	b.n	800a208 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800a072:	4b67      	ldr	r3, [pc, #412]	@ (800a210 <HAL_RCC_ClockConfig+0x1f0>)
 800a074:	681b      	ldr	r3, [r3, #0]
 800a076:	2207      	movs	r2, #7
 800a078:	4013      	ands	r3, r2
 800a07a:	683a      	ldr	r2, [r7, #0]
 800a07c:	429a      	cmp	r2, r3
 800a07e:	d1ee      	bne.n	800a05e <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	681b      	ldr	r3, [r3, #0]
 800a084:	2202      	movs	r2, #2
 800a086:	4013      	ands	r3, r2
 800a088:	d015      	beq.n	800a0b6 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	681b      	ldr	r3, [r3, #0]
 800a08e:	2204      	movs	r2, #4
 800a090:	4013      	ands	r3, r2
 800a092:	d006      	beq.n	800a0a2 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800a094:	4b60      	ldr	r3, [pc, #384]	@ (800a218 <HAL_RCC_ClockConfig+0x1f8>)
 800a096:	689a      	ldr	r2, [r3, #8]
 800a098:	4b5f      	ldr	r3, [pc, #380]	@ (800a218 <HAL_RCC_ClockConfig+0x1f8>)
 800a09a:	21e0      	movs	r1, #224	@ 0xe0
 800a09c:	01c9      	lsls	r1, r1, #7
 800a09e:	430a      	orrs	r2, r1
 800a0a0:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a0a2:	4b5d      	ldr	r3, [pc, #372]	@ (800a218 <HAL_RCC_ClockConfig+0x1f8>)
 800a0a4:	689b      	ldr	r3, [r3, #8]
 800a0a6:	4a5d      	ldr	r2, [pc, #372]	@ (800a21c <HAL_RCC_ClockConfig+0x1fc>)
 800a0a8:	4013      	ands	r3, r2
 800a0aa:	0019      	movs	r1, r3
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	689a      	ldr	r2, [r3, #8]
 800a0b0:	4b59      	ldr	r3, [pc, #356]	@ (800a218 <HAL_RCC_ClockConfig+0x1f8>)
 800a0b2:	430a      	orrs	r2, r1
 800a0b4:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	681b      	ldr	r3, [r3, #0]
 800a0ba:	2201      	movs	r2, #1
 800a0bc:	4013      	ands	r3, r2
 800a0be:	d057      	beq.n	800a170 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	685b      	ldr	r3, [r3, #4]
 800a0c4:	2b01      	cmp	r3, #1
 800a0c6:	d107      	bne.n	800a0d8 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800a0c8:	4b53      	ldr	r3, [pc, #332]	@ (800a218 <HAL_RCC_ClockConfig+0x1f8>)
 800a0ca:	681a      	ldr	r2, [r3, #0]
 800a0cc:	2380      	movs	r3, #128	@ 0x80
 800a0ce:	029b      	lsls	r3, r3, #10
 800a0d0:	4013      	ands	r3, r2
 800a0d2:	d12b      	bne.n	800a12c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800a0d4:	2301      	movs	r3, #1
 800a0d6:	e097      	b.n	800a208 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	685b      	ldr	r3, [r3, #4]
 800a0dc:	2b02      	cmp	r3, #2
 800a0de:	d107      	bne.n	800a0f0 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a0e0:	4b4d      	ldr	r3, [pc, #308]	@ (800a218 <HAL_RCC_ClockConfig+0x1f8>)
 800a0e2:	681a      	ldr	r2, [r3, #0]
 800a0e4:	2380      	movs	r3, #128	@ 0x80
 800a0e6:	049b      	lsls	r3, r3, #18
 800a0e8:	4013      	ands	r3, r2
 800a0ea:	d11f      	bne.n	800a12c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800a0ec:	2301      	movs	r3, #1
 800a0ee:	e08b      	b.n	800a208 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	685b      	ldr	r3, [r3, #4]
 800a0f4:	2b00      	cmp	r3, #0
 800a0f6:	d107      	bne.n	800a108 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a0f8:	4b47      	ldr	r3, [pc, #284]	@ (800a218 <HAL_RCC_ClockConfig+0x1f8>)
 800a0fa:	681a      	ldr	r2, [r3, #0]
 800a0fc:	2380      	movs	r3, #128	@ 0x80
 800a0fe:	00db      	lsls	r3, r3, #3
 800a100:	4013      	ands	r3, r2
 800a102:	d113      	bne.n	800a12c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800a104:	2301      	movs	r3, #1
 800a106:	e07f      	b.n	800a208 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	685b      	ldr	r3, [r3, #4]
 800a10c:	2b03      	cmp	r3, #3
 800a10e:	d106      	bne.n	800a11e <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800a110:	4b41      	ldr	r3, [pc, #260]	@ (800a218 <HAL_RCC_ClockConfig+0x1f8>)
 800a112:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a114:	2202      	movs	r2, #2
 800a116:	4013      	ands	r3, r2
 800a118:	d108      	bne.n	800a12c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800a11a:	2301      	movs	r3, #1
 800a11c:	e074      	b.n	800a208 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a11e:	4b3e      	ldr	r3, [pc, #248]	@ (800a218 <HAL_RCC_ClockConfig+0x1f8>)
 800a120:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a122:	2202      	movs	r2, #2
 800a124:	4013      	ands	r3, r2
 800a126:	d101      	bne.n	800a12c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800a128:	2301      	movs	r3, #1
 800a12a:	e06d      	b.n	800a208 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800a12c:	4b3a      	ldr	r3, [pc, #232]	@ (800a218 <HAL_RCC_ClockConfig+0x1f8>)
 800a12e:	689b      	ldr	r3, [r3, #8]
 800a130:	2207      	movs	r2, #7
 800a132:	4393      	bics	r3, r2
 800a134:	0019      	movs	r1, r3
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	685a      	ldr	r2, [r3, #4]
 800a13a:	4b37      	ldr	r3, [pc, #220]	@ (800a218 <HAL_RCC_ClockConfig+0x1f8>)
 800a13c:	430a      	orrs	r2, r1
 800a13e:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a140:	f7fe fa82 	bl	8008648 <HAL_GetTick>
 800a144:	0003      	movs	r3, r0
 800a146:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a148:	e009      	b.n	800a15e <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a14a:	f7fe fa7d 	bl	8008648 <HAL_GetTick>
 800a14e:	0002      	movs	r2, r0
 800a150:	68fb      	ldr	r3, [r7, #12]
 800a152:	1ad3      	subs	r3, r2, r3
 800a154:	4a2f      	ldr	r2, [pc, #188]	@ (800a214 <HAL_RCC_ClockConfig+0x1f4>)
 800a156:	4293      	cmp	r3, r2
 800a158:	d901      	bls.n	800a15e <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 800a15a:	2303      	movs	r3, #3
 800a15c:	e054      	b.n	800a208 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a15e:	4b2e      	ldr	r3, [pc, #184]	@ (800a218 <HAL_RCC_ClockConfig+0x1f8>)
 800a160:	689b      	ldr	r3, [r3, #8]
 800a162:	2238      	movs	r2, #56	@ 0x38
 800a164:	401a      	ands	r2, r3
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	685b      	ldr	r3, [r3, #4]
 800a16a:	00db      	lsls	r3, r3, #3
 800a16c:	429a      	cmp	r2, r3
 800a16e:	d1ec      	bne.n	800a14a <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800a170:	4b27      	ldr	r3, [pc, #156]	@ (800a210 <HAL_RCC_ClockConfig+0x1f0>)
 800a172:	681b      	ldr	r3, [r3, #0]
 800a174:	2207      	movs	r2, #7
 800a176:	4013      	ands	r3, r2
 800a178:	683a      	ldr	r2, [r7, #0]
 800a17a:	429a      	cmp	r2, r3
 800a17c:	d21e      	bcs.n	800a1bc <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a17e:	4b24      	ldr	r3, [pc, #144]	@ (800a210 <HAL_RCC_ClockConfig+0x1f0>)
 800a180:	681b      	ldr	r3, [r3, #0]
 800a182:	2207      	movs	r2, #7
 800a184:	4393      	bics	r3, r2
 800a186:	0019      	movs	r1, r3
 800a188:	4b21      	ldr	r3, [pc, #132]	@ (800a210 <HAL_RCC_ClockConfig+0x1f0>)
 800a18a:	683a      	ldr	r2, [r7, #0]
 800a18c:	430a      	orrs	r2, r1
 800a18e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800a190:	f7fe fa5a 	bl	8008648 <HAL_GetTick>
 800a194:	0003      	movs	r3, r0
 800a196:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800a198:	e009      	b.n	800a1ae <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a19a:	f7fe fa55 	bl	8008648 <HAL_GetTick>
 800a19e:	0002      	movs	r2, r0
 800a1a0:	68fb      	ldr	r3, [r7, #12]
 800a1a2:	1ad3      	subs	r3, r2, r3
 800a1a4:	4a1b      	ldr	r2, [pc, #108]	@ (800a214 <HAL_RCC_ClockConfig+0x1f4>)
 800a1a6:	4293      	cmp	r3, r2
 800a1a8:	d901      	bls.n	800a1ae <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 800a1aa:	2303      	movs	r3, #3
 800a1ac:	e02c      	b.n	800a208 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800a1ae:	4b18      	ldr	r3, [pc, #96]	@ (800a210 <HAL_RCC_ClockConfig+0x1f0>)
 800a1b0:	681b      	ldr	r3, [r3, #0]
 800a1b2:	2207      	movs	r2, #7
 800a1b4:	4013      	ands	r3, r2
 800a1b6:	683a      	ldr	r2, [r7, #0]
 800a1b8:	429a      	cmp	r2, r3
 800a1ba:	d1ee      	bne.n	800a19a <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	681b      	ldr	r3, [r3, #0]
 800a1c0:	2204      	movs	r2, #4
 800a1c2:	4013      	ands	r3, r2
 800a1c4:	d009      	beq.n	800a1da <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800a1c6:	4b14      	ldr	r3, [pc, #80]	@ (800a218 <HAL_RCC_ClockConfig+0x1f8>)
 800a1c8:	689b      	ldr	r3, [r3, #8]
 800a1ca:	4a15      	ldr	r2, [pc, #84]	@ (800a220 <HAL_RCC_ClockConfig+0x200>)
 800a1cc:	4013      	ands	r3, r2
 800a1ce:	0019      	movs	r1, r3
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	68da      	ldr	r2, [r3, #12]
 800a1d4:	4b10      	ldr	r3, [pc, #64]	@ (800a218 <HAL_RCC_ClockConfig+0x1f8>)
 800a1d6:	430a      	orrs	r2, r1
 800a1d8:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800a1da:	f000 f829 	bl	800a230 <HAL_RCC_GetSysClockFreq>
 800a1de:	0001      	movs	r1, r0
 800a1e0:	4b0d      	ldr	r3, [pc, #52]	@ (800a218 <HAL_RCC_ClockConfig+0x1f8>)
 800a1e2:	689b      	ldr	r3, [r3, #8]
 800a1e4:	0a1b      	lsrs	r3, r3, #8
 800a1e6:	220f      	movs	r2, #15
 800a1e8:	401a      	ands	r2, r3
 800a1ea:	4b0e      	ldr	r3, [pc, #56]	@ (800a224 <HAL_RCC_ClockConfig+0x204>)
 800a1ec:	0092      	lsls	r2, r2, #2
 800a1ee:	58d3      	ldr	r3, [r2, r3]
 800a1f0:	221f      	movs	r2, #31
 800a1f2:	4013      	ands	r3, r2
 800a1f4:	000a      	movs	r2, r1
 800a1f6:	40da      	lsrs	r2, r3
 800a1f8:	4b0b      	ldr	r3, [pc, #44]	@ (800a228 <HAL_RCC_ClockConfig+0x208>)
 800a1fa:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800a1fc:	4b0b      	ldr	r3, [pc, #44]	@ (800a22c <HAL_RCC_ClockConfig+0x20c>)
 800a1fe:	681b      	ldr	r3, [r3, #0]
 800a200:	0018      	movs	r0, r3
 800a202:	f7fe f9c5 	bl	8008590 <HAL_InitTick>
 800a206:	0003      	movs	r3, r0
}
 800a208:	0018      	movs	r0, r3
 800a20a:	46bd      	mov	sp, r7
 800a20c:	b004      	add	sp, #16
 800a20e:	bd80      	pop	{r7, pc}
 800a210:	40022000 	.word	0x40022000
 800a214:	00001388 	.word	0x00001388
 800a218:	40021000 	.word	0x40021000
 800a21c:	fffff0ff 	.word	0xfffff0ff
 800a220:	ffff8fff 	.word	0xffff8fff
 800a224:	08011c04 	.word	0x08011c04
 800a228:	200009a8 	.word	0x200009a8
 800a22c:	200009ac 	.word	0x200009ac

0800a230 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a230:	b580      	push	{r7, lr}
 800a232:	b086      	sub	sp, #24
 800a234:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800a236:	4b3c      	ldr	r3, [pc, #240]	@ (800a328 <HAL_RCC_GetSysClockFreq+0xf8>)
 800a238:	689b      	ldr	r3, [r3, #8]
 800a23a:	2238      	movs	r2, #56	@ 0x38
 800a23c:	4013      	ands	r3, r2
 800a23e:	d10f      	bne.n	800a260 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 800a240:	4b39      	ldr	r3, [pc, #228]	@ (800a328 <HAL_RCC_GetSysClockFreq+0xf8>)
 800a242:	681b      	ldr	r3, [r3, #0]
 800a244:	0adb      	lsrs	r3, r3, #11
 800a246:	2207      	movs	r2, #7
 800a248:	4013      	ands	r3, r2
 800a24a:	2201      	movs	r2, #1
 800a24c:	409a      	lsls	r2, r3
 800a24e:	0013      	movs	r3, r2
 800a250:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800a252:	6839      	ldr	r1, [r7, #0]
 800a254:	4835      	ldr	r0, [pc, #212]	@ (800a32c <HAL_RCC_GetSysClockFreq+0xfc>)
 800a256:	f7f5 ff7b 	bl	8000150 <__udivsi3>
 800a25a:	0003      	movs	r3, r0
 800a25c:	613b      	str	r3, [r7, #16]
 800a25e:	e05d      	b.n	800a31c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800a260:	4b31      	ldr	r3, [pc, #196]	@ (800a328 <HAL_RCC_GetSysClockFreq+0xf8>)
 800a262:	689b      	ldr	r3, [r3, #8]
 800a264:	2238      	movs	r2, #56	@ 0x38
 800a266:	4013      	ands	r3, r2
 800a268:	2b08      	cmp	r3, #8
 800a26a:	d102      	bne.n	800a272 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800a26c:	4b30      	ldr	r3, [pc, #192]	@ (800a330 <HAL_RCC_GetSysClockFreq+0x100>)
 800a26e:	613b      	str	r3, [r7, #16]
 800a270:	e054      	b.n	800a31c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800a272:	4b2d      	ldr	r3, [pc, #180]	@ (800a328 <HAL_RCC_GetSysClockFreq+0xf8>)
 800a274:	689b      	ldr	r3, [r3, #8]
 800a276:	2238      	movs	r2, #56	@ 0x38
 800a278:	4013      	ands	r3, r2
 800a27a:	2b10      	cmp	r3, #16
 800a27c:	d138      	bne.n	800a2f0 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800a27e:	4b2a      	ldr	r3, [pc, #168]	@ (800a328 <HAL_RCC_GetSysClockFreq+0xf8>)
 800a280:	68db      	ldr	r3, [r3, #12]
 800a282:	2203      	movs	r2, #3
 800a284:	4013      	ands	r3, r2
 800a286:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800a288:	4b27      	ldr	r3, [pc, #156]	@ (800a328 <HAL_RCC_GetSysClockFreq+0xf8>)
 800a28a:	68db      	ldr	r3, [r3, #12]
 800a28c:	091b      	lsrs	r3, r3, #4
 800a28e:	2207      	movs	r2, #7
 800a290:	4013      	ands	r3, r2
 800a292:	3301      	adds	r3, #1
 800a294:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800a296:	68fb      	ldr	r3, [r7, #12]
 800a298:	2b03      	cmp	r3, #3
 800a29a:	d10d      	bne.n	800a2b8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800a29c:	68b9      	ldr	r1, [r7, #8]
 800a29e:	4824      	ldr	r0, [pc, #144]	@ (800a330 <HAL_RCC_GetSysClockFreq+0x100>)
 800a2a0:	f7f5 ff56 	bl	8000150 <__udivsi3>
 800a2a4:	0003      	movs	r3, r0
 800a2a6:	0019      	movs	r1, r3
 800a2a8:	4b1f      	ldr	r3, [pc, #124]	@ (800a328 <HAL_RCC_GetSysClockFreq+0xf8>)
 800a2aa:	68db      	ldr	r3, [r3, #12]
 800a2ac:	0a1b      	lsrs	r3, r3, #8
 800a2ae:	227f      	movs	r2, #127	@ 0x7f
 800a2b0:	4013      	ands	r3, r2
 800a2b2:	434b      	muls	r3, r1
 800a2b4:	617b      	str	r3, [r7, #20]
        break;
 800a2b6:	e00d      	b.n	800a2d4 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 800a2b8:	68b9      	ldr	r1, [r7, #8]
 800a2ba:	481c      	ldr	r0, [pc, #112]	@ (800a32c <HAL_RCC_GetSysClockFreq+0xfc>)
 800a2bc:	f7f5 ff48 	bl	8000150 <__udivsi3>
 800a2c0:	0003      	movs	r3, r0
 800a2c2:	0019      	movs	r1, r3
 800a2c4:	4b18      	ldr	r3, [pc, #96]	@ (800a328 <HAL_RCC_GetSysClockFreq+0xf8>)
 800a2c6:	68db      	ldr	r3, [r3, #12]
 800a2c8:	0a1b      	lsrs	r3, r3, #8
 800a2ca:	227f      	movs	r2, #127	@ 0x7f
 800a2cc:	4013      	ands	r3, r2
 800a2ce:	434b      	muls	r3, r1
 800a2d0:	617b      	str	r3, [r7, #20]
        break;
 800a2d2:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 800a2d4:	4b14      	ldr	r3, [pc, #80]	@ (800a328 <HAL_RCC_GetSysClockFreq+0xf8>)
 800a2d6:	68db      	ldr	r3, [r3, #12]
 800a2d8:	0f5b      	lsrs	r3, r3, #29
 800a2da:	2207      	movs	r2, #7
 800a2dc:	4013      	ands	r3, r2
 800a2de:	3301      	adds	r3, #1
 800a2e0:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 800a2e2:	6879      	ldr	r1, [r7, #4]
 800a2e4:	6978      	ldr	r0, [r7, #20]
 800a2e6:	f7f5 ff33 	bl	8000150 <__udivsi3>
 800a2ea:	0003      	movs	r3, r0
 800a2ec:	613b      	str	r3, [r7, #16]
 800a2ee:	e015      	b.n	800a31c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800a2f0:	4b0d      	ldr	r3, [pc, #52]	@ (800a328 <HAL_RCC_GetSysClockFreq+0xf8>)
 800a2f2:	689b      	ldr	r3, [r3, #8]
 800a2f4:	2238      	movs	r2, #56	@ 0x38
 800a2f6:	4013      	ands	r3, r2
 800a2f8:	2b20      	cmp	r3, #32
 800a2fa:	d103      	bne.n	800a304 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 800a2fc:	2380      	movs	r3, #128	@ 0x80
 800a2fe:	021b      	lsls	r3, r3, #8
 800a300:	613b      	str	r3, [r7, #16]
 800a302:	e00b      	b.n	800a31c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800a304:	4b08      	ldr	r3, [pc, #32]	@ (800a328 <HAL_RCC_GetSysClockFreq+0xf8>)
 800a306:	689b      	ldr	r3, [r3, #8]
 800a308:	2238      	movs	r2, #56	@ 0x38
 800a30a:	4013      	ands	r3, r2
 800a30c:	2b18      	cmp	r3, #24
 800a30e:	d103      	bne.n	800a318 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 800a310:	23fa      	movs	r3, #250	@ 0xfa
 800a312:	01db      	lsls	r3, r3, #7
 800a314:	613b      	str	r3, [r7, #16]
 800a316:	e001      	b.n	800a31c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 800a318:	2300      	movs	r3, #0
 800a31a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800a31c:	693b      	ldr	r3, [r7, #16]
}
 800a31e:	0018      	movs	r0, r3
 800a320:	46bd      	mov	sp, r7
 800a322:	b006      	add	sp, #24
 800a324:	bd80      	pop	{r7, pc}
 800a326:	46c0      	nop			@ (mov r8, r8)
 800a328:	40021000 	.word	0x40021000
 800a32c:	00f42400 	.word	0x00f42400
 800a330:	007a1200 	.word	0x007a1200

0800a334 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a334:	b580      	push	{r7, lr}
 800a336:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800a338:	4b02      	ldr	r3, [pc, #8]	@ (800a344 <HAL_RCC_GetHCLKFreq+0x10>)
 800a33a:	681b      	ldr	r3, [r3, #0]
}
 800a33c:	0018      	movs	r0, r3
 800a33e:	46bd      	mov	sp, r7
 800a340:	bd80      	pop	{r7, pc}
 800a342:	46c0      	nop			@ (mov r8, r8)
 800a344:	200009a8 	.word	0x200009a8

0800a348 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a348:	b5b0      	push	{r4, r5, r7, lr}
 800a34a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 800a34c:	f7ff fff2 	bl	800a334 <HAL_RCC_GetHCLKFreq>
 800a350:	0004      	movs	r4, r0
 800a352:	f7ff faf9 	bl	8009948 <LL_RCC_GetAPB1Prescaler>
 800a356:	0003      	movs	r3, r0
 800a358:	0b1a      	lsrs	r2, r3, #12
 800a35a:	4b05      	ldr	r3, [pc, #20]	@ (800a370 <HAL_RCC_GetPCLK1Freq+0x28>)
 800a35c:	0092      	lsls	r2, r2, #2
 800a35e:	58d3      	ldr	r3, [r2, r3]
 800a360:	221f      	movs	r2, #31
 800a362:	4013      	ands	r3, r2
 800a364:	40dc      	lsrs	r4, r3
 800a366:	0023      	movs	r3, r4
}
 800a368:	0018      	movs	r0, r3
 800a36a:	46bd      	mov	sp, r7
 800a36c:	bdb0      	pop	{r4, r5, r7, pc}
 800a36e:	46c0      	nop			@ (mov r8, r8)
 800a370:	08011c44 	.word	0x08011c44

0800a374 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800a374:	b580      	push	{r7, lr}
 800a376:	b086      	sub	sp, #24
 800a378:	af00      	add	r7, sp, #0
 800a37a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 800a37c:	2313      	movs	r3, #19
 800a37e:	18fb      	adds	r3, r7, r3
 800a380:	2200      	movs	r2, #0
 800a382:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800a384:	2312      	movs	r3, #18
 800a386:	18fb      	adds	r3, r7, r3
 800a388:	2200      	movs	r2, #0
 800a38a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	681a      	ldr	r2, [r3, #0]
 800a390:	2380      	movs	r3, #128	@ 0x80
 800a392:	029b      	lsls	r3, r3, #10
 800a394:	4013      	ands	r3, r2
 800a396:	d100      	bne.n	800a39a <HAL_RCCEx_PeriphCLKConfig+0x26>
 800a398:	e0ad      	b.n	800a4f6 <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a39a:	2011      	movs	r0, #17
 800a39c:	183b      	adds	r3, r7, r0
 800a39e:	2200      	movs	r2, #0
 800a3a0:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800a3a2:	4b47      	ldr	r3, [pc, #284]	@ (800a4c0 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800a3a4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a3a6:	2380      	movs	r3, #128	@ 0x80
 800a3a8:	055b      	lsls	r3, r3, #21
 800a3aa:	4013      	ands	r3, r2
 800a3ac:	d110      	bne.n	800a3d0 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a3ae:	4b44      	ldr	r3, [pc, #272]	@ (800a4c0 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800a3b0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a3b2:	4b43      	ldr	r3, [pc, #268]	@ (800a4c0 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800a3b4:	2180      	movs	r1, #128	@ 0x80
 800a3b6:	0549      	lsls	r1, r1, #21
 800a3b8:	430a      	orrs	r2, r1
 800a3ba:	63da      	str	r2, [r3, #60]	@ 0x3c
 800a3bc:	4b40      	ldr	r3, [pc, #256]	@ (800a4c0 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800a3be:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a3c0:	2380      	movs	r3, #128	@ 0x80
 800a3c2:	055b      	lsls	r3, r3, #21
 800a3c4:	4013      	ands	r3, r2
 800a3c6:	60bb      	str	r3, [r7, #8]
 800a3c8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800a3ca:	183b      	adds	r3, r7, r0
 800a3cc:	2201      	movs	r2, #1
 800a3ce:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800a3d0:	4b3c      	ldr	r3, [pc, #240]	@ (800a4c4 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800a3d2:	681a      	ldr	r2, [r3, #0]
 800a3d4:	4b3b      	ldr	r3, [pc, #236]	@ (800a4c4 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800a3d6:	2180      	movs	r1, #128	@ 0x80
 800a3d8:	0049      	lsls	r1, r1, #1
 800a3da:	430a      	orrs	r2, r1
 800a3dc:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800a3de:	f7fe f933 	bl	8008648 <HAL_GetTick>
 800a3e2:	0003      	movs	r3, r0
 800a3e4:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a3e6:	e00b      	b.n	800a400 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a3e8:	f7fe f92e 	bl	8008648 <HAL_GetTick>
 800a3ec:	0002      	movs	r2, r0
 800a3ee:	68fb      	ldr	r3, [r7, #12]
 800a3f0:	1ad3      	subs	r3, r2, r3
 800a3f2:	2b02      	cmp	r3, #2
 800a3f4:	d904      	bls.n	800a400 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 800a3f6:	2313      	movs	r3, #19
 800a3f8:	18fb      	adds	r3, r7, r3
 800a3fa:	2203      	movs	r2, #3
 800a3fc:	701a      	strb	r2, [r3, #0]
        break;
 800a3fe:	e005      	b.n	800a40c <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a400:	4b30      	ldr	r3, [pc, #192]	@ (800a4c4 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800a402:	681a      	ldr	r2, [r3, #0]
 800a404:	2380      	movs	r3, #128	@ 0x80
 800a406:	005b      	lsls	r3, r3, #1
 800a408:	4013      	ands	r3, r2
 800a40a:	d0ed      	beq.n	800a3e8 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 800a40c:	2313      	movs	r3, #19
 800a40e:	18fb      	adds	r3, r7, r3
 800a410:	781b      	ldrb	r3, [r3, #0]
 800a412:	2b00      	cmp	r3, #0
 800a414:	d15e      	bne.n	800a4d4 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800a416:	4b2a      	ldr	r3, [pc, #168]	@ (800a4c0 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800a418:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800a41a:	23c0      	movs	r3, #192	@ 0xc0
 800a41c:	009b      	lsls	r3, r3, #2
 800a41e:	4013      	ands	r3, r2
 800a420:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800a422:	697b      	ldr	r3, [r7, #20]
 800a424:	2b00      	cmp	r3, #0
 800a426:	d019      	beq.n	800a45c <HAL_RCCEx_PeriphCLKConfig+0xe8>
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a42c:	697a      	ldr	r2, [r7, #20]
 800a42e:	429a      	cmp	r2, r3
 800a430:	d014      	beq.n	800a45c <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800a432:	4b23      	ldr	r3, [pc, #140]	@ (800a4c0 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800a434:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a436:	4a24      	ldr	r2, [pc, #144]	@ (800a4c8 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 800a438:	4013      	ands	r3, r2
 800a43a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800a43c:	4b20      	ldr	r3, [pc, #128]	@ (800a4c0 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800a43e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800a440:	4b1f      	ldr	r3, [pc, #124]	@ (800a4c0 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800a442:	2180      	movs	r1, #128	@ 0x80
 800a444:	0249      	lsls	r1, r1, #9
 800a446:	430a      	orrs	r2, r1
 800a448:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 800a44a:	4b1d      	ldr	r3, [pc, #116]	@ (800a4c0 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800a44c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800a44e:	4b1c      	ldr	r3, [pc, #112]	@ (800a4c0 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800a450:	491e      	ldr	r1, [pc, #120]	@ (800a4cc <HAL_RCCEx_PeriphCLKConfig+0x158>)
 800a452:	400a      	ands	r2, r1
 800a454:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800a456:	4b1a      	ldr	r3, [pc, #104]	@ (800a4c0 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800a458:	697a      	ldr	r2, [r7, #20]
 800a45a:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800a45c:	697b      	ldr	r3, [r7, #20]
 800a45e:	2201      	movs	r2, #1
 800a460:	4013      	ands	r3, r2
 800a462:	d016      	beq.n	800a492 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a464:	f7fe f8f0 	bl	8008648 <HAL_GetTick>
 800a468:	0003      	movs	r3, r0
 800a46a:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a46c:	e00c      	b.n	800a488 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a46e:	f7fe f8eb 	bl	8008648 <HAL_GetTick>
 800a472:	0002      	movs	r2, r0
 800a474:	68fb      	ldr	r3, [r7, #12]
 800a476:	1ad3      	subs	r3, r2, r3
 800a478:	4a15      	ldr	r2, [pc, #84]	@ (800a4d0 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800a47a:	4293      	cmp	r3, r2
 800a47c:	d904      	bls.n	800a488 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 800a47e:	2313      	movs	r3, #19
 800a480:	18fb      	adds	r3, r7, r3
 800a482:	2203      	movs	r2, #3
 800a484:	701a      	strb	r2, [r3, #0]
            break;
 800a486:	e004      	b.n	800a492 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a488:	4b0d      	ldr	r3, [pc, #52]	@ (800a4c0 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800a48a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a48c:	2202      	movs	r2, #2
 800a48e:	4013      	ands	r3, r2
 800a490:	d0ed      	beq.n	800a46e <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 800a492:	2313      	movs	r3, #19
 800a494:	18fb      	adds	r3, r7, r3
 800a496:	781b      	ldrb	r3, [r3, #0]
 800a498:	2b00      	cmp	r3, #0
 800a49a:	d10a      	bne.n	800a4b2 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800a49c:	4b08      	ldr	r3, [pc, #32]	@ (800a4c0 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800a49e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a4a0:	4a09      	ldr	r2, [pc, #36]	@ (800a4c8 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 800a4a2:	4013      	ands	r3, r2
 800a4a4:	0019      	movs	r1, r3
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800a4aa:	4b05      	ldr	r3, [pc, #20]	@ (800a4c0 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800a4ac:	430a      	orrs	r2, r1
 800a4ae:	65da      	str	r2, [r3, #92]	@ 0x5c
 800a4b0:	e016      	b.n	800a4e0 <HAL_RCCEx_PeriphCLKConfig+0x16c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800a4b2:	2312      	movs	r3, #18
 800a4b4:	18fb      	adds	r3, r7, r3
 800a4b6:	2213      	movs	r2, #19
 800a4b8:	18ba      	adds	r2, r7, r2
 800a4ba:	7812      	ldrb	r2, [r2, #0]
 800a4bc:	701a      	strb	r2, [r3, #0]
 800a4be:	e00f      	b.n	800a4e0 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 800a4c0:	40021000 	.word	0x40021000
 800a4c4:	40007000 	.word	0x40007000
 800a4c8:	fffffcff 	.word	0xfffffcff
 800a4cc:	fffeffff 	.word	0xfffeffff
 800a4d0:	00001388 	.word	0x00001388
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a4d4:	2312      	movs	r3, #18
 800a4d6:	18fb      	adds	r3, r7, r3
 800a4d8:	2213      	movs	r2, #19
 800a4da:	18ba      	adds	r2, r7, r2
 800a4dc:	7812      	ldrb	r2, [r2, #0]
 800a4de:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800a4e0:	2311      	movs	r3, #17
 800a4e2:	18fb      	adds	r3, r7, r3
 800a4e4:	781b      	ldrb	r3, [r3, #0]
 800a4e6:	2b01      	cmp	r3, #1
 800a4e8:	d105      	bne.n	800a4f6 <HAL_RCCEx_PeriphCLKConfig+0x182>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a4ea:	4bb6      	ldr	r3, [pc, #728]	@ (800a7c4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a4ec:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a4ee:	4bb5      	ldr	r3, [pc, #724]	@ (800a7c4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a4f0:	49b5      	ldr	r1, [pc, #724]	@ (800a7c8 <HAL_RCCEx_PeriphCLKConfig+0x454>)
 800a4f2:	400a      	ands	r2, r1
 800a4f4:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	681b      	ldr	r3, [r3, #0]
 800a4fa:	2201      	movs	r2, #1
 800a4fc:	4013      	ands	r3, r2
 800a4fe:	d009      	beq.n	800a514 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800a500:	4bb0      	ldr	r3, [pc, #704]	@ (800a7c4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a502:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a504:	2203      	movs	r2, #3
 800a506:	4393      	bics	r3, r2
 800a508:	0019      	movs	r1, r3
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	685a      	ldr	r2, [r3, #4]
 800a50e:	4bad      	ldr	r3, [pc, #692]	@ (800a7c4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a510:	430a      	orrs	r2, r1
 800a512:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	681b      	ldr	r3, [r3, #0]
 800a518:	2202      	movs	r2, #2
 800a51a:	4013      	ands	r3, r2
 800a51c:	d009      	beq.n	800a532 <HAL_RCCEx_PeriphCLKConfig+0x1be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800a51e:	4ba9      	ldr	r3, [pc, #676]	@ (800a7c4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a520:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a522:	220c      	movs	r2, #12
 800a524:	4393      	bics	r3, r2
 800a526:	0019      	movs	r1, r3
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	689a      	ldr	r2, [r3, #8]
 800a52c:	4ba5      	ldr	r3, [pc, #660]	@ (800a7c4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a52e:	430a      	orrs	r2, r1
 800a530:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART2SEL */

#if defined(RCC_CCIPR_USART3SEL)
  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	681b      	ldr	r3, [r3, #0]
 800a536:	2204      	movs	r2, #4
 800a538:	4013      	ands	r3, r2
 800a53a:	d009      	beq.n	800a550 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800a53c:	4ba1      	ldr	r3, [pc, #644]	@ (800a7c4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a53e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a540:	2230      	movs	r2, #48	@ 0x30
 800a542:	4393      	bics	r3, r2
 800a544:	0019      	movs	r1, r3
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	68da      	ldr	r2, [r3, #12]
 800a54a:	4b9e      	ldr	r3, [pc, #632]	@ (800a7c4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a54c:	430a      	orrs	r2, r1
 800a54e:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	681b      	ldr	r3, [r3, #0]
 800a554:	2210      	movs	r2, #16
 800a556:	4013      	ands	r3, r2
 800a558:	d009      	beq.n	800a56e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800a55a:	4b9a      	ldr	r3, [pc, #616]	@ (800a7c4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a55c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a55e:	4a9b      	ldr	r2, [pc, #620]	@ (800a7cc <HAL_RCCEx_PeriphCLKConfig+0x458>)
 800a560:	4013      	ands	r3, r2
 800a562:	0019      	movs	r1, r3
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	691a      	ldr	r2, [r3, #16]
 800a568:	4b96      	ldr	r3, [pc, #600]	@ (800a7c4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a56a:	430a      	orrs	r2, r1
 800a56c:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART1 */

#if defined(LPUART2)
  /*-------------------------- LPUART2 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART2) == RCC_PERIPHCLK_LPUART2)
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	681a      	ldr	r2, [r3, #0]
 800a572:	2380      	movs	r3, #128	@ 0x80
 800a574:	015b      	lsls	r3, r3, #5
 800a576:	4013      	ands	r3, r2
 800a578:	d009      	beq.n	800a58e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART2CLKSOURCE(PeriphClkInit->Lpuart2ClockSelection));

    /* Configure the LPUART clock source */
    __HAL_RCC_LPUART2_CONFIG(PeriphClkInit->Lpuart2ClockSelection);
 800a57a:	4b92      	ldr	r3, [pc, #584]	@ (800a7c4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a57c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a57e:	4a94      	ldr	r2, [pc, #592]	@ (800a7d0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800a580:	4013      	ands	r3, r2
 800a582:	0019      	movs	r1, r3
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	695a      	ldr	r2, [r3, #20]
 800a588:	4b8e      	ldr	r3, [pc, #568]	@ (800a7c4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a58a:	430a      	orrs	r2, r1
 800a58c:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	681a      	ldr	r2, [r3, #0]
 800a592:	2380      	movs	r3, #128	@ 0x80
 800a594:	009b      	lsls	r3, r3, #2
 800a596:	4013      	ands	r3, r2
 800a598:	d009      	beq.n	800a5ae <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800a59a:	4b8a      	ldr	r3, [pc, #552]	@ (800a7c4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a59c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a59e:	4a8d      	ldr	r2, [pc, #564]	@ (800a7d4 <HAL_RCCEx_PeriphCLKConfig+0x460>)
 800a5a0:	4013      	ands	r3, r2
 800a5a2:	0019      	movs	r1, r3
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800a5a8:	4b86      	ldr	r3, [pc, #536]	@ (800a7c4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a5aa:	430a      	orrs	r2, r1
 800a5ac:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	681a      	ldr	r2, [r3, #0]
 800a5b2:	2380      	movs	r3, #128	@ 0x80
 800a5b4:	00db      	lsls	r3, r3, #3
 800a5b6:	4013      	ands	r3, r2
 800a5b8:	d009      	beq.n	800a5ce <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800a5ba:	4b82      	ldr	r3, [pc, #520]	@ (800a7c4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a5bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a5be:	4a86      	ldr	r2, [pc, #536]	@ (800a7d8 <HAL_RCCEx_PeriphCLKConfig+0x464>)
 800a5c0:	4013      	ands	r3, r2
 800a5c2:	0019      	movs	r1, r3
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a5c8:	4b7e      	ldr	r3, [pc, #504]	@ (800a7c4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a5ca:	430a      	orrs	r2, r1
 800a5cc:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	681b      	ldr	r3, [r3, #0]
 800a5d2:	2220      	movs	r2, #32
 800a5d4:	4013      	ands	r3, r2
 800a5d6:	d009      	beq.n	800a5ec <HAL_RCCEx_PeriphCLKConfig+0x278>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800a5d8:	4b7a      	ldr	r3, [pc, #488]	@ (800a7c4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a5da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a5dc:	4a7f      	ldr	r2, [pc, #508]	@ (800a7dc <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a5de:	4013      	ands	r3, r2
 800a5e0:	0019      	movs	r1, r3
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	699a      	ldr	r2, [r3, #24]
 800a5e6:	4b77      	ldr	r3, [pc, #476]	@ (800a7c4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a5e8:	430a      	orrs	r2, r1
 800a5ea:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_I2C2SEL)
  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	681b      	ldr	r3, [r3, #0]
 800a5f0:	2240      	movs	r2, #64	@ 0x40
 800a5f2:	4013      	ands	r3, r2
 800a5f4:	d009      	beq.n	800a60a <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800a5f6:	4b73      	ldr	r3, [pc, #460]	@ (800a7c4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a5f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a5fa:	4a79      	ldr	r2, [pc, #484]	@ (800a7e0 <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 800a5fc:	4013      	ands	r3, r2
 800a5fe:	0019      	movs	r1, r3
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	69da      	ldr	r2, [r3, #28]
 800a604:	4b6f      	ldr	r3, [pc, #444]	@ (800a7c4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a606:	430a      	orrs	r2, r1
 800a608:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	681a      	ldr	r2, [r3, #0]
 800a60e:	2380      	movs	r3, #128	@ 0x80
 800a610:	01db      	lsls	r3, r3, #7
 800a612:	4013      	ands	r3, r2
 800a614:	d015      	beq.n	800a642 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800a616:	4b6b      	ldr	r3, [pc, #428]	@ (800a7c4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a618:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a61a:	009b      	lsls	r3, r3, #2
 800a61c:	0899      	lsrs	r1, r3, #2
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a622:	4b68      	ldr	r3, [pc, #416]	@ (800a7c4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a624:	430a      	orrs	r2, r1
 800a626:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a62c:	2380      	movs	r3, #128	@ 0x80
 800a62e:	05db      	lsls	r3, r3, #23
 800a630:	429a      	cmp	r2, r3
 800a632:	d106      	bne.n	800a642 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800a634:	4b63      	ldr	r3, [pc, #396]	@ (800a7c4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a636:	68da      	ldr	r2, [r3, #12]
 800a638:	4b62      	ldr	r3, [pc, #392]	@ (800a7c4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a63a:	2180      	movs	r1, #128	@ 0x80
 800a63c:	0249      	lsls	r1, r1, #9
 800a63e:	430a      	orrs	r2, r1
 800a640:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	681a      	ldr	r2, [r3, #0]
 800a646:	2380      	movs	r3, #128	@ 0x80
 800a648:	031b      	lsls	r3, r3, #12
 800a64a:	4013      	ands	r3, r2
 800a64c:	d009      	beq.n	800a662 <HAL_RCCEx_PeriphCLKConfig+0x2ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800a64e:	4b5d      	ldr	r3, [pc, #372]	@ (800a7c4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a650:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a652:	2240      	movs	r2, #64	@ 0x40
 800a654:	4393      	bics	r3, r2
 800a656:	0019      	movs	r1, r3
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a65c:	4b59      	ldr	r3, [pc, #356]	@ (800a7c4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a65e:	430a      	orrs	r2, r1
 800a660:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	681a      	ldr	r2, [r3, #0]
 800a666:	2380      	movs	r3, #128	@ 0x80
 800a668:	039b      	lsls	r3, r3, #14
 800a66a:	4013      	ands	r3, r2
 800a66c:	d016      	beq.n	800a69c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800a66e:	4b55      	ldr	r3, [pc, #340]	@ (800a7c4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a670:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a672:	4a5c      	ldr	r2, [pc, #368]	@ (800a7e4 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 800a674:	4013      	ands	r3, r2
 800a676:	0019      	movs	r1, r3
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a67c:	4b51      	ldr	r3, [pc, #324]	@ (800a7c4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a67e:	430a      	orrs	r2, r1
 800a680:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a686:	2380      	movs	r3, #128	@ 0x80
 800a688:	03db      	lsls	r3, r3, #15
 800a68a:	429a      	cmp	r2, r3
 800a68c:	d106      	bne.n	800a69c <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800a68e:	4b4d      	ldr	r3, [pc, #308]	@ (800a7c4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a690:	68da      	ldr	r2, [r3, #12]
 800a692:	4b4c      	ldr	r3, [pc, #304]	@ (800a7c4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a694:	2180      	movs	r1, #128	@ 0x80
 800a696:	0449      	lsls	r1, r1, #17
 800a698:	430a      	orrs	r2, r1
 800a69a:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	681a      	ldr	r2, [r3, #0]
 800a6a0:	2380      	movs	r3, #128	@ 0x80
 800a6a2:	03db      	lsls	r3, r3, #15
 800a6a4:	4013      	ands	r3, r2
 800a6a6:	d016      	beq.n	800a6d6 <HAL_RCCEx_PeriphCLKConfig+0x362>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 800a6a8:	4b46      	ldr	r3, [pc, #280]	@ (800a7c4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a6aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a6ac:	4a4e      	ldr	r2, [pc, #312]	@ (800a7e8 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800a6ae:	4013      	ands	r3, r2
 800a6b0:	0019      	movs	r1, r3
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a6b6:	4b43      	ldr	r3, [pc, #268]	@ (800a7c4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a6b8:	430a      	orrs	r2, r1
 800a6ba:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a6c0:	2380      	movs	r3, #128	@ 0x80
 800a6c2:	045b      	lsls	r3, r3, #17
 800a6c4:	429a      	cmp	r2, r3
 800a6c6:	d106      	bne.n	800a6d6 <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800a6c8:	4b3e      	ldr	r3, [pc, #248]	@ (800a7c4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a6ca:	68da      	ldr	r2, [r3, #12]
 800a6cc:	4b3d      	ldr	r3, [pc, #244]	@ (800a7c4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a6ce:	2180      	movs	r1, #128	@ 0x80
 800a6d0:	0449      	lsls	r1, r1, #17
 800a6d2:	430a      	orrs	r2, r1
 800a6d4:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	681a      	ldr	r2, [r3, #0]
 800a6da:	2380      	movs	r3, #128	@ 0x80
 800a6dc:	011b      	lsls	r3, r3, #4
 800a6de:	4013      	ands	r3, r2
 800a6e0:	d014      	beq.n	800a70c <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 800a6e2:	4b38      	ldr	r3, [pc, #224]	@ (800a7c4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a6e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a6e6:	2203      	movs	r2, #3
 800a6e8:	4393      	bics	r3, r2
 800a6ea:	0019      	movs	r1, r3
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	6a1a      	ldr	r2, [r3, #32]
 800a6f0:	4b34      	ldr	r3, [pc, #208]	@ (800a7c4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a6f2:	430a      	orrs	r2, r1
 800a6f4:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	6a1b      	ldr	r3, [r3, #32]
 800a6fa:	2b01      	cmp	r3, #1
 800a6fc:	d106      	bne.n	800a70c <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800a6fe:	4b31      	ldr	r3, [pc, #196]	@ (800a7c4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a700:	68da      	ldr	r2, [r3, #12]
 800a702:	4b30      	ldr	r3, [pc, #192]	@ (800a7c4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a704:	2180      	movs	r1, #128	@ 0x80
 800a706:	0249      	lsls	r1, r1, #9
 800a708:	430a      	orrs	r2, r1
 800a70a:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(RCC_CCIPR2_I2S2SEL)
  /*-------------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	681a      	ldr	r2, [r3, #0]
 800a710:	2380      	movs	r3, #128	@ 0x80
 800a712:	019b      	lsls	r3, r3, #6
 800a714:	4013      	ands	r3, r2
 800a716:	d014      	beq.n	800a742 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 800a718:	4b2a      	ldr	r3, [pc, #168]	@ (800a7c4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a71a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a71c:	220c      	movs	r2, #12
 800a71e:	4393      	bics	r3, r2
 800a720:	0019      	movs	r1, r3
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a726:	4b27      	ldr	r3, [pc, #156]	@ (800a7c4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a728:	430a      	orrs	r2, r1
 800a72a:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a730:	2b04      	cmp	r3, #4
 800a732:	d106      	bne.n	800a742 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800a734:	4b23      	ldr	r3, [pc, #140]	@ (800a7c4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a736:	68da      	ldr	r2, [r3, #12]
 800a738:	4b22      	ldr	r3, [pc, #136]	@ (800a7c4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a73a:	2180      	movs	r1, #128	@ 0x80
 800a73c:	0249      	lsls	r1, r1, #9
 800a73e:	430a      	orrs	r2, r1
 800a740:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR2_I2S2SEL */

#if defined(STM32G0C1xx) || defined(STM32G0B1xx)  || defined(STM32G0B0xx)
  /*-------------------------- USB clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800a742:	687b      	ldr	r3, [r7, #4]
 800a744:	681a      	ldr	r2, [r3, #0]
 800a746:	2380      	movs	r3, #128	@ 0x80
 800a748:	045b      	lsls	r3, r3, #17
 800a74a:	4013      	ands	r3, r2
 800a74c:	d016      	beq.n	800a77c <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800a74e:	4b1d      	ldr	r3, [pc, #116]	@ (800a7c4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a750:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a752:	4a22      	ldr	r2, [pc, #136]	@ (800a7dc <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a754:	4013      	ands	r3, r2
 800a756:	0019      	movs	r1, r3
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a75c:	4b19      	ldr	r3, [pc, #100]	@ (800a7c4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a75e:	430a      	orrs	r2, r1
 800a760:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a766:	2380      	movs	r3, #128	@ 0x80
 800a768:	019b      	lsls	r3, r3, #6
 800a76a:	429a      	cmp	r2, r3
 800a76c:	d106      	bne.n	800a77c <HAL_RCCEx_PeriphCLKConfig+0x408>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800a76e:	4b15      	ldr	r3, [pc, #84]	@ (800a7c4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a770:	68da      	ldr	r2, [r3, #12]
 800a772:	4b14      	ldr	r3, [pc, #80]	@ (800a7c4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a774:	2180      	movs	r1, #128	@ 0x80
 800a776:	0449      	lsls	r1, r1, #17
 800a778:	430a      	orrs	r2, r1
 800a77a:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */

#if defined(FDCAN1) || defined(FDCAN2)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	681a      	ldr	r2, [r3, #0]
 800a780:	2380      	movs	r3, #128	@ 0x80
 800a782:	049b      	lsls	r3, r3, #18
 800a784:	4013      	ands	r3, r2
 800a786:	d016      	beq.n	800a7b6 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800a788:	4b0e      	ldr	r3, [pc, #56]	@ (800a7c4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a78a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a78c:	4a10      	ldr	r2, [pc, #64]	@ (800a7d0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800a78e:	4013      	ands	r3, r2
 800a790:	0019      	movs	r1, r3
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a796:	4b0b      	ldr	r3, [pc, #44]	@ (800a7c4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a798:	430a      	orrs	r2, r1
 800a79a:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800a79c:	687b      	ldr	r3, [r7, #4]
 800a79e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a7a0:	2380      	movs	r3, #128	@ 0x80
 800a7a2:	005b      	lsls	r3, r3, #1
 800a7a4:	429a      	cmp	r2, r3
 800a7a6:	d106      	bne.n	800a7b6 <HAL_RCCEx_PeriphCLKConfig+0x442>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800a7a8:	4b06      	ldr	r3, [pc, #24]	@ (800a7c4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a7aa:	68da      	ldr	r2, [r3, #12]
 800a7ac:	4b05      	ldr	r3, [pc, #20]	@ (800a7c4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a7ae:	2180      	movs	r1, #128	@ 0x80
 800a7b0:	0449      	lsls	r1, r1, #17
 800a7b2:	430a      	orrs	r2, r1
 800a7b4:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 800a7b6:	2312      	movs	r3, #18
 800a7b8:	18fb      	adds	r3, r7, r3
 800a7ba:	781b      	ldrb	r3, [r3, #0]
}
 800a7bc:	0018      	movs	r0, r3
 800a7be:	46bd      	mov	sp, r7
 800a7c0:	b006      	add	sp, #24
 800a7c2:	bd80      	pop	{r7, pc}
 800a7c4:	40021000 	.word	0x40021000
 800a7c8:	efffffff 	.word	0xefffffff
 800a7cc:	fffff3ff 	.word	0xfffff3ff
 800a7d0:	fffffcff 	.word	0xfffffcff
 800a7d4:	fff3ffff 	.word	0xfff3ffff
 800a7d8:	ffcfffff 	.word	0xffcfffff
 800a7dc:	ffffcfff 	.word	0xffffcfff
 800a7e0:	ffff3fff 	.word	0xffff3fff
 800a7e4:	ffbfffff 	.word	0xffbfffff
 800a7e8:	feffffff 	.word	0xfeffffff

0800a7ec <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800a7ec:	b5b0      	push	{r4, r5, r7, lr}
 800a7ee:	b084      	sub	sp, #16
 800a7f0:	af00      	add	r7, sp, #0
 800a7f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800a7f4:	230f      	movs	r3, #15
 800a7f6:	18fb      	adds	r3, r7, r3
 800a7f8:	2201      	movs	r2, #1
 800a7fa:	701a      	strb	r2, [r3, #0]

  /* Check the RTC peripheral state */
  if(hrtc != NULL)
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	2b00      	cmp	r3, #0
 800a800:	d100      	bne.n	800a804 <HAL_RTC_Init+0x18>
 800a802:	e08c      	b.n	800a91e <HAL_RTC_Init+0x132>
    assert_param(IS_RTC_OUTPUT_REMAP(hrtc->Init.OutPutRemap));
    assert_param(IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
    assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));
    assert_param(IS_RTC_OUTPUT_PULLUP(hrtc->Init.OutPutPullUp));

    if(hrtc->State == HAL_RTC_STATE_RESET)
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	2229      	movs	r2, #41	@ 0x29
 800a808:	5c9b      	ldrb	r3, [r3, r2]
 800a80a:	b2db      	uxtb	r3, r3
 800a80c:	2b00      	cmp	r3, #0
 800a80e:	d10b      	bne.n	800a828 <HAL_RTC_Init+0x3c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	2228      	movs	r2, #40	@ 0x28
 800a814:	2100      	movs	r1, #0
 800a816:	5499      	strb	r1, [r3, r2]

      /* Process TAMP peripheral offset from RTC one */
      hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	2288      	movs	r2, #136	@ 0x88
 800a81c:	0212      	lsls	r2, r2, #8
 800a81e:	605a      	str	r2, [r3, #4]
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
#else
      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	0018      	movs	r0, r3
 800a824:	f7fc fe5e 	bl	80074e4 <HAL_RTC_MspInit>
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */
    }

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	2229      	movs	r2, #41	@ 0x29
 800a82c:	2102      	movs	r1, #2
 800a82e:	5499      	strb	r1, [r3, r2]

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800a830:	687b      	ldr	r3, [r7, #4]
 800a832:	681b      	ldr	r3, [r3, #0]
 800a834:	68db      	ldr	r3, [r3, #12]
 800a836:	2210      	movs	r2, #16
 800a838:	4013      	ands	r3, r2
 800a83a:	2b10      	cmp	r3, #16
 800a83c:	d062      	beq.n	800a904 <HAL_RTC_Init+0x118>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	681b      	ldr	r3, [r3, #0]
 800a842:	22ca      	movs	r2, #202	@ 0xca
 800a844:	625a      	str	r2, [r3, #36]	@ 0x24
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	681b      	ldr	r3, [r3, #0]
 800a84a:	2253      	movs	r2, #83	@ 0x53
 800a84c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 800a84e:	250f      	movs	r5, #15
 800a850:	197c      	adds	r4, r7, r5
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	0018      	movs	r0, r3
 800a856:	f000 fc0f 	bl	800b078 <RTC_EnterInitMode>
 800a85a:	0003      	movs	r3, r0
 800a85c:	7023      	strb	r3, [r4, #0]

      if(status == HAL_OK)
 800a85e:	0028      	movs	r0, r5
 800a860:	183b      	adds	r3, r7, r0
 800a862:	781b      	ldrb	r3, [r3, #0]
 800a864:	2b00      	cmp	r3, #0
 800a866:	d12c      	bne.n	800a8c2 <HAL_RTC_Init+0xd6>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	681b      	ldr	r3, [r3, #0]
 800a86c:	699a      	ldr	r2, [r3, #24]
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	681b      	ldr	r3, [r3, #0]
 800a872:	492e      	ldr	r1, [pc, #184]	@ (800a92c <HAL_RTC_Init+0x140>)
 800a874:	400a      	ands	r2, r1
 800a876:	619a      	str	r2, [r3, #24]
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	681b      	ldr	r3, [r3, #0]
 800a87c:	6999      	ldr	r1, [r3, #24]
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	689a      	ldr	r2, [r3, #8]
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	695b      	ldr	r3, [r3, #20]
 800a886:	431a      	orrs	r2, r3
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	69db      	ldr	r3, [r3, #28]
 800a88c:	431a      	orrs	r2, r3
 800a88e:	687b      	ldr	r3, [r7, #4]
 800a890:	681b      	ldr	r3, [r3, #0]
 800a892:	430a      	orrs	r2, r1
 800a894:	619a      	str	r2, [r3, #24]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	681b      	ldr	r3, [r3, #0]
 800a89a:	687a      	ldr	r2, [r7, #4]
 800a89c:	6912      	ldr	r2, [r2, #16]
 800a89e:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	681b      	ldr	r3, [r3, #0]
 800a8a4:	6919      	ldr	r1, [r3, #16]
 800a8a6:	687b      	ldr	r3, [r7, #4]
 800a8a8:	68db      	ldr	r3, [r3, #12]
 800a8aa:	041a      	lsls	r2, r3, #16
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	681b      	ldr	r3, [r3, #0]
 800a8b0:	430a      	orrs	r2, r1
 800a8b2:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 800a8b4:	183c      	adds	r4, r7, r0
 800a8b6:	687b      	ldr	r3, [r7, #4]
 800a8b8:	0018      	movs	r0, r3
 800a8ba:	f000 fc1f 	bl	800b0fc <RTC_ExitInitMode>
 800a8be:	0003      	movs	r3, r0
 800a8c0:	7023      	strb	r3, [r4, #0]
      }

      if (status == HAL_OK)
 800a8c2:	230f      	movs	r3, #15
 800a8c4:	18fb      	adds	r3, r7, r3
 800a8c6:	781b      	ldrb	r3, [r3, #0]
 800a8c8:	2b00      	cmp	r3, #0
 800a8ca:	d116      	bne.n	800a8fa <HAL_RTC_Init+0x10e>
      {
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU |RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
 800a8cc:	687b      	ldr	r3, [r7, #4]
 800a8ce:	681b      	ldr	r3, [r3, #0]
 800a8d0:	699a      	ldr	r2, [r3, #24]
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	681b      	ldr	r3, [r3, #0]
 800a8d6:	00d2      	lsls	r2, r2, #3
 800a8d8:	08d2      	lsrs	r2, r2, #3
 800a8da:	619a      	str	r2, [r3, #24]
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	681b      	ldr	r3, [r3, #0]
 800a8e0:	6999      	ldr	r1, [r3, #24]
 800a8e2:	687b      	ldr	r3, [r7, #4]
 800a8e4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	6a1b      	ldr	r3, [r3, #32]
 800a8ea:	431a      	orrs	r2, r3
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	699b      	ldr	r3, [r3, #24]
 800a8f0:	431a      	orrs	r2, r3
 800a8f2:	687b      	ldr	r3, [r7, #4]
 800a8f4:	681b      	ldr	r3, [r3, #0]
 800a8f6:	430a      	orrs	r2, r1
 800a8f8:	619a      	str	r2, [r3, #24]
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	681b      	ldr	r3, [r3, #0]
 800a8fe:	22ff      	movs	r2, #255	@ 0xff
 800a900:	625a      	str	r2, [r3, #36]	@ 0x24
 800a902:	e003      	b.n	800a90c <HAL_RTC_Init+0x120>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 800a904:	230f      	movs	r3, #15
 800a906:	18fb      	adds	r3, r7, r3
 800a908:	2200      	movs	r2, #0
 800a90a:	701a      	strb	r2, [r3, #0]
    }

    if (status == HAL_OK)
 800a90c:	230f      	movs	r3, #15
 800a90e:	18fb      	adds	r3, r7, r3
 800a910:	781b      	ldrb	r3, [r3, #0]
 800a912:	2b00      	cmp	r3, #0
 800a914:	d103      	bne.n	800a91e <HAL_RTC_Init+0x132>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 800a916:	687b      	ldr	r3, [r7, #4]
 800a918:	2229      	movs	r2, #41	@ 0x29
 800a91a:	2101      	movs	r1, #1
 800a91c:	5499      	strb	r1, [r3, r2]
    }
  }

  return status;
 800a91e:	230f      	movs	r3, #15
 800a920:	18fb      	adds	r3, r7, r3
 800a922:	781b      	ldrb	r3, [r3, #0]
}
 800a924:	0018      	movs	r0, r3
 800a926:	46bd      	mov	sp, r7
 800a928:	b004      	add	sp, #16
 800a92a:	bdb0      	pop	{r4, r5, r7, pc}
 800a92c:	fb8fffbf 	.word	0xfb8fffbf

0800a930 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800a930:	b5b0      	push	{r4, r5, r7, lr}
 800a932:	b086      	sub	sp, #24
 800a934:	af00      	add	r7, sp, #0
 800a936:	60f8      	str	r0, [r7, #12]
 800a938:	60b9      	str	r1, [r7, #8]
 800a93a:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800a93c:	68fb      	ldr	r3, [r7, #12]
 800a93e:	2228      	movs	r2, #40	@ 0x28
 800a940:	5c9b      	ldrb	r3, [r3, r2]
 800a942:	2b01      	cmp	r3, #1
 800a944:	d101      	bne.n	800a94a <HAL_RTC_SetTime+0x1a>
 800a946:	2302      	movs	r3, #2
 800a948:	e092      	b.n	800aa70 <HAL_RTC_SetTime+0x140>
 800a94a:	68fb      	ldr	r3, [r7, #12]
 800a94c:	2228      	movs	r2, #40	@ 0x28
 800a94e:	2101      	movs	r1, #1
 800a950:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800a952:	68fb      	ldr	r3, [r7, #12]
 800a954:	2229      	movs	r2, #41	@ 0x29
 800a956:	2102      	movs	r1, #2
 800a958:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800a95a:	68fb      	ldr	r3, [r7, #12]
 800a95c:	681b      	ldr	r3, [r3, #0]
 800a95e:	22ca      	movs	r2, #202	@ 0xca
 800a960:	625a      	str	r2, [r3, #36]	@ 0x24
 800a962:	68fb      	ldr	r3, [r7, #12]
 800a964:	681b      	ldr	r3, [r3, #0]
 800a966:	2253      	movs	r2, #83	@ 0x53
 800a968:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800a96a:	2513      	movs	r5, #19
 800a96c:	197c      	adds	r4, r7, r5
 800a96e:	68fb      	ldr	r3, [r7, #12]
 800a970:	0018      	movs	r0, r3
 800a972:	f000 fb81 	bl	800b078 <RTC_EnterInitMode>
 800a976:	0003      	movs	r3, r0
 800a978:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 800a97a:	197b      	adds	r3, r7, r5
 800a97c:	781b      	ldrb	r3, [r3, #0]
 800a97e:	2b00      	cmp	r3, #0
 800a980:	d162      	bne.n	800aa48 <HAL_RTC_SetTime+0x118>
  {
    if(Format == RTC_FORMAT_BIN)
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	2b00      	cmp	r3, #0
 800a986:	d125      	bne.n	800a9d4 <HAL_RTC_SetTime+0xa4>
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800a988:	68fb      	ldr	r3, [r7, #12]
 800a98a:	681b      	ldr	r3, [r3, #0]
 800a98c:	699b      	ldr	r3, [r3, #24]
 800a98e:	2240      	movs	r2, #64	@ 0x40
 800a990:	4013      	ands	r3, r2
 800a992:	d102      	bne.n	800a99a <HAL_RTC_SetTime+0x6a>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 800a994:	68bb      	ldr	r3, [r7, #8]
 800a996:	2200      	movs	r2, #0
 800a998:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800a99a:	68bb      	ldr	r3, [r7, #8]
 800a99c:	781b      	ldrb	r3, [r3, #0]
 800a99e:	0018      	movs	r0, r3
 800a9a0:	f000 fbf0 	bl	800b184 <RTC_ByteToBcd2>
 800a9a4:	0003      	movs	r3, r0
 800a9a6:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800a9a8:	68bb      	ldr	r3, [r7, #8]
 800a9aa:	785b      	ldrb	r3, [r3, #1]
 800a9ac:	0018      	movs	r0, r3
 800a9ae:	f000 fbe9 	bl	800b184 <RTC_ByteToBcd2>
 800a9b2:	0003      	movs	r3, r0
 800a9b4:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800a9b6:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 800a9b8:	68bb      	ldr	r3, [r7, #8]
 800a9ba:	789b      	ldrb	r3, [r3, #2]
 800a9bc:	0018      	movs	r0, r3
 800a9be:	f000 fbe1 	bl	800b184 <RTC_ByteToBcd2>
 800a9c2:	0003      	movs	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800a9c4:	0022      	movs	r2, r4
 800a9c6:	431a      	orrs	r2, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 800a9c8:	68bb      	ldr	r3, [r7, #8]
 800a9ca:	78db      	ldrb	r3, [r3, #3]
 800a9cc:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800a9ce:	4313      	orrs	r3, r2
 800a9d0:	617b      	str	r3, [r7, #20]
 800a9d2:	e017      	b.n	800aa04 <HAL_RTC_SetTime+0xd4>
    }
    else
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800a9d4:	68fb      	ldr	r3, [r7, #12]
 800a9d6:	681b      	ldr	r3, [r3, #0]
 800a9d8:	699b      	ldr	r3, [r3, #24]
 800a9da:	2240      	movs	r2, #64	@ 0x40
 800a9dc:	4013      	ands	r3, r2
 800a9de:	d102      	bne.n	800a9e6 <HAL_RTC_SetTime+0xb6>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 800a9e0:	68bb      	ldr	r3, [r7, #8]
 800a9e2:	2200      	movs	r2, #0
 800a9e4:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800a9e6:	68bb      	ldr	r3, [r7, #8]
 800a9e8:	781b      	ldrb	r3, [r3, #0]
 800a9ea:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800a9ec:	68bb      	ldr	r3, [r7, #8]
 800a9ee:	785b      	ldrb	r3, [r3, #1]
 800a9f0:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800a9f2:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 800a9f4:	68ba      	ldr	r2, [r7, #8]
 800a9f6:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800a9f8:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800a9fa:	68bb      	ldr	r3, [r7, #8]
 800a9fc:	78db      	ldrb	r3, [r3, #3]
 800a9fe:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800aa00:	4313      	orrs	r3, r2
 800aa02:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800aa04:	68fb      	ldr	r3, [r7, #12]
 800aa06:	681b      	ldr	r3, [r3, #0]
 800aa08:	697a      	ldr	r2, [r7, #20]
 800aa0a:	491b      	ldr	r1, [pc, #108]	@ (800aa78 <HAL_RTC_SetTime+0x148>)
 800aa0c:	400a      	ands	r2, r1
 800aa0e:	601a      	str	r2, [r3, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 800aa10:	68fb      	ldr	r3, [r7, #12]
 800aa12:	681b      	ldr	r3, [r3, #0]
 800aa14:	699a      	ldr	r2, [r3, #24]
 800aa16:	68fb      	ldr	r3, [r7, #12]
 800aa18:	681b      	ldr	r3, [r3, #0]
 800aa1a:	4918      	ldr	r1, [pc, #96]	@ (800aa7c <HAL_RTC_SetTime+0x14c>)
 800aa1c:	400a      	ands	r2, r1
 800aa1e:	619a      	str	r2, [r3, #24]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800aa20:	68fb      	ldr	r3, [r7, #12]
 800aa22:	681b      	ldr	r3, [r3, #0]
 800aa24:	6999      	ldr	r1, [r3, #24]
 800aa26:	68bb      	ldr	r3, [r7, #8]
 800aa28:	68da      	ldr	r2, [r3, #12]
 800aa2a:	68bb      	ldr	r3, [r7, #8]
 800aa2c:	691b      	ldr	r3, [r3, #16]
 800aa2e:	431a      	orrs	r2, r3
 800aa30:	68fb      	ldr	r3, [r7, #12]
 800aa32:	681b      	ldr	r3, [r3, #0]
 800aa34:	430a      	orrs	r2, r1
 800aa36:	619a      	str	r2, [r3, #24]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800aa38:	2313      	movs	r3, #19
 800aa3a:	18fc      	adds	r4, r7, r3
 800aa3c:	68fb      	ldr	r3, [r7, #12]
 800aa3e:	0018      	movs	r0, r3
 800aa40:	f000 fb5c 	bl	800b0fc <RTC_ExitInitMode>
 800aa44:	0003      	movs	r3, r0
 800aa46:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800aa48:	68fb      	ldr	r3, [r7, #12]
 800aa4a:	681b      	ldr	r3, [r3, #0]
 800aa4c:	22ff      	movs	r2, #255	@ 0xff
 800aa4e:	625a      	str	r2, [r3, #36]	@ 0x24
  
  if (status == HAL_OK)
 800aa50:	2313      	movs	r3, #19
 800aa52:	18fb      	adds	r3, r7, r3
 800aa54:	781b      	ldrb	r3, [r3, #0]
 800aa56:	2b00      	cmp	r3, #0
 800aa58:	d103      	bne.n	800aa62 <HAL_RTC_SetTime+0x132>
  {
   hrtc->State = HAL_RTC_STATE_READY;
 800aa5a:	68fb      	ldr	r3, [r7, #12]
 800aa5c:	2229      	movs	r2, #41	@ 0x29
 800aa5e:	2101      	movs	r1, #1
 800aa60:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800aa62:	68fb      	ldr	r3, [r7, #12]
 800aa64:	2228      	movs	r2, #40	@ 0x28
 800aa66:	2100      	movs	r1, #0
 800aa68:	5499      	strb	r1, [r3, r2]

  return status;
 800aa6a:	2313      	movs	r3, #19
 800aa6c:	18fb      	adds	r3, r7, r3
 800aa6e:	781b      	ldrb	r3, [r3, #0]
}
 800aa70:	0018      	movs	r0, r3
 800aa72:	46bd      	mov	sp, r7
 800aa74:	b006      	add	sp, #24
 800aa76:	bdb0      	pop	{r4, r5, r7, pc}
 800aa78:	007f7f7f 	.word	0x007f7f7f
 800aa7c:	fffbffff 	.word	0xfffbffff

0800aa80 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800aa80:	b5b0      	push	{r4, r5, r7, lr}
 800aa82:	b086      	sub	sp, #24
 800aa84:	af00      	add	r7, sp, #0
 800aa86:	60f8      	str	r0, [r7, #12]
 800aa88:	60b9      	str	r1, [r7, #8]
 800aa8a:	607a      	str	r2, [r7, #4]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 800aa8c:	68fb      	ldr	r3, [r7, #12]
 800aa8e:	2228      	movs	r2, #40	@ 0x28
 800aa90:	5c9b      	ldrb	r3, [r3, r2]
 800aa92:	2b01      	cmp	r3, #1
 800aa94:	d101      	bne.n	800aa9a <HAL_RTC_SetDate+0x1a>
 800aa96:	2302      	movs	r3, #2
 800aa98:	e07e      	b.n	800ab98 <HAL_RTC_SetDate+0x118>
 800aa9a:	68fb      	ldr	r3, [r7, #12]
 800aa9c:	2228      	movs	r2, #40	@ 0x28
 800aa9e:	2101      	movs	r1, #1
 800aaa0:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800aaa2:	68fb      	ldr	r3, [r7, #12]
 800aaa4:	2229      	movs	r2, #41	@ 0x29
 800aaa6:	2102      	movs	r1, #2
 800aaa8:	5499      	strb	r1, [r3, r2]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800aaaa:	687b      	ldr	r3, [r7, #4]
 800aaac:	2b00      	cmp	r3, #0
 800aaae:	d10e      	bne.n	800aace <HAL_RTC_SetDate+0x4e>
 800aab0:	68bb      	ldr	r3, [r7, #8]
 800aab2:	785b      	ldrb	r3, [r3, #1]
 800aab4:	001a      	movs	r2, r3
 800aab6:	2310      	movs	r3, #16
 800aab8:	4013      	ands	r3, r2
 800aaba:	d008      	beq.n	800aace <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800aabc:	68bb      	ldr	r3, [r7, #8]
 800aabe:	785b      	ldrb	r3, [r3, #1]
 800aac0:	2210      	movs	r2, #16
 800aac2:	4393      	bics	r3, r2
 800aac4:	b2db      	uxtb	r3, r3
 800aac6:	330a      	adds	r3, #10
 800aac8:	b2da      	uxtb	r2, r3
 800aaca:	68bb      	ldr	r3, [r7, #8]
 800aacc:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 800aace:	687b      	ldr	r3, [r7, #4]
 800aad0:	2b00      	cmp	r3, #0
 800aad2:	d11c      	bne.n	800ab0e <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800aad4:	68bb      	ldr	r3, [r7, #8]
 800aad6:	78db      	ldrb	r3, [r3, #3]
 800aad8:	0018      	movs	r0, r3
 800aada:	f000 fb53 	bl	800b184 <RTC_ByteToBcd2>
 800aade:	0003      	movs	r3, r0
 800aae0:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800aae2:	68bb      	ldr	r3, [r7, #8]
 800aae4:	785b      	ldrb	r3, [r3, #1]
 800aae6:	0018      	movs	r0, r3
 800aae8:	f000 fb4c 	bl	800b184 <RTC_ByteToBcd2>
 800aaec:	0003      	movs	r3, r0
 800aaee:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800aaf0:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)  << RTC_DR_DU_Pos) | \
 800aaf2:	68bb      	ldr	r3, [r7, #8]
 800aaf4:	789b      	ldrb	r3, [r3, #2]
 800aaf6:	0018      	movs	r0, r3
 800aaf8:	f000 fb44 	bl	800b184 <RTC_ByteToBcd2>
 800aafc:	0003      	movs	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800aafe:	0022      	movs	r2, r4
 800ab00:	431a      	orrs	r2, r3
                 ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 800ab02:	68bb      	ldr	r3, [r7, #8]
 800ab04:	781b      	ldrb	r3, [r3, #0]
 800ab06:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800ab08:	4313      	orrs	r3, r2
 800ab0a:	617b      	str	r3, [r7, #20]
 800ab0c:	e00e      	b.n	800ab2c <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800ab0e:	68bb      	ldr	r3, [r7, #8]
 800ab10:	78db      	ldrb	r3, [r3, #3]
 800ab12:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 800ab14:	68bb      	ldr	r3, [r7, #8]
 800ab16:	785b      	ldrb	r3, [r3, #1]
 800ab18:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800ab1a:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos)| \
 800ab1c:	68ba      	ldr	r2, [r7, #8]
 800ab1e:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 800ab20:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800ab22:	68bb      	ldr	r3, [r7, #8]
 800ab24:	781b      	ldrb	r3, [r3, #0]
 800ab26:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800ab28:	4313      	orrs	r3, r2
 800ab2a:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800ab2c:	68fb      	ldr	r3, [r7, #12]
 800ab2e:	681b      	ldr	r3, [r3, #0]
 800ab30:	22ca      	movs	r2, #202	@ 0xca
 800ab32:	625a      	str	r2, [r3, #36]	@ 0x24
 800ab34:	68fb      	ldr	r3, [r7, #12]
 800ab36:	681b      	ldr	r3, [r3, #0]
 800ab38:	2253      	movs	r2, #83	@ 0x53
 800ab3a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800ab3c:	2513      	movs	r5, #19
 800ab3e:	197c      	adds	r4, r7, r5
 800ab40:	68fb      	ldr	r3, [r7, #12]
 800ab42:	0018      	movs	r0, r3
 800ab44:	f000 fa98 	bl	800b078 <RTC_EnterInitMode>
 800ab48:	0003      	movs	r3, r0
 800ab4a:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 800ab4c:	0028      	movs	r0, r5
 800ab4e:	183b      	adds	r3, r7, r0
 800ab50:	781b      	ldrb	r3, [r3, #0]
 800ab52:	2b00      	cmp	r3, #0
 800ab54:	d10c      	bne.n	800ab70 <HAL_RTC_SetDate+0xf0>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800ab56:	68fb      	ldr	r3, [r7, #12]
 800ab58:	681b      	ldr	r3, [r3, #0]
 800ab5a:	697a      	ldr	r2, [r7, #20]
 800ab5c:	4910      	ldr	r1, [pc, #64]	@ (800aba0 <HAL_RTC_SetDate+0x120>)
 800ab5e:	400a      	ands	r2, r1
 800ab60:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800ab62:	183c      	adds	r4, r7, r0
 800ab64:	68fb      	ldr	r3, [r7, #12]
 800ab66:	0018      	movs	r0, r3
 800ab68:	f000 fac8 	bl	800b0fc <RTC_ExitInitMode>
 800ab6c:	0003      	movs	r3, r0
 800ab6e:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800ab70:	68fb      	ldr	r3, [r7, #12]
 800ab72:	681b      	ldr	r3, [r3, #0]
 800ab74:	22ff      	movs	r2, #255	@ 0xff
 800ab76:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 800ab78:	2313      	movs	r3, #19
 800ab7a:	18fb      	adds	r3, r7, r3
 800ab7c:	781b      	ldrb	r3, [r3, #0]
 800ab7e:	2b00      	cmp	r3, #0
 800ab80:	d103      	bne.n	800ab8a <HAL_RTC_SetDate+0x10a>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800ab82:	68fb      	ldr	r3, [r7, #12]
 800ab84:	2229      	movs	r2, #41	@ 0x29
 800ab86:	2101      	movs	r1, #1
 800ab88:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800ab8a:	68fb      	ldr	r3, [r7, #12]
 800ab8c:	2228      	movs	r2, #40	@ 0x28
 800ab8e:	2100      	movs	r1, #0
 800ab90:	5499      	strb	r1, [r3, r2]

  return status;
 800ab92:	2313      	movs	r3, #19
 800ab94:	18fb      	adds	r3, r7, r3
 800ab96:	781b      	ldrb	r3, [r3, #0]
}
 800ab98:	0018      	movs	r0, r3
 800ab9a:	46bd      	mov	sp, r7
 800ab9c:	b006      	add	sp, #24
 800ab9e:	bdb0      	pop	{r4, r5, r7, pc}
 800aba0:	00ffff3f 	.word	0x00ffff3f

0800aba4 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 800aba4:	b590      	push	{r4, r7, lr}
 800aba6:	b089      	sub	sp, #36	@ 0x24
 800aba8:	af00      	add	r7, sp, #0
 800abaa:	60f8      	str	r0, [r7, #12]
 800abac:	60b9      	str	r1, [r7, #8]
 800abae:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800abb0:	68fb      	ldr	r3, [r7, #12]
 800abb2:	2228      	movs	r2, #40	@ 0x28
 800abb4:	5c9b      	ldrb	r3, [r3, r2]
 800abb6:	2b01      	cmp	r3, #1
 800abb8:	d101      	bne.n	800abbe <HAL_RTC_SetAlarm_IT+0x1a>
 800abba:	2302      	movs	r3, #2
 800abbc:	e127      	b.n	800ae0e <HAL_RTC_SetAlarm_IT+0x26a>
 800abbe:	68fb      	ldr	r3, [r7, #12]
 800abc0:	2228      	movs	r2, #40	@ 0x28
 800abc2:	2101      	movs	r1, #1
 800abc4:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800abc6:	68fb      	ldr	r3, [r7, #12]
 800abc8:	2229      	movs	r2, #41	@ 0x29
 800abca:	2102      	movs	r1, #2
 800abcc:	5499      	strb	r1, [r3, r2]

  if(Format == RTC_FORMAT_BIN)
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	2b00      	cmp	r3, #0
 800abd2:	d136      	bne.n	800ac42 <HAL_RTC_SetAlarm_IT+0x9e>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800abd4:	68fb      	ldr	r3, [r7, #12]
 800abd6:	681b      	ldr	r3, [r3, #0]
 800abd8:	699b      	ldr	r3, [r3, #24]
 800abda:	2240      	movs	r2, #64	@ 0x40
 800abdc:	4013      	ands	r3, r2
 800abde:	d102      	bne.n	800abe6 <HAL_RTC_SetAlarm_IT+0x42>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800abe0:	68bb      	ldr	r3, [r7, #8]
 800abe2:	2200      	movs	r2, #0
 800abe4:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800abe6:	68bb      	ldr	r3, [r7, #8]
 800abe8:	781b      	ldrb	r3, [r3, #0]
 800abea:	0018      	movs	r0, r3
 800abec:	f000 faca 	bl	800b184 <RTC_ByteToBcd2>
 800abf0:	0003      	movs	r3, r0
 800abf2:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800abf4:	68bb      	ldr	r3, [r7, #8]
 800abf6:	785b      	ldrb	r3, [r3, #1]
 800abf8:	0018      	movs	r0, r3
 800abfa:	f000 fac3 	bl	800b184 <RTC_ByteToBcd2>
 800abfe:	0003      	movs	r3, r0
 800ac00:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800ac02:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800ac04:	68bb      	ldr	r3, [r7, #8]
 800ac06:	789b      	ldrb	r3, [r3, #2]
 800ac08:	0018      	movs	r0, r3
 800ac0a:	f000 fabb 	bl	800b184 <RTC_ByteToBcd2>
 800ac0e:	0003      	movs	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800ac10:	0022      	movs	r2, r4
 800ac12:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800ac14:	68bb      	ldr	r3, [r7, #8]
 800ac16:	78db      	ldrb	r3, [r3, #3]
 800ac18:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800ac1a:	431a      	orrs	r2, r3
 800ac1c:	0014      	movs	r4, r2
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800ac1e:	68bb      	ldr	r3, [r7, #8]
 800ac20:	2220      	movs	r2, #32
 800ac22:	5c9b      	ldrb	r3, [r3, r2]
 800ac24:	0018      	movs	r0, r3
 800ac26:	f000 faad 	bl	800b184 <RTC_ByteToBcd2>
 800ac2a:	0003      	movs	r3, r0
 800ac2c:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800ac2e:	0022      	movs	r2, r4
 800ac30:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 800ac32:	68bb      	ldr	r3, [r7, #8]
 800ac34:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800ac36:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 800ac38:	68bb      	ldr	r3, [r7, #8]
 800ac3a:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800ac3c:	4313      	orrs	r3, r2
 800ac3e:	61fb      	str	r3, [r7, #28]
 800ac40:	e022      	b.n	800ac88 <HAL_RTC_SetAlarm_IT+0xe4>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800ac42:	68fb      	ldr	r3, [r7, #12]
 800ac44:	681b      	ldr	r3, [r3, #0]
 800ac46:	699b      	ldr	r3, [r3, #24]
 800ac48:	2240      	movs	r2, #64	@ 0x40
 800ac4a:	4013      	ands	r3, r2
 800ac4c:	d102      	bne.n	800ac54 <HAL_RTC_SetAlarm_IT+0xb0>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800ac4e:	68bb      	ldr	r3, [r7, #8]
 800ac50:	2200      	movs	r2, #0
 800ac52:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800ac54:	68bb      	ldr	r3, [r7, #8]
 800ac56:	781b      	ldrb	r3, [r3, #0]
 800ac58:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800ac5a:	68bb      	ldr	r3, [r7, #8]
 800ac5c:	785b      	ldrb	r3, [r3, #1]
 800ac5e:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800ac60:	4313      	orrs	r3, r2
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800ac62:	68ba      	ldr	r2, [r7, #8]
 800ac64:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800ac66:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800ac68:	68bb      	ldr	r3, [r7, #8]
 800ac6a:	78db      	ldrb	r3, [r3, #3]
 800ac6c:	059b      	lsls	r3, r3, #22
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800ac6e:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800ac70:	68bb      	ldr	r3, [r7, #8]
 800ac72:	2120      	movs	r1, #32
 800ac74:	5c5b      	ldrb	r3, [r3, r1]
 800ac76:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800ac78:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 800ac7a:	68bb      	ldr	r3, [r7, #8]
 800ac7c:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800ac7e:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 800ac80:	68bb      	ldr	r3, [r7, #8]
 800ac82:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800ac84:	4313      	orrs	r3, r2
 800ac86:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 800ac88:	68bb      	ldr	r3, [r7, #8]
 800ac8a:	685a      	ldr	r2, [r3, #4]
 800ac8c:	68bb      	ldr	r3, [r7, #8]
 800ac8e:	699b      	ldr	r3, [r3, #24]
 800ac90:	4313      	orrs	r3, r2
 800ac92:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800ac94:	68fb      	ldr	r3, [r7, #12]
 800ac96:	681b      	ldr	r3, [r3, #0]
 800ac98:	22ca      	movs	r2, #202	@ 0xca
 800ac9a:	625a      	str	r2, [r3, #36]	@ 0x24
 800ac9c:	68fb      	ldr	r3, [r7, #12]
 800ac9e:	681b      	ldr	r3, [r3, #0]
 800aca0:	2253      	movs	r2, #83	@ 0x53
 800aca2:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Configure the Alarm register */
  if(sAlarm->Alarm == RTC_ALARM_A)
 800aca4:	68bb      	ldr	r3, [r7, #8]
 800aca6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800aca8:	2380      	movs	r3, #128	@ 0x80
 800acaa:	005b      	lsls	r3, r3, #1
 800acac:	429a      	cmp	r2, r3
 800acae:	d14c      	bne.n	800ad4a <HAL_RTC_SetAlarm_IT+0x1a6>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 800acb0:	68fb      	ldr	r3, [r7, #12]
 800acb2:	681b      	ldr	r3, [r3, #0]
 800acb4:	699a      	ldr	r2, [r3, #24]
 800acb6:	68fb      	ldr	r3, [r7, #12]
 800acb8:	681b      	ldr	r3, [r3, #0]
 800acba:	4957      	ldr	r1, [pc, #348]	@ (800ae18 <HAL_RTC_SetAlarm_IT+0x274>)
 800acbc:	400a      	ands	r2, r1
 800acbe:	619a      	str	r2, [r3, #24]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 800acc0:	68fb      	ldr	r3, [r7, #12]
 800acc2:	681b      	ldr	r3, [r3, #0]
 800acc4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800acc6:	68fb      	ldr	r3, [r7, #12]
 800acc8:	681b      	ldr	r3, [r3, #0]
 800acca:	2101      	movs	r1, #1
 800accc:	430a      	orrs	r2, r1
 800acce:	65da      	str	r2, [r3, #92]	@ 0x5c

    tickstart = HAL_GetTick();
 800acd0:	f7fd fcba 	bl	8008648 <HAL_GetTick>
 800acd4:	0003      	movs	r3, r0
 800acd6:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 800acd8:	e016      	b.n	800ad08 <HAL_RTC_SetAlarm_IT+0x164>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800acda:	f7fd fcb5 	bl	8008648 <HAL_GetTick>
 800acde:	0002      	movs	r2, r0
 800ace0:	697b      	ldr	r3, [r7, #20]
 800ace2:	1ad2      	subs	r2, r2, r3
 800ace4:	23fa      	movs	r3, #250	@ 0xfa
 800ace6:	009b      	lsls	r3, r3, #2
 800ace8:	429a      	cmp	r2, r3
 800acea:	d90d      	bls.n	800ad08 <HAL_RTC_SetAlarm_IT+0x164>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800acec:	68fb      	ldr	r3, [r7, #12]
 800acee:	681b      	ldr	r3, [r3, #0]
 800acf0:	22ff      	movs	r2, #255	@ 0xff
 800acf2:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800acf4:	68fb      	ldr	r3, [r7, #12]
 800acf6:	2229      	movs	r2, #41	@ 0x29
 800acf8:	2103      	movs	r1, #3
 800acfa:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800acfc:	68fb      	ldr	r3, [r7, #12]
 800acfe:	2228      	movs	r2, #40	@ 0x28
 800ad00:	2100      	movs	r1, #0
 800ad02:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800ad04:	2303      	movs	r3, #3
 800ad06:	e082      	b.n	800ae0e <HAL_RTC_SetAlarm_IT+0x26a>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 800ad08:	68fb      	ldr	r3, [r7, #12]
 800ad0a:	681b      	ldr	r3, [r3, #0]
 800ad0c:	68db      	ldr	r3, [r3, #12]
 800ad0e:	2201      	movs	r2, #1
 800ad10:	4013      	ands	r3, r2
 800ad12:	d0e2      	beq.n	800acda <HAL_RTC_SetAlarm_IT+0x136>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 800ad14:	68fb      	ldr	r3, [r7, #12]
 800ad16:	681b      	ldr	r3, [r3, #0]
 800ad18:	69fa      	ldr	r2, [r7, #28]
 800ad1a:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 800ad1c:	68fb      	ldr	r3, [r7, #12]
 800ad1e:	681b      	ldr	r3, [r3, #0]
 800ad20:	69ba      	ldr	r2, [r7, #24]
 800ad22:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 800ad24:	68fb      	ldr	r3, [r7, #12]
 800ad26:	681b      	ldr	r3, [r3, #0]
 800ad28:	699a      	ldr	r2, [r3, #24]
 800ad2a:	68fb      	ldr	r3, [r7, #12]
 800ad2c:	681b      	ldr	r3, [r3, #0]
 800ad2e:	2180      	movs	r1, #128	@ 0x80
 800ad30:	0049      	lsls	r1, r1, #1
 800ad32:	430a      	orrs	r2, r1
 800ad34:	619a      	str	r2, [r3, #24]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc,RTC_IT_ALRA);
 800ad36:	68fb      	ldr	r3, [r7, #12]
 800ad38:	681b      	ldr	r3, [r3, #0]
 800ad3a:	699a      	ldr	r2, [r3, #24]
 800ad3c:	68fb      	ldr	r3, [r7, #12]
 800ad3e:	681b      	ldr	r3, [r3, #0]
 800ad40:	2180      	movs	r1, #128	@ 0x80
 800ad42:	0149      	lsls	r1, r1, #5
 800ad44:	430a      	orrs	r2, r1
 800ad46:	619a      	str	r2, [r3, #24]
 800ad48:	e04b      	b.n	800ade2 <HAL_RTC_SetAlarm_IT+0x23e>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 800ad4a:	68fb      	ldr	r3, [r7, #12]
 800ad4c:	681b      	ldr	r3, [r3, #0]
 800ad4e:	699a      	ldr	r2, [r3, #24]
 800ad50:	68fb      	ldr	r3, [r7, #12]
 800ad52:	681b      	ldr	r3, [r3, #0]
 800ad54:	4931      	ldr	r1, [pc, #196]	@ (800ae1c <HAL_RTC_SetAlarm_IT+0x278>)
 800ad56:	400a      	ands	r2, r1
 800ad58:	619a      	str	r2, [r3, #24]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_CLEAR_ALRBF);
 800ad5a:	68fb      	ldr	r3, [r7, #12]
 800ad5c:	681b      	ldr	r3, [r3, #0]
 800ad5e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800ad60:	68fb      	ldr	r3, [r7, #12]
 800ad62:	681b      	ldr	r3, [r3, #0]
 800ad64:	2102      	movs	r1, #2
 800ad66:	430a      	orrs	r2, r1
 800ad68:	65da      	str	r2, [r3, #92]	@ 0x5c

    tickstart = HAL_GetTick();
 800ad6a:	f7fd fc6d 	bl	8008648 <HAL_GetTick>
 800ad6e:	0003      	movs	r3, r0
 800ad70:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 800ad72:	e016      	b.n	800ada2 <HAL_RTC_SetAlarm_IT+0x1fe>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800ad74:	f7fd fc68 	bl	8008648 <HAL_GetTick>
 800ad78:	0002      	movs	r2, r0
 800ad7a:	697b      	ldr	r3, [r7, #20]
 800ad7c:	1ad2      	subs	r2, r2, r3
 800ad7e:	23fa      	movs	r3, #250	@ 0xfa
 800ad80:	009b      	lsls	r3, r3, #2
 800ad82:	429a      	cmp	r2, r3
 800ad84:	d90d      	bls.n	800ada2 <HAL_RTC_SetAlarm_IT+0x1fe>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800ad86:	68fb      	ldr	r3, [r7, #12]
 800ad88:	681b      	ldr	r3, [r3, #0]
 800ad8a:	22ff      	movs	r2, #255	@ 0xff
 800ad8c:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800ad8e:	68fb      	ldr	r3, [r7, #12]
 800ad90:	2229      	movs	r2, #41	@ 0x29
 800ad92:	2103      	movs	r1, #3
 800ad94:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800ad96:	68fb      	ldr	r3, [r7, #12]
 800ad98:	2228      	movs	r2, #40	@ 0x28
 800ad9a:	2100      	movs	r1, #0
 800ad9c:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800ad9e:	2303      	movs	r3, #3
 800ada0:	e035      	b.n	800ae0e <HAL_RTC_SetAlarm_IT+0x26a>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 800ada2:	68fb      	ldr	r3, [r7, #12]
 800ada4:	681b      	ldr	r3, [r3, #0]
 800ada6:	68db      	ldr	r3, [r3, #12]
 800ada8:	2202      	movs	r2, #2
 800adaa:	4013      	ands	r3, r2
 800adac:	d0e2      	beq.n	800ad74 <HAL_RTC_SetAlarm_IT+0x1d0>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 800adae:	68fb      	ldr	r3, [r7, #12]
 800adb0:	681b      	ldr	r3, [r3, #0]
 800adb2:	69fa      	ldr	r2, [r7, #28]
 800adb4:	649a      	str	r2, [r3, #72]	@ 0x48
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 800adb6:	68fb      	ldr	r3, [r7, #12]
 800adb8:	681b      	ldr	r3, [r3, #0]
 800adba:	69ba      	ldr	r2, [r7, #24]
 800adbc:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 800adbe:	68fb      	ldr	r3, [r7, #12]
 800adc0:	681b      	ldr	r3, [r3, #0]
 800adc2:	699a      	ldr	r2, [r3, #24]
 800adc4:	68fb      	ldr	r3, [r7, #12]
 800adc6:	681b      	ldr	r3, [r3, #0]
 800adc8:	2180      	movs	r1, #128	@ 0x80
 800adca:	0089      	lsls	r1, r1, #2
 800adcc:	430a      	orrs	r2, r1
 800adce:	619a      	str	r2, [r3, #24]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 800add0:	68fb      	ldr	r3, [r7, #12]
 800add2:	681b      	ldr	r3, [r3, #0]
 800add4:	699a      	ldr	r2, [r3, #24]
 800add6:	68fb      	ldr	r3, [r7, #12]
 800add8:	681b      	ldr	r3, [r3, #0]
 800adda:	2180      	movs	r1, #128	@ 0x80
 800addc:	0189      	lsls	r1, r1, #6
 800adde:	430a      	orrs	r2, r1
 800ade0:	619a      	str	r2, [r3, #24]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 800ade2:	4a0f      	ldr	r2, [pc, #60]	@ (800ae20 <HAL_RTC_SetAlarm_IT+0x27c>)
 800ade4:	2380      	movs	r3, #128	@ 0x80
 800ade6:	58d3      	ldr	r3, [r2, r3]
 800ade8:	490d      	ldr	r1, [pc, #52]	@ (800ae20 <HAL_RTC_SetAlarm_IT+0x27c>)
 800adea:	2280      	movs	r2, #128	@ 0x80
 800adec:	0312      	lsls	r2, r2, #12
 800adee:	4313      	orrs	r3, r2
 800adf0:	2280      	movs	r2, #128	@ 0x80
 800adf2:	508b      	str	r3, [r1, r2]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800adf4:	68fb      	ldr	r3, [r7, #12]
 800adf6:	681b      	ldr	r3, [r3, #0]
 800adf8:	22ff      	movs	r2, #255	@ 0xff
 800adfa:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800adfc:	68fb      	ldr	r3, [r7, #12]
 800adfe:	2229      	movs	r2, #41	@ 0x29
 800ae00:	2101      	movs	r1, #1
 800ae02:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800ae04:	68fb      	ldr	r3, [r7, #12]
 800ae06:	2228      	movs	r2, #40	@ 0x28
 800ae08:	2100      	movs	r1, #0
 800ae0a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800ae0c:	2300      	movs	r3, #0
}
 800ae0e:	0018      	movs	r0, r3
 800ae10:	46bd      	mov	sp, r7
 800ae12:	b009      	add	sp, #36	@ 0x24
 800ae14:	bd90      	pop	{r4, r7, pc}
 800ae16:	46c0      	nop			@ (mov r8, r8)
 800ae18:	fffffeff 	.word	0xfffffeff
 800ae1c:	fffffdff 	.word	0xfffffdff
 800ae20:	40021800 	.word	0x40021800

0800ae24 <HAL_RTC_GetAlarm>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Alarm, uint32_t Format)
{
 800ae24:	b580      	push	{r7, lr}
 800ae26:	b086      	sub	sp, #24
 800ae28:	af00      	add	r7, sp, #0
 800ae2a:	60f8      	str	r0, [r7, #12]
 800ae2c:	60b9      	str	r1, [r7, #8]
 800ae2e:	607a      	str	r2, [r7, #4]
 800ae30:	603b      	str	r3, [r7, #0]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_ALARM(Alarm));

  if(Alarm == RTC_ALARM_A)
 800ae32:	687a      	ldr	r2, [r7, #4]
 800ae34:	2380      	movs	r3, #128	@ 0x80
 800ae36:	005b      	lsls	r3, r3, #1
 800ae38:	429a      	cmp	r2, r3
 800ae3a:	d144      	bne.n	800aec6 <HAL_RTC_GetAlarm+0xa2>
  {
    /* AlarmA */
    sAlarm->Alarm = RTC_ALARM_A;
 800ae3c:	68bb      	ldr	r3, [r7, #8]
 800ae3e:	2280      	movs	r2, #128	@ 0x80
 800ae40:	0052      	lsls	r2, r2, #1
 800ae42:	625a      	str	r2, [r3, #36]	@ 0x24

    tmpreg = (uint32_t)(hrtc->Instance->ALRMAR);
 800ae44:	68fb      	ldr	r3, [r7, #12]
 800ae46:	681b      	ldr	r3, [r3, #0]
 800ae48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ae4a:	617b      	str	r3, [r7, #20]
    subsecondtmpreg = (uint32_t)((hrtc->Instance->ALRMASSR ) & RTC_ALRMASSR_SS);
 800ae4c:	68fb      	ldr	r3, [r7, #12]
 800ae4e:	681b      	ldr	r3, [r3, #0]
 800ae50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ae52:	045b      	lsls	r3, r3, #17
 800ae54:	0c5b      	lsrs	r3, r3, #17
 800ae56:	613b      	str	r3, [r7, #16]

    /* Fill the structure with the read parameters */
    sAlarm->AlarmTime.Hours = (uint8_t)((tmpreg & (RTC_ALRMAR_HT | RTC_ALRMAR_HU)) >> RTC_ALRMAR_HU_Pos);
 800ae58:	697b      	ldr	r3, [r7, #20]
 800ae5a:	0c1b      	lsrs	r3, r3, #16
 800ae5c:	b2db      	uxtb	r3, r3
 800ae5e:	223f      	movs	r2, #63	@ 0x3f
 800ae60:	4013      	ands	r3, r2
 800ae62:	b2da      	uxtb	r2, r3
 800ae64:	68bb      	ldr	r3, [r7, #8]
 800ae66:	701a      	strb	r2, [r3, #0]
    sAlarm->AlarmTime.Minutes = (uint8_t)((tmpreg & (RTC_ALRMAR_MNT | RTC_ALRMAR_MNU)) >> RTC_ALRMAR_MNU_Pos);
 800ae68:	697b      	ldr	r3, [r7, #20]
 800ae6a:	0a1b      	lsrs	r3, r3, #8
 800ae6c:	b2db      	uxtb	r3, r3
 800ae6e:	227f      	movs	r2, #127	@ 0x7f
 800ae70:	4013      	ands	r3, r2
 800ae72:	b2da      	uxtb	r2, r3
 800ae74:	68bb      	ldr	r3, [r7, #8]
 800ae76:	705a      	strb	r2, [r3, #1]
    sAlarm->AlarmTime.Seconds = (uint8_t)((tmpreg & (RTC_ALRMAR_ST | RTC_ALRMAR_SU)) >> RTC_ALRMAR_SU_Pos);
 800ae78:	697b      	ldr	r3, [r7, #20]
 800ae7a:	b2db      	uxtb	r3, r3
 800ae7c:	227f      	movs	r2, #127	@ 0x7f
 800ae7e:	4013      	ands	r3, r2
 800ae80:	b2da      	uxtb	r2, r3
 800ae82:	68bb      	ldr	r3, [r7, #8]
 800ae84:	709a      	strb	r2, [r3, #2]
    sAlarm->AlarmTime.TimeFormat = (uint8_t)((tmpreg & RTC_ALRMAR_PM) >> RTC_ALRMAR_PM_Pos);
 800ae86:	697b      	ldr	r3, [r7, #20]
 800ae88:	0d9b      	lsrs	r3, r3, #22
 800ae8a:	b2db      	uxtb	r3, r3
 800ae8c:	2201      	movs	r2, #1
 800ae8e:	4013      	ands	r3, r2
 800ae90:	b2da      	uxtb	r2, r3
 800ae92:	68bb      	ldr	r3, [r7, #8]
 800ae94:	70da      	strb	r2, [r3, #3]
    sAlarm->AlarmTime.SubSeconds = (uint32_t) subsecondtmpreg;
 800ae96:	68bb      	ldr	r3, [r7, #8]
 800ae98:	693a      	ldr	r2, [r7, #16]
 800ae9a:	605a      	str	r2, [r3, #4]
    sAlarm->AlarmDateWeekDay = (uint8_t)((tmpreg & (RTC_ALRMAR_DT | RTC_ALRMAR_DU)) >> RTC_ALRMAR_DU_Pos);
 800ae9c:	697b      	ldr	r3, [r7, #20]
 800ae9e:	0e1b      	lsrs	r3, r3, #24
 800aea0:	b2db      	uxtb	r3, r3
 800aea2:	223f      	movs	r2, #63	@ 0x3f
 800aea4:	4013      	ands	r3, r2
 800aea6:	b2d9      	uxtb	r1, r3
 800aea8:	68bb      	ldr	r3, [r7, #8]
 800aeaa:	2220      	movs	r2, #32
 800aeac:	5499      	strb	r1, [r3, r2]
    sAlarm->AlarmDateWeekDaySel = (uint32_t)(tmpreg & RTC_ALRMAR_WDSEL);
 800aeae:	697a      	ldr	r2, [r7, #20]
 800aeb0:	2380      	movs	r3, #128	@ 0x80
 800aeb2:	05db      	lsls	r3, r3, #23
 800aeb4:	401a      	ands	r2, r3
 800aeb6:	68bb      	ldr	r3, [r7, #8]
 800aeb8:	61da      	str	r2, [r3, #28]
    sAlarm->AlarmMask = (uint32_t)(tmpreg & RTC_ALARMMASK_ALL);
 800aeba:	697b      	ldr	r3, [r7, #20]
 800aebc:	4a3b      	ldr	r2, [pc, #236]	@ (800afac <HAL_RTC_GetAlarm+0x188>)
 800aebe:	401a      	ands	r2, r3
 800aec0:	68bb      	ldr	r3, [r7, #8]
 800aec2:	615a      	str	r2, [r3, #20]
 800aec4:	e043      	b.n	800af4e <HAL_RTC_GetAlarm+0x12a>
  }
  else
  {
    sAlarm->Alarm = RTC_ALARM_B;
 800aec6:	68bb      	ldr	r3, [r7, #8]
 800aec8:	2280      	movs	r2, #128	@ 0x80
 800aeca:	0092      	lsls	r2, r2, #2
 800aecc:	625a      	str	r2, [r3, #36]	@ 0x24

    tmpreg = (uint32_t)(hrtc->Instance->ALRMBR);
 800aece:	68fb      	ldr	r3, [r7, #12]
 800aed0:	681b      	ldr	r3, [r3, #0]
 800aed2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800aed4:	617b      	str	r3, [r7, #20]
    subsecondtmpreg = (uint32_t)((hrtc->Instance->ALRMBSSR) & RTC_ALRMBSSR_SS);
 800aed6:	68fb      	ldr	r3, [r7, #12]
 800aed8:	681b      	ldr	r3, [r3, #0]
 800aeda:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800aedc:	045b      	lsls	r3, r3, #17
 800aede:	0c5b      	lsrs	r3, r3, #17
 800aee0:	613b      	str	r3, [r7, #16]

    /* Fill the structure with the read parameters */
    sAlarm->AlarmTime.Hours = (uint8_t)((tmpreg & (RTC_ALRMBR_HT | RTC_ALRMBR_HU)) >> RTC_ALRMBR_HU_Pos);
 800aee2:	697b      	ldr	r3, [r7, #20]
 800aee4:	0c1b      	lsrs	r3, r3, #16
 800aee6:	b2db      	uxtb	r3, r3
 800aee8:	223f      	movs	r2, #63	@ 0x3f
 800aeea:	4013      	ands	r3, r2
 800aeec:	b2da      	uxtb	r2, r3
 800aeee:	68bb      	ldr	r3, [r7, #8]
 800aef0:	701a      	strb	r2, [r3, #0]
    sAlarm->AlarmTime.Minutes = (uint8_t)((tmpreg & (RTC_ALRMBR_MNT | RTC_ALRMBR_MNU)) >> RTC_ALRMBR_MNU_Pos);
 800aef2:	697b      	ldr	r3, [r7, #20]
 800aef4:	0a1b      	lsrs	r3, r3, #8
 800aef6:	b2db      	uxtb	r3, r3
 800aef8:	227f      	movs	r2, #127	@ 0x7f
 800aefa:	4013      	ands	r3, r2
 800aefc:	b2da      	uxtb	r2, r3
 800aefe:	68bb      	ldr	r3, [r7, #8]
 800af00:	705a      	strb	r2, [r3, #1]
    sAlarm->AlarmTime.Seconds = (uint8_t)((tmpreg & (RTC_ALRMBR_ST | RTC_ALRMBR_SU)) >> RTC_ALRMBR_SU_Pos);
 800af02:	697b      	ldr	r3, [r7, #20]
 800af04:	b2db      	uxtb	r3, r3
 800af06:	227f      	movs	r2, #127	@ 0x7f
 800af08:	4013      	ands	r3, r2
 800af0a:	b2da      	uxtb	r2, r3
 800af0c:	68bb      	ldr	r3, [r7, #8]
 800af0e:	709a      	strb	r2, [r3, #2]
    sAlarm->AlarmTime.TimeFormat = (uint8_t)((tmpreg & RTC_ALRMBR_PM) >> RTC_ALRMBR_PM_Pos);
 800af10:	697b      	ldr	r3, [r7, #20]
 800af12:	0d9b      	lsrs	r3, r3, #22
 800af14:	b2db      	uxtb	r3, r3
 800af16:	2201      	movs	r2, #1
 800af18:	4013      	ands	r3, r2
 800af1a:	b2da      	uxtb	r2, r3
 800af1c:	68bb      	ldr	r3, [r7, #8]
 800af1e:	70da      	strb	r2, [r3, #3]
    sAlarm->AlarmTime.SubSeconds = (uint32_t) subsecondtmpreg;
 800af20:	68bb      	ldr	r3, [r7, #8]
 800af22:	693a      	ldr	r2, [r7, #16]
 800af24:	605a      	str	r2, [r3, #4]
    sAlarm->AlarmDateWeekDay = (uint8_t)((tmpreg & (RTC_ALRMBR_DT | RTC_ALRMBR_DU)) >> RTC_ALRMBR_DU_Pos);
 800af26:	697b      	ldr	r3, [r7, #20]
 800af28:	0e1b      	lsrs	r3, r3, #24
 800af2a:	b2db      	uxtb	r3, r3
 800af2c:	223f      	movs	r2, #63	@ 0x3f
 800af2e:	4013      	ands	r3, r2
 800af30:	b2d9      	uxtb	r1, r3
 800af32:	68bb      	ldr	r3, [r7, #8]
 800af34:	2220      	movs	r2, #32
 800af36:	5499      	strb	r1, [r3, r2]
    sAlarm->AlarmDateWeekDaySel = (uint32_t)(tmpreg & RTC_ALRMBR_WDSEL);
 800af38:	697a      	ldr	r2, [r7, #20]
 800af3a:	2380      	movs	r3, #128	@ 0x80
 800af3c:	05db      	lsls	r3, r3, #23
 800af3e:	401a      	ands	r2, r3
 800af40:	68bb      	ldr	r3, [r7, #8]
 800af42:	61da      	str	r2, [r3, #28]
    sAlarm->AlarmMask = (uint32_t)(tmpreg & RTC_ALARMMASK_ALL);
 800af44:	697b      	ldr	r3, [r7, #20]
 800af46:	4a19      	ldr	r2, [pc, #100]	@ (800afac <HAL_RTC_GetAlarm+0x188>)
 800af48:	401a      	ands	r2, r3
 800af4a:	68bb      	ldr	r3, [r7, #8]
 800af4c:	615a      	str	r2, [r3, #20]
  }

  if(Format == RTC_FORMAT_BIN)
 800af4e:	683b      	ldr	r3, [r7, #0]
 800af50:	2b00      	cmp	r3, #0
 800af52:	d125      	bne.n	800afa0 <HAL_RTC_GetAlarm+0x17c>
  {
    sAlarm->AlarmTime.Hours = RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours);
 800af54:	68bb      	ldr	r3, [r7, #8]
 800af56:	781b      	ldrb	r3, [r3, #0]
 800af58:	0018      	movs	r0, r3
 800af5a:	f000 f93b 	bl	800b1d4 <RTC_Bcd2ToByte>
 800af5e:	0003      	movs	r3, r0
 800af60:	001a      	movs	r2, r3
 800af62:	68bb      	ldr	r3, [r7, #8]
 800af64:	701a      	strb	r2, [r3, #0]
    sAlarm->AlarmTime.Minutes = RTC_Bcd2ToByte(sAlarm->AlarmTime.Minutes);
 800af66:	68bb      	ldr	r3, [r7, #8]
 800af68:	785b      	ldrb	r3, [r3, #1]
 800af6a:	0018      	movs	r0, r3
 800af6c:	f000 f932 	bl	800b1d4 <RTC_Bcd2ToByte>
 800af70:	0003      	movs	r3, r0
 800af72:	001a      	movs	r2, r3
 800af74:	68bb      	ldr	r3, [r7, #8]
 800af76:	705a      	strb	r2, [r3, #1]
    sAlarm->AlarmTime.Seconds = RTC_Bcd2ToByte(sAlarm->AlarmTime.Seconds);
 800af78:	68bb      	ldr	r3, [r7, #8]
 800af7a:	789b      	ldrb	r3, [r3, #2]
 800af7c:	0018      	movs	r0, r3
 800af7e:	f000 f929 	bl	800b1d4 <RTC_Bcd2ToByte>
 800af82:	0003      	movs	r3, r0
 800af84:	001a      	movs	r2, r3
 800af86:	68bb      	ldr	r3, [r7, #8]
 800af88:	709a      	strb	r2, [r3, #2]
    sAlarm->AlarmDateWeekDay = RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay);
 800af8a:	68bb      	ldr	r3, [r7, #8]
 800af8c:	2220      	movs	r2, #32
 800af8e:	5c9b      	ldrb	r3, [r3, r2]
 800af90:	0018      	movs	r0, r3
 800af92:	f000 f91f 	bl	800b1d4 <RTC_Bcd2ToByte>
 800af96:	0003      	movs	r3, r0
 800af98:	0019      	movs	r1, r3
 800af9a:	68bb      	ldr	r3, [r7, #8]
 800af9c:	2220      	movs	r2, #32
 800af9e:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 800afa0:	2300      	movs	r3, #0
}
 800afa2:	0018      	movs	r0, r3
 800afa4:	46bd      	mov	sp, r7
 800afa6:	b006      	add	sp, #24
 800afa8:	bd80      	pop	{r7, pc}
 800afaa:	46c0      	nop			@ (mov r8, r8)
 800afac:	80808080 	.word	0x80808080

0800afb0 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef* hrtc)
{
 800afb0:	b580      	push	{r7, lr}
 800afb2:	b082      	sub	sp, #8
 800afb4:	af00      	add	r7, sp, #0
 800afb6:	6078      	str	r0, [r7, #4]
  /* Get the AlarmA interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 800afb8:	687b      	ldr	r3, [r7, #4]
 800afba:	681b      	ldr	r3, [r3, #0]
 800afbc:	699a      	ldr	r2, [r3, #24]
 800afbe:	2380      	movs	r3, #128	@ 0x80
 800afc0:	015b      	lsls	r3, r3, #5
 800afc2:	4013      	ands	r3, r2
 800afc4:	d011      	beq.n	800afea <HAL_RTC_AlarmIRQHandler+0x3a>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 800afc6:	687b      	ldr	r3, [r7, #4]
 800afc8:	681b      	ldr	r3, [r3, #0]
 800afca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800afcc:	2201      	movs	r2, #1
 800afce:	4013      	ands	r3, r2
 800afd0:	d00b      	beq.n	800afea <HAL_RTC_AlarmIRQHandler+0x3a>
    {
      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 800afd2:	687b      	ldr	r3, [r7, #4]
 800afd4:	681b      	ldr	r3, [r3, #0]
 800afd6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	681b      	ldr	r3, [r3, #0]
 800afdc:	2101      	movs	r1, #1
 800afde:	430a      	orrs	r2, r1
 800afe0:	65da      	str	r2, [r3, #92]	@ 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      /* Call Compare Match registered Callback */
      hrtc->AlarmAEventCallback(hrtc);
#else
      /* AlarmA callback */
      HAL_RTC_AlarmAEventCallback(hrtc);
 800afe2:	687b      	ldr	r3, [r7, #4]
 800afe4:	0018      	movs	r0, r3
 800afe6:	f7fb fd81 	bl	8006aec <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 800afea:	687b      	ldr	r3, [r7, #4]
 800afec:	681b      	ldr	r3, [r3, #0]
 800afee:	699a      	ldr	r2, [r3, #24]
 800aff0:	2380      	movs	r3, #128	@ 0x80
 800aff2:	019b      	lsls	r3, r3, #6
 800aff4:	4013      	ands	r3, r2
 800aff6:	d011      	beq.n	800b01c <HAL_RTC_AlarmIRQHandler+0x6c>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	681b      	ldr	r3, [r3, #0]
 800affc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800affe:	2202      	movs	r2, #2
 800b000:	4013      	ands	r3, r2
 800b002:	d00b      	beq.n	800b01c <HAL_RTC_AlarmIRQHandler+0x6c>
    {
      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_CLEAR_ALRBF);
 800b004:	687b      	ldr	r3, [r7, #4]
 800b006:	681b      	ldr	r3, [r3, #0]
 800b008:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800b00a:	687b      	ldr	r3, [r7, #4]
 800b00c:	681b      	ldr	r3, [r3, #0]
 800b00e:	2102      	movs	r1, #2
 800b010:	430a      	orrs	r2, r1
 800b012:	65da      	str	r2, [r3, #92]	@ 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      /* Call Compare Match registered Callback */
      hrtc->AlarmBEventCallback(hrtc);
#else
      /* AlarmB callback */
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	0018      	movs	r0, r3
 800b018:	f000 f9ba 	bl	800b390 <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	2229      	movs	r2, #41	@ 0x29
 800b020:	2101      	movs	r1, #1
 800b022:	5499      	strb	r1, [r3, r2]
}
 800b024:	46c0      	nop			@ (mov r8, r8)
 800b026:	46bd      	mov	sp, r7
 800b028:	b002      	add	sp, #8
 800b02a:	bd80      	pop	{r7, pc}

0800b02c <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 800b02c:	b580      	push	{r7, lr}
 800b02e:	b084      	sub	sp, #16
 800b030:	af00      	add	r7, sp, #0
 800b032:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	681b      	ldr	r3, [r3, #0]
 800b038:	4a0e      	ldr	r2, [pc, #56]	@ (800b074 <HAL_RTC_WaitForSynchro+0x48>)
 800b03a:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 800b03c:	f7fd fb04 	bl	8008648 <HAL_GetTick>
 800b040:	0003      	movs	r3, r0
 800b042:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 800b044:	e00a      	b.n	800b05c <HAL_RTC_WaitForSynchro+0x30>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800b046:	f7fd faff 	bl	8008648 <HAL_GetTick>
 800b04a:	0002      	movs	r2, r0
 800b04c:	68fb      	ldr	r3, [r7, #12]
 800b04e:	1ad2      	subs	r2, r2, r3
 800b050:	23fa      	movs	r3, #250	@ 0xfa
 800b052:	009b      	lsls	r3, r3, #2
 800b054:	429a      	cmp	r2, r3
 800b056:	d901      	bls.n	800b05c <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 800b058:	2303      	movs	r3, #3
 800b05a:	e006      	b.n	800b06a <HAL_RTC_WaitForSynchro+0x3e>
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 800b05c:	687b      	ldr	r3, [r7, #4]
 800b05e:	681b      	ldr	r3, [r3, #0]
 800b060:	68db      	ldr	r3, [r3, #12]
 800b062:	2220      	movs	r2, #32
 800b064:	4013      	ands	r3, r2
 800b066:	d0ee      	beq.n	800b046 <HAL_RTC_WaitForSynchro+0x1a>
    }
  }

  return HAL_OK;
 800b068:	2300      	movs	r3, #0
}
 800b06a:	0018      	movs	r0, r3
 800b06c:	46bd      	mov	sp, r7
 800b06e:	b004      	add	sp, #16
 800b070:	bd80      	pop	{r7, pc}
 800b072:	46c0      	nop			@ (mov r8, r8)
 800b074:	0001005f 	.word	0x0001005f

0800b078 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 800b078:	b580      	push	{r7, lr}
 800b07a:	b084      	sub	sp, #16
 800b07c:	af00      	add	r7, sp, #0
 800b07e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;  
 800b080:	230f      	movs	r3, #15
 800b082:	18fb      	adds	r3, r7, r3
 800b084:	2200      	movs	r2, #0
 800b086:	701a      	strb	r2, [r3, #0]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U)
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	681b      	ldr	r3, [r3, #0]
 800b08c:	68db      	ldr	r3, [r3, #12]
 800b08e:	2240      	movs	r2, #64	@ 0x40
 800b090:	4013      	ands	r3, r2
 800b092:	d12c      	bne.n	800b0ee <RTC_EnterInitMode+0x76>
  {
    /* Set the Initialization mode */
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	681b      	ldr	r3, [r3, #0]
 800b098:	68da      	ldr	r2, [r3, #12]
 800b09a:	687b      	ldr	r3, [r7, #4]
 800b09c:	681b      	ldr	r3, [r3, #0]
 800b09e:	2180      	movs	r1, #128	@ 0x80
 800b0a0:	430a      	orrs	r2, r1
 800b0a2:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 800b0a4:	f7fd fad0 	bl	8008648 <HAL_GetTick>
 800b0a8:	0003      	movs	r3, r0
 800b0aa:	60bb      	str	r3, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800b0ac:	e014      	b.n	800b0d8 <RTC_EnterInitMode+0x60>
    {
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 800b0ae:	f7fd facb 	bl	8008648 <HAL_GetTick>
 800b0b2:	0002      	movs	r2, r0
 800b0b4:	68bb      	ldr	r3, [r7, #8]
 800b0b6:	1ad2      	subs	r2, r2, r3
 800b0b8:	200f      	movs	r0, #15
 800b0ba:	183b      	adds	r3, r7, r0
 800b0bc:	1839      	adds	r1, r7, r0
 800b0be:	7809      	ldrb	r1, [r1, #0]
 800b0c0:	7019      	strb	r1, [r3, #0]
 800b0c2:	23fa      	movs	r3, #250	@ 0xfa
 800b0c4:	009b      	lsls	r3, r3, #2
 800b0c6:	429a      	cmp	r2, r3
 800b0c8:	d906      	bls.n	800b0d8 <RTC_EnterInitMode+0x60>
      {
        status = HAL_TIMEOUT;
 800b0ca:	183b      	adds	r3, r7, r0
 800b0cc:	2203      	movs	r2, #3
 800b0ce:	701a      	strb	r2, [r3, #0]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800b0d0:	687b      	ldr	r3, [r7, #4]
 800b0d2:	2229      	movs	r2, #41	@ 0x29
 800b0d4:	2103      	movs	r1, #3
 800b0d6:	5499      	strb	r1, [r3, r2]
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	681b      	ldr	r3, [r3, #0]
 800b0dc:	68db      	ldr	r3, [r3, #12]
 800b0de:	2240      	movs	r2, #64	@ 0x40
 800b0e0:	4013      	ands	r3, r2
 800b0e2:	d104      	bne.n	800b0ee <RTC_EnterInitMode+0x76>
 800b0e4:	230f      	movs	r3, #15
 800b0e6:	18fb      	adds	r3, r7, r3
 800b0e8:	781b      	ldrb	r3, [r3, #0]
 800b0ea:	2b03      	cmp	r3, #3
 800b0ec:	d1df      	bne.n	800b0ae <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 800b0ee:	230f      	movs	r3, #15
 800b0f0:	18fb      	adds	r3, r7, r3
 800b0f2:	781b      	ldrb	r3, [r3, #0]
}
 800b0f4:	0018      	movs	r0, r3
 800b0f6:	46bd      	mov	sp, r7
 800b0f8:	b004      	add	sp, #16
 800b0fa:	bd80      	pop	{r7, pc}

0800b0fc <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800b0fc:	b590      	push	{r4, r7, lr}
 800b0fe:	b085      	sub	sp, #20
 800b100:	af00      	add	r7, sp, #0
 800b102:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b104:	240f      	movs	r4, #15
 800b106:	193b      	adds	r3, r7, r4
 800b108:	2200      	movs	r2, #0
 800b10a:	701a      	strb	r2, [r3, #0]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 800b10c:	4b1c      	ldr	r3, [pc, #112]	@ (800b180 <RTC_ExitInitMode+0x84>)
 800b10e:	68da      	ldr	r2, [r3, #12]
 800b110:	4b1b      	ldr	r3, [pc, #108]	@ (800b180 <RTC_ExitInitMode+0x84>)
 800b112:	2180      	movs	r1, #128	@ 0x80
 800b114:	438a      	bics	r2, r1
 800b116:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 800b118:	4b19      	ldr	r3, [pc, #100]	@ (800b180 <RTC_ExitInitMode+0x84>)
 800b11a:	699b      	ldr	r3, [r3, #24]
 800b11c:	2220      	movs	r2, #32
 800b11e:	4013      	ands	r3, r2
 800b120:	d10d      	bne.n	800b13e <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800b122:	687b      	ldr	r3, [r7, #4]
 800b124:	0018      	movs	r0, r3
 800b126:	f7ff ff81 	bl	800b02c <HAL_RTC_WaitForSynchro>
 800b12a:	1e03      	subs	r3, r0, #0
 800b12c:	d021      	beq.n	800b172 <RTC_ExitInitMode+0x76>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800b12e:	687b      	ldr	r3, [r7, #4]
 800b130:	2229      	movs	r2, #41	@ 0x29
 800b132:	2103      	movs	r1, #3
 800b134:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 800b136:	193b      	adds	r3, r7, r4
 800b138:	2203      	movs	r2, #3
 800b13a:	701a      	strb	r2, [r3, #0]
 800b13c:	e019      	b.n	800b172 <RTC_ExitInitMode+0x76>
  }
  else /* WA 2.7.1 Calendar initialization may fail in case of consecutive INIT mode entry.
          Please look at STM32G0 Errata sheet on the internet for details. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800b13e:	4b10      	ldr	r3, [pc, #64]	@ (800b180 <RTC_ExitInitMode+0x84>)
 800b140:	699a      	ldr	r2, [r3, #24]
 800b142:	4b0f      	ldr	r3, [pc, #60]	@ (800b180 <RTC_ExitInitMode+0x84>)
 800b144:	2120      	movs	r1, #32
 800b146:	438a      	bics	r2, r1
 800b148:	619a      	str	r2, [r3, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	0018      	movs	r0, r3
 800b14e:	f7ff ff6d 	bl	800b02c <HAL_RTC_WaitForSynchro>
 800b152:	1e03      	subs	r3, r0, #0
 800b154:	d007      	beq.n	800b166 <RTC_ExitInitMode+0x6a>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800b156:	687b      	ldr	r3, [r7, #4]
 800b158:	2229      	movs	r2, #41	@ 0x29
 800b15a:	2103      	movs	r1, #3
 800b15c:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 800b15e:	230f      	movs	r3, #15
 800b160:	18fb      	adds	r3, r7, r3
 800b162:	2203      	movs	r2, #3
 800b164:	701a      	strb	r2, [r3, #0]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800b166:	4b06      	ldr	r3, [pc, #24]	@ (800b180 <RTC_ExitInitMode+0x84>)
 800b168:	699a      	ldr	r2, [r3, #24]
 800b16a:	4b05      	ldr	r3, [pc, #20]	@ (800b180 <RTC_ExitInitMode+0x84>)
 800b16c:	2120      	movs	r1, #32
 800b16e:	430a      	orrs	r2, r1
 800b170:	619a      	str	r2, [r3, #24]
  }

  return status;
 800b172:	230f      	movs	r3, #15
 800b174:	18fb      	adds	r3, r7, r3
 800b176:	781b      	ldrb	r3, [r3, #0]
}
 800b178:	0018      	movs	r0, r3
 800b17a:	46bd      	mov	sp, r7
 800b17c:	b005      	add	sp, #20
 800b17e:	bd90      	pop	{r4, r7, pc}
 800b180:	40002800 	.word	0x40002800

0800b184 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800b184:	b580      	push	{r7, lr}
 800b186:	b084      	sub	sp, #16
 800b188:	af00      	add	r7, sp, #0
 800b18a:	0002      	movs	r2, r0
 800b18c:	1dfb      	adds	r3, r7, #7
 800b18e:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 800b190:	2300      	movs	r3, #0
 800b192:	60fb      	str	r3, [r7, #12]
  uint8_t Param = Value;
 800b194:	230b      	movs	r3, #11
 800b196:	18fb      	adds	r3, r7, r3
 800b198:	1dfa      	adds	r2, r7, #7
 800b19a:	7812      	ldrb	r2, [r2, #0]
 800b19c:	701a      	strb	r2, [r3, #0]

  while(Param >= 10U)
 800b19e:	e008      	b.n	800b1b2 <RTC_ByteToBcd2+0x2e>
  {
    bcdhigh++;
 800b1a0:	68fb      	ldr	r3, [r7, #12]
 800b1a2:	3301      	adds	r3, #1
 800b1a4:	60fb      	str	r3, [r7, #12]
    Param -= 10U;
 800b1a6:	220b      	movs	r2, #11
 800b1a8:	18bb      	adds	r3, r7, r2
 800b1aa:	18ba      	adds	r2, r7, r2
 800b1ac:	7812      	ldrb	r2, [r2, #0]
 800b1ae:	3a0a      	subs	r2, #10
 800b1b0:	701a      	strb	r2, [r3, #0]
  while(Param >= 10U)
 800b1b2:	210b      	movs	r1, #11
 800b1b4:	187b      	adds	r3, r7, r1
 800b1b6:	781b      	ldrb	r3, [r3, #0]
 800b1b8:	2b09      	cmp	r3, #9
 800b1ba:	d8f1      	bhi.n	800b1a0 <RTC_ByteToBcd2+0x1c>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Param);
 800b1bc:	68fb      	ldr	r3, [r7, #12]
 800b1be:	b2db      	uxtb	r3, r3
 800b1c0:	011b      	lsls	r3, r3, #4
 800b1c2:	b2da      	uxtb	r2, r3
 800b1c4:	187b      	adds	r3, r7, r1
 800b1c6:	781b      	ldrb	r3, [r3, #0]
 800b1c8:	4313      	orrs	r3, r2
 800b1ca:	b2db      	uxtb	r3, r3
}
 800b1cc:	0018      	movs	r0, r3
 800b1ce:	46bd      	mov	sp, r7
 800b1d0:	b004      	add	sp, #16
 800b1d2:	bd80      	pop	{r7, pc}

0800b1d4 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 800b1d4:	b580      	push	{r7, lr}
 800b1d6:	b084      	sub	sp, #16
 800b1d8:	af00      	add	r7, sp, #0
 800b1da:	0002      	movs	r2, r0
 800b1dc:	1dfb      	adds	r3, r7, #7
 800b1de:	701a      	strb	r2, [r3, #0]
  uint32_t tmp;
  tmp = (((uint32_t)Value & 0xF0U) >> 4U) * 10U;
 800b1e0:	1dfb      	adds	r3, r7, #7
 800b1e2:	781b      	ldrb	r3, [r3, #0]
 800b1e4:	091b      	lsrs	r3, r3, #4
 800b1e6:	b2db      	uxtb	r3, r3
 800b1e8:	001a      	movs	r2, r3
 800b1ea:	0013      	movs	r3, r2
 800b1ec:	009b      	lsls	r3, r3, #2
 800b1ee:	189b      	adds	r3, r3, r2
 800b1f0:	005b      	lsls	r3, r3, #1
 800b1f2:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tmp + ((uint32_t)Value & 0x0FU));
 800b1f4:	68fb      	ldr	r3, [r7, #12]
 800b1f6:	b2da      	uxtb	r2, r3
 800b1f8:	1dfb      	adds	r3, r7, #7
 800b1fa:	781b      	ldrb	r3, [r3, #0]
 800b1fc:	210f      	movs	r1, #15
 800b1fe:	400b      	ands	r3, r1
 800b200:	b2db      	uxtb	r3, r3
 800b202:	18d3      	adds	r3, r2, r3
 800b204:	b2db      	uxtb	r3, r3
}
 800b206:	0018      	movs	r0, r3
 800b208:	46bd      	mov	sp, r7
 800b20a:	b004      	add	sp, #16
 800b20c:	bd80      	pop	{r7, pc}
	...

0800b210 <HAL_RTCEx_SetWakeUpTimer_IT>:
  * @param  WakeUpCounter Wake up counter
  * @param  WakeUpClock Wake up clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 800b210:	b580      	push	{r7, lr}
 800b212:	b086      	sub	sp, #24
 800b214:	af00      	add	r7, sp, #0
 800b216:	60f8      	str	r0, [r7, #12]
 800b218:	60b9      	str	r1, [r7, #8]
 800b21a:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800b21c:	68fb      	ldr	r3, [r7, #12]
 800b21e:	2228      	movs	r2, #40	@ 0x28
 800b220:	5c9b      	ldrb	r3, [r3, r2]
 800b222:	2b01      	cmp	r3, #1
 800b224:	d101      	bne.n	800b22a <HAL_RTCEx_SetWakeUpTimer_IT+0x1a>
 800b226:	2302      	movs	r3, #2
 800b228:	e082      	b.n	800b330 <HAL_RTCEx_SetWakeUpTimer_IT+0x120>
 800b22a:	68fb      	ldr	r3, [r7, #12]
 800b22c:	2228      	movs	r2, #40	@ 0x28
 800b22e:	2101      	movs	r1, #1
 800b230:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800b232:	68fb      	ldr	r3, [r7, #12]
 800b234:	2229      	movs	r2, #41	@ 0x29
 800b236:	2102      	movs	r1, #2
 800b238:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800b23a:	68fb      	ldr	r3, [r7, #12]
 800b23c:	681b      	ldr	r3, [r3, #0]
 800b23e:	22ca      	movs	r2, #202	@ 0xca
 800b240:	625a      	str	r2, [r3, #36]	@ 0x24
 800b242:	68fb      	ldr	r3, [r7, #12]
 800b244:	681b      	ldr	r3, [r3, #0]
 800b246:	2253      	movs	r2, #83	@ 0x53
 800b248:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Disable the Wake-Up timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 800b24a:	68fb      	ldr	r3, [r7, #12]
 800b24c:	681b      	ldr	r3, [r3, #0]
 800b24e:	699a      	ldr	r2, [r3, #24]
 800b250:	68fb      	ldr	r3, [r7, #12]
 800b252:	681b      	ldr	r3, [r3, #0]
 800b254:	4938      	ldr	r1, [pc, #224]	@ (800b338 <HAL_RTCEx_SetWakeUpTimer_IT+0x128>)
 800b256:	400a      	ands	r2, r1
 800b258:	619a      	str	r2, [r3, #24]

  /* Clear flag Wake-Up */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 800b25a:	68fb      	ldr	r3, [r7, #12]
 800b25c:	681b      	ldr	r3, [r3, #0]
 800b25e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800b260:	68fb      	ldr	r3, [r7, #12]
 800b262:	681b      	ldr	r3, [r3, #0]
 800b264:	2104      	movs	r1, #4
 800b266:	430a      	orrs	r2, r1
 800b268:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Poll WUTWF until it is set in RTC_ICSR to make sure the access to wakeup autoreload
     counter and to WUCKSEL[2:0] bits is allowed. This step must be skipped in
     calendar initialization mode. */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 800b26a:	4b34      	ldr	r3, [pc, #208]	@ (800b33c <HAL_RTCEx_SetWakeUpTimer_IT+0x12c>)
 800b26c:	68db      	ldr	r3, [r3, #12]
 800b26e:	2240      	movs	r2, #64	@ 0x40
 800b270:	4013      	ands	r3, r2
 800b272:	d121      	bne.n	800b2b8 <HAL_RTCEx_SetWakeUpTimer_IT+0xa8>
  {
    tickstart = HAL_GetTick();
 800b274:	f7fd f9e8 	bl	8008648 <HAL_GetTick>
 800b278:	0003      	movs	r3, r0
 800b27a:	617b      	str	r3, [r7, #20]
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 800b27c:	e016      	b.n	800b2ac <HAL_RTCEx_SetWakeUpTimer_IT+0x9c>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800b27e:	f7fd f9e3 	bl	8008648 <HAL_GetTick>
 800b282:	0002      	movs	r2, r0
 800b284:	697b      	ldr	r3, [r7, #20]
 800b286:	1ad2      	subs	r2, r2, r3
 800b288:	23fa      	movs	r3, #250	@ 0xfa
 800b28a:	009b      	lsls	r3, r3, #2
 800b28c:	429a      	cmp	r2, r3
 800b28e:	d90d      	bls.n	800b2ac <HAL_RTCEx_SetWakeUpTimer_IT+0x9c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b290:	68fb      	ldr	r3, [r7, #12]
 800b292:	681b      	ldr	r3, [r3, #0]
 800b294:	22ff      	movs	r2, #255	@ 0xff
 800b296:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800b298:	68fb      	ldr	r3, [r7, #12]
 800b29a:	2229      	movs	r2, #41	@ 0x29
 800b29c:	2103      	movs	r1, #3
 800b29e:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800b2a0:	68fb      	ldr	r3, [r7, #12]
 800b2a2:	2228      	movs	r2, #40	@ 0x28
 800b2a4:	2100      	movs	r1, #0
 800b2a6:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800b2a8:	2303      	movs	r3, #3
 800b2aa:	e041      	b.n	800b330 <HAL_RTCEx_SetWakeUpTimer_IT+0x120>
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 800b2ac:	68fb      	ldr	r3, [r7, #12]
 800b2ae:	681b      	ldr	r3, [r3, #0]
 800b2b0:	68db      	ldr	r3, [r3, #12]
 800b2b2:	2204      	movs	r2, #4
 800b2b4:	4013      	ands	r3, r2
 800b2b6:	d0e2      	beq.n	800b27e <HAL_RTCEx_SetWakeUpTimer_IT+0x6e>
      }
    }
  }

  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 800b2b8:	68fb      	ldr	r3, [r7, #12]
 800b2ba:	681b      	ldr	r3, [r3, #0]
 800b2bc:	68ba      	ldr	r2, [r7, #8]
 800b2be:	615a      	str	r2, [r3, #20]

  /* Clear the Wakeup Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 800b2c0:	68fb      	ldr	r3, [r7, #12]
 800b2c2:	681b      	ldr	r3, [r3, #0]
 800b2c4:	699a      	ldr	r2, [r3, #24]
 800b2c6:	68fb      	ldr	r3, [r7, #12]
 800b2c8:	681b      	ldr	r3, [r3, #0]
 800b2ca:	2107      	movs	r1, #7
 800b2cc:	438a      	bics	r2, r1
 800b2ce:	619a      	str	r2, [r3, #24]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 800b2d0:	68fb      	ldr	r3, [r7, #12]
 800b2d2:	681b      	ldr	r3, [r3, #0]
 800b2d4:	6999      	ldr	r1, [r3, #24]
 800b2d6:	68fb      	ldr	r3, [r7, #12]
 800b2d8:	681b      	ldr	r3, [r3, #0]
 800b2da:	687a      	ldr	r2, [r7, #4]
 800b2dc:	430a      	orrs	r2, r1
 800b2de:	619a      	str	r2, [r3, #24]

  /* RTC WakeUpTimer Interrupt Configuration: EXTI configuration */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 800b2e0:	4a17      	ldr	r2, [pc, #92]	@ (800b340 <HAL_RTCEx_SetWakeUpTimer_IT+0x130>)
 800b2e2:	2380      	movs	r3, #128	@ 0x80
 800b2e4:	58d3      	ldr	r3, [r2, r3]
 800b2e6:	4916      	ldr	r1, [pc, #88]	@ (800b340 <HAL_RTCEx_SetWakeUpTimer_IT+0x130>)
 800b2e8:	2280      	movs	r2, #128	@ 0x80
 800b2ea:	0312      	lsls	r2, r2, #12
 800b2ec:	4313      	orrs	r3, r2
 800b2ee:	2280      	movs	r2, #128	@ 0x80
 800b2f0:	508b      	str	r3, [r1, r2]

  /* Configure the Interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc,RTC_IT_WUT);
 800b2f2:	68fb      	ldr	r3, [r7, #12]
 800b2f4:	681b      	ldr	r3, [r3, #0]
 800b2f6:	699a      	ldr	r2, [r3, #24]
 800b2f8:	68fb      	ldr	r3, [r7, #12]
 800b2fa:	681b      	ldr	r3, [r3, #0]
 800b2fc:	2180      	movs	r1, #128	@ 0x80
 800b2fe:	01c9      	lsls	r1, r1, #7
 800b300:	430a      	orrs	r2, r1
 800b302:	619a      	str	r2, [r3, #24]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 800b304:	68fb      	ldr	r3, [r7, #12]
 800b306:	681b      	ldr	r3, [r3, #0]
 800b308:	699a      	ldr	r2, [r3, #24]
 800b30a:	68fb      	ldr	r3, [r7, #12]
 800b30c:	681b      	ldr	r3, [r3, #0]
 800b30e:	2180      	movs	r1, #128	@ 0x80
 800b310:	00c9      	lsls	r1, r1, #3
 800b312:	430a      	orrs	r2, r1
 800b314:	619a      	str	r2, [r3, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b316:	68fb      	ldr	r3, [r7, #12]
 800b318:	681b      	ldr	r3, [r3, #0]
 800b31a:	22ff      	movs	r2, #255	@ 0xff
 800b31c:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800b31e:	68fb      	ldr	r3, [r7, #12]
 800b320:	2229      	movs	r2, #41	@ 0x29
 800b322:	2101      	movs	r1, #1
 800b324:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800b326:	68fb      	ldr	r3, [r7, #12]
 800b328:	2228      	movs	r2, #40	@ 0x28
 800b32a:	2100      	movs	r1, #0
 800b32c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800b32e:	2300      	movs	r3, #0
}
 800b330:	0018      	movs	r0, r3
 800b332:	46bd      	mov	sp, r7
 800b334:	b006      	add	sp, #24
 800b336:	bd80      	pop	{r7, pc}
 800b338:	fffffbff 	.word	0xfffffbff
 800b33c:	40002800 	.word	0x40002800
 800b340:	40021800 	.word	0x40021800

0800b344 <HAL_RTCEx_WakeUpTimerIRQHandler>:
  * @brief  Handle Wake Up Timer interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTCEx_WakeUpTimerIRQHandler(RTC_HandleTypeDef *hrtc)
{
 800b344:	b580      	push	{r7, lr}
 800b346:	b082      	sub	sp, #8
 800b348:	af00      	add	r7, sp, #0
 800b34a:	6078      	str	r0, [r7, #4]
    /* Get the pending status of the WAKEUPTIMER Interrupt */
    if(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTF) != 0U)
 800b34c:	687b      	ldr	r3, [r7, #4]
 800b34e:	681b      	ldr	r3, [r3, #0]
 800b350:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b352:	2204      	movs	r2, #4
 800b354:	4013      	ands	r3, r2
 800b356:	d00b      	beq.n	800b370 <HAL_RTCEx_WakeUpTimerIRQHandler+0x2c>
    {
      /* Clear the WAKEUPTIMER interrupt pending bit */
      __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 800b358:	687b      	ldr	r3, [r7, #4]
 800b35a:	681b      	ldr	r3, [r3, #0]
 800b35c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800b35e:	687b      	ldr	r3, [r7, #4]
 800b360:	681b      	ldr	r3, [r3, #0]
 800b362:	2104      	movs	r1, #4
 800b364:	430a      	orrs	r2, r1
 800b366:	65da      	str	r2, [r3, #92]	@ 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      /* Call WakeUpTimerEvent registered Callback */
      hrtc->WakeUpTimerEventCallback(hrtc);
#else
      /* WAKEUPTIMER callback */
      HAL_RTCEx_WakeUpTimerEventCallback(hrtc);
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	0018      	movs	r0, r3
 800b36c:	f000 f808 	bl	800b380 <HAL_RTCEx_WakeUpTimerEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800b370:	687b      	ldr	r3, [r7, #4]
 800b372:	2229      	movs	r2, #41	@ 0x29
 800b374:	2101      	movs	r1, #1
 800b376:	5499      	strb	r1, [r3, r2]
}
 800b378:	46c0      	nop			@ (mov r8, r8)
 800b37a:	46bd      	mov	sp, r7
 800b37c:	b002      	add	sp, #8
 800b37e:	bd80      	pop	{r7, pc}

0800b380 <HAL_RTCEx_WakeUpTimerEventCallback>:
  * @brief  Wake Up Timer callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_WakeUpTimerEventCallback(RTC_HandleTypeDef *hrtc)
{
 800b380:	b580      	push	{r7, lr}
 800b382:	b082      	sub	sp, #8
 800b384:	af00      	add	r7, sp, #0
 800b386:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_WakeUpTimerEventCallback could be implemented in the user file
   */
}
 800b388:	46c0      	nop			@ (mov r8, r8)
 800b38a:	46bd      	mov	sp, r7
 800b38c:	b002      	add	sp, #8
 800b38e:	bd80      	pop	{r7, pc}

0800b390 <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 800b390:	b580      	push	{r7, lr}
 800b392:	b082      	sub	sp, #8
 800b394:	af00      	add	r7, sp, #0
 800b396:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 800b398:	46c0      	nop			@ (mov r8, r8)
 800b39a:	46bd      	mov	sp, r7
 800b39c:	b002      	add	sp, #8
 800b39e:	bd80      	pop	{r7, pc}

0800b3a0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800b3a0:	b580      	push	{r7, lr}
 800b3a2:	b084      	sub	sp, #16
 800b3a4:	af00      	add	r7, sp, #0
 800b3a6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800b3a8:	687b      	ldr	r3, [r7, #4]
 800b3aa:	2b00      	cmp	r3, #0
 800b3ac:	d101      	bne.n	800b3b2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800b3ae:	2301      	movs	r3, #1
 800b3b0:	e0a8      	b.n	800b504 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800b3b2:	687b      	ldr	r3, [r7, #4]
 800b3b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b3b6:	2b00      	cmp	r3, #0
 800b3b8:	d109      	bne.n	800b3ce <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800b3ba:	687b      	ldr	r3, [r7, #4]
 800b3bc:	685a      	ldr	r2, [r3, #4]
 800b3be:	2382      	movs	r3, #130	@ 0x82
 800b3c0:	005b      	lsls	r3, r3, #1
 800b3c2:	429a      	cmp	r2, r3
 800b3c4:	d009      	beq.n	800b3da <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800b3c6:	687b      	ldr	r3, [r7, #4]
 800b3c8:	2200      	movs	r2, #0
 800b3ca:	61da      	str	r2, [r3, #28]
 800b3cc:	e005      	b.n	800b3da <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800b3ce:	687b      	ldr	r3, [r7, #4]
 800b3d0:	2200      	movs	r2, #0
 800b3d2:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800b3d4:	687b      	ldr	r3, [r7, #4]
 800b3d6:	2200      	movs	r2, #0
 800b3d8:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b3da:	687b      	ldr	r3, [r7, #4]
 800b3dc:	2200      	movs	r2, #0
 800b3de:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	225d      	movs	r2, #93	@ 0x5d
 800b3e4:	5c9b      	ldrb	r3, [r3, r2]
 800b3e6:	b2db      	uxtb	r3, r3
 800b3e8:	2b00      	cmp	r3, #0
 800b3ea:	d107      	bne.n	800b3fc <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800b3ec:	687b      	ldr	r3, [r7, #4]
 800b3ee:	225c      	movs	r2, #92	@ 0x5c
 800b3f0:	2100      	movs	r1, #0
 800b3f2:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	0018      	movs	r0, r3
 800b3f8:	f7fc f8ba 	bl	8007570 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	225d      	movs	r2, #93	@ 0x5d
 800b400:	2102      	movs	r1, #2
 800b402:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800b404:	687b      	ldr	r3, [r7, #4]
 800b406:	681b      	ldr	r3, [r3, #0]
 800b408:	681a      	ldr	r2, [r3, #0]
 800b40a:	687b      	ldr	r3, [r7, #4]
 800b40c:	681b      	ldr	r3, [r3, #0]
 800b40e:	2140      	movs	r1, #64	@ 0x40
 800b410:	438a      	bics	r2, r1
 800b412:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b414:	687b      	ldr	r3, [r7, #4]
 800b416:	68da      	ldr	r2, [r3, #12]
 800b418:	23e0      	movs	r3, #224	@ 0xe0
 800b41a:	00db      	lsls	r3, r3, #3
 800b41c:	429a      	cmp	r2, r3
 800b41e:	d902      	bls.n	800b426 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800b420:	2300      	movs	r3, #0
 800b422:	60fb      	str	r3, [r7, #12]
 800b424:	e002      	b.n	800b42c <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800b426:	2380      	movs	r3, #128	@ 0x80
 800b428:	015b      	lsls	r3, r3, #5
 800b42a:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800b42c:	687b      	ldr	r3, [r7, #4]
 800b42e:	68da      	ldr	r2, [r3, #12]
 800b430:	23f0      	movs	r3, #240	@ 0xf0
 800b432:	011b      	lsls	r3, r3, #4
 800b434:	429a      	cmp	r2, r3
 800b436:	d008      	beq.n	800b44a <HAL_SPI_Init+0xaa>
 800b438:	687b      	ldr	r3, [r7, #4]
 800b43a:	68da      	ldr	r2, [r3, #12]
 800b43c:	23e0      	movs	r3, #224	@ 0xe0
 800b43e:	00db      	lsls	r3, r3, #3
 800b440:	429a      	cmp	r2, r3
 800b442:	d002      	beq.n	800b44a <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b444:	687b      	ldr	r3, [r7, #4]
 800b446:	2200      	movs	r2, #0
 800b448:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800b44a:	687b      	ldr	r3, [r7, #4]
 800b44c:	685a      	ldr	r2, [r3, #4]
 800b44e:	2382      	movs	r3, #130	@ 0x82
 800b450:	005b      	lsls	r3, r3, #1
 800b452:	401a      	ands	r2, r3
 800b454:	687b      	ldr	r3, [r7, #4]
 800b456:	6899      	ldr	r1, [r3, #8]
 800b458:	2384      	movs	r3, #132	@ 0x84
 800b45a:	021b      	lsls	r3, r3, #8
 800b45c:	400b      	ands	r3, r1
 800b45e:	431a      	orrs	r2, r3
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	691b      	ldr	r3, [r3, #16]
 800b464:	2102      	movs	r1, #2
 800b466:	400b      	ands	r3, r1
 800b468:	431a      	orrs	r2, r3
 800b46a:	687b      	ldr	r3, [r7, #4]
 800b46c:	695b      	ldr	r3, [r3, #20]
 800b46e:	2101      	movs	r1, #1
 800b470:	400b      	ands	r3, r1
 800b472:	431a      	orrs	r2, r3
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	6999      	ldr	r1, [r3, #24]
 800b478:	2380      	movs	r3, #128	@ 0x80
 800b47a:	009b      	lsls	r3, r3, #2
 800b47c:	400b      	ands	r3, r1
 800b47e:	431a      	orrs	r2, r3
 800b480:	687b      	ldr	r3, [r7, #4]
 800b482:	69db      	ldr	r3, [r3, #28]
 800b484:	2138      	movs	r1, #56	@ 0x38
 800b486:	400b      	ands	r3, r1
 800b488:	431a      	orrs	r2, r3
 800b48a:	687b      	ldr	r3, [r7, #4]
 800b48c:	6a1b      	ldr	r3, [r3, #32]
 800b48e:	2180      	movs	r1, #128	@ 0x80
 800b490:	400b      	ands	r3, r1
 800b492:	431a      	orrs	r2, r3
 800b494:	0011      	movs	r1, r2
 800b496:	687b      	ldr	r3, [r7, #4]
 800b498:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800b49a:	2380      	movs	r3, #128	@ 0x80
 800b49c:	019b      	lsls	r3, r3, #6
 800b49e:	401a      	ands	r2, r3
 800b4a0:	687b      	ldr	r3, [r7, #4]
 800b4a2:	681b      	ldr	r3, [r3, #0]
 800b4a4:	430a      	orrs	r2, r1
 800b4a6:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800b4a8:	687b      	ldr	r3, [r7, #4]
 800b4aa:	699b      	ldr	r3, [r3, #24]
 800b4ac:	0c1b      	lsrs	r3, r3, #16
 800b4ae:	2204      	movs	r2, #4
 800b4b0:	401a      	ands	r2, r3
 800b4b2:	687b      	ldr	r3, [r7, #4]
 800b4b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b4b6:	2110      	movs	r1, #16
 800b4b8:	400b      	ands	r3, r1
 800b4ba:	431a      	orrs	r2, r3
 800b4bc:	687b      	ldr	r3, [r7, #4]
 800b4be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b4c0:	2108      	movs	r1, #8
 800b4c2:	400b      	ands	r3, r1
 800b4c4:	431a      	orrs	r2, r3
 800b4c6:	687b      	ldr	r3, [r7, #4]
 800b4c8:	68d9      	ldr	r1, [r3, #12]
 800b4ca:	23f0      	movs	r3, #240	@ 0xf0
 800b4cc:	011b      	lsls	r3, r3, #4
 800b4ce:	400b      	ands	r3, r1
 800b4d0:	431a      	orrs	r2, r3
 800b4d2:	0011      	movs	r1, r2
 800b4d4:	68fa      	ldr	r2, [r7, #12]
 800b4d6:	2380      	movs	r3, #128	@ 0x80
 800b4d8:	015b      	lsls	r3, r3, #5
 800b4da:	401a      	ands	r2, r3
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	681b      	ldr	r3, [r3, #0]
 800b4e0:	430a      	orrs	r2, r1
 800b4e2:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	681b      	ldr	r3, [r3, #0]
 800b4e8:	69da      	ldr	r2, [r3, #28]
 800b4ea:	687b      	ldr	r3, [r7, #4]
 800b4ec:	681b      	ldr	r3, [r3, #0]
 800b4ee:	4907      	ldr	r1, [pc, #28]	@ (800b50c <HAL_SPI_Init+0x16c>)
 800b4f0:	400a      	ands	r2, r1
 800b4f2:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800b4f4:	687b      	ldr	r3, [r7, #4]
 800b4f6:	2200      	movs	r2, #0
 800b4f8:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800b4fa:	687b      	ldr	r3, [r7, #4]
 800b4fc:	225d      	movs	r2, #93	@ 0x5d
 800b4fe:	2101      	movs	r1, #1
 800b500:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800b502:	2300      	movs	r3, #0
}
 800b504:	0018      	movs	r0, r3
 800b506:	46bd      	mov	sp, r7
 800b508:	b004      	add	sp, #16
 800b50a:	bd80      	pop	{r7, pc}
 800b50c:	fffff7ff 	.word	0xfffff7ff

0800b510 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b510:	b580      	push	{r7, lr}
 800b512:	b088      	sub	sp, #32
 800b514:	af00      	add	r7, sp, #0
 800b516:	60f8      	str	r0, [r7, #12]
 800b518:	60b9      	str	r1, [r7, #8]
 800b51a:	603b      	str	r3, [r7, #0]
 800b51c:	1dbb      	adds	r3, r7, #6
 800b51e:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800b520:	231f      	movs	r3, #31
 800b522:	18fb      	adds	r3, r7, r3
 800b524:	2200      	movs	r2, #0
 800b526:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800b528:	68fb      	ldr	r3, [r7, #12]
 800b52a:	225c      	movs	r2, #92	@ 0x5c
 800b52c:	5c9b      	ldrb	r3, [r3, r2]
 800b52e:	2b01      	cmp	r3, #1
 800b530:	d101      	bne.n	800b536 <HAL_SPI_Transmit+0x26>
 800b532:	2302      	movs	r3, #2
 800b534:	e147      	b.n	800b7c6 <HAL_SPI_Transmit+0x2b6>
 800b536:	68fb      	ldr	r3, [r7, #12]
 800b538:	225c      	movs	r2, #92	@ 0x5c
 800b53a:	2101      	movs	r1, #1
 800b53c:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800b53e:	f7fd f883 	bl	8008648 <HAL_GetTick>
 800b542:	0003      	movs	r3, r0
 800b544:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800b546:	2316      	movs	r3, #22
 800b548:	18fb      	adds	r3, r7, r3
 800b54a:	1dba      	adds	r2, r7, #6
 800b54c:	8812      	ldrh	r2, [r2, #0]
 800b54e:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 800b550:	68fb      	ldr	r3, [r7, #12]
 800b552:	225d      	movs	r2, #93	@ 0x5d
 800b554:	5c9b      	ldrb	r3, [r3, r2]
 800b556:	b2db      	uxtb	r3, r3
 800b558:	2b01      	cmp	r3, #1
 800b55a:	d004      	beq.n	800b566 <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 800b55c:	231f      	movs	r3, #31
 800b55e:	18fb      	adds	r3, r7, r3
 800b560:	2202      	movs	r2, #2
 800b562:	701a      	strb	r2, [r3, #0]
    goto error;
 800b564:	e128      	b.n	800b7b8 <HAL_SPI_Transmit+0x2a8>
  }

  if ((pData == NULL) || (Size == 0U))
 800b566:	68bb      	ldr	r3, [r7, #8]
 800b568:	2b00      	cmp	r3, #0
 800b56a:	d003      	beq.n	800b574 <HAL_SPI_Transmit+0x64>
 800b56c:	1dbb      	adds	r3, r7, #6
 800b56e:	881b      	ldrh	r3, [r3, #0]
 800b570:	2b00      	cmp	r3, #0
 800b572:	d104      	bne.n	800b57e <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 800b574:	231f      	movs	r3, #31
 800b576:	18fb      	adds	r3, r7, r3
 800b578:	2201      	movs	r2, #1
 800b57a:	701a      	strb	r2, [r3, #0]
    goto error;
 800b57c:	e11c      	b.n	800b7b8 <HAL_SPI_Transmit+0x2a8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800b57e:	68fb      	ldr	r3, [r7, #12]
 800b580:	225d      	movs	r2, #93	@ 0x5d
 800b582:	2103      	movs	r1, #3
 800b584:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b586:	68fb      	ldr	r3, [r7, #12]
 800b588:	2200      	movs	r2, #0
 800b58a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800b58c:	68fb      	ldr	r3, [r7, #12]
 800b58e:	68ba      	ldr	r2, [r7, #8]
 800b590:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800b592:	68fb      	ldr	r3, [r7, #12]
 800b594:	1dba      	adds	r2, r7, #6
 800b596:	8812      	ldrh	r2, [r2, #0]
 800b598:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800b59a:	68fb      	ldr	r3, [r7, #12]
 800b59c:	1dba      	adds	r2, r7, #6
 800b59e:	8812      	ldrh	r2, [r2, #0]
 800b5a0:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800b5a2:	68fb      	ldr	r3, [r7, #12]
 800b5a4:	2200      	movs	r2, #0
 800b5a6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800b5a8:	68fb      	ldr	r3, [r7, #12]
 800b5aa:	2244      	movs	r2, #68	@ 0x44
 800b5ac:	2100      	movs	r1, #0
 800b5ae:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 800b5b0:	68fb      	ldr	r3, [r7, #12]
 800b5b2:	2246      	movs	r2, #70	@ 0x46
 800b5b4:	2100      	movs	r1, #0
 800b5b6:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 800b5b8:	68fb      	ldr	r3, [r7, #12]
 800b5ba:	2200      	movs	r2, #0
 800b5bc:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800b5be:	68fb      	ldr	r3, [r7, #12]
 800b5c0:	2200      	movs	r2, #0
 800b5c2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b5c4:	68fb      	ldr	r3, [r7, #12]
 800b5c6:	689a      	ldr	r2, [r3, #8]
 800b5c8:	2380      	movs	r3, #128	@ 0x80
 800b5ca:	021b      	lsls	r3, r3, #8
 800b5cc:	429a      	cmp	r2, r3
 800b5ce:	d110      	bne.n	800b5f2 <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800b5d0:	68fb      	ldr	r3, [r7, #12]
 800b5d2:	681b      	ldr	r3, [r3, #0]
 800b5d4:	681a      	ldr	r2, [r3, #0]
 800b5d6:	68fb      	ldr	r3, [r7, #12]
 800b5d8:	681b      	ldr	r3, [r3, #0]
 800b5da:	2140      	movs	r1, #64	@ 0x40
 800b5dc:	438a      	bics	r2, r1
 800b5de:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800b5e0:	68fb      	ldr	r3, [r7, #12]
 800b5e2:	681b      	ldr	r3, [r3, #0]
 800b5e4:	681a      	ldr	r2, [r3, #0]
 800b5e6:	68fb      	ldr	r3, [r7, #12]
 800b5e8:	681b      	ldr	r3, [r3, #0]
 800b5ea:	2180      	movs	r1, #128	@ 0x80
 800b5ec:	01c9      	lsls	r1, r1, #7
 800b5ee:	430a      	orrs	r2, r1
 800b5f0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b5f2:	68fb      	ldr	r3, [r7, #12]
 800b5f4:	681b      	ldr	r3, [r3, #0]
 800b5f6:	681b      	ldr	r3, [r3, #0]
 800b5f8:	2240      	movs	r2, #64	@ 0x40
 800b5fa:	4013      	ands	r3, r2
 800b5fc:	2b40      	cmp	r3, #64	@ 0x40
 800b5fe:	d007      	beq.n	800b610 <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b600:	68fb      	ldr	r3, [r7, #12]
 800b602:	681b      	ldr	r3, [r3, #0]
 800b604:	681a      	ldr	r2, [r3, #0]
 800b606:	68fb      	ldr	r3, [r7, #12]
 800b608:	681b      	ldr	r3, [r3, #0]
 800b60a:	2140      	movs	r1, #64	@ 0x40
 800b60c:	430a      	orrs	r2, r1
 800b60e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b610:	68fb      	ldr	r3, [r7, #12]
 800b612:	68da      	ldr	r2, [r3, #12]
 800b614:	23e0      	movs	r3, #224	@ 0xe0
 800b616:	00db      	lsls	r3, r3, #3
 800b618:	429a      	cmp	r2, r3
 800b61a:	d952      	bls.n	800b6c2 <HAL_SPI_Transmit+0x1b2>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b61c:	68fb      	ldr	r3, [r7, #12]
 800b61e:	685b      	ldr	r3, [r3, #4]
 800b620:	2b00      	cmp	r3, #0
 800b622:	d004      	beq.n	800b62e <HAL_SPI_Transmit+0x11e>
 800b624:	2316      	movs	r3, #22
 800b626:	18fb      	adds	r3, r7, r3
 800b628:	881b      	ldrh	r3, [r3, #0]
 800b62a:	2b01      	cmp	r3, #1
 800b62c:	d143      	bne.n	800b6b6 <HAL_SPI_Transmit+0x1a6>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b62e:	68fb      	ldr	r3, [r7, #12]
 800b630:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b632:	881a      	ldrh	r2, [r3, #0]
 800b634:	68fb      	ldr	r3, [r7, #12]
 800b636:	681b      	ldr	r3, [r3, #0]
 800b638:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800b63a:	68fb      	ldr	r3, [r7, #12]
 800b63c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b63e:	1c9a      	adds	r2, r3, #2
 800b640:	68fb      	ldr	r3, [r7, #12]
 800b642:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800b644:	68fb      	ldr	r3, [r7, #12]
 800b646:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b648:	b29b      	uxth	r3, r3
 800b64a:	3b01      	subs	r3, #1
 800b64c:	b29a      	uxth	r2, r3
 800b64e:	68fb      	ldr	r3, [r7, #12]
 800b650:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800b652:	e030      	b.n	800b6b6 <HAL_SPI_Transmit+0x1a6>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800b654:	68fb      	ldr	r3, [r7, #12]
 800b656:	681b      	ldr	r3, [r3, #0]
 800b658:	689b      	ldr	r3, [r3, #8]
 800b65a:	2202      	movs	r2, #2
 800b65c:	4013      	ands	r3, r2
 800b65e:	2b02      	cmp	r3, #2
 800b660:	d112      	bne.n	800b688 <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b662:	68fb      	ldr	r3, [r7, #12]
 800b664:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b666:	881a      	ldrh	r2, [r3, #0]
 800b668:	68fb      	ldr	r3, [r7, #12]
 800b66a:	681b      	ldr	r3, [r3, #0]
 800b66c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800b66e:	68fb      	ldr	r3, [r7, #12]
 800b670:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b672:	1c9a      	adds	r2, r3, #2
 800b674:	68fb      	ldr	r3, [r7, #12]
 800b676:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800b678:	68fb      	ldr	r3, [r7, #12]
 800b67a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b67c:	b29b      	uxth	r3, r3
 800b67e:	3b01      	subs	r3, #1
 800b680:	b29a      	uxth	r2, r3
 800b682:	68fb      	ldr	r3, [r7, #12]
 800b684:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800b686:	e016      	b.n	800b6b6 <HAL_SPI_Transmit+0x1a6>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b688:	f7fc ffde 	bl	8008648 <HAL_GetTick>
 800b68c:	0002      	movs	r2, r0
 800b68e:	69bb      	ldr	r3, [r7, #24]
 800b690:	1ad3      	subs	r3, r2, r3
 800b692:	683a      	ldr	r2, [r7, #0]
 800b694:	429a      	cmp	r2, r3
 800b696:	d802      	bhi.n	800b69e <HAL_SPI_Transmit+0x18e>
 800b698:	683b      	ldr	r3, [r7, #0]
 800b69a:	3301      	adds	r3, #1
 800b69c:	d102      	bne.n	800b6a4 <HAL_SPI_Transmit+0x194>
 800b69e:	683b      	ldr	r3, [r7, #0]
 800b6a0:	2b00      	cmp	r3, #0
 800b6a2:	d108      	bne.n	800b6b6 <HAL_SPI_Transmit+0x1a6>
        {
          errorcode = HAL_TIMEOUT;
 800b6a4:	231f      	movs	r3, #31
 800b6a6:	18fb      	adds	r3, r7, r3
 800b6a8:	2203      	movs	r2, #3
 800b6aa:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 800b6ac:	68fb      	ldr	r3, [r7, #12]
 800b6ae:	225d      	movs	r2, #93	@ 0x5d
 800b6b0:	2101      	movs	r1, #1
 800b6b2:	5499      	strb	r1, [r3, r2]
          goto error;
 800b6b4:	e080      	b.n	800b7b8 <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 800b6b6:	68fb      	ldr	r3, [r7, #12]
 800b6b8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b6ba:	b29b      	uxth	r3, r3
 800b6bc:	2b00      	cmp	r3, #0
 800b6be:	d1c9      	bne.n	800b654 <HAL_SPI_Transmit+0x144>
 800b6c0:	e053      	b.n	800b76a <HAL_SPI_Transmit+0x25a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b6c2:	68fb      	ldr	r3, [r7, #12]
 800b6c4:	685b      	ldr	r3, [r3, #4]
 800b6c6:	2b00      	cmp	r3, #0
 800b6c8:	d004      	beq.n	800b6d4 <HAL_SPI_Transmit+0x1c4>
 800b6ca:	2316      	movs	r3, #22
 800b6cc:	18fb      	adds	r3, r7, r3
 800b6ce:	881b      	ldrh	r3, [r3, #0]
 800b6d0:	2b01      	cmp	r3, #1
 800b6d2:	d145      	bne.n	800b760 <HAL_SPI_Transmit+0x250>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800b6d4:	68fb      	ldr	r3, [r7, #12]
 800b6d6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b6d8:	68fb      	ldr	r3, [r7, #12]
 800b6da:	681b      	ldr	r3, [r3, #0]
 800b6dc:	330c      	adds	r3, #12
 800b6de:	7812      	ldrb	r2, [r2, #0]
 800b6e0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800b6e2:	68fb      	ldr	r3, [r7, #12]
 800b6e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b6e6:	1c5a      	adds	r2, r3, #1
 800b6e8:	68fb      	ldr	r3, [r7, #12]
 800b6ea:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800b6ec:	68fb      	ldr	r3, [r7, #12]
 800b6ee:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b6f0:	b29b      	uxth	r3, r3
 800b6f2:	3b01      	subs	r3, #1
 800b6f4:	b29a      	uxth	r2, r3
 800b6f6:	68fb      	ldr	r3, [r7, #12]
 800b6f8:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    while (hspi->TxXferCount > 0U)
 800b6fa:	e031      	b.n	800b760 <HAL_SPI_Transmit+0x250>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800b6fc:	68fb      	ldr	r3, [r7, #12]
 800b6fe:	681b      	ldr	r3, [r3, #0]
 800b700:	689b      	ldr	r3, [r3, #8]
 800b702:	2202      	movs	r2, #2
 800b704:	4013      	ands	r3, r2
 800b706:	2b02      	cmp	r3, #2
 800b708:	d113      	bne.n	800b732 <HAL_SPI_Transmit+0x222>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800b70a:	68fb      	ldr	r3, [r7, #12]
 800b70c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b70e:	68fb      	ldr	r3, [r7, #12]
 800b710:	681b      	ldr	r3, [r3, #0]
 800b712:	330c      	adds	r3, #12
 800b714:	7812      	ldrb	r2, [r2, #0]
 800b716:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800b718:	68fb      	ldr	r3, [r7, #12]
 800b71a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b71c:	1c5a      	adds	r2, r3, #1
 800b71e:	68fb      	ldr	r3, [r7, #12]
 800b720:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800b722:	68fb      	ldr	r3, [r7, #12]
 800b724:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b726:	b29b      	uxth	r3, r3
 800b728:	3b01      	subs	r3, #1
 800b72a:	b29a      	uxth	r2, r3
 800b72c:	68fb      	ldr	r3, [r7, #12]
 800b72e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800b730:	e016      	b.n	800b760 <HAL_SPI_Transmit+0x250>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b732:	f7fc ff89 	bl	8008648 <HAL_GetTick>
 800b736:	0002      	movs	r2, r0
 800b738:	69bb      	ldr	r3, [r7, #24]
 800b73a:	1ad3      	subs	r3, r2, r3
 800b73c:	683a      	ldr	r2, [r7, #0]
 800b73e:	429a      	cmp	r2, r3
 800b740:	d802      	bhi.n	800b748 <HAL_SPI_Transmit+0x238>
 800b742:	683b      	ldr	r3, [r7, #0]
 800b744:	3301      	adds	r3, #1
 800b746:	d102      	bne.n	800b74e <HAL_SPI_Transmit+0x23e>
 800b748:	683b      	ldr	r3, [r7, #0]
 800b74a:	2b00      	cmp	r3, #0
 800b74c:	d108      	bne.n	800b760 <HAL_SPI_Transmit+0x250>
        {
          errorcode = HAL_TIMEOUT;
 800b74e:	231f      	movs	r3, #31
 800b750:	18fb      	adds	r3, r7, r3
 800b752:	2203      	movs	r2, #3
 800b754:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 800b756:	68fb      	ldr	r3, [r7, #12]
 800b758:	225d      	movs	r2, #93	@ 0x5d
 800b75a:	2101      	movs	r1, #1
 800b75c:	5499      	strb	r1, [r3, r2]
          goto error;
 800b75e:	e02b      	b.n	800b7b8 <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 800b760:	68fb      	ldr	r3, [r7, #12]
 800b762:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b764:	b29b      	uxth	r3, r3
 800b766:	2b00      	cmp	r3, #0
 800b768:	d1c8      	bne.n	800b6fc <HAL_SPI_Transmit+0x1ec>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800b76a:	69ba      	ldr	r2, [r7, #24]
 800b76c:	6839      	ldr	r1, [r7, #0]
 800b76e:	68fb      	ldr	r3, [r7, #12]
 800b770:	0018      	movs	r0, r3
 800b772:	f000 f95d 	bl	800ba30 <SPI_EndRxTxTransaction>
 800b776:	1e03      	subs	r3, r0, #0
 800b778:	d002      	beq.n	800b780 <HAL_SPI_Transmit+0x270>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800b77a:	68fb      	ldr	r3, [r7, #12]
 800b77c:	2220      	movs	r2, #32
 800b77e:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800b780:	68fb      	ldr	r3, [r7, #12]
 800b782:	689b      	ldr	r3, [r3, #8]
 800b784:	2b00      	cmp	r3, #0
 800b786:	d10a      	bne.n	800b79e <HAL_SPI_Transmit+0x28e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800b788:	2300      	movs	r3, #0
 800b78a:	613b      	str	r3, [r7, #16]
 800b78c:	68fb      	ldr	r3, [r7, #12]
 800b78e:	681b      	ldr	r3, [r3, #0]
 800b790:	68db      	ldr	r3, [r3, #12]
 800b792:	613b      	str	r3, [r7, #16]
 800b794:	68fb      	ldr	r3, [r7, #12]
 800b796:	681b      	ldr	r3, [r3, #0]
 800b798:	689b      	ldr	r3, [r3, #8]
 800b79a:	613b      	str	r3, [r7, #16]
 800b79c:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b79e:	68fb      	ldr	r3, [r7, #12]
 800b7a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b7a2:	2b00      	cmp	r3, #0
 800b7a4:	d004      	beq.n	800b7b0 <HAL_SPI_Transmit+0x2a0>
  {
    errorcode = HAL_ERROR;
 800b7a6:	231f      	movs	r3, #31
 800b7a8:	18fb      	adds	r3, r7, r3
 800b7aa:	2201      	movs	r2, #1
 800b7ac:	701a      	strb	r2, [r3, #0]
 800b7ae:	e003      	b.n	800b7b8 <HAL_SPI_Transmit+0x2a8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800b7b0:	68fb      	ldr	r3, [r7, #12]
 800b7b2:	225d      	movs	r2, #93	@ 0x5d
 800b7b4:	2101      	movs	r1, #1
 800b7b6:	5499      	strb	r1, [r3, r2]
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800b7b8:	68fb      	ldr	r3, [r7, #12]
 800b7ba:	225c      	movs	r2, #92	@ 0x5c
 800b7bc:	2100      	movs	r1, #0
 800b7be:	5499      	strb	r1, [r3, r2]
  return errorcode;
 800b7c0:	231f      	movs	r3, #31
 800b7c2:	18fb      	adds	r3, r7, r3
 800b7c4:	781b      	ldrb	r3, [r3, #0]
}
 800b7c6:	0018      	movs	r0, r3
 800b7c8:	46bd      	mov	sp, r7
 800b7ca:	b008      	add	sp, #32
 800b7cc:	bd80      	pop	{r7, pc}
	...

0800b7d0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800b7d0:	b580      	push	{r7, lr}
 800b7d2:	b088      	sub	sp, #32
 800b7d4:	af00      	add	r7, sp, #0
 800b7d6:	60f8      	str	r0, [r7, #12]
 800b7d8:	60b9      	str	r1, [r7, #8]
 800b7da:	603b      	str	r3, [r7, #0]
 800b7dc:	1dfb      	adds	r3, r7, #7
 800b7de:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800b7e0:	f7fc ff32 	bl	8008648 <HAL_GetTick>
 800b7e4:	0002      	movs	r2, r0
 800b7e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b7e8:	1a9b      	subs	r3, r3, r2
 800b7ea:	683a      	ldr	r2, [r7, #0]
 800b7ec:	18d3      	adds	r3, r2, r3
 800b7ee:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800b7f0:	f7fc ff2a 	bl	8008648 <HAL_GetTick>
 800b7f4:	0003      	movs	r3, r0
 800b7f6:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800b7f8:	4b3a      	ldr	r3, [pc, #232]	@ (800b8e4 <SPI_WaitFlagStateUntilTimeout+0x114>)
 800b7fa:	681b      	ldr	r3, [r3, #0]
 800b7fc:	015b      	lsls	r3, r3, #5
 800b7fe:	0d1b      	lsrs	r3, r3, #20
 800b800:	69fa      	ldr	r2, [r7, #28]
 800b802:	4353      	muls	r3, r2
 800b804:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800b806:	e058      	b.n	800b8ba <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 800b808:	683b      	ldr	r3, [r7, #0]
 800b80a:	3301      	adds	r3, #1
 800b80c:	d055      	beq.n	800b8ba <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800b80e:	f7fc ff1b 	bl	8008648 <HAL_GetTick>
 800b812:	0002      	movs	r2, r0
 800b814:	69bb      	ldr	r3, [r7, #24]
 800b816:	1ad3      	subs	r3, r2, r3
 800b818:	69fa      	ldr	r2, [r7, #28]
 800b81a:	429a      	cmp	r2, r3
 800b81c:	d902      	bls.n	800b824 <SPI_WaitFlagStateUntilTimeout+0x54>
 800b81e:	69fb      	ldr	r3, [r7, #28]
 800b820:	2b00      	cmp	r3, #0
 800b822:	d142      	bne.n	800b8aa <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800b824:	68fb      	ldr	r3, [r7, #12]
 800b826:	681b      	ldr	r3, [r3, #0]
 800b828:	685a      	ldr	r2, [r3, #4]
 800b82a:	68fb      	ldr	r3, [r7, #12]
 800b82c:	681b      	ldr	r3, [r3, #0]
 800b82e:	21e0      	movs	r1, #224	@ 0xe0
 800b830:	438a      	bics	r2, r1
 800b832:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b834:	68fb      	ldr	r3, [r7, #12]
 800b836:	685a      	ldr	r2, [r3, #4]
 800b838:	2382      	movs	r3, #130	@ 0x82
 800b83a:	005b      	lsls	r3, r3, #1
 800b83c:	429a      	cmp	r2, r3
 800b83e:	d113      	bne.n	800b868 <SPI_WaitFlagStateUntilTimeout+0x98>
 800b840:	68fb      	ldr	r3, [r7, #12]
 800b842:	689a      	ldr	r2, [r3, #8]
 800b844:	2380      	movs	r3, #128	@ 0x80
 800b846:	021b      	lsls	r3, r3, #8
 800b848:	429a      	cmp	r2, r3
 800b84a:	d005      	beq.n	800b858 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b84c:	68fb      	ldr	r3, [r7, #12]
 800b84e:	689a      	ldr	r2, [r3, #8]
 800b850:	2380      	movs	r3, #128	@ 0x80
 800b852:	00db      	lsls	r3, r3, #3
 800b854:	429a      	cmp	r2, r3
 800b856:	d107      	bne.n	800b868 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800b858:	68fb      	ldr	r3, [r7, #12]
 800b85a:	681b      	ldr	r3, [r3, #0]
 800b85c:	681a      	ldr	r2, [r3, #0]
 800b85e:	68fb      	ldr	r3, [r7, #12]
 800b860:	681b      	ldr	r3, [r3, #0]
 800b862:	2140      	movs	r1, #64	@ 0x40
 800b864:	438a      	bics	r2, r1
 800b866:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800b868:	68fb      	ldr	r3, [r7, #12]
 800b86a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800b86c:	2380      	movs	r3, #128	@ 0x80
 800b86e:	019b      	lsls	r3, r3, #6
 800b870:	429a      	cmp	r2, r3
 800b872:	d110      	bne.n	800b896 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 800b874:	68fb      	ldr	r3, [r7, #12]
 800b876:	681b      	ldr	r3, [r3, #0]
 800b878:	681a      	ldr	r2, [r3, #0]
 800b87a:	68fb      	ldr	r3, [r7, #12]
 800b87c:	681b      	ldr	r3, [r3, #0]
 800b87e:	491a      	ldr	r1, [pc, #104]	@ (800b8e8 <SPI_WaitFlagStateUntilTimeout+0x118>)
 800b880:	400a      	ands	r2, r1
 800b882:	601a      	str	r2, [r3, #0]
 800b884:	68fb      	ldr	r3, [r7, #12]
 800b886:	681b      	ldr	r3, [r3, #0]
 800b888:	681a      	ldr	r2, [r3, #0]
 800b88a:	68fb      	ldr	r3, [r7, #12]
 800b88c:	681b      	ldr	r3, [r3, #0]
 800b88e:	2180      	movs	r1, #128	@ 0x80
 800b890:	0189      	lsls	r1, r1, #6
 800b892:	430a      	orrs	r2, r1
 800b894:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800b896:	68fb      	ldr	r3, [r7, #12]
 800b898:	225d      	movs	r2, #93	@ 0x5d
 800b89a:	2101      	movs	r1, #1
 800b89c:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800b89e:	68fb      	ldr	r3, [r7, #12]
 800b8a0:	225c      	movs	r2, #92	@ 0x5c
 800b8a2:	2100      	movs	r1, #0
 800b8a4:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800b8a6:	2303      	movs	r3, #3
 800b8a8:	e017      	b.n	800b8da <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800b8aa:	697b      	ldr	r3, [r7, #20]
 800b8ac:	2b00      	cmp	r3, #0
 800b8ae:	d101      	bne.n	800b8b4 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 800b8b0:	2300      	movs	r3, #0
 800b8b2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800b8b4:	697b      	ldr	r3, [r7, #20]
 800b8b6:	3b01      	subs	r3, #1
 800b8b8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800b8ba:	68fb      	ldr	r3, [r7, #12]
 800b8bc:	681b      	ldr	r3, [r3, #0]
 800b8be:	689b      	ldr	r3, [r3, #8]
 800b8c0:	68ba      	ldr	r2, [r7, #8]
 800b8c2:	4013      	ands	r3, r2
 800b8c4:	68ba      	ldr	r2, [r7, #8]
 800b8c6:	1ad3      	subs	r3, r2, r3
 800b8c8:	425a      	negs	r2, r3
 800b8ca:	4153      	adcs	r3, r2
 800b8cc:	b2db      	uxtb	r3, r3
 800b8ce:	001a      	movs	r2, r3
 800b8d0:	1dfb      	adds	r3, r7, #7
 800b8d2:	781b      	ldrb	r3, [r3, #0]
 800b8d4:	429a      	cmp	r2, r3
 800b8d6:	d197      	bne.n	800b808 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800b8d8:	2300      	movs	r3, #0
}
 800b8da:	0018      	movs	r0, r3
 800b8dc:	46bd      	mov	sp, r7
 800b8de:	b008      	add	sp, #32
 800b8e0:	bd80      	pop	{r7, pc}
 800b8e2:	46c0      	nop			@ (mov r8, r8)
 800b8e4:	200009a8 	.word	0x200009a8
 800b8e8:	ffffdfff 	.word	0xffffdfff

0800b8ec <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800b8ec:	b580      	push	{r7, lr}
 800b8ee:	b08a      	sub	sp, #40	@ 0x28
 800b8f0:	af00      	add	r7, sp, #0
 800b8f2:	60f8      	str	r0, [r7, #12]
 800b8f4:	60b9      	str	r1, [r7, #8]
 800b8f6:	607a      	str	r2, [r7, #4]
 800b8f8:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800b8fa:	2317      	movs	r3, #23
 800b8fc:	18fb      	adds	r3, r7, r3
 800b8fe:	2200      	movs	r2, #0
 800b900:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800b902:	f7fc fea1 	bl	8008648 <HAL_GetTick>
 800b906:	0002      	movs	r2, r0
 800b908:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b90a:	1a9b      	subs	r3, r3, r2
 800b90c:	683a      	ldr	r2, [r7, #0]
 800b90e:	18d3      	adds	r3, r2, r3
 800b910:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800b912:	f7fc fe99 	bl	8008648 <HAL_GetTick>
 800b916:	0003      	movs	r3, r0
 800b918:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800b91a:	68fb      	ldr	r3, [r7, #12]
 800b91c:	681b      	ldr	r3, [r3, #0]
 800b91e:	330c      	adds	r3, #12
 800b920:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800b922:	4b41      	ldr	r3, [pc, #260]	@ (800ba28 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 800b924:	681a      	ldr	r2, [r3, #0]
 800b926:	0013      	movs	r3, r2
 800b928:	009b      	lsls	r3, r3, #2
 800b92a:	189b      	adds	r3, r3, r2
 800b92c:	00da      	lsls	r2, r3, #3
 800b92e:	1ad3      	subs	r3, r2, r3
 800b930:	0d1b      	lsrs	r3, r3, #20
 800b932:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b934:	4353      	muls	r3, r2
 800b936:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800b938:	e068      	b.n	800ba0c <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800b93a:	68ba      	ldr	r2, [r7, #8]
 800b93c:	23c0      	movs	r3, #192	@ 0xc0
 800b93e:	00db      	lsls	r3, r3, #3
 800b940:	429a      	cmp	r2, r3
 800b942:	d10a      	bne.n	800b95a <SPI_WaitFifoStateUntilTimeout+0x6e>
 800b944:	687b      	ldr	r3, [r7, #4]
 800b946:	2b00      	cmp	r3, #0
 800b948:	d107      	bne.n	800b95a <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800b94a:	69fb      	ldr	r3, [r7, #28]
 800b94c:	781b      	ldrb	r3, [r3, #0]
 800b94e:	b2da      	uxtb	r2, r3
 800b950:	2117      	movs	r1, #23
 800b952:	187b      	adds	r3, r7, r1
 800b954:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800b956:	187b      	adds	r3, r7, r1
 800b958:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 800b95a:	683b      	ldr	r3, [r7, #0]
 800b95c:	3301      	adds	r3, #1
 800b95e:	d055      	beq.n	800ba0c <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800b960:	f7fc fe72 	bl	8008648 <HAL_GetTick>
 800b964:	0002      	movs	r2, r0
 800b966:	6a3b      	ldr	r3, [r7, #32]
 800b968:	1ad3      	subs	r3, r2, r3
 800b96a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b96c:	429a      	cmp	r2, r3
 800b96e:	d902      	bls.n	800b976 <SPI_WaitFifoStateUntilTimeout+0x8a>
 800b970:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b972:	2b00      	cmp	r3, #0
 800b974:	d142      	bne.n	800b9fc <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800b976:	68fb      	ldr	r3, [r7, #12]
 800b978:	681b      	ldr	r3, [r3, #0]
 800b97a:	685a      	ldr	r2, [r3, #4]
 800b97c:	68fb      	ldr	r3, [r7, #12]
 800b97e:	681b      	ldr	r3, [r3, #0]
 800b980:	21e0      	movs	r1, #224	@ 0xe0
 800b982:	438a      	bics	r2, r1
 800b984:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b986:	68fb      	ldr	r3, [r7, #12]
 800b988:	685a      	ldr	r2, [r3, #4]
 800b98a:	2382      	movs	r3, #130	@ 0x82
 800b98c:	005b      	lsls	r3, r3, #1
 800b98e:	429a      	cmp	r2, r3
 800b990:	d113      	bne.n	800b9ba <SPI_WaitFifoStateUntilTimeout+0xce>
 800b992:	68fb      	ldr	r3, [r7, #12]
 800b994:	689a      	ldr	r2, [r3, #8]
 800b996:	2380      	movs	r3, #128	@ 0x80
 800b998:	021b      	lsls	r3, r3, #8
 800b99a:	429a      	cmp	r2, r3
 800b99c:	d005      	beq.n	800b9aa <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b99e:	68fb      	ldr	r3, [r7, #12]
 800b9a0:	689a      	ldr	r2, [r3, #8]
 800b9a2:	2380      	movs	r3, #128	@ 0x80
 800b9a4:	00db      	lsls	r3, r3, #3
 800b9a6:	429a      	cmp	r2, r3
 800b9a8:	d107      	bne.n	800b9ba <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800b9aa:	68fb      	ldr	r3, [r7, #12]
 800b9ac:	681b      	ldr	r3, [r3, #0]
 800b9ae:	681a      	ldr	r2, [r3, #0]
 800b9b0:	68fb      	ldr	r3, [r7, #12]
 800b9b2:	681b      	ldr	r3, [r3, #0]
 800b9b4:	2140      	movs	r1, #64	@ 0x40
 800b9b6:	438a      	bics	r2, r1
 800b9b8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800b9ba:	68fb      	ldr	r3, [r7, #12]
 800b9bc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800b9be:	2380      	movs	r3, #128	@ 0x80
 800b9c0:	019b      	lsls	r3, r3, #6
 800b9c2:	429a      	cmp	r2, r3
 800b9c4:	d110      	bne.n	800b9e8 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 800b9c6:	68fb      	ldr	r3, [r7, #12]
 800b9c8:	681b      	ldr	r3, [r3, #0]
 800b9ca:	681a      	ldr	r2, [r3, #0]
 800b9cc:	68fb      	ldr	r3, [r7, #12]
 800b9ce:	681b      	ldr	r3, [r3, #0]
 800b9d0:	4916      	ldr	r1, [pc, #88]	@ (800ba2c <SPI_WaitFifoStateUntilTimeout+0x140>)
 800b9d2:	400a      	ands	r2, r1
 800b9d4:	601a      	str	r2, [r3, #0]
 800b9d6:	68fb      	ldr	r3, [r7, #12]
 800b9d8:	681b      	ldr	r3, [r3, #0]
 800b9da:	681a      	ldr	r2, [r3, #0]
 800b9dc:	68fb      	ldr	r3, [r7, #12]
 800b9de:	681b      	ldr	r3, [r3, #0]
 800b9e0:	2180      	movs	r1, #128	@ 0x80
 800b9e2:	0189      	lsls	r1, r1, #6
 800b9e4:	430a      	orrs	r2, r1
 800b9e6:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800b9e8:	68fb      	ldr	r3, [r7, #12]
 800b9ea:	225d      	movs	r2, #93	@ 0x5d
 800b9ec:	2101      	movs	r1, #1
 800b9ee:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800b9f0:	68fb      	ldr	r3, [r7, #12]
 800b9f2:	225c      	movs	r2, #92	@ 0x5c
 800b9f4:	2100      	movs	r1, #0
 800b9f6:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800b9f8:	2303      	movs	r3, #3
 800b9fa:	e010      	b.n	800ba1e <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800b9fc:	69bb      	ldr	r3, [r7, #24]
 800b9fe:	2b00      	cmp	r3, #0
 800ba00:	d101      	bne.n	800ba06 <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 800ba02:	2300      	movs	r3, #0
 800ba04:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800ba06:	69bb      	ldr	r3, [r7, #24]
 800ba08:	3b01      	subs	r3, #1
 800ba0a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800ba0c:	68fb      	ldr	r3, [r7, #12]
 800ba0e:	681b      	ldr	r3, [r3, #0]
 800ba10:	689b      	ldr	r3, [r3, #8]
 800ba12:	68ba      	ldr	r2, [r7, #8]
 800ba14:	4013      	ands	r3, r2
 800ba16:	687a      	ldr	r2, [r7, #4]
 800ba18:	429a      	cmp	r2, r3
 800ba1a:	d18e      	bne.n	800b93a <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 800ba1c:	2300      	movs	r3, #0
}
 800ba1e:	0018      	movs	r0, r3
 800ba20:	46bd      	mov	sp, r7
 800ba22:	b00a      	add	sp, #40	@ 0x28
 800ba24:	bd80      	pop	{r7, pc}
 800ba26:	46c0      	nop			@ (mov r8, r8)
 800ba28:	200009a8 	.word	0x200009a8
 800ba2c:	ffffdfff 	.word	0xffffdfff

0800ba30 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800ba30:	b580      	push	{r7, lr}
 800ba32:	b086      	sub	sp, #24
 800ba34:	af02      	add	r7, sp, #8
 800ba36:	60f8      	str	r0, [r7, #12]
 800ba38:	60b9      	str	r1, [r7, #8]
 800ba3a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800ba3c:	68ba      	ldr	r2, [r7, #8]
 800ba3e:	23c0      	movs	r3, #192	@ 0xc0
 800ba40:	0159      	lsls	r1, r3, #5
 800ba42:	68f8      	ldr	r0, [r7, #12]
 800ba44:	687b      	ldr	r3, [r7, #4]
 800ba46:	9300      	str	r3, [sp, #0]
 800ba48:	0013      	movs	r3, r2
 800ba4a:	2200      	movs	r2, #0
 800ba4c:	f7ff ff4e 	bl	800b8ec <SPI_WaitFifoStateUntilTimeout>
 800ba50:	1e03      	subs	r3, r0, #0
 800ba52:	d007      	beq.n	800ba64 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ba54:	68fb      	ldr	r3, [r7, #12]
 800ba56:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ba58:	2220      	movs	r2, #32
 800ba5a:	431a      	orrs	r2, r3
 800ba5c:	68fb      	ldr	r3, [r7, #12]
 800ba5e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800ba60:	2303      	movs	r3, #3
 800ba62:	e027      	b.n	800bab4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800ba64:	68ba      	ldr	r2, [r7, #8]
 800ba66:	68f8      	ldr	r0, [r7, #12]
 800ba68:	687b      	ldr	r3, [r7, #4]
 800ba6a:	9300      	str	r3, [sp, #0]
 800ba6c:	0013      	movs	r3, r2
 800ba6e:	2200      	movs	r2, #0
 800ba70:	2180      	movs	r1, #128	@ 0x80
 800ba72:	f7ff fead 	bl	800b7d0 <SPI_WaitFlagStateUntilTimeout>
 800ba76:	1e03      	subs	r3, r0, #0
 800ba78:	d007      	beq.n	800ba8a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ba7a:	68fb      	ldr	r3, [r7, #12]
 800ba7c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ba7e:	2220      	movs	r2, #32
 800ba80:	431a      	orrs	r2, r3
 800ba82:	68fb      	ldr	r3, [r7, #12]
 800ba84:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800ba86:	2303      	movs	r3, #3
 800ba88:	e014      	b.n	800bab4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800ba8a:	68ba      	ldr	r2, [r7, #8]
 800ba8c:	23c0      	movs	r3, #192	@ 0xc0
 800ba8e:	00d9      	lsls	r1, r3, #3
 800ba90:	68f8      	ldr	r0, [r7, #12]
 800ba92:	687b      	ldr	r3, [r7, #4]
 800ba94:	9300      	str	r3, [sp, #0]
 800ba96:	0013      	movs	r3, r2
 800ba98:	2200      	movs	r2, #0
 800ba9a:	f7ff ff27 	bl	800b8ec <SPI_WaitFifoStateUntilTimeout>
 800ba9e:	1e03      	subs	r3, r0, #0
 800baa0:	d007      	beq.n	800bab2 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800baa2:	68fb      	ldr	r3, [r7, #12]
 800baa4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800baa6:	2220      	movs	r2, #32
 800baa8:	431a      	orrs	r2, r3
 800baaa:	68fb      	ldr	r3, [r7, #12]
 800baac:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800baae:	2303      	movs	r3, #3
 800bab0:	e000      	b.n	800bab4 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800bab2:	2300      	movs	r3, #0
}
 800bab4:	0018      	movs	r0, r3
 800bab6:	46bd      	mov	sp, r7
 800bab8:	b004      	add	sp, #16
 800baba:	bd80      	pop	{r7, pc}

0800babc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800babc:	b580      	push	{r7, lr}
 800babe:	b082      	sub	sp, #8
 800bac0:	af00      	add	r7, sp, #0
 800bac2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800bac4:	687b      	ldr	r3, [r7, #4]
 800bac6:	2b00      	cmp	r3, #0
 800bac8:	d101      	bne.n	800bace <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800baca:	2301      	movs	r3, #1
 800bacc:	e04a      	b.n	800bb64 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800bace:	687b      	ldr	r3, [r7, #4]
 800bad0:	223d      	movs	r2, #61	@ 0x3d
 800bad2:	5c9b      	ldrb	r3, [r3, r2]
 800bad4:	b2db      	uxtb	r3, r3
 800bad6:	2b00      	cmp	r3, #0
 800bad8:	d107      	bne.n	800baea <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800bada:	687b      	ldr	r3, [r7, #4]
 800badc:	223c      	movs	r2, #60	@ 0x3c
 800bade:	2100      	movs	r1, #0
 800bae0:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800bae2:	687b      	ldr	r3, [r7, #4]
 800bae4:	0018      	movs	r0, r3
 800bae6:	f7fb fdb1 	bl	800764c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800baea:	687b      	ldr	r3, [r7, #4]
 800baec:	223d      	movs	r2, #61	@ 0x3d
 800baee:	2102      	movs	r1, #2
 800baf0:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800baf2:	687b      	ldr	r3, [r7, #4]
 800baf4:	681a      	ldr	r2, [r3, #0]
 800baf6:	687b      	ldr	r3, [r7, #4]
 800baf8:	3304      	adds	r3, #4
 800bafa:	0019      	movs	r1, r3
 800bafc:	0010      	movs	r0, r2
 800bafe:	f000 fb11 	bl	800c124 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800bb02:	687b      	ldr	r3, [r7, #4]
 800bb04:	2248      	movs	r2, #72	@ 0x48
 800bb06:	2101      	movs	r1, #1
 800bb08:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bb0a:	687b      	ldr	r3, [r7, #4]
 800bb0c:	223e      	movs	r2, #62	@ 0x3e
 800bb0e:	2101      	movs	r1, #1
 800bb10:	5499      	strb	r1, [r3, r2]
 800bb12:	687b      	ldr	r3, [r7, #4]
 800bb14:	223f      	movs	r2, #63	@ 0x3f
 800bb16:	2101      	movs	r1, #1
 800bb18:	5499      	strb	r1, [r3, r2]
 800bb1a:	687b      	ldr	r3, [r7, #4]
 800bb1c:	2240      	movs	r2, #64	@ 0x40
 800bb1e:	2101      	movs	r1, #1
 800bb20:	5499      	strb	r1, [r3, r2]
 800bb22:	687b      	ldr	r3, [r7, #4]
 800bb24:	2241      	movs	r2, #65	@ 0x41
 800bb26:	2101      	movs	r1, #1
 800bb28:	5499      	strb	r1, [r3, r2]
 800bb2a:	687b      	ldr	r3, [r7, #4]
 800bb2c:	2242      	movs	r2, #66	@ 0x42
 800bb2e:	2101      	movs	r1, #1
 800bb30:	5499      	strb	r1, [r3, r2]
 800bb32:	687b      	ldr	r3, [r7, #4]
 800bb34:	2243      	movs	r2, #67	@ 0x43
 800bb36:	2101      	movs	r1, #1
 800bb38:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bb3a:	687b      	ldr	r3, [r7, #4]
 800bb3c:	2244      	movs	r2, #68	@ 0x44
 800bb3e:	2101      	movs	r1, #1
 800bb40:	5499      	strb	r1, [r3, r2]
 800bb42:	687b      	ldr	r3, [r7, #4]
 800bb44:	2245      	movs	r2, #69	@ 0x45
 800bb46:	2101      	movs	r1, #1
 800bb48:	5499      	strb	r1, [r3, r2]
 800bb4a:	687b      	ldr	r3, [r7, #4]
 800bb4c:	2246      	movs	r2, #70	@ 0x46
 800bb4e:	2101      	movs	r1, #1
 800bb50:	5499      	strb	r1, [r3, r2]
 800bb52:	687b      	ldr	r3, [r7, #4]
 800bb54:	2247      	movs	r2, #71	@ 0x47
 800bb56:	2101      	movs	r1, #1
 800bb58:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800bb5a:	687b      	ldr	r3, [r7, #4]
 800bb5c:	223d      	movs	r2, #61	@ 0x3d
 800bb5e:	2101      	movs	r1, #1
 800bb60:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800bb62:	2300      	movs	r3, #0
}
 800bb64:	0018      	movs	r0, r3
 800bb66:	46bd      	mov	sp, r7
 800bb68:	b002      	add	sp, #8
 800bb6a:	bd80      	pop	{r7, pc}

0800bb6c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800bb6c:	b580      	push	{r7, lr}
 800bb6e:	b082      	sub	sp, #8
 800bb70:	af00      	add	r7, sp, #0
 800bb72:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800bb74:	687b      	ldr	r3, [r7, #4]
 800bb76:	2b00      	cmp	r3, #0
 800bb78:	d101      	bne.n	800bb7e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800bb7a:	2301      	movs	r3, #1
 800bb7c:	e04a      	b.n	800bc14 <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800bb7e:	687b      	ldr	r3, [r7, #4]
 800bb80:	223d      	movs	r2, #61	@ 0x3d
 800bb82:	5c9b      	ldrb	r3, [r3, r2]
 800bb84:	b2db      	uxtb	r3, r3
 800bb86:	2b00      	cmp	r3, #0
 800bb88:	d107      	bne.n	800bb9a <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800bb8a:	687b      	ldr	r3, [r7, #4]
 800bb8c:	223c      	movs	r2, #60	@ 0x3c
 800bb8e:	2100      	movs	r1, #0
 800bb90:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800bb92:	687b      	ldr	r3, [r7, #4]
 800bb94:	0018      	movs	r0, r3
 800bb96:	f000 f841 	bl	800bc1c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bb9a:	687b      	ldr	r3, [r7, #4]
 800bb9c:	223d      	movs	r2, #61	@ 0x3d
 800bb9e:	2102      	movs	r1, #2
 800bba0:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800bba2:	687b      	ldr	r3, [r7, #4]
 800bba4:	681a      	ldr	r2, [r3, #0]
 800bba6:	687b      	ldr	r3, [r7, #4]
 800bba8:	3304      	adds	r3, #4
 800bbaa:	0019      	movs	r1, r3
 800bbac:	0010      	movs	r0, r2
 800bbae:	f000 fab9 	bl	800c124 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800bbb2:	687b      	ldr	r3, [r7, #4]
 800bbb4:	2248      	movs	r2, #72	@ 0x48
 800bbb6:	2101      	movs	r1, #1
 800bbb8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bbba:	687b      	ldr	r3, [r7, #4]
 800bbbc:	223e      	movs	r2, #62	@ 0x3e
 800bbbe:	2101      	movs	r1, #1
 800bbc0:	5499      	strb	r1, [r3, r2]
 800bbc2:	687b      	ldr	r3, [r7, #4]
 800bbc4:	223f      	movs	r2, #63	@ 0x3f
 800bbc6:	2101      	movs	r1, #1
 800bbc8:	5499      	strb	r1, [r3, r2]
 800bbca:	687b      	ldr	r3, [r7, #4]
 800bbcc:	2240      	movs	r2, #64	@ 0x40
 800bbce:	2101      	movs	r1, #1
 800bbd0:	5499      	strb	r1, [r3, r2]
 800bbd2:	687b      	ldr	r3, [r7, #4]
 800bbd4:	2241      	movs	r2, #65	@ 0x41
 800bbd6:	2101      	movs	r1, #1
 800bbd8:	5499      	strb	r1, [r3, r2]
 800bbda:	687b      	ldr	r3, [r7, #4]
 800bbdc:	2242      	movs	r2, #66	@ 0x42
 800bbde:	2101      	movs	r1, #1
 800bbe0:	5499      	strb	r1, [r3, r2]
 800bbe2:	687b      	ldr	r3, [r7, #4]
 800bbe4:	2243      	movs	r2, #67	@ 0x43
 800bbe6:	2101      	movs	r1, #1
 800bbe8:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bbea:	687b      	ldr	r3, [r7, #4]
 800bbec:	2244      	movs	r2, #68	@ 0x44
 800bbee:	2101      	movs	r1, #1
 800bbf0:	5499      	strb	r1, [r3, r2]
 800bbf2:	687b      	ldr	r3, [r7, #4]
 800bbf4:	2245      	movs	r2, #69	@ 0x45
 800bbf6:	2101      	movs	r1, #1
 800bbf8:	5499      	strb	r1, [r3, r2]
 800bbfa:	687b      	ldr	r3, [r7, #4]
 800bbfc:	2246      	movs	r2, #70	@ 0x46
 800bbfe:	2101      	movs	r1, #1
 800bc00:	5499      	strb	r1, [r3, r2]
 800bc02:	687b      	ldr	r3, [r7, #4]
 800bc04:	2247      	movs	r2, #71	@ 0x47
 800bc06:	2101      	movs	r1, #1
 800bc08:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800bc0a:	687b      	ldr	r3, [r7, #4]
 800bc0c:	223d      	movs	r2, #61	@ 0x3d
 800bc0e:	2101      	movs	r1, #1
 800bc10:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800bc12:	2300      	movs	r3, #0
}
 800bc14:	0018      	movs	r0, r3
 800bc16:	46bd      	mov	sp, r7
 800bc18:	b002      	add	sp, #8
 800bc1a:	bd80      	pop	{r7, pc}

0800bc1c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800bc1c:	b580      	push	{r7, lr}
 800bc1e:	b082      	sub	sp, #8
 800bc20:	af00      	add	r7, sp, #0
 800bc22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800bc24:	46c0      	nop			@ (mov r8, r8)
 800bc26:	46bd      	mov	sp, r7
 800bc28:	b002      	add	sp, #8
 800bc2a:	bd80      	pop	{r7, pc}

0800bc2c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800bc2c:	b580      	push	{r7, lr}
 800bc2e:	b084      	sub	sp, #16
 800bc30:	af00      	add	r7, sp, #0
 800bc32:	6078      	str	r0, [r7, #4]
 800bc34:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800bc36:	683b      	ldr	r3, [r7, #0]
 800bc38:	2b00      	cmp	r3, #0
 800bc3a:	d108      	bne.n	800bc4e <HAL_TIM_PWM_Start+0x22>
 800bc3c:	687b      	ldr	r3, [r7, #4]
 800bc3e:	223e      	movs	r2, #62	@ 0x3e
 800bc40:	5c9b      	ldrb	r3, [r3, r2]
 800bc42:	b2db      	uxtb	r3, r3
 800bc44:	3b01      	subs	r3, #1
 800bc46:	1e5a      	subs	r2, r3, #1
 800bc48:	4193      	sbcs	r3, r2
 800bc4a:	b2db      	uxtb	r3, r3
 800bc4c:	e037      	b.n	800bcbe <HAL_TIM_PWM_Start+0x92>
 800bc4e:	683b      	ldr	r3, [r7, #0]
 800bc50:	2b04      	cmp	r3, #4
 800bc52:	d108      	bne.n	800bc66 <HAL_TIM_PWM_Start+0x3a>
 800bc54:	687b      	ldr	r3, [r7, #4]
 800bc56:	223f      	movs	r2, #63	@ 0x3f
 800bc58:	5c9b      	ldrb	r3, [r3, r2]
 800bc5a:	b2db      	uxtb	r3, r3
 800bc5c:	3b01      	subs	r3, #1
 800bc5e:	1e5a      	subs	r2, r3, #1
 800bc60:	4193      	sbcs	r3, r2
 800bc62:	b2db      	uxtb	r3, r3
 800bc64:	e02b      	b.n	800bcbe <HAL_TIM_PWM_Start+0x92>
 800bc66:	683b      	ldr	r3, [r7, #0]
 800bc68:	2b08      	cmp	r3, #8
 800bc6a:	d108      	bne.n	800bc7e <HAL_TIM_PWM_Start+0x52>
 800bc6c:	687b      	ldr	r3, [r7, #4]
 800bc6e:	2240      	movs	r2, #64	@ 0x40
 800bc70:	5c9b      	ldrb	r3, [r3, r2]
 800bc72:	b2db      	uxtb	r3, r3
 800bc74:	3b01      	subs	r3, #1
 800bc76:	1e5a      	subs	r2, r3, #1
 800bc78:	4193      	sbcs	r3, r2
 800bc7a:	b2db      	uxtb	r3, r3
 800bc7c:	e01f      	b.n	800bcbe <HAL_TIM_PWM_Start+0x92>
 800bc7e:	683b      	ldr	r3, [r7, #0]
 800bc80:	2b0c      	cmp	r3, #12
 800bc82:	d108      	bne.n	800bc96 <HAL_TIM_PWM_Start+0x6a>
 800bc84:	687b      	ldr	r3, [r7, #4]
 800bc86:	2241      	movs	r2, #65	@ 0x41
 800bc88:	5c9b      	ldrb	r3, [r3, r2]
 800bc8a:	b2db      	uxtb	r3, r3
 800bc8c:	3b01      	subs	r3, #1
 800bc8e:	1e5a      	subs	r2, r3, #1
 800bc90:	4193      	sbcs	r3, r2
 800bc92:	b2db      	uxtb	r3, r3
 800bc94:	e013      	b.n	800bcbe <HAL_TIM_PWM_Start+0x92>
 800bc96:	683b      	ldr	r3, [r7, #0]
 800bc98:	2b10      	cmp	r3, #16
 800bc9a:	d108      	bne.n	800bcae <HAL_TIM_PWM_Start+0x82>
 800bc9c:	687b      	ldr	r3, [r7, #4]
 800bc9e:	2242      	movs	r2, #66	@ 0x42
 800bca0:	5c9b      	ldrb	r3, [r3, r2]
 800bca2:	b2db      	uxtb	r3, r3
 800bca4:	3b01      	subs	r3, #1
 800bca6:	1e5a      	subs	r2, r3, #1
 800bca8:	4193      	sbcs	r3, r2
 800bcaa:	b2db      	uxtb	r3, r3
 800bcac:	e007      	b.n	800bcbe <HAL_TIM_PWM_Start+0x92>
 800bcae:	687b      	ldr	r3, [r7, #4]
 800bcb0:	2243      	movs	r2, #67	@ 0x43
 800bcb2:	5c9b      	ldrb	r3, [r3, r2]
 800bcb4:	b2db      	uxtb	r3, r3
 800bcb6:	3b01      	subs	r3, #1
 800bcb8:	1e5a      	subs	r2, r3, #1
 800bcba:	4193      	sbcs	r3, r2
 800bcbc:	b2db      	uxtb	r3, r3
 800bcbe:	2b00      	cmp	r3, #0
 800bcc0:	d001      	beq.n	800bcc6 <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 800bcc2:	2301      	movs	r3, #1
 800bcc4:	e090      	b.n	800bde8 <HAL_TIM_PWM_Start+0x1bc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800bcc6:	683b      	ldr	r3, [r7, #0]
 800bcc8:	2b00      	cmp	r3, #0
 800bcca:	d104      	bne.n	800bcd6 <HAL_TIM_PWM_Start+0xaa>
 800bccc:	687b      	ldr	r3, [r7, #4]
 800bcce:	223e      	movs	r2, #62	@ 0x3e
 800bcd0:	2102      	movs	r1, #2
 800bcd2:	5499      	strb	r1, [r3, r2]
 800bcd4:	e023      	b.n	800bd1e <HAL_TIM_PWM_Start+0xf2>
 800bcd6:	683b      	ldr	r3, [r7, #0]
 800bcd8:	2b04      	cmp	r3, #4
 800bcda:	d104      	bne.n	800bce6 <HAL_TIM_PWM_Start+0xba>
 800bcdc:	687b      	ldr	r3, [r7, #4]
 800bcde:	223f      	movs	r2, #63	@ 0x3f
 800bce0:	2102      	movs	r1, #2
 800bce2:	5499      	strb	r1, [r3, r2]
 800bce4:	e01b      	b.n	800bd1e <HAL_TIM_PWM_Start+0xf2>
 800bce6:	683b      	ldr	r3, [r7, #0]
 800bce8:	2b08      	cmp	r3, #8
 800bcea:	d104      	bne.n	800bcf6 <HAL_TIM_PWM_Start+0xca>
 800bcec:	687b      	ldr	r3, [r7, #4]
 800bcee:	2240      	movs	r2, #64	@ 0x40
 800bcf0:	2102      	movs	r1, #2
 800bcf2:	5499      	strb	r1, [r3, r2]
 800bcf4:	e013      	b.n	800bd1e <HAL_TIM_PWM_Start+0xf2>
 800bcf6:	683b      	ldr	r3, [r7, #0]
 800bcf8:	2b0c      	cmp	r3, #12
 800bcfa:	d104      	bne.n	800bd06 <HAL_TIM_PWM_Start+0xda>
 800bcfc:	687b      	ldr	r3, [r7, #4]
 800bcfe:	2241      	movs	r2, #65	@ 0x41
 800bd00:	2102      	movs	r1, #2
 800bd02:	5499      	strb	r1, [r3, r2]
 800bd04:	e00b      	b.n	800bd1e <HAL_TIM_PWM_Start+0xf2>
 800bd06:	683b      	ldr	r3, [r7, #0]
 800bd08:	2b10      	cmp	r3, #16
 800bd0a:	d104      	bne.n	800bd16 <HAL_TIM_PWM_Start+0xea>
 800bd0c:	687b      	ldr	r3, [r7, #4]
 800bd0e:	2242      	movs	r2, #66	@ 0x42
 800bd10:	2102      	movs	r1, #2
 800bd12:	5499      	strb	r1, [r3, r2]
 800bd14:	e003      	b.n	800bd1e <HAL_TIM_PWM_Start+0xf2>
 800bd16:	687b      	ldr	r3, [r7, #4]
 800bd18:	2243      	movs	r2, #67	@ 0x43
 800bd1a:	2102      	movs	r1, #2
 800bd1c:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800bd1e:	687b      	ldr	r3, [r7, #4]
 800bd20:	681b      	ldr	r3, [r3, #0]
 800bd22:	6839      	ldr	r1, [r7, #0]
 800bd24:	2201      	movs	r2, #1
 800bd26:	0018      	movs	r0, r3
 800bd28:	f000 fd58 	bl	800c7dc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800bd2c:	687b      	ldr	r3, [r7, #4]
 800bd2e:	681b      	ldr	r3, [r3, #0]
 800bd30:	4a2f      	ldr	r2, [pc, #188]	@ (800bdf0 <HAL_TIM_PWM_Start+0x1c4>)
 800bd32:	4293      	cmp	r3, r2
 800bd34:	d00e      	beq.n	800bd54 <HAL_TIM_PWM_Start+0x128>
 800bd36:	687b      	ldr	r3, [r7, #4]
 800bd38:	681b      	ldr	r3, [r3, #0]
 800bd3a:	4a2e      	ldr	r2, [pc, #184]	@ (800bdf4 <HAL_TIM_PWM_Start+0x1c8>)
 800bd3c:	4293      	cmp	r3, r2
 800bd3e:	d009      	beq.n	800bd54 <HAL_TIM_PWM_Start+0x128>
 800bd40:	687b      	ldr	r3, [r7, #4]
 800bd42:	681b      	ldr	r3, [r3, #0]
 800bd44:	4a2c      	ldr	r2, [pc, #176]	@ (800bdf8 <HAL_TIM_PWM_Start+0x1cc>)
 800bd46:	4293      	cmp	r3, r2
 800bd48:	d004      	beq.n	800bd54 <HAL_TIM_PWM_Start+0x128>
 800bd4a:	687b      	ldr	r3, [r7, #4]
 800bd4c:	681b      	ldr	r3, [r3, #0]
 800bd4e:	4a2b      	ldr	r2, [pc, #172]	@ (800bdfc <HAL_TIM_PWM_Start+0x1d0>)
 800bd50:	4293      	cmp	r3, r2
 800bd52:	d101      	bne.n	800bd58 <HAL_TIM_PWM_Start+0x12c>
 800bd54:	2301      	movs	r3, #1
 800bd56:	e000      	b.n	800bd5a <HAL_TIM_PWM_Start+0x12e>
 800bd58:	2300      	movs	r3, #0
 800bd5a:	2b00      	cmp	r3, #0
 800bd5c:	d008      	beq.n	800bd70 <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800bd5e:	687b      	ldr	r3, [r7, #4]
 800bd60:	681b      	ldr	r3, [r3, #0]
 800bd62:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800bd64:	687b      	ldr	r3, [r7, #4]
 800bd66:	681b      	ldr	r3, [r3, #0]
 800bd68:	2180      	movs	r1, #128	@ 0x80
 800bd6a:	0209      	lsls	r1, r1, #8
 800bd6c:	430a      	orrs	r2, r1
 800bd6e:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800bd70:	687b      	ldr	r3, [r7, #4]
 800bd72:	681b      	ldr	r3, [r3, #0]
 800bd74:	4a1e      	ldr	r2, [pc, #120]	@ (800bdf0 <HAL_TIM_PWM_Start+0x1c4>)
 800bd76:	4293      	cmp	r3, r2
 800bd78:	d014      	beq.n	800bda4 <HAL_TIM_PWM_Start+0x178>
 800bd7a:	687b      	ldr	r3, [r7, #4]
 800bd7c:	681a      	ldr	r2, [r3, #0]
 800bd7e:	2380      	movs	r3, #128	@ 0x80
 800bd80:	05db      	lsls	r3, r3, #23
 800bd82:	429a      	cmp	r2, r3
 800bd84:	d00e      	beq.n	800bda4 <HAL_TIM_PWM_Start+0x178>
 800bd86:	687b      	ldr	r3, [r7, #4]
 800bd88:	681b      	ldr	r3, [r3, #0]
 800bd8a:	4a1d      	ldr	r2, [pc, #116]	@ (800be00 <HAL_TIM_PWM_Start+0x1d4>)
 800bd8c:	4293      	cmp	r3, r2
 800bd8e:	d009      	beq.n	800bda4 <HAL_TIM_PWM_Start+0x178>
 800bd90:	687b      	ldr	r3, [r7, #4]
 800bd92:	681b      	ldr	r3, [r3, #0]
 800bd94:	4a1b      	ldr	r2, [pc, #108]	@ (800be04 <HAL_TIM_PWM_Start+0x1d8>)
 800bd96:	4293      	cmp	r3, r2
 800bd98:	d004      	beq.n	800bda4 <HAL_TIM_PWM_Start+0x178>
 800bd9a:	687b      	ldr	r3, [r7, #4]
 800bd9c:	681b      	ldr	r3, [r3, #0]
 800bd9e:	4a15      	ldr	r2, [pc, #84]	@ (800bdf4 <HAL_TIM_PWM_Start+0x1c8>)
 800bda0:	4293      	cmp	r3, r2
 800bda2:	d116      	bne.n	800bdd2 <HAL_TIM_PWM_Start+0x1a6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800bda4:	687b      	ldr	r3, [r7, #4]
 800bda6:	681b      	ldr	r3, [r3, #0]
 800bda8:	689b      	ldr	r3, [r3, #8]
 800bdaa:	4a17      	ldr	r2, [pc, #92]	@ (800be08 <HAL_TIM_PWM_Start+0x1dc>)
 800bdac:	4013      	ands	r3, r2
 800bdae:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bdb0:	68fb      	ldr	r3, [r7, #12]
 800bdb2:	2b06      	cmp	r3, #6
 800bdb4:	d016      	beq.n	800bde4 <HAL_TIM_PWM_Start+0x1b8>
 800bdb6:	68fa      	ldr	r2, [r7, #12]
 800bdb8:	2380      	movs	r3, #128	@ 0x80
 800bdba:	025b      	lsls	r3, r3, #9
 800bdbc:	429a      	cmp	r2, r3
 800bdbe:	d011      	beq.n	800bde4 <HAL_TIM_PWM_Start+0x1b8>
    {
      __HAL_TIM_ENABLE(htim);
 800bdc0:	687b      	ldr	r3, [r7, #4]
 800bdc2:	681b      	ldr	r3, [r3, #0]
 800bdc4:	681a      	ldr	r2, [r3, #0]
 800bdc6:	687b      	ldr	r3, [r7, #4]
 800bdc8:	681b      	ldr	r3, [r3, #0]
 800bdca:	2101      	movs	r1, #1
 800bdcc:	430a      	orrs	r2, r1
 800bdce:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bdd0:	e008      	b.n	800bde4 <HAL_TIM_PWM_Start+0x1b8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800bdd2:	687b      	ldr	r3, [r7, #4]
 800bdd4:	681b      	ldr	r3, [r3, #0]
 800bdd6:	681a      	ldr	r2, [r3, #0]
 800bdd8:	687b      	ldr	r3, [r7, #4]
 800bdda:	681b      	ldr	r3, [r3, #0]
 800bddc:	2101      	movs	r1, #1
 800bdde:	430a      	orrs	r2, r1
 800bde0:	601a      	str	r2, [r3, #0]
 800bde2:	e000      	b.n	800bde6 <HAL_TIM_PWM_Start+0x1ba>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bde4:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 800bde6:	2300      	movs	r3, #0
}
 800bde8:	0018      	movs	r0, r3
 800bdea:	46bd      	mov	sp, r7
 800bdec:	b004      	add	sp, #16
 800bdee:	bd80      	pop	{r7, pc}
 800bdf0:	40012c00 	.word	0x40012c00
 800bdf4:	40014000 	.word	0x40014000
 800bdf8:	40014400 	.word	0x40014400
 800bdfc:	40014800 	.word	0x40014800
 800be00:	40000400 	.word	0x40000400
 800be04:	40000800 	.word	0x40000800
 800be08:	00010007 	.word	0x00010007

0800be0c <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800be0c:	b580      	push	{r7, lr}
 800be0e:	b082      	sub	sp, #8
 800be10:	af00      	add	r7, sp, #0
 800be12:	6078      	str	r0, [r7, #4]
 800be14:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800be16:	687b      	ldr	r3, [r7, #4]
 800be18:	681b      	ldr	r3, [r3, #0]
 800be1a:	6839      	ldr	r1, [r7, #0]
 800be1c:	2200      	movs	r2, #0
 800be1e:	0018      	movs	r0, r3
 800be20:	f000 fcdc 	bl	800c7dc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800be24:	687b      	ldr	r3, [r7, #4]
 800be26:	681b      	ldr	r3, [r3, #0]
 800be28:	4a37      	ldr	r2, [pc, #220]	@ (800bf08 <HAL_TIM_PWM_Stop+0xfc>)
 800be2a:	4293      	cmp	r3, r2
 800be2c:	d00e      	beq.n	800be4c <HAL_TIM_PWM_Stop+0x40>
 800be2e:	687b      	ldr	r3, [r7, #4]
 800be30:	681b      	ldr	r3, [r3, #0]
 800be32:	4a36      	ldr	r2, [pc, #216]	@ (800bf0c <HAL_TIM_PWM_Stop+0x100>)
 800be34:	4293      	cmp	r3, r2
 800be36:	d009      	beq.n	800be4c <HAL_TIM_PWM_Stop+0x40>
 800be38:	687b      	ldr	r3, [r7, #4]
 800be3a:	681b      	ldr	r3, [r3, #0]
 800be3c:	4a34      	ldr	r2, [pc, #208]	@ (800bf10 <HAL_TIM_PWM_Stop+0x104>)
 800be3e:	4293      	cmp	r3, r2
 800be40:	d004      	beq.n	800be4c <HAL_TIM_PWM_Stop+0x40>
 800be42:	687b      	ldr	r3, [r7, #4]
 800be44:	681b      	ldr	r3, [r3, #0]
 800be46:	4a33      	ldr	r2, [pc, #204]	@ (800bf14 <HAL_TIM_PWM_Stop+0x108>)
 800be48:	4293      	cmp	r3, r2
 800be4a:	d101      	bne.n	800be50 <HAL_TIM_PWM_Stop+0x44>
 800be4c:	2301      	movs	r3, #1
 800be4e:	e000      	b.n	800be52 <HAL_TIM_PWM_Stop+0x46>
 800be50:	2300      	movs	r3, #0
 800be52:	2b00      	cmp	r3, #0
 800be54:	d013      	beq.n	800be7e <HAL_TIM_PWM_Stop+0x72>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800be56:	687b      	ldr	r3, [r7, #4]
 800be58:	681b      	ldr	r3, [r3, #0]
 800be5a:	6a1b      	ldr	r3, [r3, #32]
 800be5c:	4a2e      	ldr	r2, [pc, #184]	@ (800bf18 <HAL_TIM_PWM_Stop+0x10c>)
 800be5e:	4013      	ands	r3, r2
 800be60:	d10d      	bne.n	800be7e <HAL_TIM_PWM_Stop+0x72>
 800be62:	687b      	ldr	r3, [r7, #4]
 800be64:	681b      	ldr	r3, [r3, #0]
 800be66:	6a1b      	ldr	r3, [r3, #32]
 800be68:	4a2c      	ldr	r2, [pc, #176]	@ (800bf1c <HAL_TIM_PWM_Stop+0x110>)
 800be6a:	4013      	ands	r3, r2
 800be6c:	d107      	bne.n	800be7e <HAL_TIM_PWM_Stop+0x72>
 800be6e:	687b      	ldr	r3, [r7, #4]
 800be70:	681b      	ldr	r3, [r3, #0]
 800be72:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800be74:	687b      	ldr	r3, [r7, #4]
 800be76:	681b      	ldr	r3, [r3, #0]
 800be78:	4929      	ldr	r1, [pc, #164]	@ (800bf20 <HAL_TIM_PWM_Stop+0x114>)
 800be7a:	400a      	ands	r2, r1
 800be7c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800be7e:	687b      	ldr	r3, [r7, #4]
 800be80:	681b      	ldr	r3, [r3, #0]
 800be82:	6a1b      	ldr	r3, [r3, #32]
 800be84:	4a24      	ldr	r2, [pc, #144]	@ (800bf18 <HAL_TIM_PWM_Stop+0x10c>)
 800be86:	4013      	ands	r3, r2
 800be88:	d10d      	bne.n	800bea6 <HAL_TIM_PWM_Stop+0x9a>
 800be8a:	687b      	ldr	r3, [r7, #4]
 800be8c:	681b      	ldr	r3, [r3, #0]
 800be8e:	6a1b      	ldr	r3, [r3, #32]
 800be90:	4a22      	ldr	r2, [pc, #136]	@ (800bf1c <HAL_TIM_PWM_Stop+0x110>)
 800be92:	4013      	ands	r3, r2
 800be94:	d107      	bne.n	800bea6 <HAL_TIM_PWM_Stop+0x9a>
 800be96:	687b      	ldr	r3, [r7, #4]
 800be98:	681b      	ldr	r3, [r3, #0]
 800be9a:	681a      	ldr	r2, [r3, #0]
 800be9c:	687b      	ldr	r3, [r7, #4]
 800be9e:	681b      	ldr	r3, [r3, #0]
 800bea0:	2101      	movs	r1, #1
 800bea2:	438a      	bics	r2, r1
 800bea4:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800bea6:	683b      	ldr	r3, [r7, #0]
 800bea8:	2b00      	cmp	r3, #0
 800beaa:	d104      	bne.n	800beb6 <HAL_TIM_PWM_Stop+0xaa>
 800beac:	687b      	ldr	r3, [r7, #4]
 800beae:	223e      	movs	r2, #62	@ 0x3e
 800beb0:	2101      	movs	r1, #1
 800beb2:	5499      	strb	r1, [r3, r2]
 800beb4:	e023      	b.n	800befe <HAL_TIM_PWM_Stop+0xf2>
 800beb6:	683b      	ldr	r3, [r7, #0]
 800beb8:	2b04      	cmp	r3, #4
 800beba:	d104      	bne.n	800bec6 <HAL_TIM_PWM_Stop+0xba>
 800bebc:	687b      	ldr	r3, [r7, #4]
 800bebe:	223f      	movs	r2, #63	@ 0x3f
 800bec0:	2101      	movs	r1, #1
 800bec2:	5499      	strb	r1, [r3, r2]
 800bec4:	e01b      	b.n	800befe <HAL_TIM_PWM_Stop+0xf2>
 800bec6:	683b      	ldr	r3, [r7, #0]
 800bec8:	2b08      	cmp	r3, #8
 800beca:	d104      	bne.n	800bed6 <HAL_TIM_PWM_Stop+0xca>
 800becc:	687b      	ldr	r3, [r7, #4]
 800bece:	2240      	movs	r2, #64	@ 0x40
 800bed0:	2101      	movs	r1, #1
 800bed2:	5499      	strb	r1, [r3, r2]
 800bed4:	e013      	b.n	800befe <HAL_TIM_PWM_Stop+0xf2>
 800bed6:	683b      	ldr	r3, [r7, #0]
 800bed8:	2b0c      	cmp	r3, #12
 800beda:	d104      	bne.n	800bee6 <HAL_TIM_PWM_Stop+0xda>
 800bedc:	687b      	ldr	r3, [r7, #4]
 800bede:	2241      	movs	r2, #65	@ 0x41
 800bee0:	2101      	movs	r1, #1
 800bee2:	5499      	strb	r1, [r3, r2]
 800bee4:	e00b      	b.n	800befe <HAL_TIM_PWM_Stop+0xf2>
 800bee6:	683b      	ldr	r3, [r7, #0]
 800bee8:	2b10      	cmp	r3, #16
 800beea:	d104      	bne.n	800bef6 <HAL_TIM_PWM_Stop+0xea>
 800beec:	687b      	ldr	r3, [r7, #4]
 800beee:	2242      	movs	r2, #66	@ 0x42
 800bef0:	2101      	movs	r1, #1
 800bef2:	5499      	strb	r1, [r3, r2]
 800bef4:	e003      	b.n	800befe <HAL_TIM_PWM_Stop+0xf2>
 800bef6:	687b      	ldr	r3, [r7, #4]
 800bef8:	2243      	movs	r2, #67	@ 0x43
 800befa:	2101      	movs	r1, #1
 800befc:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 800befe:	2300      	movs	r3, #0
}
 800bf00:	0018      	movs	r0, r3
 800bf02:	46bd      	mov	sp, r7
 800bf04:	b002      	add	sp, #8
 800bf06:	bd80      	pop	{r7, pc}
 800bf08:	40012c00 	.word	0x40012c00
 800bf0c:	40014000 	.word	0x40014000
 800bf10:	40014400 	.word	0x40014400
 800bf14:	40014800 	.word	0x40014800
 800bf18:	00001111 	.word	0x00001111
 800bf1c:	00000444 	.word	0x00000444
 800bf20:	ffff7fff 	.word	0xffff7fff

0800bf24 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800bf24:	b580      	push	{r7, lr}
 800bf26:	b086      	sub	sp, #24
 800bf28:	af00      	add	r7, sp, #0
 800bf2a:	60f8      	str	r0, [r7, #12]
 800bf2c:	60b9      	str	r1, [r7, #8]
 800bf2e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800bf30:	2317      	movs	r3, #23
 800bf32:	18fb      	adds	r3, r7, r3
 800bf34:	2200      	movs	r2, #0
 800bf36:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800bf38:	68fb      	ldr	r3, [r7, #12]
 800bf3a:	223c      	movs	r2, #60	@ 0x3c
 800bf3c:	5c9b      	ldrb	r3, [r3, r2]
 800bf3e:	2b01      	cmp	r3, #1
 800bf40:	d101      	bne.n	800bf46 <HAL_TIM_PWM_ConfigChannel+0x22>
 800bf42:	2302      	movs	r3, #2
 800bf44:	e0e5      	b.n	800c112 <HAL_TIM_PWM_ConfigChannel+0x1ee>
 800bf46:	68fb      	ldr	r3, [r7, #12]
 800bf48:	223c      	movs	r2, #60	@ 0x3c
 800bf4a:	2101      	movs	r1, #1
 800bf4c:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 800bf4e:	687b      	ldr	r3, [r7, #4]
 800bf50:	2b14      	cmp	r3, #20
 800bf52:	d900      	bls.n	800bf56 <HAL_TIM_PWM_ConfigChannel+0x32>
 800bf54:	e0d1      	b.n	800c0fa <HAL_TIM_PWM_ConfigChannel+0x1d6>
 800bf56:	687b      	ldr	r3, [r7, #4]
 800bf58:	009a      	lsls	r2, r3, #2
 800bf5a:	4b70      	ldr	r3, [pc, #448]	@ (800c11c <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 800bf5c:	18d3      	adds	r3, r2, r3
 800bf5e:	681b      	ldr	r3, [r3, #0]
 800bf60:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800bf62:	68fb      	ldr	r3, [r7, #12]
 800bf64:	681b      	ldr	r3, [r3, #0]
 800bf66:	68ba      	ldr	r2, [r7, #8]
 800bf68:	0011      	movs	r1, r2
 800bf6a:	0018      	movs	r0, r3
 800bf6c:	f000 f972 	bl	800c254 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800bf70:	68fb      	ldr	r3, [r7, #12]
 800bf72:	681b      	ldr	r3, [r3, #0]
 800bf74:	699a      	ldr	r2, [r3, #24]
 800bf76:	68fb      	ldr	r3, [r7, #12]
 800bf78:	681b      	ldr	r3, [r3, #0]
 800bf7a:	2108      	movs	r1, #8
 800bf7c:	430a      	orrs	r2, r1
 800bf7e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800bf80:	68fb      	ldr	r3, [r7, #12]
 800bf82:	681b      	ldr	r3, [r3, #0]
 800bf84:	699a      	ldr	r2, [r3, #24]
 800bf86:	68fb      	ldr	r3, [r7, #12]
 800bf88:	681b      	ldr	r3, [r3, #0]
 800bf8a:	2104      	movs	r1, #4
 800bf8c:	438a      	bics	r2, r1
 800bf8e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800bf90:	68fb      	ldr	r3, [r7, #12]
 800bf92:	681b      	ldr	r3, [r3, #0]
 800bf94:	6999      	ldr	r1, [r3, #24]
 800bf96:	68bb      	ldr	r3, [r7, #8]
 800bf98:	691a      	ldr	r2, [r3, #16]
 800bf9a:	68fb      	ldr	r3, [r7, #12]
 800bf9c:	681b      	ldr	r3, [r3, #0]
 800bf9e:	430a      	orrs	r2, r1
 800bfa0:	619a      	str	r2, [r3, #24]
      break;
 800bfa2:	e0af      	b.n	800c104 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800bfa4:	68fb      	ldr	r3, [r7, #12]
 800bfa6:	681b      	ldr	r3, [r3, #0]
 800bfa8:	68ba      	ldr	r2, [r7, #8]
 800bfaa:	0011      	movs	r1, r2
 800bfac:	0018      	movs	r0, r3
 800bfae:	f000 f9db 	bl	800c368 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800bfb2:	68fb      	ldr	r3, [r7, #12]
 800bfb4:	681b      	ldr	r3, [r3, #0]
 800bfb6:	699a      	ldr	r2, [r3, #24]
 800bfb8:	68fb      	ldr	r3, [r7, #12]
 800bfba:	681b      	ldr	r3, [r3, #0]
 800bfbc:	2180      	movs	r1, #128	@ 0x80
 800bfbe:	0109      	lsls	r1, r1, #4
 800bfc0:	430a      	orrs	r2, r1
 800bfc2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800bfc4:	68fb      	ldr	r3, [r7, #12]
 800bfc6:	681b      	ldr	r3, [r3, #0]
 800bfc8:	699a      	ldr	r2, [r3, #24]
 800bfca:	68fb      	ldr	r3, [r7, #12]
 800bfcc:	681b      	ldr	r3, [r3, #0]
 800bfce:	4954      	ldr	r1, [pc, #336]	@ (800c120 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 800bfd0:	400a      	ands	r2, r1
 800bfd2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800bfd4:	68fb      	ldr	r3, [r7, #12]
 800bfd6:	681b      	ldr	r3, [r3, #0]
 800bfd8:	6999      	ldr	r1, [r3, #24]
 800bfda:	68bb      	ldr	r3, [r7, #8]
 800bfdc:	691b      	ldr	r3, [r3, #16]
 800bfde:	021a      	lsls	r2, r3, #8
 800bfe0:	68fb      	ldr	r3, [r7, #12]
 800bfe2:	681b      	ldr	r3, [r3, #0]
 800bfe4:	430a      	orrs	r2, r1
 800bfe6:	619a      	str	r2, [r3, #24]
      break;
 800bfe8:	e08c      	b.n	800c104 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800bfea:	68fb      	ldr	r3, [r7, #12]
 800bfec:	681b      	ldr	r3, [r3, #0]
 800bfee:	68ba      	ldr	r2, [r7, #8]
 800bff0:	0011      	movs	r1, r2
 800bff2:	0018      	movs	r0, r3
 800bff4:	f000 fa3c 	bl	800c470 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800bff8:	68fb      	ldr	r3, [r7, #12]
 800bffa:	681b      	ldr	r3, [r3, #0]
 800bffc:	69da      	ldr	r2, [r3, #28]
 800bffe:	68fb      	ldr	r3, [r7, #12]
 800c000:	681b      	ldr	r3, [r3, #0]
 800c002:	2108      	movs	r1, #8
 800c004:	430a      	orrs	r2, r1
 800c006:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800c008:	68fb      	ldr	r3, [r7, #12]
 800c00a:	681b      	ldr	r3, [r3, #0]
 800c00c:	69da      	ldr	r2, [r3, #28]
 800c00e:	68fb      	ldr	r3, [r7, #12]
 800c010:	681b      	ldr	r3, [r3, #0]
 800c012:	2104      	movs	r1, #4
 800c014:	438a      	bics	r2, r1
 800c016:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800c018:	68fb      	ldr	r3, [r7, #12]
 800c01a:	681b      	ldr	r3, [r3, #0]
 800c01c:	69d9      	ldr	r1, [r3, #28]
 800c01e:	68bb      	ldr	r3, [r7, #8]
 800c020:	691a      	ldr	r2, [r3, #16]
 800c022:	68fb      	ldr	r3, [r7, #12]
 800c024:	681b      	ldr	r3, [r3, #0]
 800c026:	430a      	orrs	r2, r1
 800c028:	61da      	str	r2, [r3, #28]
      break;
 800c02a:	e06b      	b.n	800c104 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800c02c:	68fb      	ldr	r3, [r7, #12]
 800c02e:	681b      	ldr	r3, [r3, #0]
 800c030:	68ba      	ldr	r2, [r7, #8]
 800c032:	0011      	movs	r1, r2
 800c034:	0018      	movs	r0, r3
 800c036:	f000 faa3 	bl	800c580 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800c03a:	68fb      	ldr	r3, [r7, #12]
 800c03c:	681b      	ldr	r3, [r3, #0]
 800c03e:	69da      	ldr	r2, [r3, #28]
 800c040:	68fb      	ldr	r3, [r7, #12]
 800c042:	681b      	ldr	r3, [r3, #0]
 800c044:	2180      	movs	r1, #128	@ 0x80
 800c046:	0109      	lsls	r1, r1, #4
 800c048:	430a      	orrs	r2, r1
 800c04a:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800c04c:	68fb      	ldr	r3, [r7, #12]
 800c04e:	681b      	ldr	r3, [r3, #0]
 800c050:	69da      	ldr	r2, [r3, #28]
 800c052:	68fb      	ldr	r3, [r7, #12]
 800c054:	681b      	ldr	r3, [r3, #0]
 800c056:	4932      	ldr	r1, [pc, #200]	@ (800c120 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 800c058:	400a      	ands	r2, r1
 800c05a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800c05c:	68fb      	ldr	r3, [r7, #12]
 800c05e:	681b      	ldr	r3, [r3, #0]
 800c060:	69d9      	ldr	r1, [r3, #28]
 800c062:	68bb      	ldr	r3, [r7, #8]
 800c064:	691b      	ldr	r3, [r3, #16]
 800c066:	021a      	lsls	r2, r3, #8
 800c068:	68fb      	ldr	r3, [r7, #12]
 800c06a:	681b      	ldr	r3, [r3, #0]
 800c06c:	430a      	orrs	r2, r1
 800c06e:	61da      	str	r2, [r3, #28]
      break;
 800c070:	e048      	b.n	800c104 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800c072:	68fb      	ldr	r3, [r7, #12]
 800c074:	681b      	ldr	r3, [r3, #0]
 800c076:	68ba      	ldr	r2, [r7, #8]
 800c078:	0011      	movs	r1, r2
 800c07a:	0018      	movs	r0, r3
 800c07c:	f000 faea 	bl	800c654 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800c080:	68fb      	ldr	r3, [r7, #12]
 800c082:	681b      	ldr	r3, [r3, #0]
 800c084:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800c086:	68fb      	ldr	r3, [r7, #12]
 800c088:	681b      	ldr	r3, [r3, #0]
 800c08a:	2108      	movs	r1, #8
 800c08c:	430a      	orrs	r2, r1
 800c08e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800c090:	68fb      	ldr	r3, [r7, #12]
 800c092:	681b      	ldr	r3, [r3, #0]
 800c094:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800c096:	68fb      	ldr	r3, [r7, #12]
 800c098:	681b      	ldr	r3, [r3, #0]
 800c09a:	2104      	movs	r1, #4
 800c09c:	438a      	bics	r2, r1
 800c09e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800c0a0:	68fb      	ldr	r3, [r7, #12]
 800c0a2:	681b      	ldr	r3, [r3, #0]
 800c0a4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800c0a6:	68bb      	ldr	r3, [r7, #8]
 800c0a8:	691a      	ldr	r2, [r3, #16]
 800c0aa:	68fb      	ldr	r3, [r7, #12]
 800c0ac:	681b      	ldr	r3, [r3, #0]
 800c0ae:	430a      	orrs	r2, r1
 800c0b0:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800c0b2:	e027      	b.n	800c104 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800c0b4:	68fb      	ldr	r3, [r7, #12]
 800c0b6:	681b      	ldr	r3, [r3, #0]
 800c0b8:	68ba      	ldr	r2, [r7, #8]
 800c0ba:	0011      	movs	r1, r2
 800c0bc:	0018      	movs	r0, r3
 800c0be:	f000 fb29 	bl	800c714 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800c0c2:	68fb      	ldr	r3, [r7, #12]
 800c0c4:	681b      	ldr	r3, [r3, #0]
 800c0c6:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800c0c8:	68fb      	ldr	r3, [r7, #12]
 800c0ca:	681b      	ldr	r3, [r3, #0]
 800c0cc:	2180      	movs	r1, #128	@ 0x80
 800c0ce:	0109      	lsls	r1, r1, #4
 800c0d0:	430a      	orrs	r2, r1
 800c0d2:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800c0d4:	68fb      	ldr	r3, [r7, #12]
 800c0d6:	681b      	ldr	r3, [r3, #0]
 800c0d8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800c0da:	68fb      	ldr	r3, [r7, #12]
 800c0dc:	681b      	ldr	r3, [r3, #0]
 800c0de:	4910      	ldr	r1, [pc, #64]	@ (800c120 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 800c0e0:	400a      	ands	r2, r1
 800c0e2:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800c0e4:	68fb      	ldr	r3, [r7, #12]
 800c0e6:	681b      	ldr	r3, [r3, #0]
 800c0e8:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800c0ea:	68bb      	ldr	r3, [r7, #8]
 800c0ec:	691b      	ldr	r3, [r3, #16]
 800c0ee:	021a      	lsls	r2, r3, #8
 800c0f0:	68fb      	ldr	r3, [r7, #12]
 800c0f2:	681b      	ldr	r3, [r3, #0]
 800c0f4:	430a      	orrs	r2, r1
 800c0f6:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800c0f8:	e004      	b.n	800c104 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 800c0fa:	2317      	movs	r3, #23
 800c0fc:	18fb      	adds	r3, r7, r3
 800c0fe:	2201      	movs	r2, #1
 800c100:	701a      	strb	r2, [r3, #0]
      break;
 800c102:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 800c104:	68fb      	ldr	r3, [r7, #12]
 800c106:	223c      	movs	r2, #60	@ 0x3c
 800c108:	2100      	movs	r1, #0
 800c10a:	5499      	strb	r1, [r3, r2]

  return status;
 800c10c:	2317      	movs	r3, #23
 800c10e:	18fb      	adds	r3, r7, r3
 800c110:	781b      	ldrb	r3, [r3, #0]
}
 800c112:	0018      	movs	r0, r3
 800c114:	46bd      	mov	sp, r7
 800c116:	b006      	add	sp, #24
 800c118:	bd80      	pop	{r7, pc}
 800c11a:	46c0      	nop			@ (mov r8, r8)
 800c11c:	08011d24 	.word	0x08011d24
 800c120:	fffffbff 	.word	0xfffffbff

0800c124 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800c124:	b580      	push	{r7, lr}
 800c126:	b084      	sub	sp, #16
 800c128:	af00      	add	r7, sp, #0
 800c12a:	6078      	str	r0, [r7, #4]
 800c12c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800c12e:	687b      	ldr	r3, [r7, #4]
 800c130:	681b      	ldr	r3, [r3, #0]
 800c132:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c134:	687b      	ldr	r3, [r7, #4]
 800c136:	4a3f      	ldr	r2, [pc, #252]	@ (800c234 <TIM_Base_SetConfig+0x110>)
 800c138:	4293      	cmp	r3, r2
 800c13a:	d00c      	beq.n	800c156 <TIM_Base_SetConfig+0x32>
 800c13c:	687a      	ldr	r2, [r7, #4]
 800c13e:	2380      	movs	r3, #128	@ 0x80
 800c140:	05db      	lsls	r3, r3, #23
 800c142:	429a      	cmp	r2, r3
 800c144:	d007      	beq.n	800c156 <TIM_Base_SetConfig+0x32>
 800c146:	687b      	ldr	r3, [r7, #4]
 800c148:	4a3b      	ldr	r2, [pc, #236]	@ (800c238 <TIM_Base_SetConfig+0x114>)
 800c14a:	4293      	cmp	r3, r2
 800c14c:	d003      	beq.n	800c156 <TIM_Base_SetConfig+0x32>
 800c14e:	687b      	ldr	r3, [r7, #4]
 800c150:	4a3a      	ldr	r2, [pc, #232]	@ (800c23c <TIM_Base_SetConfig+0x118>)
 800c152:	4293      	cmp	r3, r2
 800c154:	d108      	bne.n	800c168 <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c156:	68fb      	ldr	r3, [r7, #12]
 800c158:	2270      	movs	r2, #112	@ 0x70
 800c15a:	4393      	bics	r3, r2
 800c15c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800c15e:	683b      	ldr	r3, [r7, #0]
 800c160:	685b      	ldr	r3, [r3, #4]
 800c162:	68fa      	ldr	r2, [r7, #12]
 800c164:	4313      	orrs	r3, r2
 800c166:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c168:	687b      	ldr	r3, [r7, #4]
 800c16a:	4a32      	ldr	r2, [pc, #200]	@ (800c234 <TIM_Base_SetConfig+0x110>)
 800c16c:	4293      	cmp	r3, r2
 800c16e:	d01c      	beq.n	800c1aa <TIM_Base_SetConfig+0x86>
 800c170:	687a      	ldr	r2, [r7, #4]
 800c172:	2380      	movs	r3, #128	@ 0x80
 800c174:	05db      	lsls	r3, r3, #23
 800c176:	429a      	cmp	r2, r3
 800c178:	d017      	beq.n	800c1aa <TIM_Base_SetConfig+0x86>
 800c17a:	687b      	ldr	r3, [r7, #4]
 800c17c:	4a2e      	ldr	r2, [pc, #184]	@ (800c238 <TIM_Base_SetConfig+0x114>)
 800c17e:	4293      	cmp	r3, r2
 800c180:	d013      	beq.n	800c1aa <TIM_Base_SetConfig+0x86>
 800c182:	687b      	ldr	r3, [r7, #4]
 800c184:	4a2d      	ldr	r2, [pc, #180]	@ (800c23c <TIM_Base_SetConfig+0x118>)
 800c186:	4293      	cmp	r3, r2
 800c188:	d00f      	beq.n	800c1aa <TIM_Base_SetConfig+0x86>
 800c18a:	687b      	ldr	r3, [r7, #4]
 800c18c:	4a2c      	ldr	r2, [pc, #176]	@ (800c240 <TIM_Base_SetConfig+0x11c>)
 800c18e:	4293      	cmp	r3, r2
 800c190:	d00b      	beq.n	800c1aa <TIM_Base_SetConfig+0x86>
 800c192:	687b      	ldr	r3, [r7, #4]
 800c194:	4a2b      	ldr	r2, [pc, #172]	@ (800c244 <TIM_Base_SetConfig+0x120>)
 800c196:	4293      	cmp	r3, r2
 800c198:	d007      	beq.n	800c1aa <TIM_Base_SetConfig+0x86>
 800c19a:	687b      	ldr	r3, [r7, #4]
 800c19c:	4a2a      	ldr	r2, [pc, #168]	@ (800c248 <TIM_Base_SetConfig+0x124>)
 800c19e:	4293      	cmp	r3, r2
 800c1a0:	d003      	beq.n	800c1aa <TIM_Base_SetConfig+0x86>
 800c1a2:	687b      	ldr	r3, [r7, #4]
 800c1a4:	4a29      	ldr	r2, [pc, #164]	@ (800c24c <TIM_Base_SetConfig+0x128>)
 800c1a6:	4293      	cmp	r3, r2
 800c1a8:	d108      	bne.n	800c1bc <TIM_Base_SetConfig+0x98>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800c1aa:	68fb      	ldr	r3, [r7, #12]
 800c1ac:	4a28      	ldr	r2, [pc, #160]	@ (800c250 <TIM_Base_SetConfig+0x12c>)
 800c1ae:	4013      	ands	r3, r2
 800c1b0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c1b2:	683b      	ldr	r3, [r7, #0]
 800c1b4:	68db      	ldr	r3, [r3, #12]
 800c1b6:	68fa      	ldr	r2, [r7, #12]
 800c1b8:	4313      	orrs	r3, r2
 800c1ba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c1bc:	68fb      	ldr	r3, [r7, #12]
 800c1be:	2280      	movs	r2, #128	@ 0x80
 800c1c0:	4393      	bics	r3, r2
 800c1c2:	001a      	movs	r2, r3
 800c1c4:	683b      	ldr	r3, [r7, #0]
 800c1c6:	695b      	ldr	r3, [r3, #20]
 800c1c8:	4313      	orrs	r3, r2
 800c1ca:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800c1cc:	687b      	ldr	r3, [r7, #4]
 800c1ce:	68fa      	ldr	r2, [r7, #12]
 800c1d0:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c1d2:	683b      	ldr	r3, [r7, #0]
 800c1d4:	689a      	ldr	r2, [r3, #8]
 800c1d6:	687b      	ldr	r3, [r7, #4]
 800c1d8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800c1da:	683b      	ldr	r3, [r7, #0]
 800c1dc:	681a      	ldr	r2, [r3, #0]
 800c1de:	687b      	ldr	r3, [r7, #4]
 800c1e0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c1e2:	687b      	ldr	r3, [r7, #4]
 800c1e4:	4a13      	ldr	r2, [pc, #76]	@ (800c234 <TIM_Base_SetConfig+0x110>)
 800c1e6:	4293      	cmp	r3, r2
 800c1e8:	d00b      	beq.n	800c202 <TIM_Base_SetConfig+0xde>
 800c1ea:	687b      	ldr	r3, [r7, #4]
 800c1ec:	4a15      	ldr	r2, [pc, #84]	@ (800c244 <TIM_Base_SetConfig+0x120>)
 800c1ee:	4293      	cmp	r3, r2
 800c1f0:	d007      	beq.n	800c202 <TIM_Base_SetConfig+0xde>
 800c1f2:	687b      	ldr	r3, [r7, #4]
 800c1f4:	4a14      	ldr	r2, [pc, #80]	@ (800c248 <TIM_Base_SetConfig+0x124>)
 800c1f6:	4293      	cmp	r3, r2
 800c1f8:	d003      	beq.n	800c202 <TIM_Base_SetConfig+0xde>
 800c1fa:	687b      	ldr	r3, [r7, #4]
 800c1fc:	4a13      	ldr	r2, [pc, #76]	@ (800c24c <TIM_Base_SetConfig+0x128>)
 800c1fe:	4293      	cmp	r3, r2
 800c200:	d103      	bne.n	800c20a <TIM_Base_SetConfig+0xe6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800c202:	683b      	ldr	r3, [r7, #0]
 800c204:	691a      	ldr	r2, [r3, #16]
 800c206:	687b      	ldr	r3, [r7, #4]
 800c208:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800c20a:	687b      	ldr	r3, [r7, #4]
 800c20c:	2201      	movs	r2, #1
 800c20e:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800c210:	687b      	ldr	r3, [r7, #4]
 800c212:	691b      	ldr	r3, [r3, #16]
 800c214:	2201      	movs	r2, #1
 800c216:	4013      	ands	r3, r2
 800c218:	2b01      	cmp	r3, #1
 800c21a:	d106      	bne.n	800c22a <TIM_Base_SetConfig+0x106>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800c21c:	687b      	ldr	r3, [r7, #4]
 800c21e:	691b      	ldr	r3, [r3, #16]
 800c220:	2201      	movs	r2, #1
 800c222:	4393      	bics	r3, r2
 800c224:	001a      	movs	r2, r3
 800c226:	687b      	ldr	r3, [r7, #4]
 800c228:	611a      	str	r2, [r3, #16]
  }
}
 800c22a:	46c0      	nop			@ (mov r8, r8)
 800c22c:	46bd      	mov	sp, r7
 800c22e:	b004      	add	sp, #16
 800c230:	bd80      	pop	{r7, pc}
 800c232:	46c0      	nop			@ (mov r8, r8)
 800c234:	40012c00 	.word	0x40012c00
 800c238:	40000400 	.word	0x40000400
 800c23c:	40000800 	.word	0x40000800
 800c240:	40002000 	.word	0x40002000
 800c244:	40014000 	.word	0x40014000
 800c248:	40014400 	.word	0x40014400
 800c24c:	40014800 	.word	0x40014800
 800c250:	fffffcff 	.word	0xfffffcff

0800c254 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c254:	b580      	push	{r7, lr}
 800c256:	b086      	sub	sp, #24
 800c258:	af00      	add	r7, sp, #0
 800c25a:	6078      	str	r0, [r7, #4]
 800c25c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c25e:	687b      	ldr	r3, [r7, #4]
 800c260:	6a1b      	ldr	r3, [r3, #32]
 800c262:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c264:	687b      	ldr	r3, [r7, #4]
 800c266:	6a1b      	ldr	r3, [r3, #32]
 800c268:	2201      	movs	r2, #1
 800c26a:	4393      	bics	r3, r2
 800c26c:	001a      	movs	r2, r3
 800c26e:	687b      	ldr	r3, [r7, #4]
 800c270:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c272:	687b      	ldr	r3, [r7, #4]
 800c274:	685b      	ldr	r3, [r3, #4]
 800c276:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c278:	687b      	ldr	r3, [r7, #4]
 800c27a:	699b      	ldr	r3, [r3, #24]
 800c27c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800c27e:	68fb      	ldr	r3, [r7, #12]
 800c280:	4a32      	ldr	r2, [pc, #200]	@ (800c34c <TIM_OC1_SetConfig+0xf8>)
 800c282:	4013      	ands	r3, r2
 800c284:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800c286:	68fb      	ldr	r3, [r7, #12]
 800c288:	2203      	movs	r2, #3
 800c28a:	4393      	bics	r3, r2
 800c28c:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c28e:	683b      	ldr	r3, [r7, #0]
 800c290:	681b      	ldr	r3, [r3, #0]
 800c292:	68fa      	ldr	r2, [r7, #12]
 800c294:	4313      	orrs	r3, r2
 800c296:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800c298:	697b      	ldr	r3, [r7, #20]
 800c29a:	2202      	movs	r2, #2
 800c29c:	4393      	bics	r3, r2
 800c29e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800c2a0:	683b      	ldr	r3, [r7, #0]
 800c2a2:	689b      	ldr	r3, [r3, #8]
 800c2a4:	697a      	ldr	r2, [r7, #20]
 800c2a6:	4313      	orrs	r3, r2
 800c2a8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800c2aa:	687b      	ldr	r3, [r7, #4]
 800c2ac:	4a28      	ldr	r2, [pc, #160]	@ (800c350 <TIM_OC1_SetConfig+0xfc>)
 800c2ae:	4293      	cmp	r3, r2
 800c2b0:	d00b      	beq.n	800c2ca <TIM_OC1_SetConfig+0x76>
 800c2b2:	687b      	ldr	r3, [r7, #4]
 800c2b4:	4a27      	ldr	r2, [pc, #156]	@ (800c354 <TIM_OC1_SetConfig+0x100>)
 800c2b6:	4293      	cmp	r3, r2
 800c2b8:	d007      	beq.n	800c2ca <TIM_OC1_SetConfig+0x76>
 800c2ba:	687b      	ldr	r3, [r7, #4]
 800c2bc:	4a26      	ldr	r2, [pc, #152]	@ (800c358 <TIM_OC1_SetConfig+0x104>)
 800c2be:	4293      	cmp	r3, r2
 800c2c0:	d003      	beq.n	800c2ca <TIM_OC1_SetConfig+0x76>
 800c2c2:	687b      	ldr	r3, [r7, #4]
 800c2c4:	4a25      	ldr	r2, [pc, #148]	@ (800c35c <TIM_OC1_SetConfig+0x108>)
 800c2c6:	4293      	cmp	r3, r2
 800c2c8:	d10c      	bne.n	800c2e4 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800c2ca:	697b      	ldr	r3, [r7, #20]
 800c2cc:	2208      	movs	r2, #8
 800c2ce:	4393      	bics	r3, r2
 800c2d0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800c2d2:	683b      	ldr	r3, [r7, #0]
 800c2d4:	68db      	ldr	r3, [r3, #12]
 800c2d6:	697a      	ldr	r2, [r7, #20]
 800c2d8:	4313      	orrs	r3, r2
 800c2da:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800c2dc:	697b      	ldr	r3, [r7, #20]
 800c2de:	2204      	movs	r2, #4
 800c2e0:	4393      	bics	r3, r2
 800c2e2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c2e4:	687b      	ldr	r3, [r7, #4]
 800c2e6:	4a1a      	ldr	r2, [pc, #104]	@ (800c350 <TIM_OC1_SetConfig+0xfc>)
 800c2e8:	4293      	cmp	r3, r2
 800c2ea:	d00b      	beq.n	800c304 <TIM_OC1_SetConfig+0xb0>
 800c2ec:	687b      	ldr	r3, [r7, #4]
 800c2ee:	4a19      	ldr	r2, [pc, #100]	@ (800c354 <TIM_OC1_SetConfig+0x100>)
 800c2f0:	4293      	cmp	r3, r2
 800c2f2:	d007      	beq.n	800c304 <TIM_OC1_SetConfig+0xb0>
 800c2f4:	687b      	ldr	r3, [r7, #4]
 800c2f6:	4a18      	ldr	r2, [pc, #96]	@ (800c358 <TIM_OC1_SetConfig+0x104>)
 800c2f8:	4293      	cmp	r3, r2
 800c2fa:	d003      	beq.n	800c304 <TIM_OC1_SetConfig+0xb0>
 800c2fc:	687b      	ldr	r3, [r7, #4]
 800c2fe:	4a17      	ldr	r2, [pc, #92]	@ (800c35c <TIM_OC1_SetConfig+0x108>)
 800c300:	4293      	cmp	r3, r2
 800c302:	d111      	bne.n	800c328 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800c304:	693b      	ldr	r3, [r7, #16]
 800c306:	4a16      	ldr	r2, [pc, #88]	@ (800c360 <TIM_OC1_SetConfig+0x10c>)
 800c308:	4013      	ands	r3, r2
 800c30a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800c30c:	693b      	ldr	r3, [r7, #16]
 800c30e:	4a15      	ldr	r2, [pc, #84]	@ (800c364 <TIM_OC1_SetConfig+0x110>)
 800c310:	4013      	ands	r3, r2
 800c312:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800c314:	683b      	ldr	r3, [r7, #0]
 800c316:	695b      	ldr	r3, [r3, #20]
 800c318:	693a      	ldr	r2, [r7, #16]
 800c31a:	4313      	orrs	r3, r2
 800c31c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800c31e:	683b      	ldr	r3, [r7, #0]
 800c320:	699b      	ldr	r3, [r3, #24]
 800c322:	693a      	ldr	r2, [r7, #16]
 800c324:	4313      	orrs	r3, r2
 800c326:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c328:	687b      	ldr	r3, [r7, #4]
 800c32a:	693a      	ldr	r2, [r7, #16]
 800c32c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c32e:	687b      	ldr	r3, [r7, #4]
 800c330:	68fa      	ldr	r2, [r7, #12]
 800c332:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800c334:	683b      	ldr	r3, [r7, #0]
 800c336:	685a      	ldr	r2, [r3, #4]
 800c338:	687b      	ldr	r3, [r7, #4]
 800c33a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c33c:	687b      	ldr	r3, [r7, #4]
 800c33e:	697a      	ldr	r2, [r7, #20]
 800c340:	621a      	str	r2, [r3, #32]
}
 800c342:	46c0      	nop			@ (mov r8, r8)
 800c344:	46bd      	mov	sp, r7
 800c346:	b006      	add	sp, #24
 800c348:	bd80      	pop	{r7, pc}
 800c34a:	46c0      	nop			@ (mov r8, r8)
 800c34c:	fffeff8f 	.word	0xfffeff8f
 800c350:	40012c00 	.word	0x40012c00
 800c354:	40014000 	.word	0x40014000
 800c358:	40014400 	.word	0x40014400
 800c35c:	40014800 	.word	0x40014800
 800c360:	fffffeff 	.word	0xfffffeff
 800c364:	fffffdff 	.word	0xfffffdff

0800c368 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c368:	b580      	push	{r7, lr}
 800c36a:	b086      	sub	sp, #24
 800c36c:	af00      	add	r7, sp, #0
 800c36e:	6078      	str	r0, [r7, #4]
 800c370:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c372:	687b      	ldr	r3, [r7, #4]
 800c374:	6a1b      	ldr	r3, [r3, #32]
 800c376:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c378:	687b      	ldr	r3, [r7, #4]
 800c37a:	6a1b      	ldr	r3, [r3, #32]
 800c37c:	2210      	movs	r2, #16
 800c37e:	4393      	bics	r3, r2
 800c380:	001a      	movs	r2, r3
 800c382:	687b      	ldr	r3, [r7, #4]
 800c384:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c386:	687b      	ldr	r3, [r7, #4]
 800c388:	685b      	ldr	r3, [r3, #4]
 800c38a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c38c:	687b      	ldr	r3, [r7, #4]
 800c38e:	699b      	ldr	r3, [r3, #24]
 800c390:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800c392:	68fb      	ldr	r3, [r7, #12]
 800c394:	4a2e      	ldr	r2, [pc, #184]	@ (800c450 <TIM_OC2_SetConfig+0xe8>)
 800c396:	4013      	ands	r3, r2
 800c398:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800c39a:	68fb      	ldr	r3, [r7, #12]
 800c39c:	4a2d      	ldr	r2, [pc, #180]	@ (800c454 <TIM_OC2_SetConfig+0xec>)
 800c39e:	4013      	ands	r3, r2
 800c3a0:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c3a2:	683b      	ldr	r3, [r7, #0]
 800c3a4:	681b      	ldr	r3, [r3, #0]
 800c3a6:	021b      	lsls	r3, r3, #8
 800c3a8:	68fa      	ldr	r2, [r7, #12]
 800c3aa:	4313      	orrs	r3, r2
 800c3ac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800c3ae:	697b      	ldr	r3, [r7, #20]
 800c3b0:	2220      	movs	r2, #32
 800c3b2:	4393      	bics	r3, r2
 800c3b4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800c3b6:	683b      	ldr	r3, [r7, #0]
 800c3b8:	689b      	ldr	r3, [r3, #8]
 800c3ba:	011b      	lsls	r3, r3, #4
 800c3bc:	697a      	ldr	r2, [r7, #20]
 800c3be:	4313      	orrs	r3, r2
 800c3c0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800c3c2:	687b      	ldr	r3, [r7, #4]
 800c3c4:	4a24      	ldr	r2, [pc, #144]	@ (800c458 <TIM_OC2_SetConfig+0xf0>)
 800c3c6:	4293      	cmp	r3, r2
 800c3c8:	d10d      	bne.n	800c3e6 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800c3ca:	697b      	ldr	r3, [r7, #20]
 800c3cc:	2280      	movs	r2, #128	@ 0x80
 800c3ce:	4393      	bics	r3, r2
 800c3d0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800c3d2:	683b      	ldr	r3, [r7, #0]
 800c3d4:	68db      	ldr	r3, [r3, #12]
 800c3d6:	011b      	lsls	r3, r3, #4
 800c3d8:	697a      	ldr	r2, [r7, #20]
 800c3da:	4313      	orrs	r3, r2
 800c3dc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800c3de:	697b      	ldr	r3, [r7, #20]
 800c3e0:	2240      	movs	r2, #64	@ 0x40
 800c3e2:	4393      	bics	r3, r2
 800c3e4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c3e6:	687b      	ldr	r3, [r7, #4]
 800c3e8:	4a1b      	ldr	r2, [pc, #108]	@ (800c458 <TIM_OC2_SetConfig+0xf0>)
 800c3ea:	4293      	cmp	r3, r2
 800c3ec:	d00b      	beq.n	800c406 <TIM_OC2_SetConfig+0x9e>
 800c3ee:	687b      	ldr	r3, [r7, #4]
 800c3f0:	4a1a      	ldr	r2, [pc, #104]	@ (800c45c <TIM_OC2_SetConfig+0xf4>)
 800c3f2:	4293      	cmp	r3, r2
 800c3f4:	d007      	beq.n	800c406 <TIM_OC2_SetConfig+0x9e>
 800c3f6:	687b      	ldr	r3, [r7, #4]
 800c3f8:	4a19      	ldr	r2, [pc, #100]	@ (800c460 <TIM_OC2_SetConfig+0xf8>)
 800c3fa:	4293      	cmp	r3, r2
 800c3fc:	d003      	beq.n	800c406 <TIM_OC2_SetConfig+0x9e>
 800c3fe:	687b      	ldr	r3, [r7, #4]
 800c400:	4a18      	ldr	r2, [pc, #96]	@ (800c464 <TIM_OC2_SetConfig+0xfc>)
 800c402:	4293      	cmp	r3, r2
 800c404:	d113      	bne.n	800c42e <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800c406:	693b      	ldr	r3, [r7, #16]
 800c408:	4a17      	ldr	r2, [pc, #92]	@ (800c468 <TIM_OC2_SetConfig+0x100>)
 800c40a:	4013      	ands	r3, r2
 800c40c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800c40e:	693b      	ldr	r3, [r7, #16]
 800c410:	4a16      	ldr	r2, [pc, #88]	@ (800c46c <TIM_OC2_SetConfig+0x104>)
 800c412:	4013      	ands	r3, r2
 800c414:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800c416:	683b      	ldr	r3, [r7, #0]
 800c418:	695b      	ldr	r3, [r3, #20]
 800c41a:	009b      	lsls	r3, r3, #2
 800c41c:	693a      	ldr	r2, [r7, #16]
 800c41e:	4313      	orrs	r3, r2
 800c420:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800c422:	683b      	ldr	r3, [r7, #0]
 800c424:	699b      	ldr	r3, [r3, #24]
 800c426:	009b      	lsls	r3, r3, #2
 800c428:	693a      	ldr	r2, [r7, #16]
 800c42a:	4313      	orrs	r3, r2
 800c42c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c42e:	687b      	ldr	r3, [r7, #4]
 800c430:	693a      	ldr	r2, [r7, #16]
 800c432:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c434:	687b      	ldr	r3, [r7, #4]
 800c436:	68fa      	ldr	r2, [r7, #12]
 800c438:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800c43a:	683b      	ldr	r3, [r7, #0]
 800c43c:	685a      	ldr	r2, [r3, #4]
 800c43e:	687b      	ldr	r3, [r7, #4]
 800c440:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c442:	687b      	ldr	r3, [r7, #4]
 800c444:	697a      	ldr	r2, [r7, #20]
 800c446:	621a      	str	r2, [r3, #32]
}
 800c448:	46c0      	nop			@ (mov r8, r8)
 800c44a:	46bd      	mov	sp, r7
 800c44c:	b006      	add	sp, #24
 800c44e:	bd80      	pop	{r7, pc}
 800c450:	feff8fff 	.word	0xfeff8fff
 800c454:	fffffcff 	.word	0xfffffcff
 800c458:	40012c00 	.word	0x40012c00
 800c45c:	40014000 	.word	0x40014000
 800c460:	40014400 	.word	0x40014400
 800c464:	40014800 	.word	0x40014800
 800c468:	fffffbff 	.word	0xfffffbff
 800c46c:	fffff7ff 	.word	0xfffff7ff

0800c470 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c470:	b580      	push	{r7, lr}
 800c472:	b086      	sub	sp, #24
 800c474:	af00      	add	r7, sp, #0
 800c476:	6078      	str	r0, [r7, #4]
 800c478:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c47a:	687b      	ldr	r3, [r7, #4]
 800c47c:	6a1b      	ldr	r3, [r3, #32]
 800c47e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800c480:	687b      	ldr	r3, [r7, #4]
 800c482:	6a1b      	ldr	r3, [r3, #32]
 800c484:	4a33      	ldr	r2, [pc, #204]	@ (800c554 <TIM_OC3_SetConfig+0xe4>)
 800c486:	401a      	ands	r2, r3
 800c488:	687b      	ldr	r3, [r7, #4]
 800c48a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c48c:	687b      	ldr	r3, [r7, #4]
 800c48e:	685b      	ldr	r3, [r3, #4]
 800c490:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c492:	687b      	ldr	r3, [r7, #4]
 800c494:	69db      	ldr	r3, [r3, #28]
 800c496:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800c498:	68fb      	ldr	r3, [r7, #12]
 800c49a:	4a2f      	ldr	r2, [pc, #188]	@ (800c558 <TIM_OC3_SetConfig+0xe8>)
 800c49c:	4013      	ands	r3, r2
 800c49e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800c4a0:	68fb      	ldr	r3, [r7, #12]
 800c4a2:	2203      	movs	r2, #3
 800c4a4:	4393      	bics	r3, r2
 800c4a6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c4a8:	683b      	ldr	r3, [r7, #0]
 800c4aa:	681b      	ldr	r3, [r3, #0]
 800c4ac:	68fa      	ldr	r2, [r7, #12]
 800c4ae:	4313      	orrs	r3, r2
 800c4b0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800c4b2:	697b      	ldr	r3, [r7, #20]
 800c4b4:	4a29      	ldr	r2, [pc, #164]	@ (800c55c <TIM_OC3_SetConfig+0xec>)
 800c4b6:	4013      	ands	r3, r2
 800c4b8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800c4ba:	683b      	ldr	r3, [r7, #0]
 800c4bc:	689b      	ldr	r3, [r3, #8]
 800c4be:	021b      	lsls	r3, r3, #8
 800c4c0:	697a      	ldr	r2, [r7, #20]
 800c4c2:	4313      	orrs	r3, r2
 800c4c4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800c4c6:	687b      	ldr	r3, [r7, #4]
 800c4c8:	4a25      	ldr	r2, [pc, #148]	@ (800c560 <TIM_OC3_SetConfig+0xf0>)
 800c4ca:	4293      	cmp	r3, r2
 800c4cc:	d10d      	bne.n	800c4ea <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800c4ce:	697b      	ldr	r3, [r7, #20]
 800c4d0:	4a24      	ldr	r2, [pc, #144]	@ (800c564 <TIM_OC3_SetConfig+0xf4>)
 800c4d2:	4013      	ands	r3, r2
 800c4d4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800c4d6:	683b      	ldr	r3, [r7, #0]
 800c4d8:	68db      	ldr	r3, [r3, #12]
 800c4da:	021b      	lsls	r3, r3, #8
 800c4dc:	697a      	ldr	r2, [r7, #20]
 800c4de:	4313      	orrs	r3, r2
 800c4e0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800c4e2:	697b      	ldr	r3, [r7, #20]
 800c4e4:	4a20      	ldr	r2, [pc, #128]	@ (800c568 <TIM_OC3_SetConfig+0xf8>)
 800c4e6:	4013      	ands	r3, r2
 800c4e8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c4ea:	687b      	ldr	r3, [r7, #4]
 800c4ec:	4a1c      	ldr	r2, [pc, #112]	@ (800c560 <TIM_OC3_SetConfig+0xf0>)
 800c4ee:	4293      	cmp	r3, r2
 800c4f0:	d00b      	beq.n	800c50a <TIM_OC3_SetConfig+0x9a>
 800c4f2:	687b      	ldr	r3, [r7, #4]
 800c4f4:	4a1d      	ldr	r2, [pc, #116]	@ (800c56c <TIM_OC3_SetConfig+0xfc>)
 800c4f6:	4293      	cmp	r3, r2
 800c4f8:	d007      	beq.n	800c50a <TIM_OC3_SetConfig+0x9a>
 800c4fa:	687b      	ldr	r3, [r7, #4]
 800c4fc:	4a1c      	ldr	r2, [pc, #112]	@ (800c570 <TIM_OC3_SetConfig+0x100>)
 800c4fe:	4293      	cmp	r3, r2
 800c500:	d003      	beq.n	800c50a <TIM_OC3_SetConfig+0x9a>
 800c502:	687b      	ldr	r3, [r7, #4]
 800c504:	4a1b      	ldr	r2, [pc, #108]	@ (800c574 <TIM_OC3_SetConfig+0x104>)
 800c506:	4293      	cmp	r3, r2
 800c508:	d113      	bne.n	800c532 <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800c50a:	693b      	ldr	r3, [r7, #16]
 800c50c:	4a1a      	ldr	r2, [pc, #104]	@ (800c578 <TIM_OC3_SetConfig+0x108>)
 800c50e:	4013      	ands	r3, r2
 800c510:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800c512:	693b      	ldr	r3, [r7, #16]
 800c514:	4a19      	ldr	r2, [pc, #100]	@ (800c57c <TIM_OC3_SetConfig+0x10c>)
 800c516:	4013      	ands	r3, r2
 800c518:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800c51a:	683b      	ldr	r3, [r7, #0]
 800c51c:	695b      	ldr	r3, [r3, #20]
 800c51e:	011b      	lsls	r3, r3, #4
 800c520:	693a      	ldr	r2, [r7, #16]
 800c522:	4313      	orrs	r3, r2
 800c524:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800c526:	683b      	ldr	r3, [r7, #0]
 800c528:	699b      	ldr	r3, [r3, #24]
 800c52a:	011b      	lsls	r3, r3, #4
 800c52c:	693a      	ldr	r2, [r7, #16]
 800c52e:	4313      	orrs	r3, r2
 800c530:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c532:	687b      	ldr	r3, [r7, #4]
 800c534:	693a      	ldr	r2, [r7, #16]
 800c536:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c538:	687b      	ldr	r3, [r7, #4]
 800c53a:	68fa      	ldr	r2, [r7, #12]
 800c53c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800c53e:	683b      	ldr	r3, [r7, #0]
 800c540:	685a      	ldr	r2, [r3, #4]
 800c542:	687b      	ldr	r3, [r7, #4]
 800c544:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c546:	687b      	ldr	r3, [r7, #4]
 800c548:	697a      	ldr	r2, [r7, #20]
 800c54a:	621a      	str	r2, [r3, #32]
}
 800c54c:	46c0      	nop			@ (mov r8, r8)
 800c54e:	46bd      	mov	sp, r7
 800c550:	b006      	add	sp, #24
 800c552:	bd80      	pop	{r7, pc}
 800c554:	fffffeff 	.word	0xfffffeff
 800c558:	fffeff8f 	.word	0xfffeff8f
 800c55c:	fffffdff 	.word	0xfffffdff
 800c560:	40012c00 	.word	0x40012c00
 800c564:	fffff7ff 	.word	0xfffff7ff
 800c568:	fffffbff 	.word	0xfffffbff
 800c56c:	40014000 	.word	0x40014000
 800c570:	40014400 	.word	0x40014400
 800c574:	40014800 	.word	0x40014800
 800c578:	ffffefff 	.word	0xffffefff
 800c57c:	ffffdfff 	.word	0xffffdfff

0800c580 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c580:	b580      	push	{r7, lr}
 800c582:	b086      	sub	sp, #24
 800c584:	af00      	add	r7, sp, #0
 800c586:	6078      	str	r0, [r7, #4]
 800c588:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c58a:	687b      	ldr	r3, [r7, #4]
 800c58c:	6a1b      	ldr	r3, [r3, #32]
 800c58e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800c590:	687b      	ldr	r3, [r7, #4]
 800c592:	6a1b      	ldr	r3, [r3, #32]
 800c594:	4a26      	ldr	r2, [pc, #152]	@ (800c630 <TIM_OC4_SetConfig+0xb0>)
 800c596:	401a      	ands	r2, r3
 800c598:	687b      	ldr	r3, [r7, #4]
 800c59a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c59c:	687b      	ldr	r3, [r7, #4]
 800c59e:	685b      	ldr	r3, [r3, #4]
 800c5a0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c5a2:	687b      	ldr	r3, [r7, #4]
 800c5a4:	69db      	ldr	r3, [r3, #28]
 800c5a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800c5a8:	68fb      	ldr	r3, [r7, #12]
 800c5aa:	4a22      	ldr	r2, [pc, #136]	@ (800c634 <TIM_OC4_SetConfig+0xb4>)
 800c5ac:	4013      	ands	r3, r2
 800c5ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800c5b0:	68fb      	ldr	r3, [r7, #12]
 800c5b2:	4a21      	ldr	r2, [pc, #132]	@ (800c638 <TIM_OC4_SetConfig+0xb8>)
 800c5b4:	4013      	ands	r3, r2
 800c5b6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c5b8:	683b      	ldr	r3, [r7, #0]
 800c5ba:	681b      	ldr	r3, [r3, #0]
 800c5bc:	021b      	lsls	r3, r3, #8
 800c5be:	68fa      	ldr	r2, [r7, #12]
 800c5c0:	4313      	orrs	r3, r2
 800c5c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800c5c4:	693b      	ldr	r3, [r7, #16]
 800c5c6:	4a1d      	ldr	r2, [pc, #116]	@ (800c63c <TIM_OC4_SetConfig+0xbc>)
 800c5c8:	4013      	ands	r3, r2
 800c5ca:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800c5cc:	683b      	ldr	r3, [r7, #0]
 800c5ce:	689b      	ldr	r3, [r3, #8]
 800c5d0:	031b      	lsls	r3, r3, #12
 800c5d2:	693a      	ldr	r2, [r7, #16]
 800c5d4:	4313      	orrs	r3, r2
 800c5d6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c5d8:	687b      	ldr	r3, [r7, #4]
 800c5da:	4a19      	ldr	r2, [pc, #100]	@ (800c640 <TIM_OC4_SetConfig+0xc0>)
 800c5dc:	4293      	cmp	r3, r2
 800c5de:	d00b      	beq.n	800c5f8 <TIM_OC4_SetConfig+0x78>
 800c5e0:	687b      	ldr	r3, [r7, #4]
 800c5e2:	4a18      	ldr	r2, [pc, #96]	@ (800c644 <TIM_OC4_SetConfig+0xc4>)
 800c5e4:	4293      	cmp	r3, r2
 800c5e6:	d007      	beq.n	800c5f8 <TIM_OC4_SetConfig+0x78>
 800c5e8:	687b      	ldr	r3, [r7, #4]
 800c5ea:	4a17      	ldr	r2, [pc, #92]	@ (800c648 <TIM_OC4_SetConfig+0xc8>)
 800c5ec:	4293      	cmp	r3, r2
 800c5ee:	d003      	beq.n	800c5f8 <TIM_OC4_SetConfig+0x78>
 800c5f0:	687b      	ldr	r3, [r7, #4]
 800c5f2:	4a16      	ldr	r2, [pc, #88]	@ (800c64c <TIM_OC4_SetConfig+0xcc>)
 800c5f4:	4293      	cmp	r3, r2
 800c5f6:	d109      	bne.n	800c60c <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800c5f8:	697b      	ldr	r3, [r7, #20]
 800c5fa:	4a15      	ldr	r2, [pc, #84]	@ (800c650 <TIM_OC4_SetConfig+0xd0>)
 800c5fc:	4013      	ands	r3, r2
 800c5fe:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800c600:	683b      	ldr	r3, [r7, #0]
 800c602:	695b      	ldr	r3, [r3, #20]
 800c604:	019b      	lsls	r3, r3, #6
 800c606:	697a      	ldr	r2, [r7, #20]
 800c608:	4313      	orrs	r3, r2
 800c60a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c60c:	687b      	ldr	r3, [r7, #4]
 800c60e:	697a      	ldr	r2, [r7, #20]
 800c610:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c612:	687b      	ldr	r3, [r7, #4]
 800c614:	68fa      	ldr	r2, [r7, #12]
 800c616:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800c618:	683b      	ldr	r3, [r7, #0]
 800c61a:	685a      	ldr	r2, [r3, #4]
 800c61c:	687b      	ldr	r3, [r7, #4]
 800c61e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c620:	687b      	ldr	r3, [r7, #4]
 800c622:	693a      	ldr	r2, [r7, #16]
 800c624:	621a      	str	r2, [r3, #32]
}
 800c626:	46c0      	nop			@ (mov r8, r8)
 800c628:	46bd      	mov	sp, r7
 800c62a:	b006      	add	sp, #24
 800c62c:	bd80      	pop	{r7, pc}
 800c62e:	46c0      	nop			@ (mov r8, r8)
 800c630:	ffffefff 	.word	0xffffefff
 800c634:	feff8fff 	.word	0xfeff8fff
 800c638:	fffffcff 	.word	0xfffffcff
 800c63c:	ffffdfff 	.word	0xffffdfff
 800c640:	40012c00 	.word	0x40012c00
 800c644:	40014000 	.word	0x40014000
 800c648:	40014400 	.word	0x40014400
 800c64c:	40014800 	.word	0x40014800
 800c650:	ffffbfff 	.word	0xffffbfff

0800c654 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800c654:	b580      	push	{r7, lr}
 800c656:	b086      	sub	sp, #24
 800c658:	af00      	add	r7, sp, #0
 800c65a:	6078      	str	r0, [r7, #4]
 800c65c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c65e:	687b      	ldr	r3, [r7, #4]
 800c660:	6a1b      	ldr	r3, [r3, #32]
 800c662:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800c664:	687b      	ldr	r3, [r7, #4]
 800c666:	6a1b      	ldr	r3, [r3, #32]
 800c668:	4a23      	ldr	r2, [pc, #140]	@ (800c6f8 <TIM_OC5_SetConfig+0xa4>)
 800c66a:	401a      	ands	r2, r3
 800c66c:	687b      	ldr	r3, [r7, #4]
 800c66e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c670:	687b      	ldr	r3, [r7, #4]
 800c672:	685b      	ldr	r3, [r3, #4]
 800c674:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800c676:	687b      	ldr	r3, [r7, #4]
 800c678:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c67a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800c67c:	68fb      	ldr	r3, [r7, #12]
 800c67e:	4a1f      	ldr	r2, [pc, #124]	@ (800c6fc <TIM_OC5_SetConfig+0xa8>)
 800c680:	4013      	ands	r3, r2
 800c682:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c684:	683b      	ldr	r3, [r7, #0]
 800c686:	681b      	ldr	r3, [r3, #0]
 800c688:	68fa      	ldr	r2, [r7, #12]
 800c68a:	4313      	orrs	r3, r2
 800c68c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800c68e:	693b      	ldr	r3, [r7, #16]
 800c690:	4a1b      	ldr	r2, [pc, #108]	@ (800c700 <TIM_OC5_SetConfig+0xac>)
 800c692:	4013      	ands	r3, r2
 800c694:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800c696:	683b      	ldr	r3, [r7, #0]
 800c698:	689b      	ldr	r3, [r3, #8]
 800c69a:	041b      	lsls	r3, r3, #16
 800c69c:	693a      	ldr	r2, [r7, #16]
 800c69e:	4313      	orrs	r3, r2
 800c6a0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c6a2:	687b      	ldr	r3, [r7, #4]
 800c6a4:	4a17      	ldr	r2, [pc, #92]	@ (800c704 <TIM_OC5_SetConfig+0xb0>)
 800c6a6:	4293      	cmp	r3, r2
 800c6a8:	d00b      	beq.n	800c6c2 <TIM_OC5_SetConfig+0x6e>
 800c6aa:	687b      	ldr	r3, [r7, #4]
 800c6ac:	4a16      	ldr	r2, [pc, #88]	@ (800c708 <TIM_OC5_SetConfig+0xb4>)
 800c6ae:	4293      	cmp	r3, r2
 800c6b0:	d007      	beq.n	800c6c2 <TIM_OC5_SetConfig+0x6e>
 800c6b2:	687b      	ldr	r3, [r7, #4]
 800c6b4:	4a15      	ldr	r2, [pc, #84]	@ (800c70c <TIM_OC5_SetConfig+0xb8>)
 800c6b6:	4293      	cmp	r3, r2
 800c6b8:	d003      	beq.n	800c6c2 <TIM_OC5_SetConfig+0x6e>
 800c6ba:	687b      	ldr	r3, [r7, #4]
 800c6bc:	4a14      	ldr	r2, [pc, #80]	@ (800c710 <TIM_OC5_SetConfig+0xbc>)
 800c6be:	4293      	cmp	r3, r2
 800c6c0:	d109      	bne.n	800c6d6 <TIM_OC5_SetConfig+0x82>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800c6c2:	697b      	ldr	r3, [r7, #20]
 800c6c4:	4a0c      	ldr	r2, [pc, #48]	@ (800c6f8 <TIM_OC5_SetConfig+0xa4>)
 800c6c6:	4013      	ands	r3, r2
 800c6c8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800c6ca:	683b      	ldr	r3, [r7, #0]
 800c6cc:	695b      	ldr	r3, [r3, #20]
 800c6ce:	021b      	lsls	r3, r3, #8
 800c6d0:	697a      	ldr	r2, [r7, #20]
 800c6d2:	4313      	orrs	r3, r2
 800c6d4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c6d6:	687b      	ldr	r3, [r7, #4]
 800c6d8:	697a      	ldr	r2, [r7, #20]
 800c6da:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800c6dc:	687b      	ldr	r3, [r7, #4]
 800c6de:	68fa      	ldr	r2, [r7, #12]
 800c6e0:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800c6e2:	683b      	ldr	r3, [r7, #0]
 800c6e4:	685a      	ldr	r2, [r3, #4]
 800c6e6:	687b      	ldr	r3, [r7, #4]
 800c6e8:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c6ea:	687b      	ldr	r3, [r7, #4]
 800c6ec:	693a      	ldr	r2, [r7, #16]
 800c6ee:	621a      	str	r2, [r3, #32]
}
 800c6f0:	46c0      	nop			@ (mov r8, r8)
 800c6f2:	46bd      	mov	sp, r7
 800c6f4:	b006      	add	sp, #24
 800c6f6:	bd80      	pop	{r7, pc}
 800c6f8:	fffeffff 	.word	0xfffeffff
 800c6fc:	fffeff8f 	.word	0xfffeff8f
 800c700:	fffdffff 	.word	0xfffdffff
 800c704:	40012c00 	.word	0x40012c00
 800c708:	40014000 	.word	0x40014000
 800c70c:	40014400 	.word	0x40014400
 800c710:	40014800 	.word	0x40014800

0800c714 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800c714:	b580      	push	{r7, lr}
 800c716:	b086      	sub	sp, #24
 800c718:	af00      	add	r7, sp, #0
 800c71a:	6078      	str	r0, [r7, #4]
 800c71c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c71e:	687b      	ldr	r3, [r7, #4]
 800c720:	6a1b      	ldr	r3, [r3, #32]
 800c722:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800c724:	687b      	ldr	r3, [r7, #4]
 800c726:	6a1b      	ldr	r3, [r3, #32]
 800c728:	4a24      	ldr	r2, [pc, #144]	@ (800c7bc <TIM_OC6_SetConfig+0xa8>)
 800c72a:	401a      	ands	r2, r3
 800c72c:	687b      	ldr	r3, [r7, #4]
 800c72e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c730:	687b      	ldr	r3, [r7, #4]
 800c732:	685b      	ldr	r3, [r3, #4]
 800c734:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800c736:	687b      	ldr	r3, [r7, #4]
 800c738:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c73a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800c73c:	68fb      	ldr	r3, [r7, #12]
 800c73e:	4a20      	ldr	r2, [pc, #128]	@ (800c7c0 <TIM_OC6_SetConfig+0xac>)
 800c740:	4013      	ands	r3, r2
 800c742:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c744:	683b      	ldr	r3, [r7, #0]
 800c746:	681b      	ldr	r3, [r3, #0]
 800c748:	021b      	lsls	r3, r3, #8
 800c74a:	68fa      	ldr	r2, [r7, #12]
 800c74c:	4313      	orrs	r3, r2
 800c74e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800c750:	693b      	ldr	r3, [r7, #16]
 800c752:	4a1c      	ldr	r2, [pc, #112]	@ (800c7c4 <TIM_OC6_SetConfig+0xb0>)
 800c754:	4013      	ands	r3, r2
 800c756:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800c758:	683b      	ldr	r3, [r7, #0]
 800c75a:	689b      	ldr	r3, [r3, #8]
 800c75c:	051b      	lsls	r3, r3, #20
 800c75e:	693a      	ldr	r2, [r7, #16]
 800c760:	4313      	orrs	r3, r2
 800c762:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c764:	687b      	ldr	r3, [r7, #4]
 800c766:	4a18      	ldr	r2, [pc, #96]	@ (800c7c8 <TIM_OC6_SetConfig+0xb4>)
 800c768:	4293      	cmp	r3, r2
 800c76a:	d00b      	beq.n	800c784 <TIM_OC6_SetConfig+0x70>
 800c76c:	687b      	ldr	r3, [r7, #4]
 800c76e:	4a17      	ldr	r2, [pc, #92]	@ (800c7cc <TIM_OC6_SetConfig+0xb8>)
 800c770:	4293      	cmp	r3, r2
 800c772:	d007      	beq.n	800c784 <TIM_OC6_SetConfig+0x70>
 800c774:	687b      	ldr	r3, [r7, #4]
 800c776:	4a16      	ldr	r2, [pc, #88]	@ (800c7d0 <TIM_OC6_SetConfig+0xbc>)
 800c778:	4293      	cmp	r3, r2
 800c77a:	d003      	beq.n	800c784 <TIM_OC6_SetConfig+0x70>
 800c77c:	687b      	ldr	r3, [r7, #4]
 800c77e:	4a15      	ldr	r2, [pc, #84]	@ (800c7d4 <TIM_OC6_SetConfig+0xc0>)
 800c780:	4293      	cmp	r3, r2
 800c782:	d109      	bne.n	800c798 <TIM_OC6_SetConfig+0x84>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800c784:	697b      	ldr	r3, [r7, #20]
 800c786:	4a14      	ldr	r2, [pc, #80]	@ (800c7d8 <TIM_OC6_SetConfig+0xc4>)
 800c788:	4013      	ands	r3, r2
 800c78a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800c78c:	683b      	ldr	r3, [r7, #0]
 800c78e:	695b      	ldr	r3, [r3, #20]
 800c790:	029b      	lsls	r3, r3, #10
 800c792:	697a      	ldr	r2, [r7, #20]
 800c794:	4313      	orrs	r3, r2
 800c796:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c798:	687b      	ldr	r3, [r7, #4]
 800c79a:	697a      	ldr	r2, [r7, #20]
 800c79c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800c79e:	687b      	ldr	r3, [r7, #4]
 800c7a0:	68fa      	ldr	r2, [r7, #12]
 800c7a2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800c7a4:	683b      	ldr	r3, [r7, #0]
 800c7a6:	685a      	ldr	r2, [r3, #4]
 800c7a8:	687b      	ldr	r3, [r7, #4]
 800c7aa:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c7ac:	687b      	ldr	r3, [r7, #4]
 800c7ae:	693a      	ldr	r2, [r7, #16]
 800c7b0:	621a      	str	r2, [r3, #32]
}
 800c7b2:	46c0      	nop			@ (mov r8, r8)
 800c7b4:	46bd      	mov	sp, r7
 800c7b6:	b006      	add	sp, #24
 800c7b8:	bd80      	pop	{r7, pc}
 800c7ba:	46c0      	nop			@ (mov r8, r8)
 800c7bc:	ffefffff 	.word	0xffefffff
 800c7c0:	feff8fff 	.word	0xfeff8fff
 800c7c4:	ffdfffff 	.word	0xffdfffff
 800c7c8:	40012c00 	.word	0x40012c00
 800c7cc:	40014000 	.word	0x40014000
 800c7d0:	40014400 	.word	0x40014400
 800c7d4:	40014800 	.word	0x40014800
 800c7d8:	fffbffff 	.word	0xfffbffff

0800c7dc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800c7dc:	b580      	push	{r7, lr}
 800c7de:	b086      	sub	sp, #24
 800c7e0:	af00      	add	r7, sp, #0
 800c7e2:	60f8      	str	r0, [r7, #12]
 800c7e4:	60b9      	str	r1, [r7, #8]
 800c7e6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800c7e8:	68bb      	ldr	r3, [r7, #8]
 800c7ea:	221f      	movs	r2, #31
 800c7ec:	4013      	ands	r3, r2
 800c7ee:	2201      	movs	r2, #1
 800c7f0:	409a      	lsls	r2, r3
 800c7f2:	0013      	movs	r3, r2
 800c7f4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800c7f6:	68fb      	ldr	r3, [r7, #12]
 800c7f8:	6a1b      	ldr	r3, [r3, #32]
 800c7fa:	697a      	ldr	r2, [r7, #20]
 800c7fc:	43d2      	mvns	r2, r2
 800c7fe:	401a      	ands	r2, r3
 800c800:	68fb      	ldr	r3, [r7, #12]
 800c802:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800c804:	68fb      	ldr	r3, [r7, #12]
 800c806:	6a1a      	ldr	r2, [r3, #32]
 800c808:	68bb      	ldr	r3, [r7, #8]
 800c80a:	211f      	movs	r1, #31
 800c80c:	400b      	ands	r3, r1
 800c80e:	6879      	ldr	r1, [r7, #4]
 800c810:	4099      	lsls	r1, r3
 800c812:	000b      	movs	r3, r1
 800c814:	431a      	orrs	r2, r3
 800c816:	68fb      	ldr	r3, [r7, #12]
 800c818:	621a      	str	r2, [r3, #32]
}
 800c81a:	46c0      	nop			@ (mov r8, r8)
 800c81c:	46bd      	mov	sp, r7
 800c81e:	b006      	add	sp, #24
 800c820:	bd80      	pop	{r7, pc}
	...

0800c824 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800c824:	b580      	push	{r7, lr}
 800c826:	b084      	sub	sp, #16
 800c828:	af00      	add	r7, sp, #0
 800c82a:	6078      	str	r0, [r7, #4]
 800c82c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800c82e:	2300      	movs	r3, #0
 800c830:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800c832:	687b      	ldr	r3, [r7, #4]
 800c834:	223c      	movs	r2, #60	@ 0x3c
 800c836:	5c9b      	ldrb	r3, [r3, r2]
 800c838:	2b01      	cmp	r3, #1
 800c83a:	d101      	bne.n	800c840 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800c83c:	2302      	movs	r3, #2
 800c83e:	e06f      	b.n	800c920 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
 800c840:	687b      	ldr	r3, [r7, #4]
 800c842:	223c      	movs	r2, #60	@ 0x3c
 800c844:	2101      	movs	r1, #1
 800c846:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800c848:	68fb      	ldr	r3, [r7, #12]
 800c84a:	22ff      	movs	r2, #255	@ 0xff
 800c84c:	4393      	bics	r3, r2
 800c84e:	001a      	movs	r2, r3
 800c850:	683b      	ldr	r3, [r7, #0]
 800c852:	68db      	ldr	r3, [r3, #12]
 800c854:	4313      	orrs	r3, r2
 800c856:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800c858:	68fb      	ldr	r3, [r7, #12]
 800c85a:	4a33      	ldr	r2, [pc, #204]	@ (800c928 <HAL_TIMEx_ConfigBreakDeadTime+0x104>)
 800c85c:	401a      	ands	r2, r3
 800c85e:	683b      	ldr	r3, [r7, #0]
 800c860:	689b      	ldr	r3, [r3, #8]
 800c862:	4313      	orrs	r3, r2
 800c864:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800c866:	68fb      	ldr	r3, [r7, #12]
 800c868:	4a30      	ldr	r2, [pc, #192]	@ (800c92c <HAL_TIMEx_ConfigBreakDeadTime+0x108>)
 800c86a:	401a      	ands	r2, r3
 800c86c:	683b      	ldr	r3, [r7, #0]
 800c86e:	685b      	ldr	r3, [r3, #4]
 800c870:	4313      	orrs	r3, r2
 800c872:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800c874:	68fb      	ldr	r3, [r7, #12]
 800c876:	4a2e      	ldr	r2, [pc, #184]	@ (800c930 <HAL_TIMEx_ConfigBreakDeadTime+0x10c>)
 800c878:	401a      	ands	r2, r3
 800c87a:	683b      	ldr	r3, [r7, #0]
 800c87c:	681b      	ldr	r3, [r3, #0]
 800c87e:	4313      	orrs	r3, r2
 800c880:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800c882:	68fb      	ldr	r3, [r7, #12]
 800c884:	4a2b      	ldr	r2, [pc, #172]	@ (800c934 <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 800c886:	401a      	ands	r2, r3
 800c888:	683b      	ldr	r3, [r7, #0]
 800c88a:	691b      	ldr	r3, [r3, #16]
 800c88c:	4313      	orrs	r3, r2
 800c88e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800c890:	68fb      	ldr	r3, [r7, #12]
 800c892:	4a29      	ldr	r2, [pc, #164]	@ (800c938 <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 800c894:	401a      	ands	r2, r3
 800c896:	683b      	ldr	r3, [r7, #0]
 800c898:	695b      	ldr	r3, [r3, #20]
 800c89a:	4313      	orrs	r3, r2
 800c89c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800c89e:	68fb      	ldr	r3, [r7, #12]
 800c8a0:	4a26      	ldr	r2, [pc, #152]	@ (800c93c <HAL_TIMEx_ConfigBreakDeadTime+0x118>)
 800c8a2:	401a      	ands	r2, r3
 800c8a4:	683b      	ldr	r3, [r7, #0]
 800c8a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c8a8:	4313      	orrs	r3, r2
 800c8aa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800c8ac:	68fb      	ldr	r3, [r7, #12]
 800c8ae:	4a24      	ldr	r2, [pc, #144]	@ (800c940 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 800c8b0:	401a      	ands	r2, r3
 800c8b2:	683b      	ldr	r3, [r7, #0]
 800c8b4:	699b      	ldr	r3, [r3, #24]
 800c8b6:	041b      	lsls	r3, r3, #16
 800c8b8:	4313      	orrs	r3, r2
 800c8ba:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800c8bc:	68fb      	ldr	r3, [r7, #12]
 800c8be:	4a21      	ldr	r2, [pc, #132]	@ (800c944 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 800c8c0:	401a      	ands	r2, r3
 800c8c2:	683b      	ldr	r3, [r7, #0]
 800c8c4:	69db      	ldr	r3, [r3, #28]
 800c8c6:	4313      	orrs	r3, r2
 800c8c8:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800c8ca:	687b      	ldr	r3, [r7, #4]
 800c8cc:	681b      	ldr	r3, [r3, #0]
 800c8ce:	4a1e      	ldr	r2, [pc, #120]	@ (800c948 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 800c8d0:	4293      	cmp	r3, r2
 800c8d2:	d11c      	bne.n	800c90e <HAL_TIMEx_ConfigBreakDeadTime+0xea>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800c8d4:	68fb      	ldr	r3, [r7, #12]
 800c8d6:	4a1d      	ldr	r2, [pc, #116]	@ (800c94c <HAL_TIMEx_ConfigBreakDeadTime+0x128>)
 800c8d8:	401a      	ands	r2, r3
 800c8da:	683b      	ldr	r3, [r7, #0]
 800c8dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c8de:	051b      	lsls	r3, r3, #20
 800c8e0:	4313      	orrs	r3, r2
 800c8e2:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800c8e4:	68fb      	ldr	r3, [r7, #12]
 800c8e6:	4a1a      	ldr	r2, [pc, #104]	@ (800c950 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>)
 800c8e8:	401a      	ands	r2, r3
 800c8ea:	683b      	ldr	r3, [r7, #0]
 800c8ec:	6a1b      	ldr	r3, [r3, #32]
 800c8ee:	4313      	orrs	r3, r2
 800c8f0:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800c8f2:	68fb      	ldr	r3, [r7, #12]
 800c8f4:	4a17      	ldr	r2, [pc, #92]	@ (800c954 <HAL_TIMEx_ConfigBreakDeadTime+0x130>)
 800c8f6:	401a      	ands	r2, r3
 800c8f8:	683b      	ldr	r3, [r7, #0]
 800c8fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c8fc:	4313      	orrs	r3, r2
 800c8fe:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800c900:	68fb      	ldr	r3, [r7, #12]
 800c902:	4a15      	ldr	r2, [pc, #84]	@ (800c958 <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 800c904:	401a      	ands	r2, r3
 800c906:	683b      	ldr	r3, [r7, #0]
 800c908:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c90a:	4313      	orrs	r3, r2
 800c90c:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800c90e:	687b      	ldr	r3, [r7, #4]
 800c910:	681b      	ldr	r3, [r3, #0]
 800c912:	68fa      	ldr	r2, [r7, #12]
 800c914:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800c916:	687b      	ldr	r3, [r7, #4]
 800c918:	223c      	movs	r2, #60	@ 0x3c
 800c91a:	2100      	movs	r1, #0
 800c91c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800c91e:	2300      	movs	r3, #0
}
 800c920:	0018      	movs	r0, r3
 800c922:	46bd      	mov	sp, r7
 800c924:	b004      	add	sp, #16
 800c926:	bd80      	pop	{r7, pc}
 800c928:	fffffcff 	.word	0xfffffcff
 800c92c:	fffffbff 	.word	0xfffffbff
 800c930:	fffff7ff 	.word	0xfffff7ff
 800c934:	ffffefff 	.word	0xffffefff
 800c938:	ffffdfff 	.word	0xffffdfff
 800c93c:	ffffbfff 	.word	0xffffbfff
 800c940:	fff0ffff 	.word	0xfff0ffff
 800c944:	efffffff 	.word	0xefffffff
 800c948:	40012c00 	.word	0x40012c00
 800c94c:	ff0fffff 	.word	0xff0fffff
 800c950:	feffffff 	.word	0xfeffffff
 800c954:	fdffffff 	.word	0xfdffffff
 800c958:	dfffffff 	.word	0xdfffffff

0800c95c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800c95c:	b580      	push	{r7, lr}
 800c95e:	b082      	sub	sp, #8
 800c960:	af00      	add	r7, sp, #0
 800c962:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800c964:	687b      	ldr	r3, [r7, #4]
 800c966:	2b00      	cmp	r3, #0
 800c968:	d101      	bne.n	800c96e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800c96a:	2301      	movs	r3, #1
 800c96c:	e046      	b.n	800c9fc <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800c96e:	687b      	ldr	r3, [r7, #4]
 800c970:	2288      	movs	r2, #136	@ 0x88
 800c972:	589b      	ldr	r3, [r3, r2]
 800c974:	2b00      	cmp	r3, #0
 800c976:	d107      	bne.n	800c988 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800c978:	687b      	ldr	r3, [r7, #4]
 800c97a:	2284      	movs	r2, #132	@ 0x84
 800c97c:	2100      	movs	r1, #0
 800c97e:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800c980:	687b      	ldr	r3, [r7, #4]
 800c982:	0018      	movs	r0, r3
 800c984:	f7fa febe 	bl	8007704 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800c988:	687b      	ldr	r3, [r7, #4]
 800c98a:	2288      	movs	r2, #136	@ 0x88
 800c98c:	2124      	movs	r1, #36	@ 0x24
 800c98e:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 800c990:	687b      	ldr	r3, [r7, #4]
 800c992:	681b      	ldr	r3, [r3, #0]
 800c994:	681a      	ldr	r2, [r3, #0]
 800c996:	687b      	ldr	r3, [r7, #4]
 800c998:	681b      	ldr	r3, [r3, #0]
 800c99a:	2101      	movs	r1, #1
 800c99c:	438a      	bics	r2, r1
 800c99e:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800c9a0:	687b      	ldr	r3, [r7, #4]
 800c9a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c9a4:	2b00      	cmp	r3, #0
 800c9a6:	d003      	beq.n	800c9b0 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 800c9a8:	687b      	ldr	r3, [r7, #4]
 800c9aa:	0018      	movs	r0, r3
 800c9ac:	f000 fd0c 	bl	800d3c8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800c9b0:	687b      	ldr	r3, [r7, #4]
 800c9b2:	0018      	movs	r0, r3
 800c9b4:	f000 f9b2 	bl	800cd1c <UART_SetConfig>
 800c9b8:	0003      	movs	r3, r0
 800c9ba:	2b01      	cmp	r3, #1
 800c9bc:	d101      	bne.n	800c9c2 <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 800c9be:	2301      	movs	r3, #1
 800c9c0:	e01c      	b.n	800c9fc <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800c9c2:	687b      	ldr	r3, [r7, #4]
 800c9c4:	681b      	ldr	r3, [r3, #0]
 800c9c6:	685a      	ldr	r2, [r3, #4]
 800c9c8:	687b      	ldr	r3, [r7, #4]
 800c9ca:	681b      	ldr	r3, [r3, #0]
 800c9cc:	490d      	ldr	r1, [pc, #52]	@ (800ca04 <HAL_UART_Init+0xa8>)
 800c9ce:	400a      	ands	r2, r1
 800c9d0:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800c9d2:	687b      	ldr	r3, [r7, #4]
 800c9d4:	681b      	ldr	r3, [r3, #0]
 800c9d6:	689a      	ldr	r2, [r3, #8]
 800c9d8:	687b      	ldr	r3, [r7, #4]
 800c9da:	681b      	ldr	r3, [r3, #0]
 800c9dc:	212a      	movs	r1, #42	@ 0x2a
 800c9de:	438a      	bics	r2, r1
 800c9e0:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800c9e2:	687b      	ldr	r3, [r7, #4]
 800c9e4:	681b      	ldr	r3, [r3, #0]
 800c9e6:	681a      	ldr	r2, [r3, #0]
 800c9e8:	687b      	ldr	r3, [r7, #4]
 800c9ea:	681b      	ldr	r3, [r3, #0]
 800c9ec:	2101      	movs	r1, #1
 800c9ee:	430a      	orrs	r2, r1
 800c9f0:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800c9f2:	687b      	ldr	r3, [r7, #4]
 800c9f4:	0018      	movs	r0, r3
 800c9f6:	f000 fd9b 	bl	800d530 <UART_CheckIdleState>
 800c9fa:	0003      	movs	r3, r0
}
 800c9fc:	0018      	movs	r0, r3
 800c9fe:	46bd      	mov	sp, r7
 800ca00:	b002      	add	sp, #8
 800ca02:	bd80      	pop	{r7, pc}
 800ca04:	ffffb7ff 	.word	0xffffb7ff

0800ca08 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ca08:	b580      	push	{r7, lr}
 800ca0a:	b08a      	sub	sp, #40	@ 0x28
 800ca0c:	af02      	add	r7, sp, #8
 800ca0e:	60f8      	str	r0, [r7, #12]
 800ca10:	60b9      	str	r1, [r7, #8]
 800ca12:	603b      	str	r3, [r7, #0]
 800ca14:	1dbb      	adds	r3, r7, #6
 800ca16:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800ca18:	68fb      	ldr	r3, [r7, #12]
 800ca1a:	2288      	movs	r2, #136	@ 0x88
 800ca1c:	589b      	ldr	r3, [r3, r2]
 800ca1e:	2b20      	cmp	r3, #32
 800ca20:	d000      	beq.n	800ca24 <HAL_UART_Transmit+0x1c>
 800ca22:	e090      	b.n	800cb46 <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 800ca24:	68bb      	ldr	r3, [r7, #8]
 800ca26:	2b00      	cmp	r3, #0
 800ca28:	d003      	beq.n	800ca32 <HAL_UART_Transmit+0x2a>
 800ca2a:	1dbb      	adds	r3, r7, #6
 800ca2c:	881b      	ldrh	r3, [r3, #0]
 800ca2e:	2b00      	cmp	r3, #0
 800ca30:	d101      	bne.n	800ca36 <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 800ca32:	2301      	movs	r3, #1
 800ca34:	e088      	b.n	800cb48 <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ca36:	68fb      	ldr	r3, [r7, #12]
 800ca38:	689a      	ldr	r2, [r3, #8]
 800ca3a:	2380      	movs	r3, #128	@ 0x80
 800ca3c:	015b      	lsls	r3, r3, #5
 800ca3e:	429a      	cmp	r2, r3
 800ca40:	d109      	bne.n	800ca56 <HAL_UART_Transmit+0x4e>
 800ca42:	68fb      	ldr	r3, [r7, #12]
 800ca44:	691b      	ldr	r3, [r3, #16]
 800ca46:	2b00      	cmp	r3, #0
 800ca48:	d105      	bne.n	800ca56 <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800ca4a:	68bb      	ldr	r3, [r7, #8]
 800ca4c:	2201      	movs	r2, #1
 800ca4e:	4013      	ands	r3, r2
 800ca50:	d001      	beq.n	800ca56 <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 800ca52:	2301      	movs	r3, #1
 800ca54:	e078      	b.n	800cb48 <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ca56:	68fb      	ldr	r3, [r7, #12]
 800ca58:	2290      	movs	r2, #144	@ 0x90
 800ca5a:	2100      	movs	r1, #0
 800ca5c:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800ca5e:	68fb      	ldr	r3, [r7, #12]
 800ca60:	2288      	movs	r2, #136	@ 0x88
 800ca62:	2121      	movs	r1, #33	@ 0x21
 800ca64:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800ca66:	f7fb fdef 	bl	8008648 <HAL_GetTick>
 800ca6a:	0003      	movs	r3, r0
 800ca6c:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 800ca6e:	68fb      	ldr	r3, [r7, #12]
 800ca70:	1dba      	adds	r2, r7, #6
 800ca72:	2154      	movs	r1, #84	@ 0x54
 800ca74:	8812      	ldrh	r2, [r2, #0]
 800ca76:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 800ca78:	68fb      	ldr	r3, [r7, #12]
 800ca7a:	1dba      	adds	r2, r7, #6
 800ca7c:	2156      	movs	r1, #86	@ 0x56
 800ca7e:	8812      	ldrh	r2, [r2, #0]
 800ca80:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ca82:	68fb      	ldr	r3, [r7, #12]
 800ca84:	689a      	ldr	r2, [r3, #8]
 800ca86:	2380      	movs	r3, #128	@ 0x80
 800ca88:	015b      	lsls	r3, r3, #5
 800ca8a:	429a      	cmp	r2, r3
 800ca8c:	d108      	bne.n	800caa0 <HAL_UART_Transmit+0x98>
 800ca8e:	68fb      	ldr	r3, [r7, #12]
 800ca90:	691b      	ldr	r3, [r3, #16]
 800ca92:	2b00      	cmp	r3, #0
 800ca94:	d104      	bne.n	800caa0 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 800ca96:	2300      	movs	r3, #0
 800ca98:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800ca9a:	68bb      	ldr	r3, [r7, #8]
 800ca9c:	61bb      	str	r3, [r7, #24]
 800ca9e:	e003      	b.n	800caa8 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 800caa0:	68bb      	ldr	r3, [r7, #8]
 800caa2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800caa4:	2300      	movs	r3, #0
 800caa6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800caa8:	e030      	b.n	800cb0c <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800caaa:	697a      	ldr	r2, [r7, #20]
 800caac:	68f8      	ldr	r0, [r7, #12]
 800caae:	683b      	ldr	r3, [r7, #0]
 800cab0:	9300      	str	r3, [sp, #0]
 800cab2:	0013      	movs	r3, r2
 800cab4:	2200      	movs	r2, #0
 800cab6:	2180      	movs	r1, #128	@ 0x80
 800cab8:	f000 fde4 	bl	800d684 <UART_WaitOnFlagUntilTimeout>
 800cabc:	1e03      	subs	r3, r0, #0
 800cabe:	d005      	beq.n	800cacc <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 800cac0:	68fb      	ldr	r3, [r7, #12]
 800cac2:	2288      	movs	r2, #136	@ 0x88
 800cac4:	2120      	movs	r1, #32
 800cac6:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 800cac8:	2303      	movs	r3, #3
 800caca:	e03d      	b.n	800cb48 <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 800cacc:	69fb      	ldr	r3, [r7, #28]
 800cace:	2b00      	cmp	r3, #0
 800cad0:	d10b      	bne.n	800caea <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800cad2:	69bb      	ldr	r3, [r7, #24]
 800cad4:	881b      	ldrh	r3, [r3, #0]
 800cad6:	001a      	movs	r2, r3
 800cad8:	68fb      	ldr	r3, [r7, #12]
 800cada:	681b      	ldr	r3, [r3, #0]
 800cadc:	05d2      	lsls	r2, r2, #23
 800cade:	0dd2      	lsrs	r2, r2, #23
 800cae0:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800cae2:	69bb      	ldr	r3, [r7, #24]
 800cae4:	3302      	adds	r3, #2
 800cae6:	61bb      	str	r3, [r7, #24]
 800cae8:	e007      	b.n	800cafa <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800caea:	69fb      	ldr	r3, [r7, #28]
 800caec:	781a      	ldrb	r2, [r3, #0]
 800caee:	68fb      	ldr	r3, [r7, #12]
 800caf0:	681b      	ldr	r3, [r3, #0]
 800caf2:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800caf4:	69fb      	ldr	r3, [r7, #28]
 800caf6:	3301      	adds	r3, #1
 800caf8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800cafa:	68fb      	ldr	r3, [r7, #12]
 800cafc:	2256      	movs	r2, #86	@ 0x56
 800cafe:	5a9b      	ldrh	r3, [r3, r2]
 800cb00:	b29b      	uxth	r3, r3
 800cb02:	3b01      	subs	r3, #1
 800cb04:	b299      	uxth	r1, r3
 800cb06:	68fb      	ldr	r3, [r7, #12]
 800cb08:	2256      	movs	r2, #86	@ 0x56
 800cb0a:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 800cb0c:	68fb      	ldr	r3, [r7, #12]
 800cb0e:	2256      	movs	r2, #86	@ 0x56
 800cb10:	5a9b      	ldrh	r3, [r3, r2]
 800cb12:	b29b      	uxth	r3, r3
 800cb14:	2b00      	cmp	r3, #0
 800cb16:	d1c8      	bne.n	800caaa <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800cb18:	697a      	ldr	r2, [r7, #20]
 800cb1a:	68f8      	ldr	r0, [r7, #12]
 800cb1c:	683b      	ldr	r3, [r7, #0]
 800cb1e:	9300      	str	r3, [sp, #0]
 800cb20:	0013      	movs	r3, r2
 800cb22:	2200      	movs	r2, #0
 800cb24:	2140      	movs	r1, #64	@ 0x40
 800cb26:	f000 fdad 	bl	800d684 <UART_WaitOnFlagUntilTimeout>
 800cb2a:	1e03      	subs	r3, r0, #0
 800cb2c:	d005      	beq.n	800cb3a <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 800cb2e:	68fb      	ldr	r3, [r7, #12]
 800cb30:	2288      	movs	r2, #136	@ 0x88
 800cb32:	2120      	movs	r1, #32
 800cb34:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 800cb36:	2303      	movs	r3, #3
 800cb38:	e006      	b.n	800cb48 <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800cb3a:	68fb      	ldr	r3, [r7, #12]
 800cb3c:	2288      	movs	r2, #136	@ 0x88
 800cb3e:	2120      	movs	r1, #32
 800cb40:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 800cb42:	2300      	movs	r3, #0
 800cb44:	e000      	b.n	800cb48 <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 800cb46:	2302      	movs	r3, #2
  }
}
 800cb48:	0018      	movs	r0, r3
 800cb4a:	46bd      	mov	sp, r7
 800cb4c:	b008      	add	sp, #32
 800cb4e:	bd80      	pop	{r7, pc}

0800cb50 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800cb50:	b580      	push	{r7, lr}
 800cb52:	b08a      	sub	sp, #40	@ 0x28
 800cb54:	af02      	add	r7, sp, #8
 800cb56:	60f8      	str	r0, [r7, #12]
 800cb58:	60b9      	str	r1, [r7, #8]
 800cb5a:	603b      	str	r3, [r7, #0]
 800cb5c:	1dbb      	adds	r3, r7, #6
 800cb5e:	801a      	strh	r2, [r3, #0]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800cb60:	68fb      	ldr	r3, [r7, #12]
 800cb62:	228c      	movs	r2, #140	@ 0x8c
 800cb64:	589b      	ldr	r3, [r3, r2]
 800cb66:	2b20      	cmp	r3, #32
 800cb68:	d000      	beq.n	800cb6c <HAL_UART_Receive+0x1c>
 800cb6a:	e0d0      	b.n	800cd0e <HAL_UART_Receive+0x1be>
  {
    if ((pData == NULL) || (Size == 0U))
 800cb6c:	68bb      	ldr	r3, [r7, #8]
 800cb6e:	2b00      	cmp	r3, #0
 800cb70:	d003      	beq.n	800cb7a <HAL_UART_Receive+0x2a>
 800cb72:	1dbb      	adds	r3, r7, #6
 800cb74:	881b      	ldrh	r3, [r3, #0]
 800cb76:	2b00      	cmp	r3, #0
 800cb78:	d101      	bne.n	800cb7e <HAL_UART_Receive+0x2e>
    {
      return  HAL_ERROR;
 800cb7a:	2301      	movs	r3, #1
 800cb7c:	e0c8      	b.n	800cd10 <HAL_UART_Receive+0x1c0>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800cb7e:	68fb      	ldr	r3, [r7, #12]
 800cb80:	689a      	ldr	r2, [r3, #8]
 800cb82:	2380      	movs	r3, #128	@ 0x80
 800cb84:	015b      	lsls	r3, r3, #5
 800cb86:	429a      	cmp	r2, r3
 800cb88:	d109      	bne.n	800cb9e <HAL_UART_Receive+0x4e>
 800cb8a:	68fb      	ldr	r3, [r7, #12]
 800cb8c:	691b      	ldr	r3, [r3, #16]
 800cb8e:	2b00      	cmp	r3, #0
 800cb90:	d105      	bne.n	800cb9e <HAL_UART_Receive+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800cb92:	68bb      	ldr	r3, [r7, #8]
 800cb94:	2201      	movs	r2, #1
 800cb96:	4013      	ands	r3, r2
 800cb98:	d001      	beq.n	800cb9e <HAL_UART_Receive+0x4e>
      {
        return  HAL_ERROR;
 800cb9a:	2301      	movs	r3, #1
 800cb9c:	e0b8      	b.n	800cd10 <HAL_UART_Receive+0x1c0>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cb9e:	68fb      	ldr	r3, [r7, #12]
 800cba0:	2290      	movs	r2, #144	@ 0x90
 800cba2:	2100      	movs	r1, #0
 800cba4:	5099      	str	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800cba6:	68fb      	ldr	r3, [r7, #12]
 800cba8:	228c      	movs	r2, #140	@ 0x8c
 800cbaa:	2122      	movs	r1, #34	@ 0x22
 800cbac:	5099      	str	r1, [r3, r2]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cbae:	68fb      	ldr	r3, [r7, #12]
 800cbb0:	2200      	movs	r2, #0
 800cbb2:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800cbb4:	f7fb fd48 	bl	8008648 <HAL_GetTick>
 800cbb8:	0003      	movs	r3, r0
 800cbba:	617b      	str	r3, [r7, #20]

    huart->RxXferSize  = Size;
 800cbbc:	68fb      	ldr	r3, [r7, #12]
 800cbbe:	1dba      	adds	r2, r7, #6
 800cbc0:	215c      	movs	r1, #92	@ 0x5c
 800cbc2:	8812      	ldrh	r2, [r2, #0]
 800cbc4:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 800cbc6:	68fb      	ldr	r3, [r7, #12]
 800cbc8:	1dba      	adds	r2, r7, #6
 800cbca:	215e      	movs	r1, #94	@ 0x5e
 800cbcc:	8812      	ldrh	r2, [r2, #0]
 800cbce:	525a      	strh	r2, [r3, r1]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800cbd0:	68fb      	ldr	r3, [r7, #12]
 800cbd2:	689a      	ldr	r2, [r3, #8]
 800cbd4:	2380      	movs	r3, #128	@ 0x80
 800cbd6:	015b      	lsls	r3, r3, #5
 800cbd8:	429a      	cmp	r2, r3
 800cbda:	d10d      	bne.n	800cbf8 <HAL_UART_Receive+0xa8>
 800cbdc:	68fb      	ldr	r3, [r7, #12]
 800cbde:	691b      	ldr	r3, [r3, #16]
 800cbe0:	2b00      	cmp	r3, #0
 800cbe2:	d104      	bne.n	800cbee <HAL_UART_Receive+0x9e>
 800cbe4:	68fb      	ldr	r3, [r7, #12]
 800cbe6:	2260      	movs	r2, #96	@ 0x60
 800cbe8:	494b      	ldr	r1, [pc, #300]	@ (800cd18 <HAL_UART_Receive+0x1c8>)
 800cbea:	5299      	strh	r1, [r3, r2]
 800cbec:	e02e      	b.n	800cc4c <HAL_UART_Receive+0xfc>
 800cbee:	68fb      	ldr	r3, [r7, #12]
 800cbf0:	2260      	movs	r2, #96	@ 0x60
 800cbf2:	21ff      	movs	r1, #255	@ 0xff
 800cbf4:	5299      	strh	r1, [r3, r2]
 800cbf6:	e029      	b.n	800cc4c <HAL_UART_Receive+0xfc>
 800cbf8:	68fb      	ldr	r3, [r7, #12]
 800cbfa:	689b      	ldr	r3, [r3, #8]
 800cbfc:	2b00      	cmp	r3, #0
 800cbfe:	d10d      	bne.n	800cc1c <HAL_UART_Receive+0xcc>
 800cc00:	68fb      	ldr	r3, [r7, #12]
 800cc02:	691b      	ldr	r3, [r3, #16]
 800cc04:	2b00      	cmp	r3, #0
 800cc06:	d104      	bne.n	800cc12 <HAL_UART_Receive+0xc2>
 800cc08:	68fb      	ldr	r3, [r7, #12]
 800cc0a:	2260      	movs	r2, #96	@ 0x60
 800cc0c:	21ff      	movs	r1, #255	@ 0xff
 800cc0e:	5299      	strh	r1, [r3, r2]
 800cc10:	e01c      	b.n	800cc4c <HAL_UART_Receive+0xfc>
 800cc12:	68fb      	ldr	r3, [r7, #12]
 800cc14:	2260      	movs	r2, #96	@ 0x60
 800cc16:	217f      	movs	r1, #127	@ 0x7f
 800cc18:	5299      	strh	r1, [r3, r2]
 800cc1a:	e017      	b.n	800cc4c <HAL_UART_Receive+0xfc>
 800cc1c:	68fb      	ldr	r3, [r7, #12]
 800cc1e:	689a      	ldr	r2, [r3, #8]
 800cc20:	2380      	movs	r3, #128	@ 0x80
 800cc22:	055b      	lsls	r3, r3, #21
 800cc24:	429a      	cmp	r2, r3
 800cc26:	d10d      	bne.n	800cc44 <HAL_UART_Receive+0xf4>
 800cc28:	68fb      	ldr	r3, [r7, #12]
 800cc2a:	691b      	ldr	r3, [r3, #16]
 800cc2c:	2b00      	cmp	r3, #0
 800cc2e:	d104      	bne.n	800cc3a <HAL_UART_Receive+0xea>
 800cc30:	68fb      	ldr	r3, [r7, #12]
 800cc32:	2260      	movs	r2, #96	@ 0x60
 800cc34:	217f      	movs	r1, #127	@ 0x7f
 800cc36:	5299      	strh	r1, [r3, r2]
 800cc38:	e008      	b.n	800cc4c <HAL_UART_Receive+0xfc>
 800cc3a:	68fb      	ldr	r3, [r7, #12]
 800cc3c:	2260      	movs	r2, #96	@ 0x60
 800cc3e:	213f      	movs	r1, #63	@ 0x3f
 800cc40:	5299      	strh	r1, [r3, r2]
 800cc42:	e003      	b.n	800cc4c <HAL_UART_Receive+0xfc>
 800cc44:	68fb      	ldr	r3, [r7, #12]
 800cc46:	2260      	movs	r2, #96	@ 0x60
 800cc48:	2100      	movs	r1, #0
 800cc4a:	5299      	strh	r1, [r3, r2]
    uhMask = huart->Mask;
 800cc4c:	2312      	movs	r3, #18
 800cc4e:	18fb      	adds	r3, r7, r3
 800cc50:	68fa      	ldr	r2, [r7, #12]
 800cc52:	2160      	movs	r1, #96	@ 0x60
 800cc54:	5a52      	ldrh	r2, [r2, r1]
 800cc56:	801a      	strh	r2, [r3, #0]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800cc58:	68fb      	ldr	r3, [r7, #12]
 800cc5a:	689a      	ldr	r2, [r3, #8]
 800cc5c:	2380      	movs	r3, #128	@ 0x80
 800cc5e:	015b      	lsls	r3, r3, #5
 800cc60:	429a      	cmp	r2, r3
 800cc62:	d108      	bne.n	800cc76 <HAL_UART_Receive+0x126>
 800cc64:	68fb      	ldr	r3, [r7, #12]
 800cc66:	691b      	ldr	r3, [r3, #16]
 800cc68:	2b00      	cmp	r3, #0
 800cc6a:	d104      	bne.n	800cc76 <HAL_UART_Receive+0x126>
    {
      pdata8bits  = NULL;
 800cc6c:	2300      	movs	r3, #0
 800cc6e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800cc70:	68bb      	ldr	r3, [r7, #8]
 800cc72:	61bb      	str	r3, [r7, #24]
 800cc74:	e003      	b.n	800cc7e <HAL_UART_Receive+0x12e>
    }
    else
    {
      pdata8bits  = pData;
 800cc76:	68bb      	ldr	r3, [r7, #8]
 800cc78:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800cc7a:	2300      	movs	r3, #0
 800cc7c:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800cc7e:	e03a      	b.n	800ccf6 <HAL_UART_Receive+0x1a6>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800cc80:	697a      	ldr	r2, [r7, #20]
 800cc82:	68f8      	ldr	r0, [r7, #12]
 800cc84:	683b      	ldr	r3, [r7, #0]
 800cc86:	9300      	str	r3, [sp, #0]
 800cc88:	0013      	movs	r3, r2
 800cc8a:	2200      	movs	r2, #0
 800cc8c:	2120      	movs	r1, #32
 800cc8e:	f000 fcf9 	bl	800d684 <UART_WaitOnFlagUntilTimeout>
 800cc92:	1e03      	subs	r3, r0, #0
 800cc94:	d005      	beq.n	800cca2 <HAL_UART_Receive+0x152>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800cc96:	68fb      	ldr	r3, [r7, #12]
 800cc98:	228c      	movs	r2, #140	@ 0x8c
 800cc9a:	2120      	movs	r1, #32
 800cc9c:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 800cc9e:	2303      	movs	r3, #3
 800cca0:	e036      	b.n	800cd10 <HAL_UART_Receive+0x1c0>
      }
      if (pdata8bits == NULL)
 800cca2:	69fb      	ldr	r3, [r7, #28]
 800cca4:	2b00      	cmp	r3, #0
 800cca6:	d10e      	bne.n	800ccc6 <HAL_UART_Receive+0x176>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800cca8:	68fb      	ldr	r3, [r7, #12]
 800ccaa:	681b      	ldr	r3, [r3, #0]
 800ccac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ccae:	b29b      	uxth	r3, r3
 800ccb0:	2212      	movs	r2, #18
 800ccb2:	18ba      	adds	r2, r7, r2
 800ccb4:	8812      	ldrh	r2, [r2, #0]
 800ccb6:	4013      	ands	r3, r2
 800ccb8:	b29a      	uxth	r2, r3
 800ccba:	69bb      	ldr	r3, [r7, #24]
 800ccbc:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800ccbe:	69bb      	ldr	r3, [r7, #24]
 800ccc0:	3302      	adds	r3, #2
 800ccc2:	61bb      	str	r3, [r7, #24]
 800ccc4:	e00e      	b.n	800cce4 <HAL_UART_Receive+0x194>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800ccc6:	68fb      	ldr	r3, [r7, #12]
 800ccc8:	681b      	ldr	r3, [r3, #0]
 800ccca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cccc:	b2db      	uxtb	r3, r3
 800ccce:	2212      	movs	r2, #18
 800ccd0:	18ba      	adds	r2, r7, r2
 800ccd2:	8812      	ldrh	r2, [r2, #0]
 800ccd4:	b2d2      	uxtb	r2, r2
 800ccd6:	4013      	ands	r3, r2
 800ccd8:	b2da      	uxtb	r2, r3
 800ccda:	69fb      	ldr	r3, [r7, #28]
 800ccdc:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 800ccde:	69fb      	ldr	r3, [r7, #28]
 800cce0:	3301      	adds	r3, #1
 800cce2:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800cce4:	68fb      	ldr	r3, [r7, #12]
 800cce6:	225e      	movs	r2, #94	@ 0x5e
 800cce8:	5a9b      	ldrh	r3, [r3, r2]
 800ccea:	b29b      	uxth	r3, r3
 800ccec:	3b01      	subs	r3, #1
 800ccee:	b299      	uxth	r1, r3
 800ccf0:	68fb      	ldr	r3, [r7, #12]
 800ccf2:	225e      	movs	r2, #94	@ 0x5e
 800ccf4:	5299      	strh	r1, [r3, r2]
    while (huart->RxXferCount > 0U)
 800ccf6:	68fb      	ldr	r3, [r7, #12]
 800ccf8:	225e      	movs	r2, #94	@ 0x5e
 800ccfa:	5a9b      	ldrh	r3, [r3, r2]
 800ccfc:	b29b      	uxth	r3, r3
 800ccfe:	2b00      	cmp	r3, #0
 800cd00:	d1be      	bne.n	800cc80 <HAL_UART_Receive+0x130>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800cd02:	68fb      	ldr	r3, [r7, #12]
 800cd04:	228c      	movs	r2, #140	@ 0x8c
 800cd06:	2120      	movs	r1, #32
 800cd08:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 800cd0a:	2300      	movs	r3, #0
 800cd0c:	e000      	b.n	800cd10 <HAL_UART_Receive+0x1c0>
  }
  else
  {
    return HAL_BUSY;
 800cd0e:	2302      	movs	r3, #2
  }
}
 800cd10:	0018      	movs	r0, r3
 800cd12:	46bd      	mov	sp, r7
 800cd14:	b008      	add	sp, #32
 800cd16:	bd80      	pop	{r7, pc}
 800cd18:	000001ff 	.word	0x000001ff

0800cd1c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800cd1c:	b5b0      	push	{r4, r5, r7, lr}
 800cd1e:	b090      	sub	sp, #64	@ 0x40
 800cd20:	af00      	add	r7, sp, #0
 800cd22:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800cd24:	231a      	movs	r3, #26
 800cd26:	2220      	movs	r2, #32
 800cd28:	189b      	adds	r3, r3, r2
 800cd2a:	19db      	adds	r3, r3, r7
 800cd2c:	2200      	movs	r2, #0
 800cd2e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800cd30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cd32:	689a      	ldr	r2, [r3, #8]
 800cd34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cd36:	691b      	ldr	r3, [r3, #16]
 800cd38:	431a      	orrs	r2, r3
 800cd3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cd3c:	695b      	ldr	r3, [r3, #20]
 800cd3e:	431a      	orrs	r2, r3
 800cd40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cd42:	69db      	ldr	r3, [r3, #28]
 800cd44:	4313      	orrs	r3, r2
 800cd46:	63fb      	str	r3, [r7, #60]	@ 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800cd48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cd4a:	681b      	ldr	r3, [r3, #0]
 800cd4c:	681b      	ldr	r3, [r3, #0]
 800cd4e:	4ac1      	ldr	r2, [pc, #772]	@ (800d054 <UART_SetConfig+0x338>)
 800cd50:	4013      	ands	r3, r2
 800cd52:	0019      	movs	r1, r3
 800cd54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cd56:	681a      	ldr	r2, [r3, #0]
 800cd58:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cd5a:	430b      	orrs	r3, r1
 800cd5c:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800cd5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cd60:	681b      	ldr	r3, [r3, #0]
 800cd62:	685b      	ldr	r3, [r3, #4]
 800cd64:	4abc      	ldr	r2, [pc, #752]	@ (800d058 <UART_SetConfig+0x33c>)
 800cd66:	4013      	ands	r3, r2
 800cd68:	0018      	movs	r0, r3
 800cd6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cd6c:	68d9      	ldr	r1, [r3, #12]
 800cd6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cd70:	681a      	ldr	r2, [r3, #0]
 800cd72:	0003      	movs	r3, r0
 800cd74:	430b      	orrs	r3, r1
 800cd76:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800cd78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cd7a:	699b      	ldr	r3, [r3, #24]
 800cd7c:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800cd7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cd80:	681b      	ldr	r3, [r3, #0]
 800cd82:	4ab6      	ldr	r2, [pc, #728]	@ (800d05c <UART_SetConfig+0x340>)
 800cd84:	4293      	cmp	r3, r2
 800cd86:	d009      	beq.n	800cd9c <UART_SetConfig+0x80>
 800cd88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cd8a:	681b      	ldr	r3, [r3, #0]
 800cd8c:	4ab4      	ldr	r2, [pc, #720]	@ (800d060 <UART_SetConfig+0x344>)
 800cd8e:	4293      	cmp	r3, r2
 800cd90:	d004      	beq.n	800cd9c <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800cd92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cd94:	6a1b      	ldr	r3, [r3, #32]
 800cd96:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800cd98:	4313      	orrs	r3, r2
 800cd9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800cd9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cd9e:	681b      	ldr	r3, [r3, #0]
 800cda0:	689b      	ldr	r3, [r3, #8]
 800cda2:	4ab0      	ldr	r2, [pc, #704]	@ (800d064 <UART_SetConfig+0x348>)
 800cda4:	4013      	ands	r3, r2
 800cda6:	0019      	movs	r1, r3
 800cda8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cdaa:	681a      	ldr	r2, [r3, #0]
 800cdac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cdae:	430b      	orrs	r3, r1
 800cdb0:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800cdb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cdb4:	681b      	ldr	r3, [r3, #0]
 800cdb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cdb8:	220f      	movs	r2, #15
 800cdba:	4393      	bics	r3, r2
 800cdbc:	0018      	movs	r0, r3
 800cdbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cdc0:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800cdc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cdc4:	681a      	ldr	r2, [r3, #0]
 800cdc6:	0003      	movs	r3, r0
 800cdc8:	430b      	orrs	r3, r1
 800cdca:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800cdcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cdce:	681b      	ldr	r3, [r3, #0]
 800cdd0:	4aa5      	ldr	r2, [pc, #660]	@ (800d068 <UART_SetConfig+0x34c>)
 800cdd2:	4293      	cmp	r3, r2
 800cdd4:	d131      	bne.n	800ce3a <UART_SetConfig+0x11e>
 800cdd6:	4ba5      	ldr	r3, [pc, #660]	@ (800d06c <UART_SetConfig+0x350>)
 800cdd8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cdda:	2203      	movs	r2, #3
 800cddc:	4013      	ands	r3, r2
 800cdde:	2b03      	cmp	r3, #3
 800cde0:	d01d      	beq.n	800ce1e <UART_SetConfig+0x102>
 800cde2:	d823      	bhi.n	800ce2c <UART_SetConfig+0x110>
 800cde4:	2b02      	cmp	r3, #2
 800cde6:	d00c      	beq.n	800ce02 <UART_SetConfig+0xe6>
 800cde8:	d820      	bhi.n	800ce2c <UART_SetConfig+0x110>
 800cdea:	2b00      	cmp	r3, #0
 800cdec:	d002      	beq.n	800cdf4 <UART_SetConfig+0xd8>
 800cdee:	2b01      	cmp	r3, #1
 800cdf0:	d00e      	beq.n	800ce10 <UART_SetConfig+0xf4>
 800cdf2:	e01b      	b.n	800ce2c <UART_SetConfig+0x110>
 800cdf4:	231b      	movs	r3, #27
 800cdf6:	2220      	movs	r2, #32
 800cdf8:	189b      	adds	r3, r3, r2
 800cdfa:	19db      	adds	r3, r3, r7
 800cdfc:	2200      	movs	r2, #0
 800cdfe:	701a      	strb	r2, [r3, #0]
 800ce00:	e154      	b.n	800d0ac <UART_SetConfig+0x390>
 800ce02:	231b      	movs	r3, #27
 800ce04:	2220      	movs	r2, #32
 800ce06:	189b      	adds	r3, r3, r2
 800ce08:	19db      	adds	r3, r3, r7
 800ce0a:	2202      	movs	r2, #2
 800ce0c:	701a      	strb	r2, [r3, #0]
 800ce0e:	e14d      	b.n	800d0ac <UART_SetConfig+0x390>
 800ce10:	231b      	movs	r3, #27
 800ce12:	2220      	movs	r2, #32
 800ce14:	189b      	adds	r3, r3, r2
 800ce16:	19db      	adds	r3, r3, r7
 800ce18:	2204      	movs	r2, #4
 800ce1a:	701a      	strb	r2, [r3, #0]
 800ce1c:	e146      	b.n	800d0ac <UART_SetConfig+0x390>
 800ce1e:	231b      	movs	r3, #27
 800ce20:	2220      	movs	r2, #32
 800ce22:	189b      	adds	r3, r3, r2
 800ce24:	19db      	adds	r3, r3, r7
 800ce26:	2208      	movs	r2, #8
 800ce28:	701a      	strb	r2, [r3, #0]
 800ce2a:	e13f      	b.n	800d0ac <UART_SetConfig+0x390>
 800ce2c:	231b      	movs	r3, #27
 800ce2e:	2220      	movs	r2, #32
 800ce30:	189b      	adds	r3, r3, r2
 800ce32:	19db      	adds	r3, r3, r7
 800ce34:	2210      	movs	r2, #16
 800ce36:	701a      	strb	r2, [r3, #0]
 800ce38:	e138      	b.n	800d0ac <UART_SetConfig+0x390>
 800ce3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce3c:	681b      	ldr	r3, [r3, #0]
 800ce3e:	4a8c      	ldr	r2, [pc, #560]	@ (800d070 <UART_SetConfig+0x354>)
 800ce40:	4293      	cmp	r3, r2
 800ce42:	d131      	bne.n	800cea8 <UART_SetConfig+0x18c>
 800ce44:	4b89      	ldr	r3, [pc, #548]	@ (800d06c <UART_SetConfig+0x350>)
 800ce46:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ce48:	220c      	movs	r2, #12
 800ce4a:	4013      	ands	r3, r2
 800ce4c:	2b0c      	cmp	r3, #12
 800ce4e:	d01d      	beq.n	800ce8c <UART_SetConfig+0x170>
 800ce50:	d823      	bhi.n	800ce9a <UART_SetConfig+0x17e>
 800ce52:	2b08      	cmp	r3, #8
 800ce54:	d00c      	beq.n	800ce70 <UART_SetConfig+0x154>
 800ce56:	d820      	bhi.n	800ce9a <UART_SetConfig+0x17e>
 800ce58:	2b00      	cmp	r3, #0
 800ce5a:	d002      	beq.n	800ce62 <UART_SetConfig+0x146>
 800ce5c:	2b04      	cmp	r3, #4
 800ce5e:	d00e      	beq.n	800ce7e <UART_SetConfig+0x162>
 800ce60:	e01b      	b.n	800ce9a <UART_SetConfig+0x17e>
 800ce62:	231b      	movs	r3, #27
 800ce64:	2220      	movs	r2, #32
 800ce66:	189b      	adds	r3, r3, r2
 800ce68:	19db      	adds	r3, r3, r7
 800ce6a:	2200      	movs	r2, #0
 800ce6c:	701a      	strb	r2, [r3, #0]
 800ce6e:	e11d      	b.n	800d0ac <UART_SetConfig+0x390>
 800ce70:	231b      	movs	r3, #27
 800ce72:	2220      	movs	r2, #32
 800ce74:	189b      	adds	r3, r3, r2
 800ce76:	19db      	adds	r3, r3, r7
 800ce78:	2202      	movs	r2, #2
 800ce7a:	701a      	strb	r2, [r3, #0]
 800ce7c:	e116      	b.n	800d0ac <UART_SetConfig+0x390>
 800ce7e:	231b      	movs	r3, #27
 800ce80:	2220      	movs	r2, #32
 800ce82:	189b      	adds	r3, r3, r2
 800ce84:	19db      	adds	r3, r3, r7
 800ce86:	2204      	movs	r2, #4
 800ce88:	701a      	strb	r2, [r3, #0]
 800ce8a:	e10f      	b.n	800d0ac <UART_SetConfig+0x390>
 800ce8c:	231b      	movs	r3, #27
 800ce8e:	2220      	movs	r2, #32
 800ce90:	189b      	adds	r3, r3, r2
 800ce92:	19db      	adds	r3, r3, r7
 800ce94:	2208      	movs	r2, #8
 800ce96:	701a      	strb	r2, [r3, #0]
 800ce98:	e108      	b.n	800d0ac <UART_SetConfig+0x390>
 800ce9a:	231b      	movs	r3, #27
 800ce9c:	2220      	movs	r2, #32
 800ce9e:	189b      	adds	r3, r3, r2
 800cea0:	19db      	adds	r3, r3, r7
 800cea2:	2210      	movs	r2, #16
 800cea4:	701a      	strb	r2, [r3, #0]
 800cea6:	e101      	b.n	800d0ac <UART_SetConfig+0x390>
 800cea8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ceaa:	681b      	ldr	r3, [r3, #0]
 800ceac:	4a71      	ldr	r2, [pc, #452]	@ (800d074 <UART_SetConfig+0x358>)
 800ceae:	4293      	cmp	r3, r2
 800ceb0:	d131      	bne.n	800cf16 <UART_SetConfig+0x1fa>
 800ceb2:	4b6e      	ldr	r3, [pc, #440]	@ (800d06c <UART_SetConfig+0x350>)
 800ceb4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ceb6:	2230      	movs	r2, #48	@ 0x30
 800ceb8:	4013      	ands	r3, r2
 800ceba:	2b30      	cmp	r3, #48	@ 0x30
 800cebc:	d01d      	beq.n	800cefa <UART_SetConfig+0x1de>
 800cebe:	d823      	bhi.n	800cf08 <UART_SetConfig+0x1ec>
 800cec0:	2b20      	cmp	r3, #32
 800cec2:	d00c      	beq.n	800cede <UART_SetConfig+0x1c2>
 800cec4:	d820      	bhi.n	800cf08 <UART_SetConfig+0x1ec>
 800cec6:	2b00      	cmp	r3, #0
 800cec8:	d002      	beq.n	800ced0 <UART_SetConfig+0x1b4>
 800ceca:	2b10      	cmp	r3, #16
 800cecc:	d00e      	beq.n	800ceec <UART_SetConfig+0x1d0>
 800cece:	e01b      	b.n	800cf08 <UART_SetConfig+0x1ec>
 800ced0:	231b      	movs	r3, #27
 800ced2:	2220      	movs	r2, #32
 800ced4:	189b      	adds	r3, r3, r2
 800ced6:	19db      	adds	r3, r3, r7
 800ced8:	2200      	movs	r2, #0
 800ceda:	701a      	strb	r2, [r3, #0]
 800cedc:	e0e6      	b.n	800d0ac <UART_SetConfig+0x390>
 800cede:	231b      	movs	r3, #27
 800cee0:	2220      	movs	r2, #32
 800cee2:	189b      	adds	r3, r3, r2
 800cee4:	19db      	adds	r3, r3, r7
 800cee6:	2202      	movs	r2, #2
 800cee8:	701a      	strb	r2, [r3, #0]
 800ceea:	e0df      	b.n	800d0ac <UART_SetConfig+0x390>
 800ceec:	231b      	movs	r3, #27
 800ceee:	2220      	movs	r2, #32
 800cef0:	189b      	adds	r3, r3, r2
 800cef2:	19db      	adds	r3, r3, r7
 800cef4:	2204      	movs	r2, #4
 800cef6:	701a      	strb	r2, [r3, #0]
 800cef8:	e0d8      	b.n	800d0ac <UART_SetConfig+0x390>
 800cefa:	231b      	movs	r3, #27
 800cefc:	2220      	movs	r2, #32
 800cefe:	189b      	adds	r3, r3, r2
 800cf00:	19db      	adds	r3, r3, r7
 800cf02:	2208      	movs	r2, #8
 800cf04:	701a      	strb	r2, [r3, #0]
 800cf06:	e0d1      	b.n	800d0ac <UART_SetConfig+0x390>
 800cf08:	231b      	movs	r3, #27
 800cf0a:	2220      	movs	r2, #32
 800cf0c:	189b      	adds	r3, r3, r2
 800cf0e:	19db      	adds	r3, r3, r7
 800cf10:	2210      	movs	r2, #16
 800cf12:	701a      	strb	r2, [r3, #0]
 800cf14:	e0ca      	b.n	800d0ac <UART_SetConfig+0x390>
 800cf16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cf18:	681b      	ldr	r3, [r3, #0]
 800cf1a:	4a57      	ldr	r2, [pc, #348]	@ (800d078 <UART_SetConfig+0x35c>)
 800cf1c:	4293      	cmp	r3, r2
 800cf1e:	d106      	bne.n	800cf2e <UART_SetConfig+0x212>
 800cf20:	231b      	movs	r3, #27
 800cf22:	2220      	movs	r2, #32
 800cf24:	189b      	adds	r3, r3, r2
 800cf26:	19db      	adds	r3, r3, r7
 800cf28:	2200      	movs	r2, #0
 800cf2a:	701a      	strb	r2, [r3, #0]
 800cf2c:	e0be      	b.n	800d0ac <UART_SetConfig+0x390>
 800cf2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cf30:	681b      	ldr	r3, [r3, #0]
 800cf32:	4a52      	ldr	r2, [pc, #328]	@ (800d07c <UART_SetConfig+0x360>)
 800cf34:	4293      	cmp	r3, r2
 800cf36:	d106      	bne.n	800cf46 <UART_SetConfig+0x22a>
 800cf38:	231b      	movs	r3, #27
 800cf3a:	2220      	movs	r2, #32
 800cf3c:	189b      	adds	r3, r3, r2
 800cf3e:	19db      	adds	r3, r3, r7
 800cf40:	2200      	movs	r2, #0
 800cf42:	701a      	strb	r2, [r3, #0]
 800cf44:	e0b2      	b.n	800d0ac <UART_SetConfig+0x390>
 800cf46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cf48:	681b      	ldr	r3, [r3, #0]
 800cf4a:	4a4d      	ldr	r2, [pc, #308]	@ (800d080 <UART_SetConfig+0x364>)
 800cf4c:	4293      	cmp	r3, r2
 800cf4e:	d106      	bne.n	800cf5e <UART_SetConfig+0x242>
 800cf50:	231b      	movs	r3, #27
 800cf52:	2220      	movs	r2, #32
 800cf54:	189b      	adds	r3, r3, r2
 800cf56:	19db      	adds	r3, r3, r7
 800cf58:	2200      	movs	r2, #0
 800cf5a:	701a      	strb	r2, [r3, #0]
 800cf5c:	e0a6      	b.n	800d0ac <UART_SetConfig+0x390>
 800cf5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cf60:	681b      	ldr	r3, [r3, #0]
 800cf62:	4a3e      	ldr	r2, [pc, #248]	@ (800d05c <UART_SetConfig+0x340>)
 800cf64:	4293      	cmp	r3, r2
 800cf66:	d13e      	bne.n	800cfe6 <UART_SetConfig+0x2ca>
 800cf68:	4b40      	ldr	r3, [pc, #256]	@ (800d06c <UART_SetConfig+0x350>)
 800cf6a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800cf6c:	23c0      	movs	r3, #192	@ 0xc0
 800cf6e:	011b      	lsls	r3, r3, #4
 800cf70:	4013      	ands	r3, r2
 800cf72:	22c0      	movs	r2, #192	@ 0xc0
 800cf74:	0112      	lsls	r2, r2, #4
 800cf76:	4293      	cmp	r3, r2
 800cf78:	d027      	beq.n	800cfca <UART_SetConfig+0x2ae>
 800cf7a:	22c0      	movs	r2, #192	@ 0xc0
 800cf7c:	0112      	lsls	r2, r2, #4
 800cf7e:	4293      	cmp	r3, r2
 800cf80:	d82a      	bhi.n	800cfd8 <UART_SetConfig+0x2bc>
 800cf82:	2280      	movs	r2, #128	@ 0x80
 800cf84:	0112      	lsls	r2, r2, #4
 800cf86:	4293      	cmp	r3, r2
 800cf88:	d011      	beq.n	800cfae <UART_SetConfig+0x292>
 800cf8a:	2280      	movs	r2, #128	@ 0x80
 800cf8c:	0112      	lsls	r2, r2, #4
 800cf8e:	4293      	cmp	r3, r2
 800cf90:	d822      	bhi.n	800cfd8 <UART_SetConfig+0x2bc>
 800cf92:	2b00      	cmp	r3, #0
 800cf94:	d004      	beq.n	800cfa0 <UART_SetConfig+0x284>
 800cf96:	2280      	movs	r2, #128	@ 0x80
 800cf98:	00d2      	lsls	r2, r2, #3
 800cf9a:	4293      	cmp	r3, r2
 800cf9c:	d00e      	beq.n	800cfbc <UART_SetConfig+0x2a0>
 800cf9e:	e01b      	b.n	800cfd8 <UART_SetConfig+0x2bc>
 800cfa0:	231b      	movs	r3, #27
 800cfa2:	2220      	movs	r2, #32
 800cfa4:	189b      	adds	r3, r3, r2
 800cfa6:	19db      	adds	r3, r3, r7
 800cfa8:	2200      	movs	r2, #0
 800cfaa:	701a      	strb	r2, [r3, #0]
 800cfac:	e07e      	b.n	800d0ac <UART_SetConfig+0x390>
 800cfae:	231b      	movs	r3, #27
 800cfb0:	2220      	movs	r2, #32
 800cfb2:	189b      	adds	r3, r3, r2
 800cfb4:	19db      	adds	r3, r3, r7
 800cfb6:	2202      	movs	r2, #2
 800cfb8:	701a      	strb	r2, [r3, #0]
 800cfba:	e077      	b.n	800d0ac <UART_SetConfig+0x390>
 800cfbc:	231b      	movs	r3, #27
 800cfbe:	2220      	movs	r2, #32
 800cfc0:	189b      	adds	r3, r3, r2
 800cfc2:	19db      	adds	r3, r3, r7
 800cfc4:	2204      	movs	r2, #4
 800cfc6:	701a      	strb	r2, [r3, #0]
 800cfc8:	e070      	b.n	800d0ac <UART_SetConfig+0x390>
 800cfca:	231b      	movs	r3, #27
 800cfcc:	2220      	movs	r2, #32
 800cfce:	189b      	adds	r3, r3, r2
 800cfd0:	19db      	adds	r3, r3, r7
 800cfd2:	2208      	movs	r2, #8
 800cfd4:	701a      	strb	r2, [r3, #0]
 800cfd6:	e069      	b.n	800d0ac <UART_SetConfig+0x390>
 800cfd8:	231b      	movs	r3, #27
 800cfda:	2220      	movs	r2, #32
 800cfdc:	189b      	adds	r3, r3, r2
 800cfde:	19db      	adds	r3, r3, r7
 800cfe0:	2210      	movs	r2, #16
 800cfe2:	701a      	strb	r2, [r3, #0]
 800cfe4:	e062      	b.n	800d0ac <UART_SetConfig+0x390>
 800cfe6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cfe8:	681b      	ldr	r3, [r3, #0]
 800cfea:	4a1d      	ldr	r2, [pc, #116]	@ (800d060 <UART_SetConfig+0x344>)
 800cfec:	4293      	cmp	r3, r2
 800cfee:	d157      	bne.n	800d0a0 <UART_SetConfig+0x384>
 800cff0:	4b1e      	ldr	r3, [pc, #120]	@ (800d06c <UART_SetConfig+0x350>)
 800cff2:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800cff4:	23c0      	movs	r3, #192	@ 0xc0
 800cff6:	009b      	lsls	r3, r3, #2
 800cff8:	4013      	ands	r3, r2
 800cffa:	22c0      	movs	r2, #192	@ 0xc0
 800cffc:	0092      	lsls	r2, r2, #2
 800cffe:	4293      	cmp	r3, r2
 800d000:	d040      	beq.n	800d084 <UART_SetConfig+0x368>
 800d002:	22c0      	movs	r2, #192	@ 0xc0
 800d004:	0092      	lsls	r2, r2, #2
 800d006:	4293      	cmp	r3, r2
 800d008:	d843      	bhi.n	800d092 <UART_SetConfig+0x376>
 800d00a:	2280      	movs	r2, #128	@ 0x80
 800d00c:	0092      	lsls	r2, r2, #2
 800d00e:	4293      	cmp	r3, r2
 800d010:	d011      	beq.n	800d036 <UART_SetConfig+0x31a>
 800d012:	2280      	movs	r2, #128	@ 0x80
 800d014:	0092      	lsls	r2, r2, #2
 800d016:	4293      	cmp	r3, r2
 800d018:	d83b      	bhi.n	800d092 <UART_SetConfig+0x376>
 800d01a:	2b00      	cmp	r3, #0
 800d01c:	d004      	beq.n	800d028 <UART_SetConfig+0x30c>
 800d01e:	2280      	movs	r2, #128	@ 0x80
 800d020:	0052      	lsls	r2, r2, #1
 800d022:	4293      	cmp	r3, r2
 800d024:	d00e      	beq.n	800d044 <UART_SetConfig+0x328>
 800d026:	e034      	b.n	800d092 <UART_SetConfig+0x376>
 800d028:	231b      	movs	r3, #27
 800d02a:	2220      	movs	r2, #32
 800d02c:	189b      	adds	r3, r3, r2
 800d02e:	19db      	adds	r3, r3, r7
 800d030:	2200      	movs	r2, #0
 800d032:	701a      	strb	r2, [r3, #0]
 800d034:	e03a      	b.n	800d0ac <UART_SetConfig+0x390>
 800d036:	231b      	movs	r3, #27
 800d038:	2220      	movs	r2, #32
 800d03a:	189b      	adds	r3, r3, r2
 800d03c:	19db      	adds	r3, r3, r7
 800d03e:	2202      	movs	r2, #2
 800d040:	701a      	strb	r2, [r3, #0]
 800d042:	e033      	b.n	800d0ac <UART_SetConfig+0x390>
 800d044:	231b      	movs	r3, #27
 800d046:	2220      	movs	r2, #32
 800d048:	189b      	adds	r3, r3, r2
 800d04a:	19db      	adds	r3, r3, r7
 800d04c:	2204      	movs	r2, #4
 800d04e:	701a      	strb	r2, [r3, #0]
 800d050:	e02c      	b.n	800d0ac <UART_SetConfig+0x390>
 800d052:	46c0      	nop			@ (mov r8, r8)
 800d054:	cfff69f3 	.word	0xcfff69f3
 800d058:	ffffcfff 	.word	0xffffcfff
 800d05c:	40008000 	.word	0x40008000
 800d060:	40008400 	.word	0x40008400
 800d064:	11fff4ff 	.word	0x11fff4ff
 800d068:	40013800 	.word	0x40013800
 800d06c:	40021000 	.word	0x40021000
 800d070:	40004400 	.word	0x40004400
 800d074:	40004800 	.word	0x40004800
 800d078:	40004c00 	.word	0x40004c00
 800d07c:	40005000 	.word	0x40005000
 800d080:	40013c00 	.word	0x40013c00
 800d084:	231b      	movs	r3, #27
 800d086:	2220      	movs	r2, #32
 800d088:	189b      	adds	r3, r3, r2
 800d08a:	19db      	adds	r3, r3, r7
 800d08c:	2208      	movs	r2, #8
 800d08e:	701a      	strb	r2, [r3, #0]
 800d090:	e00c      	b.n	800d0ac <UART_SetConfig+0x390>
 800d092:	231b      	movs	r3, #27
 800d094:	2220      	movs	r2, #32
 800d096:	189b      	adds	r3, r3, r2
 800d098:	19db      	adds	r3, r3, r7
 800d09a:	2210      	movs	r2, #16
 800d09c:	701a      	strb	r2, [r3, #0]
 800d09e:	e005      	b.n	800d0ac <UART_SetConfig+0x390>
 800d0a0:	231b      	movs	r3, #27
 800d0a2:	2220      	movs	r2, #32
 800d0a4:	189b      	adds	r3, r3, r2
 800d0a6:	19db      	adds	r3, r3, r7
 800d0a8:	2210      	movs	r2, #16
 800d0aa:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800d0ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d0ae:	681b      	ldr	r3, [r3, #0]
 800d0b0:	4ac1      	ldr	r2, [pc, #772]	@ (800d3b8 <UART_SetConfig+0x69c>)
 800d0b2:	4293      	cmp	r3, r2
 800d0b4:	d005      	beq.n	800d0c2 <UART_SetConfig+0x3a6>
 800d0b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d0b8:	681b      	ldr	r3, [r3, #0]
 800d0ba:	4ac0      	ldr	r2, [pc, #768]	@ (800d3bc <UART_SetConfig+0x6a0>)
 800d0bc:	4293      	cmp	r3, r2
 800d0be:	d000      	beq.n	800d0c2 <UART_SetConfig+0x3a6>
 800d0c0:	e093      	b.n	800d1ea <UART_SetConfig+0x4ce>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800d0c2:	231b      	movs	r3, #27
 800d0c4:	2220      	movs	r2, #32
 800d0c6:	189b      	adds	r3, r3, r2
 800d0c8:	19db      	adds	r3, r3, r7
 800d0ca:	781b      	ldrb	r3, [r3, #0]
 800d0cc:	2b08      	cmp	r3, #8
 800d0ce:	d015      	beq.n	800d0fc <UART_SetConfig+0x3e0>
 800d0d0:	dc18      	bgt.n	800d104 <UART_SetConfig+0x3e8>
 800d0d2:	2b04      	cmp	r3, #4
 800d0d4:	d00d      	beq.n	800d0f2 <UART_SetConfig+0x3d6>
 800d0d6:	dc15      	bgt.n	800d104 <UART_SetConfig+0x3e8>
 800d0d8:	2b00      	cmp	r3, #0
 800d0da:	d002      	beq.n	800d0e2 <UART_SetConfig+0x3c6>
 800d0dc:	2b02      	cmp	r3, #2
 800d0de:	d005      	beq.n	800d0ec <UART_SetConfig+0x3d0>
 800d0e0:	e010      	b.n	800d104 <UART_SetConfig+0x3e8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d0e2:	f7fd f931 	bl	800a348 <HAL_RCC_GetPCLK1Freq>
 800d0e6:	0003      	movs	r3, r0
 800d0e8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800d0ea:	e014      	b.n	800d116 <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800d0ec:	4bb4      	ldr	r3, [pc, #720]	@ (800d3c0 <UART_SetConfig+0x6a4>)
 800d0ee:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800d0f0:	e011      	b.n	800d116 <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800d0f2:	f7fd f89d 	bl	800a230 <HAL_RCC_GetSysClockFreq>
 800d0f6:	0003      	movs	r3, r0
 800d0f8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800d0fa:	e00c      	b.n	800d116 <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d0fc:	2380      	movs	r3, #128	@ 0x80
 800d0fe:	021b      	lsls	r3, r3, #8
 800d100:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800d102:	e008      	b.n	800d116 <UART_SetConfig+0x3fa>
      default:
        pclk = 0U;
 800d104:	2300      	movs	r3, #0
 800d106:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 800d108:	231a      	movs	r3, #26
 800d10a:	2220      	movs	r2, #32
 800d10c:	189b      	adds	r3, r3, r2
 800d10e:	19db      	adds	r3, r3, r7
 800d110:	2201      	movs	r2, #1
 800d112:	701a      	strb	r2, [r3, #0]
        break;
 800d114:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800d116:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d118:	2b00      	cmp	r3, #0
 800d11a:	d100      	bne.n	800d11e <UART_SetConfig+0x402>
 800d11c:	e135      	b.n	800d38a <UART_SetConfig+0x66e>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800d11e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d120:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800d122:	4ba8      	ldr	r3, [pc, #672]	@ (800d3c4 <UART_SetConfig+0x6a8>)
 800d124:	0052      	lsls	r2, r2, #1
 800d126:	5ad3      	ldrh	r3, [r2, r3]
 800d128:	0019      	movs	r1, r3
 800d12a:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800d12c:	f7f3 f810 	bl	8000150 <__udivsi3>
 800d130:	0003      	movs	r3, r0
 800d132:	62bb      	str	r3, [r7, #40]	@ 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800d134:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d136:	685a      	ldr	r2, [r3, #4]
 800d138:	0013      	movs	r3, r2
 800d13a:	005b      	lsls	r3, r3, #1
 800d13c:	189b      	adds	r3, r3, r2
 800d13e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d140:	429a      	cmp	r2, r3
 800d142:	d305      	bcc.n	800d150 <UART_SetConfig+0x434>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800d144:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d146:	685b      	ldr	r3, [r3, #4]
 800d148:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800d14a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d14c:	429a      	cmp	r2, r3
 800d14e:	d906      	bls.n	800d15e <UART_SetConfig+0x442>
      {
        ret = HAL_ERROR;
 800d150:	231a      	movs	r3, #26
 800d152:	2220      	movs	r2, #32
 800d154:	189b      	adds	r3, r3, r2
 800d156:	19db      	adds	r3, r3, r7
 800d158:	2201      	movs	r2, #1
 800d15a:	701a      	strb	r2, [r3, #0]
 800d15c:	e044      	b.n	800d1e8 <UART_SetConfig+0x4cc>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d15e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d160:	61bb      	str	r3, [r7, #24]
 800d162:	2300      	movs	r3, #0
 800d164:	61fb      	str	r3, [r7, #28]
 800d166:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d168:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800d16a:	4b96      	ldr	r3, [pc, #600]	@ (800d3c4 <UART_SetConfig+0x6a8>)
 800d16c:	0052      	lsls	r2, r2, #1
 800d16e:	5ad3      	ldrh	r3, [r2, r3]
 800d170:	613b      	str	r3, [r7, #16]
 800d172:	2300      	movs	r3, #0
 800d174:	617b      	str	r3, [r7, #20]
 800d176:	693a      	ldr	r2, [r7, #16]
 800d178:	697b      	ldr	r3, [r7, #20]
 800d17a:	69b8      	ldr	r0, [r7, #24]
 800d17c:	69f9      	ldr	r1, [r7, #28]
 800d17e:	f7f3 f9d5 	bl	800052c <__aeabi_uldivmod>
 800d182:	0002      	movs	r2, r0
 800d184:	000b      	movs	r3, r1
 800d186:	0e11      	lsrs	r1, r2, #24
 800d188:	021d      	lsls	r5, r3, #8
 800d18a:	430d      	orrs	r5, r1
 800d18c:	0214      	lsls	r4, r2, #8
 800d18e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d190:	685b      	ldr	r3, [r3, #4]
 800d192:	085b      	lsrs	r3, r3, #1
 800d194:	60bb      	str	r3, [r7, #8]
 800d196:	2300      	movs	r3, #0
 800d198:	60fb      	str	r3, [r7, #12]
 800d19a:	68b8      	ldr	r0, [r7, #8]
 800d19c:	68f9      	ldr	r1, [r7, #12]
 800d19e:	1900      	adds	r0, r0, r4
 800d1a0:	4169      	adcs	r1, r5
 800d1a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d1a4:	685b      	ldr	r3, [r3, #4]
 800d1a6:	603b      	str	r3, [r7, #0]
 800d1a8:	2300      	movs	r3, #0
 800d1aa:	607b      	str	r3, [r7, #4]
 800d1ac:	683a      	ldr	r2, [r7, #0]
 800d1ae:	687b      	ldr	r3, [r7, #4]
 800d1b0:	f7f3 f9bc 	bl	800052c <__aeabi_uldivmod>
 800d1b4:	0002      	movs	r2, r0
 800d1b6:	000b      	movs	r3, r1
 800d1b8:	0013      	movs	r3, r2
 800d1ba:	633b      	str	r3, [r7, #48]	@ 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800d1bc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d1be:	23c0      	movs	r3, #192	@ 0xc0
 800d1c0:	009b      	lsls	r3, r3, #2
 800d1c2:	429a      	cmp	r2, r3
 800d1c4:	d309      	bcc.n	800d1da <UART_SetConfig+0x4be>
 800d1c6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d1c8:	2380      	movs	r3, #128	@ 0x80
 800d1ca:	035b      	lsls	r3, r3, #13
 800d1cc:	429a      	cmp	r2, r3
 800d1ce:	d204      	bcs.n	800d1da <UART_SetConfig+0x4be>
        {
          huart->Instance->BRR = usartdiv;
 800d1d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d1d2:	681b      	ldr	r3, [r3, #0]
 800d1d4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d1d6:	60da      	str	r2, [r3, #12]
 800d1d8:	e006      	b.n	800d1e8 <UART_SetConfig+0x4cc>
        }
        else
        {
          ret = HAL_ERROR;
 800d1da:	231a      	movs	r3, #26
 800d1dc:	2220      	movs	r2, #32
 800d1de:	189b      	adds	r3, r3, r2
 800d1e0:	19db      	adds	r3, r3, r7
 800d1e2:	2201      	movs	r2, #1
 800d1e4:	701a      	strb	r2, [r3, #0]
    if (pclk != 0U)
 800d1e6:	e0d0      	b.n	800d38a <UART_SetConfig+0x66e>
 800d1e8:	e0cf      	b.n	800d38a <UART_SetConfig+0x66e>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800d1ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d1ec:	69da      	ldr	r2, [r3, #28]
 800d1ee:	2380      	movs	r3, #128	@ 0x80
 800d1f0:	021b      	lsls	r3, r3, #8
 800d1f2:	429a      	cmp	r2, r3
 800d1f4:	d000      	beq.n	800d1f8 <UART_SetConfig+0x4dc>
 800d1f6:	e070      	b.n	800d2da <UART_SetConfig+0x5be>
  {
    switch (clocksource)
 800d1f8:	231b      	movs	r3, #27
 800d1fa:	2220      	movs	r2, #32
 800d1fc:	189b      	adds	r3, r3, r2
 800d1fe:	19db      	adds	r3, r3, r7
 800d200:	781b      	ldrb	r3, [r3, #0]
 800d202:	2b08      	cmp	r3, #8
 800d204:	d015      	beq.n	800d232 <UART_SetConfig+0x516>
 800d206:	dc18      	bgt.n	800d23a <UART_SetConfig+0x51e>
 800d208:	2b04      	cmp	r3, #4
 800d20a:	d00d      	beq.n	800d228 <UART_SetConfig+0x50c>
 800d20c:	dc15      	bgt.n	800d23a <UART_SetConfig+0x51e>
 800d20e:	2b00      	cmp	r3, #0
 800d210:	d002      	beq.n	800d218 <UART_SetConfig+0x4fc>
 800d212:	2b02      	cmp	r3, #2
 800d214:	d005      	beq.n	800d222 <UART_SetConfig+0x506>
 800d216:	e010      	b.n	800d23a <UART_SetConfig+0x51e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d218:	f7fd f896 	bl	800a348 <HAL_RCC_GetPCLK1Freq>
 800d21c:	0003      	movs	r3, r0
 800d21e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800d220:	e014      	b.n	800d24c <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800d222:	4b67      	ldr	r3, [pc, #412]	@ (800d3c0 <UART_SetConfig+0x6a4>)
 800d224:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800d226:	e011      	b.n	800d24c <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800d228:	f7fd f802 	bl	800a230 <HAL_RCC_GetSysClockFreq>
 800d22c:	0003      	movs	r3, r0
 800d22e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800d230:	e00c      	b.n	800d24c <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d232:	2380      	movs	r3, #128	@ 0x80
 800d234:	021b      	lsls	r3, r3, #8
 800d236:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800d238:	e008      	b.n	800d24c <UART_SetConfig+0x530>
      default:
        pclk = 0U;
 800d23a:	2300      	movs	r3, #0
 800d23c:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 800d23e:	231a      	movs	r3, #26
 800d240:	2220      	movs	r2, #32
 800d242:	189b      	adds	r3, r3, r2
 800d244:	19db      	adds	r3, r3, r7
 800d246:	2201      	movs	r2, #1
 800d248:	701a      	strb	r2, [r3, #0]
        break;
 800d24a:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800d24c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d24e:	2b00      	cmp	r3, #0
 800d250:	d100      	bne.n	800d254 <UART_SetConfig+0x538>
 800d252:	e09a      	b.n	800d38a <UART_SetConfig+0x66e>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d254:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d256:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800d258:	4b5a      	ldr	r3, [pc, #360]	@ (800d3c4 <UART_SetConfig+0x6a8>)
 800d25a:	0052      	lsls	r2, r2, #1
 800d25c:	5ad3      	ldrh	r3, [r2, r3]
 800d25e:	0019      	movs	r1, r3
 800d260:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800d262:	f7f2 ff75 	bl	8000150 <__udivsi3>
 800d266:	0003      	movs	r3, r0
 800d268:	005a      	lsls	r2, r3, #1
 800d26a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d26c:	685b      	ldr	r3, [r3, #4]
 800d26e:	085b      	lsrs	r3, r3, #1
 800d270:	18d2      	adds	r2, r2, r3
 800d272:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d274:	685b      	ldr	r3, [r3, #4]
 800d276:	0019      	movs	r1, r3
 800d278:	0010      	movs	r0, r2
 800d27a:	f7f2 ff69 	bl	8000150 <__udivsi3>
 800d27e:	0003      	movs	r3, r0
 800d280:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d282:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d284:	2b0f      	cmp	r3, #15
 800d286:	d921      	bls.n	800d2cc <UART_SetConfig+0x5b0>
 800d288:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d28a:	2380      	movs	r3, #128	@ 0x80
 800d28c:	025b      	lsls	r3, r3, #9
 800d28e:	429a      	cmp	r2, r3
 800d290:	d21c      	bcs.n	800d2cc <UART_SetConfig+0x5b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800d292:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d294:	b29a      	uxth	r2, r3
 800d296:	200e      	movs	r0, #14
 800d298:	2420      	movs	r4, #32
 800d29a:	1903      	adds	r3, r0, r4
 800d29c:	19db      	adds	r3, r3, r7
 800d29e:	210f      	movs	r1, #15
 800d2a0:	438a      	bics	r2, r1
 800d2a2:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800d2a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d2a6:	085b      	lsrs	r3, r3, #1
 800d2a8:	b29b      	uxth	r3, r3
 800d2aa:	2207      	movs	r2, #7
 800d2ac:	4013      	ands	r3, r2
 800d2ae:	b299      	uxth	r1, r3
 800d2b0:	1903      	adds	r3, r0, r4
 800d2b2:	19db      	adds	r3, r3, r7
 800d2b4:	1902      	adds	r2, r0, r4
 800d2b6:	19d2      	adds	r2, r2, r7
 800d2b8:	8812      	ldrh	r2, [r2, #0]
 800d2ba:	430a      	orrs	r2, r1
 800d2bc:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800d2be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d2c0:	681b      	ldr	r3, [r3, #0]
 800d2c2:	1902      	adds	r2, r0, r4
 800d2c4:	19d2      	adds	r2, r2, r7
 800d2c6:	8812      	ldrh	r2, [r2, #0]
 800d2c8:	60da      	str	r2, [r3, #12]
 800d2ca:	e05e      	b.n	800d38a <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 800d2cc:	231a      	movs	r3, #26
 800d2ce:	2220      	movs	r2, #32
 800d2d0:	189b      	adds	r3, r3, r2
 800d2d2:	19db      	adds	r3, r3, r7
 800d2d4:	2201      	movs	r2, #1
 800d2d6:	701a      	strb	r2, [r3, #0]
 800d2d8:	e057      	b.n	800d38a <UART_SetConfig+0x66e>
      }
    }
  }
  else
  {
    switch (clocksource)
 800d2da:	231b      	movs	r3, #27
 800d2dc:	2220      	movs	r2, #32
 800d2de:	189b      	adds	r3, r3, r2
 800d2e0:	19db      	adds	r3, r3, r7
 800d2e2:	781b      	ldrb	r3, [r3, #0]
 800d2e4:	2b08      	cmp	r3, #8
 800d2e6:	d015      	beq.n	800d314 <UART_SetConfig+0x5f8>
 800d2e8:	dc18      	bgt.n	800d31c <UART_SetConfig+0x600>
 800d2ea:	2b04      	cmp	r3, #4
 800d2ec:	d00d      	beq.n	800d30a <UART_SetConfig+0x5ee>
 800d2ee:	dc15      	bgt.n	800d31c <UART_SetConfig+0x600>
 800d2f0:	2b00      	cmp	r3, #0
 800d2f2:	d002      	beq.n	800d2fa <UART_SetConfig+0x5de>
 800d2f4:	2b02      	cmp	r3, #2
 800d2f6:	d005      	beq.n	800d304 <UART_SetConfig+0x5e8>
 800d2f8:	e010      	b.n	800d31c <UART_SetConfig+0x600>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d2fa:	f7fd f825 	bl	800a348 <HAL_RCC_GetPCLK1Freq>
 800d2fe:	0003      	movs	r3, r0
 800d300:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800d302:	e014      	b.n	800d32e <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800d304:	4b2e      	ldr	r3, [pc, #184]	@ (800d3c0 <UART_SetConfig+0x6a4>)
 800d306:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800d308:	e011      	b.n	800d32e <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800d30a:	f7fc ff91 	bl	800a230 <HAL_RCC_GetSysClockFreq>
 800d30e:	0003      	movs	r3, r0
 800d310:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800d312:	e00c      	b.n	800d32e <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d314:	2380      	movs	r3, #128	@ 0x80
 800d316:	021b      	lsls	r3, r3, #8
 800d318:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800d31a:	e008      	b.n	800d32e <UART_SetConfig+0x612>
      default:
        pclk = 0U;
 800d31c:	2300      	movs	r3, #0
 800d31e:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 800d320:	231a      	movs	r3, #26
 800d322:	2220      	movs	r2, #32
 800d324:	189b      	adds	r3, r3, r2
 800d326:	19db      	adds	r3, r3, r7
 800d328:	2201      	movs	r2, #1
 800d32a:	701a      	strb	r2, [r3, #0]
        break;
 800d32c:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 800d32e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d330:	2b00      	cmp	r3, #0
 800d332:	d02a      	beq.n	800d38a <UART_SetConfig+0x66e>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d334:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d336:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800d338:	4b22      	ldr	r3, [pc, #136]	@ (800d3c4 <UART_SetConfig+0x6a8>)
 800d33a:	0052      	lsls	r2, r2, #1
 800d33c:	5ad3      	ldrh	r3, [r2, r3]
 800d33e:	0019      	movs	r1, r3
 800d340:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800d342:	f7f2 ff05 	bl	8000150 <__udivsi3>
 800d346:	0003      	movs	r3, r0
 800d348:	001a      	movs	r2, r3
 800d34a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d34c:	685b      	ldr	r3, [r3, #4]
 800d34e:	085b      	lsrs	r3, r3, #1
 800d350:	18d2      	adds	r2, r2, r3
 800d352:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d354:	685b      	ldr	r3, [r3, #4]
 800d356:	0019      	movs	r1, r3
 800d358:	0010      	movs	r0, r2
 800d35a:	f7f2 fef9 	bl	8000150 <__udivsi3>
 800d35e:	0003      	movs	r3, r0
 800d360:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d362:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d364:	2b0f      	cmp	r3, #15
 800d366:	d90a      	bls.n	800d37e <UART_SetConfig+0x662>
 800d368:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d36a:	2380      	movs	r3, #128	@ 0x80
 800d36c:	025b      	lsls	r3, r3, #9
 800d36e:	429a      	cmp	r2, r3
 800d370:	d205      	bcs.n	800d37e <UART_SetConfig+0x662>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800d372:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d374:	b29a      	uxth	r2, r3
 800d376:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d378:	681b      	ldr	r3, [r3, #0]
 800d37a:	60da      	str	r2, [r3, #12]
 800d37c:	e005      	b.n	800d38a <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 800d37e:	231a      	movs	r3, #26
 800d380:	2220      	movs	r2, #32
 800d382:	189b      	adds	r3, r3, r2
 800d384:	19db      	adds	r3, r3, r7
 800d386:	2201      	movs	r2, #1
 800d388:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800d38a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d38c:	226a      	movs	r2, #106	@ 0x6a
 800d38e:	2101      	movs	r1, #1
 800d390:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 800d392:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d394:	2268      	movs	r2, #104	@ 0x68
 800d396:	2101      	movs	r1, #1
 800d398:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800d39a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d39c:	2200      	movs	r2, #0
 800d39e:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800d3a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d3a2:	2200      	movs	r2, #0
 800d3a4:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800d3a6:	231a      	movs	r3, #26
 800d3a8:	2220      	movs	r2, #32
 800d3aa:	189b      	adds	r3, r3, r2
 800d3ac:	19db      	adds	r3, r3, r7
 800d3ae:	781b      	ldrb	r3, [r3, #0]
}
 800d3b0:	0018      	movs	r0, r3
 800d3b2:	46bd      	mov	sp, r7
 800d3b4:	b010      	add	sp, #64	@ 0x40
 800d3b6:	bdb0      	pop	{r4, r5, r7, pc}
 800d3b8:	40008000 	.word	0x40008000
 800d3bc:	40008400 	.word	0x40008400
 800d3c0:	00f42400 	.word	0x00f42400
 800d3c4:	08011d78 	.word	0x08011d78

0800d3c8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800d3c8:	b580      	push	{r7, lr}
 800d3ca:	b082      	sub	sp, #8
 800d3cc:	af00      	add	r7, sp, #0
 800d3ce:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800d3d0:	687b      	ldr	r3, [r7, #4]
 800d3d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d3d4:	2208      	movs	r2, #8
 800d3d6:	4013      	ands	r3, r2
 800d3d8:	d00b      	beq.n	800d3f2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800d3da:	687b      	ldr	r3, [r7, #4]
 800d3dc:	681b      	ldr	r3, [r3, #0]
 800d3de:	685b      	ldr	r3, [r3, #4]
 800d3e0:	4a4a      	ldr	r2, [pc, #296]	@ (800d50c <UART_AdvFeatureConfig+0x144>)
 800d3e2:	4013      	ands	r3, r2
 800d3e4:	0019      	movs	r1, r3
 800d3e6:	687b      	ldr	r3, [r7, #4]
 800d3e8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d3ea:	687b      	ldr	r3, [r7, #4]
 800d3ec:	681b      	ldr	r3, [r3, #0]
 800d3ee:	430a      	orrs	r2, r1
 800d3f0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800d3f2:	687b      	ldr	r3, [r7, #4]
 800d3f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d3f6:	2201      	movs	r2, #1
 800d3f8:	4013      	ands	r3, r2
 800d3fa:	d00b      	beq.n	800d414 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800d3fc:	687b      	ldr	r3, [r7, #4]
 800d3fe:	681b      	ldr	r3, [r3, #0]
 800d400:	685b      	ldr	r3, [r3, #4]
 800d402:	4a43      	ldr	r2, [pc, #268]	@ (800d510 <UART_AdvFeatureConfig+0x148>)
 800d404:	4013      	ands	r3, r2
 800d406:	0019      	movs	r1, r3
 800d408:	687b      	ldr	r3, [r7, #4]
 800d40a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d40c:	687b      	ldr	r3, [r7, #4]
 800d40e:	681b      	ldr	r3, [r3, #0]
 800d410:	430a      	orrs	r2, r1
 800d412:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800d414:	687b      	ldr	r3, [r7, #4]
 800d416:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d418:	2202      	movs	r2, #2
 800d41a:	4013      	ands	r3, r2
 800d41c:	d00b      	beq.n	800d436 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800d41e:	687b      	ldr	r3, [r7, #4]
 800d420:	681b      	ldr	r3, [r3, #0]
 800d422:	685b      	ldr	r3, [r3, #4]
 800d424:	4a3b      	ldr	r2, [pc, #236]	@ (800d514 <UART_AdvFeatureConfig+0x14c>)
 800d426:	4013      	ands	r3, r2
 800d428:	0019      	movs	r1, r3
 800d42a:	687b      	ldr	r3, [r7, #4]
 800d42c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800d42e:	687b      	ldr	r3, [r7, #4]
 800d430:	681b      	ldr	r3, [r3, #0]
 800d432:	430a      	orrs	r2, r1
 800d434:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800d436:	687b      	ldr	r3, [r7, #4]
 800d438:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d43a:	2204      	movs	r2, #4
 800d43c:	4013      	ands	r3, r2
 800d43e:	d00b      	beq.n	800d458 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800d440:	687b      	ldr	r3, [r7, #4]
 800d442:	681b      	ldr	r3, [r3, #0]
 800d444:	685b      	ldr	r3, [r3, #4]
 800d446:	4a34      	ldr	r2, [pc, #208]	@ (800d518 <UART_AdvFeatureConfig+0x150>)
 800d448:	4013      	ands	r3, r2
 800d44a:	0019      	movs	r1, r3
 800d44c:	687b      	ldr	r3, [r7, #4]
 800d44e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d450:	687b      	ldr	r3, [r7, #4]
 800d452:	681b      	ldr	r3, [r3, #0]
 800d454:	430a      	orrs	r2, r1
 800d456:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800d458:	687b      	ldr	r3, [r7, #4]
 800d45a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d45c:	2210      	movs	r2, #16
 800d45e:	4013      	ands	r3, r2
 800d460:	d00b      	beq.n	800d47a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800d462:	687b      	ldr	r3, [r7, #4]
 800d464:	681b      	ldr	r3, [r3, #0]
 800d466:	689b      	ldr	r3, [r3, #8]
 800d468:	4a2c      	ldr	r2, [pc, #176]	@ (800d51c <UART_AdvFeatureConfig+0x154>)
 800d46a:	4013      	ands	r3, r2
 800d46c:	0019      	movs	r1, r3
 800d46e:	687b      	ldr	r3, [r7, #4]
 800d470:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800d472:	687b      	ldr	r3, [r7, #4]
 800d474:	681b      	ldr	r3, [r3, #0]
 800d476:	430a      	orrs	r2, r1
 800d478:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800d47a:	687b      	ldr	r3, [r7, #4]
 800d47c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d47e:	2220      	movs	r2, #32
 800d480:	4013      	ands	r3, r2
 800d482:	d00b      	beq.n	800d49c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800d484:	687b      	ldr	r3, [r7, #4]
 800d486:	681b      	ldr	r3, [r3, #0]
 800d488:	689b      	ldr	r3, [r3, #8]
 800d48a:	4a25      	ldr	r2, [pc, #148]	@ (800d520 <UART_AdvFeatureConfig+0x158>)
 800d48c:	4013      	ands	r3, r2
 800d48e:	0019      	movs	r1, r3
 800d490:	687b      	ldr	r3, [r7, #4]
 800d492:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800d494:	687b      	ldr	r3, [r7, #4]
 800d496:	681b      	ldr	r3, [r3, #0]
 800d498:	430a      	orrs	r2, r1
 800d49a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800d49c:	687b      	ldr	r3, [r7, #4]
 800d49e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d4a0:	2240      	movs	r2, #64	@ 0x40
 800d4a2:	4013      	ands	r3, r2
 800d4a4:	d01d      	beq.n	800d4e2 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800d4a6:	687b      	ldr	r3, [r7, #4]
 800d4a8:	681b      	ldr	r3, [r3, #0]
 800d4aa:	685b      	ldr	r3, [r3, #4]
 800d4ac:	4a1d      	ldr	r2, [pc, #116]	@ (800d524 <UART_AdvFeatureConfig+0x15c>)
 800d4ae:	4013      	ands	r3, r2
 800d4b0:	0019      	movs	r1, r3
 800d4b2:	687b      	ldr	r3, [r7, #4]
 800d4b4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d4b6:	687b      	ldr	r3, [r7, #4]
 800d4b8:	681b      	ldr	r3, [r3, #0]
 800d4ba:	430a      	orrs	r2, r1
 800d4bc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800d4be:	687b      	ldr	r3, [r7, #4]
 800d4c0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d4c2:	2380      	movs	r3, #128	@ 0x80
 800d4c4:	035b      	lsls	r3, r3, #13
 800d4c6:	429a      	cmp	r2, r3
 800d4c8:	d10b      	bne.n	800d4e2 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800d4ca:	687b      	ldr	r3, [r7, #4]
 800d4cc:	681b      	ldr	r3, [r3, #0]
 800d4ce:	685b      	ldr	r3, [r3, #4]
 800d4d0:	4a15      	ldr	r2, [pc, #84]	@ (800d528 <UART_AdvFeatureConfig+0x160>)
 800d4d2:	4013      	ands	r3, r2
 800d4d4:	0019      	movs	r1, r3
 800d4d6:	687b      	ldr	r3, [r7, #4]
 800d4d8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800d4da:	687b      	ldr	r3, [r7, #4]
 800d4dc:	681b      	ldr	r3, [r3, #0]
 800d4de:	430a      	orrs	r2, r1
 800d4e0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800d4e2:	687b      	ldr	r3, [r7, #4]
 800d4e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d4e6:	2280      	movs	r2, #128	@ 0x80
 800d4e8:	4013      	ands	r3, r2
 800d4ea:	d00b      	beq.n	800d504 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800d4ec:	687b      	ldr	r3, [r7, #4]
 800d4ee:	681b      	ldr	r3, [r3, #0]
 800d4f0:	685b      	ldr	r3, [r3, #4]
 800d4f2:	4a0e      	ldr	r2, [pc, #56]	@ (800d52c <UART_AdvFeatureConfig+0x164>)
 800d4f4:	4013      	ands	r3, r2
 800d4f6:	0019      	movs	r1, r3
 800d4f8:	687b      	ldr	r3, [r7, #4]
 800d4fa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800d4fc:	687b      	ldr	r3, [r7, #4]
 800d4fe:	681b      	ldr	r3, [r3, #0]
 800d500:	430a      	orrs	r2, r1
 800d502:	605a      	str	r2, [r3, #4]
  }
}
 800d504:	46c0      	nop			@ (mov r8, r8)
 800d506:	46bd      	mov	sp, r7
 800d508:	b002      	add	sp, #8
 800d50a:	bd80      	pop	{r7, pc}
 800d50c:	ffff7fff 	.word	0xffff7fff
 800d510:	fffdffff 	.word	0xfffdffff
 800d514:	fffeffff 	.word	0xfffeffff
 800d518:	fffbffff 	.word	0xfffbffff
 800d51c:	ffffefff 	.word	0xffffefff
 800d520:	ffffdfff 	.word	0xffffdfff
 800d524:	ffefffff 	.word	0xffefffff
 800d528:	ff9fffff 	.word	0xff9fffff
 800d52c:	fff7ffff 	.word	0xfff7ffff

0800d530 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800d530:	b580      	push	{r7, lr}
 800d532:	b092      	sub	sp, #72	@ 0x48
 800d534:	af02      	add	r7, sp, #8
 800d536:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d538:	687b      	ldr	r3, [r7, #4]
 800d53a:	2290      	movs	r2, #144	@ 0x90
 800d53c:	2100      	movs	r1, #0
 800d53e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800d540:	f7fb f882 	bl	8008648 <HAL_GetTick>
 800d544:	0003      	movs	r3, r0
 800d546:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800d548:	687b      	ldr	r3, [r7, #4]
 800d54a:	681b      	ldr	r3, [r3, #0]
 800d54c:	681b      	ldr	r3, [r3, #0]
 800d54e:	2208      	movs	r2, #8
 800d550:	4013      	ands	r3, r2
 800d552:	2b08      	cmp	r3, #8
 800d554:	d12d      	bne.n	800d5b2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d556:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d558:	2280      	movs	r2, #128	@ 0x80
 800d55a:	0391      	lsls	r1, r2, #14
 800d55c:	6878      	ldr	r0, [r7, #4]
 800d55e:	4a47      	ldr	r2, [pc, #284]	@ (800d67c <UART_CheckIdleState+0x14c>)
 800d560:	9200      	str	r2, [sp, #0]
 800d562:	2200      	movs	r2, #0
 800d564:	f000 f88e 	bl	800d684 <UART_WaitOnFlagUntilTimeout>
 800d568:	1e03      	subs	r3, r0, #0
 800d56a:	d022      	beq.n	800d5b2 <UART_CheckIdleState+0x82>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d56c:	f3ef 8310 	mrs	r3, PRIMASK
 800d570:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800d572:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800d574:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d576:	2301      	movs	r3, #1
 800d578:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d57a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d57c:	f383 8810 	msr	PRIMASK, r3
}
 800d580:	46c0      	nop			@ (mov r8, r8)
 800d582:	687b      	ldr	r3, [r7, #4]
 800d584:	681b      	ldr	r3, [r3, #0]
 800d586:	681a      	ldr	r2, [r3, #0]
 800d588:	687b      	ldr	r3, [r7, #4]
 800d58a:	681b      	ldr	r3, [r3, #0]
 800d58c:	2180      	movs	r1, #128	@ 0x80
 800d58e:	438a      	bics	r2, r1
 800d590:	601a      	str	r2, [r3, #0]
 800d592:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d594:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d596:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d598:	f383 8810 	msr	PRIMASK, r3
}
 800d59c:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 800d59e:	687b      	ldr	r3, [r7, #4]
 800d5a0:	2288      	movs	r2, #136	@ 0x88
 800d5a2:	2120      	movs	r1, #32
 800d5a4:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800d5a6:	687b      	ldr	r3, [r7, #4]
 800d5a8:	2284      	movs	r2, #132	@ 0x84
 800d5aa:	2100      	movs	r1, #0
 800d5ac:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d5ae:	2303      	movs	r3, #3
 800d5b0:	e060      	b.n	800d674 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800d5b2:	687b      	ldr	r3, [r7, #4]
 800d5b4:	681b      	ldr	r3, [r3, #0]
 800d5b6:	681b      	ldr	r3, [r3, #0]
 800d5b8:	2204      	movs	r2, #4
 800d5ba:	4013      	ands	r3, r2
 800d5bc:	2b04      	cmp	r3, #4
 800d5be:	d146      	bne.n	800d64e <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d5c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d5c2:	2280      	movs	r2, #128	@ 0x80
 800d5c4:	03d1      	lsls	r1, r2, #15
 800d5c6:	6878      	ldr	r0, [r7, #4]
 800d5c8:	4a2c      	ldr	r2, [pc, #176]	@ (800d67c <UART_CheckIdleState+0x14c>)
 800d5ca:	9200      	str	r2, [sp, #0]
 800d5cc:	2200      	movs	r2, #0
 800d5ce:	f000 f859 	bl	800d684 <UART_WaitOnFlagUntilTimeout>
 800d5d2:	1e03      	subs	r3, r0, #0
 800d5d4:	d03b      	beq.n	800d64e <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d5d6:	f3ef 8310 	mrs	r3, PRIMASK
 800d5da:	60fb      	str	r3, [r7, #12]
  return(result);
 800d5dc:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d5de:	637b      	str	r3, [r7, #52]	@ 0x34
 800d5e0:	2301      	movs	r3, #1
 800d5e2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d5e4:	693b      	ldr	r3, [r7, #16]
 800d5e6:	f383 8810 	msr	PRIMASK, r3
}
 800d5ea:	46c0      	nop			@ (mov r8, r8)
 800d5ec:	687b      	ldr	r3, [r7, #4]
 800d5ee:	681b      	ldr	r3, [r3, #0]
 800d5f0:	681a      	ldr	r2, [r3, #0]
 800d5f2:	687b      	ldr	r3, [r7, #4]
 800d5f4:	681b      	ldr	r3, [r3, #0]
 800d5f6:	4922      	ldr	r1, [pc, #136]	@ (800d680 <UART_CheckIdleState+0x150>)
 800d5f8:	400a      	ands	r2, r1
 800d5fa:	601a      	str	r2, [r3, #0]
 800d5fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d5fe:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d600:	697b      	ldr	r3, [r7, #20]
 800d602:	f383 8810 	msr	PRIMASK, r3
}
 800d606:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d608:	f3ef 8310 	mrs	r3, PRIMASK
 800d60c:	61bb      	str	r3, [r7, #24]
  return(result);
 800d60e:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d610:	633b      	str	r3, [r7, #48]	@ 0x30
 800d612:	2301      	movs	r3, #1
 800d614:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d616:	69fb      	ldr	r3, [r7, #28]
 800d618:	f383 8810 	msr	PRIMASK, r3
}
 800d61c:	46c0      	nop			@ (mov r8, r8)
 800d61e:	687b      	ldr	r3, [r7, #4]
 800d620:	681b      	ldr	r3, [r3, #0]
 800d622:	689a      	ldr	r2, [r3, #8]
 800d624:	687b      	ldr	r3, [r7, #4]
 800d626:	681b      	ldr	r3, [r3, #0]
 800d628:	2101      	movs	r1, #1
 800d62a:	438a      	bics	r2, r1
 800d62c:	609a      	str	r2, [r3, #8]
 800d62e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d630:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d632:	6a3b      	ldr	r3, [r7, #32]
 800d634:	f383 8810 	msr	PRIMASK, r3
}
 800d638:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 800d63a:	687b      	ldr	r3, [r7, #4]
 800d63c:	228c      	movs	r2, #140	@ 0x8c
 800d63e:	2120      	movs	r1, #32
 800d640:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800d642:	687b      	ldr	r3, [r7, #4]
 800d644:	2284      	movs	r2, #132	@ 0x84
 800d646:	2100      	movs	r1, #0
 800d648:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d64a:	2303      	movs	r3, #3
 800d64c:	e012      	b.n	800d674 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800d64e:	687b      	ldr	r3, [r7, #4]
 800d650:	2288      	movs	r2, #136	@ 0x88
 800d652:	2120      	movs	r1, #32
 800d654:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 800d656:	687b      	ldr	r3, [r7, #4]
 800d658:	228c      	movs	r2, #140	@ 0x8c
 800d65a:	2120      	movs	r1, #32
 800d65c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d65e:	687b      	ldr	r3, [r7, #4]
 800d660:	2200      	movs	r2, #0
 800d662:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d664:	687b      	ldr	r3, [r7, #4]
 800d666:	2200      	movs	r2, #0
 800d668:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800d66a:	687b      	ldr	r3, [r7, #4]
 800d66c:	2284      	movs	r2, #132	@ 0x84
 800d66e:	2100      	movs	r1, #0
 800d670:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800d672:	2300      	movs	r3, #0
}
 800d674:	0018      	movs	r0, r3
 800d676:	46bd      	mov	sp, r7
 800d678:	b010      	add	sp, #64	@ 0x40
 800d67a:	bd80      	pop	{r7, pc}
 800d67c:	01ffffff 	.word	0x01ffffff
 800d680:	fffffedf 	.word	0xfffffedf

0800d684 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800d684:	b580      	push	{r7, lr}
 800d686:	b084      	sub	sp, #16
 800d688:	af00      	add	r7, sp, #0
 800d68a:	60f8      	str	r0, [r7, #12]
 800d68c:	60b9      	str	r1, [r7, #8]
 800d68e:	603b      	str	r3, [r7, #0]
 800d690:	1dfb      	adds	r3, r7, #7
 800d692:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d694:	e051      	b.n	800d73a <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800d696:	69bb      	ldr	r3, [r7, #24]
 800d698:	3301      	adds	r3, #1
 800d69a:	d04e      	beq.n	800d73a <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d69c:	f7fa ffd4 	bl	8008648 <HAL_GetTick>
 800d6a0:	0002      	movs	r2, r0
 800d6a2:	683b      	ldr	r3, [r7, #0]
 800d6a4:	1ad3      	subs	r3, r2, r3
 800d6a6:	69ba      	ldr	r2, [r7, #24]
 800d6a8:	429a      	cmp	r2, r3
 800d6aa:	d302      	bcc.n	800d6b2 <UART_WaitOnFlagUntilTimeout+0x2e>
 800d6ac:	69bb      	ldr	r3, [r7, #24]
 800d6ae:	2b00      	cmp	r3, #0
 800d6b0:	d101      	bne.n	800d6b6 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 800d6b2:	2303      	movs	r3, #3
 800d6b4:	e051      	b.n	800d75a <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800d6b6:	68fb      	ldr	r3, [r7, #12]
 800d6b8:	681b      	ldr	r3, [r3, #0]
 800d6ba:	681b      	ldr	r3, [r3, #0]
 800d6bc:	2204      	movs	r2, #4
 800d6be:	4013      	ands	r3, r2
 800d6c0:	d03b      	beq.n	800d73a <UART_WaitOnFlagUntilTimeout+0xb6>
 800d6c2:	68bb      	ldr	r3, [r7, #8]
 800d6c4:	2b80      	cmp	r3, #128	@ 0x80
 800d6c6:	d038      	beq.n	800d73a <UART_WaitOnFlagUntilTimeout+0xb6>
 800d6c8:	68bb      	ldr	r3, [r7, #8]
 800d6ca:	2b40      	cmp	r3, #64	@ 0x40
 800d6cc:	d035      	beq.n	800d73a <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800d6ce:	68fb      	ldr	r3, [r7, #12]
 800d6d0:	681b      	ldr	r3, [r3, #0]
 800d6d2:	69db      	ldr	r3, [r3, #28]
 800d6d4:	2208      	movs	r2, #8
 800d6d6:	4013      	ands	r3, r2
 800d6d8:	2b08      	cmp	r3, #8
 800d6da:	d111      	bne.n	800d700 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800d6dc:	68fb      	ldr	r3, [r7, #12]
 800d6de:	681b      	ldr	r3, [r3, #0]
 800d6e0:	2208      	movs	r2, #8
 800d6e2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800d6e4:	68fb      	ldr	r3, [r7, #12]
 800d6e6:	0018      	movs	r0, r3
 800d6e8:	f000 f83c 	bl	800d764 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800d6ec:	68fb      	ldr	r3, [r7, #12]
 800d6ee:	2290      	movs	r2, #144	@ 0x90
 800d6f0:	2108      	movs	r1, #8
 800d6f2:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800d6f4:	68fb      	ldr	r3, [r7, #12]
 800d6f6:	2284      	movs	r2, #132	@ 0x84
 800d6f8:	2100      	movs	r1, #0
 800d6fa:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 800d6fc:	2301      	movs	r3, #1
 800d6fe:	e02c      	b.n	800d75a <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800d700:	68fb      	ldr	r3, [r7, #12]
 800d702:	681b      	ldr	r3, [r3, #0]
 800d704:	69da      	ldr	r2, [r3, #28]
 800d706:	2380      	movs	r3, #128	@ 0x80
 800d708:	011b      	lsls	r3, r3, #4
 800d70a:	401a      	ands	r2, r3
 800d70c:	2380      	movs	r3, #128	@ 0x80
 800d70e:	011b      	lsls	r3, r3, #4
 800d710:	429a      	cmp	r2, r3
 800d712:	d112      	bne.n	800d73a <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800d714:	68fb      	ldr	r3, [r7, #12]
 800d716:	681b      	ldr	r3, [r3, #0]
 800d718:	2280      	movs	r2, #128	@ 0x80
 800d71a:	0112      	lsls	r2, r2, #4
 800d71c:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800d71e:	68fb      	ldr	r3, [r7, #12]
 800d720:	0018      	movs	r0, r3
 800d722:	f000 f81f 	bl	800d764 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800d726:	68fb      	ldr	r3, [r7, #12]
 800d728:	2290      	movs	r2, #144	@ 0x90
 800d72a:	2120      	movs	r1, #32
 800d72c:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800d72e:	68fb      	ldr	r3, [r7, #12]
 800d730:	2284      	movs	r2, #132	@ 0x84
 800d732:	2100      	movs	r1, #0
 800d734:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800d736:	2303      	movs	r3, #3
 800d738:	e00f      	b.n	800d75a <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d73a:	68fb      	ldr	r3, [r7, #12]
 800d73c:	681b      	ldr	r3, [r3, #0]
 800d73e:	69db      	ldr	r3, [r3, #28]
 800d740:	68ba      	ldr	r2, [r7, #8]
 800d742:	4013      	ands	r3, r2
 800d744:	68ba      	ldr	r2, [r7, #8]
 800d746:	1ad3      	subs	r3, r2, r3
 800d748:	425a      	negs	r2, r3
 800d74a:	4153      	adcs	r3, r2
 800d74c:	b2db      	uxtb	r3, r3
 800d74e:	001a      	movs	r2, r3
 800d750:	1dfb      	adds	r3, r7, #7
 800d752:	781b      	ldrb	r3, [r3, #0]
 800d754:	429a      	cmp	r2, r3
 800d756:	d09e      	beq.n	800d696 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800d758:	2300      	movs	r3, #0
}
 800d75a:	0018      	movs	r0, r3
 800d75c:	46bd      	mov	sp, r7
 800d75e:	b004      	add	sp, #16
 800d760:	bd80      	pop	{r7, pc}
	...

0800d764 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800d764:	b580      	push	{r7, lr}
 800d766:	b08e      	sub	sp, #56	@ 0x38
 800d768:	af00      	add	r7, sp, #0
 800d76a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d76c:	f3ef 8310 	mrs	r3, PRIMASK
 800d770:	617b      	str	r3, [r7, #20]
  return(result);
 800d772:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d774:	637b      	str	r3, [r7, #52]	@ 0x34
 800d776:	2301      	movs	r3, #1
 800d778:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d77a:	69bb      	ldr	r3, [r7, #24]
 800d77c:	f383 8810 	msr	PRIMASK, r3
}
 800d780:	46c0      	nop			@ (mov r8, r8)
 800d782:	687b      	ldr	r3, [r7, #4]
 800d784:	681b      	ldr	r3, [r3, #0]
 800d786:	681a      	ldr	r2, [r3, #0]
 800d788:	687b      	ldr	r3, [r7, #4]
 800d78a:	681b      	ldr	r3, [r3, #0]
 800d78c:	4926      	ldr	r1, [pc, #152]	@ (800d828 <UART_EndRxTransfer+0xc4>)
 800d78e:	400a      	ands	r2, r1
 800d790:	601a      	str	r2, [r3, #0]
 800d792:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d794:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d796:	69fb      	ldr	r3, [r7, #28]
 800d798:	f383 8810 	msr	PRIMASK, r3
}
 800d79c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d79e:	f3ef 8310 	mrs	r3, PRIMASK
 800d7a2:	623b      	str	r3, [r7, #32]
  return(result);
 800d7a4:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800d7a6:	633b      	str	r3, [r7, #48]	@ 0x30
 800d7a8:	2301      	movs	r3, #1
 800d7aa:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d7ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d7ae:	f383 8810 	msr	PRIMASK, r3
}
 800d7b2:	46c0      	nop			@ (mov r8, r8)
 800d7b4:	687b      	ldr	r3, [r7, #4]
 800d7b6:	681b      	ldr	r3, [r3, #0]
 800d7b8:	689a      	ldr	r2, [r3, #8]
 800d7ba:	687b      	ldr	r3, [r7, #4]
 800d7bc:	681b      	ldr	r3, [r3, #0]
 800d7be:	491b      	ldr	r1, [pc, #108]	@ (800d82c <UART_EndRxTransfer+0xc8>)
 800d7c0:	400a      	ands	r2, r1
 800d7c2:	609a      	str	r2, [r3, #8]
 800d7c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d7c6:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d7c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d7ca:	f383 8810 	msr	PRIMASK, r3
}
 800d7ce:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d7d0:	687b      	ldr	r3, [r7, #4]
 800d7d2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d7d4:	2b01      	cmp	r3, #1
 800d7d6:	d118      	bne.n	800d80a <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d7d8:	f3ef 8310 	mrs	r3, PRIMASK
 800d7dc:	60bb      	str	r3, [r7, #8]
  return(result);
 800d7de:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d7e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d7e2:	2301      	movs	r3, #1
 800d7e4:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d7e6:	68fb      	ldr	r3, [r7, #12]
 800d7e8:	f383 8810 	msr	PRIMASK, r3
}
 800d7ec:	46c0      	nop			@ (mov r8, r8)
 800d7ee:	687b      	ldr	r3, [r7, #4]
 800d7f0:	681b      	ldr	r3, [r3, #0]
 800d7f2:	681a      	ldr	r2, [r3, #0]
 800d7f4:	687b      	ldr	r3, [r7, #4]
 800d7f6:	681b      	ldr	r3, [r3, #0]
 800d7f8:	2110      	movs	r1, #16
 800d7fa:	438a      	bics	r2, r1
 800d7fc:	601a      	str	r2, [r3, #0]
 800d7fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d800:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d802:	693b      	ldr	r3, [r7, #16]
 800d804:	f383 8810 	msr	PRIMASK, r3
}
 800d808:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800d80a:	687b      	ldr	r3, [r7, #4]
 800d80c:	228c      	movs	r2, #140	@ 0x8c
 800d80e:	2120      	movs	r1, #32
 800d810:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d812:	687b      	ldr	r3, [r7, #4]
 800d814:	2200      	movs	r2, #0
 800d816:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800d818:	687b      	ldr	r3, [r7, #4]
 800d81a:	2200      	movs	r2, #0
 800d81c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800d81e:	46c0      	nop			@ (mov r8, r8)
 800d820:	46bd      	mov	sp, r7
 800d822:	b00e      	add	sp, #56	@ 0x38
 800d824:	bd80      	pop	{r7, pc}
 800d826:	46c0      	nop			@ (mov r8, r8)
 800d828:	fffffedf 	.word	0xfffffedf
 800d82c:	effffffe 	.word	0xeffffffe

0800d830 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800d830:	b580      	push	{r7, lr}
 800d832:	b084      	sub	sp, #16
 800d834:	af00      	add	r7, sp, #0
 800d836:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800d838:	687b      	ldr	r3, [r7, #4]
 800d83a:	2284      	movs	r2, #132	@ 0x84
 800d83c:	5c9b      	ldrb	r3, [r3, r2]
 800d83e:	2b01      	cmp	r3, #1
 800d840:	d101      	bne.n	800d846 <HAL_UARTEx_DisableFifoMode+0x16>
 800d842:	2302      	movs	r3, #2
 800d844:	e027      	b.n	800d896 <HAL_UARTEx_DisableFifoMode+0x66>
 800d846:	687b      	ldr	r3, [r7, #4]
 800d848:	2284      	movs	r2, #132	@ 0x84
 800d84a:	2101      	movs	r1, #1
 800d84c:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800d84e:	687b      	ldr	r3, [r7, #4]
 800d850:	2288      	movs	r2, #136	@ 0x88
 800d852:	2124      	movs	r1, #36	@ 0x24
 800d854:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d856:	687b      	ldr	r3, [r7, #4]
 800d858:	681b      	ldr	r3, [r3, #0]
 800d85a:	681b      	ldr	r3, [r3, #0]
 800d85c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800d85e:	687b      	ldr	r3, [r7, #4]
 800d860:	681b      	ldr	r3, [r3, #0]
 800d862:	681a      	ldr	r2, [r3, #0]
 800d864:	687b      	ldr	r3, [r7, #4]
 800d866:	681b      	ldr	r3, [r3, #0]
 800d868:	2101      	movs	r1, #1
 800d86a:	438a      	bics	r2, r1
 800d86c:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800d86e:	68fb      	ldr	r3, [r7, #12]
 800d870:	4a0b      	ldr	r2, [pc, #44]	@ (800d8a0 <HAL_UARTEx_DisableFifoMode+0x70>)
 800d872:	4013      	ands	r3, r2
 800d874:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800d876:	687b      	ldr	r3, [r7, #4]
 800d878:	2200      	movs	r2, #0
 800d87a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d87c:	687b      	ldr	r3, [r7, #4]
 800d87e:	681b      	ldr	r3, [r3, #0]
 800d880:	68fa      	ldr	r2, [r7, #12]
 800d882:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800d884:	687b      	ldr	r3, [r7, #4]
 800d886:	2288      	movs	r2, #136	@ 0x88
 800d888:	2120      	movs	r1, #32
 800d88a:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800d88c:	687b      	ldr	r3, [r7, #4]
 800d88e:	2284      	movs	r2, #132	@ 0x84
 800d890:	2100      	movs	r1, #0
 800d892:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800d894:	2300      	movs	r3, #0
}
 800d896:	0018      	movs	r0, r3
 800d898:	46bd      	mov	sp, r7
 800d89a:	b004      	add	sp, #16
 800d89c:	bd80      	pop	{r7, pc}
 800d89e:	46c0      	nop			@ (mov r8, r8)
 800d8a0:	dfffffff 	.word	0xdfffffff

0800d8a4 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800d8a4:	b580      	push	{r7, lr}
 800d8a6:	b084      	sub	sp, #16
 800d8a8:	af00      	add	r7, sp, #0
 800d8aa:	6078      	str	r0, [r7, #4]
 800d8ac:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800d8ae:	687b      	ldr	r3, [r7, #4]
 800d8b0:	2284      	movs	r2, #132	@ 0x84
 800d8b2:	5c9b      	ldrb	r3, [r3, r2]
 800d8b4:	2b01      	cmp	r3, #1
 800d8b6:	d101      	bne.n	800d8bc <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800d8b8:	2302      	movs	r3, #2
 800d8ba:	e02e      	b.n	800d91a <HAL_UARTEx_SetTxFifoThreshold+0x76>
 800d8bc:	687b      	ldr	r3, [r7, #4]
 800d8be:	2284      	movs	r2, #132	@ 0x84
 800d8c0:	2101      	movs	r1, #1
 800d8c2:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800d8c4:	687b      	ldr	r3, [r7, #4]
 800d8c6:	2288      	movs	r2, #136	@ 0x88
 800d8c8:	2124      	movs	r1, #36	@ 0x24
 800d8ca:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d8cc:	687b      	ldr	r3, [r7, #4]
 800d8ce:	681b      	ldr	r3, [r3, #0]
 800d8d0:	681b      	ldr	r3, [r3, #0]
 800d8d2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800d8d4:	687b      	ldr	r3, [r7, #4]
 800d8d6:	681b      	ldr	r3, [r3, #0]
 800d8d8:	681a      	ldr	r2, [r3, #0]
 800d8da:	687b      	ldr	r3, [r7, #4]
 800d8dc:	681b      	ldr	r3, [r3, #0]
 800d8de:	2101      	movs	r1, #1
 800d8e0:	438a      	bics	r2, r1
 800d8e2:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800d8e4:	687b      	ldr	r3, [r7, #4]
 800d8e6:	681b      	ldr	r3, [r3, #0]
 800d8e8:	689b      	ldr	r3, [r3, #8]
 800d8ea:	00db      	lsls	r3, r3, #3
 800d8ec:	08d9      	lsrs	r1, r3, #3
 800d8ee:	687b      	ldr	r3, [r7, #4]
 800d8f0:	681b      	ldr	r3, [r3, #0]
 800d8f2:	683a      	ldr	r2, [r7, #0]
 800d8f4:	430a      	orrs	r2, r1
 800d8f6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800d8f8:	687b      	ldr	r3, [r7, #4]
 800d8fa:	0018      	movs	r0, r3
 800d8fc:	f000 f854 	bl	800d9a8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d900:	687b      	ldr	r3, [r7, #4]
 800d902:	681b      	ldr	r3, [r3, #0]
 800d904:	68fa      	ldr	r2, [r7, #12]
 800d906:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800d908:	687b      	ldr	r3, [r7, #4]
 800d90a:	2288      	movs	r2, #136	@ 0x88
 800d90c:	2120      	movs	r1, #32
 800d90e:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800d910:	687b      	ldr	r3, [r7, #4]
 800d912:	2284      	movs	r2, #132	@ 0x84
 800d914:	2100      	movs	r1, #0
 800d916:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800d918:	2300      	movs	r3, #0
}
 800d91a:	0018      	movs	r0, r3
 800d91c:	46bd      	mov	sp, r7
 800d91e:	b004      	add	sp, #16
 800d920:	bd80      	pop	{r7, pc}
	...

0800d924 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800d924:	b580      	push	{r7, lr}
 800d926:	b084      	sub	sp, #16
 800d928:	af00      	add	r7, sp, #0
 800d92a:	6078      	str	r0, [r7, #4]
 800d92c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800d92e:	687b      	ldr	r3, [r7, #4]
 800d930:	2284      	movs	r2, #132	@ 0x84
 800d932:	5c9b      	ldrb	r3, [r3, r2]
 800d934:	2b01      	cmp	r3, #1
 800d936:	d101      	bne.n	800d93c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800d938:	2302      	movs	r3, #2
 800d93a:	e02f      	b.n	800d99c <HAL_UARTEx_SetRxFifoThreshold+0x78>
 800d93c:	687b      	ldr	r3, [r7, #4]
 800d93e:	2284      	movs	r2, #132	@ 0x84
 800d940:	2101      	movs	r1, #1
 800d942:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800d944:	687b      	ldr	r3, [r7, #4]
 800d946:	2288      	movs	r2, #136	@ 0x88
 800d948:	2124      	movs	r1, #36	@ 0x24
 800d94a:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d94c:	687b      	ldr	r3, [r7, #4]
 800d94e:	681b      	ldr	r3, [r3, #0]
 800d950:	681b      	ldr	r3, [r3, #0]
 800d952:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800d954:	687b      	ldr	r3, [r7, #4]
 800d956:	681b      	ldr	r3, [r3, #0]
 800d958:	681a      	ldr	r2, [r3, #0]
 800d95a:	687b      	ldr	r3, [r7, #4]
 800d95c:	681b      	ldr	r3, [r3, #0]
 800d95e:	2101      	movs	r1, #1
 800d960:	438a      	bics	r2, r1
 800d962:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800d964:	687b      	ldr	r3, [r7, #4]
 800d966:	681b      	ldr	r3, [r3, #0]
 800d968:	689b      	ldr	r3, [r3, #8]
 800d96a:	4a0e      	ldr	r2, [pc, #56]	@ (800d9a4 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 800d96c:	4013      	ands	r3, r2
 800d96e:	0019      	movs	r1, r3
 800d970:	687b      	ldr	r3, [r7, #4]
 800d972:	681b      	ldr	r3, [r3, #0]
 800d974:	683a      	ldr	r2, [r7, #0]
 800d976:	430a      	orrs	r2, r1
 800d978:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800d97a:	687b      	ldr	r3, [r7, #4]
 800d97c:	0018      	movs	r0, r3
 800d97e:	f000 f813 	bl	800d9a8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d982:	687b      	ldr	r3, [r7, #4]
 800d984:	681b      	ldr	r3, [r3, #0]
 800d986:	68fa      	ldr	r2, [r7, #12]
 800d988:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800d98a:	687b      	ldr	r3, [r7, #4]
 800d98c:	2288      	movs	r2, #136	@ 0x88
 800d98e:	2120      	movs	r1, #32
 800d990:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800d992:	687b      	ldr	r3, [r7, #4]
 800d994:	2284      	movs	r2, #132	@ 0x84
 800d996:	2100      	movs	r1, #0
 800d998:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800d99a:	2300      	movs	r3, #0
}
 800d99c:	0018      	movs	r0, r3
 800d99e:	46bd      	mov	sp, r7
 800d9a0:	b004      	add	sp, #16
 800d9a2:	bd80      	pop	{r7, pc}
 800d9a4:	f1ffffff 	.word	0xf1ffffff

0800d9a8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800d9a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d9aa:	b085      	sub	sp, #20
 800d9ac:	af00      	add	r7, sp, #0
 800d9ae:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800d9b0:	687b      	ldr	r3, [r7, #4]
 800d9b2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d9b4:	2b00      	cmp	r3, #0
 800d9b6:	d108      	bne.n	800d9ca <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800d9b8:	687b      	ldr	r3, [r7, #4]
 800d9ba:	226a      	movs	r2, #106	@ 0x6a
 800d9bc:	2101      	movs	r1, #1
 800d9be:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 800d9c0:	687b      	ldr	r3, [r7, #4]
 800d9c2:	2268      	movs	r2, #104	@ 0x68
 800d9c4:	2101      	movs	r1, #1
 800d9c6:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800d9c8:	e043      	b.n	800da52 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800d9ca:	260f      	movs	r6, #15
 800d9cc:	19bb      	adds	r3, r7, r6
 800d9ce:	2208      	movs	r2, #8
 800d9d0:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800d9d2:	200e      	movs	r0, #14
 800d9d4:	183b      	adds	r3, r7, r0
 800d9d6:	2208      	movs	r2, #8
 800d9d8:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800d9da:	687b      	ldr	r3, [r7, #4]
 800d9dc:	681b      	ldr	r3, [r3, #0]
 800d9de:	689b      	ldr	r3, [r3, #8]
 800d9e0:	0e5b      	lsrs	r3, r3, #25
 800d9e2:	b2da      	uxtb	r2, r3
 800d9e4:	240d      	movs	r4, #13
 800d9e6:	193b      	adds	r3, r7, r4
 800d9e8:	2107      	movs	r1, #7
 800d9ea:	400a      	ands	r2, r1
 800d9ec:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800d9ee:	687b      	ldr	r3, [r7, #4]
 800d9f0:	681b      	ldr	r3, [r3, #0]
 800d9f2:	689b      	ldr	r3, [r3, #8]
 800d9f4:	0f5b      	lsrs	r3, r3, #29
 800d9f6:	b2da      	uxtb	r2, r3
 800d9f8:	250c      	movs	r5, #12
 800d9fa:	197b      	adds	r3, r7, r5
 800d9fc:	2107      	movs	r1, #7
 800d9fe:	400a      	ands	r2, r1
 800da00:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800da02:	183b      	adds	r3, r7, r0
 800da04:	781b      	ldrb	r3, [r3, #0]
 800da06:	197a      	adds	r2, r7, r5
 800da08:	7812      	ldrb	r2, [r2, #0]
 800da0a:	4914      	ldr	r1, [pc, #80]	@ (800da5c <UARTEx_SetNbDataToProcess+0xb4>)
 800da0c:	5c8a      	ldrb	r2, [r1, r2]
 800da0e:	435a      	muls	r2, r3
 800da10:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 800da12:	197b      	adds	r3, r7, r5
 800da14:	781b      	ldrb	r3, [r3, #0]
 800da16:	4a12      	ldr	r2, [pc, #72]	@ (800da60 <UARTEx_SetNbDataToProcess+0xb8>)
 800da18:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800da1a:	0019      	movs	r1, r3
 800da1c:	f7f2 fc22 	bl	8000264 <__divsi3>
 800da20:	0003      	movs	r3, r0
 800da22:	b299      	uxth	r1, r3
 800da24:	687b      	ldr	r3, [r7, #4]
 800da26:	226a      	movs	r2, #106	@ 0x6a
 800da28:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800da2a:	19bb      	adds	r3, r7, r6
 800da2c:	781b      	ldrb	r3, [r3, #0]
 800da2e:	193a      	adds	r2, r7, r4
 800da30:	7812      	ldrb	r2, [r2, #0]
 800da32:	490a      	ldr	r1, [pc, #40]	@ (800da5c <UARTEx_SetNbDataToProcess+0xb4>)
 800da34:	5c8a      	ldrb	r2, [r1, r2]
 800da36:	435a      	muls	r2, r3
 800da38:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 800da3a:	193b      	adds	r3, r7, r4
 800da3c:	781b      	ldrb	r3, [r3, #0]
 800da3e:	4a08      	ldr	r2, [pc, #32]	@ (800da60 <UARTEx_SetNbDataToProcess+0xb8>)
 800da40:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800da42:	0019      	movs	r1, r3
 800da44:	f7f2 fc0e 	bl	8000264 <__divsi3>
 800da48:	0003      	movs	r3, r0
 800da4a:	b299      	uxth	r1, r3
 800da4c:	687b      	ldr	r3, [r7, #4]
 800da4e:	2268      	movs	r2, #104	@ 0x68
 800da50:	5299      	strh	r1, [r3, r2]
}
 800da52:	46c0      	nop			@ (mov r8, r8)
 800da54:	46bd      	mov	sp, r7
 800da56:	b005      	add	sp, #20
 800da58:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800da5a:	46c0      	nop			@ (mov r8, r8)
 800da5c:	08011d90 	.word	0x08011d90
 800da60:	08011d98 	.word	0x08011d98

0800da64 <sulp>:
 800da64:	b570      	push	{r4, r5, r6, lr}
 800da66:	0016      	movs	r6, r2
 800da68:	000d      	movs	r5, r1
 800da6a:	f002 f92b 	bl	800fcc4 <__ulp>
 800da6e:	2e00      	cmp	r6, #0
 800da70:	d00d      	beq.n	800da8e <sulp+0x2a>
 800da72:	236b      	movs	r3, #107	@ 0x6b
 800da74:	006a      	lsls	r2, r5, #1
 800da76:	0d52      	lsrs	r2, r2, #21
 800da78:	1a9b      	subs	r3, r3, r2
 800da7a:	2b00      	cmp	r3, #0
 800da7c:	dd07      	ble.n	800da8e <sulp+0x2a>
 800da7e:	2400      	movs	r4, #0
 800da80:	4a03      	ldr	r2, [pc, #12]	@ (800da90 <sulp+0x2c>)
 800da82:	051b      	lsls	r3, r3, #20
 800da84:	189d      	adds	r5, r3, r2
 800da86:	002b      	movs	r3, r5
 800da88:	0022      	movs	r2, r4
 800da8a:	f7f4 ff23 	bl	80028d4 <__aeabi_dmul>
 800da8e:	bd70      	pop	{r4, r5, r6, pc}
 800da90:	3ff00000 	.word	0x3ff00000

0800da94 <_strtod_l>:
 800da94:	b5f0      	push	{r4, r5, r6, r7, lr}
 800da96:	b0a3      	sub	sp, #140	@ 0x8c
 800da98:	921b      	str	r2, [sp, #108]	@ 0x6c
 800da9a:	2200      	movs	r2, #0
 800da9c:	2600      	movs	r6, #0
 800da9e:	2700      	movs	r7, #0
 800daa0:	9005      	str	r0, [sp, #20]
 800daa2:	9109      	str	r1, [sp, #36]	@ 0x24
 800daa4:	921e      	str	r2, [sp, #120]	@ 0x78
 800daa6:	911d      	str	r1, [sp, #116]	@ 0x74
 800daa8:	780a      	ldrb	r2, [r1, #0]
 800daaa:	2a2b      	cmp	r2, #43	@ 0x2b
 800daac:	d053      	beq.n	800db56 <_strtod_l+0xc2>
 800daae:	d83f      	bhi.n	800db30 <_strtod_l+0x9c>
 800dab0:	2a0d      	cmp	r2, #13
 800dab2:	d839      	bhi.n	800db28 <_strtod_l+0x94>
 800dab4:	2a08      	cmp	r2, #8
 800dab6:	d839      	bhi.n	800db2c <_strtod_l+0x98>
 800dab8:	2a00      	cmp	r2, #0
 800daba:	d042      	beq.n	800db42 <_strtod_l+0xae>
 800dabc:	2200      	movs	r2, #0
 800dabe:	9212      	str	r2, [sp, #72]	@ 0x48
 800dac0:	2100      	movs	r1, #0
 800dac2:	9d1d      	ldr	r5, [sp, #116]	@ 0x74
 800dac4:	910c      	str	r1, [sp, #48]	@ 0x30
 800dac6:	782a      	ldrb	r2, [r5, #0]
 800dac8:	2a30      	cmp	r2, #48	@ 0x30
 800daca:	d000      	beq.n	800dace <_strtod_l+0x3a>
 800dacc:	e083      	b.n	800dbd6 <_strtod_l+0x142>
 800dace:	786a      	ldrb	r2, [r5, #1]
 800dad0:	3120      	adds	r1, #32
 800dad2:	438a      	bics	r2, r1
 800dad4:	2a58      	cmp	r2, #88	@ 0x58
 800dad6:	d000      	beq.n	800dada <_strtod_l+0x46>
 800dad8:	e073      	b.n	800dbc2 <_strtod_l+0x12e>
 800dada:	9302      	str	r3, [sp, #8]
 800dadc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800dade:	4a9b      	ldr	r2, [pc, #620]	@ (800dd4c <_strtod_l+0x2b8>)
 800dae0:	9301      	str	r3, [sp, #4]
 800dae2:	ab1e      	add	r3, sp, #120	@ 0x78
 800dae4:	9300      	str	r3, [sp, #0]
 800dae6:	9805      	ldr	r0, [sp, #20]
 800dae8:	ab1f      	add	r3, sp, #124	@ 0x7c
 800daea:	a91d      	add	r1, sp, #116	@ 0x74
 800daec:	f001 f9ac 	bl	800ee48 <__gethex>
 800daf0:	230f      	movs	r3, #15
 800daf2:	0002      	movs	r2, r0
 800daf4:	401a      	ands	r2, r3
 800daf6:	0004      	movs	r4, r0
 800daf8:	9206      	str	r2, [sp, #24]
 800dafa:	4218      	tst	r0, r3
 800dafc:	d005      	beq.n	800db0a <_strtod_l+0x76>
 800dafe:	2a06      	cmp	r2, #6
 800db00:	d12b      	bne.n	800db5a <_strtod_l+0xc6>
 800db02:	2300      	movs	r3, #0
 800db04:	3501      	adds	r5, #1
 800db06:	951d      	str	r5, [sp, #116]	@ 0x74
 800db08:	9312      	str	r3, [sp, #72]	@ 0x48
 800db0a:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800db0c:	2b00      	cmp	r3, #0
 800db0e:	d002      	beq.n	800db16 <_strtod_l+0x82>
 800db10:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800db12:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800db14:	6013      	str	r3, [r2, #0]
 800db16:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800db18:	2b00      	cmp	r3, #0
 800db1a:	d019      	beq.n	800db50 <_strtod_l+0xbc>
 800db1c:	2380      	movs	r3, #128	@ 0x80
 800db1e:	0030      	movs	r0, r6
 800db20:	061b      	lsls	r3, r3, #24
 800db22:	18f9      	adds	r1, r7, r3
 800db24:	b023      	add	sp, #140	@ 0x8c
 800db26:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800db28:	2a20      	cmp	r2, #32
 800db2a:	d1c7      	bne.n	800dabc <_strtod_l+0x28>
 800db2c:	3101      	adds	r1, #1
 800db2e:	e7ba      	b.n	800daa6 <_strtod_l+0x12>
 800db30:	2a2d      	cmp	r2, #45	@ 0x2d
 800db32:	d1c3      	bne.n	800dabc <_strtod_l+0x28>
 800db34:	3a2c      	subs	r2, #44	@ 0x2c
 800db36:	9212      	str	r2, [sp, #72]	@ 0x48
 800db38:	1c4a      	adds	r2, r1, #1
 800db3a:	921d      	str	r2, [sp, #116]	@ 0x74
 800db3c:	784a      	ldrb	r2, [r1, #1]
 800db3e:	2a00      	cmp	r2, #0
 800db40:	d1be      	bne.n	800dac0 <_strtod_l+0x2c>
 800db42:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800db44:	931d      	str	r3, [sp, #116]	@ 0x74
 800db46:	2300      	movs	r3, #0
 800db48:	9312      	str	r3, [sp, #72]	@ 0x48
 800db4a:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800db4c:	2b00      	cmp	r3, #0
 800db4e:	d1df      	bne.n	800db10 <_strtod_l+0x7c>
 800db50:	0030      	movs	r0, r6
 800db52:	0039      	movs	r1, r7
 800db54:	e7e6      	b.n	800db24 <_strtod_l+0x90>
 800db56:	2200      	movs	r2, #0
 800db58:	e7ed      	b.n	800db36 <_strtod_l+0xa2>
 800db5a:	9a1e      	ldr	r2, [sp, #120]	@ 0x78
 800db5c:	2a00      	cmp	r2, #0
 800db5e:	d007      	beq.n	800db70 <_strtod_l+0xdc>
 800db60:	2135      	movs	r1, #53	@ 0x35
 800db62:	a820      	add	r0, sp, #128	@ 0x80
 800db64:	f002 f9a4 	bl	800feb0 <__copybits>
 800db68:	991e      	ldr	r1, [sp, #120]	@ 0x78
 800db6a:	9805      	ldr	r0, [sp, #20]
 800db6c:	f001 fd66 	bl	800f63c <_Bfree>
 800db70:	9806      	ldr	r0, [sp, #24]
 800db72:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 800db74:	3801      	subs	r0, #1
 800db76:	2804      	cmp	r0, #4
 800db78:	d806      	bhi.n	800db88 <_strtod_l+0xf4>
 800db7a:	f7f2 fad5 	bl	8000128 <__gnu_thumb1_case_uqi>
 800db7e:	0312      	.short	0x0312
 800db80:	1e1c      	.short	0x1e1c
 800db82:	12          	.byte	0x12
 800db83:	00          	.byte	0x00
 800db84:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800db86:	9f21      	ldr	r7, [sp, #132]	@ 0x84
 800db88:	05e4      	lsls	r4, r4, #23
 800db8a:	d502      	bpl.n	800db92 <_strtod_l+0xfe>
 800db8c:	2380      	movs	r3, #128	@ 0x80
 800db8e:	061b      	lsls	r3, r3, #24
 800db90:	431f      	orrs	r7, r3
 800db92:	4b6f      	ldr	r3, [pc, #444]	@ (800dd50 <_strtod_l+0x2bc>)
 800db94:	423b      	tst	r3, r7
 800db96:	d1b8      	bne.n	800db0a <_strtod_l+0x76>
 800db98:	f001 f868 	bl	800ec6c <__errno>
 800db9c:	2322      	movs	r3, #34	@ 0x22
 800db9e:	6003      	str	r3, [r0, #0]
 800dba0:	e7b3      	b.n	800db0a <_strtod_l+0x76>
 800dba2:	496c      	ldr	r1, [pc, #432]	@ (800dd54 <_strtod_l+0x2c0>)
 800dba4:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800dba6:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800dba8:	400a      	ands	r2, r1
 800dbaa:	496b      	ldr	r1, [pc, #428]	@ (800dd58 <_strtod_l+0x2c4>)
 800dbac:	185b      	adds	r3, r3, r1
 800dbae:	051b      	lsls	r3, r3, #20
 800dbb0:	431a      	orrs	r2, r3
 800dbb2:	0017      	movs	r7, r2
 800dbb4:	e7e8      	b.n	800db88 <_strtod_l+0xf4>
 800dbb6:	4f66      	ldr	r7, [pc, #408]	@ (800dd50 <_strtod_l+0x2bc>)
 800dbb8:	e7e6      	b.n	800db88 <_strtod_l+0xf4>
 800dbba:	2601      	movs	r6, #1
 800dbbc:	4f67      	ldr	r7, [pc, #412]	@ (800dd5c <_strtod_l+0x2c8>)
 800dbbe:	4276      	negs	r6, r6
 800dbc0:	e7e2      	b.n	800db88 <_strtod_l+0xf4>
 800dbc2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800dbc4:	1c5a      	adds	r2, r3, #1
 800dbc6:	921d      	str	r2, [sp, #116]	@ 0x74
 800dbc8:	785b      	ldrb	r3, [r3, #1]
 800dbca:	2b30      	cmp	r3, #48	@ 0x30
 800dbcc:	d0f9      	beq.n	800dbc2 <_strtod_l+0x12e>
 800dbce:	2b00      	cmp	r3, #0
 800dbd0:	d09b      	beq.n	800db0a <_strtod_l+0x76>
 800dbd2:	2301      	movs	r3, #1
 800dbd4:	930c      	str	r3, [sp, #48]	@ 0x30
 800dbd6:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800dbd8:	220a      	movs	r2, #10
 800dbda:	9313      	str	r3, [sp, #76]	@ 0x4c
 800dbdc:	2300      	movs	r3, #0
 800dbde:	9310      	str	r3, [sp, #64]	@ 0x40
 800dbe0:	930d      	str	r3, [sp, #52]	@ 0x34
 800dbe2:	9308      	str	r3, [sp, #32]
 800dbe4:	981d      	ldr	r0, [sp, #116]	@ 0x74
 800dbe6:	7804      	ldrb	r4, [r0, #0]
 800dbe8:	0023      	movs	r3, r4
 800dbea:	3b30      	subs	r3, #48	@ 0x30
 800dbec:	b2d9      	uxtb	r1, r3
 800dbee:	2909      	cmp	r1, #9
 800dbf0:	d927      	bls.n	800dc42 <_strtod_l+0x1ae>
 800dbf2:	2201      	movs	r2, #1
 800dbf4:	495a      	ldr	r1, [pc, #360]	@ (800dd60 <_strtod_l+0x2cc>)
 800dbf6:	f000 ffd9 	bl	800ebac <strncmp>
 800dbfa:	2800      	cmp	r0, #0
 800dbfc:	d033      	beq.n	800dc66 <_strtod_l+0x1d2>
 800dbfe:	2000      	movs	r0, #0
 800dc00:	0023      	movs	r3, r4
 800dc02:	4684      	mov	ip, r0
 800dc04:	9a08      	ldr	r2, [sp, #32]
 800dc06:	900e      	str	r0, [sp, #56]	@ 0x38
 800dc08:	9206      	str	r2, [sp, #24]
 800dc0a:	2220      	movs	r2, #32
 800dc0c:	0019      	movs	r1, r3
 800dc0e:	4391      	bics	r1, r2
 800dc10:	000a      	movs	r2, r1
 800dc12:	2100      	movs	r1, #0
 800dc14:	9107      	str	r1, [sp, #28]
 800dc16:	2a45      	cmp	r2, #69	@ 0x45
 800dc18:	d000      	beq.n	800dc1c <_strtod_l+0x188>
 800dc1a:	e0cb      	b.n	800ddb4 <_strtod_l+0x320>
 800dc1c:	9b06      	ldr	r3, [sp, #24]
 800dc1e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800dc20:	4303      	orrs	r3, r0
 800dc22:	4313      	orrs	r3, r2
 800dc24:	428b      	cmp	r3, r1
 800dc26:	d08c      	beq.n	800db42 <_strtod_l+0xae>
 800dc28:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800dc2a:	9309      	str	r3, [sp, #36]	@ 0x24
 800dc2c:	3301      	adds	r3, #1
 800dc2e:	931d      	str	r3, [sp, #116]	@ 0x74
 800dc30:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dc32:	785b      	ldrb	r3, [r3, #1]
 800dc34:	2b2b      	cmp	r3, #43	@ 0x2b
 800dc36:	d07b      	beq.n	800dd30 <_strtod_l+0x29c>
 800dc38:	000c      	movs	r4, r1
 800dc3a:	2b2d      	cmp	r3, #45	@ 0x2d
 800dc3c:	d17e      	bne.n	800dd3c <_strtod_l+0x2a8>
 800dc3e:	2401      	movs	r4, #1
 800dc40:	e077      	b.n	800dd32 <_strtod_l+0x29e>
 800dc42:	9908      	ldr	r1, [sp, #32]
 800dc44:	2908      	cmp	r1, #8
 800dc46:	dc09      	bgt.n	800dc5c <_strtod_l+0x1c8>
 800dc48:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800dc4a:	4351      	muls	r1, r2
 800dc4c:	185b      	adds	r3, r3, r1
 800dc4e:	930d      	str	r3, [sp, #52]	@ 0x34
 800dc50:	9b08      	ldr	r3, [sp, #32]
 800dc52:	3001      	adds	r0, #1
 800dc54:	3301      	adds	r3, #1
 800dc56:	9308      	str	r3, [sp, #32]
 800dc58:	901d      	str	r0, [sp, #116]	@ 0x74
 800dc5a:	e7c3      	b.n	800dbe4 <_strtod_l+0x150>
 800dc5c:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 800dc5e:	4355      	muls	r5, r2
 800dc60:	195b      	adds	r3, r3, r5
 800dc62:	9310      	str	r3, [sp, #64]	@ 0x40
 800dc64:	e7f4      	b.n	800dc50 <_strtod_l+0x1bc>
 800dc66:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800dc68:	1c5a      	adds	r2, r3, #1
 800dc6a:	921d      	str	r2, [sp, #116]	@ 0x74
 800dc6c:	9a08      	ldr	r2, [sp, #32]
 800dc6e:	785b      	ldrb	r3, [r3, #1]
 800dc70:	2a00      	cmp	r2, #0
 800dc72:	d03e      	beq.n	800dcf2 <_strtod_l+0x25e>
 800dc74:	900e      	str	r0, [sp, #56]	@ 0x38
 800dc76:	9206      	str	r2, [sp, #24]
 800dc78:	001a      	movs	r2, r3
 800dc7a:	3a30      	subs	r2, #48	@ 0x30
 800dc7c:	2a09      	cmp	r2, #9
 800dc7e:	d912      	bls.n	800dca6 <_strtod_l+0x212>
 800dc80:	2201      	movs	r2, #1
 800dc82:	4694      	mov	ip, r2
 800dc84:	e7c1      	b.n	800dc0a <_strtod_l+0x176>
 800dc86:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800dc88:	3001      	adds	r0, #1
 800dc8a:	1c5a      	adds	r2, r3, #1
 800dc8c:	921d      	str	r2, [sp, #116]	@ 0x74
 800dc8e:	785b      	ldrb	r3, [r3, #1]
 800dc90:	2b30      	cmp	r3, #48	@ 0x30
 800dc92:	d0f8      	beq.n	800dc86 <_strtod_l+0x1f2>
 800dc94:	001a      	movs	r2, r3
 800dc96:	3a31      	subs	r2, #49	@ 0x31
 800dc98:	2a08      	cmp	r2, #8
 800dc9a:	d844      	bhi.n	800dd26 <_strtod_l+0x292>
 800dc9c:	900e      	str	r0, [sp, #56]	@ 0x38
 800dc9e:	2000      	movs	r0, #0
 800dca0:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800dca2:	9006      	str	r0, [sp, #24]
 800dca4:	9213      	str	r2, [sp, #76]	@ 0x4c
 800dca6:	001c      	movs	r4, r3
 800dca8:	1c42      	adds	r2, r0, #1
 800dcaa:	3c30      	subs	r4, #48	@ 0x30
 800dcac:	2b30      	cmp	r3, #48	@ 0x30
 800dcae:	d01a      	beq.n	800dce6 <_strtod_l+0x252>
 800dcb0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800dcb2:	9906      	ldr	r1, [sp, #24]
 800dcb4:	189b      	adds	r3, r3, r2
 800dcb6:	930e      	str	r3, [sp, #56]	@ 0x38
 800dcb8:	230a      	movs	r3, #10
 800dcba:	469c      	mov	ip, r3
 800dcbc:	9d06      	ldr	r5, [sp, #24]
 800dcbe:	1c4b      	adds	r3, r1, #1
 800dcc0:	1b5d      	subs	r5, r3, r5
 800dcc2:	42aa      	cmp	r2, r5
 800dcc4:	dc17      	bgt.n	800dcf6 <_strtod_l+0x262>
 800dcc6:	43c3      	mvns	r3, r0
 800dcc8:	9a06      	ldr	r2, [sp, #24]
 800dcca:	17db      	asrs	r3, r3, #31
 800dccc:	4003      	ands	r3, r0
 800dcce:	18d1      	adds	r1, r2, r3
 800dcd0:	3201      	adds	r2, #1
 800dcd2:	18d3      	adds	r3, r2, r3
 800dcd4:	9306      	str	r3, [sp, #24]
 800dcd6:	2908      	cmp	r1, #8
 800dcd8:	dc1c      	bgt.n	800dd14 <_strtod_l+0x280>
 800dcda:	230a      	movs	r3, #10
 800dcdc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800dcde:	4353      	muls	r3, r2
 800dce0:	2200      	movs	r2, #0
 800dce2:	18e3      	adds	r3, r4, r3
 800dce4:	930d      	str	r3, [sp, #52]	@ 0x34
 800dce6:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800dce8:	0010      	movs	r0, r2
 800dcea:	1c59      	adds	r1, r3, #1
 800dcec:	911d      	str	r1, [sp, #116]	@ 0x74
 800dcee:	785b      	ldrb	r3, [r3, #1]
 800dcf0:	e7c2      	b.n	800dc78 <_strtod_l+0x1e4>
 800dcf2:	9808      	ldr	r0, [sp, #32]
 800dcf4:	e7cc      	b.n	800dc90 <_strtod_l+0x1fc>
 800dcf6:	2908      	cmp	r1, #8
 800dcf8:	dc05      	bgt.n	800dd06 <_strtod_l+0x272>
 800dcfa:	4665      	mov	r5, ip
 800dcfc:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800dcfe:	4369      	muls	r1, r5
 800dd00:	910d      	str	r1, [sp, #52]	@ 0x34
 800dd02:	0019      	movs	r1, r3
 800dd04:	e7da      	b.n	800dcbc <_strtod_l+0x228>
 800dd06:	2b10      	cmp	r3, #16
 800dd08:	dcfb      	bgt.n	800dd02 <_strtod_l+0x26e>
 800dd0a:	4661      	mov	r1, ip
 800dd0c:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 800dd0e:	434d      	muls	r5, r1
 800dd10:	9510      	str	r5, [sp, #64]	@ 0x40
 800dd12:	e7f6      	b.n	800dd02 <_strtod_l+0x26e>
 800dd14:	2200      	movs	r2, #0
 800dd16:	290f      	cmp	r1, #15
 800dd18:	dce5      	bgt.n	800dce6 <_strtod_l+0x252>
 800dd1a:	230a      	movs	r3, #10
 800dd1c:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 800dd1e:	435d      	muls	r5, r3
 800dd20:	1963      	adds	r3, r4, r5
 800dd22:	9310      	str	r3, [sp, #64]	@ 0x40
 800dd24:	e7df      	b.n	800dce6 <_strtod_l+0x252>
 800dd26:	2200      	movs	r2, #0
 800dd28:	920e      	str	r2, [sp, #56]	@ 0x38
 800dd2a:	9206      	str	r2, [sp, #24]
 800dd2c:	3201      	adds	r2, #1
 800dd2e:	e7a8      	b.n	800dc82 <_strtod_l+0x1ee>
 800dd30:	2400      	movs	r4, #0
 800dd32:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dd34:	3302      	adds	r3, #2
 800dd36:	931d      	str	r3, [sp, #116]	@ 0x74
 800dd38:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dd3a:	789b      	ldrb	r3, [r3, #2]
 800dd3c:	001a      	movs	r2, r3
 800dd3e:	3a30      	subs	r2, #48	@ 0x30
 800dd40:	2a09      	cmp	r2, #9
 800dd42:	d913      	bls.n	800dd6c <_strtod_l+0x2d8>
 800dd44:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800dd46:	921d      	str	r2, [sp, #116]	@ 0x74
 800dd48:	2200      	movs	r2, #0
 800dd4a:	e032      	b.n	800ddb2 <_strtod_l+0x31e>
 800dd4c:	08011f1c 	.word	0x08011f1c
 800dd50:	7ff00000 	.word	0x7ff00000
 800dd54:	ffefffff 	.word	0xffefffff
 800dd58:	00000433 	.word	0x00000433
 800dd5c:	7fffffff 	.word	0x7fffffff
 800dd60:	08011da0 	.word	0x08011da0
 800dd64:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800dd66:	1c5a      	adds	r2, r3, #1
 800dd68:	921d      	str	r2, [sp, #116]	@ 0x74
 800dd6a:	785b      	ldrb	r3, [r3, #1]
 800dd6c:	2b30      	cmp	r3, #48	@ 0x30
 800dd6e:	d0f9      	beq.n	800dd64 <_strtod_l+0x2d0>
 800dd70:	2200      	movs	r2, #0
 800dd72:	9207      	str	r2, [sp, #28]
 800dd74:	001a      	movs	r2, r3
 800dd76:	3a31      	subs	r2, #49	@ 0x31
 800dd78:	2a08      	cmp	r2, #8
 800dd7a:	d81b      	bhi.n	800ddb4 <_strtod_l+0x320>
 800dd7c:	3b30      	subs	r3, #48	@ 0x30
 800dd7e:	001a      	movs	r2, r3
 800dd80:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800dd82:	9307      	str	r3, [sp, #28]
 800dd84:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800dd86:	1c59      	adds	r1, r3, #1
 800dd88:	911d      	str	r1, [sp, #116]	@ 0x74
 800dd8a:	785b      	ldrb	r3, [r3, #1]
 800dd8c:	001d      	movs	r5, r3
 800dd8e:	3d30      	subs	r5, #48	@ 0x30
 800dd90:	2d09      	cmp	r5, #9
 800dd92:	d93a      	bls.n	800de0a <_strtod_l+0x376>
 800dd94:	9d07      	ldr	r5, [sp, #28]
 800dd96:	1b49      	subs	r1, r1, r5
 800dd98:	000d      	movs	r5, r1
 800dd9a:	49b3      	ldr	r1, [pc, #716]	@ (800e068 <_strtod_l+0x5d4>)
 800dd9c:	9107      	str	r1, [sp, #28]
 800dd9e:	2d08      	cmp	r5, #8
 800dda0:	dc03      	bgt.n	800ddaa <_strtod_l+0x316>
 800dda2:	9207      	str	r2, [sp, #28]
 800dda4:	428a      	cmp	r2, r1
 800dda6:	dd00      	ble.n	800ddaa <_strtod_l+0x316>
 800dda8:	9107      	str	r1, [sp, #28]
 800ddaa:	2c00      	cmp	r4, #0
 800ddac:	d002      	beq.n	800ddb4 <_strtod_l+0x320>
 800ddae:	9a07      	ldr	r2, [sp, #28]
 800ddb0:	4252      	negs	r2, r2
 800ddb2:	9207      	str	r2, [sp, #28]
 800ddb4:	9a06      	ldr	r2, [sp, #24]
 800ddb6:	2a00      	cmp	r2, #0
 800ddb8:	d14b      	bne.n	800de52 <_strtod_l+0x3be>
 800ddba:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800ddbc:	4310      	orrs	r0, r2
 800ddbe:	d000      	beq.n	800ddc2 <_strtod_l+0x32e>
 800ddc0:	e6a3      	b.n	800db0a <_strtod_l+0x76>
 800ddc2:	4662      	mov	r2, ip
 800ddc4:	2a00      	cmp	r2, #0
 800ddc6:	d000      	beq.n	800ddca <_strtod_l+0x336>
 800ddc8:	e6bb      	b.n	800db42 <_strtod_l+0xae>
 800ddca:	2b69      	cmp	r3, #105	@ 0x69
 800ddcc:	d025      	beq.n	800de1a <_strtod_l+0x386>
 800ddce:	dc21      	bgt.n	800de14 <_strtod_l+0x380>
 800ddd0:	2b49      	cmp	r3, #73	@ 0x49
 800ddd2:	d022      	beq.n	800de1a <_strtod_l+0x386>
 800ddd4:	2b4e      	cmp	r3, #78	@ 0x4e
 800ddd6:	d000      	beq.n	800ddda <_strtod_l+0x346>
 800ddd8:	e6b3      	b.n	800db42 <_strtod_l+0xae>
 800ddda:	49a4      	ldr	r1, [pc, #656]	@ (800e06c <_strtod_l+0x5d8>)
 800dddc:	a81d      	add	r0, sp, #116	@ 0x74
 800ddde:	f001 fa69 	bl	800f2b4 <__match>
 800dde2:	2800      	cmp	r0, #0
 800dde4:	d100      	bne.n	800dde8 <_strtod_l+0x354>
 800dde6:	e6ac      	b.n	800db42 <_strtod_l+0xae>
 800dde8:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800ddea:	781b      	ldrb	r3, [r3, #0]
 800ddec:	2b28      	cmp	r3, #40	@ 0x28
 800ddee:	d12a      	bne.n	800de46 <_strtod_l+0x3b2>
 800ddf0:	499f      	ldr	r1, [pc, #636]	@ (800e070 <_strtod_l+0x5dc>)
 800ddf2:	aa20      	add	r2, sp, #128	@ 0x80
 800ddf4:	a81d      	add	r0, sp, #116	@ 0x74
 800ddf6:	f001 fa71 	bl	800f2dc <__hexnan>
 800ddfa:	2805      	cmp	r0, #5
 800ddfc:	d123      	bne.n	800de46 <_strtod_l+0x3b2>
 800ddfe:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800de00:	4a9c      	ldr	r2, [pc, #624]	@ (800e074 <_strtod_l+0x5e0>)
 800de02:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800de04:	431a      	orrs	r2, r3
 800de06:	0017      	movs	r7, r2
 800de08:	e67f      	b.n	800db0a <_strtod_l+0x76>
 800de0a:	210a      	movs	r1, #10
 800de0c:	434a      	muls	r2, r1
 800de0e:	18d2      	adds	r2, r2, r3
 800de10:	3a30      	subs	r2, #48	@ 0x30
 800de12:	e7b7      	b.n	800dd84 <_strtod_l+0x2f0>
 800de14:	2b6e      	cmp	r3, #110	@ 0x6e
 800de16:	d0e0      	beq.n	800ddda <_strtod_l+0x346>
 800de18:	e693      	b.n	800db42 <_strtod_l+0xae>
 800de1a:	4997      	ldr	r1, [pc, #604]	@ (800e078 <_strtod_l+0x5e4>)
 800de1c:	a81d      	add	r0, sp, #116	@ 0x74
 800de1e:	f001 fa49 	bl	800f2b4 <__match>
 800de22:	2800      	cmp	r0, #0
 800de24:	d100      	bne.n	800de28 <_strtod_l+0x394>
 800de26:	e68c      	b.n	800db42 <_strtod_l+0xae>
 800de28:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800de2a:	4994      	ldr	r1, [pc, #592]	@ (800e07c <_strtod_l+0x5e8>)
 800de2c:	3b01      	subs	r3, #1
 800de2e:	a81d      	add	r0, sp, #116	@ 0x74
 800de30:	931d      	str	r3, [sp, #116]	@ 0x74
 800de32:	f001 fa3f 	bl	800f2b4 <__match>
 800de36:	2800      	cmp	r0, #0
 800de38:	d102      	bne.n	800de40 <_strtod_l+0x3ac>
 800de3a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800de3c:	3301      	adds	r3, #1
 800de3e:	931d      	str	r3, [sp, #116]	@ 0x74
 800de40:	2600      	movs	r6, #0
 800de42:	4f8c      	ldr	r7, [pc, #560]	@ (800e074 <_strtod_l+0x5e0>)
 800de44:	e661      	b.n	800db0a <_strtod_l+0x76>
 800de46:	488e      	ldr	r0, [pc, #568]	@ (800e080 <_strtod_l+0x5ec>)
 800de48:	f000 ff46 	bl	800ecd8 <nan>
 800de4c:	0006      	movs	r6, r0
 800de4e:	000f      	movs	r7, r1
 800de50:	e65b      	b.n	800db0a <_strtod_l+0x76>
 800de52:	9b07      	ldr	r3, [sp, #28]
 800de54:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800de56:	1a9b      	subs	r3, r3, r2
 800de58:	930c      	str	r3, [sp, #48]	@ 0x30
 800de5a:	9b08      	ldr	r3, [sp, #32]
 800de5c:	2b00      	cmp	r3, #0
 800de5e:	d101      	bne.n	800de64 <_strtod_l+0x3d0>
 800de60:	9b06      	ldr	r3, [sp, #24]
 800de62:	9308      	str	r3, [sp, #32]
 800de64:	9c06      	ldr	r4, [sp, #24]
 800de66:	2c10      	cmp	r4, #16
 800de68:	dd00      	ble.n	800de6c <_strtod_l+0x3d8>
 800de6a:	2410      	movs	r4, #16
 800de6c:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800de6e:	f7f5 fcad 	bl	80037cc <__aeabi_ui2d>
 800de72:	9b06      	ldr	r3, [sp, #24]
 800de74:	0006      	movs	r6, r0
 800de76:	000f      	movs	r7, r1
 800de78:	2b09      	cmp	r3, #9
 800de7a:	dc13      	bgt.n	800dea4 <_strtod_l+0x410>
 800de7c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800de7e:	2b00      	cmp	r3, #0
 800de80:	d100      	bne.n	800de84 <_strtod_l+0x3f0>
 800de82:	e642      	b.n	800db0a <_strtod_l+0x76>
 800de84:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800de86:	2b00      	cmp	r3, #0
 800de88:	dc00      	bgt.n	800de8c <_strtod_l+0x3f8>
 800de8a:	e07e      	b.n	800df8a <_strtod_l+0x4f6>
 800de8c:	2b16      	cmp	r3, #22
 800de8e:	dc63      	bgt.n	800df58 <_strtod_l+0x4c4>
 800de90:	497c      	ldr	r1, [pc, #496]	@ (800e084 <_strtod_l+0x5f0>)
 800de92:	00db      	lsls	r3, r3, #3
 800de94:	18c9      	adds	r1, r1, r3
 800de96:	0032      	movs	r2, r6
 800de98:	6808      	ldr	r0, [r1, #0]
 800de9a:	6849      	ldr	r1, [r1, #4]
 800de9c:	003b      	movs	r3, r7
 800de9e:	f7f4 fd19 	bl	80028d4 <__aeabi_dmul>
 800dea2:	e7d3      	b.n	800de4c <_strtod_l+0x3b8>
 800dea4:	0022      	movs	r2, r4
 800dea6:	4b77      	ldr	r3, [pc, #476]	@ (800e084 <_strtod_l+0x5f0>)
 800dea8:	3a09      	subs	r2, #9
 800deaa:	00d2      	lsls	r2, r2, #3
 800deac:	189b      	adds	r3, r3, r2
 800deae:	681a      	ldr	r2, [r3, #0]
 800deb0:	685b      	ldr	r3, [r3, #4]
 800deb2:	f7f4 fd0f 	bl	80028d4 <__aeabi_dmul>
 800deb6:	0006      	movs	r6, r0
 800deb8:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800deba:	000f      	movs	r7, r1
 800debc:	f7f5 fc86 	bl	80037cc <__aeabi_ui2d>
 800dec0:	000b      	movs	r3, r1
 800dec2:	0002      	movs	r2, r0
 800dec4:	0039      	movs	r1, r7
 800dec6:	0030      	movs	r0, r6
 800dec8:	f7f3 fd04 	bl	80018d4 <__aeabi_dadd>
 800decc:	9b06      	ldr	r3, [sp, #24]
 800dece:	0006      	movs	r6, r0
 800ded0:	000f      	movs	r7, r1
 800ded2:	2b0f      	cmp	r3, #15
 800ded4:	ddd2      	ble.n	800de7c <_strtod_l+0x3e8>
 800ded6:	9b06      	ldr	r3, [sp, #24]
 800ded8:	1b1c      	subs	r4, r3, r4
 800deda:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800dedc:	18e4      	adds	r4, r4, r3
 800dede:	2c00      	cmp	r4, #0
 800dee0:	dc00      	bgt.n	800dee4 <_strtod_l+0x450>
 800dee2:	e09b      	b.n	800e01c <_strtod_l+0x588>
 800dee4:	220f      	movs	r2, #15
 800dee6:	0023      	movs	r3, r4
 800dee8:	4013      	ands	r3, r2
 800deea:	4214      	tst	r4, r2
 800deec:	d00a      	beq.n	800df04 <_strtod_l+0x470>
 800deee:	4965      	ldr	r1, [pc, #404]	@ (800e084 <_strtod_l+0x5f0>)
 800def0:	00db      	lsls	r3, r3, #3
 800def2:	18c9      	adds	r1, r1, r3
 800def4:	0032      	movs	r2, r6
 800def6:	6808      	ldr	r0, [r1, #0]
 800def8:	6849      	ldr	r1, [r1, #4]
 800defa:	003b      	movs	r3, r7
 800defc:	f7f4 fcea 	bl	80028d4 <__aeabi_dmul>
 800df00:	0006      	movs	r6, r0
 800df02:	000f      	movs	r7, r1
 800df04:	230f      	movs	r3, #15
 800df06:	439c      	bics	r4, r3
 800df08:	d073      	beq.n	800dff2 <_strtod_l+0x55e>
 800df0a:	3326      	adds	r3, #38	@ 0x26
 800df0c:	33ff      	adds	r3, #255	@ 0xff
 800df0e:	429c      	cmp	r4, r3
 800df10:	dd4b      	ble.n	800dfaa <_strtod_l+0x516>
 800df12:	2300      	movs	r3, #0
 800df14:	9306      	str	r3, [sp, #24]
 800df16:	9307      	str	r3, [sp, #28]
 800df18:	930d      	str	r3, [sp, #52]	@ 0x34
 800df1a:	9308      	str	r3, [sp, #32]
 800df1c:	2322      	movs	r3, #34	@ 0x22
 800df1e:	2600      	movs	r6, #0
 800df20:	9a05      	ldr	r2, [sp, #20]
 800df22:	4f54      	ldr	r7, [pc, #336]	@ (800e074 <_strtod_l+0x5e0>)
 800df24:	6013      	str	r3, [r2, #0]
 800df26:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800df28:	42b3      	cmp	r3, r6
 800df2a:	d100      	bne.n	800df2e <_strtod_l+0x49a>
 800df2c:	e5ed      	b.n	800db0a <_strtod_l+0x76>
 800df2e:	991e      	ldr	r1, [sp, #120]	@ 0x78
 800df30:	9805      	ldr	r0, [sp, #20]
 800df32:	f001 fb83 	bl	800f63c <_Bfree>
 800df36:	9908      	ldr	r1, [sp, #32]
 800df38:	9805      	ldr	r0, [sp, #20]
 800df3a:	f001 fb7f 	bl	800f63c <_Bfree>
 800df3e:	9907      	ldr	r1, [sp, #28]
 800df40:	9805      	ldr	r0, [sp, #20]
 800df42:	f001 fb7b 	bl	800f63c <_Bfree>
 800df46:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800df48:	9805      	ldr	r0, [sp, #20]
 800df4a:	f001 fb77 	bl	800f63c <_Bfree>
 800df4e:	9906      	ldr	r1, [sp, #24]
 800df50:	9805      	ldr	r0, [sp, #20]
 800df52:	f001 fb73 	bl	800f63c <_Bfree>
 800df56:	e5d8      	b.n	800db0a <_strtod_l+0x76>
 800df58:	2325      	movs	r3, #37	@ 0x25
 800df5a:	9a06      	ldr	r2, [sp, #24]
 800df5c:	1a9b      	subs	r3, r3, r2
 800df5e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800df60:	4293      	cmp	r3, r2
 800df62:	dbb8      	blt.n	800ded6 <_strtod_l+0x442>
 800df64:	240f      	movs	r4, #15
 800df66:	9b06      	ldr	r3, [sp, #24]
 800df68:	4d46      	ldr	r5, [pc, #280]	@ (800e084 <_strtod_l+0x5f0>)
 800df6a:	1ae4      	subs	r4, r4, r3
 800df6c:	00e1      	lsls	r1, r4, #3
 800df6e:	1869      	adds	r1, r5, r1
 800df70:	0032      	movs	r2, r6
 800df72:	6808      	ldr	r0, [r1, #0]
 800df74:	6849      	ldr	r1, [r1, #4]
 800df76:	003b      	movs	r3, r7
 800df78:	f7f4 fcac 	bl	80028d4 <__aeabi_dmul>
 800df7c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800df7e:	1b1c      	subs	r4, r3, r4
 800df80:	00e4      	lsls	r4, r4, #3
 800df82:	192d      	adds	r5, r5, r4
 800df84:	682a      	ldr	r2, [r5, #0]
 800df86:	686b      	ldr	r3, [r5, #4]
 800df88:	e789      	b.n	800de9e <_strtod_l+0x40a>
 800df8a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800df8c:	3316      	adds	r3, #22
 800df8e:	dba2      	blt.n	800ded6 <_strtod_l+0x442>
 800df90:	9907      	ldr	r1, [sp, #28]
 800df92:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800df94:	4b3b      	ldr	r3, [pc, #236]	@ (800e084 <_strtod_l+0x5f0>)
 800df96:	1a52      	subs	r2, r2, r1
 800df98:	00d2      	lsls	r2, r2, #3
 800df9a:	189b      	adds	r3, r3, r2
 800df9c:	0030      	movs	r0, r6
 800df9e:	681a      	ldr	r2, [r3, #0]
 800dfa0:	685b      	ldr	r3, [r3, #4]
 800dfa2:	0039      	movs	r1, r7
 800dfa4:	f7f4 f85c 	bl	8002060 <__aeabi_ddiv>
 800dfa8:	e750      	b.n	800de4c <_strtod_l+0x3b8>
 800dfaa:	2300      	movs	r3, #0
 800dfac:	0030      	movs	r0, r6
 800dfae:	0039      	movs	r1, r7
 800dfb0:	4d35      	ldr	r5, [pc, #212]	@ (800e088 <_strtod_l+0x5f4>)
 800dfb2:	1124      	asrs	r4, r4, #4
 800dfb4:	9309      	str	r3, [sp, #36]	@ 0x24
 800dfb6:	2c01      	cmp	r4, #1
 800dfb8:	dc1e      	bgt.n	800dff8 <_strtod_l+0x564>
 800dfba:	2b00      	cmp	r3, #0
 800dfbc:	d001      	beq.n	800dfc2 <_strtod_l+0x52e>
 800dfbe:	0006      	movs	r6, r0
 800dfc0:	000f      	movs	r7, r1
 800dfc2:	4b32      	ldr	r3, [pc, #200]	@ (800e08c <_strtod_l+0x5f8>)
 800dfc4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800dfc6:	18ff      	adds	r7, r7, r3
 800dfc8:	4b2f      	ldr	r3, [pc, #188]	@ (800e088 <_strtod_l+0x5f4>)
 800dfca:	00d5      	lsls	r5, r2, #3
 800dfcc:	195d      	adds	r5, r3, r5
 800dfce:	0032      	movs	r2, r6
 800dfd0:	6828      	ldr	r0, [r5, #0]
 800dfd2:	6869      	ldr	r1, [r5, #4]
 800dfd4:	003b      	movs	r3, r7
 800dfd6:	f7f4 fc7d 	bl	80028d4 <__aeabi_dmul>
 800dfda:	4b26      	ldr	r3, [pc, #152]	@ (800e074 <_strtod_l+0x5e0>)
 800dfdc:	4a2c      	ldr	r2, [pc, #176]	@ (800e090 <_strtod_l+0x5fc>)
 800dfde:	0006      	movs	r6, r0
 800dfe0:	400b      	ands	r3, r1
 800dfe2:	4293      	cmp	r3, r2
 800dfe4:	d895      	bhi.n	800df12 <_strtod_l+0x47e>
 800dfe6:	4a2b      	ldr	r2, [pc, #172]	@ (800e094 <_strtod_l+0x600>)
 800dfe8:	4293      	cmp	r3, r2
 800dfea:	d913      	bls.n	800e014 <_strtod_l+0x580>
 800dfec:	2601      	movs	r6, #1
 800dfee:	4f2a      	ldr	r7, [pc, #168]	@ (800e098 <_strtod_l+0x604>)
 800dff0:	4276      	negs	r6, r6
 800dff2:	2300      	movs	r3, #0
 800dff4:	9309      	str	r3, [sp, #36]	@ 0x24
 800dff6:	e086      	b.n	800e106 <_strtod_l+0x672>
 800dff8:	2201      	movs	r2, #1
 800dffa:	4214      	tst	r4, r2
 800dffc:	d004      	beq.n	800e008 <_strtod_l+0x574>
 800dffe:	682a      	ldr	r2, [r5, #0]
 800e000:	686b      	ldr	r3, [r5, #4]
 800e002:	f7f4 fc67 	bl	80028d4 <__aeabi_dmul>
 800e006:	2301      	movs	r3, #1
 800e008:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e00a:	1064      	asrs	r4, r4, #1
 800e00c:	3201      	adds	r2, #1
 800e00e:	9209      	str	r2, [sp, #36]	@ 0x24
 800e010:	3508      	adds	r5, #8
 800e012:	e7d0      	b.n	800dfb6 <_strtod_l+0x522>
 800e014:	23d4      	movs	r3, #212	@ 0xd4
 800e016:	049b      	lsls	r3, r3, #18
 800e018:	18cf      	adds	r7, r1, r3
 800e01a:	e7ea      	b.n	800dff2 <_strtod_l+0x55e>
 800e01c:	2c00      	cmp	r4, #0
 800e01e:	d0e8      	beq.n	800dff2 <_strtod_l+0x55e>
 800e020:	4264      	negs	r4, r4
 800e022:	230f      	movs	r3, #15
 800e024:	0022      	movs	r2, r4
 800e026:	401a      	ands	r2, r3
 800e028:	421c      	tst	r4, r3
 800e02a:	d00a      	beq.n	800e042 <_strtod_l+0x5ae>
 800e02c:	4b15      	ldr	r3, [pc, #84]	@ (800e084 <_strtod_l+0x5f0>)
 800e02e:	00d2      	lsls	r2, r2, #3
 800e030:	189b      	adds	r3, r3, r2
 800e032:	0030      	movs	r0, r6
 800e034:	681a      	ldr	r2, [r3, #0]
 800e036:	685b      	ldr	r3, [r3, #4]
 800e038:	0039      	movs	r1, r7
 800e03a:	f7f4 f811 	bl	8002060 <__aeabi_ddiv>
 800e03e:	0006      	movs	r6, r0
 800e040:	000f      	movs	r7, r1
 800e042:	1124      	asrs	r4, r4, #4
 800e044:	d0d5      	beq.n	800dff2 <_strtod_l+0x55e>
 800e046:	2c1f      	cmp	r4, #31
 800e048:	dd28      	ble.n	800e09c <_strtod_l+0x608>
 800e04a:	2300      	movs	r3, #0
 800e04c:	9306      	str	r3, [sp, #24]
 800e04e:	9307      	str	r3, [sp, #28]
 800e050:	930d      	str	r3, [sp, #52]	@ 0x34
 800e052:	9308      	str	r3, [sp, #32]
 800e054:	2322      	movs	r3, #34	@ 0x22
 800e056:	9a05      	ldr	r2, [sp, #20]
 800e058:	2600      	movs	r6, #0
 800e05a:	6013      	str	r3, [r2, #0]
 800e05c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e05e:	2700      	movs	r7, #0
 800e060:	2b00      	cmp	r3, #0
 800e062:	d000      	beq.n	800e066 <_strtod_l+0x5d2>
 800e064:	e763      	b.n	800df2e <_strtod_l+0x49a>
 800e066:	e550      	b.n	800db0a <_strtod_l+0x76>
 800e068:	00004e1f 	.word	0x00004e1f
 800e06c:	08011dab 	.word	0x08011dab
 800e070:	08011f08 	.word	0x08011f08
 800e074:	7ff00000 	.word	0x7ff00000
 800e078:	08011da2 	.word	0x08011da2
 800e07c:	08011da5 	.word	0x08011da5
 800e080:	08011f05 	.word	0x08011f05
 800e084:	08012090 	.word	0x08012090
 800e088:	08012068 	.word	0x08012068
 800e08c:	fcb00000 	.word	0xfcb00000
 800e090:	7ca00000 	.word	0x7ca00000
 800e094:	7c900000 	.word	0x7c900000
 800e098:	7fefffff 	.word	0x7fefffff
 800e09c:	2310      	movs	r3, #16
 800e09e:	0022      	movs	r2, r4
 800e0a0:	401a      	ands	r2, r3
 800e0a2:	9209      	str	r2, [sp, #36]	@ 0x24
 800e0a4:	421c      	tst	r4, r3
 800e0a6:	d001      	beq.n	800e0ac <_strtod_l+0x618>
 800e0a8:	335a      	adds	r3, #90	@ 0x5a
 800e0aa:	9309      	str	r3, [sp, #36]	@ 0x24
 800e0ac:	0030      	movs	r0, r6
 800e0ae:	0039      	movs	r1, r7
 800e0b0:	2300      	movs	r3, #0
 800e0b2:	4dc0      	ldr	r5, [pc, #768]	@ (800e3b4 <_strtod_l+0x920>)
 800e0b4:	2201      	movs	r2, #1
 800e0b6:	4214      	tst	r4, r2
 800e0b8:	d004      	beq.n	800e0c4 <_strtod_l+0x630>
 800e0ba:	682a      	ldr	r2, [r5, #0]
 800e0bc:	686b      	ldr	r3, [r5, #4]
 800e0be:	f7f4 fc09 	bl	80028d4 <__aeabi_dmul>
 800e0c2:	2301      	movs	r3, #1
 800e0c4:	1064      	asrs	r4, r4, #1
 800e0c6:	3508      	adds	r5, #8
 800e0c8:	2c00      	cmp	r4, #0
 800e0ca:	d1f3      	bne.n	800e0b4 <_strtod_l+0x620>
 800e0cc:	2b00      	cmp	r3, #0
 800e0ce:	d001      	beq.n	800e0d4 <_strtod_l+0x640>
 800e0d0:	0006      	movs	r6, r0
 800e0d2:	000f      	movs	r7, r1
 800e0d4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e0d6:	2b00      	cmp	r3, #0
 800e0d8:	d00d      	beq.n	800e0f6 <_strtod_l+0x662>
 800e0da:	236b      	movs	r3, #107	@ 0x6b
 800e0dc:	007a      	lsls	r2, r7, #1
 800e0de:	0d52      	lsrs	r2, r2, #21
 800e0e0:	0039      	movs	r1, r7
 800e0e2:	1a9b      	subs	r3, r3, r2
 800e0e4:	2b00      	cmp	r3, #0
 800e0e6:	dd06      	ble.n	800e0f6 <_strtod_l+0x662>
 800e0e8:	2b1f      	cmp	r3, #31
 800e0ea:	dd5c      	ble.n	800e1a6 <_strtod_l+0x712>
 800e0ec:	2600      	movs	r6, #0
 800e0ee:	2b34      	cmp	r3, #52	@ 0x34
 800e0f0:	dd52      	ble.n	800e198 <_strtod_l+0x704>
 800e0f2:	27dc      	movs	r7, #220	@ 0xdc
 800e0f4:	04bf      	lsls	r7, r7, #18
 800e0f6:	2200      	movs	r2, #0
 800e0f8:	2300      	movs	r3, #0
 800e0fa:	0030      	movs	r0, r6
 800e0fc:	0039      	movs	r1, r7
 800e0fe:	f7f2 f9ad 	bl	800045c <__aeabi_dcmpeq>
 800e102:	2800      	cmp	r0, #0
 800e104:	d1a1      	bne.n	800e04a <_strtod_l+0x5b6>
 800e106:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e108:	9a08      	ldr	r2, [sp, #32]
 800e10a:	9300      	str	r3, [sp, #0]
 800e10c:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800e10e:	9b06      	ldr	r3, [sp, #24]
 800e110:	9805      	ldr	r0, [sp, #20]
 800e112:	f001 fafb 	bl	800f70c <__s2b>
 800e116:	900d      	str	r0, [sp, #52]	@ 0x34
 800e118:	2800      	cmp	r0, #0
 800e11a:	d100      	bne.n	800e11e <_strtod_l+0x68a>
 800e11c:	e6f9      	b.n	800df12 <_strtod_l+0x47e>
 800e11e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e120:	9907      	ldr	r1, [sp, #28]
 800e122:	43db      	mvns	r3, r3
 800e124:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e126:	17db      	asrs	r3, r3, #31
 800e128:	1a52      	subs	r2, r2, r1
 800e12a:	9214      	str	r2, [sp, #80]	@ 0x50
 800e12c:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800e12e:	9914      	ldr	r1, [sp, #80]	@ 0x50
 800e130:	17d2      	asrs	r2, r2, #31
 800e132:	4011      	ands	r1, r2
 800e134:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800e136:	9114      	str	r1, [sp, #80]	@ 0x50
 800e138:	401a      	ands	r2, r3
 800e13a:	2300      	movs	r3, #0
 800e13c:	921a      	str	r2, [sp, #104]	@ 0x68
 800e13e:	9306      	str	r3, [sp, #24]
 800e140:	9307      	str	r3, [sp, #28]
 800e142:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e144:	9805      	ldr	r0, [sp, #20]
 800e146:	6859      	ldr	r1, [r3, #4]
 800e148:	f001 fa34 	bl	800f5b4 <_Balloc>
 800e14c:	9008      	str	r0, [sp, #32]
 800e14e:	2800      	cmp	r0, #0
 800e150:	d100      	bne.n	800e154 <_strtod_l+0x6c0>
 800e152:	e6e3      	b.n	800df1c <_strtod_l+0x488>
 800e154:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e156:	300c      	adds	r0, #12
 800e158:	0019      	movs	r1, r3
 800e15a:	691a      	ldr	r2, [r3, #16]
 800e15c:	310c      	adds	r1, #12
 800e15e:	3202      	adds	r2, #2
 800e160:	0092      	lsls	r2, r2, #2
 800e162:	f000 fdb0 	bl	800ecc6 <memcpy>
 800e166:	ab20      	add	r3, sp, #128	@ 0x80
 800e168:	9301      	str	r3, [sp, #4]
 800e16a:	ab1f      	add	r3, sp, #124	@ 0x7c
 800e16c:	9300      	str	r3, [sp, #0]
 800e16e:	0032      	movs	r2, r6
 800e170:	003b      	movs	r3, r7
 800e172:	9805      	ldr	r0, [sp, #20]
 800e174:	9610      	str	r6, [sp, #64]	@ 0x40
 800e176:	9711      	str	r7, [sp, #68]	@ 0x44
 800e178:	f001 fe10 	bl	800fd9c <__d2b>
 800e17c:	901e      	str	r0, [sp, #120]	@ 0x78
 800e17e:	2800      	cmp	r0, #0
 800e180:	d100      	bne.n	800e184 <_strtod_l+0x6f0>
 800e182:	e6cb      	b.n	800df1c <_strtod_l+0x488>
 800e184:	2101      	movs	r1, #1
 800e186:	9805      	ldr	r0, [sp, #20]
 800e188:	f001 fb5c 	bl	800f844 <__i2b>
 800e18c:	9007      	str	r0, [sp, #28]
 800e18e:	2800      	cmp	r0, #0
 800e190:	d10e      	bne.n	800e1b0 <_strtod_l+0x71c>
 800e192:	2300      	movs	r3, #0
 800e194:	9307      	str	r3, [sp, #28]
 800e196:	e6c1      	b.n	800df1c <_strtod_l+0x488>
 800e198:	234b      	movs	r3, #75	@ 0x4b
 800e19a:	1a9a      	subs	r2, r3, r2
 800e19c:	3b4c      	subs	r3, #76	@ 0x4c
 800e19e:	4093      	lsls	r3, r2
 800e1a0:	4019      	ands	r1, r3
 800e1a2:	000f      	movs	r7, r1
 800e1a4:	e7a7      	b.n	800e0f6 <_strtod_l+0x662>
 800e1a6:	2201      	movs	r2, #1
 800e1a8:	4252      	negs	r2, r2
 800e1aa:	409a      	lsls	r2, r3
 800e1ac:	4016      	ands	r6, r2
 800e1ae:	e7a2      	b.n	800e0f6 <_strtod_l+0x662>
 800e1b0:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 800e1b2:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800e1b4:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 800e1b6:	1ad4      	subs	r4, r2, r3
 800e1b8:	2b00      	cmp	r3, #0
 800e1ba:	db01      	blt.n	800e1c0 <_strtod_l+0x72c>
 800e1bc:	9c1a      	ldr	r4, [sp, #104]	@ 0x68
 800e1be:	195d      	adds	r5, r3, r5
 800e1c0:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800e1c2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800e1c4:	1a5b      	subs	r3, r3, r1
 800e1c6:	2136      	movs	r1, #54	@ 0x36
 800e1c8:	189b      	adds	r3, r3, r2
 800e1ca:	1a8a      	subs	r2, r1, r2
 800e1cc:	497a      	ldr	r1, [pc, #488]	@ (800e3b8 <_strtod_l+0x924>)
 800e1ce:	2001      	movs	r0, #1
 800e1d0:	468c      	mov	ip, r1
 800e1d2:	2100      	movs	r1, #0
 800e1d4:	3b01      	subs	r3, #1
 800e1d6:	9115      	str	r1, [sp, #84]	@ 0x54
 800e1d8:	9016      	str	r0, [sp, #88]	@ 0x58
 800e1da:	4563      	cmp	r3, ip
 800e1dc:	da06      	bge.n	800e1ec <_strtod_l+0x758>
 800e1de:	4661      	mov	r1, ip
 800e1e0:	1ac9      	subs	r1, r1, r3
 800e1e2:	1a52      	subs	r2, r2, r1
 800e1e4:	291f      	cmp	r1, #31
 800e1e6:	dc3f      	bgt.n	800e268 <_strtod_l+0x7d4>
 800e1e8:	4088      	lsls	r0, r1
 800e1ea:	9016      	str	r0, [sp, #88]	@ 0x58
 800e1ec:	18ab      	adds	r3, r5, r2
 800e1ee:	930e      	str	r3, [sp, #56]	@ 0x38
 800e1f0:	18a4      	adds	r4, r4, r2
 800e1f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e1f4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e1f6:	191c      	adds	r4, r3, r4
 800e1f8:	002b      	movs	r3, r5
 800e1fa:	4295      	cmp	r5, r2
 800e1fc:	dd00      	ble.n	800e200 <_strtod_l+0x76c>
 800e1fe:	0013      	movs	r3, r2
 800e200:	42a3      	cmp	r3, r4
 800e202:	dd00      	ble.n	800e206 <_strtod_l+0x772>
 800e204:	0023      	movs	r3, r4
 800e206:	2b00      	cmp	r3, #0
 800e208:	dd04      	ble.n	800e214 <_strtod_l+0x780>
 800e20a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e20c:	1ae4      	subs	r4, r4, r3
 800e20e:	1ad2      	subs	r2, r2, r3
 800e210:	920e      	str	r2, [sp, #56]	@ 0x38
 800e212:	1aed      	subs	r5, r5, r3
 800e214:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800e216:	2b00      	cmp	r3, #0
 800e218:	dd16      	ble.n	800e248 <_strtod_l+0x7b4>
 800e21a:	001a      	movs	r2, r3
 800e21c:	9907      	ldr	r1, [sp, #28]
 800e21e:	9805      	ldr	r0, [sp, #20]
 800e220:	f001 fbd2 	bl	800f9c8 <__pow5mult>
 800e224:	9007      	str	r0, [sp, #28]
 800e226:	2800      	cmp	r0, #0
 800e228:	d0b3      	beq.n	800e192 <_strtod_l+0x6fe>
 800e22a:	0001      	movs	r1, r0
 800e22c:	9a1e      	ldr	r2, [sp, #120]	@ 0x78
 800e22e:	9805      	ldr	r0, [sp, #20]
 800e230:	f001 fb20 	bl	800f874 <__multiply>
 800e234:	9013      	str	r0, [sp, #76]	@ 0x4c
 800e236:	2800      	cmp	r0, #0
 800e238:	d100      	bne.n	800e23c <_strtod_l+0x7a8>
 800e23a:	e66f      	b.n	800df1c <_strtod_l+0x488>
 800e23c:	991e      	ldr	r1, [sp, #120]	@ 0x78
 800e23e:	9805      	ldr	r0, [sp, #20]
 800e240:	f001 f9fc 	bl	800f63c <_Bfree>
 800e244:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800e246:	931e      	str	r3, [sp, #120]	@ 0x78
 800e248:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e24a:	2b00      	cmp	r3, #0
 800e24c:	dc12      	bgt.n	800e274 <_strtod_l+0x7e0>
 800e24e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e250:	2b00      	cmp	r3, #0
 800e252:	dd18      	ble.n	800e286 <_strtod_l+0x7f2>
 800e254:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800e256:	9908      	ldr	r1, [sp, #32]
 800e258:	9805      	ldr	r0, [sp, #20]
 800e25a:	f001 fbb5 	bl	800f9c8 <__pow5mult>
 800e25e:	9008      	str	r0, [sp, #32]
 800e260:	2800      	cmp	r0, #0
 800e262:	d110      	bne.n	800e286 <_strtod_l+0x7f2>
 800e264:	2300      	movs	r3, #0
 800e266:	e658      	b.n	800df1a <_strtod_l+0x486>
 800e268:	4954      	ldr	r1, [pc, #336]	@ (800e3bc <_strtod_l+0x928>)
 800e26a:	1acb      	subs	r3, r1, r3
 800e26c:	0001      	movs	r1, r0
 800e26e:	4099      	lsls	r1, r3
 800e270:	9115      	str	r1, [sp, #84]	@ 0x54
 800e272:	e7ba      	b.n	800e1ea <_strtod_l+0x756>
 800e274:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e276:	991e      	ldr	r1, [sp, #120]	@ 0x78
 800e278:	9805      	ldr	r0, [sp, #20]
 800e27a:	f001 fc01 	bl	800fa80 <__lshift>
 800e27e:	901e      	str	r0, [sp, #120]	@ 0x78
 800e280:	2800      	cmp	r0, #0
 800e282:	d1e4      	bne.n	800e24e <_strtod_l+0x7ba>
 800e284:	e64a      	b.n	800df1c <_strtod_l+0x488>
 800e286:	2c00      	cmp	r4, #0
 800e288:	dd07      	ble.n	800e29a <_strtod_l+0x806>
 800e28a:	0022      	movs	r2, r4
 800e28c:	9908      	ldr	r1, [sp, #32]
 800e28e:	9805      	ldr	r0, [sp, #20]
 800e290:	f001 fbf6 	bl	800fa80 <__lshift>
 800e294:	9008      	str	r0, [sp, #32]
 800e296:	2800      	cmp	r0, #0
 800e298:	d0e4      	beq.n	800e264 <_strtod_l+0x7d0>
 800e29a:	2d00      	cmp	r5, #0
 800e29c:	dd08      	ble.n	800e2b0 <_strtod_l+0x81c>
 800e29e:	002a      	movs	r2, r5
 800e2a0:	9907      	ldr	r1, [sp, #28]
 800e2a2:	9805      	ldr	r0, [sp, #20]
 800e2a4:	f001 fbec 	bl	800fa80 <__lshift>
 800e2a8:	9007      	str	r0, [sp, #28]
 800e2aa:	2800      	cmp	r0, #0
 800e2ac:	d100      	bne.n	800e2b0 <_strtod_l+0x81c>
 800e2ae:	e635      	b.n	800df1c <_strtod_l+0x488>
 800e2b0:	9a08      	ldr	r2, [sp, #32]
 800e2b2:	991e      	ldr	r1, [sp, #120]	@ 0x78
 800e2b4:	9805      	ldr	r0, [sp, #20]
 800e2b6:	f001 fc6b 	bl	800fb90 <__mdiff>
 800e2ba:	9006      	str	r0, [sp, #24]
 800e2bc:	2800      	cmp	r0, #0
 800e2be:	d100      	bne.n	800e2c2 <_strtod_l+0x82e>
 800e2c0:	e62c      	b.n	800df1c <_strtod_l+0x488>
 800e2c2:	68c3      	ldr	r3, [r0, #12]
 800e2c4:	9907      	ldr	r1, [sp, #28]
 800e2c6:	9313      	str	r3, [sp, #76]	@ 0x4c
 800e2c8:	2300      	movs	r3, #0
 800e2ca:	60c3      	str	r3, [r0, #12]
 800e2cc:	f001 fc44 	bl	800fb58 <__mcmp>
 800e2d0:	2800      	cmp	r0, #0
 800e2d2:	da3b      	bge.n	800e34c <_strtod_l+0x8b8>
 800e2d4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800e2d6:	4333      	orrs	r3, r6
 800e2d8:	d167      	bne.n	800e3aa <_strtod_l+0x916>
 800e2da:	033b      	lsls	r3, r7, #12
 800e2dc:	d165      	bne.n	800e3aa <_strtod_l+0x916>
 800e2de:	22d6      	movs	r2, #214	@ 0xd6
 800e2e0:	4b37      	ldr	r3, [pc, #220]	@ (800e3c0 <_strtod_l+0x92c>)
 800e2e2:	04d2      	lsls	r2, r2, #19
 800e2e4:	403b      	ands	r3, r7
 800e2e6:	4293      	cmp	r3, r2
 800e2e8:	d95f      	bls.n	800e3aa <_strtod_l+0x916>
 800e2ea:	9b06      	ldr	r3, [sp, #24]
 800e2ec:	695b      	ldr	r3, [r3, #20]
 800e2ee:	2b00      	cmp	r3, #0
 800e2f0:	d103      	bne.n	800e2fa <_strtod_l+0x866>
 800e2f2:	9b06      	ldr	r3, [sp, #24]
 800e2f4:	691b      	ldr	r3, [r3, #16]
 800e2f6:	2b01      	cmp	r3, #1
 800e2f8:	dd57      	ble.n	800e3aa <_strtod_l+0x916>
 800e2fa:	9906      	ldr	r1, [sp, #24]
 800e2fc:	2201      	movs	r2, #1
 800e2fe:	9805      	ldr	r0, [sp, #20]
 800e300:	f001 fbbe 	bl	800fa80 <__lshift>
 800e304:	9907      	ldr	r1, [sp, #28]
 800e306:	9006      	str	r0, [sp, #24]
 800e308:	f001 fc26 	bl	800fb58 <__mcmp>
 800e30c:	2800      	cmp	r0, #0
 800e30e:	dd4c      	ble.n	800e3aa <_strtod_l+0x916>
 800e310:	4b2b      	ldr	r3, [pc, #172]	@ (800e3c0 <_strtod_l+0x92c>)
 800e312:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e314:	403b      	ands	r3, r7
 800e316:	2a00      	cmp	r2, #0
 800e318:	d074      	beq.n	800e404 <_strtod_l+0x970>
 800e31a:	22d6      	movs	r2, #214	@ 0xd6
 800e31c:	04d2      	lsls	r2, r2, #19
 800e31e:	4293      	cmp	r3, r2
 800e320:	d870      	bhi.n	800e404 <_strtod_l+0x970>
 800e322:	22dc      	movs	r2, #220	@ 0xdc
 800e324:	0492      	lsls	r2, r2, #18
 800e326:	4293      	cmp	r3, r2
 800e328:	d800      	bhi.n	800e32c <_strtod_l+0x898>
 800e32a:	e693      	b.n	800e054 <_strtod_l+0x5c0>
 800e32c:	0030      	movs	r0, r6
 800e32e:	0039      	movs	r1, r7
 800e330:	4b24      	ldr	r3, [pc, #144]	@ (800e3c4 <_strtod_l+0x930>)
 800e332:	2200      	movs	r2, #0
 800e334:	f7f4 face 	bl	80028d4 <__aeabi_dmul>
 800e338:	4b21      	ldr	r3, [pc, #132]	@ (800e3c0 <_strtod_l+0x92c>)
 800e33a:	0006      	movs	r6, r0
 800e33c:	000f      	movs	r7, r1
 800e33e:	420b      	tst	r3, r1
 800e340:	d000      	beq.n	800e344 <_strtod_l+0x8b0>
 800e342:	e5f4      	b.n	800df2e <_strtod_l+0x49a>
 800e344:	2322      	movs	r3, #34	@ 0x22
 800e346:	9a05      	ldr	r2, [sp, #20]
 800e348:	6013      	str	r3, [r2, #0]
 800e34a:	e5f0      	b.n	800df2e <_strtod_l+0x49a>
 800e34c:	970e      	str	r7, [sp, #56]	@ 0x38
 800e34e:	2800      	cmp	r0, #0
 800e350:	d175      	bne.n	800e43e <_strtod_l+0x9aa>
 800e352:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800e354:	033b      	lsls	r3, r7, #12
 800e356:	0b1b      	lsrs	r3, r3, #12
 800e358:	2a00      	cmp	r2, #0
 800e35a:	d039      	beq.n	800e3d0 <_strtod_l+0x93c>
 800e35c:	4a1a      	ldr	r2, [pc, #104]	@ (800e3c8 <_strtod_l+0x934>)
 800e35e:	4293      	cmp	r3, r2
 800e360:	d138      	bne.n	800e3d4 <_strtod_l+0x940>
 800e362:	2101      	movs	r1, #1
 800e364:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e366:	4249      	negs	r1, r1
 800e368:	0032      	movs	r2, r6
 800e36a:	0008      	movs	r0, r1
 800e36c:	2b00      	cmp	r3, #0
 800e36e:	d00b      	beq.n	800e388 <_strtod_l+0x8f4>
 800e370:	24d4      	movs	r4, #212	@ 0xd4
 800e372:	4b13      	ldr	r3, [pc, #76]	@ (800e3c0 <_strtod_l+0x92c>)
 800e374:	0008      	movs	r0, r1
 800e376:	403b      	ands	r3, r7
 800e378:	04e4      	lsls	r4, r4, #19
 800e37a:	42a3      	cmp	r3, r4
 800e37c:	d804      	bhi.n	800e388 <_strtod_l+0x8f4>
 800e37e:	306c      	adds	r0, #108	@ 0x6c
 800e380:	0d1b      	lsrs	r3, r3, #20
 800e382:	1ac3      	subs	r3, r0, r3
 800e384:	4099      	lsls	r1, r3
 800e386:	0008      	movs	r0, r1
 800e388:	4282      	cmp	r2, r0
 800e38a:	d123      	bne.n	800e3d4 <_strtod_l+0x940>
 800e38c:	4b0f      	ldr	r3, [pc, #60]	@ (800e3cc <_strtod_l+0x938>)
 800e38e:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800e390:	4299      	cmp	r1, r3
 800e392:	d102      	bne.n	800e39a <_strtod_l+0x906>
 800e394:	3201      	adds	r2, #1
 800e396:	d100      	bne.n	800e39a <_strtod_l+0x906>
 800e398:	e5c0      	b.n	800df1c <_strtod_l+0x488>
 800e39a:	4b09      	ldr	r3, [pc, #36]	@ (800e3c0 <_strtod_l+0x92c>)
 800e39c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e39e:	2600      	movs	r6, #0
 800e3a0:	401a      	ands	r2, r3
 800e3a2:	0013      	movs	r3, r2
 800e3a4:	2280      	movs	r2, #128	@ 0x80
 800e3a6:	0352      	lsls	r2, r2, #13
 800e3a8:	189f      	adds	r7, r3, r2
 800e3aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e3ac:	2b00      	cmp	r3, #0
 800e3ae:	d1bd      	bne.n	800e32c <_strtod_l+0x898>
 800e3b0:	e5bd      	b.n	800df2e <_strtod_l+0x49a>
 800e3b2:	46c0      	nop			@ (mov r8, r8)
 800e3b4:	08011f30 	.word	0x08011f30
 800e3b8:	fffffc02 	.word	0xfffffc02
 800e3bc:	fffffbe2 	.word	0xfffffbe2
 800e3c0:	7ff00000 	.word	0x7ff00000
 800e3c4:	39500000 	.word	0x39500000
 800e3c8:	000fffff 	.word	0x000fffff
 800e3cc:	7fefffff 	.word	0x7fefffff
 800e3d0:	4333      	orrs	r3, r6
 800e3d2:	d09d      	beq.n	800e310 <_strtod_l+0x87c>
 800e3d4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800e3d6:	2b00      	cmp	r3, #0
 800e3d8:	d01c      	beq.n	800e414 <_strtod_l+0x980>
 800e3da:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e3dc:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800e3de:	4213      	tst	r3, r2
 800e3e0:	d0e3      	beq.n	800e3aa <_strtod_l+0x916>
 800e3e2:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800e3e4:	0030      	movs	r0, r6
 800e3e6:	0039      	movs	r1, r7
 800e3e8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e3ea:	2b00      	cmp	r3, #0
 800e3ec:	d016      	beq.n	800e41c <_strtod_l+0x988>
 800e3ee:	f7ff fb39 	bl	800da64 <sulp>
 800e3f2:	0002      	movs	r2, r0
 800e3f4:	000b      	movs	r3, r1
 800e3f6:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800e3f8:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800e3fa:	f7f3 fa6b 	bl	80018d4 <__aeabi_dadd>
 800e3fe:	0006      	movs	r6, r0
 800e400:	000f      	movs	r7, r1
 800e402:	e7d2      	b.n	800e3aa <_strtod_l+0x916>
 800e404:	2601      	movs	r6, #1
 800e406:	4a92      	ldr	r2, [pc, #584]	@ (800e650 <_strtod_l+0xbbc>)
 800e408:	4276      	negs	r6, r6
 800e40a:	189b      	adds	r3, r3, r2
 800e40c:	4a91      	ldr	r2, [pc, #580]	@ (800e654 <_strtod_l+0xbc0>)
 800e40e:	431a      	orrs	r2, r3
 800e410:	0017      	movs	r7, r2
 800e412:	e7ca      	b.n	800e3aa <_strtod_l+0x916>
 800e414:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800e416:	4233      	tst	r3, r6
 800e418:	d0c7      	beq.n	800e3aa <_strtod_l+0x916>
 800e41a:	e7e2      	b.n	800e3e2 <_strtod_l+0x94e>
 800e41c:	f7ff fb22 	bl	800da64 <sulp>
 800e420:	0002      	movs	r2, r0
 800e422:	000b      	movs	r3, r1
 800e424:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800e426:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800e428:	f7f4 fd3a 	bl	8002ea0 <__aeabi_dsub>
 800e42c:	2200      	movs	r2, #0
 800e42e:	2300      	movs	r3, #0
 800e430:	0006      	movs	r6, r0
 800e432:	000f      	movs	r7, r1
 800e434:	f7f2 f812 	bl	800045c <__aeabi_dcmpeq>
 800e438:	2800      	cmp	r0, #0
 800e43a:	d0b6      	beq.n	800e3aa <_strtod_l+0x916>
 800e43c:	e60a      	b.n	800e054 <_strtod_l+0x5c0>
 800e43e:	9907      	ldr	r1, [sp, #28]
 800e440:	9806      	ldr	r0, [sp, #24]
 800e442:	f001 fd0b 	bl	800fe5c <__ratio>
 800e446:	2380      	movs	r3, #128	@ 0x80
 800e448:	2200      	movs	r2, #0
 800e44a:	05db      	lsls	r3, r3, #23
 800e44c:	0004      	movs	r4, r0
 800e44e:	000d      	movs	r5, r1
 800e450:	f7f2 f814 	bl	800047c <__aeabi_dcmple>
 800e454:	2800      	cmp	r0, #0
 800e456:	d06c      	beq.n	800e532 <_strtod_l+0xa9e>
 800e458:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800e45a:	2b00      	cmp	r3, #0
 800e45c:	d177      	bne.n	800e54e <_strtod_l+0xaba>
 800e45e:	2e00      	cmp	r6, #0
 800e460:	d157      	bne.n	800e512 <_strtod_l+0xa7e>
 800e462:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e464:	031b      	lsls	r3, r3, #12
 800e466:	d15a      	bne.n	800e51e <_strtod_l+0xa8a>
 800e468:	2200      	movs	r2, #0
 800e46a:	0020      	movs	r0, r4
 800e46c:	0029      	movs	r1, r5
 800e46e:	4b7a      	ldr	r3, [pc, #488]	@ (800e658 <_strtod_l+0xbc4>)
 800e470:	f7f1 fffa 	bl	8000468 <__aeabi_dcmplt>
 800e474:	2800      	cmp	r0, #0
 800e476:	d159      	bne.n	800e52c <_strtod_l+0xa98>
 800e478:	0020      	movs	r0, r4
 800e47a:	0029      	movs	r1, r5
 800e47c:	2200      	movs	r2, #0
 800e47e:	4b77      	ldr	r3, [pc, #476]	@ (800e65c <_strtod_l+0xbc8>)
 800e480:	f7f4 fa28 	bl	80028d4 <__aeabi_dmul>
 800e484:	0004      	movs	r4, r0
 800e486:	000d      	movs	r5, r1
 800e488:	2380      	movs	r3, #128	@ 0x80
 800e48a:	061b      	lsls	r3, r3, #24
 800e48c:	18eb      	adds	r3, r5, r3
 800e48e:	940a      	str	r4, [sp, #40]	@ 0x28
 800e490:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e492:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e494:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e496:	9216      	str	r2, [sp, #88]	@ 0x58
 800e498:	9317      	str	r3, [sp, #92]	@ 0x5c
 800e49a:	4a71      	ldr	r2, [pc, #452]	@ (800e660 <_strtod_l+0xbcc>)
 800e49c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e49e:	4013      	ands	r3, r2
 800e4a0:	9315      	str	r3, [sp, #84]	@ 0x54
 800e4a2:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800e4a4:	4b6f      	ldr	r3, [pc, #444]	@ (800e664 <_strtod_l+0xbd0>)
 800e4a6:	429a      	cmp	r2, r3
 800e4a8:	d000      	beq.n	800e4ac <_strtod_l+0xa18>
 800e4aa:	e087      	b.n	800e5bc <_strtod_l+0xb28>
 800e4ac:	4a6e      	ldr	r2, [pc, #440]	@ (800e668 <_strtod_l+0xbd4>)
 800e4ae:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e4b0:	4694      	mov	ip, r2
 800e4b2:	4463      	add	r3, ip
 800e4b4:	001f      	movs	r7, r3
 800e4b6:	0030      	movs	r0, r6
 800e4b8:	0019      	movs	r1, r3
 800e4ba:	f001 fc03 	bl	800fcc4 <__ulp>
 800e4be:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e4c0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e4c2:	f7f4 fa07 	bl	80028d4 <__aeabi_dmul>
 800e4c6:	0032      	movs	r2, r6
 800e4c8:	003b      	movs	r3, r7
 800e4ca:	f7f3 fa03 	bl	80018d4 <__aeabi_dadd>
 800e4ce:	4a64      	ldr	r2, [pc, #400]	@ (800e660 <_strtod_l+0xbcc>)
 800e4d0:	4b66      	ldr	r3, [pc, #408]	@ (800e66c <_strtod_l+0xbd8>)
 800e4d2:	0006      	movs	r6, r0
 800e4d4:	400a      	ands	r2, r1
 800e4d6:	429a      	cmp	r2, r3
 800e4d8:	d940      	bls.n	800e55c <_strtod_l+0xac8>
 800e4da:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e4dc:	4a64      	ldr	r2, [pc, #400]	@ (800e670 <_strtod_l+0xbdc>)
 800e4de:	4293      	cmp	r3, r2
 800e4e0:	d103      	bne.n	800e4ea <_strtod_l+0xa56>
 800e4e2:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800e4e4:	3301      	adds	r3, #1
 800e4e6:	d100      	bne.n	800e4ea <_strtod_l+0xa56>
 800e4e8:	e518      	b.n	800df1c <_strtod_l+0x488>
 800e4ea:	2601      	movs	r6, #1
 800e4ec:	4f60      	ldr	r7, [pc, #384]	@ (800e670 <_strtod_l+0xbdc>)
 800e4ee:	4276      	negs	r6, r6
 800e4f0:	991e      	ldr	r1, [sp, #120]	@ 0x78
 800e4f2:	9805      	ldr	r0, [sp, #20]
 800e4f4:	f001 f8a2 	bl	800f63c <_Bfree>
 800e4f8:	9908      	ldr	r1, [sp, #32]
 800e4fa:	9805      	ldr	r0, [sp, #20]
 800e4fc:	f001 f89e 	bl	800f63c <_Bfree>
 800e500:	9907      	ldr	r1, [sp, #28]
 800e502:	9805      	ldr	r0, [sp, #20]
 800e504:	f001 f89a 	bl	800f63c <_Bfree>
 800e508:	9906      	ldr	r1, [sp, #24]
 800e50a:	9805      	ldr	r0, [sp, #20]
 800e50c:	f001 f896 	bl	800f63c <_Bfree>
 800e510:	e617      	b.n	800e142 <_strtod_l+0x6ae>
 800e512:	2e01      	cmp	r6, #1
 800e514:	d103      	bne.n	800e51e <_strtod_l+0xa8a>
 800e516:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e518:	2b00      	cmp	r3, #0
 800e51a:	d100      	bne.n	800e51e <_strtod_l+0xa8a>
 800e51c:	e59a      	b.n	800e054 <_strtod_l+0x5c0>
 800e51e:	2300      	movs	r3, #0
 800e520:	4c54      	ldr	r4, [pc, #336]	@ (800e674 <_strtod_l+0xbe0>)
 800e522:	4d4d      	ldr	r5, [pc, #308]	@ (800e658 <_strtod_l+0xbc4>)
 800e524:	930a      	str	r3, [sp, #40]	@ 0x28
 800e526:	940b      	str	r4, [sp, #44]	@ 0x2c
 800e528:	2400      	movs	r4, #0
 800e52a:	e7b2      	b.n	800e492 <_strtod_l+0x9fe>
 800e52c:	2400      	movs	r4, #0
 800e52e:	4d4b      	ldr	r5, [pc, #300]	@ (800e65c <_strtod_l+0xbc8>)
 800e530:	e7aa      	b.n	800e488 <_strtod_l+0x9f4>
 800e532:	0020      	movs	r0, r4
 800e534:	0029      	movs	r1, r5
 800e536:	4b49      	ldr	r3, [pc, #292]	@ (800e65c <_strtod_l+0xbc8>)
 800e538:	2200      	movs	r2, #0
 800e53a:	f7f4 f9cb 	bl	80028d4 <__aeabi_dmul>
 800e53e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800e540:	0004      	movs	r4, r0
 800e542:	000d      	movs	r5, r1
 800e544:	2b00      	cmp	r3, #0
 800e546:	d09f      	beq.n	800e488 <_strtod_l+0x9f4>
 800e548:	940a      	str	r4, [sp, #40]	@ 0x28
 800e54a:	950b      	str	r5, [sp, #44]	@ 0x2c
 800e54c:	e7a1      	b.n	800e492 <_strtod_l+0x9fe>
 800e54e:	2300      	movs	r3, #0
 800e550:	4c41      	ldr	r4, [pc, #260]	@ (800e658 <_strtod_l+0xbc4>)
 800e552:	0025      	movs	r5, r4
 800e554:	930a      	str	r3, [sp, #40]	@ 0x28
 800e556:	940b      	str	r4, [sp, #44]	@ 0x2c
 800e558:	001c      	movs	r4, r3
 800e55a:	e79a      	b.n	800e492 <_strtod_l+0x9fe>
 800e55c:	23d4      	movs	r3, #212	@ 0xd4
 800e55e:	049b      	lsls	r3, r3, #18
 800e560:	18cf      	adds	r7, r1, r3
 800e562:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e564:	9710      	str	r7, [sp, #64]	@ 0x40
 800e566:	2b00      	cmp	r3, #0
 800e568:	d1c2      	bne.n	800e4f0 <_strtod_l+0xa5c>
 800e56a:	4b3d      	ldr	r3, [pc, #244]	@ (800e660 <_strtod_l+0xbcc>)
 800e56c:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800e56e:	403b      	ands	r3, r7
 800e570:	429a      	cmp	r2, r3
 800e572:	d1bd      	bne.n	800e4f0 <_strtod_l+0xa5c>
 800e574:	0020      	movs	r0, r4
 800e576:	0029      	movs	r1, r5
 800e578:	f7f2 f85c 	bl	8000634 <__aeabi_d2lz>
 800e57c:	f7f2 f894 	bl	80006a8 <__aeabi_l2d>
 800e580:	0002      	movs	r2, r0
 800e582:	000b      	movs	r3, r1
 800e584:	0020      	movs	r0, r4
 800e586:	0029      	movs	r1, r5
 800e588:	f7f4 fc8a 	bl	8002ea0 <__aeabi_dsub>
 800e58c:	033c      	lsls	r4, r7, #12
 800e58e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800e590:	0b24      	lsrs	r4, r4, #12
 800e592:	4334      	orrs	r4, r6
 800e594:	900e      	str	r0, [sp, #56]	@ 0x38
 800e596:	910f      	str	r1, [sp, #60]	@ 0x3c
 800e598:	4a37      	ldr	r2, [pc, #220]	@ (800e678 <_strtod_l+0xbe4>)
 800e59a:	431c      	orrs	r4, r3
 800e59c:	d052      	beq.n	800e644 <_strtod_l+0xbb0>
 800e59e:	4b37      	ldr	r3, [pc, #220]	@ (800e67c <_strtod_l+0xbe8>)
 800e5a0:	f7f1 ff62 	bl	8000468 <__aeabi_dcmplt>
 800e5a4:	2800      	cmp	r0, #0
 800e5a6:	d000      	beq.n	800e5aa <_strtod_l+0xb16>
 800e5a8:	e4c1      	b.n	800df2e <_strtod_l+0x49a>
 800e5aa:	980e      	ldr	r0, [sp, #56]	@ 0x38
 800e5ac:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800e5ae:	4a34      	ldr	r2, [pc, #208]	@ (800e680 <_strtod_l+0xbec>)
 800e5b0:	4b2a      	ldr	r3, [pc, #168]	@ (800e65c <_strtod_l+0xbc8>)
 800e5b2:	f7f1 ff6d 	bl	8000490 <__aeabi_dcmpgt>
 800e5b6:	2800      	cmp	r0, #0
 800e5b8:	d09a      	beq.n	800e4f0 <_strtod_l+0xa5c>
 800e5ba:	e4b8      	b.n	800df2e <_strtod_l+0x49a>
 800e5bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e5be:	2b00      	cmp	r3, #0
 800e5c0:	d02a      	beq.n	800e618 <_strtod_l+0xb84>
 800e5c2:	23d4      	movs	r3, #212	@ 0xd4
 800e5c4:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800e5c6:	04db      	lsls	r3, r3, #19
 800e5c8:	429a      	cmp	r2, r3
 800e5ca:	d825      	bhi.n	800e618 <_strtod_l+0xb84>
 800e5cc:	0020      	movs	r0, r4
 800e5ce:	0029      	movs	r1, r5
 800e5d0:	4a2c      	ldr	r2, [pc, #176]	@ (800e684 <_strtod_l+0xbf0>)
 800e5d2:	4b2d      	ldr	r3, [pc, #180]	@ (800e688 <_strtod_l+0xbf4>)
 800e5d4:	f7f1 ff52 	bl	800047c <__aeabi_dcmple>
 800e5d8:	2800      	cmp	r0, #0
 800e5da:	d016      	beq.n	800e60a <_strtod_l+0xb76>
 800e5dc:	0020      	movs	r0, r4
 800e5de:	0029      	movs	r1, r5
 800e5e0:	f7f2 f80a 	bl	80005f8 <__aeabi_d2uiz>
 800e5e4:	2800      	cmp	r0, #0
 800e5e6:	d100      	bne.n	800e5ea <_strtod_l+0xb56>
 800e5e8:	3001      	adds	r0, #1
 800e5ea:	f7f5 f8ef 	bl	80037cc <__aeabi_ui2d>
 800e5ee:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800e5f0:	0004      	movs	r4, r0
 800e5f2:	000d      	movs	r5, r1
 800e5f4:	2b00      	cmp	r3, #0
 800e5f6:	d122      	bne.n	800e63e <_strtod_l+0xbaa>
 800e5f8:	2380      	movs	r3, #128	@ 0x80
 800e5fa:	061b      	lsls	r3, r3, #24
 800e5fc:	18cb      	adds	r3, r1, r3
 800e5fe:	9018      	str	r0, [sp, #96]	@ 0x60
 800e600:	9319      	str	r3, [sp, #100]	@ 0x64
 800e602:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 800e604:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e606:	9216      	str	r2, [sp, #88]	@ 0x58
 800e608:	9317      	str	r3, [sp, #92]	@ 0x5c
 800e60a:	22d6      	movs	r2, #214	@ 0xd6
 800e60c:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800e60e:	04d2      	lsls	r2, r2, #19
 800e610:	189b      	adds	r3, r3, r2
 800e612:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800e614:	1a9b      	subs	r3, r3, r2
 800e616:	9317      	str	r3, [sp, #92]	@ 0x5c
 800e618:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800e61a:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800e61c:	9e16      	ldr	r6, [sp, #88]	@ 0x58
 800e61e:	9f17      	ldr	r7, [sp, #92]	@ 0x5c
 800e620:	f001 fb50 	bl	800fcc4 <__ulp>
 800e624:	0002      	movs	r2, r0
 800e626:	000b      	movs	r3, r1
 800e628:	0030      	movs	r0, r6
 800e62a:	0039      	movs	r1, r7
 800e62c:	f7f4 f952 	bl	80028d4 <__aeabi_dmul>
 800e630:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 800e632:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e634:	f7f3 f94e 	bl	80018d4 <__aeabi_dadd>
 800e638:	0006      	movs	r6, r0
 800e63a:	000f      	movs	r7, r1
 800e63c:	e791      	b.n	800e562 <_strtod_l+0xace>
 800e63e:	9418      	str	r4, [sp, #96]	@ 0x60
 800e640:	9519      	str	r5, [sp, #100]	@ 0x64
 800e642:	e7de      	b.n	800e602 <_strtod_l+0xb6e>
 800e644:	4b11      	ldr	r3, [pc, #68]	@ (800e68c <_strtod_l+0xbf8>)
 800e646:	980e      	ldr	r0, [sp, #56]	@ 0x38
 800e648:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800e64a:	f7f1 ff0d 	bl	8000468 <__aeabi_dcmplt>
 800e64e:	e7b2      	b.n	800e5b6 <_strtod_l+0xb22>
 800e650:	fff00000 	.word	0xfff00000
 800e654:	000fffff 	.word	0x000fffff
 800e658:	3ff00000 	.word	0x3ff00000
 800e65c:	3fe00000 	.word	0x3fe00000
 800e660:	7ff00000 	.word	0x7ff00000
 800e664:	7fe00000 	.word	0x7fe00000
 800e668:	fcb00000 	.word	0xfcb00000
 800e66c:	7c9fffff 	.word	0x7c9fffff
 800e670:	7fefffff 	.word	0x7fefffff
 800e674:	bff00000 	.word	0xbff00000
 800e678:	94a03595 	.word	0x94a03595
 800e67c:	3fdfffff 	.word	0x3fdfffff
 800e680:	35afe535 	.word	0x35afe535
 800e684:	ffc00000 	.word	0xffc00000
 800e688:	41dfffff 	.word	0x41dfffff
 800e68c:	3fcfffff 	.word	0x3fcfffff

0800e690 <strtod>:
 800e690:	b510      	push	{r4, lr}
 800e692:	4c04      	ldr	r4, [pc, #16]	@ (800e6a4 <strtod+0x14>)
 800e694:	000a      	movs	r2, r1
 800e696:	0001      	movs	r1, r0
 800e698:	4b03      	ldr	r3, [pc, #12]	@ (800e6a8 <strtod+0x18>)
 800e69a:	6820      	ldr	r0, [r4, #0]
 800e69c:	f7ff f9fa 	bl	800da94 <_strtod_l>
 800e6a0:	bd10      	pop	{r4, pc}
 800e6a2:	46c0      	nop			@ (mov r8, r8)
 800e6a4:	20000b2c 	.word	0x20000b2c
 800e6a8:	200009c0 	.word	0x200009c0

0800e6ac <_strtol_l.isra.0>:
 800e6ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e6ae:	b085      	sub	sp, #20
 800e6b0:	0017      	movs	r7, r2
 800e6b2:	001e      	movs	r6, r3
 800e6b4:	9003      	str	r0, [sp, #12]
 800e6b6:	9101      	str	r1, [sp, #4]
 800e6b8:	2b24      	cmp	r3, #36	@ 0x24
 800e6ba:	d823      	bhi.n	800e704 <_strtol_l.isra.0+0x58>
 800e6bc:	000c      	movs	r4, r1
 800e6be:	2b01      	cmp	r3, #1
 800e6c0:	d020      	beq.n	800e704 <_strtol_l.isra.0+0x58>
 800e6c2:	4b3d      	ldr	r3, [pc, #244]	@ (800e7b8 <_strtol_l.isra.0+0x10c>)
 800e6c4:	2208      	movs	r2, #8
 800e6c6:	469c      	mov	ip, r3
 800e6c8:	0023      	movs	r3, r4
 800e6ca:	4661      	mov	r1, ip
 800e6cc:	781d      	ldrb	r5, [r3, #0]
 800e6ce:	3401      	adds	r4, #1
 800e6d0:	5d48      	ldrb	r0, [r1, r5]
 800e6d2:	0001      	movs	r1, r0
 800e6d4:	4011      	ands	r1, r2
 800e6d6:	4210      	tst	r0, r2
 800e6d8:	d1f6      	bne.n	800e6c8 <_strtol_l.isra.0+0x1c>
 800e6da:	2d2d      	cmp	r5, #45	@ 0x2d
 800e6dc:	d119      	bne.n	800e712 <_strtol_l.isra.0+0x66>
 800e6de:	7825      	ldrb	r5, [r4, #0]
 800e6e0:	1c9c      	adds	r4, r3, #2
 800e6e2:	2301      	movs	r3, #1
 800e6e4:	9300      	str	r3, [sp, #0]
 800e6e6:	2210      	movs	r2, #16
 800e6e8:	0033      	movs	r3, r6
 800e6ea:	4393      	bics	r3, r2
 800e6ec:	d11d      	bne.n	800e72a <_strtol_l.isra.0+0x7e>
 800e6ee:	2d30      	cmp	r5, #48	@ 0x30
 800e6f0:	d115      	bne.n	800e71e <_strtol_l.isra.0+0x72>
 800e6f2:	2120      	movs	r1, #32
 800e6f4:	7823      	ldrb	r3, [r4, #0]
 800e6f6:	438b      	bics	r3, r1
 800e6f8:	2b58      	cmp	r3, #88	@ 0x58
 800e6fa:	d110      	bne.n	800e71e <_strtol_l.isra.0+0x72>
 800e6fc:	7865      	ldrb	r5, [r4, #1]
 800e6fe:	3402      	adds	r4, #2
 800e700:	2610      	movs	r6, #16
 800e702:	e012      	b.n	800e72a <_strtol_l.isra.0+0x7e>
 800e704:	f000 fab2 	bl	800ec6c <__errno>
 800e708:	2316      	movs	r3, #22
 800e70a:	6003      	str	r3, [r0, #0]
 800e70c:	2000      	movs	r0, #0
 800e70e:	b005      	add	sp, #20
 800e710:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e712:	9100      	str	r1, [sp, #0]
 800e714:	2d2b      	cmp	r5, #43	@ 0x2b
 800e716:	d1e6      	bne.n	800e6e6 <_strtol_l.isra.0+0x3a>
 800e718:	7825      	ldrb	r5, [r4, #0]
 800e71a:	1c9c      	adds	r4, r3, #2
 800e71c:	e7e3      	b.n	800e6e6 <_strtol_l.isra.0+0x3a>
 800e71e:	2e00      	cmp	r6, #0
 800e720:	d1ee      	bne.n	800e700 <_strtol_l.isra.0+0x54>
 800e722:	360a      	adds	r6, #10
 800e724:	2d30      	cmp	r5, #48	@ 0x30
 800e726:	d100      	bne.n	800e72a <_strtol_l.isra.0+0x7e>
 800e728:	3e02      	subs	r6, #2
 800e72a:	4a24      	ldr	r2, [pc, #144]	@ (800e7bc <_strtol_l.isra.0+0x110>)
 800e72c:	9b00      	ldr	r3, [sp, #0]
 800e72e:	4694      	mov	ip, r2
 800e730:	4463      	add	r3, ip
 800e732:	0031      	movs	r1, r6
 800e734:	0018      	movs	r0, r3
 800e736:	9302      	str	r3, [sp, #8]
 800e738:	f7f1 fd90 	bl	800025c <__aeabi_uidivmod>
 800e73c:	2200      	movs	r2, #0
 800e73e:	4684      	mov	ip, r0
 800e740:	0010      	movs	r0, r2
 800e742:	002b      	movs	r3, r5
 800e744:	3b30      	subs	r3, #48	@ 0x30
 800e746:	2b09      	cmp	r3, #9
 800e748:	d811      	bhi.n	800e76e <_strtol_l.isra.0+0xc2>
 800e74a:	001d      	movs	r5, r3
 800e74c:	42ae      	cmp	r6, r5
 800e74e:	dd1d      	ble.n	800e78c <_strtol_l.isra.0+0xe0>
 800e750:	1c53      	adds	r3, r2, #1
 800e752:	d009      	beq.n	800e768 <_strtol_l.isra.0+0xbc>
 800e754:	2201      	movs	r2, #1
 800e756:	4252      	negs	r2, r2
 800e758:	4584      	cmp	ip, r0
 800e75a:	d305      	bcc.n	800e768 <_strtol_l.isra.0+0xbc>
 800e75c:	d101      	bne.n	800e762 <_strtol_l.isra.0+0xb6>
 800e75e:	42a9      	cmp	r1, r5
 800e760:	db11      	blt.n	800e786 <_strtol_l.isra.0+0xda>
 800e762:	2201      	movs	r2, #1
 800e764:	4370      	muls	r0, r6
 800e766:	1828      	adds	r0, r5, r0
 800e768:	7825      	ldrb	r5, [r4, #0]
 800e76a:	3401      	adds	r4, #1
 800e76c:	e7e9      	b.n	800e742 <_strtol_l.isra.0+0x96>
 800e76e:	002b      	movs	r3, r5
 800e770:	3b41      	subs	r3, #65	@ 0x41
 800e772:	2b19      	cmp	r3, #25
 800e774:	d801      	bhi.n	800e77a <_strtol_l.isra.0+0xce>
 800e776:	3d37      	subs	r5, #55	@ 0x37
 800e778:	e7e8      	b.n	800e74c <_strtol_l.isra.0+0xa0>
 800e77a:	002b      	movs	r3, r5
 800e77c:	3b61      	subs	r3, #97	@ 0x61
 800e77e:	2b19      	cmp	r3, #25
 800e780:	d804      	bhi.n	800e78c <_strtol_l.isra.0+0xe0>
 800e782:	3d57      	subs	r5, #87	@ 0x57
 800e784:	e7e2      	b.n	800e74c <_strtol_l.isra.0+0xa0>
 800e786:	2201      	movs	r2, #1
 800e788:	4252      	negs	r2, r2
 800e78a:	e7ed      	b.n	800e768 <_strtol_l.isra.0+0xbc>
 800e78c:	1c53      	adds	r3, r2, #1
 800e78e:	d108      	bne.n	800e7a2 <_strtol_l.isra.0+0xf6>
 800e790:	2322      	movs	r3, #34	@ 0x22
 800e792:	9a03      	ldr	r2, [sp, #12]
 800e794:	9802      	ldr	r0, [sp, #8]
 800e796:	6013      	str	r3, [r2, #0]
 800e798:	2f00      	cmp	r7, #0
 800e79a:	d0b8      	beq.n	800e70e <_strtol_l.isra.0+0x62>
 800e79c:	1e63      	subs	r3, r4, #1
 800e79e:	9301      	str	r3, [sp, #4]
 800e7a0:	e007      	b.n	800e7b2 <_strtol_l.isra.0+0x106>
 800e7a2:	9b00      	ldr	r3, [sp, #0]
 800e7a4:	2b00      	cmp	r3, #0
 800e7a6:	d000      	beq.n	800e7aa <_strtol_l.isra.0+0xfe>
 800e7a8:	4240      	negs	r0, r0
 800e7aa:	2f00      	cmp	r7, #0
 800e7ac:	d0af      	beq.n	800e70e <_strtol_l.isra.0+0x62>
 800e7ae:	2a00      	cmp	r2, #0
 800e7b0:	d1f4      	bne.n	800e79c <_strtol_l.isra.0+0xf0>
 800e7b2:	9b01      	ldr	r3, [sp, #4]
 800e7b4:	603b      	str	r3, [r7, #0]
 800e7b6:	e7aa      	b.n	800e70e <_strtol_l.isra.0+0x62>
 800e7b8:	08011f59 	.word	0x08011f59
 800e7bc:	7fffffff 	.word	0x7fffffff

0800e7c0 <strtol>:
 800e7c0:	b510      	push	{r4, lr}
 800e7c2:	4c04      	ldr	r4, [pc, #16]	@ (800e7d4 <strtol+0x14>)
 800e7c4:	0013      	movs	r3, r2
 800e7c6:	000a      	movs	r2, r1
 800e7c8:	0001      	movs	r1, r0
 800e7ca:	6820      	ldr	r0, [r4, #0]
 800e7cc:	f7ff ff6e 	bl	800e6ac <_strtol_l.isra.0>
 800e7d0:	bd10      	pop	{r4, pc}
 800e7d2:	46c0      	nop			@ (mov r8, r8)
 800e7d4:	20000b2c 	.word	0x20000b2c

0800e7d8 <_strtoll_l.isra.0>:
 800e7d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e7da:	b08d      	sub	sp, #52	@ 0x34
 800e7dc:	000c      	movs	r4, r1
 800e7de:	9102      	str	r1, [sp, #8]
 800e7e0:	001e      	movs	r6, r3
 800e7e2:	2108      	movs	r1, #8
 800e7e4:	4f4c      	ldr	r7, [pc, #304]	@ (800e918 <_strtoll_l.isra.0+0x140>)
 800e7e6:	900a      	str	r0, [sp, #40]	@ 0x28
 800e7e8:	9203      	str	r2, [sp, #12]
 800e7ea:	0023      	movs	r3, r4
 800e7ec:	781a      	ldrb	r2, [r3, #0]
 800e7ee:	3401      	adds	r4, #1
 800e7f0:	5cbd      	ldrb	r5, [r7, r2]
 800e7f2:	0028      	movs	r0, r5
 800e7f4:	4008      	ands	r0, r1
 800e7f6:	420d      	tst	r5, r1
 800e7f8:	d1f7      	bne.n	800e7ea <_strtoll_l.isra.0+0x12>
 800e7fa:	0015      	movs	r5, r2
 800e7fc:	2a2d      	cmp	r2, #45	@ 0x2d
 800e7fe:	d112      	bne.n	800e826 <_strtoll_l.isra.0+0x4e>
 800e800:	7825      	ldrb	r5, [r4, #0]
 800e802:	1c9c      	adds	r4, r3, #2
 800e804:	2301      	movs	r3, #1
 800e806:	9301      	str	r3, [sp, #4]
 800e808:	2210      	movs	r2, #16
 800e80a:	0033      	movs	r3, r6
 800e80c:	4393      	bics	r3, r2
 800e80e:	d116      	bne.n	800e83e <_strtoll_l.isra.0+0x66>
 800e810:	2d30      	cmp	r5, #48	@ 0x30
 800e812:	d10e      	bne.n	800e832 <_strtoll_l.isra.0+0x5a>
 800e814:	2120      	movs	r1, #32
 800e816:	7823      	ldrb	r3, [r4, #0]
 800e818:	438b      	bics	r3, r1
 800e81a:	2b58      	cmp	r3, #88	@ 0x58
 800e81c:	d109      	bne.n	800e832 <_strtoll_l.isra.0+0x5a>
 800e81e:	7865      	ldrb	r5, [r4, #1]
 800e820:	3402      	adds	r4, #2
 800e822:	2610      	movs	r6, #16
 800e824:	e00b      	b.n	800e83e <_strtoll_l.isra.0+0x66>
 800e826:	9001      	str	r0, [sp, #4]
 800e828:	2a2b      	cmp	r2, #43	@ 0x2b
 800e82a:	d1ed      	bne.n	800e808 <_strtoll_l.isra.0+0x30>
 800e82c:	7825      	ldrb	r5, [r4, #0]
 800e82e:	1c9c      	adds	r4, r3, #2
 800e830:	e7ea      	b.n	800e808 <_strtoll_l.isra.0+0x30>
 800e832:	2e00      	cmp	r6, #0
 800e834:	d1f5      	bne.n	800e822 <_strtoll_l.isra.0+0x4a>
 800e836:	360a      	adds	r6, #10
 800e838:	2d30      	cmp	r5, #48	@ 0x30
 800e83a:	d100      	bne.n	800e83e <_strtoll_l.isra.0+0x66>
 800e83c:	3e02      	subs	r6, #2
 800e83e:	2001      	movs	r0, #1
 800e840:	2300      	movs	r3, #0
 800e842:	4936      	ldr	r1, [pc, #216]	@ (800e91c <_strtoll_l.isra.0+0x144>)
 800e844:	9a01      	ldr	r2, [sp, #4]
 800e846:	4240      	negs	r0, r0
 800e848:	1812      	adds	r2, r2, r0
 800e84a:	414b      	adcs	r3, r1
 800e84c:	9204      	str	r2, [sp, #16]
 800e84e:	9305      	str	r3, [sp, #20]
 800e850:	9804      	ldr	r0, [sp, #16]
 800e852:	9905      	ldr	r1, [sp, #20]
 800e854:	17f3      	asrs	r3, r6, #31
 800e856:	0032      	movs	r2, r6
 800e858:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e85a:	f7f1 fe67 	bl	800052c <__aeabi_uldivmod>
 800e85e:	2300      	movs	r3, #0
 800e860:	000f      	movs	r7, r1
 800e862:	9008      	str	r0, [sp, #32]
 800e864:	2100      	movs	r1, #0
 800e866:	2000      	movs	r0, #0
 800e868:	9209      	str	r2, [sp, #36]	@ 0x24
 800e86a:	002a      	movs	r2, r5
 800e86c:	3a30      	subs	r2, #48	@ 0x30
 800e86e:	2a09      	cmp	r2, #9
 800e870:	d823      	bhi.n	800e8ba <_strtoll_l.isra.0+0xe2>
 800e872:	0015      	movs	r5, r2
 800e874:	42ae      	cmp	r6, r5
 800e876:	dd2f      	ble.n	800e8d8 <_strtoll_l.isra.0+0x100>
 800e878:	1c5a      	adds	r2, r3, #1
 800e87a:	d01b      	beq.n	800e8b4 <_strtoll_l.isra.0+0xdc>
 800e87c:	42b9      	cmp	r1, r7
 800e87e:	d828      	bhi.n	800e8d2 <_strtoll_l.isra.0+0xfa>
 800e880:	d102      	bne.n	800e888 <_strtoll_l.isra.0+0xb0>
 800e882:	9b08      	ldr	r3, [sp, #32]
 800e884:	4298      	cmp	r0, r3
 800e886:	d824      	bhi.n	800e8d2 <_strtoll_l.isra.0+0xfa>
 800e888:	9b08      	ldr	r3, [sp, #32]
 800e88a:	4283      	cmp	r3, r0
 800e88c:	d104      	bne.n	800e898 <_strtoll_l.isra.0+0xc0>
 800e88e:	428f      	cmp	r7, r1
 800e890:	d102      	bne.n	800e898 <_strtoll_l.isra.0+0xc0>
 800e892:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e894:	42ab      	cmp	r3, r5
 800e896:	db1c      	blt.n	800e8d2 <_strtoll_l.isra.0+0xfa>
 800e898:	0002      	movs	r2, r0
 800e89a:	000b      	movs	r3, r1
 800e89c:	0030      	movs	r0, r6
 800e89e:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e8a0:	f7f1 fe64 	bl	800056c <__aeabi_lmul>
 800e8a4:	17eb      	asrs	r3, r5, #31
 800e8a6:	9506      	str	r5, [sp, #24]
 800e8a8:	9307      	str	r3, [sp, #28]
 800e8aa:	9a06      	ldr	r2, [sp, #24]
 800e8ac:	9b07      	ldr	r3, [sp, #28]
 800e8ae:	1880      	adds	r0, r0, r2
 800e8b0:	4159      	adcs	r1, r3
 800e8b2:	2301      	movs	r3, #1
 800e8b4:	7825      	ldrb	r5, [r4, #0]
 800e8b6:	3401      	adds	r4, #1
 800e8b8:	e7d7      	b.n	800e86a <_strtoll_l.isra.0+0x92>
 800e8ba:	002a      	movs	r2, r5
 800e8bc:	3a41      	subs	r2, #65	@ 0x41
 800e8be:	2a19      	cmp	r2, #25
 800e8c0:	d801      	bhi.n	800e8c6 <_strtoll_l.isra.0+0xee>
 800e8c2:	3d37      	subs	r5, #55	@ 0x37
 800e8c4:	e7d6      	b.n	800e874 <_strtoll_l.isra.0+0x9c>
 800e8c6:	002a      	movs	r2, r5
 800e8c8:	3a61      	subs	r2, #97	@ 0x61
 800e8ca:	2a19      	cmp	r2, #25
 800e8cc:	d804      	bhi.n	800e8d8 <_strtoll_l.isra.0+0x100>
 800e8ce:	3d57      	subs	r5, #87	@ 0x57
 800e8d0:	e7d0      	b.n	800e874 <_strtoll_l.isra.0+0x9c>
 800e8d2:	2301      	movs	r3, #1
 800e8d4:	425b      	negs	r3, r3
 800e8d6:	e7ed      	b.n	800e8b4 <_strtoll_l.isra.0+0xdc>
 800e8d8:	1c5a      	adds	r2, r3, #1
 800e8da:	d109      	bne.n	800e8f0 <_strtoll_l.isra.0+0x118>
 800e8dc:	9804      	ldr	r0, [sp, #16]
 800e8de:	9905      	ldr	r1, [sp, #20]
 800e8e0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e8e2:	3323      	adds	r3, #35	@ 0x23
 800e8e4:	6013      	str	r3, [r2, #0]
 800e8e6:	9b03      	ldr	r3, [sp, #12]
 800e8e8:	2b00      	cmp	r3, #0
 800e8ea:	d10e      	bne.n	800e90a <_strtoll_l.isra.0+0x132>
 800e8ec:	b00d      	add	sp, #52	@ 0x34
 800e8ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e8f0:	9a01      	ldr	r2, [sp, #4]
 800e8f2:	2a00      	cmp	r2, #0
 800e8f4:	d004      	beq.n	800e900 <_strtoll_l.isra.0+0x128>
 800e8f6:	0005      	movs	r5, r0
 800e8f8:	000e      	movs	r6, r1
 800e8fa:	2100      	movs	r1, #0
 800e8fc:	4268      	negs	r0, r5
 800e8fe:	41b1      	sbcs	r1, r6
 800e900:	9a03      	ldr	r2, [sp, #12]
 800e902:	2a00      	cmp	r2, #0
 800e904:	d0f2      	beq.n	800e8ec <_strtoll_l.isra.0+0x114>
 800e906:	2b00      	cmp	r3, #0
 800e908:	d001      	beq.n	800e90e <_strtoll_l.isra.0+0x136>
 800e90a:	1e63      	subs	r3, r4, #1
 800e90c:	9302      	str	r3, [sp, #8]
 800e90e:	9b03      	ldr	r3, [sp, #12]
 800e910:	9a02      	ldr	r2, [sp, #8]
 800e912:	601a      	str	r2, [r3, #0]
 800e914:	e7ea      	b.n	800e8ec <_strtoll_l.isra.0+0x114>
 800e916:	46c0      	nop			@ (mov r8, r8)
 800e918:	08011f59 	.word	0x08011f59
 800e91c:	7fffffff 	.word	0x7fffffff

0800e920 <strtoll>:
 800e920:	b510      	push	{r4, lr}
 800e922:	4c04      	ldr	r4, [pc, #16]	@ (800e934 <strtoll+0x14>)
 800e924:	0013      	movs	r3, r2
 800e926:	000a      	movs	r2, r1
 800e928:	0001      	movs	r1, r0
 800e92a:	6820      	ldr	r0, [r4, #0]
 800e92c:	f7ff ff54 	bl	800e7d8 <_strtoll_l.isra.0>
 800e930:	bd10      	pop	{r4, pc}
 800e932:	46c0      	nop			@ (mov r8, r8)
 800e934:	20000b2c 	.word	0x20000b2c

0800e938 <std>:
 800e938:	2300      	movs	r3, #0
 800e93a:	b510      	push	{r4, lr}
 800e93c:	0004      	movs	r4, r0
 800e93e:	6003      	str	r3, [r0, #0]
 800e940:	6043      	str	r3, [r0, #4]
 800e942:	6083      	str	r3, [r0, #8]
 800e944:	8181      	strh	r1, [r0, #12]
 800e946:	6643      	str	r3, [r0, #100]	@ 0x64
 800e948:	81c2      	strh	r2, [r0, #14]
 800e94a:	6103      	str	r3, [r0, #16]
 800e94c:	6143      	str	r3, [r0, #20]
 800e94e:	6183      	str	r3, [r0, #24]
 800e950:	0019      	movs	r1, r3
 800e952:	2208      	movs	r2, #8
 800e954:	305c      	adds	r0, #92	@ 0x5c
 800e956:	f000 f921 	bl	800eb9c <memset>
 800e95a:	4b0b      	ldr	r3, [pc, #44]	@ (800e988 <std+0x50>)
 800e95c:	6224      	str	r4, [r4, #32]
 800e95e:	6263      	str	r3, [r4, #36]	@ 0x24
 800e960:	4b0a      	ldr	r3, [pc, #40]	@ (800e98c <std+0x54>)
 800e962:	62a3      	str	r3, [r4, #40]	@ 0x28
 800e964:	4b0a      	ldr	r3, [pc, #40]	@ (800e990 <std+0x58>)
 800e966:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800e968:	4b0a      	ldr	r3, [pc, #40]	@ (800e994 <std+0x5c>)
 800e96a:	6323      	str	r3, [r4, #48]	@ 0x30
 800e96c:	4b0a      	ldr	r3, [pc, #40]	@ (800e998 <std+0x60>)
 800e96e:	429c      	cmp	r4, r3
 800e970:	d005      	beq.n	800e97e <std+0x46>
 800e972:	4b0a      	ldr	r3, [pc, #40]	@ (800e99c <std+0x64>)
 800e974:	429c      	cmp	r4, r3
 800e976:	d002      	beq.n	800e97e <std+0x46>
 800e978:	4b09      	ldr	r3, [pc, #36]	@ (800e9a0 <std+0x68>)
 800e97a:	429c      	cmp	r4, r3
 800e97c:	d103      	bne.n	800e986 <std+0x4e>
 800e97e:	0020      	movs	r0, r4
 800e980:	3058      	adds	r0, #88	@ 0x58
 800e982:	f000 f99d 	bl	800ecc0 <__retarget_lock_init_recursive>
 800e986:	bd10      	pop	{r4, pc}
 800e988:	0800eb05 	.word	0x0800eb05
 800e98c:	0800eb2d 	.word	0x0800eb2d
 800e990:	0800eb65 	.word	0x0800eb65
 800e994:	0800eb91 	.word	0x0800eb91
 800e998:	20001e14 	.word	0x20001e14
 800e99c:	20001e7c 	.word	0x20001e7c
 800e9a0:	20001ee4 	.word	0x20001ee4

0800e9a4 <stdio_exit_handler>:
 800e9a4:	b510      	push	{r4, lr}
 800e9a6:	4a03      	ldr	r2, [pc, #12]	@ (800e9b4 <stdio_exit_handler+0x10>)
 800e9a8:	4903      	ldr	r1, [pc, #12]	@ (800e9b8 <stdio_exit_handler+0x14>)
 800e9aa:	4804      	ldr	r0, [pc, #16]	@ (800e9bc <stdio_exit_handler+0x18>)
 800e9ac:	f000 f86c 	bl	800ea88 <_fwalk_sglue>
 800e9b0:	bd10      	pop	{r4, pc}
 800e9b2:	46c0      	nop			@ (mov r8, r8)
 800e9b4:	200009b4 	.word	0x200009b4
 800e9b8:	0801089d 	.word	0x0801089d
 800e9bc:	20000b30 	.word	0x20000b30

0800e9c0 <cleanup_stdio>:
 800e9c0:	6841      	ldr	r1, [r0, #4]
 800e9c2:	4b0b      	ldr	r3, [pc, #44]	@ (800e9f0 <cleanup_stdio+0x30>)
 800e9c4:	b510      	push	{r4, lr}
 800e9c6:	0004      	movs	r4, r0
 800e9c8:	4299      	cmp	r1, r3
 800e9ca:	d001      	beq.n	800e9d0 <cleanup_stdio+0x10>
 800e9cc:	f001 ff66 	bl	801089c <_fflush_r>
 800e9d0:	68a1      	ldr	r1, [r4, #8]
 800e9d2:	4b08      	ldr	r3, [pc, #32]	@ (800e9f4 <cleanup_stdio+0x34>)
 800e9d4:	4299      	cmp	r1, r3
 800e9d6:	d002      	beq.n	800e9de <cleanup_stdio+0x1e>
 800e9d8:	0020      	movs	r0, r4
 800e9da:	f001 ff5f 	bl	801089c <_fflush_r>
 800e9de:	68e1      	ldr	r1, [r4, #12]
 800e9e0:	4b05      	ldr	r3, [pc, #20]	@ (800e9f8 <cleanup_stdio+0x38>)
 800e9e2:	4299      	cmp	r1, r3
 800e9e4:	d002      	beq.n	800e9ec <cleanup_stdio+0x2c>
 800e9e6:	0020      	movs	r0, r4
 800e9e8:	f001 ff58 	bl	801089c <_fflush_r>
 800e9ec:	bd10      	pop	{r4, pc}
 800e9ee:	46c0      	nop			@ (mov r8, r8)
 800e9f0:	20001e14 	.word	0x20001e14
 800e9f4:	20001e7c 	.word	0x20001e7c
 800e9f8:	20001ee4 	.word	0x20001ee4

0800e9fc <global_stdio_init.part.0>:
 800e9fc:	b510      	push	{r4, lr}
 800e9fe:	4b09      	ldr	r3, [pc, #36]	@ (800ea24 <global_stdio_init.part.0+0x28>)
 800ea00:	4a09      	ldr	r2, [pc, #36]	@ (800ea28 <global_stdio_init.part.0+0x2c>)
 800ea02:	2104      	movs	r1, #4
 800ea04:	601a      	str	r2, [r3, #0]
 800ea06:	4809      	ldr	r0, [pc, #36]	@ (800ea2c <global_stdio_init.part.0+0x30>)
 800ea08:	2200      	movs	r2, #0
 800ea0a:	f7ff ff95 	bl	800e938 <std>
 800ea0e:	2201      	movs	r2, #1
 800ea10:	2109      	movs	r1, #9
 800ea12:	4807      	ldr	r0, [pc, #28]	@ (800ea30 <global_stdio_init.part.0+0x34>)
 800ea14:	f7ff ff90 	bl	800e938 <std>
 800ea18:	2202      	movs	r2, #2
 800ea1a:	2112      	movs	r1, #18
 800ea1c:	4805      	ldr	r0, [pc, #20]	@ (800ea34 <global_stdio_init.part.0+0x38>)
 800ea1e:	f7ff ff8b 	bl	800e938 <std>
 800ea22:	bd10      	pop	{r4, pc}
 800ea24:	20001f4c 	.word	0x20001f4c
 800ea28:	0800e9a5 	.word	0x0800e9a5
 800ea2c:	20001e14 	.word	0x20001e14
 800ea30:	20001e7c 	.word	0x20001e7c
 800ea34:	20001ee4 	.word	0x20001ee4

0800ea38 <__sfp_lock_acquire>:
 800ea38:	b510      	push	{r4, lr}
 800ea3a:	4802      	ldr	r0, [pc, #8]	@ (800ea44 <__sfp_lock_acquire+0xc>)
 800ea3c:	f000 f941 	bl	800ecc2 <__retarget_lock_acquire_recursive>
 800ea40:	bd10      	pop	{r4, pc}
 800ea42:	46c0      	nop			@ (mov r8, r8)
 800ea44:	20001f55 	.word	0x20001f55

0800ea48 <__sfp_lock_release>:
 800ea48:	b510      	push	{r4, lr}
 800ea4a:	4802      	ldr	r0, [pc, #8]	@ (800ea54 <__sfp_lock_release+0xc>)
 800ea4c:	f000 f93a 	bl	800ecc4 <__retarget_lock_release_recursive>
 800ea50:	bd10      	pop	{r4, pc}
 800ea52:	46c0      	nop			@ (mov r8, r8)
 800ea54:	20001f55 	.word	0x20001f55

0800ea58 <__sinit>:
 800ea58:	b510      	push	{r4, lr}
 800ea5a:	0004      	movs	r4, r0
 800ea5c:	f7ff ffec 	bl	800ea38 <__sfp_lock_acquire>
 800ea60:	6a23      	ldr	r3, [r4, #32]
 800ea62:	2b00      	cmp	r3, #0
 800ea64:	d002      	beq.n	800ea6c <__sinit+0x14>
 800ea66:	f7ff ffef 	bl	800ea48 <__sfp_lock_release>
 800ea6a:	bd10      	pop	{r4, pc}
 800ea6c:	4b04      	ldr	r3, [pc, #16]	@ (800ea80 <__sinit+0x28>)
 800ea6e:	6223      	str	r3, [r4, #32]
 800ea70:	4b04      	ldr	r3, [pc, #16]	@ (800ea84 <__sinit+0x2c>)
 800ea72:	681b      	ldr	r3, [r3, #0]
 800ea74:	2b00      	cmp	r3, #0
 800ea76:	d1f6      	bne.n	800ea66 <__sinit+0xe>
 800ea78:	f7ff ffc0 	bl	800e9fc <global_stdio_init.part.0>
 800ea7c:	e7f3      	b.n	800ea66 <__sinit+0xe>
 800ea7e:	46c0      	nop			@ (mov r8, r8)
 800ea80:	0800e9c1 	.word	0x0800e9c1
 800ea84:	20001f4c 	.word	0x20001f4c

0800ea88 <_fwalk_sglue>:
 800ea88:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ea8a:	0014      	movs	r4, r2
 800ea8c:	2600      	movs	r6, #0
 800ea8e:	9000      	str	r0, [sp, #0]
 800ea90:	9101      	str	r1, [sp, #4]
 800ea92:	68a5      	ldr	r5, [r4, #8]
 800ea94:	6867      	ldr	r7, [r4, #4]
 800ea96:	3f01      	subs	r7, #1
 800ea98:	d504      	bpl.n	800eaa4 <_fwalk_sglue+0x1c>
 800ea9a:	6824      	ldr	r4, [r4, #0]
 800ea9c:	2c00      	cmp	r4, #0
 800ea9e:	d1f8      	bne.n	800ea92 <_fwalk_sglue+0xa>
 800eaa0:	0030      	movs	r0, r6
 800eaa2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800eaa4:	89ab      	ldrh	r3, [r5, #12]
 800eaa6:	2b01      	cmp	r3, #1
 800eaa8:	d908      	bls.n	800eabc <_fwalk_sglue+0x34>
 800eaaa:	220e      	movs	r2, #14
 800eaac:	5eab      	ldrsh	r3, [r5, r2]
 800eaae:	3301      	adds	r3, #1
 800eab0:	d004      	beq.n	800eabc <_fwalk_sglue+0x34>
 800eab2:	0029      	movs	r1, r5
 800eab4:	9800      	ldr	r0, [sp, #0]
 800eab6:	9b01      	ldr	r3, [sp, #4]
 800eab8:	4798      	blx	r3
 800eaba:	4306      	orrs	r6, r0
 800eabc:	3568      	adds	r5, #104	@ 0x68
 800eabe:	e7ea      	b.n	800ea96 <_fwalk_sglue+0xe>

0800eac0 <siprintf>:
 800eac0:	b40e      	push	{r1, r2, r3}
 800eac2:	b510      	push	{r4, lr}
 800eac4:	2400      	movs	r4, #0
 800eac6:	490c      	ldr	r1, [pc, #48]	@ (800eaf8 <siprintf+0x38>)
 800eac8:	b09d      	sub	sp, #116	@ 0x74
 800eaca:	ab1f      	add	r3, sp, #124	@ 0x7c
 800eacc:	9002      	str	r0, [sp, #8]
 800eace:	9006      	str	r0, [sp, #24]
 800ead0:	9107      	str	r1, [sp, #28]
 800ead2:	9104      	str	r1, [sp, #16]
 800ead4:	4809      	ldr	r0, [pc, #36]	@ (800eafc <siprintf+0x3c>)
 800ead6:	490a      	ldr	r1, [pc, #40]	@ (800eb00 <siprintf+0x40>)
 800ead8:	cb04      	ldmia	r3!, {r2}
 800eada:	9105      	str	r1, [sp, #20]
 800eadc:	6800      	ldr	r0, [r0, #0]
 800eade:	a902      	add	r1, sp, #8
 800eae0:	9301      	str	r3, [sp, #4]
 800eae2:	941b      	str	r4, [sp, #108]	@ 0x6c
 800eae4:	f001 fa96 	bl	8010014 <_svfiprintf_r>
 800eae8:	9b02      	ldr	r3, [sp, #8]
 800eaea:	701c      	strb	r4, [r3, #0]
 800eaec:	b01d      	add	sp, #116	@ 0x74
 800eaee:	bc10      	pop	{r4}
 800eaf0:	bc08      	pop	{r3}
 800eaf2:	b003      	add	sp, #12
 800eaf4:	4718      	bx	r3
 800eaf6:	46c0      	nop			@ (mov r8, r8)
 800eaf8:	7fffffff 	.word	0x7fffffff
 800eafc:	20000b2c 	.word	0x20000b2c
 800eb00:	ffff0208 	.word	0xffff0208

0800eb04 <__sread>:
 800eb04:	b570      	push	{r4, r5, r6, lr}
 800eb06:	000c      	movs	r4, r1
 800eb08:	250e      	movs	r5, #14
 800eb0a:	5f49      	ldrsh	r1, [r1, r5]
 800eb0c:	f000 f886 	bl	800ec1c <_read_r>
 800eb10:	2800      	cmp	r0, #0
 800eb12:	db03      	blt.n	800eb1c <__sread+0x18>
 800eb14:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800eb16:	181b      	adds	r3, r3, r0
 800eb18:	6563      	str	r3, [r4, #84]	@ 0x54
 800eb1a:	bd70      	pop	{r4, r5, r6, pc}
 800eb1c:	89a3      	ldrh	r3, [r4, #12]
 800eb1e:	4a02      	ldr	r2, [pc, #8]	@ (800eb28 <__sread+0x24>)
 800eb20:	4013      	ands	r3, r2
 800eb22:	81a3      	strh	r3, [r4, #12]
 800eb24:	e7f9      	b.n	800eb1a <__sread+0x16>
 800eb26:	46c0      	nop			@ (mov r8, r8)
 800eb28:	ffffefff 	.word	0xffffefff

0800eb2c <__swrite>:
 800eb2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eb2e:	001f      	movs	r7, r3
 800eb30:	898b      	ldrh	r3, [r1, #12]
 800eb32:	0005      	movs	r5, r0
 800eb34:	000c      	movs	r4, r1
 800eb36:	0016      	movs	r6, r2
 800eb38:	05db      	lsls	r3, r3, #23
 800eb3a:	d505      	bpl.n	800eb48 <__swrite+0x1c>
 800eb3c:	230e      	movs	r3, #14
 800eb3e:	5ec9      	ldrsh	r1, [r1, r3]
 800eb40:	2200      	movs	r2, #0
 800eb42:	2302      	movs	r3, #2
 800eb44:	f000 f856 	bl	800ebf4 <_lseek_r>
 800eb48:	89a3      	ldrh	r3, [r4, #12]
 800eb4a:	4a05      	ldr	r2, [pc, #20]	@ (800eb60 <__swrite+0x34>)
 800eb4c:	0028      	movs	r0, r5
 800eb4e:	4013      	ands	r3, r2
 800eb50:	81a3      	strh	r3, [r4, #12]
 800eb52:	0032      	movs	r2, r6
 800eb54:	230e      	movs	r3, #14
 800eb56:	5ee1      	ldrsh	r1, [r4, r3]
 800eb58:	003b      	movs	r3, r7
 800eb5a:	f000 f873 	bl	800ec44 <_write_r>
 800eb5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800eb60:	ffffefff 	.word	0xffffefff

0800eb64 <__sseek>:
 800eb64:	b570      	push	{r4, r5, r6, lr}
 800eb66:	000c      	movs	r4, r1
 800eb68:	250e      	movs	r5, #14
 800eb6a:	5f49      	ldrsh	r1, [r1, r5]
 800eb6c:	f000 f842 	bl	800ebf4 <_lseek_r>
 800eb70:	89a3      	ldrh	r3, [r4, #12]
 800eb72:	1c42      	adds	r2, r0, #1
 800eb74:	d103      	bne.n	800eb7e <__sseek+0x1a>
 800eb76:	4a05      	ldr	r2, [pc, #20]	@ (800eb8c <__sseek+0x28>)
 800eb78:	4013      	ands	r3, r2
 800eb7a:	81a3      	strh	r3, [r4, #12]
 800eb7c:	bd70      	pop	{r4, r5, r6, pc}
 800eb7e:	2280      	movs	r2, #128	@ 0x80
 800eb80:	0152      	lsls	r2, r2, #5
 800eb82:	4313      	orrs	r3, r2
 800eb84:	81a3      	strh	r3, [r4, #12]
 800eb86:	6560      	str	r0, [r4, #84]	@ 0x54
 800eb88:	e7f8      	b.n	800eb7c <__sseek+0x18>
 800eb8a:	46c0      	nop			@ (mov r8, r8)
 800eb8c:	ffffefff 	.word	0xffffefff

0800eb90 <__sclose>:
 800eb90:	b510      	push	{r4, lr}
 800eb92:	230e      	movs	r3, #14
 800eb94:	5ec9      	ldrsh	r1, [r1, r3]
 800eb96:	f000 f81b 	bl	800ebd0 <_close_r>
 800eb9a:	bd10      	pop	{r4, pc}

0800eb9c <memset>:
 800eb9c:	0003      	movs	r3, r0
 800eb9e:	1882      	adds	r2, r0, r2
 800eba0:	4293      	cmp	r3, r2
 800eba2:	d100      	bne.n	800eba6 <memset+0xa>
 800eba4:	4770      	bx	lr
 800eba6:	7019      	strb	r1, [r3, #0]
 800eba8:	3301      	adds	r3, #1
 800ebaa:	e7f9      	b.n	800eba0 <memset+0x4>

0800ebac <strncmp>:
 800ebac:	b530      	push	{r4, r5, lr}
 800ebae:	0005      	movs	r5, r0
 800ebb0:	1e10      	subs	r0, r2, #0
 800ebb2:	d00b      	beq.n	800ebcc <strncmp+0x20>
 800ebb4:	2400      	movs	r4, #0
 800ebb6:	3a01      	subs	r2, #1
 800ebb8:	5d2b      	ldrb	r3, [r5, r4]
 800ebba:	5d08      	ldrb	r0, [r1, r4]
 800ebbc:	4283      	cmp	r3, r0
 800ebbe:	d104      	bne.n	800ebca <strncmp+0x1e>
 800ebc0:	4294      	cmp	r4, r2
 800ebc2:	d002      	beq.n	800ebca <strncmp+0x1e>
 800ebc4:	3401      	adds	r4, #1
 800ebc6:	2b00      	cmp	r3, #0
 800ebc8:	d1f6      	bne.n	800ebb8 <strncmp+0xc>
 800ebca:	1a18      	subs	r0, r3, r0
 800ebcc:	bd30      	pop	{r4, r5, pc}
	...

0800ebd0 <_close_r>:
 800ebd0:	2300      	movs	r3, #0
 800ebd2:	b570      	push	{r4, r5, r6, lr}
 800ebd4:	4d06      	ldr	r5, [pc, #24]	@ (800ebf0 <_close_r+0x20>)
 800ebd6:	0004      	movs	r4, r0
 800ebd8:	0008      	movs	r0, r1
 800ebda:	602b      	str	r3, [r5, #0]
 800ebdc:	f7f8 fedc 	bl	8007998 <_close>
 800ebe0:	1c43      	adds	r3, r0, #1
 800ebe2:	d103      	bne.n	800ebec <_close_r+0x1c>
 800ebe4:	682b      	ldr	r3, [r5, #0]
 800ebe6:	2b00      	cmp	r3, #0
 800ebe8:	d000      	beq.n	800ebec <_close_r+0x1c>
 800ebea:	6023      	str	r3, [r4, #0]
 800ebec:	bd70      	pop	{r4, r5, r6, pc}
 800ebee:	46c0      	nop			@ (mov r8, r8)
 800ebf0:	20001f50 	.word	0x20001f50

0800ebf4 <_lseek_r>:
 800ebf4:	b570      	push	{r4, r5, r6, lr}
 800ebf6:	0004      	movs	r4, r0
 800ebf8:	0008      	movs	r0, r1
 800ebfa:	0011      	movs	r1, r2
 800ebfc:	001a      	movs	r2, r3
 800ebfe:	2300      	movs	r3, #0
 800ec00:	4d05      	ldr	r5, [pc, #20]	@ (800ec18 <_lseek_r+0x24>)
 800ec02:	602b      	str	r3, [r5, #0]
 800ec04:	f7f8 fee9 	bl	80079da <_lseek>
 800ec08:	1c43      	adds	r3, r0, #1
 800ec0a:	d103      	bne.n	800ec14 <_lseek_r+0x20>
 800ec0c:	682b      	ldr	r3, [r5, #0]
 800ec0e:	2b00      	cmp	r3, #0
 800ec10:	d000      	beq.n	800ec14 <_lseek_r+0x20>
 800ec12:	6023      	str	r3, [r4, #0]
 800ec14:	bd70      	pop	{r4, r5, r6, pc}
 800ec16:	46c0      	nop			@ (mov r8, r8)
 800ec18:	20001f50 	.word	0x20001f50

0800ec1c <_read_r>:
 800ec1c:	b570      	push	{r4, r5, r6, lr}
 800ec1e:	0004      	movs	r4, r0
 800ec20:	0008      	movs	r0, r1
 800ec22:	0011      	movs	r1, r2
 800ec24:	001a      	movs	r2, r3
 800ec26:	2300      	movs	r3, #0
 800ec28:	4d05      	ldr	r5, [pc, #20]	@ (800ec40 <_read_r+0x24>)
 800ec2a:	602b      	str	r3, [r5, #0]
 800ec2c:	f7f8 fe7b 	bl	8007926 <_read>
 800ec30:	1c43      	adds	r3, r0, #1
 800ec32:	d103      	bne.n	800ec3c <_read_r+0x20>
 800ec34:	682b      	ldr	r3, [r5, #0]
 800ec36:	2b00      	cmp	r3, #0
 800ec38:	d000      	beq.n	800ec3c <_read_r+0x20>
 800ec3a:	6023      	str	r3, [r4, #0]
 800ec3c:	bd70      	pop	{r4, r5, r6, pc}
 800ec3e:	46c0      	nop			@ (mov r8, r8)
 800ec40:	20001f50 	.word	0x20001f50

0800ec44 <_write_r>:
 800ec44:	b570      	push	{r4, r5, r6, lr}
 800ec46:	0004      	movs	r4, r0
 800ec48:	0008      	movs	r0, r1
 800ec4a:	0011      	movs	r1, r2
 800ec4c:	001a      	movs	r2, r3
 800ec4e:	2300      	movs	r3, #0
 800ec50:	4d05      	ldr	r5, [pc, #20]	@ (800ec68 <_write_r+0x24>)
 800ec52:	602b      	str	r3, [r5, #0]
 800ec54:	f7f8 fe84 	bl	8007960 <_write>
 800ec58:	1c43      	adds	r3, r0, #1
 800ec5a:	d103      	bne.n	800ec64 <_write_r+0x20>
 800ec5c:	682b      	ldr	r3, [r5, #0]
 800ec5e:	2b00      	cmp	r3, #0
 800ec60:	d000      	beq.n	800ec64 <_write_r+0x20>
 800ec62:	6023      	str	r3, [r4, #0]
 800ec64:	bd70      	pop	{r4, r5, r6, pc}
 800ec66:	46c0      	nop			@ (mov r8, r8)
 800ec68:	20001f50 	.word	0x20001f50

0800ec6c <__errno>:
 800ec6c:	4b01      	ldr	r3, [pc, #4]	@ (800ec74 <__errno+0x8>)
 800ec6e:	6818      	ldr	r0, [r3, #0]
 800ec70:	4770      	bx	lr
 800ec72:	46c0      	nop			@ (mov r8, r8)
 800ec74:	20000b2c 	.word	0x20000b2c

0800ec78 <__libc_init_array>:
 800ec78:	b570      	push	{r4, r5, r6, lr}
 800ec7a:	2600      	movs	r6, #0
 800ec7c:	4c0c      	ldr	r4, [pc, #48]	@ (800ecb0 <__libc_init_array+0x38>)
 800ec7e:	4d0d      	ldr	r5, [pc, #52]	@ (800ecb4 <__libc_init_array+0x3c>)
 800ec80:	1b64      	subs	r4, r4, r5
 800ec82:	10a4      	asrs	r4, r4, #2
 800ec84:	42a6      	cmp	r6, r4
 800ec86:	d109      	bne.n	800ec9c <__libc_init_array+0x24>
 800ec88:	2600      	movs	r6, #0
 800ec8a:	f002 facd 	bl	8011228 <_init>
 800ec8e:	4c0a      	ldr	r4, [pc, #40]	@ (800ecb8 <__libc_init_array+0x40>)
 800ec90:	4d0a      	ldr	r5, [pc, #40]	@ (800ecbc <__libc_init_array+0x44>)
 800ec92:	1b64      	subs	r4, r4, r5
 800ec94:	10a4      	asrs	r4, r4, #2
 800ec96:	42a6      	cmp	r6, r4
 800ec98:	d105      	bne.n	800eca6 <__libc_init_array+0x2e>
 800ec9a:	bd70      	pop	{r4, r5, r6, pc}
 800ec9c:	00b3      	lsls	r3, r6, #2
 800ec9e:	58eb      	ldr	r3, [r5, r3]
 800eca0:	4798      	blx	r3
 800eca2:	3601      	adds	r6, #1
 800eca4:	e7ee      	b.n	800ec84 <__libc_init_array+0xc>
 800eca6:	00b3      	lsls	r3, r6, #2
 800eca8:	58eb      	ldr	r3, [r5, r3]
 800ecaa:	4798      	blx	r3
 800ecac:	3601      	adds	r6, #1
 800ecae:	e7f2      	b.n	800ec96 <__libc_init_array+0x1e>
 800ecb0:	08012180 	.word	0x08012180
 800ecb4:	08012180 	.word	0x08012180
 800ecb8:	08012184 	.word	0x08012184
 800ecbc:	08012180 	.word	0x08012180

0800ecc0 <__retarget_lock_init_recursive>:
 800ecc0:	4770      	bx	lr

0800ecc2 <__retarget_lock_acquire_recursive>:
 800ecc2:	4770      	bx	lr

0800ecc4 <__retarget_lock_release_recursive>:
 800ecc4:	4770      	bx	lr

0800ecc6 <memcpy>:
 800ecc6:	2300      	movs	r3, #0
 800ecc8:	b510      	push	{r4, lr}
 800ecca:	429a      	cmp	r2, r3
 800eccc:	d100      	bne.n	800ecd0 <memcpy+0xa>
 800ecce:	bd10      	pop	{r4, pc}
 800ecd0:	5ccc      	ldrb	r4, [r1, r3]
 800ecd2:	54c4      	strb	r4, [r0, r3]
 800ecd4:	3301      	adds	r3, #1
 800ecd6:	e7f8      	b.n	800ecca <memcpy+0x4>

0800ecd8 <nan>:
 800ecd8:	2000      	movs	r0, #0
 800ecda:	4901      	ldr	r1, [pc, #4]	@ (800ece0 <nan+0x8>)
 800ecdc:	4770      	bx	lr
 800ecde:	46c0      	nop			@ (mov r8, r8)
 800ece0:	7ff80000 	.word	0x7ff80000

0800ece4 <_free_r>:
 800ece4:	b570      	push	{r4, r5, r6, lr}
 800ece6:	0005      	movs	r5, r0
 800ece8:	1e0c      	subs	r4, r1, #0
 800ecea:	d010      	beq.n	800ed0e <_free_r+0x2a>
 800ecec:	3c04      	subs	r4, #4
 800ecee:	6823      	ldr	r3, [r4, #0]
 800ecf0:	2b00      	cmp	r3, #0
 800ecf2:	da00      	bge.n	800ecf6 <_free_r+0x12>
 800ecf4:	18e4      	adds	r4, r4, r3
 800ecf6:	0028      	movs	r0, r5
 800ecf8:	f000 fc4c 	bl	800f594 <__malloc_lock>
 800ecfc:	4a1d      	ldr	r2, [pc, #116]	@ (800ed74 <_free_r+0x90>)
 800ecfe:	6813      	ldr	r3, [r2, #0]
 800ed00:	2b00      	cmp	r3, #0
 800ed02:	d105      	bne.n	800ed10 <_free_r+0x2c>
 800ed04:	6063      	str	r3, [r4, #4]
 800ed06:	6014      	str	r4, [r2, #0]
 800ed08:	0028      	movs	r0, r5
 800ed0a:	f000 fc4b 	bl	800f5a4 <__malloc_unlock>
 800ed0e:	bd70      	pop	{r4, r5, r6, pc}
 800ed10:	42a3      	cmp	r3, r4
 800ed12:	d908      	bls.n	800ed26 <_free_r+0x42>
 800ed14:	6820      	ldr	r0, [r4, #0]
 800ed16:	1821      	adds	r1, r4, r0
 800ed18:	428b      	cmp	r3, r1
 800ed1a:	d1f3      	bne.n	800ed04 <_free_r+0x20>
 800ed1c:	6819      	ldr	r1, [r3, #0]
 800ed1e:	685b      	ldr	r3, [r3, #4]
 800ed20:	1809      	adds	r1, r1, r0
 800ed22:	6021      	str	r1, [r4, #0]
 800ed24:	e7ee      	b.n	800ed04 <_free_r+0x20>
 800ed26:	001a      	movs	r2, r3
 800ed28:	685b      	ldr	r3, [r3, #4]
 800ed2a:	2b00      	cmp	r3, #0
 800ed2c:	d001      	beq.n	800ed32 <_free_r+0x4e>
 800ed2e:	42a3      	cmp	r3, r4
 800ed30:	d9f9      	bls.n	800ed26 <_free_r+0x42>
 800ed32:	6811      	ldr	r1, [r2, #0]
 800ed34:	1850      	adds	r0, r2, r1
 800ed36:	42a0      	cmp	r0, r4
 800ed38:	d10b      	bne.n	800ed52 <_free_r+0x6e>
 800ed3a:	6820      	ldr	r0, [r4, #0]
 800ed3c:	1809      	adds	r1, r1, r0
 800ed3e:	1850      	adds	r0, r2, r1
 800ed40:	6011      	str	r1, [r2, #0]
 800ed42:	4283      	cmp	r3, r0
 800ed44:	d1e0      	bne.n	800ed08 <_free_r+0x24>
 800ed46:	6818      	ldr	r0, [r3, #0]
 800ed48:	685b      	ldr	r3, [r3, #4]
 800ed4a:	1841      	adds	r1, r0, r1
 800ed4c:	6011      	str	r1, [r2, #0]
 800ed4e:	6053      	str	r3, [r2, #4]
 800ed50:	e7da      	b.n	800ed08 <_free_r+0x24>
 800ed52:	42a0      	cmp	r0, r4
 800ed54:	d902      	bls.n	800ed5c <_free_r+0x78>
 800ed56:	230c      	movs	r3, #12
 800ed58:	602b      	str	r3, [r5, #0]
 800ed5a:	e7d5      	b.n	800ed08 <_free_r+0x24>
 800ed5c:	6820      	ldr	r0, [r4, #0]
 800ed5e:	1821      	adds	r1, r4, r0
 800ed60:	428b      	cmp	r3, r1
 800ed62:	d103      	bne.n	800ed6c <_free_r+0x88>
 800ed64:	6819      	ldr	r1, [r3, #0]
 800ed66:	685b      	ldr	r3, [r3, #4]
 800ed68:	1809      	adds	r1, r1, r0
 800ed6a:	6021      	str	r1, [r4, #0]
 800ed6c:	6063      	str	r3, [r4, #4]
 800ed6e:	6054      	str	r4, [r2, #4]
 800ed70:	e7ca      	b.n	800ed08 <_free_r+0x24>
 800ed72:	46c0      	nop			@ (mov r8, r8)
 800ed74:	20001f5c 	.word	0x20001f5c

0800ed78 <rshift>:
 800ed78:	0002      	movs	r2, r0
 800ed7a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ed7c:	6904      	ldr	r4, [r0, #16]
 800ed7e:	b085      	sub	sp, #20
 800ed80:	3214      	adds	r2, #20
 800ed82:	114b      	asrs	r3, r1, #5
 800ed84:	0016      	movs	r6, r2
 800ed86:	9302      	str	r3, [sp, #8]
 800ed88:	429c      	cmp	r4, r3
 800ed8a:	dd31      	ble.n	800edf0 <rshift+0x78>
 800ed8c:	261f      	movs	r6, #31
 800ed8e:	000f      	movs	r7, r1
 800ed90:	009b      	lsls	r3, r3, #2
 800ed92:	00a5      	lsls	r5, r4, #2
 800ed94:	18d3      	adds	r3, r2, r3
 800ed96:	4037      	ands	r7, r6
 800ed98:	1955      	adds	r5, r2, r5
 800ed9a:	9300      	str	r3, [sp, #0]
 800ed9c:	9701      	str	r7, [sp, #4]
 800ed9e:	4231      	tst	r1, r6
 800eda0:	d10d      	bne.n	800edbe <rshift+0x46>
 800eda2:	0016      	movs	r6, r2
 800eda4:	0019      	movs	r1, r3
 800eda6:	428d      	cmp	r5, r1
 800eda8:	d836      	bhi.n	800ee18 <rshift+0xa0>
 800edaa:	9b00      	ldr	r3, [sp, #0]
 800edac:	2600      	movs	r6, #0
 800edae:	3b03      	subs	r3, #3
 800edb0:	429d      	cmp	r5, r3
 800edb2:	d302      	bcc.n	800edba <rshift+0x42>
 800edb4:	9b02      	ldr	r3, [sp, #8]
 800edb6:	1ae4      	subs	r4, r4, r3
 800edb8:	00a6      	lsls	r6, r4, #2
 800edba:	1996      	adds	r6, r2, r6
 800edbc:	e018      	b.n	800edf0 <rshift+0x78>
 800edbe:	2120      	movs	r1, #32
 800edc0:	9e01      	ldr	r6, [sp, #4]
 800edc2:	9f01      	ldr	r7, [sp, #4]
 800edc4:	1b89      	subs	r1, r1, r6
 800edc6:	9e00      	ldr	r6, [sp, #0]
 800edc8:	9103      	str	r1, [sp, #12]
 800edca:	ce02      	ldmia	r6!, {r1}
 800edcc:	4694      	mov	ip, r2
 800edce:	40f9      	lsrs	r1, r7
 800edd0:	42b5      	cmp	r5, r6
 800edd2:	d816      	bhi.n	800ee02 <rshift+0x8a>
 800edd4:	9b00      	ldr	r3, [sp, #0]
 800edd6:	2600      	movs	r6, #0
 800edd8:	3301      	adds	r3, #1
 800edda:	429d      	cmp	r5, r3
 800eddc:	d303      	bcc.n	800ede6 <rshift+0x6e>
 800edde:	9b02      	ldr	r3, [sp, #8]
 800ede0:	1ae4      	subs	r4, r4, r3
 800ede2:	00a6      	lsls	r6, r4, #2
 800ede4:	3e04      	subs	r6, #4
 800ede6:	1996      	adds	r6, r2, r6
 800ede8:	6031      	str	r1, [r6, #0]
 800edea:	2900      	cmp	r1, #0
 800edec:	d000      	beq.n	800edf0 <rshift+0x78>
 800edee:	3604      	adds	r6, #4
 800edf0:	1ab1      	subs	r1, r6, r2
 800edf2:	1089      	asrs	r1, r1, #2
 800edf4:	6101      	str	r1, [r0, #16]
 800edf6:	4296      	cmp	r6, r2
 800edf8:	d101      	bne.n	800edfe <rshift+0x86>
 800edfa:	2300      	movs	r3, #0
 800edfc:	6143      	str	r3, [r0, #20]
 800edfe:	b005      	add	sp, #20
 800ee00:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ee02:	6837      	ldr	r7, [r6, #0]
 800ee04:	9b03      	ldr	r3, [sp, #12]
 800ee06:	409f      	lsls	r7, r3
 800ee08:	430f      	orrs	r7, r1
 800ee0a:	4661      	mov	r1, ip
 800ee0c:	c180      	stmia	r1!, {r7}
 800ee0e:	468c      	mov	ip, r1
 800ee10:	9b01      	ldr	r3, [sp, #4]
 800ee12:	ce02      	ldmia	r6!, {r1}
 800ee14:	40d9      	lsrs	r1, r3
 800ee16:	e7db      	b.n	800edd0 <rshift+0x58>
 800ee18:	c980      	ldmia	r1!, {r7}
 800ee1a:	c680      	stmia	r6!, {r7}
 800ee1c:	e7c3      	b.n	800eda6 <rshift+0x2e>

0800ee1e <__hexdig_fun>:
 800ee1e:	0002      	movs	r2, r0
 800ee20:	3a30      	subs	r2, #48	@ 0x30
 800ee22:	0003      	movs	r3, r0
 800ee24:	2a09      	cmp	r2, #9
 800ee26:	d802      	bhi.n	800ee2e <__hexdig_fun+0x10>
 800ee28:	3b20      	subs	r3, #32
 800ee2a:	b2d8      	uxtb	r0, r3
 800ee2c:	4770      	bx	lr
 800ee2e:	0002      	movs	r2, r0
 800ee30:	3a61      	subs	r2, #97	@ 0x61
 800ee32:	2a05      	cmp	r2, #5
 800ee34:	d801      	bhi.n	800ee3a <__hexdig_fun+0x1c>
 800ee36:	3b47      	subs	r3, #71	@ 0x47
 800ee38:	e7f7      	b.n	800ee2a <__hexdig_fun+0xc>
 800ee3a:	001a      	movs	r2, r3
 800ee3c:	3a41      	subs	r2, #65	@ 0x41
 800ee3e:	2000      	movs	r0, #0
 800ee40:	2a05      	cmp	r2, #5
 800ee42:	d8f3      	bhi.n	800ee2c <__hexdig_fun+0xe>
 800ee44:	3b27      	subs	r3, #39	@ 0x27
 800ee46:	e7f0      	b.n	800ee2a <__hexdig_fun+0xc>

0800ee48 <__gethex>:
 800ee48:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ee4a:	b089      	sub	sp, #36	@ 0x24
 800ee4c:	9307      	str	r3, [sp, #28]
 800ee4e:	680b      	ldr	r3, [r1, #0]
 800ee50:	9201      	str	r2, [sp, #4]
 800ee52:	9003      	str	r0, [sp, #12]
 800ee54:	9106      	str	r1, [sp, #24]
 800ee56:	1c9a      	adds	r2, r3, #2
 800ee58:	0011      	movs	r1, r2
 800ee5a:	3201      	adds	r2, #1
 800ee5c:	1e50      	subs	r0, r2, #1
 800ee5e:	7800      	ldrb	r0, [r0, #0]
 800ee60:	2830      	cmp	r0, #48	@ 0x30
 800ee62:	d0f9      	beq.n	800ee58 <__gethex+0x10>
 800ee64:	1acb      	subs	r3, r1, r3
 800ee66:	3b02      	subs	r3, #2
 800ee68:	9305      	str	r3, [sp, #20]
 800ee6a:	9100      	str	r1, [sp, #0]
 800ee6c:	f7ff ffd7 	bl	800ee1e <__hexdig_fun>
 800ee70:	2300      	movs	r3, #0
 800ee72:	001d      	movs	r5, r3
 800ee74:	9302      	str	r3, [sp, #8]
 800ee76:	4298      	cmp	r0, r3
 800ee78:	d11e      	bne.n	800eeb8 <__gethex+0x70>
 800ee7a:	2201      	movs	r2, #1
 800ee7c:	49a6      	ldr	r1, [pc, #664]	@ (800f118 <__gethex+0x2d0>)
 800ee7e:	9800      	ldr	r0, [sp, #0]
 800ee80:	f7ff fe94 	bl	800ebac <strncmp>
 800ee84:	0007      	movs	r7, r0
 800ee86:	42a8      	cmp	r0, r5
 800ee88:	d000      	beq.n	800ee8c <__gethex+0x44>
 800ee8a:	e06a      	b.n	800ef62 <__gethex+0x11a>
 800ee8c:	9b00      	ldr	r3, [sp, #0]
 800ee8e:	7858      	ldrb	r0, [r3, #1]
 800ee90:	1c5c      	adds	r4, r3, #1
 800ee92:	f7ff ffc4 	bl	800ee1e <__hexdig_fun>
 800ee96:	2301      	movs	r3, #1
 800ee98:	9302      	str	r3, [sp, #8]
 800ee9a:	42a8      	cmp	r0, r5
 800ee9c:	d02f      	beq.n	800eefe <__gethex+0xb6>
 800ee9e:	9400      	str	r4, [sp, #0]
 800eea0:	9b00      	ldr	r3, [sp, #0]
 800eea2:	7818      	ldrb	r0, [r3, #0]
 800eea4:	2830      	cmp	r0, #48	@ 0x30
 800eea6:	d009      	beq.n	800eebc <__gethex+0x74>
 800eea8:	f7ff ffb9 	bl	800ee1e <__hexdig_fun>
 800eeac:	4242      	negs	r2, r0
 800eeae:	4142      	adcs	r2, r0
 800eeb0:	2301      	movs	r3, #1
 800eeb2:	0025      	movs	r5, r4
 800eeb4:	9202      	str	r2, [sp, #8]
 800eeb6:	9305      	str	r3, [sp, #20]
 800eeb8:	9c00      	ldr	r4, [sp, #0]
 800eeba:	e004      	b.n	800eec6 <__gethex+0x7e>
 800eebc:	9b00      	ldr	r3, [sp, #0]
 800eebe:	3301      	adds	r3, #1
 800eec0:	9300      	str	r3, [sp, #0]
 800eec2:	e7ed      	b.n	800eea0 <__gethex+0x58>
 800eec4:	3401      	adds	r4, #1
 800eec6:	7820      	ldrb	r0, [r4, #0]
 800eec8:	f7ff ffa9 	bl	800ee1e <__hexdig_fun>
 800eecc:	1e07      	subs	r7, r0, #0
 800eece:	d1f9      	bne.n	800eec4 <__gethex+0x7c>
 800eed0:	2201      	movs	r2, #1
 800eed2:	0020      	movs	r0, r4
 800eed4:	4990      	ldr	r1, [pc, #576]	@ (800f118 <__gethex+0x2d0>)
 800eed6:	f7ff fe69 	bl	800ebac <strncmp>
 800eeda:	2800      	cmp	r0, #0
 800eedc:	d10d      	bne.n	800eefa <__gethex+0xb2>
 800eede:	2d00      	cmp	r5, #0
 800eee0:	d106      	bne.n	800eef0 <__gethex+0xa8>
 800eee2:	3401      	adds	r4, #1
 800eee4:	0025      	movs	r5, r4
 800eee6:	7820      	ldrb	r0, [r4, #0]
 800eee8:	f7ff ff99 	bl	800ee1e <__hexdig_fun>
 800eeec:	2800      	cmp	r0, #0
 800eeee:	d102      	bne.n	800eef6 <__gethex+0xae>
 800eef0:	1b2d      	subs	r5, r5, r4
 800eef2:	00af      	lsls	r7, r5, #2
 800eef4:	e003      	b.n	800eefe <__gethex+0xb6>
 800eef6:	3401      	adds	r4, #1
 800eef8:	e7f5      	b.n	800eee6 <__gethex+0x9e>
 800eefa:	2d00      	cmp	r5, #0
 800eefc:	d1f8      	bne.n	800eef0 <__gethex+0xa8>
 800eefe:	2220      	movs	r2, #32
 800ef00:	7823      	ldrb	r3, [r4, #0]
 800ef02:	0026      	movs	r6, r4
 800ef04:	4393      	bics	r3, r2
 800ef06:	2b50      	cmp	r3, #80	@ 0x50
 800ef08:	d11d      	bne.n	800ef46 <__gethex+0xfe>
 800ef0a:	7863      	ldrb	r3, [r4, #1]
 800ef0c:	2b2b      	cmp	r3, #43	@ 0x2b
 800ef0e:	d02d      	beq.n	800ef6c <__gethex+0x124>
 800ef10:	2b2d      	cmp	r3, #45	@ 0x2d
 800ef12:	d02f      	beq.n	800ef74 <__gethex+0x12c>
 800ef14:	2300      	movs	r3, #0
 800ef16:	1c66      	adds	r6, r4, #1
 800ef18:	9304      	str	r3, [sp, #16]
 800ef1a:	7830      	ldrb	r0, [r6, #0]
 800ef1c:	f7ff ff7f 	bl	800ee1e <__hexdig_fun>
 800ef20:	1e43      	subs	r3, r0, #1
 800ef22:	b2db      	uxtb	r3, r3
 800ef24:	0005      	movs	r5, r0
 800ef26:	2b18      	cmp	r3, #24
 800ef28:	d82a      	bhi.n	800ef80 <__gethex+0x138>
 800ef2a:	7870      	ldrb	r0, [r6, #1]
 800ef2c:	f7ff ff77 	bl	800ee1e <__hexdig_fun>
 800ef30:	1e43      	subs	r3, r0, #1
 800ef32:	b2db      	uxtb	r3, r3
 800ef34:	3601      	adds	r6, #1
 800ef36:	3d10      	subs	r5, #16
 800ef38:	2b18      	cmp	r3, #24
 800ef3a:	d91d      	bls.n	800ef78 <__gethex+0x130>
 800ef3c:	9b04      	ldr	r3, [sp, #16]
 800ef3e:	2b00      	cmp	r3, #0
 800ef40:	d000      	beq.n	800ef44 <__gethex+0xfc>
 800ef42:	426d      	negs	r5, r5
 800ef44:	197f      	adds	r7, r7, r5
 800ef46:	9b06      	ldr	r3, [sp, #24]
 800ef48:	601e      	str	r6, [r3, #0]
 800ef4a:	9b02      	ldr	r3, [sp, #8]
 800ef4c:	2b00      	cmp	r3, #0
 800ef4e:	d019      	beq.n	800ef84 <__gethex+0x13c>
 800ef50:	9b05      	ldr	r3, [sp, #20]
 800ef52:	2606      	movs	r6, #6
 800ef54:	425a      	negs	r2, r3
 800ef56:	4153      	adcs	r3, r2
 800ef58:	425b      	negs	r3, r3
 800ef5a:	401e      	ands	r6, r3
 800ef5c:	0030      	movs	r0, r6
 800ef5e:	b009      	add	sp, #36	@ 0x24
 800ef60:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ef62:	2301      	movs	r3, #1
 800ef64:	2700      	movs	r7, #0
 800ef66:	9c00      	ldr	r4, [sp, #0]
 800ef68:	9302      	str	r3, [sp, #8]
 800ef6a:	e7c8      	b.n	800eefe <__gethex+0xb6>
 800ef6c:	2300      	movs	r3, #0
 800ef6e:	9304      	str	r3, [sp, #16]
 800ef70:	1ca6      	adds	r6, r4, #2
 800ef72:	e7d2      	b.n	800ef1a <__gethex+0xd2>
 800ef74:	2301      	movs	r3, #1
 800ef76:	e7fa      	b.n	800ef6e <__gethex+0x126>
 800ef78:	230a      	movs	r3, #10
 800ef7a:	435d      	muls	r5, r3
 800ef7c:	182d      	adds	r5, r5, r0
 800ef7e:	e7d4      	b.n	800ef2a <__gethex+0xe2>
 800ef80:	0026      	movs	r6, r4
 800ef82:	e7e0      	b.n	800ef46 <__gethex+0xfe>
 800ef84:	9b00      	ldr	r3, [sp, #0]
 800ef86:	9902      	ldr	r1, [sp, #8]
 800ef88:	1ae3      	subs	r3, r4, r3
 800ef8a:	3b01      	subs	r3, #1
 800ef8c:	2b07      	cmp	r3, #7
 800ef8e:	dc0a      	bgt.n	800efa6 <__gethex+0x15e>
 800ef90:	9803      	ldr	r0, [sp, #12]
 800ef92:	f000 fb0f 	bl	800f5b4 <_Balloc>
 800ef96:	1e05      	subs	r5, r0, #0
 800ef98:	d108      	bne.n	800efac <__gethex+0x164>
 800ef9a:	002a      	movs	r2, r5
 800ef9c:	21e4      	movs	r1, #228	@ 0xe4
 800ef9e:	4b5f      	ldr	r3, [pc, #380]	@ (800f11c <__gethex+0x2d4>)
 800efa0:	485f      	ldr	r0, [pc, #380]	@ (800f120 <__gethex+0x2d8>)
 800efa2:	f001 fd77 	bl	8010a94 <__assert_func>
 800efa6:	3101      	adds	r1, #1
 800efa8:	105b      	asrs	r3, r3, #1
 800efaa:	e7ef      	b.n	800ef8c <__gethex+0x144>
 800efac:	0003      	movs	r3, r0
 800efae:	3314      	adds	r3, #20
 800efb0:	9302      	str	r3, [sp, #8]
 800efb2:	9305      	str	r3, [sp, #20]
 800efb4:	2300      	movs	r3, #0
 800efb6:	001e      	movs	r6, r3
 800efb8:	9304      	str	r3, [sp, #16]
 800efba:	9b00      	ldr	r3, [sp, #0]
 800efbc:	42a3      	cmp	r3, r4
 800efbe:	d338      	bcc.n	800f032 <__gethex+0x1ea>
 800efc0:	9c05      	ldr	r4, [sp, #20]
 800efc2:	9b02      	ldr	r3, [sp, #8]
 800efc4:	c440      	stmia	r4!, {r6}
 800efc6:	1ae4      	subs	r4, r4, r3
 800efc8:	10a4      	asrs	r4, r4, #2
 800efca:	0030      	movs	r0, r6
 800efcc:	612c      	str	r4, [r5, #16]
 800efce:	f000 fbe9 	bl	800f7a4 <__hi0bits>
 800efd2:	9b01      	ldr	r3, [sp, #4]
 800efd4:	0164      	lsls	r4, r4, #5
 800efd6:	681b      	ldr	r3, [r3, #0]
 800efd8:	1a26      	subs	r6, r4, r0
 800efda:	9300      	str	r3, [sp, #0]
 800efdc:	429e      	cmp	r6, r3
 800efde:	dd52      	ble.n	800f086 <__gethex+0x23e>
 800efe0:	1af6      	subs	r6, r6, r3
 800efe2:	0031      	movs	r1, r6
 800efe4:	0028      	movs	r0, r5
 800efe6:	f000 ff84 	bl	800fef2 <__any_on>
 800efea:	1e04      	subs	r4, r0, #0
 800efec:	d00f      	beq.n	800f00e <__gethex+0x1c6>
 800efee:	2401      	movs	r4, #1
 800eff0:	211f      	movs	r1, #31
 800eff2:	0020      	movs	r0, r4
 800eff4:	1e73      	subs	r3, r6, #1
 800eff6:	4019      	ands	r1, r3
 800eff8:	4088      	lsls	r0, r1
 800effa:	0001      	movs	r1, r0
 800effc:	115a      	asrs	r2, r3, #5
 800effe:	9802      	ldr	r0, [sp, #8]
 800f000:	0092      	lsls	r2, r2, #2
 800f002:	5812      	ldr	r2, [r2, r0]
 800f004:	420a      	tst	r2, r1
 800f006:	d002      	beq.n	800f00e <__gethex+0x1c6>
 800f008:	42a3      	cmp	r3, r4
 800f00a:	dc34      	bgt.n	800f076 <__gethex+0x22e>
 800f00c:	2402      	movs	r4, #2
 800f00e:	0031      	movs	r1, r6
 800f010:	0028      	movs	r0, r5
 800f012:	f7ff feb1 	bl	800ed78 <rshift>
 800f016:	19bf      	adds	r7, r7, r6
 800f018:	9b01      	ldr	r3, [sp, #4]
 800f01a:	689b      	ldr	r3, [r3, #8]
 800f01c:	42bb      	cmp	r3, r7
 800f01e:	da42      	bge.n	800f0a6 <__gethex+0x25e>
 800f020:	0029      	movs	r1, r5
 800f022:	9803      	ldr	r0, [sp, #12]
 800f024:	f000 fb0a 	bl	800f63c <_Bfree>
 800f028:	2300      	movs	r3, #0
 800f02a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f02c:	26a3      	movs	r6, #163	@ 0xa3
 800f02e:	6013      	str	r3, [r2, #0]
 800f030:	e794      	b.n	800ef5c <__gethex+0x114>
 800f032:	3c01      	subs	r4, #1
 800f034:	7823      	ldrb	r3, [r4, #0]
 800f036:	2b2e      	cmp	r3, #46	@ 0x2e
 800f038:	d012      	beq.n	800f060 <__gethex+0x218>
 800f03a:	9b04      	ldr	r3, [sp, #16]
 800f03c:	2b20      	cmp	r3, #32
 800f03e:	d104      	bne.n	800f04a <__gethex+0x202>
 800f040:	9b05      	ldr	r3, [sp, #20]
 800f042:	c340      	stmia	r3!, {r6}
 800f044:	2600      	movs	r6, #0
 800f046:	9305      	str	r3, [sp, #20]
 800f048:	9604      	str	r6, [sp, #16]
 800f04a:	7820      	ldrb	r0, [r4, #0]
 800f04c:	f7ff fee7 	bl	800ee1e <__hexdig_fun>
 800f050:	230f      	movs	r3, #15
 800f052:	4018      	ands	r0, r3
 800f054:	9b04      	ldr	r3, [sp, #16]
 800f056:	4098      	lsls	r0, r3
 800f058:	3304      	adds	r3, #4
 800f05a:	4306      	orrs	r6, r0
 800f05c:	9304      	str	r3, [sp, #16]
 800f05e:	e7ac      	b.n	800efba <__gethex+0x172>
 800f060:	9b00      	ldr	r3, [sp, #0]
 800f062:	42a3      	cmp	r3, r4
 800f064:	d8e9      	bhi.n	800f03a <__gethex+0x1f2>
 800f066:	2201      	movs	r2, #1
 800f068:	0020      	movs	r0, r4
 800f06a:	492b      	ldr	r1, [pc, #172]	@ (800f118 <__gethex+0x2d0>)
 800f06c:	f7ff fd9e 	bl	800ebac <strncmp>
 800f070:	2800      	cmp	r0, #0
 800f072:	d1e2      	bne.n	800f03a <__gethex+0x1f2>
 800f074:	e7a1      	b.n	800efba <__gethex+0x172>
 800f076:	0028      	movs	r0, r5
 800f078:	1eb1      	subs	r1, r6, #2
 800f07a:	f000 ff3a 	bl	800fef2 <__any_on>
 800f07e:	2800      	cmp	r0, #0
 800f080:	d0c4      	beq.n	800f00c <__gethex+0x1c4>
 800f082:	2403      	movs	r4, #3
 800f084:	e7c3      	b.n	800f00e <__gethex+0x1c6>
 800f086:	9b00      	ldr	r3, [sp, #0]
 800f088:	2400      	movs	r4, #0
 800f08a:	429e      	cmp	r6, r3
 800f08c:	dac4      	bge.n	800f018 <__gethex+0x1d0>
 800f08e:	1b9e      	subs	r6, r3, r6
 800f090:	0029      	movs	r1, r5
 800f092:	0032      	movs	r2, r6
 800f094:	9803      	ldr	r0, [sp, #12]
 800f096:	f000 fcf3 	bl	800fa80 <__lshift>
 800f09a:	0003      	movs	r3, r0
 800f09c:	3314      	adds	r3, #20
 800f09e:	0005      	movs	r5, r0
 800f0a0:	1bbf      	subs	r7, r7, r6
 800f0a2:	9302      	str	r3, [sp, #8]
 800f0a4:	e7b8      	b.n	800f018 <__gethex+0x1d0>
 800f0a6:	9b01      	ldr	r3, [sp, #4]
 800f0a8:	685e      	ldr	r6, [r3, #4]
 800f0aa:	42be      	cmp	r6, r7
 800f0ac:	dd6f      	ble.n	800f18e <__gethex+0x346>
 800f0ae:	9b00      	ldr	r3, [sp, #0]
 800f0b0:	1bf6      	subs	r6, r6, r7
 800f0b2:	42b3      	cmp	r3, r6
 800f0b4:	dc36      	bgt.n	800f124 <__gethex+0x2dc>
 800f0b6:	9b01      	ldr	r3, [sp, #4]
 800f0b8:	68db      	ldr	r3, [r3, #12]
 800f0ba:	2b02      	cmp	r3, #2
 800f0bc:	d024      	beq.n	800f108 <__gethex+0x2c0>
 800f0be:	2b03      	cmp	r3, #3
 800f0c0:	d026      	beq.n	800f110 <__gethex+0x2c8>
 800f0c2:	2b01      	cmp	r3, #1
 800f0c4:	d117      	bne.n	800f0f6 <__gethex+0x2ae>
 800f0c6:	9b00      	ldr	r3, [sp, #0]
 800f0c8:	42b3      	cmp	r3, r6
 800f0ca:	d114      	bne.n	800f0f6 <__gethex+0x2ae>
 800f0cc:	2b01      	cmp	r3, #1
 800f0ce:	d10b      	bne.n	800f0e8 <__gethex+0x2a0>
 800f0d0:	9b01      	ldr	r3, [sp, #4]
 800f0d2:	9a07      	ldr	r2, [sp, #28]
 800f0d4:	685b      	ldr	r3, [r3, #4]
 800f0d6:	2662      	movs	r6, #98	@ 0x62
 800f0d8:	6013      	str	r3, [r2, #0]
 800f0da:	2301      	movs	r3, #1
 800f0dc:	9a02      	ldr	r2, [sp, #8]
 800f0de:	612b      	str	r3, [r5, #16]
 800f0e0:	6013      	str	r3, [r2, #0]
 800f0e2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f0e4:	601d      	str	r5, [r3, #0]
 800f0e6:	e739      	b.n	800ef5c <__gethex+0x114>
 800f0e8:	9900      	ldr	r1, [sp, #0]
 800f0ea:	0028      	movs	r0, r5
 800f0ec:	3901      	subs	r1, #1
 800f0ee:	f000 ff00 	bl	800fef2 <__any_on>
 800f0f2:	2800      	cmp	r0, #0
 800f0f4:	d1ec      	bne.n	800f0d0 <__gethex+0x288>
 800f0f6:	0029      	movs	r1, r5
 800f0f8:	9803      	ldr	r0, [sp, #12]
 800f0fa:	f000 fa9f 	bl	800f63c <_Bfree>
 800f0fe:	2300      	movs	r3, #0
 800f100:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f102:	2650      	movs	r6, #80	@ 0x50
 800f104:	6013      	str	r3, [r2, #0]
 800f106:	e729      	b.n	800ef5c <__gethex+0x114>
 800f108:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f10a:	2b00      	cmp	r3, #0
 800f10c:	d1f3      	bne.n	800f0f6 <__gethex+0x2ae>
 800f10e:	e7df      	b.n	800f0d0 <__gethex+0x288>
 800f110:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f112:	2b00      	cmp	r3, #0
 800f114:	d1dc      	bne.n	800f0d0 <__gethex+0x288>
 800f116:	e7ee      	b.n	800f0f6 <__gethex+0x2ae>
 800f118:	08011da0 	.word	0x08011da0
 800f11c:	08011db6 	.word	0x08011db6
 800f120:	08011dc7 	.word	0x08011dc7
 800f124:	1e77      	subs	r7, r6, #1
 800f126:	2c00      	cmp	r4, #0
 800f128:	d12f      	bne.n	800f18a <__gethex+0x342>
 800f12a:	2f00      	cmp	r7, #0
 800f12c:	d004      	beq.n	800f138 <__gethex+0x2f0>
 800f12e:	0039      	movs	r1, r7
 800f130:	0028      	movs	r0, r5
 800f132:	f000 fede 	bl	800fef2 <__any_on>
 800f136:	0004      	movs	r4, r0
 800f138:	231f      	movs	r3, #31
 800f13a:	117a      	asrs	r2, r7, #5
 800f13c:	401f      	ands	r7, r3
 800f13e:	3b1e      	subs	r3, #30
 800f140:	40bb      	lsls	r3, r7
 800f142:	9902      	ldr	r1, [sp, #8]
 800f144:	0092      	lsls	r2, r2, #2
 800f146:	5852      	ldr	r2, [r2, r1]
 800f148:	421a      	tst	r2, r3
 800f14a:	d001      	beq.n	800f150 <__gethex+0x308>
 800f14c:	2302      	movs	r3, #2
 800f14e:	431c      	orrs	r4, r3
 800f150:	9b00      	ldr	r3, [sp, #0]
 800f152:	0031      	movs	r1, r6
 800f154:	1b9b      	subs	r3, r3, r6
 800f156:	2602      	movs	r6, #2
 800f158:	0028      	movs	r0, r5
 800f15a:	9300      	str	r3, [sp, #0]
 800f15c:	f7ff fe0c 	bl	800ed78 <rshift>
 800f160:	9b01      	ldr	r3, [sp, #4]
 800f162:	685f      	ldr	r7, [r3, #4]
 800f164:	2c00      	cmp	r4, #0
 800f166:	d03f      	beq.n	800f1e8 <__gethex+0x3a0>
 800f168:	9b01      	ldr	r3, [sp, #4]
 800f16a:	68db      	ldr	r3, [r3, #12]
 800f16c:	2b02      	cmp	r3, #2
 800f16e:	d010      	beq.n	800f192 <__gethex+0x34a>
 800f170:	2b03      	cmp	r3, #3
 800f172:	d012      	beq.n	800f19a <__gethex+0x352>
 800f174:	2b01      	cmp	r3, #1
 800f176:	d106      	bne.n	800f186 <__gethex+0x33e>
 800f178:	07a2      	lsls	r2, r4, #30
 800f17a:	d504      	bpl.n	800f186 <__gethex+0x33e>
 800f17c:	9a02      	ldr	r2, [sp, #8]
 800f17e:	6812      	ldr	r2, [r2, #0]
 800f180:	4314      	orrs	r4, r2
 800f182:	421c      	tst	r4, r3
 800f184:	d10c      	bne.n	800f1a0 <__gethex+0x358>
 800f186:	2310      	movs	r3, #16
 800f188:	e02d      	b.n	800f1e6 <__gethex+0x39e>
 800f18a:	2401      	movs	r4, #1
 800f18c:	e7d4      	b.n	800f138 <__gethex+0x2f0>
 800f18e:	2601      	movs	r6, #1
 800f190:	e7e8      	b.n	800f164 <__gethex+0x31c>
 800f192:	2301      	movs	r3, #1
 800f194:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800f196:	1a9b      	subs	r3, r3, r2
 800f198:	930f      	str	r3, [sp, #60]	@ 0x3c
 800f19a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f19c:	2b00      	cmp	r3, #0
 800f19e:	d0f2      	beq.n	800f186 <__gethex+0x33e>
 800f1a0:	692b      	ldr	r3, [r5, #16]
 800f1a2:	2000      	movs	r0, #0
 800f1a4:	9302      	str	r3, [sp, #8]
 800f1a6:	009b      	lsls	r3, r3, #2
 800f1a8:	9304      	str	r3, [sp, #16]
 800f1aa:	002b      	movs	r3, r5
 800f1ac:	9a04      	ldr	r2, [sp, #16]
 800f1ae:	3314      	adds	r3, #20
 800f1b0:	1899      	adds	r1, r3, r2
 800f1b2:	681a      	ldr	r2, [r3, #0]
 800f1b4:	1c54      	adds	r4, r2, #1
 800f1b6:	d01c      	beq.n	800f1f2 <__gethex+0x3aa>
 800f1b8:	3201      	adds	r2, #1
 800f1ba:	601a      	str	r2, [r3, #0]
 800f1bc:	002b      	movs	r3, r5
 800f1be:	3314      	adds	r3, #20
 800f1c0:	2e02      	cmp	r6, #2
 800f1c2:	d13f      	bne.n	800f244 <__gethex+0x3fc>
 800f1c4:	9a01      	ldr	r2, [sp, #4]
 800f1c6:	9900      	ldr	r1, [sp, #0]
 800f1c8:	6812      	ldr	r2, [r2, #0]
 800f1ca:	3a01      	subs	r2, #1
 800f1cc:	428a      	cmp	r2, r1
 800f1ce:	d109      	bne.n	800f1e4 <__gethex+0x39c>
 800f1d0:	000a      	movs	r2, r1
 800f1d2:	201f      	movs	r0, #31
 800f1d4:	4010      	ands	r0, r2
 800f1d6:	2201      	movs	r2, #1
 800f1d8:	4082      	lsls	r2, r0
 800f1da:	1149      	asrs	r1, r1, #5
 800f1dc:	0089      	lsls	r1, r1, #2
 800f1de:	58cb      	ldr	r3, [r1, r3]
 800f1e0:	4213      	tst	r3, r2
 800f1e2:	d13d      	bne.n	800f260 <__gethex+0x418>
 800f1e4:	2320      	movs	r3, #32
 800f1e6:	431e      	orrs	r6, r3
 800f1e8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f1ea:	601d      	str	r5, [r3, #0]
 800f1ec:	9b07      	ldr	r3, [sp, #28]
 800f1ee:	601f      	str	r7, [r3, #0]
 800f1f0:	e6b4      	b.n	800ef5c <__gethex+0x114>
 800f1f2:	c301      	stmia	r3!, {r0}
 800f1f4:	4299      	cmp	r1, r3
 800f1f6:	d8dc      	bhi.n	800f1b2 <__gethex+0x36a>
 800f1f8:	68ab      	ldr	r3, [r5, #8]
 800f1fa:	9a02      	ldr	r2, [sp, #8]
 800f1fc:	429a      	cmp	r2, r3
 800f1fe:	db18      	blt.n	800f232 <__gethex+0x3ea>
 800f200:	6869      	ldr	r1, [r5, #4]
 800f202:	9803      	ldr	r0, [sp, #12]
 800f204:	3101      	adds	r1, #1
 800f206:	f000 f9d5 	bl	800f5b4 <_Balloc>
 800f20a:	1e04      	subs	r4, r0, #0
 800f20c:	d104      	bne.n	800f218 <__gethex+0x3d0>
 800f20e:	0022      	movs	r2, r4
 800f210:	2184      	movs	r1, #132	@ 0x84
 800f212:	4b1d      	ldr	r3, [pc, #116]	@ (800f288 <__gethex+0x440>)
 800f214:	481d      	ldr	r0, [pc, #116]	@ (800f28c <__gethex+0x444>)
 800f216:	e6c4      	b.n	800efa2 <__gethex+0x15a>
 800f218:	0029      	movs	r1, r5
 800f21a:	692a      	ldr	r2, [r5, #16]
 800f21c:	310c      	adds	r1, #12
 800f21e:	3202      	adds	r2, #2
 800f220:	0092      	lsls	r2, r2, #2
 800f222:	300c      	adds	r0, #12
 800f224:	f7ff fd4f 	bl	800ecc6 <memcpy>
 800f228:	0029      	movs	r1, r5
 800f22a:	9803      	ldr	r0, [sp, #12]
 800f22c:	f000 fa06 	bl	800f63c <_Bfree>
 800f230:	0025      	movs	r5, r4
 800f232:	692b      	ldr	r3, [r5, #16]
 800f234:	1c5a      	adds	r2, r3, #1
 800f236:	612a      	str	r2, [r5, #16]
 800f238:	2201      	movs	r2, #1
 800f23a:	3304      	adds	r3, #4
 800f23c:	009b      	lsls	r3, r3, #2
 800f23e:	18eb      	adds	r3, r5, r3
 800f240:	605a      	str	r2, [r3, #4]
 800f242:	e7bb      	b.n	800f1bc <__gethex+0x374>
 800f244:	692a      	ldr	r2, [r5, #16]
 800f246:	9902      	ldr	r1, [sp, #8]
 800f248:	428a      	cmp	r2, r1
 800f24a:	dd0b      	ble.n	800f264 <__gethex+0x41c>
 800f24c:	2101      	movs	r1, #1
 800f24e:	0028      	movs	r0, r5
 800f250:	f7ff fd92 	bl	800ed78 <rshift>
 800f254:	9b01      	ldr	r3, [sp, #4]
 800f256:	3701      	adds	r7, #1
 800f258:	689b      	ldr	r3, [r3, #8]
 800f25a:	42bb      	cmp	r3, r7
 800f25c:	da00      	bge.n	800f260 <__gethex+0x418>
 800f25e:	e6df      	b.n	800f020 <__gethex+0x1d8>
 800f260:	2601      	movs	r6, #1
 800f262:	e7bf      	b.n	800f1e4 <__gethex+0x39c>
 800f264:	221f      	movs	r2, #31
 800f266:	9c00      	ldr	r4, [sp, #0]
 800f268:	9900      	ldr	r1, [sp, #0]
 800f26a:	4014      	ands	r4, r2
 800f26c:	4211      	tst	r1, r2
 800f26e:	d0f7      	beq.n	800f260 <__gethex+0x418>
 800f270:	9a04      	ldr	r2, [sp, #16]
 800f272:	189b      	adds	r3, r3, r2
 800f274:	3b04      	subs	r3, #4
 800f276:	6818      	ldr	r0, [r3, #0]
 800f278:	f000 fa94 	bl	800f7a4 <__hi0bits>
 800f27c:	2320      	movs	r3, #32
 800f27e:	1b1b      	subs	r3, r3, r4
 800f280:	4298      	cmp	r0, r3
 800f282:	dbe3      	blt.n	800f24c <__gethex+0x404>
 800f284:	e7ec      	b.n	800f260 <__gethex+0x418>
 800f286:	46c0      	nop			@ (mov r8, r8)
 800f288:	08011db6 	.word	0x08011db6
 800f28c:	08011dc7 	.word	0x08011dc7

0800f290 <L_shift>:
 800f290:	2308      	movs	r3, #8
 800f292:	b570      	push	{r4, r5, r6, lr}
 800f294:	2520      	movs	r5, #32
 800f296:	1a9a      	subs	r2, r3, r2
 800f298:	0092      	lsls	r2, r2, #2
 800f29a:	1aad      	subs	r5, r5, r2
 800f29c:	6843      	ldr	r3, [r0, #4]
 800f29e:	6804      	ldr	r4, [r0, #0]
 800f2a0:	001e      	movs	r6, r3
 800f2a2:	40ae      	lsls	r6, r5
 800f2a4:	40d3      	lsrs	r3, r2
 800f2a6:	4334      	orrs	r4, r6
 800f2a8:	6004      	str	r4, [r0, #0]
 800f2aa:	6043      	str	r3, [r0, #4]
 800f2ac:	3004      	adds	r0, #4
 800f2ae:	4288      	cmp	r0, r1
 800f2b0:	d3f4      	bcc.n	800f29c <L_shift+0xc>
 800f2b2:	bd70      	pop	{r4, r5, r6, pc}

0800f2b4 <__match>:
 800f2b4:	b530      	push	{r4, r5, lr}
 800f2b6:	6803      	ldr	r3, [r0, #0]
 800f2b8:	780c      	ldrb	r4, [r1, #0]
 800f2ba:	3301      	adds	r3, #1
 800f2bc:	2c00      	cmp	r4, #0
 800f2be:	d102      	bne.n	800f2c6 <__match+0x12>
 800f2c0:	6003      	str	r3, [r0, #0]
 800f2c2:	2001      	movs	r0, #1
 800f2c4:	bd30      	pop	{r4, r5, pc}
 800f2c6:	781a      	ldrb	r2, [r3, #0]
 800f2c8:	0015      	movs	r5, r2
 800f2ca:	3d41      	subs	r5, #65	@ 0x41
 800f2cc:	2d19      	cmp	r5, #25
 800f2ce:	d800      	bhi.n	800f2d2 <__match+0x1e>
 800f2d0:	3220      	adds	r2, #32
 800f2d2:	3101      	adds	r1, #1
 800f2d4:	42a2      	cmp	r2, r4
 800f2d6:	d0ef      	beq.n	800f2b8 <__match+0x4>
 800f2d8:	2000      	movs	r0, #0
 800f2da:	e7f3      	b.n	800f2c4 <__match+0x10>

0800f2dc <__hexnan>:
 800f2dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f2de:	680b      	ldr	r3, [r1, #0]
 800f2e0:	b08b      	sub	sp, #44	@ 0x2c
 800f2e2:	9201      	str	r2, [sp, #4]
 800f2e4:	9901      	ldr	r1, [sp, #4]
 800f2e6:	115a      	asrs	r2, r3, #5
 800f2e8:	0092      	lsls	r2, r2, #2
 800f2ea:	188a      	adds	r2, r1, r2
 800f2ec:	9202      	str	r2, [sp, #8]
 800f2ee:	0019      	movs	r1, r3
 800f2f0:	221f      	movs	r2, #31
 800f2f2:	4011      	ands	r1, r2
 800f2f4:	9008      	str	r0, [sp, #32]
 800f2f6:	9106      	str	r1, [sp, #24]
 800f2f8:	4213      	tst	r3, r2
 800f2fa:	d002      	beq.n	800f302 <__hexnan+0x26>
 800f2fc:	9b02      	ldr	r3, [sp, #8]
 800f2fe:	3304      	adds	r3, #4
 800f300:	9302      	str	r3, [sp, #8]
 800f302:	9b02      	ldr	r3, [sp, #8]
 800f304:	2500      	movs	r5, #0
 800f306:	1f1f      	subs	r7, r3, #4
 800f308:	003e      	movs	r6, r7
 800f30a:	003c      	movs	r4, r7
 800f30c:	9b08      	ldr	r3, [sp, #32]
 800f30e:	603d      	str	r5, [r7, #0]
 800f310:	681b      	ldr	r3, [r3, #0]
 800f312:	9507      	str	r5, [sp, #28]
 800f314:	9305      	str	r3, [sp, #20]
 800f316:	9503      	str	r5, [sp, #12]
 800f318:	9b05      	ldr	r3, [sp, #20]
 800f31a:	3301      	adds	r3, #1
 800f31c:	9309      	str	r3, [sp, #36]	@ 0x24
 800f31e:	9b05      	ldr	r3, [sp, #20]
 800f320:	785b      	ldrb	r3, [r3, #1]
 800f322:	9304      	str	r3, [sp, #16]
 800f324:	2b00      	cmp	r3, #0
 800f326:	d028      	beq.n	800f37a <__hexnan+0x9e>
 800f328:	9804      	ldr	r0, [sp, #16]
 800f32a:	f7ff fd78 	bl	800ee1e <__hexdig_fun>
 800f32e:	2800      	cmp	r0, #0
 800f330:	d155      	bne.n	800f3de <__hexnan+0x102>
 800f332:	9b04      	ldr	r3, [sp, #16]
 800f334:	2b20      	cmp	r3, #32
 800f336:	d819      	bhi.n	800f36c <__hexnan+0x90>
 800f338:	9b03      	ldr	r3, [sp, #12]
 800f33a:	9a07      	ldr	r2, [sp, #28]
 800f33c:	4293      	cmp	r3, r2
 800f33e:	dd12      	ble.n	800f366 <__hexnan+0x8a>
 800f340:	42b4      	cmp	r4, r6
 800f342:	d206      	bcs.n	800f352 <__hexnan+0x76>
 800f344:	2d07      	cmp	r5, #7
 800f346:	dc04      	bgt.n	800f352 <__hexnan+0x76>
 800f348:	002a      	movs	r2, r5
 800f34a:	0031      	movs	r1, r6
 800f34c:	0020      	movs	r0, r4
 800f34e:	f7ff ff9f 	bl	800f290 <L_shift>
 800f352:	9b01      	ldr	r3, [sp, #4]
 800f354:	2508      	movs	r5, #8
 800f356:	429c      	cmp	r4, r3
 800f358:	d905      	bls.n	800f366 <__hexnan+0x8a>
 800f35a:	1f26      	subs	r6, r4, #4
 800f35c:	2500      	movs	r5, #0
 800f35e:	0034      	movs	r4, r6
 800f360:	9b03      	ldr	r3, [sp, #12]
 800f362:	6035      	str	r5, [r6, #0]
 800f364:	9307      	str	r3, [sp, #28]
 800f366:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f368:	9305      	str	r3, [sp, #20]
 800f36a:	e7d5      	b.n	800f318 <__hexnan+0x3c>
 800f36c:	9b04      	ldr	r3, [sp, #16]
 800f36e:	2b29      	cmp	r3, #41	@ 0x29
 800f370:	d15a      	bne.n	800f428 <__hexnan+0x14c>
 800f372:	9b05      	ldr	r3, [sp, #20]
 800f374:	9a08      	ldr	r2, [sp, #32]
 800f376:	3302      	adds	r3, #2
 800f378:	6013      	str	r3, [r2, #0]
 800f37a:	9b03      	ldr	r3, [sp, #12]
 800f37c:	2b00      	cmp	r3, #0
 800f37e:	d053      	beq.n	800f428 <__hexnan+0x14c>
 800f380:	42b4      	cmp	r4, r6
 800f382:	d206      	bcs.n	800f392 <__hexnan+0xb6>
 800f384:	2d07      	cmp	r5, #7
 800f386:	dc04      	bgt.n	800f392 <__hexnan+0xb6>
 800f388:	002a      	movs	r2, r5
 800f38a:	0031      	movs	r1, r6
 800f38c:	0020      	movs	r0, r4
 800f38e:	f7ff ff7f 	bl	800f290 <L_shift>
 800f392:	9b01      	ldr	r3, [sp, #4]
 800f394:	429c      	cmp	r4, r3
 800f396:	d936      	bls.n	800f406 <__hexnan+0x12a>
 800f398:	001a      	movs	r2, r3
 800f39a:	0023      	movs	r3, r4
 800f39c:	cb02      	ldmia	r3!, {r1}
 800f39e:	c202      	stmia	r2!, {r1}
 800f3a0:	429f      	cmp	r7, r3
 800f3a2:	d2fb      	bcs.n	800f39c <__hexnan+0xc0>
 800f3a4:	9b02      	ldr	r3, [sp, #8]
 800f3a6:	1c62      	adds	r2, r4, #1
 800f3a8:	1ed9      	subs	r1, r3, #3
 800f3aa:	2304      	movs	r3, #4
 800f3ac:	4291      	cmp	r1, r2
 800f3ae:	d305      	bcc.n	800f3bc <__hexnan+0xe0>
 800f3b0:	9b02      	ldr	r3, [sp, #8]
 800f3b2:	3b04      	subs	r3, #4
 800f3b4:	1b1b      	subs	r3, r3, r4
 800f3b6:	089b      	lsrs	r3, r3, #2
 800f3b8:	3301      	adds	r3, #1
 800f3ba:	009b      	lsls	r3, r3, #2
 800f3bc:	9a01      	ldr	r2, [sp, #4]
 800f3be:	18d3      	adds	r3, r2, r3
 800f3c0:	2200      	movs	r2, #0
 800f3c2:	c304      	stmia	r3!, {r2}
 800f3c4:	429f      	cmp	r7, r3
 800f3c6:	d2fc      	bcs.n	800f3c2 <__hexnan+0xe6>
 800f3c8:	683b      	ldr	r3, [r7, #0]
 800f3ca:	2b00      	cmp	r3, #0
 800f3cc:	d104      	bne.n	800f3d8 <__hexnan+0xfc>
 800f3ce:	9b01      	ldr	r3, [sp, #4]
 800f3d0:	429f      	cmp	r7, r3
 800f3d2:	d127      	bne.n	800f424 <__hexnan+0x148>
 800f3d4:	2301      	movs	r3, #1
 800f3d6:	603b      	str	r3, [r7, #0]
 800f3d8:	2005      	movs	r0, #5
 800f3da:	b00b      	add	sp, #44	@ 0x2c
 800f3dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f3de:	9b03      	ldr	r3, [sp, #12]
 800f3e0:	3501      	adds	r5, #1
 800f3e2:	3301      	adds	r3, #1
 800f3e4:	9303      	str	r3, [sp, #12]
 800f3e6:	2d08      	cmp	r5, #8
 800f3e8:	dd06      	ble.n	800f3f8 <__hexnan+0x11c>
 800f3ea:	9b01      	ldr	r3, [sp, #4]
 800f3ec:	429c      	cmp	r4, r3
 800f3ee:	d9ba      	bls.n	800f366 <__hexnan+0x8a>
 800f3f0:	2300      	movs	r3, #0
 800f3f2:	2501      	movs	r5, #1
 800f3f4:	3c04      	subs	r4, #4
 800f3f6:	6023      	str	r3, [r4, #0]
 800f3f8:	220f      	movs	r2, #15
 800f3fa:	6823      	ldr	r3, [r4, #0]
 800f3fc:	4010      	ands	r0, r2
 800f3fe:	011b      	lsls	r3, r3, #4
 800f400:	4303      	orrs	r3, r0
 800f402:	6023      	str	r3, [r4, #0]
 800f404:	e7af      	b.n	800f366 <__hexnan+0x8a>
 800f406:	9b06      	ldr	r3, [sp, #24]
 800f408:	2b00      	cmp	r3, #0
 800f40a:	d0dd      	beq.n	800f3c8 <__hexnan+0xec>
 800f40c:	2320      	movs	r3, #32
 800f40e:	9a06      	ldr	r2, [sp, #24]
 800f410:	9902      	ldr	r1, [sp, #8]
 800f412:	1a9b      	subs	r3, r3, r2
 800f414:	2201      	movs	r2, #1
 800f416:	4252      	negs	r2, r2
 800f418:	40da      	lsrs	r2, r3
 800f41a:	3904      	subs	r1, #4
 800f41c:	680b      	ldr	r3, [r1, #0]
 800f41e:	4013      	ands	r3, r2
 800f420:	600b      	str	r3, [r1, #0]
 800f422:	e7d1      	b.n	800f3c8 <__hexnan+0xec>
 800f424:	3f04      	subs	r7, #4
 800f426:	e7cf      	b.n	800f3c8 <__hexnan+0xec>
 800f428:	2004      	movs	r0, #4
 800f42a:	e7d6      	b.n	800f3da <__hexnan+0xfe>

0800f42c <sbrk_aligned>:
 800f42c:	b570      	push	{r4, r5, r6, lr}
 800f42e:	4e0f      	ldr	r6, [pc, #60]	@ (800f46c <sbrk_aligned+0x40>)
 800f430:	000d      	movs	r5, r1
 800f432:	6831      	ldr	r1, [r6, #0]
 800f434:	0004      	movs	r4, r0
 800f436:	2900      	cmp	r1, #0
 800f438:	d102      	bne.n	800f440 <sbrk_aligned+0x14>
 800f43a:	f001 fb0d 	bl	8010a58 <_sbrk_r>
 800f43e:	6030      	str	r0, [r6, #0]
 800f440:	0029      	movs	r1, r5
 800f442:	0020      	movs	r0, r4
 800f444:	f001 fb08 	bl	8010a58 <_sbrk_r>
 800f448:	1c43      	adds	r3, r0, #1
 800f44a:	d103      	bne.n	800f454 <sbrk_aligned+0x28>
 800f44c:	2501      	movs	r5, #1
 800f44e:	426d      	negs	r5, r5
 800f450:	0028      	movs	r0, r5
 800f452:	bd70      	pop	{r4, r5, r6, pc}
 800f454:	2303      	movs	r3, #3
 800f456:	1cc5      	adds	r5, r0, #3
 800f458:	439d      	bics	r5, r3
 800f45a:	42a8      	cmp	r0, r5
 800f45c:	d0f8      	beq.n	800f450 <sbrk_aligned+0x24>
 800f45e:	1a29      	subs	r1, r5, r0
 800f460:	0020      	movs	r0, r4
 800f462:	f001 faf9 	bl	8010a58 <_sbrk_r>
 800f466:	3001      	adds	r0, #1
 800f468:	d1f2      	bne.n	800f450 <sbrk_aligned+0x24>
 800f46a:	e7ef      	b.n	800f44c <sbrk_aligned+0x20>
 800f46c:	20001f58 	.word	0x20001f58

0800f470 <_malloc_r>:
 800f470:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f472:	2203      	movs	r2, #3
 800f474:	1ccb      	adds	r3, r1, #3
 800f476:	4393      	bics	r3, r2
 800f478:	3308      	adds	r3, #8
 800f47a:	0005      	movs	r5, r0
 800f47c:	001f      	movs	r7, r3
 800f47e:	2b0c      	cmp	r3, #12
 800f480:	d234      	bcs.n	800f4ec <_malloc_r+0x7c>
 800f482:	270c      	movs	r7, #12
 800f484:	42b9      	cmp	r1, r7
 800f486:	d833      	bhi.n	800f4f0 <_malloc_r+0x80>
 800f488:	0028      	movs	r0, r5
 800f48a:	f000 f883 	bl	800f594 <__malloc_lock>
 800f48e:	4e37      	ldr	r6, [pc, #220]	@ (800f56c <_malloc_r+0xfc>)
 800f490:	6833      	ldr	r3, [r6, #0]
 800f492:	001c      	movs	r4, r3
 800f494:	2c00      	cmp	r4, #0
 800f496:	d12f      	bne.n	800f4f8 <_malloc_r+0x88>
 800f498:	0039      	movs	r1, r7
 800f49a:	0028      	movs	r0, r5
 800f49c:	f7ff ffc6 	bl	800f42c <sbrk_aligned>
 800f4a0:	0004      	movs	r4, r0
 800f4a2:	1c43      	adds	r3, r0, #1
 800f4a4:	d15f      	bne.n	800f566 <_malloc_r+0xf6>
 800f4a6:	6834      	ldr	r4, [r6, #0]
 800f4a8:	9400      	str	r4, [sp, #0]
 800f4aa:	9b00      	ldr	r3, [sp, #0]
 800f4ac:	2b00      	cmp	r3, #0
 800f4ae:	d14a      	bne.n	800f546 <_malloc_r+0xd6>
 800f4b0:	2c00      	cmp	r4, #0
 800f4b2:	d052      	beq.n	800f55a <_malloc_r+0xea>
 800f4b4:	6823      	ldr	r3, [r4, #0]
 800f4b6:	0028      	movs	r0, r5
 800f4b8:	18e3      	adds	r3, r4, r3
 800f4ba:	9900      	ldr	r1, [sp, #0]
 800f4bc:	9301      	str	r3, [sp, #4]
 800f4be:	f001 facb 	bl	8010a58 <_sbrk_r>
 800f4c2:	9b01      	ldr	r3, [sp, #4]
 800f4c4:	4283      	cmp	r3, r0
 800f4c6:	d148      	bne.n	800f55a <_malloc_r+0xea>
 800f4c8:	6823      	ldr	r3, [r4, #0]
 800f4ca:	0028      	movs	r0, r5
 800f4cc:	1aff      	subs	r7, r7, r3
 800f4ce:	0039      	movs	r1, r7
 800f4d0:	f7ff ffac 	bl	800f42c <sbrk_aligned>
 800f4d4:	3001      	adds	r0, #1
 800f4d6:	d040      	beq.n	800f55a <_malloc_r+0xea>
 800f4d8:	6823      	ldr	r3, [r4, #0]
 800f4da:	19db      	adds	r3, r3, r7
 800f4dc:	6023      	str	r3, [r4, #0]
 800f4de:	6833      	ldr	r3, [r6, #0]
 800f4e0:	685a      	ldr	r2, [r3, #4]
 800f4e2:	2a00      	cmp	r2, #0
 800f4e4:	d133      	bne.n	800f54e <_malloc_r+0xde>
 800f4e6:	9b00      	ldr	r3, [sp, #0]
 800f4e8:	6033      	str	r3, [r6, #0]
 800f4ea:	e019      	b.n	800f520 <_malloc_r+0xb0>
 800f4ec:	2b00      	cmp	r3, #0
 800f4ee:	dac9      	bge.n	800f484 <_malloc_r+0x14>
 800f4f0:	230c      	movs	r3, #12
 800f4f2:	602b      	str	r3, [r5, #0]
 800f4f4:	2000      	movs	r0, #0
 800f4f6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800f4f8:	6821      	ldr	r1, [r4, #0]
 800f4fa:	1bc9      	subs	r1, r1, r7
 800f4fc:	d420      	bmi.n	800f540 <_malloc_r+0xd0>
 800f4fe:	290b      	cmp	r1, #11
 800f500:	d90a      	bls.n	800f518 <_malloc_r+0xa8>
 800f502:	19e2      	adds	r2, r4, r7
 800f504:	6027      	str	r7, [r4, #0]
 800f506:	42a3      	cmp	r3, r4
 800f508:	d104      	bne.n	800f514 <_malloc_r+0xa4>
 800f50a:	6032      	str	r2, [r6, #0]
 800f50c:	6863      	ldr	r3, [r4, #4]
 800f50e:	6011      	str	r1, [r2, #0]
 800f510:	6053      	str	r3, [r2, #4]
 800f512:	e005      	b.n	800f520 <_malloc_r+0xb0>
 800f514:	605a      	str	r2, [r3, #4]
 800f516:	e7f9      	b.n	800f50c <_malloc_r+0x9c>
 800f518:	6862      	ldr	r2, [r4, #4]
 800f51a:	42a3      	cmp	r3, r4
 800f51c:	d10e      	bne.n	800f53c <_malloc_r+0xcc>
 800f51e:	6032      	str	r2, [r6, #0]
 800f520:	0028      	movs	r0, r5
 800f522:	f000 f83f 	bl	800f5a4 <__malloc_unlock>
 800f526:	0020      	movs	r0, r4
 800f528:	2207      	movs	r2, #7
 800f52a:	300b      	adds	r0, #11
 800f52c:	1d23      	adds	r3, r4, #4
 800f52e:	4390      	bics	r0, r2
 800f530:	1ac2      	subs	r2, r0, r3
 800f532:	4298      	cmp	r0, r3
 800f534:	d0df      	beq.n	800f4f6 <_malloc_r+0x86>
 800f536:	1a1b      	subs	r3, r3, r0
 800f538:	50a3      	str	r3, [r4, r2]
 800f53a:	e7dc      	b.n	800f4f6 <_malloc_r+0x86>
 800f53c:	605a      	str	r2, [r3, #4]
 800f53e:	e7ef      	b.n	800f520 <_malloc_r+0xb0>
 800f540:	0023      	movs	r3, r4
 800f542:	6864      	ldr	r4, [r4, #4]
 800f544:	e7a6      	b.n	800f494 <_malloc_r+0x24>
 800f546:	9c00      	ldr	r4, [sp, #0]
 800f548:	6863      	ldr	r3, [r4, #4]
 800f54a:	9300      	str	r3, [sp, #0]
 800f54c:	e7ad      	b.n	800f4aa <_malloc_r+0x3a>
 800f54e:	001a      	movs	r2, r3
 800f550:	685b      	ldr	r3, [r3, #4]
 800f552:	42a3      	cmp	r3, r4
 800f554:	d1fb      	bne.n	800f54e <_malloc_r+0xde>
 800f556:	2300      	movs	r3, #0
 800f558:	e7da      	b.n	800f510 <_malloc_r+0xa0>
 800f55a:	230c      	movs	r3, #12
 800f55c:	0028      	movs	r0, r5
 800f55e:	602b      	str	r3, [r5, #0]
 800f560:	f000 f820 	bl	800f5a4 <__malloc_unlock>
 800f564:	e7c6      	b.n	800f4f4 <_malloc_r+0x84>
 800f566:	6007      	str	r7, [r0, #0]
 800f568:	e7da      	b.n	800f520 <_malloc_r+0xb0>
 800f56a:	46c0      	nop			@ (mov r8, r8)
 800f56c:	20001f5c 	.word	0x20001f5c

0800f570 <__ascii_mbtowc>:
 800f570:	b082      	sub	sp, #8
 800f572:	2900      	cmp	r1, #0
 800f574:	d100      	bne.n	800f578 <__ascii_mbtowc+0x8>
 800f576:	a901      	add	r1, sp, #4
 800f578:	1e10      	subs	r0, r2, #0
 800f57a:	d006      	beq.n	800f58a <__ascii_mbtowc+0x1a>
 800f57c:	2b00      	cmp	r3, #0
 800f57e:	d006      	beq.n	800f58e <__ascii_mbtowc+0x1e>
 800f580:	7813      	ldrb	r3, [r2, #0]
 800f582:	600b      	str	r3, [r1, #0]
 800f584:	7810      	ldrb	r0, [r2, #0]
 800f586:	1e43      	subs	r3, r0, #1
 800f588:	4198      	sbcs	r0, r3
 800f58a:	b002      	add	sp, #8
 800f58c:	4770      	bx	lr
 800f58e:	2002      	movs	r0, #2
 800f590:	4240      	negs	r0, r0
 800f592:	e7fa      	b.n	800f58a <__ascii_mbtowc+0x1a>

0800f594 <__malloc_lock>:
 800f594:	b510      	push	{r4, lr}
 800f596:	4802      	ldr	r0, [pc, #8]	@ (800f5a0 <__malloc_lock+0xc>)
 800f598:	f7ff fb93 	bl	800ecc2 <__retarget_lock_acquire_recursive>
 800f59c:	bd10      	pop	{r4, pc}
 800f59e:	46c0      	nop			@ (mov r8, r8)
 800f5a0:	20001f54 	.word	0x20001f54

0800f5a4 <__malloc_unlock>:
 800f5a4:	b510      	push	{r4, lr}
 800f5a6:	4802      	ldr	r0, [pc, #8]	@ (800f5b0 <__malloc_unlock+0xc>)
 800f5a8:	f7ff fb8c 	bl	800ecc4 <__retarget_lock_release_recursive>
 800f5ac:	bd10      	pop	{r4, pc}
 800f5ae:	46c0      	nop			@ (mov r8, r8)
 800f5b0:	20001f54 	.word	0x20001f54

0800f5b4 <_Balloc>:
 800f5b4:	b570      	push	{r4, r5, r6, lr}
 800f5b6:	69c5      	ldr	r5, [r0, #28]
 800f5b8:	0006      	movs	r6, r0
 800f5ba:	000c      	movs	r4, r1
 800f5bc:	2d00      	cmp	r5, #0
 800f5be:	d10e      	bne.n	800f5de <_Balloc+0x2a>
 800f5c0:	2010      	movs	r0, #16
 800f5c2:	f001 fab3 	bl	8010b2c <malloc>
 800f5c6:	1e02      	subs	r2, r0, #0
 800f5c8:	61f0      	str	r0, [r6, #28]
 800f5ca:	d104      	bne.n	800f5d6 <_Balloc+0x22>
 800f5cc:	216b      	movs	r1, #107	@ 0x6b
 800f5ce:	4b19      	ldr	r3, [pc, #100]	@ (800f634 <_Balloc+0x80>)
 800f5d0:	4819      	ldr	r0, [pc, #100]	@ (800f638 <_Balloc+0x84>)
 800f5d2:	f001 fa5f 	bl	8010a94 <__assert_func>
 800f5d6:	6045      	str	r5, [r0, #4]
 800f5d8:	6085      	str	r5, [r0, #8]
 800f5da:	6005      	str	r5, [r0, #0]
 800f5dc:	60c5      	str	r5, [r0, #12]
 800f5de:	69f5      	ldr	r5, [r6, #28]
 800f5e0:	68eb      	ldr	r3, [r5, #12]
 800f5e2:	2b00      	cmp	r3, #0
 800f5e4:	d013      	beq.n	800f60e <_Balloc+0x5a>
 800f5e6:	69f3      	ldr	r3, [r6, #28]
 800f5e8:	00a2      	lsls	r2, r4, #2
 800f5ea:	68db      	ldr	r3, [r3, #12]
 800f5ec:	189b      	adds	r3, r3, r2
 800f5ee:	6818      	ldr	r0, [r3, #0]
 800f5f0:	2800      	cmp	r0, #0
 800f5f2:	d118      	bne.n	800f626 <_Balloc+0x72>
 800f5f4:	2101      	movs	r1, #1
 800f5f6:	000d      	movs	r5, r1
 800f5f8:	40a5      	lsls	r5, r4
 800f5fa:	1d6a      	adds	r2, r5, #5
 800f5fc:	0030      	movs	r0, r6
 800f5fe:	0092      	lsls	r2, r2, #2
 800f600:	f001 fa66 	bl	8010ad0 <_calloc_r>
 800f604:	2800      	cmp	r0, #0
 800f606:	d00c      	beq.n	800f622 <_Balloc+0x6e>
 800f608:	6044      	str	r4, [r0, #4]
 800f60a:	6085      	str	r5, [r0, #8]
 800f60c:	e00d      	b.n	800f62a <_Balloc+0x76>
 800f60e:	2221      	movs	r2, #33	@ 0x21
 800f610:	2104      	movs	r1, #4
 800f612:	0030      	movs	r0, r6
 800f614:	f001 fa5c 	bl	8010ad0 <_calloc_r>
 800f618:	69f3      	ldr	r3, [r6, #28]
 800f61a:	60e8      	str	r0, [r5, #12]
 800f61c:	68db      	ldr	r3, [r3, #12]
 800f61e:	2b00      	cmp	r3, #0
 800f620:	d1e1      	bne.n	800f5e6 <_Balloc+0x32>
 800f622:	2000      	movs	r0, #0
 800f624:	bd70      	pop	{r4, r5, r6, pc}
 800f626:	6802      	ldr	r2, [r0, #0]
 800f628:	601a      	str	r2, [r3, #0]
 800f62a:	2300      	movs	r3, #0
 800f62c:	6103      	str	r3, [r0, #16]
 800f62e:	60c3      	str	r3, [r0, #12]
 800f630:	e7f8      	b.n	800f624 <_Balloc+0x70>
 800f632:	46c0      	nop			@ (mov r8, r8)
 800f634:	08011e27 	.word	0x08011e27
 800f638:	08011e3e 	.word	0x08011e3e

0800f63c <_Bfree>:
 800f63c:	b570      	push	{r4, r5, r6, lr}
 800f63e:	69c6      	ldr	r6, [r0, #28]
 800f640:	0005      	movs	r5, r0
 800f642:	000c      	movs	r4, r1
 800f644:	2e00      	cmp	r6, #0
 800f646:	d10e      	bne.n	800f666 <_Bfree+0x2a>
 800f648:	2010      	movs	r0, #16
 800f64a:	f001 fa6f 	bl	8010b2c <malloc>
 800f64e:	1e02      	subs	r2, r0, #0
 800f650:	61e8      	str	r0, [r5, #28]
 800f652:	d104      	bne.n	800f65e <_Bfree+0x22>
 800f654:	218f      	movs	r1, #143	@ 0x8f
 800f656:	4b09      	ldr	r3, [pc, #36]	@ (800f67c <_Bfree+0x40>)
 800f658:	4809      	ldr	r0, [pc, #36]	@ (800f680 <_Bfree+0x44>)
 800f65a:	f001 fa1b 	bl	8010a94 <__assert_func>
 800f65e:	6046      	str	r6, [r0, #4]
 800f660:	6086      	str	r6, [r0, #8]
 800f662:	6006      	str	r6, [r0, #0]
 800f664:	60c6      	str	r6, [r0, #12]
 800f666:	2c00      	cmp	r4, #0
 800f668:	d007      	beq.n	800f67a <_Bfree+0x3e>
 800f66a:	69eb      	ldr	r3, [r5, #28]
 800f66c:	6862      	ldr	r2, [r4, #4]
 800f66e:	68db      	ldr	r3, [r3, #12]
 800f670:	0092      	lsls	r2, r2, #2
 800f672:	189b      	adds	r3, r3, r2
 800f674:	681a      	ldr	r2, [r3, #0]
 800f676:	6022      	str	r2, [r4, #0]
 800f678:	601c      	str	r4, [r3, #0]
 800f67a:	bd70      	pop	{r4, r5, r6, pc}
 800f67c:	08011e27 	.word	0x08011e27
 800f680:	08011e3e 	.word	0x08011e3e

0800f684 <__multadd>:
 800f684:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f686:	000f      	movs	r7, r1
 800f688:	9001      	str	r0, [sp, #4]
 800f68a:	000c      	movs	r4, r1
 800f68c:	001e      	movs	r6, r3
 800f68e:	2000      	movs	r0, #0
 800f690:	690d      	ldr	r5, [r1, #16]
 800f692:	3714      	adds	r7, #20
 800f694:	683b      	ldr	r3, [r7, #0]
 800f696:	3001      	adds	r0, #1
 800f698:	b299      	uxth	r1, r3
 800f69a:	4351      	muls	r1, r2
 800f69c:	0c1b      	lsrs	r3, r3, #16
 800f69e:	4353      	muls	r3, r2
 800f6a0:	1989      	adds	r1, r1, r6
 800f6a2:	0c0e      	lsrs	r6, r1, #16
 800f6a4:	199b      	adds	r3, r3, r6
 800f6a6:	0c1e      	lsrs	r6, r3, #16
 800f6a8:	b289      	uxth	r1, r1
 800f6aa:	041b      	lsls	r3, r3, #16
 800f6ac:	185b      	adds	r3, r3, r1
 800f6ae:	c708      	stmia	r7!, {r3}
 800f6b0:	4285      	cmp	r5, r0
 800f6b2:	dcef      	bgt.n	800f694 <__multadd+0x10>
 800f6b4:	2e00      	cmp	r6, #0
 800f6b6:	d022      	beq.n	800f6fe <__multadd+0x7a>
 800f6b8:	68a3      	ldr	r3, [r4, #8]
 800f6ba:	42ab      	cmp	r3, r5
 800f6bc:	dc19      	bgt.n	800f6f2 <__multadd+0x6e>
 800f6be:	6861      	ldr	r1, [r4, #4]
 800f6c0:	9801      	ldr	r0, [sp, #4]
 800f6c2:	3101      	adds	r1, #1
 800f6c4:	f7ff ff76 	bl	800f5b4 <_Balloc>
 800f6c8:	1e07      	subs	r7, r0, #0
 800f6ca:	d105      	bne.n	800f6d8 <__multadd+0x54>
 800f6cc:	003a      	movs	r2, r7
 800f6ce:	21ba      	movs	r1, #186	@ 0xba
 800f6d0:	4b0c      	ldr	r3, [pc, #48]	@ (800f704 <__multadd+0x80>)
 800f6d2:	480d      	ldr	r0, [pc, #52]	@ (800f708 <__multadd+0x84>)
 800f6d4:	f001 f9de 	bl	8010a94 <__assert_func>
 800f6d8:	0021      	movs	r1, r4
 800f6da:	6922      	ldr	r2, [r4, #16]
 800f6dc:	310c      	adds	r1, #12
 800f6de:	3202      	adds	r2, #2
 800f6e0:	0092      	lsls	r2, r2, #2
 800f6e2:	300c      	adds	r0, #12
 800f6e4:	f7ff faef 	bl	800ecc6 <memcpy>
 800f6e8:	0021      	movs	r1, r4
 800f6ea:	9801      	ldr	r0, [sp, #4]
 800f6ec:	f7ff ffa6 	bl	800f63c <_Bfree>
 800f6f0:	003c      	movs	r4, r7
 800f6f2:	1d2b      	adds	r3, r5, #4
 800f6f4:	009b      	lsls	r3, r3, #2
 800f6f6:	18e3      	adds	r3, r4, r3
 800f6f8:	3501      	adds	r5, #1
 800f6fa:	605e      	str	r6, [r3, #4]
 800f6fc:	6125      	str	r5, [r4, #16]
 800f6fe:	0020      	movs	r0, r4
 800f700:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800f702:	46c0      	nop			@ (mov r8, r8)
 800f704:	08011db6 	.word	0x08011db6
 800f708:	08011e3e 	.word	0x08011e3e

0800f70c <__s2b>:
 800f70c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f70e:	0007      	movs	r7, r0
 800f710:	0018      	movs	r0, r3
 800f712:	000c      	movs	r4, r1
 800f714:	3008      	adds	r0, #8
 800f716:	2109      	movs	r1, #9
 800f718:	9301      	str	r3, [sp, #4]
 800f71a:	0015      	movs	r5, r2
 800f71c:	f7f0 fda2 	bl	8000264 <__divsi3>
 800f720:	2301      	movs	r3, #1
 800f722:	2100      	movs	r1, #0
 800f724:	4283      	cmp	r3, r0
 800f726:	db0a      	blt.n	800f73e <__s2b+0x32>
 800f728:	0038      	movs	r0, r7
 800f72a:	f7ff ff43 	bl	800f5b4 <_Balloc>
 800f72e:	1e01      	subs	r1, r0, #0
 800f730:	d108      	bne.n	800f744 <__s2b+0x38>
 800f732:	000a      	movs	r2, r1
 800f734:	4b19      	ldr	r3, [pc, #100]	@ (800f79c <__s2b+0x90>)
 800f736:	481a      	ldr	r0, [pc, #104]	@ (800f7a0 <__s2b+0x94>)
 800f738:	31d3      	adds	r1, #211	@ 0xd3
 800f73a:	f001 f9ab 	bl	8010a94 <__assert_func>
 800f73e:	005b      	lsls	r3, r3, #1
 800f740:	3101      	adds	r1, #1
 800f742:	e7ef      	b.n	800f724 <__s2b+0x18>
 800f744:	9b08      	ldr	r3, [sp, #32]
 800f746:	6143      	str	r3, [r0, #20]
 800f748:	2301      	movs	r3, #1
 800f74a:	6103      	str	r3, [r0, #16]
 800f74c:	2d09      	cmp	r5, #9
 800f74e:	dd18      	ble.n	800f782 <__s2b+0x76>
 800f750:	0023      	movs	r3, r4
 800f752:	3309      	adds	r3, #9
 800f754:	001e      	movs	r6, r3
 800f756:	9300      	str	r3, [sp, #0]
 800f758:	1964      	adds	r4, r4, r5
 800f75a:	7833      	ldrb	r3, [r6, #0]
 800f75c:	220a      	movs	r2, #10
 800f75e:	0038      	movs	r0, r7
 800f760:	3b30      	subs	r3, #48	@ 0x30
 800f762:	f7ff ff8f 	bl	800f684 <__multadd>
 800f766:	3601      	adds	r6, #1
 800f768:	0001      	movs	r1, r0
 800f76a:	42a6      	cmp	r6, r4
 800f76c:	d1f5      	bne.n	800f75a <__s2b+0x4e>
 800f76e:	002c      	movs	r4, r5
 800f770:	9b00      	ldr	r3, [sp, #0]
 800f772:	3c08      	subs	r4, #8
 800f774:	191c      	adds	r4, r3, r4
 800f776:	002e      	movs	r6, r5
 800f778:	9b01      	ldr	r3, [sp, #4]
 800f77a:	429e      	cmp	r6, r3
 800f77c:	db04      	blt.n	800f788 <__s2b+0x7c>
 800f77e:	0008      	movs	r0, r1
 800f780:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800f782:	2509      	movs	r5, #9
 800f784:	340a      	adds	r4, #10
 800f786:	e7f6      	b.n	800f776 <__s2b+0x6a>
 800f788:	1b63      	subs	r3, r4, r5
 800f78a:	5d9b      	ldrb	r3, [r3, r6]
 800f78c:	220a      	movs	r2, #10
 800f78e:	0038      	movs	r0, r7
 800f790:	3b30      	subs	r3, #48	@ 0x30
 800f792:	f7ff ff77 	bl	800f684 <__multadd>
 800f796:	3601      	adds	r6, #1
 800f798:	0001      	movs	r1, r0
 800f79a:	e7ed      	b.n	800f778 <__s2b+0x6c>
 800f79c:	08011db6 	.word	0x08011db6
 800f7a0:	08011e3e 	.word	0x08011e3e

0800f7a4 <__hi0bits>:
 800f7a4:	2280      	movs	r2, #128	@ 0x80
 800f7a6:	0003      	movs	r3, r0
 800f7a8:	0252      	lsls	r2, r2, #9
 800f7aa:	2000      	movs	r0, #0
 800f7ac:	4293      	cmp	r3, r2
 800f7ae:	d201      	bcs.n	800f7b4 <__hi0bits+0x10>
 800f7b0:	041b      	lsls	r3, r3, #16
 800f7b2:	3010      	adds	r0, #16
 800f7b4:	2280      	movs	r2, #128	@ 0x80
 800f7b6:	0452      	lsls	r2, r2, #17
 800f7b8:	4293      	cmp	r3, r2
 800f7ba:	d201      	bcs.n	800f7c0 <__hi0bits+0x1c>
 800f7bc:	3008      	adds	r0, #8
 800f7be:	021b      	lsls	r3, r3, #8
 800f7c0:	2280      	movs	r2, #128	@ 0x80
 800f7c2:	0552      	lsls	r2, r2, #21
 800f7c4:	4293      	cmp	r3, r2
 800f7c6:	d201      	bcs.n	800f7cc <__hi0bits+0x28>
 800f7c8:	3004      	adds	r0, #4
 800f7ca:	011b      	lsls	r3, r3, #4
 800f7cc:	2280      	movs	r2, #128	@ 0x80
 800f7ce:	05d2      	lsls	r2, r2, #23
 800f7d0:	4293      	cmp	r3, r2
 800f7d2:	d201      	bcs.n	800f7d8 <__hi0bits+0x34>
 800f7d4:	3002      	adds	r0, #2
 800f7d6:	009b      	lsls	r3, r3, #2
 800f7d8:	2b00      	cmp	r3, #0
 800f7da:	db03      	blt.n	800f7e4 <__hi0bits+0x40>
 800f7dc:	3001      	adds	r0, #1
 800f7de:	4213      	tst	r3, r2
 800f7e0:	d100      	bne.n	800f7e4 <__hi0bits+0x40>
 800f7e2:	2020      	movs	r0, #32
 800f7e4:	4770      	bx	lr

0800f7e6 <__lo0bits>:
 800f7e6:	6803      	ldr	r3, [r0, #0]
 800f7e8:	0001      	movs	r1, r0
 800f7ea:	2207      	movs	r2, #7
 800f7ec:	0018      	movs	r0, r3
 800f7ee:	4010      	ands	r0, r2
 800f7f0:	4213      	tst	r3, r2
 800f7f2:	d00d      	beq.n	800f810 <__lo0bits+0x2a>
 800f7f4:	3a06      	subs	r2, #6
 800f7f6:	2000      	movs	r0, #0
 800f7f8:	4213      	tst	r3, r2
 800f7fa:	d105      	bne.n	800f808 <__lo0bits+0x22>
 800f7fc:	3002      	adds	r0, #2
 800f7fe:	4203      	tst	r3, r0
 800f800:	d003      	beq.n	800f80a <__lo0bits+0x24>
 800f802:	40d3      	lsrs	r3, r2
 800f804:	0010      	movs	r0, r2
 800f806:	600b      	str	r3, [r1, #0]
 800f808:	4770      	bx	lr
 800f80a:	089b      	lsrs	r3, r3, #2
 800f80c:	600b      	str	r3, [r1, #0]
 800f80e:	e7fb      	b.n	800f808 <__lo0bits+0x22>
 800f810:	b29a      	uxth	r2, r3
 800f812:	2a00      	cmp	r2, #0
 800f814:	d101      	bne.n	800f81a <__lo0bits+0x34>
 800f816:	2010      	movs	r0, #16
 800f818:	0c1b      	lsrs	r3, r3, #16
 800f81a:	b2da      	uxtb	r2, r3
 800f81c:	2a00      	cmp	r2, #0
 800f81e:	d101      	bne.n	800f824 <__lo0bits+0x3e>
 800f820:	3008      	adds	r0, #8
 800f822:	0a1b      	lsrs	r3, r3, #8
 800f824:	071a      	lsls	r2, r3, #28
 800f826:	d101      	bne.n	800f82c <__lo0bits+0x46>
 800f828:	3004      	adds	r0, #4
 800f82a:	091b      	lsrs	r3, r3, #4
 800f82c:	079a      	lsls	r2, r3, #30
 800f82e:	d101      	bne.n	800f834 <__lo0bits+0x4e>
 800f830:	3002      	adds	r0, #2
 800f832:	089b      	lsrs	r3, r3, #2
 800f834:	07da      	lsls	r2, r3, #31
 800f836:	d4e9      	bmi.n	800f80c <__lo0bits+0x26>
 800f838:	3001      	adds	r0, #1
 800f83a:	085b      	lsrs	r3, r3, #1
 800f83c:	d1e6      	bne.n	800f80c <__lo0bits+0x26>
 800f83e:	2020      	movs	r0, #32
 800f840:	e7e2      	b.n	800f808 <__lo0bits+0x22>
	...

0800f844 <__i2b>:
 800f844:	b510      	push	{r4, lr}
 800f846:	000c      	movs	r4, r1
 800f848:	2101      	movs	r1, #1
 800f84a:	f7ff feb3 	bl	800f5b4 <_Balloc>
 800f84e:	2800      	cmp	r0, #0
 800f850:	d107      	bne.n	800f862 <__i2b+0x1e>
 800f852:	2146      	movs	r1, #70	@ 0x46
 800f854:	4c05      	ldr	r4, [pc, #20]	@ (800f86c <__i2b+0x28>)
 800f856:	0002      	movs	r2, r0
 800f858:	4b05      	ldr	r3, [pc, #20]	@ (800f870 <__i2b+0x2c>)
 800f85a:	0020      	movs	r0, r4
 800f85c:	31ff      	adds	r1, #255	@ 0xff
 800f85e:	f001 f919 	bl	8010a94 <__assert_func>
 800f862:	2301      	movs	r3, #1
 800f864:	6144      	str	r4, [r0, #20]
 800f866:	6103      	str	r3, [r0, #16]
 800f868:	bd10      	pop	{r4, pc}
 800f86a:	46c0      	nop			@ (mov r8, r8)
 800f86c:	08011e3e 	.word	0x08011e3e
 800f870:	08011db6 	.word	0x08011db6

0800f874 <__multiply>:
 800f874:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f876:	0014      	movs	r4, r2
 800f878:	690a      	ldr	r2, [r1, #16]
 800f87a:	6923      	ldr	r3, [r4, #16]
 800f87c:	000d      	movs	r5, r1
 800f87e:	b089      	sub	sp, #36	@ 0x24
 800f880:	429a      	cmp	r2, r3
 800f882:	db02      	blt.n	800f88a <__multiply+0x16>
 800f884:	0023      	movs	r3, r4
 800f886:	000c      	movs	r4, r1
 800f888:	001d      	movs	r5, r3
 800f88a:	6927      	ldr	r7, [r4, #16]
 800f88c:	692e      	ldr	r6, [r5, #16]
 800f88e:	6861      	ldr	r1, [r4, #4]
 800f890:	19bb      	adds	r3, r7, r6
 800f892:	9300      	str	r3, [sp, #0]
 800f894:	68a3      	ldr	r3, [r4, #8]
 800f896:	19ba      	adds	r2, r7, r6
 800f898:	4293      	cmp	r3, r2
 800f89a:	da00      	bge.n	800f89e <__multiply+0x2a>
 800f89c:	3101      	adds	r1, #1
 800f89e:	f7ff fe89 	bl	800f5b4 <_Balloc>
 800f8a2:	4684      	mov	ip, r0
 800f8a4:	2800      	cmp	r0, #0
 800f8a6:	d106      	bne.n	800f8b6 <__multiply+0x42>
 800f8a8:	21b1      	movs	r1, #177	@ 0xb1
 800f8aa:	4662      	mov	r2, ip
 800f8ac:	4b44      	ldr	r3, [pc, #272]	@ (800f9c0 <__multiply+0x14c>)
 800f8ae:	4845      	ldr	r0, [pc, #276]	@ (800f9c4 <__multiply+0x150>)
 800f8b0:	0049      	lsls	r1, r1, #1
 800f8b2:	f001 f8ef 	bl	8010a94 <__assert_func>
 800f8b6:	0002      	movs	r2, r0
 800f8b8:	19bb      	adds	r3, r7, r6
 800f8ba:	3214      	adds	r2, #20
 800f8bc:	009b      	lsls	r3, r3, #2
 800f8be:	18d3      	adds	r3, r2, r3
 800f8c0:	9301      	str	r3, [sp, #4]
 800f8c2:	2100      	movs	r1, #0
 800f8c4:	0013      	movs	r3, r2
 800f8c6:	9801      	ldr	r0, [sp, #4]
 800f8c8:	4283      	cmp	r3, r0
 800f8ca:	d328      	bcc.n	800f91e <__multiply+0xaa>
 800f8cc:	0023      	movs	r3, r4
 800f8ce:	00bf      	lsls	r7, r7, #2
 800f8d0:	3314      	adds	r3, #20
 800f8d2:	9304      	str	r3, [sp, #16]
 800f8d4:	3514      	adds	r5, #20
 800f8d6:	19db      	adds	r3, r3, r7
 800f8d8:	00b6      	lsls	r6, r6, #2
 800f8da:	9302      	str	r3, [sp, #8]
 800f8dc:	19ab      	adds	r3, r5, r6
 800f8de:	9307      	str	r3, [sp, #28]
 800f8e0:	2304      	movs	r3, #4
 800f8e2:	9305      	str	r3, [sp, #20]
 800f8e4:	0023      	movs	r3, r4
 800f8e6:	9902      	ldr	r1, [sp, #8]
 800f8e8:	3315      	adds	r3, #21
 800f8ea:	4299      	cmp	r1, r3
 800f8ec:	d305      	bcc.n	800f8fa <__multiply+0x86>
 800f8ee:	1b0c      	subs	r4, r1, r4
 800f8f0:	3c15      	subs	r4, #21
 800f8f2:	08a4      	lsrs	r4, r4, #2
 800f8f4:	3401      	adds	r4, #1
 800f8f6:	00a3      	lsls	r3, r4, #2
 800f8f8:	9305      	str	r3, [sp, #20]
 800f8fa:	9b07      	ldr	r3, [sp, #28]
 800f8fc:	429d      	cmp	r5, r3
 800f8fe:	d310      	bcc.n	800f922 <__multiply+0xae>
 800f900:	9b00      	ldr	r3, [sp, #0]
 800f902:	2b00      	cmp	r3, #0
 800f904:	dd05      	ble.n	800f912 <__multiply+0x9e>
 800f906:	9b01      	ldr	r3, [sp, #4]
 800f908:	3b04      	subs	r3, #4
 800f90a:	9301      	str	r3, [sp, #4]
 800f90c:	681b      	ldr	r3, [r3, #0]
 800f90e:	2b00      	cmp	r3, #0
 800f910:	d052      	beq.n	800f9b8 <__multiply+0x144>
 800f912:	4663      	mov	r3, ip
 800f914:	4660      	mov	r0, ip
 800f916:	9a00      	ldr	r2, [sp, #0]
 800f918:	611a      	str	r2, [r3, #16]
 800f91a:	b009      	add	sp, #36	@ 0x24
 800f91c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f91e:	c302      	stmia	r3!, {r1}
 800f920:	e7d1      	b.n	800f8c6 <__multiply+0x52>
 800f922:	682c      	ldr	r4, [r5, #0]
 800f924:	b2a4      	uxth	r4, r4
 800f926:	2c00      	cmp	r4, #0
 800f928:	d01f      	beq.n	800f96a <__multiply+0xf6>
 800f92a:	2300      	movs	r3, #0
 800f92c:	0017      	movs	r7, r2
 800f92e:	9e04      	ldr	r6, [sp, #16]
 800f930:	9303      	str	r3, [sp, #12]
 800f932:	ce08      	ldmia	r6!, {r3}
 800f934:	6839      	ldr	r1, [r7, #0]
 800f936:	9306      	str	r3, [sp, #24]
 800f938:	466b      	mov	r3, sp
 800f93a:	8b1b      	ldrh	r3, [r3, #24]
 800f93c:	b288      	uxth	r0, r1
 800f93e:	4363      	muls	r3, r4
 800f940:	181b      	adds	r3, r3, r0
 800f942:	9803      	ldr	r0, [sp, #12]
 800f944:	0c09      	lsrs	r1, r1, #16
 800f946:	181b      	adds	r3, r3, r0
 800f948:	9806      	ldr	r0, [sp, #24]
 800f94a:	0c00      	lsrs	r0, r0, #16
 800f94c:	4360      	muls	r0, r4
 800f94e:	1840      	adds	r0, r0, r1
 800f950:	0c19      	lsrs	r1, r3, #16
 800f952:	1841      	adds	r1, r0, r1
 800f954:	0c08      	lsrs	r0, r1, #16
 800f956:	b29b      	uxth	r3, r3
 800f958:	0409      	lsls	r1, r1, #16
 800f95a:	4319      	orrs	r1, r3
 800f95c:	9b02      	ldr	r3, [sp, #8]
 800f95e:	9003      	str	r0, [sp, #12]
 800f960:	c702      	stmia	r7!, {r1}
 800f962:	42b3      	cmp	r3, r6
 800f964:	d8e5      	bhi.n	800f932 <__multiply+0xbe>
 800f966:	9b05      	ldr	r3, [sp, #20]
 800f968:	50d0      	str	r0, [r2, r3]
 800f96a:	682c      	ldr	r4, [r5, #0]
 800f96c:	0c24      	lsrs	r4, r4, #16
 800f96e:	d020      	beq.n	800f9b2 <__multiply+0x13e>
 800f970:	2100      	movs	r1, #0
 800f972:	0010      	movs	r0, r2
 800f974:	6813      	ldr	r3, [r2, #0]
 800f976:	9e04      	ldr	r6, [sp, #16]
 800f978:	9103      	str	r1, [sp, #12]
 800f97a:	6831      	ldr	r1, [r6, #0]
 800f97c:	6807      	ldr	r7, [r0, #0]
 800f97e:	b289      	uxth	r1, r1
 800f980:	4361      	muls	r1, r4
 800f982:	0c3f      	lsrs	r7, r7, #16
 800f984:	19c9      	adds	r1, r1, r7
 800f986:	9f03      	ldr	r7, [sp, #12]
 800f988:	b29b      	uxth	r3, r3
 800f98a:	19c9      	adds	r1, r1, r7
 800f98c:	040f      	lsls	r7, r1, #16
 800f98e:	431f      	orrs	r7, r3
 800f990:	6007      	str	r7, [r0, #0]
 800f992:	ce80      	ldmia	r6!, {r7}
 800f994:	6843      	ldr	r3, [r0, #4]
 800f996:	0c3f      	lsrs	r7, r7, #16
 800f998:	4367      	muls	r7, r4
 800f99a:	b29b      	uxth	r3, r3
 800f99c:	0c09      	lsrs	r1, r1, #16
 800f99e:	18fb      	adds	r3, r7, r3
 800f9a0:	185b      	adds	r3, r3, r1
 800f9a2:	0c19      	lsrs	r1, r3, #16
 800f9a4:	9103      	str	r1, [sp, #12]
 800f9a6:	9902      	ldr	r1, [sp, #8]
 800f9a8:	3004      	adds	r0, #4
 800f9aa:	42b1      	cmp	r1, r6
 800f9ac:	d8e5      	bhi.n	800f97a <__multiply+0x106>
 800f9ae:	9905      	ldr	r1, [sp, #20]
 800f9b0:	5053      	str	r3, [r2, r1]
 800f9b2:	3504      	adds	r5, #4
 800f9b4:	3204      	adds	r2, #4
 800f9b6:	e7a0      	b.n	800f8fa <__multiply+0x86>
 800f9b8:	9b00      	ldr	r3, [sp, #0]
 800f9ba:	3b01      	subs	r3, #1
 800f9bc:	9300      	str	r3, [sp, #0]
 800f9be:	e79f      	b.n	800f900 <__multiply+0x8c>
 800f9c0:	08011db6 	.word	0x08011db6
 800f9c4:	08011e3e 	.word	0x08011e3e

0800f9c8 <__pow5mult>:
 800f9c8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f9ca:	2303      	movs	r3, #3
 800f9cc:	0015      	movs	r5, r2
 800f9ce:	0007      	movs	r7, r0
 800f9d0:	000e      	movs	r6, r1
 800f9d2:	401a      	ands	r2, r3
 800f9d4:	421d      	tst	r5, r3
 800f9d6:	d008      	beq.n	800f9ea <__pow5mult+0x22>
 800f9d8:	4925      	ldr	r1, [pc, #148]	@ (800fa70 <__pow5mult+0xa8>)
 800f9da:	3a01      	subs	r2, #1
 800f9dc:	0092      	lsls	r2, r2, #2
 800f9de:	5852      	ldr	r2, [r2, r1]
 800f9e0:	2300      	movs	r3, #0
 800f9e2:	0031      	movs	r1, r6
 800f9e4:	f7ff fe4e 	bl	800f684 <__multadd>
 800f9e8:	0006      	movs	r6, r0
 800f9ea:	10ad      	asrs	r5, r5, #2
 800f9ec:	d03d      	beq.n	800fa6a <__pow5mult+0xa2>
 800f9ee:	69fc      	ldr	r4, [r7, #28]
 800f9f0:	2c00      	cmp	r4, #0
 800f9f2:	d10f      	bne.n	800fa14 <__pow5mult+0x4c>
 800f9f4:	2010      	movs	r0, #16
 800f9f6:	f001 f899 	bl	8010b2c <malloc>
 800f9fa:	1e02      	subs	r2, r0, #0
 800f9fc:	61f8      	str	r0, [r7, #28]
 800f9fe:	d105      	bne.n	800fa0c <__pow5mult+0x44>
 800fa00:	21b4      	movs	r1, #180	@ 0xb4
 800fa02:	4b1c      	ldr	r3, [pc, #112]	@ (800fa74 <__pow5mult+0xac>)
 800fa04:	481c      	ldr	r0, [pc, #112]	@ (800fa78 <__pow5mult+0xb0>)
 800fa06:	31ff      	adds	r1, #255	@ 0xff
 800fa08:	f001 f844 	bl	8010a94 <__assert_func>
 800fa0c:	6044      	str	r4, [r0, #4]
 800fa0e:	6084      	str	r4, [r0, #8]
 800fa10:	6004      	str	r4, [r0, #0]
 800fa12:	60c4      	str	r4, [r0, #12]
 800fa14:	69fb      	ldr	r3, [r7, #28]
 800fa16:	689c      	ldr	r4, [r3, #8]
 800fa18:	9301      	str	r3, [sp, #4]
 800fa1a:	2c00      	cmp	r4, #0
 800fa1c:	d108      	bne.n	800fa30 <__pow5mult+0x68>
 800fa1e:	0038      	movs	r0, r7
 800fa20:	4916      	ldr	r1, [pc, #88]	@ (800fa7c <__pow5mult+0xb4>)
 800fa22:	f7ff ff0f 	bl	800f844 <__i2b>
 800fa26:	9b01      	ldr	r3, [sp, #4]
 800fa28:	0004      	movs	r4, r0
 800fa2a:	6098      	str	r0, [r3, #8]
 800fa2c:	2300      	movs	r3, #0
 800fa2e:	6003      	str	r3, [r0, #0]
 800fa30:	2301      	movs	r3, #1
 800fa32:	421d      	tst	r5, r3
 800fa34:	d00a      	beq.n	800fa4c <__pow5mult+0x84>
 800fa36:	0031      	movs	r1, r6
 800fa38:	0022      	movs	r2, r4
 800fa3a:	0038      	movs	r0, r7
 800fa3c:	f7ff ff1a 	bl	800f874 <__multiply>
 800fa40:	0031      	movs	r1, r6
 800fa42:	9001      	str	r0, [sp, #4]
 800fa44:	0038      	movs	r0, r7
 800fa46:	f7ff fdf9 	bl	800f63c <_Bfree>
 800fa4a:	9e01      	ldr	r6, [sp, #4]
 800fa4c:	106d      	asrs	r5, r5, #1
 800fa4e:	d00c      	beq.n	800fa6a <__pow5mult+0xa2>
 800fa50:	6820      	ldr	r0, [r4, #0]
 800fa52:	2800      	cmp	r0, #0
 800fa54:	d107      	bne.n	800fa66 <__pow5mult+0x9e>
 800fa56:	0022      	movs	r2, r4
 800fa58:	0021      	movs	r1, r4
 800fa5a:	0038      	movs	r0, r7
 800fa5c:	f7ff ff0a 	bl	800f874 <__multiply>
 800fa60:	2300      	movs	r3, #0
 800fa62:	6020      	str	r0, [r4, #0]
 800fa64:	6003      	str	r3, [r0, #0]
 800fa66:	0004      	movs	r4, r0
 800fa68:	e7e2      	b.n	800fa30 <__pow5mult+0x68>
 800fa6a:	0030      	movs	r0, r6
 800fa6c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800fa6e:	46c0      	nop			@ (mov r8, r8)
 800fa70:	0801205c 	.word	0x0801205c
 800fa74:	08011e27 	.word	0x08011e27
 800fa78:	08011e3e 	.word	0x08011e3e
 800fa7c:	00000271 	.word	0x00000271

0800fa80 <__lshift>:
 800fa80:	b5f0      	push	{r4, r5, r6, r7, lr}
 800fa82:	000c      	movs	r4, r1
 800fa84:	0016      	movs	r6, r2
 800fa86:	6923      	ldr	r3, [r4, #16]
 800fa88:	1157      	asrs	r7, r2, #5
 800fa8a:	b085      	sub	sp, #20
 800fa8c:	18fb      	adds	r3, r7, r3
 800fa8e:	9301      	str	r3, [sp, #4]
 800fa90:	3301      	adds	r3, #1
 800fa92:	9300      	str	r3, [sp, #0]
 800fa94:	6849      	ldr	r1, [r1, #4]
 800fa96:	68a3      	ldr	r3, [r4, #8]
 800fa98:	9002      	str	r0, [sp, #8]
 800fa9a:	9a00      	ldr	r2, [sp, #0]
 800fa9c:	4293      	cmp	r3, r2
 800fa9e:	db10      	blt.n	800fac2 <__lshift+0x42>
 800faa0:	9802      	ldr	r0, [sp, #8]
 800faa2:	f7ff fd87 	bl	800f5b4 <_Balloc>
 800faa6:	2300      	movs	r3, #0
 800faa8:	0001      	movs	r1, r0
 800faaa:	0005      	movs	r5, r0
 800faac:	001a      	movs	r2, r3
 800faae:	3114      	adds	r1, #20
 800fab0:	4298      	cmp	r0, r3
 800fab2:	d10c      	bne.n	800face <__lshift+0x4e>
 800fab4:	21ef      	movs	r1, #239	@ 0xef
 800fab6:	002a      	movs	r2, r5
 800fab8:	4b25      	ldr	r3, [pc, #148]	@ (800fb50 <__lshift+0xd0>)
 800faba:	4826      	ldr	r0, [pc, #152]	@ (800fb54 <__lshift+0xd4>)
 800fabc:	0049      	lsls	r1, r1, #1
 800fabe:	f000 ffe9 	bl	8010a94 <__assert_func>
 800fac2:	3101      	adds	r1, #1
 800fac4:	005b      	lsls	r3, r3, #1
 800fac6:	e7e8      	b.n	800fa9a <__lshift+0x1a>
 800fac8:	0098      	lsls	r0, r3, #2
 800faca:	500a      	str	r2, [r1, r0]
 800facc:	3301      	adds	r3, #1
 800face:	42bb      	cmp	r3, r7
 800fad0:	dbfa      	blt.n	800fac8 <__lshift+0x48>
 800fad2:	43fb      	mvns	r3, r7
 800fad4:	17db      	asrs	r3, r3, #31
 800fad6:	401f      	ands	r7, r3
 800fad8:	00bf      	lsls	r7, r7, #2
 800fada:	0023      	movs	r3, r4
 800fadc:	201f      	movs	r0, #31
 800fade:	19c9      	adds	r1, r1, r7
 800fae0:	0037      	movs	r7, r6
 800fae2:	6922      	ldr	r2, [r4, #16]
 800fae4:	3314      	adds	r3, #20
 800fae6:	0092      	lsls	r2, r2, #2
 800fae8:	189a      	adds	r2, r3, r2
 800faea:	4007      	ands	r7, r0
 800faec:	4206      	tst	r6, r0
 800faee:	d029      	beq.n	800fb44 <__lshift+0xc4>
 800faf0:	3001      	adds	r0, #1
 800faf2:	1bc0      	subs	r0, r0, r7
 800faf4:	9003      	str	r0, [sp, #12]
 800faf6:	468c      	mov	ip, r1
 800faf8:	2000      	movs	r0, #0
 800fafa:	681e      	ldr	r6, [r3, #0]
 800fafc:	40be      	lsls	r6, r7
 800fafe:	4306      	orrs	r6, r0
 800fb00:	4660      	mov	r0, ip
 800fb02:	c040      	stmia	r0!, {r6}
 800fb04:	4684      	mov	ip, r0
 800fb06:	9e03      	ldr	r6, [sp, #12]
 800fb08:	cb01      	ldmia	r3!, {r0}
 800fb0a:	40f0      	lsrs	r0, r6
 800fb0c:	429a      	cmp	r2, r3
 800fb0e:	d8f4      	bhi.n	800fafa <__lshift+0x7a>
 800fb10:	0026      	movs	r6, r4
 800fb12:	3615      	adds	r6, #21
 800fb14:	2304      	movs	r3, #4
 800fb16:	42b2      	cmp	r2, r6
 800fb18:	d304      	bcc.n	800fb24 <__lshift+0xa4>
 800fb1a:	1b13      	subs	r3, r2, r4
 800fb1c:	3b15      	subs	r3, #21
 800fb1e:	089b      	lsrs	r3, r3, #2
 800fb20:	3301      	adds	r3, #1
 800fb22:	009b      	lsls	r3, r3, #2
 800fb24:	50c8      	str	r0, [r1, r3]
 800fb26:	2800      	cmp	r0, #0
 800fb28:	d002      	beq.n	800fb30 <__lshift+0xb0>
 800fb2a:	9b01      	ldr	r3, [sp, #4]
 800fb2c:	3302      	adds	r3, #2
 800fb2e:	9300      	str	r3, [sp, #0]
 800fb30:	9b00      	ldr	r3, [sp, #0]
 800fb32:	9802      	ldr	r0, [sp, #8]
 800fb34:	3b01      	subs	r3, #1
 800fb36:	0021      	movs	r1, r4
 800fb38:	612b      	str	r3, [r5, #16]
 800fb3a:	f7ff fd7f 	bl	800f63c <_Bfree>
 800fb3e:	0028      	movs	r0, r5
 800fb40:	b005      	add	sp, #20
 800fb42:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fb44:	cb01      	ldmia	r3!, {r0}
 800fb46:	c101      	stmia	r1!, {r0}
 800fb48:	429a      	cmp	r2, r3
 800fb4a:	d8fb      	bhi.n	800fb44 <__lshift+0xc4>
 800fb4c:	e7f0      	b.n	800fb30 <__lshift+0xb0>
 800fb4e:	46c0      	nop			@ (mov r8, r8)
 800fb50:	08011db6 	.word	0x08011db6
 800fb54:	08011e3e 	.word	0x08011e3e

0800fb58 <__mcmp>:
 800fb58:	b530      	push	{r4, r5, lr}
 800fb5a:	690b      	ldr	r3, [r1, #16]
 800fb5c:	6904      	ldr	r4, [r0, #16]
 800fb5e:	0002      	movs	r2, r0
 800fb60:	1ae0      	subs	r0, r4, r3
 800fb62:	429c      	cmp	r4, r3
 800fb64:	d10f      	bne.n	800fb86 <__mcmp+0x2e>
 800fb66:	3214      	adds	r2, #20
 800fb68:	009b      	lsls	r3, r3, #2
 800fb6a:	3114      	adds	r1, #20
 800fb6c:	0014      	movs	r4, r2
 800fb6e:	18c9      	adds	r1, r1, r3
 800fb70:	18d2      	adds	r2, r2, r3
 800fb72:	3a04      	subs	r2, #4
 800fb74:	3904      	subs	r1, #4
 800fb76:	6815      	ldr	r5, [r2, #0]
 800fb78:	680b      	ldr	r3, [r1, #0]
 800fb7a:	429d      	cmp	r5, r3
 800fb7c:	d004      	beq.n	800fb88 <__mcmp+0x30>
 800fb7e:	2001      	movs	r0, #1
 800fb80:	429d      	cmp	r5, r3
 800fb82:	d200      	bcs.n	800fb86 <__mcmp+0x2e>
 800fb84:	3802      	subs	r0, #2
 800fb86:	bd30      	pop	{r4, r5, pc}
 800fb88:	4294      	cmp	r4, r2
 800fb8a:	d3f2      	bcc.n	800fb72 <__mcmp+0x1a>
 800fb8c:	e7fb      	b.n	800fb86 <__mcmp+0x2e>
	...

0800fb90 <__mdiff>:
 800fb90:	b5f0      	push	{r4, r5, r6, r7, lr}
 800fb92:	000c      	movs	r4, r1
 800fb94:	b087      	sub	sp, #28
 800fb96:	9000      	str	r0, [sp, #0]
 800fb98:	0011      	movs	r1, r2
 800fb9a:	0020      	movs	r0, r4
 800fb9c:	0017      	movs	r7, r2
 800fb9e:	f7ff ffdb 	bl	800fb58 <__mcmp>
 800fba2:	1e05      	subs	r5, r0, #0
 800fba4:	d110      	bne.n	800fbc8 <__mdiff+0x38>
 800fba6:	0001      	movs	r1, r0
 800fba8:	9800      	ldr	r0, [sp, #0]
 800fbaa:	f7ff fd03 	bl	800f5b4 <_Balloc>
 800fbae:	1e02      	subs	r2, r0, #0
 800fbb0:	d104      	bne.n	800fbbc <__mdiff+0x2c>
 800fbb2:	4b40      	ldr	r3, [pc, #256]	@ (800fcb4 <__mdiff+0x124>)
 800fbb4:	4840      	ldr	r0, [pc, #256]	@ (800fcb8 <__mdiff+0x128>)
 800fbb6:	4941      	ldr	r1, [pc, #260]	@ (800fcbc <__mdiff+0x12c>)
 800fbb8:	f000 ff6c 	bl	8010a94 <__assert_func>
 800fbbc:	2301      	movs	r3, #1
 800fbbe:	6145      	str	r5, [r0, #20]
 800fbc0:	6103      	str	r3, [r0, #16]
 800fbc2:	0010      	movs	r0, r2
 800fbc4:	b007      	add	sp, #28
 800fbc6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fbc8:	2600      	movs	r6, #0
 800fbca:	42b0      	cmp	r0, r6
 800fbcc:	da03      	bge.n	800fbd6 <__mdiff+0x46>
 800fbce:	0023      	movs	r3, r4
 800fbd0:	003c      	movs	r4, r7
 800fbd2:	001f      	movs	r7, r3
 800fbd4:	3601      	adds	r6, #1
 800fbd6:	6861      	ldr	r1, [r4, #4]
 800fbd8:	9800      	ldr	r0, [sp, #0]
 800fbda:	f7ff fceb 	bl	800f5b4 <_Balloc>
 800fbde:	1e02      	subs	r2, r0, #0
 800fbe0:	d103      	bne.n	800fbea <__mdiff+0x5a>
 800fbe2:	4b34      	ldr	r3, [pc, #208]	@ (800fcb4 <__mdiff+0x124>)
 800fbe4:	4834      	ldr	r0, [pc, #208]	@ (800fcb8 <__mdiff+0x128>)
 800fbe6:	4936      	ldr	r1, [pc, #216]	@ (800fcc0 <__mdiff+0x130>)
 800fbe8:	e7e6      	b.n	800fbb8 <__mdiff+0x28>
 800fbea:	6923      	ldr	r3, [r4, #16]
 800fbec:	3414      	adds	r4, #20
 800fbee:	9300      	str	r3, [sp, #0]
 800fbf0:	009b      	lsls	r3, r3, #2
 800fbf2:	18e3      	adds	r3, r4, r3
 800fbf4:	0021      	movs	r1, r4
 800fbf6:	9401      	str	r4, [sp, #4]
 800fbf8:	003c      	movs	r4, r7
 800fbfa:	9302      	str	r3, [sp, #8]
 800fbfc:	693b      	ldr	r3, [r7, #16]
 800fbfe:	3414      	adds	r4, #20
 800fc00:	009b      	lsls	r3, r3, #2
 800fc02:	18e3      	adds	r3, r4, r3
 800fc04:	9303      	str	r3, [sp, #12]
 800fc06:	0003      	movs	r3, r0
 800fc08:	60c6      	str	r6, [r0, #12]
 800fc0a:	468c      	mov	ip, r1
 800fc0c:	2000      	movs	r0, #0
 800fc0e:	3314      	adds	r3, #20
 800fc10:	9304      	str	r3, [sp, #16]
 800fc12:	9305      	str	r3, [sp, #20]
 800fc14:	4663      	mov	r3, ip
 800fc16:	cb20      	ldmia	r3!, {r5}
 800fc18:	b2a9      	uxth	r1, r5
 800fc1a:	000e      	movs	r6, r1
 800fc1c:	469c      	mov	ip, r3
 800fc1e:	cc08      	ldmia	r4!, {r3}
 800fc20:	0c2d      	lsrs	r5, r5, #16
 800fc22:	b299      	uxth	r1, r3
 800fc24:	1a71      	subs	r1, r6, r1
 800fc26:	1809      	adds	r1, r1, r0
 800fc28:	0c1b      	lsrs	r3, r3, #16
 800fc2a:	1408      	asrs	r0, r1, #16
 800fc2c:	1aeb      	subs	r3, r5, r3
 800fc2e:	181b      	adds	r3, r3, r0
 800fc30:	1418      	asrs	r0, r3, #16
 800fc32:	b289      	uxth	r1, r1
 800fc34:	041b      	lsls	r3, r3, #16
 800fc36:	4319      	orrs	r1, r3
 800fc38:	9b05      	ldr	r3, [sp, #20]
 800fc3a:	c302      	stmia	r3!, {r1}
 800fc3c:	9305      	str	r3, [sp, #20]
 800fc3e:	9b03      	ldr	r3, [sp, #12]
 800fc40:	42a3      	cmp	r3, r4
 800fc42:	d8e7      	bhi.n	800fc14 <__mdiff+0x84>
 800fc44:	0039      	movs	r1, r7
 800fc46:	9c03      	ldr	r4, [sp, #12]
 800fc48:	3115      	adds	r1, #21
 800fc4a:	2304      	movs	r3, #4
 800fc4c:	428c      	cmp	r4, r1
 800fc4e:	d304      	bcc.n	800fc5a <__mdiff+0xca>
 800fc50:	1be3      	subs	r3, r4, r7
 800fc52:	3b15      	subs	r3, #21
 800fc54:	089b      	lsrs	r3, r3, #2
 800fc56:	3301      	adds	r3, #1
 800fc58:	009b      	lsls	r3, r3, #2
 800fc5a:	9901      	ldr	r1, [sp, #4]
 800fc5c:	18cd      	adds	r5, r1, r3
 800fc5e:	9904      	ldr	r1, [sp, #16]
 800fc60:	002e      	movs	r6, r5
 800fc62:	18cb      	adds	r3, r1, r3
 800fc64:	001f      	movs	r7, r3
 800fc66:	9902      	ldr	r1, [sp, #8]
 800fc68:	428e      	cmp	r6, r1
 800fc6a:	d311      	bcc.n	800fc90 <__mdiff+0x100>
 800fc6c:	9c02      	ldr	r4, [sp, #8]
 800fc6e:	1ee9      	subs	r1, r5, #3
 800fc70:	2000      	movs	r0, #0
 800fc72:	428c      	cmp	r4, r1
 800fc74:	d304      	bcc.n	800fc80 <__mdiff+0xf0>
 800fc76:	0021      	movs	r1, r4
 800fc78:	3103      	adds	r1, #3
 800fc7a:	1b49      	subs	r1, r1, r5
 800fc7c:	0889      	lsrs	r1, r1, #2
 800fc7e:	0088      	lsls	r0, r1, #2
 800fc80:	181b      	adds	r3, r3, r0
 800fc82:	3b04      	subs	r3, #4
 800fc84:	6819      	ldr	r1, [r3, #0]
 800fc86:	2900      	cmp	r1, #0
 800fc88:	d010      	beq.n	800fcac <__mdiff+0x11c>
 800fc8a:	9b00      	ldr	r3, [sp, #0]
 800fc8c:	6113      	str	r3, [r2, #16]
 800fc8e:	e798      	b.n	800fbc2 <__mdiff+0x32>
 800fc90:	4684      	mov	ip, r0
 800fc92:	ce02      	ldmia	r6!, {r1}
 800fc94:	b288      	uxth	r0, r1
 800fc96:	4460      	add	r0, ip
 800fc98:	1400      	asrs	r0, r0, #16
 800fc9a:	0c0c      	lsrs	r4, r1, #16
 800fc9c:	1904      	adds	r4, r0, r4
 800fc9e:	4461      	add	r1, ip
 800fca0:	1420      	asrs	r0, r4, #16
 800fca2:	b289      	uxth	r1, r1
 800fca4:	0424      	lsls	r4, r4, #16
 800fca6:	4321      	orrs	r1, r4
 800fca8:	c702      	stmia	r7!, {r1}
 800fcaa:	e7dc      	b.n	800fc66 <__mdiff+0xd6>
 800fcac:	9900      	ldr	r1, [sp, #0]
 800fcae:	3901      	subs	r1, #1
 800fcb0:	9100      	str	r1, [sp, #0]
 800fcb2:	e7e6      	b.n	800fc82 <__mdiff+0xf2>
 800fcb4:	08011db6 	.word	0x08011db6
 800fcb8:	08011e3e 	.word	0x08011e3e
 800fcbc:	00000237 	.word	0x00000237
 800fcc0:	00000245 	.word	0x00000245

0800fcc4 <__ulp>:
 800fcc4:	b510      	push	{r4, lr}
 800fcc6:	2400      	movs	r4, #0
 800fcc8:	4b0c      	ldr	r3, [pc, #48]	@ (800fcfc <__ulp+0x38>)
 800fcca:	4a0d      	ldr	r2, [pc, #52]	@ (800fd00 <__ulp+0x3c>)
 800fccc:	400b      	ands	r3, r1
 800fcce:	189b      	adds	r3, r3, r2
 800fcd0:	42a3      	cmp	r3, r4
 800fcd2:	dc06      	bgt.n	800fce2 <__ulp+0x1e>
 800fcd4:	425b      	negs	r3, r3
 800fcd6:	151a      	asrs	r2, r3, #20
 800fcd8:	2a13      	cmp	r2, #19
 800fcda:	dc05      	bgt.n	800fce8 <__ulp+0x24>
 800fcdc:	2380      	movs	r3, #128	@ 0x80
 800fcde:	031b      	lsls	r3, r3, #12
 800fce0:	4113      	asrs	r3, r2
 800fce2:	0019      	movs	r1, r3
 800fce4:	0020      	movs	r0, r4
 800fce6:	bd10      	pop	{r4, pc}
 800fce8:	3a14      	subs	r2, #20
 800fcea:	2401      	movs	r4, #1
 800fcec:	2a1e      	cmp	r2, #30
 800fcee:	dc02      	bgt.n	800fcf6 <__ulp+0x32>
 800fcf0:	2480      	movs	r4, #128	@ 0x80
 800fcf2:	0624      	lsls	r4, r4, #24
 800fcf4:	40d4      	lsrs	r4, r2
 800fcf6:	2300      	movs	r3, #0
 800fcf8:	e7f3      	b.n	800fce2 <__ulp+0x1e>
 800fcfa:	46c0      	nop			@ (mov r8, r8)
 800fcfc:	7ff00000 	.word	0x7ff00000
 800fd00:	fcc00000 	.word	0xfcc00000

0800fd04 <__b2d>:
 800fd04:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800fd06:	0006      	movs	r6, r0
 800fd08:	6903      	ldr	r3, [r0, #16]
 800fd0a:	3614      	adds	r6, #20
 800fd0c:	009b      	lsls	r3, r3, #2
 800fd0e:	18f3      	adds	r3, r6, r3
 800fd10:	1f1d      	subs	r5, r3, #4
 800fd12:	682c      	ldr	r4, [r5, #0]
 800fd14:	000f      	movs	r7, r1
 800fd16:	0020      	movs	r0, r4
 800fd18:	9301      	str	r3, [sp, #4]
 800fd1a:	f7ff fd43 	bl	800f7a4 <__hi0bits>
 800fd1e:	2220      	movs	r2, #32
 800fd20:	1a12      	subs	r2, r2, r0
 800fd22:	603a      	str	r2, [r7, #0]
 800fd24:	0003      	movs	r3, r0
 800fd26:	4a1c      	ldr	r2, [pc, #112]	@ (800fd98 <__b2d+0x94>)
 800fd28:	280a      	cmp	r0, #10
 800fd2a:	dc15      	bgt.n	800fd58 <__b2d+0x54>
 800fd2c:	210b      	movs	r1, #11
 800fd2e:	0027      	movs	r7, r4
 800fd30:	1a09      	subs	r1, r1, r0
 800fd32:	40cf      	lsrs	r7, r1
 800fd34:	433a      	orrs	r2, r7
 800fd36:	468c      	mov	ip, r1
 800fd38:	0011      	movs	r1, r2
 800fd3a:	2200      	movs	r2, #0
 800fd3c:	42ae      	cmp	r6, r5
 800fd3e:	d202      	bcs.n	800fd46 <__b2d+0x42>
 800fd40:	9a01      	ldr	r2, [sp, #4]
 800fd42:	3a08      	subs	r2, #8
 800fd44:	6812      	ldr	r2, [r2, #0]
 800fd46:	3315      	adds	r3, #21
 800fd48:	409c      	lsls	r4, r3
 800fd4a:	4663      	mov	r3, ip
 800fd4c:	0027      	movs	r7, r4
 800fd4e:	40da      	lsrs	r2, r3
 800fd50:	4317      	orrs	r7, r2
 800fd52:	0038      	movs	r0, r7
 800fd54:	b003      	add	sp, #12
 800fd56:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fd58:	2700      	movs	r7, #0
 800fd5a:	42ae      	cmp	r6, r5
 800fd5c:	d202      	bcs.n	800fd64 <__b2d+0x60>
 800fd5e:	9d01      	ldr	r5, [sp, #4]
 800fd60:	3d08      	subs	r5, #8
 800fd62:	682f      	ldr	r7, [r5, #0]
 800fd64:	210b      	movs	r1, #11
 800fd66:	4249      	negs	r1, r1
 800fd68:	468c      	mov	ip, r1
 800fd6a:	449c      	add	ip, r3
 800fd6c:	2b0b      	cmp	r3, #11
 800fd6e:	d010      	beq.n	800fd92 <__b2d+0x8e>
 800fd70:	4661      	mov	r1, ip
 800fd72:	2320      	movs	r3, #32
 800fd74:	408c      	lsls	r4, r1
 800fd76:	1a5b      	subs	r3, r3, r1
 800fd78:	0039      	movs	r1, r7
 800fd7a:	40d9      	lsrs	r1, r3
 800fd7c:	430c      	orrs	r4, r1
 800fd7e:	4322      	orrs	r2, r4
 800fd80:	0011      	movs	r1, r2
 800fd82:	2200      	movs	r2, #0
 800fd84:	42b5      	cmp	r5, r6
 800fd86:	d901      	bls.n	800fd8c <__b2d+0x88>
 800fd88:	3d04      	subs	r5, #4
 800fd8a:	682a      	ldr	r2, [r5, #0]
 800fd8c:	4664      	mov	r4, ip
 800fd8e:	40a7      	lsls	r7, r4
 800fd90:	e7dd      	b.n	800fd4e <__b2d+0x4a>
 800fd92:	4322      	orrs	r2, r4
 800fd94:	0011      	movs	r1, r2
 800fd96:	e7dc      	b.n	800fd52 <__b2d+0x4e>
 800fd98:	3ff00000 	.word	0x3ff00000

0800fd9c <__d2b>:
 800fd9c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800fd9e:	2101      	movs	r1, #1
 800fda0:	0016      	movs	r6, r2
 800fda2:	001f      	movs	r7, r3
 800fda4:	f7ff fc06 	bl	800f5b4 <_Balloc>
 800fda8:	1e04      	subs	r4, r0, #0
 800fdaa:	d105      	bne.n	800fdb8 <__d2b+0x1c>
 800fdac:	0022      	movs	r2, r4
 800fdae:	4b25      	ldr	r3, [pc, #148]	@ (800fe44 <__d2b+0xa8>)
 800fdb0:	4825      	ldr	r0, [pc, #148]	@ (800fe48 <__d2b+0xac>)
 800fdb2:	4926      	ldr	r1, [pc, #152]	@ (800fe4c <__d2b+0xb0>)
 800fdb4:	f000 fe6e 	bl	8010a94 <__assert_func>
 800fdb8:	033b      	lsls	r3, r7, #12
 800fdba:	007d      	lsls	r5, r7, #1
 800fdbc:	0b1b      	lsrs	r3, r3, #12
 800fdbe:	0d6d      	lsrs	r5, r5, #21
 800fdc0:	d002      	beq.n	800fdc8 <__d2b+0x2c>
 800fdc2:	2280      	movs	r2, #128	@ 0x80
 800fdc4:	0352      	lsls	r2, r2, #13
 800fdc6:	4313      	orrs	r3, r2
 800fdc8:	9301      	str	r3, [sp, #4]
 800fdca:	2e00      	cmp	r6, #0
 800fdcc:	d025      	beq.n	800fe1a <__d2b+0x7e>
 800fdce:	4668      	mov	r0, sp
 800fdd0:	9600      	str	r6, [sp, #0]
 800fdd2:	f7ff fd08 	bl	800f7e6 <__lo0bits>
 800fdd6:	9b01      	ldr	r3, [sp, #4]
 800fdd8:	9900      	ldr	r1, [sp, #0]
 800fdda:	2800      	cmp	r0, #0
 800fddc:	d01b      	beq.n	800fe16 <__d2b+0x7a>
 800fdde:	2220      	movs	r2, #32
 800fde0:	001e      	movs	r6, r3
 800fde2:	1a12      	subs	r2, r2, r0
 800fde4:	4096      	lsls	r6, r2
 800fde6:	0032      	movs	r2, r6
 800fde8:	40c3      	lsrs	r3, r0
 800fdea:	430a      	orrs	r2, r1
 800fdec:	6162      	str	r2, [r4, #20]
 800fdee:	9301      	str	r3, [sp, #4]
 800fdf0:	9e01      	ldr	r6, [sp, #4]
 800fdf2:	61a6      	str	r6, [r4, #24]
 800fdf4:	1e73      	subs	r3, r6, #1
 800fdf6:	419e      	sbcs	r6, r3
 800fdf8:	3601      	adds	r6, #1
 800fdfa:	6126      	str	r6, [r4, #16]
 800fdfc:	2d00      	cmp	r5, #0
 800fdfe:	d014      	beq.n	800fe2a <__d2b+0x8e>
 800fe00:	2635      	movs	r6, #53	@ 0x35
 800fe02:	4b13      	ldr	r3, [pc, #76]	@ (800fe50 <__d2b+0xb4>)
 800fe04:	18ed      	adds	r5, r5, r3
 800fe06:	9b08      	ldr	r3, [sp, #32]
 800fe08:	182d      	adds	r5, r5, r0
 800fe0a:	601d      	str	r5, [r3, #0]
 800fe0c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fe0e:	1a36      	subs	r6, r6, r0
 800fe10:	601e      	str	r6, [r3, #0]
 800fe12:	0020      	movs	r0, r4
 800fe14:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800fe16:	6161      	str	r1, [r4, #20]
 800fe18:	e7ea      	b.n	800fdf0 <__d2b+0x54>
 800fe1a:	a801      	add	r0, sp, #4
 800fe1c:	f7ff fce3 	bl	800f7e6 <__lo0bits>
 800fe20:	9b01      	ldr	r3, [sp, #4]
 800fe22:	2601      	movs	r6, #1
 800fe24:	6163      	str	r3, [r4, #20]
 800fe26:	3020      	adds	r0, #32
 800fe28:	e7e7      	b.n	800fdfa <__d2b+0x5e>
 800fe2a:	4b0a      	ldr	r3, [pc, #40]	@ (800fe54 <__d2b+0xb8>)
 800fe2c:	18c0      	adds	r0, r0, r3
 800fe2e:	9b08      	ldr	r3, [sp, #32]
 800fe30:	6018      	str	r0, [r3, #0]
 800fe32:	4b09      	ldr	r3, [pc, #36]	@ (800fe58 <__d2b+0xbc>)
 800fe34:	18f3      	adds	r3, r6, r3
 800fe36:	009b      	lsls	r3, r3, #2
 800fe38:	18e3      	adds	r3, r4, r3
 800fe3a:	6958      	ldr	r0, [r3, #20]
 800fe3c:	f7ff fcb2 	bl	800f7a4 <__hi0bits>
 800fe40:	0176      	lsls	r6, r6, #5
 800fe42:	e7e3      	b.n	800fe0c <__d2b+0x70>
 800fe44:	08011db6 	.word	0x08011db6
 800fe48:	08011e3e 	.word	0x08011e3e
 800fe4c:	0000030f 	.word	0x0000030f
 800fe50:	fffffbcd 	.word	0xfffffbcd
 800fe54:	fffffbce 	.word	0xfffffbce
 800fe58:	3fffffff 	.word	0x3fffffff

0800fe5c <__ratio>:
 800fe5c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800fe5e:	b087      	sub	sp, #28
 800fe60:	000f      	movs	r7, r1
 800fe62:	a904      	add	r1, sp, #16
 800fe64:	0006      	movs	r6, r0
 800fe66:	f7ff ff4d 	bl	800fd04 <__b2d>
 800fe6a:	9000      	str	r0, [sp, #0]
 800fe6c:	9101      	str	r1, [sp, #4]
 800fe6e:	9b00      	ldr	r3, [sp, #0]
 800fe70:	9c01      	ldr	r4, [sp, #4]
 800fe72:	0038      	movs	r0, r7
 800fe74:	a905      	add	r1, sp, #20
 800fe76:	9302      	str	r3, [sp, #8]
 800fe78:	9403      	str	r4, [sp, #12]
 800fe7a:	f7ff ff43 	bl	800fd04 <__b2d>
 800fe7e:	000d      	movs	r5, r1
 800fe80:	0002      	movs	r2, r0
 800fe82:	000b      	movs	r3, r1
 800fe84:	6930      	ldr	r0, [r6, #16]
 800fe86:	6939      	ldr	r1, [r7, #16]
 800fe88:	9e04      	ldr	r6, [sp, #16]
 800fe8a:	1a40      	subs	r0, r0, r1
 800fe8c:	9905      	ldr	r1, [sp, #20]
 800fe8e:	0140      	lsls	r0, r0, #5
 800fe90:	1a71      	subs	r1, r6, r1
 800fe92:	1841      	adds	r1, r0, r1
 800fe94:	0508      	lsls	r0, r1, #20
 800fe96:	2900      	cmp	r1, #0
 800fe98:	dd08      	ble.n	800feac <__ratio+0x50>
 800fe9a:	9901      	ldr	r1, [sp, #4]
 800fe9c:	1841      	adds	r1, r0, r1
 800fe9e:	9103      	str	r1, [sp, #12]
 800fea0:	9802      	ldr	r0, [sp, #8]
 800fea2:	9903      	ldr	r1, [sp, #12]
 800fea4:	f7f2 f8dc 	bl	8002060 <__aeabi_ddiv>
 800fea8:	b007      	add	sp, #28
 800feaa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800feac:	1a2b      	subs	r3, r5, r0
 800feae:	e7f7      	b.n	800fea0 <__ratio+0x44>

0800feb0 <__copybits>:
 800feb0:	b570      	push	{r4, r5, r6, lr}
 800feb2:	0014      	movs	r4, r2
 800feb4:	0005      	movs	r5, r0
 800feb6:	3901      	subs	r1, #1
 800feb8:	6913      	ldr	r3, [r2, #16]
 800feba:	1149      	asrs	r1, r1, #5
 800febc:	3101      	adds	r1, #1
 800febe:	0089      	lsls	r1, r1, #2
 800fec0:	3414      	adds	r4, #20
 800fec2:	009b      	lsls	r3, r3, #2
 800fec4:	1841      	adds	r1, r0, r1
 800fec6:	18e3      	adds	r3, r4, r3
 800fec8:	42a3      	cmp	r3, r4
 800feca:	d80d      	bhi.n	800fee8 <__copybits+0x38>
 800fecc:	0014      	movs	r4, r2
 800fece:	3411      	adds	r4, #17
 800fed0:	2500      	movs	r5, #0
 800fed2:	42a3      	cmp	r3, r4
 800fed4:	d303      	bcc.n	800fede <__copybits+0x2e>
 800fed6:	1a9b      	subs	r3, r3, r2
 800fed8:	3b11      	subs	r3, #17
 800feda:	089b      	lsrs	r3, r3, #2
 800fedc:	009d      	lsls	r5, r3, #2
 800fede:	2300      	movs	r3, #0
 800fee0:	1940      	adds	r0, r0, r5
 800fee2:	4281      	cmp	r1, r0
 800fee4:	d803      	bhi.n	800feee <__copybits+0x3e>
 800fee6:	bd70      	pop	{r4, r5, r6, pc}
 800fee8:	cc40      	ldmia	r4!, {r6}
 800feea:	c540      	stmia	r5!, {r6}
 800feec:	e7ec      	b.n	800fec8 <__copybits+0x18>
 800feee:	c008      	stmia	r0!, {r3}
 800fef0:	e7f7      	b.n	800fee2 <__copybits+0x32>

0800fef2 <__any_on>:
 800fef2:	0002      	movs	r2, r0
 800fef4:	6900      	ldr	r0, [r0, #16]
 800fef6:	b510      	push	{r4, lr}
 800fef8:	3214      	adds	r2, #20
 800fefa:	114b      	asrs	r3, r1, #5
 800fefc:	4298      	cmp	r0, r3
 800fefe:	db13      	blt.n	800ff28 <__any_on+0x36>
 800ff00:	dd0c      	ble.n	800ff1c <__any_on+0x2a>
 800ff02:	241f      	movs	r4, #31
 800ff04:	0008      	movs	r0, r1
 800ff06:	4020      	ands	r0, r4
 800ff08:	4221      	tst	r1, r4
 800ff0a:	d007      	beq.n	800ff1c <__any_on+0x2a>
 800ff0c:	0099      	lsls	r1, r3, #2
 800ff0e:	588c      	ldr	r4, [r1, r2]
 800ff10:	0021      	movs	r1, r4
 800ff12:	40c1      	lsrs	r1, r0
 800ff14:	4081      	lsls	r1, r0
 800ff16:	2001      	movs	r0, #1
 800ff18:	428c      	cmp	r4, r1
 800ff1a:	d104      	bne.n	800ff26 <__any_on+0x34>
 800ff1c:	009b      	lsls	r3, r3, #2
 800ff1e:	18d3      	adds	r3, r2, r3
 800ff20:	4293      	cmp	r3, r2
 800ff22:	d803      	bhi.n	800ff2c <__any_on+0x3a>
 800ff24:	2000      	movs	r0, #0
 800ff26:	bd10      	pop	{r4, pc}
 800ff28:	0003      	movs	r3, r0
 800ff2a:	e7f7      	b.n	800ff1c <__any_on+0x2a>
 800ff2c:	3b04      	subs	r3, #4
 800ff2e:	6819      	ldr	r1, [r3, #0]
 800ff30:	2900      	cmp	r1, #0
 800ff32:	d0f5      	beq.n	800ff20 <__any_on+0x2e>
 800ff34:	2001      	movs	r0, #1
 800ff36:	e7f6      	b.n	800ff26 <__any_on+0x34>

0800ff38 <__ascii_wctomb>:
 800ff38:	0003      	movs	r3, r0
 800ff3a:	1e08      	subs	r0, r1, #0
 800ff3c:	d005      	beq.n	800ff4a <__ascii_wctomb+0x12>
 800ff3e:	2aff      	cmp	r2, #255	@ 0xff
 800ff40:	d904      	bls.n	800ff4c <__ascii_wctomb+0x14>
 800ff42:	228a      	movs	r2, #138	@ 0x8a
 800ff44:	2001      	movs	r0, #1
 800ff46:	601a      	str	r2, [r3, #0]
 800ff48:	4240      	negs	r0, r0
 800ff4a:	4770      	bx	lr
 800ff4c:	2001      	movs	r0, #1
 800ff4e:	700a      	strb	r2, [r1, #0]
 800ff50:	e7fb      	b.n	800ff4a <__ascii_wctomb+0x12>
	...

0800ff54 <__ssputs_r>:
 800ff54:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ff56:	688e      	ldr	r6, [r1, #8]
 800ff58:	b085      	sub	sp, #20
 800ff5a:	001f      	movs	r7, r3
 800ff5c:	000c      	movs	r4, r1
 800ff5e:	680b      	ldr	r3, [r1, #0]
 800ff60:	9002      	str	r0, [sp, #8]
 800ff62:	9203      	str	r2, [sp, #12]
 800ff64:	42be      	cmp	r6, r7
 800ff66:	d830      	bhi.n	800ffca <__ssputs_r+0x76>
 800ff68:	210c      	movs	r1, #12
 800ff6a:	5e62      	ldrsh	r2, [r4, r1]
 800ff6c:	2190      	movs	r1, #144	@ 0x90
 800ff6e:	00c9      	lsls	r1, r1, #3
 800ff70:	420a      	tst	r2, r1
 800ff72:	d028      	beq.n	800ffc6 <__ssputs_r+0x72>
 800ff74:	2003      	movs	r0, #3
 800ff76:	6921      	ldr	r1, [r4, #16]
 800ff78:	1a5b      	subs	r3, r3, r1
 800ff7a:	9301      	str	r3, [sp, #4]
 800ff7c:	6963      	ldr	r3, [r4, #20]
 800ff7e:	4343      	muls	r3, r0
 800ff80:	9801      	ldr	r0, [sp, #4]
 800ff82:	0fdd      	lsrs	r5, r3, #31
 800ff84:	18ed      	adds	r5, r5, r3
 800ff86:	1c7b      	adds	r3, r7, #1
 800ff88:	181b      	adds	r3, r3, r0
 800ff8a:	106d      	asrs	r5, r5, #1
 800ff8c:	42ab      	cmp	r3, r5
 800ff8e:	d900      	bls.n	800ff92 <__ssputs_r+0x3e>
 800ff90:	001d      	movs	r5, r3
 800ff92:	0552      	lsls	r2, r2, #21
 800ff94:	d528      	bpl.n	800ffe8 <__ssputs_r+0x94>
 800ff96:	0029      	movs	r1, r5
 800ff98:	9802      	ldr	r0, [sp, #8]
 800ff9a:	f7ff fa69 	bl	800f470 <_malloc_r>
 800ff9e:	1e06      	subs	r6, r0, #0
 800ffa0:	d02c      	beq.n	800fffc <__ssputs_r+0xa8>
 800ffa2:	9a01      	ldr	r2, [sp, #4]
 800ffa4:	6921      	ldr	r1, [r4, #16]
 800ffa6:	f7fe fe8e 	bl	800ecc6 <memcpy>
 800ffaa:	89a2      	ldrh	r2, [r4, #12]
 800ffac:	4b18      	ldr	r3, [pc, #96]	@ (8010010 <__ssputs_r+0xbc>)
 800ffae:	401a      	ands	r2, r3
 800ffb0:	2380      	movs	r3, #128	@ 0x80
 800ffb2:	4313      	orrs	r3, r2
 800ffb4:	81a3      	strh	r3, [r4, #12]
 800ffb6:	9b01      	ldr	r3, [sp, #4]
 800ffb8:	6126      	str	r6, [r4, #16]
 800ffba:	18f6      	adds	r6, r6, r3
 800ffbc:	6026      	str	r6, [r4, #0]
 800ffbe:	003e      	movs	r6, r7
 800ffc0:	6165      	str	r5, [r4, #20]
 800ffc2:	1aed      	subs	r5, r5, r3
 800ffc4:	60a5      	str	r5, [r4, #8]
 800ffc6:	42be      	cmp	r6, r7
 800ffc8:	d900      	bls.n	800ffcc <__ssputs_r+0x78>
 800ffca:	003e      	movs	r6, r7
 800ffcc:	0032      	movs	r2, r6
 800ffce:	9903      	ldr	r1, [sp, #12]
 800ffd0:	6820      	ldr	r0, [r4, #0]
 800ffd2:	f000 fd2f 	bl	8010a34 <memmove>
 800ffd6:	2000      	movs	r0, #0
 800ffd8:	68a3      	ldr	r3, [r4, #8]
 800ffda:	1b9b      	subs	r3, r3, r6
 800ffdc:	60a3      	str	r3, [r4, #8]
 800ffde:	6823      	ldr	r3, [r4, #0]
 800ffe0:	199b      	adds	r3, r3, r6
 800ffe2:	6023      	str	r3, [r4, #0]
 800ffe4:	b005      	add	sp, #20
 800ffe6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ffe8:	002a      	movs	r2, r5
 800ffea:	9802      	ldr	r0, [sp, #8]
 800ffec:	f000 fda8 	bl	8010b40 <_realloc_r>
 800fff0:	1e06      	subs	r6, r0, #0
 800fff2:	d1e0      	bne.n	800ffb6 <__ssputs_r+0x62>
 800fff4:	6921      	ldr	r1, [r4, #16]
 800fff6:	9802      	ldr	r0, [sp, #8]
 800fff8:	f7fe fe74 	bl	800ece4 <_free_r>
 800fffc:	230c      	movs	r3, #12
 800fffe:	2001      	movs	r0, #1
 8010000:	9a02      	ldr	r2, [sp, #8]
 8010002:	4240      	negs	r0, r0
 8010004:	6013      	str	r3, [r2, #0]
 8010006:	89a2      	ldrh	r2, [r4, #12]
 8010008:	3334      	adds	r3, #52	@ 0x34
 801000a:	4313      	orrs	r3, r2
 801000c:	81a3      	strh	r3, [r4, #12]
 801000e:	e7e9      	b.n	800ffe4 <__ssputs_r+0x90>
 8010010:	fffffb7f 	.word	0xfffffb7f

08010014 <_svfiprintf_r>:
 8010014:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010016:	b0a1      	sub	sp, #132	@ 0x84
 8010018:	9003      	str	r0, [sp, #12]
 801001a:	001d      	movs	r5, r3
 801001c:	898b      	ldrh	r3, [r1, #12]
 801001e:	000f      	movs	r7, r1
 8010020:	0016      	movs	r6, r2
 8010022:	061b      	lsls	r3, r3, #24
 8010024:	d511      	bpl.n	801004a <_svfiprintf_r+0x36>
 8010026:	690b      	ldr	r3, [r1, #16]
 8010028:	2b00      	cmp	r3, #0
 801002a:	d10e      	bne.n	801004a <_svfiprintf_r+0x36>
 801002c:	2140      	movs	r1, #64	@ 0x40
 801002e:	f7ff fa1f 	bl	800f470 <_malloc_r>
 8010032:	6038      	str	r0, [r7, #0]
 8010034:	6138      	str	r0, [r7, #16]
 8010036:	2800      	cmp	r0, #0
 8010038:	d105      	bne.n	8010046 <_svfiprintf_r+0x32>
 801003a:	230c      	movs	r3, #12
 801003c:	9a03      	ldr	r2, [sp, #12]
 801003e:	6013      	str	r3, [r2, #0]
 8010040:	2001      	movs	r0, #1
 8010042:	4240      	negs	r0, r0
 8010044:	e0cf      	b.n	80101e6 <_svfiprintf_r+0x1d2>
 8010046:	2340      	movs	r3, #64	@ 0x40
 8010048:	617b      	str	r3, [r7, #20]
 801004a:	2300      	movs	r3, #0
 801004c:	ac08      	add	r4, sp, #32
 801004e:	6163      	str	r3, [r4, #20]
 8010050:	3320      	adds	r3, #32
 8010052:	7663      	strb	r3, [r4, #25]
 8010054:	3310      	adds	r3, #16
 8010056:	76a3      	strb	r3, [r4, #26]
 8010058:	9507      	str	r5, [sp, #28]
 801005a:	0035      	movs	r5, r6
 801005c:	782b      	ldrb	r3, [r5, #0]
 801005e:	2b00      	cmp	r3, #0
 8010060:	d001      	beq.n	8010066 <_svfiprintf_r+0x52>
 8010062:	2b25      	cmp	r3, #37	@ 0x25
 8010064:	d148      	bne.n	80100f8 <_svfiprintf_r+0xe4>
 8010066:	1bab      	subs	r3, r5, r6
 8010068:	9305      	str	r3, [sp, #20]
 801006a:	42b5      	cmp	r5, r6
 801006c:	d00b      	beq.n	8010086 <_svfiprintf_r+0x72>
 801006e:	0032      	movs	r2, r6
 8010070:	0039      	movs	r1, r7
 8010072:	9803      	ldr	r0, [sp, #12]
 8010074:	f7ff ff6e 	bl	800ff54 <__ssputs_r>
 8010078:	3001      	adds	r0, #1
 801007a:	d100      	bne.n	801007e <_svfiprintf_r+0x6a>
 801007c:	e0ae      	b.n	80101dc <_svfiprintf_r+0x1c8>
 801007e:	6963      	ldr	r3, [r4, #20]
 8010080:	9a05      	ldr	r2, [sp, #20]
 8010082:	189b      	adds	r3, r3, r2
 8010084:	6163      	str	r3, [r4, #20]
 8010086:	782b      	ldrb	r3, [r5, #0]
 8010088:	2b00      	cmp	r3, #0
 801008a:	d100      	bne.n	801008e <_svfiprintf_r+0x7a>
 801008c:	e0a6      	b.n	80101dc <_svfiprintf_r+0x1c8>
 801008e:	2201      	movs	r2, #1
 8010090:	2300      	movs	r3, #0
 8010092:	4252      	negs	r2, r2
 8010094:	6062      	str	r2, [r4, #4]
 8010096:	a904      	add	r1, sp, #16
 8010098:	3254      	adds	r2, #84	@ 0x54
 801009a:	1852      	adds	r2, r2, r1
 801009c:	1c6e      	adds	r6, r5, #1
 801009e:	6023      	str	r3, [r4, #0]
 80100a0:	60e3      	str	r3, [r4, #12]
 80100a2:	60a3      	str	r3, [r4, #8]
 80100a4:	7013      	strb	r3, [r2, #0]
 80100a6:	65a3      	str	r3, [r4, #88]	@ 0x58
 80100a8:	4b54      	ldr	r3, [pc, #336]	@ (80101fc <_svfiprintf_r+0x1e8>)
 80100aa:	2205      	movs	r2, #5
 80100ac:	0018      	movs	r0, r3
 80100ae:	7831      	ldrb	r1, [r6, #0]
 80100b0:	9305      	str	r3, [sp, #20]
 80100b2:	f000 fce3 	bl	8010a7c <memchr>
 80100b6:	1c75      	adds	r5, r6, #1
 80100b8:	2800      	cmp	r0, #0
 80100ba:	d11f      	bne.n	80100fc <_svfiprintf_r+0xe8>
 80100bc:	6822      	ldr	r2, [r4, #0]
 80100be:	06d3      	lsls	r3, r2, #27
 80100c0:	d504      	bpl.n	80100cc <_svfiprintf_r+0xb8>
 80100c2:	2353      	movs	r3, #83	@ 0x53
 80100c4:	a904      	add	r1, sp, #16
 80100c6:	185b      	adds	r3, r3, r1
 80100c8:	2120      	movs	r1, #32
 80100ca:	7019      	strb	r1, [r3, #0]
 80100cc:	0713      	lsls	r3, r2, #28
 80100ce:	d504      	bpl.n	80100da <_svfiprintf_r+0xc6>
 80100d0:	2353      	movs	r3, #83	@ 0x53
 80100d2:	a904      	add	r1, sp, #16
 80100d4:	185b      	adds	r3, r3, r1
 80100d6:	212b      	movs	r1, #43	@ 0x2b
 80100d8:	7019      	strb	r1, [r3, #0]
 80100da:	7833      	ldrb	r3, [r6, #0]
 80100dc:	2b2a      	cmp	r3, #42	@ 0x2a
 80100de:	d016      	beq.n	801010e <_svfiprintf_r+0xfa>
 80100e0:	0035      	movs	r5, r6
 80100e2:	2100      	movs	r1, #0
 80100e4:	200a      	movs	r0, #10
 80100e6:	68e3      	ldr	r3, [r4, #12]
 80100e8:	782a      	ldrb	r2, [r5, #0]
 80100ea:	1c6e      	adds	r6, r5, #1
 80100ec:	3a30      	subs	r2, #48	@ 0x30
 80100ee:	2a09      	cmp	r2, #9
 80100f0:	d950      	bls.n	8010194 <_svfiprintf_r+0x180>
 80100f2:	2900      	cmp	r1, #0
 80100f4:	d111      	bne.n	801011a <_svfiprintf_r+0x106>
 80100f6:	e017      	b.n	8010128 <_svfiprintf_r+0x114>
 80100f8:	3501      	adds	r5, #1
 80100fa:	e7af      	b.n	801005c <_svfiprintf_r+0x48>
 80100fc:	9b05      	ldr	r3, [sp, #20]
 80100fe:	6822      	ldr	r2, [r4, #0]
 8010100:	1ac0      	subs	r0, r0, r3
 8010102:	2301      	movs	r3, #1
 8010104:	4083      	lsls	r3, r0
 8010106:	4313      	orrs	r3, r2
 8010108:	002e      	movs	r6, r5
 801010a:	6023      	str	r3, [r4, #0]
 801010c:	e7cc      	b.n	80100a8 <_svfiprintf_r+0x94>
 801010e:	9b07      	ldr	r3, [sp, #28]
 8010110:	1d19      	adds	r1, r3, #4
 8010112:	681b      	ldr	r3, [r3, #0]
 8010114:	9107      	str	r1, [sp, #28]
 8010116:	2b00      	cmp	r3, #0
 8010118:	db01      	blt.n	801011e <_svfiprintf_r+0x10a>
 801011a:	930b      	str	r3, [sp, #44]	@ 0x2c
 801011c:	e004      	b.n	8010128 <_svfiprintf_r+0x114>
 801011e:	425b      	negs	r3, r3
 8010120:	60e3      	str	r3, [r4, #12]
 8010122:	2302      	movs	r3, #2
 8010124:	4313      	orrs	r3, r2
 8010126:	6023      	str	r3, [r4, #0]
 8010128:	782b      	ldrb	r3, [r5, #0]
 801012a:	2b2e      	cmp	r3, #46	@ 0x2e
 801012c:	d10c      	bne.n	8010148 <_svfiprintf_r+0x134>
 801012e:	786b      	ldrb	r3, [r5, #1]
 8010130:	2b2a      	cmp	r3, #42	@ 0x2a
 8010132:	d134      	bne.n	801019e <_svfiprintf_r+0x18a>
 8010134:	9b07      	ldr	r3, [sp, #28]
 8010136:	3502      	adds	r5, #2
 8010138:	1d1a      	adds	r2, r3, #4
 801013a:	681b      	ldr	r3, [r3, #0]
 801013c:	9207      	str	r2, [sp, #28]
 801013e:	2b00      	cmp	r3, #0
 8010140:	da01      	bge.n	8010146 <_svfiprintf_r+0x132>
 8010142:	2301      	movs	r3, #1
 8010144:	425b      	negs	r3, r3
 8010146:	9309      	str	r3, [sp, #36]	@ 0x24
 8010148:	4e2d      	ldr	r6, [pc, #180]	@ (8010200 <_svfiprintf_r+0x1ec>)
 801014a:	2203      	movs	r2, #3
 801014c:	0030      	movs	r0, r6
 801014e:	7829      	ldrb	r1, [r5, #0]
 8010150:	f000 fc94 	bl	8010a7c <memchr>
 8010154:	2800      	cmp	r0, #0
 8010156:	d006      	beq.n	8010166 <_svfiprintf_r+0x152>
 8010158:	2340      	movs	r3, #64	@ 0x40
 801015a:	1b80      	subs	r0, r0, r6
 801015c:	4083      	lsls	r3, r0
 801015e:	6822      	ldr	r2, [r4, #0]
 8010160:	3501      	adds	r5, #1
 8010162:	4313      	orrs	r3, r2
 8010164:	6023      	str	r3, [r4, #0]
 8010166:	7829      	ldrb	r1, [r5, #0]
 8010168:	2206      	movs	r2, #6
 801016a:	4826      	ldr	r0, [pc, #152]	@ (8010204 <_svfiprintf_r+0x1f0>)
 801016c:	1c6e      	adds	r6, r5, #1
 801016e:	7621      	strb	r1, [r4, #24]
 8010170:	f000 fc84 	bl	8010a7c <memchr>
 8010174:	2800      	cmp	r0, #0
 8010176:	d038      	beq.n	80101ea <_svfiprintf_r+0x1d6>
 8010178:	4b23      	ldr	r3, [pc, #140]	@ (8010208 <_svfiprintf_r+0x1f4>)
 801017a:	2b00      	cmp	r3, #0
 801017c:	d122      	bne.n	80101c4 <_svfiprintf_r+0x1b0>
 801017e:	2207      	movs	r2, #7
 8010180:	9b07      	ldr	r3, [sp, #28]
 8010182:	3307      	adds	r3, #7
 8010184:	4393      	bics	r3, r2
 8010186:	3308      	adds	r3, #8
 8010188:	9307      	str	r3, [sp, #28]
 801018a:	6963      	ldr	r3, [r4, #20]
 801018c:	9a04      	ldr	r2, [sp, #16]
 801018e:	189b      	adds	r3, r3, r2
 8010190:	6163      	str	r3, [r4, #20]
 8010192:	e762      	b.n	801005a <_svfiprintf_r+0x46>
 8010194:	4343      	muls	r3, r0
 8010196:	0035      	movs	r5, r6
 8010198:	2101      	movs	r1, #1
 801019a:	189b      	adds	r3, r3, r2
 801019c:	e7a4      	b.n	80100e8 <_svfiprintf_r+0xd4>
 801019e:	2300      	movs	r3, #0
 80101a0:	200a      	movs	r0, #10
 80101a2:	0019      	movs	r1, r3
 80101a4:	3501      	adds	r5, #1
 80101a6:	6063      	str	r3, [r4, #4]
 80101a8:	782a      	ldrb	r2, [r5, #0]
 80101aa:	1c6e      	adds	r6, r5, #1
 80101ac:	3a30      	subs	r2, #48	@ 0x30
 80101ae:	2a09      	cmp	r2, #9
 80101b0:	d903      	bls.n	80101ba <_svfiprintf_r+0x1a6>
 80101b2:	2b00      	cmp	r3, #0
 80101b4:	d0c8      	beq.n	8010148 <_svfiprintf_r+0x134>
 80101b6:	9109      	str	r1, [sp, #36]	@ 0x24
 80101b8:	e7c6      	b.n	8010148 <_svfiprintf_r+0x134>
 80101ba:	4341      	muls	r1, r0
 80101bc:	0035      	movs	r5, r6
 80101be:	2301      	movs	r3, #1
 80101c0:	1889      	adds	r1, r1, r2
 80101c2:	e7f1      	b.n	80101a8 <_svfiprintf_r+0x194>
 80101c4:	aa07      	add	r2, sp, #28
 80101c6:	9200      	str	r2, [sp, #0]
 80101c8:	0021      	movs	r1, r4
 80101ca:	003a      	movs	r2, r7
 80101cc:	4b0f      	ldr	r3, [pc, #60]	@ (801020c <_svfiprintf_r+0x1f8>)
 80101ce:	9803      	ldr	r0, [sp, #12]
 80101d0:	e000      	b.n	80101d4 <_svfiprintf_r+0x1c0>
 80101d2:	bf00      	nop
 80101d4:	9004      	str	r0, [sp, #16]
 80101d6:	9b04      	ldr	r3, [sp, #16]
 80101d8:	3301      	adds	r3, #1
 80101da:	d1d6      	bne.n	801018a <_svfiprintf_r+0x176>
 80101dc:	89bb      	ldrh	r3, [r7, #12]
 80101de:	980d      	ldr	r0, [sp, #52]	@ 0x34
 80101e0:	065b      	lsls	r3, r3, #25
 80101e2:	d500      	bpl.n	80101e6 <_svfiprintf_r+0x1d2>
 80101e4:	e72c      	b.n	8010040 <_svfiprintf_r+0x2c>
 80101e6:	b021      	add	sp, #132	@ 0x84
 80101e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80101ea:	aa07      	add	r2, sp, #28
 80101ec:	9200      	str	r2, [sp, #0]
 80101ee:	0021      	movs	r1, r4
 80101f0:	003a      	movs	r2, r7
 80101f2:	4b06      	ldr	r3, [pc, #24]	@ (801020c <_svfiprintf_r+0x1f8>)
 80101f4:	9803      	ldr	r0, [sp, #12]
 80101f6:	f000 f9bf 	bl	8010578 <_printf_i>
 80101fa:	e7eb      	b.n	80101d4 <_svfiprintf_r+0x1c0>
 80101fc:	08011e97 	.word	0x08011e97
 8010200:	08011e9d 	.word	0x08011e9d
 8010204:	08011ea1 	.word	0x08011ea1
 8010208:	00000000 	.word	0x00000000
 801020c:	0800ff55 	.word	0x0800ff55

08010210 <__sfputc_r>:
 8010210:	6893      	ldr	r3, [r2, #8]
 8010212:	b510      	push	{r4, lr}
 8010214:	3b01      	subs	r3, #1
 8010216:	6093      	str	r3, [r2, #8]
 8010218:	2b00      	cmp	r3, #0
 801021a:	da04      	bge.n	8010226 <__sfputc_r+0x16>
 801021c:	6994      	ldr	r4, [r2, #24]
 801021e:	42a3      	cmp	r3, r4
 8010220:	db07      	blt.n	8010232 <__sfputc_r+0x22>
 8010222:	290a      	cmp	r1, #10
 8010224:	d005      	beq.n	8010232 <__sfputc_r+0x22>
 8010226:	6813      	ldr	r3, [r2, #0]
 8010228:	1c58      	adds	r0, r3, #1
 801022a:	6010      	str	r0, [r2, #0]
 801022c:	7019      	strb	r1, [r3, #0]
 801022e:	0008      	movs	r0, r1
 8010230:	bd10      	pop	{r4, pc}
 8010232:	f000 fb5e 	bl	80108f2 <__swbuf_r>
 8010236:	0001      	movs	r1, r0
 8010238:	e7f9      	b.n	801022e <__sfputc_r+0x1e>

0801023a <__sfputs_r>:
 801023a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801023c:	0006      	movs	r6, r0
 801023e:	000f      	movs	r7, r1
 8010240:	0014      	movs	r4, r2
 8010242:	18d5      	adds	r5, r2, r3
 8010244:	42ac      	cmp	r4, r5
 8010246:	d101      	bne.n	801024c <__sfputs_r+0x12>
 8010248:	2000      	movs	r0, #0
 801024a:	e007      	b.n	801025c <__sfputs_r+0x22>
 801024c:	7821      	ldrb	r1, [r4, #0]
 801024e:	003a      	movs	r2, r7
 8010250:	0030      	movs	r0, r6
 8010252:	f7ff ffdd 	bl	8010210 <__sfputc_r>
 8010256:	3401      	adds	r4, #1
 8010258:	1c43      	adds	r3, r0, #1
 801025a:	d1f3      	bne.n	8010244 <__sfputs_r+0xa>
 801025c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08010260 <_vfiprintf_r>:
 8010260:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010262:	b0a1      	sub	sp, #132	@ 0x84
 8010264:	000f      	movs	r7, r1
 8010266:	0015      	movs	r5, r2
 8010268:	001e      	movs	r6, r3
 801026a:	9003      	str	r0, [sp, #12]
 801026c:	2800      	cmp	r0, #0
 801026e:	d004      	beq.n	801027a <_vfiprintf_r+0x1a>
 8010270:	6a03      	ldr	r3, [r0, #32]
 8010272:	2b00      	cmp	r3, #0
 8010274:	d101      	bne.n	801027a <_vfiprintf_r+0x1a>
 8010276:	f7fe fbef 	bl	800ea58 <__sinit>
 801027a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801027c:	07db      	lsls	r3, r3, #31
 801027e:	d405      	bmi.n	801028c <_vfiprintf_r+0x2c>
 8010280:	89bb      	ldrh	r3, [r7, #12]
 8010282:	059b      	lsls	r3, r3, #22
 8010284:	d402      	bmi.n	801028c <_vfiprintf_r+0x2c>
 8010286:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8010288:	f7fe fd1b 	bl	800ecc2 <__retarget_lock_acquire_recursive>
 801028c:	89bb      	ldrh	r3, [r7, #12]
 801028e:	071b      	lsls	r3, r3, #28
 8010290:	d502      	bpl.n	8010298 <_vfiprintf_r+0x38>
 8010292:	693b      	ldr	r3, [r7, #16]
 8010294:	2b00      	cmp	r3, #0
 8010296:	d113      	bne.n	80102c0 <_vfiprintf_r+0x60>
 8010298:	0039      	movs	r1, r7
 801029a:	9803      	ldr	r0, [sp, #12]
 801029c:	f000 fb6c 	bl	8010978 <__swsetup_r>
 80102a0:	2800      	cmp	r0, #0
 80102a2:	d00d      	beq.n	80102c0 <_vfiprintf_r+0x60>
 80102a4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80102a6:	07db      	lsls	r3, r3, #31
 80102a8:	d503      	bpl.n	80102b2 <_vfiprintf_r+0x52>
 80102aa:	2001      	movs	r0, #1
 80102ac:	4240      	negs	r0, r0
 80102ae:	b021      	add	sp, #132	@ 0x84
 80102b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80102b2:	89bb      	ldrh	r3, [r7, #12]
 80102b4:	059b      	lsls	r3, r3, #22
 80102b6:	d4f8      	bmi.n	80102aa <_vfiprintf_r+0x4a>
 80102b8:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80102ba:	f7fe fd03 	bl	800ecc4 <__retarget_lock_release_recursive>
 80102be:	e7f4      	b.n	80102aa <_vfiprintf_r+0x4a>
 80102c0:	2300      	movs	r3, #0
 80102c2:	ac08      	add	r4, sp, #32
 80102c4:	6163      	str	r3, [r4, #20]
 80102c6:	3320      	adds	r3, #32
 80102c8:	7663      	strb	r3, [r4, #25]
 80102ca:	3310      	adds	r3, #16
 80102cc:	76a3      	strb	r3, [r4, #26]
 80102ce:	9607      	str	r6, [sp, #28]
 80102d0:	002e      	movs	r6, r5
 80102d2:	7833      	ldrb	r3, [r6, #0]
 80102d4:	2b00      	cmp	r3, #0
 80102d6:	d001      	beq.n	80102dc <_vfiprintf_r+0x7c>
 80102d8:	2b25      	cmp	r3, #37	@ 0x25
 80102da:	d148      	bne.n	801036e <_vfiprintf_r+0x10e>
 80102dc:	1b73      	subs	r3, r6, r5
 80102de:	9305      	str	r3, [sp, #20]
 80102e0:	42ae      	cmp	r6, r5
 80102e2:	d00b      	beq.n	80102fc <_vfiprintf_r+0x9c>
 80102e4:	002a      	movs	r2, r5
 80102e6:	0039      	movs	r1, r7
 80102e8:	9803      	ldr	r0, [sp, #12]
 80102ea:	f7ff ffa6 	bl	801023a <__sfputs_r>
 80102ee:	3001      	adds	r0, #1
 80102f0:	d100      	bne.n	80102f4 <_vfiprintf_r+0x94>
 80102f2:	e0ae      	b.n	8010452 <_vfiprintf_r+0x1f2>
 80102f4:	6963      	ldr	r3, [r4, #20]
 80102f6:	9a05      	ldr	r2, [sp, #20]
 80102f8:	189b      	adds	r3, r3, r2
 80102fa:	6163      	str	r3, [r4, #20]
 80102fc:	7833      	ldrb	r3, [r6, #0]
 80102fe:	2b00      	cmp	r3, #0
 8010300:	d100      	bne.n	8010304 <_vfiprintf_r+0xa4>
 8010302:	e0a6      	b.n	8010452 <_vfiprintf_r+0x1f2>
 8010304:	2201      	movs	r2, #1
 8010306:	2300      	movs	r3, #0
 8010308:	4252      	negs	r2, r2
 801030a:	6062      	str	r2, [r4, #4]
 801030c:	a904      	add	r1, sp, #16
 801030e:	3254      	adds	r2, #84	@ 0x54
 8010310:	1852      	adds	r2, r2, r1
 8010312:	1c75      	adds	r5, r6, #1
 8010314:	6023      	str	r3, [r4, #0]
 8010316:	60e3      	str	r3, [r4, #12]
 8010318:	60a3      	str	r3, [r4, #8]
 801031a:	7013      	strb	r3, [r2, #0]
 801031c:	65a3      	str	r3, [r4, #88]	@ 0x58
 801031e:	4b59      	ldr	r3, [pc, #356]	@ (8010484 <_vfiprintf_r+0x224>)
 8010320:	2205      	movs	r2, #5
 8010322:	0018      	movs	r0, r3
 8010324:	7829      	ldrb	r1, [r5, #0]
 8010326:	9305      	str	r3, [sp, #20]
 8010328:	f000 fba8 	bl	8010a7c <memchr>
 801032c:	1c6e      	adds	r6, r5, #1
 801032e:	2800      	cmp	r0, #0
 8010330:	d11f      	bne.n	8010372 <_vfiprintf_r+0x112>
 8010332:	6822      	ldr	r2, [r4, #0]
 8010334:	06d3      	lsls	r3, r2, #27
 8010336:	d504      	bpl.n	8010342 <_vfiprintf_r+0xe2>
 8010338:	2353      	movs	r3, #83	@ 0x53
 801033a:	a904      	add	r1, sp, #16
 801033c:	185b      	adds	r3, r3, r1
 801033e:	2120      	movs	r1, #32
 8010340:	7019      	strb	r1, [r3, #0]
 8010342:	0713      	lsls	r3, r2, #28
 8010344:	d504      	bpl.n	8010350 <_vfiprintf_r+0xf0>
 8010346:	2353      	movs	r3, #83	@ 0x53
 8010348:	a904      	add	r1, sp, #16
 801034a:	185b      	adds	r3, r3, r1
 801034c:	212b      	movs	r1, #43	@ 0x2b
 801034e:	7019      	strb	r1, [r3, #0]
 8010350:	782b      	ldrb	r3, [r5, #0]
 8010352:	2b2a      	cmp	r3, #42	@ 0x2a
 8010354:	d016      	beq.n	8010384 <_vfiprintf_r+0x124>
 8010356:	002e      	movs	r6, r5
 8010358:	2100      	movs	r1, #0
 801035a:	200a      	movs	r0, #10
 801035c:	68e3      	ldr	r3, [r4, #12]
 801035e:	7832      	ldrb	r2, [r6, #0]
 8010360:	1c75      	adds	r5, r6, #1
 8010362:	3a30      	subs	r2, #48	@ 0x30
 8010364:	2a09      	cmp	r2, #9
 8010366:	d950      	bls.n	801040a <_vfiprintf_r+0x1aa>
 8010368:	2900      	cmp	r1, #0
 801036a:	d111      	bne.n	8010390 <_vfiprintf_r+0x130>
 801036c:	e017      	b.n	801039e <_vfiprintf_r+0x13e>
 801036e:	3601      	adds	r6, #1
 8010370:	e7af      	b.n	80102d2 <_vfiprintf_r+0x72>
 8010372:	9b05      	ldr	r3, [sp, #20]
 8010374:	6822      	ldr	r2, [r4, #0]
 8010376:	1ac0      	subs	r0, r0, r3
 8010378:	2301      	movs	r3, #1
 801037a:	4083      	lsls	r3, r0
 801037c:	4313      	orrs	r3, r2
 801037e:	0035      	movs	r5, r6
 8010380:	6023      	str	r3, [r4, #0]
 8010382:	e7cc      	b.n	801031e <_vfiprintf_r+0xbe>
 8010384:	9b07      	ldr	r3, [sp, #28]
 8010386:	1d19      	adds	r1, r3, #4
 8010388:	681b      	ldr	r3, [r3, #0]
 801038a:	9107      	str	r1, [sp, #28]
 801038c:	2b00      	cmp	r3, #0
 801038e:	db01      	blt.n	8010394 <_vfiprintf_r+0x134>
 8010390:	930b      	str	r3, [sp, #44]	@ 0x2c
 8010392:	e004      	b.n	801039e <_vfiprintf_r+0x13e>
 8010394:	425b      	negs	r3, r3
 8010396:	60e3      	str	r3, [r4, #12]
 8010398:	2302      	movs	r3, #2
 801039a:	4313      	orrs	r3, r2
 801039c:	6023      	str	r3, [r4, #0]
 801039e:	7833      	ldrb	r3, [r6, #0]
 80103a0:	2b2e      	cmp	r3, #46	@ 0x2e
 80103a2:	d10c      	bne.n	80103be <_vfiprintf_r+0x15e>
 80103a4:	7873      	ldrb	r3, [r6, #1]
 80103a6:	2b2a      	cmp	r3, #42	@ 0x2a
 80103a8:	d134      	bne.n	8010414 <_vfiprintf_r+0x1b4>
 80103aa:	9b07      	ldr	r3, [sp, #28]
 80103ac:	3602      	adds	r6, #2
 80103ae:	1d1a      	adds	r2, r3, #4
 80103b0:	681b      	ldr	r3, [r3, #0]
 80103b2:	9207      	str	r2, [sp, #28]
 80103b4:	2b00      	cmp	r3, #0
 80103b6:	da01      	bge.n	80103bc <_vfiprintf_r+0x15c>
 80103b8:	2301      	movs	r3, #1
 80103ba:	425b      	negs	r3, r3
 80103bc:	9309      	str	r3, [sp, #36]	@ 0x24
 80103be:	4d32      	ldr	r5, [pc, #200]	@ (8010488 <_vfiprintf_r+0x228>)
 80103c0:	2203      	movs	r2, #3
 80103c2:	0028      	movs	r0, r5
 80103c4:	7831      	ldrb	r1, [r6, #0]
 80103c6:	f000 fb59 	bl	8010a7c <memchr>
 80103ca:	2800      	cmp	r0, #0
 80103cc:	d006      	beq.n	80103dc <_vfiprintf_r+0x17c>
 80103ce:	2340      	movs	r3, #64	@ 0x40
 80103d0:	1b40      	subs	r0, r0, r5
 80103d2:	4083      	lsls	r3, r0
 80103d4:	6822      	ldr	r2, [r4, #0]
 80103d6:	3601      	adds	r6, #1
 80103d8:	4313      	orrs	r3, r2
 80103da:	6023      	str	r3, [r4, #0]
 80103dc:	7831      	ldrb	r1, [r6, #0]
 80103de:	2206      	movs	r2, #6
 80103e0:	482a      	ldr	r0, [pc, #168]	@ (801048c <_vfiprintf_r+0x22c>)
 80103e2:	1c75      	adds	r5, r6, #1
 80103e4:	7621      	strb	r1, [r4, #24]
 80103e6:	f000 fb49 	bl	8010a7c <memchr>
 80103ea:	2800      	cmp	r0, #0
 80103ec:	d040      	beq.n	8010470 <_vfiprintf_r+0x210>
 80103ee:	4b28      	ldr	r3, [pc, #160]	@ (8010490 <_vfiprintf_r+0x230>)
 80103f0:	2b00      	cmp	r3, #0
 80103f2:	d122      	bne.n	801043a <_vfiprintf_r+0x1da>
 80103f4:	2207      	movs	r2, #7
 80103f6:	9b07      	ldr	r3, [sp, #28]
 80103f8:	3307      	adds	r3, #7
 80103fa:	4393      	bics	r3, r2
 80103fc:	3308      	adds	r3, #8
 80103fe:	9307      	str	r3, [sp, #28]
 8010400:	6963      	ldr	r3, [r4, #20]
 8010402:	9a04      	ldr	r2, [sp, #16]
 8010404:	189b      	adds	r3, r3, r2
 8010406:	6163      	str	r3, [r4, #20]
 8010408:	e762      	b.n	80102d0 <_vfiprintf_r+0x70>
 801040a:	4343      	muls	r3, r0
 801040c:	002e      	movs	r6, r5
 801040e:	2101      	movs	r1, #1
 8010410:	189b      	adds	r3, r3, r2
 8010412:	e7a4      	b.n	801035e <_vfiprintf_r+0xfe>
 8010414:	2300      	movs	r3, #0
 8010416:	200a      	movs	r0, #10
 8010418:	0019      	movs	r1, r3
 801041a:	3601      	adds	r6, #1
 801041c:	6063      	str	r3, [r4, #4]
 801041e:	7832      	ldrb	r2, [r6, #0]
 8010420:	1c75      	adds	r5, r6, #1
 8010422:	3a30      	subs	r2, #48	@ 0x30
 8010424:	2a09      	cmp	r2, #9
 8010426:	d903      	bls.n	8010430 <_vfiprintf_r+0x1d0>
 8010428:	2b00      	cmp	r3, #0
 801042a:	d0c8      	beq.n	80103be <_vfiprintf_r+0x15e>
 801042c:	9109      	str	r1, [sp, #36]	@ 0x24
 801042e:	e7c6      	b.n	80103be <_vfiprintf_r+0x15e>
 8010430:	4341      	muls	r1, r0
 8010432:	002e      	movs	r6, r5
 8010434:	2301      	movs	r3, #1
 8010436:	1889      	adds	r1, r1, r2
 8010438:	e7f1      	b.n	801041e <_vfiprintf_r+0x1be>
 801043a:	aa07      	add	r2, sp, #28
 801043c:	9200      	str	r2, [sp, #0]
 801043e:	0021      	movs	r1, r4
 8010440:	003a      	movs	r2, r7
 8010442:	4b14      	ldr	r3, [pc, #80]	@ (8010494 <_vfiprintf_r+0x234>)
 8010444:	9803      	ldr	r0, [sp, #12]
 8010446:	e000      	b.n	801044a <_vfiprintf_r+0x1ea>
 8010448:	bf00      	nop
 801044a:	9004      	str	r0, [sp, #16]
 801044c:	9b04      	ldr	r3, [sp, #16]
 801044e:	3301      	adds	r3, #1
 8010450:	d1d6      	bne.n	8010400 <_vfiprintf_r+0x1a0>
 8010452:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8010454:	07db      	lsls	r3, r3, #31
 8010456:	d405      	bmi.n	8010464 <_vfiprintf_r+0x204>
 8010458:	89bb      	ldrh	r3, [r7, #12]
 801045a:	059b      	lsls	r3, r3, #22
 801045c:	d402      	bmi.n	8010464 <_vfiprintf_r+0x204>
 801045e:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8010460:	f7fe fc30 	bl	800ecc4 <__retarget_lock_release_recursive>
 8010464:	89bb      	ldrh	r3, [r7, #12]
 8010466:	065b      	lsls	r3, r3, #25
 8010468:	d500      	bpl.n	801046c <_vfiprintf_r+0x20c>
 801046a:	e71e      	b.n	80102aa <_vfiprintf_r+0x4a>
 801046c:	980d      	ldr	r0, [sp, #52]	@ 0x34
 801046e:	e71e      	b.n	80102ae <_vfiprintf_r+0x4e>
 8010470:	aa07      	add	r2, sp, #28
 8010472:	9200      	str	r2, [sp, #0]
 8010474:	0021      	movs	r1, r4
 8010476:	003a      	movs	r2, r7
 8010478:	4b06      	ldr	r3, [pc, #24]	@ (8010494 <_vfiprintf_r+0x234>)
 801047a:	9803      	ldr	r0, [sp, #12]
 801047c:	f000 f87c 	bl	8010578 <_printf_i>
 8010480:	e7e3      	b.n	801044a <_vfiprintf_r+0x1ea>
 8010482:	46c0      	nop			@ (mov r8, r8)
 8010484:	08011e97 	.word	0x08011e97
 8010488:	08011e9d 	.word	0x08011e9d
 801048c:	08011ea1 	.word	0x08011ea1
 8010490:	00000000 	.word	0x00000000
 8010494:	0801023b 	.word	0x0801023b

08010498 <_printf_common>:
 8010498:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801049a:	0016      	movs	r6, r2
 801049c:	9301      	str	r3, [sp, #4]
 801049e:	688a      	ldr	r2, [r1, #8]
 80104a0:	690b      	ldr	r3, [r1, #16]
 80104a2:	000c      	movs	r4, r1
 80104a4:	9000      	str	r0, [sp, #0]
 80104a6:	4293      	cmp	r3, r2
 80104a8:	da00      	bge.n	80104ac <_printf_common+0x14>
 80104aa:	0013      	movs	r3, r2
 80104ac:	0022      	movs	r2, r4
 80104ae:	6033      	str	r3, [r6, #0]
 80104b0:	3243      	adds	r2, #67	@ 0x43
 80104b2:	7812      	ldrb	r2, [r2, #0]
 80104b4:	2a00      	cmp	r2, #0
 80104b6:	d001      	beq.n	80104bc <_printf_common+0x24>
 80104b8:	3301      	adds	r3, #1
 80104ba:	6033      	str	r3, [r6, #0]
 80104bc:	6823      	ldr	r3, [r4, #0]
 80104be:	069b      	lsls	r3, r3, #26
 80104c0:	d502      	bpl.n	80104c8 <_printf_common+0x30>
 80104c2:	6833      	ldr	r3, [r6, #0]
 80104c4:	3302      	adds	r3, #2
 80104c6:	6033      	str	r3, [r6, #0]
 80104c8:	6822      	ldr	r2, [r4, #0]
 80104ca:	2306      	movs	r3, #6
 80104cc:	0015      	movs	r5, r2
 80104ce:	401d      	ands	r5, r3
 80104d0:	421a      	tst	r2, r3
 80104d2:	d027      	beq.n	8010524 <_printf_common+0x8c>
 80104d4:	0023      	movs	r3, r4
 80104d6:	3343      	adds	r3, #67	@ 0x43
 80104d8:	781b      	ldrb	r3, [r3, #0]
 80104da:	1e5a      	subs	r2, r3, #1
 80104dc:	4193      	sbcs	r3, r2
 80104de:	6822      	ldr	r2, [r4, #0]
 80104e0:	0692      	lsls	r2, r2, #26
 80104e2:	d430      	bmi.n	8010546 <_printf_common+0xae>
 80104e4:	0022      	movs	r2, r4
 80104e6:	9901      	ldr	r1, [sp, #4]
 80104e8:	9800      	ldr	r0, [sp, #0]
 80104ea:	9d08      	ldr	r5, [sp, #32]
 80104ec:	3243      	adds	r2, #67	@ 0x43
 80104ee:	47a8      	blx	r5
 80104f0:	3001      	adds	r0, #1
 80104f2:	d025      	beq.n	8010540 <_printf_common+0xa8>
 80104f4:	2206      	movs	r2, #6
 80104f6:	6823      	ldr	r3, [r4, #0]
 80104f8:	2500      	movs	r5, #0
 80104fa:	4013      	ands	r3, r2
 80104fc:	2b04      	cmp	r3, #4
 80104fe:	d105      	bne.n	801050c <_printf_common+0x74>
 8010500:	6833      	ldr	r3, [r6, #0]
 8010502:	68e5      	ldr	r5, [r4, #12]
 8010504:	1aed      	subs	r5, r5, r3
 8010506:	43eb      	mvns	r3, r5
 8010508:	17db      	asrs	r3, r3, #31
 801050a:	401d      	ands	r5, r3
 801050c:	68a3      	ldr	r3, [r4, #8]
 801050e:	6922      	ldr	r2, [r4, #16]
 8010510:	4293      	cmp	r3, r2
 8010512:	dd01      	ble.n	8010518 <_printf_common+0x80>
 8010514:	1a9b      	subs	r3, r3, r2
 8010516:	18ed      	adds	r5, r5, r3
 8010518:	2600      	movs	r6, #0
 801051a:	42b5      	cmp	r5, r6
 801051c:	d120      	bne.n	8010560 <_printf_common+0xc8>
 801051e:	2000      	movs	r0, #0
 8010520:	e010      	b.n	8010544 <_printf_common+0xac>
 8010522:	3501      	adds	r5, #1
 8010524:	68e3      	ldr	r3, [r4, #12]
 8010526:	6832      	ldr	r2, [r6, #0]
 8010528:	1a9b      	subs	r3, r3, r2
 801052a:	42ab      	cmp	r3, r5
 801052c:	ddd2      	ble.n	80104d4 <_printf_common+0x3c>
 801052e:	0022      	movs	r2, r4
 8010530:	2301      	movs	r3, #1
 8010532:	9901      	ldr	r1, [sp, #4]
 8010534:	9800      	ldr	r0, [sp, #0]
 8010536:	9f08      	ldr	r7, [sp, #32]
 8010538:	3219      	adds	r2, #25
 801053a:	47b8      	blx	r7
 801053c:	3001      	adds	r0, #1
 801053e:	d1f0      	bne.n	8010522 <_printf_common+0x8a>
 8010540:	2001      	movs	r0, #1
 8010542:	4240      	negs	r0, r0
 8010544:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8010546:	2030      	movs	r0, #48	@ 0x30
 8010548:	18e1      	adds	r1, r4, r3
 801054a:	3143      	adds	r1, #67	@ 0x43
 801054c:	7008      	strb	r0, [r1, #0]
 801054e:	0021      	movs	r1, r4
 8010550:	1c5a      	adds	r2, r3, #1
 8010552:	3145      	adds	r1, #69	@ 0x45
 8010554:	7809      	ldrb	r1, [r1, #0]
 8010556:	18a2      	adds	r2, r4, r2
 8010558:	3243      	adds	r2, #67	@ 0x43
 801055a:	3302      	adds	r3, #2
 801055c:	7011      	strb	r1, [r2, #0]
 801055e:	e7c1      	b.n	80104e4 <_printf_common+0x4c>
 8010560:	0022      	movs	r2, r4
 8010562:	2301      	movs	r3, #1
 8010564:	9901      	ldr	r1, [sp, #4]
 8010566:	9800      	ldr	r0, [sp, #0]
 8010568:	9f08      	ldr	r7, [sp, #32]
 801056a:	321a      	adds	r2, #26
 801056c:	47b8      	blx	r7
 801056e:	3001      	adds	r0, #1
 8010570:	d0e6      	beq.n	8010540 <_printf_common+0xa8>
 8010572:	3601      	adds	r6, #1
 8010574:	e7d1      	b.n	801051a <_printf_common+0x82>
	...

08010578 <_printf_i>:
 8010578:	b5f0      	push	{r4, r5, r6, r7, lr}
 801057a:	b08b      	sub	sp, #44	@ 0x2c
 801057c:	9206      	str	r2, [sp, #24]
 801057e:	000a      	movs	r2, r1
 8010580:	3243      	adds	r2, #67	@ 0x43
 8010582:	9307      	str	r3, [sp, #28]
 8010584:	9005      	str	r0, [sp, #20]
 8010586:	9203      	str	r2, [sp, #12]
 8010588:	7e0a      	ldrb	r2, [r1, #24]
 801058a:	000c      	movs	r4, r1
 801058c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801058e:	2a78      	cmp	r2, #120	@ 0x78
 8010590:	d809      	bhi.n	80105a6 <_printf_i+0x2e>
 8010592:	2a62      	cmp	r2, #98	@ 0x62
 8010594:	d80b      	bhi.n	80105ae <_printf_i+0x36>
 8010596:	2a00      	cmp	r2, #0
 8010598:	d100      	bne.n	801059c <_printf_i+0x24>
 801059a:	e0ba      	b.n	8010712 <_printf_i+0x19a>
 801059c:	497a      	ldr	r1, [pc, #488]	@ (8010788 <_printf_i+0x210>)
 801059e:	9104      	str	r1, [sp, #16]
 80105a0:	2a58      	cmp	r2, #88	@ 0x58
 80105a2:	d100      	bne.n	80105a6 <_printf_i+0x2e>
 80105a4:	e08e      	b.n	80106c4 <_printf_i+0x14c>
 80105a6:	0025      	movs	r5, r4
 80105a8:	3542      	adds	r5, #66	@ 0x42
 80105aa:	702a      	strb	r2, [r5, #0]
 80105ac:	e022      	b.n	80105f4 <_printf_i+0x7c>
 80105ae:	0010      	movs	r0, r2
 80105b0:	3863      	subs	r0, #99	@ 0x63
 80105b2:	2815      	cmp	r0, #21
 80105b4:	d8f7      	bhi.n	80105a6 <_printf_i+0x2e>
 80105b6:	f7ef fdc1 	bl	800013c <__gnu_thumb1_case_shi>
 80105ba:	0016      	.short	0x0016
 80105bc:	fff6001f 	.word	0xfff6001f
 80105c0:	fff6fff6 	.word	0xfff6fff6
 80105c4:	001ffff6 	.word	0x001ffff6
 80105c8:	fff6fff6 	.word	0xfff6fff6
 80105cc:	fff6fff6 	.word	0xfff6fff6
 80105d0:	0036009f 	.word	0x0036009f
 80105d4:	fff6007e 	.word	0xfff6007e
 80105d8:	00b0fff6 	.word	0x00b0fff6
 80105dc:	0036fff6 	.word	0x0036fff6
 80105e0:	fff6fff6 	.word	0xfff6fff6
 80105e4:	0082      	.short	0x0082
 80105e6:	0025      	movs	r5, r4
 80105e8:	681a      	ldr	r2, [r3, #0]
 80105ea:	3542      	adds	r5, #66	@ 0x42
 80105ec:	1d11      	adds	r1, r2, #4
 80105ee:	6019      	str	r1, [r3, #0]
 80105f0:	6813      	ldr	r3, [r2, #0]
 80105f2:	702b      	strb	r3, [r5, #0]
 80105f4:	2301      	movs	r3, #1
 80105f6:	e09e      	b.n	8010736 <_printf_i+0x1be>
 80105f8:	6818      	ldr	r0, [r3, #0]
 80105fa:	6809      	ldr	r1, [r1, #0]
 80105fc:	1d02      	adds	r2, r0, #4
 80105fe:	060d      	lsls	r5, r1, #24
 8010600:	d50b      	bpl.n	801061a <_printf_i+0xa2>
 8010602:	6806      	ldr	r6, [r0, #0]
 8010604:	601a      	str	r2, [r3, #0]
 8010606:	2e00      	cmp	r6, #0
 8010608:	da03      	bge.n	8010612 <_printf_i+0x9a>
 801060a:	232d      	movs	r3, #45	@ 0x2d
 801060c:	9a03      	ldr	r2, [sp, #12]
 801060e:	4276      	negs	r6, r6
 8010610:	7013      	strb	r3, [r2, #0]
 8010612:	4b5d      	ldr	r3, [pc, #372]	@ (8010788 <_printf_i+0x210>)
 8010614:	270a      	movs	r7, #10
 8010616:	9304      	str	r3, [sp, #16]
 8010618:	e018      	b.n	801064c <_printf_i+0xd4>
 801061a:	6806      	ldr	r6, [r0, #0]
 801061c:	601a      	str	r2, [r3, #0]
 801061e:	0649      	lsls	r1, r1, #25
 8010620:	d5f1      	bpl.n	8010606 <_printf_i+0x8e>
 8010622:	b236      	sxth	r6, r6
 8010624:	e7ef      	b.n	8010606 <_printf_i+0x8e>
 8010626:	6808      	ldr	r0, [r1, #0]
 8010628:	6819      	ldr	r1, [r3, #0]
 801062a:	c940      	ldmia	r1!, {r6}
 801062c:	0605      	lsls	r5, r0, #24
 801062e:	d402      	bmi.n	8010636 <_printf_i+0xbe>
 8010630:	0640      	lsls	r0, r0, #25
 8010632:	d500      	bpl.n	8010636 <_printf_i+0xbe>
 8010634:	b2b6      	uxth	r6, r6
 8010636:	6019      	str	r1, [r3, #0]
 8010638:	4b53      	ldr	r3, [pc, #332]	@ (8010788 <_printf_i+0x210>)
 801063a:	270a      	movs	r7, #10
 801063c:	9304      	str	r3, [sp, #16]
 801063e:	2a6f      	cmp	r2, #111	@ 0x6f
 8010640:	d100      	bne.n	8010644 <_printf_i+0xcc>
 8010642:	3f02      	subs	r7, #2
 8010644:	0023      	movs	r3, r4
 8010646:	2200      	movs	r2, #0
 8010648:	3343      	adds	r3, #67	@ 0x43
 801064a:	701a      	strb	r2, [r3, #0]
 801064c:	6863      	ldr	r3, [r4, #4]
 801064e:	60a3      	str	r3, [r4, #8]
 8010650:	2b00      	cmp	r3, #0
 8010652:	db06      	blt.n	8010662 <_printf_i+0xea>
 8010654:	2104      	movs	r1, #4
 8010656:	6822      	ldr	r2, [r4, #0]
 8010658:	9d03      	ldr	r5, [sp, #12]
 801065a:	438a      	bics	r2, r1
 801065c:	6022      	str	r2, [r4, #0]
 801065e:	4333      	orrs	r3, r6
 8010660:	d00c      	beq.n	801067c <_printf_i+0x104>
 8010662:	9d03      	ldr	r5, [sp, #12]
 8010664:	0030      	movs	r0, r6
 8010666:	0039      	movs	r1, r7
 8010668:	f7ef fdf8 	bl	800025c <__aeabi_uidivmod>
 801066c:	9b04      	ldr	r3, [sp, #16]
 801066e:	3d01      	subs	r5, #1
 8010670:	5c5b      	ldrb	r3, [r3, r1]
 8010672:	702b      	strb	r3, [r5, #0]
 8010674:	0033      	movs	r3, r6
 8010676:	0006      	movs	r6, r0
 8010678:	429f      	cmp	r7, r3
 801067a:	d9f3      	bls.n	8010664 <_printf_i+0xec>
 801067c:	2f08      	cmp	r7, #8
 801067e:	d109      	bne.n	8010694 <_printf_i+0x11c>
 8010680:	6823      	ldr	r3, [r4, #0]
 8010682:	07db      	lsls	r3, r3, #31
 8010684:	d506      	bpl.n	8010694 <_printf_i+0x11c>
 8010686:	6862      	ldr	r2, [r4, #4]
 8010688:	6923      	ldr	r3, [r4, #16]
 801068a:	429a      	cmp	r2, r3
 801068c:	dc02      	bgt.n	8010694 <_printf_i+0x11c>
 801068e:	2330      	movs	r3, #48	@ 0x30
 8010690:	3d01      	subs	r5, #1
 8010692:	702b      	strb	r3, [r5, #0]
 8010694:	9b03      	ldr	r3, [sp, #12]
 8010696:	1b5b      	subs	r3, r3, r5
 8010698:	6123      	str	r3, [r4, #16]
 801069a:	9b07      	ldr	r3, [sp, #28]
 801069c:	0021      	movs	r1, r4
 801069e:	9300      	str	r3, [sp, #0]
 80106a0:	9805      	ldr	r0, [sp, #20]
 80106a2:	9b06      	ldr	r3, [sp, #24]
 80106a4:	aa09      	add	r2, sp, #36	@ 0x24
 80106a6:	f7ff fef7 	bl	8010498 <_printf_common>
 80106aa:	3001      	adds	r0, #1
 80106ac:	d148      	bne.n	8010740 <_printf_i+0x1c8>
 80106ae:	2001      	movs	r0, #1
 80106b0:	4240      	negs	r0, r0
 80106b2:	b00b      	add	sp, #44	@ 0x2c
 80106b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80106b6:	2220      	movs	r2, #32
 80106b8:	6809      	ldr	r1, [r1, #0]
 80106ba:	430a      	orrs	r2, r1
 80106bc:	6022      	str	r2, [r4, #0]
 80106be:	2278      	movs	r2, #120	@ 0x78
 80106c0:	4932      	ldr	r1, [pc, #200]	@ (801078c <_printf_i+0x214>)
 80106c2:	9104      	str	r1, [sp, #16]
 80106c4:	0021      	movs	r1, r4
 80106c6:	3145      	adds	r1, #69	@ 0x45
 80106c8:	700a      	strb	r2, [r1, #0]
 80106ca:	6819      	ldr	r1, [r3, #0]
 80106cc:	6822      	ldr	r2, [r4, #0]
 80106ce:	c940      	ldmia	r1!, {r6}
 80106d0:	0610      	lsls	r0, r2, #24
 80106d2:	d402      	bmi.n	80106da <_printf_i+0x162>
 80106d4:	0650      	lsls	r0, r2, #25
 80106d6:	d500      	bpl.n	80106da <_printf_i+0x162>
 80106d8:	b2b6      	uxth	r6, r6
 80106da:	6019      	str	r1, [r3, #0]
 80106dc:	07d3      	lsls	r3, r2, #31
 80106de:	d502      	bpl.n	80106e6 <_printf_i+0x16e>
 80106e0:	2320      	movs	r3, #32
 80106e2:	4313      	orrs	r3, r2
 80106e4:	6023      	str	r3, [r4, #0]
 80106e6:	2e00      	cmp	r6, #0
 80106e8:	d001      	beq.n	80106ee <_printf_i+0x176>
 80106ea:	2710      	movs	r7, #16
 80106ec:	e7aa      	b.n	8010644 <_printf_i+0xcc>
 80106ee:	2220      	movs	r2, #32
 80106f0:	6823      	ldr	r3, [r4, #0]
 80106f2:	4393      	bics	r3, r2
 80106f4:	6023      	str	r3, [r4, #0]
 80106f6:	e7f8      	b.n	80106ea <_printf_i+0x172>
 80106f8:	681a      	ldr	r2, [r3, #0]
 80106fa:	680d      	ldr	r5, [r1, #0]
 80106fc:	1d10      	adds	r0, r2, #4
 80106fe:	6949      	ldr	r1, [r1, #20]
 8010700:	6018      	str	r0, [r3, #0]
 8010702:	6813      	ldr	r3, [r2, #0]
 8010704:	062e      	lsls	r6, r5, #24
 8010706:	d501      	bpl.n	801070c <_printf_i+0x194>
 8010708:	6019      	str	r1, [r3, #0]
 801070a:	e002      	b.n	8010712 <_printf_i+0x19a>
 801070c:	066d      	lsls	r5, r5, #25
 801070e:	d5fb      	bpl.n	8010708 <_printf_i+0x190>
 8010710:	8019      	strh	r1, [r3, #0]
 8010712:	2300      	movs	r3, #0
 8010714:	9d03      	ldr	r5, [sp, #12]
 8010716:	6123      	str	r3, [r4, #16]
 8010718:	e7bf      	b.n	801069a <_printf_i+0x122>
 801071a:	681a      	ldr	r2, [r3, #0]
 801071c:	1d11      	adds	r1, r2, #4
 801071e:	6019      	str	r1, [r3, #0]
 8010720:	6815      	ldr	r5, [r2, #0]
 8010722:	2100      	movs	r1, #0
 8010724:	0028      	movs	r0, r5
 8010726:	6862      	ldr	r2, [r4, #4]
 8010728:	f000 f9a8 	bl	8010a7c <memchr>
 801072c:	2800      	cmp	r0, #0
 801072e:	d001      	beq.n	8010734 <_printf_i+0x1bc>
 8010730:	1b40      	subs	r0, r0, r5
 8010732:	6060      	str	r0, [r4, #4]
 8010734:	6863      	ldr	r3, [r4, #4]
 8010736:	6123      	str	r3, [r4, #16]
 8010738:	2300      	movs	r3, #0
 801073a:	9a03      	ldr	r2, [sp, #12]
 801073c:	7013      	strb	r3, [r2, #0]
 801073e:	e7ac      	b.n	801069a <_printf_i+0x122>
 8010740:	002a      	movs	r2, r5
 8010742:	6923      	ldr	r3, [r4, #16]
 8010744:	9906      	ldr	r1, [sp, #24]
 8010746:	9805      	ldr	r0, [sp, #20]
 8010748:	9d07      	ldr	r5, [sp, #28]
 801074a:	47a8      	blx	r5
 801074c:	3001      	adds	r0, #1
 801074e:	d0ae      	beq.n	80106ae <_printf_i+0x136>
 8010750:	6823      	ldr	r3, [r4, #0]
 8010752:	079b      	lsls	r3, r3, #30
 8010754:	d415      	bmi.n	8010782 <_printf_i+0x20a>
 8010756:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010758:	68e0      	ldr	r0, [r4, #12]
 801075a:	4298      	cmp	r0, r3
 801075c:	daa9      	bge.n	80106b2 <_printf_i+0x13a>
 801075e:	0018      	movs	r0, r3
 8010760:	e7a7      	b.n	80106b2 <_printf_i+0x13a>
 8010762:	0022      	movs	r2, r4
 8010764:	2301      	movs	r3, #1
 8010766:	9906      	ldr	r1, [sp, #24]
 8010768:	9805      	ldr	r0, [sp, #20]
 801076a:	9e07      	ldr	r6, [sp, #28]
 801076c:	3219      	adds	r2, #25
 801076e:	47b0      	blx	r6
 8010770:	3001      	adds	r0, #1
 8010772:	d09c      	beq.n	80106ae <_printf_i+0x136>
 8010774:	3501      	adds	r5, #1
 8010776:	68e3      	ldr	r3, [r4, #12]
 8010778:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801077a:	1a9b      	subs	r3, r3, r2
 801077c:	42ab      	cmp	r3, r5
 801077e:	dcf0      	bgt.n	8010762 <_printf_i+0x1ea>
 8010780:	e7e9      	b.n	8010756 <_printf_i+0x1de>
 8010782:	2500      	movs	r5, #0
 8010784:	e7f7      	b.n	8010776 <_printf_i+0x1fe>
 8010786:	46c0      	nop			@ (mov r8, r8)
 8010788:	08011ea8 	.word	0x08011ea8
 801078c:	08011eb9 	.word	0x08011eb9

08010790 <__sflush_r>:
 8010790:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010792:	220c      	movs	r2, #12
 8010794:	5e8b      	ldrsh	r3, [r1, r2]
 8010796:	0005      	movs	r5, r0
 8010798:	000c      	movs	r4, r1
 801079a:	071a      	lsls	r2, r3, #28
 801079c:	d456      	bmi.n	801084c <__sflush_r+0xbc>
 801079e:	684a      	ldr	r2, [r1, #4]
 80107a0:	2a00      	cmp	r2, #0
 80107a2:	dc02      	bgt.n	80107aa <__sflush_r+0x1a>
 80107a4:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 80107a6:	2a00      	cmp	r2, #0
 80107a8:	dd4e      	ble.n	8010848 <__sflush_r+0xb8>
 80107aa:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 80107ac:	2f00      	cmp	r7, #0
 80107ae:	d04b      	beq.n	8010848 <__sflush_r+0xb8>
 80107b0:	2200      	movs	r2, #0
 80107b2:	2080      	movs	r0, #128	@ 0x80
 80107b4:	682e      	ldr	r6, [r5, #0]
 80107b6:	602a      	str	r2, [r5, #0]
 80107b8:	001a      	movs	r2, r3
 80107ba:	0140      	lsls	r0, r0, #5
 80107bc:	6a21      	ldr	r1, [r4, #32]
 80107be:	4002      	ands	r2, r0
 80107c0:	4203      	tst	r3, r0
 80107c2:	d033      	beq.n	801082c <__sflush_r+0x9c>
 80107c4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80107c6:	89a3      	ldrh	r3, [r4, #12]
 80107c8:	075b      	lsls	r3, r3, #29
 80107ca:	d506      	bpl.n	80107da <__sflush_r+0x4a>
 80107cc:	6863      	ldr	r3, [r4, #4]
 80107ce:	1ad2      	subs	r2, r2, r3
 80107d0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80107d2:	2b00      	cmp	r3, #0
 80107d4:	d001      	beq.n	80107da <__sflush_r+0x4a>
 80107d6:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80107d8:	1ad2      	subs	r2, r2, r3
 80107da:	2300      	movs	r3, #0
 80107dc:	0028      	movs	r0, r5
 80107de:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 80107e0:	6a21      	ldr	r1, [r4, #32]
 80107e2:	47b8      	blx	r7
 80107e4:	89a2      	ldrh	r2, [r4, #12]
 80107e6:	1c43      	adds	r3, r0, #1
 80107e8:	d106      	bne.n	80107f8 <__sflush_r+0x68>
 80107ea:	6829      	ldr	r1, [r5, #0]
 80107ec:	291d      	cmp	r1, #29
 80107ee:	d846      	bhi.n	801087e <__sflush_r+0xee>
 80107f0:	4b29      	ldr	r3, [pc, #164]	@ (8010898 <__sflush_r+0x108>)
 80107f2:	40cb      	lsrs	r3, r1
 80107f4:	07db      	lsls	r3, r3, #31
 80107f6:	d542      	bpl.n	801087e <__sflush_r+0xee>
 80107f8:	2300      	movs	r3, #0
 80107fa:	6063      	str	r3, [r4, #4]
 80107fc:	6923      	ldr	r3, [r4, #16]
 80107fe:	6023      	str	r3, [r4, #0]
 8010800:	04d2      	lsls	r2, r2, #19
 8010802:	d505      	bpl.n	8010810 <__sflush_r+0x80>
 8010804:	1c43      	adds	r3, r0, #1
 8010806:	d102      	bne.n	801080e <__sflush_r+0x7e>
 8010808:	682b      	ldr	r3, [r5, #0]
 801080a:	2b00      	cmp	r3, #0
 801080c:	d100      	bne.n	8010810 <__sflush_r+0x80>
 801080e:	6560      	str	r0, [r4, #84]	@ 0x54
 8010810:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010812:	602e      	str	r6, [r5, #0]
 8010814:	2900      	cmp	r1, #0
 8010816:	d017      	beq.n	8010848 <__sflush_r+0xb8>
 8010818:	0023      	movs	r3, r4
 801081a:	3344      	adds	r3, #68	@ 0x44
 801081c:	4299      	cmp	r1, r3
 801081e:	d002      	beq.n	8010826 <__sflush_r+0x96>
 8010820:	0028      	movs	r0, r5
 8010822:	f7fe fa5f 	bl	800ece4 <_free_r>
 8010826:	2300      	movs	r3, #0
 8010828:	6363      	str	r3, [r4, #52]	@ 0x34
 801082a:	e00d      	b.n	8010848 <__sflush_r+0xb8>
 801082c:	2301      	movs	r3, #1
 801082e:	0028      	movs	r0, r5
 8010830:	47b8      	blx	r7
 8010832:	0002      	movs	r2, r0
 8010834:	1c43      	adds	r3, r0, #1
 8010836:	d1c6      	bne.n	80107c6 <__sflush_r+0x36>
 8010838:	682b      	ldr	r3, [r5, #0]
 801083a:	2b00      	cmp	r3, #0
 801083c:	d0c3      	beq.n	80107c6 <__sflush_r+0x36>
 801083e:	2b1d      	cmp	r3, #29
 8010840:	d001      	beq.n	8010846 <__sflush_r+0xb6>
 8010842:	2b16      	cmp	r3, #22
 8010844:	d11a      	bne.n	801087c <__sflush_r+0xec>
 8010846:	602e      	str	r6, [r5, #0]
 8010848:	2000      	movs	r0, #0
 801084a:	e01e      	b.n	801088a <__sflush_r+0xfa>
 801084c:	690e      	ldr	r6, [r1, #16]
 801084e:	2e00      	cmp	r6, #0
 8010850:	d0fa      	beq.n	8010848 <__sflush_r+0xb8>
 8010852:	680f      	ldr	r7, [r1, #0]
 8010854:	600e      	str	r6, [r1, #0]
 8010856:	1bba      	subs	r2, r7, r6
 8010858:	9201      	str	r2, [sp, #4]
 801085a:	2200      	movs	r2, #0
 801085c:	079b      	lsls	r3, r3, #30
 801085e:	d100      	bne.n	8010862 <__sflush_r+0xd2>
 8010860:	694a      	ldr	r2, [r1, #20]
 8010862:	60a2      	str	r2, [r4, #8]
 8010864:	9b01      	ldr	r3, [sp, #4]
 8010866:	2b00      	cmp	r3, #0
 8010868:	ddee      	ble.n	8010848 <__sflush_r+0xb8>
 801086a:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 801086c:	0032      	movs	r2, r6
 801086e:	001f      	movs	r7, r3
 8010870:	0028      	movs	r0, r5
 8010872:	9b01      	ldr	r3, [sp, #4]
 8010874:	6a21      	ldr	r1, [r4, #32]
 8010876:	47b8      	blx	r7
 8010878:	2800      	cmp	r0, #0
 801087a:	dc07      	bgt.n	801088c <__sflush_r+0xfc>
 801087c:	89a2      	ldrh	r2, [r4, #12]
 801087e:	2340      	movs	r3, #64	@ 0x40
 8010880:	2001      	movs	r0, #1
 8010882:	4313      	orrs	r3, r2
 8010884:	b21b      	sxth	r3, r3
 8010886:	81a3      	strh	r3, [r4, #12]
 8010888:	4240      	negs	r0, r0
 801088a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 801088c:	9b01      	ldr	r3, [sp, #4]
 801088e:	1836      	adds	r6, r6, r0
 8010890:	1a1b      	subs	r3, r3, r0
 8010892:	9301      	str	r3, [sp, #4]
 8010894:	e7e6      	b.n	8010864 <__sflush_r+0xd4>
 8010896:	46c0      	nop			@ (mov r8, r8)
 8010898:	20400001 	.word	0x20400001

0801089c <_fflush_r>:
 801089c:	690b      	ldr	r3, [r1, #16]
 801089e:	b570      	push	{r4, r5, r6, lr}
 80108a0:	0005      	movs	r5, r0
 80108a2:	000c      	movs	r4, r1
 80108a4:	2b00      	cmp	r3, #0
 80108a6:	d102      	bne.n	80108ae <_fflush_r+0x12>
 80108a8:	2500      	movs	r5, #0
 80108aa:	0028      	movs	r0, r5
 80108ac:	bd70      	pop	{r4, r5, r6, pc}
 80108ae:	2800      	cmp	r0, #0
 80108b0:	d004      	beq.n	80108bc <_fflush_r+0x20>
 80108b2:	6a03      	ldr	r3, [r0, #32]
 80108b4:	2b00      	cmp	r3, #0
 80108b6:	d101      	bne.n	80108bc <_fflush_r+0x20>
 80108b8:	f7fe f8ce 	bl	800ea58 <__sinit>
 80108bc:	220c      	movs	r2, #12
 80108be:	5ea3      	ldrsh	r3, [r4, r2]
 80108c0:	2b00      	cmp	r3, #0
 80108c2:	d0f1      	beq.n	80108a8 <_fflush_r+0xc>
 80108c4:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80108c6:	07d2      	lsls	r2, r2, #31
 80108c8:	d404      	bmi.n	80108d4 <_fflush_r+0x38>
 80108ca:	059b      	lsls	r3, r3, #22
 80108cc:	d402      	bmi.n	80108d4 <_fflush_r+0x38>
 80108ce:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80108d0:	f7fe f9f7 	bl	800ecc2 <__retarget_lock_acquire_recursive>
 80108d4:	0028      	movs	r0, r5
 80108d6:	0021      	movs	r1, r4
 80108d8:	f7ff ff5a 	bl	8010790 <__sflush_r>
 80108dc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80108de:	0005      	movs	r5, r0
 80108e0:	07db      	lsls	r3, r3, #31
 80108e2:	d4e2      	bmi.n	80108aa <_fflush_r+0xe>
 80108e4:	89a3      	ldrh	r3, [r4, #12]
 80108e6:	059b      	lsls	r3, r3, #22
 80108e8:	d4df      	bmi.n	80108aa <_fflush_r+0xe>
 80108ea:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80108ec:	f7fe f9ea 	bl	800ecc4 <__retarget_lock_release_recursive>
 80108f0:	e7db      	b.n	80108aa <_fflush_r+0xe>

080108f2 <__swbuf_r>:
 80108f2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80108f4:	0006      	movs	r6, r0
 80108f6:	000d      	movs	r5, r1
 80108f8:	0014      	movs	r4, r2
 80108fa:	2800      	cmp	r0, #0
 80108fc:	d004      	beq.n	8010908 <__swbuf_r+0x16>
 80108fe:	6a03      	ldr	r3, [r0, #32]
 8010900:	2b00      	cmp	r3, #0
 8010902:	d101      	bne.n	8010908 <__swbuf_r+0x16>
 8010904:	f7fe f8a8 	bl	800ea58 <__sinit>
 8010908:	69a3      	ldr	r3, [r4, #24]
 801090a:	60a3      	str	r3, [r4, #8]
 801090c:	89a3      	ldrh	r3, [r4, #12]
 801090e:	071b      	lsls	r3, r3, #28
 8010910:	d502      	bpl.n	8010918 <__swbuf_r+0x26>
 8010912:	6923      	ldr	r3, [r4, #16]
 8010914:	2b00      	cmp	r3, #0
 8010916:	d109      	bne.n	801092c <__swbuf_r+0x3a>
 8010918:	0021      	movs	r1, r4
 801091a:	0030      	movs	r0, r6
 801091c:	f000 f82c 	bl	8010978 <__swsetup_r>
 8010920:	2800      	cmp	r0, #0
 8010922:	d003      	beq.n	801092c <__swbuf_r+0x3a>
 8010924:	2501      	movs	r5, #1
 8010926:	426d      	negs	r5, r5
 8010928:	0028      	movs	r0, r5
 801092a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801092c:	6923      	ldr	r3, [r4, #16]
 801092e:	6820      	ldr	r0, [r4, #0]
 8010930:	b2ef      	uxtb	r7, r5
 8010932:	1ac0      	subs	r0, r0, r3
 8010934:	6963      	ldr	r3, [r4, #20]
 8010936:	b2ed      	uxtb	r5, r5
 8010938:	4283      	cmp	r3, r0
 801093a:	dc05      	bgt.n	8010948 <__swbuf_r+0x56>
 801093c:	0021      	movs	r1, r4
 801093e:	0030      	movs	r0, r6
 8010940:	f7ff ffac 	bl	801089c <_fflush_r>
 8010944:	2800      	cmp	r0, #0
 8010946:	d1ed      	bne.n	8010924 <__swbuf_r+0x32>
 8010948:	68a3      	ldr	r3, [r4, #8]
 801094a:	3001      	adds	r0, #1
 801094c:	3b01      	subs	r3, #1
 801094e:	60a3      	str	r3, [r4, #8]
 8010950:	6823      	ldr	r3, [r4, #0]
 8010952:	1c5a      	adds	r2, r3, #1
 8010954:	6022      	str	r2, [r4, #0]
 8010956:	701f      	strb	r7, [r3, #0]
 8010958:	6963      	ldr	r3, [r4, #20]
 801095a:	4283      	cmp	r3, r0
 801095c:	d004      	beq.n	8010968 <__swbuf_r+0x76>
 801095e:	89a3      	ldrh	r3, [r4, #12]
 8010960:	07db      	lsls	r3, r3, #31
 8010962:	d5e1      	bpl.n	8010928 <__swbuf_r+0x36>
 8010964:	2d0a      	cmp	r5, #10
 8010966:	d1df      	bne.n	8010928 <__swbuf_r+0x36>
 8010968:	0021      	movs	r1, r4
 801096a:	0030      	movs	r0, r6
 801096c:	f7ff ff96 	bl	801089c <_fflush_r>
 8010970:	2800      	cmp	r0, #0
 8010972:	d0d9      	beq.n	8010928 <__swbuf_r+0x36>
 8010974:	e7d6      	b.n	8010924 <__swbuf_r+0x32>
	...

08010978 <__swsetup_r>:
 8010978:	4b2d      	ldr	r3, [pc, #180]	@ (8010a30 <__swsetup_r+0xb8>)
 801097a:	b570      	push	{r4, r5, r6, lr}
 801097c:	0005      	movs	r5, r0
 801097e:	6818      	ldr	r0, [r3, #0]
 8010980:	000c      	movs	r4, r1
 8010982:	2800      	cmp	r0, #0
 8010984:	d004      	beq.n	8010990 <__swsetup_r+0x18>
 8010986:	6a03      	ldr	r3, [r0, #32]
 8010988:	2b00      	cmp	r3, #0
 801098a:	d101      	bne.n	8010990 <__swsetup_r+0x18>
 801098c:	f7fe f864 	bl	800ea58 <__sinit>
 8010990:	220c      	movs	r2, #12
 8010992:	5ea3      	ldrsh	r3, [r4, r2]
 8010994:	071a      	lsls	r2, r3, #28
 8010996:	d423      	bmi.n	80109e0 <__swsetup_r+0x68>
 8010998:	06da      	lsls	r2, r3, #27
 801099a:	d407      	bmi.n	80109ac <__swsetup_r+0x34>
 801099c:	2209      	movs	r2, #9
 801099e:	602a      	str	r2, [r5, #0]
 80109a0:	2240      	movs	r2, #64	@ 0x40
 80109a2:	2001      	movs	r0, #1
 80109a4:	4313      	orrs	r3, r2
 80109a6:	81a3      	strh	r3, [r4, #12]
 80109a8:	4240      	negs	r0, r0
 80109aa:	e03a      	b.n	8010a22 <__swsetup_r+0xaa>
 80109ac:	075b      	lsls	r3, r3, #29
 80109ae:	d513      	bpl.n	80109d8 <__swsetup_r+0x60>
 80109b0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80109b2:	2900      	cmp	r1, #0
 80109b4:	d008      	beq.n	80109c8 <__swsetup_r+0x50>
 80109b6:	0023      	movs	r3, r4
 80109b8:	3344      	adds	r3, #68	@ 0x44
 80109ba:	4299      	cmp	r1, r3
 80109bc:	d002      	beq.n	80109c4 <__swsetup_r+0x4c>
 80109be:	0028      	movs	r0, r5
 80109c0:	f7fe f990 	bl	800ece4 <_free_r>
 80109c4:	2300      	movs	r3, #0
 80109c6:	6363      	str	r3, [r4, #52]	@ 0x34
 80109c8:	2224      	movs	r2, #36	@ 0x24
 80109ca:	89a3      	ldrh	r3, [r4, #12]
 80109cc:	4393      	bics	r3, r2
 80109ce:	81a3      	strh	r3, [r4, #12]
 80109d0:	2300      	movs	r3, #0
 80109d2:	6063      	str	r3, [r4, #4]
 80109d4:	6923      	ldr	r3, [r4, #16]
 80109d6:	6023      	str	r3, [r4, #0]
 80109d8:	2308      	movs	r3, #8
 80109da:	89a2      	ldrh	r2, [r4, #12]
 80109dc:	4313      	orrs	r3, r2
 80109de:	81a3      	strh	r3, [r4, #12]
 80109e0:	6923      	ldr	r3, [r4, #16]
 80109e2:	2b00      	cmp	r3, #0
 80109e4:	d10b      	bne.n	80109fe <__swsetup_r+0x86>
 80109e6:	21a0      	movs	r1, #160	@ 0xa0
 80109e8:	2280      	movs	r2, #128	@ 0x80
 80109ea:	89a3      	ldrh	r3, [r4, #12]
 80109ec:	0089      	lsls	r1, r1, #2
 80109ee:	0092      	lsls	r2, r2, #2
 80109f0:	400b      	ands	r3, r1
 80109f2:	4293      	cmp	r3, r2
 80109f4:	d003      	beq.n	80109fe <__swsetup_r+0x86>
 80109f6:	0021      	movs	r1, r4
 80109f8:	0028      	movs	r0, r5
 80109fa:	f000 f90b 	bl	8010c14 <__smakebuf_r>
 80109fe:	220c      	movs	r2, #12
 8010a00:	5ea3      	ldrsh	r3, [r4, r2]
 8010a02:	2101      	movs	r1, #1
 8010a04:	001a      	movs	r2, r3
 8010a06:	400a      	ands	r2, r1
 8010a08:	420b      	tst	r3, r1
 8010a0a:	d00b      	beq.n	8010a24 <__swsetup_r+0xac>
 8010a0c:	2200      	movs	r2, #0
 8010a0e:	60a2      	str	r2, [r4, #8]
 8010a10:	6962      	ldr	r2, [r4, #20]
 8010a12:	4252      	negs	r2, r2
 8010a14:	61a2      	str	r2, [r4, #24]
 8010a16:	2000      	movs	r0, #0
 8010a18:	6922      	ldr	r2, [r4, #16]
 8010a1a:	4282      	cmp	r2, r0
 8010a1c:	d101      	bne.n	8010a22 <__swsetup_r+0xaa>
 8010a1e:	061a      	lsls	r2, r3, #24
 8010a20:	d4be      	bmi.n	80109a0 <__swsetup_r+0x28>
 8010a22:	bd70      	pop	{r4, r5, r6, pc}
 8010a24:	0799      	lsls	r1, r3, #30
 8010a26:	d400      	bmi.n	8010a2a <__swsetup_r+0xb2>
 8010a28:	6962      	ldr	r2, [r4, #20]
 8010a2a:	60a2      	str	r2, [r4, #8]
 8010a2c:	e7f3      	b.n	8010a16 <__swsetup_r+0x9e>
 8010a2e:	46c0      	nop			@ (mov r8, r8)
 8010a30:	20000b2c 	.word	0x20000b2c

08010a34 <memmove>:
 8010a34:	b510      	push	{r4, lr}
 8010a36:	4288      	cmp	r0, r1
 8010a38:	d902      	bls.n	8010a40 <memmove+0xc>
 8010a3a:	188b      	adds	r3, r1, r2
 8010a3c:	4298      	cmp	r0, r3
 8010a3e:	d308      	bcc.n	8010a52 <memmove+0x1e>
 8010a40:	2300      	movs	r3, #0
 8010a42:	429a      	cmp	r2, r3
 8010a44:	d007      	beq.n	8010a56 <memmove+0x22>
 8010a46:	5ccc      	ldrb	r4, [r1, r3]
 8010a48:	54c4      	strb	r4, [r0, r3]
 8010a4a:	3301      	adds	r3, #1
 8010a4c:	e7f9      	b.n	8010a42 <memmove+0xe>
 8010a4e:	5c8b      	ldrb	r3, [r1, r2]
 8010a50:	5483      	strb	r3, [r0, r2]
 8010a52:	3a01      	subs	r2, #1
 8010a54:	d2fb      	bcs.n	8010a4e <memmove+0x1a>
 8010a56:	bd10      	pop	{r4, pc}

08010a58 <_sbrk_r>:
 8010a58:	2300      	movs	r3, #0
 8010a5a:	b570      	push	{r4, r5, r6, lr}
 8010a5c:	4d06      	ldr	r5, [pc, #24]	@ (8010a78 <_sbrk_r+0x20>)
 8010a5e:	0004      	movs	r4, r0
 8010a60:	0008      	movs	r0, r1
 8010a62:	602b      	str	r3, [r5, #0]
 8010a64:	f7f6 ffc4 	bl	80079f0 <_sbrk>
 8010a68:	1c43      	adds	r3, r0, #1
 8010a6a:	d103      	bne.n	8010a74 <_sbrk_r+0x1c>
 8010a6c:	682b      	ldr	r3, [r5, #0]
 8010a6e:	2b00      	cmp	r3, #0
 8010a70:	d000      	beq.n	8010a74 <_sbrk_r+0x1c>
 8010a72:	6023      	str	r3, [r4, #0]
 8010a74:	bd70      	pop	{r4, r5, r6, pc}
 8010a76:	46c0      	nop			@ (mov r8, r8)
 8010a78:	20001f50 	.word	0x20001f50

08010a7c <memchr>:
 8010a7c:	b2c9      	uxtb	r1, r1
 8010a7e:	1882      	adds	r2, r0, r2
 8010a80:	4290      	cmp	r0, r2
 8010a82:	d101      	bne.n	8010a88 <memchr+0xc>
 8010a84:	2000      	movs	r0, #0
 8010a86:	4770      	bx	lr
 8010a88:	7803      	ldrb	r3, [r0, #0]
 8010a8a:	428b      	cmp	r3, r1
 8010a8c:	d0fb      	beq.n	8010a86 <memchr+0xa>
 8010a8e:	3001      	adds	r0, #1
 8010a90:	e7f6      	b.n	8010a80 <memchr+0x4>
	...

08010a94 <__assert_func>:
 8010a94:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8010a96:	0014      	movs	r4, r2
 8010a98:	001a      	movs	r2, r3
 8010a9a:	4b09      	ldr	r3, [pc, #36]	@ (8010ac0 <__assert_func+0x2c>)
 8010a9c:	0005      	movs	r5, r0
 8010a9e:	681b      	ldr	r3, [r3, #0]
 8010aa0:	000e      	movs	r6, r1
 8010aa2:	68d8      	ldr	r0, [r3, #12]
 8010aa4:	4b07      	ldr	r3, [pc, #28]	@ (8010ac4 <__assert_func+0x30>)
 8010aa6:	2c00      	cmp	r4, #0
 8010aa8:	d101      	bne.n	8010aae <__assert_func+0x1a>
 8010aaa:	4b07      	ldr	r3, [pc, #28]	@ (8010ac8 <__assert_func+0x34>)
 8010aac:	001c      	movs	r4, r3
 8010aae:	4907      	ldr	r1, [pc, #28]	@ (8010acc <__assert_func+0x38>)
 8010ab0:	9301      	str	r3, [sp, #4]
 8010ab2:	9402      	str	r4, [sp, #8]
 8010ab4:	002b      	movs	r3, r5
 8010ab6:	9600      	str	r6, [sp, #0]
 8010ab8:	f000 f872 	bl	8010ba0 <fiprintf>
 8010abc:	f000 f910 	bl	8010ce0 <abort>
 8010ac0:	20000b2c 	.word	0x20000b2c
 8010ac4:	08011eca 	.word	0x08011eca
 8010ac8:	08011f05 	.word	0x08011f05
 8010acc:	08011ed7 	.word	0x08011ed7

08010ad0 <_calloc_r>:
 8010ad0:	b570      	push	{r4, r5, r6, lr}
 8010ad2:	0c0b      	lsrs	r3, r1, #16
 8010ad4:	0c15      	lsrs	r5, r2, #16
 8010ad6:	2b00      	cmp	r3, #0
 8010ad8:	d11e      	bne.n	8010b18 <_calloc_r+0x48>
 8010ada:	2d00      	cmp	r5, #0
 8010adc:	d10c      	bne.n	8010af8 <_calloc_r+0x28>
 8010ade:	b289      	uxth	r1, r1
 8010ae0:	b294      	uxth	r4, r2
 8010ae2:	434c      	muls	r4, r1
 8010ae4:	0021      	movs	r1, r4
 8010ae6:	f7fe fcc3 	bl	800f470 <_malloc_r>
 8010aea:	1e05      	subs	r5, r0, #0
 8010aec:	d01b      	beq.n	8010b26 <_calloc_r+0x56>
 8010aee:	0022      	movs	r2, r4
 8010af0:	2100      	movs	r1, #0
 8010af2:	f7fe f853 	bl	800eb9c <memset>
 8010af6:	e016      	b.n	8010b26 <_calloc_r+0x56>
 8010af8:	1c2b      	adds	r3, r5, #0
 8010afa:	1c0c      	adds	r4, r1, #0
 8010afc:	b289      	uxth	r1, r1
 8010afe:	b292      	uxth	r2, r2
 8010b00:	434a      	muls	r2, r1
 8010b02:	b29b      	uxth	r3, r3
 8010b04:	b2a1      	uxth	r1, r4
 8010b06:	4359      	muls	r1, r3
 8010b08:	0c14      	lsrs	r4, r2, #16
 8010b0a:	190c      	adds	r4, r1, r4
 8010b0c:	0c23      	lsrs	r3, r4, #16
 8010b0e:	d107      	bne.n	8010b20 <_calloc_r+0x50>
 8010b10:	0424      	lsls	r4, r4, #16
 8010b12:	b292      	uxth	r2, r2
 8010b14:	4314      	orrs	r4, r2
 8010b16:	e7e5      	b.n	8010ae4 <_calloc_r+0x14>
 8010b18:	2d00      	cmp	r5, #0
 8010b1a:	d101      	bne.n	8010b20 <_calloc_r+0x50>
 8010b1c:	1c14      	adds	r4, r2, #0
 8010b1e:	e7ed      	b.n	8010afc <_calloc_r+0x2c>
 8010b20:	230c      	movs	r3, #12
 8010b22:	2500      	movs	r5, #0
 8010b24:	6003      	str	r3, [r0, #0]
 8010b26:	0028      	movs	r0, r5
 8010b28:	bd70      	pop	{r4, r5, r6, pc}
	...

08010b2c <malloc>:
 8010b2c:	b510      	push	{r4, lr}
 8010b2e:	4b03      	ldr	r3, [pc, #12]	@ (8010b3c <malloc+0x10>)
 8010b30:	0001      	movs	r1, r0
 8010b32:	6818      	ldr	r0, [r3, #0]
 8010b34:	f7fe fc9c 	bl	800f470 <_malloc_r>
 8010b38:	bd10      	pop	{r4, pc}
 8010b3a:	46c0      	nop			@ (mov r8, r8)
 8010b3c:	20000b2c 	.word	0x20000b2c

08010b40 <_realloc_r>:
 8010b40:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010b42:	0006      	movs	r6, r0
 8010b44:	000c      	movs	r4, r1
 8010b46:	0015      	movs	r5, r2
 8010b48:	2900      	cmp	r1, #0
 8010b4a:	d105      	bne.n	8010b58 <_realloc_r+0x18>
 8010b4c:	0011      	movs	r1, r2
 8010b4e:	f7fe fc8f 	bl	800f470 <_malloc_r>
 8010b52:	0004      	movs	r4, r0
 8010b54:	0020      	movs	r0, r4
 8010b56:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8010b58:	2a00      	cmp	r2, #0
 8010b5a:	d103      	bne.n	8010b64 <_realloc_r+0x24>
 8010b5c:	f7fe f8c2 	bl	800ece4 <_free_r>
 8010b60:	002c      	movs	r4, r5
 8010b62:	e7f7      	b.n	8010b54 <_realloc_r+0x14>
 8010b64:	f000 f8c3 	bl	8010cee <_malloc_usable_size_r>
 8010b68:	0007      	movs	r7, r0
 8010b6a:	4285      	cmp	r5, r0
 8010b6c:	d802      	bhi.n	8010b74 <_realloc_r+0x34>
 8010b6e:	0843      	lsrs	r3, r0, #1
 8010b70:	42ab      	cmp	r3, r5
 8010b72:	d3ef      	bcc.n	8010b54 <_realloc_r+0x14>
 8010b74:	0029      	movs	r1, r5
 8010b76:	0030      	movs	r0, r6
 8010b78:	f7fe fc7a 	bl	800f470 <_malloc_r>
 8010b7c:	9001      	str	r0, [sp, #4]
 8010b7e:	2800      	cmp	r0, #0
 8010b80:	d101      	bne.n	8010b86 <_realloc_r+0x46>
 8010b82:	9c01      	ldr	r4, [sp, #4]
 8010b84:	e7e6      	b.n	8010b54 <_realloc_r+0x14>
 8010b86:	002a      	movs	r2, r5
 8010b88:	42bd      	cmp	r5, r7
 8010b8a:	d900      	bls.n	8010b8e <_realloc_r+0x4e>
 8010b8c:	003a      	movs	r2, r7
 8010b8e:	0021      	movs	r1, r4
 8010b90:	9801      	ldr	r0, [sp, #4]
 8010b92:	f7fe f898 	bl	800ecc6 <memcpy>
 8010b96:	0021      	movs	r1, r4
 8010b98:	0030      	movs	r0, r6
 8010b9a:	f7fe f8a3 	bl	800ece4 <_free_r>
 8010b9e:	e7f0      	b.n	8010b82 <_realloc_r+0x42>

08010ba0 <fiprintf>:
 8010ba0:	b40e      	push	{r1, r2, r3}
 8010ba2:	b517      	push	{r0, r1, r2, r4, lr}
 8010ba4:	4c05      	ldr	r4, [pc, #20]	@ (8010bbc <fiprintf+0x1c>)
 8010ba6:	ab05      	add	r3, sp, #20
 8010ba8:	cb04      	ldmia	r3!, {r2}
 8010baa:	0001      	movs	r1, r0
 8010bac:	6820      	ldr	r0, [r4, #0]
 8010bae:	9301      	str	r3, [sp, #4]
 8010bb0:	f7ff fb56 	bl	8010260 <_vfiprintf_r>
 8010bb4:	bc1e      	pop	{r1, r2, r3, r4}
 8010bb6:	bc08      	pop	{r3}
 8010bb8:	b003      	add	sp, #12
 8010bba:	4718      	bx	r3
 8010bbc:	20000b2c 	.word	0x20000b2c

08010bc0 <__swhatbuf_r>:
 8010bc0:	b570      	push	{r4, r5, r6, lr}
 8010bc2:	000e      	movs	r6, r1
 8010bc4:	001d      	movs	r5, r3
 8010bc6:	230e      	movs	r3, #14
 8010bc8:	5ec9      	ldrsh	r1, [r1, r3]
 8010bca:	0014      	movs	r4, r2
 8010bcc:	b096      	sub	sp, #88	@ 0x58
 8010bce:	2900      	cmp	r1, #0
 8010bd0:	da0c      	bge.n	8010bec <__swhatbuf_r+0x2c>
 8010bd2:	89b2      	ldrh	r2, [r6, #12]
 8010bd4:	2380      	movs	r3, #128	@ 0x80
 8010bd6:	0011      	movs	r1, r2
 8010bd8:	4019      	ands	r1, r3
 8010bda:	421a      	tst	r2, r3
 8010bdc:	d114      	bne.n	8010c08 <__swhatbuf_r+0x48>
 8010bde:	2380      	movs	r3, #128	@ 0x80
 8010be0:	00db      	lsls	r3, r3, #3
 8010be2:	2000      	movs	r0, #0
 8010be4:	6029      	str	r1, [r5, #0]
 8010be6:	6023      	str	r3, [r4, #0]
 8010be8:	b016      	add	sp, #88	@ 0x58
 8010bea:	bd70      	pop	{r4, r5, r6, pc}
 8010bec:	466a      	mov	r2, sp
 8010bee:	f000 f853 	bl	8010c98 <_fstat_r>
 8010bf2:	2800      	cmp	r0, #0
 8010bf4:	dbed      	blt.n	8010bd2 <__swhatbuf_r+0x12>
 8010bf6:	23f0      	movs	r3, #240	@ 0xf0
 8010bf8:	9901      	ldr	r1, [sp, #4]
 8010bfa:	021b      	lsls	r3, r3, #8
 8010bfc:	4019      	ands	r1, r3
 8010bfe:	4b04      	ldr	r3, [pc, #16]	@ (8010c10 <__swhatbuf_r+0x50>)
 8010c00:	18c9      	adds	r1, r1, r3
 8010c02:	424b      	negs	r3, r1
 8010c04:	4159      	adcs	r1, r3
 8010c06:	e7ea      	b.n	8010bde <__swhatbuf_r+0x1e>
 8010c08:	2100      	movs	r1, #0
 8010c0a:	2340      	movs	r3, #64	@ 0x40
 8010c0c:	e7e9      	b.n	8010be2 <__swhatbuf_r+0x22>
 8010c0e:	46c0      	nop			@ (mov r8, r8)
 8010c10:	ffffe000 	.word	0xffffe000

08010c14 <__smakebuf_r>:
 8010c14:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010c16:	2602      	movs	r6, #2
 8010c18:	898b      	ldrh	r3, [r1, #12]
 8010c1a:	0005      	movs	r5, r0
 8010c1c:	000c      	movs	r4, r1
 8010c1e:	b085      	sub	sp, #20
 8010c20:	4233      	tst	r3, r6
 8010c22:	d007      	beq.n	8010c34 <__smakebuf_r+0x20>
 8010c24:	0023      	movs	r3, r4
 8010c26:	3347      	adds	r3, #71	@ 0x47
 8010c28:	6023      	str	r3, [r4, #0]
 8010c2a:	6123      	str	r3, [r4, #16]
 8010c2c:	2301      	movs	r3, #1
 8010c2e:	6163      	str	r3, [r4, #20]
 8010c30:	b005      	add	sp, #20
 8010c32:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010c34:	ab03      	add	r3, sp, #12
 8010c36:	aa02      	add	r2, sp, #8
 8010c38:	f7ff ffc2 	bl	8010bc0 <__swhatbuf_r>
 8010c3c:	9f02      	ldr	r7, [sp, #8]
 8010c3e:	9001      	str	r0, [sp, #4]
 8010c40:	0039      	movs	r1, r7
 8010c42:	0028      	movs	r0, r5
 8010c44:	f7fe fc14 	bl	800f470 <_malloc_r>
 8010c48:	2800      	cmp	r0, #0
 8010c4a:	d108      	bne.n	8010c5e <__smakebuf_r+0x4a>
 8010c4c:	220c      	movs	r2, #12
 8010c4e:	5ea3      	ldrsh	r3, [r4, r2]
 8010c50:	059a      	lsls	r2, r3, #22
 8010c52:	d4ed      	bmi.n	8010c30 <__smakebuf_r+0x1c>
 8010c54:	2203      	movs	r2, #3
 8010c56:	4393      	bics	r3, r2
 8010c58:	431e      	orrs	r6, r3
 8010c5a:	81a6      	strh	r6, [r4, #12]
 8010c5c:	e7e2      	b.n	8010c24 <__smakebuf_r+0x10>
 8010c5e:	2380      	movs	r3, #128	@ 0x80
 8010c60:	89a2      	ldrh	r2, [r4, #12]
 8010c62:	6020      	str	r0, [r4, #0]
 8010c64:	4313      	orrs	r3, r2
 8010c66:	81a3      	strh	r3, [r4, #12]
 8010c68:	9b03      	ldr	r3, [sp, #12]
 8010c6a:	6120      	str	r0, [r4, #16]
 8010c6c:	6167      	str	r7, [r4, #20]
 8010c6e:	2b00      	cmp	r3, #0
 8010c70:	d00c      	beq.n	8010c8c <__smakebuf_r+0x78>
 8010c72:	0028      	movs	r0, r5
 8010c74:	230e      	movs	r3, #14
 8010c76:	5ee1      	ldrsh	r1, [r4, r3]
 8010c78:	f000 f820 	bl	8010cbc <_isatty_r>
 8010c7c:	2800      	cmp	r0, #0
 8010c7e:	d005      	beq.n	8010c8c <__smakebuf_r+0x78>
 8010c80:	2303      	movs	r3, #3
 8010c82:	89a2      	ldrh	r2, [r4, #12]
 8010c84:	439a      	bics	r2, r3
 8010c86:	3b02      	subs	r3, #2
 8010c88:	4313      	orrs	r3, r2
 8010c8a:	81a3      	strh	r3, [r4, #12]
 8010c8c:	89a3      	ldrh	r3, [r4, #12]
 8010c8e:	9a01      	ldr	r2, [sp, #4]
 8010c90:	4313      	orrs	r3, r2
 8010c92:	81a3      	strh	r3, [r4, #12]
 8010c94:	e7cc      	b.n	8010c30 <__smakebuf_r+0x1c>
	...

08010c98 <_fstat_r>:
 8010c98:	2300      	movs	r3, #0
 8010c9a:	b570      	push	{r4, r5, r6, lr}
 8010c9c:	4d06      	ldr	r5, [pc, #24]	@ (8010cb8 <_fstat_r+0x20>)
 8010c9e:	0004      	movs	r4, r0
 8010ca0:	0008      	movs	r0, r1
 8010ca2:	0011      	movs	r1, r2
 8010ca4:	602b      	str	r3, [r5, #0]
 8010ca6:	f7f6 fe81 	bl	80079ac <_fstat>
 8010caa:	1c43      	adds	r3, r0, #1
 8010cac:	d103      	bne.n	8010cb6 <_fstat_r+0x1e>
 8010cae:	682b      	ldr	r3, [r5, #0]
 8010cb0:	2b00      	cmp	r3, #0
 8010cb2:	d000      	beq.n	8010cb6 <_fstat_r+0x1e>
 8010cb4:	6023      	str	r3, [r4, #0]
 8010cb6:	bd70      	pop	{r4, r5, r6, pc}
 8010cb8:	20001f50 	.word	0x20001f50

08010cbc <_isatty_r>:
 8010cbc:	2300      	movs	r3, #0
 8010cbe:	b570      	push	{r4, r5, r6, lr}
 8010cc0:	4d06      	ldr	r5, [pc, #24]	@ (8010cdc <_isatty_r+0x20>)
 8010cc2:	0004      	movs	r4, r0
 8010cc4:	0008      	movs	r0, r1
 8010cc6:	602b      	str	r3, [r5, #0]
 8010cc8:	f7f6 fe7e 	bl	80079c8 <_isatty>
 8010ccc:	1c43      	adds	r3, r0, #1
 8010cce:	d103      	bne.n	8010cd8 <_isatty_r+0x1c>
 8010cd0:	682b      	ldr	r3, [r5, #0]
 8010cd2:	2b00      	cmp	r3, #0
 8010cd4:	d000      	beq.n	8010cd8 <_isatty_r+0x1c>
 8010cd6:	6023      	str	r3, [r4, #0]
 8010cd8:	bd70      	pop	{r4, r5, r6, pc}
 8010cda:	46c0      	nop			@ (mov r8, r8)
 8010cdc:	20001f50 	.word	0x20001f50

08010ce0 <abort>:
 8010ce0:	2006      	movs	r0, #6
 8010ce2:	b510      	push	{r4, lr}
 8010ce4:	f000 f834 	bl	8010d50 <raise>
 8010ce8:	2001      	movs	r0, #1
 8010cea:	f7f6 fe0f 	bl	800790c <_exit>

08010cee <_malloc_usable_size_r>:
 8010cee:	1f0b      	subs	r3, r1, #4
 8010cf0:	681b      	ldr	r3, [r3, #0]
 8010cf2:	1f18      	subs	r0, r3, #4
 8010cf4:	2b00      	cmp	r3, #0
 8010cf6:	da01      	bge.n	8010cfc <_malloc_usable_size_r+0xe>
 8010cf8:	580b      	ldr	r3, [r1, r0]
 8010cfa:	18c0      	adds	r0, r0, r3
 8010cfc:	4770      	bx	lr

08010cfe <_raise_r>:
 8010cfe:	b570      	push	{r4, r5, r6, lr}
 8010d00:	0004      	movs	r4, r0
 8010d02:	000d      	movs	r5, r1
 8010d04:	291f      	cmp	r1, #31
 8010d06:	d904      	bls.n	8010d12 <_raise_r+0x14>
 8010d08:	2316      	movs	r3, #22
 8010d0a:	6003      	str	r3, [r0, #0]
 8010d0c:	2001      	movs	r0, #1
 8010d0e:	4240      	negs	r0, r0
 8010d10:	bd70      	pop	{r4, r5, r6, pc}
 8010d12:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 8010d14:	2b00      	cmp	r3, #0
 8010d16:	d004      	beq.n	8010d22 <_raise_r+0x24>
 8010d18:	008a      	lsls	r2, r1, #2
 8010d1a:	189b      	adds	r3, r3, r2
 8010d1c:	681a      	ldr	r2, [r3, #0]
 8010d1e:	2a00      	cmp	r2, #0
 8010d20:	d108      	bne.n	8010d34 <_raise_r+0x36>
 8010d22:	0020      	movs	r0, r4
 8010d24:	f000 f830 	bl	8010d88 <_getpid_r>
 8010d28:	002a      	movs	r2, r5
 8010d2a:	0001      	movs	r1, r0
 8010d2c:	0020      	movs	r0, r4
 8010d2e:	f000 f819 	bl	8010d64 <_kill_r>
 8010d32:	e7ed      	b.n	8010d10 <_raise_r+0x12>
 8010d34:	2a01      	cmp	r2, #1
 8010d36:	d009      	beq.n	8010d4c <_raise_r+0x4e>
 8010d38:	1c51      	adds	r1, r2, #1
 8010d3a:	d103      	bne.n	8010d44 <_raise_r+0x46>
 8010d3c:	2316      	movs	r3, #22
 8010d3e:	6003      	str	r3, [r0, #0]
 8010d40:	2001      	movs	r0, #1
 8010d42:	e7e5      	b.n	8010d10 <_raise_r+0x12>
 8010d44:	2100      	movs	r1, #0
 8010d46:	0028      	movs	r0, r5
 8010d48:	6019      	str	r1, [r3, #0]
 8010d4a:	4790      	blx	r2
 8010d4c:	2000      	movs	r0, #0
 8010d4e:	e7df      	b.n	8010d10 <_raise_r+0x12>

08010d50 <raise>:
 8010d50:	b510      	push	{r4, lr}
 8010d52:	4b03      	ldr	r3, [pc, #12]	@ (8010d60 <raise+0x10>)
 8010d54:	0001      	movs	r1, r0
 8010d56:	6818      	ldr	r0, [r3, #0]
 8010d58:	f7ff ffd1 	bl	8010cfe <_raise_r>
 8010d5c:	bd10      	pop	{r4, pc}
 8010d5e:	46c0      	nop			@ (mov r8, r8)
 8010d60:	20000b2c 	.word	0x20000b2c

08010d64 <_kill_r>:
 8010d64:	2300      	movs	r3, #0
 8010d66:	b570      	push	{r4, r5, r6, lr}
 8010d68:	4d06      	ldr	r5, [pc, #24]	@ (8010d84 <_kill_r+0x20>)
 8010d6a:	0004      	movs	r4, r0
 8010d6c:	0008      	movs	r0, r1
 8010d6e:	0011      	movs	r1, r2
 8010d70:	602b      	str	r3, [r5, #0]
 8010d72:	f7f6 fdbb 	bl	80078ec <_kill>
 8010d76:	1c43      	adds	r3, r0, #1
 8010d78:	d103      	bne.n	8010d82 <_kill_r+0x1e>
 8010d7a:	682b      	ldr	r3, [r5, #0]
 8010d7c:	2b00      	cmp	r3, #0
 8010d7e:	d000      	beq.n	8010d82 <_kill_r+0x1e>
 8010d80:	6023      	str	r3, [r4, #0]
 8010d82:	bd70      	pop	{r4, r5, r6, pc}
 8010d84:	20001f50 	.word	0x20001f50

08010d88 <_getpid_r>:
 8010d88:	b510      	push	{r4, lr}
 8010d8a:	f7f6 fda9 	bl	80078e0 <_getpid>
 8010d8e:	bd10      	pop	{r4, pc}

08010d90 <fmod>:
 8010d90:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010d92:	0014      	movs	r4, r2
 8010d94:	001d      	movs	r5, r3
 8010d96:	9000      	str	r0, [sp, #0]
 8010d98:	9101      	str	r1, [sp, #4]
 8010d9a:	f000 f92d 	bl	8010ff8 <__ieee754_fmod>
 8010d9e:	0022      	movs	r2, r4
 8010da0:	0006      	movs	r6, r0
 8010da2:	000f      	movs	r7, r1
 8010da4:	9800      	ldr	r0, [sp, #0]
 8010da6:	9901      	ldr	r1, [sp, #4]
 8010da8:	002b      	movs	r3, r5
 8010daa:	f7f2 fc83 	bl	80036b4 <__aeabi_dcmpun>
 8010dae:	2800      	cmp	r0, #0
 8010db0:	d113      	bne.n	8010dda <fmod+0x4a>
 8010db2:	2200      	movs	r2, #0
 8010db4:	2300      	movs	r3, #0
 8010db6:	0020      	movs	r0, r4
 8010db8:	0029      	movs	r1, r5
 8010dba:	f7ef fb4f 	bl	800045c <__aeabi_dcmpeq>
 8010dbe:	2800      	cmp	r0, #0
 8010dc0:	d00b      	beq.n	8010dda <fmod+0x4a>
 8010dc2:	f7fd ff53 	bl	800ec6c <__errno>
 8010dc6:	2321      	movs	r3, #33	@ 0x21
 8010dc8:	2200      	movs	r2, #0
 8010dca:	6003      	str	r3, [r0, #0]
 8010dcc:	2300      	movs	r3, #0
 8010dce:	0010      	movs	r0, r2
 8010dd0:	0019      	movs	r1, r3
 8010dd2:	f7f1 f945 	bl	8002060 <__aeabi_ddiv>
 8010dd6:	0006      	movs	r6, r0
 8010dd8:	000f      	movs	r7, r1
 8010dda:	0030      	movs	r0, r6
 8010ddc:	0039      	movs	r1, r7
 8010dde:	b003      	add	sp, #12
 8010de0:	bdf0      	pop	{r4, r5, r6, r7, pc}

08010de2 <sqrt>:
 8010de2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010de4:	0004      	movs	r4, r0
 8010de6:	000d      	movs	r5, r1
 8010de8:	f000 f822 	bl	8010e30 <__ieee754_sqrt>
 8010dec:	0022      	movs	r2, r4
 8010dee:	0006      	movs	r6, r0
 8010df0:	000f      	movs	r7, r1
 8010df2:	002b      	movs	r3, r5
 8010df4:	0020      	movs	r0, r4
 8010df6:	0029      	movs	r1, r5
 8010df8:	f7f2 fc5c 	bl	80036b4 <__aeabi_dcmpun>
 8010dfc:	2800      	cmp	r0, #0
 8010dfe:	d113      	bne.n	8010e28 <sqrt+0x46>
 8010e00:	2200      	movs	r2, #0
 8010e02:	2300      	movs	r3, #0
 8010e04:	0020      	movs	r0, r4
 8010e06:	0029      	movs	r1, r5
 8010e08:	f7ef fb2e 	bl	8000468 <__aeabi_dcmplt>
 8010e0c:	2800      	cmp	r0, #0
 8010e0e:	d00b      	beq.n	8010e28 <sqrt+0x46>
 8010e10:	f7fd ff2c 	bl	800ec6c <__errno>
 8010e14:	2321      	movs	r3, #33	@ 0x21
 8010e16:	2200      	movs	r2, #0
 8010e18:	6003      	str	r3, [r0, #0]
 8010e1a:	2300      	movs	r3, #0
 8010e1c:	0010      	movs	r0, r2
 8010e1e:	0019      	movs	r1, r3
 8010e20:	f7f1 f91e 	bl	8002060 <__aeabi_ddiv>
 8010e24:	0006      	movs	r6, r0
 8010e26:	000f      	movs	r7, r1
 8010e28:	0030      	movs	r0, r6
 8010e2a:	0039      	movs	r1, r7
 8010e2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08010e30 <__ieee754_sqrt>:
 8010e30:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010e32:	000a      	movs	r2, r1
 8010e34:	000d      	movs	r5, r1
 8010e36:	496b      	ldr	r1, [pc, #428]	@ (8010fe4 <__ieee754_sqrt+0x1b4>)
 8010e38:	0004      	movs	r4, r0
 8010e3a:	0003      	movs	r3, r0
 8010e3c:	0008      	movs	r0, r1
 8010e3e:	b087      	sub	sp, #28
 8010e40:	4028      	ands	r0, r5
 8010e42:	4288      	cmp	r0, r1
 8010e44:	d111      	bne.n	8010e6a <__ieee754_sqrt+0x3a>
 8010e46:	0022      	movs	r2, r4
 8010e48:	002b      	movs	r3, r5
 8010e4a:	0020      	movs	r0, r4
 8010e4c:	0029      	movs	r1, r5
 8010e4e:	f7f1 fd41 	bl	80028d4 <__aeabi_dmul>
 8010e52:	0002      	movs	r2, r0
 8010e54:	000b      	movs	r3, r1
 8010e56:	0020      	movs	r0, r4
 8010e58:	0029      	movs	r1, r5
 8010e5a:	f7f0 fd3b 	bl	80018d4 <__aeabi_dadd>
 8010e5e:	0004      	movs	r4, r0
 8010e60:	000d      	movs	r5, r1
 8010e62:	0020      	movs	r0, r4
 8010e64:	0029      	movs	r1, r5
 8010e66:	b007      	add	sp, #28
 8010e68:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010e6a:	2d00      	cmp	r5, #0
 8010e6c:	dc11      	bgt.n	8010e92 <__ieee754_sqrt+0x62>
 8010e6e:	0069      	lsls	r1, r5, #1
 8010e70:	0849      	lsrs	r1, r1, #1
 8010e72:	4321      	orrs	r1, r4
 8010e74:	d0f5      	beq.n	8010e62 <__ieee754_sqrt+0x32>
 8010e76:	2000      	movs	r0, #0
 8010e78:	4285      	cmp	r5, r0
 8010e7a:	d010      	beq.n	8010e9e <__ieee754_sqrt+0x6e>
 8010e7c:	0022      	movs	r2, r4
 8010e7e:	002b      	movs	r3, r5
 8010e80:	0020      	movs	r0, r4
 8010e82:	0029      	movs	r1, r5
 8010e84:	f7f2 f80c 	bl	8002ea0 <__aeabi_dsub>
 8010e88:	0002      	movs	r2, r0
 8010e8a:	000b      	movs	r3, r1
 8010e8c:	f7f1 f8e8 	bl	8002060 <__aeabi_ddiv>
 8010e90:	e7e5      	b.n	8010e5e <__ieee754_sqrt+0x2e>
 8010e92:	1528      	asrs	r0, r5, #20
 8010e94:	d115      	bne.n	8010ec2 <__ieee754_sqrt+0x92>
 8010e96:	2480      	movs	r4, #128	@ 0x80
 8010e98:	2100      	movs	r1, #0
 8010e9a:	0364      	lsls	r4, r4, #13
 8010e9c:	e007      	b.n	8010eae <__ieee754_sqrt+0x7e>
 8010e9e:	0ada      	lsrs	r2, r3, #11
 8010ea0:	3815      	subs	r0, #21
 8010ea2:	055b      	lsls	r3, r3, #21
 8010ea4:	2a00      	cmp	r2, #0
 8010ea6:	d0fa      	beq.n	8010e9e <__ieee754_sqrt+0x6e>
 8010ea8:	e7f5      	b.n	8010e96 <__ieee754_sqrt+0x66>
 8010eaa:	0052      	lsls	r2, r2, #1
 8010eac:	3101      	adds	r1, #1
 8010eae:	4222      	tst	r2, r4
 8010eb0:	d0fb      	beq.n	8010eaa <__ieee754_sqrt+0x7a>
 8010eb2:	1e4c      	subs	r4, r1, #1
 8010eb4:	1b00      	subs	r0, r0, r4
 8010eb6:	2420      	movs	r4, #32
 8010eb8:	001d      	movs	r5, r3
 8010eba:	1a64      	subs	r4, r4, r1
 8010ebc:	40e5      	lsrs	r5, r4
 8010ebe:	408b      	lsls	r3, r1
 8010ec0:	432a      	orrs	r2, r5
 8010ec2:	4949      	ldr	r1, [pc, #292]	@ (8010fe8 <__ieee754_sqrt+0x1b8>)
 8010ec4:	0312      	lsls	r2, r2, #12
 8010ec6:	1844      	adds	r4, r0, r1
 8010ec8:	2180      	movs	r1, #128	@ 0x80
 8010eca:	0b12      	lsrs	r2, r2, #12
 8010ecc:	0349      	lsls	r1, r1, #13
 8010ece:	4311      	orrs	r1, r2
 8010ed0:	07c0      	lsls	r0, r0, #31
 8010ed2:	d403      	bmi.n	8010edc <__ieee754_sqrt+0xac>
 8010ed4:	0fda      	lsrs	r2, r3, #31
 8010ed6:	0049      	lsls	r1, r1, #1
 8010ed8:	1851      	adds	r1, r2, r1
 8010eda:	005b      	lsls	r3, r3, #1
 8010edc:	2500      	movs	r5, #0
 8010ede:	1062      	asrs	r2, r4, #1
 8010ee0:	0049      	lsls	r1, r1, #1
 8010ee2:	2480      	movs	r4, #128	@ 0x80
 8010ee4:	9205      	str	r2, [sp, #20]
 8010ee6:	0fda      	lsrs	r2, r3, #31
 8010ee8:	1852      	adds	r2, r2, r1
 8010eea:	2016      	movs	r0, #22
 8010eec:	0029      	movs	r1, r5
 8010eee:	005b      	lsls	r3, r3, #1
 8010ef0:	03a4      	lsls	r4, r4, #14
 8010ef2:	190e      	adds	r6, r1, r4
 8010ef4:	4296      	cmp	r6, r2
 8010ef6:	dc02      	bgt.n	8010efe <__ieee754_sqrt+0xce>
 8010ef8:	1931      	adds	r1, r6, r4
 8010efa:	1b92      	subs	r2, r2, r6
 8010efc:	192d      	adds	r5, r5, r4
 8010efe:	0fde      	lsrs	r6, r3, #31
 8010f00:	0052      	lsls	r2, r2, #1
 8010f02:	3801      	subs	r0, #1
 8010f04:	1992      	adds	r2, r2, r6
 8010f06:	005b      	lsls	r3, r3, #1
 8010f08:	0864      	lsrs	r4, r4, #1
 8010f0a:	2800      	cmp	r0, #0
 8010f0c:	d1f1      	bne.n	8010ef2 <__ieee754_sqrt+0xc2>
 8010f0e:	2620      	movs	r6, #32
 8010f10:	2780      	movs	r7, #128	@ 0x80
 8010f12:	0004      	movs	r4, r0
 8010f14:	9604      	str	r6, [sp, #16]
 8010f16:	063f      	lsls	r7, r7, #24
 8010f18:	183e      	adds	r6, r7, r0
 8010f1a:	46b4      	mov	ip, r6
 8010f1c:	428a      	cmp	r2, r1
 8010f1e:	dc02      	bgt.n	8010f26 <__ieee754_sqrt+0xf6>
 8010f20:	d114      	bne.n	8010f4c <__ieee754_sqrt+0x11c>
 8010f22:	429e      	cmp	r6, r3
 8010f24:	d812      	bhi.n	8010f4c <__ieee754_sqrt+0x11c>
 8010f26:	4660      	mov	r0, ip
 8010f28:	4666      	mov	r6, ip
 8010f2a:	19c0      	adds	r0, r0, r7
 8010f2c:	9100      	str	r1, [sp, #0]
 8010f2e:	2e00      	cmp	r6, #0
 8010f30:	da03      	bge.n	8010f3a <__ieee754_sqrt+0x10a>
 8010f32:	43c6      	mvns	r6, r0
 8010f34:	0ff6      	lsrs	r6, r6, #31
 8010f36:	198e      	adds	r6, r1, r6
 8010f38:	9600      	str	r6, [sp, #0]
 8010f3a:	1a52      	subs	r2, r2, r1
 8010f3c:	4563      	cmp	r3, ip
 8010f3e:	4189      	sbcs	r1, r1
 8010f40:	4249      	negs	r1, r1
 8010f42:	1a52      	subs	r2, r2, r1
 8010f44:	4661      	mov	r1, ip
 8010f46:	1a5b      	subs	r3, r3, r1
 8010f48:	9900      	ldr	r1, [sp, #0]
 8010f4a:	19e4      	adds	r4, r4, r7
 8010f4c:	0fde      	lsrs	r6, r3, #31
 8010f4e:	0052      	lsls	r2, r2, #1
 8010f50:	1992      	adds	r2, r2, r6
 8010f52:	9e04      	ldr	r6, [sp, #16]
 8010f54:	005b      	lsls	r3, r3, #1
 8010f56:	3e01      	subs	r6, #1
 8010f58:	087f      	lsrs	r7, r7, #1
 8010f5a:	9604      	str	r6, [sp, #16]
 8010f5c:	2e00      	cmp	r6, #0
 8010f5e:	d1db      	bne.n	8010f18 <__ieee754_sqrt+0xe8>
 8010f60:	431a      	orrs	r2, r3
 8010f62:	d01f      	beq.n	8010fa4 <__ieee754_sqrt+0x174>
 8010f64:	4e21      	ldr	r6, [pc, #132]	@ (8010fec <__ieee754_sqrt+0x1bc>)
 8010f66:	4f22      	ldr	r7, [pc, #136]	@ (8010ff0 <__ieee754_sqrt+0x1c0>)
 8010f68:	6830      	ldr	r0, [r6, #0]
 8010f6a:	6871      	ldr	r1, [r6, #4]
 8010f6c:	683a      	ldr	r2, [r7, #0]
 8010f6e:	687b      	ldr	r3, [r7, #4]
 8010f70:	9200      	str	r2, [sp, #0]
 8010f72:	9301      	str	r3, [sp, #4]
 8010f74:	6832      	ldr	r2, [r6, #0]
 8010f76:	6873      	ldr	r3, [r6, #4]
 8010f78:	9202      	str	r2, [sp, #8]
 8010f7a:	9303      	str	r3, [sp, #12]
 8010f7c:	9a00      	ldr	r2, [sp, #0]
 8010f7e:	9b01      	ldr	r3, [sp, #4]
 8010f80:	f7f1 ff8e 	bl	8002ea0 <__aeabi_dsub>
 8010f84:	0002      	movs	r2, r0
 8010f86:	000b      	movs	r3, r1
 8010f88:	9802      	ldr	r0, [sp, #8]
 8010f8a:	9903      	ldr	r1, [sp, #12]
 8010f8c:	f7ef fa76 	bl	800047c <__aeabi_dcmple>
 8010f90:	2800      	cmp	r0, #0
 8010f92:	d007      	beq.n	8010fa4 <__ieee754_sqrt+0x174>
 8010f94:	6830      	ldr	r0, [r6, #0]
 8010f96:	6871      	ldr	r1, [r6, #4]
 8010f98:	683a      	ldr	r2, [r7, #0]
 8010f9a:	687b      	ldr	r3, [r7, #4]
 8010f9c:	1c67      	adds	r7, r4, #1
 8010f9e:	d10c      	bne.n	8010fba <__ieee754_sqrt+0x18a>
 8010fa0:	9c04      	ldr	r4, [sp, #16]
 8010fa2:	3501      	adds	r5, #1
 8010fa4:	4a13      	ldr	r2, [pc, #76]	@ (8010ff4 <__ieee754_sqrt+0x1c4>)
 8010fa6:	106b      	asrs	r3, r5, #1
 8010fa8:	189b      	adds	r3, r3, r2
 8010faa:	9a05      	ldr	r2, [sp, #20]
 8010fac:	07ed      	lsls	r5, r5, #31
 8010fae:	0864      	lsrs	r4, r4, #1
 8010fb0:	0512      	lsls	r2, r2, #20
 8010fb2:	4325      	orrs	r5, r4
 8010fb4:	0028      	movs	r0, r5
 8010fb6:	18d1      	adds	r1, r2, r3
 8010fb8:	e751      	b.n	8010e5e <__ieee754_sqrt+0x2e>
 8010fba:	f7f0 fc8b 	bl	80018d4 <__aeabi_dadd>
 8010fbe:	6877      	ldr	r7, [r6, #4]
 8010fc0:	6836      	ldr	r6, [r6, #0]
 8010fc2:	0002      	movs	r2, r0
 8010fc4:	000b      	movs	r3, r1
 8010fc6:	0030      	movs	r0, r6
 8010fc8:	0039      	movs	r1, r7
 8010fca:	f7ef fa4d 	bl	8000468 <__aeabi_dcmplt>
 8010fce:	2800      	cmp	r0, #0
 8010fd0:	d004      	beq.n	8010fdc <__ieee754_sqrt+0x1ac>
 8010fd2:	3402      	adds	r4, #2
 8010fd4:	4263      	negs	r3, r4
 8010fd6:	4163      	adcs	r3, r4
 8010fd8:	18ed      	adds	r5, r5, r3
 8010fda:	e7e3      	b.n	8010fa4 <__ieee754_sqrt+0x174>
 8010fdc:	2301      	movs	r3, #1
 8010fde:	3401      	adds	r4, #1
 8010fe0:	439c      	bics	r4, r3
 8010fe2:	e7df      	b.n	8010fa4 <__ieee754_sqrt+0x174>
 8010fe4:	7ff00000 	.word	0x7ff00000
 8010fe8:	fffffc01 	.word	0xfffffc01
 8010fec:	08012160 	.word	0x08012160
 8010ff0:	08012158 	.word	0x08012158
 8010ff4:	3fe00000 	.word	0x3fe00000

08010ff8 <__ieee754_fmod>:
 8010ff8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010ffa:	b087      	sub	sp, #28
 8010ffc:	9200      	str	r2, [sp, #0]
 8010ffe:	9301      	str	r3, [sp, #4]
 8011000:	9b01      	ldr	r3, [sp, #4]
 8011002:	9e00      	ldr	r6, [sp, #0]
 8011004:	005c      	lsls	r4, r3, #1
 8011006:	0863      	lsrs	r3, r4, #1
 8011008:	001c      	movs	r4, r3
 801100a:	469c      	mov	ip, r3
 801100c:	9604      	str	r6, [sp, #16]
 801100e:	4334      	orrs	r4, r6
 8011010:	d00d      	beq.n	801102e <__ieee754_fmod+0x36>
 8011012:	4d7b      	ldr	r5, [pc, #492]	@ (8011200 <__ieee754_fmod+0x208>)
 8011014:	004c      	lsls	r4, r1, #1
 8011016:	9105      	str	r1, [sp, #20]
 8011018:	0864      	lsrs	r4, r4, #1
 801101a:	42ac      	cmp	r4, r5
 801101c:	d807      	bhi.n	801102e <__ieee754_fmod+0x36>
 801101e:	4663      	mov	r3, ip
 8011020:	4275      	negs	r5, r6
 8011022:	4335      	orrs	r5, r6
 8011024:	0fed      	lsrs	r5, r5, #31
 8011026:	431d      	orrs	r5, r3
 8011028:	4b76      	ldr	r3, [pc, #472]	@ (8011204 <__ieee754_fmod+0x20c>)
 801102a:	429d      	cmp	r5, r3
 801102c:	d909      	bls.n	8011042 <__ieee754_fmod+0x4a>
 801102e:	9a00      	ldr	r2, [sp, #0]
 8011030:	9b01      	ldr	r3, [sp, #4]
 8011032:	f7f1 fc4f 	bl	80028d4 <__aeabi_dmul>
 8011036:	0002      	movs	r2, r0
 8011038:	000b      	movs	r3, r1
 801103a:	f7f1 f811 	bl	8002060 <__aeabi_ddiv>
 801103e:	b007      	add	sp, #28
 8011040:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011042:	9b05      	ldr	r3, [sp, #20]
 8011044:	0007      	movs	r7, r0
 8011046:	0fdb      	lsrs	r3, r3, #31
 8011048:	07db      	lsls	r3, r3, #31
 801104a:	0005      	movs	r5, r0
 801104c:	9303      	str	r3, [sp, #12]
 801104e:	4564      	cmp	r4, ip
 8011050:	dc0a      	bgt.n	8011068 <__ieee754_fmod+0x70>
 8011052:	dbf4      	blt.n	801103e <__ieee754_fmod+0x46>
 8011054:	4286      	cmp	r6, r0
 8011056:	d8f2      	bhi.n	801103e <__ieee754_fmod+0x46>
 8011058:	d106      	bne.n	8011068 <__ieee754_fmod+0x70>
 801105a:	9a03      	ldr	r2, [sp, #12]
 801105c:	4b6a      	ldr	r3, [pc, #424]	@ (8011208 <__ieee754_fmod+0x210>)
 801105e:	0f12      	lsrs	r2, r2, #28
 8011060:	189b      	adds	r3, r3, r2
 8011062:	6818      	ldr	r0, [r3, #0]
 8011064:	6859      	ldr	r1, [r3, #4]
 8011066:	e7ea      	b.n	801103e <__ieee754_fmod+0x46>
 8011068:	9b05      	ldr	r3, [sp, #20]
 801106a:	4a66      	ldr	r2, [pc, #408]	@ (8011204 <__ieee754_fmod+0x20c>)
 801106c:	4213      	tst	r3, r2
 801106e:	d14e      	bne.n	801110e <__ieee754_fmod+0x116>
 8011070:	2c00      	cmp	r4, #0
 8011072:	d145      	bne.n	8011100 <__ieee754_fmod+0x108>
 8011074:	0039      	movs	r1, r7
 8011076:	4865      	ldr	r0, [pc, #404]	@ (801120c <__ieee754_fmod+0x214>)
 8011078:	2900      	cmp	r1, #0
 801107a:	dc3e      	bgt.n	80110fa <__ieee754_fmod+0x102>
 801107c:	4b61      	ldr	r3, [pc, #388]	@ (8011204 <__ieee754_fmod+0x20c>)
 801107e:	9a01      	ldr	r2, [sp, #4]
 8011080:	4213      	tst	r3, r2
 8011082:	d152      	bne.n	801112a <__ieee754_fmod+0x132>
 8011084:	4663      	mov	r3, ip
 8011086:	2b00      	cmp	r3, #0
 8011088:	d148      	bne.n	801111c <__ieee754_fmod+0x124>
 801108a:	4960      	ldr	r1, [pc, #384]	@ (801120c <__ieee754_fmod+0x214>)
 801108c:	2e00      	cmp	r6, #0
 801108e:	dc42      	bgt.n	8011116 <__ieee754_fmod+0x11e>
 8011090:	4e5f      	ldr	r6, [pc, #380]	@ (8011210 <__ieee754_fmod+0x218>)
 8011092:	42b0      	cmp	r0, r6
 8011094:	db4e      	blt.n	8011134 <__ieee754_fmod+0x13c>
 8011096:	2480      	movs	r4, #128	@ 0x80
 8011098:	9b05      	ldr	r3, [sp, #20]
 801109a:	0364      	lsls	r4, r4, #13
 801109c:	031f      	lsls	r7, r3, #12
 801109e:	0b3f      	lsrs	r7, r7, #12
 80110a0:	433c      	orrs	r4, r7
 80110a2:	42b1      	cmp	r1, r6
 80110a4:	db5a      	blt.n	801115c <__ieee754_fmod+0x164>
 80110a6:	2280      	movs	r2, #128	@ 0x80
 80110a8:	9b01      	ldr	r3, [sp, #4]
 80110aa:	0352      	lsls	r2, r2, #13
 80110ac:	031b      	lsls	r3, r3, #12
 80110ae:	0b1b      	lsrs	r3, r3, #12
 80110b0:	431a      	orrs	r2, r3
 80110b2:	4694      	mov	ip, r2
 80110b4:	1a40      	subs	r0, r0, r1
 80110b6:	4663      	mov	r3, ip
 80110b8:	9a04      	ldr	r2, [sp, #16]
 80110ba:	1ae3      	subs	r3, r4, r3
 80110bc:	1aaa      	subs	r2, r5, r2
 80110be:	2800      	cmp	r0, #0
 80110c0:	d166      	bne.n	8011190 <__ieee754_fmod+0x198>
 80110c2:	9804      	ldr	r0, [sp, #16]
 80110c4:	4285      	cmp	r5, r0
 80110c6:	4180      	sbcs	r0, r0
 80110c8:	4240      	negs	r0, r0
 80110ca:	1a1b      	subs	r3, r3, r0
 80110cc:	d501      	bpl.n	80110d2 <__ieee754_fmod+0xda>
 80110ce:	002a      	movs	r2, r5
 80110d0:	0023      	movs	r3, r4
 80110d2:	0018      	movs	r0, r3
 80110d4:	4310      	orrs	r0, r2
 80110d6:	d0c0      	beq.n	801105a <__ieee754_fmod+0x62>
 80110d8:	2080      	movs	r0, #128	@ 0x80
 80110da:	0340      	lsls	r0, r0, #13
 80110dc:	4283      	cmp	r3, r0
 80110de:	db6c      	blt.n	80111ba <__ieee754_fmod+0x1c2>
 80110e0:	42b1      	cmp	r1, r6
 80110e2:	db70      	blt.n	80111c6 <__ieee754_fmod+0x1ce>
 80110e4:	484b      	ldr	r0, [pc, #300]	@ (8011214 <__ieee754_fmod+0x21c>)
 80110e6:	181b      	adds	r3, r3, r0
 80110e8:	9803      	ldr	r0, [sp, #12]
 80110ea:	4303      	orrs	r3, r0
 80110ec:	484a      	ldr	r0, [pc, #296]	@ (8011218 <__ieee754_fmod+0x220>)
 80110ee:	1809      	adds	r1, r1, r0
 80110f0:	050c      	lsls	r4, r1, #20
 80110f2:	4323      	orrs	r3, r4
 80110f4:	0019      	movs	r1, r3
 80110f6:	0010      	movs	r0, r2
 80110f8:	e7a1      	b.n	801103e <__ieee754_fmod+0x46>
 80110fa:	3801      	subs	r0, #1
 80110fc:	0049      	lsls	r1, r1, #1
 80110fe:	e7bb      	b.n	8011078 <__ieee754_fmod+0x80>
 8011100:	4843      	ldr	r0, [pc, #268]	@ (8011210 <__ieee754_fmod+0x218>)
 8011102:	02e1      	lsls	r1, r4, #11
 8011104:	2900      	cmp	r1, #0
 8011106:	ddb9      	ble.n	801107c <__ieee754_fmod+0x84>
 8011108:	3801      	subs	r0, #1
 801110a:	0049      	lsls	r1, r1, #1
 801110c:	e7fa      	b.n	8011104 <__ieee754_fmod+0x10c>
 801110e:	4b43      	ldr	r3, [pc, #268]	@ (801121c <__ieee754_fmod+0x224>)
 8011110:	1520      	asrs	r0, r4, #20
 8011112:	18c0      	adds	r0, r0, r3
 8011114:	e7b2      	b.n	801107c <__ieee754_fmod+0x84>
 8011116:	3901      	subs	r1, #1
 8011118:	0076      	lsls	r6, r6, #1
 801111a:	e7b7      	b.n	801108c <__ieee754_fmod+0x94>
 801111c:	493c      	ldr	r1, [pc, #240]	@ (8011210 <__ieee754_fmod+0x218>)
 801111e:	02de      	lsls	r6, r3, #11
 8011120:	2e00      	cmp	r6, #0
 8011122:	ddb5      	ble.n	8011090 <__ieee754_fmod+0x98>
 8011124:	3901      	subs	r1, #1
 8011126:	0076      	lsls	r6, r6, #1
 8011128:	e7fa      	b.n	8011120 <__ieee754_fmod+0x128>
 801112a:	4663      	mov	r3, ip
 801112c:	1519      	asrs	r1, r3, #20
 801112e:	4b3b      	ldr	r3, [pc, #236]	@ (801121c <__ieee754_fmod+0x224>)
 8011130:	18c9      	adds	r1, r1, r3
 8011132:	e7ad      	b.n	8011090 <__ieee754_fmod+0x98>
 8011134:	1a35      	subs	r5, r6, r0
 8011136:	2d1f      	cmp	r5, #31
 8011138:	dc0a      	bgt.n	8011150 <__ieee754_fmod+0x158>
 801113a:	40ac      	lsls	r4, r5
 801113c:	4b38      	ldr	r3, [pc, #224]	@ (8011220 <__ieee754_fmod+0x228>)
 801113e:	0022      	movs	r2, r4
 8011140:	18c4      	adds	r4, r0, r3
 8011142:	003b      	movs	r3, r7
 8011144:	40e3      	lsrs	r3, r4
 8011146:	40af      	lsls	r7, r5
 8011148:	001c      	movs	r4, r3
 801114a:	003d      	movs	r5, r7
 801114c:	4314      	orrs	r4, r2
 801114e:	e7a8      	b.n	80110a2 <__ieee754_fmod+0xaa>
 8011150:	4c34      	ldr	r4, [pc, #208]	@ (8011224 <__ieee754_fmod+0x22c>)
 8011152:	2500      	movs	r5, #0
 8011154:	1a24      	subs	r4, r4, r0
 8011156:	40a7      	lsls	r7, r4
 8011158:	003c      	movs	r4, r7
 801115a:	e7a2      	b.n	80110a2 <__ieee754_fmod+0xaa>
 801115c:	1a77      	subs	r7, r6, r1
 801115e:	2f1f      	cmp	r7, #31
 8011160:	dc0f      	bgt.n	8011182 <__ieee754_fmod+0x18a>
 8011162:	4663      	mov	r3, ip
 8011164:	4a2e      	ldr	r2, [pc, #184]	@ (8011220 <__ieee754_fmod+0x228>)
 8011166:	40bb      	lsls	r3, r7
 8011168:	4694      	mov	ip, r2
 801116a:	448c      	add	ip, r1
 801116c:	9304      	str	r3, [sp, #16]
 801116e:	4663      	mov	r3, ip
 8011170:	9a00      	ldr	r2, [sp, #0]
 8011172:	40da      	lsrs	r2, r3
 8011174:	9b04      	ldr	r3, [sp, #16]
 8011176:	431a      	orrs	r2, r3
 8011178:	9b00      	ldr	r3, [sp, #0]
 801117a:	4694      	mov	ip, r2
 801117c:	40bb      	lsls	r3, r7
 801117e:	9304      	str	r3, [sp, #16]
 8011180:	e798      	b.n	80110b4 <__ieee754_fmod+0xbc>
 8011182:	4b28      	ldr	r3, [pc, #160]	@ (8011224 <__ieee754_fmod+0x22c>)
 8011184:	9a00      	ldr	r2, [sp, #0]
 8011186:	1a5b      	subs	r3, r3, r1
 8011188:	409a      	lsls	r2, r3
 801118a:	2300      	movs	r3, #0
 801118c:	4694      	mov	ip, r2
 801118e:	e7f6      	b.n	801117e <__ieee754_fmod+0x186>
 8011190:	9f04      	ldr	r7, [sp, #16]
 8011192:	42bd      	cmp	r5, r7
 8011194:	41bf      	sbcs	r7, r7
 8011196:	427f      	negs	r7, r7
 8011198:	1bdb      	subs	r3, r3, r7
 801119a:	d505      	bpl.n	80111a8 <__ieee754_fmod+0x1b0>
 801119c:	0feb      	lsrs	r3, r5, #31
 801119e:	0064      	lsls	r4, r4, #1
 80111a0:	18e4      	adds	r4, r4, r3
 80111a2:	006d      	lsls	r5, r5, #1
 80111a4:	3801      	subs	r0, #1
 80111a6:	e786      	b.n	80110b6 <__ieee754_fmod+0xbe>
 80111a8:	001c      	movs	r4, r3
 80111aa:	4314      	orrs	r4, r2
 80111ac:	d100      	bne.n	80111b0 <__ieee754_fmod+0x1b8>
 80111ae:	e754      	b.n	801105a <__ieee754_fmod+0x62>
 80111b0:	005b      	lsls	r3, r3, #1
 80111b2:	0fd4      	lsrs	r4, r2, #31
 80111b4:	191c      	adds	r4, r3, r4
 80111b6:	0055      	lsls	r5, r2, #1
 80111b8:	e7f4      	b.n	80111a4 <__ieee754_fmod+0x1ac>
 80111ba:	0fd4      	lsrs	r4, r2, #31
 80111bc:	005b      	lsls	r3, r3, #1
 80111be:	191b      	adds	r3, r3, r4
 80111c0:	0052      	lsls	r2, r2, #1
 80111c2:	3901      	subs	r1, #1
 80111c4:	e78a      	b.n	80110dc <__ieee754_fmod+0xe4>
 80111c6:	1a76      	subs	r6, r6, r1
 80111c8:	2e14      	cmp	r6, #20
 80111ca:	dc0b      	bgt.n	80111e4 <__ieee754_fmod+0x1ec>
 80111cc:	40f2      	lsrs	r2, r6
 80111ce:	0010      	movs	r0, r2
 80111d0:	4a13      	ldr	r2, [pc, #76]	@ (8011220 <__ieee754_fmod+0x228>)
 80111d2:	1889      	adds	r1, r1, r2
 80111d4:	001a      	movs	r2, r3
 80111d6:	408a      	lsls	r2, r1
 80111d8:	4133      	asrs	r3, r6
 80111da:	4302      	orrs	r2, r0
 80111dc:	9c03      	ldr	r4, [sp, #12]
 80111de:	431c      	orrs	r4, r3
 80111e0:	0021      	movs	r1, r4
 80111e2:	e788      	b.n	80110f6 <__ieee754_fmod+0xfe>
 80111e4:	2e1f      	cmp	r6, #31
 80111e6:	dc06      	bgt.n	80111f6 <__ieee754_fmod+0x1fe>
 80111e8:	480d      	ldr	r0, [pc, #52]	@ (8011220 <__ieee754_fmod+0x228>)
 80111ea:	40f2      	lsrs	r2, r6
 80111ec:	1809      	adds	r1, r1, r0
 80111ee:	408b      	lsls	r3, r1
 80111f0:	431a      	orrs	r2, r3
 80111f2:	9b03      	ldr	r3, [sp, #12]
 80111f4:	e7f2      	b.n	80111dc <__ieee754_fmod+0x1e4>
 80111f6:	4a0b      	ldr	r2, [pc, #44]	@ (8011224 <__ieee754_fmod+0x22c>)
 80111f8:	1a52      	subs	r2, r2, r1
 80111fa:	4113      	asrs	r3, r2
 80111fc:	001a      	movs	r2, r3
 80111fe:	e7f8      	b.n	80111f2 <__ieee754_fmod+0x1fa>
 8011200:	7fefffff 	.word	0x7fefffff
 8011204:	7ff00000 	.word	0x7ff00000
 8011208:	08012168 	.word	0x08012168
 801120c:	fffffbed 	.word	0xfffffbed
 8011210:	fffffc02 	.word	0xfffffc02
 8011214:	fff00000 	.word	0xfff00000
 8011218:	000003ff 	.word	0x000003ff
 801121c:	fffffc01 	.word	0xfffffc01
 8011220:	0000041e 	.word	0x0000041e
 8011224:	fffffbe2 	.word	0xfffffbe2

08011228 <_init>:
 8011228:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801122a:	46c0      	nop			@ (mov r8, r8)
 801122c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801122e:	bc08      	pop	{r3}
 8011230:	469e      	mov	lr, r3
 8011232:	4770      	bx	lr

08011234 <_fini>:
 8011234:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011236:	46c0      	nop			@ (mov r8, r8)
 8011238:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801123a:	bc08      	pop	{r3}
 801123c:	469e      	mov	lr, r3
 801123e:	4770      	bx	lr
