// Seed: 1405227274
module module_0 (
    input supply1 id_0
    , id_3,
    input wand id_1
);
  always_latch begin : LABEL_0
    #(id_0) begin : LABEL_0
      id_3 = id_3;
    end
  end
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    output tri0 id_1,
    input supply1 id_2,
    input tri0 id_3,
    input tri0 id_4,
    output wand id_5,
    input wand id_6,
    output tri0 id_7,
    output tri1 id_8,
    input tri0 id_9,
    output uwire id_10,
    output tri1 id_11,
    output wire id_12,
    input tri id_13,
    output tri1 id_14,
    input tri id_15,
    output supply1 id_16,
    input tri id_17
);
  wire id_19;
  assign id_12 = 1;
  assign id_19 = id_3 * 1;
  module_0 modCall_1 (
      id_4,
      id_13
  );
  wire id_20;
endmodule
