<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\cruza\Documents\FPGA\final1\impl\gwsynthesis\final1.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\cruza\Documents\FPGA\final1\src\LCD.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.02 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Jul 28 03:27:19 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>1109</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>744</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>15</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>XTAL_IN</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>XTAL_IN_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>4.986</td>
<td>200.571
<td>0.000</td>
<td>2.493</td>
<td>XTAL_IN_ibuf/I</td>
<td>XTAL_IN</td>
<td>chip_pll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>chip_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>4.986</td>
<td>200.571
<td>0.000</td>
<td>2.493</td>
<td>XTAL_IN_ibuf/I</td>
<td>XTAL_IN</td>
<td>chip_pll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>29.915</td>
<td>33.429
<td>0.000</td>
<td>14.957</td>
<td>XTAL_IN_ibuf/I</td>
<td>XTAL_IN</td>
<td>chip_pll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>chip_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>14.957</td>
<td>66.857
<td>0.000</td>
<td>7.479</td>
<td>XTAL_IN_ibuf/I</td>
<td>XTAL_IN</td>
<td>chip_pll/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>33.429(MHz)</td>
<td style="color: #FF0000;" class = "error">28.307(MHz)</td>
<td>24</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of XTAL_IN!</h4>
<h4>No timing paths to get frequency of chip_pll/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of chip_pll/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of chip_pll/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>XTAL_IN</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>XTAL_IN</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>-79.061</td>
<td>15</td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-5.412</td>
<td>VGAMod_inst/LineCount_1_s0/Q</td>
<td>VGAMod_inst/SDRAMAddr_8_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>29.915</td>
<td>0.000</td>
<td>34.926</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-5.410</td>
<td>VGAMod_inst/LineCount_1_s0/Q</td>
<td>VGAMod_inst/SDRAMAddr_7_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>29.915</td>
<td>0.000</td>
<td>34.925</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-5.400</td>
<td>VGAMod_inst/LineCount_1_s0/Q</td>
<td>VGAMod_inst/SDRAMAddr_6_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>29.915</td>
<td>0.000</td>
<td>34.915</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-5.400</td>
<td>VGAMod_inst/LineCount_1_s0/Q</td>
<td>VGAMod_inst/SDRAMAddr_12_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>29.915</td>
<td>0.000</td>
<td>34.915</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-5.333</td>
<td>VGAMod_inst/LineCount_1_s0/Q</td>
<td>VGAMod_inst/SDRAMAddr_14_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>29.915</td>
<td>0.000</td>
<td>34.848</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-5.332</td>
<td>VGAMod_inst/LineCount_1_s0/Q</td>
<td>VGAMod_inst/SDRAMAddr_3_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>29.915</td>
<td>0.000</td>
<td>34.846</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-5.332</td>
<td>VGAMod_inst/LineCount_1_s0/Q</td>
<td>VGAMod_inst/SDRAMAddr_5_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>29.915</td>
<td>0.000</td>
<td>34.846</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-5.332</td>
<td>VGAMod_inst/LineCount_1_s0/Q</td>
<td>VGAMod_inst/SDRAMAddr_11_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>29.915</td>
<td>0.000</td>
<td>34.846</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-5.293</td>
<td>VGAMod_inst/LineCount_1_s0/Q</td>
<td>VGAMod_inst/SDRAMAddr_2_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>29.915</td>
<td>0.000</td>
<td>34.808</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-5.261</td>
<td>VGAMod_inst/LineCount_1_s0/Q</td>
<td>VGAMod_inst/SDRAMAddr_1_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>29.915</td>
<td>0.000</td>
<td>34.775</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-5.261</td>
<td>VGAMod_inst/LineCount_1_s0/Q</td>
<td>VGAMod_inst/SDRAMAddr_9_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>29.915</td>
<td>0.000</td>
<td>34.775</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-5.123</td>
<td>VGAMod_inst/LineCount_1_s0/Q</td>
<td>VGAMod_inst/SDRAMAddr_4_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>29.915</td>
<td>0.000</td>
<td>34.638</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-5.123</td>
<td>VGAMod_inst/LineCount_1_s0/Q</td>
<td>VGAMod_inst/SDRAMAddr_10_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>29.915</td>
<td>0.000</td>
<td>34.638</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-5.122</td>
<td>VGAMod_inst/LineCount_1_s0/Q</td>
<td>VGAMod_inst/SDRAMAddr_13_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>29.915</td>
<td>0.000</td>
<td>34.636</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-4.927</td>
<td>VGAMod_inst/LineCount_1_s0/Q</td>
<td>VGAMod_inst/SDRAMAddr_0_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>29.915</td>
<td>0.000</td>
<td>34.442</td>
</tr>
<tr>
<td>16</td>
<td>19.946</td>
<td>VGAMod_inst/PixelCount_0_s0/Q</td>
<td>VGAMod_inst/PixelCount_14_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>29.915</td>
<td>0.000</td>
<td>9.569</td>
</tr>
<tr>
<td>17</td>
<td>20.013</td>
<td>VGAMod_inst/PixelCount_0_s0/Q</td>
<td>VGAMod_inst/PixelCount_13_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>29.915</td>
<td>0.000</td>
<td>9.502</td>
</tr>
<tr>
<td>18</td>
<td>20.457</td>
<td>VGAMod_inst/PixelCount_0_s0/Q</td>
<td>VGAMod_inst/PixelCount_15_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>29.915</td>
<td>0.000</td>
<td>9.058</td>
</tr>
<tr>
<td>19</td>
<td>20.592</td>
<td>VGAMod_inst/LineCount_1_s0/Q</td>
<td>VGAMod_inst/LineCount_15_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>29.915</td>
<td>0.000</td>
<td>8.922</td>
</tr>
<tr>
<td>20</td>
<td>20.592</td>
<td>VGAMod_inst/LineCount_1_s0/Q</td>
<td>VGAMod_inst/LineCount_14_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>29.915</td>
<td>0.000</td>
<td>8.922</td>
</tr>
<tr>
<td>21</td>
<td>20.792</td>
<td>VGAMod_inst/LineCount_1_s0/Q</td>
<td>VGAMod_inst/LineCount_13_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>29.915</td>
<td>0.000</td>
<td>8.722</td>
</tr>
<tr>
<td>22</td>
<td>20.855</td>
<td>VGAMod_inst/PixelCount_12_s0/Q</td>
<td>VGAMod_inst/PixelCount_10_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>29.915</td>
<td>0.000</td>
<td>8.659</td>
</tr>
<tr>
<td>23</td>
<td>21.716</td>
<td>VGAMod_inst/PixelCount_12_s0/Q</td>
<td>VGAMod_inst/LineCount_1_s0/CE</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>29.915</td>
<td>0.000</td>
<td>8.155</td>
</tr>
<tr>
<td>24</td>
<td>21.716</td>
<td>VGAMod_inst/PixelCount_12_s0/Q</td>
<td>VGAMod_inst/LineCount_11_s0/CE</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>29.915</td>
<td>0.000</td>
<td>8.155</td>
</tr>
<tr>
<td>25</td>
<td>21.716</td>
<td>VGAMod_inst/PixelCount_12_s0/Q</td>
<td>VGAMod_inst/LineCount_13_s0/CE</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>29.915</td>
<td>0.000</td>
<td>8.155</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.708</td>
<td>VGAMod_inst/LineCount_15_s0/Q</td>
<td>VGAMod_inst/LineCount_15_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>2</td>
<td>0.709</td>
<td>VGAMod_inst/LineCount_0_s1/Q</td>
<td>VGAMod_inst/LineCount_0_s1/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>3</td>
<td>0.710</td>
<td>VGAMod_inst/PixelCount_5_s0/Q</td>
<td>VGAMod_inst/PixelCount_5_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>4</td>
<td>0.710</td>
<td>VGAMod_inst/PixelCount_6_s0/Q</td>
<td>VGAMod_inst/PixelCount_6_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>5</td>
<td>0.710</td>
<td>VGAMod_inst/PixelCount_14_s0/Q</td>
<td>VGAMod_inst/PixelCount_14_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>6</td>
<td>0.710</td>
<td>VGAMod_inst/PixelCount_15_s0/Q</td>
<td>VGAMod_inst/PixelCount_15_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>7</td>
<td>0.711</td>
<td>VGAMod_inst/PixelCount_9_s0/Q</td>
<td>VGAMod_inst/PixelCount_9_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>8</td>
<td>0.711</td>
<td>VGAMod_inst/LineCount_2_s0/Q</td>
<td>VGAMod_inst/LineCount_2_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>9</td>
<td>0.712</td>
<td>VGAMod_inst/PixelCount_10_s0/Q</td>
<td>VGAMod_inst/PixelCount_10_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.712</td>
</tr>
<tr>
<td>10</td>
<td>0.712</td>
<td>VGAMod_inst/LineCount_10_s0/Q</td>
<td>VGAMod_inst/LineCount_10_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.712</td>
</tr>
<tr>
<td>11</td>
<td>0.744</td>
<td>VGAMod_inst/SDRAMAddr_13_s0/Q</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_10/AD[13]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.898</td>
</tr>
<tr>
<td>12</td>
<td>0.744</td>
<td>VGAMod_inst/SDRAMAddr_13_s0/Q</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_8/AD[13]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.898</td>
</tr>
<tr>
<td>13</td>
<td>0.785</td>
<td>VGAMod_inst/SDRAMAddr_9_s0/Q</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_8/AD[9]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.939</td>
</tr>
<tr>
<td>14</td>
<td>0.893</td>
<td>VGAMod_inst/PixelCount_12_s0/Q</td>
<td>VGAMod_inst/PixelCount_12_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.893</td>
</tr>
<tr>
<td>15</td>
<td>0.895</td>
<td>VGAMod_inst/LineCount_7_s0/Q</td>
<td>VGAMod_inst/LineCount_7_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.895</td>
</tr>
<tr>
<td>16</td>
<td>0.953</td>
<td>VGAMod_inst/PixelCount_0_s0/Q</td>
<td>VGAMod_inst/PixelCount_3_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.953</td>
</tr>
<tr>
<td>17</td>
<td>0.957</td>
<td>VGAMod_inst/LineCount_7_s0/Q</td>
<td>VGAMod_inst/LineCount_8_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.957</td>
</tr>
<tr>
<td>18</td>
<td>0.967</td>
<td>VGAMod_inst/LineCount_3_s0/Q</td>
<td>VGAMod_inst/LineCount_4_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.967</td>
</tr>
<tr>
<td>19</td>
<td>0.975</td>
<td>VGAMod_inst/SDRAMAddr_11_s0/Q</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_10/AD[11]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.129</td>
</tr>
<tr>
<td>20</td>
<td>0.975</td>
<td>VGAMod_inst/SDRAMAddr_12_s0/Q</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_10/AD[12]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.129</td>
</tr>
<tr>
<td>21</td>
<td>0.975</td>
<td>VGAMod_inst/SDRAMAddr_12_s0/Q</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_8/AD[12]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.129</td>
</tr>
<tr>
<td>22</td>
<td>0.977</td>
<td>VGAMod_inst/SDRAMAddr_6_s0/Q</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_10/AD[6]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.131</td>
</tr>
<tr>
<td>23</td>
<td>1.000</td>
<td>VGAMod_inst/SDRAMAddr_6_s0/Q</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_17/AD[7]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.154</td>
</tr>
<tr>
<td>24</td>
<td>1.000</td>
<td>VGAMod_inst/SDRAMAddr_3_s0/Q</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_8/AD[3]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.154</td>
</tr>
<tr>
<td>25</td>
<td>1.000</td>
<td>VGAMod_inst/SDRAMAddr_7_s0/Q</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_10/AD[7]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.154</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>13.629</td>
<td>14.879</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>VGAMod_inst/LineCount_14_s0</td>
</tr>
<tr>
<td>2</td>
<td>13.629</td>
<td>14.879</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>VGAMod_inst/LineCount_12_s0</td>
</tr>
<tr>
<td>3</td>
<td>13.629</td>
<td>14.879</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>VGAMod_inst/LineCount_8_s0</td>
</tr>
<tr>
<td>4</td>
<td>13.629</td>
<td>14.879</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>VGAMod_inst/PixelCount_15_s0</td>
</tr>
<tr>
<td>5</td>
<td>13.629</td>
<td>14.879</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>VGAMod_inst/SDRAMAddr_14_s0</td>
</tr>
<tr>
<td>6</td>
<td>13.629</td>
<td>14.879</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_11</td>
</tr>
<tr>
<td>7</td>
<td>13.629</td>
<td>14.879</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_10</td>
</tr>
<tr>
<td>8</td>
<td>13.629</td>
<td>14.879</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>VGAMod_inst/PixelCount_0_s0</td>
</tr>
<tr>
<td>9</td>
<td>13.629</td>
<td>14.879</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_9</td>
</tr>
<tr>
<td>10</td>
<td>13.629</td>
<td>14.879</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_8</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.412</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.444</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>34.032</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/LineCount_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/SDRAMAddr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.518</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td>VGAMod_inst/LineCount_1_s0/CLK</td>
</tr>
<tr>
<td>4.976</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R14C29[2][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/LineCount_1_s0/Q</td>
</tr>
<tr>
<td>5.791</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td>VGAMod_inst/display_y_4_s4/I1</td>
</tr>
<tr>
<td>6.417</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C27[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/display_y_4_s4/F</td>
</tr>
<tr>
<td>7.403</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[3][B]</td>
<td>VGAMod_inst/display_y_6_s5/I1</td>
</tr>
<tr>
<td>8.029</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R14C29[3][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/display_y_6_s5/F</td>
</tr>
<tr>
<td>8.870</td>
<td>0.841</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][B]</td>
<td>VGAMod_inst/LCD_DEN_d_s0/I1</td>
</tr>
<tr>
<td>9.495</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C27[3][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LCD_DEN_d_s0/F</td>
</tr>
<tr>
<td>9.918</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td>VGAMod_inst/display_y_12_s5/I2</td>
</tr>
<tr>
<td>10.544</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/display_y_12_s5/F</td>
</tr>
<tr>
<td>10.555</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td>VGAMod_inst/display_y_15_s4/I3</td>
</tr>
<tr>
<td>11.587</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/display_y_15_s4/F</td>
</tr>
<tr>
<td>11.592</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>VGAMod_inst/display_y_15_s3/I0</td>
</tr>
<tr>
<td>12.691</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/display_y_15_s3/F</td>
</tr>
<tr>
<td>14.629</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[3][A]</td>
<td>VGAMod_inst/mult_103_s1/B[15]</td>
</tr>
<tr>
<td>15.135</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/mult_103_s1/DOUT[7]</td>
</tr>
<tr>
<td>16.273</td>
<td>1.138</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C30[0][B]</td>
<td>VGAMod_inst/n224_s14/I2</td>
</tr>
<tr>
<td>16.899</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C30[0][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n224_s14/F</td>
</tr>
<tr>
<td>17.741</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[2][B]</td>
<td>VGAMod_inst/n257_s7/I1</td>
</tr>
<tr>
<td>18.563</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C31[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n257_s7/F</td>
</tr>
<tr>
<td>19.562</td>
<td>0.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[3][B]</td>
<td>VGAMod_inst/n257_s3/I2</td>
</tr>
<tr>
<td>20.661</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C33[3][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n257_s3/F</td>
</tr>
<tr>
<td>21.807</td>
<td>1.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[2][B]</td>
<td>VGAMod_inst/n258_s8/I2</td>
</tr>
<tr>
<td>22.433</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R13C32[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n258_s8/F</td>
</tr>
<tr>
<td>23.270</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td>VGAMod_inst/n258_s3/I1</td>
</tr>
<tr>
<td>23.895</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R15C32[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n258_s3/F</td>
</tr>
<tr>
<td>24.327</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][B]</td>
<td>VGAMod_inst/n259_s11/I2</td>
</tr>
<tr>
<td>25.149</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R15C31[0][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n259_s11/F</td>
</tr>
<tr>
<td>25.986</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[1][B]</td>
<td>VGAMod_inst/n259_s4/I0</td>
</tr>
<tr>
<td>26.612</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C33[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n259_s4/F</td>
</tr>
<tr>
<td>27.603</td>
<td>0.991</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>VGAMod_inst/n260_s5/I0</td>
</tr>
<tr>
<td>28.425</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C30[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n260_s5/F</td>
</tr>
<tr>
<td>29.246</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>VGAMod_inst/n260_s2/I0</td>
</tr>
<tr>
<td>30.345</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C32[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n260_s2/F</td>
</tr>
<tr>
<td>30.356</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td>VGAMod_inst/n260_s1/I0</td>
</tr>
<tr>
<td>30.982</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C32[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n260_s1/F</td>
</tr>
<tr>
<td>31.796</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[3][B]</td>
<td>VGAMod_inst/n262_s16/I2</td>
</tr>
<tr>
<td>32.422</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C29[3][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n262_s16/F</td>
</tr>
<tr>
<td>32.428</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[2][B]</td>
<td>VGAMod_inst/n262_s10/I2</td>
</tr>
<tr>
<td>33.454</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C29[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n262_s10/F</td>
</tr>
<tr>
<td>33.873</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td>VGAMod_inst/n262_s4/I2</td>
</tr>
<tr>
<td>34.695</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n262_s4/F</td>
</tr>
<tr>
<td>34.700</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td>VGAMod_inst/n262_s1/I3</td>
</tr>
<tr>
<td>35.326</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n262_s1/F</td>
</tr>
<tr>
<td>37.264</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[2][B]</td>
<td>VGAMod_inst/add_138_s4/A0[0]</td>
</tr>
<tr>
<td>37.529</td>
<td>0.265</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_138_s4/DOUT[8]</td>
</tr>
<tr>
<td>38.818</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td>VGAMod_inst/SDRAMAddr_next_8_s1/I0</td>
</tr>
<tr>
<td>39.444</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/SDRAMAddr_next_8_s1/F</td>
</tr>
<tr>
<td>39.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/SDRAMAddr_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>29.915</td>
<td>29.915</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>34.188</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>34.432</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td>VGAMod_inst/SDRAMAddr_8_s0/CLK</td>
</tr>
<tr>
<td>34.032</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C22[1][A]</td>
<td>VGAMod_inst/SDRAMAddr_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>29.915</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>24</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.924, 48.456%; route: 17.544, 50.232%; tC2Q: 0.458, 1.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.410</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.443</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>34.032</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/LineCount_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/SDRAMAddr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.518</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td>VGAMod_inst/LineCount_1_s0/CLK</td>
</tr>
<tr>
<td>4.976</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R14C29[2][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/LineCount_1_s0/Q</td>
</tr>
<tr>
<td>5.791</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td>VGAMod_inst/display_y_4_s4/I1</td>
</tr>
<tr>
<td>6.417</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C27[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/display_y_4_s4/F</td>
</tr>
<tr>
<td>7.403</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[3][B]</td>
<td>VGAMod_inst/display_y_6_s5/I1</td>
</tr>
<tr>
<td>8.029</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R14C29[3][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/display_y_6_s5/F</td>
</tr>
<tr>
<td>8.870</td>
<td>0.841</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][B]</td>
<td>VGAMod_inst/LCD_DEN_d_s0/I1</td>
</tr>
<tr>
<td>9.495</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C27[3][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LCD_DEN_d_s0/F</td>
</tr>
<tr>
<td>9.918</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td>VGAMod_inst/display_y_12_s5/I2</td>
</tr>
<tr>
<td>10.544</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/display_y_12_s5/F</td>
</tr>
<tr>
<td>10.555</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td>VGAMod_inst/display_y_15_s4/I3</td>
</tr>
<tr>
<td>11.587</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/display_y_15_s4/F</td>
</tr>
<tr>
<td>11.592</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>VGAMod_inst/display_y_15_s3/I0</td>
</tr>
<tr>
<td>12.691</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/display_y_15_s3/F</td>
</tr>
<tr>
<td>14.629</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[3][A]</td>
<td>VGAMod_inst/mult_103_s1/B[15]</td>
</tr>
<tr>
<td>15.135</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/mult_103_s1/DOUT[7]</td>
</tr>
<tr>
<td>16.273</td>
<td>1.138</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C30[0][B]</td>
<td>VGAMod_inst/n224_s14/I2</td>
</tr>
<tr>
<td>16.899</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C30[0][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n224_s14/F</td>
</tr>
<tr>
<td>17.741</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[2][B]</td>
<td>VGAMod_inst/n257_s7/I1</td>
</tr>
<tr>
<td>18.563</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C31[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n257_s7/F</td>
</tr>
<tr>
<td>19.562</td>
<td>0.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[3][B]</td>
<td>VGAMod_inst/n257_s3/I2</td>
</tr>
<tr>
<td>20.661</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C33[3][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n257_s3/F</td>
</tr>
<tr>
<td>21.807</td>
<td>1.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[2][B]</td>
<td>VGAMod_inst/n258_s8/I2</td>
</tr>
<tr>
<td>22.433</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R13C32[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n258_s8/F</td>
</tr>
<tr>
<td>23.270</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td>VGAMod_inst/n258_s3/I1</td>
</tr>
<tr>
<td>23.895</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R15C32[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n258_s3/F</td>
</tr>
<tr>
<td>24.327</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][B]</td>
<td>VGAMod_inst/n259_s11/I2</td>
</tr>
<tr>
<td>25.149</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R15C31[0][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n259_s11/F</td>
</tr>
<tr>
<td>25.986</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[1][B]</td>
<td>VGAMod_inst/n259_s4/I0</td>
</tr>
<tr>
<td>26.612</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C33[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n259_s4/F</td>
</tr>
<tr>
<td>27.603</td>
<td>0.991</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>VGAMod_inst/n260_s5/I0</td>
</tr>
<tr>
<td>28.425</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C30[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n260_s5/F</td>
</tr>
<tr>
<td>29.246</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>VGAMod_inst/n260_s2/I0</td>
</tr>
<tr>
<td>30.345</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C32[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n260_s2/F</td>
</tr>
<tr>
<td>30.356</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td>VGAMod_inst/n260_s1/I0</td>
</tr>
<tr>
<td>30.982</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C32[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n260_s1/F</td>
</tr>
<tr>
<td>31.796</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[3][B]</td>
<td>VGAMod_inst/n262_s16/I2</td>
</tr>
<tr>
<td>32.422</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C29[3][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n262_s16/F</td>
</tr>
<tr>
<td>32.428</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[2][B]</td>
<td>VGAMod_inst/n262_s10/I2</td>
</tr>
<tr>
<td>33.454</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C29[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n262_s10/F</td>
</tr>
<tr>
<td>33.873</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td>VGAMod_inst/n262_s4/I2</td>
</tr>
<tr>
<td>34.695</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n262_s4/F</td>
</tr>
<tr>
<td>34.700</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td>VGAMod_inst/n262_s1/I3</td>
</tr>
<tr>
<td>35.326</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n262_s1/F</td>
</tr>
<tr>
<td>37.264</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[2][B]</td>
<td>VGAMod_inst/add_138_s4/A0[0]</td>
</tr>
<tr>
<td>37.529</td>
<td>0.265</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_138_s4/DOUT[7]</td>
</tr>
<tr>
<td>38.817</td>
<td>1.288</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[2][B]</td>
<td>VGAMod_inst/SDRAMAddr_next_7_s1/I0</td>
</tr>
<tr>
<td>39.443</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C22[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/SDRAMAddr_next_7_s1/F</td>
</tr>
<tr>
<td>39.443</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[2][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/SDRAMAddr_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>29.915</td>
<td>29.915</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>34.188</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>34.432</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[2][B]</td>
<td>VGAMod_inst/SDRAMAddr_7_s0/CLK</td>
</tr>
<tr>
<td>34.032</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C22[2][B]</td>
<td>VGAMod_inst/SDRAMAddr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>29.915</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>24</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.924, 48.458%; route: 17.543, 50.230%; tC2Q: 0.458, 1.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.400</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.433</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>34.032</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/LineCount_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/SDRAMAddr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.518</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td>VGAMod_inst/LineCount_1_s0/CLK</td>
</tr>
<tr>
<td>4.976</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R14C29[2][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/LineCount_1_s0/Q</td>
</tr>
<tr>
<td>5.791</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td>VGAMod_inst/display_y_4_s4/I1</td>
</tr>
<tr>
<td>6.417</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C27[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/display_y_4_s4/F</td>
</tr>
<tr>
<td>7.403</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[3][B]</td>
<td>VGAMod_inst/display_y_6_s5/I1</td>
</tr>
<tr>
<td>8.029</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R14C29[3][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/display_y_6_s5/F</td>
</tr>
<tr>
<td>8.870</td>
<td>0.841</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][B]</td>
<td>VGAMod_inst/LCD_DEN_d_s0/I1</td>
</tr>
<tr>
<td>9.495</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C27[3][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LCD_DEN_d_s0/F</td>
</tr>
<tr>
<td>9.918</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td>VGAMod_inst/display_y_12_s5/I2</td>
</tr>
<tr>
<td>10.544</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/display_y_12_s5/F</td>
</tr>
<tr>
<td>10.555</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td>VGAMod_inst/display_y_15_s4/I3</td>
</tr>
<tr>
<td>11.587</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/display_y_15_s4/F</td>
</tr>
<tr>
<td>11.592</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>VGAMod_inst/display_y_15_s3/I0</td>
</tr>
<tr>
<td>12.691</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/display_y_15_s3/F</td>
</tr>
<tr>
<td>14.629</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[3][A]</td>
<td>VGAMod_inst/mult_103_s1/B[15]</td>
</tr>
<tr>
<td>15.135</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/mult_103_s1/DOUT[7]</td>
</tr>
<tr>
<td>16.273</td>
<td>1.138</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C30[0][B]</td>
<td>VGAMod_inst/n224_s14/I2</td>
</tr>
<tr>
<td>16.899</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C30[0][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n224_s14/F</td>
</tr>
<tr>
<td>17.741</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[2][B]</td>
<td>VGAMod_inst/n257_s7/I1</td>
</tr>
<tr>
<td>18.563</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C31[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n257_s7/F</td>
</tr>
<tr>
<td>19.562</td>
<td>0.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[3][B]</td>
<td>VGAMod_inst/n257_s3/I2</td>
</tr>
<tr>
<td>20.661</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C33[3][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n257_s3/F</td>
</tr>
<tr>
<td>21.807</td>
<td>1.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[2][B]</td>
<td>VGAMod_inst/n258_s8/I2</td>
</tr>
<tr>
<td>22.433</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R13C32[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n258_s8/F</td>
</tr>
<tr>
<td>23.270</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td>VGAMod_inst/n258_s3/I1</td>
</tr>
<tr>
<td>23.895</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R15C32[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n258_s3/F</td>
</tr>
<tr>
<td>24.327</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][B]</td>
<td>VGAMod_inst/n259_s11/I2</td>
</tr>
<tr>
<td>25.149</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R15C31[0][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n259_s11/F</td>
</tr>
<tr>
<td>25.986</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[1][B]</td>
<td>VGAMod_inst/n259_s4/I0</td>
</tr>
<tr>
<td>26.612</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C33[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n259_s4/F</td>
</tr>
<tr>
<td>27.603</td>
<td>0.991</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>VGAMod_inst/n260_s5/I0</td>
</tr>
<tr>
<td>28.425</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C30[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n260_s5/F</td>
</tr>
<tr>
<td>29.246</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>VGAMod_inst/n260_s2/I0</td>
</tr>
<tr>
<td>30.345</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C32[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n260_s2/F</td>
</tr>
<tr>
<td>30.356</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td>VGAMod_inst/n260_s1/I0</td>
</tr>
<tr>
<td>30.982</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C32[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n260_s1/F</td>
</tr>
<tr>
<td>31.796</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[3][B]</td>
<td>VGAMod_inst/n262_s16/I2</td>
</tr>
<tr>
<td>32.422</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C29[3][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n262_s16/F</td>
</tr>
<tr>
<td>32.428</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[2][B]</td>
<td>VGAMod_inst/n262_s10/I2</td>
</tr>
<tr>
<td>33.454</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C29[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n262_s10/F</td>
</tr>
<tr>
<td>33.873</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td>VGAMod_inst/n262_s4/I2</td>
</tr>
<tr>
<td>34.695</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n262_s4/F</td>
</tr>
<tr>
<td>34.700</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td>VGAMod_inst/n262_s1/I3</td>
</tr>
<tr>
<td>35.326</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n262_s1/F</td>
</tr>
<tr>
<td>37.264</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[2][B]</td>
<td>VGAMod_inst/add_138_s4/A0[0]</td>
</tr>
<tr>
<td>37.529</td>
<td>0.265</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_138_s4/DOUT[6]</td>
</tr>
<tr>
<td>38.334</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[1][B]</td>
<td>VGAMod_inst/SDRAMAddr_next_6_s1/I0</td>
</tr>
<tr>
<td>39.433</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C23[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/SDRAMAddr_next_6_s1/F</td>
</tr>
<tr>
<td>39.433</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[1][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/SDRAMAddr_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>29.915</td>
<td>29.915</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>34.188</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>34.432</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[1][B]</td>
<td>VGAMod_inst/SDRAMAddr_6_s0/CLK</td>
</tr>
<tr>
<td>34.032</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C23[1][B]</td>
<td>VGAMod_inst/SDRAMAddr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>29.915</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>24</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.397, 49.827%; route: 17.060, 48.861%; tC2Q: 0.458, 1.313%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.400</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.433</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>34.032</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/LineCount_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/SDRAMAddr_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.518</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td>VGAMod_inst/LineCount_1_s0/CLK</td>
</tr>
<tr>
<td>4.976</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R14C29[2][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/LineCount_1_s0/Q</td>
</tr>
<tr>
<td>5.791</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td>VGAMod_inst/display_y_4_s4/I1</td>
</tr>
<tr>
<td>6.417</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C27[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/display_y_4_s4/F</td>
</tr>
<tr>
<td>7.403</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[3][B]</td>
<td>VGAMod_inst/display_y_6_s5/I1</td>
</tr>
<tr>
<td>8.029</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R14C29[3][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/display_y_6_s5/F</td>
</tr>
<tr>
<td>8.870</td>
<td>0.841</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][B]</td>
<td>VGAMod_inst/LCD_DEN_d_s0/I1</td>
</tr>
<tr>
<td>9.495</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C27[3][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LCD_DEN_d_s0/F</td>
</tr>
<tr>
<td>9.918</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td>VGAMod_inst/display_y_12_s5/I2</td>
</tr>
<tr>
<td>10.544</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/display_y_12_s5/F</td>
</tr>
<tr>
<td>10.555</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td>VGAMod_inst/display_y_15_s4/I3</td>
</tr>
<tr>
<td>11.587</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/display_y_15_s4/F</td>
</tr>
<tr>
<td>11.592</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>VGAMod_inst/display_y_15_s3/I0</td>
</tr>
<tr>
<td>12.691</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/display_y_15_s3/F</td>
</tr>
<tr>
<td>14.629</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[3][A]</td>
<td>VGAMod_inst/mult_103_s1/B[15]</td>
</tr>
<tr>
<td>15.135</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/mult_103_s1/DOUT[7]</td>
</tr>
<tr>
<td>16.273</td>
<td>1.138</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C30[0][B]</td>
<td>VGAMod_inst/n224_s14/I2</td>
</tr>
<tr>
<td>16.899</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C30[0][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n224_s14/F</td>
</tr>
<tr>
<td>17.741</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[2][B]</td>
<td>VGAMod_inst/n257_s7/I1</td>
</tr>
<tr>
<td>18.563</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C31[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n257_s7/F</td>
</tr>
<tr>
<td>19.562</td>
<td>0.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[3][B]</td>
<td>VGAMod_inst/n257_s3/I2</td>
</tr>
<tr>
<td>20.661</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C33[3][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n257_s3/F</td>
</tr>
<tr>
<td>21.807</td>
<td>1.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[2][B]</td>
<td>VGAMod_inst/n258_s8/I2</td>
</tr>
<tr>
<td>22.433</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R13C32[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n258_s8/F</td>
</tr>
<tr>
<td>23.270</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td>VGAMod_inst/n258_s3/I1</td>
</tr>
<tr>
<td>23.895</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R15C32[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n258_s3/F</td>
</tr>
<tr>
<td>24.327</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][B]</td>
<td>VGAMod_inst/n259_s11/I2</td>
</tr>
<tr>
<td>25.149</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R15C31[0][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n259_s11/F</td>
</tr>
<tr>
<td>25.986</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[1][B]</td>
<td>VGAMod_inst/n259_s4/I0</td>
</tr>
<tr>
<td>26.612</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C33[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n259_s4/F</td>
</tr>
<tr>
<td>27.603</td>
<td>0.991</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>VGAMod_inst/n260_s5/I0</td>
</tr>
<tr>
<td>28.425</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C30[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n260_s5/F</td>
</tr>
<tr>
<td>29.246</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>VGAMod_inst/n260_s2/I0</td>
</tr>
<tr>
<td>30.345</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C32[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n260_s2/F</td>
</tr>
<tr>
<td>30.356</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td>VGAMod_inst/n260_s1/I0</td>
</tr>
<tr>
<td>30.982</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C32[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n260_s1/F</td>
</tr>
<tr>
<td>31.796</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[3][B]</td>
<td>VGAMod_inst/n262_s16/I2</td>
</tr>
<tr>
<td>32.422</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C29[3][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n262_s16/F</td>
</tr>
<tr>
<td>32.428</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[2][B]</td>
<td>VGAMod_inst/n262_s10/I2</td>
</tr>
<tr>
<td>33.454</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C29[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n262_s10/F</td>
</tr>
<tr>
<td>33.873</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td>VGAMod_inst/n262_s4/I2</td>
</tr>
<tr>
<td>34.695</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n262_s4/F</td>
</tr>
<tr>
<td>34.700</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td>VGAMod_inst/n262_s1/I3</td>
</tr>
<tr>
<td>35.326</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n262_s1/F</td>
</tr>
<tr>
<td>37.264</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[2][B]</td>
<td>VGAMod_inst/add_138_s4/A0[0]</td>
</tr>
<tr>
<td>37.529</td>
<td>0.265</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_138_s4/DOUT[12]</td>
</tr>
<tr>
<td>38.334</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C23[1][B]</td>
<td>VGAMod_inst/SDRAMAddr_next_12_s1/I0</td>
</tr>
<tr>
<td>39.433</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C23[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/SDRAMAddr_next_12_s1/F</td>
</tr>
<tr>
<td>39.433</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C23[1][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/SDRAMAddr_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>29.915</td>
<td>29.915</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>34.188</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>34.432</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C23[1][B]</td>
<td>VGAMod_inst/SDRAMAddr_12_s0/CLK</td>
</tr>
<tr>
<td>34.032</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C23[1][B]</td>
<td>VGAMod_inst/SDRAMAddr_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>29.915</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>24</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.397, 49.827%; route: 17.060, 48.861%; tC2Q: 0.458, 1.313%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.366</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>34.032</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/LineCount_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/SDRAMAddr_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.518</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td>VGAMod_inst/LineCount_1_s0/CLK</td>
</tr>
<tr>
<td>4.976</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R14C29[2][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/LineCount_1_s0/Q</td>
</tr>
<tr>
<td>5.791</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td>VGAMod_inst/display_y_4_s4/I1</td>
</tr>
<tr>
<td>6.417</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C27[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/display_y_4_s4/F</td>
</tr>
<tr>
<td>7.403</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[3][B]</td>
<td>VGAMod_inst/display_y_6_s5/I1</td>
</tr>
<tr>
<td>8.029</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R14C29[3][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/display_y_6_s5/F</td>
</tr>
<tr>
<td>8.870</td>
<td>0.841</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][B]</td>
<td>VGAMod_inst/LCD_DEN_d_s0/I1</td>
</tr>
<tr>
<td>9.495</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C27[3][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LCD_DEN_d_s0/F</td>
</tr>
<tr>
<td>9.918</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td>VGAMod_inst/display_y_12_s5/I2</td>
</tr>
<tr>
<td>10.544</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/display_y_12_s5/F</td>
</tr>
<tr>
<td>10.555</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td>VGAMod_inst/display_y_15_s4/I3</td>
</tr>
<tr>
<td>11.587</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/display_y_15_s4/F</td>
</tr>
<tr>
<td>11.592</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>VGAMod_inst/display_y_15_s3/I0</td>
</tr>
<tr>
<td>12.691</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/display_y_15_s3/F</td>
</tr>
<tr>
<td>14.629</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[3][A]</td>
<td>VGAMod_inst/mult_103_s1/B[15]</td>
</tr>
<tr>
<td>15.135</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/mult_103_s1/DOUT[7]</td>
</tr>
<tr>
<td>16.273</td>
<td>1.138</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C30[0][B]</td>
<td>VGAMod_inst/n224_s14/I2</td>
</tr>
<tr>
<td>16.899</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C30[0][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n224_s14/F</td>
</tr>
<tr>
<td>17.741</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[2][B]</td>
<td>VGAMod_inst/n257_s7/I1</td>
</tr>
<tr>
<td>18.563</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C31[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n257_s7/F</td>
</tr>
<tr>
<td>19.562</td>
<td>0.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[3][B]</td>
<td>VGAMod_inst/n257_s3/I2</td>
</tr>
<tr>
<td>20.661</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C33[3][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n257_s3/F</td>
</tr>
<tr>
<td>21.807</td>
<td>1.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[2][B]</td>
<td>VGAMod_inst/n258_s8/I2</td>
</tr>
<tr>
<td>22.433</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R13C32[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n258_s8/F</td>
</tr>
<tr>
<td>23.270</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td>VGAMod_inst/n258_s3/I1</td>
</tr>
<tr>
<td>23.895</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R15C32[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n258_s3/F</td>
</tr>
<tr>
<td>24.327</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][B]</td>
<td>VGAMod_inst/n259_s11/I2</td>
</tr>
<tr>
<td>25.149</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R15C31[0][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n259_s11/F</td>
</tr>
<tr>
<td>25.986</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[1][B]</td>
<td>VGAMod_inst/n259_s4/I0</td>
</tr>
<tr>
<td>26.612</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C33[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n259_s4/F</td>
</tr>
<tr>
<td>27.603</td>
<td>0.991</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>VGAMod_inst/n260_s5/I0</td>
</tr>
<tr>
<td>28.425</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C30[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n260_s5/F</td>
</tr>
<tr>
<td>29.246</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>VGAMod_inst/n260_s2/I0</td>
</tr>
<tr>
<td>30.345</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C32[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n260_s2/F</td>
</tr>
<tr>
<td>30.356</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td>VGAMod_inst/n260_s1/I0</td>
</tr>
<tr>
<td>30.982</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C32[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n260_s1/F</td>
</tr>
<tr>
<td>31.796</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[3][B]</td>
<td>VGAMod_inst/n262_s16/I2</td>
</tr>
<tr>
<td>32.422</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C29[3][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n262_s16/F</td>
</tr>
<tr>
<td>32.428</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[2][B]</td>
<td>VGAMod_inst/n262_s10/I2</td>
</tr>
<tr>
<td>33.454</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C29[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n262_s10/F</td>
</tr>
<tr>
<td>33.873</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td>VGAMod_inst/n262_s4/I2</td>
</tr>
<tr>
<td>34.695</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n262_s4/F</td>
</tr>
<tr>
<td>34.700</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td>VGAMod_inst/n262_s1/I3</td>
</tr>
<tr>
<td>35.326</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n262_s1/F</td>
</tr>
<tr>
<td>37.264</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[2][B]</td>
<td>VGAMod_inst/add_138_s4/A0[0]</td>
</tr>
<tr>
<td>37.529</td>
<td>0.265</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_138_s4/DOUT[14]</td>
</tr>
<tr>
<td>38.334</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C23[2][B]</td>
<td>VGAMod_inst/SDRAMAddr_next_14_s1/I0</td>
</tr>
<tr>
<td>39.366</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C23[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/SDRAMAddr_next_14_s1/F</td>
</tr>
<tr>
<td>39.366</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C23[2][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/SDRAMAddr_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>29.915</td>
<td>29.915</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>34.188</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>34.432</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C23[2][B]</td>
<td>VGAMod_inst/SDRAMAddr_14_s0/CLK</td>
</tr>
<tr>
<td>34.032</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C23[2][B]</td>
<td>VGAMod_inst/SDRAMAddr_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>29.915</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>24</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.330, 49.730%; route: 17.060, 48.955%; tC2Q: 0.458, 1.315%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.332</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.364</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>34.032</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/LineCount_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/SDRAMAddr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.518</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td>VGAMod_inst/LineCount_1_s0/CLK</td>
</tr>
<tr>
<td>4.976</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R14C29[2][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/LineCount_1_s0/Q</td>
</tr>
<tr>
<td>5.791</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td>VGAMod_inst/display_y_4_s4/I1</td>
</tr>
<tr>
<td>6.417</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C27[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/display_y_4_s4/F</td>
</tr>
<tr>
<td>7.403</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[3][B]</td>
<td>VGAMod_inst/display_y_6_s5/I1</td>
</tr>
<tr>
<td>8.029</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R14C29[3][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/display_y_6_s5/F</td>
</tr>
<tr>
<td>8.870</td>
<td>0.841</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][B]</td>
<td>VGAMod_inst/LCD_DEN_d_s0/I1</td>
</tr>
<tr>
<td>9.495</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C27[3][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LCD_DEN_d_s0/F</td>
</tr>
<tr>
<td>9.918</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td>VGAMod_inst/display_y_12_s5/I2</td>
</tr>
<tr>
<td>10.544</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/display_y_12_s5/F</td>
</tr>
<tr>
<td>10.555</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td>VGAMod_inst/display_y_15_s4/I3</td>
</tr>
<tr>
<td>11.587</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/display_y_15_s4/F</td>
</tr>
<tr>
<td>11.592</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>VGAMod_inst/display_y_15_s3/I0</td>
</tr>
<tr>
<td>12.691</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/display_y_15_s3/F</td>
</tr>
<tr>
<td>14.629</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[3][A]</td>
<td>VGAMod_inst/mult_103_s1/B[15]</td>
</tr>
<tr>
<td>15.135</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/mult_103_s1/DOUT[7]</td>
</tr>
<tr>
<td>16.273</td>
<td>1.138</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C30[0][B]</td>
<td>VGAMod_inst/n224_s14/I2</td>
</tr>
<tr>
<td>16.899</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C30[0][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n224_s14/F</td>
</tr>
<tr>
<td>17.741</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[2][B]</td>
<td>VGAMod_inst/n257_s7/I1</td>
</tr>
<tr>
<td>18.563</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C31[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n257_s7/F</td>
</tr>
<tr>
<td>19.562</td>
<td>0.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[3][B]</td>
<td>VGAMod_inst/n257_s3/I2</td>
</tr>
<tr>
<td>20.661</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C33[3][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n257_s3/F</td>
</tr>
<tr>
<td>21.807</td>
<td>1.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[2][B]</td>
<td>VGAMod_inst/n258_s8/I2</td>
</tr>
<tr>
<td>22.433</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R13C32[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n258_s8/F</td>
</tr>
<tr>
<td>23.270</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td>VGAMod_inst/n258_s3/I1</td>
</tr>
<tr>
<td>23.895</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R15C32[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n258_s3/F</td>
</tr>
<tr>
<td>24.327</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][B]</td>
<td>VGAMod_inst/n259_s11/I2</td>
</tr>
<tr>
<td>25.149</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R15C31[0][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n259_s11/F</td>
</tr>
<tr>
<td>25.986</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[1][B]</td>
<td>VGAMod_inst/n259_s4/I0</td>
</tr>
<tr>
<td>26.612</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C33[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n259_s4/F</td>
</tr>
<tr>
<td>27.603</td>
<td>0.991</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>VGAMod_inst/n260_s5/I0</td>
</tr>
<tr>
<td>28.425</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C30[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n260_s5/F</td>
</tr>
<tr>
<td>29.246</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>VGAMod_inst/n260_s2/I0</td>
</tr>
<tr>
<td>30.345</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C32[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n260_s2/F</td>
</tr>
<tr>
<td>30.356</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td>VGAMod_inst/n260_s1/I0</td>
</tr>
<tr>
<td>30.982</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C32[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n260_s1/F</td>
</tr>
<tr>
<td>31.796</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[3][B]</td>
<td>VGAMod_inst/n262_s16/I2</td>
</tr>
<tr>
<td>32.422</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C29[3][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n262_s16/F</td>
</tr>
<tr>
<td>32.428</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[2][B]</td>
<td>VGAMod_inst/n262_s10/I2</td>
</tr>
<tr>
<td>33.454</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C29[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n262_s10/F</td>
</tr>
<tr>
<td>33.873</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td>VGAMod_inst/n262_s4/I2</td>
</tr>
<tr>
<td>34.695</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n262_s4/F</td>
</tr>
<tr>
<td>34.700</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td>VGAMod_inst/n262_s1/I3</td>
</tr>
<tr>
<td>35.326</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n262_s1/F</td>
</tr>
<tr>
<td>37.264</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[2][B]</td>
<td>VGAMod_inst/add_138_s4/A0[0]</td>
</tr>
<tr>
<td>37.529</td>
<td>0.265</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_138_s4/DOUT[3]</td>
</tr>
<tr>
<td>38.332</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[1][B]</td>
<td>VGAMod_inst/SDRAMAddr_next_3_s1/I0</td>
</tr>
<tr>
<td>39.364</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C23[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/SDRAMAddr_next_3_s1/F</td>
</tr>
<tr>
<td>39.364</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[1][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/SDRAMAddr_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>29.915</td>
<td>29.915</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>34.188</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>34.432</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[1][B]</td>
<td>VGAMod_inst/SDRAMAddr_3_s0/CLK</td>
</tr>
<tr>
<td>34.032</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C23[1][B]</td>
<td>VGAMod_inst/SDRAMAddr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>29.915</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>24</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.330, 49.732%; route: 17.058, 48.953%; tC2Q: 0.458, 1.315%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.332</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.364</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>34.032</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/LineCount_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/SDRAMAddr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.518</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td>VGAMod_inst/LineCount_1_s0/CLK</td>
</tr>
<tr>
<td>4.976</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R14C29[2][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/LineCount_1_s0/Q</td>
</tr>
<tr>
<td>5.791</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td>VGAMod_inst/display_y_4_s4/I1</td>
</tr>
<tr>
<td>6.417</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C27[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/display_y_4_s4/F</td>
</tr>
<tr>
<td>7.403</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[3][B]</td>
<td>VGAMod_inst/display_y_6_s5/I1</td>
</tr>
<tr>
<td>8.029</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R14C29[3][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/display_y_6_s5/F</td>
</tr>
<tr>
<td>8.870</td>
<td>0.841</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][B]</td>
<td>VGAMod_inst/LCD_DEN_d_s0/I1</td>
</tr>
<tr>
<td>9.495</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C27[3][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LCD_DEN_d_s0/F</td>
</tr>
<tr>
<td>9.918</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td>VGAMod_inst/display_y_12_s5/I2</td>
</tr>
<tr>
<td>10.544</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/display_y_12_s5/F</td>
</tr>
<tr>
<td>10.555</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td>VGAMod_inst/display_y_15_s4/I3</td>
</tr>
<tr>
<td>11.587</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/display_y_15_s4/F</td>
</tr>
<tr>
<td>11.592</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>VGAMod_inst/display_y_15_s3/I0</td>
</tr>
<tr>
<td>12.691</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/display_y_15_s3/F</td>
</tr>
<tr>
<td>14.629</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[3][A]</td>
<td>VGAMod_inst/mult_103_s1/B[15]</td>
</tr>
<tr>
<td>15.135</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/mult_103_s1/DOUT[7]</td>
</tr>
<tr>
<td>16.273</td>
<td>1.138</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C30[0][B]</td>
<td>VGAMod_inst/n224_s14/I2</td>
</tr>
<tr>
<td>16.899</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C30[0][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n224_s14/F</td>
</tr>
<tr>
<td>17.741</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[2][B]</td>
<td>VGAMod_inst/n257_s7/I1</td>
</tr>
<tr>
<td>18.563</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C31[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n257_s7/F</td>
</tr>
<tr>
<td>19.562</td>
<td>0.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[3][B]</td>
<td>VGAMod_inst/n257_s3/I2</td>
</tr>
<tr>
<td>20.661</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C33[3][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n257_s3/F</td>
</tr>
<tr>
<td>21.807</td>
<td>1.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[2][B]</td>
<td>VGAMod_inst/n258_s8/I2</td>
</tr>
<tr>
<td>22.433</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R13C32[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n258_s8/F</td>
</tr>
<tr>
<td>23.270</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td>VGAMod_inst/n258_s3/I1</td>
</tr>
<tr>
<td>23.895</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R15C32[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n258_s3/F</td>
</tr>
<tr>
<td>24.327</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][B]</td>
<td>VGAMod_inst/n259_s11/I2</td>
</tr>
<tr>
<td>25.149</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R15C31[0][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n259_s11/F</td>
</tr>
<tr>
<td>25.986</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[1][B]</td>
<td>VGAMod_inst/n259_s4/I0</td>
</tr>
<tr>
<td>26.612</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C33[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n259_s4/F</td>
</tr>
<tr>
<td>27.603</td>
<td>0.991</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>VGAMod_inst/n260_s5/I0</td>
</tr>
<tr>
<td>28.425</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C30[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n260_s5/F</td>
</tr>
<tr>
<td>29.246</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>VGAMod_inst/n260_s2/I0</td>
</tr>
<tr>
<td>30.345</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C32[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n260_s2/F</td>
</tr>
<tr>
<td>30.356</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td>VGAMod_inst/n260_s1/I0</td>
</tr>
<tr>
<td>30.982</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C32[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n260_s1/F</td>
</tr>
<tr>
<td>31.796</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[3][B]</td>
<td>VGAMod_inst/n262_s16/I2</td>
</tr>
<tr>
<td>32.422</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C29[3][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n262_s16/F</td>
</tr>
<tr>
<td>32.428</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[2][B]</td>
<td>VGAMod_inst/n262_s10/I2</td>
</tr>
<tr>
<td>33.454</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C29[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n262_s10/F</td>
</tr>
<tr>
<td>33.873</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td>VGAMod_inst/n262_s4/I2</td>
</tr>
<tr>
<td>34.695</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n262_s4/F</td>
</tr>
<tr>
<td>34.700</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td>VGAMod_inst/n262_s1/I3</td>
</tr>
<tr>
<td>35.326</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n262_s1/F</td>
</tr>
<tr>
<td>37.264</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[2][B]</td>
<td>VGAMod_inst/add_138_s4/A0[0]</td>
</tr>
<tr>
<td>37.529</td>
<td>0.265</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_138_s4/DOUT[5]</td>
</tr>
<tr>
<td>38.332</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C22[2][A]</td>
<td>VGAMod_inst/SDRAMAddr_next_5_s1/I0</td>
</tr>
<tr>
<td>39.364</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C22[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/SDRAMAddr_next_5_s1/F</td>
</tr>
<tr>
<td>39.364</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C22[2][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/SDRAMAddr_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>29.915</td>
<td>29.915</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>34.188</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>34.432</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[2][A]</td>
<td>VGAMod_inst/SDRAMAddr_5_s0/CLK</td>
</tr>
<tr>
<td>34.032</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C22[2][A]</td>
<td>VGAMod_inst/SDRAMAddr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>29.915</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>24</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.330, 49.732%; route: 17.058, 48.953%; tC2Q: 0.458, 1.315%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.332</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.364</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>34.032</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/LineCount_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/SDRAMAddr_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.518</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td>VGAMod_inst/LineCount_1_s0/CLK</td>
</tr>
<tr>
<td>4.976</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R14C29[2][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/LineCount_1_s0/Q</td>
</tr>
<tr>
<td>5.791</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td>VGAMod_inst/display_y_4_s4/I1</td>
</tr>
<tr>
<td>6.417</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C27[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/display_y_4_s4/F</td>
</tr>
<tr>
<td>7.403</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[3][B]</td>
<td>VGAMod_inst/display_y_6_s5/I1</td>
</tr>
<tr>
<td>8.029</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R14C29[3][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/display_y_6_s5/F</td>
</tr>
<tr>
<td>8.870</td>
<td>0.841</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][B]</td>
<td>VGAMod_inst/LCD_DEN_d_s0/I1</td>
</tr>
<tr>
<td>9.495</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C27[3][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LCD_DEN_d_s0/F</td>
</tr>
<tr>
<td>9.918</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td>VGAMod_inst/display_y_12_s5/I2</td>
</tr>
<tr>
<td>10.544</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/display_y_12_s5/F</td>
</tr>
<tr>
<td>10.555</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td>VGAMod_inst/display_y_15_s4/I3</td>
</tr>
<tr>
<td>11.587</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/display_y_15_s4/F</td>
</tr>
<tr>
<td>11.592</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>VGAMod_inst/display_y_15_s3/I0</td>
</tr>
<tr>
<td>12.691</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/display_y_15_s3/F</td>
</tr>
<tr>
<td>14.629</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[3][A]</td>
<td>VGAMod_inst/mult_103_s1/B[15]</td>
</tr>
<tr>
<td>15.135</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/mult_103_s1/DOUT[7]</td>
</tr>
<tr>
<td>16.273</td>
<td>1.138</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C30[0][B]</td>
<td>VGAMod_inst/n224_s14/I2</td>
</tr>
<tr>
<td>16.899</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C30[0][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n224_s14/F</td>
</tr>
<tr>
<td>17.741</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[2][B]</td>
<td>VGAMod_inst/n257_s7/I1</td>
</tr>
<tr>
<td>18.563</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C31[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n257_s7/F</td>
</tr>
<tr>
<td>19.562</td>
<td>0.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[3][B]</td>
<td>VGAMod_inst/n257_s3/I2</td>
</tr>
<tr>
<td>20.661</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C33[3][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n257_s3/F</td>
</tr>
<tr>
<td>21.807</td>
<td>1.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[2][B]</td>
<td>VGAMod_inst/n258_s8/I2</td>
</tr>
<tr>
<td>22.433</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R13C32[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n258_s8/F</td>
</tr>
<tr>
<td>23.270</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td>VGAMod_inst/n258_s3/I1</td>
</tr>
<tr>
<td>23.895</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R15C32[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n258_s3/F</td>
</tr>
<tr>
<td>24.327</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][B]</td>
<td>VGAMod_inst/n259_s11/I2</td>
</tr>
<tr>
<td>25.149</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R15C31[0][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n259_s11/F</td>
</tr>
<tr>
<td>25.986</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[1][B]</td>
<td>VGAMod_inst/n259_s4/I0</td>
</tr>
<tr>
<td>26.612</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C33[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n259_s4/F</td>
</tr>
<tr>
<td>27.603</td>
<td>0.991</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>VGAMod_inst/n260_s5/I0</td>
</tr>
<tr>
<td>28.425</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C30[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n260_s5/F</td>
</tr>
<tr>
<td>29.246</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>VGAMod_inst/n260_s2/I0</td>
</tr>
<tr>
<td>30.345</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C32[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n260_s2/F</td>
</tr>
<tr>
<td>30.356</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td>VGAMod_inst/n260_s1/I0</td>
</tr>
<tr>
<td>30.982</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C32[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n260_s1/F</td>
</tr>
<tr>
<td>31.796</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[3][B]</td>
<td>VGAMod_inst/n262_s16/I2</td>
</tr>
<tr>
<td>32.422</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C29[3][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n262_s16/F</td>
</tr>
<tr>
<td>32.428</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[2][B]</td>
<td>VGAMod_inst/n262_s10/I2</td>
</tr>
<tr>
<td>33.454</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C29[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n262_s10/F</td>
</tr>
<tr>
<td>33.873</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td>VGAMod_inst/n262_s4/I2</td>
</tr>
<tr>
<td>34.695</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n262_s4/F</td>
</tr>
<tr>
<td>34.700</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td>VGAMod_inst/n262_s1/I3</td>
</tr>
<tr>
<td>35.326</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n262_s1/F</td>
</tr>
<tr>
<td>37.264</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[2][B]</td>
<td>VGAMod_inst/add_138_s4/A0[0]</td>
</tr>
<tr>
<td>37.529</td>
<td>0.265</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_138_s4/DOUT[11]</td>
</tr>
<tr>
<td>38.332</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[2][B]</td>
<td>VGAMod_inst/SDRAMAddr_next_11_s1/I0</td>
</tr>
<tr>
<td>39.364</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C23[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/SDRAMAddr_next_11_s1/F</td>
</tr>
<tr>
<td>39.364</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[2][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/SDRAMAddr_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>29.915</td>
<td>29.915</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>34.188</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>34.432</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[2][B]</td>
<td>VGAMod_inst/SDRAMAddr_11_s0/CLK</td>
</tr>
<tr>
<td>34.032</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C23[2][B]</td>
<td>VGAMod_inst/SDRAMAddr_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>29.915</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>24</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.330, 49.732%; route: 17.058, 48.953%; tC2Q: 0.458, 1.315%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.293</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>34.032</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/LineCount_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/SDRAMAddr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.518</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td>VGAMod_inst/LineCount_1_s0/CLK</td>
</tr>
<tr>
<td>4.976</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R14C29[2][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/LineCount_1_s0/Q</td>
</tr>
<tr>
<td>5.791</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td>VGAMod_inst/display_y_4_s4/I1</td>
</tr>
<tr>
<td>6.417</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C27[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/display_y_4_s4/F</td>
</tr>
<tr>
<td>7.403</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[3][B]</td>
<td>VGAMod_inst/display_y_6_s5/I1</td>
</tr>
<tr>
<td>8.029</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R14C29[3][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/display_y_6_s5/F</td>
</tr>
<tr>
<td>8.870</td>
<td>0.841</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][B]</td>
<td>VGAMod_inst/LCD_DEN_d_s0/I1</td>
</tr>
<tr>
<td>9.495</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C27[3][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LCD_DEN_d_s0/F</td>
</tr>
<tr>
<td>9.918</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td>VGAMod_inst/display_y_12_s5/I2</td>
</tr>
<tr>
<td>10.544</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/display_y_12_s5/F</td>
</tr>
<tr>
<td>10.555</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td>VGAMod_inst/display_y_15_s4/I3</td>
</tr>
<tr>
<td>11.587</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/display_y_15_s4/F</td>
</tr>
<tr>
<td>11.592</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>VGAMod_inst/display_y_15_s3/I0</td>
</tr>
<tr>
<td>12.691</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/display_y_15_s3/F</td>
</tr>
<tr>
<td>14.629</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[3][A]</td>
<td>VGAMod_inst/mult_103_s1/B[15]</td>
</tr>
<tr>
<td>15.135</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/mult_103_s1/DOUT[7]</td>
</tr>
<tr>
<td>16.273</td>
<td>1.138</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C30[0][B]</td>
<td>VGAMod_inst/n224_s14/I2</td>
</tr>
<tr>
<td>16.899</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C30[0][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n224_s14/F</td>
</tr>
<tr>
<td>17.741</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[2][B]</td>
<td>VGAMod_inst/n257_s7/I1</td>
</tr>
<tr>
<td>18.563</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C31[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n257_s7/F</td>
</tr>
<tr>
<td>19.562</td>
<td>0.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[3][B]</td>
<td>VGAMod_inst/n257_s3/I2</td>
</tr>
<tr>
<td>20.661</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C33[3][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n257_s3/F</td>
</tr>
<tr>
<td>21.807</td>
<td>1.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[2][B]</td>
<td>VGAMod_inst/n258_s8/I2</td>
</tr>
<tr>
<td>22.433</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R13C32[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n258_s8/F</td>
</tr>
<tr>
<td>23.270</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td>VGAMod_inst/n258_s3/I1</td>
</tr>
<tr>
<td>23.895</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R15C32[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n258_s3/F</td>
</tr>
<tr>
<td>24.327</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][B]</td>
<td>VGAMod_inst/n259_s11/I2</td>
</tr>
<tr>
<td>25.149</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R15C31[0][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n259_s11/F</td>
</tr>
<tr>
<td>25.986</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[1][B]</td>
<td>VGAMod_inst/n259_s4/I0</td>
</tr>
<tr>
<td>26.612</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C33[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n259_s4/F</td>
</tr>
<tr>
<td>27.603</td>
<td>0.991</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>VGAMod_inst/n260_s5/I0</td>
</tr>
<tr>
<td>28.425</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C30[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n260_s5/F</td>
</tr>
<tr>
<td>29.246</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>VGAMod_inst/n260_s2/I0</td>
</tr>
<tr>
<td>30.345</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C32[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n260_s2/F</td>
</tr>
<tr>
<td>30.356</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td>VGAMod_inst/n260_s1/I0</td>
</tr>
<tr>
<td>30.982</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C32[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n260_s1/F</td>
</tr>
<tr>
<td>31.796</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[3][B]</td>
<td>VGAMod_inst/n262_s16/I2</td>
</tr>
<tr>
<td>32.422</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C29[3][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n262_s16/F</td>
</tr>
<tr>
<td>32.428</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[2][B]</td>
<td>VGAMod_inst/n262_s10/I2</td>
</tr>
<tr>
<td>33.454</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C29[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n262_s10/F</td>
</tr>
<tr>
<td>33.873</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td>VGAMod_inst/n262_s4/I2</td>
</tr>
<tr>
<td>34.695</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n262_s4/F</td>
</tr>
<tr>
<td>34.700</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td>VGAMod_inst/n262_s1/I3</td>
</tr>
<tr>
<td>35.326</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n262_s1/F</td>
</tr>
<tr>
<td>37.264</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[2][B]</td>
<td>VGAMod_inst/add_138_s4/A0[0]</td>
</tr>
<tr>
<td>37.529</td>
<td>0.265</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_138_s4/DOUT[2]</td>
</tr>
<tr>
<td>38.504</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C21[2][B]</td>
<td>VGAMod_inst/SDRAMAddr_next_2_s1/I0</td>
</tr>
<tr>
<td>39.326</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C21[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/SDRAMAddr_next_2_s1/F</td>
</tr>
<tr>
<td>39.326</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C21[2][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/SDRAMAddr_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>29.915</td>
<td>29.915</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>34.188</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>34.432</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C21[2][B]</td>
<td>VGAMod_inst/SDRAMAddr_2_s0/CLK</td>
</tr>
<tr>
<td>34.032</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C21[2][B]</td>
<td>VGAMod_inst/SDRAMAddr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>29.915</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>24</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.120, 49.184%; route: 17.230, 49.500%; tC2Q: 0.458, 1.317%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.261</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.293</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>34.032</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/LineCount_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/SDRAMAddr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.518</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td>VGAMod_inst/LineCount_1_s0/CLK</td>
</tr>
<tr>
<td>4.976</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R14C29[2][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/LineCount_1_s0/Q</td>
</tr>
<tr>
<td>5.791</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td>VGAMod_inst/display_y_4_s4/I1</td>
</tr>
<tr>
<td>6.417</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C27[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/display_y_4_s4/F</td>
</tr>
<tr>
<td>7.403</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[3][B]</td>
<td>VGAMod_inst/display_y_6_s5/I1</td>
</tr>
<tr>
<td>8.029</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R14C29[3][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/display_y_6_s5/F</td>
</tr>
<tr>
<td>8.870</td>
<td>0.841</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][B]</td>
<td>VGAMod_inst/LCD_DEN_d_s0/I1</td>
</tr>
<tr>
<td>9.495</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C27[3][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LCD_DEN_d_s0/F</td>
</tr>
<tr>
<td>9.918</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td>VGAMod_inst/display_y_12_s5/I2</td>
</tr>
<tr>
<td>10.544</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/display_y_12_s5/F</td>
</tr>
<tr>
<td>10.555</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td>VGAMod_inst/display_y_15_s4/I3</td>
</tr>
<tr>
<td>11.587</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/display_y_15_s4/F</td>
</tr>
<tr>
<td>11.592</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>VGAMod_inst/display_y_15_s3/I0</td>
</tr>
<tr>
<td>12.691</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/display_y_15_s3/F</td>
</tr>
<tr>
<td>14.629</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[3][A]</td>
<td>VGAMod_inst/mult_103_s1/B[15]</td>
</tr>
<tr>
<td>15.135</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/mult_103_s1/DOUT[7]</td>
</tr>
<tr>
<td>16.273</td>
<td>1.138</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C30[0][B]</td>
<td>VGAMod_inst/n224_s14/I2</td>
</tr>
<tr>
<td>16.899</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C30[0][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n224_s14/F</td>
</tr>
<tr>
<td>17.741</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[2][B]</td>
<td>VGAMod_inst/n257_s7/I1</td>
</tr>
<tr>
<td>18.563</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C31[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n257_s7/F</td>
</tr>
<tr>
<td>19.562</td>
<td>0.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[3][B]</td>
<td>VGAMod_inst/n257_s3/I2</td>
</tr>
<tr>
<td>20.661</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C33[3][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n257_s3/F</td>
</tr>
<tr>
<td>21.807</td>
<td>1.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[2][B]</td>
<td>VGAMod_inst/n258_s8/I2</td>
</tr>
<tr>
<td>22.433</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R13C32[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n258_s8/F</td>
</tr>
<tr>
<td>23.270</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td>VGAMod_inst/n258_s3/I1</td>
</tr>
<tr>
<td>23.895</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R15C32[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n258_s3/F</td>
</tr>
<tr>
<td>24.327</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][B]</td>
<td>VGAMod_inst/n259_s11/I2</td>
</tr>
<tr>
<td>25.149</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R15C31[0][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n259_s11/F</td>
</tr>
<tr>
<td>25.986</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[1][B]</td>
<td>VGAMod_inst/n259_s4/I0</td>
</tr>
<tr>
<td>26.612</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C33[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n259_s4/F</td>
</tr>
<tr>
<td>27.603</td>
<td>0.991</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>VGAMod_inst/n260_s5/I0</td>
</tr>
<tr>
<td>28.425</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C30[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n260_s5/F</td>
</tr>
<tr>
<td>29.246</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>VGAMod_inst/n260_s2/I0</td>
</tr>
<tr>
<td>30.345</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C32[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n260_s2/F</td>
</tr>
<tr>
<td>30.356</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td>VGAMod_inst/n260_s1/I0</td>
</tr>
<tr>
<td>30.982</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C32[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n260_s1/F</td>
</tr>
<tr>
<td>31.796</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[3][B]</td>
<td>VGAMod_inst/n262_s16/I2</td>
</tr>
<tr>
<td>32.422</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C29[3][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n262_s16/F</td>
</tr>
<tr>
<td>32.428</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[2][B]</td>
<td>VGAMod_inst/n262_s10/I2</td>
</tr>
<tr>
<td>33.454</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C29[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n262_s10/F</td>
</tr>
<tr>
<td>33.873</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td>VGAMod_inst/n262_s4/I2</td>
</tr>
<tr>
<td>34.695</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n262_s4/F</td>
</tr>
<tr>
<td>34.700</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td>VGAMod_inst/n262_s1/I3</td>
</tr>
<tr>
<td>35.326</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n262_s1/F</td>
</tr>
<tr>
<td>37.264</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[2][B]</td>
<td>VGAMod_inst/add_138_s4/A0[0]</td>
</tr>
<tr>
<td>37.529</td>
<td>0.265</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_138_s4/DOUT[1]</td>
</tr>
<tr>
<td>38.667</td>
<td>1.138</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[2][B]</td>
<td>VGAMod_inst/SDRAMAddr_next_1_s1/I0</td>
</tr>
<tr>
<td>39.293</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C19[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/SDRAMAddr_next_1_s1/F</td>
</tr>
<tr>
<td>39.293</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[2][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/SDRAMAddr_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>29.915</td>
<td>29.915</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>34.188</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>34.432</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[2][B]</td>
<td>VGAMod_inst/SDRAMAddr_1_s0/CLK</td>
</tr>
<tr>
<td>34.032</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C19[2][B]</td>
<td>VGAMod_inst/SDRAMAddr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>29.915</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>24</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.924, 48.666%; route: 17.393, 50.016%; tC2Q: 0.458, 1.318%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.261</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.293</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>34.032</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/LineCount_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/SDRAMAddr_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.518</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td>VGAMod_inst/LineCount_1_s0/CLK</td>
</tr>
<tr>
<td>4.976</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R14C29[2][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/LineCount_1_s0/Q</td>
</tr>
<tr>
<td>5.791</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td>VGAMod_inst/display_y_4_s4/I1</td>
</tr>
<tr>
<td>6.417</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C27[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/display_y_4_s4/F</td>
</tr>
<tr>
<td>7.403</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[3][B]</td>
<td>VGAMod_inst/display_y_6_s5/I1</td>
</tr>
<tr>
<td>8.029</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R14C29[3][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/display_y_6_s5/F</td>
</tr>
<tr>
<td>8.870</td>
<td>0.841</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][B]</td>
<td>VGAMod_inst/LCD_DEN_d_s0/I1</td>
</tr>
<tr>
<td>9.495</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C27[3][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LCD_DEN_d_s0/F</td>
</tr>
<tr>
<td>9.918</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td>VGAMod_inst/display_y_12_s5/I2</td>
</tr>
<tr>
<td>10.544</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/display_y_12_s5/F</td>
</tr>
<tr>
<td>10.555</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td>VGAMod_inst/display_y_15_s4/I3</td>
</tr>
<tr>
<td>11.587</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/display_y_15_s4/F</td>
</tr>
<tr>
<td>11.592</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>VGAMod_inst/display_y_15_s3/I0</td>
</tr>
<tr>
<td>12.691</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/display_y_15_s3/F</td>
</tr>
<tr>
<td>14.629</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[3][A]</td>
<td>VGAMod_inst/mult_103_s1/B[15]</td>
</tr>
<tr>
<td>15.135</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/mult_103_s1/DOUT[7]</td>
</tr>
<tr>
<td>16.273</td>
<td>1.138</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C30[0][B]</td>
<td>VGAMod_inst/n224_s14/I2</td>
</tr>
<tr>
<td>16.899</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C30[0][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n224_s14/F</td>
</tr>
<tr>
<td>17.741</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[2][B]</td>
<td>VGAMod_inst/n257_s7/I1</td>
</tr>
<tr>
<td>18.563</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C31[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n257_s7/F</td>
</tr>
<tr>
<td>19.562</td>
<td>0.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[3][B]</td>
<td>VGAMod_inst/n257_s3/I2</td>
</tr>
<tr>
<td>20.661</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C33[3][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n257_s3/F</td>
</tr>
<tr>
<td>21.807</td>
<td>1.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[2][B]</td>
<td>VGAMod_inst/n258_s8/I2</td>
</tr>
<tr>
<td>22.433</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R13C32[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n258_s8/F</td>
</tr>
<tr>
<td>23.270</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td>VGAMod_inst/n258_s3/I1</td>
</tr>
<tr>
<td>23.895</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R15C32[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n258_s3/F</td>
</tr>
<tr>
<td>24.327</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][B]</td>
<td>VGAMod_inst/n259_s11/I2</td>
</tr>
<tr>
<td>25.149</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R15C31[0][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n259_s11/F</td>
</tr>
<tr>
<td>25.986</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[1][B]</td>
<td>VGAMod_inst/n259_s4/I0</td>
</tr>
<tr>
<td>26.612</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C33[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n259_s4/F</td>
</tr>
<tr>
<td>27.603</td>
<td>0.991</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>VGAMod_inst/n260_s5/I0</td>
</tr>
<tr>
<td>28.425</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C30[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n260_s5/F</td>
</tr>
<tr>
<td>29.246</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>VGAMod_inst/n260_s2/I0</td>
</tr>
<tr>
<td>30.345</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C32[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n260_s2/F</td>
</tr>
<tr>
<td>30.356</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td>VGAMod_inst/n260_s1/I0</td>
</tr>
<tr>
<td>30.982</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C32[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n260_s1/F</td>
</tr>
<tr>
<td>31.796</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[3][B]</td>
<td>VGAMod_inst/n262_s16/I2</td>
</tr>
<tr>
<td>32.422</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C29[3][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n262_s16/F</td>
</tr>
<tr>
<td>32.428</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[2][B]</td>
<td>VGAMod_inst/n262_s10/I2</td>
</tr>
<tr>
<td>33.454</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C29[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n262_s10/F</td>
</tr>
<tr>
<td>33.873</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td>VGAMod_inst/n262_s4/I2</td>
</tr>
<tr>
<td>34.695</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n262_s4/F</td>
</tr>
<tr>
<td>34.700</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td>VGAMod_inst/n262_s1/I3</td>
</tr>
<tr>
<td>35.326</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n262_s1/F</td>
</tr>
<tr>
<td>37.264</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[2][B]</td>
<td>VGAMod_inst/add_138_s4/A0[0]</td>
</tr>
<tr>
<td>37.529</td>
<td>0.265</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_138_s4/DOUT[9]</td>
</tr>
<tr>
<td>38.667</td>
<td>1.138</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[2][B]</td>
<td>VGAMod_inst/SDRAMAddr_next_9_s1/I0</td>
</tr>
<tr>
<td>39.293</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C20[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/SDRAMAddr_next_9_s1/F</td>
</tr>
<tr>
<td>39.293</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[2][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/SDRAMAddr_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>29.915</td>
<td>29.915</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>34.188</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>34.432</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[2][B]</td>
<td>VGAMod_inst/SDRAMAddr_9_s0/CLK</td>
</tr>
<tr>
<td>34.032</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C20[2][B]</td>
<td>VGAMod_inst/SDRAMAddr_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>29.915</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>24</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.924, 48.666%; route: 17.393, 50.016%; tC2Q: 0.458, 1.318%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.123</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.156</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>34.032</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/LineCount_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/SDRAMAddr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.518</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td>VGAMod_inst/LineCount_1_s0/CLK</td>
</tr>
<tr>
<td>4.976</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R14C29[2][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/LineCount_1_s0/Q</td>
</tr>
<tr>
<td>5.791</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td>VGAMod_inst/display_y_4_s4/I1</td>
</tr>
<tr>
<td>6.417</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C27[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/display_y_4_s4/F</td>
</tr>
<tr>
<td>7.403</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[3][B]</td>
<td>VGAMod_inst/display_y_6_s5/I1</td>
</tr>
<tr>
<td>8.029</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R14C29[3][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/display_y_6_s5/F</td>
</tr>
<tr>
<td>8.870</td>
<td>0.841</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][B]</td>
<td>VGAMod_inst/LCD_DEN_d_s0/I1</td>
</tr>
<tr>
<td>9.495</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C27[3][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LCD_DEN_d_s0/F</td>
</tr>
<tr>
<td>9.918</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td>VGAMod_inst/display_y_12_s5/I2</td>
</tr>
<tr>
<td>10.544</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/display_y_12_s5/F</td>
</tr>
<tr>
<td>10.555</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td>VGAMod_inst/display_y_15_s4/I3</td>
</tr>
<tr>
<td>11.587</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/display_y_15_s4/F</td>
</tr>
<tr>
<td>11.592</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>VGAMod_inst/display_y_15_s3/I0</td>
</tr>
<tr>
<td>12.691</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/display_y_15_s3/F</td>
</tr>
<tr>
<td>14.629</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[3][A]</td>
<td>VGAMod_inst/mult_103_s1/B[15]</td>
</tr>
<tr>
<td>15.135</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/mult_103_s1/DOUT[7]</td>
</tr>
<tr>
<td>16.273</td>
<td>1.138</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C30[0][B]</td>
<td>VGAMod_inst/n224_s14/I2</td>
</tr>
<tr>
<td>16.899</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C30[0][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n224_s14/F</td>
</tr>
<tr>
<td>17.741</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[2][B]</td>
<td>VGAMod_inst/n257_s7/I1</td>
</tr>
<tr>
<td>18.563</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C31[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n257_s7/F</td>
</tr>
<tr>
<td>19.562</td>
<td>0.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[3][B]</td>
<td>VGAMod_inst/n257_s3/I2</td>
</tr>
<tr>
<td>20.661</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C33[3][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n257_s3/F</td>
</tr>
<tr>
<td>21.807</td>
<td>1.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[2][B]</td>
<td>VGAMod_inst/n258_s8/I2</td>
</tr>
<tr>
<td>22.433</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R13C32[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n258_s8/F</td>
</tr>
<tr>
<td>23.270</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td>VGAMod_inst/n258_s3/I1</td>
</tr>
<tr>
<td>23.895</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R15C32[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n258_s3/F</td>
</tr>
<tr>
<td>24.327</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][B]</td>
<td>VGAMod_inst/n259_s11/I2</td>
</tr>
<tr>
<td>25.149</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R15C31[0][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n259_s11/F</td>
</tr>
<tr>
<td>25.986</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[1][B]</td>
<td>VGAMod_inst/n259_s4/I0</td>
</tr>
<tr>
<td>26.612</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C33[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n259_s4/F</td>
</tr>
<tr>
<td>27.603</td>
<td>0.991</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>VGAMod_inst/n260_s5/I0</td>
</tr>
<tr>
<td>28.425</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C30[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n260_s5/F</td>
</tr>
<tr>
<td>29.246</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>VGAMod_inst/n260_s2/I0</td>
</tr>
<tr>
<td>30.345</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C32[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n260_s2/F</td>
</tr>
<tr>
<td>30.356</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td>VGAMod_inst/n260_s1/I0</td>
</tr>
<tr>
<td>30.982</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C32[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n260_s1/F</td>
</tr>
<tr>
<td>31.796</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[3][B]</td>
<td>VGAMod_inst/n262_s16/I2</td>
</tr>
<tr>
<td>32.422</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C29[3][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n262_s16/F</td>
</tr>
<tr>
<td>32.428</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[2][B]</td>
<td>VGAMod_inst/n262_s10/I2</td>
</tr>
<tr>
<td>33.454</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C29[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n262_s10/F</td>
</tr>
<tr>
<td>33.873</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td>VGAMod_inst/n262_s4/I2</td>
</tr>
<tr>
<td>34.695</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n262_s4/F</td>
</tr>
<tr>
<td>34.700</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td>VGAMod_inst/n262_s1/I3</td>
</tr>
<tr>
<td>35.326</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n262_s1/F</td>
</tr>
<tr>
<td>37.264</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[2][B]</td>
<td>VGAMod_inst/add_138_s4/A0[0]</td>
</tr>
<tr>
<td>37.529</td>
<td>0.265</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_138_s4/DOUT[4]</td>
</tr>
<tr>
<td>38.334</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td>VGAMod_inst/SDRAMAddr_next_4_s1/I0</td>
</tr>
<tr>
<td>39.156</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/SDRAMAddr_next_4_s1/F</td>
</tr>
<tr>
<td>39.156</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/SDRAMAddr_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>29.915</td>
<td>29.915</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>34.188</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>34.432</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td>VGAMod_inst/SDRAMAddr_4_s0/CLK</td>
</tr>
<tr>
<td>34.032</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C23[1][A]</td>
<td>VGAMod_inst/SDRAMAddr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>29.915</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>24</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.120, 49.425%; route: 17.060, 49.251%; tC2Q: 0.458, 1.323%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.123</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.156</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>34.032</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/LineCount_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/SDRAMAddr_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.518</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td>VGAMod_inst/LineCount_1_s0/CLK</td>
</tr>
<tr>
<td>4.976</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R14C29[2][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/LineCount_1_s0/Q</td>
</tr>
<tr>
<td>5.791</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td>VGAMod_inst/display_y_4_s4/I1</td>
</tr>
<tr>
<td>6.417</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C27[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/display_y_4_s4/F</td>
</tr>
<tr>
<td>7.403</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[3][B]</td>
<td>VGAMod_inst/display_y_6_s5/I1</td>
</tr>
<tr>
<td>8.029</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R14C29[3][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/display_y_6_s5/F</td>
</tr>
<tr>
<td>8.870</td>
<td>0.841</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][B]</td>
<td>VGAMod_inst/LCD_DEN_d_s0/I1</td>
</tr>
<tr>
<td>9.495</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C27[3][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LCD_DEN_d_s0/F</td>
</tr>
<tr>
<td>9.918</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td>VGAMod_inst/display_y_12_s5/I2</td>
</tr>
<tr>
<td>10.544</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/display_y_12_s5/F</td>
</tr>
<tr>
<td>10.555</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td>VGAMod_inst/display_y_15_s4/I3</td>
</tr>
<tr>
<td>11.587</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/display_y_15_s4/F</td>
</tr>
<tr>
<td>11.592</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>VGAMod_inst/display_y_15_s3/I0</td>
</tr>
<tr>
<td>12.691</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/display_y_15_s3/F</td>
</tr>
<tr>
<td>14.629</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[3][A]</td>
<td>VGAMod_inst/mult_103_s1/B[15]</td>
</tr>
<tr>
<td>15.135</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/mult_103_s1/DOUT[7]</td>
</tr>
<tr>
<td>16.273</td>
<td>1.138</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C30[0][B]</td>
<td>VGAMod_inst/n224_s14/I2</td>
</tr>
<tr>
<td>16.899</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C30[0][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n224_s14/F</td>
</tr>
<tr>
<td>17.741</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[2][B]</td>
<td>VGAMod_inst/n257_s7/I1</td>
</tr>
<tr>
<td>18.563</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C31[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n257_s7/F</td>
</tr>
<tr>
<td>19.562</td>
<td>0.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[3][B]</td>
<td>VGAMod_inst/n257_s3/I2</td>
</tr>
<tr>
<td>20.661</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C33[3][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n257_s3/F</td>
</tr>
<tr>
<td>21.807</td>
<td>1.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[2][B]</td>
<td>VGAMod_inst/n258_s8/I2</td>
</tr>
<tr>
<td>22.433</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R13C32[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n258_s8/F</td>
</tr>
<tr>
<td>23.270</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td>VGAMod_inst/n258_s3/I1</td>
</tr>
<tr>
<td>23.895</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R15C32[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n258_s3/F</td>
</tr>
<tr>
<td>24.327</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][B]</td>
<td>VGAMod_inst/n259_s11/I2</td>
</tr>
<tr>
<td>25.149</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R15C31[0][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n259_s11/F</td>
</tr>
<tr>
<td>25.986</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[1][B]</td>
<td>VGAMod_inst/n259_s4/I0</td>
</tr>
<tr>
<td>26.612</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C33[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n259_s4/F</td>
</tr>
<tr>
<td>27.603</td>
<td>0.991</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>VGAMod_inst/n260_s5/I0</td>
</tr>
<tr>
<td>28.425</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C30[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n260_s5/F</td>
</tr>
<tr>
<td>29.246</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>VGAMod_inst/n260_s2/I0</td>
</tr>
<tr>
<td>30.345</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C32[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n260_s2/F</td>
</tr>
<tr>
<td>30.356</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td>VGAMod_inst/n260_s1/I0</td>
</tr>
<tr>
<td>30.982</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C32[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n260_s1/F</td>
</tr>
<tr>
<td>31.796</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[3][B]</td>
<td>VGAMod_inst/n262_s16/I2</td>
</tr>
<tr>
<td>32.422</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C29[3][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n262_s16/F</td>
</tr>
<tr>
<td>32.428</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[2][B]</td>
<td>VGAMod_inst/n262_s10/I2</td>
</tr>
<tr>
<td>33.454</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C29[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n262_s10/F</td>
</tr>
<tr>
<td>33.873</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td>VGAMod_inst/n262_s4/I2</td>
</tr>
<tr>
<td>34.695</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n262_s4/F</td>
</tr>
<tr>
<td>34.700</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td>VGAMod_inst/n262_s1/I3</td>
</tr>
<tr>
<td>35.326</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n262_s1/F</td>
</tr>
<tr>
<td>37.264</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[2][B]</td>
<td>VGAMod_inst/add_138_s4/A0[0]</td>
</tr>
<tr>
<td>37.529</td>
<td>0.265</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_138_s4/DOUT[10]</td>
</tr>
<tr>
<td>38.334</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[2][A]</td>
<td>VGAMod_inst/SDRAMAddr_next_10_s1/I0</td>
</tr>
<tr>
<td>39.156</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C23[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/SDRAMAddr_next_10_s1/F</td>
</tr>
<tr>
<td>39.156</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[2][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/SDRAMAddr_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>29.915</td>
<td>29.915</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>34.188</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>34.432</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[2][A]</td>
<td>VGAMod_inst/SDRAMAddr_10_s0/CLK</td>
</tr>
<tr>
<td>34.032</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C23[2][A]</td>
<td>VGAMod_inst/SDRAMAddr_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>29.915</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>24</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.120, 49.425%; route: 17.060, 49.251%; tC2Q: 0.458, 1.323%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.122</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.154</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>34.032</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/LineCount_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/SDRAMAddr_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.518</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td>VGAMod_inst/LineCount_1_s0/CLK</td>
</tr>
<tr>
<td>4.976</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R14C29[2][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/LineCount_1_s0/Q</td>
</tr>
<tr>
<td>5.791</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td>VGAMod_inst/display_y_4_s4/I1</td>
</tr>
<tr>
<td>6.417</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C27[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/display_y_4_s4/F</td>
</tr>
<tr>
<td>7.403</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[3][B]</td>
<td>VGAMod_inst/display_y_6_s5/I1</td>
</tr>
<tr>
<td>8.029</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R14C29[3][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/display_y_6_s5/F</td>
</tr>
<tr>
<td>8.870</td>
<td>0.841</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][B]</td>
<td>VGAMod_inst/LCD_DEN_d_s0/I1</td>
</tr>
<tr>
<td>9.495</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C27[3][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LCD_DEN_d_s0/F</td>
</tr>
<tr>
<td>9.918</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td>VGAMod_inst/display_y_12_s5/I2</td>
</tr>
<tr>
<td>10.544</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/display_y_12_s5/F</td>
</tr>
<tr>
<td>10.555</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td>VGAMod_inst/display_y_15_s4/I3</td>
</tr>
<tr>
<td>11.587</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/display_y_15_s4/F</td>
</tr>
<tr>
<td>11.592</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>VGAMod_inst/display_y_15_s3/I0</td>
</tr>
<tr>
<td>12.691</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/display_y_15_s3/F</td>
</tr>
<tr>
<td>14.629</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[3][A]</td>
<td>VGAMod_inst/mult_103_s1/B[15]</td>
</tr>
<tr>
<td>15.135</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/mult_103_s1/DOUT[7]</td>
</tr>
<tr>
<td>16.273</td>
<td>1.138</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C30[0][B]</td>
<td>VGAMod_inst/n224_s14/I2</td>
</tr>
<tr>
<td>16.899</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C30[0][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n224_s14/F</td>
</tr>
<tr>
<td>17.741</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[2][B]</td>
<td>VGAMod_inst/n257_s7/I1</td>
</tr>
<tr>
<td>18.563</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C31[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n257_s7/F</td>
</tr>
<tr>
<td>19.562</td>
<td>0.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[3][B]</td>
<td>VGAMod_inst/n257_s3/I2</td>
</tr>
<tr>
<td>20.661</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C33[3][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n257_s3/F</td>
</tr>
<tr>
<td>21.807</td>
<td>1.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[2][B]</td>
<td>VGAMod_inst/n258_s8/I2</td>
</tr>
<tr>
<td>22.433</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R13C32[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n258_s8/F</td>
</tr>
<tr>
<td>23.270</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td>VGAMod_inst/n258_s3/I1</td>
</tr>
<tr>
<td>23.895</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R15C32[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n258_s3/F</td>
</tr>
<tr>
<td>24.327</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][B]</td>
<td>VGAMod_inst/n259_s11/I2</td>
</tr>
<tr>
<td>25.149</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R15C31[0][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n259_s11/F</td>
</tr>
<tr>
<td>25.986</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[1][B]</td>
<td>VGAMod_inst/n259_s4/I0</td>
</tr>
<tr>
<td>26.612</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C33[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n259_s4/F</td>
</tr>
<tr>
<td>27.603</td>
<td>0.991</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>VGAMod_inst/n260_s5/I0</td>
</tr>
<tr>
<td>28.425</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C30[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n260_s5/F</td>
</tr>
<tr>
<td>29.246</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>VGAMod_inst/n260_s2/I0</td>
</tr>
<tr>
<td>30.345</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C32[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n260_s2/F</td>
</tr>
<tr>
<td>30.356</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td>VGAMod_inst/n260_s1/I0</td>
</tr>
<tr>
<td>30.982</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C32[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n260_s1/F</td>
</tr>
<tr>
<td>31.796</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[3][B]</td>
<td>VGAMod_inst/n262_s16/I2</td>
</tr>
<tr>
<td>32.422</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C29[3][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n262_s16/F</td>
</tr>
<tr>
<td>32.428</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[2][B]</td>
<td>VGAMod_inst/n262_s10/I2</td>
</tr>
<tr>
<td>33.454</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C29[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n262_s10/F</td>
</tr>
<tr>
<td>33.873</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td>VGAMod_inst/n262_s4/I2</td>
</tr>
<tr>
<td>34.695</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n262_s4/F</td>
</tr>
<tr>
<td>34.700</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td>VGAMod_inst/n262_s1/I3</td>
</tr>
<tr>
<td>35.326</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n262_s1/F</td>
</tr>
<tr>
<td>37.264</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[2][B]</td>
<td>VGAMod_inst/add_138_s4/A0[0]</td>
</tr>
<tr>
<td>37.529</td>
<td>0.265</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_138_s4/DOUT[13]</td>
</tr>
<tr>
<td>38.332</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C23[2][A]</td>
<td>VGAMod_inst/SDRAMAddr_next_13_s1/I0</td>
</tr>
<tr>
<td>39.154</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C23[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/SDRAMAddr_next_13_s1/F</td>
</tr>
<tr>
<td>39.154</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C23[2][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/SDRAMAddr_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>29.915</td>
<td>29.915</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>34.188</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>34.432</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C23[2][A]</td>
<td>VGAMod_inst/SDRAMAddr_13_s0/CLK</td>
</tr>
<tr>
<td>34.032</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C23[2][A]</td>
<td>VGAMod_inst/SDRAMAddr_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>29.915</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>24</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.120, 49.427%; route: 17.058, 49.249%; tC2Q: 0.458, 1.323%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.927</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.960</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>34.032</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/LineCount_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/SDRAMAddr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.518</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td>VGAMod_inst/LineCount_1_s0/CLK</td>
</tr>
<tr>
<td>4.976</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R14C29[2][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/LineCount_1_s0/Q</td>
</tr>
<tr>
<td>5.791</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td>VGAMod_inst/display_y_4_s4/I1</td>
</tr>
<tr>
<td>6.417</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C27[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/display_y_4_s4/F</td>
</tr>
<tr>
<td>7.403</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[3][B]</td>
<td>VGAMod_inst/display_y_6_s5/I1</td>
</tr>
<tr>
<td>8.029</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R14C29[3][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/display_y_6_s5/F</td>
</tr>
<tr>
<td>8.870</td>
<td>0.841</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][B]</td>
<td>VGAMod_inst/LCD_DEN_d_s0/I1</td>
</tr>
<tr>
<td>9.495</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C27[3][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LCD_DEN_d_s0/F</td>
</tr>
<tr>
<td>9.918</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td>VGAMod_inst/display_y_12_s5/I2</td>
</tr>
<tr>
<td>10.544</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/display_y_12_s5/F</td>
</tr>
<tr>
<td>10.555</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td>VGAMod_inst/display_y_15_s4/I3</td>
</tr>
<tr>
<td>11.587</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/display_y_15_s4/F</td>
</tr>
<tr>
<td>11.592</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>VGAMod_inst/display_y_15_s3/I0</td>
</tr>
<tr>
<td>12.691</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/display_y_15_s3/F</td>
</tr>
<tr>
<td>14.629</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[3][A]</td>
<td>VGAMod_inst/mult_103_s1/B[15]</td>
</tr>
<tr>
<td>15.135</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/mult_103_s1/DOUT[7]</td>
</tr>
<tr>
<td>16.273</td>
<td>1.138</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C30[0][B]</td>
<td>VGAMod_inst/n224_s14/I2</td>
</tr>
<tr>
<td>16.899</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C30[0][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n224_s14/F</td>
</tr>
<tr>
<td>17.741</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[2][B]</td>
<td>VGAMod_inst/n257_s7/I1</td>
</tr>
<tr>
<td>18.563</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C31[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n257_s7/F</td>
</tr>
<tr>
<td>19.562</td>
<td>0.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[3][B]</td>
<td>VGAMod_inst/n257_s3/I2</td>
</tr>
<tr>
<td>20.661</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C33[3][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n257_s3/F</td>
</tr>
<tr>
<td>21.807</td>
<td>1.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[2][B]</td>
<td>VGAMod_inst/n258_s8/I2</td>
</tr>
<tr>
<td>22.433</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R13C32[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n258_s8/F</td>
</tr>
<tr>
<td>23.270</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td>VGAMod_inst/n258_s3/I1</td>
</tr>
<tr>
<td>23.895</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R15C32[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n258_s3/F</td>
</tr>
<tr>
<td>24.327</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][B]</td>
<td>VGAMod_inst/n259_s11/I2</td>
</tr>
<tr>
<td>25.149</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R15C31[0][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n259_s11/F</td>
</tr>
<tr>
<td>25.986</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[1][B]</td>
<td>VGAMod_inst/n259_s4/I0</td>
</tr>
<tr>
<td>26.612</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C33[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n259_s4/F</td>
</tr>
<tr>
<td>27.603</td>
<td>0.991</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>VGAMod_inst/n260_s5/I0</td>
</tr>
<tr>
<td>28.425</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C30[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n260_s5/F</td>
</tr>
<tr>
<td>29.246</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>VGAMod_inst/n260_s2/I0</td>
</tr>
<tr>
<td>30.345</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C32[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n260_s2/F</td>
</tr>
<tr>
<td>30.356</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td>VGAMod_inst/n260_s1/I0</td>
</tr>
<tr>
<td>30.982</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C32[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n260_s1/F</td>
</tr>
<tr>
<td>31.796</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[3][B]</td>
<td>VGAMod_inst/n262_s16/I2</td>
</tr>
<tr>
<td>32.422</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C29[3][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n262_s16/F</td>
</tr>
<tr>
<td>32.428</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[2][B]</td>
<td>VGAMod_inst/n262_s10/I2</td>
</tr>
<tr>
<td>33.454</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C29[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n262_s10/F</td>
</tr>
<tr>
<td>33.873</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td>VGAMod_inst/n262_s4/I2</td>
</tr>
<tr>
<td>34.695</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n262_s4/F</td>
</tr>
<tr>
<td>34.700</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td>VGAMod_inst/n262_s1/I3</td>
</tr>
<tr>
<td>35.326</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n262_s1/F</td>
</tr>
<tr>
<td>37.264</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[2][B]</td>
<td>VGAMod_inst/add_138_s4/A0[0]</td>
</tr>
<tr>
<td>37.529</td>
<td>0.265</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_138_s4/DOUT[0]</td>
</tr>
<tr>
<td>38.334</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C22[2][B]</td>
<td>VGAMod_inst/SDRAMAddr_next_0_s1/I0</td>
</tr>
<tr>
<td>38.960</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C22[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/SDRAMAddr_next_0_s1/F</td>
</tr>
<tr>
<td>38.960</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C22[2][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/SDRAMAddr_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>29.915</td>
<td>29.915</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>34.188</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>34.432</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[2][B]</td>
<td>VGAMod_inst/SDRAMAddr_0_s0/CLK</td>
</tr>
<tr>
<td>34.032</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C22[2][B]</td>
<td>VGAMod_inst/SDRAMAddr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>29.915</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>24</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.924, 49.138%; route: 17.060, 49.532%; tC2Q: 0.458, 1.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.946</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.086</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>34.032</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/PixelCount_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/PixelCount_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.518</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][B]</td>
<td>VGAMod_inst/PixelCount_0_s0/CLK</td>
</tr>
<tr>
<td>4.976</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R15C23[0][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_0_s0/Q</td>
</tr>
<tr>
<td>5.815</td>
<td>0.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td>VGAMod_inst/n77_s4/I2</td>
</tr>
<tr>
<td>6.847</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C22[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n77_s4/F</td>
</tr>
<tr>
<td>7.663</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][B]</td>
<td>VGAMod_inst/n74_s3/I3</td>
</tr>
<tr>
<td>8.695</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C23[0][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n74_s3/F</td>
</tr>
<tr>
<td>9.514</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[2][B]</td>
<td>VGAMod_inst/n71_s3/I3</td>
</tr>
<tr>
<td>10.613</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C24[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n71_s3/F</td>
</tr>
<tr>
<td>10.635</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[3][A]</td>
<td>VGAMod_inst/n68_s3/I3</td>
</tr>
<tr>
<td>11.667</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C24[3][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n68_s3/F</td>
</tr>
<tr>
<td>12.987</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>VGAMod_inst/n67_s2/I1</td>
</tr>
<tr>
<td>14.086</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n67_s2/F</td>
</tr>
<tr>
<td>14.086</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>29.915</td>
<td>29.915</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>34.188</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>34.432</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>VGAMod_inst/PixelCount_14_s0/CLK</td>
</tr>
<tr>
<td>34.032</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>VGAMod_inst/PixelCount_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>29.915</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.294, 55.327%; route: 3.816, 39.883%; tC2Q: 0.458, 4.790%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.013</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>34.032</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/PixelCount_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/PixelCount_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.518</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][B]</td>
<td>VGAMod_inst/PixelCount_0_s0/CLK</td>
</tr>
<tr>
<td>4.976</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R15C23[0][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_0_s0/Q</td>
</tr>
<tr>
<td>5.815</td>
<td>0.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td>VGAMod_inst/n77_s4/I2</td>
</tr>
<tr>
<td>6.847</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C22[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n77_s4/F</td>
</tr>
<tr>
<td>7.663</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][B]</td>
<td>VGAMod_inst/n74_s3/I3</td>
</tr>
<tr>
<td>8.695</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C23[0][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n74_s3/F</td>
</tr>
<tr>
<td>9.514</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[2][B]</td>
<td>VGAMod_inst/n71_s3/I3</td>
</tr>
<tr>
<td>10.613</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C24[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n71_s3/F</td>
</tr>
<tr>
<td>10.635</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[3][A]</td>
<td>VGAMod_inst/n68_s3/I3</td>
</tr>
<tr>
<td>11.667</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C24[3][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n68_s3/F</td>
</tr>
<tr>
<td>12.987</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>VGAMod_inst/n68_s2/I1</td>
</tr>
<tr>
<td>14.019</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n68_s2/F</td>
</tr>
<tr>
<td>14.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>29.915</td>
<td>29.915</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>34.188</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>34.432</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>VGAMod_inst/PixelCount_13_s0/CLK</td>
</tr>
<tr>
<td>34.032</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>VGAMod_inst/PixelCount_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>29.915</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.227, 55.012%; route: 3.816, 40.164%; tC2Q: 0.458, 4.824%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.457</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.576</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>34.032</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/PixelCount_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/PixelCount_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.518</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][B]</td>
<td>VGAMod_inst/PixelCount_0_s0/CLK</td>
</tr>
<tr>
<td>4.976</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R15C23[0][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_0_s0/Q</td>
</tr>
<tr>
<td>5.815</td>
<td>0.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td>VGAMod_inst/n77_s4/I2</td>
</tr>
<tr>
<td>6.847</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C22[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n77_s4/F</td>
</tr>
<tr>
<td>7.663</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][B]</td>
<td>VGAMod_inst/n74_s3/I3</td>
</tr>
<tr>
<td>8.695</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C23[0][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n74_s3/F</td>
</tr>
<tr>
<td>9.514</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[2][B]</td>
<td>VGAMod_inst/n71_s3/I3</td>
</tr>
<tr>
<td>10.613</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C24[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n71_s3/F</td>
</tr>
<tr>
<td>10.635</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[3][A]</td>
<td>VGAMod_inst/n68_s3/I3</td>
</tr>
<tr>
<td>11.667</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C24[3][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n68_s3/F</td>
</tr>
<tr>
<td>12.477</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td>VGAMod_inst/n66_s2/I2</td>
</tr>
<tr>
<td>13.576</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n66_s2/F</td>
</tr>
<tr>
<td>13.576</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>29.915</td>
<td>29.915</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>34.188</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>34.432</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td>VGAMod_inst/PixelCount_15_s0/CLK</td>
</tr>
<tr>
<td>34.032</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C23[0][A]</td>
<td>VGAMod_inst/PixelCount_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>29.915</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.294, 58.448%; route: 3.305, 36.492%; tC2Q: 0.458, 5.060%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.592</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.440</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>34.032</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/LineCount_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/LineCount_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.518</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td>VGAMod_inst/LineCount_1_s0/CLK</td>
</tr>
<tr>
<td>4.976</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R14C29[2][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/LineCount_1_s0/Q</td>
</tr>
<tr>
<td>5.791</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td>VGAMod_inst/display_y_4_s4/I1</td>
</tr>
<tr>
<td>6.417</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C27[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/display_y_4_s4/F</td>
</tr>
<tr>
<td>6.928</td>
<td>0.510</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>VGAMod_inst/n42_s3/I3</td>
</tr>
<tr>
<td>7.730</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R15C27[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n42_s3/F</td>
</tr>
<tr>
<td>8.156</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[2][A]</td>
<td>VGAMod_inst/n40_s3/I2</td>
</tr>
<tr>
<td>8.978</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R15C26[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n40_s3/F</td>
</tr>
<tr>
<td>8.995</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td>VGAMod_inst/n38_s3/I2</td>
</tr>
<tr>
<td>9.817</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C26[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n38_s3/F</td>
</tr>
<tr>
<td>11.132</td>
<td>1.315</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[3][A]</td>
<td>VGAMod_inst/n35_s3/I3</td>
</tr>
<tr>
<td>12.193</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R14C28[3][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n35_s3/F</td>
</tr>
<tr>
<td>12.618</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>VGAMod_inst/n33_s2/I2</td>
</tr>
<tr>
<td>13.440</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n33_s2/F</td>
</tr>
<tr>
<td>13.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/LineCount_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>29.915</td>
<td>29.915</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>34.188</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>34.432</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>VGAMod_inst/LineCount_15_s0/CLK</td>
</tr>
<tr>
<td>34.032</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>VGAMod_inst/LineCount_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>29.915</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.955, 55.536%; route: 3.509, 39.327%; tC2Q: 0.458, 5.137%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.592</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.440</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>34.032</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/LineCount_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/LineCount_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.518</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td>VGAMod_inst/LineCount_1_s0/CLK</td>
</tr>
<tr>
<td>4.976</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R14C29[2][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/LineCount_1_s0/Q</td>
</tr>
<tr>
<td>5.791</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td>VGAMod_inst/display_y_4_s4/I1</td>
</tr>
<tr>
<td>6.417</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C27[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/display_y_4_s4/F</td>
</tr>
<tr>
<td>6.928</td>
<td>0.510</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>VGAMod_inst/n42_s3/I3</td>
</tr>
<tr>
<td>7.730</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R15C27[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n42_s3/F</td>
</tr>
<tr>
<td>8.156</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[2][A]</td>
<td>VGAMod_inst/n40_s3/I2</td>
</tr>
<tr>
<td>8.978</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R15C26[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n40_s3/F</td>
</tr>
<tr>
<td>8.995</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td>VGAMod_inst/n38_s3/I2</td>
</tr>
<tr>
<td>9.817</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C26[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n38_s3/F</td>
</tr>
<tr>
<td>11.132</td>
<td>1.315</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[3][A]</td>
<td>VGAMod_inst/n35_s3/I3</td>
</tr>
<tr>
<td>12.193</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R14C28[3][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n35_s3/F</td>
</tr>
<tr>
<td>12.618</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][B]</td>
<td>VGAMod_inst/n34_s2/I1</td>
</tr>
<tr>
<td>13.440</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C28[0][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n34_s2/F</td>
</tr>
<tr>
<td>13.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/LineCount_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>29.915</td>
<td>29.915</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>34.188</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>34.432</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][B]</td>
<td>VGAMod_inst/LineCount_14_s0/CLK</td>
</tr>
<tr>
<td>34.032</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C28[0][B]</td>
<td>VGAMod_inst/LineCount_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>29.915</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.955, 55.536%; route: 3.509, 39.327%; tC2Q: 0.458, 5.137%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.792</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.240</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>34.032</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/LineCount_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/LineCount_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.518</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td>VGAMod_inst/LineCount_1_s0/CLK</td>
</tr>
<tr>
<td>4.976</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R14C29[2][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/LineCount_1_s0/Q</td>
</tr>
<tr>
<td>5.791</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td>VGAMod_inst/display_y_4_s4/I1</td>
</tr>
<tr>
<td>6.417</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C27[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/display_y_4_s4/F</td>
</tr>
<tr>
<td>6.928</td>
<td>0.510</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>VGAMod_inst/n42_s3/I3</td>
</tr>
<tr>
<td>7.730</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R15C27[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n42_s3/F</td>
</tr>
<tr>
<td>8.156</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[2][A]</td>
<td>VGAMod_inst/n40_s3/I2</td>
</tr>
<tr>
<td>8.978</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R15C26[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n40_s3/F</td>
</tr>
<tr>
<td>8.995</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td>VGAMod_inst/n38_s3/I2</td>
</tr>
<tr>
<td>9.817</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C26[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n38_s3/F</td>
</tr>
<tr>
<td>11.132</td>
<td>1.315</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[3][A]</td>
<td>VGAMod_inst/n35_s3/I3</td>
</tr>
<tr>
<td>12.193</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R14C28[3][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n35_s3/F</td>
</tr>
<tr>
<td>12.614</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td>VGAMod_inst/n35_s2/I1</td>
</tr>
<tr>
<td>13.240</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n35_s2/F</td>
</tr>
<tr>
<td>13.240</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/LineCount_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>29.915</td>
<td>29.915</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>34.188</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>34.432</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td>VGAMod_inst/LineCount_13_s0/CLK</td>
</tr>
<tr>
<td>34.032</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C29[1][B]</td>
<td>VGAMod_inst/LineCount_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>29.915</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.759, 54.562%; route: 3.505, 40.183%; tC2Q: 0.458, 5.255%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.855</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.177</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>34.032</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/PixelCount_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/PixelCount_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.518</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[2][A]</td>
<td>VGAMod_inst/PixelCount_12_s0/CLK</td>
</tr>
<tr>
<td>4.976</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R16C24[2][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_12_s0/Q</td>
</tr>
<tr>
<td>5.410</td>
<td>0.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[0][A]</td>
<td>VGAMod_inst/display_x_13_s5/I1</td>
</tr>
<tr>
<td>6.509</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R15C24[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/display_x_13_s5/F</td>
</tr>
<tr>
<td>7.324</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][B]</td>
<td>VGAMod_inst/n9_s4/I3</td>
</tr>
<tr>
<td>8.423</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n9_s4/F</td>
</tr>
<tr>
<td>8.428</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][A]</td>
<td>VGAMod_inst/n9_s3/I2</td>
</tr>
<tr>
<td>9.460</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C22[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n9_s3/F</td>
</tr>
<tr>
<td>9.961</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>VGAMod_inst/n9_s7/I2</td>
</tr>
<tr>
<td>10.783</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R14C24[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n9_s7/F</td>
</tr>
<tr>
<td>12.078</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[0][A]</td>
<td>VGAMod_inst/n71_s2/I0</td>
</tr>
<tr>
<td>13.177</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C24[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n71_s2/F</td>
</tr>
<tr>
<td>13.177</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[0][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>29.915</td>
<td>29.915</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>34.188</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>34.432</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[0][A]</td>
<td>VGAMod_inst/PixelCount_10_s0/CLK</td>
</tr>
<tr>
<td>34.032</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C24[0][A]</td>
<td>VGAMod_inst/PixelCount_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>29.915</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.151, 59.487%; route: 3.050, 35.220%; tC2Q: 0.458, 5.293%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.716</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.673</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>34.389</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/PixelCount_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/LineCount_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.518</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[2][A]</td>
<td>VGAMod_inst/PixelCount_12_s0/CLK</td>
</tr>
<tr>
<td>4.976</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R16C24[2][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_12_s0/Q</td>
</tr>
<tr>
<td>5.410</td>
<td>0.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[0][A]</td>
<td>VGAMod_inst/display_x_13_s5/I1</td>
</tr>
<tr>
<td>6.509</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R15C24[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/display_x_13_s5/F</td>
</tr>
<tr>
<td>7.324</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][B]</td>
<td>VGAMod_inst/n9_s4/I3</td>
</tr>
<tr>
<td>8.423</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n9_s4/F</td>
</tr>
<tr>
<td>8.428</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][A]</td>
<td>VGAMod_inst/n9_s3/I2</td>
</tr>
<tr>
<td>9.460</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C22[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n9_s3/F</td>
</tr>
<tr>
<td>9.961</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>VGAMod_inst/n9_s7/I2</td>
</tr>
<tr>
<td>10.763</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>17</td>
<td>R14C24[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n9_s7/F</td>
</tr>
<tr>
<td>12.673</td>
<td>1.909</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/LineCount_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>29.915</td>
<td>29.915</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>34.188</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>34.432</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td>VGAMod_inst/LineCount_1_s0/CLK</td>
</tr>
<tr>
<td>34.389</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C29[2][B]</td>
<td>VGAMod_inst/LineCount_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>29.915</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.032, 49.441%; route: 3.665, 44.939%; tC2Q: 0.458, 5.620%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.716</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.673</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>34.389</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/PixelCount_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/LineCount_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.518</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[2][A]</td>
<td>VGAMod_inst/PixelCount_12_s0/CLK</td>
</tr>
<tr>
<td>4.976</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R16C24[2][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_12_s0/Q</td>
</tr>
<tr>
<td>5.410</td>
<td>0.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[0][A]</td>
<td>VGAMod_inst/display_x_13_s5/I1</td>
</tr>
<tr>
<td>6.509</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R15C24[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/display_x_13_s5/F</td>
</tr>
<tr>
<td>7.324</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][B]</td>
<td>VGAMod_inst/n9_s4/I3</td>
</tr>
<tr>
<td>8.423</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n9_s4/F</td>
</tr>
<tr>
<td>8.428</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][A]</td>
<td>VGAMod_inst/n9_s3/I2</td>
</tr>
<tr>
<td>9.460</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C22[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n9_s3/F</td>
</tr>
<tr>
<td>9.961</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>VGAMod_inst/n9_s7/I2</td>
</tr>
<tr>
<td>10.763</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>17</td>
<td>R14C24[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n9_s7/F</td>
</tr>
<tr>
<td>12.673</td>
<td>1.909</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/LineCount_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>29.915</td>
<td>29.915</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>34.188</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>34.432</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td>VGAMod_inst/LineCount_11_s0/CLK</td>
</tr>
<tr>
<td>34.389</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C28[0][B]</td>
<td>VGAMod_inst/LineCount_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>29.915</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.032, 49.441%; route: 3.665, 44.939%; tC2Q: 0.458, 5.620%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.716</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.673</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>34.389</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/PixelCount_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/LineCount_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.518</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[2][A]</td>
<td>VGAMod_inst/PixelCount_12_s0/CLK</td>
</tr>
<tr>
<td>4.976</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R16C24[2][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_12_s0/Q</td>
</tr>
<tr>
<td>5.410</td>
<td>0.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[0][A]</td>
<td>VGAMod_inst/display_x_13_s5/I1</td>
</tr>
<tr>
<td>6.509</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R15C24[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/display_x_13_s5/F</td>
</tr>
<tr>
<td>7.324</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][B]</td>
<td>VGAMod_inst/n9_s4/I3</td>
</tr>
<tr>
<td>8.423</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n9_s4/F</td>
</tr>
<tr>
<td>8.428</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][A]</td>
<td>VGAMod_inst/n9_s3/I2</td>
</tr>
<tr>
<td>9.460</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C22[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n9_s3/F</td>
</tr>
<tr>
<td>9.961</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>VGAMod_inst/n9_s7/I2</td>
</tr>
<tr>
<td>10.763</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>17</td>
<td>R14C24[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n9_s7/F</td>
</tr>
<tr>
<td>12.673</td>
<td>1.909</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/LineCount_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>29.915</td>
<td>29.915</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>34.188</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>34.432</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td>VGAMod_inst/LineCount_13_s0/CLK</td>
</tr>
<tr>
<td>34.389</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C29[1][B]</td>
<td>VGAMod_inst/LineCount_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>29.915</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.032, 49.441%; route: 3.665, 44.939%; tC2Q: 0.458, 5.620%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.166</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.458</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/LineCount_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/LineCount_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>VGAMod_inst/LineCount_15_s0/CLK</td>
</tr>
<tr>
<td>4.792</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C28[0][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/LineCount_15_s0/Q</td>
</tr>
<tr>
<td>4.794</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>VGAMod_inst/n33_s2/I3</td>
</tr>
<tr>
<td>5.166</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n33_s2/F</td>
</tr>
<tr>
<td>5.166</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/LineCount_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>VGAMod_inst/LineCount_15_s0/CLK</td>
</tr>
<tr>
<td>4.458</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>VGAMod_inst/LineCount_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.167</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.458</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/LineCount_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/LineCount_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td>VGAMod_inst/LineCount_0_s1/CLK</td>
</tr>
<tr>
<td>4.792</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R14C27[1][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/LineCount_0_s1/Q</td>
</tr>
<tr>
<td>4.795</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td>VGAMod_inst/display_y_0_s5/I3</td>
</tr>
<tr>
<td>5.167</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/display_y_0_s5/F</td>
</tr>
<tr>
<td>5.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/LineCount_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td>VGAMod_inst/LineCount_0_s1/CLK</td>
</tr>
<tr>
<td>4.458</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C27[1][A]</td>
<td>VGAMod_inst/LineCount_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.169</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.458</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/PixelCount_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/PixelCount_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[0][A]</td>
<td>VGAMod_inst/PixelCount_5_s0/CLK</td>
</tr>
<tr>
<td>4.792</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R16C23[0][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_5_s0/Q</td>
</tr>
<tr>
<td>4.797</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[0][A]</td>
<td>VGAMod_inst/n76_s2/I2</td>
</tr>
<tr>
<td>5.169</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C23[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n76_s2/F</td>
</tr>
<tr>
<td>5.169</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[0][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[0][A]</td>
<td>VGAMod_inst/PixelCount_5_s0/CLK</td>
</tr>
<tr>
<td>4.458</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C23[0][A]</td>
<td>VGAMod_inst/PixelCount_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.169</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.458</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/PixelCount_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/PixelCount_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>VGAMod_inst/PixelCount_6_s0/CLK</td>
</tr>
<tr>
<td>4.792</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R15C22[0][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_6_s0/Q</td>
</tr>
<tr>
<td>4.797</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>VGAMod_inst/n75_s2/I3</td>
</tr>
<tr>
<td>5.169</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n75_s2/F</td>
</tr>
<tr>
<td>5.169</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>VGAMod_inst/PixelCount_6_s0/CLK</td>
</tr>
<tr>
<td>4.458</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>VGAMod_inst/PixelCount_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.169</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.458</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/PixelCount_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/PixelCount_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>VGAMod_inst/PixelCount_14_s0/CLK</td>
</tr>
<tr>
<td>4.792</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R15C22[1][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_14_s0/Q</td>
</tr>
<tr>
<td>4.797</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>VGAMod_inst/n67_s2/I2</td>
</tr>
<tr>
<td>5.169</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n67_s2/F</td>
</tr>
<tr>
<td>5.169</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>VGAMod_inst/PixelCount_14_s0/CLK</td>
</tr>
<tr>
<td>4.458</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>VGAMod_inst/PixelCount_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.169</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.458</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/PixelCount_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/PixelCount_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td>VGAMod_inst/PixelCount_15_s0/CLK</td>
</tr>
<tr>
<td>4.792</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R14C23[0][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_15_s0/Q</td>
</tr>
<tr>
<td>4.797</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td>VGAMod_inst/n66_s2/I3</td>
</tr>
<tr>
<td>5.169</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n66_s2/F</td>
</tr>
<tr>
<td>5.169</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td>VGAMod_inst/PixelCount_15_s0/CLK</td>
</tr>
<tr>
<td>4.458</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C23[0][A]</td>
<td>VGAMod_inst/PixelCount_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.170</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.458</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/PixelCount_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/PixelCount_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td>VGAMod_inst/PixelCount_9_s0/CLK</td>
</tr>
<tr>
<td>4.792</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R16C24[1][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_9_s0/Q</td>
</tr>
<tr>
<td>4.798</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td>VGAMod_inst/n72_s2/I3</td>
</tr>
<tr>
<td>5.170</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n72_s2/F</td>
</tr>
<tr>
<td>5.170</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td>VGAMod_inst/PixelCount_9_s0/CLK</td>
</tr>
<tr>
<td>4.458</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C24[1][A]</td>
<td>VGAMod_inst/PixelCount_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.170</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.458</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/LineCount_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/LineCount_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td>VGAMod_inst/LineCount_2_s0/CLK</td>
</tr>
<tr>
<td>4.792</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R13C27[1][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/LineCount_2_s0/Q</td>
</tr>
<tr>
<td>4.798</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td>VGAMod_inst/n46_s6/I3</td>
</tr>
<tr>
<td>5.170</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n46_s6/F</td>
</tr>
<tr>
<td>5.170</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/LineCount_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td>VGAMod_inst/LineCount_2_s0/CLK</td>
</tr>
<tr>
<td>4.458</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C27[1][A]</td>
<td>VGAMod_inst/LineCount_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.171</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.458</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/PixelCount_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/PixelCount_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[0][A]</td>
<td>VGAMod_inst/PixelCount_10_s0/CLK</td>
</tr>
<tr>
<td>4.792</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R16C24[0][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_10_s0/Q</td>
</tr>
<tr>
<td>4.799</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[0][A]</td>
<td>VGAMod_inst/n71_s2/I1</td>
</tr>
<tr>
<td>5.171</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C24[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n71_s2/F</td>
</tr>
<tr>
<td>5.171</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[0][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[0][A]</td>
<td>VGAMod_inst/PixelCount_10_s0/CLK</td>
</tr>
<tr>
<td>4.458</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C24[0][A]</td>
<td>VGAMod_inst/PixelCount_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.217%; route: 0.007, 0.994%; tC2Q: 0.333, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.171</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.458</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/LineCount_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/LineCount_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>VGAMod_inst/LineCount_10_s0/CLK</td>
</tr>
<tr>
<td>4.792</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R15C26[0][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/LineCount_10_s0/Q</td>
</tr>
<tr>
<td>4.799</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>VGAMod_inst/n38_s4/I0</td>
</tr>
<tr>
<td>5.171</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n38_s4/F</td>
</tr>
<tr>
<td>5.171</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/LineCount_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>VGAMod_inst/LineCount_10_s0/CLK</td>
</tr>
<tr>
<td>4.458</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>VGAMod_inst/LineCount_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.217%; route: 0.007, 0.994%; tC2Q: 0.333, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.744</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.357</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.612</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/SDRAMAddr_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C23[2][A]</td>
<td>VGAMod_inst/SDRAMAddr_13_s0/CLK</td>
</tr>
<tr>
<td>4.792</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>26</td>
<td>R18C23[2][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/SDRAMAddr_13_s0/Q</td>
</tr>
<tr>
<td>5.357</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">VGAMod_inst/SDRAMInstance/sp_inst_10/AD[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_10/CLK</td>
</tr>
<tr>
<td>4.612</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.565, 62.891%; tC2Q: 0.333, 37.109%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.744</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.357</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.612</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/SDRAMAddr_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C23[2][A]</td>
<td>VGAMod_inst/SDRAMAddr_13_s0/CLK</td>
</tr>
<tr>
<td>4.792</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>26</td>
<td>R18C23[2][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/SDRAMAddr_13_s0/Q</td>
</tr>
<tr>
<td>5.357</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">VGAMod_inst/SDRAMInstance/sp_inst_8/AD[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_8/CLK</td>
</tr>
<tr>
<td>4.612</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.565, 62.891%; tC2Q: 0.333, 37.109%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.785</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.397</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.612</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/SDRAMAddr_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[2][B]</td>
<td>VGAMod_inst/SDRAMAddr_9_s0/CLK</td>
</tr>
<tr>
<td>4.792</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>26</td>
<td>R17C20[2][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/SDRAMAddr_9_s0/Q</td>
</tr>
<tr>
<td>5.397</td>
<td>0.605</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">VGAMod_inst/SDRAMInstance/sp_inst_8/AD[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_8/CLK</td>
</tr>
<tr>
<td>4.612</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.605, 64.486%; tC2Q: 0.333, 35.514%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.351</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.458</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/PixelCount_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/PixelCount_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[2][A]</td>
<td>VGAMod_inst/PixelCount_12_s0/CLK</td>
</tr>
<tr>
<td>4.792</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R16C24[2][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_12_s0/Q</td>
</tr>
<tr>
<td>4.795</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[2][A]</td>
<td>VGAMod_inst/n69_s2/I3</td>
</tr>
<tr>
<td>5.351</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C24[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n69_s2/F</td>
</tr>
<tr>
<td>5.351</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[2][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[2][A]</td>
<td>VGAMod_inst/PixelCount_12_s0/CLK</td>
</tr>
<tr>
<td>4.458</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C24[2][A]</td>
<td>VGAMod_inst/PixelCount_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.271%; route: 0.004, 0.397%; tC2Q: 0.333, 37.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.895</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.458</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/LineCount_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/LineCount_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>VGAMod_inst/LineCount_7_s0/CLK</td>
</tr>
<tr>
<td>4.792</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R15C27[2][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/LineCount_7_s0/Q</td>
</tr>
<tr>
<td>4.798</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>VGAMod_inst/n41_s2/I2</td>
</tr>
<tr>
<td>5.354</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n41_s2/F</td>
</tr>
<tr>
<td>5.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/LineCount_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>VGAMod_inst/LineCount_7_s0/CLK</td>
</tr>
<tr>
<td>4.458</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>VGAMod_inst/LineCount_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.107%; route: 0.006, 0.659%; tC2Q: 0.333, 37.234%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.953</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.411</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.458</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/PixelCount_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/PixelCount_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][B]</td>
<td>VGAMod_inst/PixelCount_0_s0/CLK</td>
</tr>
<tr>
<td>4.792</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R15C23[0][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_0_s0/Q</td>
</tr>
<tr>
<td>5.039</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][B]</td>
<td>VGAMod_inst/n78_s4/I1</td>
</tr>
<tr>
<td>5.411</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n78_s4/F</td>
</tr>
<tr>
<td>5.411</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[1][B]</td>
<td>VGAMod_inst/PixelCount_3_s0/CLK</td>
</tr>
<tr>
<td>4.458</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C23[1][B]</td>
<td>VGAMod_inst/PixelCount_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 39.046%; route: 0.247, 25.967%; tC2Q: 0.333, 34.987%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.957</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.415</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.458</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/LineCount_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/LineCount_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>VGAMod_inst/LineCount_7_s0/CLK</td>
</tr>
<tr>
<td>4.792</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R15C27[2][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/LineCount_7_s0/Q</td>
</tr>
<tr>
<td>5.043</td>
<td>0.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[1][B]</td>
<td>VGAMod_inst/n40_s4/I2</td>
</tr>
<tr>
<td>5.415</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C26[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n40_s4/F</td>
</tr>
<tr>
<td>5.415</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[1][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/LineCount_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][B]</td>
<td>VGAMod_inst/LineCount_8_s0/CLK</td>
</tr>
<tr>
<td>4.458</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C26[1][B]</td>
<td>VGAMod_inst/LineCount_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 38.891%; route: 0.251, 26.261%; tC2Q: 0.333, 34.848%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.967</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.426</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.458</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/LineCount_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/LineCount_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td>VGAMod_inst/LineCount_3_s0/CLK</td>
</tr>
<tr>
<td>4.792</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R14C27[0][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/LineCount_3_s0/Q</td>
</tr>
<tr>
<td>5.054</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[1][B]</td>
<td>VGAMod_inst/n44_s2/I0</td>
</tr>
<tr>
<td>5.426</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C27[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n44_s2/F</td>
</tr>
<tr>
<td>5.426</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[1][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/LineCount_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[1][B]</td>
<td>VGAMod_inst/LineCount_4_s0/CLK</td>
</tr>
<tr>
<td>4.458</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C27[1][B]</td>
<td>VGAMod_inst/LineCount_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 38.456%; route: 0.262, 27.086%; tC2Q: 0.333, 34.459%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.975</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.587</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.612</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/SDRAMAddr_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[2][B]</td>
<td>VGAMod_inst/SDRAMAddr_11_s0/CLK</td>
</tr>
<tr>
<td>4.792</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>26</td>
<td>R17C23[2][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/SDRAMAddr_11_s0/Q</td>
</tr>
<tr>
<td>5.587</td>
<td>0.795</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">VGAMod_inst/SDRAMInstance/sp_inst_10/AD[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_10/CLK</td>
</tr>
<tr>
<td>4.612</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.795, 70.464%; tC2Q: 0.333, 29.536%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.975</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.587</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.612</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/SDRAMAddr_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C23[1][B]</td>
<td>VGAMod_inst/SDRAMAddr_12_s0/CLK</td>
</tr>
<tr>
<td>4.792</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>26</td>
<td>R18C23[1][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/SDRAMAddr_12_s0/Q</td>
</tr>
<tr>
<td>5.587</td>
<td>0.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">VGAMod_inst/SDRAMInstance/sp_inst_10/AD[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_10/CLK</td>
</tr>
<tr>
<td>4.612</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.796, 70.476%; tC2Q: 0.333, 29.524%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.975</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.587</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.612</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/SDRAMAddr_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C23[1][B]</td>
<td>VGAMod_inst/SDRAMAddr_12_s0/CLK</td>
</tr>
<tr>
<td>4.792</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>26</td>
<td>R18C23[1][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/SDRAMAddr_12_s0/Q</td>
</tr>
<tr>
<td>5.587</td>
<td>0.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">VGAMod_inst/SDRAMInstance/sp_inst_8/AD[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_8/CLK</td>
</tr>
<tr>
<td>4.612</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.796, 70.476%; tC2Q: 0.333, 29.524%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.977</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.589</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.612</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/SDRAMAddr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[1][B]</td>
<td>VGAMod_inst/SDRAMAddr_6_s0/CLK</td>
</tr>
<tr>
<td>4.792</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>26</td>
<td>R17C23[1][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/SDRAMAddr_6_s0/Q</td>
</tr>
<tr>
<td>5.589</td>
<td>0.797</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">VGAMod_inst/SDRAMInstance/sp_inst_10/AD[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_10/CLK</td>
</tr>
<tr>
<td>4.612</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.797, 70.518%; tC2Q: 0.333, 29.482%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.612</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.612</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/SDRAMAddr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_17</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[1][B]</td>
<td>VGAMod_inst/SDRAMAddr_6_s0/CLK</td>
</tr>
<tr>
<td>4.792</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>26</td>
<td>R17C23[1][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/SDRAMAddr_6_s0/Q</td>
</tr>
<tr>
<td>5.612</td>
<td>0.820</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">VGAMod_inst/SDRAMInstance/sp_inst_17/AD[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_17/CLK</td>
</tr>
<tr>
<td>4.612</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_17</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.820, 71.104%; tC2Q: 0.333, 28.896%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.612</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.612</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/SDRAMAddr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[1][B]</td>
<td>VGAMod_inst/SDRAMAddr_3_s0/CLK</td>
</tr>
<tr>
<td>4.792</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>26</td>
<td>R16C23[1][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/SDRAMAddr_3_s0/Q</td>
</tr>
<tr>
<td>5.612</td>
<td>0.820</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">VGAMod_inst/SDRAMInstance/sp_inst_8/AD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_8/CLK</td>
</tr>
<tr>
<td>4.612</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.820, 71.104%; tC2Q: 0.333, 28.896%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.613</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.612</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/SDRAMAddr_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[2][B]</td>
<td>VGAMod_inst/SDRAMAddr_7_s0/CLK</td>
</tr>
<tr>
<td>4.792</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>26</td>
<td>R16C22[2][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/SDRAMAddr_7_s0/Q</td>
</tr>
<tr>
<td>5.613</td>
<td>0.821</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">VGAMod_inst/SDRAMInstance/sp_inst_10/AD[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_10/CLK</td>
</tr>
<tr>
<td>4.612</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.821, 71.122%; tC2Q: 0.333, 28.878%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>13.629</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>14.879</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>VGAMod_inst/LineCount_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>14.957</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.957</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>19.231</td>
<td>4.274</td>
<td>tCL</td>
<td>FF</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>19.494</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>VGAMod_inst/LineCount_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>34.188</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>34.373</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>VGAMod_inst/LineCount_14_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>13.629</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>14.879</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>VGAMod_inst/LineCount_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>14.957</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.957</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>19.231</td>
<td>4.274</td>
<td>tCL</td>
<td>FF</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>19.494</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>VGAMod_inst/LineCount_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>34.188</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>34.373</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>VGAMod_inst/LineCount_12_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>13.629</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>14.879</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>VGAMod_inst/LineCount_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>14.957</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.957</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>19.231</td>
<td>4.274</td>
<td>tCL</td>
<td>FF</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>19.494</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>VGAMod_inst/LineCount_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>34.188</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>34.373</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>VGAMod_inst/LineCount_8_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>13.629</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>14.879</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>VGAMod_inst/PixelCount_15_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>14.957</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.957</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>19.231</td>
<td>4.274</td>
<td>tCL</td>
<td>FF</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>19.494</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>VGAMod_inst/PixelCount_15_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>34.188</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>34.373</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>VGAMod_inst/PixelCount_15_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>13.629</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>14.879</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>VGAMod_inst/SDRAMAddr_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>14.957</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.957</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>19.231</td>
<td>4.274</td>
<td>tCL</td>
<td>FF</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>19.494</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>VGAMod_inst/SDRAMAddr_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>34.188</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>34.373</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>VGAMod_inst/SDRAMAddr_14_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>13.629</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>14.879</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_11</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>14.957</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.957</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>19.231</td>
<td>4.274</td>
<td>tCL</td>
<td>FF</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>19.494</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_11/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>34.188</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>34.373</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_11/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>13.629</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>14.879</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_10</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>14.957</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.957</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>19.231</td>
<td>4.274</td>
<td>tCL</td>
<td>FF</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>19.494</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_10/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>34.188</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>34.373</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_10/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>13.629</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>14.879</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>VGAMod_inst/PixelCount_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>14.957</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.957</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>19.231</td>
<td>4.274</td>
<td>tCL</td>
<td>FF</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>19.494</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>VGAMod_inst/PixelCount_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>34.188</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>34.373</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>VGAMod_inst/PixelCount_0_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>13.629</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>14.879</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_9</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>14.957</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.957</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>19.231</td>
<td>4.274</td>
<td>tCL</td>
<td>FF</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>19.494</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_9/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>34.188</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>34.373</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_9/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>13.629</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>14.879</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_8</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>14.957</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.957</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>19.231</td>
<td>4.274</td>
<td>tCL</td>
<td>FF</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>19.494</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_8/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>34.188</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>34.373</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_8/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>78</td>
<td>LCD_CLK_d</td>
<td>-5.412</td>
<td>0.661</td>
</tr>
<tr>
<td>32</td>
<td>LCD_DEN_d</td>
<td>19.407</td>
<td>2.355</td>
</tr>
<tr>
<td>26</td>
<td>VGAMod_inst/SDRAMAddr[10]</td>
<td>23.609</td>
<td>3.933</td>
</tr>
<tr>
<td>26</td>
<td>VGAMod_inst/SDRAMAddr[11]</td>
<td>22.989</td>
<td>2.642</td>
</tr>
<tr>
<td>26</td>
<td>VGAMod_inst/SDRAMAddr[12]</td>
<td>23.245</td>
<td>2.816</td>
</tr>
<tr>
<td>26</td>
<td>VGAMod_inst/SDRAMAddr[14]</td>
<td>22.901</td>
<td>2.626</td>
</tr>
<tr>
<td>26</td>
<td>VGAMod_inst/SDRAMAddr[13]</td>
<td>23.108</td>
<td>2.607</td>
</tr>
<tr>
<td>26</td>
<td>VGAMod_inst/SDRAMAddr[0]</td>
<td>25.653</td>
<td>3.760</td>
</tr>
<tr>
<td>26</td>
<td>VGAMod_inst/SDRAMAddr[1]</td>
<td>25.490</td>
<td>3.923</td>
</tr>
<tr>
<td>26</td>
<td>VGAMod_inst/SDRAMAddr[2]</td>
<td>25.626</td>
<td>3.787</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C6</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C8</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C9</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C25</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C12</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C30</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C22</td>
<td>100.00%</td>
</tr>
<tr>
<td>R13C11</td>
<td>100.00%</td>
</tr>
<tr>
<td>R24C36</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
