Analysis & Synthesis report for dds
Sun Dec 22 17:43:40 2024
Quartus II 32-bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Registers Packed Into Inferred Megafunctions
 13. Source assignments for rom:dds_rom|altsyncram:rom_rtl_0|altsyncram_97c1:auto_generated
 14. Parameter Settings for Inferred Entity Instance: rom:dds_rom|altsyncram:rom_rtl_0
 15. altsyncram Parameter Settings by Entity Instance
 16. Elapsed Time Per Partition
 17. Analysis & Synthesis Messages
 18. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Dec 22 17:43:40 2024       ;
; Quartus II 32-bit Version       ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                   ; dds                                         ;
; Top-level Entity Name           ; dds                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 41                                          ;
; Total pins                      ; 15                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 131,072                                     ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI TX Channels          ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; dds                ; dds                ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                           ;
+----------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                              ; Library ;
+----------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------+---------+
; dds.v                            ; yes             ; User Verilog HDL File                                 ; F:/Project/Verilog/dds/dds.v                                              ;         ;
; rom.v                            ; yes             ; User Verilog HDL File                                 ; F:/Project/Verilog/dds/rom.v                                              ;         ;
; wave.dat                         ; yes             ; Auto-Found Unspecified File                           ; F:/Project/Verilog/dds/wave.dat                                           ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                                          ; f:/software/quartus/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                                          ; f:/software/quartus/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                                          ; f:/software/quartus/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                                          ; f:/software/quartus/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal131.inc                   ; yes             ; Megafunction                                          ; f:/software/quartus/quartus/libraries/megafunctions/aglobal131.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                                          ; f:/software/quartus/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                                          ; f:/software/quartus/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                                          ; f:/software/quartus/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                                          ; f:/software/quartus/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_97c1.tdf           ; yes             ; Auto-Generated Megafunction                           ; F:/Project/Verilog/dds/db/altsyncram_97c1.tdf                             ;         ;
; db/dds.ram0_rom_1d582.hdl.mif    ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; F:/Project/Verilog/dds/db/dds.ram0_rom_1d582.hdl.mif                      ;         ;
; db/decode_u0a.tdf                ; yes             ; Auto-Generated Megafunction                           ; F:/Project/Verilog/dds/db/decode_u0a.tdf                                  ;         ;
; db/mux_lfb.tdf                   ; yes             ; Auto-Generated Megafunction                           ; F:/Project/Verilog/dds/db/mux_lfb.tdf                                     ;         ;
+----------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------+---------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimate of Logic utilization (ALMs needed) ; 23            ;
;                                             ;               ;
; Combinational ALUT usage for logic          ; 31            ;
;     -- 7 input functions                    ; 0             ;
;     -- 6 input functions                    ; 0             ;
;     -- 5 input functions                    ; 0             ;
;     -- 4 input functions                    ; 0             ;
;     -- <=3 input functions                  ; 31            ;
;                                             ;               ;
; Dedicated logic registers                   ; 41            ;
;                                             ;               ;
; I/O pins                                    ; 15            ;
; Total MLAB memory bits                      ; 0             ;
; Total block memory bits                     ; 131072        ;
; Total DSP Blocks                            ; 0             ;
; Maximum fan-out node                        ; sys_clk~input ;
; Maximum fan-out                             ; 48            ;
; Total fan-out                               ; 444           ;
; Average fan-out                             ; 3.76          ;
+---------------------------------------------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                    ;
+-------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                               ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------+--------------+
; |dds                                      ; 31 (23)           ; 41 (40)      ; 131072            ; 0          ; 15   ; 0            ; |dds                                                                              ; work         ;
;    |rom:dds_rom|                          ; 8 (0)             ; 1 (0)        ; 131072            ; 0          ; 0    ; 0            ; |dds|rom:dds_rom                                                                  ; work         ;
;       |altsyncram:rom_rtl_0|              ; 8 (0)             ; 1 (0)        ; 131072            ; 0          ; 0    ; 0            ; |dds|rom:dds_rom|altsyncram:rom_rtl_0                                             ; work         ;
;          |altsyncram_97c1:auto_generated| ; 8 (0)             ; 1 (1)        ; 131072            ; 0          ; 0    ; 0            ; |dds|rom:dds_rom|altsyncram:rom_rtl_0|altsyncram_97c1:auto_generated              ; work         ;
;             |mux_lfb:mux2|                ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |dds|rom:dds_rom|altsyncram:rom_rtl_0|altsyncram_97c1:auto_generated|mux_lfb:mux2 ; work         ;
+-------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                              ;
+----------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+-------------------------------+
; Name                                                                       ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                           ;
+----------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+-------------------------------+
; rom:dds_rom|altsyncram:rom_rtl_0|altsyncram_97c1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 16384        ; 8            ; --           ; --           ; 131072 ; db/dds.ram0_rom_1d582.hdl.mif ;
+----------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+-------------------------------+


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; freq_word_reg[0,1]                     ; Stuck at GND due to stuck port data_in ;
; phase_word_reg[0..11]                  ; Stuck at GND due to stuck port data_in ;
; rom_address[1]                         ; Merged with phase_adder[1]             ;
; phase_adder[0]                         ; Merged with phase_adder[1]             ;
; rom_address[0]                         ; Merged with phase_adder[1]             ;
; phase_adder[1]                         ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 18 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 41    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 40    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; freq_word[3]                           ; 2       ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+----------------------------------------------------+
; Registers Packed Into Inferred Megafunctions       ;
+---------------------+-----------------------+------+
; Register Name       ; Megafunction          ; Type ;
+---------------------+-----------------------+------+
; rom:dds_rom|q[0..7] ; rom:dds_rom|rom_rtl_0 ; RAM  ;
+---------------------+-----------------------+------+


+----------------------------------------------------------------------------------------+
; Source assignments for rom:dds_rom|altsyncram:rom_rtl_0|altsyncram_97c1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------+
; Assignment                      ; Value              ; From ; To                       ;
+---------------------------------+--------------------+------+--------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                        ;
+---------------------------------+--------------------+------+--------------------------+


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: rom:dds_rom|altsyncram:rom_rtl_0   ;
+------------------------------------+-------------------------------+----------------+
; Parameter Name                     ; Value                         ; Type           ;
+------------------------------------+-------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped        ;
; OPERATION_MODE                     ; ROM                           ; Untyped        ;
; WIDTH_A                            ; 8                             ; Untyped        ;
; WIDTHAD_A                          ; 14                            ; Untyped        ;
; NUMWORDS_A                         ; 16384                         ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped        ;
; WIDTH_B                            ; 1                             ; Untyped        ;
; WIDTHAD_B                          ; 1                             ; Untyped        ;
; NUMWORDS_B                         ; 1                             ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                             ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped        ;
; BYTE_SIZE                          ; 8                             ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped        ;
; INIT_FILE                          ; db/dds.ram0_rom_1d582.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                        ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                        ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped        ;
; ENABLE_ECC                         ; FALSE                         ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                     ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_97c1               ; Untyped        ;
+------------------------------------+-------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                             ;
+-------------------------------------------+----------------------------------+
; Name                                      ; Value                            ;
+-------------------------------------------+----------------------------------+
; Number of entity instances                ; 1                                ;
; Entity Instance                           ; rom:dds_rom|altsyncram:rom_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                              ;
;     -- WIDTH_A                            ; 8                                ;
;     -- NUMWORDS_A                         ; 16384                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                     ;
;     -- WIDTH_B                            ; 1                                ;
;     -- NUMWORDS_B                         ; 1                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                        ;
+-------------------------------------------+----------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Sun Dec 22 17:43:38 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off dds -c dds
Info (11104): Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 12 of the 12 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file dds.v
    Info (12023): Found entity 1: dds
Info (12021): Found 1 design units, including 1 entities, in source file rom.v
    Info (12023): Found entity 1: rom
Info (12021): Found 1 design units, including 1 entities, in source file dds_control.v
    Info (12023): Found entity 1: dds_control
Info (12127): Elaborating entity "dds" for the top level hierarchy
Warning (10858): Verilog HDL warning at dds.v(15): object phase_word used but never assigned
Warning (10240): Verilog HDL Always Construct warning at dds.v(63): inferring latch(es) for variable "freq_word", which holds its previous value in one or more paths through the always construct
Warning (10030): Net "phase_word" at dds.v(15) has no driver or initial value, using a default initial value '0'
Info (10041): Inferred latch for "freq_word[0]" at dds.v(68)
Info (10041): Inferred latch for "freq_word[1]" at dds.v(68)
Info (12128): Elaborating entity "rom" for hierarchy "rom:dds_rom"
Warning (10030): Net "rom.data_a" at rom.v(9) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "rom.waddr_a" at rom.v(9) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "rom.we_a" at rom.v(9) has no driver or initial value, using a default initial value '0'
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "rom:dds_rom|rom_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 16384
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/dds.ram0_rom_1d582.hdl.mif
Info (12130): Elaborated megafunction instantiation "rom:dds_rom|altsyncram:rom_rtl_0"
Info (12133): Instantiated megafunction "rom:dds_rom|altsyncram:rom_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "14"
    Info (12134): Parameter "NUMWORDS_A" = "16384"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/dds.ram0_rom_1d582.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_97c1.tdf
    Info (12023): Found entity 1: altsyncram_97c1
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_u0a.tdf
    Info (12023): Found entity 1: decode_u0a
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_lfb.tdf
    Info (12023): Found entity 1: mux_lfb
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file F:/Project/Verilog/dds/output_files/dds.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "freq_switch_sub"
Info (21057): Implemented 82 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 9 output pins
    Info (21061): Implemented 51 logic cells
    Info (21064): Implemented 16 RAM segments
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 460 megabytes
    Info: Processing ended: Sun Dec 22 17:43:40 2024
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in F:/Project/Verilog/dds/output_files/dds.map.smsg.


