# TrafficControllerSystemVerilog
A simple traffic controller, but shows a little interaction between a FSM and a timer.


![fsm](https://github.com/user-attachments/assets/2cf02ee3-e3c1-4eb0-ae85-f5dff3f12ff7)


![final-2-waveform-traffic](https://github.com/user-attachments/assets/3ec71994-b76e-48be-a734-5164de70b3c0)
