$date
	Thu Nov 17 11:12:34 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module qc_tb $end
$var wire 4 ! Q [3:0] $end
$var reg 1 " clear $end
$var reg 1 # clk $end
$scope module qc $end
$var wire 1 " clear $end
$var wire 1 # clk $end
$var wire 4 $ Q [3:0] $end
$scope module s0 $end
$var wire 1 % D $end
$var wire 1 " clear $end
$var wire 1 # clk $end
$var reg 1 & Q $end
$upscope $end
$scope module s1 $end
$var wire 1 ' D $end
$var wire 1 " clear $end
$var wire 1 ( clk $end
$var reg 1 ) Q $end
$upscope $end
$scope module s2 $end
$var wire 1 * D $end
$var wire 1 " clear $end
$var wire 1 + clk $end
$var reg 1 , Q $end
$upscope $end
$scope module s3 $end
$var wire 1 - D $end
$var wire 1 " clear $end
$var wire 1 . clk $end
$var reg 1 / Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0/
1.
1-
0,
1+
1*
0)
1(
1'
0&
1%
b0 $
0#
0"
b0 !
$end
#20
1#
#40
0#
1"
#60
0(
0%
b1 !
b1 $
1&
1#
#80
0#
#100
0+
0'
1)
1(
1%
b10 !
b10 $
0&
1#
#120
0#
#140
0(
0%
b11 !
b11 $
1&
1#
#160
0#
#180
0.
0*
1,
1+
1'
0)
1(
1%
b100 !
b100 $
0&
1#
#200
0#
#220
0(
0%
b101 !
b101 $
1&
1#
#240
0#
#260
0+
0'
1)
1(
1%
b110 !
b110 $
0&
1#
#280
0#
#300
0(
0%
b111 !
b111 $
1&
1#
#320
0#
#340
0-
1/
1.
1*
0,
1+
1'
0)
1(
1%
b1000 !
b1000 $
0&
1#
#360
0#
#380
0(
0%
b1001 !
b1001 $
1&
1#
#400
0#
#420
0+
0'
1)
1(
1%
b1010 !
b1010 $
0&
1#
#440
0#
#460
0(
0%
b1011 !
b1011 $
1&
1#
#480
0#
#500
0.
0*
1,
1+
1'
0)
1(
1%
b1100 !
b1100 $
0&
1#
#520
0#
#540
0(
0%
b1101 !
b1101 $
1&
1#
#560
0#
