timestamp 1757057668
version 8.3
tech gf180mcuD
style ngspice()
scale 1000 1 0.5
resistclasses 1000000 3250000 6300 7000 6300 7000 7300 1000000 60000 185000 60000 185000 6300 7000 6300 7000 6800 7300 350000 310000 1000000 90 90 90 90 60
parameters nfet_03v3_dss l=l w=w a1=as p1=ps a2=ad p2=pd l1=s_sab l2=d_sab
parameters nfet_03v3 l=l w=w a1=as p1=ps a2=ad p2=pd
node "a_708_n300#" 44 182.107 708 -300 ndif 0 0 0 0 52800 1376 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 27416 1284 0 0 0 0 0 0 0 0
node "a_404_n300#" 38 111.345 404 -300 ndif 0 0 0 0 62400 1408 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 27416 1284 0 0 0 0 0 0 0 0
node "a_100_n300#" 38 111.345 100 -300 ndif 0 0 0 0 62400 1408 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 27416 1284 0 0 0 0 0 0 0 0
node "a_n204_n300#" 38 111.345 -204 -300 ndif 0 0 0 0 62400 1408 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 27416 1284 0 0 0 0 0 0 0 0
node "a_n508_n300#" 38 111.345 -508 -300 ndif 0 0 0 0 62400 1408 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 27416 1284 0 0 0 0 0 0 0 0
node "a_n796_n300#" 44 182.107 -796 -300 ndif 0 0 0 0 52800 1376 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 27416 1284 0 0 0 0 0 0 0 0
node "a_508_n392#" 30 523.252 508 -392 p 0 0 0 0 0 0 0 0 0 0 0 0 156800 1968 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18032 968 0 0 0 0 0 0 0 0
node "a_204_n392#" 30 487.341 204 -392 p 0 0 0 0 0 0 0 0 0 0 0 0 156800 1968 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18032 968 0 0 0 0 0 0 0 0
node "a_n100_n392#" 30 487.341 -100 -392 p 0 0 0 0 0 0 0 0 0 0 0 0 156800 1968 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18032 968 0 0 0 0 0 0 0 0
node "a_n404_n392#" 30 487.341 -404 -392 p 0 0 0 0 0 0 0 0 0 0 0 0 156800 1968 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18032 968 0 0 0 0 0 0 0 0
node "a_n708_n392#" 30 523.252 -708 -392 p 0 0 0 0 0 0 0 0 0 0 0 0 156800 1968 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18032 968 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "a_n204_n300#" "a_n100_n392#" 2.35066
cap "a_n708_n392#" "a_n508_n300#" 2.35066
cap "a_n404_n392#" "a_n708_n392#" 59.9714
cap "a_100_n300#" "a_204_n392#" 2.35066
cap "a_n204_n300#" "a_n508_n300#" 97.7061
cap "a_100_n300#" "a_404_n300#" 97.7061
cap "a_204_n392#" "a_508_n392#" 59.9714
cap "a_708_n300#" "a_508_n392#" 2.35066
cap "a_404_n300#" "a_508_n392#" 2.35066
cap "a_n204_n300#" "a_n404_n392#" 2.35066
cap "a_n508_n300#" "a_n796_n300#" 97.7061
cap "a_n204_n300#" "a_100_n300#" 97.7061
cap "a_204_n392#" "a_404_n300#" 2.35066
cap "a_708_n300#" "a_404_n300#" 97.7061
cap "a_n404_n392#" "a_n100_n392#" 59.9714
cap "a_100_n300#" "a_n100_n392#" 2.35066
cap "a_n708_n392#" "a_n796_n300#" 2.35066
cap "a_n404_n392#" "a_n508_n300#" 2.35066
cap "a_204_n392#" "a_n100_n392#" 59.9714
device msubckt nfet_03v3 508 -300 509 -299 l=200 w=600 "VSUBS" "a_508_n392#" 400 0 "a_404_n300#" 600 31200,704 "a_708_n300#" 600 52800,1376
device msubckt nfet_03v3 204 -300 205 -299 l=200 w=600 "VSUBS" "a_204_n392#" 400 0 "a_100_n300#" 600 31200,704 "a_404_n300#" 600 31200,704
device msubckt nfet_03v3 -100 -300 -99 -299 l=200 w=600 "VSUBS" "a_n100_n392#" 400 0 "a_n204_n300#" 600 31200,704 "a_100_n300#" 600 31200,704
device msubckt nfet_03v3 -404 -300 -403 -299 l=200 w=600 "VSUBS" "a_n404_n392#" 400 0 "a_n508_n300#" 600 31200,704 "a_n204_n300#" 600 31200,704
device msubckt nfet_03v3 -708 -300 -707 -299 l=200 w=600 "VSUBS" "a_n708_n392#" 400 0 "a_n796_n300#" 600 52800,1376 "a_n508_n300#" 600 31200,704
