/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [6:0] _00_;
  wire celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire [4:0] celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire [18:0] celloutsig_0_17z;
  reg [3:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [11:0] celloutsig_0_22z;
  wire [2:0] celloutsig_0_23z;
  wire [2:0] celloutsig_0_26z;
  wire [3:0] celloutsig_0_2z;
  wire [5:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [25:0] celloutsig_0_8z;
  wire [5:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire [9:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [10:0] celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [12:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [5:0] celloutsig_1_7z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[94] | in_data[8]);
  assign celloutsig_0_4z = ~(celloutsig_0_2z[0] | celloutsig_0_2z[2]);
  assign celloutsig_1_2z = ~(in_data[133] | in_data[110]);
  assign celloutsig_1_14z = ~(celloutsig_1_7z[4] | celloutsig_1_0z);
  assign celloutsig_1_18z = ~(celloutsig_1_4z | celloutsig_1_7z[3]);
  assign celloutsig_0_7z = ~(in_data[4] | celloutsig_0_3z);
  assign celloutsig_0_16z = ~(celloutsig_0_10z[3] | celloutsig_0_4z);
  assign celloutsig_1_0z = ~(in_data[169] | in_data[189]);
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _00_ <= 7'h00;
    else _00_ <= { celloutsig_0_2z[1:0], celloutsig_0_26z, celloutsig_0_16z, celloutsig_0_16z };
  assign celloutsig_1_3z = celloutsig_1_2z ? { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, 1'h1 } : { in_data[96], 1'h0, celloutsig_1_1z, 2'h0, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_19z = in_data[173] ? in_data[169:159] : { celloutsig_1_15z[9:2], celloutsig_1_15z[3], celloutsig_1_15z[0], celloutsig_1_18z };
  assign celloutsig_0_8z = celloutsig_0_0z ? { in_data[69:64], celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z, 1'h1, celloutsig_0_4z } : { in_data[46:26], 1'h0, celloutsig_0_2z };
  assign celloutsig_0_9z = celloutsig_0_1z ? { celloutsig_0_8z[10:6], celloutsig_0_0z } : { celloutsig_0_2z[2:1], celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_5z, 1'h0 };
  assign celloutsig_0_26z = celloutsig_0_4z ? celloutsig_0_22z[8:6] : { celloutsig_0_23z[1], celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_1_1z = in_data[103] ? in_data[170:167] : in_data[126:123];
  assign celloutsig_1_7z = ~ { in_data[105:101], celloutsig_1_2z };
  assign celloutsig_0_10z = ~ celloutsig_0_2z;
  assign celloutsig_0_11z = ~ { celloutsig_0_8z[13:12], celloutsig_0_6z };
  assign celloutsig_0_14z = ~ { celloutsig_0_11z[1:0], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_17z = ~ { in_data[87:70], celloutsig_0_3z };
  assign celloutsig_0_2z = ~ { in_data[17:15], celloutsig_0_1z };
  assign celloutsig_0_23z = ~ celloutsig_0_17z[9:7];
  assign celloutsig_0_34z = ~ { celloutsig_0_2z[1], celloutsig_0_19z, celloutsig_0_0z };
  assign celloutsig_1_4z = | celloutsig_1_3z[11:8];
  assign celloutsig_1_11z = | { celloutsig_1_3z[2:1], celloutsig_1_4z, celloutsig_1_7z };
  assign celloutsig_0_5z = | { in_data[55:51], celloutsig_0_1z };
  assign celloutsig_0_6z = | in_data[58:38];
  assign celloutsig_0_1z = | in_data[95:59];
  assign celloutsig_0_3z = | { in_data[56:48], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_35z = | _00_[5:0];
  assign celloutsig_0_22z = { celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_5z } >> { celloutsig_0_11z[1], celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_7z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_19z = 4'h0;
    else if (!clkin_data[0]) celloutsig_0_19z = celloutsig_0_14z[3:0];
  assign { celloutsig_1_15z[4], celloutsig_1_15z[2], celloutsig_1_15z[9:5], celloutsig_1_15z[3], celloutsig_1_15z[0] } = ~ { celloutsig_1_14z, celloutsig_1_11z, celloutsig_1_7z[5:1], celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_15z[1] = celloutsig_1_15z[3];
  assign { out_data[128], out_data[106:96], out_data[37:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_34z, celloutsig_0_35z };
endmodule
