verilog work "fullAdd.v"
verilog work "fourAdd.v"
