gain_setting,component,model,term,alpha,stderr,ratio
L0,PC1,linear,1,-0.018553902128739544,0.003958486090294726,4.687120708654082
L0,PC1,linear,THERM_FPGA,-1.2510316654527768e-06,3.818550644704535e-07,3.2761950327611196
L0,PC1,linear,SPE_ADC0_T,-5.76402690541806e-06,6.232071395280372e-07,9.24897444176142
L0,PC1,linear,VMON_1V2D,0.015292911788148926,0.0013326318793321574,11.475721108977899
L0,PC1,linear,SPE_1VAD8_C,0.004027204887334386,0.0003233147339427984,12.455989364366204
L0,PC1,quadratic,THERM_FPGA,3.219568955325266e-05,2.4697316872764526e-06,13.036108221438871
L0,PC1,quadratic,SPE_ADC0_T,-5.334417883181928e-05,3.4709917835857168e-06,15.368569607131695
L0,PC1,quadratic,VMON_1V2D,0.008534968659409373,0.0007672257239843943,11.124455805633255
L0,PC1,quadratic,THERM_FPGA*THERM_FPGA,6.752215104897191e-07,4.9928525420992786e-08,13.523762314154338
L0,PC1,quadratic,SPE_ADC0_T*SPE_ADC0_T,1.2122291312512663e-06,9.903960597128527e-08,12.239842024439495
L0,PC1,quadratic,THERM_FPGA*SPE_ADC0_T,-1.776534226714896e-06,1.4186333211834063e-07,12.522857035621673
M0,PC1,linear,1,-4.163831248731722,0.26426869939576736,15.756051542434056
M0,PC1,linear,THERM_FPGA,6.894948208777119e-05,1.9691606984569003e-05,3.5014654792675017
M0,PC1,linear,SPE_ADC0_T,-0.00033773925734327526,1.869692954264675e-05,18.06388886329753
M0,PC1,linear,SPE_1VAD8_V,0.8611325542676084,0.07217693498632119,11.930855119170802
M0,PC1,linear,VMON_1V2D,1.9848356389174338,0.11666645506228913,17.01290776219878
M0,PC1,linear,SPE_1VAD8_C,0.8010721753458014,0.08878804806156683,9.022297401901742
M0,PC1,quadratic,THERM_FPGA,0.0014070723247923598,0.00013446941871017497,10.463883448660212
M0,PC1,quadratic,SPE_ADC0_T,-0.0023388855474412093,0.00018342594526318337,12.751116228870062
M0,PC1,quadratic,SPE_1VAD8_C,0.3845315566185123,0.041015487506329946,9.375276998942589
M0,PC1,quadratic,THERM_FPGA*THERM_FPGA,3.3625151961283635e-05,2.902097420579913e-06,11.586500068135022
M0,PC1,quadratic,SPE_ADC0_T*SPE_ADC0_T,5.531252977202005e-05,5.610407472081612e-06,9.858914891167007
M0,PC1,quadratic,THERM_FPGA*SPE_ADC0_T,-8.432785849870456e-05,8.216458949649781e-06,10.263284830541137
H0,PC1,linear,1,-53.48464156093933,4.273769282773702,12.514630065904605
H0,PC1,linear,THERM_FPGA,0.0021079661440155384,0.001041705320047732,2.023572409056094
H0,PC1,linear,SPE_ADC0_T,-0.02046074949987131,0.0015023426468740953,13.619229636091157
H0,PC1,linear,VMON_1V2D,45.94449226900354,3.2513547643611824,14.130876388086365
H0,PC1,linear,SPE_1VAD8_C,8.18464167018988,1.8417691367914213,4.443902064972426
H0,PC1,quadratic,THERM_FPGA,0.07636815901039631,0.01388747775984613,5.499066160970217
H0,PC1,quadratic,SPE_ADC0_T,-0.11856372633961432,0.01832475179556824,6.470140914448207
H0,PC1,quadratic,VMON_1V2D,15.452256070502765,6.722791993302006,2.298487902927537
H0,PC1,quadratic,SPE_1VAD8_C,7.6325672755093805,1.8122542304994542,4.211642686250404
H0,PC1,quadratic,THERM_FPGA*THERM_FPGA,0.0017947920180416618,0.0003115449720244661,5.760940407347399
H0,PC1,quadratic,SPE_ADC0_T*SPE_ADC0_T,0.00301474189180604,0.0005886824788080322,5.121168032570474
H0,PC1,quadratic,THERM_FPGA*SPE_ADC0_T,-0.004633703438357686,0.0008699387487604732,5.326470909543907
L1,PC1,linear,1,0.045101021147626805,0.002263390875468994,19.926306868353656
L1,PC1,linear,THERM_FPGA,-2.8502772964230077e-06,3.34684065930035e-07,8.516322067806037
L1,PC1,linear,SPE_ADC0_T,1.0161179789585847e-05,5.425950914686357e-07,18.727002785968267
L1,PC1,linear,SPE_1VAD8_V,-0.0020562885475920757,0.0008875954624209948,2.316695650948201
L1,PC1,linear,VMON_1V2D,-0.03648268736400037,0.0012697579593131001,28.732001320737048
L1,PC1,linear,SPE_1VAD8_C,0.012059040417400966,0.0017845984882258034,6.757284900196076
L1,PC1,quadratic,1,0.019485003586894464,0.002906639830828054,6.703618171138702
L1,PC1,quadratic,THERM_FPGA,-5.290197711253672e-05,1.7768111911171433e-06,29.773550153787248
L1,PC1,quadratic,SPE_ADC0_T,8.095945618057603e-05,2.615641583475132e-06,30.952045070721653
L1,PC1,quadratic,SPE_1VAD8_V,0.006056294658639498,0.0011771135143036878,5.145038762231909
L1,PC1,quadratic,VMON_1V2D,-0.03146466144222649,0.0016409300528540524,19.174894985621314
L1,PC1,quadratic,SPE_1VAD8_C,0.030642310719258374,0.0013085064431651338,23.41777595312254
L1,PC1,quadratic,THERM_FPGA*THERM_FPGA,-1.04010644960765e-06,3.3417561498585123e-08,31.12454658463597
L1,PC1,quadratic,SPE_ADC0_T*SPE_ADC0_T,-2.0130345823071404e-06,6.992899150131702e-08,28.786838464118674
L1,PC1,quadratic,THERM_FPGA*SPE_ADC0_T,2.9185585654156965e-06,9.600921000125312e-08,30.3987353440113
M1,PC1,linear,1,0.39961736249806784,0.13376836563827776,2.9873831573802043
M1,PC1,linear,SPE_ADC0_T,0.0003392447050954775,1.199773891508339e-05,28.275719908272364
M1,PC1,linear,SPE_1VAD8_V,0.3217211533236021,0.037171933223542834,8.654948113374962
M1,PC1,linear,VMON_1V2D,-0.8154165673530716,0.05612036966242211,14.529778977900603
M1,PC1,linear,SPE_1VAD8_C,-0.2566645281243801,0.027001477710611673,9.505573393989103
M1,PC1,quadratic,1,-0.5282519984342187,0.0924996004764447,5.71085708168804
M1,PC1,quadratic,THERM_FPGA,-0.0013871144644745264,6.1985975039035e-05,22.377876021164564
M1,PC1,quadratic,SPE_ADC0_T,0.0022080841518074246,8.367635148162719e-05,26.38838946380512
M1,PC1,quadratic,SPE_1VAD8_V,0.3933923842223647,0.02838153230141977,13.860857829817931
M1,PC1,quadratic,VMON_1V2D,-0.17195069005933714,0.03321616073195415,5.176717786469509
M1,PC1,quadratic,SPE_1VAD8_C,-0.230168193029035,0.02471506441325203,9.312870449393632
M1,PC1,quadratic,THERM_FPGA*THERM_FPGA,-3.315356682195912e-05,1.2564235922151383e-06,26.38725269676583
M1,PC1,quadratic,SPE_ADC0_T*SPE_ADC0_T,-5.4442306795631575e-05,2.4753950516167937e-06,21.99338112115592
M1,PC1,quadratic,THERM_FPGA*SPE_ADC0_T,8.407697071738677e-05,3.5779886529324467e-06,23.498389422917537
H1,PC1,linear,1,93.89746888733302,4.070222515275981,23.06936992631871
H1,PC1,linear,THERM_FPGA,-0.006356117716272092,0.0006328046801034431,10.044359525332638
H1,PC1,linear,SPE_ADC0_T,0.020624779702024254,0.0008676396744542902,23.771134849263774
H1,PC1,linear,SPE_1VAD8_V,-6.677559454840519,1.5406326431971262,4.334297007353566
H1,PC1,linear,VMON_1V2D,-66.26185985543354,2.1027574778170925,31.511888819542364
H1,PC1,linear,SPE_1VAD8_C,-12.298620089822567,2.601235708581311,4.727991411639554
H1,PC1,quadratic,THERM_FPGA,-0.04672216841862485,0.009484703237404354,4.926054853711074
H1,PC1,quadratic,SPE_ADC0_T,0.07529564242702418,0.012403104209921936,6.070709489547865
H1,PC1,quadratic,SPE_1VAD8_V,13.827314299429414,3.2188502029914092,4.29573090620344
H1,PC1,quadratic,VMON_1V2D,-20.072410601627922,6.576238245536692,3.0522632928104625
H1,PC1,quadratic,THERM_FPGA*THERM_FPGA,-0.0011685836129071946,0.00025129899730254226,4.650172207015697
H1,PC1,quadratic,SPE_ADC0_T*SPE_ADC0_T,-0.001701465294343861,0.0004127550679814629,4.122215391962855
H1,PC1,quadratic,THERM_FPGA*SPE_ADC0_T,0.002776968768425942,0.0006469981927164911,4.292081183050206
L2,PC1,linear,1,0.02618186949780436,0.006175993467330504,4.239296825085721
L2,PC1,linear,THERM_FPGA,-3.840698256918611e-06,6.428462217178672e-07,5.974521008547235
L2,PC1,linear,SPE_ADC1_T,1.2989715781740283e-05,9.813808299883621e-07,13.236162134830291
L2,PC1,linear,VMON_1V2D,-0.02789646283660366,0.0021453183601154455,13.003414017816207
L2,PC1,linear,SPE_1VAD8_C,0.0037535353612432975,0.0017945037592196522,2.091684312144065
L2,PC1,quadratic,THERM_FPGA,-2.2841283719924677e-05,4.470957329154508e-06,5.1088127303250594
L2,PC1,quadratic,SPE_ADC1_T,4.2814547035602086e-05,6.470523447940713e-06,6.61685988468647
L2,PC1,quadratic,SPE_1VAD8_V,0.00885585936930069,0.0019115574244148324,4.632797977288939
L2,PC1,quadratic,VMON_1V2D,-0.008385145815169396,0.002160686888795211,3.8807778483095783
L2,PC1,quadratic,SPE_1VAD8_C,0.013615758462153696,0.0014709547870257922,9.256408546508883
L2,PC1,quadratic,THERM_FPGA*THERM_FPGA,-4.4526747719711587e-07,9.495054101649821e-08,4.689467510456292
L2,PC1,quadratic,SPE_ADC1_T*SPE_ADC1_T,-5.970294542140544e-07,2.0018810999647298e-07,2.982342229139249
L2,PC1,quadratic,THERM_FPGA*SPE_ADC1_T,9.431070814111253e-07,2.761597139124586e-07,3.4150784270803745
M2,PC1,linear,1,1.0947279666360674,0.125901419144047,8.695120150977498
M2,PC1,linear,THERM_FPGA,6.184385596295569e-05,1.9173007565852852e-05,3.225568849881417
M2,PC1,linear,SPE_ADC1_T,0.000322355389234516,2.6425493114900826e-05,12.19865180312363
M2,PC1,linear,SPE_1VAD8_V,-0.09827062763549087,0.03952094718680717,2.4865453545682086
M2,PC1,linear,VMON_1V2D,-0.7290502014842382,0.06532149195095341,11.16095452981455
M2,PC1,linear,SPE_1VAD8_C,-0.24044078756784384,0.03169040461046258,7.5871794798247025
M2,PC1,quadratic,1,-1.8164595267079262,0.10977517438051937,16.547088510298682
M2,PC1,quadratic,THERM_FPGA,-0.0009950272501442602,0.00012486311478900717,7.968944646508702
M2,PC1,quadratic,SPE_ADC1_T,0.001760426260940933,0.00017788149765007936,9.8966237871685
M2,PC1,quadratic,SPE_1VAD8_V,0.7680299613805193,0.03913667829185639,19.624301164576146
M2,PC1,quadratic,VMON_1V2D,0.25056985428689366,0.04918631717105232,5.094299974025334
M2,PC1,quadratic,SPE_1VAD8_C,0.13336463189701458,0.021473119937612313,6.210771060958549
M2,PC1,quadratic,THERM_FPGA*THERM_FPGA,-3.102148813667892e-05,2.7597589821066773e-06,11.240651208243733
M2,PC1,quadratic,SPE_ADC1_T*SPE_ADC1_T,-4.200478515326361e-05,5.715357074352827e-06,7.349459466278401
M2,PC1,quadratic,THERM_FPGA*SPE_ADC1_T,7.103908460946023e-05,8.026279551880369e-06,8.85081115730855
H2,PC1,linear,THERM_FPGA,-0.010402574730955794,0.0012556208470269055,8.284805684444715
H2,PC1,linear,SPE_ADC1_T,0.03501501969684409,0.001847385979489966,18.95381911825009
H2,PC1,linear,SPE_1VAD8_V,27.35530534427256,3.874403602839612,7.060520314461669
H2,PC1,linear,VMON_1V2D,-54.96094928630153,4.324275795839119,12.709862155227414
H2,PC1,quadratic,1,-44.378000294527226,5.785922254886941,7.669995955622184
H2,PC1,quadratic,THERM_FPGA,-0.075988054893742,0.009092000190243874,8.357682941458867
H2,PC1,quadratic,SPE_ADC1_T,0.12062532736434509,0.012927068597442947,9.331220489400474
H2,PC1,quadratic,SPE_1VAD8_V,40.703078483832456,2.5137906836330015,16.191912377130468
H2,PC1,quadratic,VMON_1V2D,-30.467589412886653,4.540410043678929,6.710316715844429
H2,PC1,quadratic,SPE_1VAD8_C,8.618609666984232,1.1790712049075107,7.309660036740782
H2,PC1,quadratic,THERM_FPGA*THERM_FPGA,-0.0017978005940126364,0.00019667611976053679,9.140919579873502
H2,PC1,quadratic,SPE_ADC1_T*SPE_ADC1_T,-0.002937354625174214,0.00042446134857204883,6.920193405255655
H2,PC1,quadratic,THERM_FPGA*SPE_ADC1_T,0.004598104319248494,0.0005863752666652467,7.841572761754098
L3,PC1,linear,1,0.013845066945591308,0.0028824294825130774,4.803263021553726
L3,PC1,linear,THERM_FPGA,-7.246357872070877e-06,5.734781112556431e-07,12.63580549954176
L3,PC1,linear,SPE_ADC1_T,1.8504603186422493e-05,8.448786840014129e-07,21.902083147349884
L3,PC1,linear,SPE_1VAD8_V,0.01371937383352816,0.001515333830681418,9.053697314577084
L3,PC1,linear,VMON_1V2D,-0.03559292014531955,0.001824610543439042,19.50713278146124
L3,PC1,linear,SPE_1VAD8_C,0.011292911248887236,0.0007253608765408712,15.568679831122552
L3,PC1,quadratic,1,-0.029508679221848026,0.005990596119712487,4.925833528444289
L3,PC1,quadratic,THERM_FPGA,-5.794243966669929e-05,3.769700006185931e-06,15.370570488796988
L3,PC1,quadratic,SPE_ADC1_T,9.443241318135384e-05,5.60092846376745e-06,16.86013556363727
L3,PC1,quadratic,SPE_1VAD8_V,0.024979055085043098,0.0027696704035383244,9.018782542908976
L3,PC1,quadratic,VMON_1V2D,-0.018820731738485506,0.001956166946139011,9.621229811511215
L3,PC1,quadratic,SPE_1VAD8_C,0.016969763858482593,0.0012877353407788601,13.177990322311711
L3,PC1,quadratic,THERM_FPGA*THERM_FPGA,-1.0734496569973274e-06,8.098119216162122e-08,13.255542779056036
L3,PC1,quadratic,SPE_ADC1_T*SPE_ADC1_T,-2.069168923560551e-06,1.7030843331232564e-07,12.149538829741557
L3,PC1,quadratic,THERM_FPGA*SPE_ADC1_T,2.9203070972651887e-06,2.3837209339168525e-07,12.251044389104036
M3,PC1,linear,1,1.1346467212512357,0.2028622935670785,5.593186891954631
M3,PC1,linear,SPE_ADC1_T,0.0003172931102809022,2.968546064165772e-05,10.688502163097432
M3,PC1,linear,SPE_1VAD8_V,-0.12779341819381682,0.05291911673503707,2.414881919395424
M3,PC1,linear,VMON_1V2D,-0.7106856361975938,0.09745860810005003,7.2921792138464685
M3,PC1,linear,SPE_1VAD8_C,-0.2655452465212374,0.024660107705305103,10.76821114062332
M3,PC1,quadratic,1,0.4184284762607488,0.18099477238481002,2.3118263071771756
M3,PC1,quadratic,SPE_ADC1_T,0.0009577618481664312,0.0003604761356289887,2.6569355180621006
M3,PC1,quadratic,SPE_1VAD8_C,-0.2735991602716043,0.04050596843955441,6.754539412627214
M3,PC1,quadratic,THERM_FPGA*THERM_FPGA,-1.158319881077195e-05,5.79040467015979e-06,2.000412660355965
H3,PC1,linear,1,-57.725622239578,5.441665011716325,10.608080819986213
H3,PC1,linear,THERM_FPGA,0.0070648672058601925,0.0009722732047238436,7.266339513971115
H3,PC1,linear,SPE_ADC1_T,-0.026142063176612607,0.0013443958521330566,19.44521260991312
H3,PC1,linear,VMON_1V2D,49.87684813497255,3.2103829741087337,15.536105361018292
H3,PC1,linear,SPE_1VAD8_C,6.542780948888601,2.582492689223023,2.5335138318850703
H3,PC1,quadratic,1,62.78657445916234,11.94657677682656,5.2556121834794505
H3,PC1,quadratic,THERM_FPGA,0.027906309600874476,0.0122205033750148,2.283564657240699
H3,PC1,quadratic,SPE_ADC1_T,-0.05513765293438193,0.017113738118529516,3.2218357294297304
H3,PC1,quadratic,SPE_1VAD8_V,-38.02099110058956,4.505816026853916,8.438203174295348
H3,PC1,quadratic,VMON_1V2D,10.633455083523824,4.7229247121327615,2.2514555559624845
H3,PC1,quadratic,SPE_1VAD8_C,-10.340141831350497,3.574099847919889,2.893075815262524
H3,PC1,quadratic,THERM_FPGA*THERM_FPGA,0.0008204403114780718,0.0002618645940176282,3.1330707939189417
H3,PC1,quadratic,THERM_FPGA*SPE_ADC1_T,-0.0017355937416070246,0.0007810103855888221,2.2222415650702514
L0,PC2,linear,1,0.006734837041788873,0.0012258133894044326,5.494178069845547
L0,PC2,linear,THERM_FPGA,3.748794519564918e-06,1.0040175027190797e-07,37.33793992049376
L0,PC2,linear,SPE_ADC0_T,-5.5676504813903055e-06,1.8197024012687262e-07,30.59648917047342
L0,PC2,linear,SPE_1VAD8_V,-0.0017717131537718339,0.0005742930744351592,3.0850331174799317
L0,PC2,linear,VMON_1V2D,-0.0028462222066502466,0.0003425866410982949,8.308036173055589
L0,PC2,linear,SPE_1VAD8_C,0.0008960391759222,0.0003597546691767512,2.490695056085476
L0,PC2,quadratic,1,0.0022347573320779745,0.000452028726240631,4.9438391906277515
L0,PC2,quadratic,THERM_FPGA,-2.4242919590790887e-06,3.626036161524547e-07,6.685790905239644
L0,PC2,quadratic,SPE_ADC0_T,4.193315102675361e-06,5.250909169280823e-07,7.985883905985918
L0,PC2,quadratic,SPE_1VAD8_V,-0.00226550908411737,0.00023725488198085427,9.548840745456987
L0,PC2,quadratic,VMON_1V2D,0.0016857851803491132,0.00024412034001052412,6.9055498623197
L0,PC2,quadratic,SPE_1VAD8_C,0.00040601557004142717,0.00011615174009591776,3.4955616653365738
L0,PC2,quadratic,THERM_FPGA*THERM_FPGA,-1.1002978375609734e-07,7.025437779127173e-09,15.66162667940776
L0,PC2,quadratic,SPE_ADC0_T*SPE_ADC0_T,-1.5975948357283973e-07,1.4609148652665775e-08,10.935577929360582
L0,PC2,quadratic,THERM_FPGA*SPE_ADC0_T,2.304538010563461e-07,2.025399059743818e-08,11.378192359065032
M0,PC2,linear,1,-1.1847937599466487,0.03972763597951086,29.822911198584645
M0,PC2,linear,THERM_FPGA,-9.376876131659759e-05,3.9835006694211506e-06,23.53928594424544
M0,PC2,linear,SPE_ADC0_T,0.00018421014353145818,4.9047231776156595e-06,37.55770445356888
M0,PC2,linear,SPE_1VAD8_V,0.2641286833017358,0.011999356351481772,22.011904269275174
M0,PC2,linear,VMON_1V2D,0.5588733048859417,0.02074927766190253,26.93459088034093
M0,PC2,linear,SPE_1VAD8_C,0.03944979270160793,0.018466397512594636,2.1363014997755783
M0,PC2,quadratic,1,-0.19547326570253346,0.054333959247743965,3.597626022636107
M0,PC2,quadratic,THERM_FPGA,-9.401033846445292e-05,2.0149777250953292e-05,4.6655770579302684
M0,PC2,quadratic,SPE_ADC0_T,0.00011082934897191084,2.7520749592088014e-05,4.027119559409579
M0,PC2,quadratic,SPE_1VAD8_V,0.06172893497774908,0.013480375137932727,4.579170412257198
M0,PC2,quadratic,VMON_1V2D,0.06743063528892215,0.024004432200531608,2.809091034756024
M0,PC2,quadratic,SPE_1VAD8_C,-0.02824556878511137,0.006660873340241204,4.240520325535652
M0,PC2,quadratic,THERM_FPGA*THERM_FPGA,9.304901650042149e-07,4.441339725120974e-07,2.0950664047183873
H0,PC2,linear,1,-30.491879450214075,1.2972253658397828,23.505460387351118
H0,PC2,linear,THERM_FPGA,-0.004577737875571919,0.00037457609750157013,12.221115832284868
H0,PC2,linear,SPE_ADC0_T,0.0074949504009763634,0.0005558175534786035,13.484551457702183
H0,PC2,linear,SPE_1VAD8_V,5.316990294473462,0.8122188346388498,6.546253383594143
H0,PC2,linear,VMON_1V2D,16.75278145268017,1.137271979456342,14.730672834029217
H0,PC2,quadratic,1,-11.89704711398003,1.5252923146280832,7.799847281654286
H0,PC2,quadratic,THERM_FPGA,0.018644284388642976,0.002331690446112581,7.996037561386815
H0,PC2,quadratic,SPE_ADC0_T,-0.024972418403366815,0.0031081047949894167,8.034612746528017
H0,PC2,quadratic,SPE_1VAD8_V,4.60734026175407,0.5351233640908649,8.609865632724896
H0,PC2,quadratic,VMON_1V2D,2.621541163988691,0.7899134471596209,3.318770143001435
H0,PC2,quadratic,THERM_FPGA*THERM_FPGA,0.0005397763719382307,4.87714126760574e-05,11.067474619270456
H0,PC2,quadratic,SPE_ADC0_T*SPE_ADC0_T,0.000882601612891885,9.779659095950702e-05,9.024870951353805
H0,PC2,quadratic,THERM_FPGA*SPE_ADC0_T,-0.001341707630697079,0.000141488389315867,9.48281083122497
L1,PC2,linear,1,-0.019781443268771706,0.0016219385084853808,12.196173384676749
L1,PC2,linear,THERM_FPGA,5.936041341909177e-06,1.3406982897307094e-07,44.27574337475645
L1,PC2,linear,SPE_ADC0_T,-6.632291243016696e-06,2.6593894220413196e-07,24.939150272793892
L1,PC2,linear,SPE_1VAD8_V,0.005414824823533732,0.0006886820178398985,7.862590692461705
L1,PC2,linear,VMON_1V2D,0.006298945291091363,0.0005746452733342904,10.96144975585148
L1,PC2,linear,SPE_1VAD8_C,0.010726781051353853,0.0014245014146327976,7.530200350217947
L1,PC2,quadratic,1,-0.017234098505778644,0.001834552492147104,9.3941702837886
L1,PC2,quadratic,THERM_FPGA,2.5407953497133923e-05,1.467959497430089e-06,17.308347772274942
L1,PC2,quadratic,SPE_ADC0_T,-3.29226930498671e-05,2.0260583578370405e-06,16.249627224466717
L1,PC2,quadratic,VMON_1V2D,0.017047143568314972,0.0007796608843087659,21.86481829651962
L1,PC2,quadratic,SPE_1VAD8_C,-0.007336883002841767,0.0020401865539758876,3.5961824121150836
L1,PC2,quadratic,THERM_FPGA*THERM_FPGA,3.9931981077462794e-07,3.213946553756277e-08,12.424594002906668
L1,PC2,quadratic,SPE_ADC0_T*SPE_ADC0_T,8.734383384598185e-07,6.326027122156278e-08,13.807059653612423
L1,PC2,quadratic,THERM_FPGA*SPE_ADC0_T,-1.259652734509021e-06,9.184202751295929e-08,13.71542820449253
M1,PC2,linear,1,0.6463935573474713,0.06500557009275318,9.943664157166298
M1,PC2,linear,THERM_FPGA,0.0002169936186952534,6.1147655073441e-06,35.48682585368721
M1,PC2,linear,SPE_ADC0_T,-0.0003176146357982638,1.1424904873493315e-05,27.800199591609285
M1,PC2,linear,SPE_1VAD8_V,-0.24531303279708633,0.029007685367126803,8.456828929725269
M1,PC2,linear,VMON_1V2D,-0.15552871624500736,0.016406319916963945,9.479805162411374
M1,PC2,linear,SPE_1VAD8_C,0.07297800291155059,0.01431732591300308,5.097181090588399
M1,PC2,quadratic,1,0.09100464176444428,0.03781912439745618,2.4063127640936472
M1,PC2,quadratic,THERM_FPGA,0.00028595615817974645,1.8158312723977913e-05,15.74794764946104
M1,PC2,quadratic,SPE_ADC0_T,-0.0002937574540162592,2.3567132846015953e-05,12.464709047792345
M1,PC2,quadratic,SPE_1VAD8_V,-0.1613383893190496,0.013351190570715052,12.084194923629854
M1,PC2,quadratic,VMON_1V2D,0.17212422834394986,0.020485717882198957,8.40215750962367
M1,PC2,quadratic,SPE_1VAD8_C,0.07799941686650202,0.006739395170416062,11.573652367039736
M1,PC2,quadratic,THERM_FPGA*THERM_FPGA,2.9100494736658165e-06,4.0015683166661307e-07,7.272272377671905
M1,PC2,quadratic,SPE_ADC0_T*SPE_ADC0_T,5.401809151776464e-06,7.611325027120227e-07,7.097068030243162
M1,PC2,quadratic,THERM_FPGA*SPE_ADC0_T,-9.615565952129679e-06,1.129076833199419e-06,8.516307898092677
H1,PC2,linear,1,7.88008949168994,1.9433495912915737,4.0549006349664225
H1,PC2,linear,THERM_FPGA,0.010373910315640833,0.00037370499541395703,27.75962441751559
H1,PC2,linear,SPE_ADC0_T,-0.014111917210657007,0.0005869647321353657,24.04218931402938
H1,PC2,linear,SPE_1VAD8_V,-4.381603287063101,1.0081678884691518,4.3461047878804475
H1,PC2,linear,SPE_1VAD8_C,2.588708437926813,0.6118042049403406,4.231269443758151
H1,PC2,quadratic,1,-10.702188375509209,0.8868149891666284,12.068118498500388
H1,PC2,quadratic,THERM_FPGA,0.010487125540040176,0.0008249674992075951,12.71216811585106
H1,PC2,quadratic,SPE_ADC0_T,-0.008735012945518527,0.001059200028115312,8.24680203328655
H1,PC2,quadratic,SPE_1VAD8_V,-2.9168168966498964,0.25026209682846995,11.655048581524063
H1,PC2,quadratic,VMON_1V2D,13.261338880960663,0.41676735180295144,31.81952430676637
H1,PC2,quadratic,SPE_1VAD8_C,2.6154277042172573,0.24806108433680624,10.543482510405166
H1,PC2,quadratic,THERM_FPGA*THERM_FPGA,7.615079717904812e-05,1.9867184638682806e-05,3.8329938823227705
H1,PC2,quadratic,SPE_ADC0_T*SPE_ADC0_T,0.00015190066334334722,3.506134830555771e-05,4.332425040233517
H1,PC2,quadratic,THERM_FPGA*SPE_ADC0_T,-0.00030332190112046,5.35734780046311e-05,5.661792222902528
L2,PC2,linear,1,0.007990723437303863,0.0008195291576667622,9.750383329927914
L2,PC2,linear,THERM_FPGA,-4.874162506906404e-06,7.765502425772317e-08,62.766866065612554
L2,PC2,linear,SPE_ADC1_T,6.708100485172813e-06,8.737498775392223e-08,76.77369299398487
L2,PC2,linear,SPE_1VAD8_V,-0.0024778978773866826,0.00025063119037885956,9.88663012628651
L2,PC2,linear,VMON_1V2D,-0.0030880916341086964,0.0003267055657192602,9.452216179146177
L2,PC2,linear,SPE_1VAD8_C,0.0017976255188990047,0.0002164560969364296,8.304804273667303
L2,PC2,quadratic,1,0.0035700697801661686,0.0012935825828208523,2.7598313610415905
L2,PC2,quadratic,THERM_FPGA,-5.339927681379005e-06,6.731706349593587e-07,7.932502405874244
L2,PC2,quadratic,SPE_ADC1_T,6.762729309982211e-06,9.56896822764764e-07,7.0673547545519515
L2,PC2,quadratic,SPE_1VAD8_V,-0.0009645638402690424,0.0004201593078805197,2.2957097990634887
L2,PC2,quadratic,VMON_1V2D,-0.0017731641900552422,0.0005445911683622296,3.2559547291002686
L2,PC2,quadratic,SPE_1VAD8_C,0.00160839767476361,0.00034595564399414567,4.6491441971989556
L2,PC2,quadratic,THERM_FPGA*THERM_FPGA,-3.63983493399567e-08,1.4404564857250127e-08,2.526862123268974
L2,PC2,quadratic,SPE_ADC1_T*SPE_ADC1_T,-7.341831073335153e-08,2.9779011793944828e-08,2.4654381159914847
L2,PC2,quadratic,THERM_FPGA*SPE_ADC1_T,1.1844390207770364e-07,4.1482655162892755e-08,2.855263280824285
M2,PC2,linear,THERM_FPGA,-0.00016298125361361587,1.4828501139235516e-06,109.91080762867877
M2,PC2,linear,SPE_ADC1_T,0.00022014172099467323,1.7366933415711854e-06,126.75912075272377
M2,PC2,linear,SPE_1VAD8_V,-0.06683412529867735,0.002947872547334994,22.671986059607065
M2,PC2,linear,VMON_1V2D,0.12827167550052698,0.006307518750296919,20.336312990665107
M2,PC2,linear,SPE_1VAD8_C,-0.07738070384010405,0.0015935144863366718,48.55977432498555
M2,PC2,quadratic,1,-0.09061103205648405,0.010943447730491303,8.279934650212478
M2,PC2,quadratic,THERM_FPGA,-0.00015035085147478109,1.2073528562354564e-05,12.452933763173196
M2,PC2,quadratic,SPE_ADC1_T,0.00016752087875851777,1.728058365827884e-05,9.69416786326319
M2,PC2,quadratic,SPE_1VAD8_V,-0.008041788405695251,0.003934947327613922,2.0436838758326252
M2,PC2,quadratic,VMON_1V2D,0.09389736304053811,0.0037450510185907575,25.072385549468745
M2,PC2,quadratic,SPE_1VAD8_C,-0.04691212784419231,0.00249656274536421,18.790686487372284
M2,PC2,quadratic,THERM_FPGA*THERM_FPGA,-7.08011877008885e-07,2.670166250698924e-07,2.6515647736299592
M2,PC2,quadratic,SPE_ADC1_T*SPE_ADC1_T,-1.670724184938297e-06,5.529806773010152e-07,3.0213066270104725
M2,PC2,quadratic,THERM_FPGA*SPE_ADC1_T,3.029359433569477e-06,7.756820386904733e-07,3.905413922802339
H2,PC2,linear,1,-4.995748809318457,0.7366660790765626,6.781564878867245
H2,PC2,linear,THERM_FPGA,0.006657596517267744,0.00010302149301268497,64.62337442972215
H2,PC2,linear,SPE_ADC1_T,-0.008269313035386971,0.00016149899712186358,51.20349465171682
H2,PC2,linear,SPE_1VAD8_V,6.463005306902244,0.3184936528972044,20.292414772197095
H2,PC2,linear,VMON_1V2D,-6.948856144821209,0.35336055798335103,19.66505878437234
H2,PC2,linear,SPE_1VAD8_C,5.630305073324487,0.31609210847777214,17.812229164589898
H2,PC2,quadratic,THERM_FPGA,-0.002668900578711229,0.0006680561292388833,3.9950244626179976
H2,PC2,quadratic,SPE_ADC1_T,0.006197256768650985,0.000920353360604856,6.73356238366767
H2,PC2,quadratic,VMON_1V2D,-2.3157402924089996,0.23369792985404744,9.90911769674323
H2,PC2,quadratic,SPE_1VAD8_C,2.7603277660256644,0.2854355276039186,9.670582317475217
H2,PC2,quadratic,THERM_FPGA*THERM_FPGA,-0.0001757661910920603,1.4957531491389263e-05,11.751015947601061
H2,PC2,quadratic,SPE_ADC1_T*SPE_ADC1_T,-0.00032591507041027567,3.0103097468275085e-05,10.82662907874346
H2,PC2,quadratic,THERM_FPGA*SPE_ADC1_T,0.00043609714126041643,4.3773179269110125e-05,9.962656323849925
L3,PC2,linear,THERM_FPGA,-4.261770409640295e-06,9.877916794640477e-08,43.14442506695977
L3,PC2,linear,SPE_ADC1_T,6.193843463041047e-06,1.5203784594706502e-07,40.738826733953836
L3,PC2,linear,SPE_1VAD8_V,0.0012635821306228312,0.0003934815718087055,3.211286680630453
L3,PC2,linear,VMON_1V2D,-0.0019147559423259438,0.00031216688229471315,6.133757457712138
L3,PC2,linear,SPE_1VAD8_C,0.0018531884915838107,0.00015103262600892542,12.270120308139877
L3,PC2,quadratic,THERM_FPGA,-2.627503918466738e-06,1.209173924018361e-06,2.17297434742468
L3,PC2,quadratic,VMON_1V2D,-0.003121907922992541,0.0005864129102799158,5.323736684962039
L3,PC2,quadratic,SPE_1VAD8_C,0.0010448849680660597,0.0004427511197565041,2.3599826662001573
M3,PC2,linear,1,-0.0958314177704684,0.01306326433918747,7.3359472243848876
M3,PC2,linear,THERM_FPGA,-0.00013510834862019185,2.670315498580812e-06,50.59639907419091
M3,PC2,linear,SPE_ADC1_T,0.00018649906575264608,4.288668439425656e-06,43.48647333940841
M3,PC2,linear,SPE_1VAD8_V,-0.0160631707655368,0.005843876888125398,2.74871820078495
M3,PC2,linear,VMON_1V2D,0.11198880885831419,0.009062732836207748,12.357068323904748
M3,PC2,linear,SPE_1VAD8_C,-0.05513898448326018,0.008411325980299339,6.555326070158787
M3,PC2,quadratic,1,-0.08090104338949158,0.0065150877351250235,12.417491011414462
M3,PC2,quadratic,THERM_FPGA,9.879254395104131e-05,1.4319256874645281e-05,6.89927869971874
M3,PC2,quadratic,SPE_ADC1_T,-0.00019482646762890597,1.9646817556566904e-05,9.916438989060886
M3,PC2,quadratic,SPE_1VAD8_V,0.03006662382033615,0.003993506239721198,7.52887863834544
M3,PC2,quadratic,VMON_1V2D,0.025649779068458736,0.003572799112543495,7.179183116791171
M3,PC2,quadratic,SPE_1VAD8_C,-0.03361317915167147,0.004438165296655522,7.5736654461701605
M3,PC2,quadratic,THERM_FPGA*THERM_FPGA,3.85094311248947e-06,3.3168506663133926e-07,11.610239651728758
M3,PC2,quadratic,SPE_ADC1_T*SPE_ADC1_T,7.976508575145965e-06,6.552091909237959e-07,12.173987614397907
M3,PC2,quadratic,THERM_FPGA*SPE_ADC1_T,-1.0211690434432826e-05,9.511878061636235e-07,10.735724709948824
H3,PC2,linear,1,-7.675213017913149,0.6937429284321931,11.063482888767679
H3,PC2,linear,THERM_FPGA,0.005647884683819465,0.00014153753433334098,39.90379449819929
H3,PC2,linear,SPE_ADC1_T,-0.006793313814177623,0.00020008855371453398,33.951536397577414
H3,PC2,linear,SPE_1VAD8_V,6.826936211008187,0.2662753694103316,25.638632015144616
H3,PC2,linear,VMON_1V2D,-5.175745460017416,0.44274684040520246,11.690078816328915
H3,PC2,linear,SPE_1VAD8_C,4.820036262854707,0.38106040510453565,12.649008394174237
H3,PC2,quadratic,1,-6.059123616464727,1.4433339195807067,4.198005419442317
H3,PC2,quadratic,THERM_FPGA,-0.005715638016038261,0.0010263807576941762,5.5687306812715125
H3,PC2,quadratic,SPE_ADC1_T,0.009947723185270489,0.0014334254638302968,6.939825917902208
H3,PC2,quadratic,SPE_1VAD8_V,2.662699567485394,0.5149227072813535,5.1710665112123255
H3,PC2,quadratic,SPE_1VAD8_C,2.774018234278477,0.46784980121869546,5.929292322135171
H3,PC2,quadratic,THERM_FPGA*THERM_FPGA,-0.000245275554532118,2.2481262879703266e-05,10.910221362766942
H3,PC2,quadratic,SPE_ADC1_T*SPE_ADC1_T,-0.00043384593918602407,4.731416976120062e-05,9.169471669389702
H3,PC2,quadratic,THERM_FPGA*SPE_ADC1_T,0.0006169747533881459,6.605335869615675e-05,9.340550814777023
