FILE_TYPE=VERILOG_MAP;
PRIMITIVE '74GTL16612';
    DEFAULT_MODEL=GTL16612;
    UPPER_CASE=TRUE;
    MODEL 'GTL16612';
        PIN_MAP
            '-OEAB'='(oeab_)';
            'LEAB'='(leab)';
            'A'<0>='(A0,A1,A2,A3,A4,A5,A6,A7,A8,A9,A10,A11,A12,A13,A14,A15,A16,A17)';
            '-OEBA'='(oeba_)';
            'LEBA'='(leba)';
            '-CEAB'='(ceab_)';
            'CLKAB'='(clkab)';
            'B'<0>='(B0,B1,B2,B3,B4,B5,B6,B7,B8,B9,B10,B11,B12,B13,B14,B15,B16,B17)';
            'CLKBA'='(clkba)';
            '-CEBA'='(ceba_)';
            'GND01'='(gnd01)';
            'GND02'='(gnd02)';
            'GND03'='(gnd03)';
            'GND04'='(gnd04)';
            'GND05'='(gnd05)';
            'GND06'='(gnd06)';
            'GND07'='(gnd07)';
            'GND08'='(gnd08)';
	    'VCC5'='(vcc5)';
	    'VCC3_3A'='(vcc3_3a)';
	    'VCC3_3B'='(vcc3_3b)';
	    'VREF'='(vref)';
        END_PIN;
    END_MODEL;
END_PRIMITIVE;
END.
