// Seed: 3670987973
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout tri0 id_2;
  input wire id_1;
  assign id_2 = 1;
  parameter id_4 = 1;
  assign id_2 = id_4;
endmodule
module module_1 (
    input wire id_0#(
        .id_7 (-1'd0 - 1),
        .id_8 (1 - 1),
        .id_9 (1),
        .id_10(1),
        .id_11(1'b0),
        .id_12(1'b0 == -1'b0),
        .id_13(-1)
    ),
    output tri0 id_1#(-1),
    output tri id_2,
    input tri id_3,
    input wire id_4,
    input tri0 id_5
);
  wire id_14, id_15, id_16, id_17;
  nand primCall (id_2, id_13, id_15, id_12, id_7, id_18, id_16);
  logic [-1 : 1 'b0 ==  1] id_18;
  module_0 modCall_1 (
      id_15,
      id_16,
      id_17
  );
endmodule
