{"path":"PDF Library/30 Rock Production Engineering - Product Manuals/Sony/8000X/Block Diagrams/MVSX Boards/OUT-35 Block Diagram.pdf","text":"3-11MVS-8000X/7000X 3-11 CNP1 OUT01~04INA OUT01~04INB CNP1 OUT01~04 SPSELLVDS MFSDI CNN1 OUT05~08INA OUT05~08INB CNN1 OUT05~08 PS FC I/F OUT TBC LVDS FC CNL1 OUT09~12INA OUT09~12INB CNL1 OUT09~12 CNK1 OUT13~16INA OUT13~16INB CNK1 OUT13~16 CNG1 OUT17~20INA OUT17~20INB CNG1 OUT17~20 SP LVDS MFSDI CNE1 OUT21~24INA OUT21~24INB CNE1 OUT21~24 CND1 CCRIN1~4A CCRIN1~4B CNP1 CCR_OUT1~4 SP PS IN TBCSELLVDS MFSDI V DOWN SAMPLING LVDS MSD FORMAT CONVERT FC_OUT1,2 OUTTBC FRAME MEM CTRL DDR2 SDRAM DDR SDRAM DDR SDRAM N.C. N.C. N.C. DDR SDRAM DDR SDRAM DDR2 SDRAM LVDS CCR ImaPRO I/F IMA PRO ImaPRO I/F SELEC TOR Mobile DDR SDRAM Mobile DDR SDRAM IMA PRO Mobile DDR SDRAM Mobile DDR SDRAM MSD_OUT1x2 H DOWN SAMPLING SPSELLVDS MFSDI H DOWN SAMPLING SPSELLVDS MFSDI H DOWN SAMPLING N.C. SPSELLVDS MFSDI H DOWN SAMPLING H DOWN SAMPLING SP PS IN TBCSELOUT TBC PS IN TBC OUT TBC PS IN TBC OUT TBC PS IN TBC OUT TBC PS IN TBC OUT TBC PS IN TBC OUT TBC LVDS MFSDI H DOWN SAMPLING VIDEO BLOCK (CCR_OUT5~8) IC1 IC2 IC3 IC4 IC5 IC6 IC7 IC8 IC9 IC10 IC14 IC15 IC12 FORMAT CONVERT IC13 IC17 IC18 IC18, IC19 IC20 IC21 IC22 IC23 IC24 IC25 ( CCRIN5~8A ) ( CCRIN5~8B ) OUT-35A board : NO MOUNT Output Board OUT-35 (1/2) OUT-35A (1/2) OUT-35 (1/2), OUT-35A (1/2)OUT-35 (1/2), OUT-35A (1/2) 3-12 MVS-8000X/7000X3-12 1.0V-AVCC8 1.0V-AVCC7 1.0V-AVCC6 1.0V-AVCC5 1.0V-AVCC4 1.0V-AVCC3 1.0V-AVCC2 +12V DC-DC CONV. DD201 +12V-1 1.0V-1 TP203 D301 IC7,8,10 CNB1 CNB1 CLK PLL CLK PLL I2C IC CADEC JTAG Buffer LED Driver D1101 TP202 12V VCLK IC402 IC403 SLOT_ID[7:0] IC1102, IC1103 IC1501-IC1504 D1104 D1102 D1103PLL UNLOCK SELECT MAP CONF ERR IC11 IC1101, IC905, IC1202 CNB1 EPR2 F201 F202 CN1501 IC1201 CONFIG- URATION FLASH MEMORY DC-DC CONV. DD204 1.2V TP206 D304 IC8,11,12,13 F205 DC-DC CONV. DD205 1.8V TP207 D305 IC9,10, etc. F206 DC-DC CONV. DD206 2.5V TP208 D306 IC1~10, etc. F207 DC-DC CONV. DD207 3.3V TP209 D307 IC1~11, etc. F208 D203 TG BLOCK POWER SUPPLY LVDS Distrib -utor CADEC IC11 IC401 IC404, IC405 TXCLK[7:1] FCO_CLK TXCLK[8] CNB1 VD, FD LVCMOS Distrib -utor IC508, IC509 VD_L,C,R FD_L,C,R CC1_VD CC1_FD CC2_VD CC2_FD FPGA RESETn CNB1 RESET CIRCUIT RESET FCO_VD RESET SW S501 STATUS BECON POWER CONF ERR D1201 D1202 CNB1 CNB1 BUF DATA BUS ADRS BUS DATA BUS CONTROL BLOCK DATA BUSIC1-IC10 CNB1 IC1-IC10 ADRS BUS ADRS BUS CTRL BUS CNB1 IC1-IC10 CTRL BUS CTRL BUS BUF BUF VCLK[10:1] IC1-IC7 CPU BUS LVDS Distrib -utor IC8 FCO_FD IC8 FPGA_RESETn _L,C,R IC1-IC10 IC1-IC10 IC8 IC8 IC504, IC505 XTAL 25MHz CLK74MHz CLOCK IC1-IC11 IC11 IC801-IC804 IC701-IC704 IC901-IC904 IC7->IC6 ->IC5 ->IC4 ->IC3 ->IC2->IC1 ->IC8 -> IC9 ->IC10 ->IC20 ->IC21 X502 X501 LINEAR REGULA- TOR IC3902 1.2V-AVTT-R TP3902D2717 DC-DC CONV. DD202 1.0V-2 TP204 D302 IC3,4,5,9 F203 DC-DC CONV. DD203 1.0V-3 TP205 D303 IC1,2,8 F204 IC1,2,8 (GTP) LINEAR REGULA- TOR IC4102 1.2V-AVTT-C TP4102D2718 IC3,4,5 (GTP) LINEAR REGULA- TOR IC4402 1.2V-AVTT-L TP4402D2719 IC6,7 (GTP) LINEAR REGULA- TOR IC3901 1.0V-AVCC1 TP3901D2701 to IC1 (GTP) D2701 - D2708 TP3901 - TP4501, TP2601 to IC1 - IC8 IC3901 - IC4501, IC2601 1.2V-APLL8 1.2V-APLL7 1.2V-APLL6 1.2V-APLL5 1.2V-APLL4 1.2V-APLL3 1.2V-APLL2 LINEAR REGULA- TOR IC3903 1.2V-APLL1 TP3903D2709 to IC1 (GTP) D2709 - D2716 to IC1 - IC8 IC3903, IC4002, IC4103, IC4202, IC4302, IC4403, IC4502, IC2602 TP3903, TP4002, TP4103, TP4202, TP4302, TP4403, TP4502, TP2602 JTAG CHAIN (VCLK) CA_VCLK (VCLK) (CLEAN VCLK) CC1_VCLK (CLEAN TXCLK) CC2_VCLK CLK25MHz CLOCK XTAL 74MHz Chip SelectIC1-IC10 CONFIG BUSIC1-IC10 1.0V for Analog Circuit 1.2V for Analog Circuit FCI_CLK IC1-IC10 IC1-IC10 RST Output Board OUT-35 (2/2) OUT-35A (2/2) OUT-35 (2/2), OUT-35A (2/2)OUT-35 (2/2), OUT-35A (2/2)","libVersion":"0.3.1","langs":""}