{"hierarchy":{"top_level":1,"1":{"insts":{"C0":4,"V2":6,"V1":6,"NM0":2,"V3":5,"V0":5,"NM3":2,"PM1":3,"PM0":3}}},"modelMap":{"vsource":[6,5],"g45n1svt":[2],"capacitor":[4],"g45p1svt":[3]},"cellviews":[["logic_gates","lab3_nor_report","schematic"],["gpdk045","nmos1v","spectre"],["gpdk045","pmos1v","spectre"],["analogLib","cap","spectre"],["analogLib","vpulse","spectre"],["analogLib","vdc","spectre"]]}
