read_verilog 7input_75.v
flatten
splitnets -ports
hierarchy -auto-top
proc
techmap
opt
abc -g NOR
opt
hierarchy -auto-top
opt_clean -purge
show -format pdf -prefix ./75/7input_75_yosys
write_edif ./75/7input_75.edif
write_json ./75/7input_75.json
