<stg><name>add</name>


<trans_list>

<trans id="86" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="4" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="64" op_0_bw="32">
<![CDATA[
:0 %s_word_num_bits_0_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="s_word_num_bits_0_0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="64" op_0_bw="32">
<![CDATA[
:1 %s_word_num_bits_1_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="s_word_num_bits_1_0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="64" op_0_bw="32">
<![CDATA[
:2 %s_word_num_bits_2_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="s_word_num_bits_2_0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="64" op_0_bw="32">
<![CDATA[
:3 %s_word_num_bits_3_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="s_word_num_bits_3_0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="256">
<![CDATA[
:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:5 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="256">
<![CDATA[
:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %a

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %a, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="256">
<![CDATA[
:8 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %b

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %b, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:10 %b_read = read i256 @_ssdm_op_Read.ap_auto.i256, i256 %b

]]></Node>
<StgValue><ssdm name="b_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:11 %a_read = read i256 @_ssdm_op_Read.ap_auto.i256, i256 %a

]]></Node>
<StgValue><ssdm name="a_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="256">
<![CDATA[
:12 %empty = trunc i256 %a_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:13 %a_word_num_bits_assign_1 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %a_read, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="a_word_num_bits_assign_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14 %a_word_num_bits_assign_2 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %a_read, i32 128, i32 191

]]></Node>
<StgValue><ssdm name="a_word_num_bits_assign_2"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:15 %a_word_num_bits_assign_3 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %a_read, i32 192, i32 255

]]></Node>
<StgValue><ssdm name="a_word_num_bits_assign_3"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="256">
<![CDATA[
:16 %empty_6 = trunc i256 %b_read

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:17 %b_word_num_bits_assign_1 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %b_read, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="b_word_num_bits_assign_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:18 %b_word_num_bits_assign_2 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %b_read, i32 128, i32 191

]]></Node>
<StgValue><ssdm name="b_word_num_bits_assign_2"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:19 %b_word_num_bits_assign_3 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %b_read, i32 192, i32 255

]]></Node>
<StgValue><ssdm name="b_word_num_bits_assign_3"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
:20 %br_ln29 = br void %branch0

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
branch0:0 %phi_ln29 = phi i2 0, void, i2 %add_ln29, void %branch0

]]></Node>
<StgValue><ssdm name="phi_ln29"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch0:1 %add_ln29 = add i2 %phi_ln29, i2 1

]]></Node>
<StgValue><ssdm name="add_ln29"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64">
<![CDATA[
branch0:2 %s_word_num_bits_0_0_load = load i64 %s_word_num_bits_0_0

]]></Node>
<StgValue><ssdm name="s_word_num_bits_0_0_load"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64">
<![CDATA[
branch0:3 %s_word_num_bits_1_0_load = load i64 %s_word_num_bits_1_0

]]></Node>
<StgValue><ssdm name="s_word_num_bits_1_0_load"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64">
<![CDATA[
branch0:4 %s_word_num_bits_2_0_load = load i64 %s_word_num_bits_2_0

]]></Node>
<StgValue><ssdm name="s_word_num_bits_2_0_load"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64">
<![CDATA[
branch0:5 %s_word_num_bits_3_0_load = load i64 %s_word_num_bits_3_0

]]></Node>
<StgValue><ssdm name="s_word_num_bits_3_0_load"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
branch0:6 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch0:7 %s_word_num_bits_0_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 0, i64 %s_word_num_bits_0_0_load, i64 %s_word_num_bits_0_0_load, i64 %s_word_num_bits_0_0_load, i2 %phi_ln29

]]></Node>
<StgValue><ssdm name="s_word_num_bits_0_1"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch0:8 %s_word_num_bits_1_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %s_word_num_bits_1_0_load, i64 0, i64 %s_word_num_bits_1_0_load, i64 %s_word_num_bits_1_0_load, i2 %phi_ln29

]]></Node>
<StgValue><ssdm name="s_word_num_bits_1_1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch0:9 %s_word_num_bits_2_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %s_word_num_bits_2_0_load, i64 %s_word_num_bits_2_0_load, i64 0, i64 %s_word_num_bits_2_0_load, i2 %phi_ln29

]]></Node>
<StgValue><ssdm name="s_word_num_bits_2_1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch0:10 %s_word_num_bits_3_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %s_word_num_bits_3_0_load, i64 %s_word_num_bits_3_0_load, i64 %s_word_num_bits_3_0_load, i64 0, i2 %phi_ln29

]]></Node>
<StgValue><ssdm name="s_word_num_bits_3_1"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch0:11 %icmp_ln29 = icmp_eq  i2 %phi_ln29, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln29"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
branch0:12 %empty_7 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch0:13 %store_ln29 = store i64 %s_word_num_bits_3_1, i64 %s_word_num_bits_3_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch0:14 %store_ln29 = store i64 %s_word_num_bits_2_1, i64 %s_word_num_bits_2_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch0:15 %store_ln29 = store i64 %s_word_num_bits_1_1, i64 %s_word_num_bits_1_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch0:16 %store_ln29 = store i64 %s_word_num_bits_0_1, i64 %s_word_num_bits_0_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch0:17 %br_ln29 = br i1 %icmp_ln29, void %branch0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.preheader:0 %s_word_num_bits_0_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="s_word_num_bits_0_2"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.preheader:1 %s_word_num_bits_1_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="s_word_num_bits_1_2"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.preheader:2 %s_word_num_bits_2_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="s_word_num_bits_2_2"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.preheader:3 %s_word_num_bits_3_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="s_word_num_bits_3_2"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.preheader:4 %store_ln29 = store i64 %s_word_num_bits_3_1, i64 %s_word_num_bits_3_2

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.preheader:5 %store_ln29 = store i64 %s_word_num_bits_2_1, i64 %s_word_num_bits_2_2

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.preheader:6 %store_ln29 = store i64 %s_word_num_bits_1_1, i64 %s_word_num_bits_1_2

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.preheader:7 %store_ln29 = store i64 %s_word_num_bits_0_1, i64 %s_word_num_bits_0_2

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.preheader:8 %br_ln0 = br void %_ZN4intx4uintILj256EEC2Ev.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i:0 %i = phi i3 %i_1, void %.split11, i3 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.preheader

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i:1 %k = phi i1 %k_1, void %.split11, i1 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.preheader

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i:2 %i_1 = add i3 %i, i3 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i:4 %icmp_ln173 = icmp_eq  i3 %i, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln173"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i:5 %empty_8 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i:6 %br_ln173 = br i1 %icmp_ln173, void %.split, void %_ZN4intxplILj256EEENS_4uintIXT_EEERKS2_S4_.exit

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="2" op_0_bw="3">
<![CDATA[
.split:0 %trunc_ln50 = trunc i3 %i

]]></Node>
<StgValue><ssdm name="trunc_ln50"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split:1 %tmp = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %empty, i64 %a_word_num_bits_assign_1, i64 %a_word_num_bits_assign_2, i64 %a_word_num_bits_assign_3, i2 %trunc_ln50

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split:2 %tmp_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %empty_6, i64 %b_word_num_bits_assign_1, i64 %b_word_num_bits_assign_2, i64 %b_word_num_bits_assign_3, i2 %trunc_ln50

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:3 %add_ln175 = add i64 %tmp_1, i64 %tmp

]]></Node>
<StgValue><ssdm name="add_ln175"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:4 %k1 = icmp_ult  i64 %add_ln175, i64 %tmp

]]></Node>
<StgValue><ssdm name="k1"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="1">
<![CDATA[
.split:5 %zext_ln177 = zext i1 %k

]]></Node>
<StgValue><ssdm name="zext_ln177"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:6 %add_ln177 = add i64 %add_ln175, i64 %zext_ln177

]]></Node>
<StgValue><ssdm name="add_ln177"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
.split:7 %switch_ln177 = switch i2 %trunc_ln50, void %branch7, i2 0, void %.split..split11_crit_edge, i2 1, void %branch5, i2 2, void %branch6

]]></Node>
<StgValue><ssdm name="switch_ln177"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
<literal name="trunc_ln50" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch6:0 %store_ln177 = store i64 %add_ln177, i64 %s_word_num_bits_2_2

]]></Node>
<StgValue><ssdm name="store_ln177"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
<literal name="trunc_ln50" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
branch6:1 %br_ln177 = br void %.split11

]]></Node>
<StgValue><ssdm name="br_ln177"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
<literal name="trunc_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch5:0 %store_ln177 = store i64 %add_ln177, i64 %s_word_num_bits_1_2

]]></Node>
<StgValue><ssdm name="store_ln177"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
<literal name="trunc_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
branch5:1 %br_ln177 = br void %.split11

]]></Node>
<StgValue><ssdm name="br_ln177"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
<literal name="trunc_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
.split..split11_crit_edge:0 %store_ln177 = store i64 %add_ln177, i64 %s_word_num_bits_0_2

]]></Node>
<StgValue><ssdm name="store_ln177"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
<literal name="trunc_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
.split..split11_crit_edge:1 %br_ln177 = br void %.split11

]]></Node>
<StgValue><ssdm name="br_ln177"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
<literal name="trunc_ln50" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch7:0 %store_ln177 = store i64 %add_ln177, i64 %s_word_num_bits_3_2

]]></Node>
<StgValue><ssdm name="store_ln177"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
<literal name="trunc_ln50" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
branch7:1 %br_ln177 = br void %.split11

]]></Node>
<StgValue><ssdm name="br_ln177"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split11:0 %icmp_ln178 = icmp_ult  i64 %add_ln177, i64 %zext_ln177

]]></Node>
<StgValue><ssdm name="icmp_ln178"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split11:1 %k_1 = or i1 %icmp_ln178, i1 %k1

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
.split11:2 %br_ln0 = br void %_ZN4intx4uintILj256EEC2Ev.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
_ZN4intxplILj256EEENS_4uintIXT_EEERKS2_S4_.exit:0 %s_word_num_bits_0_2_load = load i64 %s_word_num_bits_0_2

]]></Node>
<StgValue><ssdm name="s_word_num_bits_0_2_load"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
_ZN4intxplILj256EEENS_4uintIXT_EEERKS2_S4_.exit:1 %s_word_num_bits_1_2_load = load i64 %s_word_num_bits_1_2

]]></Node>
<StgValue><ssdm name="s_word_num_bits_1_2_load"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
_ZN4intxplILj256EEENS_4uintIXT_EEERKS2_S4_.exit:2 %s_word_num_bits_2_2_load = load i64 %s_word_num_bits_2_2

]]></Node>
<StgValue><ssdm name="s_word_num_bits_2_2_load"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
_ZN4intxplILj256EEENS_4uintIXT_EEERKS2_S4_.exit:3 %s_word_num_bits_3_2_load = load i64 %s_word_num_bits_3_2

]]></Node>
<StgValue><ssdm name="s_word_num_bits_3_2_load"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="256" op_0_bw="256" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
_ZN4intxplILj256EEENS_4uintIXT_EEERKS2_S4_.exit:4 %or_ln5_2 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i64.i64.i64.i64, i64 %s_word_num_bits_3_2_load, i64 %s_word_num_bits_2_2_load, i64 %s_word_num_bits_1_2_load, i64 %s_word_num_bits_0_2_load

]]></Node>
<StgValue><ssdm name="or_ln5_2"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="256">
<![CDATA[
_ZN4intxplILj256EEENS_4uintIXT_EEERKS2_S4_.exit:5 %ret_ln5 = ret i256 %or_ln5_2

]]></Node>
<StgValue><ssdm name="ret_ln5"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="98" name="a" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="a"/></StgValue>
</port>
<port id="99" name="b" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="b"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="101" from="StgValue_100" to="s_word_num_bits_0_0" fromId="100" toId="6">
</dataflow>
<dataflow id="102" from="StgValue_100" to="s_word_num_bits_1_0" fromId="100" toId="7">
</dataflow>
<dataflow id="103" from="StgValue_100" to="s_word_num_bits_2_0" fromId="100" toId="8">
</dataflow>
<dataflow id="104" from="StgValue_100" to="s_word_num_bits_3_0" fromId="100" toId="9">
</dataflow>
<dataflow id="106" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="105" toId="10">
</dataflow>
<dataflow id="108" from="StgValue_107" to="specbitsmap_ln0" fromId="107" toId="10">
</dataflow>
<dataflow id="110" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="109" toId="11">
</dataflow>
<dataflow id="112" from="empty_1" to="spectopmodule_ln0" fromId="111" toId="11">
</dataflow>
<dataflow id="113" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="105" toId="12">
</dataflow>
<dataflow id="114" from="a" to="specbitsmap_ln0" fromId="98" toId="12">
</dataflow>
<dataflow id="116" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="115" toId="13">
</dataflow>
<dataflow id="117" from="a" to="specinterface_ln0" fromId="98" toId="13">
</dataflow>
<dataflow id="119" from="empty" to="specinterface_ln0" fromId="118" toId="13">
</dataflow>
<dataflow id="121" from="StgValue_120" to="specinterface_ln0" fromId="120" toId="13">
</dataflow>
<dataflow id="122" from="StgValue_120" to="specinterface_ln0" fromId="120" toId="13">
</dataflow>
<dataflow id="124" from="empty_0" to="specinterface_ln0" fromId="123" toId="13">
</dataflow>
<dataflow id="125" from="StgValue_120" to="specinterface_ln0" fromId="120" toId="13">
</dataflow>
<dataflow id="126" from="StgValue_120" to="specinterface_ln0" fromId="120" toId="13">
</dataflow>
<dataflow id="127" from="empty_0" to="specinterface_ln0" fromId="123" toId="13">
</dataflow>
<dataflow id="128" from="empty_0" to="specinterface_ln0" fromId="123" toId="13">
</dataflow>
<dataflow id="129" from="empty_0" to="specinterface_ln0" fromId="123" toId="13">
</dataflow>
<dataflow id="130" from="StgValue_120" to="specinterface_ln0" fromId="120" toId="13">
</dataflow>
<dataflow id="131" from="StgValue_120" to="specinterface_ln0" fromId="120" toId="13">
</dataflow>
<dataflow id="132" from="StgValue_120" to="specinterface_ln0" fromId="120" toId="13">
</dataflow>
<dataflow id="133" from="StgValue_120" to="specinterface_ln0" fromId="120" toId="13">
</dataflow>
<dataflow id="134" from="empty_0" to="specinterface_ln0" fromId="123" toId="13">
</dataflow>
<dataflow id="135" from="empty_0" to="specinterface_ln0" fromId="123" toId="13">
</dataflow>
<dataflow id="136" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="105" toId="14">
</dataflow>
<dataflow id="137" from="b" to="specbitsmap_ln0" fromId="99" toId="14">
</dataflow>
<dataflow id="138" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="115" toId="15">
</dataflow>
<dataflow id="139" from="b" to="specinterface_ln0" fromId="99" toId="15">
</dataflow>
<dataflow id="140" from="empty" to="specinterface_ln0" fromId="118" toId="15">
</dataflow>
<dataflow id="141" from="StgValue_120" to="specinterface_ln0" fromId="120" toId="15">
</dataflow>
<dataflow id="142" from="StgValue_120" to="specinterface_ln0" fromId="120" toId="15">
</dataflow>
<dataflow id="143" from="empty_0" to="specinterface_ln0" fromId="123" toId="15">
</dataflow>
<dataflow id="144" from="StgValue_120" to="specinterface_ln0" fromId="120" toId="15">
</dataflow>
<dataflow id="145" from="StgValue_120" to="specinterface_ln0" fromId="120" toId="15">
</dataflow>
<dataflow id="146" from="empty_0" to="specinterface_ln0" fromId="123" toId="15">
</dataflow>
<dataflow id="147" from="empty_0" to="specinterface_ln0" fromId="123" toId="15">
</dataflow>
<dataflow id="148" from="empty_0" to="specinterface_ln0" fromId="123" toId="15">
</dataflow>
<dataflow id="149" from="StgValue_120" to="specinterface_ln0" fromId="120" toId="15">
</dataflow>
<dataflow id="150" from="StgValue_120" to="specinterface_ln0" fromId="120" toId="15">
</dataflow>
<dataflow id="151" from="StgValue_120" to="specinterface_ln0" fromId="120" toId="15">
</dataflow>
<dataflow id="152" from="StgValue_120" to="specinterface_ln0" fromId="120" toId="15">
</dataflow>
<dataflow id="153" from="empty_0" to="specinterface_ln0" fromId="123" toId="15">
</dataflow>
<dataflow id="154" from="empty_0" to="specinterface_ln0" fromId="123" toId="15">
</dataflow>
<dataflow id="156" from="_ssdm_op_Read.ap_auto.i256" to="b_read" fromId="155" toId="16">
</dataflow>
<dataflow id="157" from="b" to="b_read" fromId="99" toId="16">
</dataflow>
<dataflow id="158" from="_ssdm_op_Read.ap_auto.i256" to="a_read" fromId="155" toId="17">
</dataflow>
<dataflow id="159" from="a" to="a_read" fromId="98" toId="17">
</dataflow>
<dataflow id="160" from="a_read" to="empty" fromId="17" toId="18">
</dataflow>
<dataflow id="162" from="_ssdm_op_PartSelect.i64.i256.i32.i32" to="a_word_num_bits_assign_1" fromId="161" toId="19">
</dataflow>
<dataflow id="163" from="a_read" to="a_word_num_bits_assign_1" fromId="17" toId="19">
</dataflow>
<dataflow id="165" from="StgValue_164" to="a_word_num_bits_assign_1" fromId="164" toId="19">
</dataflow>
<dataflow id="167" from="StgValue_166" to="a_word_num_bits_assign_1" fromId="166" toId="19">
</dataflow>
<dataflow id="168" from="_ssdm_op_PartSelect.i64.i256.i32.i32" to="a_word_num_bits_assign_2" fromId="161" toId="20">
</dataflow>
<dataflow id="169" from="a_read" to="a_word_num_bits_assign_2" fromId="17" toId="20">
</dataflow>
<dataflow id="171" from="StgValue_170" to="a_word_num_bits_assign_2" fromId="170" toId="20">
</dataflow>
<dataflow id="173" from="StgValue_172" to="a_word_num_bits_assign_2" fromId="172" toId="20">
</dataflow>
<dataflow id="174" from="_ssdm_op_PartSelect.i64.i256.i32.i32" to="a_word_num_bits_assign_3" fromId="161" toId="21">
</dataflow>
<dataflow id="175" from="a_read" to="a_word_num_bits_assign_3" fromId="17" toId="21">
</dataflow>
<dataflow id="177" from="StgValue_176" to="a_word_num_bits_assign_3" fromId="176" toId="21">
</dataflow>
<dataflow id="179" from="StgValue_178" to="a_word_num_bits_assign_3" fromId="178" toId="21">
</dataflow>
<dataflow id="180" from="b_read" to="empty_6" fromId="16" toId="22">
</dataflow>
<dataflow id="181" from="_ssdm_op_PartSelect.i64.i256.i32.i32" to="b_word_num_bits_assign_1" fromId="161" toId="23">
</dataflow>
<dataflow id="182" from="b_read" to="b_word_num_bits_assign_1" fromId="16" toId="23">
</dataflow>
<dataflow id="183" from="StgValue_164" to="b_word_num_bits_assign_1" fromId="164" toId="23">
</dataflow>
<dataflow id="184" from="StgValue_166" to="b_word_num_bits_assign_1" fromId="166" toId="23">
</dataflow>
<dataflow id="185" from="_ssdm_op_PartSelect.i64.i256.i32.i32" to="b_word_num_bits_assign_2" fromId="161" toId="24">
</dataflow>
<dataflow id="186" from="b_read" to="b_word_num_bits_assign_2" fromId="16" toId="24">
</dataflow>
<dataflow id="187" from="StgValue_170" to="b_word_num_bits_assign_2" fromId="170" toId="24">
</dataflow>
<dataflow id="188" from="StgValue_172" to="b_word_num_bits_assign_2" fromId="172" toId="24">
</dataflow>
<dataflow id="189" from="_ssdm_op_PartSelect.i64.i256.i32.i32" to="b_word_num_bits_assign_3" fromId="161" toId="25">
</dataflow>
<dataflow id="190" from="b_read" to="b_word_num_bits_assign_3" fromId="16" toId="25">
</dataflow>
<dataflow id="191" from="StgValue_176" to="b_word_num_bits_assign_3" fromId="176" toId="25">
</dataflow>
<dataflow id="192" from="StgValue_178" to="b_word_num_bits_assign_3" fromId="178" toId="25">
</dataflow>
<dataflow id="194" from="StgValue_193" to="phi_ln29" fromId="193" toId="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="195" from="br_ln29" to="phi_ln29" fromId="26" toId="27">
</dataflow>
<dataflow id="196" from="add_ln29" to="phi_ln29" fromId="28" toId="27">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="197" from="br_ln29" to="phi_ln29" fromId="44" toId="27">
<BackEdge/>
</dataflow>
<dataflow id="198" from="phi_ln29" to="add_ln29" fromId="27" toId="28">
</dataflow>
<dataflow id="200" from="StgValue_199" to="add_ln29" fromId="199" toId="28">
</dataflow>
<dataflow id="201" from="s_word_num_bits_0_0" to="s_word_num_bits_0_0_load" fromId="6" toId="29">
</dataflow>
<dataflow id="202" from="s_word_num_bits_1_0" to="s_word_num_bits_1_0_load" fromId="7" toId="30">
</dataflow>
<dataflow id="203" from="s_word_num_bits_2_0" to="s_word_num_bits_2_0_load" fromId="8" toId="31">
</dataflow>
<dataflow id="204" from="s_word_num_bits_3_0" to="s_word_num_bits_3_0_load" fromId="9" toId="32">
</dataflow>
<dataflow id="206" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="205" toId="33">
</dataflow>
<dataflow id="208" from="StgValue_207" to="specpipeline_ln0" fromId="207" toId="33">
</dataflow>
<dataflow id="209" from="StgValue_120" to="specpipeline_ln0" fromId="120" toId="33">
</dataflow>
<dataflow id="210" from="StgValue_100" to="specpipeline_ln0" fromId="100" toId="33">
</dataflow>
<dataflow id="211" from="StgValue_120" to="specpipeline_ln0" fromId="120" toId="33">
</dataflow>
<dataflow id="213" from="p_str" to="specpipeline_ln0" fromId="212" toId="33">
</dataflow>
<dataflow id="215" from="_ssdm_op_Mux.ap_auto.4i64.i2" to="s_word_num_bits_0_1" fromId="214" toId="34">
</dataflow>
<dataflow id="217" from="StgValue_216" to="s_word_num_bits_0_1" fromId="216" toId="34">
</dataflow>
<dataflow id="218" from="s_word_num_bits_0_0_load" to="s_word_num_bits_0_1" fromId="29" toId="34">
</dataflow>
<dataflow id="219" from="s_word_num_bits_0_0_load" to="s_word_num_bits_0_1" fromId="29" toId="34">
</dataflow>
<dataflow id="220" from="s_word_num_bits_0_0_load" to="s_word_num_bits_0_1" fromId="29" toId="34">
</dataflow>
<dataflow id="221" from="phi_ln29" to="s_word_num_bits_0_1" fromId="27" toId="34">
</dataflow>
<dataflow id="222" from="_ssdm_op_Mux.ap_auto.4i64.i2" to="s_word_num_bits_1_1" fromId="214" toId="35">
</dataflow>
<dataflow id="223" from="s_word_num_bits_1_0_load" to="s_word_num_bits_1_1" fromId="30" toId="35">
</dataflow>
<dataflow id="224" from="StgValue_216" to="s_word_num_bits_1_1" fromId="216" toId="35">
</dataflow>
<dataflow id="225" from="s_word_num_bits_1_0_load" to="s_word_num_bits_1_1" fromId="30" toId="35">
</dataflow>
<dataflow id="226" from="s_word_num_bits_1_0_load" to="s_word_num_bits_1_1" fromId="30" toId="35">
</dataflow>
<dataflow id="227" from="phi_ln29" to="s_word_num_bits_1_1" fromId="27" toId="35">
</dataflow>
<dataflow id="228" from="_ssdm_op_Mux.ap_auto.4i64.i2" to="s_word_num_bits_2_1" fromId="214" toId="36">
</dataflow>
<dataflow id="229" from="s_word_num_bits_2_0_load" to="s_word_num_bits_2_1" fromId="31" toId="36">
</dataflow>
<dataflow id="230" from="s_word_num_bits_2_0_load" to="s_word_num_bits_2_1" fromId="31" toId="36">
</dataflow>
<dataflow id="231" from="StgValue_216" to="s_word_num_bits_2_1" fromId="216" toId="36">
</dataflow>
<dataflow id="232" from="s_word_num_bits_2_0_load" to="s_word_num_bits_2_1" fromId="31" toId="36">
</dataflow>
<dataflow id="233" from="phi_ln29" to="s_word_num_bits_2_1" fromId="27" toId="36">
</dataflow>
<dataflow id="234" from="_ssdm_op_Mux.ap_auto.4i64.i2" to="s_word_num_bits_3_1" fromId="214" toId="37">
</dataflow>
<dataflow id="235" from="s_word_num_bits_3_0_load" to="s_word_num_bits_3_1" fromId="32" toId="37">
</dataflow>
<dataflow id="236" from="s_word_num_bits_3_0_load" to="s_word_num_bits_3_1" fromId="32" toId="37">
</dataflow>
<dataflow id="237" from="s_word_num_bits_3_0_load" to="s_word_num_bits_3_1" fromId="32" toId="37">
</dataflow>
<dataflow id="238" from="StgValue_216" to="s_word_num_bits_3_1" fromId="216" toId="37">
</dataflow>
<dataflow id="239" from="phi_ln29" to="s_word_num_bits_3_1" fromId="27" toId="37">
</dataflow>
<dataflow id="240" from="phi_ln29" to="icmp_ln29" fromId="27" toId="38">
</dataflow>
<dataflow id="242" from="StgValue_241" to="icmp_ln29" fromId="241" toId="38">
</dataflow>
<dataflow id="244" from="_ssdm_op_SpecLoopTripCount" to="empty_7" fromId="243" toId="39">
</dataflow>
<dataflow id="246" from="StgValue_245" to="empty_7" fromId="245" toId="39">
</dataflow>
<dataflow id="247" from="StgValue_245" to="empty_7" fromId="245" toId="39">
</dataflow>
<dataflow id="248" from="StgValue_245" to="empty_7" fromId="245" toId="39">
</dataflow>
<dataflow id="249" from="s_word_num_bits_3_1" to="store_ln29" fromId="37" toId="40">
</dataflow>
<dataflow id="250" from="s_word_num_bits_3_0" to="store_ln29" fromId="9" toId="40">
</dataflow>
<dataflow id="251" from="s_word_num_bits_2_1" to="store_ln29" fromId="36" toId="41">
</dataflow>
<dataflow id="252" from="s_word_num_bits_2_0" to="store_ln29" fromId="8" toId="41">
</dataflow>
<dataflow id="253" from="s_word_num_bits_1_1" to="store_ln29" fromId="35" toId="42">
</dataflow>
<dataflow id="254" from="s_word_num_bits_1_0" to="store_ln29" fromId="7" toId="42">
</dataflow>
<dataflow id="255" from="s_word_num_bits_0_1" to="store_ln29" fromId="34" toId="43">
</dataflow>
<dataflow id="256" from="s_word_num_bits_0_0" to="store_ln29" fromId="6" toId="43">
</dataflow>
<dataflow id="257" from="icmp_ln29" to="br_ln29" fromId="38" toId="44">
</dataflow>
<dataflow id="258" from="StgValue_100" to="s_word_num_bits_0_2" fromId="100" toId="45">
</dataflow>
<dataflow id="259" from="StgValue_100" to="s_word_num_bits_1_2" fromId="100" toId="46">
</dataflow>
<dataflow id="260" from="StgValue_100" to="s_word_num_bits_2_2" fromId="100" toId="47">
</dataflow>
<dataflow id="261" from="StgValue_100" to="s_word_num_bits_3_2" fromId="100" toId="48">
</dataflow>
<dataflow id="262" from="s_word_num_bits_3_1" to="store_ln29" fromId="37" toId="49">
</dataflow>
<dataflow id="263" from="s_word_num_bits_3_2" to="store_ln29" fromId="48" toId="49">
</dataflow>
<dataflow id="264" from="s_word_num_bits_2_1" to="store_ln29" fromId="36" toId="50">
</dataflow>
<dataflow id="265" from="s_word_num_bits_2_2" to="store_ln29" fromId="47" toId="50">
</dataflow>
<dataflow id="266" from="s_word_num_bits_1_1" to="store_ln29" fromId="35" toId="51">
</dataflow>
<dataflow id="267" from="s_word_num_bits_1_2" to="store_ln29" fromId="46" toId="51">
</dataflow>
<dataflow id="268" from="s_word_num_bits_0_1" to="store_ln29" fromId="34" toId="52">
</dataflow>
<dataflow id="269" from="s_word_num_bits_0_2" to="store_ln29" fromId="45" toId="52">
</dataflow>
<dataflow id="270" from="i_1" to="i" fromId="56" toId="54">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="271" from="br_ln0" to="i" fromId="79" toId="54">
<BackEdge/>
</dataflow>
<dataflow id="273" from="StgValue_272" to="i" fromId="272" toId="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="274" from="br_ln0" to="i" fromId="53" toId="54">
</dataflow>
<dataflow id="275" from="k_1" to="k" fromId="78" toId="55">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="276" from="br_ln0" to="k" fromId="79" toId="55">
<BackEdge/>
</dataflow>
<dataflow id="278" from="StgValue_277" to="k" fromId="277" toId="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="279" from="br_ln0" to="k" fromId="53" toId="55">
</dataflow>
<dataflow id="280" from="i" to="i_1" fromId="54" toId="56">
</dataflow>
<dataflow id="282" from="StgValue_281" to="i_1" fromId="281" toId="56">
</dataflow>
<dataflow id="283" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="205" toId="57">
</dataflow>
<dataflow id="284" from="StgValue_207" to="specpipeline_ln0" fromId="207" toId="57">
</dataflow>
<dataflow id="285" from="StgValue_120" to="specpipeline_ln0" fromId="120" toId="57">
</dataflow>
<dataflow id="286" from="StgValue_100" to="specpipeline_ln0" fromId="100" toId="57">
</dataflow>
<dataflow id="287" from="StgValue_120" to="specpipeline_ln0" fromId="120" toId="57">
</dataflow>
<dataflow id="288" from="p_str" to="specpipeline_ln0" fromId="212" toId="57">
</dataflow>
<dataflow id="289" from="i" to="icmp_ln173" fromId="54" toId="58">
</dataflow>
<dataflow id="291" from="StgValue_290" to="icmp_ln173" fromId="290" toId="58">
</dataflow>
<dataflow id="292" from="_ssdm_op_SpecLoopTripCount" to="empty_8" fromId="243" toId="59">
</dataflow>
<dataflow id="293" from="StgValue_245" to="empty_8" fromId="245" toId="59">
</dataflow>
<dataflow id="294" from="StgValue_245" to="empty_8" fromId="245" toId="59">
</dataflow>
<dataflow id="295" from="StgValue_245" to="empty_8" fromId="245" toId="59">
</dataflow>
<dataflow id="296" from="icmp_ln173" to="br_ln173" fromId="58" toId="60">
</dataflow>
<dataflow id="297" from="i" to="trunc_ln50" fromId="54" toId="61">
</dataflow>
<dataflow id="298" from="_ssdm_op_Mux.ap_auto.4i64.i2" to="tmp" fromId="214" toId="62">
</dataflow>
<dataflow id="299" from="empty" to="tmp" fromId="18" toId="62">
</dataflow>
<dataflow id="300" from="a_word_num_bits_assign_1" to="tmp" fromId="19" toId="62">
</dataflow>
<dataflow id="301" from="a_word_num_bits_assign_2" to="tmp" fromId="20" toId="62">
</dataflow>
<dataflow id="302" from="a_word_num_bits_assign_3" to="tmp" fromId="21" toId="62">
</dataflow>
<dataflow id="303" from="trunc_ln50" to="tmp" fromId="61" toId="62">
</dataflow>
<dataflow id="304" from="_ssdm_op_Mux.ap_auto.4i64.i2" to="tmp_1" fromId="214" toId="63">
</dataflow>
<dataflow id="305" from="empty_6" to="tmp_1" fromId="22" toId="63">
</dataflow>
<dataflow id="306" from="b_word_num_bits_assign_1" to="tmp_1" fromId="23" toId="63">
</dataflow>
<dataflow id="307" from="b_word_num_bits_assign_2" to="tmp_1" fromId="24" toId="63">
</dataflow>
<dataflow id="308" from="b_word_num_bits_assign_3" to="tmp_1" fromId="25" toId="63">
</dataflow>
<dataflow id="309" from="trunc_ln50" to="tmp_1" fromId="61" toId="63">
</dataflow>
<dataflow id="310" from="tmp_1" to="add_ln175" fromId="63" toId="64">
</dataflow>
<dataflow id="311" from="tmp" to="add_ln175" fromId="62" toId="64">
</dataflow>
<dataflow id="312" from="add_ln175" to="k1" fromId="64" toId="65">
</dataflow>
<dataflow id="313" from="tmp" to="k1" fromId="62" toId="65">
</dataflow>
<dataflow id="314" from="k" to="zext_ln177" fromId="55" toId="66">
</dataflow>
<dataflow id="315" from="add_ln175" to="add_ln177" fromId="64" toId="67">
</dataflow>
<dataflow id="316" from="zext_ln177" to="add_ln177" fromId="66" toId="67">
</dataflow>
<dataflow id="317" from="trunc_ln50" to="switch_ln177" fromId="61" toId="68">
</dataflow>
<dataflow id="318" from="StgValue_193" to="switch_ln177" fromId="193" toId="68">
</dataflow>
<dataflow id="319" from="StgValue_199" to="switch_ln177" fromId="199" toId="68">
</dataflow>
<dataflow id="321" from="StgValue_320" to="switch_ln177" fromId="320" toId="68">
</dataflow>
<dataflow id="322" from="add_ln177" to="store_ln177" fromId="67" toId="69">
</dataflow>
<dataflow id="323" from="s_word_num_bits_2_2" to="store_ln177" fromId="47" toId="69">
</dataflow>
<dataflow id="324" from="add_ln177" to="store_ln177" fromId="67" toId="71">
</dataflow>
<dataflow id="325" from="s_word_num_bits_1_2" to="store_ln177" fromId="46" toId="71">
</dataflow>
<dataflow id="326" from="add_ln177" to="store_ln177" fromId="67" toId="73">
</dataflow>
<dataflow id="327" from="s_word_num_bits_0_2" to="store_ln177" fromId="45" toId="73">
</dataflow>
<dataflow id="328" from="add_ln177" to="store_ln177" fromId="67" toId="75">
</dataflow>
<dataflow id="329" from="s_word_num_bits_3_2" to="store_ln177" fromId="48" toId="75">
</dataflow>
<dataflow id="330" from="add_ln177" to="icmp_ln178" fromId="67" toId="77">
</dataflow>
<dataflow id="331" from="zext_ln177" to="icmp_ln178" fromId="66" toId="77">
</dataflow>
<dataflow id="332" from="icmp_ln178" to="k_1" fromId="77" toId="78">
</dataflow>
<dataflow id="333" from="k1" to="k_1" fromId="65" toId="78">
</dataflow>
<dataflow id="334" from="s_word_num_bits_0_2" to="s_word_num_bits_0_2_load" fromId="45" toId="80">
</dataflow>
<dataflow id="335" from="s_word_num_bits_1_2" to="s_word_num_bits_1_2_load" fromId="46" toId="81">
</dataflow>
<dataflow id="336" from="s_word_num_bits_2_2" to="s_word_num_bits_2_2_load" fromId="47" toId="82">
</dataflow>
<dataflow id="337" from="s_word_num_bits_3_2" to="s_word_num_bits_3_2_load" fromId="48" toId="83">
</dataflow>
<dataflow id="339" from="_ssdm_op_BitConcatenate.i256.i64.i64.i64.i64" to="or_ln5_2" fromId="338" toId="84">
</dataflow>
<dataflow id="340" from="s_word_num_bits_3_2_load" to="or_ln5_2" fromId="83" toId="84">
</dataflow>
<dataflow id="341" from="s_word_num_bits_2_2_load" to="or_ln5_2" fromId="82" toId="84">
</dataflow>
<dataflow id="342" from="s_word_num_bits_1_2_load" to="or_ln5_2" fromId="81" toId="84">
</dataflow>
<dataflow id="343" from="s_word_num_bits_0_2_load" to="or_ln5_2" fromId="80" toId="84">
</dataflow>
<dataflow id="344" from="or_ln5_2" to="ret_ln5" fromId="84" toId="85">
</dataflow>
<dataflow id="345" from="icmp_ln173" to="StgValue_4" fromId="58" toId="4">
</dataflow>
<dataflow id="346" from="trunc_ln50" to="StgValue_4" fromId="61" toId="4">
</dataflow>
<dataflow id="347" from="icmp_ln29" to="StgValue_2" fromId="38" toId="2">
</dataflow>
</dataflows>


</stg>
