{
    "parameter/multiple_parameter/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "parameter/multiple_parameter/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "multiple_parameter.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 32.9,
        "exec_time(ms)": 82.4,
        "synthesis_time(ms)": 0.8,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 0,
        "latch": 0,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "parameter/multiple_parameter/k6_N10_40nm": {
        "test_name": "parameter/multiple_parameter/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "multiple_parameter.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 15.1,
        "exec_time(ms)": 10.3,
        "synthesis_time(ms)": 0.9,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "parameter/multiple_parameter/k6_N10_mem32K_40nm": {
        "test_name": "parameter/multiple_parameter/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "multiple_parameter.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 32.1,
        "exec_time(ms)": 56.5,
        "synthesis_time(ms)": 0.6,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "parameter/multiple_parameter/no_arch": {
        "test_name": "parameter/multiple_parameter/no_arch",
        "architecture": "n/a",
        "verilog": "multiple_parameter.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 2.5,
        "synthesis_time(ms)": 1.1,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "parameter/parameter_define/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "parameter/parameter_define/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "parameter_define.v",
        "exit": 0,
        "errors": [],
        "warnings": [
            "NETLIST parameter_define.v:6 This output is undriven (simple_op^out~4) and will be removed",
            "NETLIST Net simple_op^out~4 driving node simple_op^out~4 is itself undriven."
        ],
        "expectation": [],
        "max_rss(MiB)": 33.4,
        "exec_time(ms)": 66.5,
        "synthesis_time(ms)": 1.8,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 5,
        "logic element": 0,
        "latch": 0,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "parameter/parameter_define/k6_N10_40nm": {
        "test_name": "parameter/parameter_define/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "parameter_define.v",
        "exit": 0,
        "errors": [],
        "warnings": [
            "NETLIST parameter_define.v:6 This output is undriven (simple_op^out~4) and will be removed",
            "NETLIST Net simple_op^out~4 driving node simple_op^out~4 is itself undriven."
        ],
        "expectation": [],
        "max_rss(MiB)": 15.5,
        "exec_time(ms)": 10.4,
        "synthesis_time(ms)": 1.9,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 5,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "parameter/parameter_define/k6_N10_mem32K_40nm": {
        "test_name": "parameter/parameter_define/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "parameter_define.v",
        "exit": 0,
        "errors": [],
        "warnings": [
            "NETLIST parameter_define.v:6 This output is undriven (simple_op^out~4) and will be removed",
            "NETLIST Net simple_op^out~4 driving node simple_op^out~4 is itself undriven."
        ],
        "expectation": [],
        "max_rss(MiB)": 32.5,
        "exec_time(ms)": 79,
        "synthesis_time(ms)": 1.7,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 5,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "parameter/parameter_define/no_arch": {
        "test_name": "parameter/parameter_define/no_arch",
        "architecture": "n/a",
        "verilog": "parameter_define.v",
        "exit": 0,
        "errors": [],
        "warnings": [
            "NETLIST parameter_define.v:6 This output is undriven (simple_op^out~4) and will be removed",
            "NETLIST Net simple_op^out~4 driving node simple_op^out~4 is itself undriven."
        ],
        "expectation": [],
        "max_rss(MiB)": 12.3,
        "exec_time(ms)": 4.4,
        "synthesis_time(ms)": 2.6,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 5,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "parameter/parameter_override/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "parameter/parameter_override/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "parameter_override.v",
        "exit": 1,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "parameter/parameter_override/k6_N10_40nm": {
        "test_name": "parameter/parameter_override/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "parameter_override.v",
        "exit": 1,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "parameter/parameter_override/k6_N10_mem32K_40nm": {
        "test_name": "parameter/parameter_override/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "parameter_override.v",
        "exit": 1,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "parameter/parameter_override/no_arch": {
        "test_name": "parameter/parameter_override/no_arch",
        "architecture": "n/a",
        "verilog": "parameter_override.v",
        "exit": 1,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    }
}
