@W: MT462 :"e:\projects\actel\actelkit\refdes\5\soc\m2s010_i2c_uart\component\work\m2s010_i2c_uart\m2s010_i2c_uart.vhd":181:0:181:6|Net BIBUF_1_Y appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"e:\projects\actel\actelkit\refdes\5\soc\m2s010_i2c_uart\component\work\m2s010_i2c_uart\m2s010_i2c_uart.vhd":181:0:181:6|Net BIBUF_1_Y appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"e:\projects\actel\actelkit\refdes\5\soc\m2s010_i2c_uart\component\work\m2s010_i2c_uart\m2s010_i2c_uart.vhd":181:0:181:6|Net BIBUF_1_Y appears to be an unidentified clock source. Assuming default frequency. 
@W: MT246 :"e:\projects\actel\actelkit\refdes\5\soc\m2s010_i2c_uart\component\work\m2s010_i2c_uart\fccc_0\m2s010_i2c_uart_fccc_0_fccc.vhd":106:4:106:11|Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock M2S010_I2C_UART_FCCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:FCCC_0.GL0_net"
