

================================================================
== Vitis HLS Report for 'SgdLR_Pipeline_DOT'
================================================================
* Date:           Fri Aug  2 16:01:20 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        spam
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.842 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    10253|    10253|  51.265 us|  51.265 us|  10253|  10253|       no|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- DOT     |    10251|    10251|        22|         10|          1|  1024|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     50|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    140|    -|
|Register         |        -|    -|     205|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     205|    190|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln19_fu_118_p2   |         +|   0|  0|  12|          11|           1|
    |add_ln20_fu_133_p2   |         +|   0|  0|  24|          17|          17|
    |icmp_ln19_fu_112_p2  |      icmp|   0|  0|  12|          11|          12|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  50|          40|          32|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  59|         11|    1|         11|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2              |   9|          2|   11|         22|
    |ap_sig_allocacmp_result_load      |   9|          2|   32|         64|
    |i_fu_48                           |   9|          2|   11|         22|
    |result_fu_44                      |   9|          2|   32|         64|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 140|         29|   92|        193|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln20_reg_192                  |  17|   0|   17|          0|
    |ap_CS_fsm                         |  10|   0|   10|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |data_load_reg_207                 |  32|   0|   32|          0|
    |i_fu_48                           |  11|   0|   11|          0|
    |icmp_ln19_reg_183                 |   1|   0|    1|          0|
    |icmp_ln19_reg_183_pp0_iter1_reg   |   1|   0|    1|          0|
    |mul_i_reg_222                     |  32|   0|   32|          0|
    |result_1_reg_232                  |  32|   0|   32|          0|
    |result_fu_44                      |  32|   0|   32|          0|
    |theta_load_reg_197                |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 205|   0|  205|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+---------------------+-----+-----+------------+--------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  SgdLR_Pipeline_DOT|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  SgdLR_Pipeline_DOT|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  SgdLR_Pipeline_DOT|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  SgdLR_Pipeline_DOT|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  SgdLR_Pipeline_DOT|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  SgdLR_Pipeline_DOT|  return value|
|grp_fu_119_p_din0    |  out|   32|  ap_ctrl_hs|  SgdLR_Pipeline_DOT|  return value|
|grp_fu_119_p_din1    |  out|   32|  ap_ctrl_hs|  SgdLR_Pipeline_DOT|  return value|
|grp_fu_119_p_opcode  |  out|    1|  ap_ctrl_hs|  SgdLR_Pipeline_DOT|  return value|
|grp_fu_119_p_dout0   |   in|   32|  ap_ctrl_hs|  SgdLR_Pipeline_DOT|  return value|
|grp_fu_119_p_ce      |  out|    1|  ap_ctrl_hs|  SgdLR_Pipeline_DOT|  return value|
|grp_fu_309_p_din0    |  out|   32|  ap_ctrl_hs|  SgdLR_Pipeline_DOT|  return value|
|grp_fu_309_p_din1    |  out|   32|  ap_ctrl_hs|  SgdLR_Pipeline_DOT|  return value|
|grp_fu_309_p_dout0   |   in|   32|  ap_ctrl_hs|  SgdLR_Pipeline_DOT|  return value|
|grp_fu_309_p_ce      |  out|    1|  ap_ctrl_hs|  SgdLR_Pipeline_DOT|  return value|
|theta_address0       |  out|   10|   ap_memory|               theta|         array|
|theta_ce0            |  out|    1|   ap_memory|               theta|         array|
|theta_q0             |   in|   32|   ap_memory|               theta|         array|
|shl_ln               |   in|   17|     ap_none|              shl_ln|        scalar|
|data_address0        |  out|   17|   ap_memory|                data|         array|
|data_ce0             |  out|    1|   ap_memory|                data|         array|
|data_q0              |   in|   32|   ap_memory|                data|         array|
|result_out           |  out|   32|      ap_vld|          result_out|       pointer|
|result_out_ap_vld    |  out|    1|      ap_vld|          result_out|       pointer|
+---------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 10, depth = 22


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 1
  Pipeline-0 : II = 10, D = 22, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.84>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%result = alloca i32 1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:18->benchmarks/rosetta/spam-filter/src/sgd.cpp:66]   --->   Operation 25 'alloca' 'result' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:19->benchmarks/rosetta/spam-filter/src/sgd.cpp:66]   --->   Operation 26 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %theta, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%shl_ln_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %shl_ln"   --->   Operation 29 'read' 'shl_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln19 = store i11 0, i11 %i" [benchmarks/rosetta/spam-filter/src/sgd.cpp:19->benchmarks/rosetta/spam-filter/src/sgd.cpp:66]   --->   Operation 30 'store' 'store_ln19' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln18 = store i32 0, i32 %result" [benchmarks/rosetta/spam-filter/src/sgd.cpp:18->benchmarks/rosetta/spam-filter/src/sgd.cpp:66]   --->   Operation 31 'store' 'store_ln18' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 32 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%i_2 = load i11 %i" [benchmarks/rosetta/spam-filter/src/sgd.cpp:19->benchmarks/rosetta/spam-filter/src/sgd.cpp:66]   --->   Operation 33 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.63ns)   --->   "%icmp_ln19 = icmp_eq  i11 %i_2, i11 1024" [benchmarks/rosetta/spam-filter/src/sgd.cpp:19->benchmarks/rosetta/spam-filter/src/sgd.cpp:66]   --->   Operation 34 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (1.63ns)   --->   "%add_ln19 = add i11 %i_2, i11 1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:19->benchmarks/rosetta/spam-filter/src/sgd.cpp:66]   --->   Operation 35 'add' 'add_ln19' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln19 = br i1 %icmp_ln19, void %for.inc.i.split, void %_Z10dotProductPfS_.exit.exitStub" [benchmarks/rosetta/spam-filter/src/sgd.cpp:19->benchmarks/rosetta/spam-filter/src/sgd.cpp:66]   --->   Operation 36 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i11 %i_2" [benchmarks/rosetta/spam-filter/src/sgd.cpp:19->benchmarks/rosetta/spam-filter/src/sgd.cpp:66]   --->   Operation 37 'zext' 'zext_ln19' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln19_1 = zext i11 %i_2" [benchmarks/rosetta/spam-filter/src/sgd.cpp:19->benchmarks/rosetta/spam-filter/src/sgd.cpp:66]   --->   Operation 38 'zext' 'zext_ln19_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%theta_addr = getelementptr i32 %theta, i64 0, i64 %zext_ln19" [benchmarks/rosetta/spam-filter/src/sgd.cpp:20->benchmarks/rosetta/spam-filter/src/sgd.cpp:66]   --->   Operation 39 'getelementptr' 'theta_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 40 [2/2] (3.25ns)   --->   "%theta_load = load i10 %theta_addr" [benchmarks/rosetta/spam-filter/src/sgd.cpp:20->benchmarks/rosetta/spam-filter/src/sgd.cpp:66]   --->   Operation 40 'load' 'theta_load' <Predicate = (!icmp_ln19)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 41 [1/1] (2.10ns)   --->   "%add_ln20 = add i17 %zext_ln19_1, i17 %shl_ln_read" [benchmarks/rosetta/spam-filter/src/sgd.cpp:20->benchmarks/rosetta/spam-filter/src/sgd.cpp:66]   --->   Operation 41 'add' 'add_ln20' <Predicate = (!icmp_ln19)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln19 = store i11 %add_ln19, i11 %i" [benchmarks/rosetta/spam-filter/src/sgd.cpp:19->benchmarks/rosetta/spam-filter/src/sgd.cpp:66]   --->   Operation 42 'store' 'store_ln19' <Predicate = (!icmp_ln19)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 43 [1/2] (3.25ns)   --->   "%theta_load = load i10 %theta_addr" [benchmarks/rosetta/spam-filter/src/sgd.cpp:20->benchmarks/rosetta/spam-filter/src/sgd.cpp:66]   --->   Operation 43 'load' 'theta_load' <Predicate = (!icmp_ln19)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i17 %add_ln20" [benchmarks/rosetta/spam-filter/src/sgd.cpp:20->benchmarks/rosetta/spam-filter/src/sgd.cpp:66]   --->   Operation 44 'zext' 'zext_ln20' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%data_addr = getelementptr i32 %data, i64 0, i64 %zext_ln20" [benchmarks/rosetta/spam-filter/src/sgd.cpp:20->benchmarks/rosetta/spam-filter/src/sgd.cpp:66]   --->   Operation 45 'getelementptr' 'data_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 46 [2/2] (3.25ns)   --->   "%data_load = load i17 %data_addr" [benchmarks/rosetta/spam-filter/src/sgd.cpp:20->benchmarks/rosetta/spam-filter/src/sgd.cpp:66]   --->   Operation 46 'load' 'data_load' <Predicate = (!icmp_ln19)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 81920> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 47 [1/2] (3.25ns)   --->   "%data_load = load i17 %data_addr" [benchmarks/rosetta/spam-filter/src/sgd.cpp:20->benchmarks/rosetta/spam-filter/src/sgd.cpp:66]   --->   Operation 47 'load' 'data_load' <Predicate = (!icmp_ln19)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 81920> <RAM>

State 4 <SV = 3> <Delay = 2.56>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%bitcast_ln20 = bitcast i32 %theta_load" [benchmarks/rosetta/spam-filter/src/sgd.cpp:20->benchmarks/rosetta/spam-filter/src/sgd.cpp:66]   --->   Operation 48 'bitcast' 'bitcast_ln20' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%bitcast_ln20_1 = bitcast i32 %data_load" [benchmarks/rosetta/spam-filter/src/sgd.cpp:20->benchmarks/rosetta/spam-filter/src/sgd.cpp:66]   --->   Operation 49 'bitcast' 'bitcast_ln20_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 50 [8/8] (2.56ns)   --->   "%mul_i = fmul i32 %bitcast_ln20, i32 %bitcast_ln20_1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:20->benchmarks/rosetta/spam-filter/src/sgd.cpp:66]   --->   Operation 50 'fmul' 'mul_i' <Predicate = (!icmp_ln19)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.56>
ST_5 : Operation 51 [7/8] (2.56ns)   --->   "%mul_i = fmul i32 %bitcast_ln20, i32 %bitcast_ln20_1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:20->benchmarks/rosetta/spam-filter/src/sgd.cpp:66]   --->   Operation 51 'fmul' 'mul_i' <Predicate = (!icmp_ln19)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.56>
ST_6 : Operation 52 [6/8] (2.56ns)   --->   "%mul_i = fmul i32 %bitcast_ln20, i32 %bitcast_ln20_1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:20->benchmarks/rosetta/spam-filter/src/sgd.cpp:66]   --->   Operation 52 'fmul' 'mul_i' <Predicate = (!icmp_ln19)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.56>
ST_7 : Operation 53 [5/8] (2.56ns)   --->   "%mul_i = fmul i32 %bitcast_ln20, i32 %bitcast_ln20_1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:20->benchmarks/rosetta/spam-filter/src/sgd.cpp:66]   --->   Operation 53 'fmul' 'mul_i' <Predicate = (!icmp_ln19)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.56>
ST_8 : Operation 54 [4/8] (2.56ns)   --->   "%mul_i = fmul i32 %bitcast_ln20, i32 %bitcast_ln20_1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:20->benchmarks/rosetta/spam-filter/src/sgd.cpp:66]   --->   Operation 54 'fmul' 'mul_i' <Predicate = (!icmp_ln19)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.56>
ST_9 : Operation 55 [3/8] (2.56ns)   --->   "%mul_i = fmul i32 %bitcast_ln20, i32 %bitcast_ln20_1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:20->benchmarks/rosetta/spam-filter/src/sgd.cpp:66]   --->   Operation 55 'fmul' 'mul_i' <Predicate = (!icmp_ln19)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.56>
ST_10 : Operation 56 [2/8] (2.56ns)   --->   "%mul_i = fmul i32 %bitcast_ln20, i32 %bitcast_ln20_1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:20->benchmarks/rosetta/spam-filter/src/sgd.cpp:66]   --->   Operation 56 'fmul' 'mul_i' <Predicate = (!icmp_ln19)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.56>
ST_11 : Operation 57 [1/8] (2.56ns)   --->   "%mul_i = fmul i32 %bitcast_ln20, i32 %bitcast_ln20_1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:20->benchmarks/rosetta/spam-filter/src/sgd.cpp:66]   --->   Operation 57 'fmul' 'mul_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.35>
ST_12 : Operation 58 [1/1] (0.00ns)   --->   "%result_load = load i32 %result" [benchmarks/rosetta/spam-filter/src/sgd.cpp:20->benchmarks/rosetta/spam-filter/src/sgd.cpp:66]   --->   Operation 58 'load' 'result_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 59 [10/10] (3.35ns)   --->   "%result_1 = fadd i32 %result_load, i32 %mul_i" [benchmarks/rosetta/spam-filter/src/sgd.cpp:20->benchmarks/rosetta/spam-filter/src/sgd.cpp:66]   --->   Operation 59 'fadd' 'result_1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 74 [1/1] (0.00ns)   --->   "%result_load_1 = load i32 %result"   --->   Operation 74 'load' 'result_load_1' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_12 : Operation 75 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %result_out, i32 %result_load_1"   --->   Operation 75 'write' 'write_ln0' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_12 : Operation 76 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 76 'ret' 'ret_ln0' <Predicate = (icmp_ln19)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 3.35>
ST_13 : Operation 60 [9/10] (3.35ns)   --->   "%result_1 = fadd i32 %result_load, i32 %mul_i" [benchmarks/rosetta/spam-filter/src/sgd.cpp:20->benchmarks/rosetta/spam-filter/src/sgd.cpp:66]   --->   Operation 60 'fadd' 'result_1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.35>
ST_14 : Operation 61 [8/10] (3.35ns)   --->   "%result_1 = fadd i32 %result_load, i32 %mul_i" [benchmarks/rosetta/spam-filter/src/sgd.cpp:20->benchmarks/rosetta/spam-filter/src/sgd.cpp:66]   --->   Operation 61 'fadd' 'result_1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.35>
ST_15 : Operation 62 [7/10] (3.35ns)   --->   "%result_1 = fadd i32 %result_load, i32 %mul_i" [benchmarks/rosetta/spam-filter/src/sgd.cpp:20->benchmarks/rosetta/spam-filter/src/sgd.cpp:66]   --->   Operation 62 'fadd' 'result_1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.35>
ST_16 : Operation 63 [6/10] (3.35ns)   --->   "%result_1 = fadd i32 %result_load, i32 %mul_i" [benchmarks/rosetta/spam-filter/src/sgd.cpp:20->benchmarks/rosetta/spam-filter/src/sgd.cpp:66]   --->   Operation 63 'fadd' 'result_1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.35>
ST_17 : Operation 64 [5/10] (3.35ns)   --->   "%result_1 = fadd i32 %result_load, i32 %mul_i" [benchmarks/rosetta/spam-filter/src/sgd.cpp:20->benchmarks/rosetta/spam-filter/src/sgd.cpp:66]   --->   Operation 64 'fadd' 'result_1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.35>
ST_18 : Operation 65 [4/10] (3.35ns)   --->   "%result_1 = fadd i32 %result_load, i32 %mul_i" [benchmarks/rosetta/spam-filter/src/sgd.cpp:20->benchmarks/rosetta/spam-filter/src/sgd.cpp:66]   --->   Operation 65 'fadd' 'result_1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.35>
ST_19 : Operation 66 [3/10] (3.35ns)   --->   "%result_1 = fadd i32 %result_load, i32 %mul_i" [benchmarks/rosetta/spam-filter/src/sgd.cpp:20->benchmarks/rosetta/spam-filter/src/sgd.cpp:66]   --->   Operation 66 'fadd' 'result_1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.35>
ST_20 : Operation 67 [2/10] (3.35ns)   --->   "%result_1 = fadd i32 %result_load, i32 %mul_i" [benchmarks/rosetta/spam-filter/src/sgd.cpp:20->benchmarks/rosetta/spam-filter/src/sgd.cpp:66]   --->   Operation 67 'fadd' 'result_1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.35>
ST_21 : Operation 68 [1/10] (3.35ns)   --->   "%result_1 = fadd i32 %result_load, i32 %mul_i" [benchmarks/rosetta/spam-filter/src/sgd.cpp:20->benchmarks/rosetta/spam-filter/src/sgd.cpp:66]   --->   Operation 68 'fadd' 'result_1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.58>
ST_22 : Operation 69 [1/1] (0.00ns)   --->   "%specpipeline_ln18 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [benchmarks/rosetta/spam-filter/src/sgd.cpp:18->benchmarks/rosetta/spam-filter/src/sgd.cpp:66]   --->   Operation 69 'specpipeline' 'specpipeline_ln18' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 70 [1/1] (0.00ns)   --->   "%speclooptripcount_ln18 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024" [benchmarks/rosetta/spam-filter/src/sgd.cpp:18->benchmarks/rosetta/spam-filter/src/sgd.cpp:66]   --->   Operation 70 'speclooptripcount' 'speclooptripcount_ln18' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 71 [1/1] (0.00ns)   --->   "%specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [benchmarks/rosetta/spam-filter/src/sgd.cpp:19->benchmarks/rosetta/spam-filter/src/sgd.cpp:66]   --->   Operation 71 'specloopname' 'specloopname_ln19' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 72 [1/1] (1.58ns)   --->   "%store_ln18 = store i32 %result_1, i32 %result" [benchmarks/rosetta/spam-filter/src/sgd.cpp:18->benchmarks/rosetta/spam-filter/src/sgd.cpp:66]   --->   Operation 72 'store' 'store_ln18' <Predicate = true> <Delay = 1.58>
ST_22 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln19 = br void %for.inc.i" [benchmarks/rosetta/spam-filter/src/sgd.cpp:19->benchmarks/rosetta/spam-filter/src/sgd.cpp:66]   --->   Operation 73 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ theta]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ shl_ln]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ result_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
result                 (alloca           ) [ 01111111111111111111111]
i                      (alloca           ) [ 01000000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000000]
shl_ln_read            (read             ) [ 00000000000000000000000]
store_ln19             (store            ) [ 00000000000000000000000]
store_ln18             (store            ) [ 00000000000000000000000]
br_ln0                 (br               ) [ 00000000000000000000000]
i_2                    (load             ) [ 00000000000000000000000]
icmp_ln19              (icmp             ) [ 01111111111110000000000]
add_ln19               (add              ) [ 00000000000000000000000]
br_ln19                (br               ) [ 00000000000000000000000]
zext_ln19              (zext             ) [ 00000000000000000000000]
zext_ln19_1            (zext             ) [ 00000000000000000000000]
theta_addr             (getelementptr    ) [ 00100000000000000000000]
add_ln20               (add              ) [ 00100000000000000000000]
store_ln19             (store            ) [ 00000000000000000000000]
theta_load             (load             ) [ 00011000000000000000000]
zext_ln20              (zext             ) [ 00000000000000000000000]
data_addr              (getelementptr    ) [ 00010000000000000000000]
data_load              (load             ) [ 00001000000000000000000]
bitcast_ln20           (bitcast          ) [ 01000111111100000000000]
bitcast_ln20_1         (bitcast          ) [ 01000111111100000000000]
mul_i                  (fmul             ) [ 01111111111011111111110]
result_load            (load             ) [ 01011111111001111111110]
result_1               (fadd             ) [ 00100000000000000000001]
specpipeline_ln18      (specpipeline     ) [ 00000000000000000000000]
speclooptripcount_ln18 (speclooptripcount) [ 00000000000000000000000]
specloopname_ln19      (specloopname     ) [ 00000000000000000000000]
store_ln18             (store            ) [ 00000000000000000000000]
br_ln19                (br               ) [ 00000000000000000000000]
result_load_1          (load             ) [ 00000000000000000000000]
write_ln0              (write            ) [ 00000000000000000000000]
ret_ln0                (ret              ) [ 00000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="theta">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="theta"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="shl_ln">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shl_ln"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="result_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i17"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="result_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="result/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="i_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="shl_ln_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="17" slack="0"/>
<pin id="54" dir="0" index="1" bw="17" slack="0"/>
<pin id="55" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="shl_ln_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="write_ln0_write_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="0" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="0" index="2" bw="32" slack="0"/>
<pin id="62" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/12 "/>
</bind>
</comp>

<comp id="65" class="1004" name="theta_addr_gep_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="32" slack="0"/>
<pin id="67" dir="0" index="1" bw="1" slack="0"/>
<pin id="68" dir="0" index="2" bw="11" slack="0"/>
<pin id="69" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="theta_addr/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_access_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="10" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="75" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="76" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="theta_load/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="data_addr_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="17" slack="0"/>
<pin id="82" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_addr/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_access_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="17" slack="0"/>
<pin id="87" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="88" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="89" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_load/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="0"/>
<pin id="93" dir="0" index="1" bw="32" slack="1"/>
<pin id="94" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="result_1/12 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="0"/>
<pin id="97" dir="0" index="1" bw="32" slack="0"/>
<pin id="98" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_i/4 "/>
</bind>
</comp>

<comp id="99" class="1004" name="store_ln19_store_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="1" slack="0"/>
<pin id="101" dir="0" index="1" bw="11" slack="0"/>
<pin id="102" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="store_ln18_store_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="i_2_load_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="11" slack="0"/>
<pin id="111" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="icmp_ln19_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="11" slack="0"/>
<pin id="114" dir="0" index="1" bw="11" slack="0"/>
<pin id="115" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="add_ln19_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="11" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="zext_ln19_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="11" slack="0"/>
<pin id="126" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="zext_ln19_1_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="11" slack="0"/>
<pin id="131" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_1/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="add_ln20_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="11" slack="0"/>
<pin id="135" dir="0" index="1" bw="17" slack="0"/>
<pin id="136" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="store_ln19_store_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="11" slack="0"/>
<pin id="141" dir="0" index="1" bw="11" slack="0"/>
<pin id="142" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="zext_ln20_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="17" slack="1"/>
<pin id="146" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="bitcast_ln20_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="2"/>
<pin id="150" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln20/4 "/>
</bind>
</comp>

<comp id="152" class="1004" name="bitcast_ln20_1_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="1"/>
<pin id="154" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln20_1/4 "/>
</bind>
</comp>

<comp id="156" class="1004" name="result_load_load_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="11"/>
<pin id="158" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="result_load/12 "/>
</bind>
</comp>

<comp id="160" class="1004" name="store_ln18_store_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="1"/>
<pin id="162" dir="0" index="1" bw="32" slack="21"/>
<pin id="163" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/22 "/>
</bind>
</comp>

<comp id="164" class="1004" name="result_load_1_load_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="11"/>
<pin id="166" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="result_load_1/12 "/>
</bind>
</comp>

<comp id="168" class="1005" name="result_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="result "/>
</bind>
</comp>

<comp id="176" class="1005" name="i_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="11" slack="0"/>
<pin id="178" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="183" class="1005" name="icmp_ln19_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="1"/>
<pin id="185" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln19 "/>
</bind>
</comp>

<comp id="187" class="1005" name="theta_addr_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="10" slack="1"/>
<pin id="189" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="theta_addr "/>
</bind>
</comp>

<comp id="192" class="1005" name="add_ln20_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="17" slack="1"/>
<pin id="194" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln20 "/>
</bind>
</comp>

<comp id="197" class="1005" name="theta_load_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="2"/>
<pin id="199" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="theta_load "/>
</bind>
</comp>

<comp id="202" class="1005" name="data_addr_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="17" slack="1"/>
<pin id="204" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="data_addr "/>
</bind>
</comp>

<comp id="207" class="1005" name="data_load_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="1"/>
<pin id="209" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_load "/>
</bind>
</comp>

<comp id="212" class="1005" name="bitcast_ln20_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="1"/>
<pin id="214" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln20 "/>
</bind>
</comp>

<comp id="217" class="1005" name="bitcast_ln20_1_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="1"/>
<pin id="219" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln20_1 "/>
</bind>
</comp>

<comp id="222" class="1005" name="mul_i_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="1"/>
<pin id="224" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_i "/>
</bind>
</comp>

<comp id="227" class="1005" name="result_load_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="1"/>
<pin id="229" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result_load "/>
</bind>
</comp>

<comp id="232" class="1005" name="result_1_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="1"/>
<pin id="234" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="8" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="8" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="56"><net_src comp="20" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="42" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="6" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="0" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="71"><net_src comp="30" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="77"><net_src comp="65" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="30" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="78" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="103"><net_src comp="22" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="108"><net_src comp="24" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="116"><net_src comp="109" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="26" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="109" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="28" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="127"><net_src comp="109" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="124" pin="1"/><net_sink comp="65" pin=2"/></net>

<net id="132"><net_src comp="109" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="137"><net_src comp="129" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="52" pin="2"/><net_sink comp="133" pin=1"/></net>

<net id="143"><net_src comp="118" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="147"><net_src comp="144" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="151"><net_src comp="148" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="155"><net_src comp="152" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="159"><net_src comp="156" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="167"><net_src comp="164" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="171"><net_src comp="44" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="173"><net_src comp="168" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="174"><net_src comp="168" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="175"><net_src comp="168" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="179"><net_src comp="48" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="181"><net_src comp="176" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="182"><net_src comp="176" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="186"><net_src comp="112" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="190"><net_src comp="65" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="195"><net_src comp="133" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="200"><net_src comp="72" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="205"><net_src comp="78" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="210"><net_src comp="85" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="215"><net_src comp="148" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="220"><net_src comp="152" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="225"><net_src comp="95" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="230"><net_src comp="156" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="235"><net_src comp="91" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="160" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: theta | {}
	Port: data | {}
	Port: result_out | {12 }
 - Input state : 
	Port: SgdLR_Pipeline_DOT : theta | {1 2 }
	Port: SgdLR_Pipeline_DOT : shl_ln | {1 }
	Port: SgdLR_Pipeline_DOT : data | {2 3 }
  - Chain level:
	State 1
		store_ln19 : 1
		store_ln18 : 1
		i_2 : 1
		icmp_ln19 : 2
		add_ln19 : 2
		br_ln19 : 3
		zext_ln19 : 2
		zext_ln19_1 : 2
		theta_addr : 3
		theta_load : 4
		add_ln20 : 3
		store_ln19 : 3
	State 2
		data_addr : 1
		data_load : 2
	State 3
	State 4
		mul_i : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		result_1 : 1
		write_ln0 : 1
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|   fadd   |        grp_fu_91       |    2    |   365   |   421   |
|----------|------------------------|---------|---------|---------|
|   fmul   |        grp_fu_95       |    3    |   199   |   324   |
|----------|------------------------|---------|---------|---------|
|    add   |     add_ln19_fu_118    |    0    |    0    |    12   |
|          |     add_ln20_fu_133    |    0    |    0    |    24   |
|----------|------------------------|---------|---------|---------|
|   icmp   |    icmp_ln19_fu_112    |    0    |    0    |    12   |
|----------|------------------------|---------|---------|---------|
|   read   | shl_ln_read_read_fu_52 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   write  |  write_ln0_write_fu_58 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    zext_ln19_fu_124    |    0    |    0    |    0    |
|   zext   |   zext_ln19_1_fu_129   |    0    |    0    |    0    |
|          |    zext_ln20_fu_144    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    5    |   564   |   793   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln20_reg_192   |   17   |
|bitcast_ln20_1_reg_217|   32   |
| bitcast_ln20_reg_212 |   32   |
|   data_addr_reg_202  |   17   |
|   data_load_reg_207  |   32   |
|       i_reg_176      |   11   |
|   icmp_ln19_reg_183  |    1   |
|     mul_i_reg_222    |   32   |
|   result_1_reg_232   |   32   |
|  result_load_reg_227 |   32   |
|    result_reg_168    |   32   |
|  theta_addr_reg_187  |   10   |
|  theta_load_reg_197  |   32   |
+----------------------+--------+
|         Total        |   312  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_72 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_85 |  p0  |   2  |  17  |   34   ||    9    |
|     grp_fu_91    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_95    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_95    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   246  ||   7.94  ||    45   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   564  |   793  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   45   |
|  Register |    -   |    -   |   312  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    7   |   876  |   838  |
+-----------+--------+--------+--------+--------+
