--incr --debug "typical" --relax --mt "auto" -sv_root "/tools/Xilinx/Vivado/2022.2/data/xsim/ip/xtlm" -sc_lib "libxtlm.so" --include "/tools/Xilinx/Vivado/2022.2/data/xsim/ip/xtlm/include" -sv_root "/tools/Xilinx/Vivado/2022.2/data/xsim/ip/remote_port_sc_v4" -sc_lib "libremote_port_sc_v4.so" --include "/tools/Xilinx/Vivado/2022.2/data/xsim/ip/remote_port_sc_v4/include" -sv_root "/tools/Xilinx/Vivado/2022.2/data/xsim/ip/remote_port_c_v4" -sc_lib "libremote_port_c_v4.so" --include "/tools/Xilinx/Vivado/2022.2/data/xsim/ip/remote_port_c_v4/include" -sv_root "/tools/Xilinx/Vivado/2022.2/data/xsim/ip/common_cpp_v1_0" -sc_lib "libcommon_cpp_v1_0.so" --include "/tools/Xilinx/Vivado/2022.2/data/xsim/ip/common_cpp_v1_0/include" --include "../../ip/design_1_processing_system7_0_0/sim_tlm" --include "../../ip/design_1_processing_system7_0_0/sim" --include "/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0" -L "xil_defaultlib" -L "lib_cdc_v1_0_2" -L "proc_sys_reset_v5_0_13" -L "lib_pkg_v1_0_2" -L "fifo_generator_v13_2_7" -L "lib_fifo_v1_0_16" -L "lib_srl_fifo_v1_0_2" -L "axi_datamover_v5_1_29" -L "axi_sg_v4_1_15" -L "axi_dma_v7_1_28" -L "xlconstant_v1_1_7" -L "smartconnect_v1_0" -L "axi_infrastructure_v1_1_0" -L "axi_register_slice_v2_1_27" -L "axi_vip_v1_1_13" -L "xlconcat_v2_1_4" -L "generic_baseblocks_v2_1_0" -L "axi_data_fifo_v2_1_26" -L "axi_protocol_converter_v2_1_27" -L "uvm" -L "xilinx_vip" -L "unisims_ver" -L "unimacro_ver" -L "secureip" -L "xpm" -sv_root "." -sc_lib "libdpi.so" --snapshot "spectrum_analyzer_top" "xil_defaultlib.spectrum_analyzer_top" "xil_defaultlib.glbl" --include=/home/alisoukarieh/Documents/ProjetCodesign/build/spectrum_analyzer_avnet_zedboard/xsim-hw_emu/build/build/xsim/ -log "/home/alisoukarieh/Documents/ProjetCodesign/build/spectrum_analyzer_avnet_zedboard/xsim-hw_emu/log/elab.log" 
