Simple AES128 (Rijndael) Core
============================================

## Original Sources

- Author: Rudolf Usselman
- Repo: https://opencores.org/projects/aes_core on 8/8/2019

## License

MIT. See LICENSE for more details.

# Modifications

- Added SDC timing constraints
- Updated verilog to use standard verilog attributes
- Removed timescale
- Changed top level from 'aes' to 'aes'
- Added LICENSE file from [here](http://asics.ws/v6/free-ip-cores).
