INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoLab/lab-tempolary/Exercise/5.11/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_simple
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoLab/lab-tempolary/Exercise/5.11/alu_simple_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_simple_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoLab/lab-tempolary/Exercise/5.11/5.11.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
