// This file if part of the llir-opt project.
// Licensing information can be found in the LICENSE file.
// (C) 2018 Nandor Licker. All rights reserved.


#include <llvm/ADT/PostOrderIterator.h>
#include <llvm/ADT/SmallPtrSet.h>
#include <llvm/IR/GlobalValue.h>
#include <llvm/IR/Mangler.h>
#include <llvm/IR/InlineAsm.h>
#include <llvm/IR/IntrinsicsPowerPC.h>
#include <llvm/CodeGen/MachineInstrBuilder.h>
#include <llvm/CodeGen/MachineJumpTableInfo.h>
#include <llvm/CodeGen/MachineModuleInfo.h>
#include <llvm/CodeGen/SelectionDAGISel.h>
#include <llvm/Target/PowerPC/PPC.h>
#include <llvm/Target/PowerPC/PPCISelLowering.h>
#include <llvm/Target/PowerPC/PPCMachineFunctionInfo.h>

#include "core/block.h"
#include "core/cast.h"
#include "core/cfg.h"
#include "core/data.h"
#include "core/extern.h"
#include "core/func.h"
#include "core/inst.h"
#include "core/insts.h"
#include "core/prog.h"
#include "core/analysis/dominator.h"
#include "emitter/ppc/ppccall.h"
#include "emitter/ppc/ppcisel.h"

namespace ISD = llvm::ISD;
namespace PPCISD = llvm::PPCISD;
namespace PPC = llvm::PPC;



// -----------------------------------------------------------------------------
char PPCISel::ID;

// -----------------------------------------------------------------------------
PPCMatcher::PPCMatcher(
    llvm::PPCTargetMachine &tm,
    llvm::CodeGenOpt::Level ol,
    llvm::MachineFunction &mf)
  : DAGMatcher(
      tm,
      new llvm::SelectionDAG(tm, ol),
      ol,
      mf.getSubtarget().getTargetLowering(),
      mf.getSubtarget().getInstrInfo()
    )
  , PPCDAGMatcher(
      tm,
      ol,
      mf.getSubtarget<llvm::PPCSubtarget>().getTargetLowering(),
      &mf.getSubtarget<llvm::PPCSubtarget>()
    )
  , tm_(tm)
{
  MF = &mf;
}

// -----------------------------------------------------------------------------
PPCMatcher::~PPCMatcher()
{
  delete CurDAG;
}

// -----------------------------------------------------------------------------
PPCISel::PPCISel(
    llvm::PPCTargetMachine &tm,
    llvm::TargetLibraryInfo &libInfo,
    const Prog &prog,
    llvm::CodeGenOpt::Level ol,
    bool shared)
  : ISel(ID, prog, libInfo, ol)
  , tm_(tm)
  , trampoline_(nullptr)
  , shared_(shared)
{
}

// -----------------------------------------------------------------------------
llvm::SDValue PPCISel::GetRegArch(Register reg)
{
  auto &DAG = GetDAG();
  auto &MF = DAG.getMachineFunction();
  const auto &TLI = *MF.getSubtarget().getTargetLowering();

  switch (reg) {
    default: {
      llvm_unreachable("invalid ppc register");
    }
    case Register::FS: {
      auto copy = DAG.getCopyFromReg(
          DAG.getRoot(),
          SDL_,
          PPC::X13,
          MVT::i64
      );
      DAG.setRoot(copy.getValue(1));
      return copy.getValue(0);
    }
    case Register::PPC_FPSCR: {
      auto &MRI = MF.getRegInfo();
      auto reg = MRI.createVirtualRegister(TLI.getRegClassFor(MVT::f64));
      auto node = LowerInlineAsm(
          ISD::INLINEASM,
          DAG.getRoot(),
          "mffs $0",
          0,
          { },
          { },
          { reg }
      );

      auto copy = DAG.getCopyFromReg(
          node.getValue(0),
          SDL_,
          reg,
          MVT::f64,
          node.getValue(1)
      );

      DAG.setRoot(copy.getValue(1));
      return copy.getValue(0);
    }
  }
}

// -----------------------------------------------------------------------------
void PPCISel::LowerArch(const Inst *inst)
{
  switch (inst->GetKind()) {
    default: {
      llvm_unreachable("invalid architecture-specific instruction");
      return;
    }
    case Inst::Kind::PPC_LOAD_LINK:  return LowerLoadLink(static_cast<const PPC_LoadLinkInst *>(inst));
    case Inst::Kind::PPC_STORE_COND: return LowerStoreCond(static_cast<const PPC_StoreCondInst *>(inst));
    case Inst::Kind::PPC_FENCE:      return LowerFence(static_cast<const PPC_FenceInst *>(inst));
    case Inst::Kind::PPC_I_FENCE:    return LowerIFence(static_cast<const PPC_IFenceInst *>(inst));
  }
}

// -----------------------------------------------------------------------------
ConstRef<Value> PPCISel::GetCallee(ConstRef<Inst> inst)
{
  if (ConstRef<MovInst> movInst = ::cast_or_null<MovInst>(inst)) {
    return GetMoveArg(movInst.Get());
  } else {
    return inst;
  }
}

// -----------------------------------------------------------------------------
static std::vector<llvm::Register> kPLTRegs = { PPC::X12 };

// -----------------------------------------------------------------------------
void PPCISel::LowerCallSite(SDValue chain, const CallSite *call)
{
  const Block *block = call->getParent();
  const Func *func = block->getParent();

  auto &DAG = GetDAG();
  auto &MF = DAG.getMachineFunction();
  const auto &STI = MF.getSubtarget<llvm::PPCSubtarget>();
  const auto &TRI = *STI.getRegisterInfo();
  const auto &TLI = *STI.getTargetLowering();
  auto &MMI = getAnalysis<llvm::MachineModuleInfoWrapperPass>().getMMI();
  auto &FuncInfo = *MF.getInfo<llvm::PPCFunctionInfo>();
  auto ptrVT = TLI.getPointerTy(DAG.getDataLayout());

  // Analyse the arguments, finding registers for them.
  ConstRef<Value> callArg = GetCallee(call->GetCallee());
  bool isVarArg = call->IsVarArg();
  bool isTailCall = call->Is(Inst::Kind::TAIL_CALL);
  bool isInvoke = call->Is(Inst::Kind::INVOKE);
  PPCCall locs(call);

  // Find the number of bytes allocated to hold arguments.
  unsigned stackSize = locs.GetFrameSize();

  // Compute the stack difference for tail calls.
  int fpDiff = 0;
  if (isTailCall) {
    PPCCall callee(func);
    int bytesToPop;
    switch (func->GetCallingConv()) {
      default: {
        llvm_unreachable("invalid C calling convention");
      }
      case CallingConv::C: {
        if (func->IsVarArg()) {
          bytesToPop = callee.GetFrameSize();
        } else {
          bytesToPop = 32;
        }
        break;
      }
      case CallingConv::SETJMP:
      case CallingConv::CAML:
      case CallingConv::CAML_ALLOC:
      case CallingConv::CAML_GC: {
        bytesToPop = 32;
        break;
      }
    }
    fpDiff = bytesToPop - static_cast<int>(stackSize);
  }

  if (isTailCall && fpDiff) {
    // TODO: some tail calls can still be lowered.
    isTailCall = false;
  }

  // Find the calling convention and create a mutable copy of the register mask.
  auto [needsTrampoline, cc] = GetCallingConv(func, call);
  const uint32_t *callMask = TRI.getCallPreservedMask(MF, cc);
  uint32_t *mask = MF.allocateRegMask();
  unsigned maskSize = llvm::MachineOperand::getRegMaskSize(TRI.getNumRegs());
  memcpy(mask, callMask, sizeof(mask[0]) * maskSize);

  // Find the callee and arguments.
  SDValue callee;
  llvm::SmallVector<std::pair<unsigned, SDValue>, 8> regArgs;
  unsigned opcode = 0;
  bool isIndirect = false;
  bool hasStub = false;
  if (needsTrampoline) {
    // If call goes through a trampoline, replace the callee
    // and add the original one as the argument passed through $rax.
    if (!trampoline_) {
      trampoline_ = llvm::Function::Create(
          funcTy_,
          GlobalValue::ExternalLinkage,
          0,
          "caml_c_call",
          M_
      );
      trampoline_->addFnAttr("target-cpu", "generic");
    }

    regArgs.emplace_back(PPC::X25, GetValue(call->GetCallee()));

    opcode = shared_ ? PPCISD::CALL_NOP : PPCISD::CALL;
    callee = DAG.getTargetGlobalAddress(
        trampoline_,
        SDL_,
        MVT::i64,
        0,
        llvm::PPCII::MO_NO_FLAG
    );
    isIndirect = false;
    hasStub = shared_;
  } else {
    switch (callArg->GetKind()) {
      case Value::Kind::INST: {
        callee = GetValue(::cast<Inst>(callArg));
        regArgs.emplace_back(PPC::X12, callee);

        if (STI.isUsingPCRelativeCalls()) {
          opcode = PPCISD::BCTRL;
        } else {
          opcode = PPCISD::BCTRL_LOAD_TOC;
        }
        isIndirect = true;
        isTailCall = false;
        hasStub = true;
        break;
      }
      case Value::Kind::GLOBAL: {
        const Global &movGlobal = *::cast<Global>(callArg);
        switch (movGlobal.GetKind()) {
          case Global::Kind::BLOCK:
          case Global::Kind::ATOM: {
            llvm_unreachable("invalid call argument");
          }
          case Global::Kind::FUNC: {
            auto name = movGlobal.getName();
            if (auto *GV = M_->getNamedValue(name)) {
              callee = DAG.getTargetGlobalAddress(
                  GV,
                  SDL_,
                  MVT::i64,
                  0,
                  llvm::PPCII::MO_NO_FLAG
              );
              isIndirect = false;
              if (GV->isDSOLocal() || (GV == F_ && !shared_)) {
                opcode = PPCISD::CALL;
                hasStub = false;
              } else {
                if (shared_) {
                  opcode = PPCISD::CALL_NOP;
                  isTailCall = false;
                  hasStub = true;
                } else {
                  opcode = PPCISD::CALL;
                  hasStub = false;
                }
              }
            } else {
              Error(call, "Unknown symbol '" + std::string(name) + "'");
            }
            break;
          }
          case Global::Kind::EXTERN: {
            auto name = movGlobal.getName();
            if (auto *GV = M_->getNamedValue(name)) {
              callee = DAG.getTargetGlobalAddress(
                  GV,
                  SDL_,
                  MVT::i64,
                  0,
                  llvm::PPCII::MO_NO_FLAG
              );
              if (name == "caml_call_gc" && !shared_) {
                opcode = PPCISD::CALL;
                hasStub = false;
              } else {
                opcode = PPCISD::CALL_NOP;
                isIndirect = false;
                isTailCall = false;
                hasStub = true;
              }
            } else {
              Error(call, "Unknown symbol '" + std::string(name) + "'");
            }
            break;
          }
        }
        break;
      }
      case Value::Kind::EXPR:
      case Value::Kind::CONST: {
        llvm_unreachable("invalid call argument");
      }
    }
  }

  // If the call is through PLT, clobber some registers.
  if (hasStub) {
    for (llvm::Register reg : kPLTRegs) {
      for (llvm::MCSubRegIterator SR(reg, &TRI, true); SR.isValid(); ++SR) {
        mask[*SR / 32] &= ~(1u << (*SR % 32));
      }
    }
  }

  // Flag to indicate whether the call needs CALLSEQ_START/CALLSEQ_END.
  const bool needsAdjust = !isTailCall;
  if (needsAdjust) {
    chain = DAG.getCALLSEQ_START(chain, stackSize, 0, SDL_);
  }

  // Identify registers and stack locations holding the arguments.
  chain = LowerCallArguments(chain, call, locs, regArgs);

  // Handle indirect calls.
  if (isIndirect) {
    if (isTailCall) {
      llvm_unreachable("not implemented");
    } else {
      FuncInfo.setUsesTOCBasePtr();
      chain = StoreTOC(chain);
    }
  }

  // Prepare arguments in registers.
  SDValue inFlag;
  for (const auto &reg : regArgs) {
    chain = DAG.getCopyToReg(chain, SDL_, reg.first, reg.second, inFlag);
    inFlag = chain.getValue(1);
  }

  // Create the DAG node for the Call.
  llvm::SmallVector<SDValue, 8> ops;
  if (isIndirect) {
    if (isTailCall) {
      llvm_unreachable("not implemented");
    } else {
      SDValue Ops[] = { chain, callee, inFlag };
      chain = DAG.getNode(
          PPCISD::MTCTR,
          SDL_,
          { MVT::Other, MVT::Glue },
          llvm::makeArrayRef(Ops, inFlag.getNode() ? 3 : 2)
      );

      inFlag = chain.getValue(1);

      // Save the TOC offset.
      ops.push_back(chain);
      ops.push_back(DAG.getNode(
          ISD::ADD,
          SDL_,
          MVT::i64,
          DAG.getRegister(
              STI.getStackPointerRegister(),
              MVT::i64
          ),
          DAG.getIntPtrConstant(
              STI.getFrameLowering()->getTOCSaveOffset(),
              SDL_
          )
      ));
    }
  } else if (isTailCall) {
    if (needsAdjust) {
      chain = DAG.getCALLSEQ_END(
          chain,
          DAG.getIntPtrConstant(stackSize, SDL_, true),
          DAG.getIntPtrConstant(0, SDL_, true),
          inFlag,
          SDL_
      );
      inFlag = chain.getValue(1);
    }
    ops.push_back(chain);
    ops.push_back(callee);
    ops.push_back(DAG.getConstant(fpDiff, SDL_, MVT::i32));
  } else {
    ops.push_back(chain);
    ops.push_back(callee);
  }

  // Finish the call here for tail calls.
  for (const auto &reg : regArgs) {
    ops.push_back(DAG.getRegister(
        reg.first,
        reg.second.getValueType()
    ));
  }

  // Add the TOC register as an argument.
  if (!STI.isUsingPCRelativeCalls()) {
    FuncInfo.setUsesTOCBasePtr();
    ops.push_back(DAG.getRegister(STI.getTOCPointerRegister(), MVT::i64));
  }
  ops.push_back(DAG.getRegisterMask(mask));

  // Finalize the call node.
  if (inFlag.getNode()) {
    ops.push_back(inFlag);
  }

  // Generate a call or a tail call.
  SDVTList nodeTypes = DAG.getVTList(MVT::Other, MVT::Glue);
  if (isTailCall) {
    MF.getFrameInfo().setHasTailCall();
    DAG.setRoot(DAG.getNode(
        PPCISD::TC_RETURN,
        SDL_,
        nodeTypes,
        ops
    ));
  } else {
    const bool wasTailCall = call->Is(Inst::Kind::TAIL_CALL);
    chain = DAG.getNode(opcode, SDL_, nodeTypes, ops);
    inFlag = chain.getValue(1);

    // Find the register to store the return value in.
    llvm::SmallVector<CallLowering::RetLoc, 3> returns;
    std::vector<bool> used(call->type_size(), wasTailCall);
    if (wasTailCall || !call->use_empty()) {
      for (const Use &use : call->uses()) {
        used[(*use).Index()] = true;
      }
      for (unsigned i = 0, n = call->type_size(); i < n; ++i) {
        if (used[i]) {
          returns.push_back(locs.Return(i));
        }
      }
    }

    // Generate a GC_FRAME before the call, if needed.
    if (call->HasAnnot<CamlFrame>() && !isTailCall) {
      chain = LowerGCFrame(chain, inFlag, call);
      inFlag = chain.getValue(1);
    }

    if (needsAdjust) {
      chain = DAG.getCALLSEQ_END(
          chain,
          DAG.getIntPtrConstant(stackSize, SDL_, true),
          DAG.getIntPtrConstant(0, SDL_, true),
          inFlag,
          SDL_
      );
      inFlag = chain.getValue(1);
    }

    // Lower the return value.
    llvm::SmallVector<SDValue, 3> regs;
    llvm::SmallVector<std::pair<ConstRef<Inst>, SDValue>, 3> values;
    auto node = LowerReturns(chain, inFlag, call, returns, regs, values);
    chain = node.first;
    inFlag = node.second;

    if (wasTailCall) {
      llvm::SmallVector<SDValue, 6> ops;
      ops.push_back(chain);
      for (auto &reg : regs) {
        ops.push_back(reg);
      }

      chain = DAG.getNode(
          PPCISD::RET_FLAG,
          SDL_,
          MVT::Other,
          ops
      );
    } else {
      for (auto &[inst, val] : values) {
        Export(inst, val);
      }
    }

    DAG.setRoot(chain);
  }
}
// -----------------------------------------------------------------------------
void PPCISel::LowerSyscall(const SyscallInst *inst)
{
  static std::vector<llvm::Register> kRetRegs = { PPC::X3 };
  static std::vector<llvm::Register> kArgRegs = {
      PPC::X3, PPC::X4, PPC::X5,
      PPC::X6, PPC::X7, PPC::X8
  };

  auto &DAG = GetDAG();
  auto &MF = DAG.getMachineFunction();
  auto &MRI = MF.getRegInfo();
  auto &TLI = *MF.getSubtarget().getTargetLowering();

  llvm::SmallVector<llvm::Register, 7> ops;
  SDValue chain = DAG.getRoot();

  // Lower the syscall number.
  chain = DAG.getCopyToReg(
      chain,
      SDL_,
      PPC::X0,
      GetValue(inst->GetSyscall()),
      SDValue()
  );
  ops.push_back(PPC::X0);

  // Lower arguments.
  unsigned args = 0;
  {
    for (ConstRef<Inst> arg : inst->args()) {
      if (args >= kArgRegs.size()) {
        Error(inst, "too many arguments to syscall");
      }

      SDValue value = GetValue(arg);
      if (arg.GetType() != Type::I64) {
        Error(inst, "invalid syscall argument");
      }
      ops.push_back(kArgRegs[args]);
      chain = DAG.getCopyToReg(
          chain.getValue(0),
          SDL_,
          kArgRegs[args++],
          value,
          chain.getValue(1)
      );
    }
  }

  // Prepare a reg for the syscall number.
  chain = LowerInlineAsm(
      ISD::INLINEASM,
      chain,
      "sc\n"
      "bns+ 1f\n"
      "neg 3, 3\n"
      "1:\n",
      llvm::InlineAsm::Extra_MayLoad | llvm::InlineAsm::Extra_MayStore,
      ops,
      {
          PPC::X4,  PPC::X5,  PPC::X6,  PPC::X7,  PPC::X8,
          PPC::X9, PPC::X10, PPC::X11, PPC::X12, PPC::CR0
      },
      { PPC::X3 },
      chain.getValue(1)
  );

  for (unsigned i = 0, n = inst->type_size(); i < n; ++i) {
    auto ty = inst->type(i);
    if (ty != Type::I64 || i >= kRetRegs.size()) {
      Error(inst, "invalid syscall type");
    }

    chain = DAG.getCopyFromReg(
        chain,
        SDL_,
        kRetRegs[i],
        MVT::i64,
        chain.getValue(1)
    ).getValue(1);

    Export(inst->GetSubValue(i), chain.getValue(0));
  }

  DAG.setRoot(chain);
}

// -----------------------------------------------------------------------------
void PPCISel::LowerClone(const CloneInst *inst)
{
  auto &DAG = GetDAG();
  auto &MF = DAG.getMachineFunction();
  auto &MRI = MF.getRegInfo();
  auto &TLI = *MF.getSubtarget().getTargetLowering();

  // Copy in the new stack pointer and code pointer.
  SDValue chain;
  unsigned callee = MRI.createVirtualRegister(TLI.getRegClassFor(MVT::i64));
  chain = DAG.getCopyToReg(
      DAG.getRoot(),
      SDL_,
      callee,
      GetValue(inst->GetCallee()),
      chain
  );
  unsigned arg = MRI.createVirtualRegister(TLI.getRegClassFor(MVT::i64));
  chain = DAG.getCopyToReg(
      DAG.getRoot(),
      SDL_,
      arg,
      GetValue(inst->GetArg()),
      chain
  );

  // Copy in other registers.
  auto CopyReg = [&](ConstRef<Inst> arg, unsigned reg) {
    chain = DAG.getCopyToReg(
        DAG.getRoot(),
        SDL_,
        reg,
        GetValue(arg),
        chain
    );
  };

  CopyReg(inst->GetFlags(), PPC::X3);
  CopyReg(inst->GetStack(), PPC::X4);
  CopyReg(inst->GetPTID(), PPC::X5);
  CopyReg(inst->GetTLS(), PPC::X6);
  CopyReg(inst->GetCTID(), PPC::X7);

  chain = LowerInlineAsm(
      ISD::INLINEASM,
      chain,
      "clrrdi 4, 4, 4\n"
      "li     0, 0\n"
      "stdu   0, -32(4)\n"
      "std    $1,  8(4)\n"
      "std    $2, 16(4)\n"
      "li     0, 120 \n"
      "sc\n"
      "bns+  2f\n"
      "neg   3, 3\n"
      "2:\n"
      "cmpwi 3, 0\n"
      "bne   1f\n"
      "ld    3, 16(1)\n"
      "ld    12,  8(1)\n"
      "mtctr 12\n"
      "bctrl\n"
      "li    0, 1 \n"
      "sc\n"
      "1:\n",
      llvm::InlineAsm::Extra_MayLoad | llvm::InlineAsm::Extra_MayStore,
      {
          callee, arg,
          PPC::X3, PPC::X4, PPC::X5, PPC::X6, PPC::X7
      },
      { },
      { PPC::X3 },
      chain.getValue(1)
  );

  /// Copy the return value into a vreg and export it.
  {
    if (inst->GetType() != Type::I64) {
      Error(inst, "invalid clone type");
    }

    chain = DAG.getCopyFromReg(
        chain,
        SDL_,
        PPC::X3,
        MVT::i64,
        chain.getValue(1)
    ).getValue(1);

    Export(inst, chain.getValue(0));
  }

  // Update the root.
  DAG.setRoot(chain);
}

// -----------------------------------------------------------------------------
void PPCISel::LowerReturn(const ReturnInst *retInst)
{
  auto &DAG = GetDAG();

  llvm::SmallVector<SDValue, 6> ops;
  ops.push_back(SDValue());

  PPCCall ci(retInst);

  auto [chain, flag] = LowerRets(GetExportRoot(), ci, retInst, ops);
  ops[0] = chain;

  if (flag.getNode()) {
    ops.push_back(flag);
  }

  DAG.setRoot(DAG.getNode(PPCISD::RET_FLAG, SDL_, MVT::Other, ops));
}

// -----------------------------------------------------------------------------
static bool NeedsTOCSave(const Func *func)
{
  switch (func->GetCallingConv()) {
    case CallingConv::SETJMP: {
      return true;
    }
    case CallingConv::CAML: {
      break;
    }
    case CallingConv::C:
    case CallingConv::CAML_ALLOC:
    case CallingConv::CAML_GC:
    case CallingConv::XEN:
    case CallingConv::INTR:
    case CallingConv::MULTIBOOT:
    case CallingConv::WIN64: {
      return false;
    }
  }

  for (const Block &block : *func) {
    for (const Inst &inst : block) {
      switch (inst.GetKind()) {
        default: {
          continue;
        }
        case Inst::Kind::LANDING_PAD: {
          return true;
        }
      }
    }
  }

  return false;
}

// -----------------------------------------------------------------------------
llvm::SDValue PPCISel::StoreTOC(SDValue chain)
{
  auto &DAG = GetDAG();
  auto &MF = DAG.getMachineFunction();
  const auto &STI = MF.getSubtarget<llvm::PPCSubtarget>();
  auto &MFI = *STI.getFrameLowering();

  MF.getInfo<llvm::PPCFunctionInfo>()->setUsesTOCBasePtr();

  unsigned tocOffset = MFI.getTOCSaveOffset();

  SDValue tocLoc = DAG.getNode(
      ISD::ADD,
      SDL_,
      MVT::i64,
      DAG.getRegister(
          STI.getStackPointerRegister(),
          MVT::i64
      ),
      DAG.getIntPtrConstant(tocOffset, SDL_)
  );

  SDValue tocVal = DAG.getCopyFromReg(
      chain,
      SDL_,
      PPC::X2,
      MVT::i64
  );

  return DAG.getStore(
      tocVal.getValue(1),
      SDL_,
      tocVal,
      tocLoc,
      llvm::MachinePointerInfo::getStack(
          DAG.getMachineFunction(),
          tocOffset
      )
  );
}

// -----------------------------------------------------------------------------
void PPCISel::LowerArguments(bool hasVAStart)
{
  // Lower regular arguments.
  PPCCall lowering(func_);
  if (hasVAStart) {
    LowerVASetup(lowering);
  }
  LowerArgs(lowering);

  // Save the TOC pointer if this is an OCaml method.
  if (NeedsTOCSave(func_)) {
    auto &DAG = GetDAG();
    DAG.setRoot(StoreTOC(DAG.getRoot()));
  }
}

// -----------------------------------------------------------------------------
void PPCISel::LowerLandingPad(const LandingPadInst *inst)
{
  LowerPad(PPCCall(inst), inst);
}

// -----------------------------------------------------------------------------
void PPCISel::LowerRaise(const RaiseInst *inst)
{
  auto &DAG = GetDAG();
  auto &MF = DAG.getMachineFunction();
  auto &MRI = MF.getRegInfo();
  auto &TLI = *MF.getSubtarget().getTargetLowering();

  // Copy in the new stack pointer and code pointer.
  auto stk = MRI.createVirtualRegister(TLI.getRegClassFor(MVT::i64));
  SDValue stkNode = DAG.getCopyToReg(
      DAG.getRoot(),
      SDL_,
      stk,
      GetValue(inst->GetStack()),
      SDValue()
  );
  auto pc = MRI.createVirtualRegister(TLI.getRegClassFor(MVT::i64));
  SDValue pcNode = DAG.getCopyToReg(
      stkNode,
      SDL_,
      pc,
      GetValue(inst->GetTarget()),
      stkNode.getValue(1)
  );

  // Lower the values to return.
  SDValue glue = pcNode.getValue(1);
  SDValue chain = DAG.getRoot();
  llvm::SmallVector<llvm::Register, 4> regs{ stk, pc };
  if (auto cc = inst->GetCallingConv()) {
    std::tie(chain, glue) = LowerRaises(
        chain,
        PPCCall(inst),
        inst,
        regs,
        glue
    );
  } else {
    if (!inst->arg_empty()) {
      Error(inst, "missing calling convention");
    }
  }

  DAG.setRoot(LowerInlineAsm(
      ISD::INLINEASM_BR,
      chain,
      inst->GetCallingConv() == CallingConv::CAML ? (
        "mr 1, $0\n"
        "mr 12, $1\n"
        "ld 2, 24(1)\n"
        "mtctr 12\n"
        "bctrl"
      ) : (
        "mr 1, $0\n"
        "mr 12, $1\n"
        "mtctr 12\n"
        "bctrl"
      ),
      0,
      regs,
      { },
      { },
      glue
  ));
}

// -----------------------------------------------------------------------------
void PPCISel::LowerSpawn(const SpawnInst *inst)
{
  llvm_unreachable("not implemented");
}

// -----------------------------------------------------------------------------
void PPCISel::LowerSet(const SetInst *inst)
{
  auto &DAG = GetDAG();
  auto &MF = DAG.getMachineFunction();
  auto &TLI = *MF.getSubtarget().getTargetLowering();
  auto value = GetValue(inst->GetValue());

  switch (inst->GetReg()) {
    default: {
      Error(inst, "Cannot rewrite register");
    }
    case Register::SP: {
      DAG.setRoot(DAG.getCopyToReg(
          DAG.getRoot(),
          SDL_,
          PPC::X1,
          value,
          SDValue()
      ));
      return;
    }
    case Register::FS: {
      DAG.setRoot(DAG.getCopyToReg(
          DAG.getRoot(),
          SDL_,
          PPC::X13,
          value,
          SDValue()
      ));
      return;
    }
    case Register::PPC_FPSCR: {
      auto &MRI = MF.getRegInfo();

      auto reg = MRI.createVirtualRegister(TLI.getRegClassFor(MVT::f64));
      SDValue fsNode = DAG.getCopyToReg(
          DAG.getRoot(),
          SDL_,
          reg,
          value,
          SDValue()
      );

      DAG.setRoot(LowerInlineAsm(
          ISD::INLINEASM,
          fsNode.getValue(0),
          "mtfsf 255, $0",
          0,
          { reg },
          { },
          { },
          fsNode.getValue(1)
      ));
      return;
    }
  }
}

// -----------------------------------------------------------------------------
void PPCISel::LowerLoadLink(const PPC_LoadLinkInst *inst)
{
  auto &DAG = GetDAG();
  auto &MF = DAG.getMachineFunction();
  auto &MRI = MF.getRegInfo();
  auto &TLI = *MF.getSubtarget().getTargetLowering();

  SDValue chain;
  unsigned addr = MRI.createVirtualRegister(TLI.getRegClassFor(MVT::i64));
  chain = DAG.getCopyToReg(
      DAG.getRoot(),
      SDL_,
      addr,
      GetValue(inst->GetAddr()),
      chain
  );

  unsigned ret = MRI.createVirtualRegister(TLI.getRegClassFor(MVT::i64));
  switch (inst->GetType()) {
    case Type::I32: {
      chain = LowerInlineAsm(
          ISD::INLINEASM,
          chain,
          "lwarx $0, 0, $1",
          llvm::InlineAsm::Extra_MayLoad,
          { addr },
          { },
          { ret },
          chain.getValue(1)
      );
      break;
    }
    case Type::I64: {
      chain = LowerInlineAsm(
          ISD::INLINEASM,
          chain,
          "ldarx $0, 0, $1",
          llvm::InlineAsm::Extra_MayLoad,
          { addr },
          { },
          { ret },
          chain.getValue(1)
      );
      break;
    }
    default: {
      llvm_unreachable("invalid load-linked type");
    }
  }

  SDValue node = DAG.getCopyFromReg(
      chain,
      SDL_,
      ret,
      MVT::i64,
      chain.getValue(1)
  );
  DAG.setRoot(node.getValue(1));

  Export(inst, DAG.getAnyExtOrTrunc(
      node.getValue(0),
      SDL_,
      GetVT(inst->GetType())
  ));
}

// -----------------------------------------------------------------------------
void PPCISel::LowerStoreCond(const PPC_StoreCondInst *inst)
{
  auto &DAG = GetDAG();
  auto &MF = DAG.getMachineFunction();
  auto &MRI = MF.getRegInfo();
  auto &TLI = *MF.getSubtarget().getTargetLowering();

  SDValue chain;
  unsigned addr = MRI.createVirtualRegister(TLI.getRegClassFor(MVT::i64));
  chain = DAG.getCopyToReg(
      DAG.getRoot(),
      SDL_,
      addr,
      GetValue(inst->GetAddr()),
      chain
  );
  unsigned value = MRI.createVirtualRegister(TLI.getRegClassFor(MVT::i64));
  chain = DAG.getCopyToReg(
      DAG.getRoot(),
      SDL_,
      value,
      DAG.getAnyExtOrTrunc(GetValue(inst->GetValue()), SDL_, MVT::i64),
      chain
  );

  unsigned ret = MRI.createVirtualRegister(TLI.getRegClassFor(MVT::i64));
  switch (inst->GetValue().GetType()) {
    case Type::I32: {
      chain = LowerInlineAsm(
          ISD::INLINEASM,
          chain,
          "stwcx. $2, 0, $1\n"
          "mfcr $0\n",
          llvm::InlineAsm::Extra_MayStore,
          { addr, value },
          { PPC::CR0 },
          { ret },
          chain.getValue(1)
      );
      break;
    }
    case Type::I64: {
      chain = LowerInlineAsm(
          ISD::INLINEASM,
          chain,
          "stdcx. $2, 0, $1\n"
          "mfcr $0",
          llvm::InlineAsm::Extra_MayStore,
          { addr, value },
          { PPC::CR0 },
          { ret },
          chain.getValue(1)
      );
      break;
    }
    default: {
      llvm_unreachable("invalid load-linked type");
    }
  }

  chain = DAG.getCopyFromReg(
      chain,
      SDL_,
      ret,
      MVT::i64,
      chain.getValue(1)
  ).getValue(1);

  SDValue flag = DAG.getNode(
      ISD::AND,
      SDL_,
      MVT::i64,
      chain.getValue(0),
      DAG.getConstant(0x20000000, SDL_, MVT::i64)
  );

  Export(inst, DAG.getSetCC(
      SDL_,
      GetVT(inst->GetType()),
      flag,
      DAG.getConstant(0, SDL_, MVT::i64),
      ISD::CondCode::SETNE
  ));
}

// -----------------------------------------------------------------------------
void PPCISel::LowerFence(const PPC_FenceInst *inst)
{
  auto &DAG = GetDAG();
  DAG.setRoot(DAG.getNode(
      ISD::INTRINSIC_VOID,
      SDL_,
      MVT::Other,
      {
        DAG.getRoot(),
        DAG.getIntPtrConstant(llvm::Intrinsic::ppc_sync, SDL_, true)
      }
  ));
}

// -----------------------------------------------------------------------------
void PPCISel::LowerIFence(const PPC_IFenceInst *inst)
{
  auto &DAG = GetDAG();
  DAG.setRoot(DAG.getNode(
      ISD::INTRINSIC_VOID,
      SDL_,
      MVT::Other,
      {
        DAG.getRoot(),
        DAG.getIntPtrConstant(llvm::Intrinsic::ppc_isync, SDL_, true)
      }
  ));
}

// -----------------------------------------------------------------------------
void PPCISel::LowerVASetup(const PPCCall &ci)
{
  auto &DAG = GetDAG();
  auto &MF = DAG.getMachineFunction();
  auto &MFI = MF.getFrameInfo();
  auto &PFI = *MF.getInfo<llvm::PPCFunctionInfo>();
  auto &TLI = *MF.getSubtarget().getTargetLowering();
  llvm::MVT ptrVT = TLI.getPointerTy(DAG.getDataLayout());

  PFI.setVarArgsFrameIndex(MFI.CreateFixedObject(8, ci.GetFrameSize(), true));
  SDValue off = DAG.getFrameIndex(PFI.getVarArgsFrameIndex(), ptrVT);

  llvm::SmallVector<SDValue, 8> stores;
  for (llvm::Register unusedReg : ci.GetUnusedGPRs()) {
    llvm::Register reg = MF.addLiveIn(unusedReg, &PPC::G8RCRegClass);
    SDValue val = DAG.getCopyFromReg(DAG.getRoot(), SDL_, reg, ptrVT);
    stores.push_back(DAG.getStore(
        val.getValue(1),
        SDL_,
        val,
        off,
        llvm::MachinePointerInfo()
    ));
    off = DAG.getNode(
        ISD::ADD,
        SDL_,
        ptrVT,
        off,
        DAG.getIntPtrConstant(8, SDL_)
    );
  }

  if (!stores.empty()) {
    stores.push_back(DAG.getRoot());
    DAG.setRoot(DAG.getNode(ISD::TokenFactor, SDL_, MVT::Other, stores));
  }
}

