/*
 * Copyright (c) Huawei Technologies Co., Ltd. 2020-2020. All rights reserved.
 * Description: orlando tzpc configure
 * Author: security-ap
 * Create: 2020-03-02
 */

#ifndef __TZPC_PLAT_ORLANDO__
#define __TZPC_PLAT_ORLANDO__

enum {
	/* tzpcdecprot0 */
	TZPC_IOC_SUB_REGION0,
	TZPC_IOC_SUB_REGION1,
	TZPC_IOC_SUB_REGION2,
	TZPC_IOC_SUB_REGION3,
	TZPC_IOC_SUB_REGION4,
	TZPC_IOC_SUB_REGION5,
	TZPC_IOC_SUB_REGION6,
	TZPC_IOC_SUB_REGION7,
	TZPC_IOC_SUB_REGION8,
	/* tzpcdecprot1 */
	TZPC_TIMER9,
	TZPC_TIMER10,
	TZPC_TIMER11,
	TZPC_TIMER12,
	TZPC_PCTRL_SUB_REGION0,
	TZPC_PCTRL_SUB_REGION1,
	TZPC_PCTRL_SUB_REGION2,
	TZPC_PCTRL_SUB_REGION3,
	TZPC_PWM,
	TZPC_CFG_BLPWM,
	TZPC_WD0,
	TZPC_WD1,
	TZPC_GPIO0,
	TZPC_GPIO1,
	TZPC_GPIO2,
	TZPC_GPIO3,
	TZPC_GPIO4,
	TZPC_GPIO5,
	TZPC_GPIO6,
	TZPC_GPIO7,
	TZPC_GPIO8,
	TZPC_GPIO9,
	TZPC_GPIO10,
	TZPC_GPIO11,
	TZPC_GPIO12,
	TZPC_GPIO13,
	TZPC_GPIO14,
	TZPC_GPIO15,
	TZPC_GPIO16,
	TZPC_GPIO17,
	/* tzpcdecprot2 */
	TZPC_GPIO20,
	TZPC_GPIO21,
	TZPC_LoadMonitor0,
	TZPC_GPIO0_SE,
	TZPC_ATGC,
	TZPC_LoadMonitor1,
	TZPC_GPU_ENABLE_FIREWALL,
	TZPC_GPU_ERR_RESP,
	TZPC_GPU_sel0_or_el2_select,
	TZPC_gpu_slave_secure_property_0,
	TZPC_gpu_slave_secure_property_1,
	/* tzpcdecprot3 */
	TZPC_GPIO0_EMMC,
	TZPC_GPIO1_EMMC,
	TZPC_SD3,
	TZPC_SDIO0,
	TZPC_MMC0_SYS_CTRL,
	/* tzpcdecprot4 */
	TZPC_EMMC5_1PHY,
	TZPC_USB3OTG,
	TZPC_USB3OTG_BC,
	TZPC_PERF_STAT,
	TZPC_IPC_NS,
	TZPC_IPC,
	TZPC_CODEC_SSI,
	TZPC_IPC_MDM_S,
	TZPC_IPC_MDM_NS,
	TZPC_UART0,
	TZPC_UART1,
	TZPC_UART2,
	TZPC_UART4,
	TZPC_UART5,
	TZPC_SPI1,
	TZPC_I2C3,
	TZPC_I2C4,
	TZPC_DDRC_SECURE_BOOT_LOCK,
	TZPC_I2C6,
	TZPC_I3C4,
	TZPC_SPI4,
	TZPC_I2C7,
	TZPC_IOC_MMC0,
	TZPC_IOC_MMC1,
	/* tzpcdecprot5 */
	TZPC_PMU_SSI0,
	TZPC_TSENSORC,
	TZPC_PMC,
	TZPC_UART6,
	TZPC_CPU_PERI_CRG_SUB_REGION1,
	TZPC_PERI_CRG_SUB_REGION0,
	TZPC_PERI_CRG_SUB_REGION1,
	TZPC_PERI_CRG_SUB_REGION2,
	TZPC_PERI_CRG_SUB_REGION3,
	TZPC_PERI_CRG_SUB_REGION4,
	TZPC_LP_WDG,
	TZPC_LP_TIMER,
	TZPC_LP_CONFIG,
	TZPC_CPU_PERI_CRG_SUB_REGION0_REGION3,
	TZPC_LP_RAM,
	TZPC_CPU_PERI_CRG_SUB_REGION2,
	TZPC_CORE_CRG_SUB_REGION0,
	TZPC_CORE_CRG_SUB_REGION1,
	TZPC_CORE_CRG_SUB_REGION2,
	TZPC_CORE_CRG_SUB_REGION3,
	/* tzpcdecprot6 */
	TZPC_MASTER_LPM3_S,
	TZPC_MASTER_SD3,
	TZPC_MASTER_SDIO,
	TZPC_MASTER_USB3OTG,
	TZPC_MASTER_GPU0,
	TZPC_MASTER_PERF_STAT,
	TZPC_MASTER_EMMC5_1,
	/* tzpcdecprot7 */
	TZPC_PSAM_NSEC_SUB_REGION0,
	TZPC_IPF_NSEC_SUB_REGION0,
	TZPC_PSAM_SUB_REGION1,
	TZPC_IPF_SUB_REGION1,
	TZPC_MEDIA1_CRG_SUB_REGION0,
	TZPC_MEDIA1_CRG_SUB_REGION1,
	TZPC_MEDIA1_CRG_SUB_REGION2,
	TZPC_MEDIA2_CRG_SUB_REGION0,
	TZPC_MEDIA2_CRG_SUB_REGION1,
	/* tzpcdecprot8 */
	TZPC_ISP_ENABLE_FIREWALL,
	TZPC_ISP_ERR_RESP,
	TZPC_ISP_sel0_el2_select,
	TZPC_ISP_smmu_firewall_enable,
	TZPC_isp_cfg_0,
	TZPC_isp_cfg_1,
	TZPC_IVP_ENABLE_FIREWALL_SMMU,
	TZPC_IVP_ERR_RESP,
	TZPC_IVP_sel0_el2_select,
	TZPC_ivp_cfg_firewall_enable,
	TZPC_ivp_cfg_0,
	TZPC_ivp_cfg_1,
	TZPC_ddrc_ENABLE_FIREWALL,
	TZPC_ddrc_ERR_RESP,
	TZPC_ddrc_sel0_el2_select,
	TZPC_ddrc_mpu_0,
	TZPC_ddrc_mpu_1,
	/* ao_tzpcdecprot0 */
	AO_TZPC_EFUSEC,
	AO_TZPC_RTC0,
	AO_TZPC_RTC1,
	AO_TZPC_SCI0,
	AO_TZPC_SCI1,
	AO_TZPC_SYS_CNT,
	AO_TZPC_SCTRL_SUB_REGION0,
	AO_TZPC_SCTRL_SUB_REGION1,
	AO_TZPC_SCTRL_SUB_REGION2,
	AO_TZPC_SCTRL_SUB_REGION3,
	AO_TZPC_SCTRL_SUB_REGION4,
	AO_TZPC_SCTRL_SUB_REGION5,
	AO_TZPC_GPIO22,
	AO_TZPC_GPIO23,
	AO_TZPC_GPIO24,
	AO_TZPC_GPIO25,
	AO_TZPC_GPIO26,
	AO_TZPC_GPIO27,
	AO_TZPC_AO_WDG,
	AO_TZPC_BB_DRX,
	AO_TZPC_TIMER0,
	AO_TZPC_TIMER1,
	AO_TZPC_TIMER2,
	AO_TZPC_TIMER3,
	AO_TZPC_TIMER4,
	AO_TZPC_TIMER5,
	AO_TZPC_TIMER6,
	AO_TZPC_TIMER7,
	AO_TZPC_TIMER8,
	/* ao_tzpcdecprot1 */
	AO_TZPC_GPIO28,
	AO_TZPC_GPIO1_SE,
	AO_TZPC_SPMI,
	AO_TZPC_AO_IPC_S,
	AO_TZPC_AO_IPC_NS,
	AO_TZPC_AO_LoadMonitor,
	AO_TZPC_GPIO18,
	AO_TZPC_GPIO19,
	AO_TZPC_SPI3,
	AO_TZPC_SPMI_RTC,
	AO_TZPC_GPIO29,
	AO_TZPC_GPIO30,
	AO_TZPC_GPIO31,
	AO_TZPC_GPIO32,
	AO_TZPC_GPIO33,
	AO_TZPC_AO_IOC_SUB_REGION32,
	AO_TZPC_AO_IOC_SUB_REGION33,
	AO_TZPC_AO_IOC_SUB_REGION34,
	AO_TZPC_AO_IOC_SUB_REGION35,
	AO_TZPC_UFS_SYS_CTRL,
	AO_TZPC_UFS_CFG,
	AO_TZPC_AO_IOC_SUB_REGION36,
	AO_TZPC_AO_IOC_SUB_REGION37,
	AO_TZPC_AO_IOC_SUB_REGION38,
	AO_TZPC_AO_IOC_SUB_REGION39,
	AO_TZPC_AO_IOC_SUB_REGION40,
	/* ao_tzpcdecprot2 */
	AO_TZPC_AO_IOC_SUB_REGION0,
	AO_TZPC_AO_IOC_SUB_REGION1,
	AO_TZPC_AO_IOC_SUB_REGION2,
	AO_TZPC_AO_IOC_SUB_REGION3,
	AO_TZPC_AO_IOC_SUB_REGION4,
	AO_TZPC_AO_IOC_SUB_REGION5,
	AO_TZPC_AO_IOC_SUB_REGION6,
	AO_TZPC_AO_IOC_SUB_REGION7,
	AO_TZPC_AO_IOC_SUB_REGION8,
	AO_TZPC_AO_IOC_SUB_REGION9,
	AO_TZPC_AO_IOC_SUB_REGION10,
	AO_TZPC_AO_IOC_SUB_REGION11,
	AO_TZPC_AO_IOC_SUB_REGION12,
	AO_TZPC_AO_IOC_SUB_REGION13,
	AO_TZPC_AO_IOC_SUB_REGION14,
	AO_TZPC_AO_IOC_SUB_REGION15,
	AO_TZPC_AO_IOC_SUB_REGION16,
	AO_TZPC_AO_IOC_SUB_REGION17,
	AO_TZPC_AO_IOC_SUB_REGION18,
	AO_TZPC_AO_IOC_SUB_REGION19,
	AO_TZPC_AO_IOC_SUB_REGION20,
	AO_TZPC_AO_IOC_SUB_REGION21,
	AO_TZPC_AO_IOC_SUB_REGION22,
	AO_TZPC_AO_IOC_SUB_REGION23,
	AO_TZPC_AO_IOC_SUB_REGION24,
	AO_TZPC_AO_IOC_SUB_REGION25,
	AO_TZPC_AO_IOC_SUB_REGION26,
	AO_TZPC_AO_IOC_SUB_REGION27,
	AO_TZPC_AO_IOC_SUB_REGION28,
	AO_TZPC_AO_IOC_SUB_REGION29,
	AO_TZPC_AO_IOC_SUB_REGION30,
	AO_TZPC_AO_IOC_SUB_REGION31,
	/* ao_tzpcdecprot3 */
	AO_TZPC_noc_trace_dbgen,
	AO_TZPC_noc_trace_spiden,
	AO_TZPC_UFS,
	TZPC_IP_NUM_MAX,
};

#endif /* __TZPC_PLAT_ORLANDO__ */