INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Labs-in-Vivado/COMP541/Lab2a/Lab2a.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Labs-in-Vivado/COMP541/Lab2a/Lab2a.srcs/sources_1/new/addsub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Labs-in-Vivado/COMP541/Lab1/Lab1.srcs/sources_1/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Labs-in-Vivado/COMP541/Lab2a/Lab2a.srcs/sim_5/new/addsub_tester.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub_tester
