// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See VSimTop.h for the primary calling header

#include "VSimTop.h"
#include "VSimTop__Syms.h"

#include "verilated_dpi.h"

VL_INLINE_OPT void VSimTop::_sequent__TOP__57(VSimTop__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VSimTop::_sequent__TOP__57\n"); );
    VSimTop* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Variables
    VlWide<13>/*415:0*/ __Vtemp1944;
    VlWide<16>/*511:0*/ __Vtemp1945;
    VlWide<13>/*415:0*/ __Vtemp1947;
    VlWide<16>/*511:0*/ __Vtemp1948;
    VlWide<13>/*415:0*/ __Vtemp1950;
    VlWide<16>/*511:0*/ __Vtemp1951;
    VlWide<13>/*415:0*/ __Vtemp1953;
    VlWide<16>/*511:0*/ __Vtemp1954;
    VlWide<13>/*415:0*/ __Vtemp1956;
    VlWide<16>/*511:0*/ __Vtemp1957;
    VlWide<13>/*415:0*/ __Vtemp1959;
    VlWide<16>/*511:0*/ __Vtemp1960;
    VlWide<13>/*415:0*/ __Vtemp1962;
    VlWide<16>/*511:0*/ __Vtemp1963;
    VlWide<13>/*415:0*/ __Vtemp1965;
    VlWide<16>/*511:0*/ __Vtemp1966;
    VlWide<13>/*415:0*/ __Vtemp1968;
    VlWide<16>/*511:0*/ __Vtemp1969;
    VlWide<13>/*415:0*/ __Vtemp1971;
    VlWide<16>/*511:0*/ __Vtemp1972;
    VlWide<13>/*415:0*/ __Vtemp1974;
    VlWide<16>/*511:0*/ __Vtemp1975;
    VlWide<13>/*415:0*/ __Vtemp1977;
    VlWide<16>/*511:0*/ __Vtemp1978;
    VlWide<13>/*415:0*/ __Vtemp1980;
    VlWide<16>/*511:0*/ __Vtemp1981;
    VlWide<13>/*415:0*/ __Vtemp1983;
    VlWide<16>/*511:0*/ __Vtemp1984;
    VlWide<13>/*415:0*/ __Vtemp1986;
    VlWide<16>/*511:0*/ __Vtemp1987;
    VlWide<13>/*415:0*/ __Vtemp1989;
    VlWide<16>/*511:0*/ __Vtemp1990;
    VlWide<13>/*415:0*/ __Vtemp1992;
    VlWide<16>/*511:0*/ __Vtemp1993;
    VlWide<13>/*415:0*/ __Vtemp1995;
    VlWide<16>/*511:0*/ __Vtemp1996;
    VlWide<11>/*351:0*/ __Vtemp1999;
    VlWide<16>/*511:0*/ __Vtemp2000;
    VlWide<13>/*415:0*/ __Vtemp2002;
    VlWide<16>/*511:0*/ __Vtemp2003;
    VlWide<13>/*415:0*/ __Vtemp2005;
    VlWide<16>/*511:0*/ __Vtemp2006;
    VlWide<13>/*415:0*/ __Vtemp2008;
    VlWide<16>/*511:0*/ __Vtemp2009;
    VlWide<13>/*415:0*/ __Vtemp2011;
    VlWide<16>/*511:0*/ __Vtemp2012;
    VlWide<13>/*415:0*/ __Vtemp2014;
    VlWide<16>/*511:0*/ __Vtemp2015;
    VlWide<13>/*415:0*/ __Vtemp2017;
    VlWide<16>/*511:0*/ __Vtemp2018;
    VlWide<13>/*415:0*/ __Vtemp2020;
    VlWide<16>/*511:0*/ __Vtemp2021;
    VlWide<13>/*415:0*/ __Vtemp2023;
    VlWide<16>/*511:0*/ __Vtemp2024;
    VlWide<13>/*415:0*/ __Vtemp2026;
    VlWide<16>/*511:0*/ __Vtemp2027;
    VlWide<13>/*415:0*/ __Vtemp2029;
    VlWide<16>/*511:0*/ __Vtemp2030;
    VlWide<13>/*415:0*/ __Vtemp2032;
    VlWide<16>/*511:0*/ __Vtemp2033;
    VlWide<13>/*415:0*/ __Vtemp2035;
    VlWide<16>/*511:0*/ __Vtemp2036;
    VlWide<13>/*415:0*/ __Vtemp2038;
    VlWide<16>/*511:0*/ __Vtemp2039;
    VlWide<13>/*415:0*/ __Vtemp2041;
    VlWide<16>/*511:0*/ __Vtemp2042;
    VlWide<13>/*415:0*/ __Vtemp2044;
    VlWide<16>/*511:0*/ __Vtemp2045;
    VlWide<13>/*415:0*/ __Vtemp2047;
    VlWide<16>/*511:0*/ __Vtemp2048;
    VlWide<13>/*415:0*/ __Vtemp2054;
    VlWide<16>/*511:0*/ __Vtemp2055;
    VlWide<13>/*415:0*/ __Vtemp2057;
    VlWide<16>/*511:0*/ __Vtemp2058;
    VlWide<13>/*415:0*/ __Vtemp2060;
    VlWide<16>/*511:0*/ __Vtemp2061;
    VlWide<13>/*415:0*/ __Vtemp2063;
    VlWide<16>/*511:0*/ __Vtemp2064;
    VlWide<13>/*415:0*/ __Vtemp2066;
    VlWide<16>/*511:0*/ __Vtemp2067;
    VlWide<13>/*415:0*/ __Vtemp2069;
    VlWide<16>/*511:0*/ __Vtemp2070;
    VlWide<13>/*415:0*/ __Vtemp2072;
    VlWide<16>/*511:0*/ __Vtemp2073;
    VlWide<13>/*415:0*/ __Vtemp2075;
    VlWide<16>/*511:0*/ __Vtemp2076;
    VlWide<13>/*415:0*/ __Vtemp2079;
    VlWide<16>/*511:0*/ __Vtemp2080;
    VlWide<13>/*415:0*/ __Vtemp2082;
    VlWide<16>/*511:0*/ __Vtemp2083;
    VlWide<13>/*415:0*/ __Vtemp2085;
    VlWide<16>/*511:0*/ __Vtemp2086;
    VlWide<13>/*415:0*/ __Vtemp2088;
    VlWide<16>/*511:0*/ __Vtemp2089;
    VlWide<13>/*415:0*/ __Vtemp2091;
    VlWide<16>/*511:0*/ __Vtemp2092;
    VlWide<13>/*415:0*/ __Vtemp2094;
    VlWide<16>/*511:0*/ __Vtemp2095;
    VlWide<13>/*415:0*/ __Vtemp2097;
    VlWide<16>/*511:0*/ __Vtemp2098;
    VlWide<13>/*415:0*/ __Vtemp2100;
    VlWide<16>/*511:0*/ __Vtemp2101;
    VlWide<13>/*415:0*/ __Vtemp2104;
    VlWide<16>/*511:0*/ __Vtemp2105;
    VlWide<13>/*415:0*/ __Vtemp2107;
    VlWide<16>/*511:0*/ __Vtemp2108;
    VlWide<13>/*415:0*/ __Vtemp2110;
    VlWide<16>/*511:0*/ __Vtemp2111;
    VlWide<13>/*415:0*/ __Vtemp2113;
    VlWide<16>/*511:0*/ __Vtemp2114;
    VlWide<13>/*415:0*/ __Vtemp2116;
    VlWide<16>/*511:0*/ __Vtemp2117;
    VlWide<13>/*415:0*/ __Vtemp2119;
    VlWide<16>/*511:0*/ __Vtemp2120;
    VlWide<13>/*415:0*/ __Vtemp2122;
    VlWide<16>/*511:0*/ __Vtemp2123;
    VlWide<13>/*415:0*/ __Vtemp2125;
    VlWide<16>/*511:0*/ __Vtemp2126;
    // Body
    if ((1U & ((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_2__DOT__bundleIn_0_b_deq__DOT__full)) 
               & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_1__DOT__bundleIn_0_b_deq__DOT__empty))))) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_2__DOT__bundleIn_0_b_deq__DOT__ram_id__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_1__DOT__bundleIn_0_b_deq__DOT__ram_id
            [vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_1__DOT__bundleIn_0_b_deq__DOT__value_1];
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_2__DOT__bundleIn_0_b_deq__DOT__ram_id__v0 = 1U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_2__DOT__bundleIn_0_b_deq__DOT__ram_id__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_2__DOT__bundleIn_0_b_deq__DOT__value;
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__iaesSboxMid_6_1 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_29_37) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_28_13));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__iaesSboxMid_4_1 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_25_37) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_24_13));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__iaesSboxMid_0_1 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_17_37) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_16_13));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__iaesSboxMid_2_1 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_21_37) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_20_13));
    }
    if (((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__l1i_to_l2_buffer__DOT__bundleIn_0_d_q__DOT__full)) 
         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__xbar_auto_in_1_d_valid))) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__l1i_to_l2_buffer__DOT__bundleIn_0_d_q__DOT__ram_opcode__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffer__DOT__bundleIn_0_d_q__DOT__ram_opcode_io_deq_bits_MPORT_data;
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__l1i_to_l2_buffer__DOT__bundleIn_0_d_q__DOT__ram_opcode__v0 = 1U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__l1i_to_l2_buffer__DOT__bundleIn_0_d_q__DOT__ram_opcode__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__l1i_to_l2_buffer__DOT__bundleIn_0_d_q__DOT__value;
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__mshrAlloc_io_alloc_15_valid) {
        vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__c_mshr__DOT__req_source 
            = vlTOPp->SimTop__DOT__l_soc__DOT__buffers__DOT__bundleOut_0_c_q__DOT__ram_source_io_deq_bits_MPORT_data;
    }
    vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__bc_mshr__DOT__meta_reg_hit 
        = vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__bc_mshr__DOT___GEN_4;
    if (((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__buffers_4__DOT__bundleOut_0_a_q__DOT__full)) 
         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__xbar_1_auto_out_0_a_valid))) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__buffers_4__DOT__bundleOut_0_a_q__DOT__ram_source__v0 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__xbar_1__DOT__muxStateEarly___05F0) 
               | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__xbar_1__DOT__muxStateEarly___05F1) 
                  & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__buffers_2__DOT__bundleOut_0_a_q__DOT__ram_source_io_deq_bits_MPORT_data)));
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__buffers_4__DOT__bundleOut_0_a_q__DOT__ram_source__v0 = 1U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__buffers_4__DOT__bundleOut_0_a_q__DOT__ram_source__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__buffers_4__DOT__bundleOut_0_a_q__DOT__value;
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__rst) {
        vlTOPp->__Vdly__SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceD__DOT__s1_queue__DOT__deq_ptr_value = 0U;
    } else if (vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceD__DOT__s1_queue__DOT__do_deq) {
        vlTOPp->__Vdly__SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceD__DOT__s1_queue__DOT__deq_ptr_value 
            = (1U & ((IData)(1U) + (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceD__DOT__s1_queue__DOT__deq_ptr_value)));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule__DOT__r_4 
            = (1U & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule__DOT__pp[0U] 
                     >> 2U));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule__DOT__r_5 
            = (1U & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule__DOT__pp_1[0U] 
                     >> 2U));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_4_6 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_9_40) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_8_17));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_0_6 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_1_40) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o___05F17));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_2_6 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_5_40) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_4_17));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_6_6 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_13_40) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_12_17));
    }
    if (((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__buffers_4__DOT__bundleOut_0_a_q__DOT__full)) 
         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__xbar_1_auto_out_0_a_valid))) {
        unsigned long long rhs0 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__buffers__DOT__bundleOut_0_a_q__DOT__ram_data_io_deq_bits_MPORT_data;
unsigned long long rhs1 = 0ULL;
unsigned long long rhs2 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__buffers_2__DOT__bundleOut_0_a_q__DOT__ram_data_io_deq_bits_MPORT_data;
unsigned long long rhs3 = 0ULL;
vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__buffers_4__DOT__bundleOut_0_a_q__DOT__ram_data__v0 
            = (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__xbar_1__DOT__muxStateEarly___05F0)
                 ? rhs0
                 : rhs1) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__xbar_1__DOT__muxStateEarly___05F1)
                             ? rhs2
                             : rhs3));
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__buffers_4__DOT__bundleOut_0_a_q__DOT__ram_data__v0 = 1U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__buffers_4__DOT__bundleOut_0_a_q__DOT__ram_data__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__buffers_4__DOT__bundleOut_0_a_q__DOT__value;
    }
    if (((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_2__DOT__bundleOut_0_aw_deq__DOT__full)) 
         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4yank_auto_out_aw_valid))) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_2__DOT__bundleOut_0_aw_deq__DOT__ram_id__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_id;
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_2__DOT__bundleOut_0_aw_deq__DOT__ram_id__v0 = 1U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_2__DOT__bundleOut_0_aw_deq__DOT__ram_id__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_2__DOT__bundleOut_0_aw_deq__DOT__value;
    }
    if (((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_2__DOT__bundleOut_0_ar_deq__DOT__full)) 
         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4yank_auto_out_ar_valid))) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_2__DOT__bundleOut_0_ar_deq__DOT__ram_id__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_id;
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_2__DOT__bundleOut_0_ar_deq__DOT__ram_id__v0 = 1U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_2__DOT__bundleOut_0_ar_deq__DOT__ram_id__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_2__DOT__bundleOut_0_ar_deq__DOT__value;
    }
    if ((1U & ((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_3__DOT__bundleOut_0_w_deq__DOT__full)) 
               & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_4__DOT__bundleOut_0_w_deq__DOT__empty))))) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_3__DOT__bundleOut_0_w_deq__DOT__ram_data__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_4__DOT__bundleOut_0_w_deq__DOT__ram_data
            [vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_4__DOT__bundleOut_0_w_deq__DOT__value_1];
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_3__DOT__bundleOut_0_w_deq__DOT__ram_data__v0 = 1U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_3__DOT__bundleOut_0_w_deq__DOT__ram_data__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_3__DOT__bundleOut_0_w_deq__DOT__value;
    }
    unsigned int rhs4 = ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT___nestedWb_b_toN_T_2) 
                   & (0U == (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__bc_mshr_io_tasks_dir_write_bits_data_state)))) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_10__DOT___GEN_4));
IData rhs5 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_10__DOT___GEN_4);
vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_10__DOT__meta_reg_hit 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_10__DOT__change_meta)
            ? rhs4
            : rhs5);
    unsigned int rhs6 = ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT___nestedWb_b_toN_T_2) 
                   & (0U == (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__bc_mshr_io_tasks_dir_write_bits_data_state)))) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_11__DOT___GEN_4));
IData rhs7 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_11__DOT___GEN_4);
vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_11__DOT__meta_reg_hit 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_11__DOT__change_meta)
            ? rhs6
            : rhs7);
    if (vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__mshrAlloc_io_alloc_9_valid) {
        IData rhs8 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__buffers__DOT__bundleOut_0_c_q__DOT__ram_param_io_deq_bits_MPORT_data);
IData rhs9 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__mshrAlloc__DOT___request_bits_T_param);
vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_9__DOT__req_param 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sinkC_io_alloc_valid)
                ? rhs8
                : rhs9);
    }
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__statusArray_io_issueGranted_0_valid_REG 
        = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__select_io_grant_0_valid;
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__resetGen__DOT__io_out_REG_1) {
        vlTOPp->__Vdly__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__l1i_to_l2_buffer__DOT__bundleIn_0_d_q__DOT__value = 0U;
    } else if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__l1i_to_l2_buffer__DOT__bundleIn_0_d_q__DOT__do_enq) {
        vlTOPp->__Vdly__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__l1i_to_l2_buffer__DOT__bundleIn_0_d_q__DOT__value 
            = (1U & ((IData)(1U) + (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__l1i_to_l2_buffer__DOT__bundleIn_0_d_q__DOT__value)));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_4_9 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_9_38) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_8_16));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_0_9 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_1_38) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o___05F16));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_2_9 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_5_38) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_4_16));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_6_9 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_13_38) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_12_16));
    }
    if ((1U & ((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_1__DOT__bundleOut_0_aw_deq__DOT__full)) 
               & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_2__DOT__bundleOut_0_aw_deq__DOT__empty))))) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_1__DOT__bundleOut_0_aw_deq__DOT__ram_id__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_2__DOT__bundleOut_0_aw_deq__DOT__ram_id
            [vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_2__DOT__bundleOut_0_aw_deq__DOT__value_1];
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_1__DOT__bundleOut_0_aw_deq__DOT__ram_id__v0 = 1U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_1__DOT__bundleOut_0_aw_deq__DOT__ram_id__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_1__DOT__bundleOut_0_aw_deq__DOT__value;
    }
    if ((1U & ((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_1__DOT__bundleOut_0_aw_deq__DOT__full)) 
               & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_2__DOT__bundleOut_0_aw_deq__DOT__empty))))) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_1__DOT__bundleOut_0_aw_deq__DOT__ram_addr__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_2__DOT__bundleOut_0_aw_deq__DOT__ram_addr
            [vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_2__DOT__bundleOut_0_aw_deq__DOT__value_1];
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_1__DOT__bundleOut_0_aw_deq__DOT__ram_addr__v0 = 1U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_1__DOT__bundleOut_0_aw_deq__DOT__ram_addr__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_1__DOT__bundleOut_0_aw_deq__DOT__value;
    }
    if ((1U & ((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_1__DOT__bundleOut_0_ar_deq__DOT__full)) 
               & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_2__DOT__bundleOut_0_ar_deq__DOT__empty))))) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_1__DOT__bundleOut_0_ar_deq__DOT__ram_id__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_2__DOT__bundleOut_0_ar_deq__DOT__ram_id
            [vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_2__DOT__bundleOut_0_ar_deq__DOT__value_1];
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_1__DOT__bundleOut_0_ar_deq__DOT__ram_id__v0 = 1U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_1__DOT__bundleOut_0_ar_deq__DOT__ram_id__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_1__DOT__bundleOut_0_ar_deq__DOT__value;
    }
    if ((1U & ((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_1__DOT__bundleOut_0_ar_deq__DOT__full)) 
               & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_2__DOT__bundleOut_0_ar_deq__DOT__empty))))) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_1__DOT__bundleOut_0_ar_deq__DOT__ram_addr__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_2__DOT__bundleOut_0_ar_deq__DOT__ram_addr
            [vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_2__DOT__bundleOut_0_ar_deq__DOT__value_1];
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_1__DOT__bundleOut_0_ar_deq__DOT__ram_addr__v0 = 1U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_1__DOT__bundleOut_0_ar_deq__DOT__ram_addr__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_1__DOT__bundleOut_0_ar_deq__DOT__value;
    }
    if ((1U & ((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_1__DOT__bundleOut_0_ar_deq__DOT__full)) 
               & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_2__DOT__bundleOut_0_ar_deq__DOT__empty))))) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_1__DOT__bundleOut_0_ar_deq__DOT__ram_len__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_2__DOT__bundleOut_0_ar_deq__DOT__ram_len
            [vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_2__DOT__bundleOut_0_ar_deq__DOT__value_1];
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_1__DOT__bundleOut_0_ar_deq__DOT__ram_len__v0 = 1U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_1__DOT__bundleOut_0_ar_deq__DOT__ram_len__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_1__DOT__bundleOut_0_ar_deq__DOT__value;
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__resetGen__DOT__io_out_REG_1) {
        vlTOPp->__Vdly__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__buffer__DOT__bundleIn_0_b_q__DOT__value = 0U;
    } else if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__buffer__DOT__bundleIn_0_b_q__DOT__do_enq) {
        vlTOPp->__Vdly__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__buffer__DOT__bundleIn_0_b_q__DOT__value 
            = (1U & ((IData)(1U) + (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__buffer__DOT__bundleIn_0_b_q__DOT__value)));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__iaesSboxMid_6_5 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_29_44) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_28_9));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__iaesSboxMid_4_5 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_25_44) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_24_9));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__iaesSboxMid_0_5 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_17_44) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_16_9));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__iaesSboxMid_2_5 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_21_44) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_20_9));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__resetGen__DOT__io_out_REG_1) {
        vlTOPp->__Vdly__SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_2__DOT__bundleIn_0_b_deq__DOT__value_1 = 0U;
    } else if (vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_2__DOT__bundleIn_0_b_deq__DOT__do_deq) {
        vlTOPp->__Vdly__SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_2__DOT__bundleIn_0_b_deq__DOT__value_1 
            = (1U & ((IData)(1U) + (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_2__DOT__bundleIn_0_b_deq__DOT__value_1)));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_4_13 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_9_41) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_8_2));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_0_13 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_1_41) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o___05F2));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_2_13 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_5_41) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_4_2));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_6_13 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_13_41) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_12_2));
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi42tl__DOT__q_b_deq__DOT__maybe_full)
          ? (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi42tl__DOT__q_b_deq__DOT___do_enq_T)
          : (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi42tl__DOT__q_b_deq__DOT___GEN_10))) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__misc__DOT__axi42tl__DOT__q_b_deq__DOT__ram_id__v0 
            = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__xbar_1__DOT__sink_ACancel_5_bits_source) 
                     >> 1U));
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__misc__DOT__axi42tl__DOT__q_b_deq__DOT__ram_id__v0 = 1U;
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__mshrAlloc_io_alloc_8_valid) {
        IData rhs10 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__buffers__DOT__bundleOut_0_c_q__DOT__ram_param_io_deq_bits_MPORT_data);
IData rhs11 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__mshrAlloc__DOT___request_bits_T_param);
vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_8__DOT__req_param 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sinkC_io_alloc_valid)
                ? rhs10
                : rhs11);
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__iaesSboxMid_6_7 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_29_39) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_28_14));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__iaesSboxMid_4_7 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_25_39) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_24_14));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__iaesSboxMid_0_7 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_17_39) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_16_14));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__iaesSboxMid_2_7 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_21_39) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_20_14));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__resetGen__DOT__io_out_REG_1) {
        vlTOPp->__Vdly__SimTop__DOT__l_soc__DOT__misc__DOT__buffers_9__DOT__bundleOut_0_a_q__DOT__value_1 = 0U;
    } else if (vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_9__DOT__bundleOut_0_a_q__DOT__do_deq) {
        vlTOPp->__Vdly__SimTop__DOT__l_soc__DOT__misc__DOT__buffers_9__DOT__bundleOut_0_a_q__DOT__value_1 
            = (1U & ((IData)(1U) + (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_9__DOT__bundleOut_0_a_q__DOT__value_1)));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__resetGen__DOT__io_out_REG_1) {
        vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi42tl__DOT__d_last_counter = 0U;
    } else if ((((1U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__xbar_1_auto_in_0_d_bits_opcode))
                  ? (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi42tl__DOT__deq__DOT__maybe_full))
                  : (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi42tl__DOT__q_b_deq__DOT__maybe_full))) 
                & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__xbar_1_auto_in_0_d_valid))) {
        IData rhs12 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi42tl__DOT__d_last_beats1);
IData rhs13 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi42tl__DOT__d_last_counter1);
vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi42tl__DOT__d_last_counter 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi42tl__DOT__d_last_first)
                ? rhs12
                : rhs13);
    }
    unsigned int rhs14 = ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT___nestedWb_b_toN_T_2) 
                   & (0U == (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__bc_mshr_io_tasks_dir_write_bits_data_state)))) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_9__DOT___GEN_4));
IData rhs15 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_9__DOT___GEN_4);
vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_9__DOT__meta_reg_hit 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_9__DOT__change_meta)
            ? rhs14
            : rhs15);
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4_1__DOT__queue_arw_deq__DOT__maybe_full)
          ? (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4_1__DOT__queue_arw_deq__DOT___do_enq_T)
          : (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4_1__DOT__queue_arw_deq__DOT___GEN_20))) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4_1__DOT__queue_arw_deq__DOT__ram_echo_tl_state_source__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_4__DOT__bundleOut_0_a_q__DOT__ram_source_io_deq_bits_MPORT_data;
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4_1__DOT__queue_arw_deq__DOT__ram_echo_tl_state_source__v0 = 1U;
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__icache__DOT__mainPipe_io_itlb_0_req_valid) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__io_ptw_tlb_itlb__DOT__superPage_tlb_super_fa__DOT__hitVecReg___05F0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__io_ptw_tlb_itlb__DOT__superPage_tlb_super_fa__DOT__hitVec___05F0;
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_4_0 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_9_38) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_8_7));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_0_0 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_1_38) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o___05F7));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_2_0 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_5_38) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_4_7));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_6_0 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_13_38) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_12_7));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__rst) {
        vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceE_task_arb__DOT__pendingMask = 0U;
    } else if (vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceE_task_arb__DOT___pendingMask_T_2) {
        vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceE_task_arb__DOT__pendingMask 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceE_task_arb__DOT__valids) 
               & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceE_task_arb__DOT__chosenOH)));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule__DOT__r_7 
            = (1U & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule__DOT__pp[0U] 
                     >> 3U));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule__DOT__r_8 
            = (1U & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule__DOT__pp_1[0U] 
                     >> 3U));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule__DOT__r_2296 
            = (1U & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule__DOT__pp_32[1U] 
                     >> 0x1fU));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__rst) {
        vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__tagWrite_task_arb__DOT__rrGrantMask = 0U;
    } else if (vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__tagWrite_task_arb__DOT___pendingMask_T_2) {
        vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__tagWrite_task_arb__DOT__rrGrantMask 
            = (((IData)((0U != (0x1fffU & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__tagWrite_task_arb__DOT__chosenOH)))) 
                << 0xdU) | (((IData)((0U != (0xfffU 
                                             & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__tagWrite_task_arb__DOT__chosenOH)))) 
                             << 0xcU) | (((IData)((0U 
                                                   != 
                                                   (0x7ffU 
                                                    & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__tagWrite_task_arb__DOT__chosenOH)))) 
                                          << 0xbU) 
                                         | (((IData)(
                                                     (0U 
                                                      != 
                                                      (0x3ffU 
                                                       & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__tagWrite_task_arb__DOT__chosenOH)))) 
                                             << 0xaU) 
                                            | (((IData)(
                                                        (0U 
                                                         != 
                                                         (0x1ffU 
                                                          & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__tagWrite_task_arb__DOT__chosenOH)))) 
                                                << 9U) 
                                               | (((IData)(
                                                           (0U 
                                                            != 
                                                            (0xffU 
                                                             & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__tagWrite_task_arb__DOT__chosenOH)))) 
                                                   << 8U) 
                                                  | (((IData)(
                                                              (0U 
                                                               != 
                                                               (0x7fU 
                                                                & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__tagWrite_task_arb__DOT__chosenOH)))) 
                                                      << 7U) 
                                                     | (((IData)(
                                                                 (0U 
                                                                  != 
                                                                  (0x3fU 
                                                                   & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__tagWrite_task_arb__DOT__chosenOH)))) 
                                                         << 6U) 
                                                        | (((IData)(
                                                                    (0U 
                                                                     != 
                                                                     (0x1fU 
                                                                      & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__tagWrite_task_arb__DOT__chosenOH)))) 
                                                            << 5U) 
                                                           | (((IData)(
                                                                       (0U 
                                                                        != 
                                                                        (0xfU 
                                                                         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__tagWrite_task_arb__DOT__chosenOH)))) 
                                                               << 4U) 
                                                              | (((IData)(
                                                                          (0U 
                                                                           != 
                                                                           (7U 
                                                                            & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__tagWrite_task_arb__DOT__chosenOH)))) 
                                                                  << 3U) 
                                                                 | (((IData)(
                                                                             (0U 
                                                                              != 
                                                                              (3U 
                                                                               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__tagWrite_task_arb__DOT__chosenOH)))) 
                                                                     << 2U) 
                                                                    | (2U 
                                                                       & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__tagWrite_task_arb__DOT__chosenOH) 
                                                                          << 1U))))))))))))));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__resetGen__DOT__io_out_REG_1) {
        vlTOPp->__Vdly__SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_2__DOT__bundleOut_0_aw_deq__DOT__value = 0U;
    } else if (vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_2__DOT__bundleOut_0_aw_deq__DOT__do_enq) {
        vlTOPp->__Vdly__SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_2__DOT__bundleOut_0_aw_deq__DOT__value 
            = (1U & ((IData)(1U) + (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_2__DOT__bundleOut_0_aw_deq__DOT__value)));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__resetGen__DOT__io_out_REG_1) {
        vlTOPp->__Vdly__SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_2__DOT__bundleOut_0_aw_deq__DOT__value_1 = 0U;
    } else if (vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_2__DOT__bundleOut_0_aw_deq__DOT__do_deq) {
        vlTOPp->__Vdly__SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_2__DOT__bundleOut_0_aw_deq__DOT__value_1 
            = (1U & ((IData)(1U) + (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_2__DOT__bundleOut_0_aw_deq__DOT__value_1)));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__resetGen__DOT__io_out_REG_1) {
        vlTOPp->__Vdly__SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_2__DOT__bundleOut_0_ar_deq__DOT__value = 0U;
    } else if (vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_2__DOT__bundleOut_0_ar_deq__DOT__do_enq) {
        vlTOPp->__Vdly__SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_2__DOT__bundleOut_0_ar_deq__DOT__value 
            = (1U & ((IData)(1U) + (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_2__DOT__bundleOut_0_ar_deq__DOT__value)));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__resetGen__DOT__io_out_REG_1) {
        vlTOPp->__Vdly__SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_2__DOT__bundleOut_0_ar_deq__DOT__value_1 = 0U;
    } else if (vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_2__DOT__bundleOut_0_ar_deq__DOT__do_deq) {
        vlTOPp->__Vdly__SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_2__DOT__bundleOut_0_ar_deq__DOT__value_1 
            = (1U & ((IData)(1U) + (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_2__DOT__bundleOut_0_ar_deq__DOT__value_1)));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__rst) {
        vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sinkB_io_b_q__DOT__maybe_full = 0U;
    } else if (vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sinkB_io_b_q__DOT__do_deq) {
        vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sinkB_io_b_q__DOT__maybe_full = 0U;
    }
    if (vlTOPp->reset) {
        vlTOPp->__Vdly__SimTop__DOT__l_soc__DOT__misc__DOT__debugModule__DOT__debug__DOT__dmInner__DOT__dmInner__DOT__sb2tlOpt__DOT__d__DOT__value = 0U;
    } else if (vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__debugModule__DOT__debug__DOT__dmInner__DOT__dmInner__DOT__sb2tlOpt__DOT__d__DOT__do_enq) {
        vlTOPp->__Vdly__SimTop__DOT__l_soc__DOT__misc__DOT__debugModule__DOT__debug__DOT__dmInner__DOT__dmInner__DOT__sb2tlOpt__DOT__d__DOT__value 
            = (1U & ((IData)(1U) + (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__debugModule__DOT__debug__DOT__dmInner__DOT__dmInner__DOT__sb2tlOpt__DOT__d__DOT__value)));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__resetGen__DOT__io_out_REG_1) {
        vlTOPp->__Vdly__SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_3__DOT__bundleOut_0_w_deq__DOT__value = 0U;
    } else if (vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_3__DOT__bundleOut_0_w_deq__DOT__do_enq) {
        vlTOPp->__Vdly__SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_3__DOT__bundleOut_0_w_deq__DOT__value 
            = (1U & ((IData)(1U) + (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_3__DOT__bundleOut_0_w_deq__DOT__value)));
    }
    if (((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__buffer__DOT__bundleIn_0_b_q__DOT__full)) 
         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__xbar_auto_in_0_b_valid))) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__buffer__DOT__bundleIn_0_b_q__DOT__ram_address__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffer__DOT__bundleIn_0_b_q__DOT__ram_address_io_deq_bits_MPORT_data;
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__buffer__DOT__bundleIn_0_b_q__DOT__ram_address__v0 = 1U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__buffer__DOT__bundleIn_0_b_q__DOT__ram_address__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__buffer__DOT__bundleIn_0_b_q__DOT__value;
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4_1__DOT__queue_arw_deq__DOT__maybe_full)
          ? (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4_1__DOT__queue_arw_deq__DOT___do_enq_T)
          : (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4_1__DOT__queue_arw_deq__DOT___GEN_20))) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4_1__DOT__queue_arw_deq__DOT__ram_wen__v0 
            = (1U & (~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_4__DOT__bundleOut_0_a_q__DOT__ram_opcode_io_deq_bits_MPORT_data) 
                        >> 2U)));
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4_1__DOT__queue_arw_deq__DOT__ram_wen__v0 = 1U;
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__io_ptw_tlb_itlb__DOT__normalPage_tlb_normal_fa_io_w_valid) {
        if ((3U == (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__io_ptw_tlb_itlb__DOT__normalPage_tlb_normal_fa_io_w_bits_wayIdx))) {
            vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__io_ptw_tlb_itlb__DOT__normalPage_tlb_normal_fa__DOT__entries_3_perm_r 
                = (1U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__io_ptw_tlb_itlb__DOT__normalPage_tlb_normal_fa__DOT___ptePerm_T));
        }
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__io_ptw_tlb_itlb__DOT__normalPage_tlb_normal_fa_io_w_valid) {
        if ((3U == (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__io_ptw_tlb_itlb__DOT__normalPage_tlb_normal_fa_io_w_bits_wayIdx))) {
            vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__io_ptw_tlb_itlb__DOT__normalPage_tlb_normal_fa__DOT__entries_3_perm_w 
                = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__io_ptw_tlb_itlb__DOT__normalPage_tlb_normal_fa__DOT___ptePerm_T) 
                         >> 1U));
        }
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__io_ptw_tlb_itlb__DOT__normalPage_tlb_normal_fa_io_w_valid) {
        if ((3U == (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__io_ptw_tlb_itlb__DOT__normalPage_tlb_normal_fa_io_w_bits_wayIdx))) {
            vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__io_ptw_tlb_itlb__DOT__normalPage_tlb_normal_fa__DOT__entries_3_perm_a 
                = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__io_ptw_tlb_itlb__DOT__normalPage_tlb_normal_fa__DOT___ptePerm_T) 
                         >> 5U));
        }
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__io_ptw_tlb_itlb__DOT__normalPage_tlb_normal_fa_io_w_valid) {
        if ((3U == (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__io_ptw_tlb_itlb__DOT__normalPage_tlb_normal_fa_io_w_bits_wayIdx))) {
            vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__io_ptw_tlb_itlb__DOT__normalPage_tlb_normal_fa__DOT__entries_3_perm_d 
                = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__io_ptw_tlb_itlb__DOT__normalPage_tlb_normal_fa__DOT___ptePerm_T) 
                         >> 6U));
        }
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__io_ptw_tlb_itlb__DOT__normalPage_tlb_normal_fa_io_w_valid) {
        if ((2U == (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__io_ptw_tlb_itlb__DOT__normalPage_tlb_normal_fa_io_w_bits_wayIdx))) {
            vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__io_ptw_tlb_itlb__DOT__normalPage_tlb_normal_fa__DOT__entries_2_perm_w 
                = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__io_ptw_tlb_itlb__DOT__normalPage_tlb_normal_fa__DOT___ptePerm_T) 
                         >> 1U));
        }
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__io_ptw_tlb_itlb__DOT__normalPage_tlb_normal_fa_io_w_valid) {
        if ((2U == (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__io_ptw_tlb_itlb__DOT__normalPage_tlb_normal_fa_io_w_bits_wayIdx))) {
            vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__io_ptw_tlb_itlb__DOT__normalPage_tlb_normal_fa__DOT__entries_2_perm_u 
                = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__io_ptw_tlb_itlb__DOT__normalPage_tlb_normal_fa__DOT___ptePerm_T) 
                         >> 3U));
        }
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__io_ptw_tlb_itlb__DOT__normalPage_tlb_normal_fa_io_w_valid) {
        if ((2U == (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__io_ptw_tlb_itlb__DOT__normalPage_tlb_normal_fa_io_w_bits_wayIdx))) {
            vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__io_ptw_tlb_itlb__DOT__normalPage_tlb_normal_fa__DOT__entries_2_perm_a 
                = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__io_ptw_tlb_itlb__DOT__normalPage_tlb_normal_fa__DOT___ptePerm_T) 
                         >> 5U));
        }
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__io_ptw_tlb_itlb__DOT__normalPage_tlb_normal_fa_io_w_valid) {
        if ((2U == (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__io_ptw_tlb_itlb__DOT__normalPage_tlb_normal_fa_io_w_bits_wayIdx))) {
            vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__io_ptw_tlb_itlb__DOT__normalPage_tlb_normal_fa__DOT__entries_2_perm_d 
                = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__io_ptw_tlb_itlb__DOT__normalPage_tlb_normal_fa__DOT___ptePerm_T) 
                         >> 6U));
        }
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__io_ptw_tlb_itlb__DOT__normalPage_tlb_normal_fa_io_w_valid) {
        if ((0U == (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__io_ptw_tlb_itlb__DOT__normalPage_tlb_normal_fa_io_w_bits_wayIdx))) {
            vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__io_ptw_tlb_itlb__DOT__normalPage_tlb_normal_fa__DOT__entries_0_perm_d 
                = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__io_ptw_tlb_itlb__DOT__normalPage_tlb_normal_fa__DOT___ptePerm_T) 
                         >> 6U));
        }
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__io_ptw_tlb_itlb__DOT__normalPage_tlb_normal_fa_io_w_valid) {
        if ((3U == (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__io_ptw_tlb_itlb__DOT__normalPage_tlb_normal_fa_io_w_bits_wayIdx))) {
            vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__io_ptw_tlb_itlb__DOT__normalPage_tlb_normal_fa__DOT__entries_3_perm_u 
                = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__io_ptw_tlb_itlb__DOT__normalPage_tlb_normal_fa__DOT___ptePerm_T) 
                         >> 3U));
        }
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__io_ptw_tlb_itlb__DOT__normalPage_tlb_normal_fa_io_w_valid) {
        if ((1U == (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__io_ptw_tlb_itlb__DOT__normalPage_tlb_normal_fa_io_w_bits_wayIdx))) {
            vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__io_ptw_tlb_itlb__DOT__normalPage_tlb_normal_fa__DOT__entries_1_perm_w 
                = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__io_ptw_tlb_itlb__DOT__normalPage_tlb_normal_fa__DOT___ptePerm_T) 
                         >> 1U));
        }
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__io_ptw_tlb_itlb__DOT__normalPage_tlb_normal_fa_io_w_valid) {
        if ((1U == (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__io_ptw_tlb_itlb__DOT__normalPage_tlb_normal_fa_io_w_bits_wayIdx))) {
            vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__io_ptw_tlb_itlb__DOT__normalPage_tlb_normal_fa__DOT__entries_1_perm_x 
                = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__io_ptw_tlb_itlb__DOT__normalPage_tlb_normal_fa__DOT___ptePerm_T) 
                         >> 2U));
        }
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__io_ptw_tlb_itlb__DOT__normalPage_tlb_normal_fa_io_w_valid) {
        if ((0U == (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__io_ptw_tlb_itlb__DOT__normalPage_tlb_normal_fa_io_w_bits_wayIdx))) {
            vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__io_ptw_tlb_itlb__DOT__normalPage_tlb_normal_fa__DOT__entries_0_perm_r 
                = (1U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__io_ptw_tlb_itlb__DOT__normalPage_tlb_normal_fa__DOT___ptePerm_T));
        }
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__io_ptw_tlb_itlb__DOT__normalPage_tlb_normal_fa_io_w_valid) {
        if ((2U == (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__io_ptw_tlb_itlb__DOT__normalPage_tlb_normal_fa_io_w_bits_wayIdx))) {
            vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__io_ptw_tlb_itlb__DOT__normalPage_tlb_normal_fa__DOT__entries_2_perm_x 
                = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__io_ptw_tlb_itlb__DOT__normalPage_tlb_normal_fa__DOT___ptePerm_T) 
                         >> 2U));
        }
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__io_ptw_tlb_itlb__DOT__normalPage_tlb_normal_fa_io_w_valid) {
        if ((0U == (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__io_ptw_tlb_itlb__DOT__normalPage_tlb_normal_fa_io_w_bits_wayIdx))) {
            vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__io_ptw_tlb_itlb__DOT__normalPage_tlb_normal_fa__DOT__entries_0_perm_a 
                = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__io_ptw_tlb_itlb__DOT__normalPage_tlb_normal_fa__DOT___ptePerm_T) 
                         >> 5U));
        }
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__io_ptw_tlb_itlb__DOT__normalPage_tlb_normal_fa_io_w_valid) {
        if ((0U == (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__io_ptw_tlb_itlb__DOT__normalPage_tlb_normal_fa_io_w_bits_wayIdx))) {
            vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__io_ptw_tlb_itlb__DOT__normalPage_tlb_normal_fa__DOT__entries_0_perm_w 
                = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__io_ptw_tlb_itlb__DOT__normalPage_tlb_normal_fa__DOT___ptePerm_T) 
                         >> 1U));
        }
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__io_ptw_tlb_itlb__DOT__normalPage_tlb_normal_fa_io_w_valid) {
        if ((2U == (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__io_ptw_tlb_itlb__DOT__normalPage_tlb_normal_fa_io_w_bits_wayIdx))) {
            vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__io_ptw_tlb_itlb__DOT__normalPage_tlb_normal_fa__DOT__entries_2_perm_r 
                = (1U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__io_ptw_tlb_itlb__DOT__normalPage_tlb_normal_fa__DOT___ptePerm_T));
        }
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__io_ptw_tlb_itlb__DOT__normalPage_tlb_normal_fa_io_w_valid) {
        if ((3U == (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__io_ptw_tlb_itlb__DOT__normalPage_tlb_normal_fa_io_w_bits_wayIdx))) {
            vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__io_ptw_tlb_itlb__DOT__normalPage_tlb_normal_fa__DOT__entries_3_perm_x 
                = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__io_ptw_tlb_itlb__DOT__normalPage_tlb_normal_fa__DOT___ptePerm_T) 
                         >> 2U));
        }
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__io_ptw_tlb_itlb__DOT__normalPage_tlb_normal_fa_io_w_valid) {
        if ((0U == (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__io_ptw_tlb_itlb__DOT__normalPage_tlb_normal_fa_io_w_bits_wayIdx))) {
            vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__io_ptw_tlb_itlb__DOT__normalPage_tlb_normal_fa__DOT__entries_0_perm_u 
                = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__io_ptw_tlb_itlb__DOT__normalPage_tlb_normal_fa__DOT___ptePerm_T) 
                         >> 3U));
        }
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__io_ptw_tlb_itlb__DOT__normalPage_tlb_normal_fa_io_w_valid) {
        if ((1U == (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__io_ptw_tlb_itlb__DOT__normalPage_tlb_normal_fa_io_w_bits_wayIdx))) {
            vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__io_ptw_tlb_itlb__DOT__normalPage_tlb_normal_fa__DOT__entries_1_perm_r 
                = (1U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__io_ptw_tlb_itlb__DOT__normalPage_tlb_normal_fa__DOT___ptePerm_T));
        }
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__io_ptw_tlb_itlb__DOT__normalPage_tlb_normal_fa_io_w_valid) {
        if ((1U == (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__io_ptw_tlb_itlb__DOT__normalPage_tlb_normal_fa_io_w_bits_wayIdx))) {
            vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__io_ptw_tlb_itlb__DOT__normalPage_tlb_normal_fa__DOT__entries_1_perm_a 
                = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__io_ptw_tlb_itlb__DOT__normalPage_tlb_normal_fa__DOT___ptePerm_T) 
                         >> 5U));
        }
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__io_ptw_tlb_itlb__DOT__normalPage_tlb_normal_fa_io_w_valid) {
        if ((0U == (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__io_ptw_tlb_itlb__DOT__normalPage_tlb_normal_fa_io_w_bits_wayIdx))) {
            vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__io_ptw_tlb_itlb__DOT__normalPage_tlb_normal_fa__DOT__entries_0_perm_x 
                = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__io_ptw_tlb_itlb__DOT__normalPage_tlb_normal_fa__DOT___ptePerm_T) 
                         >> 2U));
        }
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__io_ptw_tlb_itlb__DOT__normalPage_tlb_normal_fa_io_w_valid) {
        if ((1U == (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__io_ptw_tlb_itlb__DOT__normalPage_tlb_normal_fa_io_w_bits_wayIdx))) {
            vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__io_ptw_tlb_itlb__DOT__normalPage_tlb_normal_fa__DOT__entries_1_perm_d 
                = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__io_ptw_tlb_itlb__DOT__normalPage_tlb_normal_fa__DOT___ptePerm_T) 
                         >> 6U));
        }
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__io_ptw_tlb_itlb__DOT__normalPage_tlb_normal_fa_io_w_valid) {
        if ((1U == (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__io_ptw_tlb_itlb__DOT__normalPage_tlb_normal_fa_io_w_bits_wayIdx))) {
            vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__io_ptw_tlb_itlb__DOT__normalPage_tlb_normal_fa__DOT__entries_1_perm_u 
                = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__io_ptw_tlb_itlb__DOT__normalPage_tlb_normal_fa__DOT___ptePerm_T) 
                         >> 3U));
        }
    }
    if (vlTOPp->reset) {
        vlTOPp->__Vdly__SimTop__DOT__l_soc__DOT__misc__DOT__debugModule__DOT__debug__DOT__dmInner__DOT__dmInner__DOT__sb2tlOpt__DOT__d__DOT__value_1 = 0U;
    } else if (vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__debugModule__DOT__debug__DOT__dmInner__DOT__dmInner__DOT__sb2tlOpt__DOT__d__DOT__do_deq) {
        vlTOPp->__Vdly__SimTop__DOT__l_soc__DOT__misc__DOT__debugModule__DOT__debug__DOT__dmInner__DOT__dmInner__DOT__sb2tlOpt__DOT__d__DOT__value_1 
            = (1U & ((IData)(1U) + (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__debugModule__DOT__debug__DOT__dmInner__DOT__dmInner__DOT__sb2tlOpt__DOT__d__DOT__value_1)));
    }
    if (vlTOPp->reset) {
        vlTOPp->SimTop__DOT__l_simMMIO__DOT__intrGen__DOT__waddr_r = 0U;
    } else if (vlTOPp->SimTop__DOT__l_simMMIO__DOT__intrGen__DOT___T_1) {
        vlTOPp->SimTop__DOT__l_simMMIO__DOT__intrGen__DOT__waddr_r 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_3__DOT__bundleOut_0_aw_deq__DOT__ram_addr_io_deq_bits_MPORT_data;
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule__DOT__r_2292 
            = (1U & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule__DOT__pp_32[1U] 
                     >> 0x1eU));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule__DOT__r_17 
            = (1U & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule__DOT__pp_3[0U] 
                     >> 1U));
    }
    if (((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__pma__DOT__out_back__DOT__maybe_full)) 
         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__pma__DOT__out_back_io_enq_valid))) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__misc__DOT__pma__DOT__out_back__DOT__ram_extra_tlrr_extra_size__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_9__DOT__bundleOut_0_a_q__DOT__ram_size
            [vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_9__DOT__bundleOut_0_a_q__DOT__value_1];
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__misc__DOT__pma__DOT__out_back__DOT__ram_extra_tlrr_extra_size__v0 = 1U;
    }
    if (((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__pma__DOT__out_back__DOT__maybe_full)) 
         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__pma__DOT__out_back_io_enq_valid))) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__misc__DOT__pma__DOT__out_back__DOT__ram_extra_tlrr_extra_source__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_9__DOT__bundleOut_0_a_q__DOT__ram_source
            [vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_9__DOT__bundleOut_0_a_q__DOT__value_1];
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__misc__DOT__pma__DOT__out_back__DOT__ram_extra_tlrr_extra_source__v0 = 1U;
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__r_404 
            = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__c53_504__DOT__CSA3_2_1__DOT__temp_0) 
                     >> 1U));
    }
    unsigned int rhs16 = 1U;
IData rhs17 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_6__DOT___GEN_7);
unsigned int rhs18 = (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT___nestedWb_b_toN_T_2) 
                & (1U == (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__bc_mshr_io_tasks_dir_write_bits_data_state)))
                ? rhs16 : rhs17);
IData rhs19 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_6__DOT___GEN_7);
vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_6__DOT__meta_reg_state 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_6__DOT__change_meta)
            ? rhs18
            : rhs19);
    unsigned int rhs20 = 1U;
IData rhs21 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_7__DOT___GEN_7);
unsigned int rhs22 = (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT___nestedWb_b_toN_T_2) 
                & (1U == (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__bc_mshr_io_tasks_dir_write_bits_data_state)))
                ? rhs20 : rhs21);
IData rhs23 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_7__DOT___GEN_7);
vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_7__DOT__meta_reg_state 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_7__DOT__change_meta)
            ? rhs22
            : rhs23);
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__r_111 
            = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__c22_37__DOT__temp_0) 
                     >> 1U));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__r_110 
            = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__c53_387__DOT__CSA3_2_1__DOT__temp_0) 
                     >> 1U));
    }
    if (((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__buffers_4__DOT__bundleOut_0_a_q__DOT__full)) 
         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__xbar_1_auto_out_0_a_valid))) {
        IData rhs24 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__buffers__DOT__bundleOut_0_a_q__DOT__ram_mask_io_deq_bits_MPORT_data);
unsigned int rhs25 = 0U;
IData rhs26 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__buffers_2__DOT__bundleOut_0_a_q__DOT__ram_mask_io_deq_bits_MPORT_data);
unsigned int rhs27 = 0U;
vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__buffers_4__DOT__bundleOut_0_a_q__DOT__ram_mask__v0 
            = (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__xbar_1__DOT__muxStateEarly___05F0)
                 ? rhs24
                 : rhs25) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__xbar_1__DOT__muxStateEarly___05F1)
                           ? rhs26
                           : rhs27));
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__buffers_4__DOT__bundleOut_0_a_q__DOT__ram_mask__v0 = 1U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__buffers_4__DOT__bundleOut_0_a_q__DOT__ram_mask__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__buffers_4__DOT__bundleOut_0_a_q__DOT__value;
    }
    if (((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__buffers_4__DOT__bundleOut_0_a_q__DOT__full)) 
         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__xbar_1_auto_out_0_a_valid))) {
        IData rhs28 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__buffers__DOT__bundleOut_0_a_q__DOT__ram_opcode_io_deq_bits_MPORT_data);
unsigned int rhs29 = 0U;
IData rhs30 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__buffers_2__DOT__bundleOut_0_a_q__DOT__ram_opcode_io_deq_bits_MPORT_data);
unsigned int rhs31 = 0U;
vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__buffers_4__DOT__bundleOut_0_a_q__DOT__ram_opcode__v0 
            = (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__xbar_1__DOT__muxStateEarly___05F0)
                 ? rhs28
                 : rhs29) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__xbar_1__DOT__muxStateEarly___05F1)
                           ? rhs30
                           : rhs31));
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__buffers_4__DOT__bundleOut_0_a_q__DOT__ram_opcode__v0 = 1U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__buffers_4__DOT__bundleOut_0_a_q__DOT__ram_opcode__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__buffers_4__DOT__bundleOut_0_a_q__DOT__value;
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__r_459 
            = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__c53_523__DOT__CSA3_2_1__DOT__temp_0) 
                     >> 1U));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__r_458 
            = (1U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__c53_524__DOT__CSA3_2_1__DOT__temp_0));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_3_13 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_7_41) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_6_2));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_1_13 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_3_41) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_2_2));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_5_13 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_11_41) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_10_2));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_7_13 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_15_41) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_14_2));
    }
    unsigned int rhs32 = ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT___nestedWb_b_toN_T_2) 
                   & (0U == (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__bc_mshr_io_tasks_dir_write_bits_data_state)))) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_8__DOT___GEN_4));
IData rhs33 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_8__DOT___GEN_4);
vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_8__DOT__meta_reg_hit 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_8__DOT__change_meta)
            ? rhs32
            : rhs33);
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__add_pipe__DOT___T_22) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__add_pipe__DOT__s2_io_in_r_1_special_case_bits_nan 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__add_pipe__DOT__s1_1__DOT__special_path_hasNaN) 
               | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__add_pipe__DOT__s1_1__DOT__special_path_inf_iv));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__add_pipe__DOT___T_22) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__add_pipe__DOT__s2_io_in_r_special_case_bits_nan 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__add_pipe__DOT__s1_0__DOT__special_path_hasNaN) 
               | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__add_pipe__DOT__s1_0__DOT__special_path_inf_iv));
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4_1__DOT__queue_arw_deq__DOT__maybe_full)
          ? (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4_1__DOT__queue_arw_deq__DOT___do_enq_T)
          : (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4_1__DOT__queue_arw_deq__DOT___GEN_20))) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4_1__DOT__queue_arw_deq__DOT__ram_id__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_4__DOT__bundleOut_0_a_q__DOT__ram_source_io_deq_bits_MPORT_data;
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4_1__DOT__queue_arw_deq__DOT__ram_id__v0 = 1U;
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__r_5 
            = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__c22_28__DOT__temp_0) 
                     >> 1U));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__r_4 
            = (1U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__c22_29__DOT__temp_0));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__mshrAlloc_io_alloc_6_valid) {
        IData rhs34 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__buffers__DOT__bundleOut_0_c_q__DOT__ram_param_io_deq_bits_MPORT_data);
IData rhs35 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__mshrAlloc__DOT___request_bits_T_param);
vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_6__DOT__req_param 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sinkC_io_alloc_valid)
                ? rhs34
                : rhs35);
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__mshrAlloc_io_alloc_7_valid) {
        IData rhs36 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__buffers__DOT__bundleOut_0_c_q__DOT__ram_param_io_deq_bits_MPORT_data);
IData rhs37 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__mshrAlloc__DOT___request_bits_T_param);
vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_7__DOT__req_param 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sinkC_io_alloc_valid)
                ? rhs36
                : rhs37);
    }
    if (((((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_0_52_valid) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_1_52_valid)) 
          | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_2_52_valid)) 
         | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_3_52_valid))) {
        IData rhs38 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs39 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_52_T_71) 
                                                >> 4U);
IData rhs40 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_52_T_71) 
                                                 >> 3U);
IData rhs41 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
unsigned int rhs42 = ((4U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                              >> 1U)) 
                                          << 2U)) | 
                                   ((2U & (((2U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                             ? rhs38
                                             : rhs39) 
                                           << 1U)) 
                                    | (1U & ((2U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                              ? rhs40
                                              : rhs41))));
IData rhs43 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_52_T_71) 
                                   >> 3U);
IData rhs44 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs45 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_52_T_71) 
                                                         >> 1U);
IData rhs46 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_52_T_71);
IData rhs47 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs48 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_52_T_71);
unsigned int rhs49 = ((4U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                            >> 1U)) 
                                        << 2U)) | (
                                                   (2U 
                                                    & (((2U 
                                                         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                                         ? 
                                                        rhs44
                                                         : 
                                                        rhs45) 
                                                       << 1U)) 
                                                   | (1U 
                                                      & ((2U 
                                                          & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                                          ? rhs46
                                                          : 
                                                         rhs47))));
IData rhs50 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_52_T_46);
IData rhs51 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_52_T_23);
IData rhs52 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_52_T_70);
IData rhs53 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_1_52_valid)
                        ? rhs50
                        : rhs51);
unsigned int rhs54 = ((0x40U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                 >> 2U)) << 6U)) | 
                   ((0x38U & (((4U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                ? rhs42
                                : rhs43) << 3U)) 
                    | (7U & ((4U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                              ? rhs48
                              : rhs49))));
IData rhs55 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_2_52_valid)
                    ? rhs52
                    : rhs53);
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__state_vec_52 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_3_52_valid)
                ? rhs54
                : rhs55);
    }
    if (((((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_0_50_valid) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_1_50_valid)) 
          | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_2_50_valid)) 
         | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_3_50_valid))) {
        IData rhs56 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs57 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_50_T_71) 
                                                >> 4U);
IData rhs58 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_50_T_71) 
                                                 >> 3U);
IData rhs59 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
unsigned int rhs60 = ((4U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                              >> 1U)) 
                                          << 2U)) | 
                                   ((2U & (((2U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                             ? rhs56
                                             : rhs57) 
                                           << 1U)) 
                                    | (1U & ((2U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                              ? rhs58
                                              : rhs59))));
IData rhs61 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_50_T_71) 
                                   >> 3U);
IData rhs62 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs63 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_50_T_71) 
                                                         >> 1U);
IData rhs64 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_50_T_71);
IData rhs65 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs66 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_50_T_71);
unsigned int rhs67 = ((4U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                            >> 1U)) 
                                        << 2U)) | (
                                                   (2U 
                                                    & (((2U 
                                                         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                                         ? 
                                                        rhs62
                                                         : 
                                                        rhs63) 
                                                       << 1U)) 
                                                   | (1U 
                                                      & ((2U 
                                                          & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                                          ? rhs64
                                                          : 
                                                         rhs65))));
IData rhs68 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_50_T_46);
IData rhs69 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_50_T_23);
IData rhs70 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_50_T_70);
IData rhs71 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_1_50_valid)
                        ? rhs68
                        : rhs69);
unsigned int rhs72 = ((0x40U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                 >> 2U)) << 6U)) | 
                   ((0x38U & (((4U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                ? rhs60
                                : rhs61) << 3U)) 
                    | (7U & ((4U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                              ? rhs66
                              : rhs67))));
IData rhs73 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_2_50_valid)
                    ? rhs70
                    : rhs71);
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__state_vec_50 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_3_50_valid)
                ? rhs72
                : rhs73);
    }
    if (((((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_0_47_valid) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_1_47_valid)) 
          | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_2_47_valid)) 
         | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_3_47_valid))) {
        IData rhs74 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs75 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_47_T_71) 
                                                >> 4U);
IData rhs76 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_47_T_71) 
                                                 >> 3U);
IData rhs77 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
unsigned int rhs78 = ((4U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                              >> 1U)) 
                                          << 2U)) | 
                                   ((2U & (((2U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                             ? rhs74
                                             : rhs75) 
                                           << 1U)) 
                                    | (1U & ((2U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                              ? rhs76
                                              : rhs77))));
IData rhs79 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_47_T_71) 
                                   >> 3U);
IData rhs80 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs81 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_47_T_71) 
                                                         >> 1U);
IData rhs82 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_47_T_71);
IData rhs83 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs84 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_47_T_71);
unsigned int rhs85 = ((4U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                            >> 1U)) 
                                        << 2U)) | (
                                                   (2U 
                                                    & (((2U 
                                                         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                                         ? 
                                                        rhs80
                                                         : 
                                                        rhs81) 
                                                       << 1U)) 
                                                   | (1U 
                                                      & ((2U 
                                                          & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                                          ? rhs82
                                                          : 
                                                         rhs83))));
IData rhs86 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_47_T_46);
IData rhs87 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_47_T_23);
IData rhs88 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_47_T_70);
IData rhs89 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_1_47_valid)
                        ? rhs86
                        : rhs87);
unsigned int rhs90 = ((0x40U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                 >> 2U)) << 6U)) | 
                   ((0x38U & (((4U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                ? rhs78
                                : rhs79) << 3U)) 
                    | (7U & ((4U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                              ? rhs84
                              : rhs85))));
IData rhs91 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_2_47_valid)
                    ? rhs88
                    : rhs89);
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__state_vec_47 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_3_47_valid)
                ? rhs90
                : rhs91);
    }
    if (((((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_0_46_valid) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_1_46_valid)) 
          | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_2_46_valid)) 
         | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_3_46_valid))) {
        IData rhs92 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs93 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_46_T_71) 
                                                >> 4U);
IData rhs94 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_46_T_71) 
                                                 >> 3U);
IData rhs95 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
unsigned int rhs96 = ((4U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                              >> 1U)) 
                                          << 2U)) | 
                                   ((2U & (((2U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                             ? rhs92
                                             : rhs93) 
                                           << 1U)) 
                                    | (1U & ((2U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                              ? rhs94
                                              : rhs95))));
IData rhs97 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_46_T_71) 
                                   >> 3U);
IData rhs98 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs99 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_46_T_71) 
                                                         >> 1U);
IData rhs100 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_46_T_71);
IData rhs101 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs102 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_46_T_71);
unsigned int rhs103 = ((4U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                            >> 1U)) 
                                        << 2U)) | (
                                                   (2U 
                                                    & (((2U 
                                                         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                                         ? 
                                                        rhs98
                                                         : 
                                                        rhs99) 
                                                       << 1U)) 
                                                   | (1U 
                                                      & ((2U 
                                                          & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                                          ? rhs100
                                                          : 
                                                         rhs101))));
IData rhs104 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_46_T_46);
IData rhs105 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_46_T_23);
IData rhs106 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_46_T_70);
IData rhs107 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_1_46_valid)
                        ? rhs104
                        : rhs105);
unsigned int rhs108 = ((0x40U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                 >> 2U)) << 6U)) | 
                   ((0x38U & (((4U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                ? rhs96
                                : rhs97) << 3U)) 
                    | (7U & ((4U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                              ? rhs102
                              : rhs103))));
IData rhs109 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_2_46_valid)
                    ? rhs106
                    : rhs107);
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__state_vec_46 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_3_46_valid)
                ? rhs108
                : rhs109);
    }
    if (((((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_0_43_valid) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_1_43_valid)) 
          | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_2_43_valid)) 
         | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_3_43_valid))) {
        IData rhs110 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs111 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_43_T_71) 
                                                >> 4U);
IData rhs112 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_43_T_71) 
                                                 >> 3U);
IData rhs113 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
unsigned int rhs114 = ((4U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                              >> 1U)) 
                                          << 2U)) | 
                                   ((2U & (((2U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                             ? rhs110
                                             : rhs111) 
                                           << 1U)) 
                                    | (1U & ((2U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                              ? rhs112
                                              : rhs113))));
IData rhs115 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_43_T_71) 
                                   >> 3U);
IData rhs116 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs117 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_43_T_71) 
                                                         >> 1U);
IData rhs118 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_43_T_71);
IData rhs119 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs120 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_43_T_71);
unsigned int rhs121 = ((4U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                            >> 1U)) 
                                        << 2U)) | (
                                                   (2U 
                                                    & (((2U 
                                                         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                                         ? 
                                                        rhs116
                                                         : 
                                                        rhs117) 
                                                       << 1U)) 
                                                   | (1U 
                                                      & ((2U 
                                                          & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                                          ? rhs118
                                                          : 
                                                         rhs119))));
IData rhs122 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_43_T_46);
IData rhs123 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_43_T_23);
IData rhs124 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_43_T_70);
IData rhs125 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_1_43_valid)
                        ? rhs122
                        : rhs123);
unsigned int rhs126 = ((0x40U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                 >> 2U)) << 6U)) | 
                   ((0x38U & (((4U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                ? rhs114
                                : rhs115) << 3U)) 
                    | (7U & ((4U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                              ? rhs120
                              : rhs121))));
IData rhs127 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_2_43_valid)
                    ? rhs124
                    : rhs125);
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__state_vec_43 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_3_43_valid)
                ? rhs126
                : rhs127);
    }
    if (((((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_0_44_valid) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_1_44_valid)) 
          | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_2_44_valid)) 
         | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_3_44_valid))) {
        IData rhs128 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs129 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_44_T_71) 
                                                >> 4U);
IData rhs130 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_44_T_71) 
                                                 >> 3U);
IData rhs131 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
unsigned int rhs132 = ((4U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                              >> 1U)) 
                                          << 2U)) | 
                                   ((2U & (((2U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                             ? rhs128
                                             : rhs129) 
                                           << 1U)) 
                                    | (1U & ((2U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                              ? rhs130
                                              : rhs131))));
IData rhs133 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_44_T_71) 
                                   >> 3U);
IData rhs134 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs135 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_44_T_71) 
                                                         >> 1U);
IData rhs136 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_44_T_71);
IData rhs137 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs138 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_44_T_71);
unsigned int rhs139 = ((4U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                            >> 1U)) 
                                        << 2U)) | (
                                                   (2U 
                                                    & (((2U 
                                                         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                                         ? 
                                                        rhs134
                                                         : 
                                                        rhs135) 
                                                       << 1U)) 
                                                   | (1U 
                                                      & ((2U 
                                                          & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                                          ? rhs136
                                                          : 
                                                         rhs137))));
IData rhs140 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_44_T_46);
IData rhs141 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_44_T_23);
IData rhs142 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_44_T_70);
IData rhs143 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_1_44_valid)
                        ? rhs140
                        : rhs141);
unsigned int rhs144 = ((0x40U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                 >> 2U)) << 6U)) | 
                   ((0x38U & (((4U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                ? rhs132
                                : rhs133) << 3U)) 
                    | (7U & ((4U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                              ? rhs138
                              : rhs139))));
IData rhs145 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_2_44_valid)
                    ? rhs142
                    : rhs143);
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__state_vec_44 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_3_44_valid)
                ? rhs144
                : rhs145);
    }
    if (((((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_0_49_valid) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_1_49_valid)) 
          | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_2_49_valid)) 
         | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_3_49_valid))) {
        IData rhs146 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs147 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_49_T_71) 
                                                >> 4U);
IData rhs148 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_49_T_71) 
                                                 >> 3U);
IData rhs149 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
unsigned int rhs150 = ((4U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                              >> 1U)) 
                                          << 2U)) | 
                                   ((2U & (((2U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                             ? rhs146
                                             : rhs147) 
                                           << 1U)) 
                                    | (1U & ((2U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                              ? rhs148
                                              : rhs149))));
IData rhs151 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_49_T_71) 
                                   >> 3U);
IData rhs152 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs153 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_49_T_71) 
                                                         >> 1U);
IData rhs154 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_49_T_71);
IData rhs155 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs156 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_49_T_71);
unsigned int rhs157 = ((4U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                            >> 1U)) 
                                        << 2U)) | (
                                                   (2U 
                                                    & (((2U 
                                                         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                                         ? 
                                                        rhs152
                                                         : 
                                                        rhs153) 
                                                       << 1U)) 
                                                   | (1U 
                                                      & ((2U 
                                                          & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                                          ? rhs154
                                                          : 
                                                         rhs155))));
IData rhs158 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_49_T_46);
IData rhs159 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_49_T_23);
IData rhs160 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_49_T_70);
IData rhs161 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_1_49_valid)
                        ? rhs158
                        : rhs159);
unsigned int rhs162 = ((0x40U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                 >> 2U)) << 6U)) | 
                   ((0x38U & (((4U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                ? rhs150
                                : rhs151) << 3U)) 
                    | (7U & ((4U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                              ? rhs156
                              : rhs157))));
IData rhs163 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_2_49_valid)
                    ? rhs160
                    : rhs161);
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__state_vec_49 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_3_49_valid)
                ? rhs162
                : rhs163);
    }
    if (((((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_0_45_valid) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_1_45_valid)) 
          | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_2_45_valid)) 
         | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_3_45_valid))) {
        IData rhs164 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs165 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_45_T_71) 
                                                >> 4U);
IData rhs166 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_45_T_71) 
                                                 >> 3U);
IData rhs167 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
unsigned int rhs168 = ((4U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                              >> 1U)) 
                                          << 2U)) | 
                                   ((2U & (((2U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                             ? rhs164
                                             : rhs165) 
                                           << 1U)) 
                                    | (1U & ((2U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                              ? rhs166
                                              : rhs167))));
IData rhs169 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_45_T_71) 
                                   >> 3U);
IData rhs170 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs171 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_45_T_71) 
                                                         >> 1U);
IData rhs172 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_45_T_71);
IData rhs173 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs174 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_45_T_71);
unsigned int rhs175 = ((4U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                            >> 1U)) 
                                        << 2U)) | (
                                                   (2U 
                                                    & (((2U 
                                                         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                                         ? 
                                                        rhs170
                                                         : 
                                                        rhs171) 
                                                       << 1U)) 
                                                   | (1U 
                                                      & ((2U 
                                                          & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                                          ? rhs172
                                                          : 
                                                         rhs173))));
IData rhs176 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_45_T_46);
IData rhs177 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_45_T_23);
IData rhs178 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_45_T_70);
IData rhs179 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_1_45_valid)
                        ? rhs176
                        : rhs177);
unsigned int rhs180 = ((0x40U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                 >> 2U)) << 6U)) | 
                   ((0x38U & (((4U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                ? rhs168
                                : rhs169) << 3U)) 
                    | (7U & ((4U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                              ? rhs174
                              : rhs175))));
IData rhs181 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_2_45_valid)
                    ? rhs178
                    : rhs179);
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__state_vec_45 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_3_45_valid)
                ? rhs180
                : rhs181);
    }
    if (((((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_0_48_valid) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_1_48_valid)) 
          | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_2_48_valid)) 
         | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_3_48_valid))) {
        IData rhs182 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs183 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_48_T_71) 
                                                >> 4U);
IData rhs184 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_48_T_71) 
                                                 >> 3U);
IData rhs185 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
unsigned int rhs186 = ((4U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                              >> 1U)) 
                                          << 2U)) | 
                                   ((2U & (((2U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                             ? rhs182
                                             : rhs183) 
                                           << 1U)) 
                                    | (1U & ((2U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                              ? rhs184
                                              : rhs185))));
IData rhs187 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_48_T_71) 
                                   >> 3U);
IData rhs188 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs189 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_48_T_71) 
                                                         >> 1U);
IData rhs190 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_48_T_71);
IData rhs191 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs192 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_48_T_71);
unsigned int rhs193 = ((4U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                            >> 1U)) 
                                        << 2U)) | (
                                                   (2U 
                                                    & (((2U 
                                                         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                                         ? 
                                                        rhs188
                                                         : 
                                                        rhs189) 
                                                       << 1U)) 
                                                   | (1U 
                                                      & ((2U 
                                                          & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                                          ? rhs190
                                                          : 
                                                         rhs191))));
IData rhs194 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_48_T_46);
IData rhs195 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_48_T_23);
IData rhs196 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_48_T_70);
IData rhs197 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_1_48_valid)
                        ? rhs194
                        : rhs195);
unsigned int rhs198 = ((0x40U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                 >> 2U)) << 6U)) | 
                   ((0x38U & (((4U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                ? rhs186
                                : rhs187) << 3U)) 
                    | (7U & ((4U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                              ? rhs192
                              : rhs193))));
IData rhs199 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_2_48_valid)
                    ? rhs196
                    : rhs197);
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__state_vec_48 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_3_48_valid)
                ? rhs198
                : rhs199);
    }
    if (((((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_0_42_valid) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_1_42_valid)) 
          | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_2_42_valid)) 
         | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_3_42_valid))) {
        IData rhs200 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs201 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_42_T_71) 
                                                >> 4U);
IData rhs202 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_42_T_71) 
                                                 >> 3U);
IData rhs203 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
unsigned int rhs204 = ((4U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                              >> 1U)) 
                                          << 2U)) | 
                                   ((2U & (((2U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                             ? rhs200
                                             : rhs201) 
                                           << 1U)) 
                                    | (1U & ((2U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                              ? rhs202
                                              : rhs203))));
IData rhs205 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_42_T_71) 
                                   >> 3U);
IData rhs206 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs207 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_42_T_71) 
                                                         >> 1U);
IData rhs208 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_42_T_71);
IData rhs209 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs210 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_42_T_71);
unsigned int rhs211 = ((4U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                            >> 1U)) 
                                        << 2U)) | (
                                                   (2U 
                                                    & (((2U 
                                                         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                                         ? 
                                                        rhs206
                                                         : 
                                                        rhs207) 
                                                       << 1U)) 
                                                   | (1U 
                                                      & ((2U 
                                                          & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                                          ? rhs208
                                                          : 
                                                         rhs209))));
IData rhs212 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_42_T_46);
IData rhs213 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_42_T_23);
IData rhs214 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_42_T_70);
IData rhs215 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_1_42_valid)
                        ? rhs212
                        : rhs213);
unsigned int rhs216 = ((0x40U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                 >> 2U)) << 6U)) | 
                   ((0x38U & (((4U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                ? rhs204
                                : rhs205) << 3U)) 
                    | (7U & ((4U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                              ? rhs210
                              : rhs211))));
IData rhs217 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_2_42_valid)
                    ? rhs214
                    : rhs215);
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__state_vec_42 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_3_42_valid)
                ? rhs216
                : rhs217);
    }
    if (((((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_0_41_valid) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_1_41_valid)) 
          | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_2_41_valid)) 
         | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_3_41_valid))) {
        IData rhs218 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs219 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_41_T_71) 
                                                >> 4U);
IData rhs220 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_41_T_71) 
                                                 >> 3U);
IData rhs221 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
unsigned int rhs222 = ((4U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                              >> 1U)) 
                                          << 2U)) | 
                                   ((2U & (((2U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                             ? rhs218
                                             : rhs219) 
                                           << 1U)) 
                                    | (1U & ((2U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                              ? rhs220
                                              : rhs221))));
IData rhs223 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_41_T_71) 
                                   >> 3U);
IData rhs224 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs225 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_41_T_71) 
                                                         >> 1U);
IData rhs226 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_41_T_71);
IData rhs227 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs228 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_41_T_71);
unsigned int rhs229 = ((4U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                            >> 1U)) 
                                        << 2U)) | (
                                                   (2U 
                                                    & (((2U 
                                                         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                                         ? 
                                                        rhs224
                                                         : 
                                                        rhs225) 
                                                       << 1U)) 
                                                   | (1U 
                                                      & ((2U 
                                                          & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                                          ? rhs226
                                                          : 
                                                         rhs227))));
IData rhs230 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_41_T_46);
IData rhs231 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_41_T_23);
IData rhs232 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_41_T_70);
IData rhs233 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_1_41_valid)
                        ? rhs230
                        : rhs231);
unsigned int rhs234 = ((0x40U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                 >> 2U)) << 6U)) | 
                   ((0x38U & (((4U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                ? rhs222
                                : rhs223) << 3U)) 
                    | (7U & ((4U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                              ? rhs228
                              : rhs229))));
IData rhs235 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_2_41_valid)
                    ? rhs232
                    : rhs233);
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__state_vec_41 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_3_41_valid)
                ? rhs234
                : rhs235);
    }
    if (((((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_0_51_valid) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_1_51_valid)) 
          | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_2_51_valid)) 
         | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_3_51_valid))) {
        IData rhs236 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs237 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_51_T_71) 
                                                >> 4U);
IData rhs238 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_51_T_71) 
                                                 >> 3U);
IData rhs239 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
unsigned int rhs240 = ((4U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                              >> 1U)) 
                                          << 2U)) | 
                                   ((2U & (((2U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                             ? rhs236
                                             : rhs237) 
                                           << 1U)) 
                                    | (1U & ((2U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                              ? rhs238
                                              : rhs239))));
IData rhs241 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_51_T_71) 
                                   >> 3U);
IData rhs242 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs243 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_51_T_71) 
                                                         >> 1U);
IData rhs244 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_51_T_71);
IData rhs245 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs246 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_51_T_71);
unsigned int rhs247 = ((4U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                            >> 1U)) 
                                        << 2U)) | (
                                                   (2U 
                                                    & (((2U 
                                                         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                                         ? 
                                                        rhs242
                                                         : 
                                                        rhs243) 
                                                       << 1U)) 
                                                   | (1U 
                                                      & ((2U 
                                                          & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                                          ? rhs244
                                                          : 
                                                         rhs245))));
IData rhs248 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_51_T_46);
IData rhs249 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_51_T_23);
IData rhs250 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_51_T_70);
IData rhs251 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_1_51_valid)
                        ? rhs248
                        : rhs249);
unsigned int rhs252 = ((0x40U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                 >> 2U)) << 6U)) | 
                   ((0x38U & (((4U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                ? rhs240
                                : rhs241) << 3U)) 
                    | (7U & ((4U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                              ? rhs246
                              : rhs247))));
IData rhs253 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_2_51_valid)
                    ? rhs250
                    : rhs251);
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__state_vec_51 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_3_51_valid)
                ? rhs252
                : rhs253);
    }
    if (((((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_0_40_valid) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_1_40_valid)) 
          | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_2_40_valid)) 
         | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_3_40_valid))) {
        IData rhs254 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs255 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_40_T_71) 
                                                >> 4U);
IData rhs256 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_40_T_71) 
                                                 >> 3U);
IData rhs257 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
unsigned int rhs258 = ((4U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                              >> 1U)) 
                                          << 2U)) | 
                                   ((2U & (((2U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                             ? rhs254
                                             : rhs255) 
                                           << 1U)) 
                                    | (1U & ((2U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                              ? rhs256
                                              : rhs257))));
IData rhs259 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_40_T_71) 
                                   >> 3U);
IData rhs260 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs261 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_40_T_71) 
                                                         >> 1U);
IData rhs262 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_40_T_71);
IData rhs263 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs264 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_40_T_71);
unsigned int rhs265 = ((4U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                            >> 1U)) 
                                        << 2U)) | (
                                                   (2U 
                                                    & (((2U 
                                                         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                                         ? 
                                                        rhs260
                                                         : 
                                                        rhs261) 
                                                       << 1U)) 
                                                   | (1U 
                                                      & ((2U 
                                                          & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                                          ? rhs262
                                                          : 
                                                         rhs263))));
IData rhs266 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_40_T_46);
IData rhs267 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_40_T_23);
IData rhs268 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_40_T_70);
IData rhs269 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_1_40_valid)
                        ? rhs266
                        : rhs267);
unsigned int rhs270 = ((0x40U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                 >> 2U)) << 6U)) | 
                   ((0x38U & (((4U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                ? rhs258
                                : rhs259) << 3U)) 
                    | (7U & ((4U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                              ? rhs264
                              : rhs265))));
IData rhs271 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_2_40_valid)
                    ? rhs268
                    : rhs269);
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__state_vec_40 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_3_40_valid)
                ? rhs270
                : rhs271);
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__iaesSboxMid_6_14 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_29_44) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_28_5));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__iaesSboxMid_4_14 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_25_44) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_24_5));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__iaesSboxMid_0_14 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_17_44) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_16_5));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__iaesSboxMid_2_14 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_21_44) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_20_5));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__icache__DOT__mainPipe__DOT__s1_fire) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__icache__DOT__mainPipe__DOT__s2_tag_match_vec_1_2 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__icache__DOT__mainPipe__DOT__s1_tag_match_vec_1_2;
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__icache__DOT__mainPipe__DOT__s1_fire) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__icache__DOT__mainPipe__DOT__s2_tag_match_vec_1_5 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__icache__DOT__mainPipe__DOT__s1_tag_match_vec_1_5;
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__icache__DOT__mainPipe__DOT__s1_fire) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__icache__DOT__mainPipe__DOT__s2_tag_match_vec_0_5 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__icache__DOT__mainPipe__DOT__s1_tag_match_vec_0_5;
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__icache__DOT__mainPipe__DOT__s1_fire) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__icache__DOT__mainPipe__DOT__s2_tag_match_vec_1_0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__icache__DOT__mainPipe__DOT__s1_tag_match_vec_1_0;
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__icache__DOT__mainPipe__DOT__s1_fire) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__icache__DOT__mainPipe__DOT__s2_tag_match_vec_1_4 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__icache__DOT__mainPipe__DOT__s1_tag_match_vec_1_4;
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__icache__DOT__mainPipe__DOT__s1_fire) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__icache__DOT__mainPipe__DOT__s2_tag_match_vec_1_6 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__icache__DOT__mainPipe__DOT__s1_tag_match_vec_1_6;
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__icache__DOT__mainPipe__DOT__s1_fire) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__icache__DOT__mainPipe__DOT__s2_tag_match_vec_0_0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__icache__DOT__mainPipe__DOT__s1_tag_match_vec_0_0;
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__icache__DOT__mainPipe__DOT__s1_fire) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__icache__DOT__mainPipe__DOT__s2_tag_match_vec_0_2 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__icache__DOT__mainPipe__DOT__s1_tag_match_vec_0_2;
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__icache__DOT__mainPipe__DOT__s1_fire) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__icache__DOT__mainPipe__DOT__s2_tag_match_vec_0_4 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__icache__DOT__mainPipe__DOT__s1_tag_match_vec_0_4;
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__icache__DOT__mainPipe__DOT__s1_fire) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__icache__DOT__mainPipe__DOT__s2_tag_match_vec_0_3 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__icache__DOT__mainPipe__DOT__s1_tag_match_vec_0_3;
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__icache__DOT__mainPipe__DOT__s1_fire) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__icache__DOT__mainPipe__DOT__s2_tag_match_vec_1_1 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__icache__DOT__mainPipe__DOT__s1_tag_match_vec_1_1;
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__icache__DOT__mainPipe__DOT__s1_fire) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__icache__DOT__mainPipe__DOT__s2_tag_match_vec_1_7 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__icache__DOT__mainPipe__DOT__s1_tag_match_vec_1_7;
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__icache__DOT__mainPipe__DOT__s1_fire) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__icache__DOT__mainPipe__DOT__s2_tag_match_vec_0_6 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__icache__DOT__mainPipe__DOT__s1_tag_match_vec_0_6;
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__icache__DOT__mainPipe__DOT__s1_fire) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__icache__DOT__mainPipe__DOT__s2_tag_match_vec_0_1 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__icache__DOT__mainPipe__DOT__s1_tag_match_vec_0_1;
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__icache__DOT__mainPipe__DOT__s1_fire) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__icache__DOT__mainPipe__DOT__s2_tag_match_vec_0_7 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__icache__DOT__mainPipe__DOT__s1_tag_match_vec_0_7;
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__icache__DOT__mainPipe__DOT__s1_fire) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__icache__DOT__mainPipe__DOT__s2_tag_match_vec_1_3 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__icache__DOT__mainPipe__DOT__s1_tag_match_vec_1_3;
    }
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_0__DOT__array__DOT__array__DOT__array_6_ext__DOT__RW0_random 
        = VL_RANDOM_I(32);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_1__DOT__array__DOT__array__DOT__array_6_ext__DOT__RW0_random 
        = VL_RANDOM_I(32);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_2__DOT__array__DOT__array__DOT__array_6_ext__DOT__RW0_random 
        = VL_RANDOM_I(32);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_3__DOT__array__DOT__array__DOT__array_6_ext__DOT__RW0_random 
        = VL_RANDOM_I(32);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_4__DOT__array__DOT__array__DOT__array_6_ext__DOT__RW0_random 
        = VL_RANDOM_I(32);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_5__DOT__array__DOT__array__DOT__array_6_ext__DOT__RW0_random 
        = VL_RANDOM_I(32);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_6__DOT__array__DOT__array__DOT__array_6_ext__DOT__RW0_random 
        = VL_RANDOM_I(32);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_7__DOT__array__DOT__array__DOT__array_6_ext__DOT__RW0_random 
        = VL_RANDOM_I(32);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_0__DOT__array__DOT__array__DOT__array_6_ext__DOT__reg_RW0_ren 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_0__DOT__array__DOT__array_RW0_en) 
           & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_0__DOT__array__DOT__array_RW0_wmode)));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_1__DOT__array__DOT__array__DOT__array_6_ext__DOT__reg_RW0_ren 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_1__DOT__array__DOT__array_RW0_en) 
           & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_1__DOT__array__DOT__array_RW0_wmode)));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_2__DOT__array__DOT__array__DOT__array_6_ext__DOT__reg_RW0_ren 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_2__DOT__array__DOT__array_RW0_en) 
           & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_2__DOT__array__DOT__array_RW0_wmode)));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_3__DOT__array__DOT__array__DOT__array_6_ext__DOT__reg_RW0_ren 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_3__DOT__array__DOT__array_RW0_en) 
           & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_3__DOT__array__DOT__array_RW0_wmode)));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_4__DOT__array__DOT__array__DOT__array_6_ext__DOT__reg_RW0_ren 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_4__DOT__array__DOT__array_RW0_en) 
           & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_4__DOT__array__DOT__array_RW0_wmode)));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_5__DOT__array__DOT__array__DOT__array_6_ext__DOT__reg_RW0_ren 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_5__DOT__array__DOT__array_RW0_en) 
           & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_5__DOT__array__DOT__array_RW0_wmode)));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_6__DOT__array__DOT__array__DOT__array_6_ext__DOT__reg_RW0_ren 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_6__DOT__array__DOT__array_RW0_en) 
           & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_6__DOT__array__DOT__array_RW0_wmode)));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_7__DOT__array__DOT__array__DOT__array_6_ext__DOT__reg_RW0_ren 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_7__DOT__array__DOT__array_RW0_en) 
           & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_7__DOT__array__DOT__array_RW0_wmode)));
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_0__DOT__array__DOT__array_RW0_en) 
         & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_0__DOT__array__DOT__array_RW0_wmode)))) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_0__DOT__array__DOT__array__DOT__array_6_ext__DOT__reg_RW0_addr 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_0__DOT__array__DOT__array_RW0_addr;
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_1__DOT__array__DOT__array_RW0_en) 
         & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_1__DOT__array__DOT__array_RW0_wmode)))) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_1__DOT__array__DOT__array__DOT__array_6_ext__DOT__reg_RW0_addr 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_1__DOT__array__DOT__array_RW0_addr;
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_2__DOT__array__DOT__array_RW0_en) 
         & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_2__DOT__array__DOT__array_RW0_wmode)))) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_2__DOT__array__DOT__array__DOT__array_6_ext__DOT__reg_RW0_addr 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_2__DOT__array__DOT__array_RW0_addr;
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_3__DOT__array__DOT__array_RW0_en) 
         & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_3__DOT__array__DOT__array_RW0_wmode)))) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_3__DOT__array__DOT__array__DOT__array_6_ext__DOT__reg_RW0_addr 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_3__DOT__array__DOT__array_RW0_addr;
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_4__DOT__array__DOT__array_RW0_en) 
         & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_4__DOT__array__DOT__array_RW0_wmode)))) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_4__DOT__array__DOT__array__DOT__array_6_ext__DOT__reg_RW0_addr 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_4__DOT__array__DOT__array_RW0_addr;
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_5__DOT__array__DOT__array_RW0_en) 
         & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_5__DOT__array__DOT__array_RW0_wmode)))) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_5__DOT__array__DOT__array__DOT__array_6_ext__DOT__reg_RW0_addr 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_5__DOT__array__DOT__array_RW0_addr;
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_6__DOT__array__DOT__array_RW0_en) 
         & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_6__DOT__array__DOT__array_RW0_wmode)))) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_6__DOT__array__DOT__array__DOT__array_6_ext__DOT__reg_RW0_addr 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_6__DOT__array__DOT__array_RW0_addr;
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_7__DOT__array__DOT__array_RW0_en) 
         & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_7__DOT__array__DOT__array_RW0_wmode)))) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_7__DOT__array__DOT__array__DOT__array_6_ext__DOT__reg_RW0_addr 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_7__DOT__array__DOT__array_RW0_addr;
    }
    if (((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__pma__DOT__out_back__DOT__maybe_full)) 
         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__pma__DOT__out_back_io_enq_valid))) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__misc__DOT__pma__DOT__out_back__DOT__ram_data__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_9__DOT__bundleOut_0_a_q__DOT__ram_data
            [vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_9__DOT__bundleOut_0_a_q__DOT__value_1];
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__misc__DOT__pma__DOT__out_back__DOT__ram_data__v0 = 1U;
    }
    if (vlTOPp->reset) {
        vlTOPp->SimTop__DOT__l_simMMIO__DOT__vga__DOT__vCounter = 0U;
    } else if ((0x41fU == (IData)(vlTOPp->SimTop__DOT__l_simMMIO__DOT__vga__DOT__hCounter))) {
        unsigned int rhs272 = 0U;
IData rhs273 = (IData)(vlTOPp->SimTop__DOT__l_simMMIO__DOT__vga__DOT___wrap_value_T_3);
vlTOPp->SimTop__DOT__l_simMMIO__DOT__vga__DOT__vCounter 
            = ((IData)(vlTOPp->SimTop__DOT__l_simMMIO__DOT__vga__DOT__wrap_wrap_1)
                ? rhs272 : rhs273);
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__mshrAlloc_io_alloc_13_valid) {
        IData rhs274 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__buffers__DOT__bundleOut_0_c_q__DOT__ram_source_io_deq_bits_MPORT_data);
IData rhs275 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__mshrAlloc__DOT___request_bits_T_source);
vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_13__DOT__req_source 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sinkC_io_alloc_valid)
                ? rhs274
                : rhs275);
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__mshrAlloc_io_alloc_12_valid) {
        IData rhs276 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__buffers__DOT__bundleOut_0_c_q__DOT__ram_source_io_deq_bits_MPORT_data);
IData rhs277 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__mshrAlloc__DOT___request_bits_T_source);
vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_12__DOT__req_source 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sinkC_io_alloc_valid)
                ? rhs276
                : rhs277);
    }
    vlTOPp->SimTop__DOT__l_simMMIO__DOT__vga__DOT__bundleOut_0_ar_valid_REG 
        = (((IData)(vlTOPp->SimTop__DOT__l_simMMIO__DOT__vga__DOT___nextPixel_T_2) 
            & (IData)(vlTOPp->SimTop__DOT__l_simMMIO__DOT__vga__DOT__vInRange)) 
           & (IData)(vlTOPp->SimTop__DOT__l_simMMIO__DOT__vga__DOT__hCounter));
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__set_touch_ways_0_416_valid) {
        if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__set_touch_ways_0_416_valid) {
            vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__state_vec_416 
                = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT___state_vec_416_T_8;
        }
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__set_touch_ways_0_415_valid) {
        if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__set_touch_ways_0_415_valid) {
            vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__state_vec_415 
                = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT___state_vec_415_T_8;
        }
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__set_touch_ways_0_414_valid) {
        if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__set_touch_ways_0_414_valid) {
            vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__state_vec_414 
                = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT___state_vec_414_T_8;
        }
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__set_touch_ways_0_412_valid) {
        if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__set_touch_ways_0_412_valid) {
            vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__state_vec_412 
                = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT___state_vec_412_T_8;
        }
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__set_touch_ways_0_411_valid) {
        if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__set_touch_ways_0_411_valid) {
            vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__state_vec_411 
                = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT___state_vec_411_T_8;
        }
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__set_touch_ways_0_410_valid) {
        if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__set_touch_ways_0_410_valid) {
            vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__state_vec_410 
                = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT___state_vec_410_T_8;
        }
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__set_touch_ways_0_409_valid) {
        if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__set_touch_ways_0_409_valid) {
            vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__state_vec_409 
                = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT___state_vec_409_T_8;
        }
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__set_touch_ways_0_408_valid) {
        if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__set_touch_ways_0_408_valid) {
            vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__state_vec_408 
                = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT___state_vec_408_T_8;
        }
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__set_touch_ways_0_407_valid) {
        if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__set_touch_ways_0_407_valid) {
            vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__state_vec_407 
                = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT___state_vec_407_T_8;
        }
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__set_touch_ways_0_406_valid) {
        if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__set_touch_ways_0_406_valid) {
            vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__state_vec_406 
                = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT___state_vec_406_T_8;
        }
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__set_touch_ways_0_405_valid) {
        if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__set_touch_ways_0_405_valid) {
            vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__state_vec_405 
                = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT___state_vec_405_T_8;
        }
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__set_touch_ways_0_404_valid) {
        if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__set_touch_ways_0_404_valid) {
            vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__state_vec_404 
                = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT___state_vec_404_T_8;
        }
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__set_touch_ways_0_413_valid) {
        if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__set_touch_ways_0_413_valid) {
            vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__state_vec_413 
                = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT___state_vec_413_T_8;
        }
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_4_17 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_9_43) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_8_12));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_2_17 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_5_43) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_4_12));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_0_17 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_1_43) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o___05F12));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_6_17 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_13_43) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_12_12));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__resetGen__DOT__io_out_REG_1) {
        vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers__DOT__bundleOut_0_a_q__DOT__maybe_full = 0U;
    } else if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers__DOT__bundleOut_0_a_q__DOT__do_enq) 
                != (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers__DOT__bundleOut_0_a_q__DOT__do_deq))) {
        vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers__DOT__bundleOut_0_a_q__DOT__maybe_full 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers__DOT__bundleOut_0_a_q__DOT__do_enq;
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__mshrAlloc_io_alloc_10_valid) {
        IData rhs278 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__buffers__DOT__bundleOut_0_c_q__DOT__ram_source_io_deq_bits_MPORT_data);
IData rhs279 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__mshrAlloc__DOT___request_bits_T_source);
vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_10__DOT__req_source 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sinkC_io_alloc_valid)
                ? rhs278
                : rhs279);
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__mshrAlloc_io_alloc_11_valid) {
        IData rhs280 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__buffers__DOT__bundleOut_0_c_q__DOT__ram_source_io_deq_bits_MPORT_data);
IData rhs281 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__mshrAlloc__DOT___request_bits_T_source);
vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_11__DOT__req_source 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sinkC_io_alloc_valid)
                ? rhs280
                : rhs281);
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__resetGen__DOT__io_out_REG_1) {
        vlTOPp->__Vdly__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__buffers_4__DOT__bundleOut_0_a_q__DOT__value = 0U;
    } else if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__buffers_4__DOT__bundleOut_0_a_q__DOT__do_enq) {
        vlTOPp->__Vdly__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__buffers_4__DOT__bundleOut_0_a_q__DOT__value 
            = (1U & ((IData)(1U) + (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__buffers_4__DOT__bundleOut_0_a_q__DOT__value)));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__resetGen__DOT__io_out_REG_1) {
        vlTOPp->__Vdly__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__l1i_to_l2_buffer__DOT__bundleIn_0_d_q__DOT__value_1 = 0U;
    } else if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__l1i_to_l2_buffer__DOT__bundleIn_0_d_q__DOT__do_deq) {
        vlTOPp->__Vdly__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__l1i_to_l2_buffer__DOT__bundleIn_0_d_q__DOT__value_1 
            = (1U & ((IData)(1U) + (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__l1i_to_l2_buffer__DOT__bundleIn_0_d_q__DOT__value_1)));
    }
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__ldu_1__DOT__io_replace_access_bits_way_REG 
        = (((IData)((0U != (0xfU & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__ldu_1__DOT__s1_tag_match_way) 
                                    >> 4U)))) << 2U) 
           | (((IData)((0U != (3U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__ldu_1__DOT___io_replace_access_bits_way_T_1) 
                                     >> 2U)))) << 1U) 
              | (IData)((0U != (0xaU & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__ldu_1__DOT___io_replace_access_bits_way_T_1))))));
    if (vlTOPp->reset) {
        vlTOPp->SimTop__DOT__l_simMMIO__DOT__uart__DOT__waddr_r = 0U;
    } else if (vlTOPp->SimTop__DOT__l_simMMIO__DOT__uart__DOT___T_1) {
        vlTOPp->SimTop__DOT__l_simMMIO__DOT__uart__DOT__waddr_r 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_3__DOT__bundleOut_0_aw_deq__DOT__ram_addr_io_deq_bits_MPORT_data;
    }
    unsigned int rhs282 = ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT___nestedWb_b_toN_T_2) 
                   & (0U == (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__bc_mshr_io_tasks_dir_write_bits_data_state)))) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_6__DOT___GEN_4));
IData rhs283 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_6__DOT___GEN_4);
vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_6__DOT__meta_reg_hit 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_6__DOT__change_meta)
            ? rhs282
            : rhs283);
    unsigned int rhs284 = ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT___nestedWb_b_toN_T_2) 
                   & (0U == (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__bc_mshr_io_tasks_dir_write_bits_data_state)))) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_7__DOT___GEN_4));
IData rhs285 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_7__DOT___GEN_4);
vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_7__DOT__meta_reg_hit 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_7__DOT__change_meta)
            ? rhs284
            : rhs285);
    if (vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__mshrAlloc_io_alloc_9_valid) {
        IData rhs286 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__buffers__DOT__bundleOut_0_c_q__DOT__ram_source_io_deq_bits_MPORT_data);
IData rhs287 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__mshrAlloc__DOT___request_bits_T_source);
vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_9__DOT__req_source 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sinkC_io_alloc_valid)
                ? rhs286
                : rhs287);
    }
    if (vlTOPp->reset) {
        vlTOPp->SimTop__DOT__l_soc__DOT__buffers__DOT__bundleOut_0_a_q__DOT__maybe_full = 0U;
    } else if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__buffers__DOT__bundleOut_0_a_q__DOT__do_enq) 
                != (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__buffers__DOT__bundleOut_0_a_q__DOT__do_deq))) {
        vlTOPp->SimTop__DOT__l_soc__DOT__buffers__DOT__bundleOut_0_a_q__DOT__maybe_full 
            = vlTOPp->SimTop__DOT__l_soc__DOT__buffers__DOT__bundleOut_0_a_q__DOT__do_enq;
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__rst) {
        vlTOPp->__Vdly__SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceA__DOT__s0_count = 0U;
    } else if (vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceA__DOT__s0_valid) {
        vlTOPp->__Vdly__SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceA__DOT__s0_count 
            = (1U & ((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceA__DOT__s0_last)) 
                     & ((IData)(1U) + (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceA__DOT__s0_count))));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__resetGen__DOT__io_out_REG_1) {
        vlTOPp->__Vdly__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__buffer__DOT__bundleIn_0_b_q__DOT__value_1 = 0U;
    } else if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__buffer__DOT__bundleIn_0_b_q__DOT__do_deq) {
        vlTOPp->__Vdly__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__buffer__DOT__bundleIn_0_b_q__DOT__value_1 
            = (1U & ((IData)(1U) + (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__buffer__DOT__bundleIn_0_b_q__DOT__value_1)));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__iaesSboxMid_6_17 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_29_43) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_28_12));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__iaesSboxMid_4_17 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_25_43) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_24_12));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__iaesSboxMid_0_17 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_17_43) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_16_12));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__iaesSboxMid_2_17 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_21_43) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_20_12));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__mshrAlloc_io_alloc_6_valid) {
        IData rhs288 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__buffers__DOT__bundleOut_0_c_q__DOT__ram_source_io_deq_bits_MPORT_data);
IData rhs289 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__mshrAlloc__DOT___request_bits_T_source);
vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_6__DOT__req_source 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sinkC_io_alloc_valid)
                ? rhs288
                : rhs289);
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__mshrAlloc_io_alloc_7_valid) {
        IData rhs290 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__buffers__DOT__bundleOut_0_c_q__DOT__ram_source_io_deq_bits_MPORT_data);
IData rhs291 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__mshrAlloc__DOT___request_bits_T_source);
vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_7__DOT__req_source 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sinkC_io_alloc_valid)
                ? rhs290
                : rhs291);
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__mshrAlloc_io_alloc_8_valid) {
        IData rhs292 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__buffers__DOT__bundleOut_0_c_q__DOT__ram_source_io_deq_bits_MPORT_data);
IData rhs293 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__mshrAlloc__DOT___request_bits_T_source);
vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_8__DOT__req_source 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sinkC_io_alloc_valid)
                ? rhs292
                : rhs293);
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__resetGen__DOT__io_out_REG_1) {
        vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__L2_to_L3_peripheral_buffer_0__DOT__bundleIn_0_d_q__DOT__maybe_full = 0U;
    } else if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__L2_to_L3_peripheral_buffer_0__DOT__bundleIn_0_d_q__DOT__do_enq) 
                != (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__L2_to_L3_peripheral_buffer_0__DOT__bundleIn_0_d_q__DOT__do_deq))) {
        vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__L2_to_L3_peripheral_buffer_0__DOT__bundleIn_0_d_q__DOT__maybe_full 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__L2_to_L3_peripheral_buffer_0__DOT__bundleIn_0_d_q__DOT__do_enq;
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rob__DOT__dispatchData_io_wen_0) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rob__DOT__dispatchData__DOT__data_commitType__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__dispatch_io_enqRob_req_0_bits_ctrl_commitType;
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rob__DOT__dispatchData__DOT__data_commitType__v0 = 1U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rob__DOT__dispatchData__DOT__data_commitType__v0 
            = (0x1fU & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rob__DOT___enqPtrVec_new_ptr_T));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rob__DOT__dispatchData_io_wen_1) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rob__DOT__dispatchData__DOT__data_commitType__v1 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__dispatch_io_enqRob_req_1_bits_ctrl_commitType;
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rob__DOT__dispatchData__DOT__data_commitType__v1 = 1U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rob__DOT__dispatchData__DOT__data_commitType__v1 
            = (0x1fU & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rob__DOT___enqPtrVec_new_ptr_T_7));
    }
    if (vlTOPp->reset) {
        vlTOPp->SimTop__DOT__l_simMMIO__DOT__vga__DOT__fb__DOT__value = 0U;
    } else if ((1U == (IData)(vlTOPp->SimTop__DOT__l_simMMIO__DOT__vga__DOT__fb__DOT__state))) {
        unsigned int rhs294 = 0U;
IData rhs295 = (IData)(vlTOPp->SimTop__DOT__l_simMMIO__DOT__vga__DOT__fb__DOT___value_T_1);
vlTOPp->SimTop__DOT__l_simMMIO__DOT__vga__DOT__fb__DOT__value 
            = ((IData)(vlTOPp->SimTop__DOT__l_simMMIO__DOT__vga__DOT__fb__DOT__in_r_bits_last)
                ? rhs294 : rhs295);
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__rst) {
        vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__io_out_a_q__DOT__maybe_full = 0U;
    } else if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__io_out_a_q__DOT__do_enq) 
                != (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__io_out_a_q__DOT__do_deq))) {
        vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__io_out_a_q__DOT__maybe_full 
            = vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__io_out_a_q__DOT__do_enq;
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT___alloc_T_1) 
         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT___alloc_T_4))) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__buffer_opcode__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__buffers__DOT__bundleOut_0_a_q__DOT__ram_opcode_io_deq_bits_MPORT_data;
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__buffer_opcode__v0 = 1U;
        IData rhs296 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT___insert_idx_T_7);
unsigned int rhs297 = 0U;
vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__buffer_opcode__v0 
            = ((1U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT___insert_idx_T))
                ? rhs296
                : rhs297);
    }
    if (((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__l1i_to_l2_buffer__DOT__bundleOut_0_c_q__DOT__full)) 
         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__icache__DOT__releaseUnit__DOT__entry_io_mem_release_valid))) {
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__l1i_to_l2_buffer__DOT__bundleOut_0_c_q__DOT__ram_source__v0 = 1U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__l1i_to_l2_buffer__DOT__bundleOut_0_c_q__DOT__ram_source__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__l1i_to_l2_buffer__DOT__bundleOut_0_c_q__DOT__value;
    }
    if (((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__l1i_to_l2_buffer__DOT__bundleOut_0_c_q__DOT__full)) 
         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__icache__DOT__releaseUnit__DOT__entry_io_mem_release_valid))) {
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__l1i_to_l2_buffer__DOT__bundleOut_0_c_q__DOT__ram_size__v0 = 1U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__l1i_to_l2_buffer__DOT__bundleOut_0_c_q__DOT__ram_size__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__l1i_to_l2_buffer__DOT__bundleOut_0_c_q__DOT__value;
    }
    if (((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffer__DOT__bundleOut_0_a_q__DOT__full)) 
         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__xbar_auto_out_a_valid))) {
        IData rhs298 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__buffer__DOT__bundleOut_0_a_q__DOT__ram_opcode_io_deq_bits_MPORT_data);
unsigned int rhs299 = 0U;
IData rhs300 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__l1i_to_l2_buffer__DOT__bundleOut_0_a_q__DOT__ram_opcode_io_deq_bits_MPORT_data);
unsigned int rhs301 = 0U;
IData rhs302 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__buffer_1__DOT__bundleOut_0_a_q__DOT__ram_opcode_io_deq_bits_MPORT_data);
unsigned int rhs303 = 0U;
vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__misc__DOT__buffer__DOT__bundleOut_0_a_q__DOT__ram_opcode__v0 
            = ((((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__xbar__DOT__muxStateEarly___05F0)
                  ? rhs298
                  : rhs299) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__xbar__DOT__muxStateEarly___05F1)
                            ? rhs300
                            : rhs301)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__xbar__DOT__muxStateEarly___05F2)
                                       ? rhs302
                                       : rhs303));
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__misc__DOT__buffer__DOT__bundleOut_0_a_q__DOT__ram_opcode__v0 = 1U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__misc__DOT__buffer__DOT__bundleOut_0_a_q__DOT__ram_opcode__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffer__DOT__bundleOut_0_a_q__DOT__value;
    }
    if (((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffer__DOT__bundleOut_0_a_q__DOT__full)) 
         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__xbar_auto_out_a_valid))) {
        IData rhs304 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__buffer__DOT__bundleOut_0_a_q__DOT__ram_size_io_deq_bits_MPORT_data);
unsigned int rhs305 = 0U;
IData rhs306 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__l1i_to_l2_buffer__DOT__bundleOut_0_a_q__DOT__ram_size_io_deq_bits_MPORT_data);
unsigned int rhs307 = 0U;
IData rhs308 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__buffer_1__DOT__bundleOut_0_a_q__DOT__ram_size_io_deq_bits_MPORT_data);
unsigned int rhs309 = 0U;
vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__misc__DOT__buffer__DOT__bundleOut_0_a_q__DOT__ram_size__v0 
            = ((((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__xbar__DOT__muxStateEarly___05F0)
                  ? rhs304
                  : rhs305) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__xbar__DOT__muxStateEarly___05F1)
                            ? rhs306
                            : rhs307)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__xbar__DOT__muxStateEarly___05F2)
                                       ? rhs308
                                       : rhs309));
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__misc__DOT__buffer__DOT__bundleOut_0_a_q__DOT__ram_size__v0 = 1U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__misc__DOT__buffer__DOT__bundleOut_0_a_q__DOT__ram_size__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffer__DOT__bundleOut_0_a_q__DOT__value;
    }
    if (((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__l1i_to_l2_buffer__DOT__bundleOut_0_c_q__DOT__full)) 
         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__icache__DOT__releaseUnit__DOT__entry_io_mem_release_valid))) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__l1i_to_l2_buffer__DOT__bundleOut_0_c_q__DOT__ram_opcode__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__icache__DOT__releaseUnit__DOT__entry_io_mem_release_bits_opcode;
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__l1i_to_l2_buffer__DOT__bundleOut_0_c_q__DOT__ram_opcode__v0 = 1U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__l1i_to_l2_buffer__DOT__bundleOut_0_c_q__DOT__ram_opcode__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__l1i_to_l2_buffer__DOT__bundleOut_0_c_q__DOT__value;
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule__DOT__r_12 
            = (1U & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule__DOT__pp_2[0U] 
                     >> 2U));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__rst) {
        vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__tagWrite_task_arb__DOT__pendingMask = 0U;
    } else if (vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__tagWrite_task_arb__DOT___pendingMask_T_2) {
        vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__tagWrite_task_arb__DOT__pendingMask 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__tagWrite_task_arb__DOT__valids) 
               & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__tagWrite_task_arb__DOT__chosenOH)));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule__DOT__r_87 
            = (1U & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule__DOT__pp_8[0U] 
                     >> 1U));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule__DOT__r_78 
            = (1U & vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule__DOT__pp_8[0U]);
    }
    if (((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_9__DOT__bundleIn_0_d_q__DOT__full)) 
         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__pma_auto_in_d_valid))) {
        unsigned int rhs310 = (0U == 
                                             (0x1d0U 
                                              & vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__pma__DOT__out_back__DOT__ram_index
                                              [0U]));
IData rhs311 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__pma__DOT___GEN_282);
unsigned int rhs312 = (0U == (0x1d0U 
                                                & vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__pma__DOT__out_back__DOT__ram_index
                                                [0U]));
unsigned int rhs313 = ((0x1dU == (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__pma__DOT__out_oindex))
                                          ? rhs310
                                          : rhs311);
unsigned int rhs314 = (0U == (0x1d0U & vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__pma__DOT__out_back__DOT__ram_index
                           [0U]));
unsigned int rhs315 = ((0x1eU == (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__pma__DOT__out_oindex))
                                      ? rhs312
                                      : rhs313);
unsigned long long rhs316 = (0x1ffULL | vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__pma__DOT__addr_1_15);
unsigned long long rhs317 = ((QData)((IData)((0xffffffU 
                                            & (IData)(
                                                      (vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__pma__DOT__addr_1_15 
                                                       >> 0xaU))))) 
                           << 0xaU);
unsigned long long rhs318 = (0x1ffULL 
                                                | vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__pma__DOT__addr_1_14);
unsigned long long rhs319 = ((QData)((IData)(
                                                                (0xffffffU 
                                                                 & (IData)(
                                                                           (vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__pma__DOT__addr_1_14 
                                                                            >> 0xaU))))) 
                                                << 0xaU);
unsigned long long rhs320 = ((0x100000U 
                                             & vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__pma__DOT___cfg_T[3U])
                                             ? rhs318
                                             : rhs319);
unsigned long long rhs321 = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__pma__DOT___GEN_315;
unsigned long long rhs322 = ((0x10000000U & vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__pma__DOT___cfg_T[3U])
                        ? rhs316
                        : rhs317);
unsigned long long rhs323 = ((0x1eU == (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__pma__DOT__out_oindex))
                                         ? rhs320
                                         : rhs321);
unsigned long long rhs324 = ((0x1fU == (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__pma__DOT__out_oindex))
                    ? rhs322 : rhs323);
unsigned long long rhs325 = 0ULL;
vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__misc__DOT__buffers_9__DOT__bundleIn_0_d_q__DOT__ram_data__v0 
            = (((0x1fU == (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__pma__DOT__out_oindex))
                 ? rhs314 : rhs315)
                ? rhs324
                : rhs325);
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__misc__DOT__buffers_9__DOT__bundleIn_0_d_q__DOT__ram_data__v0 = 1U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__misc__DOT__buffers_9__DOT__bundleIn_0_d_q__DOT__ram_data__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_9__DOT__bundleIn_0_d_q__DOT__value;
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__r_41 
            = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__c22_32__DOT__temp_0) 
                     >> 1U));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__r_19 
            = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__c53_354__DOT__CSA3_2_1__DOT__temp_0) 
                     >> 1U));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__r_6 
            = (1U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__c22_30__DOT__temp_0));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__r_7 
            = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__c22_29__DOT__temp_0) 
                     >> 1U));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__r_8 
            = (1U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__c22_31__DOT__temp_0));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__r_9 
            = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__c22_30__DOT__temp_0) 
                     >> 1U));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__r_11 
            = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__c22_31__DOT__temp_0) 
                     >> 1U));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__r_16 
            = (1U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__c53_354__DOT__CSA3_2_1__DOT__temp_0));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__r_25 
            = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__c53_357__DOT__CSA3_2_1__DOT__temp_0) 
                     >> 1U));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__r_24 
            = (1U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__c53_358__DOT__CSA3_2_1__DOT__temp_0));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__r_23 
            = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__c53_356__DOT__CSA3_2_1__DOT__temp_0) 
                     >> 1U));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__r_18 
            = (1U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__c53_355__DOT__CSA3_2_1__DOT__temp_0));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__r_20 
            = (1U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__c53_356__DOT__CSA3_2_1__DOT__temp_0));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__r_21 
            = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__c53_355__DOT__CSA3_2_1__DOT__temp_0) 
                     >> 1U));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__r_22 
            = (1U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__c53_357__DOT__CSA3_2_1__DOT__temp_0));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__r_10 
            = (1U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__c32_32__DOT__temp_0));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__r_12 
            = (1U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__c32_33__DOT__temp_0));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__r_13 
            = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__c32_32__DOT__temp_0) 
                     >> 1U));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__r_14 
            = (1U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__c32_34__DOT__temp_0));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__r_15 
            = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__c32_33__DOT__temp_0) 
                     >> 1U));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__r_17 
            = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__c32_34__DOT__temp_0) 
                     >> 1U));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__r_37 
            = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__c53_361__DOT__CSA3_2_1__DOT__temp_0) 
                     >> 1U));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__r_34 
            = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__c53_360__DOT__CSA3_2_1__DOT__temp_0) 
                     >> 1U));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__r_31 
            = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__c53_359__DOT__CSA3_2_1__DOT__temp_0) 
                     >> 1U));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__r_28 
            = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__c53_358__DOT__CSA3_2_1__DOT__temp_0) 
                     >> 1U));
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceC__DOT__queue__DOT__empty)
          ? (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceC__DOT__queue__DOT___GEN_20)
          : (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceC__DOT__queue__DOT___do_enq_T))) {
        vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceC__DOT__queue__DOT____Vlvbound9 
            = ((QData)((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceC__DOT__queue_io_enq_bits_address_hi)) 
               << 6U);
        if ((6U >= (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceC__DOT__queue__DOT__enq_ptr_value))) {
            vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceC__DOT__queue__DOT__ram_address__v0 
                = vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceC__DOT__queue__DOT____Vlvbound9;
            vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceC__DOT__queue__DOT__ram_address__v0 = 1U;
            vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceC__DOT__queue__DOT__ram_address__v0 
                = vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceC__DOT__queue__DOT__enq_ptr_value;
        }
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceC__DOT__queue__DOT__empty)
          ? (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceC__DOT__queue__DOT___GEN_20)
          : (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceC__DOT__queue__DOT___do_enq_T))) {
        vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceC__DOT__queue__DOT____Vlvbound10[0U] 
            = vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__dataStorage_io_sourceC_rdata_data[0U];
        vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceC__DOT__queue__DOT____Vlvbound10[1U] 
            = vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__dataStorage_io_sourceC_rdata_data[1U];
        vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceC__DOT__queue__DOT____Vlvbound10[2U] 
            = vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__dataStorage_io_sourceC_rdata_data[2U];
        vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceC__DOT__queue__DOT____Vlvbound10[3U] 
            = vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__dataStorage_io_sourceC_rdata_data[3U];
        vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceC__DOT__queue__DOT____Vlvbound10[4U] 
            = vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__dataStorage_io_sourceC_rdata_data[4U];
        vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceC__DOT__queue__DOT____Vlvbound10[5U] 
            = vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__dataStorage_io_sourceC_rdata_data[5U];
        vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceC__DOT__queue__DOT____Vlvbound10[6U] 
            = vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__dataStorage_io_sourceC_rdata_data[6U];
        vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceC__DOT__queue__DOT____Vlvbound10[7U] 
            = vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__dataStorage_io_sourceC_rdata_data[7U];
        if ((6U >= (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceC__DOT__queue__DOT__enq_ptr_value))) {
            vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceC__DOT__queue__DOT__ram_data__v0[0U] 
                = vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceC__DOT__queue__DOT____Vlvbound10[0U];
            vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceC__DOT__queue__DOT__ram_data__v0[1U] 
                = vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceC__DOT__queue__DOT____Vlvbound10[1U];
            vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceC__DOT__queue__DOT__ram_data__v0[2U] 
                = vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceC__DOT__queue__DOT____Vlvbound10[2U];
            vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceC__DOT__queue__DOT__ram_data__v0[3U] 
                = vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceC__DOT__queue__DOT____Vlvbound10[3U];
            vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceC__DOT__queue__DOT__ram_data__v0[4U] 
                = vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceC__DOT__queue__DOT____Vlvbound10[4U];
            vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceC__DOT__queue__DOT__ram_data__v0[5U] 
                = vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceC__DOT__queue__DOT____Vlvbound10[5U];
            vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceC__DOT__queue__DOT__ram_data__v0[6U] 
                = vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceC__DOT__queue__DOT____Vlvbound10[6U];
            vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceC__DOT__queue__DOT__ram_data__v0[7U] 
                = vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceC__DOT__queue__DOT____Vlvbound10[7U];
            vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceC__DOT__queue__DOT__ram_data__v0 = 1U;
            vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceC__DOT__queue__DOT__ram_data__v0 
                = vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceC__DOT__queue__DOT__enq_ptr_value;
        }
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceC__DOT__queue__DOT__empty)
          ? (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceC__DOT__queue__DOT___GEN_20)
          : (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceC__DOT__queue__DOT___do_enq_T))) {
        vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceC__DOT__queue__DOT____Vlvbound7 = 6U;
        if ((6U >= (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceC__DOT__queue__DOT__enq_ptr_value))) {
            vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceC__DOT__queue__DOT__ram_size__v0 
                = vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceC__DOT__queue__DOT____Vlvbound7;
            vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceC__DOT__queue__DOT__ram_size__v0 = 1U;
            vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceC__DOT__queue__DOT__ram_size__v0 
                = vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceC__DOT__queue__DOT__enq_ptr_value;
        }
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__mshrAlloc_io_alloc_3_valid) {
        IData rhs326 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__buffers__DOT__bundleOut_0_c_q__DOT__ram_source_io_deq_bits_MPORT_data);
IData rhs327 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__mshrAlloc__DOT___request_bits_T_source);
vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_3__DOT__req_source 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sinkC_io_alloc_valid)
                ? rhs326
                : rhs327);
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__mshrAlloc_io_alloc_4_valid) {
        IData rhs328 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__buffers__DOT__bundleOut_0_c_q__DOT__ram_source_io_deq_bits_MPORT_data);
IData rhs329 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__mshrAlloc__DOT___request_bits_T_source);
vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_4__DOT__req_source 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sinkC_io_alloc_valid)
                ? rhs328
                : rhs329);
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__mshrAlloc_io_alloc_5_valid) {
        IData rhs330 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__buffers__DOT__bundleOut_0_c_q__DOT__ram_source_io_deq_bits_MPORT_data);
IData rhs331 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__mshrAlloc__DOT___request_bits_T_source);
vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_5__DOT__req_source 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sinkC_io_alloc_valid)
                ? rhs330
                : rhs331);
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_7_5) 
         | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_7_4) 
            | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_7_3) 
               | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_7_2) 
                  | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_7_1) 
                     | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_7_0))))))) {
        unsigned long long rhs332 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__immExt_io_data_out_1;
unsigned long long rhs333 = 0ULL;
unsigned long long rhs334 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_0__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs335 = 0ULL;
unsigned long long rhs336 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_1__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs337 = 0ULL;
unsigned long long rhs338 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock_io_writeback_0_bits_data;
unsigned long long rhs339 = 0ULL;
unsigned long long rhs340 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__LoadUnit_1_io_ldout_bits_data;
unsigned long long rhs341 = 0ULL;
unsigned long long rhs342 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__wbArbiter__DOT__intArbiter__DOT__arb_io_out_bits_data;
unsigned long long rhs343 = 0ULL;
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__data_7 
            = (((((((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_7_0)
                     ? rhs332
                     : rhs333) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_7_1)
                                 ? rhs334
                                 : rhs335)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_7_2)
                                              ? rhs336
                                              : rhs337)) 
                 | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_7_3)
                     ? rhs338
                     : rhs339)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_7_4)
                                  ? rhs340
                                  : rhs341)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_7_5)
                                               ? rhs342
                                               : rhs343));
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_6_5) 
         | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_6_4) 
            | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_6_3) 
               | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_6_2) 
                  | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_6_1) 
                     | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_6_0))))))) {
        unsigned long long rhs344 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__immExt_io_data_out_1;
unsigned long long rhs345 = 0ULL;
unsigned long long rhs346 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_0__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs347 = 0ULL;
unsigned long long rhs348 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_1__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs349 = 0ULL;
unsigned long long rhs350 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock_io_writeback_0_bits_data;
unsigned long long rhs351 = 0ULL;
unsigned long long rhs352 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__LoadUnit_1_io_ldout_bits_data;
unsigned long long rhs353 = 0ULL;
unsigned long long rhs354 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__wbArbiter__DOT__intArbiter__DOT__arb_io_out_bits_data;
unsigned long long rhs355 = 0ULL;
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__data_6 
            = (((((((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_6_0)
                     ? rhs344
                     : rhs345) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_6_1)
                                 ? rhs346
                                 : rhs347)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_6_2)
                                              ? rhs348
                                              : rhs349)) 
                 | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_6_3)
                     ? rhs350
                     : rhs351)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_6_4)
                                  ? rhs352
                                  : rhs353)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_6_5)
                                               ? rhs354
                                               : rhs355));
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_5_5) 
         | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_5_4) 
            | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_5_3) 
               | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_5_2) 
                  | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_5_1) 
                     | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_5_0))))))) {
        unsigned long long rhs356 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__immExt_io_data_out_1;
unsigned long long rhs357 = 0ULL;
unsigned long long rhs358 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_0__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs359 = 0ULL;
unsigned long long rhs360 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_1__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs361 = 0ULL;
unsigned long long rhs362 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock_io_writeback_0_bits_data;
unsigned long long rhs363 = 0ULL;
unsigned long long rhs364 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__LoadUnit_1_io_ldout_bits_data;
unsigned long long rhs365 = 0ULL;
unsigned long long rhs366 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__wbArbiter__DOT__intArbiter__DOT__arb_io_out_bits_data;
unsigned long long rhs367 = 0ULL;
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__data_5 
            = (((((((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_5_0)
                     ? rhs356
                     : rhs357) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_5_1)
                                 ? rhs358
                                 : rhs359)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_5_2)
                                              ? rhs360
                                              : rhs361)) 
                 | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_5_3)
                     ? rhs362
                     : rhs363)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_5_4)
                                  ? rhs364
                                  : rhs365)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_5_5)
                                               ? rhs366
                                               : rhs367));
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_1_5) 
         | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_1_4) 
            | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_1_3) 
               | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_1_2) 
                  | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_1_1) 
                     | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_1_0))))))) {
        unsigned long long rhs368 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__immExt_io_data_out_1;
unsigned long long rhs369 = 0ULL;
unsigned long long rhs370 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_0__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs371 = 0ULL;
unsigned long long rhs372 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_1__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs373 = 0ULL;
unsigned long long rhs374 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock_io_writeback_0_bits_data;
unsigned long long rhs375 = 0ULL;
unsigned long long rhs376 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__LoadUnit_1_io_ldout_bits_data;
unsigned long long rhs377 = 0ULL;
unsigned long long rhs378 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__wbArbiter__DOT__intArbiter__DOT__arb_io_out_bits_data;
unsigned long long rhs379 = 0ULL;
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__data_1 
            = (((((((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_1_0)
                     ? rhs368
                     : rhs369) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_1_1)
                                 ? rhs370
                                 : rhs371)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_1_2)
                                              ? rhs372
                                              : rhs373)) 
                 | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_1_3)
                     ? rhs374
                     : rhs375)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_1_4)
                                  ? rhs376
                                  : rhs377)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_1_5)
                                               ? rhs378
                                               : rhs379));
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w___05F5) 
         | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w___05F4) 
            | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w___05F3) 
               | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w___05F2) 
                  | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w___05F1) 
                     | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w___05F0))))))) {
        unsigned long long rhs380 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__immExt_io_data_out_1;
unsigned long long rhs381 = 0ULL;
unsigned long long rhs382 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_0__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs383 = 0ULL;
unsigned long long rhs384 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_1__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs385 = 0ULL;
unsigned long long rhs386 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock_io_writeback_0_bits_data;
unsigned long long rhs387 = 0ULL;
unsigned long long rhs388 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__LoadUnit_1_io_ldout_bits_data;
unsigned long long rhs389 = 0ULL;
unsigned long long rhs390 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__wbArbiter__DOT__intArbiter__DOT__arb_io_out_bits_data;
unsigned long long rhs391 = 0ULL;
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__data_0 
            = (((((((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w___05F0)
                     ? rhs380
                     : rhs381) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w___05F1)
                                 ? rhs382
                                 : rhs383)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w___05F2)
                                              ? rhs384
                                              : rhs385)) 
                 | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w___05F3)
                     ? rhs386
                     : rhs387)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w___05F4)
                                  ? rhs388
                                  : rhs389)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w___05F5)
                                               ? rhs390
                                               : rhs391));
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_2_5) 
         | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_2_4) 
            | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_2_3) 
               | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_2_2) 
                  | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_2_1) 
                     | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_2_0))))))) {
        unsigned long long rhs392 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__immExt_io_data_out_1;
unsigned long long rhs393 = 0ULL;
unsigned long long rhs394 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_0__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs395 = 0ULL;
unsigned long long rhs396 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_1__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs397 = 0ULL;
unsigned long long rhs398 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock_io_writeback_0_bits_data;
unsigned long long rhs399 = 0ULL;
unsigned long long rhs400 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__LoadUnit_1_io_ldout_bits_data;
unsigned long long rhs401 = 0ULL;
unsigned long long rhs402 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__wbArbiter__DOT__intArbiter__DOT__arb_io_out_bits_data;
unsigned long long rhs403 = 0ULL;
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__data_2 
            = (((((((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_2_0)
                     ? rhs392
                     : rhs393) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_2_1)
                                 ? rhs394
                                 : rhs395)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_2_2)
                                              ? rhs396
                                              : rhs397)) 
                 | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_2_3)
                     ? rhs398
                     : rhs399)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_2_4)
                                  ? rhs400
                                  : rhs401)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_2_5)
                                               ? rhs402
                                               : rhs403));
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_3_5) 
         | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_3_4) 
            | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_3_3) 
               | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_3_2) 
                  | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_3_1) 
                     | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_3_0))))))) {
        unsigned long long rhs404 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__immExt_io_data_out_1;
unsigned long long rhs405 = 0ULL;
unsigned long long rhs406 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_0__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs407 = 0ULL;
unsigned long long rhs408 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_1__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs409 = 0ULL;
unsigned long long rhs410 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock_io_writeback_0_bits_data;
unsigned long long rhs411 = 0ULL;
unsigned long long rhs412 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__LoadUnit_1_io_ldout_bits_data;
unsigned long long rhs413 = 0ULL;
unsigned long long rhs414 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__wbArbiter__DOT__intArbiter__DOT__arb_io_out_bits_data;
unsigned long long rhs415 = 0ULL;
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__data_3 
            = (((((((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_3_0)
                     ? rhs404
                     : rhs405) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_3_1)
                                 ? rhs406
                                 : rhs407)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_3_2)
                                              ? rhs408
                                              : rhs409)) 
                 | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_3_3)
                     ? rhs410
                     : rhs411)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_3_4)
                                  ? rhs412
                                  : rhs413)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_3_5)
                                               ? rhs414
                                               : rhs415));
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_4_5) 
         | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_4_4) 
            | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_4_3) 
               | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_4_2) 
                  | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_4_1) 
                     | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_4_0))))))) {
        unsigned long long rhs416 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__immExt_io_data_out_1;
unsigned long long rhs417 = 0ULL;
unsigned long long rhs418 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_0__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs419 = 0ULL;
unsigned long long rhs420 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_1__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs421 = 0ULL;
unsigned long long rhs422 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock_io_writeback_0_bits_data;
unsigned long long rhs423 = 0ULL;
unsigned long long rhs424 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__LoadUnit_1_io_ldout_bits_data;
unsigned long long rhs425 = 0ULL;
unsigned long long rhs426 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__wbArbiter__DOT__intArbiter__DOT__arb_io_out_bits_data;
unsigned long long rhs427 = 0ULL;
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__data_4 
            = (((((((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_4_0)
                     ? rhs416
                     : rhs417) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_4_1)
                                 ? rhs418
                                 : rhs419)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_4_2)
                                              ? rhs420
                                              : rhs421)) 
                 | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_4_3)
                     ? rhs422
                     : rhs423)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_4_4)
                                  ? rhs424
                                  : rhs425)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_4_5)
                                               ? rhs426
                                               : rhs427));
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_7_6) 
         | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_7_5) 
            | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_7_4) 
               | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_7_3) 
                  | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_7_2) 
                     | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_7_1) 
                        | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_7_0)))))))) {
        unsigned long long rhs428 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__immExt_io_data_out_1;
unsigned long long rhs429 = 0ULL;
unsigned long long rhs430 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__immExt_1_io_data_out_1;
unsigned long long rhs431 = 0ULL;
unsigned long long rhs432 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_0__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs433 = 0ULL;
unsigned long long rhs434 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_1__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs435 = 0ULL;
unsigned long long rhs436 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock_io_writeback_0_bits_data;
unsigned long long rhs437 = 0ULL;
unsigned long long rhs438 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__LoadUnit_1_io_ldout_bits_data;
unsigned long long rhs439 = 0ULL;
unsigned long long rhs440 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__wbArbiter__DOT__intArbiter__DOT__arb_io_out_bits_data;
unsigned long long rhs441 = 0ULL;
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__data_7 
            = ((((((((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_7_0)
                      ? rhs428
                      : rhs429) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_7_1)
                                  ? rhs430
                                  : rhs431)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_7_2)
                                               ? rhs432
                                               : rhs433)) 
                  | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_7_3)
                      ? rhs434
                      : rhs435)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_7_4)
                                   ? rhs436
                                   : rhs437)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_7_5)
                                                ? rhs438
                                                : rhs439)) 
               | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_7_6)
                   ? rhs440
                   : rhs441));
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_6_6) 
         | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_6_5) 
            | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_6_4) 
               | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_6_3) 
                  | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_6_2) 
                     | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_6_1) 
                        | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_6_0)))))))) {
        unsigned long long rhs442 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__immExt_io_data_out_1;
unsigned long long rhs443 = 0ULL;
unsigned long long rhs444 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__immExt_1_io_data_out_1;
unsigned long long rhs445 = 0ULL;
unsigned long long rhs446 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_0__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs447 = 0ULL;
unsigned long long rhs448 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_1__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs449 = 0ULL;
unsigned long long rhs450 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock_io_writeback_0_bits_data;
unsigned long long rhs451 = 0ULL;
unsigned long long rhs452 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__LoadUnit_1_io_ldout_bits_data;
unsigned long long rhs453 = 0ULL;
unsigned long long rhs454 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__wbArbiter__DOT__intArbiter__DOT__arb_io_out_bits_data;
unsigned long long rhs455 = 0ULL;
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__data_6 
            = ((((((((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_6_0)
                      ? rhs442
                      : rhs443) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_6_1)
                                  ? rhs444
                                  : rhs445)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_6_2)
                                               ? rhs446
                                               : rhs447)) 
                  | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_6_3)
                      ? rhs448
                      : rhs449)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_6_4)
                                   ? rhs450
                                   : rhs451)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_6_5)
                                                ? rhs452
                                                : rhs453)) 
               | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_6_6)
                   ? rhs454
                   : rhs455));
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_5_6) 
         | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_5_5) 
            | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_5_4) 
               | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_5_3) 
                  | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_5_2) 
                     | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_5_1) 
                        | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_5_0)))))))) {
        unsigned long long rhs456 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__immExt_io_data_out_1;
unsigned long long rhs457 = 0ULL;
unsigned long long rhs458 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__immExt_1_io_data_out_1;
unsigned long long rhs459 = 0ULL;
unsigned long long rhs460 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_0__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs461 = 0ULL;
unsigned long long rhs462 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_1__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs463 = 0ULL;
unsigned long long rhs464 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock_io_writeback_0_bits_data;
unsigned long long rhs465 = 0ULL;
unsigned long long rhs466 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__LoadUnit_1_io_ldout_bits_data;
unsigned long long rhs467 = 0ULL;
unsigned long long rhs468 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__wbArbiter__DOT__intArbiter__DOT__arb_io_out_bits_data;
unsigned long long rhs469 = 0ULL;
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__data_5 
            = ((((((((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_5_0)
                      ? rhs456
                      : rhs457) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_5_1)
                                  ? rhs458
                                  : rhs459)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_5_2)
                                               ? rhs460
                                               : rhs461)) 
                  | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_5_3)
                      ? rhs462
                      : rhs463)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_5_4)
                                   ? rhs464
                                   : rhs465)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_5_5)
                                                ? rhs466
                                                : rhs467)) 
               | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_5_6)
                   ? rhs468
                   : rhs469));
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_1_6) 
         | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_1_5) 
            | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_1_4) 
               | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_1_3) 
                  | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_1_2) 
                     | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_1_1) 
                        | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_1_0)))))))) {
        unsigned long long rhs470 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__immExt_io_data_out_1;
unsigned long long rhs471 = 0ULL;
unsigned long long rhs472 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__immExt_1_io_data_out_1;
unsigned long long rhs473 = 0ULL;
unsigned long long rhs474 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_0__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs475 = 0ULL;
unsigned long long rhs476 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_1__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs477 = 0ULL;
unsigned long long rhs478 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock_io_writeback_0_bits_data;
unsigned long long rhs479 = 0ULL;
unsigned long long rhs480 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__LoadUnit_1_io_ldout_bits_data;
unsigned long long rhs481 = 0ULL;
unsigned long long rhs482 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__wbArbiter__DOT__intArbiter__DOT__arb_io_out_bits_data;
unsigned long long rhs483 = 0ULL;
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__data_1 
            = ((((((((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_1_0)
                      ? rhs470
                      : rhs471) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_1_1)
                                  ? rhs472
                                  : rhs473)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_1_2)
                                               ? rhs474
                                               : rhs475)) 
                  | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_1_3)
                      ? rhs476
                      : rhs477)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_1_4)
                                   ? rhs478
                                   : rhs479)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_1_5)
                                                ? rhs480
                                                : rhs481)) 
               | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_1_6)
                   ? rhs482
                   : rhs483));
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w___05F6) 
         | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w___05F5) 
            | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w___05F4) 
               | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w___05F3) 
                  | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w___05F2) 
                     | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w___05F1) 
                        | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w___05F0)))))))) {
        unsigned long long rhs484 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__immExt_io_data_out_1;
unsigned long long rhs485 = 0ULL;
unsigned long long rhs486 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__immExt_1_io_data_out_1;
unsigned long long rhs487 = 0ULL;
unsigned long long rhs488 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_0__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs489 = 0ULL;
unsigned long long rhs490 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_1__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs491 = 0ULL;
unsigned long long rhs492 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock_io_writeback_0_bits_data;
unsigned long long rhs493 = 0ULL;
unsigned long long rhs494 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__LoadUnit_1_io_ldout_bits_data;
unsigned long long rhs495 = 0ULL;
unsigned long long rhs496 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__wbArbiter__DOT__intArbiter__DOT__arb_io_out_bits_data;
unsigned long long rhs497 = 0ULL;
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__data_0 
            = ((((((((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w___05F0)
                      ? rhs484
                      : rhs485) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w___05F1)
                                  ? rhs486
                                  : rhs487)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w___05F2)
                                               ? rhs488
                                               : rhs489)) 
                  | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w___05F3)
                      ? rhs490
                      : rhs491)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w___05F4)
                                   ? rhs492
                                   : rhs493)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w___05F5)
                                                ? rhs494
                                                : rhs495)) 
               | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w___05F6)
                   ? rhs496
                   : rhs497));
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_2_6) 
         | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_2_5) 
            | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_2_4) 
               | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_2_3) 
                  | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_2_2) 
                     | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_2_1) 
                        | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_2_0)))))))) {
        unsigned long long rhs498 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__immExt_io_data_out_1;
unsigned long long rhs499 = 0ULL;
unsigned long long rhs500 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__immExt_1_io_data_out_1;
unsigned long long rhs501 = 0ULL;
unsigned long long rhs502 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_0__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs503 = 0ULL;
unsigned long long rhs504 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_1__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs505 = 0ULL;
unsigned long long rhs506 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock_io_writeback_0_bits_data;
unsigned long long rhs507 = 0ULL;
unsigned long long rhs508 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__LoadUnit_1_io_ldout_bits_data;
unsigned long long rhs509 = 0ULL;
unsigned long long rhs510 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__wbArbiter__DOT__intArbiter__DOT__arb_io_out_bits_data;
unsigned long long rhs511 = 0ULL;
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__data_2 
            = ((((((((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_2_0)
                      ? rhs498
                      : rhs499) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_2_1)
                                  ? rhs500
                                  : rhs501)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_2_2)
                                               ? rhs502
                                               : rhs503)) 
                  | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_2_3)
                      ? rhs504
                      : rhs505)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_2_4)
                                   ? rhs506
                                   : rhs507)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_2_5)
                                                ? rhs508
                                                : rhs509)) 
               | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_2_6)
                   ? rhs510
                   : rhs511));
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_3_6) 
         | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_3_5) 
            | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_3_4) 
               | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_3_3) 
                  | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_3_2) 
                     | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_3_1) 
                        | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_3_0)))))))) {
        unsigned long long rhs512 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__immExt_io_data_out_1;
unsigned long long rhs513 = 0ULL;
unsigned long long rhs514 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__immExt_1_io_data_out_1;
unsigned long long rhs515 = 0ULL;
unsigned long long rhs516 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_0__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs517 = 0ULL;
unsigned long long rhs518 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_1__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs519 = 0ULL;
unsigned long long rhs520 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock_io_writeback_0_bits_data;
unsigned long long rhs521 = 0ULL;
unsigned long long rhs522 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__LoadUnit_1_io_ldout_bits_data;
unsigned long long rhs523 = 0ULL;
unsigned long long rhs524 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__wbArbiter__DOT__intArbiter__DOT__arb_io_out_bits_data;
unsigned long long rhs525 = 0ULL;
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__data_3 
            = ((((((((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_3_0)
                      ? rhs512
                      : rhs513) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_3_1)
                                  ? rhs514
                                  : rhs515)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_3_2)
                                               ? rhs516
                                               : rhs517)) 
                  | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_3_3)
                      ? rhs518
                      : rhs519)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_3_4)
                                   ? rhs520
                                   : rhs521)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_3_5)
                                                ? rhs522
                                                : rhs523)) 
               | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_3_6)
                   ? rhs524
                   : rhs525));
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_4_6) 
         | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_4_5) 
            | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_4_4) 
               | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_4_3) 
                  | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_4_2) 
                     | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_4_1) 
                        | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_4_0)))))))) {
        unsigned long long rhs526 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__immExt_io_data_out_1;
unsigned long long rhs527 = 0ULL;
unsigned long long rhs528 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__immExt_1_io_data_out_1;
unsigned long long rhs529 = 0ULL;
unsigned long long rhs530 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_0__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs531 = 0ULL;
unsigned long long rhs532 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_1__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs533 = 0ULL;
unsigned long long rhs534 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock_io_writeback_0_bits_data;
unsigned long long rhs535 = 0ULL;
unsigned long long rhs536 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__LoadUnit_1_io_ldout_bits_data;
unsigned long long rhs537 = 0ULL;
unsigned long long rhs538 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__wbArbiter__DOT__intArbiter__DOT__arb_io_out_bits_data;
unsigned long long rhs539 = 0ULL;
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__data_4 
            = ((((((((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_4_0)
                      ? rhs526
                      : rhs527) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_4_1)
                                  ? rhs528
                                  : rhs529)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_4_2)
                                               ? rhs530
                                               : rhs531)) 
                  | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_4_3)
                      ? rhs532
                      : rhs533)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_4_4)
                                   ? rhs534
                                   : rhs535)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_4_5)
                                                ? rhs536
                                                : rhs537)) 
               | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_1__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_4_6)
                   ? rhs538
                   : rhs539));
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_7_5) 
         | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_7_4) 
            | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_7_3) 
               | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_7_2) 
                  | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_7_1) 
                     | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_7_0))))))) {
        unsigned long long rhs540 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__immExt_io_data_out_0;
unsigned long long rhs541 = 0ULL;
unsigned long long rhs542 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_0__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs543 = 0ULL;
unsigned long long rhs544 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_1__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs545 = 0ULL;
unsigned long long rhs546 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock_io_writeback_0_bits_data;
unsigned long long rhs547 = 0ULL;
unsigned long long rhs548 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__LoadUnit_1_io_ldout_bits_data;
unsigned long long rhs549 = 0ULL;
unsigned long long rhs550 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__wbArbiter__DOT__intArbiter__DOT__arb_io_out_bits_data;
unsigned long long rhs551 = 0ULL;
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__data_7 
            = (((((((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_7_0)
                     ? rhs540
                     : rhs541) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_7_1)
                                 ? rhs542
                                 : rhs543)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_7_2)
                                              ? rhs544
                                              : rhs545)) 
                 | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_7_3)
                     ? rhs546
                     : rhs547)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_7_4)
                                  ? rhs548
                                  : rhs549)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_7_5)
                                               ? rhs550
                                               : rhs551));
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_6_5) 
         | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_6_4) 
            | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_6_3) 
               | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_6_2) 
                  | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_6_1) 
                     | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_6_0))))))) {
        unsigned long long rhs552 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__immExt_io_data_out_0;
unsigned long long rhs553 = 0ULL;
unsigned long long rhs554 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_0__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs555 = 0ULL;
unsigned long long rhs556 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_1__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs557 = 0ULL;
unsigned long long rhs558 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock_io_writeback_0_bits_data;
unsigned long long rhs559 = 0ULL;
unsigned long long rhs560 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__LoadUnit_1_io_ldout_bits_data;
unsigned long long rhs561 = 0ULL;
unsigned long long rhs562 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__wbArbiter__DOT__intArbiter__DOT__arb_io_out_bits_data;
unsigned long long rhs563 = 0ULL;
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__data_6 
            = (((((((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_6_0)
                     ? rhs552
                     : rhs553) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_6_1)
                                 ? rhs554
                                 : rhs555)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_6_2)
                                              ? rhs556
                                              : rhs557)) 
                 | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_6_3)
                     ? rhs558
                     : rhs559)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_6_4)
                                  ? rhs560
                                  : rhs561)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_6_5)
                                               ? rhs562
                                               : rhs563));
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_5_5) 
         | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_5_4) 
            | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_5_3) 
               | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_5_2) 
                  | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_5_1) 
                     | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_5_0))))))) {
        unsigned long long rhs564 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__immExt_io_data_out_0;
unsigned long long rhs565 = 0ULL;
unsigned long long rhs566 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_0__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs567 = 0ULL;
unsigned long long rhs568 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_1__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs569 = 0ULL;
unsigned long long rhs570 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock_io_writeback_0_bits_data;
unsigned long long rhs571 = 0ULL;
unsigned long long rhs572 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__LoadUnit_1_io_ldout_bits_data;
unsigned long long rhs573 = 0ULL;
unsigned long long rhs574 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__wbArbiter__DOT__intArbiter__DOT__arb_io_out_bits_data;
unsigned long long rhs575 = 0ULL;
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__data_5 
            = (((((((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_5_0)
                     ? rhs564
                     : rhs565) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_5_1)
                                 ? rhs566
                                 : rhs567)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_5_2)
                                              ? rhs568
                                              : rhs569)) 
                 | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_5_3)
                     ? rhs570
                     : rhs571)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_5_4)
                                  ? rhs572
                                  : rhs573)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_5_5)
                                               ? rhs574
                                               : rhs575));
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_1_5) 
         | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_1_4) 
            | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_1_3) 
               | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_1_2) 
                  | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_1_1) 
                     | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_1_0))))))) {
        unsigned long long rhs576 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__immExt_io_data_out_0;
unsigned long long rhs577 = 0ULL;
unsigned long long rhs578 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_0__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs579 = 0ULL;
unsigned long long rhs580 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_1__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs581 = 0ULL;
unsigned long long rhs582 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock_io_writeback_0_bits_data;
unsigned long long rhs583 = 0ULL;
unsigned long long rhs584 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__LoadUnit_1_io_ldout_bits_data;
unsigned long long rhs585 = 0ULL;
unsigned long long rhs586 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__wbArbiter__DOT__intArbiter__DOT__arb_io_out_bits_data;
unsigned long long rhs587 = 0ULL;
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__data_1 
            = (((((((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_1_0)
                     ? rhs576
                     : rhs577) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_1_1)
                                 ? rhs578
                                 : rhs579)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_1_2)
                                              ? rhs580
                                              : rhs581)) 
                 | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_1_3)
                     ? rhs582
                     : rhs583)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_1_4)
                                  ? rhs584
                                  : rhs585)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_1_5)
                                               ? rhs586
                                               : rhs587));
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w___05F5) 
         | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w___05F4) 
            | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w___05F3) 
               | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w___05F2) 
                  | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w___05F1) 
                     | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w___05F0))))))) {
        unsigned long long rhs588 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__immExt_io_data_out_0;
unsigned long long rhs589 = 0ULL;
unsigned long long rhs590 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_0__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs591 = 0ULL;
unsigned long long rhs592 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_1__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs593 = 0ULL;
unsigned long long rhs594 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock_io_writeback_0_bits_data;
unsigned long long rhs595 = 0ULL;
unsigned long long rhs596 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__LoadUnit_1_io_ldout_bits_data;
unsigned long long rhs597 = 0ULL;
unsigned long long rhs598 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__wbArbiter__DOT__intArbiter__DOT__arb_io_out_bits_data;
unsigned long long rhs599 = 0ULL;
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__data_0 
            = (((((((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w___05F0)
                     ? rhs588
                     : rhs589) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w___05F1)
                                 ? rhs590
                                 : rhs591)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w___05F2)
                                              ? rhs592
                                              : rhs593)) 
                 | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w___05F3)
                     ? rhs594
                     : rhs595)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w___05F4)
                                  ? rhs596
                                  : rhs597)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w___05F5)
                                               ? rhs598
                                               : rhs599));
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_2_5) 
         | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_2_4) 
            | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_2_3) 
               | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_2_2) 
                  | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_2_1) 
                     | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_2_0))))))) {
        unsigned long long rhs600 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__immExt_io_data_out_0;
unsigned long long rhs601 = 0ULL;
unsigned long long rhs602 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_0__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs603 = 0ULL;
unsigned long long rhs604 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_1__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs605 = 0ULL;
unsigned long long rhs606 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock_io_writeback_0_bits_data;
unsigned long long rhs607 = 0ULL;
unsigned long long rhs608 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__LoadUnit_1_io_ldout_bits_data;
unsigned long long rhs609 = 0ULL;
unsigned long long rhs610 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__wbArbiter__DOT__intArbiter__DOT__arb_io_out_bits_data;
unsigned long long rhs611 = 0ULL;
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__data_2 
            = (((((((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_2_0)
                     ? rhs600
                     : rhs601) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_2_1)
                                 ? rhs602
                                 : rhs603)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_2_2)
                                              ? rhs604
                                              : rhs605)) 
                 | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_2_3)
                     ? rhs606
                     : rhs607)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_2_4)
                                  ? rhs608
                                  : rhs609)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_2_5)
                                               ? rhs610
                                               : rhs611));
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_3_5) 
         | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_3_4) 
            | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_3_3) 
               | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_3_2) 
                  | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_3_1) 
                     | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_3_0))))))) {
        unsigned long long rhs612 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__immExt_io_data_out_0;
unsigned long long rhs613 = 0ULL;
unsigned long long rhs614 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_0__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs615 = 0ULL;
unsigned long long rhs616 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_1__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs617 = 0ULL;
unsigned long long rhs618 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock_io_writeback_0_bits_data;
unsigned long long rhs619 = 0ULL;
unsigned long long rhs620 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__LoadUnit_1_io_ldout_bits_data;
unsigned long long rhs621 = 0ULL;
unsigned long long rhs622 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__wbArbiter__DOT__intArbiter__DOT__arb_io_out_bits_data;
unsigned long long rhs623 = 0ULL;
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__data_3 
            = (((((((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_3_0)
                     ? rhs612
                     : rhs613) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_3_1)
                                 ? rhs614
                                 : rhs615)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_3_2)
                                              ? rhs616
                                              : rhs617)) 
                 | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_3_3)
                     ? rhs618
                     : rhs619)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_3_4)
                                  ? rhs620
                                  : rhs621)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_3_5)
                                               ? rhs622
                                               : rhs623));
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_4_5) 
         | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_4_4) 
            | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_4_3) 
               | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_4_2) 
                  | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_4_1) 
                     | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_4_0))))))) {
        unsigned long long rhs624 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__immExt_io_data_out_0;
unsigned long long rhs625 = 0ULL;
unsigned long long rhs626 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_0__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs627 = 0ULL;
unsigned long long rhs628 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_1__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs629 = 0ULL;
unsigned long long rhs630 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock_io_writeback_0_bits_data;
unsigned long long rhs631 = 0ULL;
unsigned long long rhs632 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__LoadUnit_1_io_ldout_bits_data;
unsigned long long rhs633 = 0ULL;
unsigned long long rhs634 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__wbArbiter__DOT__intArbiter__DOT__arb_io_out_bits_data;
unsigned long long rhs635 = 0ULL;
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__data_4 
            = (((((((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_4_0)
                     ? rhs624
                     : rhs625) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_4_1)
                                 ? rhs626
                                 : rhs627)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_4_2)
                                              ? rhs628
                                              : rhs629)) 
                 | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_4_3)
                     ? rhs630
                     : rhs631)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_4_4)
                                  ? rhs632
                                  : rhs633)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_2__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_4_5)
                                               ? rhs634
                                               : rhs635));
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_12_6) 
         | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_12_5) 
            | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_12_4) 
               | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_12_3) 
                  | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_12_2) 
                     | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_12_1) 
                        | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_12_0)))))))) {
        unsigned long long rhs636 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__immExt_io_data_out_1;
unsigned long long rhs637 = 0ULL;
unsigned long long rhs638 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__immExt_1_io_data_out_1;
unsigned long long rhs639 = 0ULL;
unsigned long long rhs640 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_0__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs641 = 0ULL;
unsigned long long rhs642 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_1__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs643 = 0ULL;
unsigned long long rhs644 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock_io_writeback_0_bits_data;
unsigned long long rhs645 = 0ULL;
unsigned long long rhs646 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__LoadUnit_1_io_ldout_bits_data;
unsigned long long rhs647 = 0ULL;
unsigned long long rhs648 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__wbArbiter__DOT__intArbiter__DOT__arb_io_out_bits_data;
unsigned long long rhs649 = 0ULL;
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__data_12 
            = ((((((((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_12_0)
                      ? rhs636
                      : rhs637) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_12_1)
                                  ? rhs638
                                  : rhs639)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_12_2)
                                               ? rhs640
                                               : rhs641)) 
                  | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_12_3)
                      ? rhs642
                      : rhs643)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_12_4)
                                   ? rhs644
                                   : rhs645)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_12_5)
                                                ? rhs646
                                                : rhs647)) 
               | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_12_6)
                   ? rhs648
                   : rhs649));
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_11_6) 
         | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_11_5) 
            | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_11_4) 
               | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_11_3) 
                  | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_11_2) 
                     | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_11_1) 
                        | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_11_0)))))))) {
        unsigned long long rhs650 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__immExt_io_data_out_1;
unsigned long long rhs651 = 0ULL;
unsigned long long rhs652 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__immExt_1_io_data_out_1;
unsigned long long rhs653 = 0ULL;
unsigned long long rhs654 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_0__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs655 = 0ULL;
unsigned long long rhs656 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_1__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs657 = 0ULL;
unsigned long long rhs658 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock_io_writeback_0_bits_data;
unsigned long long rhs659 = 0ULL;
unsigned long long rhs660 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__LoadUnit_1_io_ldout_bits_data;
unsigned long long rhs661 = 0ULL;
unsigned long long rhs662 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__wbArbiter__DOT__intArbiter__DOT__arb_io_out_bits_data;
unsigned long long rhs663 = 0ULL;
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__data_11 
            = ((((((((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_11_0)
                      ? rhs650
                      : rhs651) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_11_1)
                                  ? rhs652
                                  : rhs653)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_11_2)
                                               ? rhs654
                                               : rhs655)) 
                  | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_11_3)
                      ? rhs656
                      : rhs657)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_11_4)
                                   ? rhs658
                                   : rhs659)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_11_5)
                                                ? rhs660
                                                : rhs661)) 
               | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_11_6)
                   ? rhs662
                   : rhs663));
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_4_6) 
         | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_4_5) 
            | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_4_4) 
               | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_4_3) 
                  | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_4_2) 
                     | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_4_1) 
                        | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_4_0)))))))) {
        unsigned long long rhs664 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__immExt_io_data_out_1;
unsigned long long rhs665 = 0ULL;
unsigned long long rhs666 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__immExt_1_io_data_out_1;
unsigned long long rhs667 = 0ULL;
unsigned long long rhs668 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_0__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs669 = 0ULL;
unsigned long long rhs670 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_1__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs671 = 0ULL;
unsigned long long rhs672 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock_io_writeback_0_bits_data;
unsigned long long rhs673 = 0ULL;
unsigned long long rhs674 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__LoadUnit_1_io_ldout_bits_data;
unsigned long long rhs675 = 0ULL;
unsigned long long rhs676 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__wbArbiter__DOT__intArbiter__DOT__arb_io_out_bits_data;
unsigned long long rhs677 = 0ULL;
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__data_4 
            = ((((((((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_4_0)
                      ? rhs664
                      : rhs665) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_4_1)
                                  ? rhs666
                                  : rhs667)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_4_2)
                                               ? rhs668
                                               : rhs669)) 
                  | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_4_3)
                      ? rhs670
                      : rhs671)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_4_4)
                                   ? rhs672
                                   : rhs673)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_4_5)
                                                ? rhs674
                                                : rhs675)) 
               | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_4_6)
                   ? rhs676
                   : rhs677));
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_3_6) 
         | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_3_5) 
            | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_3_4) 
               | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_3_3) 
                  | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_3_2) 
                     | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_3_1) 
                        | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_3_0)))))))) {
        unsigned long long rhs678 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__immExt_io_data_out_1;
unsigned long long rhs679 = 0ULL;
unsigned long long rhs680 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__immExt_1_io_data_out_1;
unsigned long long rhs681 = 0ULL;
unsigned long long rhs682 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_0__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs683 = 0ULL;
unsigned long long rhs684 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_1__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs685 = 0ULL;
unsigned long long rhs686 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock_io_writeback_0_bits_data;
unsigned long long rhs687 = 0ULL;
unsigned long long rhs688 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__LoadUnit_1_io_ldout_bits_data;
unsigned long long rhs689 = 0ULL;
unsigned long long rhs690 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__wbArbiter__DOT__intArbiter__DOT__arb_io_out_bits_data;
unsigned long long rhs691 = 0ULL;
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__data_3 
            = ((((((((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_3_0)
                      ? rhs678
                      : rhs679) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_3_1)
                                  ? rhs680
                                  : rhs681)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_3_2)
                                               ? rhs682
                                               : rhs683)) 
                  | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_3_3)
                      ? rhs684
                      : rhs685)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_3_4)
                                   ? rhs686
                                   : rhs687)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_3_5)
                                                ? rhs688
                                                : rhs689)) 
               | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_3_6)
                   ? rhs690
                   : rhs691));
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_2_6) 
         | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_2_5) 
            | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_2_4) 
               | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_2_3) 
                  | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_2_2) 
                     | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_2_1) 
                        | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_2_0)))))))) {
        unsigned long long rhs692 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__immExt_io_data_out_1;
unsigned long long rhs693 = 0ULL;
unsigned long long rhs694 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__immExt_1_io_data_out_1;
unsigned long long rhs695 = 0ULL;
unsigned long long rhs696 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_0__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs697 = 0ULL;
unsigned long long rhs698 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_1__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs699 = 0ULL;
unsigned long long rhs700 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock_io_writeback_0_bits_data;
unsigned long long rhs701 = 0ULL;
unsigned long long rhs702 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__LoadUnit_1_io_ldout_bits_data;
unsigned long long rhs703 = 0ULL;
unsigned long long rhs704 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__wbArbiter__DOT__intArbiter__DOT__arb_io_out_bits_data;
unsigned long long rhs705 = 0ULL;
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__data_2 
            = ((((((((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_2_0)
                      ? rhs692
                      : rhs693) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_2_1)
                                  ? rhs694
                                  : rhs695)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_2_2)
                                               ? rhs696
                                               : rhs697)) 
                  | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_2_3)
                      ? rhs698
                      : rhs699)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_2_4)
                                   ? rhs700
                                   : rhs701)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_2_5)
                                                ? rhs702
                                                : rhs703)) 
               | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_2_6)
                   ? rhs704
                   : rhs705));
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w___05F6) 
         | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w___05F5) 
            | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w___05F4) 
               | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w___05F3) 
                  | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w___05F2) 
                     | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w___05F1) 
                        | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w___05F0)))))))) {
        unsigned long long rhs706 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__immExt_io_data_out_1;
unsigned long long rhs707 = 0ULL;
unsigned long long rhs708 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__immExt_1_io_data_out_1;
unsigned long long rhs709 = 0ULL;
unsigned long long rhs710 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_0__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs711 = 0ULL;
unsigned long long rhs712 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_1__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs713 = 0ULL;
unsigned long long rhs714 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock_io_writeback_0_bits_data;
unsigned long long rhs715 = 0ULL;
unsigned long long rhs716 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__LoadUnit_1_io_ldout_bits_data;
unsigned long long rhs717 = 0ULL;
unsigned long long rhs718 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__wbArbiter__DOT__intArbiter__DOT__arb_io_out_bits_data;
unsigned long long rhs719 = 0ULL;
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__data_0 
            = ((((((((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w___05F0)
                      ? rhs706
                      : rhs707) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w___05F1)
                                  ? rhs708
                                  : rhs709)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w___05F2)
                                               ? rhs710
                                               : rhs711)) 
                  | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w___05F3)
                      ? rhs712
                      : rhs713)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w___05F4)
                                   ? rhs714
                                   : rhs715)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w___05F5)
                                                ? rhs716
                                                : rhs717)) 
               | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w___05F6)
                   ? rhs718
                   : rhs719));
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_1_6) 
         | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_1_5) 
            | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_1_4) 
               | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_1_3) 
                  | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_1_2) 
                     | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_1_1) 
                        | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_1_0)))))))) {
        unsigned long long rhs720 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__immExt_io_data_out_1;
unsigned long long rhs721 = 0ULL;
unsigned long long rhs722 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__immExt_1_io_data_out_1;
unsigned long long rhs723 = 0ULL;
unsigned long long rhs724 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_0__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs725 = 0ULL;
unsigned long long rhs726 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_1__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs727 = 0ULL;
unsigned long long rhs728 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock_io_writeback_0_bits_data;
unsigned long long rhs729 = 0ULL;
unsigned long long rhs730 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__LoadUnit_1_io_ldout_bits_data;
unsigned long long rhs731 = 0ULL;
unsigned long long rhs732 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__wbArbiter__DOT__intArbiter__DOT__arb_io_out_bits_data;
unsigned long long rhs733 = 0ULL;
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__data_1 
            = ((((((((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_1_0)
                      ? rhs720
                      : rhs721) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_1_1)
                                  ? rhs722
                                  : rhs723)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_1_2)
                                               ? rhs724
                                               : rhs725)) 
                  | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_1_3)
                      ? rhs726
                      : rhs727)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_1_4)
                                   ? rhs728
                                   : rhs729)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_1_5)
                                                ? rhs730
                                                : rhs731)) 
               | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_1_6)
                   ? rhs732
                   : rhs733));
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_5_6) 
         | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_5_5) 
            | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_5_4) 
               | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_5_3) 
                  | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_5_2) 
                     | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_5_1) 
                        | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_5_0)))))))) {
        unsigned long long rhs734 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__immExt_io_data_out_1;
unsigned long long rhs735 = 0ULL;
unsigned long long rhs736 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__immExt_1_io_data_out_1;
unsigned long long rhs737 = 0ULL;
unsigned long long rhs738 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_0__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs739 = 0ULL;
unsigned long long rhs740 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_1__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs741 = 0ULL;
unsigned long long rhs742 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock_io_writeback_0_bits_data;
unsigned long long rhs743 = 0ULL;
unsigned long long rhs744 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__LoadUnit_1_io_ldout_bits_data;
unsigned long long rhs745 = 0ULL;
unsigned long long rhs746 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__wbArbiter__DOT__intArbiter__DOT__arb_io_out_bits_data;
unsigned long long rhs747 = 0ULL;
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__data_5 
            = ((((((((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_5_0)
                      ? rhs734
                      : rhs735) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_5_1)
                                  ? rhs736
                                  : rhs737)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_5_2)
                                               ? rhs738
                                               : rhs739)) 
                  | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_5_3)
                      ? rhs740
                      : rhs741)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_5_4)
                                   ? rhs742
                                   : rhs743)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_5_5)
                                                ? rhs744
                                                : rhs745)) 
               | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_5_6)
                   ? rhs746
                   : rhs747));
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_6_6) 
         | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_6_5) 
            | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_6_4) 
               | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_6_3) 
                  | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_6_2) 
                     | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_6_1) 
                        | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_6_0)))))))) {
        unsigned long long rhs748 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__immExt_io_data_out_1;
unsigned long long rhs749 = 0ULL;
unsigned long long rhs750 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__immExt_1_io_data_out_1;
unsigned long long rhs751 = 0ULL;
unsigned long long rhs752 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_0__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs753 = 0ULL;
unsigned long long rhs754 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_1__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs755 = 0ULL;
unsigned long long rhs756 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock_io_writeback_0_bits_data;
unsigned long long rhs757 = 0ULL;
unsigned long long rhs758 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__LoadUnit_1_io_ldout_bits_data;
unsigned long long rhs759 = 0ULL;
unsigned long long rhs760 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__wbArbiter__DOT__intArbiter__DOT__arb_io_out_bits_data;
unsigned long long rhs761 = 0ULL;
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__data_6 
            = ((((((((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_6_0)
                      ? rhs748
                      : rhs749) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_6_1)
                                  ? rhs750
                                  : rhs751)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_6_2)
                                               ? rhs752
                                               : rhs753)) 
                  | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_6_3)
                      ? rhs754
                      : rhs755)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_6_4)
                                   ? rhs756
                                   : rhs757)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_6_5)
                                                ? rhs758
                                                : rhs759)) 
               | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_6_6)
                   ? rhs760
                   : rhs761));
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_7_6) 
         | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_7_5) 
            | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_7_4) 
               | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_7_3) 
                  | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_7_2) 
                     | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_7_1) 
                        | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_7_0)))))))) {
        unsigned long long rhs762 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__immExt_io_data_out_1;
unsigned long long rhs763 = 0ULL;
unsigned long long rhs764 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__immExt_1_io_data_out_1;
unsigned long long rhs765 = 0ULL;
unsigned long long rhs766 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_0__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs767 = 0ULL;
unsigned long long rhs768 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_1__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs769 = 0ULL;
unsigned long long rhs770 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock_io_writeback_0_bits_data;
unsigned long long rhs771 = 0ULL;
unsigned long long rhs772 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__LoadUnit_1_io_ldout_bits_data;
unsigned long long rhs773 = 0ULL;
unsigned long long rhs774 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__wbArbiter__DOT__intArbiter__DOT__arb_io_out_bits_data;
unsigned long long rhs775 = 0ULL;
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__data_7 
            = ((((((((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_7_0)
                      ? rhs762
                      : rhs763) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_7_1)
                                  ? rhs764
                                  : rhs765)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_7_2)
                                               ? rhs766
                                               : rhs767)) 
                  | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_7_3)
                      ? rhs768
                      : rhs769)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_7_4)
                                   ? rhs770
                                   : rhs771)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_7_5)
                                                ? rhs772
                                                : rhs773)) 
               | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_7_6)
                   ? rhs774
                   : rhs775));
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_8_6) 
         | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_8_5) 
            | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_8_4) 
               | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_8_3) 
                  | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_8_2) 
                     | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_8_1) 
                        | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_8_0)))))))) {
        unsigned long long rhs776 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__immExt_io_data_out_1;
unsigned long long rhs777 = 0ULL;
unsigned long long rhs778 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__immExt_1_io_data_out_1;
unsigned long long rhs779 = 0ULL;
unsigned long long rhs780 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_0__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs781 = 0ULL;
unsigned long long rhs782 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_1__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs783 = 0ULL;
unsigned long long rhs784 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock_io_writeback_0_bits_data;
unsigned long long rhs785 = 0ULL;
unsigned long long rhs786 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__LoadUnit_1_io_ldout_bits_data;
unsigned long long rhs787 = 0ULL;
unsigned long long rhs788 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__wbArbiter__DOT__intArbiter__DOT__arb_io_out_bits_data;
unsigned long long rhs789 = 0ULL;
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__data_8 
            = ((((((((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_8_0)
                      ? rhs776
                      : rhs777) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_8_1)
                                  ? rhs778
                                  : rhs779)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_8_2)
                                               ? rhs780
                                               : rhs781)) 
                  | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_8_3)
                      ? rhs782
                      : rhs783)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_8_4)
                                   ? rhs784
                                   : rhs785)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_8_5)
                                                ? rhs786
                                                : rhs787)) 
               | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_8_6)
                   ? rhs788
                   : rhs789));
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_9_6) 
         | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_9_5) 
            | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_9_4) 
               | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_9_3) 
                  | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_9_2) 
                     | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_9_1) 
                        | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_9_0)))))))) {
        unsigned long long rhs790 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__immExt_io_data_out_1;
unsigned long long rhs791 = 0ULL;
unsigned long long rhs792 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__immExt_1_io_data_out_1;
unsigned long long rhs793 = 0ULL;
unsigned long long rhs794 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_0__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs795 = 0ULL;
unsigned long long rhs796 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_1__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs797 = 0ULL;
unsigned long long rhs798 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock_io_writeback_0_bits_data;
unsigned long long rhs799 = 0ULL;
unsigned long long rhs800 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__LoadUnit_1_io_ldout_bits_data;
unsigned long long rhs801 = 0ULL;
unsigned long long rhs802 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__wbArbiter__DOT__intArbiter__DOT__arb_io_out_bits_data;
unsigned long long rhs803 = 0ULL;
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__data_9 
            = ((((((((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_9_0)
                      ? rhs790
                      : rhs791) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_9_1)
                                  ? rhs792
                                  : rhs793)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_9_2)
                                               ? rhs794
                                               : rhs795)) 
                  | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_9_3)
                      ? rhs796
                      : rhs797)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_9_4)
                                   ? rhs798
                                   : rhs799)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_9_5)
                                                ? rhs800
                                                : rhs801)) 
               | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_9_6)
                   ? rhs802
                   : rhs803));
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_10_6) 
         | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_10_5) 
            | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_10_4) 
               | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_10_3) 
                  | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_10_2) 
                     | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_10_1) 
                        | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_10_0)))))))) {
        unsigned long long rhs804 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__immExt_io_data_out_1;
unsigned long long rhs805 = 0ULL;
unsigned long long rhs806 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__immExt_1_io_data_out_1;
unsigned long long rhs807 = 0ULL;
unsigned long long rhs808 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_0__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs809 = 0ULL;
unsigned long long rhs810 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_1__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs811 = 0ULL;
unsigned long long rhs812 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock_io_writeback_0_bits_data;
unsigned long long rhs813 = 0ULL;
unsigned long long rhs814 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__LoadUnit_1_io_ldout_bits_data;
unsigned long long rhs815 = 0ULL;
unsigned long long rhs816 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__wbArbiter__DOT__intArbiter__DOT__arb_io_out_bits_data;
unsigned long long rhs817 = 0ULL;
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__data_10 
            = ((((((((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_10_0)
                      ? rhs804
                      : rhs805) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_10_1)
                                  ? rhs806
                                  : rhs807)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_10_2)
                                               ? rhs808
                                               : rhs809)) 
                  | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_10_3)
                      ? rhs810
                      : rhs811)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_10_4)
                                   ? rhs812
                                   : rhs813)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_10_5)
                                                ? rhs814
                                                : rhs815)) 
               | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataArray__DOT__dataModule_1__DOT__w_10_6)
                   ? rhs816
                   : rhs817));
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_15_6) 
         | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_15_5) 
            | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_15_4) 
               | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_15_3) 
                  | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_15_2) 
                     | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_15_1) 
                        | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_15_0)))))))) {
        unsigned long long rhs818 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__immExt_io_data_out_0;
unsigned long long rhs819 = 0ULL;
unsigned long long rhs820 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__immExt_1_io_data_out_0;
unsigned long long rhs821 = 0ULL;
unsigned long long rhs822 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_0__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs823 = 0ULL;
unsigned long long rhs824 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_1__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs825 = 0ULL;
unsigned long long rhs826 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock_io_writeback_0_bits_data;
unsigned long long rhs827 = 0ULL;
unsigned long long rhs828 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__LoadUnit_1_io_ldout_bits_data;
unsigned long long rhs829 = 0ULL;
unsigned long long rhs830 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__wbArbiter__DOT__intArbiter__DOT__arb_io_out_bits_data;
unsigned long long rhs831 = 0ULL;
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__data_15 
            = ((((((((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_15_0)
                      ? rhs818
                      : rhs819) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_15_1)
                                  ? rhs820
                                  : rhs821)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_15_2)
                                               ? rhs822
                                               : rhs823)) 
                  | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_15_3)
                      ? rhs824
                      : rhs825)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_15_4)
                                   ? rhs826
                                   : rhs827)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_15_5)
                                                ? rhs828
                                                : rhs829)) 
               | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_15_6)
                   ? rhs830
                   : rhs831));
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_14_6) 
         | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_14_5) 
            | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_14_4) 
               | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_14_3) 
                  | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_14_2) 
                     | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_14_1) 
                        | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_14_0)))))))) {
        unsigned long long rhs832 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__immExt_io_data_out_0;
unsigned long long rhs833 = 0ULL;
unsigned long long rhs834 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__immExt_1_io_data_out_0;
unsigned long long rhs835 = 0ULL;
unsigned long long rhs836 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_0__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs837 = 0ULL;
unsigned long long rhs838 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_1__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs839 = 0ULL;
unsigned long long rhs840 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock_io_writeback_0_bits_data;
unsigned long long rhs841 = 0ULL;
unsigned long long rhs842 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__LoadUnit_1_io_ldout_bits_data;
unsigned long long rhs843 = 0ULL;
unsigned long long rhs844 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__wbArbiter__DOT__intArbiter__DOT__arb_io_out_bits_data;
unsigned long long rhs845 = 0ULL;
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__data_14 
            = ((((((((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_14_0)
                      ? rhs832
                      : rhs833) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_14_1)
                                  ? rhs834
                                  : rhs835)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_14_2)
                                               ? rhs836
                                               : rhs837)) 
                  | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_14_3)
                      ? rhs838
                      : rhs839)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_14_4)
                                   ? rhs840
                                   : rhs841)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_14_5)
                                                ? rhs842
                                                : rhs843)) 
               | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_14_6)
                   ? rhs844
                   : rhs845));
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_13_6) 
         | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_13_5) 
            | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_13_4) 
               | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_13_3) 
                  | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_13_2) 
                     | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_13_1) 
                        | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_13_0)))))))) {
        unsigned long long rhs846 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__immExt_io_data_out_0;
unsigned long long rhs847 = 0ULL;
unsigned long long rhs848 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__immExt_1_io_data_out_0;
unsigned long long rhs849 = 0ULL;
unsigned long long rhs850 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_0__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs851 = 0ULL;
unsigned long long rhs852 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_1__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs853 = 0ULL;
unsigned long long rhs854 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock_io_writeback_0_bits_data;
unsigned long long rhs855 = 0ULL;
unsigned long long rhs856 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__LoadUnit_1_io_ldout_bits_data;
unsigned long long rhs857 = 0ULL;
unsigned long long rhs858 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__wbArbiter__DOT__intArbiter__DOT__arb_io_out_bits_data;
unsigned long long rhs859 = 0ULL;
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__data_13 
            = ((((((((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_13_0)
                      ? rhs846
                      : rhs847) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_13_1)
                                  ? rhs848
                                  : rhs849)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_13_2)
                                               ? rhs850
                                               : rhs851)) 
                  | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_13_3)
                      ? rhs852
                      : rhs853)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_13_4)
                                   ? rhs854
                                   : rhs855)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_13_5)
                                                ? rhs856
                                                : rhs857)) 
               | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_13_6)
                   ? rhs858
                   : rhs859));
    }
    if ((1U & ((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_3__DOT__bundleOut_0_w_deq__DOT__full)) 
               & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_4__DOT__bundleOut_0_w_deq__DOT__empty))))) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_3__DOT__bundleOut_0_w_deq__DOT__ram_strb__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_4__DOT__bundleOut_0_w_deq__DOT__ram_strb
            [vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_4__DOT__bundleOut_0_w_deq__DOT__value_1];
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_3__DOT__bundleOut_0_w_deq__DOT__ram_strb__v0 = 1U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_3__DOT__bundleOut_0_w_deq__DOT__ram_strb__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_3__DOT__bundleOut_0_w_deq__DOT__value;
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT___alloc_T_1) 
         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT___alloc_T_4))) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__buffer_tag__v0 
            = (0xfffffU & (IData)((vlTOPp->SimTop__DOT__l_soc__DOT__buffers__DOT__bundleOut_0_a_q__DOT__ram_address_io_deq_bits_MPORT_data 
                                   >> 0x10U)));
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__buffer_tag__v0 = 1U;
        IData rhs860 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT___insert_idx_T_7);
unsigned int rhs861 = 0U;
vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__buffer_tag__v0 
            = ((1U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT___insert_idx_T))
                ? rhs860
                : rhs861);
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT___alloc_T_1) 
         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT___alloc_T_4))) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__buffer_off__v0 
            = (0x3fU & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__buffers__DOT__bundleOut_0_a_q__DOT__ram_address_io_deq_bits_MPORT_data));
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__buffer_off__v0 = 1U;
        IData rhs862 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT___insert_idx_T_7);
unsigned int rhs863 = 0U;
vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__buffer_off__v0 
            = ((1U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT___insert_idx_T))
                ? rhs862
                : rhs863);
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_12_6) 
         | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_12_5) 
            | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_12_4) 
               | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_12_3) 
                  | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_12_2) 
                     | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_12_1) 
                        | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_12_0)))))))) {
        unsigned long long rhs864 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__immExt_io_data_out_0;
unsigned long long rhs865 = 0ULL;
unsigned long long rhs866 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__immExt_1_io_data_out_0;
unsigned long long rhs867 = 0ULL;
unsigned long long rhs868 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_0__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs869 = 0ULL;
unsigned long long rhs870 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_1__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs871 = 0ULL;
unsigned long long rhs872 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock_io_writeback_0_bits_data;
unsigned long long rhs873 = 0ULL;
unsigned long long rhs874 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__LoadUnit_1_io_ldout_bits_data;
unsigned long long rhs875 = 0ULL;
unsigned long long rhs876 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__wbArbiter__DOT__intArbiter__DOT__arb_io_out_bits_data;
unsigned long long rhs877 = 0ULL;
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__data_12 
            = ((((((((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_12_0)
                      ? rhs864
                      : rhs865) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_12_1)
                                  ? rhs866
                                  : rhs867)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_12_2)
                                               ? rhs868
                                               : rhs869)) 
                  | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_12_3)
                      ? rhs870
                      : rhs871)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_12_4)
                                   ? rhs872
                                   : rhs873)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_12_5)
                                                ? rhs874
                                                : rhs875)) 
               | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_12_6)
                   ? rhs876
                   : rhs877));
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_11_6) 
         | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_11_5) 
            | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_11_4) 
               | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_11_3) 
                  | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_11_2) 
                     | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_11_1) 
                        | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_11_0)))))))) {
        unsigned long long rhs878 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__immExt_io_data_out_0;
unsigned long long rhs879 = 0ULL;
unsigned long long rhs880 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__immExt_1_io_data_out_0;
unsigned long long rhs881 = 0ULL;
unsigned long long rhs882 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_0__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs883 = 0ULL;
unsigned long long rhs884 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_1__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs885 = 0ULL;
unsigned long long rhs886 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock_io_writeback_0_bits_data;
unsigned long long rhs887 = 0ULL;
unsigned long long rhs888 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__LoadUnit_1_io_ldout_bits_data;
unsigned long long rhs889 = 0ULL;
unsigned long long rhs890 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__wbArbiter__DOT__intArbiter__DOT__arb_io_out_bits_data;
unsigned long long rhs891 = 0ULL;
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__data_11 
            = ((((((((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_11_0)
                      ? rhs878
                      : rhs879) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_11_1)
                                  ? rhs880
                                  : rhs881)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_11_2)
                                               ? rhs882
                                               : rhs883)) 
                  | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_11_3)
                      ? rhs884
                      : rhs885)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_11_4)
                                   ? rhs886
                                   : rhs887)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_11_5)
                                                ? rhs888
                                                : rhs889)) 
               | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_11_6)
                   ? rhs890
                   : rhs891));
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_4_6) 
         | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_4_5) 
            | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_4_4) 
               | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_4_3) 
                  | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_4_2) 
                     | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_4_1) 
                        | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_4_0)))))))) {
        unsigned long long rhs892 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__immExt_io_data_out_0;
unsigned long long rhs893 = 0ULL;
unsigned long long rhs894 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__immExt_1_io_data_out_0;
unsigned long long rhs895 = 0ULL;
unsigned long long rhs896 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_0__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs897 = 0ULL;
unsigned long long rhs898 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_1__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs899 = 0ULL;
unsigned long long rhs900 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock_io_writeback_0_bits_data;
unsigned long long rhs901 = 0ULL;
unsigned long long rhs902 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__LoadUnit_1_io_ldout_bits_data;
unsigned long long rhs903 = 0ULL;
unsigned long long rhs904 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__wbArbiter__DOT__intArbiter__DOT__arb_io_out_bits_data;
unsigned long long rhs905 = 0ULL;
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__data_4 
            = ((((((((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_4_0)
                      ? rhs892
                      : rhs893) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_4_1)
                                  ? rhs894
                                  : rhs895)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_4_2)
                                               ? rhs896
                                               : rhs897)) 
                  | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_4_3)
                      ? rhs898
                      : rhs899)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_4_4)
                                   ? rhs900
                                   : rhs901)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_4_5)
                                                ? rhs902
                                                : rhs903)) 
               | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_4_6)
                   ? rhs904
                   : rhs905));
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_3_6) 
         | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_3_5) 
            | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_3_4) 
               | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_3_3) 
                  | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_3_2) 
                     | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_3_1) 
                        | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_3_0)))))))) {
        unsigned long long rhs906 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__immExt_io_data_out_0;
unsigned long long rhs907 = 0ULL;
unsigned long long rhs908 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__immExt_1_io_data_out_0;
unsigned long long rhs909 = 0ULL;
unsigned long long rhs910 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_0__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs911 = 0ULL;
unsigned long long rhs912 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_1__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs913 = 0ULL;
unsigned long long rhs914 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock_io_writeback_0_bits_data;
unsigned long long rhs915 = 0ULL;
unsigned long long rhs916 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__LoadUnit_1_io_ldout_bits_data;
unsigned long long rhs917 = 0ULL;
unsigned long long rhs918 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__wbArbiter__DOT__intArbiter__DOT__arb_io_out_bits_data;
unsigned long long rhs919 = 0ULL;
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__data_3 
            = ((((((((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_3_0)
                      ? rhs906
                      : rhs907) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_3_1)
                                  ? rhs908
                                  : rhs909)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_3_2)
                                               ? rhs910
                                               : rhs911)) 
                  | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_3_3)
                      ? rhs912
                      : rhs913)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_3_4)
                                   ? rhs914
                                   : rhs915)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_3_5)
                                                ? rhs916
                                                : rhs917)) 
               | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_3_6)
                   ? rhs918
                   : rhs919));
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_2_6) 
         | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_2_5) 
            | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_2_4) 
               | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_2_3) 
                  | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_2_2) 
                     | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_2_1) 
                        | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_2_0)))))))) {
        unsigned long long rhs920 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__immExt_io_data_out_0;
unsigned long long rhs921 = 0ULL;
unsigned long long rhs922 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__immExt_1_io_data_out_0;
unsigned long long rhs923 = 0ULL;
unsigned long long rhs924 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_0__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs925 = 0ULL;
unsigned long long rhs926 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_1__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs927 = 0ULL;
unsigned long long rhs928 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock_io_writeback_0_bits_data;
unsigned long long rhs929 = 0ULL;
unsigned long long rhs930 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__LoadUnit_1_io_ldout_bits_data;
unsigned long long rhs931 = 0ULL;
unsigned long long rhs932 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__wbArbiter__DOT__intArbiter__DOT__arb_io_out_bits_data;
unsigned long long rhs933 = 0ULL;
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__data_2 
            = ((((((((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_2_0)
                      ? rhs920
                      : rhs921) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_2_1)
                                  ? rhs922
                                  : rhs923)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_2_2)
                                               ? rhs924
                                               : rhs925)) 
                  | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_2_3)
                      ? rhs926
                      : rhs927)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_2_4)
                                   ? rhs928
                                   : rhs929)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_2_5)
                                                ? rhs930
                                                : rhs931)) 
               | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_2_6)
                   ? rhs932
                   : rhs933));
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w___05F6) 
         | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w___05F5) 
            | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w___05F4) 
               | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w___05F3) 
                  | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w___05F2) 
                     | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w___05F1) 
                        | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w___05F0)))))))) {
        unsigned long long rhs934 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__immExt_io_data_out_0;
unsigned long long rhs935 = 0ULL;
unsigned long long rhs936 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__immExt_1_io_data_out_0;
unsigned long long rhs937 = 0ULL;
unsigned long long rhs938 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_0__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs939 = 0ULL;
unsigned long long rhs940 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_1__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs941 = 0ULL;
unsigned long long rhs942 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock_io_writeback_0_bits_data;
unsigned long long rhs943 = 0ULL;
unsigned long long rhs944 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__LoadUnit_1_io_ldout_bits_data;
unsigned long long rhs945 = 0ULL;
unsigned long long rhs946 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__wbArbiter__DOT__intArbiter__DOT__arb_io_out_bits_data;
unsigned long long rhs947 = 0ULL;
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__data_0 
            = ((((((((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w___05F0)
                      ? rhs934
                      : rhs935) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w___05F1)
                                  ? rhs936
                                  : rhs937)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w___05F2)
                                               ? rhs938
                                               : rhs939)) 
                  | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w___05F3)
                      ? rhs940
                      : rhs941)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w___05F4)
                                   ? rhs942
                                   : rhs943)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w___05F5)
                                                ? rhs944
                                                : rhs945)) 
               | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w___05F6)
                   ? rhs946
                   : rhs947));
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_1_6) 
         | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_1_5) 
            | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_1_4) 
               | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_1_3) 
                  | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_1_2) 
                     | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_1_1) 
                        | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_1_0)))))))) {
        unsigned long long rhs948 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__immExt_io_data_out_0;
unsigned long long rhs949 = 0ULL;
unsigned long long rhs950 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__immExt_1_io_data_out_0;
unsigned long long rhs951 = 0ULL;
unsigned long long rhs952 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_0__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs953 = 0ULL;
unsigned long long rhs954 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_1__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs955 = 0ULL;
unsigned long long rhs956 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock_io_writeback_0_bits_data;
unsigned long long rhs957 = 0ULL;
unsigned long long rhs958 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__LoadUnit_1_io_ldout_bits_data;
unsigned long long rhs959 = 0ULL;
unsigned long long rhs960 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__wbArbiter__DOT__intArbiter__DOT__arb_io_out_bits_data;
unsigned long long rhs961 = 0ULL;
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__data_1 
            = ((((((((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_1_0)
                      ? rhs948
                      : rhs949) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_1_1)
                                  ? rhs950
                                  : rhs951)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_1_2)
                                               ? rhs952
                                               : rhs953)) 
                  | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_1_3)
                      ? rhs954
                      : rhs955)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_1_4)
                                   ? rhs956
                                   : rhs957)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_1_5)
                                                ? rhs958
                                                : rhs959)) 
               | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_1_6)
                   ? rhs960
                   : rhs961));
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_5_6) 
         | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_5_5) 
            | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_5_4) 
               | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_5_3) 
                  | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_5_2) 
                     | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_5_1) 
                        | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_5_0)))))))) {
        unsigned long long rhs962 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__immExt_io_data_out_0;
unsigned long long rhs963 = 0ULL;
unsigned long long rhs964 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__immExt_1_io_data_out_0;
unsigned long long rhs965 = 0ULL;
unsigned long long rhs966 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_0__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs967 = 0ULL;
unsigned long long rhs968 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_1__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs969 = 0ULL;
unsigned long long rhs970 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock_io_writeback_0_bits_data;
unsigned long long rhs971 = 0ULL;
unsigned long long rhs972 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__LoadUnit_1_io_ldout_bits_data;
unsigned long long rhs973 = 0ULL;
unsigned long long rhs974 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__wbArbiter__DOT__intArbiter__DOT__arb_io_out_bits_data;
unsigned long long rhs975 = 0ULL;
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__data_5 
            = ((((((((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_5_0)
                      ? rhs962
                      : rhs963) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_5_1)
                                  ? rhs964
                                  : rhs965)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_5_2)
                                               ? rhs966
                                               : rhs967)) 
                  | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_5_3)
                      ? rhs968
                      : rhs969)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_5_4)
                                   ? rhs970
                                   : rhs971)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_5_5)
                                                ? rhs972
                                                : rhs973)) 
               | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_5_6)
                   ? rhs974
                   : rhs975));
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_6_6) 
         | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_6_5) 
            | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_6_4) 
               | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_6_3) 
                  | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_6_2) 
                     | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_6_1) 
                        | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_6_0)))))))) {
        unsigned long long rhs976 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__immExt_io_data_out_0;
unsigned long long rhs977 = 0ULL;
unsigned long long rhs978 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__immExt_1_io_data_out_0;
unsigned long long rhs979 = 0ULL;
unsigned long long rhs980 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_0__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs981 = 0ULL;
unsigned long long rhs982 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_1__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs983 = 0ULL;
unsigned long long rhs984 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock_io_writeback_0_bits_data;
unsigned long long rhs985 = 0ULL;
unsigned long long rhs986 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__LoadUnit_1_io_ldout_bits_data;
unsigned long long rhs987 = 0ULL;
unsigned long long rhs988 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__wbArbiter__DOT__intArbiter__DOT__arb_io_out_bits_data;
unsigned long long rhs989 = 0ULL;
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__data_6 
            = ((((((((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_6_0)
                      ? rhs976
                      : rhs977) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_6_1)
                                  ? rhs978
                                  : rhs979)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_6_2)
                                               ? rhs980
                                               : rhs981)) 
                  | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_6_3)
                      ? rhs982
                      : rhs983)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_6_4)
                                   ? rhs984
                                   : rhs985)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_6_5)
                                                ? rhs986
                                                : rhs987)) 
               | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_6_6)
                   ? rhs988
                   : rhs989));
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_7_6) 
         | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_7_5) 
            | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_7_4) 
               | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_7_3) 
                  | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_7_2) 
                     | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_7_1) 
                        | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_7_0)))))))) {
        unsigned long long rhs990 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__immExt_io_data_out_0;
unsigned long long rhs991 = 0ULL;
unsigned long long rhs992 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__immExt_1_io_data_out_0;
unsigned long long rhs993 = 0ULL;
unsigned long long rhs994 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_0__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs995 = 0ULL;
unsigned long long rhs996 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_1__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs997 = 0ULL;
unsigned long long rhs998 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock_io_writeback_0_bits_data;
unsigned long long rhs999 = 0ULL;
unsigned long long rhs1000 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__LoadUnit_1_io_ldout_bits_data;
unsigned long long rhs1001 = 0ULL;
unsigned long long rhs1002 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__wbArbiter__DOT__intArbiter__DOT__arb_io_out_bits_data;
unsigned long long rhs1003 = 0ULL;
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__data_7 
            = ((((((((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_7_0)
                      ? rhs990
                      : rhs991) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_7_1)
                                  ? rhs992
                                  : rhs993)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_7_2)
                                               ? rhs994
                                               : rhs995)) 
                  | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_7_3)
                      ? rhs996
                      : rhs997)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_7_4)
                                   ? rhs998
                                   : rhs999)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_7_5)
                                                ? rhs1000
                                                : rhs1001)) 
               | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_7_6)
                   ? rhs1002
                   : rhs1003));
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_8_6) 
         | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_8_5) 
            | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_8_4) 
               | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_8_3) 
                  | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_8_2) 
                     | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_8_1) 
                        | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_8_0)))))))) {
        unsigned long long rhs1004 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__immExt_io_data_out_0;
unsigned long long rhs1005 = 0ULL;
unsigned long long rhs1006 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__immExt_1_io_data_out_0;
unsigned long long rhs1007 = 0ULL;
unsigned long long rhs1008 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_0__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs1009 = 0ULL;
unsigned long long rhs1010 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_1__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs1011 = 0ULL;
unsigned long long rhs1012 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock_io_writeback_0_bits_data;
unsigned long long rhs1013 = 0ULL;
unsigned long long rhs1014 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__LoadUnit_1_io_ldout_bits_data;
unsigned long long rhs1015 = 0ULL;
unsigned long long rhs1016 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__wbArbiter__DOT__intArbiter__DOT__arb_io_out_bits_data;
unsigned long long rhs1017 = 0ULL;
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__data_8 
            = ((((((((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_8_0)
                      ? rhs1004
                      : rhs1005) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_8_1)
                                  ? rhs1006
                                  : rhs1007)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_8_2)
                                               ? rhs1008
                                               : rhs1009)) 
                  | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_8_3)
                      ? rhs1010
                      : rhs1011)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_8_4)
                                   ? rhs1012
                                   : rhs1013)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_8_5)
                                                ? rhs1014
                                                : rhs1015)) 
               | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_8_6)
                   ? rhs1016
                   : rhs1017));
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_9_6) 
         | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_9_5) 
            | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_9_4) 
               | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_9_3) 
                  | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_9_2) 
                     | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_9_1) 
                        | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_9_0)))))))) {
        unsigned long long rhs1018 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__immExt_io_data_out_0;
unsigned long long rhs1019 = 0ULL;
unsigned long long rhs1020 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__immExt_1_io_data_out_0;
unsigned long long rhs1021 = 0ULL;
unsigned long long rhs1022 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_0__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs1023 = 0ULL;
unsigned long long rhs1024 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_1__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs1025 = 0ULL;
unsigned long long rhs1026 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock_io_writeback_0_bits_data;
unsigned long long rhs1027 = 0ULL;
unsigned long long rhs1028 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__LoadUnit_1_io_ldout_bits_data;
unsigned long long rhs1029 = 0ULL;
unsigned long long rhs1030 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__wbArbiter__DOT__intArbiter__DOT__arb_io_out_bits_data;
unsigned long long rhs1031 = 0ULL;
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__data_9 
            = ((((((((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_9_0)
                      ? rhs1018
                      : rhs1019) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_9_1)
                                  ? rhs1020
                                  : rhs1021)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_9_2)
                                               ? rhs1022
                                               : rhs1023)) 
                  | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_9_3)
                      ? rhs1024
                      : rhs1025)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_9_4)
                                   ? rhs1026
                                   : rhs1027)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_9_5)
                                                ? rhs1028
                                                : rhs1029)) 
               | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_9_6)
                   ? rhs1030
                   : rhs1031));
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_10_6) 
         | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_10_5) 
            | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_10_4) 
               | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_10_3) 
                  | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_10_2) 
                     | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_10_1) 
                        | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_10_0)))))))) {
        unsigned long long rhs1032 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__immExt_io_data_out_0;
unsigned long long rhs1033 = 0ULL;
unsigned long long rhs1034 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__immExt_1_io_data_out_0;
unsigned long long rhs1035 = 0ULL;
unsigned long long rhs1036 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_0__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs1037 = 0ULL;
unsigned long long rhs1038 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_1__DOT__alu__DOT__dataModule__DOT__aluResSel_io_aluRes;
unsigned long long rhs1039 = 0ULL;
unsigned long long rhs1040 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock_io_writeback_0_bits_data;
unsigned long long rhs1041 = 0ULL;
unsigned long long rhs1042 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__LoadUnit_1_io_ldout_bits_data;
unsigned long long rhs1043 = 0ULL;
unsigned long long rhs1044 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__wbArbiter__DOT__intArbiter__DOT__arb_io_out_bits_data;
unsigned long long rhs1045 = 0ULL;
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__data_10 
            = ((((((((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_10_0)
                      ? rhs1032
                      : rhs1033) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_10_1)
                                  ? rhs1034
                                  : rhs1035)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_10_2)
                                               ? rhs1036
                                               : rhs1037)) 
                  | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_10_3)
                      ? rhs1038
                      : rhs1039)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_10_4)
                                   ? rhs1040
                                   : rhs1041)) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_10_5)
                                                ? rhs1042
                                                : rhs1043)) 
               | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__dataArray__DOT__dataModule__DOT__w_10_6)
                   ? rhs1044
                   : rhs1045));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__resetGen__DOT__io_out_REG_1) {
        vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__cork__DOT__state___05F1 = 0U;
    } else if ((1U & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__cork__DOT__beatsLeft)))) {
        vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__cork__DOT__state___05F1 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__cork__DOT__earlyWinner___05F1;
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_4_15 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_9_40) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_8_6));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_0_15 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_1_40) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o___05F6));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_2_15 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_5_40) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_4_6));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_6_15 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_13_40) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_12_6));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_4_3 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_9_45) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_8_20));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_0_3 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_1_45) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o___05F20));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_2_3 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_5_45) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_4_20));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_6_3 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_13_45) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_12_20));
    }
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_0__DOT__update___05Fpc 
        = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_pc_mem__DOT__data_startAddr_io_rdata_9_MPORT_data;
    if (vlTOPp->SimTop__DOT__l_soc__DOT__resetGen__DOT__io_out_REG_1) {
        vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__cork__DOT__state___05F0 = 0U;
    } else if ((1U & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__cork__DOT__beatsLeft)))) {
        vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__cork__DOT__state___05F0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__cork__DOT__c_a_valid;
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT___alloc_T_1) 
         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT___alloc_T_4))) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__buffer_set__v0 
            = (0x3ffU & (IData)((vlTOPp->SimTop__DOT__l_soc__DOT__buffers__DOT__bundleOut_0_a_q__DOT__ram_address_io_deq_bits_MPORT_data 
                                 >> 6U)));
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__buffer_set__v0 = 1U;
        IData rhs1046 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT___insert_idx_T_7);
unsigned int rhs1047 = 0U;
vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__buffer_set__v0 
            = ((1U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT___insert_idx_T))
                ? rhs1046
                : rhs1047);
    }
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataSelect_io_enqData_1_0_valid_REG 
        = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__statusArray_io_update_1_data_srcState_0;
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__dataSelect_io_enqData_0_0_valid_REG 
        = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__statusArray_io_update_0_data_srcState_0;
    if (vlTOPp->reset) {
        vlTOPp->SimTop__DOT__l_simMMIO__DOT__sd__DOT__waddr_r = 0U;
    } else if (vlTOPp->SimTop__DOT__l_simMMIO__DOT__sd__DOT___T_1) {
        vlTOPp->SimTop__DOT__l_simMMIO__DOT__sd__DOT__waddr_r 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_3__DOT__bundleOut_0_aw_deq__DOT__ram_addr_io_deq_bits_MPORT_data;
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__mshrAlloc_io_alloc_0_valid) {
        IData rhs1048 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__buffers__DOT__bundleOut_0_c_q__DOT__ram_source_io_deq_bits_MPORT_data);
IData rhs1049 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__mshrAlloc__DOT___request_bits_T_source);
vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_0__DOT__req_source 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sinkC_io_alloc_valid)
                ? rhs1048
                : rhs1049);
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__mshrAlloc_io_alloc_1_valid) {
        IData rhs1050 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__buffers__DOT__bundleOut_0_c_q__DOT__ram_source_io_deq_bits_MPORT_data);
IData rhs1051 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__mshrAlloc__DOT___request_bits_T_source);
vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_1__DOT__req_source 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sinkC_io_alloc_valid)
                ? rhs1050
                : rhs1051);
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__mshrAlloc_io_alloc_2_valid) {
        IData rhs1052 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__buffers__DOT__bundleOut_0_c_q__DOT__ram_source_io_deq_bits_MPORT_data);
IData rhs1053 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__mshrAlloc__DOT___request_bits_T_source);
vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_2__DOT__req_source 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sinkC_io_alloc_valid)
                ? rhs1052
                : rhs1053);
    }
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__REG_2_0 
        = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__statusArray_io_update_1_data_srcState_0;
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__REG_1_0 
        = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__statusArray_io_update_0_data_srcState_0;
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__REG_2_1 
        = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__statusArray_io_update_1_data_srcState_1;
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__REG_1_1 
        = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__statusArray_io_update_0_data_srcState_1;
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__r_85 
            = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__c53_377__DOT__CSA3_2_1__DOT__temp_0) 
                     >> 1U));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__r_453 
            = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__c22_63__DOT__temp_0) 
                     >> 1U));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__r_433 
            = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__c22_59__DOT__temp_0) 
                     >> 1U));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__r_449 
            = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__c22_62__DOT__temp_0) 
                     >> 1U));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__r_437 
            = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__c22_60__DOT__temp_0) 
                     >> 1U));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__r_445 
            = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__c22_61__DOT__temp_0) 
                     >> 1U));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__r_473 
            = (1U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__c32_45__DOT__temp_0));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__r_429 
            = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__c32_43__DOT__temp_0) 
                     >> 1U));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__r_462 
            = (1U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__c53_526__DOT__CSA3_2_1__DOT__temp_0));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__r_416 
            = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__c53_510__DOT__CSA3_2_1__DOT__temp_0) 
                     >> 1U));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__r_412 
            = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__c53_508__DOT__CSA3_2_1__DOT__temp_0) 
                     >> 1U));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__r_441 
            = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__c32_44__DOT__temp_0) 
                     >> 1U));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__r_457 
            = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__c22_64__DOT__temp_0) 
                     >> 1U));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__r_420 
            = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__c53_512__DOT__CSA3_2_1__DOT__temp_0) 
                     >> 1U));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__r_474 
            = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__c53_530__DOT__CSA3_2__DOT__temp_0) 
                     >> 1U));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__r_463 
            = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__c53_345__DOT__CSA3_2_1__DOT__temp_0) 
                     >> 1U));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__resetGen__DOT__io_out_REG_1) {
        vlTOPp->__Vdly__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__l1i_to_l2_buffer__DOT__bundleOut_0_e_q__DOT__value = 0U;
    } else if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__l1i_to_l2_buffer__DOT__bundleOut_0_e_q__DOT__do_enq) {
        vlTOPp->__Vdly__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__l1i_to_l2_buffer__DOT__bundleOut_0_e_q__DOT__value 
            = (1U & ((IData)(1U) + (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__l1i_to_l2_buffer__DOT__bundleOut_0_e_q__DOT__value)));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__resetGen__DOT__io_out_REG_1) {
        vlTOPp->__Vdly__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__l1i_to_l2_buffer__DOT__bundleOut_0_e_q__DOT__value_1 = 0U;
    } else if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__l1i_to_l2_buffer__DOT__bundleOut_0_e_q__DOT__do_deq) {
        vlTOPp->__Vdly__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__l1i_to_l2_buffer__DOT__bundleOut_0_e_q__DOT__value_1 
            = (1U & ((IData)(1U) + (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__l1i_to_l2_buffer__DOT__bundleOut_0_e_q__DOT__value_1)));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__resetGen__DOT__io_out_REG_1) {
        vlTOPp->__Vdly__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__buffer__DOT__bundleOut_0_e_q__DOT__value = 0U;
    } else if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__buffer__DOT__bundleOut_0_e_q__DOT__do_enq) {
        vlTOPp->__Vdly__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__buffer__DOT__bundleOut_0_e_q__DOT__value 
            = (1U & ((IData)(1U) + (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__buffer__DOT__bundleOut_0_e_q__DOT__value)));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__resetGen__DOT__io_out_REG_1) {
        vlTOPp->__Vdly__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__buffer__DOT__bundleOut_0_e_q__DOT__value_1 = 0U;
    } else if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__buffer__DOT__bundleOut_0_e_q__DOT__do_deq) {
        vlTOPp->__Vdly__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__buffer__DOT__bundleOut_0_e_q__DOT__value_1 
            = (1U & ((IData)(1U) + (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__buffer__DOT__bundleOut_0_e_q__DOT__value_1)));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule__DOT__r_2298 
            = (1U & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule__DOT__pp_31[2U] 
                     >> 2U));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule__DOT__r_2297 
            = (1U & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule__DOT__pp_30[2U] 
                     >> 4U));
    }
    if (((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_3__DOT__bundleOut_0_a_q__DOT__full)) 
         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__xbar_3_auto_out_a_valid))) {
        IData rhs1054 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers__DOT__bundleOut_0_a_q__DOT__ram_opcode_io_deq_bits_MPORT_data);
unsigned int rhs1055 = 0U;
IData rhs1056 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__PeripheralXbar_to_MemXbar_buffer_0__DOT__bundleOut_0_a_q__DOT__ram_opcode_io_deq_bits_MPORT_data);
unsigned int rhs1057 = 0U;
vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__misc__DOT__buffers_3__DOT__bundleOut_0_a_q__DOT__ram_opcode__v0 
            = (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__xbar_3__DOT__muxStateEarly_0)
                 ? rhs1054
                 : rhs1055) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__xbar_3__DOT__muxStateEarly_1)
                           ? rhs1056
                           : rhs1057));
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__misc__DOT__buffers_3__DOT__bundleOut_0_a_q__DOT__ram_opcode__v0 = 1U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__misc__DOT__buffers_3__DOT__bundleOut_0_a_q__DOT__ram_opcode__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_3__DOT__bundleOut_0_a_q__DOT__value;
    }
    vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_0__DOT__s_grantack 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__rst) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_0__DOT___GEN_117));
    vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_1__DOT__s_grantack 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__rst) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_1__DOT___GEN_117));
    vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_2__DOT__s_grantack 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__rst) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_2__DOT___GEN_117));
    vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_3__DOT__s_grantack 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__rst) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_3__DOT___GEN_117));
    vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_4__DOT__s_grantack 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__rst) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_4__DOT___GEN_117));
    vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_5__DOT__s_grantack 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__rst) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_5__DOT___GEN_117));
    vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_6__DOT__s_grantack 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__rst) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_6__DOT___GEN_117));
    vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_7__DOT__s_grantack 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__rst) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_7__DOT___GEN_117));
    vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_8__DOT__s_grantack 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__rst) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_8__DOT___GEN_117));
    vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_9__DOT__s_grantack 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__rst) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_9__DOT___GEN_117));
    vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_10__DOT__s_grantack 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__rst) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_10__DOT___GEN_117));
    vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_11__DOT__s_grantack 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__rst) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_11__DOT___GEN_117));
    vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_12__DOT__s_grantack 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__rst) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_12__DOT___GEN_117));
    vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_13__DOT__s_grantack 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__rst) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_13__DOT___GEN_117));
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__iaesSboxMid_6_16 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_29_39) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_28_0));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__iaesSboxMid_4_16 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_25_39) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_24_0));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__iaesSboxMid_0_16 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_17_39) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_16_0));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__iaesSboxMid_2_16 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_21_39) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_20_0));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__resetGen__DOT__io_out_REG_1) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__buffer_1__DOT__bundleOut_0_a_q__DOT__maybe_full = 0U;
    } else if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__buffer_1__DOT__bundleOut_0_a_q__DOT__do_enq) 
                != (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__buffer_1__DOT__bundleOut_0_a_q__DOT__do_deq))) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__buffer_1__DOT__bundleOut_0_a_q__DOT__maybe_full 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__buffer_1__DOT__bundleOut_0_a_q__DOT__do_enq;
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__resetGen__DOT__io_out_REG_1) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__l1i_to_l2_buffer__DOT__bundleOut_0_a_q__DOT__maybe_full = 0U;
    } else if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__l1i_to_l2_buffer__DOT__bundleOut_0_a_q__DOT__do_enq) 
                != (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__l1i_to_l2_buffer__DOT__bundleOut_0_a_q__DOT__do_deq))) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__l1i_to_l2_buffer__DOT__bundleOut_0_a_q__DOT__maybe_full 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__l1i_to_l2_buffer__DOT__bundleOut_0_a_q__DOT__do_enq;
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_3_10 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_7_37) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_6_15));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_1_10 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_3_37) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_2_15));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_5_10 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_11_37) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_10_15));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_7_10 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_15_37) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_14_15));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_4_4 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_9_41) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_8_8));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_0_4 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_1_41) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o___05F8));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_2_4 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_5_41) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_4_8));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_6_4 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_13_41) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_12_8));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__mshrAlloc_io_alloc_5_valid) {
        IData rhs1058 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__buffers__DOT__bundleOut_0_c_q__DOT__ram_param_io_deq_bits_MPORT_data);
IData rhs1059 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__mshrAlloc__DOT___request_bits_T_param);
vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_5__DOT__req_param 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sinkC_io_alloc_valid)
                ? rhs1058
                : rhs1059);
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__resetGen__DOT__io_out_REG_1) {
        vlTOPp->__Vdly__SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_3__DOT__bundleOut_0_w_deq__DOT__value_1 = 0U;
    } else if (vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_3__DOT__bundleOut_0_w_deq__DOT__do_deq) {
        vlTOPp->__Vdly__SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_3__DOT__bundleOut_0_w_deq__DOT__value_1 
            = (1U & ((IData)(1U) + (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_3__DOT__bundleOut_0_w_deq__DOT__value_1)));
    }
    unsigned int rhs1060 = 1U;
IData rhs1061 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_4__DOT___GEN_7);
unsigned int rhs1062 = (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT___nestedWb_b_toN_T_2) 
                & (1U == (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__bc_mshr_io_tasks_dir_write_bits_data_state)))
                ? rhs1060 : rhs1061);
IData rhs1063 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_4__DOT___GEN_7);
vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_4__DOT__meta_reg_state 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_4__DOT__change_meta)
            ? rhs1062
            : rhs1063);
    unsigned int rhs1064 = 1U;
IData rhs1065 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_5__DOT___GEN_7);
unsigned int rhs1066 = (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT___nestedWb_b_toN_T_2) 
                & (1U == (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__bc_mshr_io_tasks_dir_write_bits_data_state)))
                ? rhs1064 : rhs1065);
IData rhs1067 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_5__DOT___GEN_7);
vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_5__DOT__meta_reg_state 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_5__DOT__change_meta)
            ? rhs1066
            : rhs1067);
    if (vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__mshrAlloc_io_alloc_4_valid) {
        IData rhs1068 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__buffers__DOT__bundleOut_0_c_q__DOT__ram_param_io_deq_bits_MPORT_data);
IData rhs1069 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__mshrAlloc__DOT___request_bits_T_param);
vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_4__DOT__req_param 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sinkC_io_alloc_valid)
                ? rhs1068
                : rhs1069);
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__iaesSboxMid_7_10 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_31_37) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_30_15));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__iaesSboxMid_5_10 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_27_37) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_26_15));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__iaesSboxMid_3_10 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_23_37) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_22_15));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__iaesSboxMid_1_10 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_19_37) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_18_15));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_1__DOT__fdivSqrt__DOT__dataModule__DOT__divSqrt_1__DOT__div__DOT__divModule__DOT___qPrevReg_T_4) {
        unsigned long long rhs1070 = (2ULL 
                                                   | (0x1fffffffffffffcULL 
                                                      & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_1__DOT__fdivSqrt__DOT__dataModule__DOT__divSqrt_1__DOT__div__DOT__divModule__DOT__quotHalfIter_quotNext 
                                                         << 2U)));
unsigned long long rhs1071 = 0ULL;
unsigned long long rhs1072 = (1ULL 
                                                     | (0x1fffffffffffffcULL 
                                                        & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_1__DOT__fdivSqrt__DOT__dataModule__DOT__divSqrt_1__DOT__div__DOT__divModule__DOT__quotHalfIter_quotNext 
                                                           << 2U)));
unsigned long long rhs1073 = 0ULL;
unsigned long long rhs1074 = (0x1fffffffffffffcULL 
                                                    & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_1__DOT__fdivSqrt__DOT__dataModule__DOT__divSqrt_1__DOT__div__DOT__divModule__DOT__quotHalfIter_quotNext 
                                                       << 2U));
unsigned long long rhs1075 = 0ULL;
unsigned long long rhs1076 = (3ULL 
                                                   | (0x1fffffffffffffcULL 
                                                      & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_1__DOT__fdivSqrt__DOT__dataModule__DOT__divSqrt_1__DOT__div__DOT__divModule__DOT__quotM1HalfIter_quotM1Next 
                                                         << 2U)));
unsigned long long rhs1077 = 0ULL;
unsigned long long rhs1078 = (2ULL 
                                                  | (0x1fffffffffffffcULL 
                                                     & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_1__DOT__fdivSqrt__DOT__dataModule__DOT__divSqrt_1__DOT__div__DOT__divModule__DOT__quotM1HalfIter_quotM1Next 
                                                        << 2U)));
unsigned long long rhs1079 = 0ULL;
unsigned long long rhs1080 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_1__DOT__fdivSqrt__DOT__dataModule__DOT__divSqrt_1__DOT__div__DOT__divModule__DOT__quotHalfIter_quotNext;
unsigned long long rhs1081 = ((((((0x10U 
                                                   & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_1__DOT__fdivSqrt__DOT__dataModule__DOT__divSqrt_1__DOT__div__DOT__divModule__DOT__qNext))
                                                   ? 
                                                  rhs1070
                                                   : rhs1071) 
                                                 | ((8U 
                                                     & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_1__DOT__fdivSqrt__DOT__dataModule__DOT__divSqrt_1__DOT__div__DOT__divModule__DOT__qNext))
                                                     ? 
                                                    rhs1072
                                                     : rhs1073)) 
                                                | ((4U 
                                                    & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_1__DOT__fdivSqrt__DOT__dataModule__DOT__divSqrt_1__DOT__div__DOT__divModule__DOT__qNext))
                                                    ? 
                                                   rhs1074
                                                    : rhs1075)) 
                                               | ((2U 
                                                   & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_1__DOT__fdivSqrt__DOT__dataModule__DOT__divSqrt_1__DOT__div__DOT__divModule__DOT__qNext))
                                                   ? 
                                                  rhs1076
                                                   : rhs1077)) 
                                              | ((1U 
                                                  & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_1__DOT__fdivSqrt__DOT__dataModule__DOT__divSqrt_1__DOT__div__DOT__divModule__DOT__qNext))
                                                  ? 
                                                 rhs1078
                                                  : rhs1079));
unsigned long long rhs1082 = (0x7fffffffffffffULL & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_1__DOT__fdivSqrt__DOT__dataModule__DOT__divSqrt_1__DOT__div__DOT__divModule_io_lastIterDoHalf)
                                           ? rhs1080
                                           : rhs1081));
unsigned long long rhs1083 = 0ULL;
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_1__DOT__fdivSqrt__DOT__dataModule__DOT__divSqrt_1__DOT__div__DOT__divModule__DOT__quotIterReg 
            = ((2U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_1__DOT__fdivSqrt__DOT__dataModule__DOT__divSqrt_1__DOT__div__DOT__divModule_io_state))
                ? rhs1082
                : rhs1083);
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_1__DOT__fdivSqrt__DOT__dataModule__DOT__divSqrt_1__DOT__div__DOT__divModule__DOT___qPrevReg_T_4) {
        unsigned long long rhs1084 = (1ULL 
                                                   | (0x1fffffffffffffcULL 
                                                      & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_1__DOT__fdivSqrt__DOT__dataModule__DOT__divSqrt_1__DOT__div__DOT__divModule__DOT__quotHalfIter_quotNext 
                                                         << 2U)));
unsigned long long rhs1085 = 0ULL;
unsigned long long rhs1086 = (0x1fffffffffffffcULL 
                                                     & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_1__DOT__fdivSqrt__DOT__dataModule__DOT__divSqrt_1__DOT__div__DOT__divModule__DOT__quotHalfIter_quotNext 
                                                        << 2U));
unsigned long long rhs1087 = 0ULL;
unsigned long long rhs1088 = (3ULL 
                                                    | (0x1fffffffffffffcULL 
                                                       & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_1__DOT__fdivSqrt__DOT__dataModule__DOT__divSqrt_1__DOT__div__DOT__divModule__DOT__quotM1HalfIter_quotM1Next 
                                                          << 2U)));
unsigned long long rhs1089 = 0ULL;
unsigned long long rhs1090 = (2ULL 
                                                   | (0x1fffffffffffffcULL 
                                                      & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_1__DOT__fdivSqrt__DOT__dataModule__DOT__divSqrt_1__DOT__div__DOT__divModule__DOT__quotM1HalfIter_quotM1Next 
                                                         << 2U)));
unsigned long long rhs1091 = 0ULL;
unsigned long long rhs1092 = (1ULL 
                                                  | (0x1fffffffffffffcULL 
                                                     & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_1__DOT__fdivSqrt__DOT__dataModule__DOT__divSqrt_1__DOT__div__DOT__divModule__DOT__quotM1HalfIter_quotM1Next 
                                                        << 2U)));
unsigned long long rhs1093 = 0ULL;
unsigned long long rhs1094 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_1__DOT__fdivSqrt__DOT__dataModule__DOT__divSqrt_1__DOT__div__DOT__divModule__DOT__quotM1HalfIter_quotM1Next;
unsigned long long rhs1095 = ((((((0x10U 
                                                   & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_1__DOT__fdivSqrt__DOT__dataModule__DOT__divSqrt_1__DOT__div__DOT__divModule__DOT__qNext))
                                                   ? 
                                                  rhs1084
                                                   : rhs1085) 
                                                 | ((8U 
                                                     & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_1__DOT__fdivSqrt__DOT__dataModule__DOT__divSqrt_1__DOT__div__DOT__divModule__DOT__qNext))
                                                     ? 
                                                    rhs1086
                                                     : rhs1087)) 
                                                | ((4U 
                                                    & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_1__DOT__fdivSqrt__DOT__dataModule__DOT__divSqrt_1__DOT__div__DOT__divModule__DOT__qNext))
                                                    ? 
                                                   rhs1088
                                                    : rhs1089)) 
                                               | ((2U 
                                                   & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_1__DOT__fdivSqrt__DOT__dataModule__DOT__divSqrt_1__DOT__div__DOT__divModule__DOT__qNext))
                                                   ? 
                                                  rhs1090
                                                   : rhs1091)) 
                                              | ((1U 
                                                  & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_1__DOT__fdivSqrt__DOT__dataModule__DOT__divSqrt_1__DOT__div__DOT__divModule__DOT__qNext))
                                                  ? 
                                                 rhs1092
                                                  : rhs1093));
unsigned long long rhs1096 = (0x7fffffffffffffULL & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_1__DOT__fdivSqrt__DOT__dataModule__DOT__divSqrt_1__DOT__div__DOT__divModule_io_lastIterDoHalf)
                                           ? rhs1094
                                           : rhs1095));
unsigned long long rhs1097 = 0ULL;
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_1__DOT__fdivSqrt__DOT__dataModule__DOT__divSqrt_1__DOT__div__DOT__divModule__DOT__quotM1IterReg 
            = ((2U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_1__DOT__fdivSqrt__DOT__dataModule__DOT__divSqrt_1__DOT__div__DOT__divModule_io_state))
                ? rhs1096
                : rhs1097);
    }
    vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceD__DOT__s1_block_r 
        = ((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__rst)) 
           & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceD__DOT__s1_valid) 
                  & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceD__DOT__s2_ready))) 
              & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceD__DOT___GEN_16)));
    unsigned long long rhs1098 = 1ULL;
unsigned long long rhs1099 = vlTOPp->SimTop__DOT__l_simMMIO__DOT__intrGen__DOT___intrGenRegs_6_lfsr_T_2;
unsigned long long rhs1100 = 0x1234567887654321ULL;
unsigned long long rhs1101 = ((0ULL == vlTOPp->SimTop__DOT__l_simMMIO__DOT__intrGen__DOT__intrGenRegs_6_lfsr)
                ? rhs1098 : rhs1099);
vlTOPp->SimTop__DOT__l_simMMIO__DOT__intrGen__DOT__intrGenRegs_6_lfsr 
        = ((IData)(vlTOPp->reset) ? rhs1100
            : rhs1101);
    unsigned int rhs1102 = ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT___nestedWb_b_toN_T_2) 
                   & (0U == (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__bc_mshr_io_tasks_dir_write_bits_data_state)))) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_4__DOT___GEN_4));
IData rhs1103 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_4__DOT___GEN_4);
vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_4__DOT__meta_reg_hit 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_4__DOT__change_meta)
            ? rhs1102
            : rhs1103);
    unsigned int rhs1104 = ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT___nestedWb_b_toN_T_2) 
                   & (0U == (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__bc_mshr_io_tasks_dir_write_bits_data_state)))) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_5__DOT___GEN_4));
IData rhs1105 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_5__DOT___GEN_4);
vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_5__DOT__meta_reg_hit 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_5__DOT__change_meta)
            ? rhs1104
            : rhs1105);
    unsigned long long rhs1106 = 1ULL;
unsigned long long rhs1107 = vlTOPp->SimTop__DOT__l_simMMIO__DOT__intrGen__DOT___randomPosition_lfsr_T_2;
unsigned long long rhs1108 = 0x1234567887654321ULL;
unsigned long long rhs1109 = ((0ULL == vlTOPp->SimTop__DOT__l_simMMIO__DOT__intrGen__DOT__randomPosition_lfsr)
                ? rhs1106 : rhs1107);
vlTOPp->SimTop__DOT__l_simMMIO__DOT__intrGen__DOT__randomPosition_lfsr 
        = ((IData)(vlTOPp->reset) ? rhs1108
            : rhs1109);
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule__DOT__r_2283 
            = (1U & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule__DOT__pp_32[1U] 
                     >> 0x1cU));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__rst) {
        vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceA__DOT__state_1 = 0U;
    } else if ((1U & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceA__DOT__beatsLeft)))) {
        vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceA__DOT__state_1 
            = vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceA__DOT__earlyWinner_1;
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__r_81 
            = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__c53_375__DOT__CSA3_2_1__DOT__temp_0) 
                     >> 1U));
    }
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__lsq__DOT__loadQueue__DOT__dataModule__DOT__paddrModule__DOT__io_rdata_0_REG 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__lsq__DOT__loadQueue__DOT__loadEvenSel) 
           << 1U);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__lsq__DOT__loadQueue__DOT__dataModule__DOT__dataModule__DOT__data8_0__DOT__io_rdata_0_REG 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__lsq__DOT__loadQueue__DOT__loadEvenSel) 
           << 1U);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__lsq__DOT__loadQueue__DOT__dataModule__DOT__dataModule__DOT__data8_1__DOT__io_rdata_0_REG 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__lsq__DOT__loadQueue__DOT__loadEvenSel) 
           << 1U);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__lsq__DOT__loadQueue__DOT__dataModule__DOT__dataModule__DOT__data8_2__DOT__io_rdata_0_REG 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__lsq__DOT__loadQueue__DOT__loadEvenSel) 
           << 1U);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__lsq__DOT__loadQueue__DOT__dataModule__DOT__dataModule__DOT__data8_3__DOT__io_rdata_0_REG 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__lsq__DOT__loadQueue__DOT__loadEvenSel) 
           << 1U);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__lsq__DOT__loadQueue__DOT__dataModule__DOT__dataModule__DOT__data8_4__DOT__io_rdata_0_REG 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__lsq__DOT__loadQueue__DOT__loadEvenSel) 
           << 1U);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__lsq__DOT__loadQueue__DOT__dataModule__DOT__dataModule__DOT__data8_5__DOT__io_rdata_0_REG 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__lsq__DOT__loadQueue__DOT__loadEvenSel) 
           << 1U);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__lsq__DOT__loadQueue__DOT__dataModule__DOT__dataModule__DOT__data8_6__DOT__io_rdata_0_REG 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__lsq__DOT__loadQueue__DOT__loadEvenSel) 
           << 1U);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__lsq__DOT__loadQueue__DOT__dataModule__DOT__dataModule__DOT__data8_7__DOT__io_rdata_0_REG 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__lsq__DOT__loadQueue__DOT__loadEvenSel) 
           << 1U);
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__resetGen__DOT__io_out_REG_1) {
        vlTOPp->__Vdly__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__buffers_4__DOT__bundleOut_0_a_q__DOT__value_1 = 0U;
    } else if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__buffers_4__DOT__bundleOut_0_a_q__DOT__do_deq) {
        vlTOPp->__Vdly__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__buffers_4__DOT__bundleOut_0_a_q__DOT__value_1 
            = (1U & ((IData)(1U) + (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__buffers_4__DOT__bundleOut_0_a_q__DOT__value_1)));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__rst) {
        vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sinkB_io_b_q__DOT__value = 0U;
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule__DOT__r_26 
            = (1U & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule__DOT__pp_3[0U] 
                     >> 3U));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule__DOT__r_21 
            = (1U & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule__DOT__pp_3[0U] 
                     >> 2U));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__iaesSboxMid_6_0 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_29_38) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_28_7));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__iaesSboxMid_4_0 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_25_38) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_24_7));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__iaesSboxMid_0_0 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_17_38) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_16_7));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__iaesSboxMid_2_0 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_21_38) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_20_7));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_4_5 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_9_44) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_8_9));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_0_5 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_1_44) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o___05F9));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_2_5 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_5_44) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_4_9));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_6_5 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_13_44) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_12_9));
    }
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_0__DOT__array__DOT__array__DOT__array_6_ext__DOT__RW0_random 
        = VL_RANDOM_I(32);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_1__DOT__array__DOT__array__DOT__array_6_ext__DOT__RW0_random 
        = VL_RANDOM_I(32);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_2__DOT__array__DOT__array__DOT__array_6_ext__DOT__RW0_random 
        = VL_RANDOM_I(32);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_3__DOT__array__DOT__array__DOT__array_6_ext__DOT__RW0_random 
        = VL_RANDOM_I(32);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_4__DOT__array__DOT__array__DOT__array_6_ext__DOT__RW0_random 
        = VL_RANDOM_I(32);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_5__DOT__array__DOT__array__DOT__array_6_ext__DOT__RW0_random 
        = VL_RANDOM_I(32);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_6__DOT__array__DOT__array__DOT__array_6_ext__DOT__RW0_random 
        = VL_RANDOM_I(32);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_7__DOT__array__DOT__array__DOT__array_6_ext__DOT__RW0_random 
        = VL_RANDOM_I(32);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_0__DOT__array__DOT__array__DOT__array_6_ext__DOT__RW0_random 
        = VL_RANDOM_I(32);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_1__DOT__array__DOT__array__DOT__array_6_ext__DOT__RW0_random 
        = VL_RANDOM_I(32);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_2__DOT__array__DOT__array__DOT__array_6_ext__DOT__RW0_random 
        = VL_RANDOM_I(32);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_3__DOT__array__DOT__array__DOT__array_6_ext__DOT__RW0_random 
        = VL_RANDOM_I(32);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_4__DOT__array__DOT__array__DOT__array_6_ext__DOT__RW0_random 
        = VL_RANDOM_I(32);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_5__DOT__array__DOT__array__DOT__array_6_ext__DOT__RW0_random 
        = VL_RANDOM_I(32);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_6__DOT__array__DOT__array__DOT__array_6_ext__DOT__RW0_random 
        = VL_RANDOM_I(32);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_7__DOT__array__DOT__array__DOT__array_6_ext__DOT__RW0_random 
        = VL_RANDOM_I(32);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_0__DOT__array__DOT__array__DOT__array_6_ext__DOT__RW0_random 
        = VL_RANDOM_I(32);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_1__DOT__array__DOT__array__DOT__array_6_ext__DOT__RW0_random 
        = VL_RANDOM_I(32);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_2__DOT__array__DOT__array__DOT__array_6_ext__DOT__RW0_random 
        = VL_RANDOM_I(32);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_3__DOT__array__DOT__array__DOT__array_6_ext__DOT__RW0_random 
        = VL_RANDOM_I(32);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_4__DOT__array__DOT__array__DOT__array_6_ext__DOT__RW0_random 
        = VL_RANDOM_I(32);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_5__DOT__array__DOT__array__DOT__array_6_ext__DOT__RW0_random 
        = VL_RANDOM_I(32);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_6__DOT__array__DOT__array__DOT__array_6_ext__DOT__RW0_random 
        = VL_RANDOM_I(32);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_7__DOT__array__DOT__array__DOT__array_6_ext__DOT__RW0_random 
        = VL_RANDOM_I(32);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_0__DOT__array__DOT__array__DOT__array_6_ext__DOT__reg_RW0_ren 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_0__DOT__array__DOT__array_RW0_en) 
           & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_0__DOT__array__DOT__array_RW0_wmode)));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_1__DOT__array__DOT__array__DOT__array_6_ext__DOT__reg_RW0_ren 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_1__DOT__array__DOT__array_RW0_en) 
           & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_1__DOT__array__DOT__array_RW0_wmode)));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_2__DOT__array__DOT__array__DOT__array_6_ext__DOT__reg_RW0_ren 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_2__DOT__array__DOT__array_RW0_en) 
           & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_2__DOT__array__DOT__array_RW0_wmode)));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_3__DOT__array__DOT__array__DOT__array_6_ext__DOT__reg_RW0_ren 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_3__DOT__array__DOT__array_RW0_en) 
           & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_3__DOT__array__DOT__array_RW0_wmode)));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_4__DOT__array__DOT__array__DOT__array_6_ext__DOT__reg_RW0_ren 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_4__DOT__array__DOT__array_RW0_en) 
           & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_4__DOT__array__DOT__array_RW0_wmode)));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_5__DOT__array__DOT__array__DOT__array_6_ext__DOT__reg_RW0_ren 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_5__DOT__array__DOT__array_RW0_en) 
           & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_5__DOT__array__DOT__array_RW0_wmode)));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_6__DOT__array__DOT__array__DOT__array_6_ext__DOT__reg_RW0_ren 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_6__DOT__array__DOT__array_RW0_en) 
           & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_6__DOT__array__DOT__array_RW0_wmode)));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_7__DOT__array__DOT__array__DOT__array_6_ext__DOT__reg_RW0_ren 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_7__DOT__array__DOT__array_RW0_en) 
           & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_7__DOT__array__DOT__array_RW0_wmode)));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_0__DOT__array__DOT__array__DOT__array_6_ext__DOT__reg_RW0_ren 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_0__DOT__array__DOT__array_RW0_en) 
           & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_0__DOT__array__DOT__array_RW0_wmode)));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_1__DOT__array__DOT__array__DOT__array_6_ext__DOT__reg_RW0_ren 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_1__DOT__array__DOT__array_RW0_en) 
           & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_1__DOT__array__DOT__array_RW0_wmode)));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_2__DOT__array__DOT__array__DOT__array_6_ext__DOT__reg_RW0_ren 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_2__DOT__array__DOT__array_RW0_en) 
           & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_2__DOT__array__DOT__array_RW0_wmode)));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_3__DOT__array__DOT__array__DOT__array_6_ext__DOT__reg_RW0_ren 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_3__DOT__array__DOT__array_RW0_en) 
           & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_3__DOT__array__DOT__array_RW0_wmode)));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_4__DOT__array__DOT__array__DOT__array_6_ext__DOT__reg_RW0_ren 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_4__DOT__array__DOT__array_RW0_en) 
           & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_4__DOT__array__DOT__array_RW0_wmode)));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_5__DOT__array__DOT__array__DOT__array_6_ext__DOT__reg_RW0_ren 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_5__DOT__array__DOT__array_RW0_en) 
           & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_5__DOT__array__DOT__array_RW0_wmode)));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_6__DOT__array__DOT__array__DOT__array_6_ext__DOT__reg_RW0_ren 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_6__DOT__array__DOT__array_RW0_en) 
           & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_6__DOT__array__DOT__array_RW0_wmode)));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_7__DOT__array__DOT__array__DOT__array_6_ext__DOT__reg_RW0_ren 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_7__DOT__array__DOT__array_RW0_en) 
           & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_7__DOT__array__DOT__array_RW0_wmode)));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_0__DOT__array__DOT__array__DOT__array_6_ext__DOT__reg_RW0_ren 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_0__DOT__array__DOT__array_RW0_en) 
           & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_0__DOT__array__DOT__array_RW0_wmode)));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_1__DOT__array__DOT__array__DOT__array_6_ext__DOT__reg_RW0_ren 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_1__DOT__array__DOT__array_RW0_en) 
           & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_1__DOT__array__DOT__array_RW0_wmode)));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_2__DOT__array__DOT__array__DOT__array_6_ext__DOT__reg_RW0_ren 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_2__DOT__array__DOT__array_RW0_en) 
           & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_2__DOT__array__DOT__array_RW0_wmode)));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_3__DOT__array__DOT__array__DOT__array_6_ext__DOT__reg_RW0_ren 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_3__DOT__array__DOT__array_RW0_en) 
           & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_3__DOT__array__DOT__array_RW0_wmode)));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_4__DOT__array__DOT__array__DOT__array_6_ext__DOT__reg_RW0_ren 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_4__DOT__array__DOT__array_RW0_en) 
           & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_4__DOT__array__DOT__array_RW0_wmode)));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_5__DOT__array__DOT__array__DOT__array_6_ext__DOT__reg_RW0_ren 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_5__DOT__array__DOT__array_RW0_en) 
           & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_5__DOT__array__DOT__array_RW0_wmode)));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_6__DOT__array__DOT__array__DOT__array_6_ext__DOT__reg_RW0_ren 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_6__DOT__array__DOT__array_RW0_en) 
           & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_6__DOT__array__DOT__array_RW0_wmode)));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_7__DOT__array__DOT__array__DOT__array_6_ext__DOT__reg_RW0_ren 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_7__DOT__array__DOT__array_RW0_en) 
           & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_7__DOT__array__DOT__array_RW0_wmode)));
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_0__DOT__array__DOT__array_RW0_en) 
         & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_0__DOT__array__DOT__array_RW0_wmode)))) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_0__DOT__array__DOT__array__DOT__array_6_ext__DOT__reg_RW0_addr 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_0__DOT__array__DOT__array_RW0_addr;
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_1__DOT__array__DOT__array_RW0_en) 
         & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_1__DOT__array__DOT__array_RW0_wmode)))) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_1__DOT__array__DOT__array__DOT__array_6_ext__DOT__reg_RW0_addr 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_1__DOT__array__DOT__array_RW0_addr;
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_2__DOT__array__DOT__array_RW0_en) 
         & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_2__DOT__array__DOT__array_RW0_wmode)))) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_2__DOT__array__DOT__array__DOT__array_6_ext__DOT__reg_RW0_addr 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_2__DOT__array__DOT__array_RW0_addr;
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_3__DOT__array__DOT__array_RW0_en) 
         & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_3__DOT__array__DOT__array_RW0_wmode)))) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_3__DOT__array__DOT__array__DOT__array_6_ext__DOT__reg_RW0_addr 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_3__DOT__array__DOT__array_RW0_addr;
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_4__DOT__array__DOT__array_RW0_en) 
         & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_4__DOT__array__DOT__array_RW0_wmode)))) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_4__DOT__array__DOT__array__DOT__array_6_ext__DOT__reg_RW0_addr 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_4__DOT__array__DOT__array_RW0_addr;
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_5__DOT__array__DOT__array_RW0_en) 
         & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_5__DOT__array__DOT__array_RW0_wmode)))) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_5__DOT__array__DOT__array__DOT__array_6_ext__DOT__reg_RW0_addr 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_5__DOT__array__DOT__array_RW0_addr;
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_6__DOT__array__DOT__array_RW0_en) 
         & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_6__DOT__array__DOT__array_RW0_wmode)))) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_6__DOT__array__DOT__array__DOT__array_6_ext__DOT__reg_RW0_addr 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_6__DOT__array__DOT__array_RW0_addr;
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_7__DOT__array__DOT__array_RW0_en) 
         & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_7__DOT__array__DOT__array_RW0_wmode)))) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_7__DOT__array__DOT__array__DOT__array_6_ext__DOT__reg_RW0_addr 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_7__DOT__array__DOT__array_RW0_addr;
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_0__DOT__array__DOT__array_RW0_en) 
         & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_0__DOT__array__DOT__array_RW0_wmode)))) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_0__DOT__array__DOT__array__DOT__array_6_ext__DOT__reg_RW0_addr 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_0__DOT__array__DOT__array_RW0_addr;
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_1__DOT__array__DOT__array_RW0_en) 
         & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_1__DOT__array__DOT__array_RW0_wmode)))) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_1__DOT__array__DOT__array__DOT__array_6_ext__DOT__reg_RW0_addr 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_1__DOT__array__DOT__array_RW0_addr;
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_2__DOT__array__DOT__array_RW0_en) 
         & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_2__DOT__array__DOT__array_RW0_wmode)))) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_2__DOT__array__DOT__array__DOT__array_6_ext__DOT__reg_RW0_addr 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_2__DOT__array__DOT__array_RW0_addr;
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_3__DOT__array__DOT__array_RW0_en) 
         & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_3__DOT__array__DOT__array_RW0_wmode)))) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_3__DOT__array__DOT__array__DOT__array_6_ext__DOT__reg_RW0_addr 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_3__DOT__array__DOT__array_RW0_addr;
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_4__DOT__array__DOT__array_RW0_en) 
         & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_4__DOT__array__DOT__array_RW0_wmode)))) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_4__DOT__array__DOT__array__DOT__array_6_ext__DOT__reg_RW0_addr 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_4__DOT__array__DOT__array_RW0_addr;
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_5__DOT__array__DOT__array_RW0_en) 
         & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_5__DOT__array__DOT__array_RW0_wmode)))) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_5__DOT__array__DOT__array__DOT__array_6_ext__DOT__reg_RW0_addr 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_5__DOT__array__DOT__array_RW0_addr;
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_6__DOT__array__DOT__array_RW0_en) 
         & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_6__DOT__array__DOT__array_RW0_wmode)))) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_6__DOT__array__DOT__array__DOT__array_6_ext__DOT__reg_RW0_addr 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_6__DOT__array__DOT__array_RW0_addr;
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_7__DOT__array__DOT__array_RW0_en) 
         & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_7__DOT__array__DOT__array_RW0_wmode)))) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_7__DOT__array__DOT__array__DOT__array_6_ext__DOT__reg_RW0_addr 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_7__DOT__array__DOT__array_RW0_addr;
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_0__DOT__array__DOT__array_RW0_en) 
         & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_0__DOT__array__DOT__array_RW0_wmode)))) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_0__DOT__array__DOT__array__DOT__array_6_ext__DOT__reg_RW0_addr 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_0__DOT__array__DOT__array_RW0_addr;
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_1__DOT__array__DOT__array_RW0_en) 
         & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_1__DOT__array__DOT__array_RW0_wmode)))) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_1__DOT__array__DOT__array__DOT__array_6_ext__DOT__reg_RW0_addr 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_1__DOT__array__DOT__array_RW0_addr;
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_2__DOT__array__DOT__array_RW0_en) 
         & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_2__DOT__array__DOT__array_RW0_wmode)))) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_2__DOT__array__DOT__array__DOT__array_6_ext__DOT__reg_RW0_addr 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_2__DOT__array__DOT__array_RW0_addr;
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_3__DOT__array__DOT__array_RW0_en) 
         & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_3__DOT__array__DOT__array_RW0_wmode)))) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_3__DOT__array__DOT__array__DOT__array_6_ext__DOT__reg_RW0_addr 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_3__DOT__array__DOT__array_RW0_addr;
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_4__DOT__array__DOT__array_RW0_en) 
         & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_4__DOT__array__DOT__array_RW0_wmode)))) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_4__DOT__array__DOT__array__DOT__array_6_ext__DOT__reg_RW0_addr 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_4__DOT__array__DOT__array_RW0_addr;
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_5__DOT__array__DOT__array_RW0_en) 
         & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_5__DOT__array__DOT__array_RW0_wmode)))) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_5__DOT__array__DOT__array__DOT__array_6_ext__DOT__reg_RW0_addr 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_5__DOT__array__DOT__array_RW0_addr;
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_6__DOT__array__DOT__array_RW0_en) 
         & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_6__DOT__array__DOT__array_RW0_wmode)))) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_6__DOT__array__DOT__array__DOT__array_6_ext__DOT__reg_RW0_addr 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_6__DOT__array__DOT__array_RW0_addr;
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_7__DOT__array__DOT__array_RW0_en) 
         & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_7__DOT__array__DOT__array_RW0_wmode)))) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_7__DOT__array__DOT__array__DOT__array_6_ext__DOT__reg_RW0_addr 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_7__DOT__array__DOT__array_RW0_addr;
    }
    vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__directory__DOT__dir__DOT__tagArray__DOT__array__DOT__array_22_ext__DOT__reg_RW0_ren 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__directory__DOT__dir__DOT__tagArray__DOT__array_RW0_en) 
           & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__pipeline_1__DOT__stages_0__DOT__maybe_full)));
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__directory__DOT__dir__DOT__tagArray__DOT__array_RW0_en) 
         & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__pipeline_1__DOT__stages_0__DOT__maybe_full)))) {
        vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__directory__DOT__dir__DOT__tagArray__DOT__array__DOT__array_22_ext__DOT__reg_RW0_addr 
            = vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__directory__DOT__dir__DOT__tagArray__DOT__array_RW0_addr;
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_3_9 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_7_38) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_6_16));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_1_9 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_3_38) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_2_16));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_5_9 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_11_38) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_10_16));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_7_9 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_15_38) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_14_16));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__rst) {
        vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__output_pipe__DOT__maybe_full = 0U;
    } else if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__output_pipe__DOT__do_enq) 
                != (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__output_pipe__DOT__do_deq))) {
        vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__output_pipe__DOT__maybe_full 
            = vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__output_pipe__DOT__do_enq;
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_5_1 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_11_37) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_10_13));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_3_1 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_7_37) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_6_13));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_1_1 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_3_37) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_2_13));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_7_1 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_15_37) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_14_13));
    }
    vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__debugModule__DOT__debug__DOT__dmInner__DOT__dmInner__DOT__resumeReqRegs 
        = (1U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__debugModule__DOT__debug__DOT__dmInner__DOT__dmInner__DOT___GEN_66));
    if (((((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_0_33_valid) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_1_33_valid)) 
          | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_2_33_valid)) 
         | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_3_33_valid))) {
        IData rhs1110 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs1111 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_33_T_71) 
                                                >> 4U);
IData rhs1112 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_33_T_71) 
                                                 >> 3U);
IData rhs1113 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
unsigned int rhs1114 = ((4U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                              >> 1U)) 
                                          << 2U)) | 
                                   ((2U & (((2U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                             ? rhs1110
                                             : rhs1111) 
                                           << 1U)) 
                                    | (1U & ((2U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                              ? rhs1112
                                              : rhs1113))));
IData rhs1115 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_33_T_71) 
                                   >> 3U);
IData rhs1116 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs1117 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_33_T_71) 
                                                         >> 1U);
IData rhs1118 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_33_T_71);
IData rhs1119 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs1120 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_33_T_71);
unsigned int rhs1121 = ((4U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                            >> 1U)) 
                                        << 2U)) | (
                                                   (2U 
                                                    & (((2U 
                                                         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                                         ? 
                                                        rhs1116
                                                         : 
                                                        rhs1117) 
                                                       << 1U)) 
                                                   | (1U 
                                                      & ((2U 
                                                          & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                                          ? rhs1118
                                                          : 
                                                         rhs1119))));
IData rhs1122 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_33_T_46);
IData rhs1123 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_33_T_23);
IData rhs1124 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_33_T_70);
IData rhs1125 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_1_33_valid)
                        ? rhs1122
                        : rhs1123);
unsigned int rhs1126 = ((0x40U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                 >> 2U)) << 6U)) | 
                   ((0x38U & (((4U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                ? rhs1114
                                : rhs1115) << 3U)) 
                    | (7U & ((4U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                              ? rhs1120
                              : rhs1121))));
IData rhs1127 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_2_33_valid)
                    ? rhs1124
                    : rhs1125);
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__state_vec_33 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_3_33_valid)
                ? rhs1126
                : rhs1127);
    }
    if (((((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_0_30_valid) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_1_30_valid)) 
          | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_2_30_valid)) 
         | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_3_30_valid))) {
        IData rhs1128 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs1129 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_30_T_71) 
                                                >> 4U);
IData rhs1130 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_30_T_71) 
                                                 >> 3U);
IData rhs1131 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
unsigned int rhs1132 = ((4U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                              >> 1U)) 
                                          << 2U)) | 
                                   ((2U & (((2U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                             ? rhs1128
                                             : rhs1129) 
                                           << 1U)) 
                                    | (1U & ((2U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                              ? rhs1130
                                              : rhs1131))));
IData rhs1133 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_30_T_71) 
                                   >> 3U);
IData rhs1134 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs1135 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_30_T_71) 
                                                         >> 1U);
IData rhs1136 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_30_T_71);
IData rhs1137 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs1138 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_30_T_71);
unsigned int rhs1139 = ((4U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                            >> 1U)) 
                                        << 2U)) | (
                                                   (2U 
                                                    & (((2U 
                                                         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                                         ? 
                                                        rhs1134
                                                         : 
                                                        rhs1135) 
                                                       << 1U)) 
                                                   | (1U 
                                                      & ((2U 
                                                          & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                                          ? rhs1136
                                                          : 
                                                         rhs1137))));
IData rhs1140 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_30_T_46);
IData rhs1141 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_30_T_23);
IData rhs1142 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_30_T_70);
IData rhs1143 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_1_30_valid)
                        ? rhs1140
                        : rhs1141);
unsigned int rhs1144 = ((0x40U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                 >> 2U)) << 6U)) | 
                   ((0x38U & (((4U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                ? rhs1132
                                : rhs1133) << 3U)) 
                    | (7U & ((4U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                              ? rhs1138
                              : rhs1139))));
IData rhs1145 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_2_30_valid)
                    ? rhs1142
                    : rhs1143);
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__state_vec_30 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_3_30_valid)
                ? rhs1144
                : rhs1145);
    }
    if (((((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_0_29_valid) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_1_29_valid)) 
          | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_2_29_valid)) 
         | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_3_29_valid))) {
        IData rhs1146 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs1147 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_29_T_71) 
                                                >> 4U);
IData rhs1148 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_29_T_71) 
                                                 >> 3U);
IData rhs1149 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
unsigned int rhs1150 = ((4U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                              >> 1U)) 
                                          << 2U)) | 
                                   ((2U & (((2U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                             ? rhs1146
                                             : rhs1147) 
                                           << 1U)) 
                                    | (1U & ((2U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                              ? rhs1148
                                              : rhs1149))));
IData rhs1151 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_29_T_71) 
                                   >> 3U);
IData rhs1152 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs1153 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_29_T_71) 
                                                         >> 1U);
IData rhs1154 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_29_T_71);
IData rhs1155 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs1156 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_29_T_71);
unsigned int rhs1157 = ((4U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                            >> 1U)) 
                                        << 2U)) | (
                                                   (2U 
                                                    & (((2U 
                                                         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                                         ? 
                                                        rhs1152
                                                         : 
                                                        rhs1153) 
                                                       << 1U)) 
                                                   | (1U 
                                                      & ((2U 
                                                          & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                                          ? rhs1154
                                                          : 
                                                         rhs1155))));
IData rhs1158 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_29_T_46);
IData rhs1159 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_29_T_23);
IData rhs1160 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_29_T_70);
IData rhs1161 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_1_29_valid)
                        ? rhs1158
                        : rhs1159);
unsigned int rhs1162 = ((0x40U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                 >> 2U)) << 6U)) | 
                   ((0x38U & (((4U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                ? rhs1150
                                : rhs1151) << 3U)) 
                    | (7U & ((4U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                              ? rhs1156
                              : rhs1157))));
IData rhs1163 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_2_29_valid)
                    ? rhs1160
                    : rhs1161);
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__state_vec_29 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_3_29_valid)
                ? rhs1162
                : rhs1163);
    }
    if (((((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_0_36_valid) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_1_36_valid)) 
          | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_2_36_valid)) 
         | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_3_36_valid))) {
        IData rhs1164 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs1165 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_36_T_71) 
                                                >> 4U);
IData rhs1166 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_36_T_71) 
                                                 >> 3U);
IData rhs1167 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
unsigned int rhs1168 = ((4U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                              >> 1U)) 
                                          << 2U)) | 
                                   ((2U & (((2U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                             ? rhs1164
                                             : rhs1165) 
                                           << 1U)) 
                                    | (1U & ((2U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                              ? rhs1166
                                              : rhs1167))));
IData rhs1169 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_36_T_71) 
                                   >> 3U);
IData rhs1170 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs1171 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_36_T_71) 
                                                         >> 1U);
IData rhs1172 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_36_T_71);
IData rhs1173 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs1174 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_36_T_71);
unsigned int rhs1175 = ((4U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                            >> 1U)) 
                                        << 2U)) | (
                                                   (2U 
                                                    & (((2U 
                                                         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                                         ? 
                                                        rhs1170
                                                         : 
                                                        rhs1171) 
                                                       << 1U)) 
                                                   | (1U 
                                                      & ((2U 
                                                          & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                                          ? rhs1172
                                                          : 
                                                         rhs1173))));
IData rhs1176 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_36_T_46);
IData rhs1177 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_36_T_23);
IData rhs1178 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_36_T_70);
IData rhs1179 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_1_36_valid)
                        ? rhs1176
                        : rhs1177);
unsigned int rhs1180 = ((0x40U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                 >> 2U)) << 6U)) | 
                   ((0x38U & (((4U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                ? rhs1168
                                : rhs1169) << 3U)) 
                    | (7U & ((4U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                              ? rhs1174
                              : rhs1175))));
IData rhs1181 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_2_36_valid)
                    ? rhs1178
                    : rhs1179);
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__state_vec_36 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_3_36_valid)
                ? rhs1180
                : rhs1181);
    }
    if (((((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_0_27_valid) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_1_27_valid)) 
          | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_2_27_valid)) 
         | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_3_27_valid))) {
        IData rhs1182 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs1183 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_27_T_71) 
                                                >> 4U);
IData rhs1184 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_27_T_71) 
                                                 >> 3U);
IData rhs1185 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
unsigned int rhs1186 = ((4U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                              >> 1U)) 
                                          << 2U)) | 
                                   ((2U & (((2U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                             ? rhs1182
                                             : rhs1183) 
                                           << 1U)) 
                                    | (1U & ((2U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                              ? rhs1184
                                              : rhs1185))));
IData rhs1187 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_27_T_71) 
                                   >> 3U);
IData rhs1188 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs1189 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_27_T_71) 
                                                         >> 1U);
IData rhs1190 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_27_T_71);
IData rhs1191 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs1192 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_27_T_71);
unsigned int rhs1193 = ((4U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                            >> 1U)) 
                                        << 2U)) | (
                                                   (2U 
                                                    & (((2U 
                                                         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                                         ? 
                                                        rhs1188
                                                         : 
                                                        rhs1189) 
                                                       << 1U)) 
                                                   | (1U 
                                                      & ((2U 
                                                          & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                                          ? rhs1190
                                                          : 
                                                         rhs1191))));
IData rhs1194 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_27_T_46);
IData rhs1195 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_27_T_23);
IData rhs1196 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_27_T_70);
IData rhs1197 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_1_27_valid)
                        ? rhs1194
                        : rhs1195);
unsigned int rhs1198 = ((0x40U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                 >> 2U)) << 6U)) | 
                   ((0x38U & (((4U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                ? rhs1186
                                : rhs1187) << 3U)) 
                    | (7U & ((4U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                              ? rhs1192
                              : rhs1193))));
IData rhs1199 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_2_27_valid)
                    ? rhs1196
                    : rhs1197);
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__state_vec_27 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_3_27_valid)
                ? rhs1198
                : rhs1199);
    }
    if (((((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_0_28_valid) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_1_28_valid)) 
          | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_2_28_valid)) 
         | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_3_28_valid))) {
        IData rhs1200 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs1201 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_28_T_71) 
                                                >> 4U);
IData rhs1202 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_28_T_71) 
                                                 >> 3U);
IData rhs1203 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
unsigned int rhs1204 = ((4U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                              >> 1U)) 
                                          << 2U)) | 
                                   ((2U & (((2U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                             ? rhs1200
                                             : rhs1201) 
                                           << 1U)) 
                                    | (1U & ((2U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                              ? rhs1202
                                              : rhs1203))));
IData rhs1205 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_28_T_71) 
                                   >> 3U);
IData rhs1206 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs1207 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_28_T_71) 
                                                         >> 1U);
IData rhs1208 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_28_T_71);
IData rhs1209 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs1210 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_28_T_71);
unsigned int rhs1211 = ((4U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                            >> 1U)) 
                                        << 2U)) | (
                                                   (2U 
                                                    & (((2U 
                                                         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                                         ? 
                                                        rhs1206
                                                         : 
                                                        rhs1207) 
                                                       << 1U)) 
                                                   | (1U 
                                                      & ((2U 
                                                          & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                                          ? rhs1208
                                                          : 
                                                         rhs1209))));
IData rhs1212 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_28_T_46);
IData rhs1213 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_28_T_23);
IData rhs1214 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_28_T_70);
IData rhs1215 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_1_28_valid)
                        ? rhs1212
                        : rhs1213);
unsigned int rhs1216 = ((0x40U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                 >> 2U)) << 6U)) | 
                   ((0x38U & (((4U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                ? rhs1204
                                : rhs1205) << 3U)) 
                    | (7U & ((4U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                              ? rhs1210
                              : rhs1211))));
IData rhs1217 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_2_28_valid)
                    ? rhs1214
                    : rhs1215);
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__state_vec_28 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_3_28_valid)
                ? rhs1216
                : rhs1217);
    }
    if (((((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_0_37_valid) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_1_37_valid)) 
          | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_2_37_valid)) 
         | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_3_37_valid))) {
        IData rhs1218 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs1219 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_37_T_71) 
                                                >> 4U);
IData rhs1220 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_37_T_71) 
                                                 >> 3U);
IData rhs1221 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
unsigned int rhs1222 = ((4U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                              >> 1U)) 
                                          << 2U)) | 
                                   ((2U & (((2U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                             ? rhs1218
                                             : rhs1219) 
                                           << 1U)) 
                                    | (1U & ((2U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                              ? rhs1220
                                              : rhs1221))));
IData rhs1223 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_37_T_71) 
                                   >> 3U);
IData rhs1224 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs1225 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_37_T_71) 
                                                         >> 1U);
IData rhs1226 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_37_T_71);
IData rhs1227 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs1228 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_37_T_71);
unsigned int rhs1229 = ((4U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                            >> 1U)) 
                                        << 2U)) | (
                                                   (2U 
                                                    & (((2U 
                                                         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                                         ? 
                                                        rhs1224
                                                         : 
                                                        rhs1225) 
                                                       << 1U)) 
                                                   | (1U 
                                                      & ((2U 
                                                          & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                                          ? rhs1226
                                                          : 
                                                         rhs1227))));
IData rhs1230 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_37_T_46);
IData rhs1231 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_37_T_23);
IData rhs1232 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_37_T_70);
IData rhs1233 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_1_37_valid)
                        ? rhs1230
                        : rhs1231);
unsigned int rhs1234 = ((0x40U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                 >> 2U)) << 6U)) | 
                   ((0x38U & (((4U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                ? rhs1222
                                : rhs1223) << 3U)) 
                    | (7U & ((4U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                              ? rhs1228
                              : rhs1229))));
IData rhs1235 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_2_37_valid)
                    ? rhs1232
                    : rhs1233);
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__state_vec_37 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_3_37_valid)
                ? rhs1234
                : rhs1235);
    }
    if (((((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_0_39_valid) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_1_39_valid)) 
          | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_2_39_valid)) 
         | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_3_39_valid))) {
        IData rhs1236 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs1237 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_39_T_71) 
                                                >> 4U);
IData rhs1238 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_39_T_71) 
                                                 >> 3U);
IData rhs1239 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
unsigned int rhs1240 = ((4U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                              >> 1U)) 
                                          << 2U)) | 
                                   ((2U & (((2U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                             ? rhs1236
                                             : rhs1237) 
                                           << 1U)) 
                                    | (1U & ((2U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                              ? rhs1238
                                              : rhs1239))));
IData rhs1241 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_39_T_71) 
                                   >> 3U);
IData rhs1242 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs1243 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_39_T_71) 
                                                         >> 1U);
IData rhs1244 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_39_T_71);
IData rhs1245 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs1246 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_39_T_71);
unsigned int rhs1247 = ((4U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                            >> 1U)) 
                                        << 2U)) | (
                                                   (2U 
                                                    & (((2U 
                                                         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                                         ? 
                                                        rhs1242
                                                         : 
                                                        rhs1243) 
                                                       << 1U)) 
                                                   | (1U 
                                                      & ((2U 
                                                          & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                                          ? rhs1244
                                                          : 
                                                         rhs1245))));
IData rhs1248 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_39_T_46);
IData rhs1249 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_39_T_23);
IData rhs1250 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_39_T_70);
IData rhs1251 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_1_39_valid)
                        ? rhs1248
                        : rhs1249);
unsigned int rhs1252 = ((0x40U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                 >> 2U)) << 6U)) | 
                   ((0x38U & (((4U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                ? rhs1240
                                : rhs1241) << 3U)) 
                    | (7U & ((4U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                              ? rhs1246
                              : rhs1247))));
IData rhs1253 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_2_39_valid)
                    ? rhs1250
                    : rhs1251);
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__state_vec_39 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_3_39_valid)
                ? rhs1252
                : rhs1253);
    }
    if (((((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_0_38_valid) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_1_38_valid)) 
          | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_2_38_valid)) 
         | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_3_38_valid))) {
        IData rhs1254 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs1255 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_38_T_71) 
                                                >> 4U);
IData rhs1256 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_38_T_71) 
                                                 >> 3U);
IData rhs1257 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
unsigned int rhs1258 = ((4U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                              >> 1U)) 
                                          << 2U)) | 
                                   ((2U & (((2U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                             ? rhs1254
                                             : rhs1255) 
                                           << 1U)) 
                                    | (1U & ((2U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                              ? rhs1256
                                              : rhs1257))));
IData rhs1259 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_38_T_71) 
                                   >> 3U);
IData rhs1260 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs1261 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_38_T_71) 
                                                         >> 1U);
IData rhs1262 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_38_T_71);
IData rhs1263 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs1264 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_38_T_71);
unsigned int rhs1265 = ((4U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                            >> 1U)) 
                                        << 2U)) | (
                                                   (2U 
                                                    & (((2U 
                                                         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                                         ? 
                                                        rhs1260
                                                         : 
                                                        rhs1261) 
                                                       << 1U)) 
                                                   | (1U 
                                                      & ((2U 
                                                          & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                                          ? rhs1262
                                                          : 
                                                         rhs1263))));
IData rhs1266 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_38_T_46);
IData rhs1267 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_38_T_23);
IData rhs1268 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_38_T_70);
IData rhs1269 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_1_38_valid)
                        ? rhs1266
                        : rhs1267);
unsigned int rhs1270 = ((0x40U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                 >> 2U)) << 6U)) | 
                   ((0x38U & (((4U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                ? rhs1258
                                : rhs1259) << 3U)) 
                    | (7U & ((4U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                              ? rhs1264
                              : rhs1265))));
IData rhs1271 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_2_38_valid)
                    ? rhs1268
                    : rhs1269);
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__state_vec_38 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_3_38_valid)
                ? rhs1270
                : rhs1271);
    }
    if (((((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_0_31_valid) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_1_31_valid)) 
          | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_2_31_valid)) 
         | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_3_31_valid))) {
        IData rhs1272 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs1273 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_31_T_71) 
                                                >> 4U);
IData rhs1274 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_31_T_71) 
                                                 >> 3U);
IData rhs1275 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
unsigned int rhs1276 = ((4U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                              >> 1U)) 
                                          << 2U)) | 
                                   ((2U & (((2U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                             ? rhs1272
                                             : rhs1273) 
                                           << 1U)) 
                                    | (1U & ((2U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                              ? rhs1274
                                              : rhs1275))));
IData rhs1277 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_31_T_71) 
                                   >> 3U);
IData rhs1278 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs1279 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_31_T_71) 
                                                         >> 1U);
IData rhs1280 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_31_T_71);
IData rhs1281 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs1282 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_31_T_71);
unsigned int rhs1283 = ((4U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                            >> 1U)) 
                                        << 2U)) | (
                                                   (2U 
                                                    & (((2U 
                                                         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                                         ? 
                                                        rhs1278
                                                         : 
                                                        rhs1279) 
                                                       << 1U)) 
                                                   | (1U 
                                                      & ((2U 
                                                          & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                                          ? rhs1280
                                                          : 
                                                         rhs1281))));
IData rhs1284 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_31_T_46);
IData rhs1285 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_31_T_23);
IData rhs1286 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_31_T_70);
IData rhs1287 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_1_31_valid)
                        ? rhs1284
                        : rhs1285);
unsigned int rhs1288 = ((0x40U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                 >> 2U)) << 6U)) | 
                   ((0x38U & (((4U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                ? rhs1276
                                : rhs1277) << 3U)) 
                    | (7U & ((4U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                              ? rhs1282
                              : rhs1283))));
IData rhs1289 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_2_31_valid)
                    ? rhs1286
                    : rhs1287);
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__state_vec_31 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_3_31_valid)
                ? rhs1288
                : rhs1289);
    }
    if (((((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_0_32_valid) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_1_32_valid)) 
          | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_2_32_valid)) 
         | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_3_32_valid))) {
        IData rhs1290 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs1291 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_32_T_71) 
                                                >> 4U);
IData rhs1292 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_32_T_71) 
                                                 >> 3U);
IData rhs1293 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
unsigned int rhs1294 = ((4U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                              >> 1U)) 
                                          << 2U)) | 
                                   ((2U & (((2U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                             ? rhs1290
                                             : rhs1291) 
                                           << 1U)) 
                                    | (1U & ((2U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                              ? rhs1292
                                              : rhs1293))));
IData rhs1295 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_32_T_71) 
                                   >> 3U);
IData rhs1296 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs1297 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_32_T_71) 
                                                         >> 1U);
IData rhs1298 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_32_T_71);
IData rhs1299 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs1300 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_32_T_71);
unsigned int rhs1301 = ((4U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                            >> 1U)) 
                                        << 2U)) | (
                                                   (2U 
                                                    & (((2U 
                                                         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                                         ? 
                                                        rhs1296
                                                         : 
                                                        rhs1297) 
                                                       << 1U)) 
                                                   | (1U 
                                                      & ((2U 
                                                          & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                                          ? rhs1298
                                                          : 
                                                         rhs1299))));
IData rhs1302 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_32_T_46);
IData rhs1303 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_32_T_23);
IData rhs1304 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_32_T_70);
IData rhs1305 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_1_32_valid)
                        ? rhs1302
                        : rhs1303);
unsigned int rhs1306 = ((0x40U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                 >> 2U)) << 6U)) | 
                   ((0x38U & (((4U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                ? rhs1294
                                : rhs1295) << 3U)) 
                    | (7U & ((4U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                              ? rhs1300
                              : rhs1301))));
IData rhs1307 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_2_32_valid)
                    ? rhs1304
                    : rhs1305);
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__state_vec_32 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_3_32_valid)
                ? rhs1306
                : rhs1307);
    }
    if (((((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_0_34_valid) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_1_34_valid)) 
          | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_2_34_valid)) 
         | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_3_34_valid))) {
        IData rhs1308 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs1309 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_34_T_71) 
                                                >> 4U);
IData rhs1310 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_34_T_71) 
                                                 >> 3U);
IData rhs1311 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
unsigned int rhs1312 = ((4U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                              >> 1U)) 
                                          << 2U)) | 
                                   ((2U & (((2U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                             ? rhs1308
                                             : rhs1309) 
                                           << 1U)) 
                                    | (1U & ((2U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                              ? rhs1310
                                              : rhs1311))));
IData rhs1313 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_34_T_71) 
                                   >> 3U);
IData rhs1314 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs1315 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_34_T_71) 
                                                         >> 1U);
IData rhs1316 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_34_T_71);
IData rhs1317 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs1318 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_34_T_71);
unsigned int rhs1319 = ((4U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                            >> 1U)) 
                                        << 2U)) | (
                                                   (2U 
                                                    & (((2U 
                                                         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                                         ? 
                                                        rhs1314
                                                         : 
                                                        rhs1315) 
                                                       << 1U)) 
                                                   | (1U 
                                                      & ((2U 
                                                          & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                                          ? rhs1316
                                                          : 
                                                         rhs1317))));
IData rhs1320 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_34_T_46);
IData rhs1321 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_34_T_23);
IData rhs1322 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_34_T_70);
IData rhs1323 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_1_34_valid)
                        ? rhs1320
                        : rhs1321);
unsigned int rhs1324 = ((0x40U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                 >> 2U)) << 6U)) | 
                   ((0x38U & (((4U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                ? rhs1312
                                : rhs1313) << 3U)) 
                    | (7U & ((4U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                              ? rhs1318
                              : rhs1319))));
IData rhs1325 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_2_34_valid)
                    ? rhs1322
                    : rhs1323);
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__state_vec_34 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_3_34_valid)
                ? rhs1324
                : rhs1325);
    }
    if (((((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_0_35_valid) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_1_35_valid)) 
          | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_2_35_valid)) 
         | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_3_35_valid))) {
        IData rhs1326 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs1327 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_35_T_71) 
                                                >> 4U);
IData rhs1328 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_35_T_71) 
                                                 >> 3U);
IData rhs1329 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
unsigned int rhs1330 = ((4U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                              >> 1U)) 
                                          << 2U)) | 
                                   ((2U & (((2U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                             ? rhs1326
                                             : rhs1327) 
                                           << 1U)) 
                                    | (1U & ((2U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                              ? rhs1328
                                              : rhs1329))));
IData rhs1331 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_35_T_71) 
                                   >> 3U);
IData rhs1332 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs1333 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_35_T_71) 
                                                         >> 1U);
IData rhs1334 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_35_T_71);
IData rhs1335 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs1336 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_35_T_71);
unsigned int rhs1337 = ((4U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                            >> 1U)) 
                                        << 2U)) | (
                                                   (2U 
                                                    & (((2U 
                                                         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                                         ? 
                                                        rhs1332
                                                         : 
                                                        rhs1333) 
                                                       << 1U)) 
                                                   | (1U 
                                                      & ((2U 
                                                          & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                                          ? rhs1334
                                                          : 
                                                         rhs1335))));
IData rhs1338 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_35_T_46);
IData rhs1339 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_35_T_23);
IData rhs1340 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_35_T_70);
IData rhs1341 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_1_35_valid)
                        ? rhs1338
                        : rhs1339);
unsigned int rhs1342 = ((0x40U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                 >> 2U)) << 6U)) | 
                   ((0x38U & (((4U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                ? rhs1330
                                : rhs1331) << 3U)) 
                    | (7U & ((4U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                              ? rhs1336
                              : rhs1337))));
IData rhs1343 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_2_35_valid)
                    ? rhs1340
                    : rhs1341);
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__state_vec_35 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_3_35_valid)
                ? rhs1342
                : rhs1343);
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__output_pipe_io_enq_ready) 
         & (0U != (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__issue_arb__DOT__valids)))) {
        unsigned int rhs1344 = vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__buffer_channel
                  [0U];
unsigned int rhs1345 = 0U;
unsigned int rhs1346 = vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__buffer_channel
                                [1U];
unsigned int rhs1347 = 0U;
unsigned int rhs1348 = vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__buffer_channel
                                               [2U];
unsigned int rhs1349 = 0U;
unsigned int rhs1350 = vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__buffer_channel
                  [3U];
unsigned int rhs1351 = 0U;
vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__output_pipe__DOT__ram_channel__v0 
            = (((((1U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__issue_arb__DOT__chosenOH))
                   ? rhs1344 : rhs1345) | ((2U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__issue_arb__DOT__chosenOH))
                                 ? rhs1346 : rhs1347)) | ((4U 
                                                & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__issue_arb__DOT__chosenOH))
                                                ? rhs1348
                                                : rhs1349)) 
               | ((8U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__issue_arb__DOT__chosenOH))
                   ? rhs1350 : rhs1351));
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__output_pipe__DOT__ram_channel__v0 = 1U;
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__output_pipe_io_enq_ready) 
         & (0U != (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__issue_arb__DOT__valids)))) {
        unsigned int rhs1352 = vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__buffer_bufIdx
                  [0U];
unsigned int rhs1353 = 0U;
unsigned int rhs1354 = vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__buffer_bufIdx
                                [1U];
unsigned int rhs1355 = 0U;
unsigned int rhs1356 = vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__buffer_bufIdx
                                               [2U];
unsigned int rhs1357 = 0U;
unsigned int rhs1358 = vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__buffer_bufIdx
                  [3U];
unsigned int rhs1359 = 0U;
vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__output_pipe__DOT__ram_bufIdx__v0 
            = (((((1U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__issue_arb__DOT__chosenOH))
                   ? rhs1352 : rhs1353) | ((2U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__issue_arb__DOT__chosenOH))
                                 ? rhs1354 : rhs1355)) | ((4U 
                                                & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__issue_arb__DOT__chosenOH))
                                                ? rhs1356
                                                : rhs1357)) 
               | ((8U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__issue_arb__DOT__chosenOH))
                   ? rhs1358 : rhs1359));
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__output_pipe__DOT__ram_bufIdx__v0 = 1U;
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__output_pipe_io_enq_ready) 
         & (0U != (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__issue_arb__DOT__valids)))) {
        unsigned int rhs1360 = vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__buffer_off
                  [0U];
unsigned int rhs1361 = 0U;
unsigned int rhs1362 = vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__buffer_off
                                [1U];
unsigned int rhs1363 = 0U;
unsigned int rhs1364 = vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__buffer_off
                                               [2U];
unsigned int rhs1365 = 0U;
unsigned int rhs1366 = vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__buffer_off
                  [3U];
unsigned int rhs1367 = 0U;
vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__output_pipe__DOT__ram_off__v0 
            = (((((1U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__issue_arb__DOT__chosenOH))
                   ? rhs1360 : rhs1361) | ((2U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__issue_arb__DOT__chosenOH))
                                 ? rhs1362 : rhs1363)) | ((4U 
                                                & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__issue_arb__DOT__chosenOH))
                                                ? rhs1364
                                                : rhs1365)) 
               | ((8U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__issue_arb__DOT__chosenOH))
                   ? rhs1366 : rhs1367));
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__output_pipe__DOT__ram_off__v0 = 1U;
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__output_pipe_io_enq_ready) 
         & (0U != (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__issue_arb__DOT__valids)))) {
        unsigned int rhs1368 = vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__buffer_tag
                  [0U];
unsigned int rhs1369 = 0U;
unsigned int rhs1370 = vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__buffer_tag
                                [1U];
unsigned int rhs1371 = 0U;
unsigned int rhs1372 = vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__buffer_tag
                                               [2U];
unsigned int rhs1373 = 0U;
unsigned int rhs1374 = vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__buffer_tag
                  [3U];
unsigned int rhs1375 = 0U;
vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__output_pipe__DOT__ram_tag__v0 
            = (((((1U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__issue_arb__DOT__chosenOH))
                   ? rhs1368 : rhs1369) | ((2U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__issue_arb__DOT__chosenOH))
                                 ? rhs1370 : rhs1371)) | ((4U 
                                                & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__issue_arb__DOT__chosenOH))
                                                ? rhs1372
                                                : rhs1373)) 
               | ((8U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__issue_arb__DOT__chosenOH))
                   ? rhs1374 : rhs1375));
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__output_pipe__DOT__ram_tag__v0 = 1U;
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__output_pipe_io_enq_ready) 
         & (0U != (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__issue_arb__DOT__valids)))) {
        unsigned int rhs1376 = vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__buffer_opcode
                  [0U];
unsigned int rhs1377 = 0U;
unsigned int rhs1378 = vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__buffer_opcode
                                [1U];
unsigned int rhs1379 = 0U;
unsigned int rhs1380 = vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__buffer_opcode
                                               [2U];
unsigned int rhs1381 = 0U;
unsigned int rhs1382 = vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__buffer_opcode
                  [3U];
unsigned int rhs1383 = 0U;
vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__output_pipe__DOT__ram_opcode__v0 
            = (((((1U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__issue_arb__DOT__chosenOH))
                   ? rhs1376 : rhs1377) | ((2U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__issue_arb__DOT__chosenOH))
                                 ? rhs1378 : rhs1379)) | ((4U 
                                                & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__issue_arb__DOT__chosenOH))
                                                ? rhs1380
                                                : rhs1381)) 
               | ((8U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__issue_arb__DOT__chosenOH))
                   ? rhs1382 : rhs1383));
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__output_pipe__DOT__ram_opcode__v0 = 1U;
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__output_pipe_io_enq_ready) 
         & (0U != (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__issue_arb__DOT__valids)))) {
        unsigned int rhs1384 = vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__buffer_param
                  [0U];
unsigned int rhs1385 = 0U;
unsigned int rhs1386 = vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__buffer_param
                                [1U];
unsigned int rhs1387 = 0U;
unsigned int rhs1388 = vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__buffer_param
                                               [2U];
unsigned int rhs1389 = 0U;
unsigned int rhs1390 = vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__buffer_param
                  [3U];
unsigned int rhs1391 = 0U;
vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__output_pipe__DOT__ram_param__v0 
            = (((((1U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__issue_arb__DOT__chosenOH))
                   ? rhs1384 : rhs1385) | ((2U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__issue_arb__DOT__chosenOH))
                                 ? rhs1386 : rhs1387)) | ((4U 
                                                & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__issue_arb__DOT__chosenOH))
                                                ? rhs1388
                                                : rhs1389)) 
               | ((8U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__issue_arb__DOT__chosenOH))
                   ? rhs1390 : rhs1391));
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__output_pipe__DOT__ram_param__v0 = 1U;
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__output_pipe_io_enq_ready) 
         & (0U != (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__issue_arb__DOT__valids)))) {
        unsigned int rhs1392 = vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__buffer_size
                  [0U];
unsigned int rhs1393 = 0U;
unsigned int rhs1394 = vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__buffer_size
                                [1U];
unsigned int rhs1395 = 0U;
unsigned int rhs1396 = vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__buffer_size
                                               [2U];
unsigned int rhs1397 = 0U;
unsigned int rhs1398 = vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__buffer_size
                  [3U];
unsigned int rhs1399 = 0U;
vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__output_pipe__DOT__ram_size__v0 
            = (((((1U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__issue_arb__DOT__chosenOH))
                   ? rhs1392 : rhs1393) | ((2U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__issue_arb__DOT__chosenOH))
                                 ? rhs1394 : rhs1395)) | ((4U 
                                                & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__issue_arb__DOT__chosenOH))
                                                ? rhs1396
                                                : rhs1397)) 
               | ((8U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__issue_arb__DOT__chosenOH))
                   ? rhs1398 : rhs1399));
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__output_pipe__DOT__ram_size__v0 = 1U;
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__output_pipe_io_enq_ready) 
         & (0U != (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__issue_arb__DOT__valids)))) {
        unsigned int rhs1400 = vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__buffer_source
                  [0U];
unsigned int rhs1401 = 0U;
unsigned int rhs1402 = vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__buffer_source
                                [1U];
unsigned int rhs1403 = 0U;
unsigned int rhs1404 = vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__buffer_source
                                               [2U];
unsigned int rhs1405 = 0U;
unsigned int rhs1406 = vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__buffer_source
                  [3U];
unsigned int rhs1407 = 0U;
vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__output_pipe__DOT__ram_source__v0 
            = (((((1U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__issue_arb__DOT__chosenOH))
                   ? rhs1400 : rhs1401) | ((2U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__issue_arb__DOT__chosenOH))
                                 ? rhs1402 : rhs1403)) | ((4U 
                                                & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__issue_arb__DOT__chosenOH))
                                                ? rhs1404
                                                : rhs1405)) 
               | ((8U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__issue_arb__DOT__chosenOH))
                   ? rhs1406 : rhs1407));
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__output_pipe__DOT__ram_source__v0 = 1U;
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__iaesSboxMid_7_5 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_31_44) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_30_9));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__iaesSboxMid_5_5 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_27_44) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_26_9));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__iaesSboxMid_3_5 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_23_44) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_22_9));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__iaesSboxMid_1_5 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_19_44) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_18_9));
    }
    unsigned int rhs1408 = ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[3U] 
                      << 0xbU) | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[2U] 
                                  >> 0x15U));
unsigned int rhs1409 = ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[3U] 
                                                 << 0xdU) 
                                                | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[2U] 
                                                   >> 0x13U));
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_3__DOT__tables_1_io_update_oldCtr_REG 
        = (3U & ((1U == (7U & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[3U] 
                                << 3U) | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[2U] 
                                          >> 0x1dU))))
                  ? rhs1408 : rhs1409));
    unsigned int rhs1410 = ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[3U] 
                      << 0xbU) | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[2U] 
                                  >> 0x15U));
unsigned int rhs1411 = ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[3U] 
                                                 << 0xdU) 
                                                | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[2U] 
                                                   >> 0x13U));
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_3__DOT__tables_0_io_update_oldCtr_REG 
        = (3U & ((0U == (7U & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[3U] 
                                << 3U) | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[2U] 
                                          >> 0x1dU))))
                  ? rhs1410 : rhs1411));
    unsigned long rhs1412 = (((QData)((IData)(
                                                   vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[3U])) 
                                   << 0x39U) | (((QData)((IData)(
                                                                 vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[2U])) 
                                                 << 0x19U) 
                                                | ((QData)((IData)(
                                                                   vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[1U])) 
                                                   >> 7U)));
unsigned long rhs1413 = (((QData)((IData)(
                                                   vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[1U])) 
                                   << 0x20U) | (QData)((IData)(
                                                               vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0U])));
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_3__DOT__tables_3_io_update_old_target_REG 
        = (0x7fffffffffULL & ((3U == (7U & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[3U] 
                                             << 3U) 
                                            | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[2U] 
                                               >> 0x1dU))))
                               ? rhs1412
                               : rhs1413));
    unsigned long rhs1414 = (((QData)((IData)(
                                                   vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[3U])) 
                                   << 0x39U) | (((QData)((IData)(
                                                                 vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[2U])) 
                                                 << 0x19U) 
                                                | ((QData)((IData)(
                                                                   vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[1U])) 
                                                   >> 7U)));
unsigned long rhs1415 = (((QData)((IData)(
                                                   vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[1U])) 
                                   << 0x20U) | (QData)((IData)(
                                                               vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0U])));
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_3__DOT__tables_4_io_update_old_target_REG 
        = (0x7fffffffffULL & ((4U == (7U & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[3U] 
                                             << 3U) 
                                            | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[2U] 
                                               >> 0x1dU))))
                               ? rhs1414
                               : rhs1415));
    unsigned long rhs1416 = (((QData)((IData)(
                                                   vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[3U])) 
                                   << 0x39U) | (((QData)((IData)(
                                                                 vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[2U])) 
                                                 << 0x19U) 
                                                | ((QData)((IData)(
                                                                   vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[1U])) 
                                                   >> 7U)));
unsigned long rhs1417 = (((QData)((IData)(
                                                   vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[1U])) 
                                   << 0x20U) | (QData)((IData)(
                                                               vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0U])));
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_3__DOT__tables_2_io_update_old_target_REG 
        = (0x7fffffffffULL & ((2U == (7U & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[3U] 
                                             << 3U) 
                                            | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[2U] 
                                               >> 0x1dU))))
                               ? rhs1416
                               : rhs1417));
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__iaesSboxMid_6_12 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_29_45) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_28_4));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__iaesSboxMid_4_12 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_25_45) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_24_4));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__iaesSboxMid_0_12 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_17_45) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_16_4));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__iaesSboxMid_2_12 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_21_45) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_20_4));
    }
    __Vtemp1944[0U] = (__Vconst1942[0U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[3U] 
                                              >> 4U)));
    __Vtemp1944[1U] = (__Vconst1942[1U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                              >> 4U)));
    __Vtemp1944[2U] = (__Vconst1942[2U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                              >> 4U)));
    __Vtemp1944[3U] = (__Vconst1942[3U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                              >> 4U)));
    __Vtemp1944[4U] = (__Vconst1942[4U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                              >> 4U)));
    __Vtemp1944[5U] = (__Vconst1942[5U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                              >> 4U)));
    __Vtemp1944[6U] = (__Vconst1942[6U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                              >> 4U)));
    __Vtemp1944[7U] = (__Vconst1942[7U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                              >> 4U)));
    __Vtemp1944[8U] = (__Vconst1942[8U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                              >> 4U)));
    __Vtemp1944[9U] = (__Vconst1942[9U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                              >> 4U)));
    __Vtemp1944[0xaU] = (__Vconst1942[0xaU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                                  >> 4U)));
    __Vtemp1944[0xbU] = (__Vconst1942[0xbU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                  >> 4U)));
    __Vtemp1944[0xcU] = (__Vconst1942[0xcU] & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                               >> 4U));
    VL_EXTEND_WW(512,412, __Vtemp1945, __Vtemp1944);
    unsigned int rhs1418 = ((3U != (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__allocate_1)) 
                         & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__FTBEntryGen_io_mispred_mask_1)));
IData rhs1419 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__FTBEntryGen_io_mispred_mask_1));
unsigned int rhs1420 = ((0U != (0xfU & ((__Vtemp1945[2U] 
                                      << 4U) | (__Vtemp1945[1U] 
                                                >> 0x1cU))))
                      ? rhs1418
                      : rhs1419);
IData rhs1421 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__FTBEntryGen_io_mispred_mask_1));
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3_io_update_us_1_REG 
        = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__needToAllocate_1)
                  ? rhs1420
                  : rhs1421));
    __Vtemp1947[0U] = (__Vconst1942[0U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[3U] 
                                              >> 4U)));
    __Vtemp1947[1U] = (__Vconst1942[1U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                              >> 4U)));
    __Vtemp1947[2U] = (__Vconst1942[2U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                              >> 4U)));
    __Vtemp1947[3U] = (__Vconst1942[3U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                              >> 4U)));
    __Vtemp1947[4U] = (__Vconst1942[4U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                              >> 4U)));
    __Vtemp1947[5U] = (__Vconst1942[5U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                              >> 4U)));
    __Vtemp1947[6U] = (__Vconst1942[6U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                              >> 4U)));
    __Vtemp1947[7U] = (__Vconst1942[7U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                              >> 4U)));
    __Vtemp1947[8U] = (__Vconst1942[8U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                              >> 4U)));
    __Vtemp1947[9U] = (__Vconst1942[9U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                              >> 4U)));
    __Vtemp1947[0xaU] = (__Vconst1942[0xaU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                                  >> 4U)));
    __Vtemp1947[0xbU] = (__Vconst1942[0xbU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                  >> 4U)));
    __Vtemp1947[0xcU] = (__Vconst1942[0xcU] & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                               >> 4U));
    VL_EXTEND_WW(512,412, __Vtemp1948, __Vtemp1947);
    unsigned int rhs1422 = ((1U != (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__allocate_1)) 
                         & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__FTBEntryGen_io_mispred_mask_1)));
IData rhs1423 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__FTBEntryGen_io_mispred_mask_1));
unsigned int rhs1424 = ((0U != (0xfU & ((__Vtemp1948[2U] 
                                      << 4U) | (__Vtemp1948[1U] 
                                                >> 0x1cU))))
                      ? rhs1422
                      : rhs1423);
IData rhs1425 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__FTBEntryGen_io_mispred_mask_1));
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1_io_update_us_1_REG 
        = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__needToAllocate_1)
                  ? rhs1424
                  : rhs1425));
    __Vtemp1950[0U] = (__Vconst1942[0U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[3U] 
                                              >> 4U)));
    __Vtemp1950[1U] = (__Vconst1942[1U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                              >> 4U)));
    __Vtemp1950[2U] = (__Vconst1942[2U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                              >> 4U)));
    __Vtemp1950[3U] = (__Vconst1942[3U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                              >> 4U)));
    __Vtemp1950[4U] = (__Vconst1942[4U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                              >> 4U)));
    __Vtemp1950[5U] = (__Vconst1942[5U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                              >> 4U)));
    __Vtemp1950[6U] = (__Vconst1942[6U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                              >> 4U)));
    __Vtemp1950[7U] = (__Vconst1942[7U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                              >> 4U)));
    __Vtemp1950[8U] = (__Vconst1942[8U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                              >> 4U)));
    __Vtemp1950[9U] = (__Vconst1942[9U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                              >> 4U)));
    __Vtemp1950[0xaU] = (__Vconst1942[0xaU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                                  >> 4U)));
    __Vtemp1950[0xbU] = (__Vconst1942[0xbU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                  >> 4U)));
    __Vtemp1950[0xcU] = (__Vconst1942[0xcU] & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                               >> 4U));
    VL_EXTEND_WW(512,412, __Vtemp1951, __Vtemp1950);
    unsigned int rhs1426 = ((0U != (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__allocate_1)) 
                         & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__FTBEntryGen_io_mispred_mask_1)));
IData rhs1427 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__FTBEntryGen_io_mispred_mask_1));
unsigned int rhs1428 = ((0U != (0xfU & ((__Vtemp1951[2U] 
                                      << 4U) | (__Vtemp1951[1U] 
                                                >> 0x1cU))))
                      ? rhs1426
                      : rhs1427);
IData rhs1429 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__FTBEntryGen_io_mispred_mask_1));
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0_io_update_us_1_REG 
        = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__needToAllocate_1)
                  ? rhs1428
                  : rhs1429));
    __Vtemp1953[0U] = (__Vconst1942[0U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[3U] 
                                              >> 4U)));
    __Vtemp1953[1U] = (__Vconst1942[1U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                              >> 4U)));
    __Vtemp1953[2U] = (__Vconst1942[2U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                              >> 4U)));
    __Vtemp1953[3U] = (__Vconst1942[3U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                              >> 4U)));
    __Vtemp1953[4U] = (__Vconst1942[4U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                              >> 4U)));
    __Vtemp1953[5U] = (__Vconst1942[5U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                              >> 4U)));
    __Vtemp1953[6U] = (__Vconst1942[6U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                              >> 4U)));
    __Vtemp1953[7U] = (__Vconst1942[7U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                              >> 4U)));
    __Vtemp1953[8U] = (__Vconst1942[8U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                              >> 4U)));
    __Vtemp1953[9U] = (__Vconst1942[9U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                              >> 4U)));
    __Vtemp1953[0xaU] = (__Vconst1942[0xaU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                                  >> 4U)));
    __Vtemp1953[0xbU] = (__Vconst1942[0xbU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                  >> 4U)));
    __Vtemp1953[0xcU] = (__Vconst1942[0xcU] & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                               >> 4U));
    VL_EXTEND_WW(512,412, __Vtemp1954, __Vtemp1953);
    unsigned int rhs1430 = ((0U != (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__allocate)) 
                         & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__FTBEntryGen_io_mispred_mask_0)));
IData rhs1431 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__FTBEntryGen_io_mispred_mask_0));
unsigned int rhs1432 = ((0U != (0xfU & ((__Vtemp1954[2U] 
                                      << 8U) | (__Vtemp1954[1U] 
                                                >> 0x18U))))
                      ? rhs1430
                      : rhs1431);
IData rhs1433 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__FTBEntryGen_io_mispred_mask_0));
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0_io_update_us_0_REG 
        = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__needToAllocate)
                  ? rhs1432
                  : rhs1433));
    __Vtemp1956[0U] = (__Vconst1942[0U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[3U] 
                                              >> 4U)));
    __Vtemp1956[1U] = (__Vconst1942[1U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                              >> 4U)));
    __Vtemp1956[2U] = (__Vconst1942[2U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                              >> 4U)));
    __Vtemp1956[3U] = (__Vconst1942[3U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                              >> 4U)));
    __Vtemp1956[4U] = (__Vconst1942[4U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                              >> 4U)));
    __Vtemp1956[5U] = (__Vconst1942[5U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                              >> 4U)));
    __Vtemp1956[6U] = (__Vconst1942[6U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                              >> 4U)));
    __Vtemp1956[7U] = (__Vconst1942[7U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                              >> 4U)));
    __Vtemp1956[8U] = (__Vconst1942[8U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                              >> 4U)));
    __Vtemp1956[9U] = (__Vconst1942[9U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                              >> 4U)));
    __Vtemp1956[0xaU] = (__Vconst1942[0xaU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                                  >> 4U)));
    __Vtemp1956[0xbU] = (__Vconst1942[0xbU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                  >> 4U)));
    __Vtemp1956[0xcU] = (__Vconst1942[0xcU] & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                               >> 4U));
    VL_EXTEND_WW(512,412, __Vtemp1957, __Vtemp1956);
    unsigned int rhs1434 = ((1U != (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__allocate)) 
                         & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__FTBEntryGen_io_mispred_mask_0)));
IData rhs1435 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__FTBEntryGen_io_mispred_mask_0));
unsigned int rhs1436 = ((0U != (0xfU & ((__Vtemp1957[2U] 
                                      << 8U) | (__Vtemp1957[1U] 
                                                >> 0x18U))))
                      ? rhs1434
                      : rhs1435);
IData rhs1437 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__FTBEntryGen_io_mispred_mask_0));
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1_io_update_us_0_REG 
        = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__needToAllocate)
                  ? rhs1436
                  : rhs1437));
    __Vtemp1959[0U] = (__Vconst1942[0U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[3U] 
                                              >> 4U)));
    __Vtemp1959[1U] = (__Vconst1942[1U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                              >> 4U)));
    __Vtemp1959[2U] = (__Vconst1942[2U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                              >> 4U)));
    __Vtemp1959[3U] = (__Vconst1942[3U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                              >> 4U)));
    __Vtemp1959[4U] = (__Vconst1942[4U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                              >> 4U)));
    __Vtemp1959[5U] = (__Vconst1942[5U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                              >> 4U)));
    __Vtemp1959[6U] = (__Vconst1942[6U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                              >> 4U)));
    __Vtemp1959[7U] = (__Vconst1942[7U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                              >> 4U)));
    __Vtemp1959[8U] = (__Vconst1942[8U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                              >> 4U)));
    __Vtemp1959[9U] = (__Vconst1942[9U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                              >> 4U)));
    __Vtemp1959[0xaU] = (__Vconst1942[0xaU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                                  >> 4U)));
    __Vtemp1959[0xbU] = (__Vconst1942[0xbU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                  >> 4U)));
    __Vtemp1959[0xcU] = (__Vconst1942[0xcU] & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                               >> 4U));
    VL_EXTEND_WW(512,412, __Vtemp1960, __Vtemp1959);
    unsigned int rhs1438 = ((2U != (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__allocate)) 
                         & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__FTBEntryGen_io_mispred_mask_0)));
IData rhs1439 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__FTBEntryGen_io_mispred_mask_0));
unsigned int rhs1440 = ((0U != (0xfU & ((__Vtemp1960[2U] 
                                      << 8U) | (__Vtemp1960[1U] 
                                                >> 0x18U))))
                      ? rhs1438
                      : rhs1439);
IData rhs1441 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__FTBEntryGen_io_mispred_mask_0));
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2_io_update_us_0_REG 
        = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__needToAllocate)
                  ? rhs1440
                  : rhs1441));
    __Vtemp1962[0U] = (__Vconst1942[0U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[3U] 
                                              >> 4U)));
    __Vtemp1962[1U] = (__Vconst1942[1U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                              >> 4U)));
    __Vtemp1962[2U] = (__Vconst1942[2U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                              >> 4U)));
    __Vtemp1962[3U] = (__Vconst1942[3U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                              >> 4U)));
    __Vtemp1962[4U] = (__Vconst1942[4U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                              >> 4U)));
    __Vtemp1962[5U] = (__Vconst1942[5U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                              >> 4U)));
    __Vtemp1962[6U] = (__Vconst1942[6U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                              >> 4U)));
    __Vtemp1962[7U] = (__Vconst1942[7U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                              >> 4U)));
    __Vtemp1962[8U] = (__Vconst1942[8U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                              >> 4U)));
    __Vtemp1962[9U] = (__Vconst1942[9U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                              >> 4U)));
    __Vtemp1962[0xaU] = (__Vconst1942[0xaU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                                  >> 4U)));
    __Vtemp1962[0xbU] = (__Vconst1942[0xbU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                  >> 4U)));
    __Vtemp1962[0xcU] = (__Vconst1942[0xcU] & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                               >> 4U));
    VL_EXTEND_WW(512,412, __Vtemp1963, __Vtemp1962);
    unsigned int rhs1442 = ((3U != (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__allocate)) 
                         & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__FTBEntryGen_io_mispred_mask_0)));
IData rhs1443 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__FTBEntryGen_io_mispred_mask_0));
unsigned int rhs1444 = ((0U != (0xfU & ((__Vtemp1963[2U] 
                                      << 8U) | (__Vtemp1963[1U] 
                                                >> 0x18U))))
                      ? rhs1442
                      : rhs1443);
IData rhs1445 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__FTBEntryGen_io_mispred_mask_0));
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3_io_update_us_0_REG 
        = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__needToAllocate)
                  ? rhs1444
                  : rhs1445));
    __Vtemp1965[0U] = (__Vconst1942[0U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[3U] 
                                              >> 4U)));
    __Vtemp1965[1U] = (__Vconst1942[1U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                              >> 4U)));
    __Vtemp1965[2U] = (__Vconst1942[2U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                              >> 4U)));
    __Vtemp1965[3U] = (__Vconst1942[3U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                              >> 4U)));
    __Vtemp1965[4U] = (__Vconst1942[4U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                              >> 4U)));
    __Vtemp1965[5U] = (__Vconst1942[5U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                              >> 4U)));
    __Vtemp1965[6U] = (__Vconst1942[6U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                              >> 4U)));
    __Vtemp1965[7U] = (__Vconst1942[7U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                              >> 4U)));
    __Vtemp1965[8U] = (__Vconst1942[8U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                              >> 4U)));
    __Vtemp1965[9U] = (__Vconst1942[9U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                              >> 4U)));
    __Vtemp1965[0xaU] = (__Vconst1942[0xaU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                                  >> 4U)));
    __Vtemp1965[0xbU] = (__Vconst1942[0xbU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                  >> 4U)));
    __Vtemp1965[0xcU] = (__Vconst1942[0xcU] & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                               >> 4U));
    VL_EXTEND_WW(512,412, __Vtemp1966, __Vtemp1965);
    unsigned int rhs1446 = ((2U != (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__allocate_1)) 
                         & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__FTBEntryGen_io_mispred_mask_1)));
IData rhs1447 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__FTBEntryGen_io_mispred_mask_1));
unsigned int rhs1448 = ((0U != (0xfU & ((__Vtemp1966[2U] 
                                      << 4U) | (__Vtemp1966[1U] 
                                                >> 0x1cU))))
                      ? rhs1446
                      : rhs1447);
IData rhs1449 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__FTBEntryGen_io_mispred_mask_1));
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2_io_update_us_1_REG 
        = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__needToAllocate_1)
                  ? rhs1448
                  : rhs1449));
    __Vtemp1968[0U] = (__Vconst1942[0U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[3U] 
                                              >> 4U)));
    __Vtemp1968[1U] = (__Vconst1942[1U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                              >> 4U)));
    __Vtemp1968[2U] = (__Vconst1942[2U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                              >> 4U)));
    __Vtemp1968[3U] = (__Vconst1942[3U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                              >> 4U)));
    __Vtemp1968[4U] = (__Vconst1942[4U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                              >> 4U)));
    __Vtemp1968[5U] = (__Vconst1942[5U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                              >> 4U)));
    __Vtemp1968[6U] = (__Vconst1942[6U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                              >> 4U)));
    __Vtemp1968[7U] = (__Vconst1942[7U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                              >> 4U)));
    __Vtemp1968[8U] = (__Vconst1942[8U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                              >> 4U)));
    __Vtemp1968[9U] = (__Vconst1942[9U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                              >> 4U)));
    __Vtemp1968[0xaU] = (__Vconst1942[0xaU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                                  >> 4U)));
    __Vtemp1968[0xbU] = (__Vconst1942[0xbU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                  >> 4U)));
    __Vtemp1968[0xcU] = (__Vconst1942[0xcU] & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                               >> 4U));
    VL_EXTEND_WW(512,412, __Vtemp1969, __Vtemp1968);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__REG_1_1 
        = (3U & ((__Vtemp1969[3U] << 0x1eU) | (__Vtemp1969[2U] 
                                               >> 2U)));
    __Vtemp1971[0U] = (__Vconst1942[0U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[3U] 
                                              >> 4U)));
    __Vtemp1971[1U] = (__Vconst1942[1U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                              >> 4U)));
    __Vtemp1971[2U] = (__Vconst1942[2U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                              >> 4U)));
    __Vtemp1971[3U] = (__Vconst1942[3U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                              >> 4U)));
    __Vtemp1971[4U] = (__Vconst1942[4U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                              >> 4U)));
    __Vtemp1971[5U] = (__Vconst1942[5U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                              >> 4U)));
    __Vtemp1971[6U] = (__Vconst1942[6U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                              >> 4U)));
    __Vtemp1971[7U] = (__Vconst1942[7U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                              >> 4U)));
    __Vtemp1971[8U] = (__Vconst1942[8U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                              >> 4U)));
    __Vtemp1971[9U] = (__Vconst1942[9U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                              >> 4U)));
    __Vtemp1971[0xaU] = (__Vconst1942[0xaU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                                  >> 4U)));
    __Vtemp1971[0xbU] = (__Vconst1942[0xbU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                  >> 4U)));
    __Vtemp1971[0xcU] = (__Vconst1942[0xcU] & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                               >> 4U));
    VL_EXTEND_WW(512,412, __Vtemp1972, __Vtemp1971);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__REG_1_0 
        = (3U & __Vtemp1972[2U]);
    __Vtemp1974[0U] = (__Vconst1942[0U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[3U] 
                                              >> 4U)));
    __Vtemp1974[1U] = (__Vconst1942[1U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                              >> 4U)));
    __Vtemp1974[2U] = (__Vconst1942[2U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                              >> 4U)));
    __Vtemp1974[3U] = (__Vconst1942[3U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                              >> 4U)));
    __Vtemp1974[4U] = (__Vconst1942[4U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                              >> 4U)));
    __Vtemp1974[5U] = (__Vconst1942[5U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                              >> 4U)));
    __Vtemp1974[6U] = (__Vconst1942[6U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                              >> 4U)));
    __Vtemp1974[7U] = (__Vconst1942[7U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                              >> 4U)));
    __Vtemp1974[8U] = (__Vconst1942[8U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                              >> 4U)));
    __Vtemp1974[9U] = (__Vconst1942[9U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                              >> 4U)));
    __Vtemp1974[0xaU] = (__Vconst1942[0xaU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                                  >> 4U)));
    __Vtemp1974[0xbU] = (__Vconst1942[0xbU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                  >> 4U)));
    __Vtemp1974[0xcU] = (__Vconst1942[0xcU] & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                               >> 4U));
    VL_EXTEND_WW(512,412, __Vtemp1975, __Vtemp1974);
    unsigned int rhs1450 = ((3U == (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__allocate_1)) 
                   | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT___GEN_269));
IData rhs1451 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT___GEN_269);
unsigned int rhs1452 = ((0U != (0xfU & ((__Vtemp1975[2U] << 4U) 
                               | (__Vtemp1975[1U] >> 0x1cU))))
                ? rhs1450
                : rhs1451);
IData rhs1453 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT___GEN_269);
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3_io_update_uMask_1_REG 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__needToAllocate_1)
            ? rhs1452
            : rhs1453);
    __Vtemp1977[0U] = (__Vconst1942[0U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[3U] 
                                              >> 4U)));
    __Vtemp1977[1U] = (__Vconst1942[1U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                              >> 4U)));
    __Vtemp1977[2U] = (__Vconst1942[2U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                              >> 4U)));
    __Vtemp1977[3U] = (__Vconst1942[3U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                              >> 4U)));
    __Vtemp1977[4U] = (__Vconst1942[4U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                              >> 4U)));
    __Vtemp1977[5U] = (__Vconst1942[5U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                              >> 4U)));
    __Vtemp1977[6U] = (__Vconst1942[6U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                              >> 4U)));
    __Vtemp1977[7U] = (__Vconst1942[7U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                              >> 4U)));
    __Vtemp1977[8U] = (__Vconst1942[8U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                              >> 4U)));
    __Vtemp1977[9U] = (__Vconst1942[9U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                              >> 4U)));
    __Vtemp1977[0xaU] = (__Vconst1942[0xaU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                                  >> 4U)));
    __Vtemp1977[0xbU] = (__Vconst1942[0xbU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                  >> 4U)));
    __Vtemp1977[0xcU] = (__Vconst1942[0xcU] & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                               >> 4U));
    VL_EXTEND_WW(512,412, __Vtemp1978, __Vtemp1977);
    unsigned int rhs1454 = ((2U == (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__allocate)) 
                   | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT___GEN_99));
IData rhs1455 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT___GEN_99);
unsigned int rhs1456 = ((0U != (0xfU & ((__Vtemp1978[2U] << 8U) 
                               | (__Vtemp1978[1U] >> 0x18U))))
                ? rhs1454
                : rhs1455);
IData rhs1457 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT___GEN_99);
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2_io_update_uMask_0_REG 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__needToAllocate)
            ? rhs1456
            : rhs1457);
    __Vtemp1980[0U] = (__Vconst1942[0U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[3U] 
                                              >> 4U)));
    __Vtemp1980[1U] = (__Vconst1942[1U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                              >> 4U)));
    __Vtemp1980[2U] = (__Vconst1942[2U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                              >> 4U)));
    __Vtemp1980[3U] = (__Vconst1942[3U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                              >> 4U)));
    __Vtemp1980[4U] = (__Vconst1942[4U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                              >> 4U)));
    __Vtemp1980[5U] = (__Vconst1942[5U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                              >> 4U)));
    __Vtemp1980[6U] = (__Vconst1942[6U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                              >> 4U)));
    __Vtemp1980[7U] = (__Vconst1942[7U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                              >> 4U)));
    __Vtemp1980[8U] = (__Vconst1942[8U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                              >> 4U)));
    __Vtemp1980[9U] = (__Vconst1942[9U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                              >> 4U)));
    __Vtemp1980[0xaU] = (__Vconst1942[0xaU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                                  >> 4U)));
    __Vtemp1980[0xbU] = (__Vconst1942[0xbU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                  >> 4U)));
    __Vtemp1980[0xcU] = (__Vconst1942[0xcU] & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                               >> 4U));
    VL_EXTEND_WW(512,412, __Vtemp1981, __Vtemp1980);
    unsigned int rhs1458 = ((3U == (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__allocate)) 
                   | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT___GEN_100));
IData rhs1459 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT___GEN_100);
unsigned int rhs1460 = ((0U != (0xfU & ((__Vtemp1981[2U] << 8U) 
                               | (__Vtemp1981[1U] >> 0x18U))))
                ? rhs1458
                : rhs1459);
IData rhs1461 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT___GEN_100);
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3_io_update_uMask_0_REG 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__needToAllocate)
            ? rhs1460
            : rhs1461);
    __Vtemp1983[0U] = (__Vconst1942[0U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[3U] 
                                              >> 4U)));
    __Vtemp1983[1U] = (__Vconst1942[1U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                              >> 4U)));
    __Vtemp1983[2U] = (__Vconst1942[2U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                              >> 4U)));
    __Vtemp1983[3U] = (__Vconst1942[3U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                              >> 4U)));
    __Vtemp1983[4U] = (__Vconst1942[4U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                              >> 4U)));
    __Vtemp1983[5U] = (__Vconst1942[5U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                              >> 4U)));
    __Vtemp1983[6U] = (__Vconst1942[6U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                              >> 4U)));
    __Vtemp1983[7U] = (__Vconst1942[7U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                              >> 4U)));
    __Vtemp1983[8U] = (__Vconst1942[8U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                              >> 4U)));
    __Vtemp1983[9U] = (__Vconst1942[9U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                              >> 4U)));
    __Vtemp1983[0xaU] = (__Vconst1942[0xaU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                                  >> 4U)));
    __Vtemp1983[0xbU] = (__Vconst1942[0xbU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                  >> 4U)));
    __Vtemp1983[0xcU] = (__Vconst1942[0xcU] & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                               >> 4U));
    VL_EXTEND_WW(512,412, __Vtemp1984, __Vtemp1983);
    unsigned int rhs1462 = ((2U == (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__allocate_1)) 
                   | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT___GEN_268));
IData rhs1463 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT___GEN_268);
unsigned int rhs1464 = ((0U != (0xfU & ((__Vtemp1984[2U] << 4U) 
                               | (__Vtemp1984[1U] >> 0x1cU))))
                ? rhs1462
                : rhs1463);
IData rhs1465 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT___GEN_268);
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2_io_update_uMask_1_REG 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__needToAllocate_1)
            ? rhs1464
            : rhs1465);
    __Vtemp1986[0U] = (__Vconst1942[0U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[3U] 
                                              >> 4U)));
    __Vtemp1986[1U] = (__Vconst1942[1U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                              >> 4U)));
    __Vtemp1986[2U] = (__Vconst1942[2U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                              >> 4U)));
    __Vtemp1986[3U] = (__Vconst1942[3U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                              >> 4U)));
    __Vtemp1986[4U] = (__Vconst1942[4U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                              >> 4U)));
    __Vtemp1986[5U] = (__Vconst1942[5U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                              >> 4U)));
    __Vtemp1986[6U] = (__Vconst1942[6U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                              >> 4U)));
    __Vtemp1986[7U] = (__Vconst1942[7U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                              >> 4U)));
    __Vtemp1986[8U] = (__Vconst1942[8U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                              >> 4U)));
    __Vtemp1986[9U] = (__Vconst1942[9U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                              >> 4U)));
    __Vtemp1986[0xaU] = (__Vconst1942[0xaU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                                  >> 4U)));
    __Vtemp1986[0xbU] = (__Vconst1942[0xbU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                  >> 4U)));
    __Vtemp1986[0xcU] = (__Vconst1942[0xcU] & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                               >> 4U));
    VL_EXTEND_WW(512,412, __Vtemp1987, __Vtemp1986);
    unsigned int rhs1466 = ((0U == (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__allocate)) 
                   | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT___GEN_97));
IData rhs1467 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT___GEN_97);
unsigned int rhs1468 = ((0U != (0xfU & ((__Vtemp1987[2U] << 8U) 
                               | (__Vtemp1987[1U] >> 0x18U))))
                ? rhs1466
                : rhs1467);
IData rhs1469 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT___GEN_97);
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0_io_update_uMask_0_REG 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__needToAllocate)
            ? rhs1468
            : rhs1469);
    __Vtemp1989[0U] = (__Vconst1942[0U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[3U] 
                                              >> 4U)));
    __Vtemp1989[1U] = (__Vconst1942[1U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                              >> 4U)));
    __Vtemp1989[2U] = (__Vconst1942[2U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                              >> 4U)));
    __Vtemp1989[3U] = (__Vconst1942[3U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                              >> 4U)));
    __Vtemp1989[4U] = (__Vconst1942[4U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                              >> 4U)));
    __Vtemp1989[5U] = (__Vconst1942[5U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                              >> 4U)));
    __Vtemp1989[6U] = (__Vconst1942[6U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                              >> 4U)));
    __Vtemp1989[7U] = (__Vconst1942[7U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                              >> 4U)));
    __Vtemp1989[8U] = (__Vconst1942[8U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                              >> 4U)));
    __Vtemp1989[9U] = (__Vconst1942[9U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                              >> 4U)));
    __Vtemp1989[0xaU] = (__Vconst1942[0xaU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                                  >> 4U)));
    __Vtemp1989[0xbU] = (__Vconst1942[0xbU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                  >> 4U)));
    __Vtemp1989[0xcU] = (__Vconst1942[0xcU] & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                               >> 4U));
    VL_EXTEND_WW(512,412, __Vtemp1990, __Vtemp1989);
    unsigned int rhs1470 = ((1U == (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__allocate)) 
                   | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT___GEN_98));
IData rhs1471 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT___GEN_98);
unsigned int rhs1472 = ((0U != (0xfU & ((__Vtemp1990[2U] << 8U) 
                               | (__Vtemp1990[1U] >> 0x18U))))
                ? rhs1470
                : rhs1471);
IData rhs1473 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT___GEN_98);
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1_io_update_uMask_0_REG 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__needToAllocate)
            ? rhs1472
            : rhs1473);
    __Vtemp1992[0U] = (__Vconst1942[0U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[3U] 
                                              >> 4U)));
    __Vtemp1992[1U] = (__Vconst1942[1U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                              >> 4U)));
    __Vtemp1992[2U] = (__Vconst1942[2U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                              >> 4U)));
    __Vtemp1992[3U] = (__Vconst1942[3U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                              >> 4U)));
    __Vtemp1992[4U] = (__Vconst1942[4U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                              >> 4U)));
    __Vtemp1992[5U] = (__Vconst1942[5U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                              >> 4U)));
    __Vtemp1992[6U] = (__Vconst1942[6U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                              >> 4U)));
    __Vtemp1992[7U] = (__Vconst1942[7U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                              >> 4U)));
    __Vtemp1992[8U] = (__Vconst1942[8U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                              >> 4U)));
    __Vtemp1992[9U] = (__Vconst1942[9U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                              >> 4U)));
    __Vtemp1992[0xaU] = (__Vconst1942[0xaU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                                  >> 4U)));
    __Vtemp1992[0xbU] = (__Vconst1942[0xbU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                  >> 4U)));
    __Vtemp1992[0xcU] = (__Vconst1942[0xcU] & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                               >> 4U));
    VL_EXTEND_WW(512,412, __Vtemp1993, __Vtemp1992);
    unsigned int rhs1474 = ((0U == (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__allocate_1)) 
                   | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT___GEN_266));
IData rhs1475 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT___GEN_266);
unsigned int rhs1476 = ((0U != (0xfU & ((__Vtemp1993[2U] << 4U) 
                               | (__Vtemp1993[1U] >> 0x1cU))))
                ? rhs1474
                : rhs1475);
IData rhs1477 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT___GEN_266);
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0_io_update_uMask_1_REG 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__needToAllocate_1)
            ? rhs1476
            : rhs1477);
    __Vtemp1995[0U] = (__Vconst1942[0U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[3U] 
                                              >> 4U)));
    __Vtemp1995[1U] = (__Vconst1942[1U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                              >> 4U)));
    __Vtemp1995[2U] = (__Vconst1942[2U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                              >> 4U)));
    __Vtemp1995[3U] = (__Vconst1942[3U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                              >> 4U)));
    __Vtemp1995[4U] = (__Vconst1942[4U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                              >> 4U)));
    __Vtemp1995[5U] = (__Vconst1942[5U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                              >> 4U)));
    __Vtemp1995[6U] = (__Vconst1942[6U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                              >> 4U)));
    __Vtemp1995[7U] = (__Vconst1942[7U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                              >> 4U)));
    __Vtemp1995[8U] = (__Vconst1942[8U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                              >> 4U)));
    __Vtemp1995[9U] = (__Vconst1942[9U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                              >> 4U)));
    __Vtemp1995[0xaU] = (__Vconst1942[0xaU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                                  >> 4U)));
    __Vtemp1995[0xbU] = (__Vconst1942[0xbU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                  >> 4U)));
    __Vtemp1995[0xcU] = (__Vconst1942[0xcU] & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                               >> 4U));
    VL_EXTEND_WW(512,412, __Vtemp1996, __Vtemp1995);
    unsigned int rhs1478 = ((1U == (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__allocate_1)) 
                   | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT___GEN_267));
IData rhs1479 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT___GEN_267);
unsigned int rhs1480 = ((0U != (0xfU & ((__Vtemp1996[2U] << 4U) 
                               | (__Vtemp1996[1U] >> 0x1cU))))
                ? rhs1478
                : rhs1479);
IData rhs1481 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT___GEN_267);
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1_io_update_uMask_1_REG 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__needToAllocate_1)
            ? rhs1480
            : rhs1481);
    if ((((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_3__DOT__updateValid) 
          & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__FTBEntryGen_io_mispred_mask_2)) 
         & (~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_3__DOT__providerCorrect) 
               & (0U == (3U & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[3U] 
                                << 0xbU) | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[2U] 
                                            >> 0x15U)))))))) {
        unsigned int rhs1482 = ((0U == (7U & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[3U] 
                                  << 0x11U) | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[2U] 
                                               >> 0xfU)))) 
                   | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_3__DOT___GEN_127));
IData rhs1483 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_3__DOT___GEN_127);
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_3__DOT__tables_0_io_update_correct_REG 
            = ((0x40000U & vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[2U])
                ? rhs1482
                : rhs1483);
        unsigned int rhs1484 = ((1U == (7U & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[3U] 
                                  << 0x11U) | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[2U] 
                                               >> 0xfU)))) 
                   | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_3__DOT___GEN_128));
IData rhs1485 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_3__DOT___GEN_128);
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_3__DOT__tables_1_io_update_correct_REG 
            = ((0x40000U & vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[2U])
                ? rhs1484
                : rhs1485);
    } else {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_3__DOT__tables_0_io_update_correct_REG 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_3__DOT___GEN_127;
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_3__DOT__tables_1_io_update_correct_REG 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_3__DOT___GEN_128;
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__iaesSboxMid_7_1 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_31_37) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_30_13));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__iaesSboxMid_5_1 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_27_37) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_26_13));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__iaesSboxMid_1_1 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_19_37) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_18_13));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__iaesSboxMid_3_1 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_23_37) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_22_13));
    }
    __Vtemp1999[0U] = (__Vconst1997[0U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                            << 6U) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                              >> 0x1aU)));
    __Vtemp1999[1U] = (__Vconst1997[1U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                            << 6U) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                              >> 0x1aU)));
    __Vtemp1999[2U] = (__Vconst1997[2U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                            << 6U) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                              >> 0x1aU)));
    __Vtemp1999[3U] = (__Vconst1997[3U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                            << 6U) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                              >> 0x1aU)));
    __Vtemp1999[4U] = (__Vconst1997[4U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                            << 6U) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                              >> 0x1aU)));
    __Vtemp1999[5U] = (__Vconst1997[5U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                            << 6U) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                              >> 0x1aU)));
    __Vtemp1999[6U] = (__Vconst1997[6U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                            << 6U) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                              >> 0x1aU)));
    __Vtemp1999[7U] = (__Vconst1997[7U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                            << 6U) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                              >> 0x1aU)));
    __Vtemp1999[8U] = (__Vconst1997[8U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                            << 6U) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                              >> 0x1aU)));
    __Vtemp1999[9U] = (__Vconst1997[9U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                            << 6U) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                              >> 0x1aU)));
    __Vtemp1999[0xaU] = (__Vconst1997[0xaU] & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                               >> 0x1aU));
    VL_EXTEND_WW(512,326, __Vtemp2000, __Vtemp1999);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_0__DOT__update___05Fmeta[0U] 
        = __Vtemp2000[0U];
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_0__DOT__update___05Fmeta[1U] 
        = __Vtemp2000[1U];
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_0__DOT__update___05Fmeta[2U] 
        = __Vtemp2000[2U];
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_0__DOT__update___05Fmeta[3U] 
        = __Vtemp2000[3U];
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_0__DOT__update___05Fmeta[4U] 
        = __Vtemp2000[4U];
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_0__DOT__update___05Fmeta[5U] 
        = __Vtemp2000[5U];
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_0__DOT__update___05Fmeta[6U] 
        = __Vtemp2000[6U];
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_0__DOT__update___05Fmeta[7U] 
        = __Vtemp2000[7U];
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_0__DOT__update___05Fmeta[8U] 
        = __Vtemp2000[8U];
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_0__DOT__update___05Fmeta[9U] 
        = __Vtemp2000[9U];
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_0__DOT__update___05Fmeta[0xaU] 
        = __Vtemp2000[0xaU];
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_0__DOT__update___05Fmeta[0xbU] 
        = __Vtemp2000[0xbU];
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_0__DOT__update___05Fmeta[0xcU] 
        = __Vtemp2000[0xcU];
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_0__DOT__update___05Fmeta[0xdU] 
        = __Vtemp2000[0xdU];
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_0__DOT__update___05Fmeta[0xeU] 
        = __Vtemp2000[0xeU];
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_0__DOT__update___05Fmeta[0xfU] 
        = __Vtemp2000[0xfU];
    if ((((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_3__DOT__updateValid) 
          & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__FTBEntryGen_io_mispred_mask_2)) 
         & (~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_3__DOT__providerCorrect) 
               & (0U == (3U & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[3U] 
                                << 0xbU) | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[2U] 
                                            >> 0x15U)))))))) {
        unsigned int rhs1486 = ((3U == (7U & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[3U] 
                                  << 0x11U) | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[2U] 
                                               >> 0xfU)))) 
                   | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_3__DOT___GEN_130));
IData rhs1487 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_3__DOT___GEN_130);
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_3__DOT__tables_3_io_update_correct_REG 
            = ((0x40000U & vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[2U])
                ? rhs1486
                : rhs1487);
        unsigned int rhs1488 = ((4U == (7U & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[3U] 
                                  << 0x11U) | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[2U] 
                                               >> 0xfU)))) 
                   | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_3__DOT___GEN_131));
IData rhs1489 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_3__DOT___GEN_131);
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_3__DOT__tables_4_io_update_correct_REG 
            = ((0x40000U & vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[2U])
                ? rhs1488
                : rhs1489);
        unsigned int rhs1490 = ((2U == (7U & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[3U] 
                                  << 0x11U) | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[2U] 
                                               >> 0xfU)))) 
                   | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_3__DOT___GEN_129));
IData rhs1491 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_3__DOT___GEN_129);
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_3__DOT__tables_2_io_update_correct_REG 
            = ((0x40000U & vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[2U])
                ? rhs1490
                : rhs1491);
    } else {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_3__DOT__tables_3_io_update_correct_REG 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_3__DOT___GEN_130;
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_3__DOT__tables_4_io_update_correct_REG 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_3__DOT___GEN_131;
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_3__DOT__tables_2_io_update_correct_REG 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_3__DOT___GEN_129;
    }
    unsigned int rhs1492 = ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT___nestedWb_b_toN_T_2) 
                   & (0U == (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__bc_mshr_io_tasks_dir_write_bits_data_state)))) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_3__DOT___GEN_4));
IData rhs1493 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_3__DOT___GEN_4);
vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_3__DOT__meta_reg_hit 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_3__DOT__change_meta)
            ? rhs1492
            : rhs1493);
    unsigned int rhs1494 = ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[3U] 
                      << 0xbU) | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[2U] 
                                  >> 0x15U));
unsigned int rhs1495 = ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[3U] 
                                                 << 0xdU) 
                                                | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[2U] 
                                                   >> 0x13U));
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_3__DOT__tables_4_io_update_oldCtr_REG 
        = (3U & ((4U == (7U & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[3U] 
                                << 3U) | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[2U] 
                                          >> 0x1dU))))
                  ? rhs1494 : rhs1495));
    unsigned int rhs1496 = ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[3U] 
                      << 0xbU) | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[2U] 
                                  >> 0x15U));
unsigned int rhs1497 = ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[3U] 
                                                 << 0xdU) 
                                                | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[2U] 
                                                   >> 0x13U));
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_3__DOT__tables_3_io_update_oldCtr_REG 
        = (3U & ((3U == (7U & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[3U] 
                                << 3U) | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[2U] 
                                          >> 0x1dU))))
                  ? rhs1496 : rhs1497));
    unsigned int rhs1498 = ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[3U] 
                      << 0xbU) | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[2U] 
                                  >> 0x15U));
unsigned int rhs1499 = ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[3U] 
                                                 << 0xdU) 
                                                | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[2U] 
                                                   >> 0x13U));
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_3__DOT__tables_2_io_update_oldCtr_REG 
        = (3U & ((2U == (7U & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[3U] 
                                << 3U) | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[2U] 
                                          >> 0x1dU))))
                  ? rhs1498 : rhs1499));
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__r_408 
            = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__c53_506__DOT__CSA3_2_1__DOT__temp_0) 
                     >> 1U));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule__DOT__r_2295 
            = (1U & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule__DOT__pp_31[2U] 
                     >> 1U));
    }
    __Vtemp2002[0U] = (__Vconst1942[0U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[3U] 
                                              >> 4U)));
    __Vtemp2002[1U] = (__Vconst1942[1U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                              >> 4U)));
    __Vtemp2002[2U] = (__Vconst1942[2U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                              >> 4U)));
    __Vtemp2002[3U] = (__Vconst1942[3U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                              >> 4U)));
    __Vtemp2002[4U] = (__Vconst1942[4U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                              >> 4U)));
    __Vtemp2002[5U] = (__Vconst1942[5U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                              >> 4U)));
    __Vtemp2002[6U] = (__Vconst1942[6U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                              >> 4U)));
    __Vtemp2002[7U] = (__Vconst1942[7U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                              >> 4U)));
    __Vtemp2002[8U] = (__Vconst1942[8U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                              >> 4U)));
    __Vtemp2002[9U] = (__Vconst1942[9U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                              >> 4U)));
    __Vtemp2002[0xaU] = (__Vconst1942[0xaU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                                  >> 4U)));
    __Vtemp2002[0xbU] = (__Vconst1942[0xbU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                  >> 4U)));
    __Vtemp2002[0xcU] = (__Vconst1942[0xcU] & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                               >> 4U));
    VL_EXTEND_WW(512,412, __Vtemp2003, __Vtemp2002);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__scTables_1_io_update_oldCtrs_1_REG 
        = (0x3fU & ((__Vtemp2003[1U] << 2U) | (__Vtemp2003[0U] 
                                               >> 0x1eU)));
    __Vtemp2005[0U] = (__Vconst1942[0U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[3U] 
                                              >> 4U)));
    __Vtemp2005[1U] = (__Vconst1942[1U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                              >> 4U)));
    __Vtemp2005[2U] = (__Vconst1942[2U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                              >> 4U)));
    __Vtemp2005[3U] = (__Vconst1942[3U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                              >> 4U)));
    __Vtemp2005[4U] = (__Vconst1942[4U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                              >> 4U)));
    __Vtemp2005[5U] = (__Vconst1942[5U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                              >> 4U)));
    __Vtemp2005[6U] = (__Vconst1942[6U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                              >> 4U)));
    __Vtemp2005[7U] = (__Vconst1942[7U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                              >> 4U)));
    __Vtemp2005[8U] = (__Vconst1942[8U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                              >> 4U)));
    __Vtemp2005[9U] = (__Vconst1942[9U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                              >> 4U)));
    __Vtemp2005[0xaU] = (__Vconst1942[0xaU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                                  >> 4U)));
    __Vtemp2005[0xbU] = (__Vconst1942[0xbU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                  >> 4U)));
    __Vtemp2005[0xcU] = (__Vconst1942[0xcU] & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                               >> 4U));
    VL_EXTEND_WW(512,412, __Vtemp2006, __Vtemp2005);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__scTables_1_io_update_oldCtrs_0_REG 
        = (0x3fU & ((__Vtemp2006[1U] << 0x1aU) | (__Vtemp2006[0U] 
                                                  >> 6U)));
    __Vtemp2008[0U] = (__Vconst1942[0U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[3U] 
                                              >> 4U)));
    __Vtemp2008[1U] = (__Vconst1942[1U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                              >> 4U)));
    __Vtemp2008[2U] = (__Vconst1942[2U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                              >> 4U)));
    __Vtemp2008[3U] = (__Vconst1942[3U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                              >> 4U)));
    __Vtemp2008[4U] = (__Vconst1942[4U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                              >> 4U)));
    __Vtemp2008[5U] = (__Vconst1942[5U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                              >> 4U)));
    __Vtemp2008[6U] = (__Vconst1942[6U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                              >> 4U)));
    __Vtemp2008[7U] = (__Vconst1942[7U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                              >> 4U)));
    __Vtemp2008[8U] = (__Vconst1942[8U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                              >> 4U)));
    __Vtemp2008[9U] = (__Vconst1942[9U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                              >> 4U)));
    __Vtemp2008[0xaU] = (__Vconst1942[0xaU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                                  >> 4U)));
    __Vtemp2008[0xbU] = (__Vconst1942[0xbU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                  >> 4U)));
    __Vtemp2008[0xcU] = (__Vconst1942[0xcU] & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                               >> 4U));
    VL_EXTEND_WW(512,412, __Vtemp2009, __Vtemp2008);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__scTables_0_io_update_oldCtrs_0_REG 
        = (0x3fU & __Vtemp2009[0U]);
    __Vtemp2011[0U] = (__Vconst1942[0U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[3U] 
                                              >> 4U)));
    __Vtemp2011[1U] = (__Vconst1942[1U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                              >> 4U)));
    __Vtemp2011[2U] = (__Vconst1942[2U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                              >> 4U)));
    __Vtemp2011[3U] = (__Vconst1942[3U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                              >> 4U)));
    __Vtemp2011[4U] = (__Vconst1942[4U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                              >> 4U)));
    __Vtemp2011[5U] = (__Vconst1942[5U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                              >> 4U)));
    __Vtemp2011[6U] = (__Vconst1942[6U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                              >> 4U)));
    __Vtemp2011[7U] = (__Vconst1942[7U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                              >> 4U)));
    __Vtemp2011[8U] = (__Vconst1942[8U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                              >> 4U)));
    __Vtemp2011[9U] = (__Vconst1942[9U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                              >> 4U)));
    __Vtemp2011[0xaU] = (__Vconst1942[0xaU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                                  >> 4U)));
    __Vtemp2011[0xbU] = (__Vconst1942[0xbU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                  >> 4U)));
    __Vtemp2011[0xcU] = (__Vconst1942[0xcU] & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                               >> 4U));
    VL_EXTEND_WW(512,412, __Vtemp2012, __Vtemp2011);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__scTables_3_io_update_oldCtrs_1_REG 
        = (0x3fU & ((__Vtemp2012[2U] << 0x16U) | (__Vtemp2012[1U] 
                                                  >> 0xaU)));
    __Vtemp2014[0U] = (__Vconst1942[0U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[3U] 
                                              >> 4U)));
    __Vtemp2014[1U] = (__Vconst1942[1U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                              >> 4U)));
    __Vtemp2014[2U] = (__Vconst1942[2U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                              >> 4U)));
    __Vtemp2014[3U] = (__Vconst1942[3U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                              >> 4U)));
    __Vtemp2014[4U] = (__Vconst1942[4U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                              >> 4U)));
    __Vtemp2014[5U] = (__Vconst1942[5U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                              >> 4U)));
    __Vtemp2014[6U] = (__Vconst1942[6U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                              >> 4U)));
    __Vtemp2014[7U] = (__Vconst1942[7U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                              >> 4U)));
    __Vtemp2014[8U] = (__Vconst1942[8U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                              >> 4U)));
    __Vtemp2014[9U] = (__Vconst1942[9U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                              >> 4U)));
    __Vtemp2014[0xaU] = (__Vconst1942[0xaU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                                  >> 4U)));
    __Vtemp2014[0xbU] = (__Vconst1942[0xbU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                  >> 4U)));
    __Vtemp2014[0xcU] = (__Vconst1942[0xcU] & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                               >> 4U));
    VL_EXTEND_WW(512,412, __Vtemp2015, __Vtemp2014);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__scTables_3_io_update_oldCtrs_0_REG 
        = (0x3fU & ((__Vtemp2015[1U] << 0xeU) | (__Vtemp2015[0U] 
                                                 >> 0x12U)));
    __Vtemp2017[0U] = (__Vconst1942[0U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[3U] 
                                              >> 4U)));
    __Vtemp2017[1U] = (__Vconst1942[1U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                              >> 4U)));
    __Vtemp2017[2U] = (__Vconst1942[2U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                              >> 4U)));
    __Vtemp2017[3U] = (__Vconst1942[3U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                              >> 4U)));
    __Vtemp2017[4U] = (__Vconst1942[4U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                              >> 4U)));
    __Vtemp2017[5U] = (__Vconst1942[5U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                              >> 4U)));
    __Vtemp2017[6U] = (__Vconst1942[6U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                              >> 4U)));
    __Vtemp2017[7U] = (__Vconst1942[7U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                              >> 4U)));
    __Vtemp2017[8U] = (__Vconst1942[8U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                              >> 4U)));
    __Vtemp2017[9U] = (__Vconst1942[9U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                              >> 4U)));
    __Vtemp2017[0xaU] = (__Vconst1942[0xaU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                                  >> 4U)));
    __Vtemp2017[0xbU] = (__Vconst1942[0xbU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                  >> 4U)));
    __Vtemp2017[0xcU] = (__Vconst1942[0xcU] & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                               >> 4U));
    VL_EXTEND_WW(512,412, __Vtemp2018, __Vtemp2017);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__scTables_2_io_update_oldCtrs_1_REG 
        = (0x3fU & ((__Vtemp2018[2U] << 0x1cU) | (__Vtemp2018[1U] 
                                                  >> 4U)));
    __Vtemp2020[0U] = (__Vconst1942[0U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[3U] 
                                              >> 4U)));
    __Vtemp2020[1U] = (__Vconst1942[1U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                              >> 4U)));
    __Vtemp2020[2U] = (__Vconst1942[2U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                              >> 4U)));
    __Vtemp2020[3U] = (__Vconst1942[3U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                              >> 4U)));
    __Vtemp2020[4U] = (__Vconst1942[4U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                              >> 4U)));
    __Vtemp2020[5U] = (__Vconst1942[5U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                              >> 4U)));
    __Vtemp2020[6U] = (__Vconst1942[6U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                              >> 4U)));
    __Vtemp2020[7U] = (__Vconst1942[7U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                              >> 4U)));
    __Vtemp2020[8U] = (__Vconst1942[8U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                              >> 4U)));
    __Vtemp2020[9U] = (__Vconst1942[9U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                              >> 4U)));
    __Vtemp2020[0xaU] = (__Vconst1942[0xaU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                                  >> 4U)));
    __Vtemp2020[0xbU] = (__Vconst1942[0xbU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                  >> 4U)));
    __Vtemp2020[0xcU] = (__Vconst1942[0xcU] & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                               >> 4U));
    VL_EXTEND_WW(512,412, __Vtemp2021, __Vtemp2020);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__scTables_2_io_update_oldCtrs_0_REG 
        = (0x3fU & ((__Vtemp2021[1U] << 0x14U) | (__Vtemp2021[0U] 
                                                  >> 0xcU)));
    __Vtemp2023[0U] = (__Vconst1942[0U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[3U] 
                                              >> 4U)));
    __Vtemp2023[1U] = (__Vconst1942[1U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                              >> 4U)));
    __Vtemp2023[2U] = (__Vconst1942[2U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                              >> 4U)));
    __Vtemp2023[3U] = (__Vconst1942[3U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                              >> 4U)));
    __Vtemp2023[4U] = (__Vconst1942[4U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                              >> 4U)));
    __Vtemp2023[5U] = (__Vconst1942[5U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                              >> 4U)));
    __Vtemp2023[6U] = (__Vconst1942[6U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                              >> 4U)));
    __Vtemp2023[7U] = (__Vconst1942[7U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                              >> 4U)));
    __Vtemp2023[8U] = (__Vconst1942[8U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                              >> 4U)));
    __Vtemp2023[9U] = (__Vconst1942[9U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                              >> 4U)));
    __Vtemp2023[0xaU] = (__Vconst1942[0xaU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                                  >> 4U)));
    __Vtemp2023[0xbU] = (__Vconst1942[0xbU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                  >> 4U)));
    __Vtemp2023[0xcU] = (__Vconst1942[0xcU] & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                               >> 4U));
    VL_EXTEND_WW(512,412, __Vtemp2024, __Vtemp2023);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__scTables_0_io_update_oldCtrs_1_REG 
        = (0x3fU & ((__Vtemp2024[1U] << 8U) | (__Vtemp2024[0U] 
                                               >> 0x18U)));
    vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_0__DOT__s_writebacktag 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__rst) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_0__DOT___GEN_119));
    vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_1__DOT__s_writebacktag 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__rst) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_1__DOT___GEN_119));
    vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_2__DOT__s_writebacktag 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__rst) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_2__DOT___GEN_119));
    vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_3__DOT__s_writebacktag 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__rst) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_3__DOT___GEN_119));
    vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_4__DOT__s_writebacktag 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__rst) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_4__DOT___GEN_119));
    vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_5__DOT__s_writebacktag 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__rst) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_5__DOT___GEN_119));
    vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_6__DOT__s_writebacktag 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__rst) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_6__DOT___GEN_119));
    vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_7__DOT__s_writebacktag 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__rst) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_7__DOT___GEN_119));
    vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_8__DOT__s_writebacktag 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__rst) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_8__DOT___GEN_119));
    vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_9__DOT__s_writebacktag 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__rst) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_9__DOT___GEN_119));
    vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_10__DOT__s_writebacktag 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__rst) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_10__DOT___GEN_119));
    vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_11__DOT__s_writebacktag 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__rst) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_11__DOT___GEN_119));
    vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_12__DOT__s_writebacktag 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__rst) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_12__DOT___GEN_119));
    vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_13__DOT__s_writebacktag 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__rst) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_13__DOT___GEN_119));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2_io_update_takens_1_REG 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__updateValids_1) 
           & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__FTBEntryGen_io_taken_mask_1));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3_io_update_takens_1_REG 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__updateValids_1) 
           & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__FTBEntryGen_io_taken_mask_1));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1_io_update_takens_1_REG 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__updateValids_1) 
           & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__FTBEntryGen_io_taken_mask_1));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0_io_update_takens_1_REG 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__updateValids_1) 
           & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__FTBEntryGen_io_taken_mask_1));
    if ((1U & ((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_4__DOT__bundleOut_0_a_q__DOT__full)) 
               & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_5__DOT__bundleOut_0_a_q__DOT__empty))))) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__misc__DOT__buffers_4__DOT__bundleOut_0_a_q__DOT__ram_data__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_5__DOT__bundleOut_0_a_q__DOT__ram_data
            [vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_5__DOT__bundleOut_0_a_q__DOT__value_1];
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__misc__DOT__buffers_4__DOT__bundleOut_0_a_q__DOT__ram_data__v0 = 1U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__misc__DOT__buffers_4__DOT__bundleOut_0_a_q__DOT__ram_data__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_4__DOT__bundleOut_0_a_q__DOT__value;
    }
    if ((1U & ((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_4__DOT__bundleOut_0_a_q__DOT__full)) 
               & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_5__DOT__bundleOut_0_a_q__DOT__empty))))) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__misc__DOT__buffers_4__DOT__bundleOut_0_a_q__DOT__ram_mask__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_5__DOT__bundleOut_0_a_q__DOT__ram_mask
            [vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_5__DOT__bundleOut_0_a_q__DOT__value_1];
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__misc__DOT__buffers_4__DOT__bundleOut_0_a_q__DOT__ram_mask__v0 = 1U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__misc__DOT__buffers_4__DOT__bundleOut_0_a_q__DOT__ram_mask__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_4__DOT__bundleOut_0_a_q__DOT__value;
    }
    if ((1U & ((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_4__DOT__bundleOut_0_a_q__DOT__full)) 
               & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_5__DOT__bundleOut_0_a_q__DOT__empty))))) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__misc__DOT__buffers_4__DOT__bundleOut_0_a_q__DOT__ram_address__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_5__DOT__bundleOut_0_a_q__DOT__ram_address
            [vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_5__DOT__bundleOut_0_a_q__DOT__value_1];
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__misc__DOT__buffers_4__DOT__bundleOut_0_a_q__DOT__ram_address__v0 = 1U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__misc__DOT__buffers_4__DOT__bundleOut_0_a_q__DOT__ram_address__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_4__DOT__bundleOut_0_a_q__DOT__value;
    }
    if ((1U & ((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_4__DOT__bundleOut_0_a_q__DOT__full)) 
               & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_5__DOT__bundleOut_0_a_q__DOT__empty))))) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__misc__DOT__buffers_4__DOT__bundleOut_0_a_q__DOT__ram_size__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_5__DOT__bundleOut_0_a_q__DOT__ram_size
            [vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_5__DOT__bundleOut_0_a_q__DOT__value_1];
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__misc__DOT__buffers_4__DOT__bundleOut_0_a_q__DOT__ram_size__v0 = 1U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__misc__DOT__buffers_4__DOT__bundleOut_0_a_q__DOT__ram_size__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_4__DOT__bundleOut_0_a_q__DOT__value;
    }
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1_io_update_takens_0_REG 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__updateValids_0) 
           & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__FTBEntryGen_io_taken_mask_0));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0_io_update_takens_0_REG 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__updateValids_0) 
           & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__FTBEntryGen_io_taken_mask_0));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2_io_update_takens_0_REG 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__updateValids_0) 
           & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__FTBEntryGen_io_taken_mask_0));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3_io_update_takens_0_REG 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__updateValids_0) 
           & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__FTBEntryGen_io_taken_mask_0));
    if (((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__buffer__DOT__bundleIn_0_d_q__DOT__full)) 
         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__xbar_auto_in_0_d_valid))) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__buffer__DOT__bundleIn_0_d_q__DOT__ram_sink__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffer__DOT__bundleIn_0_d_q__DOT__ram_sink_io_deq_bits_MPORT_data;
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__buffer__DOT__bundleIn_0_d_q__DOT__ram_sink__v0 = 1U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__buffer__DOT__bundleIn_0_d_q__DOT__ram_sink__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__buffer__DOT__bundleIn_0_d_q__DOT__value;
    }
    if (((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__buffer__DOT__bundleIn_0_d_q__DOT__full)) 
         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__xbar_auto_in_0_d_valid))) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__buffer__DOT__bundleIn_0_d_q__DOT__ram_echo_blockisdirty__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffer__DOT__bundleIn_0_d_q__DOT__ram_echo_blockisdirty_io_deq_bits_MPORT_data;
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__buffer__DOT__bundleIn_0_d_q__DOT__ram_echo_blockisdirty__v0 = 1U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__buffer__DOT__bundleIn_0_d_q__DOT__ram_echo_blockisdirty__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__buffer__DOT__bundleIn_0_d_q__DOT__value;
    }
    if (((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__buffer__DOT__bundleIn_0_d_q__DOT__full)) 
         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__xbar_auto_in_0_d_valid))) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__buffer__DOT__bundleIn_0_d_q__DOT__ram_corrupt__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffer__DOT__bundleIn_0_d_q__DOT__ram_corrupt_io_deq_bits_MPORT_data;
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__buffer__DOT__bundleIn_0_d_q__DOT__ram_corrupt__v0 = 1U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__buffer__DOT__bundleIn_0_d_q__DOT__ram_corrupt__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__buffer__DOT__bundleIn_0_d_q__DOT__value;
    }
    if (((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__buffer__DOT__bundleIn_0_d_q__DOT__full)) 
         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__xbar_auto_in_0_d_valid))) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__buffer__DOT__bundleIn_0_d_q__DOT__ram_param__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffer__DOT__bundleIn_0_d_q__DOT__ram_param_io_deq_bits_MPORT_data;
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__buffer__DOT__bundleIn_0_d_q__DOT__ram_param__v0 = 1U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__buffer__DOT__bundleIn_0_d_q__DOT__ram_param__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__buffer__DOT__bundleIn_0_d_q__DOT__value;
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__iaesSboxMid_7_7 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_31_39) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_30_14));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__iaesSboxMid_5_7 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_27_39) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_26_14));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__iaesSboxMid_3_7 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_23_39) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_22_14));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__iaesSboxMid_1_7 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_19_39) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_18_14));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__resetGen__DOT__io_out_REG_1) {
        vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__PeripheralXbar_to_MemXbar_buffer_0__DOT__bundleOut_0_a_q__DOT__maybe_full = 0U;
    } else if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__PeripheralXbar_to_MemXbar_buffer_0__DOT__bundleOut_0_a_q__DOT__do_enq) 
                != (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__PeripheralXbar_to_MemXbar_buffer_0__DOT__bundleOut_0_a_q__DOT__do_deq))) {
        vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__PeripheralXbar_to_MemXbar_buffer_0__DOT__bundleOut_0_a_q__DOT__maybe_full 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__PeripheralXbar_to_MemXbar_buffer_0__DOT__bundleOut_0_a_q__DOT__do_enq;
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_4_12 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_9_45) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_8_4));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_0_12 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_1_45) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o___05F4));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_2_12 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_5_45) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_4_4));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_6_12 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_13_45) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_12_4));
    }
    __Vtemp2026[0U] = (__Vconst1942[0U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[3U] 
                                              >> 4U)));
    __Vtemp2026[1U] = (__Vconst1942[1U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                              >> 4U)));
    __Vtemp2026[2U] = (__Vconst1942[2U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                              >> 4U)));
    __Vtemp2026[3U] = (__Vconst1942[3U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                              >> 4U)));
    __Vtemp2026[4U] = (__Vconst1942[4U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                              >> 4U)));
    __Vtemp2026[5U] = (__Vconst1942[5U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                              >> 4U)));
    __Vtemp2026[6U] = (__Vconst1942[6U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                              >> 4U)));
    __Vtemp2026[7U] = (__Vconst1942[7U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                              >> 4U)));
    __Vtemp2026[8U] = (__Vconst1942[8U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                              >> 4U)));
    __Vtemp2026[9U] = (__Vconst1942[9U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                              >> 4U)));
    __Vtemp2026[0xaU] = (__Vconst1942[0xaU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                                  >> 4U)));
    __Vtemp2026[0xbU] = (__Vconst1942[0xbU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                  >> 4U)));
    __Vtemp2026[0xcU] = (__Vconst1942[0xcU] & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                               >> 4U));
    VL_EXTEND_WW(512,412, __Vtemp2027, __Vtemp2026);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__scTables_3_io_update_tagePreds_1_REG 
        = (1U & (__Vtemp2027[1U] >> 0x15U));
    __Vtemp2029[0U] = (__Vconst1942[0U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[3U] 
                                              >> 4U)));
    __Vtemp2029[1U] = (__Vconst1942[1U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                              >> 4U)));
    __Vtemp2029[2U] = (__Vconst1942[2U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                              >> 4U)));
    __Vtemp2029[3U] = (__Vconst1942[3U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                              >> 4U)));
    __Vtemp2029[4U] = (__Vconst1942[4U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                              >> 4U)));
    __Vtemp2029[5U] = (__Vconst1942[5U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                              >> 4U)));
    __Vtemp2029[6U] = (__Vconst1942[6U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                              >> 4U)));
    __Vtemp2029[7U] = (__Vconst1942[7U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                              >> 4U)));
    __Vtemp2029[8U] = (__Vconst1942[8U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                              >> 4U)));
    __Vtemp2029[9U] = (__Vconst1942[9U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                              >> 4U)));
    __Vtemp2029[0xaU] = (__Vconst1942[0xaU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                                  >> 4U)));
    __Vtemp2029[0xbU] = (__Vconst1942[0xbU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                  >> 4U)));
    __Vtemp2029[0xcU] = (__Vconst1942[0xcU] & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                               >> 4U));
    VL_EXTEND_WW(512,412, __Vtemp2030, __Vtemp2029);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__scTables_1_io_update_tagePreds_1_REG 
        = (1U & (__Vtemp2030[1U] >> 0x15U));
    __Vtemp2032[0U] = (__Vconst1942[0U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[3U] 
                                              >> 4U)));
    __Vtemp2032[1U] = (__Vconst1942[1U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                              >> 4U)));
    __Vtemp2032[2U] = (__Vconst1942[2U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                              >> 4U)));
    __Vtemp2032[3U] = (__Vconst1942[3U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                              >> 4U)));
    __Vtemp2032[4U] = (__Vconst1942[4U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                              >> 4U)));
    __Vtemp2032[5U] = (__Vconst1942[5U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                              >> 4U)));
    __Vtemp2032[6U] = (__Vconst1942[6U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                              >> 4U)));
    __Vtemp2032[7U] = (__Vconst1942[7U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                              >> 4U)));
    __Vtemp2032[8U] = (__Vconst1942[8U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                              >> 4U)));
    __Vtemp2032[9U] = (__Vconst1942[9U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                              >> 4U)));
    __Vtemp2032[0xaU] = (__Vconst1942[0xaU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                                  >> 4U)));
    __Vtemp2032[0xbU] = (__Vconst1942[0xbU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                  >> 4U)));
    __Vtemp2032[0xcU] = (__Vconst1942[0xcU] & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                               >> 4U));
    VL_EXTEND_WW(512,412, __Vtemp2033, __Vtemp2032);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__scTables_0_io_update_tagePreds_1_REG 
        = (1U & (__Vtemp2033[1U] >> 0x15U));
    __Vtemp2035[0U] = (__Vconst1942[0U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[3U] 
                                              >> 4U)));
    __Vtemp2035[1U] = (__Vconst1942[1U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                              >> 4U)));
    __Vtemp2035[2U] = (__Vconst1942[2U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                              >> 4U)));
    __Vtemp2035[3U] = (__Vconst1942[3U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                              >> 4U)));
    __Vtemp2035[4U] = (__Vconst1942[4U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                              >> 4U)));
    __Vtemp2035[5U] = (__Vconst1942[5U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                              >> 4U)));
    __Vtemp2035[6U] = (__Vconst1942[6U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                              >> 4U)));
    __Vtemp2035[7U] = (__Vconst1942[7U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                              >> 4U)));
    __Vtemp2035[8U] = (__Vconst1942[8U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                              >> 4U)));
    __Vtemp2035[9U] = (__Vconst1942[9U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                              >> 4U)));
    __Vtemp2035[0xaU] = (__Vconst1942[0xaU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                                  >> 4U)));
    __Vtemp2035[0xbU] = (__Vconst1942[0xbU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                  >> 4U)));
    __Vtemp2035[0xcU] = (__Vconst1942[0xcU] & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                               >> 4U));
    VL_EXTEND_WW(512,412, __Vtemp2036, __Vtemp2035);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__scTables_3_io_update_tagePreds_0_REG 
        = (1U & (__Vtemp2036[1U] >> 0x14U));
    __Vtemp2038[0U] = (__Vconst1942[0U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[3U] 
                                              >> 4U)));
    __Vtemp2038[1U] = (__Vconst1942[1U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                              >> 4U)));
    __Vtemp2038[2U] = (__Vconst1942[2U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                              >> 4U)));
    __Vtemp2038[3U] = (__Vconst1942[3U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                              >> 4U)));
    __Vtemp2038[4U] = (__Vconst1942[4U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                              >> 4U)));
    __Vtemp2038[5U] = (__Vconst1942[5U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                              >> 4U)));
    __Vtemp2038[6U] = (__Vconst1942[6U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                              >> 4U)));
    __Vtemp2038[7U] = (__Vconst1942[7U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                              >> 4U)));
    __Vtemp2038[8U] = (__Vconst1942[8U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                              >> 4U)));
    __Vtemp2038[9U] = (__Vconst1942[9U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                              >> 4U)));
    __Vtemp2038[0xaU] = (__Vconst1942[0xaU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                                  >> 4U)));
    __Vtemp2038[0xbU] = (__Vconst1942[0xbU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                  >> 4U)));
    __Vtemp2038[0xcU] = (__Vconst1942[0xcU] & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                               >> 4U));
    VL_EXTEND_WW(512,412, __Vtemp2039, __Vtemp2038);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__scTables_1_io_update_tagePreds_0_REG 
        = (1U & (__Vtemp2039[1U] >> 0x14U));
    __Vtemp2041[0U] = (__Vconst1942[0U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[3U] 
                                              >> 4U)));
    __Vtemp2041[1U] = (__Vconst1942[1U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                              >> 4U)));
    __Vtemp2041[2U] = (__Vconst1942[2U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                              >> 4U)));
    __Vtemp2041[3U] = (__Vconst1942[3U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                              >> 4U)));
    __Vtemp2041[4U] = (__Vconst1942[4U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                              >> 4U)));
    __Vtemp2041[5U] = (__Vconst1942[5U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                              >> 4U)));
    __Vtemp2041[6U] = (__Vconst1942[6U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                              >> 4U)));
    __Vtemp2041[7U] = (__Vconst1942[7U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                              >> 4U)));
    __Vtemp2041[8U] = (__Vconst1942[8U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                              >> 4U)));
    __Vtemp2041[9U] = (__Vconst1942[9U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                              >> 4U)));
    __Vtemp2041[0xaU] = (__Vconst1942[0xaU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                                  >> 4U)));
    __Vtemp2041[0xbU] = (__Vconst1942[0xbU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                  >> 4U)));
    __Vtemp2041[0xcU] = (__Vconst1942[0xcU] & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                               >> 4U));
    VL_EXTEND_WW(512,412, __Vtemp2042, __Vtemp2041);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__scTables_2_io_update_tagePreds_0_REG 
        = (1U & (__Vtemp2042[1U] >> 0x14U));
    __Vtemp2044[0U] = (__Vconst1942[0U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[3U] 
                                              >> 4U)));
    __Vtemp2044[1U] = (__Vconst1942[1U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                              >> 4U)));
    __Vtemp2044[2U] = (__Vconst1942[2U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                              >> 4U)));
    __Vtemp2044[3U] = (__Vconst1942[3U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                              >> 4U)));
    __Vtemp2044[4U] = (__Vconst1942[4U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                              >> 4U)));
    __Vtemp2044[5U] = (__Vconst1942[5U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                              >> 4U)));
    __Vtemp2044[6U] = (__Vconst1942[6U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                              >> 4U)));
    __Vtemp2044[7U] = (__Vconst1942[7U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                              >> 4U)));
    __Vtemp2044[8U] = (__Vconst1942[8U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                              >> 4U)));
    __Vtemp2044[9U] = (__Vconst1942[9U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                              >> 4U)));
    __Vtemp2044[0xaU] = (__Vconst1942[0xaU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                                  >> 4U)));
    __Vtemp2044[0xbU] = (__Vconst1942[0xbU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                  >> 4U)));
    __Vtemp2044[0xcU] = (__Vconst1942[0xcU] & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                               >> 4U));
    VL_EXTEND_WW(512,412, __Vtemp2045, __Vtemp2044);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__scTables_0_io_update_tagePreds_0_REG 
        = (1U & (__Vtemp2045[1U] >> 0x14U));
    __Vtemp2047[0U] = (__Vconst1942[0U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[3U] 
                                              >> 4U)));
    __Vtemp2047[1U] = (__Vconst1942[1U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                              >> 4U)));
    __Vtemp2047[2U] = (__Vconst1942[2U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                              >> 4U)));
    __Vtemp2047[3U] = (__Vconst1942[3U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                              >> 4U)));
    __Vtemp2047[4U] = (__Vconst1942[4U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                              >> 4U)));
    __Vtemp2047[5U] = (__Vconst1942[5U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                              >> 4U)));
    __Vtemp2047[6U] = (__Vconst1942[6U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                              >> 4U)));
    __Vtemp2047[7U] = (__Vconst1942[7U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                              >> 4U)));
    __Vtemp2047[8U] = (__Vconst1942[8U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                              >> 4U)));
    __Vtemp2047[9U] = (__Vconst1942[9U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                              >> 4U)));
    __Vtemp2047[0xaU] = (__Vconst1942[0xaU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                                  >> 4U)));
    __Vtemp2047[0xbU] = (__Vconst1942[0xbU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                  >> 4U)));
    __Vtemp2047[0xcU] = (__Vconst1942[0xcU] & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                               >> 4U));
    VL_EXTEND_WW(512,412, __Vtemp2048, __Vtemp2047);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__scTables_2_io_update_tagePreds_1_REG 
        = (1U & (__Vtemp2048[1U] >> 0x15U));
    if (((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__buffer__DOT__bundleIn_0_d_q__DOT__full)) 
         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__xbar_auto_in_0_d_valid))) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__buffer__DOT__bundleIn_0_d_q__DOT__ram_data__v0[0U] 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffer__DOT__bundleIn_0_d_q__DOT__ram_data_io_deq_bits_MPORT_data[0U];
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__buffer__DOT__bundleIn_0_d_q__DOT__ram_data__v0[1U] 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffer__DOT__bundleIn_0_d_q__DOT__ram_data_io_deq_bits_MPORT_data[1U];
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__buffer__DOT__bundleIn_0_d_q__DOT__ram_data__v0[2U] 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffer__DOT__bundleIn_0_d_q__DOT__ram_data_io_deq_bits_MPORT_data[2U];
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__buffer__DOT__bundleIn_0_d_q__DOT__ram_data__v0[3U] 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffer__DOT__bundleIn_0_d_q__DOT__ram_data_io_deq_bits_MPORT_data[3U];
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__buffer__DOT__bundleIn_0_d_q__DOT__ram_data__v0[4U] 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffer__DOT__bundleIn_0_d_q__DOT__ram_data_io_deq_bits_MPORT_data[4U];
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__buffer__DOT__bundleIn_0_d_q__DOT__ram_data__v0[5U] 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffer__DOT__bundleIn_0_d_q__DOT__ram_data_io_deq_bits_MPORT_data[5U];
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__buffer__DOT__bundleIn_0_d_q__DOT__ram_data__v0[6U] 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffer__DOT__bundleIn_0_d_q__DOT__ram_data_io_deq_bits_MPORT_data[6U];
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__buffer__DOT__bundleIn_0_d_q__DOT__ram_data__v0[7U] 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffer__DOT__bundleIn_0_d_q__DOT__ram_data_io_deq_bits_MPORT_data[7U];
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__buffer__DOT__bundleIn_0_d_q__DOT__ram_data__v0 = 1U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__buffer__DOT__bundleIn_0_d_q__DOT__ram_data__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__buffer__DOT__bundleIn_0_d_q__DOT__value;
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule__DOT__r_39 
            = (1U & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule__DOT__pp_5[0U] 
                     >> 1U));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule__DOT__r_38 
            = (1U & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule__DOT__pp_4[0U] 
                     >> 3U));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__directory__DOT__dir__DOT___T_2) {
        unsigned int rhs1500 = 4U;
IData rhs1501 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__mshrAlloc__DOT___request_bits_T_channel);
vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__directory__DOT__dir__DOT__reqReg_replacerInfo_channel 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sinkC_io_alloc_valid)
                ? rhs1500 : rhs1501);
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__set_touch_ways_0_403_valid) {
        if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__set_touch_ways_0_403_valid) {
            vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__state_vec_403 
                = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT___state_vec_403_T_8;
        }
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__set_touch_ways_0_402_valid) {
        if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__set_touch_ways_0_402_valid) {
            vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__state_vec_402 
                = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT___state_vec_402_T_8;
        }
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__set_touch_ways_0_401_valid) {
        if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__set_touch_ways_0_401_valid) {
            vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__state_vec_401 
                = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT___state_vec_401_T_8;
        }
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__set_touch_ways_0_400_valid) {
        if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__set_touch_ways_0_400_valid) {
            vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__state_vec_400 
                = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT___state_vec_400_T_8;
        }
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__set_touch_ways_0_399_valid) {
        if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__set_touch_ways_0_399_valid) {
            vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__state_vec_399 
                = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT___state_vec_399_T_8;
        }
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__set_touch_ways_0_398_valid) {
        if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__set_touch_ways_0_398_valid) {
            vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__state_vec_398 
                = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT___state_vec_398_T_8;
        }
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__set_touch_ways_0_397_valid) {
        if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__set_touch_ways_0_397_valid) {
            vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__state_vec_397 
                = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT___state_vec_397_T_8;
        }
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__set_touch_ways_0_396_valid) {
        if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__set_touch_ways_0_396_valid) {
            vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__state_vec_396 
                = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT___state_vec_396_T_8;
        }
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__set_touch_ways_0_395_valid) {
        if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__set_touch_ways_0_395_valid) {
            vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__state_vec_395 
                = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT___state_vec_395_T_8;
        }
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__set_touch_ways_0_394_valid) {
        if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__set_touch_ways_0_394_valid) {
            vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__state_vec_394 
                = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT___state_vec_394_T_8;
        }
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__set_touch_ways_0_393_valid) {
        if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__set_touch_ways_0_393_valid) {
            vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__state_vec_393 
                = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT___state_vec_393_T_8;
        }
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__set_touch_ways_0_392_valid) {
        if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__set_touch_ways_0_392_valid) {
            vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__state_vec_392 
                = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT___state_vec_392_T_8;
        }
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__set_touch_ways_0_391_valid) {
        if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__set_touch_ways_0_391_valid) {
            vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__state_vec_391 
                = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT___state_vec_391_T_8;
        }
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__r_488 
            = (1U & ((IData)((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__pp_26 
                              >> 0x39U)) ^ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__c22_26__DOT__temp_0) 
                                            >> 1U)));
    }
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__pfevent_io_distribute_csr_REG_w_bits_data 
        = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__io_extra_csrio_customCtrl_REG_1_distribute_csr_w_bits_data;
    if (((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__buffers__DOT__bundleIn_0_d_q__DOT__full)) 
         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceD_io_d_valid))) {
        EData rhs1502 = vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceD__DOT__s3_queue_io_deq_bits_data[0U];
EData rhs1503 = __Vconst1667[0U];
EData rhs1504 = vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceD__DOT__s1_queue__DOT__ram_data
                                        [vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceD__DOT__s1_queue__DOT__deq_ptr_value][0U];
EData rhs1505 = __Vconst1667[0U];
vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__buffers__DOT__bundleIn_0_d_q__DOT__ram_data__v0[0U] 
            = (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceD__DOT__muxStateEarly_0)
                 ? rhs1502
                 : rhs1503) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceD__DOT__muxStateEarly_1)
                                         ? rhs1504
                                         : rhs1505));
        EData rhs1506 = vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceD__DOT__s3_queue_io_deq_bits_data[1U];
EData rhs1507 = __Vconst1667[1U];
EData rhs1508 = vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceD__DOT__s1_queue__DOT__ram_data
                                        [vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceD__DOT__s1_queue__DOT__deq_ptr_value][1U];
EData rhs1509 = __Vconst1667[1U];
vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__buffers__DOT__bundleIn_0_d_q__DOT__ram_data__v0[1U] 
            = (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceD__DOT__muxStateEarly_0)
                 ? rhs1506
                 : rhs1507) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceD__DOT__muxStateEarly_1)
                                         ? rhs1508
                                         : rhs1509));
        EData rhs1510 = vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceD__DOT__s3_queue_io_deq_bits_data[2U];
EData rhs1511 = __Vconst1667[2U];
EData rhs1512 = vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceD__DOT__s1_queue__DOT__ram_data
                                        [vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceD__DOT__s1_queue__DOT__deq_ptr_value][2U];
EData rhs1513 = __Vconst1667[2U];
vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__buffers__DOT__bundleIn_0_d_q__DOT__ram_data__v0[2U] 
            = (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceD__DOT__muxStateEarly_0)
                 ? rhs1510
                 : rhs1511) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceD__DOT__muxStateEarly_1)
                                         ? rhs1512
                                         : rhs1513));
        EData rhs1514 = vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceD__DOT__s3_queue_io_deq_bits_data[3U];
EData rhs1515 = __Vconst1667[3U];
EData rhs1516 = vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceD__DOT__s1_queue__DOT__ram_data
                                        [vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceD__DOT__s1_queue__DOT__deq_ptr_value][3U];
EData rhs1517 = __Vconst1667[3U];
vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__buffers__DOT__bundleIn_0_d_q__DOT__ram_data__v0[3U] 
            = (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceD__DOT__muxStateEarly_0)
                 ? rhs1514
                 : rhs1515) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceD__DOT__muxStateEarly_1)
                                         ? rhs1516
                                         : rhs1517));
        EData rhs1518 = vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceD__DOT__s3_queue_io_deq_bits_data[4U];
EData rhs1519 = __Vconst1667[4U];
EData rhs1520 = vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceD__DOT__s1_queue__DOT__ram_data
                                        [vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceD__DOT__s1_queue__DOT__deq_ptr_value][4U];
EData rhs1521 = __Vconst1667[4U];
vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__buffers__DOT__bundleIn_0_d_q__DOT__ram_data__v0[4U] 
            = (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceD__DOT__muxStateEarly_0)
                 ? rhs1518
                 : rhs1519) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceD__DOT__muxStateEarly_1)
                                         ? rhs1520
                                         : rhs1521));
        EData rhs1522 = vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceD__DOT__s3_queue_io_deq_bits_data[5U];
EData rhs1523 = __Vconst1667[5U];
EData rhs1524 = vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceD__DOT__s1_queue__DOT__ram_data
                                        [vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceD__DOT__s1_queue__DOT__deq_ptr_value][5U];
EData rhs1525 = __Vconst1667[5U];
vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__buffers__DOT__bundleIn_0_d_q__DOT__ram_data__v0[5U] 
            = (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceD__DOT__muxStateEarly_0)
                 ? rhs1522
                 : rhs1523) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceD__DOT__muxStateEarly_1)
                                         ? rhs1524
                                         : rhs1525));
        EData rhs1526 = vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceD__DOT__s3_queue_io_deq_bits_data[6U];
EData rhs1527 = __Vconst1667[6U];
EData rhs1528 = vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceD__DOT__s1_queue__DOT__ram_data
                                        [vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceD__DOT__s1_queue__DOT__deq_ptr_value][6U];
EData rhs1529 = __Vconst1667[6U];
vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__buffers__DOT__bundleIn_0_d_q__DOT__ram_data__v0[6U] 
            = (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceD__DOT__muxStateEarly_0)
                 ? rhs1526
                 : rhs1527) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceD__DOT__muxStateEarly_1)
                                         ? rhs1528
                                         : rhs1529));
        EData rhs1530 = vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceD__DOT__s3_queue_io_deq_bits_data[7U];
EData rhs1531 = __Vconst1667[7U];
EData rhs1532 = vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceD__DOT__s1_queue__DOT__ram_data
                                        [vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceD__DOT__s1_queue__DOT__deq_ptr_value][7U];
EData rhs1533 = __Vconst1667[7U];
vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__buffers__DOT__bundleIn_0_d_q__DOT__ram_data__v0[7U] 
            = (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceD__DOT__muxStateEarly_0)
                 ? rhs1530
                 : rhs1531) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceD__DOT__muxStateEarly_1)
                                         ? rhs1532
                                         : rhs1533));
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__buffers__DOT__bundleIn_0_d_q__DOT__ram_data__v0 = 1U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__buffers__DOT__bundleIn_0_d_q__DOT__ram_data__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__buffers__DOT__bundleIn_0_d_q__DOT__value;
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__resetGen__DOT__io_out_REG_1) {
        vlTOPp->__Vdly__SimTop__DOT__l_soc__DOT__misc__DOT__buffers_7__DOT__bundleOut_0_a_q__DOT__value = 0U;
    } else if (vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_7__DOT__bundleOut_0_a_q__DOT__do_enq) {
        vlTOPp->__Vdly__SimTop__DOT__l_soc__DOT__misc__DOT__buffers_7__DOT__bundleOut_0_a_q__DOT__value 
            = (1U & ((IData)(1U) + (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_7__DOT__bundleOut_0_a_q__DOT__value)));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__resetGen__DOT__io_out_REG_1) {
        vlTOPp->__Vdly__SimTop__DOT__l_soc__DOT__misc__DOT__buffers_7__DOT__bundleOut_0_a_q__DOT__value_1 = 0U;
    } else if (vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_7__DOT__bundleOut_0_a_q__DOT__do_deq) {
        vlTOPp->__Vdly__SimTop__DOT__l_soc__DOT__misc__DOT__buffers_7__DOT__bundleOut_0_a_q__DOT__value_1 
            = (1U & ((IData)(1U) + (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_7__DOT__bundleOut_0_a_q__DOT__value_1)));
    }
    __Vtemp2054[0U] = (__Vconst1942[0U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[3U] 
                                              >> 4U)));
    __Vtemp2054[1U] = (__Vconst1942[1U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                              >> 4U)));
    __Vtemp2054[2U] = (__Vconst1942[2U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                              >> 4U)));
    __Vtemp2054[3U] = (__Vconst1942[3U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                              >> 4U)));
    __Vtemp2054[4U] = (__Vconst1942[4U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                              >> 4U)));
    __Vtemp2054[5U] = (__Vconst1942[5U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                              >> 4U)));
    __Vtemp2054[6U] = (__Vconst1942[6U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                              >> 4U)));
    __Vtemp2054[7U] = (__Vconst1942[7U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                              >> 4U)));
    __Vtemp2054[8U] = (__Vconst1942[8U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                              >> 4U)));
    __Vtemp2054[9U] = (__Vconst1942[9U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                              >> 4U)));
    __Vtemp2054[0xaU] = (__Vconst1942[0xaU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                                  >> 4U)));
    __Vtemp2054[0xbU] = (__Vconst1942[0xbU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                  >> 4U)));
    __Vtemp2054[0xcU] = (__Vconst1942[0xcU] & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                               >> 4U));
    VL_EXTEND_WW(512,412, __Vtemp2055, __Vtemp2054);
    unsigned int rhs1534 = ((3U == (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__allocate_1)) 
                   | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT___GEN_265));
IData rhs1535 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT___GEN_265);
unsigned int rhs1536 = ((0U != (0xfU & ((__Vtemp2055[2U] << 4U) 
                               | (__Vtemp2055[1U] >> 0x1cU))))
                ? rhs1534
                : rhs1535);
IData rhs1537 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT___GEN_265);
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3_io_update_mask_1_REG 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__needToAllocate_1)
            ? rhs1536
            : rhs1537);
    __Vtemp2057[0U] = (__Vconst1942[0U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[3U] 
                                              >> 4U)));
    __Vtemp2057[1U] = (__Vconst1942[1U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                              >> 4U)));
    __Vtemp2057[2U] = (__Vconst1942[2U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                              >> 4U)));
    __Vtemp2057[3U] = (__Vconst1942[3U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                              >> 4U)));
    __Vtemp2057[4U] = (__Vconst1942[4U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                              >> 4U)));
    __Vtemp2057[5U] = (__Vconst1942[5U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                              >> 4U)));
    __Vtemp2057[6U] = (__Vconst1942[6U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                              >> 4U)));
    __Vtemp2057[7U] = (__Vconst1942[7U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                              >> 4U)));
    __Vtemp2057[8U] = (__Vconst1942[8U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                              >> 4U)));
    __Vtemp2057[9U] = (__Vconst1942[9U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                              >> 4U)));
    __Vtemp2057[0xaU] = (__Vconst1942[0xaU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                                  >> 4U)));
    __Vtemp2057[0xbU] = (__Vconst1942[0xbU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                  >> 4U)));
    __Vtemp2057[0xcU] = (__Vconst1942[0xcU] & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                               >> 4U));
    VL_EXTEND_WW(512,412, __Vtemp2058, __Vtemp2057);
    unsigned int rhs1538 = ((0U == (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__allocate)) 
                   | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT___GEN_93));
IData rhs1539 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT___GEN_93);
unsigned int rhs1540 = ((0U != (0xfU & ((__Vtemp2058[2U] << 8U) 
                               | (__Vtemp2058[1U] >> 0x18U))))
                ? rhs1538
                : rhs1539);
IData rhs1541 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT___GEN_93);
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0_io_update_mask_0_REG 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__needToAllocate)
            ? rhs1540
            : rhs1541);
    __Vtemp2060[0U] = (__Vconst1942[0U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[3U] 
                                              >> 4U)));
    __Vtemp2060[1U] = (__Vconst1942[1U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                              >> 4U)));
    __Vtemp2060[2U] = (__Vconst1942[2U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                              >> 4U)));
    __Vtemp2060[3U] = (__Vconst1942[3U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                              >> 4U)));
    __Vtemp2060[4U] = (__Vconst1942[4U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                              >> 4U)));
    __Vtemp2060[5U] = (__Vconst1942[5U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                              >> 4U)));
    __Vtemp2060[6U] = (__Vconst1942[6U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                              >> 4U)));
    __Vtemp2060[7U] = (__Vconst1942[7U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                              >> 4U)));
    __Vtemp2060[8U] = (__Vconst1942[8U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                              >> 4U)));
    __Vtemp2060[9U] = (__Vconst1942[9U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                              >> 4U)));
    __Vtemp2060[0xaU] = (__Vconst1942[0xaU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                                  >> 4U)));
    __Vtemp2060[0xbU] = (__Vconst1942[0xbU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                  >> 4U)));
    __Vtemp2060[0xcU] = (__Vconst1942[0xcU] & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                               >> 4U));
    VL_EXTEND_WW(512,412, __Vtemp2061, __Vtemp2060);
    unsigned int rhs1542 = ((2U == (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__allocate_1)) 
                   | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT___GEN_264));
IData rhs1543 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT___GEN_264);
unsigned int rhs1544 = ((0U != (0xfU & ((__Vtemp2061[2U] << 4U) 
                               | (__Vtemp2061[1U] >> 0x1cU))))
                ? rhs1542
                : rhs1543);
IData rhs1545 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT___GEN_264);
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2_io_update_mask_1_REG 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__needToAllocate_1)
            ? rhs1544
            : rhs1545);
    __Vtemp2063[0U] = (__Vconst1942[0U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[3U] 
                                              >> 4U)));
    __Vtemp2063[1U] = (__Vconst1942[1U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                              >> 4U)));
    __Vtemp2063[2U] = (__Vconst1942[2U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                              >> 4U)));
    __Vtemp2063[3U] = (__Vconst1942[3U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                              >> 4U)));
    __Vtemp2063[4U] = (__Vconst1942[4U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                              >> 4U)));
    __Vtemp2063[5U] = (__Vconst1942[5U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                              >> 4U)));
    __Vtemp2063[6U] = (__Vconst1942[6U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                              >> 4U)));
    __Vtemp2063[7U] = (__Vconst1942[7U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                              >> 4U)));
    __Vtemp2063[8U] = (__Vconst1942[8U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                              >> 4U)));
    __Vtemp2063[9U] = (__Vconst1942[9U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                              >> 4U)));
    __Vtemp2063[0xaU] = (__Vconst1942[0xaU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                                  >> 4U)));
    __Vtemp2063[0xbU] = (__Vconst1942[0xbU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                  >> 4U)));
    __Vtemp2063[0xcU] = (__Vconst1942[0xcU] & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                               >> 4U));
    VL_EXTEND_WW(512,412, __Vtemp2064, __Vtemp2063);
    unsigned int rhs1546 = ((1U == (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__allocate)) 
                   | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT___GEN_94));
IData rhs1547 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT___GEN_94);
unsigned int rhs1548 = ((0U != (0xfU & ((__Vtemp2064[2U] << 8U) 
                               | (__Vtemp2064[1U] >> 0x18U))))
                ? rhs1546
                : rhs1547);
IData rhs1549 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT___GEN_94);
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1_io_update_mask_0_REG 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__needToAllocate)
            ? rhs1548
            : rhs1549);
    __Vtemp2066[0U] = (__Vconst1942[0U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[3U] 
                                              >> 4U)));
    __Vtemp2066[1U] = (__Vconst1942[1U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                              >> 4U)));
    __Vtemp2066[2U] = (__Vconst1942[2U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                              >> 4U)));
    __Vtemp2066[3U] = (__Vconst1942[3U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                              >> 4U)));
    __Vtemp2066[4U] = (__Vconst1942[4U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                              >> 4U)));
    __Vtemp2066[5U] = (__Vconst1942[5U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                              >> 4U)));
    __Vtemp2066[6U] = (__Vconst1942[6U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                              >> 4U)));
    __Vtemp2066[7U] = (__Vconst1942[7U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                              >> 4U)));
    __Vtemp2066[8U] = (__Vconst1942[8U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                              >> 4U)));
    __Vtemp2066[9U] = (__Vconst1942[9U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                              >> 4U)));
    __Vtemp2066[0xaU] = (__Vconst1942[0xaU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                                  >> 4U)));
    __Vtemp2066[0xbU] = (__Vconst1942[0xbU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                  >> 4U)));
    __Vtemp2066[0xcU] = (__Vconst1942[0xcU] & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                               >> 4U));
    VL_EXTEND_WW(512,412, __Vtemp2067, __Vtemp2066);
    unsigned int rhs1550 = ((2U == (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__allocate)) 
                   | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT___GEN_95));
IData rhs1551 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT___GEN_95);
unsigned int rhs1552 = ((0U != (0xfU & ((__Vtemp2067[2U] << 8U) 
                               | (__Vtemp2067[1U] >> 0x18U))))
                ? rhs1550
                : rhs1551);
IData rhs1553 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT___GEN_95);
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2_io_update_mask_0_REG 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__needToAllocate)
            ? rhs1552
            : rhs1553);
    __Vtemp2069[0U] = (__Vconst1942[0U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[3U] 
                                              >> 4U)));
    __Vtemp2069[1U] = (__Vconst1942[1U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                              >> 4U)));
    __Vtemp2069[2U] = (__Vconst1942[2U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                              >> 4U)));
    __Vtemp2069[3U] = (__Vconst1942[3U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                              >> 4U)));
    __Vtemp2069[4U] = (__Vconst1942[4U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                              >> 4U)));
    __Vtemp2069[5U] = (__Vconst1942[5U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                              >> 4U)));
    __Vtemp2069[6U] = (__Vconst1942[6U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                              >> 4U)));
    __Vtemp2069[7U] = (__Vconst1942[7U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                              >> 4U)));
    __Vtemp2069[8U] = (__Vconst1942[8U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                              >> 4U)));
    __Vtemp2069[9U] = (__Vconst1942[9U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                              >> 4U)));
    __Vtemp2069[0xaU] = (__Vconst1942[0xaU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                                  >> 4U)));
    __Vtemp2069[0xbU] = (__Vconst1942[0xbU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                  >> 4U)));
    __Vtemp2069[0xcU] = (__Vconst1942[0xcU] & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                               >> 4U));
    VL_EXTEND_WW(512,412, __Vtemp2070, __Vtemp2069);
    unsigned int rhs1554 = ((3U == (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__allocate)) 
                   | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT___GEN_96));
IData rhs1555 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT___GEN_96);
unsigned int rhs1556 = ((0U != (0xfU & ((__Vtemp2070[2U] << 8U) 
                               | (__Vtemp2070[1U] >> 0x18U))))
                ? rhs1554
                : rhs1555);
IData rhs1557 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT___GEN_96);
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3_io_update_mask_0_REG 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__needToAllocate)
            ? rhs1556
            : rhs1557);
    __Vtemp2072[0U] = (__Vconst1942[0U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[3U] 
                                              >> 4U)));
    __Vtemp2072[1U] = (__Vconst1942[1U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                              >> 4U)));
    __Vtemp2072[2U] = (__Vconst1942[2U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                              >> 4U)));
    __Vtemp2072[3U] = (__Vconst1942[3U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                              >> 4U)));
    __Vtemp2072[4U] = (__Vconst1942[4U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                              >> 4U)));
    __Vtemp2072[5U] = (__Vconst1942[5U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                              >> 4U)));
    __Vtemp2072[6U] = (__Vconst1942[6U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                              >> 4U)));
    __Vtemp2072[7U] = (__Vconst1942[7U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                              >> 4U)));
    __Vtemp2072[8U] = (__Vconst1942[8U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                              >> 4U)));
    __Vtemp2072[9U] = (__Vconst1942[9U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                              >> 4U)));
    __Vtemp2072[0xaU] = (__Vconst1942[0xaU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                                  >> 4U)));
    __Vtemp2072[0xbU] = (__Vconst1942[0xbU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                  >> 4U)));
    __Vtemp2072[0xcU] = (__Vconst1942[0xcU] & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                               >> 4U));
    VL_EXTEND_WW(512,412, __Vtemp2073, __Vtemp2072);
    unsigned int rhs1558 = ((0U == (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__allocate_1)) 
                   | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT___GEN_262));
IData rhs1559 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT___GEN_262);
unsigned int rhs1560 = ((0U != (0xfU & ((__Vtemp2073[2U] << 4U) 
                               | (__Vtemp2073[1U] >> 0x1cU))))
                ? rhs1558
                : rhs1559);
IData rhs1561 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT___GEN_262);
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0_io_update_mask_1_REG 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__needToAllocate_1)
            ? rhs1560
            : rhs1561);
    __Vtemp2075[0U] = (__Vconst1942[0U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[3U] 
                                              >> 4U)));
    __Vtemp2075[1U] = (__Vconst1942[1U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                              >> 4U)));
    __Vtemp2075[2U] = (__Vconst1942[2U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                              >> 4U)));
    __Vtemp2075[3U] = (__Vconst1942[3U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                              >> 4U)));
    __Vtemp2075[4U] = (__Vconst1942[4U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                              >> 4U)));
    __Vtemp2075[5U] = (__Vconst1942[5U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                              >> 4U)));
    __Vtemp2075[6U] = (__Vconst1942[6U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                              >> 4U)));
    __Vtemp2075[7U] = (__Vconst1942[7U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                              >> 4U)));
    __Vtemp2075[8U] = (__Vconst1942[8U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                              >> 4U)));
    __Vtemp2075[9U] = (__Vconst1942[9U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                              >> 4U)));
    __Vtemp2075[0xaU] = (__Vconst1942[0xaU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                                  >> 4U)));
    __Vtemp2075[0xbU] = (__Vconst1942[0xbU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                  >> 4U)));
    __Vtemp2075[0xcU] = (__Vconst1942[0xcU] & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                               >> 4U));
    VL_EXTEND_WW(512,412, __Vtemp2076, __Vtemp2075);
    unsigned int rhs1562 = ((1U == (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__allocate_1)) 
                   | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT___GEN_263));
IData rhs1563 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT___GEN_263);
unsigned int rhs1564 = ((0U != (0xfU & ((__Vtemp2076[2U] << 4U) 
                               | (__Vtemp2076[1U] >> 0x1cU))))
                ? rhs1562
                : rhs1563);
IData rhs1565 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT___GEN_263);
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1_io_update_mask_1_REG 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__needToAllocate_1)
            ? rhs1564
            : rhs1565);
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_4_2 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_9_42) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_8_11));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_0_2 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_1_42) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o___05F11));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_2_2 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_5_42) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_4_11));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_6_2 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_13_42) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_12_11));
    }
    if (vlTOPp->reset) {
        vlTOPp->SimTop__DOT__l_simMMIO__DOT__vga__DOT__ctrl__DOT__raddr_r = 0U;
    } else if (vlTOPp->SimTop__DOT__l_simMMIO__DOT__vga__DOT__ctrl__DOT___T) {
        vlTOPp->SimTop__DOT__l_simMMIO__DOT__vga__DOT__ctrl__DOT__raddr_r 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_3__DOT__bundleOut_0_ar_deq__DOT__ram_addr_io_deq_bits_MPORT_data;
    }
    if (vlTOPp->reset) {
        vlTOPp->SimTop__DOT__l_simMMIO__DOT__uart__DOT__raddr_r = 0U;
    } else if (vlTOPp->SimTop__DOT__l_simMMIO__DOT__uart__DOT___T) {
        vlTOPp->SimTop__DOT__l_simMMIO__DOT__uart__DOT__raddr_r 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_3__DOT__bundleOut_0_ar_deq__DOT__ram_addr_io_deq_bits_MPORT_data;
    }
    if (vlTOPp->reset) {
        vlTOPp->SimTop__DOT__l_simMMIO__DOT__sd__DOT__raddr_r = 0U;
    } else if (vlTOPp->SimTop__DOT__l_simMMIO__DOT__sd__DOT___T) {
        vlTOPp->SimTop__DOT__l_simMMIO__DOT__sd__DOT__raddr_r 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_3__DOT__bundleOut_0_ar_deq__DOT__ram_addr_io_deq_bits_MPORT_data;
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__r_77 
            = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__c53_373__DOT__CSA3_2_1__DOT__temp_0) 
                     >> 1U));
    }
    if (((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__buffer__DOT__bundleIn_0_d_q__DOT__full)) 
         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__xbar_auto_in_0_d_valid))) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__buffer__DOT__bundleIn_0_d_q__DOT__ram_denied__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffer__DOT__bundleIn_0_d_q__DOT__ram_denied
            [vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffer__DOT__bundleIn_0_d_q__DOT__value_1];
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__buffer__DOT__bundleIn_0_d_q__DOT__ram_denied__v0 = 1U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__buffer__DOT__bundleIn_0_d_q__DOT__ram_denied__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__buffer__DOT__bundleIn_0_d_q__DOT__value;
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule__DOT__r_2291 
            = (1U & vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule__DOT__pp_31[2U]);
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__resetGen__DOT__io_out_REG_1) {
        vlTOPp->__Vdly__SimTop__DOT__l_soc__DOT__misc__DOT__buffer__DOT__bundleOut_0_a_q__DOT__value = 0U;
    } else if (vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffer__DOT__bundleOut_0_a_q__DOT__do_enq) {
        vlTOPp->__Vdly__SimTop__DOT__l_soc__DOT__misc__DOT__buffer__DOT__bundleOut_0_a_q__DOT__value 
            = (1U & ((IData)(1U) + (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffer__DOT__bundleOut_0_a_q__DOT__value)));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__resetGen__DOT__io_out_REG_1) {
        vlTOPp->__Vdly__SimTop__DOT__l_soc__DOT__misc__DOT__buffer__DOT__bundleOut_0_a_q__DOT__value_1 = 0U;
    } else if (vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffer__DOT__bundleOut_0_a_q__DOT__do_deq) {
        vlTOPp->__Vdly__SimTop__DOT__l_soc__DOT__misc__DOT__buffer__DOT__bundleOut_0_a_q__DOT__value_1 
            = (1U & ((IData)(1U) + (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffer__DOT__bundleOut_0_a_q__DOT__value_1)));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__resetGen__DOT__io_out_REG_1) {
        vlTOPp->__Vdly__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__l1i_to_l2_buffer__DOT__bundleOut_0_c_q__DOT__value = 0U;
    } else if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__l1i_to_l2_buffer__DOT__bundleOut_0_c_q__DOT__do_enq) {
        vlTOPp->__Vdly__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__l1i_to_l2_buffer__DOT__bundleOut_0_c_q__DOT__value 
            = (1U & ((IData)(1U) + (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__l1i_to_l2_buffer__DOT__bundleOut_0_c_q__DOT__value)));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__resetGen__DOT__io_out_REG_1) {
        vlTOPp->__Vdly__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__l1i_to_l2_buffer__DOT__bundleOut_0_c_q__DOT__value_1 = 0U;
    } else if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__l1i_to_l2_buffer__DOT__bundleOut_0_c_q__DOT__do_deq) {
        vlTOPp->__Vdly__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__l1i_to_l2_buffer__DOT__bundleOut_0_c_q__DOT__value_1 
            = (1U & ((IData)(1U) + (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__l1i_to_l2_buffer__DOT__bundleOut_0_c_q__DOT__value_1)));
    }
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_3__DOT__tables_1_io_update_folded_hist_REG_hist_8_folded_hist 
        = (0xffU & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_redirect_sram__DOT__sram_2__DOT__mem_rdata_0[4U] 
                     << 0x18U) | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_redirect_sram__DOT__sram_2__DOT__mem_rdata_0[3U] 
                                  >> 8U)));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_3__DOT__tables_0_io_update_folded_hist_REG_hist_4_folded_hist 
        = (0xfU & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_redirect_sram__DOT__sram_2__DOT__mem_rdata_0[3U] 
                    << 0x19U) | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_redirect_sram__DOT__sram_2__DOT__mem_rdata_0[2U] 
                                 >> 7U)));
    if (vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__mshrAlloc_io_alloc_3_valid) {
        IData rhs1566 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__buffers__DOT__bundleOut_0_c_q__DOT__ram_param_io_deq_bits_MPORT_data);
IData rhs1567 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__mshrAlloc__DOT___request_bits_T_param);
vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_3__DOT__req_param 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sinkC_io_alloc_valid)
                ? rhs1566
                : rhs1567);
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__iaesSboxMid_7_14 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_31_44) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_30_5));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__iaesSboxMid_5_14 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_27_44) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_26_5));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__iaesSboxMid_3_14 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_23_44) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_22_5));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__iaesSboxMid_1_14 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_19_44) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_18_5));
    }
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_5__DOT__rs_0__DOT__statusArray__DOT__statusArray_15_srcState_0 
        = ((0U != (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_5__DOT__rs_0__DOT__statusArray__DOT___stateMatch_T_15)) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_5__DOT__rs_0__DOT__statusArray__DOT___T_2989));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_5__DOT__rs_0__DOT__statusArray__DOT__statusArray_7_srcState_0 
        = ((0U != (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_5__DOT__rs_0__DOT__statusArray__DOT___stateMatch_T_7)) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_5__DOT__rs_0__DOT__statusArray__DOT___T_1685));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_5__DOT__rs_0__DOT__statusArray__DOT__statusArray_11_srcState_0 
        = ((0U != (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_5__DOT__rs_0__DOT__statusArray__DOT___stateMatch_T_11)) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_5__DOT__rs_0__DOT__statusArray__DOT___T_2337));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_5__DOT__rs_0__DOT__statusArray__DOT__statusArray_6_srcState_0 
        = ((0U != (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_5__DOT__rs_0__DOT__statusArray__DOT___stateMatch_T_6)) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_5__DOT__rs_0__DOT__statusArray__DOT___T_1522));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_5__DOT__rs_0__DOT__statusArray__DOT__statusArray_10_srcState_0 
        = ((0U != (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_5__DOT__rs_0__DOT__statusArray__DOT___stateMatch_T_10)) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_5__DOT__rs_0__DOT__statusArray__DOT___T_2174));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_5__DOT__rs_0__DOT__statusArray__DOT__statusArray_5_srcState_0 
        = ((0U != (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_5__DOT__rs_0__DOT__statusArray__DOT___stateMatch_T_5)) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_5__DOT__rs_0__DOT__statusArray__DOT___T_1359));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_5__DOT__rs_0__DOT__statusArray__DOT__statusArray_9_srcState_0 
        = ((0U != (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_5__DOT__rs_0__DOT__statusArray__DOT___stateMatch_T_9)) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_5__DOT__rs_0__DOT__statusArray__DOT___T_2011));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_5__DOT__rs_0__DOT__statusArray__DOT__statusArray_4_srcState_0 
        = ((0U != (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_5__DOT__rs_0__DOT__statusArray__DOT___stateMatch_T_4)) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_5__DOT__rs_0__DOT__statusArray__DOT___T_1196));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_5__DOT__rs_0__DOT__statusArray__DOT__statusArray_8_srcState_0 
        = ((0U != (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_5__DOT__rs_0__DOT__statusArray__DOT___stateMatch_T_8)) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_5__DOT__rs_0__DOT__statusArray__DOT___T_1848));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_5__DOT__rs_0__DOT__statusArray__DOT__statusArray_1_srcState_0 
        = ((0U != (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_5__DOT__rs_0__DOT__statusArray__DOT___stateMatch_T_1)) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_5__DOT__rs_0__DOT__statusArray__DOT___T_707));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_5__DOT__rs_0__DOT__statusArray__DOT__statusArray_0_srcState_0 
        = ((0U != (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_5__DOT__rs_0__DOT__statusArray__DOT___stateMatch_T)) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_5__DOT__rs_0__DOT__statusArray__DOT___T_544));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_5__DOT__rs_0__DOT__statusArray__DOT__statusArray_2_srcState_0 
        = ((0U != (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_5__DOT__rs_0__DOT__statusArray__DOT___stateMatch_T_2)) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_5__DOT__rs_0__DOT__statusArray__DOT___T_870));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_5__DOT__rs_0__DOT__statusArray__DOT__statusArray_3_srcState_0 
        = ((0U != (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_5__DOT__rs_0__DOT__statusArray__DOT___stateMatch_T_3)) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_5__DOT__rs_0__DOT__statusArray__DOT___T_1033));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_5__DOT__rs_0__DOT__statusArray__DOT__statusArray_12_srcState_0 
        = ((0U != (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_5__DOT__rs_0__DOT__statusArray__DOT___stateMatch_T_12)) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_5__DOT__rs_0__DOT__statusArray__DOT___T_2500));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_5__DOT__rs_0__DOT__statusArray__DOT__statusArray_13_srcState_0 
        = ((0U != (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_5__DOT__rs_0__DOT__statusArray__DOT___stateMatch_T_13)) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_5__DOT__rs_0__DOT__statusArray__DOT___T_2663));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_5__DOT__rs_0__DOT__statusArray__DOT__statusArray_14_srcState_0 
        = ((0U != (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_5__DOT__rs_0__DOT__statusArray__DOT___stateMatch_T_14)) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_5__DOT__rs_0__DOT__statusArray__DOT___T_2826));
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_1__DOT__fdivSqrt__DOT__dataModule__DOT__divSqrt_1__DOT__div__DOT__sqrtModule__DOT___aReg_T_4) {
        unsigned long long rhs1568 = 0ULL;
unsigned long long rhs1569 = (0x7fffffffffffffULL & vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_1__DOT__fdivSqrt__DOT__dataModule__DOT__divSqrt_1__DOT__div__DOT__sqrtModule__DOT__bIter_quotM1Next);
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_1__DOT__fdivSqrt__DOT__dataModule__DOT__divSqrt_1__DOT__div__DOT__sqrtModule__DOT__bReg 
            = ((1U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_1__DOT__fdivSqrt__DOT__dataModule__DOT__divSqrt_1__DOT__div__DOT__sqrtModule_io_state))
                ? rhs1568 : rhs1569);
    }
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_4__DOT__rs_0__DOT__statusArray__DOT__statusArray_15_srcState_0 
        = ((0U != (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_4__DOT__rs_0__DOT__statusArray__DOT___stateMatch_T_15)) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_4__DOT__rs_0__DOT__statusArray__DOT___T_3053));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_4__DOT__rs_0__DOT__statusArray__DOT__statusArray_3_srcState_0 
        = ((0U != (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_4__DOT__rs_0__DOT__statusArray__DOT___stateMatch_T_3)) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_4__DOT__rs_0__DOT__statusArray__DOT___T_1313));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_4__DOT__rs_0__DOT__statusArray__DOT__statusArray_2_srcState_0 
        = ((0U != (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_4__DOT__rs_0__DOT__statusArray__DOT___stateMatch_T_2)) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_4__DOT__rs_0__DOT__statusArray__DOT___T_1168));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_4__DOT__rs_0__DOT__statusArray__DOT__statusArray_10_srcState_0 
        = ((0U != (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_4__DOT__rs_0__DOT__statusArray__DOT___stateMatch_T_10)) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_4__DOT__rs_0__DOT__statusArray__DOT___T_2328));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_4__DOT__rs_0__DOT__statusArray__DOT__statusArray_1_srcState_0 
        = ((0U != (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_4__DOT__rs_0__DOT__statusArray__DOT___stateMatch_T_1)) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_4__DOT__rs_0__DOT__statusArray__DOT___T_1023));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_4__DOT__rs_0__DOT__statusArray__DOT__statusArray_4_srcState_0 
        = ((0U != (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_4__DOT__rs_0__DOT__statusArray__DOT___stateMatch_T_4)) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_4__DOT__rs_0__DOT__statusArray__DOT___T_1458));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_4__DOT__rs_0__DOT__statusArray__DOT__statusArray_9_srcState_0 
        = ((0U != (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_4__DOT__rs_0__DOT__statusArray__DOT___stateMatch_T_9)) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_4__DOT__rs_0__DOT__statusArray__DOT___T_2183));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_4__DOT__rs_0__DOT__statusArray__DOT__statusArray_0_srcState_0 
        = ((0U != (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_4__DOT__rs_0__DOT__statusArray__DOT___stateMatch_T)) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_4__DOT__rs_0__DOT__statusArray__DOT___T_878));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_4__DOT__rs_0__DOT__statusArray__DOT__statusArray_11_srcState_0 
        = ((0U != (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_4__DOT__rs_0__DOT__statusArray__DOT___stateMatch_T_11)) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_4__DOT__rs_0__DOT__statusArray__DOT___T_2473));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_4__DOT__rs_0__DOT__statusArray__DOT__statusArray_5_srcState_0 
        = ((0U != (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_4__DOT__rs_0__DOT__statusArray__DOT___stateMatch_T_5)) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_4__DOT__rs_0__DOT__statusArray__DOT___T_1603));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_4__DOT__rs_0__DOT__statusArray__DOT__statusArray_12_srcState_0 
        = ((0U != (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_4__DOT__rs_0__DOT__statusArray__DOT___stateMatch_T_12)) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_4__DOT__rs_0__DOT__statusArray__DOT___T_2618));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_4__DOT__rs_0__DOT__statusArray__DOT__statusArray_6_srcState_0 
        = ((0U != (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_4__DOT__rs_0__DOT__statusArray__DOT___stateMatch_T_6)) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_4__DOT__rs_0__DOT__statusArray__DOT___T_1748));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_4__DOT__rs_0__DOT__statusArray__DOT__statusArray_13_srcState_0 
        = ((0U != (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_4__DOT__rs_0__DOT__statusArray__DOT___stateMatch_T_13)) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_4__DOT__rs_0__DOT__statusArray__DOT___T_2763));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_4__DOT__rs_0__DOT__statusArray__DOT__statusArray_7_srcState_0 
        = ((0U != (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_4__DOT__rs_0__DOT__statusArray__DOT___stateMatch_T_7)) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_4__DOT__rs_0__DOT__statusArray__DOT___T_1893));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_4__DOT__rs_0__DOT__statusArray__DOT__statusArray_14_srcState_0 
        = ((0U != (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_4__DOT__rs_0__DOT__statusArray__DOT___stateMatch_T_14)) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_4__DOT__rs_0__DOT__statusArray__DOT___T_2908));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_4__DOT__rs_0__DOT__statusArray__DOT__statusArray_8_srcState_0 
        = ((0U != (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_4__DOT__rs_0__DOT__statusArray__DOT___stateMatch_T_8)) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_4__DOT__rs_0__DOT__statusArray__DOT___T_2038));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_4__DOT__rs_0__DOT__statusArray__DOT__statusArray_12_blocked 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_4__DOT__rs_0__DOT__statusArray__DOT___statusArrayNext_12_blocked_T_2) 
           & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_4__DOT__rs_0__DOT__statusArray__DOT__blockNotReleased_12));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_4__DOT__rs_0__DOT__statusArray__DOT__statusArray_11_blocked 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_4__DOT__rs_0__DOT__statusArray__DOT___statusArrayNext_11_blocked_T_2) 
           & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_4__DOT__rs_0__DOT__statusArray__DOT__blockNotReleased_11));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_4__DOT__rs_0__DOT__statusArray__DOT__statusArray_10_blocked 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_4__DOT__rs_0__DOT__statusArray__DOT___statusArrayNext_10_blocked_T_2) 
           & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_4__DOT__rs_0__DOT__statusArray__DOT__blockNotReleased_10));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_4__DOT__rs_0__DOT__statusArray__DOT__statusArray_9_blocked 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_4__DOT__rs_0__DOT__statusArray__DOT___statusArrayNext_9_blocked_T_2) 
           & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_4__DOT__rs_0__DOT__statusArray__DOT__blockNotReleased_9));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_4__DOT__rs_0__DOT__statusArray__DOT__statusArray_4_blocked 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_4__DOT__rs_0__DOT__statusArray__DOT___statusArrayNext_4_blocked_T_2) 
           & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_4__DOT__rs_0__DOT__statusArray__DOT__blockNotReleased_4));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_4__DOT__rs_0__DOT__statusArray__DOT__statusArray_3_blocked 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_4__DOT__rs_0__DOT__statusArray__DOT___statusArrayNext_3_blocked_T_2) 
           & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_4__DOT__rs_0__DOT__statusArray__DOT__blockNotReleased_3));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_4__DOT__rs_0__DOT__statusArray__DOT__statusArray_13_blocked 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_4__DOT__rs_0__DOT__statusArray__DOT___statusArrayNext_13_blocked_T_2) 
           & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_4__DOT__rs_0__DOT__statusArray__DOT__blockNotReleased_13));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_4__DOT__rs_0__DOT__statusArray__DOT__statusArray_0_blocked 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_4__DOT__rs_0__DOT__statusArray__DOT___statusArrayNext_0_blocked_T_2) 
           & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_4__DOT__rs_0__DOT__statusArray__DOT__blockNotReleased));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_4__DOT__rs_0__DOT__statusArray__DOT__statusArray_15_blocked 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_4__DOT__rs_0__DOT__statusArray__DOT___statusArrayNext_15_blocked_T_2) 
           & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_4__DOT__rs_0__DOT__statusArray__DOT__blockNotReleased_15));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_4__DOT__rs_0__DOT__statusArray__DOT__statusArray_1_blocked 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_4__DOT__rs_0__DOT__statusArray__DOT___statusArrayNext_1_blocked_T_2) 
           & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_4__DOT__rs_0__DOT__statusArray__DOT__blockNotReleased_1));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_4__DOT__rs_0__DOT__statusArray__DOT__statusArray_14_blocked 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_4__DOT__rs_0__DOT__statusArray__DOT___statusArrayNext_14_blocked_T_2) 
           & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_4__DOT__rs_0__DOT__statusArray__DOT__blockNotReleased_14));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_4__DOT__rs_0__DOT__statusArray__DOT__statusArray_2_blocked 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_4__DOT__rs_0__DOT__statusArray__DOT___statusArrayNext_2_blocked_T_2) 
           & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_4__DOT__rs_0__DOT__statusArray__DOT__blockNotReleased_2));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_4__DOT__rs_0__DOT__statusArray__DOT__statusArray_5_blocked 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_4__DOT__rs_0__DOT__statusArray__DOT___statusArrayNext_5_blocked_T_2) 
           & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_4__DOT__rs_0__DOT__statusArray__DOT__blockNotReleased_5));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_4__DOT__rs_0__DOT__statusArray__DOT__statusArray_6_blocked 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_4__DOT__rs_0__DOT__statusArray__DOT___statusArrayNext_6_blocked_T_2) 
           & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_4__DOT__rs_0__DOT__statusArray__DOT__blockNotReleased_6));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_4__DOT__rs_0__DOT__statusArray__DOT__statusArray_7_blocked 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_4__DOT__rs_0__DOT__statusArray__DOT___statusArrayNext_7_blocked_T_2) 
           & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_4__DOT__rs_0__DOT__statusArray__DOT__blockNotReleased_7));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_4__DOT__rs_0__DOT__statusArray__DOT__statusArray_8_blocked 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_4__DOT__rs_0__DOT__statusArray__DOT___statusArrayNext_8_blocked_T_2) 
           & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_4__DOT__rs_0__DOT__statusArray__DOT__blockNotReleased_8));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__statusArray__DOT__statusArray_15_srcState_0 
        = ((0U != (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__statusArray__DOT___stateMatch_T_15)) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__statusArray__DOT___T_3629));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__statusArray__DOT__statusArray_14_srcState_0 
        = ((0U != (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__statusArray__DOT___stateMatch_T_14)) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__statusArray__DOT___T_3448));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__statusArray__DOT__statusArray_13_srcState_0 
        = ((0U != (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__statusArray__DOT___stateMatch_T_13)) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__statusArray__DOT___T_3267));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__statusArray__DOT__statusArray_12_srcState_0 
        = ((0U != (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__statusArray__DOT___stateMatch_T_12)) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__statusArray__DOT___T_3086));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__statusArray__DOT__statusArray_11_srcState_0 
        = ((0U != (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__statusArray__DOT___stateMatch_T_11)) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__statusArray__DOT___T_2905));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__statusArray__DOT__statusArray_10_srcState_0 
        = ((0U != (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__statusArray__DOT___stateMatch_T_10)) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__statusArray__DOT___T_2724));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__statusArray__DOT__statusArray_9_srcState_0 
        = ((0U != (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__statusArray__DOT___stateMatch_T_9)) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__statusArray__DOT___T_2543));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__statusArray__DOT__statusArray_8_srcState_0 
        = ((0U != (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__statusArray__DOT___stateMatch_T_8)) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__statusArray__DOT___T_2362));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__statusArray__DOT__statusArray_3_srcState_0 
        = ((0U != (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__statusArray__DOT___stateMatch_T_3)) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__statusArray__DOT___T_1457));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__statusArray__DOT__statusArray_2_srcState_0 
        = ((0U != (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__statusArray__DOT___stateMatch_T_2)) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__statusArray__DOT___T_1276));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__statusArray__DOT__statusArray_1_srcState_0 
        = ((0U != (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__statusArray__DOT___stateMatch_T_1)) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__statusArray__DOT___T_1095));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__statusArray__DOT__statusArray_7_srcState_0 
        = ((0U != (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__statusArray__DOT___stateMatch_T_7)) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__statusArray__DOT___T_2181));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__statusArray__DOT__statusArray_5_srcState_0 
        = ((0U != (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__statusArray__DOT___stateMatch_T_5)) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__statusArray__DOT___T_1819));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__statusArray__DOT__statusArray_0_srcState_0 
        = ((0U != (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__statusArray__DOT___stateMatch_T)) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__statusArray__DOT___T_914));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__statusArray__DOT__statusArray_6_srcState_0 
        = ((0U != (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__statusArray__DOT___stateMatch_T_6)) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__statusArray__DOT___T_2000));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__statusArray__DOT__statusArray_4_srcState_0 
        = ((0U != (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__statusArray__DOT___stateMatch_T_4)) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__statusArray__DOT___T_1638));
    if (((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_1__DOT__bundleOut_0_a_q__DOT__full)) 
         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__cork_auto_out_a_valid))) {
        IData rhs1570 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__io_out_c_q__DOT__ram_size_io_deq_bits_MPORT_data);
unsigned int rhs1571 = 0U;
IData rhs1572 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__io_out_a_q__DOT__ram_size_io_deq_bits_MPORT_data);
unsigned int rhs1573 = 0U;
vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__misc__DOT__buffers_1__DOT__bundleOut_0_a_q__DOT__ram_size__v0 
            = (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__cork__DOT__muxStateEarly___05F0)
                 ? rhs1570
                 : rhs1571) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__cork__DOT__muxStateEarly___05F1)
                           ? rhs1572
                           : rhs1573));
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__misc__DOT__buffers_1__DOT__bundleOut_0_a_q__DOT__ram_size__v0 = 1U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__misc__DOT__buffers_1__DOT__bundleOut_0_a_q__DOT__ram_size__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_1__DOT__bundleOut_0_a_q__DOT__value;
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__resetGen__DOT__io_out_REG_1) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__buffer__DOT__bundleIn_0_d_q__DOT__maybe_full = 0U;
    } else if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__buffer__DOT__bundleIn_0_d_q__DOT__do_enq) 
                != (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__buffer__DOT__bundleIn_0_d_q__DOT__do_deq))) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__buffer__DOT__bundleIn_0_d_q__DOT__maybe_full 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__buffer__DOT__bundleIn_0_d_q__DOT__do_enq;
    }
    vlTOPp->SimTop__DOT__l_simMMIO__DOT__axi4xbar__DOT__latched 
        = ((~ (IData)(vlTOPp->reset)) & ((~ ((IData)(vlTOPp->SimTop__DOT__l_simMMIO__DOT__axi4xbar__DOT__in_0_aw_ready) 
                                             & (IData)(vlTOPp->SimTop__DOT__l_simMMIO__DOT__axi4xbar__DOT__in_0_aw_valid))) 
                                         & (IData)(vlTOPp->SimTop__DOT__l_simMMIO__DOT__axi4xbar__DOT___GEN_12)));
    if (((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__buffer__DOT__bundleOut_0_a_q__DOT__full)) 
         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__xbar_1_auto_out_1_a_valid))) {
        unsigned long long rhs1574 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__buffers__DOT__bundleOut_0_a_q__DOT__ram_address_io_deq_bits_MPORT_data;
unsigned long long rhs1575 = 0ULL;
unsigned long long rhs1576 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__buffers_2__DOT__bundleOut_0_a_q__DOT__ram_address_io_deq_bits_MPORT_data;
unsigned long long rhs1577 = 0ULL;
vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__buffer__DOT__bundleOut_0_a_q__DOT__ram_address__v0 
            = (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__xbar_1__DOT__muxStateEarly_1_0)
                 ? rhs1574
                 : rhs1575) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__xbar_1__DOT__muxStateEarly_1_1)
                             ? rhs1576
                             : rhs1577));
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__buffer__DOT__bundleOut_0_a_q__DOT__ram_address__v0 = 1U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__buffer__DOT__bundleOut_0_a_q__DOT__ram_address__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__buffer__DOT__bundleOut_0_a_q__DOT__value;
    }
    vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceD__DOT__s4_full 
        = ((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__rst)) 
           & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceD__DOT___GEN_69));
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__resetGen__DOT__io_out_REG_1) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__buffers__DOT__bundleOut_0_a_q__DOT__maybe_full = 0U;
    } else if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__buffers__DOT__bundleOut_0_a_q__DOT__do_enq) 
                != (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__buffers__DOT__bundleOut_0_a_q__DOT__do_deq))) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__buffers__DOT__bundleOut_0_a_q__DOT__maybe_full 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__buffers__DOT__bundleOut_0_a_q__DOT__do_enq;
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__resetGen__DOT__io_out_REG_1) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__buffers_2__DOT__bundleOut_0_a_q__DOT__maybe_full = 0U;
    } else if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__buffers_2__DOT__bundleOut_0_a_q__DOT__do_enq) 
                != (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__buffers_2__DOT__bundleOut_0_a_q__DOT__do_deq))) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__buffers_2__DOT__bundleOut_0_a_q__DOT__maybe_full 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__buffers_2__DOT__bundleOut_0_a_q__DOT__do_enq;
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__iaesSboxMid_6_15 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_29_40) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_28_6));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__iaesSboxMid_4_15 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_25_40) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_24_6));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__iaesSboxMid_0_15 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_17_40) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_16_6));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__iaesSboxMid_2_15 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_21_40) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_20_6));
    }
    if (((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__buffer__DOT__bundleIn_0_d_q__DOT__full)) 
         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__xbar_auto_in_0_d_valid))) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__buffer__DOT__bundleIn_0_d_q__DOT__ram_source__v0 
            = (0xfU & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffer__DOT__bundleIn_0_d_q__DOT__ram_source_io_deq_bits_MPORT_data));
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__buffer__DOT__bundleIn_0_d_q__DOT__ram_source__v0 = 1U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__buffer__DOT__bundleIn_0_d_q__DOT__ram_source__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__buffer__DOT__bundleIn_0_d_q__DOT__value;
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__add_pipe__DOT___T_22) {
        unsigned int rhs1578 = ((~ (IData)((0U != vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__add_pipe__DOT__s1_0__DOT__near_path_mods_1__DOT__lza_ab_io_f))) 
                         & (~ ((IData)(1U) + (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__add_pipe__DOT__s1_0__DOT__near_path_mods_1__DOT___a_minus_b_T_3))));
unsigned int rhs1579 = ((~ (IData)((0U != vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__add_pipe__DOT__s1_0__DOT__near_path_mods_0__DOT__lza_ab_io_f))) 
                         & (~ ((IData)(1U) + (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__add_pipe__DOT__s1_0__DOT__near_path_mods_0__DOT___a_minus_b_T_3))));
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__add_pipe__DOT__s2_io_in_r_near_path_sig_is_zero 
            = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__add_pipe__DOT__s1_0__DOT___near_path_out_T_2)
                      ? rhs1578
                      : rhs1579));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__resetGen__DOT__io_out_REG_1) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__buffers_4__DOT__bundleIn_0_d_q__DOT__maybe_full = 0U;
    } else if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__buffers_4__DOT__bundleIn_0_d_q__DOT__do_enq) 
                != (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__buffers_4__DOT__bundleIn_0_d_q__DOT__do_deq))) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__buffers_4__DOT__bundleIn_0_d_q__DOT__maybe_full 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__buffers_4__DOT__bundleIn_0_d_q__DOT__do_enq;
    }
    if ((1U & ((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers__DOT__bundleOut_0_a_q__DOT__full)) 
               & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_1__DOT__bundleOut_0_a_q__DOT__empty))))) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__misc__DOT__buffers__DOT__bundleOut_0_a_q__DOT__ram_data__v0[0U] 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_1__DOT__bundleOut_0_a_q__DOT__ram_data
            [vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_1__DOT__bundleOut_0_a_q__DOT__value_1][0U];
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__misc__DOT__buffers__DOT__bundleOut_0_a_q__DOT__ram_data__v0[1U] 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_1__DOT__bundleOut_0_a_q__DOT__ram_data
            [vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_1__DOT__bundleOut_0_a_q__DOT__value_1][1U];
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__misc__DOT__buffers__DOT__bundleOut_0_a_q__DOT__ram_data__v0[2U] 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_1__DOT__bundleOut_0_a_q__DOT__ram_data
            [vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_1__DOT__bundleOut_0_a_q__DOT__value_1][2U];
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__misc__DOT__buffers__DOT__bundleOut_0_a_q__DOT__ram_data__v0[3U] 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_1__DOT__bundleOut_0_a_q__DOT__ram_data
            [vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_1__DOT__bundleOut_0_a_q__DOT__value_1][3U];
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__misc__DOT__buffers__DOT__bundleOut_0_a_q__DOT__ram_data__v0[4U] 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_1__DOT__bundleOut_0_a_q__DOT__ram_data
            [vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_1__DOT__bundleOut_0_a_q__DOT__value_1][4U];
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__misc__DOT__buffers__DOT__bundleOut_0_a_q__DOT__ram_data__v0[5U] 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_1__DOT__bundleOut_0_a_q__DOT__ram_data
            [vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_1__DOT__bundleOut_0_a_q__DOT__value_1][5U];
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__misc__DOT__buffers__DOT__bundleOut_0_a_q__DOT__ram_data__v0[6U] 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_1__DOT__bundleOut_0_a_q__DOT__ram_data
            [vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_1__DOT__bundleOut_0_a_q__DOT__value_1][6U];
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__misc__DOT__buffers__DOT__bundleOut_0_a_q__DOT__ram_data__v0[7U] 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_1__DOT__bundleOut_0_a_q__DOT__ram_data
            [vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_1__DOT__bundleOut_0_a_q__DOT__value_1][7U];
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__misc__DOT__buffers__DOT__bundleOut_0_a_q__DOT__ram_data__v0 = 1U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__misc__DOT__buffers__DOT__bundleOut_0_a_q__DOT__ram_data__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers__DOT__bundleOut_0_a_q__DOT__value;
    }
    if ((1U & ((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers__DOT__bundleOut_0_a_q__DOT__full)) 
               & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_1__DOT__bundleOut_0_a_q__DOT__empty))))) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__misc__DOT__buffers__DOT__bundleOut_0_a_q__DOT__ram_source__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_1__DOT__bundleOut_0_a_q__DOT__ram_source
            [vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_1__DOT__bundleOut_0_a_q__DOT__value_1];
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__misc__DOT__buffers__DOT__bundleOut_0_a_q__DOT__ram_source__v0 = 1U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__misc__DOT__buffers__DOT__bundleOut_0_a_q__DOT__ram_source__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers__DOT__bundleOut_0_a_q__DOT__value;
    }
    if ((1U & ((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers__DOT__bundleOut_0_a_q__DOT__full)) 
               & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_1__DOT__bundleOut_0_a_q__DOT__empty))))) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__misc__DOT__buffers__DOT__bundleOut_0_a_q__DOT__ram_address__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_1__DOT__bundleOut_0_a_q__DOT__ram_address
            [vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_1__DOT__bundleOut_0_a_q__DOT__value_1];
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__misc__DOT__buffers__DOT__bundleOut_0_a_q__DOT__ram_address__v0 = 1U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__misc__DOT__buffers__DOT__bundleOut_0_a_q__DOT__ram_address__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers__DOT__bundleOut_0_a_q__DOT__value;
    }
    if ((1U & ((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers__DOT__bundleOut_0_a_q__DOT__full)) 
               & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_1__DOT__bundleOut_0_a_q__DOT__empty))))) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__misc__DOT__buffers__DOT__bundleOut_0_a_q__DOT__ram_mask__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_1__DOT__bundleOut_0_a_q__DOT__ram_mask
            [vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_1__DOT__bundleOut_0_a_q__DOT__value_1];
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__misc__DOT__buffers__DOT__bundleOut_0_a_q__DOT__ram_mask__v0 = 1U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__misc__DOT__buffers__DOT__bundleOut_0_a_q__DOT__ram_mask__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers__DOT__bundleOut_0_a_q__DOT__value;
    }
    __Vtemp2079[0U] = (__Vconst1942[0U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[3U] 
                                              >> 4U)));
    __Vtemp2079[1U] = (__Vconst1942[1U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                              >> 4U)));
    __Vtemp2079[2U] = (__Vconst1942[2U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                              >> 4U)));
    __Vtemp2079[3U] = (__Vconst1942[3U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                              >> 4U)));
    __Vtemp2079[4U] = (__Vconst1942[4U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                              >> 4U)));
    __Vtemp2079[5U] = (__Vconst1942[5U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                              >> 4U)));
    __Vtemp2079[6U] = (__Vconst1942[6U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                              >> 4U)));
    __Vtemp2079[7U] = (__Vconst1942[7U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                              >> 4U)));
    __Vtemp2079[8U] = (__Vconst1942[8U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                              >> 4U)));
    __Vtemp2079[9U] = (__Vconst1942[9U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                              >> 4U)));
    __Vtemp2079[0xaU] = (__Vconst1942[0xaU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                                  >> 4U)));
    __Vtemp2079[0xbU] = (__Vconst1942[0xbU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                  >> 4U)));
    __Vtemp2079[0xcU] = (__Vconst1942[0xcU] & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                               >> 4U));
    VL_EXTEND_WW(512,412, __Vtemp2080, __Vtemp2079);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3_io_update_alloc_1_REG 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__needToAllocate_1) 
           & ((0U != (0xfU & ((__Vtemp2080[2U] << 4U) 
                              | (__Vtemp2080[1U] >> 0x1cU)))) 
              & (3U == (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__allocate_1))));
    __Vtemp2082[0U] = (__Vconst1942[0U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[3U] 
                                              >> 4U)));
    __Vtemp2082[1U] = (__Vconst1942[1U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                              >> 4U)));
    __Vtemp2082[2U] = (__Vconst1942[2U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                              >> 4U)));
    __Vtemp2082[3U] = (__Vconst1942[3U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                              >> 4U)));
    __Vtemp2082[4U] = (__Vconst1942[4U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                              >> 4U)));
    __Vtemp2082[5U] = (__Vconst1942[5U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                              >> 4U)));
    __Vtemp2082[6U] = (__Vconst1942[6U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                              >> 4U)));
    __Vtemp2082[7U] = (__Vconst1942[7U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                              >> 4U)));
    __Vtemp2082[8U] = (__Vconst1942[8U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                              >> 4U)));
    __Vtemp2082[9U] = (__Vconst1942[9U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                              >> 4U)));
    __Vtemp2082[0xaU] = (__Vconst1942[0xaU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                                  >> 4U)));
    __Vtemp2082[0xbU] = (__Vconst1942[0xbU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                  >> 4U)));
    __Vtemp2082[0xcU] = (__Vconst1942[0xcU] & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                               >> 4U));
    VL_EXTEND_WW(512,412, __Vtemp2083, __Vtemp2082);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3_io_update_alloc_0_REG 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__needToAllocate) 
           & ((0U != (0xfU & ((__Vtemp2083[2U] << 8U) 
                              | (__Vtemp2083[1U] >> 0x18U)))) 
              & (3U == (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__allocate))));
    __Vtemp2085[0U] = (__Vconst1942[0U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[3U] 
                                              >> 4U)));
    __Vtemp2085[1U] = (__Vconst1942[1U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                              >> 4U)));
    __Vtemp2085[2U] = (__Vconst1942[2U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                              >> 4U)));
    __Vtemp2085[3U] = (__Vconst1942[3U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                              >> 4U)));
    __Vtemp2085[4U] = (__Vconst1942[4U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                              >> 4U)));
    __Vtemp2085[5U] = (__Vconst1942[5U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                              >> 4U)));
    __Vtemp2085[6U] = (__Vconst1942[6U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                              >> 4U)));
    __Vtemp2085[7U] = (__Vconst1942[7U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                              >> 4U)));
    __Vtemp2085[8U] = (__Vconst1942[8U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                              >> 4U)));
    __Vtemp2085[9U] = (__Vconst1942[9U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                              >> 4U)));
    __Vtemp2085[0xaU] = (__Vconst1942[0xaU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                                  >> 4U)));
    __Vtemp2085[0xbU] = (__Vconst1942[0xbU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                  >> 4U)));
    __Vtemp2085[0xcU] = (__Vconst1942[0xcU] & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                               >> 4U));
    VL_EXTEND_WW(512,412, __Vtemp2086, __Vtemp2085);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0_io_update_alloc_1_REG 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__needToAllocate_1) 
           & ((0U != (0xfU & ((__Vtemp2086[2U] << 4U) 
                              | (__Vtemp2086[1U] >> 0x1cU)))) 
              & (0U == (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__allocate_1))));
    __Vtemp2088[0U] = (__Vconst1942[0U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[3U] 
                                              >> 4U)));
    __Vtemp2088[1U] = (__Vconst1942[1U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                              >> 4U)));
    __Vtemp2088[2U] = (__Vconst1942[2U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                              >> 4U)));
    __Vtemp2088[3U] = (__Vconst1942[3U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                              >> 4U)));
    __Vtemp2088[4U] = (__Vconst1942[4U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                              >> 4U)));
    __Vtemp2088[5U] = (__Vconst1942[5U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                              >> 4U)));
    __Vtemp2088[6U] = (__Vconst1942[6U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                              >> 4U)));
    __Vtemp2088[7U] = (__Vconst1942[7U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                              >> 4U)));
    __Vtemp2088[8U] = (__Vconst1942[8U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                              >> 4U)));
    __Vtemp2088[9U] = (__Vconst1942[9U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                              >> 4U)));
    __Vtemp2088[0xaU] = (__Vconst1942[0xaU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                                  >> 4U)));
    __Vtemp2088[0xbU] = (__Vconst1942[0xbU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                  >> 4U)));
    __Vtemp2088[0xcU] = (__Vconst1942[0xcU] & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                               >> 4U));
    VL_EXTEND_WW(512,412, __Vtemp2089, __Vtemp2088);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0_io_update_alloc_0_REG 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__needToAllocate) 
           & ((0U != (0xfU & ((__Vtemp2089[2U] << 8U) 
                              | (__Vtemp2089[1U] >> 0x18U)))) 
              & (0U == (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__allocate))));
    __Vtemp2091[0U] = (__Vconst1942[0U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[3U] 
                                              >> 4U)));
    __Vtemp2091[1U] = (__Vconst1942[1U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                              >> 4U)));
    __Vtemp2091[2U] = (__Vconst1942[2U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                              >> 4U)));
    __Vtemp2091[3U] = (__Vconst1942[3U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                              >> 4U)));
    __Vtemp2091[4U] = (__Vconst1942[4U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                              >> 4U)));
    __Vtemp2091[5U] = (__Vconst1942[5U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                              >> 4U)));
    __Vtemp2091[6U] = (__Vconst1942[6U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                              >> 4U)));
    __Vtemp2091[7U] = (__Vconst1942[7U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                              >> 4U)));
    __Vtemp2091[8U] = (__Vconst1942[8U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                              >> 4U)));
    __Vtemp2091[9U] = (__Vconst1942[9U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                              >> 4U)));
    __Vtemp2091[0xaU] = (__Vconst1942[0xaU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                                  >> 4U)));
    __Vtemp2091[0xbU] = (__Vconst1942[0xbU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                  >> 4U)));
    __Vtemp2091[0xcU] = (__Vconst1942[0xcU] & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                               >> 4U));
    VL_EXTEND_WW(512,412, __Vtemp2092, __Vtemp2091);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1_io_update_alloc_0_REG 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__needToAllocate) 
           & ((0U != (0xfU & ((__Vtemp2092[2U] << 8U) 
                              | (__Vtemp2092[1U] >> 0x18U)))) 
              & (1U == (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__allocate))));
    __Vtemp2094[0U] = (__Vconst1942[0U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[3U] 
                                              >> 4U)));
    __Vtemp2094[1U] = (__Vconst1942[1U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                              >> 4U)));
    __Vtemp2094[2U] = (__Vconst1942[2U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                              >> 4U)));
    __Vtemp2094[3U] = (__Vconst1942[3U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                              >> 4U)));
    __Vtemp2094[4U] = (__Vconst1942[4U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                              >> 4U)));
    __Vtemp2094[5U] = (__Vconst1942[5U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                              >> 4U)));
    __Vtemp2094[6U] = (__Vconst1942[6U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                              >> 4U)));
    __Vtemp2094[7U] = (__Vconst1942[7U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                              >> 4U)));
    __Vtemp2094[8U] = (__Vconst1942[8U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                              >> 4U)));
    __Vtemp2094[9U] = (__Vconst1942[9U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                              >> 4U)));
    __Vtemp2094[0xaU] = (__Vconst1942[0xaU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                                  >> 4U)));
    __Vtemp2094[0xbU] = (__Vconst1942[0xbU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                  >> 4U)));
    __Vtemp2094[0xcU] = (__Vconst1942[0xcU] & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                               >> 4U));
    VL_EXTEND_WW(512,412, __Vtemp2095, __Vtemp2094);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2_io_update_alloc_0_REG 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__needToAllocate) 
           & ((0U != (0xfU & ((__Vtemp2095[2U] << 8U) 
                              | (__Vtemp2095[1U] >> 0x18U)))) 
              & (2U == (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__allocate))));
    __Vtemp2097[0U] = (__Vconst1942[0U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[3U] 
                                              >> 4U)));
    __Vtemp2097[1U] = (__Vconst1942[1U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                              >> 4U)));
    __Vtemp2097[2U] = (__Vconst1942[2U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                              >> 4U)));
    __Vtemp2097[3U] = (__Vconst1942[3U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                              >> 4U)));
    __Vtemp2097[4U] = (__Vconst1942[4U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                              >> 4U)));
    __Vtemp2097[5U] = (__Vconst1942[5U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                              >> 4U)));
    __Vtemp2097[6U] = (__Vconst1942[6U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                              >> 4U)));
    __Vtemp2097[7U] = (__Vconst1942[7U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                              >> 4U)));
    __Vtemp2097[8U] = (__Vconst1942[8U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                              >> 4U)));
    __Vtemp2097[9U] = (__Vconst1942[9U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                              >> 4U)));
    __Vtemp2097[0xaU] = (__Vconst1942[0xaU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                                  >> 4U)));
    __Vtemp2097[0xbU] = (__Vconst1942[0xbU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                  >> 4U)));
    __Vtemp2097[0xcU] = (__Vconst1942[0xcU] & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                               >> 4U));
    VL_EXTEND_WW(512,412, __Vtemp2098, __Vtemp2097);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1_io_update_alloc_1_REG 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__needToAllocate_1) 
           & ((0U != (0xfU & ((__Vtemp2098[2U] << 4U) 
                              | (__Vtemp2098[1U] >> 0x1cU)))) 
              & (1U == (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__allocate_1))));
    __Vtemp2100[0U] = (__Vconst1942[0U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[3U] 
                                              >> 4U)));
    __Vtemp2100[1U] = (__Vconst1942[1U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                              >> 4U)));
    __Vtemp2100[2U] = (__Vconst1942[2U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                              >> 4U)));
    __Vtemp2100[3U] = (__Vconst1942[3U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                              >> 4U)));
    __Vtemp2100[4U] = (__Vconst1942[4U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                              >> 4U)));
    __Vtemp2100[5U] = (__Vconst1942[5U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                              >> 4U)));
    __Vtemp2100[6U] = (__Vconst1942[6U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                              >> 4U)));
    __Vtemp2100[7U] = (__Vconst1942[7U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                              >> 4U)));
    __Vtemp2100[8U] = (__Vconst1942[8U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                              >> 4U)));
    __Vtemp2100[9U] = (__Vconst1942[9U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                              >> 4U)));
    __Vtemp2100[0xaU] = (__Vconst1942[0xaU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                                  >> 4U)));
    __Vtemp2100[0xbU] = (__Vconst1942[0xbU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                  >> 4U)));
    __Vtemp2100[0xcU] = (__Vconst1942[0xcU] & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                               >> 4U));
    VL_EXTEND_WW(512,412, __Vtemp2101, __Vtemp2100);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2_io_update_alloc_1_REG 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__needToAllocate_1) 
           & ((0U != (0xfU & ((__Vtemp2101[2U] << 4U) 
                              | (__Vtemp2101[1U] >> 0x1cU)))) 
              & (2U == (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__allocate_1))));
    if ((1U & ((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers__DOT__bundleOut_0_a_q__DOT__full)) 
               & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_1__DOT__bundleOut_0_a_q__DOT__empty))))) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__misc__DOT__buffers__DOT__bundleOut_0_a_q__DOT__ram_size__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_1__DOT__bundleOut_0_a_q__DOT__ram_size
            [vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_1__DOT__bundleOut_0_a_q__DOT__value_1];
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__misc__DOT__buffers__DOT__bundleOut_0_a_q__DOT__ram_size__v0 = 1U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__misc__DOT__buffers__DOT__bundleOut_0_a_q__DOT__ram_size__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers__DOT__bundleOut_0_a_q__DOT__value;
    }
    if ((1U & ((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers__DOT__bundleOut_0_a_q__DOT__full)) 
               & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_1__DOT__bundleOut_0_a_q__DOT__empty))))) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__misc__DOT__buffers__DOT__bundleOut_0_a_q__DOT__ram_opcode__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_1__DOT__bundleOut_0_a_q__DOT__ram_opcode
            [vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_1__DOT__bundleOut_0_a_q__DOT__value_1];
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__misc__DOT__buffers__DOT__bundleOut_0_a_q__DOT__ram_opcode__v0 = 1U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__misc__DOT__buffers__DOT__bundleOut_0_a_q__DOT__ram_opcode__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers__DOT__bundleOut_0_a_q__DOT__value;
    }
    unsigned int rhs1580 = ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT___nestedWb_b_toN_T_2) 
                   & (0U == (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__bc_mshr_io_tasks_dir_write_bits_data_state)))) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_2__DOT___GEN_4));
IData rhs1581 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_2__DOT___GEN_4);
vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_2__DOT__meta_reg_hit 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_2__DOT__change_meta)
            ? rhs1580
            : rhs1581);
    if (vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__mshrAlloc_io_alloc_2_valid) {
        IData rhs1582 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__buffers__DOT__bundleOut_0_c_q__DOT__ram_param_io_deq_bits_MPORT_data);
IData rhs1583 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__mshrAlloc__DOT___request_bits_T_param);
vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_2__DOT__req_param 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sinkC_io_alloc_valid)
                ? rhs1582
                : rhs1583);
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__resetGen__DOT__io_out_REG_1) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__buffer__DOT__bundleOut_0_c_q__DOT__maybe_full = 0U;
    } else if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__buffer__DOT__bundleOut_0_c_q__DOT__do_enq) 
                != (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__buffer__DOT__bundleOut_0_c_q__DOT__do_deq))) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__buffer__DOT__bundleOut_0_c_q__DOT__maybe_full 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__buffer__DOT__bundleOut_0_c_q__DOT__do_enq;
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ptw__DOT__ptw__DOT__cache__DOT___cache_read_valid_T) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ptw__DOT__ptw__DOT__cache__DOT__l2_vidx_1 
            = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ptw__DOT__ptw__DOT__cache__DOT___GEN_11) 
                     >> 1U));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__resetGen__DOT__io_out_REG_1) {
        vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_8__DOT__bundleOut_0_a_q__DOT__maybe_full = 0U;
    } else if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_8__DOT__bundleOut_0_a_q__DOT__do_enq) 
                != (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_8__DOT__bundleOut_0_a_q__DOT__do_deq))) {
        vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_8__DOT__bundleOut_0_a_q__DOT__maybe_full 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_8__DOT__bundleOut_0_a_q__DOT__do_enq;
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__pipelineConnect_2__DOT__leftFire) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__pipelineConnect_2__DOT__io_out_bits_r_cf_storeSetHit 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__ssit__DOT__valid_sram__DOT__data_io_rdata_0_MPORT_data;
    }
    unsigned int rhs1584 = 1U;
IData rhs1585 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_3__DOT___GEN_7);
unsigned int rhs1586 = (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT___nestedWb_b_toN_T_2) 
                & (1U == (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__bc_mshr_io_tasks_dir_write_bits_data_state)))
                ? rhs1584 : rhs1585);
IData rhs1587 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_3__DOT___GEN_7);
vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_3__DOT__meta_reg_state 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_3__DOT__change_meta)
            ? rhs1586
            : rhs1587);
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_4_8 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_9_43) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_8_3));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_0_8 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_1_43) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o___05F3));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_2_8 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_5_43) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_4_3));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_6_8 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_13_43) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_12_3));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__iaesSboxMid_6_8 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_29_43) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_28_3));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__iaesSboxMid_4_8 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_25_43) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_24_3));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__iaesSboxMid_0_8 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_17_43) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_16_3));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__iaesSboxMid_2_8 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_21_43) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_20_3));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__r_73 
            = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__c53_371__DOT__CSA3_2_1__DOT__temp_0) 
                     >> 1U));
    }
    if ((1U & ((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__buffers_1__DOT__bundleIn_0_d_q__DOT__full)) 
               & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__buffers__DOT__bundleIn_0_d_q__DOT__empty))))) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__buffers_1__DOT__bundleIn_0_d_q__DOT__ram_sink__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__buffers__DOT__bundleIn_0_d_q__DOT__ram_sink
            [vlTOPp->SimTop__DOT__l_soc__DOT__buffers__DOT__bundleIn_0_d_q__DOT__value_1];
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__buffers_1__DOT__bundleIn_0_d_q__DOT__ram_sink__v0 = 1U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__buffers_1__DOT__bundleIn_0_d_q__DOT__ram_sink__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__buffers_1__DOT__bundleIn_0_d_q__DOT__value;
    }
    if ((1U & ((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__buffers_1__DOT__bundleIn_0_d_q__DOT__full)) 
               & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__buffers__DOT__bundleIn_0_d_q__DOT__empty))))) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__buffers_1__DOT__bundleIn_0_d_q__DOT__ram_echo_blockisdirty__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__buffers__DOT__bundleIn_0_d_q__DOT__ram_echo_blockisdirty
            [vlTOPp->SimTop__DOT__l_soc__DOT__buffers__DOT__bundleIn_0_d_q__DOT__value_1];
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__buffers_1__DOT__bundleIn_0_d_q__DOT__ram_echo_blockisdirty__v0 = 1U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__buffers_1__DOT__bundleIn_0_d_q__DOT__ram_echo_blockisdirty__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__buffers_1__DOT__bundleIn_0_d_q__DOT__value;
    }
    if ((1U & ((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__buffers_1__DOT__bundleIn_0_d_q__DOT__full)) 
               & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__buffers__DOT__bundleIn_0_d_q__DOT__empty))))) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__buffers_1__DOT__bundleIn_0_d_q__DOT__ram_param__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__buffers__DOT__bundleIn_0_d_q__DOT__ram_param
            [vlTOPp->SimTop__DOT__l_soc__DOT__buffers__DOT__bundleIn_0_d_q__DOT__value_1];
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__buffers_1__DOT__bundleIn_0_d_q__DOT__ram_param__v0 = 1U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__buffers_1__DOT__bundleIn_0_d_q__DOT__ram_param__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__buffers_1__DOT__bundleIn_0_d_q__DOT__value;
    }
    if ((1U & ((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__buffers_1__DOT__bundleIn_0_d_q__DOT__full)) 
               & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__buffers__DOT__bundleIn_0_d_q__DOT__empty))))) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__buffers_1__DOT__bundleIn_0_d_q__DOT__ram_data__v0[0U] 
            = vlTOPp->SimTop__DOT__l_soc__DOT__buffers__DOT__bundleIn_0_d_q__DOT__ram_data
            [vlTOPp->SimTop__DOT__l_soc__DOT__buffers__DOT__bundleIn_0_d_q__DOT__value_1][0U];
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__buffers_1__DOT__bundleIn_0_d_q__DOT__ram_data__v0[1U] 
            = vlTOPp->SimTop__DOT__l_soc__DOT__buffers__DOT__bundleIn_0_d_q__DOT__ram_data
            [vlTOPp->SimTop__DOT__l_soc__DOT__buffers__DOT__bundleIn_0_d_q__DOT__value_1][1U];
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__buffers_1__DOT__bundleIn_0_d_q__DOT__ram_data__v0[2U] 
            = vlTOPp->SimTop__DOT__l_soc__DOT__buffers__DOT__bundleIn_0_d_q__DOT__ram_data
            [vlTOPp->SimTop__DOT__l_soc__DOT__buffers__DOT__bundleIn_0_d_q__DOT__value_1][2U];
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__buffers_1__DOT__bundleIn_0_d_q__DOT__ram_data__v0[3U] 
            = vlTOPp->SimTop__DOT__l_soc__DOT__buffers__DOT__bundleIn_0_d_q__DOT__ram_data
            [vlTOPp->SimTop__DOT__l_soc__DOT__buffers__DOT__bundleIn_0_d_q__DOT__value_1][3U];
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__buffers_1__DOT__bundleIn_0_d_q__DOT__ram_data__v0[4U] 
            = vlTOPp->SimTop__DOT__l_soc__DOT__buffers__DOT__bundleIn_0_d_q__DOT__ram_data
            [vlTOPp->SimTop__DOT__l_soc__DOT__buffers__DOT__bundleIn_0_d_q__DOT__value_1][4U];
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__buffers_1__DOT__bundleIn_0_d_q__DOT__ram_data__v0[5U] 
            = vlTOPp->SimTop__DOT__l_soc__DOT__buffers__DOT__bundleIn_0_d_q__DOT__ram_data
            [vlTOPp->SimTop__DOT__l_soc__DOT__buffers__DOT__bundleIn_0_d_q__DOT__value_1][5U];
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__buffers_1__DOT__bundleIn_0_d_q__DOT__ram_data__v0[6U] 
            = vlTOPp->SimTop__DOT__l_soc__DOT__buffers__DOT__bundleIn_0_d_q__DOT__ram_data
            [vlTOPp->SimTop__DOT__l_soc__DOT__buffers__DOT__bundleIn_0_d_q__DOT__value_1][6U];
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__buffers_1__DOT__bundleIn_0_d_q__DOT__ram_data__v0[7U] 
            = vlTOPp->SimTop__DOT__l_soc__DOT__buffers__DOT__bundleIn_0_d_q__DOT__ram_data
            [vlTOPp->SimTop__DOT__l_soc__DOT__buffers__DOT__bundleIn_0_d_q__DOT__value_1][7U];
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__buffers_1__DOT__bundleIn_0_d_q__DOT__ram_data__v0 = 1U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__buffers_1__DOT__bundleIn_0_d_q__DOT__ram_data__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__buffers_1__DOT__bundleIn_0_d_q__DOT__value;
    }
    if ((1U & ((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__buffers_1__DOT__bundleIn_0_d_q__DOT__full)) 
               & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__buffers__DOT__bundleIn_0_d_q__DOT__empty))))) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__buffers_1__DOT__bundleIn_0_d_q__DOT__ram_corrupt__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__buffers__DOT__bundleIn_0_d_q__DOT__ram_corrupt
            [vlTOPp->SimTop__DOT__l_soc__DOT__buffers__DOT__bundleIn_0_d_q__DOT__value_1];
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__buffers_1__DOT__bundleIn_0_d_q__DOT__ram_corrupt__v0 = 1U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__buffers_1__DOT__bundleIn_0_d_q__DOT__ram_corrupt__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__buffers_1__DOT__bundleIn_0_d_q__DOT__value;
    }
    if ((1U & ((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__buffers_1__DOT__bundleIn_0_d_q__DOT__full)) 
               & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__buffers__DOT__bundleIn_0_d_q__DOT__empty))))) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__buffers_1__DOT__bundleIn_0_d_q__DOT__ram_denied__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__buffers__DOT__bundleIn_0_d_q__DOT__ram_denied
            [vlTOPp->SimTop__DOT__l_soc__DOT__buffers__DOT__bundleIn_0_d_q__DOT__value_1];
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__buffers_1__DOT__bundleIn_0_d_q__DOT__ram_denied__v0 = 1U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__buffers_1__DOT__bundleIn_0_d_q__DOT__ram_denied__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__buffers_1__DOT__bundleIn_0_d_q__DOT__value;
    }
    if ((1U & ((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__buffers_1__DOT__bundleIn_0_d_q__DOT__full)) 
               & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__buffers__DOT__bundleIn_0_d_q__DOT__empty))))) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__buffers_1__DOT__bundleIn_0_d_q__DOT__ram_opcode__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__buffers__DOT__bundleIn_0_d_q__DOT__ram_opcode
            [vlTOPp->SimTop__DOT__l_soc__DOT__buffers__DOT__bundleIn_0_d_q__DOT__value_1];
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__buffers_1__DOT__bundleIn_0_d_q__DOT__ram_opcode__v0 = 1U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__buffers_1__DOT__bundleIn_0_d_q__DOT__ram_opcode__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__buffers_1__DOT__bundleIn_0_d_q__DOT__value;
    }
    if ((1U & ((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__buffers_1__DOT__bundleIn_0_d_q__DOT__full)) 
               & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__buffers__DOT__bundleIn_0_d_q__DOT__empty))))) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__buffers_1__DOT__bundleIn_0_d_q__DOT__ram_size__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__buffers__DOT__bundleIn_0_d_q__DOT__ram_size
            [vlTOPp->SimTop__DOT__l_soc__DOT__buffers__DOT__bundleIn_0_d_q__DOT__value_1];
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__buffers_1__DOT__bundleIn_0_d_q__DOT__ram_size__v0 = 1U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__buffers_1__DOT__bundleIn_0_d_q__DOT__ram_size__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__buffers_1__DOT__bundleIn_0_d_q__DOT__value;
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__resetGen__DOT__io_out_REG_1) {
        vlTOPp->__Vdly__SimTop__DOT__l_soc__DOT__misc__DOT__buffers_4__DOT__bundleOut_0_a_q__DOT__value = 0U;
    } else if (vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_4__DOT__bundleOut_0_a_q__DOT__do_enq) {
        vlTOPp->__Vdly__SimTop__DOT__l_soc__DOT__misc__DOT__buffers_4__DOT__bundleOut_0_a_q__DOT__value 
            = (1U & ((IData)(1U) + (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_4__DOT__bundleOut_0_a_q__DOT__value)));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__iaesSboxMid_7_17 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_31_43) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_30_12));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__iaesSboxMid_5_17 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_27_43) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_26_12));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__iaesSboxMid_3_17 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_23_43) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_22_12));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__iaesSboxMid_1_17 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_19_43) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_18_12));
    }
    if ((1U & ((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__buffers_1__DOT__bundleIn_0_d_q__DOT__full)) 
               & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__buffers__DOT__bundleIn_0_d_q__DOT__empty))))) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__buffers_1__DOT__bundleIn_0_d_q__DOT__ram_source__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__buffers__DOT__bundleIn_0_d_q__DOT__ram_source
            [vlTOPp->SimTop__DOT__l_soc__DOT__buffers__DOT__bundleIn_0_d_q__DOT__value_1];
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__buffers_1__DOT__bundleIn_0_d_q__DOT__ram_source__v0 = 1U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__buffers_1__DOT__bundleIn_0_d_q__DOT__ram_source__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__buffers_1__DOT__bundleIn_0_d_q__DOT__value;
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule__DOT__r_16 
            = (1U & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule__DOT__pp_2[0U] 
                     >> 3U));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceD__DOT___s1_req_reg_T) {
        vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceD__DOT__s1_req_reg_off 
            = vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceD_io_task_bits_off;
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__r_104 
            = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__c53_384__DOT__CSA3_2_1__DOT__temp_0) 
                     >> 1U));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__r_99 
            = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__c53_382__DOT__CSA3_2_1__DOT__temp_0) 
                     >> 1U));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__r_89 
            = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__c53_378__DOT__CSA3_2_1__DOT__temp_0) 
                     >> 1U));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__r_94 
            = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__c53_380__DOT__CSA3_2_1__DOT__temp_0) 
                     >> 1U));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__resetGen__DOT__io_out_REG_1) {
        vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__widget__DOT__count = 0U;
    } else if (vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__widget__DOT___T) {
        unsigned int rhs1588 = 0U;
IData rhs1589 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__widget__DOT___count_T_1);
vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__widget__DOT__count 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__widget__DOT__last)
                ? rhs1588 : rhs1589);
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceD__DOT__s4_latch) {
        vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceD__DOT__s4_need_pb 
            = vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceD__DOT__pipe__DOT__stages_1__DOT__ram_needPb
            [0U];
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__r_424 
            = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__c53_513__DOT__CSA3_2_1__DOT__temp_0) 
                     >> 1U));
    }
    unsigned int rhs1590 = 1U;
IData rhs1591 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_2__DOT___GEN_7);
unsigned int rhs1592 = (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT___nestedWb_b_toN_T_2) 
                & (1U == (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__bc_mshr_io_tasks_dir_write_bits_data_state)))
                ? rhs1590 : rhs1591);
IData rhs1593 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_2__DOT___GEN_7);
vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_2__DOT__meta_reg_state 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_2__DOT__change_meta)
            ? rhs1592
            : rhs1593);
    if (vlTOPp->SimTop__DOT__l_soc__DOT__resetGen__DOT__io_out_REG_1) {
        vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__cork__DOT__state_1_2 = 0U;
    } else if ((1U & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__cork__DOT__beatsLeft_1)))) {
        vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__cork__DOT__state_1_2 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__cork__DOT__earlyWinner_1_2;
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__resetGen__DOT__io_out_REG_1) {
        vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__cork__DOT__state_1_1 = 0U;
    } else if ((1U & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__cork__DOT__beatsLeft_1)))) {
        vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__cork__DOT__state_1_1 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__cork__DOT__earlyWinner_1_1;
    }
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rat__DOT__intRat__DOT__t1_wSpec_4_data 
        = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rob__DOT__dispatchData__DOT__data_old_pdest_io_rdata_4_MPORT_data;
    if (vlTOPp->reset) {
        vlTOPp->__Vdly__SimTop__DOT__l_simMMIO__DOT__vga__DOT__fb__DOT__state = 0U;
    } else if ((0U == (IData)(vlTOPp->SimTop__DOT__l_simMMIO__DOT__vga__DOT__fb__DOT__state))) {
        if (vlTOPp->SimTop__DOT__l_simMMIO__DOT__vga__DOT__fb__DOT___T_1) {
            vlTOPp->__Vdly__SimTop__DOT__l_simMMIO__DOT__vga__DOT__fb__DOT__state = 2U;
        } else if (vlTOPp->SimTop__DOT__l_simMMIO__DOT__vga__DOT__fb__DOT___T) {
            vlTOPp->__Vdly__SimTop__DOT__l_simMMIO__DOT__vga__DOT__fb__DOT__state = 1U;
        }
    } else if ((1U == (IData)(vlTOPp->SimTop__DOT__l_simMMIO__DOT__vga__DOT__fb__DOT__state))) {
        if (((IData)(vlTOPp->SimTop__DOT__l_simMMIO__DOT__vga__DOT__fb__DOT___T_4) 
             & (IData)(vlTOPp->SimTop__DOT__l_simMMIO__DOT__vga__DOT__fb__DOT__in_r_bits_last))) {
            vlTOPp->__Vdly__SimTop__DOT__l_simMMIO__DOT__vga__DOT__fb__DOT__state = 0U;
        }
    } else {
        IData rhs1594 = (IData)(vlTOPp->SimTop__DOT__l_simMMIO__DOT__vga__DOT__fb__DOT___GEN_3);
IData rhs1595 = (IData)(vlTOPp->SimTop__DOT__l_simMMIO__DOT__vga__DOT__fb__DOT___GEN_5);
vlTOPp->__Vdly__SimTop__DOT__l_simMMIO__DOT__vga__DOT__fb__DOT__state 
            = ((2U == (IData)(vlTOPp->SimTop__DOT__l_simMMIO__DOT__vga__DOT__fb__DOT__state))
                ? rhs1594
                : rhs1595);
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__resetGen__DOT__io_out_REG_1) {
        vlTOPp->__Vdly__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__buffer__DOT__bundleIn_0_d_q__DOT__value = 0U;
    } else if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__buffer__DOT__bundleIn_0_d_q__DOT__do_enq) {
        vlTOPp->__Vdly__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__buffer__DOT__bundleIn_0_d_q__DOT__value 
            = (1U & ((IData)(1U) + (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__buffer__DOT__bundleIn_0_d_q__DOT__value)));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule__DOT__r_31 
            = (1U & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule__DOT__pp_3[0U] 
                     >> 4U));
    }
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rat__DOT__intRat__DOT__t1_wSpec_3_data 
        = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rob__DOT__dispatchData__DOT__data_old_pdest_io_rdata_3_MPORT_data;
    if (vlTOPp->reset) {
        vlTOPp->__Vdly__SimTop__DOT__l_soc__DOT__buffers__DOT__bundleIn_0_d_q__DOT__value = 0U;
    } else if (vlTOPp->SimTop__DOT__l_soc__DOT__buffers__DOT__bundleIn_0_d_q__DOT__do_enq) {
        vlTOPp->__Vdly__SimTop__DOT__l_soc__DOT__buffers__DOT__bundleIn_0_d_q__DOT__value 
            = (1U & ((IData)(1U) + (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__buffers__DOT__bundleIn_0_d_q__DOT__value)));
    }
    if (vlTOPp->reset) {
        vlTOPp->__Vdly__SimTop__DOT__l_soc__DOT__buffers__DOT__bundleIn_0_d_q__DOT__value_1 = 0U;
    } else if (vlTOPp->SimTop__DOT__l_soc__DOT__buffers__DOT__bundleIn_0_d_q__DOT__do_deq) {
        vlTOPp->__Vdly__SimTop__DOT__l_soc__DOT__buffers__DOT__bundleIn_0_d_q__DOT__value_1 
            = (1U & ((IData)(1U) + (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__buffers__DOT__bundleIn_0_d_q__DOT__value_1)));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule__DOT__r_2287 
            = (1U & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule__DOT__pp_31[1U] 
                     >> 0x1fU));
    }
    vlTOPp->SimTop__DOT__l_simMMIO__DOT__vga__DOT__bundleIn_0_r_valid_r 
        = ((~ (IData)(vlTOPp->reset)) & (IData)(vlTOPp->SimTop__DOT__l_simMMIO__DOT__vga__DOT___GEN_1));
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule__DOT__r_97 
            = (1U & vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule__DOT__pp_9[0U]);
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule__DOT__r_96 
            = (1U & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule__DOT__pp_8[0U] 
                     >> 2U));
    }
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__lsq__DOT__loadQueue__DOT__lastEnqCancel_REG_3 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__lsq__DOT__loadQueue_io_enq_req_3_valid) 
           & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__lsq__DOT__loadQueue__DOT__enqCancel_3));
    if (vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__rst) {
        vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__directory__DOT__dir__DOT__resetIdx = 0x3ffU;
    } else if ((1U & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__directory__DOT__dir__DOT__resetFinish)))) {
        vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__directory__DOT__dir__DOT__resetIdx 
            = vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__directory__DOT__dir__DOT___resetIdx_T_1;
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_4_14 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_9_44) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_8_5));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_0_14 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_1_44) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o___05F5));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_2_14 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_5_44) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_4_5));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_6_14 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_13_44) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_12_5));
    }
    if (vlTOPp->reset) {
        vlTOPp->SimTop__DOT__l_simMMIO__DOT__axi4xbar__DOT__readys_mask = 0x3fU;
    } else if (((IData)(vlTOPp->SimTop__DOT__l_simMMIO__DOT__axi4xbar__DOT__idle_6) 
                & (0U != (IData)(vlTOPp->SimTop__DOT__l_simMMIO__DOT__axi4xbar__DOT__readys_valid)))) {
        vlTOPp->SimTop__DOT__l_simMMIO__DOT__axi4xbar__DOT__readys_mask 
            = ((IData)(vlTOPp->SimTop__DOT__l_simMMIO__DOT__axi4xbar__DOT___readys_mask_T_6) 
               | (0x30U & ((IData)(vlTOPp->SimTop__DOT__l_simMMIO__DOT__axi4xbar__DOT___readys_mask_T_6) 
                           << 4U)));
    }
    if (vlTOPp->reset) {
        vlTOPp->SimTop__DOT__l_simMMIO__DOT__axi4xbar__DOT__state_6_0 = 0U;
    } else if (vlTOPp->SimTop__DOT__l_simMMIO__DOT__axi4xbar__DOT__idle_6) {
        vlTOPp->SimTop__DOT__l_simMMIO__DOT__axi4xbar__DOT__state_6_0 
            = vlTOPp->SimTop__DOT__l_simMMIO__DOT__axi4xbar__DOT__winner_6_0;
    }
    if (vlTOPp->reset) {
        vlTOPp->SimTop__DOT__l_simMMIO__DOT__axi4xbar__DOT__state_6_1 = 0U;
    } else if (vlTOPp->SimTop__DOT__l_simMMIO__DOT__axi4xbar__DOT__idle_6) {
        vlTOPp->SimTop__DOT__l_simMMIO__DOT__axi4xbar__DOT__state_6_1 
            = vlTOPp->SimTop__DOT__l_simMMIO__DOT__axi4xbar__DOT__winner_6_1;
    }
    if (vlTOPp->reset) {
        vlTOPp->SimTop__DOT__l_simMMIO__DOT__axi4xbar__DOT__state_6_2 = 0U;
    } else if (vlTOPp->SimTop__DOT__l_simMMIO__DOT__axi4xbar__DOT__idle_6) {
        vlTOPp->SimTop__DOT__l_simMMIO__DOT__axi4xbar__DOT__state_6_2 
            = vlTOPp->SimTop__DOT__l_simMMIO__DOT__axi4xbar__DOT__winner_6_2;
    }
    if (vlTOPp->reset) {
        vlTOPp->SimTop__DOT__l_simMMIO__DOT__axi4xbar__DOT__state_6_3 = 0U;
    } else if (vlTOPp->SimTop__DOT__l_simMMIO__DOT__axi4xbar__DOT__idle_6) {
        vlTOPp->SimTop__DOT__l_simMMIO__DOT__axi4xbar__DOT__state_6_3 
            = vlTOPp->SimTop__DOT__l_simMMIO__DOT__axi4xbar__DOT__winner_6_3;
    }
    if (vlTOPp->reset) {
        vlTOPp->SimTop__DOT__l_simMMIO__DOT__axi4xbar__DOT__state_6_4 = 0U;
    } else if (vlTOPp->SimTop__DOT__l_simMMIO__DOT__axi4xbar__DOT__idle_6) {
        vlTOPp->SimTop__DOT__l_simMMIO__DOT__axi4xbar__DOT__state_6_4 
            = vlTOPp->SimTop__DOT__l_simMMIO__DOT__axi4xbar__DOT__winner_6_4;
    }
    if (vlTOPp->reset) {
        vlTOPp->SimTop__DOT__l_simMMIO__DOT__axi4xbar__DOT__state_6_5 = 0U;
    } else if (vlTOPp->SimTop__DOT__l_simMMIO__DOT__axi4xbar__DOT__idle_6) {
        vlTOPp->SimTop__DOT__l_simMMIO__DOT__axi4xbar__DOT__state_6_5 
            = vlTOPp->SimTop__DOT__l_simMMIO__DOT__axi4xbar__DOT__winner_6_5;
    }
    if (((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__buffer__DOT__bundleIn_0_d_q__DOT__full)) 
         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__xbar_auto_in_0_d_valid))) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__buffer__DOT__bundleIn_0_d_q__DOT__ram_size__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffer__DOT__bundleIn_0_d_q__DOT__ram_size_io_deq_bits_MPORT_data;
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__buffer__DOT__bundleIn_0_d_q__DOT__ram_size__v0 = 1U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__buffer__DOT__bundleIn_0_d_q__DOT__ram_size__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__buffer__DOT__bundleIn_0_d_q__DOT__value;
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__resetGen__DOT__io_out_REG_1) {
        vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_2__DOT__bundleOut_0_a_q__DOT__maybe_full = 0U;
    } else if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_2__DOT__bundleOut_0_a_q__DOT__do_enq) 
                != (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_2__DOT__bundleOut_0_a_q__DOT__do_deq))) {
        vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_2__DOT__bundleOut_0_a_q__DOT__maybe_full 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_2__DOT__bundleOut_0_a_q__DOT__do_enq;
    }
    vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT__count_24 
        = (1U & ((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__resetGen__DOT__io_out_REG_1)) 
                 & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT___count_T_94) 
                    - (((IData)(((1ULL << (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                 >> 0x17U)) & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT__d_last)) 
                       & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT___dec_T_1)))));
    vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT__count_25 
        = (1U & ((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__resetGen__DOT__io_out_REG_1)) 
                 & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT___count_T_98) 
                    - (((IData)(((1ULL << (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                 >> 0x18U)) & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT__d_last)) 
                       & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT___dec_T_1)))));
    vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT__count_34 
        = (1U & ((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__resetGen__DOT__io_out_REG_1)) 
                 & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT___count_T_134) 
                    - (((IData)(((1ULL << (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                 >> 0x21U)) & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT__d_last)) 
                       & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT___dec_T_1)))));
    vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT__count_26 
        = (1U & ((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__resetGen__DOT__io_out_REG_1)) 
                 & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT___count_T_102) 
                    - (((IData)(((1ULL << (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                 >> 0x19U)) & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT__d_last)) 
                       & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT___dec_T_1)))));
    vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT__count_27 
        = (1U & ((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__resetGen__DOT__io_out_REG_1)) 
                 & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT___count_T_106) 
                    - (((IData)(((1ULL << (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                 >> 0x1aU)) & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT__d_last)) 
                       & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT___dec_T_1)))));
    vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT__count_28 
        = (1U & ((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__resetGen__DOT__io_out_REG_1)) 
                 & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT___count_T_110) 
                    - (((IData)(((1ULL << (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                 >> 0x1bU)) & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT__d_last)) 
                       & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT___dec_T_1)))));
    vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT__count_29 
        = (1U & ((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__resetGen__DOT__io_out_REG_1)) 
                 & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT___count_T_114) 
                    - (((IData)(((1ULL << (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                 >> 0x1cU)) & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT__d_last)) 
                       & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT___dec_T_1)))));
    vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT__count_33 
        = (1U & ((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__resetGen__DOT__io_out_REG_1)) 
                 & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT___count_T_130) 
                    - (((IData)(((1ULL << (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                 >> 0x20U)) & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT__d_last)) 
                       & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT___dec_T_1)))));
    vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT__count_31 
        = (1U & ((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__resetGen__DOT__io_out_REG_1)) 
                 & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT___count_T_122) 
                    - (((IData)(((1ULL << (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                 >> 0x1eU)) & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT__d_last)) 
                       & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT___dec_T_1)))));
    vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT__count_30 
        = (1U & ((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__resetGen__DOT__io_out_REG_1)) 
                 & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT___count_T_118) 
                    - (((IData)(((1ULL << (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                 >> 0x1dU)) & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT__d_last)) 
                       & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT___dec_T_1)))));
    vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT__count_32 
        = (1U & ((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__resetGen__DOT__io_out_REG_1)) 
                 & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT___count_T_126) 
                    - (((IData)(((1ULL << (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                 >> 0x1fU)) & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT__d_last)) 
                       & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT___dec_T_1)))));
    vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT__count_23 
        = (1U & ((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__resetGen__DOT__io_out_REG_1)) 
                 & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT___count_T_90) 
                    - (((IData)(((1ULL << (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                 >> 0x16U)) & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT__d_last)) 
                       & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT___dec_T_1)))));
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_0__DOT__array__DOT__array_RW0_en) 
         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_0__DOT__array__DOT__array_RW0_wmode))) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_0__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 
            = (0xfffU & vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_0__DOT__array__DOT__array__DOT__array_6_ext_RW0_wdata);
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_0__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 = 1U;
        vlTOPp->__Vdlyvlsb__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_0__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 = 0U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_0__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_0__DOT__array__DOT__array_RW0_addr;
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_0__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v1 
            = (0xfffU & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_0__DOT__array__DOT__array__DOT__array_6_ext_RW0_wdata 
                         >> 0xcU));
        vlTOPp->__Vdlyvlsb__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_0__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v1 = 0xcU;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_0__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v1 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_0__DOT__array__DOT__array_RW0_addr;
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_1__DOT__array__DOT__array_RW0_en) 
         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_1__DOT__array__DOT__array_RW0_wmode))) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_1__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 
            = (0xfffU & vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_1__DOT__array__DOT__array__DOT__array_6_ext_RW0_wdata);
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_1__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 = 1U;
        vlTOPp->__Vdlyvlsb__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_1__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 = 0U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_1__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_1__DOT__array__DOT__array_RW0_addr;
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_1__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v1 
            = (0xfffU & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_1__DOT__array__DOT__array__DOT__array_6_ext_RW0_wdata 
                         >> 0xcU));
        vlTOPp->__Vdlyvlsb__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_1__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v1 = 0xcU;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_1__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v1 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_1__DOT__array__DOT__array_RW0_addr;
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_2__DOT__array__DOT__array_RW0_en) 
         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_2__DOT__array__DOT__array_RW0_wmode))) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_2__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 
            = (0xfffU & vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_2__DOT__array__DOT__array__DOT__array_6_ext_RW0_wdata);
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_2__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 = 1U;
        vlTOPp->__Vdlyvlsb__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_2__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 = 0U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_2__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_2__DOT__array__DOT__array_RW0_addr;
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_2__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v1 
            = (0xfffU & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_2__DOT__array__DOT__array__DOT__array_6_ext_RW0_wdata 
                         >> 0xcU));
        vlTOPp->__Vdlyvlsb__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_2__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v1 = 0xcU;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_2__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v1 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_2__DOT__array__DOT__array_RW0_addr;
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_3__DOT__array__DOT__array_RW0_en) 
         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_3__DOT__array__DOT__array_RW0_wmode))) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_3__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 
            = (0xfffU & vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_3__DOT__array__DOT__array__DOT__array_6_ext_RW0_wdata);
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_3__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 = 1U;
        vlTOPp->__Vdlyvlsb__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_3__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 = 0U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_3__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_3__DOT__array__DOT__array_RW0_addr;
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_3__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v1 
            = (0xfffU & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_3__DOT__array__DOT__array__DOT__array_6_ext_RW0_wdata 
                         >> 0xcU));
        vlTOPp->__Vdlyvlsb__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_3__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v1 = 0xcU;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_3__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v1 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_3__DOT__array__DOT__array_RW0_addr;
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_4__DOT__array__DOT__array_RW0_en) 
         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_4__DOT__array__DOT__array_RW0_wmode))) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_4__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 
            = (0xfffU & vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_4__DOT__array__DOT__array__DOT__array_6_ext_RW0_wdata);
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_4__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 = 1U;
        vlTOPp->__Vdlyvlsb__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_4__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 = 0U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_4__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_4__DOT__array__DOT__array_RW0_addr;
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_4__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v1 
            = (0xfffU & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_4__DOT__array__DOT__array__DOT__array_6_ext_RW0_wdata 
                         >> 0xcU));
        vlTOPp->__Vdlyvlsb__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_4__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v1 = 0xcU;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_4__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v1 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_4__DOT__array__DOT__array_RW0_addr;
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_5__DOT__array__DOT__array_RW0_en) 
         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_5__DOT__array__DOT__array_RW0_wmode))) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_5__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 
            = (0xfffU & vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_5__DOT__array__DOT__array__DOT__array_6_ext_RW0_wdata);
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_5__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 = 1U;
        vlTOPp->__Vdlyvlsb__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_5__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 = 0U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_5__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_5__DOT__array__DOT__array_RW0_addr;
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_5__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v1 
            = (0xfffU & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_5__DOT__array__DOT__array__DOT__array_6_ext_RW0_wdata 
                         >> 0xcU));
        vlTOPp->__Vdlyvlsb__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_5__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v1 = 0xcU;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_5__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v1 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_5__DOT__array__DOT__array_RW0_addr;
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_6__DOT__array__DOT__array_RW0_en) 
         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_6__DOT__array__DOT__array_RW0_wmode))) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_6__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 
            = (0xfffU & vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_6__DOT__array__DOT__array__DOT__array_6_ext_RW0_wdata);
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_6__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 = 1U;
        vlTOPp->__Vdlyvlsb__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_6__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 = 0U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_6__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_6__DOT__array__DOT__array_RW0_addr;
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_6__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v1 
            = (0xfffU & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_6__DOT__array__DOT__array__DOT__array_6_ext_RW0_wdata 
                         >> 0xcU));
        vlTOPp->__Vdlyvlsb__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_6__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v1 = 0xcU;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_6__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v1 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_6__DOT__array__DOT__array_RW0_addr;
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_7__DOT__array__DOT__array_RW0_en) 
         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_7__DOT__array__DOT__array_RW0_wmode))) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_7__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 
            = (0xfffU & vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_7__DOT__array__DOT__array__DOT__array_6_ext_RW0_wdata);
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_7__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 = 1U;
        vlTOPp->__Vdlyvlsb__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_7__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 = 0U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_7__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_7__DOT__array__DOT__array_RW0_addr;
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_7__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v1 
            = (0xfffU & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_7__DOT__array__DOT__array__DOT__array_6_ext_RW0_wdata 
                         >> 0xcU));
        vlTOPp->__Vdlyvlsb__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_7__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v1 = 0xcU;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_7__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v1 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0__DOT__table_banks_7__DOT__array__DOT__array_RW0_addr;
    }
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_3__DOT__tables_0_io_update_pc_REG 
        = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_pc_mem__DOT__data_startAddr_io_rdata_9_MPORT_data;
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_3__DOT__tables_1_io_update_pc_REG 
        = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_pc_mem__DOT__data_startAddr_io_rdata_9_MPORT_data;
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ptw__DOT__ptw__DOT__cache__DOT___cache_read_valid_T) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ptw__DOT__ptw__DOT__cache__DOT__l2_vidx_2 
            = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ptw__DOT__ptw__DOT__cache__DOT___GEN_11) 
                     >> 2U));
    }
    IData rhs1596 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename_io_out_1_bits_pdest);
IData rhs1597 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rob_io_commits_info_1_old_pdest);
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rat__DOT__intRat__DOT__t1_wSpec_1_data 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename_io_intRenamePorts_1_wen)
            ? rhs1596
            : rhs1597);
    __Vtemp2104[0U] = (__Vconst1942[0U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[3U] 
                                              >> 4U)));
    __Vtemp2104[1U] = (__Vconst1942[1U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                              >> 4U)));
    __Vtemp2104[2U] = (__Vconst1942[2U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                              >> 4U)));
    __Vtemp2104[3U] = (__Vconst1942[3U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                              >> 4U)));
    __Vtemp2104[4U] = (__Vconst1942[4U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                              >> 4U)));
    __Vtemp2104[5U] = (__Vconst1942[5U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                              >> 4U)));
    __Vtemp2104[6U] = (__Vconst1942[6U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                              >> 4U)));
    __Vtemp2104[7U] = (__Vconst1942[7U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                              >> 4U)));
    __Vtemp2104[8U] = (__Vconst1942[8U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                              >> 4U)));
    __Vtemp2104[9U] = (__Vconst1942[9U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                              >> 4U)));
    __Vtemp2104[0xaU] = (__Vconst1942[0xaU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                                  >> 4U)));
    __Vtemp2104[0xbU] = (__Vconst1942[0xbU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                  >> 4U)));
    __Vtemp2104[0xcU] = (__Vconst1942[0xcU] & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                               >> 4U));
    VL_EXTEND_WW(512,412, __Vtemp2105, __Vtemp2104);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1_io_update_oldCtrs_1_REG 
        = (7U & ((__Vtemp2105[3U] << 0x13U) | (__Vtemp2105[2U] 
                                               >> 0xdU)));
    __Vtemp2107[0U] = (__Vconst1942[0U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[3U] 
                                              >> 4U)));
    __Vtemp2107[1U] = (__Vconst1942[1U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                              >> 4U)));
    __Vtemp2107[2U] = (__Vconst1942[2U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                              >> 4U)));
    __Vtemp2107[3U] = (__Vconst1942[3U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                              >> 4U)));
    __Vtemp2107[4U] = (__Vconst1942[4U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                              >> 4U)));
    __Vtemp2107[5U] = (__Vconst1942[5U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                              >> 4U)));
    __Vtemp2107[6U] = (__Vconst1942[6U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                              >> 4U)));
    __Vtemp2107[7U] = (__Vconst1942[7U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                              >> 4U)));
    __Vtemp2107[8U] = (__Vconst1942[8U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                              >> 4U)));
    __Vtemp2107[9U] = (__Vconst1942[9U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                              >> 4U)));
    __Vtemp2107[0xaU] = (__Vconst1942[0xaU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                                  >> 4U)));
    __Vtemp2107[0xbU] = (__Vconst1942[0xbU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                  >> 4U)));
    __Vtemp2107[0xcU] = (__Vconst1942[0xcU] & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                               >> 4U));
    VL_EXTEND_WW(512,412, __Vtemp2108, __Vtemp2107);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3_io_update_oldCtrs_1_REG 
        = (7U & ((__Vtemp2108[3U] << 0x13U) | (__Vtemp2108[2U] 
                                               >> 0xdU)));
    __Vtemp2110[0U] = (__Vconst1942[0U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[3U] 
                                              >> 4U)));
    __Vtemp2110[1U] = (__Vconst1942[1U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                              >> 4U)));
    __Vtemp2110[2U] = (__Vconst1942[2U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                              >> 4U)));
    __Vtemp2110[3U] = (__Vconst1942[3U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                              >> 4U)));
    __Vtemp2110[4U] = (__Vconst1942[4U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                              >> 4U)));
    __Vtemp2110[5U] = (__Vconst1942[5U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                              >> 4U)));
    __Vtemp2110[6U] = (__Vconst1942[6U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                              >> 4U)));
    __Vtemp2110[7U] = (__Vconst1942[7U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                              >> 4U)));
    __Vtemp2110[8U] = (__Vconst1942[8U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                              >> 4U)));
    __Vtemp2110[9U] = (__Vconst1942[9U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                              >> 4U)));
    __Vtemp2110[0xaU] = (__Vconst1942[0xaU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                                  >> 4U)));
    __Vtemp2110[0xbU] = (__Vconst1942[0xbU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                  >> 4U)));
    __Vtemp2110[0xcU] = (__Vconst1942[0xcU] & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                               >> 4U));
    VL_EXTEND_WW(512,412, __Vtemp2111, __Vtemp2110);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0_io_update_oldCtrs_0_REG 
        = (7U & ((__Vtemp2111[3U] << 0x17U) | (__Vtemp2111[2U] 
                                               >> 9U)));
    __Vtemp2113[0U] = (__Vconst1942[0U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[3U] 
                                              >> 4U)));
    __Vtemp2113[1U] = (__Vconst1942[1U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                              >> 4U)));
    __Vtemp2113[2U] = (__Vconst1942[2U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                              >> 4U)));
    __Vtemp2113[3U] = (__Vconst1942[3U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                              >> 4U)));
    __Vtemp2113[4U] = (__Vconst1942[4U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                              >> 4U)));
    __Vtemp2113[5U] = (__Vconst1942[5U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                              >> 4U)));
    __Vtemp2113[6U] = (__Vconst1942[6U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                              >> 4U)));
    __Vtemp2113[7U] = (__Vconst1942[7U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                              >> 4U)));
    __Vtemp2113[8U] = (__Vconst1942[8U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                              >> 4U)));
    __Vtemp2113[9U] = (__Vconst1942[9U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                              >> 4U)));
    __Vtemp2113[0xaU] = (__Vconst1942[0xaU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                                  >> 4U)));
    __Vtemp2113[0xbU] = (__Vconst1942[0xbU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                  >> 4U)));
    __Vtemp2113[0xcU] = (__Vconst1942[0xcU] & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                               >> 4U));
    VL_EXTEND_WW(512,412, __Vtemp2114, __Vtemp2113);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3_io_update_oldCtrs_0_REG 
        = (7U & ((__Vtemp2114[3U] << 0x17U) | (__Vtemp2114[2U] 
                                               >> 9U)));
    __Vtemp2116[0U] = (__Vconst1942[0U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[3U] 
                                              >> 4U)));
    __Vtemp2116[1U] = (__Vconst1942[1U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                              >> 4U)));
    __Vtemp2116[2U] = (__Vconst1942[2U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                              >> 4U)));
    __Vtemp2116[3U] = (__Vconst1942[3U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                              >> 4U)));
    __Vtemp2116[4U] = (__Vconst1942[4U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                              >> 4U)));
    __Vtemp2116[5U] = (__Vconst1942[5U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                              >> 4U)));
    __Vtemp2116[6U] = (__Vconst1942[6U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                              >> 4U)));
    __Vtemp2116[7U] = (__Vconst1942[7U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                              >> 4U)));
    __Vtemp2116[8U] = (__Vconst1942[8U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                              >> 4U)));
    __Vtemp2116[9U] = (__Vconst1942[9U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                              >> 4U)));
    __Vtemp2116[0xaU] = (__Vconst1942[0xaU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                                  >> 4U)));
    __Vtemp2116[0xbU] = (__Vconst1942[0xbU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                  >> 4U)));
    __Vtemp2116[0xcU] = (__Vconst1942[0xcU] & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                               >> 4U));
    VL_EXTEND_WW(512,412, __Vtemp2117, __Vtemp2116);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2_io_update_oldCtrs_1_REG 
        = (7U & ((__Vtemp2117[3U] << 0x13U) | (__Vtemp2117[2U] 
                                               >> 0xdU)));
    __Vtemp2119[0U] = (__Vconst1942[0U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[3U] 
                                              >> 4U)));
    __Vtemp2119[1U] = (__Vconst1942[1U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                              >> 4U)));
    __Vtemp2119[2U] = (__Vconst1942[2U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                              >> 4U)));
    __Vtemp2119[3U] = (__Vconst1942[3U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                              >> 4U)));
    __Vtemp2119[4U] = (__Vconst1942[4U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                              >> 4U)));
    __Vtemp2119[5U] = (__Vconst1942[5U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                              >> 4U)));
    __Vtemp2119[6U] = (__Vconst1942[6U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                              >> 4U)));
    __Vtemp2119[7U] = (__Vconst1942[7U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                              >> 4U)));
    __Vtemp2119[8U] = (__Vconst1942[8U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                              >> 4U)));
    __Vtemp2119[9U] = (__Vconst1942[9U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                              >> 4U)));
    __Vtemp2119[0xaU] = (__Vconst1942[0xaU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                                  >> 4U)));
    __Vtemp2119[0xbU] = (__Vconst1942[0xbU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                  >> 4U)));
    __Vtemp2119[0xcU] = (__Vconst1942[0xcU] & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                               >> 4U));
    VL_EXTEND_WW(512,412, __Vtemp2120, __Vtemp2119);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_0_io_update_oldCtrs_1_REG 
        = (7U & ((__Vtemp2120[3U] << 0x13U) | (__Vtemp2120[2U] 
                                               >> 0xdU)));
    __Vtemp2122[0U] = (__Vconst1942[0U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[3U] 
                                              >> 4U)));
    __Vtemp2122[1U] = (__Vconst1942[1U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                              >> 4U)));
    __Vtemp2122[2U] = (__Vconst1942[2U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                              >> 4U)));
    __Vtemp2122[3U] = (__Vconst1942[3U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                              >> 4U)));
    __Vtemp2122[4U] = (__Vconst1942[4U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                              >> 4U)));
    __Vtemp2122[5U] = (__Vconst1942[5U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                              >> 4U)));
    __Vtemp2122[6U] = (__Vconst1942[6U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                              >> 4U)));
    __Vtemp2122[7U] = (__Vconst1942[7U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                              >> 4U)));
    __Vtemp2122[8U] = (__Vconst1942[8U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                              >> 4U)));
    __Vtemp2122[9U] = (__Vconst1942[9U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                              >> 4U)));
    __Vtemp2122[0xaU] = (__Vconst1942[0xaU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                                  >> 4U)));
    __Vtemp2122[0xbU] = (__Vconst1942[0xbU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                  >> 4U)));
    __Vtemp2122[0xcU] = (__Vconst1942[0xcU] & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                               >> 4U));
    VL_EXTEND_WW(512,412, __Vtemp2123, __Vtemp2122);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1_io_update_oldCtrs_0_REG 
        = (7U & ((__Vtemp2123[3U] << 0x17U) | (__Vtemp2123[2U] 
                                               >> 9U)));
    __Vtemp2125[0U] = (__Vconst1942[0U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[3U] 
                                              >> 4U)));
    __Vtemp2125[1U] = (__Vconst1942[1U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[4U] 
                                              >> 4U)));
    __Vtemp2125[2U] = (__Vconst1942[2U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[5U] 
                                              >> 4U)));
    __Vtemp2125[3U] = (__Vconst1942[3U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[6U] 
                                              >> 4U)));
    __Vtemp2125[4U] = (__Vconst1942[4U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[7U] 
                                              >> 4U)));
    __Vtemp2125[5U] = (__Vconst1942[5U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[8U] 
                                              >> 4U)));
    __Vtemp2125[6U] = (__Vconst1942[6U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[9U] 
                                              >> 4U)));
    __Vtemp2125[7U] = (__Vconst1942[7U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xaU] 
                                              >> 4U)));
    __Vtemp2125[8U] = (__Vconst1942[8U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xbU] 
                                              >> 4U)));
    __Vtemp2125[9U] = (__Vconst1942[9U] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                            << 0x1cU) 
                                           | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xcU] 
                                              >> 4U)));
    __Vtemp2125[0xaU] = (__Vconst1942[0xaU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xdU] 
                                                  >> 4U)));
    __Vtemp2125[0xbU] = (__Vconst1942[0xbU] & ((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                                << 0x1cU) 
                                               | (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xeU] 
                                                  >> 4U)));
    __Vtemp2125[0xcU] = (__Vconst1942[0xcU] & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram_io_r_resp_data_0_meta[0xfU] 
                                               >> 4U));
    VL_EXTEND_WW(512,412, __Vtemp2126, __Vtemp2125);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2_io_update_oldCtrs_0_REG 
        = (7U & ((__Vtemp2126[3U] << 0x17U) | (__Vtemp2126[2U] 
                                               >> 9U)));
    unsigned int rhs1598 = ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT___nestedWb_b_toN_T_2) 
                   & (0U == (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__bc_mshr_io_tasks_dir_write_bits_data_state)))) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_0__DOT___GEN_4));
IData rhs1599 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_0__DOT___GEN_4);
vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_0__DOT__meta_reg_hit 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_0__DOT__change_meta)
            ? rhs1598
            : rhs1599);
    unsigned int rhs1600 = ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT___nestedWb_b_toN_T_2) 
                   & (0U == (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__bc_mshr_io_tasks_dir_write_bits_data_state)))) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_1__DOT___GEN_4));
IData rhs1601 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_1__DOT___GEN_4);
vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_1__DOT__meta_reg_hit 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_1__DOT__change_meta)
            ? rhs1600
            : rhs1601);
    if (((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__buffers_4__DOT__bundleOut_0_a_q__DOT__full)) 
         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__xbar_1_auto_out_0_a_valid))) {
        unsigned long long rhs1602 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__buffers__DOT__bundleOut_0_a_q__DOT__ram_address_io_deq_bits_MPORT_data;
unsigned long long rhs1603 = 0ULL;
unsigned long long rhs1604 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__buffers_2__DOT__bundleOut_0_a_q__DOT__ram_address_io_deq_bits_MPORT_data;
unsigned long long rhs1605 = 0ULL;
vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__buffers_4__DOT__bundleOut_0_a_q__DOT__ram_address__v0 
            = (0x3fffffffU & ((IData)(((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__xbar_1__DOT__muxStateEarly___05F0)
                                        ? rhs1602
                                        : rhs1603)) | (IData)(
                                                           ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__xbar_1__DOT__muxStateEarly___05F1)
                                                             ? rhs1604
                                                             : rhs1605))));
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__buffers_4__DOT__bundleOut_0_a_q__DOT__ram_address__v0 = 1U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__buffers_4__DOT__bundleOut_0_a_q__DOT__ram_address__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__buffers_4__DOT__bundleOut_0_a_q__DOT__value;
    }
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__ldu_0__DOT__io_replace_access_bits_way_REG 
        = (((IData)((0U != (0xfU & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__ldu_0__DOT__s1_tag_match_way) 
                                    >> 4U)))) << 2U) 
           | (((IData)((0U != (3U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__ldu_0__DOT___io_replace_access_bits_way_T_1) 
                                     >> 2U)))) << 1U) 
              | (IData)((0U != (0xaU & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__ldu_0__DOT___io_replace_access_bits_way_T_1))))));
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule__DOT__r_10 
            = (1U & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule__DOT__pp[0U] 
                     >> 4U));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule__DOT__r_11 
            = (1U & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule__DOT__pp_1[0U] 
                     >> 4U));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__r_69 
            = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__c32_37__DOT__temp_0) 
                     >> 1U));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_5_6 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_11_40) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_10_17));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_3_6 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_7_40) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_6_17));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_1_6 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_3_40) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_2_17));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_7_6 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_15_40) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_14_17));
    }
    if (((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__l1i_to_l2_buffer__DOT__bundleOut_0_a_q__DOT__full)) 
         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__icache__DOT__missUnit_io_mem_acquire_valid))) {
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__l1i_to_l2_buffer__DOT__bundleOut_0_a_q__DOT__ram_param__v0 = 1U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__l1i_to_l2_buffer__DOT__bundleOut_0_a_q__DOT__ram_param__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__l1i_to_l2_buffer__DOT__bundleOut_0_a_q__DOT__value;
    }
    if (((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__l1i_to_l2_buffer__DOT__bundleOut_0_a_q__DOT__full)) 
         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__icache__DOT__missUnit_io_mem_acquire_valid))) {
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__l1i_to_l2_buffer__DOT__bundleOut_0_a_q__DOT__ram_data__v0 = 1U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__l1i_to_l2_buffer__DOT__bundleOut_0_a_q__DOT__ram_data__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__l1i_to_l2_buffer__DOT__bundleOut_0_a_q__DOT__value;
    }
    if (((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__l1i_to_l2_buffer__DOT__bundleOut_0_a_q__DOT__full)) 
         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__icache__DOT__missUnit_io_mem_acquire_valid))) {
        unsigned int rhs1606 = 1U;
unsigned int rhs1607 = 0U;
vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__l1i_to_l2_buffer__DOT__bundleOut_0_a_q__DOT__ram_source__v0 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__icache__DOT__missUnit__DOT__muxStateEarly___05F1)
                ? rhs1606 : rhs1607);
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__l1i_to_l2_buffer__DOT__bundleOut_0_a_q__DOT__ram_source__v0 = 1U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__l1i_to_l2_buffer__DOT__bundleOut_0_a_q__DOT__ram_source__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__l1i_to_l2_buffer__DOT__bundleOut_0_a_q__DOT__value;
    }
    if (((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__l1i_to_l2_buffer__DOT__bundleOut_0_a_q__DOT__full)) 
         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__icache__DOT__missUnit_io_mem_acquire_valid))) {
        unsigned int rhs1608 = 0xffffffffU;
unsigned int rhs1609 = 0U;
unsigned int rhs1610 = 0xffffffffU;
unsigned int rhs1611 = 0U;
vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__l1i_to_l2_buffer__DOT__bundleOut_0_a_q__DOT__ram_mask__v0 
            = (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__icache__DOT__missUnit__DOT__muxStateEarly___05F0)
                 ? rhs1608 : rhs1609) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__icache__DOT__missUnit__DOT__muxStateEarly___05F1)
                                         ? rhs1610
                                         : rhs1611));
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__l1i_to_l2_buffer__DOT__bundleOut_0_a_q__DOT__ram_mask__v0 = 1U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__l1i_to_l2_buffer__DOT__bundleOut_0_a_q__DOT__ram_mask__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__l1i_to_l2_buffer__DOT__bundleOut_0_a_q__DOT__value;
    }
    if (((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__l1i_to_l2_buffer__DOT__bundleOut_0_a_q__DOT__full)) 
         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__icache__DOT__missUnit_io_mem_acquire_valid))) {
        unsigned int rhs1612 = 6U;
unsigned int rhs1613 = 0U;
unsigned int rhs1614 = 6U;
unsigned int rhs1615 = 0U;
vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__l1i_to_l2_buffer__DOT__bundleOut_0_a_q__DOT__ram_opcode__v0 
            = (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__icache__DOT__missUnit__DOT__muxStateEarly___05F0)
                 ? rhs1612 : rhs1613) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__icache__DOT__missUnit__DOT__muxStateEarly___05F1)
                                ? rhs1614 : rhs1615));
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__l1i_to_l2_buffer__DOT__bundleOut_0_a_q__DOT__ram_opcode__v0 = 1U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__l1i_to_l2_buffer__DOT__bundleOut_0_a_q__DOT__ram_opcode__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__l1i_to_l2_buffer__DOT__bundleOut_0_a_q__DOT__value;
    }
    if (((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__l1i_to_l2_buffer__DOT__bundleOut_0_a_q__DOT__full)) 
         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__icache__DOT__missUnit_io_mem_acquire_valid))) {
        unsigned int rhs1616 = 6U;
unsigned int rhs1617 = 0U;
unsigned int rhs1618 = 6U;
unsigned int rhs1619 = 0U;
vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__l1i_to_l2_buffer__DOT__bundleOut_0_a_q__DOT__ram_size__v0 
            = (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__icache__DOT__missUnit__DOT__muxStateEarly___05F0)
                 ? rhs1616 : rhs1617) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__icache__DOT__missUnit__DOT__muxStateEarly___05F1)
                                ? rhs1618 : rhs1619));
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__l1i_to_l2_buffer__DOT__bundleOut_0_a_q__DOT__ram_size__v0 = 1U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__l1i_to_l2_buffer__DOT__bundleOut_0_a_q__DOT__ram_size__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__l1i_to_l2_buffer__DOT__bundleOut_0_a_q__DOT__value;
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_5_3 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_11_45) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_10_20));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_3_3 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_7_45) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_6_20));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_1_3 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_3_45) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_2_20));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_7_3 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_15_45) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_14_20));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule__DOT__r_179 
            = (1U & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule__DOT__pp_12[0U] 
                     >> 1U));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule__DOT__r_166 
            = (1U & vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule__DOT__pp_12[0U]);
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_5_2 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_11_42) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_10_11));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_3_2 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_7_42) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_6_11));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_1_2 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_3_42) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_2_11));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_7_2 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_15_42) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_14_11));
    }
    if ((1U & ((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_4__DOT__bundleOut_0_a_q__DOT__full)) 
               & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_5__DOT__bundleOut_0_a_q__DOT__empty))))) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__misc__DOT__buffers_4__DOT__bundleOut_0_a_q__DOT__ram_opcode__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_5__DOT__bundleOut_0_a_q__DOT__ram_opcode
            [vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_5__DOT__bundleOut_0_a_q__DOT__value_1];
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__misc__DOT__buffers_4__DOT__bundleOut_0_a_q__DOT__ram_opcode__v0 = 1U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__misc__DOT__buffers_4__DOT__bundleOut_0_a_q__DOT__ram_opcode__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_4__DOT__bundleOut_0_a_q__DOT__value;
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT__queue_arw_deq__DOT__maybe_full)
          ? (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT__queue_arw_deq__DOT___do_enq_T)
          : (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT__queue_arw_deq__DOT___GEN_20))) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_addr__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_2__DOT__bundleOut_0_a_q__DOT__ram_address_io_deq_bits_MPORT_data;
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_addr__v0 = 1U;
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT__queue_arw_deq__DOT__maybe_full)
          ? (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT__queue_arw_deq__DOT___do_enq_T)
          : (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT__queue_arw_deq__DOT___GEN_20))) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_echo_tl_state_size__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_2__DOT__bundleOut_0_a_q__DOT__ram_size_io_deq_bits_MPORT_data;
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_echo_tl_state_size__v0 = 1U;
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT__queue_arw_deq__DOT__maybe_full)
          ? (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT__queue_arw_deq__DOT___do_enq_T)
          : (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT__queue_arw_deq__DOT___GEN_20))) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_len__v0 
            = (0xffU & (~ (0x7fffU & (((IData)(0x1fffU) 
                                       << (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_2__DOT__bundleOut_0_a_q__DOT__ram_size_io_deq_bits_MPORT_data)) 
                                      >> 5U))));
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_len__v0 = 1U;
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dtlb_st_tlb_st_1__DOT__validRegVec_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__PMPChecker_3__DOT__io_resp_r_mmio 
            = (1U & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__PMPChecker_3__DOT__res_pma_cfg_c)));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_5_0 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_11_38) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_10_7));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_3_0 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_7_38) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_6_7));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_1_0 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_3_38) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_2_7));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_7_0 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_15_38) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_14_7));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__r_117 
            = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__c22_38__DOT__temp_0) 
                     >> 1U));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__r_116 
            = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__c53_389__DOT__CSA3_2_1__DOT__temp_0) 
                     >> 1U));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ptw__DOT__ptw__DOT__cache__DOT___cache_read_valid_T) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ptw__DOT__ptw__DOT__cache__DOT__l2_vidx_0 
            = (1U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ptw__DOT__ptw__DOT__cache__DOT___GEN_11));
    }
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__icache__DOT__metaArray__DOT__tagArrays_0__DOT__array__DOT__array_ext__DOT__RW0_random[0U] 
        = VL_RANDOM_I(32);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__icache__DOT__metaArray__DOT__tagArrays_0__DOT__array__DOT__array_ext__DOT__RW0_random[1U] 
        = VL_RANDOM_I(32);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__icache__DOT__metaArray__DOT__tagArrays_0__DOT__array__DOT__array_ext__DOT__RW0_random[2U] 
        = VL_RANDOM_I(32);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__icache__DOT__metaArray__DOT__tagArrays_0__DOT__array__DOT__array_ext__DOT__RW0_random[3U] 
        = VL_RANDOM_I(32);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__icache__DOT__metaArray__DOT__tagArrays_0__DOT__array__DOT__array_ext__DOT__RW0_random[4U] 
        = VL_RANDOM_I(32);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__icache__DOT__metaArray__DOT__tagArrays_0__DOT__array__DOT__array_ext__DOT__RW0_random[5U] 
        = (IData)((((QData)((IData)(VL_RANDOM_I(32))) 
                    << 0x20U) | (QData)((IData)(VL_RANDOM_I(32)))));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__icache__DOT__metaArray__DOT__tagArrays_0__DOT__array__DOT__array_ext__DOT__RW0_random[6U] 
        = (IData)(((((QData)((IData)(VL_RANDOM_I(32))) 
                     << 0x20U) | (QData)((IData)(VL_RANDOM_I(32)))) 
                   >> 0x20U));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__icache__DOT__metaArray__DOT__tagArrays_1__DOT__array__DOT__array_ext__DOT__RW0_random[0U] 
        = VL_RANDOM_I(32);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__icache__DOT__metaArray__DOT__tagArrays_1__DOT__array__DOT__array_ext__DOT__RW0_random[1U] 
        = VL_RANDOM_I(32);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__icache__DOT__metaArray__DOT__tagArrays_1__DOT__array__DOT__array_ext__DOT__RW0_random[2U] 
        = VL_RANDOM_I(32);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__icache__DOT__metaArray__DOT__tagArrays_1__DOT__array__DOT__array_ext__DOT__RW0_random[3U] 
        = VL_RANDOM_I(32);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__icache__DOT__metaArray__DOT__tagArrays_1__DOT__array__DOT__array_ext__DOT__RW0_random[4U] 
        = VL_RANDOM_I(32);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__icache__DOT__metaArray__DOT__tagArrays_1__DOT__array__DOT__array_ext__DOT__RW0_random[5U] 
        = (IData)((((QData)((IData)(VL_RANDOM_I(32))) 
                    << 0x20U) | (QData)((IData)(VL_RANDOM_I(32)))));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__icache__DOT__metaArray__DOT__tagArrays_1__DOT__array__DOT__array_ext__DOT__RW0_random[6U] 
        = (IData)(((((QData)((IData)(VL_RANDOM_I(32))) 
                     << 0x20U) | (QData)((IData)(VL_RANDOM_I(32)))) 
                   >> 0x20U));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__icache__DOT__metaArray__DOT__tagArrays_0__DOT__array__DOT__array_ext__DOT__reg_RW0_ren 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__icache__DOT__metaArray__DOT__tagArrays_0__DOT__array_RW0_en) 
           & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__icache__DOT__metaArray__DOT__tagArrays_0__DOT__array_RW0_wmode)));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__icache__DOT__metaArray__DOT__tagArrays_1__DOT__array__DOT__array_ext__DOT__reg_RW0_ren 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__icache__DOT__metaArray__DOT__tagArrays_1__DOT__array_RW0_en) 
           & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__icache__DOT__metaArray__DOT__tagArrays_1__DOT__array_RW0_wmode)));
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__icache__DOT__metaArray__DOT__tagArrays_0__DOT__array_RW0_en) 
         & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__icache__DOT__metaArray__DOT__tagArrays_0__DOT__array_RW0_wmode)))) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__icache__DOT__metaArray__DOT__tagArrays_0__DOT__array__DOT__array_ext__DOT__reg_RW0_addr 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__icache__DOT__metaArray__DOT__tagArrays_0__DOT__array_RW0_addr;
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__icache__DOT__metaArray__DOT__tagArrays_1__DOT__array_RW0_en) 
         & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__icache__DOT__metaArray__DOT__tagArrays_1__DOT__array_RW0_wmode)))) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__icache__DOT__metaArray__DOT__tagArrays_1__DOT__array__DOT__array_ext__DOT__reg_RW0_addr 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__icache__DOT__metaArray__DOT__tagArrays_1__DOT__array_RW0_addr;
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__r_456 
            = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__c53_522__DOT__CSA3_2_1__DOT__temp_0) 
                     >> 1U));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_3_17 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_7_43) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_6_12));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_1_17 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_3_43) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_2_12));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_5_17 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_11_43) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_10_12));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_7_17 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_15_43) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_14_12));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__mshrAlloc_io_alloc_0_valid) {
        IData rhs1620 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sinkC_io_alloc_bits_bufIdx);
IData rhs1621 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__mshrAlloc__DOT___request_bits_T_bufIdx);
vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_0__DOT__req_bufIdx 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sinkC_io_alloc_valid)
                ? rhs1620
                : rhs1621);
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__mshrAlloc_io_alloc_1_valid) {
        IData rhs1622 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sinkC_io_alloc_bits_bufIdx);
IData rhs1623 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__mshrAlloc__DOT___request_bits_T_bufIdx);
vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_1__DOT__req_bufIdx 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sinkC_io_alloc_valid)
                ? rhs1622
                : rhs1623);
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__mshrAlloc_io_alloc_2_valid) {
        IData rhs1624 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sinkC_io_alloc_bits_bufIdx);
IData rhs1625 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__mshrAlloc__DOT___request_bits_T_bufIdx);
vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_2__DOT__req_bufIdx 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sinkC_io_alloc_valid)
                ? rhs1624
                : rhs1625);
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__mshrAlloc_io_alloc_3_valid) {
        IData rhs1626 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sinkC_io_alloc_bits_bufIdx);
IData rhs1627 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__mshrAlloc__DOT___request_bits_T_bufIdx);
vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_3__DOT__req_bufIdx 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sinkC_io_alloc_valid)
                ? rhs1626
                : rhs1627);
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__mshrAlloc_io_alloc_4_valid) {
        IData rhs1628 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sinkC_io_alloc_bits_bufIdx);
IData rhs1629 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__mshrAlloc__DOT___request_bits_T_bufIdx);
vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_4__DOT__req_bufIdx 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sinkC_io_alloc_valid)
                ? rhs1628
                : rhs1629);
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__mshrAlloc_io_alloc_5_valid) {
        IData rhs1630 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sinkC_io_alloc_bits_bufIdx);
IData rhs1631 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__mshrAlloc__DOT___request_bits_T_bufIdx);
vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_5__DOT__req_bufIdx 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sinkC_io_alloc_valid)
                ? rhs1630
                : rhs1631);
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__mshrAlloc_io_alloc_6_valid) {
        IData rhs1632 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sinkC_io_alloc_bits_bufIdx);
IData rhs1633 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__mshrAlloc__DOT___request_bits_T_bufIdx);
vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_6__DOT__req_bufIdx 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sinkC_io_alloc_valid)
                ? rhs1632
                : rhs1633);
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__mshrAlloc_io_alloc_7_valid) {
        IData rhs1634 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sinkC_io_alloc_bits_bufIdx);
IData rhs1635 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__mshrAlloc__DOT___request_bits_T_bufIdx);
vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_7__DOT__req_bufIdx 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sinkC_io_alloc_valid)
                ? rhs1634
                : rhs1635);
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__mshrAlloc_io_alloc_8_valid) {
        IData rhs1636 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sinkC_io_alloc_bits_bufIdx);
IData rhs1637 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__mshrAlloc__DOT___request_bits_T_bufIdx);
vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_8__DOT__req_bufIdx 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sinkC_io_alloc_valid)
                ? rhs1636
                : rhs1637);
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__mshrAlloc_io_alloc_9_valid) {
        IData rhs1638 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sinkC_io_alloc_bits_bufIdx);
IData rhs1639 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__mshrAlloc__DOT___request_bits_T_bufIdx);
vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_9__DOT__req_bufIdx 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sinkC_io_alloc_valid)
                ? rhs1638
                : rhs1639);
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__mshrAlloc_io_alloc_10_valid) {
        IData rhs1640 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sinkC_io_alloc_bits_bufIdx);
IData rhs1641 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__mshrAlloc__DOT___request_bits_T_bufIdx);
vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_10__DOT__req_bufIdx 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sinkC_io_alloc_valid)
                ? rhs1640
                : rhs1641);
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__mshrAlloc_io_alloc_11_valid) {
        IData rhs1642 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sinkC_io_alloc_bits_bufIdx);
IData rhs1643 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__mshrAlloc__DOT___request_bits_T_bufIdx);
vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_11__DOT__req_bufIdx 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sinkC_io_alloc_valid)
                ? rhs1642
                : rhs1643);
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__mshrAlloc_io_alloc_12_valid) {
        IData rhs1644 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sinkC_io_alloc_bits_bufIdx);
IData rhs1645 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__mshrAlloc__DOT___request_bits_T_bufIdx);
vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_12__DOT__req_bufIdx 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sinkC_io_alloc_valid)
                ? rhs1644
                : rhs1645);
    }
    unsigned int rhs1646 = (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__cork__DOT__c_a_valid) 
                         & (~ (0xffU & (((IData)(0x3fU) 
                                         << (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__io_out_c_q__DOT__ram_size_io_deq_bits_MPORT_data)) 
                                        >> 5U)))) | 
                        ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__cork__DOT__earlyWinner___05F1) 
                         & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__cork__DOT__a_a_bits_opcode) 
                                >> 2U)) & (~ (0xffU 
                                              & (((IData)(0x3fU) 
                                                  << (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__io_out_a_q__DOT__ram_size_io_deq_bits_MPORT_data)) 
                                                 >> 5U))))));
unsigned int rhs1647 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__cork__DOT__beatsLeft) 
                        - (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__cork__DOT___beatsLeft_T_2));
vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__cork__DOT__beatsLeft 
        = (1U & ((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__resetGen__DOT__io_out_REG_1)) 
                 & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__cork__DOT__latch)
                     ? rhs1646
                     : rhs1647)));
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__iaesSboxMid_6_9 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_29_38) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_28_16));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__iaesSboxMid_4_9 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_25_38) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_24_16));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__iaesSboxMid_0_9 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_17_38) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_16_16));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__iaesSboxMid_2_9 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_21_38) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_20_16));
    }
    IData rhs1648 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename_io_out_0_bits_pdest);
IData rhs1649 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rob_io_commits_info_0_old_pdest);
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rat__DOT__intRat__DOT__t1_wSpec_0_data 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename_io_intRenamePorts_0_wen)
            ? rhs1648
            : rhs1649);
    if (vlTOPp->SimTop__DOT__l_soc__DOT__resetGen__DOT__io_out_REG_1) {
        vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_count_33 = 0U;
        vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_count_31 = 0U;
        vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_count_30 = 0U;
        vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_count_29 = 0U;
        vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_count_28 = 0U;
        vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_count_27 = 0U;
        vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_count_26 = 0U;
        vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_count_25 = 0U;
        vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_count_24 = 0U;
        vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_count_23 = 0U;
        vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_count_22 = 0U;
        vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_count_21 = 0U;
        vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_count_7 = 0U;
        vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_count_6 = 0U;
        vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_count_4 = 0U;
        vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_count_3 = 0U;
        vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_count_5 = 0U;
        vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_count_32 = 0U;
        vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_count_14 = 0U;
        vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_count_8 = 0U;
        vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_count_2 = 0U;
        vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_count = 0U;
        vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_count_1 = 0U;
        vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_count_9 = 0U;
        vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_count_10 = 0U;
        vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_count_11 = 0U;
        vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_count_12 = 0U;
        vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_count_13 = 0U;
        vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_count_15 = 0U;
        vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_count_16 = 0U;
        vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_count_17 = 0U;
        vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_count_18 = 0U;
        vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_count_19 = 0U;
        vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_count_20 = 0U;
    } else {
        vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_count_33 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_next_33;
        vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_count_31 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_next_31;
        vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_count_30 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_next_30;
        vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_count_29 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_next_29;
        vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_count_28 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_next_28;
        vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_count_27 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_next_27;
        vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_count_26 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_next_26;
        vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_count_25 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_next_25;
        vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_count_24 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_next_24;
        vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_count_23 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_next_23;
        vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_count_22 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_next_22;
        vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_count_21 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_next_21;
        vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_count_7 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_next_7;
        vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_count_6 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_next_6;
        vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_count_4 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_next_4;
        vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_count_3 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_next_3;
        vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_count_5 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_next_5;
        vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_count_32 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_next_32;
        vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_count_14 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_next_14;
        vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_count_8 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_next_8;
        vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_count_2 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_next_2;
        vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_count 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_next;
        vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_count_1 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_next_1;
        vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_count_9 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_next_9;
        vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_count_10 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_next_10;
        vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_count_11 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_next_11;
        vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_count_12 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_next_12;
        vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_count_13 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_next_13;
        vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_count_15 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_next_15;
        vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_count_16 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_next_16;
        vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_count_17 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_next_17;
        vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_count_18 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_next_18;
        vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_count_19 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_next_19;
        vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_count_20 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4deint__DOT__pending_next_20;
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__r_45 
            = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__c22_33__DOT__temp_0) 
                     >> 1U));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__r_36 
            = (1U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__c22_32__DOT__temp_0));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__r_49 
            = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__c22_34__DOT__temp_0) 
                     >> 1U));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__r_53 
            = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__c22_35__DOT__temp_0) 
                     >> 1U));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__r_57 
            = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__c22_36__DOT__temp_0) 
                     >> 1U));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__r_35 
            = (1U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__c53_362__DOT__CSA3_2_1__DOT__temp_0));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__r_32 
            = (1U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__c53_361__DOT__CSA3_2_1__DOT__temp_0));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__r_29 
            = (1U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__c53_360__DOT__CSA3_2_1__DOT__temp_0));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__r_26 
            = (1U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__c53_359__DOT__CSA3_2_1__DOT__temp_0));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__r_61 
            = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__c32_35__DOT__temp_0) 
                     >> 1U));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__r_65 
            = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__c32_36__DOT__temp_0) 
                     >> 1U));
    }
    if ((1U & ((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_4__DOT__bundleOut_0_a_q__DOT__full)) 
               & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_5__DOT__bundleOut_0_a_q__DOT__empty))))) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__misc__DOT__buffers_4__DOT__bundleOut_0_a_q__DOT__ram_source__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_5__DOT__bundleOut_0_a_q__DOT__ram_source
            [vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_5__DOT__bundleOut_0_a_q__DOT__value_1];
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__misc__DOT__buffers_4__DOT__bundleOut_0_a_q__DOT__ram_source__v0 = 1U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__misc__DOT__buffers_4__DOT__bundleOut_0_a_q__DOT__ram_source__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_4__DOT__bundleOut_0_a_q__DOT__value;
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__r_33 
            = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__c53_15__DOT__CSA3_2_1__DOT__temp_0) 
                     >> 1U));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__r_30 
            = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__c53_13__DOT__CSA3_2_1__DOT__temp_0) 
                     >> 1U));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__r_27 
            = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__c53_11__DOT__CSA3_2_1__DOT__temp_0) 
                     >> 1U));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__resetGen__DOT__io_out_REG_1) {
        vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_3__DOT__bundleOut_0_aw_deq__DOT__maybe_full = 0U;
    } else if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_3__DOT__bundleOut_0_aw_deq__DOT__do_enq) 
                != (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_3__DOT__bundleOut_0_aw_deq__DOT__do_deq))) {
        vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_3__DOT__bundleOut_0_aw_deq__DOT__maybe_full 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_3__DOT__bundleOut_0_aw_deq__DOT__do_enq;
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dtlb_st_tlb_st__DOT__validRegVec_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__PMPChecker_2__DOT__io_resp_r_mmio 
            = (1U & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__PMPChecker_2__DOT__res_pma_cfg_c)));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__r_399 
            = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__c53_502__DOT__CSA3_2_1__DOT__temp_0) 
                     >> 1U));
    }
    if (((((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_0_15_valid) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_1_15_valid)) 
          | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_2_15_valid)) 
         | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_3_15_valid))) {
        IData rhs1650 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs1651 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_15_T_71) 
                                                >> 4U);
IData rhs1652 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_15_T_71) 
                                                 >> 3U);
IData rhs1653 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
unsigned int rhs1654 = ((4U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                              >> 1U)) 
                                          << 2U)) | 
                                   ((2U & (((2U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                             ? rhs1650
                                             : rhs1651) 
                                           << 1U)) 
                                    | (1U & ((2U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                              ? rhs1652
                                              : rhs1653))));
IData rhs1655 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_15_T_71) 
                                   >> 3U);
IData rhs1656 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs1657 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_15_T_71) 
                                                         >> 1U);
IData rhs1658 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_15_T_71);
IData rhs1659 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs1660 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_15_T_71);
unsigned int rhs1661 = ((4U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                            >> 1U)) 
                                        << 2U)) | (
                                                   (2U 
                                                    & (((2U 
                                                         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                                         ? 
                                                        rhs1656
                                                         : 
                                                        rhs1657) 
                                                       << 1U)) 
                                                   | (1U 
                                                      & ((2U 
                                                          & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                                          ? rhs1658
                                                          : 
                                                         rhs1659))));
IData rhs1662 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_15_T_46);
IData rhs1663 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_15_T_23);
IData rhs1664 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_15_T_70);
IData rhs1665 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_1_15_valid)
                        ? rhs1662
                        : rhs1663);
unsigned int rhs1666 = ((0x40U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                 >> 2U)) << 6U)) | 
                   ((0x38U & (((4U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                ? rhs1654
                                : rhs1655) << 3U)) 
                    | (7U & ((4U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                              ? rhs1660
                              : rhs1661))));
IData rhs1667 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_2_15_valid)
                    ? rhs1664
                    : rhs1665);
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__state_vec_15 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_3_15_valid)
                ? rhs1666
                : rhs1667);
    }
    if (((((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_0_14_valid) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_1_14_valid)) 
          | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_2_14_valid)) 
         | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_3_14_valid))) {
        IData rhs1668 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs1669 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_14_T_71) 
                                                >> 4U);
IData rhs1670 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_14_T_71) 
                                                 >> 3U);
IData rhs1671 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
unsigned int rhs1672 = ((4U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                              >> 1U)) 
                                          << 2U)) | 
                                   ((2U & (((2U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                             ? rhs1668
                                             : rhs1669) 
                                           << 1U)) 
                                    | (1U & ((2U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                              ? rhs1670
                                              : rhs1671))));
IData rhs1673 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_14_T_71) 
                                   >> 3U);
IData rhs1674 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs1675 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_14_T_71) 
                                                         >> 1U);
IData rhs1676 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_14_T_71);
IData rhs1677 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs1678 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_14_T_71);
unsigned int rhs1679 = ((4U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                            >> 1U)) 
                                        << 2U)) | (
                                                   (2U 
                                                    & (((2U 
                                                         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                                         ? 
                                                        rhs1674
                                                         : 
                                                        rhs1675) 
                                                       << 1U)) 
                                                   | (1U 
                                                      & ((2U 
                                                          & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                                          ? rhs1676
                                                          : 
                                                         rhs1677))));
IData rhs1680 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_14_T_46);
IData rhs1681 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_14_T_23);
IData rhs1682 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_14_T_70);
IData rhs1683 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_1_14_valid)
                        ? rhs1680
                        : rhs1681);
unsigned int rhs1684 = ((0x40U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                 >> 2U)) << 6U)) | 
                   ((0x38U & (((4U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                ? rhs1672
                                : rhs1673) << 3U)) 
                    | (7U & ((4U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                              ? rhs1678
                              : rhs1679))));
IData rhs1685 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_2_14_valid)
                    ? rhs1682
                    : rhs1683);
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__state_vec_14 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_3_14_valid)
                ? rhs1684
                : rhs1685);
    }
    if (((((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_0_26_valid) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_1_26_valid)) 
          | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_2_26_valid)) 
         | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_3_26_valid))) {
        IData rhs1686 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs1687 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_26_T_71) 
                                                >> 4U);
IData rhs1688 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_26_T_71) 
                                                 >> 3U);
IData rhs1689 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
unsigned int rhs1690 = ((4U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                              >> 1U)) 
                                          << 2U)) | 
                                   ((2U & (((2U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                             ? rhs1686
                                             : rhs1687) 
                                           << 1U)) 
                                    | (1U & ((2U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                              ? rhs1688
                                              : rhs1689))));
IData rhs1691 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_26_T_71) 
                                   >> 3U);
IData rhs1692 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs1693 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_26_T_71) 
                                                         >> 1U);
IData rhs1694 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_26_T_71);
IData rhs1695 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs1696 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_26_T_71);
unsigned int rhs1697 = ((4U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                            >> 1U)) 
                                        << 2U)) | (
                                                   (2U 
                                                    & (((2U 
                                                         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                                         ? 
                                                        rhs1692
                                                         : 
                                                        rhs1693) 
                                                       << 1U)) 
                                                   | (1U 
                                                      & ((2U 
                                                          & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                                          ? rhs1694
                                                          : 
                                                         rhs1695))));
IData rhs1698 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_26_T_46);
IData rhs1699 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_26_T_23);
IData rhs1700 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_26_T_70);
IData rhs1701 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_1_26_valid)
                        ? rhs1698
                        : rhs1699);
unsigned int rhs1702 = ((0x40U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                 >> 2U)) << 6U)) | 
                   ((0x38U & (((4U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                ? rhs1690
                                : rhs1691) << 3U)) 
                    | (7U & ((4U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                              ? rhs1696
                              : rhs1697))));
IData rhs1703 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_2_26_valid)
                    ? rhs1700
                    : rhs1701);
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__state_vec_26 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_3_26_valid)
                ? rhs1702
                : rhs1703);
    }
    if (((((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_0_17_valid) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_1_17_valid)) 
          | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_2_17_valid)) 
         | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_3_17_valid))) {
        IData rhs1704 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs1705 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_17_T_71) 
                                                >> 4U);
IData rhs1706 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_17_T_71) 
                                                 >> 3U);
IData rhs1707 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
unsigned int rhs1708 = ((4U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                              >> 1U)) 
                                          << 2U)) | 
                                   ((2U & (((2U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                             ? rhs1704
                                             : rhs1705) 
                                           << 1U)) 
                                    | (1U & ((2U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                              ? rhs1706
                                              : rhs1707))));
IData rhs1709 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_17_T_71) 
                                   >> 3U);
IData rhs1710 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs1711 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_17_T_71) 
                                                         >> 1U);
IData rhs1712 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_17_T_71);
IData rhs1713 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs1714 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_17_T_71);
unsigned int rhs1715 = ((4U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                            >> 1U)) 
                                        << 2U)) | (
                                                   (2U 
                                                    & (((2U 
                                                         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                                         ? 
                                                        rhs1710
                                                         : 
                                                        rhs1711) 
                                                       << 1U)) 
                                                   | (1U 
                                                      & ((2U 
                                                          & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                                          ? rhs1712
                                                          : 
                                                         rhs1713))));
IData rhs1716 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_17_T_46);
IData rhs1717 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_17_T_23);
IData rhs1718 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_17_T_70);
IData rhs1719 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_1_17_valid)
                        ? rhs1716
                        : rhs1717);
unsigned int rhs1720 = ((0x40U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                 >> 2U)) << 6U)) | 
                   ((0x38U & (((4U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                ? rhs1708
                                : rhs1709) << 3U)) 
                    | (7U & ((4U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                              ? rhs1714
                              : rhs1715))));
IData rhs1721 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_2_17_valid)
                    ? rhs1718
                    : rhs1719);
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__state_vec_17 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_3_17_valid)
                ? rhs1720
                : rhs1721);
    }
    if (((((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_0_19_valid) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_1_19_valid)) 
          | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_2_19_valid)) 
         | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_3_19_valid))) {
        IData rhs1722 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs1723 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_19_T_71) 
                                                >> 4U);
IData rhs1724 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_19_T_71) 
                                                 >> 3U);
IData rhs1725 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
unsigned int rhs1726 = ((4U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                              >> 1U)) 
                                          << 2U)) | 
                                   ((2U & (((2U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                             ? rhs1722
                                             : rhs1723) 
                                           << 1U)) 
                                    | (1U & ((2U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                              ? rhs1724
                                              : rhs1725))));
IData rhs1727 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_19_T_71) 
                                   >> 3U);
IData rhs1728 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs1729 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_19_T_71) 
                                                         >> 1U);
IData rhs1730 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_19_T_71);
IData rhs1731 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs1732 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_19_T_71);
unsigned int rhs1733 = ((4U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                            >> 1U)) 
                                        << 2U)) | (
                                                   (2U 
                                                    & (((2U 
                                                         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                                         ? 
                                                        rhs1728
                                                         : 
                                                        rhs1729) 
                                                       << 1U)) 
                                                   | (1U 
                                                      & ((2U 
                                                          & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                                          ? rhs1730
                                                          : 
                                                         rhs1731))));
IData rhs1734 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_19_T_46);
IData rhs1735 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_19_T_23);
IData rhs1736 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_19_T_70);
IData rhs1737 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_1_19_valid)
                        ? rhs1734
                        : rhs1735);
unsigned int rhs1738 = ((0x40U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                 >> 2U)) << 6U)) | 
                   ((0x38U & (((4U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                ? rhs1726
                                : rhs1727) << 3U)) 
                    | (7U & ((4U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                              ? rhs1732
                              : rhs1733))));
IData rhs1739 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_2_19_valid)
                    ? rhs1736
                    : rhs1737);
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__state_vec_19 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_3_19_valid)
                ? rhs1738
                : rhs1739);
    }
    if (((((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_0_25_valid) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_1_25_valid)) 
          | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_2_25_valid)) 
         | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_3_25_valid))) {
        IData rhs1740 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs1741 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_25_T_71) 
                                                >> 4U);
IData rhs1742 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_25_T_71) 
                                                 >> 3U);
IData rhs1743 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
unsigned int rhs1744 = ((4U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                              >> 1U)) 
                                          << 2U)) | 
                                   ((2U & (((2U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                             ? rhs1740
                                             : rhs1741) 
                                           << 1U)) 
                                    | (1U & ((2U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                              ? rhs1742
                                              : rhs1743))));
IData rhs1745 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_25_T_71) 
                                   >> 3U);
IData rhs1746 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs1747 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_25_T_71) 
                                                         >> 1U);
IData rhs1748 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_25_T_71);
IData rhs1749 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs1750 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_25_T_71);
unsigned int rhs1751 = ((4U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                            >> 1U)) 
                                        << 2U)) | (
                                                   (2U 
                                                    & (((2U 
                                                         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                                         ? 
                                                        rhs1746
                                                         : 
                                                        rhs1747) 
                                                       << 1U)) 
                                                   | (1U 
                                                      & ((2U 
                                                          & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                                          ? rhs1748
                                                          : 
                                                         rhs1749))));
IData rhs1752 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_25_T_46);
IData rhs1753 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_25_T_23);
IData rhs1754 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_25_T_70);
IData rhs1755 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_1_25_valid)
                        ? rhs1752
                        : rhs1753);
unsigned int rhs1756 = ((0x40U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                 >> 2U)) << 6U)) | 
                   ((0x38U & (((4U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                ? rhs1744
                                : rhs1745) << 3U)) 
                    | (7U & ((4U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                              ? rhs1750
                              : rhs1751))));
IData rhs1757 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_2_25_valid)
                    ? rhs1754
                    : rhs1755);
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__state_vec_25 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_3_25_valid)
                ? rhs1756
                : rhs1757);
    }
    if (((((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_0_18_valid) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_1_18_valid)) 
          | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_2_18_valid)) 
         | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_3_18_valid))) {
        IData rhs1758 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs1759 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_18_T_71) 
                                                >> 4U);
IData rhs1760 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_18_T_71) 
                                                 >> 3U);
IData rhs1761 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
unsigned int rhs1762 = ((4U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                              >> 1U)) 
                                          << 2U)) | 
                                   ((2U & (((2U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                             ? rhs1758
                                             : rhs1759) 
                                           << 1U)) 
                                    | (1U & ((2U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                              ? rhs1760
                                              : rhs1761))));
IData rhs1763 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_18_T_71) 
                                   >> 3U);
IData rhs1764 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs1765 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_18_T_71) 
                                                         >> 1U);
IData rhs1766 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_18_T_71);
IData rhs1767 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs1768 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_18_T_71);
unsigned int rhs1769 = ((4U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                            >> 1U)) 
                                        << 2U)) | (
                                                   (2U 
                                                    & (((2U 
                                                         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                                         ? 
                                                        rhs1764
                                                         : 
                                                        rhs1765) 
                                                       << 1U)) 
                                                   | (1U 
                                                      & ((2U 
                                                          & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                                          ? rhs1766
                                                          : 
                                                         rhs1767))));
IData rhs1770 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_18_T_46);
IData rhs1771 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_18_T_23);
IData rhs1772 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_18_T_70);
IData rhs1773 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_1_18_valid)
                        ? rhs1770
                        : rhs1771);
unsigned int rhs1774 = ((0x40U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                 >> 2U)) << 6U)) | 
                   ((0x38U & (((4U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                ? rhs1762
                                : rhs1763) << 3U)) 
                    | (7U & ((4U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                              ? rhs1768
                              : rhs1769))));
IData rhs1775 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_2_18_valid)
                    ? rhs1772
                    : rhs1773);
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__state_vec_18 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_3_18_valid)
                ? rhs1774
                : rhs1775);
    }
    if (((((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_0_20_valid) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_1_20_valid)) 
          | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_2_20_valid)) 
         | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_3_20_valid))) {
        IData rhs1776 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs1777 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_20_T_71) 
                                                >> 4U);
IData rhs1778 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_20_T_71) 
                                                 >> 3U);
IData rhs1779 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
unsigned int rhs1780 = ((4U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                              >> 1U)) 
                                          << 2U)) | 
                                   ((2U & (((2U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                             ? rhs1776
                                             : rhs1777) 
                                           << 1U)) 
                                    | (1U & ((2U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                              ? rhs1778
                                              : rhs1779))));
IData rhs1781 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_20_T_71) 
                                   >> 3U);
IData rhs1782 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs1783 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_20_T_71) 
                                                         >> 1U);
IData rhs1784 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_20_T_71);
IData rhs1785 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs1786 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_20_T_71);
unsigned int rhs1787 = ((4U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                            >> 1U)) 
                                        << 2U)) | (
                                                   (2U 
                                                    & (((2U 
                                                         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                                         ? 
                                                        rhs1782
                                                         : 
                                                        rhs1783) 
                                                       << 1U)) 
                                                   | (1U 
                                                      & ((2U 
                                                          & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                                          ? rhs1784
                                                          : 
                                                         rhs1785))));
IData rhs1788 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_20_T_46);
IData rhs1789 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_20_T_23);
IData rhs1790 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_20_T_70);
IData rhs1791 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_1_20_valid)
                        ? rhs1788
                        : rhs1789);
unsigned int rhs1792 = ((0x40U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                 >> 2U)) << 6U)) | 
                   ((0x38U & (((4U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                ? rhs1780
                                : rhs1781) << 3U)) 
                    | (7U & ((4U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                              ? rhs1786
                              : rhs1787))));
IData rhs1793 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_2_20_valid)
                    ? rhs1790
                    : rhs1791);
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__state_vec_20 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_3_20_valid)
                ? rhs1792
                : rhs1793);
    }
    if (((((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_0_24_valid) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_1_24_valid)) 
          | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_2_24_valid)) 
         | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_3_24_valid))) {
        IData rhs1794 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs1795 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_24_T_71) 
                                                >> 4U);
IData rhs1796 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_24_T_71) 
                                                 >> 3U);
IData rhs1797 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
unsigned int rhs1798 = ((4U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                              >> 1U)) 
                                          << 2U)) | 
                                   ((2U & (((2U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                             ? rhs1794
                                             : rhs1795) 
                                           << 1U)) 
                                    | (1U & ((2U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                              ? rhs1796
                                              : rhs1797))));
IData rhs1799 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_24_T_71) 
                                   >> 3U);
IData rhs1800 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs1801 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_24_T_71) 
                                                         >> 1U);
IData rhs1802 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_24_T_71);
IData rhs1803 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs1804 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_24_T_71);
unsigned int rhs1805 = ((4U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                            >> 1U)) 
                                        << 2U)) | (
                                                   (2U 
                                                    & (((2U 
                                                         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                                         ? 
                                                        rhs1800
                                                         : 
                                                        rhs1801) 
                                                       << 1U)) 
                                                   | (1U 
                                                      & ((2U 
                                                          & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                                          ? rhs1802
                                                          : 
                                                         rhs1803))));
IData rhs1806 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_24_T_46);
IData rhs1807 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_24_T_23);
IData rhs1808 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_24_T_70);
IData rhs1809 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_1_24_valid)
                        ? rhs1806
                        : rhs1807);
unsigned int rhs1810 = ((0x40U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                 >> 2U)) << 6U)) | 
                   ((0x38U & (((4U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                ? rhs1798
                                : rhs1799) << 3U)) 
                    | (7U & ((4U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                              ? rhs1804
                              : rhs1805))));
IData rhs1811 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_2_24_valid)
                    ? rhs1808
                    : rhs1809);
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__state_vec_24 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_3_24_valid)
                ? rhs1810
                : rhs1811);
    }
    if (((((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_0_22_valid) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_1_22_valid)) 
          | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_2_22_valid)) 
         | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_3_22_valid))) {
        IData rhs1812 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs1813 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_22_T_71) 
                                                >> 4U);
IData rhs1814 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_22_T_71) 
                                                 >> 3U);
IData rhs1815 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
unsigned int rhs1816 = ((4U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                              >> 1U)) 
                                          << 2U)) | 
                                   ((2U & (((2U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                             ? rhs1812
                                             : rhs1813) 
                                           << 1U)) 
                                    | (1U & ((2U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                              ? rhs1814
                                              : rhs1815))));
IData rhs1817 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_22_T_71) 
                                   >> 3U);
IData rhs1818 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs1819 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_22_T_71) 
                                                         >> 1U);
IData rhs1820 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_22_T_71);
IData rhs1821 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs1822 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_22_T_71);
unsigned int rhs1823 = ((4U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                            >> 1U)) 
                                        << 2U)) | (
                                                   (2U 
                                                    & (((2U 
                                                         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                                         ? 
                                                        rhs1818
                                                         : 
                                                        rhs1819) 
                                                       << 1U)) 
                                                   | (1U 
                                                      & ((2U 
                                                          & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                                          ? rhs1820
                                                          : 
                                                         rhs1821))));
IData rhs1824 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_22_T_46);
IData rhs1825 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_22_T_23);
IData rhs1826 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_22_T_70);
IData rhs1827 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_1_22_valid)
                        ? rhs1824
                        : rhs1825);
unsigned int rhs1828 = ((0x40U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                 >> 2U)) << 6U)) | 
                   ((0x38U & (((4U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                ? rhs1816
                                : rhs1817) << 3U)) 
                    | (7U & ((4U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                              ? rhs1822
                              : rhs1823))));
IData rhs1829 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_2_22_valid)
                    ? rhs1826
                    : rhs1827);
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__state_vec_22 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_3_22_valid)
                ? rhs1828
                : rhs1829);
    }
    if (((((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_0_16_valid) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_1_16_valid)) 
          | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_2_16_valid)) 
         | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_3_16_valid))) {
        IData rhs1830 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs1831 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_16_T_71) 
                                                >> 4U);
IData rhs1832 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_16_T_71) 
                                                 >> 3U);
IData rhs1833 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
unsigned int rhs1834 = ((4U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                              >> 1U)) 
                                          << 2U)) | 
                                   ((2U & (((2U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                             ? rhs1830
                                             : rhs1831) 
                                           << 1U)) 
                                    | (1U & ((2U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                              ? rhs1832
                                              : rhs1833))));
IData rhs1835 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_16_T_71) 
                                   >> 3U);
IData rhs1836 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs1837 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_16_T_71) 
                                                         >> 1U);
IData rhs1838 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_16_T_71);
IData rhs1839 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs1840 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_16_T_71);
unsigned int rhs1841 = ((4U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                            >> 1U)) 
                                        << 2U)) | (
                                                   (2U 
                                                    & (((2U 
                                                         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                                         ? 
                                                        rhs1836
                                                         : 
                                                        rhs1837) 
                                                       << 1U)) 
                                                   | (1U 
                                                      & ((2U 
                                                          & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                                          ? rhs1838
                                                          : 
                                                         rhs1839))));
IData rhs1842 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_16_T_46);
IData rhs1843 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_16_T_23);
IData rhs1844 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_16_T_70);
IData rhs1845 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_1_16_valid)
                        ? rhs1842
                        : rhs1843);
unsigned int rhs1846 = ((0x40U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                 >> 2U)) << 6U)) | 
                   ((0x38U & (((4U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                ? rhs1834
                                : rhs1835) << 3U)) 
                    | (7U & ((4U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                              ? rhs1840
                              : rhs1841))));
IData rhs1847 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_2_16_valid)
                    ? rhs1844
                    : rhs1845);
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__state_vec_16 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_3_16_valid)
                ? rhs1846
                : rhs1847);
    }
    if (((((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_0_21_valid) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_1_21_valid)) 
          | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_2_21_valid)) 
         | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_3_21_valid))) {
        IData rhs1848 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs1849 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_21_T_71) 
                                                >> 4U);
IData rhs1850 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_21_T_71) 
                                                 >> 3U);
IData rhs1851 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
unsigned int rhs1852 = ((4U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                              >> 1U)) 
                                          << 2U)) | 
                                   ((2U & (((2U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                             ? rhs1848
                                             : rhs1849) 
                                           << 1U)) 
                                    | (1U & ((2U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                              ? rhs1850
                                              : rhs1851))));
IData rhs1853 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_21_T_71) 
                                   >> 3U);
IData rhs1854 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs1855 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_21_T_71) 
                                                         >> 1U);
IData rhs1856 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_21_T_71);
IData rhs1857 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs1858 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_21_T_71);
unsigned int rhs1859 = ((4U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                            >> 1U)) 
                                        << 2U)) | (
                                                   (2U 
                                                    & (((2U 
                                                         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                                         ? 
                                                        rhs1854
                                                         : 
                                                        rhs1855) 
                                                       << 1U)) 
                                                   | (1U 
                                                      & ((2U 
                                                          & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                                          ? rhs1856
                                                          : 
                                                         rhs1857))));
IData rhs1860 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_21_T_46);
IData rhs1861 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_21_T_23);
IData rhs1862 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_21_T_70);
IData rhs1863 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_1_21_valid)
                        ? rhs1860
                        : rhs1861);
unsigned int rhs1864 = ((0x40U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                 >> 2U)) << 6U)) | 
                   ((0x38U & (((4U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                ? rhs1852
                                : rhs1853) << 3U)) 
                    | (7U & ((4U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                              ? rhs1858
                              : rhs1859))));
IData rhs1865 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_2_21_valid)
                    ? rhs1862
                    : rhs1863);
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__state_vec_21 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_3_21_valid)
                ? rhs1864
                : rhs1865);
    }
    if (((((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_0_23_valid) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_1_23_valid)) 
          | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_2_23_valid)) 
         | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_3_23_valid))) {
        IData rhs1866 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs1867 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_23_T_71) 
                                                >> 4U);
IData rhs1868 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_23_T_71) 
                                                 >> 3U);
IData rhs1869 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
unsigned int rhs1870 = ((4U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                              >> 1U)) 
                                          << 2U)) | 
                                   ((2U & (((2U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                             ? rhs1866
                                             : rhs1867) 
                                           << 1U)) 
                                    | (1U & ((2U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                              ? rhs1868
                                              : rhs1869))));
IData rhs1871 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_23_T_71) 
                                   >> 3U);
IData rhs1872 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs1873 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_23_T_71) 
                                                         >> 1U);
IData rhs1874 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_23_T_71);
IData rhs1875 = (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way));
IData rhs1876 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_23_T_71);
unsigned int rhs1877 = ((4U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                            >> 1U)) 
                                        << 2U)) | (
                                                   (2U 
                                                    & (((2U 
                                                         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                                         ? 
                                                        rhs1872
                                                         : 
                                                        rhs1873) 
                                                       << 1U)) 
                                                   | (1U 
                                                      & ((2U 
                                                          & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                                          ? rhs1874
                                                          : 
                                                         rhs1875))));
IData rhs1878 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_23_T_46);
IData rhs1879 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_23_T_23);
IData rhs1880 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT___state_vec_23_T_70);
IData rhs1881 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_1_23_valid)
                        ? rhs1878
                        : rhs1879);
unsigned int rhs1882 = ((0x40U & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way) 
                                 >> 2U)) << 6U)) | 
                   ((0x38U & (((4U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                                ? rhs1870
                                : rhs1871) << 3U)) 
                    | (7U & ((4U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__refillPipe_io_replace_access_bits_way))
                              ? rhs1876
                              : rhs1877))));
IData rhs1883 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_2_23_valid)
                    ? rhs1880
                    : rhs1881);
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__state_vec_23 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__set_touch_ways_3_23_valid)
                ? rhs1882
                : rhs1883);
    }
    if (vlTOPp->reset) {
        vlTOPp->SimTop__DOT__l_simMMIO__DOT__axi4xbar__DOT__awIn_0__DOT__maybe_full = 0U;
    } else if (((IData)(vlTOPp->SimTop__DOT__l_simMMIO__DOT__axi4xbar__DOT__awIn_0__DOT__do_enq) 
                != (IData)(vlTOPp->SimTop__DOT__l_simMMIO__DOT__axi4xbar__DOT__awIn_0__DOT__do_deq))) {
        unsigned int rhs1884 = ((~ (IData)(vlTOPp->SimTop__DOT__l_simMMIO__DOT__axi4xbar__DOT__awIn_0_io_deq_ready)) 
                   & (IData)(vlTOPp->SimTop__DOT__l_simMMIO__DOT__axi4xbar__DOT__awIn_0__DOT___do_enq_T));
IData rhs1885 = (IData)(vlTOPp->SimTop__DOT__l_simMMIO__DOT__axi4xbar__DOT__awIn_0__DOT___do_enq_T);
vlTOPp->SimTop__DOT__l_simMMIO__DOT__axi4xbar__DOT__awIn_0__DOT__maybe_full 
            = ((IData)(vlTOPp->SimTop__DOT__l_simMMIO__DOT__axi4xbar__DOT__awIn_0__DOT__empty)
                ? rhs1884
                : rhs1885);
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_3_15 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_7_40) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_6_6));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_1_15 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_3_40) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_2_6));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_5_15 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_11_40) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_10_6));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_7_15 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_15_40) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_14_6));
    }
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__icache__DOT__replacePipe__DOT__r3_fire_REG 
        = ((2U == (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__icache__DOT__releaseUnit__DOT__entry__DOT__state)) 
           & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__icache__DOT__releaseUnit__DOT__entry__DOT___T_5));
    if (((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffer__DOT__bundleOut_0_e_q__DOT__full)) 
         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__xbar_auto_out_e_valid))) {
        IData rhs1886 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__xbar__DOT__state_2_0);
IData rhs1887 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__xbar__DOT__earlyWinner_2_0);
unsigned int rhs1888 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__buffer__DOT__bundleOut_0_e_q__DOT__ram_sink
                [vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__buffer__DOT__bundleOut_0_e_q__DOT__value_1];
unsigned int rhs1889 = 0U;
IData rhs1890 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__xbar__DOT__state_2_1);
IData rhs1891 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__xbar__DOT__earlyWinner_2_1);
unsigned int rhs1892 = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__l1i_to_l2_buffer__DOT__bundleOut_0_e_q__DOT__ram_sink
                          [vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__l1i_to_l2_buffer__DOT__bundleOut_0_e_q__DOT__value_1];
unsigned int rhs1893 = 0U;
vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__misc__DOT__buffer__DOT__bundleOut_0_e_q__DOT__ram_sink__v0 
            = ((((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__xbar__DOT__beatsLeft_2)
                  ? rhs1886
                  : rhs1887)
                 ? rhs1888
                 : rhs1889) | (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__xbar__DOT__beatsLeft_2)
                            ? rhs1890
                            : rhs1891)
                           ? rhs1892
                           : rhs1893));
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__misc__DOT__buffer__DOT__bundleOut_0_e_q__DOT__ram_sink__v0 = 1U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__misc__DOT__buffer__DOT__bundleOut_0_e_q__DOT__ram_sink__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffer__DOT__bundleOut_0_e_q__DOT__value;
    }
    if (((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__buffer__DOT__bundleIn_0_d_q__DOT__full)) 
         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__misc__DOT__xbar_auto_in_0_d_valid))) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__buffer__DOT__bundleIn_0_d_q__DOT__ram_opcode__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffer__DOT__bundleIn_0_d_q__DOT__ram_opcode_io_deq_bits_MPORT_data;
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__buffer__DOT__bundleIn_0_d_q__DOT__ram_opcode__v0 = 1U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__buffer__DOT__bundleIn_0_d_q__DOT__ram_opcode__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__buffer__DOT__bundleIn_0_d_q__DOT__value;
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule__DOT__r_2272 
            = (1U & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule__DOT__pp_32[1U] 
                     >> 0x1aU));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule__DOT__r_2271 
            = (1U & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule__DOT__pp_31[1U] 
                     >> 0x1cU));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule__DOT__r_2266 
            = (1U & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule__DOT__pp_32[1U] 
                     >> 0x19U));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule__DOT__r_46 
            = (1U & vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule__DOT__pp_6[0U]);
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule__DOT__r_53 
            = (1U & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule__DOT__pp_6[0U] 
                     >> 1U));
    }
    if (((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_3__DOT__bundleOut_0_a_q__DOT__full)) 
         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__xbar_3_auto_out_a_valid))) {
        IData rhs1894 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers__DOT__bundleOut_0_a_q__DOT__ram_size_io_deq_bits_MPORT_data);
unsigned int rhs1895 = 0U;
IData rhs1896 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__PeripheralXbar_to_MemXbar_buffer_0__DOT__bundleOut_0_a_q__DOT__ram_size_io_deq_bits_MPORT_data);
unsigned int rhs1897 = 0U;
vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__misc__DOT__buffers_3__DOT__bundleOut_0_a_q__DOT__ram_size__v0 
            = (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__xbar_3__DOT__muxStateEarly_0)
                 ? rhs1894
                 : rhs1895) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__xbar_3__DOT__muxStateEarly_1)
                           ? rhs1896
                           : rhs1897));
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__misc__DOT__buffers_3__DOT__bundleOut_0_a_q__DOT__ram_size__v0 = 1U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__misc__DOT__buffers_3__DOT__bundleOut_0_a_q__DOT__ram_size__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_3__DOT__bundleOut_0_a_q__DOT__value;
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule__DOT__r_2278 
            = (1U & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule__DOT__pp_32[1U] 
                     >> 0x1bU));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule__DOT__r_61 
            = (1U & vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule__DOT__pp_7[0U]);
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule__DOT__r_2277 
            = (1U & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule__DOT__pp_31[1U] 
                     >> 0x1dU));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__r_428 
            = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__c53_515__DOT__CSA3_2_1__DOT__temp_0) 
                     >> 1U));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__r_411 
            = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__c53_507__DOT__CSA3_2_1__DOT__temp_0) 
                     >> 1U));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__r_432 
            = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__c53_516__DOT__CSA3_2_1__DOT__temp_0) 
                     >> 1U));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__r_448 
            = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__c53_520__DOT__CSA3_2_1__DOT__temp_0) 
                     >> 1U));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__r_436 
            = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__c53_517__DOT__CSA3_2_1__DOT__temp_0) 
                     >> 1U));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__r_440 
            = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__c53_518__DOT__CSA3_2_1__DOT__temp_0) 
                     >> 1U));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__r_444 
            = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__c53_519__DOT__CSA3_2_1__DOT__temp_0) 
                     >> 1U));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__r_415 
            = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__c53_509__DOT__CSA3_2_1__DOT__temp_0) 
                     >> 1U));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__r_452 
            = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__c53_521__DOT__CSA3_2_1__DOT__temp_0) 
                     >> 1U));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_pc_mem_io_wen_0) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_pc_mem__DOT__data_nextLineAddr__v0 
            = (0x7fffffffffULL & (0x20ULL + vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__bpu_in_resp_pc));
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_pc_mem__DOT__data_nextLineAddr__v0 = 1U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_pc_mem__DOT__data_nextLineAddr__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_pc_mem_io_waddr_0;
    }
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rat__DOT__fpRat__DOT__t1_wSpec_4_data 
        = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rob__DOT__dispatchData__DOT__data_old_pdest_io_rdata_4_MPORT_data;
    if (vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__mshrAlloc_io_alloc_0_valid) {
        IData rhs1898 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__buffers__DOT__bundleOut_0_c_q__DOT__ram_param_io_deq_bits_MPORT_data);
IData rhs1899 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__mshrAlloc__DOT___request_bits_T_param);
vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_0__DOT__req_param 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sinkC_io_alloc_valid)
                ? rhs1898
                : rhs1899);
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__mshrAlloc_io_alloc_1_valid) {
        IData rhs1900 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__buffers__DOT__bundleOut_0_c_q__DOT__ram_param_io_deq_bits_MPORT_data);
IData rhs1901 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__mshrAlloc__DOT___request_bits_T_param);
vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_1__DOT__req_param 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sinkC_io_alloc_valid)
                ? rhs1900
                : rhs1901);
    }
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rat__DOT__fpRat__DOT__t1_wSpec_3_data 
        = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rob__DOT__dispatchData__DOT__data_old_pdest_io_rdata_3_MPORT_data;
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_5_4 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_11_41) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_10_8));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_3_4 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_7_41) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_6_8));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_1_4 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_3_41) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_2_8));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_7_4 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_15_41) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_14_8));
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__output_pipe_io_enq_ready) 
         & (0U != (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__issue_arb__DOT__valids)))) {
        unsigned int rhs1902 = vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__buffer_set
                  [0U];
unsigned int rhs1903 = 0U;
unsigned int rhs1904 = vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__buffer_set
                                [1U];
unsigned int rhs1905 = 0U;
unsigned int rhs1906 = vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__buffer_set
                                               [2U];
unsigned int rhs1907 = 0U;
unsigned int rhs1908 = vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__buffer_set
                  [3U];
unsigned int rhs1909 = 0U;
vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__output_pipe__DOT__ram_set__v0 
            = (((((1U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__issue_arb__DOT__chosenOH))
                   ? rhs1902 : rhs1903) | ((2U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__issue_arb__DOT__chosenOH))
                                 ? rhs1904 : rhs1905)) | ((4U 
                                                & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__issue_arb__DOT__chosenOH))
                                                ? rhs1906
                                                : rhs1907)) 
               | ((8U & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__issue_arb__DOT__chosenOH))
                   ? rhs1908 : rhs1909));
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__a_req_buffer__DOT__output_pipe__DOT__ram_set__v0 = 1U;
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule__DOT__r_2139 
            = (1U & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule__DOT__pp_32[1U] 
                     >> 0xcU));
    }
    if (((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__buffers_1__DOT__bundleOut_0_a_q__DOT__full)) 
         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__xbar_2_auto_out_a_valid))) {
        unsigned int rhs1910 = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffer__DOT__bundleOut_0_a_q__DOT__ram_mask
                [vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffer__DOT__bundleOut_0_a_q__DOT__value_1];
unsigned int rhs1911 = 0U;
unsigned int rhs1912 = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_7__DOT__bundleOut_0_a_q__DOT__ram_mask
                          [vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_7__DOT__bundleOut_0_a_q__DOT__value_1];
unsigned int rhs1913 = 0U;
vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__buffers_1__DOT__bundleOut_0_a_q__DOT__ram_mask__v0 
            = (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__xbar_2__DOT__muxStateEarly_0)
                 ? rhs1910
                 : rhs1911) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__xbar_2__DOT__muxStateEarly_1)
                           ? rhs1912
                           : rhs1913));
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__buffers_1__DOT__bundleOut_0_a_q__DOT__ram_mask__v0 = 1U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__buffers_1__DOT__bundleOut_0_a_q__DOT__ram_mask__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__buffers_1__DOT__bundleOut_0_a_q__DOT__value;
    }
    if (((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__buffers_1__DOT__bundleOut_0_a_q__DOT__full)) 
         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__xbar_2_auto_out_a_valid))) {
        unsigned int rhs1914 = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffer__DOT__bundleOut_0_a_q__DOT__ram_param
                [vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffer__DOT__bundleOut_0_a_q__DOT__value_1];
unsigned int rhs1915 = 0U;
unsigned int rhs1916 = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_7__DOT__bundleOut_0_a_q__DOT__ram_param
                          [vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_7__DOT__bundleOut_0_a_q__DOT__value_1];
unsigned int rhs1917 = 0U;
vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__buffers_1__DOT__bundleOut_0_a_q__DOT__ram_param__v0 
            = (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__xbar_2__DOT__muxStateEarly_0)
                 ? rhs1914
                 : rhs1915) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__xbar_2__DOT__muxStateEarly_1)
                           ? rhs1916
                           : rhs1917));
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__buffers_1__DOT__bundleOut_0_a_q__DOT__ram_param__v0 = 1U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__buffers_1__DOT__bundleOut_0_a_q__DOT__ram_param__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__buffers_1__DOT__bundleOut_0_a_q__DOT__value;
    }
    if (((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__buffers_1__DOT__bundleOut_0_a_q__DOT__full)) 
         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__xbar_2_auto_out_a_valid))) {
        EData rhs1918 = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffer__DOT__bundleOut_0_a_q__DOT__ram_data
                [vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffer__DOT__bundleOut_0_a_q__DOT__value_1][0U];
EData rhs1919 = __Vconst1667[0U];
EData rhs1920 = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_7__DOT__bundleOut_0_a_q__DOT__ram_data
                                        [vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_7__DOT__bundleOut_0_a_q__DOT__value_1][0U];
EData rhs1921 = __Vconst1667[0U];
vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__buffers_1__DOT__bundleOut_0_a_q__DOT__ram_data__v0[0U] 
            = (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__xbar_2__DOT__muxStateEarly_0)
                 ? rhs1918
                 : rhs1919) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__xbar_2__DOT__muxStateEarly_1)
                                         ? rhs1920
                                         : rhs1921));
        EData rhs1922 = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffer__DOT__bundleOut_0_a_q__DOT__ram_data
                [vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffer__DOT__bundleOut_0_a_q__DOT__value_1][1U];
EData rhs1923 = __Vconst1667[1U];
EData rhs1924 = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_7__DOT__bundleOut_0_a_q__DOT__ram_data
                                        [vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_7__DOT__bundleOut_0_a_q__DOT__value_1][1U];
EData rhs1925 = __Vconst1667[1U];
vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__buffers_1__DOT__bundleOut_0_a_q__DOT__ram_data__v0[1U] 
            = (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__xbar_2__DOT__muxStateEarly_0)
                 ? rhs1922
                 : rhs1923) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__xbar_2__DOT__muxStateEarly_1)
                                         ? rhs1924
                                         : rhs1925));
        EData rhs1926 = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffer__DOT__bundleOut_0_a_q__DOT__ram_data
                [vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffer__DOT__bundleOut_0_a_q__DOT__value_1][2U];
EData rhs1927 = __Vconst1667[2U];
EData rhs1928 = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_7__DOT__bundleOut_0_a_q__DOT__ram_data
                                        [vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_7__DOT__bundleOut_0_a_q__DOT__value_1][2U];
EData rhs1929 = __Vconst1667[2U];
vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__buffers_1__DOT__bundleOut_0_a_q__DOT__ram_data__v0[2U] 
            = (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__xbar_2__DOT__muxStateEarly_0)
                 ? rhs1926
                 : rhs1927) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__xbar_2__DOT__muxStateEarly_1)
                                         ? rhs1928
                                         : rhs1929));
        EData rhs1930 = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffer__DOT__bundleOut_0_a_q__DOT__ram_data
                [vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffer__DOT__bundleOut_0_a_q__DOT__value_1][3U];
EData rhs1931 = __Vconst1667[3U];
EData rhs1932 = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_7__DOT__bundleOut_0_a_q__DOT__ram_data
                                        [vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_7__DOT__bundleOut_0_a_q__DOT__value_1][3U];
EData rhs1933 = __Vconst1667[3U];
vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__buffers_1__DOT__bundleOut_0_a_q__DOT__ram_data__v0[3U] 
            = (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__xbar_2__DOT__muxStateEarly_0)
                 ? rhs1930
                 : rhs1931) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__xbar_2__DOT__muxStateEarly_1)
                                         ? rhs1932
                                         : rhs1933));
        EData rhs1934 = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffer__DOT__bundleOut_0_a_q__DOT__ram_data
                [vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffer__DOT__bundleOut_0_a_q__DOT__value_1][4U];
EData rhs1935 = __Vconst1667[4U];
EData rhs1936 = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_7__DOT__bundleOut_0_a_q__DOT__ram_data
                                        [vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_7__DOT__bundleOut_0_a_q__DOT__value_1][4U];
EData rhs1937 = __Vconst1667[4U];
vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__buffers_1__DOT__bundleOut_0_a_q__DOT__ram_data__v0[4U] 
            = (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__xbar_2__DOT__muxStateEarly_0)
                 ? rhs1934
                 : rhs1935) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__xbar_2__DOT__muxStateEarly_1)
                                         ? rhs1936
                                         : rhs1937));
        EData rhs1938 = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffer__DOT__bundleOut_0_a_q__DOT__ram_data
                [vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffer__DOT__bundleOut_0_a_q__DOT__value_1][5U];
EData rhs1939 = __Vconst1667[5U];
EData rhs1940 = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_7__DOT__bundleOut_0_a_q__DOT__ram_data
                                        [vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_7__DOT__bundleOut_0_a_q__DOT__value_1][5U];
EData rhs1941 = __Vconst1667[5U];
vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__buffers_1__DOT__bundleOut_0_a_q__DOT__ram_data__v0[5U] 
            = (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__xbar_2__DOT__muxStateEarly_0)
                 ? rhs1938
                 : rhs1939) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__xbar_2__DOT__muxStateEarly_1)
                                         ? rhs1940
                                         : rhs1941));
        EData rhs1942 = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffer__DOT__bundleOut_0_a_q__DOT__ram_data
                [vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffer__DOT__bundleOut_0_a_q__DOT__value_1][6U];
EData rhs1943 = __Vconst1667[6U];
EData rhs1944 = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_7__DOT__bundleOut_0_a_q__DOT__ram_data
                                        [vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_7__DOT__bundleOut_0_a_q__DOT__value_1][6U];
EData rhs1945 = __Vconst1667[6U];
vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__buffers_1__DOT__bundleOut_0_a_q__DOT__ram_data__v0[6U] 
            = (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__xbar_2__DOT__muxStateEarly_0)
                 ? rhs1942
                 : rhs1943) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__xbar_2__DOT__muxStateEarly_1)
                                         ? rhs1944
                                         : rhs1945));
        EData rhs1946 = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffer__DOT__bundleOut_0_a_q__DOT__ram_data
                [vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffer__DOT__bundleOut_0_a_q__DOT__value_1][7U];
EData rhs1947 = __Vconst1667[7U];
EData rhs1948 = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_7__DOT__bundleOut_0_a_q__DOT__ram_data
                                        [vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_7__DOT__bundleOut_0_a_q__DOT__value_1][7U];
EData rhs1949 = __Vconst1667[7U];
vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__buffers_1__DOT__bundleOut_0_a_q__DOT__ram_data__v0[7U] 
            = (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__xbar_2__DOT__muxStateEarly_0)
                 ? rhs1946
                 : rhs1947) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__xbar_2__DOT__muxStateEarly_1)
                                         ? rhs1948
                                         : rhs1949));
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__buffers_1__DOT__bundleOut_0_a_q__DOT__ram_data__v0 = 1U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__buffers_1__DOT__bundleOut_0_a_q__DOT__ram_data__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__buffers_1__DOT__bundleOut_0_a_q__DOT__value;
    }
    if (((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__buffers_1__DOT__bundleOut_0_a_q__DOT__full)) 
         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__xbar_2_auto_out_a_valid))) {
        unsigned int rhs1950 = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffer__DOT__bundleOut_0_a_q__DOT__ram_source
                [vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffer__DOT__bundleOut_0_a_q__DOT__value_1];
unsigned int rhs1951 = 0U;
unsigned int rhs1952 = (0x40U | vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_7__DOT__bundleOut_0_a_q__DOT__ram_source
                              [vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_7__DOT__bundleOut_0_a_q__DOT__value_1]);
unsigned int rhs1953 = 0U;
vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__buffers_1__DOT__bundleOut_0_a_q__DOT__ram_source__v0 
            = (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__xbar_2__DOT__muxStateEarly_0)
                 ? rhs1950
                 : rhs1951) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__xbar_2__DOT__muxStateEarly_1)
                           ? rhs1952
                           : rhs1953));
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__buffers_1__DOT__bundleOut_0_a_q__DOT__ram_source__v0 = 1U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__buffers_1__DOT__bundleOut_0_a_q__DOT__ram_source__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__buffers_1__DOT__bundleOut_0_a_q__DOT__value;
    }
    if (((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__buffers_1__DOT__bundleOut_0_a_q__DOT__full)) 
         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__xbar_2_auto_out_a_valid))) {
        unsigned long long rhs1954 = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffer__DOT__bundleOut_0_a_q__DOT__ram_address
                [vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffer__DOT__bundleOut_0_a_q__DOT__value_1];
unsigned long long rhs1955 = 0ULL;
unsigned long long rhs1956 = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_7__DOT__bundleOut_0_a_q__DOT__ram_address
                            [vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_7__DOT__bundleOut_0_a_q__DOT__value_1];
unsigned long long rhs1957 = 0ULL;
vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__buffers_1__DOT__bundleOut_0_a_q__DOT__ram_address__v0 
            = (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__xbar_2__DOT__muxStateEarly_0)
                 ? rhs1954
                 : rhs1955) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__xbar_2__DOT__muxStateEarly_1)
                             ? rhs1956
                             : rhs1957));
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__buffers_1__DOT__bundleOut_0_a_q__DOT__ram_address__v0 = 1U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__buffers_1__DOT__bundleOut_0_a_q__DOT__ram_address__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__buffers_1__DOT__bundleOut_0_a_q__DOT__value;
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT__deq__DOT__maybe_full)
          ? (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT__deq__DOT___do_enq_T)
          : (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT__deq__DOT___GEN_11))) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT__deq__DOT__ram_last__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT__deq_io_enq_bits_last;
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT__deq__DOT__ram_last__v0 = 1U;
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT__deq__DOT__maybe_full)
          ? (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT__deq__DOT___do_enq_T)
          : (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT__deq__DOT___GEN_11))) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT__deq__DOT__ram_data__v0[0U] 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_2__DOT__bundleOut_0_a_q__DOT__ram_data_io_deq_bits_MPORT_data[0U];
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT__deq__DOT__ram_data__v0[1U] 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_2__DOT__bundleOut_0_a_q__DOT__ram_data_io_deq_bits_MPORT_data[1U];
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT__deq__DOT__ram_data__v0[2U] 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_2__DOT__bundleOut_0_a_q__DOT__ram_data_io_deq_bits_MPORT_data[2U];
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT__deq__DOT__ram_data__v0[3U] 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_2__DOT__bundleOut_0_a_q__DOT__ram_data_io_deq_bits_MPORT_data[3U];
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT__deq__DOT__ram_data__v0[4U] 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_2__DOT__bundleOut_0_a_q__DOT__ram_data_io_deq_bits_MPORT_data[4U];
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT__deq__DOT__ram_data__v0[5U] 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_2__DOT__bundleOut_0_a_q__DOT__ram_data_io_deq_bits_MPORT_data[5U];
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT__deq__DOT__ram_data__v0[6U] 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_2__DOT__bundleOut_0_a_q__DOT__ram_data_io_deq_bits_MPORT_data[6U];
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT__deq__DOT__ram_data__v0[7U] 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_2__DOT__bundleOut_0_a_q__DOT__ram_data_io_deq_bits_MPORT_data[7U];
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT__deq__DOT__ram_data__v0 = 1U;
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT__deq__DOT__maybe_full)
          ? (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT__deq__DOT___do_enq_T)
          : (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT__deq__DOT___GEN_11))) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT__deq__DOT__ram_strb__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_2__DOT__bundleOut_0_a_q__DOT__ram_mask_io_deq_bits_MPORT_data;
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT__deq__DOT__ram_strb__v0 = 1U;
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__iaesSboxMid_6_3 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_29_45) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_28_20));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__iaesSboxMid_4_3 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_25_45) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_24_20));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__iaesSboxMid_0_3 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_17_45) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_16_20));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__iaesSboxMid_2_3 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_21_45) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_20_20));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__rst) {
        vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceA__DOT__state_0 = 0U;
    } else if ((1U & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceA__DOT__beatsLeft)))) {
        vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceA__DOT__state_0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceA__DOT__s1_full;
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__rst) {
        vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceB_task_arb__DOT__rrGrantMask = 0U;
    } else if (vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceB_task_arb__DOT___pendingMask_T_2) {
        vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceB_task_arb__DOT__rrGrantMask 
            = (((IData)((0U != (0x1fffU & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceB_task_arb__DOT__chosenOH)))) 
                << 0xdU) | (((IData)((0U != (0xfffU 
                                             & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceB_task_arb__DOT__chosenOH)))) 
                             << 0xcU) | (((IData)((0U 
                                                   != 
                                                   (0x7ffU 
                                                    & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceB_task_arb__DOT__chosenOH)))) 
                                          << 0xbU) 
                                         | (((IData)(
                                                     (0U 
                                                      != 
                                                      (0x3ffU 
                                                       & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceB_task_arb__DOT__chosenOH)))) 
                                             << 0xaU) 
                                            | (((IData)(
                                                        (0U 
                                                         != 
                                                         (0x1ffU 
                                                          & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceB_task_arb__DOT__chosenOH)))) 
                                                << 9U) 
                                               | (((IData)(
                                                           (0U 
                                                            != 
                                                            (0xffU 
                                                             & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceB_task_arb__DOT__chosenOH)))) 
                                                   << 8U) 
                                                  | (((IData)(
                                                              (0U 
                                                               != 
                                                               (0x7fU 
                                                                & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceB_task_arb__DOT__chosenOH)))) 
                                                      << 7U) 
                                                     | (((IData)(
                                                                 (0U 
                                                                  != 
                                                                  (0x3fU 
                                                                   & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceB_task_arb__DOT__chosenOH)))) 
                                                         << 6U) 
                                                        | (((IData)(
                                                                    (0U 
                                                                     != 
                                                                     (0x1fU 
                                                                      & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceB_task_arb__DOT__chosenOH)))) 
                                                            << 5U) 
                                                           | (((IData)(
                                                                       (0U 
                                                                        != 
                                                                        (0xfU 
                                                                         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceB_task_arb__DOT__chosenOH)))) 
                                                               << 4U) 
                                                              | (((IData)(
                                                                          (0U 
                                                                           != 
                                                                           (7U 
                                                                            & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceB_task_arb__DOT__chosenOH)))) 
                                                                  << 3U) 
                                                                 | (((IData)(
                                                                             (0U 
                                                                              != 
                                                                              (3U 
                                                                               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceB_task_arb__DOT__chosenOH)))) 
                                                                     << 2U) 
                                                                    | (2U 
                                                                       & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceB_task_arb__DOT__chosenOH) 
                                                                          << 1U))))))))))))));
    }
    IData rhs1958 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__fpFreeList_io_allocatePhyReg_1);
IData rhs1959 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rob_io_commits_info_1_old_pdest);
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rat__DOT__fpRat__DOT__t1_wSpec_1_data 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename_io_fpRenamePorts_1_wen)
            ? rhs1958
            : rhs1959);
    if (((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_3__DOT__bundleOut_0_a_q__DOT__full)) 
         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__xbar_3_auto_out_a_valid))) {
        unsigned int rhs1960 = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers__DOT__bundleOut_0_a_q__DOT__ram_source
                [vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers__DOT__bundleOut_0_a_q__DOT__value_1];
unsigned int rhs1961 = 0U;
unsigned int rhs1962 = (0x20U | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__PeripheralXbar_to_MemXbar_buffer_0__DOT__bundleOut_0_a_q__DOT__ram_source_io_deq_bits_MPORT_data));
unsigned int rhs1963 = 0U;
vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__misc__DOT__buffers_3__DOT__bundleOut_0_a_q__DOT__ram_source__v0 
            = (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__xbar_3__DOT__muxStateEarly_0)
                 ? rhs1960
                 : rhs1961) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__xbar_3__DOT__muxStateEarly_1)
                           ? rhs1962
                           : rhs1963));
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__misc__DOT__buffers_3__DOT__bundleOut_0_a_q__DOT__ram_source__v0 = 1U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__misc__DOT__buffers_3__DOT__bundleOut_0_a_q__DOT__ram_source__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_3__DOT__bundleOut_0_a_q__DOT__value;
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__iaesSboxMid_7_16 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_31_39) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_30_0));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__iaesSboxMid_5_16 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_27_39) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_26_0));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__iaesSboxMid_3_16 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_23_39) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_22_0));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__iaesSboxMid_1_16 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_19_39) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_18_0));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__r_80 
            = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__c53_374__DOT__CSA3_2_1__DOT__temp_0) 
                     >> 1U));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__set_touch_ways_0_390_valid) {
        if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__set_touch_ways_0_390_valid) {
            vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__state_vec_390 
                = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT___state_vec_390_T_8;
        }
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__set_touch_ways_0_389_valid) {
        if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__set_touch_ways_0_389_valid) {
            vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__state_vec_389 
                = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT___state_vec_389_T_8;
        }
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__set_touch_ways_0_388_valid) {
        if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__set_touch_ways_0_388_valid) {
            vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__state_vec_388 
                = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT___state_vec_388_T_8;
        }
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__set_touch_ways_0_387_valid) {
        if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__set_touch_ways_0_387_valid) {
            vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__state_vec_387 
                = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT___state_vec_387_T_8;
        }
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__set_touch_ways_0_386_valid) {
        if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__set_touch_ways_0_386_valid) {
            vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__state_vec_386 
                = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT___state_vec_386_T_8;
        }
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__set_touch_ways_0_385_valid) {
        if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__set_touch_ways_0_385_valid) {
            vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__state_vec_385 
                = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT___state_vec_385_T_8;
        }
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__set_touch_ways_0_384_valid) {
        if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__set_touch_ways_0_384_valid) {
            vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__state_vec_384 
                = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT___state_vec_384_T_8;
        }
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__set_touch_ways_0_383_valid) {
        if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__set_touch_ways_0_383_valid) {
            vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__state_vec_383 
                = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT___state_vec_383_T_8;
        }
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__set_touch_ways_0_382_valid) {
        if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__set_touch_ways_0_382_valid) {
            vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__state_vec_382 
                = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT___state_vec_382_T_8;
        }
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__set_touch_ways_0_381_valid) {
        if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__set_touch_ways_0_381_valid) {
            vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__state_vec_381 
                = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT___state_vec_381_T_8;
        }
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__set_touch_ways_0_380_valid) {
        if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__set_touch_ways_0_380_valid) {
            vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__state_vec_380 
                = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT___state_vec_380_T_8;
        }
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__set_touch_ways_0_379_valid) {
        if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__set_touch_ways_0_379_valid) {
            vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__state_vec_379 
                = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT___state_vec_379_T_8;
        }
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__set_touch_ways_0_378_valid) {
        if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__set_touch_ways_0_378_valid) {
            vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT__state_vec_378 
                = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_2__DOT__ftbBank__DOT___state_vec_378_T_8;
        }
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_5_5 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_11_44) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_10_9));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_3_5 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_7_44) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_6_9));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_1_5 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_3_44) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_2_9));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_7_5 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_15_44) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_14_9));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule__DOT__r_20 
            = (1U & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule__DOT__pp_2[0U] 
                     >> 4U));
    }
    if ((1U & ((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__L2_to_L3_peripheral_buffer_1__DOT__bundleIn_0_d_q__DOT__full)) 
               & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__L2_to_L3_peripheral_buffer_0__DOT__bundleIn_0_d_q__DOT__empty))))) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__misc__DOT__L2_to_L3_peripheral_buffer_1__DOT__bundleIn_0_d_q__DOT__ram_size__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__L2_to_L3_peripheral_buffer_0__DOT__bundleIn_0_d_q__DOT__ram_size
            [vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__L2_to_L3_peripheral_buffer_0__DOT__bundleIn_0_d_q__DOT__value_1];
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__misc__DOT__L2_to_L3_peripheral_buffer_1__DOT__bundleIn_0_d_q__DOT__ram_size__v0 = 1U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__misc__DOT__L2_to_L3_peripheral_buffer_1__DOT__bundleIn_0_d_q__DOT__ram_size__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__L2_to_L3_peripheral_buffer_1__DOT__bundleIn_0_d_q__DOT__value;
    }
    if ((1U & ((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__L2_to_L3_peripheral_buffer_1__DOT__bundleIn_0_d_q__DOT__full)) 
               & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__L2_to_L3_peripheral_buffer_0__DOT__bundleIn_0_d_q__DOT__empty))))) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__misc__DOT__L2_to_L3_peripheral_buffer_1__DOT__bundleIn_0_d_q__DOT__ram_opcode__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__L2_to_L3_peripheral_buffer_0__DOT__bundleIn_0_d_q__DOT__ram_opcode
            [vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__L2_to_L3_peripheral_buffer_0__DOT__bundleIn_0_d_q__DOT__value_1];
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__misc__DOT__L2_to_L3_peripheral_buffer_1__DOT__bundleIn_0_d_q__DOT__ram_opcode__v0 = 1U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__misc__DOT__L2_to_L3_peripheral_buffer_1__DOT__bundleIn_0_d_q__DOT__ram_opcode__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__L2_to_L3_peripheral_buffer_1__DOT__bundleIn_0_d_q__DOT__value;
    }
    if ((1U & ((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__L2_to_L3_peripheral_buffer_1__DOT__bundleIn_0_d_q__DOT__full)) 
               & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__L2_to_L3_peripheral_buffer_0__DOT__bundleIn_0_d_q__DOT__empty))))) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__misc__DOT__L2_to_L3_peripheral_buffer_1__DOT__bundleIn_0_d_q__DOT__ram_source__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__L2_to_L3_peripheral_buffer_0__DOT__bundleIn_0_d_q__DOT__ram_source
            [vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__L2_to_L3_peripheral_buffer_0__DOT__bundleIn_0_d_q__DOT__value_1];
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__misc__DOT__L2_to_L3_peripheral_buffer_1__DOT__bundleIn_0_d_q__DOT__ram_source__v0 = 1U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__misc__DOT__L2_to_L3_peripheral_buffer_1__DOT__bundleIn_0_d_q__DOT__ram_source__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__L2_to_L3_peripheral_buffer_1__DOT__bundleIn_0_d_q__DOT__value;
    }
    if ((1U & ((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__L2_to_L3_peripheral_buffer_1__DOT__bundleIn_0_d_q__DOT__full)) 
               & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__L2_to_L3_peripheral_buffer_0__DOT__bundleIn_0_d_q__DOT__empty))))) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__misc__DOT__L2_to_L3_peripheral_buffer_1__DOT__bundleIn_0_d_q__DOT__ram_data__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__L2_to_L3_peripheral_buffer_0__DOT__bundleIn_0_d_q__DOT__ram_data
            [vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__L2_to_L3_peripheral_buffer_0__DOT__bundleIn_0_d_q__DOT__value_1];
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__misc__DOT__L2_to_L3_peripheral_buffer_1__DOT__bundleIn_0_d_q__DOT__ram_data__v0 = 1U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__misc__DOT__L2_to_L3_peripheral_buffer_1__DOT__bundleIn_0_d_q__DOT__ram_data__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__L2_to_L3_peripheral_buffer_1__DOT__bundleIn_0_d_q__DOT__value;
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__resetGen__DOT__io_out_REG_1) {
        vlTOPp->__Vdly__SimTop__DOT__l_soc__DOT__misc__DOT__buffers__DOT__bundleOut_0_a_q__DOT__value = 0U;
    } else if (vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers__DOT__bundleOut_0_a_q__DOT__do_enq) {
        vlTOPp->__Vdly__SimTop__DOT__l_soc__DOT__misc__DOT__buffers__DOT__bundleOut_0_a_q__DOT__value 
            = (1U & ((IData)(1U) + (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers__DOT__bundleOut_0_a_q__DOT__value)));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__resetGen__DOT__io_out_REG_1) {
        vlTOPp->__Vdly__SimTop__DOT__l_soc__DOT__misc__DOT__buffers__DOT__bundleOut_0_a_q__DOT__value_1 = 0U;
    } else if (vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers__DOT__bundleOut_0_a_q__DOT__do_deq) {
        vlTOPp->__Vdly__SimTop__DOT__l_soc__DOT__misc__DOT__buffers__DOT__bundleOut_0_a_q__DOT__value_1 
            = (1U & ((IData)(1U) + (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers__DOT__bundleOut_0_a_q__DOT__value_1)));
    }
    IData rhs1964 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__fpFreeList_io_allocatePhyReg_0);
IData rhs1965 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rob_io_commits_info_0_old_pdest);
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rat__DOT__fpRat__DOT__t1_wSpec_0_data 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename_io_fpRenamePorts_0_wen)
            ? rhs1964
            : rhs1965);
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__r_84 
            = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__c53_376__DOT__CSA3_2_1__DOT__temp_0) 
                     >> 1U));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__lsqCtrl__DOT__do_enq_2) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__lsqCtrl__DOT__io_enqLsq_req_2_bits_lqIdx_r_value 
            = (0xfU & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__lsqCtrl__DOT___io_enq_resp_2_lqIdx_new_ptr_T_2));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__r_419 
            = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__c53_511__DOT__CSA3_2_1__DOT__temp_0) 
                     >> 1U));
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT__queue_arw_deq__DOT__maybe_full)
          ? (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT__queue_arw_deq__DOT___do_enq_T)
          : (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT__queue_arw_deq__DOT___GEN_20))) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT__queue_arw_deq_io_enq_bits_id;
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id__v0 = 1U;
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__r_40 
            = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__c53_362__DOT__CSA3_2_1__DOT__temp_0) 
                     >> 1U));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__r_407 
            = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__c53_505__DOT__CSA3_2_1__DOT__temp_0) 
                     >> 1U));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__r_109 
            = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__c53_386__DOT__CSA3_2_1__DOT__temp_0) 
                     >> 1U));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__resetGen__DOT__io_out_REG_1) {
        vlTOPp->__Vdly__SimTop__DOT__l_soc__DOT__misc__DOT__L2_to_L3_peripheral_buffer_0__DOT__bundleIn_0_d_q__DOT__value_1 = 0U;
    } else if (vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__L2_to_L3_peripheral_buffer_0__DOT__bundleIn_0_d_q__DOT__do_deq) {
        vlTOPp->__Vdly__SimTop__DOT__l_soc__DOT__misc__DOT__L2_to_L3_peripheral_buffer_0__DOT__bundleIn_0_d_q__DOT__value_1 
            = (1U & ((IData)(1U) + (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__L2_to_L3_peripheral_buffer_0__DOT__bundleIn_0_d_q__DOT__value_1)));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__resetGen__DOT__io_out_REG_1) {
        vlTOPp->__Vdly__SimTop__DOT__l_soc__DOT__misc__DOT__L2_to_L3_peripheral_buffer_0__DOT__bundleIn_0_d_q__DOT__value = 0U;
    } else if (vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__L2_to_L3_peripheral_buffer_0__DOT__bundleIn_0_d_q__DOT__do_enq) {
        vlTOPp->__Vdly__SimTop__DOT__l_soc__DOT__misc__DOT__L2_to_L3_peripheral_buffer_0__DOT__bundleIn_0_d_q__DOT__value 
            = (1U & ((IData)(1U) + (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__L2_to_L3_peripheral_buffer_0__DOT__bundleIn_0_d_q__DOT__value)));
    }
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dtlb_ld_tlb_ld_1__DOT__pmp_paddr_REG 
        = (0xfffffffffULL & vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__LoadUnit_1__DOT__load_s0__DOT__s0_vaddr);
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__iaesSboxMid_7_15 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_31_40) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_30_6));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__iaesSboxMid_5_15 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_27_40) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_26_6));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__iaesSboxMid_3_15 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_23_40) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_22_6));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__iaesSboxMid_1_15 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_19_40) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_18_6));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__add_pipe__DOT___T_22) {
        unsigned int rhs1966 = ((IData)(1U) + (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__add_pipe__DOT__s1_1__DOT__far_path_mods_0_io_in_a_exp));
unsigned int rhs1967 = 0U;
IData rhs1968 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__add_pipe__DOT__s1_1__DOT__far_path_mods_0_io_in_a_exp);
unsigned int rhs1969 = 0U;
unsigned int rhs1970 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__add_pipe__DOT__s1_1__DOT__far_path_mods_0_io_in_a_exp) 
                                                 - (IData)(1U));
unsigned int rhs1971 = 0U;
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__add_pipe__DOT__s2_io_in_r_1_far_path_out_exp 
            = (0x7ffU & ((((0x2000U & vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__add_pipe__DOT__s1_1__DOT__far_path_mods_0__DOT__adder_result[3U])
                            ? rhs1966
                            : rhs1967) | ((1U == (3U & (
                                                   vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__add_pipe__DOT__s1_1__DOT__far_path_mods_0__DOT__adder_result[3U] 
                                                   >> 0xcU)))
                                      ? rhs1968
                                      : rhs1969)) | ((0U 
                                                 == 
                                                 (3U 
                                                  & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__add_pipe__DOT__s1_1__DOT__far_path_mods_0__DOT__adder_result[3U] 
                                                     >> 0xcU)))
                                                 ? 
                                                rhs1970
                                                 : rhs1971)));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__add_pipe__DOT___T_22) {
        unsigned int rhs1972 = ((IData)(1U) + (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__add_pipe__DOT__s1_0__DOT__far_path_mods_0_io_in_a_exp));
unsigned int rhs1973 = 0U;
IData rhs1974 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__add_pipe__DOT__s1_0__DOT__far_path_mods_0_io_in_a_exp);
unsigned int rhs1975 = 0U;
unsigned int rhs1976 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__add_pipe__DOT__s1_0__DOT__far_path_mods_0_io_in_a_exp) 
                                                   - (IData)(1U));
unsigned int rhs1977 = 0U;
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__add_pipe__DOT__s2_io_in_r_far_path_out_exp 
            = (0xffU & ((((1U & (IData)((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__add_pipe__DOT__s1_0__DOT__far_path_mods_0__DOT__adder_result 
                                         >> 0x33U)))
                           ? rhs1972
                           : rhs1973) | ((1U == (3U & (IData)(
                                                         (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__add_pipe__DOT__s1_0__DOT__far_path_mods_0__DOT__adder_result 
                                                          >> 0x32U))))
                                     ? rhs1974
                                     : rhs1975)) | ((0U 
                                                == 
                                                (3U 
                                                 & (IData)(
                                                           (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__add_pipe__DOT__s1_0__DOT__far_path_mods_0__DOT__adder_result 
                                                            >> 0x32U))))
                                                ? rhs1976
                                                : rhs1977)));
    }
    unsigned int rhs1978 = 1U;
IData rhs1979 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_0__DOT___GEN_7);
unsigned int rhs1980 = (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT___nestedWb_b_toN_T_2) 
                & (1U == (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__bc_mshr_io_tasks_dir_write_bits_data_state)))
                ? rhs1978 : rhs1979);
IData rhs1981 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_0__DOT___GEN_7);
vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_0__DOT__meta_reg_state 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_0__DOT__change_meta)
            ? rhs1980
            : rhs1981);
    unsigned int rhs1982 = 1U;
IData rhs1983 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_1__DOT___GEN_7);
unsigned int rhs1984 = (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT___nestedWb_b_toN_T_2) 
                & (1U == (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__bc_mshr_io_tasks_dir_write_bits_data_state)))
                ? rhs1982 : rhs1983);
IData rhs1985 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_1__DOT___GEN_7);
vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_1__DOT__meta_reg_state 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__abc_mshr_1__DOT__change_meta)
            ? rhs1984
            : rhs1985);
    if (vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceD__DOT__s4_latch) {
        vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceD__DOT__s4_beat 
            = vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceD__DOT__pipe__DOT__stages_1__DOT__ram_beat
            [0U];
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceD__DOT__s4_latch) {
        vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceD__DOT__s4_req_way 
            = vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceD__DOT__pipe__DOT__stages_1__DOT__ram_req_way
            [0U];
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceD__DOT__s4_latch) {
        vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceD__DOT__s4_req_set 
            = vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceD__DOT__pipe__DOT__stages_1__DOT__ram_req_set
            [0U];
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__iaesSboxMid_6_4 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_29_41) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_28_8));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__iaesSboxMid_4_4 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_25_41) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_24_8));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__iaesSboxMid_0_4 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_17_41) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_16_8));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__iaesSboxMid_2_4 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_21_41) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_20_8));
    }
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dtlb_st_tlb_st__DOT__pmp_paddr_REG 
        = (0xfffffffffULL & vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__StoreUnit_0__DOT__store_s0_io_dtlbReq_bits_vaddr);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dtlb_st_tlb_st_1__DOT__pmp_paddr_REG 
        = (0xfffffffffULL & vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__StoreUnit_1__DOT__store_s0_io_dtlbReq_bits_vaddr);
    if (vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__rst) {
        vlTOPp->__Vdly__SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sinkB_io_b_q__DOT__value_1 = 0U;
    } else if (vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sinkB_io_b_q__DOT__do_deq) {
        vlTOPp->__Vdly__SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sinkB_io_b_q__DOT__value_1 
            = (1U & ((IData)(1U) + (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sinkB_io_b_q__DOT__value_1)));
    }
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dtlb_st_tlb_st_1__DOT__offReg 
        = (0xfffU & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__StoreUnit_1__DOT__store_s0_io_dtlbReq_bits_vaddr));
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__is_commit_3) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__io_frontend_toFtq_rob_commits_3_bits_r_commitType 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rob__DOT__dispatchData__DOT__data_commitType_io_rdata_3_MPORT_data;
    }
    if (((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_2__DOT__bundleOut_0_w_deq__DOT__full)) 
         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT__deq_io_deq_valid))) {
        unsigned int rhs1986 = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT__deq__DOT__ram_strb
               [0U];
IData rhs1987 = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_2__DOT__bundleOut_0_a_q__DOT__ram_mask_io_deq_bits_MPORT_data;
vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_2__DOT__bundleOut_0_w_deq__DOT__ram_strb__v0 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT__deq__DOT__maybe_full)
                ? rhs1986 : rhs1987);
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_2__DOT__bundleOut_0_w_deq__DOT__ram_strb__v0 = 1U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_2__DOT__bundleOut_0_w_deq__DOT__ram_strb__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_2__DOT__bundleOut_0_w_deq__DOT__value;
    }
    if (((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_2__DOT__bundleOut_0_w_deq__DOT__full)) 
         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT__deq_io_deq_valid))) {
        if (vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT__deq__DOT__maybe_full) {
            vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_2__DOT__bundleOut_0_w_deq__DOT__ram_data__v0[0U] 
                = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT__deq__DOT__ram_data
                [0U][0U];
            vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_2__DOT__bundleOut_0_w_deq__DOT__ram_data__v0[1U] 
                = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT__deq__DOT__ram_data
                [0U][1U];
            vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_2__DOT__bundleOut_0_w_deq__DOT__ram_data__v0[2U] 
                = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT__deq__DOT__ram_data
                [0U][2U];
            vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_2__DOT__bundleOut_0_w_deq__DOT__ram_data__v0[3U] 
                = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT__deq__DOT__ram_data
                [0U][3U];
            vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_2__DOT__bundleOut_0_w_deq__DOT__ram_data__v0[4U] 
                = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT__deq__DOT__ram_data
                [0U][4U];
            vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_2__DOT__bundleOut_0_w_deq__DOT__ram_data__v0[5U] 
                = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT__deq__DOT__ram_data
                [0U][5U];
            vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_2__DOT__bundleOut_0_w_deq__DOT__ram_data__v0[6U] 
                = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT__deq__DOT__ram_data
                [0U][6U];
            vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_2__DOT__bundleOut_0_w_deq__DOT__ram_data__v0[7U] 
                = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT__deq__DOT__ram_data
                [0U][7U];
        } else {
            vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_2__DOT__bundleOut_0_w_deq__DOT__ram_data__v0[0U] 
                = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_2__DOT__bundleOut_0_a_q__DOT__ram_data_io_deq_bits_MPORT_data[0U];
            vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_2__DOT__bundleOut_0_w_deq__DOT__ram_data__v0[1U] 
                = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_2__DOT__bundleOut_0_a_q__DOT__ram_data_io_deq_bits_MPORT_data[1U];
            vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_2__DOT__bundleOut_0_w_deq__DOT__ram_data__v0[2U] 
                = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_2__DOT__bundleOut_0_a_q__DOT__ram_data_io_deq_bits_MPORT_data[2U];
            vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_2__DOT__bundleOut_0_w_deq__DOT__ram_data__v0[3U] 
                = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_2__DOT__bundleOut_0_a_q__DOT__ram_data_io_deq_bits_MPORT_data[3U];
            vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_2__DOT__bundleOut_0_w_deq__DOT__ram_data__v0[4U] 
                = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_2__DOT__bundleOut_0_a_q__DOT__ram_data_io_deq_bits_MPORT_data[4U];
            vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_2__DOT__bundleOut_0_w_deq__DOT__ram_data__v0[5U] 
                = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_2__DOT__bundleOut_0_a_q__DOT__ram_data_io_deq_bits_MPORT_data[5U];
            vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_2__DOT__bundleOut_0_w_deq__DOT__ram_data__v0[6U] 
                = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_2__DOT__bundleOut_0_a_q__DOT__ram_data_io_deq_bits_MPORT_data[6U];
            vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_2__DOT__bundleOut_0_w_deq__DOT__ram_data__v0[7U] 
                = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_2__DOT__bundleOut_0_a_q__DOT__ram_data_io_deq_bits_MPORT_data[7U];
        }
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_2__DOT__bundleOut_0_w_deq__DOT__ram_data__v0 = 1U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_2__DOT__bundleOut_0_w_deq__DOT__ram_data__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_2__DOT__bundleOut_0_w_deq__DOT__value;
    }
    if (((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_2__DOT__bundleOut_0_w_deq__DOT__full)) 
         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT__deq_io_deq_valid))) {
        unsigned int rhs1988 = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT__deq__DOT__ram_last
               [0U];
IData rhs1989 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT__deq_io_enq_bits_last);
vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_2__DOT__bundleOut_0_w_deq__DOT__ram_last__v0 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__tl2axi4__DOT__deq__DOT__maybe_full)
                ? rhs1988 : rhs1989);
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_2__DOT__bundleOut_0_w_deq__DOT__ram_last__v0 = 1U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_2__DOT__bundleOut_0_w_deq__DOT__ram_last__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__axi4buf_2__DOT__bundleOut_0_w_deq__DOT__value;
    }
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dtlb_st_tlb_st__DOT__offReg 
        = (0xfffU & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__StoreUnit_0__DOT__store_s0_io_dtlbReq_bits_vaddr));
    if (vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__rst) {
        vlTOPp->__Vdly__SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__io_out_a_q__DOT__value = 0U;
    } else if (vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__io_out_a_q__DOT__do_enq) {
        vlTOPp->__Vdly__SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__io_out_a_q__DOT__value 
            = (1U & ((IData)(1U) + (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__io_out_a_q__DOT__value)));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__resetGen__DOT__io_out_REG_1) {
        vlTOPp->__Vdly__SimTop__DOT__l_soc__DOT__misc__DOT__buffers_4__DOT__bundleOut_0_a_q__DOT__value_1 = 0U;
    } else if (vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_4__DOT__bundleOut_0_a_q__DOT__do_deq) {
        vlTOPp->__Vdly__SimTop__DOT__l_soc__DOT__misc__DOT__buffers_4__DOT__bundleOut_0_a_q__DOT__value_1 
            = (1U & ((IData)(1U) + (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_4__DOT__bundleOut_0_a_q__DOT__value_1)));
    }
    unsigned int rhs1990 = (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__xbar_3__DOT__earlyWinner_0) 
                         & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers__DOT__bundleOut_0_a_q__DOT__ram_opcode_io_deq_bits_MPORT_data) 
                                >> 2U)) & (~ (0xffU 
                                              & (((IData)(0x3fU) 
                                                  << (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers__DOT__bundleOut_0_a_q__DOT__ram_size_io_deq_bits_MPORT_data)) 
                                                 >> 5U))))) 
                        | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__xbar_3__DOT__earlyWinner_1) 
                           & ((~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__PeripheralXbar_to_MemXbar_buffer_0__DOT__bundleOut_0_a_q__DOT__ram_opcode_io_deq_bits_MPORT_data) 
                                  >> 2U)) & (~ (0xffU 
                                                & (((IData)(0x3fU) 
                                                    << (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__PeripheralXbar_to_MemXbar_buffer_0__DOT__bundleOut_0_a_q__DOT__ram_size_io_deq_bits_MPORT_data)) 
                                                   >> 5U))))));
unsigned int rhs1991 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__xbar_3__DOT__beatsLeft) 
                        - (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__xbar_3__DOT___beatsLeft_T_2));
vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__xbar_3__DOT__beatsLeft 
        = (1U & ((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__resetGen__DOT__io_out_REG_1)) 
                 & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__xbar_3__DOT__latch)
                     ? rhs1990
                     : rhs1991)));
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule__DOT__r_25 
            = (1U & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule__DOT__pp_2[0U] 
                     >> 5U));
    }
    if (((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_1__DOT__bundleOut_0_a_q__DOT__full)) 
         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__cork_auto_out_a_valid))) {
        IData rhs1992 = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__cork__DOT__c_a_bits_a_mask;
unsigned int rhs1993 = 0U;
unsigned int rhs1994 = vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__io_out_a_q__DOT__ram_mask
                          [vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__io_out_a_q__DOT__value_1];
unsigned int rhs1995 = 0U;
vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__misc__DOT__buffers_1__DOT__bundleOut_0_a_q__DOT__ram_mask__v0 
            = (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__cork__DOT__muxStateEarly___05F0)
                 ? rhs1992
                 : rhs1993) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__cork__DOT__muxStateEarly___05F1)
                           ? rhs1994
                           : rhs1995));
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__misc__DOT__buffers_1__DOT__bundleOut_0_a_q__DOT__ram_mask__v0 = 1U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__misc__DOT__buffers_1__DOT__bundleOut_0_a_q__DOT__ram_mask__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__misc__DOT__buffers_1__DOT__bundleOut_0_a_q__DOT__value;
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__iaesSboxMid_7_3 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_31_45) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_30_20));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__iaesSboxMid_5_3 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_27_45) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_26_20));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__iaesSboxMid_1_3 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_19_45) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_18_20));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__iaesSboxMid_3_3 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_23_45) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_22_20));
    }
    if (((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__io_out_a_q__DOT__full)) 
         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceA_io_a_valid))) {
        IData rhs1996 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceA__DOT__s1_task_source);
unsigned int rhs1997 = 0U;
IData rhs1998 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceA_io_task_bits_source);
unsigned int rhs1999 = 0U;
vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__io_out_a_q__DOT__ram_source__v0 
            = (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceA__DOT__muxStateEarly_0)
                 ? rhs1996
                 : rhs1997) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceA__DOT__muxStateEarly_1)
                           ? rhs1998
                           : rhs1999));
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__io_out_a_q__DOT__ram_source__v0 = 1U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__io_out_a_q__DOT__ram_source__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__io_out_a_q__DOT__value;
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_3_8 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_7_43) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_6_3));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_1_8 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_3_43) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_2_3));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_5_8 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_11_43) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_10_3));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__aesSboxMid_7_8 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_15_43) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_14_3));
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_0__DOT__array__DOT__array_RW0_en) 
         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_0__DOT__array__DOT__array_RW0_wmode))) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_0__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 
            = (0xfffU & vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_0__DOT__array__DOT__array__DOT__array_6_ext_RW0_wdata);
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_0__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 = 1U;
        vlTOPp->__Vdlyvlsb__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_0__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 = 0U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_0__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_0__DOT__array__DOT__array_RW0_addr;
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_0__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v1 
            = (0xfffU & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_0__DOT__array__DOT__array__DOT__array_6_ext_RW0_wdata 
                         >> 0xcU));
        vlTOPp->__Vdlyvlsb__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_0__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v1 = 0xcU;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_0__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v1 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_0__DOT__array__DOT__array_RW0_addr;
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_1__DOT__array__DOT__array_RW0_en) 
         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_1__DOT__array__DOT__array_RW0_wmode))) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_1__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 
            = (0xfffU & vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_1__DOT__array__DOT__array__DOT__array_6_ext_RW0_wdata);
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_1__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 = 1U;
        vlTOPp->__Vdlyvlsb__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_1__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 = 0U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_1__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_1__DOT__array__DOT__array_RW0_addr;
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_1__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v1 
            = (0xfffU & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_1__DOT__array__DOT__array__DOT__array_6_ext_RW0_wdata 
                         >> 0xcU));
        vlTOPp->__Vdlyvlsb__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_1__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v1 = 0xcU;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_1__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v1 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_1__DOT__array__DOT__array_RW0_addr;
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_2__DOT__array__DOT__array_RW0_en) 
         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_2__DOT__array__DOT__array_RW0_wmode))) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_2__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 
            = (0xfffU & vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_2__DOT__array__DOT__array__DOT__array_6_ext_RW0_wdata);
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_2__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 = 1U;
        vlTOPp->__Vdlyvlsb__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_2__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 = 0U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_2__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_2__DOT__array__DOT__array_RW0_addr;
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_2__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v1 
            = (0xfffU & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_2__DOT__array__DOT__array__DOT__array_6_ext_RW0_wdata 
                         >> 0xcU));
        vlTOPp->__Vdlyvlsb__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_2__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v1 = 0xcU;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_2__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v1 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_2__DOT__array__DOT__array_RW0_addr;
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_3__DOT__array__DOT__array_RW0_en) 
         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_3__DOT__array__DOT__array_RW0_wmode))) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_3__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 
            = (0xfffU & vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_3__DOT__array__DOT__array__DOT__array_6_ext_RW0_wdata);
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_3__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 = 1U;
        vlTOPp->__Vdlyvlsb__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_3__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 = 0U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_3__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_3__DOT__array__DOT__array_RW0_addr;
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_3__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v1 
            = (0xfffU & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_3__DOT__array__DOT__array__DOT__array_6_ext_RW0_wdata 
                         >> 0xcU));
        vlTOPp->__Vdlyvlsb__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_3__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v1 = 0xcU;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_3__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v1 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_3__DOT__array__DOT__array_RW0_addr;
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_4__DOT__array__DOT__array_RW0_en) 
         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_4__DOT__array__DOT__array_RW0_wmode))) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_4__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 
            = (0xfffU & vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_4__DOT__array__DOT__array__DOT__array_6_ext_RW0_wdata);
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_4__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 = 1U;
        vlTOPp->__Vdlyvlsb__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_4__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 = 0U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_4__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_4__DOT__array__DOT__array_RW0_addr;
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_4__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v1 
            = (0xfffU & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_4__DOT__array__DOT__array__DOT__array_6_ext_RW0_wdata 
                         >> 0xcU));
        vlTOPp->__Vdlyvlsb__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_4__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v1 = 0xcU;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_4__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v1 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_4__DOT__array__DOT__array_RW0_addr;
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_5__DOT__array__DOT__array_RW0_en) 
         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_5__DOT__array__DOT__array_RW0_wmode))) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_5__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 
            = (0xfffU & vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_5__DOT__array__DOT__array__DOT__array_6_ext_RW0_wdata);
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_5__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 = 1U;
        vlTOPp->__Vdlyvlsb__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_5__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 = 0U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_5__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_5__DOT__array__DOT__array_RW0_addr;
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_5__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v1 
            = (0xfffU & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_5__DOT__array__DOT__array__DOT__array_6_ext_RW0_wdata 
                         >> 0xcU));
        vlTOPp->__Vdlyvlsb__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_5__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v1 = 0xcU;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_5__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v1 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_5__DOT__array__DOT__array_RW0_addr;
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_6__DOT__array__DOT__array_RW0_en) 
         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_6__DOT__array__DOT__array_RW0_wmode))) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_6__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 
            = (0xfffU & vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_6__DOT__array__DOT__array__DOT__array_6_ext_RW0_wdata);
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_6__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 = 1U;
        vlTOPp->__Vdlyvlsb__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_6__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 = 0U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_6__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_6__DOT__array__DOT__array_RW0_addr;
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_6__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v1 
            = (0xfffU & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_6__DOT__array__DOT__array__DOT__array_6_ext_RW0_wdata 
                         >> 0xcU));
        vlTOPp->__Vdlyvlsb__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_6__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v1 = 0xcU;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_6__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v1 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_6__DOT__array__DOT__array_RW0_addr;
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_7__DOT__array__DOT__array_RW0_en) 
         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_7__DOT__array__DOT__array_RW0_wmode))) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_7__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 
            = (0xfffU & vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_7__DOT__array__DOT__array__DOT__array_6_ext_RW0_wdata);
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_7__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 = 1U;
        vlTOPp->__Vdlyvlsb__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_7__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 = 0U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_7__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_7__DOT__array__DOT__array_RW0_addr;
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_7__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v1 
            = (0xfffU & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_7__DOT__array__DOT__array__DOT__array_6_ext_RW0_wdata 
                         >> 0xcU));
        vlTOPp->__Vdlyvlsb__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_7__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v1 = 0xcU;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_7__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v1 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_1__DOT__table_banks_7__DOT__array__DOT__array_RW0_addr;
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_0__DOT__array__DOT__array_RW0_en) 
         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_0__DOT__array__DOT__array_RW0_wmode))) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_0__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 
            = (0xfffU & vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_0__DOT__array__DOT__array__DOT__array_6_ext_RW0_wdata);
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_0__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 = 1U;
        vlTOPp->__Vdlyvlsb__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_0__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 = 0U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_0__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_0__DOT__array__DOT__array_RW0_addr;
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_0__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v1 
            = (0xfffU & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_0__DOT__array__DOT__array__DOT__array_6_ext_RW0_wdata 
                         >> 0xcU));
        vlTOPp->__Vdlyvlsb__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_0__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v1 = 0xcU;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_0__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v1 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_0__DOT__array__DOT__array_RW0_addr;
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_1__DOT__array__DOT__array_RW0_en) 
         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_1__DOT__array__DOT__array_RW0_wmode))) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_1__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 
            = (0xfffU & vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_1__DOT__array__DOT__array__DOT__array_6_ext_RW0_wdata);
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_1__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 = 1U;
        vlTOPp->__Vdlyvlsb__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_1__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 = 0U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_1__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_1__DOT__array__DOT__array_RW0_addr;
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_1__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v1 
            = (0xfffU & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_1__DOT__array__DOT__array__DOT__array_6_ext_RW0_wdata 
                         >> 0xcU));
        vlTOPp->__Vdlyvlsb__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_1__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v1 = 0xcU;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_1__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v1 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_1__DOT__array__DOT__array_RW0_addr;
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_2__DOT__array__DOT__array_RW0_en) 
         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_2__DOT__array__DOT__array_RW0_wmode))) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_2__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 
            = (0xfffU & vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_2__DOT__array__DOT__array__DOT__array_6_ext_RW0_wdata);
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_2__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 = 1U;
        vlTOPp->__Vdlyvlsb__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_2__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 = 0U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_2__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_2__DOT__array__DOT__array_RW0_addr;
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_2__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v1 
            = (0xfffU & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_2__DOT__array__DOT__array__DOT__array_6_ext_RW0_wdata 
                         >> 0xcU));
        vlTOPp->__Vdlyvlsb__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_2__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v1 = 0xcU;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_2__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v1 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_2__DOT__array__DOT__array_RW0_addr;
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_3__DOT__array__DOT__array_RW0_en) 
         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_3__DOT__array__DOT__array_RW0_wmode))) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_3__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 
            = (0xfffU & vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_3__DOT__array__DOT__array__DOT__array_6_ext_RW0_wdata);
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_3__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 = 1U;
        vlTOPp->__Vdlyvlsb__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_3__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 = 0U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_3__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_3__DOT__array__DOT__array_RW0_addr;
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_3__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v1 
            = (0xfffU & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_3__DOT__array__DOT__array__DOT__array_6_ext_RW0_wdata 
                         >> 0xcU));
        vlTOPp->__Vdlyvlsb__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_3__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v1 = 0xcU;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_3__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v1 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_3__DOT__array__DOT__array_RW0_addr;
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_4__DOT__array__DOT__array_RW0_en) 
         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_4__DOT__array__DOT__array_RW0_wmode))) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_4__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 
            = (0xfffU & vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_4__DOT__array__DOT__array__DOT__array_6_ext_RW0_wdata);
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_4__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 = 1U;
        vlTOPp->__Vdlyvlsb__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_4__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 = 0U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_4__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_4__DOT__array__DOT__array_RW0_addr;
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_4__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v1 
            = (0xfffU & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_4__DOT__array__DOT__array__DOT__array_6_ext_RW0_wdata 
                         >> 0xcU));
        vlTOPp->__Vdlyvlsb__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_4__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v1 = 0xcU;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_4__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v1 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_4__DOT__array__DOT__array_RW0_addr;
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_5__DOT__array__DOT__array_RW0_en) 
         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_5__DOT__array__DOT__array_RW0_wmode))) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_5__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 
            = (0xfffU & vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_5__DOT__array__DOT__array__DOT__array_6_ext_RW0_wdata);
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_5__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 = 1U;
        vlTOPp->__Vdlyvlsb__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_5__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 = 0U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_5__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_5__DOT__array__DOT__array_RW0_addr;
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_5__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v1 
            = (0xfffU & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_5__DOT__array__DOT__array__DOT__array_6_ext_RW0_wdata 
                         >> 0xcU));
        vlTOPp->__Vdlyvlsb__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_5__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v1 = 0xcU;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_5__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v1 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_5__DOT__array__DOT__array_RW0_addr;
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_6__DOT__array__DOT__array_RW0_en) 
         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_6__DOT__array__DOT__array_RW0_wmode))) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_6__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 
            = (0xfffU & vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_6__DOT__array__DOT__array__DOT__array_6_ext_RW0_wdata);
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_6__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 = 1U;
        vlTOPp->__Vdlyvlsb__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_6__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 = 0U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_6__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_6__DOT__array__DOT__array_RW0_addr;
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_6__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v1 
            = (0xfffU & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_6__DOT__array__DOT__array__DOT__array_6_ext_RW0_wdata 
                         >> 0xcU));
        vlTOPp->__Vdlyvlsb__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_6__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v1 = 0xcU;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_6__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v1 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_6__DOT__array__DOT__array_RW0_addr;
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_7__DOT__array__DOT__array_RW0_en) 
         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_7__DOT__array__DOT__array_RW0_wmode))) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_7__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 
            = (0xfffU & vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_7__DOT__array__DOT__array__DOT__array_6_ext_RW0_wdata);
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_7__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 = 1U;
        vlTOPp->__Vdlyvlsb__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_7__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 = 0U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_7__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_7__DOT__array__DOT__array_RW0_addr;
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_7__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v1 
            = (0xfffU & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_7__DOT__array__DOT__array__DOT__array_6_ext_RW0_wdata 
                         >> 0xcU));
        vlTOPp->__Vdlyvlsb__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_7__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v1 = 0xcU;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_7__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v1 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_2__DOT__table_banks_7__DOT__array__DOT__array_RW0_addr;
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_0__DOT__array__DOT__array_RW0_en) 
         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_0__DOT__array__DOT__array_RW0_wmode))) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_0__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 
            = (0xfffU & vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_0__DOT__array__DOT__array__DOT__array_6_ext_RW0_wdata);
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_0__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 = 1U;
        vlTOPp->__Vdlyvlsb__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_0__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 = 0U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_0__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_0__DOT__array__DOT__array_RW0_addr;
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_0__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v1 
            = (0xfffU & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_0__DOT__array__DOT__array__DOT__array_6_ext_RW0_wdata 
                         >> 0xcU));
        vlTOPp->__Vdlyvlsb__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_0__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v1 = 0xcU;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_0__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v1 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_0__DOT__array__DOT__array_RW0_addr;
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_1__DOT__array__DOT__array_RW0_en) 
         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_1__DOT__array__DOT__array_RW0_wmode))) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_1__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 
            = (0xfffU & vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_1__DOT__array__DOT__array__DOT__array_6_ext_RW0_wdata);
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_1__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 = 1U;
        vlTOPp->__Vdlyvlsb__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_1__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 = 0U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_1__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_1__DOT__array__DOT__array_RW0_addr;
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_1__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v1 
            = (0xfffU & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_1__DOT__array__DOT__array__DOT__array_6_ext_RW0_wdata 
                         >> 0xcU));
        vlTOPp->__Vdlyvlsb__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_1__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v1 = 0xcU;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_1__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v1 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_1__DOT__array__DOT__array_RW0_addr;
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_2__DOT__array__DOT__array_RW0_en) 
         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_2__DOT__array__DOT__array_RW0_wmode))) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_2__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 
            = (0xfffU & vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_2__DOT__array__DOT__array__DOT__array_6_ext_RW0_wdata);
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_2__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 = 1U;
        vlTOPp->__Vdlyvlsb__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_2__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 = 0U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_2__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_2__DOT__array__DOT__array_RW0_addr;
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_2__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v1 
            = (0xfffU & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_2__DOT__array__DOT__array__DOT__array_6_ext_RW0_wdata 
                         >> 0xcU));
        vlTOPp->__Vdlyvlsb__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_2__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v1 = 0xcU;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_2__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v1 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_2__DOT__array__DOT__array_RW0_addr;
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_3__DOT__array__DOT__array_RW0_en) 
         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_3__DOT__array__DOT__array_RW0_wmode))) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_3__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 
            = (0xfffU & vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_3__DOT__array__DOT__array__DOT__array_6_ext_RW0_wdata);
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_3__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 = 1U;
        vlTOPp->__Vdlyvlsb__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_3__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 = 0U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_3__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_3__DOT__array__DOT__array_RW0_addr;
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_3__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v1 
            = (0xfffU & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_3__DOT__array__DOT__array__DOT__array_6_ext_RW0_wdata 
                         >> 0xcU));
        vlTOPp->__Vdlyvlsb__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_3__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v1 = 0xcU;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_3__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v1 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_3__DOT__array__DOT__array_RW0_addr;
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_4__DOT__array__DOT__array_RW0_en) 
         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_4__DOT__array__DOT__array_RW0_wmode))) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_4__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 
            = (0xfffU & vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_4__DOT__array__DOT__array__DOT__array_6_ext_RW0_wdata);
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_4__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 = 1U;
        vlTOPp->__Vdlyvlsb__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_4__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 = 0U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_4__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_4__DOT__array__DOT__array_RW0_addr;
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_4__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v1 
            = (0xfffU & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_4__DOT__array__DOT__array__DOT__array_6_ext_RW0_wdata 
                         >> 0xcU));
        vlTOPp->__Vdlyvlsb__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_4__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v1 = 0xcU;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_4__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v1 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_4__DOT__array__DOT__array_RW0_addr;
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_5__DOT__array__DOT__array_RW0_en) 
         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_5__DOT__array__DOT__array_RW0_wmode))) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_5__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 
            = (0xfffU & vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_5__DOT__array__DOT__array__DOT__array_6_ext_RW0_wdata);
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_5__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 = 1U;
        vlTOPp->__Vdlyvlsb__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_5__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 = 0U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_5__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_5__DOT__array__DOT__array_RW0_addr;
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_5__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v1 
            = (0xfffU & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_5__DOT__array__DOT__array__DOT__array_6_ext_RW0_wdata 
                         >> 0xcU));
        vlTOPp->__Vdlyvlsb__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_5__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v1 = 0xcU;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_5__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v1 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_5__DOT__array__DOT__array_RW0_addr;
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_6__DOT__array__DOT__array_RW0_en) 
         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_6__DOT__array__DOT__array_RW0_wmode))) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_6__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 
            = (0xfffU & vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_6__DOT__array__DOT__array__DOT__array_6_ext_RW0_wdata);
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_6__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 = 1U;
        vlTOPp->__Vdlyvlsb__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_6__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 = 0U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_6__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_6__DOT__array__DOT__array_RW0_addr;
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_6__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v1 
            = (0xfffU & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_6__DOT__array__DOT__array__DOT__array_6_ext_RW0_wdata 
                         >> 0xcU));
        vlTOPp->__Vdlyvlsb__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_6__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v1 = 0xcU;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_6__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v1 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_6__DOT__array__DOT__array_RW0_addr;
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_7__DOT__array__DOT__array_RW0_en) 
         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_7__DOT__array__DOT__array_RW0_wmode))) {
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_7__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 
            = (0xfffU & vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_7__DOT__array__DOT__array__DOT__array_6_ext_RW0_wdata);
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_7__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 = 1U;
        vlTOPp->__Vdlyvlsb__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_7__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 = 0U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_7__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_7__DOT__array__DOT__array_RW0_addr;
        vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_7__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v1 
            = (0xfffU & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_7__DOT__array__DOT__array__DOT__array_6_ext_RW0_wdata 
                         >> 0xcU));
        vlTOPp->__Vdlyvlsb__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_7__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v1 = 0xcU;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_7__DOT__array__DOT__array__DOT__array_6_ext__DOT__ram__v1 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_1__DOT__tables_3__DOT__table_banks_7__DOT__array__DOT__array_RW0_addr;
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__resetGen__DOT__io_out_REG_1) {
        vlTOPp->__Vdly__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__buffer__DOT__bundleIn_0_d_q__DOT__value_1 = 0U;
    } else if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__buffer__DOT__bundleIn_0_d_q__DOT__do_deq) {
        vlTOPp->__Vdly__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__buffer__DOT__bundleIn_0_d_q__DOT__value_1 
            = (1U & ((IData)(1U) + (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__buffer__DOT__bundleIn_0_d_q__DOT__value_1)));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__iaesSboxMid_7_0 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_31_38) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_30_7));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__iaesSboxMid_5_0 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_27_38) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_26_7));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__iaesSboxMid_1_0 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_19_38) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_18_7));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__iaesSboxMid_3_0 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_23_38) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_22_7));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__iaesSboxMid_7_12 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_31_45) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_30_4));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__iaesSboxMid_5_12 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_27_45) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_26_4));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__iaesSboxMid_3_12 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_23_45) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_22_4));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule_io_regEnable) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__iaesSboxMid_1_12 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__t_19_45) 
               & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__bku__DOT__cryptoModule__DOT__blockCipherModule__DOT__o_18_4));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__add_pipe__DOT___T_22) {
        unsigned int rhs2000 = ((~ (IData)((0U != (((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__add_pipe__DOT__s1_1__DOT__near_path_mods_1__DOT__lza_ab_io_f[0U] 
                                              | vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__add_pipe__DOT__s1_1__DOT__near_path_mods_1__DOT__lza_ab_io_f[1U]) 
                                             | vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__add_pipe__DOT__s1_1__DOT__near_path_mods_1__DOT__lza_ab_io_f[2U]) 
                                            | vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__add_pipe__DOT__s1_1__DOT__near_path_mods_1__DOT__lza_ab_io_f[3U])))) 
                         & (~ ((IData)(1U) + vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__add_pipe__DOT__s1_1__DOT__near_path_mods_1__DOT___a_minus_b_T_3[0U])));
unsigned int rhs2001 = ((~ (IData)((0U != (((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__add_pipe__DOT__s1_1__DOT__near_path_mods_0__DOT__lza_ab_io_f[0U] 
                                              | vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__add_pipe__DOT__s1_1__DOT__near_path_mods_0__DOT__lza_ab_io_f[1U]) 
                                             | vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__add_pipe__DOT__s1_1__DOT__near_path_mods_0__DOT__lza_ab_io_f[2U]) 
                                            | vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__add_pipe__DOT__s1_1__DOT__near_path_mods_0__DOT__lza_ab_io_f[3U])))) 
                         & (~ ((IData)(1U) + vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__add_pipe__DOT__s1_1__DOT__near_path_mods_0__DOT___a_minus_b_T_3[0U])));
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__add_pipe__DOT__s2_io_in_r_1_near_path_sig_is_zero 
            = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__add_pipe__DOT__s1_1__DOT___near_path_out_T_2)
                      ? rhs2000
                      : rhs2001));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule__DOT__r_2152 
            = (1U & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule__DOT__pp_32[1U] 
                     >> 0xdU));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__r_76 
            = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__fuBlock__DOT__exeUnits_0__DOT__fmac__DOT__mul_pipe__DOT__multiplier__DOT__c53_372__DOT__CSA3_2_1__DOT__temp_0) 
                     >> 1U));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ptw__DOT__ptw__DOT__missQueue__DOT___T_7) {
        if ((9U == (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ptw__DOT__ptw__DOT__missQueue__DOT__enq_ptr))) {
            vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ptw__DOT__ptw__DOT__missQueue__DOT__entries_9_ppn 
                = (0xffffffU & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ptw__DOT__ptw__DOT__mq_in_arb_io_out_bits_l3_bits));
        }
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ptw__DOT__ptw__DOT__missQueue__DOT___T_7) {
        if ((7U == (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ptw__DOT__ptw__DOT__missQueue__DOT__enq_ptr))) {
            vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ptw__DOT__ptw__DOT__missQueue__DOT__entries_7_ppn 
                = (0xffffffU & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ptw__DOT__ptw__DOT__mq_in_arb_io_out_bits_l3_bits));
        }
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ptw__DOT__ptw__DOT__missQueue__DOT___T_7) {
        if ((2U == (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ptw__DOT__ptw__DOT__missQueue__DOT__enq_ptr))) {
            vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ptw__DOT__ptw__DOT__missQueue__DOT__entries_2_ppn 
                = (0xffffffU & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ptw__DOT__ptw__DOT__mq_in_arb_io_out_bits_l3_bits));
        }
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ptw__DOT__ptw__DOT__missQueue__DOT___T_7) {
        if ((6U == (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ptw__DOT__ptw__DOT__missQueue__DOT__enq_ptr))) {
            vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ptw__DOT__ptw__DOT__missQueue__DOT__entries_6_ppn 
                = (0xffffffU & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ptw__DOT__ptw__DOT__mq_in_arb_io_out_bits_l3_bits));
        }
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ptw__DOT__ptw__DOT__missQueue__DOT___T_7) {
        if ((8U == (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ptw__DOT__ptw__DOT__missQueue__DOT__enq_ptr))) {
            vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ptw__DOT__ptw__DOT__missQueue__DOT__entries_8_ppn 
                = (0xffffffU & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ptw__DOT__ptw__DOT__mq_in_arb_io_out_bits_l3_bits));
        }
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ptw__DOT__ptw__DOT__missQueue__DOT___T_7) {
        if ((3U == (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ptw__DOT__ptw__DOT__missQueue__DOT__enq_ptr))) {
            vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ptw__DOT__ptw__DOT__missQueue__DOT__entries_3_ppn 
                = (0xffffffU & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ptw__DOT__ptw__DOT__mq_in_arb_io_out_bits_l3_bits));
        }
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ptw__DOT__ptw__DOT__missQueue__DOT___T_7) {
        if ((5U == (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ptw__DOT__ptw__DOT__missQueue__DOT__enq_ptr))) {
            vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ptw__DOT__ptw__DOT__missQueue__DOT__entries_5_ppn 
                = (0xffffffU & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ptw__DOT__ptw__DOT__mq_in_arb_io_out_bits_l3_bits));
        }
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ptw__DOT__ptw__DOT__missQueue__DOT___T_7) {
        if ((1U == (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ptw__DOT__ptw__DOT__missQueue__DOT__enq_ptr))) {
            vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ptw__DOT__ptw__DOT__missQueue__DOT__entries_1_ppn 
                = (0xffffffU & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ptw__DOT__ptw__DOT__mq_in_arb_io_out_bits_l3_bits));
        }
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ptw__DOT__ptw__DOT__missQueue__DOT___T_7) {
        if ((4U == (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ptw__DOT__ptw__DOT__missQueue__DOT__enq_ptr))) {
            vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ptw__DOT__ptw__DOT__missQueue__DOT__entries_4_ppn 
                = (0xffffffU & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ptw__DOT__ptw__DOT__mq_in_arb_io_out_bits_l3_bits));
        }
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ptw__DOT__ptw__DOT__missQueue__DOT___T_7) {
        if ((0U == (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ptw__DOT__ptw__DOT__missQueue__DOT__enq_ptr))) {
            vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ptw__DOT__ptw__DOT__missQueue__DOT__entries_0_ppn 
                = (0xffffffU & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ptw__DOT__ptw__DOT__mq_in_arb_io_out_bits_l3_bits));
        }
    }
    if (((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__io_out_a_q__DOT__full)) 
         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceA_io_a_valid))) {
        IData rhs2002 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceA__DOT__s1_task_param);
unsigned int rhs2003 = 0U;
IData rhs2004 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceA_io_task_bits_param);
unsigned int rhs2005 = 0U;
vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__io_out_a_q__DOT__ram_param__v0 
            = (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceA__DOT__muxStateEarly_0)
                 ? rhs2002
                 : rhs2003) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceA__DOT__muxStateEarly_1)
                           ? rhs2004
                           : rhs2005));
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__io_out_a_q__DOT__ram_param__v0 = 1U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__io_out_a_q__DOT__ram_param__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__io_out_a_q__DOT__value;
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule__DOT__r_2236 
            = (1U & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule__DOT__pp_32[1U] 
                     >> 0x15U));
    }
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rat__DOT__intRat__DOT__t1_wSpec_0_addr 
        = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rat__DOT__intRat_io_specWritePorts_0_addr;
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rat__DOT__intRat__DOT__t1_wSpec_0_wen 
        = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rat__DOT__intRat_io_specWritePorts_0_wen;
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__missQueue__DOT__entries_0__DOT__w_mainpipe_resp 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__resetGen__DOT__io_out_REG_1) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__missQueue__DOT__entries_0__DOT___GEN_119));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__missQueue__DOT__entries_1__DOT__w_mainpipe_resp 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__resetGen__DOT__io_out_REG_1) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__missQueue__DOT__entries_1__DOT___GEN_119));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__missQueue__DOT__entries_2__DOT__w_mainpipe_resp 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__resetGen__DOT__io_out_REG_1) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__missQueue__DOT__entries_2__DOT___GEN_119));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__missQueue__DOT__entries_3__DOT__w_mainpipe_resp 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__resetGen__DOT__io_out_REG_1) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__missQueue__DOT__entries_3__DOT___GEN_119));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dtlb_ld_tlb_ld__DOT__io_ptw_req_0_valid_REG_1 
        = ((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__resetGen__DOT__io_out_REG_1)) 
           & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dtlb_ld_tlb_ld__DOT__refill));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dtlb_ld_tlb_ld_1__DOT__io_ptw_req_0_valid_REG_1 
        = ((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__resetGen__DOT__io_out_REG_1)) 
           & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dtlb_ld_tlb_ld_1__DOT__refill));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dtlb_st_tlb_st__DOT__io_ptw_req_0_valid_REG_1 
        = ((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__resetGen__DOT__io_out_REG_1)) 
           & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dtlb_st_tlb_st__DOT__refill));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dtlb_st_tlb_st_1__DOT__io_ptw_req_0_valid_REG_1 
        = ((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__resetGen__DOT__io_out_REG_1)) 
           & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dtlb_st_tlb_st_1__DOT__refill));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__missQueue__DOT__entries_2__DOT__hasData 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__resetGen__DOT__io_out_REG_1) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__missQueue__DOT__entries_2__DOT___GEN_108));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__missQueue__DOT__entries_3__DOT__hasData 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__resetGen__DOT__io_out_REG_1) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__missQueue__DOT__entries_3__DOT___GEN_108));
    unsigned int rhs2006 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__lsq__DOT__storeQueue__DOT__new_value_4) 
                                - (IData)(0xcU));
IData rhs2007 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__lsq__DOT__storeQueue__DOT__new_value_4);
unsigned int rhs2008 = 4U;
unsigned int rhs2009 = (0xfU & (VL_LTES_III(1,6,6, 0U, 
                                        (0x3fU & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__lsq__DOT__storeQueue__DOT__new_value_4) 
                                                  - (IData)(0xcU))))
                             ? rhs2006 : rhs2007));
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__lsq__DOT__storeQueue__DOT__cmtPtrExt_4_value 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__resetGen__DOT__io_out_REG_1)
            ? rhs2008 : rhs2009);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__missQueue__DOT__entries_3__DOT__s_refill 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__resetGen__DOT__io_out_REG_1) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__missQueue__DOT__entries_3__DOT___GEN_116));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__missQueue__DOT__entries_3__DOT__w_replace_resp 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__resetGen__DOT__io_out_REG_1) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__missQueue__DOT__entries_3__DOT___GEN_115));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__select__DOT__balance2_3 
        = (1U & ((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__resetGen_2__DOT__io_out_REG_1)) 
                 & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__scheduler__DOT__rs_3__DOT__rs_0__DOT__select__DOT__balance2_3))));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ptw__DOT__ptw__DOT__prefetch__DOT__v 
        = ((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__resetGen_1__DOT__io_out_REG_1)) 
           & ((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ptw__DOT__ptw__DOT__prefetch__DOT__flush)) 
              & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ptw__DOT__ptw__DOT__prefetch__DOT___GEN_2)));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__missQueue__DOT__entries_0__DOT__s_refill 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__resetGen__DOT__io_out_REG_1) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__missQueue__DOT__entries_0__DOT___GEN_116));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__missQueue__DOT__entries_1__DOT__s_refill 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__resetGen__DOT__io_out_REG_1) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__missQueue__DOT__entries_1__DOT___GEN_116));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__missQueue__DOT__entries_0__DOT__w_replace_resp 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__resetGen__DOT__io_out_REG_1) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__missQueue__DOT__entries_0__DOT___GEN_115));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__missQueue__DOT__entries_1__DOT__w_replace_resp 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__resetGen__DOT__io_out_REG_1) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__missQueue__DOT__entries_1__DOT___GEN_115));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__missQueue__DOT__entries_2__DOT__s_refill 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__resetGen__DOT__io_out_REG_1) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__missQueue__DOT__entries_2__DOT___GEN_116));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__missQueue__DOT__entries_2__DOT__w_replace_resp 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__resetGen__DOT__io_out_REG_1) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__missQueue__DOT__entries_2__DOT___GEN_115));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__missQueue__DOT__entries_3__DOT__s_mainpipe_req 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__resetGen__DOT__io_out_REG_1) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__missQueue__DOT__entries_3__DOT___GEN_118));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__scheduler__DOT__rs__DOT__rs_0__DOT__hasCond12Reg 
        = ((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__resetGen_3__DOT__io_out_REG_1)) 
           & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks_1__DOT__scheduler__DOT__rs__DOT__rs_0__DOT___GEN_16));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__pipelineReg__DOT__pipeline_reg_valid 
        = ((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__resetGen__DOT__io_out_REG_1)) 
           & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__pipelineReg__DOT___GEN_1));
    unsigned int rhs2010 = 0U;
IData rhs2011 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounterNext_63);
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounter_63 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__resetGen_4__DOT__io_out_REG_1)
            ? rhs2010 : rhs2011);
    if (vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__rst) {
        vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceB_task_arb__DOT__pendingMask = 0U;
    } else if (vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceB_task_arb__DOT___pendingMask_T_2) {
        vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceB_task_arb__DOT__pendingMask 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceB_task_arb__DOT__valids) 
               & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceB_task_arb__DOT__chosenOH)));
    }
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__loadReplay_valid_REG 
        = ((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__resetGen_4__DOT__io_out_REG_1)) 
           & ((0U != (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__lsq__DOT__loadQueue__DOT___io_rollback_valid_T)) 
              & (~ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__stage2Redirect_valid) 
                    & (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__stage2Redirect_bits_level) 
                        & ((((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__lsq__DOT__loadQueue_io_rollback_bits_robIdx_flag) 
                             << 5U) | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__lsq__DOT__loadQueue_io_rollback_bits_robIdx_value)) 
                           == (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT___exuRedirect_killedByOlder_flushItself_T_2))) 
                       | (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__lsq__DOT__loadQueue_io_rollback_bits_robIdx_flag) 
                           ^ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__stage2Redirect_bits_robIdx_flag)) 
                          ^ ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__lsq__DOT__loadQueue_io_rollback_bits_robIdx_value) 
                             > (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__stage2Redirect_bits_robIdx_value))))))));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__missQueue__DOT__entries_2__DOT__s_mainpipe_req 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__resetGen__DOT__io_out_REG_1) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__missQueue__DOT__entries_2__DOT___GEN_118));
    unsigned int rhs2012 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__lsq__DOT__storeQueue__DOT__new_value_3) 
                                - (IData)(0xcU));
IData rhs2013 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__lsq__DOT__storeQueue__DOT__new_value_3);
unsigned int rhs2014 = 3U;
unsigned int rhs2015 = (0xfU & (VL_LTES_III(1,6,6, 0U, 
                                        (0x3fU & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__lsq__DOT__storeQueue__DOT__new_value_3) 
                                                  - (IData)(0xcU))))
                             ? rhs2012 : rhs2013));
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__lsq__DOT__storeQueue__DOT__cmtPtrExt_3_value 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__resetGen__DOT__io_out_REG_1)
            ? rhs2014 : rhs2015);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__missQueue__DOT__entries_1__DOT__s_mainpipe_req 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__resetGen__DOT__io_out_REG_1) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__missQueue__DOT__entries_1__DOT___GEN_118));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__missQueue__DOT__entries_0__DOT__s_mainpipe_req 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__resetGen__DOT__io_out_REG_1) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__missQueue__DOT__entries_0__DOT___GEN_118));
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__resetGen_4__DOT__io_out_REG_1) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounter_62 = 0U;
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounter_61 = 0U;
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounter_60 = 0U;
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounter_59 = 0U;
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounter_58 = 0U;
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounter_57 = 0U;
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounter_56 = 0U;
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounter_55 = 0U;
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounter_54 = 0U;
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounter_53 = 0U;
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounter_52 = 0U;
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounter_51 = 0U;
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounter_50 = 0U;
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounter_49 = 0U;
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounter_48 = 0U;
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounter_47 = 0U;
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounter_46 = 0U;
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounter_45 = 0U;
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounter_44 = 0U;
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounter_43 = 0U;
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounter_42 = 0U;
    } else {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounter_62 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounterNext_62;
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounter_61 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounterNext_61;
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounter_60 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounterNext_60;
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounter_59 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounterNext_59;
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounter_58 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounterNext_58;
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounter_57 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounterNext_57;
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounter_56 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounterNext_56;
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounter_55 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounterNext_55;
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounter_54 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounterNext_54;
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounter_53 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounterNext_53;
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounter_52 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounterNext_52;
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounter_51 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounterNext_51;
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounter_50 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounterNext_50;
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounter_49 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounterNext_49;
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounter_48 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounterNext_48;
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounter_47 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounterNext_47;
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounter_46 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounterNext_46;
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounter_45 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounterNext_45;
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounter_44 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounterNext_44;
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounter_43 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounterNext_43;
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounter_42 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounterNext_42;
    }
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dtlb_ld_tlb_ld__DOT__normalPage_tlb_normal_sa__DOT__io_r_resp_0_bits_hit_REG 
        = (1U & (~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__resetGen__DOT__io_out_REG_1)));
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__resetGen__DOT__io_out_REG_1) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__wb__DOT__entries_0__DOT__release_done_counter = 0U;
    } else if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__wb__DOT__entries_0__DOT___T_27) {
        IData rhs2016 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__wb__DOT__entries_0_io_mem_release_bits_opcode);
IData rhs2017 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__wb__DOT__entries_0__DOT__release_done_counter1);
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__wb__DOT__entries_0__DOT__release_done_counter 
            = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__wb__DOT__entries_0__DOT__release_done_first)
                      ? rhs2016
                      : rhs2017));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__resetGen__DOT__io_out_REG_1) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__wb__DOT__entries_1__DOT__release_done_counter = 0U;
    } else if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__wb__DOT__entries_1__DOT___T_27) {
        IData rhs2018 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__wb__DOT__entries_1_io_mem_release_bits_opcode);
IData rhs2019 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__wb__DOT__entries_1__DOT__release_done_counter1);
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__wb__DOT__entries_1__DOT__release_done_counter 
            = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__wb__DOT__entries_1__DOT__release_done_first)
                      ? rhs2018
                      : rhs2019));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__resetGen__DOT__io_out_REG_1) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__wb__DOT__entries_2__DOT__release_done_counter = 0U;
    } else if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__wb__DOT__entries_2__DOT___T_27) {
        IData rhs2020 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__wb__DOT__entries_2_io_mem_release_bits_opcode);
IData rhs2021 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__wb__DOT__entries_2__DOT__release_done_counter1);
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__wb__DOT__entries_2__DOT__release_done_counter 
            = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__wb__DOT__entries_2__DOT__release_done_first)
                      ? rhs2020
                      : rhs2021));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__resetGen__DOT__io_out_REG_1) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__wb__DOT__entries_3__DOT__release_done_counter = 0U;
    } else if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__wb__DOT__entries_3__DOT___T_27) {
        IData rhs2022 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__wb__DOT__entries_3_io_mem_release_bits_opcode);
IData rhs2023 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__wb__DOT__entries_3__DOT__release_done_counter1);
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__wb__DOT__entries_3__DOT__release_done_counter 
            = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__wb__DOT__entries_3__DOT__release_done_first)
                      ? rhs2022
                      : rhs2023));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__resetGen__DOT__io_out_REG_1) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__wb__DOT__entries_4__DOT__release_done_counter = 0U;
    } else if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__wb__DOT__entries_4__DOT___T_27) {
        IData rhs2024 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__wb__DOT__entries_4_io_mem_release_bits_opcode);
IData rhs2025 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__wb__DOT__entries_4__DOT__release_done_counter1);
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__wb__DOT__entries_4__DOT__release_done_counter 
            = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__wb__DOT__entries_4__DOT__release_done_first)
                      ? rhs2024
                      : rhs2025));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__resetGen__DOT__io_out_REG_1) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__wb__DOT__entries_5__DOT__release_done_counter = 0U;
    } else if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__wb__DOT__entries_5__DOT___T_27) {
        IData rhs2026 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__wb__DOT__entries_5_io_mem_release_bits_opcode);
IData rhs2027 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__wb__DOT__entries_5__DOT__release_done_counter1);
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__wb__DOT__entries_5__DOT__release_done_counter 
            = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__wb__DOT__entries_5__DOT__release_done_first)
                      ? rhs2026
                      : rhs2027));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__resetGen__DOT__io_out_REG_1) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__wb__DOT__entries_6__DOT__release_done_counter = 0U;
    } else if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__wb__DOT__entries_6__DOT___T_27) {
        IData rhs2028 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__wb__DOT__entries_6_io_mem_release_bits_opcode);
IData rhs2029 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__wb__DOT__entries_6__DOT__release_done_counter1);
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__wb__DOT__entries_6__DOT__release_done_counter 
            = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__wb__DOT__entries_6__DOT__release_done_first)
                      ? rhs2028
                      : rhs2029));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__resetGen__DOT__io_out_REG_1) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__wb__DOT__entries_7__DOT__release_done_counter = 0U;
    } else if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__wb__DOT__entries_7__DOT___T_27) {
        IData rhs2030 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__wb__DOT__entries_7_io_mem_release_bits_opcode);
IData rhs2031 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__wb__DOT__entries_7__DOT__release_done_counter1);
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__wb__DOT__entries_7__DOT__release_done_counter 
            = (1U & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__wb__DOT__entries_7__DOT__release_done_first)
                      ? rhs2030
                      : rhs2031));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__rst) {
        vlTOPp->__Vdly__SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__io_out_a_q__DOT__value_1 = 0U;
    } else if (vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__io_out_a_q__DOT__do_deq) {
        vlTOPp->__Vdly__SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__io_out_a_q__DOT__value_1 
            = (1U & ((IData)(1U) + (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__io_out_a_q__DOT__value_1)));
    }
    IData rhs2032 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rob__DOT__dispatchData__DOT__data_old_pdest_io_rdata_5_MPORT_data);
IData rhs2033 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__fpFreeList__DOT___GEN_319);
IData rhs2034 = ((0x1fU == (0x1fU & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__fpFreeList__DOT___ptr_new_ptr_T_27)))
                            ? rhs2032
                            : rhs2033);
IData rhs2035 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__fpFreeList__DOT___GEN_319);
unsigned int rhs2036 = 0x3fU;
IData rhs2037 = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__fpFreeList_io_freeReq_5)
                        ? rhs2034
                        : rhs2035);
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__fpFreeList__DOT__freeList_31 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__resetGen_4__DOT__io_out_REG_1)
            ? rhs2036 : rhs2037);
    if (((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__io_out_a_q__DOT__full)) 
         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceA_io_a_valid))) {
        IData rhs2038 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceA__DOT__s1_task_opcode);
unsigned int rhs2039 = 0U;
IData rhs2040 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceA_io_task_bits_opcode);
unsigned int rhs2041 = 0U;
vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__io_out_a_q__DOT__ram_opcode__v0 
            = (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceA__DOT__muxStateEarly_0)
                 ? rhs2038
                 : rhs2039) | ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__sourceA__DOT__muxStateEarly_1)
                           ? rhs2040
                           : rhs2041));
        vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__io_out_a_q__DOT__ram_opcode__v0 = 1U;
        vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__io_out_a_q__DOT__ram_opcode__v0 
            = vlTOPp->SimTop__DOT__l_soc__DOT__l3cacheOpt__DOT__slices_0__DOT__io_out_a_q__DOT__value;
    }
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__dtlbRepeater2__DOT__sent 
        = ((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__resetGen_1__DOT__io_out_REG_1)) 
           & ((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__dtlbRepeater2__DOT___sent_T_2)) 
              & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__dtlbRepeater2__DOT___GEN_1)));
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule__DOT__r_2294 
            = (1U & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule__DOT__pp_30[2U] 
                     >> 3U));
    }
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule_io_regEnables_0) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule__DOT__r_2293 
            = (1U & (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__exuBlocks__DOT__fuBlock__DOT__exeUnits_2__DOT__mul__DOT__mulDataModule__DOT__pp_29[2U] 
                     >> 5U));
    }
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram__DOT__array__DOT__array_12_ext__DOT__R0_random[0U] 
        = VL_RANDOM_I(32);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram__DOT__array__DOT__array_12_ext__DOT__R0_random[1U] 
        = VL_RANDOM_I(32);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram__DOT__array__DOT__array_12_ext__DOT__R0_random[2U] 
        = VL_RANDOM_I(32);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram__DOT__array__DOT__array_12_ext__DOT__R0_random[3U] 
        = VL_RANDOM_I(32);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram__DOT__array__DOT__array_12_ext__DOT__R0_random[4U] 
        = VL_RANDOM_I(32);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram__DOT__array__DOT__array_12_ext__DOT__R0_random[5U] 
        = VL_RANDOM_I(32);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram__DOT__array__DOT__array_12_ext__DOT__R0_random[6U] 
        = VL_RANDOM_I(32);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram__DOT__array__DOT__array_12_ext__DOT__R0_random[7U] 
        = VL_RANDOM_I(32);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram__DOT__array__DOT__array_12_ext__DOT__R0_random[8U] 
        = VL_RANDOM_I(32);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram__DOT__array__DOT__array_12_ext__DOT__R0_random[9U] 
        = VL_RANDOM_I(32);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram__DOT__array__DOT__array_12_ext__DOT__R0_random[0xaU] 
        = VL_RANDOM_I(32);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram__DOT__array__DOT__array_12_ext__DOT__R0_random[0xbU] 
        = VL_RANDOM_I(32);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram__DOT__array__DOT__array_12_ext__DOT__R0_random[0xcU] 
        = VL_RANDOM_I(32);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram__DOT__array__DOT__array_12_ext__DOT__R0_random[0xdU] 
        = VL_RANDOM_I(32);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram__DOT__array__DOT__array_12_ext__DOT__R0_random[0xeU] 
        = (IData)((((QData)((IData)(VL_RANDOM_I(32))) 
                    << 0x20U) | (QData)((IData)(VL_RANDOM_I(32)))));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram__DOT__array__DOT__array_12_ext__DOT__R0_random[0xfU] 
        = (IData)(((((QData)((IData)(VL_RANDOM_I(32))) 
                     << 0x20U) | (QData)((IData)(VL_RANDOM_I(32)))) 
                   >> 0x20U));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram__DOT__sram__DOT__array__DOT__array_12_ext__DOT__reg_R0_ren 
        = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__ftq__DOT__ftq_meta_1r_sram_io_ren_0;
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__missQueue__DOT__entries_0__DOT__w_refill_resp 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__resetGen__DOT__io_out_REG_1) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__missQueue__DOT__entries_0__DOT___GEN_117));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__missQueue__DOT__entries_1__DOT__w_refill_resp 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__resetGen__DOT__io_out_REG_1) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__missQueue__DOT__entries_1__DOT___GEN_117));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__missQueue__DOT__entries_2__DOT__w_refill_resp 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__resetGen__DOT__io_out_REG_1) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__missQueue__DOT__entries_2__DOT___GEN_117));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__missQueue__DOT__entries_3__DOT__w_refill_resp 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__resetGen__DOT__io_out_REG_1) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__missQueue__DOT__entries_3__DOT___GEN_117));
    unsigned int rhs2042 = 0x20U;
unsigned int rhs2043 = (0x3fU & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intFreeList__DOT___tailPtrNext_new_ptr_T_2));
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intFreeList__DOT__tailPtr_value 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__resetGen_4__DOT__io_out_REG_1)
            ? rhs2042 : rhs2043);
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intFreeList__DOT__tailPtr_flag 
        = (1U & ((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__resetGen_4__DOT__io_out_REG_1)) 
                 & ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intFreeList__DOT___tailPtrNext_new_ptr_T_2) 
                    >> 6U)));
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__resetGen_4__DOT__io_out_REG_1) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounter_41 = 0U;
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounter_40 = 0U;
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounter_39 = 0U;
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounter_38 = 0U;
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounter_37 = 0U;
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounter_36 = 0U;
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounter_35 = 0U;
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounter_34 = 0U;
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounter_33 = 0U;
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounter_32 = 0U;
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounter_31 = 1U;
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounter_24 = 1U;
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounter_23 = 1U;
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounter_22 = 1U;
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounter_21 = 1U;
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounter_25 = 1U;
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounter_26 = 1U;
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounter_27 = 1U;
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounter_28 = 1U;
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounter_29 = 1U;
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounter_30 = 1U;
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__fpFreeList__DOT__freeList_25 = 0x39U;
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__fpFreeList__DOT__freeList_26 = 0x3aU;
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__fpFreeList__DOT__freeList_27 = 0x3bU;
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__fpFreeList__DOT__freeList_28 = 0x3cU;
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__fpFreeList__DOT__freeList_29 = 0x3dU;
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__fpFreeList__DOT__freeList_30 = 0x3eU;
    } else {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounter_41 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounterNext_41;
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounter_40 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounterNext_40;
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounter_39 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounterNext_39;
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounter_38 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounterNext_38;
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounter_37 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounterNext_37;
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounter_36 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounterNext_36;
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounter_35 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounterNext_35;
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounter_34 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounterNext_34;
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounter_33 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounterNext_33;
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounter_32 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounterNext_32;
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounter_31 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounterNext_31;
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounter_24 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounterNext_24;
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounter_23 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounterNext_23;
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounter_22 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounterNext_22;
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounter_21 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounterNext_21;
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounter_25 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounterNext_25;
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounter_26 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounterNext_26;
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounter_27 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounterNext_27;
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounter_28 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounterNext_28;
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounter_29 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounterNext_29;
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounter_30 
            = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intRefCounter__DOT__refCounterNext_30;
        IData rhs2044 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rob__DOT__dispatchData__DOT__data_old_pdest_io_rdata_5_MPORT_data);
IData rhs2045 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__fpFreeList__DOT___GEN_313);
IData rhs2046 = ((0x19U == (0x1fU & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__fpFreeList__DOT___ptr_new_ptr_T_27)))
                    ? rhs2044
                    : rhs2045);
IData rhs2047 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__fpFreeList__DOT___GEN_313);
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__fpFreeList__DOT__freeList_25 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__fpFreeList_io_freeReq_5)
                ? rhs2046
                : rhs2047);
        IData rhs2048 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rob__DOT__dispatchData__DOT__data_old_pdest_io_rdata_5_MPORT_data);
IData rhs2049 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__fpFreeList__DOT___GEN_314);
IData rhs2050 = ((0x1aU == (0x1fU & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__fpFreeList__DOT___ptr_new_ptr_T_27)))
                    ? rhs2048
                    : rhs2049);
IData rhs2051 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__fpFreeList__DOT___GEN_314);
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__fpFreeList__DOT__freeList_26 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__fpFreeList_io_freeReq_5)
                ? rhs2050
                : rhs2051);
        IData rhs2052 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rob__DOT__dispatchData__DOT__data_old_pdest_io_rdata_5_MPORT_data);
IData rhs2053 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__fpFreeList__DOT___GEN_315);
IData rhs2054 = ((0x1bU == (0x1fU & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__fpFreeList__DOT___ptr_new_ptr_T_27)))
                    ? rhs2052
                    : rhs2053);
IData rhs2055 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__fpFreeList__DOT___GEN_315);
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__fpFreeList__DOT__freeList_27 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__fpFreeList_io_freeReq_5)
                ? rhs2054
                : rhs2055);
        IData rhs2056 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rob__DOT__dispatchData__DOT__data_old_pdest_io_rdata_5_MPORT_data);
IData rhs2057 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__fpFreeList__DOT___GEN_316);
IData rhs2058 = ((0x1cU == (0x1fU & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__fpFreeList__DOT___ptr_new_ptr_T_27)))
                    ? rhs2056
                    : rhs2057);
IData rhs2059 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__fpFreeList__DOT___GEN_316);
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__fpFreeList__DOT__freeList_28 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__fpFreeList_io_freeReq_5)
                ? rhs2058
                : rhs2059);
        IData rhs2060 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rob__DOT__dispatchData__DOT__data_old_pdest_io_rdata_5_MPORT_data);
IData rhs2061 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__fpFreeList__DOT___GEN_317);
IData rhs2062 = ((0x1dU == (0x1fU & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__fpFreeList__DOT___ptr_new_ptr_T_27)))
                    ? rhs2060
                    : rhs2061);
IData rhs2063 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__fpFreeList__DOT___GEN_317);
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__fpFreeList__DOT__freeList_29 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__fpFreeList_io_freeReq_5)
                ? rhs2062
                : rhs2063);
        IData rhs2064 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rob__DOT__dispatchData__DOT__data_old_pdest_io_rdata_5_MPORT_data);
IData rhs2065 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__fpFreeList__DOT___GEN_318);
IData rhs2066 = ((0x1eU == (0x1fU & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__fpFreeList__DOT___ptr_new_ptr_T_27)))
                    ? rhs2064
                    : rhs2065);
IData rhs2067 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__fpFreeList__DOT___GEN_318);
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__fpFreeList__DOT__freeList_30 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__fpFreeList_io_freeReq_5)
                ? rhs2066
                : rhs2067);
    }
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__missQueue__DOT__entries_0__DOT__s_grantack 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__resetGen__DOT__io_out_REG_1) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__missQueue__DOT__entries_0__DOT___GEN_113));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__missQueue__DOT__entries_1__DOT__s_grantack 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__resetGen__DOT__io_out_REG_1) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__missQueue__DOT__entries_1__DOT___GEN_113));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__missQueue__DOT__entries_2__DOT__s_grantack 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__resetGen__DOT__io_out_REG_1) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__missQueue__DOT__entries_2__DOT___GEN_113));
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__missQueue__DOT__entries_3__DOT__s_grantack 
        = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__resetGen__DOT__io_out_REG_1) 
           | (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__memBlock__DOT__dcache__DOT__dcache__DOT__missQueue__DOT__entries_3__DOT___GEN_113));
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__resetGen_4__DOT__io_out_REG_1) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intFreeList__DOT__headPtr_value = 0U;
    } else if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intFreeList__DOT__doRename) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intFreeList__DOT__headPtr_value 
            = (0x3fU & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__intFreeList__DOT___headPtrNext_new_ptr_T_2));
    }
    vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__itlbRepeater2__DOT__sent 
        = ((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__resetGen_1__DOT__io_out_REG_1)) 
           & ((~ (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__itlbRepeater2__DOT___sent_T_2)) 
              & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__itlbRepeater2__DOT___GEN_17)));
    if (vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__resetGen_4__DOT__io_out_REG_1) {
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__fpFreeList__DOT__freeList_23 = 0x37U;
        vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__fpFreeList__DOT__freeList_24 = 0x38U;
    } else {
        IData rhs2068 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rob__DOT__dispatchData__DOT__data_old_pdest_io_rdata_5_MPORT_data);
IData rhs2069 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__fpFreeList__DOT___GEN_311);
IData rhs2070 = ((0x17U == (0x1fU & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__fpFreeList__DOT___ptr_new_ptr_T_27)))
                    ? rhs2068
                    : rhs2069);
IData rhs2071 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__fpFreeList__DOT___GEN_311);
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__fpFreeList__DOT__freeList_23 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__fpFreeList_io_freeReq_5)
                ? rhs2070
                : rhs2071);
        IData rhs2072 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rob__DOT__dispatchData__DOT__data_old_pdest_io_rdata_5_MPORT_data);
IData rhs2073 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__fpFreeList__DOT___GEN_312);
IData rhs2074 = ((0x18U == (0x1fU & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__fpFreeList__DOT___ptr_new_ptr_T_27)))
                    ? rhs2072
                    : rhs2073);
IData rhs2075 = (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__fpFreeList__DOT___GEN_312);
vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__fpFreeList__DOT__freeList_24 
            = ((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__ctrlBlock__DOT__rename__DOT__fpFreeList_io_freeReq_5)
                ? rhs2074
                : rhs2075);
    }
    if (((IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_3__DOT__tables_2__DOT__table_banks_0__DOT__array__DOT__array_RW0_en) 
         & (IData)(vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_3__DOT__tables_2__DOT__table_banks_0_io_w_req_valid))) {
        if ((1U & (~ (IData)((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_3__DOT__tables_2__DOT___idx_T_1 
                              >> 1U))))) {
            vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_3__DOT__tables_2__DOT__table_banks_0__DOT__array__DOT__array__DOT__array_10_ext__DOT__ram__v0 
                = (0x3ffffffffffffULL & (((QData)((IData)(
                                                          vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_3__DOT__tables_2__DOT__table_banks_0__DOT__array__DOT__array__DOT__array_10_ext_RW0_wdata[1U])) 
                                          << 0x20U) 
                                         | (QData)((IData)(
                                                           vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_3__DOT__tables_2__DOT__table_banks_0__DOT__array__DOT__array__DOT__array_10_ext_RW0_wdata[0U]))));
            vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_3__DOT__tables_2__DOT__table_banks_0__DOT__array__DOT__array__DOT__array_10_ext__DOT__ram__v0 = 1U;
            vlTOPp->__Vdlyvlsb__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_3__DOT__tables_2__DOT__table_banks_0__DOT__array__DOT__array__DOT__array_10_ext__DOT__ram__v0 = 0U;
            vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_3__DOT__tables_2__DOT__table_banks_0__DOT__array__DOT__array__DOT__array_10_ext__DOT__ram__v0 
                = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_3__DOT__tables_2__DOT__table_banks_0__DOT__array__DOT__array_RW0_addr;
        }
        if ((1U & (IData)((vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_3__DOT__tables_2__DOT___idx_T_1 
                           >> 1U)))) {
            vlTOPp->__Vdlyvval__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_3__DOT__tables_2__DOT__table_banks_0__DOT__array__DOT__array__DOT__array_10_ext__DOT__ram__v1 
                = (0x3ffffffffffffULL & (((QData)((IData)(
                                                          vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_3__DOT__tables_2__DOT__table_banks_0__DOT__array__DOT__array__DOT__array_10_ext_RW0_wdata[3U])) 
                                          << 0x2eU) 
                                         | (((QData)((IData)(
                                                             vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_3__DOT__tables_2__DOT__table_banks_0__DOT__array__DOT__array__DOT__array_10_ext_RW0_wdata[2U])) 
                                             << 0xeU) 
                                            | ((QData)((IData)(
                                                               vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_3__DOT__tables_2__DOT__table_banks_0__DOT__array__DOT__array__DOT__array_10_ext_RW0_wdata[1U])) 
                                               >> 0x12U))));
            vlTOPp->__Vdlyvset__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_3__DOT__tables_2__DOT__table_banks_0__DOT__array__DOT__array__DOT__array_10_ext__DOT__ram__v1 = 1U;
            vlTOPp->__Vdlyvlsb__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_3__DOT__tables_2__DOT__table_banks_0__DOT__array__DOT__array__DOT__array_10_ext__DOT__ram__v1 = 0x32U;
            vlTOPp->__Vdlyvdim0__SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_3__DOT__tables_2__DOT__table_banks_0__DOT__array__DOT__array__DOT__array_10_ext__DOT__ram__v1 
                = vlTOPp->SimTop__DOT__l_soc__DOT__core_with_l2__DOT__core__DOT__frontend__DOT__bpu__DOT__predictors__DOT__components_3__DOT__tables_2__DOT__table_banks_0__DOT__array__DOT__array_RW0_addr;
        }
    }
}
