
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -296.64

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -23.48

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -23.48

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     2    1.60   18.19   36.14   36.14 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _043_ (net)
                 18.19    0.03   36.17 ^ _408_/A1 (AOI22x1_ASAP7_75t_R)
     1    0.59    8.72    7.21   43.38 v _408_/Y (AOI22x1_ASAP7_75t_R)
                                         _054_ (net)
                  8.72    0.00   43.39 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
                                 43.39   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
                          8.40    8.40   library hold time
                                  8.40   data required time
-----------------------------------------------------------------------------
                                  8.40   data required time
                                -43.39   data arrival time
-----------------------------------------------------------------------------
                                 34.98   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[4]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[4]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.58   28.67   42.14   42.14 v dpath.b_reg.out[4]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _291_ (net)
                 28.68    0.12   42.26 v _572_/B (HAxp5_ASAP7_75t_R)
     5    3.85   78.70   69.63  111.89 v _572_/SN (HAxp5_ASAP7_75t_R)
                                         _022_ (net)
                 78.70    0.04  111.92 v _394_/B (OR3x1_ASAP7_75t_R)
     1    0.47    9.80   35.31  147.23 v _394_/Y (OR3x1_ASAP7_75t_R)
                                         _155_ (net)
                  9.80    0.00  147.23 v _395_/B (OA211x2_ASAP7_75t_R)
     3    2.73   14.50   29.59  176.82 v _395_/Y (OA211x2_ASAP7_75t_R)
                                         _156_ (net)
                 14.51    0.18  177.00 v _400_/A1 (OA21x2_ASAP7_75t_R)
     3    2.71   11.41   21.17  198.17 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.42    0.16  198.33 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.58   16.37   20.37  218.70 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.37    0.05  218.75 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.08   10.98   24.09  242.84 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 10.98    0.01  242.85 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    1.06    9.90   28.60  271.45 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.90    0.03  271.48 ^ resp_msg[13] (out)
                                271.48   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -271.48   data arrival time
-----------------------------------------------------------------------------
                                -23.48   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[4]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[4]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.58   28.67   42.14   42.14 v dpath.b_reg.out[4]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _291_ (net)
                 28.68    0.12   42.26 v _572_/B (HAxp5_ASAP7_75t_R)
     5    3.85   78.70   69.63  111.89 v _572_/SN (HAxp5_ASAP7_75t_R)
                                         _022_ (net)
                 78.70    0.04  111.92 v _394_/B (OR3x1_ASAP7_75t_R)
     1    0.47    9.80   35.31  147.23 v _394_/Y (OR3x1_ASAP7_75t_R)
                                         _155_ (net)
                  9.80    0.00  147.23 v _395_/B (OA211x2_ASAP7_75t_R)
     3    2.73   14.50   29.59  176.82 v _395_/Y (OA211x2_ASAP7_75t_R)
                                         _156_ (net)
                 14.51    0.18  177.00 v _400_/A1 (OA21x2_ASAP7_75t_R)
     3    2.71   11.41   21.17  198.17 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.42    0.16  198.33 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.58   16.37   20.37  218.70 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.37    0.05  218.75 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.08   10.98   24.09  242.84 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 10.98    0.01  242.85 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    1.06    9.90   28.60  271.45 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.90    0.03  271.48 ^ resp_msg[13] (out)
                                271.48   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -271.48   data arrival time
-----------------------------------------------------------------------------
                                -23.48   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
225.8458709716797

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7058

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
18.396663665771484

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.7985

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 35

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[7]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[2]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.b_reg.out[7]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  42.20   42.20 v dpath.b_reg.out[7]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
  66.95  109.15 v _569_/SN (HAxp5_ASAP7_75t_R)
  37.85  146.99 v _303_/Y (OA211x2_ASAP7_75t_R)
  17.85  164.85 v _305_/Y (OA21x2_ASAP7_75t_R)
  20.46  185.30 v _306_/Y (OR2x2_ASAP7_75t_R)
  20.36  205.66 v _368_/Y (AO21x1_ASAP7_75t_R)
  17.26  222.92 v _370_/Y (AND3x1_ASAP7_75t_R)
  26.68  249.60 ^ _372_/Y (OAI21x1_ASAP7_75t_R)
  26.20  275.80 ^ _444_/Y (BUFx6f_ASAP7_75t_R)
  10.76  286.55 v _450_/Y (NOR2x1_ASAP7_75t_R)
  25.41  311.96 v _451_/Y (OA33x2_ASAP7_75t_R)
   0.01  311.97 v dpath.a_reg.out[2]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
         311.97   data arrival time

 310.00  310.00   clock core_clock (rise edge)
   0.00  310.00   clock network delay (ideal)
   0.00  310.00   clock reconvergence pessimism
         310.00 ^ dpath.a_reg.out[2]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
 -10.82  299.18   library setup time
         299.18   data required time
---------------------------------------------------------
         299.18   data required time
        -311.97   data arrival time
---------------------------------------------------------
         -12.79   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  36.14   36.14 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
   7.24   43.38 v _408_/Y (AOI22x1_ASAP7_75t_R)
   0.00   43.39 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
          43.39   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
   8.40    8.40   library hold time
           8.40   data required time
---------------------------------------------------------
           8.40   data required time
         -43.39   data arrival time
---------------------------------------------------------
          34.98   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
271.4843

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-23.4843

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-8.650334

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.11e-04   2.39e-05   5.34e-09   2.35e-04  41.8%
Combinational          1.70e-04   1.57e-04   2.17e-08   3.27e-04  58.2%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.81e-04   1.81e-04   2.70e-08   5.62e-04 100.0%
                          67.8%      32.2%       0.0%
