// Seed: 3052221582
module module_0;
  always id_1 = 1;
  supply0 id_2;
  assign id_2 = id_1;
  assign id_1 = 1'b0;
  tri id_3, id_4;
  wire id_5;
  supply1 id_6, id_7;
  wire id_8;
  assign id_4 = 1;
  assign id_7 = 1;
  wire id_9;
endmodule
module module_1 (
    input  tri1 id_0,
    output wire id_1
);
  reg id_3;
  always @(posedge 1'h0) id_3 <= 1'h0;
  id_4(
      1'd0
  );
  assign id_1 = 1;
  module_0 modCall_1 ();
  assign modCall_1.type_13 = 0;
  wire id_5;
endmodule
