<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE topic
  PUBLIC "-//OASIS//DTD DITA Topic//EN" "topic.dtd">
<topic xml:lang="en-US" id="d0e1089"><title>Table 5-3 AC parameters(Ta=-40°C to +85°C )</title><body><table><tgroup cols="7"><colspec colname="c1" colwidth="11*"/><colspec colname="c2" colwidth="6*"/><colspec colname="c3" colwidth="45*"/><colspec colname="c4" colwidth="10*"/><colspec colname="c5" colwidth="10*"/><colspec colname="c6" colwidth="10*"/><colspec colname="c7" colwidth="8*"/><tbody valign="top"><row><entry morerows="1"><p>Symbol</p></entry><entry morerows="1"><p>Alt.</p></entry><entry morerows="1"><p>Parameter</p></entry><entry namest="c4" nameend="c6" align="center"><p>1.65V~2.0V</p></entry><entry/></row><row><entry align="center"><p>min.</p></entry><entry/><entry align="right"><p>max.</p></entry><entry align="right"><p>Unit</p></entry></row><row><entry><p>fSCLK</p></entry><entry><p>fC</p></entry><entry><p>Clock Frequency for the following instructions: FAST_READ, RDSFDP, PP, SE, BE32K, BE, CE, DP, RES, WREN, WRDI, RDID,</p><p>RDSR, WRSR(7)</p></entry><entry><p>D.C.</p></entry><entry/><entry><p>85</p></entry><entry><p>MHz</p></entry></row><row><entry align="center"><p>fRSCLK</p></entry><entry align="center"><p>fR</p></entry><entry><p>Clock Frequency for READ instructions</p></entry><entry/><entry/><entry align="right"><p>33</p></entry><entry align="right"><p>MHz</p></entry></row><row><entry morerows="1"><p>fTSCLK</p></entry><entry align="center"><p>fT</p></entry><entry><p>Clock Frequency for 2READ,DREAD,QREAD instructions</p></entry><entry/><entry/><entry align="right"><p>85</p></entry><entry align="right"><p>MHz</p></entry></row><row><entry align="center"><p>fQ</p></entry><entry><p>Clock Frequency for 4READ instructions</p></entry><entry/><entry/><entry align="right"><p>70</p></entry><entry align="right"><p>MHz</p></entry></row><row><entry align="center"><p>fQPP</p></entry><entry/><entry><p>Clock Frequency for QPP (Quad page program)</p></entry><entry/><entry/><entry align="right"><p>85</p></entry><entry align="right"><p>MHz</p></entry></row><row><entry align="center"><p>tCH(1)</p></entry><entry align="center"><p>tCLH</p></entry><entry><p>Clock High Time</p></entry><entry align="center"><p>5.5</p></entry><entry/><entry/><entry align="right"><p>ns</p></entry></row><row><entry align="center"><p>tCL(1)</p></entry><entry align="center"><p>tCLL</p></entry><entry><p>Clock Low Time   (fSCLK) 45% x (1fSCLK)</p></entry><entry align="center"><p>5.5</p></entry><entry/><entry/><entry align="right"><p>ns</p></entry></row><row><entry align="center"><p>tCLCH(7)</p></entry><entry/><entry><p>Clock Rise Time (peak to peak)</p></entry><entry align="center"><p>0.1</p></entry><entry/><entry/><entry align="right"><p>v/ns</p></entry></row><row><entry align="center"><p>tCHCL(7)</p></entry><entry/><entry><p>Clock Fall Time (peak to peak)</p></entry><entry align="center"><p>0.1</p></entry><entry/><entry/><entry align="right"><p>v/ns</p></entry></row><row><entry align="center"><p>tSLCH</p></entry><entry align="center"><p>tCSS</p></entry><entry><p>CS# Active Setup Time (relative to SCLK)</p></entry><entry align="center"><p>5</p></entry><entry/><entry/><entry align="right"><p>ns</p></entry></row><row><entry align="center"><p>tCHSL</p></entry><entry/><entry><p>CS# Not Active Hold Time (relative to SCLK)</p></entry><entry align="center"><p>5</p></entry><entry/><entry/><entry align="right"><p>ns</p></entry></row><row><entry align="center"><p>tDVCH</p></entry><entry align="center"><p>tDSU</p></entry><entry><p>Data In Setup Time</p></entry><entry align="center"><p>2</p></entry><entry/><entry/><entry align="right"><p>ns</p></entry></row><row><entry align="center"><p>tCHDX</p></entry><entry align="center"><p>tDH</p></entry><entry><p>Data In Hold Time</p></entry><entry align="center"><p>3</p></entry><entry/><entry/><entry align="right"><p>ns</p></entry></row><row><entry align="center"><p>tCHSH</p></entry><entry/><entry><p>CS# Active Hold Time (relative to SCLK)</p></entry><entry align="center"><p>5</p></entry><entry/><entry/><entry align="right"><p>ns</p></entry></row><row><entry align="center"><p>tSHCH</p></entry><entry/><entry><p>CS# Not Active Setup Time (relative to SCLK)</p></entry><entry align="center"><p>5</p></entry><entry/><entry/><entry align="right"><p>ns</p></entry></row><row><entry morerows="1"><p>tSHSL</p></entry><entry morerows="1"><p>tCSH</p></entry><entry><p>CS# Deselect Time From Read to next Read</p></entry><entry align="center"><p>15</p></entry><entry/><entry/><entry align="right"><p>ns</p></entry></row><row><entry><p>CS# Deselect Time From Write,Erase,Program to Read Status</p><p>Register</p></entry><entry><p>30</p></entry><entry/><entry/><entry><p>ns</p></entry></row><row><entry align="center"><p>tSHQZ(7)</p></entry><entry align="center"><p>tDIS</p></entry><entry><p>Output Disable Time</p></entry><entry/><entry/><entry align="right"><p>6</p></entry><entry align="right"><p>ns</p></entry></row><row><entry morerows="1"><p>tCLQV</p></entry><entry morerows="1"><p>tV</p></entry><entry><p>Clock Low to Output Valid Loading 30pF</p></entry><entry/><entry/><entry align="right"><p>7</p></entry><entry align="right"><p>ns</p></entry></row><row><entry><p>Clock Low to Output Valid Loading 15pF</p></entry><entry/><entry/><entry align="right"><p>6</p></entry><entry align="right"><p>ns</p></entry></row><row><entry align="center"><p>tCLQX</p></entry><entry align="center"><p>tHO</p></entry><entry><p>Output Hold Time</p></entry><entry align="center"><p>0</p></entry><entry/><entry/><entry align="right"><p>ns</p></entry></row><row><entry align="center"><p>tHLCH</p></entry><entry/><entry><p>HOLD# Active Setup Time (relative to SCLK)</p></entry><entry align="center"><p>5</p></entry><entry/><entry/><entry align="right"><p>ns</p></entry></row><row><entry align="center"><p>tCHHH</p></entry><entry/><entry><p>HOLD# Active Hold Time (relative to SCLK)</p></entry><entry align="center"><p>5</p></entry><entry/><entry/><entry align="right"><p>ns</p></entry></row><row><entry align="center"><p>tHHCH</p></entry><entry/><entry><p>HOLD# Not Active Setup Time (relative to SCLK)</p></entry><entry align="center"><p>5</p></entry><entry/><entry/><entry align="right"><p>ns</p></entry></row><row><entry align="center"><p>tCHHL</p></entry><entry/><entry><p>HOLD# Not Active Hold Time (relative to SCLK)</p></entry><entry align="center"><p>5</p></entry><entry/><entry/><entry align="right"><p>ns</p></entry></row><row><entry align="center"><p>tHHQX</p></entry><entry align="center"><p>tLZ</p></entry><entry><p>HOLD# to Output Low-Z</p></entry><entry/><entry/><entry align="right"><p>6</p></entry><entry align="right"><p>ns</p></entry></row><row><entry align="center"><p>tHLQZ</p></entry><entry align="center"><p>tHZ</p></entry><entry><p>HOLD# to Output High-Z</p></entry><entry/><entry/><entry align="right"><p>6</p></entry><entry align="right"><p>ns</p></entry></row><row><entry align="center"><p>tWHSL(3)</p></entry><entry/><entry><p>Write Protect Setup Time</p></entry><entry align="center"><p>20</p></entry><entry/><entry/><entry align="right"><p>ns</p></entry></row><row><entry align="center"><p>tSHWL(3)</p></entry><entry/><entry><p>Write Protect Hold Time</p></entry><entry align="center"><p>100</p></entry><entry/><entry/><entry align="right"><p>ns</p></entry></row><row><entry align="center"><p>tDP</p></entry><entry/><entry><p>CS# High to Deep Power-down Mode</p></entry><entry/><entry/><entry align="right"><p>3</p></entry><entry align="right"><p>us</p></entry></row><row><entry align="center"><p>tRES1</p></entry><entry/><entry><p>CS# High To Standby Mode Without Electronic Signature Read</p></entry><entry/><entry/><entry align="right"><p>8</p></entry><entry align="right"><p>us</p></entry></row><row><entry align="center"><p>tRES2</p></entry><entry/><entry><p>CS# High To Standby Mode With Electronic Signature Read</p></entry><entry/><entry/><entry align="right"><p>8</p></entry><entry align="right"><p>us</p></entry></row><row><entry align="center"><p>tW</p></entry><entry/><entry><p>Write Status Register Cycle Time</p></entry><entry/><entry align="right"><p>8</p></entry><entry align="right"><p>12</p></entry><entry align="right"><p>ms</p></entry></row><row><entry morerows="1"><p>tReady</p></entry><entry morerows="1"/><entry><p>Reset recovery time(for erase/program operation except</p><p>WRSR)</p></entry><entry><p>30</p></entry><entry/><entry/><entry><p>us</p></entry></row><row><entry><p>Reset recovery time(for WRSR operation)</p></entry><entry align="center"><p>12</p></entry><entry align="right"><p>8</p></entry><entry/><entry align="right"><p>ms</p></entry></row></tbody></tgroup></table></body></topic>