// Seed: 2890370237
module module_0 (
    id_1
);
  input wire id_1;
  assign id_2 = id_2;
  assign id_3 = 1;
  assign this = id_3;
  assign id_2 = 1'b0;
  parameter id_4 = 1;
  assign module_1.id_12 = 0;
  assign id_2 = id_4;
  wire id_5;
  assign id_3 = -1;
  always id_2 <= id_3;
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    input tri id_2,
    input supply0 id_3,
    output logic id_4,
    input supply1 id_5,
    input logic id_6,
    input tri0 id_7,
    input uwire id_8,
    input logic id_9
);
  always if (id_6) id_4 <= id_6;
  parameter id_11 = -1;
  supply0 id_12;
  id_13 :
  assert property (@(id_12 or posedge 1 & id_8 - id_9) id_11) id_4 = id_9;
  module_0 modCall_1 (id_12);
endmodule
