module capsule.core.engine;

import capsule.core.math : clz, ctz, pcnt, min, max;
import capsule.core.memory : CapsuleMemory;
import capsule.core.typestrings : getCapsuleExceptionDescription;
import capsule.core.types : CapsuleOpcode, CapsuleExceptionCode;
import capsule.core.types : CapsuleRegister, CapsuleInstruction;

public:

alias CapsuleExtensionCallHandler = CapsuleExtensionCallResult function(
    CapsuleEngine* engine, in uint id, in uint arg
);

public pure nothrow @safe:

enum CapsuleEngineStatus: uint {
    /// Program is invalid or awaiting initialization
    None = 0,
    /// Program has been initialized but not yet started
    Initialized = 1,
    /// Program is running or in progress
    Running = 2,
    /// Program is temporarily paused or halted
    Suspended = 3,
    /// Program successfully finished execution (meta.exit_ok)
    ExitOk = 4,
    /// Program successfully finished execution (meta.exit_error)
    ExitError = 5,
    /// Program quit abnormally or due to an error
    Aborted = 6,
    /// Program forced to quit by an external process
    Terminated = 7,
}

struct CapsuleExtensionCallResult {
    alias ExceptionCode = CapsuleExceptionCode;
    
    static enum ExtError = typeof(this).Exception(ExceptionCode.ExtensionError);
    static enum ExtMissing = typeof(this).Exception(ExceptionCode.ExtensionMissing);
    
    uint value = 0;
    CapsuleExceptionCode exc = ExceptionCode.None;
    
    static typeof(this) Ok(in uint value) {
        return typeof(this)(value, ExceptionCode.None);
    }
    
    static typeof(this) Exception(in ExceptionCode exc) {
        return typeof(this)(0, exc);
    }
    
    bool ok() const {
        return this.exc is ExceptionCode.None;
    }
}

/// Engine or "virtual machine" for executing a Capsule program.
struct CapsuleEngine {
    alias Memory = CapsuleMemory;
    
    alias ExceptionCode = CapsuleExceptionCode;
    alias ExtensionCallHandler = CapsuleExtensionCallHandler;
    alias Instruction = CapsuleInstruction;
    alias Opcode = CapsuleOpcode;
    alias Register = CapsuleRegister;
    alias Status = CapsuleEngineStatus;
    
    /// Current program status
    Status status = Status.None;
    /// Handles load and store instructions
    Memory mem = Memory.init;
    /// Handles extension calls (ecall instructions)
    ExtensionCallHandler ecall = null;
    /// Program counter at execution start
    int entry = 0;
    /// Program counter
    int pc = 0;
    /// Exception code
    ExceptionCode exc = ExceptionCode.None;
    /// Trap table pointer
    int edt = -1;
    /// Exception data pointer
    int edp = -1;
    /// Return from exception to pointer
    int epc = 0;
    /// Registers Z, A, B, C, R, S, X, Y
    int[8] reg;
    /// The most recently executed instruction
    Instruction instr;
    
    void initialize(Memory mem, ExtensionCallHandler ecall) nothrow @safe @nogc {
        this.status = Status.Initialized;
        this.mem = mem;
        this.ecall = ecall;
    }
    
    /// Set status to Running
    bool begin(in int entry) nothrow @safe @nogc {
        if(!this.ok || entry < 0 || entry >= this.mem.length) {
            return false;
        }
        this.pc = entry;
        this.entry = entry;
        this.status = Status.Running;
        return true;
    }
    
    bool ok() const nothrow @safe @nogc {
        return this.mem.ok && this.ecall !is null && (
            this.status !is Status.None &&
            this.status !is Status.Aborted &&
            this.status !is Status.Terminated
        );
    }
    
    /// Handle an exception
    void trap(in ExceptionCode exc) nothrow @safe @nogc {
        const trapPtr = this.edt + 4 * (cast(int) exc);
        if(this.edt < 0 || trapPtr < 0) {
            assert(false, getCapsuleExceptionDescription(exc));
        }
        if(this.edp >= 0) {
            // TODO: store data describing the exception
        }
        this.exc = exc;
        this.epc = 4 + this.pc;
        this.pc = trapPtr;
    }
    
    /// Set the full value of a register
    pragma(inline, true) void rset(T)(
        in uint register, in T value
    ) nothrow @safe @nogc {
        assert(register < this.reg.length);
        if(register !is Register.Z) {
            this.reg[register] = cast(uint) value;
        }
    }
    
    /// Get the value of a register
    pragma(inline, true) T rget(T = uint)(
        in uint register
    ) nothrow @safe @nogc {
        assert(register < this.reg.length);
        return cast(T) this.reg[register];
    }
    
    /// Get the value of a register as a signed integer
    alias ri = rget!int;
    /// Get the value of a register as an usigned integer
    alias ru = rget!uint;
    
    /// Decode and record the instruction under the PC
    /// TODO: Status flag for the PC ending up in non-executable memory
    void next() nothrow @safe @nogc {
        const idata = this.mem.lw(this.pc);
        final switch(idata.status) {
            case Memory.Status.Ok: break;
            case Memory.Status.ReadOnly: assert(false);
            case Memory.Status.Misaligned: return this.trap(ExceptionCode.PCMisaligned);
            case Memory.Status.OutOfBounds: return this.trap(ExceptionCode.PCOutOfBounds);
        }
        this.instr = Instruction.decode(idata.value);
    }
    
    /// Decode and execute the instruction under the PC
    void step() {
        assert(this.status is Status.Running);
        this.next();
        this.exec();
    }
    
    /// Execute a single instruction
    void exec() @trusted {
        alias i = this.instr;
        switch(i.opcode) {
            case Opcode.And:
                rset(i.rd, ru(i.rs1) & ru(i.rs2));
                pc += 4;
                break;
            case Opcode.AndImmediate:
                rset(i.rd, ru(i.rs1) & i.i32);
                pc += 4;
                break;
            case Opcode.Or:
                rset(i.rd, ru(i.rs1) | ru(i.rs2));
                pc += 4;
                break;
            case Opcode.OrImmediate:
                rset(i.rd, ru(i.rs1) | i.i32);
                pc += 4;
                break;
            case Opcode.Xor:
                rset(i.rd, ru(i.rs1) ^ ru(i.rs2));
                pc += 4;
                break;
            case Opcode.XorImmediate:
                rset(i.rd, ru(i.rs1) ^ i.i32);
                pc += 4;
                break;
            case Opcode.ShiftLeftLogical:
                rset(i.rd, (ri(i.rs1) << (i.i32 & 0x1F)) << (ru(i.rs2) & 0x1F));
                pc += 4;
                break;
            case Opcode.ShiftRightLogical:
                rset(i.rd, (ri(i.rs1) >>> (i.i32 & 0x1F)) >>> (ru(i.rs2) & 0x1F));
                pc += 4;
                break;
            case Opcode.ShiftRightArithmetic:
                rset(i.rd, (ri(i.rs1) >> (i.i32 & 0x1F)) >> (ru(i.rs2) & 0x1F));
                pc += 4;
                break;
            case Opcode.SetMinimumSigned:
                rset(i.rd, min(ri(i.rs1), ri(i.rs2)));
                pc += 4;
                break;
            case Opcode.SetMinimumUnsigned:
                rset(i.rd, min(ru(i.rs1), ru(i.rs2)));
                pc += 4;
                break;
            case Opcode.SetMaximumSigned:
                rset(i.rd, max(ri(i.rs1), ri(i.rs2)));
                pc += 4;
                break;
            case Opcode.SetMaximumUnsigned:
                rset(i.rd, max(ru(i.rs1), ru(i.rs2)));
                pc += 4;
                break;
            case Opcode.SetLessThanSigned:
                rset(i.rd, ri(i.rs1) < ri(i.rs2) ? 1 : 0);
                pc += 4;
                break;
            case Opcode.SetLessThanUnsigned:
                rset(i.rd, ru(i.rs1) < ru(i.rs2) ? 1 : 0);
                pc += 4;
                break;
            case Opcode.SetLessThanImmediateSigned:
                rset(i.rd, ri(i.rs1) < i.i32 ? 1 : 0);
                pc += 4;
                break;
            case Opcode.SetLessThanImmediateUnsigned:
                rset(i.rd, ru(i.rs1) < cast(uint) i.i32 ? 1 : 0);
                pc += 4;
                break;
            case Opcode.Add:
                rset(i.rd, ri(i.rs1) + ri(i.rs2) + i.i32);
                pc += 4;
                break;
            case Opcode.Subtract:
                rset(i.rd, ri(i.rs1) - ri(i.rs2));
                pc += 4;
                break;
            case Opcode.LoadUpperImmediate:
                rset(i.rd, i.i32 << 16);
                pc += 4;
                break;
            case Opcode.AddUpperImmediateToPC:
                rset(i.rd, pc + (i.i32 << 16));
                pc += 4;
                break;
            case Opcode.MultiplyAndTruncate:
                rset(i.rd, ru(i.rs1) * ru(i.rs2));
                pc += 4;
                break;
            case Opcode.MultiplySignedAndShift:
                const product = rget!long(i.rs1) * rget!long(i.rs2);
                rset(i.rd, cast(uint) (product >>> 32));
                pc += 4;
                break;
            case Opcode.MultiplyUnsignedAndShift:
                const product = rget!ulong(i.rs1) * rget!ulong(i.rs2);
                rset(i.rd, cast(uint) (product >>> 32));
                pc += 4;
                break;
            case Opcode.MultiplySignedUnsignedAndShift:
                const product = rget!long(i.rs1) * rget!ulong(i.rs2);
                rset(i.rd, cast(uint) (product >>> 32));
                pc += 4;
                break;
            case Opcode.DivideSigned:
                const dividend = ri(i.rs1);
                const divisor = ri(i.rs2);
                // Inputs that cause D to crash
                if(divisor == 0) rset(i.rd, 0);
                else if(divisor == -1 && dividend == int.min) rset(i.rd, int.max);
                // Everything else
                else rset(i.rd, dividend / divisor);
                pc += 4;
                break;
            case Opcode.DivideUnsigned:
                const divisor = ru(i.rs2);
                rset(i.rd, divisor == 0 ? 0 : ru(i.rs1) / divisor);
                pc += 4;
                break;
            case Opcode.RemainderSigned:
                const divisor = ri(i.rs2);
                rset(i.rd, divisor == 0 ? 0 : ri(i.rs1) % divisor);
                pc += 4;
                break;
            case Opcode.RemainderUnsigned:
                const divisor = ru(i.rs2);
                rset(i.rd, divisor == 0 ? 0 : ru(i.rs1) % divisor);
                pc += 4;
                break;
            case Opcode.ReverseByteOrder:
                union Bytes{uint u32; ubyte[4] u8;}
                const b = Bytes(ru(i.rs1)).u8;
                rset(i.rd, (b[0] << 24) | (b[1] << 16) | (b[2] << 8) | b[3]);
                pc += 4;
                break;
            case Opcode.ReverseHalfWordOrder:
                const value = ru(i.rs1);
                rset(i.rd, (value << 16) | (value >>> 16));
                pc += 4;
                break;
            case Opcode.CountLeadingZeroes:
                rset(i.rd, clz(ru(i.rs1)));
                pc += 4;
                break;
            case Opcode.CountTrailingZeroes:
                rset(i.rd, ctz(ru(i.rs1)));
                pc += 4;
                break;
            case Opcode.CountSetBits:
                rset(i.rd, pcnt(ru(i.rs1)));
                pc += 4;
                break;
            case Opcode.LoadByteSignExt:
                const load = this.mem.lb(ri(i.rs1) + i.i32);
                final switch(load.status) {
                    case Memory.Status.Ok:
                        rset(i.rd, cast(int) load.value);
                        pc += 4;
                        break;
                    case Memory.Status.ReadOnly: assert(false);
                    case Memory.Status.Misaligned:
                        this.trap(ExceptionCode.LoadMisaligned);
                        break;
                    case Memory.Status.OutOfBounds:
                        this.trap(ExceptionCode.LoadOutOfBounds);
                        break;
                }
                break;
            case Opcode.LoadByteZeroExt:
                const load = this.mem.lbu(ri(i.rs1) + i.i32);
                final switch(load.status) {
                    case Memory.Status.Ok:
                        rset(i.rd, cast(uint) load.value);
                        pc += 4;
                        break;
                    case Memory.Status.ReadOnly: assert(false);
                    case Memory.Status.Misaligned:
                        this.trap(ExceptionCode.LoadMisaligned);
                        break;
                    case Memory.Status.OutOfBounds:
                        this.trap(ExceptionCode.LoadOutOfBounds);
                        break;
                }
                break;
            case Opcode.LoadHalfWordSignExt:
                const load = this.mem.lh((ri(i.rs1) + i.i32) & ~1);
                final switch(load.status) {
                    case Memory.Status.Ok:
                        rset(i.rd, cast(int) load.value);
                        pc += 4;
                        break;
                    case Memory.Status.ReadOnly: assert(false);
                    case Memory.Status.Misaligned:
                        this.trap(ExceptionCode.LoadMisaligned);
                        break;
                    case Memory.Status.OutOfBounds:
                        this.trap(ExceptionCode.LoadOutOfBounds);
                        break;
                }
                break;
            case Opcode.LoadHalfWordZeroExt:
                const load = this.mem.lhu((ri(i.rs1) + i.i32) & ~1);
                final switch(load.status) {
                    case Memory.Status.Ok:
                        rset(i.rd, cast(uint) load.value);
                        pc += 4;
                        break;
                    case Memory.Status.ReadOnly: assert(false);
                    case Memory.Status.Misaligned:
                        this.trap(ExceptionCode.LoadMisaligned);
                        break;
                    case Memory.Status.OutOfBounds:
                        this.trap(ExceptionCode.LoadOutOfBounds);
                        break;
                }
                break;
            case Opcode.LoadWord:
                const load = this.mem.lw((ri(i.rs1) + i.i32));
                final switch(load.status) {
                    case Memory.Status.Ok:
                        rset(i.rd, load.value);
                        pc += 4;
                        break;
                    case Memory.Status.ReadOnly: assert(false);
                    case Memory.Status.Misaligned:
                        this.trap(ExceptionCode.LoadMisaligned);
                        break;
                    case Memory.Status.OutOfBounds:
                        this.trap(ExceptionCode.LoadOutOfBounds);
                        break;
                }
                break;
            case Opcode.StoreByte:
                const status = this.mem.sb(
                    ri(i.rs2) + i.i32, cast(ubyte) ru(i.rs1)
                );
                final switch(status) {
                    case Memory.Status.Ok:
                        pc += 4;
                        break;
                    case Memory.Status.ReadOnly:
                        this.trap(ExceptionCode.StoreToReadOnly);
                        break;
                    case Memory.Status.Misaligned:
                        this.trap(ExceptionCode.StoreMisaligned);
                        break;
                    case Memory.Status.OutOfBounds:
                        this.trap(ExceptionCode.StoreOutOfBounds);
                        break;
                }
                break;
            case Opcode.StoreHalfWord:
                const status = this.mem.sh(
                    (ri(i.rs2) + i.i32) & ~1, cast(ushort) ru(i.rs1)
                );
                final switch(status) {
                    case Memory.Status.Ok:
                        pc += 4;
                        break;
                    case Memory.Status.ReadOnly:
                        this.trap(ExceptionCode.StoreToReadOnly);
                        break;
                    case Memory.Status.Misaligned:
                        this.trap(ExceptionCode.StoreMisaligned);
                        break;
                    case Memory.Status.OutOfBounds:
                        this.trap(ExceptionCode.StoreOutOfBounds);
                        break;
                }
                break;
            case Opcode.StoreWord:
                const status = this.mem.sw(
                    (ri(i.rs2) + i.i32), ru(i.rs1)
                );
                final switch(status) {
                    case Memory.Status.Ok:
                        pc += 4;
                        break;
                    case Memory.Status.ReadOnly:
                        this.trap(ExceptionCode.StoreToReadOnly);
                        break;
                    case Memory.Status.Misaligned:
                        this.trap(ExceptionCode.StoreMisaligned);
                        break;
                    case Memory.Status.OutOfBounds:
                        this.trap(ExceptionCode.StoreOutOfBounds);
                        break;
                }
                break;
            case Opcode.JumpAndLink:
                rset(i.rd, 4 + pc);
                pc = (i.i32 + pc);
                return;
            case Opcode.JumpAndLinkRegister:
                const next = 4 + pc;
                pc = (i.i32 + ri(i.rs1));
                rset(i.rd, next);
                return;
            case Opcode.BranchEqual:
                if(ru(i.rs1) == ru(i.rs2)) pc += i.i32;
                else pc += 4;
                break;
            case Opcode.BranchNotEqual:
                if(ru(i.rs1) != ru(i.rs2)) pc += i.i32;
                else pc += 4;
                break;
            case Opcode.BranchLessSigned:
                if(ri(i.rs1) < ri(i.rs2)) pc += i.i32;
                else pc += 4;
                break;
            case Opcode.BranchLessUnsigned:
                if(ru(i.rs1) < ru(i.rs2)) pc += i.i32;
                else pc += 4;
                break;
            case Opcode.BranchGreaterEqualSigned:
                if(ri(i.rs1) >= ri(i.rs2)) pc += i.i32;
                else pc += 4;
                break;
            case Opcode.BranchGreaterEqualUnsigned:
                if(ru(i.rs1) >= ru(i.rs2)) pc += i.i32;
                else pc += 4;
                break;
            case Opcode.ExtensionCall:
                assert(this.ecall !is null);
                const uint id = ru(i.rs2) + i.i32;
                const result = this.ecall(&this, id, ru(i.rs1));
                if(result.ok) {
                    rset(i.rd, result.value);
                    pc += 4;
                }
                else {
                    this.trap(result.exc);
                }
                break;
            case Opcode.Breakpoint:
                this.trap(ExceptionCode.Breakpoint);
                break;
            case Opcode.ReturnFromException:
                // TODO: clear exception somehow?
                exc = ExceptionCode.None;
                pc = epc;
                return;
            default: // Unknown opcode
                this.trap(ExceptionCode.InvalidInstruction);
        }
    }
}
