INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "/opt/AMD/Vitis_HLS/2024.1/vcxx/libexec//clang++"
   Compiling apatb_tensor_slice_test.cpp
   Compiling tensor_slice_test.cpp_pre.cpp.tb.cpp
   Compiling tensor_slice_test_tb.cpp_pre.cpp.tb.cpp
   Compiling tensor_slice_wrapper.cpp_pre.cpp.tb.cpp
   Compiling apatb_tensor_slice_test_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
Starting tensor_slice_wrapper tests...
Test 1: a=all_1s, b=all_2s, result=0x020002000200020002000200020002
Test 2: a=all_0s, b=all_0s, result=0
Test 3: a=incrementing, b=all_1s, result=0x080007000600050004000300020001
Test passed !
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/AMD/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_tensor_slice_test_top glbl -Oenable_linking_all_libraries -prj tensor_slice_test.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_23 -L floating_point_v7_1_18 --lib ieee_proposed=./ieee_proposed -s tensor_slice_test 
Multi-threading is on. Using 62 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by AMD, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/vault0/jchoudh3/custom-blackbox/vitis-hls-blackbox/tensor_slice_bb/proj_tensor_slice_test/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/vault0/jchoudh3/custom-blackbox/vitis-hls-blackbox/tensor_slice_bb/proj_tensor_slice_test/solution1/sim/verilog/tensor_slice_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tensor_slice_test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/vault0/jchoudh3/custom-blackbox/vitis-hls-blackbox/tensor_slice_bb/proj_tensor_slice_test/solution1/sim/verilog/tensor_slice_test.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_tensor_slice_test_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/vault0/jchoudh3/custom-blackbox/vitis-hls-blackbox/tensor_slice_bb/proj_tensor_slice_test/solution1/sim/verilog/tensor_slice_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tensor_slice_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/vault0/jchoudh3/custom-blackbox/vitis-hls-blackbox/tensor_slice_bb/proj_tensor_slice_test/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.tensor_slice_wrapper
Compiling module xil_defaultlib.tensor_slice_test
Compiling module xil_defaultlib.nodf_module_intf_default
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_tensor_slice_test_top
Compiling module work.glbl
Built simulation snapshot tensor_slice_test

****** xsim v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Thu Jan 15 19:26:12 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/tensor_slice_test/xsim_script.tcl
# xsim {tensor_slice_test} -autoloadwcfg -tclbatch {tensor_slice_test.tcl}
Time resolution is 1 ps
source tensor_slice_test.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 3 [0.00%] @ "113000"
// RTL Simulation : 1 / 3 [100.00%] @ "138000"
// RTL Simulation : 2 / 3 [100.00%] @ "158000"
// RTL Simulation : 3 / 3 [100.00%] @ "178000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 207500 ps : File "/mnt/vault0/jchoudh3/custom-blackbox/vitis-hls-blackbox/tensor_slice_bb/proj_tensor_slice_test/solution1/sim/verilog/tensor_slice_test.autotb.v" Line 322
## quit
INFO: [Common 17-206] Exiting xsim at Thu Jan 15 19:26:14 2026...
Starting tensor_slice_wrapper tests...
Test 1: a=all_1s, b=all_2s, result=0x020002000200020002000200020002
Test 2: a=all_0s, b=all_0s, result=0
Test 3: a=incrementing, b=all_1s, result=0x080007000600050004000300020001
Test passed !
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
