--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml pong_top.twx pong_top.ncd -o pong_top.twr pong_top.pcf -ucf
Basys2.ucf

Design file:              pong_top.ncd
Physical constraint file: pong_top.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.
1 logic loop found and disabled.

  ----------------------------------------------------------------------
 ! Warning: The following connections close logic loops, and some paths !
 !          through these connections may not be analyzed. To better    !
 !          understand the logic associated with these loops, run a     !
 !          Analyze Against User-Defined End-Point Analysis inside      !
 !          Timing Analyzer (timingan) with the listed signal as a      !
 !          source NET (*signal_name). The Timing Report will display   !
 !          all the paths associated with this signal and the logic     !
 !          loop will be reported.                                      !
 !                                                                      !
 ! Signal                            Driver            Load             !
 ! --------------------------------  ----------------  ---------------- !
 ! graph_unit/N51                    SLICE_X18Y20.Y    SLICE_X17Y23.F1  !
  ---------------------------------------------------------------------- 


================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 497195 paths analyzed, 1465 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  17.716ns.
--------------------------------------------------------------------------------

Paths for end point graph_unit/respawn_timer_reg_6 (SLICE_X12Y2.CE), 7685 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.284ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_3_1 (FF)
  Destination:          graph_unit/respawn_timer_reg_6 (FF)
  Requirement:          40.000ns
  Data Path Delay:      17.716ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_3_1 to graph_unit/respawn_timer_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y15.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg_3_1
                                                       vga_sync_unit/v_count_reg_3_1
    SLICE_X9Y43.G2       net (fanout=11)       3.339   vga_sync_unit/v_count_reg_3_1
    SLICE_X9Y43.Y        Tilo                  0.612   graph_unit/rom_addr_alien_boss<2>
                                                       graph_unit/Msub_rom_addr_alien_boss_cy<1>11
    SLICE_X10Y43.F1      net (fanout=4)        0.834   graph_unit/Msub_rom_addr_alien_boss_cy<1>
    SLICE_X10Y43.X       Tilo                  0.660   N179
                                                       graph_unit/rom_data_alien_boss<11>_SW0
    SLICE_X8Y42.G1       net (fanout=1)        0.631   N179
    SLICE_X8Y42.X        Tif5x                 1.000   graph_unit/rom_data_alien_boss<11>
                                                       graph_unit/rom_data_alien_boss<11>_F
                                                       graph_unit/rom_data_alien_boss<11>
    SLICE_X7Y42.F3       net (fanout=1)        0.305   graph_unit/rom_data_alien_boss<11>
    SLICE_X7Y42.X        Tif5x                 0.890   graph_unit/Mmux_rom_bit_alien_boss_6_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_6_f5_G
                                                       graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X6Y40.G2       net (fanout=1)        0.346   graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X6Y40.Y        Tilo                  0.660   graph_unit/rd_alien_boss_on
                                                       graph_unit/Mmux_rom_bit_alien_boss_3
    SLICE_X6Y40.F4       net (fanout=1)        0.020   graph_unit/Mmux_rom_bit_alien_boss_3/O
    SLICE_X6Y40.X        Tilo                  0.660   graph_unit/rd_alien_boss_on
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X20Y20.G1      net (fanout=16)       2.065   graph_unit/rd_alien_boss_on
    SLICE_X20Y20.Y       Tilo                  0.660   graph_unit/respawn_timer_reg_not0001143
                                                       graph_unit/respawn_timer_reg_not0001143_SW1
    SLICE_X20Y20.F4      net (fanout=1)        0.020   graph_unit/respawn_timer_reg_not0001143_SW1/O
    SLICE_X20Y20.X       Tilo                  0.660   graph_unit/respawn_timer_reg_not0001143
                                                       graph_unit/respawn_timer_reg_not0001143
    SLICE_X18Y20.G2      net (fanout=1)        0.377   graph_unit/respawn_timer_reg_not0001143
    SLICE_X18Y20.Y       Tilo                  0.660   graph_unit/respawn_timer_reg_not0001
                                                       graph_unit/respawn_timer_reg_not0001158
    SLICE_X18Y20.F4      net (fanout=13)       0.061   graph_unit/N51
    SLICE_X18Y20.X       Tilo                  0.660   graph_unit/respawn_timer_reg_not0001
                                                       graph_unit/respawn_timer_reg_not00012
    SLICE_X12Y2.CE       net (fanout=6)        1.546   graph_unit/respawn_timer_reg_not0001
    SLICE_X12Y2.CLK      Tceck                 0.483   graph_unit/respawn_timer_reg<6>
                                                       graph_unit/respawn_timer_reg_6
    -------------------------------------------------  ---------------------------
    Total                                     17.716ns (8.172ns logic, 9.544ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.487ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_3_1 (FF)
  Destination:          graph_unit/respawn_timer_reg_6 (FF)
  Requirement:          40.000ns
  Data Path Delay:      17.513ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_3_1 to graph_unit/respawn_timer_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y15.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg_3_1
                                                       vga_sync_unit/v_count_reg_3_1
    SLICE_X9Y43.G2       net (fanout=11)       3.339   vga_sync_unit/v_count_reg_3_1
    SLICE_X9Y43.Y        Tilo                  0.612   graph_unit/rom_addr_alien_boss<2>
                                                       graph_unit/Msub_rom_addr_alien_boss_cy<1>11
    SLICE_X10Y43.F1      net (fanout=4)        0.834   graph_unit/Msub_rom_addr_alien_boss_cy<1>
    SLICE_X10Y43.X       Tilo                  0.660   N179
                                                       graph_unit/rom_data_alien_boss<11>_SW0
    SLICE_X8Y42.G1       net (fanout=1)        0.631   N179
    SLICE_X8Y42.X        Tif5x                 1.000   graph_unit/rom_data_alien_boss<11>
                                                       graph_unit/rom_data_alien_boss<11>_F
                                                       graph_unit/rom_data_alien_boss<11>
    SLICE_X7Y42.F3       net (fanout=1)        0.305   graph_unit/rom_data_alien_boss<11>
    SLICE_X7Y42.X        Tif5x                 0.890   graph_unit/Mmux_rom_bit_alien_boss_6_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_6_f5_G
                                                       graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X6Y40.G2       net (fanout=1)        0.346   graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X6Y40.Y        Tilo                  0.660   graph_unit/rd_alien_boss_on
                                                       graph_unit/Mmux_rom_bit_alien_boss_3
    SLICE_X6Y40.F4       net (fanout=1)        0.020   graph_unit/Mmux_rom_bit_alien_boss_3/O
    SLICE_X6Y40.X        Tilo                  0.660   graph_unit/rd_alien_boss_on
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X21Y20.G4      net (fanout=16)       1.979   graph_unit/rd_alien_boss_on
    SLICE_X21Y20.Y       Tilo                  0.612   graph_unit/respawn_timer_reg_not0001121
                                                       graph_unit/alien_boss_alive_reg_mux00001_SW0
    SLICE_X21Y20.F3      net (fanout=1)        0.020   graph_unit/alien_boss_alive_reg_mux00001_SW0/O
    SLICE_X21Y20.X       Tilo                  0.612   graph_unit/respawn_timer_reg_not0001121
                                                       graph_unit/respawn_timer_reg_not0001121
    SLICE_X18Y20.G4      net (fanout=1)        0.356   graph_unit/respawn_timer_reg_not0001121
    SLICE_X18Y20.Y       Tilo                  0.660   graph_unit/respawn_timer_reg_not0001
                                                       graph_unit/respawn_timer_reg_not0001158
    SLICE_X18Y20.F4      net (fanout=13)       0.061   graph_unit/N51
    SLICE_X18Y20.X       Tilo                  0.660   graph_unit/respawn_timer_reg_not0001
                                                       graph_unit/respawn_timer_reg_not00012
    SLICE_X12Y2.CE       net (fanout=6)        1.546   graph_unit/respawn_timer_reg_not0001
    SLICE_X12Y2.CLK      Tceck                 0.483   graph_unit/respawn_timer_reg<6>
                                                       graph_unit/respawn_timer_reg_6
    -------------------------------------------------  ---------------------------
    Total                                     17.513ns (8.076ns logic, 9.437ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.928ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_3_1 (FF)
  Destination:          graph_unit/respawn_timer_reg_6 (FF)
  Requirement:          40.000ns
  Data Path Delay:      17.072ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_3_1 to graph_unit/respawn_timer_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y15.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg_3_1
                                                       vga_sync_unit/v_count_reg_3_1
    SLICE_X9Y43.G2       net (fanout=11)       3.339   vga_sync_unit/v_count_reg_3_1
    SLICE_X9Y43.Y        Tilo                  0.612   graph_unit/rom_addr_alien_boss<2>
                                                       graph_unit/Msub_rom_addr_alien_boss_cy<1>11
    SLICE_X8Y43.G1       net (fanout=4)        0.143   graph_unit/Msub_rom_addr_alien_boss_cy<1>
    SLICE_X8Y43.Y        Tilo                  0.660   N177
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<3>11
    SLICE_X6Y42.BX       net (fanout=13)       0.955   graph_unit/rom_addr_alien_boss<3>
    SLICE_X6Y42.X        Tbxx                  0.699   graph_unit/rom_data_alien_boss<9>
                                                       graph_unit/rom_data_alien_boss<9>
    SLICE_X7Y42.G3       net (fanout=1)        0.329   graph_unit/rom_data_alien_boss<9>
    SLICE_X7Y42.X        Tif5x                 0.890   graph_unit/Mmux_rom_bit_alien_boss_6_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_6_f5_F
                                                       graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X6Y40.G2       net (fanout=1)        0.346   graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X6Y40.Y        Tilo                  0.660   graph_unit/rd_alien_boss_on
                                                       graph_unit/Mmux_rom_bit_alien_boss_3
    SLICE_X6Y40.F4       net (fanout=1)        0.020   graph_unit/Mmux_rom_bit_alien_boss_3/O
    SLICE_X6Y40.X        Tilo                  0.660   graph_unit/rd_alien_boss_on
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X20Y20.G1      net (fanout=16)       2.065   graph_unit/rd_alien_boss_on
    SLICE_X20Y20.Y       Tilo                  0.660   graph_unit/respawn_timer_reg_not0001143
                                                       graph_unit/respawn_timer_reg_not0001143_SW1
    SLICE_X20Y20.F4      net (fanout=1)        0.020   graph_unit/respawn_timer_reg_not0001143_SW1/O
    SLICE_X20Y20.X       Tilo                  0.660   graph_unit/respawn_timer_reg_not0001143
                                                       graph_unit/respawn_timer_reg_not0001143
    SLICE_X18Y20.G2      net (fanout=1)        0.377   graph_unit/respawn_timer_reg_not0001143
    SLICE_X18Y20.Y       Tilo                  0.660   graph_unit/respawn_timer_reg_not0001
                                                       graph_unit/respawn_timer_reg_not0001158
    SLICE_X18Y20.F4      net (fanout=13)       0.061   graph_unit/N51
    SLICE_X18Y20.X       Tilo                  0.660   graph_unit/respawn_timer_reg_not0001
                                                       graph_unit/respawn_timer_reg_not00012
    SLICE_X12Y2.CE       net (fanout=6)        1.546   graph_unit/respawn_timer_reg_not0001
    SLICE_X12Y2.CLK      Tceck                 0.483   graph_unit/respawn_timer_reg<6>
                                                       graph_unit/respawn_timer_reg_6
    -------------------------------------------------  ---------------------------
    Total                                     17.072ns (7.871ns logic, 9.201ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------

Paths for end point graph_unit/respawn_timer_reg_5 (SLICE_X12Y3.CE), 7685 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.284ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_3_1 (FF)
  Destination:          graph_unit/respawn_timer_reg_5 (FF)
  Requirement:          40.000ns
  Data Path Delay:      17.716ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_3_1 to graph_unit/respawn_timer_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y15.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg_3_1
                                                       vga_sync_unit/v_count_reg_3_1
    SLICE_X9Y43.G2       net (fanout=11)       3.339   vga_sync_unit/v_count_reg_3_1
    SLICE_X9Y43.Y        Tilo                  0.612   graph_unit/rom_addr_alien_boss<2>
                                                       graph_unit/Msub_rom_addr_alien_boss_cy<1>11
    SLICE_X10Y43.F1      net (fanout=4)        0.834   graph_unit/Msub_rom_addr_alien_boss_cy<1>
    SLICE_X10Y43.X       Tilo                  0.660   N179
                                                       graph_unit/rom_data_alien_boss<11>_SW0
    SLICE_X8Y42.G1       net (fanout=1)        0.631   N179
    SLICE_X8Y42.X        Tif5x                 1.000   graph_unit/rom_data_alien_boss<11>
                                                       graph_unit/rom_data_alien_boss<11>_F
                                                       graph_unit/rom_data_alien_boss<11>
    SLICE_X7Y42.F3       net (fanout=1)        0.305   graph_unit/rom_data_alien_boss<11>
    SLICE_X7Y42.X        Tif5x                 0.890   graph_unit/Mmux_rom_bit_alien_boss_6_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_6_f5_G
                                                       graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X6Y40.G2       net (fanout=1)        0.346   graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X6Y40.Y        Tilo                  0.660   graph_unit/rd_alien_boss_on
                                                       graph_unit/Mmux_rom_bit_alien_boss_3
    SLICE_X6Y40.F4       net (fanout=1)        0.020   graph_unit/Mmux_rom_bit_alien_boss_3/O
    SLICE_X6Y40.X        Tilo                  0.660   graph_unit/rd_alien_boss_on
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X20Y20.G1      net (fanout=16)       2.065   graph_unit/rd_alien_boss_on
    SLICE_X20Y20.Y       Tilo                  0.660   graph_unit/respawn_timer_reg_not0001143
                                                       graph_unit/respawn_timer_reg_not0001143_SW1
    SLICE_X20Y20.F4      net (fanout=1)        0.020   graph_unit/respawn_timer_reg_not0001143_SW1/O
    SLICE_X20Y20.X       Tilo                  0.660   graph_unit/respawn_timer_reg_not0001143
                                                       graph_unit/respawn_timer_reg_not0001143
    SLICE_X18Y20.G2      net (fanout=1)        0.377   graph_unit/respawn_timer_reg_not0001143
    SLICE_X18Y20.Y       Tilo                  0.660   graph_unit/respawn_timer_reg_not0001
                                                       graph_unit/respawn_timer_reg_not0001158
    SLICE_X18Y20.F4      net (fanout=13)       0.061   graph_unit/N51
    SLICE_X18Y20.X       Tilo                  0.660   graph_unit/respawn_timer_reg_not0001
                                                       graph_unit/respawn_timer_reg_not00012
    SLICE_X12Y3.CE       net (fanout=6)        1.546   graph_unit/respawn_timer_reg_not0001
    SLICE_X12Y3.CLK      Tceck                 0.483   graph_unit/respawn_timer_reg<5>
                                                       graph_unit/respawn_timer_reg_5
    -------------------------------------------------  ---------------------------
    Total                                     17.716ns (8.172ns logic, 9.544ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.487ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_3_1 (FF)
  Destination:          graph_unit/respawn_timer_reg_5 (FF)
  Requirement:          40.000ns
  Data Path Delay:      17.513ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_3_1 to graph_unit/respawn_timer_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y15.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg_3_1
                                                       vga_sync_unit/v_count_reg_3_1
    SLICE_X9Y43.G2       net (fanout=11)       3.339   vga_sync_unit/v_count_reg_3_1
    SLICE_X9Y43.Y        Tilo                  0.612   graph_unit/rom_addr_alien_boss<2>
                                                       graph_unit/Msub_rom_addr_alien_boss_cy<1>11
    SLICE_X10Y43.F1      net (fanout=4)        0.834   graph_unit/Msub_rom_addr_alien_boss_cy<1>
    SLICE_X10Y43.X       Tilo                  0.660   N179
                                                       graph_unit/rom_data_alien_boss<11>_SW0
    SLICE_X8Y42.G1       net (fanout=1)        0.631   N179
    SLICE_X8Y42.X        Tif5x                 1.000   graph_unit/rom_data_alien_boss<11>
                                                       graph_unit/rom_data_alien_boss<11>_F
                                                       graph_unit/rom_data_alien_boss<11>
    SLICE_X7Y42.F3       net (fanout=1)        0.305   graph_unit/rom_data_alien_boss<11>
    SLICE_X7Y42.X        Tif5x                 0.890   graph_unit/Mmux_rom_bit_alien_boss_6_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_6_f5_G
                                                       graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X6Y40.G2       net (fanout=1)        0.346   graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X6Y40.Y        Tilo                  0.660   graph_unit/rd_alien_boss_on
                                                       graph_unit/Mmux_rom_bit_alien_boss_3
    SLICE_X6Y40.F4       net (fanout=1)        0.020   graph_unit/Mmux_rom_bit_alien_boss_3/O
    SLICE_X6Y40.X        Tilo                  0.660   graph_unit/rd_alien_boss_on
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X21Y20.G4      net (fanout=16)       1.979   graph_unit/rd_alien_boss_on
    SLICE_X21Y20.Y       Tilo                  0.612   graph_unit/respawn_timer_reg_not0001121
                                                       graph_unit/alien_boss_alive_reg_mux00001_SW0
    SLICE_X21Y20.F3      net (fanout=1)        0.020   graph_unit/alien_boss_alive_reg_mux00001_SW0/O
    SLICE_X21Y20.X       Tilo                  0.612   graph_unit/respawn_timer_reg_not0001121
                                                       graph_unit/respawn_timer_reg_not0001121
    SLICE_X18Y20.G4      net (fanout=1)        0.356   graph_unit/respawn_timer_reg_not0001121
    SLICE_X18Y20.Y       Tilo                  0.660   graph_unit/respawn_timer_reg_not0001
                                                       graph_unit/respawn_timer_reg_not0001158
    SLICE_X18Y20.F4      net (fanout=13)       0.061   graph_unit/N51
    SLICE_X18Y20.X       Tilo                  0.660   graph_unit/respawn_timer_reg_not0001
                                                       graph_unit/respawn_timer_reg_not00012
    SLICE_X12Y3.CE       net (fanout=6)        1.546   graph_unit/respawn_timer_reg_not0001
    SLICE_X12Y3.CLK      Tceck                 0.483   graph_unit/respawn_timer_reg<5>
                                                       graph_unit/respawn_timer_reg_5
    -------------------------------------------------  ---------------------------
    Total                                     17.513ns (8.076ns logic, 9.437ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.928ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_3_1 (FF)
  Destination:          graph_unit/respawn_timer_reg_5 (FF)
  Requirement:          40.000ns
  Data Path Delay:      17.072ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_3_1 to graph_unit/respawn_timer_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y15.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg_3_1
                                                       vga_sync_unit/v_count_reg_3_1
    SLICE_X9Y43.G2       net (fanout=11)       3.339   vga_sync_unit/v_count_reg_3_1
    SLICE_X9Y43.Y        Tilo                  0.612   graph_unit/rom_addr_alien_boss<2>
                                                       graph_unit/Msub_rom_addr_alien_boss_cy<1>11
    SLICE_X8Y43.G1       net (fanout=4)        0.143   graph_unit/Msub_rom_addr_alien_boss_cy<1>
    SLICE_X8Y43.Y        Tilo                  0.660   N177
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<3>11
    SLICE_X6Y42.BX       net (fanout=13)       0.955   graph_unit/rom_addr_alien_boss<3>
    SLICE_X6Y42.X        Tbxx                  0.699   graph_unit/rom_data_alien_boss<9>
                                                       graph_unit/rom_data_alien_boss<9>
    SLICE_X7Y42.G3       net (fanout=1)        0.329   graph_unit/rom_data_alien_boss<9>
    SLICE_X7Y42.X        Tif5x                 0.890   graph_unit/Mmux_rom_bit_alien_boss_6_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_6_f5_F
                                                       graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X6Y40.G2       net (fanout=1)        0.346   graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X6Y40.Y        Tilo                  0.660   graph_unit/rd_alien_boss_on
                                                       graph_unit/Mmux_rom_bit_alien_boss_3
    SLICE_X6Y40.F4       net (fanout=1)        0.020   graph_unit/Mmux_rom_bit_alien_boss_3/O
    SLICE_X6Y40.X        Tilo                  0.660   graph_unit/rd_alien_boss_on
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X20Y20.G1      net (fanout=16)       2.065   graph_unit/rd_alien_boss_on
    SLICE_X20Y20.Y       Tilo                  0.660   graph_unit/respawn_timer_reg_not0001143
                                                       graph_unit/respawn_timer_reg_not0001143_SW1
    SLICE_X20Y20.F4      net (fanout=1)        0.020   graph_unit/respawn_timer_reg_not0001143_SW1/O
    SLICE_X20Y20.X       Tilo                  0.660   graph_unit/respawn_timer_reg_not0001143
                                                       graph_unit/respawn_timer_reg_not0001143
    SLICE_X18Y20.G2      net (fanout=1)        0.377   graph_unit/respawn_timer_reg_not0001143
    SLICE_X18Y20.Y       Tilo                  0.660   graph_unit/respawn_timer_reg_not0001
                                                       graph_unit/respawn_timer_reg_not0001158
    SLICE_X18Y20.F4      net (fanout=13)       0.061   graph_unit/N51
    SLICE_X18Y20.X       Tilo                  0.660   graph_unit/respawn_timer_reg_not0001
                                                       graph_unit/respawn_timer_reg_not00012
    SLICE_X12Y3.CE       net (fanout=6)        1.546   graph_unit/respawn_timer_reg_not0001
    SLICE_X12Y3.CLK      Tceck                 0.483   graph_unit/respawn_timer_reg<5>
                                                       graph_unit/respawn_timer_reg_5
    -------------------------------------------------  ---------------------------
    Total                                     17.072ns (7.871ns logic, 9.201ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------

Paths for end point graph_unit/alien_2_alive_reg (SLICE_X20Y19.CE), 9711 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.631ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_3_1 (FF)
  Destination:          graph_unit/alien_2_alive_reg (FF)
  Requirement:          40.000ns
  Data Path Delay:      17.368ns (Levels of Logic = 10)
  Clock Path Skew:      -0.001ns (0.020 - 0.021)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_3_1 to graph_unit/alien_2_alive_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y15.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg_3_1
                                                       vga_sync_unit/v_count_reg_3_1
    SLICE_X9Y43.G2       net (fanout=11)       3.339   vga_sync_unit/v_count_reg_3_1
    SLICE_X9Y43.Y        Tilo                  0.612   graph_unit/rom_addr_alien_boss<2>
                                                       graph_unit/Msub_rom_addr_alien_boss_cy<1>11
    SLICE_X10Y43.F1      net (fanout=4)        0.834   graph_unit/Msub_rom_addr_alien_boss_cy<1>
    SLICE_X10Y43.X       Tilo                  0.660   N179
                                                       graph_unit/rom_data_alien_boss<11>_SW0
    SLICE_X8Y42.G1       net (fanout=1)        0.631   N179
    SLICE_X8Y42.X        Tif5x                 1.000   graph_unit/rom_data_alien_boss<11>
                                                       graph_unit/rom_data_alien_boss<11>_F
                                                       graph_unit/rom_data_alien_boss<11>
    SLICE_X7Y42.F3       net (fanout=1)        0.305   graph_unit/rom_data_alien_boss<11>
    SLICE_X7Y42.X        Tif5x                 0.890   graph_unit/Mmux_rom_bit_alien_boss_6_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_6_f5_G
                                                       graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X6Y40.G2       net (fanout=1)        0.346   graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X6Y40.Y        Tilo                  0.660   graph_unit/rd_alien_boss_on
                                                       graph_unit/Mmux_rom_bit_alien_boss_3
    SLICE_X6Y40.F4       net (fanout=1)        0.020   graph_unit/Mmux_rom_bit_alien_boss_3/O
    SLICE_X6Y40.X        Tilo                  0.660   graph_unit/rd_alien_boss_on
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X20Y20.G1      net (fanout=16)       2.065   graph_unit/rd_alien_boss_on
    SLICE_X20Y20.Y       Tilo                  0.660   graph_unit/respawn_timer_reg_not0001143
                                                       graph_unit/respawn_timer_reg_not0001143_SW1
    SLICE_X20Y20.F4      net (fanout=1)        0.020   graph_unit/respawn_timer_reg_not0001143_SW1/O
    SLICE_X20Y20.X       Tilo                  0.660   graph_unit/respawn_timer_reg_not0001143
                                                       graph_unit/respawn_timer_reg_not0001143
    SLICE_X18Y20.G2      net (fanout=1)        0.377   graph_unit/respawn_timer_reg_not0001143
    SLICE_X18Y20.Y       Tilo                  0.660   graph_unit/respawn_timer_reg_not0001
                                                       graph_unit/respawn_timer_reg_not0001158
    SLICE_X18Y22.F4      net (fanout=13)       0.516   graph_unit/N51
    SLICE_X18Y22.X       Tilo                  0.660   graph_unit/alien_2_alive_reg_not0001
                                                       graph_unit/alien_2_alive_reg_not00011
    SLICE_X20Y19.CE      net (fanout=1)        0.743   graph_unit/alien_2_alive_reg_not0001
    SLICE_X20Y19.CLK     Tceck                 0.483   graph_unit/alien_2_alive_reg
                                                       graph_unit/alien_2_alive_reg
    -------------------------------------------------  ---------------------------
    Total                                     17.368ns (8.172ns logic, 9.196ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.834ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_3_1 (FF)
  Destination:          graph_unit/alien_2_alive_reg (FF)
  Requirement:          40.000ns
  Data Path Delay:      17.165ns (Levels of Logic = 10)
  Clock Path Skew:      -0.001ns (0.020 - 0.021)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_3_1 to graph_unit/alien_2_alive_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y15.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg_3_1
                                                       vga_sync_unit/v_count_reg_3_1
    SLICE_X9Y43.G2       net (fanout=11)       3.339   vga_sync_unit/v_count_reg_3_1
    SLICE_X9Y43.Y        Tilo                  0.612   graph_unit/rom_addr_alien_boss<2>
                                                       graph_unit/Msub_rom_addr_alien_boss_cy<1>11
    SLICE_X10Y43.F1      net (fanout=4)        0.834   graph_unit/Msub_rom_addr_alien_boss_cy<1>
    SLICE_X10Y43.X       Tilo                  0.660   N179
                                                       graph_unit/rom_data_alien_boss<11>_SW0
    SLICE_X8Y42.G1       net (fanout=1)        0.631   N179
    SLICE_X8Y42.X        Tif5x                 1.000   graph_unit/rom_data_alien_boss<11>
                                                       graph_unit/rom_data_alien_boss<11>_F
                                                       graph_unit/rom_data_alien_boss<11>
    SLICE_X7Y42.F3       net (fanout=1)        0.305   graph_unit/rom_data_alien_boss<11>
    SLICE_X7Y42.X        Tif5x                 0.890   graph_unit/Mmux_rom_bit_alien_boss_6_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_6_f5_G
                                                       graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X6Y40.G2       net (fanout=1)        0.346   graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X6Y40.Y        Tilo                  0.660   graph_unit/rd_alien_boss_on
                                                       graph_unit/Mmux_rom_bit_alien_boss_3
    SLICE_X6Y40.F4       net (fanout=1)        0.020   graph_unit/Mmux_rom_bit_alien_boss_3/O
    SLICE_X6Y40.X        Tilo                  0.660   graph_unit/rd_alien_boss_on
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X21Y20.G4      net (fanout=16)       1.979   graph_unit/rd_alien_boss_on
    SLICE_X21Y20.Y       Tilo                  0.612   graph_unit/respawn_timer_reg_not0001121
                                                       graph_unit/alien_boss_alive_reg_mux00001_SW0
    SLICE_X21Y20.F3      net (fanout=1)        0.020   graph_unit/alien_boss_alive_reg_mux00001_SW0/O
    SLICE_X21Y20.X       Tilo                  0.612   graph_unit/respawn_timer_reg_not0001121
                                                       graph_unit/respawn_timer_reg_not0001121
    SLICE_X18Y20.G4      net (fanout=1)        0.356   graph_unit/respawn_timer_reg_not0001121
    SLICE_X18Y20.Y       Tilo                  0.660   graph_unit/respawn_timer_reg_not0001
                                                       graph_unit/respawn_timer_reg_not0001158
    SLICE_X18Y22.F4      net (fanout=13)       0.516   graph_unit/N51
    SLICE_X18Y22.X       Tilo                  0.660   graph_unit/alien_2_alive_reg_not0001
                                                       graph_unit/alien_2_alive_reg_not00011
    SLICE_X20Y19.CE      net (fanout=1)        0.743   graph_unit/alien_2_alive_reg_not0001
    SLICE_X20Y19.CLK     Tceck                 0.483   graph_unit/alien_2_alive_reg
                                                       graph_unit/alien_2_alive_reg
    -------------------------------------------------  ---------------------------
    Total                                     17.165ns (8.076ns logic, 9.089ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.275ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_3_1 (FF)
  Destination:          graph_unit/alien_2_alive_reg (FF)
  Requirement:          40.000ns
  Data Path Delay:      16.724ns (Levels of Logic = 10)
  Clock Path Skew:      -0.001ns (0.020 - 0.021)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_3_1 to graph_unit/alien_2_alive_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y15.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg_3_1
                                                       vga_sync_unit/v_count_reg_3_1
    SLICE_X9Y43.G2       net (fanout=11)       3.339   vga_sync_unit/v_count_reg_3_1
    SLICE_X9Y43.Y        Tilo                  0.612   graph_unit/rom_addr_alien_boss<2>
                                                       graph_unit/Msub_rom_addr_alien_boss_cy<1>11
    SLICE_X8Y43.G1       net (fanout=4)        0.143   graph_unit/Msub_rom_addr_alien_boss_cy<1>
    SLICE_X8Y43.Y        Tilo                  0.660   N177
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<3>11
    SLICE_X6Y42.BX       net (fanout=13)       0.955   graph_unit/rom_addr_alien_boss<3>
    SLICE_X6Y42.X        Tbxx                  0.699   graph_unit/rom_data_alien_boss<9>
                                                       graph_unit/rom_data_alien_boss<9>
    SLICE_X7Y42.G3       net (fanout=1)        0.329   graph_unit/rom_data_alien_boss<9>
    SLICE_X7Y42.X        Tif5x                 0.890   graph_unit/Mmux_rom_bit_alien_boss_6_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_6_f5_F
                                                       graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X6Y40.G2       net (fanout=1)        0.346   graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X6Y40.Y        Tilo                  0.660   graph_unit/rd_alien_boss_on
                                                       graph_unit/Mmux_rom_bit_alien_boss_3
    SLICE_X6Y40.F4       net (fanout=1)        0.020   graph_unit/Mmux_rom_bit_alien_boss_3/O
    SLICE_X6Y40.X        Tilo                  0.660   graph_unit/rd_alien_boss_on
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X20Y20.G1      net (fanout=16)       2.065   graph_unit/rd_alien_boss_on
    SLICE_X20Y20.Y       Tilo                  0.660   graph_unit/respawn_timer_reg_not0001143
                                                       graph_unit/respawn_timer_reg_not0001143_SW1
    SLICE_X20Y20.F4      net (fanout=1)        0.020   graph_unit/respawn_timer_reg_not0001143_SW1/O
    SLICE_X20Y20.X       Tilo                  0.660   graph_unit/respawn_timer_reg_not0001143
                                                       graph_unit/respawn_timer_reg_not0001143
    SLICE_X18Y20.G2      net (fanout=1)        0.377   graph_unit/respawn_timer_reg_not0001143
    SLICE_X18Y20.Y       Tilo                  0.660   graph_unit/respawn_timer_reg_not0001
                                                       graph_unit/respawn_timer_reg_not0001158
    SLICE_X18Y22.F4      net (fanout=13)       0.516   graph_unit/N51
    SLICE_X18Y22.X       Tilo                  0.660   graph_unit/alien_2_alive_reg_not0001
                                                       graph_unit/alien_2_alive_reg_not00011
    SLICE_X20Y19.CE      net (fanout=1)        0.743   graph_unit/alien_2_alive_reg_not0001
    SLICE_X20Y19.CLK     Tceck                 0.483   graph_unit/alien_2_alive_reg
                                                       graph_unit/alien_2_alive_reg
    -------------------------------------------------  ---------------------------
    Total                                     16.724ns (7.871ns logic, 8.853ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point keyboard_unit/ps2_code_reg_5 (SLICE_X12Y27.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.833ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_unit/ps2_code_next_5 (FF)
  Destination:          keyboard_unit/ps2_code_reg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.835ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.003 - 0.001)
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: keyboard_unit/ps2_code_next_5 to keyboard_unit/ps2_code_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y29.XQ      Tcko                  0.411   keyboard_unit/ps2_code_next<5>
                                                       keyboard_unit/ps2_code_next_5
    SLICE_X12Y27.BX      net (fanout=1)        0.308   keyboard_unit/ps2_code_next<5>
    SLICE_X12Y27.CLK     Tckdi       (-Th)    -0.116   keyboard_unit/ps2_code_reg<5>
                                                       keyboard_unit/ps2_code_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      0.835ns (0.527ns logic, 0.308ns route)
                                                       (63.1% logic, 36.9% route)

--------------------------------------------------------------------------------

Paths for end point keyboard_unit/ps2_code_reg_7 (SLICE_X12Y36.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.838ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_unit/ps2_code_next_7 (FF)
  Destination:          keyboard_unit/ps2_code_reg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.836ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (0.010 - 0.012)
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: keyboard_unit/ps2_code_next_7 to keyboard_unit/ps2_code_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y38.XQ      Tcko                  0.412   keyboard_unit/ps2_code_next<7>
                                                       keyboard_unit/ps2_code_next_7
    SLICE_X12Y36.BX      net (fanout=1)        0.308   keyboard_unit/ps2_code_next<7>
    SLICE_X12Y36.CLK     Tckdi       (-Th)    -0.116   keyboard_unit/ps2_code_reg<7>
                                                       keyboard_unit/ps2_code_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      0.836ns (0.528ns logic, 0.308ns route)
                                                       (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------

Paths for end point keyboard_unit/ps2_code_reg_1 (SLICE_X8Y40.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.844ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_unit/ps2_code_next_1 (FF)
  Destination:          keyboard_unit/ps2_code_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.844ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: keyboard_unit/ps2_code_next_1 to keyboard_unit/ps2_code_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y41.XQ       Tcko                  0.411   keyboard_unit/ps2_code_next<1>
                                                       keyboard_unit/ps2_code_next_1
    SLICE_X8Y40.BX       net (fanout=1)        0.317   keyboard_unit/ps2_code_next<1>
    SLICE_X8Y40.CLK      Tckdi       (-Th)    -0.116   keyboard_unit/ps2_code_reg<1>
                                                       keyboard_unit/ps2_code_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.844ns (0.527ns logic, 0.317ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: graph_unit/respawn_timer_reg<3>/SR
  Logical resource: graph_unit/respawn_timer_reg_3/SR
  Location pin: SLICE_X14Y15.SR
  Clock network: graph_unit/alien_boss_lives_reg_or0000
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.388ns (Trpw)
  Physical resource: graph_unit/respawn_timer_reg<3>/SR
  Logical resource: graph_unit/respawn_timer_reg_3/SR
  Location pin: SLICE_X14Y15.SR
  Clock network: graph_unit/alien_boss_lives_reg_or0000
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: graph_unit/respawn_timer_reg<6>/SR
  Logical resource: graph_unit/respawn_timer_reg_6/SR
  Location pin: SLICE_X12Y2.SR
  Clock network: graph_unit/alien_boss_lives_reg_or0000
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |   17.716|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 497195 paths, 0 nets, and 5876 connections

Design statistics:
   Minimum period:  17.716ns{1}   (Maximum frequency:  56.446MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jan 24 14:49:25 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 358 MB



