<stg><name>Conv_sysarr_dbbuf</name>


<trans_list>

<trans id="1264" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1265" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1266" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1267" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1268" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1392" from="6" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1393" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1391" from="7" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1273" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1274" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1275" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1276" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1396" from="12" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1397" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1395" from="13" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1281" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1282" from="15" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="cmp57307" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1283" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="cmp57307" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1304" from="15" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1400" from="16" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1401" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1399" from="17" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1288" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1404" from="19" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1405" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1403" from="20" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1293" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1408" from="22" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1409" from="22" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1407" from="23" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1298" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1412" from="25" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1413" from="25" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1411" from="26" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1303" from="27" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1305" from="28" to="63">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1306" from="28" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1307" from="29" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1308" from="29" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1310" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1418" from="31" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1419" from="31" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1415" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1416" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1417" from="34" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1317" from="35" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1319" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1320" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1321" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1322" from="39" to="40">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1376" from="39" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1324" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1325" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1326" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1327" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1328" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1329" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1330" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1331" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1425" from="48" to="53">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1426" from="48" to="49">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1421" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1422" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1423" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1424" from="52" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1339" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1428" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1429" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1430" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1431" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1435" from="58" to="62">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1436" from="58" to="59">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1432" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1433" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1434" from="61" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1375" from="62" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1378" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1379" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1380" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1438" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1439" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1442" from="68" to="71">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln308" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1443" from="68" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln308" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1440" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1441" from="70" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="72" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="64">
<![CDATA[
bb971:9 %bias_l2_0 = alloca i64

]]></Node>
<StgValue><ssdm name="bias_l2_0"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="64">
<![CDATA[
bb971:10 %bias_l2_1 = alloca i64

]]></Node>
<StgValue><ssdm name="bias_l2_1"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="64">
<![CDATA[
bb971:11 %bias_l2_2 = alloca i64

]]></Node>
<StgValue><ssdm name="bias_l2_2"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="64">
<![CDATA[
bb971:12 %bias_l2_3 = alloca i64

]]></Node>
<StgValue><ssdm name="bias_l2_3"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="64">
<![CDATA[
bb971:13 %weight_l2_0 = alloca i64

]]></Node>
<StgValue><ssdm name="weight_l2_0"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="64">
<![CDATA[
bb971:14 %weight_l2_1 = alloca i64

]]></Node>
<StgValue><ssdm name="weight_l2_1"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="64">
<![CDATA[
bb971:15 %weight_l2_2 = alloca i64

]]></Node>
<StgValue><ssdm name="weight_l2_2"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="64">
<![CDATA[
bb971:16 %weight_l2_3 = alloca i64

]]></Node>
<StgValue><ssdm name="weight_l2_3"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="64">
<![CDATA[
bb971:17 %data_l2_0 = alloca i64

]]></Node>
<StgValue><ssdm name="data_l2_0"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="64">
<![CDATA[
bb971:18 %data_l2_1 = alloca i64

]]></Node>
<StgValue><ssdm name="data_l2_1"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="64">
<![CDATA[
bb971:19 %data_l2_2 = alloca i64

]]></Node>
<StgValue><ssdm name="data_l2_2"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="64">
<![CDATA[
bb971:20 %data_l2_3 = alloca i64

]]></Node>
<StgValue><ssdm name="data_l2_3"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="64">
<![CDATA[
bb971:21 %data_l1_0_0 = alloca i64

]]></Node>
<StgValue><ssdm name="data_l1_0_0"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="64">
<![CDATA[
bb971:22 %data_l1_1_0 = alloca i64

]]></Node>
<StgValue><ssdm name="data_l1_1_0"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="64">
<![CDATA[
bb971:23 %data_l1_2_0 = alloca i64

]]></Node>
<StgValue><ssdm name="data_l1_2_0"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="64">
<![CDATA[
bb971:24 %data_l1_3_0 = alloca i64

]]></Node>
<StgValue><ssdm name="data_l1_3_0"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="64">
<![CDATA[
bb971:25 %output_l1_0 = alloca i64

]]></Node>
<StgValue><ssdm name="output_l1_0"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="64">
<![CDATA[
bb971:26 %output_l1_1 = alloca i64

]]></Node>
<StgValue><ssdm name="output_l1_1"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="64">
<![CDATA[
bb971:27 %output_l1_2 = alloca i64

]]></Node>
<StgValue><ssdm name="output_l1_2"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="64">
<![CDATA[
bb971:28 %output_l1_3 = alloca i64

]]></Node>
<StgValue><ssdm name="output_l1_3"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="64">
<![CDATA[
bb971:29 %output_reg_0_0 = alloca i64

]]></Node>
<StgValue><ssdm name="output_reg_0_0"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="64">
<![CDATA[
bb971:30 %output_reg_0_1 = alloca i64

]]></Node>
<StgValue><ssdm name="output_reg_0_1"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="64">
<![CDATA[
bb971:31 %output_reg_0_2 = alloca i64

]]></Node>
<StgValue><ssdm name="output_reg_0_2"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="64">
<![CDATA[
bb971:32 %output_reg_0_3 = alloca i64

]]></Node>
<StgValue><ssdm name="output_reg_0_3"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="64">
<![CDATA[
bb971:33 %output_reg_1_0 = alloca i64

]]></Node>
<StgValue><ssdm name="output_reg_1_0"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="64">
<![CDATA[
bb971:34 %output_reg_1_1 = alloca i64

]]></Node>
<StgValue><ssdm name="output_reg_1_1"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="64">
<![CDATA[
bb971:35 %output_reg_1_2 = alloca i64

]]></Node>
<StgValue><ssdm name="output_reg_1_2"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="64">
<![CDATA[
bb971:36 %output_reg_1_3 = alloca i64

]]></Node>
<StgValue><ssdm name="output_reg_1_3"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="64">
<![CDATA[
bb971:37 %output_reg_2_0 = alloca i64

]]></Node>
<StgValue><ssdm name="output_reg_2_0"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="64">
<![CDATA[
bb971:38 %output_reg_2_1 = alloca i64

]]></Node>
<StgValue><ssdm name="output_reg_2_1"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="64">
<![CDATA[
bb971:39 %output_reg_2_2 = alloca i64

]]></Node>
<StgValue><ssdm name="output_reg_2_2"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="64">
<![CDATA[
bb971:40 %output_reg_2_3 = alloca i64

]]></Node>
<StgValue><ssdm name="output_reg_2_3"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="64">
<![CDATA[
bb971:41 %output_reg_3_0 = alloca i64

]]></Node>
<StgValue><ssdm name="output_reg_3_0"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="64">
<![CDATA[
bb971:42 %output_reg_3_1 = alloca i64

]]></Node>
<StgValue><ssdm name="output_reg_3_1"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="64">
<![CDATA[
bb971:43 %output_reg_3_2 = alloca i64

]]></Node>
<StgValue><ssdm name="output_reg_3_2"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="64">
<![CDATA[
bb971:44 %output_reg_3_3 = alloca i64

]]></Node>
<StgValue><ssdm name="output_reg_3_3"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb971:45 %bias_in_V_read = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %bias_in_V

]]></Node>
<StgValue><ssdm name="bias_in_V_read"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="64">
<![CDATA[
bb971:46 %K = trunc i64 %bias_in_V_read

]]></Node>
<StgValue><ssdm name="K"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="110" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
bb971:48 %bias_in_V_read_1 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %bias_in_V, i64 %bias_in_V_read

]]></Node>
<StgValue><ssdm name="bias_in_V_read_1"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="64">
<![CDATA[
bb971:49 %C = trunc i64 %bias_in_V_read_1

]]></Node>
<StgValue><ssdm name="C"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="112" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
bb971:52 %bias_in_V_read_2 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %bias_in_V, i64 %bias_in_V_read_1

]]></Node>
<StgValue><ssdm name="bias_in_V_read_2"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="64">
<![CDATA[
bb971:53 %WH = trunc i64 %bias_in_V_read_2

]]></Node>
<StgValue><ssdm name="WH"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="114" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
bb971:55 %bias_in_V_read_3 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %bias_in_V, i64 %bias_in_V_read_2

]]></Node>
<StgValue><ssdm name="bias_in_V_read_3"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="64">
<![CDATA[
bb971:56 %WH_in = trunc i64 %bias_in_V_read_3

]]></Node>
<StgValue><ssdm name="WH_in"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="116" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
bb971:0 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_7

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
bb971:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bias_in_V, void @empty_4, i32, i32, void @empty_1, i32, i32, void @empty_1, void @empty_1, void @empty_1, i32, i32, i32, i32, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
bb971:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %bias_in_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
bb971:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weight_in_V, void @empty_4, i32, i32, void @empty_1, i32, i32, void @empty_1, void @empty_1, void @empty_1, i32, i32, i32, i32, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
bb971:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %weight_in_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
bb971:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_in_V, void @empty_4, i32, i32, void @empty_1, i32, i32, void @empty_1, void @empty_1, void @empty_1, i32, i32, i32, i32, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
bb971:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %data_in_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
bb971:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv_out_V, void @empty_4, i32, i32, void @empty_1, i32, i32, void @empty_1, void @empty_1, void @empty_1, i32, i32, i32, i32, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
bb971:8 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %conv_out_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="8">
<![CDATA[
bb971:47 %zext_ln56 = zext i8 %K

]]></Node>
<StgValue><ssdm name="zext_ln56"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="9" op_0_bw="8">
<![CDATA[
bb971:50 %zext_ln59 = zext i8 %C

]]></Node>
<StgValue><ssdm name="zext_ln59"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="8">
<![CDATA[
bb971:51 %zext_ln59_1 = zext i8 %C

]]></Node>
<StgValue><ssdm name="zext_ln59_1"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="8">
<![CDATA[
bb971:54 %zext_ln62 = zext i8 %WH

]]></Node>
<StgValue><ssdm name="zext_ln62"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="8">
<![CDATA[
bb971:57 %zext_ln69 = zext i8 %WH_in

]]></Node>
<StgValue><ssdm name="zext_ln69"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
bb971:58 %bias_in_V_read_4 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %bias_in_V, i64 %bias_in_V_read_3

]]></Node>
<StgValue><ssdm name="bias_in_V_read_4"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="64">
<![CDATA[
bb971:59 %RS = trunc i64 %bias_in_V_read_4

]]></Node>
<StgValue><ssdm name="RS"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="8">
<![CDATA[
bb971:60 %zext_ln74 = zext i8 %RS

]]></Node>
<StgValue><ssdm name="zext_ln74"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
bb971:61 %br_ln78 = br void %bb970

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="134" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb970:0 %k = phi i8 %add_ln78, void %bb970.split63, i8, void %bb971

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
bb970:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb970:2 %icmp_ln78 = icmp_eq  i8 %k, i8 %K

]]></Node>
<StgValue><ssdm name="icmp_ln78"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb970:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb970:4 %add_ln78 = add i8 %k, i8

]]></Node>
<StgValue><ssdm name="add_ln78"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb970:5 %br_ln78 = br i1 %icmp_ln78, void %bb970.split, void %._crit_edge337.loopexit

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="2" op_0_bw="8">
<![CDATA[
bb970.split:3 %trunc_ln80 = trunc i8 %k

]]></Node>
<StgValue><ssdm name="trunc_ln80"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb970.split:4 %lshr_ln = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %k, i32, i32

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
bb970.split:10 %switch_ln80 = switch i2 %trunc_ln80, void %branch3, i2, void %branch0, i2, void %branch1, i2, void %branch2

]]></Node>
<StgValue><ssdm name="switch_ln80"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
bb970.split63:0 %br_ln0 = br void %bb970

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="144" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
bb970.split:0 %specloopname_ln78 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln78"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
bb970.split:1 %bias_in_V_read_5 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %bias_in_V, i64 %bias_in_V_read, i64 %bias_in_V_read_1, i64 %bias_in_V_read_2, i64 %bias_in_V_read_3, i64 %bias_in_V_read_4

]]></Node>
<StgValue><ssdm name="bias_in_V_read_5"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="64">
<![CDATA[
bb970.split:2 %trunc_ln708 = trunc i64 %bias_in_V_read_5

]]></Node>
<StgValue><ssdm name="trunc_ln708"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="6">
<![CDATA[
bb970.split:5 %zext_ln80 = zext i6 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln80"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb970.split:6 %bias_l2_0_addr = getelementptr i8 %bias_l2_0, i64, i64 %zext_ln80

]]></Node>
<StgValue><ssdm name="bias_l2_0_addr"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb970.split:7 %bias_l2_1_addr = getelementptr i8 %bias_l2_1, i64, i64 %zext_ln80

]]></Node>
<StgValue><ssdm name="bias_l2_1_addr"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb970.split:8 %bias_l2_2_addr = getelementptr i8 %bias_l2_2, i64, i64 %zext_ln80

]]></Node>
<StgValue><ssdm name="bias_l2_2_addr"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb970.split:9 %bias_l2_3_addr = getelementptr i8 %bias_l2_3, i64, i64 %zext_ln80

]]></Node>
<StgValue><ssdm name="bias_l2_3_addr"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln80" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch2:0 %store_ln80 = store i8 %trunc_ln708, i9 %bias_l2_2_addr

]]></Node>
<StgValue><ssdm name="store_ln80"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln80" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
branch2:1 %br_ln80 = br void %bb970.split63

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch1:0 %store_ln80 = store i8 %trunc_ln708, i9 %bias_l2_1_addr

]]></Node>
<StgValue><ssdm name="store_ln80"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
branch1:1 %br_ln80 = br void %bb970.split63

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch0:0 %store_ln80 = store i8 %trunc_ln708, i9 %bias_l2_0_addr

]]></Node>
<StgValue><ssdm name="store_ln80"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
branch0:1 %br_ln80 = br void %bb970.split63

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln80" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch3:0 %store_ln80 = store i8 %trunc_ln708, i9 %bias_l2_3_addr

]]></Node>
<StgValue><ssdm name="store_ln80"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln80" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
branch3:1 %br_ln80 = br void %bb970.split63

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="160" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge337.loopexit:0 %tmp = mul i16 %zext_ln59_1, i16 %zext_ln56

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="16">
<![CDATA[
._crit_edge337.loopexit:1 %tmp_cast = zext i16 %tmp

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge337.loopexit:2 %tmp1 = mul i16 %zext_ln74, i16 %zext_ln74

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="16">
<![CDATA[
._crit_edge337.loopexit:3 %tmp1_cast = zext i16 %tmp1

]]></Node>
<StgValue><ssdm name="tmp1_cast"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge337.loopexit:4 %mul42 = mul i32 %tmp1_cast, i32 %tmp_cast

]]></Node>
<StgValue><ssdm name="mul42"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="165" st_id="9" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge337.loopexit:4 %mul42 = mul i32 %tmp1_cast, i32 %tmp_cast

]]></Node>
<StgValue><ssdm name="mul42"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="166" st_id="10" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge337.loopexit:4 %mul42 = mul i32 %tmp1_cast, i32 %tmp_cast

]]></Node>
<StgValue><ssdm name="mul42"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="167" st_id="11" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge337.loopexit:4 %mul42 = mul i32 %tmp1_cast, i32 %tmp_cast

]]></Node>
<StgValue><ssdm name="mul42"/></StgValue>
</operation>

<operation id="168" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge337.loopexit:5 %br_ln82 = br void %bb969

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="169" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
bb969:0 %k_1 = phi i32 %add_ln82, void %bb969.split78, i32, void %._crit_edge337.loopexit

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="170" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
bb969:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="171" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb969:2 %icmp_ln82 = icmp_eq  i32 %k_1, i32 %mul42

]]></Node>
<StgValue><ssdm name="icmp_ln82"/></StgValue>
</operation>

<operation id="172" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb969:3 %add_ln82 = add i32 %k_1, i32

]]></Node>
<StgValue><ssdm name="add_ln82"/></StgValue>
</operation>

<operation id="173" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb969:4 %br_ln82 = br i1 %icmp_ln82, void %bb969.split, void %._crit_edge330.loopexit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="174" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="2" op_0_bw="32">
<![CDATA[
bb969.split:3 %trunc_ln84 = trunc i32 %k_1

]]></Node>
<StgValue><ssdm name="trunc_ln84"/></StgValue>
</operation>

<operation id="175" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="9" op_0_bw="9" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb969.split:4 %lshr_ln1 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %k_1, i32, i32

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>

<operation id="176" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
bb969.split:10 %switch_ln84 = switch i2 %trunc_ln84, void %branch7, i2, void %branch4, i2, void %branch5, i2, void %branch6

]]></Node>
<StgValue><ssdm name="switch_ln84"/></StgValue>
</operation>

<operation id="177" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
bb969.split78:0 %br_ln0 = br void %bb969

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="178" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
bb969.split:0 %specloopname_ln82 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln82"/></StgValue>
</operation>

<operation id="179" st_id="13" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb969.split:1 %weight_in_V_read = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %weight_in_V

]]></Node>
<StgValue><ssdm name="weight_in_V_read"/></StgValue>
</operation>

<operation id="180" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="64">
<![CDATA[
bb969.split:2 %trunc_ln708_1 = trunc i64 %weight_in_V_read

]]></Node>
<StgValue><ssdm name="trunc_ln708_1"/></StgValue>
</operation>

<operation id="181" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="9">
<![CDATA[
bb969.split:5 %zext_ln84 = zext i9 %lshr_ln1

]]></Node>
<StgValue><ssdm name="zext_ln84"/></StgValue>
</operation>

<operation id="182" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb969.split:6 %weight_l2_0_addr = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln84

]]></Node>
<StgValue><ssdm name="weight_l2_0_addr"/></StgValue>
</operation>

<operation id="183" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb969.split:7 %weight_l2_1_addr = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln84

]]></Node>
<StgValue><ssdm name="weight_l2_1_addr"/></StgValue>
</operation>

<operation id="184" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb969.split:8 %weight_l2_2_addr = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln84

]]></Node>
<StgValue><ssdm name="weight_l2_2_addr"/></StgValue>
</operation>

<operation id="185" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb969.split:9 %weight_l2_3_addr = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln84

]]></Node>
<StgValue><ssdm name="weight_l2_3_addr"/></StgValue>
</operation>

<operation id="186" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch6:0 %store_ln84 = store i8 %trunc_ln708_1, i9 %weight_l2_2_addr

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="187" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0">
<![CDATA[
branch6:1 %br_ln84 = br void %bb969.split78

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="188" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch5:0 %store_ln84 = store i8 %trunc_ln708_1, i9 %weight_l2_1_addr

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="189" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
branch5:1 %br_ln84 = br void %bb969.split78

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="190" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch4:0 %store_ln84 = store i8 %trunc_ln708_1, i9 %weight_l2_0_addr

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="191" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
branch4:1 %br_ln84 = br void %bb969.split78

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="192" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch7:0 %store_ln84 = store i8 %trunc_ln708_1, i9 %weight_l2_3_addr

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="193" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
branch7:1 %br_ln84 = br void %bb969.split78

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="194" st_id="14" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge330.loopexit:0 %mul56 = mul i16 %zext_ln69, i16 %zext_ln69

]]></Node>
<StgValue><ssdm name="mul56"/></StgValue>
</operation>

<operation id="195" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge330.loopexit:1 %cmp57307 = icmp_eq  i16 %mul56, i16

]]></Node>
<StgValue><ssdm name="cmp57307"/></StgValue>
</operation>

<operation id="196" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge330.loopexit:2 %trunc_ln1 = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %bias_in_V_read_1, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="197" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="10" op_0_bw="8">
<![CDATA[
._crit_edge330.loopexit:3 %trunc_ln3_cast40 = zext i8 %WH_in

]]></Node>
<StgValue><ssdm name="trunc_ln3_cast40"/></StgValue>
</operation>

<operation id="198" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="10" op_0_bw="16">
<![CDATA[
._crit_edge330.loopexit:4 %empty_38 = trunc i16 %mul56

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="199" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge330.loopexit:5 %br_ln87 = br void

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="200" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %co = phi i6, void %._crit_edge330.loopexit, i6 %add_ln87, void %._crit_edge311.3

]]></Node>
<StgValue><ssdm name="co"/></StgValue>
</operation>

<operation id="201" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %icmp_ln87 = icmp_eq  i6 %co, i6 %trunc_ln1

]]></Node>
<StgValue><ssdm name="icmp_ln87"/></StgValue>
</operation>

<operation id="202" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2 %empty_39 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="203" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3 %add_ln87 = add i6 %co, i6

]]></Node>
<StgValue><ssdm name="add_ln87"/></StgValue>
</operation>

<operation id="204" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln87 = br i1 %icmp_ln87, void %.split37, void %._crit_edge323.loopexit

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="205" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split37:0 %specloopname_ln87 = specloopname void @_ssdm_op_SpecLoopName, void @empty

]]></Node>
<StgValue><ssdm name="specloopname_ln87"/></StgValue>
</operation>

<operation id="206" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="10" op_0_bw="6">
<![CDATA[
.split37:1 %co_cast = zext i6 %co

]]></Node>
<StgValue><ssdm name="co_cast"/></StgValue>
</operation>

<operation id="207" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split37:2 %br_ln90 = br i1 %cmp57307, void %.lr.ph310, void %._crit_edge311.3

]]></Node>
<StgValue><ssdm name="br_ln90"/></StgValue>
</operation>

<operation id="208" st_id="15" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="cmp57307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.lr.ph310:0 %mul_ln90 = mul i10 %co_cast, i10 %empty_38

]]></Node>
<StgValue><ssdm name="mul_ln90"/></StgValue>
</operation>

<operation id="209" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="cmp57307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph310:1 %br_ln90 = br void %bb968

]]></Node>
<StgValue><ssdm name="br_ln90"/></StgValue>
</operation>

<operation id="210" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge323.loopexit:0 %output_reg_3_2_1 = alloca i32

]]></Node>
<StgValue><ssdm name="output_reg_3_2_1"/></StgValue>
</operation>

<operation id="211" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge323.loopexit:1 %output_reg_3_1_1 = alloca i32

]]></Node>
<StgValue><ssdm name="output_reg_3_1_1"/></StgValue>
</operation>

<operation id="212" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge323.loopexit:2 %output_reg_3_0_1 = alloca i32

]]></Node>
<StgValue><ssdm name="output_reg_3_0_1"/></StgValue>
</operation>

<operation id="213" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge323.loopexit:3 %output_reg_2_2_1 = alloca i32

]]></Node>
<StgValue><ssdm name="output_reg_2_2_1"/></StgValue>
</operation>

<operation id="214" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge323.loopexit:4 %output_reg_2_1_1 = alloca i32

]]></Node>
<StgValue><ssdm name="output_reg_2_1_1"/></StgValue>
</operation>

<operation id="215" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge323.loopexit:5 %output_reg_2_0_1 = alloca i32

]]></Node>
<StgValue><ssdm name="output_reg_2_0_1"/></StgValue>
</operation>

<operation id="216" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge323.loopexit:6 %output_reg_1_2_1 = alloca i32

]]></Node>
<StgValue><ssdm name="output_reg_1_2_1"/></StgValue>
</operation>

<operation id="217" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge323.loopexit:7 %output_reg_1_1_1 = alloca i32

]]></Node>
<StgValue><ssdm name="output_reg_1_1_1"/></StgValue>
</operation>

<operation id="218" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge323.loopexit:8 %output_reg_1_0_1 = alloca i32

]]></Node>
<StgValue><ssdm name="output_reg_1_0_1"/></StgValue>
</operation>

<operation id="219" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge323.loopexit:9 %output_reg_0_2_1 = alloca i32

]]></Node>
<StgValue><ssdm name="output_reg_0_2_1"/></StgValue>
</operation>

<operation id="220" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge323.loopexit:10 %output_reg_0_1_1 = alloca i32

]]></Node>
<StgValue><ssdm name="output_reg_0_1_1"/></StgValue>
</operation>

<operation id="221" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge323.loopexit:11 %output_reg_0_0_1 = alloca i32

]]></Node>
<StgValue><ssdm name="output_reg_0_0_1"/></StgValue>
</operation>

<operation id="222" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge323.loopexit:12 %arrayidx2234_promoted711 = alloca i32

]]></Node>
<StgValue><ssdm name="arrayidx2234_promoted711"/></StgValue>
</operation>

<operation id="223" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge323.loopexit:13 %arrayidx2234_1364_promoted718 = alloca i32

]]></Node>
<StgValue><ssdm name="arrayidx2234_1364_promoted718"/></StgValue>
</operation>

<operation id="224" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge323.loopexit:14 %arrayidx2234_2376_promoted725 = alloca i32

]]></Node>
<StgValue><ssdm name="arrayidx2234_2376_promoted725"/></StgValue>
</operation>

<operation id="225" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge323.loopexit:15 %arrayidx2234_3388_promoted732 = alloca i32

]]></Node>
<StgValue><ssdm name="arrayidx2234_3388_promoted732"/></StgValue>
</operation>

<operation id="226" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge323.loopexit:16 %arrayidx2234_1_promoted739 = alloca i32

]]></Node>
<StgValue><ssdm name="arrayidx2234_1_promoted739"/></StgValue>
</operation>

<operation id="227" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge323.loopexit:17 %arrayidx2234_1_1_promoted746 = alloca i32

]]></Node>
<StgValue><ssdm name="arrayidx2234_1_1_promoted746"/></StgValue>
</operation>

<operation id="228" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge323.loopexit:18 %arrayidx2234_1_2_promoted753 = alloca i32

]]></Node>
<StgValue><ssdm name="arrayidx2234_1_2_promoted753"/></StgValue>
</operation>

<operation id="229" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge323.loopexit:19 %arrayidx2234_1_3_promoted760 = alloca i32

]]></Node>
<StgValue><ssdm name="arrayidx2234_1_3_promoted760"/></StgValue>
</operation>

<operation id="230" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge323.loopexit:20 %arrayidx2234_2_promoted767 = alloca i32

]]></Node>
<StgValue><ssdm name="arrayidx2234_2_promoted767"/></StgValue>
</operation>

<operation id="231" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge323.loopexit:21 %arrayidx2234_2_1_promoted774 = alloca i32

]]></Node>
<StgValue><ssdm name="arrayidx2234_2_1_promoted774"/></StgValue>
</operation>

<operation id="232" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge323.loopexit:22 %arrayidx2234_2_2_promoted781 = alloca i32

]]></Node>
<StgValue><ssdm name="arrayidx2234_2_2_promoted781"/></StgValue>
</operation>

<operation id="233" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge323.loopexit:23 %arrayidx2234_2_3_promoted788 = alloca i32

]]></Node>
<StgValue><ssdm name="arrayidx2234_2_3_promoted788"/></StgValue>
</operation>

<operation id="234" st_id="15" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge323.loopexit:24 %mul163 = mul i16 %zext_ln62, i16 %zext_ln62

]]></Node>
<StgValue><ssdm name="mul163"/></StgValue>
</operation>

<operation id="235" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge323.loopexit:25 %mul163_cast53 = zext i16 %mul163

]]></Node>
<StgValue><ssdm name="mul163_cast53"/></StgValue>
</operation>

<operation id="236" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge323.loopexit:26 %tmp2 = add i9, i9 %zext_ln59

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="237" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="16" op_0_bw="9">
<![CDATA[
._crit_edge323.loopexit:27 %tmp2_cast = zext i9 %tmp2

]]></Node>
<StgValue><ssdm name="tmp2_cast"/></StgValue>
</operation>

<operation id="238" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge323.loopexit:28 %input_rows = add i16 %tmp2_cast, i16 %mul163

]]></Node>
<StgValue><ssdm name="input_rows"/></StgValue>
</operation>

<operation id="239" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="11" op_0_bw="8">
<![CDATA[
._crit_edge323.loopexit:29 %trunc_ln4_cast18 = zext i8 %RS

]]></Node>
<StgValue><ssdm name="trunc_ln4_cast18"/></StgValue>
</operation>

<operation id="240" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge323.loopexit:30 %div73_cast = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %bias_in_V_read, i32, i32

]]></Node>
<StgValue><ssdm name="div73_cast"/></StgValue>
</operation>

<operation id="241" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="11" op_0_bw="8">
<![CDATA[
._crit_edge323.loopexit:31 %C_cast = zext i8 %C

]]></Node>
<StgValue><ssdm name="C_cast"/></StgValue>
</operation>

<operation id="242" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge323.loopexit:32 %WH_cast = zext i8 %WH

]]></Node>
<StgValue><ssdm name="WH_cast"/></StgValue>
</operation>

<operation id="243" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="11" op_0_bw="16">
<![CDATA[
._crit_edge323.loopexit:33 %empty_42 = trunc i16 %tmp1

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="244" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="12" op_0_bw="6">
<![CDATA[
._crit_edge323.loopexit:34 %cast76 = zext i6 %div73_cast

]]></Node>
<StgValue><ssdm name="cast76"/></StgValue>
</operation>

<operation id="245" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="12" op_0_bw="6">
<![CDATA[
._crit_edge323.loopexit:35 %cast77 = zext i6 %trunc_ln1

]]></Node>
<StgValue><ssdm name="cast77"/></StgValue>
</operation>

<operation id="246" st_id="15" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge323.loopexit:36 %bound78 = mul i12 %cast77, i12 %cast76

]]></Node>
<StgValue><ssdm name="bound78"/></StgValue>
</operation>

<operation id="247" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="9" op_0_bw="16">
<![CDATA[
._crit_edge323.loopexit:37 %empty_43 = trunc i16 %mul163

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="248" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge323.loopexit:38 %br_ln98 = br void

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="249" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
bb968:0 %wh = phi i16 %add_ln90, void %bb968.split, i16, void %.lr.ph310

]]></Node>
<StgValue><ssdm name="wh"/></StgValue>
</operation>

<operation id="250" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
bb968:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="251" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb968:2 %icmp_ln90 = icmp_eq  i16 %wh, i16 %mul56

]]></Node>
<StgValue><ssdm name="icmp_ln90"/></StgValue>
</operation>

<operation id="252" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb968:3 %empty_40 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="253" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb968:4 %add_ln90 = add i16 %wh, i16

]]></Node>
<StgValue><ssdm name="add_ln90"/></StgValue>
</operation>

<operation id="254" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb968:5 %br_ln90 = br i1 %icmp_ln90, void %bb968.split, void %bb967.preheader

]]></Node>
<StgValue><ssdm name="br_ln90"/></StgValue>
</operation>

<operation id="255" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="10" op_0_bw="16">
<![CDATA[
bb968.split:0 %empty_41 = trunc i16 %wh

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="256" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
bb968.split:1 %specloopname_ln90 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln90"/></StgValue>
</operation>

<operation id="257" st_id="17" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb968.split:2 %data_in_V_read = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %data_in_V

]]></Node>
<StgValue><ssdm name="data_in_V_read"/></StgValue>
</operation>

<operation id="258" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="64">
<![CDATA[
bb968.split:3 %trunc_ln708_2 = trunc i64 %data_in_V_read

]]></Node>
<StgValue><ssdm name="trunc_ln708_2"/></StgValue>
</operation>

<operation id="259" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
bb968.split:4 %add_ln93 = add i10 %empty_41, i10 %mul_ln90

]]></Node>
<StgValue><ssdm name="add_ln93"/></StgValue>
</operation>

<operation id="260" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="10">
<![CDATA[
bb968.split:5 %zext_ln93 = zext i10 %add_ln93

]]></Node>
<StgValue><ssdm name="zext_ln93"/></StgValue>
</operation>

<operation id="261" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb968.split:6 %data_l2_0_addr = getelementptr i8 %data_l2_0, i64, i64 %zext_ln93

]]></Node>
<StgValue><ssdm name="data_l2_0_addr"/></StgValue>
</operation>

<operation id="262" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
bb968.split:7 %store_ln93 = store i8 %trunc_ln708_2, i10 %data_l2_0_addr

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="263" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0">
<![CDATA[
bb968.split:8 %br_ln0 = br void %bb968

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="264" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0">
<![CDATA[
bb967.preheader:0 %br_ln0 = br void %bb967

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="265" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
bb967:0 %wh_1 = phi i16 %add_ln90_1, void %bb967.split, i16, void %bb967.preheader

]]></Node>
<StgValue><ssdm name="wh_1"/></StgValue>
</operation>

<operation id="266" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
bb967:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="267" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb967:2 %icmp_ln90_1 = icmp_eq  i16 %wh_1, i16 %mul56

]]></Node>
<StgValue><ssdm name="icmp_ln90_1"/></StgValue>
</operation>

<operation id="268" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb967:3 %empty_59 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="269" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb967:4 %add_ln90_1 = add i16 %wh_1, i16

]]></Node>
<StgValue><ssdm name="add_ln90_1"/></StgValue>
</operation>

<operation id="270" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb967:5 %br_ln90 = br i1 %icmp_ln90_1, void %bb967.split, void %bb966.preheader

]]></Node>
<StgValue><ssdm name="br_ln90"/></StgValue>
</operation>

<operation id="271" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="10" op_0_bw="16">
<![CDATA[
bb967.split:0 %empty_60 = trunc i16 %wh_1

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="272" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
bb967.split:1 %specloopname_ln90 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln90"/></StgValue>
</operation>

<operation id="273" st_id="20" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb967.split:2 %data_in_V_read_1 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %data_in_V

]]></Node>
<StgValue><ssdm name="data_in_V_read_1"/></StgValue>
</operation>

<operation id="274" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="64">
<![CDATA[
bb967.split:3 %trunc_ln708_3 = trunc i64 %data_in_V_read_1

]]></Node>
<StgValue><ssdm name="trunc_ln708_3"/></StgValue>
</operation>

<operation id="275" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
bb967.split:4 %add_ln93_1 = add i10 %empty_60, i10 %mul_ln90

]]></Node>
<StgValue><ssdm name="add_ln93_1"/></StgValue>
</operation>

<operation id="276" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="10">
<![CDATA[
bb967.split:5 %zext_ln93_1 = zext i10 %add_ln93_1

]]></Node>
<StgValue><ssdm name="zext_ln93_1"/></StgValue>
</operation>

<operation id="277" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb967.split:6 %data_l2_1_addr = getelementptr i8 %data_l2_1, i64, i64 %zext_ln93_1

]]></Node>
<StgValue><ssdm name="data_l2_1_addr"/></StgValue>
</operation>

<operation id="278" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
bb967.split:7 %store_ln93 = store i8 %trunc_ln708_3, i10 %data_l2_1_addr

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="279" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0">
<![CDATA[
bb967.split:8 %br_ln0 = br void %bb967

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="280" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0">
<![CDATA[
bb966.preheader:0 %br_ln0 = br void %bb966

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="281" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
bb966:0 %wh_2 = phi i16 %add_ln90_2, void %bb966.split, i16, void %bb966.preheader

]]></Node>
<StgValue><ssdm name="wh_2"/></StgValue>
</operation>

<operation id="282" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
bb966:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="283" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb966:2 %icmp_ln90_2 = icmp_eq  i16 %wh_2, i16 %mul56

]]></Node>
<StgValue><ssdm name="icmp_ln90_2"/></StgValue>
</operation>

<operation id="284" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb966:3 %empty_61 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="285" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb966:4 %add_ln90_2 = add i16 %wh_2, i16

]]></Node>
<StgValue><ssdm name="add_ln90_2"/></StgValue>
</operation>

<operation id="286" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb966:5 %br_ln90 = br i1 %icmp_ln90_2, void %bb966.split, void %bb965.preheader

]]></Node>
<StgValue><ssdm name="br_ln90"/></StgValue>
</operation>

<operation id="287" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="10" op_0_bw="16">
<![CDATA[
bb966.split:0 %empty_62 = trunc i16 %wh_2

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="288" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
bb966.split:1 %specloopname_ln90 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln90"/></StgValue>
</operation>

<operation id="289" st_id="23" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb966.split:2 %data_in_V_read_2 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %data_in_V

]]></Node>
<StgValue><ssdm name="data_in_V_read_2"/></StgValue>
</operation>

<operation id="290" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="8" op_0_bw="64">
<![CDATA[
bb966.split:3 %trunc_ln708_4 = trunc i64 %data_in_V_read_2

]]></Node>
<StgValue><ssdm name="trunc_ln708_4"/></StgValue>
</operation>

<operation id="291" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
bb966.split:4 %add_ln93_2 = add i10 %empty_62, i10 %mul_ln90

]]></Node>
<StgValue><ssdm name="add_ln93_2"/></StgValue>
</operation>

<operation id="292" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="10">
<![CDATA[
bb966.split:5 %zext_ln93_2 = zext i10 %add_ln93_2

]]></Node>
<StgValue><ssdm name="zext_ln93_2"/></StgValue>
</operation>

<operation id="293" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb966.split:6 %data_l2_2_addr = getelementptr i8 %data_l2_2, i64, i64 %zext_ln93_2

]]></Node>
<StgValue><ssdm name="data_l2_2_addr"/></StgValue>
</operation>

<operation id="294" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
bb966.split:7 %store_ln93 = store i8 %trunc_ln708_4, i10 %data_l2_2_addr

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="295" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0">
<![CDATA[
bb966.split:8 %br_ln0 = br void %bb966

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="296" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0">
<![CDATA[
bb965.preheader:0 %br_ln0 = br void %bb965

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="297" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
bb965:0 %wh_4 = phi i16 %add_ln90_3, void %bb965.split, i16, void %bb965.preheader

]]></Node>
<StgValue><ssdm name="wh_4"/></StgValue>
</operation>

<operation id="298" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
bb965:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="299" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb965:2 %icmp_ln90_3 = icmp_eq  i16 %wh_4, i16 %mul56

]]></Node>
<StgValue><ssdm name="icmp_ln90_3"/></StgValue>
</operation>

<operation id="300" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb965:3 %empty_63 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="301" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb965:4 %add_ln90_3 = add i16 %wh_4, i16

]]></Node>
<StgValue><ssdm name="add_ln90_3"/></StgValue>
</operation>

<operation id="302" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb965:5 %br_ln90 = br i1 %icmp_ln90_3, void %bb965.split, void %._crit_edge311.3.loopexit

]]></Node>
<StgValue><ssdm name="br_ln90"/></StgValue>
</operation>

<operation id="303" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="10" op_0_bw="16">
<![CDATA[
bb965.split:0 %empty_64 = trunc i16 %wh_4

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="304" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
bb965.split:4 %add_ln93_3 = add i10 %empty_64, i10 %mul_ln90

]]></Node>
<StgValue><ssdm name="add_ln93_3"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="305" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
bb965.split:1 %specloopname_ln90 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln90"/></StgValue>
</operation>

<operation id="306" st_id="26" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb965.split:2 %data_in_V_read_3 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %data_in_V

]]></Node>
<StgValue><ssdm name="data_in_V_read_3"/></StgValue>
</operation>

<operation id="307" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="8" op_0_bw="64">
<![CDATA[
bb965.split:3 %trunc_ln708_5 = trunc i64 %data_in_V_read_3

]]></Node>
<StgValue><ssdm name="trunc_ln708_5"/></StgValue>
</operation>

<operation id="308" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="10">
<![CDATA[
bb965.split:5 %zext_ln93_3 = zext i10 %add_ln93_3

]]></Node>
<StgValue><ssdm name="zext_ln93_3"/></StgValue>
</operation>

<operation id="309" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb965.split:6 %data_l2_3_addr = getelementptr i8 %data_l2_3, i64, i64 %zext_ln93_3

]]></Node>
<StgValue><ssdm name="data_l2_3_addr"/></StgValue>
</operation>

<operation id="310" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
bb965.split:7 %store_ln93 = store i8 %trunc_ln708_5, i10 %data_l2_3_addr

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="311" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0">
<![CDATA[
bb965.split:8 %br_ln0 = br void %bb965

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="312" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp57307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge311.3.loopexit:0 %br_ln0 = br void %._crit_edge311.3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="313" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge311.3:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="314" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten104 = phi i12, void %._crit_edge323.loopexit, i12 %add_ln98, void %._crit_edge294.loopexit

]]></Node>
<StgValue><ssdm name="indvar_flatten104"/></StgValue>
</operation>

<operation id="315" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:1 %ko = phi i6, void %._crit_edge323.loopexit, i6 %select_ln98_1, void %._crit_edge294.loopexit

]]></Node>
<StgValue><ssdm name="ko"/></StgValue>
</operation>

<operation id="316" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:2 %co_1 = phi i6, void %._crit_edge323.loopexit, i6 %add_ln99, void %._crit_edge294.loopexit

]]></Node>
<StgValue><ssdm name="co_1"/></StgValue>
</operation>

<operation id="317" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3 %icmp_ln98 = icmp_eq  i12 %indvar_flatten104, i12 %bound78

]]></Node>
<StgValue><ssdm name="icmp_ln98"/></StgValue>
</operation>

<operation id="318" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:4 %add_ln98 = add i12 %indvar_flatten104, i12

]]></Node>
<StgValue><ssdm name="add_ln98"/></StgValue>
</operation>

<operation id="319" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln98 = br i1 %icmp_ln98, void %._crit_edge301.loopexit, void %._crit_edge306.loopexit.preheader

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="320" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge301.loopexit:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_98_6_VITIS_LOOP_99_7_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="321" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge301.loopexit:1 %empty_55 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="322" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge301.loopexit:2 %icmp_ln99 = icmp_eq  i6 %co_1, i6 %trunc_ln1

]]></Node>
<StgValue><ssdm name="icmp_ln99"/></StgValue>
</operation>

<operation id="323" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
._crit_edge301.loopexit:3 %select_ln98 = select i1 %icmp_ln99, i6, i6 %co_1

]]></Node>
<StgValue><ssdm name="select_ln98"/></StgValue>
</operation>

<operation id="324" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge301.loopexit:4 %add_ln98_1 = add i6 %ko, i6

]]></Node>
<StgValue><ssdm name="add_ln98_1"/></StgValue>
</operation>

<operation id="325" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
._crit_edge301.loopexit:5 %select_ln98_1 = select i1 %icmp_ln99, i6 %add_ln98_1, i6 %ko

]]></Node>
<StgValue><ssdm name="select_ln98_1"/></StgValue>
</operation>

<operation id="326" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
._crit_edge301.loopexit:6 %p_mid = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %select_ln98_1, i2

]]></Node>
<StgValue><ssdm name="p_mid"/></StgValue>
</operation>

<operation id="327" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="9" op_0_bw="6">
<![CDATA[
._crit_edge301.loopexit:7 %zext_ln98 = zext i6 %select_ln98_1

]]></Node>
<StgValue><ssdm name="zext_ln98"/></StgValue>
</operation>

<operation id="328" st_id="28" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge301.loopexit:8 %mul_ln98 = mul i9 %empty_43, i9 %zext_ln98

]]></Node>
<StgValue><ssdm name="mul_ln98"/></StgValue>
</operation>

<operation id="329" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="11" op_0_bw="8">
<![CDATA[
._crit_edge301.loopexit:9 %zext_ln98_1 = zext i8 %p_mid

]]></Node>
<StgValue><ssdm name="zext_ln98_1"/></StgValue>
</operation>

<operation id="330" st_id="28" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge301.loopexit:10 %mul_ln98_1 = mul i11 %C_cast, i11 %zext_ln98_1

]]></Node>
<StgValue><ssdm name="mul_ln98_1"/></StgValue>
</operation>

<operation id="331" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge301.loopexit:11 %or_ln98 = or i8 %p_mid, i8

]]></Node>
<StgValue><ssdm name="or_ln98"/></StgValue>
</operation>

<operation id="332" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="11" op_0_bw="8">
<![CDATA[
._crit_edge301.loopexit:12 %zext_ln98_2 = zext i8 %or_ln98

]]></Node>
<StgValue><ssdm name="zext_ln98_2"/></StgValue>
</operation>

<operation id="333" st_id="28" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge301.loopexit:13 %mul_ln98_2 = mul i11 %C_cast, i11 %zext_ln98_2

]]></Node>
<StgValue><ssdm name="mul_ln98_2"/></StgValue>
</operation>

<operation id="334" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge301.loopexit:14 %or_ln98_1 = or i8 %p_mid, i8

]]></Node>
<StgValue><ssdm name="or_ln98_1"/></StgValue>
</operation>

<operation id="335" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="11" op_0_bw="8">
<![CDATA[
._crit_edge301.loopexit:15 %zext_ln98_3 = zext i8 %or_ln98_1

]]></Node>
<StgValue><ssdm name="zext_ln98_3"/></StgValue>
</operation>

<operation id="336" st_id="28" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge301.loopexit:16 %mul_ln98_3 = mul i11 %C_cast, i11 %zext_ln98_3

]]></Node>
<StgValue><ssdm name="mul_ln98_3"/></StgValue>
</operation>

<operation id="337" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge301.loopexit:17 %or_ln98_2 = or i8 %p_mid, i8

]]></Node>
<StgValue><ssdm name="or_ln98_2"/></StgValue>
</operation>

<operation id="338" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="11" op_0_bw="8">
<![CDATA[
._crit_edge301.loopexit:18 %zext_ln98_4 = zext i8 %or_ln98_2

]]></Node>
<StgValue><ssdm name="zext_ln98_4"/></StgValue>
</operation>

<operation id="339" st_id="28" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge301.loopexit:19 %mul_ln98_4 = mul i11 %C_cast, i11 %zext_ln98_4

]]></Node>
<StgValue><ssdm name="mul_ln98_4"/></StgValue>
</operation>

<operation id="340" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge301.loopexit:20 %specloopname_ln99 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln99"/></StgValue>
</operation>

<operation id="341" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
._crit_edge301.loopexit:21 %tmp_18 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %select_ln98, i2

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="342" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="11" op_0_bw="8">
<![CDATA[
._crit_edge301.loopexit:22 %p_cast12 = zext i8 %tmp_18

]]></Node>
<StgValue><ssdm name="p_cast12"/></StgValue>
</operation>

<operation id="343" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge301.loopexit:23 %empty_56 = or i8 %tmp_18, i8

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="344" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="11" op_0_bw="8">
<![CDATA[
._crit_edge301.loopexit:24 %zext_ln105 = zext i8 %empty_56

]]></Node>
<StgValue><ssdm name="zext_ln105"/></StgValue>
</operation>

<operation id="345" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge301.loopexit:25 %br_ln105 = br void

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="346" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
._crit_edge306.loopexit.preheader:0 %tmp_2 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %mul163, i2

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="347" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="24" op_0_bw="6">
<![CDATA[
._crit_edge306.loopexit.preheader:2 %div73_cast_cast = zext i6 %div73_cast

]]></Node>
<StgValue><ssdm name="div73_cast_cast"/></StgValue>
</operation>

<operation id="348" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="24" op_0_bw="18">
<![CDATA[
._crit_edge306.loopexit.preheader:3 %tmp_21_cast = zext i18 %tmp_2

]]></Node>
<StgValue><ssdm name="tmp_21_cast"/></StgValue>
</operation>

<operation id="349" st_id="28" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge306.loopexit.preheader:4 %bound116 = mul i24 %tmp_21_cast, i24 %div73_cast_cast

]]></Node>
<StgValue><ssdm name="bound116"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="350" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %ki_1 = phi i3 %add_ln105, void %._crit_edge258.loopexit, i3, void %._crit_edge301.loopexit

]]></Node>
<StgValue><ssdm name="ki_1"/></StgValue>
</operation>

<operation id="351" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1 %icmp_ln105 = icmp_eq  i3 %ki_1, i3

]]></Node>
<StgValue><ssdm name="icmp_ln105"/></StgValue>
</operation>

<operation id="352" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2 %empty_44 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="353" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3 %add_ln105 = add i3 %ki_1, i3

]]></Node>
<StgValue><ssdm name="add_ln105"/></StgValue>
</operation>

<operation id="354" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln105 = br i1 %icmp_ln105, void %.split18, void %.lr.ph293

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="355" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="8" op_0_bw="3">
<![CDATA[
.split18:0 %zext_ln105_1 = zext i3 %ki_1

]]></Node>
<StgValue><ssdm name="zext_ln105_1"/></StgValue>
</operation>

<operation id="356" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="2" op_0_bw="3">
<![CDATA[
.split18:2 %empty_45 = trunc i3 %ki_1

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="357" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:3 %empty_46 = add i8 %p_mid, i8 %zext_ln105_1

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="358" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split18:5 %newIndex = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %empty_46, i32, i32

]]></Node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>

<operation id="359" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="64" op_0_bw="6">
<![CDATA[
.split18:6 %newIndex66_cast = zext i6 %newIndex

]]></Node>
<StgValue><ssdm name="newIndex66_cast"/></StgValue>
</operation>

<operation id="360" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:7 %bias_l2_0_addr_1 = getelementptr i8 %bias_l2_0, i64, i64 %newIndex66_cast

]]></Node>
<StgValue><ssdm name="bias_l2_0_addr_1"/></StgValue>
</operation>

<operation id="361" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="8" op_0_bw="9">
<![CDATA[
.split18:8 %bias_l2_0_load = load i9 %bias_l2_0_addr_1

]]></Node>
<StgValue><ssdm name="bias_l2_0_load"/></StgValue>
</operation>

<operation id="362" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:9 %bias_l2_1_addr_1 = getelementptr i8 %bias_l2_1, i64, i64 %newIndex66_cast

]]></Node>
<StgValue><ssdm name="bias_l2_1_addr_1"/></StgValue>
</operation>

<operation id="363" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="8" op_0_bw="9">
<![CDATA[
.split18:10 %bias_l2_1_load = load i9 %bias_l2_1_addr_1

]]></Node>
<StgValue><ssdm name="bias_l2_1_load"/></StgValue>
</operation>

<operation id="364" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:11 %bias_l2_2_addr_1 = getelementptr i8 %bias_l2_2, i64, i64 %newIndex66_cast

]]></Node>
<StgValue><ssdm name="bias_l2_2_addr_1"/></StgValue>
</operation>

<operation id="365" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="8" op_0_bw="9">
<![CDATA[
.split18:12 %bias_l2_2_load = load i9 %bias_l2_2_addr_1

]]></Node>
<StgValue><ssdm name="bias_l2_2_load"/></StgValue>
</operation>

<operation id="366" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:13 %bias_l2_3_addr_1 = getelementptr i8 %bias_l2_3, i64, i64 %newIndex66_cast

]]></Node>
<StgValue><ssdm name="bias_l2_3_addr_1"/></StgValue>
</operation>

<operation id="367" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="8" op_0_bw="9">
<![CDATA[
.split18:14 %bias_l2_3_load = load i9 %bias_l2_3_addr_1

]]></Node>
<StgValue><ssdm name="bias_l2_3_load"/></StgValue>
</operation>

<operation id="368" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.lr.ph293:0 %empty_48 = or i8 %tmp_18, i8

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="369" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="11" op_0_bw="8">
<![CDATA[
.lr.ph293:1 %p_cast15 = zext i8 %empty_48

]]></Node>
<StgValue><ssdm name="p_cast15"/></StgValue>
</operation>

<operation id="370" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.lr.ph293:2 %empty_49 = or i8 %tmp_18, i8

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="371" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="11" op_0_bw="8">
<![CDATA[
.lr.ph293:3 %p_cast13 = zext i8 %empty_49

]]></Node>
<StgValue><ssdm name="p_cast13"/></StgValue>
</operation>

<operation id="372" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph293:4 %mul113_2260 = add i11 %p_cast12, i11 %mul_ln98_3

]]></Node>
<StgValue><ssdm name="mul113_2260"/></StgValue>
</operation>

<operation id="373" st_id="29" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph293:5 %add117_2_cast = mul i11 %mul113_2260, i11 %empty_42

]]></Node>
<StgValue><ssdm name="add117_2_cast"/></StgValue>
</operation>

<operation id="374" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph293:6 %mul113_1262 = add i11 %p_cast12, i11 %mul_ln98_2

]]></Node>
<StgValue><ssdm name="mul113_1262"/></StgValue>
</operation>

<operation id="375" st_id="29" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph293:7 %add117_1_cast = mul i11 %mul113_1262, i11 %empty_42

]]></Node>
<StgValue><ssdm name="add117_1_cast"/></StgValue>
</operation>

<operation id="376" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph293:8 %mul113_3264 = add i11 %p_cast12, i11 %mul_ln98_4

]]></Node>
<StgValue><ssdm name="mul113_3264"/></StgValue>
</operation>

<operation id="377" st_id="29" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph293:9 %add117_3_cast = mul i11 %mul113_3264, i11 %empty_42

]]></Node>
<StgValue><ssdm name="add117_3_cast"/></StgValue>
</operation>

<operation id="378" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph293:10 %mul113_1266 = add i11 %p_cast13, i11 %mul_ln98_2

]]></Node>
<StgValue><ssdm name="mul113_1266"/></StgValue>
</operation>

<operation id="379" st_id="29" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph293:11 %add117_1_2_cast = mul i11 %mul113_1266, i11 %empty_42

]]></Node>
<StgValue><ssdm name="add117_1_2_cast"/></StgValue>
</operation>

<operation id="380" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph293:12 %mul113_2268 = add i11 %p_cast13, i11 %mul_ln98_3

]]></Node>
<StgValue><ssdm name="mul113_2268"/></StgValue>
</operation>

<operation id="381" st_id="29" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph293:13 %add117_2_2_cast = mul i11 %mul113_2268, i11 %empty_42

]]></Node>
<StgValue><ssdm name="add117_2_2_cast"/></StgValue>
</operation>

<operation id="382" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph293:14 %mul113_3270 = add i11 %p_cast13, i11 %mul_ln98_4

]]></Node>
<StgValue><ssdm name="mul113_3270"/></StgValue>
</operation>

<operation id="383" st_id="29" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph293:15 %add117_3_2_cast = mul i11 %mul113_3270, i11 %empty_42

]]></Node>
<StgValue><ssdm name="add117_3_2_cast"/></StgValue>
</operation>

<operation id="384" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph293:17 %mul113272 = add i11 %p_cast12, i11 %mul_ln98_1

]]></Node>
<StgValue><ssdm name="mul113272"/></StgValue>
</operation>

<operation id="385" st_id="29" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph293:18 %add117_cast = mul i11 %mul113272, i11 %empty_42

]]></Node>
<StgValue><ssdm name="add117_cast"/></StgValue>
</operation>

<operation id="386" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph293:19 %mul113274 = add i11 %p_cast15, i11 %mul_ln98_1

]]></Node>
<StgValue><ssdm name="mul113274"/></StgValue>
</operation>

<operation id="387" st_id="29" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph293:20 %add117_1342_cast = mul i11 %mul113274, i11 %empty_42

]]></Node>
<StgValue><ssdm name="add117_1342_cast"/></StgValue>
</operation>

<operation id="388" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph293:21 %mul113276 = add i11 %p_cast13, i11 %mul_ln98_1

]]></Node>
<StgValue><ssdm name="mul113276"/></StgValue>
</operation>

<operation id="389" st_id="29" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph293:22 %add117_2350_cast = mul i11 %mul113276, i11 %empty_42

]]></Node>
<StgValue><ssdm name="add117_2350_cast"/></StgValue>
</operation>

<operation id="390" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph293:23 %mul113278 = add i11 %zext_ln105, i11 %mul_ln98_1

]]></Node>
<StgValue><ssdm name="mul113278"/></StgValue>
</operation>

<operation id="391" st_id="29" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph293:24 %add117_3358_cast = mul i11 %mul113278, i11 %empty_42

]]></Node>
<StgValue><ssdm name="add117_3358_cast"/></StgValue>
</operation>

<operation id="392" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph293:25 %mul113_1280 = add i11 %p_cast15, i11 %mul_ln98_2

]]></Node>
<StgValue><ssdm name="mul113_1280"/></StgValue>
</operation>

<operation id="393" st_id="29" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph293:26 %add117_1_1_cast = mul i11 %mul113_1280, i11 %empty_42

]]></Node>
<StgValue><ssdm name="add117_1_1_cast"/></StgValue>
</operation>

<operation id="394" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph293:27 %mul113_1282 = add i11 %zext_ln105, i11 %mul_ln98_2

]]></Node>
<StgValue><ssdm name="mul113_1282"/></StgValue>
</operation>

<operation id="395" st_id="29" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph293:28 %add117_1_3_cast = mul i11 %mul113_1282, i11 %empty_42

]]></Node>
<StgValue><ssdm name="add117_1_3_cast"/></StgValue>
</operation>

<operation id="396" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph293:29 %mul113_2284 = add i11 %p_cast15, i11 %mul_ln98_3

]]></Node>
<StgValue><ssdm name="mul113_2284"/></StgValue>
</operation>

<operation id="397" st_id="29" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph293:30 %add117_2_1_cast = mul i11 %mul113_2284, i11 %empty_42

]]></Node>
<StgValue><ssdm name="add117_2_1_cast"/></StgValue>
</operation>

<operation id="398" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph293:31 %mul113_2286 = add i11 %zext_ln105, i11 %mul_ln98_3

]]></Node>
<StgValue><ssdm name="mul113_2286"/></StgValue>
</operation>

<operation id="399" st_id="29" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph293:32 %add117_2_3_cast = mul i11 %mul113_2286, i11 %empty_42

]]></Node>
<StgValue><ssdm name="add117_2_3_cast"/></StgValue>
</operation>

<operation id="400" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph293:33 %mul113_3288 = add i11 %p_cast15, i11 %mul_ln98_4

]]></Node>
<StgValue><ssdm name="mul113_3288"/></StgValue>
</operation>

<operation id="401" st_id="29" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph293:34 %add117_3_1_cast = mul i11 %mul113_3288, i11 %empty_42

]]></Node>
<StgValue><ssdm name="add117_3_1_cast"/></StgValue>
</operation>

<operation id="402" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph293:35 %mul113_3290 = add i11 %zext_ln105, i11 %mul_ln98_4

]]></Node>
<StgValue><ssdm name="mul113_3290"/></StgValue>
</operation>

<operation id="403" st_id="29" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph293:36 %add117_3_3_cast = mul i11 %mul113_3290, i11 %empty_42

]]></Node>
<StgValue><ssdm name="add117_3_3_cast"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="404" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split18:1 %specloopname_ln105 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln105"/></StgValue>
</operation>

<operation id="405" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="2">
<![CDATA[
.split18:4 %arrayNo65 = zext i2 %empty_45

]]></Node>
<StgValue><ssdm name="arrayNo65"/></StgValue>
</operation>

<operation id="406" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="8" op_0_bw="9">
<![CDATA[
.split18:8 %bias_l2_0_load = load i9 %bias_l2_0_addr_1

]]></Node>
<StgValue><ssdm name="bias_l2_0_load"/></StgValue>
</operation>

<operation id="407" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="8" op_0_bw="9">
<![CDATA[
.split18:10 %bias_l2_1_load = load i9 %bias_l2_1_addr_1

]]></Node>
<StgValue><ssdm name="bias_l2_1_load"/></StgValue>
</operation>

<operation id="408" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="8" op_0_bw="9">
<![CDATA[
.split18:12 %bias_l2_2_load = load i9 %bias_l2_2_addr_1

]]></Node>
<StgValue><ssdm name="bias_l2_2_load"/></StgValue>
</operation>

<operation id="409" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="8" op_0_bw="9">
<![CDATA[
.split18:14 %bias_l2_3_load = load i9 %bias_l2_3_addr_1

]]></Node>
<StgValue><ssdm name="bias_l2_3_load"/></StgValue>
</operation>

<operation id="410" st_id="30" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="64">
<![CDATA[
.split18:15 %tmp_1 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %bias_l2_0_load, i8 %bias_l2_1_load, i8 %bias_l2_2_load, i8 %bias_l2_3_load, i64 %arrayNo65

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="411" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="8">
<![CDATA[
.split18:16 %conv88 = sext i8 %tmp_1

]]></Node>
<StgValue><ssdm name="conv88"/></StgValue>
</operation>

<operation id="412" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="0">
<![CDATA[
.split18:17 %br_ln106 = br void %bb964

]]></Node>
<StgValue><ssdm name="br_ln106"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="413" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
bb964:0 %indvar_flatten = phi i16, void %.split18, i16 %add_ln106, void %bb964.split319

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="414" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb964:1 %hi = phi i8, void %.split18, i8 %select_ln106_1, void %bb964.split319

]]></Node>
<StgValue><ssdm name="hi"/></StgValue>
</operation>

<operation id="415" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb964:2 %wi = phi i8, void %.split18, i8 %add_ln107, void %bb964.split319

]]></Node>
<StgValue><ssdm name="wi"/></StgValue>
</operation>

<operation id="416" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
bb964:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="417" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb964:4 %icmp_ln106 = icmp_eq  i16 %indvar_flatten, i16 %mul163

]]></Node>
<StgValue><ssdm name="icmp_ln106"/></StgValue>
</operation>

<operation id="418" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb964:5 %add_ln106 = add i16 %indvar_flatten, i16

]]></Node>
<StgValue><ssdm name="add_ln106"/></StgValue>
</operation>

<operation id="419" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb964:6 %br_ln106 = br i1 %icmp_ln106, void %._crit_edge253, void %._crit_edge258.loopexit

]]></Node>
<StgValue><ssdm name="br_ln106"/></StgValue>
</operation>

<operation id="420" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge253:2 %icmp_ln107 = icmp_eq  i8 %wi, i8 %WH

]]></Node>
<StgValue><ssdm name="icmp_ln107"/></StgValue>
</operation>

<operation id="421" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge253:3 %select_ln106 = select i1 %icmp_ln107, i8, i8 %wi

]]></Node>
<StgValue><ssdm name="select_ln106"/></StgValue>
</operation>

<operation id="422" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge253:4 %add_ln106_1 = add i8 %hi, i8

]]></Node>
<StgValue><ssdm name="add_ln106_1"/></StgValue>
</operation>

<operation id="423" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge253:5 %select_ln106_1 = select i1 %icmp_ln107, i8 %add_ln106_1, i8 %hi

]]></Node>
<StgValue><ssdm name="select_ln106_1"/></StgValue>
</operation>

<operation id="424" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge253:6 %zext_ln106 = zext i8 %select_ln106_1

]]></Node>
<StgValue><ssdm name="zext_ln106"/></StgValue>
</operation>

<operation id="425" st_id="31" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge253:7 %mul_ln106 = mul i9 %zext_ln106, i9 %WH_cast

]]></Node>
<StgValue><ssdm name="mul_ln106"/></StgValue>
</operation>

<operation id="426" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
._crit_edge253:18 %switch_ln111 = switch i2 %empty_45, void %branch11, i2, void %branch8, i2, void %branch9, i2, void %branch10

]]></Node>
<StgValue><ssdm name="switch_ln111"/></StgValue>
</operation>

<operation id="427" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb964.split319:0 %add_ln107 = add i8 %select_ln106, i8

]]></Node>
<StgValue><ssdm name="add_ln107"/></StgValue>
</operation>

<operation id="428" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="0">
<![CDATA[
bb964.split319:1 %br_ln0 = br void %bb964

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="429" st_id="32" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge253:7 %mul_ln106 = mul i9 %zext_ln106, i9 %WH_cast

]]></Node>
<StgValue><ssdm name="mul_ln106"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="430" st_id="33" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge253:7 %mul_ln106 = mul i9 %zext_ln106, i9 %WH_cast

]]></Node>
<StgValue><ssdm name="mul_ln106"/></StgValue>
</operation>

<operation id="431" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge253:9 %wi_cast = zext i8 %select_ln106

]]></Node>
<StgValue><ssdm name="wi_cast"/></StgValue>
</operation>

<operation id="432" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge253:11 %add_ln111_1 = add i9 %wi_cast, i9 %mul_ln98

]]></Node>
<StgValue><ssdm name="add_ln111_1"/></StgValue>
</operation>

<operation id="433" st_id="33" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge253:12 %add_ln111 = add i9 %add_ln111_1, i9 %mul_ln106

]]></Node>
<StgValue><ssdm name="add_ln111"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="434" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge253:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_106_11_VITIS_LOOP_107_12_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="435" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge253:1 %empty_47 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="436" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge253:8 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="437" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge253:10 %specloopname_ln107 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln107"/></StgValue>
</operation>

<operation id="438" st_id="34" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge253:12 %add_ln111 = add i9 %add_ln111_1, i9 %mul_ln106

]]></Node>
<StgValue><ssdm name="add_ln111"/></StgValue>
</operation>

<operation id="439" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="9">
<![CDATA[
._crit_edge253:13 %zext_ln110 = zext i9 %add_ln111

]]></Node>
<StgValue><ssdm name="zext_ln110"/></StgValue>
</operation>

<operation id="440" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge253:14 %output_l1_0_addr = getelementptr i32 %output_l1_0, i64, i64 %zext_ln110

]]></Node>
<StgValue><ssdm name="output_l1_0_addr"/></StgValue>
</operation>

<operation id="441" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge253:15 %output_l1_1_addr = getelementptr i32 %output_l1_1, i64, i64 %zext_ln110

]]></Node>
<StgValue><ssdm name="output_l1_1_addr"/></StgValue>
</operation>

<operation id="442" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge253:16 %output_l1_2_addr = getelementptr i32 %output_l1_2, i64, i64 %zext_ln110

]]></Node>
<StgValue><ssdm name="output_l1_2_addr"/></StgValue>
</operation>

<operation id="443" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge253:17 %output_l1_3_addr = getelementptr i32 %output_l1_3, i64, i64 %zext_ln110

]]></Node>
<StgValue><ssdm name="output_l1_3_addr"/></StgValue>
</operation>

<operation id="444" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_45" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
branch10:0 %store_ln111 = store i32 %conv88, i9 %output_l1_2_addr

]]></Node>
<StgValue><ssdm name="store_ln111"/></StgValue>
</operation>

<operation id="445" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_45" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="0">
<![CDATA[
branch10:1 %br_ln111 = br void %bb964.split319

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="446" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
branch9:0 %store_ln111 = store i32 %conv88, i9 %output_l1_1_addr

]]></Node>
<StgValue><ssdm name="store_ln111"/></StgValue>
</operation>

<operation id="447" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="0">
<![CDATA[
branch9:1 %br_ln111 = br void %bb964.split319

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="448" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
branch8:0 %store_ln111 = store i32 %conv88, i9 %output_l1_0_addr

]]></Node>
<StgValue><ssdm name="store_ln111"/></StgValue>
</operation>

<operation id="449" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="0">
<![CDATA[
branch8:1 %br_ln111 = br void %bb964.split319

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="450" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_45" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
branch11:0 %store_ln111 = store i32 %conv88, i9 %output_l1_3_addr

]]></Node>
<StgValue><ssdm name="store_ln111"/></StgValue>
</operation>

<operation id="451" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_45" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="0">
<![CDATA[
branch11:1 %br_ln111 = br void %bb964.split319

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="452" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge258.loopexit:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="453" st_id="36" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph293:5 %add117_2_cast = mul i11 %mul113_2260, i11 %empty_42

]]></Node>
<StgValue><ssdm name="add117_2_cast"/></StgValue>
</operation>

<operation id="454" st_id="36" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph293:7 %add117_1_cast = mul i11 %mul113_1262, i11 %empty_42

]]></Node>
<StgValue><ssdm name="add117_1_cast"/></StgValue>
</operation>

<operation id="455" st_id="36" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph293:9 %add117_3_cast = mul i11 %mul113_3264, i11 %empty_42

]]></Node>
<StgValue><ssdm name="add117_3_cast"/></StgValue>
</operation>

<operation id="456" st_id="36" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph293:11 %add117_1_2_cast = mul i11 %mul113_1266, i11 %empty_42

]]></Node>
<StgValue><ssdm name="add117_1_2_cast"/></StgValue>
</operation>

<operation id="457" st_id="36" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph293:13 %add117_2_2_cast = mul i11 %mul113_2268, i11 %empty_42

]]></Node>
<StgValue><ssdm name="add117_2_2_cast"/></StgValue>
</operation>

<operation id="458" st_id="36" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph293:15 %add117_3_2_cast = mul i11 %mul113_3270, i11 %empty_42

]]></Node>
<StgValue><ssdm name="add117_3_2_cast"/></StgValue>
</operation>

<operation id="459" st_id="36" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph293:18 %add117_cast = mul i11 %mul113272, i11 %empty_42

]]></Node>
<StgValue><ssdm name="add117_cast"/></StgValue>
</operation>

<operation id="460" st_id="36" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph293:20 %add117_1342_cast = mul i11 %mul113274, i11 %empty_42

]]></Node>
<StgValue><ssdm name="add117_1342_cast"/></StgValue>
</operation>

<operation id="461" st_id="36" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph293:22 %add117_2350_cast = mul i11 %mul113276, i11 %empty_42

]]></Node>
<StgValue><ssdm name="add117_2350_cast"/></StgValue>
</operation>

<operation id="462" st_id="36" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph293:24 %add117_3358_cast = mul i11 %mul113278, i11 %empty_42

]]></Node>
<StgValue><ssdm name="add117_3358_cast"/></StgValue>
</operation>

<operation id="463" st_id="36" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph293:26 %add117_1_1_cast = mul i11 %mul113_1280, i11 %empty_42

]]></Node>
<StgValue><ssdm name="add117_1_1_cast"/></StgValue>
</operation>

<operation id="464" st_id="36" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph293:28 %add117_1_3_cast = mul i11 %mul113_1282, i11 %empty_42

]]></Node>
<StgValue><ssdm name="add117_1_3_cast"/></StgValue>
</operation>

<operation id="465" st_id="36" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph293:30 %add117_2_1_cast = mul i11 %mul113_2284, i11 %empty_42

]]></Node>
<StgValue><ssdm name="add117_2_1_cast"/></StgValue>
</operation>

<operation id="466" st_id="36" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph293:32 %add117_2_3_cast = mul i11 %mul113_2286, i11 %empty_42

]]></Node>
<StgValue><ssdm name="add117_2_3_cast"/></StgValue>
</operation>

<operation id="467" st_id="36" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph293:34 %add117_3_1_cast = mul i11 %mul113_3288, i11 %empty_42

]]></Node>
<StgValue><ssdm name="add117_3_1_cast"/></StgValue>
</operation>

<operation id="468" st_id="36" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph293:36 %add117_3_3_cast = mul i11 %mul113_3290, i11 %empty_42

]]></Node>
<StgValue><ssdm name="add117_3_3_cast"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="469" st_id="37" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph293:5 %add117_2_cast = mul i11 %mul113_2260, i11 %empty_42

]]></Node>
<StgValue><ssdm name="add117_2_cast"/></StgValue>
</operation>

<operation id="470" st_id="37" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph293:7 %add117_1_cast = mul i11 %mul113_1262, i11 %empty_42

]]></Node>
<StgValue><ssdm name="add117_1_cast"/></StgValue>
</operation>

<operation id="471" st_id="37" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph293:9 %add117_3_cast = mul i11 %mul113_3264, i11 %empty_42

]]></Node>
<StgValue><ssdm name="add117_3_cast"/></StgValue>
</operation>

<operation id="472" st_id="37" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph293:11 %add117_1_2_cast = mul i11 %mul113_1266, i11 %empty_42

]]></Node>
<StgValue><ssdm name="add117_1_2_cast"/></StgValue>
</operation>

<operation id="473" st_id="37" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph293:13 %add117_2_2_cast = mul i11 %mul113_2268, i11 %empty_42

]]></Node>
<StgValue><ssdm name="add117_2_2_cast"/></StgValue>
</operation>

<operation id="474" st_id="37" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph293:15 %add117_3_2_cast = mul i11 %mul113_3270, i11 %empty_42

]]></Node>
<StgValue><ssdm name="add117_3_2_cast"/></StgValue>
</operation>

<operation id="475" st_id="37" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph293:18 %add117_cast = mul i11 %mul113272, i11 %empty_42

]]></Node>
<StgValue><ssdm name="add117_cast"/></StgValue>
</operation>

<operation id="476" st_id="37" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph293:20 %add117_1342_cast = mul i11 %mul113274, i11 %empty_42

]]></Node>
<StgValue><ssdm name="add117_1342_cast"/></StgValue>
</operation>

<operation id="477" st_id="37" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph293:22 %add117_2350_cast = mul i11 %mul113276, i11 %empty_42

]]></Node>
<StgValue><ssdm name="add117_2350_cast"/></StgValue>
</operation>

<operation id="478" st_id="37" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph293:24 %add117_3358_cast = mul i11 %mul113278, i11 %empty_42

]]></Node>
<StgValue><ssdm name="add117_3358_cast"/></StgValue>
</operation>

<operation id="479" st_id="37" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph293:26 %add117_1_1_cast = mul i11 %mul113_1280, i11 %empty_42

]]></Node>
<StgValue><ssdm name="add117_1_1_cast"/></StgValue>
</operation>

<operation id="480" st_id="37" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph293:28 %add117_1_3_cast = mul i11 %mul113_1282, i11 %empty_42

]]></Node>
<StgValue><ssdm name="add117_1_3_cast"/></StgValue>
</operation>

<operation id="481" st_id="37" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph293:30 %add117_2_1_cast = mul i11 %mul113_2284, i11 %empty_42

]]></Node>
<StgValue><ssdm name="add117_2_1_cast"/></StgValue>
</operation>

<operation id="482" st_id="37" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph293:32 %add117_2_3_cast = mul i11 %mul113_2286, i11 %empty_42

]]></Node>
<StgValue><ssdm name="add117_2_3_cast"/></StgValue>
</operation>

<operation id="483" st_id="37" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph293:34 %add117_3_1_cast = mul i11 %mul113_3288, i11 %empty_42

]]></Node>
<StgValue><ssdm name="add117_3_1_cast"/></StgValue>
</operation>

<operation id="484" st_id="37" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph293:36 %add117_3_3_cast = mul i11 %mul113_3290, i11 %empty_42

]]></Node>
<StgValue><ssdm name="add117_3_3_cast"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="485" st_id="38" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph293:5 %add117_2_cast = mul i11 %mul113_2260, i11 %empty_42

]]></Node>
<StgValue><ssdm name="add117_2_cast"/></StgValue>
</operation>

<operation id="486" st_id="38" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph293:7 %add117_1_cast = mul i11 %mul113_1262, i11 %empty_42

]]></Node>
<StgValue><ssdm name="add117_1_cast"/></StgValue>
</operation>

<operation id="487" st_id="38" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph293:9 %add117_3_cast = mul i11 %mul113_3264, i11 %empty_42

]]></Node>
<StgValue><ssdm name="add117_3_cast"/></StgValue>
</operation>

<operation id="488" st_id="38" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph293:11 %add117_1_2_cast = mul i11 %mul113_1266, i11 %empty_42

]]></Node>
<StgValue><ssdm name="add117_1_2_cast"/></StgValue>
</operation>

<operation id="489" st_id="38" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph293:13 %add117_2_2_cast = mul i11 %mul113_2268, i11 %empty_42

]]></Node>
<StgValue><ssdm name="add117_2_2_cast"/></StgValue>
</operation>

<operation id="490" st_id="38" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph293:15 %add117_3_2_cast = mul i11 %mul113_3270, i11 %empty_42

]]></Node>
<StgValue><ssdm name="add117_3_2_cast"/></StgValue>
</operation>

<operation id="491" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="10" op_0_bw="6">
<![CDATA[
.lr.ph293:16 %select_ln98_cast = zext i6 %select_ln98

]]></Node>
<StgValue><ssdm name="select_ln98_cast"/></StgValue>
</operation>

<operation id="492" st_id="38" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph293:18 %add117_cast = mul i11 %mul113272, i11 %empty_42

]]></Node>
<StgValue><ssdm name="add117_cast"/></StgValue>
</operation>

<operation id="493" st_id="38" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph293:20 %add117_1342_cast = mul i11 %mul113274, i11 %empty_42

]]></Node>
<StgValue><ssdm name="add117_1342_cast"/></StgValue>
</operation>

<operation id="494" st_id="38" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph293:22 %add117_2350_cast = mul i11 %mul113276, i11 %empty_42

]]></Node>
<StgValue><ssdm name="add117_2350_cast"/></StgValue>
</operation>

<operation id="495" st_id="38" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph293:24 %add117_3358_cast = mul i11 %mul113278, i11 %empty_42

]]></Node>
<StgValue><ssdm name="add117_3358_cast"/></StgValue>
</operation>

<operation id="496" st_id="38" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph293:26 %add117_1_1_cast = mul i11 %mul113_1280, i11 %empty_42

]]></Node>
<StgValue><ssdm name="add117_1_1_cast"/></StgValue>
</operation>

<operation id="497" st_id="38" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph293:28 %add117_1_3_cast = mul i11 %mul113_1282, i11 %empty_42

]]></Node>
<StgValue><ssdm name="add117_1_3_cast"/></StgValue>
</operation>

<operation id="498" st_id="38" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph293:30 %add117_2_1_cast = mul i11 %mul113_2284, i11 %empty_42

]]></Node>
<StgValue><ssdm name="add117_2_1_cast"/></StgValue>
</operation>

<operation id="499" st_id="38" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph293:32 %add117_2_3_cast = mul i11 %mul113_2286, i11 %empty_42

]]></Node>
<StgValue><ssdm name="add117_2_3_cast"/></StgValue>
</operation>

<operation id="500" st_id="38" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph293:34 %add117_3_1_cast = mul i11 %mul113_3288, i11 %empty_42

]]></Node>
<StgValue><ssdm name="add117_3_1_cast"/></StgValue>
</operation>

<operation id="501" st_id="38" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph293:36 %add117_3_3_cast = mul i11 %mul113_3290, i11 %empty_42

]]></Node>
<StgValue><ssdm name="add117_3_3_cast"/></StgValue>
</operation>

<operation id="502" st_id="38" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.lr.ph293:37 %mul_ln117 = mul i10 %select_ln98_cast, i10 %empty_38

]]></Node>
<StgValue><ssdm name="mul_ln117"/></StgValue>
</operation>

<operation id="503" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph293:38 %br_ln117 = br void %bb963

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="504" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
bb963:0 %indvar_flatten73 = phi i16, void %.lr.ph293, i16 %add_ln117, void %._crit_edge282.loopexit

]]></Node>
<StgValue><ssdm name="indvar_flatten73"/></StgValue>
</operation>

<operation id="505" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb963:1 %r = phi i8, void %.lr.ph293, i8 %select_ln117_1, void %._crit_edge282.loopexit

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="506" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb963:2 %s = phi i8, void %.lr.ph293, i8 %add_ln119, void %._crit_edge282.loopexit

]]></Node>
<StgValue><ssdm name="s"/></StgValue>
</operation>

<operation id="507" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb963:3 %icmp_ln117 = icmp_eq  i16 %indvar_flatten73, i16 %tmp1

]]></Node>
<StgValue><ssdm name="icmp_ln117"/></StgValue>
</operation>

<operation id="508" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb963:4 %add_ln117 = add i16 %indvar_flatten73, i16

]]></Node>
<StgValue><ssdm name="add_ln117"/></StgValue>
</operation>

<operation id="509" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb963:5 %br_ln117 = br i1 %icmp_ln117, void %._crit_edge287.loopexit, void %._crit_edge294.loopexit

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="510" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge287.loopexit:2 %icmp_ln119 = icmp_eq  i8 %s, i8 %RS

]]></Node>
<StgValue><ssdm name="icmp_ln119"/></StgValue>
</operation>

<operation id="511" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge287.loopexit:3 %select_ln117 = select i1 %icmp_ln119, i8, i8 %s

]]></Node>
<StgValue><ssdm name="select_ln117"/></StgValue>
</operation>

<operation id="512" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge287.loopexit:4 %add_ln117_17 = add i8, i8 %r

]]></Node>
<StgValue><ssdm name="add_ln117_17"/></StgValue>
</operation>

<operation id="513" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge287.loopexit:5 %select_ln117_1 = select i1 %icmp_ln119, i8 %add_ln117_17, i8 %r

]]></Node>
<StgValue><ssdm name="select_ln117_1"/></StgValue>
</operation>

<operation id="514" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="11" op_0_bw="8">
<![CDATA[
._crit_edge287.loopexit:7 %zext_ln117_1 = zext i8 %select_ln117_1

]]></Node>
<StgValue><ssdm name="zext_ln117_1"/></StgValue>
</operation>

<operation id="515" st_id="39" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge287.loopexit:8 %mul_ln117_1 = mul i11 %zext_ln117_1, i11 %trunc_ln4_cast18

]]></Node>
<StgValue><ssdm name="mul_ln117_1"/></StgValue>
</operation>

<operation id="516" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge287.loopexit:9 %add_ln117_1 = add i11 %mul_ln117_1, i11 %add117_cast

]]></Node>
<StgValue><ssdm name="add_ln117_1"/></StgValue>
</operation>

<operation id="517" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="2" op_0_bw="11">
<![CDATA[
._crit_edge287.loopexit:10 %trunc_ln117 = trunc i11 %add_ln117_1

]]></Node>
<StgValue><ssdm name="trunc_ln117"/></StgValue>
</operation>

<operation id="518" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge287.loopexit:11 %add_ln117_2 = add i11 %mul_ln117_1, i11 %add117_1342_cast

]]></Node>
<StgValue><ssdm name="add_ln117_2"/></StgValue>
</operation>

<operation id="519" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="2" op_0_bw="11">
<![CDATA[
._crit_edge287.loopexit:12 %trunc_ln117_1 = trunc i11 %add_ln117_2

]]></Node>
<StgValue><ssdm name="trunc_ln117_1"/></StgValue>
</operation>

<operation id="520" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge287.loopexit:13 %add_ln117_3 = add i11 %mul_ln117_1, i11 %add117_2350_cast

]]></Node>
<StgValue><ssdm name="add_ln117_3"/></StgValue>
</operation>

<operation id="521" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="2" op_0_bw="11">
<![CDATA[
._crit_edge287.loopexit:14 %trunc_ln117_2 = trunc i11 %add_ln117_3

]]></Node>
<StgValue><ssdm name="trunc_ln117_2"/></StgValue>
</operation>

<operation id="522" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge287.loopexit:15 %add_ln117_4 = add i11 %mul_ln117_1, i11 %add117_3358_cast

]]></Node>
<StgValue><ssdm name="add_ln117_4"/></StgValue>
</operation>

<operation id="523" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="2" op_0_bw="11">
<![CDATA[
._crit_edge287.loopexit:16 %trunc_ln117_3 = trunc i11 %add_ln117_4

]]></Node>
<StgValue><ssdm name="trunc_ln117_3"/></StgValue>
</operation>

<operation id="524" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge287.loopexit:17 %add_ln117_5 = add i11 %mul_ln117_1, i11 %add117_1_cast

]]></Node>
<StgValue><ssdm name="add_ln117_5"/></StgValue>
</operation>

<operation id="525" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="2" op_0_bw="11">
<![CDATA[
._crit_edge287.loopexit:18 %trunc_ln117_4 = trunc i11 %add_ln117_5

]]></Node>
<StgValue><ssdm name="trunc_ln117_4"/></StgValue>
</operation>

<operation id="526" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge287.loopexit:19 %add_ln117_6 = add i11 %mul_ln117_1, i11 %add117_1_1_cast

]]></Node>
<StgValue><ssdm name="add_ln117_6"/></StgValue>
</operation>

<operation id="527" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="2" op_0_bw="11">
<![CDATA[
._crit_edge287.loopexit:20 %trunc_ln117_5 = trunc i11 %add_ln117_6

]]></Node>
<StgValue><ssdm name="trunc_ln117_5"/></StgValue>
</operation>

<operation id="528" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge287.loopexit:21 %add_ln117_7 = add i11 %mul_ln117_1, i11 %add117_1_2_cast

]]></Node>
<StgValue><ssdm name="add_ln117_7"/></StgValue>
</operation>

<operation id="529" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="2" op_0_bw="11">
<![CDATA[
._crit_edge287.loopexit:22 %trunc_ln117_6 = trunc i11 %add_ln117_7

]]></Node>
<StgValue><ssdm name="trunc_ln117_6"/></StgValue>
</operation>

<operation id="530" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge287.loopexit:23 %add_ln117_8 = add i11 %mul_ln117_1, i11 %add117_1_3_cast

]]></Node>
<StgValue><ssdm name="add_ln117_8"/></StgValue>
</operation>

<operation id="531" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="2" op_0_bw="11">
<![CDATA[
._crit_edge287.loopexit:24 %trunc_ln117_7 = trunc i11 %add_ln117_8

]]></Node>
<StgValue><ssdm name="trunc_ln117_7"/></StgValue>
</operation>

<operation id="532" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge287.loopexit:25 %add_ln117_9 = add i11 %mul_ln117_1, i11 %add117_2_cast

]]></Node>
<StgValue><ssdm name="add_ln117_9"/></StgValue>
</operation>

<operation id="533" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="2" op_0_bw="11">
<![CDATA[
._crit_edge287.loopexit:26 %trunc_ln117_8 = trunc i11 %add_ln117_9

]]></Node>
<StgValue><ssdm name="trunc_ln117_8"/></StgValue>
</operation>

<operation id="534" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge287.loopexit:27 %add_ln117_10 = add i11 %mul_ln117_1, i11 %add117_2_1_cast

]]></Node>
<StgValue><ssdm name="add_ln117_10"/></StgValue>
</operation>

<operation id="535" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="2" op_0_bw="11">
<![CDATA[
._crit_edge287.loopexit:28 %trunc_ln117_9 = trunc i11 %add_ln117_10

]]></Node>
<StgValue><ssdm name="trunc_ln117_9"/></StgValue>
</operation>

<operation id="536" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge287.loopexit:29 %add_ln117_11 = add i11 %mul_ln117_1, i11 %add117_2_2_cast

]]></Node>
<StgValue><ssdm name="add_ln117_11"/></StgValue>
</operation>

<operation id="537" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="2" op_0_bw="11">
<![CDATA[
._crit_edge287.loopexit:30 %trunc_ln117_10 = trunc i11 %add_ln117_11

]]></Node>
<StgValue><ssdm name="trunc_ln117_10"/></StgValue>
</operation>

<operation id="538" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge287.loopexit:31 %add_ln117_12 = add i11 %mul_ln117_1, i11 %add117_2_3_cast

]]></Node>
<StgValue><ssdm name="add_ln117_12"/></StgValue>
</operation>

<operation id="539" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="2" op_0_bw="11">
<![CDATA[
._crit_edge287.loopexit:32 %trunc_ln117_11 = trunc i11 %add_ln117_12

]]></Node>
<StgValue><ssdm name="trunc_ln117_11"/></StgValue>
</operation>

<operation id="540" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge287.loopexit:33 %add_ln117_13 = add i11 %mul_ln117_1, i11 %add117_3_cast

]]></Node>
<StgValue><ssdm name="add_ln117_13"/></StgValue>
</operation>

<operation id="541" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="2" op_0_bw="11">
<![CDATA[
._crit_edge287.loopexit:34 %trunc_ln117_12 = trunc i11 %add_ln117_13

]]></Node>
<StgValue><ssdm name="trunc_ln117_12"/></StgValue>
</operation>

<operation id="542" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge287.loopexit:35 %add_ln117_14 = add i11 %mul_ln117_1, i11 %add117_3_1_cast

]]></Node>
<StgValue><ssdm name="add_ln117_14"/></StgValue>
</operation>

<operation id="543" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="2" op_0_bw="11">
<![CDATA[
._crit_edge287.loopexit:36 %trunc_ln117_13 = trunc i11 %add_ln117_14

]]></Node>
<StgValue><ssdm name="trunc_ln117_13"/></StgValue>
</operation>

<operation id="544" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge287.loopexit:37 %add_ln117_15 = add i11 %mul_ln117_1, i11 %add117_3_2_cast

]]></Node>
<StgValue><ssdm name="add_ln117_15"/></StgValue>
</operation>

<operation id="545" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="2" op_0_bw="11">
<![CDATA[
._crit_edge287.loopexit:38 %trunc_ln117_14 = trunc i11 %add_ln117_15

]]></Node>
<StgValue><ssdm name="trunc_ln117_14"/></StgValue>
</operation>

<operation id="546" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge287.loopexit:39 %add_ln117_16 = add i11 %mul_ln117_1, i11 %add117_3_3_cast

]]></Node>
<StgValue><ssdm name="add_ln117_16"/></StgValue>
</operation>

<operation id="547" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="2" op_0_bw="11">
<![CDATA[
._crit_edge287.loopexit:40 %trunc_ln117_15 = trunc i11 %add_ln117_16

]]></Node>
<StgValue><ssdm name="trunc_ln117_15"/></StgValue>
</operation>

<operation id="548" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="11" op_0_bw="8">
<![CDATA[
._crit_edge287.loopexit:42 %zext_ln119_1 = zext i8 %select_ln117

]]></Node>
<StgValue><ssdm name="zext_ln119_1"/></StgValue>
</operation>

<operation id="549" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge287.loopexit:44 %trunc_ln134 = trunc i8 %select_ln117

]]></Node>
<StgValue><ssdm name="trunc_ln134"/></StgValue>
</operation>

<operation id="550" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge287.loopexit:45 %add_ln134 = add i11 %zext_ln119_1, i11 %add_ln117_1

]]></Node>
<StgValue><ssdm name="add_ln134"/></StgValue>
</operation>

<operation id="551" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge287.loopexit:46 %add_ln133 = add i2 %trunc_ln117, i2 %trunc_ln134

]]></Node>
<StgValue><ssdm name="add_ln133"/></StgValue>
</operation>

<operation id="552" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="9" op_0_bw="9" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge287.loopexit:48 %lshr_ln2 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln134, i32, i32

]]></Node>
<StgValue><ssdm name="lshr_ln2"/></StgValue>
</operation>

<operation id="553" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:49 %zext_ln133_16 = zext i9 %lshr_ln2

]]></Node>
<StgValue><ssdm name="zext_ln133_16"/></StgValue>
</operation>

<operation id="554" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge287.loopexit:50 %weight_l2_0_addr_1 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln133_16

]]></Node>
<StgValue><ssdm name="weight_l2_0_addr_1"/></StgValue>
</operation>

<operation id="555" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:51 %weight_l2_0_load = load i9 %weight_l2_0_addr_1

]]></Node>
<StgValue><ssdm name="weight_l2_0_load"/></StgValue>
</operation>

<operation id="556" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge287.loopexit:52 %weight_l2_1_addr_1 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln133_16

]]></Node>
<StgValue><ssdm name="weight_l2_1_addr_1"/></StgValue>
</operation>

<operation id="557" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:53 %weight_l2_1_load = load i9 %weight_l2_1_addr_1

]]></Node>
<StgValue><ssdm name="weight_l2_1_load"/></StgValue>
</operation>

<operation id="558" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge287.loopexit:54 %weight_l2_2_addr_1 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln133_16

]]></Node>
<StgValue><ssdm name="weight_l2_2_addr_1"/></StgValue>
</operation>

<operation id="559" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:55 %weight_l2_2_load = load i9 %weight_l2_2_addr_1

]]></Node>
<StgValue><ssdm name="weight_l2_2_load"/></StgValue>
</operation>

<operation id="560" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge287.loopexit:56 %weight_l2_3_addr_1 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln133_16

]]></Node>
<StgValue><ssdm name="weight_l2_3_addr_1"/></StgValue>
</operation>

<operation id="561" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:57 %weight_l2_3_load = load i9 %weight_l2_3_addr_1

]]></Node>
<StgValue><ssdm name="weight_l2_3_load"/></StgValue>
</operation>

<operation id="562" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge287.loopexit:59 %add_ln134_1 = add i11 %zext_ln119_1, i11 %add_ln117_2

]]></Node>
<StgValue><ssdm name="add_ln134_1"/></StgValue>
</operation>

<operation id="563" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge287.loopexit:60 %add_ln133_1 = add i2 %trunc_ln117_1, i2 %trunc_ln134

]]></Node>
<StgValue><ssdm name="add_ln133_1"/></StgValue>
</operation>

<operation id="564" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="9" op_0_bw="9" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge287.loopexit:62 %lshr_ln133_1 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln134_1, i32, i32

]]></Node>
<StgValue><ssdm name="lshr_ln133_1"/></StgValue>
</operation>

<operation id="565" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="64" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:63 %zext_ln133_17 = zext i9 %lshr_ln133_1

]]></Node>
<StgValue><ssdm name="zext_ln133_17"/></StgValue>
</operation>

<operation id="566" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge287.loopexit:64 %weight_l2_0_addr_2 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln133_17

]]></Node>
<StgValue><ssdm name="weight_l2_0_addr_2"/></StgValue>
</operation>

<operation id="567" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:65 %weight_l2_0_load_1 = load i9 %weight_l2_0_addr_2

]]></Node>
<StgValue><ssdm name="weight_l2_0_load_1"/></StgValue>
</operation>

<operation id="568" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge287.loopexit:66 %weight_l2_1_addr_2 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln133_17

]]></Node>
<StgValue><ssdm name="weight_l2_1_addr_2"/></StgValue>
</operation>

<operation id="569" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:67 %weight_l2_1_load_1 = load i9 %weight_l2_1_addr_2

]]></Node>
<StgValue><ssdm name="weight_l2_1_load_1"/></StgValue>
</operation>

<operation id="570" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge287.loopexit:68 %weight_l2_2_addr_2 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln133_17

]]></Node>
<StgValue><ssdm name="weight_l2_2_addr_2"/></StgValue>
</operation>

<operation id="571" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:69 %weight_l2_2_load_1 = load i9 %weight_l2_2_addr_2

]]></Node>
<StgValue><ssdm name="weight_l2_2_load_1"/></StgValue>
</operation>

<operation id="572" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge287.loopexit:70 %weight_l2_3_addr_2 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln133_17

]]></Node>
<StgValue><ssdm name="weight_l2_3_addr_2"/></StgValue>
</operation>

<operation id="573" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:71 %weight_l2_3_load_1 = load i9 %weight_l2_3_addr_2

]]></Node>
<StgValue><ssdm name="weight_l2_3_load_1"/></StgValue>
</operation>

<operation id="574" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge287.loopexit:73 %add_ln134_2 = add i11 %zext_ln119_1, i11 %add_ln117_3

]]></Node>
<StgValue><ssdm name="add_ln134_2"/></StgValue>
</operation>

<operation id="575" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge287.loopexit:74 %add_ln133_2 = add i2 %trunc_ln117_2, i2 %trunc_ln134

]]></Node>
<StgValue><ssdm name="add_ln133_2"/></StgValue>
</operation>

<operation id="576" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="9" op_0_bw="9" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge287.loopexit:76 %lshr_ln133_2 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln134_2, i32, i32

]]></Node>
<StgValue><ssdm name="lshr_ln133_2"/></StgValue>
</operation>

<operation id="577" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge287.loopexit:87 %add_ln134_3 = add i11 %zext_ln119_1, i11 %add_ln117_4

]]></Node>
<StgValue><ssdm name="add_ln134_3"/></StgValue>
</operation>

<operation id="578" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge287.loopexit:88 %add_ln133_3 = add i2 %trunc_ln117_3, i2 %trunc_ln134

]]></Node>
<StgValue><ssdm name="add_ln133_3"/></StgValue>
</operation>

<operation id="579" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="9" op_0_bw="9" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge287.loopexit:90 %lshr_ln133_3 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln134_3, i32, i32

]]></Node>
<StgValue><ssdm name="lshr_ln133_3"/></StgValue>
</operation>

<operation id="580" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge287.loopexit:101 %add_ln134_4 = add i11 %zext_ln119_1, i11 %add_ln117_5

]]></Node>
<StgValue><ssdm name="add_ln134_4"/></StgValue>
</operation>

<operation id="581" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge287.loopexit:102 %add_ln133_4 = add i2 %trunc_ln117_4, i2 %trunc_ln134

]]></Node>
<StgValue><ssdm name="add_ln133_4"/></StgValue>
</operation>

<operation id="582" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="9" op_0_bw="9" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge287.loopexit:104 %lshr_ln133_4 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln134_4, i32, i32

]]></Node>
<StgValue><ssdm name="lshr_ln133_4"/></StgValue>
</operation>

<operation id="583" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge287.loopexit:115 %add_ln134_5 = add i11 %zext_ln119_1, i11 %add_ln117_6

]]></Node>
<StgValue><ssdm name="add_ln134_5"/></StgValue>
</operation>

<operation id="584" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge287.loopexit:116 %add_ln133_5 = add i2 %trunc_ln117_5, i2 %trunc_ln134

]]></Node>
<StgValue><ssdm name="add_ln133_5"/></StgValue>
</operation>

<operation id="585" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="9" op_0_bw="9" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge287.loopexit:118 %lshr_ln133_5 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln134_5, i32, i32

]]></Node>
<StgValue><ssdm name="lshr_ln133_5"/></StgValue>
</operation>

<operation id="586" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge287.loopexit:129 %add_ln134_6 = add i11 %zext_ln119_1, i11 %add_ln117_7

]]></Node>
<StgValue><ssdm name="add_ln134_6"/></StgValue>
</operation>

<operation id="587" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge287.loopexit:130 %add_ln133_6 = add i2 %trunc_ln117_6, i2 %trunc_ln134

]]></Node>
<StgValue><ssdm name="add_ln133_6"/></StgValue>
</operation>

<operation id="588" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="9" op_0_bw="9" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge287.loopexit:132 %lshr_ln133_6 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln134_6, i32, i32

]]></Node>
<StgValue><ssdm name="lshr_ln133_6"/></StgValue>
</operation>

<operation id="589" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge287.loopexit:143 %add_ln134_7 = add i11 %zext_ln119_1, i11 %add_ln117_8

]]></Node>
<StgValue><ssdm name="add_ln134_7"/></StgValue>
</operation>

<operation id="590" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge287.loopexit:144 %add_ln133_7 = add i2 %trunc_ln117_7, i2 %trunc_ln134

]]></Node>
<StgValue><ssdm name="add_ln133_7"/></StgValue>
</operation>

<operation id="591" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="9" op_0_bw="9" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge287.loopexit:146 %lshr_ln133_7 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln134_7, i32, i32

]]></Node>
<StgValue><ssdm name="lshr_ln133_7"/></StgValue>
</operation>

<operation id="592" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge287.loopexit:157 %add_ln134_8 = add i11 %zext_ln119_1, i11 %add_ln117_9

]]></Node>
<StgValue><ssdm name="add_ln134_8"/></StgValue>
</operation>

<operation id="593" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge287.loopexit:158 %add_ln133_8 = add i2 %trunc_ln117_8, i2 %trunc_ln134

]]></Node>
<StgValue><ssdm name="add_ln133_8"/></StgValue>
</operation>

<operation id="594" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="9" op_0_bw="9" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge287.loopexit:160 %lshr_ln133_8 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln134_8, i32, i32

]]></Node>
<StgValue><ssdm name="lshr_ln133_8"/></StgValue>
</operation>

<operation id="595" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge287.loopexit:171 %add_ln134_9 = add i11 %zext_ln119_1, i11 %add_ln117_10

]]></Node>
<StgValue><ssdm name="add_ln134_9"/></StgValue>
</operation>

<operation id="596" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge287.loopexit:172 %add_ln133_9 = add i2 %trunc_ln117_9, i2 %trunc_ln134

]]></Node>
<StgValue><ssdm name="add_ln133_9"/></StgValue>
</operation>

<operation id="597" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="9" op_0_bw="9" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge287.loopexit:174 %lshr_ln133_9 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln134_9, i32, i32

]]></Node>
<StgValue><ssdm name="lshr_ln133_9"/></StgValue>
</operation>

<operation id="598" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge287.loopexit:185 %add_ln134_10 = add i11 %zext_ln119_1, i11 %add_ln117_11

]]></Node>
<StgValue><ssdm name="add_ln134_10"/></StgValue>
</operation>

<operation id="599" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge287.loopexit:186 %add_ln133_10 = add i2 %trunc_ln117_10, i2 %trunc_ln134

]]></Node>
<StgValue><ssdm name="add_ln133_10"/></StgValue>
</operation>

<operation id="600" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="9" op_0_bw="9" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge287.loopexit:188 %lshr_ln133_s = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln134_10, i32, i32

]]></Node>
<StgValue><ssdm name="lshr_ln133_s"/></StgValue>
</operation>

<operation id="601" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge287.loopexit:199 %add_ln134_11 = add i11 %zext_ln119_1, i11 %add_ln117_12

]]></Node>
<StgValue><ssdm name="add_ln134_11"/></StgValue>
</operation>

<operation id="602" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge287.loopexit:200 %add_ln133_11 = add i2 %trunc_ln117_11, i2 %trunc_ln134

]]></Node>
<StgValue><ssdm name="add_ln133_11"/></StgValue>
</operation>

<operation id="603" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="9" op_0_bw="9" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge287.loopexit:202 %lshr_ln133_10 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln134_11, i32, i32

]]></Node>
<StgValue><ssdm name="lshr_ln133_10"/></StgValue>
</operation>

<operation id="604" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge287.loopexit:213 %add_ln134_12 = add i11 %zext_ln119_1, i11 %add_ln117_13

]]></Node>
<StgValue><ssdm name="add_ln134_12"/></StgValue>
</operation>

<operation id="605" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge287.loopexit:214 %add_ln133_12 = add i2 %trunc_ln117_12, i2 %trunc_ln134

]]></Node>
<StgValue><ssdm name="add_ln133_12"/></StgValue>
</operation>

<operation id="606" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="9" op_0_bw="9" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge287.loopexit:216 %lshr_ln133_11 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln134_12, i32, i32

]]></Node>
<StgValue><ssdm name="lshr_ln133_11"/></StgValue>
</operation>

<operation id="607" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge287.loopexit:227 %add_ln134_13 = add i11 %zext_ln119_1, i11 %add_ln117_14

]]></Node>
<StgValue><ssdm name="add_ln134_13"/></StgValue>
</operation>

<operation id="608" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge287.loopexit:228 %add_ln133_13 = add i2 %trunc_ln117_13, i2 %trunc_ln134

]]></Node>
<StgValue><ssdm name="add_ln133_13"/></StgValue>
</operation>

<operation id="609" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="9" op_0_bw="9" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge287.loopexit:230 %lshr_ln133_12 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln134_13, i32, i32

]]></Node>
<StgValue><ssdm name="lshr_ln133_12"/></StgValue>
</operation>

<operation id="610" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge287.loopexit:241 %add_ln134_14 = add i11 %zext_ln119_1, i11 %add_ln117_15

]]></Node>
<StgValue><ssdm name="add_ln134_14"/></StgValue>
</operation>

<operation id="611" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge287.loopexit:242 %add_ln133_14 = add i2 %trunc_ln117_14, i2 %trunc_ln134

]]></Node>
<StgValue><ssdm name="add_ln133_14"/></StgValue>
</operation>

<operation id="612" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="9" op_0_bw="9" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge287.loopexit:244 %lshr_ln133_13 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln134_14, i32, i32

]]></Node>
<StgValue><ssdm name="lshr_ln133_13"/></StgValue>
</operation>

<operation id="613" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge287.loopexit:255 %add_ln134_15 = add i11 %zext_ln119_1, i11 %add_ln117_16

]]></Node>
<StgValue><ssdm name="add_ln134_15"/></StgValue>
</operation>

<operation id="614" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge287.loopexit:256 %add_ln133_15 = add i2 %trunc_ln117_15, i2 %trunc_ln134

]]></Node>
<StgValue><ssdm name="add_ln133_15"/></StgValue>
</operation>

<operation id="615" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="9" op_0_bw="9" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge287.loopexit:258 %lshr_ln133_14 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln134_15, i32, i32

]]></Node>
<StgValue><ssdm name="lshr_ln133_14"/></StgValue>
</operation>

<operation id="616" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge294.loopexit:0 %add_ln99 = add i6 %select_ln98, i6

]]></Node>
<StgValue><ssdm name="add_ln99"/></StgValue>
</operation>

<operation id="617" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge294.loopexit:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="618" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="64" op_0_bw="2">
<![CDATA[
._crit_edge287.loopexit:47 %zext_ln133 = zext i2 %add_ln133

]]></Node>
<StgValue><ssdm name="zext_ln133"/></StgValue>
</operation>

<operation id="619" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:51 %weight_l2_0_load = load i9 %weight_l2_0_addr_1

]]></Node>
<StgValue><ssdm name="weight_l2_0_load"/></StgValue>
</operation>

<operation id="620" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:53 %weight_l2_1_load = load i9 %weight_l2_1_addr_1

]]></Node>
<StgValue><ssdm name="weight_l2_1_load"/></StgValue>
</operation>

<operation id="621" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:55 %weight_l2_2_load = load i9 %weight_l2_2_addr_1

]]></Node>
<StgValue><ssdm name="weight_l2_2_load"/></StgValue>
</operation>

<operation id="622" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:57 %weight_l2_3_load = load i9 %weight_l2_3_addr_1

]]></Node>
<StgValue><ssdm name="weight_l2_3_load"/></StgValue>
</operation>

<operation id="623" st_id="40" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="64">
<![CDATA[
._crit_edge287.loopexit:58 %tmp_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load, i8 %weight_l2_1_load, i8 %weight_l2_2_load, i8 %weight_l2_3_load, i64 %zext_ln133

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="624" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="64" op_0_bw="2">
<![CDATA[
._crit_edge287.loopexit:61 %zext_ln133_1 = zext i2 %add_ln133_1

]]></Node>
<StgValue><ssdm name="zext_ln133_1"/></StgValue>
</operation>

<operation id="625" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:65 %weight_l2_0_load_1 = load i9 %weight_l2_0_addr_2

]]></Node>
<StgValue><ssdm name="weight_l2_0_load_1"/></StgValue>
</operation>

<operation id="626" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:67 %weight_l2_1_load_1 = load i9 %weight_l2_1_addr_2

]]></Node>
<StgValue><ssdm name="weight_l2_1_load_1"/></StgValue>
</operation>

<operation id="627" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:69 %weight_l2_2_load_1 = load i9 %weight_l2_2_addr_2

]]></Node>
<StgValue><ssdm name="weight_l2_2_load_1"/></StgValue>
</operation>

<operation id="628" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:71 %weight_l2_3_load_1 = load i9 %weight_l2_3_addr_2

]]></Node>
<StgValue><ssdm name="weight_l2_3_load_1"/></StgValue>
</operation>

<operation id="629" st_id="40" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="64">
<![CDATA[
._crit_edge287.loopexit:72 %tmp_4 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_1, i8 %weight_l2_1_load_1, i8 %weight_l2_2_load_1, i8 %weight_l2_3_load_1, i64 %zext_ln133_1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="630" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="64" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:77 %zext_ln133_18 = zext i9 %lshr_ln133_2

]]></Node>
<StgValue><ssdm name="zext_ln133_18"/></StgValue>
</operation>

<operation id="631" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge287.loopexit:78 %weight_l2_0_addr_3 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln133_18

]]></Node>
<StgValue><ssdm name="weight_l2_0_addr_3"/></StgValue>
</operation>

<operation id="632" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:79 %weight_l2_0_load_2 = load i9 %weight_l2_0_addr_3

]]></Node>
<StgValue><ssdm name="weight_l2_0_load_2"/></StgValue>
</operation>

<operation id="633" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge287.loopexit:80 %weight_l2_1_addr_3 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln133_18

]]></Node>
<StgValue><ssdm name="weight_l2_1_addr_3"/></StgValue>
</operation>

<operation id="634" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:81 %weight_l2_1_load_2 = load i9 %weight_l2_1_addr_3

]]></Node>
<StgValue><ssdm name="weight_l2_1_load_2"/></StgValue>
</operation>

<operation id="635" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge287.loopexit:82 %weight_l2_2_addr_3 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln133_18

]]></Node>
<StgValue><ssdm name="weight_l2_2_addr_3"/></StgValue>
</operation>

<operation id="636" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:83 %weight_l2_2_load_2 = load i9 %weight_l2_2_addr_3

]]></Node>
<StgValue><ssdm name="weight_l2_2_load_2"/></StgValue>
</operation>

<operation id="637" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge287.loopexit:84 %weight_l2_3_addr_3 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln133_18

]]></Node>
<StgValue><ssdm name="weight_l2_3_addr_3"/></StgValue>
</operation>

<operation id="638" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:85 %weight_l2_3_load_2 = load i9 %weight_l2_3_addr_3

]]></Node>
<StgValue><ssdm name="weight_l2_3_load_2"/></StgValue>
</operation>

<operation id="639" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="64" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:91 %zext_ln133_19 = zext i9 %lshr_ln133_3

]]></Node>
<StgValue><ssdm name="zext_ln133_19"/></StgValue>
</operation>

<operation id="640" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge287.loopexit:92 %weight_l2_0_addr_4 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln133_19

]]></Node>
<StgValue><ssdm name="weight_l2_0_addr_4"/></StgValue>
</operation>

<operation id="641" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:93 %weight_l2_0_load_3 = load i9 %weight_l2_0_addr_4

]]></Node>
<StgValue><ssdm name="weight_l2_0_load_3"/></StgValue>
</operation>

<operation id="642" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge287.loopexit:94 %weight_l2_1_addr_4 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln133_19

]]></Node>
<StgValue><ssdm name="weight_l2_1_addr_4"/></StgValue>
</operation>

<operation id="643" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:95 %weight_l2_1_load_3 = load i9 %weight_l2_1_addr_4

]]></Node>
<StgValue><ssdm name="weight_l2_1_load_3"/></StgValue>
</operation>

<operation id="644" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge287.loopexit:96 %weight_l2_2_addr_4 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln133_19

]]></Node>
<StgValue><ssdm name="weight_l2_2_addr_4"/></StgValue>
</operation>

<operation id="645" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:97 %weight_l2_2_load_3 = load i9 %weight_l2_2_addr_4

]]></Node>
<StgValue><ssdm name="weight_l2_2_load_3"/></StgValue>
</operation>

<operation id="646" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge287.loopexit:98 %weight_l2_3_addr_4 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln133_19

]]></Node>
<StgValue><ssdm name="weight_l2_3_addr_4"/></StgValue>
</operation>

<operation id="647" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:99 %weight_l2_3_load_3 = load i9 %weight_l2_3_addr_4

]]></Node>
<StgValue><ssdm name="weight_l2_3_load_3"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="648" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="2">
<![CDATA[
._crit_edge287.loopexit:75 %zext_ln133_2 = zext i2 %add_ln133_2

]]></Node>
<StgValue><ssdm name="zext_ln133_2"/></StgValue>
</operation>

<operation id="649" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:79 %weight_l2_0_load_2 = load i9 %weight_l2_0_addr_3

]]></Node>
<StgValue><ssdm name="weight_l2_0_load_2"/></StgValue>
</operation>

<operation id="650" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:81 %weight_l2_1_load_2 = load i9 %weight_l2_1_addr_3

]]></Node>
<StgValue><ssdm name="weight_l2_1_load_2"/></StgValue>
</operation>

<operation id="651" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:83 %weight_l2_2_load_2 = load i9 %weight_l2_2_addr_3

]]></Node>
<StgValue><ssdm name="weight_l2_2_load_2"/></StgValue>
</operation>

<operation id="652" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:85 %weight_l2_3_load_2 = load i9 %weight_l2_3_addr_3

]]></Node>
<StgValue><ssdm name="weight_l2_3_load_2"/></StgValue>
</operation>

<operation id="653" st_id="41" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="64">
<![CDATA[
._crit_edge287.loopexit:86 %tmp_5 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_2, i8 %weight_l2_1_load_2, i8 %weight_l2_2_load_2, i8 %weight_l2_3_load_2, i64 %zext_ln133_2

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="654" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="64" op_0_bw="2">
<![CDATA[
._crit_edge287.loopexit:89 %zext_ln133_3 = zext i2 %add_ln133_3

]]></Node>
<StgValue><ssdm name="zext_ln133_3"/></StgValue>
</operation>

<operation id="655" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:93 %weight_l2_0_load_3 = load i9 %weight_l2_0_addr_4

]]></Node>
<StgValue><ssdm name="weight_l2_0_load_3"/></StgValue>
</operation>

<operation id="656" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:95 %weight_l2_1_load_3 = load i9 %weight_l2_1_addr_4

]]></Node>
<StgValue><ssdm name="weight_l2_1_load_3"/></StgValue>
</operation>

<operation id="657" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:97 %weight_l2_2_load_3 = load i9 %weight_l2_2_addr_4

]]></Node>
<StgValue><ssdm name="weight_l2_2_load_3"/></StgValue>
</operation>

<operation id="658" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:99 %weight_l2_3_load_3 = load i9 %weight_l2_3_addr_4

]]></Node>
<StgValue><ssdm name="weight_l2_3_load_3"/></StgValue>
</operation>

<operation id="659" st_id="41" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="64">
<![CDATA[
._crit_edge287.loopexit:100 %tmp_6 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_3, i8 %weight_l2_1_load_3, i8 %weight_l2_2_load_3, i8 %weight_l2_3_load_3, i64 %zext_ln133_3

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="660" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="64" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:105 %zext_ln133_20 = zext i9 %lshr_ln133_4

]]></Node>
<StgValue><ssdm name="zext_ln133_20"/></StgValue>
</operation>

<operation id="661" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge287.loopexit:106 %weight_l2_0_addr_5 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln133_20

]]></Node>
<StgValue><ssdm name="weight_l2_0_addr_5"/></StgValue>
</operation>

<operation id="662" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:107 %weight_l2_0_load_4 = load i9 %weight_l2_0_addr_5

]]></Node>
<StgValue><ssdm name="weight_l2_0_load_4"/></StgValue>
</operation>

<operation id="663" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge287.loopexit:108 %weight_l2_1_addr_5 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln133_20

]]></Node>
<StgValue><ssdm name="weight_l2_1_addr_5"/></StgValue>
</operation>

<operation id="664" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:109 %weight_l2_1_load_4 = load i9 %weight_l2_1_addr_5

]]></Node>
<StgValue><ssdm name="weight_l2_1_load_4"/></StgValue>
</operation>

<operation id="665" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge287.loopexit:110 %weight_l2_2_addr_5 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln133_20

]]></Node>
<StgValue><ssdm name="weight_l2_2_addr_5"/></StgValue>
</operation>

<operation id="666" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:111 %weight_l2_2_load_4 = load i9 %weight_l2_2_addr_5

]]></Node>
<StgValue><ssdm name="weight_l2_2_load_4"/></StgValue>
</operation>

<operation id="667" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge287.loopexit:112 %weight_l2_3_addr_5 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln133_20

]]></Node>
<StgValue><ssdm name="weight_l2_3_addr_5"/></StgValue>
</operation>

<operation id="668" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:113 %weight_l2_3_load_4 = load i9 %weight_l2_3_addr_5

]]></Node>
<StgValue><ssdm name="weight_l2_3_load_4"/></StgValue>
</operation>

<operation id="669" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="64" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:119 %zext_ln133_21 = zext i9 %lshr_ln133_5

]]></Node>
<StgValue><ssdm name="zext_ln133_21"/></StgValue>
</operation>

<operation id="670" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge287.loopexit:120 %weight_l2_0_addr_6 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln133_21

]]></Node>
<StgValue><ssdm name="weight_l2_0_addr_6"/></StgValue>
</operation>

<operation id="671" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:121 %weight_l2_0_load_5 = load i9 %weight_l2_0_addr_6

]]></Node>
<StgValue><ssdm name="weight_l2_0_load_5"/></StgValue>
</operation>

<operation id="672" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge287.loopexit:122 %weight_l2_1_addr_6 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln133_21

]]></Node>
<StgValue><ssdm name="weight_l2_1_addr_6"/></StgValue>
</operation>

<operation id="673" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:123 %weight_l2_1_load_5 = load i9 %weight_l2_1_addr_6

]]></Node>
<StgValue><ssdm name="weight_l2_1_load_5"/></StgValue>
</operation>

<operation id="674" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge287.loopexit:124 %weight_l2_2_addr_6 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln133_21

]]></Node>
<StgValue><ssdm name="weight_l2_2_addr_6"/></StgValue>
</operation>

<operation id="675" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:125 %weight_l2_2_load_5 = load i9 %weight_l2_2_addr_6

]]></Node>
<StgValue><ssdm name="weight_l2_2_load_5"/></StgValue>
</operation>

<operation id="676" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge287.loopexit:126 %weight_l2_3_addr_6 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln133_21

]]></Node>
<StgValue><ssdm name="weight_l2_3_addr_6"/></StgValue>
</operation>

<operation id="677" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:127 %weight_l2_3_load_5 = load i9 %weight_l2_3_addr_6

]]></Node>
<StgValue><ssdm name="weight_l2_3_load_5"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="678" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="64" op_0_bw="2">
<![CDATA[
._crit_edge287.loopexit:103 %zext_ln133_4 = zext i2 %add_ln133_4

]]></Node>
<StgValue><ssdm name="zext_ln133_4"/></StgValue>
</operation>

<operation id="679" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:107 %weight_l2_0_load_4 = load i9 %weight_l2_0_addr_5

]]></Node>
<StgValue><ssdm name="weight_l2_0_load_4"/></StgValue>
</operation>

<operation id="680" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:109 %weight_l2_1_load_4 = load i9 %weight_l2_1_addr_5

]]></Node>
<StgValue><ssdm name="weight_l2_1_load_4"/></StgValue>
</operation>

<operation id="681" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:111 %weight_l2_2_load_4 = load i9 %weight_l2_2_addr_5

]]></Node>
<StgValue><ssdm name="weight_l2_2_load_4"/></StgValue>
</operation>

<operation id="682" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:113 %weight_l2_3_load_4 = load i9 %weight_l2_3_addr_5

]]></Node>
<StgValue><ssdm name="weight_l2_3_load_4"/></StgValue>
</operation>

<operation id="683" st_id="42" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="64">
<![CDATA[
._crit_edge287.loopexit:114 %tmp_7 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_4, i8 %weight_l2_1_load_4, i8 %weight_l2_2_load_4, i8 %weight_l2_3_load_4, i64 %zext_ln133_4

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="684" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="64" op_0_bw="2">
<![CDATA[
._crit_edge287.loopexit:117 %zext_ln133_5 = zext i2 %add_ln133_5

]]></Node>
<StgValue><ssdm name="zext_ln133_5"/></StgValue>
</operation>

<operation id="685" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:121 %weight_l2_0_load_5 = load i9 %weight_l2_0_addr_6

]]></Node>
<StgValue><ssdm name="weight_l2_0_load_5"/></StgValue>
</operation>

<operation id="686" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:123 %weight_l2_1_load_5 = load i9 %weight_l2_1_addr_6

]]></Node>
<StgValue><ssdm name="weight_l2_1_load_5"/></StgValue>
</operation>

<operation id="687" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:125 %weight_l2_2_load_5 = load i9 %weight_l2_2_addr_6

]]></Node>
<StgValue><ssdm name="weight_l2_2_load_5"/></StgValue>
</operation>

<operation id="688" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:127 %weight_l2_3_load_5 = load i9 %weight_l2_3_addr_6

]]></Node>
<StgValue><ssdm name="weight_l2_3_load_5"/></StgValue>
</operation>

<operation id="689" st_id="42" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="64">
<![CDATA[
._crit_edge287.loopexit:128 %tmp_8 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_5, i8 %weight_l2_1_load_5, i8 %weight_l2_2_load_5, i8 %weight_l2_3_load_5, i64 %zext_ln133_5

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="690" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="64" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:133 %zext_ln133_22 = zext i9 %lshr_ln133_6

]]></Node>
<StgValue><ssdm name="zext_ln133_22"/></StgValue>
</operation>

<operation id="691" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge287.loopexit:134 %weight_l2_0_addr_7 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln133_22

]]></Node>
<StgValue><ssdm name="weight_l2_0_addr_7"/></StgValue>
</operation>

<operation id="692" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:135 %weight_l2_0_load_6 = load i9 %weight_l2_0_addr_7

]]></Node>
<StgValue><ssdm name="weight_l2_0_load_6"/></StgValue>
</operation>

<operation id="693" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge287.loopexit:136 %weight_l2_1_addr_7 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln133_22

]]></Node>
<StgValue><ssdm name="weight_l2_1_addr_7"/></StgValue>
</operation>

<operation id="694" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:137 %weight_l2_1_load_6 = load i9 %weight_l2_1_addr_7

]]></Node>
<StgValue><ssdm name="weight_l2_1_load_6"/></StgValue>
</operation>

<operation id="695" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge287.loopexit:138 %weight_l2_2_addr_7 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln133_22

]]></Node>
<StgValue><ssdm name="weight_l2_2_addr_7"/></StgValue>
</operation>

<operation id="696" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:139 %weight_l2_2_load_6 = load i9 %weight_l2_2_addr_7

]]></Node>
<StgValue><ssdm name="weight_l2_2_load_6"/></StgValue>
</operation>

<operation id="697" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge287.loopexit:140 %weight_l2_3_addr_7 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln133_22

]]></Node>
<StgValue><ssdm name="weight_l2_3_addr_7"/></StgValue>
</operation>

<operation id="698" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:141 %weight_l2_3_load_6 = load i9 %weight_l2_3_addr_7

]]></Node>
<StgValue><ssdm name="weight_l2_3_load_6"/></StgValue>
</operation>

<operation id="699" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="64" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:147 %zext_ln133_23 = zext i9 %lshr_ln133_7

]]></Node>
<StgValue><ssdm name="zext_ln133_23"/></StgValue>
</operation>

<operation id="700" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge287.loopexit:148 %weight_l2_0_addr_8 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln133_23

]]></Node>
<StgValue><ssdm name="weight_l2_0_addr_8"/></StgValue>
</operation>

<operation id="701" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:149 %weight_l2_0_load_7 = load i9 %weight_l2_0_addr_8

]]></Node>
<StgValue><ssdm name="weight_l2_0_load_7"/></StgValue>
</operation>

<operation id="702" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge287.loopexit:150 %weight_l2_1_addr_8 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln133_23

]]></Node>
<StgValue><ssdm name="weight_l2_1_addr_8"/></StgValue>
</operation>

<operation id="703" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:151 %weight_l2_1_load_7 = load i9 %weight_l2_1_addr_8

]]></Node>
<StgValue><ssdm name="weight_l2_1_load_7"/></StgValue>
</operation>

<operation id="704" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge287.loopexit:152 %weight_l2_2_addr_8 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln133_23

]]></Node>
<StgValue><ssdm name="weight_l2_2_addr_8"/></StgValue>
</operation>

<operation id="705" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:153 %weight_l2_2_load_7 = load i9 %weight_l2_2_addr_8

]]></Node>
<StgValue><ssdm name="weight_l2_2_load_7"/></StgValue>
</operation>

<operation id="706" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge287.loopexit:154 %weight_l2_3_addr_8 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln133_23

]]></Node>
<StgValue><ssdm name="weight_l2_3_addr_8"/></StgValue>
</operation>

<operation id="707" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:155 %weight_l2_3_load_7 = load i9 %weight_l2_3_addr_8

]]></Node>
<StgValue><ssdm name="weight_l2_3_load_7"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="708" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="64" op_0_bw="2">
<![CDATA[
._crit_edge287.loopexit:131 %zext_ln133_6 = zext i2 %add_ln133_6

]]></Node>
<StgValue><ssdm name="zext_ln133_6"/></StgValue>
</operation>

<operation id="709" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:135 %weight_l2_0_load_6 = load i9 %weight_l2_0_addr_7

]]></Node>
<StgValue><ssdm name="weight_l2_0_load_6"/></StgValue>
</operation>

<operation id="710" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:137 %weight_l2_1_load_6 = load i9 %weight_l2_1_addr_7

]]></Node>
<StgValue><ssdm name="weight_l2_1_load_6"/></StgValue>
</operation>

<operation id="711" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:139 %weight_l2_2_load_6 = load i9 %weight_l2_2_addr_7

]]></Node>
<StgValue><ssdm name="weight_l2_2_load_6"/></StgValue>
</operation>

<operation id="712" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:141 %weight_l2_3_load_6 = load i9 %weight_l2_3_addr_7

]]></Node>
<StgValue><ssdm name="weight_l2_3_load_6"/></StgValue>
</operation>

<operation id="713" st_id="43" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="64">
<![CDATA[
._crit_edge287.loopexit:142 %tmp_9 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_6, i8 %weight_l2_1_load_6, i8 %weight_l2_2_load_6, i8 %weight_l2_3_load_6, i64 %zext_ln133_6

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="714" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="64" op_0_bw="2">
<![CDATA[
._crit_edge287.loopexit:145 %zext_ln133_7 = zext i2 %add_ln133_7

]]></Node>
<StgValue><ssdm name="zext_ln133_7"/></StgValue>
</operation>

<operation id="715" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:149 %weight_l2_0_load_7 = load i9 %weight_l2_0_addr_8

]]></Node>
<StgValue><ssdm name="weight_l2_0_load_7"/></StgValue>
</operation>

<operation id="716" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:151 %weight_l2_1_load_7 = load i9 %weight_l2_1_addr_8

]]></Node>
<StgValue><ssdm name="weight_l2_1_load_7"/></StgValue>
</operation>

<operation id="717" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:153 %weight_l2_2_load_7 = load i9 %weight_l2_2_addr_8

]]></Node>
<StgValue><ssdm name="weight_l2_2_load_7"/></StgValue>
</operation>

<operation id="718" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:155 %weight_l2_3_load_7 = load i9 %weight_l2_3_addr_8

]]></Node>
<StgValue><ssdm name="weight_l2_3_load_7"/></StgValue>
</operation>

<operation id="719" st_id="43" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="64">
<![CDATA[
._crit_edge287.loopexit:156 %tmp_s = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_7, i8 %weight_l2_1_load_7, i8 %weight_l2_2_load_7, i8 %weight_l2_3_load_7, i64 %zext_ln133_7

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="720" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="64" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:161 %zext_ln133_24 = zext i9 %lshr_ln133_8

]]></Node>
<StgValue><ssdm name="zext_ln133_24"/></StgValue>
</operation>

<operation id="721" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge287.loopexit:162 %weight_l2_0_addr_9 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln133_24

]]></Node>
<StgValue><ssdm name="weight_l2_0_addr_9"/></StgValue>
</operation>

<operation id="722" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:163 %weight_l2_0_load_8 = load i9 %weight_l2_0_addr_9

]]></Node>
<StgValue><ssdm name="weight_l2_0_load_8"/></StgValue>
</operation>

<operation id="723" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge287.loopexit:164 %weight_l2_1_addr_9 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln133_24

]]></Node>
<StgValue><ssdm name="weight_l2_1_addr_9"/></StgValue>
</operation>

<operation id="724" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:165 %weight_l2_1_load_8 = load i9 %weight_l2_1_addr_9

]]></Node>
<StgValue><ssdm name="weight_l2_1_load_8"/></StgValue>
</operation>

<operation id="725" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge287.loopexit:166 %weight_l2_2_addr_9 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln133_24

]]></Node>
<StgValue><ssdm name="weight_l2_2_addr_9"/></StgValue>
</operation>

<operation id="726" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:167 %weight_l2_2_load_8 = load i9 %weight_l2_2_addr_9

]]></Node>
<StgValue><ssdm name="weight_l2_2_load_8"/></StgValue>
</operation>

<operation id="727" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge287.loopexit:168 %weight_l2_3_addr_9 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln133_24

]]></Node>
<StgValue><ssdm name="weight_l2_3_addr_9"/></StgValue>
</operation>

<operation id="728" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:169 %weight_l2_3_load_8 = load i9 %weight_l2_3_addr_9

]]></Node>
<StgValue><ssdm name="weight_l2_3_load_8"/></StgValue>
</operation>

<operation id="729" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="64" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:175 %zext_ln133_25 = zext i9 %lshr_ln133_9

]]></Node>
<StgValue><ssdm name="zext_ln133_25"/></StgValue>
</operation>

<operation id="730" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge287.loopexit:176 %weight_l2_0_addr_10 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln133_25

]]></Node>
<StgValue><ssdm name="weight_l2_0_addr_10"/></StgValue>
</operation>

<operation id="731" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:177 %weight_l2_0_load_9 = load i9 %weight_l2_0_addr_10

]]></Node>
<StgValue><ssdm name="weight_l2_0_load_9"/></StgValue>
</operation>

<operation id="732" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge287.loopexit:178 %weight_l2_1_addr_10 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln133_25

]]></Node>
<StgValue><ssdm name="weight_l2_1_addr_10"/></StgValue>
</operation>

<operation id="733" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:179 %weight_l2_1_load_9 = load i9 %weight_l2_1_addr_10

]]></Node>
<StgValue><ssdm name="weight_l2_1_load_9"/></StgValue>
</operation>

<operation id="734" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge287.loopexit:180 %weight_l2_2_addr_10 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln133_25

]]></Node>
<StgValue><ssdm name="weight_l2_2_addr_10"/></StgValue>
</operation>

<operation id="735" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:181 %weight_l2_2_load_9 = load i9 %weight_l2_2_addr_10

]]></Node>
<StgValue><ssdm name="weight_l2_2_load_9"/></StgValue>
</operation>

<operation id="736" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge287.loopexit:182 %weight_l2_3_addr_10 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln133_25

]]></Node>
<StgValue><ssdm name="weight_l2_3_addr_10"/></StgValue>
</operation>

<operation id="737" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:183 %weight_l2_3_load_9 = load i9 %weight_l2_3_addr_10

]]></Node>
<StgValue><ssdm name="weight_l2_3_load_9"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="738" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="64" op_0_bw="2">
<![CDATA[
._crit_edge287.loopexit:159 %zext_ln133_8 = zext i2 %add_ln133_8

]]></Node>
<StgValue><ssdm name="zext_ln133_8"/></StgValue>
</operation>

<operation id="739" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:163 %weight_l2_0_load_8 = load i9 %weight_l2_0_addr_9

]]></Node>
<StgValue><ssdm name="weight_l2_0_load_8"/></StgValue>
</operation>

<operation id="740" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:165 %weight_l2_1_load_8 = load i9 %weight_l2_1_addr_9

]]></Node>
<StgValue><ssdm name="weight_l2_1_load_8"/></StgValue>
</operation>

<operation id="741" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:167 %weight_l2_2_load_8 = load i9 %weight_l2_2_addr_9

]]></Node>
<StgValue><ssdm name="weight_l2_2_load_8"/></StgValue>
</operation>

<operation id="742" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:169 %weight_l2_3_load_8 = load i9 %weight_l2_3_addr_9

]]></Node>
<StgValue><ssdm name="weight_l2_3_load_8"/></StgValue>
</operation>

<operation id="743" st_id="44" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="64">
<![CDATA[
._crit_edge287.loopexit:170 %tmp_10 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_8, i8 %weight_l2_1_load_8, i8 %weight_l2_2_load_8, i8 %weight_l2_3_load_8, i64 %zext_ln133_8

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="744" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="64" op_0_bw="2">
<![CDATA[
._crit_edge287.loopexit:173 %zext_ln133_9 = zext i2 %add_ln133_9

]]></Node>
<StgValue><ssdm name="zext_ln133_9"/></StgValue>
</operation>

<operation id="745" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:177 %weight_l2_0_load_9 = load i9 %weight_l2_0_addr_10

]]></Node>
<StgValue><ssdm name="weight_l2_0_load_9"/></StgValue>
</operation>

<operation id="746" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:179 %weight_l2_1_load_9 = load i9 %weight_l2_1_addr_10

]]></Node>
<StgValue><ssdm name="weight_l2_1_load_9"/></StgValue>
</operation>

<operation id="747" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:181 %weight_l2_2_load_9 = load i9 %weight_l2_2_addr_10

]]></Node>
<StgValue><ssdm name="weight_l2_2_load_9"/></StgValue>
</operation>

<operation id="748" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:183 %weight_l2_3_load_9 = load i9 %weight_l2_3_addr_10

]]></Node>
<StgValue><ssdm name="weight_l2_3_load_9"/></StgValue>
</operation>

<operation id="749" st_id="44" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="64">
<![CDATA[
._crit_edge287.loopexit:184 %tmp_11 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_9, i8 %weight_l2_1_load_9, i8 %weight_l2_2_load_9, i8 %weight_l2_3_load_9, i64 %zext_ln133_9

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="750" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="64" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:189 %zext_ln133_26 = zext i9 %lshr_ln133_s

]]></Node>
<StgValue><ssdm name="zext_ln133_26"/></StgValue>
</operation>

<operation id="751" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge287.loopexit:190 %weight_l2_0_addr_11 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln133_26

]]></Node>
<StgValue><ssdm name="weight_l2_0_addr_11"/></StgValue>
</operation>

<operation id="752" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:191 %weight_l2_0_load_10 = load i9 %weight_l2_0_addr_11

]]></Node>
<StgValue><ssdm name="weight_l2_0_load_10"/></StgValue>
</operation>

<operation id="753" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge287.loopexit:192 %weight_l2_1_addr_11 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln133_26

]]></Node>
<StgValue><ssdm name="weight_l2_1_addr_11"/></StgValue>
</operation>

<operation id="754" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:193 %weight_l2_1_load_10 = load i9 %weight_l2_1_addr_11

]]></Node>
<StgValue><ssdm name="weight_l2_1_load_10"/></StgValue>
</operation>

<operation id="755" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge287.loopexit:194 %weight_l2_2_addr_11 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln133_26

]]></Node>
<StgValue><ssdm name="weight_l2_2_addr_11"/></StgValue>
</operation>

<operation id="756" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:195 %weight_l2_2_load_10 = load i9 %weight_l2_2_addr_11

]]></Node>
<StgValue><ssdm name="weight_l2_2_load_10"/></StgValue>
</operation>

<operation id="757" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge287.loopexit:196 %weight_l2_3_addr_11 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln133_26

]]></Node>
<StgValue><ssdm name="weight_l2_3_addr_11"/></StgValue>
</operation>

<operation id="758" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:197 %weight_l2_3_load_10 = load i9 %weight_l2_3_addr_11

]]></Node>
<StgValue><ssdm name="weight_l2_3_load_10"/></StgValue>
</operation>

<operation id="759" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="64" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:203 %zext_ln133_27 = zext i9 %lshr_ln133_10

]]></Node>
<StgValue><ssdm name="zext_ln133_27"/></StgValue>
</operation>

<operation id="760" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge287.loopexit:204 %weight_l2_0_addr_12 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln133_27

]]></Node>
<StgValue><ssdm name="weight_l2_0_addr_12"/></StgValue>
</operation>

<operation id="761" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:205 %weight_l2_0_load_11 = load i9 %weight_l2_0_addr_12

]]></Node>
<StgValue><ssdm name="weight_l2_0_load_11"/></StgValue>
</operation>

<operation id="762" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge287.loopexit:206 %weight_l2_1_addr_12 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln133_27

]]></Node>
<StgValue><ssdm name="weight_l2_1_addr_12"/></StgValue>
</operation>

<operation id="763" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:207 %weight_l2_1_load_11 = load i9 %weight_l2_1_addr_12

]]></Node>
<StgValue><ssdm name="weight_l2_1_load_11"/></StgValue>
</operation>

<operation id="764" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge287.loopexit:208 %weight_l2_2_addr_12 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln133_27

]]></Node>
<StgValue><ssdm name="weight_l2_2_addr_12"/></StgValue>
</operation>

<operation id="765" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:209 %weight_l2_2_load_11 = load i9 %weight_l2_2_addr_12

]]></Node>
<StgValue><ssdm name="weight_l2_2_load_11"/></StgValue>
</operation>

<operation id="766" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge287.loopexit:210 %weight_l2_3_addr_12 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln133_27

]]></Node>
<StgValue><ssdm name="weight_l2_3_addr_12"/></StgValue>
</operation>

<operation id="767" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:211 %weight_l2_3_load_11 = load i9 %weight_l2_3_addr_12

]]></Node>
<StgValue><ssdm name="weight_l2_3_load_11"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="768" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="64" op_0_bw="2">
<![CDATA[
._crit_edge287.loopexit:187 %zext_ln133_10 = zext i2 %add_ln133_10

]]></Node>
<StgValue><ssdm name="zext_ln133_10"/></StgValue>
</operation>

<operation id="769" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:191 %weight_l2_0_load_10 = load i9 %weight_l2_0_addr_11

]]></Node>
<StgValue><ssdm name="weight_l2_0_load_10"/></StgValue>
</operation>

<operation id="770" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:193 %weight_l2_1_load_10 = load i9 %weight_l2_1_addr_11

]]></Node>
<StgValue><ssdm name="weight_l2_1_load_10"/></StgValue>
</operation>

<operation id="771" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:195 %weight_l2_2_load_10 = load i9 %weight_l2_2_addr_11

]]></Node>
<StgValue><ssdm name="weight_l2_2_load_10"/></StgValue>
</operation>

<operation id="772" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:197 %weight_l2_3_load_10 = load i9 %weight_l2_3_addr_11

]]></Node>
<StgValue><ssdm name="weight_l2_3_load_10"/></StgValue>
</operation>

<operation id="773" st_id="45" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="64">
<![CDATA[
._crit_edge287.loopexit:198 %tmp_12 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_10, i8 %weight_l2_1_load_10, i8 %weight_l2_2_load_10, i8 %weight_l2_3_load_10, i64 %zext_ln133_10

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="774" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="64" op_0_bw="2">
<![CDATA[
._crit_edge287.loopexit:201 %zext_ln133_11 = zext i2 %add_ln133_11

]]></Node>
<StgValue><ssdm name="zext_ln133_11"/></StgValue>
</operation>

<operation id="775" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:205 %weight_l2_0_load_11 = load i9 %weight_l2_0_addr_12

]]></Node>
<StgValue><ssdm name="weight_l2_0_load_11"/></StgValue>
</operation>

<operation id="776" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:207 %weight_l2_1_load_11 = load i9 %weight_l2_1_addr_12

]]></Node>
<StgValue><ssdm name="weight_l2_1_load_11"/></StgValue>
</operation>

<operation id="777" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:209 %weight_l2_2_load_11 = load i9 %weight_l2_2_addr_12

]]></Node>
<StgValue><ssdm name="weight_l2_2_load_11"/></StgValue>
</operation>

<operation id="778" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:211 %weight_l2_3_load_11 = load i9 %weight_l2_3_addr_12

]]></Node>
<StgValue><ssdm name="weight_l2_3_load_11"/></StgValue>
</operation>

<operation id="779" st_id="45" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="64">
<![CDATA[
._crit_edge287.loopexit:212 %tmp_13 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_11, i8 %weight_l2_1_load_11, i8 %weight_l2_2_load_11, i8 %weight_l2_3_load_11, i64 %zext_ln133_11

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="780" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="64" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:217 %zext_ln133_28 = zext i9 %lshr_ln133_11

]]></Node>
<StgValue><ssdm name="zext_ln133_28"/></StgValue>
</operation>

<operation id="781" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge287.loopexit:218 %weight_l2_0_addr_13 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln133_28

]]></Node>
<StgValue><ssdm name="weight_l2_0_addr_13"/></StgValue>
</operation>

<operation id="782" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:219 %weight_l2_0_load_12 = load i9 %weight_l2_0_addr_13

]]></Node>
<StgValue><ssdm name="weight_l2_0_load_12"/></StgValue>
</operation>

<operation id="783" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge287.loopexit:220 %weight_l2_1_addr_13 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln133_28

]]></Node>
<StgValue><ssdm name="weight_l2_1_addr_13"/></StgValue>
</operation>

<operation id="784" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:221 %weight_l2_1_load_12 = load i9 %weight_l2_1_addr_13

]]></Node>
<StgValue><ssdm name="weight_l2_1_load_12"/></StgValue>
</operation>

<operation id="785" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge287.loopexit:222 %weight_l2_2_addr_13 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln133_28

]]></Node>
<StgValue><ssdm name="weight_l2_2_addr_13"/></StgValue>
</operation>

<operation id="786" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:223 %weight_l2_2_load_12 = load i9 %weight_l2_2_addr_13

]]></Node>
<StgValue><ssdm name="weight_l2_2_load_12"/></StgValue>
</operation>

<operation id="787" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge287.loopexit:224 %weight_l2_3_addr_13 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln133_28

]]></Node>
<StgValue><ssdm name="weight_l2_3_addr_13"/></StgValue>
</operation>

<operation id="788" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:225 %weight_l2_3_load_12 = load i9 %weight_l2_3_addr_13

]]></Node>
<StgValue><ssdm name="weight_l2_3_load_12"/></StgValue>
</operation>

<operation id="789" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="64" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:231 %zext_ln133_29 = zext i9 %lshr_ln133_12

]]></Node>
<StgValue><ssdm name="zext_ln133_29"/></StgValue>
</operation>

<operation id="790" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge287.loopexit:232 %weight_l2_0_addr_14 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln133_29

]]></Node>
<StgValue><ssdm name="weight_l2_0_addr_14"/></StgValue>
</operation>

<operation id="791" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:233 %weight_l2_0_load_13 = load i9 %weight_l2_0_addr_14

]]></Node>
<StgValue><ssdm name="weight_l2_0_load_13"/></StgValue>
</operation>

<operation id="792" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge287.loopexit:234 %weight_l2_1_addr_14 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln133_29

]]></Node>
<StgValue><ssdm name="weight_l2_1_addr_14"/></StgValue>
</operation>

<operation id="793" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:235 %weight_l2_1_load_13 = load i9 %weight_l2_1_addr_14

]]></Node>
<StgValue><ssdm name="weight_l2_1_load_13"/></StgValue>
</operation>

<operation id="794" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge287.loopexit:236 %weight_l2_2_addr_14 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln133_29

]]></Node>
<StgValue><ssdm name="weight_l2_2_addr_14"/></StgValue>
</operation>

<operation id="795" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:237 %weight_l2_2_load_13 = load i9 %weight_l2_2_addr_14

]]></Node>
<StgValue><ssdm name="weight_l2_2_load_13"/></StgValue>
</operation>

<operation id="796" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge287.loopexit:238 %weight_l2_3_addr_14 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln133_29

]]></Node>
<StgValue><ssdm name="weight_l2_3_addr_14"/></StgValue>
</operation>

<operation id="797" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:239 %weight_l2_3_load_13 = load i9 %weight_l2_3_addr_14

]]></Node>
<StgValue><ssdm name="weight_l2_3_load_13"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="798" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="2">
<![CDATA[
._crit_edge287.loopexit:215 %zext_ln133_12 = zext i2 %add_ln133_12

]]></Node>
<StgValue><ssdm name="zext_ln133_12"/></StgValue>
</operation>

<operation id="799" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:219 %weight_l2_0_load_12 = load i9 %weight_l2_0_addr_13

]]></Node>
<StgValue><ssdm name="weight_l2_0_load_12"/></StgValue>
</operation>

<operation id="800" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:221 %weight_l2_1_load_12 = load i9 %weight_l2_1_addr_13

]]></Node>
<StgValue><ssdm name="weight_l2_1_load_12"/></StgValue>
</operation>

<operation id="801" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:223 %weight_l2_2_load_12 = load i9 %weight_l2_2_addr_13

]]></Node>
<StgValue><ssdm name="weight_l2_2_load_12"/></StgValue>
</operation>

<operation id="802" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:225 %weight_l2_3_load_12 = load i9 %weight_l2_3_addr_13

]]></Node>
<StgValue><ssdm name="weight_l2_3_load_12"/></StgValue>
</operation>

<operation id="803" st_id="46" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="64">
<![CDATA[
._crit_edge287.loopexit:226 %tmp_14 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_12, i8 %weight_l2_1_load_12, i8 %weight_l2_2_load_12, i8 %weight_l2_3_load_12, i64 %zext_ln133_12

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="804" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="64" op_0_bw="2">
<![CDATA[
._crit_edge287.loopexit:229 %zext_ln133_13 = zext i2 %add_ln133_13

]]></Node>
<StgValue><ssdm name="zext_ln133_13"/></StgValue>
</operation>

<operation id="805" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:233 %weight_l2_0_load_13 = load i9 %weight_l2_0_addr_14

]]></Node>
<StgValue><ssdm name="weight_l2_0_load_13"/></StgValue>
</operation>

<operation id="806" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:235 %weight_l2_1_load_13 = load i9 %weight_l2_1_addr_14

]]></Node>
<StgValue><ssdm name="weight_l2_1_load_13"/></StgValue>
</operation>

<operation id="807" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:237 %weight_l2_2_load_13 = load i9 %weight_l2_2_addr_14

]]></Node>
<StgValue><ssdm name="weight_l2_2_load_13"/></StgValue>
</operation>

<operation id="808" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:239 %weight_l2_3_load_13 = load i9 %weight_l2_3_addr_14

]]></Node>
<StgValue><ssdm name="weight_l2_3_load_13"/></StgValue>
</operation>

<operation id="809" st_id="46" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="64">
<![CDATA[
._crit_edge287.loopexit:240 %tmp_15 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_13, i8 %weight_l2_1_load_13, i8 %weight_l2_2_load_13, i8 %weight_l2_3_load_13, i64 %zext_ln133_13

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="810" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="64" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:245 %zext_ln133_30 = zext i9 %lshr_ln133_13

]]></Node>
<StgValue><ssdm name="zext_ln133_30"/></StgValue>
</operation>

<operation id="811" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge287.loopexit:246 %weight_l2_0_addr_15 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln133_30

]]></Node>
<StgValue><ssdm name="weight_l2_0_addr_15"/></StgValue>
</operation>

<operation id="812" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:247 %weight_l2_0_load_14 = load i9 %weight_l2_0_addr_15

]]></Node>
<StgValue><ssdm name="weight_l2_0_load_14"/></StgValue>
</operation>

<operation id="813" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge287.loopexit:248 %weight_l2_1_addr_15 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln133_30

]]></Node>
<StgValue><ssdm name="weight_l2_1_addr_15"/></StgValue>
</operation>

<operation id="814" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:249 %weight_l2_1_load_14 = load i9 %weight_l2_1_addr_15

]]></Node>
<StgValue><ssdm name="weight_l2_1_load_14"/></StgValue>
</operation>

<operation id="815" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge287.loopexit:250 %weight_l2_2_addr_15 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln133_30

]]></Node>
<StgValue><ssdm name="weight_l2_2_addr_15"/></StgValue>
</operation>

<operation id="816" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:251 %weight_l2_2_load_14 = load i9 %weight_l2_2_addr_15

]]></Node>
<StgValue><ssdm name="weight_l2_2_load_14"/></StgValue>
</operation>

<operation id="817" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge287.loopexit:252 %weight_l2_3_addr_15 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln133_30

]]></Node>
<StgValue><ssdm name="weight_l2_3_addr_15"/></StgValue>
</operation>

<operation id="818" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:253 %weight_l2_3_load_14 = load i9 %weight_l2_3_addr_15

]]></Node>
<StgValue><ssdm name="weight_l2_3_load_14"/></StgValue>
</operation>

<operation id="819" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="64" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:259 %zext_ln133_31 = zext i9 %lshr_ln133_14

]]></Node>
<StgValue><ssdm name="zext_ln133_31"/></StgValue>
</operation>

<operation id="820" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge287.loopexit:260 %weight_l2_0_addr_16 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln133_31

]]></Node>
<StgValue><ssdm name="weight_l2_0_addr_16"/></StgValue>
</operation>

<operation id="821" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:261 %weight_l2_0_load_15 = load i9 %weight_l2_0_addr_16

]]></Node>
<StgValue><ssdm name="weight_l2_0_load_15"/></StgValue>
</operation>

<operation id="822" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge287.loopexit:262 %weight_l2_1_addr_16 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln133_31

]]></Node>
<StgValue><ssdm name="weight_l2_1_addr_16"/></StgValue>
</operation>

<operation id="823" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:263 %weight_l2_1_load_15 = load i9 %weight_l2_1_addr_16

]]></Node>
<StgValue><ssdm name="weight_l2_1_load_15"/></StgValue>
</operation>

<operation id="824" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge287.loopexit:264 %weight_l2_2_addr_16 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln133_31

]]></Node>
<StgValue><ssdm name="weight_l2_2_addr_16"/></StgValue>
</operation>

<operation id="825" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:265 %weight_l2_2_load_15 = load i9 %weight_l2_2_addr_16

]]></Node>
<StgValue><ssdm name="weight_l2_2_load_15"/></StgValue>
</operation>

<operation id="826" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge287.loopexit:266 %weight_l2_3_addr_16 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln133_31

]]></Node>
<StgValue><ssdm name="weight_l2_3_addr_16"/></StgValue>
</operation>

<operation id="827" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:267 %weight_l2_3_load_15 = load i9 %weight_l2_3_addr_16

]]></Node>
<StgValue><ssdm name="weight_l2_3_load_15"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="828" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge287.loopexit:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_117_13_VITIS_LOOP_119_14_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="829" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge287.loopexit:1 %empty_54 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="830" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge287.loopexit:6 %zext_ln117 = zext i8 %select_ln117_1

]]></Node>
<StgValue><ssdm name="zext_ln117"/></StgValue>
</operation>

<operation id="831" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="10" op_0_bw="8">
<![CDATA[
._crit_edge287.loopexit:41 %zext_ln119 = zext i8 %select_ln117

]]></Node>
<StgValue><ssdm name="zext_ln119"/></StgValue>
</operation>

<operation id="832" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge287.loopexit:43 %specloopname_ln119 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln119"/></StgValue>
</operation>

<operation id="833" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="64" op_0_bw="2">
<![CDATA[
._crit_edge287.loopexit:243 %zext_ln133_14 = zext i2 %add_ln133_14

]]></Node>
<StgValue><ssdm name="zext_ln133_14"/></StgValue>
</operation>

<operation id="834" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:247 %weight_l2_0_load_14 = load i9 %weight_l2_0_addr_15

]]></Node>
<StgValue><ssdm name="weight_l2_0_load_14"/></StgValue>
</operation>

<operation id="835" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:249 %weight_l2_1_load_14 = load i9 %weight_l2_1_addr_15

]]></Node>
<StgValue><ssdm name="weight_l2_1_load_14"/></StgValue>
</operation>

<operation id="836" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:251 %weight_l2_2_load_14 = load i9 %weight_l2_2_addr_15

]]></Node>
<StgValue><ssdm name="weight_l2_2_load_14"/></StgValue>
</operation>

<operation id="837" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:253 %weight_l2_3_load_14 = load i9 %weight_l2_3_addr_15

]]></Node>
<StgValue><ssdm name="weight_l2_3_load_14"/></StgValue>
</operation>

<operation id="838" st_id="47" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="64">
<![CDATA[
._crit_edge287.loopexit:254 %tmp_16 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_14, i8 %weight_l2_1_load_14, i8 %weight_l2_2_load_14, i8 %weight_l2_3_load_14, i64 %zext_ln133_14

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="839" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="64" op_0_bw="2">
<![CDATA[
._crit_edge287.loopexit:257 %zext_ln133_15 = zext i2 %add_ln133_15

]]></Node>
<StgValue><ssdm name="zext_ln133_15"/></StgValue>
</operation>

<operation id="840" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:261 %weight_l2_0_load_15 = load i9 %weight_l2_0_addr_16

]]></Node>
<StgValue><ssdm name="weight_l2_0_load_15"/></StgValue>
</operation>

<operation id="841" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:263 %weight_l2_1_load_15 = load i9 %weight_l2_1_addr_16

]]></Node>
<StgValue><ssdm name="weight_l2_1_load_15"/></StgValue>
</operation>

<operation id="842" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:265 %weight_l2_2_load_15 = load i9 %weight_l2_2_addr_16

]]></Node>
<StgValue><ssdm name="weight_l2_2_load_15"/></StgValue>
</operation>

<operation id="843" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge287.loopexit:267 %weight_l2_3_load_15 = load i9 %weight_l2_3_addr_16

]]></Node>
<StgValue><ssdm name="weight_l2_3_load_15"/></StgValue>
</operation>

<operation id="844" st_id="47" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="64">
<![CDATA[
._crit_edge287.loopexit:268 %tmp_17 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_15, i8 %weight_l2_1_load_15, i8 %weight_l2_2_load_15, i8 %weight_l2_3_load_15, i64 %zext_ln133_15

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="845" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge287.loopexit:269 %br_ln143 = br void %bb962

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="846" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
bb962:0 %indvar_flatten15 = phi i16, void %._crit_edge287.loopexit, i16 %add_ln143, void %._crit_edge267

]]></Node>
<StgValue><ssdm name="indvar_flatten15"/></StgValue>
</operation>

<operation id="847" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb962:1 %hi_1 = phi i8, void %._crit_edge287.loopexit, i8 %select_ln143_1, void %._crit_edge267

]]></Node>
<StgValue><ssdm name="hi_1"/></StgValue>
</operation>

<operation id="848" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb962:2 %wi_1 = phi i8, void %._crit_edge287.loopexit, i8 %add_ln144, void %._crit_edge267

]]></Node>
<StgValue><ssdm name="wi_1"/></StgValue>
</operation>

<operation id="849" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
bb962:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="850" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb962:4 %icmp_ln143 = icmp_eq  i16 %indvar_flatten15, i16 %mul163

]]></Node>
<StgValue><ssdm name="icmp_ln143"/></StgValue>
</operation>

<operation id="851" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb962:5 %add_ln143 = add i16 %indvar_flatten15, i16

]]></Node>
<StgValue><ssdm name="add_ln143"/></StgValue>
</operation>

<operation id="852" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb962:6 %br_ln143 = br i1 %icmp_ln143, void %._crit_edge267, void %.lr.ph281

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>

<operation id="853" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge267:2 %icmp_ln144 = icmp_eq  i8 %wi_1, i8 %WH

]]></Node>
<StgValue><ssdm name="icmp_ln144"/></StgValue>
</operation>

<operation id="854" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge267:3 %select_ln143 = select i1 %icmp_ln144, i8, i8 %wi_1

]]></Node>
<StgValue><ssdm name="select_ln143"/></StgValue>
</operation>

<operation id="855" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge267:4 %add_ln143_3 = add i8 %hi_1, i8

]]></Node>
<StgValue><ssdm name="add_ln143_3"/></StgValue>
</operation>

<operation id="856" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge267:5 %select_ln143_1 = select i1 %icmp_ln144, i8 %add_ln143_3, i8 %hi_1

]]></Node>
<StgValue><ssdm name="select_ln143_1"/></StgValue>
</operation>

<operation id="857" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge267:6 %zext_ln143 = zext i8 %select_ln143_1

]]></Node>
<StgValue><ssdm name="zext_ln143"/></StgValue>
</operation>

<operation id="858" st_id="48" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge267:7 %mul_ln143 = mul i9 %zext_ln143, i9 %WH_cast

]]></Node>
<StgValue><ssdm name="mul_ln143"/></StgValue>
</operation>

<operation id="859" st_id="48" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge267:8 %add_ln143_1 = add i9 %zext_ln143, i9 %zext_ln117

]]></Node>
<StgValue><ssdm name="add_ln143_1"/></StgValue>
</operation>

<operation id="860" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="10" op_0_bw="9">
<![CDATA[
._crit_edge267:9 %zext_ln143_1 = zext i9 %add_ln143_1

]]></Node>
<StgValue><ssdm name="zext_ln143_1"/></StgValue>
</operation>

<operation id="861" st_id="48" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge267:10 %mul_ln143_1 = mul i10 %zext_ln143_1, i10 %trunc_ln3_cast40

]]></Node>
<StgValue><ssdm name="mul_ln143_1"/></StgValue>
</operation>

<operation id="862" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge267:37 %add_ln144 = add i8 %select_ln143, i8

]]></Node>
<StgValue><ssdm name="add_ln144"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="863" st_id="49" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge267:7 %mul_ln143 = mul i9 %zext_ln143, i9 %WH_cast

]]></Node>
<StgValue><ssdm name="mul_ln143"/></StgValue>
</operation>

<operation id="864" st_id="49" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge267:10 %mul_ln143_1 = mul i10 %zext_ln143_1, i10 %trunc_ln3_cast40

]]></Node>
<StgValue><ssdm name="mul_ln143_1"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="865" st_id="50" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge267:7 %mul_ln143 = mul i9 %zext_ln143, i9 %WH_cast

]]></Node>
<StgValue><ssdm name="mul_ln143"/></StgValue>
</operation>

<operation id="866" st_id="50" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge267:10 %mul_ln143_1 = mul i10 %zext_ln143_1, i10 %trunc_ln3_cast40

]]></Node>
<StgValue><ssdm name="mul_ln143_1"/></StgValue>
</operation>

<operation id="867" st_id="50" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge267:11 %add_ln143_2 = add i10 %mul_ln143_1, i10 %zext_ln119

]]></Node>
<StgValue><ssdm name="add_ln143_2"/></StgValue>
</operation>

<operation id="868" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge267:13 %wi_1_cast56 = zext i8 %select_ln143

]]></Node>
<StgValue><ssdm name="wi_1_cast56"/></StgValue>
</operation>

<operation id="869" st_id="50" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge267:19 %empty_52 = add i9 %wi_1_cast56, i9 %mul_ln143

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="870" st_id="51" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge267:11 %add_ln143_2 = add i10 %mul_ln143_1, i10 %zext_ln119

]]></Node>
<StgValue><ssdm name="add_ln143_2"/></StgValue>
</operation>

<operation id="871" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="10" op_0_bw="8">
<![CDATA[
._crit_edge267:14 %wi_1_cast = zext i8 %select_ln143

]]></Node>
<StgValue><ssdm name="wi_1_cast"/></StgValue>
</operation>

<operation id="872" st_id="51" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge267:16 %tmp6 = add i10 %wi_1_cast, i10 %mul_ln117

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="873" st_id="51" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge267:17 %empty_51 = add i10 %tmp6, i10 %add_ln143_2

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="874" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge267:18 %p_cast84 = zext i10 %empty_51

]]></Node>
<StgValue><ssdm name="p_cast84"/></StgValue>
</operation>

<operation id="875" st_id="51" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge267:19 %empty_52 = add i9 %wi_1_cast56, i9 %mul_ln143

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="876" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge267:21 %data_l2_0_addr_1 = getelementptr i8 %data_l2_0, i64, i64 %p_cast84

]]></Node>
<StgValue><ssdm name="data_l2_0_addr_1"/></StgValue>
</operation>

<operation id="877" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="8" op_0_bw="10">
<![CDATA[
._crit_edge267:22 %data_l2_0_load = load i10 %data_l2_0_addr_1

]]></Node>
<StgValue><ssdm name="data_l2_0_load"/></StgValue>
</operation>

<operation id="878" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge267:25 %data_l2_1_addr_1 = getelementptr i8 %data_l2_1, i64, i64 %p_cast84

]]></Node>
<StgValue><ssdm name="data_l2_1_addr_1"/></StgValue>
</operation>

<operation id="879" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="8" op_0_bw="10">
<![CDATA[
._crit_edge267:26 %data_l2_1_load = load i10 %data_l2_1_addr_1

]]></Node>
<StgValue><ssdm name="data_l2_1_load"/></StgValue>
</operation>

<operation id="880" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge267:29 %data_l2_2_addr_1 = getelementptr i8 %data_l2_2, i64, i64 %p_cast84

]]></Node>
<StgValue><ssdm name="data_l2_2_addr_1"/></StgValue>
</operation>

<operation id="881" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="8" op_0_bw="10">
<![CDATA[
._crit_edge267:30 %data_l2_2_load = load i10 %data_l2_2_addr_1

]]></Node>
<StgValue><ssdm name="data_l2_2_load"/></StgValue>
</operation>

<operation id="882" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge267:33 %data_l2_3_addr_1 = getelementptr i8 %data_l2_3, i64, i64 %p_cast84

]]></Node>
<StgValue><ssdm name="data_l2_3_addr_1"/></StgValue>
</operation>

<operation id="883" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="8" op_0_bw="10">
<![CDATA[
._crit_edge267:34 %data_l2_3_load = load i10 %data_l2_3_addr_1

]]></Node>
<StgValue><ssdm name="data_l2_3_load"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="884" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge267:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_143_17_VITIS_LOOP_144_18_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="885" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge267:1 %empty_50 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="886" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge267:12 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="887" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge267:15 %specloopname_ln144 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0

]]></Node>
<StgValue><ssdm name="specloopname_ln144"/></StgValue>
</operation>

<operation id="888" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="64" op_0_bw="9">
<![CDATA[
._crit_edge267:20 %zext_ln153 = zext i9 %empty_52

]]></Node>
<StgValue><ssdm name="zext_ln153"/></StgValue>
</operation>

<operation id="889" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="8" op_0_bw="10">
<![CDATA[
._crit_edge267:22 %data_l2_0_load = load i10 %data_l2_0_addr_1

]]></Node>
<StgValue><ssdm name="data_l2_0_load"/></StgValue>
</operation>

<operation id="890" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge267:23 %data_l1_0_0_addr_1 = getelementptr i8 %data_l1_0_0, i64, i64 %zext_ln153

]]></Node>
<StgValue><ssdm name="data_l1_0_0_addr_1"/></StgValue>
</operation>

<operation id="891" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge267:24 %store_ln150 = store i8 %data_l2_0_load, i9 %data_l1_0_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="892" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="8" op_0_bw="10">
<![CDATA[
._crit_edge267:26 %data_l2_1_load = load i10 %data_l2_1_addr_1

]]></Node>
<StgValue><ssdm name="data_l2_1_load"/></StgValue>
</operation>

<operation id="893" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge267:27 %data_l1_1_0_addr = getelementptr i8 %data_l1_1_0, i64, i64 %zext_ln153

]]></Node>
<StgValue><ssdm name="data_l1_1_0_addr"/></StgValue>
</operation>

<operation id="894" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge267:28 %store_ln150 = store i8 %data_l2_1_load, i9 %data_l1_1_0_addr

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="895" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="8" op_0_bw="10">
<![CDATA[
._crit_edge267:30 %data_l2_2_load = load i10 %data_l2_2_addr_1

]]></Node>
<StgValue><ssdm name="data_l2_2_load"/></StgValue>
</operation>

<operation id="896" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge267:31 %data_l1_2_0_addr = getelementptr i8 %data_l1_2_0, i64, i64 %zext_ln153

]]></Node>
<StgValue><ssdm name="data_l1_2_0_addr"/></StgValue>
</operation>

<operation id="897" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge267:32 %store_ln150 = store i8 %data_l2_2_load, i9 %data_l1_2_0_addr

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="898" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="8" op_0_bw="10">
<![CDATA[
._crit_edge267:34 %data_l2_3_load = load i10 %data_l2_3_addr_1

]]></Node>
<StgValue><ssdm name="data_l2_3_load"/></StgValue>
</operation>

<operation id="899" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge267:35 %data_l1_3_0_addr = getelementptr i8 %data_l1_3_0, i64, i64 %zext_ln153

]]></Node>
<StgValue><ssdm name="data_l1_3_0_addr"/></StgValue>
</operation>

<operation id="900" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge267:36 %store_ln150 = store i8 %data_l2_3_load, i9 %data_l1_3_0_addr

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="901" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge267:38 %br_ln0 = br void %bb962

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="902" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="16" op_0_bw="8">
<![CDATA[
.lr.ph281:0 %p_cast46 = sext i8 %tmp_17

]]></Node>
<StgValue><ssdm name="p_cast46"/></StgValue>
</operation>

<operation id="903" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="16" op_0_bw="8">
<![CDATA[
.lr.ph281:1 %p_cast59 = sext i8 %tmp_16

]]></Node>
<StgValue><ssdm name="p_cast59"/></StgValue>
</operation>

<operation id="904" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="16" op_0_bw="8">
<![CDATA[
.lr.ph281:2 %p_cast61 = sext i8 %tmp_15

]]></Node>
<StgValue><ssdm name="p_cast61"/></StgValue>
</operation>

<operation id="905" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="16" op_0_bw="8">
<![CDATA[
.lr.ph281:3 %p_cast63 = sext i8 %tmp_14

]]></Node>
<StgValue><ssdm name="p_cast63"/></StgValue>
</operation>

<operation id="906" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="16" op_0_bw="8">
<![CDATA[
.lr.ph281:4 %p_cast48 = sext i8 %tmp_13

]]></Node>
<StgValue><ssdm name="p_cast48"/></StgValue>
</operation>

<operation id="907" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="16" op_0_bw="8">
<![CDATA[
.lr.ph281:5 %p_cast65 = sext i8 %tmp_12

]]></Node>
<StgValue><ssdm name="p_cast65"/></StgValue>
</operation>

<operation id="908" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="16" op_0_bw="8">
<![CDATA[
.lr.ph281:6 %p_cast67 = sext i8 %tmp_11

]]></Node>
<StgValue><ssdm name="p_cast67"/></StgValue>
</operation>

<operation id="909" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="16" op_0_bw="8">
<![CDATA[
.lr.ph281:7 %p_cast69 = sext i8 %tmp_10

]]></Node>
<StgValue><ssdm name="p_cast69"/></StgValue>
</operation>

<operation id="910" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="16" op_0_bw="8">
<![CDATA[
.lr.ph281:8 %p_cast50 = sext i8 %tmp_s

]]></Node>
<StgValue><ssdm name="p_cast50"/></StgValue>
</operation>

<operation id="911" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="16" op_0_bw="8">
<![CDATA[
.lr.ph281:9 %p_cast71 = sext i8 %tmp_9

]]></Node>
<StgValue><ssdm name="p_cast71"/></StgValue>
</operation>

<operation id="912" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="16" op_0_bw="8">
<![CDATA[
.lr.ph281:10 %p_cast73 = sext i8 %tmp_8

]]></Node>
<StgValue><ssdm name="p_cast73"/></StgValue>
</operation>

<operation id="913" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="16" op_0_bw="8">
<![CDATA[
.lr.ph281:11 %p_cast75 = sext i8 %tmp_7

]]></Node>
<StgValue><ssdm name="p_cast75"/></StgValue>
</operation>

<operation id="914" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="16" op_0_bw="8">
<![CDATA[
.lr.ph281:12 %p_cast52 = sext i8 %tmp_6

]]></Node>
<StgValue><ssdm name="p_cast52"/></StgValue>
</operation>

<operation id="915" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="16" op_0_bw="8">
<![CDATA[
.lr.ph281:13 %p_cast77 = sext i8 %tmp_5

]]></Node>
<StgValue><ssdm name="p_cast77"/></StgValue>
</operation>

<operation id="916" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="16" op_0_bw="8">
<![CDATA[
.lr.ph281:14 %p_cast79 = sext i8 %tmp_4

]]></Node>
<StgValue><ssdm name="p_cast79"/></StgValue>
</operation>

<operation id="917" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="16" op_0_bw="8">
<![CDATA[
.lr.ph281:15 %sext_ln164 = sext i8 %tmp_3

]]></Node>
<StgValue><ssdm name="sext_ln164"/></StgValue>
</operation>

<operation id="918" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph281:16 %br_ln164 = br void %bb961

]]></Node>
<StgValue><ssdm name="br_ln164"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="919" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
bb961:0 %i = phi i16, void %.lr.ph281, i16 %add_ln164, void %.split24._crit_edge.3

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="920" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb961:9 %icmp_ln164 = icmp_eq  i16 %i, i16 %input_rows

]]></Node>
<StgValue><ssdm name="icmp_ln164"/></StgValue>
</operation>

<operation id="921" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb961:11 %add_ln164 = add i16 %i, i16

]]></Node>
<StgValue><ssdm name="add_ln164"/></StgValue>
</operation>

<operation id="922" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb961:12 %br_ln164 = br i1 %icmp_ln164, void %bb961.split_ifconv, void %._crit_edge282.loopexit

]]></Node>
<StgValue><ssdm name="br_ln164"/></StgValue>
</operation>

<operation id="923" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="17" op_0_bw="16">
<![CDATA[
bb961.split_ifconv:5 %zext_ln164 = zext i16 %i

]]></Node>
<StgValue><ssdm name="zext_ln164"/></StgValue>
</operation>

<operation id="924" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="9" op_0_bw="16">
<![CDATA[
bb961.split_ifconv:8 %trunc_ln174 = trunc i16 %i

]]></Node>
<StgValue><ssdm name="trunc_ln174"/></StgValue>
</operation>

<operation id="925" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="64" op_0_bw="16">
<![CDATA[
bb961.split_ifconv:9 %zext_ln174 = zext i16 %i

]]></Node>
<StgValue><ssdm name="zext_ln174"/></StgValue>
</operation>

<operation id="926" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb961.split_ifconv:10 %data_l1_0_0_addr = getelementptr i8 %data_l1_0_0, i64, i64 %zext_ln174

]]></Node>
<StgValue><ssdm name="data_l1_0_0_addr"/></StgValue>
</operation>

<operation id="927" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="8" op_0_bw="9">
<![CDATA[
bb961.split_ifconv:11 %data_l1_0_0_load = load i9 %data_l1_0_0_addr

]]></Node>
<StgValue><ssdm name="data_l1_0_0_load"/></StgValue>
</operation>

<operation id="928" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb961.split_ifconv:13 %icmp_ln173 = icmp_ne  i16 %i, i16

]]></Node>
<StgValue><ssdm name="icmp_ln173"/></StgValue>
</operation>

<operation id="929" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb961.split_ifconv:18 %add_ln171_1 = add i17, i17 %zext_ln164

]]></Node>
<StgValue><ssdm name="add_ln171_1"/></StgValue>
</operation>

<operation id="930" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
bb961.split_ifconv:20 %tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln171_1, i32

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="931" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb961.split_ifconv:25 %add_ln171_2 = add i17, i17 %zext_ln164

]]></Node>
<StgValue><ssdm name="add_ln171_2"/></StgValue>
</operation>

<operation id="932" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
bb961.split_ifconv:27 %tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln171_2, i32

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="933" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb961.split_ifconv:71 %add_ln285 = add i17, i17 %zext_ln164

]]></Node>
<StgValue><ssdm name="add_ln285"/></StgValue>
</operation>

<operation id="934" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb961.split_ifconv:73 %icmp_ln285 = icmp_ult  i17 %add_ln285, i17 %mul163_cast53

]]></Node>
<StgValue><ssdm name="icmp_ln285"/></StgValue>
</operation>

<operation id="935" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb961.split_ifconv:74 %br_ln285 = br i1 %icmp_ln285, void %.split24.1, void %bb954.0

]]></Node>
<StgValue><ssdm name="br_ln285"/></StgValue>
</operation>

<operation id="936" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.split24.1:0 %add_ln285_1 = add i17 %zext_ln164, i17

]]></Node>
<StgValue><ssdm name="add_ln285_1"/></StgValue>
</operation>

<operation id="937" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.split24.1:2 %icmp_ln285_1 = icmp_ult  i17 %add_ln285_1, i17 %mul163_cast53

]]></Node>
<StgValue><ssdm name="icmp_ln285_1"/></StgValue>
</operation>

<operation id="938" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split24.1:3 %br_ln285 = br i1 %icmp_ln285_1, void %.split24.2, void %bb954.1

]]></Node>
<StgValue><ssdm name="br_ln285"/></StgValue>
</operation>

<operation id="939" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.split24.2:0 %add_ln285_2 = add i17 %zext_ln164, i17

]]></Node>
<StgValue><ssdm name="add_ln285_2"/></StgValue>
</operation>

<operation id="940" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.split24.2:2 %icmp_ln285_2 = icmp_ult  i17 %add_ln285_2, i17 %mul163_cast53

]]></Node>
<StgValue><ssdm name="icmp_ln285_2"/></StgValue>
</operation>

<operation id="941" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split24.2:3 %br_ln285 = br i1 %icmp_ln285_2, void %.split24.3, void %bb954.2

]]></Node>
<StgValue><ssdm name="br_ln285"/></StgValue>
</operation>

<operation id="942" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.split24.3:0 %icmp_ln285_3 = icmp_ult  i17 %add_ln171_2, i17 %mul163_cast53

]]></Node>
<StgValue><ssdm name="icmp_ln285_3"/></StgValue>
</operation>

<operation id="943" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split24.3:1 %br_ln285 = br i1 %icmp_ln285_3, void %.split24._crit_edge.3, void %bb954.3

]]></Node>
<StgValue><ssdm name="br_ln285"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="944" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="8" op_0_bw="8">
<![CDATA[
bb961:4 %arrayidx2234_1_3_promoted760_load = load i8 %arrayidx2234_1_3_promoted760

]]></Node>
<StgValue><ssdm name="arrayidx2234_1_3_promoted760_load"/></StgValue>
</operation>

<operation id="945" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="8" op_0_bw="8">
<![CDATA[
bb961:8 %arrayidx2234_2_3_promoted788_load = load i8 %arrayidx2234_2_3_promoted788

]]></Node>
<StgValue><ssdm name="arrayidx2234_2_3_promoted788_load"/></StgValue>
</operation>

<operation id="946" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="8" op_0_bw="9">
<![CDATA[
bb961.split_ifconv:11 %data_l1_0_0_load = load i9 %data_l1_0_0_addr

]]></Node>
<StgValue><ssdm name="data_l1_0_0_load"/></StgValue>
</operation>

<operation id="947" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb961.split_ifconv:12 %add_ln171 = add i9, i9 %trunc_ln174

]]></Node>
<StgValue><ssdm name="add_ln171"/></StgValue>
</operation>

<operation id="948" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
<literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="64" op_0_bw="9">
<![CDATA[
bb961.split_ifconv:14 %zext_ln174_1 = zext i9 %add_ln171

]]></Node>
<StgValue><ssdm name="zext_ln174_1"/></StgValue>
</operation>

<operation id="949" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
<literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb961.split_ifconv:15 %data_l1_1_0_addr_1 = getelementptr i8 %data_l1_1_0, i64, i64 %zext_ln174_1

]]></Node>
<StgValue><ssdm name="data_l1_1_0_addr_1"/></StgValue>
</operation>

<operation id="950" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
<literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="8" op_0_bw="9">
<![CDATA[
bb961.split_ifconv:16 %data_l1_1_0_load = load i9 %data_l1_1_0_addr_1

]]></Node>
<StgValue><ssdm name="data_l1_1_0_load"/></StgValue>
</operation>

<operation id="951" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="8" op_0_bw="8">
<![CDATA[
.split24._crit_edge.3:10 %arrayidx2234_3388_promoted732_load = load i8 %arrayidx2234_3388_promoted732

]]></Node>
<StgValue><ssdm name="arrayidx2234_3388_promoted732_load"/></StgValue>
</operation>

<operation id="952" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="16" op_0_bw="8">
<![CDATA[
.split24._crit_edge.3:13 %sext_ln242_2 = sext i8 %arrayidx2234_3388_promoted732_load

]]></Node>
<StgValue><ssdm name="sext_ln242_2"/></StgValue>
</operation>

<operation id="953" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="16" op_0_bw="8">
<![CDATA[
.split24._crit_edge.3:16 %sext_ln242_5 = sext i8 %arrayidx2234_1_3_promoted760_load

]]></Node>
<StgValue><ssdm name="sext_ln242_5"/></StgValue>
</operation>

<operation id="954" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="16" op_0_bw="8">
<![CDATA[
.split24._crit_edge.3:19 %sext_ln242_8 = sext i8 %arrayidx2234_2_3_promoted788_load

]]></Node>
<StgValue><ssdm name="sext_ln242_8"/></StgValue>
</operation>

<operation id="955" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="16" op_0_bw="8">
<![CDATA[
.split24._crit_edge.3:22 %sext_ln243_4 = sext i8 %data_l1_0_0_load

]]></Node>
<StgValue><ssdm name="sext_ln243_4"/></StgValue>
</operation>

<operation id="956" st_id="55" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split24._crit_edge.3:27 %mul_ln243_6 = mul i16 %sext_ln242_2, i16 %p_cast63

]]></Node>
<StgValue><ssdm name="mul_ln243_6"/></StgValue>
</operation>

<operation id="957" st_id="55" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split24._crit_edge.3:33 %mul_ln243_9 = mul i16 %sext_ln242_5, i16 %p_cast69

]]></Node>
<StgValue><ssdm name="mul_ln243_9"/></StgValue>
</operation>

<operation id="958" st_id="55" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split24._crit_edge.3:39 %mul_ln243_12 = mul i16 %sext_ln242_8, i16 %p_cast75

]]></Node>
<StgValue><ssdm name="mul_ln243_12"/></StgValue>
</operation>

<operation id="959" st_id="55" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split24._crit_edge.3:45 %mul_ln243_15 = mul i16 %sext_ln243_4, i16 %sext_ln164

]]></Node>
<StgValue><ssdm name="mul_ln243_15"/></StgValue>
</operation>

<operation id="960" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
.split24._crit_edge.3:59 %store_ln174 = store i8 %data_l1_0_0_load, i8 %arrayidx2234_2_3_promoted788, i8 %arrayidx2234_2_3_promoted788_load

]]></Node>
<StgValue><ssdm name="store_ln174"/></StgValue>
</operation>

<operation id="961" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
.split24._crit_edge.3:63 %store_ln242 = store i8 %arrayidx2234_2_3_promoted788_load, i8 %arrayidx2234_1_3_promoted760, i8 %arrayidx2234_1_3_promoted760_load

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>

<operation id="962" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
.split24._crit_edge.3:67 %store_ln242 = store i8 %arrayidx2234_1_3_promoted760_load, i8 %arrayidx2234_3388_promoted732, i8 %arrayidx2234_3388_promoted732_load

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="963" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="8" op_0_bw="8">
<![CDATA[
bb961:3 %arrayidx2234_1_2_promoted753_load = load i8 %arrayidx2234_1_2_promoted753

]]></Node>
<StgValue><ssdm name="arrayidx2234_1_2_promoted753_load"/></StgValue>
</operation>

<operation id="964" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="8" op_0_bw="8">
<![CDATA[
bb961:7 %arrayidx2234_2_2_promoted781_load = load i8 %arrayidx2234_2_2_promoted781

]]></Node>
<StgValue><ssdm name="arrayidx2234_2_2_promoted781_load"/></StgValue>
</operation>

<operation id="965" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
<literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="8" op_0_bw="9">
<![CDATA[
bb961.split_ifconv:16 %data_l1_1_0_load = load i9 %data_l1_1_0_addr_1

]]></Node>
<StgValue><ssdm name="data_l1_1_0_load"/></StgValue>
</operation>

<operation id="966" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb961.split_ifconv:17 %select_ln173 = select i1 %icmp_ln173, i8 %data_l1_1_0_load, i8

]]></Node>
<StgValue><ssdm name="select_ln173"/></StgValue>
</operation>

<operation id="967" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb961.split_ifconv:19 %add_ln171_3 = add i9, i9 %trunc_ln174

]]></Node>
<StgValue><ssdm name="add_ln171_3"/></StgValue>
</operation>

<operation id="968" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
<literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="9">
<![CDATA[
bb961.split_ifconv:21 %zext_ln174_2 = zext i9 %add_ln171_3

]]></Node>
<StgValue><ssdm name="zext_ln174_2"/></StgValue>
</operation>

<operation id="969" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
<literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb961.split_ifconv:22 %data_l1_2_0_addr_1 = getelementptr i8 %data_l1_2_0, i64, i64 %zext_ln174_2

]]></Node>
<StgValue><ssdm name="data_l1_2_0_addr_1"/></StgValue>
</operation>

<operation id="970" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
<literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="8" op_0_bw="9">
<![CDATA[
bb961.split_ifconv:23 %data_l1_2_0_load = load i9 %data_l1_2_0_addr_1

]]></Node>
<StgValue><ssdm name="data_l1_2_0_load"/></StgValue>
</operation>

<operation id="971" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb961.split_ifconv:26 %add_ln173 = add i9, i9 %trunc_ln174

]]></Node>
<StgValue><ssdm name="add_ln173"/></StgValue>
</operation>

<operation id="972" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb961.split_ifconv:32 %add_ln183 = add i9 %mul_ln98, i9 %add_ln173

]]></Node>
<StgValue><ssdm name="add_ln183"/></StgValue>
</operation>

<operation id="973" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="64" op_0_bw="9">
<![CDATA[
bb961.split_ifconv:33 %zext_ln183 = zext i9 %add_ln183

]]></Node>
<StgValue><ssdm name="zext_ln183"/></StgValue>
</operation>

<operation id="974" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
<literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb961.split_ifconv:34 %output_l1_3_addr_1 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln183

]]></Node>
<StgValue><ssdm name="output_l1_3_addr_1"/></StgValue>
</operation>

<operation id="975" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
<literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="32" op_0_bw="9">
<![CDATA[
bb961.split_ifconv:35 %output_l1_3_load = load i9 %output_l1_3_addr_1

]]></Node>
<StgValue><ssdm name="output_l1_3_load"/></StgValue>
</operation>

<operation id="976" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
<literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb961.split_ifconv:37 %add_ln183_1 = add i9 %mul_ln98, i9 %add_ln171_3

]]></Node>
<StgValue><ssdm name="add_ln183_1"/></StgValue>
</operation>

<operation id="977" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
<literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="64" op_0_bw="9">
<![CDATA[
bb961.split_ifconv:38 %zext_ln183_1 = zext i9 %add_ln183_1

]]></Node>
<StgValue><ssdm name="zext_ln183_1"/></StgValue>
</operation>

<operation id="978" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
<literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb961.split_ifconv:39 %output_l1_2_addr_1 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln183_1

]]></Node>
<StgValue><ssdm name="output_l1_2_addr_1"/></StgValue>
</operation>

<operation id="979" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
<literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="32" op_0_bw="9">
<![CDATA[
bb961.split_ifconv:40 %output_l1_2_load = load i9 %output_l1_2_addr_1

]]></Node>
<StgValue><ssdm name="output_l1_2_load"/></StgValue>
</operation>

<operation id="980" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
<literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb961.split_ifconv:42 %add_ln183_2 = add i9 %mul_ln98, i9 %add_ln171

]]></Node>
<StgValue><ssdm name="add_ln183_2"/></StgValue>
</operation>

<operation id="981" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
<literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="64" op_0_bw="9">
<![CDATA[
bb961.split_ifconv:43 %zext_ln183_2 = zext i9 %add_ln183_2

]]></Node>
<StgValue><ssdm name="zext_ln183_2"/></StgValue>
</operation>

<operation id="982" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
<literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb961.split_ifconv:44 %output_l1_1_addr_1 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln183_2

]]></Node>
<StgValue><ssdm name="output_l1_1_addr_1"/></StgValue>
</operation>

<operation id="983" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
<literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="32" op_0_bw="9">
<![CDATA[
bb961.split_ifconv:45 %output_l1_1_load = load i9 %output_l1_1_addr_1

]]></Node>
<StgValue><ssdm name="output_l1_1_load"/></StgValue>
</operation>

<operation id="984" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb961.split_ifconv:47 %add_ln183_3 = add i9 %mul_ln98, i9 %trunc_ln174

]]></Node>
<StgValue><ssdm name="add_ln183_3"/></StgValue>
</operation>

<operation id="985" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="64" op_0_bw="9">
<![CDATA[
bb961.split_ifconv:48 %zext_ln183_3 = zext i9 %add_ln183_3

]]></Node>
<StgValue><ssdm name="zext_ln183_3"/></StgValue>
</operation>

<operation id="986" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb961.split_ifconv:49 %output_l1_0_addr_1 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln183_3

]]></Node>
<StgValue><ssdm name="output_l1_0_addr_1"/></StgValue>
</operation>

<operation id="987" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="32" op_0_bw="9">
<![CDATA[
bb961.split_ifconv:50 %psum_3 = load i9 %output_l1_0_addr_1

]]></Node>
<StgValue><ssdm name="psum_3"/></StgValue>
</operation>

<operation id="988" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="8" op_0_bw="8">
<![CDATA[
.split24._crit_edge.3:9 %arrayidx2234_2376_promoted725_load = load i8 %arrayidx2234_2376_promoted725

]]></Node>
<StgValue><ssdm name="arrayidx2234_2376_promoted725_load"/></StgValue>
</operation>

<operation id="989" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="16" op_0_bw="8">
<![CDATA[
.split24._crit_edge.3:12 %sext_ln242_1 = sext i8 %arrayidx2234_2376_promoted725_load

]]></Node>
<StgValue><ssdm name="sext_ln242_1"/></StgValue>
</operation>

<operation id="990" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="16" op_0_bw="8">
<![CDATA[
.split24._crit_edge.3:15 %sext_ln242_4 = sext i8 %arrayidx2234_1_2_promoted753_load

]]></Node>
<StgValue><ssdm name="sext_ln242_4"/></StgValue>
</operation>

<operation id="991" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="16" op_0_bw="8">
<![CDATA[
.split24._crit_edge.3:18 %sext_ln242_7 = sext i8 %arrayidx2234_2_2_promoted781_load

]]></Node>
<StgValue><ssdm name="sext_ln242_7"/></StgValue>
</operation>

<operation id="992" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="16" op_0_bw="8">
<![CDATA[
.split24._crit_edge.3:21 %sext_ln242_10 = sext i8 %select_ln173

]]></Node>
<StgValue><ssdm name="sext_ln242_10"/></StgValue>
</operation>

<operation id="993" st_id="56" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split24._crit_edge.3:25 %mul_ln243_5 = mul i16 %sext_ln242_1, i16 %p_cast61

]]></Node>
<StgValue><ssdm name="mul_ln243_5"/></StgValue>
</operation>

<operation id="994" st_id="56" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split24._crit_edge.3:27 %mul_ln243_6 = mul i16 %sext_ln242_2, i16 %p_cast63

]]></Node>
<StgValue><ssdm name="mul_ln243_6"/></StgValue>
</operation>

<operation id="995" st_id="56" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split24._crit_edge.3:31 %mul_ln243_8 = mul i16 %sext_ln242_4, i16 %p_cast67

]]></Node>
<StgValue><ssdm name="mul_ln243_8"/></StgValue>
</operation>

<operation id="996" st_id="56" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split24._crit_edge.3:33 %mul_ln243_9 = mul i16 %sext_ln242_5, i16 %p_cast69

]]></Node>
<StgValue><ssdm name="mul_ln243_9"/></StgValue>
</operation>

<operation id="997" st_id="56" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split24._crit_edge.3:37 %mul_ln243_11 = mul i16 %sext_ln242_7, i16 %p_cast73

]]></Node>
<StgValue><ssdm name="mul_ln243_11"/></StgValue>
</operation>

<operation id="998" st_id="56" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split24._crit_edge.3:39 %mul_ln243_12 = mul i16 %sext_ln242_8, i16 %p_cast75

]]></Node>
<StgValue><ssdm name="mul_ln243_12"/></StgValue>
</operation>

<operation id="999" st_id="56" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split24._crit_edge.3:43 %mul_ln243_14 = mul i16 %sext_ln242_10, i16 %p_cast79

]]></Node>
<StgValue><ssdm name="mul_ln243_14"/></StgValue>
</operation>

<operation id="1000" st_id="56" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split24._crit_edge.3:45 %mul_ln243_15 = mul i16 %sext_ln243_4, i16 %sext_ln164

]]></Node>
<StgValue><ssdm name="mul_ln243_15"/></StgValue>
</operation>

<operation id="1001" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
.split24._crit_edge.3:60 %store_ln173 = store i8 %select_ln173, i8 %arrayidx2234_2_2_promoted781, i8 %arrayidx2234_2_2_promoted781_load

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1002" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
.split24._crit_edge.3:64 %store_ln242 = store i8 %arrayidx2234_2_2_promoted781_load, i8 %arrayidx2234_1_2_promoted753, i8 %arrayidx2234_1_2_promoted753_load

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>

<operation id="1003" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
.split24._crit_edge.3:68 %store_ln242 = store i8 %arrayidx2234_1_2_promoted753_load, i8 %arrayidx2234_2376_promoted725, i8 %arrayidx2234_2376_promoted725_load

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="1004" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="8" op_0_bw="8">
<![CDATA[
bb961:2 %arrayidx2234_1_1_promoted746_load = load i8 %arrayidx2234_1_1_promoted746

]]></Node>
<StgValue><ssdm name="arrayidx2234_1_1_promoted746_load"/></StgValue>
</operation>

<operation id="1005" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="8" op_0_bw="8">
<![CDATA[
bb961:6 %arrayidx2234_2_1_promoted774_load = load i8 %arrayidx2234_2_1_promoted774

]]></Node>
<StgValue><ssdm name="arrayidx2234_2_1_promoted774_load"/></StgValue>
</operation>

<operation id="1006" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
<literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="8" op_0_bw="9">
<![CDATA[
bb961.split_ifconv:23 %data_l1_2_0_load = load i9 %data_l1_2_0_addr_1

]]></Node>
<StgValue><ssdm name="data_l1_2_0_load"/></StgValue>
</operation>

<operation id="1007" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb961.split_ifconv:24 %select_ln173_1 = select i1 %tmp_19, i8, i8 %data_l1_2_0_load

]]></Node>
<StgValue><ssdm name="select_ln173_1"/></StgValue>
</operation>

<operation id="1008" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
<literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="64" op_0_bw="9">
<![CDATA[
bb961.split_ifconv:28 %zext_ln174_3 = zext i9 %add_ln173

]]></Node>
<StgValue><ssdm name="zext_ln174_3"/></StgValue>
</operation>

<operation id="1009" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
<literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb961.split_ifconv:29 %data_l1_3_0_addr_1 = getelementptr i8 %data_l1_3_0, i64, i64 %zext_ln174_3

]]></Node>
<StgValue><ssdm name="data_l1_3_0_addr_1"/></StgValue>
</operation>

<operation id="1010" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
<literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="8" op_0_bw="9">
<![CDATA[
bb961.split_ifconv:30 %data_l1_3_0_load = load i9 %data_l1_3_0_addr_1

]]></Node>
<StgValue><ssdm name="data_l1_3_0_load"/></StgValue>
</operation>

<operation id="1011" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
<literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="32" op_0_bw="9">
<![CDATA[
bb961.split_ifconv:35 %output_l1_3_load = load i9 %output_l1_3_addr_1

]]></Node>
<StgValue><ssdm name="output_l1_3_load"/></StgValue>
</operation>

<operation id="1012" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb961.split_ifconv:36 %psum = select i1 %tmp_20, i32, i32 %output_l1_3_load

]]></Node>
<StgValue><ssdm name="psum"/></StgValue>
</operation>

<operation id="1013" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
<literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="32" op_0_bw="9">
<![CDATA[
bb961.split_ifconv:40 %output_l1_2_load = load i9 %output_l1_2_addr_1

]]></Node>
<StgValue><ssdm name="output_l1_2_load"/></StgValue>
</operation>

<operation id="1014" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb961.split_ifconv:41 %psum_1 = select i1 %tmp_19, i32, i32 %output_l1_2_load

]]></Node>
<StgValue><ssdm name="psum_1"/></StgValue>
</operation>

<operation id="1015" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
<literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="32" op_0_bw="9">
<![CDATA[
bb961.split_ifconv:45 %output_l1_1_load = load i9 %output_l1_1_addr_1

]]></Node>
<StgValue><ssdm name="output_l1_1_load"/></StgValue>
</operation>

<operation id="1016" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb961.split_ifconv:46 %psum_2 = select i1 %icmp_ln173, i32 %output_l1_1_load, i32

]]></Node>
<StgValue><ssdm name="psum_2"/></StgValue>
</operation>

<operation id="1017" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="32" op_0_bw="9">
<![CDATA[
bb961.split_ifconv:50 %psum_3 = load i9 %output_l1_0_addr_1

]]></Node>
<StgValue><ssdm name="psum_3"/></StgValue>
</operation>

<operation id="1018" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="8" op_0_bw="8">
<![CDATA[
.split24._crit_edge.3:8 %arrayidx2234_1364_promoted718_load = load i8 %arrayidx2234_1364_promoted718

]]></Node>
<StgValue><ssdm name="arrayidx2234_1364_promoted718_load"/></StgValue>
</operation>

<operation id="1019" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="16" op_0_bw="8">
<![CDATA[
.split24._crit_edge.3:11 %sext_ln242 = sext i8 %arrayidx2234_1364_promoted718_load

]]></Node>
<StgValue><ssdm name="sext_ln242"/></StgValue>
</operation>

<operation id="1020" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="16" op_0_bw="8">
<![CDATA[
.split24._crit_edge.3:14 %sext_ln242_3 = sext i8 %arrayidx2234_1_1_promoted746_load

]]></Node>
<StgValue><ssdm name="sext_ln242_3"/></StgValue>
</operation>

<operation id="1021" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="16" op_0_bw="8">
<![CDATA[
.split24._crit_edge.3:17 %sext_ln242_6 = sext i8 %arrayidx2234_2_1_promoted774_load

]]></Node>
<StgValue><ssdm name="sext_ln242_6"/></StgValue>
</operation>

<operation id="1022" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="16" op_0_bw="8">
<![CDATA[
.split24._crit_edge.3:20 %sext_ln242_9 = sext i8 %select_ln173_1

]]></Node>
<StgValue><ssdm name="sext_ln242_9"/></StgValue>
</operation>

<operation id="1023" st_id="57" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split24._crit_edge.3:23 %mul_ln243_4 = mul i16 %sext_ln242, i16 %p_cast59

]]></Node>
<StgValue><ssdm name="mul_ln243_4"/></StgValue>
</operation>

<operation id="1024" st_id="57" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split24._crit_edge.3:25 %mul_ln243_5 = mul i16 %sext_ln242_1, i16 %p_cast61

]]></Node>
<StgValue><ssdm name="mul_ln243_5"/></StgValue>
</operation>

<operation id="1025" st_id="57" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split24._crit_edge.3:27 %mul_ln243_6 = mul i16 %sext_ln242_2, i16 %p_cast63

]]></Node>
<StgValue><ssdm name="mul_ln243_6"/></StgValue>
</operation>

<operation id="1026" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="32" op_0_bw="16">
<![CDATA[
.split24._crit_edge.3:28 %sext_ln243_7 = sext i16 %mul_ln243_6

]]></Node>
<StgValue><ssdm name="sext_ln243_7"/></StgValue>
</operation>

<operation id="1027" st_id="57" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split24._crit_edge.3:29 %mul_ln243_7 = mul i16 %sext_ln242_3, i16 %p_cast65

]]></Node>
<StgValue><ssdm name="mul_ln243_7"/></StgValue>
</operation>

<operation id="1028" st_id="57" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split24._crit_edge.3:31 %mul_ln243_8 = mul i16 %sext_ln242_4, i16 %p_cast67

]]></Node>
<StgValue><ssdm name="mul_ln243_8"/></StgValue>
</operation>

<operation id="1029" st_id="57" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split24._crit_edge.3:33 %mul_ln243_9 = mul i16 %sext_ln242_5, i16 %p_cast69

]]></Node>
<StgValue><ssdm name="mul_ln243_9"/></StgValue>
</operation>

<operation id="1030" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="32" op_0_bw="16">
<![CDATA[
.split24._crit_edge.3:34 %sext_ln243_10 = sext i16 %mul_ln243_9

]]></Node>
<StgValue><ssdm name="sext_ln243_10"/></StgValue>
</operation>

<operation id="1031" st_id="57" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split24._crit_edge.3:35 %mul_ln243_10 = mul i16 %sext_ln242_6, i16 %p_cast71

]]></Node>
<StgValue><ssdm name="mul_ln243_10"/></StgValue>
</operation>

<operation id="1032" st_id="57" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split24._crit_edge.3:37 %mul_ln243_11 = mul i16 %sext_ln242_7, i16 %p_cast73

]]></Node>
<StgValue><ssdm name="mul_ln243_11"/></StgValue>
</operation>

<operation id="1033" st_id="57" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split24._crit_edge.3:39 %mul_ln243_12 = mul i16 %sext_ln242_8, i16 %p_cast75

]]></Node>
<StgValue><ssdm name="mul_ln243_12"/></StgValue>
</operation>

<operation id="1034" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="32" op_0_bw="16">
<![CDATA[
.split24._crit_edge.3:40 %sext_ln243_13 = sext i16 %mul_ln243_12

]]></Node>
<StgValue><ssdm name="sext_ln243_13"/></StgValue>
</operation>

<operation id="1035" st_id="57" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split24._crit_edge.3:41 %mul_ln243_13 = mul i16 %sext_ln242_9, i16 %p_cast77

]]></Node>
<StgValue><ssdm name="mul_ln243_13"/></StgValue>
</operation>

<operation id="1036" st_id="57" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split24._crit_edge.3:43 %mul_ln243_14 = mul i16 %sext_ln242_10, i16 %p_cast79

]]></Node>
<StgValue><ssdm name="mul_ln243_14"/></StgValue>
</operation>

<operation id="1037" st_id="57" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split24._crit_edge.3:45 %mul_ln243_15 = mul i16 %sext_ln243_4, i16 %sext_ln164

]]></Node>
<StgValue><ssdm name="mul_ln243_15"/></StgValue>
</operation>

<operation id="1038" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="32" op_0_bw="16">
<![CDATA[
.split24._crit_edge.3:46 %sext_ln241_4 = sext i16 %mul_ln243_15

]]></Node>
<StgValue><ssdm name="sext_ln241_4"/></StgValue>
</operation>

<operation id="1039" st_id="57" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split24._crit_edge.3:49 %add_ln241_2 = add i32 %psum, i32 %sext_ln243_7

]]></Node>
<StgValue><ssdm name="add_ln241_2"/></StgValue>
</operation>

<operation id="1040" st_id="57" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split24._crit_edge.3:52 %add_ln241_5 = add i32 %psum_1, i32 %sext_ln243_10

]]></Node>
<StgValue><ssdm name="add_ln241_5"/></StgValue>
</operation>

<operation id="1041" st_id="57" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split24._crit_edge.3:55 %add_ln241_8 = add i32 %psum_2, i32 %sext_ln243_13

]]></Node>
<StgValue><ssdm name="add_ln241_8"/></StgValue>
</operation>

<operation id="1042" st_id="57" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split24._crit_edge.3:58 %add_ln241_11 = add i32 %psum_3, i32 %sext_ln241_4

]]></Node>
<StgValue><ssdm name="add_ln241_11"/></StgValue>
</operation>

<operation id="1043" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
.split24._crit_edge.3:61 %store_ln173 = store i8 %select_ln173_1, i8 %arrayidx2234_2_1_promoted774, i8 %arrayidx2234_2_1_promoted774_load

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1044" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
.split24._crit_edge.3:65 %store_ln242 = store i8 %arrayidx2234_2_1_promoted774_load, i8 %arrayidx2234_1_1_promoted746, i8 %arrayidx2234_1_1_promoted746_load

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>

<operation id="1045" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
.split24._crit_edge.3:69 %store_ln242 = store i8 %arrayidx2234_1_1_promoted746_load, i8 %arrayidx2234_1364_promoted718, i8 %arrayidx2234_1364_promoted718_load

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="1046" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="8" op_0_bw="8">
<![CDATA[
bb961:1 %arrayidx2234_1_promoted739_load = load i8 %arrayidx2234_1_promoted739

]]></Node>
<StgValue><ssdm name="arrayidx2234_1_promoted739_load"/></StgValue>
</operation>

<operation id="1047" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="8" op_0_bw="8">
<![CDATA[
bb961:5 %arrayidx2234_2_promoted767_load = load i8 %arrayidx2234_2_promoted767

]]></Node>
<StgValue><ssdm name="arrayidx2234_2_promoted767_load"/></StgValue>
</operation>

<operation id="1048" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb961:10 %empty_53 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="1049" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="8" op_0_bw="8">
<![CDATA[
bb961.split_ifconv:4 %arrayidx2234_promoted711_load = load i8 %arrayidx2234_promoted711

]]></Node>
<StgValue><ssdm name="arrayidx2234_promoted711_load"/></StgValue>
</operation>

<operation id="1050" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
<literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="8" op_0_bw="9">
<![CDATA[
bb961.split_ifconv:30 %data_l1_3_0_load = load i9 %data_l1_3_0_addr_1

]]></Node>
<StgValue><ssdm name="data_l1_3_0_load"/></StgValue>
</operation>

<operation id="1051" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb961.split_ifconv:31 %select_ln173_2 = select i1 %tmp_20, i8, i8 %data_l1_3_0_load

]]></Node>
<StgValue><ssdm name="select_ln173_2"/></StgValue>
</operation>

<operation id="1052" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="16" op_0_bw="8">
<![CDATA[
bb961.split_ifconv:51 %sext_ln243 = sext i8 %arrayidx2234_promoted711_load

]]></Node>
<StgValue><ssdm name="sext_ln243"/></StgValue>
</operation>

<operation id="1053" st_id="58" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb961.split_ifconv:52 %mul_ln243 = mul i16 %p_cast46, i16 %sext_ln243

]]></Node>
<StgValue><ssdm name="mul_ln243"/></StgValue>
</operation>

<operation id="1054" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="16" op_0_bw="8">
<![CDATA[
bb961.split_ifconv:56 %sext_ln243_1 = sext i8 %arrayidx2234_1_promoted739_load

]]></Node>
<StgValue><ssdm name="sext_ln243_1"/></StgValue>
</operation>

<operation id="1055" st_id="58" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb961.split_ifconv:57 %mul_ln243_1 = mul i16 %p_cast48, i16 %sext_ln243_1

]]></Node>
<StgValue><ssdm name="mul_ln243_1"/></StgValue>
</operation>

<operation id="1056" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="16" op_0_bw="8">
<![CDATA[
bb961.split_ifconv:61 %sext_ln243_2 = sext i8 %arrayidx2234_2_promoted767_load

]]></Node>
<StgValue><ssdm name="sext_ln243_2"/></StgValue>
</operation>

<operation id="1057" st_id="58" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb961.split_ifconv:62 %mul_ln243_2 = mul i16 %p_cast50, i16 %sext_ln243_2

]]></Node>
<StgValue><ssdm name="mul_ln243_2"/></StgValue>
</operation>

<operation id="1058" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="16" op_0_bw="8">
<![CDATA[
bb961.split_ifconv:66 %sext_ln243_3 = sext i8 %select_ln173_2

]]></Node>
<StgValue><ssdm name="sext_ln243_3"/></StgValue>
</operation>

<operation id="1059" st_id="58" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb961.split_ifconv:67 %mul_ln243_3 = mul i16 %p_cast52, i16 %sext_ln243_3

]]></Node>
<StgValue><ssdm name="mul_ln243_3"/></StgValue>
</operation>

<operation id="1060" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="32" op_0_bw="32">
<![CDATA[
.split24._crit_edge.3:1 %output_reg_3_0_1_load_1 = load i32 %output_reg_3_0_1

]]></Node>
<StgValue><ssdm name="output_reg_3_0_1_load_1"/></StgValue>
</operation>

<operation id="1061" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="32" op_0_bw="32">
<![CDATA[
.split24._crit_edge.3:3 %output_reg_2_0_1_load_1 = load i32 %output_reg_2_0_1

]]></Node>
<StgValue><ssdm name="output_reg_2_0_1_load_1"/></StgValue>
</operation>

<operation id="1062" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="32" op_0_bw="32">
<![CDATA[
.split24._crit_edge.3:5 %output_reg_1_0_1_load_1 = load i32 %output_reg_1_0_1

]]></Node>
<StgValue><ssdm name="output_reg_1_0_1_load_1"/></StgValue>
</operation>

<operation id="1063" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="32" op_0_bw="32">
<![CDATA[
.split24._crit_edge.3:7 %output_reg_0_0_1_load_1 = load i32 %output_reg_0_0_1

]]></Node>
<StgValue><ssdm name="output_reg_0_0_1_load_1"/></StgValue>
</operation>

<operation id="1064" st_id="58" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split24._crit_edge.3:23 %mul_ln243_4 = mul i16 %sext_ln242, i16 %p_cast59

]]></Node>
<StgValue><ssdm name="mul_ln243_4"/></StgValue>
</operation>

<operation id="1065" st_id="58" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split24._crit_edge.3:25 %mul_ln243_5 = mul i16 %sext_ln242_1, i16 %p_cast61

]]></Node>
<StgValue><ssdm name="mul_ln243_5"/></StgValue>
</operation>

<operation id="1066" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="32" op_0_bw="16">
<![CDATA[
.split24._crit_edge.3:26 %sext_ln243_6 = sext i16 %mul_ln243_5

]]></Node>
<StgValue><ssdm name="sext_ln243_6"/></StgValue>
</operation>

<operation id="1067" st_id="58" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split24._crit_edge.3:29 %mul_ln243_7 = mul i16 %sext_ln242_3, i16 %p_cast65

]]></Node>
<StgValue><ssdm name="mul_ln243_7"/></StgValue>
</operation>

<operation id="1068" st_id="58" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split24._crit_edge.3:31 %mul_ln243_8 = mul i16 %sext_ln242_4, i16 %p_cast67

]]></Node>
<StgValue><ssdm name="mul_ln243_8"/></StgValue>
</operation>

<operation id="1069" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="32" op_0_bw="16">
<![CDATA[
.split24._crit_edge.3:32 %sext_ln243_9 = sext i16 %mul_ln243_8

]]></Node>
<StgValue><ssdm name="sext_ln243_9"/></StgValue>
</operation>

<operation id="1070" st_id="58" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split24._crit_edge.3:35 %mul_ln243_10 = mul i16 %sext_ln242_6, i16 %p_cast71

]]></Node>
<StgValue><ssdm name="mul_ln243_10"/></StgValue>
</operation>

<operation id="1071" st_id="58" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split24._crit_edge.3:37 %mul_ln243_11 = mul i16 %sext_ln242_7, i16 %p_cast73

]]></Node>
<StgValue><ssdm name="mul_ln243_11"/></StgValue>
</operation>

<operation id="1072" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="32" op_0_bw="16">
<![CDATA[
.split24._crit_edge.3:38 %sext_ln243_12 = sext i16 %mul_ln243_11

]]></Node>
<StgValue><ssdm name="sext_ln243_12"/></StgValue>
</operation>

<operation id="1073" st_id="58" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split24._crit_edge.3:41 %mul_ln243_13 = mul i16 %sext_ln242_9, i16 %p_cast77

]]></Node>
<StgValue><ssdm name="mul_ln243_13"/></StgValue>
</operation>

<operation id="1074" st_id="58" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split24._crit_edge.3:43 %mul_ln243_14 = mul i16 %sext_ln242_10, i16 %p_cast79

]]></Node>
<StgValue><ssdm name="mul_ln243_14"/></StgValue>
</operation>

<operation id="1075" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="32" op_0_bw="16">
<![CDATA[
.split24._crit_edge.3:44 %sext_ln243_15 = sext i16 %mul_ln243_14

]]></Node>
<StgValue><ssdm name="sext_ln243_15"/></StgValue>
</operation>

<operation id="1076" st_id="58" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split24._crit_edge.3:48 %add_ln241_1 = add i32 %sext_ln243_6, i32 %output_reg_3_0_1_load_1

]]></Node>
<StgValue><ssdm name="add_ln241_1"/></StgValue>
</operation>

<operation id="1077" st_id="58" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split24._crit_edge.3:49 %add_ln241_2 = add i32 %psum, i32 %sext_ln243_7

]]></Node>
<StgValue><ssdm name="add_ln241_2"/></StgValue>
</operation>

<operation id="1078" st_id="58" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split24._crit_edge.3:51 %add_ln241_4 = add i32 %sext_ln243_9, i32 %output_reg_2_0_1_load_1

]]></Node>
<StgValue><ssdm name="add_ln241_4"/></StgValue>
</operation>

<operation id="1079" st_id="58" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split24._crit_edge.3:52 %add_ln241_5 = add i32 %psum_1, i32 %sext_ln243_10

]]></Node>
<StgValue><ssdm name="add_ln241_5"/></StgValue>
</operation>

<operation id="1080" st_id="58" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split24._crit_edge.3:54 %add_ln241_7 = add i32 %sext_ln243_12, i32 %output_reg_1_0_1_load_1

]]></Node>
<StgValue><ssdm name="add_ln241_7"/></StgValue>
</operation>

<operation id="1081" st_id="58" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split24._crit_edge.3:55 %add_ln241_8 = add i32 %psum_2, i32 %sext_ln243_13

]]></Node>
<StgValue><ssdm name="add_ln241_8"/></StgValue>
</operation>

<operation id="1082" st_id="58" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split24._crit_edge.3:57 %add_ln241_10 = add i32 %sext_ln243_15, i32 %output_reg_0_0_1_load_1

]]></Node>
<StgValue><ssdm name="add_ln241_10"/></StgValue>
</operation>

<operation id="1083" st_id="58" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split24._crit_edge.3:58 %add_ln241_11 = add i32 %psum_3, i32 %sext_ln241_4

]]></Node>
<StgValue><ssdm name="add_ln241_11"/></StgValue>
</operation>

<operation id="1084" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
.split24._crit_edge.3:62 %store_ln173 = store i8 %select_ln173_2, i8 %arrayidx2234_2_promoted767, i8 %arrayidx2234_2_promoted767_load

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1085" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
.split24._crit_edge.3:66 %store_ln243 = store i8 %arrayidx2234_2_promoted767_load, i8 %arrayidx2234_1_promoted739, i8 %arrayidx2234_1_promoted739_load

]]></Node>
<StgValue><ssdm name="store_ln243"/></StgValue>
</operation>

<operation id="1086" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
.split24._crit_edge.3:70 %store_ln243 = store i8 %arrayidx2234_1_promoted739_load, i8 %arrayidx2234_promoted711, i8 %arrayidx2234_promoted711_load

]]></Node>
<StgValue><ssdm name="store_ln243"/></StgValue>
</operation>

<operation id="1087" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split24._crit_edge.3:71 %store_ln241 = store i32 %add_ln241_11, i32 %output_reg_0_0_1, i32 %output_reg_0_0_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="1088" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split24._crit_edge.3:74 %store_ln241 = store i32 %add_ln241_8, i32 %output_reg_1_0_1, i32 %output_reg_1_0_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="1089" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split24._crit_edge.3:77 %store_ln241 = store i32 %add_ln241_5, i32 %output_reg_2_0_1, i32 %output_reg_2_0_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="1090" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split24._crit_edge.3:80 %store_ln241 = store i32 %add_ln241_2, i32 %output_reg_3_0_1, i32 %output_reg_3_0_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="1091" st_id="59" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb961.split_ifconv:52 %mul_ln243 = mul i16 %p_cast46, i16 %sext_ln243

]]></Node>
<StgValue><ssdm name="mul_ln243"/></StgValue>
</operation>

<operation id="1092" st_id="59" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb961.split_ifconv:57 %mul_ln243_1 = mul i16 %p_cast48, i16 %sext_ln243_1

]]></Node>
<StgValue><ssdm name="mul_ln243_1"/></StgValue>
</operation>

<operation id="1093" st_id="59" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb961.split_ifconv:62 %mul_ln243_2 = mul i16 %p_cast50, i16 %sext_ln243_2

]]></Node>
<StgValue><ssdm name="mul_ln243_2"/></StgValue>
</operation>

<operation id="1094" st_id="59" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb961.split_ifconv:67 %mul_ln243_3 = mul i16 %p_cast52, i16 %sext_ln243_3

]]></Node>
<StgValue><ssdm name="mul_ln243_3"/></StgValue>
</operation>

<operation id="1095" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="32" op_0_bw="32">
<![CDATA[
.split24._crit_edge.3:0 %output_reg_3_1_1_load_1 = load i32 %output_reg_3_1_1

]]></Node>
<StgValue><ssdm name="output_reg_3_1_1_load_1"/></StgValue>
</operation>

<operation id="1096" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="32" op_0_bw="32">
<![CDATA[
.split24._crit_edge.3:2 %output_reg_2_1_1_load_1 = load i32 %output_reg_2_1_1

]]></Node>
<StgValue><ssdm name="output_reg_2_1_1_load_1"/></StgValue>
</operation>

<operation id="1097" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="32" op_0_bw="32">
<![CDATA[
.split24._crit_edge.3:4 %output_reg_1_1_1_load_1 = load i32 %output_reg_1_1_1

]]></Node>
<StgValue><ssdm name="output_reg_1_1_1_load_1"/></StgValue>
</operation>

<operation id="1098" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="32" op_0_bw="32">
<![CDATA[
.split24._crit_edge.3:6 %output_reg_0_1_1_load_1 = load i32 %output_reg_0_1_1

]]></Node>
<StgValue><ssdm name="output_reg_0_1_1_load_1"/></StgValue>
</operation>

<operation id="1099" st_id="59" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split24._crit_edge.3:23 %mul_ln243_4 = mul i16 %sext_ln242, i16 %p_cast59

]]></Node>
<StgValue><ssdm name="mul_ln243_4"/></StgValue>
</operation>

<operation id="1100" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="32" op_0_bw="16">
<![CDATA[
.split24._crit_edge.3:24 %sext_ln243_5 = sext i16 %mul_ln243_4

]]></Node>
<StgValue><ssdm name="sext_ln243_5"/></StgValue>
</operation>

<operation id="1101" st_id="59" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split24._crit_edge.3:29 %mul_ln243_7 = mul i16 %sext_ln242_3, i16 %p_cast65

]]></Node>
<StgValue><ssdm name="mul_ln243_7"/></StgValue>
</operation>

<operation id="1102" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="32" op_0_bw="16">
<![CDATA[
.split24._crit_edge.3:30 %sext_ln243_8 = sext i16 %mul_ln243_7

]]></Node>
<StgValue><ssdm name="sext_ln243_8"/></StgValue>
</operation>

<operation id="1103" st_id="59" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split24._crit_edge.3:35 %mul_ln243_10 = mul i16 %sext_ln242_6, i16 %p_cast71

]]></Node>
<StgValue><ssdm name="mul_ln243_10"/></StgValue>
</operation>

<operation id="1104" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="32" op_0_bw="16">
<![CDATA[
.split24._crit_edge.3:36 %sext_ln243_11 = sext i16 %mul_ln243_10

]]></Node>
<StgValue><ssdm name="sext_ln243_11"/></StgValue>
</operation>

<operation id="1105" st_id="59" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split24._crit_edge.3:41 %mul_ln243_13 = mul i16 %sext_ln242_9, i16 %p_cast77

]]></Node>
<StgValue><ssdm name="mul_ln243_13"/></StgValue>
</operation>

<operation id="1106" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="32" op_0_bw="16">
<![CDATA[
.split24._crit_edge.3:42 %sext_ln243_14 = sext i16 %mul_ln243_13

]]></Node>
<StgValue><ssdm name="sext_ln243_14"/></StgValue>
</operation>

<operation id="1107" st_id="59" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split24._crit_edge.3:47 %add_ln241 = add i32 %sext_ln243_5, i32 %output_reg_3_1_1_load_1

]]></Node>
<StgValue><ssdm name="add_ln241"/></StgValue>
</operation>

<operation id="1108" st_id="59" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split24._crit_edge.3:48 %add_ln241_1 = add i32 %sext_ln243_6, i32 %output_reg_3_0_1_load_1

]]></Node>
<StgValue><ssdm name="add_ln241_1"/></StgValue>
</operation>

<operation id="1109" st_id="59" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split24._crit_edge.3:50 %add_ln241_3 = add i32 %sext_ln243_8, i32 %output_reg_2_1_1_load_1

]]></Node>
<StgValue><ssdm name="add_ln241_3"/></StgValue>
</operation>

<operation id="1110" st_id="59" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split24._crit_edge.3:51 %add_ln241_4 = add i32 %sext_ln243_9, i32 %output_reg_2_0_1_load_1

]]></Node>
<StgValue><ssdm name="add_ln241_4"/></StgValue>
</operation>

<operation id="1111" st_id="59" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split24._crit_edge.3:53 %add_ln241_6 = add i32 %sext_ln243_11, i32 %output_reg_1_1_1_load_1

]]></Node>
<StgValue><ssdm name="add_ln241_6"/></StgValue>
</operation>

<operation id="1112" st_id="59" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split24._crit_edge.3:54 %add_ln241_7 = add i32 %sext_ln243_12, i32 %output_reg_1_0_1_load_1

]]></Node>
<StgValue><ssdm name="add_ln241_7"/></StgValue>
</operation>

<operation id="1113" st_id="59" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split24._crit_edge.3:56 %add_ln241_9 = add i32 %sext_ln243_14, i32 %output_reg_0_1_1_load_1

]]></Node>
<StgValue><ssdm name="add_ln241_9"/></StgValue>
</operation>

<operation id="1114" st_id="59" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split24._crit_edge.3:57 %add_ln241_10 = add i32 %sext_ln243_15, i32 %output_reg_0_0_1_load_1

]]></Node>
<StgValue><ssdm name="add_ln241_10"/></StgValue>
</operation>

<operation id="1115" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split24._crit_edge.3:72 %store_ln241 = store i32 %add_ln241_10, i32 %output_reg_0_1_1, i32 %output_reg_0_1_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="1116" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split24._crit_edge.3:75 %store_ln241 = store i32 %add_ln241_7, i32 %output_reg_1_1_1, i32 %output_reg_1_1_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="1117" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split24._crit_edge.3:78 %store_ln241 = store i32 %add_ln241_4, i32 %output_reg_2_1_1, i32 %output_reg_2_1_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="1118" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split24._crit_edge.3:81 %store_ln241 = store i32 %add_ln241_1, i32 %output_reg_3_1_1, i32 %output_reg_3_1_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="1119" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="32" op_0_bw="32">
<![CDATA[
bb961.split_ifconv:0 %output_reg_3_2_1_load_1 = load i32 %output_reg_3_2_1

]]></Node>
<StgValue><ssdm name="output_reg_3_2_1_load_1"/></StgValue>
</operation>

<operation id="1120" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="32" op_0_bw="32">
<![CDATA[
bb961.split_ifconv:1 %output_reg_2_2_1_load_1 = load i32 %output_reg_2_2_1

]]></Node>
<StgValue><ssdm name="output_reg_2_2_1_load_1"/></StgValue>
</operation>

<operation id="1121" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="32" op_0_bw="32">
<![CDATA[
bb961.split_ifconv:2 %output_reg_1_2_1_load_1 = load i32 %output_reg_1_2_1

]]></Node>
<StgValue><ssdm name="output_reg_1_2_1_load_1"/></StgValue>
</operation>

<operation id="1122" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="32" op_0_bw="32">
<![CDATA[
bb961.split_ifconv:3 %output_reg_0_2_1_load_1 = load i32 %output_reg_0_2_1

]]></Node>
<StgValue><ssdm name="output_reg_0_2_1_load_1"/></StgValue>
</operation>

<operation id="1123" st_id="60" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb961.split_ifconv:52 %mul_ln243 = mul i16 %p_cast46, i16 %sext_ln243

]]></Node>
<StgValue><ssdm name="mul_ln243"/></StgValue>
</operation>

<operation id="1124" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="32" op_0_bw="16">
<![CDATA[
bb961.split_ifconv:53 %sext_ln241 = sext i16 %mul_ln243

]]></Node>
<StgValue><ssdm name="sext_ln241"/></StgValue>
</operation>

<operation id="1125" st_id="60" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb961.split_ifconv:54 %output_reg_3_3_1 = add i32 %output_reg_3_2_1_load_1, i32 %sext_ln241

]]></Node>
<StgValue><ssdm name="output_reg_3_3_1"/></StgValue>
</operation>

<operation id="1126" st_id="60" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb961.split_ifconv:57 %mul_ln243_1 = mul i16 %p_cast48, i16 %sext_ln243_1

]]></Node>
<StgValue><ssdm name="mul_ln243_1"/></StgValue>
</operation>

<operation id="1127" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="32" op_0_bw="16">
<![CDATA[
bb961.split_ifconv:58 %sext_ln241_1 = sext i16 %mul_ln243_1

]]></Node>
<StgValue><ssdm name="sext_ln241_1"/></StgValue>
</operation>

<operation id="1128" st_id="60" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb961.split_ifconv:59 %output_reg_2_3_1 = add i32 %output_reg_2_2_1_load_1, i32 %sext_ln241_1

]]></Node>
<StgValue><ssdm name="output_reg_2_3_1"/></StgValue>
</operation>

<operation id="1129" st_id="60" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb961.split_ifconv:62 %mul_ln243_2 = mul i16 %p_cast50, i16 %sext_ln243_2

]]></Node>
<StgValue><ssdm name="mul_ln243_2"/></StgValue>
</operation>

<operation id="1130" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="32" op_0_bw="16">
<![CDATA[
bb961.split_ifconv:63 %sext_ln241_2 = sext i16 %mul_ln243_2

]]></Node>
<StgValue><ssdm name="sext_ln241_2"/></StgValue>
</operation>

<operation id="1131" st_id="60" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb961.split_ifconv:64 %output_reg_1_3_1 = add i32 %output_reg_1_2_1_load_1, i32 %sext_ln241_2

]]></Node>
<StgValue><ssdm name="output_reg_1_3_1"/></StgValue>
</operation>

<operation id="1132" st_id="60" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb961.split_ifconv:67 %mul_ln243_3 = mul i16 %p_cast52, i16 %sext_ln243_3

]]></Node>
<StgValue><ssdm name="mul_ln243_3"/></StgValue>
</operation>

<operation id="1133" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="32" op_0_bw="16">
<![CDATA[
bb961.split_ifconv:68 %sext_ln241_3 = sext i16 %mul_ln243_3

]]></Node>
<StgValue><ssdm name="sext_ln241_3"/></StgValue>
</operation>

<operation id="1134" st_id="60" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb961.split_ifconv:69 %output_reg_0_3_1 = add i32 %output_reg_0_2_1_load_1, i32 %sext_ln241_3

]]></Node>
<StgValue><ssdm name="output_reg_0_3_1"/></StgValue>
</operation>

<operation id="1135" st_id="60" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split24._crit_edge.3:47 %add_ln241 = add i32 %sext_ln243_5, i32 %output_reg_3_1_1_load_1

]]></Node>
<StgValue><ssdm name="add_ln241"/></StgValue>
</operation>

<operation id="1136" st_id="60" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split24._crit_edge.3:50 %add_ln241_3 = add i32 %sext_ln243_8, i32 %output_reg_2_1_1_load_1

]]></Node>
<StgValue><ssdm name="add_ln241_3"/></StgValue>
</operation>

<operation id="1137" st_id="60" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split24._crit_edge.3:53 %add_ln241_6 = add i32 %sext_ln243_11, i32 %output_reg_1_1_1_load_1

]]></Node>
<StgValue><ssdm name="add_ln241_6"/></StgValue>
</operation>

<operation id="1138" st_id="60" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split24._crit_edge.3:56 %add_ln241_9 = add i32 %sext_ln243_14, i32 %output_reg_0_1_1_load_1

]]></Node>
<StgValue><ssdm name="add_ln241_9"/></StgValue>
</operation>

<operation id="1139" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split24._crit_edge.3:73 %store_ln241 = store i32 %add_ln241_9, i32 %output_reg_0_2_1, i32 %output_reg_0_2_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="1140" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split24._crit_edge.3:76 %store_ln241 = store i32 %add_ln241_6, i32 %output_reg_1_2_1, i32 %output_reg_1_2_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="1141" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split24._crit_edge.3:79 %store_ln241 = store i32 %add_ln241_3, i32 %output_reg_2_2_1, i32 %output_reg_2_2_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="1142" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split24._crit_edge.3:82 %store_ln241 = store i32 %add_ln241, i32 %output_reg_3_2_1, i32 %output_reg_3_2_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="1143" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="0" op_0_bw="0">
<![CDATA[
.split24._crit_edge.3:83 %br_ln0 = br void %bb961

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="1144" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
bb961.split_ifconv:6 %specpipeline_ln164 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln164"/></StgValue>
</operation>

<operation id="1145" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
bb961.split_ifconv:7 %specloopname_ln164 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln164"/></StgValue>
</operation>

<operation id="1146" st_id="61" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb961.split_ifconv:54 %output_reg_3_3_1 = add i32 %output_reg_3_2_1_load_1, i32 %sext_ln241

]]></Node>
<StgValue><ssdm name="output_reg_3_3_1"/></StgValue>
</operation>

<operation id="1147" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb961.split_ifconv:55 %store_ln240 = store i32 %output_reg_3_3_1, i32 %output_reg_3_3

]]></Node>
<StgValue><ssdm name="store_ln240"/></StgValue>
</operation>

<operation id="1148" st_id="61" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb961.split_ifconv:59 %output_reg_2_3_1 = add i32 %output_reg_2_2_1_load_1, i32 %sext_ln241_1

]]></Node>
<StgValue><ssdm name="output_reg_2_3_1"/></StgValue>
</operation>

<operation id="1149" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb961.split_ifconv:60 %store_ln240 = store i32 %output_reg_2_3_1, i32 %output_reg_2_3

]]></Node>
<StgValue><ssdm name="store_ln240"/></StgValue>
</operation>

<operation id="1150" st_id="61" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb961.split_ifconv:64 %output_reg_1_3_1 = add i32 %output_reg_1_2_1_load_1, i32 %sext_ln241_2

]]></Node>
<StgValue><ssdm name="output_reg_1_3_1"/></StgValue>
</operation>

<operation id="1151" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb961.split_ifconv:65 %store_ln240 = store i32 %output_reg_1_3_1, i32 %output_reg_1_3

]]></Node>
<StgValue><ssdm name="store_ln240"/></StgValue>
</operation>

<operation id="1152" st_id="61" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb961.split_ifconv:69 %output_reg_0_3_1 = add i32 %output_reg_0_2_1_load_1, i32 %sext_ln241_3

]]></Node>
<StgValue><ssdm name="output_reg_0_3_1"/></StgValue>
</operation>

<operation id="1153" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb961.split_ifconv:70 %store_ln240 = store i32 %output_reg_0_3_1, i32 %output_reg_0_3

]]></Node>
<StgValue><ssdm name="store_ln240"/></StgValue>
</operation>

<operation id="1154" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb961.split_ifconv:72 %add_ln285_3 = add i9, i9 %trunc_ln174

]]></Node>
<StgValue><ssdm name="add_ln285_3"/></StgValue>
</operation>

<operation id="1155" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln285" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb954.0:0 %add_ln293 = add i9 %add_ln285_3, i9 %mul_ln98

]]></Node>
<StgValue><ssdm name="add_ln293"/></StgValue>
</operation>

<operation id="1156" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln285" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="64" op_0_bw="9">
<![CDATA[
bb954.0:1 %zext_ln292 = zext i9 %add_ln293

]]></Node>
<StgValue><ssdm name="zext_ln292"/></StgValue>
</operation>

<operation id="1157" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln285" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb954.0:2 %output_l1_3_addr_2 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln292

]]></Node>
<StgValue><ssdm name="output_l1_3_addr_2"/></StgValue>
</operation>

<operation id="1158" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln285" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="0" op_0_bw="32" op_1_bw="9" op_2_bw="0">
<![CDATA[
bb954.0:3 %store_ln293 = store i32 %output_reg_3_3_1, i9 %output_l1_3_addr_2, i32 %output_l1_3_load

]]></Node>
<StgValue><ssdm name="store_ln293"/></StgValue>
</operation>

<operation id="1159" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln285" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="0" op_0_bw="0">
<![CDATA[
bb954.0:4 %br_ln296 = br void %.split24.1

]]></Node>
<StgValue><ssdm name="br_ln296"/></StgValue>
</operation>

<operation id="1160" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split24.1:1 %add_ln285_4 = add i9 %trunc_ln174, i9

]]></Node>
<StgValue><ssdm name="add_ln285_4"/></StgValue>
</operation>

<operation id="1161" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln285_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb954.1:0 %add_ln293_1 = add i9 %add_ln285_4, i9 %mul_ln98

]]></Node>
<StgValue><ssdm name="add_ln293_1"/></StgValue>
</operation>

<operation id="1162" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln285_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="64" op_0_bw="9">
<![CDATA[
bb954.1:1 %zext_ln292_1 = zext i9 %add_ln293_1

]]></Node>
<StgValue><ssdm name="zext_ln292_1"/></StgValue>
</operation>

<operation id="1163" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln285_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb954.1:2 %output_l1_2_addr_2 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln292_1

]]></Node>
<StgValue><ssdm name="output_l1_2_addr_2"/></StgValue>
</operation>

<operation id="1164" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln285_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="0" op_0_bw="32" op_1_bw="9" op_2_bw="0">
<![CDATA[
bb954.1:3 %store_ln293 = store i32 %output_reg_2_3_1, i9 %output_l1_2_addr_2, i32 %output_l1_2_load

]]></Node>
<StgValue><ssdm name="store_ln293"/></StgValue>
</operation>

<operation id="1165" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln285_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="0" op_0_bw="0">
<![CDATA[
bb954.1:4 %br_ln296 = br void %.split24.2

]]></Node>
<StgValue><ssdm name="br_ln296"/></StgValue>
</operation>

<operation id="1166" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split24.2:1 %add_ln285_5 = add i9 %trunc_ln174, i9

]]></Node>
<StgValue><ssdm name="add_ln285_5"/></StgValue>
</operation>

<operation id="1167" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln285_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb954.2:0 %add_ln293_2 = add i9 %add_ln285_5, i9 %mul_ln98

]]></Node>
<StgValue><ssdm name="add_ln293_2"/></StgValue>
</operation>

<operation id="1168" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln285_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="64" op_0_bw="9">
<![CDATA[
bb954.2:1 %zext_ln292_2 = zext i9 %add_ln293_2

]]></Node>
<StgValue><ssdm name="zext_ln292_2"/></StgValue>
</operation>

<operation id="1169" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln285_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb954.2:2 %output_l1_1_addr_2 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln292_2

]]></Node>
<StgValue><ssdm name="output_l1_1_addr_2"/></StgValue>
</operation>

<operation id="1170" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln285_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="0" op_0_bw="32" op_1_bw="9" op_2_bw="0">
<![CDATA[
bb954.2:3 %store_ln293 = store i32 %output_reg_1_3_1, i9 %output_l1_1_addr_2, i32 %output_l1_1_load

]]></Node>
<StgValue><ssdm name="store_ln293"/></StgValue>
</operation>

<operation id="1171" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln285_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="0" op_0_bw="0">
<![CDATA[
bb954.2:4 %br_ln296 = br void %.split24.3

]]></Node>
<StgValue><ssdm name="br_ln296"/></StgValue>
</operation>

<operation id="1172" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln285_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb954.3:0 %output_l1_0_addr_2 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln183

]]></Node>
<StgValue><ssdm name="output_l1_0_addr_2"/></StgValue>
</operation>

<operation id="1173" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln285_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="0" op_0_bw="32" op_1_bw="9" op_2_bw="0">
<![CDATA[
bb954.3:1 %store_ln293 = store i32 %output_reg_0_3_1, i9 %output_l1_0_addr_2, i32 %psum_3

]]></Node>
<StgValue><ssdm name="store_ln293"/></StgValue>
</operation>

<operation id="1174" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln285_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="0" op_0_bw="0">
<![CDATA[
bb954.3:2 %br_ln296 = br void %.split24._crit_edge.3

]]></Node>
<StgValue><ssdm name="br_ln296"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="1175" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge282.loopexit:0 %output_reg_3_2_1_load = load i32 %output_reg_3_2_1

]]></Node>
<StgValue><ssdm name="output_reg_3_2_1_load"/></StgValue>
</operation>

<operation id="1176" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge282.loopexit:1 %output_reg_3_1_1_load = load i32 %output_reg_3_1_1

]]></Node>
<StgValue><ssdm name="output_reg_3_1_1_load"/></StgValue>
</operation>

<operation id="1177" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge282.loopexit:2 %output_reg_3_0_1_load = load i32 %output_reg_3_0_1

]]></Node>
<StgValue><ssdm name="output_reg_3_0_1_load"/></StgValue>
</operation>

<operation id="1178" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge282.loopexit:3 %output_reg_2_2_1_load = load i32 %output_reg_2_2_1

]]></Node>
<StgValue><ssdm name="output_reg_2_2_1_load"/></StgValue>
</operation>

<operation id="1179" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge282.loopexit:4 %output_reg_2_1_1_load = load i32 %output_reg_2_1_1

]]></Node>
<StgValue><ssdm name="output_reg_2_1_1_load"/></StgValue>
</operation>

<operation id="1180" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge282.loopexit:5 %output_reg_2_0_1_load = load i32 %output_reg_2_0_1

]]></Node>
<StgValue><ssdm name="output_reg_2_0_1_load"/></StgValue>
</operation>

<operation id="1181" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge282.loopexit:6 %output_reg_1_2_1_load = load i32 %output_reg_1_2_1

]]></Node>
<StgValue><ssdm name="output_reg_1_2_1_load"/></StgValue>
</operation>

<operation id="1182" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge282.loopexit:7 %output_reg_1_1_1_load = load i32 %output_reg_1_1_1

]]></Node>
<StgValue><ssdm name="output_reg_1_1_1_load"/></StgValue>
</operation>

<operation id="1183" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge282.loopexit:8 %output_reg_1_0_1_load = load i32 %output_reg_1_0_1

]]></Node>
<StgValue><ssdm name="output_reg_1_0_1_load"/></StgValue>
</operation>

<operation id="1184" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge282.loopexit:9 %output_reg_0_2_1_load = load i32 %output_reg_0_2_1

]]></Node>
<StgValue><ssdm name="output_reg_0_2_1_load"/></StgValue>
</operation>

<operation id="1185" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge282.loopexit:10 %output_reg_0_1_1_load = load i32 %output_reg_0_1_1

]]></Node>
<StgValue><ssdm name="output_reg_0_1_1_load"/></StgValue>
</operation>

<operation id="1186" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge282.loopexit:11 %output_reg_0_0_1_load = load i32 %output_reg_0_0_1

]]></Node>
<StgValue><ssdm name="output_reg_0_0_1_load"/></StgValue>
</operation>

<operation id="1187" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge282.loopexit:12 %store_ln239 = store i32 %output_reg_3_2_1_load, i32 %output_reg_3_2

]]></Node>
<StgValue><ssdm name="store_ln239"/></StgValue>
</operation>

<operation id="1188" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge282.loopexit:13 %store_ln239 = store i32 %output_reg_3_1_1_load, i32 %output_reg_3_1

]]></Node>
<StgValue><ssdm name="store_ln239"/></StgValue>
</operation>

<operation id="1189" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge282.loopexit:14 %store_ln239 = store i32 %output_reg_3_0_1_load, i32 %output_reg_3_0

]]></Node>
<StgValue><ssdm name="store_ln239"/></StgValue>
</operation>

<operation id="1190" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge282.loopexit:15 %store_ln239 = store i32 %output_reg_2_2_1_load, i32 %output_reg_2_2

]]></Node>
<StgValue><ssdm name="store_ln239"/></StgValue>
</operation>

<operation id="1191" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge282.loopexit:16 %store_ln239 = store i32 %output_reg_2_1_1_load, i32 %output_reg_2_1

]]></Node>
<StgValue><ssdm name="store_ln239"/></StgValue>
</operation>

<operation id="1192" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge282.loopexit:17 %store_ln239 = store i32 %output_reg_2_0_1_load, i32 %output_reg_2_0

]]></Node>
<StgValue><ssdm name="store_ln239"/></StgValue>
</operation>

<operation id="1193" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge282.loopexit:18 %store_ln239 = store i32 %output_reg_1_2_1_load, i32 %output_reg_1_2

]]></Node>
<StgValue><ssdm name="store_ln239"/></StgValue>
</operation>

<operation id="1194" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge282.loopexit:19 %store_ln239 = store i32 %output_reg_1_1_1_load, i32 %output_reg_1_1

]]></Node>
<StgValue><ssdm name="store_ln239"/></StgValue>
</operation>

<operation id="1195" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge282.loopexit:20 %store_ln239 = store i32 %output_reg_1_0_1_load, i32 %output_reg_1_0

]]></Node>
<StgValue><ssdm name="store_ln239"/></StgValue>
</operation>

<operation id="1196" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge282.loopexit:21 %store_ln239 = store i32 %output_reg_0_2_1_load, i32 %output_reg_0_2

]]></Node>
<StgValue><ssdm name="store_ln239"/></StgValue>
</operation>

<operation id="1197" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge282.loopexit:22 %store_ln239 = store i32 %output_reg_0_1_1_load, i32 %output_reg_0_1

]]></Node>
<StgValue><ssdm name="store_ln239"/></StgValue>
</operation>

<operation id="1198" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge282.loopexit:23 %store_ln239 = store i32 %output_reg_0_0_1_load, i32 %output_reg_0_0

]]></Node>
<StgValue><ssdm name="store_ln239"/></StgValue>
</operation>

<operation id="1199" st_id="62" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge282.loopexit:24 %add_ln119 = add i8 %select_ln117, i8

]]></Node>
<StgValue><ssdm name="add_ln119"/></StgValue>
</operation>

<operation id="1200" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge282.loopexit:25 %br_ln0 = br void %bb963

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="1201" st_id="63" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge306.loopexit.preheader:4 %bound116 = mul i24 %tmp_21_cast, i24 %div73_cast_cast

]]></Node>
<StgValue><ssdm name="bound116"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="1202" st_id="64" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge306.loopexit.preheader:4 %bound116 = mul i24 %tmp_21_cast, i24 %div73_cast_cast

]]></Node>
<StgValue><ssdm name="bound116"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="1203" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="19" op_0_bw="18">
<![CDATA[
._crit_edge306.loopexit.preheader:1 %bound109 = zext i18 %tmp_2

]]></Node>
<StgValue><ssdm name="bound109"/></StgValue>
</operation>

<operation id="1204" st_id="65" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge306.loopexit.preheader:4 %bound116 = mul i24 %tmp_21_cast, i24 %div73_cast_cast

]]></Node>
<StgValue><ssdm name="bound116"/></StgValue>
</operation>

<operation id="1205" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge306.loopexit.preheader:5 %icmp_ln310 = icmp_eq  i16 %mul163, i16

]]></Node>
<StgValue><ssdm name="icmp_ln310"/></StgValue>
</operation>

<operation id="1206" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge306.loopexit.preheader:6 %br_ln308 = br void %bb

]]></Node>
<StgValue><ssdm name="br_ln308"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="1207" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0">
<![CDATA[
bb:0 %indvar_flatten128 = phi i24, void %._crit_edge306.loopexit.preheader, i24 %add_ln308, void %._crit_edge306.loopexit

]]></Node>
<StgValue><ssdm name="indvar_flatten128"/></StgValue>
</operation>

<operation id="1208" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
bb:1 %k_2 = phi i6, void %._crit_edge306.loopexit.preheader, i6 %select_ln308_1, void %._crit_edge306.loopexit

]]></Node>
<StgValue><ssdm name="k_2"/></StgValue>
</operation>

<operation id="1209" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="19" op_0_bw="19" op_1_bw="0" op_2_bw="19" op_3_bw="0">
<![CDATA[
bb:2 %indvar_flatten111 = phi i19, void %._crit_edge306.loopexit.preheader, i19 %select_ln309_3, void %._crit_edge306.loopexit

]]></Node>
<StgValue><ssdm name="indvar_flatten111"/></StgValue>
</operation>

<operation id="1210" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
bb:6 %icmp_ln308 = icmp_eq  i24 %indvar_flatten128, i24 %bound116

]]></Node>
<StgValue><ssdm name="icmp_ln308"/></StgValue>
</operation>

<operation id="1211" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
bb:7 %add_ln308 = add i24 %indvar_flatten128, i24

]]></Node>
<StgValue><ssdm name="add_ln308"/></StgValue>
</operation>

<operation id="1212" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb:8 %br_ln308 = br i1 %icmp_ln308, void %._crit_edge306.loopexit, void %._crit_edge245.loopexit

]]></Node>
<StgValue><ssdm name="br_ln308"/></StgValue>
</operation>

<operation id="1213" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln308" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge306.loopexit:2 %icmp_ln309 = icmp_eq  i19 %indvar_flatten111, i19 %bound109

]]></Node>
<StgValue><ssdm name="icmp_ln309"/></StgValue>
</operation>

<operation id="1214" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln308" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge306.loopexit:4 %add_ln308_1 = add i6, i6 %k_2

]]></Node>
<StgValue><ssdm name="add_ln308_1"/></StgValue>
</operation>

<operation id="1215" st_id="66" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln308" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
._crit_edge306.loopexit:5 %select_ln308_1 = select i1 %icmp_ln309, i6 %add_ln308_1, i6 %k_2

]]></Node>
<StgValue><ssdm name="select_ln308_1"/></StgValue>
</operation>

<operation id="1216" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln308" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="9" op_0_bw="6">
<![CDATA[
._crit_edge306.loopexit:6 %zext_ln308 = zext i6 %select_ln308_1

]]></Node>
<StgValue><ssdm name="zext_ln308"/></StgValue>
</operation>

<operation id="1217" st_id="66" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln308" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge306.loopexit:7 %mul_ln308 = mul i9 %zext_ln308, i9 %empty_43

]]></Node>
<StgValue><ssdm name="mul_ln308"/></StgValue>
</operation>

<operation id="1218" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln308" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge306.loopexit:37 %add_ln309_1 = add i19, i19 %indvar_flatten111

]]></Node>
<StgValue><ssdm name="add_ln309_1"/></StgValue>
</operation>

<operation id="1219" st_id="66" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln308" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
._crit_edge306.loopexit:38 %select_ln309_3 = select i1 %icmp_ln309, i19, i19 %add_ln309_1

]]></Node>
<StgValue><ssdm name="select_ln309_3"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="1220" st_id="67" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln308" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge306.loopexit:7 %mul_ln308 = mul i9 %zext_ln308, i9 %empty_43

]]></Node>
<StgValue><ssdm name="mul_ln308"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="1221" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
bb:3 %ki = phi i3, void %._crit_edge306.loopexit.preheader, i3 %select_ln309_2, void %._crit_edge306.loopexit

]]></Node>
<StgValue><ssdm name="ki"/></StgValue>
</operation>

<operation id="1222" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
bb:4 %wh_3 = phi i16, void %._crit_edge306.loopexit.preheader, i16 %add_ln310, void %._crit_edge306.loopexit

]]></Node>
<StgValue><ssdm name="wh_3"/></StgValue>
</operation>

<operation id="1223" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
bb:5 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="1224" st_id="68" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln308" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
._crit_edge306.loopexit:3 %select_ln308 = select i1 %icmp_ln309, i3, i3 %ki

]]></Node>
<StgValue><ssdm name="select_ln308"/></StgValue>
</operation>

<operation id="1225" st_id="68" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln308" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge306.loopexit:7 %mul_ln308 = mul i9 %zext_ln308, i9 %empty_43

]]></Node>
<StgValue><ssdm name="mul_ln308"/></StgValue>
</operation>

<operation id="1226" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln308" val="0"/>
<literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="2" op_0_bw="3">
<![CDATA[
._crit_edge306.loopexit:8 %trunc_ln311 = trunc i3 %ki

]]></Node>
<StgValue><ssdm name="trunc_ln311"/></StgValue>
</operation>

<operation id="1227" st_id="68" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln308" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge306.loopexit:9 %select_ln308_2 = select i1 %icmp_ln309, i2, i2 %trunc_ln311

]]></Node>
<StgValue><ssdm name="select_ln308_2"/></StgValue>
</operation>

<operation id="1228" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln308" val="0"/>
<literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge306.loopexit:11 %icmp_ln310_1 = icmp_eq  i16 %wh_3, i16 %mul163

]]></Node>
<StgValue><ssdm name="icmp_ln310_1"/></StgValue>
</operation>

<operation id="1229" st_id="68" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln308" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge306.loopexit:12 %select_ln308_3 = select i1 %icmp_ln309, i1 %icmp_ln310, i1 %icmp_ln310_1

]]></Node>
<StgValue><ssdm name="select_ln308_3"/></StgValue>
</operation>

<operation id="1230" st_id="68" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln308" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge306.loopexit:13 %add_ln309 = add i3, i3 %select_ln308

]]></Node>
<StgValue><ssdm name="add_ln309"/></StgValue>
</operation>

<operation id="1231" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln308" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge306.loopexit:15 %or_ln309 = or i1 %select_ln308_3, i1 %icmp_ln309

]]></Node>
<StgValue><ssdm name="or_ln309"/></StgValue>
</operation>

<operation id="1232" st_id="68" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln308" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge306.loopexit:16 %select_ln309 = select i1 %or_ln309, i16, i16 %wh_3

]]></Node>
<StgValue><ssdm name="select_ln309"/></StgValue>
</operation>

<operation id="1233" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln308" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="2" op_0_bw="3">
<![CDATA[
._crit_edge306.loopexit:17 %trunc_ln311_1 = trunc i3 %add_ln309

]]></Node>
<StgValue><ssdm name="trunc_ln311_1"/></StgValue>
</operation>

<operation id="1234" st_id="68" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln308" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge306.loopexit:18 %select_ln309_1 = select i1 %select_ln308_3, i2 %trunc_ln311_1, i2 %select_ln308_2

]]></Node>
<StgValue><ssdm name="select_ln309_1"/></StgValue>
</operation>

<operation id="1235" st_id="68" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln308" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
._crit_edge306.loopexit:20 %select_ln309_2 = select i1 %select_ln308_3, i3 %add_ln309, i3 %select_ln308

]]></Node>
<StgValue><ssdm name="select_ln309_2"/></StgValue>
</operation>

<operation id="1236" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln308" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="9" op_0_bw="16">
<![CDATA[
._crit_edge306.loopexit:21 %empty_58 = trunc i16 %select_ln309

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="1237" st_id="68" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln308" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge306.loopexit:23 %add_ln311 = add i9 %empty_58, i9 %mul_ln308

]]></Node>
<StgValue><ssdm name="add_ln311"/></StgValue>
</operation>

<operation id="1238" st_id="68" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln308" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge306.loopexit:36 %add_ln310 = add i16, i16 %select_ln309

]]></Node>
<StgValue><ssdm name="add_ln310"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="1239" st_id="69" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln308" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge306.loopexit:23 %add_ln311 = add i9 %empty_58, i9 %mul_ln308

]]></Node>
<StgValue><ssdm name="add_ln311"/></StgValue>
</operation>

<operation id="1240" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln308" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="64" op_0_bw="9">
<![CDATA[
._crit_edge306.loopexit:24 %zext_ln311 = zext i9 %add_ln311

]]></Node>
<StgValue><ssdm name="zext_ln311"/></StgValue>
</operation>

<operation id="1241" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln308" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge306.loopexit:25 %output_l1_0_addr_3 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln311

]]></Node>
<StgValue><ssdm name="output_l1_0_addr_3"/></StgValue>
</operation>

<operation id="1242" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln308" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge306.loopexit:26 %output_l1_0_load = load i9 %output_l1_0_addr_3

]]></Node>
<StgValue><ssdm name="output_l1_0_load"/></StgValue>
</operation>

<operation id="1243" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln308" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge306.loopexit:27 %output_l1_1_addr_3 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln311

]]></Node>
<StgValue><ssdm name="output_l1_1_addr_3"/></StgValue>
</operation>

<operation id="1244" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln308" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge306.loopexit:28 %output_l1_1_load_1 = load i9 %output_l1_1_addr_3

]]></Node>
<StgValue><ssdm name="output_l1_1_load_1"/></StgValue>
</operation>

<operation id="1245" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln308" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge306.loopexit:29 %output_l1_2_addr_3 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln311

]]></Node>
<StgValue><ssdm name="output_l1_2_addr_3"/></StgValue>
</operation>

<operation id="1246" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln308" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge306.loopexit:30 %output_l1_2_load_1 = load i9 %output_l1_2_addr_3

]]></Node>
<StgValue><ssdm name="output_l1_2_load_1"/></StgValue>
</operation>

<operation id="1247" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln308" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge306.loopexit:31 %output_l1_3_addr_3 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln311

]]></Node>
<StgValue><ssdm name="output_l1_3_addr_3"/></StgValue>
</operation>

<operation id="1248" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln308" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge306.loopexit:32 %output_l1_3_load_1 = load i9 %output_l1_3_addr_3

]]></Node>
<StgValue><ssdm name="output_l1_3_load_1"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="1249" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln308" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge306.loopexit:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_308_26_VITIS_LOOP_309_27_VITIS_LOOP_310_28_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1250" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln308" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge306.loopexit:1 %empty_57 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="1251" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln308" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge306.loopexit:10 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="1252" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln308" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge306.loopexit:14 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_309_27_VITIS_LOOP_310_28_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1253" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln308" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge306.loopexit:19 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="1254" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln308" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge306.loopexit:22 %specloopname_ln310 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln310"/></StgValue>
</operation>

<operation id="1255" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln308" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge306.loopexit:26 %output_l1_0_load = load i9 %output_l1_0_addr_3

]]></Node>
<StgValue><ssdm name="output_l1_0_load"/></StgValue>
</operation>

<operation id="1256" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln308" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge306.loopexit:28 %output_l1_1_load_1 = load i9 %output_l1_1_addr_3

]]></Node>
<StgValue><ssdm name="output_l1_1_load_1"/></StgValue>
</operation>

<operation id="1257" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln308" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge306.loopexit:30 %output_l1_2_load_1 = load i9 %output_l1_2_addr_3

]]></Node>
<StgValue><ssdm name="output_l1_2_load_1"/></StgValue>
</operation>

<operation id="1258" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln308" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge306.loopexit:32 %output_l1_3_load_1 = load i9 %output_l1_3_addr_3

]]></Node>
<StgValue><ssdm name="output_l1_3_load_1"/></StgValue>
</operation>

<operation id="1259" st_id="70" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln308" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
._crit_edge306.loopexit:33 %p_Repl2_s = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %output_l1_0_load, i32 %output_l1_1_load_1, i32 %output_l1_2_load_1, i32 %output_l1_3_load_1, i2 %select_ln309_1

]]></Node>
<StgValue><ssdm name="p_Repl2_s"/></StgValue>
</operation>

<operation id="1260" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln308" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge306.loopexit:34 %p_cast82 = zext i32 %p_Repl2_s

]]></Node>
<StgValue><ssdm name="p_cast82"/></StgValue>
</operation>

<operation id="1261" st_id="70" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln308" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge306.loopexit:35 %write_ln543 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P, i64 %conv_out_V, i64 %p_cast82

]]></Node>
<StgValue><ssdm name="write_ln543"/></StgValue>
</operation>

<operation id="1262" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln308" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge306.loopexit:39 %br_ln0 = br void %bb

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="1263" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="0">
<![CDATA[
._crit_edge245.loopexit:0 %ret_ln328 = ret

]]></Node>
<StgValue><ssdm name="ret_ln328"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
