// Copyright (C) 2025  Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Altera and sold by Altera or its authorized distributors.  Please
// refer to the Altera Software License Subscription Agreements 
// on the Quartus Prime software download page.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition"

// DATE "02/01/2026 13:07:39"

// 
// Device: Altera 10M50DAF484C7G Package FBGA484
// 

// 
// This Verilog file should be used for Questa Altera FPGA (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module uart_top (
	clk,
	rst_n,
	bclk_mode,
	tlen,
	parity_en,
	parity_type,
	wr_en,
	wdata,
	RXD,
	TXD,
	rdata,
	parity_err,
	frame_err);
input 	clk;
input 	rst_n;
input 	bclk_mode;
input 	[1:0] tlen;
input 	parity_en;
input 	parity_type;
input 	wr_en;
input 	[7:0] wdata;
input 	RXD;
output 	TXD;
output 	[7:0] rdata;
output 	parity_err;
output 	frame_err;

// Design Ports Information
// TXD	=>  Location: PIN_W6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdata[0]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdata[1]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdata[2]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdata[3]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdata[4]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdata[5]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdata[6]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdata[7]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parity_err	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// frame_err	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parity_type	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parity_en	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst_n	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tlen[0]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tlen[1]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RXD	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bclk_mode	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wdata[0]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr_en	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wdata[7]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wdata[6]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wdata[5]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wdata[4]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wdata[3]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wdata[2]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wdata[1]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \TXD~output_o ;
wire \rdata[0]~output_o ;
wire \rdata[1]~output_o ;
wire \rdata[2]~output_o ;
wire \rdata[3]~output_o ;
wire \rdata[4]~output_o ;
wire \rdata[5]~output_o ;
wire \rdata[6]~output_o ;
wire \rdata[7]~output_o ;
wire \parity_err~output_o ;
wire \frame_err~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \baudgen|counter|Add0~0_combout ;
wire \rst_n~input_o ;
wire \baudgen|counter|Add0~1 ;
wire \baudgen|counter|Add0~2_combout ;
wire \baudgen|counter|Add0~3 ;
wire \baudgen|counter|Add0~4_combout ;
wire \baudgen|counter|Add0~13 ;
wire \baudgen|counter|Add0~14_combout ;
wire \baudgen|counter|count_reg~2_combout ;
wire \baudgen|counter|Add0~15 ;
wire \baudgen|counter|Add0~16_combout ;
wire \baudgen|counter|Add0~17 ;
wire \baudgen|counter|Add0~18_combout ;
wire \baudgen|counter|count_reg~1_combout ;
wire \baudgen|counter|Add0~19 ;
wire \baudgen|counter|Add0~20_combout ;
wire \baudgen|counter|Add0~21 ;
wire \baudgen|counter|Add0~22_combout ;
wire \baudgen|counter|count_reg~0_combout ;
wire \baudgen|Equal0~0_combout ;
wire \baudgen|counter|Add0~5 ;
wire \baudgen|counter|Add0~6_combout ;
wire \baudgen|counter|Add0~7 ;
wire \baudgen|counter|Add0~9 ;
wire \baudgen|counter|Add0~10_combout ;
wire \baudgen|counter|count_reg~4_combout ;
wire \baudgen|counter|Add0~11 ;
wire \baudgen|counter|Add0~12_combout ;
wire \baudgen|counter|count_reg~3_combout ;
wire \baudgen|Equal0~1_combout ;
wire \baudgen|counter|Add0~8_combout ;
wire \baudgen|counter|count_reg~5_combout ;
wire \baudgen|Equal0~2_combout ;
wire \baudgen|Equal0~3_combout ;
wire \baudgen|btick~q ;
wire \parity_en~input_o ;
wire \tlen[0]~input_o ;
wire \tlen[1]~input_o ;
wire \Transmitter_Shift_Reg|bit_cnt~4_combout ;
wire \Transmitter_Shift_Reg|bit_cnt[0]~3_combout ;
wire \Transmitter_Shift_Reg|bit_cnt~2_combout ;
wire \Transmitter_Shift_Reg|Equal1~0_combout ;
wire \THR|rpointer_reg[1]~2_combout ;
wire \THR|rpointer_reg[2]~4_combout ;
wire \THR|Add1~2_combout ;
wire \THR|rpointer_reg[3]~5_combout ;
wire \THR|Equal0~1_combout ;
wire \THR|Equal0~0_combout ;
wire \THR|always6~0_combout ;
wire \THR|rpointer_reg[0]~3_combout ;
wire \THR|rpointer_reg[4]~0_combout ;
wire \THR|rpointer_reg[4]~1_combout ;
wire \THR|Equal1~0_combout ;
wire \wr_en~input_o ;
wire \THR|wr_en_sync~0_combout ;
wire \THR|wpointer_reg[0]~12_combout ;
wire \THR|wpointer_reg[1]~4_combout ;
wire \THR|wpointer_reg[1]~5 ;
wire \THR|wpointer_reg[2]~6_combout ;
wire \THR|wpointer_reg[2]~7 ;
wire \THR|wpointer_reg[3]~8_combout ;
wire \THR|wpointer_reg[3]~9 ;
wire \THR|wpointer_reg[4]~10_combout ;
wire \THR|Equal0~2_combout ;
wire \Transmitter_Shift_Reg|Selector0~0_combout ;
wire \Transmitter_Shift_Reg|state~15_combout ;
wire \Transmitter_Shift_Reg|state.IDLE~q ;
wire \Transmitter_Shift_Reg|state~17_combout ;
wire \Transmitter_Shift_Reg|state.READ_FIFO1~q ;
wire \Transmitter_Shift_Reg|state.READ_FIFO2~feeder_combout ;
wire \Transmitter_Shift_Reg|state.READ_FIFO2~q ;
wire \Transmitter_Shift_Reg|state~16_combout ;
wire \Transmitter_Shift_Reg|state.START~q ;
wire \Transmitter_Shift_Reg|state~14_combout ;
wire \Transmitter_Shift_Reg|state.DATA~q ;
wire \Transmitter_Shift_Reg|Add0~0_combout ;
wire \Transmitter_Shift_Reg|bit_cnt~6_combout ;
wire \Transmitter_Shift_Reg|Selector2~0_combout ;
wire \Transmitter_Shift_Reg|Selector2~1_combout ;
wire \Transmitter_Shift_Reg|state.STOP~q ;
wire \Transmitter_Shift_Reg|always4~0_combout ;
wire \Transmitter_Shift_Reg|bit_cnt~5_combout ;
wire \Transmitter_Shift_Reg|Equal1~1_combout ;
wire \Transmitter_Shift_Reg|next_state.PARITY~0_combout ;
wire \Transmitter_Shift_Reg|state.PARITY~q ;
wire \Transmitter_Shift_Reg|always0~0_combout ;
wire \THR|data_reg~0feeder_combout ;
wire \THR|data_reg~0_q ;
wire \wdata[7]~input_o ;
wire \THR|data_reg~8feeder_combout ;
wire \THR|data_reg~12_combout ;
wire \THR|data_reg~13_combout ;
wire \THR|data_reg~8_q ;
wire \wdata[0]~input_o ;
wire \THR|rpointer_reg[0]~_wirecell_combout ;
wire \THR|Add1~0_combout ;
wire \THR|Add1~1_combout ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \wdata[1]~input_o ;
wire \wdata[2]~input_o ;
wire \wdata[3]~input_o ;
wire \wdata[4]~input_o ;
wire \wdata[5]~input_o ;
wire \wdata[6]~input_o ;
wire \THR|data_reg_rtl_0|auto_generated|ram_block1a7 ;
wire \THR|rdata[7]~0_combout ;
wire \THR|data_reg_rtl_0_bypass[16]~feeder_combout ;
wire \THR|data_reg_rtl_0_bypass[3]~feeder_combout ;
wire \THR|data_reg_rtl_0_bypass[2]~0_combout ;
wire \THR|data_reg~9_combout ;
wire \THR|data_reg_rtl_0_bypass[8]~feeder_combout ;
wire \THR|data_reg_rtl_0_bypass[7]~feeder_combout ;
wire \THR|data_reg~10_combout ;
wire \THR|data_reg~11_combout ;
wire \Transmitter_Shift_Reg|tdata_reg~9_combout ;
wire \THR|data_reg~7feeder_combout ;
wire \THR|data_reg~7_q ;
wire \THR|data_reg_rtl_0|auto_generated|ram_block1a6 ;
wire \THR|rdata[6]~1_combout ;
wire \THR|data_reg_rtl_0_bypass[15]~feeder_combout ;
wire \Transmitter_Shift_Reg|tdata_reg~8_combout ;
wire \Transmitter_Shift_Reg|tdata_reg[1]~2_combout ;
wire \THR|data_reg~6feeder_combout ;
wire \THR|data_reg~6_q ;
wire \THR|data_reg_rtl_0|auto_generated|ram_block1a5 ;
wire \THR|rdata[5]~2_combout ;
wire \Transmitter_Shift_Reg|tdata_reg~7_combout ;
wire \THR|data_reg~5feeder_combout ;
wire \THR|data_reg~5_q ;
wire \THR|data_reg_rtl_0|auto_generated|ram_block1a4 ;
wire \THR|rdata[4]~3_combout ;
wire \THR|data_reg_rtl_0_bypass[13]~feeder_combout ;
wire \Transmitter_Shift_Reg|tdata_reg~6_combout ;
wire \THR|data_reg~4feeder_combout ;
wire \THR|data_reg~4_q ;
wire \THR|data_reg_rtl_0|auto_generated|ram_block1a3 ;
wire \THR|rdata[3]~4_combout ;
wire \THR|data_reg_rtl_0_bypass[12]~feeder_combout ;
wire \Transmitter_Shift_Reg|tdata_reg~5_combout ;
wire \THR|data_reg~3feeder_combout ;
wire \THR|data_reg~3_q ;
wire \THR|data_reg_rtl_0|auto_generated|ram_block1a2 ;
wire \THR|rdata[2]~5_combout ;
wire \THR|data_reg_rtl_0_bypass[11]~feeder_combout ;
wire \Transmitter_Shift_Reg|tdata_reg~4_combout ;
wire \THR|data_reg~2feeder_combout ;
wire \THR|data_reg~2_q ;
wire \THR|data_reg_rtl_0|auto_generated|ram_block1a1 ;
wire \THR|rdata[1]~6_combout ;
wire \THR|data_reg_rtl_0_bypass[10]~feeder_combout ;
wire \Transmitter_Shift_Reg|tdata_reg~3_combout ;
wire \THR|data_reg~1feeder_combout ;
wire \THR|data_reg~1_q ;
wire \THR|data_reg_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \THR|rdata[0]~7_combout ;
wire \THR|data_reg_rtl_0_bypass[9]~feeder_combout ;
wire \Transmitter_Shift_Reg|tdata_reg~1_combout ;
wire \Transmitter_Shift_Reg|Selector3~0_combout ;
wire \Transmitter_Shift_Reg|parity_data[2]~feeder_combout ;
wire \Transmitter_Shift_Reg|parity_data[3]~feeder_combout ;
wire \Transmitter_Shift_Reg|parity_data[4]~feeder_combout ;
wire \Transmitter_Shift_Reg|parity_bit~1_combout ;
wire \parity_type~input_o ;
wire \Transmitter_Shift_Reg|parity_data[6]~feeder_combout ;
wire \Transmitter_Shift_Reg|parity_data[7]~feeder_combout ;
wire \Transmitter_Shift_Reg|parity_bit~0_combout ;
wire \Transmitter_Shift_Reg|parity_bit~2_combout ;
wire \Transmitter_Shift_Reg|Selector3~1_combout ;
wire \RBR|data_reg~0feeder_combout ;
wire \RBR|rpointer_reg[0]~3_combout ;
wire \RBR|rpointer_reg[0]~feeder_combout ;
wire \RBR|rpointer_reg[1]~2_combout ;
wire \RBR|rpointer_reg[2]~4_combout ;
wire \RBR|Add1~2_combout ;
wire \RBR|rpointer_reg[3]~5_combout ;
wire \baudgen|counter_x16|Add0~0_combout ;
wire \baudgen|counter_x16|count_reg~2_combout ;
wire \baudgen|counter_x16|Add0~1 ;
wire \baudgen|counter_x16|Add0~2_combout ;
wire \baudgen|counter_x16|count_reg~5_combout ;
wire \baudgen|counter_x16|Add0~3 ;
wire \baudgen|counter_x16|Add0~4_combout ;
wire \baudgen|counter_x16|count_reg~4_combout ;
wire \baudgen|counter_x16|Add0~5 ;
wire \baudgen|counter_x16|Add0~7 ;
wire \baudgen|counter_x16|Add0~8_combout ;
wire \baudgen|counter_x16|Add0~9 ;
wire \baudgen|counter_x16|Add0~10_combout ;
wire \baudgen|counter_x16|count_reg~1_combout ;
wire \baudgen|counter_x16|Add0~11 ;
wire \baudgen|counter_x16|Add0~12_combout ;
wire \baudgen|counter_x16|Add0~13 ;
wire \baudgen|counter_x16|Add0~14_combout ;
wire \baudgen|counter_x16|count_reg~0_combout ;
wire \baudgen|Equal1~0_combout ;
wire \baudgen|counter_x16|Add0~6_combout ;
wire \baudgen|counter_x16|count_reg~3_combout ;
wire \baudgen|Equal1~1_combout ;
wire \baudgen|Equal1~2_combout ;
wire \baudgen|btick_16~q ;
wire \baudgen|btick_16~clkctrl_outclk ;
wire \RXD~input_o ;
wire \RBR|rpointer_reg[4]~0_combout ;
wire \RBR|rpointer_reg[4]~1_combout ;
wire \RBR|wpointer_reg[3]~9 ;
wire \RBR|wpointer_reg[4]~10_combout ;
wire \RBR|wpointer_reg[1]~4_combout ;
wire \RBR|Equal1~1_combout ;
wire \RBR|Equal1~3_combout ;
wire \Receiver_Shift_Reg|Selector0~1_combout ;
wire \Receiver_Shift_Reg|Add1~0_combout ;
wire \Receiver_Shift_Reg|sample_cnt[2]~0_combout ;
wire \bclk_mode~input_o ;
wire \Receiver_Shift_Reg|sample_start~0_combout ;
wire \Receiver_Shift_Reg|Selector1~0_combout ;
wire \Receiver_Shift_Reg|Selector1~1_combout ;
wire \Receiver_Shift_Reg|Selector1~2_combout ;
wire \Receiver_Shift_Reg|state.START~q ;
wire \Receiver_Shift_Reg|sample_clr~combout ;
wire \Receiver_Shift_Reg|sample_cnt[0]~1_combout ;
wire \Receiver_Shift_Reg|sample_cnt[1]~2_combout ;
wire \Receiver_Shift_Reg|Equal3~0_combout ;
wire \Receiver_Shift_Reg|Equal2~0_combout ;
wire \Receiver_Shift_Reg|sample_data~combout ;
wire \Receiver_Shift_Reg|Selector0~0_combout ;
wire \Receiver_Shift_Reg|Selector0~2_combout ;
wire \Receiver_Shift_Reg|state.IDLE~q ;
wire \Receiver_Shift_Reg|Add1~1_combout ;
wire \Receiver_Shift_Reg|sample_cnt[3]~3_combout ;
wire \Receiver_Shift_Reg|sample_clr~1_combout ;
wire \Receiver_Shift_Reg|sample_data~clkctrl_outclk ;
wire \Receiver_Shift_Reg|bit_cnt~1_combout ;
wire \Receiver_Shift_Reg|bit_cnt[0]~feeder_combout ;
wire \Receiver_Shift_Reg|bit_cnt~0_combout ;
wire \Receiver_Shift_Reg|bit_cnt[1]~feeder_combout ;
wire \Receiver_Shift_Reg|always7~0_combout ;
wire \Receiver_Shift_Reg|bit_cnt~3_combout ;
wire \Receiver_Shift_Reg|bit_cnt~4_combout ;
wire \Receiver_Shift_Reg|Add2~0_combout ;
wire \Receiver_Shift_Reg|bit_cnt~2_combout ;
wire \Receiver_Shift_Reg|always7~1_combout ;
wire \Receiver_Shift_Reg|always7~2_combout ;
wire \Receiver_Shift_Reg|Selector2~0_combout ;
wire \Receiver_Shift_Reg|state.DATA~q ;
wire \Receiver_Shift_Reg|Selector3~0_combout ;
wire \Receiver_Shift_Reg|Selector3~1_combout ;
wire \Receiver_Shift_Reg|state.PARITY~q ;
wire \Receiver_Shift_Reg|Selector4~0_combout ;
wire \Receiver_Shift_Reg|Selector4~1_combout ;
wire \Receiver_Shift_Reg|state.STOP~q ;
wire \Receiver_Shift_Reg|next_state.WRITE_FIFO~0_combout ;
wire \Receiver_Shift_Reg|state.WRITE_FIFO~q ;
wire \Receiver_Shift_Reg|state_written~q ;
wire \Receiver_Shift_Reg|always9~0_combout ;
wire \Receiver_Shift_Reg|wr_en~feeder_combout ;
wire \Receiver_Shift_Reg|wr_en~q ;
wire \RBR|Equal1~0_combout ;
wire \RBR|wr_en_sync~combout ;
wire \RBR|wpointer_reg[0]~12_combout ;
wire \RBR|wpointer_reg[1]~5 ;
wire \RBR|wpointer_reg[2]~6_combout ;
wire \RBR|wpointer_reg[2]~7 ;
wire \RBR|wpointer_reg[3]~8_combout ;
wire \RBR|Equal1~2_combout ;
wire \rd_en_rbr~q ;
wire \RBR|always6~0_combout ;
wire \RBR|data_reg~0_q ;
wire \Receiver_Shift_Reg|always0~1_combout ;
wire \Receiver_Shift_Reg|ShiftRight0~0_combout ;
wire \Receiver_Shift_Reg|rdata_reg[0]~feeder_combout ;
wire \Receiver_Shift_Reg|ShiftRight0~1_combout ;
wire \Receiver_Shift_Reg|ShiftRight0~2_combout ;
wire \RBR|data_reg~12_combout ;
wire \RBR|data_reg~13_combout ;
wire \RBR|data_reg~1_q ;
wire \RBR|rpointer_reg[0]~_wirecell_combout ;
wire \RBR|Add1~0_combout ;
wire \RBR|Add1~1_combout ;
wire \Receiver_Shift_Reg|ShiftRight0~4_combout ;
wire \Receiver_Shift_Reg|ShiftRight0~3_combout ;
wire \Receiver_Shift_Reg|ShiftRight0~7_combout ;
wire \Receiver_Shift_Reg|ShiftRight0~8_combout ;
wire \Receiver_Shift_Reg|ShiftRight0~9_combout ;
wire \Receiver_Shift_Reg|ShiftRight0~5_combout ;
wire \Receiver_Shift_Reg|ShiftRight0~10_combout ;
wire \Receiver_Shift_Reg|ShiftRight0~11_combout ;
wire \Receiver_Shift_Reg|ShiftRight0~12_combout ;
wire \Receiver_Shift_Reg|ShiftRight0~6_combout ;
wire \Receiver_Shift_Reg|ShiftRight0~13_combout ;
wire \Receiver_Shift_Reg|ShiftRight0~14_combout ;
wire \RBR|data_reg_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \RBR|rdata[0]~0_combout ;
wire \RBR|data_reg_rtl_0_bypass[9]~feeder_combout ;
wire \RBR|data_reg_rtl_0_bypass[2]~0_combout ;
wire \RBR|data_reg_rtl_0_bypass[3]~feeder_combout ;
wire \RBR|data_reg~9_combout ;
wire \RBR|data_reg~10_combout ;
wire \RBR|data_reg~11_combout ;
wire \rdata[0]~reg0feeder_combout ;
wire \rdata_en~q ;
wire \rdata[0]~reg0_q ;
wire \RBR|data_reg~2_q ;
wire \RBR|data_reg_rtl_0|auto_generated|ram_block1a1 ;
wire \RBR|rdata[1]~1_combout ;
wire \RBR|data_reg_rtl_0_bypass[10]~feeder_combout ;
wire \rdata[1]~reg0feeder_combout ;
wire \rdata[1]~reg0_q ;
wire \RBR|data_reg~3feeder_combout ;
wire \RBR|data_reg~3_q ;
wire \RBR|data_reg_rtl_0|auto_generated|ram_block1a2 ;
wire \RBR|rdata[2]~2_combout ;
wire \RBR|data_reg_rtl_0_bypass[11]~feeder_combout ;
wire \rdata[2]~reg0feeder_combout ;
wire \rdata[2]~reg0_q ;
wire \RBR|data_reg~4feeder_combout ;
wire \RBR|data_reg~4_q ;
wire \RBR|data_reg_rtl_0|auto_generated|ram_block1a3 ;
wire \RBR|rdata[3]~3_combout ;
wire \RBR|data_reg_rtl_0_bypass[12]~feeder_combout ;
wire \rdata[3]~reg0feeder_combout ;
wire \rdata[3]~reg0_q ;
wire \RBR|data_reg~5feeder_combout ;
wire \RBR|data_reg~5_q ;
wire \RBR|data_reg_rtl_0|auto_generated|ram_block1a4 ;
wire \RBR|rdata[4]~4_combout ;
wire \RBR|data_reg_rtl_0_bypass[13]~feeder_combout ;
wire \rdata[4]~reg0feeder_combout ;
wire \rdata[4]~reg0_q ;
wire \RBR|data_reg~6feeder_combout ;
wire \RBR|data_reg~6_q ;
wire \RBR|data_reg_rtl_0|auto_generated|ram_block1a5 ;
wire \RBR|rdata[5]~5_combout ;
wire \RBR|data_reg_rtl_0_bypass[14]~feeder_combout ;
wire \rdata[5]~reg0feeder_combout ;
wire \rdata[5]~reg0_q ;
wire \RBR|data_reg~7feeder_combout ;
wire \RBR|data_reg~7_q ;
wire \RBR|data_reg_rtl_0|auto_generated|ram_block1a6 ;
wire \RBR|rdata[6]~6_combout ;
wire \RBR|data_reg_rtl_0_bypass[15]~feeder_combout ;
wire \rdata[6]~reg0feeder_combout ;
wire \rdata[6]~reg0_q ;
wire \RBR|data_reg~8_q ;
wire \RBR|data_reg_rtl_0|auto_generated|ram_block1a7 ;
wire \RBR|rdata[7]~7_combout ;
wire \RBR|data_reg_rtl_0_bypass[16]~feeder_combout ;
wire \rdata[7]~reg0feeder_combout ;
wire \rdata[7]~reg0_q ;
wire \Receiver_Shift_Reg|transmit_parity_bit~0_combout ;
wire \Receiver_Shift_Reg|transmit_parity_bit~q ;
wire \Receiver_Shift_Reg|parity_err~0_combout ;
wire \Receiver_Shift_Reg|frame_err~0_combout ;
wire \Receiver_Shift_Reg|frame_err~q ;
wire [7:0] \THR|rdata ;
wire [3:0] \Transmitter_Shift_Reg|bit_cnt ;
wire [7:0] \RBR|rdata ;
wire [7:0] \Transmitter_Shift_Reg|tdata_reg ;
wire [3:0] \Receiver_Shift_Reg|bit_cnt ;
wire [4:0] \RBR|wpointer_reg ;
wire [4:0] \THR|wpointer_reg ;
wire [7:0] \Transmitter_Shift_Reg|parity_data ;
wire [11:0] \baudgen|counter|count_reg ;
wire [3:0] \Receiver_Shift_Reg|sample_cnt ;
wire [0:16] \THR|data_reg_rtl_0_bypass ;
wire [4:0] \RBR|rpointer_reg ;
wire [4:0] \THR|rpointer_reg ;
wire [0:16] \RBR|data_reg_rtl_0_bypass ;
wire [7:0] \baudgen|counter_x16|count_reg ;
wire [7:0] \Receiver_Shift_Reg|rdata ;
wire [7:0] \Receiver_Shift_Reg|rdata_reg ;

wire [35:0] \THR|data_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \RBR|data_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \THR|data_reg_rtl_0|auto_generated|ram_block1a0~portbdataout  = \THR|data_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \THR|data_reg_rtl_0|auto_generated|ram_block1a1  = \THR|data_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \THR|data_reg_rtl_0|auto_generated|ram_block1a2  = \THR|data_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \THR|data_reg_rtl_0|auto_generated|ram_block1a3  = \THR|data_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \THR|data_reg_rtl_0|auto_generated|ram_block1a4  = \THR|data_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \THR|data_reg_rtl_0|auto_generated|ram_block1a5  = \THR|data_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \THR|data_reg_rtl_0|auto_generated|ram_block1a6  = \THR|data_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \THR|data_reg_rtl_0|auto_generated|ram_block1a7  = \THR|data_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];

assign \RBR|data_reg_rtl_0|auto_generated|ram_block1a0~portbdataout  = \RBR|data_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \RBR|data_reg_rtl_0|auto_generated|ram_block1a1  = \RBR|data_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \RBR|data_reg_rtl_0|auto_generated|ram_block1a2  = \RBR|data_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \RBR|data_reg_rtl_0|auto_generated|ram_block1a3  = \RBR|data_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \RBR|data_reg_rtl_0|auto_generated|ram_block1a4  = \RBR|data_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \RBR|data_reg_rtl_0|auto_generated|ram_block1a5  = \RBR|data_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \RBR|data_reg_rtl_0|auto_generated|ram_block1a6  = \RBR|data_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \RBR|data_reg_rtl_0|auto_generated|ram_block1a7  = \RBR|data_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X16_Y0_N30
fiftyfivenm_io_obuf \TXD~output (
	.i(\Transmitter_Shift_Reg|Selector3~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\TXD~output_o ),
	.obar());
// synopsys translate_off
defparam \TXD~output .bus_hold = "false";
defparam \TXD~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N16
fiftyfivenm_io_obuf \rdata[0]~output (
	.i(\rdata[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rdata[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \rdata[0]~output .bus_hold = "false";
defparam \rdata[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N9
fiftyfivenm_io_obuf \rdata[1]~output (
	.i(\rdata[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rdata[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \rdata[1]~output .bus_hold = "false";
defparam \rdata[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N2
fiftyfivenm_io_obuf \rdata[2]~output (
	.i(\rdata[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rdata[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \rdata[2]~output .bus_hold = "false";
defparam \rdata[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y54_N30
fiftyfivenm_io_obuf \rdata[3]~output (
	.i(\rdata[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rdata[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \rdata[3]~output .bus_hold = "false";
defparam \rdata[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N2
fiftyfivenm_io_obuf \rdata[4]~output (
	.i(\rdata[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rdata[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \rdata[4]~output .bus_hold = "false";
defparam \rdata[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N16
fiftyfivenm_io_obuf \rdata[5]~output (
	.i(\rdata[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rdata[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \rdata[5]~output .bus_hold = "false";
defparam \rdata[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N23
fiftyfivenm_io_obuf \rdata[6]~output (
	.i(\rdata[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rdata[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \rdata[6]~output .bus_hold = "false";
defparam \rdata[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N16
fiftyfivenm_io_obuf \rdata[7]~output (
	.i(\rdata[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rdata[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \rdata[7]~output .bus_hold = "false";
defparam \rdata[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N2
fiftyfivenm_io_obuf \parity_err~output (
	.i(\Receiver_Shift_Reg|parity_err~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\parity_err~output_o ),
	.obar());
// synopsys translate_off
defparam \parity_err~output .bus_hold = "false";
defparam \parity_err~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N23
fiftyfivenm_io_obuf \frame_err~output (
	.i(\Receiver_Shift_Reg|frame_err~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\frame_err~output_o ),
	.obar());
// synopsys translate_off
defparam \frame_err~output .bus_hold = "false";
defparam \frame_err~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N29
fiftyfivenm_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .listen_to_nsleep_signal = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G19
fiftyfivenm_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X44_Y50_N4
fiftyfivenm_lcell_comb \baudgen|counter|Add0~0 (
// Equation(s):
// \baudgen|counter|Add0~0_combout  = \baudgen|counter|count_reg [0] $ (VCC)
// \baudgen|counter|Add0~1  = CARRY(\baudgen|counter|count_reg [0])

	.dataa(gnd),
	.datab(\baudgen|counter|count_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\baudgen|counter|Add0~0_combout ),
	.cout(\baudgen|counter|Add0~1 ));
// synopsys translate_off
defparam \baudgen|counter|Add0~0 .lut_mask = 16'h33CC;
defparam \baudgen|counter|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N29
fiftyfivenm_io_ibuf \rst_n~input (
	.i(rst_n),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\rst_n~input_o ));
// synopsys translate_off
defparam \rst_n~input .bus_hold = "false";
defparam \rst_n~input .listen_to_nsleep_signal = "false";
defparam \rst_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X44_Y50_N5
dffeas \baudgen|counter|count_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\baudgen|counter|Add0~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baudgen|counter|count_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \baudgen|counter|count_reg[0] .is_wysiwyg = "true";
defparam \baudgen|counter|count_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y50_N6
fiftyfivenm_lcell_comb \baudgen|counter|Add0~2 (
// Equation(s):
// \baudgen|counter|Add0~2_combout  = (\baudgen|counter|count_reg [1] & (!\baudgen|counter|Add0~1 )) # (!\baudgen|counter|count_reg [1] & ((\baudgen|counter|Add0~1 ) # (GND)))
// \baudgen|counter|Add0~3  = CARRY((!\baudgen|counter|Add0~1 ) # (!\baudgen|counter|count_reg [1]))

	.dataa(\baudgen|counter|count_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\baudgen|counter|Add0~1 ),
	.combout(\baudgen|counter|Add0~2_combout ),
	.cout(\baudgen|counter|Add0~3 ));
// synopsys translate_off
defparam \baudgen|counter|Add0~2 .lut_mask = 16'h5A5F;
defparam \baudgen|counter|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y50_N7
dffeas \baudgen|counter|count_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\baudgen|counter|Add0~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baudgen|counter|count_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \baudgen|counter|count_reg[1] .is_wysiwyg = "true";
defparam \baudgen|counter|count_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y50_N8
fiftyfivenm_lcell_comb \baudgen|counter|Add0~4 (
// Equation(s):
// \baudgen|counter|Add0~4_combout  = (\baudgen|counter|count_reg [2] & (\baudgen|counter|Add0~3  $ (GND))) # (!\baudgen|counter|count_reg [2] & (!\baudgen|counter|Add0~3  & VCC))
// \baudgen|counter|Add0~5  = CARRY((\baudgen|counter|count_reg [2] & !\baudgen|counter|Add0~3 ))

	.dataa(gnd),
	.datab(\baudgen|counter|count_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\baudgen|counter|Add0~3 ),
	.combout(\baudgen|counter|Add0~4_combout ),
	.cout(\baudgen|counter|Add0~5 ));
// synopsys translate_off
defparam \baudgen|counter|Add0~4 .lut_mask = 16'hC30C;
defparam \baudgen|counter|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y50_N9
dffeas \baudgen|counter|count_reg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\baudgen|counter|Add0~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baudgen|counter|count_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \baudgen|counter|count_reg[2] .is_wysiwyg = "true";
defparam \baudgen|counter|count_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y50_N16
fiftyfivenm_lcell_comb \baudgen|counter|Add0~12 (
// Equation(s):
// \baudgen|counter|Add0~12_combout  = (\baudgen|counter|count_reg [6] & (\baudgen|counter|Add0~11  $ (GND))) # (!\baudgen|counter|count_reg [6] & (!\baudgen|counter|Add0~11  & VCC))
// \baudgen|counter|Add0~13  = CARRY((\baudgen|counter|count_reg [6] & !\baudgen|counter|Add0~11 ))

	.dataa(gnd),
	.datab(\baudgen|counter|count_reg [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\baudgen|counter|Add0~11 ),
	.combout(\baudgen|counter|Add0~12_combout ),
	.cout(\baudgen|counter|Add0~13 ));
// synopsys translate_off
defparam \baudgen|counter|Add0~12 .lut_mask = 16'hC30C;
defparam \baudgen|counter|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y50_N18
fiftyfivenm_lcell_comb \baudgen|counter|Add0~14 (
// Equation(s):
// \baudgen|counter|Add0~14_combout  = (\baudgen|counter|count_reg [7] & (!\baudgen|counter|Add0~13 )) # (!\baudgen|counter|count_reg [7] & ((\baudgen|counter|Add0~13 ) # (GND)))
// \baudgen|counter|Add0~15  = CARRY((!\baudgen|counter|Add0~13 ) # (!\baudgen|counter|count_reg [7]))

	.dataa(gnd),
	.datab(\baudgen|counter|count_reg [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\baudgen|counter|Add0~13 ),
	.combout(\baudgen|counter|Add0~14_combout ),
	.cout(\baudgen|counter|Add0~15 ));
// synopsys translate_off
defparam \baudgen|counter|Add0~14 .lut_mask = 16'h3C3F;
defparam \baudgen|counter|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y50_N0
fiftyfivenm_lcell_comb \baudgen|counter|count_reg~2 (
// Equation(s):
// \baudgen|counter|count_reg~2_combout  = (\baudgen|counter|Add0~14_combout  & (((!\baudgen|Equal0~0_combout ) # (!\baudgen|Equal0~2_combout )) # (!\baudgen|Equal0~1_combout )))

	.dataa(\baudgen|Equal0~1_combout ),
	.datab(\baudgen|counter|Add0~14_combout ),
	.datac(\baudgen|Equal0~2_combout ),
	.datad(\baudgen|Equal0~0_combout ),
	.cin(gnd),
	.combout(\baudgen|counter|count_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \baudgen|counter|count_reg~2 .lut_mask = 16'h4CCC;
defparam \baudgen|counter|count_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y50_N1
dffeas \baudgen|counter|count_reg[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\baudgen|counter|count_reg~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baudgen|counter|count_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \baudgen|counter|count_reg[7] .is_wysiwyg = "true";
defparam \baudgen|counter|count_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y50_N20
fiftyfivenm_lcell_comb \baudgen|counter|Add0~16 (
// Equation(s):
// \baudgen|counter|Add0~16_combout  = (\baudgen|counter|count_reg [8] & (\baudgen|counter|Add0~15  $ (GND))) # (!\baudgen|counter|count_reg [8] & (!\baudgen|counter|Add0~15  & VCC))
// \baudgen|counter|Add0~17  = CARRY((\baudgen|counter|count_reg [8] & !\baudgen|counter|Add0~15 ))

	.dataa(gnd),
	.datab(\baudgen|counter|count_reg [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\baudgen|counter|Add0~15 ),
	.combout(\baudgen|counter|Add0~16_combout ),
	.cout(\baudgen|counter|Add0~17 ));
// synopsys translate_off
defparam \baudgen|counter|Add0~16 .lut_mask = 16'hC30C;
defparam \baudgen|counter|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y50_N21
dffeas \baudgen|counter|count_reg[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\baudgen|counter|Add0~16_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baudgen|counter|count_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \baudgen|counter|count_reg[8] .is_wysiwyg = "true";
defparam \baudgen|counter|count_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y50_N22
fiftyfivenm_lcell_comb \baudgen|counter|Add0~18 (
// Equation(s):
// \baudgen|counter|Add0~18_combout  = (\baudgen|counter|count_reg [9] & (!\baudgen|counter|Add0~17 )) # (!\baudgen|counter|count_reg [9] & ((\baudgen|counter|Add0~17 ) # (GND)))
// \baudgen|counter|Add0~19  = CARRY((!\baudgen|counter|Add0~17 ) # (!\baudgen|counter|count_reg [9]))

	.dataa(\baudgen|counter|count_reg [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\baudgen|counter|Add0~17 ),
	.combout(\baudgen|counter|Add0~18_combout ),
	.cout(\baudgen|counter|Add0~19 ));
// synopsys translate_off
defparam \baudgen|counter|Add0~18 .lut_mask = 16'h5A5F;
defparam \baudgen|counter|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y50_N30
fiftyfivenm_lcell_comb \baudgen|counter|count_reg~1 (
// Equation(s):
// \baudgen|counter|count_reg~1_combout  = (\baudgen|counter|Add0~18_combout  & (((!\baudgen|Equal0~0_combout ) # (!\baudgen|Equal0~2_combout )) # (!\baudgen|Equal0~1_combout )))

	.dataa(\baudgen|Equal0~1_combout ),
	.datab(\baudgen|Equal0~2_combout ),
	.datac(\baudgen|counter|Add0~18_combout ),
	.datad(\baudgen|Equal0~0_combout ),
	.cin(gnd),
	.combout(\baudgen|counter|count_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \baudgen|counter|count_reg~1 .lut_mask = 16'h70F0;
defparam \baudgen|counter|count_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y50_N31
dffeas \baudgen|counter|count_reg[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\baudgen|counter|count_reg~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baudgen|counter|count_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \baudgen|counter|count_reg[9] .is_wysiwyg = "true";
defparam \baudgen|counter|count_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y50_N24
fiftyfivenm_lcell_comb \baudgen|counter|Add0~20 (
// Equation(s):
// \baudgen|counter|Add0~20_combout  = (\baudgen|counter|count_reg [10] & (\baudgen|counter|Add0~19  $ (GND))) # (!\baudgen|counter|count_reg [10] & (!\baudgen|counter|Add0~19  & VCC))
// \baudgen|counter|Add0~21  = CARRY((\baudgen|counter|count_reg [10] & !\baudgen|counter|Add0~19 ))

	.dataa(gnd),
	.datab(\baudgen|counter|count_reg [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\baudgen|counter|Add0~19 ),
	.combout(\baudgen|counter|Add0~20_combout ),
	.cout(\baudgen|counter|Add0~21 ));
// synopsys translate_off
defparam \baudgen|counter|Add0~20 .lut_mask = 16'hC30C;
defparam \baudgen|counter|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y50_N25
dffeas \baudgen|counter|count_reg[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\baudgen|counter|Add0~20_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baudgen|counter|count_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \baudgen|counter|count_reg[10] .is_wysiwyg = "true";
defparam \baudgen|counter|count_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y50_N26
fiftyfivenm_lcell_comb \baudgen|counter|Add0~22 (
// Equation(s):
// \baudgen|counter|Add0~22_combout  = \baudgen|counter|Add0~21  $ (\baudgen|counter|count_reg [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\baudgen|counter|count_reg [11]),
	.cin(\baudgen|counter|Add0~21 ),
	.combout(\baudgen|counter|Add0~22_combout ),
	.cout());
// synopsys translate_off
defparam \baudgen|counter|Add0~22 .lut_mask = 16'h0FF0;
defparam \baudgen|counter|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y50_N28
fiftyfivenm_lcell_comb \baudgen|counter|count_reg~0 (
// Equation(s):
// \baudgen|counter|count_reg~0_combout  = (\baudgen|counter|Add0~22_combout  & (((!\baudgen|Equal0~0_combout ) # (!\baudgen|Equal0~2_combout )) # (!\baudgen|Equal0~1_combout )))

	.dataa(\baudgen|Equal0~1_combout ),
	.datab(\baudgen|Equal0~2_combout ),
	.datac(\baudgen|counter|Add0~22_combout ),
	.datad(\baudgen|Equal0~0_combout ),
	.cin(gnd),
	.combout(\baudgen|counter|count_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \baudgen|counter|count_reg~0 .lut_mask = 16'h70F0;
defparam \baudgen|counter|count_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y50_N29
dffeas \baudgen|counter|count_reg[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\baudgen|counter|count_reg~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baudgen|counter|count_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \baudgen|counter|count_reg[11] .is_wysiwyg = "true";
defparam \baudgen|counter|count_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y50_N26
fiftyfivenm_lcell_comb \baudgen|Equal0~0 (
// Equation(s):
// \baudgen|Equal0~0_combout  = (!\baudgen|counter|count_reg [10] & (\baudgen|counter|count_reg [9] & (\baudgen|counter|count_reg [0] & \baudgen|counter|count_reg [11])))

	.dataa(\baudgen|counter|count_reg [10]),
	.datab(\baudgen|counter|count_reg [9]),
	.datac(\baudgen|counter|count_reg [0]),
	.datad(\baudgen|counter|count_reg [11]),
	.cin(gnd),
	.combout(\baudgen|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \baudgen|Equal0~0 .lut_mask = 16'h4000;
defparam \baudgen|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y50_N10
fiftyfivenm_lcell_comb \baudgen|counter|Add0~6 (
// Equation(s):
// \baudgen|counter|Add0~6_combout  = (\baudgen|counter|count_reg [3] & (!\baudgen|counter|Add0~5 )) # (!\baudgen|counter|count_reg [3] & ((\baudgen|counter|Add0~5 ) # (GND)))
// \baudgen|counter|Add0~7  = CARRY((!\baudgen|counter|Add0~5 ) # (!\baudgen|counter|count_reg [3]))

	.dataa(\baudgen|counter|count_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\baudgen|counter|Add0~5 ),
	.combout(\baudgen|counter|Add0~6_combout ),
	.cout(\baudgen|counter|Add0~7 ));
// synopsys translate_off
defparam \baudgen|counter|Add0~6 .lut_mask = 16'h5A5F;
defparam \baudgen|counter|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y50_N11
dffeas \baudgen|counter|count_reg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\baudgen|counter|Add0~6_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baudgen|counter|count_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \baudgen|counter|count_reg[3] .is_wysiwyg = "true";
defparam \baudgen|counter|count_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y50_N12
fiftyfivenm_lcell_comb \baudgen|counter|Add0~8 (
// Equation(s):
// \baudgen|counter|Add0~8_combout  = (\baudgen|counter|count_reg [4] & (\baudgen|counter|Add0~7  $ (GND))) # (!\baudgen|counter|count_reg [4] & (!\baudgen|counter|Add0~7  & VCC))
// \baudgen|counter|Add0~9  = CARRY((\baudgen|counter|count_reg [4] & !\baudgen|counter|Add0~7 ))

	.dataa(\baudgen|counter|count_reg [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\baudgen|counter|Add0~7 ),
	.combout(\baudgen|counter|Add0~8_combout ),
	.cout(\baudgen|counter|Add0~9 ));
// synopsys translate_off
defparam \baudgen|counter|Add0~8 .lut_mask = 16'hA50A;
defparam \baudgen|counter|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y50_N14
fiftyfivenm_lcell_comb \baudgen|counter|Add0~10 (
// Equation(s):
// \baudgen|counter|Add0~10_combout  = (\baudgen|counter|count_reg [5] & (!\baudgen|counter|Add0~9 )) # (!\baudgen|counter|count_reg [5] & ((\baudgen|counter|Add0~9 ) # (GND)))
// \baudgen|counter|Add0~11  = CARRY((!\baudgen|counter|Add0~9 ) # (!\baudgen|counter|count_reg [5]))

	.dataa(gnd),
	.datab(\baudgen|counter|count_reg [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\baudgen|counter|Add0~9 ),
	.combout(\baudgen|counter|Add0~10_combout ),
	.cout(\baudgen|counter|Add0~11 ));
// synopsys translate_off
defparam \baudgen|counter|Add0~10 .lut_mask = 16'h3C3F;
defparam \baudgen|counter|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y50_N28
fiftyfivenm_lcell_comb \baudgen|counter|count_reg~4 (
// Equation(s):
// \baudgen|counter|count_reg~4_combout  = (\baudgen|counter|Add0~10_combout  & (((!\baudgen|Equal0~0_combout ) # (!\baudgen|Equal0~2_combout )) # (!\baudgen|Equal0~1_combout )))

	.dataa(\baudgen|Equal0~1_combout ),
	.datab(\baudgen|Equal0~2_combout ),
	.datac(\baudgen|Equal0~0_combout ),
	.datad(\baudgen|counter|Add0~10_combout ),
	.cin(gnd),
	.combout(\baudgen|counter|count_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \baudgen|counter|count_reg~4 .lut_mask = 16'h7F00;
defparam \baudgen|counter|count_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y50_N29
dffeas \baudgen|counter|count_reg[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\baudgen|counter|count_reg~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baudgen|counter|count_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \baudgen|counter|count_reg[5] .is_wysiwyg = "true";
defparam \baudgen|counter|count_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y50_N2
fiftyfivenm_lcell_comb \baudgen|counter|count_reg~3 (
// Equation(s):
// \baudgen|counter|count_reg~3_combout  = (\baudgen|counter|Add0~12_combout  & (((!\baudgen|Equal0~0_combout ) # (!\baudgen|Equal0~2_combout )) # (!\baudgen|Equal0~1_combout )))

	.dataa(\baudgen|Equal0~1_combout ),
	.datab(\baudgen|counter|Add0~12_combout ),
	.datac(\baudgen|Equal0~2_combout ),
	.datad(\baudgen|Equal0~0_combout ),
	.cin(gnd),
	.combout(\baudgen|counter|count_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \baudgen|counter|count_reg~3 .lut_mask = 16'h4CCC;
defparam \baudgen|counter|count_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y50_N3
dffeas \baudgen|counter|count_reg[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\baudgen|counter|count_reg~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baudgen|counter|count_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \baudgen|counter|count_reg[6] .is_wysiwyg = "true";
defparam \baudgen|counter|count_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y50_N6
fiftyfivenm_lcell_comb \baudgen|Equal0~1 (
// Equation(s):
// \baudgen|Equal0~1_combout  = (\baudgen|counter|count_reg [6] & (!\baudgen|counter|count_reg [8] & (\baudgen|counter|count_reg [7] & \baudgen|counter|count_reg [5])))

	.dataa(\baudgen|counter|count_reg [6]),
	.datab(\baudgen|counter|count_reg [8]),
	.datac(\baudgen|counter|count_reg [7]),
	.datad(\baudgen|counter|count_reg [5]),
	.cin(gnd),
	.combout(\baudgen|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \baudgen|Equal0~1 .lut_mask = 16'h2000;
defparam \baudgen|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y50_N4
fiftyfivenm_lcell_comb \baudgen|counter|count_reg~5 (
// Equation(s):
// \baudgen|counter|count_reg~5_combout  = (\baudgen|counter|Add0~8_combout  & (((!\baudgen|Equal0~0_combout ) # (!\baudgen|Equal0~2_combout )) # (!\baudgen|Equal0~1_combout )))

	.dataa(\baudgen|Equal0~1_combout ),
	.datab(\baudgen|Equal0~2_combout ),
	.datac(\baudgen|Equal0~0_combout ),
	.datad(\baudgen|counter|Add0~8_combout ),
	.cin(gnd),
	.combout(\baudgen|counter|count_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \baudgen|counter|count_reg~5 .lut_mask = 16'h7F00;
defparam \baudgen|counter|count_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y50_N5
dffeas \baudgen|counter|count_reg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\baudgen|counter|count_reg~5_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baudgen|counter|count_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \baudgen|counter|count_reg[4] .is_wysiwyg = "true";
defparam \baudgen|counter|count_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y50_N10
fiftyfivenm_lcell_comb \baudgen|Equal0~2 (
// Equation(s):
// \baudgen|Equal0~2_combout  = (\baudgen|counter|count_reg [2] & (!\baudgen|counter|count_reg [4] & (\baudgen|counter|count_reg [1] & \baudgen|counter|count_reg [3])))

	.dataa(\baudgen|counter|count_reg [2]),
	.datab(\baudgen|counter|count_reg [4]),
	.datac(\baudgen|counter|count_reg [1]),
	.datad(\baudgen|counter|count_reg [3]),
	.cin(gnd),
	.combout(\baudgen|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \baudgen|Equal0~2 .lut_mask = 16'h2000;
defparam \baudgen|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y50_N12
fiftyfivenm_lcell_comb \baudgen|Equal0~3 (
// Equation(s):
// \baudgen|Equal0~3_combout  = (\baudgen|Equal0~2_combout  & (\baudgen|Equal0~0_combout  & \baudgen|Equal0~1_combout ))

	.dataa(\baudgen|Equal0~2_combout ),
	.datab(gnd),
	.datac(\baudgen|Equal0~0_combout ),
	.datad(\baudgen|Equal0~1_combout ),
	.cin(gnd),
	.combout(\baudgen|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \baudgen|Equal0~3 .lut_mask = 16'hA000;
defparam \baudgen|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y50_N13
dffeas \baudgen|btick (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\baudgen|Equal0~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baudgen|btick~q ),
	.prn(vcc));
// synopsys translate_off
defparam \baudgen|btick .is_wysiwyg = "true";
defparam \baudgen|btick .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N29
fiftyfivenm_io_ibuf \parity_en~input (
	.i(parity_en),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\parity_en~input_o ));
// synopsys translate_off
defparam \parity_en~input .bus_hold = "false";
defparam \parity_en~input .listen_to_nsleep_signal = "false";
defparam \parity_en~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y54_N1
fiftyfivenm_io_ibuf \tlen[0]~input (
	.i(tlen[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\tlen[0]~input_o ));
// synopsys translate_off
defparam \tlen[0]~input .bus_hold = "false";
defparam \tlen[0]~input .listen_to_nsleep_signal = "false";
defparam \tlen[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X69_Y54_N1
fiftyfivenm_io_ibuf \tlen[1]~input (
	.i(tlen[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\tlen[1]~input_o ));
// synopsys translate_off
defparam \tlen[1]~input .bus_hold = "false";
defparam \tlen[1]~input .listen_to_nsleep_signal = "false";
defparam \tlen[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X46_Y50_N14
fiftyfivenm_lcell_comb \Transmitter_Shift_Reg|bit_cnt~4 (
// Equation(s):
// \Transmitter_Shift_Reg|bit_cnt~4_combout  = (!\Transmitter_Shift_Reg|bit_cnt [0] & ((!\Transmitter_Shift_Reg|state.STOP~q ) # (!\baudgen|btick~q )))

	.dataa(\baudgen|btick~q ),
	.datab(gnd),
	.datac(\Transmitter_Shift_Reg|bit_cnt [0]),
	.datad(\Transmitter_Shift_Reg|state.STOP~q ),
	.cin(gnd),
	.combout(\Transmitter_Shift_Reg|bit_cnt~4_combout ),
	.cout());
// synopsys translate_off
defparam \Transmitter_Shift_Reg|bit_cnt~4 .lut_mask = 16'h050F;
defparam \Transmitter_Shift_Reg|bit_cnt~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y50_N18
fiftyfivenm_lcell_comb \Transmitter_Shift_Reg|bit_cnt[0]~3 (
// Equation(s):
// \Transmitter_Shift_Reg|bit_cnt[0]~3_combout  = (\baudgen|btick~q  & ((\Transmitter_Shift_Reg|state.DATA~q ) # (\Transmitter_Shift_Reg|state.STOP~q )))

	.dataa(\baudgen|btick~q ),
	.datab(\Transmitter_Shift_Reg|state.DATA~q ),
	.datac(gnd),
	.datad(\Transmitter_Shift_Reg|state.STOP~q ),
	.cin(gnd),
	.combout(\Transmitter_Shift_Reg|bit_cnt[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Transmitter_Shift_Reg|bit_cnt[0]~3 .lut_mask = 16'hAA88;
defparam \Transmitter_Shift_Reg|bit_cnt[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y50_N15
dffeas \Transmitter_Shift_Reg|bit_cnt[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Transmitter_Shift_Reg|bit_cnt~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Transmitter_Shift_Reg|bit_cnt[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Transmitter_Shift_Reg|bit_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Transmitter_Shift_Reg|bit_cnt[0] .is_wysiwyg = "true";
defparam \Transmitter_Shift_Reg|bit_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y50_N28
fiftyfivenm_lcell_comb \Transmitter_Shift_Reg|bit_cnt~2 (
// Equation(s):
// \Transmitter_Shift_Reg|bit_cnt~2_combout  = (\baudgen|btick~q  & (!\Transmitter_Shift_Reg|state.STOP~q  & (\Transmitter_Shift_Reg|bit_cnt [0] $ (\Transmitter_Shift_Reg|bit_cnt [1])))) # (!\baudgen|btick~q  & (\Transmitter_Shift_Reg|bit_cnt [0] $ 
// ((\Transmitter_Shift_Reg|bit_cnt [1]))))

	.dataa(\baudgen|btick~q ),
	.datab(\Transmitter_Shift_Reg|bit_cnt [0]),
	.datac(\Transmitter_Shift_Reg|bit_cnt [1]),
	.datad(\Transmitter_Shift_Reg|state.STOP~q ),
	.cin(gnd),
	.combout(\Transmitter_Shift_Reg|bit_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \Transmitter_Shift_Reg|bit_cnt~2 .lut_mask = 16'h143C;
defparam \Transmitter_Shift_Reg|bit_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y50_N29
dffeas \Transmitter_Shift_Reg|bit_cnt[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Transmitter_Shift_Reg|bit_cnt~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Transmitter_Shift_Reg|bit_cnt[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Transmitter_Shift_Reg|bit_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Transmitter_Shift_Reg|bit_cnt[1] .is_wysiwyg = "true";
defparam \Transmitter_Shift_Reg|bit_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y50_N30
fiftyfivenm_lcell_comb \Transmitter_Shift_Reg|Equal1~0 (
// Equation(s):
// \Transmitter_Shift_Reg|Equal1~0_combout  = (\tlen[0]~input_o  & (\Transmitter_Shift_Reg|bit_cnt [0] & (\tlen[1]~input_o  $ (!\Transmitter_Shift_Reg|bit_cnt [1])))) # (!\tlen[0]~input_o  & (!\Transmitter_Shift_Reg|bit_cnt [0] & (\tlen[1]~input_o  $ 
// (!\Transmitter_Shift_Reg|bit_cnt [1]))))

	.dataa(\tlen[0]~input_o ),
	.datab(\tlen[1]~input_o ),
	.datac(\Transmitter_Shift_Reg|bit_cnt [1]),
	.datad(\Transmitter_Shift_Reg|bit_cnt [0]),
	.cin(gnd),
	.combout(\Transmitter_Shift_Reg|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Transmitter_Shift_Reg|Equal1~0 .lut_mask = 16'h8241;
defparam \Transmitter_Shift_Reg|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N16
fiftyfivenm_lcell_comb \THR|rpointer_reg[1]~2 (
// Equation(s):
// \THR|rpointer_reg[1]~2_combout  = \THR|rpointer_reg [1] $ (((\THR|rpointer_reg [0] & \THR|always6~0_combout )))

	.dataa(\THR|rpointer_reg [1]),
	.datab(gnd),
	.datac(\THR|rpointer_reg [0]),
	.datad(\THR|always6~0_combout ),
	.cin(gnd),
	.combout(\THR|rpointer_reg[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \THR|rpointer_reg[1]~2 .lut_mask = 16'h5AAA;
defparam \THR|rpointer_reg[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y50_N31
dffeas \THR|rpointer_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\THR|rpointer_reg[1]~2_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\THR|rpointer_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \THR|rpointer_reg[1] .is_wysiwyg = "true";
defparam \THR|rpointer_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N30
fiftyfivenm_lcell_comb \THR|rpointer_reg[2]~4 (
// Equation(s):
// \THR|rpointer_reg[2]~4_combout  = \THR|rpointer_reg [2] $ (((\THR|rpointer_reg [0] & (\THR|rpointer_reg [1] & \THR|always6~0_combout ))))

	.dataa(\THR|rpointer_reg [2]),
	.datab(\THR|rpointer_reg [0]),
	.datac(\THR|rpointer_reg [1]),
	.datad(\THR|always6~0_combout ),
	.cin(gnd),
	.combout(\THR|rpointer_reg[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \THR|rpointer_reg[2]~4 .lut_mask = 16'h6AAA;
defparam \THR|rpointer_reg[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y50_N5
dffeas \THR|rpointer_reg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\THR|rpointer_reg[2]~4_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\THR|rpointer_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \THR|rpointer_reg[2] .is_wysiwyg = "true";
defparam \THR|rpointer_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N12
fiftyfivenm_lcell_comb \THR|Add1~2 (
// Equation(s):
// \THR|Add1~2_combout  = \THR|rpointer_reg [3] $ (((\THR|rpointer_reg [0] & (\THR|rpointer_reg [1] & \THR|rpointer_reg [2]))))

	.dataa(\THR|rpointer_reg [0]),
	.datab(\THR|rpointer_reg [3]),
	.datac(\THR|rpointer_reg [1]),
	.datad(\THR|rpointer_reg [2]),
	.cin(gnd),
	.combout(\THR|Add1~2_combout ),
	.cout());
// synopsys translate_off
defparam \THR|Add1~2 .lut_mask = 16'h6CCC;
defparam \THR|Add1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N18
fiftyfivenm_lcell_comb \THR|rpointer_reg[3]~5 (
// Equation(s):
// \THR|rpointer_reg[3]~5_combout  = (\THR|always6~0_combout  & (\THR|Add1~2_combout )) # (!\THR|always6~0_combout  & ((\THR|rpointer_reg [3])))

	.dataa(\THR|Add1~2_combout ),
	.datab(gnd),
	.datac(\THR|rpointer_reg [3]),
	.datad(\THR|always6~0_combout ),
	.cin(gnd),
	.combout(\THR|rpointer_reg[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \THR|rpointer_reg[3]~5 .lut_mask = 16'hAAF0;
defparam \THR|rpointer_reg[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y50_N19
dffeas \THR|rpointer_reg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\THR|rpointer_reg[3]~5_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\THR|rpointer_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \THR|rpointer_reg[3] .is_wysiwyg = "true";
defparam \THR|rpointer_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N4
fiftyfivenm_lcell_comb \THR|Equal0~1 (
// Equation(s):
// \THR|Equal0~1_combout  = (\THR|wpointer_reg [3] & (\THR|rpointer_reg [3] & (\THR|rpointer_reg [2] $ (!\THR|wpointer_reg [2])))) # (!\THR|wpointer_reg [3] & (!\THR|rpointer_reg [3] & (\THR|rpointer_reg [2] $ (!\THR|wpointer_reg [2]))))

	.dataa(\THR|wpointer_reg [3]),
	.datab(\THR|rpointer_reg [3]),
	.datac(\THR|rpointer_reg [2]),
	.datad(\THR|wpointer_reg [2]),
	.cin(gnd),
	.combout(\THR|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \THR|Equal0~1 .lut_mask = 16'h9009;
defparam \THR|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N2
fiftyfivenm_lcell_comb \THR|Equal0~0 (
// Equation(s):
// \THR|Equal0~0_combout  = (\THR|wpointer_reg [1] & (\THR|rpointer_reg [1] & (\THR|rpointer_reg [0] $ (!\THR|wpointer_reg [0])))) # (!\THR|wpointer_reg [1] & (!\THR|rpointer_reg [1] & (\THR|rpointer_reg [0] $ (!\THR|wpointer_reg [0]))))

	.dataa(\THR|wpointer_reg [1]),
	.datab(\THR|rpointer_reg [0]),
	.datac(\THR|rpointer_reg [1]),
	.datad(\THR|wpointer_reg [0]),
	.cin(gnd),
	.combout(\THR|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \THR|Equal0~0 .lut_mask = 16'h8421;
defparam \THR|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N16
fiftyfivenm_lcell_comb \THR|always6~0 (
// Equation(s):
// \THR|always6~0_combout  = (\Transmitter_Shift_Reg|state.READ_FIFO1~q  & ((\THR|Equal1~0_combout ) # ((!\THR|Equal0~0_combout ) # (!\THR|Equal0~1_combout ))))

	.dataa(\THR|Equal1~0_combout ),
	.datab(\Transmitter_Shift_Reg|state.READ_FIFO1~q ),
	.datac(\THR|Equal0~1_combout ),
	.datad(\THR|Equal0~0_combout ),
	.cin(gnd),
	.combout(\THR|always6~0_combout ),
	.cout());
// synopsys translate_off
defparam \THR|always6~0 .lut_mask = 16'h8CCC;
defparam \THR|always6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N20
fiftyfivenm_lcell_comb \THR|rpointer_reg[0]~3 (
// Equation(s):
// \THR|rpointer_reg[0]~3_combout  = \THR|rpointer_reg [0] $ (\THR|always6~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\THR|rpointer_reg [0]),
	.datad(\THR|always6~0_combout ),
	.cin(gnd),
	.combout(\THR|rpointer_reg[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \THR|rpointer_reg[0]~3 .lut_mask = 16'h0FF0;
defparam \THR|rpointer_reg[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y50_N21
dffeas \THR|rpointer_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\THR|rpointer_reg[0]~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\THR|rpointer_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \THR|rpointer_reg[0] .is_wysiwyg = "true";
defparam \THR|rpointer_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N14
fiftyfivenm_lcell_comb \THR|rpointer_reg[4]~0 (
// Equation(s):
// \THR|rpointer_reg[4]~0_combout  = (\THR|rpointer_reg [0] & (\THR|rpointer_reg [3] & (\THR|rpointer_reg [1] & \THR|rpointer_reg [2])))

	.dataa(\THR|rpointer_reg [0]),
	.datab(\THR|rpointer_reg [3]),
	.datac(\THR|rpointer_reg [1]),
	.datad(\THR|rpointer_reg [2]),
	.cin(gnd),
	.combout(\THR|rpointer_reg[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \THR|rpointer_reg[4]~0 .lut_mask = 16'h8000;
defparam \THR|rpointer_reg[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N0
fiftyfivenm_lcell_comb \THR|rpointer_reg[4]~1 (
// Equation(s):
// \THR|rpointer_reg[4]~1_combout  = \THR|rpointer_reg [4] $ (((\THR|rpointer_reg[4]~0_combout  & \THR|always6~0_combout )))

	.dataa(\THR|rpointer_reg[4]~0_combout ),
	.datab(gnd),
	.datac(\THR|rpointer_reg [4]),
	.datad(\THR|always6~0_combout ),
	.cin(gnd),
	.combout(\THR|rpointer_reg[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \THR|rpointer_reg[4]~1 .lut_mask = 16'h5AF0;
defparam \THR|rpointer_reg[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y50_N1
dffeas \THR|rpointer_reg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\THR|rpointer_reg[4]~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\THR|rpointer_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \THR|rpointer_reg[4] .is_wysiwyg = "true";
defparam \THR|rpointer_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N10
fiftyfivenm_lcell_comb \THR|Equal1~0 (
// Equation(s):
// \THR|Equal1~0_combout  = \THR|rpointer_reg [4] $ (\THR|wpointer_reg [4])

	.dataa(gnd),
	.datab(\THR|rpointer_reg [4]),
	.datac(gnd),
	.datad(\THR|wpointer_reg [4]),
	.cin(gnd),
	.combout(\THR|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \THR|Equal1~0 .lut_mask = 16'h33CC;
defparam \THR|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X46_Y54_N29
fiftyfivenm_io_ibuf \wr_en~input (
	.i(wr_en),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\wr_en~input_o ));
// synopsys translate_off
defparam \wr_en~input .bus_hold = "false";
defparam \wr_en~input .listen_to_nsleep_signal = "false";
defparam \wr_en~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N8
fiftyfivenm_lcell_comb \THR|wr_en_sync~0 (
// Equation(s):
// \THR|wr_en_sync~0_combout  = (\wr_en~input_o  & (((!\THR|Equal0~0_combout ) # (!\THR|Equal0~1_combout )) # (!\THR|Equal1~0_combout )))

	.dataa(\THR|Equal1~0_combout ),
	.datab(\wr_en~input_o ),
	.datac(\THR|Equal0~1_combout ),
	.datad(\THR|Equal0~0_combout ),
	.cin(gnd),
	.combout(\THR|wr_en_sync~0_combout ),
	.cout());
// synopsys translate_off
defparam \THR|wr_en_sync~0 .lut_mask = 16'h4CCC;
defparam \THR|wr_en_sync~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N12
fiftyfivenm_lcell_comb \THR|wpointer_reg[0]~12 (
// Equation(s):
// \THR|wpointer_reg[0]~12_combout  = \THR|wr_en_sync~0_combout  $ (\THR|wpointer_reg [0])

	.dataa(gnd),
	.datab(\THR|wr_en_sync~0_combout ),
	.datac(\THR|wpointer_reg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\THR|wpointer_reg[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \THR|wpointer_reg[0]~12 .lut_mask = 16'h3C3C;
defparam \THR|wpointer_reg[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y50_N13
dffeas \THR|wpointer_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\THR|wpointer_reg[0]~12_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\THR|wpointer_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \THR|wpointer_reg[0] .is_wysiwyg = "true";
defparam \THR|wpointer_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N22
fiftyfivenm_lcell_comb \THR|wpointer_reg[1]~4 (
// Equation(s):
// \THR|wpointer_reg[1]~4_combout  = (\THR|wpointer_reg [1] & (\THR|wpointer_reg [0] $ (VCC))) # (!\THR|wpointer_reg [1] & (\THR|wpointer_reg [0] & VCC))
// \THR|wpointer_reg[1]~5  = CARRY((\THR|wpointer_reg [1] & \THR|wpointer_reg [0]))

	.dataa(\THR|wpointer_reg [1]),
	.datab(\THR|wpointer_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\THR|wpointer_reg[1]~4_combout ),
	.cout(\THR|wpointer_reg[1]~5 ));
// synopsys translate_off
defparam \THR|wpointer_reg[1]~4 .lut_mask = 16'h6688;
defparam \THR|wpointer_reg[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y50_N23
dffeas \THR|wpointer_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\THR|wpointer_reg[1]~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\THR|wr_en_sync~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\THR|wpointer_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \THR|wpointer_reg[1] .is_wysiwyg = "true";
defparam \THR|wpointer_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N24
fiftyfivenm_lcell_comb \THR|wpointer_reg[2]~6 (
// Equation(s):
// \THR|wpointer_reg[2]~6_combout  = (\THR|wpointer_reg [2] & (!\THR|wpointer_reg[1]~5 )) # (!\THR|wpointer_reg [2] & ((\THR|wpointer_reg[1]~5 ) # (GND)))
// \THR|wpointer_reg[2]~7  = CARRY((!\THR|wpointer_reg[1]~5 ) # (!\THR|wpointer_reg [2]))

	.dataa(gnd),
	.datab(\THR|wpointer_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\THR|wpointer_reg[1]~5 ),
	.combout(\THR|wpointer_reg[2]~6_combout ),
	.cout(\THR|wpointer_reg[2]~7 ));
// synopsys translate_off
defparam \THR|wpointer_reg[2]~6 .lut_mask = 16'h3C3F;
defparam \THR|wpointer_reg[2]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y50_N25
dffeas \THR|wpointer_reg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\THR|wpointer_reg[2]~6_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\THR|wr_en_sync~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\THR|wpointer_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \THR|wpointer_reg[2] .is_wysiwyg = "true";
defparam \THR|wpointer_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N26
fiftyfivenm_lcell_comb \THR|wpointer_reg[3]~8 (
// Equation(s):
// \THR|wpointer_reg[3]~8_combout  = (\THR|wpointer_reg [3] & (\THR|wpointer_reg[2]~7  $ (GND))) # (!\THR|wpointer_reg [3] & (!\THR|wpointer_reg[2]~7  & VCC))
// \THR|wpointer_reg[3]~9  = CARRY((\THR|wpointer_reg [3] & !\THR|wpointer_reg[2]~7 ))

	.dataa(\THR|wpointer_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\THR|wpointer_reg[2]~7 ),
	.combout(\THR|wpointer_reg[3]~8_combout ),
	.cout(\THR|wpointer_reg[3]~9 ));
// synopsys translate_off
defparam \THR|wpointer_reg[3]~8 .lut_mask = 16'hA50A;
defparam \THR|wpointer_reg[3]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y50_N27
dffeas \THR|wpointer_reg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\THR|wpointer_reg[3]~8_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\THR|wr_en_sync~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\THR|wpointer_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \THR|wpointer_reg[3] .is_wysiwyg = "true";
defparam \THR|wpointer_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N28
fiftyfivenm_lcell_comb \THR|wpointer_reg[4]~10 (
// Equation(s):
// \THR|wpointer_reg[4]~10_combout  = \THR|wpointer_reg[3]~9  $ (\THR|wpointer_reg [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\THR|wpointer_reg [4]),
	.cin(\THR|wpointer_reg[3]~9 ),
	.combout(\THR|wpointer_reg[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \THR|wpointer_reg[4]~10 .lut_mask = 16'h0FF0;
defparam \THR|wpointer_reg[4]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y50_N29
dffeas \THR|wpointer_reg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\THR|wpointer_reg[4]~10_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\THR|wr_en_sync~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\THR|wpointer_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \THR|wpointer_reg[4] .is_wysiwyg = "true";
defparam \THR|wpointer_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N6
fiftyfivenm_lcell_comb \THR|Equal0~2 (
// Equation(s):
// \THR|Equal0~2_combout  = (\THR|Equal0~1_combout  & (\THR|Equal0~0_combout  & (\THR|wpointer_reg [4] $ (!\THR|rpointer_reg [4]))))

	.dataa(\THR|wpointer_reg [4]),
	.datab(\THR|rpointer_reg [4]),
	.datac(\THR|Equal0~1_combout ),
	.datad(\THR|Equal0~0_combout ),
	.cin(gnd),
	.combout(\THR|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \THR|Equal0~2 .lut_mask = 16'h9000;
defparam \THR|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y50_N16
fiftyfivenm_lcell_comb \Transmitter_Shift_Reg|Selector0~0 (
// Equation(s):
// \Transmitter_Shift_Reg|Selector0~0_combout  = (!\Transmitter_Shift_Reg|state.STOP~q  & ((\Transmitter_Shift_Reg|state.IDLE~q ) # (!\THR|Equal0~2_combout )))

	.dataa(\Transmitter_Shift_Reg|state.STOP~q ),
	.datab(gnd),
	.datac(\Transmitter_Shift_Reg|state.IDLE~q ),
	.datad(\THR|Equal0~2_combout ),
	.cin(gnd),
	.combout(\Transmitter_Shift_Reg|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Transmitter_Shift_Reg|Selector0~0 .lut_mask = 16'h5055;
defparam \Transmitter_Shift_Reg|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y50_N8
fiftyfivenm_lcell_comb \Transmitter_Shift_Reg|state~15 (
// Equation(s):
// \Transmitter_Shift_Reg|state~15_combout  = (\Transmitter_Shift_Reg|state.READ_FIFO1~q ) # ((\baudgen|btick~q ) # (\Transmitter_Shift_Reg|state.READ_FIFO2~q ))

	.dataa(gnd),
	.datab(\Transmitter_Shift_Reg|state.READ_FIFO1~q ),
	.datac(\baudgen|btick~q ),
	.datad(\Transmitter_Shift_Reg|state.READ_FIFO2~q ),
	.cin(gnd),
	.combout(\Transmitter_Shift_Reg|state~15_combout ),
	.cout());
// synopsys translate_off
defparam \Transmitter_Shift_Reg|state~15 .lut_mask = 16'hFFFC;
defparam \Transmitter_Shift_Reg|state~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y50_N17
dffeas \Transmitter_Shift_Reg|state.IDLE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Transmitter_Shift_Reg|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Transmitter_Shift_Reg|state~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Transmitter_Shift_Reg|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Transmitter_Shift_Reg|state.IDLE .is_wysiwyg = "true";
defparam \Transmitter_Shift_Reg|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y50_N18
fiftyfivenm_lcell_comb \Transmitter_Shift_Reg|state~17 (
// Equation(s):
// \Transmitter_Shift_Reg|state~17_combout  = (!\Transmitter_Shift_Reg|state.IDLE~q  & (\baudgen|btick~q  & !\THR|Equal0~2_combout ))

	.dataa(gnd),
	.datab(\Transmitter_Shift_Reg|state.IDLE~q ),
	.datac(\baudgen|btick~q ),
	.datad(\THR|Equal0~2_combout ),
	.cin(gnd),
	.combout(\Transmitter_Shift_Reg|state~17_combout ),
	.cout());
// synopsys translate_off
defparam \Transmitter_Shift_Reg|state~17 .lut_mask = 16'h0030;
defparam \Transmitter_Shift_Reg|state~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y50_N19
dffeas \Transmitter_Shift_Reg|state.READ_FIFO1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Transmitter_Shift_Reg|state~17_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Transmitter_Shift_Reg|state.READ_FIFO1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Transmitter_Shift_Reg|state.READ_FIFO1 .is_wysiwyg = "true";
defparam \Transmitter_Shift_Reg|state.READ_FIFO1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y50_N2
fiftyfivenm_lcell_comb \Transmitter_Shift_Reg|state.READ_FIFO2~feeder (
// Equation(s):
// \Transmitter_Shift_Reg|state.READ_FIFO2~feeder_combout  = \Transmitter_Shift_Reg|state.READ_FIFO1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Transmitter_Shift_Reg|state.READ_FIFO1~q ),
	.cin(gnd),
	.combout(\Transmitter_Shift_Reg|state.READ_FIFO2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Transmitter_Shift_Reg|state.READ_FIFO2~feeder .lut_mask = 16'hFF00;
defparam \Transmitter_Shift_Reg|state.READ_FIFO2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y50_N3
dffeas \Transmitter_Shift_Reg|state.READ_FIFO2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Transmitter_Shift_Reg|state.READ_FIFO2~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Transmitter_Shift_Reg|state.READ_FIFO2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Transmitter_Shift_Reg|state.READ_FIFO2 .is_wysiwyg = "true";
defparam \Transmitter_Shift_Reg|state.READ_FIFO2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y50_N0
fiftyfivenm_lcell_comb \Transmitter_Shift_Reg|state~16 (
// Equation(s):
// \Transmitter_Shift_Reg|state~16_combout  = (\Transmitter_Shift_Reg|state.READ_FIFO2~q ) # ((!\baudgen|btick~q  & \Transmitter_Shift_Reg|state.START~q ))

	.dataa(gnd),
	.datab(\baudgen|btick~q ),
	.datac(\Transmitter_Shift_Reg|state.START~q ),
	.datad(\Transmitter_Shift_Reg|state.READ_FIFO2~q ),
	.cin(gnd),
	.combout(\Transmitter_Shift_Reg|state~16_combout ),
	.cout());
// synopsys translate_off
defparam \Transmitter_Shift_Reg|state~16 .lut_mask = 16'hFF30;
defparam \Transmitter_Shift_Reg|state~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y50_N1
dffeas \Transmitter_Shift_Reg|state.START (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Transmitter_Shift_Reg|state~16_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Transmitter_Shift_Reg|state.START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Transmitter_Shift_Reg|state.START .is_wysiwyg = "true";
defparam \Transmitter_Shift_Reg|state.START .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y50_N28
fiftyfivenm_lcell_comb \Transmitter_Shift_Reg|state~14 (
// Equation(s):
// \Transmitter_Shift_Reg|state~14_combout  = (\Transmitter_Shift_Reg|state.START~q ) # ((\Transmitter_Shift_Reg|state.DATA~q  & ((!\Transmitter_Shift_Reg|Equal1~1_combout ) # (!\Transmitter_Shift_Reg|Equal1~0_combout ))))

	.dataa(\Transmitter_Shift_Reg|Equal1~0_combout ),
	.datab(\Transmitter_Shift_Reg|state.START~q ),
	.datac(\Transmitter_Shift_Reg|state.DATA~q ),
	.datad(\Transmitter_Shift_Reg|Equal1~1_combout ),
	.cin(gnd),
	.combout(\Transmitter_Shift_Reg|state~14_combout ),
	.cout());
// synopsys translate_off
defparam \Transmitter_Shift_Reg|state~14 .lut_mask = 16'hDCFC;
defparam \Transmitter_Shift_Reg|state~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y50_N29
dffeas \Transmitter_Shift_Reg|state.DATA (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Transmitter_Shift_Reg|state~14_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Transmitter_Shift_Reg|state~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Transmitter_Shift_Reg|state.DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Transmitter_Shift_Reg|state.DATA .is_wysiwyg = "true";
defparam \Transmitter_Shift_Reg|state.DATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y50_N6
fiftyfivenm_lcell_comb \Transmitter_Shift_Reg|Add0~0 (
// Equation(s):
// \Transmitter_Shift_Reg|Add0~0_combout  = \Transmitter_Shift_Reg|bit_cnt [3] $ (((\Transmitter_Shift_Reg|bit_cnt [1] & (\Transmitter_Shift_Reg|bit_cnt [0] & \Transmitter_Shift_Reg|bit_cnt [2]))))

	.dataa(\Transmitter_Shift_Reg|bit_cnt [3]),
	.datab(\Transmitter_Shift_Reg|bit_cnt [1]),
	.datac(\Transmitter_Shift_Reg|bit_cnt [0]),
	.datad(\Transmitter_Shift_Reg|bit_cnt [2]),
	.cin(gnd),
	.combout(\Transmitter_Shift_Reg|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Transmitter_Shift_Reg|Add0~0 .lut_mask = 16'h6AAA;
defparam \Transmitter_Shift_Reg|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y50_N30
fiftyfivenm_lcell_comb \Transmitter_Shift_Reg|bit_cnt~6 (
// Equation(s):
// \Transmitter_Shift_Reg|bit_cnt~6_combout  = (\Transmitter_Shift_Reg|Add0~0_combout  & ((!\Transmitter_Shift_Reg|state.STOP~q ) # (!\baudgen|btick~q )))

	.dataa(\Transmitter_Shift_Reg|Add0~0_combout ),
	.datab(gnd),
	.datac(\baudgen|btick~q ),
	.datad(\Transmitter_Shift_Reg|state.STOP~q ),
	.cin(gnd),
	.combout(\Transmitter_Shift_Reg|bit_cnt~6_combout ),
	.cout());
// synopsys translate_off
defparam \Transmitter_Shift_Reg|bit_cnt~6 .lut_mask = 16'h0AAA;
defparam \Transmitter_Shift_Reg|bit_cnt~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y50_N31
dffeas \Transmitter_Shift_Reg|bit_cnt[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Transmitter_Shift_Reg|bit_cnt~6_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Transmitter_Shift_Reg|bit_cnt[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Transmitter_Shift_Reg|bit_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Transmitter_Shift_Reg|bit_cnt[3] .is_wysiwyg = "true";
defparam \Transmitter_Shift_Reg|bit_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y50_N10
fiftyfivenm_lcell_comb \Transmitter_Shift_Reg|Selector2~0 (
// Equation(s):
// \Transmitter_Shift_Reg|Selector2~0_combout  = (\Transmitter_Shift_Reg|state.DATA~q  & (!\Transmitter_Shift_Reg|bit_cnt [3] & (\Transmitter_Shift_Reg|Equal1~0_combout  & \Transmitter_Shift_Reg|bit_cnt [2])))

	.dataa(\Transmitter_Shift_Reg|state.DATA~q ),
	.datab(\Transmitter_Shift_Reg|bit_cnt [3]),
	.datac(\Transmitter_Shift_Reg|Equal1~0_combout ),
	.datad(\Transmitter_Shift_Reg|bit_cnt [2]),
	.cin(gnd),
	.combout(\Transmitter_Shift_Reg|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Transmitter_Shift_Reg|Selector2~0 .lut_mask = 16'h2000;
defparam \Transmitter_Shift_Reg|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y50_N6
fiftyfivenm_lcell_comb \Transmitter_Shift_Reg|Selector2~1 (
// Equation(s):
// \Transmitter_Shift_Reg|Selector2~1_combout  = (\Transmitter_Shift_Reg|state.PARITY~q ) # ((!\parity_en~input_o  & \Transmitter_Shift_Reg|Selector2~0_combout ))

	.dataa(\Transmitter_Shift_Reg|state.PARITY~q ),
	.datab(gnd),
	.datac(\parity_en~input_o ),
	.datad(\Transmitter_Shift_Reg|Selector2~0_combout ),
	.cin(gnd),
	.combout(\Transmitter_Shift_Reg|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Transmitter_Shift_Reg|Selector2~1 .lut_mask = 16'hAFAA;
defparam \Transmitter_Shift_Reg|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y50_N7
dffeas \Transmitter_Shift_Reg|state.STOP (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Transmitter_Shift_Reg|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Transmitter_Shift_Reg|state~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Transmitter_Shift_Reg|state.STOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Transmitter_Shift_Reg|state.STOP .is_wysiwyg = "true";
defparam \Transmitter_Shift_Reg|state.STOP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y50_N12
fiftyfivenm_lcell_comb \Transmitter_Shift_Reg|always4~0 (
// Equation(s):
// \Transmitter_Shift_Reg|always4~0_combout  = (\baudgen|btick~q  & \Transmitter_Shift_Reg|state.STOP~q )

	.dataa(\baudgen|btick~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Transmitter_Shift_Reg|state.STOP~q ),
	.cin(gnd),
	.combout(\Transmitter_Shift_Reg|always4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Transmitter_Shift_Reg|always4~0 .lut_mask = 16'hAA00;
defparam \Transmitter_Shift_Reg|always4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y50_N20
fiftyfivenm_lcell_comb \Transmitter_Shift_Reg|bit_cnt~5 (
// Equation(s):
// \Transmitter_Shift_Reg|bit_cnt~5_combout  = (!\Transmitter_Shift_Reg|always4~0_combout  & (\Transmitter_Shift_Reg|bit_cnt [2] $ (((\Transmitter_Shift_Reg|bit_cnt [0] & \Transmitter_Shift_Reg|bit_cnt [1])))))

	.dataa(\Transmitter_Shift_Reg|always4~0_combout ),
	.datab(\Transmitter_Shift_Reg|bit_cnt [0]),
	.datac(\Transmitter_Shift_Reg|bit_cnt [2]),
	.datad(\Transmitter_Shift_Reg|bit_cnt [1]),
	.cin(gnd),
	.combout(\Transmitter_Shift_Reg|bit_cnt~5_combout ),
	.cout());
// synopsys translate_off
defparam \Transmitter_Shift_Reg|bit_cnt~5 .lut_mask = 16'h1450;
defparam \Transmitter_Shift_Reg|bit_cnt~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y50_N21
dffeas \Transmitter_Shift_Reg|bit_cnt[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Transmitter_Shift_Reg|bit_cnt~5_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Transmitter_Shift_Reg|bit_cnt[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Transmitter_Shift_Reg|bit_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Transmitter_Shift_Reg|bit_cnt[2] .is_wysiwyg = "true";
defparam \Transmitter_Shift_Reg|bit_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y50_N12
fiftyfivenm_lcell_comb \Transmitter_Shift_Reg|Equal1~1 (
// Equation(s):
// \Transmitter_Shift_Reg|Equal1~1_combout  = (\Transmitter_Shift_Reg|bit_cnt [2] & !\Transmitter_Shift_Reg|bit_cnt [3])

	.dataa(gnd),
	.datab(\Transmitter_Shift_Reg|bit_cnt [2]),
	.datac(gnd),
	.datad(\Transmitter_Shift_Reg|bit_cnt [3]),
	.cin(gnd),
	.combout(\Transmitter_Shift_Reg|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Transmitter_Shift_Reg|Equal1~1 .lut_mask = 16'h00CC;
defparam \Transmitter_Shift_Reg|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y50_N22
fiftyfivenm_lcell_comb \Transmitter_Shift_Reg|next_state.PARITY~0 (
// Equation(s):
// \Transmitter_Shift_Reg|next_state.PARITY~0_combout  = (\Transmitter_Shift_Reg|Equal1~1_combout  & (\parity_en~input_o  & (\Transmitter_Shift_Reg|Equal1~0_combout  & \Transmitter_Shift_Reg|state.DATA~q )))

	.dataa(\Transmitter_Shift_Reg|Equal1~1_combout ),
	.datab(\parity_en~input_o ),
	.datac(\Transmitter_Shift_Reg|Equal1~0_combout ),
	.datad(\Transmitter_Shift_Reg|state.DATA~q ),
	.cin(gnd),
	.combout(\Transmitter_Shift_Reg|next_state.PARITY~0_combout ),
	.cout());
// synopsys translate_off
defparam \Transmitter_Shift_Reg|next_state.PARITY~0 .lut_mask = 16'h8000;
defparam \Transmitter_Shift_Reg|next_state.PARITY~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y50_N23
dffeas \Transmitter_Shift_Reg|state.PARITY (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Transmitter_Shift_Reg|next_state.PARITY~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Transmitter_Shift_Reg|state~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Transmitter_Shift_Reg|state.PARITY~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Transmitter_Shift_Reg|state.PARITY .is_wysiwyg = "true";
defparam \Transmitter_Shift_Reg|state.PARITY .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y50_N26
fiftyfivenm_lcell_comb \Transmitter_Shift_Reg|always0~0 (
// Equation(s):
// \Transmitter_Shift_Reg|always0~0_combout  = (\baudgen|btick~q  & \Transmitter_Shift_Reg|state.DATA~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\baudgen|btick~q ),
	.datad(\Transmitter_Shift_Reg|state.DATA~q ),
	.cin(gnd),
	.combout(\Transmitter_Shift_Reg|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Transmitter_Shift_Reg|always0~0 .lut_mask = 16'hF000;
defparam \Transmitter_Shift_Reg|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N4
fiftyfivenm_lcell_comb \THR|data_reg~0feeder (
// Equation(s):
// \THR|data_reg~0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\THR|data_reg~0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \THR|data_reg~0feeder .lut_mask = 16'hFFFF;
defparam \THR|data_reg~0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y50_N5
dffeas \THR|data_reg~0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\THR|data_reg~0feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\THR|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\THR|data_reg~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \THR|data_reg~0 .is_wysiwyg = "true";
defparam \THR|data_reg~0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X58_Y54_N29
fiftyfivenm_io_ibuf \wdata[7]~input (
	.i(wdata[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\wdata[7]~input_o ));
// synopsys translate_off
defparam \wdata[7]~input .bus_hold = "false";
defparam \wdata[7]~input .listen_to_nsleep_signal = "false";
defparam \wdata[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N10
fiftyfivenm_lcell_comb \THR|data_reg~8feeder (
// Equation(s):
// \THR|data_reg~8feeder_combout  = \wdata[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wdata[7]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\THR|data_reg~8feeder_combout ),
	.cout());
// synopsys translate_off
defparam \THR|data_reg~8feeder .lut_mask = 16'hF0F0;
defparam \THR|data_reg~8feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N14
fiftyfivenm_lcell_comb \THR|data_reg~12 (
// Equation(s):
// \THR|data_reg~12_combout  = (!\THR|wpointer_reg [1] & (!\THR|wpointer_reg [2] & (!\THR|wpointer_reg [3] & !\THR|wpointer_reg [0])))

	.dataa(\THR|wpointer_reg [1]),
	.datab(\THR|wpointer_reg [2]),
	.datac(\THR|wpointer_reg [3]),
	.datad(\THR|wpointer_reg [0]),
	.cin(gnd),
	.combout(\THR|data_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \THR|data_reg~12 .lut_mask = 16'h0001;
defparam \THR|data_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N24
fiftyfivenm_lcell_comb \THR|data_reg~13 (
// Equation(s):
// \THR|data_reg~13_combout  = (\THR|data_reg~12_combout  & \THR|wr_en_sync~0_combout )

	.dataa(\THR|data_reg~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\THR|wr_en_sync~0_combout ),
	.cin(gnd),
	.combout(\THR|data_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \THR|data_reg~13 .lut_mask = 16'hAA00;
defparam \THR|data_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y50_N11
dffeas \THR|data_reg~8 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\THR|data_reg~8feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\THR|data_reg~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\THR|data_reg~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \THR|data_reg~8 .is_wysiwyg = "true";
defparam \THR|data_reg~8 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N29
fiftyfivenm_io_ibuf \wdata[0]~input (
	.i(wdata[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\wdata[0]~input_o ));
// synopsys translate_off
defparam \wdata[0]~input .bus_hold = "false";
defparam \wdata[0]~input .listen_to_nsleep_signal = "false";
defparam \wdata[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N30
fiftyfivenm_lcell_comb \THR|rpointer_reg[0]~_wirecell (
// Equation(s):
// \THR|rpointer_reg[0]~_wirecell_combout  = !\THR|rpointer_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\THR|rpointer_reg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\THR|rpointer_reg[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \THR|rpointer_reg[0]~_wirecell .lut_mask = 16'h0F0F;
defparam \THR|rpointer_reg[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N26
fiftyfivenm_lcell_comb \THR|Add1~0 (
// Equation(s):
// \THR|Add1~0_combout  = \THR|rpointer_reg [1] $ (\THR|rpointer_reg [0])

	.dataa(\THR|rpointer_reg [1]),
	.datab(gnd),
	.datac(\THR|rpointer_reg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\THR|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \THR|Add1~0 .lut_mask = 16'h5A5A;
defparam \THR|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N0
fiftyfivenm_lcell_comb \THR|Add1~1 (
// Equation(s):
// \THR|Add1~1_combout  = \THR|rpointer_reg [2] $ (((\THR|rpointer_reg [1] & \THR|rpointer_reg [0])))

	.dataa(\THR|rpointer_reg [1]),
	.datab(gnd),
	.datac(\THR|rpointer_reg [0]),
	.datad(\THR|rpointer_reg [2]),
	.cin(gnd),
	.combout(\THR|Add1~1_combout ),
	.cout());
// synopsys translate_off
defparam \THR|Add1~1 .lut_mask = 16'h5FA0;
defparam \THR|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y52_N24
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N22
fiftyfivenm_io_ibuf \wdata[1]~input (
	.i(wdata[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\wdata[1]~input_o ));
// synopsys translate_off
defparam \wdata[1]~input .bus_hold = "false";
defparam \wdata[1]~input .listen_to_nsleep_signal = "false";
defparam \wdata[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N1
fiftyfivenm_io_ibuf \wdata[2]~input (
	.i(wdata[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\wdata[2]~input_o ));
// synopsys translate_off
defparam \wdata[2]~input .bus_hold = "false";
defparam \wdata[2]~input .listen_to_nsleep_signal = "false";
defparam \wdata[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N29
fiftyfivenm_io_ibuf \wdata[3]~input (
	.i(wdata[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\wdata[3]~input_o ));
// synopsys translate_off
defparam \wdata[3]~input .bus_hold = "false";
defparam \wdata[3]~input .listen_to_nsleep_signal = "false";
defparam \wdata[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N22
fiftyfivenm_io_ibuf \wdata[4]~input (
	.i(wdata[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\wdata[4]~input_o ));
// synopsys translate_off
defparam \wdata[4]~input .bus_hold = "false";
defparam \wdata[4]~input .listen_to_nsleep_signal = "false";
defparam \wdata[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N1
fiftyfivenm_io_ibuf \wdata[5]~input (
	.i(wdata[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\wdata[5]~input_o ));
// synopsys translate_off
defparam \wdata[5]~input .bus_hold = "false";
defparam \wdata[5]~input .listen_to_nsleep_signal = "false";
defparam \wdata[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N15
fiftyfivenm_io_ibuf \wdata[6]~input (
	.i(wdata[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\wdata[6]~input_o ));
// synopsys translate_off
defparam \wdata[6]~input .bus_hold = "false";
defparam \wdata[6]~input .listen_to_nsleep_signal = "false";
defparam \wdata[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X53_Y50_N0
fiftyfivenm_ram_block \THR|data_reg_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\THR|wr_en_sync~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\THR|always6~0_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\wdata[7]~input_o ,\wdata[6]~input_o ,\wdata[5]~input_o ,\wdata[4]~input_o ,\wdata[3]~input_o ,\wdata[2]~input_o ,\wdata[1]~input_o ,\wdata[0]~input_o }),
	.portaaddr({\THR|wpointer_reg [3],\THR|wpointer_reg [2],\THR|wpointer_reg [1],\THR|wpointer_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\THR|Add1~2_combout ,\THR|Add1~1_combout ,\THR|Add1~0_combout ,\THR|rpointer_reg[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\THR|data_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \THR|data_reg_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \THR|data_reg_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \THR|data_reg_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "fifo_sync:THR|altsyncram:data_reg_rtl_0|altsyncram_jjh1:auto_generated|ALTSYNCRAM";
defparam \THR|data_reg_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \THR|data_reg_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \THR|data_reg_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \THR|data_reg_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 4;
defparam \THR|data_reg_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \THR|data_reg_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \THR|data_reg_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \THR|data_reg_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \THR|data_reg_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \THR|data_reg_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \THR|data_reg_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 15;
defparam \THR|data_reg_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16;
defparam \THR|data_reg_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \THR|data_reg_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \THR|data_reg_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \THR|data_reg_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \THR|data_reg_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 4;
defparam \THR|data_reg_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \THR|data_reg_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \THR|data_reg_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \THR|data_reg_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \THR|data_reg_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \THR|data_reg_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 15;
defparam \THR|data_reg_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 16;
defparam \THR|data_reg_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \THR|data_reg_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \THR|data_reg_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \THR|data_reg_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N6
fiftyfivenm_lcell_comb \THR|rdata[7]~0 (
// Equation(s):
// \THR|rdata[7]~0_combout  = (\THR|data_reg~0_q  & ((\THR|data_reg_rtl_0|auto_generated|ram_block1a7 ))) # (!\THR|data_reg~0_q  & (\THR|data_reg~8_q ))

	.dataa(\THR|data_reg~0_q ),
	.datab(\THR|data_reg~8_q ),
	.datac(gnd),
	.datad(\THR|data_reg_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\THR|rdata[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \THR|rdata[7]~0 .lut_mask = 16'hEE44;
defparam \THR|rdata[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N22
fiftyfivenm_lcell_comb \THR|data_reg_rtl_0_bypass[16]~feeder (
// Equation(s):
// \THR|data_reg_rtl_0_bypass[16]~feeder_combout  = \wdata[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wdata[7]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\THR|data_reg_rtl_0_bypass[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \THR|data_reg_rtl_0_bypass[16]~feeder .lut_mask = 16'hF0F0;
defparam \THR|data_reg_rtl_0_bypass[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y50_N23
dffeas \THR|data_reg_rtl_0_bypass[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\THR|data_reg_rtl_0_bypass[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\THR|data_reg_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \THR|data_reg_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \THR|data_reg_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y50_N27
dffeas \THR|data_reg_rtl_0_bypass[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\THR|Add1~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\THR|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\THR|data_reg_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \THR|data_reg_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \THR|data_reg_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N8
fiftyfivenm_lcell_comb \THR|data_reg_rtl_0_bypass[3]~feeder (
// Equation(s):
// \THR|data_reg_rtl_0_bypass[3]~feeder_combout  = \THR|wpointer_reg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\THR|wpointer_reg [1]),
	.cin(gnd),
	.combout(\THR|data_reg_rtl_0_bypass[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \THR|data_reg_rtl_0_bypass[3]~feeder .lut_mask = 16'hFF00;
defparam \THR|data_reg_rtl_0_bypass[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y50_N9
dffeas \THR|data_reg_rtl_0_bypass[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\THR|data_reg_rtl_0_bypass[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\THR|data_reg_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \THR|data_reg_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \THR|data_reg_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y50_N7
dffeas \THR|data_reg_rtl_0_bypass[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\THR|wpointer_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\THR|data_reg_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \THR|data_reg_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \THR|data_reg_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N20
fiftyfivenm_lcell_comb \THR|data_reg_rtl_0_bypass[2]~0 (
// Equation(s):
// \THR|data_reg_rtl_0_bypass[2]~0_combout  = !\THR|rpointer_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\THR|rpointer_reg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\THR|data_reg_rtl_0_bypass[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \THR|data_reg_rtl_0_bypass[2]~0 .lut_mask = 16'h0F0F;
defparam \THR|data_reg_rtl_0_bypass[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y50_N21
dffeas \THR|data_reg_rtl_0_bypass[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\THR|data_reg_rtl_0_bypass[2]~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\THR|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\THR|data_reg_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \THR|data_reg_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \THR|data_reg_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N6
fiftyfivenm_lcell_comb \THR|data_reg~9 (
// Equation(s):
// \THR|data_reg~9_combout  = (\THR|data_reg_rtl_0_bypass [4] & (\THR|data_reg_rtl_0_bypass [3] & (\THR|data_reg_rtl_0_bypass [1] $ (!\THR|data_reg_rtl_0_bypass [2])))) # (!\THR|data_reg_rtl_0_bypass [4] & (!\THR|data_reg_rtl_0_bypass [3] & 
// (\THR|data_reg_rtl_0_bypass [1] $ (!\THR|data_reg_rtl_0_bypass [2]))))

	.dataa(\THR|data_reg_rtl_0_bypass [4]),
	.datab(\THR|data_reg_rtl_0_bypass [3]),
	.datac(\THR|data_reg_rtl_0_bypass [1]),
	.datad(\THR|data_reg_rtl_0_bypass [2]),
	.cin(gnd),
	.combout(\THR|data_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \THR|data_reg~9 .lut_mask = 16'h9009;
defparam \THR|data_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y50_N11
dffeas \THR|data_reg_rtl_0_bypass[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\THR|wr_en_sync~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\THR|data_reg_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \THR|data_reg_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \THR|data_reg_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N10
fiftyfivenm_lcell_comb \THR|data_reg_rtl_0_bypass[8]~feeder (
// Equation(s):
// \THR|data_reg_rtl_0_bypass[8]~feeder_combout  = \THR|Add1~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\THR|Add1~2_combout ),
	.cin(gnd),
	.combout(\THR|data_reg_rtl_0_bypass[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \THR|data_reg_rtl_0_bypass[8]~feeder .lut_mask = 16'hFF00;
defparam \THR|data_reg_rtl_0_bypass[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y50_N11
dffeas \THR|data_reg_rtl_0_bypass[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\THR|data_reg_rtl_0_bypass[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\THR|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\THR|data_reg_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \THR|data_reg_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \THR|data_reg_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y50_N1
dffeas \THR|data_reg_rtl_0_bypass[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\THR|Add1~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\THR|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\THR|data_reg_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \THR|data_reg_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \THR|data_reg_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y50_N19
dffeas \THR|data_reg_rtl_0_bypass[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\THR|wpointer_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\THR|data_reg_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \THR|data_reg_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \THR|data_reg_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N28
fiftyfivenm_lcell_comb \THR|data_reg_rtl_0_bypass[7]~feeder (
// Equation(s):
// \THR|data_reg_rtl_0_bypass[7]~feeder_combout  = \THR|wpointer_reg [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\THR|wpointer_reg [3]),
	.cin(gnd),
	.combout(\THR|data_reg_rtl_0_bypass[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \THR|data_reg_rtl_0_bypass[7]~feeder .lut_mask = 16'hFF00;
defparam \THR|data_reg_rtl_0_bypass[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y50_N29
dffeas \THR|data_reg_rtl_0_bypass[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\THR|data_reg_rtl_0_bypass[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\THR|data_reg_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \THR|data_reg_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \THR|data_reg_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N18
fiftyfivenm_lcell_comb \THR|data_reg~10 (
// Equation(s):
// \THR|data_reg~10_combout  = (\THR|data_reg_rtl_0_bypass [8] & (\THR|data_reg_rtl_0_bypass [7] & (\THR|data_reg_rtl_0_bypass [6] $ (!\THR|data_reg_rtl_0_bypass [5])))) # (!\THR|data_reg_rtl_0_bypass [8] & (!\THR|data_reg_rtl_0_bypass [7] & 
// (\THR|data_reg_rtl_0_bypass [6] $ (!\THR|data_reg_rtl_0_bypass [5]))))

	.dataa(\THR|data_reg_rtl_0_bypass [8]),
	.datab(\THR|data_reg_rtl_0_bypass [6]),
	.datac(\THR|data_reg_rtl_0_bypass [5]),
	.datad(\THR|data_reg_rtl_0_bypass [7]),
	.cin(gnd),
	.combout(\THR|data_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \THR|data_reg~10 .lut_mask = 16'h8241;
defparam \THR|data_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N22
fiftyfivenm_lcell_comb \THR|data_reg~11 (
// Equation(s):
// \THR|data_reg~11_combout  = (\THR|data_reg~9_combout  & (\THR|data_reg_rtl_0_bypass [0] & \THR|data_reg~10_combout ))

	.dataa(\THR|data_reg~9_combout ),
	.datab(\THR|data_reg_rtl_0_bypass [0]),
	.datac(gnd),
	.datad(\THR|data_reg~10_combout ),
	.cin(gnd),
	.combout(\THR|data_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \THR|data_reg~11 .lut_mask = 16'h8800;
defparam \THR|data_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y50_N7
dffeas \THR|rdata[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\THR|rdata[7]~0_combout ),
	.asdata(\THR|data_reg_rtl_0_bypass [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\THR|always6~0_combout ),
	.sload(\THR|data_reg~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\THR|rdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \THR|rdata[7] .is_wysiwyg = "true";
defparam \THR|rdata[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y50_N20
fiftyfivenm_lcell_comb \Transmitter_Shift_Reg|tdata_reg~9 (
// Equation(s):
// \Transmitter_Shift_Reg|tdata_reg~9_combout  = (!\Transmitter_Shift_Reg|always0~0_combout  & ((\Transmitter_Shift_Reg|state.READ_FIFO2~q  & ((\THR|rdata [7]))) # (!\Transmitter_Shift_Reg|state.READ_FIFO2~q  & (\Transmitter_Shift_Reg|tdata_reg [7]))))

	.dataa(\Transmitter_Shift_Reg|always0~0_combout ),
	.datab(\Transmitter_Shift_Reg|state.READ_FIFO2~q ),
	.datac(\Transmitter_Shift_Reg|tdata_reg [7]),
	.datad(\THR|rdata [7]),
	.cin(gnd),
	.combout(\Transmitter_Shift_Reg|tdata_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \Transmitter_Shift_Reg|tdata_reg~9 .lut_mask = 16'h5410;
defparam \Transmitter_Shift_Reg|tdata_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y50_N21
dffeas \Transmitter_Shift_Reg|tdata_reg[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Transmitter_Shift_Reg|tdata_reg~9_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Transmitter_Shift_Reg|tdata_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Transmitter_Shift_Reg|tdata_reg[7] .is_wysiwyg = "true";
defparam \Transmitter_Shift_Reg|tdata_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N18
fiftyfivenm_lcell_comb \THR|data_reg~7feeder (
// Equation(s):
// \THR|data_reg~7feeder_combout  = \wdata[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wdata[6]~input_o ),
	.cin(gnd),
	.combout(\THR|data_reg~7feeder_combout ),
	.cout());
// synopsys translate_off
defparam \THR|data_reg~7feeder .lut_mask = 16'hFF00;
defparam \THR|data_reg~7feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y50_N19
dffeas \THR|data_reg~7 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\THR|data_reg~7feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\THR|data_reg~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\THR|data_reg~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \THR|data_reg~7 .is_wysiwyg = "true";
defparam \THR|data_reg~7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N0
fiftyfivenm_lcell_comb \THR|rdata[6]~1 (
// Equation(s):
// \THR|rdata[6]~1_combout  = (\THR|data_reg~0_q  & ((\THR|data_reg_rtl_0|auto_generated|ram_block1a6 ))) # (!\THR|data_reg~0_q  & (\THR|data_reg~7_q ))

	.dataa(\THR|data_reg~0_q ),
	.datab(\THR|data_reg~7_q ),
	.datac(gnd),
	.datad(\THR|data_reg_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\THR|rdata[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \THR|rdata[6]~1 .lut_mask = 16'hEE44;
defparam \THR|rdata[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N30
fiftyfivenm_lcell_comb \THR|data_reg_rtl_0_bypass[15]~feeder (
// Equation(s):
// \THR|data_reg_rtl_0_bypass[15]~feeder_combout  = \wdata[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wdata[6]~input_o ),
	.cin(gnd),
	.combout(\THR|data_reg_rtl_0_bypass[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \THR|data_reg_rtl_0_bypass[15]~feeder .lut_mask = 16'hFF00;
defparam \THR|data_reg_rtl_0_bypass[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y50_N31
dffeas \THR|data_reg_rtl_0_bypass[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\THR|data_reg_rtl_0_bypass[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\THR|data_reg_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \THR|data_reg_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \THR|data_reg_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y50_N1
dffeas \THR|rdata[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\THR|rdata[6]~1_combout ),
	.asdata(\THR|data_reg_rtl_0_bypass [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\THR|always6~0_combout ),
	.sload(\THR|data_reg~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\THR|rdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \THR|rdata[6] .is_wysiwyg = "true";
defparam \THR|rdata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y50_N22
fiftyfivenm_lcell_comb \Transmitter_Shift_Reg|tdata_reg~8 (
// Equation(s):
// \Transmitter_Shift_Reg|tdata_reg~8_combout  = (\baudgen|btick~q  & ((\Transmitter_Shift_Reg|state.DATA~q  & (\Transmitter_Shift_Reg|tdata_reg [7])) # (!\Transmitter_Shift_Reg|state.DATA~q  & ((\THR|rdata [6]))))) # (!\baudgen|btick~q  & (((\THR|rdata 
// [6]))))

	.dataa(\baudgen|btick~q ),
	.datab(\Transmitter_Shift_Reg|state.DATA~q ),
	.datac(\Transmitter_Shift_Reg|tdata_reg [7]),
	.datad(\THR|rdata [6]),
	.cin(gnd),
	.combout(\Transmitter_Shift_Reg|tdata_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \Transmitter_Shift_Reg|tdata_reg~8 .lut_mask = 16'hF780;
defparam \Transmitter_Shift_Reg|tdata_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y50_N24
fiftyfivenm_lcell_comb \Transmitter_Shift_Reg|tdata_reg[1]~2 (
// Equation(s):
// \Transmitter_Shift_Reg|tdata_reg[1]~2_combout  = (\Transmitter_Shift_Reg|state.READ_FIFO2~q ) # ((\baudgen|btick~q  & \Transmitter_Shift_Reg|state.DATA~q ))

	.dataa(gnd),
	.datab(\Transmitter_Shift_Reg|state.READ_FIFO2~q ),
	.datac(\baudgen|btick~q ),
	.datad(\Transmitter_Shift_Reg|state.DATA~q ),
	.cin(gnd),
	.combout(\Transmitter_Shift_Reg|tdata_reg[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Transmitter_Shift_Reg|tdata_reg[1]~2 .lut_mask = 16'hFCCC;
defparam \Transmitter_Shift_Reg|tdata_reg[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y50_N23
dffeas \Transmitter_Shift_Reg|tdata_reg[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Transmitter_Shift_Reg|tdata_reg~8_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Transmitter_Shift_Reg|tdata_reg[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Transmitter_Shift_Reg|tdata_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Transmitter_Shift_Reg|tdata_reg[6] .is_wysiwyg = "true";
defparam \Transmitter_Shift_Reg|tdata_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N16
fiftyfivenm_lcell_comb \THR|data_reg~6feeder (
// Equation(s):
// \THR|data_reg~6feeder_combout  = \wdata[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wdata[5]~input_o ),
	.cin(gnd),
	.combout(\THR|data_reg~6feeder_combout ),
	.cout());
// synopsys translate_off
defparam \THR|data_reg~6feeder .lut_mask = 16'hFF00;
defparam \THR|data_reg~6feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y50_N17
dffeas \THR|data_reg~6 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\THR|data_reg~6feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\THR|data_reg~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\THR|data_reg~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \THR|data_reg~6 .is_wysiwyg = "true";
defparam \THR|data_reg~6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N4
fiftyfivenm_lcell_comb \THR|rdata[5]~2 (
// Equation(s):
// \THR|rdata[5]~2_combout  = (\THR|data_reg~0_q  & ((\THR|data_reg_rtl_0|auto_generated|ram_block1a5 ))) # (!\THR|data_reg~0_q  & (\THR|data_reg~6_q ))

	.dataa(\THR|data_reg~0_q ),
	.datab(\THR|data_reg~6_q ),
	.datac(gnd),
	.datad(\THR|data_reg_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\THR|rdata[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \THR|rdata[5]~2 .lut_mask = 16'hEE44;
defparam \THR|rdata[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y50_N23
dffeas \THR|data_reg_rtl_0_bypass[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wdata[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\THR|data_reg_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \THR|data_reg_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \THR|data_reg_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y50_N5
dffeas \THR|rdata[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\THR|rdata[5]~2_combout ),
	.asdata(\THR|data_reg_rtl_0_bypass [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\THR|always6~0_combout ),
	.sload(\THR|data_reg~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\THR|rdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \THR|rdata[5] .is_wysiwyg = "true";
defparam \THR|rdata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y50_N4
fiftyfivenm_lcell_comb \Transmitter_Shift_Reg|tdata_reg~7 (
// Equation(s):
// \Transmitter_Shift_Reg|tdata_reg~7_combout  = (\baudgen|btick~q  & ((\Transmitter_Shift_Reg|state.DATA~q  & (\Transmitter_Shift_Reg|tdata_reg [6])) # (!\Transmitter_Shift_Reg|state.DATA~q  & ((\THR|rdata [5]))))) # (!\baudgen|btick~q  & (((\THR|rdata 
// [5]))))

	.dataa(\baudgen|btick~q ),
	.datab(\Transmitter_Shift_Reg|state.DATA~q ),
	.datac(\Transmitter_Shift_Reg|tdata_reg [6]),
	.datad(\THR|rdata [5]),
	.cin(gnd),
	.combout(\Transmitter_Shift_Reg|tdata_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \Transmitter_Shift_Reg|tdata_reg~7 .lut_mask = 16'hF780;
defparam \Transmitter_Shift_Reg|tdata_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y50_N5
dffeas \Transmitter_Shift_Reg|tdata_reg[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Transmitter_Shift_Reg|tdata_reg~7_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Transmitter_Shift_Reg|tdata_reg[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Transmitter_Shift_Reg|tdata_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Transmitter_Shift_Reg|tdata_reg[5] .is_wysiwyg = "true";
defparam \Transmitter_Shift_Reg|tdata_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N20
fiftyfivenm_lcell_comb \THR|data_reg~5feeder (
// Equation(s):
// \THR|data_reg~5feeder_combout  = \wdata[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wdata[4]~input_o ),
	.cin(gnd),
	.combout(\THR|data_reg~5feeder_combout ),
	.cout());
// synopsys translate_off
defparam \THR|data_reg~5feeder .lut_mask = 16'hFF00;
defparam \THR|data_reg~5feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y50_N21
dffeas \THR|data_reg~5 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\THR|data_reg~5feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\THR|data_reg~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\THR|data_reg~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \THR|data_reg~5 .is_wysiwyg = "true";
defparam \THR|data_reg~5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N12
fiftyfivenm_lcell_comb \THR|rdata[4]~3 (
// Equation(s):
// \THR|rdata[4]~3_combout  = (\THR|data_reg~0_q  & ((\THR|data_reg_rtl_0|auto_generated|ram_block1a4 ))) # (!\THR|data_reg~0_q  & (\THR|data_reg~5_q ))

	.dataa(\THR|data_reg~5_q ),
	.datab(\THR|data_reg~0_q ),
	.datac(gnd),
	.datad(\THR|data_reg_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\THR|rdata[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \THR|rdata[4]~3 .lut_mask = 16'hEE22;
defparam \THR|rdata[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N4
fiftyfivenm_lcell_comb \THR|data_reg_rtl_0_bypass[13]~feeder (
// Equation(s):
// \THR|data_reg_rtl_0_bypass[13]~feeder_combout  = \wdata[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wdata[4]~input_o ),
	.cin(gnd),
	.combout(\THR|data_reg_rtl_0_bypass[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \THR|data_reg_rtl_0_bypass[13]~feeder .lut_mask = 16'hFF00;
defparam \THR|data_reg_rtl_0_bypass[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y50_N5
dffeas \THR|data_reg_rtl_0_bypass[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\THR|data_reg_rtl_0_bypass[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\THR|data_reg_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \THR|data_reg_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \THR|data_reg_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y50_N13
dffeas \THR|rdata[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\THR|rdata[4]~3_combout ),
	.asdata(\THR|data_reg_rtl_0_bypass [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\THR|always6~0_combout ),
	.sload(\THR|data_reg~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\THR|rdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \THR|rdata[4] .is_wysiwyg = "true";
defparam \THR|rdata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y50_N10
fiftyfivenm_lcell_comb \Transmitter_Shift_Reg|tdata_reg~6 (
// Equation(s):
// \Transmitter_Shift_Reg|tdata_reg~6_combout  = (\baudgen|btick~q  & ((\Transmitter_Shift_Reg|state.DATA~q  & (\Transmitter_Shift_Reg|tdata_reg [5])) # (!\Transmitter_Shift_Reg|state.DATA~q  & ((\THR|rdata [4]))))) # (!\baudgen|btick~q  & (((\THR|rdata 
// [4]))))

	.dataa(\baudgen|btick~q ),
	.datab(\Transmitter_Shift_Reg|state.DATA~q ),
	.datac(\Transmitter_Shift_Reg|tdata_reg [5]),
	.datad(\THR|rdata [4]),
	.cin(gnd),
	.combout(\Transmitter_Shift_Reg|tdata_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \Transmitter_Shift_Reg|tdata_reg~6 .lut_mask = 16'hF780;
defparam \Transmitter_Shift_Reg|tdata_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y50_N11
dffeas \Transmitter_Shift_Reg|tdata_reg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Transmitter_Shift_Reg|tdata_reg~6_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Transmitter_Shift_Reg|tdata_reg[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Transmitter_Shift_Reg|tdata_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Transmitter_Shift_Reg|tdata_reg[4] .is_wysiwyg = "true";
defparam \Transmitter_Shift_Reg|tdata_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N22
fiftyfivenm_lcell_comb \THR|data_reg~4feeder (
// Equation(s):
// \THR|data_reg~4feeder_combout  = \wdata[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wdata[3]~input_o ),
	.cin(gnd),
	.combout(\THR|data_reg~4feeder_combout ),
	.cout());
// synopsys translate_off
defparam \THR|data_reg~4feeder .lut_mask = 16'hFF00;
defparam \THR|data_reg~4feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y50_N23
dffeas \THR|data_reg~4 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\THR|data_reg~4feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\THR|data_reg~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\THR|data_reg~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \THR|data_reg~4 .is_wysiwyg = "true";
defparam \THR|data_reg~4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N10
fiftyfivenm_lcell_comb \THR|rdata[3]~4 (
// Equation(s):
// \THR|rdata[3]~4_combout  = (\THR|data_reg~0_q  & ((\THR|data_reg_rtl_0|auto_generated|ram_block1a3 ))) # (!\THR|data_reg~0_q  & (\THR|data_reg~4_q ))

	.dataa(\THR|data_reg~4_q ),
	.datab(\THR|data_reg~0_q ),
	.datac(gnd),
	.datad(\THR|data_reg_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\THR|rdata[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \THR|rdata[3]~4 .lut_mask = 16'hEE22;
defparam \THR|rdata[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N26
fiftyfivenm_lcell_comb \THR|data_reg_rtl_0_bypass[12]~feeder (
// Equation(s):
// \THR|data_reg_rtl_0_bypass[12]~feeder_combout  = \wdata[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wdata[3]~input_o ),
	.cin(gnd),
	.combout(\THR|data_reg_rtl_0_bypass[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \THR|data_reg_rtl_0_bypass[12]~feeder .lut_mask = 16'hFF00;
defparam \THR|data_reg_rtl_0_bypass[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y50_N27
dffeas \THR|data_reg_rtl_0_bypass[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\THR|data_reg_rtl_0_bypass[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\THR|data_reg_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \THR|data_reg_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \THR|data_reg_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y50_N11
dffeas \THR|rdata[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\THR|rdata[3]~4_combout ),
	.asdata(\THR|data_reg_rtl_0_bypass [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\THR|always6~0_combout ),
	.sload(\THR|data_reg~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\THR|rdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \THR|rdata[3] .is_wysiwyg = "true";
defparam \THR|rdata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y50_N8
fiftyfivenm_lcell_comb \Transmitter_Shift_Reg|tdata_reg~5 (
// Equation(s):
// \Transmitter_Shift_Reg|tdata_reg~5_combout  = (\Transmitter_Shift_Reg|state.DATA~q  & ((\baudgen|btick~q  & (\Transmitter_Shift_Reg|tdata_reg [4])) # (!\baudgen|btick~q  & ((\THR|rdata [3]))))) # (!\Transmitter_Shift_Reg|state.DATA~q  & (((\THR|rdata 
// [3]))))

	.dataa(\Transmitter_Shift_Reg|tdata_reg [4]),
	.datab(\Transmitter_Shift_Reg|state.DATA~q ),
	.datac(\THR|rdata [3]),
	.datad(\baudgen|btick~q ),
	.cin(gnd),
	.combout(\Transmitter_Shift_Reg|tdata_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \Transmitter_Shift_Reg|tdata_reg~5 .lut_mask = 16'hB8F0;
defparam \Transmitter_Shift_Reg|tdata_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y50_N9
dffeas \Transmitter_Shift_Reg|tdata_reg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Transmitter_Shift_Reg|tdata_reg~5_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Transmitter_Shift_Reg|tdata_reg[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Transmitter_Shift_Reg|tdata_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Transmitter_Shift_Reg|tdata_reg[3] .is_wysiwyg = "true";
defparam \Transmitter_Shift_Reg|tdata_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N2
fiftyfivenm_lcell_comb \THR|data_reg~3feeder (
// Equation(s):
// \THR|data_reg~3feeder_combout  = \wdata[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wdata[2]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\THR|data_reg~3feeder_combout ),
	.cout());
// synopsys translate_off
defparam \THR|data_reg~3feeder .lut_mask = 16'hF0F0;
defparam \THR|data_reg~3feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y50_N3
dffeas \THR|data_reg~3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\THR|data_reg~3feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\THR|data_reg~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\THR|data_reg~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \THR|data_reg~3 .is_wysiwyg = "true";
defparam \THR|data_reg~3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N12
fiftyfivenm_lcell_comb \THR|rdata[2]~5 (
// Equation(s):
// \THR|rdata[2]~5_combout  = (\THR|data_reg~0_q  & ((\THR|data_reg_rtl_0|auto_generated|ram_block1a2 ))) # (!\THR|data_reg~0_q  & (\THR|data_reg~3_q ))

	.dataa(\THR|data_reg~0_q ),
	.datab(\THR|data_reg~3_q ),
	.datac(gnd),
	.datad(\THR|data_reg_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\THR|rdata[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \THR|rdata[2]~5 .lut_mask = 16'hEE44;
defparam \THR|rdata[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N14
fiftyfivenm_lcell_comb \THR|data_reg_rtl_0_bypass[11]~feeder (
// Equation(s):
// \THR|data_reg_rtl_0_bypass[11]~feeder_combout  = \wdata[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wdata[2]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\THR|data_reg_rtl_0_bypass[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \THR|data_reg_rtl_0_bypass[11]~feeder .lut_mask = 16'hF0F0;
defparam \THR|data_reg_rtl_0_bypass[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y50_N15
dffeas \THR|data_reg_rtl_0_bypass[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\THR|data_reg_rtl_0_bypass[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\THR|data_reg_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \THR|data_reg_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \THR|data_reg_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y50_N13
dffeas \THR|rdata[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\THR|rdata[2]~5_combout ),
	.asdata(\THR|data_reg_rtl_0_bypass [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\THR|always6~0_combout ),
	.sload(\THR|data_reg~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\THR|rdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \THR|rdata[2] .is_wysiwyg = "true";
defparam \THR|rdata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y50_N24
fiftyfivenm_lcell_comb \Transmitter_Shift_Reg|tdata_reg~4 (
// Equation(s):
// \Transmitter_Shift_Reg|tdata_reg~4_combout  = (\baudgen|btick~q  & ((\Transmitter_Shift_Reg|state.DATA~q  & (\Transmitter_Shift_Reg|tdata_reg [3])) # (!\Transmitter_Shift_Reg|state.DATA~q  & ((\THR|rdata [2]))))) # (!\baudgen|btick~q  & (((\THR|rdata 
// [2]))))

	.dataa(\baudgen|btick~q ),
	.datab(\Transmitter_Shift_Reg|state.DATA~q ),
	.datac(\Transmitter_Shift_Reg|tdata_reg [3]),
	.datad(\THR|rdata [2]),
	.cin(gnd),
	.combout(\Transmitter_Shift_Reg|tdata_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \Transmitter_Shift_Reg|tdata_reg~4 .lut_mask = 16'hF780;
defparam \Transmitter_Shift_Reg|tdata_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y50_N25
dffeas \Transmitter_Shift_Reg|tdata_reg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Transmitter_Shift_Reg|tdata_reg~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Transmitter_Shift_Reg|tdata_reg[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Transmitter_Shift_Reg|tdata_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Transmitter_Shift_Reg|tdata_reg[2] .is_wysiwyg = "true";
defparam \Transmitter_Shift_Reg|tdata_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N28
fiftyfivenm_lcell_comb \THR|data_reg~2feeder (
// Equation(s):
// \THR|data_reg~2feeder_combout  = \wdata[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wdata[1]~input_o ),
	.cin(gnd),
	.combout(\THR|data_reg~2feeder_combout ),
	.cout());
// synopsys translate_off
defparam \THR|data_reg~2feeder .lut_mask = 16'hFF00;
defparam \THR|data_reg~2feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y50_N29
dffeas \THR|data_reg~2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\THR|data_reg~2feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\THR|data_reg~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\THR|data_reg~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \THR|data_reg~2 .is_wysiwyg = "true";
defparam \THR|data_reg~2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N26
fiftyfivenm_lcell_comb \THR|rdata[1]~6 (
// Equation(s):
// \THR|rdata[1]~6_combout  = (\THR|data_reg~0_q  & ((\THR|data_reg_rtl_0|auto_generated|ram_block1a1 ))) # (!\THR|data_reg~0_q  & (\THR|data_reg~2_q ))

	.dataa(\THR|data_reg~0_q ),
	.datab(\THR|data_reg~2_q ),
	.datac(gnd),
	.datad(\THR|data_reg_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\THR|rdata[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \THR|rdata[1]~6 .lut_mask = 16'hEE44;
defparam \THR|rdata[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N8
fiftyfivenm_lcell_comb \THR|data_reg_rtl_0_bypass[10]~feeder (
// Equation(s):
// \THR|data_reg_rtl_0_bypass[10]~feeder_combout  = \wdata[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wdata[1]~input_o ),
	.cin(gnd),
	.combout(\THR|data_reg_rtl_0_bypass[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \THR|data_reg_rtl_0_bypass[10]~feeder .lut_mask = 16'hFF00;
defparam \THR|data_reg_rtl_0_bypass[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y50_N9
dffeas \THR|data_reg_rtl_0_bypass[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\THR|data_reg_rtl_0_bypass[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\THR|data_reg_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \THR|data_reg_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \THR|data_reg_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y50_N27
dffeas \THR|rdata[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\THR|rdata[1]~6_combout ),
	.asdata(\THR|data_reg_rtl_0_bypass [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\THR|always6~0_combout ),
	.sload(\THR|data_reg~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\THR|rdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \THR|rdata[1] .is_wysiwyg = "true";
defparam \THR|rdata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y50_N26
fiftyfivenm_lcell_comb \Transmitter_Shift_Reg|tdata_reg~3 (
// Equation(s):
// \Transmitter_Shift_Reg|tdata_reg~3_combout  = (\baudgen|btick~q  & ((\Transmitter_Shift_Reg|state.DATA~q  & (\Transmitter_Shift_Reg|tdata_reg [2])) # (!\Transmitter_Shift_Reg|state.DATA~q  & ((\THR|rdata [1]))))) # (!\baudgen|btick~q  & (((\THR|rdata 
// [1]))))

	.dataa(\baudgen|btick~q ),
	.datab(\Transmitter_Shift_Reg|tdata_reg [2]),
	.datac(\THR|rdata [1]),
	.datad(\Transmitter_Shift_Reg|state.DATA~q ),
	.cin(gnd),
	.combout(\Transmitter_Shift_Reg|tdata_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \Transmitter_Shift_Reg|tdata_reg~3 .lut_mask = 16'hD8F0;
defparam \Transmitter_Shift_Reg|tdata_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y50_N27
dffeas \Transmitter_Shift_Reg|tdata_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Transmitter_Shift_Reg|tdata_reg~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Transmitter_Shift_Reg|tdata_reg[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Transmitter_Shift_Reg|tdata_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Transmitter_Shift_Reg|tdata_reg[1] .is_wysiwyg = "true";
defparam \Transmitter_Shift_Reg|tdata_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N6
fiftyfivenm_lcell_comb \THR|data_reg~1feeder (
// Equation(s):
// \THR|data_reg~1feeder_combout  = \wdata[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wdata[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\THR|data_reg~1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \THR|data_reg~1feeder .lut_mask = 16'hF0F0;
defparam \THR|data_reg~1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y50_N7
dffeas \THR|data_reg~1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\THR|data_reg~1feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\THR|data_reg~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\THR|data_reg~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \THR|data_reg~1 .is_wysiwyg = "true";
defparam \THR|data_reg~1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N20
fiftyfivenm_lcell_comb \THR|rdata[0]~7 (
// Equation(s):
// \THR|rdata[0]~7_combout  = (\THR|data_reg~0_q  & ((\THR|data_reg_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (!\THR|data_reg~0_q  & (\THR|data_reg~1_q ))

	.dataa(\THR|data_reg~1_q ),
	.datab(\THR|data_reg~0_q ),
	.datac(gnd),
	.datad(\THR|data_reg_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\THR|rdata[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \THR|rdata[0]~7 .lut_mask = 16'hEE22;
defparam \THR|rdata[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N8
fiftyfivenm_lcell_comb \THR|data_reg_rtl_0_bypass[9]~feeder (
// Equation(s):
// \THR|data_reg_rtl_0_bypass[9]~feeder_combout  = \wdata[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wdata[0]~input_o ),
	.cin(gnd),
	.combout(\THR|data_reg_rtl_0_bypass[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \THR|data_reg_rtl_0_bypass[9]~feeder .lut_mask = 16'hFF00;
defparam \THR|data_reg_rtl_0_bypass[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y50_N9
dffeas \THR|data_reg_rtl_0_bypass[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\THR|data_reg_rtl_0_bypass[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\THR|data_reg_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \THR|data_reg_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \THR|data_reg_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y50_N21
dffeas \THR|rdata[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\THR|rdata[0]~7_combout ),
	.asdata(\THR|data_reg_rtl_0_bypass [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\THR|always6~0_combout ),
	.sload(\THR|data_reg~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\THR|rdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \THR|rdata[0] .is_wysiwyg = "true";
defparam \THR|rdata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y50_N16
fiftyfivenm_lcell_comb \Transmitter_Shift_Reg|tdata_reg~1 (
// Equation(s):
// \Transmitter_Shift_Reg|tdata_reg~1_combout  = (\baudgen|btick~q  & ((\Transmitter_Shift_Reg|state.DATA~q  & (\Transmitter_Shift_Reg|tdata_reg [1])) # (!\Transmitter_Shift_Reg|state.DATA~q  & ((\THR|rdata [0]))))) # (!\baudgen|btick~q  & (((\THR|rdata 
// [0]))))

	.dataa(\baudgen|btick~q ),
	.datab(\Transmitter_Shift_Reg|state.DATA~q ),
	.datac(\Transmitter_Shift_Reg|tdata_reg [1]),
	.datad(\THR|rdata [0]),
	.cin(gnd),
	.combout(\Transmitter_Shift_Reg|tdata_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \Transmitter_Shift_Reg|tdata_reg~1 .lut_mask = 16'hF780;
defparam \Transmitter_Shift_Reg|tdata_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y50_N17
dffeas \Transmitter_Shift_Reg|tdata_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Transmitter_Shift_Reg|tdata_reg~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Transmitter_Shift_Reg|tdata_reg[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Transmitter_Shift_Reg|tdata_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Transmitter_Shift_Reg|tdata_reg[0] .is_wysiwyg = "true";
defparam \Transmitter_Shift_Reg|tdata_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y50_N14
fiftyfivenm_lcell_comb \Transmitter_Shift_Reg|Selector3~0 (
// Equation(s):
// \Transmitter_Shift_Reg|Selector3~0_combout  = (\Transmitter_Shift_Reg|state.DATA~q  & (((\Transmitter_Shift_Reg|tdata_reg [0])))) # (!\Transmitter_Shift_Reg|state.DATA~q  & (!\Transmitter_Shift_Reg|state.PARITY~q  & (!\Transmitter_Shift_Reg|state.START~q 
// )))

	.dataa(\Transmitter_Shift_Reg|state.PARITY~q ),
	.datab(\Transmitter_Shift_Reg|state.START~q ),
	.datac(\Transmitter_Shift_Reg|tdata_reg [0]),
	.datad(\Transmitter_Shift_Reg|state.DATA~q ),
	.cin(gnd),
	.combout(\Transmitter_Shift_Reg|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Transmitter_Shift_Reg|Selector3~0 .lut_mask = 16'hF011;
defparam \Transmitter_Shift_Reg|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N12
fiftyfivenm_lcell_comb \Transmitter_Shift_Reg|parity_data[2]~feeder (
// Equation(s):
// \Transmitter_Shift_Reg|parity_data[2]~feeder_combout  = \THR|rdata [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\THR|rdata [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Transmitter_Shift_Reg|parity_data[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Transmitter_Shift_Reg|parity_data[2]~feeder .lut_mask = 16'hF0F0;
defparam \Transmitter_Shift_Reg|parity_data[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y50_N13
dffeas \Transmitter_Shift_Reg|parity_data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Transmitter_Shift_Reg|parity_data[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Transmitter_Shift_Reg|state.READ_FIFO2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Transmitter_Shift_Reg|parity_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Transmitter_Shift_Reg|parity_data[2] .is_wysiwyg = "true";
defparam \Transmitter_Shift_Reg|parity_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N18
fiftyfivenm_lcell_comb \Transmitter_Shift_Reg|parity_data[3]~feeder (
// Equation(s):
// \Transmitter_Shift_Reg|parity_data[3]~feeder_combout  = \THR|rdata [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\THR|rdata [3]),
	.cin(gnd),
	.combout(\Transmitter_Shift_Reg|parity_data[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Transmitter_Shift_Reg|parity_data[3]~feeder .lut_mask = 16'hFF00;
defparam \Transmitter_Shift_Reg|parity_data[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y50_N19
dffeas \Transmitter_Shift_Reg|parity_data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Transmitter_Shift_Reg|parity_data[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Transmitter_Shift_Reg|state.READ_FIFO2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Transmitter_Shift_Reg|parity_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Transmitter_Shift_Reg|parity_data[3] .is_wysiwyg = "true";
defparam \Transmitter_Shift_Reg|parity_data[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y50_N11
dffeas \Transmitter_Shift_Reg|parity_data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\THR|rdata [1]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Transmitter_Shift_Reg|state.READ_FIFO2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Transmitter_Shift_Reg|parity_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Transmitter_Shift_Reg|parity_data[1] .is_wysiwyg = "true";
defparam \Transmitter_Shift_Reg|parity_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N16
fiftyfivenm_lcell_comb \Transmitter_Shift_Reg|parity_data[4]~feeder (
// Equation(s):
// \Transmitter_Shift_Reg|parity_data[4]~feeder_combout  = \THR|rdata [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\THR|rdata [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Transmitter_Shift_Reg|parity_data[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Transmitter_Shift_Reg|parity_data[4]~feeder .lut_mask = 16'hF0F0;
defparam \Transmitter_Shift_Reg|parity_data[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y50_N17
dffeas \Transmitter_Shift_Reg|parity_data[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Transmitter_Shift_Reg|parity_data[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Transmitter_Shift_Reg|state.READ_FIFO2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Transmitter_Shift_Reg|parity_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Transmitter_Shift_Reg|parity_data[4] .is_wysiwyg = "true";
defparam \Transmitter_Shift_Reg|parity_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N10
fiftyfivenm_lcell_comb \Transmitter_Shift_Reg|parity_bit~1 (
// Equation(s):
// \Transmitter_Shift_Reg|parity_bit~1_combout  = \Transmitter_Shift_Reg|parity_data [2] $ (\Transmitter_Shift_Reg|parity_data [3] $ (\Transmitter_Shift_Reg|parity_data [1] $ (\Transmitter_Shift_Reg|parity_data [4])))

	.dataa(\Transmitter_Shift_Reg|parity_data [2]),
	.datab(\Transmitter_Shift_Reg|parity_data [3]),
	.datac(\Transmitter_Shift_Reg|parity_data [1]),
	.datad(\Transmitter_Shift_Reg|parity_data [4]),
	.cin(gnd),
	.combout(\Transmitter_Shift_Reg|parity_bit~1_combout ),
	.cout());
// synopsys translate_off
defparam \Transmitter_Shift_Reg|parity_bit~1 .lut_mask = 16'h6996;
defparam \Transmitter_Shift_Reg|parity_bit~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y50_N31
dffeas \Transmitter_Shift_Reg|parity_data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\THR|rdata [0]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Transmitter_Shift_Reg|state.READ_FIFO2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Transmitter_Shift_Reg|parity_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Transmitter_Shift_Reg|parity_data[0] .is_wysiwyg = "true";
defparam \Transmitter_Shift_Reg|parity_data[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N22
fiftyfivenm_io_ibuf \parity_type~input (
	.i(parity_type),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\parity_type~input_o ));
// synopsys translate_off
defparam \parity_type~input .bus_hold = "false";
defparam \parity_type~input .listen_to_nsleep_signal = "false";
defparam \parity_type~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N2
fiftyfivenm_lcell_comb \Transmitter_Shift_Reg|parity_data[6]~feeder (
// Equation(s):
// \Transmitter_Shift_Reg|parity_data[6]~feeder_combout  = \THR|rdata [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\THR|rdata [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Transmitter_Shift_Reg|parity_data[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Transmitter_Shift_Reg|parity_data[6]~feeder .lut_mask = 16'hF0F0;
defparam \Transmitter_Shift_Reg|parity_data[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y50_N3
dffeas \Transmitter_Shift_Reg|parity_data[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Transmitter_Shift_Reg|parity_data[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Transmitter_Shift_Reg|state.READ_FIFO2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Transmitter_Shift_Reg|parity_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Transmitter_Shift_Reg|parity_data[6] .is_wysiwyg = "true";
defparam \Transmitter_Shift_Reg|parity_data[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y50_N29
dffeas \Transmitter_Shift_Reg|parity_data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\THR|rdata [5]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Transmitter_Shift_Reg|state.READ_FIFO2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Transmitter_Shift_Reg|parity_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Transmitter_Shift_Reg|parity_data[5] .is_wysiwyg = "true";
defparam \Transmitter_Shift_Reg|parity_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N20
fiftyfivenm_lcell_comb \Transmitter_Shift_Reg|parity_data[7]~feeder (
// Equation(s):
// \Transmitter_Shift_Reg|parity_data[7]~feeder_combout  = \THR|rdata [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\THR|rdata [7]),
	.cin(gnd),
	.combout(\Transmitter_Shift_Reg|parity_data[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Transmitter_Shift_Reg|parity_data[7]~feeder .lut_mask = 16'hFF00;
defparam \Transmitter_Shift_Reg|parity_data[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y50_N21
dffeas \Transmitter_Shift_Reg|parity_data[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Transmitter_Shift_Reg|parity_data[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Transmitter_Shift_Reg|state.READ_FIFO2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Transmitter_Shift_Reg|parity_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Transmitter_Shift_Reg|parity_data[7] .is_wysiwyg = "true";
defparam \Transmitter_Shift_Reg|parity_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N28
fiftyfivenm_lcell_comb \Transmitter_Shift_Reg|parity_bit~0 (
// Equation(s):
// \Transmitter_Shift_Reg|parity_bit~0_combout  = \parity_type~input_o  $ (\Transmitter_Shift_Reg|parity_data [6] $ (\Transmitter_Shift_Reg|parity_data [5] $ (\Transmitter_Shift_Reg|parity_data [7])))

	.dataa(\parity_type~input_o ),
	.datab(\Transmitter_Shift_Reg|parity_data [6]),
	.datac(\Transmitter_Shift_Reg|parity_data [5]),
	.datad(\Transmitter_Shift_Reg|parity_data [7]),
	.cin(gnd),
	.combout(\Transmitter_Shift_Reg|parity_bit~0_combout ),
	.cout());
// synopsys translate_off
defparam \Transmitter_Shift_Reg|parity_bit~0 .lut_mask = 16'h6996;
defparam \Transmitter_Shift_Reg|parity_bit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N30
fiftyfivenm_lcell_comb \Transmitter_Shift_Reg|parity_bit~2 (
// Equation(s):
// \Transmitter_Shift_Reg|parity_bit~2_combout  = \Transmitter_Shift_Reg|parity_bit~1_combout  $ (\Transmitter_Shift_Reg|parity_data [0] $ (\Transmitter_Shift_Reg|parity_bit~0_combout ))

	.dataa(\Transmitter_Shift_Reg|parity_bit~1_combout ),
	.datab(gnd),
	.datac(\Transmitter_Shift_Reg|parity_data [0]),
	.datad(\Transmitter_Shift_Reg|parity_bit~0_combout ),
	.cin(gnd),
	.combout(\Transmitter_Shift_Reg|parity_bit~2_combout ),
	.cout());
// synopsys translate_off
defparam \Transmitter_Shift_Reg|parity_bit~2 .lut_mask = 16'hA55A;
defparam \Transmitter_Shift_Reg|parity_bit~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y50_N4
fiftyfivenm_lcell_comb \Transmitter_Shift_Reg|Selector3~1 (
// Equation(s):
// \Transmitter_Shift_Reg|Selector3~1_combout  = (\Transmitter_Shift_Reg|Selector3~0_combout ) # ((\Transmitter_Shift_Reg|state.PARITY~q  & (\parity_en~input_o  & \Transmitter_Shift_Reg|parity_bit~2_combout )))

	.dataa(\Transmitter_Shift_Reg|state.PARITY~q ),
	.datab(\Transmitter_Shift_Reg|Selector3~0_combout ),
	.datac(\parity_en~input_o ),
	.datad(\Transmitter_Shift_Reg|parity_bit~2_combout ),
	.cin(gnd),
	.combout(\Transmitter_Shift_Reg|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Transmitter_Shift_Reg|Selector3~1 .lut_mask = 16'hECCC;
defparam \Transmitter_Shift_Reg|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y48_N24
fiftyfivenm_lcell_comb \RBR|data_reg~0feeder (
// Equation(s):
// \RBR|data_reg~0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\RBR|data_reg~0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RBR|data_reg~0feeder .lut_mask = 16'hFFFF;
defparam \RBR|data_reg~0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y48_N8
fiftyfivenm_lcell_comb \RBR|rpointer_reg[0]~3 (
// Equation(s):
// \RBR|rpointer_reg[0]~3_combout  = \RBR|rpointer_reg [0] $ (\RBR|always6~0_combout )

	.dataa(gnd),
	.datab(\RBR|rpointer_reg [0]),
	.datac(\RBR|always6~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RBR|rpointer_reg[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \RBR|rpointer_reg[0]~3 .lut_mask = 16'h3C3C;
defparam \RBR|rpointer_reg[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y48_N14
fiftyfivenm_lcell_comb \RBR|rpointer_reg[0]~feeder (
// Equation(s):
// \RBR|rpointer_reg[0]~feeder_combout  = \RBR|rpointer_reg[0]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RBR|rpointer_reg[0]~3_combout ),
	.cin(gnd),
	.combout(\RBR|rpointer_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RBR|rpointer_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \RBR|rpointer_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y48_N15
dffeas \RBR|rpointer_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RBR|rpointer_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RBR|rpointer_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RBR|rpointer_reg[0] .is_wysiwyg = "true";
defparam \RBR|rpointer_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y48_N6
fiftyfivenm_lcell_comb \RBR|rpointer_reg[1]~2 (
// Equation(s):
// \RBR|rpointer_reg[1]~2_combout  = \RBR|rpointer_reg [1] $ (((\RBR|rpointer_reg [0] & \RBR|always6~0_combout )))

	.dataa(\RBR|rpointer_reg [0]),
	.datab(\RBR|always6~0_combout ),
	.datac(gnd),
	.datad(\RBR|rpointer_reg [1]),
	.cin(gnd),
	.combout(\RBR|rpointer_reg[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \RBR|rpointer_reg[1]~2 .lut_mask = 16'h7788;
defparam \RBR|rpointer_reg[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y48_N25
dffeas \RBR|rpointer_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RBR|rpointer_reg[1]~2_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RBR|rpointer_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RBR|rpointer_reg[1] .is_wysiwyg = "true";
defparam \RBR|rpointer_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y48_N16
fiftyfivenm_lcell_comb \RBR|rpointer_reg[2]~4 (
// Equation(s):
// \RBR|rpointer_reg[2]~4_combout  = \RBR|rpointer_reg [2] $ (((\RBR|rpointer_reg [0] & (\RBR|always6~0_combout  & \RBR|rpointer_reg [1]))))

	.dataa(\RBR|rpointer_reg [0]),
	.datab(\RBR|always6~0_combout ),
	.datac(\RBR|rpointer_reg [2]),
	.datad(\RBR|rpointer_reg [1]),
	.cin(gnd),
	.combout(\RBR|rpointer_reg[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \RBR|rpointer_reg[2]~4 .lut_mask = 16'h78F0;
defparam \RBR|rpointer_reg[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y48_N17
dffeas \RBR|rpointer_reg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RBR|rpointer_reg[2]~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RBR|rpointer_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RBR|rpointer_reg[2] .is_wysiwyg = "true";
defparam \RBR|rpointer_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y48_N12
fiftyfivenm_lcell_comb \RBR|Add1~2 (
// Equation(s):
// \RBR|Add1~2_combout  = \RBR|rpointer_reg [3] $ (((\RBR|rpointer_reg [1] & (\RBR|rpointer_reg [0] & \RBR|rpointer_reg [2]))))

	.dataa(\RBR|rpointer_reg [3]),
	.datab(\RBR|rpointer_reg [1]),
	.datac(\RBR|rpointer_reg [0]),
	.datad(\RBR|rpointer_reg [2]),
	.cin(gnd),
	.combout(\RBR|Add1~2_combout ),
	.cout());
// synopsys translate_off
defparam \RBR|Add1~2 .lut_mask = 16'h6AAA;
defparam \RBR|Add1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y48_N30
fiftyfivenm_lcell_comb \RBR|rpointer_reg[3]~5 (
// Equation(s):
// \RBR|rpointer_reg[3]~5_combout  = (\RBR|always6~0_combout  & ((\RBR|Add1~2_combout ))) # (!\RBR|always6~0_combout  & (\RBR|rpointer_reg [3]))

	.dataa(gnd),
	.datab(\RBR|always6~0_combout ),
	.datac(\RBR|rpointer_reg [3]),
	.datad(\RBR|Add1~2_combout ),
	.cin(gnd),
	.combout(\RBR|rpointer_reg[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \RBR|rpointer_reg[3]~5 .lut_mask = 16'hFC30;
defparam \RBR|rpointer_reg[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y48_N31
dffeas \RBR|rpointer_reg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RBR|rpointer_reg[3]~5_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RBR|rpointer_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RBR|rpointer_reg[3] .is_wysiwyg = "true";
defparam \RBR|rpointer_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N12
fiftyfivenm_lcell_comb \baudgen|counter_x16|Add0~0 (
// Equation(s):
// \baudgen|counter_x16|Add0~0_combout  = \baudgen|counter_x16|count_reg [0] $ (VCC)
// \baudgen|counter_x16|Add0~1  = CARRY(\baudgen|counter_x16|count_reg [0])

	.dataa(gnd),
	.datab(\baudgen|counter_x16|count_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\baudgen|counter_x16|Add0~0_combout ),
	.cout(\baudgen|counter_x16|Add0~1 ));
// synopsys translate_off
defparam \baudgen|counter_x16|Add0~0 .lut_mask = 16'h33CC;
defparam \baudgen|counter_x16|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N0
fiftyfivenm_lcell_comb \baudgen|counter_x16|count_reg~2 (
// Equation(s):
// \baudgen|counter_x16|count_reg~2_combout  = (\baudgen|counter_x16|Add0~0_combout  & ((!\baudgen|Equal1~1_combout ) # (!\baudgen|Equal1~0_combout )))

	.dataa(\baudgen|Equal1~0_combout ),
	.datab(\baudgen|Equal1~1_combout ),
	.datac(\baudgen|counter_x16|Add0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\baudgen|counter_x16|count_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \baudgen|counter_x16|count_reg~2 .lut_mask = 16'h7070;
defparam \baudgen|counter_x16|count_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y51_N1
dffeas \baudgen|counter_x16|count_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\baudgen|counter_x16|count_reg~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baudgen|counter_x16|count_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \baudgen|counter_x16|count_reg[0] .is_wysiwyg = "true";
defparam \baudgen|counter_x16|count_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N14
fiftyfivenm_lcell_comb \baudgen|counter_x16|Add0~2 (
// Equation(s):
// \baudgen|counter_x16|Add0~2_combout  = (\baudgen|counter_x16|count_reg [1] & (!\baudgen|counter_x16|Add0~1 )) # (!\baudgen|counter_x16|count_reg [1] & ((\baudgen|counter_x16|Add0~1 ) # (GND)))
// \baudgen|counter_x16|Add0~3  = CARRY((!\baudgen|counter_x16|Add0~1 ) # (!\baudgen|counter_x16|count_reg [1]))

	.dataa(gnd),
	.datab(\baudgen|counter_x16|count_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\baudgen|counter_x16|Add0~1 ),
	.combout(\baudgen|counter_x16|Add0~2_combout ),
	.cout(\baudgen|counter_x16|Add0~3 ));
// synopsys translate_off
defparam \baudgen|counter_x16|Add0~2 .lut_mask = 16'h3C3F;
defparam \baudgen|counter_x16|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N4
fiftyfivenm_lcell_comb \baudgen|counter_x16|count_reg~5 (
// Equation(s):
// \baudgen|counter_x16|count_reg~5_combout  = (\baudgen|counter_x16|Add0~2_combout  & ((!\baudgen|Equal1~0_combout ) # (!\baudgen|Equal1~1_combout )))

	.dataa(gnd),
	.datab(\baudgen|Equal1~1_combout ),
	.datac(\baudgen|counter_x16|Add0~2_combout ),
	.datad(\baudgen|Equal1~0_combout ),
	.cin(gnd),
	.combout(\baudgen|counter_x16|count_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \baudgen|counter_x16|count_reg~5 .lut_mask = 16'h30F0;
defparam \baudgen|counter_x16|count_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y51_N5
dffeas \baudgen|counter_x16|count_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\baudgen|counter_x16|count_reg~5_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baudgen|counter_x16|count_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \baudgen|counter_x16|count_reg[1] .is_wysiwyg = "true";
defparam \baudgen|counter_x16|count_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N16
fiftyfivenm_lcell_comb \baudgen|counter_x16|Add0~4 (
// Equation(s):
// \baudgen|counter_x16|Add0~4_combout  = (\baudgen|counter_x16|count_reg [2] & (\baudgen|counter_x16|Add0~3  $ (GND))) # (!\baudgen|counter_x16|count_reg [2] & (!\baudgen|counter_x16|Add0~3  & VCC))
// \baudgen|counter_x16|Add0~5  = CARRY((\baudgen|counter_x16|count_reg [2] & !\baudgen|counter_x16|Add0~3 ))

	.dataa(\baudgen|counter_x16|count_reg [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\baudgen|counter_x16|Add0~3 ),
	.combout(\baudgen|counter_x16|Add0~4_combout ),
	.cout(\baudgen|counter_x16|Add0~5 ));
// synopsys translate_off
defparam \baudgen|counter_x16|Add0~4 .lut_mask = 16'hA50A;
defparam \baudgen|counter_x16|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N30
fiftyfivenm_lcell_comb \baudgen|counter_x16|count_reg~4 (
// Equation(s):
// \baudgen|counter_x16|count_reg~4_combout  = (\baudgen|counter_x16|Add0~4_combout  & ((!\baudgen|Equal1~1_combout ) # (!\baudgen|Equal1~0_combout )))

	.dataa(\baudgen|Equal1~0_combout ),
	.datab(\baudgen|Equal1~1_combout ),
	.datac(gnd),
	.datad(\baudgen|counter_x16|Add0~4_combout ),
	.cin(gnd),
	.combout(\baudgen|counter_x16|count_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \baudgen|counter_x16|count_reg~4 .lut_mask = 16'h7700;
defparam \baudgen|counter_x16|count_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y51_N31
dffeas \baudgen|counter_x16|count_reg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\baudgen|counter_x16|count_reg~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baudgen|counter_x16|count_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \baudgen|counter_x16|count_reg[2] .is_wysiwyg = "true";
defparam \baudgen|counter_x16|count_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N18
fiftyfivenm_lcell_comb \baudgen|counter_x16|Add0~6 (
// Equation(s):
// \baudgen|counter_x16|Add0~6_combout  = (\baudgen|counter_x16|count_reg [3] & (!\baudgen|counter_x16|Add0~5 )) # (!\baudgen|counter_x16|count_reg [3] & ((\baudgen|counter_x16|Add0~5 ) # (GND)))
// \baudgen|counter_x16|Add0~7  = CARRY((!\baudgen|counter_x16|Add0~5 ) # (!\baudgen|counter_x16|count_reg [3]))

	.dataa(gnd),
	.datab(\baudgen|counter_x16|count_reg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\baudgen|counter_x16|Add0~5 ),
	.combout(\baudgen|counter_x16|Add0~6_combout ),
	.cout(\baudgen|counter_x16|Add0~7 ));
// synopsys translate_off
defparam \baudgen|counter_x16|Add0~6 .lut_mask = 16'h3C3F;
defparam \baudgen|counter_x16|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N20
fiftyfivenm_lcell_comb \baudgen|counter_x16|Add0~8 (
// Equation(s):
// \baudgen|counter_x16|Add0~8_combout  = (\baudgen|counter_x16|count_reg [4] & (\baudgen|counter_x16|Add0~7  $ (GND))) # (!\baudgen|counter_x16|count_reg [4] & (!\baudgen|counter_x16|Add0~7  & VCC))
// \baudgen|counter_x16|Add0~9  = CARRY((\baudgen|counter_x16|count_reg [4] & !\baudgen|counter_x16|Add0~7 ))

	.dataa(gnd),
	.datab(\baudgen|counter_x16|count_reg [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\baudgen|counter_x16|Add0~7 ),
	.combout(\baudgen|counter_x16|Add0~8_combout ),
	.cout(\baudgen|counter_x16|Add0~9 ));
// synopsys translate_off
defparam \baudgen|counter_x16|Add0~8 .lut_mask = 16'hC30C;
defparam \baudgen|counter_x16|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y51_N21
dffeas \baudgen|counter_x16|count_reg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\baudgen|counter_x16|Add0~8_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baudgen|counter_x16|count_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \baudgen|counter_x16|count_reg[4] .is_wysiwyg = "true";
defparam \baudgen|counter_x16|count_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N22
fiftyfivenm_lcell_comb \baudgen|counter_x16|Add0~10 (
// Equation(s):
// \baudgen|counter_x16|Add0~10_combout  = (\baudgen|counter_x16|count_reg [5] & (!\baudgen|counter_x16|Add0~9 )) # (!\baudgen|counter_x16|count_reg [5] & ((\baudgen|counter_x16|Add0~9 ) # (GND)))
// \baudgen|counter_x16|Add0~11  = CARRY((!\baudgen|counter_x16|Add0~9 ) # (!\baudgen|counter_x16|count_reg [5]))

	.dataa(\baudgen|counter_x16|count_reg [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\baudgen|counter_x16|Add0~9 ),
	.combout(\baudgen|counter_x16|Add0~10_combout ),
	.cout(\baudgen|counter_x16|Add0~11 ));
// synopsys translate_off
defparam \baudgen|counter_x16|Add0~10 .lut_mask = 16'h5A5F;
defparam \baudgen|counter_x16|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N10
fiftyfivenm_lcell_comb \baudgen|counter_x16|count_reg~1 (
// Equation(s):
// \baudgen|counter_x16|count_reg~1_combout  = (\baudgen|counter_x16|Add0~10_combout  & ((!\baudgen|Equal1~0_combout ) # (!\baudgen|Equal1~1_combout )))

	.dataa(gnd),
	.datab(\baudgen|Equal1~1_combout ),
	.datac(\baudgen|counter_x16|Add0~10_combout ),
	.datad(\baudgen|Equal1~0_combout ),
	.cin(gnd),
	.combout(\baudgen|counter_x16|count_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \baudgen|counter_x16|count_reg~1 .lut_mask = 16'h30F0;
defparam \baudgen|counter_x16|count_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y51_N11
dffeas \baudgen|counter_x16|count_reg[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\baudgen|counter_x16|count_reg~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baudgen|counter_x16|count_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \baudgen|counter_x16|count_reg[5] .is_wysiwyg = "true";
defparam \baudgen|counter_x16|count_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N24
fiftyfivenm_lcell_comb \baudgen|counter_x16|Add0~12 (
// Equation(s):
// \baudgen|counter_x16|Add0~12_combout  = (\baudgen|counter_x16|count_reg [6] & (\baudgen|counter_x16|Add0~11  $ (GND))) # (!\baudgen|counter_x16|count_reg [6] & (!\baudgen|counter_x16|Add0~11  & VCC))
// \baudgen|counter_x16|Add0~13  = CARRY((\baudgen|counter_x16|count_reg [6] & !\baudgen|counter_x16|Add0~11 ))

	.dataa(gnd),
	.datab(\baudgen|counter_x16|count_reg [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\baudgen|counter_x16|Add0~11 ),
	.combout(\baudgen|counter_x16|Add0~12_combout ),
	.cout(\baudgen|counter_x16|Add0~13 ));
// synopsys translate_off
defparam \baudgen|counter_x16|Add0~12 .lut_mask = 16'hC30C;
defparam \baudgen|counter_x16|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y51_N25
dffeas \baudgen|counter_x16|count_reg[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\baudgen|counter_x16|Add0~12_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baudgen|counter_x16|count_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \baudgen|counter_x16|count_reg[6] .is_wysiwyg = "true";
defparam \baudgen|counter_x16|count_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N26
fiftyfivenm_lcell_comb \baudgen|counter_x16|Add0~14 (
// Equation(s):
// \baudgen|counter_x16|Add0~14_combout  = \baudgen|counter_x16|Add0~13  $ (\baudgen|counter_x16|count_reg [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\baudgen|counter_x16|count_reg [7]),
	.cin(\baudgen|counter_x16|Add0~13 ),
	.combout(\baudgen|counter_x16|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \baudgen|counter_x16|Add0~14 .lut_mask = 16'h0FF0;
defparam \baudgen|counter_x16|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N28
fiftyfivenm_lcell_comb \baudgen|counter_x16|count_reg~0 (
// Equation(s):
// \baudgen|counter_x16|count_reg~0_combout  = (\baudgen|counter_x16|Add0~14_combout  & ((!\baudgen|Equal1~0_combout ) # (!\baudgen|Equal1~1_combout )))

	.dataa(gnd),
	.datab(\baudgen|Equal1~1_combout ),
	.datac(\baudgen|counter_x16|Add0~14_combout ),
	.datad(\baudgen|Equal1~0_combout ),
	.cin(gnd),
	.combout(\baudgen|counter_x16|count_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \baudgen|counter_x16|count_reg~0 .lut_mask = 16'h30F0;
defparam \baudgen|counter_x16|count_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y51_N29
dffeas \baudgen|counter_x16|count_reg[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\baudgen|counter_x16|count_reg~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baudgen|counter_x16|count_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \baudgen|counter_x16|count_reg[7] .is_wysiwyg = "true";
defparam \baudgen|counter_x16|count_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N6
fiftyfivenm_lcell_comb \baudgen|Equal1~0 (
// Equation(s):
// \baudgen|Equal1~0_combout  = (\baudgen|counter_x16|count_reg [5] & (!\baudgen|counter_x16|count_reg [6] & (!\baudgen|counter_x16|count_reg [0] & \baudgen|counter_x16|count_reg [7])))

	.dataa(\baudgen|counter_x16|count_reg [5]),
	.datab(\baudgen|counter_x16|count_reg [6]),
	.datac(\baudgen|counter_x16|count_reg [0]),
	.datad(\baudgen|counter_x16|count_reg [7]),
	.cin(gnd),
	.combout(\baudgen|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \baudgen|Equal1~0 .lut_mask = 16'h0200;
defparam \baudgen|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N8
fiftyfivenm_lcell_comb \baudgen|counter_x16|count_reg~3 (
// Equation(s):
// \baudgen|counter_x16|count_reg~3_combout  = (\baudgen|counter_x16|Add0~6_combout  & ((!\baudgen|Equal1~1_combout ) # (!\baudgen|Equal1~0_combout )))

	.dataa(\baudgen|Equal1~0_combout ),
	.datab(\baudgen|Equal1~1_combout ),
	.datac(gnd),
	.datad(\baudgen|counter_x16|Add0~6_combout ),
	.cin(gnd),
	.combout(\baudgen|counter_x16|count_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \baudgen|counter_x16|count_reg~3 .lut_mask = 16'h7700;
defparam \baudgen|counter_x16|count_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y51_N9
dffeas \baudgen|counter_x16|count_reg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\baudgen|counter_x16|count_reg~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baudgen|counter_x16|count_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \baudgen|counter_x16|count_reg[3] .is_wysiwyg = "true";
defparam \baudgen|counter_x16|count_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N2
fiftyfivenm_lcell_comb \baudgen|Equal1~1 (
// Equation(s):
// \baudgen|Equal1~1_combout  = (\baudgen|counter_x16|count_reg [3] & (\baudgen|counter_x16|count_reg [1] & (\baudgen|counter_x16|count_reg [2] & !\baudgen|counter_x16|count_reg [4])))

	.dataa(\baudgen|counter_x16|count_reg [3]),
	.datab(\baudgen|counter_x16|count_reg [1]),
	.datac(\baudgen|counter_x16|count_reg [2]),
	.datad(\baudgen|counter_x16|count_reg [4]),
	.cin(gnd),
	.combout(\baudgen|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \baudgen|Equal1~1 .lut_mask = 16'h0080;
defparam \baudgen|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y48_N22
fiftyfivenm_lcell_comb \baudgen|Equal1~2 (
// Equation(s):
// \baudgen|Equal1~2_combout  = (\baudgen|Equal1~1_combout  & \baudgen|Equal1~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\baudgen|Equal1~1_combout ),
	.datad(\baudgen|Equal1~0_combout ),
	.cin(gnd),
	.combout(\baudgen|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \baudgen|Equal1~2 .lut_mask = 16'hF000;
defparam \baudgen|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y48_N23
dffeas \baudgen|btick_16 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\baudgen|Equal1~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baudgen|btick_16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \baudgen|btick_16 .is_wysiwyg = "true";
defparam \baudgen|btick_16 .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G12
fiftyfivenm_clkctrl \baudgen|btick_16~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\baudgen|btick_16~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\baudgen|btick_16~clkctrl_outclk ));
// synopsys translate_off
defparam \baudgen|btick_16~clkctrl .clock_type = "global clock";
defparam \baudgen|btick_16~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N22
fiftyfivenm_io_ibuf \RXD~input (
	.i(RXD),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\RXD~input_o ));
// synopsys translate_off
defparam \RXD~input .bus_hold = "false";
defparam \RXD~input .listen_to_nsleep_signal = "false";
defparam \RXD~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X46_Y48_N4
fiftyfivenm_lcell_comb \RBR|rpointer_reg[4]~0 (
// Equation(s):
// \RBR|rpointer_reg[4]~0_combout  = (\RBR|rpointer_reg [2] & (\RBR|rpointer_reg [3] & (\RBR|rpointer_reg [0] & \RBR|rpointer_reg [1])))

	.dataa(\RBR|rpointer_reg [2]),
	.datab(\RBR|rpointer_reg [3]),
	.datac(\RBR|rpointer_reg [0]),
	.datad(\RBR|rpointer_reg [1]),
	.cin(gnd),
	.combout(\RBR|rpointer_reg[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RBR|rpointer_reg[4]~0 .lut_mask = 16'h8000;
defparam \RBR|rpointer_reg[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y48_N20
fiftyfivenm_lcell_comb \RBR|rpointer_reg[4]~1 (
// Equation(s):
// \RBR|rpointer_reg[4]~1_combout  = \RBR|rpointer_reg [4] $ (((\RBR|always6~0_combout  & \RBR|rpointer_reg[4]~0_combout )))

	.dataa(gnd),
	.datab(\RBR|always6~0_combout ),
	.datac(\RBR|rpointer_reg [4]),
	.datad(\RBR|rpointer_reg[4]~0_combout ),
	.cin(gnd),
	.combout(\RBR|rpointer_reg[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \RBR|rpointer_reg[4]~1 .lut_mask = 16'h3CF0;
defparam \RBR|rpointer_reg[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y48_N21
dffeas \RBR|rpointer_reg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RBR|rpointer_reg[4]~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RBR|rpointer_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RBR|rpointer_reg[4] .is_wysiwyg = "true";
defparam \RBR|rpointer_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y48_N22
fiftyfivenm_lcell_comb \RBR|wpointer_reg[3]~8 (
// Equation(s):
// \RBR|wpointer_reg[3]~8_combout  = (\RBR|wpointer_reg [3] & (\RBR|wpointer_reg[2]~7  $ (GND))) # (!\RBR|wpointer_reg [3] & (!\RBR|wpointer_reg[2]~7  & VCC))
// \RBR|wpointer_reg[3]~9  = CARRY((\RBR|wpointer_reg [3] & !\RBR|wpointer_reg[2]~7 ))

	.dataa(gnd),
	.datab(\RBR|wpointer_reg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RBR|wpointer_reg[2]~7 ),
	.combout(\RBR|wpointer_reg[3]~8_combout ),
	.cout(\RBR|wpointer_reg[3]~9 ));
// synopsys translate_off
defparam \RBR|wpointer_reg[3]~8 .lut_mask = 16'hC30C;
defparam \RBR|wpointer_reg[3]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y48_N24
fiftyfivenm_lcell_comb \RBR|wpointer_reg[4]~10 (
// Equation(s):
// \RBR|wpointer_reg[4]~10_combout  = \RBR|wpointer_reg[3]~9  $ (\RBR|wpointer_reg [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RBR|wpointer_reg [4]),
	.cin(\RBR|wpointer_reg[3]~9 ),
	.combout(\RBR|wpointer_reg[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \RBR|wpointer_reg[4]~10 .lut_mask = 16'h0FF0;
defparam \RBR|wpointer_reg[4]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y48_N25
dffeas \RBR|wpointer_reg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RBR|wpointer_reg[4]~10_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RBR|wr_en_sync~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RBR|wpointer_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RBR|wpointer_reg[4] .is_wysiwyg = "true";
defparam \RBR|wpointer_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y48_N18
fiftyfivenm_lcell_comb \RBR|wpointer_reg[1]~4 (
// Equation(s):
// \RBR|wpointer_reg[1]~4_combout  = (\RBR|wpointer_reg [0] & (\RBR|wpointer_reg [1] $ (VCC))) # (!\RBR|wpointer_reg [0] & (\RBR|wpointer_reg [1] & VCC))
// \RBR|wpointer_reg[1]~5  = CARRY((\RBR|wpointer_reg [0] & \RBR|wpointer_reg [1]))

	.dataa(\RBR|wpointer_reg [0]),
	.datab(\RBR|wpointer_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\RBR|wpointer_reg[1]~4_combout ),
	.cout(\RBR|wpointer_reg[1]~5 ));
// synopsys translate_off
defparam \RBR|wpointer_reg[1]~4 .lut_mask = 16'h6688;
defparam \RBR|wpointer_reg[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y48_N19
dffeas \RBR|wpointer_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RBR|wpointer_reg[1]~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RBR|wr_en_sync~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RBR|wpointer_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RBR|wpointer_reg[1] .is_wysiwyg = "true";
defparam \RBR|wpointer_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y48_N28
fiftyfivenm_lcell_comb \RBR|Equal1~1 (
// Equation(s):
// \RBR|Equal1~1_combout  = (\RBR|wpointer_reg [0] & (\RBR|rpointer_reg [0] & (\RBR|wpointer_reg [1] $ (!\RBR|rpointer_reg [1])))) # (!\RBR|wpointer_reg [0] & (!\RBR|rpointer_reg [0] & (\RBR|wpointer_reg [1] $ (!\RBR|rpointer_reg [1]))))

	.dataa(\RBR|wpointer_reg [0]),
	.datab(\RBR|rpointer_reg [0]),
	.datac(\RBR|wpointer_reg [1]),
	.datad(\RBR|rpointer_reg [1]),
	.cin(gnd),
	.combout(\RBR|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \RBR|Equal1~1 .lut_mask = 16'h9009;
defparam \RBR|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y48_N30
fiftyfivenm_lcell_comb \RBR|Equal1~3 (
// Equation(s):
// \RBR|Equal1~3_combout  = (\RBR|Equal1~2_combout  & (\RBR|Equal1~1_combout  & (\RBR|rpointer_reg [4] $ (\RBR|wpointer_reg [4]))))

	.dataa(\RBR|Equal1~2_combout ),
	.datab(\RBR|rpointer_reg [4]),
	.datac(\RBR|wpointer_reg [4]),
	.datad(\RBR|Equal1~1_combout ),
	.cin(gnd),
	.combout(\RBR|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \RBR|Equal1~3 .lut_mask = 16'h2800;
defparam \RBR|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y48_N0
fiftyfivenm_lcell_comb \Receiver_Shift_Reg|Selector0~1 (
// Equation(s):
// \Receiver_Shift_Reg|Selector0~1_combout  = (\Receiver_Shift_Reg|state.WRITE_FIFO~q ) # ((!\Receiver_Shift_Reg|state.IDLE~q  & \RXD~input_o ))

	.dataa(\Receiver_Shift_Reg|state.IDLE~q ),
	.datab(\RXD~input_o ),
	.datac(gnd),
	.datad(\Receiver_Shift_Reg|state.WRITE_FIFO~q ),
	.cin(gnd),
	.combout(\Receiver_Shift_Reg|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Receiver_Shift_Reg|Selector0~1 .lut_mask = 16'hFF44;
defparam \Receiver_Shift_Reg|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y48_N10
fiftyfivenm_lcell_comb \Receiver_Shift_Reg|Add1~0 (
// Equation(s):
// \Receiver_Shift_Reg|Add1~0_combout  = \Receiver_Shift_Reg|sample_cnt [2] $ (((\Receiver_Shift_Reg|sample_cnt [1] & \Receiver_Shift_Reg|sample_cnt [0])))

	.dataa(gnd),
	.datab(\Receiver_Shift_Reg|sample_cnt [2]),
	.datac(\Receiver_Shift_Reg|sample_cnt [1]),
	.datad(\Receiver_Shift_Reg|sample_cnt [0]),
	.cin(gnd),
	.combout(\Receiver_Shift_Reg|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Receiver_Shift_Reg|Add1~0 .lut_mask = 16'h3CCC;
defparam \Receiver_Shift_Reg|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y48_N28
fiftyfivenm_lcell_comb \Receiver_Shift_Reg|sample_cnt[2]~0 (
// Equation(s):
// \Receiver_Shift_Reg|sample_cnt[2]~0_combout  = (!\Receiver_Shift_Reg|sample_clr~combout  & ((\Receiver_Shift_Reg|state.IDLE~q  & (\Receiver_Shift_Reg|Add1~0_combout )) # (!\Receiver_Shift_Reg|state.IDLE~q  & ((\Receiver_Shift_Reg|sample_cnt [2])))))

	.dataa(\Receiver_Shift_Reg|state.IDLE~q ),
	.datab(\Receiver_Shift_Reg|Add1~0_combout ),
	.datac(\Receiver_Shift_Reg|sample_cnt [2]),
	.datad(\Receiver_Shift_Reg|sample_clr~combout ),
	.cin(gnd),
	.combout(\Receiver_Shift_Reg|sample_cnt[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Receiver_Shift_Reg|sample_cnt[2]~0 .lut_mask = 16'h00D8;
defparam \Receiver_Shift_Reg|sample_cnt[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y48_N29
dffeas \Receiver_Shift_Reg|sample_cnt[2] (
	.clk(\baudgen|btick_16~q ),
	.d(\Receiver_Shift_Reg|sample_cnt[2]~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Receiver_Shift_Reg|sample_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Receiver_Shift_Reg|sample_cnt[2] .is_wysiwyg = "true";
defparam \Receiver_Shift_Reg|sample_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N15
fiftyfivenm_io_ibuf \bclk_mode~input (
	.i(bclk_mode),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\bclk_mode~input_o ));
// synopsys translate_off
defparam \bclk_mode~input .bus_hold = "false";
defparam \bclk_mode~input .listen_to_nsleep_signal = "false";
defparam \bclk_mode~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X44_Y48_N14
fiftyfivenm_lcell_comb \Receiver_Shift_Reg|sample_start~0 (
// Equation(s):
// \Receiver_Shift_Reg|sample_start~0_combout  = (\Receiver_Shift_Reg|sample_cnt [2] & (\Receiver_Shift_Reg|sample_cnt [0] & (\Receiver_Shift_Reg|sample_cnt [1] $ (\bclk_mode~input_o ))))

	.dataa(\Receiver_Shift_Reg|sample_cnt [2]),
	.datab(\Receiver_Shift_Reg|sample_cnt [0]),
	.datac(\Receiver_Shift_Reg|sample_cnt [1]),
	.datad(\bclk_mode~input_o ),
	.cin(gnd),
	.combout(\Receiver_Shift_Reg|sample_start~0_combout ),
	.cout());
// synopsys translate_off
defparam \Receiver_Shift_Reg|sample_start~0 .lut_mask = 16'h0880;
defparam \Receiver_Shift_Reg|sample_start~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y48_N12
fiftyfivenm_lcell_comb \Receiver_Shift_Reg|Selector1~0 (
// Equation(s):
// \Receiver_Shift_Reg|Selector1~0_combout  = (\RBR|Equal1~2_combout  & (\RBR|rpointer_reg [4] $ (\RBR|wpointer_reg [4])))

	.dataa(gnd),
	.datab(\RBR|rpointer_reg [4]),
	.datac(\RBR|wpointer_reg [4]),
	.datad(\RBR|Equal1~2_combout ),
	.cin(gnd),
	.combout(\Receiver_Shift_Reg|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Receiver_Shift_Reg|Selector1~0 .lut_mask = 16'h3C00;
defparam \Receiver_Shift_Reg|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y48_N2
fiftyfivenm_lcell_comb \Receiver_Shift_Reg|Selector1~1 (
// Equation(s):
// \Receiver_Shift_Reg|Selector1~1_combout  = (\RXD~input_o ) # ((\Receiver_Shift_Reg|state.IDLE~q ) # ((\RBR|Equal1~1_combout  & \Receiver_Shift_Reg|Selector1~0_combout )))

	.dataa(\RXD~input_o ),
	.datab(\RBR|Equal1~1_combout ),
	.datac(\Receiver_Shift_Reg|state.IDLE~q ),
	.datad(\Receiver_Shift_Reg|Selector1~0_combout ),
	.cin(gnd),
	.combout(\Receiver_Shift_Reg|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Receiver_Shift_Reg|Selector1~1 .lut_mask = 16'hFEFA;
defparam \Receiver_Shift_Reg|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y48_N8
fiftyfivenm_lcell_comb \Receiver_Shift_Reg|Selector1~2 (
// Equation(s):
// \Receiver_Shift_Reg|Selector1~2_combout  = ((\Receiver_Shift_Reg|state.START~q  & ((\Receiver_Shift_Reg|sample_cnt [3]) # (!\Receiver_Shift_Reg|sample_start~0_combout )))) # (!\Receiver_Shift_Reg|Selector1~1_combout )

	.dataa(\Receiver_Shift_Reg|sample_cnt [3]),
	.datab(\Receiver_Shift_Reg|state.START~q ),
	.datac(\Receiver_Shift_Reg|sample_start~0_combout ),
	.datad(\Receiver_Shift_Reg|Selector1~1_combout ),
	.cin(gnd),
	.combout(\Receiver_Shift_Reg|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Receiver_Shift_Reg|Selector1~2 .lut_mask = 16'h8CFF;
defparam \Receiver_Shift_Reg|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y48_N1
dffeas \Receiver_Shift_Reg|state.START (
	.clk(\baudgen|btick_16~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Receiver_Shift_Reg|Selector1~2_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Receiver_Shift_Reg|state.START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Receiver_Shift_Reg|state.START .is_wysiwyg = "true";
defparam \Receiver_Shift_Reg|state.START .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y48_N6
fiftyfivenm_lcell_comb \Receiver_Shift_Reg|sample_clr (
// Equation(s):
// \Receiver_Shift_Reg|sample_clr~combout  = (\Receiver_Shift_Reg|sample_data~combout ) # ((!\Receiver_Shift_Reg|sample_cnt [3] & (\Receiver_Shift_Reg|state.START~q  & \Receiver_Shift_Reg|sample_start~0_combout )))

	.dataa(\Receiver_Shift_Reg|sample_cnt [3]),
	.datab(\Receiver_Shift_Reg|state.START~q ),
	.datac(\Receiver_Shift_Reg|sample_data~combout ),
	.datad(\Receiver_Shift_Reg|sample_start~0_combout ),
	.cin(gnd),
	.combout(\Receiver_Shift_Reg|sample_clr~combout ),
	.cout());
// synopsys translate_off
defparam \Receiver_Shift_Reg|sample_clr .lut_mask = 16'hF4F0;
defparam \Receiver_Shift_Reg|sample_clr .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y48_N0
fiftyfivenm_lcell_comb \Receiver_Shift_Reg|sample_cnt[0]~1 (
// Equation(s):
// \Receiver_Shift_Reg|sample_cnt[0]~1_combout  = (\Receiver_Shift_Reg|state.IDLE~q  & (!\Receiver_Shift_Reg|sample_data~combout  & (!\Receiver_Shift_Reg|sample_cnt [0]))) # (!\Receiver_Shift_Reg|state.IDLE~q  & (((\Receiver_Shift_Reg|sample_cnt [0] & 
// !\Receiver_Shift_Reg|sample_clr~combout ))))

	.dataa(\Receiver_Shift_Reg|state.IDLE~q ),
	.datab(\Receiver_Shift_Reg|sample_data~combout ),
	.datac(\Receiver_Shift_Reg|sample_cnt [0]),
	.datad(\Receiver_Shift_Reg|sample_clr~combout ),
	.cin(gnd),
	.combout(\Receiver_Shift_Reg|sample_cnt[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Receiver_Shift_Reg|sample_cnt[0]~1 .lut_mask = 16'h0252;
defparam \Receiver_Shift_Reg|sample_cnt[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y48_N1
dffeas \Receiver_Shift_Reg|sample_cnt[0] (
	.clk(\baudgen|btick_16~q ),
	.d(\Receiver_Shift_Reg|sample_cnt[0]~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Receiver_Shift_Reg|sample_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Receiver_Shift_Reg|sample_cnt[0] .is_wysiwyg = "true";
defparam \Receiver_Shift_Reg|sample_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y48_N26
fiftyfivenm_lcell_comb \Receiver_Shift_Reg|sample_cnt[1]~2 (
// Equation(s):
// \Receiver_Shift_Reg|sample_cnt[1]~2_combout  = (!\Receiver_Shift_Reg|sample_clr~combout  & (\Receiver_Shift_Reg|sample_cnt [1] $ (((\Receiver_Shift_Reg|sample_cnt [0] & \Receiver_Shift_Reg|state.IDLE~q )))))

	.dataa(\Receiver_Shift_Reg|sample_cnt [0]),
	.datab(\Receiver_Shift_Reg|state.IDLE~q ),
	.datac(\Receiver_Shift_Reg|sample_cnt [1]),
	.datad(\Receiver_Shift_Reg|sample_clr~combout ),
	.cin(gnd),
	.combout(\Receiver_Shift_Reg|sample_cnt[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Receiver_Shift_Reg|sample_cnt[1]~2 .lut_mask = 16'h0078;
defparam \Receiver_Shift_Reg|sample_cnt[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y48_N27
dffeas \Receiver_Shift_Reg|sample_cnt[1] (
	.clk(\baudgen|btick_16~q ),
	.d(\Receiver_Shift_Reg|sample_cnt[1]~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Receiver_Shift_Reg|sample_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Receiver_Shift_Reg|sample_cnt[1] .is_wysiwyg = "true";
defparam \Receiver_Shift_Reg|sample_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y48_N12
fiftyfivenm_lcell_comb \Receiver_Shift_Reg|Equal3~0 (
// Equation(s):
// \Receiver_Shift_Reg|Equal3~0_combout  = (\Receiver_Shift_Reg|sample_cnt [1] & (\Receiver_Shift_Reg|sample_cnt [2] & (\Receiver_Shift_Reg|sample_cnt [0] & \Receiver_Shift_Reg|sample_cnt [3])))

	.dataa(\Receiver_Shift_Reg|sample_cnt [1]),
	.datab(\Receiver_Shift_Reg|sample_cnt [2]),
	.datac(\Receiver_Shift_Reg|sample_cnt [0]),
	.datad(\Receiver_Shift_Reg|sample_cnt [3]),
	.cin(gnd),
	.combout(\Receiver_Shift_Reg|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Receiver_Shift_Reg|Equal3~0 .lut_mask = 16'h8000;
defparam \Receiver_Shift_Reg|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y48_N8
fiftyfivenm_lcell_comb \Receiver_Shift_Reg|Equal2~0 (
// Equation(s):
// \Receiver_Shift_Reg|Equal2~0_combout  = (!\Receiver_Shift_Reg|sample_cnt [1] & (!\Receiver_Shift_Reg|sample_cnt [0] & (\Receiver_Shift_Reg|sample_cnt [2] & \Receiver_Shift_Reg|sample_cnt [3])))

	.dataa(\Receiver_Shift_Reg|sample_cnt [1]),
	.datab(\Receiver_Shift_Reg|sample_cnt [0]),
	.datac(\Receiver_Shift_Reg|sample_cnt [2]),
	.datad(\Receiver_Shift_Reg|sample_cnt [3]),
	.cin(gnd),
	.combout(\Receiver_Shift_Reg|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Receiver_Shift_Reg|Equal2~0 .lut_mask = 16'h1000;
defparam \Receiver_Shift_Reg|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y48_N30
fiftyfivenm_lcell_comb \Receiver_Shift_Reg|sample_data (
// Equation(s):
// \Receiver_Shift_Reg|sample_data~combout  = LCELL((\bclk_mode~input_o  & ((\Receiver_Shift_Reg|Equal2~0_combout ))) # (!\bclk_mode~input_o  & (\Receiver_Shift_Reg|Equal3~0_combout )))

	.dataa(\Receiver_Shift_Reg|Equal3~0_combout ),
	.datab(gnd),
	.datac(\Receiver_Shift_Reg|Equal2~0_combout ),
	.datad(\bclk_mode~input_o ),
	.cin(gnd),
	.combout(\Receiver_Shift_Reg|sample_data~combout ),
	.cout());
// synopsys translate_off
defparam \Receiver_Shift_Reg|sample_data .lut_mask = 16'hF0AA;
defparam \Receiver_Shift_Reg|sample_data .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y48_N20
fiftyfivenm_lcell_comb \Receiver_Shift_Reg|Selector0~0 (
// Equation(s):
// \Receiver_Shift_Reg|Selector0~0_combout  = (\RXD~input_o  & (((!\Receiver_Shift_Reg|sample_clr~1_combout )))) # (!\RXD~input_o  & (((!\Receiver_Shift_Reg|sample_data~combout )) # (!\Receiver_Shift_Reg|state.STOP~q )))

	.dataa(\RXD~input_o ),
	.datab(\Receiver_Shift_Reg|state.STOP~q ),
	.datac(\Receiver_Shift_Reg|sample_data~combout ),
	.datad(\Receiver_Shift_Reg|sample_clr~1_combout ),
	.cin(gnd),
	.combout(\Receiver_Shift_Reg|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Receiver_Shift_Reg|Selector0~0 .lut_mask = 16'h15BF;
defparam \Receiver_Shift_Reg|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y48_N22
fiftyfivenm_lcell_comb \Receiver_Shift_Reg|Selector0~2 (
// Equation(s):
// \Receiver_Shift_Reg|Selector0~2_combout  = (!\Receiver_Shift_Reg|Selector0~1_combout  & (\Receiver_Shift_Reg|Selector0~0_combout  & ((\Receiver_Shift_Reg|state.IDLE~q ) # (!\RBR|Equal1~3_combout ))))

	.dataa(\RBR|Equal1~3_combout ),
	.datab(\Receiver_Shift_Reg|Selector0~1_combout ),
	.datac(\Receiver_Shift_Reg|state.IDLE~q ),
	.datad(\Receiver_Shift_Reg|Selector0~0_combout ),
	.cin(gnd),
	.combout(\Receiver_Shift_Reg|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Receiver_Shift_Reg|Selector0~2 .lut_mask = 16'h3100;
defparam \Receiver_Shift_Reg|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y48_N23
dffeas \Receiver_Shift_Reg|state.IDLE (
	.clk(\baudgen|btick_16~clkctrl_outclk ),
	.d(\Receiver_Shift_Reg|Selector0~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Receiver_Shift_Reg|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Receiver_Shift_Reg|state.IDLE .is_wysiwyg = "true";
defparam \Receiver_Shift_Reg|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y48_N2
fiftyfivenm_lcell_comb \Receiver_Shift_Reg|Add1~1 (
// Equation(s):
// \Receiver_Shift_Reg|Add1~1_combout  = \Receiver_Shift_Reg|sample_cnt [3] $ (((\Receiver_Shift_Reg|sample_cnt [0] & (\Receiver_Shift_Reg|sample_cnt [1] & \Receiver_Shift_Reg|sample_cnt [2]))))

	.dataa(\Receiver_Shift_Reg|sample_cnt [0]),
	.datab(\Receiver_Shift_Reg|sample_cnt [1]),
	.datac(\Receiver_Shift_Reg|sample_cnt [3]),
	.datad(\Receiver_Shift_Reg|sample_cnt [2]),
	.cin(gnd),
	.combout(\Receiver_Shift_Reg|Add1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Receiver_Shift_Reg|Add1~1 .lut_mask = 16'h78F0;
defparam \Receiver_Shift_Reg|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y48_N16
fiftyfivenm_lcell_comb \Receiver_Shift_Reg|sample_cnt[3]~3 (
// Equation(s):
// \Receiver_Shift_Reg|sample_cnt[3]~3_combout  = (!\Receiver_Shift_Reg|sample_clr~combout  & ((\Receiver_Shift_Reg|state.IDLE~q  & (\Receiver_Shift_Reg|Add1~1_combout )) # (!\Receiver_Shift_Reg|state.IDLE~q  & ((\Receiver_Shift_Reg|sample_cnt [3])))))

	.dataa(\Receiver_Shift_Reg|state.IDLE~q ),
	.datab(\Receiver_Shift_Reg|Add1~1_combout ),
	.datac(\Receiver_Shift_Reg|sample_cnt [3]),
	.datad(\Receiver_Shift_Reg|sample_clr~combout ),
	.cin(gnd),
	.combout(\Receiver_Shift_Reg|sample_cnt[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Receiver_Shift_Reg|sample_cnt[3]~3 .lut_mask = 16'h00D8;
defparam \Receiver_Shift_Reg|sample_cnt[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y48_N17
dffeas \Receiver_Shift_Reg|sample_cnt[3] (
	.clk(\baudgen|btick_16~q ),
	.d(\Receiver_Shift_Reg|sample_cnt[3]~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Receiver_Shift_Reg|sample_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Receiver_Shift_Reg|sample_cnt[3] .is_wysiwyg = "true";
defparam \Receiver_Shift_Reg|sample_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y48_N18
fiftyfivenm_lcell_comb \Receiver_Shift_Reg|sample_clr~1 (
// Equation(s):
// \Receiver_Shift_Reg|sample_clr~1_combout  = (!\Receiver_Shift_Reg|sample_cnt [3] & (\Receiver_Shift_Reg|state.START~q  & \Receiver_Shift_Reg|sample_start~0_combout ))

	.dataa(\Receiver_Shift_Reg|sample_cnt [3]),
	.datab(gnd),
	.datac(\Receiver_Shift_Reg|state.START~q ),
	.datad(\Receiver_Shift_Reg|sample_start~0_combout ),
	.cin(gnd),
	.combout(\Receiver_Shift_Reg|sample_clr~1_combout ),
	.cout());
// synopsys translate_off
defparam \Receiver_Shift_Reg|sample_clr~1 .lut_mask = 16'h5000;
defparam \Receiver_Shift_Reg|sample_clr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G13
fiftyfivenm_clkctrl \Receiver_Shift_Reg|sample_data~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Receiver_Shift_Reg|sample_data~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Receiver_Shift_Reg|sample_data~clkctrl_outclk ));
// synopsys translate_off
defparam \Receiver_Shift_Reg|sample_data~clkctrl .clock_type = "global clock";
defparam \Receiver_Shift_Reg|sample_data~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X47_Y48_N6
fiftyfivenm_lcell_comb \Receiver_Shift_Reg|bit_cnt~1 (
// Equation(s):
// \Receiver_Shift_Reg|bit_cnt~1_combout  = (!\Receiver_Shift_Reg|bit_cnt [0] & ((\Receiver_Shift_Reg|state.START~q ) # (\Receiver_Shift_Reg|state.DATA~q )))

	.dataa(\Receiver_Shift_Reg|state.START~q ),
	.datab(\Receiver_Shift_Reg|state.DATA~q ),
	.datac(gnd),
	.datad(\Receiver_Shift_Reg|bit_cnt [0]),
	.cin(gnd),
	.combout(\Receiver_Shift_Reg|bit_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \Receiver_Shift_Reg|bit_cnt~1 .lut_mask = 16'h00EE;
defparam \Receiver_Shift_Reg|bit_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y48_N16
fiftyfivenm_lcell_comb \Receiver_Shift_Reg|bit_cnt[0]~feeder (
// Equation(s):
// \Receiver_Shift_Reg|bit_cnt[0]~feeder_combout  = \Receiver_Shift_Reg|bit_cnt~1_combout 

	.dataa(\Receiver_Shift_Reg|bit_cnt~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Receiver_Shift_Reg|bit_cnt[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Receiver_Shift_Reg|bit_cnt[0]~feeder .lut_mask = 16'hAAAA;
defparam \Receiver_Shift_Reg|bit_cnt[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y48_N17
dffeas \Receiver_Shift_Reg|bit_cnt[0] (
	.clk(\Receiver_Shift_Reg|sample_data~clkctrl_outclk ),
	.d(\Receiver_Shift_Reg|bit_cnt[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Receiver_Shift_Reg|state.START~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Receiver_Shift_Reg|bit_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Receiver_Shift_Reg|bit_cnt[0] .is_wysiwyg = "true";
defparam \Receiver_Shift_Reg|bit_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y48_N24
fiftyfivenm_lcell_comb \Receiver_Shift_Reg|bit_cnt~0 (
// Equation(s):
// \Receiver_Shift_Reg|bit_cnt~0_combout  = (\Receiver_Shift_Reg|state.START~q  & ((\Receiver_Shift_Reg|bit_cnt [1] $ (\Receiver_Shift_Reg|bit_cnt [0])))) # (!\Receiver_Shift_Reg|state.START~q  & (\Receiver_Shift_Reg|state.DATA~q  & 
// (\Receiver_Shift_Reg|bit_cnt [1] $ (\Receiver_Shift_Reg|bit_cnt [0]))))

	.dataa(\Receiver_Shift_Reg|state.START~q ),
	.datab(\Receiver_Shift_Reg|state.DATA~q ),
	.datac(\Receiver_Shift_Reg|bit_cnt [1]),
	.datad(\Receiver_Shift_Reg|bit_cnt [0]),
	.cin(gnd),
	.combout(\Receiver_Shift_Reg|bit_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \Receiver_Shift_Reg|bit_cnt~0 .lut_mask = 16'h0EE0;
defparam \Receiver_Shift_Reg|bit_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y48_N22
fiftyfivenm_lcell_comb \Receiver_Shift_Reg|bit_cnt[1]~feeder (
// Equation(s):
// \Receiver_Shift_Reg|bit_cnt[1]~feeder_combout  = \Receiver_Shift_Reg|bit_cnt~0_combout 

	.dataa(gnd),
	.datab(\Receiver_Shift_Reg|bit_cnt~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Receiver_Shift_Reg|bit_cnt[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Receiver_Shift_Reg|bit_cnt[1]~feeder .lut_mask = 16'hCCCC;
defparam \Receiver_Shift_Reg|bit_cnt[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y48_N23
dffeas \Receiver_Shift_Reg|bit_cnt[1] (
	.clk(\Receiver_Shift_Reg|sample_data~clkctrl_outclk ),
	.d(\Receiver_Shift_Reg|bit_cnt[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Receiver_Shift_Reg|state.START~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Receiver_Shift_Reg|bit_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Receiver_Shift_Reg|bit_cnt[1] .is_wysiwyg = "true";
defparam \Receiver_Shift_Reg|bit_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y48_N14
fiftyfivenm_lcell_comb \Receiver_Shift_Reg|always7~0 (
// Equation(s):
// \Receiver_Shift_Reg|always7~0_combout  = (\tlen[0]~input_o  & (!\Receiver_Shift_Reg|bit_cnt [0] & (\tlen[1]~input_o  $ (\Receiver_Shift_Reg|bit_cnt [1])))) # (!\tlen[0]~input_o  & (\Receiver_Shift_Reg|bit_cnt [0] & (\tlen[1]~input_o  $ 
// (!\Receiver_Shift_Reg|bit_cnt [1]))))

	.dataa(\tlen[1]~input_o ),
	.datab(\tlen[0]~input_o ),
	.datac(\Receiver_Shift_Reg|bit_cnt [1]),
	.datad(\Receiver_Shift_Reg|bit_cnt [0]),
	.cin(gnd),
	.combout(\Receiver_Shift_Reg|always7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Receiver_Shift_Reg|always7~0 .lut_mask = 16'h2148;
defparam \Receiver_Shift_Reg|always7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y48_N10
fiftyfivenm_lcell_comb \Receiver_Shift_Reg|bit_cnt~3 (
// Equation(s):
// \Receiver_Shift_Reg|bit_cnt~3_combout  = (\Receiver_Shift_Reg|state.DATA~q ) # (\Receiver_Shift_Reg|state.START~q )

	.dataa(gnd),
	.datab(\Receiver_Shift_Reg|state.DATA~q ),
	.datac(gnd),
	.datad(\Receiver_Shift_Reg|state.START~q ),
	.cin(gnd),
	.combout(\Receiver_Shift_Reg|bit_cnt~3_combout ),
	.cout());
// synopsys translate_off
defparam \Receiver_Shift_Reg|bit_cnt~3 .lut_mask = 16'hFFCC;
defparam \Receiver_Shift_Reg|bit_cnt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y48_N30
fiftyfivenm_lcell_comb \Receiver_Shift_Reg|bit_cnt~4 (
// Equation(s):
// \Receiver_Shift_Reg|bit_cnt~4_combout  = (\Receiver_Shift_Reg|bit_cnt~3_combout  & (\Receiver_Shift_Reg|bit_cnt [2] $ (((\Receiver_Shift_Reg|bit_cnt [1] & \Receiver_Shift_Reg|bit_cnt [0])))))

	.dataa(\Receiver_Shift_Reg|bit_cnt [1]),
	.datab(\Receiver_Shift_Reg|bit_cnt [0]),
	.datac(\Receiver_Shift_Reg|bit_cnt [2]),
	.datad(\Receiver_Shift_Reg|bit_cnt~3_combout ),
	.cin(gnd),
	.combout(\Receiver_Shift_Reg|bit_cnt~4_combout ),
	.cout());
// synopsys translate_off
defparam \Receiver_Shift_Reg|bit_cnt~4 .lut_mask = 16'h7800;
defparam \Receiver_Shift_Reg|bit_cnt~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y48_N31
dffeas \Receiver_Shift_Reg|bit_cnt[2] (
	.clk(\Receiver_Shift_Reg|sample_data~clkctrl_outclk ),
	.d(\Receiver_Shift_Reg|bit_cnt~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Receiver_Shift_Reg|state.START~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Receiver_Shift_Reg|bit_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Receiver_Shift_Reg|bit_cnt[2] .is_wysiwyg = "true";
defparam \Receiver_Shift_Reg|bit_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y48_N12
fiftyfivenm_lcell_comb \Receiver_Shift_Reg|Add2~0 (
// Equation(s):
// \Receiver_Shift_Reg|Add2~0_combout  = \Receiver_Shift_Reg|bit_cnt [3] $ (((\Receiver_Shift_Reg|bit_cnt [2] & (\Receiver_Shift_Reg|bit_cnt [0] & \Receiver_Shift_Reg|bit_cnt [1]))))

	.dataa(\Receiver_Shift_Reg|bit_cnt [2]),
	.datab(\Receiver_Shift_Reg|bit_cnt [0]),
	.datac(\Receiver_Shift_Reg|bit_cnt [3]),
	.datad(\Receiver_Shift_Reg|bit_cnt [1]),
	.cin(gnd),
	.combout(\Receiver_Shift_Reg|Add2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Receiver_Shift_Reg|Add2~0 .lut_mask = 16'h78F0;
defparam \Receiver_Shift_Reg|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y48_N4
fiftyfivenm_lcell_comb \Receiver_Shift_Reg|bit_cnt~2 (
// Equation(s):
// \Receiver_Shift_Reg|bit_cnt~2_combout  = (\Receiver_Shift_Reg|Add2~0_combout  & ((\Receiver_Shift_Reg|state.DATA~q ) # (\Receiver_Shift_Reg|state.START~q )))

	.dataa(\Receiver_Shift_Reg|state.DATA~q ),
	.datab(gnd),
	.datac(\Receiver_Shift_Reg|state.START~q ),
	.datad(\Receiver_Shift_Reg|Add2~0_combout ),
	.cin(gnd),
	.combout(\Receiver_Shift_Reg|bit_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \Receiver_Shift_Reg|bit_cnt~2 .lut_mask = 16'hFA00;
defparam \Receiver_Shift_Reg|bit_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y48_N5
dffeas \Receiver_Shift_Reg|bit_cnt[3] (
	.clk(\Receiver_Shift_Reg|sample_data~clkctrl_outclk ),
	.d(\Receiver_Shift_Reg|bit_cnt~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Receiver_Shift_Reg|state.START~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Receiver_Shift_Reg|bit_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Receiver_Shift_Reg|bit_cnt[3] .is_wysiwyg = "true";
defparam \Receiver_Shift_Reg|bit_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y48_N28
fiftyfivenm_lcell_comb \Receiver_Shift_Reg|always7~1 (
// Equation(s):
// \Receiver_Shift_Reg|always7~1_combout  = (\Receiver_Shift_Reg|bit_cnt [3] & (!\Receiver_Shift_Reg|bit_cnt [1] & (!\Receiver_Shift_Reg|bit_cnt [2] & !\Receiver_Shift_Reg|bit_cnt [0]))) # (!\Receiver_Shift_Reg|bit_cnt [3] & (\Receiver_Shift_Reg|bit_cnt [2] 
// & ((\Receiver_Shift_Reg|bit_cnt [1]) # (\Receiver_Shift_Reg|bit_cnt [0]))))

	.dataa(\Receiver_Shift_Reg|bit_cnt [1]),
	.datab(\Receiver_Shift_Reg|bit_cnt [3]),
	.datac(\Receiver_Shift_Reg|bit_cnt [2]),
	.datad(\Receiver_Shift_Reg|bit_cnt [0]),
	.cin(gnd),
	.combout(\Receiver_Shift_Reg|always7~1_combout ),
	.cout());
// synopsys translate_off
defparam \Receiver_Shift_Reg|always7~1 .lut_mask = 16'h3024;
defparam \Receiver_Shift_Reg|always7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y48_N18
fiftyfivenm_lcell_comb \Receiver_Shift_Reg|always7~2 (
// Equation(s):
// \Receiver_Shift_Reg|always7~2_combout  = (\Receiver_Shift_Reg|sample_data~combout  & (\Receiver_Shift_Reg|always7~0_combout  & \Receiver_Shift_Reg|always7~1_combout ))

	.dataa(\Receiver_Shift_Reg|sample_data~combout ),
	.datab(gnd),
	.datac(\Receiver_Shift_Reg|always7~0_combout ),
	.datad(\Receiver_Shift_Reg|always7~1_combout ),
	.cin(gnd),
	.combout(\Receiver_Shift_Reg|always7~2_combout ),
	.cout());
// synopsys translate_off
defparam \Receiver_Shift_Reg|always7~2 .lut_mask = 16'hA000;
defparam \Receiver_Shift_Reg|always7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y48_N20
fiftyfivenm_lcell_comb \Receiver_Shift_Reg|Selector2~0 (
// Equation(s):
// \Receiver_Shift_Reg|Selector2~0_combout  = (\RXD~input_o  & (((\Receiver_Shift_Reg|state.DATA~q  & !\Receiver_Shift_Reg|always7~2_combout )))) # (!\RXD~input_o  & ((\Receiver_Shift_Reg|sample_clr~1_combout ) # ((\Receiver_Shift_Reg|state.DATA~q  & 
// !\Receiver_Shift_Reg|always7~2_combout ))))

	.dataa(\RXD~input_o ),
	.datab(\Receiver_Shift_Reg|sample_clr~1_combout ),
	.datac(\Receiver_Shift_Reg|state.DATA~q ),
	.datad(\Receiver_Shift_Reg|always7~2_combout ),
	.cin(gnd),
	.combout(\Receiver_Shift_Reg|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Receiver_Shift_Reg|Selector2~0 .lut_mask = 16'h44F4;
defparam \Receiver_Shift_Reg|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y48_N21
dffeas \Receiver_Shift_Reg|state.DATA (
	.clk(\baudgen|btick_16~clkctrl_outclk ),
	.d(\Receiver_Shift_Reg|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Receiver_Shift_Reg|state.DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Receiver_Shift_Reg|state.DATA .is_wysiwyg = "true";
defparam \Receiver_Shift_Reg|state.DATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y48_N6
fiftyfivenm_lcell_comb \Receiver_Shift_Reg|Selector3~0 (
// Equation(s):
// \Receiver_Shift_Reg|Selector3~0_combout  = (\Receiver_Shift_Reg|state.PARITY~q  & !\Receiver_Shift_Reg|sample_data~combout )

	.dataa(gnd),
	.datab(\Receiver_Shift_Reg|state.PARITY~q ),
	.datac(gnd),
	.datad(\Receiver_Shift_Reg|sample_data~combout ),
	.cin(gnd),
	.combout(\Receiver_Shift_Reg|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Receiver_Shift_Reg|Selector3~0 .lut_mask = 16'h00CC;
defparam \Receiver_Shift_Reg|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y48_N26
fiftyfivenm_lcell_comb \Receiver_Shift_Reg|Selector3~1 (
// Equation(s):
// \Receiver_Shift_Reg|Selector3~1_combout  = (\Receiver_Shift_Reg|Selector3~0_combout ) # ((\parity_en~input_o  & (\Receiver_Shift_Reg|state.DATA~q  & \Receiver_Shift_Reg|always7~2_combout )))

	.dataa(\parity_en~input_o ),
	.datab(\Receiver_Shift_Reg|state.DATA~q ),
	.datac(\Receiver_Shift_Reg|Selector3~0_combout ),
	.datad(\Receiver_Shift_Reg|always7~2_combout ),
	.cin(gnd),
	.combout(\Receiver_Shift_Reg|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Receiver_Shift_Reg|Selector3~1 .lut_mask = 16'hF8F0;
defparam \Receiver_Shift_Reg|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y48_N27
dffeas \Receiver_Shift_Reg|state.PARITY (
	.clk(\baudgen|btick_16~clkctrl_outclk ),
	.d(\Receiver_Shift_Reg|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Receiver_Shift_Reg|state.PARITY~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Receiver_Shift_Reg|state.PARITY .is_wysiwyg = "true";
defparam \Receiver_Shift_Reg|state.PARITY .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y48_N26
fiftyfivenm_lcell_comb \Receiver_Shift_Reg|Selector4~0 (
// Equation(s):
// \Receiver_Shift_Reg|Selector4~0_combout  = (\Receiver_Shift_Reg|sample_data~combout  & (\Receiver_Shift_Reg|state.PARITY~q )) # (!\Receiver_Shift_Reg|sample_data~combout  & ((\Receiver_Shift_Reg|state.STOP~q )))

	.dataa(gnd),
	.datab(\Receiver_Shift_Reg|state.PARITY~q ),
	.datac(\Receiver_Shift_Reg|state.STOP~q ),
	.datad(\Receiver_Shift_Reg|sample_data~combout ),
	.cin(gnd),
	.combout(\Receiver_Shift_Reg|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Receiver_Shift_Reg|Selector4~0 .lut_mask = 16'hCCF0;
defparam \Receiver_Shift_Reg|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y48_N8
fiftyfivenm_lcell_comb \Receiver_Shift_Reg|Selector4~1 (
// Equation(s):
// \Receiver_Shift_Reg|Selector4~1_combout  = (\Receiver_Shift_Reg|Selector4~0_combout ) # ((!\parity_en~input_o  & (\Receiver_Shift_Reg|state.DATA~q  & \Receiver_Shift_Reg|always7~2_combout )))

	.dataa(\parity_en~input_o ),
	.datab(\Receiver_Shift_Reg|state.DATA~q ),
	.datac(\Receiver_Shift_Reg|Selector4~0_combout ),
	.datad(\Receiver_Shift_Reg|always7~2_combout ),
	.cin(gnd),
	.combout(\Receiver_Shift_Reg|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Receiver_Shift_Reg|Selector4~1 .lut_mask = 16'hF4F0;
defparam \Receiver_Shift_Reg|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y48_N9
dffeas \Receiver_Shift_Reg|state.STOP (
	.clk(\baudgen|btick_16~clkctrl_outclk ),
	.d(\Receiver_Shift_Reg|Selector4~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Receiver_Shift_Reg|state.STOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Receiver_Shift_Reg|state.STOP .is_wysiwyg = "true";
defparam \Receiver_Shift_Reg|state.STOP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N26
fiftyfivenm_lcell_comb \Receiver_Shift_Reg|next_state.WRITE_FIFO~0 (
// Equation(s):
// \Receiver_Shift_Reg|next_state.WRITE_FIFO~0_combout  = (\RXD~input_o  & (\Receiver_Shift_Reg|state.STOP~q  & \Receiver_Shift_Reg|sample_data~combout ))

	.dataa(gnd),
	.datab(\RXD~input_o ),
	.datac(\Receiver_Shift_Reg|state.STOP~q ),
	.datad(\Receiver_Shift_Reg|sample_data~combout ),
	.cin(gnd),
	.combout(\Receiver_Shift_Reg|next_state.WRITE_FIFO~0_combout ),
	.cout());
// synopsys translate_off
defparam \Receiver_Shift_Reg|next_state.WRITE_FIFO~0 .lut_mask = 16'hC000;
defparam \Receiver_Shift_Reg|next_state.WRITE_FIFO~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y48_N27
dffeas \Receiver_Shift_Reg|state.WRITE_FIFO (
	.clk(\baudgen|btick_16~clkctrl_outclk ),
	.d(\Receiver_Shift_Reg|next_state.WRITE_FIFO~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Receiver_Shift_Reg|state.WRITE_FIFO~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Receiver_Shift_Reg|state.WRITE_FIFO .is_wysiwyg = "true";
defparam \Receiver_Shift_Reg|state.WRITE_FIFO .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y48_N31
dffeas \Receiver_Shift_Reg|state_written (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Receiver_Shift_Reg|state.WRITE_FIFO~q ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Receiver_Shift_Reg|state_written~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Receiver_Shift_Reg|state_written .is_wysiwyg = "true";
defparam \Receiver_Shift_Reg|state_written .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N30
fiftyfivenm_lcell_comb \Receiver_Shift_Reg|always9~0 (
// Equation(s):
// \Receiver_Shift_Reg|always9~0_combout  = (\Receiver_Shift_Reg|state.WRITE_FIFO~q  & !\Receiver_Shift_Reg|state_written~q )

	.dataa(\Receiver_Shift_Reg|state.WRITE_FIFO~q ),
	.datab(gnd),
	.datac(\Receiver_Shift_Reg|state_written~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Receiver_Shift_Reg|always9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Receiver_Shift_Reg|always9~0 .lut_mask = 16'h0A0A;
defparam \Receiver_Shift_Reg|always9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N22
fiftyfivenm_lcell_comb \Receiver_Shift_Reg|wr_en~feeder (
// Equation(s):
// \Receiver_Shift_Reg|wr_en~feeder_combout  = \Receiver_Shift_Reg|always9~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Receiver_Shift_Reg|always9~0_combout ),
	.cin(gnd),
	.combout(\Receiver_Shift_Reg|wr_en~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Receiver_Shift_Reg|wr_en~feeder .lut_mask = 16'hFF00;
defparam \Receiver_Shift_Reg|wr_en~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y48_N23
dffeas \Receiver_Shift_Reg|wr_en (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Receiver_Shift_Reg|wr_en~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Receiver_Shift_Reg|wr_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Receiver_Shift_Reg|wr_en .is_wysiwyg = "true";
defparam \Receiver_Shift_Reg|wr_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y48_N4
fiftyfivenm_lcell_comb \RBR|Equal1~0 (
// Equation(s):
// \RBR|Equal1~0_combout  = \RBR|rpointer_reg [4] $ (\RBR|wpointer_reg [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RBR|rpointer_reg [4]),
	.datad(\RBR|wpointer_reg [4]),
	.cin(gnd),
	.combout(\RBR|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RBR|Equal1~0 .lut_mask = 16'h0FF0;
defparam \RBR|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N24
fiftyfivenm_lcell_comb \RBR|wr_en_sync (
// Equation(s):
// \RBR|wr_en_sync~combout  = (\Receiver_Shift_Reg|wr_en~q  & (((!\RBR|Equal1~2_combout ) # (!\RBR|Equal1~1_combout )) # (!\RBR|Equal1~0_combout )))

	.dataa(\Receiver_Shift_Reg|wr_en~q ),
	.datab(\RBR|Equal1~0_combout ),
	.datac(\RBR|Equal1~1_combout ),
	.datad(\RBR|Equal1~2_combout ),
	.cin(gnd),
	.combout(\RBR|wr_en_sync~combout ),
	.cout());
// synopsys translate_off
defparam \RBR|wr_en_sync .lut_mask = 16'h2AAA;
defparam \RBR|wr_en_sync .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N16
fiftyfivenm_lcell_comb \RBR|wpointer_reg[0]~12 (
// Equation(s):
// \RBR|wpointer_reg[0]~12_combout  = \RBR|wpointer_reg [0] $ (\RBR|wr_en_sync~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RBR|wpointer_reg [0]),
	.datad(\RBR|wr_en_sync~combout ),
	.cin(gnd),
	.combout(\RBR|wpointer_reg[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \RBR|wpointer_reg[0]~12 .lut_mask = 16'h0FF0;
defparam \RBR|wpointer_reg[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y48_N7
dffeas \RBR|wpointer_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RBR|wpointer_reg[0]~12_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RBR|wpointer_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RBR|wpointer_reg[0] .is_wysiwyg = "true";
defparam \RBR|wpointer_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y48_N20
fiftyfivenm_lcell_comb \RBR|wpointer_reg[2]~6 (
// Equation(s):
// \RBR|wpointer_reg[2]~6_combout  = (\RBR|wpointer_reg [2] & (!\RBR|wpointer_reg[1]~5 )) # (!\RBR|wpointer_reg [2] & ((\RBR|wpointer_reg[1]~5 ) # (GND)))
// \RBR|wpointer_reg[2]~7  = CARRY((!\RBR|wpointer_reg[1]~5 ) # (!\RBR|wpointer_reg [2]))

	.dataa(gnd),
	.datab(\RBR|wpointer_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RBR|wpointer_reg[1]~5 ),
	.combout(\RBR|wpointer_reg[2]~6_combout ),
	.cout(\RBR|wpointer_reg[2]~7 ));
// synopsys translate_off
defparam \RBR|wpointer_reg[2]~6 .lut_mask = 16'h3C3F;
defparam \RBR|wpointer_reg[2]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y48_N21
dffeas \RBR|wpointer_reg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RBR|wpointer_reg[2]~6_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RBR|wr_en_sync~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RBR|wpointer_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RBR|wpointer_reg[2] .is_wysiwyg = "true";
defparam \RBR|wpointer_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y48_N23
dffeas \RBR|wpointer_reg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RBR|wpointer_reg[3]~8_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RBR|wr_en_sync~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RBR|wpointer_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RBR|wpointer_reg[3] .is_wysiwyg = "true";
defparam \RBR|wpointer_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y48_N14
fiftyfivenm_lcell_comb \RBR|Equal1~2 (
// Equation(s):
// \RBR|Equal1~2_combout  = (\RBR|rpointer_reg [3] & (\RBR|wpointer_reg [3] & (\RBR|rpointer_reg [2] $ (!\RBR|wpointer_reg [2])))) # (!\RBR|rpointer_reg [3] & (!\RBR|wpointer_reg [3] & (\RBR|rpointer_reg [2] $ (!\RBR|wpointer_reg [2]))))

	.dataa(\RBR|rpointer_reg [3]),
	.datab(\RBR|rpointer_reg [2]),
	.datac(\RBR|wpointer_reg [3]),
	.datad(\RBR|wpointer_reg [2]),
	.cin(gnd),
	.combout(\RBR|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \RBR|Equal1~2 .lut_mask = 16'h8421;
defparam \RBR|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y48_N5
dffeas rd_en_rbr(
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Receiver_Shift_Reg|wr_en~q ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd_en_rbr~q ),
	.prn(vcc));
// synopsys translate_off
defparam rd_en_rbr.is_wysiwyg = "true";
defparam rd_en_rbr.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y48_N4
fiftyfivenm_lcell_comb \RBR|always6~0 (
// Equation(s):
// \RBR|always6~0_combout  = (\rd_en_rbr~q  & (((\RBR|Equal1~0_combout ) # (!\RBR|Equal1~1_combout )) # (!\RBR|Equal1~2_combout )))

	.dataa(\RBR|Equal1~2_combout ),
	.datab(\RBR|Equal1~0_combout ),
	.datac(\rd_en_rbr~q ),
	.datad(\RBR|Equal1~1_combout ),
	.cin(gnd),
	.combout(\RBR|always6~0_combout ),
	.cout());
// synopsys translate_off
defparam \RBR|always6~0 .lut_mask = 16'hD0F0;
defparam \RBR|always6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y48_N25
dffeas \RBR|data_reg~0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RBR|data_reg~0feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RBR|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RBR|data_reg~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RBR|data_reg~0 .is_wysiwyg = "true";
defparam \RBR|data_reg~0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y48_N20
fiftyfivenm_lcell_comb \Receiver_Shift_Reg|always0~1 (
// Equation(s):
// \Receiver_Shift_Reg|always0~1_combout  = (\Receiver_Shift_Reg|state.DATA~q  & \Receiver_Shift_Reg|sample_data~combout )

	.dataa(\Receiver_Shift_Reg|state.DATA~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Receiver_Shift_Reg|sample_data~combout ),
	.cin(gnd),
	.combout(\Receiver_Shift_Reg|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Receiver_Shift_Reg|always0~1 .lut_mask = 16'hAA00;
defparam \Receiver_Shift_Reg|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y48_N31
dffeas \Receiver_Shift_Reg|rdata_reg[7] (
	.clk(\baudgen|btick_16~clkctrl_outclk ),
	.d(gnd),
	.asdata(\RXD~input_o ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Receiver_Shift_Reg|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Receiver_Shift_Reg|rdata_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Receiver_Shift_Reg|rdata_reg[7] .is_wysiwyg = "true";
defparam \Receiver_Shift_Reg|rdata_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y48_N9
dffeas \Receiver_Shift_Reg|rdata_reg[6] (
	.clk(\baudgen|btick_16~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Receiver_Shift_Reg|rdata_reg [7]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Receiver_Shift_Reg|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Receiver_Shift_Reg|rdata_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Receiver_Shift_Reg|rdata_reg[6] .is_wysiwyg = "true";
defparam \Receiver_Shift_Reg|rdata_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y48_N15
dffeas \Receiver_Shift_Reg|rdata_reg[5] (
	.clk(\baudgen|btick_16~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Receiver_Shift_Reg|rdata_reg [6]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Receiver_Shift_Reg|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Receiver_Shift_Reg|rdata_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Receiver_Shift_Reg|rdata_reg[5] .is_wysiwyg = "true";
defparam \Receiver_Shift_Reg|rdata_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y48_N29
dffeas \Receiver_Shift_Reg|rdata_reg[4] (
	.clk(\baudgen|btick_16~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Receiver_Shift_Reg|rdata_reg [5]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Receiver_Shift_Reg|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Receiver_Shift_Reg|rdata_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Receiver_Shift_Reg|rdata_reg[4] .is_wysiwyg = "true";
defparam \Receiver_Shift_Reg|rdata_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y48_N19
dffeas \Receiver_Shift_Reg|rdata_reg[3] (
	.clk(\baudgen|btick_16~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Receiver_Shift_Reg|rdata_reg [4]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Receiver_Shift_Reg|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Receiver_Shift_Reg|rdata_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Receiver_Shift_Reg|rdata_reg[3] .is_wysiwyg = "true";
defparam \Receiver_Shift_Reg|rdata_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y48_N21
dffeas \Receiver_Shift_Reg|rdata_reg[2] (
	.clk(\baudgen|btick_16~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Receiver_Shift_Reg|rdata_reg [3]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Receiver_Shift_Reg|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Receiver_Shift_Reg|rdata_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Receiver_Shift_Reg|rdata_reg[2] .is_wysiwyg = "true";
defparam \Receiver_Shift_Reg|rdata_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N28
fiftyfivenm_lcell_comb \Receiver_Shift_Reg|ShiftRight0~0 (
// Equation(s):
// \Receiver_Shift_Reg|ShiftRight0~0_combout  = (\tlen[0]~input_o  & ((\Receiver_Shift_Reg|rdata_reg [2]))) # (!\tlen[0]~input_o  & (\Receiver_Shift_Reg|rdata_reg [3]))

	.dataa(\Receiver_Shift_Reg|rdata_reg [3]),
	.datab(gnd),
	.datac(\Receiver_Shift_Reg|rdata_reg [2]),
	.datad(\tlen[0]~input_o ),
	.cin(gnd),
	.combout(\Receiver_Shift_Reg|ShiftRight0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Receiver_Shift_Reg|ShiftRight0~0 .lut_mask = 16'hF0AA;
defparam \Receiver_Shift_Reg|ShiftRight0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y48_N23
dffeas \Receiver_Shift_Reg|rdata_reg[1] (
	.clk(\baudgen|btick_16~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Receiver_Shift_Reg|rdata_reg [2]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Receiver_Shift_Reg|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Receiver_Shift_Reg|rdata_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Receiver_Shift_Reg|rdata_reg[1] .is_wysiwyg = "true";
defparam \Receiver_Shift_Reg|rdata_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y48_N0
fiftyfivenm_lcell_comb \Receiver_Shift_Reg|rdata_reg[0]~feeder (
// Equation(s):
// \Receiver_Shift_Reg|rdata_reg[0]~feeder_combout  = \Receiver_Shift_Reg|rdata_reg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Receiver_Shift_Reg|rdata_reg [1]),
	.cin(gnd),
	.combout(\Receiver_Shift_Reg|rdata_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Receiver_Shift_Reg|rdata_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \Receiver_Shift_Reg|rdata_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y48_N1
dffeas \Receiver_Shift_Reg|rdata_reg[0] (
	.clk(\baudgen|btick_16~clkctrl_outclk ),
	.d(\Receiver_Shift_Reg|rdata_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Receiver_Shift_Reg|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Receiver_Shift_Reg|rdata_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Receiver_Shift_Reg|rdata_reg[0] .is_wysiwyg = "true";
defparam \Receiver_Shift_Reg|rdata_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y48_N18
fiftyfivenm_lcell_comb \Receiver_Shift_Reg|ShiftRight0~1 (
// Equation(s):
// \Receiver_Shift_Reg|ShiftRight0~1_combout  = (\tlen[0]~input_o  & ((\Receiver_Shift_Reg|rdata_reg [0]))) # (!\tlen[0]~input_o  & (\Receiver_Shift_Reg|rdata_reg [1]))

	.dataa(\tlen[0]~input_o ),
	.datab(\Receiver_Shift_Reg|rdata_reg [1]),
	.datac(gnd),
	.datad(\Receiver_Shift_Reg|rdata_reg [0]),
	.cin(gnd),
	.combout(\Receiver_Shift_Reg|ShiftRight0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Receiver_Shift_Reg|ShiftRight0~1 .lut_mask = 16'hEE44;
defparam \Receiver_Shift_Reg|ShiftRight0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y48_N4
fiftyfivenm_lcell_comb \Receiver_Shift_Reg|ShiftRight0~2 (
// Equation(s):
// \Receiver_Shift_Reg|ShiftRight0~2_combout  = (\tlen[1]~input_o  & ((\Receiver_Shift_Reg|ShiftRight0~1_combout ))) # (!\tlen[1]~input_o  & (\Receiver_Shift_Reg|ShiftRight0~0_combout ))

	.dataa(gnd),
	.datab(\Receiver_Shift_Reg|ShiftRight0~0_combout ),
	.datac(\Receiver_Shift_Reg|ShiftRight0~1_combout ),
	.datad(\tlen[1]~input_o ),
	.cin(gnd),
	.combout(\Receiver_Shift_Reg|ShiftRight0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Receiver_Shift_Reg|ShiftRight0~2 .lut_mask = 16'hF0CC;
defparam \Receiver_Shift_Reg|ShiftRight0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y48_N5
dffeas \Receiver_Shift_Reg|rdata[0] (
	.clk(\baudgen|btick_16~clkctrl_outclk ),
	.d(\Receiver_Shift_Reg|ShiftRight0~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Receiver_Shift_Reg|state.STOP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Receiver_Shift_Reg|rdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Receiver_Shift_Reg|rdata[0] .is_wysiwyg = "true";
defparam \Receiver_Shift_Reg|rdata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y48_N10
fiftyfivenm_lcell_comb \RBR|data_reg~12 (
// Equation(s):
// \RBR|data_reg~12_combout  = (!\RBR|wpointer_reg [1] & (!\RBR|wpointer_reg [3] & (!\RBR|wpointer_reg [2] & !\RBR|wpointer_reg [0])))

	.dataa(\RBR|wpointer_reg [1]),
	.datab(\RBR|wpointer_reg [3]),
	.datac(\RBR|wpointer_reg [2]),
	.datad(\RBR|wpointer_reg [0]),
	.cin(gnd),
	.combout(\RBR|data_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \RBR|data_reg~12 .lut_mask = 16'h0001;
defparam \RBR|data_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y48_N30
fiftyfivenm_lcell_comb \RBR|data_reg~13 (
// Equation(s):
// \RBR|data_reg~13_combout  = (\RBR|data_reg~12_combout  & \RBR|wr_en_sync~combout )

	.dataa(\RBR|data_reg~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RBR|wr_en_sync~combout ),
	.cin(gnd),
	.combout(\RBR|data_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \RBR|data_reg~13 .lut_mask = 16'hAA00;
defparam \RBR|data_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y48_N21
dffeas \RBR|data_reg~1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Receiver_Shift_Reg|rdata [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RBR|data_reg~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RBR|data_reg~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RBR|data_reg~1 .is_wysiwyg = "true";
defparam \RBR|data_reg~1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y48_N24
fiftyfivenm_lcell_comb \RBR|rpointer_reg[0]~_wirecell (
// Equation(s):
// \RBR|rpointer_reg[0]~_wirecell_combout  = !\RBR|rpointer_reg [0]

	.dataa(gnd),
	.datab(\RBR|rpointer_reg [0]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\RBR|rpointer_reg[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \RBR|rpointer_reg[0]~_wirecell .lut_mask = 16'h3333;
defparam \RBR|rpointer_reg[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y48_N18
fiftyfivenm_lcell_comb \RBR|Add1~0 (
// Equation(s):
// \RBR|Add1~0_combout  = \RBR|rpointer_reg [0] $ (\RBR|rpointer_reg [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RBR|rpointer_reg [0]),
	.datad(\RBR|rpointer_reg [1]),
	.cin(gnd),
	.combout(\RBR|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RBR|Add1~0 .lut_mask = 16'h0FF0;
defparam \RBR|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y48_N10
fiftyfivenm_lcell_comb \RBR|Add1~1 (
// Equation(s):
// \RBR|Add1~1_combout  = \RBR|rpointer_reg [2] $ (((\RBR|rpointer_reg [0] & \RBR|rpointer_reg [1])))

	.dataa(gnd),
	.datab(\RBR|rpointer_reg [2]),
	.datac(\RBR|rpointer_reg [0]),
	.datad(\RBR|rpointer_reg [1]),
	.cin(gnd),
	.combout(\RBR|Add1~1_combout ),
	.cout());
// synopsys translate_off
defparam \RBR|Add1~1 .lut_mask = 16'h3CCC;
defparam \RBR|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y48_N22
fiftyfivenm_lcell_comb \Receiver_Shift_Reg|ShiftRight0~4 (
// Equation(s):
// \Receiver_Shift_Reg|ShiftRight0~4_combout  = (\tlen[1]~input_o  & ((\tlen[0]~input_o  & ((\Receiver_Shift_Reg|rdata_reg [1]))) # (!\tlen[0]~input_o  & (\Receiver_Shift_Reg|rdata_reg [2]))))

	.dataa(\Receiver_Shift_Reg|rdata_reg [2]),
	.datab(\tlen[0]~input_o ),
	.datac(\Receiver_Shift_Reg|rdata_reg [1]),
	.datad(\tlen[1]~input_o ),
	.cin(gnd),
	.combout(\Receiver_Shift_Reg|ShiftRight0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Receiver_Shift_Reg|ShiftRight0~4 .lut_mask = 16'hE200;
defparam \Receiver_Shift_Reg|ShiftRight0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y48_N28
fiftyfivenm_lcell_comb \Receiver_Shift_Reg|ShiftRight0~3 (
// Equation(s):
// \Receiver_Shift_Reg|ShiftRight0~3_combout  = (\tlen[0]~input_o  & (\Receiver_Shift_Reg|rdata_reg [3])) # (!\tlen[0]~input_o  & ((\Receiver_Shift_Reg|rdata_reg [4])))

	.dataa(gnd),
	.datab(\Receiver_Shift_Reg|rdata_reg [3]),
	.datac(\Receiver_Shift_Reg|rdata_reg [4]),
	.datad(\tlen[0]~input_o ),
	.cin(gnd),
	.combout(\Receiver_Shift_Reg|ShiftRight0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Receiver_Shift_Reg|ShiftRight0~3 .lut_mask = 16'hCCF0;
defparam \Receiver_Shift_Reg|ShiftRight0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y48_N24
fiftyfivenm_lcell_comb \Receiver_Shift_Reg|ShiftRight0~7 (
// Equation(s):
// \Receiver_Shift_Reg|ShiftRight0~7_combout  = (\tlen[1]~input_o  & (\Receiver_Shift_Reg|ShiftRight0~4_combout )) # (!\tlen[1]~input_o  & (!\Receiver_Shift_Reg|ShiftRight0~4_combout  & \Receiver_Shift_Reg|ShiftRight0~3_combout ))

	.dataa(gnd),
	.datab(\tlen[1]~input_o ),
	.datac(\Receiver_Shift_Reg|ShiftRight0~4_combout ),
	.datad(\Receiver_Shift_Reg|ShiftRight0~3_combout ),
	.cin(gnd),
	.combout(\Receiver_Shift_Reg|ShiftRight0~7_combout ),
	.cout());
// synopsys translate_off
defparam \Receiver_Shift_Reg|ShiftRight0~7 .lut_mask = 16'hC3C0;
defparam \Receiver_Shift_Reg|ShiftRight0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y48_N25
dffeas \Receiver_Shift_Reg|rdata[1] (
	.clk(\baudgen|btick_16~clkctrl_outclk ),
	.d(\Receiver_Shift_Reg|ShiftRight0~7_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Receiver_Shift_Reg|state.STOP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Receiver_Shift_Reg|rdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Receiver_Shift_Reg|rdata[1] .is_wysiwyg = "true";
defparam \Receiver_Shift_Reg|rdata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y48_N14
fiftyfivenm_lcell_comb \Receiver_Shift_Reg|ShiftRight0~8 (
// Equation(s):
// \Receiver_Shift_Reg|ShiftRight0~8_combout  = (\tlen[0]~input_o  & (\Receiver_Shift_Reg|rdata_reg [4])) # (!\tlen[0]~input_o  & ((\Receiver_Shift_Reg|rdata_reg [5])))

	.dataa(\Receiver_Shift_Reg|rdata_reg [4]),
	.datab(gnd),
	.datac(\Receiver_Shift_Reg|rdata_reg [5]),
	.datad(\tlen[0]~input_o ),
	.cin(gnd),
	.combout(\Receiver_Shift_Reg|ShiftRight0~8_combout ),
	.cout());
// synopsys translate_off
defparam \Receiver_Shift_Reg|ShiftRight0~8 .lut_mask = 16'hAAF0;
defparam \Receiver_Shift_Reg|ShiftRight0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y48_N10
fiftyfivenm_lcell_comb \Receiver_Shift_Reg|ShiftRight0~9 (
// Equation(s):
// \Receiver_Shift_Reg|ShiftRight0~9_combout  = (\tlen[1]~input_o  & (\Receiver_Shift_Reg|ShiftRight0~0_combout )) # (!\tlen[1]~input_o  & ((\Receiver_Shift_Reg|ShiftRight0~8_combout )))

	.dataa(gnd),
	.datab(\Receiver_Shift_Reg|ShiftRight0~0_combout ),
	.datac(\Receiver_Shift_Reg|ShiftRight0~8_combout ),
	.datad(\tlen[1]~input_o ),
	.cin(gnd),
	.combout(\Receiver_Shift_Reg|ShiftRight0~9_combout ),
	.cout());
// synopsys translate_off
defparam \Receiver_Shift_Reg|ShiftRight0~9 .lut_mask = 16'hCCF0;
defparam \Receiver_Shift_Reg|ShiftRight0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y48_N11
dffeas \Receiver_Shift_Reg|rdata[2] (
	.clk(\baudgen|btick_16~clkctrl_outclk ),
	.d(\Receiver_Shift_Reg|ShiftRight0~9_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Receiver_Shift_Reg|state.STOP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Receiver_Shift_Reg|rdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Receiver_Shift_Reg|rdata[2] .is_wysiwyg = "true";
defparam \Receiver_Shift_Reg|rdata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y48_N8
fiftyfivenm_lcell_comb \Receiver_Shift_Reg|ShiftRight0~5 (
// Equation(s):
// \Receiver_Shift_Reg|ShiftRight0~5_combout  = (\tlen[0]~input_o  & (\Receiver_Shift_Reg|rdata_reg [5])) # (!\tlen[0]~input_o  & ((\Receiver_Shift_Reg|rdata_reg [6])))

	.dataa(gnd),
	.datab(\Receiver_Shift_Reg|rdata_reg [5]),
	.datac(\Receiver_Shift_Reg|rdata_reg [6]),
	.datad(\tlen[0]~input_o ),
	.cin(gnd),
	.combout(\Receiver_Shift_Reg|ShiftRight0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Receiver_Shift_Reg|ShiftRight0~5 .lut_mask = 16'hCCF0;
defparam \Receiver_Shift_Reg|ShiftRight0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y48_N16
fiftyfivenm_lcell_comb \Receiver_Shift_Reg|ShiftRight0~10 (
// Equation(s):
// \Receiver_Shift_Reg|ShiftRight0~10_combout  = (\tlen[1]~input_o  & (\Receiver_Shift_Reg|ShiftRight0~3_combout )) # (!\tlen[1]~input_o  & ((\Receiver_Shift_Reg|ShiftRight0~5_combout )))

	.dataa(gnd),
	.datab(\Receiver_Shift_Reg|ShiftRight0~3_combout ),
	.datac(\Receiver_Shift_Reg|ShiftRight0~5_combout ),
	.datad(\tlen[1]~input_o ),
	.cin(gnd),
	.combout(\Receiver_Shift_Reg|ShiftRight0~10_combout ),
	.cout());
// synopsys translate_off
defparam \Receiver_Shift_Reg|ShiftRight0~10 .lut_mask = 16'hCCF0;
defparam \Receiver_Shift_Reg|ShiftRight0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y48_N17
dffeas \Receiver_Shift_Reg|rdata[3] (
	.clk(\baudgen|btick_16~clkctrl_outclk ),
	.d(\Receiver_Shift_Reg|ShiftRight0~10_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Receiver_Shift_Reg|state.STOP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Receiver_Shift_Reg|rdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Receiver_Shift_Reg|rdata[3] .is_wysiwyg = "true";
defparam \Receiver_Shift_Reg|rdata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y48_N30
fiftyfivenm_lcell_comb \Receiver_Shift_Reg|ShiftRight0~11 (
// Equation(s):
// \Receiver_Shift_Reg|ShiftRight0~11_combout  = (!\tlen[1]~input_o  & ((\tlen[0]~input_o  & (\Receiver_Shift_Reg|rdata_reg [6])) # (!\tlen[0]~input_o  & ((\Receiver_Shift_Reg|rdata_reg [7])))))

	.dataa(\Receiver_Shift_Reg|rdata_reg [6]),
	.datab(\tlen[0]~input_o ),
	.datac(\Receiver_Shift_Reg|rdata_reg [7]),
	.datad(\tlen[1]~input_o ),
	.cin(gnd),
	.combout(\Receiver_Shift_Reg|ShiftRight0~11_combout ),
	.cout());
// synopsys translate_off
defparam \Receiver_Shift_Reg|ShiftRight0~11 .lut_mask = 16'h00B8;
defparam \Receiver_Shift_Reg|ShiftRight0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y48_N2
fiftyfivenm_lcell_comb \Receiver_Shift_Reg|ShiftRight0~12 (
// Equation(s):
// \Receiver_Shift_Reg|ShiftRight0~12_combout  = (\Receiver_Shift_Reg|ShiftRight0~11_combout ) # ((\Receiver_Shift_Reg|ShiftRight0~8_combout  & \tlen[1]~input_o ))

	.dataa(gnd),
	.datab(\Receiver_Shift_Reg|ShiftRight0~11_combout ),
	.datac(\Receiver_Shift_Reg|ShiftRight0~8_combout ),
	.datad(\tlen[1]~input_o ),
	.cin(gnd),
	.combout(\Receiver_Shift_Reg|ShiftRight0~12_combout ),
	.cout());
// synopsys translate_off
defparam \Receiver_Shift_Reg|ShiftRight0~12 .lut_mask = 16'hFCCC;
defparam \Receiver_Shift_Reg|ShiftRight0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y48_N3
dffeas \Receiver_Shift_Reg|rdata[4] (
	.clk(\baudgen|btick_16~clkctrl_outclk ),
	.d(\Receiver_Shift_Reg|ShiftRight0~12_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Receiver_Shift_Reg|state.STOP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Receiver_Shift_Reg|rdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Receiver_Shift_Reg|rdata[4] .is_wysiwyg = "true";
defparam \Receiver_Shift_Reg|rdata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y48_N6
fiftyfivenm_lcell_comb \Receiver_Shift_Reg|ShiftRight0~6 (
// Equation(s):
// \Receiver_Shift_Reg|ShiftRight0~6_combout  = (\tlen[1]~input_o  & (((\Receiver_Shift_Reg|ShiftRight0~5_combout )))) # (!\tlen[1]~input_o  & (\Receiver_Shift_Reg|rdata_reg [7] & (\tlen[0]~input_o )))

	.dataa(\Receiver_Shift_Reg|rdata_reg [7]),
	.datab(\tlen[0]~input_o ),
	.datac(\Receiver_Shift_Reg|ShiftRight0~5_combout ),
	.datad(\tlen[1]~input_o ),
	.cin(gnd),
	.combout(\Receiver_Shift_Reg|ShiftRight0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Receiver_Shift_Reg|ShiftRight0~6 .lut_mask = 16'hF088;
defparam \Receiver_Shift_Reg|ShiftRight0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y48_N7
dffeas \Receiver_Shift_Reg|rdata[5] (
	.clk(\baudgen|btick_16~clkctrl_outclk ),
	.d(\Receiver_Shift_Reg|ShiftRight0~6_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Receiver_Shift_Reg|state.STOP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Receiver_Shift_Reg|rdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Receiver_Shift_Reg|rdata[5] .is_wysiwyg = "true";
defparam \Receiver_Shift_Reg|rdata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y48_N12
fiftyfivenm_lcell_comb \Receiver_Shift_Reg|ShiftRight0~13 (
// Equation(s):
// \Receiver_Shift_Reg|ShiftRight0~13_combout  = (\tlen[1]~input_o  & ((\tlen[0]~input_o  & (\Receiver_Shift_Reg|rdata_reg [6])) # (!\tlen[0]~input_o  & ((\Receiver_Shift_Reg|rdata_reg [7])))))

	.dataa(\Receiver_Shift_Reg|rdata_reg [6]),
	.datab(\tlen[0]~input_o ),
	.datac(\Receiver_Shift_Reg|rdata_reg [7]),
	.datad(\tlen[1]~input_o ),
	.cin(gnd),
	.combout(\Receiver_Shift_Reg|ShiftRight0~13_combout ),
	.cout());
// synopsys translate_off
defparam \Receiver_Shift_Reg|ShiftRight0~13 .lut_mask = 16'hB800;
defparam \Receiver_Shift_Reg|ShiftRight0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y48_N13
dffeas \Receiver_Shift_Reg|rdata[6] (
	.clk(\baudgen|btick_16~clkctrl_outclk ),
	.d(\Receiver_Shift_Reg|ShiftRight0~13_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Receiver_Shift_Reg|state.STOP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Receiver_Shift_Reg|rdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Receiver_Shift_Reg|rdata[6] .is_wysiwyg = "true";
defparam \Receiver_Shift_Reg|rdata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y48_N26
fiftyfivenm_lcell_comb \Receiver_Shift_Reg|ShiftRight0~14 (
// Equation(s):
// \Receiver_Shift_Reg|ShiftRight0~14_combout  = (\tlen[0]~input_o  & (\Receiver_Shift_Reg|rdata_reg [7] & \tlen[1]~input_o ))

	.dataa(gnd),
	.datab(\tlen[0]~input_o ),
	.datac(\Receiver_Shift_Reg|rdata_reg [7]),
	.datad(\tlen[1]~input_o ),
	.cin(gnd),
	.combout(\Receiver_Shift_Reg|ShiftRight0~14_combout ),
	.cout());
// synopsys translate_off
defparam \Receiver_Shift_Reg|ShiftRight0~14 .lut_mask = 16'hC000;
defparam \Receiver_Shift_Reg|ShiftRight0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y48_N27
dffeas \Receiver_Shift_Reg|rdata[7] (
	.clk(\baudgen|btick_16~clkctrl_outclk ),
	.d(\Receiver_Shift_Reg|ShiftRight0~14_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Receiver_Shift_Reg|state.STOP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Receiver_Shift_Reg|rdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Receiver_Shift_Reg|rdata[7] .is_wysiwyg = "true";
defparam \Receiver_Shift_Reg|rdata[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y48_N0
fiftyfivenm_ram_block \RBR|data_reg_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\RBR|wr_en_sync~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\RBR|always6~0_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\Receiver_Shift_Reg|rdata [7],\Receiver_Shift_Reg|rdata [6],\Receiver_Shift_Reg|rdata [5],\Receiver_Shift_Reg|rdata [4],\Receiver_Shift_Reg|rdata [3],\Receiver_Shift_Reg|rdata [2],
\Receiver_Shift_Reg|rdata [1],\Receiver_Shift_Reg|rdata [0]}),
	.portaaddr({\RBR|wpointer_reg [3],\RBR|wpointer_reg [2],\RBR|wpointer_reg [1],\RBR|wpointer_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\RBR|Add1~2_combout ,\RBR|Add1~1_combout ,\RBR|Add1~0_combout ,\RBR|rpointer_reg[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RBR|data_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RBR|data_reg_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \RBR|data_reg_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \RBR|data_reg_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "fifo_sync:RBR|altsyncram:data_reg_rtl_0|altsyncram_jjh1:auto_generated|ALTSYNCRAM";
defparam \RBR|data_reg_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \RBR|data_reg_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \RBR|data_reg_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \RBR|data_reg_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 4;
defparam \RBR|data_reg_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \RBR|data_reg_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \RBR|data_reg_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \RBR|data_reg_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \RBR|data_reg_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \RBR|data_reg_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \RBR|data_reg_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 15;
defparam \RBR|data_reg_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16;
defparam \RBR|data_reg_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \RBR|data_reg_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RBR|data_reg_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \RBR|data_reg_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \RBR|data_reg_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 4;
defparam \RBR|data_reg_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \RBR|data_reg_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \RBR|data_reg_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \RBR|data_reg_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \RBR|data_reg_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \RBR|data_reg_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 15;
defparam \RBR|data_reg_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 16;
defparam \RBR|data_reg_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \RBR|data_reg_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RBR|data_reg_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \RBR|data_reg_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N28
fiftyfivenm_lcell_comb \RBR|rdata[0]~0 (
// Equation(s):
// \RBR|rdata[0]~0_combout  = (\RBR|data_reg~0_q  & ((\RBR|data_reg_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (!\RBR|data_reg~0_q  & (\RBR|data_reg~1_q ))

	.dataa(\RBR|data_reg~0_q ),
	.datab(\RBR|data_reg~1_q ),
	.datac(gnd),
	.datad(\RBR|data_reg_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\RBR|rdata[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RBR|rdata[0]~0 .lut_mask = 16'hEE44;
defparam \RBR|rdata[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N22
fiftyfivenm_lcell_comb \RBR|data_reg_rtl_0_bypass[9]~feeder (
// Equation(s):
// \RBR|data_reg_rtl_0_bypass[9]~feeder_combout  = \Receiver_Shift_Reg|rdata [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\Receiver_Shift_Reg|rdata [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RBR|data_reg_rtl_0_bypass[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RBR|data_reg_rtl_0_bypass[9]~feeder .lut_mask = 16'hF0F0;
defparam \RBR|data_reg_rtl_0_bypass[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y48_N23
dffeas \RBR|data_reg_rtl_0_bypass[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RBR|data_reg_rtl_0_bypass[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RBR|data_reg_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \RBR|data_reg_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \RBR|data_reg_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y48_N25
dffeas \RBR|data_reg_rtl_0_bypass[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RBR|wr_en_sync~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RBR|data_reg_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RBR|data_reg_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \RBR|data_reg_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y48_N26
fiftyfivenm_lcell_comb \RBR|data_reg_rtl_0_bypass[2]~0 (
// Equation(s):
// \RBR|data_reg_rtl_0_bypass[2]~0_combout  = !\RBR|rpointer_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\RBR|rpointer_reg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RBR|data_reg_rtl_0_bypass[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RBR|data_reg_rtl_0_bypass[2]~0 .lut_mask = 16'h0F0F;
defparam \RBR|data_reg_rtl_0_bypass[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y48_N27
dffeas \RBR|data_reg_rtl_0_bypass[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RBR|data_reg_rtl_0_bypass[2]~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RBR|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RBR|data_reg_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RBR|data_reg_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \RBR|data_reg_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y48_N19
dffeas \RBR|data_reg_rtl_0_bypass[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RBR|Add1~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RBR|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RBR|data_reg_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RBR|data_reg_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \RBR|data_reg_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y48_N29
dffeas \RBR|data_reg_rtl_0_bypass[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RBR|wpointer_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RBR|data_reg_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RBR|data_reg_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \RBR|data_reg_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y48_N2
fiftyfivenm_lcell_comb \RBR|data_reg_rtl_0_bypass[3]~feeder (
// Equation(s):
// \RBR|data_reg_rtl_0_bypass[3]~feeder_combout  = \RBR|wpointer_reg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\RBR|wpointer_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RBR|data_reg_rtl_0_bypass[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RBR|data_reg_rtl_0_bypass[3]~feeder .lut_mask = 16'hF0F0;
defparam \RBR|data_reg_rtl_0_bypass[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y48_N3
dffeas \RBR|data_reg_rtl_0_bypass[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RBR|data_reg_rtl_0_bypass[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RBR|data_reg_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RBR|data_reg_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \RBR|data_reg_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y48_N28
fiftyfivenm_lcell_comb \RBR|data_reg~9 (
// Equation(s):
// \RBR|data_reg~9_combout  = (\RBR|data_reg_rtl_0_bypass [2] & (\RBR|data_reg_rtl_0_bypass [1] & (\RBR|data_reg_rtl_0_bypass [4] $ (!\RBR|data_reg_rtl_0_bypass [3])))) # (!\RBR|data_reg_rtl_0_bypass [2] & (!\RBR|data_reg_rtl_0_bypass [1] & 
// (\RBR|data_reg_rtl_0_bypass [4] $ (!\RBR|data_reg_rtl_0_bypass [3]))))

	.dataa(\RBR|data_reg_rtl_0_bypass [2]),
	.datab(\RBR|data_reg_rtl_0_bypass [4]),
	.datac(\RBR|data_reg_rtl_0_bypass [1]),
	.datad(\RBR|data_reg_rtl_0_bypass [3]),
	.cin(gnd),
	.combout(\RBR|data_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \RBR|data_reg~9 .lut_mask = 16'h8421;
defparam \RBR|data_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y48_N11
dffeas \RBR|data_reg_rtl_0_bypass[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RBR|Add1~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RBR|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RBR|data_reg_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RBR|data_reg_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \RBR|data_reg_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y48_N15
dffeas \RBR|data_reg_rtl_0_bypass[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RBR|wpointer_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RBR|data_reg_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RBR|data_reg_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \RBR|data_reg_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y48_N1
dffeas \RBR|data_reg_rtl_0_bypass[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RBR|wpointer_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RBR|data_reg_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RBR|data_reg_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \RBR|data_reg_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y48_N13
dffeas \RBR|data_reg_rtl_0_bypass[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RBR|Add1~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RBR|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RBR|data_reg_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \RBR|data_reg_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \RBR|data_reg_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y48_N0
fiftyfivenm_lcell_comb \RBR|data_reg~10 (
// Equation(s):
// \RBR|data_reg~10_combout  = (\RBR|data_reg_rtl_0_bypass [6] & (\RBR|data_reg_rtl_0_bypass [5] & (\RBR|data_reg_rtl_0_bypass [7] $ (!\RBR|data_reg_rtl_0_bypass [8])))) # (!\RBR|data_reg_rtl_0_bypass [6] & (!\RBR|data_reg_rtl_0_bypass [5] & 
// (\RBR|data_reg_rtl_0_bypass [7] $ (!\RBR|data_reg_rtl_0_bypass [8]))))

	.dataa(\RBR|data_reg_rtl_0_bypass [6]),
	.datab(\RBR|data_reg_rtl_0_bypass [7]),
	.datac(\RBR|data_reg_rtl_0_bypass [5]),
	.datad(\RBR|data_reg_rtl_0_bypass [8]),
	.cin(gnd),
	.combout(\RBR|data_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \RBR|data_reg~10 .lut_mask = 16'h8421;
defparam \RBR|data_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N20
fiftyfivenm_lcell_comb \RBR|data_reg~11 (
// Equation(s):
// \RBR|data_reg~11_combout  = (\RBR|data_reg_rtl_0_bypass [0] & (\RBR|data_reg~9_combout  & \RBR|data_reg~10_combout ))

	.dataa(\RBR|data_reg_rtl_0_bypass [0]),
	.datab(\RBR|data_reg~9_combout ),
	.datac(gnd),
	.datad(\RBR|data_reg~10_combout ),
	.cin(gnd),
	.combout(\RBR|data_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \RBR|data_reg~11 .lut_mask = 16'h8800;
defparam \RBR|data_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y48_N29
dffeas \RBR|rdata[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RBR|rdata[0]~0_combout ),
	.asdata(\RBR|data_reg_rtl_0_bypass [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RBR|always6~0_combout ),
	.sload(\RBR|data_reg~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RBR|rdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RBR|rdata[0] .is_wysiwyg = "true";
defparam \RBR|rdata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y48_N12
fiftyfivenm_lcell_comb \rdata[0]~reg0feeder (
// Equation(s):
// \rdata[0]~reg0feeder_combout  = \RBR|rdata [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RBR|rdata [0]),
	.cin(gnd),
	.combout(\rdata[0]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rdata[0]~reg0feeder .lut_mask = 16'hFF00;
defparam \rdata[0]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y48_N7
dffeas rdata_en(
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rd_en_rbr~q ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rdata_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam rdata_en.is_wysiwyg = "true";
defparam rdata_en.power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y48_N13
dffeas \rdata[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rdata[0]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rdata_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rdata[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rdata[0]~reg0 .is_wysiwyg = "true";
defparam \rdata[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y48_N31
dffeas \RBR|data_reg~2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Receiver_Shift_Reg|rdata [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RBR|data_reg~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RBR|data_reg~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RBR|data_reg~2 .is_wysiwyg = "true";
defparam \RBR|data_reg~2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N0
fiftyfivenm_lcell_comb \RBR|rdata[1]~1 (
// Equation(s):
// \RBR|rdata[1]~1_combout  = (\RBR|data_reg~0_q  & ((\RBR|data_reg_rtl_0|auto_generated|ram_block1a1 ))) # (!\RBR|data_reg~0_q  & (\RBR|data_reg~2_q ))

	.dataa(\RBR|data_reg~0_q ),
	.datab(\RBR|data_reg~2_q ),
	.datac(gnd),
	.datad(\RBR|data_reg_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\RBR|rdata[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \RBR|rdata[1]~1 .lut_mask = 16'hEE44;
defparam \RBR|rdata[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N14
fiftyfivenm_lcell_comb \RBR|data_reg_rtl_0_bypass[10]~feeder (
// Equation(s):
// \RBR|data_reg_rtl_0_bypass[10]~feeder_combout  = \Receiver_Shift_Reg|rdata [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\Receiver_Shift_Reg|rdata [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RBR|data_reg_rtl_0_bypass[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RBR|data_reg_rtl_0_bypass[10]~feeder .lut_mask = 16'hF0F0;
defparam \RBR|data_reg_rtl_0_bypass[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y48_N15
dffeas \RBR|data_reg_rtl_0_bypass[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RBR|data_reg_rtl_0_bypass[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RBR|data_reg_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \RBR|data_reg_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \RBR|data_reg_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y48_N1
dffeas \RBR|rdata[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RBR|rdata[1]~1_combout ),
	.asdata(\RBR|data_reg_rtl_0_bypass [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RBR|always6~0_combout ),
	.sload(\RBR|data_reg~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RBR|rdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RBR|rdata[1] .is_wysiwyg = "true";
defparam \RBR|rdata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y48_N2
fiftyfivenm_lcell_comb \rdata[1]~reg0feeder (
// Equation(s):
// \rdata[1]~reg0feeder_combout  = \RBR|rdata [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\RBR|rdata [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\rdata[1]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rdata[1]~reg0feeder .lut_mask = 16'hF0F0;
defparam \rdata[1]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y48_N3
dffeas \rdata[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rdata[1]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rdata_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rdata[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rdata[1]~reg0 .is_wysiwyg = "true";
defparam \rdata[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y48_N4
fiftyfivenm_lcell_comb \RBR|data_reg~3feeder (
// Equation(s):
// \RBR|data_reg~3feeder_combout  = \Receiver_Shift_Reg|rdata [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\Receiver_Shift_Reg|rdata [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RBR|data_reg~3feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RBR|data_reg~3feeder .lut_mask = 16'hF0F0;
defparam \RBR|data_reg~3feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y48_N5
dffeas \RBR|data_reg~3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RBR|data_reg~3feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RBR|data_reg~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RBR|data_reg~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RBR|data_reg~3 .is_wysiwyg = "true";
defparam \RBR|data_reg~3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N10
fiftyfivenm_lcell_comb \RBR|rdata[2]~2 (
// Equation(s):
// \RBR|rdata[2]~2_combout  = (\RBR|data_reg~0_q  & ((\RBR|data_reg_rtl_0|auto_generated|ram_block1a2 ))) # (!\RBR|data_reg~0_q  & (\RBR|data_reg~3_q ))

	.dataa(\RBR|data_reg~0_q ),
	.datab(\RBR|data_reg~3_q ),
	.datac(gnd),
	.datad(\RBR|data_reg_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\RBR|rdata[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \RBR|rdata[2]~2 .lut_mask = 16'hEE44;
defparam \RBR|rdata[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N26
fiftyfivenm_lcell_comb \RBR|data_reg_rtl_0_bypass[11]~feeder (
// Equation(s):
// \RBR|data_reg_rtl_0_bypass[11]~feeder_combout  = \Receiver_Shift_Reg|rdata [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\Receiver_Shift_Reg|rdata [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RBR|data_reg_rtl_0_bypass[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RBR|data_reg_rtl_0_bypass[11]~feeder .lut_mask = 16'hF0F0;
defparam \RBR|data_reg_rtl_0_bypass[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y48_N27
dffeas \RBR|data_reg_rtl_0_bypass[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RBR|data_reg_rtl_0_bypass[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RBR|data_reg_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \RBR|data_reg_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \RBR|data_reg_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y48_N11
dffeas \RBR|rdata[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RBR|rdata[2]~2_combout ),
	.asdata(\RBR|data_reg_rtl_0_bypass [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RBR|always6~0_combout ),
	.sload(\RBR|data_reg~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RBR|rdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RBR|rdata[2] .is_wysiwyg = "true";
defparam \RBR|rdata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y48_N24
fiftyfivenm_lcell_comb \rdata[2]~reg0feeder (
// Equation(s):
// \rdata[2]~reg0feeder_combout  = \RBR|rdata [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\RBR|rdata [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\rdata[2]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rdata[2]~reg0feeder .lut_mask = 16'hF0F0;
defparam \rdata[2]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y48_N25
dffeas \rdata[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rdata[2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rdata_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rdata[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rdata[2]~reg0 .is_wysiwyg = "true";
defparam \rdata[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y48_N6
fiftyfivenm_lcell_comb \RBR|data_reg~4feeder (
// Equation(s):
// \RBR|data_reg~4feeder_combout  = \Receiver_Shift_Reg|rdata [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\Receiver_Shift_Reg|rdata [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RBR|data_reg~4feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RBR|data_reg~4feeder .lut_mask = 16'hF0F0;
defparam \RBR|data_reg~4feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y48_N7
dffeas \RBR|data_reg~4 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RBR|data_reg~4feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RBR|data_reg~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RBR|data_reg~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RBR|data_reg~4 .is_wysiwyg = "true";
defparam \RBR|data_reg~4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N16
fiftyfivenm_lcell_comb \RBR|rdata[3]~3 (
// Equation(s):
// \RBR|rdata[3]~3_combout  = (\RBR|data_reg~0_q  & ((\RBR|data_reg_rtl_0|auto_generated|ram_block1a3 ))) # (!\RBR|data_reg~0_q  & (\RBR|data_reg~4_q ))

	.dataa(\RBR|data_reg~0_q ),
	.datab(\RBR|data_reg~4_q ),
	.datac(gnd),
	.datad(\RBR|data_reg_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\RBR|rdata[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \RBR|rdata[3]~3 .lut_mask = 16'hEE44;
defparam \RBR|rdata[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N8
fiftyfivenm_lcell_comb \RBR|data_reg_rtl_0_bypass[12]~feeder (
// Equation(s):
// \RBR|data_reg_rtl_0_bypass[12]~feeder_combout  = \Receiver_Shift_Reg|rdata [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\Receiver_Shift_Reg|rdata [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RBR|data_reg_rtl_0_bypass[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RBR|data_reg_rtl_0_bypass[12]~feeder .lut_mask = 16'hF0F0;
defparam \RBR|data_reg_rtl_0_bypass[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y48_N9
dffeas \RBR|data_reg_rtl_0_bypass[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RBR|data_reg_rtl_0_bypass[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RBR|data_reg_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \RBR|data_reg_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \RBR|data_reg_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y48_N17
dffeas \RBR|rdata[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RBR|rdata[3]~3_combout ),
	.asdata(\RBR|data_reg_rtl_0_bypass [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RBR|always6~0_combout ),
	.sload(\RBR|data_reg~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RBR|rdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RBR|rdata[3] .is_wysiwyg = "true";
defparam \RBR|rdata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y48_N26
fiftyfivenm_lcell_comb \rdata[3]~reg0feeder (
// Equation(s):
// \rdata[3]~reg0feeder_combout  = \RBR|rdata [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RBR|rdata [3]),
	.cin(gnd),
	.combout(\rdata[3]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rdata[3]~reg0feeder .lut_mask = 16'hFF00;
defparam \rdata[3]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y48_N27
dffeas \rdata[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rdata[3]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rdata_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rdata[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rdata[3]~reg0 .is_wysiwyg = "true";
defparam \rdata[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y48_N8
fiftyfivenm_lcell_comb \RBR|data_reg~5feeder (
// Equation(s):
// \RBR|data_reg~5feeder_combout  = \Receiver_Shift_Reg|rdata [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Receiver_Shift_Reg|rdata [4]),
	.cin(gnd),
	.combout(\RBR|data_reg~5feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RBR|data_reg~5feeder .lut_mask = 16'hFF00;
defparam \RBR|data_reg~5feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y48_N9
dffeas \RBR|data_reg~5 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RBR|data_reg~5feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RBR|data_reg~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RBR|data_reg~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RBR|data_reg~5 .is_wysiwyg = "true";
defparam \RBR|data_reg~5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N18
fiftyfivenm_lcell_comb \RBR|rdata[4]~4 (
// Equation(s):
// \RBR|rdata[4]~4_combout  = (\RBR|data_reg~0_q  & ((\RBR|data_reg_rtl_0|auto_generated|ram_block1a4 ))) # (!\RBR|data_reg~0_q  & (\RBR|data_reg~5_q ))

	.dataa(\RBR|data_reg~0_q ),
	.datab(\RBR|data_reg~5_q ),
	.datac(gnd),
	.datad(\RBR|data_reg_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\RBR|rdata[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \RBR|rdata[4]~4 .lut_mask = 16'hEE44;
defparam \RBR|rdata[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N30
fiftyfivenm_lcell_comb \RBR|data_reg_rtl_0_bypass[13]~feeder (
// Equation(s):
// \RBR|data_reg_rtl_0_bypass[13]~feeder_combout  = \Receiver_Shift_Reg|rdata [4]

	.dataa(\Receiver_Shift_Reg|rdata [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\RBR|data_reg_rtl_0_bypass[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RBR|data_reg_rtl_0_bypass[13]~feeder .lut_mask = 16'hAAAA;
defparam \RBR|data_reg_rtl_0_bypass[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y48_N31
dffeas \RBR|data_reg_rtl_0_bypass[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RBR|data_reg_rtl_0_bypass[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RBR|data_reg_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \RBR|data_reg_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \RBR|data_reg_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y48_N19
dffeas \RBR|rdata[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RBR|rdata[4]~4_combout ),
	.asdata(\RBR|data_reg_rtl_0_bypass [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RBR|always6~0_combout ),
	.sload(\RBR|data_reg~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RBR|rdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RBR|rdata[4] .is_wysiwyg = "true";
defparam \RBR|rdata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y48_N28
fiftyfivenm_lcell_comb \rdata[4]~reg0feeder (
// Equation(s):
// \rdata[4]~reg0feeder_combout  = \RBR|rdata [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RBR|rdata [4]),
	.cin(gnd),
	.combout(\rdata[4]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rdata[4]~reg0feeder .lut_mask = 16'hFF00;
defparam \rdata[4]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y48_N29
dffeas \rdata[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rdata[4]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rdata_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rdata[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rdata[4]~reg0 .is_wysiwyg = "true";
defparam \rdata[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y48_N14
fiftyfivenm_lcell_comb \RBR|data_reg~6feeder (
// Equation(s):
// \RBR|data_reg~6feeder_combout  = \Receiver_Shift_Reg|rdata [5]

	.dataa(gnd),
	.datab(\Receiver_Shift_Reg|rdata [5]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\RBR|data_reg~6feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RBR|data_reg~6feeder .lut_mask = 16'hCCCC;
defparam \RBR|data_reg~6feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y48_N15
dffeas \RBR|data_reg~6 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RBR|data_reg~6feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RBR|data_reg~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RBR|data_reg~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RBR|data_reg~6 .is_wysiwyg = "true";
defparam \RBR|data_reg~6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N6
fiftyfivenm_lcell_comb \RBR|rdata[5]~5 (
// Equation(s):
// \RBR|rdata[5]~5_combout  = (\RBR|data_reg~0_q  & ((\RBR|data_reg_rtl_0|auto_generated|ram_block1a5 ))) # (!\RBR|data_reg~0_q  & (\RBR|data_reg~6_q ))

	.dataa(\RBR|data_reg~6_q ),
	.datab(\RBR|data_reg~0_q ),
	.datac(gnd),
	.datad(\RBR|data_reg_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\RBR|rdata[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \RBR|rdata[5]~5 .lut_mask = 16'hEE22;
defparam \RBR|rdata[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N28
fiftyfivenm_lcell_comb \RBR|data_reg_rtl_0_bypass[14]~feeder (
// Equation(s):
// \RBR|data_reg_rtl_0_bypass[14]~feeder_combout  = \Receiver_Shift_Reg|rdata [5]

	.dataa(gnd),
	.datab(\Receiver_Shift_Reg|rdata [5]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\RBR|data_reg_rtl_0_bypass[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RBR|data_reg_rtl_0_bypass[14]~feeder .lut_mask = 16'hCCCC;
defparam \RBR|data_reg_rtl_0_bypass[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y48_N29
dffeas \RBR|data_reg_rtl_0_bypass[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RBR|data_reg_rtl_0_bypass[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RBR|data_reg_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \RBR|data_reg_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \RBR|data_reg_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y48_N7
dffeas \RBR|rdata[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RBR|rdata[5]~5_combout ),
	.asdata(\RBR|data_reg_rtl_0_bypass [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RBR|always6~0_combout ),
	.sload(\RBR|data_reg~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RBR|rdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RBR|rdata[5] .is_wysiwyg = "true";
defparam \RBR|rdata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y48_N10
fiftyfivenm_lcell_comb \rdata[5]~reg0feeder (
// Equation(s):
// \rdata[5]~reg0feeder_combout  = \RBR|rdata [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RBR|rdata [5]),
	.cin(gnd),
	.combout(\rdata[5]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rdata[5]~reg0feeder .lut_mask = 16'hFF00;
defparam \rdata[5]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y48_N11
dffeas \rdata[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rdata[5]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rdata_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rdata[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rdata[5]~reg0 .is_wysiwyg = "true";
defparam \rdata[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y48_N0
fiftyfivenm_lcell_comb \RBR|data_reg~7feeder (
// Equation(s):
// \RBR|data_reg~7feeder_combout  = \Receiver_Shift_Reg|rdata [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\Receiver_Shift_Reg|rdata [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RBR|data_reg~7feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RBR|data_reg~7feeder .lut_mask = 16'hF0F0;
defparam \RBR|data_reg~7feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y48_N1
dffeas \RBR|data_reg~7 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RBR|data_reg~7feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RBR|data_reg~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RBR|data_reg~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RBR|data_reg~7 .is_wysiwyg = "true";
defparam \RBR|data_reg~7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N24
fiftyfivenm_lcell_comb \RBR|rdata[6]~6 (
// Equation(s):
// \RBR|rdata[6]~6_combout  = (\RBR|data_reg~0_q  & ((\RBR|data_reg_rtl_0|auto_generated|ram_block1a6 ))) # (!\RBR|data_reg~0_q  & (\RBR|data_reg~7_q ))

	.dataa(\RBR|data_reg~7_q ),
	.datab(\RBR|data_reg~0_q ),
	.datac(gnd),
	.datad(\RBR|data_reg_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\RBR|rdata[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \RBR|rdata[6]~6 .lut_mask = 16'hEE22;
defparam \RBR|rdata[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N4
fiftyfivenm_lcell_comb \RBR|data_reg_rtl_0_bypass[15]~feeder (
// Equation(s):
// \RBR|data_reg_rtl_0_bypass[15]~feeder_combout  = \Receiver_Shift_Reg|rdata [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\Receiver_Shift_Reg|rdata [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RBR|data_reg_rtl_0_bypass[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RBR|data_reg_rtl_0_bypass[15]~feeder .lut_mask = 16'hF0F0;
defparam \RBR|data_reg_rtl_0_bypass[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y48_N5
dffeas \RBR|data_reg_rtl_0_bypass[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RBR|data_reg_rtl_0_bypass[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RBR|data_reg_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \RBR|data_reg_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \RBR|data_reg_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y48_N25
dffeas \RBR|rdata[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RBR|rdata[6]~6_combout ),
	.asdata(\RBR|data_reg_rtl_0_bypass [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RBR|always6~0_combout ),
	.sload(\RBR|data_reg~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RBR|rdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RBR|rdata[6] .is_wysiwyg = "true";
defparam \RBR|rdata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y48_N16
fiftyfivenm_lcell_comb \rdata[6]~reg0feeder (
// Equation(s):
// \rdata[6]~reg0feeder_combout  = \RBR|rdata [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RBR|rdata [6]),
	.cin(gnd),
	.combout(\rdata[6]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rdata[6]~reg0feeder .lut_mask = 16'hFF00;
defparam \rdata[6]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y48_N17
dffeas \rdata[6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rdata[6]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rdata_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rdata[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rdata[6]~reg0 .is_wysiwyg = "true";
defparam \rdata[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y48_N19
dffeas \RBR|data_reg~8 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Receiver_Shift_Reg|rdata [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RBR|data_reg~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RBR|data_reg~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RBR|data_reg~8 .is_wysiwyg = "true";
defparam \RBR|data_reg~8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N2
fiftyfivenm_lcell_comb \RBR|rdata[7]~7 (
// Equation(s):
// \RBR|rdata[7]~7_combout  = (\RBR|data_reg~0_q  & ((\RBR|data_reg_rtl_0|auto_generated|ram_block1a7 ))) # (!\RBR|data_reg~0_q  & (\RBR|data_reg~8_q ))

	.dataa(\RBR|data_reg~0_q ),
	.datab(\RBR|data_reg~8_q ),
	.datac(gnd),
	.datad(\RBR|data_reg_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\RBR|rdata[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \RBR|rdata[7]~7 .lut_mask = 16'hEE44;
defparam \RBR|rdata[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N12
fiftyfivenm_lcell_comb \RBR|data_reg_rtl_0_bypass[16]~feeder (
// Equation(s):
// \RBR|data_reg_rtl_0_bypass[16]~feeder_combout  = \Receiver_Shift_Reg|rdata [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\Receiver_Shift_Reg|rdata [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RBR|data_reg_rtl_0_bypass[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RBR|data_reg_rtl_0_bypass[16]~feeder .lut_mask = 16'hF0F0;
defparam \RBR|data_reg_rtl_0_bypass[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y48_N13
dffeas \RBR|data_reg_rtl_0_bypass[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RBR|data_reg_rtl_0_bypass[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RBR|data_reg_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \RBR|data_reg_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \RBR|data_reg_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y48_N3
dffeas \RBR|rdata[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RBR|rdata[7]~7_combout ),
	.asdata(\RBR|data_reg_rtl_0_bypass [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RBR|always6~0_combout ),
	.sload(\RBR|data_reg~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RBR|rdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RBR|rdata[7] .is_wysiwyg = "true";
defparam \RBR|rdata[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y48_N22
fiftyfivenm_lcell_comb \rdata[7]~reg0feeder (
// Equation(s):
// \rdata[7]~reg0feeder_combout  = \RBR|rdata [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RBR|rdata [7]),
	.cin(gnd),
	.combout(\rdata[7]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rdata[7]~reg0feeder .lut_mask = 16'hFF00;
defparam \rdata[7]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y48_N23
dffeas \rdata[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rdata[7]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rdata_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rdata[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rdata[7]~reg0 .is_wysiwyg = "true";
defparam \rdata[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N20
fiftyfivenm_lcell_comb \Receiver_Shift_Reg|transmit_parity_bit~0 (
// Equation(s):
// \Receiver_Shift_Reg|transmit_parity_bit~0_combout  = (\Receiver_Shift_Reg|state.PARITY~q  & ((\Receiver_Shift_Reg|sample_data~combout  & (\RXD~input_o )) # (!\Receiver_Shift_Reg|sample_data~combout  & ((\Receiver_Shift_Reg|transmit_parity_bit~q ))))) # 
// (!\Receiver_Shift_Reg|state.PARITY~q  & (((\Receiver_Shift_Reg|transmit_parity_bit~q ))))

	.dataa(\RXD~input_o ),
	.datab(\Receiver_Shift_Reg|state.PARITY~q ),
	.datac(\Receiver_Shift_Reg|transmit_parity_bit~q ),
	.datad(\Receiver_Shift_Reg|sample_data~combout ),
	.cin(gnd),
	.combout(\Receiver_Shift_Reg|transmit_parity_bit~0_combout ),
	.cout());
// synopsys translate_off
defparam \Receiver_Shift_Reg|transmit_parity_bit~0 .lut_mask = 16'hB8F0;
defparam \Receiver_Shift_Reg|transmit_parity_bit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y48_N21
dffeas \Receiver_Shift_Reg|transmit_parity_bit (
	.clk(\baudgen|btick_16~clkctrl_outclk ),
	.d(\Receiver_Shift_Reg|transmit_parity_bit~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Receiver_Shift_Reg|transmit_parity_bit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Receiver_Shift_Reg|transmit_parity_bit .is_wysiwyg = "true";
defparam \Receiver_Shift_Reg|transmit_parity_bit .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N18
fiftyfivenm_lcell_comb \Receiver_Shift_Reg|parity_err~0 (
// Equation(s):
// \Receiver_Shift_Reg|parity_err~0_combout  = (\Receiver_Shift_Reg|state.STOP~q  & \Receiver_Shift_Reg|transmit_parity_bit~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Receiver_Shift_Reg|state.STOP~q ),
	.datad(\Receiver_Shift_Reg|transmit_parity_bit~q ),
	.cin(gnd),
	.combout(\Receiver_Shift_Reg|parity_err~0_combout ),
	.cout());
// synopsys translate_off
defparam \Receiver_Shift_Reg|parity_err~0 .lut_mask = 16'hF000;
defparam \Receiver_Shift_Reg|parity_err~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y48_N16
fiftyfivenm_lcell_comb \Receiver_Shift_Reg|frame_err~0 (
// Equation(s):
// \Receiver_Shift_Reg|frame_err~0_combout  = (\Receiver_Shift_Reg|frame_err~q ) # (!\Receiver_Shift_Reg|Selector0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Receiver_Shift_Reg|frame_err~q ),
	.datad(\Receiver_Shift_Reg|Selector0~0_combout ),
	.cin(gnd),
	.combout(\Receiver_Shift_Reg|frame_err~0_combout ),
	.cout());
// synopsys translate_off
defparam \Receiver_Shift_Reg|frame_err~0 .lut_mask = 16'hF0FF;
defparam \Receiver_Shift_Reg|frame_err~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y48_N17
dffeas \Receiver_Shift_Reg|frame_err (
	.clk(\baudgen|btick_16~clkctrl_outclk ),
	.d(\Receiver_Shift_Reg|frame_err~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Receiver_Shift_Reg|frame_err~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Receiver_Shift_Reg|frame_err .is_wysiwyg = "true";
defparam \Receiver_Shift_Reg|frame_err .power_up = "low";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range3_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

assign TXD = \TXD~output_o ;

assign rdata[0] = \rdata[0]~output_o ;

assign rdata[1] = \rdata[1]~output_o ;

assign rdata[2] = \rdata[2]~output_o ;

assign rdata[3] = \rdata[3]~output_o ;

assign rdata[4] = \rdata[4]~output_o ;

assign rdata[5] = \rdata[5]~output_o ;

assign rdata[6] = \rdata[6]~output_o ;

assign rdata[7] = \rdata[7]~output_o ;

assign parity_err = \parity_err~output_o ;

assign frame_err = \frame_err~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDI~	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDO~	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_CONFIG_SEL~	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCONFIG~	=>  Location: PIN_H9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_nSTATUS~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_CONF_DONE~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;


endmodule
