// Seed: 1614494437
module module_0 #(
    parameter id_5 = 32'd36,
    parameter id_6 = 32'd63,
    parameter id_7 = 32'd55
) (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  logic _id_5, _id_6, _id_7;
  wire [(  id_6  )  -  id_5 : id_7  ?  ~  1 : id_6] id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_2,
      id_9
  );
  assign id_3 = id_1;
endmodule
