Set of Verilog designs (>70) and scripts to extract design metrics. They are intended for ML experiment.

Directory structure:
verilog
rpt
tmp


