Release 14.2 - par P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Fri Nov 06 10:35:08 2015

All signals are completely routed.

WARNING:ParHelpers:361 - There are 8 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   TxD_data<0>_IBUF
   TxD_data<1>_IBUF
   TxD_data<2>_IBUF
   TxD_data<3>_IBUF
   TxD_data<4>_IBUF
   TxD_data<5>_IBUF
   TxD_data<6>_IBUF
   TxD_data<7>_IBUF


