// Seed: 2041082515
module module_0;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    output supply0 id_1,
    input uwire id_2,
    output wire id_3,
    output tri1 id_4,
    output tri0 id_5,
    input tri1 id_6,
    input wire id_7,
    input tri1 id_8
);
  wire id_10;
  wire id_11;
  wand id_12, id_13;
  wire id_14;
  assign id_1 = 1'b0 + -1;
  always
    if ((id_12)) id_4 = -1;
    else id_5 = 1 * 1;
  wire id_15;
  wire id_16, id_17;
  id_18(
      -1, id_10, id_10, -1, id_7, id_4
  );
  module_0 modCall_1 ();
  wire id_19, id_20, id_21;
endmodule
