// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module xf_pyrdown_gaussian_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_src_mat_A_V_V_dout,
        p_src_mat_A_V_V_empty_n,
        p_src_mat_A_V_V_read,
        p_src_mat_B_V_V_dout,
        p_src_mat_B_V_V_empty_n,
        p_src_mat_B_V_V_read,
        p_out_mat_V_V_din,
        p_out_mat_V_V_full_n,
        p_out_mat_V_V_write,
        img_height,
        img_width
);

parameter    ap_ST_fsm_state1 = 14'd1;
parameter    ap_ST_fsm_state2 = 14'd2;
parameter    ap_ST_fsm_state3 = 14'd4;
parameter    ap_ST_fsm_pp0_stage0 = 14'd8;
parameter    ap_ST_fsm_state6 = 14'd16;
parameter    ap_ST_fsm_state7 = 14'd32;
parameter    ap_ST_fsm_state8 = 14'd64;
parameter    ap_ST_fsm_state9 = 14'd128;
parameter    ap_ST_fsm_state10 = 14'd256;
parameter    ap_ST_fsm_pp1_stage0 = 14'd512;
parameter    ap_ST_fsm_pp1_stage1 = 14'd1024;
parameter    ap_ST_fsm_pp1_stage2 = 14'd2048;
parameter    ap_ST_fsm_pp1_stage3 = 14'd4096;
parameter    ap_ST_fsm_state122 = 14'd8192;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] p_src_mat_A_V_V_dout;
input   p_src_mat_A_V_V_empty_n;
output   p_src_mat_A_V_V_read;
input  [7:0] p_src_mat_B_V_V_dout;
input   p_src_mat_B_V_V_empty_n;
output   p_src_mat_B_V_V_read;
output  [7:0] p_out_mat_V_V_din;
input   p_out_mat_V_V_full_n;
output   p_out_mat_V_V_write;
input  [9:0] img_height;
input  [10:0] img_width;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_src_mat_A_V_V_read;
reg p_src_mat_B_V_V_read;
reg p_out_mat_V_V_write;

(* fsm_encoding = "none" *) reg   [13:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    p_src_mat_A_V_V_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
wire    ap_CS_fsm_pp1_stage1;
reg    ap_enable_reg_pp1_iter0;
wire    ap_block_pp1_stage1;
reg   [0:0] icmp_ln887_5_reg_4476;
reg   [0:0] and_ln261_reg_4499;
reg    p_src_mat_B_V_V_blk_n;
reg    p_out_mat_V_V_blk_n;
wire    ap_CS_fsm_pp1_stage2;
reg    ap_enable_reg_pp1_iter27;
wire    ap_block_pp1_stage2;
reg   [0:0] icmp_ln891_reg_4582;
reg   [0:0] icmp_ln891_reg_4582_pp1_iter27_reg;
reg   [12:0] t_V_reg_906;
reg   [12:0] t_V_3_reg_996;
reg   [7:0] reg_1138;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter2;
wire    ap_block_state11_pp1_stage0_iter0;
wire    ap_block_state15_pp1_stage0_iter1;
wire    ap_block_state19_pp1_stage0_iter2;
wire    ap_block_state23_pp1_stage0_iter3;
wire    ap_block_state27_pp1_stage0_iter4;
wire    ap_block_state31_pp1_stage0_iter5;
wire    ap_block_state35_pp1_stage0_iter6;
wire    ap_block_state39_pp1_stage0_iter7;
wire    ap_block_state43_pp1_stage0_iter8;
wire    ap_block_state47_pp1_stage0_iter9;
wire    ap_block_state51_pp1_stage0_iter10;
wire    ap_block_state55_pp1_stage0_iter11;
wire    ap_block_state59_pp1_stage0_iter12;
wire    ap_block_state63_pp1_stage0_iter13;
wire    ap_block_state67_pp1_stage0_iter14;
wire    ap_block_state71_pp1_stage0_iter15;
wire    ap_block_state75_pp1_stage0_iter16;
wire    ap_block_state79_pp1_stage0_iter17;
wire    ap_block_state83_pp1_stage0_iter18;
wire    ap_block_state87_pp1_stage0_iter19;
wire    ap_block_state91_pp1_stage0_iter20;
wire    ap_block_state95_pp1_stage0_iter21;
wire    ap_block_state99_pp1_stage0_iter22;
wire    ap_block_state103_pp1_stage0_iter23;
wire    ap_block_state107_pp1_stage0_iter24;
wire    ap_block_state111_pp1_stage0_iter25;
wire    ap_block_state115_pp1_stage0_iter26;
wire    ap_block_state119_pp1_stage0_iter27;
wire    ap_block_pp1_stage0_11001;
reg   [0:0] icmp_ln887_5_reg_4476_pp1_iter1_reg;
wire   [0:0] or_ln203_fu_3238_p2;
reg   [7:0] reg_1138_pp1_iter3_reg;
reg   [7:0] reg_1138_pp1_iter4_reg;
reg   [7:0] reg_1138_pp1_iter5_reg;
reg   [7:0] reg_1138_pp1_iter6_reg;
reg   [7:0] reg_1138_pp1_iter7_reg;
reg   [7:0] reg_1138_pp1_iter8_reg;
reg   [7:0] reg_1138_pp1_iter9_reg;
reg   [7:0] reg_1138_pp1_iter10_reg;
reg   [7:0] reg_1138_pp1_iter11_reg;
reg   [7:0] reg_1138_pp1_iter12_reg;
reg   [7:0] reg_1138_pp1_iter13_reg;
reg   [7:0] reg_1138_pp1_iter14_reg;
reg   [7:0] reg_1138_pp1_iter15_reg;
reg   [7:0] reg_1138_pp1_iter16_reg;
reg   [7:0] reg_1138_pp1_iter17_reg;
reg   [7:0] reg_1138_pp1_iter18_reg;
reg   [7:0] reg_1138_pp1_iter19_reg;
reg   [7:0] reg_1138_pp1_iter20_reg;
reg   [7:0] reg_1138_pp1_iter21_reg;
reg   [7:0] reg_1138_pp1_iter22_reg;
reg   [7:0] reg_1138_pp1_iter23_reg;
reg   [7:0] reg_1142;
reg   [7:0] reg_1142_pp1_iter3_reg;
reg   [7:0] reg_1142_pp1_iter4_reg;
reg   [7:0] reg_1142_pp1_iter5_reg;
reg   [7:0] reg_1142_pp1_iter6_reg;
reg   [7:0] reg_1142_pp1_iter7_reg;
reg   [7:0] reg_1142_pp1_iter8_reg;
reg   [7:0] reg_1142_pp1_iter9_reg;
reg   [7:0] reg_1142_pp1_iter10_reg;
reg   [7:0] reg_1142_pp1_iter11_reg;
reg   [7:0] reg_1142_pp1_iter12_reg;
reg   [7:0] reg_1142_pp1_iter13_reg;
reg   [7:0] reg_1142_pp1_iter14_reg;
reg   [7:0] reg_1142_pp1_iter15_reg;
reg   [7:0] reg_1142_pp1_iter16_reg;
reg   [7:0] reg_1142_pp1_iter17_reg;
reg   [7:0] reg_1142_pp1_iter18_reg;
reg   [7:0] reg_1142_pp1_iter19_reg;
reg   [7:0] reg_1142_pp1_iter20_reg;
reg   [7:0] reg_1142_pp1_iter21_reg;
reg   [7:0] reg_1142_pp1_iter22_reg;
reg   [7:0] reg_1142_pp1_iter23_reg;
reg   [12:0] row_ind_4_V_load_reg_3980;
wire    ap_CS_fsm_state2;
reg   [12:0] row_ind_4_V_1_load_reg_3985;
reg   [12:0] row_ind_4_V_2_load_reg_3990;
reg   [12:0] row_ind_4_V_3_load_reg_3996;
reg   [12:0] row_ind_4_V_4_load_reg_4001;
wire   [2:0] init_row_ind_fu_1167_p2;
wire   [31:0] init_buf_fu_1202_p1;
wire   [0:0] icmp_ln370_fu_1161_p2;
wire   [31:0] zext_ln887_fu_1206_p1;
reg   [31:0] zext_ln887_reg_4019;
wire  signed [13:0] sext_ln887_fu_1210_p1;
reg  signed [13:0] sext_ln887_reg_4024;
wire   [0:0] icmp_ln887_fu_1213_p2;
wire    ap_CS_fsm_state3;
wire   [2:0] trunc_ln321_fu_1218_p1;
reg   [2:0] trunc_ln321_reg_4035;
wire   [2:0] trunc_ln321_1_fu_1222_p1;
reg   [2:0] trunc_ln321_1_reg_4039;
wire   [0:0] icmp_ln887_1_fu_1229_p2;
reg   [0:0] icmp_ln887_1_reg_4047;
wire    ap_block_state4_pp0_stage0_iter0;
reg    ap_block_state5_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
wire   [12:0] col_V_1_fu_1234_p2;
reg   [12:0] col_V_1_reg_4051;
reg    ap_enable_reg_pp0_iter0;
wire   [31:0] init_buf_1_fu_1254_p2;
wire    ap_CS_fsm_state6;
wire   [12:0] col_V_fu_1269_p2;
reg   [12:0] col_V_reg_4064;
wire    ap_CS_fsm_state7;
reg   [9:0] buf_A_0_V_addr_1_reg_4069;
wire   [0:0] icmp_ln887_2_fu_1264_p2;
reg   [9:0] buf_A_1_V_addr_1_reg_4075;
reg   [9:0] buf_B_0_V_addr_1_reg_4096;
reg   [9:0] buf_B_1_V_addr_1_reg_4102;
wire  signed [13:0] sext_ln1353_1_fu_1298_p1;
reg  signed [13:0] sext_ln1353_1_reg_4367;
wire  signed [13:0] sext_ln256_1_fu_1311_p1;
reg  signed [13:0] sext_ln256_1_reg_4372;
wire  signed [14:0] sext_ln276_fu_1321_p1;
reg  signed [14:0] sext_ln276_reg_4377;
wire  signed [13:0] sext_ln276_1_fu_1325_p1;
reg  signed [13:0] sext_ln276_1_reg_4382;
wire  signed [13:0] sext_ln887_1_fu_1329_p1;
reg  signed [13:0] sext_ln887_1_reg_4387;
wire   [7:0] tmp_16_fu_1364_p7;
reg   [7:0] tmp_16_reg_4392;
wire    ap_CS_fsm_state8;
wire   [7:0] tmp_17_fu_1379_p7;
reg   [7:0] tmp_17_reg_4397;
wire   [0:0] icmp_ln887_3_fu_1398_p2;
wire    ap_CS_fsm_state10;
wire   [0:0] icmp_ln887_4_fu_1403_p2;
reg   [0:0] icmp_ln887_4_reg_4406;
wire   [2:0] trunc_ln544_fu_1428_p1;
reg   [2:0] trunc_ln544_reg_4411;
wire   [0:0] and_ln276_fu_1440_p2;
reg   [0:0] and_ln276_reg_4416;
wire   [0:0] and_ln276_1_fu_1452_p2;
reg   [0:0] and_ln276_1_reg_4422;
wire   [0:0] and_ln276_2_fu_1474_p2;
reg   [0:0] and_ln276_2_reg_4428;
wire   [0:0] and_ln276_3_fu_1486_p2;
reg   [0:0] and_ln276_3_reg_4434;
wire   [0:0] and_ln276_4_fu_1498_p2;
reg   [0:0] and_ln276_4_reg_4440;
wire   [2:0] trunc_ln321_2_fu_1504_p1;
reg   [2:0] trunc_ln321_2_reg_4446;
wire   [2:0] trunc_ln321_3_fu_1508_p1;
reg   [2:0] trunc_ln321_3_reg_4452;
wire   [2:0] trunc_ln321_4_fu_1512_p1;
reg   [2:0] trunc_ln321_4_reg_4458;
wire   [2:0] trunc_ln321_5_fu_1516_p1;
reg   [2:0] trunc_ln321_5_reg_4464;
wire   [2:0] trunc_ln321_6_fu_1520_p1;
reg   [2:0] trunc_ln321_6_reg_4470;
wire   [0:0] icmp_ln887_5_fu_1528_p2;
reg   [0:0] icmp_ln887_5_reg_4476_pp1_iter2_reg;
reg   [0:0] icmp_ln887_5_reg_4476_pp1_iter3_reg;
reg   [0:0] icmp_ln887_5_reg_4476_pp1_iter4_reg;
reg   [0:0] icmp_ln887_5_reg_4476_pp1_iter5_reg;
reg   [0:0] icmp_ln887_5_reg_4476_pp1_iter6_reg;
reg   [0:0] icmp_ln887_5_reg_4476_pp1_iter7_reg;
reg   [0:0] icmp_ln887_5_reg_4476_pp1_iter8_reg;
reg   [0:0] icmp_ln887_5_reg_4476_pp1_iter9_reg;
reg   [0:0] icmp_ln887_5_reg_4476_pp1_iter10_reg;
reg   [0:0] icmp_ln887_5_reg_4476_pp1_iter11_reg;
reg   [0:0] icmp_ln887_5_reg_4476_pp1_iter12_reg;
reg   [0:0] icmp_ln887_5_reg_4476_pp1_iter13_reg;
reg   [0:0] icmp_ln887_5_reg_4476_pp1_iter14_reg;
reg   [0:0] icmp_ln887_5_reg_4476_pp1_iter15_reg;
reg   [0:0] icmp_ln887_5_reg_4476_pp1_iter16_reg;
reg   [0:0] icmp_ln887_5_reg_4476_pp1_iter17_reg;
reg   [0:0] icmp_ln887_5_reg_4476_pp1_iter18_reg;
reg   [0:0] icmp_ln887_5_reg_4476_pp1_iter19_reg;
reg   [0:0] icmp_ln887_5_reg_4476_pp1_iter20_reg;
reg   [0:0] icmp_ln887_5_reg_4476_pp1_iter21_reg;
reg   [0:0] icmp_ln887_5_reg_4476_pp1_iter22_reg;
reg   [0:0] icmp_ln887_5_reg_4476_pp1_iter23_reg;
reg   [0:0] icmp_ln887_5_reg_4476_pp1_iter24_reg;
reg   [0:0] icmp_ln887_5_reg_4476_pp1_iter25_reg;
reg   [0:0] icmp_ln887_5_reg_4476_pp1_iter26_reg;
reg   [0:0] icmp_ln887_5_reg_4476_pp1_iter27_reg;
wire   [12:0] col_V_2_fu_1533_p2;
reg   [12:0] col_V_2_reg_4480;
wire   [0:0] icmp_ln887_6_fu_1539_p2;
reg   [0:0] icmp_ln887_6_reg_4485;
wire   [0:0] and_ln261_fu_1544_p2;
wire   [63:0] zext_ln544_2_fu_1549_p1;
reg   [63:0] zext_ln544_2_reg_4503;
reg   [7:0] buf_cop_A_0_V_10_lo_reg_4527;
reg   [7:0] buf_cop_B_0_V_8_loa_reg_4532;
wire   [16:0] grp_fu_3555_p3;
reg   [16:0] add_ln700_reg_4537;
wire   [16:0] grp_fu_3563_p3;
reg   [16:0] add_ln700_1_reg_4542;
wire   [16:0] grp_fu_3571_p3;
reg   [16:0] add_ln700_2_reg_4547;
wire   [16:0] grp_fu_3579_p3;
reg   [16:0] add_ln700_9_reg_4552;
wire   [16:0] grp_fu_3587_p3;
reg   [16:0] add_ln700_10_reg_4557;
wire   [16:0] grp_fu_3595_p3;
reg   [16:0] add_ln700_11_reg_4562;
wire   [16:0] grp_fu_3603_p3;
reg   [16:0] add_ln700_13_reg_4567;
wire   [16:0] grp_fu_3611_p3;
reg   [16:0] add_ln700_17_reg_4572;
wire   [16:0] grp_fu_3619_p3;
reg   [16:0] add_ln700_22_reg_4577;
wire   [0:0] icmp_ln891_fu_1717_p2;
reg   [0:0] icmp_ln891_reg_4582_pp1_iter1_reg;
reg   [0:0] icmp_ln891_reg_4582_pp1_iter2_reg;
reg   [0:0] icmp_ln891_reg_4582_pp1_iter3_reg;
reg   [0:0] icmp_ln891_reg_4582_pp1_iter4_reg;
reg   [0:0] icmp_ln891_reg_4582_pp1_iter5_reg;
reg   [0:0] icmp_ln891_reg_4582_pp1_iter6_reg;
reg   [0:0] icmp_ln891_reg_4582_pp1_iter7_reg;
reg   [0:0] icmp_ln891_reg_4582_pp1_iter8_reg;
reg   [0:0] icmp_ln891_reg_4582_pp1_iter9_reg;
reg   [0:0] icmp_ln891_reg_4582_pp1_iter10_reg;
reg   [0:0] icmp_ln891_reg_4582_pp1_iter11_reg;
reg   [0:0] icmp_ln891_reg_4582_pp1_iter12_reg;
reg   [0:0] icmp_ln891_reg_4582_pp1_iter13_reg;
reg   [0:0] icmp_ln891_reg_4582_pp1_iter14_reg;
reg   [0:0] icmp_ln891_reg_4582_pp1_iter15_reg;
reg   [0:0] icmp_ln891_reg_4582_pp1_iter16_reg;
reg   [0:0] icmp_ln891_reg_4582_pp1_iter17_reg;
reg   [0:0] icmp_ln891_reg_4582_pp1_iter18_reg;
reg   [0:0] icmp_ln891_reg_4582_pp1_iter19_reg;
reg   [0:0] icmp_ln891_reg_4582_pp1_iter20_reg;
reg   [0:0] icmp_ln891_reg_4582_pp1_iter21_reg;
reg   [0:0] icmp_ln891_reg_4582_pp1_iter22_reg;
reg   [0:0] icmp_ln891_reg_4582_pp1_iter23_reg;
reg   [0:0] icmp_ln891_reg_4582_pp1_iter24_reg;
reg   [0:0] icmp_ln891_reg_4582_pp1_iter25_reg;
reg   [0:0] icmp_ln891_reg_4582_pp1_iter26_reg;
wire   [0:0] icmp_ln879_3_fu_1723_p2;
reg   [0:0] icmp_ln879_3_reg_4586;
reg   [0:0] icmp_ln879_3_reg_4586_pp1_iter1_reg;
wire   [15:0] zext_ln209_20_fu_1755_p1;
reg   [15:0] zext_ln209_20_reg_4620;
reg    ap_predicate_op474_read_state12;
reg    ap_predicate_op480_read_state12;
reg    ap_block_state12_pp1_stage1_iter0;
wire    ap_block_state16_pp1_stage1_iter1;
wire    ap_block_state20_pp1_stage1_iter2;
wire    ap_block_state24_pp1_stage1_iter3;
wire    ap_block_state28_pp1_stage1_iter4;
wire    ap_block_state32_pp1_stage1_iter5;
wire    ap_block_state36_pp1_stage1_iter6;
wire    ap_block_state40_pp1_stage1_iter7;
wire    ap_block_state44_pp1_stage1_iter8;
wire    ap_block_state48_pp1_stage1_iter9;
wire    ap_block_state52_pp1_stage1_iter10;
wire    ap_block_state56_pp1_stage1_iter11;
wire    ap_block_state60_pp1_stage1_iter12;
wire    ap_block_state64_pp1_stage1_iter13;
wire    ap_block_state68_pp1_stage1_iter14;
wire    ap_block_state72_pp1_stage1_iter15;
wire    ap_block_state76_pp1_stage1_iter16;
wire    ap_block_state80_pp1_stage1_iter17;
wire    ap_block_state84_pp1_stage1_iter18;
wire    ap_block_state88_pp1_stage1_iter19;
wire    ap_block_state92_pp1_stage1_iter20;
wire    ap_block_state96_pp1_stage1_iter21;
wire    ap_block_state100_pp1_stage1_iter22;
wire    ap_block_state104_pp1_stage1_iter23;
wire    ap_block_state108_pp1_stage1_iter24;
wire    ap_block_state112_pp1_stage1_iter25;
wire    ap_block_state116_pp1_stage1_iter26;
wire    ap_block_state120_pp1_stage1_iter27;
reg    ap_block_pp1_stage1_11001;
wire   [15:0] zext_ln209_21_fu_1759_p1;
reg   [15:0] zext_ln209_21_reg_4626;
wire   [17:0] add_ln700_6_fu_1783_p2;
reg   [17:0] add_ln700_6_reg_4632;
wire   [17:0] add_ln700_7_fu_1792_p2;
reg   [17:0] add_ln700_7_reg_4637;
wire   [17:0] add_ln700_8_fu_1801_p2;
reg   [17:0] add_ln700_8_reg_4642;
wire   [17:0] grp_fu_3627_p3;
reg   [17:0] add_ln700_14_reg_4647;
wire   [17:0] grp_fu_3635_p3;
reg   [17:0] add_ln700_18_reg_4652;
wire   [17:0] grp_fu_3643_p3;
reg   [17:0] add_ln700_23_reg_4657;
wire   [15:0] mul_ln700_46_fu_1816_p2;
reg   [15:0] mul_ln700_46_reg_4662;
reg   [15:0] mul_ln700_46_reg_4662_pp1_iter1_reg;
wire   [15:0] mul_ln700_15_fu_1822_p2;
reg   [15:0] mul_ln700_15_reg_4667;
wire   [15:0] mul_ln700_55_fu_1828_p2;
reg   [15:0] mul_ln700_55_reg_4672;
wire   [15:0] mul_ln700_56_fu_1834_p2;
reg   [15:0] mul_ln700_56_reg_4677;
wire    ap_block_state13_pp1_stage2_iter0;
wire    ap_block_state17_pp1_stage2_iter1;
wire    ap_block_state21_pp1_stage2_iter2;
wire    ap_block_state25_pp1_stage2_iter3;
wire    ap_block_state29_pp1_stage2_iter4;
wire    ap_block_state33_pp1_stage2_iter5;
wire    ap_block_state37_pp1_stage2_iter6;
wire    ap_block_state41_pp1_stage2_iter7;
wire    ap_block_state45_pp1_stage2_iter8;
wire    ap_block_state49_pp1_stage2_iter9;
wire    ap_block_state53_pp1_stage2_iter10;
wire    ap_block_state57_pp1_stage2_iter11;
wire    ap_block_state61_pp1_stage2_iter12;
wire    ap_block_state65_pp1_stage2_iter13;
wire    ap_block_state69_pp1_stage2_iter14;
wire    ap_block_state73_pp1_stage2_iter15;
wire    ap_block_state77_pp1_stage2_iter16;
wire    ap_block_state81_pp1_stage2_iter17;
wire    ap_block_state85_pp1_stage2_iter18;
wire    ap_block_state89_pp1_stage2_iter19;
wire    ap_block_state93_pp1_stage2_iter20;
wire    ap_block_state97_pp1_stage2_iter21;
wire    ap_block_state101_pp1_stage2_iter22;
wire    ap_block_state105_pp1_stage2_iter23;
wire    ap_block_state109_pp1_stage2_iter24;
wire    ap_block_state113_pp1_stage2_iter25;
wire    ap_block_state117_pp1_stage2_iter26;
reg    ap_block_state121_pp1_stage2_iter27;
reg    ap_block_pp1_stage2_11001;
wire   [16:0] grp_fu_3659_p3;
reg   [16:0] add_ln700_49_reg_4732;
wire   [16:0] grp_fu_3667_p3;
reg   [16:0] add_ln700_58_reg_4737;
wire   [16:0] grp_fu_3651_p3;
reg   [16:0] add_ln700_70_reg_4742;
reg   [16:0] add_ln700_70_reg_4742_pp1_iter1_reg;
reg   [7:0] buf_cop_A_1_V_10_lo_reg_4747;
wire    ap_CS_fsm_pp1_stage3;
wire    ap_block_state14_pp1_stage3_iter0;
wire    ap_block_state18_pp1_stage3_iter1;
wire    ap_block_state22_pp1_stage3_iter2;
wire    ap_block_state26_pp1_stage3_iter3;
wire    ap_block_state30_pp1_stage3_iter4;
wire    ap_block_state34_pp1_stage3_iter5;
wire    ap_block_state38_pp1_stage3_iter6;
wire    ap_block_state42_pp1_stage3_iter7;
wire    ap_block_state46_pp1_stage3_iter8;
wire    ap_block_state50_pp1_stage3_iter9;
wire    ap_block_state54_pp1_stage3_iter10;
wire    ap_block_state58_pp1_stage3_iter11;
wire    ap_block_state62_pp1_stage3_iter12;
wire    ap_block_state66_pp1_stage3_iter13;
wire    ap_block_state70_pp1_stage3_iter14;
wire    ap_block_state74_pp1_stage3_iter15;
wire    ap_block_state78_pp1_stage3_iter16;
wire    ap_block_state82_pp1_stage3_iter17;
wire    ap_block_state86_pp1_stage3_iter18;
wire    ap_block_state90_pp1_stage3_iter19;
wire    ap_block_state94_pp1_stage3_iter20;
wire    ap_block_state98_pp1_stage3_iter21;
wire    ap_block_state102_pp1_stage3_iter22;
wire    ap_block_state106_pp1_stage3_iter23;
wire    ap_block_state110_pp1_stage3_iter24;
wire    ap_block_state114_pp1_stage3_iter25;
wire    ap_block_state118_pp1_stage3_iter26;
wire    ap_block_pp1_stage3_11001;
reg   [7:0] buf_cop_A_2_V_10_lo_reg_4752;
reg   [7:0] buf_cop_A_3_V_10_lo_reg_4757;
reg   [7:0] buf_cop_B_1_V_8_loa_reg_4762;
reg   [7:0] buf_cop_B_2_V_8_loa_reg_4767;
reg   [7:0] buf_cop_B_3_V_8_loa_reg_4772;
wire   [7:0] buf_cop_A_0_V_12_fu_2297_p3;
reg   [7:0] buf_cop_A_0_V_12_reg_4777;
wire   [7:0] buf_cop_B_0_V_9_fu_2303_p3;
reg   [7:0] buf_cop_B_0_V_9_reg_4782;
wire   [7:0] buf_cop_A_1_V_12_fu_2309_p3;
reg   [7:0] buf_cop_A_1_V_12_reg_4787;
wire   [7:0] buf_cop_B_1_V_9_fu_2316_p3;
reg   [7:0] buf_cop_B_1_V_9_reg_4792;
wire   [7:0] buf_cop_A_2_V_12_fu_2323_p3;
reg   [7:0] buf_cop_A_2_V_12_reg_4797;
wire   [7:0] buf_cop_B_2_V_9_fu_2330_p3;
reg   [7:0] buf_cop_B_2_V_9_reg_4806;
wire   [7:0] buf_cop_A_3_V_12_fu_2337_p3;
reg   [7:0] buf_cop_A_3_V_12_reg_4815;
wire   [7:0] buf_cop_B_3_V_9_fu_2344_p3;
reg   [7:0] buf_cop_B_3_V_9_reg_4824;
wire   [7:0] buf_cop_A_4_V_12_fu_2351_p3;
reg   [7:0] buf_cop_A_4_V_12_reg_4833;
wire   [7:0] buf_cop_B_4_V_9_fu_2358_p3;
reg   [7:0] buf_cop_B_4_V_9_reg_4842;
wire   [15:0] zext_ln209_44_fu_2365_p1;
reg   [15:0] zext_ln209_44_reg_4851;
wire   [15:0] zext_ln209_45_fu_2369_p1;
reg   [15:0] zext_ln209_45_reg_4856;
wire   [17:0] grp_fu_3675_p3;
reg   [17:0] add_ln700_50_reg_4861;
reg   [17:0] add_ln700_50_reg_4861_pp1_iter1_reg;
wire   [17:0] grp_fu_3683_p3;
reg   [17:0] add_ln700_59_reg_4866;
reg   [17:0] add_ln700_59_reg_4866_pp1_iter1_reg;
wire   [15:0] zext_ln209_26_fu_2555_p1;
reg   [15:0] zext_ln209_26_reg_4871;
(* use_dsp48 = "no" *) wire   [18:0] add_ln700_15_fu_2570_p2;
reg   [18:0] add_ln700_15_reg_4876;
(* use_dsp48 = "no" *) wire   [18:0] add_ln700_19_fu_2578_p2;
reg   [18:0] add_ln700_19_reg_4881;
(* use_dsp48 = "no" *) wire   [18:0] add_ln700_20_fu_2586_p2;
reg   [18:0] add_ln700_20_reg_4886;
wire   [16:0] grp_fu_3718_p3;
reg   [16:0] add_ln700_28_reg_4891;
reg    ap_enable_reg_pp1_iter1;
wire   [15:0] zext_ln209_18_fu_2638_p1;
reg   [15:0] zext_ln209_18_reg_4896;
wire   [15:0] zext_ln209_19_fu_2641_p1;
reg   [15:0] zext_ln209_19_reg_4901;
wire   [16:0] grp_fu_3726_p3;
reg   [16:0] add_ln700_25_reg_4906;
wire   [16:0] grp_fu_3742_p3;
reg   [16:0] add_ln700_27_reg_4911;
wire   [17:0] grp_fu_3766_p3;
reg   [17:0] add_ln700_29_reg_4916;
wire   [16:0] grp_fu_3734_p3;
reg   [16:0] add_ln700_33_reg_4921;
wire   [16:0] grp_fu_3750_p3;
reg   [16:0] add_ln700_35_reg_4926;
wire   [17:0] grp_fu_3774_p3;
reg   [17:0] add_ln700_37_reg_4931;
wire   [16:0] grp_fu_3758_p3;
reg   [16:0] add_ln700_43_reg_4936;
wire   [17:0] grp_fu_3782_p3;
reg   [17:0] add_ln700_46_reg_4941;
wire   [15:0] zext_ln209_30_fu_2786_p1;
reg   [15:0] zext_ln209_30_reg_4946;
wire   [15:0] zext_ln209_31_fu_2790_p1;
reg   [15:0] zext_ln209_31_reg_4951;
wire   [15:0] zext_ln209_32_fu_2794_p1;
reg   [15:0] zext_ln209_32_reg_4956;
wire   [15:0] zext_ln209_33_fu_2798_p1;
reg   [15:0] zext_ln209_33_reg_4961;
wire   [15:0] zext_ln209_34_fu_2802_p1;
reg   [15:0] zext_ln209_34_reg_4966;
wire   [15:0] zext_ln209_35_fu_2805_p1;
reg   [15:0] zext_ln209_35_reg_4972;
wire   [19:0] add_ln700_31_fu_2856_p2;
reg   [19:0] add_ln700_31_reg_4978;
wire   [19:0] add_ln700_39_fu_2886_p2;
reg   [19:0] add_ln700_39_reg_4983;
wire   [19:0] add_ln700_44_fu_2916_p2;
reg   [19:0] add_ln700_44_reg_4988;
wire   [16:0] grp_fu_3865_p3;
reg   [16:0] add_ln700_52_reg_4993;
wire   [16:0] grp_fu_3841_p3;
reg   [16:0] add_ln700_53_reg_4998;
wire   [16:0] grp_fu_3873_p3;
reg   [16:0] add_ln700_61_reg_5003;
wire   [16:0] grp_fu_3849_p3;
reg   [16:0] add_ln700_62_reg_5008;
wire   [16:0] grp_fu_3857_p3;
reg   [16:0] add_ln700_67_reg_5013;
wire   [16:0] grp_fu_3881_p3;
reg   [16:0] add_ln700_72_reg_5018;
wire   [7:0] buf_cop_A_2_V_15_fu_3000_p3;
reg   [7:0] buf_cop_A_2_V_15_reg_5023;
wire   [7:0] buf_cop_B_2_V_12_fu_3006_p3;
reg   [7:0] buf_cop_B_2_V_12_reg_5028;
wire   [7:0] buf_cop_A_4_V_15_fu_3036_p3;
reg   [7:0] buf_cop_A_4_V_15_reg_5033;
wire   [7:0] buf_cop_B_4_V_12_fu_3042_p3;
reg   [7:0] buf_cop_B_4_V_12_reg_5038;
wire   [20:0] grp_fu_3913_p3;
reg   [20:0] add_ln700_48_reg_5043;
wire   [18:0] add_ln700_55_fu_3128_p2;
reg   [18:0] add_ln700_55_reg_5048;
wire   [20:0] grp_fu_3921_p3;
reg   [20:0] add_ln700_57_reg_5053;
wire   [18:0] add_ln700_64_fu_3143_p2;
reg   [18:0] add_ln700_64_reg_5058;
wire   [20:0] grp_fu_3887_p3;
reg   [20:0] add_ln700_66_reg_5063;
wire   [17:0] grp_fu_3893_p3;
reg   [17:0] add_ln700_68_reg_5068;
wire   [18:0] add_ln700_74_fu_3161_p2;
reg   [18:0] add_ln700_74_reg_5073;
wire   [20:0] add_ln700_56_fu_3186_p2;
reg   [20:0] add_ln700_56_reg_5078;
wire   [20:0] add_ln700_65_fu_3203_p2;
reg   [20:0] add_ln700_65_reg_5083;
wire   [20:0] add_ln700_71_fu_3220_p2;
reg   [20:0] add_ln700_71_reg_5088;
reg   [0:0] or_ln203_reg_5093;
reg   [0:0] or_ln203_reg_5093_pp1_iter3_reg;
reg   [0:0] or_ln203_reg_5093_pp1_iter4_reg;
reg   [0:0] or_ln203_reg_5093_pp1_iter5_reg;
reg   [0:0] or_ln203_reg_5093_pp1_iter6_reg;
reg   [0:0] or_ln203_reg_5093_pp1_iter7_reg;
reg   [0:0] or_ln203_reg_5093_pp1_iter8_reg;
reg   [0:0] or_ln203_reg_5093_pp1_iter9_reg;
reg   [0:0] or_ln203_reg_5093_pp1_iter10_reg;
reg   [0:0] or_ln203_reg_5093_pp1_iter11_reg;
reg   [0:0] or_ln203_reg_5093_pp1_iter12_reg;
reg   [0:0] or_ln203_reg_5093_pp1_iter13_reg;
reg   [0:0] or_ln203_reg_5093_pp1_iter14_reg;
reg   [0:0] or_ln203_reg_5093_pp1_iter15_reg;
reg   [0:0] or_ln203_reg_5093_pp1_iter16_reg;
reg   [0:0] or_ln203_reg_5093_pp1_iter17_reg;
reg   [0:0] or_ln203_reg_5093_pp1_iter18_reg;
reg   [0:0] or_ln203_reg_5093_pp1_iter19_reg;
reg   [0:0] or_ln203_reg_5093_pp1_iter20_reg;
reg   [0:0] or_ln203_reg_5093_pp1_iter21_reg;
reg   [0:0] or_ln203_reg_5093_pp1_iter22_reg;
reg   [0:0] or_ln203_reg_5093_pp1_iter23_reg;
reg   [0:0] or_ln203_reg_5093_pp1_iter24_reg;
reg   [0:0] or_ln203_reg_5093_pp1_iter25_reg;
reg   [0:0] or_ln203_reg_5093_pp1_iter26_reg;
reg   [0:0] or_ln203_reg_5093_pp1_iter27_reg;
wire   [0:0] icmp_ln879_2_fu_3244_p2;
reg   [0:0] icmp_ln879_2_reg_5097;
reg   [0:0] icmp_ln879_2_reg_5097_pp1_iter3_reg;
reg   [0:0] icmp_ln879_2_reg_5097_pp1_iter4_reg;
reg   [0:0] icmp_ln879_2_reg_5097_pp1_iter5_reg;
reg   [0:0] icmp_ln879_2_reg_5097_pp1_iter6_reg;
reg   [0:0] icmp_ln879_2_reg_5097_pp1_iter7_reg;
reg   [0:0] icmp_ln879_2_reg_5097_pp1_iter8_reg;
reg   [0:0] icmp_ln879_2_reg_5097_pp1_iter9_reg;
reg   [0:0] icmp_ln879_2_reg_5097_pp1_iter10_reg;
reg   [0:0] icmp_ln879_2_reg_5097_pp1_iter11_reg;
reg   [0:0] icmp_ln879_2_reg_5097_pp1_iter12_reg;
reg   [0:0] icmp_ln879_2_reg_5097_pp1_iter13_reg;
reg   [0:0] icmp_ln879_2_reg_5097_pp1_iter14_reg;
reg   [0:0] icmp_ln879_2_reg_5097_pp1_iter15_reg;
reg   [0:0] icmp_ln879_2_reg_5097_pp1_iter16_reg;
reg   [0:0] icmp_ln879_2_reg_5097_pp1_iter17_reg;
reg   [0:0] icmp_ln879_2_reg_5097_pp1_iter18_reg;
reg   [0:0] icmp_ln879_2_reg_5097_pp1_iter19_reg;
reg   [0:0] icmp_ln879_2_reg_5097_pp1_iter20_reg;
reg   [0:0] icmp_ln879_2_reg_5097_pp1_iter21_reg;
reg   [0:0] icmp_ln879_2_reg_5097_pp1_iter22_reg;
reg   [0:0] icmp_ln879_2_reg_5097_pp1_iter23_reg;
wire   [0:0] icmp_ln895_2_fu_3250_p2;
reg   [0:0] icmp_ln895_2_reg_5101;
reg   [0:0] icmp_ln895_2_reg_5101_pp1_iter3_reg;
reg   [0:0] icmp_ln895_2_reg_5101_pp1_iter4_reg;
reg   [0:0] icmp_ln895_2_reg_5101_pp1_iter5_reg;
reg   [0:0] icmp_ln895_2_reg_5101_pp1_iter6_reg;
reg   [0:0] icmp_ln895_2_reg_5101_pp1_iter7_reg;
reg   [0:0] icmp_ln895_2_reg_5101_pp1_iter8_reg;
reg   [0:0] icmp_ln895_2_reg_5101_pp1_iter9_reg;
reg   [0:0] icmp_ln895_2_reg_5101_pp1_iter10_reg;
reg   [0:0] icmp_ln895_2_reg_5101_pp1_iter11_reg;
reg   [0:0] icmp_ln895_2_reg_5101_pp1_iter12_reg;
reg   [0:0] icmp_ln895_2_reg_5101_pp1_iter13_reg;
reg   [0:0] icmp_ln895_2_reg_5101_pp1_iter14_reg;
reg   [0:0] icmp_ln895_2_reg_5101_pp1_iter15_reg;
reg   [0:0] icmp_ln895_2_reg_5101_pp1_iter16_reg;
reg   [0:0] icmp_ln895_2_reg_5101_pp1_iter17_reg;
reg   [0:0] icmp_ln895_2_reg_5101_pp1_iter18_reg;
reg   [0:0] icmp_ln895_2_reg_5101_pp1_iter19_reg;
reg   [0:0] icmp_ln895_2_reg_5101_pp1_iter20_reg;
reg   [0:0] icmp_ln895_2_reg_5101_pp1_iter21_reg;
reg   [0:0] icmp_ln895_2_reg_5101_pp1_iter22_reg;
reg   [0:0] icmp_ln895_2_reg_5101_pp1_iter23_reg;
wire   [7:0] select_ln206_fu_3264_p3;
wire   [41:0] ret_V_3_fu_3298_p2;
reg   [41:0] ret_V_3_reg_5117;
wire   [41:0] ret_V_4_fu_3310_p2;
reg   [41:0] ret_V_4_reg_5122;
wire   [41:0] grp_fu_3316_p2;
reg   [41:0] udiv_ln1371_reg_5127;
wire   [31:0] grp_fu_1032_p1;
reg   [31:0] matchDegree_reg_5137;
wire   [63:0] grp_fu_1041_p1;
reg   [63:0] tmp_5_reg_5143;
reg    ap_enable_reg_pp1_iter16;
wire   [0:0] icmp_ln213_fu_3341_p2;
reg   [0:0] icmp_ln213_reg_5149;
wire   [0:0] icmp_ln213_1_fu_3347_p2;
reg   [0:0] icmp_ln213_1_reg_5154;
wire   [0:0] and_ln213_fu_3357_p2;
reg   [0:0] and_ln213_reg_5159;
reg   [0:0] and_ln213_reg_5159_pp1_iter17_reg;
reg   [0:0] and_ln213_reg_5159_pp1_iter18_reg;
reg   [0:0] and_ln213_reg_5159_pp1_iter19_reg;
reg   [0:0] and_ln213_reg_5159_pp1_iter20_reg;
reg   [0:0] and_ln213_reg_5159_pp1_iter21_reg;
reg   [0:0] and_ln213_reg_5159_pp1_iter22_reg;
reg   [0:0] and_ln213_reg_5159_pp1_iter23_reg;
reg   [0:0] and_ln213_reg_5159_pp1_iter24_reg;
reg   [0:0] and_ln213_reg_5159_pp1_iter25_reg;
reg   [0:0] and_ln213_reg_5159_pp1_iter26_reg;
wire   [31:0] grp_fu_1023_p2;
reg   [31:0] tmp_7_reg_5163;
reg    ap_enable_reg_pp1_iter17;
reg   [63:0] tmp_8_reg_5168;
reg    ap_enable_reg_pp1_iter18;
wire   [63:0] grp_fu_1049_p2;
reg   [63:0] tmp_9_reg_5173;
reg    ap_enable_reg_pp1_iter20;
wire   [63:0] grp_fu_1044_p2;
reg   [63:0] tmp_s_reg_5178;
wire   [0:0] icmp_ln257_fu_3363_p2;
reg   [0:0] icmp_ln257_reg_5183;
wire   [31:0] zext_ln257_fu_3376_p1;
reg   [63:0] tmp_1_reg_5193;
reg    ap_enable_reg_pp1_iter22;
wire   [0:0] icmp_ln251_fu_3381_p2;
reg   [0:0] icmp_ln251_reg_5198;
wire   [31:0] grp_fu_1038_p1;
reg   [31:0] wMin_reg_5203;
wire   [31:0] zext_ln251_fu_3394_p1;
wire   [31:0] grp_fu_1035_p1;
reg   [31:0] tmp_2_reg_5214;
reg    ap_enable_reg_pp1_iter23;
wire   [7:0] select_ln216_fu_3399_p3;
wire   [31:0] grp_fu_1028_p2;
reg   [31:0] tmp_3_reg_5229;
reg    ap_enable_reg_pp1_iter24;
reg   [31:0] tmp_3_reg_5229_pp1_iter25_reg;
reg   [31:0] tmp_4_reg_5234;
reg   [31:0] tmp_10_reg_5239;
reg   [31:0] tmp_11_reg_5244;
reg    ap_enable_reg_pp1_iter25;
reg   [7:0] tmp_V_8_reg_5249;
wire   [22:0] tmp_V_9_fu_3444_p1;
reg   [22:0] tmp_V_9_reg_5255;
wire   [7:0] val_V_fu_3541_p3;
reg   [7:0] val_V_reg_5260;
wire   [12:0] row_V_fu_3549_p2;
wire    ap_CS_fsm_state122;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state4;
wire    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state11;
wire    ap_block_pp1_stage3_subdone;
reg    ap_block_pp1_stage2_subdone;
reg    ap_enable_reg_pp1_iter3;
reg    ap_enable_reg_pp1_iter4;
reg    ap_enable_reg_pp1_iter5;
reg    ap_enable_reg_pp1_iter6;
reg    ap_enable_reg_pp1_iter7;
reg    ap_enable_reg_pp1_iter8;
reg    ap_enable_reg_pp1_iter9;
reg    ap_enable_reg_pp1_iter10;
reg    ap_enable_reg_pp1_iter11;
reg    ap_enable_reg_pp1_iter12;
reg    ap_enable_reg_pp1_iter13;
reg    ap_enable_reg_pp1_iter14;
reg    ap_enable_reg_pp1_iter15;
reg    ap_enable_reg_pp1_iter19;
reg    ap_enable_reg_pp1_iter21;
reg    ap_enable_reg_pp1_iter26;
reg   [9:0] buf_A_0_V_address0;
reg    buf_A_0_V_ce0;
wire   [7:0] buf_A_0_V_q0;
reg   [9:0] buf_A_0_V_address1;
reg    buf_A_0_V_ce1;
reg    buf_A_0_V_we1;
reg   [7:0] buf_A_0_V_d1;
reg   [9:0] buf_A_1_V_address0;
reg    buf_A_1_V_ce0;
wire   [7:0] buf_A_1_V_q0;
reg   [9:0] buf_A_1_V_address1;
reg    buf_A_1_V_ce1;
reg    buf_A_1_V_we1;
reg   [7:0] buf_A_1_V_d1;
reg   [9:0] buf_A_2_V_address0;
reg    buf_A_2_V_ce0;
wire   [7:0] buf_A_2_V_q0;
reg   [9:0] buf_A_2_V_address1;
reg    buf_A_2_V_ce1;
reg    buf_A_2_V_we1;
reg   [7:0] buf_A_2_V_d1;
reg   [9:0] buf_A_3_V_address0;
reg    buf_A_3_V_ce0;
wire   [7:0] buf_A_3_V_q0;
reg   [9:0] buf_A_3_V_address1;
reg    buf_A_3_V_ce1;
reg    buf_A_3_V_we1;
reg   [7:0] buf_A_3_V_d1;
reg   [9:0] buf_A_4_V_address0;
reg    buf_A_4_V_ce0;
wire   [7:0] buf_A_4_V_q0;
reg   [9:0] buf_A_4_V_address1;
reg    buf_A_4_V_ce1;
reg    buf_A_4_V_we1;
reg   [7:0] buf_A_4_V_d1;
reg   [9:0] buf_B_0_V_address0;
reg    buf_B_0_V_ce0;
wire   [7:0] buf_B_0_V_q0;
reg   [9:0] buf_B_0_V_address1;
reg    buf_B_0_V_ce1;
reg    buf_B_0_V_we1;
reg   [7:0] buf_B_0_V_d1;
reg   [9:0] buf_B_1_V_address0;
reg    buf_B_1_V_ce0;
wire   [7:0] buf_B_1_V_q0;
reg   [9:0] buf_B_1_V_address1;
reg    buf_B_1_V_ce1;
reg    buf_B_1_V_we1;
reg   [7:0] buf_B_1_V_d1;
reg   [9:0] buf_B_2_V_address0;
reg    buf_B_2_V_ce0;
wire   [7:0] buf_B_2_V_q0;
reg   [9:0] buf_B_2_V_address1;
reg    buf_B_2_V_ce1;
reg    buf_B_2_V_we1;
reg   [7:0] buf_B_2_V_d1;
reg   [9:0] buf_B_3_V_address0;
reg    buf_B_3_V_ce0;
wire   [7:0] buf_B_3_V_q0;
reg   [9:0] buf_B_3_V_address1;
reg    buf_B_3_V_ce1;
reg    buf_B_3_V_we1;
reg   [7:0] buf_B_3_V_d1;
reg   [9:0] buf_B_4_V_address0;
reg    buf_B_4_V_ce0;
wire   [7:0] buf_B_4_V_q0;
reg   [9:0] buf_B_4_V_address1;
reg    buf_B_4_V_ce1;
reg    buf_B_4_V_we1;
reg   [7:0] buf_B_4_V_d1;
wire   [2:0] ap_phi_mux_i_op_assign_phi_fu_889_p4;
reg   [2:0] i_op_assign_reg_885;
reg   [31:0] i_op_assign_1_reg_896;
reg   [12:0] ap_phi_mux_t_V_phi_fu_910_p4;
reg   [12:0] t_V_1_reg_918;
wire    ap_CS_fsm_state9;
reg   [12:0] row_ind_3_V_1_reg_929;
reg   [12:0] zero_ind_V_reg_972;
reg   [12:0] row_ind_2_V_reg_939;
reg   [12:0] row_ind_1_V_reg_950;
reg   [12:0] row_ind_0_V_reg_961;
reg   [12:0] t_V_2_reg_984;
reg   [12:0] ap_phi_mux_t_V_3_phi_fu_1000_p4;
wire    ap_block_pp1_stage0;
reg   [7:0] ap_phi_mux_tmp_V_7_phi_fu_1010_p10;
wire   [7:0] ap_phi_reg_pp1_iter0_tmp_V_7_reg_1007;
reg   [7:0] ap_phi_reg_pp1_iter1_tmp_V_7_reg_1007;
reg   [7:0] ap_phi_reg_pp1_iter2_tmp_V_7_reg_1007;
reg   [7:0] ap_phi_reg_pp1_iter3_tmp_V_7_reg_1007;
reg   [7:0] ap_phi_reg_pp1_iter4_tmp_V_7_reg_1007;
reg   [7:0] ap_phi_reg_pp1_iter5_tmp_V_7_reg_1007;
reg   [7:0] ap_phi_reg_pp1_iter6_tmp_V_7_reg_1007;
reg   [7:0] ap_phi_reg_pp1_iter7_tmp_V_7_reg_1007;
reg   [7:0] ap_phi_reg_pp1_iter8_tmp_V_7_reg_1007;
reg   [7:0] ap_phi_reg_pp1_iter9_tmp_V_7_reg_1007;
reg   [7:0] ap_phi_reg_pp1_iter10_tmp_V_7_reg_1007;
reg   [7:0] ap_phi_reg_pp1_iter11_tmp_V_7_reg_1007;
reg   [7:0] ap_phi_reg_pp1_iter12_tmp_V_7_reg_1007;
reg   [7:0] ap_phi_reg_pp1_iter13_tmp_V_7_reg_1007;
reg   [7:0] ap_phi_reg_pp1_iter14_tmp_V_7_reg_1007;
reg   [7:0] ap_phi_reg_pp1_iter15_tmp_V_7_reg_1007;
reg   [7:0] ap_phi_reg_pp1_iter16_tmp_V_7_reg_1007;
reg   [7:0] ap_phi_reg_pp1_iter17_tmp_V_7_reg_1007;
reg   [7:0] ap_phi_reg_pp1_iter18_tmp_V_7_reg_1007;
reg   [7:0] ap_phi_reg_pp1_iter19_tmp_V_7_reg_1007;
reg   [7:0] ap_phi_reg_pp1_iter20_tmp_V_7_reg_1007;
reg   [7:0] ap_phi_reg_pp1_iter21_tmp_V_7_reg_1007;
reg   [7:0] ap_phi_reg_pp1_iter22_tmp_V_7_reg_1007;
reg   [7:0] ap_phi_reg_pp1_iter23_tmp_V_7_reg_1007;
reg   [7:0] ap_phi_reg_pp1_iter24_tmp_V_7_reg_1007;
reg   [7:0] ap_phi_reg_pp1_iter25_tmp_V_7_reg_1007;
reg   [7:0] ap_phi_reg_pp1_iter26_tmp_V_7_reg_1007;
reg   [7:0] ap_phi_reg_pp1_iter27_tmp_V_7_reg_1007;
wire   [63:0] zext_ln544_1_fu_1240_p1;
wire   [63:0] zext_ln544_fu_1275_p1;
reg   [12:0] row_ind_4_V_fu_174;
wire   [12:0] row_ind_0_V_2_fu_1173_p1;
reg   [12:0] row_ind_4_V_1_fu_178;
reg   [12:0] row_ind_4_V_2_fu_182;
reg   [12:0] row_ind_4_V_3_fu_186;
reg   [12:0] row_ind_4_V_4_fu_190;
reg   [7:0] buf_cop_A_0_V_7_fu_234;
wire   [7:0] buf_cop_A_0_V_13_fu_2385_p3;
reg   [7:0] buf_cop_A_0_V_8_fu_238;
wire   [7:0] buf_cop_A_0_V_14_fu_2399_p3;
wire    ap_block_pp1_stage3;
reg   [7:0] buf_cop_A_0_V_9_fu_242;
wire   [7:0] buf_cop_A_0_V_15_fu_2413_p3;
reg   [7:0] buf_cop_A_0_V_10_fu_246;
reg   [7:0] buf_cop_A_1_V_7_fu_250;
wire   [7:0] buf_cop_A_1_V_13_fu_2427_p3;
reg   [7:0] buf_cop_A_1_V_8_fu_254;
wire   [7:0] buf_cop_A_1_V_14_fu_2441_p3;
reg   [7:0] buf_cop_A_1_V_9_fu_258;
wire   [7:0] buf_cop_A_1_V_15_fu_2455_p3;
reg   [7:0] buf_cop_A_1_V_10_fu_262;
reg   [7:0] buf_cop_A_2_V_7_fu_266;
wire   [7:0] buf_cop_A_2_V_13_fu_2594_p3;
reg   [7:0] buf_cop_A_2_V_8_fu_270;
wire   [7:0] buf_cop_A_2_V_14_fu_2988_p3;
reg   [7:0] buf_cop_A_2_V_9_fu_274;
reg   [7:0] buf_cop_A_2_V_10_fu_278;
reg   [7:0] buf_cop_A_3_V_7_fu_282;
wire   [7:0] buf_cop_A_3_V_13_fu_2606_p3;
reg   [7:0] buf_cop_A_3_V_8_fu_286;
wire   [7:0] buf_cop_A_3_V_14_fu_3012_p3;
reg   [7:0] buf_cop_A_3_V_9_fu_290;
wire   [7:0] buf_cop_A_3_V_15_fu_3024_p3;
reg   [7:0] buf_cop_A_3_V_10_fu_294;
reg   [7:0] buf_cop_A_4_V_7_fu_298;
wire   [7:0] buf_cop_A_4_V_13_fu_2730_p3;
reg   [7:0] buf_cop_A_4_V_8_fu_302;
wire   [7:0] buf_cop_A_4_V_14_fu_2742_p3;
reg   [7:0] buf_cop_A_4_V_9_fu_306;
reg   [7:0] buf_cop_A_4_V_10_fu_310;
reg   [7:0] buf_cop_B_0_V_5_fu_314;
wire   [7:0] buf_cop_B_0_V_10_fu_2392_p3;
reg   [7:0] buf_cop_B_0_V_6_fu_318;
wire   [7:0] buf_cop_B_0_V_11_fu_2406_p3;
reg   [7:0] buf_cop_B_0_V_7_fu_322;
wire   [7:0] buf_cop_B_0_V_12_fu_2420_p3;
reg   [7:0] buf_cop_B_0_V_8_fu_326;
reg   [7:0] buf_cop_B_4_V_5_fu_330;
reg   [7:0] buf_cop_B_1_V_5_fu_334;
wire   [7:0] buf_cop_B_1_V_10_fu_2434_p3;
reg   [7:0] buf_cop_B_1_V_6_fu_338;
wire   [7:0] buf_cop_B_1_V_11_fu_2448_p3;
reg   [7:0] buf_cop_B_1_V_7_fu_342;
wire   [7:0] buf_cop_B_1_V_12_fu_2462_p3;
reg   [7:0] buf_cop_B_1_V_8_fu_346;
reg   [7:0] buf_cop_B_4_V_6_fu_350;
reg   [7:0] buf_cop_B_2_V_5_fu_354;
wire   [7:0] buf_cop_B_2_V_10_fu_2600_p3;
reg   [7:0] buf_cop_B_2_V_6_fu_358;
wire   [7:0] buf_cop_B_2_V_11_fu_2994_p3;
reg   [7:0] buf_cop_B_2_V_7_fu_362;
reg   [7:0] buf_cop_B_2_V_8_fu_366;
reg   [7:0] buf_cop_B_4_V_7_fu_370;
wire   [7:0] buf_cop_B_4_V_11_fu_2748_p3;
reg   [7:0] buf_cop_B_3_V_5_fu_374;
wire   [7:0] buf_cop_B_3_V_10_fu_2612_p3;
reg   [7:0] buf_cop_B_3_V_6_fu_378;
wire   [7:0] buf_cop_B_3_V_11_fu_3018_p3;
reg   [7:0] buf_cop_B_3_V_7_fu_382;
wire   [7:0] buf_cop_B_3_V_12_fu_3030_p3;
reg   [7:0] buf_cop_B_3_V_8_fu_386;
reg   [7:0] buf_cop_B_4_V_8_fu_390;
wire   [7:0] buf_cop_B_4_V_10_fu_2736_p3;
reg    ap_block_pp1_stage2_01001;
wire   [7:0] tmp_14_fu_1332_p7;
wire   [7:0] tmp_15_fu_1348_p7;
reg   [31:0] grp_fu_1023_p0;
reg   [31:0] grp_fu_1023_p1;
reg   [31:0] grp_fu_1028_p0;
reg   [31:0] grp_fu_1028_p1;
wire   [63:0] grp_fu_1032_p0;
reg   [31:0] grp_fu_1035_p0;
reg   [31:0] grp_fu_1041_p0;
reg   [63:0] grp_fu_1049_p0;
reg   [63:0] grp_fu_1049_p1;
wire  signed [10:0] sext_ln887_fu_1210_p0;
wire   [13:0] zext_ln887_1_fu_1225_p1;
wire   [13:0] zext_ln887_2_fu_1260_p1;
wire  signed [9:0] sext_ln1353_fu_1289_p0;
wire  signed [10:0] sext_ln1353_fu_1289_p1;
wire   [10:0] ret_V_fu_1292_p2;
wire  signed [10:0] sext_ln256_fu_1302_p0;
wire  signed [11:0] sext_ln256_fu_1302_p1;
wire   [11:0] add_ln256_fu_1305_p2;
wire  signed [10:0] add_ln276_fu_1315_p2;
wire  signed [9:0] sext_ln887_1_fu_1329_p0;
wire   [13:0] zext_ln887_3_fu_1394_p1;
wire   [14:0] zext_ln887_4_fu_1413_p1;
wire   [14:0] ret_V_1_fu_1417_p2;
wire   [14:0] ret_V_2_fu_1422_p2;
wire   [0:0] icmp_ln895_fu_1408_p2;
wire   [0:0] tmp_32_fu_1432_p3;
wire   [0:0] icmp_ln895_1_fu_1446_p2;
wire   [13:0] tmp_34_fu_1458_p4;
wire   [0:0] icmp_ln895_3_fu_1468_p2;
wire   [0:0] icmp_ln895_4_fu_1480_p2;
wire   [0:0] icmp_ln895_5_fu_1492_p2;
wire   [13:0] zext_ln887_5_fu_1524_p1;
wire   [7:0] mul_ln700_25_fu_1617_p0;
wire   [15:0] zext_ln209_2_fu_1577_p1;
wire   [7:0] mul_ln700_25_fu_1617_p1;
wire   [15:0] mul_ln700_25_fu_1617_p2;
wire   [7:0] mul_ln700_26_fu_1627_p0;
wire   [15:0] zext_ln209_3_fu_1581_p1;
wire   [7:0] mul_ln700_26_fu_1627_p1;
wire   [15:0] mul_ln700_26_fu_1627_p2;
wire   [7:0] mul_ln700_27_fu_1637_p0;
wire   [7:0] mul_ln700_27_fu_1637_p1;
wire   [15:0] mul_ln700_27_fu_1637_p2;
wire   [7:0] mul_ln700_3_fu_1647_p0;
wire   [15:0] zext_ln209_6_fu_1593_p1;
wire   [7:0] mul_ln700_3_fu_1647_p1;
wire   [15:0] mul_ln700_3_fu_1647_p2;
wire   [7:0] mul_ln700_31_fu_1657_p0;
wire   [15:0] zext_ln209_7_fu_1597_p1;
wire   [7:0] mul_ln700_31_fu_1657_p1;
wire   [15:0] mul_ln700_31_fu_1657_p2;
wire   [7:0] mul_ln700_32_fu_1667_p0;
wire   [7:0] mul_ln700_32_fu_1667_p1;
wire   [15:0] mul_ln700_32_fu_1667_p2;
wire   [7:0] mul_ln700_7_fu_1677_p0;
wire   [15:0] zext_ln209_14_fu_1609_p1;
wire   [7:0] mul_ln700_7_fu_1677_p1;
wire   [15:0] mul_ln700_7_fu_1677_p2;
wire   [7:0] mul_ln700_39_fu_1687_p0;
wire   [15:0] zext_ln209_15_fu_1613_p1;
wire   [7:0] mul_ln700_39_fu_1687_p1;
wire   [15:0] mul_ln700_39_fu_1687_p2;
wire   [7:0] mul_ln700_40_fu_1697_p0;
wire   [7:0] mul_ln700_40_fu_1697_p1;
wire   [15:0] mul_ln700_40_fu_1697_p2;
wire   [11:0] tmp_37_fu_1707_p4;
wire   [17:0] zext_ln700_5_fu_1771_p1;
wire   [17:0] zext_ln700_15_fu_1780_p1;
wire   [17:0] zext_ln700_7_fu_1774_p1;
wire   [17:0] zext_ln700_22_fu_1789_p1;
wire   [17:0] zext_ln700_9_fu_1777_p1;
wire   [17:0] zext_ln700_24_fu_1798_p1;
wire   [7:0] mul_ln700_46_fu_1816_p0;
wire   [7:0] mul_ln700_46_fu_1816_p1;
wire   [7:0] mul_ln700_15_fu_1822_p0;
wire   [15:0] zext_ln209_28_fu_1763_p1;
wire   [7:0] mul_ln700_15_fu_1822_p1;
wire   [7:0] mul_ln700_55_fu_1828_p0;
wire   [15:0] zext_ln209_29_fu_1767_p1;
wire   [7:0] mul_ln700_55_fu_1828_p1;
wire   [7:0] mul_ln700_56_fu_1834_p0;
wire   [7:0] mul_ln700_56_fu_1834_p1;
wire   [7:0] mul_ln700_20_fu_1862_p0;
wire   [15:0] zext_ln209_38_fu_1846_p1;
wire   [7:0] mul_ln700_20_fu_1862_p1;
wire   [15:0] mul_ln700_20_fu_1862_p2;
wire   [7:0] mul_ln700_65_fu_1872_p0;
wire   [15:0] zext_ln209_39_fu_1850_p1;
wire   [7:0] mul_ln700_65_fu_1872_p1;
wire   [15:0] mul_ln700_65_fu_1872_p2;
wire   [7:0] mul_ln700_68_fu_1882_p0;
wire   [15:0] zext_ln209_41_fu_1858_p1;
wire   [7:0] mul_ln700_68_fu_1882_p1;
wire   [15:0] zext_ln209_40_fu_1854_p1;
wire   [15:0] mul_ln700_68_fu_1882_p2;
wire   [12:0] tmp_20_fu_1898_p7;
wire   [2:0] trunc_ln321_7_fu_1913_p1;
wire   [7:0] buf_cop_A_0_V_fu_1917_p7;
wire   [7:0] buf_cop_A_0_V_1_fu_1949_p7;
wire   [7:0] tmp_21_fu_1933_p7;
wire   [7:0] tmp_22_fu_1964_p7;
wire   [7:0] buf_cop_A_1_V_fu_1993_p7;
wire   [7:0] buf_cop_A_1_V_1_fu_2025_p7;
wire   [7:0] tmp_23_fu_2009_p7;
wire   [7:0] tmp_24_fu_2040_p7;
wire   [7:0] buf_cop_A_2_V_fu_2069_p7;
wire   [7:0] buf_cop_A_2_V_1_fu_2101_p7;
wire   [7:0] tmp_25_fu_2085_p7;
wire   [7:0] tmp_26_fu_2116_p7;
wire   [7:0] buf_cop_A_3_V_fu_2145_p7;
wire   [7:0] buf_cop_A_3_V_1_fu_2177_p7;
wire   [7:0] tmp_27_fu_2161_p7;
wire   [7:0] tmp_28_fu_2192_p7;
wire   [7:0] buf_cop_A_4_V_fu_2221_p7;
wire   [7:0] buf_cop_A_4_V_1_fu_2253_p7;
wire   [7:0] tmp_29_fu_2237_p7;
wire   [7:0] tmp_30_fu_2268_p7;
wire   [7:0] buf_cop_A_0_V_11_fu_1979_p3;
wire   [7:0] buf_cop_B_0_V_fu_1986_p3;
wire   [7:0] buf_cop_A_1_V_11_fu_2055_p3;
wire   [7:0] buf_cop_B_1_V_fu_2062_p3;
wire   [7:0] buf_cop_A_2_V_11_fu_2131_p3;
wire   [7:0] buf_cop_B_2_V_fu_2138_p3;
wire   [7:0] buf_cop_A_3_V_11_fu_2207_p3;
wire   [7:0] buf_cop_B_3_V_fu_2214_p3;
wire   [7:0] buf_cop_A_4_V_11_fu_2283_p3;
wire   [7:0] buf_cop_B_4_V_fu_2290_p3;
wire   [18:0] grp_fu_3691_p3;
wire   [18:0] zext_ln700_39_fu_2567_p1;
wire   [18:0] grp_fu_3700_p3;
wire   [18:0] zext_ln700_42_fu_2575_p1;
wire   [18:0] grp_fu_3709_p3;
wire   [18:0] zext_ln700_45_fu_2583_p1;
wire   [7:0] mul_ln700_10_fu_2669_p0;
wire   [7:0] mul_ln700_10_fu_2669_p1;
wire   [15:0] mul_ln700_10_fu_2669_p2;
wire   [7:0] mul_ln700_45_fu_2677_p0;
wire   [7:0] mul_ln700_45_fu_2677_p1;
wire   [15:0] mul_ln700_45_fu_2677_p2;
wire   [7:0] mul_ln700_12_fu_2685_p0;
wire   [15:0] zext_ln321_fu_2652_p1;
wire   [7:0] mul_ln700_12_fu_2685_p1;
wire   [15:0] mul_ln700_12_fu_2685_p2;
wire   [7:0] mul_ln700_49_fu_2695_p0;
wire   [15:0] zext_ln321_1_fu_2656_p1;
wire   [7:0] mul_ln700_49_fu_2695_p1;
wire   [15:0] mul_ln700_49_fu_2695_p2;
wire   [7:0] mul_ln700_50_fu_2705_p0;
wire   [7:0] mul_ln700_50_fu_2705_p1;
wire   [15:0] mul_ln700_50_fu_2705_p2;
wire   [16:0] grp_fu_3790_p3;
wire   [16:0] grp_fu_3799_p3;
wire   [19:0] grp_fu_3807_p3;
wire   [19:0] zext_ln700_69_fu_2832_p1;
wire   [18:0] zext_ln700_70_fu_2840_p1;
wire   [18:0] zext_ln700_72_fu_2843_p1;
wire   [18:0] add_ln700_30_fu_2846_p2;
(* use_dsp48 = "no" *) wire   [19:0] add_ln700_26_fu_2835_p2;
wire   [19:0] zext_ln700_73_fu_2852_p1;
wire   [19:0] grp_fu_3816_p3;
wire   [19:0] zext_ln700_75_fu_2862_p1;
wire   [18:0] zext_ln700_76_fu_2870_p1;
wire   [18:0] zext_ln700_78_fu_2873_p1;
wire   [18:0] add_ln700_38_fu_2876_p2;
(* use_dsp48 = "no" *) wire   [19:0] add_ln700_34_fu_2865_p2;
wire   [19:0] zext_ln700_81_fu_2882_p1;
wire   [16:0] grp_fu_3834_p3;
wire   [19:0] grp_fu_3825_p3;
wire   [19:0] zext_ln700_83_fu_2892_p1;
wire   [18:0] zext_ln700_84_fu_2900_p1;
wire   [18:0] zext_ln700_86_fu_2903_p1;
wire   [18:0] add_ln700_47_fu_2906_p2;
(* use_dsp48 = "no" *) wire   [19:0] add_ln700_42_fu_2895_p2;
wire   [19:0] zext_ln700_87_fu_2912_p1;
wire   [7:0] mul_ln700_16_fu_2922_p0;
wire   [7:0] mul_ln700_16_fu_2922_p1;
wire   [15:0] mul_ln700_16_fu_2922_p2;
wire   [7:0] mul_ln700_57_fu_2932_p0;
wire   [7:0] mul_ln700_57_fu_2932_p1;
wire   [15:0] mul_ln700_57_fu_2932_p2;
wire   [7:0] mul_ln700_64_fu_2942_p0;
wire   [15:0] zext_ln209_37_fu_2811_p1;
wire   [7:0] mul_ln700_64_fu_2942_p1;
wire   [15:0] zext_ln209_36_fu_2808_p1;
wire   [15:0] mul_ln700_64_fu_2942_p2;
wire   [7:0] mul_ln700_24_fu_2952_p0;
wire   [15:0] zext_ln209_46_fu_2814_p1;
wire   [7:0] mul_ln700_24_fu_2952_p1;
wire   [15:0] mul_ln700_24_fu_2952_p2;
wire   [7:0] mul_ln700_73_fu_2962_p0;
wire   [15:0] zext_ln700_fu_2817_p1;
wire   [7:0] mul_ln700_73_fu_2962_p1;
wire   [15:0] mul_ln700_73_fu_2962_p2;
wire   [7:0] mul_ln700_74_fu_2972_p0;
wire   [7:0] mul_ln700_74_fu_2972_p1;
wire   [15:0] mul_ln700_74_fu_2972_p2;
wire   [17:0] grp_fu_3899_p3;
wire   [18:0] zext_ln700_112_fu_3119_p1;
wire   [18:0] zext_ln700_114_fu_3125_p1;
wire   [17:0] grp_fu_3906_p3;
wire   [18:0] zext_ln700_119_fu_3134_p1;
wire   [18:0] zext_ln700_121_fu_3140_p1;
wire   [17:0] grp_fu_3929_p3;
wire   [18:0] zext_ln700_126_fu_3152_p1;
wire   [18:0] zext_ln700_128_fu_3158_p1;
wire   [20:0] zext_ln700_111_fu_3175_p1;
(* use_dsp48 = "no" *) wire   [20:0] add_ln700_51_fu_3178_p2;
wire   [20:0] zext_ln700_115_fu_3183_p1;
wire   [20:0] zext_ln700_118_fu_3192_p1;
(* use_dsp48 = "no" *) wire   [20:0] add_ln700_60_fu_3195_p2;
wire   [20:0] zext_ln700_122_fu_3200_p1;
wire   [20:0] zext_ln700_125_fu_3209_p1;
(* use_dsp48 = "no" *) wire   [20:0] add_ln700_69_fu_3212_p2;
wire   [20:0] zext_ln700_129_fu_3217_p1;
wire   [0:0] icmp_ln879_fu_3226_p2;
wire   [0:0] icmp_ln879_1_fu_3232_p2;
wire   [8:0] zext_ln215_1_fu_3271_p1;
wire   [8:0] zext_ln1353_fu_3275_p1;
wire   [8:0] add_ln1353_fu_3279_p2;
wire   [20:0] ret_V_3_fu_3298_p0;
wire   [41:0] zext_ln1352_fu_3295_p1;
wire   [20:0] ret_V_3_fu_3298_p1;
wire   [20:0] ret_V_4_fu_3310_p0;
wire   [20:0] ret_V_4_fu_3310_p1;
wire   [63:0] bitcast_ln213_fu_3324_p1;
wire   [10:0] tmp_fu_3327_p4;
wire   [51:0] trunc_ln213_fu_3337_p1;
wire   [0:0] or_ln213_fu_3353_p2;
wire   [0:0] grp_fu_1055_p2;
wire   [7:0] select_ln257_fu_3369_p3;
wire   [7:0] select_ln251_fu_3387_p3;
wire   [8:0] zext_ln215_2_fu_3406_p1;
wire   [8:0] zext_ln1353_1_fu_3410_p1;
wire   [8:0] add_ln1353_1_fu_3414_p2;
wire   [31:0] p_Val2_s_fu_3430_p1;
wire   [24:0] mantissa_V_fu_3448_p4;
wire   [8:0] zext_ln339_fu_3461_p1;
wire   [8:0] add_ln339_fu_3464_p2;
wire   [7:0] sub_ln1311_fu_3478_p2;
wire   [0:0] isNeg_fu_3470_p3;
wire  signed [8:0] sext_ln1311_fu_3483_p1;
wire  signed [8:0] ush_fu_3487_p3;
wire  signed [31:0] sext_ln1311_1_fu_3495_p1;
wire  signed [24:0] sext_ln1311_2_fu_3499_p1;
wire   [54:0] zext_ln682_fu_3457_p1;
wire   [54:0] zext_ln1287_fu_3503_p1;
wire   [24:0] r_V_fu_3507_p2;
wire   [0:0] tmp_36_fu_3519_p3;
wire   [54:0] r_V_1_fu_3513_p2;
wire   [7:0] zext_ln662_fu_3527_p1;
wire   [7:0] tmp_33_fu_3531_p4;
wire   [7:0] grp_fu_3555_p0;
wire   [15:0] zext_ln209_fu_1569_p1;
wire   [7:0] grp_fu_3555_p1;
wire   [15:0] grp_fu_3555_p2;
wire   [7:0] grp_fu_3563_p0;
wire   [15:0] zext_ln209_1_fu_1573_p1;
wire   [7:0] grp_fu_3563_p1;
wire   [15:0] grp_fu_3563_p2;
wire   [7:0] grp_fu_3571_p0;
wire   [7:0] grp_fu_3571_p1;
wire   [15:0] grp_fu_3571_p2;
wire   [7:0] grp_fu_3579_p0;
wire   [15:0] zext_ln209_4_fu_1585_p1;
wire   [7:0] grp_fu_3579_p1;
wire   [15:0] grp_fu_3579_p2;
wire   [7:0] grp_fu_3587_p0;
wire   [15:0] zext_ln209_5_fu_1589_p1;
wire   [7:0] grp_fu_3587_p1;
wire   [15:0] grp_fu_3587_p2;
wire   [7:0] grp_fu_3595_p0;
wire   [7:0] grp_fu_3595_p1;
wire   [15:0] grp_fu_3595_p2;
wire   [7:0] grp_fu_3603_p0;
wire   [15:0] zext_ln209_12_fu_1601_p1;
wire   [7:0] grp_fu_3603_p1;
wire   [15:0] grp_fu_3603_p2;
wire   [7:0] grp_fu_3611_p0;
wire   [15:0] zext_ln209_13_fu_1605_p1;
wire   [7:0] grp_fu_3611_p1;
wire   [15:0] grp_fu_3611_p2;
wire   [7:0] grp_fu_3619_p0;
wire   [7:0] grp_fu_3619_p1;
wire   [15:0] grp_fu_3619_p2;
wire   [7:0] grp_fu_3627_p0;
wire   [15:0] zext_ln209_10_fu_1747_p1;
wire   [7:0] grp_fu_3627_p1;
wire   [16:0] grp_fu_3627_p2;
wire   [7:0] grp_fu_3635_p0;
wire   [15:0] zext_ln209_11_fu_1751_p1;
wire   [7:0] grp_fu_3635_p1;
wire   [16:0] grp_fu_3635_p2;
wire   [7:0] grp_fu_3643_p0;
wire   [7:0] grp_fu_3643_p1;
wire   [16:0] grp_fu_3643_p2;
wire   [7:0] grp_fu_3651_p0;
wire   [7:0] grp_fu_3651_p1;
wire   [15:0] grp_fu_3651_p2;
wire   [7:0] grp_fu_3659_p0;
wire   [7:0] grp_fu_3659_p1;
wire   [15:0] grp_fu_3659_p2;
wire   [7:0] grp_fu_3667_p0;
wire   [7:0] grp_fu_3667_p1;
wire   [15:0] grp_fu_3667_p2;
wire   [7:0] grp_fu_3675_p0;
wire   [7:0] grp_fu_3675_p1;
wire   [16:0] grp_fu_3675_p2;
wire   [7:0] grp_fu_3683_p0;
wire   [7:0] grp_fu_3683_p1;
wire   [16:0] grp_fu_3683_p2;
wire   [7:0] grp_fu_3691_p0;
wire   [15:0] zext_ln209_8_fu_2549_p1;
wire   [7:0] grp_fu_3691_p1;
wire   [17:0] grp_fu_3691_p2;
wire   [7:0] grp_fu_3700_p0;
wire   [15:0] zext_ln209_9_fu_2552_p1;
wire   [7:0] grp_fu_3700_p1;
wire   [17:0] grp_fu_3700_p2;
wire   [7:0] grp_fu_3709_p0;
wire   [7:0] grp_fu_3709_p1;
wire   [17:0] grp_fu_3709_p2;
wire   [7:0] grp_fu_3718_p0;
wire   [7:0] grp_fu_3718_p1;
wire   [15:0] grp_fu_3718_p2;
wire   [7:0] grp_fu_3726_p0;
wire   [7:0] grp_fu_3726_p1;
wire   [15:0] grp_fu_3726_p2;
wire   [7:0] grp_fu_3734_p0;
wire   [7:0] grp_fu_3734_p1;
wire   [15:0] grp_fu_3734_p2;
wire   [7:0] grp_fu_3742_p0;
wire   [15:0] zext_ln209_22_fu_2644_p1;
wire   [7:0] grp_fu_3742_p1;
wire   [15:0] grp_fu_3742_p2;
wire   [7:0] grp_fu_3750_p0;
wire   [15:0] zext_ln209_23_fu_2648_p1;
wire   [7:0] grp_fu_3750_p1;
wire   [15:0] grp_fu_3750_p2;
wire   [7:0] grp_fu_3758_p0;
wire   [7:0] grp_fu_3758_p1;
wire   [15:0] grp_fu_3758_p2;
wire   [7:0] grp_fu_3766_p0;
wire   [15:0] zext_ln209_24_fu_2660_p1;
wire   [7:0] grp_fu_3766_p1;
wire   [16:0] grp_fu_3766_p2;
wire   [7:0] grp_fu_3774_p0;
wire   [15:0] zext_ln209_25_fu_2663_p1;
wire   [7:0] grp_fu_3774_p1;
wire   [16:0] grp_fu_3774_p2;
wire   [7:0] grp_fu_3782_p0;
wire   [7:0] grp_fu_3782_p1;
wire   [16:0] grp_fu_3782_p2;
wire   [7:0] grp_fu_3790_p0;
wire   [15:0] zext_ln209_27_fu_2666_p1;
wire   [7:0] grp_fu_3790_p1;
wire   [15:0] grp_fu_3790_p2;
wire   [7:0] grp_fu_3799_p0;
wire   [7:0] grp_fu_3799_p1;
wire   [15:0] grp_fu_3799_p2;
wire   [7:0] grp_fu_3807_p0;
wire   [15:0] zext_ln209_16_fu_2780_p1;
wire   [7:0] grp_fu_3807_p1;
wire   [18:0] grp_fu_3807_p2;
wire   [7:0] grp_fu_3816_p0;
wire   [15:0] zext_ln209_17_fu_2783_p1;
wire   [7:0] grp_fu_3816_p1;
wire   [18:0] grp_fu_3816_p2;
wire   [7:0] grp_fu_3825_p0;
wire   [7:0] grp_fu_3825_p1;
wire   [18:0] grp_fu_3825_p2;
wire   [7:0] grp_fu_3834_p0;
wire   [7:0] grp_fu_3834_p1;
wire   [15:0] grp_fu_3834_p2;
wire   [7:0] grp_fu_3841_p0;
wire   [7:0] grp_fu_3841_p1;
wire   [15:0] grp_fu_3841_p2;
wire   [7:0] grp_fu_3849_p0;
wire   [7:0] grp_fu_3849_p1;
wire   [15:0] grp_fu_3849_p2;
wire   [7:0] grp_fu_3857_p0;
wire   [7:0] grp_fu_3857_p1;
wire   [15:0] grp_fu_3857_p2;
wire   [7:0] grp_fu_3865_p0;
wire   [7:0] grp_fu_3865_p1;
wire   [15:0] grp_fu_3865_p2;
wire   [7:0] grp_fu_3873_p0;
wire   [7:0] grp_fu_3873_p1;
wire   [15:0] grp_fu_3873_p2;
wire   [7:0] grp_fu_3881_p0;
wire   [7:0] grp_fu_3881_p1;
wire   [15:0] grp_fu_3881_p2;
wire   [7:0] grp_fu_3887_p0;
wire   [7:0] grp_fu_3887_p1;
wire   [19:0] grp_fu_3887_p2;
wire   [7:0] grp_fu_3893_p0;
wire   [7:0] grp_fu_3893_p1;
wire   [16:0] grp_fu_3893_p2;
wire   [7:0] grp_fu_3899_p0;
wire   [7:0] grp_fu_3899_p1;
wire   [16:0] grp_fu_3899_p2;
wire   [7:0] grp_fu_3906_p0;
wire   [7:0] grp_fu_3906_p1;
wire   [16:0] grp_fu_3906_p2;
wire   [7:0] grp_fu_3913_p0;
wire   [15:0] zext_ln209_42_fu_3102_p1;
wire   [7:0] grp_fu_3913_p1;
wire   [19:0] grp_fu_3913_p2;
wire   [7:0] grp_fu_3921_p0;
wire   [15:0] zext_ln209_43_fu_3106_p1;
wire   [7:0] grp_fu_3921_p1;
wire   [19:0] grp_fu_3921_p2;
wire   [7:0] grp_fu_3929_p0;
wire   [7:0] grp_fu_3929_p1;
wire   [16:0] grp_fu_3929_p2;
reg   [1:0] grp_fu_1023_opcode;
wire    ap_block_pp1_stage0_00001;
wire    ap_block_pp1_stage3_00001;
reg    ap_block_pp1_stage2_00001;
reg    grp_fu_1023_ce;
reg    grp_fu_1028_ce;
reg    grp_fu_1032_ce;
reg    grp_fu_1035_ce;
reg    grp_fu_1038_ce;
reg    grp_fu_1041_ce;
reg    grp_fu_1044_ce;
reg    grp_fu_1049_ce;
reg    grp_fu_1055_ce;
reg    ap_predicate_op1056_dcmp_state77;
reg    grp_fu_3316_ce;
reg   [13:0] ap_NS_fsm;
reg    ap_block_pp1_stage1_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
wire   [16:0] grp_fu_3555_p20;
wire   [16:0] grp_fu_3563_p20;
wire   [16:0] grp_fu_3571_p20;
wire   [16:0] grp_fu_3579_p20;
wire   [16:0] grp_fu_3587_p20;
wire   [16:0] grp_fu_3595_p20;
wire   [16:0] grp_fu_3603_p20;
wire   [16:0] grp_fu_3611_p20;
wire   [16:0] grp_fu_3619_p20;
wire   [17:0] grp_fu_3627_p20;
wire   [17:0] grp_fu_3635_p20;
wire   [17:0] grp_fu_3643_p20;
wire   [16:0] grp_fu_3651_p20;
wire   [16:0] grp_fu_3659_p20;
wire   [16:0] grp_fu_3667_p20;
wire   [17:0] grp_fu_3675_p20;
wire   [17:0] grp_fu_3683_p20;
wire   [18:0] grp_fu_3691_p20;
wire   [18:0] grp_fu_3700_p20;
wire   [18:0] grp_fu_3709_p20;
wire   [16:0] grp_fu_3718_p20;
wire   [16:0] grp_fu_3726_p20;
wire   [16:0] grp_fu_3734_p20;
wire   [16:0] grp_fu_3742_p20;
wire   [16:0] grp_fu_3750_p20;
wire   [16:0] grp_fu_3758_p20;
wire   [17:0] grp_fu_3766_p20;
wire   [17:0] grp_fu_3774_p20;
wire   [17:0] grp_fu_3782_p20;
wire   [16:0] grp_fu_3790_p20;
wire   [16:0] grp_fu_3799_p20;
wire   [19:0] grp_fu_3807_p20;
wire   [19:0] grp_fu_3816_p20;
wire   [19:0] grp_fu_3825_p20;
wire   [16:0] grp_fu_3834_p20;
wire   [16:0] grp_fu_3841_p20;
wire   [16:0] grp_fu_3849_p20;
wire   [15:0] grp_fu_3857_p00;
wire   [15:0] grp_fu_3857_p10;
wire   [16:0] grp_fu_3857_p20;
wire   [16:0] grp_fu_3865_p20;
wire   [16:0] grp_fu_3873_p20;
wire   [16:0] grp_fu_3881_p20;
wire   [20:0] grp_fu_3887_p20;
wire   [17:0] grp_fu_3893_p20;
wire   [17:0] grp_fu_3899_p20;
wire   [17:0] grp_fu_3906_p20;
wire   [20:0] grp_fu_3913_p20;
wire   [20:0] grp_fu_3921_p20;
wire   [17:0] grp_fu_3929_p20;
wire   [15:0] mul_ln700_46_fu_1816_p00;
wire   [15:0] mul_ln700_46_fu_1816_p10;
wire   [41:0] ret_V_4_fu_3310_p00;
wire   [41:0] ret_V_4_fu_3310_p10;

// power-on initialization
initial begin
#0 ap_CS_fsm = 14'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter27 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter16 = 1'b0;
#0 ap_enable_reg_pp1_iter17 = 1'b0;
#0 ap_enable_reg_pp1_iter18 = 1'b0;
#0 ap_enable_reg_pp1_iter20 = 1'b0;
#0 ap_enable_reg_pp1_iter22 = 1'b0;
#0 ap_enable_reg_pp1_iter23 = 1'b0;
#0 ap_enable_reg_pp1_iter24 = 1'b0;
#0 ap_enable_reg_pp1_iter25 = 1'b0;
#0 ap_enable_reg_pp1_iter3 = 1'b0;
#0 ap_enable_reg_pp1_iter4 = 1'b0;
#0 ap_enable_reg_pp1_iter5 = 1'b0;
#0 ap_enable_reg_pp1_iter6 = 1'b0;
#0 ap_enable_reg_pp1_iter7 = 1'b0;
#0 ap_enable_reg_pp1_iter8 = 1'b0;
#0 ap_enable_reg_pp1_iter9 = 1'b0;
#0 ap_enable_reg_pp1_iter10 = 1'b0;
#0 ap_enable_reg_pp1_iter11 = 1'b0;
#0 ap_enable_reg_pp1_iter12 = 1'b0;
#0 ap_enable_reg_pp1_iter13 = 1'b0;
#0 ap_enable_reg_pp1_iter14 = 1'b0;
#0 ap_enable_reg_pp1_iter15 = 1'b0;
#0 ap_enable_reg_pp1_iter19 = 1'b0;
#0 ap_enable_reg_pp1_iter21 = 1'b0;
#0 ap_enable_reg_pp1_iter26 = 1'b0;
end

xf_pyrdown_gaussicud #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
buf_A_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_A_0_V_address0),
    .ce0(buf_A_0_V_ce0),
    .q0(buf_A_0_V_q0),
    .address1(buf_A_0_V_address1),
    .ce1(buf_A_0_V_ce1),
    .we1(buf_A_0_V_we1),
    .d1(buf_A_0_V_d1)
);

xf_pyrdown_gaussicud #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
buf_A_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_A_1_V_address0),
    .ce0(buf_A_1_V_ce0),
    .q0(buf_A_1_V_q0),
    .address1(buf_A_1_V_address1),
    .ce1(buf_A_1_V_ce1),
    .we1(buf_A_1_V_we1),
    .d1(buf_A_1_V_d1)
);

xf_pyrdown_gaussicud #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
buf_A_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_A_2_V_address0),
    .ce0(buf_A_2_V_ce0),
    .q0(buf_A_2_V_q0),
    .address1(buf_A_2_V_address1),
    .ce1(buf_A_2_V_ce1),
    .we1(buf_A_2_V_we1),
    .d1(buf_A_2_V_d1)
);

xf_pyrdown_gaussicud #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
buf_A_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_A_3_V_address0),
    .ce0(buf_A_3_V_ce0),
    .q0(buf_A_3_V_q0),
    .address1(buf_A_3_V_address1),
    .ce1(buf_A_3_V_ce1),
    .we1(buf_A_3_V_we1),
    .d1(buf_A_3_V_d1)
);

xf_pyrdown_gaussicud #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
buf_A_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_A_4_V_address0),
    .ce0(buf_A_4_V_ce0),
    .q0(buf_A_4_V_q0),
    .address1(buf_A_4_V_address1),
    .ce1(buf_A_4_V_ce1),
    .we1(buf_A_4_V_we1),
    .d1(buf_A_4_V_d1)
);

xf_pyrdown_gaussicud #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
buf_B_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_B_0_V_address0),
    .ce0(buf_B_0_V_ce0),
    .q0(buf_B_0_V_q0),
    .address1(buf_B_0_V_address1),
    .ce1(buf_B_0_V_ce1),
    .we1(buf_B_0_V_we1),
    .d1(buf_B_0_V_d1)
);

xf_pyrdown_gaussicud #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
buf_B_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_B_1_V_address0),
    .ce0(buf_B_1_V_ce0),
    .q0(buf_B_1_V_q0),
    .address1(buf_B_1_V_address1),
    .ce1(buf_B_1_V_ce1),
    .we1(buf_B_1_V_we1),
    .d1(buf_B_1_V_d1)
);

xf_pyrdown_gaussicud #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
buf_B_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_B_2_V_address0),
    .ce0(buf_B_2_V_ce0),
    .q0(buf_B_2_V_q0),
    .address1(buf_B_2_V_address1),
    .ce1(buf_B_2_V_ce1),
    .we1(buf_B_2_V_we1),
    .d1(buf_B_2_V_d1)
);

xf_pyrdown_gaussicud #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
buf_B_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_B_3_V_address0),
    .ce0(buf_B_3_V_ce0),
    .q0(buf_B_3_V_q0),
    .address1(buf_B_3_V_address1),
    .ce1(buf_B_3_V_ce1),
    .we1(buf_B_3_V_we1),
    .d1(buf_B_3_V_d1)
);

xf_pyrdown_gaussicud #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
buf_B_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_B_4_V_address0),
    .ce0(buf_B_4_V_ce0),
    .q0(buf_B_4_V_q0),
    .address1(buf_B_4_V_address1),
    .ce1(buf_B_4_V_ce1),
    .we1(buf_B_4_V_we1),
    .d1(buf_B_4_V_d1)
);

blendTop_faddfsubmb6 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
blendTop_faddfsubmb6_U68(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1023_p0),
    .din1(grp_fu_1023_p1),
    .opcode(grp_fu_1023_opcode),
    .ce(grp_fu_1023_ce),
    .dout(grp_fu_1023_p2)
);

blendTop_fmul_32nncg #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
blendTop_fmul_32nncg_U69(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1028_p0),
    .din1(grp_fu_1028_p1),
    .ce(grp_fu_1028_ce),
    .dout(grp_fu_1028_p2)
);

blendTop_uitofp_6ocq #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .dout_WIDTH( 32 ))
blendTop_uitofp_6ocq_U70(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1032_p0),
    .ce(grp_fu_1032_ce),
    .dout(grp_fu_1032_p1)
);

blendTop_sitofp_3pcA #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
blendTop_sitofp_3pcA_U71(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1035_p0),
    .ce(grp_fu_1035_ce),
    .dout(grp_fu_1035_p1)
);

blendTop_fptrunc_qcK #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .dout_WIDTH( 32 ))
blendTop_fptrunc_qcK_U72(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_1_reg_5193),
    .ce(grp_fu_1038_ce),
    .dout(grp_fu_1038_p1)
);

blendTop_fpext_32rcU #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
blendTop_fpext_32rcU_U73(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1041_p0),
    .ce(grp_fu_1041_ce),
    .dout(grp_fu_1041_p1)
);

blendTop_dsub_64nsc4 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
blendTop_dsub_64nsc4_U74(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(64'd4607182418800017408),
    .din1(tmp_9_reg_5173),
    .ce(grp_fu_1044_ce),
    .dout(grp_fu_1044_p2)
);

blendTop_dmul_64ntde #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
blendTop_dmul_64ntde_U75(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1049_p0),
    .din1(grp_fu_1049_p1),
    .ce(grp_fu_1049_ce),
    .dout(grp_fu_1049_p2)
);

blendTop_dcmp_64nudo #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
blendTop_dcmp_64nudo_U76(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_5_reg_5143),
    .din1(64'd4603579539098121011),
    .ce(grp_fu_1055_ce),
    .opcode(5'd4),
    .dout(grp_fu_1055_p2)
);

blendTop_mux_53_8vdy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
blendTop_mux_53_8vdy_U77(
    .din0(buf_A_0_V_q0),
    .din1(buf_A_1_V_q0),
    .din2(buf_A_2_V_q0),
    .din3(buf_A_3_V_q0),
    .din4(buf_A_4_V_q0),
    .din5(trunc_ln321_1_reg_4039),
    .dout(tmp_14_fu_1332_p7)
);

blendTop_mux_53_8vdy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
blendTop_mux_53_8vdy_U78(
    .din0(buf_B_0_V_q0),
    .din1(buf_B_1_V_q0),
    .din2(buf_B_2_V_q0),
    .din3(buf_B_3_V_q0),
    .din4(buf_B_4_V_q0),
    .din5(trunc_ln321_1_reg_4039),
    .dout(tmp_15_fu_1348_p7)
);

blendTop_mux_53_8vdy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
blendTop_mux_53_8vdy_U79(
    .din0(tmp_14_fu_1332_p7),
    .din1(buf_A_1_V_q0),
    .din2(buf_A_2_V_q0),
    .din3(buf_A_3_V_q0),
    .din4(buf_A_4_V_q0),
    .din5(trunc_ln321_1_reg_4039),
    .dout(tmp_16_fu_1364_p7)
);

blendTop_mux_53_8vdy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
blendTop_mux_53_8vdy_U80(
    .din0(tmp_15_fu_1348_p7),
    .din1(buf_B_1_V_q0),
    .din2(buf_B_2_V_q0),
    .din3(buf_B_3_V_q0),
    .din4(buf_B_4_V_q0),
    .din5(trunc_ln321_1_reg_4039),
    .dout(tmp_17_fu_1379_p7)
);

blendTop_mux_53_1wdI #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 13 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 13 ))
blendTop_mux_53_1wdI_U81(
    .din0(zero_ind_V_reg_972),
    .din1(row_ind_0_V_reg_961),
    .din2(row_ind_1_V_reg_950),
    .din3(row_ind_2_V_reg_939),
    .din4(row_ind_3_V_1_reg_929),
    .din5(trunc_ln544_reg_4411),
    .dout(tmp_20_fu_1898_p7)
);

blendTop_mux_53_8vdy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
blendTop_mux_53_8vdy_U82(
    .din0(buf_A_0_V_q0),
    .din1(buf_A_1_V_q0),
    .din2(buf_A_2_V_q0),
    .din3(buf_A_3_V_q0),
    .din4(buf_A_4_V_q0),
    .din5(trunc_ln321_7_fu_1913_p1),
    .dout(buf_cop_A_0_V_fu_1917_p7)
);

blendTop_mux_53_8vdy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
blendTop_mux_53_8vdy_U83(
    .din0(buf_B_0_V_q0),
    .din1(buf_B_1_V_q0),
    .din2(buf_B_2_V_q0),
    .din3(buf_B_3_V_q0),
    .din4(buf_B_4_V_q0),
    .din5(trunc_ln321_7_fu_1913_p1),
    .dout(tmp_21_fu_1933_p7)
);

blendTop_mux_53_8vdy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
blendTop_mux_53_8vdy_U84(
    .din0(buf_A_0_V_q0),
    .din1(buf_A_1_V_q0),
    .din2(buf_A_2_V_q0),
    .din3(buf_A_3_V_q0),
    .din4(buf_A_4_V_q0),
    .din5(trunc_ln321_3_reg_4452),
    .dout(buf_cop_A_0_V_1_fu_1949_p7)
);

blendTop_mux_53_8vdy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
blendTop_mux_53_8vdy_U85(
    .din0(buf_B_0_V_q0),
    .din1(buf_B_1_V_q0),
    .din2(buf_B_2_V_q0),
    .din3(buf_B_3_V_q0),
    .din4(buf_B_4_V_q0),
    .din5(trunc_ln321_3_reg_4452),
    .dout(tmp_22_fu_1964_p7)
);

blendTop_mux_53_8vdy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
blendTop_mux_53_8vdy_U86(
    .din0(buf_A_0_V_q0),
    .din1(buf_A_1_V_q0),
    .din2(buf_A_2_V_q0),
    .din3(buf_A_3_V_q0),
    .din4(buf_A_4_V_q0),
    .din5(trunc_ln321_7_fu_1913_p1),
    .dout(buf_cop_A_1_V_fu_1993_p7)
);

blendTop_mux_53_8vdy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
blendTop_mux_53_8vdy_U87(
    .din0(buf_B_0_V_q0),
    .din1(buf_B_1_V_q0),
    .din2(buf_B_2_V_q0),
    .din3(buf_B_3_V_q0),
    .din4(buf_B_4_V_q0),
    .din5(trunc_ln321_7_fu_1913_p1),
    .dout(tmp_23_fu_2009_p7)
);

blendTop_mux_53_8vdy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
blendTop_mux_53_8vdy_U88(
    .din0(buf_A_0_V_q0),
    .din1(buf_A_1_V_q0),
    .din2(buf_A_2_V_q0),
    .din3(buf_A_3_V_q0),
    .din4(buf_A_4_V_q0),
    .din5(trunc_ln321_4_reg_4458),
    .dout(buf_cop_A_1_V_1_fu_2025_p7)
);

blendTop_mux_53_8vdy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
blendTop_mux_53_8vdy_U89(
    .din0(buf_B_0_V_q0),
    .din1(buf_B_1_V_q0),
    .din2(buf_B_2_V_q0),
    .din3(buf_B_3_V_q0),
    .din4(buf_B_4_V_q0),
    .din5(trunc_ln321_4_reg_4458),
    .dout(tmp_24_fu_2040_p7)
);

blendTop_mux_53_8vdy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
blendTop_mux_53_8vdy_U90(
    .din0(buf_A_0_V_q0),
    .din1(buf_A_1_V_q0),
    .din2(buf_A_2_V_q0),
    .din3(buf_A_3_V_q0),
    .din4(buf_A_4_V_q0),
    .din5(trunc_ln321_7_fu_1913_p1),
    .dout(buf_cop_A_2_V_fu_2069_p7)
);

blendTop_mux_53_8vdy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
blendTop_mux_53_8vdy_U91(
    .din0(buf_B_0_V_q0),
    .din1(buf_B_1_V_q0),
    .din2(buf_B_2_V_q0),
    .din3(buf_B_3_V_q0),
    .din4(buf_B_4_V_q0),
    .din5(trunc_ln321_7_fu_1913_p1),
    .dout(tmp_25_fu_2085_p7)
);

blendTop_mux_53_8vdy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
blendTop_mux_53_8vdy_U92(
    .din0(buf_A_0_V_q0),
    .din1(buf_A_1_V_q0),
    .din2(buf_A_2_V_q0),
    .din3(buf_A_3_V_q0),
    .din4(buf_A_4_V_q0),
    .din5(trunc_ln321_5_reg_4464),
    .dout(buf_cop_A_2_V_1_fu_2101_p7)
);

blendTop_mux_53_8vdy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
blendTop_mux_53_8vdy_U93(
    .din0(buf_B_0_V_q0),
    .din1(buf_B_1_V_q0),
    .din2(buf_B_2_V_q0),
    .din3(buf_B_3_V_q0),
    .din4(buf_B_4_V_q0),
    .din5(trunc_ln321_5_reg_4464),
    .dout(tmp_26_fu_2116_p7)
);

blendTop_mux_53_8vdy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
blendTop_mux_53_8vdy_U94(
    .din0(buf_A_0_V_q0),
    .din1(buf_A_1_V_q0),
    .din2(buf_A_2_V_q0),
    .din3(buf_A_3_V_q0),
    .din4(buf_A_4_V_q0),
    .din5(trunc_ln321_7_fu_1913_p1),
    .dout(buf_cop_A_3_V_fu_2145_p7)
);

blendTop_mux_53_8vdy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
blendTop_mux_53_8vdy_U95(
    .din0(buf_B_0_V_q0),
    .din1(buf_B_1_V_q0),
    .din2(buf_B_2_V_q0),
    .din3(buf_B_3_V_q0),
    .din4(buf_B_4_V_q0),
    .din5(trunc_ln321_7_fu_1913_p1),
    .dout(tmp_27_fu_2161_p7)
);

blendTop_mux_53_8vdy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
blendTop_mux_53_8vdy_U96(
    .din0(buf_A_0_V_q0),
    .din1(buf_A_1_V_q0),
    .din2(buf_A_2_V_q0),
    .din3(buf_A_3_V_q0),
    .din4(buf_A_4_V_q0),
    .din5(trunc_ln321_6_reg_4470),
    .dout(buf_cop_A_3_V_1_fu_2177_p7)
);

blendTop_mux_53_8vdy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
blendTop_mux_53_8vdy_U97(
    .din0(buf_B_0_V_q0),
    .din1(buf_B_1_V_q0),
    .din2(buf_B_2_V_q0),
    .din3(buf_B_3_V_q0),
    .din4(buf_B_4_V_q0),
    .din5(trunc_ln321_6_reg_4470),
    .dout(tmp_28_fu_2192_p7)
);

blendTop_mux_53_8vdy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
blendTop_mux_53_8vdy_U98(
    .din0(buf_A_0_V_q0),
    .din1(buf_A_1_V_q0),
    .din2(buf_A_2_V_q0),
    .din3(buf_A_3_V_q0),
    .din4(buf_A_4_V_q0),
    .din5(trunc_ln321_7_fu_1913_p1),
    .dout(buf_cop_A_4_V_fu_2221_p7)
);

blendTop_mux_53_8vdy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
blendTop_mux_53_8vdy_U99(
    .din0(buf_B_0_V_q0),
    .din1(buf_B_1_V_q0),
    .din2(buf_B_2_V_q0),
    .din3(buf_B_3_V_q0),
    .din4(buf_B_4_V_q0),
    .din5(trunc_ln321_7_fu_1913_p1),
    .dout(tmp_29_fu_2237_p7)
);

blendTop_mux_53_8vdy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
blendTop_mux_53_8vdy_U100(
    .din0(buf_A_0_V_q0),
    .din1(buf_A_1_V_q0),
    .din2(buf_A_2_V_q0),
    .din3(buf_A_3_V_q0),
    .din4(buf_A_4_V_q0),
    .din5(trunc_ln321_2_reg_4446),
    .dout(buf_cop_A_4_V_1_fu_2253_p7)
);

blendTop_mux_53_8vdy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
blendTop_mux_53_8vdy_U101(
    .din0(buf_B_0_V_q0),
    .din1(buf_B_1_V_q0),
    .din2(buf_B_2_V_q0),
    .din3(buf_B_3_V_q0),
    .din4(buf_B_4_V_q0),
    .din5(trunc_ln321_2_reg_4446),
    .dout(tmp_30_fu_2268_p7)
);

blendTop_udiv_42nxdS #(
    .ID( 1 ),
    .NUM_STAGE( 46 ),
    .din0_WIDTH( 42 ),
    .din1_WIDTH( 42 ),
    .dout_WIDTH( 42 ))
blendTop_udiv_42nxdS_U102(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ret_V_3_reg_5117),
    .din1(ret_V_4_reg_5122),
    .ce(grp_fu_3316_ce),
    .dout(grp_fu_3316_p2)
);

blendTop_mac_mulayd2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
blendTop_mac_mulayd2_U103(
    .din0(grp_fu_3555_p0),
    .din1(grp_fu_3555_p1),
    .din2(grp_fu_3555_p2),
    .dout(grp_fu_3555_p3)
);

blendTop_mac_mulayd2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
blendTop_mac_mulayd2_U104(
    .din0(grp_fu_3563_p0),
    .din1(grp_fu_3563_p1),
    .din2(grp_fu_3563_p2),
    .dout(grp_fu_3563_p3)
);

blendTop_mac_mulayd2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
blendTop_mac_mulayd2_U105(
    .din0(grp_fu_3571_p0),
    .din1(grp_fu_3571_p1),
    .din2(grp_fu_3571_p2),
    .dout(grp_fu_3571_p3)
);

blendTop_mac_mulayd2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
blendTop_mac_mulayd2_U106(
    .din0(grp_fu_3579_p0),
    .din1(grp_fu_3579_p1),
    .din2(grp_fu_3579_p2),
    .dout(grp_fu_3579_p3)
);

blendTop_mac_mulayd2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
blendTop_mac_mulayd2_U107(
    .din0(grp_fu_3587_p0),
    .din1(grp_fu_3587_p1),
    .din2(grp_fu_3587_p2),
    .dout(grp_fu_3587_p3)
);

blendTop_mac_mulayd2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
blendTop_mac_mulayd2_U108(
    .din0(grp_fu_3595_p0),
    .din1(grp_fu_3595_p1),
    .din2(grp_fu_3595_p2),
    .dout(grp_fu_3595_p3)
);

blendTop_mac_mulayd2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
blendTop_mac_mulayd2_U109(
    .din0(grp_fu_3603_p0),
    .din1(grp_fu_3603_p1),
    .din2(grp_fu_3603_p2),
    .dout(grp_fu_3603_p3)
);

blendTop_mac_mulayd2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
blendTop_mac_mulayd2_U110(
    .din0(grp_fu_3611_p0),
    .din1(grp_fu_3611_p1),
    .din2(grp_fu_3611_p2),
    .dout(grp_fu_3611_p3)
);

blendTop_mac_mulayd2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
blendTop_mac_mulayd2_U111(
    .din0(grp_fu_3619_p0),
    .din1(grp_fu_3619_p1),
    .din2(grp_fu_3619_p2),
    .dout(grp_fu_3619_p3)
);

blendTop_mac_mulazec #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 18 ))
blendTop_mac_mulazec_U112(
    .din0(grp_fu_3627_p0),
    .din1(grp_fu_3627_p1),
    .din2(grp_fu_3627_p2),
    .dout(grp_fu_3627_p3)
);

blendTop_mac_mulazec #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 18 ))
blendTop_mac_mulazec_U113(
    .din0(grp_fu_3635_p0),
    .din1(grp_fu_3635_p1),
    .din2(grp_fu_3635_p2),
    .dout(grp_fu_3635_p3)
);

blendTop_mac_mulazec #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 18 ))
blendTop_mac_mulazec_U114(
    .din0(grp_fu_3643_p0),
    .din1(grp_fu_3643_p1),
    .din2(grp_fu_3643_p2),
    .dout(grp_fu_3643_p3)
);

blendTop_mac_mulayd2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
blendTop_mac_mulayd2_U115(
    .din0(grp_fu_3651_p0),
    .din1(grp_fu_3651_p1),
    .din2(grp_fu_3651_p2),
    .dout(grp_fu_3651_p3)
);

blendTop_mac_mulayd2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
blendTop_mac_mulayd2_U116(
    .din0(grp_fu_3659_p0),
    .din1(grp_fu_3659_p1),
    .din2(grp_fu_3659_p2),
    .dout(grp_fu_3659_p3)
);

blendTop_mac_mulayd2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
blendTop_mac_mulayd2_U117(
    .din0(grp_fu_3667_p0),
    .din1(grp_fu_3667_p1),
    .din2(grp_fu_3667_p2),
    .dout(grp_fu_3667_p3)
);

blendTop_mac_mulazec #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 18 ))
blendTop_mac_mulazec_U118(
    .din0(grp_fu_3675_p0),
    .din1(grp_fu_3675_p1),
    .din2(grp_fu_3675_p2),
    .dout(grp_fu_3675_p3)
);

blendTop_mac_mulazec #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 18 ))
blendTop_mac_mulazec_U119(
    .din0(grp_fu_3683_p0),
    .din1(grp_fu_3683_p1),
    .din2(grp_fu_3683_p2),
    .dout(grp_fu_3683_p3)
);

blendTop_mac_mulaAem #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 19 ))
blendTop_mac_mulaAem_U120(
    .din0(grp_fu_3691_p0),
    .din1(grp_fu_3691_p1),
    .din2(grp_fu_3691_p2),
    .dout(grp_fu_3691_p3)
);

blendTop_mac_mulaAem #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 19 ))
blendTop_mac_mulaAem_U121(
    .din0(grp_fu_3700_p0),
    .din1(grp_fu_3700_p1),
    .din2(grp_fu_3700_p2),
    .dout(grp_fu_3700_p3)
);

blendTop_mac_mulaAem #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 19 ))
blendTop_mac_mulaAem_U122(
    .din0(grp_fu_3709_p0),
    .din1(grp_fu_3709_p1),
    .din2(grp_fu_3709_p2),
    .dout(grp_fu_3709_p3)
);

blendTop_mac_mulayd2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
blendTop_mac_mulayd2_U123(
    .din0(grp_fu_3718_p0),
    .din1(grp_fu_3718_p1),
    .din2(grp_fu_3718_p2),
    .dout(grp_fu_3718_p3)
);

blendTop_mac_mulayd2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
blendTop_mac_mulayd2_U124(
    .din0(grp_fu_3726_p0),
    .din1(grp_fu_3726_p1),
    .din2(grp_fu_3726_p2),
    .dout(grp_fu_3726_p3)
);

blendTop_mac_mulayd2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
blendTop_mac_mulayd2_U125(
    .din0(grp_fu_3734_p0),
    .din1(grp_fu_3734_p1),
    .din2(grp_fu_3734_p2),
    .dout(grp_fu_3734_p3)
);

blendTop_mac_mulayd2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
blendTop_mac_mulayd2_U126(
    .din0(grp_fu_3742_p0),
    .din1(grp_fu_3742_p1),
    .din2(grp_fu_3742_p2),
    .dout(grp_fu_3742_p3)
);

blendTop_mac_mulayd2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
blendTop_mac_mulayd2_U127(
    .din0(grp_fu_3750_p0),
    .din1(grp_fu_3750_p1),
    .din2(grp_fu_3750_p2),
    .dout(grp_fu_3750_p3)
);

blendTop_mac_mulayd2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
blendTop_mac_mulayd2_U128(
    .din0(grp_fu_3758_p0),
    .din1(grp_fu_3758_p1),
    .din2(grp_fu_3758_p2),
    .dout(grp_fu_3758_p3)
);

blendTop_mac_mulazec #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 18 ))
blendTop_mac_mulazec_U129(
    .din0(grp_fu_3766_p0),
    .din1(grp_fu_3766_p1),
    .din2(grp_fu_3766_p2),
    .dout(grp_fu_3766_p3)
);

blendTop_mac_mulazec #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 18 ))
blendTop_mac_mulazec_U130(
    .din0(grp_fu_3774_p0),
    .din1(grp_fu_3774_p1),
    .din2(grp_fu_3774_p2),
    .dout(grp_fu_3774_p3)
);

blendTop_mac_mulazec #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 18 ))
blendTop_mac_mulazec_U131(
    .din0(grp_fu_3782_p0),
    .din1(grp_fu_3782_p1),
    .din2(grp_fu_3782_p2),
    .dout(grp_fu_3782_p3)
);

blendTop_mac_mulayd2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
blendTop_mac_mulayd2_U132(
    .din0(grp_fu_3790_p0),
    .din1(grp_fu_3790_p1),
    .din2(grp_fu_3790_p2),
    .dout(grp_fu_3790_p3)
);

blendTop_mac_mulayd2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
blendTop_mac_mulayd2_U133(
    .din0(grp_fu_3799_p0),
    .din1(grp_fu_3799_p1),
    .din2(grp_fu_3799_p2),
    .dout(grp_fu_3799_p3)
);

blendTop_mac_mulaBew #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 20 ))
blendTop_mac_mulaBew_U134(
    .din0(grp_fu_3807_p0),
    .din1(grp_fu_3807_p1),
    .din2(grp_fu_3807_p2),
    .dout(grp_fu_3807_p3)
);

blendTop_mac_mulaBew #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 20 ))
blendTop_mac_mulaBew_U135(
    .din0(grp_fu_3816_p0),
    .din1(grp_fu_3816_p1),
    .din2(grp_fu_3816_p2),
    .dout(grp_fu_3816_p3)
);

blendTop_mac_mulaBew #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 20 ))
blendTop_mac_mulaBew_U136(
    .din0(grp_fu_3825_p0),
    .din1(grp_fu_3825_p1),
    .din2(grp_fu_3825_p2),
    .dout(grp_fu_3825_p3)
);

blendTop_mac_mulayd2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
blendTop_mac_mulayd2_U137(
    .din0(grp_fu_3834_p0),
    .din1(grp_fu_3834_p1),
    .din2(grp_fu_3834_p2),
    .dout(grp_fu_3834_p3)
);

blendTop_mac_mulayd2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
blendTop_mac_mulayd2_U138(
    .din0(grp_fu_3841_p0),
    .din1(grp_fu_3841_p1),
    .din2(grp_fu_3841_p2),
    .dout(grp_fu_3841_p3)
);

blendTop_mac_mulayd2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
blendTop_mac_mulayd2_U139(
    .din0(grp_fu_3849_p0),
    .din1(grp_fu_3849_p1),
    .din2(grp_fu_3849_p2),
    .dout(grp_fu_3849_p3)
);

blendTop_mac_mulayd2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
blendTop_mac_mulayd2_U140(
    .din0(grp_fu_3857_p0),
    .din1(grp_fu_3857_p1),
    .din2(grp_fu_3857_p2),
    .dout(grp_fu_3857_p3)
);

blendTop_mac_mulayd2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
blendTop_mac_mulayd2_U141(
    .din0(grp_fu_3865_p0),
    .din1(grp_fu_3865_p1),
    .din2(grp_fu_3865_p2),
    .dout(grp_fu_3865_p3)
);

blendTop_mac_mulayd2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
blendTop_mac_mulayd2_U142(
    .din0(grp_fu_3873_p0),
    .din1(grp_fu_3873_p1),
    .din2(grp_fu_3873_p2),
    .dout(grp_fu_3873_p3)
);

blendTop_mac_mulayd2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
blendTop_mac_mulayd2_U143(
    .din0(grp_fu_3881_p0),
    .din1(grp_fu_3881_p1),
    .din2(grp_fu_3881_p2),
    .dout(grp_fu_3881_p3)
);

blendTop_mac_mulaCeG #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 20 ),
    .dout_WIDTH( 21 ))
blendTop_mac_mulaCeG_U144(
    .din0(grp_fu_3887_p0),
    .din1(grp_fu_3887_p1),
    .din2(grp_fu_3887_p2),
    .dout(grp_fu_3887_p3)
);

blendTop_mac_mulazec #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 18 ))
blendTop_mac_mulazec_U145(
    .din0(grp_fu_3893_p0),
    .din1(grp_fu_3893_p1),
    .din2(grp_fu_3893_p2),
    .dout(grp_fu_3893_p3)
);

blendTop_mac_mulazec #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 18 ))
blendTop_mac_mulazec_U146(
    .din0(grp_fu_3899_p0),
    .din1(grp_fu_3899_p1),
    .din2(grp_fu_3899_p2),
    .dout(grp_fu_3899_p3)
);

blendTop_mac_mulazec #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 18 ))
blendTop_mac_mulazec_U147(
    .din0(grp_fu_3906_p0),
    .din1(grp_fu_3906_p1),
    .din2(grp_fu_3906_p2),
    .dout(grp_fu_3906_p3)
);

blendTop_mac_mulaCeG #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 20 ),
    .dout_WIDTH( 21 ))
blendTop_mac_mulaCeG_U148(
    .din0(grp_fu_3913_p0),
    .din1(grp_fu_3913_p1),
    .din2(grp_fu_3913_p2),
    .dout(grp_fu_3913_p3)
);

blendTop_mac_mulaCeG #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 20 ),
    .dout_WIDTH( 21 ))
blendTop_mac_mulaCeG_U149(
    .din0(grp_fu_3921_p0),
    .din1(grp_fu_3921_p1),
    .din2(grp_fu_3921_p2),
    .dout(grp_fu_3921_p3)
);

blendTop_mac_mulazec #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 18 ))
blendTop_mac_mulazec_U150(
    .din0(grp_fu_3929_p0),
    .din1(grp_fu_3929_p1),
    .din2(grp_fu_3929_p2),
    .dout(grp_fu_3929_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state4) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((icmp_ln887_fu_1213_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp0_exit_iter0_state4) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state4);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((icmp_ln887_fu_1213_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp1_exit_iter0_state11) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if (((icmp_ln887_3_fu_1398_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage3) & (1'b0 == ap_block_pp1_stage3_subdone))) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter10 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage3) & (1'b0 == ap_block_pp1_stage3_subdone))) begin
            ap_enable_reg_pp1_iter10 <= ap_enable_reg_pp1_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter11 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage3) & (1'b0 == ap_block_pp1_stage3_subdone))) begin
            ap_enable_reg_pp1_iter11 <= ap_enable_reg_pp1_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter12 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage3) & (1'b0 == ap_block_pp1_stage3_subdone))) begin
            ap_enable_reg_pp1_iter12 <= ap_enable_reg_pp1_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter13 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage3) & (1'b0 == ap_block_pp1_stage3_subdone))) begin
            ap_enable_reg_pp1_iter13 <= ap_enable_reg_pp1_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter14 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage3) & (1'b0 == ap_block_pp1_stage3_subdone))) begin
            ap_enable_reg_pp1_iter14 <= ap_enable_reg_pp1_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter15 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage3) & (1'b0 == ap_block_pp1_stage3_subdone))) begin
            ap_enable_reg_pp1_iter15 <= ap_enable_reg_pp1_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter16 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage3) & (1'b0 == ap_block_pp1_stage3_subdone))) begin
            ap_enable_reg_pp1_iter16 <= ap_enable_reg_pp1_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter17 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage3) & (1'b0 == ap_block_pp1_stage3_subdone))) begin
            ap_enable_reg_pp1_iter17 <= ap_enable_reg_pp1_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter18 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage3) & (1'b0 == ap_block_pp1_stage3_subdone))) begin
            ap_enable_reg_pp1_iter18 <= ap_enable_reg_pp1_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter19 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage3) & (1'b0 == ap_block_pp1_stage3_subdone))) begin
            ap_enable_reg_pp1_iter19 <= ap_enable_reg_pp1_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage3) & (1'b0 == ap_block_pp1_stage3_subdone))) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter20 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage3) & (1'b0 == ap_block_pp1_stage3_subdone))) begin
            ap_enable_reg_pp1_iter20 <= ap_enable_reg_pp1_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter21 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage3) & (1'b0 == ap_block_pp1_stage3_subdone))) begin
            ap_enable_reg_pp1_iter21 <= ap_enable_reg_pp1_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter22 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage3) & (1'b0 == ap_block_pp1_stage3_subdone))) begin
            ap_enable_reg_pp1_iter22 <= ap_enable_reg_pp1_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter23 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage3) & (1'b0 == ap_block_pp1_stage3_subdone))) begin
            ap_enable_reg_pp1_iter23 <= ap_enable_reg_pp1_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter24 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage3) & (1'b0 == ap_block_pp1_stage3_subdone))) begin
            ap_enable_reg_pp1_iter24 <= ap_enable_reg_pp1_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter25 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage3) & (1'b0 == ap_block_pp1_stage3_subdone))) begin
            ap_enable_reg_pp1_iter25 <= ap_enable_reg_pp1_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter26 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage3) & (1'b0 == ap_block_pp1_stage3_subdone))) begin
            ap_enable_reg_pp1_iter26 <= ap_enable_reg_pp1_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter27 <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp1_stage2) & (1'b0 == ap_block_pp1_stage2_subdone)) | ((1'b1 == ap_CS_fsm_pp1_stage3) & (1'b0 == ap_block_pp1_stage3_subdone)))) begin
            ap_enable_reg_pp1_iter27 <= ap_enable_reg_pp1_iter26;
        end else if (((icmp_ln887_3_fu_1398_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
            ap_enable_reg_pp1_iter27 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter3 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage3) & (1'b0 == ap_block_pp1_stage3_subdone))) begin
            ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter4 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage3) & (1'b0 == ap_block_pp1_stage3_subdone))) begin
            ap_enable_reg_pp1_iter4 <= ap_enable_reg_pp1_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter5 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage3) & (1'b0 == ap_block_pp1_stage3_subdone))) begin
            ap_enable_reg_pp1_iter5 <= ap_enable_reg_pp1_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter6 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage3) & (1'b0 == ap_block_pp1_stage3_subdone))) begin
            ap_enable_reg_pp1_iter6 <= ap_enable_reg_pp1_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter7 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage3) & (1'b0 == ap_block_pp1_stage3_subdone))) begin
            ap_enable_reg_pp1_iter7 <= ap_enable_reg_pp1_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter8 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage3) & (1'b0 == ap_block_pp1_stage3_subdone))) begin
            ap_enable_reg_pp1_iter8 <= ap_enable_reg_pp1_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter9 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage3) & (1'b0 == ap_block_pp1_stage3_subdone))) begin
            ap_enable_reg_pp1_iter9 <= ap_enable_reg_pp1_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln879_2_reg_5097_pp1_iter23_reg == 1'd0) & (or_ln203_reg_5093_pp1_iter23_reg == 1'd0) & (1'd1 == and_ln213_reg_5159_pp1_iter22_reg) & (icmp_ln887_5_reg_4476_pp1_iter23_reg == 1'd1) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter23 == 1'b1))) begin
        ap_phi_reg_pp1_iter23_tmp_V_7_reg_1007 <= select_ln216_fu_3399_p3;
    end else if (((or_ln203_reg_5093_pp1_iter23_reg == 1'd0) & (1'd1 == and_ln213_reg_5159_pp1_iter22_reg) & (icmp_ln879_2_reg_5097_pp1_iter23_reg == 1'd1) & (icmp_ln887_5_reg_4476_pp1_iter23_reg == 1'd1) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter23 == 1'b1))) begin
        ap_phi_reg_pp1_iter23_tmp_V_7_reg_1007 <= {{add_ln1353_1_fu_3414_p2[8:1]}};
    end else if (((1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter22 == 1'b1))) begin
        ap_phi_reg_pp1_iter23_tmp_V_7_reg_1007 <= ap_phi_reg_pp1_iter22_tmp_V_7_reg_1007;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln879_2_reg_5097 == 1'd0) & (or_ln203_reg_5093 == 1'd1) & (icmp_ln887_5_reg_4476_pp1_iter2_reg == 1'd1) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        ap_phi_reg_pp1_iter2_tmp_V_7_reg_1007 <= select_ln206_fu_3264_p3;
    end else if (((icmp_ln879_2_reg_5097 == 1'd1) & (or_ln203_reg_5093 == 1'd1) & (icmp_ln887_5_reg_4476_pp1_iter2_reg == 1'd1) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        ap_phi_reg_pp1_iter2_tmp_V_7_reg_1007 <= {{add_ln1353_fu_3279_p2[8:1]}};
    end else if (((1'b0 == ap_block_pp1_stage3_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
        ap_phi_reg_pp1_iter2_tmp_V_7_reg_1007 <= ap_phi_reg_pp1_iter1_tmp_V_7_reg_1007;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        i_op_assign_1_reg_896 <= init_buf_1_fu_1254_p2;
    end else if (((icmp_ln370_fu_1161_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        i_op_assign_1_reg_896 <= init_buf_fu_1202_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln370_fu_1161_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        i_op_assign_reg_885 <= init_row_ind_fu_1167_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        i_op_assign_reg_885 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state122)) begin
        row_ind_0_V_reg_961 <= row_ind_1_V_reg_950;
    end else if (((icmp_ln887_2_fu_1264_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        row_ind_0_V_reg_961 <= row_ind_4_V_1_load_reg_3985;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state122)) begin
        row_ind_1_V_reg_950 <= row_ind_2_V_reg_939;
    end else if (((icmp_ln887_2_fu_1264_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        row_ind_1_V_reg_950 <= row_ind_4_V_2_load_reg_3990;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state122)) begin
        row_ind_2_V_reg_939 <= row_ind_3_V_1_reg_929;
    end else if (((icmp_ln887_2_fu_1264_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        row_ind_2_V_reg_939 <= row_ind_4_V_3_load_reg_3996;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state122)) begin
        row_ind_3_V_1_reg_929 <= zero_ind_V_reg_972;
    end else if (((icmp_ln887_2_fu_1264_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        row_ind_3_V_1_reg_929 <= row_ind_4_V_4_load_reg_4001;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_fu_1213_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        t_V_1_reg_918 <= 13'd0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        t_V_1_reg_918 <= col_V_reg_4064;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state122)) begin
        t_V_2_reg_984 <= row_V_fu_3549_p2;
    end else if (((icmp_ln887_2_fu_1264_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        t_V_2_reg_984 <= 13'd2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_5_reg_4476 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        t_V_3_reg_996 <= col_V_2_reg_4480;
    end else if (((icmp_ln887_3_fu_1398_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        t_V_3_reg_996 <= 13'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_1_reg_4047 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        t_V_reg_906 <= col_V_1_reg_4051;
    end else if (((icmp_ln887_fu_1213_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        t_V_reg_906 <= 13'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state122)) begin
        zero_ind_V_reg_972 <= row_ind_0_V_reg_961;
    end else if (((icmp_ln887_2_fu_1264_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        zero_ind_V_reg_972 <= row_ind_4_V_load_reg_3980;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_5_fu_1528_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        add_ln700_10_reg_4557 <= grp_fu_3587_p3;
        add_ln700_11_reg_4562 <= grp_fu_3595_p3;
        add_ln700_13_reg_4567 <= grp_fu_3603_p3;
        add_ln700_17_reg_4572 <= grp_fu_3611_p3;
        add_ln700_1_reg_4542 <= grp_fu_3563_p3;
        add_ln700_22_reg_4577 <= grp_fu_3619_p3;
        add_ln700_2_reg_4547 <= grp_fu_3571_p3;
        add_ln700_9_reg_4552 <= grp_fu_3579_p3;
        add_ln700_reg_4537 <= grp_fu_3555_p3;
        buf_cop_A_0_V_10_lo_reg_4527 <= buf_cop_A_0_V_10_fu_246;
        buf_cop_B_0_V_8_loa_reg_4532 <= buf_cop_B_0_V_8_fu_326;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_5_reg_4476 == 1'd1) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        add_ln700_14_reg_4647 <= grp_fu_3627_p3;
        add_ln700_18_reg_4652 <= grp_fu_3635_p3;
        add_ln700_23_reg_4657 <= grp_fu_3643_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_5_reg_4476 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        add_ln700_15_reg_4876 <= add_ln700_15_fu_2570_p2;
        add_ln700_19_reg_4881 <= add_ln700_19_fu_2578_p2;
        add_ln700_20_reg_4886 <= add_ln700_20_fu_2586_p2;
        zext_ln209_26_reg_4871[7 : 0] <= zext_ln209_26_fu_2555_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_5_reg_4476_pp1_iter1_reg == 1'd1) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        add_ln700_25_reg_4906 <= grp_fu_3726_p3;
        add_ln700_27_reg_4911 <= grp_fu_3742_p3;
        add_ln700_29_reg_4916 <= grp_fu_3766_p3;
        add_ln700_33_reg_4921 <= grp_fu_3734_p3;
        add_ln700_35_reg_4926 <= grp_fu_3750_p3;
        add_ln700_37_reg_4931 <= grp_fu_3774_p3;
        add_ln700_43_reg_4936 <= grp_fu_3758_p3;
        add_ln700_46_reg_4941 <= grp_fu_3782_p3;
        buf_cop_A_4_V_7_fu_298 <= buf_cop_A_4_V_13_fu_2730_p3;
        buf_cop_A_4_V_8_fu_302 <= buf_cop_A_4_V_14_fu_2742_p3;
        buf_cop_B_4_V_7_fu_370 <= buf_cop_B_4_V_11_fu_2748_p3;
        buf_cop_B_4_V_8_fu_390 <= buf_cop_B_4_V_10_fu_2736_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_5_reg_4476 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        add_ln700_28_reg_4891 <= grp_fu_3718_p3;
        buf_cop_A_2_V_7_fu_266 <= buf_cop_A_2_V_13_fu_2594_p3;
        buf_cop_A_3_V_7_fu_282 <= buf_cop_A_3_V_13_fu_2606_p3;
        buf_cop_B_2_V_5_fu_354 <= buf_cop_B_2_V_10_fu_2600_p3;
        buf_cop_B_3_V_5_fu_374 <= buf_cop_B_3_V_10_fu_2612_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_5_reg_4476_pp1_iter1_reg == 1'd1) & (1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
        add_ln700_31_reg_4978 <= add_ln700_31_fu_2856_p2;
        add_ln700_39_reg_4983 <= add_ln700_39_fu_2886_p2;
        add_ln700_44_reg_4988 <= add_ln700_44_fu_2916_p2;
        buf_cop_A_2_V_15_reg_5023 <= buf_cop_A_2_V_15_fu_3000_p3;
        buf_cop_A_4_V_15_reg_5033 <= buf_cop_A_4_V_15_fu_3036_p3;
        buf_cop_B_2_V_12_reg_5028 <= buf_cop_B_2_V_12_fu_3006_p3;
        buf_cop_B_4_V_12_reg_5038 <= buf_cop_B_4_V_12_fu_3042_p3;
        zext_ln209_30_reg_4946[7 : 0] <= zext_ln209_30_fu_2786_p1[7 : 0];
        zext_ln209_31_reg_4951[7 : 0] <= zext_ln209_31_fu_2790_p1[7 : 0];
        zext_ln209_32_reg_4956[7 : 0] <= zext_ln209_32_fu_2794_p1[7 : 0];
        zext_ln209_33_reg_4961[7 : 0] <= zext_ln209_33_fu_2798_p1[7 : 0];
        zext_ln209_34_reg_4966[7 : 0] <= zext_ln209_34_fu_2802_p1[7 : 0];
        zext_ln209_35_reg_4972[7 : 0] <= zext_ln209_35_fu_2805_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_5_reg_4476_pp1_iter1_reg == 1'd1) & (1'b0 == ap_block_pp1_stage3_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
        add_ln700_48_reg_5043 <= grp_fu_3913_p3;
        add_ln700_57_reg_5053 <= grp_fu_3921_p3;
        add_ln700_66_reg_5063 <= grp_fu_3887_p3;
        add_ln700_68_reg_5068 <= grp_fu_3893_p3;
        buf_cop_A_4_V_9_fu_306 <= buf_cop_A_4_V_15_reg_5033;
        buf_cop_B_4_V_6_fu_350 <= buf_cop_B_4_V_12_reg_5038;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_5_reg_4476 == 1'd1) & (1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        add_ln700_49_reg_4732 <= grp_fu_3659_p3;
        add_ln700_58_reg_4737 <= grp_fu_3667_p3;
        add_ln700_70_reg_4742 <= grp_fu_3651_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_5_reg_4476 == 1'd1) & (1'b0 == ap_block_pp1_stage3_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
        add_ln700_50_reg_4861 <= grp_fu_3675_p3;
        add_ln700_59_reg_4866 <= grp_fu_3683_p3;
        buf_cop_A_0_V_10_fu_246 <= buf_cop_A_0_V_12_fu_2297_p3;
        buf_cop_A_0_V_7_fu_234 <= buf_cop_A_0_V_13_fu_2385_p3;
        buf_cop_A_0_V_8_fu_238 <= buf_cop_A_0_V_14_fu_2399_p3;
        buf_cop_A_0_V_9_fu_242 <= buf_cop_A_0_V_15_fu_2413_p3;
        buf_cop_A_1_V_10_fu_262 <= buf_cop_A_1_V_12_fu_2309_p3;
        buf_cop_A_1_V_7_fu_250 <= buf_cop_A_1_V_13_fu_2427_p3;
        buf_cop_A_1_V_8_fu_254 <= buf_cop_A_1_V_14_fu_2441_p3;
        buf_cop_A_1_V_9_fu_258 <= buf_cop_A_1_V_15_fu_2455_p3;
        buf_cop_A_2_V_10_lo_reg_4752 <= buf_cop_A_2_V_10_fu_278;
        buf_cop_A_3_V_10_lo_reg_4757 <= buf_cop_A_3_V_10_fu_294;
        buf_cop_B_0_V_5_fu_314 <= buf_cop_B_0_V_10_fu_2392_p3;
        buf_cop_B_0_V_6_fu_318 <= buf_cop_B_0_V_11_fu_2406_p3;
        buf_cop_B_0_V_7_fu_322 <= buf_cop_B_0_V_12_fu_2420_p3;
        buf_cop_B_0_V_8_fu_326 <= buf_cop_B_0_V_9_fu_2303_p3;
        buf_cop_B_1_V_5_fu_334 <= buf_cop_B_1_V_10_fu_2434_p3;
        buf_cop_B_1_V_6_fu_338 <= buf_cop_B_1_V_11_fu_2448_p3;
        buf_cop_B_1_V_7_fu_342 <= buf_cop_B_1_V_12_fu_2462_p3;
        buf_cop_B_1_V_8_fu_346 <= buf_cop_B_1_V_9_fu_2316_p3;
        buf_cop_B_2_V_8_loa_reg_4767 <= buf_cop_B_2_V_8_fu_366;
        buf_cop_B_3_V_8_loa_reg_4772 <= buf_cop_B_3_V_8_fu_386;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
        add_ln700_50_reg_4861_pp1_iter1_reg <= add_ln700_50_reg_4861;
        add_ln700_59_reg_4866_pp1_iter1_reg <= add_ln700_59_reg_4866;
        and_ln213_reg_5159_pp1_iter17_reg <= and_ln213_reg_5159;
        and_ln213_reg_5159_pp1_iter18_reg <= and_ln213_reg_5159_pp1_iter17_reg;
        and_ln213_reg_5159_pp1_iter19_reg <= and_ln213_reg_5159_pp1_iter18_reg;
        and_ln213_reg_5159_pp1_iter20_reg <= and_ln213_reg_5159_pp1_iter19_reg;
        and_ln213_reg_5159_pp1_iter21_reg <= and_ln213_reg_5159_pp1_iter20_reg;
        and_ln213_reg_5159_pp1_iter22_reg <= and_ln213_reg_5159_pp1_iter21_reg;
        and_ln213_reg_5159_pp1_iter23_reg <= and_ln213_reg_5159_pp1_iter22_reg;
        and_ln213_reg_5159_pp1_iter24_reg <= and_ln213_reg_5159_pp1_iter23_reg;
        and_ln213_reg_5159_pp1_iter25_reg <= and_ln213_reg_5159_pp1_iter24_reg;
        and_ln213_reg_5159_pp1_iter26_reg <= and_ln213_reg_5159_pp1_iter25_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_5_reg_4476_pp1_iter1_reg == 1'd1) & (1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        add_ln700_52_reg_4993 <= grp_fu_3865_p3;
        add_ln700_53_reg_4998 <= grp_fu_3841_p3;
        add_ln700_61_reg_5003 <= grp_fu_3873_p3;
        add_ln700_62_reg_5008 <= grp_fu_3849_p3;
        add_ln700_67_reg_5013 <= grp_fu_3857_p3;
        add_ln700_72_reg_5018 <= grp_fu_3881_p3;
        buf_cop_A_2_V_10_fu_278 <= buf_cop_A_2_V_12_reg_4797;
        buf_cop_A_2_V_8_fu_270 <= buf_cop_A_2_V_14_fu_2988_p3;
        buf_cop_A_3_V_10_fu_294 <= buf_cop_A_3_V_12_reg_4815;
        buf_cop_A_3_V_8_fu_286 <= buf_cop_A_3_V_14_fu_3012_p3;
        buf_cop_A_3_V_9_fu_290 <= buf_cop_A_3_V_15_fu_3024_p3;
        buf_cop_A_4_V_10_fu_310 <= buf_cop_A_4_V_12_reg_4833;
        buf_cop_B_2_V_6_fu_358 <= buf_cop_B_2_V_11_fu_2994_p3;
        buf_cop_B_2_V_8_fu_366 <= buf_cop_B_2_V_9_reg_4806;
        buf_cop_B_3_V_6_fu_378 <= buf_cop_B_3_V_11_fu_3018_p3;
        buf_cop_B_3_V_7_fu_382 <= buf_cop_B_3_V_12_fu_3030_p3;
        buf_cop_B_3_V_8_fu_386 <= buf_cop_B_3_V_9_reg_4824;
        buf_cop_B_4_V_5_fu_330 <= buf_cop_B_4_V_9_reg_4842;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_5_reg_4476_pp1_iter1_reg == 1'd1) & (1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
        add_ln700_55_reg_5048 <= add_ln700_55_fu_3128_p2;
        add_ln700_64_reg_5058 <= add_ln700_64_fu_3143_p2;
        add_ln700_74_reg_5073 <= add_ln700_74_fu_3161_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_5_reg_4476_pp1_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        add_ln700_56_reg_5078 <= add_ln700_56_fu_3186_p2;
        add_ln700_65_reg_5083 <= add_ln700_65_fu_3203_p2;
        add_ln700_71_reg_5088 <= add_ln700_71_fu_3220_p2;
        icmp_ln879_2_reg_5097 <= icmp_ln879_2_fu_3244_p2;
        icmp_ln895_2_reg_5101 <= icmp_ln895_2_fu_3250_p2;
        or_ln203_reg_5093 <= or_ln203_fu_3238_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_5_reg_4476 == 1'd1) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        add_ln700_6_reg_4632 <= add_ln700_6_fu_1783_p2;
        add_ln700_7_reg_4637 <= add_ln700_7_fu_1792_p2;
        add_ln700_8_reg_4642 <= add_ln700_8_fu_1801_p2;
        mul_ln700_15_reg_4667 <= mul_ln700_15_fu_1822_p2;
        mul_ln700_46_reg_4662 <= mul_ln700_46_fu_1816_p2;
        mul_ln700_55_reg_4672 <= mul_ln700_55_fu_1828_p2;
        mul_ln700_56_reg_4677 <= mul_ln700_56_fu_1834_p2;
        zext_ln209_20_reg_4620[7 : 0] <= zext_ln209_20_fu_1755_p1[7 : 0];
        zext_ln209_21_reg_4626[7 : 0] <= zext_ln209_21_fu_1759_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
        add_ln700_70_reg_4742_pp1_iter1_reg <= add_ln700_70_reg_4742;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln203_reg_5093_pp1_iter16_reg == 1'd0) & (icmp_ln887_5_reg_4476_pp1_iter16_reg == 1'd1) & (1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
        and_ln213_reg_5159 <= and_ln213_fu_3357_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_5_fu_1528_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        and_ln261_reg_4499 <= and_ln261_fu_1544_p2;
        icmp_ln879_3_reg_4586 <= icmp_ln879_3_fu_1723_p2;
        icmp_ln887_6_reg_4485 <= icmp_ln887_6_fu_1539_p2;
        icmp_ln891_reg_4582 <= icmp_ln891_fu_1717_p2;
        zext_ln544_2_reg_4503[12 : 0] <= zext_ln544_2_fu_1549_p1[12 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_3_fu_1398_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        and_ln276_1_reg_4422 <= and_ln276_1_fu_1452_p2;
        and_ln276_2_reg_4428 <= and_ln276_2_fu_1474_p2;
        and_ln276_3_reg_4434 <= and_ln276_3_fu_1486_p2;
        and_ln276_4_reg_4440 <= and_ln276_4_fu_1498_p2;
        and_ln276_reg_4416 <= and_ln276_fu_1440_p2;
        icmp_ln887_4_reg_4406 <= icmp_ln887_4_fu_1403_p2;
        trunc_ln321_2_reg_4446 <= trunc_ln321_2_fu_1504_p1;
        trunc_ln321_3_reg_4452 <= trunc_ln321_3_fu_1508_p1;
        trunc_ln321_4_reg_4458 <= trunc_ln321_4_fu_1512_p1;
        trunc_ln321_5_reg_4464 <= trunc_ln321_5_fu_1516_p1;
        trunc_ln321_6_reg_4470 <= trunc_ln321_6_fu_1520_p1;
        trunc_ln544_reg_4411 <= trunc_ln544_fu_1428_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter9 == 1'b1))) begin
        ap_phi_reg_pp1_iter10_tmp_V_7_reg_1007 <= ap_phi_reg_pp1_iter9_tmp_V_7_reg_1007;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter10 == 1'b1))) begin
        ap_phi_reg_pp1_iter11_tmp_V_7_reg_1007 <= ap_phi_reg_pp1_iter10_tmp_V_7_reg_1007;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter11 == 1'b1))) begin
        ap_phi_reg_pp1_iter12_tmp_V_7_reg_1007 <= ap_phi_reg_pp1_iter11_tmp_V_7_reg_1007;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter12 == 1'b1))) begin
        ap_phi_reg_pp1_iter13_tmp_V_7_reg_1007 <= ap_phi_reg_pp1_iter12_tmp_V_7_reg_1007;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter13 == 1'b1))) begin
        ap_phi_reg_pp1_iter14_tmp_V_7_reg_1007 <= ap_phi_reg_pp1_iter13_tmp_V_7_reg_1007;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter14 == 1'b1))) begin
        ap_phi_reg_pp1_iter15_tmp_V_7_reg_1007 <= ap_phi_reg_pp1_iter14_tmp_V_7_reg_1007;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter15 == 1'b1))) begin
        ap_phi_reg_pp1_iter16_tmp_V_7_reg_1007 <= ap_phi_reg_pp1_iter15_tmp_V_7_reg_1007;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage3_11001) & (ap_enable_reg_pp1_iter16 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
        ap_phi_reg_pp1_iter17_tmp_V_7_reg_1007 <= ap_phi_reg_pp1_iter16_tmp_V_7_reg_1007;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage3_11001) & (ap_enable_reg_pp1_iter17 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
        ap_phi_reg_pp1_iter18_tmp_V_7_reg_1007 <= ap_phi_reg_pp1_iter17_tmp_V_7_reg_1007;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage3_11001) & (ap_enable_reg_pp1_iter18 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
        ap_phi_reg_pp1_iter19_tmp_V_7_reg_1007 <= ap_phi_reg_pp1_iter18_tmp_V_7_reg_1007;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage3_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
        ap_phi_reg_pp1_iter1_tmp_V_7_reg_1007 <= ap_phi_reg_pp1_iter0_tmp_V_7_reg_1007;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter19 == 1'b1))) begin
        ap_phi_reg_pp1_iter20_tmp_V_7_reg_1007 <= ap_phi_reg_pp1_iter19_tmp_V_7_reg_1007;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage3_11001) & (ap_enable_reg_pp1_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
        ap_phi_reg_pp1_iter21_tmp_V_7_reg_1007 <= ap_phi_reg_pp1_iter20_tmp_V_7_reg_1007;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter21 == 1'b1))) begin
        ap_phi_reg_pp1_iter22_tmp_V_7_reg_1007 <= ap_phi_reg_pp1_iter21_tmp_V_7_reg_1007;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter23 == 1'b1))) begin
        ap_phi_reg_pp1_iter24_tmp_V_7_reg_1007 <= ap_phi_reg_pp1_iter23_tmp_V_7_reg_1007;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter24 == 1'b1))) begin
        ap_phi_reg_pp1_iter25_tmp_V_7_reg_1007 <= ap_phi_reg_pp1_iter24_tmp_V_7_reg_1007;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter25 == 1'b1))) begin
        ap_phi_reg_pp1_iter26_tmp_V_7_reg_1007 <= ap_phi_reg_pp1_iter25_tmp_V_7_reg_1007;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter26 == 1'b1))) begin
        ap_phi_reg_pp1_iter27_tmp_V_7_reg_1007 <= ap_phi_reg_pp1_iter26_tmp_V_7_reg_1007;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        ap_phi_reg_pp1_iter3_tmp_V_7_reg_1007 <= ap_phi_reg_pp1_iter2_tmp_V_7_reg_1007;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        ap_phi_reg_pp1_iter4_tmp_V_7_reg_1007 <= ap_phi_reg_pp1_iter3_tmp_V_7_reg_1007;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        ap_phi_reg_pp1_iter5_tmp_V_7_reg_1007 <= ap_phi_reg_pp1_iter4_tmp_V_7_reg_1007;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter5 == 1'b1))) begin
        ap_phi_reg_pp1_iter6_tmp_V_7_reg_1007 <= ap_phi_reg_pp1_iter5_tmp_V_7_reg_1007;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter6 == 1'b1))) begin
        ap_phi_reg_pp1_iter7_tmp_V_7_reg_1007 <= ap_phi_reg_pp1_iter6_tmp_V_7_reg_1007;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter7 == 1'b1))) begin
        ap_phi_reg_pp1_iter8_tmp_V_7_reg_1007 <= ap_phi_reg_pp1_iter7_tmp_V_7_reg_1007;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter8 == 1'b1))) begin
        ap_phi_reg_pp1_iter9_tmp_V_7_reg_1007 <= ap_phi_reg_pp1_iter8_tmp_V_7_reg_1007;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_2_fu_1264_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        buf_A_0_V_addr_1_reg_4069 <= zext_ln544_fu_1275_p1;
        buf_A_1_V_addr_1_reg_4075 <= zext_ln544_fu_1275_p1;
        buf_B_0_V_addr_1_reg_4096 <= zext_ln544_fu_1275_p1;
        buf_B_1_V_addr_1_reg_4102 <= zext_ln544_fu_1275_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_5_reg_4476 == 1'd1) & (1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
        buf_cop_A_0_V_12_reg_4777 <= buf_cop_A_0_V_12_fu_2297_p3;
        buf_cop_A_1_V_10_lo_reg_4747 <= buf_cop_A_1_V_10_fu_262;
        buf_cop_A_1_V_12_reg_4787 <= buf_cop_A_1_V_12_fu_2309_p3;
        buf_cop_A_2_V_12_reg_4797 <= buf_cop_A_2_V_12_fu_2323_p3;
        buf_cop_A_3_V_12_reg_4815 <= buf_cop_A_3_V_12_fu_2337_p3;
        buf_cop_A_4_V_12_reg_4833 <= buf_cop_A_4_V_12_fu_2351_p3;
        buf_cop_B_0_V_9_reg_4782 <= buf_cop_B_0_V_9_fu_2303_p3;
        buf_cop_B_1_V_8_loa_reg_4762 <= buf_cop_B_1_V_8_fu_346;
        buf_cop_B_1_V_9_reg_4792 <= buf_cop_B_1_V_9_fu_2316_p3;
        buf_cop_B_2_V_9_reg_4806 <= buf_cop_B_2_V_9_fu_2330_p3;
        buf_cop_B_3_V_9_reg_4824 <= buf_cop_B_3_V_9_fu_2344_p3;
        buf_cop_B_4_V_9_reg_4842 <= buf_cop_B_4_V_9_fu_2358_p3;
        zext_ln209_44_reg_4851[7 : 0] <= zext_ln209_44_fu_2365_p1[7 : 0];
        zext_ln209_45_reg_4856[7 : 0] <= zext_ln209_45_fu_2369_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_5_reg_4476_pp1_iter1_reg == 1'd1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        buf_cop_A_2_V_9_fu_274 <= buf_cop_A_2_V_15_reg_5023;
        buf_cop_B_2_V_7_fu_362 <= buf_cop_B_2_V_12_reg_5028;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        col_V_1_reg_4051 <= col_V_1_fu_1234_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        col_V_2_reg_4480 <= col_V_2_fu_1533_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        col_V_reg_4064 <= col_V_fu_1269_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln203_reg_5093_pp1_iter16_reg == 1'd0) & (icmp_ln887_5_reg_4476_pp1_iter16_reg == 1'd1) & (1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
        icmp_ln213_1_reg_5154 <= icmp_ln213_1_fu_3347_p2;
        icmp_ln213_reg_5149 <= icmp_ln213_fu_3341_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln213_reg_5159_pp1_iter22_reg) & (or_ln203_reg_5093_pp1_iter22_reg == 1'd0) & (icmp_ln887_5_reg_4476_pp1_iter22_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        icmp_ln251_reg_5198 <= icmp_ln251_fu_3381_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln213_reg_5159_pp1_iter20_reg) & (or_ln203_reg_5093_pp1_iter21_reg == 1'd0) & (icmp_ln887_5_reg_4476_pp1_iter21_reg == 1'd1) & (1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
        icmp_ln257_reg_5183 <= icmp_ln257_fu_3363_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        icmp_ln879_2_reg_5097_pp1_iter10_reg <= icmp_ln879_2_reg_5097_pp1_iter9_reg;
        icmp_ln879_2_reg_5097_pp1_iter11_reg <= icmp_ln879_2_reg_5097_pp1_iter10_reg;
        icmp_ln879_2_reg_5097_pp1_iter12_reg <= icmp_ln879_2_reg_5097_pp1_iter11_reg;
        icmp_ln879_2_reg_5097_pp1_iter13_reg <= icmp_ln879_2_reg_5097_pp1_iter12_reg;
        icmp_ln879_2_reg_5097_pp1_iter14_reg <= icmp_ln879_2_reg_5097_pp1_iter13_reg;
        icmp_ln879_2_reg_5097_pp1_iter15_reg <= icmp_ln879_2_reg_5097_pp1_iter14_reg;
        icmp_ln879_2_reg_5097_pp1_iter16_reg <= icmp_ln879_2_reg_5097_pp1_iter15_reg;
        icmp_ln879_2_reg_5097_pp1_iter17_reg <= icmp_ln879_2_reg_5097_pp1_iter16_reg;
        icmp_ln879_2_reg_5097_pp1_iter18_reg <= icmp_ln879_2_reg_5097_pp1_iter17_reg;
        icmp_ln879_2_reg_5097_pp1_iter19_reg <= icmp_ln879_2_reg_5097_pp1_iter18_reg;
        icmp_ln879_2_reg_5097_pp1_iter20_reg <= icmp_ln879_2_reg_5097_pp1_iter19_reg;
        icmp_ln879_2_reg_5097_pp1_iter21_reg <= icmp_ln879_2_reg_5097_pp1_iter20_reg;
        icmp_ln879_2_reg_5097_pp1_iter22_reg <= icmp_ln879_2_reg_5097_pp1_iter21_reg;
        icmp_ln879_2_reg_5097_pp1_iter23_reg <= icmp_ln879_2_reg_5097_pp1_iter22_reg;
        icmp_ln879_2_reg_5097_pp1_iter3_reg <= icmp_ln879_2_reg_5097;
        icmp_ln879_2_reg_5097_pp1_iter4_reg <= icmp_ln879_2_reg_5097_pp1_iter3_reg;
        icmp_ln879_2_reg_5097_pp1_iter5_reg <= icmp_ln879_2_reg_5097_pp1_iter4_reg;
        icmp_ln879_2_reg_5097_pp1_iter6_reg <= icmp_ln879_2_reg_5097_pp1_iter5_reg;
        icmp_ln879_2_reg_5097_pp1_iter7_reg <= icmp_ln879_2_reg_5097_pp1_iter6_reg;
        icmp_ln879_2_reg_5097_pp1_iter8_reg <= icmp_ln879_2_reg_5097_pp1_iter7_reg;
        icmp_ln879_2_reg_5097_pp1_iter9_reg <= icmp_ln879_2_reg_5097_pp1_iter8_reg;
        icmp_ln879_3_reg_4586_pp1_iter1_reg <= icmp_ln879_3_reg_4586;
        icmp_ln887_5_reg_4476 <= icmp_ln887_5_fu_1528_p2;
        icmp_ln887_5_reg_4476_pp1_iter10_reg <= icmp_ln887_5_reg_4476_pp1_iter9_reg;
        icmp_ln887_5_reg_4476_pp1_iter11_reg <= icmp_ln887_5_reg_4476_pp1_iter10_reg;
        icmp_ln887_5_reg_4476_pp1_iter12_reg <= icmp_ln887_5_reg_4476_pp1_iter11_reg;
        icmp_ln887_5_reg_4476_pp1_iter13_reg <= icmp_ln887_5_reg_4476_pp1_iter12_reg;
        icmp_ln887_5_reg_4476_pp1_iter14_reg <= icmp_ln887_5_reg_4476_pp1_iter13_reg;
        icmp_ln887_5_reg_4476_pp1_iter15_reg <= icmp_ln887_5_reg_4476_pp1_iter14_reg;
        icmp_ln887_5_reg_4476_pp1_iter16_reg <= icmp_ln887_5_reg_4476_pp1_iter15_reg;
        icmp_ln887_5_reg_4476_pp1_iter17_reg <= icmp_ln887_5_reg_4476_pp1_iter16_reg;
        icmp_ln887_5_reg_4476_pp1_iter18_reg <= icmp_ln887_5_reg_4476_pp1_iter17_reg;
        icmp_ln887_5_reg_4476_pp1_iter19_reg <= icmp_ln887_5_reg_4476_pp1_iter18_reg;
        icmp_ln887_5_reg_4476_pp1_iter1_reg <= icmp_ln887_5_reg_4476;
        icmp_ln887_5_reg_4476_pp1_iter20_reg <= icmp_ln887_5_reg_4476_pp1_iter19_reg;
        icmp_ln887_5_reg_4476_pp1_iter21_reg <= icmp_ln887_5_reg_4476_pp1_iter20_reg;
        icmp_ln887_5_reg_4476_pp1_iter22_reg <= icmp_ln887_5_reg_4476_pp1_iter21_reg;
        icmp_ln887_5_reg_4476_pp1_iter23_reg <= icmp_ln887_5_reg_4476_pp1_iter22_reg;
        icmp_ln887_5_reg_4476_pp1_iter24_reg <= icmp_ln887_5_reg_4476_pp1_iter23_reg;
        icmp_ln887_5_reg_4476_pp1_iter25_reg <= icmp_ln887_5_reg_4476_pp1_iter24_reg;
        icmp_ln887_5_reg_4476_pp1_iter26_reg <= icmp_ln887_5_reg_4476_pp1_iter25_reg;
        icmp_ln887_5_reg_4476_pp1_iter27_reg <= icmp_ln887_5_reg_4476_pp1_iter26_reg;
        icmp_ln887_5_reg_4476_pp1_iter2_reg <= icmp_ln887_5_reg_4476_pp1_iter1_reg;
        icmp_ln887_5_reg_4476_pp1_iter3_reg <= icmp_ln887_5_reg_4476_pp1_iter2_reg;
        icmp_ln887_5_reg_4476_pp1_iter4_reg <= icmp_ln887_5_reg_4476_pp1_iter3_reg;
        icmp_ln887_5_reg_4476_pp1_iter5_reg <= icmp_ln887_5_reg_4476_pp1_iter4_reg;
        icmp_ln887_5_reg_4476_pp1_iter6_reg <= icmp_ln887_5_reg_4476_pp1_iter5_reg;
        icmp_ln887_5_reg_4476_pp1_iter7_reg <= icmp_ln887_5_reg_4476_pp1_iter6_reg;
        icmp_ln887_5_reg_4476_pp1_iter8_reg <= icmp_ln887_5_reg_4476_pp1_iter7_reg;
        icmp_ln887_5_reg_4476_pp1_iter9_reg <= icmp_ln887_5_reg_4476_pp1_iter8_reg;
        icmp_ln891_reg_4582_pp1_iter10_reg <= icmp_ln891_reg_4582_pp1_iter9_reg;
        icmp_ln891_reg_4582_pp1_iter11_reg <= icmp_ln891_reg_4582_pp1_iter10_reg;
        icmp_ln891_reg_4582_pp1_iter12_reg <= icmp_ln891_reg_4582_pp1_iter11_reg;
        icmp_ln891_reg_4582_pp1_iter13_reg <= icmp_ln891_reg_4582_pp1_iter12_reg;
        icmp_ln891_reg_4582_pp1_iter14_reg <= icmp_ln891_reg_4582_pp1_iter13_reg;
        icmp_ln891_reg_4582_pp1_iter15_reg <= icmp_ln891_reg_4582_pp1_iter14_reg;
        icmp_ln891_reg_4582_pp1_iter16_reg <= icmp_ln891_reg_4582_pp1_iter15_reg;
        icmp_ln891_reg_4582_pp1_iter17_reg <= icmp_ln891_reg_4582_pp1_iter16_reg;
        icmp_ln891_reg_4582_pp1_iter18_reg <= icmp_ln891_reg_4582_pp1_iter17_reg;
        icmp_ln891_reg_4582_pp1_iter19_reg <= icmp_ln891_reg_4582_pp1_iter18_reg;
        icmp_ln891_reg_4582_pp1_iter1_reg <= icmp_ln891_reg_4582;
        icmp_ln891_reg_4582_pp1_iter20_reg <= icmp_ln891_reg_4582_pp1_iter19_reg;
        icmp_ln891_reg_4582_pp1_iter21_reg <= icmp_ln891_reg_4582_pp1_iter20_reg;
        icmp_ln891_reg_4582_pp1_iter22_reg <= icmp_ln891_reg_4582_pp1_iter21_reg;
        icmp_ln891_reg_4582_pp1_iter23_reg <= icmp_ln891_reg_4582_pp1_iter22_reg;
        icmp_ln891_reg_4582_pp1_iter24_reg <= icmp_ln891_reg_4582_pp1_iter23_reg;
        icmp_ln891_reg_4582_pp1_iter25_reg <= icmp_ln891_reg_4582_pp1_iter24_reg;
        icmp_ln891_reg_4582_pp1_iter26_reg <= icmp_ln891_reg_4582_pp1_iter25_reg;
        icmp_ln891_reg_4582_pp1_iter27_reg <= icmp_ln891_reg_4582_pp1_iter26_reg;
        icmp_ln891_reg_4582_pp1_iter2_reg <= icmp_ln891_reg_4582_pp1_iter1_reg;
        icmp_ln891_reg_4582_pp1_iter3_reg <= icmp_ln891_reg_4582_pp1_iter2_reg;
        icmp_ln891_reg_4582_pp1_iter4_reg <= icmp_ln891_reg_4582_pp1_iter3_reg;
        icmp_ln891_reg_4582_pp1_iter5_reg <= icmp_ln891_reg_4582_pp1_iter4_reg;
        icmp_ln891_reg_4582_pp1_iter6_reg <= icmp_ln891_reg_4582_pp1_iter5_reg;
        icmp_ln891_reg_4582_pp1_iter7_reg <= icmp_ln891_reg_4582_pp1_iter6_reg;
        icmp_ln891_reg_4582_pp1_iter8_reg <= icmp_ln891_reg_4582_pp1_iter7_reg;
        icmp_ln891_reg_4582_pp1_iter9_reg <= icmp_ln891_reg_4582_pp1_iter8_reg;
        icmp_ln895_2_reg_5101_pp1_iter10_reg <= icmp_ln895_2_reg_5101_pp1_iter9_reg;
        icmp_ln895_2_reg_5101_pp1_iter11_reg <= icmp_ln895_2_reg_5101_pp1_iter10_reg;
        icmp_ln895_2_reg_5101_pp1_iter12_reg <= icmp_ln895_2_reg_5101_pp1_iter11_reg;
        icmp_ln895_2_reg_5101_pp1_iter13_reg <= icmp_ln895_2_reg_5101_pp1_iter12_reg;
        icmp_ln895_2_reg_5101_pp1_iter14_reg <= icmp_ln895_2_reg_5101_pp1_iter13_reg;
        icmp_ln895_2_reg_5101_pp1_iter15_reg <= icmp_ln895_2_reg_5101_pp1_iter14_reg;
        icmp_ln895_2_reg_5101_pp1_iter16_reg <= icmp_ln895_2_reg_5101_pp1_iter15_reg;
        icmp_ln895_2_reg_5101_pp1_iter17_reg <= icmp_ln895_2_reg_5101_pp1_iter16_reg;
        icmp_ln895_2_reg_5101_pp1_iter18_reg <= icmp_ln895_2_reg_5101_pp1_iter17_reg;
        icmp_ln895_2_reg_5101_pp1_iter19_reg <= icmp_ln895_2_reg_5101_pp1_iter18_reg;
        icmp_ln895_2_reg_5101_pp1_iter20_reg <= icmp_ln895_2_reg_5101_pp1_iter19_reg;
        icmp_ln895_2_reg_5101_pp1_iter21_reg <= icmp_ln895_2_reg_5101_pp1_iter20_reg;
        icmp_ln895_2_reg_5101_pp1_iter22_reg <= icmp_ln895_2_reg_5101_pp1_iter21_reg;
        icmp_ln895_2_reg_5101_pp1_iter23_reg <= icmp_ln895_2_reg_5101_pp1_iter22_reg;
        icmp_ln895_2_reg_5101_pp1_iter3_reg <= icmp_ln895_2_reg_5101;
        icmp_ln895_2_reg_5101_pp1_iter4_reg <= icmp_ln895_2_reg_5101_pp1_iter3_reg;
        icmp_ln895_2_reg_5101_pp1_iter5_reg <= icmp_ln895_2_reg_5101_pp1_iter4_reg;
        icmp_ln895_2_reg_5101_pp1_iter6_reg <= icmp_ln895_2_reg_5101_pp1_iter5_reg;
        icmp_ln895_2_reg_5101_pp1_iter7_reg <= icmp_ln895_2_reg_5101_pp1_iter6_reg;
        icmp_ln895_2_reg_5101_pp1_iter8_reg <= icmp_ln895_2_reg_5101_pp1_iter7_reg;
        icmp_ln895_2_reg_5101_pp1_iter9_reg <= icmp_ln895_2_reg_5101_pp1_iter8_reg;
        or_ln203_reg_5093_pp1_iter10_reg <= or_ln203_reg_5093_pp1_iter9_reg;
        or_ln203_reg_5093_pp1_iter11_reg <= or_ln203_reg_5093_pp1_iter10_reg;
        or_ln203_reg_5093_pp1_iter12_reg <= or_ln203_reg_5093_pp1_iter11_reg;
        or_ln203_reg_5093_pp1_iter13_reg <= or_ln203_reg_5093_pp1_iter12_reg;
        or_ln203_reg_5093_pp1_iter14_reg <= or_ln203_reg_5093_pp1_iter13_reg;
        or_ln203_reg_5093_pp1_iter15_reg <= or_ln203_reg_5093_pp1_iter14_reg;
        or_ln203_reg_5093_pp1_iter16_reg <= or_ln203_reg_5093_pp1_iter15_reg;
        or_ln203_reg_5093_pp1_iter17_reg <= or_ln203_reg_5093_pp1_iter16_reg;
        or_ln203_reg_5093_pp1_iter18_reg <= or_ln203_reg_5093_pp1_iter17_reg;
        or_ln203_reg_5093_pp1_iter19_reg <= or_ln203_reg_5093_pp1_iter18_reg;
        or_ln203_reg_5093_pp1_iter20_reg <= or_ln203_reg_5093_pp1_iter19_reg;
        or_ln203_reg_5093_pp1_iter21_reg <= or_ln203_reg_5093_pp1_iter20_reg;
        or_ln203_reg_5093_pp1_iter22_reg <= or_ln203_reg_5093_pp1_iter21_reg;
        or_ln203_reg_5093_pp1_iter23_reg <= or_ln203_reg_5093_pp1_iter22_reg;
        or_ln203_reg_5093_pp1_iter24_reg <= or_ln203_reg_5093_pp1_iter23_reg;
        or_ln203_reg_5093_pp1_iter25_reg <= or_ln203_reg_5093_pp1_iter24_reg;
        or_ln203_reg_5093_pp1_iter26_reg <= or_ln203_reg_5093_pp1_iter25_reg;
        or_ln203_reg_5093_pp1_iter27_reg <= or_ln203_reg_5093_pp1_iter26_reg;
        or_ln203_reg_5093_pp1_iter3_reg <= or_ln203_reg_5093;
        or_ln203_reg_5093_pp1_iter4_reg <= or_ln203_reg_5093_pp1_iter3_reg;
        or_ln203_reg_5093_pp1_iter5_reg <= or_ln203_reg_5093_pp1_iter4_reg;
        or_ln203_reg_5093_pp1_iter6_reg <= or_ln203_reg_5093_pp1_iter5_reg;
        or_ln203_reg_5093_pp1_iter7_reg <= or_ln203_reg_5093_pp1_iter6_reg;
        or_ln203_reg_5093_pp1_iter8_reg <= or_ln203_reg_5093_pp1_iter7_reg;
        or_ln203_reg_5093_pp1_iter9_reg <= or_ln203_reg_5093_pp1_iter8_reg;
        reg_1138_pp1_iter10_reg <= reg_1138_pp1_iter9_reg;
        reg_1138_pp1_iter11_reg <= reg_1138_pp1_iter10_reg;
        reg_1138_pp1_iter12_reg <= reg_1138_pp1_iter11_reg;
        reg_1138_pp1_iter13_reg <= reg_1138_pp1_iter12_reg;
        reg_1138_pp1_iter14_reg <= reg_1138_pp1_iter13_reg;
        reg_1138_pp1_iter15_reg <= reg_1138_pp1_iter14_reg;
        reg_1138_pp1_iter16_reg <= reg_1138_pp1_iter15_reg;
        reg_1138_pp1_iter17_reg <= reg_1138_pp1_iter16_reg;
        reg_1138_pp1_iter18_reg <= reg_1138_pp1_iter17_reg;
        reg_1138_pp1_iter19_reg <= reg_1138_pp1_iter18_reg;
        reg_1138_pp1_iter20_reg <= reg_1138_pp1_iter19_reg;
        reg_1138_pp1_iter21_reg <= reg_1138_pp1_iter20_reg;
        reg_1138_pp1_iter22_reg <= reg_1138_pp1_iter21_reg;
        reg_1138_pp1_iter23_reg <= reg_1138_pp1_iter22_reg;
        reg_1138_pp1_iter3_reg <= reg_1138;
        reg_1138_pp1_iter4_reg <= reg_1138_pp1_iter3_reg;
        reg_1138_pp1_iter5_reg <= reg_1138_pp1_iter4_reg;
        reg_1138_pp1_iter6_reg <= reg_1138_pp1_iter5_reg;
        reg_1138_pp1_iter7_reg <= reg_1138_pp1_iter6_reg;
        reg_1138_pp1_iter8_reg <= reg_1138_pp1_iter7_reg;
        reg_1138_pp1_iter9_reg <= reg_1138_pp1_iter8_reg;
        reg_1142_pp1_iter10_reg <= reg_1142_pp1_iter9_reg;
        reg_1142_pp1_iter11_reg <= reg_1142_pp1_iter10_reg;
        reg_1142_pp1_iter12_reg <= reg_1142_pp1_iter11_reg;
        reg_1142_pp1_iter13_reg <= reg_1142_pp1_iter12_reg;
        reg_1142_pp1_iter14_reg <= reg_1142_pp1_iter13_reg;
        reg_1142_pp1_iter15_reg <= reg_1142_pp1_iter14_reg;
        reg_1142_pp1_iter16_reg <= reg_1142_pp1_iter15_reg;
        reg_1142_pp1_iter17_reg <= reg_1142_pp1_iter16_reg;
        reg_1142_pp1_iter18_reg <= reg_1142_pp1_iter17_reg;
        reg_1142_pp1_iter19_reg <= reg_1142_pp1_iter18_reg;
        reg_1142_pp1_iter20_reg <= reg_1142_pp1_iter19_reg;
        reg_1142_pp1_iter21_reg <= reg_1142_pp1_iter20_reg;
        reg_1142_pp1_iter22_reg <= reg_1142_pp1_iter21_reg;
        reg_1142_pp1_iter23_reg <= reg_1142_pp1_iter22_reg;
        reg_1142_pp1_iter3_reg <= reg_1142;
        reg_1142_pp1_iter4_reg <= reg_1142_pp1_iter3_reg;
        reg_1142_pp1_iter5_reg <= reg_1142_pp1_iter4_reg;
        reg_1142_pp1_iter6_reg <= reg_1142_pp1_iter5_reg;
        reg_1142_pp1_iter7_reg <= reg_1142_pp1_iter6_reg;
        reg_1142_pp1_iter8_reg <= reg_1142_pp1_iter7_reg;
        reg_1142_pp1_iter9_reg <= reg_1142_pp1_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln887_1_reg_4047 <= icmp_ln887_1_fu_1229_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln203_reg_5093_pp1_iter15_reg == 1'd0) & (icmp_ln887_5_reg_4476_pp1_iter15_reg == 1'd1) & (1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
        matchDegree_reg_5137 <= grp_fu_1032_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        mul_ln700_46_reg_4662_pp1_iter1_reg <= mul_ln700_46_reg_4662;
        tmp_3_reg_5229_pp1_iter25_reg <= tmp_3_reg_5229;
    end
end

always @ (posedge ap_clk) begin
    if ((((or_ln203_fu_3238_p2 == 1'd1) & (icmp_ln887_5_reg_4476_pp1_iter1_reg == 1'd1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001)) | ((or_ln203_fu_3238_p2 == 1'd0) & (icmp_ln887_5_reg_4476_pp1_iter1_reg == 1'd1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        reg_1138 <= buf_cop_A_2_V_9_fu_274;
        reg_1142 <= buf_cop_B_2_V_7_fu_362;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_5_reg_4476_pp1_iter2_reg == 1'd1) & (1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
        ret_V_3_reg_5117 <= ret_V_3_fu_3298_p2;
        ret_V_4_reg_5122 <= ret_V_4_fu_3310_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln370_fu_1161_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (ap_phi_mux_i_op_assign_phi_fu_889_p4 == 3'd1))) begin
        row_ind_4_V_1_fu_178[2 : 0] <= row_ind_0_V_2_fu_1173_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        row_ind_4_V_1_load_reg_3985[2 : 0] <= row_ind_4_V_1_fu_178[2 : 0];
        row_ind_4_V_2_load_reg_3990[2 : 0] <= row_ind_4_V_2_fu_182[2 : 0];
        row_ind_4_V_3_load_reg_3996[2 : 0] <= row_ind_4_V_3_fu_186[2 : 0];
        row_ind_4_V_4_load_reg_4001[2 : 0] <= row_ind_4_V_4_fu_190[2 : 0];
        row_ind_4_V_load_reg_3980[2 : 0] <= row_ind_4_V_fu_174[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln370_fu_1161_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (ap_phi_mux_i_op_assign_phi_fu_889_p4 == 3'd2))) begin
        row_ind_4_V_2_fu_182[2 : 0] <= row_ind_0_V_2_fu_1173_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln370_fu_1161_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (ap_phi_mux_i_op_assign_phi_fu_889_p4 == 3'd3))) begin
        row_ind_4_V_3_fu_186[2 : 0] <= row_ind_0_V_2_fu_1173_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((~(ap_phi_mux_i_op_assign_phi_fu_889_p4 == 3'd3) & ~(ap_phi_mux_i_op_assign_phi_fu_889_p4 == 3'd2) & ~(ap_phi_mux_i_op_assign_phi_fu_889_p4 == 3'd1) & ~(ap_phi_mux_i_op_assign_phi_fu_889_p4 == 3'd0) & (icmp_ln370_fu_1161_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        row_ind_4_V_4_fu_190[2 : 0] <= row_ind_0_V_2_fu_1173_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln370_fu_1161_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (ap_phi_mux_i_op_assign_phi_fu_889_p4 == 3'd0))) begin
        row_ind_4_V_fu_174[2 : 0] <= row_ind_0_V_2_fu_1173_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_2_fu_1264_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        sext_ln1353_1_reg_4367 <= sext_ln1353_1_fu_1298_p1;
        sext_ln256_1_reg_4372 <= sext_ln256_1_fu_1311_p1;
        sext_ln276_1_reg_4382 <= sext_ln276_1_fu_1325_p1;
        sext_ln276_reg_4377 <= sext_ln276_fu_1321_p1;
        sext_ln887_1_reg_4387 <= sext_ln887_1_fu_1329_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln370_fu_1161_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        sext_ln887_reg_4024 <= sext_ln887_fu_1210_p1;
        zext_ln887_reg_4019[2 : 0] <= zext_ln887_fu_1206_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln213_reg_5159_pp1_iter23_reg) & (or_ln203_reg_5093_pp1_iter24_reg == 1'd0) & (icmp_ln887_5_reg_4476_pp1_iter24_reg == 1'd1) & (1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter24 == 1'b1))) begin
        tmp_10_reg_5239 <= grp_fu_1023_p2;
        tmp_4_reg_5234 <= grp_fu_1035_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln213_reg_5159_pp1_iter24_reg) & (or_ln203_reg_5093_pp1_iter25_reg == 1'd0) & (icmp_ln887_5_reg_4476_pp1_iter25_reg == 1'd1) & (1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter25 == 1'b1))) begin
        tmp_11_reg_5244 <= grp_fu_1028_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        tmp_16_reg_4392 <= tmp_16_fu_1364_p7;
        tmp_17_reg_4397 <= tmp_17_fu_1379_p7;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln213_reg_5159_pp1_iter21_reg) & (or_ln203_reg_5093_pp1_iter22_reg == 1'd0) & (icmp_ln887_5_reg_4476_pp1_iter22_reg == 1'd1) & (1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter22 == 1'b1))) begin
        tmp_1_reg_5193 <= grp_fu_1049_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln213_reg_5159_pp1_iter22_reg) & (or_ln203_reg_5093_pp1_iter23_reg == 1'd0) & (icmp_ln887_5_reg_4476_pp1_iter23_reg == 1'd1) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter23 == 1'b1))) begin
        tmp_2_reg_5214 <= grp_fu_1035_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln213_reg_5159_pp1_iter23_reg) & (or_ln203_reg_5093_pp1_iter24_reg == 1'd0) & (icmp_ln887_5_reg_4476_pp1_iter24_reg == 1'd1) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter24 == 1'b1))) begin
        tmp_3_reg_5229 <= grp_fu_1028_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln203_reg_5093_pp1_iter16_reg == 1'd0) & (icmp_ln887_5_reg_4476_pp1_iter16_reg == 1'd1) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter16 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        tmp_5_reg_5143 <= grp_fu_1041_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln213_reg_5159) & (or_ln203_reg_5093_pp1_iter17_reg == 1'd0) & (icmp_ln887_5_reg_4476_pp1_iter17_reg == 1'd1) & (1'b0 == ap_block_pp1_stage3_11001) & (ap_enable_reg_pp1_iter17 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
        tmp_7_reg_5163 <= grp_fu_1023_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln213_reg_5159_pp1_iter17_reg) & (or_ln203_reg_5093_pp1_iter18_reg == 1'd0) & (icmp_ln887_5_reg_4476_pp1_iter18_reg == 1'd1) & (1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter18 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
        tmp_8_reg_5168 <= grp_fu_1041_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln213_reg_5159_pp1_iter19_reg) & (or_ln203_reg_5093_pp1_iter19_reg == 1'd0) & (icmp_ln887_5_reg_4476_pp1_iter19_reg == 1'd1) & (ap_enable_reg_pp1_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_9_reg_5173 <= grp_fu_1049_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln213_reg_5159_pp1_iter26_reg) & (or_ln203_reg_5093_pp1_iter26_reg == 1'd0) & (icmp_ln887_5_reg_4476_pp1_iter26_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_V_8_reg_5249 <= {{p_Val2_s_fu_3430_p1[30:23]}};
        tmp_V_9_reg_5255 <= tmp_V_9_fu_3444_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln213_reg_5159_pp1_iter20_reg) & (or_ln203_reg_5093_pp1_iter21_reg == 1'd0) & (icmp_ln887_5_reg_4476_pp1_iter21_reg == 1'd1) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        tmp_s_reg_5178 <= grp_fu_1044_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_fu_1213_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        trunc_ln321_1_reg_4039 <= trunc_ln321_1_fu_1222_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_fu_1213_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        trunc_ln321_reg_4035 <= trunc_ln321_fu_1218_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln203_reg_5093_pp1_iter14_reg == 1'd0) & (icmp_ln887_5_reg_4476_pp1_iter14_reg == 1'd1) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        udiv_ln1371_reg_5127 <= grp_fu_3316_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln213_reg_5159_pp1_iter26_reg) & (or_ln203_reg_5093_pp1_iter27_reg == 1'd0) & (icmp_ln887_5_reg_4476_pp1_iter27_reg == 1'd1) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        val_V_reg_5260 <= val_V_fu_3541_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln213_reg_5159_pp1_iter22_reg) & (or_ln203_reg_5093_pp1_iter23_reg == 1'd0) & (icmp_ln887_5_reg_4476_pp1_iter23_reg == 1'd1) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        wMin_reg_5203 <= grp_fu_1038_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_5_reg_4476_pp1_iter1_reg == 1'd1) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        zext_ln209_18_reg_4896[7 : 0] <= zext_ln209_18_fu_2638_p1[7 : 0];
        zext_ln209_19_reg_4901[7 : 0] <= zext_ln209_19_fu_2641_p1[7 : 0];
    end
end

always @ (*) begin
    if ((icmp_ln887_1_fu_1229_p2 == 1'd0)) begin
        ap_condition_pp0_exit_iter0_state4 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state4 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln887_5_fu_1528_p2 == 1'd0)) begin
        ap_condition_pp1_exit_iter0_state11 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state11 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln887_3_fu_1398_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter20 == 1'b0) & (ap_enable_reg_pp1_iter18 == 1'b0) & (ap_enable_reg_pp1_iter17 == 1'b0) & (ap_enable_reg_pp1_iter16 == 1'b0) & (ap_enable_reg_pp1_iter27 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter26 == 1'b0) & (ap_enable_reg_pp1_iter21 == 1'b0) & (ap_enable_reg_pp1_iter19 == 1'b0) & (ap_enable_reg_pp1_iter15 == 1'b0) & (ap_enable_reg_pp1_iter14 == 1'b0) & (ap_enable_reg_pp1_iter13 == 1'b0) & (ap_enable_reg_pp1_iter12 == 1'b0) & (ap_enable_reg_pp1_iter11 == 1'b0) & (ap_enable_reg_pp1_iter10 == 1'b0) & (ap_enable_reg_pp1_iter9 == 1'b0) & (ap_enable_reg_pp1_iter8 == 1'b0) & (ap_enable_reg_pp1_iter7 == 1'b0) & (ap_enable_reg_pp1_iter6 == 1'b0) & (ap_enable_reg_pp1_iter5 == 1'b0) & (ap_enable_reg_pp1_iter4 == 1'b0) & (ap_enable_reg_pp1_iter3 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter25 == 1'b0) & (ap_enable_reg_pp1_iter24 == 1'b0) & (ap_enable_reg_pp1_iter23 == 1'b0) & (ap_enable_reg_pp1_iter22 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln887_5_reg_4476 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_t_V_3_phi_fu_1000_p4 = col_V_2_reg_4480;
    end else begin
        ap_phi_mux_t_V_3_phi_fu_1000_p4 = t_V_3_reg_996;
    end
end

always @ (*) begin
    if (((icmp_ln887_1_reg_4047 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_t_V_phi_fu_910_p4 = col_V_1_reg_4051;
    end else begin
        ap_phi_mux_t_V_phi_fu_910_p4 = t_V_reg_906;
    end
end

always @ (*) begin
    if (((1'd0 == and_ln213_reg_5159_pp1_iter26_reg) & (or_ln203_reg_5093_pp1_iter27_reg == 1'd0) & (1'b0 == ap_block_pp1_stage2) & (icmp_ln887_5_reg_4476_pp1_iter27_reg == 1'd1) & (ap_enable_reg_pp1_iter27 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
        ap_phi_mux_tmp_V_7_phi_fu_1010_p10 = val_V_reg_5260;
    end else begin
        ap_phi_mux_tmp_V_7_phi_fu_1010_p10 = ap_phi_reg_pp1_iter27_tmp_V_7_reg_1007;
    end
end

always @ (*) begin
    if (((icmp_ln887_3_fu_1398_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        buf_A_0_V_address0 = zext_ln544_2_reg_4503;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        buf_A_0_V_address0 = zext_ln544_fu_1275_p1;
    end else begin
        buf_A_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        buf_A_0_V_address1 = zext_ln544_2_reg_4503;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        buf_A_0_V_address1 = zext_ln544_2_fu_1549_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_A_0_V_address1 = buf_A_0_V_addr_1_reg_4069;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        buf_A_0_V_address1 = zext_ln544_1_fu_1240_p1;
    end else begin
        buf_A_0_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | ((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        buf_A_0_V_ce0 = 1'b1;
    end else begin
        buf_A_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001)) | ((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        buf_A_0_V_ce1 = 1'b1;
    end else begin
        buf_A_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        buf_A_0_V_d1 = 8'd0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_A_0_V_d1 = tmp_14_fu_1332_p7;
    end else if ((((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        buf_A_0_V_d1 = p_src_mat_A_V_V_dout;
    end else begin
        buf_A_0_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | ((1'd0 == and_ln261_fu_1544_p2) & (icmp_ln887_5_fu_1528_p2 == 1'd1) & (trunc_ln321_2_reg_4446 == 3'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001)) | ((1'd1 == and_ln261_reg_4499) & (icmp_ln887_5_reg_4476 == 1'd1) & (1'b0 == ap_block_pp1_stage1_11001) & (trunc_ln321_2_reg_4446 == 3'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln321_reg_4035 == 3'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        buf_A_0_V_we1 = 1'b1;
    end else begin
        buf_A_0_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        buf_A_1_V_address0 = zext_ln544_2_reg_4503;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        buf_A_1_V_address0 = zext_ln544_fu_1275_p1;
    end else begin
        buf_A_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        buf_A_1_V_address1 = zext_ln544_2_reg_4503;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        buf_A_1_V_address1 = zext_ln544_2_fu_1549_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_A_1_V_address1 = buf_A_1_V_addr_1_reg_4075;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        buf_A_1_V_address1 = zext_ln544_1_fu_1240_p1;
    end else begin
        buf_A_1_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | ((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        buf_A_1_V_ce0 = 1'b1;
    end else begin
        buf_A_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001)) | ((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        buf_A_1_V_ce1 = 1'b1;
    end else begin
        buf_A_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        buf_A_1_V_d1 = 8'd0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_A_1_V_d1 = tmp_16_reg_4392;
    end else if ((((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        buf_A_1_V_d1 = p_src_mat_A_V_V_dout;
    end else begin
        buf_A_1_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((1'd0 == and_ln261_fu_1544_p2) & (icmp_ln887_5_fu_1528_p2 == 1'd1) & (trunc_ln321_2_reg_4446 == 3'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001)) | ((1'd1 == and_ln261_reg_4499) & (icmp_ln887_5_reg_4476 == 1'd1) & (1'b0 == ap_block_pp1_stage1_11001) & (trunc_ln321_2_reg_4446 == 3'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln321_reg_4035 == 3'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        buf_A_1_V_we1 = 1'b1;
    end else begin
        buf_A_1_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        buf_A_2_V_address0 = zext_ln544_2_reg_4503;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        buf_A_2_V_address0 = zext_ln544_fu_1275_p1;
    end else begin
        buf_A_2_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        buf_A_2_V_address1 = zext_ln544_2_reg_4503;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        buf_A_2_V_address1 = zext_ln544_2_fu_1549_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        buf_A_2_V_address1 = zext_ln544_1_fu_1240_p1;
    end else begin
        buf_A_2_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | ((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        buf_A_2_V_ce0 = 1'b1;
    end else begin
        buf_A_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001)) | ((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        buf_A_2_V_ce1 = 1'b1;
    end else begin
        buf_A_2_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        buf_A_2_V_d1 = 8'd0;
    end else if ((((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        buf_A_2_V_d1 = p_src_mat_A_V_V_dout;
    end else begin
        buf_A_2_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == and_ln261_fu_1544_p2) & (icmp_ln887_5_fu_1528_p2 == 1'd1) & (trunc_ln321_2_reg_4446 == 3'd2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001)) | ((1'd1 == and_ln261_reg_4499) & (icmp_ln887_5_reg_4476 == 1'd1) & (1'b0 == ap_block_pp1_stage1_11001) & (trunc_ln321_2_reg_4446 == 3'd2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln321_reg_4035 == 3'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        buf_A_2_V_we1 = 1'b1;
    end else begin
        buf_A_2_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        buf_A_3_V_address0 = zext_ln544_2_reg_4503;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        buf_A_3_V_address0 = zext_ln544_fu_1275_p1;
    end else begin
        buf_A_3_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        buf_A_3_V_address1 = zext_ln544_2_reg_4503;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        buf_A_3_V_address1 = zext_ln544_2_fu_1549_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        buf_A_3_V_address1 = zext_ln544_1_fu_1240_p1;
    end else begin
        buf_A_3_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | ((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        buf_A_3_V_ce0 = 1'b1;
    end else begin
        buf_A_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001)) | ((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        buf_A_3_V_ce1 = 1'b1;
    end else begin
        buf_A_3_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        buf_A_3_V_d1 = 8'd0;
    end else if ((((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        buf_A_3_V_d1 = p_src_mat_A_V_V_dout;
    end else begin
        buf_A_3_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == and_ln261_fu_1544_p2) & (icmp_ln887_5_fu_1528_p2 == 1'd1) & (trunc_ln321_2_reg_4446 == 3'd3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001)) | ((1'd1 == and_ln261_reg_4499) & (icmp_ln887_5_reg_4476 == 1'd1) & (1'b0 == ap_block_pp1_stage1_11001) & (trunc_ln321_2_reg_4446 == 3'd3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln321_reg_4035 == 3'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        buf_A_3_V_we1 = 1'b1;
    end else begin
        buf_A_3_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        buf_A_4_V_address0 = zext_ln544_2_reg_4503;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        buf_A_4_V_address0 = zext_ln544_fu_1275_p1;
    end else begin
        buf_A_4_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        buf_A_4_V_address1 = zext_ln544_2_reg_4503;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        buf_A_4_V_address1 = zext_ln544_2_fu_1549_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        buf_A_4_V_address1 = zext_ln544_1_fu_1240_p1;
    end else begin
        buf_A_4_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | ((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        buf_A_4_V_ce0 = 1'b1;
    end else begin
        buf_A_4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001)) | ((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        buf_A_4_V_ce1 = 1'b1;
    end else begin
        buf_A_4_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        buf_A_4_V_d1 = 8'd0;
    end else if ((((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        buf_A_4_V_d1 = p_src_mat_A_V_V_dout;
    end else begin
        buf_A_4_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln321_2_reg_4446 == 3'd0) & ~(trunc_ln321_2_reg_4446 == 3'd1) & ~(trunc_ln321_2_reg_4446 == 3'd2) & ~(trunc_ln321_2_reg_4446 == 3'd3) & (1'd0 == and_ln261_fu_1544_p2) & (icmp_ln887_5_fu_1528_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001)) | (~(trunc_ln321_2_reg_4446 == 3'd0) & ~(trunc_ln321_2_reg_4446 == 3'd1) & ~(trunc_ln321_2_reg_4446 == 3'd2) & ~(trunc_ln321_2_reg_4446 == 3'd3) & (1'd1 == and_ln261_reg_4499) & (icmp_ln887_5_reg_4476 == 1'd1) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | (~(trunc_ln321_reg_4035 == 3'd0) & ~(trunc_ln321_reg_4035 == 3'd1) & ~(trunc_ln321_reg_4035 == 3'd2) & ~(trunc_ln321_reg_4035 == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        buf_A_4_V_we1 = 1'b1;
    end else begin
        buf_A_4_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        buf_B_0_V_address0 = zext_ln544_2_reg_4503;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        buf_B_0_V_address0 = zext_ln544_fu_1275_p1;
    end else begin
        buf_B_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        buf_B_0_V_address1 = zext_ln544_2_reg_4503;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        buf_B_0_V_address1 = zext_ln544_2_fu_1549_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_B_0_V_address1 = buf_B_0_V_addr_1_reg_4096;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        buf_B_0_V_address1 = zext_ln544_1_fu_1240_p1;
    end else begin
        buf_B_0_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | ((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        buf_B_0_V_ce0 = 1'b1;
    end else begin
        buf_B_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001)) | ((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        buf_B_0_V_ce1 = 1'b1;
    end else begin
        buf_B_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        buf_B_0_V_d1 = 8'd0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_B_0_V_d1 = tmp_15_fu_1348_p7;
    end else if ((((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        buf_B_0_V_d1 = p_src_mat_B_V_V_dout;
    end else begin
        buf_B_0_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | ((1'd0 == and_ln261_fu_1544_p2) & (icmp_ln887_5_fu_1528_p2 == 1'd1) & (trunc_ln321_2_reg_4446 == 3'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001)) | ((1'd1 == and_ln261_reg_4499) & (icmp_ln887_5_reg_4476 == 1'd1) & (1'b0 == ap_block_pp1_stage1_11001) & (trunc_ln321_2_reg_4446 == 3'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln321_reg_4035 == 3'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        buf_B_0_V_we1 = 1'b1;
    end else begin
        buf_B_0_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        buf_B_1_V_address0 = zext_ln544_2_reg_4503;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        buf_B_1_V_address0 = zext_ln544_fu_1275_p1;
    end else begin
        buf_B_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        buf_B_1_V_address1 = zext_ln544_2_reg_4503;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        buf_B_1_V_address1 = zext_ln544_2_fu_1549_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_B_1_V_address1 = buf_B_1_V_addr_1_reg_4102;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        buf_B_1_V_address1 = zext_ln544_1_fu_1240_p1;
    end else begin
        buf_B_1_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | ((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        buf_B_1_V_ce0 = 1'b1;
    end else begin
        buf_B_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001)) | ((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        buf_B_1_V_ce1 = 1'b1;
    end else begin
        buf_B_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        buf_B_1_V_d1 = 8'd0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_B_1_V_d1 = tmp_17_reg_4397;
    end else if ((((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        buf_B_1_V_d1 = p_src_mat_B_V_V_dout;
    end else begin
        buf_B_1_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((1'd0 == and_ln261_fu_1544_p2) & (icmp_ln887_5_fu_1528_p2 == 1'd1) & (trunc_ln321_2_reg_4446 == 3'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001)) | ((1'd1 == and_ln261_reg_4499) & (icmp_ln887_5_reg_4476 == 1'd1) & (1'b0 == ap_block_pp1_stage1_11001) & (trunc_ln321_2_reg_4446 == 3'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln321_reg_4035 == 3'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        buf_B_1_V_we1 = 1'b1;
    end else begin
        buf_B_1_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        buf_B_2_V_address0 = zext_ln544_2_reg_4503;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        buf_B_2_V_address0 = zext_ln544_fu_1275_p1;
    end else begin
        buf_B_2_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        buf_B_2_V_address1 = zext_ln544_2_reg_4503;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        buf_B_2_V_address1 = zext_ln544_2_fu_1549_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        buf_B_2_V_address1 = zext_ln544_1_fu_1240_p1;
    end else begin
        buf_B_2_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | ((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        buf_B_2_V_ce0 = 1'b1;
    end else begin
        buf_B_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001)) | ((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        buf_B_2_V_ce1 = 1'b1;
    end else begin
        buf_B_2_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        buf_B_2_V_d1 = 8'd0;
    end else if ((((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        buf_B_2_V_d1 = p_src_mat_B_V_V_dout;
    end else begin
        buf_B_2_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == and_ln261_fu_1544_p2) & (icmp_ln887_5_fu_1528_p2 == 1'd1) & (trunc_ln321_2_reg_4446 == 3'd2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001)) | ((1'd1 == and_ln261_reg_4499) & (icmp_ln887_5_reg_4476 == 1'd1) & (1'b0 == ap_block_pp1_stage1_11001) & (trunc_ln321_2_reg_4446 == 3'd2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln321_reg_4035 == 3'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        buf_B_2_V_we1 = 1'b1;
    end else begin
        buf_B_2_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        buf_B_3_V_address0 = zext_ln544_2_reg_4503;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        buf_B_3_V_address0 = zext_ln544_fu_1275_p1;
    end else begin
        buf_B_3_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        buf_B_3_V_address1 = zext_ln544_2_reg_4503;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        buf_B_3_V_address1 = zext_ln544_2_fu_1549_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        buf_B_3_V_address1 = zext_ln544_1_fu_1240_p1;
    end else begin
        buf_B_3_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | ((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        buf_B_3_V_ce0 = 1'b1;
    end else begin
        buf_B_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001)) | ((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        buf_B_3_V_ce1 = 1'b1;
    end else begin
        buf_B_3_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        buf_B_3_V_d1 = 8'd0;
    end else if ((((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        buf_B_3_V_d1 = p_src_mat_B_V_V_dout;
    end else begin
        buf_B_3_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == and_ln261_fu_1544_p2) & (icmp_ln887_5_fu_1528_p2 == 1'd1) & (trunc_ln321_2_reg_4446 == 3'd3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001)) | ((1'd1 == and_ln261_reg_4499) & (icmp_ln887_5_reg_4476 == 1'd1) & (1'b0 == ap_block_pp1_stage1_11001) & (trunc_ln321_2_reg_4446 == 3'd3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln321_reg_4035 == 3'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        buf_B_3_V_we1 = 1'b1;
    end else begin
        buf_B_3_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        buf_B_4_V_address0 = zext_ln544_2_reg_4503;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        buf_B_4_V_address0 = zext_ln544_fu_1275_p1;
    end else begin
        buf_B_4_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        buf_B_4_V_address1 = zext_ln544_2_reg_4503;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        buf_B_4_V_address1 = zext_ln544_2_fu_1549_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        buf_B_4_V_address1 = zext_ln544_1_fu_1240_p1;
    end else begin
        buf_B_4_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | ((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        buf_B_4_V_ce0 = 1'b1;
    end else begin
        buf_B_4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001)) | ((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        buf_B_4_V_ce1 = 1'b1;
    end else begin
        buf_B_4_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        buf_B_4_V_d1 = 8'd0;
    end else if ((((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        buf_B_4_V_d1 = p_src_mat_B_V_V_dout;
    end else begin
        buf_B_4_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln321_2_reg_4446 == 3'd0) & ~(trunc_ln321_2_reg_4446 == 3'd1) & ~(trunc_ln321_2_reg_4446 == 3'd2) & ~(trunc_ln321_2_reg_4446 == 3'd3) & (1'd0 == and_ln261_fu_1544_p2) & (icmp_ln887_5_fu_1528_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001)) | (~(trunc_ln321_2_reg_4446 == 3'd0) & ~(trunc_ln321_2_reg_4446 == 3'd1) & ~(trunc_ln321_2_reg_4446 == 3'd2) & ~(trunc_ln321_2_reg_4446 == 3'd3) & (1'd1 == and_ln261_reg_4499) & (icmp_ln887_5_reg_4476 == 1'd1) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | (~(trunc_ln321_reg_4035 == 3'd0) & ~(trunc_ln321_reg_4035 == 3'd1) & ~(trunc_ln321_reg_4035 == 3'd2) & ~(trunc_ln321_reg_4035 == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        buf_B_4_V_we1 = 1'b1;
    end else begin
        buf_B_4_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        grp_fu_1023_ce = 1'b1;
    end else begin
        grp_fu_1023_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == and_ln213_reg_5159_pp1_iter22_reg) & (or_ln203_reg_5093_pp1_iter23_reg == 1'd0) & (icmp_ln887_5_reg_4476_pp1_iter23_reg == 1'd1) & (1'b0 == ap_block_pp1_stage2_00001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter23 == 1'b1)) | ((1'd0 == and_ln213_fu_3357_p2) & (or_ln203_reg_5093_pp1_iter16_reg == 1'd0) & (icmp_ln887_5_reg_4476_pp1_iter16_reg == 1'd1) & (1'b0 == ap_block_pp1_stage3_00001) & (ap_enable_reg_pp1_iter16 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3)))) begin
        grp_fu_1023_opcode = 2'd1;
    end else if (((1'd0 == and_ln213_reg_5159_pp1_iter25_reg) & (or_ln203_reg_5093_pp1_iter25_reg == 1'd0) & (icmp_ln887_5_reg_4476_pp1_iter25_reg == 1'd1) & (1'b0 == ap_block_pp1_stage0_00001) & (ap_enable_reg_pp1_iter26 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_1023_opcode = 2'd0;
    end else begin
        grp_fu_1023_opcode = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter26 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        grp_fu_1023_p0 = tmp_3_reg_5229_pp1_iter25_reg;
    end else if ((((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter23 == 1'b1)) | ((ap_enable_reg_pp1_iter16 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (1'b0 == ap_block_pp1_stage3)))) begin
        grp_fu_1023_p0 = 32'd1065353216;
    end else begin
        grp_fu_1023_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter26 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        grp_fu_1023_p1 = tmp_11_reg_5244;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter23 == 1'b1))) begin
        grp_fu_1023_p1 = wMin_reg_5203;
    end else if (((ap_enable_reg_pp1_iter16 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (1'b0 == ap_block_pp1_stage3))) begin
        grp_fu_1023_p1 = matchDegree_reg_5137;
    end else begin
        grp_fu_1023_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        grp_fu_1028_ce = 1'b1;
    end else begin
        grp_fu_1028_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter24 == 1'b1) & (1'b0 == ap_block_pp1_stage3))) begin
        grp_fu_1028_p0 = tmp_4_reg_5234;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter23 == 1'b1))) begin
        grp_fu_1028_p0 = tmp_2_reg_5214;
    end else begin
        grp_fu_1028_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter24 == 1'b1) & (1'b0 == ap_block_pp1_stage3))) begin
        grp_fu_1028_p1 = tmp_10_reg_5239;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter23 == 1'b1))) begin
        grp_fu_1028_p1 = wMin_reg_5203;
    end else begin
        grp_fu_1028_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        grp_fu_1032_ce = 1'b1;
    end else begin
        grp_fu_1032_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        grp_fu_1035_ce = 1'b1;
    end else begin
        grp_fu_1035_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter23 == 1'b1))) begin
        grp_fu_1035_p0 = zext_ln251_fu_3394_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter22 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        grp_fu_1035_p0 = zext_ln257_fu_3376_p1;
    end else begin
        grp_fu_1035_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        grp_fu_1038_ce = 1'b1;
    end else begin
        grp_fu_1038_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        grp_fu_1041_ce = 1'b1;
    end else begin
        grp_fu_1041_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter18 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        grp_fu_1041_p0 = tmp_7_reg_5163;
    end else if (((ap_enable_reg_pp1_iter16 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        grp_fu_1041_p0 = matchDegree_reg_5137;
    end else begin
        grp_fu_1041_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        grp_fu_1044_ce = 1'b1;
    end else begin
        grp_fu_1044_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        grp_fu_1049_ce = 1'b1;
    end else begin
        grp_fu_1049_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter21 == 1'b1))) begin
        grp_fu_1049_p0 = tmp_s_reg_5178;
    end else if (((ap_enable_reg_pp1_iter18 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (1'b0 == ap_block_pp1_stage3))) begin
        grp_fu_1049_p0 = tmp_8_reg_5168;
    end else begin
        grp_fu_1049_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter21 == 1'b1))) begin
        grp_fu_1049_p1 = 64'd4602678819172646912;
    end else if (((ap_enable_reg_pp1_iter18 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (1'b0 == ap_block_pp1_stage3))) begin
        grp_fu_1049_p1 = 64'd4612811918334230528;
    end else begin
        grp_fu_1049_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2)) | ((1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3)))) begin
        grp_fu_1055_ce = 1'b1;
    end else begin
        grp_fu_1055_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        grp_fu_3316_ce = 1'b1;
    end else begin
        grp_fu_3316_ce = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln891_reg_4582_pp1_iter27_reg == 1'd0) & (1'b0 == ap_block_pp1_stage2) & (ap_enable_reg_pp1_iter27 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
        p_out_mat_V_V_blk_n = p_out_mat_V_V_full_n;
    end else begin
        p_out_mat_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln891_reg_4582_pp1_iter27_reg == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter27 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
        p_out_mat_V_V_write = 1'b1;
    end else begin
        p_out_mat_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln261_reg_4499) & (icmp_ln887_5_reg_4476 == 1'd1) & (1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_src_mat_A_V_V_blk_n = p_src_mat_A_V_V_empty_n;
    end else begin
        p_src_mat_A_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_predicate_op474_read_state12 == 1'b1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_src_mat_A_V_V_read = 1'b1;
    end else begin
        p_src_mat_A_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln261_reg_4499) & (icmp_ln887_5_reg_4476 == 1'd1) & (1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_src_mat_B_V_V_blk_n = p_src_mat_B_V_V_empty_n;
    end else begin
        p_src_mat_B_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_predicate_op480_read_state12 == 1'b1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_src_mat_B_V_V_read = 1'b1;
    end else begin
        p_src_mat_B_V_V_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln370_fu_1161_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln887_fu_1213_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((icmp_ln887_1_fu_1229_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((icmp_ln887_1_fu_1229_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state7 : begin
            if (((icmp_ln887_2_fu_1264_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state10 : begin
            if (((icmp_ln887_3_fu_1398_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((icmp_ln887_5_fu_1528_p2 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone)) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end else if (((icmp_ln887_5_fu_1528_p2 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state122;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_pp1_stage1 : begin
            if ((1'b0 == ap_block_pp1_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end
        end
        ap_ST_fsm_pp1_stage2 : begin
            if ((~((ap_enable_reg_pp1_iter27 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter26 == 1'b0) & (1'b0 == ap_block_pp1_stage2_subdone)) & (1'b0 == ap_block_pp1_stage2_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage3;
            end else if (((ap_enable_reg_pp1_iter27 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter26 == 1'b0) & (1'b0 == ap_block_pp1_stage2_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state122;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage2;
            end
        end
        ap_ST_fsm_pp1_stage3 : begin
            if ((1'b0 == ap_block_pp1_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage3;
            end
        end
        ap_ST_fsm_state122 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1353_1_fu_3414_p2 = (zext_ln215_2_fu_3406_p1 + zext_ln1353_1_fu_3410_p1);

assign add_ln1353_fu_3279_p2 = (zext_ln215_1_fu_3271_p1 + zext_ln1353_fu_3275_p1);

assign add_ln256_fu_1305_p2 = ($signed(sext_ln256_fu_1302_p1) + $signed(12'd2));

assign add_ln276_fu_1315_p2 = ($signed(sext_ln1353_fu_1289_p1) + $signed(11'd2047));

assign add_ln339_fu_3464_p2 = ($signed(9'd385) + $signed(zext_ln339_fu_3461_p1));

assign add_ln700_15_fu_2570_p2 = (grp_fu_3691_p3 + zext_ln700_39_fu_2567_p1);

assign add_ln700_19_fu_2578_p2 = (grp_fu_3700_p3 + zext_ln700_42_fu_2575_p1);

assign add_ln700_20_fu_2586_p2 = (grp_fu_3709_p3 + zext_ln700_45_fu_2583_p1);

assign add_ln700_26_fu_2835_p2 = (grp_fu_3807_p3 + zext_ln700_69_fu_2832_p1);

assign add_ln700_30_fu_2846_p2 = (zext_ln700_70_fu_2840_p1 + zext_ln700_72_fu_2843_p1);

assign add_ln700_31_fu_2856_p2 = (add_ln700_26_fu_2835_p2 + zext_ln700_73_fu_2852_p1);

assign add_ln700_34_fu_2865_p2 = (grp_fu_3816_p3 + zext_ln700_75_fu_2862_p1);

assign add_ln700_38_fu_2876_p2 = (zext_ln700_76_fu_2870_p1 + zext_ln700_78_fu_2873_p1);

assign add_ln700_39_fu_2886_p2 = (add_ln700_34_fu_2865_p2 + zext_ln700_81_fu_2882_p1);

assign add_ln700_42_fu_2895_p2 = (grp_fu_3825_p3 + zext_ln700_83_fu_2892_p1);

assign add_ln700_44_fu_2916_p2 = (add_ln700_42_fu_2895_p2 + zext_ln700_87_fu_2912_p1);

assign add_ln700_47_fu_2906_p2 = (zext_ln700_84_fu_2900_p1 + zext_ln700_86_fu_2903_p1);

assign add_ln700_51_fu_3178_p2 = (add_ln700_48_reg_5043 + zext_ln700_111_fu_3175_p1);

assign add_ln700_55_fu_3128_p2 = (zext_ln700_112_fu_3119_p1 + zext_ln700_114_fu_3125_p1);

assign add_ln700_56_fu_3186_p2 = (add_ln700_51_fu_3178_p2 + zext_ln700_115_fu_3183_p1);

assign add_ln700_60_fu_3195_p2 = (add_ln700_57_reg_5053 + zext_ln700_118_fu_3192_p1);

assign add_ln700_64_fu_3143_p2 = (zext_ln700_119_fu_3134_p1 + zext_ln700_121_fu_3140_p1);

assign add_ln700_65_fu_3203_p2 = (add_ln700_60_fu_3195_p2 + zext_ln700_122_fu_3200_p1);

assign add_ln700_69_fu_3212_p2 = (add_ln700_66_reg_5063 + zext_ln700_125_fu_3209_p1);

assign add_ln700_6_fu_1783_p2 = (zext_ln700_5_fu_1771_p1 + zext_ln700_15_fu_1780_p1);

assign add_ln700_71_fu_3220_p2 = (add_ln700_69_fu_3212_p2 + zext_ln700_129_fu_3217_p1);

assign add_ln700_74_fu_3161_p2 = (zext_ln700_126_fu_3152_p1 + zext_ln700_128_fu_3158_p1);

assign add_ln700_7_fu_1792_p2 = (zext_ln700_7_fu_1774_p1 + zext_ln700_22_fu_1789_p1);

assign add_ln700_8_fu_1801_p2 = (zext_ln700_9_fu_1777_p1 + zext_ln700_24_fu_1798_p1);

assign and_ln213_fu_3357_p2 = (or_ln213_fu_3353_p2 & grp_fu_1055_p2);

assign and_ln261_fu_1544_p2 = (icmp_ln887_6_fu_1539_p2 & icmp_ln887_4_reg_4406);

assign and_ln276_1_fu_1452_p2 = (icmp_ln895_fu_1408_p2 & icmp_ln895_1_fu_1446_p2);

assign and_ln276_2_fu_1474_p2 = (icmp_ln895_fu_1408_p2 & icmp_ln895_3_fu_1468_p2);

assign and_ln276_3_fu_1486_p2 = (icmp_ln895_fu_1408_p2 & icmp_ln895_4_fu_1480_p2);

assign and_ln276_4_fu_1498_p2 = (icmp_ln895_fu_1408_p2 & icmp_ln895_5_fu_1492_p2);

assign and_ln276_fu_1440_p2 = (tmp_32_fu_1432_p3 & icmp_ln895_fu_1408_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_pp1_stage1 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp1_stage2 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp1_stage3 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state122 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd7];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((p_src_mat_B_V_V_empty_n == 1'b0) | (p_src_mat_A_V_V_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((p_src_mat_B_V_V_empty_n == 1'b0) | (p_src_mat_A_V_V_empty_n == 1'b0)));
end

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage1_11001 = ((ap_enable_reg_pp1_iter0 == 1'b1) & (((p_src_mat_B_V_V_empty_n == 1'b0) & (ap_predicate_op480_read_state12 == 1'b1)) | ((p_src_mat_A_V_V_empty_n == 1'b0) & (ap_predicate_op474_read_state12 == 1'b1))));
end

always @ (*) begin
    ap_block_pp1_stage1_subdone = ((ap_enable_reg_pp1_iter0 == 1'b1) & (((p_src_mat_B_V_V_empty_n == 1'b0) & (ap_predicate_op480_read_state12 == 1'b1)) | ((p_src_mat_A_V_V_empty_n == 1'b0) & (ap_predicate_op474_read_state12 == 1'b1))));
end

assign ap_block_pp1_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage2_00001 = ((icmp_ln891_reg_4582_pp1_iter27_reg == 1'd0) & (p_out_mat_V_V_full_n == 1'b0) & (ap_enable_reg_pp1_iter27 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage2_01001 = ((icmp_ln891_reg_4582_pp1_iter27_reg == 1'd0) & (p_out_mat_V_V_full_n == 1'b0) & (ap_enable_reg_pp1_iter27 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage2_11001 = ((icmp_ln891_reg_4582_pp1_iter27_reg == 1'd0) & (p_out_mat_V_V_full_n == 1'b0) & (ap_enable_reg_pp1_iter27 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage2_subdone = ((icmp_ln891_reg_4582_pp1_iter27_reg == 1'd0) & (p_out_mat_V_V_full_n == 1'b0) & (ap_enable_reg_pp1_iter27 == 1'b1));
end

assign ap_block_pp1_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage3_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_state100_pp1_stage1_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state101_pp1_stage2_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state102_pp1_stage3_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state103_pp1_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state104_pp1_stage1_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state105_pp1_stage2_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state106_pp1_stage3_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state107_pp1_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state108_pp1_stage1_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state109_pp1_stage2_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state110_pp1_stage3_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state111_pp1_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state112_pp1_stage1_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state113_pp1_stage2_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state114_pp1_stage3_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state115_pp1_stage0_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state116_pp1_stage1_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state117_pp1_stage2_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state118_pp1_stage3_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state119_pp1_stage0_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state120_pp1_stage1_iter27 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state121_pp1_stage2_iter27 = ((icmp_ln891_reg_4582_pp1_iter27_reg == 1'd0) & (p_out_mat_V_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state12_pp1_stage1_iter0 = (((p_src_mat_B_V_V_empty_n == 1'b0) & (ap_predicate_op480_read_state12 == 1'b1)) | ((p_src_mat_A_V_V_empty_n == 1'b0) & (ap_predicate_op474_read_state12 == 1'b1)));
end

assign ap_block_state13_pp1_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp1_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp1_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp1_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp1_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp1_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp1_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp1_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp1_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp1_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp1_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp1_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp1_stage3_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp1_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp1_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp1_stage2_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp1_stage3_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp1_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp1_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp1_stage2_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp1_stage3_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp1_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp1_stage1_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp1_stage2_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp1_stage3_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp1_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp1_stage1_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp1_stage2_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp1_stage3_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp1_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp1_stage1_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp1_stage2_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp1_stage3_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp1_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp1_stage1_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp1_stage2_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp1_stage3_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp1_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp1_stage1_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp1_stage2_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp1_stage3_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp1_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp1_stage1_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp1_stage2_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp1_stage3_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp1_stage0_iter12 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state5_pp0_stage0_iter1 = ((p_src_mat_B_V_V_empty_n == 1'b0) | (p_src_mat_A_V_V_empty_n == 1'b0));
end

assign ap_block_state60_pp1_stage1_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp1_stage2_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp1_stage3_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp1_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp1_stage1_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state65_pp1_stage2_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state66_pp1_stage3_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state67_pp1_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state68_pp1_stage1_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state69_pp1_stage2_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state70_pp1_stage3_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state71_pp1_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state72_pp1_stage1_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state73_pp1_stage2_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state74_pp1_stage3_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state75_pp1_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state76_pp1_stage1_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state77_pp1_stage2_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state78_pp1_stage3_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state79_pp1_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state80_pp1_stage1_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state81_pp1_stage2_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state82_pp1_stage3_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state83_pp1_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state84_pp1_stage1_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state85_pp1_stage2_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state86_pp1_stage3_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state87_pp1_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state88_pp1_stage1_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state89_pp1_stage2_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state90_pp1_stage3_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state91_pp1_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state92_pp1_stage1_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state93_pp1_stage2_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state94_pp1_stage3_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state95_pp1_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state96_pp1_stage1_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state97_pp1_stage2_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state98_pp1_stage3_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state99_pp1_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_phi_mux_i_op_assign_phi_fu_889_p4 = i_op_assign_reg_885;

assign ap_phi_reg_pp1_iter0_tmp_V_7_reg_1007 = 'bx;

always @ (*) begin
    ap_predicate_op1056_dcmp_state77 = ((or_ln203_reg_5093_pp1_iter16_reg == 1'd0) & (icmp_ln887_5_reg_4476_pp1_iter16_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op474_read_state12 = ((1'd1 == and_ln261_reg_4499) & (icmp_ln887_5_reg_4476 == 1'd1));
end

always @ (*) begin
    ap_predicate_op480_read_state12 = ((1'd1 == and_ln261_reg_4499) & (icmp_ln887_5_reg_4476 == 1'd1));
end

assign bitcast_ln213_fu_3324_p1 = tmp_5_reg_5143;

assign buf_cop_A_0_V_11_fu_1979_p3 = ((and_ln276_reg_4416[0:0] === 1'b1) ? buf_cop_A_0_V_fu_1917_p7 : buf_cop_A_0_V_1_fu_1949_p7);

assign buf_cop_A_0_V_12_fu_2297_p3 = ((icmp_ln887_6_reg_4485[0:0] === 1'b1) ? buf_cop_A_0_V_11_fu_1979_p3 : buf_cop_A_0_V_10_lo_reg_4527);

assign buf_cop_A_0_V_13_fu_2385_p3 = ((icmp_ln879_3_reg_4586[0:0] === 1'b1) ? buf_cop_A_0_V_12_fu_2297_p3 : buf_cop_A_0_V_8_fu_238);

assign buf_cop_A_0_V_14_fu_2399_p3 = ((icmp_ln879_3_reg_4586[0:0] === 1'b1) ? buf_cop_A_0_V_12_fu_2297_p3 : buf_cop_A_0_V_9_fu_242);

assign buf_cop_A_0_V_15_fu_2413_p3 = ((icmp_ln879_3_reg_4586[0:0] === 1'b1) ? buf_cop_A_0_V_12_fu_2297_p3 : buf_cop_A_0_V_10_fu_246);

assign buf_cop_A_1_V_11_fu_2055_p3 = ((and_ln276_1_reg_4422[0:0] === 1'b1) ? buf_cop_A_1_V_fu_1993_p7 : buf_cop_A_1_V_1_fu_2025_p7);

assign buf_cop_A_1_V_12_fu_2309_p3 = ((icmp_ln887_6_reg_4485[0:0] === 1'b1) ? buf_cop_A_1_V_11_fu_2055_p3 : buf_cop_A_1_V_10_fu_262);

assign buf_cop_A_1_V_13_fu_2427_p3 = ((icmp_ln879_3_reg_4586[0:0] === 1'b1) ? buf_cop_A_1_V_12_fu_2309_p3 : buf_cop_A_1_V_8_fu_254);

assign buf_cop_A_1_V_14_fu_2441_p3 = ((icmp_ln879_3_reg_4586[0:0] === 1'b1) ? buf_cop_A_1_V_12_fu_2309_p3 : buf_cop_A_1_V_9_fu_258);

assign buf_cop_A_1_V_15_fu_2455_p3 = ((icmp_ln879_3_reg_4586[0:0] === 1'b1) ? buf_cop_A_1_V_12_fu_2309_p3 : buf_cop_A_1_V_10_fu_262);

assign buf_cop_A_2_V_11_fu_2131_p3 = ((and_ln276_2_reg_4428[0:0] === 1'b1) ? buf_cop_A_2_V_fu_2069_p7 : buf_cop_A_2_V_1_fu_2101_p7);

assign buf_cop_A_2_V_12_fu_2323_p3 = ((icmp_ln887_6_reg_4485[0:0] === 1'b1) ? buf_cop_A_2_V_11_fu_2131_p3 : buf_cop_A_2_V_10_fu_278);

assign buf_cop_A_2_V_13_fu_2594_p3 = ((icmp_ln879_3_reg_4586[0:0] === 1'b1) ? buf_cop_A_2_V_12_reg_4797 : buf_cop_A_2_V_8_fu_270);

assign buf_cop_A_2_V_14_fu_2988_p3 = ((icmp_ln879_3_reg_4586_pp1_iter1_reg[0:0] === 1'b1) ? buf_cop_A_2_V_12_reg_4797 : buf_cop_A_2_V_9_fu_274);

assign buf_cop_A_2_V_15_fu_3000_p3 = ((icmp_ln879_3_reg_4586_pp1_iter1_reg[0:0] === 1'b1) ? buf_cop_A_2_V_12_reg_4797 : buf_cop_A_2_V_10_fu_278);

assign buf_cop_A_3_V_11_fu_2207_p3 = ((and_ln276_3_reg_4434[0:0] === 1'b1) ? buf_cop_A_3_V_fu_2145_p7 : buf_cop_A_3_V_1_fu_2177_p7);

assign buf_cop_A_3_V_12_fu_2337_p3 = ((icmp_ln887_6_reg_4485[0:0] === 1'b1) ? buf_cop_A_3_V_11_fu_2207_p3 : buf_cop_A_3_V_10_fu_294);

assign buf_cop_A_3_V_13_fu_2606_p3 = ((icmp_ln879_3_reg_4586[0:0] === 1'b1) ? buf_cop_A_3_V_12_reg_4815 : buf_cop_A_3_V_8_fu_286);

assign buf_cop_A_3_V_14_fu_3012_p3 = ((icmp_ln879_3_reg_4586_pp1_iter1_reg[0:0] === 1'b1) ? buf_cop_A_3_V_12_reg_4815 : buf_cop_A_3_V_9_fu_290);

assign buf_cop_A_3_V_15_fu_3024_p3 = ((icmp_ln879_3_reg_4586_pp1_iter1_reg[0:0] === 1'b1) ? buf_cop_A_3_V_12_reg_4815 : buf_cop_A_3_V_10_fu_294);

assign buf_cop_A_4_V_11_fu_2283_p3 = ((and_ln276_4_reg_4440[0:0] === 1'b1) ? buf_cop_A_4_V_fu_2221_p7 : buf_cop_A_4_V_1_fu_2253_p7);

assign buf_cop_A_4_V_12_fu_2351_p3 = ((icmp_ln887_6_reg_4485[0:0] === 1'b1) ? buf_cop_A_4_V_11_fu_2283_p3 : buf_cop_A_4_V_10_fu_310);

assign buf_cop_A_4_V_13_fu_2730_p3 = ((icmp_ln879_3_reg_4586_pp1_iter1_reg[0:0] === 1'b1) ? buf_cop_A_4_V_12_reg_4833 : buf_cop_A_4_V_8_fu_302);

assign buf_cop_A_4_V_14_fu_2742_p3 = ((icmp_ln879_3_reg_4586_pp1_iter1_reg[0:0] === 1'b1) ? buf_cop_A_4_V_12_reg_4833 : buf_cop_A_4_V_9_fu_306);

assign buf_cop_A_4_V_15_fu_3036_p3 = ((icmp_ln879_3_reg_4586_pp1_iter1_reg[0:0] === 1'b1) ? buf_cop_A_4_V_12_reg_4833 : buf_cop_A_4_V_10_fu_310);

assign buf_cop_B_0_V_10_fu_2392_p3 = ((icmp_ln879_3_reg_4586[0:0] === 1'b1) ? buf_cop_B_0_V_9_fu_2303_p3 : buf_cop_B_0_V_6_fu_318);

assign buf_cop_B_0_V_11_fu_2406_p3 = ((icmp_ln879_3_reg_4586[0:0] === 1'b1) ? buf_cop_B_0_V_9_fu_2303_p3 : buf_cop_B_0_V_7_fu_322);

assign buf_cop_B_0_V_12_fu_2420_p3 = ((icmp_ln879_3_reg_4586[0:0] === 1'b1) ? buf_cop_B_0_V_9_fu_2303_p3 : buf_cop_B_0_V_8_fu_326);

assign buf_cop_B_0_V_9_fu_2303_p3 = ((icmp_ln887_6_reg_4485[0:0] === 1'b1) ? buf_cop_B_0_V_fu_1986_p3 : buf_cop_B_0_V_8_loa_reg_4532);

assign buf_cop_B_0_V_fu_1986_p3 = ((and_ln276_reg_4416[0:0] === 1'b1) ? tmp_21_fu_1933_p7 : tmp_22_fu_1964_p7);

assign buf_cop_B_1_V_10_fu_2434_p3 = ((icmp_ln879_3_reg_4586[0:0] === 1'b1) ? buf_cop_B_1_V_9_fu_2316_p3 : buf_cop_B_1_V_6_fu_338);

assign buf_cop_B_1_V_11_fu_2448_p3 = ((icmp_ln879_3_reg_4586[0:0] === 1'b1) ? buf_cop_B_1_V_9_fu_2316_p3 : buf_cop_B_1_V_7_fu_342);

assign buf_cop_B_1_V_12_fu_2462_p3 = ((icmp_ln879_3_reg_4586[0:0] === 1'b1) ? buf_cop_B_1_V_9_fu_2316_p3 : buf_cop_B_1_V_8_fu_346);

assign buf_cop_B_1_V_9_fu_2316_p3 = ((icmp_ln887_6_reg_4485[0:0] === 1'b1) ? buf_cop_B_1_V_fu_2062_p3 : buf_cop_B_1_V_8_fu_346);

assign buf_cop_B_1_V_fu_2062_p3 = ((and_ln276_1_reg_4422[0:0] === 1'b1) ? tmp_23_fu_2009_p7 : tmp_24_fu_2040_p7);

assign buf_cop_B_2_V_10_fu_2600_p3 = ((icmp_ln879_3_reg_4586[0:0] === 1'b1) ? buf_cop_B_2_V_9_reg_4806 : buf_cop_B_2_V_6_fu_358);

assign buf_cop_B_2_V_11_fu_2994_p3 = ((icmp_ln879_3_reg_4586_pp1_iter1_reg[0:0] === 1'b1) ? buf_cop_B_2_V_9_reg_4806 : buf_cop_B_2_V_7_fu_362);

assign buf_cop_B_2_V_12_fu_3006_p3 = ((icmp_ln879_3_reg_4586_pp1_iter1_reg[0:0] === 1'b1) ? buf_cop_B_2_V_9_reg_4806 : buf_cop_B_2_V_8_fu_366);

assign buf_cop_B_2_V_9_fu_2330_p3 = ((icmp_ln887_6_reg_4485[0:0] === 1'b1) ? buf_cop_B_2_V_fu_2138_p3 : buf_cop_B_2_V_8_fu_366);

assign buf_cop_B_2_V_fu_2138_p3 = ((and_ln276_2_reg_4428[0:0] === 1'b1) ? tmp_25_fu_2085_p7 : tmp_26_fu_2116_p7);

assign buf_cop_B_3_V_10_fu_2612_p3 = ((icmp_ln879_3_reg_4586[0:0] === 1'b1) ? buf_cop_B_3_V_9_reg_4824 : buf_cop_B_3_V_6_fu_378);

assign buf_cop_B_3_V_11_fu_3018_p3 = ((icmp_ln879_3_reg_4586_pp1_iter1_reg[0:0] === 1'b1) ? buf_cop_B_3_V_9_reg_4824 : buf_cop_B_3_V_7_fu_382);

assign buf_cop_B_3_V_12_fu_3030_p3 = ((icmp_ln879_3_reg_4586_pp1_iter1_reg[0:0] === 1'b1) ? buf_cop_B_3_V_9_reg_4824 : buf_cop_B_3_V_8_fu_386);

assign buf_cop_B_3_V_9_fu_2344_p3 = ((icmp_ln887_6_reg_4485[0:0] === 1'b1) ? buf_cop_B_3_V_fu_2214_p3 : buf_cop_B_3_V_8_fu_386);

assign buf_cop_B_3_V_fu_2214_p3 = ((and_ln276_3_reg_4434[0:0] === 1'b1) ? tmp_27_fu_2161_p7 : tmp_28_fu_2192_p7);

assign buf_cop_B_4_V_10_fu_2736_p3 = ((icmp_ln879_3_reg_4586_pp1_iter1_reg[0:0] === 1'b1) ? buf_cop_B_4_V_9_reg_4842 : buf_cop_B_4_V_7_fu_370);

assign buf_cop_B_4_V_11_fu_2748_p3 = ((icmp_ln879_3_reg_4586_pp1_iter1_reg[0:0] === 1'b1) ? buf_cop_B_4_V_9_reg_4842 : buf_cop_B_4_V_6_fu_350);

assign buf_cop_B_4_V_12_fu_3042_p3 = ((icmp_ln879_3_reg_4586_pp1_iter1_reg[0:0] === 1'b1) ? buf_cop_B_4_V_9_reg_4842 : buf_cop_B_4_V_5_fu_330);

assign buf_cop_B_4_V_9_fu_2358_p3 = ((icmp_ln887_6_reg_4485[0:0] === 1'b1) ? buf_cop_B_4_V_fu_2290_p3 : buf_cop_B_4_V_5_fu_330);

assign buf_cop_B_4_V_fu_2290_p3 = ((and_ln276_4_reg_4440[0:0] === 1'b1) ? tmp_29_fu_2237_p7 : tmp_30_fu_2268_p7);

assign col_V_1_fu_1234_p2 = (ap_phi_mux_t_V_phi_fu_910_p4 + 13'd1);

assign col_V_2_fu_1533_p2 = (ap_phi_mux_t_V_3_phi_fu_1000_p4 + 13'd1);

assign col_V_fu_1269_p2 = (t_V_1_reg_918 + 13'd1);

assign grp_fu_1032_p0 = udiv_ln1371_reg_5127;

assign grp_fu_3555_p0 = zext_ln209_fu_1569_p1;

assign grp_fu_3555_p1 = zext_ln209_fu_1569_p1;

assign grp_fu_3555_p2 = grp_fu_3555_p20;

assign grp_fu_3555_p20 = mul_ln700_25_fu_1617_p2;

assign grp_fu_3563_p0 = zext_ln209_1_fu_1573_p1;

assign grp_fu_3563_p1 = zext_ln209_1_fu_1573_p1;

assign grp_fu_3563_p2 = grp_fu_3563_p20;

assign grp_fu_3563_p20 = mul_ln700_26_fu_1627_p2;

assign grp_fu_3571_p0 = zext_ln209_1_fu_1573_p1;

assign grp_fu_3571_p1 = zext_ln209_fu_1569_p1;

assign grp_fu_3571_p2 = grp_fu_3571_p20;

assign grp_fu_3571_p20 = mul_ln700_27_fu_1637_p2;

assign grp_fu_3579_p0 = zext_ln209_4_fu_1585_p1;

assign grp_fu_3579_p1 = zext_ln209_4_fu_1585_p1;

assign grp_fu_3579_p2 = grp_fu_3579_p20;

assign grp_fu_3579_p20 = mul_ln700_3_fu_1647_p2;

assign grp_fu_3587_p0 = zext_ln209_5_fu_1589_p1;

assign grp_fu_3587_p1 = zext_ln209_5_fu_1589_p1;

assign grp_fu_3587_p2 = grp_fu_3587_p20;

assign grp_fu_3587_p20 = mul_ln700_31_fu_1657_p2;

assign grp_fu_3595_p0 = zext_ln209_5_fu_1589_p1;

assign grp_fu_3595_p1 = zext_ln209_4_fu_1585_p1;

assign grp_fu_3595_p2 = grp_fu_3595_p20;

assign grp_fu_3595_p20 = mul_ln700_32_fu_1667_p2;

assign grp_fu_3603_p0 = zext_ln209_12_fu_1601_p1;

assign grp_fu_3603_p1 = zext_ln209_12_fu_1601_p1;

assign grp_fu_3603_p2 = grp_fu_3603_p20;

assign grp_fu_3603_p20 = mul_ln700_7_fu_1677_p2;

assign grp_fu_3611_p0 = zext_ln209_13_fu_1605_p1;

assign grp_fu_3611_p1 = zext_ln209_13_fu_1605_p1;

assign grp_fu_3611_p2 = grp_fu_3611_p20;

assign grp_fu_3611_p20 = mul_ln700_39_fu_1687_p2;

assign grp_fu_3619_p0 = zext_ln209_13_fu_1605_p1;

assign grp_fu_3619_p1 = zext_ln209_12_fu_1601_p1;

assign grp_fu_3619_p2 = grp_fu_3619_p20;

assign grp_fu_3619_p20 = mul_ln700_40_fu_1697_p2;

assign grp_fu_3627_p0 = zext_ln209_10_fu_1747_p1;

assign grp_fu_3627_p1 = zext_ln209_10_fu_1747_p1;

assign grp_fu_3627_p2 = grp_fu_3627_p20;

assign grp_fu_3627_p20 = add_ln700_13_reg_4567;

assign grp_fu_3635_p0 = zext_ln209_11_fu_1751_p1;

assign grp_fu_3635_p1 = zext_ln209_11_fu_1751_p1;

assign grp_fu_3635_p2 = grp_fu_3635_p20;

assign grp_fu_3635_p20 = add_ln700_17_reg_4572;

assign grp_fu_3643_p0 = zext_ln209_11_fu_1751_p1;

assign grp_fu_3643_p1 = zext_ln209_10_fu_1747_p1;

assign grp_fu_3643_p2 = grp_fu_3643_p20;

assign grp_fu_3643_p20 = add_ln700_22_reg_4577;

assign grp_fu_3651_p0 = zext_ln209_39_fu_1850_p1;

assign grp_fu_3651_p1 = zext_ln209_38_fu_1846_p1;

assign grp_fu_3651_p2 = grp_fu_3651_p20;

assign grp_fu_3651_p20 = mul_ln700_68_fu_1882_p2;

assign grp_fu_3659_p0 = zext_ln209_40_fu_1854_p1;

assign grp_fu_3659_p1 = zext_ln209_40_fu_1854_p1;

assign grp_fu_3659_p2 = grp_fu_3659_p20;

assign grp_fu_3659_p20 = mul_ln700_20_fu_1862_p2;

assign grp_fu_3667_p0 = zext_ln209_41_fu_1858_p1;

assign grp_fu_3667_p1 = zext_ln209_41_fu_1858_p1;

assign grp_fu_3667_p2 = grp_fu_3667_p20;

assign grp_fu_3667_p20 = mul_ln700_65_fu_1872_p2;

assign grp_fu_3675_p0 = zext_ln209_44_fu_2365_p1;

assign grp_fu_3675_p1 = zext_ln209_44_fu_2365_p1;

assign grp_fu_3675_p2 = grp_fu_3675_p20;

assign grp_fu_3675_p20 = add_ln700_49_reg_4732;

assign grp_fu_3683_p0 = zext_ln209_45_fu_2369_p1;

assign grp_fu_3683_p1 = zext_ln209_45_fu_2369_p1;

assign grp_fu_3683_p2 = grp_fu_3683_p20;

assign grp_fu_3683_p20 = add_ln700_58_reg_4737;

assign grp_fu_3691_p0 = zext_ln209_8_fu_2549_p1;

assign grp_fu_3691_p1 = zext_ln209_8_fu_2549_p1;

assign grp_fu_3691_p2 = grp_fu_3691_p20;

assign grp_fu_3691_p20 = add_ln700_6_reg_4632;

assign grp_fu_3700_p0 = zext_ln209_9_fu_2552_p1;

assign grp_fu_3700_p1 = zext_ln209_9_fu_2552_p1;

assign grp_fu_3700_p2 = grp_fu_3700_p20;

assign grp_fu_3700_p20 = add_ln700_7_reg_4637;

assign grp_fu_3709_p0 = zext_ln209_9_fu_2552_p1;

assign grp_fu_3709_p1 = zext_ln209_8_fu_2549_p1;

assign grp_fu_3709_p2 = grp_fu_3709_p20;

assign grp_fu_3709_p20 = add_ln700_8_reg_4642;

assign grp_fu_3718_p0 = zext_ln209_26_fu_2555_p1;

assign grp_fu_3718_p1 = zext_ln209_26_fu_2555_p1;

assign grp_fu_3718_p2 = grp_fu_3718_p20;

assign grp_fu_3718_p20 = mul_ln700_15_reg_4667;

assign grp_fu_3726_p0 = zext_ln209_18_fu_2638_p1;

assign grp_fu_3726_p1 = zext_ln209_18_fu_2638_p1;

assign grp_fu_3726_p2 = grp_fu_3726_p20;

assign grp_fu_3726_p20 = mul_ln700_10_fu_2669_p2;

assign grp_fu_3734_p0 = zext_ln209_19_fu_2641_p1;

assign grp_fu_3734_p1 = zext_ln209_19_fu_2641_p1;

assign grp_fu_3734_p2 = grp_fu_3734_p20;

assign grp_fu_3734_p20 = mul_ln700_45_fu_2677_p2;

assign grp_fu_3742_p0 = zext_ln209_22_fu_2644_p1;

assign grp_fu_3742_p1 = zext_ln209_22_fu_2644_p1;

assign grp_fu_3742_p2 = grp_fu_3742_p20;

assign grp_fu_3742_p20 = mul_ln700_12_fu_2685_p2;

assign grp_fu_3750_p0 = zext_ln209_23_fu_2648_p1;

assign grp_fu_3750_p1 = zext_ln209_23_fu_2648_p1;

assign grp_fu_3750_p2 = grp_fu_3750_p20;

assign grp_fu_3750_p20 = mul_ln700_49_fu_2695_p2;

assign grp_fu_3758_p0 = zext_ln209_23_fu_2648_p1;

assign grp_fu_3758_p1 = zext_ln209_22_fu_2644_p1;

assign grp_fu_3758_p2 = grp_fu_3758_p20;

assign grp_fu_3758_p20 = mul_ln700_50_fu_2705_p2;

assign grp_fu_3766_p0 = zext_ln209_24_fu_2660_p1;

assign grp_fu_3766_p1 = zext_ln209_24_fu_2660_p1;

assign grp_fu_3766_p2 = grp_fu_3766_p20;

assign grp_fu_3766_p20 = add_ln700_28_reg_4891;

assign grp_fu_3774_p0 = zext_ln209_25_fu_2663_p1;

assign grp_fu_3774_p1 = zext_ln209_25_fu_2663_p1;

assign grp_fu_3774_p2 = grp_fu_3774_p20;

assign grp_fu_3774_p20 = grp_fu_3790_p3;

assign grp_fu_3782_p0 = zext_ln209_25_fu_2663_p1;

assign grp_fu_3782_p1 = zext_ln209_24_fu_2660_p1;

assign grp_fu_3782_p2 = grp_fu_3782_p20;

assign grp_fu_3782_p20 = grp_fu_3799_p3;

assign grp_fu_3790_p0 = zext_ln209_27_fu_2666_p1;

assign grp_fu_3790_p1 = zext_ln209_27_fu_2666_p1;

assign grp_fu_3790_p2 = grp_fu_3790_p20;

assign grp_fu_3790_p20 = mul_ln700_55_reg_4672;

assign grp_fu_3799_p0 = zext_ln209_27_fu_2666_p1;

assign grp_fu_3799_p1 = zext_ln209_26_reg_4871;

assign grp_fu_3799_p2 = grp_fu_3799_p20;

assign grp_fu_3799_p20 = mul_ln700_56_reg_4677;

assign grp_fu_3807_p0 = zext_ln209_16_fu_2780_p1;

assign grp_fu_3807_p1 = zext_ln209_16_fu_2780_p1;

assign grp_fu_3807_p2 = grp_fu_3807_p20;

assign grp_fu_3807_p20 = add_ln700_15_reg_4876;

assign grp_fu_3816_p0 = zext_ln209_17_fu_2783_p1;

assign grp_fu_3816_p1 = zext_ln209_17_fu_2783_p1;

assign grp_fu_3816_p2 = grp_fu_3816_p20;

assign grp_fu_3816_p20 = add_ln700_19_reg_4881;

assign grp_fu_3825_p0 = zext_ln209_17_fu_2783_p1;

assign grp_fu_3825_p1 = zext_ln209_16_fu_2780_p1;

assign grp_fu_3825_p2 = grp_fu_3825_p20;

assign grp_fu_3825_p20 = add_ln700_20_reg_4886;

assign grp_fu_3834_p0 = zext_ln209_19_reg_4901;

assign grp_fu_3834_p1 = zext_ln209_18_reg_4896;

assign grp_fu_3834_p2 = grp_fu_3834_p20;

assign grp_fu_3834_p20 = mul_ln700_46_reg_4662_pp1_iter1_reg;

assign grp_fu_3841_p0 = zext_ln209_32_fu_2794_p1;

assign grp_fu_3841_p1 = zext_ln209_32_fu_2794_p1;

assign grp_fu_3841_p2 = grp_fu_3841_p20;

assign grp_fu_3841_p20 = mul_ln700_24_fu_2952_p2;

assign grp_fu_3849_p0 = zext_ln209_33_fu_2798_p1;

assign grp_fu_3849_p1 = zext_ln209_33_fu_2798_p1;

assign grp_fu_3849_p2 = grp_fu_3849_p20;

assign grp_fu_3849_p20 = mul_ln700_73_fu_2962_p2;

assign grp_fu_3857_p0 = grp_fu_3857_p00;

assign grp_fu_3857_p00 = buf_cop_B_3_V_8_loa_reg_4772;

assign grp_fu_3857_p1 = grp_fu_3857_p10;

assign grp_fu_3857_p10 = buf_cop_A_3_V_10_lo_reg_4757;

assign grp_fu_3857_p2 = grp_fu_3857_p20;

assign grp_fu_3857_p20 = mul_ln700_64_fu_2942_p2;

assign grp_fu_3865_p0 = zext_ln209_36_fu_2808_p1;

assign grp_fu_3865_p1 = zext_ln209_36_fu_2808_p1;

assign grp_fu_3865_p2 = grp_fu_3865_p20;

assign grp_fu_3865_p20 = mul_ln700_16_fu_2922_p2;

assign grp_fu_3873_p0 = zext_ln209_37_fu_2811_p1;

assign grp_fu_3873_p1 = zext_ln209_37_fu_2811_p1;

assign grp_fu_3873_p2 = grp_fu_3873_p20;

assign grp_fu_3873_p20 = mul_ln700_57_fu_2932_p2;

assign grp_fu_3881_p0 = zext_ln209_45_reg_4856;

assign grp_fu_3881_p1 = zext_ln209_44_reg_4851;

assign grp_fu_3881_p2 = grp_fu_3881_p20;

assign grp_fu_3881_p20 = mul_ln700_74_fu_2972_p2;

assign grp_fu_3887_p0 = zext_ln209_31_reg_4951;

assign grp_fu_3887_p1 = zext_ln209_30_reg_4946;

assign grp_fu_3887_p2 = grp_fu_3887_p20;

assign grp_fu_3887_p20 = add_ln700_44_reg_4988;

assign grp_fu_3893_p0 = zext_ln209_33_reg_4961;

assign grp_fu_3893_p1 = zext_ln209_32_reg_4956;

assign grp_fu_3893_p2 = grp_fu_3893_p20;

assign grp_fu_3893_p20 = add_ln700_67_reg_5013;

assign grp_fu_3899_p0 = zext_ln209_34_reg_4966;

assign grp_fu_3899_p1 = zext_ln209_34_reg_4966;

assign grp_fu_3899_p2 = grp_fu_3899_p20;

assign grp_fu_3899_p20 = add_ln700_53_reg_4998;

assign grp_fu_3906_p0 = zext_ln209_35_reg_4972;

assign grp_fu_3906_p1 = zext_ln209_35_reg_4972;

assign grp_fu_3906_p2 = grp_fu_3906_p20;

assign grp_fu_3906_p20 = add_ln700_62_reg_5008;

assign grp_fu_3913_p0 = zext_ln209_42_fu_3102_p1;

assign grp_fu_3913_p1 = zext_ln209_42_fu_3102_p1;

assign grp_fu_3913_p2 = grp_fu_3913_p20;

assign grp_fu_3913_p20 = add_ln700_31_reg_4978;

assign grp_fu_3921_p0 = zext_ln209_43_fu_3106_p1;

assign grp_fu_3921_p1 = zext_ln209_43_fu_3106_p1;

assign grp_fu_3921_p2 = grp_fu_3921_p20;

assign grp_fu_3921_p20 = add_ln700_39_reg_4983;

assign grp_fu_3929_p0 = zext_ln209_43_fu_3106_p1;

assign grp_fu_3929_p1 = zext_ln209_42_fu_3102_p1;

assign grp_fu_3929_p2 = grp_fu_3929_p20;

assign grp_fu_3929_p20 = add_ln700_72_reg_5018;

assign icmp_ln213_1_fu_3347_p2 = ((trunc_ln213_fu_3337_p1 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln213_fu_3341_p2 = ((tmp_fu_3327_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln251_fu_3381_p2 = ((reg_1138_pp1_iter22_reg > reg_1142_pp1_iter22_reg) ? 1'b1 : 1'b0);

assign icmp_ln257_fu_3363_p2 = ((reg_1138_pp1_iter21_reg < reg_1142_pp1_iter21_reg) ? 1'b1 : 1'b0);

assign icmp_ln370_fu_1161_p2 = ((i_op_assign_reg_885 == 3'd5) ? 1'b1 : 1'b0);

assign icmp_ln879_1_fu_3232_p2 = ((add_ln700_65_fu_3203_p2 == 21'd0) ? 1'b1 : 1'b0);

assign icmp_ln879_2_fu_3244_p2 = ((add_ln700_56_fu_3186_p2 == add_ln700_65_fu_3203_p2) ? 1'b1 : 1'b0);

assign icmp_ln879_3_fu_1723_p2 = ((ap_phi_mux_t_V_3_phi_fu_1000_p4 == 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln879_fu_3226_p2 = ((add_ln700_56_fu_3186_p2 == 21'd0) ? 1'b1 : 1'b0);

assign icmp_ln887_1_fu_1229_p2 = ((zext_ln887_1_fu_1225_p1 < sext_ln887_reg_4024) ? 1'b1 : 1'b0);

assign icmp_ln887_2_fu_1264_p2 = ((zext_ln887_2_fu_1260_p1 < sext_ln887_reg_4024) ? 1'b1 : 1'b0);

assign icmp_ln887_3_fu_1398_p2 = ((zext_ln887_3_fu_1394_p1 < sext_ln1353_1_reg_4367) ? 1'b1 : 1'b0);

assign icmp_ln887_4_fu_1403_p2 = ((zext_ln887_3_fu_1394_p1 < sext_ln887_1_reg_4387) ? 1'b1 : 1'b0);

assign icmp_ln887_5_fu_1528_p2 = ((zext_ln887_5_fu_1524_p1 < sext_ln256_1_reg_4372) ? 1'b1 : 1'b0);

assign icmp_ln887_6_fu_1539_p2 = ((zext_ln887_5_fu_1524_p1 < sext_ln887_reg_4024) ? 1'b1 : 1'b0);

assign icmp_ln887_fu_1213_p2 = (($signed(i_op_assign_1_reg_896) < $signed(zext_ln887_reg_4019)) ? 1'b1 : 1'b0);

assign icmp_ln891_fu_1717_p2 = ((tmp_37_fu_1707_p4 == 12'd0) ? 1'b1 : 1'b0);

assign icmp_ln895_1_fu_1446_p2 = (($signed(ret_V_2_fu_1422_p2) < $signed(15'd1)) ? 1'b1 : 1'b0);

assign icmp_ln895_2_fu_3250_p2 = ((add_ln700_56_fu_3186_p2 > add_ln700_65_fu_3203_p2) ? 1'b1 : 1'b0);

assign icmp_ln895_3_fu_1468_p2 = (($signed(tmp_34_fu_1458_p4) < $signed(14'd1)) ? 1'b1 : 1'b0);

assign icmp_ln895_4_fu_1480_p2 = (($signed(ret_V_2_fu_1422_p2) < $signed(15'd3)) ? 1'b1 : 1'b0);

assign icmp_ln895_5_fu_1492_p2 = (($signed(ret_V_1_fu_1417_p2) > $signed(15'd0)) ? 1'b1 : 1'b0);

assign icmp_ln895_fu_1408_p2 = (($signed(zext_ln887_3_fu_1394_p1) > $signed(sext_ln276_1_reg_4382)) ? 1'b1 : 1'b0);

assign init_buf_1_fu_1254_p2 = (i_op_assign_1_reg_896 + 32'd1);

assign init_buf_fu_1202_p1 = row_ind_4_V_2_fu_182;

assign init_row_ind_fu_1167_p2 = (i_op_assign_reg_885 + 3'd1);

assign isNeg_fu_3470_p3 = add_ln339_fu_3464_p2[32'd8];

assign mantissa_V_fu_3448_p4 = {{{{1'd1}, {tmp_V_9_reg_5255}}}, {1'd0}};

assign mul_ln700_10_fu_2669_p0 = zext_ln209_20_reg_4620;

assign mul_ln700_10_fu_2669_p1 = zext_ln209_20_reg_4620;

assign mul_ln700_10_fu_2669_p2 = (mul_ln700_10_fu_2669_p0 * mul_ln700_10_fu_2669_p1);

assign mul_ln700_12_fu_2685_p0 = zext_ln321_fu_2652_p1;

assign mul_ln700_12_fu_2685_p1 = zext_ln321_fu_2652_p1;

assign mul_ln700_12_fu_2685_p2 = (mul_ln700_12_fu_2685_p0 * mul_ln700_12_fu_2685_p1);

assign mul_ln700_15_fu_1822_p0 = zext_ln209_28_fu_1763_p1;

assign mul_ln700_15_fu_1822_p1 = zext_ln209_28_fu_1763_p1;

assign mul_ln700_15_fu_1822_p2 = (mul_ln700_15_fu_1822_p0 * mul_ln700_15_fu_1822_p1);

assign mul_ln700_16_fu_2922_p0 = zext_ln209_30_fu_2786_p1;

assign mul_ln700_16_fu_2922_p1 = zext_ln209_30_fu_2786_p1;

assign mul_ln700_16_fu_2922_p2 = (mul_ln700_16_fu_2922_p0 * mul_ln700_16_fu_2922_p1);

assign mul_ln700_20_fu_1862_p0 = zext_ln209_38_fu_1846_p1;

assign mul_ln700_20_fu_1862_p1 = zext_ln209_38_fu_1846_p1;

assign mul_ln700_20_fu_1862_p2 = (mul_ln700_20_fu_1862_p0 * mul_ln700_20_fu_1862_p1);

assign mul_ln700_24_fu_2952_p0 = zext_ln209_46_fu_2814_p1;

assign mul_ln700_24_fu_2952_p1 = zext_ln209_46_fu_2814_p1;

assign mul_ln700_24_fu_2952_p2 = (mul_ln700_24_fu_2952_p0 * mul_ln700_24_fu_2952_p1);

assign mul_ln700_25_fu_1617_p0 = zext_ln209_2_fu_1577_p1;

assign mul_ln700_25_fu_1617_p1 = zext_ln209_2_fu_1577_p1;

assign mul_ln700_25_fu_1617_p2 = (mul_ln700_25_fu_1617_p0 * mul_ln700_25_fu_1617_p1);

assign mul_ln700_26_fu_1627_p0 = zext_ln209_3_fu_1581_p1;

assign mul_ln700_26_fu_1627_p1 = zext_ln209_3_fu_1581_p1;

assign mul_ln700_26_fu_1627_p2 = (mul_ln700_26_fu_1627_p0 * mul_ln700_26_fu_1627_p1);

assign mul_ln700_27_fu_1637_p0 = zext_ln209_3_fu_1581_p1;

assign mul_ln700_27_fu_1637_p1 = zext_ln209_2_fu_1577_p1;

assign mul_ln700_27_fu_1637_p2 = (mul_ln700_27_fu_1637_p0 * mul_ln700_27_fu_1637_p1);

assign mul_ln700_31_fu_1657_p0 = zext_ln209_7_fu_1597_p1;

assign mul_ln700_31_fu_1657_p1 = zext_ln209_7_fu_1597_p1;

assign mul_ln700_31_fu_1657_p2 = (mul_ln700_31_fu_1657_p0 * mul_ln700_31_fu_1657_p1);

assign mul_ln700_32_fu_1667_p0 = zext_ln209_7_fu_1597_p1;

assign mul_ln700_32_fu_1667_p1 = zext_ln209_6_fu_1593_p1;

assign mul_ln700_32_fu_1667_p2 = (mul_ln700_32_fu_1667_p0 * mul_ln700_32_fu_1667_p1);

assign mul_ln700_39_fu_1687_p0 = zext_ln209_15_fu_1613_p1;

assign mul_ln700_39_fu_1687_p1 = zext_ln209_15_fu_1613_p1;

assign mul_ln700_39_fu_1687_p2 = (mul_ln700_39_fu_1687_p0 * mul_ln700_39_fu_1687_p1);

assign mul_ln700_3_fu_1647_p0 = zext_ln209_6_fu_1593_p1;

assign mul_ln700_3_fu_1647_p1 = zext_ln209_6_fu_1593_p1;

assign mul_ln700_3_fu_1647_p2 = (mul_ln700_3_fu_1647_p0 * mul_ln700_3_fu_1647_p1);

assign mul_ln700_40_fu_1697_p0 = zext_ln209_15_fu_1613_p1;

assign mul_ln700_40_fu_1697_p1 = zext_ln209_14_fu_1609_p1;

assign mul_ln700_40_fu_1697_p2 = (mul_ln700_40_fu_1697_p0 * mul_ln700_40_fu_1697_p1);

assign mul_ln700_45_fu_2677_p0 = zext_ln209_21_reg_4626;

assign mul_ln700_45_fu_2677_p1 = zext_ln209_21_reg_4626;

assign mul_ln700_45_fu_2677_p2 = (mul_ln700_45_fu_2677_p0 * mul_ln700_45_fu_2677_p1);

assign mul_ln700_46_fu_1816_p0 = mul_ln700_46_fu_1816_p00;

assign mul_ln700_46_fu_1816_p00 = buf_cop_B_2_V_5_fu_354;

assign mul_ln700_46_fu_1816_p1 = mul_ln700_46_fu_1816_p10;

assign mul_ln700_46_fu_1816_p10 = buf_cop_A_2_V_7_fu_266;

assign mul_ln700_46_fu_1816_p2 = (mul_ln700_46_fu_1816_p0 * mul_ln700_46_fu_1816_p1);

assign mul_ln700_49_fu_2695_p0 = zext_ln321_1_fu_2656_p1;

assign mul_ln700_49_fu_2695_p1 = zext_ln321_1_fu_2656_p1;

assign mul_ln700_49_fu_2695_p2 = (mul_ln700_49_fu_2695_p0 * mul_ln700_49_fu_2695_p1);

assign mul_ln700_50_fu_2705_p0 = zext_ln321_1_fu_2656_p1;

assign mul_ln700_50_fu_2705_p1 = zext_ln321_fu_2652_p1;

assign mul_ln700_50_fu_2705_p2 = (mul_ln700_50_fu_2705_p0 * mul_ln700_50_fu_2705_p1);

assign mul_ln700_55_fu_1828_p0 = zext_ln209_29_fu_1767_p1;

assign mul_ln700_55_fu_1828_p1 = zext_ln209_29_fu_1767_p1;

assign mul_ln700_55_fu_1828_p2 = (mul_ln700_55_fu_1828_p0 * mul_ln700_55_fu_1828_p1);

assign mul_ln700_56_fu_1834_p0 = zext_ln209_29_fu_1767_p1;

assign mul_ln700_56_fu_1834_p1 = zext_ln209_28_fu_1763_p1;

assign mul_ln700_56_fu_1834_p2 = (mul_ln700_56_fu_1834_p0 * mul_ln700_56_fu_1834_p1);

assign mul_ln700_57_fu_2932_p0 = zext_ln209_31_fu_2790_p1;

assign mul_ln700_57_fu_2932_p1 = zext_ln209_31_fu_2790_p1;

assign mul_ln700_57_fu_2932_p2 = (mul_ln700_57_fu_2932_p0 * mul_ln700_57_fu_2932_p1);

assign mul_ln700_64_fu_2942_p0 = zext_ln209_37_fu_2811_p1;

assign mul_ln700_64_fu_2942_p1 = zext_ln209_36_fu_2808_p1;

assign mul_ln700_64_fu_2942_p2 = (mul_ln700_64_fu_2942_p0 * mul_ln700_64_fu_2942_p1);

assign mul_ln700_65_fu_1872_p0 = zext_ln209_39_fu_1850_p1;

assign mul_ln700_65_fu_1872_p1 = zext_ln209_39_fu_1850_p1;

assign mul_ln700_65_fu_1872_p2 = (mul_ln700_65_fu_1872_p0 * mul_ln700_65_fu_1872_p1);

assign mul_ln700_68_fu_1882_p0 = zext_ln209_41_fu_1858_p1;

assign mul_ln700_68_fu_1882_p1 = zext_ln209_40_fu_1854_p1;

assign mul_ln700_68_fu_1882_p2 = (mul_ln700_68_fu_1882_p0 * mul_ln700_68_fu_1882_p1);

assign mul_ln700_73_fu_2962_p0 = zext_ln700_fu_2817_p1;

assign mul_ln700_73_fu_2962_p1 = zext_ln700_fu_2817_p1;

assign mul_ln700_73_fu_2962_p2 = (mul_ln700_73_fu_2962_p0 * mul_ln700_73_fu_2962_p1);

assign mul_ln700_74_fu_2972_p0 = zext_ln700_fu_2817_p1;

assign mul_ln700_74_fu_2972_p1 = zext_ln209_46_fu_2814_p1;

assign mul_ln700_74_fu_2972_p2 = (mul_ln700_74_fu_2972_p0 * mul_ln700_74_fu_2972_p1);

assign mul_ln700_7_fu_1677_p0 = zext_ln209_14_fu_1609_p1;

assign mul_ln700_7_fu_1677_p1 = zext_ln209_14_fu_1609_p1;

assign mul_ln700_7_fu_1677_p2 = (mul_ln700_7_fu_1677_p0 * mul_ln700_7_fu_1677_p1);

assign or_ln203_fu_3238_p2 = (icmp_ln879_fu_3226_p2 | icmp_ln879_1_fu_3232_p2);

assign or_ln213_fu_3353_p2 = (icmp_ln213_reg_5149 | icmp_ln213_1_reg_5154);

assign p_Val2_s_fu_3430_p1 = grp_fu_1023_p2;

assign p_out_mat_V_V_din = ap_phi_mux_tmp_V_7_phi_fu_1010_p10;

assign r_V_1_fu_3513_p2 = zext_ln682_fu_3457_p1 << zext_ln1287_fu_3503_p1;

assign r_V_fu_3507_p2 = mantissa_V_fu_3448_p4 >> sext_ln1311_2_fu_3499_p1;

assign ret_V_1_fu_1417_p2 = ($signed(zext_ln887_4_fu_1413_p1) - $signed(sext_ln276_reg_4377));

assign ret_V_2_fu_1422_p2 = (15'd4 - ret_V_1_fu_1417_p2);

assign ret_V_3_fu_3298_p0 = zext_ln1352_fu_3295_p1;

assign ret_V_3_fu_3298_p1 = zext_ln1352_fu_3295_p1;

assign ret_V_3_fu_3298_p2 = (ret_V_3_fu_3298_p0 * ret_V_3_fu_3298_p1);

assign ret_V_4_fu_3310_p0 = ret_V_4_fu_3310_p00;

assign ret_V_4_fu_3310_p00 = add_ln700_65_reg_5083;

assign ret_V_4_fu_3310_p1 = ret_V_4_fu_3310_p10;

assign ret_V_4_fu_3310_p10 = add_ln700_56_reg_5078;

assign ret_V_4_fu_3310_p2 = (ret_V_4_fu_3310_p0 * ret_V_4_fu_3310_p1);

assign ret_V_fu_1292_p2 = ($signed(sext_ln1353_fu_1289_p1) + $signed(11'd2));

assign row_V_fu_3549_p2 = (t_V_2_reg_984 + 13'd1);

assign row_ind_0_V_2_fu_1173_p1 = i_op_assign_reg_885;

assign select_ln206_fu_3264_p3 = ((icmp_ln895_2_reg_5101[0:0] === 1'b1) ? reg_1138 : reg_1142);

assign select_ln216_fu_3399_p3 = ((icmp_ln895_2_reg_5101_pp1_iter23_reg[0:0] === 1'b1) ? reg_1138_pp1_iter23_reg : reg_1142_pp1_iter23_reg);

assign select_ln251_fu_3387_p3 = ((icmp_ln251_reg_5198[0:0] === 1'b1) ? reg_1138_pp1_iter23_reg : reg_1142_pp1_iter23_reg);

assign select_ln257_fu_3369_p3 = ((icmp_ln257_reg_5183[0:0] === 1'b1) ? reg_1138_pp1_iter21_reg : reg_1142_pp1_iter21_reg);

assign sext_ln1311_1_fu_3495_p1 = ush_fu_3487_p3;

assign sext_ln1311_2_fu_3499_p1 = ush_fu_3487_p3;

assign sext_ln1311_fu_3483_p1 = $signed(sub_ln1311_fu_3478_p2);

assign sext_ln1353_1_fu_1298_p1 = $signed(ret_V_fu_1292_p2);

assign sext_ln1353_fu_1289_p0 = img_height;

assign sext_ln1353_fu_1289_p1 = sext_ln1353_fu_1289_p0;

assign sext_ln256_1_fu_1311_p1 = $signed(add_ln256_fu_1305_p2);

assign sext_ln256_fu_1302_p0 = img_width;

assign sext_ln256_fu_1302_p1 = sext_ln256_fu_1302_p0;

assign sext_ln276_1_fu_1325_p1 = add_ln276_fu_1315_p2;

assign sext_ln276_fu_1321_p1 = add_ln276_fu_1315_p2;

assign sext_ln887_1_fu_1329_p0 = img_height;

assign sext_ln887_1_fu_1329_p1 = sext_ln887_1_fu_1329_p0;

assign sext_ln887_fu_1210_p0 = img_width;

assign sext_ln887_fu_1210_p1 = sext_ln887_fu_1210_p0;

assign sub_ln1311_fu_3478_p2 = (8'd127 - tmp_V_8_reg_5249);

assign tmp_32_fu_1432_p3 = ret_V_2_fu_1422_p2[32'd14];

assign tmp_33_fu_3531_p4 = {{r_V_1_fu_3513_p2[31:24]}};

assign tmp_34_fu_1458_p4 = {{ret_V_2_fu_1422_p2[14:1]}};

assign tmp_36_fu_3519_p3 = r_V_fu_3507_p2[32'd24];

assign tmp_37_fu_1707_p4 = {{ap_phi_mux_t_V_3_phi_fu_1000_p4[12:1]}};

assign tmp_V_9_fu_3444_p1 = p_Val2_s_fu_3430_p1[22:0];

assign tmp_fu_3327_p4 = {{bitcast_ln213_fu_3324_p1[62:52]}};

assign trunc_ln213_fu_3337_p1 = bitcast_ln213_fu_3324_p1[51:0];

assign trunc_ln321_1_fu_1222_p1 = row_ind_4_V_2_load_reg_3990[2:0];

assign trunc_ln321_2_fu_1504_p1 = row_ind_3_V_1_reg_929[2:0];

assign trunc_ln321_3_fu_1508_p1 = zero_ind_V_reg_972[2:0];

assign trunc_ln321_4_fu_1512_p1 = row_ind_0_V_reg_961[2:0];

assign trunc_ln321_5_fu_1516_p1 = row_ind_1_V_reg_950[2:0];

assign trunc_ln321_6_fu_1520_p1 = row_ind_2_V_reg_939[2:0];

assign trunc_ln321_7_fu_1913_p1 = tmp_20_fu_1898_p7[2:0];

assign trunc_ln321_fu_1218_p1 = i_op_assign_1_reg_896[2:0];

assign trunc_ln544_fu_1428_p1 = ret_V_2_fu_1422_p2[2:0];

assign ush_fu_3487_p3 = ((isNeg_fu_3470_p3[0:0] === 1'b1) ? sext_ln1311_fu_3483_p1 : add_ln339_fu_3464_p2);

assign val_V_fu_3541_p3 = ((isNeg_fu_3470_p3[0:0] === 1'b1) ? zext_ln662_fu_3527_p1 : tmp_33_fu_3531_p4);

assign zext_ln1287_fu_3503_p1 = $unsigned(sext_ln1311_1_fu_3495_p1);

assign zext_ln1352_fu_3295_p1 = add_ln700_71_reg_5088;

assign zext_ln1353_1_fu_3410_p1 = reg_1142_pp1_iter23_reg;

assign zext_ln1353_fu_3275_p1 = reg_1142;

assign zext_ln209_10_fu_1747_p1 = buf_cop_A_1_V_7_fu_250;

assign zext_ln209_11_fu_1751_p1 = buf_cop_B_1_V_5_fu_334;

assign zext_ln209_12_fu_1601_p1 = buf_cop_A_1_V_8_fu_254;

assign zext_ln209_13_fu_1605_p1 = buf_cop_B_1_V_6_fu_338;

assign zext_ln209_14_fu_1609_p1 = buf_cop_A_1_V_9_fu_258;

assign zext_ln209_15_fu_1613_p1 = buf_cop_B_1_V_7_fu_342;

assign zext_ln209_16_fu_2780_p1 = buf_cop_A_1_V_10_lo_reg_4747;

assign zext_ln209_17_fu_2783_p1 = buf_cop_B_1_V_8_loa_reg_4762;

assign zext_ln209_18_fu_2638_p1 = buf_cop_A_1_V_12_reg_4787;

assign zext_ln209_19_fu_2641_p1 = buf_cop_B_1_V_9_reg_4792;

assign zext_ln209_1_fu_1573_p1 = buf_cop_B_0_V_5_fu_314;

assign zext_ln209_20_fu_1755_p1 = buf_cop_A_2_V_7_fu_266;

assign zext_ln209_21_fu_1759_p1 = buf_cop_B_2_V_5_fu_354;

assign zext_ln209_22_fu_2644_p1 = buf_cop_A_2_V_8_fu_270;

assign zext_ln209_23_fu_2648_p1 = buf_cop_B_2_V_6_fu_358;

assign zext_ln209_24_fu_2660_p1 = buf_cop_A_2_V_10_lo_reg_4752;

assign zext_ln209_25_fu_2663_p1 = buf_cop_B_2_V_8_loa_reg_4767;

assign zext_ln209_26_fu_2555_p1 = buf_cop_A_2_V_12_reg_4797;

assign zext_ln209_27_fu_2666_p1 = buf_cop_B_2_V_9_reg_4806;

assign zext_ln209_28_fu_1763_p1 = buf_cop_A_3_V_7_fu_282;

assign zext_ln209_29_fu_1767_p1 = buf_cop_B_3_V_5_fu_374;

assign zext_ln209_2_fu_1577_p1 = buf_cop_A_0_V_8_fu_238;

assign zext_ln209_30_fu_2786_p1 = buf_cop_A_3_V_8_fu_286;

assign zext_ln209_31_fu_2790_p1 = buf_cop_B_3_V_6_fu_378;

assign zext_ln209_32_fu_2794_p1 = buf_cop_A_3_V_9_fu_290;

assign zext_ln209_33_fu_2798_p1 = buf_cop_B_3_V_7_fu_382;

assign zext_ln209_34_fu_2802_p1 = buf_cop_A_3_V_10_lo_reg_4757;

assign zext_ln209_35_fu_2805_p1 = buf_cop_B_3_V_8_loa_reg_4772;

assign zext_ln209_36_fu_2808_p1 = buf_cop_A_3_V_12_reg_4815;

assign zext_ln209_37_fu_2811_p1 = buf_cop_B_3_V_9_reg_4824;

assign zext_ln209_38_fu_1846_p1 = buf_cop_A_4_V_7_fu_298;

assign zext_ln209_39_fu_1850_p1 = buf_cop_B_4_V_8_fu_390;

assign zext_ln209_3_fu_1581_p1 = buf_cop_B_0_V_6_fu_318;

assign zext_ln209_40_fu_1854_p1 = buf_cop_A_4_V_8_fu_302;

assign zext_ln209_41_fu_1858_p1 = buf_cop_B_4_V_7_fu_370;

assign zext_ln209_42_fu_3102_p1 = buf_cop_A_4_V_9_fu_306;

assign zext_ln209_43_fu_3106_p1 = buf_cop_B_4_V_6_fu_350;

assign zext_ln209_44_fu_2365_p1 = buf_cop_A_4_V_10_fu_310;

assign zext_ln209_45_fu_2369_p1 = buf_cop_B_4_V_5_fu_330;

assign zext_ln209_46_fu_2814_p1 = buf_cop_A_4_V_12_reg_4833;

assign zext_ln209_4_fu_1585_p1 = buf_cop_A_0_V_9_fu_242;

assign zext_ln209_5_fu_1589_p1 = buf_cop_B_0_V_7_fu_322;

assign zext_ln209_6_fu_1593_p1 = buf_cop_A_0_V_10_fu_246;

assign zext_ln209_7_fu_1597_p1 = buf_cop_B_0_V_8_fu_326;

assign zext_ln209_8_fu_2549_p1 = buf_cop_A_0_V_12_reg_4777;

assign zext_ln209_9_fu_2552_p1 = buf_cop_B_0_V_9_reg_4782;

assign zext_ln209_fu_1569_p1 = buf_cop_A_0_V_7_fu_234;

assign zext_ln215_1_fu_3271_p1 = reg_1138;

assign zext_ln215_2_fu_3406_p1 = reg_1138_pp1_iter23_reg;

assign zext_ln251_fu_3394_p1 = select_ln251_fu_3387_p3;

assign zext_ln257_fu_3376_p1 = select_ln257_fu_3369_p3;

assign zext_ln321_1_fu_2656_p1 = buf_cop_B_2_V_7_fu_362;

assign zext_ln321_fu_2652_p1 = buf_cop_A_2_V_9_fu_274;

assign zext_ln339_fu_3461_p1 = tmp_V_8_reg_5249;

assign zext_ln544_1_fu_1240_p1 = t_V_reg_906;

assign zext_ln544_2_fu_1549_p1 = ap_phi_mux_t_V_3_phi_fu_1000_p4;

assign zext_ln544_fu_1275_p1 = t_V_1_reg_918;

assign zext_ln662_fu_3527_p1 = tmp_36_fu_3519_p3;

assign zext_ln682_fu_3457_p1 = mantissa_V_fu_3448_p4;

assign zext_ln700_111_fu_3175_p1 = add_ln700_50_reg_4861_pp1_iter1_reg;

assign zext_ln700_112_fu_3119_p1 = add_ln700_52_reg_4993;

assign zext_ln700_114_fu_3125_p1 = grp_fu_3899_p3;

assign zext_ln700_115_fu_3183_p1 = add_ln700_55_reg_5048;

assign zext_ln700_118_fu_3192_p1 = add_ln700_59_reg_4866_pp1_iter1_reg;

assign zext_ln700_119_fu_3134_p1 = add_ln700_61_reg_5003;

assign zext_ln700_121_fu_3140_p1 = grp_fu_3906_p3;

assign zext_ln700_122_fu_3200_p1 = add_ln700_64_reg_5058;

assign zext_ln700_125_fu_3209_p1 = add_ln700_68_reg_5068;

assign zext_ln700_126_fu_3152_p1 = add_ln700_70_reg_4742_pp1_iter1_reg;

assign zext_ln700_128_fu_3158_p1 = grp_fu_3929_p3;

assign zext_ln700_129_fu_3217_p1 = add_ln700_74_reg_5073;

assign zext_ln700_15_fu_1780_p1 = add_ln700_9_reg_4552;

assign zext_ln700_22_fu_1789_p1 = add_ln700_10_reg_4557;

assign zext_ln700_24_fu_1798_p1 = add_ln700_11_reg_4562;

assign zext_ln700_39_fu_2567_p1 = add_ln700_14_reg_4647;

assign zext_ln700_42_fu_2575_p1 = add_ln700_18_reg_4652;

assign zext_ln700_45_fu_2583_p1 = add_ln700_23_reg_4657;

assign zext_ln700_5_fu_1771_p1 = add_ln700_reg_4537;

assign zext_ln700_69_fu_2832_p1 = add_ln700_25_reg_4906;

assign zext_ln700_70_fu_2840_p1 = add_ln700_27_reg_4911;

assign zext_ln700_72_fu_2843_p1 = add_ln700_29_reg_4916;

assign zext_ln700_73_fu_2852_p1 = add_ln700_30_fu_2846_p2;

assign zext_ln700_75_fu_2862_p1 = add_ln700_33_reg_4921;

assign zext_ln700_76_fu_2870_p1 = add_ln700_35_reg_4926;

assign zext_ln700_78_fu_2873_p1 = add_ln700_37_reg_4931;

assign zext_ln700_7_fu_1774_p1 = add_ln700_1_reg_4542;

assign zext_ln700_81_fu_2882_p1 = add_ln700_38_fu_2876_p2;

assign zext_ln700_83_fu_2892_p1 = grp_fu_3834_p3;

assign zext_ln700_84_fu_2900_p1 = add_ln700_43_reg_4936;

assign zext_ln700_86_fu_2903_p1 = add_ln700_46_reg_4941;

assign zext_ln700_87_fu_2912_p1 = add_ln700_47_fu_2906_p2;

assign zext_ln700_9_fu_1777_p1 = add_ln700_2_reg_4547;

assign zext_ln700_fu_2817_p1 = buf_cop_B_4_V_9_reg_4842;

assign zext_ln887_1_fu_1225_p1 = ap_phi_mux_t_V_phi_fu_910_p4;

assign zext_ln887_2_fu_1260_p1 = t_V_1_reg_918;

assign zext_ln887_3_fu_1394_p1 = t_V_2_reg_984;

assign zext_ln887_4_fu_1413_p1 = t_V_2_reg_984;

assign zext_ln887_5_fu_1524_p1 = ap_phi_mux_t_V_3_phi_fu_1000_p4;

assign zext_ln887_fu_1206_p1 = row_ind_4_V_4_fu_190;

always @ (posedge ap_clk) begin
    row_ind_4_V_load_reg_3980[12:3] <= 10'b0000000000;
    row_ind_4_V_1_load_reg_3985[12:3] <= 10'b0000000000;
    row_ind_4_V_2_load_reg_3990[12:3] <= 10'b0000000000;
    row_ind_4_V_3_load_reg_3996[12:3] <= 10'b0000000000;
    row_ind_4_V_4_load_reg_4001[12:3] <= 10'b0000000000;
    zext_ln887_reg_4019[31:3] <= 29'b00000000000000000000000000000;
    zext_ln544_2_reg_4503[63:13] <= 51'b000000000000000000000000000000000000000000000000000;
    zext_ln209_20_reg_4620[15:8] <= 8'b00000000;
    zext_ln209_21_reg_4626[15:8] <= 8'b00000000;
    zext_ln209_44_reg_4851[15:8] <= 8'b00000000;
    zext_ln209_45_reg_4856[15:8] <= 8'b00000000;
    zext_ln209_26_reg_4871[15:8] <= 8'b00000000;
    zext_ln209_18_reg_4896[15:8] <= 8'b00000000;
    zext_ln209_19_reg_4901[15:8] <= 8'b00000000;
    zext_ln209_30_reg_4946[15:8] <= 8'b00000000;
    zext_ln209_31_reg_4951[15:8] <= 8'b00000000;
    zext_ln209_32_reg_4956[15:8] <= 8'b00000000;
    zext_ln209_33_reg_4961[15:8] <= 8'b00000000;
    zext_ln209_34_reg_4966[15:8] <= 8'b00000000;
    zext_ln209_35_reg_4972[15:8] <= 8'b00000000;
    row_ind_4_V_fu_174[12:3] <= 10'b0000000000;
    row_ind_4_V_1_fu_178[12:3] <= 10'b0000000000;
    row_ind_4_V_2_fu_182[12:3] <= 10'b0000000000;
    row_ind_4_V_3_fu_186[12:3] <= 10'b0000000000;
    row_ind_4_V_4_fu_190[12:3] <= 10'b0000000000;
end

endmodule //xf_pyrdown_gaussian_s
