$date
  Sun May 10 07:18:06 2020
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module std_logic_arith $end
$upscope $end
$scope module lcd_tb $end
$var reg 1 ! clk $end
$var reg 1 " reset $end
$var reg 1 # rs $end
$var reg 1 $ rw $end
$var reg 1 % en $end
$var reg 8 & data[7:0] $end
$var reg 10 ' dataread[9:0] $end
$scope module lcd1 $end
$var reg 1 ( clk $end
$var reg 1 ) reset $end
$var reg 1 * rsin $end
$var reg 1 + rwin $end
$var reg 8 , datain[7:0] $end
$var reg 1 - rs $end
$var reg 1 . rw $end
$var reg 1 / en $end
$var reg 8 0 data[7:0] $end
$comment present_state is not handled $end
$comment next_state is not handled $end
$upscope $end
$upscope $end
$enddefinitions $end
