
read_verilog -sv testbench/pwm_tb.v

prep -top pwm_tb
sim -n 10000 -clock clk -resetn resetn -vcd testbench/vcd/pwm.vcd
