
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Tue Dec  3 12:26:26 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source top.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 523.504 ; gain = 237.289
Command: read_checkpoint -auto_incremental -incremental D:/Ack_VB/Y3/HW/project_vgadude_test1/project_vgadude_test1.srcs/utils_1/imports/synth_1/top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/Ack_VB/Y3/HW/project_vgadude_test1/project_vgadude_test1.srcs/utils_1/imports/synth_1/top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15752
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1373.789 ; gain = 448.762
---------------------------------------------------------------------------------
WARNING: [Synth 8-11121] redeclaration of ANSI port 'en' is not allowed [D:/Ack_VB/Y3/HW/project_vgadude_test1/project_vgadude_test1.srcs/sources_1/new/text_screen_gen.v:52]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'data_out' is not allowed [D:/Ack_VB/Y3/HW/project_vgadude_test1/project_vgadude_test1.srcs/sources_1/new/uart.v:34]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'received' is not allowed [D:/Ack_VB/Y3/HW/project_vgadude_test1/project_vgadude_test1.srcs/sources_1/new/uart.v:35]
INFO: [Synth 8-11241] undeclared symbol 'data_fk', assumed default net type 'wire' [D:/Ack_VB/Y3/HW/project_vgadude_test1/project_vgadude_test1.srcs/sources_1/new/top.v:32]
INFO: [Synth 8-11241] undeclared symbol 'en', assumed default net type 'wire' [D:/Ack_VB/Y3/HW/project_vgadude_test1/project_vgadude_test1.srcs/sources_1/new/top.v:32]
WARNING: [Synth 8-8895] 'data_fk' is already implicitly declared on line 32 [D:/Ack_VB/Y3/HW/project_vgadude_test1/project_vgadude_test1.srcs/sources_1/new/top.v:34]
WARNING: [Synth 8-8895] 'en' is already implicitly declared on line 32 [D:/Ack_VB/Y3/HW/project_vgadude_test1/project_vgadude_test1.srcs/sources_1/new/top.v:35]
INFO: [Synth 8-6157] synthesizing module 'top' [D:/Ack_VB/Y3/HW/project_vgadude_test1/project_vgadude_test1.srcs/sources_1/new/top.v:3]
INFO: [Synth 8-6157] synthesizing module 'vga_controller' [D:/Ack_VB/Y3/HW/project_vgadude_test1/project_vgadude_test1.srcs/sources_1/new/vga_controller.v:21]
INFO: [Synth 8-6155] done synthesizing module 'vga_controller' (0#1) [D:/Ack_VB/Y3/HW/project_vgadude_test1/project_vgadude_test1.srcs/sources_1/new/vga_controller.v:21]
INFO: [Synth 8-6157] synthesizing module 'text_screen_gen' [D:/Ack_VB/Y3/HW/project_vgadude_test1/project_vgadude_test1.srcs/sources_1/new/text_screen_gen.v:11]
INFO: [Synth 8-6157] synthesizing module 'debounce_chu' [D:/Ack_VB/Y3/HW/project_vgadude_test1/project_vgadude_test1.srcs/sources_1/new/debounce.v:10]
INFO: [Synth 8-226] default block is never used [D:/Ack_VB/Y3/HW/project_vgadude_test1/project_vgadude_test1.srcs/sources_1/new/debounce.v:51]
INFO: [Synth 8-6155] done synthesizing module 'debounce_chu' (0#1) [D:/Ack_VB/Y3/HW/project_vgadude_test1/project_vgadude_test1.srcs/sources_1/new/debounce.v:10]
INFO: [Synth 8-6157] synthesizing module 'ascii_rom' [D:/Ack_VB/Y3/HW/project_vgadude_test1/project_vgadude_test1.srcs/sources_1/new/ascii_rom.v:21]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Ack_VB/Y3/HW/project_vgadude_test1/project_vgadude_test1.srcs/sources_1/new/ascii_rom.v:35]
INFO: [Synth 8-6155] done synthesizing module 'ascii_rom' (0#1) [D:/Ack_VB/Y3/HW/project_vgadude_test1/project_vgadude_test1.srcs/sources_1/new/ascii_rom.v:21]
INFO: [Synth 8-6157] synthesizing module 'dual_port_ram' [D:/Ack_VB/Y3/HW/project_vgadude_test1/project_vgadude_test1.srcs/sources_1/new/simple_dual_one_clock.v:3]
INFO: [Synth 8-6155] done synthesizing module 'dual_port_ram' (0#1) [D:/Ack_VB/Y3/HW/project_vgadude_test1/project_vgadude_test1.srcs/sources_1/new/simple_dual_one_clock.v:3]
INFO: [Synth 8-6155] done synthesizing module 'text_screen_gen' (0#1) [D:/Ack_VB/Y3/HW/project_vgadude_test1/project_vgadude_test1.srcs/sources_1/new/text_screen_gen.v:11]
INFO: [Synth 8-6157] synthesizing module 'uart' [D:/Ack_VB/Y3/HW/project_vgadude_test1/project_vgadude_test1.srcs/sources_1/new/uart.v:23]
INFO: [Synth 8-6157] synthesizing module 'baudrate_gen' [D:/Ack_VB/Y3/HW/project_vgadude_test1/project_vgadude_test1.srcs/sources_1/new/baudrate_gen.v:22]
INFO: [Synth 8-6155] done synthesizing module 'baudrate_gen' (0#1) [D:/Ack_VB/Y3/HW/project_vgadude_test1/project_vgadude_test1.srcs/sources_1/new/baudrate_gen.v:22]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [D:/Ack_VB/Y3/HW/project_vgadude_test1/project_vgadude_test1.srcs/sources_1/new/receiver.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Ack_VB/Y3/HW/project_vgadude_test1/project_vgadude_test1.srcs/sources_1/new/receiver.v:45]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (0#1) [D:/Ack_VB/Y3/HW/project_vgadude_test1/project_vgadude_test1.srcs/sources_1/new/receiver.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [D:/Ack_VB/Y3/HW/project_vgadude_test1/project_vgadude_test1.srcs/sources_1/new/transmitter.v:22]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Ack_VB/Y3/HW/project_vgadude_test1/project_vgadude_test1.srcs/sources_1/new/transmitter.v:49]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (0#1) [D:/Ack_VB/Y3/HW/project_vgadude_test1/project_vgadude_test1.srcs/sources_1/new/transmitter.v:22]
INFO: [Synth 8-6155] done synthesizing module 'uart' (0#1) [D:/Ack_VB/Y3/HW/project_vgadude_test1/project_vgadude_test1.srcs/sources_1/new/uart.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [D:/Ack_VB/Y3/HW/project_vgadude_test1/project_vgadude_test1.srcs/sources_1/new/top.v:3]
WARNING: [Synth 8-3848] Net data_in in module/entity uart does not have driver. [D:/Ack_VB/Y3/HW/project_vgadude_test1/project_vgadude_test1.srcs/sources_1/new/uart.v:33]
WARNING: [Synth 8-7129] Port set in module text_screen_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[7] in module text_screen_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[6] in module text_screen_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[5] in module text_screen_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[4] in module text_screen_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[3] in module text_screen_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[2] in module text_screen_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[1] in module text_screen_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[0] in module text_screen_gen is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1496.926 ; gain = 571.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1496.926 ; gain = 571.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1496.926 ; gain = 571.898
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1496.926 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Ack_VB/Y3/HW/project_vgadude_test1/project_vgadude_test1.srcs/constrs_1/new/const_text_gen.xdc]
Finished Parsing XDC File [D:/Ack_VB/Y3/HW/project_vgadude_test1/project_vgadude_test1.srcs/constrs_1/new/const_text_gen.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Ack_VB/Y3/HW/project_vgadude_test1/project_vgadude_test1.srcs/constrs_1/new/const_text_gen.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1589.344 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1589.344 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1589.344 ; gain = 664.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1589.344 ; gain = 664.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1589.344 ; gain = 664.316
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'debounce_chu'
INFO: [Synth 8-802] inferred FSM for state register 'stage_reg' in module 'text_screen_gen'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               00
                   wait1 |                               01 |                               11
                     one |                               10 |                               10
                   wait0 |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'debounce_chu'
WARNING: [Synth 8-327] inferring latch for variable 'data_reg' [D:/Ack_VB/Y3/HW/project_vgadude_test1/project_vgadude_test1.srcs/sources_1/new/ascii_rom.v:38]
WARNING: [Synth 8-6430] The Block RAM "dual_port_ram:/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
*
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'stage_reg' using encoding 'sequential' in module 'text_screen_gen'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1589.344 ; gain = 664.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   21 Bit       Adders := 4     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 4     
	               12 Bit    Registers := 5     
	               10 Bit    Registers := 8     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---RAMs : 
	              32K Bit	(4096 X 8 bit)          RAMs := 1     
+---ROMs : 
	                    ROMs := 2     
+---Muxes : 
	   4 Input   21 Bit        Muxes := 4     
	   5 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 4     
	   2 Input    2 Bit        Muxes := 15    
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 14    
	   4 Input    1 Bit        Muxes := 12    
	   3 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port set in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[7] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[6] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[5] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[4] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[3] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[2] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[1] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[0] in module top is either unconnected or has no load
RAM Pipeline Warning: Read Address Register Found For RAM tsg/dp_ram/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM tsg/dp_ram/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM tsg/dp_ram/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "top/tsg/dp_ram/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM tsg/dp_ram/ram_reg. We will not be able to pipeline it. This may degrade performance. 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 1589.344 ; gain = 664.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+----------------------------+---------------+----------------+
|Module Name | RTL Object                 | Depth x Width | Implemented As | 
+------------+----------------------------+---------------+----------------+
|top         | tsg/a_rom/addr_reg_reg     | 4096x8        | Block RAM      | 
|top         | tsg/a_rom/addr_reg_reg_rep | 4096x1        | Block RAM      | 
+------------+----------------------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+------------+--------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object         | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+--------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top         | tsg/dp_ram/ram_reg | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
+------------+--------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 1589.344 ; gain = 664.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:35 . Memory (MB): peak = 1589.344 ; gain = 664.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+--------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object         | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+--------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top         | tsg/dp_ram/ram_reg | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
+------------+--------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance tsg/dp_ram/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tsg/a_rom/addr_reg_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tsg/a_rom/addr_reg_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:35 . Memory (MB): peak = 1589.344 ; gain = 664.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 1589.344 ; gain = 664.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 1589.344 ; gain = 664.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 1589.344 ; gain = 664.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 1589.344 ; gain = 664.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 1589.344 ; gain = 664.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 1589.344 ; gain = 664.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     2|
|2     |CARRY4   |    38|
|3     |LUT1     |    87|
|4     |LUT2     |    31|
|5     |LUT3     |    16|
|6     |LUT4     |   120|
|7     |LUT5     |    35|
|8     |LUT6     |    42|
|9     |RAMB18E1 |     1|
|10    |RAMB36E1 |     2|
|12    |FDCE     |   174|
|13    |FDPE     |     4|
|14    |FDRE     |    69|
|15    |LD       |     8|
|16    |IBUF     |     7|
|17    |OBUF     |    15|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 1589.344 ; gain = 664.316
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:38 . Memory (MB): peak = 1589.344 ; gain = 571.898
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:43 . Memory (MB): peak = 1589.344 ; gain = 664.316
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1589.344 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 49 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1589.344 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  LD => LDCE: 8 instances

Synth Design complete | Checksum: 75265c13
INFO: [Common 17-83] Releasing license: Synthesis
55 Infos, 28 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:50 . Memory (MB): peak = 1589.344 ; gain = 1061.113
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1589.344 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Ack_VB/Y3/HW/project_vgadude_test1/project_vgadude_test1.runs/synth_1/top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec  3 12:27:29 2024...
