// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module diamond_funcA (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        vecIn_address0,
        vecIn_ce0,
        vecIn_q0,
        vecIn_address1,
        vecIn_ce1,
        vecIn_q1,
        out1_address0,
        out1_ce0,
        out1_we0,
        out1_d0,
        out1_address1,
        out1_ce1,
        out1_we1,
        out1_d1,
        out2_address0,
        out2_ce0,
        out2_we0,
        out2_d0,
        out2_address1,
        out2_ce1,
        out2_we1,
        out2_d1
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [6:0] vecIn_address0;
output   vecIn_ce0;
input  [7:0] vecIn_q0;
output  [6:0] vecIn_address1;
output   vecIn_ce1;
input  [7:0] vecIn_q1;
output  [6:0] out1_address0;
output   out1_ce0;
output   out1_we0;
output  [7:0] out1_d0;
output  [6:0] out1_address1;
output   out1_ce1;
output   out1_we1;
output  [7:0] out1_d1;
output  [6:0] out2_address0;
output   out2_ce0;
output   out2_we0;
output  [5:0] out2_d0;
output  [6:0] out2_address1;
output   out2_ce1;
output   out2_we1;
output  [5:0] out2_d1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg vecIn_ce0;
reg vecIn_ce1;
reg out1_ce0;
reg out1_we0;
reg out1_ce1;
reg out1_we1;
reg out2_ce0;
reg out2_we0;
reg out2_ce1;
reg out2_we1;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] icmp_ln34_fu_149_p2;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
reg   [6:0] i1_reg_113;
wire   [63:0] zext_ln34_fu_127_p1;
reg   [63:0] zext_ln34_reg_193;
wire   [63:0] zext_ln38_fu_138_p1;
reg   [63:0] zext_ln38_reg_204;
wire   [6:0] i_fu_143_p2;
reg   [6:0] i_reg_215;
reg   [0:0] icmp_ln34_reg_220;
reg    ap_enable_reg_pp0_iter1;
reg    ap_block_state1;
reg    ap_block_pp0_stage0_subdone;
reg   [6:0] ap_phi_mux_i1_phi_fu_117_p6;
wire    ap_block_pp0_stage0;
wire   [7:0] t_fu_161_p2;
wire   [7:0] t_1_fu_179_p2;
wire   [6:0] or_ln34_fu_132_p2;
wire   [7:0] shl_ln38_fu_155_p2;
wire   [7:0] shl_ln38_1_fu_173_p2;
reg   [1:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_111;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln34_reg_220 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln34_reg_220 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i1_reg_113 <= i_reg_215;
    end else if (((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln34_reg_220 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        i1_reg_113 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_reg_215 <= i_fu_143_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln34_reg_220 <= icmp_ln34_fu_149_p2;
        zext_ln34_reg_193[6 : 0] <= zext_ln34_fu_127_p1[6 : 0];
        zext_ln38_reg_204[6 : 1] <= zext_ln38_fu_138_p1[6 : 1];
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) | (ap_done_reg == 1'b1))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln34_reg_220 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_111)) begin
        if ((icmp_ln34_reg_220 == 1'd0)) begin
            ap_phi_mux_i1_phi_fu_117_p6 = 7'd0;
        end else if ((icmp_ln34_reg_220 == 1'd1)) begin
            ap_phi_mux_i1_phi_fu_117_p6 = i_reg_215;
        end else begin
            ap_phi_mux_i1_phi_fu_117_p6 = i1_reg_113;
        end
    end else begin
        ap_phi_mux_i1_phi_fu_117_p6 = i1_reg_113;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln34_fu_149_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out1_ce0 = 1'b1;
    end else begin
        out1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out1_ce1 = 1'b1;
    end else begin
        out1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out1_we0 = 1'b1;
    end else begin
        out1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out1_we1 = 1'b1;
    end else begin
        out1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out2_ce0 = 1'b1;
    end else begin
        out2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out2_ce1 = 1'b1;
    end else begin
        out2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out2_we0 = 1'b1;
    end else begin
        out2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out2_we1 = 1'b1;
    end else begin
        out2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        vecIn_ce0 = 1'b1;
    end else begin
        vecIn_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        vecIn_ce1 = 1'b1;
    end else begin
        vecIn_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((ap_reset_idle_pp0 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_111 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign i_fu_143_p2 = (ap_phi_mux_i1_phi_fu_117_p6 + 7'd2);

assign icmp_ln34_fu_149_p2 = ((i_fu_143_p2 < 7'd100) ? 1'b1 : 1'b0);

assign or_ln34_fu_132_p2 = (ap_phi_mux_i1_phi_fu_117_p6 | 7'd1);

assign out1_address0 = zext_ln38_reg_204;

assign out1_address1 = zext_ln34_reg_193;

assign out1_d0 = t_1_fu_179_p2;

assign out1_d1 = t_fu_161_p2;

assign out2_address0 = zext_ln38_reg_204;

assign out2_address1 = zext_ln34_reg_193;

assign out2_d0 = t_1_fu_179_p2[5:0];

assign out2_d1 = t_fu_161_p2[5:0];

assign shl_ln38_1_fu_173_p2 = vecIn_q0 << 8'd2;

assign shl_ln38_fu_155_p2 = vecIn_q1 << 8'd2;

assign t_1_fu_179_p2 = (shl_ln38_1_fu_173_p2 - vecIn_q0);

assign t_fu_161_p2 = (shl_ln38_fu_155_p2 - vecIn_q1);

assign vecIn_address0 = zext_ln38_fu_138_p1;

assign vecIn_address1 = zext_ln34_fu_127_p1;

assign zext_ln34_fu_127_p1 = ap_phi_mux_i1_phi_fu_117_p6;

assign zext_ln38_fu_138_p1 = or_ln34_fu_132_p2;

always @ (posedge ap_clk) begin
    zext_ln34_reg_193[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln38_reg_204[0] <= 1'b1;
    zext_ln38_reg_204[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
end

endmodule //diamond_funcA
