../../../../../../rtl/verilog/axi4/core/peripheral_mpram_axi4.sv

../../../../../../bench/verilog/tests/core/axi4/peripheral_mpram_testbench.sv
