<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="THINPAD.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="ALU.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALU.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ALU.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="ALU.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALU.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CPU.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="CPU.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="CPU.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="CPU.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="CPU.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Comparator.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Comparator.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Comparator.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Comparator.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="Comparator.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Comparator.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Controller.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Controller.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Controller.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Controller.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Controller.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DataMemory.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="DataMemory.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="DataMemory.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="DataMemory.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="DataMemory.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="InstructionMemory.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="InstructionMemory.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="InstructionMemory.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="InstructionMemory.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="InstructionMemory.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Main.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Main.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Main.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Main.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Main.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Main.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Main.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Main.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Main.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Main.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Main.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Main.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Main.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Main.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Main.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Main.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Main.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Main.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Main.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Main.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Main_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Main_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Main_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Main_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Main_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Main_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Main_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Main_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Main_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Main_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Main_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Main_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Main_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Main_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Main_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Main_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="OneBitRegister.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="OneBitRegister.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="OneBitRegister.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="OneBitRegister.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="OneBitRegister.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PCALU.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="PCALU.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="PCALU.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="PCALU.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="PCALU.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="PCALU.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RegistersHeap.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="RegistersHeap.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="RegistersHeap.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="RegistersHeap.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="RegistersHeap.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="RegistersHeap.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SelectorALUParam1.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="SelectorALUParam1.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="SelectorALUParam1.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="SelectorALUParam1.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="SelectorALUParam1.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SelectorALUParam2.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="SelectorALUParam2.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="SelectorALUParam2.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="SelectorALUParam2.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="SelectorALUParam2.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SelectorCMPParam.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="SelectorCMPParam.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="SelectorCMPParam.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="SelectorCMPParam.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="SelectorCMPParam.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SelectorDataMemoryWriteData.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="SelectorDataMemoryWriteData.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="SelectorDataMemoryWriteData.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="SelectorDataMemoryWriteData.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="SelectorDataMemoryWriteData.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SelectorImmediate.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="SelectorImmediate.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="SelectorImmediate.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="SelectorImmediate.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="SelectorImmediate.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SelectorPCALUAdder.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="SelectorPCALUAdder.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="SelectorPCALUAdder.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="SelectorPCALUAdder.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="SelectorPCALUAdder.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SelectorPCALUOp.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="SelectorPCALUOp.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="SelectorPCALUOp.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="SelectorPCALUOp.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="SelectorPCALUOp.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SelectorPCBJ.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="SelectorPCBJ.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="SelectorPCBJ.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="SelectorPCBJ.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="SelectorPCBJ.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SelectorSPInput.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="SelectorSPInput.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="SelectorSPInput.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="SelectorSPInput.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="SelectorSPInput.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SelectorShiftParam.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="SelectorShiftParam.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="SelectorShiftParam.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="SelectorShiftParam.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="SelectorShiftParam.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SelectorWriteRegister.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="SelectorWriteRegister.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="SelectorWriteRegister.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="SelectorWriteRegister.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="SelectorWriteRegister.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="SelectorWriteRegister.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SelectorWriteRegisterData.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="SelectorWriteRegisterData.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="SelectorWriteRegisterData.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="SelectorWriteRegisterData.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="SelectorWriteRegisterData.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SingleRegister.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="SingleRegister.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="SingleRegister.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="SingleRegister.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="SingleRegister.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Timer.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Timer.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Timer.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="UART.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="UART.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="UART.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="UART.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="UART.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="main.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="main.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="main.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_2"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_3"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_4"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_5"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1478702152" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1478702152">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1478702152" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-6594330775546001974" xil_pn:start_ts="1478702152">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1478702152" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-5909089499075633730" xil_pn:start_ts="1478702152">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1478702152" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1478702152">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1478702152" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="7515671527731180552" xil_pn:start_ts="1478702152">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1478702152" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-5485052969259075108" xil_pn:start_ts="1478702152">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1478702152" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-7064822337673969528" xil_pn:start_ts="1478702152">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479128243" xil_pn:in_ck="-4766456394438235441" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-6610322198483499749" xil_pn:start_ts="1479128232">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="Main.lso"/>
      <outfile xil_pn:name="Main.ngc"/>
      <outfile xil_pn:name="Main.ngr"/>
      <outfile xil_pn:name="Main.prj"/>
      <outfile xil_pn:name="Main.stx"/>
      <outfile xil_pn:name="Main.syr"/>
      <outfile xil_pn:name="Main.xst"/>
      <outfile xil_pn:name="Main_vhdl.prj"/>
      <outfile xil_pn:name="Main_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1479029737" xil_pn:in_ck="3411133953681" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="8446734869133159229" xil_pn:start_ts="1479029737">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479128249" xil_pn:in_ck="3448645596365777628" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-4387085462043182293" xil_pn:start_ts="1479128243">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Main.bld"/>
      <outfile xil_pn:name="Main.ngd"/>
      <outfile xil_pn:name="Main_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1479128254" xil_pn:in_ck="3448647002774395869" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="3188416950630775481" xil_pn:start_ts="1479128249">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Main.pcf"/>
      <outfile xil_pn:name="Main_map.map"/>
      <outfile xil_pn:name="Main_map.mrp"/>
      <outfile xil_pn:name="Main_map.ncd"/>
      <outfile xil_pn:name="Main_map.ngm"/>
      <outfile xil_pn:name="Main_map.xrpt"/>
      <outfile xil_pn:name="Main_summary.xml"/>
      <outfile xil_pn:name="Main_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1479128272" xil_pn:in_ck="4323994788891772534" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-1607638419597400795" xil_pn:start_ts="1479128254">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Main.ncd"/>
      <outfile xil_pn:name="Main.pad"/>
      <outfile xil_pn:name="Main.par"/>
      <outfile xil_pn:name="Main.ptwx"/>
      <outfile xil_pn:name="Main.unroutes"/>
      <outfile xil_pn:name="Main.xpi"/>
      <outfile xil_pn:name="Main_pad.csv"/>
      <outfile xil_pn:name="Main_pad.txt"/>
      <outfile xil_pn:name="Main_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1479128291" xil_pn:in_ck="3411133946056" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1479128272">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Main.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="main.bgn"/>
      <outfile xil_pn:name="main.bit"/>
      <outfile xil_pn:name="main.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1479128297" xil_pn:in_ck="4774924108466" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="5582947192412673156" xil_pn:start_ts="1479128291">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1479032877" xil_pn:in_ck="4774924108466" xil_pn:name="TRAN_analyzeDesignUsingChipscope" xil_pn:prop_ck="-4387085462043182293" xil_pn:start_ts="1479032877">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1479128272" xil_pn:in_ck="3448461356836788057" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1479128268">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Main.twr"/>
      <outfile xil_pn:name="Main.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
