<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ISSDK: boardkit/frdm-k64f/RTE_Device.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="issdk_stylesheet.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="nxp_logo_small.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ISSDK
   &#160;<span id="projectnumber">1.8</span>
   </div>
   <div id="projectbrief">IoT Sensing Software Development Kit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_6994211064bad48d3d63a6227f5100d6.html">boardkit</a></li><li class="navelem"><a class="el" href="dir_3614a3810f3c4eeaffe2259fdfef6294.html">frdm-k64f</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">RTE_Device.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="a04669.png" border="0" usemap="#boardkit_2frdm-k64f_2_r_t_e___device_8hdep" alt=""/></div>
<map name="boardkit_2frdm-k64f_2_r_t_e___device_8hdep" id="boardkit_2frdm-k64f_2_r_t_e___device_8hdep">
<area shape="rect" id="node2" href="a00578.html" title="The frdm_k64f.h file defines GPIO pin mappings for FRDM&#45;K64F board. " alt="" coords="5,95,131,136"/>
</map>
</div>
</div>
<p><a href="a04667_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:afdae116c2c595573ddee8725b6a4602a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#afdae116c2c595573ddee8725b6a4602a">RTE_I2C0</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:afdae116c2c595573ddee8725b6a4602a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3079b071b25a964033ece9a17ebc622"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#ab3079b071b25a964033ece9a17ebc622">RTE_I2C0_DMA_EN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ab3079b071b25a964033ece9a17ebc622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4264010a207548708e4eb5030b77b42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#aa4264010a207548708e4eb5030b77b42">RTE_I2C1</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:aa4264010a207548708e4eb5030b77b42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac0deee79f0bfe76842a606f89347141"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#aac0deee79f0bfe76842a606f89347141">RTE_I2C1_DMA_EN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:aac0deee79f0bfe76842a606f89347141"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0529e9360e95f2b1e4c67b49ae2df44c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#a0529e9360e95f2b1e4c67b49ae2df44c">RTE_SPI0</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a0529e9360e95f2b1e4c67b49ae2df44c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7dd0070f51cd6be78f323f82df082b74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#a7dd0070f51cd6be78f323f82df082b74">RTE_SPI0_DMA_EN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a7dd0070f51cd6be78f323f82df082b74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc244beab1014dda00966fcbbb65578c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#adc244beab1014dda00966fcbbb65578c">RTE_SPI1</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:adc244beab1014dda00966fcbbb65578c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa77f48b8f0f046f17b57ee388ba986c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#aa77f48b8f0f046f17b57ee388ba986c3">RTE_SPI1_DMA_EN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:aa77f48b8f0f046f17b57ee388ba986c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17b2c1002dc50e01a17a2ce94a628133"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#a17b2c1002dc50e01a17a2ce94a628133">RTE_USART0</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a17b2c1002dc50e01a17a2ce94a628133"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3071e002a5a0ce4ac87de6dcc87bb3da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#a3071e002a5a0ce4ac87de6dcc87bb3da">RTE_USART0_DMA_EN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a3071e002a5a0ce4ac87de6dcc87bb3da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8f0e0260407d14858ce86d2ffb75424"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#ae8f0e0260407d14858ce86d2ffb75424">RTE_USART1</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ae8f0e0260407d14858ce86d2ffb75424"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93373776f843912cefd1355e207352e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#a93373776f843912cefd1355e207352e2">RTE_USART1_DMA_EN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a93373776f843912cefd1355e207352e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4f4f5e1f698d40d9f7d716257536d42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#af4f4f5e1f698d40d9f7d716257536d42">RTE_USART2</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:af4f4f5e1f698d40d9f7d716257536d42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a125adde5b7b5906d3427a57420322722"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#a125adde5b7b5906d3427a57420322722">RTE_USART2_DMA_EN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a125adde5b7b5906d3427a57420322722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6d7bafeb9d5b445ebadbd0f224bf1a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#ae6d7bafeb9d5b445ebadbd0f224bf1a5">RTE_USART3</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ae6d7bafeb9d5b445ebadbd0f224bf1a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64fade6195385d3c00eeb16517725bb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#a64fade6195385d3c00eeb16517725bb5">RTE_USART3_DMA_EN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a64fade6195385d3c00eeb16517725bb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43c0f3151f3f65559aec155908ac5804"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#a43c0f3151f3f65559aec155908ac5804">USART_RX_BUFFER_LEN</a>&#160;&#160;&#160;64</td></tr>
<tr class="separator:a43c0f3151f3f65559aec155908ac5804"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfe7d31cfa21c989ae68c212c8823e21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#adfe7d31cfa21c989ae68c212c8823e21">USART0_RX_BUFFER_ENABLE</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:adfe7d31cfa21c989ae68c212c8823e21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf63dfd279d2d5e81514b2aa8d2fbc09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#acf63dfd279d2d5e81514b2aa8d2fbc09">USART3_RX_BUFFER_ENABLE</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:acf63dfd279d2d5e81514b2aa8d2fbc09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac0e4a19f857015192d3d886fc2326bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#aac0e4a19f857015192d3d886fc2326bc">RTE_I2C0_Master_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:aac0e4a19f857015192d3d886fc2326bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88bc1676cf3a3377d058dd9ca2050dc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#a88bc1676cf3a3377d058dd9ca2050dc4">RTE_I2C0_Master_DMA_CH</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a88bc1676cf3a3377d058dd9ca2050dc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac00535abf29be34e69669aef292ed994"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#ac00535abf29be34e69669aef292ed994">RTE_I2C0_Master_DMAMUX_BASE</a>&#160;&#160;&#160;DMAMUX0</td></tr>
<tr class="separator:ac00535abf29be34e69669aef292ed994"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7804bf4bd3d376a33c59174ee4c673a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#ae7804bf4bd3d376a33c59174ee4c673a">RTE_I2C0_Master_PERI_SEL</a>&#160;&#160;&#160;kDmaRequestMux0I2C0</td></tr>
<tr class="separator:ae7804bf4bd3d376a33c59174ee4c673a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15c8041b55253845d6f7c93c5008d0db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#a15c8041b55253845d6f7c93c5008d0db">RTE_I2C1_Master_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:a15c8041b55253845d6f7c93c5008d0db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57efb9896b86ea248409347c77ce6dae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#a57efb9896b86ea248409347c77ce6dae">RTE_I2C1_Master_DMA_CH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a57efb9896b86ea248409347c77ce6dae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e53b7e17cf4b7a46b93fa432c361f3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#a2e53b7e17cf4b7a46b93fa432c361f3b">RTE_I2C1_Master_DMAMUX_BASE</a>&#160;&#160;&#160;DMAMUX0</td></tr>
<tr class="separator:a2e53b7e17cf4b7a46b93fa432c361f3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedcce4a496feecee3632f706958e250e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#aedcce4a496feecee3632f706958e250e">RTE_I2C1_Master_PERI_SEL</a>&#160;&#160;&#160;kDmaRequestMux0I2C1</td></tr>
<tr class="separator:aedcce4a496feecee3632f706958e250e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d80d82bb81360ac3409387b44faf4a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#a0d80d82bb81360ac3409387b44faf4a1">RTE_I2C2_Master_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:a0d80d82bb81360ac3409387b44faf4a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89f34062d8893848ac21b9e26d8b8f41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#a89f34062d8893848ac21b9e26d8b8f41">RTE_I2C2_Master_DMA_CH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a89f34062d8893848ac21b9e26d8b8f41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d39422a1319874f738fc1a5b0ad7e7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#a6d39422a1319874f738fc1a5b0ad7e7a">RTE_I2C2_Master_DMAMUX_BASE</a>&#160;&#160;&#160;DMAMUX0</td></tr>
<tr class="separator:a6d39422a1319874f738fc1a5b0ad7e7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e1cab5cd7fe12837057dffbf6fa4c82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#a4e1cab5cd7fe12837057dffbf6fa4c82">RTE_I2C2_Master_PERI_SEL</a>&#160;&#160;&#160;kDmaRequestMux0I2C2</td></tr>
<tr class="separator:a4e1cab5cd7fe12837057dffbf6fa4c82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add2cd6ad4093e7a3d7fa6c4fef7f4ef2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#add2cd6ad4093e7a3d7fa6c4fef7f4ef2">RTE_SPI0_PCS_TO_SCK_DELAY</a>&#160;&#160;&#160;1000</td></tr>
<tr class="separator:add2cd6ad4093e7a3d7fa6c4fef7f4ef2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b8c673b8342fd9449c75163087f67ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#a7b8c673b8342fd9449c75163087f67ed">RTE_SPI0_SCK_TO_PSC_DELAY</a>&#160;&#160;&#160;1000</td></tr>
<tr class="separator:a7b8c673b8342fd9449c75163087f67ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac91b26c0631efc2051cd41425ae3d7b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#ac91b26c0631efc2051cd41425ae3d7b6">RTE_SPI0_BETWEEN_TRANSFER_DELAY</a>&#160;&#160;&#160;1000</td></tr>
<tr class="separator:ac91b26c0631efc2051cd41425ae3d7b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a799cdf2dc139771b3d44a92fe88728e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#a799cdf2dc139771b3d44a92fe88728e9">RTE_SPI0_MASTER_PCS_PIN_SEL</a>&#160;&#160;&#160;kDSPI_MasterPcs0</td></tr>
<tr class="separator:a799cdf2dc139771b3d44a92fe88728e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07db38aa07d8f53247d9f336a103614e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#a07db38aa07d8f53247d9f336a103614e">RTE_SPI0_DMA_TX_CH</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a07db38aa07d8f53247d9f336a103614e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04087414cbdc82ab4c0763ecf07d0436"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#a04087414cbdc82ab4c0763ecf07d0436">RTE_SPI0_DMA_TX_PERI_SEL</a>&#160;&#160;&#160;(uint8_t) kDmaRequestMux0SPI0Tx</td></tr>
<tr class="separator:a04087414cbdc82ab4c0763ecf07d0436"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4990483eb826041a9ee88e69521c09af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#a4990483eb826041a9ee88e69521c09af">RTE_SPI0_DMA_TX_DMAMUX_BASE</a>&#160;&#160;&#160;DMAMUX0</td></tr>
<tr class="separator:a4990483eb826041a9ee88e69521c09af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaede0b9427131087577590433607449d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#aaede0b9427131087577590433607449d">RTE_SPI0_DMA_TX_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:aaede0b9427131087577590433607449d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02289057d22141bdfd1d02cfca6d6e9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#a02289057d22141bdfd1d02cfca6d6e9c">RTE_SPI0_DMA_RX_CH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a02289057d22141bdfd1d02cfca6d6e9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2d8fc34bfcd7688b60e3174e88e2eb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#aa2d8fc34bfcd7688b60e3174e88e2eb2">RTE_SPI0_DMA_RX_PERI_SEL</a>&#160;&#160;&#160;(uint8_t) kDmaRequestMux0SPI0Rx</td></tr>
<tr class="separator:aa2d8fc34bfcd7688b60e3174e88e2eb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe4dfea37a910d7257ec09b27e193abd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#afe4dfea37a910d7257ec09b27e193abd">RTE_SPI0_DMA_RX_DMAMUX_BASE</a>&#160;&#160;&#160;DMAMUX0</td></tr>
<tr class="separator:afe4dfea37a910d7257ec09b27e193abd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c7c2438e156f00d87ea9edbff1192f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#a0c7c2438e156f00d87ea9edbff1192f2">RTE_SPI0_DMA_RX_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:a0c7c2438e156f00d87ea9edbff1192f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74845728d4b11933c91355ab8989cb15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#a74845728d4b11933c91355ab8989cb15">RTE_SPI0_DMA_LINK_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:a74845728d4b11933c91355ab8989cb15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9be026cd1e743ef67c6e8c1fb0aa0bf8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#a9be026cd1e743ef67c6e8c1fb0aa0bf8">RTE_SPI0_DMA_LINK_CH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a9be026cd1e743ef67c6e8c1fb0aa0bf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30ffc6ece84420ad1bb78ad539a527ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#a30ffc6ece84420ad1bb78ad539a527ae">RTE_SPI1_PCS_TO_SCK_DELAY</a>&#160;&#160;&#160;1000</td></tr>
<tr class="separator:a30ffc6ece84420ad1bb78ad539a527ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88c1db58a1c06f875bdec06c74b85072"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#a88c1db58a1c06f875bdec06c74b85072">RTE_SPI1_SCK_TO_PSC_DELAY</a>&#160;&#160;&#160;1000</td></tr>
<tr class="separator:a88c1db58a1c06f875bdec06c74b85072"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a951ee008b6f3fccf7c09fb32ef53b288"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#a951ee008b6f3fccf7c09fb32ef53b288">RTE_SPI1_BETWEEN_TRANSFER_DELAY</a>&#160;&#160;&#160;1000</td></tr>
<tr class="separator:a951ee008b6f3fccf7c09fb32ef53b288"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e587c674c92f4898da5f4a2dd7da875"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#a0e587c674c92f4898da5f4a2dd7da875">RTE_SPI1_MASTER_PCS_PIN_SEL</a>&#160;&#160;&#160;kDSPI_MasterPcs0</td></tr>
<tr class="separator:a0e587c674c92f4898da5f4a2dd7da875"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7837804201c3faa8cb122bafb79b78a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#af7837804201c3faa8cb122bafb79b78a">RTE_SPI1_DMA_TX_CH</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:af7837804201c3faa8cb122bafb79b78a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adacfa67a7428af81b9a41471e1c52a15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#adacfa67a7428af81b9a41471e1c52a15">RTE_SPI1_DMA_TX_PERI_SEL</a>&#160;&#160;&#160;(uint8_t) kDmaRequestMux0SPI1</td></tr>
<tr class="separator:adacfa67a7428af81b9a41471e1c52a15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a808f6eb3a927615c6881d185981238c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#a808f6eb3a927615c6881d185981238c8">RTE_SPI1_DMA_TX_DMAMUX_BASE</a>&#160;&#160;&#160;DMAMUX0</td></tr>
<tr class="separator:a808f6eb3a927615c6881d185981238c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2510e3e47782aa110b9863228c6b20ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#a2510e3e47782aa110b9863228c6b20ff">RTE_SPI1_DMA_TX_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:a2510e3e47782aa110b9863228c6b20ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a237cd1f72122246b424ced52d44d7374"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#a237cd1f72122246b424ced52d44d7374">RTE_SPI1_DMA_RX_CH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a237cd1f72122246b424ced52d44d7374"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1675b80e211aeb65f52be311273d1054"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#a1675b80e211aeb65f52be311273d1054">RTE_SPI1_DMA_RX_PERI_SEL</a>&#160;&#160;&#160;(uint8_t) kDmaRequestMux0SPI1</td></tr>
<tr class="separator:a1675b80e211aeb65f52be311273d1054"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a092a5b393859e6a07fc97a666e3841f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#a092a5b393859e6a07fc97a666e3841f9">RTE_SPI1_DMA_RX_DMAMUX_BASE</a>&#160;&#160;&#160;DMAMUX0</td></tr>
<tr class="separator:a092a5b393859e6a07fc97a666e3841f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08060b8c17ac92da6cde2af7d67ee095"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#a08060b8c17ac92da6cde2af7d67ee095">RTE_SPI1_DMA_RX_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:a08060b8c17ac92da6cde2af7d67ee095"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8e0af926f98309708ab9be956625296"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#af8e0af926f98309708ab9be956625296">RTE_SPI1_DMA_LINK_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:af8e0af926f98309708ab9be956625296"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af835b4015b2a2f7673e657be2b723da5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#af835b4015b2a2f7673e657be2b723da5">RTE_SPI1_DMA_LINK_CH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:af835b4015b2a2f7673e657be2b723da5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3c6c661ee5134156e7083458fa9d0d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#ae3c6c661ee5134156e7083458fa9d0d0">RTE_SPI2_PCS_TO_SCK_DELAY</a>&#160;&#160;&#160;1000</td></tr>
<tr class="separator:ae3c6c661ee5134156e7083458fa9d0d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f946c38b63485806d78f455fb199c36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#a5f946c38b63485806d78f455fb199c36">RTE_SPI2_SCK_TO_PSC_DELAY</a>&#160;&#160;&#160;1000</td></tr>
<tr class="separator:a5f946c38b63485806d78f455fb199c36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99923674038030fbcc6c203a048e7092"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#a99923674038030fbcc6c203a048e7092">RTE_SPI2_BETWEEN_TRANSFER_DELAY</a>&#160;&#160;&#160;1000</td></tr>
<tr class="separator:a99923674038030fbcc6c203a048e7092"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf87c891b68f466cded78517bda33f66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#aaf87c891b68f466cded78517bda33f66">RTE_SPI2_MASTER_PCS_PIN_SEL</a>&#160;&#160;&#160;kDSPI_MasterPcs0</td></tr>
<tr class="separator:aaf87c891b68f466cded78517bda33f66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f55409f83ccf9410d19a06c89592cf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#a2f55409f83ccf9410d19a06c89592cf7">RTE_SPI2_DMA_TX_CH</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a2f55409f83ccf9410d19a06c89592cf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18b7f6d5915fbcbed92062f953c23b73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#a18b7f6d5915fbcbed92062f953c23b73">RTE_SPI2_DMA_TX_PERI_SEL</a>&#160;&#160;&#160;(uint8_t) kDmaRequestMux0SPI2</td></tr>
<tr class="separator:a18b7f6d5915fbcbed92062f953c23b73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33414279775ff91c959e0d6238f6f5a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#a33414279775ff91c959e0d6238f6f5a8">RTE_SPI2_DMA_TX_DMAMUX_BASE</a>&#160;&#160;&#160;DMAMUX0</td></tr>
<tr class="separator:a33414279775ff91c959e0d6238f6f5a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2c8040af8a79e4d3817c130ac28df6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#ad2c8040af8a79e4d3817c130ac28df6d">RTE_SPI2_DMA_TX_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:ad2c8040af8a79e4d3817c130ac28df6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e9a89fc7b4cd0e7b9ddbd9dc747ea84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#a2e9a89fc7b4cd0e7b9ddbd9dc747ea84">RTE_SPI2_DMA_RX_CH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a2e9a89fc7b4cd0e7b9ddbd9dc747ea84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a819c248900eebba240a37d7c57ab5408"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#a819c248900eebba240a37d7c57ab5408">RTE_SPI2_DMA_RX_PERI_SEL</a>&#160;&#160;&#160;(uint8_t) kDmaRequestMux0SPI2</td></tr>
<tr class="separator:a819c248900eebba240a37d7c57ab5408"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83c234032df3316eea62c35db921df98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#a83c234032df3316eea62c35db921df98">RTE_SPI2_DMA_RX_DMAMUX_BASE</a>&#160;&#160;&#160;DMAMUX0</td></tr>
<tr class="separator:a83c234032df3316eea62c35db921df98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae14cfbbd7990b4e16da76447fd0f71d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#ae14cfbbd7990b4e16da76447fd0f71d0">RTE_SPI2_DMA_RX_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:ae14cfbbd7990b4e16da76447fd0f71d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04f4bd5b76097621829277ad65f99884"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#a04f4bd5b76097621829277ad65f99884">RTE_SPI2_DMA_LINK_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:a04f4bd5b76097621829277ad65f99884"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad67bc5c92fcc129afc85977867040c03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#ad67bc5c92fcc129afc85977867040c03">RTE_SPI2_DMA_LINK_CH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ad67bc5c92fcc129afc85977867040c03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af81ac610cf7c74e61a85f1a3740fb22b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#af81ac610cf7c74e61a85f1a3740fb22b">RTE_USART0_DMA_TX_CH</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:af81ac610cf7c74e61a85f1a3740fb22b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7b267680cefa76b8d8fe01501419ea2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#af7b267680cefa76b8d8fe01501419ea2">RTE_USART0_DMA_TX_PERI_SEL</a>&#160;&#160;&#160;(uint8_t) kDmaRequestMux0UART0Tx</td></tr>
<tr class="separator:af7b267680cefa76b8d8fe01501419ea2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0248236fa37a2c7620bd2bd26f52468"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#ab0248236fa37a2c7620bd2bd26f52468">RTE_USART0_DMA_TX_DMAMUX_BASE</a>&#160;&#160;&#160;DMAMUX0</td></tr>
<tr class="separator:ab0248236fa37a2c7620bd2bd26f52468"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d00eb7202289c47577da7ae83527ee2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#a0d00eb7202289c47577da7ae83527ee2">RTE_USART0_DMA_TX_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:a0d00eb7202289c47577da7ae83527ee2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e834b0e165260ad32db0d6586e00abd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#a1e834b0e165260ad32db0d6586e00abd">RTE_USART0_DMA_RX_CH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a1e834b0e165260ad32db0d6586e00abd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a576cdffd66190a9ed9bc593d0b51d7ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#a576cdffd66190a9ed9bc593d0b51d7ad">RTE_USART0_DMA_RX_PERI_SEL</a>&#160;&#160;&#160;(uint8_t) kDmaRequestMux0UART0Rx</td></tr>
<tr class="separator:a576cdffd66190a9ed9bc593d0b51d7ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacbdf734cd66671ce5d6a96fdf39b6de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#aacbdf734cd66671ce5d6a96fdf39b6de">RTE_USART0_DMA_RX_DMAMUX_BASE</a>&#160;&#160;&#160;DMAMUX0</td></tr>
<tr class="separator:aacbdf734cd66671ce5d6a96fdf39b6de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0764b3d48022468f836aa1ab0c6fe8e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#a0764b3d48022468f836aa1ab0c6fe8e0">RTE_USART0_DMA_RX_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:a0764b3d48022468f836aa1ab0c6fe8e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a272ab6f694a794b54d6d0bacf4b030c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#a272ab6f694a794b54d6d0bacf4b030c3">RTE_USART1_DMA_TX_CH</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a272ab6f694a794b54d6d0bacf4b030c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab360b9072ab5034fe19c591b11ddaa4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#ab360b9072ab5034fe19c591b11ddaa4f">RTE_USART1_DMA_TX_PERI_SEL</a>&#160;&#160;&#160;(uint8_t) kDmaRequestMux0UART1Tx</td></tr>
<tr class="separator:ab360b9072ab5034fe19c591b11ddaa4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28ef4acc4180de985e24a0bb392e42c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#a28ef4acc4180de985e24a0bb392e42c8">RTE_USART1_DMA_TX_DMAMUX_BASE</a>&#160;&#160;&#160;DMAMUX0</td></tr>
<tr class="separator:a28ef4acc4180de985e24a0bb392e42c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7804081da977b330578221c5ce5ba89e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#a7804081da977b330578221c5ce5ba89e">RTE_USART1_DMA_TX_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:a7804081da977b330578221c5ce5ba89e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af78c326f4aa3f8ba10614f88755ac30e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#af78c326f4aa3f8ba10614f88755ac30e">RTE_USART1_DMA_RX_CH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:af78c326f4aa3f8ba10614f88755ac30e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e6bd424c90e5734c38eb4f198ed0347"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#a2e6bd424c90e5734c38eb4f198ed0347">RTE_USART1_DMA_RX_PERI_SEL</a>&#160;&#160;&#160;(uint8_t) kDmaRequestMux0UART1Rx</td></tr>
<tr class="separator:a2e6bd424c90e5734c38eb4f198ed0347"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad71e62366aea28e6c003f082a3ff5227"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#ad71e62366aea28e6c003f082a3ff5227">RTE_USART1_DMA_RX_DMAMUX_BASE</a>&#160;&#160;&#160;DMAMUX0</td></tr>
<tr class="separator:ad71e62366aea28e6c003f082a3ff5227"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab58d0f95baca5b61fd1183daed257004"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#ab58d0f95baca5b61fd1183daed257004">RTE_USART1_DMA_RX_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:ab58d0f95baca5b61fd1183daed257004"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4da147c7ce755201a079c412c098128f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#a4da147c7ce755201a079c412c098128f">RTE_USART2_DMA_TX_CH</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a4da147c7ce755201a079c412c098128f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1921b3ed005879e26052e379f23dbcb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#a1921b3ed005879e26052e379f23dbcb2">RTE_USART2_DMA_TX_PERI_SEL</a>&#160;&#160;&#160;(uint8_t) kDmaRequestMux0UART2Tx</td></tr>
<tr class="separator:a1921b3ed005879e26052e379f23dbcb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35e29209a15939cab26f74b2d1f6daf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#a35e29209a15939cab26f74b2d1f6daf9">RTE_USART2_DMA_TX_DMAMUX_BASE</a>&#160;&#160;&#160;DMAMUX0</td></tr>
<tr class="separator:a35e29209a15939cab26f74b2d1f6daf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a667adae4bda8ac302bcc85d4a7a004cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#a667adae4bda8ac302bcc85d4a7a004cd">RTE_USART2_DMA_TX_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:a667adae4bda8ac302bcc85d4a7a004cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf5d293f3353d103aa7fc672a3cf456d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#aaf5d293f3353d103aa7fc672a3cf456d">RTE_USART2_DMA_RX_CH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:aaf5d293f3353d103aa7fc672a3cf456d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8969d48f9a854dcd661e60ace8f2eac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#ad8969d48f9a854dcd661e60ace8f2eac">RTE_USART2_DMA_RX_PERI_SEL</a>&#160;&#160;&#160;(uint8_t) kDmaRequestMux0UART2Rx</td></tr>
<tr class="separator:ad8969d48f9a854dcd661e60ace8f2eac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e45bca95b4f0c419b7aa5b27655e0f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#a4e45bca95b4f0c419b7aa5b27655e0f8">RTE_USART2_DMA_RX_DMAMUX_BASE</a>&#160;&#160;&#160;DMAMUX0</td></tr>
<tr class="separator:a4e45bca95b4f0c419b7aa5b27655e0f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54af00b2f29f1e9aeb10e1a59a4cde3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#a54af00b2f29f1e9aeb10e1a59a4cde3d">RTE_USART2_DMA_RX_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:a54af00b2f29f1e9aeb10e1a59a4cde3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a371552d64a4c36aa553a256ab52c4737"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#a371552d64a4c36aa553a256ab52c4737">RTE_USART3_DMA_TX_CH</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a371552d64a4c36aa553a256ab52c4737"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a298c8ca62c3080284bf1c1ddc9e52c74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#a298c8ca62c3080284bf1c1ddc9e52c74">RTE_USART3_DMA_TX_PERI_SEL</a>&#160;&#160;&#160;(uint8_t) kDmaRequestMux0UART3Tx</td></tr>
<tr class="separator:a298c8ca62c3080284bf1c1ddc9e52c74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05781de3d61d146f982ffb787d36f3fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#a05781de3d61d146f982ffb787d36f3fe">RTE_USART3_DMA_TX_DMAMUX_BASE</a>&#160;&#160;&#160;DMAMUX0</td></tr>
<tr class="separator:a05781de3d61d146f982ffb787d36f3fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a230981b96cecea4add332ecd40533454"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#a230981b96cecea4add332ecd40533454">RTE_USART3_DMA_TX_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:a230981b96cecea4add332ecd40533454"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab09d3b40ddde8be68179be6d46400d45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#ab09d3b40ddde8be68179be6d46400d45">RTE_USART3_DMA_RX_CH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ab09d3b40ddde8be68179be6d46400d45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab310379c65913c108e059c4e317ce096"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#ab310379c65913c108e059c4e317ce096">RTE_USART3_DMA_RX_PERI_SEL</a>&#160;&#160;&#160;(uint8_t) kDmaRequestMux0UART3Rx</td></tr>
<tr class="separator:ab310379c65913c108e059c4e317ce096"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ce8b3cab8b376e492e0599890bb4ad0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#a7ce8b3cab8b376e492e0599890bb4ad0">RTE_USART3_DMA_RX_DMAMUX_BASE</a>&#160;&#160;&#160;DMAMUX0</td></tr>
<tr class="separator:a7ce8b3cab8b376e492e0599890bb4ad0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae05b2c8a2baaa32c10d0af3457ce2e28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#ae05b2c8a2baaa32c10d0af3457ce2e28">RTE_USART3_DMA_RX_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:ae05b2c8a2baaa32c10d0af3457ce2e28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a583406cbb43d2e24e0cf8cafdb45d7d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#a583406cbb43d2e24e0cf8cafdb45d7d9">RTE_USART4_DMA_TX_CH</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a583406cbb43d2e24e0cf8cafdb45d7d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b6f4b82acc33b81f3637afc63419169"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#a2b6f4b82acc33b81f3637afc63419169">RTE_USART4_DMA_TX_PERI_SEL</a>&#160;&#160;&#160;(uint8_t) kDmaRequestMux0UART4</td></tr>
<tr class="separator:a2b6f4b82acc33b81f3637afc63419169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23d221d38fab3da9b28d9de859af9f48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#a23d221d38fab3da9b28d9de859af9f48">RTE_USART4_DMA_TX_DMAMUX_BASE</a>&#160;&#160;&#160;DMAMUX0</td></tr>
<tr class="separator:a23d221d38fab3da9b28d9de859af9f48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4abea21e4bfc3d03539f739892b0e7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#ac4abea21e4bfc3d03539f739892b0e7f">RTE_USART4_DMA_TX_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:ac4abea21e4bfc3d03539f739892b0e7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3aa08740bc1278f56cb25413751053b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#ae3aa08740bc1278f56cb25413751053b">RTE_USART4_DMA_RX_CH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ae3aa08740bc1278f56cb25413751053b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d133b10d9af3b93828d264638c01d69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#a2d133b10d9af3b93828d264638c01d69">RTE_USART4_DMA_RX_PERI_SEL</a>&#160;&#160;&#160;(uint8_t) kDmaRequestMux0UART4</td></tr>
<tr class="separator:a2d133b10d9af3b93828d264638c01d69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0af7a32050ae6ea721dc3bfe51cec886"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#a0af7a32050ae6ea721dc3bfe51cec886">RTE_USART4_DMA_RX_DMAMUX_BASE</a>&#160;&#160;&#160;DMAMUX0</td></tr>
<tr class="separator:a0af7a32050ae6ea721dc3bfe51cec886"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84ae4f174efa1b7417b5a35d9b9e3de9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#a84ae4f174efa1b7417b5a35d9b9e3de9">RTE_USART4_DMA_RX_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:a84ae4f174efa1b7417b5a35d9b9e3de9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fc281007f625bf44a5b16d7f97c9f7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#a5fc281007f625bf44a5b16d7f97c9f7b">RTE_USART5_DMA_TX_CH</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a5fc281007f625bf44a5b16d7f97c9f7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f34578afbd133748801bbb852f1cc46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#a3f34578afbd133748801bbb852f1cc46">RTE_USART5_DMA_TX_PERI_SEL</a>&#160;&#160;&#160;(uint8_t) kDmaRequestMux0UART5</td></tr>
<tr class="separator:a3f34578afbd133748801bbb852f1cc46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6732d5a38b93890d64314a0837a1d34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#ae6732d5a38b93890d64314a0837a1d34">RTE_USART5_DMA_TX_DMAMUX_BASE</a>&#160;&#160;&#160;DMAMUX0</td></tr>
<tr class="separator:ae6732d5a38b93890d64314a0837a1d34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a530f52cd5d979b98f959163c96e4413b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#a530f52cd5d979b98f959163c96e4413b">RTE_USART5_DMA_TX_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:a530f52cd5d979b98f959163c96e4413b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af563379f0b22b56089642e1452293b94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#af563379f0b22b56089642e1452293b94">RTE_USART5_DMA_RX_CH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:af563379f0b22b56089642e1452293b94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dc20b4bfb5766bac0d6de434bda7fd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#a4dc20b4bfb5766bac0d6de434bda7fd8">RTE_USART5_DMA_RX_PERI_SEL</a>&#160;&#160;&#160;(uint8_t) kDmaRequestMux0UART5</td></tr>
<tr class="separator:a4dc20b4bfb5766bac0d6de434bda7fd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a8f2581e0cbec8210edb6f89f7b187c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#a7a8f2581e0cbec8210edb6f89f7b187c">RTE_USART5_DMA_RX_DMAMUX_BASE</a>&#160;&#160;&#160;DMAMUX0</td></tr>
<tr class="separator:a7a8f2581e0cbec8210edb6f89f7b187c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a665e630b27a6713ff3055c9893403090"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04667.html#a665e630b27a6713ff3055c9893403090">RTE_USART5_DMA_RX_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:a665e630b27a6713ff3055c9893403090"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="afdae116c2c595573ddee8725b6a4602a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdae116c2c595573ddee8725b6a4602a">&#9670;&nbsp;</a></span>RTE_I2C0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C0&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00012">12</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="ab3079b071b25a964033ece9a17ebc622"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3079b071b25a964033ece9a17ebc622">&#9670;&nbsp;</a></span>RTE_I2C0_DMA_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C0_DMA_EN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00013">13</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="aac0e4a19f857015192d3d886fc2326bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac0e4a19f857015192d3d886fc2326bc">&#9670;&nbsp;</a></span>RTE_I2C0_Master_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C0_Master_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00037">37</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a88bc1676cf3a3377d058dd9ca2050dc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88bc1676cf3a3377d058dd9ca2050dc4">&#9670;&nbsp;</a></span>RTE_I2C0_Master_DMA_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C0_Master_DMA_CH&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00038">38</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="ac00535abf29be34e69669aef292ed994"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac00535abf29be34e69669aef292ed994">&#9670;&nbsp;</a></span>RTE_I2C0_Master_DMAMUX_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C0_Master_DMAMUX_BASE&#160;&#160;&#160;DMAMUX0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00039">39</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="ae7804bf4bd3d376a33c59174ee4c673a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7804bf4bd3d376a33c59174ee4c673a">&#9670;&nbsp;</a></span>RTE_I2C0_Master_PERI_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C0_Master_PERI_SEL&#160;&#160;&#160;kDmaRequestMux0I2C0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00040">40</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="aa4264010a207548708e4eb5030b77b42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4264010a207548708e4eb5030b77b42">&#9670;&nbsp;</a></span>RTE_I2C1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C1&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00014">14</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="aac0deee79f0bfe76842a606f89347141"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac0deee79f0bfe76842a606f89347141">&#9670;&nbsp;</a></span>RTE_I2C1_DMA_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C1_DMA_EN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00015">15</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a15c8041b55253845d6f7c93c5008d0db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15c8041b55253845d6f7c93c5008d0db">&#9670;&nbsp;</a></span>RTE_I2C1_Master_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C1_Master_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00042">42</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a57efb9896b86ea248409347c77ce6dae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57efb9896b86ea248409347c77ce6dae">&#9670;&nbsp;</a></span>RTE_I2C1_Master_DMA_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C1_Master_DMA_CH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00043">43</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a2e53b7e17cf4b7a46b93fa432c361f3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e53b7e17cf4b7a46b93fa432c361f3b">&#9670;&nbsp;</a></span>RTE_I2C1_Master_DMAMUX_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C1_Master_DMAMUX_BASE&#160;&#160;&#160;DMAMUX0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00044">44</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="aedcce4a496feecee3632f706958e250e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aedcce4a496feecee3632f706958e250e">&#9670;&nbsp;</a></span>RTE_I2C1_Master_PERI_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C1_Master_PERI_SEL&#160;&#160;&#160;kDmaRequestMux0I2C1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00045">45</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a0d80d82bb81360ac3409387b44faf4a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d80d82bb81360ac3409387b44faf4a1">&#9670;&nbsp;</a></span>RTE_I2C2_Master_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C2_Master_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00047">47</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a89f34062d8893848ac21b9e26d8b8f41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89f34062d8893848ac21b9e26d8b8f41">&#9670;&nbsp;</a></span>RTE_I2C2_Master_DMA_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C2_Master_DMA_CH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00048">48</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a6d39422a1319874f738fc1a5b0ad7e7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d39422a1319874f738fc1a5b0ad7e7a">&#9670;&nbsp;</a></span>RTE_I2C2_Master_DMAMUX_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C2_Master_DMAMUX_BASE&#160;&#160;&#160;DMAMUX0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00049">49</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a4e1cab5cd7fe12837057dffbf6fa4c82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e1cab5cd7fe12837057dffbf6fa4c82">&#9670;&nbsp;</a></span>RTE_I2C2_Master_PERI_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C2_Master_PERI_SEL&#160;&#160;&#160;kDmaRequestMux0I2C2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00050">50</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a0529e9360e95f2b1e4c67b49ae2df44c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0529e9360e95f2b1e4c67b49ae2df44c">&#9670;&nbsp;</a></span>RTE_SPI0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI0&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00017">17</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="ac91b26c0631efc2051cd41425ae3d7b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac91b26c0631efc2051cd41425ae3d7b6">&#9670;&nbsp;</a></span>RTE_SPI0_BETWEEN_TRANSFER_DELAY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI0_BETWEEN_TRANSFER_DELAY&#160;&#160;&#160;1000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00055">55</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a7dd0070f51cd6be78f323f82df082b74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7dd0070f51cd6be78f323f82df082b74">&#9670;&nbsp;</a></span>RTE_SPI0_DMA_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI0_DMA_EN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00018">18</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a9be026cd1e743ef67c6e8c1fb0aa0bf8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9be026cd1e743ef67c6e8c1fb0aa0bf8">&#9670;&nbsp;</a></span>RTE_SPI0_DMA_LINK_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI0_DMA_LINK_CH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00066">66</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a74845728d4b11933c91355ab8989cb15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74845728d4b11933c91355ab8989cb15">&#9670;&nbsp;</a></span>RTE_SPI0_DMA_LINK_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI0_DMA_LINK_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00065">65</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a02289057d22141bdfd1d02cfca6d6e9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02289057d22141bdfd1d02cfca6d6e9c">&#9670;&nbsp;</a></span>RTE_SPI0_DMA_RX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI0_DMA_RX_CH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00061">61</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a0c7c2438e156f00d87ea9edbff1192f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c7c2438e156f00d87ea9edbff1192f2">&#9670;&nbsp;</a></span>RTE_SPI0_DMA_RX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI0_DMA_RX_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00064">64</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="afe4dfea37a910d7257ec09b27e193abd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe4dfea37a910d7257ec09b27e193abd">&#9670;&nbsp;</a></span>RTE_SPI0_DMA_RX_DMAMUX_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI0_DMA_RX_DMAMUX_BASE&#160;&#160;&#160;DMAMUX0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00063">63</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="aa2d8fc34bfcd7688b60e3174e88e2eb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2d8fc34bfcd7688b60e3174e88e2eb2">&#9670;&nbsp;</a></span>RTE_SPI0_DMA_RX_PERI_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI0_DMA_RX_PERI_SEL&#160;&#160;&#160;(uint8_t) kDmaRequestMux0SPI0Rx</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00062">62</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a07db38aa07d8f53247d9f336a103614e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07db38aa07d8f53247d9f336a103614e">&#9670;&nbsp;</a></span>RTE_SPI0_DMA_TX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI0_DMA_TX_CH&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00057">57</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="aaede0b9427131087577590433607449d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaede0b9427131087577590433607449d">&#9670;&nbsp;</a></span>RTE_SPI0_DMA_TX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI0_DMA_TX_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00060">60</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a4990483eb826041a9ee88e69521c09af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4990483eb826041a9ee88e69521c09af">&#9670;&nbsp;</a></span>RTE_SPI0_DMA_TX_DMAMUX_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI0_DMA_TX_DMAMUX_BASE&#160;&#160;&#160;DMAMUX0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00059">59</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a04087414cbdc82ab4c0763ecf07d0436"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04087414cbdc82ab4c0763ecf07d0436">&#9670;&nbsp;</a></span>RTE_SPI0_DMA_TX_PERI_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI0_DMA_TX_PERI_SEL&#160;&#160;&#160;(uint8_t) kDmaRequestMux0SPI0Tx</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00058">58</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a799cdf2dc139771b3d44a92fe88728e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a799cdf2dc139771b3d44a92fe88728e9">&#9670;&nbsp;</a></span>RTE_SPI0_MASTER_PCS_PIN_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI0_MASTER_PCS_PIN_SEL&#160;&#160;&#160;kDSPI_MasterPcs0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00056">56</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="add2cd6ad4093e7a3d7fa6c4fef7f4ef2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add2cd6ad4093e7a3d7fa6c4fef7f4ef2">&#9670;&nbsp;</a></span>RTE_SPI0_PCS_TO_SCK_DELAY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI0_PCS_TO_SCK_DELAY&#160;&#160;&#160;1000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00053">53</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a7b8c673b8342fd9449c75163087f67ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b8c673b8342fd9449c75163087f67ed">&#9670;&nbsp;</a></span>RTE_SPI0_SCK_TO_PSC_DELAY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI0_SCK_TO_PSC_DELAY&#160;&#160;&#160;1000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00054">54</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="adc244beab1014dda00966fcbbb65578c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc244beab1014dda00966fcbbb65578c">&#9670;&nbsp;</a></span>RTE_SPI1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI1&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00019">19</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a951ee008b6f3fccf7c09fb32ef53b288"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a951ee008b6f3fccf7c09fb32ef53b288">&#9670;&nbsp;</a></span>RTE_SPI1_BETWEEN_TRANSFER_DELAY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI1_BETWEEN_TRANSFER_DELAY&#160;&#160;&#160;1000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00070">70</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="aa77f48b8f0f046f17b57ee388ba986c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa77f48b8f0f046f17b57ee388ba986c3">&#9670;&nbsp;</a></span>RTE_SPI1_DMA_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI1_DMA_EN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00020">20</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="af835b4015b2a2f7673e657be2b723da5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af835b4015b2a2f7673e657be2b723da5">&#9670;&nbsp;</a></span>RTE_SPI1_DMA_LINK_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI1_DMA_LINK_CH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00081">81</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="af8e0af926f98309708ab9be956625296"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8e0af926f98309708ab9be956625296">&#9670;&nbsp;</a></span>RTE_SPI1_DMA_LINK_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI1_DMA_LINK_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00080">80</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a237cd1f72122246b424ced52d44d7374"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a237cd1f72122246b424ced52d44d7374">&#9670;&nbsp;</a></span>RTE_SPI1_DMA_RX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI1_DMA_RX_CH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00076">76</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a08060b8c17ac92da6cde2af7d67ee095"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08060b8c17ac92da6cde2af7d67ee095">&#9670;&nbsp;</a></span>RTE_SPI1_DMA_RX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI1_DMA_RX_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00079">79</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a092a5b393859e6a07fc97a666e3841f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a092a5b393859e6a07fc97a666e3841f9">&#9670;&nbsp;</a></span>RTE_SPI1_DMA_RX_DMAMUX_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI1_DMA_RX_DMAMUX_BASE&#160;&#160;&#160;DMAMUX0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00078">78</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a1675b80e211aeb65f52be311273d1054"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1675b80e211aeb65f52be311273d1054">&#9670;&nbsp;</a></span>RTE_SPI1_DMA_RX_PERI_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI1_DMA_RX_PERI_SEL&#160;&#160;&#160;(uint8_t) kDmaRequestMux0SPI1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00077">77</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="af7837804201c3faa8cb122bafb79b78a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7837804201c3faa8cb122bafb79b78a">&#9670;&nbsp;</a></span>RTE_SPI1_DMA_TX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI1_DMA_TX_CH&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00072">72</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a2510e3e47782aa110b9863228c6b20ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2510e3e47782aa110b9863228c6b20ff">&#9670;&nbsp;</a></span>RTE_SPI1_DMA_TX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI1_DMA_TX_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00075">75</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a808f6eb3a927615c6881d185981238c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a808f6eb3a927615c6881d185981238c8">&#9670;&nbsp;</a></span>RTE_SPI1_DMA_TX_DMAMUX_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI1_DMA_TX_DMAMUX_BASE&#160;&#160;&#160;DMAMUX0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00074">74</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="adacfa67a7428af81b9a41471e1c52a15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adacfa67a7428af81b9a41471e1c52a15">&#9670;&nbsp;</a></span>RTE_SPI1_DMA_TX_PERI_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI1_DMA_TX_PERI_SEL&#160;&#160;&#160;(uint8_t) kDmaRequestMux0SPI1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00073">73</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a0e587c674c92f4898da5f4a2dd7da875"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e587c674c92f4898da5f4a2dd7da875">&#9670;&nbsp;</a></span>RTE_SPI1_MASTER_PCS_PIN_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI1_MASTER_PCS_PIN_SEL&#160;&#160;&#160;kDSPI_MasterPcs0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00071">71</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a30ffc6ece84420ad1bb78ad539a527ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30ffc6ece84420ad1bb78ad539a527ae">&#9670;&nbsp;</a></span>RTE_SPI1_PCS_TO_SCK_DELAY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI1_PCS_TO_SCK_DELAY&#160;&#160;&#160;1000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00068">68</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a88c1db58a1c06f875bdec06c74b85072"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88c1db58a1c06f875bdec06c74b85072">&#9670;&nbsp;</a></span>RTE_SPI1_SCK_TO_PSC_DELAY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI1_SCK_TO_PSC_DELAY&#160;&#160;&#160;1000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00069">69</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a99923674038030fbcc6c203a048e7092"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99923674038030fbcc6c203a048e7092">&#9670;&nbsp;</a></span>RTE_SPI2_BETWEEN_TRANSFER_DELAY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI2_BETWEEN_TRANSFER_DELAY&#160;&#160;&#160;1000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00085">85</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="ad67bc5c92fcc129afc85977867040c03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad67bc5c92fcc129afc85977867040c03">&#9670;&nbsp;</a></span>RTE_SPI2_DMA_LINK_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI2_DMA_LINK_CH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00096">96</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a04f4bd5b76097621829277ad65f99884"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04f4bd5b76097621829277ad65f99884">&#9670;&nbsp;</a></span>RTE_SPI2_DMA_LINK_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI2_DMA_LINK_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00095">95</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a2e9a89fc7b4cd0e7b9ddbd9dc747ea84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e9a89fc7b4cd0e7b9ddbd9dc747ea84">&#9670;&nbsp;</a></span>RTE_SPI2_DMA_RX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI2_DMA_RX_CH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00091">91</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="ae14cfbbd7990b4e16da76447fd0f71d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae14cfbbd7990b4e16da76447fd0f71d0">&#9670;&nbsp;</a></span>RTE_SPI2_DMA_RX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI2_DMA_RX_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00094">94</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a83c234032df3316eea62c35db921df98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83c234032df3316eea62c35db921df98">&#9670;&nbsp;</a></span>RTE_SPI2_DMA_RX_DMAMUX_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI2_DMA_RX_DMAMUX_BASE&#160;&#160;&#160;DMAMUX0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00093">93</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a819c248900eebba240a37d7c57ab5408"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a819c248900eebba240a37d7c57ab5408">&#9670;&nbsp;</a></span>RTE_SPI2_DMA_RX_PERI_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI2_DMA_RX_PERI_SEL&#160;&#160;&#160;(uint8_t) kDmaRequestMux0SPI2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00092">92</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a2f55409f83ccf9410d19a06c89592cf7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f55409f83ccf9410d19a06c89592cf7">&#9670;&nbsp;</a></span>RTE_SPI2_DMA_TX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI2_DMA_TX_CH&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00087">87</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="ad2c8040af8a79e4d3817c130ac28df6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2c8040af8a79e4d3817c130ac28df6d">&#9670;&nbsp;</a></span>RTE_SPI2_DMA_TX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI2_DMA_TX_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00090">90</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a33414279775ff91c959e0d6238f6f5a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33414279775ff91c959e0d6238f6f5a8">&#9670;&nbsp;</a></span>RTE_SPI2_DMA_TX_DMAMUX_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI2_DMA_TX_DMAMUX_BASE&#160;&#160;&#160;DMAMUX0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00089">89</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a18b7f6d5915fbcbed92062f953c23b73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18b7f6d5915fbcbed92062f953c23b73">&#9670;&nbsp;</a></span>RTE_SPI2_DMA_TX_PERI_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI2_DMA_TX_PERI_SEL&#160;&#160;&#160;(uint8_t) kDmaRequestMux0SPI2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00088">88</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="aaf87c891b68f466cded78517bda33f66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf87c891b68f466cded78517bda33f66">&#9670;&nbsp;</a></span>RTE_SPI2_MASTER_PCS_PIN_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI2_MASTER_PCS_PIN_SEL&#160;&#160;&#160;kDSPI_MasterPcs0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00086">86</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="ae3c6c661ee5134156e7083458fa9d0d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3c6c661ee5134156e7083458fa9d0d0">&#9670;&nbsp;</a></span>RTE_SPI2_PCS_TO_SCK_DELAY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI2_PCS_TO_SCK_DELAY&#160;&#160;&#160;1000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00083">83</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a5f946c38b63485806d78f455fb199c36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f946c38b63485806d78f455fb199c36">&#9670;&nbsp;</a></span>RTE_SPI2_SCK_TO_PSC_DELAY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI2_SCK_TO_PSC_DELAY&#160;&#160;&#160;1000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00084">84</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a17b2c1002dc50e01a17a2ce94a628133"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17b2c1002dc50e01a17a2ce94a628133">&#9670;&nbsp;</a></span>RTE_USART0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART0&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00022">22</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a3071e002a5a0ce4ac87de6dcc87bb3da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3071e002a5a0ce4ac87de6dcc87bb3da">&#9670;&nbsp;</a></span>RTE_USART0_DMA_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART0_DMA_EN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00023">23</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a1e834b0e165260ad32db0d6586e00abd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e834b0e165260ad32db0d6586e00abd">&#9670;&nbsp;</a></span>RTE_USART0_DMA_RX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART0_DMA_RX_CH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00103">103</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a0764b3d48022468f836aa1ab0c6fe8e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0764b3d48022468f836aa1ab0c6fe8e0">&#9670;&nbsp;</a></span>RTE_USART0_DMA_RX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART0_DMA_RX_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00106">106</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="aacbdf734cd66671ce5d6a96fdf39b6de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacbdf734cd66671ce5d6a96fdf39b6de">&#9670;&nbsp;</a></span>RTE_USART0_DMA_RX_DMAMUX_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART0_DMA_RX_DMAMUX_BASE&#160;&#160;&#160;DMAMUX0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00105">105</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a576cdffd66190a9ed9bc593d0b51d7ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a576cdffd66190a9ed9bc593d0b51d7ad">&#9670;&nbsp;</a></span>RTE_USART0_DMA_RX_PERI_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART0_DMA_RX_PERI_SEL&#160;&#160;&#160;(uint8_t) kDmaRequestMux0UART0Rx</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00104">104</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="af81ac610cf7c74e61a85f1a3740fb22b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af81ac610cf7c74e61a85f1a3740fb22b">&#9670;&nbsp;</a></span>RTE_USART0_DMA_TX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART0_DMA_TX_CH&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00099">99</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a0d00eb7202289c47577da7ae83527ee2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d00eb7202289c47577da7ae83527ee2">&#9670;&nbsp;</a></span>RTE_USART0_DMA_TX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART0_DMA_TX_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00102">102</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="ab0248236fa37a2c7620bd2bd26f52468"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0248236fa37a2c7620bd2bd26f52468">&#9670;&nbsp;</a></span>RTE_USART0_DMA_TX_DMAMUX_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART0_DMA_TX_DMAMUX_BASE&#160;&#160;&#160;DMAMUX0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00101">101</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="af7b267680cefa76b8d8fe01501419ea2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7b267680cefa76b8d8fe01501419ea2">&#9670;&nbsp;</a></span>RTE_USART0_DMA_TX_PERI_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART0_DMA_TX_PERI_SEL&#160;&#160;&#160;(uint8_t) kDmaRequestMux0UART0Tx</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00100">100</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="ae8f0e0260407d14858ce86d2ffb75424"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8f0e0260407d14858ce86d2ffb75424">&#9670;&nbsp;</a></span>RTE_USART1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART1&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00024">24</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a93373776f843912cefd1355e207352e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93373776f843912cefd1355e207352e2">&#9670;&nbsp;</a></span>RTE_USART1_DMA_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART1_DMA_EN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00025">25</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="af78c326f4aa3f8ba10614f88755ac30e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af78c326f4aa3f8ba10614f88755ac30e">&#9670;&nbsp;</a></span>RTE_USART1_DMA_RX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART1_DMA_RX_CH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00112">112</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="ab58d0f95baca5b61fd1183daed257004"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab58d0f95baca5b61fd1183daed257004">&#9670;&nbsp;</a></span>RTE_USART1_DMA_RX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART1_DMA_RX_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00115">115</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="ad71e62366aea28e6c003f082a3ff5227"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad71e62366aea28e6c003f082a3ff5227">&#9670;&nbsp;</a></span>RTE_USART1_DMA_RX_DMAMUX_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART1_DMA_RX_DMAMUX_BASE&#160;&#160;&#160;DMAMUX0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00114">114</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a2e6bd424c90e5734c38eb4f198ed0347"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e6bd424c90e5734c38eb4f198ed0347">&#9670;&nbsp;</a></span>RTE_USART1_DMA_RX_PERI_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART1_DMA_RX_PERI_SEL&#160;&#160;&#160;(uint8_t) kDmaRequestMux0UART1Rx</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00113">113</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a272ab6f694a794b54d6d0bacf4b030c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a272ab6f694a794b54d6d0bacf4b030c3">&#9670;&nbsp;</a></span>RTE_USART1_DMA_TX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART1_DMA_TX_CH&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00108">108</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a7804081da977b330578221c5ce5ba89e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7804081da977b330578221c5ce5ba89e">&#9670;&nbsp;</a></span>RTE_USART1_DMA_TX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART1_DMA_TX_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00111">111</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a28ef4acc4180de985e24a0bb392e42c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28ef4acc4180de985e24a0bb392e42c8">&#9670;&nbsp;</a></span>RTE_USART1_DMA_TX_DMAMUX_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART1_DMA_TX_DMAMUX_BASE&#160;&#160;&#160;DMAMUX0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00110">110</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="ab360b9072ab5034fe19c591b11ddaa4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab360b9072ab5034fe19c591b11ddaa4f">&#9670;&nbsp;</a></span>RTE_USART1_DMA_TX_PERI_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART1_DMA_TX_PERI_SEL&#160;&#160;&#160;(uint8_t) kDmaRequestMux0UART1Tx</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00109">109</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="af4f4f5e1f698d40d9f7d716257536d42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4f4f5e1f698d40d9f7d716257536d42">&#9670;&nbsp;</a></span>RTE_USART2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART2&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00026">26</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a125adde5b7b5906d3427a57420322722"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a125adde5b7b5906d3427a57420322722">&#9670;&nbsp;</a></span>RTE_USART2_DMA_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART2_DMA_EN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00027">27</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="aaf5d293f3353d103aa7fc672a3cf456d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf5d293f3353d103aa7fc672a3cf456d">&#9670;&nbsp;</a></span>RTE_USART2_DMA_RX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART2_DMA_RX_CH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00121">121</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a54af00b2f29f1e9aeb10e1a59a4cde3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54af00b2f29f1e9aeb10e1a59a4cde3d">&#9670;&nbsp;</a></span>RTE_USART2_DMA_RX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART2_DMA_RX_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00124">124</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a4e45bca95b4f0c419b7aa5b27655e0f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e45bca95b4f0c419b7aa5b27655e0f8">&#9670;&nbsp;</a></span>RTE_USART2_DMA_RX_DMAMUX_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART2_DMA_RX_DMAMUX_BASE&#160;&#160;&#160;DMAMUX0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00123">123</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="ad8969d48f9a854dcd661e60ace8f2eac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8969d48f9a854dcd661e60ace8f2eac">&#9670;&nbsp;</a></span>RTE_USART2_DMA_RX_PERI_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART2_DMA_RX_PERI_SEL&#160;&#160;&#160;(uint8_t) kDmaRequestMux0UART2Rx</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00122">122</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a4da147c7ce755201a079c412c098128f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4da147c7ce755201a079c412c098128f">&#9670;&nbsp;</a></span>RTE_USART2_DMA_TX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART2_DMA_TX_CH&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00117">117</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a667adae4bda8ac302bcc85d4a7a004cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a667adae4bda8ac302bcc85d4a7a004cd">&#9670;&nbsp;</a></span>RTE_USART2_DMA_TX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART2_DMA_TX_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00120">120</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a35e29209a15939cab26f74b2d1f6daf9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35e29209a15939cab26f74b2d1f6daf9">&#9670;&nbsp;</a></span>RTE_USART2_DMA_TX_DMAMUX_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART2_DMA_TX_DMAMUX_BASE&#160;&#160;&#160;DMAMUX0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00119">119</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a1921b3ed005879e26052e379f23dbcb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1921b3ed005879e26052e379f23dbcb2">&#9670;&nbsp;</a></span>RTE_USART2_DMA_TX_PERI_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART2_DMA_TX_PERI_SEL&#160;&#160;&#160;(uint8_t) kDmaRequestMux0UART2Tx</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00118">118</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="ae6d7bafeb9d5b445ebadbd0f224bf1a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6d7bafeb9d5b445ebadbd0f224bf1a5">&#9670;&nbsp;</a></span>RTE_USART3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART3&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00028">28</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a64fade6195385d3c00eeb16517725bb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64fade6195385d3c00eeb16517725bb5">&#9670;&nbsp;</a></span>RTE_USART3_DMA_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART3_DMA_EN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00029">29</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="ab09d3b40ddde8be68179be6d46400d45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab09d3b40ddde8be68179be6d46400d45">&#9670;&nbsp;</a></span>RTE_USART3_DMA_RX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART3_DMA_RX_CH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00130">130</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="ae05b2c8a2baaa32c10d0af3457ce2e28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae05b2c8a2baaa32c10d0af3457ce2e28">&#9670;&nbsp;</a></span>RTE_USART3_DMA_RX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART3_DMA_RX_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00133">133</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a7ce8b3cab8b376e492e0599890bb4ad0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ce8b3cab8b376e492e0599890bb4ad0">&#9670;&nbsp;</a></span>RTE_USART3_DMA_RX_DMAMUX_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART3_DMA_RX_DMAMUX_BASE&#160;&#160;&#160;DMAMUX0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00132">132</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="ab310379c65913c108e059c4e317ce096"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab310379c65913c108e059c4e317ce096">&#9670;&nbsp;</a></span>RTE_USART3_DMA_RX_PERI_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART3_DMA_RX_PERI_SEL&#160;&#160;&#160;(uint8_t) kDmaRequestMux0UART3Rx</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00131">131</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a371552d64a4c36aa553a256ab52c4737"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a371552d64a4c36aa553a256ab52c4737">&#9670;&nbsp;</a></span>RTE_USART3_DMA_TX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART3_DMA_TX_CH&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00126">126</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a230981b96cecea4add332ecd40533454"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a230981b96cecea4add332ecd40533454">&#9670;&nbsp;</a></span>RTE_USART3_DMA_TX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART3_DMA_TX_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00129">129</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a05781de3d61d146f982ffb787d36f3fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05781de3d61d146f982ffb787d36f3fe">&#9670;&nbsp;</a></span>RTE_USART3_DMA_TX_DMAMUX_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART3_DMA_TX_DMAMUX_BASE&#160;&#160;&#160;DMAMUX0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00128">128</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a298c8ca62c3080284bf1c1ddc9e52c74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a298c8ca62c3080284bf1c1ddc9e52c74">&#9670;&nbsp;</a></span>RTE_USART3_DMA_TX_PERI_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART3_DMA_TX_PERI_SEL&#160;&#160;&#160;(uint8_t) kDmaRequestMux0UART3Tx</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00127">127</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="ae3aa08740bc1278f56cb25413751053b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3aa08740bc1278f56cb25413751053b">&#9670;&nbsp;</a></span>RTE_USART4_DMA_RX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART4_DMA_RX_CH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00139">139</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a84ae4f174efa1b7417b5a35d9b9e3de9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84ae4f174efa1b7417b5a35d9b9e3de9">&#9670;&nbsp;</a></span>RTE_USART4_DMA_RX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART4_DMA_RX_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00142">142</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a0af7a32050ae6ea721dc3bfe51cec886"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0af7a32050ae6ea721dc3bfe51cec886">&#9670;&nbsp;</a></span>RTE_USART4_DMA_RX_DMAMUX_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART4_DMA_RX_DMAMUX_BASE&#160;&#160;&#160;DMAMUX0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00141">141</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a2d133b10d9af3b93828d264638c01d69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d133b10d9af3b93828d264638c01d69">&#9670;&nbsp;</a></span>RTE_USART4_DMA_RX_PERI_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART4_DMA_RX_PERI_SEL&#160;&#160;&#160;(uint8_t) kDmaRequestMux0UART4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00140">140</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a583406cbb43d2e24e0cf8cafdb45d7d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a583406cbb43d2e24e0cf8cafdb45d7d9">&#9670;&nbsp;</a></span>RTE_USART4_DMA_TX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART4_DMA_TX_CH&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00135">135</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="ac4abea21e4bfc3d03539f739892b0e7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4abea21e4bfc3d03539f739892b0e7f">&#9670;&nbsp;</a></span>RTE_USART4_DMA_TX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART4_DMA_TX_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00138">138</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a23d221d38fab3da9b28d9de859af9f48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23d221d38fab3da9b28d9de859af9f48">&#9670;&nbsp;</a></span>RTE_USART4_DMA_TX_DMAMUX_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART4_DMA_TX_DMAMUX_BASE&#160;&#160;&#160;DMAMUX0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00137">137</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a2b6f4b82acc33b81f3637afc63419169"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b6f4b82acc33b81f3637afc63419169">&#9670;&nbsp;</a></span>RTE_USART4_DMA_TX_PERI_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART4_DMA_TX_PERI_SEL&#160;&#160;&#160;(uint8_t) kDmaRequestMux0UART4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00136">136</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="af563379f0b22b56089642e1452293b94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af563379f0b22b56089642e1452293b94">&#9670;&nbsp;</a></span>RTE_USART5_DMA_RX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART5_DMA_RX_CH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00148">148</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a665e630b27a6713ff3055c9893403090"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a665e630b27a6713ff3055c9893403090">&#9670;&nbsp;</a></span>RTE_USART5_DMA_RX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART5_DMA_RX_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00151">151</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a7a8f2581e0cbec8210edb6f89f7b187c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a8f2581e0cbec8210edb6f89f7b187c">&#9670;&nbsp;</a></span>RTE_USART5_DMA_RX_DMAMUX_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART5_DMA_RX_DMAMUX_BASE&#160;&#160;&#160;DMAMUX0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00150">150</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a4dc20b4bfb5766bac0d6de434bda7fd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4dc20b4bfb5766bac0d6de434bda7fd8">&#9670;&nbsp;</a></span>RTE_USART5_DMA_RX_PERI_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART5_DMA_RX_PERI_SEL&#160;&#160;&#160;(uint8_t) kDmaRequestMux0UART5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00149">149</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a5fc281007f625bf44a5b16d7f97c9f7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5fc281007f625bf44a5b16d7f97c9f7b">&#9670;&nbsp;</a></span>RTE_USART5_DMA_TX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART5_DMA_TX_CH&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00144">144</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a530f52cd5d979b98f959163c96e4413b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a530f52cd5d979b98f959163c96e4413b">&#9670;&nbsp;</a></span>RTE_USART5_DMA_TX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART5_DMA_TX_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00147">147</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="ae6732d5a38b93890d64314a0837a1d34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6732d5a38b93890d64314a0837a1d34">&#9670;&nbsp;</a></span>RTE_USART5_DMA_TX_DMAMUX_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART5_DMA_TX_DMAMUX_BASE&#160;&#160;&#160;DMAMUX0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00146">146</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a3f34578afbd133748801bbb852f1cc46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f34578afbd133748801bbb852f1cc46">&#9670;&nbsp;</a></span>RTE_USART5_DMA_TX_PERI_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART5_DMA_TX_PERI_SEL&#160;&#160;&#160;(uint8_t) kDmaRequestMux0UART5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00145">145</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="adfe7d31cfa21c989ae68c212c8823e21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfe7d31cfa21c989ae68c212c8823e21">&#9670;&nbsp;</a></span>USART0_RX_BUFFER_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART0_RX_BUFFER_ENABLE&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00033">33</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="acf63dfd279d2d5e81514b2aa8d2fbc09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf63dfd279d2d5e81514b2aa8d2fbc09">&#9670;&nbsp;</a></span>USART3_RX_BUFFER_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART3_RX_BUFFER_ENABLE&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00034">34</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a43c0f3151f3f65559aec155908ac5804"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43c0f3151f3f65559aec155908ac5804">&#9670;&nbsp;</a></span>USART_RX_BUFFER_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_RX_BUFFER_LEN&#160;&#160;&#160;64</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04667_source.html#l00032">32</a> of file <a class="el" href="a04667_source.html">RTE_Device.h</a>.</p>

</div>
</div>
</div><!-- contents -->

<hr class="footer"/><address class="footer"><small>
&copy; Copyright 2016-2022 NXP. All Rights Reserved. SPDX-License-Identifier: BSD-3-Clause
</small></address>
</body>
</html>
