
DATN_STM32_Master.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005784  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000060  08005914  08005914  00015914  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005974  08005974  000200b8  2**0
                  CONTENTS
  4 .ARM          00000008  08005974  08005974  00015974  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800597c  0800597c  000200b8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800597c  0800597c  0001597c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005980  08005980  00015980  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000b8  20000000  08005984  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000200b8  2**0
                  CONTENTS
 10 .bss          00000374  200000b8  200000b8  000200b8  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000042c  2000042c  000200b8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000200b8  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  000200e8  2**0
                  CONTENTS, READONLY
 14 .debug_info   0000f1e0  00000000  00000000  0002012b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00002076  00000000  00000000  0002f30b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000dc8  00000000  00000000  00031388  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000ac8  00000000  00000000  00032150  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00021b90  00000000  00000000  00032c18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00010478  00000000  00000000  000547a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000ce2ef  00000000  00000000  00064c20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00003f68  00000000  00000000  00132f10  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006d  00000000  00000000  00136e78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000b8 	.word	0x200000b8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080058fc 	.word	0x080058fc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000bc 	.word	0x200000bc
 80001cc:	080058fc 	.word	0x080058fc

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b970 	b.w	8000568 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9e08      	ldr	r6, [sp, #32]
 80002a6:	460d      	mov	r5, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	460f      	mov	r7, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4694      	mov	ip, r2
 80002b4:	d965      	bls.n	8000382 <__udivmoddi4+0xe2>
 80002b6:	fab2 f382 	clz	r3, r2
 80002ba:	b143      	cbz	r3, 80002ce <__udivmoddi4+0x2e>
 80002bc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002c0:	f1c3 0220 	rsb	r2, r3, #32
 80002c4:	409f      	lsls	r7, r3
 80002c6:	fa20 f202 	lsr.w	r2, r0, r2
 80002ca:	4317      	orrs	r7, r2
 80002cc:	409c      	lsls	r4, r3
 80002ce:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002d2:	fa1f f58c 	uxth.w	r5, ip
 80002d6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002da:	0c22      	lsrs	r2, r4, #16
 80002dc:	fb0e 7711 	mls	r7, lr, r1, r7
 80002e0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002e4:	fb01 f005 	mul.w	r0, r1, r5
 80002e8:	4290      	cmp	r0, r2
 80002ea:	d90a      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ec:	eb1c 0202 	adds.w	r2, ip, r2
 80002f0:	f101 37ff 	add.w	r7, r1, #4294967295
 80002f4:	f080 811c 	bcs.w	8000530 <__udivmoddi4+0x290>
 80002f8:	4290      	cmp	r0, r2
 80002fa:	f240 8119 	bls.w	8000530 <__udivmoddi4+0x290>
 80002fe:	3902      	subs	r1, #2
 8000300:	4462      	add	r2, ip
 8000302:	1a12      	subs	r2, r2, r0
 8000304:	b2a4      	uxth	r4, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000312:	fb00 f505 	mul.w	r5, r0, r5
 8000316:	42a5      	cmp	r5, r4
 8000318:	d90a      	bls.n	8000330 <__udivmoddi4+0x90>
 800031a:	eb1c 0404 	adds.w	r4, ip, r4
 800031e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000322:	f080 8107 	bcs.w	8000534 <__udivmoddi4+0x294>
 8000326:	42a5      	cmp	r5, r4
 8000328:	f240 8104 	bls.w	8000534 <__udivmoddi4+0x294>
 800032c:	4464      	add	r4, ip
 800032e:	3802      	subs	r0, #2
 8000330:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000334:	1b64      	subs	r4, r4, r5
 8000336:	2100      	movs	r1, #0
 8000338:	b11e      	cbz	r6, 8000342 <__udivmoddi4+0xa2>
 800033a:	40dc      	lsrs	r4, r3
 800033c:	2300      	movs	r3, #0
 800033e:	e9c6 4300 	strd	r4, r3, [r6]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d908      	bls.n	800035c <__udivmoddi4+0xbc>
 800034a:	2e00      	cmp	r6, #0
 800034c:	f000 80ed 	beq.w	800052a <__udivmoddi4+0x28a>
 8000350:	2100      	movs	r1, #0
 8000352:	e9c6 0500 	strd	r0, r5, [r6]
 8000356:	4608      	mov	r0, r1
 8000358:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035c:	fab3 f183 	clz	r1, r3
 8000360:	2900      	cmp	r1, #0
 8000362:	d149      	bne.n	80003f8 <__udivmoddi4+0x158>
 8000364:	42ab      	cmp	r3, r5
 8000366:	d302      	bcc.n	800036e <__udivmoddi4+0xce>
 8000368:	4282      	cmp	r2, r0
 800036a:	f200 80f8 	bhi.w	800055e <__udivmoddi4+0x2be>
 800036e:	1a84      	subs	r4, r0, r2
 8000370:	eb65 0203 	sbc.w	r2, r5, r3
 8000374:	2001      	movs	r0, #1
 8000376:	4617      	mov	r7, r2
 8000378:	2e00      	cmp	r6, #0
 800037a:	d0e2      	beq.n	8000342 <__udivmoddi4+0xa2>
 800037c:	e9c6 4700 	strd	r4, r7, [r6]
 8000380:	e7df      	b.n	8000342 <__udivmoddi4+0xa2>
 8000382:	b902      	cbnz	r2, 8000386 <__udivmoddi4+0xe6>
 8000384:	deff      	udf	#255	; 0xff
 8000386:	fab2 f382 	clz	r3, r2
 800038a:	2b00      	cmp	r3, #0
 800038c:	f040 8090 	bne.w	80004b0 <__udivmoddi4+0x210>
 8000390:	1a8a      	subs	r2, r1, r2
 8000392:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000396:	fa1f fe8c 	uxth.w	lr, ip
 800039a:	2101      	movs	r1, #1
 800039c:	fbb2 f5f7 	udiv	r5, r2, r7
 80003a0:	fb07 2015 	mls	r0, r7, r5, r2
 80003a4:	0c22      	lsrs	r2, r4, #16
 80003a6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003aa:	fb0e f005 	mul.w	r0, lr, r5
 80003ae:	4290      	cmp	r0, r2
 80003b0:	d908      	bls.n	80003c4 <__udivmoddi4+0x124>
 80003b2:	eb1c 0202 	adds.w	r2, ip, r2
 80003b6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0x122>
 80003bc:	4290      	cmp	r0, r2
 80003be:	f200 80cb 	bhi.w	8000558 <__udivmoddi4+0x2b8>
 80003c2:	4645      	mov	r5, r8
 80003c4:	1a12      	subs	r2, r2, r0
 80003c6:	b2a4      	uxth	r4, r4
 80003c8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003cc:	fb07 2210 	mls	r2, r7, r0, r2
 80003d0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003d4:	fb0e fe00 	mul.w	lr, lr, r0
 80003d8:	45a6      	cmp	lr, r4
 80003da:	d908      	bls.n	80003ee <__udivmoddi4+0x14e>
 80003dc:	eb1c 0404 	adds.w	r4, ip, r4
 80003e0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003e4:	d202      	bcs.n	80003ec <__udivmoddi4+0x14c>
 80003e6:	45a6      	cmp	lr, r4
 80003e8:	f200 80bb 	bhi.w	8000562 <__udivmoddi4+0x2c2>
 80003ec:	4610      	mov	r0, r2
 80003ee:	eba4 040e 	sub.w	r4, r4, lr
 80003f2:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80003f6:	e79f      	b.n	8000338 <__udivmoddi4+0x98>
 80003f8:	f1c1 0720 	rsb	r7, r1, #32
 80003fc:	408b      	lsls	r3, r1
 80003fe:	fa22 fc07 	lsr.w	ip, r2, r7
 8000402:	ea4c 0c03 	orr.w	ip, ip, r3
 8000406:	fa05 f401 	lsl.w	r4, r5, r1
 800040a:	fa20 f307 	lsr.w	r3, r0, r7
 800040e:	40fd      	lsrs	r5, r7
 8000410:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000414:	4323      	orrs	r3, r4
 8000416:	fbb5 f8f9 	udiv	r8, r5, r9
 800041a:	fa1f fe8c 	uxth.w	lr, ip
 800041e:	fb09 5518 	mls	r5, r9, r8, r5
 8000422:	0c1c      	lsrs	r4, r3, #16
 8000424:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000428:	fb08 f50e 	mul.w	r5, r8, lr
 800042c:	42a5      	cmp	r5, r4
 800042e:	fa02 f201 	lsl.w	r2, r2, r1
 8000432:	fa00 f001 	lsl.w	r0, r0, r1
 8000436:	d90b      	bls.n	8000450 <__udivmoddi4+0x1b0>
 8000438:	eb1c 0404 	adds.w	r4, ip, r4
 800043c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000440:	f080 8088 	bcs.w	8000554 <__udivmoddi4+0x2b4>
 8000444:	42a5      	cmp	r5, r4
 8000446:	f240 8085 	bls.w	8000554 <__udivmoddi4+0x2b4>
 800044a:	f1a8 0802 	sub.w	r8, r8, #2
 800044e:	4464      	add	r4, ip
 8000450:	1b64      	subs	r4, r4, r5
 8000452:	b29d      	uxth	r5, r3
 8000454:	fbb4 f3f9 	udiv	r3, r4, r9
 8000458:	fb09 4413 	mls	r4, r9, r3, r4
 800045c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000460:	fb03 fe0e 	mul.w	lr, r3, lr
 8000464:	45a6      	cmp	lr, r4
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x1da>
 8000468:	eb1c 0404 	adds.w	r4, ip, r4
 800046c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000470:	d26c      	bcs.n	800054c <__udivmoddi4+0x2ac>
 8000472:	45a6      	cmp	lr, r4
 8000474:	d96a      	bls.n	800054c <__udivmoddi4+0x2ac>
 8000476:	3b02      	subs	r3, #2
 8000478:	4464      	add	r4, ip
 800047a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800047e:	fba3 9502 	umull	r9, r5, r3, r2
 8000482:	eba4 040e 	sub.w	r4, r4, lr
 8000486:	42ac      	cmp	r4, r5
 8000488:	46c8      	mov	r8, r9
 800048a:	46ae      	mov	lr, r5
 800048c:	d356      	bcc.n	800053c <__udivmoddi4+0x29c>
 800048e:	d053      	beq.n	8000538 <__udivmoddi4+0x298>
 8000490:	b156      	cbz	r6, 80004a8 <__udivmoddi4+0x208>
 8000492:	ebb0 0208 	subs.w	r2, r0, r8
 8000496:	eb64 040e 	sbc.w	r4, r4, lr
 800049a:	fa04 f707 	lsl.w	r7, r4, r7
 800049e:	40ca      	lsrs	r2, r1
 80004a0:	40cc      	lsrs	r4, r1
 80004a2:	4317      	orrs	r7, r2
 80004a4:	e9c6 7400 	strd	r7, r4, [r6]
 80004a8:	4618      	mov	r0, r3
 80004aa:	2100      	movs	r1, #0
 80004ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004b0:	f1c3 0120 	rsb	r1, r3, #32
 80004b4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004b8:	fa20 f201 	lsr.w	r2, r0, r1
 80004bc:	fa25 f101 	lsr.w	r1, r5, r1
 80004c0:	409d      	lsls	r5, r3
 80004c2:	432a      	orrs	r2, r5
 80004c4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004c8:	fa1f fe8c 	uxth.w	lr, ip
 80004cc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004d0:	fb07 1510 	mls	r5, r7, r0, r1
 80004d4:	0c11      	lsrs	r1, r2, #16
 80004d6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004da:	fb00 f50e 	mul.w	r5, r0, lr
 80004de:	428d      	cmp	r5, r1
 80004e0:	fa04 f403 	lsl.w	r4, r4, r3
 80004e4:	d908      	bls.n	80004f8 <__udivmoddi4+0x258>
 80004e6:	eb1c 0101 	adds.w	r1, ip, r1
 80004ea:	f100 38ff 	add.w	r8, r0, #4294967295
 80004ee:	d22f      	bcs.n	8000550 <__udivmoddi4+0x2b0>
 80004f0:	428d      	cmp	r5, r1
 80004f2:	d92d      	bls.n	8000550 <__udivmoddi4+0x2b0>
 80004f4:	3802      	subs	r0, #2
 80004f6:	4461      	add	r1, ip
 80004f8:	1b49      	subs	r1, r1, r5
 80004fa:	b292      	uxth	r2, r2
 80004fc:	fbb1 f5f7 	udiv	r5, r1, r7
 8000500:	fb07 1115 	mls	r1, r7, r5, r1
 8000504:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000508:	fb05 f10e 	mul.w	r1, r5, lr
 800050c:	4291      	cmp	r1, r2
 800050e:	d908      	bls.n	8000522 <__udivmoddi4+0x282>
 8000510:	eb1c 0202 	adds.w	r2, ip, r2
 8000514:	f105 38ff 	add.w	r8, r5, #4294967295
 8000518:	d216      	bcs.n	8000548 <__udivmoddi4+0x2a8>
 800051a:	4291      	cmp	r1, r2
 800051c:	d914      	bls.n	8000548 <__udivmoddi4+0x2a8>
 800051e:	3d02      	subs	r5, #2
 8000520:	4462      	add	r2, ip
 8000522:	1a52      	subs	r2, r2, r1
 8000524:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000528:	e738      	b.n	800039c <__udivmoddi4+0xfc>
 800052a:	4631      	mov	r1, r6
 800052c:	4630      	mov	r0, r6
 800052e:	e708      	b.n	8000342 <__udivmoddi4+0xa2>
 8000530:	4639      	mov	r1, r7
 8000532:	e6e6      	b.n	8000302 <__udivmoddi4+0x62>
 8000534:	4610      	mov	r0, r2
 8000536:	e6fb      	b.n	8000330 <__udivmoddi4+0x90>
 8000538:	4548      	cmp	r0, r9
 800053a:	d2a9      	bcs.n	8000490 <__udivmoddi4+0x1f0>
 800053c:	ebb9 0802 	subs.w	r8, r9, r2
 8000540:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000544:	3b01      	subs	r3, #1
 8000546:	e7a3      	b.n	8000490 <__udivmoddi4+0x1f0>
 8000548:	4645      	mov	r5, r8
 800054a:	e7ea      	b.n	8000522 <__udivmoddi4+0x282>
 800054c:	462b      	mov	r3, r5
 800054e:	e794      	b.n	800047a <__udivmoddi4+0x1da>
 8000550:	4640      	mov	r0, r8
 8000552:	e7d1      	b.n	80004f8 <__udivmoddi4+0x258>
 8000554:	46d0      	mov	r8, sl
 8000556:	e77b      	b.n	8000450 <__udivmoddi4+0x1b0>
 8000558:	3d02      	subs	r5, #2
 800055a:	4462      	add	r2, ip
 800055c:	e732      	b.n	80003c4 <__udivmoddi4+0x124>
 800055e:	4608      	mov	r0, r1
 8000560:	e70a      	b.n	8000378 <__udivmoddi4+0xd8>
 8000562:	4464      	add	r4, ip
 8000564:	3802      	subs	r0, #2
 8000566:	e742      	b.n	80003ee <__udivmoddi4+0x14e>

08000568 <__aeabi_idiv0>:
 8000568:	4770      	bx	lr
 800056a:	bf00      	nop

0800056c <HAL_TIM_PeriodElapsedCallback>:
		theta5[6] = {' ', ' ', ' ', ' ', ' ', ' '},
		theta6[6] = {' ', ' ', ' ', ' ', ' ', ' '};

//===============FUNCTION INTERRUPT TIMER1 (checked)
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800056c:	b480      	push	{r7}
 800056e:	b083      	sub	sp, #12
 8000570:	af00      	add	r7, sp, #0
 8000572:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM1)
 8000574:	687b      	ldr	r3, [r7, #4]
 8000576:	681b      	ldr	r3, [r3, #0]
 8000578:	4a05      	ldr	r2, [pc, #20]	; (8000590 <HAL_TIM_PeriodElapsedCallback+0x24>)
 800057a:	4293      	cmp	r3, r2
 800057c:	d102      	bne.n	8000584 <HAL_TIM_PeriodElapsedCallback+0x18>
	{
		flag_timer1 = true;
 800057e:	4b05      	ldr	r3, [pc, #20]	; (8000594 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8000580:	2201      	movs	r2, #1
 8000582:	701a      	strb	r2, [r3, #0]
	}
}
 8000584:	bf00      	nop
 8000586:	370c      	adds	r7, #12
 8000588:	46bd      	mov	sp, r7
 800058a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800058e:	4770      	bx	lr
 8000590:	40010000 	.word	0x40010000
 8000594:	200002da 	.word	0x200002da

08000598 <delay_us>:
//===============FUNCTION INTERRUPT TIMER2 (checked)
void delay_us(uint16_t us)
{
 8000598:	b480      	push	{r7}
 800059a:	b083      	sub	sp, #12
 800059c:	af00      	add	r7, sp, #0
 800059e:	4603      	mov	r3, r0
 80005a0:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim2,0);  // set the counter value a 0
 80005a2:	4b09      	ldr	r3, [pc, #36]	; (80005c8 <delay_us+0x30>)
 80005a4:	681b      	ldr	r3, [r3, #0]
 80005a6:	2200      	movs	r2, #0
 80005a8:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER(&htim2) < us);  // wait for the counter to reach the us input in the parameter
 80005aa:	bf00      	nop
 80005ac:	4b06      	ldr	r3, [pc, #24]	; (80005c8 <delay_us+0x30>)
 80005ae:	681b      	ldr	r3, [r3, #0]
 80005b0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80005b2:	88fb      	ldrh	r3, [r7, #6]
 80005b4:	429a      	cmp	r2, r3
 80005b6:	d3f9      	bcc.n	80005ac <delay_us+0x14>
}
 80005b8:	bf00      	nop
 80005ba:	bf00      	nop
 80005bc:	370c      	adds	r7, #12
 80005be:	46bd      	mov	sp, r7
 80005c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c4:	4770      	bx	lr
 80005c6:	bf00      	nop
 80005c8:	200001f4 	.word	0x200001f4

080005cc <HAL_UART_RxCpltCallback>:

//===============FUNCTION INTERRUPT UART (checked)
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80005cc:	b580      	push	{r7, lr}
 80005ce:	b084      	sub	sp, #16
 80005d0:	af00      	add	r7, sp, #0
 80005d2:	6078      	str	r0, [r7, #4]
	HAL_UART_Receive_IT(&huart4, Data_UART_Receive, 43);
 80005d4:	222b      	movs	r2, #43	; 0x2b
 80005d6:	491c      	ldr	r1, [pc, #112]	; (8000648 <HAL_UART_RxCpltCallback+0x7c>)
 80005d8:	481c      	ldr	r0, [pc, #112]	; (800064c <HAL_UART_RxCpltCallback+0x80>)
 80005da:	f003 fb78 	bl	8003cce <HAL_UART_Receive_IT>
	if(Data_UART_Receive[42] == 's')
 80005de:	4b1a      	ldr	r3, [pc, #104]	; (8000648 <HAL_UART_RxCpltCallback+0x7c>)
 80005e0:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 80005e4:	2b73      	cmp	r3, #115	; 0x73
 80005e6:	d10b      	bne.n	8000600 <HAL_UART_RxCpltCallback+0x34>
	{
		HAL_GPIO_TogglePin(cam_GPIO_Port, cam_Pin);
 80005e8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80005ec:	4818      	ldr	r0, [pc, #96]	; (8000650 <HAL_UART_RxCpltCallback+0x84>)
 80005ee:	f002 f8f2 	bl	80027d6 <HAL_GPIO_TogglePin>
		StateUART = DATA_UART_AVAILABLE;
 80005f2:	4b18      	ldr	r3, [pc, #96]	; (8000654 <HAL_UART_RxCpltCallback+0x88>)
 80005f4:	2201      	movs	r2, #1
 80005f6:	701a      	strb	r2, [r3, #0]
		Data_UART_Receive_Lenght = 43;
 80005f8:	4b17      	ldr	r3, [pc, #92]	; (8000658 <HAL_UART_RxCpltCallback+0x8c>)
 80005fa:	222b      	movs	r2, #43	; 0x2b
 80005fc:	701a      	strb	r2, [r3, #0]
	{
		StateUART = DATA_UART_UNAVAILABLE;
		for(int i = 0; i < 43; i++)
			Data_UART_Receive[i] = ' ';
	}
}
 80005fe:	e01e      	b.n	800063e <HAL_UART_RxCpltCallback+0x72>
	else if(Data_UART_Receive[42] == 'r') // Lenh Reset he thong
 8000600:	4b11      	ldr	r3, [pc, #68]	; (8000648 <HAL_UART_RxCpltCallback+0x7c>)
 8000602:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8000606:	2b72      	cmp	r3, #114	; 0x72
 8000608:	d108      	bne.n	800061c <HAL_UART_RxCpltCallback+0x50>
		HAL_GPIO_TogglePin(do_GPIO_Port, do_Pin);
 800060a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800060e:	4810      	ldr	r0, [pc, #64]	; (8000650 <HAL_UART_RxCpltCallback+0x84>)
 8000610:	f002 f8e1 	bl	80027d6 <HAL_GPIO_TogglePin>
		Flag_Reset = true;
 8000614:	4b11      	ldr	r3, [pc, #68]	; (800065c <HAL_UART_RxCpltCallback+0x90>)
 8000616:	2201      	movs	r2, #1
 8000618:	701a      	strb	r2, [r3, #0]
}
 800061a:	e010      	b.n	800063e <HAL_UART_RxCpltCallback+0x72>
		StateUART = DATA_UART_UNAVAILABLE;
 800061c:	4b0d      	ldr	r3, [pc, #52]	; (8000654 <HAL_UART_RxCpltCallback+0x88>)
 800061e:	2200      	movs	r2, #0
 8000620:	701a      	strb	r2, [r3, #0]
		for(int i = 0; i < 43; i++)
 8000622:	2300      	movs	r3, #0
 8000624:	60fb      	str	r3, [r7, #12]
 8000626:	e007      	b.n	8000638 <HAL_UART_RxCpltCallback+0x6c>
			Data_UART_Receive[i] = ' ';
 8000628:	4a07      	ldr	r2, [pc, #28]	; (8000648 <HAL_UART_RxCpltCallback+0x7c>)
 800062a:	68fb      	ldr	r3, [r7, #12]
 800062c:	4413      	add	r3, r2
 800062e:	2220      	movs	r2, #32
 8000630:	701a      	strb	r2, [r3, #0]
		for(int i = 0; i < 43; i++)
 8000632:	68fb      	ldr	r3, [r7, #12]
 8000634:	3301      	adds	r3, #1
 8000636:	60fb      	str	r3, [r7, #12]
 8000638:	68fb      	ldr	r3, [r7, #12]
 800063a:	2b2a      	cmp	r3, #42	; 0x2a
 800063c:	ddf4      	ble.n	8000628 <HAL_UART_RxCpltCallback+0x5c>
}
 800063e:	bf00      	nop
 8000640:	3710      	adds	r7, #16
 8000642:	46bd      	mov	sp, r7
 8000644:	bd80      	pop	{r7, pc}
 8000646:	bf00      	nop
 8000648:	20000280 	.word	0x20000280
 800064c:	2000023c 	.word	0x2000023c
 8000650:	40020c00 	.word	0x40020c00
 8000654:	200002d7 	.word	0x200002d7
 8000658:	200002ab 	.word	0x200002ab
 800065c:	200002d9 	.word	0x200002d9

08000660 <HAL_CAN_RxFifo0MsgPendingCallback>:
//===============FUNCTION INTERRUPT CAN MESSAGE (checked)
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan){
 8000660:	b580      	push	{r7, lr}
 8000662:	b082      	sub	sp, #8
 8000664:	af00      	add	r7, sp, #0
 8000666:	6078      	str	r0, [r7, #4]
	if(HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &RX_CAN_HEADER, Data_CAN_Rx) == HAL_OK)
 8000668:	4b81      	ldr	r3, [pc, #516]	; (8000870 <HAL_CAN_RxFifo0MsgPendingCallback+0x210>)
 800066a:	4a82      	ldr	r2, [pc, #520]	; (8000874 <HAL_CAN_RxFifo0MsgPendingCallback+0x214>)
 800066c:	2100      	movs	r1, #0
 800066e:	4882      	ldr	r0, [pc, #520]	; (8000878 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 8000670:	f001 f9f1 	bl	8001a56 <HAL_CAN_GetRxMessage>
 8000674:	4603      	mov	r3, r0
 8000676:	2b00      	cmp	r3, #0
 8000678:	f040 80f6 	bne.w	8000868 <HAL_CAN_RxFifo0MsgPendingCallback+0x208>
	{
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_15);
 800067c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000680:	487e      	ldr	r0, [pc, #504]	; (800087c <HAL_CAN_RxFifo0MsgPendingCallback+0x21c>)
 8000682:	f002 f8a8 	bl	80027d6 <HAL_GPIO_TogglePin>
		switch(RX_CAN_HEADER.StdId)
 8000686:	4b7b      	ldr	r3, [pc, #492]	; (8000874 <HAL_CAN_RxFifo0MsgPendingCallback+0x214>)
 8000688:	681b      	ldr	r3, [r3, #0]
 800068a:	3b01      	subs	r3, #1
 800068c:	2b1f      	cmp	r3, #31
 800068e:	f200 80eb 	bhi.w	8000868 <HAL_CAN_RxFifo0MsgPendingCallback+0x208>
 8000692:	a201      	add	r2, pc, #4	; (adr r2, 8000698 <HAL_CAN_RxFifo0MsgPendingCallback+0x38>)
 8000694:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000698:	08000719 	.word	0x08000719
 800069c:	08000751 	.word	0x08000751
 80006a0:	08000869 	.word	0x08000869
 80006a4:	08000789 	.word	0x08000789
 80006a8:	08000869 	.word	0x08000869
 80006ac:	08000869 	.word	0x08000869
 80006b0:	08000869 	.word	0x08000869
 80006b4:	080007c1 	.word	0x080007c1
 80006b8:	08000869 	.word	0x08000869
 80006bc:	08000869 	.word	0x08000869
 80006c0:	08000869 	.word	0x08000869
 80006c4:	08000869 	.word	0x08000869
 80006c8:	08000869 	.word	0x08000869
 80006cc:	08000869 	.word	0x08000869
 80006d0:	08000869 	.word	0x08000869
 80006d4:	080007f9 	.word	0x080007f9
 80006d8:	08000869 	.word	0x08000869
 80006dc:	08000869 	.word	0x08000869
 80006e0:	08000869 	.word	0x08000869
 80006e4:	08000869 	.word	0x08000869
 80006e8:	08000869 	.word	0x08000869
 80006ec:	08000869 	.word	0x08000869
 80006f0:	08000869 	.word	0x08000869
 80006f4:	08000869 	.word	0x08000869
 80006f8:	08000869 	.word	0x08000869
 80006fc:	08000869 	.word	0x08000869
 8000700:	08000869 	.word	0x08000869
 8000704:	08000869 	.word	0x08000869
 8000708:	08000869 	.word	0x08000869
 800070c:	08000869 	.word	0x08000869
 8000710:	08000869 	.word	0x08000869
 8000714:	08000831 	.word	0x08000831
		{
		case 0x001:
			motor1.data[0] = Data_CAN_Rx[0];  motor1.data[1] = Data_CAN_Rx[1]; motor1.data[2] = Data_CAN_Rx[2];
 8000718:	4b55      	ldr	r3, [pc, #340]	; (8000870 <HAL_CAN_RxFifo0MsgPendingCallback+0x210>)
 800071a:	781a      	ldrb	r2, [r3, #0]
 800071c:	4b58      	ldr	r3, [pc, #352]	; (8000880 <HAL_CAN_RxFifo0MsgPendingCallback+0x220>)
 800071e:	705a      	strb	r2, [r3, #1]
 8000720:	4b53      	ldr	r3, [pc, #332]	; (8000870 <HAL_CAN_RxFifo0MsgPendingCallback+0x210>)
 8000722:	785a      	ldrb	r2, [r3, #1]
 8000724:	4b56      	ldr	r3, [pc, #344]	; (8000880 <HAL_CAN_RxFifo0MsgPendingCallback+0x220>)
 8000726:	709a      	strb	r2, [r3, #2]
 8000728:	4b51      	ldr	r3, [pc, #324]	; (8000870 <HAL_CAN_RxFifo0MsgPendingCallback+0x210>)
 800072a:	789a      	ldrb	r2, [r3, #2]
 800072c:	4b54      	ldr	r3, [pc, #336]	; (8000880 <HAL_CAN_RxFifo0MsgPendingCallback+0x220>)
 800072e:	70da      	strb	r2, [r3, #3]
			motor1.data[3] = Data_CAN_Rx[3];  motor1.data[4] = Data_CAN_Rx[4]; motor1.data[5] = Data_CAN_Rx[5];
 8000730:	4b4f      	ldr	r3, [pc, #316]	; (8000870 <HAL_CAN_RxFifo0MsgPendingCallback+0x210>)
 8000732:	78da      	ldrb	r2, [r3, #3]
 8000734:	4b52      	ldr	r3, [pc, #328]	; (8000880 <HAL_CAN_RxFifo0MsgPendingCallback+0x220>)
 8000736:	711a      	strb	r2, [r3, #4]
 8000738:	4b4d      	ldr	r3, [pc, #308]	; (8000870 <HAL_CAN_RxFifo0MsgPendingCallback+0x210>)
 800073a:	791a      	ldrb	r2, [r3, #4]
 800073c:	4b50      	ldr	r3, [pc, #320]	; (8000880 <HAL_CAN_RxFifo0MsgPendingCallback+0x220>)
 800073e:	715a      	strb	r2, [r3, #5]
 8000740:	4b4b      	ldr	r3, [pc, #300]	; (8000870 <HAL_CAN_RxFifo0MsgPendingCallback+0x210>)
 8000742:	795a      	ldrb	r2, [r3, #5]
 8000744:	4b4e      	ldr	r3, [pc, #312]	; (8000880 <HAL_CAN_RxFifo0MsgPendingCallback+0x220>)
 8000746:	719a      	strb	r2, [r3, #6]
			motor1.flag_motor = true;
 8000748:	4b4d      	ldr	r3, [pc, #308]	; (8000880 <HAL_CAN_RxFifo0MsgPendingCallback+0x220>)
 800074a:	2201      	movs	r2, #1
 800074c:	721a      	strb	r2, [r3, #8]
			break;
 800074e:	e08b      	b.n	8000868 <HAL_CAN_RxFifo0MsgPendingCallback+0x208>
		case 0x002:
			motor2.data[0] = Data_CAN_Rx[0];  motor2.data[1] = Data_CAN_Rx[1]; motor2.data[2] = Data_CAN_Rx[2];
 8000750:	4b47      	ldr	r3, [pc, #284]	; (8000870 <HAL_CAN_RxFifo0MsgPendingCallback+0x210>)
 8000752:	781a      	ldrb	r2, [r3, #0]
 8000754:	4b4b      	ldr	r3, [pc, #300]	; (8000884 <HAL_CAN_RxFifo0MsgPendingCallback+0x224>)
 8000756:	705a      	strb	r2, [r3, #1]
 8000758:	4b45      	ldr	r3, [pc, #276]	; (8000870 <HAL_CAN_RxFifo0MsgPendingCallback+0x210>)
 800075a:	785a      	ldrb	r2, [r3, #1]
 800075c:	4b49      	ldr	r3, [pc, #292]	; (8000884 <HAL_CAN_RxFifo0MsgPendingCallback+0x224>)
 800075e:	709a      	strb	r2, [r3, #2]
 8000760:	4b43      	ldr	r3, [pc, #268]	; (8000870 <HAL_CAN_RxFifo0MsgPendingCallback+0x210>)
 8000762:	789a      	ldrb	r2, [r3, #2]
 8000764:	4b47      	ldr	r3, [pc, #284]	; (8000884 <HAL_CAN_RxFifo0MsgPendingCallback+0x224>)
 8000766:	70da      	strb	r2, [r3, #3]
			motor2.data[3] = Data_CAN_Rx[3];  motor2.data[4] = Data_CAN_Rx[4]; motor2.data[5] = Data_CAN_Rx[5];
 8000768:	4b41      	ldr	r3, [pc, #260]	; (8000870 <HAL_CAN_RxFifo0MsgPendingCallback+0x210>)
 800076a:	78da      	ldrb	r2, [r3, #3]
 800076c:	4b45      	ldr	r3, [pc, #276]	; (8000884 <HAL_CAN_RxFifo0MsgPendingCallback+0x224>)
 800076e:	711a      	strb	r2, [r3, #4]
 8000770:	4b3f      	ldr	r3, [pc, #252]	; (8000870 <HAL_CAN_RxFifo0MsgPendingCallback+0x210>)
 8000772:	791a      	ldrb	r2, [r3, #4]
 8000774:	4b43      	ldr	r3, [pc, #268]	; (8000884 <HAL_CAN_RxFifo0MsgPendingCallback+0x224>)
 8000776:	715a      	strb	r2, [r3, #5]
 8000778:	4b3d      	ldr	r3, [pc, #244]	; (8000870 <HAL_CAN_RxFifo0MsgPendingCallback+0x210>)
 800077a:	795a      	ldrb	r2, [r3, #5]
 800077c:	4b41      	ldr	r3, [pc, #260]	; (8000884 <HAL_CAN_RxFifo0MsgPendingCallback+0x224>)
 800077e:	719a      	strb	r2, [r3, #6]
			motor2.flag_motor= true;
 8000780:	4b40      	ldr	r3, [pc, #256]	; (8000884 <HAL_CAN_RxFifo0MsgPendingCallback+0x224>)
 8000782:	2201      	movs	r2, #1
 8000784:	721a      	strb	r2, [r3, #8]
			break;
 8000786:	e06f      	b.n	8000868 <HAL_CAN_RxFifo0MsgPendingCallback+0x208>
		case 0x004:
			motor3.data[0] = Data_CAN_Rx[0];  motor3.data[1] = Data_CAN_Rx[1]; motor3.data[2] = Data_CAN_Rx[2];
 8000788:	4b39      	ldr	r3, [pc, #228]	; (8000870 <HAL_CAN_RxFifo0MsgPendingCallback+0x210>)
 800078a:	781a      	ldrb	r2, [r3, #0]
 800078c:	4b3e      	ldr	r3, [pc, #248]	; (8000888 <HAL_CAN_RxFifo0MsgPendingCallback+0x228>)
 800078e:	705a      	strb	r2, [r3, #1]
 8000790:	4b37      	ldr	r3, [pc, #220]	; (8000870 <HAL_CAN_RxFifo0MsgPendingCallback+0x210>)
 8000792:	785a      	ldrb	r2, [r3, #1]
 8000794:	4b3c      	ldr	r3, [pc, #240]	; (8000888 <HAL_CAN_RxFifo0MsgPendingCallback+0x228>)
 8000796:	709a      	strb	r2, [r3, #2]
 8000798:	4b35      	ldr	r3, [pc, #212]	; (8000870 <HAL_CAN_RxFifo0MsgPendingCallback+0x210>)
 800079a:	789a      	ldrb	r2, [r3, #2]
 800079c:	4b3a      	ldr	r3, [pc, #232]	; (8000888 <HAL_CAN_RxFifo0MsgPendingCallback+0x228>)
 800079e:	70da      	strb	r2, [r3, #3]
			motor3.data[3] = Data_CAN_Rx[3];  motor3.data[4] = Data_CAN_Rx[4]; motor3.data[5] = Data_CAN_Rx[5];
 80007a0:	4b33      	ldr	r3, [pc, #204]	; (8000870 <HAL_CAN_RxFifo0MsgPendingCallback+0x210>)
 80007a2:	78da      	ldrb	r2, [r3, #3]
 80007a4:	4b38      	ldr	r3, [pc, #224]	; (8000888 <HAL_CAN_RxFifo0MsgPendingCallback+0x228>)
 80007a6:	711a      	strb	r2, [r3, #4]
 80007a8:	4b31      	ldr	r3, [pc, #196]	; (8000870 <HAL_CAN_RxFifo0MsgPendingCallback+0x210>)
 80007aa:	791a      	ldrb	r2, [r3, #4]
 80007ac:	4b36      	ldr	r3, [pc, #216]	; (8000888 <HAL_CAN_RxFifo0MsgPendingCallback+0x228>)
 80007ae:	715a      	strb	r2, [r3, #5]
 80007b0:	4b2f      	ldr	r3, [pc, #188]	; (8000870 <HAL_CAN_RxFifo0MsgPendingCallback+0x210>)
 80007b2:	795a      	ldrb	r2, [r3, #5]
 80007b4:	4b34      	ldr	r3, [pc, #208]	; (8000888 <HAL_CAN_RxFifo0MsgPendingCallback+0x228>)
 80007b6:	719a      	strb	r2, [r3, #6]
			motor3.flag_motor= true;
 80007b8:	4b33      	ldr	r3, [pc, #204]	; (8000888 <HAL_CAN_RxFifo0MsgPendingCallback+0x228>)
 80007ba:	2201      	movs	r2, #1
 80007bc:	721a      	strb	r2, [r3, #8]
			break;
 80007be:	e053      	b.n	8000868 <HAL_CAN_RxFifo0MsgPendingCallback+0x208>
		case 0x008:
			motor4.data[0] = Data_CAN_Rx[0];  motor4.data[1] = Data_CAN_Rx[1]; motor4.data[2] = Data_CAN_Rx[2];
 80007c0:	4b2b      	ldr	r3, [pc, #172]	; (8000870 <HAL_CAN_RxFifo0MsgPendingCallback+0x210>)
 80007c2:	781a      	ldrb	r2, [r3, #0]
 80007c4:	4b31      	ldr	r3, [pc, #196]	; (800088c <HAL_CAN_RxFifo0MsgPendingCallback+0x22c>)
 80007c6:	705a      	strb	r2, [r3, #1]
 80007c8:	4b29      	ldr	r3, [pc, #164]	; (8000870 <HAL_CAN_RxFifo0MsgPendingCallback+0x210>)
 80007ca:	785a      	ldrb	r2, [r3, #1]
 80007cc:	4b2f      	ldr	r3, [pc, #188]	; (800088c <HAL_CAN_RxFifo0MsgPendingCallback+0x22c>)
 80007ce:	709a      	strb	r2, [r3, #2]
 80007d0:	4b27      	ldr	r3, [pc, #156]	; (8000870 <HAL_CAN_RxFifo0MsgPendingCallback+0x210>)
 80007d2:	789a      	ldrb	r2, [r3, #2]
 80007d4:	4b2d      	ldr	r3, [pc, #180]	; (800088c <HAL_CAN_RxFifo0MsgPendingCallback+0x22c>)
 80007d6:	70da      	strb	r2, [r3, #3]
			motor4.data[3] = Data_CAN_Rx[3];  motor4.data[4] = Data_CAN_Rx[4]; motor4.data[5] = Data_CAN_Rx[5];
 80007d8:	4b25      	ldr	r3, [pc, #148]	; (8000870 <HAL_CAN_RxFifo0MsgPendingCallback+0x210>)
 80007da:	78da      	ldrb	r2, [r3, #3]
 80007dc:	4b2b      	ldr	r3, [pc, #172]	; (800088c <HAL_CAN_RxFifo0MsgPendingCallback+0x22c>)
 80007de:	711a      	strb	r2, [r3, #4]
 80007e0:	4b23      	ldr	r3, [pc, #140]	; (8000870 <HAL_CAN_RxFifo0MsgPendingCallback+0x210>)
 80007e2:	791a      	ldrb	r2, [r3, #4]
 80007e4:	4b29      	ldr	r3, [pc, #164]	; (800088c <HAL_CAN_RxFifo0MsgPendingCallback+0x22c>)
 80007e6:	715a      	strb	r2, [r3, #5]
 80007e8:	4b21      	ldr	r3, [pc, #132]	; (8000870 <HAL_CAN_RxFifo0MsgPendingCallback+0x210>)
 80007ea:	795a      	ldrb	r2, [r3, #5]
 80007ec:	4b27      	ldr	r3, [pc, #156]	; (800088c <HAL_CAN_RxFifo0MsgPendingCallback+0x22c>)
 80007ee:	719a      	strb	r2, [r3, #6]
			motor4.flag_motor = true;
 80007f0:	4b26      	ldr	r3, [pc, #152]	; (800088c <HAL_CAN_RxFifo0MsgPendingCallback+0x22c>)
 80007f2:	2201      	movs	r2, #1
 80007f4:	721a      	strb	r2, [r3, #8]
			break;
 80007f6:	e037      	b.n	8000868 <HAL_CAN_RxFifo0MsgPendingCallback+0x208>
		case 0x010:
			motor5.data[0] = Data_CAN_Rx[0];  motor5.data[1] = Data_CAN_Rx[1]; motor5.data[2] = Data_CAN_Rx[2];
 80007f8:	4b1d      	ldr	r3, [pc, #116]	; (8000870 <HAL_CAN_RxFifo0MsgPendingCallback+0x210>)
 80007fa:	781a      	ldrb	r2, [r3, #0]
 80007fc:	4b24      	ldr	r3, [pc, #144]	; (8000890 <HAL_CAN_RxFifo0MsgPendingCallback+0x230>)
 80007fe:	705a      	strb	r2, [r3, #1]
 8000800:	4b1b      	ldr	r3, [pc, #108]	; (8000870 <HAL_CAN_RxFifo0MsgPendingCallback+0x210>)
 8000802:	785a      	ldrb	r2, [r3, #1]
 8000804:	4b22      	ldr	r3, [pc, #136]	; (8000890 <HAL_CAN_RxFifo0MsgPendingCallback+0x230>)
 8000806:	709a      	strb	r2, [r3, #2]
 8000808:	4b19      	ldr	r3, [pc, #100]	; (8000870 <HAL_CAN_RxFifo0MsgPendingCallback+0x210>)
 800080a:	789a      	ldrb	r2, [r3, #2]
 800080c:	4b20      	ldr	r3, [pc, #128]	; (8000890 <HAL_CAN_RxFifo0MsgPendingCallback+0x230>)
 800080e:	70da      	strb	r2, [r3, #3]
			motor5.data[3] = Data_CAN_Rx[3];  motor5.data[4] = Data_CAN_Rx[4]; motor5.data[5] = Data_CAN_Rx[5];
 8000810:	4b17      	ldr	r3, [pc, #92]	; (8000870 <HAL_CAN_RxFifo0MsgPendingCallback+0x210>)
 8000812:	78da      	ldrb	r2, [r3, #3]
 8000814:	4b1e      	ldr	r3, [pc, #120]	; (8000890 <HAL_CAN_RxFifo0MsgPendingCallback+0x230>)
 8000816:	711a      	strb	r2, [r3, #4]
 8000818:	4b15      	ldr	r3, [pc, #84]	; (8000870 <HAL_CAN_RxFifo0MsgPendingCallback+0x210>)
 800081a:	791a      	ldrb	r2, [r3, #4]
 800081c:	4b1c      	ldr	r3, [pc, #112]	; (8000890 <HAL_CAN_RxFifo0MsgPendingCallback+0x230>)
 800081e:	715a      	strb	r2, [r3, #5]
 8000820:	4b13      	ldr	r3, [pc, #76]	; (8000870 <HAL_CAN_RxFifo0MsgPendingCallback+0x210>)
 8000822:	795a      	ldrb	r2, [r3, #5]
 8000824:	4b1a      	ldr	r3, [pc, #104]	; (8000890 <HAL_CAN_RxFifo0MsgPendingCallback+0x230>)
 8000826:	719a      	strb	r2, [r3, #6]
			motor5.flag_motor= true;
 8000828:	4b19      	ldr	r3, [pc, #100]	; (8000890 <HAL_CAN_RxFifo0MsgPendingCallback+0x230>)
 800082a:	2201      	movs	r2, #1
 800082c:	721a      	strb	r2, [r3, #8]
			break;
 800082e:	e01b      	b.n	8000868 <HAL_CAN_RxFifo0MsgPendingCallback+0x208>
		case 0x020:
			motor6.data[0] = Data_CAN_Rx[0];  motor6.data[1] = Data_CAN_Rx[1]; motor6.data[2] = Data_CAN_Rx[2];
 8000830:	4b0f      	ldr	r3, [pc, #60]	; (8000870 <HAL_CAN_RxFifo0MsgPendingCallback+0x210>)
 8000832:	781a      	ldrb	r2, [r3, #0]
 8000834:	4b17      	ldr	r3, [pc, #92]	; (8000894 <HAL_CAN_RxFifo0MsgPendingCallback+0x234>)
 8000836:	705a      	strb	r2, [r3, #1]
 8000838:	4b0d      	ldr	r3, [pc, #52]	; (8000870 <HAL_CAN_RxFifo0MsgPendingCallback+0x210>)
 800083a:	785a      	ldrb	r2, [r3, #1]
 800083c:	4b15      	ldr	r3, [pc, #84]	; (8000894 <HAL_CAN_RxFifo0MsgPendingCallback+0x234>)
 800083e:	709a      	strb	r2, [r3, #2]
 8000840:	4b0b      	ldr	r3, [pc, #44]	; (8000870 <HAL_CAN_RxFifo0MsgPendingCallback+0x210>)
 8000842:	789a      	ldrb	r2, [r3, #2]
 8000844:	4b13      	ldr	r3, [pc, #76]	; (8000894 <HAL_CAN_RxFifo0MsgPendingCallback+0x234>)
 8000846:	70da      	strb	r2, [r3, #3]
			motor6.data[3] = Data_CAN_Rx[3];  motor6.data[4] = Data_CAN_Rx[4]; motor6.data[5] = Data_CAN_Rx[5];
 8000848:	4b09      	ldr	r3, [pc, #36]	; (8000870 <HAL_CAN_RxFifo0MsgPendingCallback+0x210>)
 800084a:	78da      	ldrb	r2, [r3, #3]
 800084c:	4b11      	ldr	r3, [pc, #68]	; (8000894 <HAL_CAN_RxFifo0MsgPendingCallback+0x234>)
 800084e:	711a      	strb	r2, [r3, #4]
 8000850:	4b07      	ldr	r3, [pc, #28]	; (8000870 <HAL_CAN_RxFifo0MsgPendingCallback+0x210>)
 8000852:	791a      	ldrb	r2, [r3, #4]
 8000854:	4b0f      	ldr	r3, [pc, #60]	; (8000894 <HAL_CAN_RxFifo0MsgPendingCallback+0x234>)
 8000856:	715a      	strb	r2, [r3, #5]
 8000858:	4b05      	ldr	r3, [pc, #20]	; (8000870 <HAL_CAN_RxFifo0MsgPendingCallback+0x210>)
 800085a:	795a      	ldrb	r2, [r3, #5]
 800085c:	4b0d      	ldr	r3, [pc, #52]	; (8000894 <HAL_CAN_RxFifo0MsgPendingCallback+0x234>)
 800085e:	719a      	strb	r2, [r3, #6]
			motor6.flag_motor = true;
 8000860:	4b0c      	ldr	r3, [pc, #48]	; (8000894 <HAL_CAN_RxFifo0MsgPendingCallback+0x234>)
 8000862:	2201      	movs	r2, #1
 8000864:	721a      	strb	r2, [r3, #8]
			break;
 8000866:	bf00      	nop
		}
	}
}
 8000868:	bf00      	nop
 800086a:	3708      	adds	r7, #8
 800086c:	46bd      	mov	sp, r7
 800086e:	bd80      	pop	{r7, pc}
 8000870:	20000134 	.word	0x20000134
 8000874:	200000ec 	.word	0x200000ec
 8000878:	20000184 	.word	0x20000184
 800087c:	40020c00 	.word	0x40020c00
 8000880:	2000013c 	.word	0x2000013c
 8000884:	20000148 	.word	0x20000148
 8000888:	20000154 	.word	0x20000154
 800088c:	20000160 	.word	0x20000160
 8000890:	2000016c 	.word	0x2000016c
 8000894:	20000178 	.word	0x20000178

08000898 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8000898:	b580      	push	{r7, lr}
 800089a:	b08a      	sub	sp, #40	; 0x28
 800089c:	af04      	add	r7, sp, #16
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800089e:	f000 fd6d 	bl	800137c <HAL_Init>

	/* USER CODE BEGIN Init */
	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80008a2:	f000 f98b 	bl	8000bbc <SystemClock_Config>

	/* USER CODE BEGIN SysInit */
	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80008a6:	f000 fb25 	bl	8000ef4 <MX_GPIO_Init>
	MX_CAN1_Init();
 80008aa:	f000 f9f1 	bl	8000c90 <MX_CAN1_Init>
	MX_TIM1_Init();
 80008ae:	f000 fa5b 	bl	8000d68 <MX_TIM1_Init>
	MX_TIM2_Init();
 80008b2:	f000 faa9 	bl	8000e08 <MX_TIM2_Init>
	MX_UART4_Init();
 80008b6:	f000 faf3 	bl	8000ea0 <MX_UART4_Init>
	/* USER CODE BEGIN 2 */

	//========================UART RECEIVE IT
	HAL_UART_Init(&huart4);
 80008ba:	489e      	ldr	r0, [pc, #632]	; (8000b34 <main+0x29c>)
 80008bc:	f003 f928 	bl	8003b10 <HAL_UART_Init>
	HAL_UART_Receive_IT(&huart4, Data_UART_Receive, 43);
 80008c0:	222b      	movs	r2, #43	; 0x2b
 80008c2:	499d      	ldr	r1, [pc, #628]	; (8000b38 <main+0x2a0>)
 80008c4:	489b      	ldr	r0, [pc, #620]	; (8000b34 <main+0x29c>)
 80008c6:	f003 fa02 	bl	8003cce <HAL_UART_Receive_IT>

	//========================CAN BUS CONFIG
	/*----------------- CAN START TX AND RX ----------*/
	HAL_CAN_Start(&hcan1);
 80008ca:	489c      	ldr	r0, [pc, #624]	; (8000b3c <main+0x2a4>)
 80008cc:	f000 ffa4 	bl	8001818 <HAL_CAN_Start>
	HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING); // Enable interrupts
 80008d0:	2102      	movs	r1, #2
 80008d2:	489a      	ldr	r0, [pc, #616]	; (8000b3c <main+0x2a4>)
 80008d4:	f001 f9d1 	bl	8001c7a <HAL_CAN_ActivateNotification>
	/*----------------- ENABLE TIMER 1----------*/
	HAL_TIM_Base_Start_IT(&htim1);
 80008d8:	4899      	ldr	r0, [pc, #612]	; (8000b40 <main+0x2a8>)
 80008da:	f002 fce7 	bl	80032ac <HAL_TIM_Base_Start_IT>
	/*----------------- ENABLE TIMER 2----------*/
	HAL_TIM_Base_Start(&htim2);
 80008de:	4899      	ldr	r0, [pc, #612]	; (8000b44 <main+0x2ac>)
 80008e0:	f002 fc7c 	bl	80031dc <HAL_TIM_Base_Start>
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */

	motor1.flag_motor = false;motor1.name = 'a';
 80008e4:	4b98      	ldr	r3, [pc, #608]	; (8000b48 <main+0x2b0>)
 80008e6:	2200      	movs	r2, #0
 80008e8:	721a      	strb	r2, [r3, #8]
 80008ea:	4b97      	ldr	r3, [pc, #604]	; (8000b48 <main+0x2b0>)
 80008ec:	2261      	movs	r2, #97	; 0x61
 80008ee:	701a      	strb	r2, [r3, #0]
	motor2.flag_motor = false;motor2.name = 'b';
 80008f0:	4b96      	ldr	r3, [pc, #600]	; (8000b4c <main+0x2b4>)
 80008f2:	2200      	movs	r2, #0
 80008f4:	721a      	strb	r2, [r3, #8]
 80008f6:	4b95      	ldr	r3, [pc, #596]	; (8000b4c <main+0x2b4>)
 80008f8:	2262      	movs	r2, #98	; 0x62
 80008fa:	701a      	strb	r2, [r3, #0]
	motor3.flag_motor = false;motor3.name = 'c';
 80008fc:	4b94      	ldr	r3, [pc, #592]	; (8000b50 <main+0x2b8>)
 80008fe:	2200      	movs	r2, #0
 8000900:	721a      	strb	r2, [r3, #8]
 8000902:	4b93      	ldr	r3, [pc, #588]	; (8000b50 <main+0x2b8>)
 8000904:	2263      	movs	r2, #99	; 0x63
 8000906:	701a      	strb	r2, [r3, #0]
	motor4.flag_motor = false;motor4.name = 'd';
 8000908:	4b92      	ldr	r3, [pc, #584]	; (8000b54 <main+0x2bc>)
 800090a:	2200      	movs	r2, #0
 800090c:	721a      	strb	r2, [r3, #8]
 800090e:	4b91      	ldr	r3, [pc, #580]	; (8000b54 <main+0x2bc>)
 8000910:	2264      	movs	r2, #100	; 0x64
 8000912:	701a      	strb	r2, [r3, #0]
	motor5.flag_motor = false;motor5.name = 'e';
 8000914:	4b90      	ldr	r3, [pc, #576]	; (8000b58 <main+0x2c0>)
 8000916:	2200      	movs	r2, #0
 8000918:	721a      	strb	r2, [r3, #8]
 800091a:	4b8f      	ldr	r3, [pc, #572]	; (8000b58 <main+0x2c0>)
 800091c:	2265      	movs	r2, #101	; 0x65
 800091e:	701a      	strb	r2, [r3, #0]
	motor6.flag_motor = false;motor6.name = 'f';
 8000920:	4b8e      	ldr	r3, [pc, #568]	; (8000b5c <main+0x2c4>)
 8000922:	2200      	movs	r2, #0
 8000924:	721a      	strb	r2, [r3, #8]
 8000926:	4b8d      	ldr	r3, [pc, #564]	; (8000b5c <main+0x2c4>)
 8000928:	2266      	movs	r2, #102	; 0x66
 800092a:	701a      	strb	r2, [r3, #0]
	while(1)
	{
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
		if(flag_timer1 == true)
 800092c:	4b8c      	ldr	r3, [pc, #560]	; (8000b60 <main+0x2c8>)
 800092e:	781b      	ldrb	r3, [r3, #0]
 8000930:	2b00      	cmp	r3, #0
 8000932:	f000 80bc 	beq.w	8000aae <main+0x216>
		{
			uint8_t length = 0;
 8000936:	2300      	movs	r3, #0
 8000938:	75fb      	strb	r3, [r7, #23]
			flag_timer1 = false;
 800093a:	4b89      	ldr	r3, [pc, #548]	; (8000b60 <main+0x2c8>)
 800093c:	2200      	movs	r2, #0
 800093e:	701a      	strb	r2, [r3, #0]
			if(StateUART == DATA_UART_AVAILABLE)
 8000940:	4b88      	ldr	r3, [pc, #544]	; (8000b64 <main+0x2cc>)
 8000942:	781b      	ldrb	r3, [r3, #0]
 8000944:	2b00      	cmp	r3, #0
 8000946:	d01e      	beq.n	8000986 <main+0xee>
			{
				length = Data_UART_Receive_Lenght;
 8000948:	4b87      	ldr	r3, [pc, #540]	; (8000b68 <main+0x2d0>)
 800094a:	781b      	ldrb	r3, [r3, #0]
 800094c:	75fb      	strb	r3, [r7, #23]
				Data_UART_Receive_Lenght = 0; // Not Reset - > failed
 800094e:	4b86      	ldr	r3, [pc, #536]	; (8000b68 <main+0x2d0>)
 8000950:	2200      	movs	r2, #0
 8000952:	701a      	strb	r2, [r3, #0]
				for(int i = 0; i <= length; i++)
 8000954:	2300      	movs	r3, #0
 8000956:	613b      	str	r3, [r7, #16]
 8000958:	e00b      	b.n	8000972 <main+0xda>
				{
					Data_UART_Saved[i] = Data_UART_Receive[i];
 800095a:	4a77      	ldr	r2, [pc, #476]	; (8000b38 <main+0x2a0>)
 800095c:	693b      	ldr	r3, [r7, #16]
 800095e:	4413      	add	r3, r2
 8000960:	7819      	ldrb	r1, [r3, #0]
 8000962:	4a82      	ldr	r2, [pc, #520]	; (8000b6c <main+0x2d4>)
 8000964:	693b      	ldr	r3, [r7, #16]
 8000966:	4413      	add	r3, r2
 8000968:	460a      	mov	r2, r1
 800096a:	701a      	strb	r2, [r3, #0]
				for(int i = 0; i <= length; i++)
 800096c:	693b      	ldr	r3, [r7, #16]
 800096e:	3301      	adds	r3, #1
 8000970:	613b      	str	r3, [r7, #16]
 8000972:	7dfb      	ldrb	r3, [r7, #23]
 8000974:	693a      	ldr	r2, [r7, #16]
 8000976:	429a      	cmp	r2, r3
 8000978:	ddef      	ble.n	800095a <main+0xc2>
				}
				StateUART = DATA_UART_UNAVAILABLE;
 800097a:	4b7a      	ldr	r3, [pc, #488]	; (8000b64 <main+0x2cc>)
 800097c:	2200      	movs	r2, #0
 800097e:	701a      	strb	r2, [r3, #0]
				Check_OKE = true;
 8000980:	4b7b      	ldr	r3, [pc, #492]	; (8000b70 <main+0x2d8>)
 8000982:	2201      	movs	r2, #1
 8000984:	701a      	strb	r2, [r3, #0]
				// this function return length
			}
			if(Check_OKE == true && Flag_Reset == false)
 8000986:	4b7a      	ldr	r3, [pc, #488]	; (8000b70 <main+0x2d8>)
 8000988:	781b      	ldrb	r3, [r3, #0]
 800098a:	2b00      	cmp	r3, #0
 800098c:	d078      	beq.n	8000a80 <main+0x1e8>
 800098e:	4b79      	ldr	r3, [pc, #484]	; (8000b74 <main+0x2dc>)
 8000990:	781b      	ldrb	r3, [r3, #0]
 8000992:	f083 0301 	eor.w	r3, r3, #1
 8000996:	b2db      	uxtb	r3, r3
 8000998:	2b00      	cmp	r3, #0
 800099a:	d071      	beq.n	8000a80 <main+0x1e8>
			{
				Check_OKE = false;
 800099c:	4b74      	ldr	r3, [pc, #464]	; (8000b70 <main+0x2d8>)
 800099e:	2200      	movs	r2, #0
 80009a0:	701a      	strb	r2, [r3, #0]

				// Function handles (checked)
				Split_String_UART(Data_UART_Saved, length, theta1, theta2, theta3, theta4, theta5, theta6);
 80009a2:	7df9      	ldrb	r1, [r7, #23]
 80009a4:	4b74      	ldr	r3, [pc, #464]	; (8000b78 <main+0x2e0>)
 80009a6:	9303      	str	r3, [sp, #12]
 80009a8:	4b74      	ldr	r3, [pc, #464]	; (8000b7c <main+0x2e4>)
 80009aa:	9302      	str	r3, [sp, #8]
 80009ac:	4b74      	ldr	r3, [pc, #464]	; (8000b80 <main+0x2e8>)
 80009ae:	9301      	str	r3, [sp, #4]
 80009b0:	4b74      	ldr	r3, [pc, #464]	; (8000b84 <main+0x2ec>)
 80009b2:	9300      	str	r3, [sp, #0]
 80009b4:	4b74      	ldr	r3, [pc, #464]	; (8000b88 <main+0x2f0>)
 80009b6:	4a75      	ldr	r2, [pc, #468]	; (8000b8c <main+0x2f4>)
 80009b8:	486c      	ldr	r0, [pc, #432]	; (8000b6c <main+0x2d4>)
 80009ba:	f004 f921 	bl	8004c00 <Split_String_UART>

				// Send 6 massage CAN (checked)
				TX_CAN_HEADER.StdId = 0x001; // Node 1
 80009be:	4b74      	ldr	r3, [pc, #464]	; (8000b90 <main+0x2f8>)
 80009c0:	2201      	movs	r2, #1
 80009c2:	601a      	str	r2, [r3, #0]
				HAL_CAN_AddTxMessage(&hcan1, &TX_CAN_HEADER, theta1, &TxMailBox);
 80009c4:	4b73      	ldr	r3, [pc, #460]	; (8000b94 <main+0x2fc>)
 80009c6:	4a71      	ldr	r2, [pc, #452]	; (8000b8c <main+0x2f4>)
 80009c8:	4971      	ldr	r1, [pc, #452]	; (8000b90 <main+0x2f8>)
 80009ca:	485c      	ldr	r0, [pc, #368]	; (8000b3c <main+0x2a4>)
 80009cc:	f000 ff68 	bl	80018a0 <HAL_CAN_AddTxMessage>
				delay_us(300);
 80009d0:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80009d4:	f7ff fde0 	bl	8000598 <delay_us>

				TX_CAN_HEADER.StdId = 0x002;// Node 2
 80009d8:	4b6d      	ldr	r3, [pc, #436]	; (8000b90 <main+0x2f8>)
 80009da:	2202      	movs	r2, #2
 80009dc:	601a      	str	r2, [r3, #0]
				HAL_CAN_AddTxMessage(&hcan1, &TX_CAN_HEADER, theta2, &TxMailBox);
 80009de:	4b6d      	ldr	r3, [pc, #436]	; (8000b94 <main+0x2fc>)
 80009e0:	4a69      	ldr	r2, [pc, #420]	; (8000b88 <main+0x2f0>)
 80009e2:	496b      	ldr	r1, [pc, #428]	; (8000b90 <main+0x2f8>)
 80009e4:	4855      	ldr	r0, [pc, #340]	; (8000b3c <main+0x2a4>)
 80009e6:	f000 ff5b 	bl	80018a0 <HAL_CAN_AddTxMessage>
				delay_us(300);
 80009ea:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80009ee:	f7ff fdd3 	bl	8000598 <delay_us>

				TX_CAN_HEADER.StdId = 0x004;// Node 3
 80009f2:	4b67      	ldr	r3, [pc, #412]	; (8000b90 <main+0x2f8>)
 80009f4:	2204      	movs	r2, #4
 80009f6:	601a      	str	r2, [r3, #0]
				HAL_CAN_AddTxMessage(&hcan1, &TX_CAN_HEADER, theta3, &TxMailBox);
 80009f8:	4b66      	ldr	r3, [pc, #408]	; (8000b94 <main+0x2fc>)
 80009fa:	4a62      	ldr	r2, [pc, #392]	; (8000b84 <main+0x2ec>)
 80009fc:	4964      	ldr	r1, [pc, #400]	; (8000b90 <main+0x2f8>)
 80009fe:	484f      	ldr	r0, [pc, #316]	; (8000b3c <main+0x2a4>)
 8000a00:	f000 ff4e 	bl	80018a0 <HAL_CAN_AddTxMessage>
				delay_us(300);
 8000a04:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000a08:	f7ff fdc6 	bl	8000598 <delay_us>

				TX_CAN_HEADER.StdId = 0x008;// Node 4
 8000a0c:	4b60      	ldr	r3, [pc, #384]	; (8000b90 <main+0x2f8>)
 8000a0e:	2208      	movs	r2, #8
 8000a10:	601a      	str	r2, [r3, #0]
				HAL_CAN_AddTxMessage(&hcan1, &TX_CAN_HEADER, theta4, &TxMailBox);
 8000a12:	4b60      	ldr	r3, [pc, #384]	; (8000b94 <main+0x2fc>)
 8000a14:	4a5a      	ldr	r2, [pc, #360]	; (8000b80 <main+0x2e8>)
 8000a16:	495e      	ldr	r1, [pc, #376]	; (8000b90 <main+0x2f8>)
 8000a18:	4848      	ldr	r0, [pc, #288]	; (8000b3c <main+0x2a4>)
 8000a1a:	f000 ff41 	bl	80018a0 <HAL_CAN_AddTxMessage>
				delay_us(300);
 8000a1e:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000a22:	f7ff fdb9 	bl	8000598 <delay_us>

				TX_CAN_HEADER.StdId = 0x010;// Node 5
 8000a26:	4b5a      	ldr	r3, [pc, #360]	; (8000b90 <main+0x2f8>)
 8000a28:	2210      	movs	r2, #16
 8000a2a:	601a      	str	r2, [r3, #0]
				HAL_CAN_AddTxMessage(&hcan1, &TX_CAN_HEADER, theta5, &TxMailBox);
 8000a2c:	4b59      	ldr	r3, [pc, #356]	; (8000b94 <main+0x2fc>)
 8000a2e:	4a53      	ldr	r2, [pc, #332]	; (8000b7c <main+0x2e4>)
 8000a30:	4957      	ldr	r1, [pc, #348]	; (8000b90 <main+0x2f8>)
 8000a32:	4842      	ldr	r0, [pc, #264]	; (8000b3c <main+0x2a4>)
 8000a34:	f000 ff34 	bl	80018a0 <HAL_CAN_AddTxMessage>
				delay_us(300);
 8000a38:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000a3c:	f7ff fdac 	bl	8000598 <delay_us>

				TX_CAN_HEADER.StdId = 0x020;// Node 6
 8000a40:	4b53      	ldr	r3, [pc, #332]	; (8000b90 <main+0x2f8>)
 8000a42:	2220      	movs	r2, #32
 8000a44:	601a      	str	r2, [r3, #0]
				HAL_CAN_AddTxMessage(&hcan1, &TX_CAN_HEADER, theta6, &TxMailBox);
 8000a46:	4b53      	ldr	r3, [pc, #332]	; (8000b94 <main+0x2fc>)
 8000a48:	4a4b      	ldr	r2, [pc, #300]	; (8000b78 <main+0x2e0>)
 8000a4a:	4951      	ldr	r1, [pc, #324]	; (8000b90 <main+0x2f8>)
 8000a4c:	483b      	ldr	r0, [pc, #236]	; (8000b3c <main+0x2a4>)
 8000a4e:	f000 ff27 	bl	80018a0 <HAL_CAN_AddTxMessage>
				delay_us(300);
 8000a52:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000a56:	f7ff fd9f 	bl	8000598 <delay_us>

				//=======================SET RUN SYNCHRONOUS

				TX_CAN_HEADER.StdId = 0x000;
 8000a5a:	4b4d      	ldr	r3, [pc, #308]	; (8000b90 <main+0x2f8>)
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	601a      	str	r2, [r3, #0]
				uint8_t Start_6_motor[6] = {'s', ' ', ' ', ' ', ' ', ' '};
 8000a60:	4a4d      	ldr	r2, [pc, #308]	; (8000b98 <main+0x300>)
 8000a62:	f107 0308 	add.w	r3, r7, #8
 8000a66:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000a6a:	6018      	str	r0, [r3, #0]
 8000a6c:	3304      	adds	r3, #4
 8000a6e:	8019      	strh	r1, [r3, #0]
				HAL_CAN_AddTxMessage(&hcan1, &TX_CAN_HEADER, Start_6_motor, &TxMailBox);
 8000a70:	f107 0208 	add.w	r2, r7, #8
 8000a74:	4b47      	ldr	r3, [pc, #284]	; (8000b94 <main+0x2fc>)
 8000a76:	4946      	ldr	r1, [pc, #280]	; (8000b90 <main+0x2f8>)
 8000a78:	4830      	ldr	r0, [pc, #192]	; (8000b3c <main+0x2a4>)
 8000a7a:	f000 ff11 	bl	80018a0 <HAL_CAN_AddTxMessage>
			{
 8000a7e:	e016      	b.n	8000aae <main+0x216>
			}
			else if (Flag_Reset == true) //(checked)
 8000a80:	4b3c      	ldr	r3, [pc, #240]	; (8000b74 <main+0x2dc>)
 8000a82:	781b      	ldrb	r3, [r3, #0]
 8000a84:	2b00      	cmp	r3, #0
 8000a86:	d012      	beq.n	8000aae <main+0x216>
			{
				Flag_Reset = false;
 8000a88:	4b3a      	ldr	r3, [pc, #232]	; (8000b74 <main+0x2dc>)
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	701a      	strb	r2, [r3, #0]
				//----------------------------- Message reset----------------------
				TX_CAN_HEADER.StdId = 0x000;
 8000a8e:	4b40      	ldr	r3, [pc, #256]	; (8000b90 <main+0x2f8>)
 8000a90:	2200      	movs	r2, #0
 8000a92:	601a      	str	r2, [r3, #0]
				uint8_t Start_6_motor[6] = {'r', ' ', ' ', ' ', ' ', ' '};
 8000a94:	4a41      	ldr	r2, [pc, #260]	; (8000b9c <main+0x304>)
 8000a96:	463b      	mov	r3, r7
 8000a98:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000a9c:	6018      	str	r0, [r3, #0]
 8000a9e:	3304      	adds	r3, #4
 8000aa0:	8019      	strh	r1, [r3, #0]
				HAL_CAN_AddTxMessage(&hcan1, &TX_CAN_HEADER, Start_6_motor, &TxMailBox);
 8000aa2:	463a      	mov	r2, r7
 8000aa4:	4b3b      	ldr	r3, [pc, #236]	; (8000b94 <main+0x2fc>)
 8000aa6:	493a      	ldr	r1, [pc, #232]	; (8000b90 <main+0x2f8>)
 8000aa8:	4824      	ldr	r0, [pc, #144]	; (8000b3c <main+0x2a4>)
 8000aaa:	f000 fef9 	bl	80018a0 <HAL_CAN_AddTxMessage>
			}
		}

		if(motor1.flag_motor == true && motor2.flag_motor == true && motor3.flag_motor == true && motor4.flag_motor == true && motor5.flag_motor == true && motor6.flag_motor == true)
 8000aae:	4b26      	ldr	r3, [pc, #152]	; (8000b48 <main+0x2b0>)
 8000ab0:	7a1b      	ldrb	r3, [r3, #8]
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	f43f af3a 	beq.w	800092c <main+0x94>
 8000ab8:	4b24      	ldr	r3, [pc, #144]	; (8000b4c <main+0x2b4>)
 8000aba:	7a1b      	ldrb	r3, [r3, #8]
 8000abc:	2b00      	cmp	r3, #0
 8000abe:	f43f af35 	beq.w	800092c <main+0x94>
 8000ac2:	4b23      	ldr	r3, [pc, #140]	; (8000b50 <main+0x2b8>)
 8000ac4:	7a1b      	ldrb	r3, [r3, #8]
 8000ac6:	2b00      	cmp	r3, #0
 8000ac8:	f43f af30 	beq.w	800092c <main+0x94>
 8000acc:	4b21      	ldr	r3, [pc, #132]	; (8000b54 <main+0x2bc>)
 8000ace:	7a1b      	ldrb	r3, [r3, #8]
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	f43f af2b 	beq.w	800092c <main+0x94>
 8000ad6:	4b20      	ldr	r3, [pc, #128]	; (8000b58 <main+0x2c0>)
 8000ad8:	7a1b      	ldrb	r3, [r3, #8]
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	f43f af26 	beq.w	800092c <main+0x94>
 8000ae0:	4b1e      	ldr	r3, [pc, #120]	; (8000b5c <main+0x2c4>)
 8000ae2:	7a1b      	ldrb	r3, [r3, #8]
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	f43f af21 	beq.w	800092c <main+0x94>
		{
			motor1.flag_motor = false;
 8000aea:	4b17      	ldr	r3, [pc, #92]	; (8000b48 <main+0x2b0>)
 8000aec:	2200      	movs	r2, #0
 8000aee:	721a      	strb	r2, [r3, #8]
			motor2.flag_motor = false;
 8000af0:	4b16      	ldr	r3, [pc, #88]	; (8000b4c <main+0x2b4>)
 8000af2:	2200      	movs	r2, #0
 8000af4:	721a      	strb	r2, [r3, #8]
			motor3.flag_motor = false;
 8000af6:	4b16      	ldr	r3, [pc, #88]	; (8000b50 <main+0x2b8>)
 8000af8:	2200      	movs	r2, #0
 8000afa:	721a      	strb	r2, [r3, #8]
			motor4.flag_motor = false;
 8000afc:	4b15      	ldr	r3, [pc, #84]	; (8000b54 <main+0x2bc>)
 8000afe:	2200      	movs	r2, #0
 8000b00:	721a      	strb	r2, [r3, #8]
			motor5.flag_motor = false;
 8000b02:	4b15      	ldr	r3, [pc, #84]	; (8000b58 <main+0x2c0>)
 8000b04:	2200      	movs	r2, #0
 8000b06:	721a      	strb	r2, [r3, #8]
			motor6.flag_motor = false;
 8000b08:	4b14      	ldr	r3, [pc, #80]	; (8000b5c <main+0x2c4>)
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	721a      	strb	r2, [r3, #8]

			Handles_UART_6_motor(motor1.data, motor2.data, motor3.data, motor4.data, motor5.data, motor6.data, Data_encoder);
 8000b0e:	4b24      	ldr	r3, [pc, #144]	; (8000ba0 <main+0x308>)
 8000b10:	9302      	str	r3, [sp, #8]
 8000b12:	4b24      	ldr	r3, [pc, #144]	; (8000ba4 <main+0x30c>)
 8000b14:	9301      	str	r3, [sp, #4]
 8000b16:	4b24      	ldr	r3, [pc, #144]	; (8000ba8 <main+0x310>)
 8000b18:	9300      	str	r3, [sp, #0]
 8000b1a:	4b24      	ldr	r3, [pc, #144]	; (8000bac <main+0x314>)
 8000b1c:	4a24      	ldr	r2, [pc, #144]	; (8000bb0 <main+0x318>)
 8000b1e:	4925      	ldr	r1, [pc, #148]	; (8000bb4 <main+0x31c>)
 8000b20:	4825      	ldr	r0, [pc, #148]	; (8000bb8 <main+0x320>)
 8000b22:	f004 f941 	bl	8004da8 <Handles_UART_6_motor>

			HAL_UART_Transmit(&huart4, Data_encoder, 43, 5);
 8000b26:	2305      	movs	r3, #5
 8000b28:	222b      	movs	r2, #43	; 0x2b
 8000b2a:	491d      	ldr	r1, [pc, #116]	; (8000ba0 <main+0x308>)
 8000b2c:	4801      	ldr	r0, [pc, #4]	; (8000b34 <main+0x29c>)
 8000b2e:	f003 f83c 	bl	8003baa <HAL_UART_Transmit>
		if(flag_timer1 == true)
 8000b32:	e6fb      	b.n	800092c <main+0x94>
 8000b34:	2000023c 	.word	0x2000023c
 8000b38:	20000280 	.word	0x20000280
 8000b3c:	20000184 	.word	0x20000184
 8000b40:	200001ac 	.word	0x200001ac
 8000b44:	200001f4 	.word	0x200001f4
 8000b48:	2000013c 	.word	0x2000013c
 8000b4c:	20000148 	.word	0x20000148
 8000b50:	20000154 	.word	0x20000154
 8000b54:	20000160 	.word	0x20000160
 8000b58:	2000016c 	.word	0x2000016c
 8000b5c:	20000178 	.word	0x20000178
 8000b60:	200002da 	.word	0x200002da
 8000b64:	200002d7 	.word	0x200002d7
 8000b68:	200002ab 	.word	0x200002ab
 8000b6c:	200002ac 	.word	0x200002ac
 8000b70:	200002d8 	.word	0x200002d8
 8000b74:	200002d9 	.word	0x200002d9
 8000b78:	20000054 	.word	0x20000054
 8000b7c:	2000004c 	.word	0x2000004c
 8000b80:	20000044 	.word	0x20000044
 8000b84:	2000003c 	.word	0x2000003c
 8000b88:	20000034 	.word	0x20000034
 8000b8c:	2000002c 	.word	0x2000002c
 8000b90:	200000d4 	.word	0x200000d4
 8000b94:	20000130 	.word	0x20000130
 8000b98:	08005914 	.word	0x08005914
 8000b9c:	0800591c 	.word	0x0800591c
 8000ba0:	20000000 	.word	0x20000000
 8000ba4:	20000179 	.word	0x20000179
 8000ba8:	2000016d 	.word	0x2000016d
 8000bac:	20000161 	.word	0x20000161
 8000bb0:	20000155 	.word	0x20000155
 8000bb4:	20000149 	.word	0x20000149
 8000bb8:	2000013d 	.word	0x2000013d

08000bbc <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	b094      	sub	sp, #80	; 0x50
 8000bc0:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000bc2:	f107 0320 	add.w	r3, r7, #32
 8000bc6:	2230      	movs	r2, #48	; 0x30
 8000bc8:	2100      	movs	r1, #0
 8000bca:	4618      	mov	r0, r3
 8000bcc:	f004 fa12 	bl	8004ff4 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000bd0:	f107 030c 	add.w	r3, r7, #12
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	601a      	str	r2, [r3, #0]
 8000bd8:	605a      	str	r2, [r3, #4]
 8000bda:	609a      	str	r2, [r3, #8]
 8000bdc:	60da      	str	r2, [r3, #12]
 8000bde:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8000be0:	2300      	movs	r3, #0
 8000be2:	60bb      	str	r3, [r7, #8]
 8000be4:	4b28      	ldr	r3, [pc, #160]	; (8000c88 <SystemClock_Config+0xcc>)
 8000be6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000be8:	4a27      	ldr	r2, [pc, #156]	; (8000c88 <SystemClock_Config+0xcc>)
 8000bea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000bee:	6413      	str	r3, [r2, #64]	; 0x40
 8000bf0:	4b25      	ldr	r3, [pc, #148]	; (8000c88 <SystemClock_Config+0xcc>)
 8000bf2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bf4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000bf8:	60bb      	str	r3, [r7, #8]
 8000bfa:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000bfc:	2300      	movs	r3, #0
 8000bfe:	607b      	str	r3, [r7, #4]
 8000c00:	4b22      	ldr	r3, [pc, #136]	; (8000c8c <SystemClock_Config+0xd0>)
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	4a21      	ldr	r2, [pc, #132]	; (8000c8c <SystemClock_Config+0xd0>)
 8000c06:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000c0a:	6013      	str	r3, [r2, #0]
 8000c0c:	4b1f      	ldr	r3, [pc, #124]	; (8000c8c <SystemClock_Config+0xd0>)
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000c14:	607b      	str	r3, [r7, #4]
 8000c16:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000c18:	2301      	movs	r3, #1
 8000c1a:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000c1c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000c20:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c22:	2302      	movs	r3, #2
 8000c24:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000c26:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000c2a:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 8;
 8000c2c:	2308      	movs	r3, #8
 8000c2e:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 336;
 8000c30:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000c34:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000c36:	2302      	movs	r3, #2
 8000c38:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 7;
 8000c3a:	2307      	movs	r3, #7
 8000c3c:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c3e:	f107 0320 	add.w	r3, r7, #32
 8000c42:	4618      	mov	r0, r3
 8000c44:	f001 fde2 	bl	800280c <HAL_RCC_OscConfig>
 8000c48:	4603      	mov	r3, r0
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d001      	beq.n	8000c52 <SystemClock_Config+0x96>
	{
		Error_Handler();
 8000c4e:	f000 f9bf 	bl	8000fd0 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c52:	230f      	movs	r3, #15
 8000c54:	60fb      	str	r3, [r7, #12]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c56:	2302      	movs	r3, #2
 8000c58:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000c5e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000c62:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000c64:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000c68:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000c6a:	f107 030c 	add.w	r3, r7, #12
 8000c6e:	2105      	movs	r1, #5
 8000c70:	4618      	mov	r0, r3
 8000c72:	f002 f843 	bl	8002cfc <HAL_RCC_ClockConfig>
 8000c76:	4603      	mov	r3, r0
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	d001      	beq.n	8000c80 <SystemClock_Config+0xc4>
	{
		Error_Handler();
 8000c7c:	f000 f9a8 	bl	8000fd0 <Error_Handler>
	}
}
 8000c80:	bf00      	nop
 8000c82:	3750      	adds	r7, #80	; 0x50
 8000c84:	46bd      	mov	sp, r7
 8000c86:	bd80      	pop	{r7, pc}
 8000c88:	40023800 	.word	0x40023800
 8000c8c:	40007000 	.word	0x40007000

08000c90 <MX_CAN1_Init>:
 * @brief CAN1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_CAN1_Init(void)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN CAN1_Init 0 */
	/* USER CODE END CAN1_Init 0 */

	/* USER CODE BEGIN CAN1_Init 1 */
	/* USER CODE END CAN1_Init 1 */
	hcan1.Instance = CAN1;
 8000c94:	4b30      	ldr	r3, [pc, #192]	; (8000d58 <MX_CAN1_Init+0xc8>)
 8000c96:	4a31      	ldr	r2, [pc, #196]	; (8000d5c <MX_CAN1_Init+0xcc>)
 8000c98:	601a      	str	r2, [r3, #0]
	hcan1.Init.Prescaler = 7;
 8000c9a:	4b2f      	ldr	r3, [pc, #188]	; (8000d58 <MX_CAN1_Init+0xc8>)
 8000c9c:	2207      	movs	r2, #7
 8000c9e:	605a      	str	r2, [r3, #4]
	hcan1.Init.Mode = CAN_MODE_NORMAL;
 8000ca0:	4b2d      	ldr	r3, [pc, #180]	; (8000d58 <MX_CAN1_Init+0xc8>)
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	609a      	str	r2, [r3, #8]
	hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000ca6:	4b2c      	ldr	r3, [pc, #176]	; (8000d58 <MX_CAN1_Init+0xc8>)
 8000ca8:	2200      	movs	r2, #0
 8000caa:	60da      	str	r2, [r3, #12]
	hcan1.Init.TimeSeg1 = CAN_BS1_2TQ;
 8000cac:	4b2a      	ldr	r3, [pc, #168]	; (8000d58 <MX_CAN1_Init+0xc8>)
 8000cae:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000cb2:	611a      	str	r2, [r3, #16]
	hcan1.Init.TimeSeg2 = CAN_BS2_3TQ;
 8000cb4:	4b28      	ldr	r3, [pc, #160]	; (8000d58 <MX_CAN1_Init+0xc8>)
 8000cb6:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8000cba:	615a      	str	r2, [r3, #20]
	hcan1.Init.TimeTriggeredMode = DISABLE;
 8000cbc:	4b26      	ldr	r3, [pc, #152]	; (8000d58 <MX_CAN1_Init+0xc8>)
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	761a      	strb	r2, [r3, #24]
	hcan1.Init.AutoBusOff = DISABLE;
 8000cc2:	4b25      	ldr	r3, [pc, #148]	; (8000d58 <MX_CAN1_Init+0xc8>)
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	765a      	strb	r2, [r3, #25]
	hcan1.Init.AutoWakeUp = DISABLE;
 8000cc8:	4b23      	ldr	r3, [pc, #140]	; (8000d58 <MX_CAN1_Init+0xc8>)
 8000cca:	2200      	movs	r2, #0
 8000ccc:	769a      	strb	r2, [r3, #26]
	hcan1.Init.AutoRetransmission = DISABLE;
 8000cce:	4b22      	ldr	r3, [pc, #136]	; (8000d58 <MX_CAN1_Init+0xc8>)
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	76da      	strb	r2, [r3, #27]
	hcan1.Init.ReceiveFifoLocked = DISABLE;
 8000cd4:	4b20      	ldr	r3, [pc, #128]	; (8000d58 <MX_CAN1_Init+0xc8>)
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	771a      	strb	r2, [r3, #28]
	hcan1.Init.TransmitFifoPriority = DISABLE;
 8000cda:	4b1f      	ldr	r3, [pc, #124]	; (8000d58 <MX_CAN1_Init+0xc8>)
 8000cdc:	2200      	movs	r2, #0
 8000cde:	775a      	strb	r2, [r3, #29]
	if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8000ce0:	481d      	ldr	r0, [pc, #116]	; (8000d58 <MX_CAN1_Init+0xc8>)
 8000ce2:	f000 fbbd 	bl	8001460 <HAL_CAN_Init>
 8000ce6:	4603      	mov	r3, r0
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	d001      	beq.n	8000cf0 <MX_CAN1_Init+0x60>
	{
		Error_Handler();
 8000cec:	f000 f970 	bl	8000fd0 <Error_Handler>
	}
	/* USER CODE BEGIN CAN1_Init 2 */
	/*----------------------- Configuration CAN Filter---------------
	 * */
	canfilterconfig.FilterActivation = CAN_FILTER_ENABLE;
 8000cf0:	4b1b      	ldr	r3, [pc, #108]	; (8000d60 <MX_CAN1_Init+0xd0>)
 8000cf2:	2201      	movs	r2, #1
 8000cf4:	621a      	str	r2, [r3, #32]
	canfilterconfig.FilterBank = 1; // which filter bank to use from the assigned ones
 8000cf6:	4b1a      	ldr	r3, [pc, #104]	; (8000d60 <MX_CAN1_Init+0xd0>)
 8000cf8:	2201      	movs	r2, #1
 8000cfa:	615a      	str	r2, [r3, #20]
	canfilterconfig.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8000cfc:	4b18      	ldr	r3, [pc, #96]	; (8000d60 <MX_CAN1_Init+0xd0>)
 8000cfe:	2200      	movs	r2, #0
 8000d00:	611a      	str	r2, [r3, #16]
	canfilterconfig.FilterIdHigh = 0x000 << 5;
 8000d02:	4b17      	ldr	r3, [pc, #92]	; (8000d60 <MX_CAN1_Init+0xd0>)
 8000d04:	2200      	movs	r2, #0
 8000d06:	601a      	str	r2, [r3, #0]
	canfilterconfig.FilterIdLow = 0x000;
 8000d08:	4b15      	ldr	r3, [pc, #84]	; (8000d60 <MX_CAN1_Init+0xd0>)
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	605a      	str	r2, [r3, #4]
	canfilterconfig.FilterMaskIdHigh = 0xf00 << 5;
 8000d0e:	4b14      	ldr	r3, [pc, #80]	; (8000d60 <MX_CAN1_Init+0xd0>)
 8000d10:	f44f 32f0 	mov.w	r2, #122880	; 0x1e000
 8000d14:	609a      	str	r2, [r3, #8]
	canfilterconfig.FilterMaskIdLow = 0x000;
 8000d16:	4b12      	ldr	r3, [pc, #72]	; (8000d60 <MX_CAN1_Init+0xd0>)
 8000d18:	2200      	movs	r2, #0
 8000d1a:	60da      	str	r2, [r3, #12]
	canfilterconfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8000d1c:	4b10      	ldr	r3, [pc, #64]	; (8000d60 <MX_CAN1_Init+0xd0>)
 8000d1e:	2200      	movs	r2, #0
 8000d20:	619a      	str	r2, [r3, #24]
	canfilterconfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8000d22:	4b0f      	ldr	r3, [pc, #60]	; (8000d60 <MX_CAN1_Init+0xd0>)
 8000d24:	2201      	movs	r2, #1
 8000d26:	61da      	str	r2, [r3, #28]
	canfilterconfig.SlaveStartFilterBank = 14;
 8000d28:	4b0d      	ldr	r3, [pc, #52]	; (8000d60 <MX_CAN1_Init+0xd0>)
 8000d2a:	220e      	movs	r2, #14
 8000d2c:	625a      	str	r2, [r3, #36]	; 0x24
	if(HAL_CAN_ConfigFilter(&hcan1, &canfilterconfig) != HAL_OK) // add
 8000d2e:	490c      	ldr	r1, [pc, #48]	; (8000d60 <MX_CAN1_Init+0xd0>)
 8000d30:	4809      	ldr	r0, [pc, #36]	; (8000d58 <MX_CAN1_Init+0xc8>)
 8000d32:	f000 fc91 	bl	8001658 <HAL_CAN_ConfigFilter>
 8000d36:	4603      	mov	r3, r0
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	d001      	beq.n	8000d40 <MX_CAN1_Init+0xb0>
	{
		Error_Handler();
 8000d3c:	f000 f948 	bl	8000fd0 <Error_Handler>
	}
	/* -----------------------------CAN Transmit and Interrrupts ----------------------------- */
	TX_CAN_HEADER.RTR = CAN_RTR_DATA; //Remote transmission request = Data frame
 8000d40:	4b08      	ldr	r3, [pc, #32]	; (8000d64 <MX_CAN1_Init+0xd4>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	60da      	str	r2, [r3, #12]
	TX_CAN_HEADER.IDE = CAN_ID_STD; 	 //Standard Id (11 bits for the identifier)
 8000d46:	4b07      	ldr	r3, [pc, #28]	; (8000d64 <MX_CAN1_Init+0xd4>)
 8000d48:	2200      	movs	r2, #0
 8000d4a:	609a      	str	r2, [r3, #8]
	TX_CAN_HEADER.DLC = 6;
 8000d4c:	4b05      	ldr	r3, [pc, #20]	; (8000d64 <MX_CAN1_Init+0xd4>)
 8000d4e:	2206      	movs	r2, #6
 8000d50:	611a      	str	r2, [r3, #16]
	/* USER CODE END CAN1_Init 2 */

}
 8000d52:	bf00      	nop
 8000d54:	bd80      	pop	{r7, pc}
 8000d56:	bf00      	nop
 8000d58:	20000184 	.word	0x20000184
 8000d5c:	40006400 	.word	0x40006400
 8000d60:	20000108 	.word	0x20000108
 8000d64:	200000d4 	.word	0x200000d4

08000d68 <MX_TIM1_Init>:
 * @brief TIM1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM1_Init(void)
{
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	b086      	sub	sp, #24
 8000d6c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM1_Init 0 */

	/* USER CODE END TIM1_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000d6e:	f107 0308 	add.w	r3, r7, #8
 8000d72:	2200      	movs	r2, #0
 8000d74:	601a      	str	r2, [r3, #0]
 8000d76:	605a      	str	r2, [r3, #4]
 8000d78:	609a      	str	r2, [r3, #8]
 8000d7a:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d7c:	463b      	mov	r3, r7
 8000d7e:	2200      	movs	r2, #0
 8000d80:	601a      	str	r2, [r3, #0]
 8000d82:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM1_Init 1 */

	/* USER CODE END TIM1_Init 1 */
	htim1.Instance = TIM1;
 8000d84:	4b1e      	ldr	r3, [pc, #120]	; (8000e00 <MX_TIM1_Init+0x98>)
 8000d86:	4a1f      	ldr	r2, [pc, #124]	; (8000e04 <MX_TIM1_Init+0x9c>)
 8000d88:	601a      	str	r2, [r3, #0]
	htim1.Init.Prescaler = 83;
 8000d8a:	4b1d      	ldr	r3, [pc, #116]	; (8000e00 <MX_TIM1_Init+0x98>)
 8000d8c:	2253      	movs	r2, #83	; 0x53
 8000d8e:	605a      	str	r2, [r3, #4]
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d90:	4b1b      	ldr	r3, [pc, #108]	; (8000e00 <MX_TIM1_Init+0x98>)
 8000d92:	2200      	movs	r2, #0
 8000d94:	609a      	str	r2, [r3, #8]
	htim1.Init.Period = 19999;
 8000d96:	4b1a      	ldr	r3, [pc, #104]	; (8000e00 <MX_TIM1_Init+0x98>)
 8000d98:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8000d9c:	60da      	str	r2, [r3, #12]
	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d9e:	4b18      	ldr	r3, [pc, #96]	; (8000e00 <MX_TIM1_Init+0x98>)
 8000da0:	2200      	movs	r2, #0
 8000da2:	611a      	str	r2, [r3, #16]
	htim1.Init.RepetitionCounter = 0;
 8000da4:	4b16      	ldr	r3, [pc, #88]	; (8000e00 <MX_TIM1_Init+0x98>)
 8000da6:	2200      	movs	r2, #0
 8000da8:	615a      	str	r2, [r3, #20]
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000daa:	4b15      	ldr	r3, [pc, #84]	; (8000e00 <MX_TIM1_Init+0x98>)
 8000dac:	2200      	movs	r2, #0
 8000dae:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000db0:	4813      	ldr	r0, [pc, #76]	; (8000e00 <MX_TIM1_Init+0x98>)
 8000db2:	f002 f9c3 	bl	800313c <HAL_TIM_Base_Init>
 8000db6:	4603      	mov	r3, r0
 8000db8:	2b00      	cmp	r3, #0
 8000dba:	d001      	beq.n	8000dc0 <MX_TIM1_Init+0x58>
	{
		Error_Handler();
 8000dbc:	f000 f908 	bl	8000fd0 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000dc0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000dc4:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000dc6:	f107 0308 	add.w	r3, r7, #8
 8000dca:	4619      	mov	r1, r3
 8000dcc:	480c      	ldr	r0, [pc, #48]	; (8000e00 <MX_TIM1_Init+0x98>)
 8000dce:	f002 fbe5 	bl	800359c <HAL_TIM_ConfigClockSource>
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d001      	beq.n	8000ddc <MX_TIM1_Init+0x74>
	{
		Error_Handler();
 8000dd8:	f000 f8fa 	bl	8000fd0 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ddc:	2300      	movs	r3, #0
 8000dde:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000de0:	2300      	movs	r3, #0
 8000de2:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000de4:	463b      	mov	r3, r7
 8000de6:	4619      	mov	r1, r3
 8000de8:	4805      	ldr	r0, [pc, #20]	; (8000e00 <MX_TIM1_Init+0x98>)
 8000dea:	f002 fe01 	bl	80039f0 <HAL_TIMEx_MasterConfigSynchronization>
 8000dee:	4603      	mov	r3, r0
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d001      	beq.n	8000df8 <MX_TIM1_Init+0x90>
	{
		Error_Handler();
 8000df4:	f000 f8ec 	bl	8000fd0 <Error_Handler>
	}
	/* USER CODE BEGIN TIM1_Init 2 */

	/* USER CODE END TIM1_Init 2 */

}
 8000df8:	bf00      	nop
 8000dfa:	3718      	adds	r7, #24
 8000dfc:	46bd      	mov	sp, r7
 8000dfe:	bd80      	pop	{r7, pc}
 8000e00:	200001ac 	.word	0x200001ac
 8000e04:	40010000 	.word	0x40010000

08000e08 <MX_TIM2_Init>:
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	b086      	sub	sp, #24
 8000e0c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000e0e:	f107 0308 	add.w	r3, r7, #8
 8000e12:	2200      	movs	r2, #0
 8000e14:	601a      	str	r2, [r3, #0]
 8000e16:	605a      	str	r2, [r3, #4]
 8000e18:	609a      	str	r2, [r3, #8]
 8000e1a:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e1c:	463b      	mov	r3, r7
 8000e1e:	2200      	movs	r2, #0
 8000e20:	601a      	str	r2, [r3, #0]
 8000e22:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 8000e24:	4b1d      	ldr	r3, [pc, #116]	; (8000e9c <MX_TIM2_Init+0x94>)
 8000e26:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000e2a:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 167;
 8000e2c:	4b1b      	ldr	r3, [pc, #108]	; (8000e9c <MX_TIM2_Init+0x94>)
 8000e2e:	22a7      	movs	r2, #167	; 0xa7
 8000e30:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e32:	4b1a      	ldr	r3, [pc, #104]	; (8000e9c <MX_TIM2_Init+0x94>)
 8000e34:	2200      	movs	r2, #0
 8000e36:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 4294967295;
 8000e38:	4b18      	ldr	r3, [pc, #96]	; (8000e9c <MX_TIM2_Init+0x94>)
 8000e3a:	f04f 32ff 	mov.w	r2, #4294967295
 8000e3e:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e40:	4b16      	ldr	r3, [pc, #88]	; (8000e9c <MX_TIM2_Init+0x94>)
 8000e42:	2200      	movs	r2, #0
 8000e44:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e46:	4b15      	ldr	r3, [pc, #84]	; (8000e9c <MX_TIM2_Init+0x94>)
 8000e48:	2200      	movs	r2, #0
 8000e4a:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000e4c:	4813      	ldr	r0, [pc, #76]	; (8000e9c <MX_TIM2_Init+0x94>)
 8000e4e:	f002 f975 	bl	800313c <HAL_TIM_Base_Init>
 8000e52:	4603      	mov	r3, r0
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d001      	beq.n	8000e5c <MX_TIM2_Init+0x54>
	{
		Error_Handler();
 8000e58:	f000 f8ba 	bl	8000fd0 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000e5c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000e60:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000e62:	f107 0308 	add.w	r3, r7, #8
 8000e66:	4619      	mov	r1, r3
 8000e68:	480c      	ldr	r0, [pc, #48]	; (8000e9c <MX_TIM2_Init+0x94>)
 8000e6a:	f002 fb97 	bl	800359c <HAL_TIM_ConfigClockSource>
 8000e6e:	4603      	mov	r3, r0
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d001      	beq.n	8000e78 <MX_TIM2_Init+0x70>
	{
		Error_Handler();
 8000e74:	f000 f8ac 	bl	8000fd0 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e78:	2300      	movs	r3, #0
 8000e7a:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e7c:	2300      	movs	r3, #0
 8000e7e:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000e80:	463b      	mov	r3, r7
 8000e82:	4619      	mov	r1, r3
 8000e84:	4805      	ldr	r0, [pc, #20]	; (8000e9c <MX_TIM2_Init+0x94>)
 8000e86:	f002 fdb3 	bl	80039f0 <HAL_TIMEx_MasterConfigSynchronization>
 8000e8a:	4603      	mov	r3, r0
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d001      	beq.n	8000e94 <MX_TIM2_Init+0x8c>
	{
		Error_Handler();
 8000e90:	f000 f89e 	bl	8000fd0 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */

}
 8000e94:	bf00      	nop
 8000e96:	3718      	adds	r7, #24
 8000e98:	46bd      	mov	sp, r7
 8000e9a:	bd80      	pop	{r7, pc}
 8000e9c:	200001f4 	.word	0x200001f4

08000ea0 <MX_UART4_Init>:
 * @brief UART4 Initialization Function
 * @param None
 * @retval None
 */
static void MX_UART4_Init(void)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	af00      	add	r7, sp, #0
	/* USER CODE END UART4_Init 0 */

	/* USER CODE BEGIN UART4_Init 1 */

	/* USER CODE END UART4_Init 1 */
	huart4.Instance = UART4;
 8000ea4:	4b11      	ldr	r3, [pc, #68]	; (8000eec <MX_UART4_Init+0x4c>)
 8000ea6:	4a12      	ldr	r2, [pc, #72]	; (8000ef0 <MX_UART4_Init+0x50>)
 8000ea8:	601a      	str	r2, [r3, #0]
	huart4.Init.BaudRate = 115200;
 8000eaa:	4b10      	ldr	r3, [pc, #64]	; (8000eec <MX_UART4_Init+0x4c>)
 8000eac:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000eb0:	605a      	str	r2, [r3, #4]
	huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8000eb2:	4b0e      	ldr	r3, [pc, #56]	; (8000eec <MX_UART4_Init+0x4c>)
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	609a      	str	r2, [r3, #8]
	huart4.Init.StopBits = UART_STOPBITS_1;
 8000eb8:	4b0c      	ldr	r3, [pc, #48]	; (8000eec <MX_UART4_Init+0x4c>)
 8000eba:	2200      	movs	r2, #0
 8000ebc:	60da      	str	r2, [r3, #12]
	huart4.Init.Parity = UART_PARITY_NONE;
 8000ebe:	4b0b      	ldr	r3, [pc, #44]	; (8000eec <MX_UART4_Init+0x4c>)
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	611a      	str	r2, [r3, #16]
	huart4.Init.Mode = UART_MODE_TX_RX;
 8000ec4:	4b09      	ldr	r3, [pc, #36]	; (8000eec <MX_UART4_Init+0x4c>)
 8000ec6:	220c      	movs	r2, #12
 8000ec8:	615a      	str	r2, [r3, #20]
	huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000eca:	4b08      	ldr	r3, [pc, #32]	; (8000eec <MX_UART4_Init+0x4c>)
 8000ecc:	2200      	movs	r2, #0
 8000ece:	619a      	str	r2, [r3, #24]
	huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ed0:	4b06      	ldr	r3, [pc, #24]	; (8000eec <MX_UART4_Init+0x4c>)
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart4) != HAL_OK)
 8000ed6:	4805      	ldr	r0, [pc, #20]	; (8000eec <MX_UART4_Init+0x4c>)
 8000ed8:	f002 fe1a 	bl	8003b10 <HAL_UART_Init>
 8000edc:	4603      	mov	r3, r0
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d001      	beq.n	8000ee6 <MX_UART4_Init+0x46>
	{
		Error_Handler();
 8000ee2:	f000 f875 	bl	8000fd0 <Error_Handler>
	}
	/* USER CODE BEGIN UART4_Init 2 */

	/* USER CODE END UART4_Init 2 */

}
 8000ee6:	bf00      	nop
 8000ee8:	bd80      	pop	{r7, pc}
 8000eea:	bf00      	nop
 8000eec:	2000023c 	.word	0x2000023c
 8000ef0:	40004c00 	.word	0x40004c00

08000ef4 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b08a      	sub	sp, #40	; 0x28
 8000ef8:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000efa:	f107 0314 	add.w	r3, r7, #20
 8000efe:	2200      	movs	r2, #0
 8000f00:	601a      	str	r2, [r3, #0]
 8000f02:	605a      	str	r2, [r3, #4]
 8000f04:	609a      	str	r2, [r3, #8]
 8000f06:	60da      	str	r2, [r3, #12]
 8000f08:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	613b      	str	r3, [r7, #16]
 8000f0e:	4b2e      	ldr	r3, [pc, #184]	; (8000fc8 <MX_GPIO_Init+0xd4>)
 8000f10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f12:	4a2d      	ldr	r2, [pc, #180]	; (8000fc8 <MX_GPIO_Init+0xd4>)
 8000f14:	f043 0304 	orr.w	r3, r3, #4
 8000f18:	6313      	str	r3, [r2, #48]	; 0x30
 8000f1a:	4b2b      	ldr	r3, [pc, #172]	; (8000fc8 <MX_GPIO_Init+0xd4>)
 8000f1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f1e:	f003 0304 	and.w	r3, r3, #4
 8000f22:	613b      	str	r3, [r7, #16]
 8000f24:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8000f26:	2300      	movs	r3, #0
 8000f28:	60fb      	str	r3, [r7, #12]
 8000f2a:	4b27      	ldr	r3, [pc, #156]	; (8000fc8 <MX_GPIO_Init+0xd4>)
 8000f2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f2e:	4a26      	ldr	r2, [pc, #152]	; (8000fc8 <MX_GPIO_Init+0xd4>)
 8000f30:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000f34:	6313      	str	r3, [r2, #48]	; 0x30
 8000f36:	4b24      	ldr	r3, [pc, #144]	; (8000fc8 <MX_GPIO_Init+0xd4>)
 8000f38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f3a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000f3e:	60fb      	str	r3, [r7, #12]
 8000f40:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000f42:	2300      	movs	r3, #0
 8000f44:	60bb      	str	r3, [r7, #8]
 8000f46:	4b20      	ldr	r3, [pc, #128]	; (8000fc8 <MX_GPIO_Init+0xd4>)
 8000f48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f4a:	4a1f      	ldr	r2, [pc, #124]	; (8000fc8 <MX_GPIO_Init+0xd4>)
 8000f4c:	f043 0301 	orr.w	r3, r3, #1
 8000f50:	6313      	str	r3, [r2, #48]	; 0x30
 8000f52:	4b1d      	ldr	r3, [pc, #116]	; (8000fc8 <MX_GPIO_Init+0xd4>)
 8000f54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f56:	f003 0301 	and.w	r3, r3, #1
 8000f5a:	60bb      	str	r3, [r7, #8]
 8000f5c:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8000f5e:	2300      	movs	r3, #0
 8000f60:	607b      	str	r3, [r7, #4]
 8000f62:	4b19      	ldr	r3, [pc, #100]	; (8000fc8 <MX_GPIO_Init+0xd4>)
 8000f64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f66:	4a18      	ldr	r2, [pc, #96]	; (8000fc8 <MX_GPIO_Init+0xd4>)
 8000f68:	f043 0308 	orr.w	r3, r3, #8
 8000f6c:	6313      	str	r3, [r2, #48]	; 0x30
 8000f6e:	4b16      	ldr	r3, [pc, #88]	; (8000fc8 <MX_GPIO_Init+0xd4>)
 8000f70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f72:	f003 0308 	and.w	r3, r3, #8
 8000f76:	607b      	str	r3, [r7, #4]
 8000f78:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	603b      	str	r3, [r7, #0]
 8000f7e:	4b12      	ldr	r3, [pc, #72]	; (8000fc8 <MX_GPIO_Init+0xd4>)
 8000f80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f82:	4a11      	ldr	r2, [pc, #68]	; (8000fc8 <MX_GPIO_Init+0xd4>)
 8000f84:	f043 0302 	orr.w	r3, r3, #2
 8000f88:	6313      	str	r3, [r2, #48]	; 0x30
 8000f8a:	4b0f      	ldr	r3, [pc, #60]	; (8000fc8 <MX_GPIO_Init+0xd4>)
 8000f8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f8e:	f003 0302 	and.w	r3, r3, #2
 8000f92:	603b      	str	r3, [r7, #0]
 8000f94:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOD, xanhl_Pin|cam_Pin|do_Pin|xanhd_Pin, GPIO_PIN_RESET);
 8000f96:	2200      	movs	r2, #0
 8000f98:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 8000f9c:	480b      	ldr	r0, [pc, #44]	; (8000fcc <MX_GPIO_Init+0xd8>)
 8000f9e:	f001 fc01 	bl	80027a4 <HAL_GPIO_WritePin>

	/*Configure GPIO pins : xanhl_Pin cam_Pin do_Pin xanhd_Pin */
	GPIO_InitStruct.Pin = xanhl_Pin|cam_Pin|do_Pin|xanhd_Pin;
 8000fa2:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8000fa6:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fa8:	2301      	movs	r3, #1
 8000faa:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fac:	2300      	movs	r3, #0
 8000fae:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000fb4:	f107 0314 	add.w	r3, r7, #20
 8000fb8:	4619      	mov	r1, r3
 8000fba:	4804      	ldr	r0, [pc, #16]	; (8000fcc <MX_GPIO_Init+0xd8>)
 8000fbc:	f001 fa56 	bl	800246c <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 8000fc0:	bf00      	nop
 8000fc2:	3728      	adds	r7, #40	; 0x28
 8000fc4:	46bd      	mov	sp, r7
 8000fc6:	bd80      	pop	{r7, pc}
 8000fc8:	40023800 	.word	0x40023800
 8000fcc:	40020c00 	.word	0x40020c00

08000fd0 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8000fd0:	b480      	push	{r7}
 8000fd2:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* USER CODE END Error_Handler_Debug */
}
 8000fd4:	bf00      	nop
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fdc:	4770      	bx	lr
	...

08000fe0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b082      	sub	sp, #8
 8000fe4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	607b      	str	r3, [r7, #4]
 8000fea:	4b14      	ldr	r3, [pc, #80]	; (800103c <HAL_MspInit+0x5c>)
 8000fec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fee:	4a13      	ldr	r2, [pc, #76]	; (800103c <HAL_MspInit+0x5c>)
 8000ff0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000ff4:	6453      	str	r3, [r2, #68]	; 0x44
 8000ff6:	4b11      	ldr	r3, [pc, #68]	; (800103c <HAL_MspInit+0x5c>)
 8000ff8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ffa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000ffe:	607b      	str	r3, [r7, #4]
 8001000:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001002:	2300      	movs	r3, #0
 8001004:	603b      	str	r3, [r7, #0]
 8001006:	4b0d      	ldr	r3, [pc, #52]	; (800103c <HAL_MspInit+0x5c>)
 8001008:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800100a:	4a0c      	ldr	r2, [pc, #48]	; (800103c <HAL_MspInit+0x5c>)
 800100c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001010:	6413      	str	r3, [r2, #64]	; 0x40
 8001012:	4b0a      	ldr	r3, [pc, #40]	; (800103c <HAL_MspInit+0x5c>)
 8001014:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001016:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800101a:	603b      	str	r3, [r7, #0]
 800101c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_1);
 800101e:	2006      	movs	r0, #6
 8001020:	f001 f950 	bl	80022c4 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 1, 0);
 8001024:	2200      	movs	r2, #0
 8001026:	2101      	movs	r1, #1
 8001028:	2005      	movs	r0, #5
 800102a:	f001 f956 	bl	80022da <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 800102e:	2005      	movs	r0, #5
 8001030:	f001 f96f 	bl	8002312 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001034:	bf00      	nop
 8001036:	3708      	adds	r7, #8
 8001038:	46bd      	mov	sp, r7
 800103a:	bd80      	pop	{r7, pc}
 800103c:	40023800 	.word	0x40023800

08001040 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b08a      	sub	sp, #40	; 0x28
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001048:	f107 0314 	add.w	r3, r7, #20
 800104c:	2200      	movs	r2, #0
 800104e:	601a      	str	r2, [r3, #0]
 8001050:	605a      	str	r2, [r3, #4]
 8001052:	609a      	str	r2, [r3, #8]
 8001054:	60da      	str	r2, [r3, #12]
 8001056:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	4a1d      	ldr	r2, [pc, #116]	; (80010d4 <HAL_CAN_MspInit+0x94>)
 800105e:	4293      	cmp	r3, r2
 8001060:	d134      	bne.n	80010cc <HAL_CAN_MspInit+0x8c>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001062:	2300      	movs	r3, #0
 8001064:	613b      	str	r3, [r7, #16]
 8001066:	4b1c      	ldr	r3, [pc, #112]	; (80010d8 <HAL_CAN_MspInit+0x98>)
 8001068:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800106a:	4a1b      	ldr	r2, [pc, #108]	; (80010d8 <HAL_CAN_MspInit+0x98>)
 800106c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001070:	6413      	str	r3, [r2, #64]	; 0x40
 8001072:	4b19      	ldr	r3, [pc, #100]	; (80010d8 <HAL_CAN_MspInit+0x98>)
 8001074:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001076:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800107a:	613b      	str	r3, [r7, #16]
 800107c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800107e:	2300      	movs	r3, #0
 8001080:	60fb      	str	r3, [r7, #12]
 8001082:	4b15      	ldr	r3, [pc, #84]	; (80010d8 <HAL_CAN_MspInit+0x98>)
 8001084:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001086:	4a14      	ldr	r2, [pc, #80]	; (80010d8 <HAL_CAN_MspInit+0x98>)
 8001088:	f043 0302 	orr.w	r3, r3, #2
 800108c:	6313      	str	r3, [r2, #48]	; 0x30
 800108e:	4b12      	ldr	r3, [pc, #72]	; (80010d8 <HAL_CAN_MspInit+0x98>)
 8001090:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001092:	f003 0302 	and.w	r3, r3, #2
 8001096:	60fb      	str	r3, [r7, #12]
 8001098:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800109a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800109e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010a0:	2302      	movs	r3, #2
 80010a2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80010a4:	2301      	movs	r3, #1
 80010a6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010a8:	2303      	movs	r3, #3
 80010aa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80010ac:	2309      	movs	r3, #9
 80010ae:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010b0:	f107 0314 	add.w	r3, r7, #20
 80010b4:	4619      	mov	r1, r3
 80010b6:	4809      	ldr	r0, [pc, #36]	; (80010dc <HAL_CAN_MspInit+0x9c>)
 80010b8:	f001 f9d8 	bl	800246c <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 1, 0);
 80010bc:	2200      	movs	r2, #0
 80010be:	2101      	movs	r1, #1
 80010c0:	2014      	movs	r0, #20
 80010c2:	f001 f90a 	bl	80022da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 80010c6:	2014      	movs	r0, #20
 80010c8:	f001 f923 	bl	8002312 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 80010cc:	bf00      	nop
 80010ce:	3728      	adds	r7, #40	; 0x28
 80010d0:	46bd      	mov	sp, r7
 80010d2:	bd80      	pop	{r7, pc}
 80010d4:	40006400 	.word	0x40006400
 80010d8:	40023800 	.word	0x40023800
 80010dc:	40020400 	.word	0x40020400

080010e0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b084      	sub	sp, #16
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	4a18      	ldr	r2, [pc, #96]	; (8001150 <HAL_TIM_Base_MspInit+0x70>)
 80010ee:	4293      	cmp	r3, r2
 80010f0:	d116      	bne.n	8001120 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80010f2:	2300      	movs	r3, #0
 80010f4:	60fb      	str	r3, [r7, #12]
 80010f6:	4b17      	ldr	r3, [pc, #92]	; (8001154 <HAL_TIM_Base_MspInit+0x74>)
 80010f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010fa:	4a16      	ldr	r2, [pc, #88]	; (8001154 <HAL_TIM_Base_MspInit+0x74>)
 80010fc:	f043 0301 	orr.w	r3, r3, #1
 8001100:	6453      	str	r3, [r2, #68]	; 0x44
 8001102:	4b14      	ldr	r3, [pc, #80]	; (8001154 <HAL_TIM_Base_MspInit+0x74>)
 8001104:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001106:	f003 0301 	and.w	r3, r3, #1
 800110a:	60fb      	str	r3, [r7, #12]
 800110c:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 1, 0);
 800110e:	2200      	movs	r2, #0
 8001110:	2101      	movs	r1, #1
 8001112:	2019      	movs	r0, #25
 8001114:	f001 f8e1 	bl	80022da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001118:	2019      	movs	r0, #25
 800111a:	f001 f8fa 	bl	8002312 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800111e:	e012      	b.n	8001146 <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM2)
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001128:	d10d      	bne.n	8001146 <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800112a:	2300      	movs	r3, #0
 800112c:	60bb      	str	r3, [r7, #8]
 800112e:	4b09      	ldr	r3, [pc, #36]	; (8001154 <HAL_TIM_Base_MspInit+0x74>)
 8001130:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001132:	4a08      	ldr	r2, [pc, #32]	; (8001154 <HAL_TIM_Base_MspInit+0x74>)
 8001134:	f043 0301 	orr.w	r3, r3, #1
 8001138:	6413      	str	r3, [r2, #64]	; 0x40
 800113a:	4b06      	ldr	r3, [pc, #24]	; (8001154 <HAL_TIM_Base_MspInit+0x74>)
 800113c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800113e:	f003 0301 	and.w	r3, r3, #1
 8001142:	60bb      	str	r3, [r7, #8]
 8001144:	68bb      	ldr	r3, [r7, #8]
}
 8001146:	bf00      	nop
 8001148:	3710      	adds	r7, #16
 800114a:	46bd      	mov	sp, r7
 800114c:	bd80      	pop	{r7, pc}
 800114e:	bf00      	nop
 8001150:	40010000 	.word	0x40010000
 8001154:	40023800 	.word	0x40023800

08001158 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	b08a      	sub	sp, #40	; 0x28
 800115c:	af00      	add	r7, sp, #0
 800115e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001160:	f107 0314 	add.w	r3, r7, #20
 8001164:	2200      	movs	r2, #0
 8001166:	601a      	str	r2, [r3, #0]
 8001168:	605a      	str	r2, [r3, #4]
 800116a:	609a      	str	r2, [r3, #8]
 800116c:	60da      	str	r2, [r3, #12]
 800116e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	4a1d      	ldr	r2, [pc, #116]	; (80011ec <HAL_UART_MspInit+0x94>)
 8001176:	4293      	cmp	r3, r2
 8001178:	d134      	bne.n	80011e4 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 800117a:	2300      	movs	r3, #0
 800117c:	613b      	str	r3, [r7, #16]
 800117e:	4b1c      	ldr	r3, [pc, #112]	; (80011f0 <HAL_UART_MspInit+0x98>)
 8001180:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001182:	4a1b      	ldr	r2, [pc, #108]	; (80011f0 <HAL_UART_MspInit+0x98>)
 8001184:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001188:	6413      	str	r3, [r2, #64]	; 0x40
 800118a:	4b19      	ldr	r3, [pc, #100]	; (80011f0 <HAL_UART_MspInit+0x98>)
 800118c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800118e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001192:	613b      	str	r3, [r7, #16]
 8001194:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001196:	2300      	movs	r3, #0
 8001198:	60fb      	str	r3, [r7, #12]
 800119a:	4b15      	ldr	r3, [pc, #84]	; (80011f0 <HAL_UART_MspInit+0x98>)
 800119c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800119e:	4a14      	ldr	r2, [pc, #80]	; (80011f0 <HAL_UART_MspInit+0x98>)
 80011a0:	f043 0304 	orr.w	r3, r3, #4
 80011a4:	6313      	str	r3, [r2, #48]	; 0x30
 80011a6:	4b12      	ldr	r3, [pc, #72]	; (80011f0 <HAL_UART_MspInit+0x98>)
 80011a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011aa:	f003 0304 	and.w	r3, r3, #4
 80011ae:	60fb      	str	r3, [r7, #12]
 80011b0:	68fb      	ldr	r3, [r7, #12]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80011b2:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80011b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011b8:	2302      	movs	r3, #2
 80011ba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011bc:	2300      	movs	r3, #0
 80011be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011c0:	2303      	movs	r3, #3
 80011c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80011c4:	2308      	movs	r3, #8
 80011c6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011c8:	f107 0314 	add.w	r3, r7, #20
 80011cc:	4619      	mov	r1, r3
 80011ce:	4809      	ldr	r0, [pc, #36]	; (80011f4 <HAL_UART_MspInit+0x9c>)
 80011d0:	f001 f94c 	bl	800246c <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 80011d4:	2200      	movs	r2, #0
 80011d6:	2100      	movs	r1, #0
 80011d8:	2034      	movs	r0, #52	; 0x34
 80011da:	f001 f87e 	bl	80022da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 80011de:	2034      	movs	r0, #52	; 0x34
 80011e0:	f001 f897 	bl	8002312 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN UART4_MspInit 1 */

  /* USER CODE END UART4_MspInit 1 */
  }

}
 80011e4:	bf00      	nop
 80011e6:	3728      	adds	r7, #40	; 0x28
 80011e8:	46bd      	mov	sp, r7
 80011ea:	bd80      	pop	{r7, pc}
 80011ec:	40004c00 	.word	0x40004c00
 80011f0:	40023800 	.word	0x40023800
 80011f4:	40020800 	.word	0x40020800

080011f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80011f8:	b480      	push	{r7}
 80011fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80011fc:	e7fe      	b.n	80011fc <NMI_Handler+0x4>

080011fe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80011fe:	b480      	push	{r7}
 8001200:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001202:	e7fe      	b.n	8001202 <HardFault_Handler+0x4>

08001204 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001204:	b480      	push	{r7}
 8001206:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001208:	e7fe      	b.n	8001208 <MemManage_Handler+0x4>

0800120a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800120a:	b480      	push	{r7}
 800120c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800120e:	e7fe      	b.n	800120e <BusFault_Handler+0x4>

08001210 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001210:	b480      	push	{r7}
 8001212:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001214:	e7fe      	b.n	8001214 <UsageFault_Handler+0x4>

08001216 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001216:	b480      	push	{r7}
 8001218:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800121a:	bf00      	nop
 800121c:	46bd      	mov	sp, r7
 800121e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001222:	4770      	bx	lr

08001224 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001224:	b480      	push	{r7}
 8001226:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001228:	bf00      	nop
 800122a:	46bd      	mov	sp, r7
 800122c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001230:	4770      	bx	lr

08001232 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001232:	b480      	push	{r7}
 8001234:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001236:	bf00      	nop
 8001238:	46bd      	mov	sp, r7
 800123a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123e:	4770      	bx	lr

08001240 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001244:	f000 f8ec 	bl	8001420 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001248:	bf00      	nop
 800124a:	bd80      	pop	{r7, pc}

0800124c <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 800124c:	b480      	push	{r7}
 800124e:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 8001250:	bf00      	nop
 8001252:	46bd      	mov	sp, r7
 8001254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001258:	4770      	bx	lr
	...

0800125c <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001260:	4802      	ldr	r0, [pc, #8]	; (800126c <CAN1_RX0_IRQHandler+0x10>)
 8001262:	f000 fd30 	bl	8001cc6 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8001266:	bf00      	nop
 8001268:	bd80      	pop	{r7, pc}
 800126a:	bf00      	nop
 800126c:	20000184 	.word	0x20000184

08001270 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001274:	4802      	ldr	r0, [pc, #8]	; (8001280 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8001276:	f002 f889 	bl	800338c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 800127a:	bf00      	nop
 800127c:	bd80      	pop	{r7, pc}
 800127e:	bf00      	nop
 8001280:	200001ac 	.word	0x200001ac

08001284 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8001288:	4802      	ldr	r0, [pc, #8]	; (8001294 <UART4_IRQHandler+0x10>)
 800128a:	f002 fd51 	bl	8003d30 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 800128e:	bf00      	nop
 8001290:	bd80      	pop	{r7, pc}
 8001292:	bf00      	nop
 8001294:	2000023c 	.word	0x2000023c

08001298 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b086      	sub	sp, #24
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80012a0:	4a14      	ldr	r2, [pc, #80]	; (80012f4 <_sbrk+0x5c>)
 80012a2:	4b15      	ldr	r3, [pc, #84]	; (80012f8 <_sbrk+0x60>)
 80012a4:	1ad3      	subs	r3, r2, r3
 80012a6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80012a8:	697b      	ldr	r3, [r7, #20]
 80012aa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80012ac:	4b13      	ldr	r3, [pc, #76]	; (80012fc <_sbrk+0x64>)
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d102      	bne.n	80012ba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80012b4:	4b11      	ldr	r3, [pc, #68]	; (80012fc <_sbrk+0x64>)
 80012b6:	4a12      	ldr	r2, [pc, #72]	; (8001300 <_sbrk+0x68>)
 80012b8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80012ba:	4b10      	ldr	r3, [pc, #64]	; (80012fc <_sbrk+0x64>)
 80012bc:	681a      	ldr	r2, [r3, #0]
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	4413      	add	r3, r2
 80012c2:	693a      	ldr	r2, [r7, #16]
 80012c4:	429a      	cmp	r2, r3
 80012c6:	d207      	bcs.n	80012d8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80012c8:	f003 fe9c 	bl	8005004 <__errno>
 80012cc:	4603      	mov	r3, r0
 80012ce:	220c      	movs	r2, #12
 80012d0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80012d2:	f04f 33ff 	mov.w	r3, #4294967295
 80012d6:	e009      	b.n	80012ec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80012d8:	4b08      	ldr	r3, [pc, #32]	; (80012fc <_sbrk+0x64>)
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80012de:	4b07      	ldr	r3, [pc, #28]	; (80012fc <_sbrk+0x64>)
 80012e0:	681a      	ldr	r2, [r3, #0]
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	4413      	add	r3, r2
 80012e6:	4a05      	ldr	r2, [pc, #20]	; (80012fc <_sbrk+0x64>)
 80012e8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80012ea:	68fb      	ldr	r3, [r7, #12]
}
 80012ec:	4618      	mov	r0, r3
 80012ee:	3718      	adds	r7, #24
 80012f0:	46bd      	mov	sp, r7
 80012f2:	bd80      	pop	{r7, pc}
 80012f4:	20020000 	.word	0x20020000
 80012f8:	00000400 	.word	0x00000400
 80012fc:	200002dc 	.word	0x200002dc
 8001300:	20000430 	.word	0x20000430

08001304 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001304:	b480      	push	{r7}
 8001306:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001308:	4b06      	ldr	r3, [pc, #24]	; (8001324 <SystemInit+0x20>)
 800130a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800130e:	4a05      	ldr	r2, [pc, #20]	; (8001324 <SystemInit+0x20>)
 8001310:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001314:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001318:	bf00      	nop
 800131a:	46bd      	mov	sp, r7
 800131c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001320:	4770      	bx	lr
 8001322:	bf00      	nop
 8001324:	e000ed00 	.word	0xe000ed00

08001328 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001328:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001360 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800132c:	480d      	ldr	r0, [pc, #52]	; (8001364 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800132e:	490e      	ldr	r1, [pc, #56]	; (8001368 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001330:	4a0e      	ldr	r2, [pc, #56]	; (800136c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001332:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001334:	e002      	b.n	800133c <LoopCopyDataInit>

08001336 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001336:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001338:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800133a:	3304      	adds	r3, #4

0800133c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800133c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800133e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001340:	d3f9      	bcc.n	8001336 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001342:	4a0b      	ldr	r2, [pc, #44]	; (8001370 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001344:	4c0b      	ldr	r4, [pc, #44]	; (8001374 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001346:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001348:	e001      	b.n	800134e <LoopFillZerobss>

0800134a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800134a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800134c:	3204      	adds	r2, #4

0800134e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800134e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001350:	d3fb      	bcc.n	800134a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001352:	f7ff ffd7 	bl	8001304 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001356:	f003 fe5b 	bl	8005010 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800135a:	f7ff fa9d 	bl	8000898 <main>
  bx  lr    
 800135e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001360:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001364:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001368:	200000b8 	.word	0x200000b8
  ldr r2, =_sidata
 800136c:	08005984 	.word	0x08005984
  ldr r2, =_sbss
 8001370:	200000b8 	.word	0x200000b8
  ldr r4, =_ebss
 8001374:	2000042c 	.word	0x2000042c

08001378 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001378:	e7fe      	b.n	8001378 <ADC_IRQHandler>
	...

0800137c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001380:	4b0e      	ldr	r3, [pc, #56]	; (80013bc <HAL_Init+0x40>)
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	4a0d      	ldr	r2, [pc, #52]	; (80013bc <HAL_Init+0x40>)
 8001386:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800138a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800138c:	4b0b      	ldr	r3, [pc, #44]	; (80013bc <HAL_Init+0x40>)
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	4a0a      	ldr	r2, [pc, #40]	; (80013bc <HAL_Init+0x40>)
 8001392:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001396:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001398:	4b08      	ldr	r3, [pc, #32]	; (80013bc <HAL_Init+0x40>)
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	4a07      	ldr	r2, [pc, #28]	; (80013bc <HAL_Init+0x40>)
 800139e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80013a2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80013a4:	2003      	movs	r0, #3
 80013a6:	f000 ff8d 	bl	80022c4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80013aa:	2000      	movs	r0, #0
 80013ac:	f000 f808 	bl	80013c0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80013b0:	f7ff fe16 	bl	8000fe0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80013b4:	2300      	movs	r3, #0
}
 80013b6:	4618      	mov	r0, r3
 80013b8:	bd80      	pop	{r7, pc}
 80013ba:	bf00      	nop
 80013bc:	40023c00 	.word	0x40023c00

080013c0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b082      	sub	sp, #8
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80013c8:	4b12      	ldr	r3, [pc, #72]	; (8001414 <HAL_InitTick+0x54>)
 80013ca:	681a      	ldr	r2, [r3, #0]
 80013cc:	4b12      	ldr	r3, [pc, #72]	; (8001418 <HAL_InitTick+0x58>)
 80013ce:	781b      	ldrb	r3, [r3, #0]
 80013d0:	4619      	mov	r1, r3
 80013d2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80013d6:	fbb3 f3f1 	udiv	r3, r3, r1
 80013da:	fbb2 f3f3 	udiv	r3, r2, r3
 80013de:	4618      	mov	r0, r3
 80013e0:	f000 ffa5 	bl	800232e <HAL_SYSTICK_Config>
 80013e4:	4603      	mov	r3, r0
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d001      	beq.n	80013ee <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80013ea:	2301      	movs	r3, #1
 80013ec:	e00e      	b.n	800140c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	2b0f      	cmp	r3, #15
 80013f2:	d80a      	bhi.n	800140a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80013f4:	2200      	movs	r2, #0
 80013f6:	6879      	ldr	r1, [r7, #4]
 80013f8:	f04f 30ff 	mov.w	r0, #4294967295
 80013fc:	f000 ff6d 	bl	80022da <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001400:	4a06      	ldr	r2, [pc, #24]	; (800141c <HAL_InitTick+0x5c>)
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001406:	2300      	movs	r3, #0
 8001408:	e000      	b.n	800140c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800140a:	2301      	movs	r3, #1
}
 800140c:	4618      	mov	r0, r3
 800140e:	3708      	adds	r7, #8
 8001410:	46bd      	mov	sp, r7
 8001412:	bd80      	pop	{r7, pc}
 8001414:	2000005c 	.word	0x2000005c
 8001418:	20000064 	.word	0x20000064
 800141c:	20000060 	.word	0x20000060

08001420 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001420:	b480      	push	{r7}
 8001422:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001424:	4b06      	ldr	r3, [pc, #24]	; (8001440 <HAL_IncTick+0x20>)
 8001426:	781b      	ldrb	r3, [r3, #0]
 8001428:	461a      	mov	r2, r3
 800142a:	4b06      	ldr	r3, [pc, #24]	; (8001444 <HAL_IncTick+0x24>)
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	4413      	add	r3, r2
 8001430:	4a04      	ldr	r2, [pc, #16]	; (8001444 <HAL_IncTick+0x24>)
 8001432:	6013      	str	r3, [r2, #0]
}
 8001434:	bf00      	nop
 8001436:	46bd      	mov	sp, r7
 8001438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143c:	4770      	bx	lr
 800143e:	bf00      	nop
 8001440:	20000064 	.word	0x20000064
 8001444:	200002e0 	.word	0x200002e0

08001448 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001448:	b480      	push	{r7}
 800144a:	af00      	add	r7, sp, #0
  return uwTick;
 800144c:	4b03      	ldr	r3, [pc, #12]	; (800145c <HAL_GetTick+0x14>)
 800144e:	681b      	ldr	r3, [r3, #0]
}
 8001450:	4618      	mov	r0, r3
 8001452:	46bd      	mov	sp, r7
 8001454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001458:	4770      	bx	lr
 800145a:	bf00      	nop
 800145c:	200002e0 	.word	0x200002e0

08001460 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b084      	sub	sp, #16
 8001464:	af00      	add	r7, sp, #0
 8001466:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	2b00      	cmp	r3, #0
 800146c:	d101      	bne.n	8001472 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800146e:	2301      	movs	r3, #1
 8001470:	e0ed      	b.n	800164e <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001478:	b2db      	uxtb	r3, r3
 800147a:	2b00      	cmp	r3, #0
 800147c:	d102      	bne.n	8001484 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800147e:	6878      	ldr	r0, [r7, #4]
 8001480:	f7ff fdde 	bl	8001040 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	681a      	ldr	r2, [r3, #0]
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	f042 0201 	orr.w	r2, r2, #1
 8001492:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001494:	f7ff ffd8 	bl	8001448 <HAL_GetTick>
 8001498:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800149a:	e012      	b.n	80014c2 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800149c:	f7ff ffd4 	bl	8001448 <HAL_GetTick>
 80014a0:	4602      	mov	r2, r0
 80014a2:	68fb      	ldr	r3, [r7, #12]
 80014a4:	1ad3      	subs	r3, r2, r3
 80014a6:	2b0a      	cmp	r3, #10
 80014a8:	d90b      	bls.n	80014c2 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014ae:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	2205      	movs	r2, #5
 80014ba:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80014be:	2301      	movs	r3, #1
 80014c0:	e0c5      	b.n	800164e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	685b      	ldr	r3, [r3, #4]
 80014c8:	f003 0301 	and.w	r3, r3, #1
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d0e5      	beq.n	800149c <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	681a      	ldr	r2, [r3, #0]
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	f022 0202 	bic.w	r2, r2, #2
 80014de:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80014e0:	f7ff ffb2 	bl	8001448 <HAL_GetTick>
 80014e4:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80014e6:	e012      	b.n	800150e <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80014e8:	f7ff ffae 	bl	8001448 <HAL_GetTick>
 80014ec:	4602      	mov	r2, r0
 80014ee:	68fb      	ldr	r3, [r7, #12]
 80014f0:	1ad3      	subs	r3, r2, r3
 80014f2:	2b0a      	cmp	r3, #10
 80014f4:	d90b      	bls.n	800150e <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014fa:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	2205      	movs	r2, #5
 8001506:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800150a:	2301      	movs	r3, #1
 800150c:	e09f      	b.n	800164e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	685b      	ldr	r3, [r3, #4]
 8001514:	f003 0302 	and.w	r3, r3, #2
 8001518:	2b00      	cmp	r3, #0
 800151a:	d1e5      	bne.n	80014e8 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	7e1b      	ldrb	r3, [r3, #24]
 8001520:	2b01      	cmp	r3, #1
 8001522:	d108      	bne.n	8001536 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	681a      	ldr	r2, [r3, #0]
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001532:	601a      	str	r2, [r3, #0]
 8001534:	e007      	b.n	8001546 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	681a      	ldr	r2, [r3, #0]
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001544:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	7e5b      	ldrb	r3, [r3, #25]
 800154a:	2b01      	cmp	r3, #1
 800154c:	d108      	bne.n	8001560 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	681a      	ldr	r2, [r3, #0]
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800155c:	601a      	str	r2, [r3, #0]
 800155e:	e007      	b.n	8001570 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	681a      	ldr	r2, [r3, #0]
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800156e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	7e9b      	ldrb	r3, [r3, #26]
 8001574:	2b01      	cmp	r3, #1
 8001576:	d108      	bne.n	800158a <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	681a      	ldr	r2, [r3, #0]
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	f042 0220 	orr.w	r2, r2, #32
 8001586:	601a      	str	r2, [r3, #0]
 8001588:	e007      	b.n	800159a <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	681a      	ldr	r2, [r3, #0]
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	f022 0220 	bic.w	r2, r2, #32
 8001598:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	7edb      	ldrb	r3, [r3, #27]
 800159e:	2b01      	cmp	r3, #1
 80015a0:	d108      	bne.n	80015b4 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	681a      	ldr	r2, [r3, #0]
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	f022 0210 	bic.w	r2, r2, #16
 80015b0:	601a      	str	r2, [r3, #0]
 80015b2:	e007      	b.n	80015c4 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	681a      	ldr	r2, [r3, #0]
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	f042 0210 	orr.w	r2, r2, #16
 80015c2:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	7f1b      	ldrb	r3, [r3, #28]
 80015c8:	2b01      	cmp	r3, #1
 80015ca:	d108      	bne.n	80015de <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	681a      	ldr	r2, [r3, #0]
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	f042 0208 	orr.w	r2, r2, #8
 80015da:	601a      	str	r2, [r3, #0]
 80015dc:	e007      	b.n	80015ee <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	681a      	ldr	r2, [r3, #0]
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	f022 0208 	bic.w	r2, r2, #8
 80015ec:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	7f5b      	ldrb	r3, [r3, #29]
 80015f2:	2b01      	cmp	r3, #1
 80015f4:	d108      	bne.n	8001608 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	681a      	ldr	r2, [r3, #0]
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	f042 0204 	orr.w	r2, r2, #4
 8001604:	601a      	str	r2, [r3, #0]
 8001606:	e007      	b.n	8001618 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	681a      	ldr	r2, [r3, #0]
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	f022 0204 	bic.w	r2, r2, #4
 8001616:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	689a      	ldr	r2, [r3, #8]
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	68db      	ldr	r3, [r3, #12]
 8001620:	431a      	orrs	r2, r3
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	691b      	ldr	r3, [r3, #16]
 8001626:	431a      	orrs	r2, r3
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	695b      	ldr	r3, [r3, #20]
 800162c:	ea42 0103 	orr.w	r1, r2, r3
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	685b      	ldr	r3, [r3, #4]
 8001634:	1e5a      	subs	r2, r3, #1
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	430a      	orrs	r2, r1
 800163c:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	2200      	movs	r2, #0
 8001642:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	2201      	movs	r2, #1
 8001648:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 800164c:	2300      	movs	r3, #0
}
 800164e:	4618      	mov	r0, r3
 8001650:	3710      	adds	r7, #16
 8001652:	46bd      	mov	sp, r7
 8001654:	bd80      	pop	{r7, pc}
	...

08001658 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8001658:	b480      	push	{r7}
 800165a:	b087      	sub	sp, #28
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
 8001660:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800166e:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8001670:	7cfb      	ldrb	r3, [r7, #19]
 8001672:	2b01      	cmp	r3, #1
 8001674:	d003      	beq.n	800167e <HAL_CAN_ConfigFilter+0x26>
 8001676:	7cfb      	ldrb	r3, [r7, #19]
 8001678:	2b02      	cmp	r3, #2
 800167a:	f040 80be 	bne.w	80017fa <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 800167e:	4b65      	ldr	r3, [pc, #404]	; (8001814 <HAL_CAN_ConfigFilter+0x1bc>)
 8001680:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001682:	697b      	ldr	r3, [r7, #20]
 8001684:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001688:	f043 0201 	orr.w	r2, r3, #1
 800168c:	697b      	ldr	r3, [r7, #20]
 800168e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8001692:	697b      	ldr	r3, [r7, #20]
 8001694:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001698:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 800169c:	697b      	ldr	r3, [r7, #20]
 800169e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 80016a2:	697b      	ldr	r3, [r7, #20]
 80016a4:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80016a8:	683b      	ldr	r3, [r7, #0]
 80016aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016ac:	021b      	lsls	r3, r3, #8
 80016ae:	431a      	orrs	r2, r3
 80016b0:	697b      	ldr	r3, [r7, #20]
 80016b2:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80016b6:	683b      	ldr	r3, [r7, #0]
 80016b8:	695b      	ldr	r3, [r3, #20]
 80016ba:	f003 031f 	and.w	r3, r3, #31
 80016be:	2201      	movs	r2, #1
 80016c0:	fa02 f303 	lsl.w	r3, r2, r3
 80016c4:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80016c6:	697b      	ldr	r3, [r7, #20]
 80016c8:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	43db      	mvns	r3, r3
 80016d0:	401a      	ands	r2, r3
 80016d2:	697b      	ldr	r3, [r7, #20]
 80016d4:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80016d8:	683b      	ldr	r3, [r7, #0]
 80016da:	69db      	ldr	r3, [r3, #28]
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d123      	bne.n	8001728 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80016e0:	697b      	ldr	r3, [r7, #20]
 80016e2:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80016e6:	68fb      	ldr	r3, [r7, #12]
 80016e8:	43db      	mvns	r3, r3
 80016ea:	401a      	ands	r2, r3
 80016ec:	697b      	ldr	r3, [r7, #20]
 80016ee:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80016f2:	683b      	ldr	r3, [r7, #0]
 80016f4:	68db      	ldr	r3, [r3, #12]
 80016f6:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80016f8:	683b      	ldr	r3, [r7, #0]
 80016fa:	685b      	ldr	r3, [r3, #4]
 80016fc:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80016fe:	683a      	ldr	r2, [r7, #0]
 8001700:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001702:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001704:	697b      	ldr	r3, [r7, #20]
 8001706:	3248      	adds	r2, #72	; 0x48
 8001708:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800170c:	683b      	ldr	r3, [r7, #0]
 800170e:	689b      	ldr	r3, [r3, #8]
 8001710:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8001712:	683b      	ldr	r3, [r7, #0]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001718:	683b      	ldr	r3, [r7, #0]
 800171a:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800171c:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800171e:	6979      	ldr	r1, [r7, #20]
 8001720:	3348      	adds	r3, #72	; 0x48
 8001722:	00db      	lsls	r3, r3, #3
 8001724:	440b      	add	r3, r1
 8001726:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8001728:	683b      	ldr	r3, [r7, #0]
 800172a:	69db      	ldr	r3, [r3, #28]
 800172c:	2b01      	cmp	r3, #1
 800172e:	d122      	bne.n	8001776 <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8001730:	697b      	ldr	r3, [r7, #20]
 8001732:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8001736:	68fb      	ldr	r3, [r7, #12]
 8001738:	431a      	orrs	r2, r3
 800173a:	697b      	ldr	r3, [r7, #20]
 800173c:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001740:	683b      	ldr	r3, [r7, #0]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001746:	683b      	ldr	r3, [r7, #0]
 8001748:	685b      	ldr	r3, [r3, #4]
 800174a:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800174c:	683a      	ldr	r2, [r7, #0]
 800174e:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001750:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001752:	697b      	ldr	r3, [r7, #20]
 8001754:	3248      	adds	r2, #72	; 0x48
 8001756:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800175a:	683b      	ldr	r3, [r7, #0]
 800175c:	689b      	ldr	r3, [r3, #8]
 800175e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8001760:	683b      	ldr	r3, [r7, #0]
 8001762:	68db      	ldr	r3, [r3, #12]
 8001764:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001766:	683b      	ldr	r3, [r7, #0]
 8001768:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800176a:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800176c:	6979      	ldr	r1, [r7, #20]
 800176e:	3348      	adds	r3, #72	; 0x48
 8001770:	00db      	lsls	r3, r3, #3
 8001772:	440b      	add	r3, r1
 8001774:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8001776:	683b      	ldr	r3, [r7, #0]
 8001778:	699b      	ldr	r3, [r3, #24]
 800177a:	2b00      	cmp	r3, #0
 800177c:	d109      	bne.n	8001792 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 800177e:	697b      	ldr	r3, [r7, #20]
 8001780:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	43db      	mvns	r3, r3
 8001788:	401a      	ands	r2, r3
 800178a:	697b      	ldr	r3, [r7, #20]
 800178c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8001790:	e007      	b.n	80017a2 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8001792:	697b      	ldr	r3, [r7, #20]
 8001794:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8001798:	68fb      	ldr	r3, [r7, #12]
 800179a:	431a      	orrs	r2, r3
 800179c:	697b      	ldr	r3, [r7, #20]
 800179e:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80017a2:	683b      	ldr	r3, [r7, #0]
 80017a4:	691b      	ldr	r3, [r3, #16]
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d109      	bne.n	80017be <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80017aa:	697b      	ldr	r3, [r7, #20]
 80017ac:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	43db      	mvns	r3, r3
 80017b4:	401a      	ands	r2, r3
 80017b6:	697b      	ldr	r3, [r7, #20]
 80017b8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 80017bc:	e007      	b.n	80017ce <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80017be:	697b      	ldr	r3, [r7, #20]
 80017c0:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	431a      	orrs	r2, r3
 80017c8:	697b      	ldr	r3, [r7, #20]
 80017ca:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80017ce:	683b      	ldr	r3, [r7, #0]
 80017d0:	6a1b      	ldr	r3, [r3, #32]
 80017d2:	2b01      	cmp	r3, #1
 80017d4:	d107      	bne.n	80017e6 <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80017d6:	697b      	ldr	r3, [r7, #20]
 80017d8:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80017dc:	68fb      	ldr	r3, [r7, #12]
 80017de:	431a      	orrs	r2, r3
 80017e0:	697b      	ldr	r3, [r7, #20]
 80017e2:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80017e6:	697b      	ldr	r3, [r7, #20]
 80017e8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80017ec:	f023 0201 	bic.w	r2, r3, #1
 80017f0:	697b      	ldr	r3, [r7, #20]
 80017f2:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 80017f6:	2300      	movs	r3, #0
 80017f8:	e006      	b.n	8001808 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017fe:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001806:	2301      	movs	r3, #1
  }
}
 8001808:	4618      	mov	r0, r3
 800180a:	371c      	adds	r7, #28
 800180c:	46bd      	mov	sp, r7
 800180e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001812:	4770      	bx	lr
 8001814:	40006400 	.word	0x40006400

08001818 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	b084      	sub	sp, #16
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001826:	b2db      	uxtb	r3, r3
 8001828:	2b01      	cmp	r3, #1
 800182a:	d12e      	bne.n	800188a <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	2202      	movs	r2, #2
 8001830:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	681a      	ldr	r2, [r3, #0]
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	f022 0201 	bic.w	r2, r2, #1
 8001842:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001844:	f7ff fe00 	bl	8001448 <HAL_GetTick>
 8001848:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800184a:	e012      	b.n	8001872 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800184c:	f7ff fdfc 	bl	8001448 <HAL_GetTick>
 8001850:	4602      	mov	r2, r0
 8001852:	68fb      	ldr	r3, [r7, #12]
 8001854:	1ad3      	subs	r3, r2, r3
 8001856:	2b0a      	cmp	r3, #10
 8001858:	d90b      	bls.n	8001872 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800185e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	2205      	movs	r2, #5
 800186a:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800186e:	2301      	movs	r3, #1
 8001870:	e012      	b.n	8001898 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	685b      	ldr	r3, [r3, #4]
 8001878:	f003 0301 	and.w	r3, r3, #1
 800187c:	2b00      	cmp	r3, #0
 800187e:	d1e5      	bne.n	800184c <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	2200      	movs	r2, #0
 8001884:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8001886:	2300      	movs	r3, #0
 8001888:	e006      	b.n	8001898 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800188e:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001896:	2301      	movs	r3, #1
  }
}
 8001898:	4618      	mov	r0, r3
 800189a:	3710      	adds	r7, #16
 800189c:	46bd      	mov	sp, r7
 800189e:	bd80      	pop	{r7, pc}

080018a0 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 80018a0:	b480      	push	{r7}
 80018a2:	b089      	sub	sp, #36	; 0x24
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	60f8      	str	r0, [r7, #12]
 80018a8:	60b9      	str	r1, [r7, #8]
 80018aa:	607a      	str	r2, [r7, #4]
 80018ac:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80018ae:	68fb      	ldr	r3, [r7, #12]
 80018b0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80018b4:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80018b6:	68fb      	ldr	r3, [r7, #12]
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	689b      	ldr	r3, [r3, #8]
 80018bc:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80018be:	7ffb      	ldrb	r3, [r7, #31]
 80018c0:	2b01      	cmp	r3, #1
 80018c2:	d003      	beq.n	80018cc <HAL_CAN_AddTxMessage+0x2c>
 80018c4:	7ffb      	ldrb	r3, [r7, #31]
 80018c6:	2b02      	cmp	r3, #2
 80018c8:	f040 80b8 	bne.w	8001a3c <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80018cc:	69bb      	ldr	r3, [r7, #24]
 80018ce:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d10a      	bne.n	80018ec <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80018d6:	69bb      	ldr	r3, [r7, #24]
 80018d8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d105      	bne.n	80018ec <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 80018e0:	69bb      	ldr	r3, [r7, #24]
 80018e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	f000 80a0 	beq.w	8001a2c <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80018ec:	69bb      	ldr	r3, [r7, #24]
 80018ee:	0e1b      	lsrs	r3, r3, #24
 80018f0:	f003 0303 	and.w	r3, r3, #3
 80018f4:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 80018f6:	697b      	ldr	r3, [r7, #20]
 80018f8:	2b02      	cmp	r3, #2
 80018fa:	d907      	bls.n	800190c <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001900:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8001908:	2301      	movs	r3, #1
 800190a:	e09e      	b.n	8001a4a <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 800190c:	2201      	movs	r2, #1
 800190e:	697b      	ldr	r3, [r7, #20]
 8001910:	409a      	lsls	r2, r3
 8001912:	683b      	ldr	r3, [r7, #0]
 8001914:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8001916:	68bb      	ldr	r3, [r7, #8]
 8001918:	689b      	ldr	r3, [r3, #8]
 800191a:	2b00      	cmp	r3, #0
 800191c:	d10d      	bne.n	800193a <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800191e:	68bb      	ldr	r3, [r7, #8]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8001924:	68bb      	ldr	r3, [r7, #8]
 8001926:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001928:	68f9      	ldr	r1, [r7, #12]
 800192a:	6809      	ldr	r1, [r1, #0]
 800192c:	431a      	orrs	r2, r3
 800192e:	697b      	ldr	r3, [r7, #20]
 8001930:	3318      	adds	r3, #24
 8001932:	011b      	lsls	r3, r3, #4
 8001934:	440b      	add	r3, r1
 8001936:	601a      	str	r2, [r3, #0]
 8001938:	e00f      	b.n	800195a <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800193a:	68bb      	ldr	r3, [r7, #8]
 800193c:	685b      	ldr	r3, [r3, #4]
 800193e:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8001940:	68bb      	ldr	r3, [r7, #8]
 8001942:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001944:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8001946:	68bb      	ldr	r3, [r7, #8]
 8001948:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800194a:	68f9      	ldr	r1, [r7, #12]
 800194c:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 800194e:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001950:	697b      	ldr	r3, [r7, #20]
 8001952:	3318      	adds	r3, #24
 8001954:	011b      	lsls	r3, r3, #4
 8001956:	440b      	add	r3, r1
 8001958:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 800195a:	68fb      	ldr	r3, [r7, #12]
 800195c:	6819      	ldr	r1, [r3, #0]
 800195e:	68bb      	ldr	r3, [r7, #8]
 8001960:	691a      	ldr	r2, [r3, #16]
 8001962:	697b      	ldr	r3, [r7, #20]
 8001964:	3318      	adds	r3, #24
 8001966:	011b      	lsls	r3, r3, #4
 8001968:	440b      	add	r3, r1
 800196a:	3304      	adds	r3, #4
 800196c:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800196e:	68bb      	ldr	r3, [r7, #8]
 8001970:	7d1b      	ldrb	r3, [r3, #20]
 8001972:	2b01      	cmp	r3, #1
 8001974:	d111      	bne.n	800199a <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	681a      	ldr	r2, [r3, #0]
 800197a:	697b      	ldr	r3, [r7, #20]
 800197c:	3318      	adds	r3, #24
 800197e:	011b      	lsls	r3, r3, #4
 8001980:	4413      	add	r3, r2
 8001982:	3304      	adds	r3, #4
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	68fa      	ldr	r2, [r7, #12]
 8001988:	6811      	ldr	r1, [r2, #0]
 800198a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800198e:	697b      	ldr	r3, [r7, #20]
 8001990:	3318      	adds	r3, #24
 8001992:	011b      	lsls	r3, r3, #4
 8001994:	440b      	add	r3, r1
 8001996:	3304      	adds	r3, #4
 8001998:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	3307      	adds	r3, #7
 800199e:	781b      	ldrb	r3, [r3, #0]
 80019a0:	061a      	lsls	r2, r3, #24
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	3306      	adds	r3, #6
 80019a6:	781b      	ldrb	r3, [r3, #0]
 80019a8:	041b      	lsls	r3, r3, #16
 80019aa:	431a      	orrs	r2, r3
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	3305      	adds	r3, #5
 80019b0:	781b      	ldrb	r3, [r3, #0]
 80019b2:	021b      	lsls	r3, r3, #8
 80019b4:	4313      	orrs	r3, r2
 80019b6:	687a      	ldr	r2, [r7, #4]
 80019b8:	3204      	adds	r2, #4
 80019ba:	7812      	ldrb	r2, [r2, #0]
 80019bc:	4610      	mov	r0, r2
 80019be:	68fa      	ldr	r2, [r7, #12]
 80019c0:	6811      	ldr	r1, [r2, #0]
 80019c2:	ea43 0200 	orr.w	r2, r3, r0
 80019c6:	697b      	ldr	r3, [r7, #20]
 80019c8:	011b      	lsls	r3, r3, #4
 80019ca:	440b      	add	r3, r1
 80019cc:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 80019d0:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	3303      	adds	r3, #3
 80019d6:	781b      	ldrb	r3, [r3, #0]
 80019d8:	061a      	lsls	r2, r3, #24
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	3302      	adds	r3, #2
 80019de:	781b      	ldrb	r3, [r3, #0]
 80019e0:	041b      	lsls	r3, r3, #16
 80019e2:	431a      	orrs	r2, r3
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	3301      	adds	r3, #1
 80019e8:	781b      	ldrb	r3, [r3, #0]
 80019ea:	021b      	lsls	r3, r3, #8
 80019ec:	4313      	orrs	r3, r2
 80019ee:	687a      	ldr	r2, [r7, #4]
 80019f0:	7812      	ldrb	r2, [r2, #0]
 80019f2:	4610      	mov	r0, r2
 80019f4:	68fa      	ldr	r2, [r7, #12]
 80019f6:	6811      	ldr	r1, [r2, #0]
 80019f8:	ea43 0200 	orr.w	r2, r3, r0
 80019fc:	697b      	ldr	r3, [r7, #20]
 80019fe:	011b      	lsls	r3, r3, #4
 8001a00:	440b      	add	r3, r1
 8001a02:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8001a06:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	681a      	ldr	r2, [r3, #0]
 8001a0c:	697b      	ldr	r3, [r7, #20]
 8001a0e:	3318      	adds	r3, #24
 8001a10:	011b      	lsls	r3, r3, #4
 8001a12:	4413      	add	r3, r2
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	68fa      	ldr	r2, [r7, #12]
 8001a18:	6811      	ldr	r1, [r2, #0]
 8001a1a:	f043 0201 	orr.w	r2, r3, #1
 8001a1e:	697b      	ldr	r3, [r7, #20]
 8001a20:	3318      	adds	r3, #24
 8001a22:	011b      	lsls	r3, r3, #4
 8001a24:	440b      	add	r3, r1
 8001a26:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8001a28:	2300      	movs	r3, #0
 8001a2a:	e00e      	b.n	8001a4a <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a30:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8001a38:	2301      	movs	r3, #1
 8001a3a:	e006      	b.n	8001a4a <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a40:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001a44:	68fb      	ldr	r3, [r7, #12]
 8001a46:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001a48:	2301      	movs	r3, #1
  }
}
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	3724      	adds	r7, #36	; 0x24
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a54:	4770      	bx	lr

08001a56 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8001a56:	b480      	push	{r7}
 8001a58:	b087      	sub	sp, #28
 8001a5a:	af00      	add	r7, sp, #0
 8001a5c:	60f8      	str	r0, [r7, #12]
 8001a5e:	60b9      	str	r1, [r7, #8]
 8001a60:	607a      	str	r2, [r7, #4]
 8001a62:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001a64:	68fb      	ldr	r3, [r7, #12]
 8001a66:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001a6a:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8001a6c:	7dfb      	ldrb	r3, [r7, #23]
 8001a6e:	2b01      	cmp	r3, #1
 8001a70:	d003      	beq.n	8001a7a <HAL_CAN_GetRxMessage+0x24>
 8001a72:	7dfb      	ldrb	r3, [r7, #23]
 8001a74:	2b02      	cmp	r3, #2
 8001a76:	f040 80f3 	bne.w	8001c60 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001a7a:	68bb      	ldr	r3, [r7, #8]
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d10e      	bne.n	8001a9e <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	68db      	ldr	r3, [r3, #12]
 8001a86:	f003 0303 	and.w	r3, r3, #3
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d116      	bne.n	8001abc <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001a8e:	68fb      	ldr	r3, [r7, #12]
 8001a90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a92:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8001a96:	68fb      	ldr	r3, [r7, #12]
 8001a98:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8001a9a:	2301      	movs	r3, #1
 8001a9c:	e0e7      	b.n	8001c6e <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8001a9e:	68fb      	ldr	r3, [r7, #12]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	691b      	ldr	r3, [r3, #16]
 8001aa4:	f003 0303 	and.w	r3, r3, #3
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d107      	bne.n	8001abc <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ab0:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8001ab4:	68fb      	ldr	r3, [r7, #12]
 8001ab6:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8001ab8:	2301      	movs	r3, #1
 8001aba:	e0d8      	b.n	8001c6e <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	681a      	ldr	r2, [r3, #0]
 8001ac0:	68bb      	ldr	r3, [r7, #8]
 8001ac2:	331b      	adds	r3, #27
 8001ac4:	011b      	lsls	r3, r3, #4
 8001ac6:	4413      	add	r3, r2
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	f003 0204 	and.w	r2, r3, #4
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	689b      	ldr	r3, [r3, #8]
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d10c      	bne.n	8001af4 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	681a      	ldr	r2, [r3, #0]
 8001ade:	68bb      	ldr	r3, [r7, #8]
 8001ae0:	331b      	adds	r3, #27
 8001ae2:	011b      	lsls	r3, r3, #4
 8001ae4:	4413      	add	r3, r2
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	0d5b      	lsrs	r3, r3, #21
 8001aea:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	601a      	str	r2, [r3, #0]
 8001af2:	e00b      	b.n	8001b0c <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	681a      	ldr	r2, [r3, #0]
 8001af8:	68bb      	ldr	r3, [r7, #8]
 8001afa:	331b      	adds	r3, #27
 8001afc:	011b      	lsls	r3, r3, #4
 8001afe:	4413      	add	r3, r2
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	08db      	lsrs	r3, r3, #3
 8001b04:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8001b0c:	68fb      	ldr	r3, [r7, #12]
 8001b0e:	681a      	ldr	r2, [r3, #0]
 8001b10:	68bb      	ldr	r3, [r7, #8]
 8001b12:	331b      	adds	r3, #27
 8001b14:	011b      	lsls	r3, r3, #4
 8001b16:	4413      	add	r3, r2
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	f003 0202 	and.w	r2, r3, #2
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8001b22:	68fb      	ldr	r3, [r7, #12]
 8001b24:	681a      	ldr	r2, [r3, #0]
 8001b26:	68bb      	ldr	r3, [r7, #8]
 8001b28:	331b      	adds	r3, #27
 8001b2a:	011b      	lsls	r3, r3, #4
 8001b2c:	4413      	add	r3, r2
 8001b2e:	3304      	adds	r3, #4
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	f003 020f 	and.w	r2, r3, #15
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8001b3a:	68fb      	ldr	r3, [r7, #12]
 8001b3c:	681a      	ldr	r2, [r3, #0]
 8001b3e:	68bb      	ldr	r3, [r7, #8]
 8001b40:	331b      	adds	r3, #27
 8001b42:	011b      	lsls	r3, r3, #4
 8001b44:	4413      	add	r3, r2
 8001b46:	3304      	adds	r3, #4
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	0a1b      	lsrs	r3, r3, #8
 8001b4c:	b2da      	uxtb	r2, r3
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	681a      	ldr	r2, [r3, #0]
 8001b56:	68bb      	ldr	r3, [r7, #8]
 8001b58:	331b      	adds	r3, #27
 8001b5a:	011b      	lsls	r3, r3, #4
 8001b5c:	4413      	add	r3, r2
 8001b5e:	3304      	adds	r3, #4
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	0c1b      	lsrs	r3, r3, #16
 8001b64:	b29a      	uxth	r2, r3
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	681a      	ldr	r2, [r3, #0]
 8001b6e:	68bb      	ldr	r3, [r7, #8]
 8001b70:	011b      	lsls	r3, r3, #4
 8001b72:	4413      	add	r3, r2
 8001b74:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	b2da      	uxtb	r2, r3
 8001b7c:	683b      	ldr	r3, [r7, #0]
 8001b7e:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	681a      	ldr	r2, [r3, #0]
 8001b84:	68bb      	ldr	r3, [r7, #8]
 8001b86:	011b      	lsls	r3, r3, #4
 8001b88:	4413      	add	r3, r2
 8001b8a:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	0a1a      	lsrs	r2, r3, #8
 8001b92:	683b      	ldr	r3, [r7, #0]
 8001b94:	3301      	adds	r3, #1
 8001b96:	b2d2      	uxtb	r2, r2
 8001b98:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	681a      	ldr	r2, [r3, #0]
 8001b9e:	68bb      	ldr	r3, [r7, #8]
 8001ba0:	011b      	lsls	r3, r3, #4
 8001ba2:	4413      	add	r3, r2
 8001ba4:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	0c1a      	lsrs	r2, r3, #16
 8001bac:	683b      	ldr	r3, [r7, #0]
 8001bae:	3302      	adds	r3, #2
 8001bb0:	b2d2      	uxtb	r2, r2
 8001bb2:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	681a      	ldr	r2, [r3, #0]
 8001bb8:	68bb      	ldr	r3, [r7, #8]
 8001bba:	011b      	lsls	r3, r3, #4
 8001bbc:	4413      	add	r3, r2
 8001bbe:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	0e1a      	lsrs	r2, r3, #24
 8001bc6:	683b      	ldr	r3, [r7, #0]
 8001bc8:	3303      	adds	r3, #3
 8001bca:	b2d2      	uxtb	r2, r2
 8001bcc:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	681a      	ldr	r2, [r3, #0]
 8001bd2:	68bb      	ldr	r3, [r7, #8]
 8001bd4:	011b      	lsls	r3, r3, #4
 8001bd6:	4413      	add	r3, r2
 8001bd8:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001bdc:	681a      	ldr	r2, [r3, #0]
 8001bde:	683b      	ldr	r3, [r7, #0]
 8001be0:	3304      	adds	r3, #4
 8001be2:	b2d2      	uxtb	r2, r2
 8001be4:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	681a      	ldr	r2, [r3, #0]
 8001bea:	68bb      	ldr	r3, [r7, #8]
 8001bec:	011b      	lsls	r3, r3, #4
 8001bee:	4413      	add	r3, r2
 8001bf0:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	0a1a      	lsrs	r2, r3, #8
 8001bf8:	683b      	ldr	r3, [r7, #0]
 8001bfa:	3305      	adds	r3, #5
 8001bfc:	b2d2      	uxtb	r2, r2
 8001bfe:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	681a      	ldr	r2, [r3, #0]
 8001c04:	68bb      	ldr	r3, [r7, #8]
 8001c06:	011b      	lsls	r3, r3, #4
 8001c08:	4413      	add	r3, r2
 8001c0a:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	0c1a      	lsrs	r2, r3, #16
 8001c12:	683b      	ldr	r3, [r7, #0]
 8001c14:	3306      	adds	r3, #6
 8001c16:	b2d2      	uxtb	r2, r2
 8001c18:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	681a      	ldr	r2, [r3, #0]
 8001c1e:	68bb      	ldr	r3, [r7, #8]
 8001c20:	011b      	lsls	r3, r3, #4
 8001c22:	4413      	add	r3, r2
 8001c24:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	0e1a      	lsrs	r2, r3, #24
 8001c2c:	683b      	ldr	r3, [r7, #0]
 8001c2e:	3307      	adds	r3, #7
 8001c30:	b2d2      	uxtb	r2, r2
 8001c32:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001c34:	68bb      	ldr	r3, [r7, #8]
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d108      	bne.n	8001c4c <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	68da      	ldr	r2, [r3, #12]
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	f042 0220 	orr.w	r2, r2, #32
 8001c48:	60da      	str	r2, [r3, #12]
 8001c4a:	e007      	b.n	8001c5c <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	691a      	ldr	r2, [r3, #16]
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	f042 0220 	orr.w	r2, r2, #32
 8001c5a:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	e006      	b.n	8001c6e <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c64:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001c6c:	2301      	movs	r3, #1
  }
}
 8001c6e:	4618      	mov	r0, r3
 8001c70:	371c      	adds	r7, #28
 8001c72:	46bd      	mov	sp, r7
 8001c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c78:	4770      	bx	lr

08001c7a <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8001c7a:	b480      	push	{r7}
 8001c7c:	b085      	sub	sp, #20
 8001c7e:	af00      	add	r7, sp, #0
 8001c80:	6078      	str	r0, [r7, #4]
 8001c82:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001c8a:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8001c8c:	7bfb      	ldrb	r3, [r7, #15]
 8001c8e:	2b01      	cmp	r3, #1
 8001c90:	d002      	beq.n	8001c98 <HAL_CAN_ActivateNotification+0x1e>
 8001c92:	7bfb      	ldrb	r3, [r7, #15]
 8001c94:	2b02      	cmp	r3, #2
 8001c96:	d109      	bne.n	8001cac <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	6959      	ldr	r1, [r3, #20]
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	683a      	ldr	r2, [r7, #0]
 8001ca4:	430a      	orrs	r2, r1
 8001ca6:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8001ca8:	2300      	movs	r3, #0
 8001caa:	e006      	b.n	8001cba <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cb0:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001cb8:	2301      	movs	r3, #1
  }
}
 8001cba:	4618      	mov	r0, r3
 8001cbc:	3714      	adds	r7, #20
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc4:	4770      	bx	lr

08001cc6 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8001cc6:	b580      	push	{r7, lr}
 8001cc8:	b08a      	sub	sp, #40	; 0x28
 8001cca:	af00      	add	r7, sp, #0
 8001ccc:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8001cce:	2300      	movs	r3, #0
 8001cd0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	695b      	ldr	r3, [r3, #20]
 8001cd8:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	685b      	ldr	r3, [r3, #4]
 8001ce0:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	689b      	ldr	r3, [r3, #8]
 8001ce8:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	68db      	ldr	r3, [r3, #12]
 8001cf0:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	691b      	ldr	r3, [r3, #16]
 8001cf8:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	699b      	ldr	r3, [r3, #24]
 8001d00:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8001d02:	6a3b      	ldr	r3, [r7, #32]
 8001d04:	f003 0301 	and.w	r3, r3, #1
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d07c      	beq.n	8001e06 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8001d0c:	69bb      	ldr	r3, [r7, #24]
 8001d0e:	f003 0301 	and.w	r3, r3, #1
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d023      	beq.n	8001d5e <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	2201      	movs	r2, #1
 8001d1c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8001d1e:	69bb      	ldr	r3, [r7, #24]
 8001d20:	f003 0302 	and.w	r3, r3, #2
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d003      	beq.n	8001d30 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8001d28:	6878      	ldr	r0, [r7, #4]
 8001d2a:	f000 f983 	bl	8002034 <HAL_CAN_TxMailbox0CompleteCallback>
 8001d2e:	e016      	b.n	8001d5e <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8001d30:	69bb      	ldr	r3, [r7, #24]
 8001d32:	f003 0304 	and.w	r3, r3, #4
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d004      	beq.n	8001d44 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8001d3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d3c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001d40:	627b      	str	r3, [r7, #36]	; 0x24
 8001d42:	e00c      	b.n	8001d5e <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8001d44:	69bb      	ldr	r3, [r7, #24]
 8001d46:	f003 0308 	and.w	r3, r3, #8
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d004      	beq.n	8001d58 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8001d4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d50:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001d54:	627b      	str	r3, [r7, #36]	; 0x24
 8001d56:	e002      	b.n	8001d5e <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8001d58:	6878      	ldr	r0, [r7, #4]
 8001d5a:	f000 f989 	bl	8002070 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8001d5e:	69bb      	ldr	r3, [r7, #24]
 8001d60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d024      	beq.n	8001db2 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001d70:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8001d72:	69bb      	ldr	r3, [r7, #24]
 8001d74:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d003      	beq.n	8001d84 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8001d7c:	6878      	ldr	r0, [r7, #4]
 8001d7e:	f000 f963 	bl	8002048 <HAL_CAN_TxMailbox1CompleteCallback>
 8001d82:	e016      	b.n	8001db2 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8001d84:	69bb      	ldr	r3, [r7, #24]
 8001d86:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d004      	beq.n	8001d98 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8001d8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d90:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001d94:	627b      	str	r3, [r7, #36]	; 0x24
 8001d96:	e00c      	b.n	8001db2 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8001d98:	69bb      	ldr	r3, [r7, #24]
 8001d9a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d004      	beq.n	8001dac <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8001da2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001da4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001da8:	627b      	str	r3, [r7, #36]	; 0x24
 8001daa:	e002      	b.n	8001db2 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8001dac:	6878      	ldr	r0, [r7, #4]
 8001dae:	f000 f969 	bl	8002084 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8001db2:	69bb      	ldr	r3, [r7, #24]
 8001db4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d024      	beq.n	8001e06 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001dc4:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8001dc6:	69bb      	ldr	r3, [r7, #24]
 8001dc8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d003      	beq.n	8001dd8 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8001dd0:	6878      	ldr	r0, [r7, #4]
 8001dd2:	f000 f943 	bl	800205c <HAL_CAN_TxMailbox2CompleteCallback>
 8001dd6:	e016      	b.n	8001e06 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8001dd8:	69bb      	ldr	r3, [r7, #24]
 8001dda:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d004      	beq.n	8001dec <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8001de2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001de4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001de8:	627b      	str	r3, [r7, #36]	; 0x24
 8001dea:	e00c      	b.n	8001e06 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8001dec:	69bb      	ldr	r3, [r7, #24]
 8001dee:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d004      	beq.n	8001e00 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8001df6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001df8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001dfc:	627b      	str	r3, [r7, #36]	; 0x24
 8001dfe:	e002      	b.n	8001e06 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8001e00:	6878      	ldr	r0, [r7, #4]
 8001e02:	f000 f949 	bl	8002098 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8001e06:	6a3b      	ldr	r3, [r7, #32]
 8001e08:	f003 0308 	and.w	r3, r3, #8
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d00c      	beq.n	8001e2a <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8001e10:	697b      	ldr	r3, [r7, #20]
 8001e12:	f003 0310 	and.w	r3, r3, #16
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d007      	beq.n	8001e2a <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8001e1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e1c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001e20:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	2210      	movs	r2, #16
 8001e28:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8001e2a:	6a3b      	ldr	r3, [r7, #32]
 8001e2c:	f003 0304 	and.w	r3, r3, #4
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d00b      	beq.n	8001e4c <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8001e34:	697b      	ldr	r3, [r7, #20]
 8001e36:	f003 0308 	and.w	r3, r3, #8
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d006      	beq.n	8001e4c <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	2208      	movs	r2, #8
 8001e44:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8001e46:	6878      	ldr	r0, [r7, #4]
 8001e48:	f000 f930 	bl	80020ac <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8001e4c:	6a3b      	ldr	r3, [r7, #32]
 8001e4e:	f003 0302 	and.w	r3, r3, #2
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d009      	beq.n	8001e6a <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	68db      	ldr	r3, [r3, #12]
 8001e5c:	f003 0303 	and.w	r3, r3, #3
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d002      	beq.n	8001e6a <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8001e64:	6878      	ldr	r0, [r7, #4]
 8001e66:	f7fe fbfb 	bl	8000660 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8001e6a:	6a3b      	ldr	r3, [r7, #32]
 8001e6c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d00c      	beq.n	8001e8e <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8001e74:	693b      	ldr	r3, [r7, #16]
 8001e76:	f003 0310 	and.w	r3, r3, #16
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d007      	beq.n	8001e8e <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8001e7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e80:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001e84:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	2210      	movs	r2, #16
 8001e8c:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8001e8e:	6a3b      	ldr	r3, [r7, #32]
 8001e90:	f003 0320 	and.w	r3, r3, #32
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d00b      	beq.n	8001eb0 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8001e98:	693b      	ldr	r3, [r7, #16]
 8001e9a:	f003 0308 	and.w	r3, r3, #8
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d006      	beq.n	8001eb0 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	2208      	movs	r2, #8
 8001ea8:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8001eaa:	6878      	ldr	r0, [r7, #4]
 8001eac:	f000 f912 	bl	80020d4 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8001eb0:	6a3b      	ldr	r3, [r7, #32]
 8001eb2:	f003 0310 	and.w	r3, r3, #16
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d009      	beq.n	8001ece <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	691b      	ldr	r3, [r3, #16]
 8001ec0:	f003 0303 	and.w	r3, r3, #3
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d002      	beq.n	8001ece <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8001ec8:	6878      	ldr	r0, [r7, #4]
 8001eca:	f000 f8f9 	bl	80020c0 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8001ece:	6a3b      	ldr	r3, [r7, #32]
 8001ed0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d00b      	beq.n	8001ef0 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8001ed8:	69fb      	ldr	r3, [r7, #28]
 8001eda:	f003 0310 	and.w	r3, r3, #16
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d006      	beq.n	8001ef0 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	2210      	movs	r2, #16
 8001ee8:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8001eea:	6878      	ldr	r0, [r7, #4]
 8001eec:	f000 f8fc 	bl	80020e8 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8001ef0:	6a3b      	ldr	r3, [r7, #32]
 8001ef2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d00b      	beq.n	8001f12 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8001efa:	69fb      	ldr	r3, [r7, #28]
 8001efc:	f003 0308 	and.w	r3, r3, #8
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d006      	beq.n	8001f12 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	2208      	movs	r2, #8
 8001f0a:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8001f0c:	6878      	ldr	r0, [r7, #4]
 8001f0e:	f000 f8f5 	bl	80020fc <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8001f12:	6a3b      	ldr	r3, [r7, #32]
 8001f14:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d07b      	beq.n	8002014 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8001f1c:	69fb      	ldr	r3, [r7, #28]
 8001f1e:	f003 0304 	and.w	r3, r3, #4
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d072      	beq.n	800200c <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001f26:	6a3b      	ldr	r3, [r7, #32]
 8001f28:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d008      	beq.n	8001f42 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d003      	beq.n	8001f42 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8001f3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f3c:	f043 0301 	orr.w	r3, r3, #1
 8001f40:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001f42:	6a3b      	ldr	r3, [r7, #32]
 8001f44:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d008      	beq.n	8001f5e <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d003      	beq.n	8001f5e <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8001f56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f58:	f043 0302 	orr.w	r3, r3, #2
 8001f5c:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001f5e:	6a3b      	ldr	r3, [r7, #32]
 8001f60:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d008      	beq.n	8001f7a <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d003      	beq.n	8001f7a <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8001f72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f74:	f043 0304 	orr.w	r3, r3, #4
 8001f78:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001f7a:	6a3b      	ldr	r3, [r7, #32]
 8001f7c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d043      	beq.n	800200c <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d03e      	beq.n	800200c <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001f94:	2b60      	cmp	r3, #96	; 0x60
 8001f96:	d02b      	beq.n	8001ff0 <HAL_CAN_IRQHandler+0x32a>
 8001f98:	2b60      	cmp	r3, #96	; 0x60
 8001f9a:	d82e      	bhi.n	8001ffa <HAL_CAN_IRQHandler+0x334>
 8001f9c:	2b50      	cmp	r3, #80	; 0x50
 8001f9e:	d022      	beq.n	8001fe6 <HAL_CAN_IRQHandler+0x320>
 8001fa0:	2b50      	cmp	r3, #80	; 0x50
 8001fa2:	d82a      	bhi.n	8001ffa <HAL_CAN_IRQHandler+0x334>
 8001fa4:	2b40      	cmp	r3, #64	; 0x40
 8001fa6:	d019      	beq.n	8001fdc <HAL_CAN_IRQHandler+0x316>
 8001fa8:	2b40      	cmp	r3, #64	; 0x40
 8001faa:	d826      	bhi.n	8001ffa <HAL_CAN_IRQHandler+0x334>
 8001fac:	2b30      	cmp	r3, #48	; 0x30
 8001fae:	d010      	beq.n	8001fd2 <HAL_CAN_IRQHandler+0x30c>
 8001fb0:	2b30      	cmp	r3, #48	; 0x30
 8001fb2:	d822      	bhi.n	8001ffa <HAL_CAN_IRQHandler+0x334>
 8001fb4:	2b10      	cmp	r3, #16
 8001fb6:	d002      	beq.n	8001fbe <HAL_CAN_IRQHandler+0x2f8>
 8001fb8:	2b20      	cmp	r3, #32
 8001fba:	d005      	beq.n	8001fc8 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8001fbc:	e01d      	b.n	8001ffa <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8001fbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fc0:	f043 0308 	orr.w	r3, r3, #8
 8001fc4:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001fc6:	e019      	b.n	8001ffc <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8001fc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fca:	f043 0310 	orr.w	r3, r3, #16
 8001fce:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001fd0:	e014      	b.n	8001ffc <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8001fd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fd4:	f043 0320 	orr.w	r3, r3, #32
 8001fd8:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001fda:	e00f      	b.n	8001ffc <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8001fdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fde:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001fe2:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001fe4:	e00a      	b.n	8001ffc <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8001fe6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fe8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001fec:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001fee:	e005      	b.n	8001ffc <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8001ff0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ff2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ff6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001ff8:	e000      	b.n	8001ffc <HAL_CAN_IRQHandler+0x336>
            break;
 8001ffa:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	699a      	ldr	r2, [r3, #24]
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800200a:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	2204      	movs	r2, #4
 8002012:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8002014:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002016:	2b00      	cmp	r3, #0
 8002018:	d008      	beq.n	800202c <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800201e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002020:	431a      	orrs	r2, r3
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8002026:	6878      	ldr	r0, [r7, #4]
 8002028:	f000 f872 	bl	8002110 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 800202c:	bf00      	nop
 800202e:	3728      	adds	r7, #40	; 0x28
 8002030:	46bd      	mov	sp, r7
 8002032:	bd80      	pop	{r7, pc}

08002034 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002034:	b480      	push	{r7}
 8002036:	b083      	sub	sp, #12
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 800203c:	bf00      	nop
 800203e:	370c      	adds	r7, #12
 8002040:	46bd      	mov	sp, r7
 8002042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002046:	4770      	bx	lr

08002048 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002048:	b480      	push	{r7}
 800204a:	b083      	sub	sp, #12
 800204c:	af00      	add	r7, sp, #0
 800204e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8002050:	bf00      	nop
 8002052:	370c      	adds	r7, #12
 8002054:	46bd      	mov	sp, r7
 8002056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205a:	4770      	bx	lr

0800205c <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800205c:	b480      	push	{r7}
 800205e:	b083      	sub	sp, #12
 8002060:	af00      	add	r7, sp, #0
 8002062:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8002064:	bf00      	nop
 8002066:	370c      	adds	r7, #12
 8002068:	46bd      	mov	sp, r7
 800206a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206e:	4770      	bx	lr

08002070 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002070:	b480      	push	{r7}
 8002072:	b083      	sub	sp, #12
 8002074:	af00      	add	r7, sp, #0
 8002076:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8002078:	bf00      	nop
 800207a:	370c      	adds	r7, #12
 800207c:	46bd      	mov	sp, r7
 800207e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002082:	4770      	bx	lr

08002084 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002084:	b480      	push	{r7}
 8002086:	b083      	sub	sp, #12
 8002088:	af00      	add	r7, sp, #0
 800208a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 800208c:	bf00      	nop
 800208e:	370c      	adds	r7, #12
 8002090:	46bd      	mov	sp, r7
 8002092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002096:	4770      	bx	lr

08002098 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002098:	b480      	push	{r7}
 800209a:	b083      	sub	sp, #12
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 80020a0:	bf00      	nop
 80020a2:	370c      	adds	r7, #12
 80020a4:	46bd      	mov	sp, r7
 80020a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020aa:	4770      	bx	lr

080020ac <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 80020ac:	b480      	push	{r7}
 80020ae:	b083      	sub	sp, #12
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 80020b4:	bf00      	nop
 80020b6:	370c      	adds	r7, #12
 80020b8:	46bd      	mov	sp, r7
 80020ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020be:	4770      	bx	lr

080020c0 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80020c0:	b480      	push	{r7}
 80020c2:	b083      	sub	sp, #12
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 80020c8:	bf00      	nop
 80020ca:	370c      	adds	r7, #12
 80020cc:	46bd      	mov	sp, r7
 80020ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d2:	4770      	bx	lr

080020d4 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80020d4:	b480      	push	{r7}
 80020d6:	b083      	sub	sp, #12
 80020d8:	af00      	add	r7, sp, #0
 80020da:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80020dc:	bf00      	nop
 80020de:	370c      	adds	r7, #12
 80020e0:	46bd      	mov	sp, r7
 80020e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e6:	4770      	bx	lr

080020e8 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80020e8:	b480      	push	{r7}
 80020ea:	b083      	sub	sp, #12
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80020f0:	bf00      	nop
 80020f2:	370c      	adds	r7, #12
 80020f4:	46bd      	mov	sp, r7
 80020f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fa:	4770      	bx	lr

080020fc <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80020fc:	b480      	push	{r7}
 80020fe:	b083      	sub	sp, #12
 8002100:	af00      	add	r7, sp, #0
 8002102:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8002104:	bf00      	nop
 8002106:	370c      	adds	r7, #12
 8002108:	46bd      	mov	sp, r7
 800210a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210e:	4770      	bx	lr

08002110 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8002110:	b480      	push	{r7}
 8002112:	b083      	sub	sp, #12
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8002118:	bf00      	nop
 800211a:	370c      	adds	r7, #12
 800211c:	46bd      	mov	sp, r7
 800211e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002122:	4770      	bx	lr

08002124 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002124:	b480      	push	{r7}
 8002126:	b085      	sub	sp, #20
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	f003 0307 	and.w	r3, r3, #7
 8002132:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002134:	4b0c      	ldr	r3, [pc, #48]	; (8002168 <__NVIC_SetPriorityGrouping+0x44>)
 8002136:	68db      	ldr	r3, [r3, #12]
 8002138:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800213a:	68ba      	ldr	r2, [r7, #8]
 800213c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002140:	4013      	ands	r3, r2
 8002142:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002148:	68bb      	ldr	r3, [r7, #8]
 800214a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800214c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002150:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002154:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002156:	4a04      	ldr	r2, [pc, #16]	; (8002168 <__NVIC_SetPriorityGrouping+0x44>)
 8002158:	68bb      	ldr	r3, [r7, #8]
 800215a:	60d3      	str	r3, [r2, #12]
}
 800215c:	bf00      	nop
 800215e:	3714      	adds	r7, #20
 8002160:	46bd      	mov	sp, r7
 8002162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002166:	4770      	bx	lr
 8002168:	e000ed00 	.word	0xe000ed00

0800216c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800216c:	b480      	push	{r7}
 800216e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002170:	4b04      	ldr	r3, [pc, #16]	; (8002184 <__NVIC_GetPriorityGrouping+0x18>)
 8002172:	68db      	ldr	r3, [r3, #12]
 8002174:	0a1b      	lsrs	r3, r3, #8
 8002176:	f003 0307 	and.w	r3, r3, #7
}
 800217a:	4618      	mov	r0, r3
 800217c:	46bd      	mov	sp, r7
 800217e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002182:	4770      	bx	lr
 8002184:	e000ed00 	.word	0xe000ed00

08002188 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002188:	b480      	push	{r7}
 800218a:	b083      	sub	sp, #12
 800218c:	af00      	add	r7, sp, #0
 800218e:	4603      	mov	r3, r0
 8002190:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002192:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002196:	2b00      	cmp	r3, #0
 8002198:	db0b      	blt.n	80021b2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800219a:	79fb      	ldrb	r3, [r7, #7]
 800219c:	f003 021f 	and.w	r2, r3, #31
 80021a0:	4907      	ldr	r1, [pc, #28]	; (80021c0 <__NVIC_EnableIRQ+0x38>)
 80021a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021a6:	095b      	lsrs	r3, r3, #5
 80021a8:	2001      	movs	r0, #1
 80021aa:	fa00 f202 	lsl.w	r2, r0, r2
 80021ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80021b2:	bf00      	nop
 80021b4:	370c      	adds	r7, #12
 80021b6:	46bd      	mov	sp, r7
 80021b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021bc:	4770      	bx	lr
 80021be:	bf00      	nop
 80021c0:	e000e100 	.word	0xe000e100

080021c4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80021c4:	b480      	push	{r7}
 80021c6:	b083      	sub	sp, #12
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	4603      	mov	r3, r0
 80021cc:	6039      	str	r1, [r7, #0]
 80021ce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80021d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	db0a      	blt.n	80021ee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021d8:	683b      	ldr	r3, [r7, #0]
 80021da:	b2da      	uxtb	r2, r3
 80021dc:	490c      	ldr	r1, [pc, #48]	; (8002210 <__NVIC_SetPriority+0x4c>)
 80021de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021e2:	0112      	lsls	r2, r2, #4
 80021e4:	b2d2      	uxtb	r2, r2
 80021e6:	440b      	add	r3, r1
 80021e8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80021ec:	e00a      	b.n	8002204 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021ee:	683b      	ldr	r3, [r7, #0]
 80021f0:	b2da      	uxtb	r2, r3
 80021f2:	4908      	ldr	r1, [pc, #32]	; (8002214 <__NVIC_SetPriority+0x50>)
 80021f4:	79fb      	ldrb	r3, [r7, #7]
 80021f6:	f003 030f 	and.w	r3, r3, #15
 80021fa:	3b04      	subs	r3, #4
 80021fc:	0112      	lsls	r2, r2, #4
 80021fe:	b2d2      	uxtb	r2, r2
 8002200:	440b      	add	r3, r1
 8002202:	761a      	strb	r2, [r3, #24]
}
 8002204:	bf00      	nop
 8002206:	370c      	adds	r7, #12
 8002208:	46bd      	mov	sp, r7
 800220a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220e:	4770      	bx	lr
 8002210:	e000e100 	.word	0xe000e100
 8002214:	e000ed00 	.word	0xe000ed00

08002218 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002218:	b480      	push	{r7}
 800221a:	b089      	sub	sp, #36	; 0x24
 800221c:	af00      	add	r7, sp, #0
 800221e:	60f8      	str	r0, [r7, #12]
 8002220:	60b9      	str	r1, [r7, #8]
 8002222:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	f003 0307 	and.w	r3, r3, #7
 800222a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800222c:	69fb      	ldr	r3, [r7, #28]
 800222e:	f1c3 0307 	rsb	r3, r3, #7
 8002232:	2b04      	cmp	r3, #4
 8002234:	bf28      	it	cs
 8002236:	2304      	movcs	r3, #4
 8002238:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800223a:	69fb      	ldr	r3, [r7, #28]
 800223c:	3304      	adds	r3, #4
 800223e:	2b06      	cmp	r3, #6
 8002240:	d902      	bls.n	8002248 <NVIC_EncodePriority+0x30>
 8002242:	69fb      	ldr	r3, [r7, #28]
 8002244:	3b03      	subs	r3, #3
 8002246:	e000      	b.n	800224a <NVIC_EncodePriority+0x32>
 8002248:	2300      	movs	r3, #0
 800224a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800224c:	f04f 32ff 	mov.w	r2, #4294967295
 8002250:	69bb      	ldr	r3, [r7, #24]
 8002252:	fa02 f303 	lsl.w	r3, r2, r3
 8002256:	43da      	mvns	r2, r3
 8002258:	68bb      	ldr	r3, [r7, #8]
 800225a:	401a      	ands	r2, r3
 800225c:	697b      	ldr	r3, [r7, #20]
 800225e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002260:	f04f 31ff 	mov.w	r1, #4294967295
 8002264:	697b      	ldr	r3, [r7, #20]
 8002266:	fa01 f303 	lsl.w	r3, r1, r3
 800226a:	43d9      	mvns	r1, r3
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002270:	4313      	orrs	r3, r2
         );
}
 8002272:	4618      	mov	r0, r3
 8002274:	3724      	adds	r7, #36	; 0x24
 8002276:	46bd      	mov	sp, r7
 8002278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227c:	4770      	bx	lr
	...

08002280 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	b082      	sub	sp, #8
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	3b01      	subs	r3, #1
 800228c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002290:	d301      	bcc.n	8002296 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002292:	2301      	movs	r3, #1
 8002294:	e00f      	b.n	80022b6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002296:	4a0a      	ldr	r2, [pc, #40]	; (80022c0 <SysTick_Config+0x40>)
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	3b01      	subs	r3, #1
 800229c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800229e:	210f      	movs	r1, #15
 80022a0:	f04f 30ff 	mov.w	r0, #4294967295
 80022a4:	f7ff ff8e 	bl	80021c4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80022a8:	4b05      	ldr	r3, [pc, #20]	; (80022c0 <SysTick_Config+0x40>)
 80022aa:	2200      	movs	r2, #0
 80022ac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80022ae:	4b04      	ldr	r3, [pc, #16]	; (80022c0 <SysTick_Config+0x40>)
 80022b0:	2207      	movs	r2, #7
 80022b2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80022b4:	2300      	movs	r3, #0
}
 80022b6:	4618      	mov	r0, r3
 80022b8:	3708      	adds	r7, #8
 80022ba:	46bd      	mov	sp, r7
 80022bc:	bd80      	pop	{r7, pc}
 80022be:	bf00      	nop
 80022c0:	e000e010 	.word	0xe000e010

080022c4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	b082      	sub	sp, #8
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80022cc:	6878      	ldr	r0, [r7, #4]
 80022ce:	f7ff ff29 	bl	8002124 <__NVIC_SetPriorityGrouping>
}
 80022d2:	bf00      	nop
 80022d4:	3708      	adds	r7, #8
 80022d6:	46bd      	mov	sp, r7
 80022d8:	bd80      	pop	{r7, pc}

080022da <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80022da:	b580      	push	{r7, lr}
 80022dc:	b086      	sub	sp, #24
 80022de:	af00      	add	r7, sp, #0
 80022e0:	4603      	mov	r3, r0
 80022e2:	60b9      	str	r1, [r7, #8]
 80022e4:	607a      	str	r2, [r7, #4]
 80022e6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80022e8:	2300      	movs	r3, #0
 80022ea:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80022ec:	f7ff ff3e 	bl	800216c <__NVIC_GetPriorityGrouping>
 80022f0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80022f2:	687a      	ldr	r2, [r7, #4]
 80022f4:	68b9      	ldr	r1, [r7, #8]
 80022f6:	6978      	ldr	r0, [r7, #20]
 80022f8:	f7ff ff8e 	bl	8002218 <NVIC_EncodePriority>
 80022fc:	4602      	mov	r2, r0
 80022fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002302:	4611      	mov	r1, r2
 8002304:	4618      	mov	r0, r3
 8002306:	f7ff ff5d 	bl	80021c4 <__NVIC_SetPriority>
}
 800230a:	bf00      	nop
 800230c:	3718      	adds	r7, #24
 800230e:	46bd      	mov	sp, r7
 8002310:	bd80      	pop	{r7, pc}

08002312 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002312:	b580      	push	{r7, lr}
 8002314:	b082      	sub	sp, #8
 8002316:	af00      	add	r7, sp, #0
 8002318:	4603      	mov	r3, r0
 800231a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800231c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002320:	4618      	mov	r0, r3
 8002322:	f7ff ff31 	bl	8002188 <__NVIC_EnableIRQ>
}
 8002326:	bf00      	nop
 8002328:	3708      	adds	r7, #8
 800232a:	46bd      	mov	sp, r7
 800232c:	bd80      	pop	{r7, pc}

0800232e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800232e:	b580      	push	{r7, lr}
 8002330:	b082      	sub	sp, #8
 8002332:	af00      	add	r7, sp, #0
 8002334:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002336:	6878      	ldr	r0, [r7, #4]
 8002338:	f7ff ffa2 	bl	8002280 <SysTick_Config>
 800233c:	4603      	mov	r3, r0
}
 800233e:	4618      	mov	r0, r3
 8002340:	3708      	adds	r7, #8
 8002342:	46bd      	mov	sp, r7
 8002344:	bd80      	pop	{r7, pc}

08002346 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002346:	b580      	push	{r7, lr}
 8002348:	b084      	sub	sp, #16
 800234a:	af00      	add	r7, sp, #0
 800234c:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002352:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002354:	f7ff f878 	bl	8001448 <HAL_GetTick>
 8002358:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002360:	b2db      	uxtb	r3, r3
 8002362:	2b02      	cmp	r3, #2
 8002364:	d008      	beq.n	8002378 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	2280      	movs	r2, #128	; 0x80
 800236a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	2200      	movs	r2, #0
 8002370:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002374:	2301      	movs	r3, #1
 8002376:	e052      	b.n	800241e <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	681a      	ldr	r2, [r3, #0]
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	f022 0216 	bic.w	r2, r2, #22
 8002386:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	695a      	ldr	r2, [r3, #20]
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002396:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800239c:	2b00      	cmp	r3, #0
 800239e:	d103      	bne.n	80023a8 <HAL_DMA_Abort+0x62>
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d007      	beq.n	80023b8 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	681a      	ldr	r2, [r3, #0]
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	f022 0208 	bic.w	r2, r2, #8
 80023b6:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	681a      	ldr	r2, [r3, #0]
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	f022 0201 	bic.w	r2, r2, #1
 80023c6:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80023c8:	e013      	b.n	80023f2 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80023ca:	f7ff f83d 	bl	8001448 <HAL_GetTick>
 80023ce:	4602      	mov	r2, r0
 80023d0:	68bb      	ldr	r3, [r7, #8]
 80023d2:	1ad3      	subs	r3, r2, r3
 80023d4:	2b05      	cmp	r3, #5
 80023d6:	d90c      	bls.n	80023f2 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	2220      	movs	r2, #32
 80023dc:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	2203      	movs	r2, #3
 80023e2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	2200      	movs	r2, #0
 80023ea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80023ee:	2303      	movs	r3, #3
 80023f0:	e015      	b.n	800241e <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f003 0301 	and.w	r3, r3, #1
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d1e4      	bne.n	80023ca <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002404:	223f      	movs	r2, #63	; 0x3f
 8002406:	409a      	lsls	r2, r3
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	2201      	movs	r2, #1
 8002410:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	2200      	movs	r2, #0
 8002418:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800241c:	2300      	movs	r3, #0
}
 800241e:	4618      	mov	r0, r3
 8002420:	3710      	adds	r7, #16
 8002422:	46bd      	mov	sp, r7
 8002424:	bd80      	pop	{r7, pc}

08002426 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002426:	b480      	push	{r7}
 8002428:	b083      	sub	sp, #12
 800242a:	af00      	add	r7, sp, #0
 800242c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002434:	b2db      	uxtb	r3, r3
 8002436:	2b02      	cmp	r3, #2
 8002438:	d004      	beq.n	8002444 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	2280      	movs	r2, #128	; 0x80
 800243e:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002440:	2301      	movs	r3, #1
 8002442:	e00c      	b.n	800245e <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	2205      	movs	r2, #5
 8002448:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	681a      	ldr	r2, [r3, #0]
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	f022 0201 	bic.w	r2, r2, #1
 800245a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800245c:	2300      	movs	r3, #0
}
 800245e:	4618      	mov	r0, r3
 8002460:	370c      	adds	r7, #12
 8002462:	46bd      	mov	sp, r7
 8002464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002468:	4770      	bx	lr
	...

0800246c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800246c:	b480      	push	{r7}
 800246e:	b089      	sub	sp, #36	; 0x24
 8002470:	af00      	add	r7, sp, #0
 8002472:	6078      	str	r0, [r7, #4]
 8002474:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002476:	2300      	movs	r3, #0
 8002478:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800247a:	2300      	movs	r3, #0
 800247c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800247e:	2300      	movs	r3, #0
 8002480:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002482:	2300      	movs	r3, #0
 8002484:	61fb      	str	r3, [r7, #28]
 8002486:	e16b      	b.n	8002760 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002488:	2201      	movs	r2, #1
 800248a:	69fb      	ldr	r3, [r7, #28]
 800248c:	fa02 f303 	lsl.w	r3, r2, r3
 8002490:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002492:	683b      	ldr	r3, [r7, #0]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	697a      	ldr	r2, [r7, #20]
 8002498:	4013      	ands	r3, r2
 800249a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800249c:	693a      	ldr	r2, [r7, #16]
 800249e:	697b      	ldr	r3, [r7, #20]
 80024a0:	429a      	cmp	r2, r3
 80024a2:	f040 815a 	bne.w	800275a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80024a6:	683b      	ldr	r3, [r7, #0]
 80024a8:	685b      	ldr	r3, [r3, #4]
 80024aa:	f003 0303 	and.w	r3, r3, #3
 80024ae:	2b01      	cmp	r3, #1
 80024b0:	d005      	beq.n	80024be <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80024b2:	683b      	ldr	r3, [r7, #0]
 80024b4:	685b      	ldr	r3, [r3, #4]
 80024b6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80024ba:	2b02      	cmp	r3, #2
 80024bc:	d130      	bne.n	8002520 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	689b      	ldr	r3, [r3, #8]
 80024c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80024c4:	69fb      	ldr	r3, [r7, #28]
 80024c6:	005b      	lsls	r3, r3, #1
 80024c8:	2203      	movs	r2, #3
 80024ca:	fa02 f303 	lsl.w	r3, r2, r3
 80024ce:	43db      	mvns	r3, r3
 80024d0:	69ba      	ldr	r2, [r7, #24]
 80024d2:	4013      	ands	r3, r2
 80024d4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80024d6:	683b      	ldr	r3, [r7, #0]
 80024d8:	68da      	ldr	r2, [r3, #12]
 80024da:	69fb      	ldr	r3, [r7, #28]
 80024dc:	005b      	lsls	r3, r3, #1
 80024de:	fa02 f303 	lsl.w	r3, r2, r3
 80024e2:	69ba      	ldr	r2, [r7, #24]
 80024e4:	4313      	orrs	r3, r2
 80024e6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	69ba      	ldr	r2, [r7, #24]
 80024ec:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	685b      	ldr	r3, [r3, #4]
 80024f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80024f4:	2201      	movs	r2, #1
 80024f6:	69fb      	ldr	r3, [r7, #28]
 80024f8:	fa02 f303 	lsl.w	r3, r2, r3
 80024fc:	43db      	mvns	r3, r3
 80024fe:	69ba      	ldr	r2, [r7, #24]
 8002500:	4013      	ands	r3, r2
 8002502:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002504:	683b      	ldr	r3, [r7, #0]
 8002506:	685b      	ldr	r3, [r3, #4]
 8002508:	091b      	lsrs	r3, r3, #4
 800250a:	f003 0201 	and.w	r2, r3, #1
 800250e:	69fb      	ldr	r3, [r7, #28]
 8002510:	fa02 f303 	lsl.w	r3, r2, r3
 8002514:	69ba      	ldr	r2, [r7, #24]
 8002516:	4313      	orrs	r3, r2
 8002518:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	69ba      	ldr	r2, [r7, #24]
 800251e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002520:	683b      	ldr	r3, [r7, #0]
 8002522:	685b      	ldr	r3, [r3, #4]
 8002524:	f003 0303 	and.w	r3, r3, #3
 8002528:	2b03      	cmp	r3, #3
 800252a:	d017      	beq.n	800255c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	68db      	ldr	r3, [r3, #12]
 8002530:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002532:	69fb      	ldr	r3, [r7, #28]
 8002534:	005b      	lsls	r3, r3, #1
 8002536:	2203      	movs	r2, #3
 8002538:	fa02 f303 	lsl.w	r3, r2, r3
 800253c:	43db      	mvns	r3, r3
 800253e:	69ba      	ldr	r2, [r7, #24]
 8002540:	4013      	ands	r3, r2
 8002542:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002544:	683b      	ldr	r3, [r7, #0]
 8002546:	689a      	ldr	r2, [r3, #8]
 8002548:	69fb      	ldr	r3, [r7, #28]
 800254a:	005b      	lsls	r3, r3, #1
 800254c:	fa02 f303 	lsl.w	r3, r2, r3
 8002550:	69ba      	ldr	r2, [r7, #24]
 8002552:	4313      	orrs	r3, r2
 8002554:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	69ba      	ldr	r2, [r7, #24]
 800255a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800255c:	683b      	ldr	r3, [r7, #0]
 800255e:	685b      	ldr	r3, [r3, #4]
 8002560:	f003 0303 	and.w	r3, r3, #3
 8002564:	2b02      	cmp	r3, #2
 8002566:	d123      	bne.n	80025b0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002568:	69fb      	ldr	r3, [r7, #28]
 800256a:	08da      	lsrs	r2, r3, #3
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	3208      	adds	r2, #8
 8002570:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002574:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002576:	69fb      	ldr	r3, [r7, #28]
 8002578:	f003 0307 	and.w	r3, r3, #7
 800257c:	009b      	lsls	r3, r3, #2
 800257e:	220f      	movs	r2, #15
 8002580:	fa02 f303 	lsl.w	r3, r2, r3
 8002584:	43db      	mvns	r3, r3
 8002586:	69ba      	ldr	r2, [r7, #24]
 8002588:	4013      	ands	r3, r2
 800258a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800258c:	683b      	ldr	r3, [r7, #0]
 800258e:	691a      	ldr	r2, [r3, #16]
 8002590:	69fb      	ldr	r3, [r7, #28]
 8002592:	f003 0307 	and.w	r3, r3, #7
 8002596:	009b      	lsls	r3, r3, #2
 8002598:	fa02 f303 	lsl.w	r3, r2, r3
 800259c:	69ba      	ldr	r2, [r7, #24]
 800259e:	4313      	orrs	r3, r2
 80025a0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80025a2:	69fb      	ldr	r3, [r7, #28]
 80025a4:	08da      	lsrs	r2, r3, #3
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	3208      	adds	r2, #8
 80025aa:	69b9      	ldr	r1, [r7, #24]
 80025ac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80025b6:	69fb      	ldr	r3, [r7, #28]
 80025b8:	005b      	lsls	r3, r3, #1
 80025ba:	2203      	movs	r2, #3
 80025bc:	fa02 f303 	lsl.w	r3, r2, r3
 80025c0:	43db      	mvns	r3, r3
 80025c2:	69ba      	ldr	r2, [r7, #24]
 80025c4:	4013      	ands	r3, r2
 80025c6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80025c8:	683b      	ldr	r3, [r7, #0]
 80025ca:	685b      	ldr	r3, [r3, #4]
 80025cc:	f003 0203 	and.w	r2, r3, #3
 80025d0:	69fb      	ldr	r3, [r7, #28]
 80025d2:	005b      	lsls	r3, r3, #1
 80025d4:	fa02 f303 	lsl.w	r3, r2, r3
 80025d8:	69ba      	ldr	r2, [r7, #24]
 80025da:	4313      	orrs	r3, r2
 80025dc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	69ba      	ldr	r2, [r7, #24]
 80025e2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80025e4:	683b      	ldr	r3, [r7, #0]
 80025e6:	685b      	ldr	r3, [r3, #4]
 80025e8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	f000 80b4 	beq.w	800275a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80025f2:	2300      	movs	r3, #0
 80025f4:	60fb      	str	r3, [r7, #12]
 80025f6:	4b60      	ldr	r3, [pc, #384]	; (8002778 <HAL_GPIO_Init+0x30c>)
 80025f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025fa:	4a5f      	ldr	r2, [pc, #380]	; (8002778 <HAL_GPIO_Init+0x30c>)
 80025fc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002600:	6453      	str	r3, [r2, #68]	; 0x44
 8002602:	4b5d      	ldr	r3, [pc, #372]	; (8002778 <HAL_GPIO_Init+0x30c>)
 8002604:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002606:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800260a:	60fb      	str	r3, [r7, #12]
 800260c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800260e:	4a5b      	ldr	r2, [pc, #364]	; (800277c <HAL_GPIO_Init+0x310>)
 8002610:	69fb      	ldr	r3, [r7, #28]
 8002612:	089b      	lsrs	r3, r3, #2
 8002614:	3302      	adds	r3, #2
 8002616:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800261a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800261c:	69fb      	ldr	r3, [r7, #28]
 800261e:	f003 0303 	and.w	r3, r3, #3
 8002622:	009b      	lsls	r3, r3, #2
 8002624:	220f      	movs	r2, #15
 8002626:	fa02 f303 	lsl.w	r3, r2, r3
 800262a:	43db      	mvns	r3, r3
 800262c:	69ba      	ldr	r2, [r7, #24]
 800262e:	4013      	ands	r3, r2
 8002630:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	4a52      	ldr	r2, [pc, #328]	; (8002780 <HAL_GPIO_Init+0x314>)
 8002636:	4293      	cmp	r3, r2
 8002638:	d02b      	beq.n	8002692 <HAL_GPIO_Init+0x226>
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	4a51      	ldr	r2, [pc, #324]	; (8002784 <HAL_GPIO_Init+0x318>)
 800263e:	4293      	cmp	r3, r2
 8002640:	d025      	beq.n	800268e <HAL_GPIO_Init+0x222>
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	4a50      	ldr	r2, [pc, #320]	; (8002788 <HAL_GPIO_Init+0x31c>)
 8002646:	4293      	cmp	r3, r2
 8002648:	d01f      	beq.n	800268a <HAL_GPIO_Init+0x21e>
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	4a4f      	ldr	r2, [pc, #316]	; (800278c <HAL_GPIO_Init+0x320>)
 800264e:	4293      	cmp	r3, r2
 8002650:	d019      	beq.n	8002686 <HAL_GPIO_Init+0x21a>
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	4a4e      	ldr	r2, [pc, #312]	; (8002790 <HAL_GPIO_Init+0x324>)
 8002656:	4293      	cmp	r3, r2
 8002658:	d013      	beq.n	8002682 <HAL_GPIO_Init+0x216>
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	4a4d      	ldr	r2, [pc, #308]	; (8002794 <HAL_GPIO_Init+0x328>)
 800265e:	4293      	cmp	r3, r2
 8002660:	d00d      	beq.n	800267e <HAL_GPIO_Init+0x212>
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	4a4c      	ldr	r2, [pc, #304]	; (8002798 <HAL_GPIO_Init+0x32c>)
 8002666:	4293      	cmp	r3, r2
 8002668:	d007      	beq.n	800267a <HAL_GPIO_Init+0x20e>
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	4a4b      	ldr	r2, [pc, #300]	; (800279c <HAL_GPIO_Init+0x330>)
 800266e:	4293      	cmp	r3, r2
 8002670:	d101      	bne.n	8002676 <HAL_GPIO_Init+0x20a>
 8002672:	2307      	movs	r3, #7
 8002674:	e00e      	b.n	8002694 <HAL_GPIO_Init+0x228>
 8002676:	2308      	movs	r3, #8
 8002678:	e00c      	b.n	8002694 <HAL_GPIO_Init+0x228>
 800267a:	2306      	movs	r3, #6
 800267c:	e00a      	b.n	8002694 <HAL_GPIO_Init+0x228>
 800267e:	2305      	movs	r3, #5
 8002680:	e008      	b.n	8002694 <HAL_GPIO_Init+0x228>
 8002682:	2304      	movs	r3, #4
 8002684:	e006      	b.n	8002694 <HAL_GPIO_Init+0x228>
 8002686:	2303      	movs	r3, #3
 8002688:	e004      	b.n	8002694 <HAL_GPIO_Init+0x228>
 800268a:	2302      	movs	r3, #2
 800268c:	e002      	b.n	8002694 <HAL_GPIO_Init+0x228>
 800268e:	2301      	movs	r3, #1
 8002690:	e000      	b.n	8002694 <HAL_GPIO_Init+0x228>
 8002692:	2300      	movs	r3, #0
 8002694:	69fa      	ldr	r2, [r7, #28]
 8002696:	f002 0203 	and.w	r2, r2, #3
 800269a:	0092      	lsls	r2, r2, #2
 800269c:	4093      	lsls	r3, r2
 800269e:	69ba      	ldr	r2, [r7, #24]
 80026a0:	4313      	orrs	r3, r2
 80026a2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80026a4:	4935      	ldr	r1, [pc, #212]	; (800277c <HAL_GPIO_Init+0x310>)
 80026a6:	69fb      	ldr	r3, [r7, #28]
 80026a8:	089b      	lsrs	r3, r3, #2
 80026aa:	3302      	adds	r3, #2
 80026ac:	69ba      	ldr	r2, [r7, #24]
 80026ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80026b2:	4b3b      	ldr	r3, [pc, #236]	; (80027a0 <HAL_GPIO_Init+0x334>)
 80026b4:	689b      	ldr	r3, [r3, #8]
 80026b6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80026b8:	693b      	ldr	r3, [r7, #16]
 80026ba:	43db      	mvns	r3, r3
 80026bc:	69ba      	ldr	r2, [r7, #24]
 80026be:	4013      	ands	r3, r2
 80026c0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80026c2:	683b      	ldr	r3, [r7, #0]
 80026c4:	685b      	ldr	r3, [r3, #4]
 80026c6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d003      	beq.n	80026d6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80026ce:	69ba      	ldr	r2, [r7, #24]
 80026d0:	693b      	ldr	r3, [r7, #16]
 80026d2:	4313      	orrs	r3, r2
 80026d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80026d6:	4a32      	ldr	r2, [pc, #200]	; (80027a0 <HAL_GPIO_Init+0x334>)
 80026d8:	69bb      	ldr	r3, [r7, #24]
 80026da:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80026dc:	4b30      	ldr	r3, [pc, #192]	; (80027a0 <HAL_GPIO_Init+0x334>)
 80026de:	68db      	ldr	r3, [r3, #12]
 80026e0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80026e2:	693b      	ldr	r3, [r7, #16]
 80026e4:	43db      	mvns	r3, r3
 80026e6:	69ba      	ldr	r2, [r7, #24]
 80026e8:	4013      	ands	r3, r2
 80026ea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80026ec:	683b      	ldr	r3, [r7, #0]
 80026ee:	685b      	ldr	r3, [r3, #4]
 80026f0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d003      	beq.n	8002700 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80026f8:	69ba      	ldr	r2, [r7, #24]
 80026fa:	693b      	ldr	r3, [r7, #16]
 80026fc:	4313      	orrs	r3, r2
 80026fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002700:	4a27      	ldr	r2, [pc, #156]	; (80027a0 <HAL_GPIO_Init+0x334>)
 8002702:	69bb      	ldr	r3, [r7, #24]
 8002704:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002706:	4b26      	ldr	r3, [pc, #152]	; (80027a0 <HAL_GPIO_Init+0x334>)
 8002708:	685b      	ldr	r3, [r3, #4]
 800270a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800270c:	693b      	ldr	r3, [r7, #16]
 800270e:	43db      	mvns	r3, r3
 8002710:	69ba      	ldr	r2, [r7, #24]
 8002712:	4013      	ands	r3, r2
 8002714:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002716:	683b      	ldr	r3, [r7, #0]
 8002718:	685b      	ldr	r3, [r3, #4]
 800271a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800271e:	2b00      	cmp	r3, #0
 8002720:	d003      	beq.n	800272a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002722:	69ba      	ldr	r2, [r7, #24]
 8002724:	693b      	ldr	r3, [r7, #16]
 8002726:	4313      	orrs	r3, r2
 8002728:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800272a:	4a1d      	ldr	r2, [pc, #116]	; (80027a0 <HAL_GPIO_Init+0x334>)
 800272c:	69bb      	ldr	r3, [r7, #24]
 800272e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002730:	4b1b      	ldr	r3, [pc, #108]	; (80027a0 <HAL_GPIO_Init+0x334>)
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002736:	693b      	ldr	r3, [r7, #16]
 8002738:	43db      	mvns	r3, r3
 800273a:	69ba      	ldr	r2, [r7, #24]
 800273c:	4013      	ands	r3, r2
 800273e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002740:	683b      	ldr	r3, [r7, #0]
 8002742:	685b      	ldr	r3, [r3, #4]
 8002744:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002748:	2b00      	cmp	r3, #0
 800274a:	d003      	beq.n	8002754 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800274c:	69ba      	ldr	r2, [r7, #24]
 800274e:	693b      	ldr	r3, [r7, #16]
 8002750:	4313      	orrs	r3, r2
 8002752:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002754:	4a12      	ldr	r2, [pc, #72]	; (80027a0 <HAL_GPIO_Init+0x334>)
 8002756:	69bb      	ldr	r3, [r7, #24]
 8002758:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800275a:	69fb      	ldr	r3, [r7, #28]
 800275c:	3301      	adds	r3, #1
 800275e:	61fb      	str	r3, [r7, #28]
 8002760:	69fb      	ldr	r3, [r7, #28]
 8002762:	2b0f      	cmp	r3, #15
 8002764:	f67f ae90 	bls.w	8002488 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002768:	bf00      	nop
 800276a:	bf00      	nop
 800276c:	3724      	adds	r7, #36	; 0x24
 800276e:	46bd      	mov	sp, r7
 8002770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002774:	4770      	bx	lr
 8002776:	bf00      	nop
 8002778:	40023800 	.word	0x40023800
 800277c:	40013800 	.word	0x40013800
 8002780:	40020000 	.word	0x40020000
 8002784:	40020400 	.word	0x40020400
 8002788:	40020800 	.word	0x40020800
 800278c:	40020c00 	.word	0x40020c00
 8002790:	40021000 	.word	0x40021000
 8002794:	40021400 	.word	0x40021400
 8002798:	40021800 	.word	0x40021800
 800279c:	40021c00 	.word	0x40021c00
 80027a0:	40013c00 	.word	0x40013c00

080027a4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80027a4:	b480      	push	{r7}
 80027a6:	b083      	sub	sp, #12
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	6078      	str	r0, [r7, #4]
 80027ac:	460b      	mov	r3, r1
 80027ae:	807b      	strh	r3, [r7, #2]
 80027b0:	4613      	mov	r3, r2
 80027b2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80027b4:	787b      	ldrb	r3, [r7, #1]
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d003      	beq.n	80027c2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80027ba:	887a      	ldrh	r2, [r7, #2]
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80027c0:	e003      	b.n	80027ca <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80027c2:	887b      	ldrh	r3, [r7, #2]
 80027c4:	041a      	lsls	r2, r3, #16
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	619a      	str	r2, [r3, #24]
}
 80027ca:	bf00      	nop
 80027cc:	370c      	adds	r7, #12
 80027ce:	46bd      	mov	sp, r7
 80027d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d4:	4770      	bx	lr

080027d6 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80027d6:	b480      	push	{r7}
 80027d8:	b085      	sub	sp, #20
 80027da:	af00      	add	r7, sp, #0
 80027dc:	6078      	str	r0, [r7, #4]
 80027de:	460b      	mov	r3, r1
 80027e0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	695b      	ldr	r3, [r3, #20]
 80027e6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80027e8:	887a      	ldrh	r2, [r7, #2]
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	4013      	ands	r3, r2
 80027ee:	041a      	lsls	r2, r3, #16
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	43d9      	mvns	r1, r3
 80027f4:	887b      	ldrh	r3, [r7, #2]
 80027f6:	400b      	ands	r3, r1
 80027f8:	431a      	orrs	r2, r3
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	619a      	str	r2, [r3, #24]
}
 80027fe:	bf00      	nop
 8002800:	3714      	adds	r7, #20
 8002802:	46bd      	mov	sp, r7
 8002804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002808:	4770      	bx	lr
	...

0800280c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	b086      	sub	sp, #24
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	2b00      	cmp	r3, #0
 8002818:	d101      	bne.n	800281e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800281a:	2301      	movs	r3, #1
 800281c:	e267      	b.n	8002cee <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f003 0301 	and.w	r3, r3, #1
 8002826:	2b00      	cmp	r3, #0
 8002828:	d075      	beq.n	8002916 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800282a:	4b88      	ldr	r3, [pc, #544]	; (8002a4c <HAL_RCC_OscConfig+0x240>)
 800282c:	689b      	ldr	r3, [r3, #8]
 800282e:	f003 030c 	and.w	r3, r3, #12
 8002832:	2b04      	cmp	r3, #4
 8002834:	d00c      	beq.n	8002850 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002836:	4b85      	ldr	r3, [pc, #532]	; (8002a4c <HAL_RCC_OscConfig+0x240>)
 8002838:	689b      	ldr	r3, [r3, #8]
 800283a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800283e:	2b08      	cmp	r3, #8
 8002840:	d112      	bne.n	8002868 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002842:	4b82      	ldr	r3, [pc, #520]	; (8002a4c <HAL_RCC_OscConfig+0x240>)
 8002844:	685b      	ldr	r3, [r3, #4]
 8002846:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800284a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800284e:	d10b      	bne.n	8002868 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002850:	4b7e      	ldr	r3, [pc, #504]	; (8002a4c <HAL_RCC_OscConfig+0x240>)
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002858:	2b00      	cmp	r3, #0
 800285a:	d05b      	beq.n	8002914 <HAL_RCC_OscConfig+0x108>
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	685b      	ldr	r3, [r3, #4]
 8002860:	2b00      	cmp	r3, #0
 8002862:	d157      	bne.n	8002914 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002864:	2301      	movs	r3, #1
 8002866:	e242      	b.n	8002cee <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	685b      	ldr	r3, [r3, #4]
 800286c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002870:	d106      	bne.n	8002880 <HAL_RCC_OscConfig+0x74>
 8002872:	4b76      	ldr	r3, [pc, #472]	; (8002a4c <HAL_RCC_OscConfig+0x240>)
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	4a75      	ldr	r2, [pc, #468]	; (8002a4c <HAL_RCC_OscConfig+0x240>)
 8002878:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800287c:	6013      	str	r3, [r2, #0]
 800287e:	e01d      	b.n	80028bc <HAL_RCC_OscConfig+0xb0>
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	685b      	ldr	r3, [r3, #4]
 8002884:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002888:	d10c      	bne.n	80028a4 <HAL_RCC_OscConfig+0x98>
 800288a:	4b70      	ldr	r3, [pc, #448]	; (8002a4c <HAL_RCC_OscConfig+0x240>)
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	4a6f      	ldr	r2, [pc, #444]	; (8002a4c <HAL_RCC_OscConfig+0x240>)
 8002890:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002894:	6013      	str	r3, [r2, #0]
 8002896:	4b6d      	ldr	r3, [pc, #436]	; (8002a4c <HAL_RCC_OscConfig+0x240>)
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	4a6c      	ldr	r2, [pc, #432]	; (8002a4c <HAL_RCC_OscConfig+0x240>)
 800289c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80028a0:	6013      	str	r3, [r2, #0]
 80028a2:	e00b      	b.n	80028bc <HAL_RCC_OscConfig+0xb0>
 80028a4:	4b69      	ldr	r3, [pc, #420]	; (8002a4c <HAL_RCC_OscConfig+0x240>)
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	4a68      	ldr	r2, [pc, #416]	; (8002a4c <HAL_RCC_OscConfig+0x240>)
 80028aa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80028ae:	6013      	str	r3, [r2, #0]
 80028b0:	4b66      	ldr	r3, [pc, #408]	; (8002a4c <HAL_RCC_OscConfig+0x240>)
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	4a65      	ldr	r2, [pc, #404]	; (8002a4c <HAL_RCC_OscConfig+0x240>)
 80028b6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80028ba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	685b      	ldr	r3, [r3, #4]
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d013      	beq.n	80028ec <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028c4:	f7fe fdc0 	bl	8001448 <HAL_GetTick>
 80028c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028ca:	e008      	b.n	80028de <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80028cc:	f7fe fdbc 	bl	8001448 <HAL_GetTick>
 80028d0:	4602      	mov	r2, r0
 80028d2:	693b      	ldr	r3, [r7, #16]
 80028d4:	1ad3      	subs	r3, r2, r3
 80028d6:	2b64      	cmp	r3, #100	; 0x64
 80028d8:	d901      	bls.n	80028de <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80028da:	2303      	movs	r3, #3
 80028dc:	e207      	b.n	8002cee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028de:	4b5b      	ldr	r3, [pc, #364]	; (8002a4c <HAL_RCC_OscConfig+0x240>)
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d0f0      	beq.n	80028cc <HAL_RCC_OscConfig+0xc0>
 80028ea:	e014      	b.n	8002916 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028ec:	f7fe fdac 	bl	8001448 <HAL_GetTick>
 80028f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80028f2:	e008      	b.n	8002906 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80028f4:	f7fe fda8 	bl	8001448 <HAL_GetTick>
 80028f8:	4602      	mov	r2, r0
 80028fa:	693b      	ldr	r3, [r7, #16]
 80028fc:	1ad3      	subs	r3, r2, r3
 80028fe:	2b64      	cmp	r3, #100	; 0x64
 8002900:	d901      	bls.n	8002906 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002902:	2303      	movs	r3, #3
 8002904:	e1f3      	b.n	8002cee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002906:	4b51      	ldr	r3, [pc, #324]	; (8002a4c <HAL_RCC_OscConfig+0x240>)
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800290e:	2b00      	cmp	r3, #0
 8002910:	d1f0      	bne.n	80028f4 <HAL_RCC_OscConfig+0xe8>
 8002912:	e000      	b.n	8002916 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002914:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	f003 0302 	and.w	r3, r3, #2
 800291e:	2b00      	cmp	r3, #0
 8002920:	d063      	beq.n	80029ea <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002922:	4b4a      	ldr	r3, [pc, #296]	; (8002a4c <HAL_RCC_OscConfig+0x240>)
 8002924:	689b      	ldr	r3, [r3, #8]
 8002926:	f003 030c 	and.w	r3, r3, #12
 800292a:	2b00      	cmp	r3, #0
 800292c:	d00b      	beq.n	8002946 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800292e:	4b47      	ldr	r3, [pc, #284]	; (8002a4c <HAL_RCC_OscConfig+0x240>)
 8002930:	689b      	ldr	r3, [r3, #8]
 8002932:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002936:	2b08      	cmp	r3, #8
 8002938:	d11c      	bne.n	8002974 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800293a:	4b44      	ldr	r3, [pc, #272]	; (8002a4c <HAL_RCC_OscConfig+0x240>)
 800293c:	685b      	ldr	r3, [r3, #4]
 800293e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002942:	2b00      	cmp	r3, #0
 8002944:	d116      	bne.n	8002974 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002946:	4b41      	ldr	r3, [pc, #260]	; (8002a4c <HAL_RCC_OscConfig+0x240>)
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f003 0302 	and.w	r3, r3, #2
 800294e:	2b00      	cmp	r3, #0
 8002950:	d005      	beq.n	800295e <HAL_RCC_OscConfig+0x152>
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	68db      	ldr	r3, [r3, #12]
 8002956:	2b01      	cmp	r3, #1
 8002958:	d001      	beq.n	800295e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800295a:	2301      	movs	r3, #1
 800295c:	e1c7      	b.n	8002cee <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800295e:	4b3b      	ldr	r3, [pc, #236]	; (8002a4c <HAL_RCC_OscConfig+0x240>)
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	691b      	ldr	r3, [r3, #16]
 800296a:	00db      	lsls	r3, r3, #3
 800296c:	4937      	ldr	r1, [pc, #220]	; (8002a4c <HAL_RCC_OscConfig+0x240>)
 800296e:	4313      	orrs	r3, r2
 8002970:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002972:	e03a      	b.n	80029ea <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	68db      	ldr	r3, [r3, #12]
 8002978:	2b00      	cmp	r3, #0
 800297a:	d020      	beq.n	80029be <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800297c:	4b34      	ldr	r3, [pc, #208]	; (8002a50 <HAL_RCC_OscConfig+0x244>)
 800297e:	2201      	movs	r2, #1
 8002980:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002982:	f7fe fd61 	bl	8001448 <HAL_GetTick>
 8002986:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002988:	e008      	b.n	800299c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800298a:	f7fe fd5d 	bl	8001448 <HAL_GetTick>
 800298e:	4602      	mov	r2, r0
 8002990:	693b      	ldr	r3, [r7, #16]
 8002992:	1ad3      	subs	r3, r2, r3
 8002994:	2b02      	cmp	r3, #2
 8002996:	d901      	bls.n	800299c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002998:	2303      	movs	r3, #3
 800299a:	e1a8      	b.n	8002cee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800299c:	4b2b      	ldr	r3, [pc, #172]	; (8002a4c <HAL_RCC_OscConfig+0x240>)
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	f003 0302 	and.w	r3, r3, #2
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d0f0      	beq.n	800298a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029a8:	4b28      	ldr	r3, [pc, #160]	; (8002a4c <HAL_RCC_OscConfig+0x240>)
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	691b      	ldr	r3, [r3, #16]
 80029b4:	00db      	lsls	r3, r3, #3
 80029b6:	4925      	ldr	r1, [pc, #148]	; (8002a4c <HAL_RCC_OscConfig+0x240>)
 80029b8:	4313      	orrs	r3, r2
 80029ba:	600b      	str	r3, [r1, #0]
 80029bc:	e015      	b.n	80029ea <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80029be:	4b24      	ldr	r3, [pc, #144]	; (8002a50 <HAL_RCC_OscConfig+0x244>)
 80029c0:	2200      	movs	r2, #0
 80029c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029c4:	f7fe fd40 	bl	8001448 <HAL_GetTick>
 80029c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80029ca:	e008      	b.n	80029de <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80029cc:	f7fe fd3c 	bl	8001448 <HAL_GetTick>
 80029d0:	4602      	mov	r2, r0
 80029d2:	693b      	ldr	r3, [r7, #16]
 80029d4:	1ad3      	subs	r3, r2, r3
 80029d6:	2b02      	cmp	r3, #2
 80029d8:	d901      	bls.n	80029de <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80029da:	2303      	movs	r3, #3
 80029dc:	e187      	b.n	8002cee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80029de:	4b1b      	ldr	r3, [pc, #108]	; (8002a4c <HAL_RCC_OscConfig+0x240>)
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	f003 0302 	and.w	r3, r3, #2
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d1f0      	bne.n	80029cc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f003 0308 	and.w	r3, r3, #8
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d036      	beq.n	8002a64 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	695b      	ldr	r3, [r3, #20]
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d016      	beq.n	8002a2c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80029fe:	4b15      	ldr	r3, [pc, #84]	; (8002a54 <HAL_RCC_OscConfig+0x248>)
 8002a00:	2201      	movs	r2, #1
 8002a02:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a04:	f7fe fd20 	bl	8001448 <HAL_GetTick>
 8002a08:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a0a:	e008      	b.n	8002a1e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002a0c:	f7fe fd1c 	bl	8001448 <HAL_GetTick>
 8002a10:	4602      	mov	r2, r0
 8002a12:	693b      	ldr	r3, [r7, #16]
 8002a14:	1ad3      	subs	r3, r2, r3
 8002a16:	2b02      	cmp	r3, #2
 8002a18:	d901      	bls.n	8002a1e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002a1a:	2303      	movs	r3, #3
 8002a1c:	e167      	b.n	8002cee <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a1e:	4b0b      	ldr	r3, [pc, #44]	; (8002a4c <HAL_RCC_OscConfig+0x240>)
 8002a20:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002a22:	f003 0302 	and.w	r3, r3, #2
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d0f0      	beq.n	8002a0c <HAL_RCC_OscConfig+0x200>
 8002a2a:	e01b      	b.n	8002a64 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002a2c:	4b09      	ldr	r3, [pc, #36]	; (8002a54 <HAL_RCC_OscConfig+0x248>)
 8002a2e:	2200      	movs	r2, #0
 8002a30:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a32:	f7fe fd09 	bl	8001448 <HAL_GetTick>
 8002a36:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a38:	e00e      	b.n	8002a58 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002a3a:	f7fe fd05 	bl	8001448 <HAL_GetTick>
 8002a3e:	4602      	mov	r2, r0
 8002a40:	693b      	ldr	r3, [r7, #16]
 8002a42:	1ad3      	subs	r3, r2, r3
 8002a44:	2b02      	cmp	r3, #2
 8002a46:	d907      	bls.n	8002a58 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002a48:	2303      	movs	r3, #3
 8002a4a:	e150      	b.n	8002cee <HAL_RCC_OscConfig+0x4e2>
 8002a4c:	40023800 	.word	0x40023800
 8002a50:	42470000 	.word	0x42470000
 8002a54:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a58:	4b88      	ldr	r3, [pc, #544]	; (8002c7c <HAL_RCC_OscConfig+0x470>)
 8002a5a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002a5c:	f003 0302 	and.w	r3, r3, #2
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d1ea      	bne.n	8002a3a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	f003 0304 	and.w	r3, r3, #4
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	f000 8097 	beq.w	8002ba0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002a72:	2300      	movs	r3, #0
 8002a74:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002a76:	4b81      	ldr	r3, [pc, #516]	; (8002c7c <HAL_RCC_OscConfig+0x470>)
 8002a78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a7a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d10f      	bne.n	8002aa2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a82:	2300      	movs	r3, #0
 8002a84:	60bb      	str	r3, [r7, #8]
 8002a86:	4b7d      	ldr	r3, [pc, #500]	; (8002c7c <HAL_RCC_OscConfig+0x470>)
 8002a88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a8a:	4a7c      	ldr	r2, [pc, #496]	; (8002c7c <HAL_RCC_OscConfig+0x470>)
 8002a8c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a90:	6413      	str	r3, [r2, #64]	; 0x40
 8002a92:	4b7a      	ldr	r3, [pc, #488]	; (8002c7c <HAL_RCC_OscConfig+0x470>)
 8002a94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a9a:	60bb      	str	r3, [r7, #8]
 8002a9c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002a9e:	2301      	movs	r3, #1
 8002aa0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002aa2:	4b77      	ldr	r3, [pc, #476]	; (8002c80 <HAL_RCC_OscConfig+0x474>)
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d118      	bne.n	8002ae0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002aae:	4b74      	ldr	r3, [pc, #464]	; (8002c80 <HAL_RCC_OscConfig+0x474>)
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	4a73      	ldr	r2, [pc, #460]	; (8002c80 <HAL_RCC_OscConfig+0x474>)
 8002ab4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ab8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002aba:	f7fe fcc5 	bl	8001448 <HAL_GetTick>
 8002abe:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ac0:	e008      	b.n	8002ad4 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ac2:	f7fe fcc1 	bl	8001448 <HAL_GetTick>
 8002ac6:	4602      	mov	r2, r0
 8002ac8:	693b      	ldr	r3, [r7, #16]
 8002aca:	1ad3      	subs	r3, r2, r3
 8002acc:	2b02      	cmp	r3, #2
 8002ace:	d901      	bls.n	8002ad4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002ad0:	2303      	movs	r3, #3
 8002ad2:	e10c      	b.n	8002cee <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ad4:	4b6a      	ldr	r3, [pc, #424]	; (8002c80 <HAL_RCC_OscConfig+0x474>)
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d0f0      	beq.n	8002ac2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	689b      	ldr	r3, [r3, #8]
 8002ae4:	2b01      	cmp	r3, #1
 8002ae6:	d106      	bne.n	8002af6 <HAL_RCC_OscConfig+0x2ea>
 8002ae8:	4b64      	ldr	r3, [pc, #400]	; (8002c7c <HAL_RCC_OscConfig+0x470>)
 8002aea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002aec:	4a63      	ldr	r2, [pc, #396]	; (8002c7c <HAL_RCC_OscConfig+0x470>)
 8002aee:	f043 0301 	orr.w	r3, r3, #1
 8002af2:	6713      	str	r3, [r2, #112]	; 0x70
 8002af4:	e01c      	b.n	8002b30 <HAL_RCC_OscConfig+0x324>
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	689b      	ldr	r3, [r3, #8]
 8002afa:	2b05      	cmp	r3, #5
 8002afc:	d10c      	bne.n	8002b18 <HAL_RCC_OscConfig+0x30c>
 8002afe:	4b5f      	ldr	r3, [pc, #380]	; (8002c7c <HAL_RCC_OscConfig+0x470>)
 8002b00:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b02:	4a5e      	ldr	r2, [pc, #376]	; (8002c7c <HAL_RCC_OscConfig+0x470>)
 8002b04:	f043 0304 	orr.w	r3, r3, #4
 8002b08:	6713      	str	r3, [r2, #112]	; 0x70
 8002b0a:	4b5c      	ldr	r3, [pc, #368]	; (8002c7c <HAL_RCC_OscConfig+0x470>)
 8002b0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b0e:	4a5b      	ldr	r2, [pc, #364]	; (8002c7c <HAL_RCC_OscConfig+0x470>)
 8002b10:	f043 0301 	orr.w	r3, r3, #1
 8002b14:	6713      	str	r3, [r2, #112]	; 0x70
 8002b16:	e00b      	b.n	8002b30 <HAL_RCC_OscConfig+0x324>
 8002b18:	4b58      	ldr	r3, [pc, #352]	; (8002c7c <HAL_RCC_OscConfig+0x470>)
 8002b1a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b1c:	4a57      	ldr	r2, [pc, #348]	; (8002c7c <HAL_RCC_OscConfig+0x470>)
 8002b1e:	f023 0301 	bic.w	r3, r3, #1
 8002b22:	6713      	str	r3, [r2, #112]	; 0x70
 8002b24:	4b55      	ldr	r3, [pc, #340]	; (8002c7c <HAL_RCC_OscConfig+0x470>)
 8002b26:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b28:	4a54      	ldr	r2, [pc, #336]	; (8002c7c <HAL_RCC_OscConfig+0x470>)
 8002b2a:	f023 0304 	bic.w	r3, r3, #4
 8002b2e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	689b      	ldr	r3, [r3, #8]
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d015      	beq.n	8002b64 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b38:	f7fe fc86 	bl	8001448 <HAL_GetTick>
 8002b3c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b3e:	e00a      	b.n	8002b56 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002b40:	f7fe fc82 	bl	8001448 <HAL_GetTick>
 8002b44:	4602      	mov	r2, r0
 8002b46:	693b      	ldr	r3, [r7, #16]
 8002b48:	1ad3      	subs	r3, r2, r3
 8002b4a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b4e:	4293      	cmp	r3, r2
 8002b50:	d901      	bls.n	8002b56 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002b52:	2303      	movs	r3, #3
 8002b54:	e0cb      	b.n	8002cee <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b56:	4b49      	ldr	r3, [pc, #292]	; (8002c7c <HAL_RCC_OscConfig+0x470>)
 8002b58:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b5a:	f003 0302 	and.w	r3, r3, #2
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d0ee      	beq.n	8002b40 <HAL_RCC_OscConfig+0x334>
 8002b62:	e014      	b.n	8002b8e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b64:	f7fe fc70 	bl	8001448 <HAL_GetTick>
 8002b68:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b6a:	e00a      	b.n	8002b82 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002b6c:	f7fe fc6c 	bl	8001448 <HAL_GetTick>
 8002b70:	4602      	mov	r2, r0
 8002b72:	693b      	ldr	r3, [r7, #16]
 8002b74:	1ad3      	subs	r3, r2, r3
 8002b76:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b7a:	4293      	cmp	r3, r2
 8002b7c:	d901      	bls.n	8002b82 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002b7e:	2303      	movs	r3, #3
 8002b80:	e0b5      	b.n	8002cee <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b82:	4b3e      	ldr	r3, [pc, #248]	; (8002c7c <HAL_RCC_OscConfig+0x470>)
 8002b84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b86:	f003 0302 	and.w	r3, r3, #2
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d1ee      	bne.n	8002b6c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002b8e:	7dfb      	ldrb	r3, [r7, #23]
 8002b90:	2b01      	cmp	r3, #1
 8002b92:	d105      	bne.n	8002ba0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b94:	4b39      	ldr	r3, [pc, #228]	; (8002c7c <HAL_RCC_OscConfig+0x470>)
 8002b96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b98:	4a38      	ldr	r2, [pc, #224]	; (8002c7c <HAL_RCC_OscConfig+0x470>)
 8002b9a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002b9e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	699b      	ldr	r3, [r3, #24]
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	f000 80a1 	beq.w	8002cec <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002baa:	4b34      	ldr	r3, [pc, #208]	; (8002c7c <HAL_RCC_OscConfig+0x470>)
 8002bac:	689b      	ldr	r3, [r3, #8]
 8002bae:	f003 030c 	and.w	r3, r3, #12
 8002bb2:	2b08      	cmp	r3, #8
 8002bb4:	d05c      	beq.n	8002c70 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	699b      	ldr	r3, [r3, #24]
 8002bba:	2b02      	cmp	r3, #2
 8002bbc:	d141      	bne.n	8002c42 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002bbe:	4b31      	ldr	r3, [pc, #196]	; (8002c84 <HAL_RCC_OscConfig+0x478>)
 8002bc0:	2200      	movs	r2, #0
 8002bc2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bc4:	f7fe fc40 	bl	8001448 <HAL_GetTick>
 8002bc8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002bca:	e008      	b.n	8002bde <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002bcc:	f7fe fc3c 	bl	8001448 <HAL_GetTick>
 8002bd0:	4602      	mov	r2, r0
 8002bd2:	693b      	ldr	r3, [r7, #16]
 8002bd4:	1ad3      	subs	r3, r2, r3
 8002bd6:	2b02      	cmp	r3, #2
 8002bd8:	d901      	bls.n	8002bde <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002bda:	2303      	movs	r3, #3
 8002bdc:	e087      	b.n	8002cee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002bde:	4b27      	ldr	r3, [pc, #156]	; (8002c7c <HAL_RCC_OscConfig+0x470>)
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d1f0      	bne.n	8002bcc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	69da      	ldr	r2, [r3, #28]
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	6a1b      	ldr	r3, [r3, #32]
 8002bf2:	431a      	orrs	r2, r3
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bf8:	019b      	lsls	r3, r3, #6
 8002bfa:	431a      	orrs	r2, r3
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c00:	085b      	lsrs	r3, r3, #1
 8002c02:	3b01      	subs	r3, #1
 8002c04:	041b      	lsls	r3, r3, #16
 8002c06:	431a      	orrs	r2, r3
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c0c:	061b      	lsls	r3, r3, #24
 8002c0e:	491b      	ldr	r1, [pc, #108]	; (8002c7c <HAL_RCC_OscConfig+0x470>)
 8002c10:	4313      	orrs	r3, r2
 8002c12:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002c14:	4b1b      	ldr	r3, [pc, #108]	; (8002c84 <HAL_RCC_OscConfig+0x478>)
 8002c16:	2201      	movs	r2, #1
 8002c18:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c1a:	f7fe fc15 	bl	8001448 <HAL_GetTick>
 8002c1e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c20:	e008      	b.n	8002c34 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c22:	f7fe fc11 	bl	8001448 <HAL_GetTick>
 8002c26:	4602      	mov	r2, r0
 8002c28:	693b      	ldr	r3, [r7, #16]
 8002c2a:	1ad3      	subs	r3, r2, r3
 8002c2c:	2b02      	cmp	r3, #2
 8002c2e:	d901      	bls.n	8002c34 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002c30:	2303      	movs	r3, #3
 8002c32:	e05c      	b.n	8002cee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c34:	4b11      	ldr	r3, [pc, #68]	; (8002c7c <HAL_RCC_OscConfig+0x470>)
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d0f0      	beq.n	8002c22 <HAL_RCC_OscConfig+0x416>
 8002c40:	e054      	b.n	8002cec <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c42:	4b10      	ldr	r3, [pc, #64]	; (8002c84 <HAL_RCC_OscConfig+0x478>)
 8002c44:	2200      	movs	r2, #0
 8002c46:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c48:	f7fe fbfe 	bl	8001448 <HAL_GetTick>
 8002c4c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c4e:	e008      	b.n	8002c62 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c50:	f7fe fbfa 	bl	8001448 <HAL_GetTick>
 8002c54:	4602      	mov	r2, r0
 8002c56:	693b      	ldr	r3, [r7, #16]
 8002c58:	1ad3      	subs	r3, r2, r3
 8002c5a:	2b02      	cmp	r3, #2
 8002c5c:	d901      	bls.n	8002c62 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002c5e:	2303      	movs	r3, #3
 8002c60:	e045      	b.n	8002cee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c62:	4b06      	ldr	r3, [pc, #24]	; (8002c7c <HAL_RCC_OscConfig+0x470>)
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d1f0      	bne.n	8002c50 <HAL_RCC_OscConfig+0x444>
 8002c6e:	e03d      	b.n	8002cec <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	699b      	ldr	r3, [r3, #24]
 8002c74:	2b01      	cmp	r3, #1
 8002c76:	d107      	bne.n	8002c88 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002c78:	2301      	movs	r3, #1
 8002c7a:	e038      	b.n	8002cee <HAL_RCC_OscConfig+0x4e2>
 8002c7c:	40023800 	.word	0x40023800
 8002c80:	40007000 	.word	0x40007000
 8002c84:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002c88:	4b1b      	ldr	r3, [pc, #108]	; (8002cf8 <HAL_RCC_OscConfig+0x4ec>)
 8002c8a:	685b      	ldr	r3, [r3, #4]
 8002c8c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	699b      	ldr	r3, [r3, #24]
 8002c92:	2b01      	cmp	r3, #1
 8002c94:	d028      	beq.n	8002ce8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002ca0:	429a      	cmp	r2, r3
 8002ca2:	d121      	bne.n	8002ce8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002cae:	429a      	cmp	r2, r3
 8002cb0:	d11a      	bne.n	8002ce8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002cb2:	68fa      	ldr	r2, [r7, #12]
 8002cb4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002cb8:	4013      	ands	r3, r2
 8002cba:	687a      	ldr	r2, [r7, #4]
 8002cbc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002cbe:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002cc0:	4293      	cmp	r3, r2
 8002cc2:	d111      	bne.n	8002ce8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cce:	085b      	lsrs	r3, r3, #1
 8002cd0:	3b01      	subs	r3, #1
 8002cd2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002cd4:	429a      	cmp	r2, r3
 8002cd6:	d107      	bne.n	8002ce8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ce2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002ce4:	429a      	cmp	r2, r3
 8002ce6:	d001      	beq.n	8002cec <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002ce8:	2301      	movs	r3, #1
 8002cea:	e000      	b.n	8002cee <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002cec:	2300      	movs	r3, #0
}
 8002cee:	4618      	mov	r0, r3
 8002cf0:	3718      	adds	r7, #24
 8002cf2:	46bd      	mov	sp, r7
 8002cf4:	bd80      	pop	{r7, pc}
 8002cf6:	bf00      	nop
 8002cf8:	40023800 	.word	0x40023800

08002cfc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	b084      	sub	sp, #16
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	6078      	str	r0, [r7, #4]
 8002d04:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d101      	bne.n	8002d10 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002d0c:	2301      	movs	r3, #1
 8002d0e:	e0cc      	b.n	8002eaa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002d10:	4b68      	ldr	r3, [pc, #416]	; (8002eb4 <HAL_RCC_ClockConfig+0x1b8>)
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	f003 0307 	and.w	r3, r3, #7
 8002d18:	683a      	ldr	r2, [r7, #0]
 8002d1a:	429a      	cmp	r2, r3
 8002d1c:	d90c      	bls.n	8002d38 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d1e:	4b65      	ldr	r3, [pc, #404]	; (8002eb4 <HAL_RCC_ClockConfig+0x1b8>)
 8002d20:	683a      	ldr	r2, [r7, #0]
 8002d22:	b2d2      	uxtb	r2, r2
 8002d24:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d26:	4b63      	ldr	r3, [pc, #396]	; (8002eb4 <HAL_RCC_ClockConfig+0x1b8>)
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f003 0307 	and.w	r3, r3, #7
 8002d2e:	683a      	ldr	r2, [r7, #0]
 8002d30:	429a      	cmp	r2, r3
 8002d32:	d001      	beq.n	8002d38 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002d34:	2301      	movs	r3, #1
 8002d36:	e0b8      	b.n	8002eaa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f003 0302 	and.w	r3, r3, #2
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d020      	beq.n	8002d86 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	f003 0304 	and.w	r3, r3, #4
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d005      	beq.n	8002d5c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002d50:	4b59      	ldr	r3, [pc, #356]	; (8002eb8 <HAL_RCC_ClockConfig+0x1bc>)
 8002d52:	689b      	ldr	r3, [r3, #8]
 8002d54:	4a58      	ldr	r2, [pc, #352]	; (8002eb8 <HAL_RCC_ClockConfig+0x1bc>)
 8002d56:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002d5a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	f003 0308 	and.w	r3, r3, #8
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d005      	beq.n	8002d74 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002d68:	4b53      	ldr	r3, [pc, #332]	; (8002eb8 <HAL_RCC_ClockConfig+0x1bc>)
 8002d6a:	689b      	ldr	r3, [r3, #8]
 8002d6c:	4a52      	ldr	r2, [pc, #328]	; (8002eb8 <HAL_RCC_ClockConfig+0x1bc>)
 8002d6e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002d72:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d74:	4b50      	ldr	r3, [pc, #320]	; (8002eb8 <HAL_RCC_ClockConfig+0x1bc>)
 8002d76:	689b      	ldr	r3, [r3, #8]
 8002d78:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	689b      	ldr	r3, [r3, #8]
 8002d80:	494d      	ldr	r1, [pc, #308]	; (8002eb8 <HAL_RCC_ClockConfig+0x1bc>)
 8002d82:	4313      	orrs	r3, r2
 8002d84:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	f003 0301 	and.w	r3, r3, #1
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d044      	beq.n	8002e1c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	685b      	ldr	r3, [r3, #4]
 8002d96:	2b01      	cmp	r3, #1
 8002d98:	d107      	bne.n	8002daa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d9a:	4b47      	ldr	r3, [pc, #284]	; (8002eb8 <HAL_RCC_ClockConfig+0x1bc>)
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d119      	bne.n	8002dda <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002da6:	2301      	movs	r3, #1
 8002da8:	e07f      	b.n	8002eaa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	685b      	ldr	r3, [r3, #4]
 8002dae:	2b02      	cmp	r3, #2
 8002db0:	d003      	beq.n	8002dba <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002db6:	2b03      	cmp	r3, #3
 8002db8:	d107      	bne.n	8002dca <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002dba:	4b3f      	ldr	r3, [pc, #252]	; (8002eb8 <HAL_RCC_ClockConfig+0x1bc>)
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d109      	bne.n	8002dda <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002dc6:	2301      	movs	r3, #1
 8002dc8:	e06f      	b.n	8002eaa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002dca:	4b3b      	ldr	r3, [pc, #236]	; (8002eb8 <HAL_RCC_ClockConfig+0x1bc>)
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f003 0302 	and.w	r3, r3, #2
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d101      	bne.n	8002dda <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002dd6:	2301      	movs	r3, #1
 8002dd8:	e067      	b.n	8002eaa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002dda:	4b37      	ldr	r3, [pc, #220]	; (8002eb8 <HAL_RCC_ClockConfig+0x1bc>)
 8002ddc:	689b      	ldr	r3, [r3, #8]
 8002dde:	f023 0203 	bic.w	r2, r3, #3
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	685b      	ldr	r3, [r3, #4]
 8002de6:	4934      	ldr	r1, [pc, #208]	; (8002eb8 <HAL_RCC_ClockConfig+0x1bc>)
 8002de8:	4313      	orrs	r3, r2
 8002dea:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002dec:	f7fe fb2c 	bl	8001448 <HAL_GetTick>
 8002df0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002df2:	e00a      	b.n	8002e0a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002df4:	f7fe fb28 	bl	8001448 <HAL_GetTick>
 8002df8:	4602      	mov	r2, r0
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	1ad3      	subs	r3, r2, r3
 8002dfe:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e02:	4293      	cmp	r3, r2
 8002e04:	d901      	bls.n	8002e0a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002e06:	2303      	movs	r3, #3
 8002e08:	e04f      	b.n	8002eaa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e0a:	4b2b      	ldr	r3, [pc, #172]	; (8002eb8 <HAL_RCC_ClockConfig+0x1bc>)
 8002e0c:	689b      	ldr	r3, [r3, #8]
 8002e0e:	f003 020c 	and.w	r2, r3, #12
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	685b      	ldr	r3, [r3, #4]
 8002e16:	009b      	lsls	r3, r3, #2
 8002e18:	429a      	cmp	r2, r3
 8002e1a:	d1eb      	bne.n	8002df4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002e1c:	4b25      	ldr	r3, [pc, #148]	; (8002eb4 <HAL_RCC_ClockConfig+0x1b8>)
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f003 0307 	and.w	r3, r3, #7
 8002e24:	683a      	ldr	r2, [r7, #0]
 8002e26:	429a      	cmp	r2, r3
 8002e28:	d20c      	bcs.n	8002e44 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e2a:	4b22      	ldr	r3, [pc, #136]	; (8002eb4 <HAL_RCC_ClockConfig+0x1b8>)
 8002e2c:	683a      	ldr	r2, [r7, #0]
 8002e2e:	b2d2      	uxtb	r2, r2
 8002e30:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e32:	4b20      	ldr	r3, [pc, #128]	; (8002eb4 <HAL_RCC_ClockConfig+0x1b8>)
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	f003 0307 	and.w	r3, r3, #7
 8002e3a:	683a      	ldr	r2, [r7, #0]
 8002e3c:	429a      	cmp	r2, r3
 8002e3e:	d001      	beq.n	8002e44 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002e40:	2301      	movs	r3, #1
 8002e42:	e032      	b.n	8002eaa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	f003 0304 	and.w	r3, r3, #4
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d008      	beq.n	8002e62 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002e50:	4b19      	ldr	r3, [pc, #100]	; (8002eb8 <HAL_RCC_ClockConfig+0x1bc>)
 8002e52:	689b      	ldr	r3, [r3, #8]
 8002e54:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	68db      	ldr	r3, [r3, #12]
 8002e5c:	4916      	ldr	r1, [pc, #88]	; (8002eb8 <HAL_RCC_ClockConfig+0x1bc>)
 8002e5e:	4313      	orrs	r3, r2
 8002e60:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	f003 0308 	and.w	r3, r3, #8
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d009      	beq.n	8002e82 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002e6e:	4b12      	ldr	r3, [pc, #72]	; (8002eb8 <HAL_RCC_ClockConfig+0x1bc>)
 8002e70:	689b      	ldr	r3, [r3, #8]
 8002e72:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	691b      	ldr	r3, [r3, #16]
 8002e7a:	00db      	lsls	r3, r3, #3
 8002e7c:	490e      	ldr	r1, [pc, #56]	; (8002eb8 <HAL_RCC_ClockConfig+0x1bc>)
 8002e7e:	4313      	orrs	r3, r2
 8002e80:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002e82:	f000 f821 	bl	8002ec8 <HAL_RCC_GetSysClockFreq>
 8002e86:	4602      	mov	r2, r0
 8002e88:	4b0b      	ldr	r3, [pc, #44]	; (8002eb8 <HAL_RCC_ClockConfig+0x1bc>)
 8002e8a:	689b      	ldr	r3, [r3, #8]
 8002e8c:	091b      	lsrs	r3, r3, #4
 8002e8e:	f003 030f 	and.w	r3, r3, #15
 8002e92:	490a      	ldr	r1, [pc, #40]	; (8002ebc <HAL_RCC_ClockConfig+0x1c0>)
 8002e94:	5ccb      	ldrb	r3, [r1, r3]
 8002e96:	fa22 f303 	lsr.w	r3, r2, r3
 8002e9a:	4a09      	ldr	r2, [pc, #36]	; (8002ec0 <HAL_RCC_ClockConfig+0x1c4>)
 8002e9c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002e9e:	4b09      	ldr	r3, [pc, #36]	; (8002ec4 <HAL_RCC_ClockConfig+0x1c8>)
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	4618      	mov	r0, r3
 8002ea4:	f7fe fa8c 	bl	80013c0 <HAL_InitTick>

  return HAL_OK;
 8002ea8:	2300      	movs	r3, #0
}
 8002eaa:	4618      	mov	r0, r3
 8002eac:	3710      	adds	r7, #16
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	bd80      	pop	{r7, pc}
 8002eb2:	bf00      	nop
 8002eb4:	40023c00 	.word	0x40023c00
 8002eb8:	40023800 	.word	0x40023800
 8002ebc:	08005928 	.word	0x08005928
 8002ec0:	2000005c 	.word	0x2000005c
 8002ec4:	20000060 	.word	0x20000060

08002ec8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002ec8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002ecc:	b094      	sub	sp, #80	; 0x50
 8002ece:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002ed0:	2300      	movs	r3, #0
 8002ed2:	647b      	str	r3, [r7, #68]	; 0x44
 8002ed4:	2300      	movs	r3, #0
 8002ed6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002ed8:	2300      	movs	r3, #0
 8002eda:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8002edc:	2300      	movs	r3, #0
 8002ede:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002ee0:	4b79      	ldr	r3, [pc, #484]	; (80030c8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002ee2:	689b      	ldr	r3, [r3, #8]
 8002ee4:	f003 030c 	and.w	r3, r3, #12
 8002ee8:	2b08      	cmp	r3, #8
 8002eea:	d00d      	beq.n	8002f08 <HAL_RCC_GetSysClockFreq+0x40>
 8002eec:	2b08      	cmp	r3, #8
 8002eee:	f200 80e1 	bhi.w	80030b4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d002      	beq.n	8002efc <HAL_RCC_GetSysClockFreq+0x34>
 8002ef6:	2b04      	cmp	r3, #4
 8002ef8:	d003      	beq.n	8002f02 <HAL_RCC_GetSysClockFreq+0x3a>
 8002efa:	e0db      	b.n	80030b4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002efc:	4b73      	ldr	r3, [pc, #460]	; (80030cc <HAL_RCC_GetSysClockFreq+0x204>)
 8002efe:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8002f00:	e0db      	b.n	80030ba <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002f02:	4b73      	ldr	r3, [pc, #460]	; (80030d0 <HAL_RCC_GetSysClockFreq+0x208>)
 8002f04:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002f06:	e0d8      	b.n	80030ba <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002f08:	4b6f      	ldr	r3, [pc, #444]	; (80030c8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002f0a:	685b      	ldr	r3, [r3, #4]
 8002f0c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002f10:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002f12:	4b6d      	ldr	r3, [pc, #436]	; (80030c8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002f14:	685b      	ldr	r3, [r3, #4]
 8002f16:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d063      	beq.n	8002fe6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002f1e:	4b6a      	ldr	r3, [pc, #424]	; (80030c8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002f20:	685b      	ldr	r3, [r3, #4]
 8002f22:	099b      	lsrs	r3, r3, #6
 8002f24:	2200      	movs	r2, #0
 8002f26:	63bb      	str	r3, [r7, #56]	; 0x38
 8002f28:	63fa      	str	r2, [r7, #60]	; 0x3c
 8002f2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f2c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002f30:	633b      	str	r3, [r7, #48]	; 0x30
 8002f32:	2300      	movs	r3, #0
 8002f34:	637b      	str	r3, [r7, #52]	; 0x34
 8002f36:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8002f3a:	4622      	mov	r2, r4
 8002f3c:	462b      	mov	r3, r5
 8002f3e:	f04f 0000 	mov.w	r0, #0
 8002f42:	f04f 0100 	mov.w	r1, #0
 8002f46:	0159      	lsls	r1, r3, #5
 8002f48:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002f4c:	0150      	lsls	r0, r2, #5
 8002f4e:	4602      	mov	r2, r0
 8002f50:	460b      	mov	r3, r1
 8002f52:	4621      	mov	r1, r4
 8002f54:	1a51      	subs	r1, r2, r1
 8002f56:	6139      	str	r1, [r7, #16]
 8002f58:	4629      	mov	r1, r5
 8002f5a:	eb63 0301 	sbc.w	r3, r3, r1
 8002f5e:	617b      	str	r3, [r7, #20]
 8002f60:	f04f 0200 	mov.w	r2, #0
 8002f64:	f04f 0300 	mov.w	r3, #0
 8002f68:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002f6c:	4659      	mov	r1, fp
 8002f6e:	018b      	lsls	r3, r1, #6
 8002f70:	4651      	mov	r1, sl
 8002f72:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002f76:	4651      	mov	r1, sl
 8002f78:	018a      	lsls	r2, r1, #6
 8002f7a:	4651      	mov	r1, sl
 8002f7c:	ebb2 0801 	subs.w	r8, r2, r1
 8002f80:	4659      	mov	r1, fp
 8002f82:	eb63 0901 	sbc.w	r9, r3, r1
 8002f86:	f04f 0200 	mov.w	r2, #0
 8002f8a:	f04f 0300 	mov.w	r3, #0
 8002f8e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002f92:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002f96:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002f9a:	4690      	mov	r8, r2
 8002f9c:	4699      	mov	r9, r3
 8002f9e:	4623      	mov	r3, r4
 8002fa0:	eb18 0303 	adds.w	r3, r8, r3
 8002fa4:	60bb      	str	r3, [r7, #8]
 8002fa6:	462b      	mov	r3, r5
 8002fa8:	eb49 0303 	adc.w	r3, r9, r3
 8002fac:	60fb      	str	r3, [r7, #12]
 8002fae:	f04f 0200 	mov.w	r2, #0
 8002fb2:	f04f 0300 	mov.w	r3, #0
 8002fb6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002fba:	4629      	mov	r1, r5
 8002fbc:	024b      	lsls	r3, r1, #9
 8002fbe:	4621      	mov	r1, r4
 8002fc0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002fc4:	4621      	mov	r1, r4
 8002fc6:	024a      	lsls	r2, r1, #9
 8002fc8:	4610      	mov	r0, r2
 8002fca:	4619      	mov	r1, r3
 8002fcc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002fce:	2200      	movs	r2, #0
 8002fd0:	62bb      	str	r3, [r7, #40]	; 0x28
 8002fd2:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002fd4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002fd8:	f7fd f94a 	bl	8000270 <__aeabi_uldivmod>
 8002fdc:	4602      	mov	r2, r0
 8002fde:	460b      	mov	r3, r1
 8002fe0:	4613      	mov	r3, r2
 8002fe2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002fe4:	e058      	b.n	8003098 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002fe6:	4b38      	ldr	r3, [pc, #224]	; (80030c8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002fe8:	685b      	ldr	r3, [r3, #4]
 8002fea:	099b      	lsrs	r3, r3, #6
 8002fec:	2200      	movs	r2, #0
 8002fee:	4618      	mov	r0, r3
 8002ff0:	4611      	mov	r1, r2
 8002ff2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002ff6:	623b      	str	r3, [r7, #32]
 8002ff8:	2300      	movs	r3, #0
 8002ffa:	627b      	str	r3, [r7, #36]	; 0x24
 8002ffc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003000:	4642      	mov	r2, r8
 8003002:	464b      	mov	r3, r9
 8003004:	f04f 0000 	mov.w	r0, #0
 8003008:	f04f 0100 	mov.w	r1, #0
 800300c:	0159      	lsls	r1, r3, #5
 800300e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003012:	0150      	lsls	r0, r2, #5
 8003014:	4602      	mov	r2, r0
 8003016:	460b      	mov	r3, r1
 8003018:	4641      	mov	r1, r8
 800301a:	ebb2 0a01 	subs.w	sl, r2, r1
 800301e:	4649      	mov	r1, r9
 8003020:	eb63 0b01 	sbc.w	fp, r3, r1
 8003024:	f04f 0200 	mov.w	r2, #0
 8003028:	f04f 0300 	mov.w	r3, #0
 800302c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003030:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003034:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003038:	ebb2 040a 	subs.w	r4, r2, sl
 800303c:	eb63 050b 	sbc.w	r5, r3, fp
 8003040:	f04f 0200 	mov.w	r2, #0
 8003044:	f04f 0300 	mov.w	r3, #0
 8003048:	00eb      	lsls	r3, r5, #3
 800304a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800304e:	00e2      	lsls	r2, r4, #3
 8003050:	4614      	mov	r4, r2
 8003052:	461d      	mov	r5, r3
 8003054:	4643      	mov	r3, r8
 8003056:	18e3      	adds	r3, r4, r3
 8003058:	603b      	str	r3, [r7, #0]
 800305a:	464b      	mov	r3, r9
 800305c:	eb45 0303 	adc.w	r3, r5, r3
 8003060:	607b      	str	r3, [r7, #4]
 8003062:	f04f 0200 	mov.w	r2, #0
 8003066:	f04f 0300 	mov.w	r3, #0
 800306a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800306e:	4629      	mov	r1, r5
 8003070:	028b      	lsls	r3, r1, #10
 8003072:	4621      	mov	r1, r4
 8003074:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003078:	4621      	mov	r1, r4
 800307a:	028a      	lsls	r2, r1, #10
 800307c:	4610      	mov	r0, r2
 800307e:	4619      	mov	r1, r3
 8003080:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003082:	2200      	movs	r2, #0
 8003084:	61bb      	str	r3, [r7, #24]
 8003086:	61fa      	str	r2, [r7, #28]
 8003088:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800308c:	f7fd f8f0 	bl	8000270 <__aeabi_uldivmod>
 8003090:	4602      	mov	r2, r0
 8003092:	460b      	mov	r3, r1
 8003094:	4613      	mov	r3, r2
 8003096:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003098:	4b0b      	ldr	r3, [pc, #44]	; (80030c8 <HAL_RCC_GetSysClockFreq+0x200>)
 800309a:	685b      	ldr	r3, [r3, #4]
 800309c:	0c1b      	lsrs	r3, r3, #16
 800309e:	f003 0303 	and.w	r3, r3, #3
 80030a2:	3301      	adds	r3, #1
 80030a4:	005b      	lsls	r3, r3, #1
 80030a6:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80030a8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80030aa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80030ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80030b0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80030b2:	e002      	b.n	80030ba <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80030b4:	4b05      	ldr	r3, [pc, #20]	; (80030cc <HAL_RCC_GetSysClockFreq+0x204>)
 80030b6:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80030b8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80030ba:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80030bc:	4618      	mov	r0, r3
 80030be:	3750      	adds	r7, #80	; 0x50
 80030c0:	46bd      	mov	sp, r7
 80030c2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80030c6:	bf00      	nop
 80030c8:	40023800 	.word	0x40023800
 80030cc:	00f42400 	.word	0x00f42400
 80030d0:	007a1200 	.word	0x007a1200

080030d4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80030d4:	b480      	push	{r7}
 80030d6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80030d8:	4b03      	ldr	r3, [pc, #12]	; (80030e8 <HAL_RCC_GetHCLKFreq+0x14>)
 80030da:	681b      	ldr	r3, [r3, #0]
}
 80030dc:	4618      	mov	r0, r3
 80030de:	46bd      	mov	sp, r7
 80030e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e4:	4770      	bx	lr
 80030e6:	bf00      	nop
 80030e8:	2000005c 	.word	0x2000005c

080030ec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80030ec:	b580      	push	{r7, lr}
 80030ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80030f0:	f7ff fff0 	bl	80030d4 <HAL_RCC_GetHCLKFreq>
 80030f4:	4602      	mov	r2, r0
 80030f6:	4b05      	ldr	r3, [pc, #20]	; (800310c <HAL_RCC_GetPCLK1Freq+0x20>)
 80030f8:	689b      	ldr	r3, [r3, #8]
 80030fa:	0a9b      	lsrs	r3, r3, #10
 80030fc:	f003 0307 	and.w	r3, r3, #7
 8003100:	4903      	ldr	r1, [pc, #12]	; (8003110 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003102:	5ccb      	ldrb	r3, [r1, r3]
 8003104:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003108:	4618      	mov	r0, r3
 800310a:	bd80      	pop	{r7, pc}
 800310c:	40023800 	.word	0x40023800
 8003110:	08005938 	.word	0x08005938

08003114 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003114:	b580      	push	{r7, lr}
 8003116:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003118:	f7ff ffdc 	bl	80030d4 <HAL_RCC_GetHCLKFreq>
 800311c:	4602      	mov	r2, r0
 800311e:	4b05      	ldr	r3, [pc, #20]	; (8003134 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003120:	689b      	ldr	r3, [r3, #8]
 8003122:	0b5b      	lsrs	r3, r3, #13
 8003124:	f003 0307 	and.w	r3, r3, #7
 8003128:	4903      	ldr	r1, [pc, #12]	; (8003138 <HAL_RCC_GetPCLK2Freq+0x24>)
 800312a:	5ccb      	ldrb	r3, [r1, r3]
 800312c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003130:	4618      	mov	r0, r3
 8003132:	bd80      	pop	{r7, pc}
 8003134:	40023800 	.word	0x40023800
 8003138:	08005938 	.word	0x08005938

0800313c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800313c:	b580      	push	{r7, lr}
 800313e:	b082      	sub	sp, #8
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	2b00      	cmp	r3, #0
 8003148:	d101      	bne.n	800314e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800314a:	2301      	movs	r3, #1
 800314c:	e041      	b.n	80031d2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003154:	b2db      	uxtb	r3, r3
 8003156:	2b00      	cmp	r3, #0
 8003158:	d106      	bne.n	8003168 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	2200      	movs	r2, #0
 800315e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003162:	6878      	ldr	r0, [r7, #4]
 8003164:	f7fd ffbc 	bl	80010e0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	2202      	movs	r2, #2
 800316c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681a      	ldr	r2, [r3, #0]
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	3304      	adds	r3, #4
 8003178:	4619      	mov	r1, r3
 800317a:	4610      	mov	r0, r2
 800317c:	f000 fafe 	bl	800377c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	2201      	movs	r2, #1
 8003184:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	2201      	movs	r2, #1
 800318c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	2201      	movs	r2, #1
 8003194:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	2201      	movs	r2, #1
 800319c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	2201      	movs	r2, #1
 80031a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	2201      	movs	r2, #1
 80031ac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	2201      	movs	r2, #1
 80031b4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	2201      	movs	r2, #1
 80031bc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	2201      	movs	r2, #1
 80031c4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	2201      	movs	r2, #1
 80031cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80031d0:	2300      	movs	r3, #0
}
 80031d2:	4618      	mov	r0, r3
 80031d4:	3708      	adds	r7, #8
 80031d6:	46bd      	mov	sp, r7
 80031d8:	bd80      	pop	{r7, pc}
	...

080031dc <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80031dc:	b480      	push	{r7}
 80031de:	b085      	sub	sp, #20
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80031ea:	b2db      	uxtb	r3, r3
 80031ec:	2b01      	cmp	r3, #1
 80031ee:	d001      	beq.n	80031f4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80031f0:	2301      	movs	r3, #1
 80031f2:	e046      	b.n	8003282 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	2202      	movs	r2, #2
 80031f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	4a23      	ldr	r2, [pc, #140]	; (8003290 <HAL_TIM_Base_Start+0xb4>)
 8003202:	4293      	cmp	r3, r2
 8003204:	d022      	beq.n	800324c <HAL_TIM_Base_Start+0x70>
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800320e:	d01d      	beq.n	800324c <HAL_TIM_Base_Start+0x70>
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	4a1f      	ldr	r2, [pc, #124]	; (8003294 <HAL_TIM_Base_Start+0xb8>)
 8003216:	4293      	cmp	r3, r2
 8003218:	d018      	beq.n	800324c <HAL_TIM_Base_Start+0x70>
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	4a1e      	ldr	r2, [pc, #120]	; (8003298 <HAL_TIM_Base_Start+0xbc>)
 8003220:	4293      	cmp	r3, r2
 8003222:	d013      	beq.n	800324c <HAL_TIM_Base_Start+0x70>
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	4a1c      	ldr	r2, [pc, #112]	; (800329c <HAL_TIM_Base_Start+0xc0>)
 800322a:	4293      	cmp	r3, r2
 800322c:	d00e      	beq.n	800324c <HAL_TIM_Base_Start+0x70>
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	4a1b      	ldr	r2, [pc, #108]	; (80032a0 <HAL_TIM_Base_Start+0xc4>)
 8003234:	4293      	cmp	r3, r2
 8003236:	d009      	beq.n	800324c <HAL_TIM_Base_Start+0x70>
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	4a19      	ldr	r2, [pc, #100]	; (80032a4 <HAL_TIM_Base_Start+0xc8>)
 800323e:	4293      	cmp	r3, r2
 8003240:	d004      	beq.n	800324c <HAL_TIM_Base_Start+0x70>
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	4a18      	ldr	r2, [pc, #96]	; (80032a8 <HAL_TIM_Base_Start+0xcc>)
 8003248:	4293      	cmp	r3, r2
 800324a:	d111      	bne.n	8003270 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	689b      	ldr	r3, [r3, #8]
 8003252:	f003 0307 	and.w	r3, r3, #7
 8003256:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	2b06      	cmp	r3, #6
 800325c:	d010      	beq.n	8003280 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	681a      	ldr	r2, [r3, #0]
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f042 0201 	orr.w	r2, r2, #1
 800326c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800326e:	e007      	b.n	8003280 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	681a      	ldr	r2, [r3, #0]
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f042 0201 	orr.w	r2, r2, #1
 800327e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003280:	2300      	movs	r3, #0
}
 8003282:	4618      	mov	r0, r3
 8003284:	3714      	adds	r7, #20
 8003286:	46bd      	mov	sp, r7
 8003288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800328c:	4770      	bx	lr
 800328e:	bf00      	nop
 8003290:	40010000 	.word	0x40010000
 8003294:	40000400 	.word	0x40000400
 8003298:	40000800 	.word	0x40000800
 800329c:	40000c00 	.word	0x40000c00
 80032a0:	40010400 	.word	0x40010400
 80032a4:	40014000 	.word	0x40014000
 80032a8:	40001800 	.word	0x40001800

080032ac <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80032ac:	b480      	push	{r7}
 80032ae:	b085      	sub	sp, #20
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80032ba:	b2db      	uxtb	r3, r3
 80032bc:	2b01      	cmp	r3, #1
 80032be:	d001      	beq.n	80032c4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80032c0:	2301      	movs	r3, #1
 80032c2:	e04e      	b.n	8003362 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	2202      	movs	r2, #2
 80032c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	68da      	ldr	r2, [r3, #12]
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	f042 0201 	orr.w	r2, r2, #1
 80032da:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	4a23      	ldr	r2, [pc, #140]	; (8003370 <HAL_TIM_Base_Start_IT+0xc4>)
 80032e2:	4293      	cmp	r3, r2
 80032e4:	d022      	beq.n	800332c <HAL_TIM_Base_Start_IT+0x80>
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80032ee:	d01d      	beq.n	800332c <HAL_TIM_Base_Start_IT+0x80>
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	4a1f      	ldr	r2, [pc, #124]	; (8003374 <HAL_TIM_Base_Start_IT+0xc8>)
 80032f6:	4293      	cmp	r3, r2
 80032f8:	d018      	beq.n	800332c <HAL_TIM_Base_Start_IT+0x80>
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	4a1e      	ldr	r2, [pc, #120]	; (8003378 <HAL_TIM_Base_Start_IT+0xcc>)
 8003300:	4293      	cmp	r3, r2
 8003302:	d013      	beq.n	800332c <HAL_TIM_Base_Start_IT+0x80>
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	4a1c      	ldr	r2, [pc, #112]	; (800337c <HAL_TIM_Base_Start_IT+0xd0>)
 800330a:	4293      	cmp	r3, r2
 800330c:	d00e      	beq.n	800332c <HAL_TIM_Base_Start_IT+0x80>
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	4a1b      	ldr	r2, [pc, #108]	; (8003380 <HAL_TIM_Base_Start_IT+0xd4>)
 8003314:	4293      	cmp	r3, r2
 8003316:	d009      	beq.n	800332c <HAL_TIM_Base_Start_IT+0x80>
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	4a19      	ldr	r2, [pc, #100]	; (8003384 <HAL_TIM_Base_Start_IT+0xd8>)
 800331e:	4293      	cmp	r3, r2
 8003320:	d004      	beq.n	800332c <HAL_TIM_Base_Start_IT+0x80>
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	4a18      	ldr	r2, [pc, #96]	; (8003388 <HAL_TIM_Base_Start_IT+0xdc>)
 8003328:	4293      	cmp	r3, r2
 800332a:	d111      	bne.n	8003350 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	689b      	ldr	r3, [r3, #8]
 8003332:	f003 0307 	and.w	r3, r3, #7
 8003336:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	2b06      	cmp	r3, #6
 800333c:	d010      	beq.n	8003360 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	681a      	ldr	r2, [r3, #0]
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	f042 0201 	orr.w	r2, r2, #1
 800334c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800334e:	e007      	b.n	8003360 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	681a      	ldr	r2, [r3, #0]
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f042 0201 	orr.w	r2, r2, #1
 800335e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003360:	2300      	movs	r3, #0
}
 8003362:	4618      	mov	r0, r3
 8003364:	3714      	adds	r7, #20
 8003366:	46bd      	mov	sp, r7
 8003368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800336c:	4770      	bx	lr
 800336e:	bf00      	nop
 8003370:	40010000 	.word	0x40010000
 8003374:	40000400 	.word	0x40000400
 8003378:	40000800 	.word	0x40000800
 800337c:	40000c00 	.word	0x40000c00
 8003380:	40010400 	.word	0x40010400
 8003384:	40014000 	.word	0x40014000
 8003388:	40001800 	.word	0x40001800

0800338c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800338c:	b580      	push	{r7, lr}
 800338e:	b082      	sub	sp, #8
 8003390:	af00      	add	r7, sp, #0
 8003392:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	691b      	ldr	r3, [r3, #16]
 800339a:	f003 0302 	and.w	r3, r3, #2
 800339e:	2b02      	cmp	r3, #2
 80033a0:	d122      	bne.n	80033e8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	68db      	ldr	r3, [r3, #12]
 80033a8:	f003 0302 	and.w	r3, r3, #2
 80033ac:	2b02      	cmp	r3, #2
 80033ae:	d11b      	bne.n	80033e8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	f06f 0202 	mvn.w	r2, #2
 80033b8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	2201      	movs	r2, #1
 80033be:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	699b      	ldr	r3, [r3, #24]
 80033c6:	f003 0303 	and.w	r3, r3, #3
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d003      	beq.n	80033d6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80033ce:	6878      	ldr	r0, [r7, #4]
 80033d0:	f000 f9b5 	bl	800373e <HAL_TIM_IC_CaptureCallback>
 80033d4:	e005      	b.n	80033e2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80033d6:	6878      	ldr	r0, [r7, #4]
 80033d8:	f000 f9a7 	bl	800372a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80033dc:	6878      	ldr	r0, [r7, #4]
 80033de:	f000 f9b8 	bl	8003752 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	2200      	movs	r2, #0
 80033e6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	691b      	ldr	r3, [r3, #16]
 80033ee:	f003 0304 	and.w	r3, r3, #4
 80033f2:	2b04      	cmp	r3, #4
 80033f4:	d122      	bne.n	800343c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	68db      	ldr	r3, [r3, #12]
 80033fc:	f003 0304 	and.w	r3, r3, #4
 8003400:	2b04      	cmp	r3, #4
 8003402:	d11b      	bne.n	800343c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f06f 0204 	mvn.w	r2, #4
 800340c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	2202      	movs	r2, #2
 8003412:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	699b      	ldr	r3, [r3, #24]
 800341a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800341e:	2b00      	cmp	r3, #0
 8003420:	d003      	beq.n	800342a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003422:	6878      	ldr	r0, [r7, #4]
 8003424:	f000 f98b 	bl	800373e <HAL_TIM_IC_CaptureCallback>
 8003428:	e005      	b.n	8003436 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800342a:	6878      	ldr	r0, [r7, #4]
 800342c:	f000 f97d 	bl	800372a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003430:	6878      	ldr	r0, [r7, #4]
 8003432:	f000 f98e 	bl	8003752 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	2200      	movs	r2, #0
 800343a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	691b      	ldr	r3, [r3, #16]
 8003442:	f003 0308 	and.w	r3, r3, #8
 8003446:	2b08      	cmp	r3, #8
 8003448:	d122      	bne.n	8003490 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	68db      	ldr	r3, [r3, #12]
 8003450:	f003 0308 	and.w	r3, r3, #8
 8003454:	2b08      	cmp	r3, #8
 8003456:	d11b      	bne.n	8003490 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	f06f 0208 	mvn.w	r2, #8
 8003460:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	2204      	movs	r2, #4
 8003466:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	69db      	ldr	r3, [r3, #28]
 800346e:	f003 0303 	and.w	r3, r3, #3
 8003472:	2b00      	cmp	r3, #0
 8003474:	d003      	beq.n	800347e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003476:	6878      	ldr	r0, [r7, #4]
 8003478:	f000 f961 	bl	800373e <HAL_TIM_IC_CaptureCallback>
 800347c:	e005      	b.n	800348a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800347e:	6878      	ldr	r0, [r7, #4]
 8003480:	f000 f953 	bl	800372a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003484:	6878      	ldr	r0, [r7, #4]
 8003486:	f000 f964 	bl	8003752 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	2200      	movs	r2, #0
 800348e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	691b      	ldr	r3, [r3, #16]
 8003496:	f003 0310 	and.w	r3, r3, #16
 800349a:	2b10      	cmp	r3, #16
 800349c:	d122      	bne.n	80034e4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	68db      	ldr	r3, [r3, #12]
 80034a4:	f003 0310 	and.w	r3, r3, #16
 80034a8:	2b10      	cmp	r3, #16
 80034aa:	d11b      	bne.n	80034e4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f06f 0210 	mvn.w	r2, #16
 80034b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	2208      	movs	r2, #8
 80034ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	69db      	ldr	r3, [r3, #28]
 80034c2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d003      	beq.n	80034d2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80034ca:	6878      	ldr	r0, [r7, #4]
 80034cc:	f000 f937 	bl	800373e <HAL_TIM_IC_CaptureCallback>
 80034d0:	e005      	b.n	80034de <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80034d2:	6878      	ldr	r0, [r7, #4]
 80034d4:	f000 f929 	bl	800372a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80034d8:	6878      	ldr	r0, [r7, #4]
 80034da:	f000 f93a 	bl	8003752 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	2200      	movs	r2, #0
 80034e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	691b      	ldr	r3, [r3, #16]
 80034ea:	f003 0301 	and.w	r3, r3, #1
 80034ee:	2b01      	cmp	r3, #1
 80034f0:	d10e      	bne.n	8003510 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	68db      	ldr	r3, [r3, #12]
 80034f8:	f003 0301 	and.w	r3, r3, #1
 80034fc:	2b01      	cmp	r3, #1
 80034fe:	d107      	bne.n	8003510 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f06f 0201 	mvn.w	r2, #1
 8003508:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800350a:	6878      	ldr	r0, [r7, #4]
 800350c:	f7fd f82e 	bl	800056c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	691b      	ldr	r3, [r3, #16]
 8003516:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800351a:	2b80      	cmp	r3, #128	; 0x80
 800351c:	d10e      	bne.n	800353c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	68db      	ldr	r3, [r3, #12]
 8003524:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003528:	2b80      	cmp	r3, #128	; 0x80
 800352a:	d107      	bne.n	800353c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003534:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003536:	6878      	ldr	r0, [r7, #4]
 8003538:	f000 fae0 	bl	8003afc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	691b      	ldr	r3, [r3, #16]
 8003542:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003546:	2b40      	cmp	r3, #64	; 0x40
 8003548:	d10e      	bne.n	8003568 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	68db      	ldr	r3, [r3, #12]
 8003550:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003554:	2b40      	cmp	r3, #64	; 0x40
 8003556:	d107      	bne.n	8003568 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003560:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003562:	6878      	ldr	r0, [r7, #4]
 8003564:	f000 f8ff 	bl	8003766 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	691b      	ldr	r3, [r3, #16]
 800356e:	f003 0320 	and.w	r3, r3, #32
 8003572:	2b20      	cmp	r3, #32
 8003574:	d10e      	bne.n	8003594 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	68db      	ldr	r3, [r3, #12]
 800357c:	f003 0320 	and.w	r3, r3, #32
 8003580:	2b20      	cmp	r3, #32
 8003582:	d107      	bne.n	8003594 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f06f 0220 	mvn.w	r2, #32
 800358c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800358e:	6878      	ldr	r0, [r7, #4]
 8003590:	f000 faaa 	bl	8003ae8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003594:	bf00      	nop
 8003596:	3708      	adds	r7, #8
 8003598:	46bd      	mov	sp, r7
 800359a:	bd80      	pop	{r7, pc}

0800359c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800359c:	b580      	push	{r7, lr}
 800359e:	b084      	sub	sp, #16
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	6078      	str	r0, [r7, #4]
 80035a4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80035a6:	2300      	movs	r3, #0
 80035a8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80035b0:	2b01      	cmp	r3, #1
 80035b2:	d101      	bne.n	80035b8 <HAL_TIM_ConfigClockSource+0x1c>
 80035b4:	2302      	movs	r3, #2
 80035b6:	e0b4      	b.n	8003722 <HAL_TIM_ConfigClockSource+0x186>
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	2201      	movs	r2, #1
 80035bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	2202      	movs	r2, #2
 80035c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	689b      	ldr	r3, [r3, #8]
 80035ce:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80035d0:	68bb      	ldr	r3, [r7, #8]
 80035d2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80035d6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80035d8:	68bb      	ldr	r3, [r7, #8]
 80035da:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80035de:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	68ba      	ldr	r2, [r7, #8]
 80035e6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80035e8:	683b      	ldr	r3, [r7, #0]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80035f0:	d03e      	beq.n	8003670 <HAL_TIM_ConfigClockSource+0xd4>
 80035f2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80035f6:	f200 8087 	bhi.w	8003708 <HAL_TIM_ConfigClockSource+0x16c>
 80035fa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80035fe:	f000 8086 	beq.w	800370e <HAL_TIM_ConfigClockSource+0x172>
 8003602:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003606:	d87f      	bhi.n	8003708 <HAL_TIM_ConfigClockSource+0x16c>
 8003608:	2b70      	cmp	r3, #112	; 0x70
 800360a:	d01a      	beq.n	8003642 <HAL_TIM_ConfigClockSource+0xa6>
 800360c:	2b70      	cmp	r3, #112	; 0x70
 800360e:	d87b      	bhi.n	8003708 <HAL_TIM_ConfigClockSource+0x16c>
 8003610:	2b60      	cmp	r3, #96	; 0x60
 8003612:	d050      	beq.n	80036b6 <HAL_TIM_ConfigClockSource+0x11a>
 8003614:	2b60      	cmp	r3, #96	; 0x60
 8003616:	d877      	bhi.n	8003708 <HAL_TIM_ConfigClockSource+0x16c>
 8003618:	2b50      	cmp	r3, #80	; 0x50
 800361a:	d03c      	beq.n	8003696 <HAL_TIM_ConfigClockSource+0xfa>
 800361c:	2b50      	cmp	r3, #80	; 0x50
 800361e:	d873      	bhi.n	8003708 <HAL_TIM_ConfigClockSource+0x16c>
 8003620:	2b40      	cmp	r3, #64	; 0x40
 8003622:	d058      	beq.n	80036d6 <HAL_TIM_ConfigClockSource+0x13a>
 8003624:	2b40      	cmp	r3, #64	; 0x40
 8003626:	d86f      	bhi.n	8003708 <HAL_TIM_ConfigClockSource+0x16c>
 8003628:	2b30      	cmp	r3, #48	; 0x30
 800362a:	d064      	beq.n	80036f6 <HAL_TIM_ConfigClockSource+0x15a>
 800362c:	2b30      	cmp	r3, #48	; 0x30
 800362e:	d86b      	bhi.n	8003708 <HAL_TIM_ConfigClockSource+0x16c>
 8003630:	2b20      	cmp	r3, #32
 8003632:	d060      	beq.n	80036f6 <HAL_TIM_ConfigClockSource+0x15a>
 8003634:	2b20      	cmp	r3, #32
 8003636:	d867      	bhi.n	8003708 <HAL_TIM_ConfigClockSource+0x16c>
 8003638:	2b00      	cmp	r3, #0
 800363a:	d05c      	beq.n	80036f6 <HAL_TIM_ConfigClockSource+0x15a>
 800363c:	2b10      	cmp	r3, #16
 800363e:	d05a      	beq.n	80036f6 <HAL_TIM_ConfigClockSource+0x15a>
 8003640:	e062      	b.n	8003708 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	6818      	ldr	r0, [r3, #0]
 8003646:	683b      	ldr	r3, [r7, #0]
 8003648:	6899      	ldr	r1, [r3, #8]
 800364a:	683b      	ldr	r3, [r7, #0]
 800364c:	685a      	ldr	r2, [r3, #4]
 800364e:	683b      	ldr	r3, [r7, #0]
 8003650:	68db      	ldr	r3, [r3, #12]
 8003652:	f000 f9ad 	bl	80039b0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	689b      	ldr	r3, [r3, #8]
 800365c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800365e:	68bb      	ldr	r3, [r7, #8]
 8003660:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003664:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	68ba      	ldr	r2, [r7, #8]
 800366c:	609a      	str	r2, [r3, #8]
      break;
 800366e:	e04f      	b.n	8003710 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	6818      	ldr	r0, [r3, #0]
 8003674:	683b      	ldr	r3, [r7, #0]
 8003676:	6899      	ldr	r1, [r3, #8]
 8003678:	683b      	ldr	r3, [r7, #0]
 800367a:	685a      	ldr	r2, [r3, #4]
 800367c:	683b      	ldr	r3, [r7, #0]
 800367e:	68db      	ldr	r3, [r3, #12]
 8003680:	f000 f996 	bl	80039b0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	689a      	ldr	r2, [r3, #8]
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003692:	609a      	str	r2, [r3, #8]
      break;
 8003694:	e03c      	b.n	8003710 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	6818      	ldr	r0, [r3, #0]
 800369a:	683b      	ldr	r3, [r7, #0]
 800369c:	6859      	ldr	r1, [r3, #4]
 800369e:	683b      	ldr	r3, [r7, #0]
 80036a0:	68db      	ldr	r3, [r3, #12]
 80036a2:	461a      	mov	r2, r3
 80036a4:	f000 f90a 	bl	80038bc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	2150      	movs	r1, #80	; 0x50
 80036ae:	4618      	mov	r0, r3
 80036b0:	f000 f963 	bl	800397a <TIM_ITRx_SetConfig>
      break;
 80036b4:	e02c      	b.n	8003710 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	6818      	ldr	r0, [r3, #0]
 80036ba:	683b      	ldr	r3, [r7, #0]
 80036bc:	6859      	ldr	r1, [r3, #4]
 80036be:	683b      	ldr	r3, [r7, #0]
 80036c0:	68db      	ldr	r3, [r3, #12]
 80036c2:	461a      	mov	r2, r3
 80036c4:	f000 f929 	bl	800391a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	2160      	movs	r1, #96	; 0x60
 80036ce:	4618      	mov	r0, r3
 80036d0:	f000 f953 	bl	800397a <TIM_ITRx_SetConfig>
      break;
 80036d4:	e01c      	b.n	8003710 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	6818      	ldr	r0, [r3, #0]
 80036da:	683b      	ldr	r3, [r7, #0]
 80036dc:	6859      	ldr	r1, [r3, #4]
 80036de:	683b      	ldr	r3, [r7, #0]
 80036e0:	68db      	ldr	r3, [r3, #12]
 80036e2:	461a      	mov	r2, r3
 80036e4:	f000 f8ea 	bl	80038bc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	2140      	movs	r1, #64	; 0x40
 80036ee:	4618      	mov	r0, r3
 80036f0:	f000 f943 	bl	800397a <TIM_ITRx_SetConfig>
      break;
 80036f4:	e00c      	b.n	8003710 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681a      	ldr	r2, [r3, #0]
 80036fa:	683b      	ldr	r3, [r7, #0]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	4619      	mov	r1, r3
 8003700:	4610      	mov	r0, r2
 8003702:	f000 f93a 	bl	800397a <TIM_ITRx_SetConfig>
      break;
 8003706:	e003      	b.n	8003710 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003708:	2301      	movs	r3, #1
 800370a:	73fb      	strb	r3, [r7, #15]
      break;
 800370c:	e000      	b.n	8003710 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800370e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	2201      	movs	r2, #1
 8003714:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	2200      	movs	r2, #0
 800371c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003720:	7bfb      	ldrb	r3, [r7, #15]
}
 8003722:	4618      	mov	r0, r3
 8003724:	3710      	adds	r7, #16
 8003726:	46bd      	mov	sp, r7
 8003728:	bd80      	pop	{r7, pc}

0800372a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800372a:	b480      	push	{r7}
 800372c:	b083      	sub	sp, #12
 800372e:	af00      	add	r7, sp, #0
 8003730:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003732:	bf00      	nop
 8003734:	370c      	adds	r7, #12
 8003736:	46bd      	mov	sp, r7
 8003738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800373c:	4770      	bx	lr

0800373e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800373e:	b480      	push	{r7}
 8003740:	b083      	sub	sp, #12
 8003742:	af00      	add	r7, sp, #0
 8003744:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003746:	bf00      	nop
 8003748:	370c      	adds	r7, #12
 800374a:	46bd      	mov	sp, r7
 800374c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003750:	4770      	bx	lr

08003752 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003752:	b480      	push	{r7}
 8003754:	b083      	sub	sp, #12
 8003756:	af00      	add	r7, sp, #0
 8003758:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800375a:	bf00      	nop
 800375c:	370c      	adds	r7, #12
 800375e:	46bd      	mov	sp, r7
 8003760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003764:	4770      	bx	lr

08003766 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003766:	b480      	push	{r7}
 8003768:	b083      	sub	sp, #12
 800376a:	af00      	add	r7, sp, #0
 800376c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800376e:	bf00      	nop
 8003770:	370c      	adds	r7, #12
 8003772:	46bd      	mov	sp, r7
 8003774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003778:	4770      	bx	lr
	...

0800377c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800377c:	b480      	push	{r7}
 800377e:	b085      	sub	sp, #20
 8003780:	af00      	add	r7, sp, #0
 8003782:	6078      	str	r0, [r7, #4]
 8003784:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	4a40      	ldr	r2, [pc, #256]	; (8003890 <TIM_Base_SetConfig+0x114>)
 8003790:	4293      	cmp	r3, r2
 8003792:	d013      	beq.n	80037bc <TIM_Base_SetConfig+0x40>
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800379a:	d00f      	beq.n	80037bc <TIM_Base_SetConfig+0x40>
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	4a3d      	ldr	r2, [pc, #244]	; (8003894 <TIM_Base_SetConfig+0x118>)
 80037a0:	4293      	cmp	r3, r2
 80037a2:	d00b      	beq.n	80037bc <TIM_Base_SetConfig+0x40>
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	4a3c      	ldr	r2, [pc, #240]	; (8003898 <TIM_Base_SetConfig+0x11c>)
 80037a8:	4293      	cmp	r3, r2
 80037aa:	d007      	beq.n	80037bc <TIM_Base_SetConfig+0x40>
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	4a3b      	ldr	r2, [pc, #236]	; (800389c <TIM_Base_SetConfig+0x120>)
 80037b0:	4293      	cmp	r3, r2
 80037b2:	d003      	beq.n	80037bc <TIM_Base_SetConfig+0x40>
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	4a3a      	ldr	r2, [pc, #232]	; (80038a0 <TIM_Base_SetConfig+0x124>)
 80037b8:	4293      	cmp	r3, r2
 80037ba:	d108      	bne.n	80037ce <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80037c2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80037c4:	683b      	ldr	r3, [r7, #0]
 80037c6:	685b      	ldr	r3, [r3, #4]
 80037c8:	68fa      	ldr	r2, [r7, #12]
 80037ca:	4313      	orrs	r3, r2
 80037cc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	4a2f      	ldr	r2, [pc, #188]	; (8003890 <TIM_Base_SetConfig+0x114>)
 80037d2:	4293      	cmp	r3, r2
 80037d4:	d02b      	beq.n	800382e <TIM_Base_SetConfig+0xb2>
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80037dc:	d027      	beq.n	800382e <TIM_Base_SetConfig+0xb2>
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	4a2c      	ldr	r2, [pc, #176]	; (8003894 <TIM_Base_SetConfig+0x118>)
 80037e2:	4293      	cmp	r3, r2
 80037e4:	d023      	beq.n	800382e <TIM_Base_SetConfig+0xb2>
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	4a2b      	ldr	r2, [pc, #172]	; (8003898 <TIM_Base_SetConfig+0x11c>)
 80037ea:	4293      	cmp	r3, r2
 80037ec:	d01f      	beq.n	800382e <TIM_Base_SetConfig+0xb2>
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	4a2a      	ldr	r2, [pc, #168]	; (800389c <TIM_Base_SetConfig+0x120>)
 80037f2:	4293      	cmp	r3, r2
 80037f4:	d01b      	beq.n	800382e <TIM_Base_SetConfig+0xb2>
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	4a29      	ldr	r2, [pc, #164]	; (80038a0 <TIM_Base_SetConfig+0x124>)
 80037fa:	4293      	cmp	r3, r2
 80037fc:	d017      	beq.n	800382e <TIM_Base_SetConfig+0xb2>
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	4a28      	ldr	r2, [pc, #160]	; (80038a4 <TIM_Base_SetConfig+0x128>)
 8003802:	4293      	cmp	r3, r2
 8003804:	d013      	beq.n	800382e <TIM_Base_SetConfig+0xb2>
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	4a27      	ldr	r2, [pc, #156]	; (80038a8 <TIM_Base_SetConfig+0x12c>)
 800380a:	4293      	cmp	r3, r2
 800380c:	d00f      	beq.n	800382e <TIM_Base_SetConfig+0xb2>
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	4a26      	ldr	r2, [pc, #152]	; (80038ac <TIM_Base_SetConfig+0x130>)
 8003812:	4293      	cmp	r3, r2
 8003814:	d00b      	beq.n	800382e <TIM_Base_SetConfig+0xb2>
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	4a25      	ldr	r2, [pc, #148]	; (80038b0 <TIM_Base_SetConfig+0x134>)
 800381a:	4293      	cmp	r3, r2
 800381c:	d007      	beq.n	800382e <TIM_Base_SetConfig+0xb2>
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	4a24      	ldr	r2, [pc, #144]	; (80038b4 <TIM_Base_SetConfig+0x138>)
 8003822:	4293      	cmp	r3, r2
 8003824:	d003      	beq.n	800382e <TIM_Base_SetConfig+0xb2>
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	4a23      	ldr	r2, [pc, #140]	; (80038b8 <TIM_Base_SetConfig+0x13c>)
 800382a:	4293      	cmp	r3, r2
 800382c:	d108      	bne.n	8003840 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003834:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003836:	683b      	ldr	r3, [r7, #0]
 8003838:	68db      	ldr	r3, [r3, #12]
 800383a:	68fa      	ldr	r2, [r7, #12]
 800383c:	4313      	orrs	r3, r2
 800383e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003846:	683b      	ldr	r3, [r7, #0]
 8003848:	695b      	ldr	r3, [r3, #20]
 800384a:	4313      	orrs	r3, r2
 800384c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	68fa      	ldr	r2, [r7, #12]
 8003852:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003854:	683b      	ldr	r3, [r7, #0]
 8003856:	689a      	ldr	r2, [r3, #8]
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800385c:	683b      	ldr	r3, [r7, #0]
 800385e:	681a      	ldr	r2, [r3, #0]
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	4a0a      	ldr	r2, [pc, #40]	; (8003890 <TIM_Base_SetConfig+0x114>)
 8003868:	4293      	cmp	r3, r2
 800386a:	d003      	beq.n	8003874 <TIM_Base_SetConfig+0xf8>
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	4a0c      	ldr	r2, [pc, #48]	; (80038a0 <TIM_Base_SetConfig+0x124>)
 8003870:	4293      	cmp	r3, r2
 8003872:	d103      	bne.n	800387c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003874:	683b      	ldr	r3, [r7, #0]
 8003876:	691a      	ldr	r2, [r3, #16]
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	2201      	movs	r2, #1
 8003880:	615a      	str	r2, [r3, #20]
}
 8003882:	bf00      	nop
 8003884:	3714      	adds	r7, #20
 8003886:	46bd      	mov	sp, r7
 8003888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800388c:	4770      	bx	lr
 800388e:	bf00      	nop
 8003890:	40010000 	.word	0x40010000
 8003894:	40000400 	.word	0x40000400
 8003898:	40000800 	.word	0x40000800
 800389c:	40000c00 	.word	0x40000c00
 80038a0:	40010400 	.word	0x40010400
 80038a4:	40014000 	.word	0x40014000
 80038a8:	40014400 	.word	0x40014400
 80038ac:	40014800 	.word	0x40014800
 80038b0:	40001800 	.word	0x40001800
 80038b4:	40001c00 	.word	0x40001c00
 80038b8:	40002000 	.word	0x40002000

080038bc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80038bc:	b480      	push	{r7}
 80038be:	b087      	sub	sp, #28
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	60f8      	str	r0, [r7, #12]
 80038c4:	60b9      	str	r1, [r7, #8]
 80038c6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	6a1b      	ldr	r3, [r3, #32]
 80038cc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	6a1b      	ldr	r3, [r3, #32]
 80038d2:	f023 0201 	bic.w	r2, r3, #1
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	699b      	ldr	r3, [r3, #24]
 80038de:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80038e0:	693b      	ldr	r3, [r7, #16]
 80038e2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80038e6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	011b      	lsls	r3, r3, #4
 80038ec:	693a      	ldr	r2, [r7, #16]
 80038ee:	4313      	orrs	r3, r2
 80038f0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80038f2:	697b      	ldr	r3, [r7, #20]
 80038f4:	f023 030a 	bic.w	r3, r3, #10
 80038f8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80038fa:	697a      	ldr	r2, [r7, #20]
 80038fc:	68bb      	ldr	r3, [r7, #8]
 80038fe:	4313      	orrs	r3, r2
 8003900:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	693a      	ldr	r2, [r7, #16]
 8003906:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	697a      	ldr	r2, [r7, #20]
 800390c:	621a      	str	r2, [r3, #32]
}
 800390e:	bf00      	nop
 8003910:	371c      	adds	r7, #28
 8003912:	46bd      	mov	sp, r7
 8003914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003918:	4770      	bx	lr

0800391a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800391a:	b480      	push	{r7}
 800391c:	b087      	sub	sp, #28
 800391e:	af00      	add	r7, sp, #0
 8003920:	60f8      	str	r0, [r7, #12]
 8003922:	60b9      	str	r1, [r7, #8]
 8003924:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	6a1b      	ldr	r3, [r3, #32]
 800392a:	f023 0210 	bic.w	r2, r3, #16
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	699b      	ldr	r3, [r3, #24]
 8003936:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	6a1b      	ldr	r3, [r3, #32]
 800393c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800393e:	697b      	ldr	r3, [r7, #20]
 8003940:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003944:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	031b      	lsls	r3, r3, #12
 800394a:	697a      	ldr	r2, [r7, #20]
 800394c:	4313      	orrs	r3, r2
 800394e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003950:	693b      	ldr	r3, [r7, #16]
 8003952:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003956:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003958:	68bb      	ldr	r3, [r7, #8]
 800395a:	011b      	lsls	r3, r3, #4
 800395c:	693a      	ldr	r2, [r7, #16]
 800395e:	4313      	orrs	r3, r2
 8003960:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	697a      	ldr	r2, [r7, #20]
 8003966:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	693a      	ldr	r2, [r7, #16]
 800396c:	621a      	str	r2, [r3, #32]
}
 800396e:	bf00      	nop
 8003970:	371c      	adds	r7, #28
 8003972:	46bd      	mov	sp, r7
 8003974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003978:	4770      	bx	lr

0800397a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800397a:	b480      	push	{r7}
 800397c:	b085      	sub	sp, #20
 800397e:	af00      	add	r7, sp, #0
 8003980:	6078      	str	r0, [r7, #4]
 8003982:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	689b      	ldr	r3, [r3, #8]
 8003988:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003990:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003992:	683a      	ldr	r2, [r7, #0]
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	4313      	orrs	r3, r2
 8003998:	f043 0307 	orr.w	r3, r3, #7
 800399c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	68fa      	ldr	r2, [r7, #12]
 80039a2:	609a      	str	r2, [r3, #8]
}
 80039a4:	bf00      	nop
 80039a6:	3714      	adds	r7, #20
 80039a8:	46bd      	mov	sp, r7
 80039aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ae:	4770      	bx	lr

080039b0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80039b0:	b480      	push	{r7}
 80039b2:	b087      	sub	sp, #28
 80039b4:	af00      	add	r7, sp, #0
 80039b6:	60f8      	str	r0, [r7, #12]
 80039b8:	60b9      	str	r1, [r7, #8]
 80039ba:	607a      	str	r2, [r7, #4]
 80039bc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	689b      	ldr	r3, [r3, #8]
 80039c2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80039c4:	697b      	ldr	r3, [r7, #20]
 80039c6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80039ca:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80039cc:	683b      	ldr	r3, [r7, #0]
 80039ce:	021a      	lsls	r2, r3, #8
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	431a      	orrs	r2, r3
 80039d4:	68bb      	ldr	r3, [r7, #8]
 80039d6:	4313      	orrs	r3, r2
 80039d8:	697a      	ldr	r2, [r7, #20]
 80039da:	4313      	orrs	r3, r2
 80039dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	697a      	ldr	r2, [r7, #20]
 80039e2:	609a      	str	r2, [r3, #8]
}
 80039e4:	bf00      	nop
 80039e6:	371c      	adds	r7, #28
 80039e8:	46bd      	mov	sp, r7
 80039ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ee:	4770      	bx	lr

080039f0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80039f0:	b480      	push	{r7}
 80039f2:	b085      	sub	sp, #20
 80039f4:	af00      	add	r7, sp, #0
 80039f6:	6078      	str	r0, [r7, #4]
 80039f8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003a00:	2b01      	cmp	r3, #1
 8003a02:	d101      	bne.n	8003a08 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003a04:	2302      	movs	r3, #2
 8003a06:	e05a      	b.n	8003abe <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	2201      	movs	r2, #1
 8003a0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	2202      	movs	r2, #2
 8003a14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	685b      	ldr	r3, [r3, #4]
 8003a1e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	689b      	ldr	r3, [r3, #8]
 8003a26:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003a2e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003a30:	683b      	ldr	r3, [r7, #0]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	68fa      	ldr	r2, [r7, #12]
 8003a36:	4313      	orrs	r3, r2
 8003a38:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	68fa      	ldr	r2, [r7, #12]
 8003a40:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	4a21      	ldr	r2, [pc, #132]	; (8003acc <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8003a48:	4293      	cmp	r3, r2
 8003a4a:	d022      	beq.n	8003a92 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003a54:	d01d      	beq.n	8003a92 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	4a1d      	ldr	r2, [pc, #116]	; (8003ad0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8003a5c:	4293      	cmp	r3, r2
 8003a5e:	d018      	beq.n	8003a92 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	4a1b      	ldr	r2, [pc, #108]	; (8003ad4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8003a66:	4293      	cmp	r3, r2
 8003a68:	d013      	beq.n	8003a92 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	4a1a      	ldr	r2, [pc, #104]	; (8003ad8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8003a70:	4293      	cmp	r3, r2
 8003a72:	d00e      	beq.n	8003a92 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	4a18      	ldr	r2, [pc, #96]	; (8003adc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8003a7a:	4293      	cmp	r3, r2
 8003a7c:	d009      	beq.n	8003a92 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	4a17      	ldr	r2, [pc, #92]	; (8003ae0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8003a84:	4293      	cmp	r3, r2
 8003a86:	d004      	beq.n	8003a92 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	4a15      	ldr	r2, [pc, #84]	; (8003ae4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8003a8e:	4293      	cmp	r3, r2
 8003a90:	d10c      	bne.n	8003aac <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003a92:	68bb      	ldr	r3, [r7, #8]
 8003a94:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003a98:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003a9a:	683b      	ldr	r3, [r7, #0]
 8003a9c:	685b      	ldr	r3, [r3, #4]
 8003a9e:	68ba      	ldr	r2, [r7, #8]
 8003aa0:	4313      	orrs	r3, r2
 8003aa2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	68ba      	ldr	r2, [r7, #8]
 8003aaa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	2201      	movs	r2, #1
 8003ab0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	2200      	movs	r2, #0
 8003ab8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003abc:	2300      	movs	r3, #0
}
 8003abe:	4618      	mov	r0, r3
 8003ac0:	3714      	adds	r7, #20
 8003ac2:	46bd      	mov	sp, r7
 8003ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac8:	4770      	bx	lr
 8003aca:	bf00      	nop
 8003acc:	40010000 	.word	0x40010000
 8003ad0:	40000400 	.word	0x40000400
 8003ad4:	40000800 	.word	0x40000800
 8003ad8:	40000c00 	.word	0x40000c00
 8003adc:	40010400 	.word	0x40010400
 8003ae0:	40014000 	.word	0x40014000
 8003ae4:	40001800 	.word	0x40001800

08003ae8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003ae8:	b480      	push	{r7}
 8003aea:	b083      	sub	sp, #12
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003af0:	bf00      	nop
 8003af2:	370c      	adds	r7, #12
 8003af4:	46bd      	mov	sp, r7
 8003af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003afa:	4770      	bx	lr

08003afc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003afc:	b480      	push	{r7}
 8003afe:	b083      	sub	sp, #12
 8003b00:	af00      	add	r7, sp, #0
 8003b02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003b04:	bf00      	nop
 8003b06:	370c      	adds	r7, #12
 8003b08:	46bd      	mov	sp, r7
 8003b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b0e:	4770      	bx	lr

08003b10 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003b10:	b580      	push	{r7, lr}
 8003b12:	b082      	sub	sp, #8
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d101      	bne.n	8003b22 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003b1e:	2301      	movs	r3, #1
 8003b20:	e03f      	b.n	8003ba2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b28:	b2db      	uxtb	r3, r3
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d106      	bne.n	8003b3c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	2200      	movs	r2, #0
 8003b32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003b36:	6878      	ldr	r0, [r7, #4]
 8003b38:	f7fd fb0e 	bl	8001158 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	2224      	movs	r2, #36	; 0x24
 8003b40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	68da      	ldr	r2, [r3, #12]
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003b52:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003b54:	6878      	ldr	r0, [r7, #4]
 8003b56:	f000 fddf 	bl	8004718 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	691a      	ldr	r2, [r3, #16]
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003b68:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	695a      	ldr	r2, [r3, #20]
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003b78:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	68da      	ldr	r2, [r3, #12]
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003b88:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	2200      	movs	r2, #0
 8003b8e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	2220      	movs	r2, #32
 8003b94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	2220      	movs	r2, #32
 8003b9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003ba0:	2300      	movs	r3, #0
}
 8003ba2:	4618      	mov	r0, r3
 8003ba4:	3708      	adds	r7, #8
 8003ba6:	46bd      	mov	sp, r7
 8003ba8:	bd80      	pop	{r7, pc}

08003baa <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003baa:	b580      	push	{r7, lr}
 8003bac:	b08a      	sub	sp, #40	; 0x28
 8003bae:	af02      	add	r7, sp, #8
 8003bb0:	60f8      	str	r0, [r7, #12]
 8003bb2:	60b9      	str	r1, [r7, #8]
 8003bb4:	603b      	str	r3, [r7, #0]
 8003bb6:	4613      	mov	r3, r2
 8003bb8:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003bba:	2300      	movs	r3, #0
 8003bbc:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003bc4:	b2db      	uxtb	r3, r3
 8003bc6:	2b20      	cmp	r3, #32
 8003bc8:	d17c      	bne.n	8003cc4 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003bca:	68bb      	ldr	r3, [r7, #8]
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d002      	beq.n	8003bd6 <HAL_UART_Transmit+0x2c>
 8003bd0:	88fb      	ldrh	r3, [r7, #6]
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d101      	bne.n	8003bda <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003bd6:	2301      	movs	r3, #1
 8003bd8:	e075      	b.n	8003cc6 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003be0:	2b01      	cmp	r3, #1
 8003be2:	d101      	bne.n	8003be8 <HAL_UART_Transmit+0x3e>
 8003be4:	2302      	movs	r3, #2
 8003be6:	e06e      	b.n	8003cc6 <HAL_UART_Transmit+0x11c>
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	2201      	movs	r2, #1
 8003bec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	2200      	movs	r2, #0
 8003bf4:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	2221      	movs	r2, #33	; 0x21
 8003bfa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003bfe:	f7fd fc23 	bl	8001448 <HAL_GetTick>
 8003c02:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	88fa      	ldrh	r2, [r7, #6]
 8003c08:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	88fa      	ldrh	r2, [r7, #6]
 8003c0e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	689b      	ldr	r3, [r3, #8]
 8003c14:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003c18:	d108      	bne.n	8003c2c <HAL_UART_Transmit+0x82>
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	691b      	ldr	r3, [r3, #16]
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d104      	bne.n	8003c2c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003c22:	2300      	movs	r3, #0
 8003c24:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003c26:	68bb      	ldr	r3, [r7, #8]
 8003c28:	61bb      	str	r3, [r7, #24]
 8003c2a:	e003      	b.n	8003c34 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003c2c:	68bb      	ldr	r3, [r7, #8]
 8003c2e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003c30:	2300      	movs	r3, #0
 8003c32:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	2200      	movs	r2, #0
 8003c38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8003c3c:	e02a      	b.n	8003c94 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003c3e:	683b      	ldr	r3, [r7, #0]
 8003c40:	9300      	str	r3, [sp, #0]
 8003c42:	697b      	ldr	r3, [r7, #20]
 8003c44:	2200      	movs	r2, #0
 8003c46:	2180      	movs	r1, #128	; 0x80
 8003c48:	68f8      	ldr	r0, [r7, #12]
 8003c4a:	f000 fb1f 	bl	800428c <UART_WaitOnFlagUntilTimeout>
 8003c4e:	4603      	mov	r3, r0
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d001      	beq.n	8003c58 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003c54:	2303      	movs	r3, #3
 8003c56:	e036      	b.n	8003cc6 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8003c58:	69fb      	ldr	r3, [r7, #28]
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d10b      	bne.n	8003c76 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003c5e:	69bb      	ldr	r3, [r7, #24]
 8003c60:	881b      	ldrh	r3, [r3, #0]
 8003c62:	461a      	mov	r2, r3
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003c6c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003c6e:	69bb      	ldr	r3, [r7, #24]
 8003c70:	3302      	adds	r3, #2
 8003c72:	61bb      	str	r3, [r7, #24]
 8003c74:	e007      	b.n	8003c86 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003c76:	69fb      	ldr	r3, [r7, #28]
 8003c78:	781a      	ldrb	r2, [r3, #0]
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003c80:	69fb      	ldr	r3, [r7, #28]
 8003c82:	3301      	adds	r3, #1
 8003c84:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003c8a:	b29b      	uxth	r3, r3
 8003c8c:	3b01      	subs	r3, #1
 8003c8e:	b29a      	uxth	r2, r3
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003c98:	b29b      	uxth	r3, r3
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d1cf      	bne.n	8003c3e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003c9e:	683b      	ldr	r3, [r7, #0]
 8003ca0:	9300      	str	r3, [sp, #0]
 8003ca2:	697b      	ldr	r3, [r7, #20]
 8003ca4:	2200      	movs	r2, #0
 8003ca6:	2140      	movs	r1, #64	; 0x40
 8003ca8:	68f8      	ldr	r0, [r7, #12]
 8003caa:	f000 faef 	bl	800428c <UART_WaitOnFlagUntilTimeout>
 8003cae:	4603      	mov	r3, r0
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d001      	beq.n	8003cb8 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8003cb4:	2303      	movs	r3, #3
 8003cb6:	e006      	b.n	8003cc6 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	2220      	movs	r2, #32
 8003cbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003cc0:	2300      	movs	r3, #0
 8003cc2:	e000      	b.n	8003cc6 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003cc4:	2302      	movs	r3, #2
  }
}
 8003cc6:	4618      	mov	r0, r3
 8003cc8:	3720      	adds	r7, #32
 8003cca:	46bd      	mov	sp, r7
 8003ccc:	bd80      	pop	{r7, pc}

08003cce <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003cce:	b580      	push	{r7, lr}
 8003cd0:	b084      	sub	sp, #16
 8003cd2:	af00      	add	r7, sp, #0
 8003cd4:	60f8      	str	r0, [r7, #12]
 8003cd6:	60b9      	str	r1, [r7, #8]
 8003cd8:	4613      	mov	r3, r2
 8003cda:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003ce2:	b2db      	uxtb	r3, r3
 8003ce4:	2b20      	cmp	r3, #32
 8003ce6:	d11d      	bne.n	8003d24 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8003ce8:	68bb      	ldr	r3, [r7, #8]
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d002      	beq.n	8003cf4 <HAL_UART_Receive_IT+0x26>
 8003cee:	88fb      	ldrh	r3, [r7, #6]
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d101      	bne.n	8003cf8 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003cf4:	2301      	movs	r3, #1
 8003cf6:	e016      	b.n	8003d26 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003cfe:	2b01      	cmp	r3, #1
 8003d00:	d101      	bne.n	8003d06 <HAL_UART_Receive_IT+0x38>
 8003d02:	2302      	movs	r3, #2
 8003d04:	e00f      	b.n	8003d26 <HAL_UART_Receive_IT+0x58>
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	2201      	movs	r2, #1
 8003d0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	2200      	movs	r2, #0
 8003d12:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003d14:	88fb      	ldrh	r3, [r7, #6]
 8003d16:	461a      	mov	r2, r3
 8003d18:	68b9      	ldr	r1, [r7, #8]
 8003d1a:	68f8      	ldr	r0, [r7, #12]
 8003d1c:	f000 fb24 	bl	8004368 <UART_Start_Receive_IT>
 8003d20:	4603      	mov	r3, r0
 8003d22:	e000      	b.n	8003d26 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8003d24:	2302      	movs	r3, #2
  }
}
 8003d26:	4618      	mov	r0, r3
 8003d28:	3710      	adds	r7, #16
 8003d2a:	46bd      	mov	sp, r7
 8003d2c:	bd80      	pop	{r7, pc}
	...

08003d30 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003d30:	b580      	push	{r7, lr}
 8003d32:	b0ba      	sub	sp, #232	; 0xe8
 8003d34:	af00      	add	r7, sp, #0
 8003d36:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	68db      	ldr	r3, [r3, #12]
 8003d48:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	695b      	ldr	r3, [r3, #20]
 8003d52:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8003d56:	2300      	movs	r3, #0
 8003d58:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8003d5c:	2300      	movs	r3, #0
 8003d5e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003d62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003d66:	f003 030f 	and.w	r3, r3, #15
 8003d6a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8003d6e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d10f      	bne.n	8003d96 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003d76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003d7a:	f003 0320 	and.w	r3, r3, #32
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d009      	beq.n	8003d96 <HAL_UART_IRQHandler+0x66>
 8003d82:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003d86:	f003 0320 	and.w	r3, r3, #32
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d003      	beq.n	8003d96 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003d8e:	6878      	ldr	r0, [r7, #4]
 8003d90:	f000 fc07 	bl	80045a2 <UART_Receive_IT>
      return;
 8003d94:	e256      	b.n	8004244 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003d96:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	f000 80de 	beq.w	8003f5c <HAL_UART_IRQHandler+0x22c>
 8003da0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003da4:	f003 0301 	and.w	r3, r3, #1
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d106      	bne.n	8003dba <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003dac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003db0:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	f000 80d1 	beq.w	8003f5c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003dba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003dbe:	f003 0301 	and.w	r3, r3, #1
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d00b      	beq.n	8003dde <HAL_UART_IRQHandler+0xae>
 8003dc6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003dca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d005      	beq.n	8003dde <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dd6:	f043 0201 	orr.w	r2, r3, #1
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003dde:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003de2:	f003 0304 	and.w	r3, r3, #4
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d00b      	beq.n	8003e02 <HAL_UART_IRQHandler+0xd2>
 8003dea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003dee:	f003 0301 	and.w	r3, r3, #1
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d005      	beq.n	8003e02 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dfa:	f043 0202 	orr.w	r2, r3, #2
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003e02:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003e06:	f003 0302 	and.w	r3, r3, #2
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d00b      	beq.n	8003e26 <HAL_UART_IRQHandler+0xf6>
 8003e0e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003e12:	f003 0301 	and.w	r3, r3, #1
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d005      	beq.n	8003e26 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e1e:	f043 0204 	orr.w	r2, r3, #4
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003e26:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003e2a:	f003 0308 	and.w	r3, r3, #8
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d011      	beq.n	8003e56 <HAL_UART_IRQHandler+0x126>
 8003e32:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003e36:	f003 0320 	and.w	r3, r3, #32
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d105      	bne.n	8003e4a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003e3e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003e42:	f003 0301 	and.w	r3, r3, #1
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d005      	beq.n	8003e56 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e4e:	f043 0208 	orr.w	r2, r3, #8
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	f000 81ed 	beq.w	800423a <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003e60:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003e64:	f003 0320 	and.w	r3, r3, #32
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d008      	beq.n	8003e7e <HAL_UART_IRQHandler+0x14e>
 8003e6c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003e70:	f003 0320 	and.w	r3, r3, #32
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d002      	beq.n	8003e7e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003e78:	6878      	ldr	r0, [r7, #4]
 8003e7a:	f000 fb92 	bl	80045a2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	695b      	ldr	r3, [r3, #20]
 8003e84:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e88:	2b40      	cmp	r3, #64	; 0x40
 8003e8a:	bf0c      	ite	eq
 8003e8c:	2301      	moveq	r3, #1
 8003e8e:	2300      	movne	r3, #0
 8003e90:	b2db      	uxtb	r3, r3
 8003e92:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e9a:	f003 0308 	and.w	r3, r3, #8
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d103      	bne.n	8003eaa <HAL_UART_IRQHandler+0x17a>
 8003ea2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d04f      	beq.n	8003f4a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003eaa:	6878      	ldr	r0, [r7, #4]
 8003eac:	f000 fa9a 	bl	80043e4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	695b      	ldr	r3, [r3, #20]
 8003eb6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003eba:	2b40      	cmp	r3, #64	; 0x40
 8003ebc:	d141      	bne.n	8003f42 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	3314      	adds	r3, #20
 8003ec4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ec8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003ecc:	e853 3f00 	ldrex	r3, [r3]
 8003ed0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8003ed4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003ed8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003edc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	3314      	adds	r3, #20
 8003ee6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8003eea:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8003eee:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ef2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8003ef6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8003efa:	e841 2300 	strex	r3, r2, [r1]
 8003efe:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8003f02:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d1d9      	bne.n	8003ebe <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d013      	beq.n	8003f3a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f16:	4a7d      	ldr	r2, [pc, #500]	; (800410c <HAL_UART_IRQHandler+0x3dc>)
 8003f18:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f1e:	4618      	mov	r0, r3
 8003f20:	f7fe fa81 	bl	8002426 <HAL_DMA_Abort_IT>
 8003f24:	4603      	mov	r3, r0
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d016      	beq.n	8003f58 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f2e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f30:	687a      	ldr	r2, [r7, #4]
 8003f32:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003f34:	4610      	mov	r0, r2
 8003f36:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f38:	e00e      	b.n	8003f58 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003f3a:	6878      	ldr	r0, [r7, #4]
 8003f3c:	f000 f990 	bl	8004260 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f40:	e00a      	b.n	8003f58 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003f42:	6878      	ldr	r0, [r7, #4]
 8003f44:	f000 f98c 	bl	8004260 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f48:	e006      	b.n	8003f58 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003f4a:	6878      	ldr	r0, [r7, #4]
 8003f4c:	f000 f988 	bl	8004260 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	2200      	movs	r2, #0
 8003f54:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8003f56:	e170      	b.n	800423a <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f58:	bf00      	nop
    return;
 8003f5a:	e16e      	b.n	800423a <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f60:	2b01      	cmp	r3, #1
 8003f62:	f040 814a 	bne.w	80041fa <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003f66:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003f6a:	f003 0310 	and.w	r3, r3, #16
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	f000 8143 	beq.w	80041fa <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003f74:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003f78:	f003 0310 	and.w	r3, r3, #16
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	f000 813c 	beq.w	80041fa <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003f82:	2300      	movs	r3, #0
 8003f84:	60bb      	str	r3, [r7, #8]
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	60bb      	str	r3, [r7, #8]
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	685b      	ldr	r3, [r3, #4]
 8003f94:	60bb      	str	r3, [r7, #8]
 8003f96:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	695b      	ldr	r3, [r3, #20]
 8003f9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003fa2:	2b40      	cmp	r3, #64	; 0x40
 8003fa4:	f040 80b4 	bne.w	8004110 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	685b      	ldr	r3, [r3, #4]
 8003fb0:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003fb4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	f000 8140 	beq.w	800423e <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003fc2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003fc6:	429a      	cmp	r2, r3
 8003fc8:	f080 8139 	bcs.w	800423e <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003fd2:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fd8:	69db      	ldr	r3, [r3, #28]
 8003fda:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003fde:	f000 8088 	beq.w	80040f2 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	330c      	adds	r3, #12
 8003fe8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fec:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003ff0:	e853 3f00 	ldrex	r3, [r3]
 8003ff4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8003ff8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003ffc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004000:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	330c      	adds	r3, #12
 800400a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800400e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004012:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004016:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800401a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800401e:	e841 2300 	strex	r3, r2, [r1]
 8004022:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8004026:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800402a:	2b00      	cmp	r3, #0
 800402c:	d1d9      	bne.n	8003fe2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	3314      	adds	r3, #20
 8004034:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004036:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004038:	e853 3f00 	ldrex	r3, [r3]
 800403c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800403e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004040:	f023 0301 	bic.w	r3, r3, #1
 8004044:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	3314      	adds	r3, #20
 800404e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004052:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8004056:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004058:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800405a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800405e:	e841 2300 	strex	r3, r2, [r1]
 8004062:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8004064:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004066:	2b00      	cmp	r3, #0
 8004068:	d1e1      	bne.n	800402e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	3314      	adds	r3, #20
 8004070:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004072:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004074:	e853 3f00 	ldrex	r3, [r3]
 8004078:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800407a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800407c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004080:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	3314      	adds	r3, #20
 800408a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800408e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8004090:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004092:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8004094:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8004096:	e841 2300 	strex	r3, r2, [r1]
 800409a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800409c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d1e3      	bne.n	800406a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	2220      	movs	r2, #32
 80040a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	2200      	movs	r2, #0
 80040ae:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	330c      	adds	r3, #12
 80040b6:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040b8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80040ba:	e853 3f00 	ldrex	r3, [r3]
 80040be:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80040c0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80040c2:	f023 0310 	bic.w	r3, r3, #16
 80040c6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	330c      	adds	r3, #12
 80040d0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80040d4:	65ba      	str	r2, [r7, #88]	; 0x58
 80040d6:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040d8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80040da:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80040dc:	e841 2300 	strex	r3, r2, [r1]
 80040e0:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80040e2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d1e3      	bne.n	80040b0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040ec:	4618      	mov	r0, r3
 80040ee:	f7fe f92a 	bl	8002346 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80040fa:	b29b      	uxth	r3, r3
 80040fc:	1ad3      	subs	r3, r2, r3
 80040fe:	b29b      	uxth	r3, r3
 8004100:	4619      	mov	r1, r3
 8004102:	6878      	ldr	r0, [r7, #4]
 8004104:	f000 f8b6 	bl	8004274 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004108:	e099      	b.n	800423e <HAL_UART_IRQHandler+0x50e>
 800410a:	bf00      	nop
 800410c:	080044ab 	.word	0x080044ab
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004118:	b29b      	uxth	r3, r3
 800411a:	1ad3      	subs	r3, r2, r3
 800411c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004124:	b29b      	uxth	r3, r3
 8004126:	2b00      	cmp	r3, #0
 8004128:	f000 808b 	beq.w	8004242 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 800412c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004130:	2b00      	cmp	r3, #0
 8004132:	f000 8086 	beq.w	8004242 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	330c      	adds	r3, #12
 800413c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800413e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004140:	e853 3f00 	ldrex	r3, [r3]
 8004144:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004146:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004148:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800414c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	330c      	adds	r3, #12
 8004156:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800415a:	647a      	str	r2, [r7, #68]	; 0x44
 800415c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800415e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004160:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004162:	e841 2300 	strex	r3, r2, [r1]
 8004166:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004168:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800416a:	2b00      	cmp	r3, #0
 800416c:	d1e3      	bne.n	8004136 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	3314      	adds	r3, #20
 8004174:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004176:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004178:	e853 3f00 	ldrex	r3, [r3]
 800417c:	623b      	str	r3, [r7, #32]
   return(result);
 800417e:	6a3b      	ldr	r3, [r7, #32]
 8004180:	f023 0301 	bic.w	r3, r3, #1
 8004184:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	3314      	adds	r3, #20
 800418e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8004192:	633a      	str	r2, [r7, #48]	; 0x30
 8004194:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004196:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004198:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800419a:	e841 2300 	strex	r3, r2, [r1]
 800419e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80041a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d1e3      	bne.n	800416e <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	2220      	movs	r2, #32
 80041aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	2200      	movs	r2, #0
 80041b2:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	330c      	adds	r3, #12
 80041ba:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041bc:	693b      	ldr	r3, [r7, #16]
 80041be:	e853 3f00 	ldrex	r3, [r3]
 80041c2:	60fb      	str	r3, [r7, #12]
   return(result);
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	f023 0310 	bic.w	r3, r3, #16
 80041ca:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	330c      	adds	r3, #12
 80041d4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80041d8:	61fa      	str	r2, [r7, #28]
 80041da:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041dc:	69b9      	ldr	r1, [r7, #24]
 80041de:	69fa      	ldr	r2, [r7, #28]
 80041e0:	e841 2300 	strex	r3, r2, [r1]
 80041e4:	617b      	str	r3, [r7, #20]
   return(result);
 80041e6:	697b      	ldr	r3, [r7, #20]
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d1e3      	bne.n	80041b4 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80041ec:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80041f0:	4619      	mov	r1, r3
 80041f2:	6878      	ldr	r0, [r7, #4]
 80041f4:	f000 f83e 	bl	8004274 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80041f8:	e023      	b.n	8004242 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80041fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80041fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004202:	2b00      	cmp	r3, #0
 8004204:	d009      	beq.n	800421a <HAL_UART_IRQHandler+0x4ea>
 8004206:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800420a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800420e:	2b00      	cmp	r3, #0
 8004210:	d003      	beq.n	800421a <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8004212:	6878      	ldr	r0, [r7, #4]
 8004214:	f000 f95d 	bl	80044d2 <UART_Transmit_IT>
    return;
 8004218:	e014      	b.n	8004244 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800421a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800421e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004222:	2b00      	cmp	r3, #0
 8004224:	d00e      	beq.n	8004244 <HAL_UART_IRQHandler+0x514>
 8004226:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800422a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800422e:	2b00      	cmp	r3, #0
 8004230:	d008      	beq.n	8004244 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8004232:	6878      	ldr	r0, [r7, #4]
 8004234:	f000 f99d 	bl	8004572 <UART_EndTransmit_IT>
    return;
 8004238:	e004      	b.n	8004244 <HAL_UART_IRQHandler+0x514>
    return;
 800423a:	bf00      	nop
 800423c:	e002      	b.n	8004244 <HAL_UART_IRQHandler+0x514>
      return;
 800423e:	bf00      	nop
 8004240:	e000      	b.n	8004244 <HAL_UART_IRQHandler+0x514>
      return;
 8004242:	bf00      	nop
  }
}
 8004244:	37e8      	adds	r7, #232	; 0xe8
 8004246:	46bd      	mov	sp, r7
 8004248:	bd80      	pop	{r7, pc}
 800424a:	bf00      	nop

0800424c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800424c:	b480      	push	{r7}
 800424e:	b083      	sub	sp, #12
 8004250:	af00      	add	r7, sp, #0
 8004252:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004254:	bf00      	nop
 8004256:	370c      	adds	r7, #12
 8004258:	46bd      	mov	sp, r7
 800425a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800425e:	4770      	bx	lr

08004260 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004260:	b480      	push	{r7}
 8004262:	b083      	sub	sp, #12
 8004264:	af00      	add	r7, sp, #0
 8004266:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004268:	bf00      	nop
 800426a:	370c      	adds	r7, #12
 800426c:	46bd      	mov	sp, r7
 800426e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004272:	4770      	bx	lr

08004274 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004274:	b480      	push	{r7}
 8004276:	b083      	sub	sp, #12
 8004278:	af00      	add	r7, sp, #0
 800427a:	6078      	str	r0, [r7, #4]
 800427c:	460b      	mov	r3, r1
 800427e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004280:	bf00      	nop
 8004282:	370c      	adds	r7, #12
 8004284:	46bd      	mov	sp, r7
 8004286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800428a:	4770      	bx	lr

0800428c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800428c:	b580      	push	{r7, lr}
 800428e:	b090      	sub	sp, #64	; 0x40
 8004290:	af00      	add	r7, sp, #0
 8004292:	60f8      	str	r0, [r7, #12]
 8004294:	60b9      	str	r1, [r7, #8]
 8004296:	603b      	str	r3, [r7, #0]
 8004298:	4613      	mov	r3, r2
 800429a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800429c:	e050      	b.n	8004340 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800429e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80042a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042a4:	d04c      	beq.n	8004340 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80042a6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d007      	beq.n	80042bc <UART_WaitOnFlagUntilTimeout+0x30>
 80042ac:	f7fd f8cc 	bl	8001448 <HAL_GetTick>
 80042b0:	4602      	mov	r2, r0
 80042b2:	683b      	ldr	r3, [r7, #0]
 80042b4:	1ad3      	subs	r3, r2, r3
 80042b6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80042b8:	429a      	cmp	r2, r3
 80042ba:	d241      	bcs.n	8004340 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	330c      	adds	r3, #12
 80042c2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042c6:	e853 3f00 	ldrex	r3, [r3]
 80042ca:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80042cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042ce:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80042d2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	330c      	adds	r3, #12
 80042da:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80042dc:	637a      	str	r2, [r7, #52]	; 0x34
 80042de:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042e0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80042e2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80042e4:	e841 2300 	strex	r3, r2, [r1]
 80042e8:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80042ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d1e5      	bne.n	80042bc <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	3314      	adds	r3, #20
 80042f6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042f8:	697b      	ldr	r3, [r7, #20]
 80042fa:	e853 3f00 	ldrex	r3, [r3]
 80042fe:	613b      	str	r3, [r7, #16]
   return(result);
 8004300:	693b      	ldr	r3, [r7, #16]
 8004302:	f023 0301 	bic.w	r3, r3, #1
 8004306:	63bb      	str	r3, [r7, #56]	; 0x38
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	3314      	adds	r3, #20
 800430e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004310:	623a      	str	r2, [r7, #32]
 8004312:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004314:	69f9      	ldr	r1, [r7, #28]
 8004316:	6a3a      	ldr	r2, [r7, #32]
 8004318:	e841 2300 	strex	r3, r2, [r1]
 800431c:	61bb      	str	r3, [r7, #24]
   return(result);
 800431e:	69bb      	ldr	r3, [r7, #24]
 8004320:	2b00      	cmp	r3, #0
 8004322:	d1e5      	bne.n	80042f0 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	2220      	movs	r2, #32
 8004328:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	2220      	movs	r2, #32
 8004330:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	2200      	movs	r2, #0
 8004338:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800433c:	2303      	movs	r3, #3
 800433e:	e00f      	b.n	8004360 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	681a      	ldr	r2, [r3, #0]
 8004346:	68bb      	ldr	r3, [r7, #8]
 8004348:	4013      	ands	r3, r2
 800434a:	68ba      	ldr	r2, [r7, #8]
 800434c:	429a      	cmp	r2, r3
 800434e:	bf0c      	ite	eq
 8004350:	2301      	moveq	r3, #1
 8004352:	2300      	movne	r3, #0
 8004354:	b2db      	uxtb	r3, r3
 8004356:	461a      	mov	r2, r3
 8004358:	79fb      	ldrb	r3, [r7, #7]
 800435a:	429a      	cmp	r2, r3
 800435c:	d09f      	beq.n	800429e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800435e:	2300      	movs	r3, #0
}
 8004360:	4618      	mov	r0, r3
 8004362:	3740      	adds	r7, #64	; 0x40
 8004364:	46bd      	mov	sp, r7
 8004366:	bd80      	pop	{r7, pc}

08004368 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004368:	b480      	push	{r7}
 800436a:	b085      	sub	sp, #20
 800436c:	af00      	add	r7, sp, #0
 800436e:	60f8      	str	r0, [r7, #12]
 8004370:	60b9      	str	r1, [r7, #8]
 8004372:	4613      	mov	r3, r2
 8004374:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	68ba      	ldr	r2, [r7, #8]
 800437a:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	88fa      	ldrh	r2, [r7, #6]
 8004380:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	88fa      	ldrh	r2, [r7, #6]
 8004386:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	2200      	movs	r2, #0
 800438c:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	2222      	movs	r2, #34	; 0x22
 8004392:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	2200      	movs	r2, #0
 800439a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	691b      	ldr	r3, [r3, #16]
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d007      	beq.n	80043b6 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	68da      	ldr	r2, [r3, #12]
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80043b4:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	695a      	ldr	r2, [r3, #20]
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	f042 0201 	orr.w	r2, r2, #1
 80043c4:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	68da      	ldr	r2, [r3, #12]
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	f042 0220 	orr.w	r2, r2, #32
 80043d4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80043d6:	2300      	movs	r3, #0
}
 80043d8:	4618      	mov	r0, r3
 80043da:	3714      	adds	r7, #20
 80043dc:	46bd      	mov	sp, r7
 80043de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e2:	4770      	bx	lr

080043e4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80043e4:	b480      	push	{r7}
 80043e6:	b095      	sub	sp, #84	; 0x54
 80043e8:	af00      	add	r7, sp, #0
 80043ea:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	330c      	adds	r3, #12
 80043f2:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80043f6:	e853 3f00 	ldrex	r3, [r3]
 80043fa:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80043fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043fe:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004402:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	330c      	adds	r3, #12
 800440a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800440c:	643a      	str	r2, [r7, #64]	; 0x40
 800440e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004410:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004412:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004414:	e841 2300 	strex	r3, r2, [r1]
 8004418:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800441a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800441c:	2b00      	cmp	r3, #0
 800441e:	d1e5      	bne.n	80043ec <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	3314      	adds	r3, #20
 8004426:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004428:	6a3b      	ldr	r3, [r7, #32]
 800442a:	e853 3f00 	ldrex	r3, [r3]
 800442e:	61fb      	str	r3, [r7, #28]
   return(result);
 8004430:	69fb      	ldr	r3, [r7, #28]
 8004432:	f023 0301 	bic.w	r3, r3, #1
 8004436:	64bb      	str	r3, [r7, #72]	; 0x48
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	3314      	adds	r3, #20
 800443e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004440:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004442:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004444:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004446:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004448:	e841 2300 	strex	r3, r2, [r1]
 800444c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800444e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004450:	2b00      	cmp	r3, #0
 8004452:	d1e5      	bne.n	8004420 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004458:	2b01      	cmp	r3, #1
 800445a:	d119      	bne.n	8004490 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	330c      	adds	r3, #12
 8004462:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	e853 3f00 	ldrex	r3, [r3]
 800446a:	60bb      	str	r3, [r7, #8]
   return(result);
 800446c:	68bb      	ldr	r3, [r7, #8]
 800446e:	f023 0310 	bic.w	r3, r3, #16
 8004472:	647b      	str	r3, [r7, #68]	; 0x44
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	330c      	adds	r3, #12
 800447a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800447c:	61ba      	str	r2, [r7, #24]
 800447e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004480:	6979      	ldr	r1, [r7, #20]
 8004482:	69ba      	ldr	r2, [r7, #24]
 8004484:	e841 2300 	strex	r3, r2, [r1]
 8004488:	613b      	str	r3, [r7, #16]
   return(result);
 800448a:	693b      	ldr	r3, [r7, #16]
 800448c:	2b00      	cmp	r3, #0
 800448e:	d1e5      	bne.n	800445c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	2220      	movs	r2, #32
 8004494:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	2200      	movs	r2, #0
 800449c:	631a      	str	r2, [r3, #48]	; 0x30
}
 800449e:	bf00      	nop
 80044a0:	3754      	adds	r7, #84	; 0x54
 80044a2:	46bd      	mov	sp, r7
 80044a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a8:	4770      	bx	lr

080044aa <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80044aa:	b580      	push	{r7, lr}
 80044ac:	b084      	sub	sp, #16
 80044ae:	af00      	add	r7, sp, #0
 80044b0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044b6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	2200      	movs	r2, #0
 80044bc:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	2200      	movs	r2, #0
 80044c2:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80044c4:	68f8      	ldr	r0, [r7, #12]
 80044c6:	f7ff fecb 	bl	8004260 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80044ca:	bf00      	nop
 80044cc:	3710      	adds	r7, #16
 80044ce:	46bd      	mov	sp, r7
 80044d0:	bd80      	pop	{r7, pc}

080044d2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80044d2:	b480      	push	{r7}
 80044d4:	b085      	sub	sp, #20
 80044d6:	af00      	add	r7, sp, #0
 80044d8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80044e0:	b2db      	uxtb	r3, r3
 80044e2:	2b21      	cmp	r3, #33	; 0x21
 80044e4:	d13e      	bne.n	8004564 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	689b      	ldr	r3, [r3, #8]
 80044ea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80044ee:	d114      	bne.n	800451a <UART_Transmit_IT+0x48>
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	691b      	ldr	r3, [r3, #16]
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d110      	bne.n	800451a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	6a1b      	ldr	r3, [r3, #32]
 80044fc:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	881b      	ldrh	r3, [r3, #0]
 8004502:	461a      	mov	r2, r3
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800450c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	6a1b      	ldr	r3, [r3, #32]
 8004512:	1c9a      	adds	r2, r3, #2
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	621a      	str	r2, [r3, #32]
 8004518:	e008      	b.n	800452c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	6a1b      	ldr	r3, [r3, #32]
 800451e:	1c59      	adds	r1, r3, #1
 8004520:	687a      	ldr	r2, [r7, #4]
 8004522:	6211      	str	r1, [r2, #32]
 8004524:	781a      	ldrb	r2, [r3, #0]
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004530:	b29b      	uxth	r3, r3
 8004532:	3b01      	subs	r3, #1
 8004534:	b29b      	uxth	r3, r3
 8004536:	687a      	ldr	r2, [r7, #4]
 8004538:	4619      	mov	r1, r3
 800453a:	84d1      	strh	r1, [r2, #38]	; 0x26
 800453c:	2b00      	cmp	r3, #0
 800453e:	d10f      	bne.n	8004560 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	68da      	ldr	r2, [r3, #12]
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800454e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	68da      	ldr	r2, [r3, #12]
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800455e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004560:	2300      	movs	r3, #0
 8004562:	e000      	b.n	8004566 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004564:	2302      	movs	r3, #2
  }
}
 8004566:	4618      	mov	r0, r3
 8004568:	3714      	adds	r7, #20
 800456a:	46bd      	mov	sp, r7
 800456c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004570:	4770      	bx	lr

08004572 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004572:	b580      	push	{r7, lr}
 8004574:	b082      	sub	sp, #8
 8004576:	af00      	add	r7, sp, #0
 8004578:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	68da      	ldr	r2, [r3, #12]
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004588:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	2220      	movs	r2, #32
 800458e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004592:	6878      	ldr	r0, [r7, #4]
 8004594:	f7ff fe5a 	bl	800424c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004598:	2300      	movs	r3, #0
}
 800459a:	4618      	mov	r0, r3
 800459c:	3708      	adds	r7, #8
 800459e:	46bd      	mov	sp, r7
 80045a0:	bd80      	pop	{r7, pc}

080045a2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80045a2:	b580      	push	{r7, lr}
 80045a4:	b08c      	sub	sp, #48	; 0x30
 80045a6:	af00      	add	r7, sp, #0
 80045a8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80045b0:	b2db      	uxtb	r3, r3
 80045b2:	2b22      	cmp	r3, #34	; 0x22
 80045b4:	f040 80ab 	bne.w	800470e <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	689b      	ldr	r3, [r3, #8]
 80045bc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80045c0:	d117      	bne.n	80045f2 <UART_Receive_IT+0x50>
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	691b      	ldr	r3, [r3, #16]
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d113      	bne.n	80045f2 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80045ca:	2300      	movs	r3, #0
 80045cc:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045d2:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	685b      	ldr	r3, [r3, #4]
 80045da:	b29b      	uxth	r3, r3
 80045dc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80045e0:	b29a      	uxth	r2, r3
 80045e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045e4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045ea:	1c9a      	adds	r2, r3, #2
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	629a      	str	r2, [r3, #40]	; 0x28
 80045f0:	e026      	b.n	8004640 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045f6:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80045f8:	2300      	movs	r3, #0
 80045fa:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	689b      	ldr	r3, [r3, #8]
 8004600:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004604:	d007      	beq.n	8004616 <UART_Receive_IT+0x74>
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	689b      	ldr	r3, [r3, #8]
 800460a:	2b00      	cmp	r3, #0
 800460c:	d10a      	bne.n	8004624 <UART_Receive_IT+0x82>
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	691b      	ldr	r3, [r3, #16]
 8004612:	2b00      	cmp	r3, #0
 8004614:	d106      	bne.n	8004624 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	685b      	ldr	r3, [r3, #4]
 800461c:	b2da      	uxtb	r2, r3
 800461e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004620:	701a      	strb	r2, [r3, #0]
 8004622:	e008      	b.n	8004636 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	685b      	ldr	r3, [r3, #4]
 800462a:	b2db      	uxtb	r3, r3
 800462c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004630:	b2da      	uxtb	r2, r3
 8004632:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004634:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800463a:	1c5a      	adds	r2, r3, #1
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004644:	b29b      	uxth	r3, r3
 8004646:	3b01      	subs	r3, #1
 8004648:	b29b      	uxth	r3, r3
 800464a:	687a      	ldr	r2, [r7, #4]
 800464c:	4619      	mov	r1, r3
 800464e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004650:	2b00      	cmp	r3, #0
 8004652:	d15a      	bne.n	800470a <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	68da      	ldr	r2, [r3, #12]
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	f022 0220 	bic.w	r2, r2, #32
 8004662:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	68da      	ldr	r2, [r3, #12]
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004672:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	695a      	ldr	r2, [r3, #20]
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	f022 0201 	bic.w	r2, r2, #1
 8004682:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	2220      	movs	r2, #32
 8004688:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004690:	2b01      	cmp	r3, #1
 8004692:	d135      	bne.n	8004700 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	2200      	movs	r2, #0
 8004698:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	330c      	adds	r3, #12
 80046a0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046a2:	697b      	ldr	r3, [r7, #20]
 80046a4:	e853 3f00 	ldrex	r3, [r3]
 80046a8:	613b      	str	r3, [r7, #16]
   return(result);
 80046aa:	693b      	ldr	r3, [r7, #16]
 80046ac:	f023 0310 	bic.w	r3, r3, #16
 80046b0:	627b      	str	r3, [r7, #36]	; 0x24
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	330c      	adds	r3, #12
 80046b8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80046ba:	623a      	str	r2, [r7, #32]
 80046bc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046be:	69f9      	ldr	r1, [r7, #28]
 80046c0:	6a3a      	ldr	r2, [r7, #32]
 80046c2:	e841 2300 	strex	r3, r2, [r1]
 80046c6:	61bb      	str	r3, [r7, #24]
   return(result);
 80046c8:	69bb      	ldr	r3, [r7, #24]
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d1e5      	bne.n	800469a <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	f003 0310 	and.w	r3, r3, #16
 80046d8:	2b10      	cmp	r3, #16
 80046da:	d10a      	bne.n	80046f2 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80046dc:	2300      	movs	r3, #0
 80046de:	60fb      	str	r3, [r7, #12]
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	60fb      	str	r3, [r7, #12]
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	685b      	ldr	r3, [r3, #4]
 80046ee:	60fb      	str	r3, [r7, #12]
 80046f0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80046f6:	4619      	mov	r1, r3
 80046f8:	6878      	ldr	r0, [r7, #4]
 80046fa:	f7ff fdbb 	bl	8004274 <HAL_UARTEx_RxEventCallback>
 80046fe:	e002      	b.n	8004706 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004700:	6878      	ldr	r0, [r7, #4]
 8004702:	f7fb ff63 	bl	80005cc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004706:	2300      	movs	r3, #0
 8004708:	e002      	b.n	8004710 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800470a:	2300      	movs	r3, #0
 800470c:	e000      	b.n	8004710 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800470e:	2302      	movs	r3, #2
  }
}
 8004710:	4618      	mov	r0, r3
 8004712:	3730      	adds	r7, #48	; 0x30
 8004714:	46bd      	mov	sp, r7
 8004716:	bd80      	pop	{r7, pc}

08004718 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004718:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800471c:	b0c0      	sub	sp, #256	; 0x100
 800471e:	af00      	add	r7, sp, #0
 8004720:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004724:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	691b      	ldr	r3, [r3, #16]
 800472c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8004730:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004734:	68d9      	ldr	r1, [r3, #12]
 8004736:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800473a:	681a      	ldr	r2, [r3, #0]
 800473c:	ea40 0301 	orr.w	r3, r0, r1
 8004740:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004742:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004746:	689a      	ldr	r2, [r3, #8]
 8004748:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800474c:	691b      	ldr	r3, [r3, #16]
 800474e:	431a      	orrs	r2, r3
 8004750:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004754:	695b      	ldr	r3, [r3, #20]
 8004756:	431a      	orrs	r2, r3
 8004758:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800475c:	69db      	ldr	r3, [r3, #28]
 800475e:	4313      	orrs	r3, r2
 8004760:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004764:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	68db      	ldr	r3, [r3, #12]
 800476c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8004770:	f021 010c 	bic.w	r1, r1, #12
 8004774:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004778:	681a      	ldr	r2, [r3, #0]
 800477a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800477e:	430b      	orrs	r3, r1
 8004780:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004782:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	695b      	ldr	r3, [r3, #20]
 800478a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800478e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004792:	6999      	ldr	r1, [r3, #24]
 8004794:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004798:	681a      	ldr	r2, [r3, #0]
 800479a:	ea40 0301 	orr.w	r3, r0, r1
 800479e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80047a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80047a4:	681a      	ldr	r2, [r3, #0]
 80047a6:	4b8f      	ldr	r3, [pc, #572]	; (80049e4 <UART_SetConfig+0x2cc>)
 80047a8:	429a      	cmp	r2, r3
 80047aa:	d005      	beq.n	80047b8 <UART_SetConfig+0xa0>
 80047ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80047b0:	681a      	ldr	r2, [r3, #0]
 80047b2:	4b8d      	ldr	r3, [pc, #564]	; (80049e8 <UART_SetConfig+0x2d0>)
 80047b4:	429a      	cmp	r2, r3
 80047b6:	d104      	bne.n	80047c2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80047b8:	f7fe fcac 	bl	8003114 <HAL_RCC_GetPCLK2Freq>
 80047bc:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80047c0:	e003      	b.n	80047ca <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80047c2:	f7fe fc93 	bl	80030ec <HAL_RCC_GetPCLK1Freq>
 80047c6:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80047ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80047ce:	69db      	ldr	r3, [r3, #28]
 80047d0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80047d4:	f040 810c 	bne.w	80049f0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80047d8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80047dc:	2200      	movs	r2, #0
 80047de:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80047e2:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80047e6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80047ea:	4622      	mov	r2, r4
 80047ec:	462b      	mov	r3, r5
 80047ee:	1891      	adds	r1, r2, r2
 80047f0:	65b9      	str	r1, [r7, #88]	; 0x58
 80047f2:	415b      	adcs	r3, r3
 80047f4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80047f6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80047fa:	4621      	mov	r1, r4
 80047fc:	eb12 0801 	adds.w	r8, r2, r1
 8004800:	4629      	mov	r1, r5
 8004802:	eb43 0901 	adc.w	r9, r3, r1
 8004806:	f04f 0200 	mov.w	r2, #0
 800480a:	f04f 0300 	mov.w	r3, #0
 800480e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004812:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004816:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800481a:	4690      	mov	r8, r2
 800481c:	4699      	mov	r9, r3
 800481e:	4623      	mov	r3, r4
 8004820:	eb18 0303 	adds.w	r3, r8, r3
 8004824:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8004828:	462b      	mov	r3, r5
 800482a:	eb49 0303 	adc.w	r3, r9, r3
 800482e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8004832:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004836:	685b      	ldr	r3, [r3, #4]
 8004838:	2200      	movs	r2, #0
 800483a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800483e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8004842:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8004846:	460b      	mov	r3, r1
 8004848:	18db      	adds	r3, r3, r3
 800484a:	653b      	str	r3, [r7, #80]	; 0x50
 800484c:	4613      	mov	r3, r2
 800484e:	eb42 0303 	adc.w	r3, r2, r3
 8004852:	657b      	str	r3, [r7, #84]	; 0x54
 8004854:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004858:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800485c:	f7fb fd08 	bl	8000270 <__aeabi_uldivmod>
 8004860:	4602      	mov	r2, r0
 8004862:	460b      	mov	r3, r1
 8004864:	4b61      	ldr	r3, [pc, #388]	; (80049ec <UART_SetConfig+0x2d4>)
 8004866:	fba3 2302 	umull	r2, r3, r3, r2
 800486a:	095b      	lsrs	r3, r3, #5
 800486c:	011c      	lsls	r4, r3, #4
 800486e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004872:	2200      	movs	r2, #0
 8004874:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004878:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800487c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8004880:	4642      	mov	r2, r8
 8004882:	464b      	mov	r3, r9
 8004884:	1891      	adds	r1, r2, r2
 8004886:	64b9      	str	r1, [r7, #72]	; 0x48
 8004888:	415b      	adcs	r3, r3
 800488a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800488c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8004890:	4641      	mov	r1, r8
 8004892:	eb12 0a01 	adds.w	sl, r2, r1
 8004896:	4649      	mov	r1, r9
 8004898:	eb43 0b01 	adc.w	fp, r3, r1
 800489c:	f04f 0200 	mov.w	r2, #0
 80048a0:	f04f 0300 	mov.w	r3, #0
 80048a4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80048a8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80048ac:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80048b0:	4692      	mov	sl, r2
 80048b2:	469b      	mov	fp, r3
 80048b4:	4643      	mov	r3, r8
 80048b6:	eb1a 0303 	adds.w	r3, sl, r3
 80048ba:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80048be:	464b      	mov	r3, r9
 80048c0:	eb4b 0303 	adc.w	r3, fp, r3
 80048c4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80048c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80048cc:	685b      	ldr	r3, [r3, #4]
 80048ce:	2200      	movs	r2, #0
 80048d0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80048d4:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80048d8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80048dc:	460b      	mov	r3, r1
 80048de:	18db      	adds	r3, r3, r3
 80048e0:	643b      	str	r3, [r7, #64]	; 0x40
 80048e2:	4613      	mov	r3, r2
 80048e4:	eb42 0303 	adc.w	r3, r2, r3
 80048e8:	647b      	str	r3, [r7, #68]	; 0x44
 80048ea:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80048ee:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80048f2:	f7fb fcbd 	bl	8000270 <__aeabi_uldivmod>
 80048f6:	4602      	mov	r2, r0
 80048f8:	460b      	mov	r3, r1
 80048fa:	4611      	mov	r1, r2
 80048fc:	4b3b      	ldr	r3, [pc, #236]	; (80049ec <UART_SetConfig+0x2d4>)
 80048fe:	fba3 2301 	umull	r2, r3, r3, r1
 8004902:	095b      	lsrs	r3, r3, #5
 8004904:	2264      	movs	r2, #100	; 0x64
 8004906:	fb02 f303 	mul.w	r3, r2, r3
 800490a:	1acb      	subs	r3, r1, r3
 800490c:	00db      	lsls	r3, r3, #3
 800490e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8004912:	4b36      	ldr	r3, [pc, #216]	; (80049ec <UART_SetConfig+0x2d4>)
 8004914:	fba3 2302 	umull	r2, r3, r3, r2
 8004918:	095b      	lsrs	r3, r3, #5
 800491a:	005b      	lsls	r3, r3, #1
 800491c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004920:	441c      	add	r4, r3
 8004922:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004926:	2200      	movs	r2, #0
 8004928:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800492c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8004930:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8004934:	4642      	mov	r2, r8
 8004936:	464b      	mov	r3, r9
 8004938:	1891      	adds	r1, r2, r2
 800493a:	63b9      	str	r1, [r7, #56]	; 0x38
 800493c:	415b      	adcs	r3, r3
 800493e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004940:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004944:	4641      	mov	r1, r8
 8004946:	1851      	adds	r1, r2, r1
 8004948:	6339      	str	r1, [r7, #48]	; 0x30
 800494a:	4649      	mov	r1, r9
 800494c:	414b      	adcs	r3, r1
 800494e:	637b      	str	r3, [r7, #52]	; 0x34
 8004950:	f04f 0200 	mov.w	r2, #0
 8004954:	f04f 0300 	mov.w	r3, #0
 8004958:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800495c:	4659      	mov	r1, fp
 800495e:	00cb      	lsls	r3, r1, #3
 8004960:	4651      	mov	r1, sl
 8004962:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004966:	4651      	mov	r1, sl
 8004968:	00ca      	lsls	r2, r1, #3
 800496a:	4610      	mov	r0, r2
 800496c:	4619      	mov	r1, r3
 800496e:	4603      	mov	r3, r0
 8004970:	4642      	mov	r2, r8
 8004972:	189b      	adds	r3, r3, r2
 8004974:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004978:	464b      	mov	r3, r9
 800497a:	460a      	mov	r2, r1
 800497c:	eb42 0303 	adc.w	r3, r2, r3
 8004980:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004984:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004988:	685b      	ldr	r3, [r3, #4]
 800498a:	2200      	movs	r2, #0
 800498c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004990:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8004994:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8004998:	460b      	mov	r3, r1
 800499a:	18db      	adds	r3, r3, r3
 800499c:	62bb      	str	r3, [r7, #40]	; 0x28
 800499e:	4613      	mov	r3, r2
 80049a0:	eb42 0303 	adc.w	r3, r2, r3
 80049a4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80049a6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80049aa:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80049ae:	f7fb fc5f 	bl	8000270 <__aeabi_uldivmod>
 80049b2:	4602      	mov	r2, r0
 80049b4:	460b      	mov	r3, r1
 80049b6:	4b0d      	ldr	r3, [pc, #52]	; (80049ec <UART_SetConfig+0x2d4>)
 80049b8:	fba3 1302 	umull	r1, r3, r3, r2
 80049bc:	095b      	lsrs	r3, r3, #5
 80049be:	2164      	movs	r1, #100	; 0x64
 80049c0:	fb01 f303 	mul.w	r3, r1, r3
 80049c4:	1ad3      	subs	r3, r2, r3
 80049c6:	00db      	lsls	r3, r3, #3
 80049c8:	3332      	adds	r3, #50	; 0x32
 80049ca:	4a08      	ldr	r2, [pc, #32]	; (80049ec <UART_SetConfig+0x2d4>)
 80049cc:	fba2 2303 	umull	r2, r3, r2, r3
 80049d0:	095b      	lsrs	r3, r3, #5
 80049d2:	f003 0207 	and.w	r2, r3, #7
 80049d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	4422      	add	r2, r4
 80049de:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80049e0:	e106      	b.n	8004bf0 <UART_SetConfig+0x4d8>
 80049e2:	bf00      	nop
 80049e4:	40011000 	.word	0x40011000
 80049e8:	40011400 	.word	0x40011400
 80049ec:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80049f0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80049f4:	2200      	movs	r2, #0
 80049f6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80049fa:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80049fe:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8004a02:	4642      	mov	r2, r8
 8004a04:	464b      	mov	r3, r9
 8004a06:	1891      	adds	r1, r2, r2
 8004a08:	6239      	str	r1, [r7, #32]
 8004a0a:	415b      	adcs	r3, r3
 8004a0c:	627b      	str	r3, [r7, #36]	; 0x24
 8004a0e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004a12:	4641      	mov	r1, r8
 8004a14:	1854      	adds	r4, r2, r1
 8004a16:	4649      	mov	r1, r9
 8004a18:	eb43 0501 	adc.w	r5, r3, r1
 8004a1c:	f04f 0200 	mov.w	r2, #0
 8004a20:	f04f 0300 	mov.w	r3, #0
 8004a24:	00eb      	lsls	r3, r5, #3
 8004a26:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004a2a:	00e2      	lsls	r2, r4, #3
 8004a2c:	4614      	mov	r4, r2
 8004a2e:	461d      	mov	r5, r3
 8004a30:	4643      	mov	r3, r8
 8004a32:	18e3      	adds	r3, r4, r3
 8004a34:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004a38:	464b      	mov	r3, r9
 8004a3a:	eb45 0303 	adc.w	r3, r5, r3
 8004a3e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8004a42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004a46:	685b      	ldr	r3, [r3, #4]
 8004a48:	2200      	movs	r2, #0
 8004a4a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8004a4e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004a52:	f04f 0200 	mov.w	r2, #0
 8004a56:	f04f 0300 	mov.w	r3, #0
 8004a5a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8004a5e:	4629      	mov	r1, r5
 8004a60:	008b      	lsls	r3, r1, #2
 8004a62:	4621      	mov	r1, r4
 8004a64:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004a68:	4621      	mov	r1, r4
 8004a6a:	008a      	lsls	r2, r1, #2
 8004a6c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8004a70:	f7fb fbfe 	bl	8000270 <__aeabi_uldivmod>
 8004a74:	4602      	mov	r2, r0
 8004a76:	460b      	mov	r3, r1
 8004a78:	4b60      	ldr	r3, [pc, #384]	; (8004bfc <UART_SetConfig+0x4e4>)
 8004a7a:	fba3 2302 	umull	r2, r3, r3, r2
 8004a7e:	095b      	lsrs	r3, r3, #5
 8004a80:	011c      	lsls	r4, r3, #4
 8004a82:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004a86:	2200      	movs	r2, #0
 8004a88:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004a8c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8004a90:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8004a94:	4642      	mov	r2, r8
 8004a96:	464b      	mov	r3, r9
 8004a98:	1891      	adds	r1, r2, r2
 8004a9a:	61b9      	str	r1, [r7, #24]
 8004a9c:	415b      	adcs	r3, r3
 8004a9e:	61fb      	str	r3, [r7, #28]
 8004aa0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004aa4:	4641      	mov	r1, r8
 8004aa6:	1851      	adds	r1, r2, r1
 8004aa8:	6139      	str	r1, [r7, #16]
 8004aaa:	4649      	mov	r1, r9
 8004aac:	414b      	adcs	r3, r1
 8004aae:	617b      	str	r3, [r7, #20]
 8004ab0:	f04f 0200 	mov.w	r2, #0
 8004ab4:	f04f 0300 	mov.w	r3, #0
 8004ab8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004abc:	4659      	mov	r1, fp
 8004abe:	00cb      	lsls	r3, r1, #3
 8004ac0:	4651      	mov	r1, sl
 8004ac2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004ac6:	4651      	mov	r1, sl
 8004ac8:	00ca      	lsls	r2, r1, #3
 8004aca:	4610      	mov	r0, r2
 8004acc:	4619      	mov	r1, r3
 8004ace:	4603      	mov	r3, r0
 8004ad0:	4642      	mov	r2, r8
 8004ad2:	189b      	adds	r3, r3, r2
 8004ad4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004ad8:	464b      	mov	r3, r9
 8004ada:	460a      	mov	r2, r1
 8004adc:	eb42 0303 	adc.w	r3, r2, r3
 8004ae0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8004ae4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004ae8:	685b      	ldr	r3, [r3, #4]
 8004aea:	2200      	movs	r2, #0
 8004aec:	67bb      	str	r3, [r7, #120]	; 0x78
 8004aee:	67fa      	str	r2, [r7, #124]	; 0x7c
 8004af0:	f04f 0200 	mov.w	r2, #0
 8004af4:	f04f 0300 	mov.w	r3, #0
 8004af8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8004afc:	4649      	mov	r1, r9
 8004afe:	008b      	lsls	r3, r1, #2
 8004b00:	4641      	mov	r1, r8
 8004b02:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004b06:	4641      	mov	r1, r8
 8004b08:	008a      	lsls	r2, r1, #2
 8004b0a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8004b0e:	f7fb fbaf 	bl	8000270 <__aeabi_uldivmod>
 8004b12:	4602      	mov	r2, r0
 8004b14:	460b      	mov	r3, r1
 8004b16:	4611      	mov	r1, r2
 8004b18:	4b38      	ldr	r3, [pc, #224]	; (8004bfc <UART_SetConfig+0x4e4>)
 8004b1a:	fba3 2301 	umull	r2, r3, r3, r1
 8004b1e:	095b      	lsrs	r3, r3, #5
 8004b20:	2264      	movs	r2, #100	; 0x64
 8004b22:	fb02 f303 	mul.w	r3, r2, r3
 8004b26:	1acb      	subs	r3, r1, r3
 8004b28:	011b      	lsls	r3, r3, #4
 8004b2a:	3332      	adds	r3, #50	; 0x32
 8004b2c:	4a33      	ldr	r2, [pc, #204]	; (8004bfc <UART_SetConfig+0x4e4>)
 8004b2e:	fba2 2303 	umull	r2, r3, r2, r3
 8004b32:	095b      	lsrs	r3, r3, #5
 8004b34:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004b38:	441c      	add	r4, r3
 8004b3a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004b3e:	2200      	movs	r2, #0
 8004b40:	673b      	str	r3, [r7, #112]	; 0x70
 8004b42:	677a      	str	r2, [r7, #116]	; 0x74
 8004b44:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8004b48:	4642      	mov	r2, r8
 8004b4a:	464b      	mov	r3, r9
 8004b4c:	1891      	adds	r1, r2, r2
 8004b4e:	60b9      	str	r1, [r7, #8]
 8004b50:	415b      	adcs	r3, r3
 8004b52:	60fb      	str	r3, [r7, #12]
 8004b54:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004b58:	4641      	mov	r1, r8
 8004b5a:	1851      	adds	r1, r2, r1
 8004b5c:	6039      	str	r1, [r7, #0]
 8004b5e:	4649      	mov	r1, r9
 8004b60:	414b      	adcs	r3, r1
 8004b62:	607b      	str	r3, [r7, #4]
 8004b64:	f04f 0200 	mov.w	r2, #0
 8004b68:	f04f 0300 	mov.w	r3, #0
 8004b6c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004b70:	4659      	mov	r1, fp
 8004b72:	00cb      	lsls	r3, r1, #3
 8004b74:	4651      	mov	r1, sl
 8004b76:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004b7a:	4651      	mov	r1, sl
 8004b7c:	00ca      	lsls	r2, r1, #3
 8004b7e:	4610      	mov	r0, r2
 8004b80:	4619      	mov	r1, r3
 8004b82:	4603      	mov	r3, r0
 8004b84:	4642      	mov	r2, r8
 8004b86:	189b      	adds	r3, r3, r2
 8004b88:	66bb      	str	r3, [r7, #104]	; 0x68
 8004b8a:	464b      	mov	r3, r9
 8004b8c:	460a      	mov	r2, r1
 8004b8e:	eb42 0303 	adc.w	r3, r2, r3
 8004b92:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004b94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004b98:	685b      	ldr	r3, [r3, #4]
 8004b9a:	2200      	movs	r2, #0
 8004b9c:	663b      	str	r3, [r7, #96]	; 0x60
 8004b9e:	667a      	str	r2, [r7, #100]	; 0x64
 8004ba0:	f04f 0200 	mov.w	r2, #0
 8004ba4:	f04f 0300 	mov.w	r3, #0
 8004ba8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8004bac:	4649      	mov	r1, r9
 8004bae:	008b      	lsls	r3, r1, #2
 8004bb0:	4641      	mov	r1, r8
 8004bb2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004bb6:	4641      	mov	r1, r8
 8004bb8:	008a      	lsls	r2, r1, #2
 8004bba:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8004bbe:	f7fb fb57 	bl	8000270 <__aeabi_uldivmod>
 8004bc2:	4602      	mov	r2, r0
 8004bc4:	460b      	mov	r3, r1
 8004bc6:	4b0d      	ldr	r3, [pc, #52]	; (8004bfc <UART_SetConfig+0x4e4>)
 8004bc8:	fba3 1302 	umull	r1, r3, r3, r2
 8004bcc:	095b      	lsrs	r3, r3, #5
 8004bce:	2164      	movs	r1, #100	; 0x64
 8004bd0:	fb01 f303 	mul.w	r3, r1, r3
 8004bd4:	1ad3      	subs	r3, r2, r3
 8004bd6:	011b      	lsls	r3, r3, #4
 8004bd8:	3332      	adds	r3, #50	; 0x32
 8004bda:	4a08      	ldr	r2, [pc, #32]	; (8004bfc <UART_SetConfig+0x4e4>)
 8004bdc:	fba2 2303 	umull	r2, r3, r2, r3
 8004be0:	095b      	lsrs	r3, r3, #5
 8004be2:	f003 020f 	and.w	r2, r3, #15
 8004be6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	4422      	add	r2, r4
 8004bee:	609a      	str	r2, [r3, #8]
}
 8004bf0:	bf00      	nop
 8004bf2:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8004bf6:	46bd      	mov	sp, r7
 8004bf8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004bfc:	51eb851f 	.word	0x51eb851f

08004c00 <Split_String_UART>:
#define END_6_MOTOR 40

#define byteSign 5

void Split_String_UART(uint8_t data_in[], uint8_t len, uint8_t t1[], uint8_t t2[], uint8_t t3[], uint8_t t4[], uint8_t t5[], uint8_t t6[])
{
 8004c00:	b480      	push	{r7}
 8004c02:	b093      	sub	sp, #76	; 0x4c
 8004c04:	af00      	add	r7, sp, #0
 8004c06:	60f8      	str	r0, [r7, #12]
 8004c08:	607a      	str	r2, [r7, #4]
 8004c0a:	603b      	str	r3, [r7, #0]
 8004c0c:	460b      	mov	r3, r1
 8004c0e:	72fb      	strb	r3, [r7, #11]
	int position_a = 0;
 8004c10:	2300      	movs	r3, #0
 8004c12:	647b      	str	r3, [r7, #68]	; 0x44
	int position_b = 0;
 8004c14:	2300      	movs	r3, #0
 8004c16:	643b      	str	r3, [r7, #64]	; 0x40
	int position_c = 0;
 8004c18:	2300      	movs	r3, #0
 8004c1a:	63fb      	str	r3, [r7, #60]	; 0x3c
	int position_d = 0;
 8004c1c:	2300      	movs	r3, #0
 8004c1e:	63bb      	str	r3, [r7, #56]	; 0x38
	int position_e = 0;
 8004c20:	2300      	movs	r3, #0
 8004c22:	637b      	str	r3, [r7, #52]	; 0x34
	int position_f = 0;
 8004c24:	2300      	movs	r3, #0
 8004c26:	633b      	str	r3, [r7, #48]	; 0x30
	for(int i = 0; i < len; i++)
 8004c28:	2300      	movs	r3, #0
 8004c2a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004c2c:	e02b      	b.n	8004c86 <Split_String_UART+0x86>
	{
		switch(data_in[i])
 8004c2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c30:	68fa      	ldr	r2, [r7, #12]
 8004c32:	4413      	add	r3, r2
 8004c34:	781b      	ldrb	r3, [r3, #0]
 8004c36:	3b61      	subs	r3, #97	; 0x61
 8004c38:	2b05      	cmp	r3, #5
 8004c3a:	d821      	bhi.n	8004c80 <Split_String_UART+0x80>
 8004c3c:	a201      	add	r2, pc, #4	; (adr r2, 8004c44 <Split_String_UART+0x44>)
 8004c3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c42:	bf00      	nop
 8004c44:	08004c5d 	.word	0x08004c5d
 8004c48:	08004c63 	.word	0x08004c63
 8004c4c:	08004c69 	.word	0x08004c69
 8004c50:	08004c6f 	.word	0x08004c6f
 8004c54:	08004c75 	.word	0x08004c75
 8004c58:	08004c7b 	.word	0x08004c7b
		{
			case 'a': position_a = i;
 8004c5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c5e:	647b      	str	r3, [r7, #68]	; 0x44
			break;
 8004c60:	e00e      	b.n	8004c80 <Split_String_UART+0x80>
			case 'b': position_b = i;
 8004c62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c64:	643b      	str	r3, [r7, #64]	; 0x40
			break;
 8004c66:	e00b      	b.n	8004c80 <Split_String_UART+0x80>
			case 'c': position_c = i;
 8004c68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c6a:	63fb      	str	r3, [r7, #60]	; 0x3c
			break;
 8004c6c:	e008      	b.n	8004c80 <Split_String_UART+0x80>
			case 'd': position_d = i;
 8004c6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c70:	63bb      	str	r3, [r7, #56]	; 0x38
			break;
 8004c72:	e005      	b.n	8004c80 <Split_String_UART+0x80>
			case 'e': position_e = i;
 8004c74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c76:	637b      	str	r3, [r7, #52]	; 0x34
			break;
 8004c78:	e002      	b.n	8004c80 <Split_String_UART+0x80>
			case 'f': position_f = i;
 8004c7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c7c:	633b      	str	r3, [r7, #48]	; 0x30
			break;
 8004c7e:	bf00      	nop
	for(int i = 0; i < len; i++)
 8004c80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c82:	3301      	adds	r3, #1
 8004c84:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004c86:	7afb      	ldrb	r3, [r7, #11]
 8004c88:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004c8a:	429a      	cmp	r2, r3
 8004c8c:	dbcf      	blt.n	8004c2e <Split_String_UART+0x2e>
		}
	}
	for(int i = 0; i < position_a; i++)
 8004c8e:	2300      	movs	r3, #0
 8004c90:	62bb      	str	r3, [r7, #40]	; 0x28
 8004c92:	e00a      	b.n	8004caa <Split_String_UART+0xaa>
		t1[i] = data_in[i];
 8004c94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c96:	68fa      	ldr	r2, [r7, #12]
 8004c98:	441a      	add	r2, r3
 8004c9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c9c:	6879      	ldr	r1, [r7, #4]
 8004c9e:	440b      	add	r3, r1
 8004ca0:	7812      	ldrb	r2, [r2, #0]
 8004ca2:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < position_a; i++)
 8004ca4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ca6:	3301      	adds	r3, #1
 8004ca8:	62bb      	str	r3, [r7, #40]	; 0x28
 8004caa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004cac:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004cae:	429a      	cmp	r2, r3
 8004cb0:	dbf0      	blt.n	8004c94 <Split_String_UART+0x94>

	for(int i = position_a + 1; i < position_b; i++)
 8004cb2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004cb4:	3301      	adds	r3, #1
 8004cb6:	627b      	str	r3, [r7, #36]	; 0x24
 8004cb8:	e00e      	b.n	8004cd8 <Split_String_UART+0xd8>
		t2[i - (position_a + 1)] = data_in[i];
 8004cba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cbc:	68fa      	ldr	r2, [r7, #12]
 8004cbe:	441a      	add	r2, r3
 8004cc0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004cc2:	3301      	adds	r3, #1
 8004cc4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004cc6:	1acb      	subs	r3, r1, r3
 8004cc8:	4619      	mov	r1, r3
 8004cca:	683b      	ldr	r3, [r7, #0]
 8004ccc:	440b      	add	r3, r1
 8004cce:	7812      	ldrb	r2, [r2, #0]
 8004cd0:	701a      	strb	r2, [r3, #0]
	for(int i = position_a + 1; i < position_b; i++)
 8004cd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cd4:	3301      	adds	r3, #1
 8004cd6:	627b      	str	r3, [r7, #36]	; 0x24
 8004cd8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004cda:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004cdc:	429a      	cmp	r2, r3
 8004cde:	dbec      	blt.n	8004cba <Split_String_UART+0xba>

	for(int i = position_b + 1; i < position_c; i++)
 8004ce0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004ce2:	3301      	adds	r3, #1
 8004ce4:	623b      	str	r3, [r7, #32]
 8004ce6:	e00e      	b.n	8004d06 <Split_String_UART+0x106>
		t3[i - (position_b + 1)] = data_in[i];
 8004ce8:	6a3b      	ldr	r3, [r7, #32]
 8004cea:	68fa      	ldr	r2, [r7, #12]
 8004cec:	441a      	add	r2, r3
 8004cee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004cf0:	3301      	adds	r3, #1
 8004cf2:	6a39      	ldr	r1, [r7, #32]
 8004cf4:	1acb      	subs	r3, r1, r3
 8004cf6:	4619      	mov	r1, r3
 8004cf8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004cfa:	440b      	add	r3, r1
 8004cfc:	7812      	ldrb	r2, [r2, #0]
 8004cfe:	701a      	strb	r2, [r3, #0]
	for(int i = position_b + 1; i < position_c; i++)
 8004d00:	6a3b      	ldr	r3, [r7, #32]
 8004d02:	3301      	adds	r3, #1
 8004d04:	623b      	str	r3, [r7, #32]
 8004d06:	6a3a      	ldr	r2, [r7, #32]
 8004d08:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004d0a:	429a      	cmp	r2, r3
 8004d0c:	dbec      	blt.n	8004ce8 <Split_String_UART+0xe8>

	for(int i = position_c + 1; i < position_d; i++)
 8004d0e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004d10:	3301      	adds	r3, #1
 8004d12:	61fb      	str	r3, [r7, #28]
 8004d14:	e00e      	b.n	8004d34 <Split_String_UART+0x134>
		t4[i - (position_c + 1)] = data_in[i];
 8004d16:	69fb      	ldr	r3, [r7, #28]
 8004d18:	68fa      	ldr	r2, [r7, #12]
 8004d1a:	441a      	add	r2, r3
 8004d1c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004d1e:	3301      	adds	r3, #1
 8004d20:	69f9      	ldr	r1, [r7, #28]
 8004d22:	1acb      	subs	r3, r1, r3
 8004d24:	4619      	mov	r1, r3
 8004d26:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004d28:	440b      	add	r3, r1
 8004d2a:	7812      	ldrb	r2, [r2, #0]
 8004d2c:	701a      	strb	r2, [r3, #0]
	for(int i = position_c + 1; i < position_d; i++)
 8004d2e:	69fb      	ldr	r3, [r7, #28]
 8004d30:	3301      	adds	r3, #1
 8004d32:	61fb      	str	r3, [r7, #28]
 8004d34:	69fa      	ldr	r2, [r7, #28]
 8004d36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d38:	429a      	cmp	r2, r3
 8004d3a:	dbec      	blt.n	8004d16 <Split_String_UART+0x116>

	for(int i = position_d + 1; i < position_e; i++)
 8004d3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d3e:	3301      	adds	r3, #1
 8004d40:	61bb      	str	r3, [r7, #24]
 8004d42:	e00e      	b.n	8004d62 <Split_String_UART+0x162>
		t5[i - (position_d + 1)] = data_in[i];
 8004d44:	69bb      	ldr	r3, [r7, #24]
 8004d46:	68fa      	ldr	r2, [r7, #12]
 8004d48:	441a      	add	r2, r3
 8004d4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d4c:	3301      	adds	r3, #1
 8004d4e:	69b9      	ldr	r1, [r7, #24]
 8004d50:	1acb      	subs	r3, r1, r3
 8004d52:	4619      	mov	r1, r3
 8004d54:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004d56:	440b      	add	r3, r1
 8004d58:	7812      	ldrb	r2, [r2, #0]
 8004d5a:	701a      	strb	r2, [r3, #0]
	for(int i = position_d + 1; i < position_e; i++)
 8004d5c:	69bb      	ldr	r3, [r7, #24]
 8004d5e:	3301      	adds	r3, #1
 8004d60:	61bb      	str	r3, [r7, #24]
 8004d62:	69ba      	ldr	r2, [r7, #24]
 8004d64:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004d66:	429a      	cmp	r2, r3
 8004d68:	dbec      	blt.n	8004d44 <Split_String_UART+0x144>

	for(int i = position_e + 1; i < position_f; i++)
 8004d6a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004d6c:	3301      	adds	r3, #1
 8004d6e:	617b      	str	r3, [r7, #20]
 8004d70:	e00e      	b.n	8004d90 <Split_String_UART+0x190>
		t6[i - (position_e + 1)] = data_in[i];
 8004d72:	697b      	ldr	r3, [r7, #20]
 8004d74:	68fa      	ldr	r2, [r7, #12]
 8004d76:	441a      	add	r2, r3
 8004d78:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004d7a:	3301      	adds	r3, #1
 8004d7c:	6979      	ldr	r1, [r7, #20]
 8004d7e:	1acb      	subs	r3, r1, r3
 8004d80:	4619      	mov	r1, r3
 8004d82:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004d84:	440b      	add	r3, r1
 8004d86:	7812      	ldrb	r2, [r2, #0]
 8004d88:	701a      	strb	r2, [r3, #0]
	for(int i = position_e + 1; i < position_f; i++)
 8004d8a:	697b      	ldr	r3, [r7, #20]
 8004d8c:	3301      	adds	r3, #1
 8004d8e:	617b      	str	r3, [r7, #20]
 8004d90:	697a      	ldr	r2, [r7, #20]
 8004d92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d94:	429a      	cmp	r2, r3
 8004d96:	dbec      	blt.n	8004d72 <Split_String_UART+0x172>
}
 8004d98:	bf00      	nop
 8004d9a:	bf00      	nop
 8004d9c:	374c      	adds	r7, #76	; 0x4c
 8004d9e:	46bd      	mov	sp, r7
 8004da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da4:	4770      	bx	lr
 8004da6:	bf00      	nop

08004da8 <Handles_UART_6_motor>:
void Handles_UART_6_motor(uint8_t data_encoder_1_motor[],uint8_t data_encoder_2_motor[],uint8_t data_encoder_3_motor[],uint8_t data_encoder_4_motor[],uint8_t data_encoder_5_motor[],uint8_t data_encoder_6_motor[], uint8_t Data_Encoder[])
{
 8004da8:	b580      	push	{r7, lr}
 8004daa:	b09c      	sub	sp, #112	; 0x70
 8004dac:	af00      	add	r7, sp, #0
 8004dae:	60f8      	str	r0, [r7, #12]
 8004db0:	60b9      	str	r1, [r7, #8]
 8004db2:	607a      	str	r2, [r7, #4]
 8004db4:	603b      	str	r3, [r7, #0]
	//TOTAL 7 BYTES
	//Sign data 1 byte
	Data_Encoder[START_1_MOTOR-1] = data_encoder_1_motor[byteSign];
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	795a      	ldrb	r2, [r3, #5]
 8004dba:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004dbe:	701a      	strb	r2, [r3, #0]
	//Number data 5 byte
	for(int i = START_1_MOTOR; i <= END_1_MOTOR; i++)
 8004dc0:	2301      	movs	r3, #1
 8004dc2:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004dc4:	e017      	b.n	8004df6 <Handles_UART_6_motor+0x4e>
	{
		char tem[12];
		sprintf(&tem[0], "%d", data_encoder_1_motor[END_1_MOTOR - i]);
 8004dc6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004dc8:	f1c3 0305 	rsb	r3, r3, #5
 8004dcc:	461a      	mov	r2, r3
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	4413      	add	r3, r2
 8004dd2:	781b      	ldrb	r3, [r3, #0]
 8004dd4:	461a      	mov	r2, r3
 8004dd6:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8004dda:	4975      	ldr	r1, [pc, #468]	; (8004fb0 <Handles_UART_6_motor+0x208>)
 8004ddc:	4618      	mov	r0, r3
 8004dde:	f000 f8e9 	bl	8004fb4 <siprintf>
		Data_Encoder[i] = tem[0];
 8004de2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004de4:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8004de8:	4413      	add	r3, r2
 8004dea:	f897 204c 	ldrb.w	r2, [r7, #76]	; 0x4c
 8004dee:	701a      	strb	r2, [r3, #0]
	for(int i = START_1_MOTOR; i <= END_1_MOTOR; i++)
 8004df0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004df2:	3301      	adds	r3, #1
 8004df4:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004df6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004df8:	2b05      	cmp	r3, #5
 8004dfa:	dde4      	ble.n	8004dc6 <Handles_UART_6_motor+0x1e>
	}
	//Syntax 1 byte
	Data_Encoder[END_1_MOTOR+1] = 'a';
 8004dfc:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004e00:	3306      	adds	r3, #6
 8004e02:	2261      	movs	r2, #97	; 0x61
 8004e04:	701a      	strb	r2, [r3, #0]

	//TOTAL 7 BYTES
	//Sign data 1 byte
	Data_Encoder[START_2_MOTOR-1] = data_encoder_2_motor[byteSign];
 8004e06:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004e0a:	3307      	adds	r3, #7
 8004e0c:	68ba      	ldr	r2, [r7, #8]
 8004e0e:	7952      	ldrb	r2, [r2, #5]
 8004e10:	701a      	strb	r2, [r3, #0]
	//Number data 5 byte
	for(int i = START_2_MOTOR; i <= END_2_MOTOR; i++)
 8004e12:	2308      	movs	r3, #8
 8004e14:	66bb      	str	r3, [r7, #104]	; 0x68
 8004e16:	e017      	b.n	8004e48 <Handles_UART_6_motor+0xa0>
	{
		char tem[12];
		sprintf(&tem[0], "%d", data_encoder_2_motor[END_2_MOTOR - i]);
 8004e18:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004e1a:	f1c3 030c 	rsb	r3, r3, #12
 8004e1e:	461a      	mov	r2, r3
 8004e20:	68bb      	ldr	r3, [r7, #8]
 8004e22:	4413      	add	r3, r2
 8004e24:	781b      	ldrb	r3, [r3, #0]
 8004e26:	461a      	mov	r2, r3
 8004e28:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8004e2c:	4960      	ldr	r1, [pc, #384]	; (8004fb0 <Handles_UART_6_motor+0x208>)
 8004e2e:	4618      	mov	r0, r3
 8004e30:	f000 f8c0 	bl	8004fb4 <siprintf>
		Data_Encoder[i] = tem[0];
 8004e34:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004e36:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8004e3a:	4413      	add	r3, r2
 8004e3c:	f897 2040 	ldrb.w	r2, [r7, #64]	; 0x40
 8004e40:	701a      	strb	r2, [r3, #0]
	for(int i = START_2_MOTOR; i <= END_2_MOTOR; i++)
 8004e42:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004e44:	3301      	adds	r3, #1
 8004e46:	66bb      	str	r3, [r7, #104]	; 0x68
 8004e48:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004e4a:	2b0c      	cmp	r3, #12
 8004e4c:	dde4      	ble.n	8004e18 <Handles_UART_6_motor+0x70>
	}
	//Syntax 1 byte
	Data_Encoder[END_2_MOTOR+1] = 'b';
 8004e4e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004e52:	330d      	adds	r3, #13
 8004e54:	2262      	movs	r2, #98	; 0x62
 8004e56:	701a      	strb	r2, [r3, #0]

	//TOTAL 7 BYTES
	//Sign data 1 byte
	Data_Encoder[START_3_MOTOR-1] = data_encoder_3_motor[byteSign];
 8004e58:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004e5c:	330e      	adds	r3, #14
 8004e5e:	687a      	ldr	r2, [r7, #4]
 8004e60:	7952      	ldrb	r2, [r2, #5]
 8004e62:	701a      	strb	r2, [r3, #0]
	//Number data 5 byte
	for(int i = START_3_MOTOR; i <= END_3_MOTOR; i++)
 8004e64:	230f      	movs	r3, #15
 8004e66:	667b      	str	r3, [r7, #100]	; 0x64
 8004e68:	e017      	b.n	8004e9a <Handles_UART_6_motor+0xf2>
	{
		char tem[12];
		sprintf(&tem[0], "%d", data_encoder_3_motor[END_3_MOTOR - i]);
 8004e6a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004e6c:	f1c3 0313 	rsb	r3, r3, #19
 8004e70:	461a      	mov	r2, r3
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	4413      	add	r3, r2
 8004e76:	781b      	ldrb	r3, [r3, #0]
 8004e78:	461a      	mov	r2, r3
 8004e7a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8004e7e:	494c      	ldr	r1, [pc, #304]	; (8004fb0 <Handles_UART_6_motor+0x208>)
 8004e80:	4618      	mov	r0, r3
 8004e82:	f000 f897 	bl	8004fb4 <siprintf>
		Data_Encoder[i] = tem[0];
 8004e86:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004e88:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8004e8c:	4413      	add	r3, r2
 8004e8e:	f897 2034 	ldrb.w	r2, [r7, #52]	; 0x34
 8004e92:	701a      	strb	r2, [r3, #0]
	for(int i = START_3_MOTOR; i <= END_3_MOTOR; i++)
 8004e94:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004e96:	3301      	adds	r3, #1
 8004e98:	667b      	str	r3, [r7, #100]	; 0x64
 8004e9a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004e9c:	2b13      	cmp	r3, #19
 8004e9e:	dde4      	ble.n	8004e6a <Handles_UART_6_motor+0xc2>
	}
	//Syntax 1 byte
	Data_Encoder[END_3_MOTOR+1] = 'c';
 8004ea0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004ea4:	3314      	adds	r3, #20
 8004ea6:	2263      	movs	r2, #99	; 0x63
 8004ea8:	701a      	strb	r2, [r3, #0]

	//TOTAL 7 BYTES
	//Sign data 1 byte
	Data_Encoder[START_4_MOTOR-1] = data_encoder_4_motor[byteSign];
 8004eaa:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004eae:	3315      	adds	r3, #21
 8004eb0:	683a      	ldr	r2, [r7, #0]
 8004eb2:	7952      	ldrb	r2, [r2, #5]
 8004eb4:	701a      	strb	r2, [r3, #0]
	//Number data 5 byte
	for(int i = START_4_MOTOR; i <= END_4_MOTOR; i++)
 8004eb6:	2316      	movs	r3, #22
 8004eb8:	663b      	str	r3, [r7, #96]	; 0x60
 8004eba:	e017      	b.n	8004eec <Handles_UART_6_motor+0x144>
	{
		char tem[12];
		sprintf(&tem[0], "%d", data_encoder_4_motor[END_4_MOTOR - i]);
 8004ebc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004ebe:	f1c3 031a 	rsb	r3, r3, #26
 8004ec2:	461a      	mov	r2, r3
 8004ec4:	683b      	ldr	r3, [r7, #0]
 8004ec6:	4413      	add	r3, r2
 8004ec8:	781b      	ldrb	r3, [r3, #0]
 8004eca:	461a      	mov	r2, r3
 8004ecc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004ed0:	4937      	ldr	r1, [pc, #220]	; (8004fb0 <Handles_UART_6_motor+0x208>)
 8004ed2:	4618      	mov	r0, r3
 8004ed4:	f000 f86e 	bl	8004fb4 <siprintf>
		Data_Encoder[i] = tem[0];
 8004ed8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004eda:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8004ede:	4413      	add	r3, r2
 8004ee0:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8004ee4:	701a      	strb	r2, [r3, #0]
	for(int i = START_4_MOTOR; i <= END_4_MOTOR; i++)
 8004ee6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004ee8:	3301      	adds	r3, #1
 8004eea:	663b      	str	r3, [r7, #96]	; 0x60
 8004eec:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004eee:	2b1a      	cmp	r3, #26
 8004ef0:	dde4      	ble.n	8004ebc <Handles_UART_6_motor+0x114>
	}
	//Syntax 1 byte
	Data_Encoder[END_4_MOTOR+1] = 'd';
 8004ef2:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004ef6:	331b      	adds	r3, #27
 8004ef8:	2264      	movs	r2, #100	; 0x64
 8004efa:	701a      	strb	r2, [r3, #0]

	//TOTAL 7 BYTES
	//Sign data 1 byte
	Data_Encoder[START_5_MOTOR-1] = data_encoder_5_motor[byteSign];
 8004efc:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004f00:	331c      	adds	r3, #28
 8004f02:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8004f04:	7952      	ldrb	r2, [r2, #5]
 8004f06:	701a      	strb	r2, [r3, #0]
	//Number data 5 byte
	for(int i = START_5_MOTOR; i <= END_5_MOTOR; i++)
 8004f08:	231d      	movs	r3, #29
 8004f0a:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004f0c:	e016      	b.n	8004f3c <Handles_UART_6_motor+0x194>
	{
		char tem[12];
		sprintf(&tem[0], "%d", data_encoder_5_motor[END_5_MOTOR - i]);
 8004f0e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004f10:	f1c3 0321 	rsb	r3, r3, #33	; 0x21
 8004f14:	461a      	mov	r2, r3
 8004f16:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004f18:	4413      	add	r3, r2
 8004f1a:	781b      	ldrb	r3, [r3, #0]
 8004f1c:	461a      	mov	r2, r3
 8004f1e:	f107 031c 	add.w	r3, r7, #28
 8004f22:	4923      	ldr	r1, [pc, #140]	; (8004fb0 <Handles_UART_6_motor+0x208>)
 8004f24:	4618      	mov	r0, r3
 8004f26:	f000 f845 	bl	8004fb4 <siprintf>
		Data_Encoder[i] = tem[0];
 8004f2a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004f2c:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8004f30:	4413      	add	r3, r2
 8004f32:	7f3a      	ldrb	r2, [r7, #28]
 8004f34:	701a      	strb	r2, [r3, #0]
	for(int i = START_5_MOTOR; i <= END_5_MOTOR; i++)
 8004f36:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004f38:	3301      	adds	r3, #1
 8004f3a:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004f3c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004f3e:	2b21      	cmp	r3, #33	; 0x21
 8004f40:	dde5      	ble.n	8004f0e <Handles_UART_6_motor+0x166>
	}
	//Syntax 1 byte
	Data_Encoder[END_5_MOTOR+1] = 'e';
 8004f42:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004f46:	3322      	adds	r3, #34	; 0x22
 8004f48:	2265      	movs	r2, #101	; 0x65
 8004f4a:	701a      	strb	r2, [r3, #0]

	//TOTAL 7 BYTES
	//Sign data 1 byte
	Data_Encoder[START_6_MOTOR-1] = data_encoder_6_motor[byteSign];
 8004f4c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004f50:	3323      	adds	r3, #35	; 0x23
 8004f52:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8004f54:	7952      	ldrb	r2, [r2, #5]
 8004f56:	701a      	strb	r2, [r3, #0]
	//Number data 5 byte
	for(int i = START_6_MOTOR; i <= END_6_MOTOR; i++)
 8004f58:	2324      	movs	r3, #36	; 0x24
 8004f5a:	65bb      	str	r3, [r7, #88]	; 0x58
 8004f5c:	e016      	b.n	8004f8c <Handles_UART_6_motor+0x1e4>
	{
		char tem[12];
		sprintf(&tem[0], "%d", data_encoder_6_motor[END_6_MOTOR - i]);
 8004f5e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004f60:	f1c3 0328 	rsb	r3, r3, #40	; 0x28
 8004f64:	461a      	mov	r2, r3
 8004f66:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004f68:	4413      	add	r3, r2
 8004f6a:	781b      	ldrb	r3, [r3, #0]
 8004f6c:	461a      	mov	r2, r3
 8004f6e:	f107 0310 	add.w	r3, r7, #16
 8004f72:	490f      	ldr	r1, [pc, #60]	; (8004fb0 <Handles_UART_6_motor+0x208>)
 8004f74:	4618      	mov	r0, r3
 8004f76:	f000 f81d 	bl	8004fb4 <siprintf>
		Data_Encoder[i] = tem[0];
 8004f7a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004f7c:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8004f80:	4413      	add	r3, r2
 8004f82:	7c3a      	ldrb	r2, [r7, #16]
 8004f84:	701a      	strb	r2, [r3, #0]
	for(int i = START_6_MOTOR; i <= END_6_MOTOR; i++)
 8004f86:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004f88:	3301      	adds	r3, #1
 8004f8a:	65bb      	str	r3, [r7, #88]	; 0x58
 8004f8c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004f8e:	2b28      	cmp	r3, #40	; 0x28
 8004f90:	dde5      	ble.n	8004f5e <Handles_UART_6_motor+0x1b6>
	}
	//Syntax 1 byte
	Data_Encoder[END_6_MOTOR+1] = 'f';
 8004f92:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004f96:	3329      	adds	r3, #41	; 0x29
 8004f98:	2266      	movs	r2, #102	; 0x66
 8004f9a:	701a      	strb	r2, [r3, #0]

	Data_Encoder[END_6_MOTOR+2] = 's';
 8004f9c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004fa0:	332a      	adds	r3, #42	; 0x2a
 8004fa2:	2273      	movs	r2, #115	; 0x73
 8004fa4:	701a      	strb	r2, [r3, #0]
}
 8004fa6:	bf00      	nop
 8004fa8:	3770      	adds	r7, #112	; 0x70
 8004faa:	46bd      	mov	sp, r7
 8004fac:	bd80      	pop	{r7, pc}
 8004fae:	bf00      	nop
 8004fb0:	08005924 	.word	0x08005924

08004fb4 <siprintf>:
 8004fb4:	b40e      	push	{r1, r2, r3}
 8004fb6:	b500      	push	{lr}
 8004fb8:	b09c      	sub	sp, #112	; 0x70
 8004fba:	ab1d      	add	r3, sp, #116	; 0x74
 8004fbc:	9002      	str	r0, [sp, #8]
 8004fbe:	9006      	str	r0, [sp, #24]
 8004fc0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004fc4:	4809      	ldr	r0, [pc, #36]	; (8004fec <siprintf+0x38>)
 8004fc6:	9107      	str	r1, [sp, #28]
 8004fc8:	9104      	str	r1, [sp, #16]
 8004fca:	4909      	ldr	r1, [pc, #36]	; (8004ff0 <siprintf+0x3c>)
 8004fcc:	f853 2b04 	ldr.w	r2, [r3], #4
 8004fd0:	9105      	str	r1, [sp, #20]
 8004fd2:	6800      	ldr	r0, [r0, #0]
 8004fd4:	9301      	str	r3, [sp, #4]
 8004fd6:	a902      	add	r1, sp, #8
 8004fd8:	f000 f992 	bl	8005300 <_svfiprintf_r>
 8004fdc:	9b02      	ldr	r3, [sp, #8]
 8004fde:	2200      	movs	r2, #0
 8004fe0:	701a      	strb	r2, [r3, #0]
 8004fe2:	b01c      	add	sp, #112	; 0x70
 8004fe4:	f85d eb04 	ldr.w	lr, [sp], #4
 8004fe8:	b003      	add	sp, #12
 8004fea:	4770      	bx	lr
 8004fec:	200000b4 	.word	0x200000b4
 8004ff0:	ffff0208 	.word	0xffff0208

08004ff4 <memset>:
 8004ff4:	4402      	add	r2, r0
 8004ff6:	4603      	mov	r3, r0
 8004ff8:	4293      	cmp	r3, r2
 8004ffa:	d100      	bne.n	8004ffe <memset+0xa>
 8004ffc:	4770      	bx	lr
 8004ffe:	f803 1b01 	strb.w	r1, [r3], #1
 8005002:	e7f9      	b.n	8004ff8 <memset+0x4>

08005004 <__errno>:
 8005004:	4b01      	ldr	r3, [pc, #4]	; (800500c <__errno+0x8>)
 8005006:	6818      	ldr	r0, [r3, #0]
 8005008:	4770      	bx	lr
 800500a:	bf00      	nop
 800500c:	200000b4 	.word	0x200000b4

08005010 <__libc_init_array>:
 8005010:	b570      	push	{r4, r5, r6, lr}
 8005012:	4d0d      	ldr	r5, [pc, #52]	; (8005048 <__libc_init_array+0x38>)
 8005014:	4c0d      	ldr	r4, [pc, #52]	; (800504c <__libc_init_array+0x3c>)
 8005016:	1b64      	subs	r4, r4, r5
 8005018:	10a4      	asrs	r4, r4, #2
 800501a:	2600      	movs	r6, #0
 800501c:	42a6      	cmp	r6, r4
 800501e:	d109      	bne.n	8005034 <__libc_init_array+0x24>
 8005020:	4d0b      	ldr	r5, [pc, #44]	; (8005050 <__libc_init_array+0x40>)
 8005022:	4c0c      	ldr	r4, [pc, #48]	; (8005054 <__libc_init_array+0x44>)
 8005024:	f000 fc6a 	bl	80058fc <_init>
 8005028:	1b64      	subs	r4, r4, r5
 800502a:	10a4      	asrs	r4, r4, #2
 800502c:	2600      	movs	r6, #0
 800502e:	42a6      	cmp	r6, r4
 8005030:	d105      	bne.n	800503e <__libc_init_array+0x2e>
 8005032:	bd70      	pop	{r4, r5, r6, pc}
 8005034:	f855 3b04 	ldr.w	r3, [r5], #4
 8005038:	4798      	blx	r3
 800503a:	3601      	adds	r6, #1
 800503c:	e7ee      	b.n	800501c <__libc_init_array+0xc>
 800503e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005042:	4798      	blx	r3
 8005044:	3601      	adds	r6, #1
 8005046:	e7f2      	b.n	800502e <__libc_init_array+0x1e>
 8005048:	0800597c 	.word	0x0800597c
 800504c:	0800597c 	.word	0x0800597c
 8005050:	0800597c 	.word	0x0800597c
 8005054:	08005980 	.word	0x08005980

08005058 <__retarget_lock_acquire_recursive>:
 8005058:	4770      	bx	lr

0800505a <__retarget_lock_release_recursive>:
 800505a:	4770      	bx	lr

0800505c <_free_r>:
 800505c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800505e:	2900      	cmp	r1, #0
 8005060:	d044      	beq.n	80050ec <_free_r+0x90>
 8005062:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005066:	9001      	str	r0, [sp, #4]
 8005068:	2b00      	cmp	r3, #0
 800506a:	f1a1 0404 	sub.w	r4, r1, #4
 800506e:	bfb8      	it	lt
 8005070:	18e4      	addlt	r4, r4, r3
 8005072:	f000 f8df 	bl	8005234 <__malloc_lock>
 8005076:	4a1e      	ldr	r2, [pc, #120]	; (80050f0 <_free_r+0x94>)
 8005078:	9801      	ldr	r0, [sp, #4]
 800507a:	6813      	ldr	r3, [r2, #0]
 800507c:	b933      	cbnz	r3, 800508c <_free_r+0x30>
 800507e:	6063      	str	r3, [r4, #4]
 8005080:	6014      	str	r4, [r2, #0]
 8005082:	b003      	add	sp, #12
 8005084:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005088:	f000 b8da 	b.w	8005240 <__malloc_unlock>
 800508c:	42a3      	cmp	r3, r4
 800508e:	d908      	bls.n	80050a2 <_free_r+0x46>
 8005090:	6825      	ldr	r5, [r4, #0]
 8005092:	1961      	adds	r1, r4, r5
 8005094:	428b      	cmp	r3, r1
 8005096:	bf01      	itttt	eq
 8005098:	6819      	ldreq	r1, [r3, #0]
 800509a:	685b      	ldreq	r3, [r3, #4]
 800509c:	1949      	addeq	r1, r1, r5
 800509e:	6021      	streq	r1, [r4, #0]
 80050a0:	e7ed      	b.n	800507e <_free_r+0x22>
 80050a2:	461a      	mov	r2, r3
 80050a4:	685b      	ldr	r3, [r3, #4]
 80050a6:	b10b      	cbz	r3, 80050ac <_free_r+0x50>
 80050a8:	42a3      	cmp	r3, r4
 80050aa:	d9fa      	bls.n	80050a2 <_free_r+0x46>
 80050ac:	6811      	ldr	r1, [r2, #0]
 80050ae:	1855      	adds	r5, r2, r1
 80050b0:	42a5      	cmp	r5, r4
 80050b2:	d10b      	bne.n	80050cc <_free_r+0x70>
 80050b4:	6824      	ldr	r4, [r4, #0]
 80050b6:	4421      	add	r1, r4
 80050b8:	1854      	adds	r4, r2, r1
 80050ba:	42a3      	cmp	r3, r4
 80050bc:	6011      	str	r1, [r2, #0]
 80050be:	d1e0      	bne.n	8005082 <_free_r+0x26>
 80050c0:	681c      	ldr	r4, [r3, #0]
 80050c2:	685b      	ldr	r3, [r3, #4]
 80050c4:	6053      	str	r3, [r2, #4]
 80050c6:	440c      	add	r4, r1
 80050c8:	6014      	str	r4, [r2, #0]
 80050ca:	e7da      	b.n	8005082 <_free_r+0x26>
 80050cc:	d902      	bls.n	80050d4 <_free_r+0x78>
 80050ce:	230c      	movs	r3, #12
 80050d0:	6003      	str	r3, [r0, #0]
 80050d2:	e7d6      	b.n	8005082 <_free_r+0x26>
 80050d4:	6825      	ldr	r5, [r4, #0]
 80050d6:	1961      	adds	r1, r4, r5
 80050d8:	428b      	cmp	r3, r1
 80050da:	bf04      	itt	eq
 80050dc:	6819      	ldreq	r1, [r3, #0]
 80050de:	685b      	ldreq	r3, [r3, #4]
 80050e0:	6063      	str	r3, [r4, #4]
 80050e2:	bf04      	itt	eq
 80050e4:	1949      	addeq	r1, r1, r5
 80050e6:	6021      	streq	r1, [r4, #0]
 80050e8:	6054      	str	r4, [r2, #4]
 80050ea:	e7ca      	b.n	8005082 <_free_r+0x26>
 80050ec:	b003      	add	sp, #12
 80050ee:	bd30      	pop	{r4, r5, pc}
 80050f0:	20000424 	.word	0x20000424

080050f4 <sbrk_aligned>:
 80050f4:	b570      	push	{r4, r5, r6, lr}
 80050f6:	4e0e      	ldr	r6, [pc, #56]	; (8005130 <sbrk_aligned+0x3c>)
 80050f8:	460c      	mov	r4, r1
 80050fa:	6831      	ldr	r1, [r6, #0]
 80050fc:	4605      	mov	r5, r0
 80050fe:	b911      	cbnz	r1, 8005106 <sbrk_aligned+0x12>
 8005100:	f000 fba6 	bl	8005850 <_sbrk_r>
 8005104:	6030      	str	r0, [r6, #0]
 8005106:	4621      	mov	r1, r4
 8005108:	4628      	mov	r0, r5
 800510a:	f000 fba1 	bl	8005850 <_sbrk_r>
 800510e:	1c43      	adds	r3, r0, #1
 8005110:	d00a      	beq.n	8005128 <sbrk_aligned+0x34>
 8005112:	1cc4      	adds	r4, r0, #3
 8005114:	f024 0403 	bic.w	r4, r4, #3
 8005118:	42a0      	cmp	r0, r4
 800511a:	d007      	beq.n	800512c <sbrk_aligned+0x38>
 800511c:	1a21      	subs	r1, r4, r0
 800511e:	4628      	mov	r0, r5
 8005120:	f000 fb96 	bl	8005850 <_sbrk_r>
 8005124:	3001      	adds	r0, #1
 8005126:	d101      	bne.n	800512c <sbrk_aligned+0x38>
 8005128:	f04f 34ff 	mov.w	r4, #4294967295
 800512c:	4620      	mov	r0, r4
 800512e:	bd70      	pop	{r4, r5, r6, pc}
 8005130:	20000428 	.word	0x20000428

08005134 <_malloc_r>:
 8005134:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005138:	1ccd      	adds	r5, r1, #3
 800513a:	f025 0503 	bic.w	r5, r5, #3
 800513e:	3508      	adds	r5, #8
 8005140:	2d0c      	cmp	r5, #12
 8005142:	bf38      	it	cc
 8005144:	250c      	movcc	r5, #12
 8005146:	2d00      	cmp	r5, #0
 8005148:	4607      	mov	r7, r0
 800514a:	db01      	blt.n	8005150 <_malloc_r+0x1c>
 800514c:	42a9      	cmp	r1, r5
 800514e:	d905      	bls.n	800515c <_malloc_r+0x28>
 8005150:	230c      	movs	r3, #12
 8005152:	603b      	str	r3, [r7, #0]
 8005154:	2600      	movs	r6, #0
 8005156:	4630      	mov	r0, r6
 8005158:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800515c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8005230 <_malloc_r+0xfc>
 8005160:	f000 f868 	bl	8005234 <__malloc_lock>
 8005164:	f8d8 3000 	ldr.w	r3, [r8]
 8005168:	461c      	mov	r4, r3
 800516a:	bb5c      	cbnz	r4, 80051c4 <_malloc_r+0x90>
 800516c:	4629      	mov	r1, r5
 800516e:	4638      	mov	r0, r7
 8005170:	f7ff ffc0 	bl	80050f4 <sbrk_aligned>
 8005174:	1c43      	adds	r3, r0, #1
 8005176:	4604      	mov	r4, r0
 8005178:	d155      	bne.n	8005226 <_malloc_r+0xf2>
 800517a:	f8d8 4000 	ldr.w	r4, [r8]
 800517e:	4626      	mov	r6, r4
 8005180:	2e00      	cmp	r6, #0
 8005182:	d145      	bne.n	8005210 <_malloc_r+0xdc>
 8005184:	2c00      	cmp	r4, #0
 8005186:	d048      	beq.n	800521a <_malloc_r+0xe6>
 8005188:	6823      	ldr	r3, [r4, #0]
 800518a:	4631      	mov	r1, r6
 800518c:	4638      	mov	r0, r7
 800518e:	eb04 0903 	add.w	r9, r4, r3
 8005192:	f000 fb5d 	bl	8005850 <_sbrk_r>
 8005196:	4581      	cmp	r9, r0
 8005198:	d13f      	bne.n	800521a <_malloc_r+0xe6>
 800519a:	6821      	ldr	r1, [r4, #0]
 800519c:	1a6d      	subs	r5, r5, r1
 800519e:	4629      	mov	r1, r5
 80051a0:	4638      	mov	r0, r7
 80051a2:	f7ff ffa7 	bl	80050f4 <sbrk_aligned>
 80051a6:	3001      	adds	r0, #1
 80051a8:	d037      	beq.n	800521a <_malloc_r+0xe6>
 80051aa:	6823      	ldr	r3, [r4, #0]
 80051ac:	442b      	add	r3, r5
 80051ae:	6023      	str	r3, [r4, #0]
 80051b0:	f8d8 3000 	ldr.w	r3, [r8]
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d038      	beq.n	800522a <_malloc_r+0xf6>
 80051b8:	685a      	ldr	r2, [r3, #4]
 80051ba:	42a2      	cmp	r2, r4
 80051bc:	d12b      	bne.n	8005216 <_malloc_r+0xe2>
 80051be:	2200      	movs	r2, #0
 80051c0:	605a      	str	r2, [r3, #4]
 80051c2:	e00f      	b.n	80051e4 <_malloc_r+0xb0>
 80051c4:	6822      	ldr	r2, [r4, #0]
 80051c6:	1b52      	subs	r2, r2, r5
 80051c8:	d41f      	bmi.n	800520a <_malloc_r+0xd6>
 80051ca:	2a0b      	cmp	r2, #11
 80051cc:	d917      	bls.n	80051fe <_malloc_r+0xca>
 80051ce:	1961      	adds	r1, r4, r5
 80051d0:	42a3      	cmp	r3, r4
 80051d2:	6025      	str	r5, [r4, #0]
 80051d4:	bf18      	it	ne
 80051d6:	6059      	strne	r1, [r3, #4]
 80051d8:	6863      	ldr	r3, [r4, #4]
 80051da:	bf08      	it	eq
 80051dc:	f8c8 1000 	streq.w	r1, [r8]
 80051e0:	5162      	str	r2, [r4, r5]
 80051e2:	604b      	str	r3, [r1, #4]
 80051e4:	4638      	mov	r0, r7
 80051e6:	f104 060b 	add.w	r6, r4, #11
 80051ea:	f000 f829 	bl	8005240 <__malloc_unlock>
 80051ee:	f026 0607 	bic.w	r6, r6, #7
 80051f2:	1d23      	adds	r3, r4, #4
 80051f4:	1af2      	subs	r2, r6, r3
 80051f6:	d0ae      	beq.n	8005156 <_malloc_r+0x22>
 80051f8:	1b9b      	subs	r3, r3, r6
 80051fa:	50a3      	str	r3, [r4, r2]
 80051fc:	e7ab      	b.n	8005156 <_malloc_r+0x22>
 80051fe:	42a3      	cmp	r3, r4
 8005200:	6862      	ldr	r2, [r4, #4]
 8005202:	d1dd      	bne.n	80051c0 <_malloc_r+0x8c>
 8005204:	f8c8 2000 	str.w	r2, [r8]
 8005208:	e7ec      	b.n	80051e4 <_malloc_r+0xb0>
 800520a:	4623      	mov	r3, r4
 800520c:	6864      	ldr	r4, [r4, #4]
 800520e:	e7ac      	b.n	800516a <_malloc_r+0x36>
 8005210:	4634      	mov	r4, r6
 8005212:	6876      	ldr	r6, [r6, #4]
 8005214:	e7b4      	b.n	8005180 <_malloc_r+0x4c>
 8005216:	4613      	mov	r3, r2
 8005218:	e7cc      	b.n	80051b4 <_malloc_r+0x80>
 800521a:	230c      	movs	r3, #12
 800521c:	603b      	str	r3, [r7, #0]
 800521e:	4638      	mov	r0, r7
 8005220:	f000 f80e 	bl	8005240 <__malloc_unlock>
 8005224:	e797      	b.n	8005156 <_malloc_r+0x22>
 8005226:	6025      	str	r5, [r4, #0]
 8005228:	e7dc      	b.n	80051e4 <_malloc_r+0xb0>
 800522a:	605b      	str	r3, [r3, #4]
 800522c:	deff      	udf	#255	; 0xff
 800522e:	bf00      	nop
 8005230:	20000424 	.word	0x20000424

08005234 <__malloc_lock>:
 8005234:	4801      	ldr	r0, [pc, #4]	; (800523c <__malloc_lock+0x8>)
 8005236:	f7ff bf0f 	b.w	8005058 <__retarget_lock_acquire_recursive>
 800523a:	bf00      	nop
 800523c:	20000420 	.word	0x20000420

08005240 <__malloc_unlock>:
 8005240:	4801      	ldr	r0, [pc, #4]	; (8005248 <__malloc_unlock+0x8>)
 8005242:	f7ff bf0a 	b.w	800505a <__retarget_lock_release_recursive>
 8005246:	bf00      	nop
 8005248:	20000420 	.word	0x20000420

0800524c <__ssputs_r>:
 800524c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005250:	688e      	ldr	r6, [r1, #8]
 8005252:	461f      	mov	r7, r3
 8005254:	42be      	cmp	r6, r7
 8005256:	680b      	ldr	r3, [r1, #0]
 8005258:	4682      	mov	sl, r0
 800525a:	460c      	mov	r4, r1
 800525c:	4690      	mov	r8, r2
 800525e:	d82c      	bhi.n	80052ba <__ssputs_r+0x6e>
 8005260:	898a      	ldrh	r2, [r1, #12]
 8005262:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005266:	d026      	beq.n	80052b6 <__ssputs_r+0x6a>
 8005268:	6965      	ldr	r5, [r4, #20]
 800526a:	6909      	ldr	r1, [r1, #16]
 800526c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005270:	eba3 0901 	sub.w	r9, r3, r1
 8005274:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005278:	1c7b      	adds	r3, r7, #1
 800527a:	444b      	add	r3, r9
 800527c:	106d      	asrs	r5, r5, #1
 800527e:	429d      	cmp	r5, r3
 8005280:	bf38      	it	cc
 8005282:	461d      	movcc	r5, r3
 8005284:	0553      	lsls	r3, r2, #21
 8005286:	d527      	bpl.n	80052d8 <__ssputs_r+0x8c>
 8005288:	4629      	mov	r1, r5
 800528a:	f7ff ff53 	bl	8005134 <_malloc_r>
 800528e:	4606      	mov	r6, r0
 8005290:	b360      	cbz	r0, 80052ec <__ssputs_r+0xa0>
 8005292:	6921      	ldr	r1, [r4, #16]
 8005294:	464a      	mov	r2, r9
 8005296:	f000 faeb 	bl	8005870 <memcpy>
 800529a:	89a3      	ldrh	r3, [r4, #12]
 800529c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80052a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80052a4:	81a3      	strh	r3, [r4, #12]
 80052a6:	6126      	str	r6, [r4, #16]
 80052a8:	6165      	str	r5, [r4, #20]
 80052aa:	444e      	add	r6, r9
 80052ac:	eba5 0509 	sub.w	r5, r5, r9
 80052b0:	6026      	str	r6, [r4, #0]
 80052b2:	60a5      	str	r5, [r4, #8]
 80052b4:	463e      	mov	r6, r7
 80052b6:	42be      	cmp	r6, r7
 80052b8:	d900      	bls.n	80052bc <__ssputs_r+0x70>
 80052ba:	463e      	mov	r6, r7
 80052bc:	6820      	ldr	r0, [r4, #0]
 80052be:	4632      	mov	r2, r6
 80052c0:	4641      	mov	r1, r8
 80052c2:	f000 faab 	bl	800581c <memmove>
 80052c6:	68a3      	ldr	r3, [r4, #8]
 80052c8:	1b9b      	subs	r3, r3, r6
 80052ca:	60a3      	str	r3, [r4, #8]
 80052cc:	6823      	ldr	r3, [r4, #0]
 80052ce:	4433      	add	r3, r6
 80052d0:	6023      	str	r3, [r4, #0]
 80052d2:	2000      	movs	r0, #0
 80052d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80052d8:	462a      	mov	r2, r5
 80052da:	f000 fad7 	bl	800588c <_realloc_r>
 80052de:	4606      	mov	r6, r0
 80052e0:	2800      	cmp	r0, #0
 80052e2:	d1e0      	bne.n	80052a6 <__ssputs_r+0x5a>
 80052e4:	6921      	ldr	r1, [r4, #16]
 80052e6:	4650      	mov	r0, sl
 80052e8:	f7ff feb8 	bl	800505c <_free_r>
 80052ec:	230c      	movs	r3, #12
 80052ee:	f8ca 3000 	str.w	r3, [sl]
 80052f2:	89a3      	ldrh	r3, [r4, #12]
 80052f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80052f8:	81a3      	strh	r3, [r4, #12]
 80052fa:	f04f 30ff 	mov.w	r0, #4294967295
 80052fe:	e7e9      	b.n	80052d4 <__ssputs_r+0x88>

08005300 <_svfiprintf_r>:
 8005300:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005304:	4698      	mov	r8, r3
 8005306:	898b      	ldrh	r3, [r1, #12]
 8005308:	061b      	lsls	r3, r3, #24
 800530a:	b09d      	sub	sp, #116	; 0x74
 800530c:	4607      	mov	r7, r0
 800530e:	460d      	mov	r5, r1
 8005310:	4614      	mov	r4, r2
 8005312:	d50e      	bpl.n	8005332 <_svfiprintf_r+0x32>
 8005314:	690b      	ldr	r3, [r1, #16]
 8005316:	b963      	cbnz	r3, 8005332 <_svfiprintf_r+0x32>
 8005318:	2140      	movs	r1, #64	; 0x40
 800531a:	f7ff ff0b 	bl	8005134 <_malloc_r>
 800531e:	6028      	str	r0, [r5, #0]
 8005320:	6128      	str	r0, [r5, #16]
 8005322:	b920      	cbnz	r0, 800532e <_svfiprintf_r+0x2e>
 8005324:	230c      	movs	r3, #12
 8005326:	603b      	str	r3, [r7, #0]
 8005328:	f04f 30ff 	mov.w	r0, #4294967295
 800532c:	e0d0      	b.n	80054d0 <_svfiprintf_r+0x1d0>
 800532e:	2340      	movs	r3, #64	; 0x40
 8005330:	616b      	str	r3, [r5, #20]
 8005332:	2300      	movs	r3, #0
 8005334:	9309      	str	r3, [sp, #36]	; 0x24
 8005336:	2320      	movs	r3, #32
 8005338:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800533c:	f8cd 800c 	str.w	r8, [sp, #12]
 8005340:	2330      	movs	r3, #48	; 0x30
 8005342:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80054e8 <_svfiprintf_r+0x1e8>
 8005346:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800534a:	f04f 0901 	mov.w	r9, #1
 800534e:	4623      	mov	r3, r4
 8005350:	469a      	mov	sl, r3
 8005352:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005356:	b10a      	cbz	r2, 800535c <_svfiprintf_r+0x5c>
 8005358:	2a25      	cmp	r2, #37	; 0x25
 800535a:	d1f9      	bne.n	8005350 <_svfiprintf_r+0x50>
 800535c:	ebba 0b04 	subs.w	fp, sl, r4
 8005360:	d00b      	beq.n	800537a <_svfiprintf_r+0x7a>
 8005362:	465b      	mov	r3, fp
 8005364:	4622      	mov	r2, r4
 8005366:	4629      	mov	r1, r5
 8005368:	4638      	mov	r0, r7
 800536a:	f7ff ff6f 	bl	800524c <__ssputs_r>
 800536e:	3001      	adds	r0, #1
 8005370:	f000 80a9 	beq.w	80054c6 <_svfiprintf_r+0x1c6>
 8005374:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005376:	445a      	add	r2, fp
 8005378:	9209      	str	r2, [sp, #36]	; 0x24
 800537a:	f89a 3000 	ldrb.w	r3, [sl]
 800537e:	2b00      	cmp	r3, #0
 8005380:	f000 80a1 	beq.w	80054c6 <_svfiprintf_r+0x1c6>
 8005384:	2300      	movs	r3, #0
 8005386:	f04f 32ff 	mov.w	r2, #4294967295
 800538a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800538e:	f10a 0a01 	add.w	sl, sl, #1
 8005392:	9304      	str	r3, [sp, #16]
 8005394:	9307      	str	r3, [sp, #28]
 8005396:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800539a:	931a      	str	r3, [sp, #104]	; 0x68
 800539c:	4654      	mov	r4, sl
 800539e:	2205      	movs	r2, #5
 80053a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80053a4:	4850      	ldr	r0, [pc, #320]	; (80054e8 <_svfiprintf_r+0x1e8>)
 80053a6:	f7fa ff13 	bl	80001d0 <memchr>
 80053aa:	9a04      	ldr	r2, [sp, #16]
 80053ac:	b9d8      	cbnz	r0, 80053e6 <_svfiprintf_r+0xe6>
 80053ae:	06d0      	lsls	r0, r2, #27
 80053b0:	bf44      	itt	mi
 80053b2:	2320      	movmi	r3, #32
 80053b4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80053b8:	0711      	lsls	r1, r2, #28
 80053ba:	bf44      	itt	mi
 80053bc:	232b      	movmi	r3, #43	; 0x2b
 80053be:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80053c2:	f89a 3000 	ldrb.w	r3, [sl]
 80053c6:	2b2a      	cmp	r3, #42	; 0x2a
 80053c8:	d015      	beq.n	80053f6 <_svfiprintf_r+0xf6>
 80053ca:	9a07      	ldr	r2, [sp, #28]
 80053cc:	4654      	mov	r4, sl
 80053ce:	2000      	movs	r0, #0
 80053d0:	f04f 0c0a 	mov.w	ip, #10
 80053d4:	4621      	mov	r1, r4
 80053d6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80053da:	3b30      	subs	r3, #48	; 0x30
 80053dc:	2b09      	cmp	r3, #9
 80053de:	d94d      	bls.n	800547c <_svfiprintf_r+0x17c>
 80053e0:	b1b0      	cbz	r0, 8005410 <_svfiprintf_r+0x110>
 80053e2:	9207      	str	r2, [sp, #28]
 80053e4:	e014      	b.n	8005410 <_svfiprintf_r+0x110>
 80053e6:	eba0 0308 	sub.w	r3, r0, r8
 80053ea:	fa09 f303 	lsl.w	r3, r9, r3
 80053ee:	4313      	orrs	r3, r2
 80053f0:	9304      	str	r3, [sp, #16]
 80053f2:	46a2      	mov	sl, r4
 80053f4:	e7d2      	b.n	800539c <_svfiprintf_r+0x9c>
 80053f6:	9b03      	ldr	r3, [sp, #12]
 80053f8:	1d19      	adds	r1, r3, #4
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	9103      	str	r1, [sp, #12]
 80053fe:	2b00      	cmp	r3, #0
 8005400:	bfbb      	ittet	lt
 8005402:	425b      	neglt	r3, r3
 8005404:	f042 0202 	orrlt.w	r2, r2, #2
 8005408:	9307      	strge	r3, [sp, #28]
 800540a:	9307      	strlt	r3, [sp, #28]
 800540c:	bfb8      	it	lt
 800540e:	9204      	strlt	r2, [sp, #16]
 8005410:	7823      	ldrb	r3, [r4, #0]
 8005412:	2b2e      	cmp	r3, #46	; 0x2e
 8005414:	d10c      	bne.n	8005430 <_svfiprintf_r+0x130>
 8005416:	7863      	ldrb	r3, [r4, #1]
 8005418:	2b2a      	cmp	r3, #42	; 0x2a
 800541a:	d134      	bne.n	8005486 <_svfiprintf_r+0x186>
 800541c:	9b03      	ldr	r3, [sp, #12]
 800541e:	1d1a      	adds	r2, r3, #4
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	9203      	str	r2, [sp, #12]
 8005424:	2b00      	cmp	r3, #0
 8005426:	bfb8      	it	lt
 8005428:	f04f 33ff 	movlt.w	r3, #4294967295
 800542c:	3402      	adds	r4, #2
 800542e:	9305      	str	r3, [sp, #20]
 8005430:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 80054f8 <_svfiprintf_r+0x1f8>
 8005434:	7821      	ldrb	r1, [r4, #0]
 8005436:	2203      	movs	r2, #3
 8005438:	4650      	mov	r0, sl
 800543a:	f7fa fec9 	bl	80001d0 <memchr>
 800543e:	b138      	cbz	r0, 8005450 <_svfiprintf_r+0x150>
 8005440:	9b04      	ldr	r3, [sp, #16]
 8005442:	eba0 000a 	sub.w	r0, r0, sl
 8005446:	2240      	movs	r2, #64	; 0x40
 8005448:	4082      	lsls	r2, r0
 800544a:	4313      	orrs	r3, r2
 800544c:	3401      	adds	r4, #1
 800544e:	9304      	str	r3, [sp, #16]
 8005450:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005454:	4825      	ldr	r0, [pc, #148]	; (80054ec <_svfiprintf_r+0x1ec>)
 8005456:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800545a:	2206      	movs	r2, #6
 800545c:	f7fa feb8 	bl	80001d0 <memchr>
 8005460:	2800      	cmp	r0, #0
 8005462:	d038      	beq.n	80054d6 <_svfiprintf_r+0x1d6>
 8005464:	4b22      	ldr	r3, [pc, #136]	; (80054f0 <_svfiprintf_r+0x1f0>)
 8005466:	bb1b      	cbnz	r3, 80054b0 <_svfiprintf_r+0x1b0>
 8005468:	9b03      	ldr	r3, [sp, #12]
 800546a:	3307      	adds	r3, #7
 800546c:	f023 0307 	bic.w	r3, r3, #7
 8005470:	3308      	adds	r3, #8
 8005472:	9303      	str	r3, [sp, #12]
 8005474:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005476:	4433      	add	r3, r6
 8005478:	9309      	str	r3, [sp, #36]	; 0x24
 800547a:	e768      	b.n	800534e <_svfiprintf_r+0x4e>
 800547c:	fb0c 3202 	mla	r2, ip, r2, r3
 8005480:	460c      	mov	r4, r1
 8005482:	2001      	movs	r0, #1
 8005484:	e7a6      	b.n	80053d4 <_svfiprintf_r+0xd4>
 8005486:	2300      	movs	r3, #0
 8005488:	3401      	adds	r4, #1
 800548a:	9305      	str	r3, [sp, #20]
 800548c:	4619      	mov	r1, r3
 800548e:	f04f 0c0a 	mov.w	ip, #10
 8005492:	4620      	mov	r0, r4
 8005494:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005498:	3a30      	subs	r2, #48	; 0x30
 800549a:	2a09      	cmp	r2, #9
 800549c:	d903      	bls.n	80054a6 <_svfiprintf_r+0x1a6>
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d0c6      	beq.n	8005430 <_svfiprintf_r+0x130>
 80054a2:	9105      	str	r1, [sp, #20]
 80054a4:	e7c4      	b.n	8005430 <_svfiprintf_r+0x130>
 80054a6:	fb0c 2101 	mla	r1, ip, r1, r2
 80054aa:	4604      	mov	r4, r0
 80054ac:	2301      	movs	r3, #1
 80054ae:	e7f0      	b.n	8005492 <_svfiprintf_r+0x192>
 80054b0:	ab03      	add	r3, sp, #12
 80054b2:	9300      	str	r3, [sp, #0]
 80054b4:	462a      	mov	r2, r5
 80054b6:	4b0f      	ldr	r3, [pc, #60]	; (80054f4 <_svfiprintf_r+0x1f4>)
 80054b8:	a904      	add	r1, sp, #16
 80054ba:	4638      	mov	r0, r7
 80054bc:	f3af 8000 	nop.w
 80054c0:	1c42      	adds	r2, r0, #1
 80054c2:	4606      	mov	r6, r0
 80054c4:	d1d6      	bne.n	8005474 <_svfiprintf_r+0x174>
 80054c6:	89ab      	ldrh	r3, [r5, #12]
 80054c8:	065b      	lsls	r3, r3, #25
 80054ca:	f53f af2d 	bmi.w	8005328 <_svfiprintf_r+0x28>
 80054ce:	9809      	ldr	r0, [sp, #36]	; 0x24
 80054d0:	b01d      	add	sp, #116	; 0x74
 80054d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80054d6:	ab03      	add	r3, sp, #12
 80054d8:	9300      	str	r3, [sp, #0]
 80054da:	462a      	mov	r2, r5
 80054dc:	4b05      	ldr	r3, [pc, #20]	; (80054f4 <_svfiprintf_r+0x1f4>)
 80054de:	a904      	add	r1, sp, #16
 80054e0:	4638      	mov	r0, r7
 80054e2:	f000 f879 	bl	80055d8 <_printf_i>
 80054e6:	e7eb      	b.n	80054c0 <_svfiprintf_r+0x1c0>
 80054e8:	08005940 	.word	0x08005940
 80054ec:	0800594a 	.word	0x0800594a
 80054f0:	00000000 	.word	0x00000000
 80054f4:	0800524d 	.word	0x0800524d
 80054f8:	08005946 	.word	0x08005946

080054fc <_printf_common>:
 80054fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005500:	4616      	mov	r6, r2
 8005502:	4699      	mov	r9, r3
 8005504:	688a      	ldr	r2, [r1, #8]
 8005506:	690b      	ldr	r3, [r1, #16]
 8005508:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800550c:	4293      	cmp	r3, r2
 800550e:	bfb8      	it	lt
 8005510:	4613      	movlt	r3, r2
 8005512:	6033      	str	r3, [r6, #0]
 8005514:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005518:	4607      	mov	r7, r0
 800551a:	460c      	mov	r4, r1
 800551c:	b10a      	cbz	r2, 8005522 <_printf_common+0x26>
 800551e:	3301      	adds	r3, #1
 8005520:	6033      	str	r3, [r6, #0]
 8005522:	6823      	ldr	r3, [r4, #0]
 8005524:	0699      	lsls	r1, r3, #26
 8005526:	bf42      	ittt	mi
 8005528:	6833      	ldrmi	r3, [r6, #0]
 800552a:	3302      	addmi	r3, #2
 800552c:	6033      	strmi	r3, [r6, #0]
 800552e:	6825      	ldr	r5, [r4, #0]
 8005530:	f015 0506 	ands.w	r5, r5, #6
 8005534:	d106      	bne.n	8005544 <_printf_common+0x48>
 8005536:	f104 0a19 	add.w	sl, r4, #25
 800553a:	68e3      	ldr	r3, [r4, #12]
 800553c:	6832      	ldr	r2, [r6, #0]
 800553e:	1a9b      	subs	r3, r3, r2
 8005540:	42ab      	cmp	r3, r5
 8005542:	dc26      	bgt.n	8005592 <_printf_common+0x96>
 8005544:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005548:	1e13      	subs	r3, r2, #0
 800554a:	6822      	ldr	r2, [r4, #0]
 800554c:	bf18      	it	ne
 800554e:	2301      	movne	r3, #1
 8005550:	0692      	lsls	r2, r2, #26
 8005552:	d42b      	bmi.n	80055ac <_printf_common+0xb0>
 8005554:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005558:	4649      	mov	r1, r9
 800555a:	4638      	mov	r0, r7
 800555c:	47c0      	blx	r8
 800555e:	3001      	adds	r0, #1
 8005560:	d01e      	beq.n	80055a0 <_printf_common+0xa4>
 8005562:	6823      	ldr	r3, [r4, #0]
 8005564:	6922      	ldr	r2, [r4, #16]
 8005566:	f003 0306 	and.w	r3, r3, #6
 800556a:	2b04      	cmp	r3, #4
 800556c:	bf02      	ittt	eq
 800556e:	68e5      	ldreq	r5, [r4, #12]
 8005570:	6833      	ldreq	r3, [r6, #0]
 8005572:	1aed      	subeq	r5, r5, r3
 8005574:	68a3      	ldr	r3, [r4, #8]
 8005576:	bf0c      	ite	eq
 8005578:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800557c:	2500      	movne	r5, #0
 800557e:	4293      	cmp	r3, r2
 8005580:	bfc4      	itt	gt
 8005582:	1a9b      	subgt	r3, r3, r2
 8005584:	18ed      	addgt	r5, r5, r3
 8005586:	2600      	movs	r6, #0
 8005588:	341a      	adds	r4, #26
 800558a:	42b5      	cmp	r5, r6
 800558c:	d11a      	bne.n	80055c4 <_printf_common+0xc8>
 800558e:	2000      	movs	r0, #0
 8005590:	e008      	b.n	80055a4 <_printf_common+0xa8>
 8005592:	2301      	movs	r3, #1
 8005594:	4652      	mov	r2, sl
 8005596:	4649      	mov	r1, r9
 8005598:	4638      	mov	r0, r7
 800559a:	47c0      	blx	r8
 800559c:	3001      	adds	r0, #1
 800559e:	d103      	bne.n	80055a8 <_printf_common+0xac>
 80055a0:	f04f 30ff 	mov.w	r0, #4294967295
 80055a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80055a8:	3501      	adds	r5, #1
 80055aa:	e7c6      	b.n	800553a <_printf_common+0x3e>
 80055ac:	18e1      	adds	r1, r4, r3
 80055ae:	1c5a      	adds	r2, r3, #1
 80055b0:	2030      	movs	r0, #48	; 0x30
 80055b2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80055b6:	4422      	add	r2, r4
 80055b8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80055bc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80055c0:	3302      	adds	r3, #2
 80055c2:	e7c7      	b.n	8005554 <_printf_common+0x58>
 80055c4:	2301      	movs	r3, #1
 80055c6:	4622      	mov	r2, r4
 80055c8:	4649      	mov	r1, r9
 80055ca:	4638      	mov	r0, r7
 80055cc:	47c0      	blx	r8
 80055ce:	3001      	adds	r0, #1
 80055d0:	d0e6      	beq.n	80055a0 <_printf_common+0xa4>
 80055d2:	3601      	adds	r6, #1
 80055d4:	e7d9      	b.n	800558a <_printf_common+0x8e>
	...

080055d8 <_printf_i>:
 80055d8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80055dc:	7e0f      	ldrb	r7, [r1, #24]
 80055de:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80055e0:	2f78      	cmp	r7, #120	; 0x78
 80055e2:	4691      	mov	r9, r2
 80055e4:	4680      	mov	r8, r0
 80055e6:	460c      	mov	r4, r1
 80055e8:	469a      	mov	sl, r3
 80055ea:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80055ee:	d807      	bhi.n	8005600 <_printf_i+0x28>
 80055f0:	2f62      	cmp	r7, #98	; 0x62
 80055f2:	d80a      	bhi.n	800560a <_printf_i+0x32>
 80055f4:	2f00      	cmp	r7, #0
 80055f6:	f000 80d4 	beq.w	80057a2 <_printf_i+0x1ca>
 80055fa:	2f58      	cmp	r7, #88	; 0x58
 80055fc:	f000 80c0 	beq.w	8005780 <_printf_i+0x1a8>
 8005600:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005604:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005608:	e03a      	b.n	8005680 <_printf_i+0xa8>
 800560a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800560e:	2b15      	cmp	r3, #21
 8005610:	d8f6      	bhi.n	8005600 <_printf_i+0x28>
 8005612:	a101      	add	r1, pc, #4	; (adr r1, 8005618 <_printf_i+0x40>)
 8005614:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005618:	08005671 	.word	0x08005671
 800561c:	08005685 	.word	0x08005685
 8005620:	08005601 	.word	0x08005601
 8005624:	08005601 	.word	0x08005601
 8005628:	08005601 	.word	0x08005601
 800562c:	08005601 	.word	0x08005601
 8005630:	08005685 	.word	0x08005685
 8005634:	08005601 	.word	0x08005601
 8005638:	08005601 	.word	0x08005601
 800563c:	08005601 	.word	0x08005601
 8005640:	08005601 	.word	0x08005601
 8005644:	08005789 	.word	0x08005789
 8005648:	080056b1 	.word	0x080056b1
 800564c:	08005743 	.word	0x08005743
 8005650:	08005601 	.word	0x08005601
 8005654:	08005601 	.word	0x08005601
 8005658:	080057ab 	.word	0x080057ab
 800565c:	08005601 	.word	0x08005601
 8005660:	080056b1 	.word	0x080056b1
 8005664:	08005601 	.word	0x08005601
 8005668:	08005601 	.word	0x08005601
 800566c:	0800574b 	.word	0x0800574b
 8005670:	682b      	ldr	r3, [r5, #0]
 8005672:	1d1a      	adds	r2, r3, #4
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	602a      	str	r2, [r5, #0]
 8005678:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800567c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005680:	2301      	movs	r3, #1
 8005682:	e09f      	b.n	80057c4 <_printf_i+0x1ec>
 8005684:	6820      	ldr	r0, [r4, #0]
 8005686:	682b      	ldr	r3, [r5, #0]
 8005688:	0607      	lsls	r7, r0, #24
 800568a:	f103 0104 	add.w	r1, r3, #4
 800568e:	6029      	str	r1, [r5, #0]
 8005690:	d501      	bpl.n	8005696 <_printf_i+0xbe>
 8005692:	681e      	ldr	r6, [r3, #0]
 8005694:	e003      	b.n	800569e <_printf_i+0xc6>
 8005696:	0646      	lsls	r6, r0, #25
 8005698:	d5fb      	bpl.n	8005692 <_printf_i+0xba>
 800569a:	f9b3 6000 	ldrsh.w	r6, [r3]
 800569e:	2e00      	cmp	r6, #0
 80056a0:	da03      	bge.n	80056aa <_printf_i+0xd2>
 80056a2:	232d      	movs	r3, #45	; 0x2d
 80056a4:	4276      	negs	r6, r6
 80056a6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80056aa:	485a      	ldr	r0, [pc, #360]	; (8005814 <_printf_i+0x23c>)
 80056ac:	230a      	movs	r3, #10
 80056ae:	e012      	b.n	80056d6 <_printf_i+0xfe>
 80056b0:	682b      	ldr	r3, [r5, #0]
 80056b2:	6820      	ldr	r0, [r4, #0]
 80056b4:	1d19      	adds	r1, r3, #4
 80056b6:	6029      	str	r1, [r5, #0]
 80056b8:	0605      	lsls	r5, r0, #24
 80056ba:	d501      	bpl.n	80056c0 <_printf_i+0xe8>
 80056bc:	681e      	ldr	r6, [r3, #0]
 80056be:	e002      	b.n	80056c6 <_printf_i+0xee>
 80056c0:	0641      	lsls	r1, r0, #25
 80056c2:	d5fb      	bpl.n	80056bc <_printf_i+0xe4>
 80056c4:	881e      	ldrh	r6, [r3, #0]
 80056c6:	4853      	ldr	r0, [pc, #332]	; (8005814 <_printf_i+0x23c>)
 80056c8:	2f6f      	cmp	r7, #111	; 0x6f
 80056ca:	bf0c      	ite	eq
 80056cc:	2308      	moveq	r3, #8
 80056ce:	230a      	movne	r3, #10
 80056d0:	2100      	movs	r1, #0
 80056d2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80056d6:	6865      	ldr	r5, [r4, #4]
 80056d8:	60a5      	str	r5, [r4, #8]
 80056da:	2d00      	cmp	r5, #0
 80056dc:	bfa2      	ittt	ge
 80056de:	6821      	ldrge	r1, [r4, #0]
 80056e0:	f021 0104 	bicge.w	r1, r1, #4
 80056e4:	6021      	strge	r1, [r4, #0]
 80056e6:	b90e      	cbnz	r6, 80056ec <_printf_i+0x114>
 80056e8:	2d00      	cmp	r5, #0
 80056ea:	d04b      	beq.n	8005784 <_printf_i+0x1ac>
 80056ec:	4615      	mov	r5, r2
 80056ee:	fbb6 f1f3 	udiv	r1, r6, r3
 80056f2:	fb03 6711 	mls	r7, r3, r1, r6
 80056f6:	5dc7      	ldrb	r7, [r0, r7]
 80056f8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80056fc:	4637      	mov	r7, r6
 80056fe:	42bb      	cmp	r3, r7
 8005700:	460e      	mov	r6, r1
 8005702:	d9f4      	bls.n	80056ee <_printf_i+0x116>
 8005704:	2b08      	cmp	r3, #8
 8005706:	d10b      	bne.n	8005720 <_printf_i+0x148>
 8005708:	6823      	ldr	r3, [r4, #0]
 800570a:	07de      	lsls	r6, r3, #31
 800570c:	d508      	bpl.n	8005720 <_printf_i+0x148>
 800570e:	6923      	ldr	r3, [r4, #16]
 8005710:	6861      	ldr	r1, [r4, #4]
 8005712:	4299      	cmp	r1, r3
 8005714:	bfde      	ittt	le
 8005716:	2330      	movle	r3, #48	; 0x30
 8005718:	f805 3c01 	strble.w	r3, [r5, #-1]
 800571c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005720:	1b52      	subs	r2, r2, r5
 8005722:	6122      	str	r2, [r4, #16]
 8005724:	f8cd a000 	str.w	sl, [sp]
 8005728:	464b      	mov	r3, r9
 800572a:	aa03      	add	r2, sp, #12
 800572c:	4621      	mov	r1, r4
 800572e:	4640      	mov	r0, r8
 8005730:	f7ff fee4 	bl	80054fc <_printf_common>
 8005734:	3001      	adds	r0, #1
 8005736:	d14a      	bne.n	80057ce <_printf_i+0x1f6>
 8005738:	f04f 30ff 	mov.w	r0, #4294967295
 800573c:	b004      	add	sp, #16
 800573e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005742:	6823      	ldr	r3, [r4, #0]
 8005744:	f043 0320 	orr.w	r3, r3, #32
 8005748:	6023      	str	r3, [r4, #0]
 800574a:	4833      	ldr	r0, [pc, #204]	; (8005818 <_printf_i+0x240>)
 800574c:	2778      	movs	r7, #120	; 0x78
 800574e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005752:	6823      	ldr	r3, [r4, #0]
 8005754:	6829      	ldr	r1, [r5, #0]
 8005756:	061f      	lsls	r7, r3, #24
 8005758:	f851 6b04 	ldr.w	r6, [r1], #4
 800575c:	d402      	bmi.n	8005764 <_printf_i+0x18c>
 800575e:	065f      	lsls	r7, r3, #25
 8005760:	bf48      	it	mi
 8005762:	b2b6      	uxthmi	r6, r6
 8005764:	07df      	lsls	r7, r3, #31
 8005766:	bf48      	it	mi
 8005768:	f043 0320 	orrmi.w	r3, r3, #32
 800576c:	6029      	str	r1, [r5, #0]
 800576e:	bf48      	it	mi
 8005770:	6023      	strmi	r3, [r4, #0]
 8005772:	b91e      	cbnz	r6, 800577c <_printf_i+0x1a4>
 8005774:	6823      	ldr	r3, [r4, #0]
 8005776:	f023 0320 	bic.w	r3, r3, #32
 800577a:	6023      	str	r3, [r4, #0]
 800577c:	2310      	movs	r3, #16
 800577e:	e7a7      	b.n	80056d0 <_printf_i+0xf8>
 8005780:	4824      	ldr	r0, [pc, #144]	; (8005814 <_printf_i+0x23c>)
 8005782:	e7e4      	b.n	800574e <_printf_i+0x176>
 8005784:	4615      	mov	r5, r2
 8005786:	e7bd      	b.n	8005704 <_printf_i+0x12c>
 8005788:	682b      	ldr	r3, [r5, #0]
 800578a:	6826      	ldr	r6, [r4, #0]
 800578c:	6961      	ldr	r1, [r4, #20]
 800578e:	1d18      	adds	r0, r3, #4
 8005790:	6028      	str	r0, [r5, #0]
 8005792:	0635      	lsls	r5, r6, #24
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	d501      	bpl.n	800579c <_printf_i+0x1c4>
 8005798:	6019      	str	r1, [r3, #0]
 800579a:	e002      	b.n	80057a2 <_printf_i+0x1ca>
 800579c:	0670      	lsls	r0, r6, #25
 800579e:	d5fb      	bpl.n	8005798 <_printf_i+0x1c0>
 80057a0:	8019      	strh	r1, [r3, #0]
 80057a2:	2300      	movs	r3, #0
 80057a4:	6123      	str	r3, [r4, #16]
 80057a6:	4615      	mov	r5, r2
 80057a8:	e7bc      	b.n	8005724 <_printf_i+0x14c>
 80057aa:	682b      	ldr	r3, [r5, #0]
 80057ac:	1d1a      	adds	r2, r3, #4
 80057ae:	602a      	str	r2, [r5, #0]
 80057b0:	681d      	ldr	r5, [r3, #0]
 80057b2:	6862      	ldr	r2, [r4, #4]
 80057b4:	2100      	movs	r1, #0
 80057b6:	4628      	mov	r0, r5
 80057b8:	f7fa fd0a 	bl	80001d0 <memchr>
 80057bc:	b108      	cbz	r0, 80057c2 <_printf_i+0x1ea>
 80057be:	1b40      	subs	r0, r0, r5
 80057c0:	6060      	str	r0, [r4, #4]
 80057c2:	6863      	ldr	r3, [r4, #4]
 80057c4:	6123      	str	r3, [r4, #16]
 80057c6:	2300      	movs	r3, #0
 80057c8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80057cc:	e7aa      	b.n	8005724 <_printf_i+0x14c>
 80057ce:	6923      	ldr	r3, [r4, #16]
 80057d0:	462a      	mov	r2, r5
 80057d2:	4649      	mov	r1, r9
 80057d4:	4640      	mov	r0, r8
 80057d6:	47d0      	blx	sl
 80057d8:	3001      	adds	r0, #1
 80057da:	d0ad      	beq.n	8005738 <_printf_i+0x160>
 80057dc:	6823      	ldr	r3, [r4, #0]
 80057de:	079b      	lsls	r3, r3, #30
 80057e0:	d413      	bmi.n	800580a <_printf_i+0x232>
 80057e2:	68e0      	ldr	r0, [r4, #12]
 80057e4:	9b03      	ldr	r3, [sp, #12]
 80057e6:	4298      	cmp	r0, r3
 80057e8:	bfb8      	it	lt
 80057ea:	4618      	movlt	r0, r3
 80057ec:	e7a6      	b.n	800573c <_printf_i+0x164>
 80057ee:	2301      	movs	r3, #1
 80057f0:	4632      	mov	r2, r6
 80057f2:	4649      	mov	r1, r9
 80057f4:	4640      	mov	r0, r8
 80057f6:	47d0      	blx	sl
 80057f8:	3001      	adds	r0, #1
 80057fa:	d09d      	beq.n	8005738 <_printf_i+0x160>
 80057fc:	3501      	adds	r5, #1
 80057fe:	68e3      	ldr	r3, [r4, #12]
 8005800:	9903      	ldr	r1, [sp, #12]
 8005802:	1a5b      	subs	r3, r3, r1
 8005804:	42ab      	cmp	r3, r5
 8005806:	dcf2      	bgt.n	80057ee <_printf_i+0x216>
 8005808:	e7eb      	b.n	80057e2 <_printf_i+0x20a>
 800580a:	2500      	movs	r5, #0
 800580c:	f104 0619 	add.w	r6, r4, #25
 8005810:	e7f5      	b.n	80057fe <_printf_i+0x226>
 8005812:	bf00      	nop
 8005814:	08005951 	.word	0x08005951
 8005818:	08005962 	.word	0x08005962

0800581c <memmove>:
 800581c:	4288      	cmp	r0, r1
 800581e:	b510      	push	{r4, lr}
 8005820:	eb01 0402 	add.w	r4, r1, r2
 8005824:	d902      	bls.n	800582c <memmove+0x10>
 8005826:	4284      	cmp	r4, r0
 8005828:	4623      	mov	r3, r4
 800582a:	d807      	bhi.n	800583c <memmove+0x20>
 800582c:	1e43      	subs	r3, r0, #1
 800582e:	42a1      	cmp	r1, r4
 8005830:	d008      	beq.n	8005844 <memmove+0x28>
 8005832:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005836:	f803 2f01 	strb.w	r2, [r3, #1]!
 800583a:	e7f8      	b.n	800582e <memmove+0x12>
 800583c:	4402      	add	r2, r0
 800583e:	4601      	mov	r1, r0
 8005840:	428a      	cmp	r2, r1
 8005842:	d100      	bne.n	8005846 <memmove+0x2a>
 8005844:	bd10      	pop	{r4, pc}
 8005846:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800584a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800584e:	e7f7      	b.n	8005840 <memmove+0x24>

08005850 <_sbrk_r>:
 8005850:	b538      	push	{r3, r4, r5, lr}
 8005852:	4d06      	ldr	r5, [pc, #24]	; (800586c <_sbrk_r+0x1c>)
 8005854:	2300      	movs	r3, #0
 8005856:	4604      	mov	r4, r0
 8005858:	4608      	mov	r0, r1
 800585a:	602b      	str	r3, [r5, #0]
 800585c:	f7fb fd1c 	bl	8001298 <_sbrk>
 8005860:	1c43      	adds	r3, r0, #1
 8005862:	d102      	bne.n	800586a <_sbrk_r+0x1a>
 8005864:	682b      	ldr	r3, [r5, #0]
 8005866:	b103      	cbz	r3, 800586a <_sbrk_r+0x1a>
 8005868:	6023      	str	r3, [r4, #0]
 800586a:	bd38      	pop	{r3, r4, r5, pc}
 800586c:	2000041c 	.word	0x2000041c

08005870 <memcpy>:
 8005870:	440a      	add	r2, r1
 8005872:	4291      	cmp	r1, r2
 8005874:	f100 33ff 	add.w	r3, r0, #4294967295
 8005878:	d100      	bne.n	800587c <memcpy+0xc>
 800587a:	4770      	bx	lr
 800587c:	b510      	push	{r4, lr}
 800587e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005882:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005886:	4291      	cmp	r1, r2
 8005888:	d1f9      	bne.n	800587e <memcpy+0xe>
 800588a:	bd10      	pop	{r4, pc}

0800588c <_realloc_r>:
 800588c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005890:	4680      	mov	r8, r0
 8005892:	4614      	mov	r4, r2
 8005894:	460e      	mov	r6, r1
 8005896:	b921      	cbnz	r1, 80058a2 <_realloc_r+0x16>
 8005898:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800589c:	4611      	mov	r1, r2
 800589e:	f7ff bc49 	b.w	8005134 <_malloc_r>
 80058a2:	b92a      	cbnz	r2, 80058b0 <_realloc_r+0x24>
 80058a4:	f7ff fbda 	bl	800505c <_free_r>
 80058a8:	4625      	mov	r5, r4
 80058aa:	4628      	mov	r0, r5
 80058ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80058b0:	f000 f81b 	bl	80058ea <_malloc_usable_size_r>
 80058b4:	4284      	cmp	r4, r0
 80058b6:	4607      	mov	r7, r0
 80058b8:	d802      	bhi.n	80058c0 <_realloc_r+0x34>
 80058ba:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80058be:	d812      	bhi.n	80058e6 <_realloc_r+0x5a>
 80058c0:	4621      	mov	r1, r4
 80058c2:	4640      	mov	r0, r8
 80058c4:	f7ff fc36 	bl	8005134 <_malloc_r>
 80058c8:	4605      	mov	r5, r0
 80058ca:	2800      	cmp	r0, #0
 80058cc:	d0ed      	beq.n	80058aa <_realloc_r+0x1e>
 80058ce:	42bc      	cmp	r4, r7
 80058d0:	4622      	mov	r2, r4
 80058d2:	4631      	mov	r1, r6
 80058d4:	bf28      	it	cs
 80058d6:	463a      	movcs	r2, r7
 80058d8:	f7ff ffca 	bl	8005870 <memcpy>
 80058dc:	4631      	mov	r1, r6
 80058de:	4640      	mov	r0, r8
 80058e0:	f7ff fbbc 	bl	800505c <_free_r>
 80058e4:	e7e1      	b.n	80058aa <_realloc_r+0x1e>
 80058e6:	4635      	mov	r5, r6
 80058e8:	e7df      	b.n	80058aa <_realloc_r+0x1e>

080058ea <_malloc_usable_size_r>:
 80058ea:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80058ee:	1f18      	subs	r0, r3, #4
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	bfbc      	itt	lt
 80058f4:	580b      	ldrlt	r3, [r1, r0]
 80058f6:	18c0      	addlt	r0, r0, r3
 80058f8:	4770      	bx	lr
	...

080058fc <_init>:
 80058fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80058fe:	bf00      	nop
 8005900:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005902:	bc08      	pop	{r3}
 8005904:	469e      	mov	lr, r3
 8005906:	4770      	bx	lr

08005908 <_fini>:
 8005908:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800590a:	bf00      	nop
 800590c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800590e:	bc08      	pop	{r3}
 8005910:	469e      	mov	lr, r3
 8005912:	4770      	bx	lr
