<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>CORETSE_AHB</name><vendor>Actel</vendor><library>DirectCore</library><version>2.1.105</version><fileSets><fileSet fileSetId="DESIGNER_FILESET"><file fileid="0"><name>constraints\TBI_designer.sdc</name><userFileType>SDC</userFileType></file></fileSet><fileSet fileSetId="STIMULUS_FILESET"/><fileSet fileSetId="ANY_SIMULATION_FILESET"/><fileSet fileSetId="SYNPLIFY_SYNTHESIS_FILESET"><file fileid="1"><name>constraints\TBI_synplicity.sdc</name><userFileType>SDC</userFileType></file></fileSet><fileSet fileSetId="HDL_FILESET"><file fileid="2"><name>rtl\vlog\core_obfuscated\pe_mcxmac.v</name><fileType>verilogSource</fileType></file><file fileid="3"><name>rtl\vlog\core_obfuscated\pe_mcxmac_core.v</name><fileType>verilogSource</fileType></file><file fileid="4"><name>rtl\vlog\core_obfuscated\peanx_sync.v</name><fileType>verilogSource</fileType></file><file fileid="5"><name>rtl\vlog\core_obfuscated\pecar.v</name><fileType>verilogSource</fileType></file><file fileid="6"><name>rtl\vlog\core_obfuscated\pecrc.v</name><fileType>verilogSource</fileType></file><file fileid="7"><name>rtl\vlog\core_obfuscated\pehst.v</name><fileType>verilogSource</fileType></file><file fileid="8"><name>rtl\vlog\core_obfuscated\pemstat.v</name><fileType>verilogSource</fileType></file><file fileid="9"><name>rtl\vlog\core_obfuscated\pemstat_cntrl.v</name><fileType>verilogSource</fileType></file><file fileid="10"><name>rtl\vlog\core_obfuscated\pemstat_eim.v</name><fileType>verilogSource</fileType></file><file fileid="11"><name>rtl\vlog\core_obfuscated\pemstat_ladd.v</name><fileType>verilogSource</fileType></file><file fileid="12"><name>rtl\vlog\core_obfuscated\pemstat_linc.v</name><fileType>verilogSource</fileType></file><file fileid="13"><name>rtl\vlog\core_obfuscated\pemstat_sadd.v</name><fileType>verilogSource</fileType></file><file fileid="14"><name>rtl\vlog\core_obfuscated\pemstat_sinc.v</name><fileType>verilogSource</fileType></file><file fileid="15"><name>rtl\vlog\core_obfuscated\pemstat_sinchd.v</name><fileType>verilogSource</fileType></file><file fileid="16"><name>rtl\vlog\core_obfuscated\pemstat_sincnf.v</name><fileType>verilogSource</fileType></file><file fileid="17"><name>rtl\vlog\core_obfuscated\pemstat_store.v</name><fileType>verilogSource</fileType></file><file fileid="18"><name>rtl\vlog\core_obfuscated\perex_pcs.v</name><fileType>verilogSource</fileType></file><file fileid="19"><name>rtl\vlog\core_obfuscated\perex_pma.v</name><fileType>verilogSource</fileType></file><file fileid="20"><name>rtl\vlog\core_obfuscated\perfn_top.v</name><fileType>verilogSource</fileType></file><file fileid="21"><name>rtl\vlog\core_obfuscated\permc_top.v</name><fileType>verilogSource</fileType></file><file fileid="22"><name>rtl\vlog\core_obfuscated\petbm.v</name><fileType>verilogSource</fileType></file><file fileid="23"><name>rtl\vlog\core_obfuscated\petcr.v</name><fileType>verilogSource</fileType></file><file fileid="24"><name>rtl\vlog\core_obfuscated\petex_top.v</name><fileType>verilogSource</fileType></file><file fileid="25"><name>rtl\vlog\core_obfuscated\petfn_top.v</name><fileType>verilogSource</fileType></file><file fileid="26"><name>rtl\vlog\core_obfuscated\petmc_top.v</name><fileType>verilogSource</fileType></file><file fileid="27"><name>rtl\vlog\core_obfuscated\ptp_hstinf.v</name><fileType>verilogSource</fileType></file><file fileid="28"><name>rtl\vlog\core_obfuscated\ptp_rfp.v</name><fileType>verilogSource</fileType></file><file fileid="29"><name>rtl\vlog\core_obfuscated\ptp_rtc.v</name><fileType>verilogSource</fileType></file><file fileid="30"><name>rtl\vlog\core_obfuscated\ptp_tfp.v</name><fileType>verilogSource</fileType></file><file fileid="31"><name>rtl\vlog\core_obfuscated\ptp_top.v</name><fileType>verilogSource</fileType></file><file fileid="32"><name>rtl\vlog\core_obfuscated\r10b8b.v</name><fileType>verilogSource</fileType></file><file fileid="33"><name>rtl\vlog\core_obfuscated\rx4096x36.v</name><fileType>verilogSource</fileType></file><file fileid="34"><name>rtl\vlog\core_obfuscated\si_sal.v</name><fileType>verilogSource</fileType></file><file fileid="35"><name>rtl\vlog\core_obfuscated\sib_fifo_mem2p.v</name><fileType>verilogSource</fileType></file><file fileid="36"><name>rtl\vlog\core_obfuscated\sib_fifo_top.v</name><fileType>verilogSource</fileType></file><file fileid="37"><name>rtl\vlog\core_obfuscated\sib_sync_2flp.v</name><fileType>verilogSource</fileType></file><file fileid="38"><name>rtl\vlog\core_obfuscated\sib_sync_pulse.v</name><fileType>verilogSource</fileType></file><file fileid="39"><name>rtl\vlog\core_obfuscated\slave.v</name><fileType>verilogSource</fileType></file><file fileid="40"><name>rtl\vlog\core_obfuscated\t8b10b.v</name><fileType>verilogSource</fileType></file><file fileid="41"><name>rtl\vlog\core_obfuscated\tsm_sysreg.v</name><fileType>verilogSource</fileType></file><file fileid="42"><name>rtl\vlog\core_obfuscated\tsmac_top.v</name><fileType>verilogSource</fileType></file><file fileid="43"><name>rtl\vlog\core_obfuscated\tx2048x40.v</name><fileType>verilogSource</fileType></file><file fileid="44"><name>rtl\vlog\core_obfuscated\amcxfif.v</name><fileType>verilogSource</fileType></file><file fileid="45"><name>rtl\vlog\core_obfuscated\amcxfif_clkrst.v</name><fileType>verilogSource</fileType></file><file fileid="46"><name>rtl\vlog\core_obfuscated\amcxfif_hst.v</name><fileType>verilogSource</fileType></file><file fileid="47"><name>rtl\vlog\core_obfuscated\amcxrfif_fab.v</name><fileType>verilogSource</fileType></file><file fileid="48"><name>rtl\vlog\core_obfuscated\amcxrfif_sys.v</name><fileType>verilogSource</fileType></file><file fileid="49"><name>rtl\vlog\core_obfuscated\amcxtfif_fab.v</name><fileType>verilogSource</fileType></file><file fileid="50"><name>rtl\vlog\core_obfuscated\amcxtfif_sys.v</name><fileType>verilogSource</fileType></file><file fileid="51"><name>rtl\vlog\core_obfuscated\amcxtfif_wtm.v</name><fileType>verilogSource</fileType></file><file fileid="52"><name>rtl\vlog\core_obfuscated\arfque.v</name><fileType>verilogSource</fileType></file><file fileid="53"><name>rtl\vlog\core_obfuscated\CoreTSE_top.v</name><fileType>verilogSource</fileType></file><file fileid="54"><name>rtl\vlog\core_obfuscated\decoder.v</name><fileType>verilogSource</fileType></file><file fileid="55"><name>rtl\vlog\core_obfuscated\dma_dual.v</name><fileType>verilogSource</fileType></file><file fileid="56"><name>rtl\vlog\core_obfuscated\dmarx.v</name><fileType>verilogSource</fileType></file><file fileid="57"><name>rtl\vlog\core_obfuscated\dmatx.v</name><fileType>verilogSource</fileType></file><file fileid="58"><name>rtl\vlog\core_obfuscated\include.v</name><userFileType>Verilog</userFileType><vendorExtensions><isIncludeFile/></vendorExtensions></file><file fileid="59"><name>rtl\vlog\core_obfuscated\mahbe_dual.v</name><fileType>verilogSource</fileType></file><file fileid="60"><name>rtl\vlog\core_obfuscated\mmcxwol.v</name><fileType>verilogSource</fileType></file><file fileid="61"><name>rtl\vlog\core_obfuscated\msgmii_clkrst.v</name><fileType>verilogSource</fileType></file><file fileid="62"><name>rtl\vlog\core_obfuscated\msgmii_cnvrxi.v</name><fileType>verilogSource</fileType></file><file fileid="63"><name>rtl\vlog\core_obfuscated\msgmii_cnvrxo.v</name><fileType>verilogSource</fileType></file><file fileid="64"><name>rtl\vlog\core_obfuscated\msgmii_cnvtxi.v</name><fileType>verilogSource</fileType></file><file fileid="65"><name>rtl\vlog\core_obfuscated\msgmii_cnvtxo.v</name><fileType>verilogSource</fileType></file><file fileid="66"><name>rtl\vlog\core_obfuscated\msgmii_core.v</name><fileType>verilogSource</fileType></file><file fileid="67"><name>rtl\vlog\core_obfuscated\msgmii_peanx_top.v</name><fileType>verilogSource</fileType></file><file fileid="68"><name>rtl\vlog\core_obfuscated\msgmii_tbi.v</name><fileType>verilogSource</fileType></file><file fileid="69"><name>rtl\vlog\core_obfuscated\pemgt.v</name><userFileType>Verilog</userFileType></file></fileSet></fileSets><hwModel><views><view><fileSetRef>DESIGNER_FILESET</fileSetRef><name>DESIGNER</name></view><view><fileSetRef>STIMULUS_FILESET</fileSetRef><fileSetRef>ANY_SIMULATION_FILESET</fileSetRef><name>SIMULATION</name></view><view><fileSetRef>SYNPLIFY_SYNTHESIS_FILESET</fileSetRef><name>SYNTHESIS</name></view><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel></Component>