// Seed: 1263006225
module module_0 (
    input  wire  id_0,
    input  tri1  id_1
    , id_5,
    output uwire id_2,
    input  tri1  id_3
);
  wire id_6;
  assign module_1.id_0 = 0;
endmodule
module module_1 #(
    parameter id_9 = 32'd96
) (
    output tri1 id_0,
    input supply0 id_1,
    input wire id_2,
    input tri1 id_3,
    output wire id_4,
    output wand id_5,
    input tri1 id_6,
    input wor id_7,
    input tri0 id_8,
    output supply0 _id_9
);
  logic [id_9 : 1] id_11;
  module_0 modCall_1 (
      id_6,
      id_7,
      id_4,
      id_8
  );
endmodule
