WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2500046 heartbeat IPC: 3.99993 cumulative IPC: 3.99993 (Simulation time: 0 hr 0 min 40 sec) 
Warmup finished CPU 0 instructions: 10000000 cycles: 2500047 cumulative IPC: 3.99993 (Simulation time: 0 hr 0 min 40 sec) 

Warmup complete CPU 0 instructions: 10000000 cycles: 2500047 (Simulation time: 0 hr 0 min 40 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 31519528 heartbeat IPC: 0.344597 cumulative IPC: 0.344597 (Simulation time: 0 hr 4 min 59 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 60337827 heartbeat IPC: 0.347002 cumulative IPC: 0.345795 (Simulation time: 0 hr 9 min 16 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 90080468 heartbeat IPC: 0.336218 cumulative IPC: 0.342543 (Simulation time: 0 hr 13 min 3 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 119045238 heartbeat IPC: 0.345247 cumulative IPC: 0.343215 (Simulation time: 0 hr 16 min 34 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 148124327 heartbeat IPC: 0.34389 cumulative IPC: 0.34335 (Simulation time: 0 hr 19 min 38 sec) 
Simulation finished CPU 0 instructions: 50000003 cycles: 145624281 cumulative IPC: 0.34335 (Simulation time: 0 hr 19 min 38 sec) 

Simulation complete CPU 0 instructions: 50000003 cycles: 145624281 (Simulation time: 0 hr 19 min 38 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/trigger/benchs/605.mcf_s-1536B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.34335 instructions: 50000003 cycles: 145624281
CPU 0 Branch Prediction Accuracy: 99.9696% MPKI: 0.04748 Average ROB Occupancy at Mispredict: 266.51
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.04748
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL       ACCESS:    4673138  HIT:    2540650  MISS:    2132488
LLC LOAD         ACCESS:    2290982  HIT:    1018224  MISS:    1272758
LLC RFO          ACCESS:     138641  HIT:     138633  MISS:          8
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:    1108669  HIT:    1108648  MISS:         21
LLC TRANSLATION  ACCESS:    1134846  HIT:     275145  MISS:     859701
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 488.848 cycles
cpu0_DTLB TOTAL       ACCESS:   12391674  HIT:    8647314  MISS:    3744360
cpu0_DTLB LOAD         ACCESS:   12391674  HIT:    8647314  MISS:    3744360
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 128.684 cycles
cpu0_ITLB TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:   13525826  HIT:    7979845  MISS:    5545981
cpu0_L1D LOAD         ACCESS:   10000721  HIT:    5752154  MISS:    4248567
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    2217999  HIT:    2069403  MISS:     148596
cpu0_L1D TRANSLATION  ACCESS:    1307106  HIT:     158288  MISS:    1148818
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 208.594 cycles
cpu0_L1I TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL       ACCESS:    4785911  HIT:     691692  MISS:    4094219
cpu0_L2C LOAD         ACCESS:    2390894  HIT:      99912  MISS:    2290982
cpu0_L2C RFO          ACCESS:     144744  HIT:       6103  MISS:     138641
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:    1114784  HIT:     585034  MISS:     529750
cpu0_L2C TRANSLATION  ACCESS:    1135489  HIT:        643  MISS:    1134846
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 272.59 cycles
cpu0_STLB TOTAL       ACCESS:    1312781  HIT:     191362  MISS:    1121419
cpu0_STLB LOAD         ACCESS:    1312781  HIT:     191362  MISS:    1121419
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 419.302 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:     100746
  ROW_BUFFER_MISS:    2031716
 AVG DBUS CONGESTED CYCLE:    3.98046
 WQ ROW_BUFFER_HIT:       5641
  ROW_BUFFER_MISS:    1102834  FULL:          0

