
---------- Begin Simulation Statistics ----------
final_tick                                  112824500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 316405                       # Simulator instruction rate (inst/s)
host_mem_usage                                 692340                       # Number of bytes of host memory used
host_op_rate                                   349069                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.32                       # Real time elapsed on the host
host_tick_rate                              356829684                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      100000                       # Number of instructions simulated
sim_ops                                        110365                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000113                       # Number of seconds simulated
sim_ticks                                   112824500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             64.366667                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                    7724                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                12000                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 10                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               705                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             15962                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                261                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             485                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              224                       # Number of indirect misses.
system.cpu.branchPred.lookups                   20617                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    1358                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           90                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      100000                       # Number of instructions committed
system.cpu.committedOps                        110365                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.256490                       # CPI: cycles per instruction
system.cpu.discardedOps                          2249                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions              50862                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             21655                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            12012                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                           99631                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.443166                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                           225649                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                   69209     62.71%     62.71% # Class of committed instruction
system.cpu.op_class_0::IntMult                    299      0.27%     62.98% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.98% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     62.98% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.98% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.98% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.98% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.98% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     62.98% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.98% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.98% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.98% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.98% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.98% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.98% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.98% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.98% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.98% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.98% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.98% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.98% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.98% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.98% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.98% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.98% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.98% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.98% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.98% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.98% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.98% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.98% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.98% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.98% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.98% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.98% # Class of committed instruction
system.cpu.op_class_0::MemRead                  24049     21.79%     84.77% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 16808     15.23%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   110365                       # Class of committed instruction
system.cpu.tickCycles                          126018                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    23                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           783                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           14                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          597                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         1839                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    112824500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                560                       # Transaction distribution
system.membus.trans_dist::ReadExReq               223                       # Transaction distribution
system.membus.trans_dist::ReadExResp              223                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           560                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1566                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1566                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        50112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   50112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               783                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     783    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 783                       # Request fanout histogram
system.membus.respLayer1.occupancy            4165750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy              923500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED    112824500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1037                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty            3                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          563                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              13                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              223                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             223                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           935                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          102                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2433                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          666                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  3099                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        95872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        20992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 116864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             1260                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.025397                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.157390                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   1228     97.46%     97.46% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     32      2.54%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               1260                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            1485500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            490494                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1402500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED    112824500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  455                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   16                       # number of demand (read+write) hits
system.l2.demand_hits::total                      471                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 455                       # number of overall hits
system.l2.overall_hits::.cpu.data                  16                       # number of overall hits
system.l2.overall_hits::total                     471                       # number of overall hits
system.l2.demand_misses::.cpu.inst                480                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                309                       # number of demand (read+write) misses
system.l2.demand_misses::total                    789                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               480                       # number of overall misses
system.l2.overall_misses::.cpu.data               309                       # number of overall misses
system.l2.overall_misses::total                   789                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     36912500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     23808500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         60721000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     36912500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     23808500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        60721000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              935                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              325                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1260                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             935                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             325                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1260                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.513369                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.950769                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.626190                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.513369                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.950769                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.626190                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76901.041667                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 77050.161812                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76959.442332                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76901.041667                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 77050.161812                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76959.442332                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           480                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           303                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               783                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          480                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          303                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              783                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     32112500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     20373500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     52486000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     32112500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     20373500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     52486000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.513369                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.932308                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.621429                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.513369                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.932308                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.621429                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66901.041667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 67239.273927                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67031.928480                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66901.041667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 67239.273927                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67031.928480                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks            3                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total                3                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks            3                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total            3                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          554                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              554                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          554                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          554                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data             223                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 223                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     16870500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      16870500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           223                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               223                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 75652.466368                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75652.466368                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          223                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            223                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     14640500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     14640500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 65652.466368                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65652.466368                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            455                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                455                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          480                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              480                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     36912500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     36912500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          935                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            935                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.513369                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.513369                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76901.041667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76901.041667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          480                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          480                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     32112500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     32112500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.513369                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.513369                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66901.041667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66901.041667                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            16                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                16                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           86                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              86                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      6938000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      6938000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          102                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           102                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.843137                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.843137                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80674.418605                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80674.418605                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data           80                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           80                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      5733000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      5733000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.784314                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.784314                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71662.500000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71662.500000                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED    112824500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   534.717431                       # Cycle average of tags in use
system.l2.tags.total_refs                        1819                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       783                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.323116                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       373.718369                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       160.999062                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.011405                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.004913                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.016318                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           783                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          565                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          191                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.023895                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     15383                       # Number of tag accesses
system.l2.tags.data_accesses                    15383                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    112824500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          30720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          19392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              50112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        30720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         30720                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             480                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             303                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 783                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         272281286                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         171877562                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             444158848                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    272281286                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        272281286                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        272281286                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        171877562                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            444158848                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       480.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       303.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000575500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1582                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         783                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       783                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                72                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                43                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                71                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                69                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                54                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                57                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                84                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                49                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                29                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               53                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               28                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               63                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      5676250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    3915000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                20357500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7249.36                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25999.36                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      607                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.52                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   783                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     698                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      79                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          172                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    287.627907                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   202.656071                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   248.546184                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           42     24.42%     24.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           50     29.07%     53.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           38     22.09%     75.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           11      6.40%     81.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           13      7.56%     89.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            5      2.91%     92.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            3      1.74%     94.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            4      2.33%     96.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            6      3.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          172                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  50112                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   50112                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       444.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    444.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.47                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.47                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     112327500                       # Total gap between requests
system.mem_ctrls.avgGap                     143457.85                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        30720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        19392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 272281286.422718465328                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 171877562.054341048002                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          480                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          303                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     12453500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      7904000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25944.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     26085.81                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    77.52                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               342720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               174570                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             1620780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     8604960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         46390020                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy          4259520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           61392570                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        544.142185                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     10687250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      3640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     98497250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               913920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               478170                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             3969840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     8604960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         50537340                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy           767040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           65271270                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        578.520357                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE      1581500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      3640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    107603000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON       112824500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    112824500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        26973                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            26973                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        26973                       # number of overall hits
system.cpu.icache.overall_hits::total           26973                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          935                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            935                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          935                       # number of overall misses
system.cpu.icache.overall_misses::total           935                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     44040000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     44040000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     44040000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     44040000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        27908                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        27908                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        27908                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        27908                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.033503                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.033503                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.033503                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.033503                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 47101.604278                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 47101.604278                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 47101.604278                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 47101.604278                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          563                       # number of writebacks
system.cpu.icache.writebacks::total               563                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          935                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          935                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          935                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          935                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     43105000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     43105000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     43105000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     43105000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.033503                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.033503                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.033503                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.033503                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 46101.604278                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 46101.604278                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 46101.604278                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 46101.604278                       # average overall mshr miss latency
system.cpu.icache.replacements                    563                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        26973                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           26973                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          935                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           935                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     44040000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     44040000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        27908                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        27908                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.033503                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.033503                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 47101.604278                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 47101.604278                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          935                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          935                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     43105000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     43105000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.033503                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.033503                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 46101.604278                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 46101.604278                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    112824500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           301.037470                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               27908                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               935                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             29.848128                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   301.037470                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.587964                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.587964                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          372                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          289                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           77                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.726562                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             56751                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            56751                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    112824500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    112824500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    112824500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        39180                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            39180                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        39207                       # number of overall hits
system.cpu.dcache.overall_hits::total           39207                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          495                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            495                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          508                       # number of overall misses
system.cpu.dcache.overall_misses::total           508                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     35544500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     35544500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     35544500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     35544500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        39675                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        39675                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        39715                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        39715                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.012476                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012476                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.012791                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012791                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 71807.070707                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 71807.070707                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 69969.488189                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 69969.488189                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            3                       # number of writebacks
system.cpu.dcache.writebacks::total                 3                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          182                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          182                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          182                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          182                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          313                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          313                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          323                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          323                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     23438000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     23438000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     24322500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     24322500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007889                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007889                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.008133                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.008133                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74881.789137                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74881.789137                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75301.857585                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75301.857585                       # average overall mshr miss latency
system.cpu.dcache.replacements                     16                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        23693                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           23693                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           97                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            97                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      6904500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      6904500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        23790                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        23790                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004077                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004077                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 71180.412371                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 71180.412371                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           90                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           90                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      6231500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      6231500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003783                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003783                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 69238.888889                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 69238.888889                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        15487                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          15487                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          398                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          398                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     28640000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     28640000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        15885                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        15885                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.025055                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.025055                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71959.798995                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71959.798995                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          175                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          175                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          223                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          223                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     17206500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     17206500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.014038                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014038                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 77159.192825                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77159.192825                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           27                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            27                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           13                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           13                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           40                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           40                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.325000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.325000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           10                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           10                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       884500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       884500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.250000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        88450                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        88450                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          139                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          139                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       164000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       164000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          141                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          141                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.014184                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.014184                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        82000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        82000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       162000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       162000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.014184                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.014184                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        81000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        81000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          141                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          141                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          141                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          141                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    112824500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           172.502609                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               39812                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               325                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            122.498462                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   172.502609                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.168460                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.168460                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          309                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          231                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           51                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.301758                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             80319                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            80319                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    112824500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    112824500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
