# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../LAB10.srcs/sources_1/imports/sim_1/AddSubUnitBit_4.vhd" \
"../../../../LAB10.srcs/sources_1/new/AdderBit_3.vhd" \
"../../../../LAB10.srcs/sources_1/imports/new/Decoder_2_to_4.vhd" \
"../../../../LAB10.srcs/sources_1/imports/new/Decoder_3_to_8.vhd" \
"../../../../LAB10.srcs/sources_1/imports/new/FA.vhd" \
"../../../../LAB10.srcs/sources_1/imports/new/HA.vhd" \
"../../../../LAB10.srcs/sources_1/imports/new/Instruction_Decoder.vhd" \
"../../../../LAB10.srcs/sources_1/imports/new/LUT_16_7.vhd" \
"../../../../LAB10.srcs/sources_1/new/Mux_2_to_1_3bit.vhd" \
"../../../../LAB10.srcs/sources_1/new/Mux_2way_4bit.vhd" \
"../../../../LAB10.srcs/sources_1/imports/new/Mux_8way_4bit.vhd" \
"../../../../LAB10.srcs/sources_1/new/Processor.vhd" \
"../../../../LAB10.srcs/sources_1/imports/new/Program_counter.vhd" \
"../../../../LAB10.srcs/sources_1/new/Program_counter.vhd" \
"../../../../LAB10.srcs/sources_1/new/R7_7_seg.vhd" \
"../../../../LAB10.srcs/sources_1/imports/new/Reg.vhd" \
"../../../../LAB10.srcs/sources_1/imports/new/Register_bank.vhd" \
"../../../../LAB10.srcs/sources_1/imports/new/Slow_Clk.vhd" \
"../../../../LAB10.srcs/sources_1/new/quad_tri_state_buffer.vhd" \
"../../../../LAB10.srcs/TB_Processor/new/TB_Processor.vhd" \

# Do not sort compile order
nosort
