#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu May  5 16:32:19 2022
# Process ID: 3292
# Current directory: C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5888 C:\Users\smn90\Desktop\Ultrasonic\v1.1\Vivado\Ultrasonicv2.0\Ultrasonicv2.0.xpr
# Log file: C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/vivado.log
# Journal file: C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 710.445 ; gain = 82.215
update_compile_order -fileset sources_1
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203367162A
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1903.508 ; gain = 1121.188
set_property PROGRAM.FILE {C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.runs/impl_1/top_ultrasonic.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.runs/impl_1/top_ultrasonic.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg400-3
Top: top_ultrasonic
INFO: [Device 21-403] Loading part xc7z020clg400-3
WARNING: [Synth 8-2292] literal value truncated to fit in 18 bits [C:/Users/smn90/Desktop/Ultrasonic/v1.1/RTL/display.v:14]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2361.926 ; gain = 179.828
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_ultrasonic' [C:/Users/smn90/Desktop/Ultrasonic/v1.1/RTL/top_wave.v:1]
INFO: [Synth 8-6157] synthesizing module 'measurement' [C:/Users/smn90/Desktop/Ultrasonic/v1.1/RTL/measurement.v:1]
INFO: [Synth 8-6155] done synthesizing module 'measurement' (1#1) [C:/Users/smn90/Desktop/Ultrasonic/v1.1/RTL/measurement.v:1]
INFO: [Synth 8-6157] synthesizing module 'display' [C:/Users/smn90/Desktop/Ultrasonic/v1.1/RTL/display.v:1]
	Parameter AB bound to: 18'b001001001111100000 
INFO: [Synth 8-6155] done synthesizing module 'display' (2#1) [C:/Users/smn90/Desktop/Ultrasonic/v1.1/RTL/display.v:1]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/.Xil/Vivado-3292-Mongoose_Razer/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (3#1) [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/.Xil/Vivado-3292-Mongoose_Razer/realtime/clk_wiz_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'clock' of module 'clk_wiz_0' has 4 connections declared, but only 2 given [C:/Users/smn90/Desktop/Ultrasonic/v1.1/RTL/top_wave.v:35]
INFO: [Synth 8-6155] done synthesizing module 'top_ultrasonic' (4#1) [C:/Users/smn90/Desktop/Ultrasonic/v1.1/RTL/top_wave.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2396.004 ; gain = 213.906
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2413.938 ; gain = 231.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2413.938 ; gain = 231.840
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clock'
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clock/inst'
Finished Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clock/inst'
Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clock/inst'
Finished Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clock/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_ultrasonic_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_ultrasonic_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc]
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:1]
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:4]
WARNING: [Vivado 12-584] No ports matched 'Y[6]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'Y[5]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:6]
WARNING: [Vivado 12-584] No ports matched 'Y[4]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'Y[3]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'Y[2]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'Y[1]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'Y[0]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:11]
WARNING: [Vivado 12-584] No ports matched 's_rst_n'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'Y[0]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'Y[1]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'Y[2]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'Y[3]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'Y[4]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'Y[5]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'Y[6]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:31]
WARNING: [Vivado 12-584] No ports matched 's_rst_n'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:32]
Finished Parsing XDC File [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_ultrasonic_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2535.250 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2577.953 ; gain = 395.855
18 Infos, 27 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 2577.953 ; gain = 638.762
close_design
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.runs/synth_1

launch_runs synth_1 -jobs 12
[Thu May  5 16:39:06 2022] Launched synth_1...
Run output will be captured here: C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu May  5 16:43:04 2022] Launched impl_1...
Run output will be captured here: C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.runs/impl_1/top_ultrasonic.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_2
Design is defaulting to synth run part: xc7z020clg400-3
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clock'
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clock/inst'
Finished Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clock/inst'
Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clock/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3061.094 ; gain = 482.398
Finished Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clock/inst'
Parsing XDC File [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc]
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Y[6]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Y[5]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Y[4]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Y[3]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Y[2]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Y[1]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Y[0]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 's_rst_n'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Y[0]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Y[1]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Y[2]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Y[3]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Y[4]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Y[5]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Y[6]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 's_rst_n'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3061.094 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3061.094 ; gain = 482.398
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg400-3
Top: top_ultrasonic
WARNING: [Synth 8-2292] literal value truncated to fit in 18 bits [C:/Users/smn90/Desktop/Ultrasonic/v1.1/RTL/display.v:14]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3084.602 ; gain = 23.508
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_ultrasonic' [C:/Users/smn90/Desktop/Ultrasonic/v1.1/RTL/top_wave.v:1]
INFO: [Synth 8-6157] synthesizing module 'measurement' [C:/Users/smn90/Desktop/Ultrasonic/v1.1/RTL/measurement.v:1]
INFO: [Synth 8-6155] done synthesizing module 'measurement' (1#1) [C:/Users/smn90/Desktop/Ultrasonic/v1.1/RTL/measurement.v:1]
INFO: [Synth 8-6157] synthesizing module 'display' [C:/Users/smn90/Desktop/Ultrasonic/v1.1/RTL/display.v:1]
	Parameter AB bound to: 18'b001001001111100000 
INFO: [Synth 8-6155] done synthesizing module 'display' (2#1) [C:/Users/smn90/Desktop/Ultrasonic/v1.1/RTL/display.v:1]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/.Xil/Vivado-3292-Mongoose_Razer/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (3#1) [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/.Xil/Vivado-3292-Mongoose_Razer/realtime/clk_wiz_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'clock' of module 'clk_wiz_0' has 4 connections declared, but only 2 given [C:/Users/smn90/Desktop/Ultrasonic/v1.1/RTL/top_wave.v:35]
INFO: [Synth 8-6155] done synthesizing module 'top_ultrasonic' (4#1) [C:/Users/smn90/Desktop/Ultrasonic/v1.1/RTL/top_wave.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3114.086 ; gain = 52.992
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3136.977 ; gain = 75.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3136.977 ; gain = 75.883
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clock'
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clock/inst'
Finished Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clock/inst'
Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clock/inst'
Finished Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clock/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_ultrasonic_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_ultrasonic_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc]
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:1]
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:4]
WARNING: [Vivado 12-584] No ports matched 'Y[6]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'Y[5]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:6]
WARNING: [Vivado 12-584] No ports matched 'Y[4]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'Y[3]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'Y[2]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'Y[1]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'Y[0]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:11]
WARNING: [Vivado 12-584] No ports matched 's_rst_n'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'Y[0]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'Y[1]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'Y[2]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'Y[3]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'Y[4]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'Y[5]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'Y[6]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:31]
WARNING: [Vivado 12-584] No ports matched 's_rst_n'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:32]
Finished Parsing XDC File [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_ultrasonic_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3258.266 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3258.266 ; gain = 197.172
17 Infos, 27 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3258.266 ; gain = 197.172
current_design synth_1
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sel_bit[0]'; it is not accessible from the fabric routing.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sel_bit[2]'; it is not accessible from the fabric routing.
current_design rtl_1
current_design synth_1
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sel_bit[0]'; it is not accessible from the fabric routing.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sel_bit[2]'; it is not accessible from the fabric routing.
set_property mark_debug true [get_nets [list {measurement_sys1/cnt_17M[2]} {measurement_sys1/cnt_17M[3]} {measurement_sys1/cnt_17M[6]} {measurement_sys1/cnt_17M[8]} {measurement_sys1/cnt_17M[10]} {measurement_sys1/cnt_17M[0]} {measurement_sys1/cnt_17M[1]} {measurement_sys1/cnt_17M[4]} {measurement_sys1/cnt_17M[5]} {measurement_sys1/cnt_17M[7]} {measurement_sys1/cnt_17M[9]} {measurement_sys1/cnt_17M[11]}]]
set_property mark_debug false [get_nets [list {measurement_sys1/cnt_17M[2]} {measurement_sys1/cnt_17M[3]} {measurement_sys1/cnt_17M[6]} {measurement_sys1/cnt_17M[8]} {measurement_sys1/cnt_17M[10]} {measurement_sys1/cnt_17M[0]} {measurement_sys1/cnt_17M[1]} {measurement_sys1/cnt_17M[4]} {measurement_sys1/cnt_17M[5]} {measurement_sys1/cnt_17M[7]} {measurement_sys1/cnt_17M[9]} {measurement_sys1/cnt_17M[11]}]]
current_design rtl_1
current_design synth_1
set_property mark_debug true [get_nets [list {measurement_sys1/cnt_17M[2]} {measurement_sys1/cnt_17M[3]} {measurement_sys1/cnt_17M[6]} {measurement_sys1/cnt_17M[8]} {measurement_sys1/cnt_17M[10]} {measurement_sys1/cnt_17M[0]} {measurement_sys1/cnt_17M[1]} {measurement_sys1/cnt_17M[4]} {measurement_sys1/cnt_17M[5]} {measurement_sys1/cnt_17M[7]} {measurement_sys1/cnt_17M[9]} {measurement_sys1/cnt_17M[11]}]]
set_property mark_debug false [get_nets [list {measurement_sys1/cnt_17M[2]} {measurement_sys1/cnt_17M[3]} {measurement_sys1/cnt_17M[6]} {measurement_sys1/cnt_17M[8]} {measurement_sys1/cnt_17M[10]} {measurement_sys1/cnt_17M[0]} {measurement_sys1/cnt_17M[1]} {measurement_sys1/cnt_17M[4]} {measurement_sys1/cnt_17M[5]} {measurement_sys1/cnt_17M[7]} {measurement_sys1/cnt_17M[9]} {measurement_sys1/cnt_17M[11]}]]
set_property mark_debug true [get_nets [list measurement_sys1/clk_17M]]
set_property mark_debug false [get_nets [list measurement_sys1/clk_17M]]
set_property mark_debug true [get_nets [list measurement_sys1/cnt_17M_en]]
set_property mark_debug true [get_nets [list measurement_sys1/clk_17M]]
set_property mark_debug true [get_nets [list measurement_sys1/data]]
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'trig'; it is not accessible from the fabric routing.
set_property mark_debug true [get_nets [list trig_OBUF]]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list clock/inst/clk_out1 ]]
set_property port_width 1 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list measurement_sys1/clk_17M ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list measurement_sys1/cnt_17M_en ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list measurement_sys1/data ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list trig_OBUF ]]
save_constraints
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.runs/synth_1

launch_runs synth_1 -jobs 12
[Thu May  5 17:25:35 2022] Launched synth_1...
Run output will be captured here: C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.runs/synth_1/runme.log
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clock'
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clock/inst'
Finished Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clock/inst'
Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clock/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clock/inst'
Parsing XDC File [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc]
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Y[6]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Y[5]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Y[4]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Y[3]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Y[2]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Y[1]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Y[0]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 's_rst_n'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Y[0]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Y[1]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Y[2]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Y[3]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Y[4]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Y[5]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Y[6]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 's_rst_n'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
launch_runs impl_1 -to_step write_bitstream -jobs 12
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3444.562 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 3444.562 ; gain = 0.000
[Thu May  5 17:26:31 2022] Launched impl_1...
Run output will be captured here: C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.runs/impl_1/runme.log
save_constraints_as constrs_3
set_property constrset constrs_3 [get_runs synth_1]
set_property constrset constrs_3 [get_runs impl_1]
export_ip_user_files -of_objects  [get_files C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_3/new/nnn.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_3 C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_3/new/nnn.xdc
file delete -force C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_3/new/nnn.xdc
export_ip_user_files -of_objects  [get_files C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_2 C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc
file delete -force C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc
set_property constrset constrs_1 [get_runs synth_1]
set_property constrset constrs_1 [get_runs impl_1]
close [ open C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_1/new/v1.0 w ]
add_files -fileset constrs_1 C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_1/new/v1.0
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clock/inst'
Finished Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clock/inst'
Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clock/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clock/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3454.742 ; gain = 10.180
export_ip_user_files -of_objects  [get_files C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_1/new/v1.0] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_1/new/v1.0
file delete -force C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_1/new/v1.0
delete_fileset [ get_filesets constrs_2 ]
file delete -force C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2
delete_fileset [ get_filesets constrs_3 ]
file delete -force C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_3
close [ open C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_1/new/v1.0 w ]
add_files -fileset constrs_1 C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_1/new/v1.0
launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.sim/sim_1/synth/timing/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-3
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clock'
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clock/inst'
Finished Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clock/inst'
Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clock/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clock/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3454.742 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Vivado 12-5357] 'setup' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
set_property file_type XDC [get_files  C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_1/new/v1.0]
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clock/inst'
Finished Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clock/inst'
Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clock/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clock/inst'
Parsing XDC File [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_1/new/v1.0]
Finished Parsing XDC File [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_1/new/v1.0]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clock/inst'
Finished Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clock/inst'
Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clock/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clock/inst'
Parsing XDC File [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_1/new/v1.0]
WARNING: [Vivado 12-584] No ports matched 's_rst_n'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_1/new/v1.0:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_1/new/v1.0:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 's_rst_n'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_1/new/v1.0:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_1/new/v1.0:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_1/new/v1.0]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clock/inst'
Finished Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clock/inst'
Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clock/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clock/inst'
Parsing XDC File [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_1/new/v1.0]
Finished Parsing XDC File [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_1/new/v1.0]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu May  5 17:45:22 2022] Launched synth_1...
Run output will be captured here: C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.runs/synth_1/runme.log
[Thu May  5 17:45:22 2022] Launched impl_1...
Run output will be captured here: C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.runs/impl_1/runme.log
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clock'
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clock/inst'
Finished Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clock/inst'
Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clock/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clock/inst'
Parsing XDC File [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_1/new/v1.0]
Finished Parsing XDC File [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_1/new/v1.0]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.runs/impl_1/top_ultrasonic.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property mark_debug true [get_nets [list measurement_sys1/clk_17k]]
set_property mark_debug true [get_nets [list measurement_sys1/data]]
set_property mark_debug true [get_nets [list measurement_sys1/trig_OBUF]]
set_property mark_debug true [get_nets [list measurement_sys1/cnt_17k_en]]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.runs/impl_1/top_ultrasonic.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property target_constrs_file C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_1/new/v1.0 [current_fileset -constrset]
ERROR: [Vivado 12-3110] The specified target file is not a supported constraint type.
set_property target_constrs_file C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_1/new/v1.0 [current_fileset -constrset]
ERROR: [Vivado 12-3110] The specified target file is not a supported constraint type.
set_property target_constrs_file C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_1/new/v1.0 [current_fileset -constrset]
ERROR: [Vivado 12-3110] The specified target file is not a supported constraint type.
update_files -from_files C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_1/new/v1.0.xdc -to_files C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_1/new/v1.0 -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_1/new/v1.0' with file 'C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_1/new/v1.0.xdc'.
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clock/inst'
Finished Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clock/inst'
Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clock/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clock/inst'
Parsing XDC File [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_1/new/v1.0.xdc]
Finished Parsing XDC File [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_1/new/v1.0.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu May  5 18:06:27 2022] Launched synth_1...
Run output will be captured here: C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.runs/synth_1/runme.log
[Thu May  5 18:06:27 2022] Launched impl_1...
Run output will be captured here: C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.runs/impl_1/runme.log
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clock'
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clock/inst'
Finished Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clock/inst'
Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clock/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clock/inst'
Parsing XDC File [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_1/new/v1.0.xdc]
Finished Parsing XDC File [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_1/new/v1.0.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.runs/impl_1/top_ultrasonic.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Thu May  5 18:12:40 2022...
