/*
 * ----------------------------------------------------------------------------
 *  Project:  OpenHBMC
 *  Filename: hbmc_ufifo.v
 *  Purpose:  Upstream data FIFO. Stores data read from the memory.
 * ----------------------------------------------------------------------------
 *  Copyright Â© 2020-2022, Vaagn Oganesyan <ovgn@protonmail.com>
 *
 *  Licensed under the Apache License, Version 2.0 (the "License");
 *  you may not use this file except in compliance with the License.
 *  You may obtain a copy of the License at
 *
 *      http://www.apache.org/licenses/LICENSE-2.0
 *
 *  Unless required by applicable law or agreed to in writing, software
 *  distributed under the License is distributed on an "AS IS" BASIS,
 *  WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 *  See the License for the specific language governing permissions and
 *  limitations under the License.
 * ----------------------------------------------------------------------------
 */


`default_nettype none
`timescale 1ps / 1ps

`ifndef PRIM_DEFAULT_IMPL
  `define PRIM_DEFAULT_IMPL prim_pkg::ImplGeneric
`endif

module hbmc_ufifo #
(
    parameter integer DATA_WIDTH = 32
)
(
    input   wire                        fifo_arst,

    input   wire                        fifo_wr_clk,
    input   wire    [15:0]              fifo_wr_din,
    input   wire                        fifo_wr_last,
    input   wire                        fifo_wr_ena,
    output  wire                        fifo_wr_full,

    input   wire                        fifo_rd_clk,
    output  wire    [DATA_WIDTH - 1:0]  fifo_rd_dout,
    output  wire    [9:0]               fifo_rd_free,
    output  wire                        fifo_rd_last,
    input   wire                        fifo_rd_ena,
    output  wire                        fifo_rd_empty
);

  parameter prim_pkg::impl_e Impl = `PRIM_DEFAULT_IMPL;
  localparam  FIFO_RD_DEPTH = 512;

  wire    [17:0]  din = {1'b0, fifo_wr_last, fifo_wr_din};
  wire    [8:0]   fifo_rd_used;

  localparam pDATA_IN_WIDTH = 18;
  localparam pDATA_OUT_WIDTH = 36;
  localparam pFIFO_WR_DEPTH = FIFO_RD_DEPTH * pDATA_OUT_WIDTH / pDATA_IN_WIDTH;

  wire    [pDATA_OUT_WIDTH-1:0]  dout;
  assign  fifo_rd_dout = {dout[15:0], dout[33:18]};
  assign  fifo_rd_last = dout[16];

  // handle I/O width conversion:
  reg wide_write_cnt = 1'b0;
  reg [pDATA_IN_WIDTH-1:0] din_r;
  always @(posedge fifo_wr_clk) begin
      if (fifo_wr_ena) begin
          wide_write_cnt <= ~wide_write_cnt;
          din_r <= din;
      end
  end
  wire fifo_wide_write = fifo_wr_ena && wide_write_cnt;
  wire [pDATA_OUT_WIDTH-1:0] fifo_wide_din = {din_r, din};
  wire [2:0] fifo_wr_depth;
  wire [2:0] fifo_rd_depth;
  wire fifo_wready, fifo_rvalid;

  assign fifo_wr_full = ~fifo_wready;
  assign fifo_rd_empty = ~fifo_rvalid;

  assign fifo_rd_free = 10'd4 - fifo_rd_depth;

  // TODO: Resets OK?
  prim_fifo_async #(
    .Width(pDATA_OUT_WIDTH),
    .Depth(4)
  ) u_fifo (
    .clk_wr_i(fifo_wr_clk),
    .rst_wr_ni(~fifo_arst),
    .wvalid_i(fifo_wide_write),
    .wready_o(fifo_wready),
    .wdata_i(fifo_wide_din),
    .wdepth_o(fifo_wr_depth),

    .clk_rd_i(fifo_rd_clk),
    .rst_rd_ni(~fifo_arst),
    .rvalid_o(fifo_rvalid),
    .rready_i(fifo_rd_ena),
    .rdata_o(dout),
    .rdepth_o(fifo_rd_depth)
  );

endmodule

/*----------------------------------------------------------------------------------------------------------------------------*/

`default_nettype wire
