version: 1
dut: top
requirements:
- id: R-RESET-001
  text: All observable outputs shall drive zero while `rst_n` is asserted low and
    for one clock after deassertion.
  tags:
  - reset
  priority: must
  acceptance:
    check: All observable outputs shall drive zero while `rst_n` is asserted low and
      for one clock after deassertion.
  stimuli:
    directed:
    - sequence: drive rst_n low for 2 cycles, release, observe outputs
  cov_targets:
    line: 0.1
    toggle: 0.0
- id: R-FUNC-010
  text: On every rising edge of `clk` with `rst_n` high, the design shall register
    `y = a + b`.
  tags:
  - arithmetic
  - functional
  priority: must
  acceptance:
    check: On every rising edge of `clk` with `rst_n` high, the design shall register
      `y = a + b`.
  cov_targets:
    line: 0.85
    toggle: 0.7
- id: R-OVERFLOW-020
  text: The addition must behave modulo 256, wrapping on overflow.
  tags:
  - functional
  - overflow
  priority: must
  acceptance:
    check: The addition must behave modulo 256, wrapping on overflow.
  stimuli:
    random:
      count: 128
      constraints:
        a:
        - 0
        - 255
        b:
        - 0
        - 255
    directed:
    - a: 0
      b: 0
    - a: 255
      b: 1
    - a: 170
      b: 85
