Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2013.2 (lin64) Build 272601 Sat Jun 15 11:11:11 MDT 2013
| Date             : Fri Sep 20 16:39:36 2013
| Host             : magnum.ece.cmu.edu running 64-bit Red Hat Enterprise Linux Server release 6.4 (Santiago)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb
| Design           : top
| Device           : xc7vx485tffg1761-2
| Design State     : Routed
| Grade            : Commercial
| Process          : Typical
| Characterization : Production
--------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Initial Settings
2.3 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.246 |
| Dynamic (W)              | 0.004 |
| Device Static (W)        | 0.242 |
| Total Off-Chip Power (W) | 0.000 |
| Effective TJA (C/W)      | 1.1   |
| Max Ambient (C)          | 84.7  |
| Junction Temperature (C) | 25.3  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.000 |        1 |       --- |             --- |
| Slice Logic    |     0.000 |       24 |       --- |             --- |
|   LUT as Logic |     0.000 |       10 |    303600 |             0.0 |
|   Register     |     0.000 |        9 |    607200 |             0.0 |
|   Others       |     0.000 |        2 |       --- |             --- |
| Signals        |     0.000 |       15 |       --- |             --- |
| I/O            |     0.004 |       12 |       700 |             1.7 |
| Static Power   |     0.242 |          |           |                 |
| Total          |     0.246 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.134 |       0.001 |      0.134 |
| Vccaux    |       1.800 |     0.039 |       0.002 |      0.038 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       2.000 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.000 |      0.003 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| MGTZVccl  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZAVcc  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZVcch  |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is completely routed                            |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------+
| Ambient Temp (C)      | 25.0             |
| ThetaJA (C/W)         | 1.1              |
| Airflow (LFM)         | 250              |
| Heat Sink             | Medium Profile   |
| ThetaSA (C/W)         | 2.2              |
| Board Selection       | Medium (10"x10") |
| # of Board Layers     | 12 to 15         |
| Board Temperature (C) | 25.3             |
+-----------------------+------------------+


2.2 Initial Settings
--------------------

+-------------------------------------+-------+
| Register Toggle Rate (%)            |  12.5 |
| IO Toggle Rate (%)                  |  12.5 |
| Output Load (pF)                    |   5.0 |
| IO Enable Probabilty                |   1.0 |
| BRAM Write Probability              |   0.5 |
| BRAM Enable Probability             |   0.5 |
| DSP Toggle Rate (%)                 |  12.5 |
| Set Signal Probability              |  0.01 |
| Reset Signal Probability            |  0.01 |
| Enable Signal Probability           |  0.99 |
| Unconstrained Clock Frequency (MHz) |   0.0 |
+-------------------------------------+-------+


2.3 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------+-----------+
| Name | Power (W) |
+------+-----------+
| top  |     0.004 |
+------+-----------+


