{"files":[{"patch":"@@ -77,1 +77,0 @@\n-      case Op_VectorLoadConst:\n@@ -2080,0 +2079,17 @@\n+\n+\/\/ Vector Load Const\n+instruct vloadcon(vReg dst, immI0 src) %{\n+  match(Set dst (VectorLoadConst src));\n+  ins_cost(VEC_COST);\n+  format %{ \"vloadcon $dst\\t# generate iota indices\" %}\n+  ins_encode %{\n+    BasicType bt = Matcher::vector_element_basic_type(this);\n+    Assembler::SEW sew = Assembler::elemtype_to_sew(bt);\n+    __ vsetvli(t0, x0, sew);\n+    __ vid_v(as_VectorRegister($dst$$reg));\n+    if (is_floating_point_type(bt)) {\n+      __ vfcvt_f_x_v(as_VectorRegister($dst$$reg), as_VectorRegister($dst$$reg));\n+    }\n+  %}\n+  ins_pipe(pipe_slow);\n+%}\n\\ No newline at end of file\n","filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad","additions":17,"deletions":1,"binary":false,"changes":18,"status":"modified"}]}