// Seed: 439114974
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  assign id_1 = id_2;
  assign id_2 = !id_2;
endmodule
module module_1 (
    output wire id_0,
    input uwire id_1,
    input wand id_2,
    output supply1 id_3,
    input wand id_4,
    input tri id_5,
    output uwire id_6,
    input tri1 id_7,
    input supply0 id_8
);
  wire id_10;
  module_0 modCall_1 (
      id_10,
      id_10
  );
  assign modCall_1.id_2 = 0;
  assign id_0 = id_2;
  xor primCall (id_0, id_7, id_2, id_8, id_1, id_4);
  assign id_6 = id_5 ? id_5 : -1;
endmodule
