{
    "pips": {},
    "sites": [],
    "tile_type": "HCLK_INT_INTERFACE",
    "wires": {
        "HCLK_INT_INTERFACE_CCIO0": null,
        "HCLK_INT_INTERFACE_CCIO1": null,
        "HCLK_INT_INTERFACE_CCIO2": null,
        "HCLK_INT_INTERFACE_CCIO3": null,
        "HCLK_INT_INTERFACE_CK_BUFHCLK0": null,
        "HCLK_INT_INTERFACE_CK_BUFHCLK1": null,
        "HCLK_INT_INTERFACE_CK_BUFHCLK2": null,
        "HCLK_INT_INTERFACE_CK_BUFHCLK3": null,
        "HCLK_INT_INTERFACE_CK_BUFHCLK4": null,
        "HCLK_INT_INTERFACE_CK_BUFHCLK5": null,
        "HCLK_INT_INTERFACE_CK_BUFHCLK6": null,
        "HCLK_INT_INTERFACE_CK_BUFHCLK7": null,
        "HCLK_INT_INTERFACE_CK_BUFHCLK8": null,
        "HCLK_INT_INTERFACE_CK_BUFHCLK9": null,
        "HCLK_INT_INTERFACE_CK_BUFHCLK10": null,
        "HCLK_INT_INTERFACE_CK_BUFHCLK11": null,
        "HCLK_INT_INTERFACE_CK_BUFRCLK0": null,
        "HCLK_INT_INTERFACE_CK_BUFRCLK1": null,
        "HCLK_INT_INTERFACE_CK_BUFRCLK2": null,
        "HCLK_INT_INTERFACE_CK_BUFRCLK3": null,
        "HCLK_INT_INTERFACE_CK_IN0": null,
        "HCLK_INT_INTERFACE_CK_IN1": null,
        "HCLK_INT_INTERFACE_CK_IN2": null,
        "HCLK_INT_INTERFACE_CK_IN3": null,
        "HCLK_INT_INTERFACE_CK_IN4": null,
        "HCLK_INT_INTERFACE_CK_IN5": null,
        "HCLK_INT_INTERFACE_CK_IN6": null,
        "HCLK_INT_INTERFACE_CK_IN7": null,
        "HCLK_INT_INTERFACE_CK_IN8": null,
        "HCLK_INT_INTERFACE_CK_IN9": null,
        "HCLK_INT_INTERFACE_CK_IN10": null,
        "HCLK_INT_INTERFACE_CK_IN11": null,
        "HCLK_INT_INTERFACE_CK_IN12": null,
        "HCLK_INT_INTERFACE_CK_IN13": null,
        "HCLK_INT_INTERFACE_PERFCLK0": null,
        "HCLK_INT_INTERFACE_PERFCLK1": null,
        "HCLK_INT_INTERFACE_PERFCLK2": null,
        "HCLK_INT_INTERFACE_PERFCLK3": null,
        "HCLK_INT_INTERFACE_REFCK_EASTCLK0": null,
        "HCLK_INT_INTERFACE_REFCK_EASTCLK1": null,
        "HCLK_INT_INTERFACE_REFCK_WESTCLK0": null,
        "HCLK_INT_INTERFACE_REFCK_WESTCLK1": null
    }
}
