#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001dcc76b4970 .scope module, "fp_test_tb" "fp_test_tb" 2 3;
 .timescale -9 -12;
P_000001dcc76d85d0 .param/l "ALU_CTRL_ADD_S" 1 2 54, C4<1101>;
P_000001dcc76d8608 .param/l "ALU_CTRL_C_EQ_S" 1 2 55, C4<1110>;
P_000001dcc76d8640 .param/l "ALU_CTRL_C_GE_S" 1 2 52, C4<1011>;
P_000001dcc76d8678 .param/l "ALU_CTRL_C_GT_S" 1 2 51, C4<1010>;
P_000001dcc76d86b0 .param/l "ALU_CTRL_C_LE_S" 1 2 50, C4<1001>;
P_000001dcc76d86e8 .param/l "ALU_CTRL_C_LT_S" 1 2 56, C4<1111>;
P_000001dcc76d8720 .param/l "ALU_CTRL_MUL_S" 1 2 53, C4<1100>;
P_000001dcc76d8758 .param/l "ALU_CTRL_SUB_S" 1 2 49, C4<1000>;
P_000001dcc76d8790 .param/l "FP_0_0" 1 2 36, C4<00000000000000000000000000000000>;
P_000001dcc76d87c8 .param/l "FP_0_5" 1 2 42, C4<00111111000000000000000000000000>;
P_000001dcc76d8800 .param/l "FP_1_0" 1 2 38, C4<00111111100000000000000000000000>;
P_000001dcc76d8838 .param/l "FP_2_0" 1 2 40, C4<01000000000000000000000000000000>;
P_000001dcc76d8870 .param/l "FP_3_5" 1 2 43, C4<01000000011000000000000000000000>;
P_000001dcc76d88a8 .param/l "FP_MAX" 1 2 45, C4<01111111011111111111111111111111>;
P_000001dcc76d88e0 .param/l "FP_NEG_0_0" 1 2 37, C4<10000000000000000000000000000000>;
P_000001dcc76d8918 .param/l "FP_NEG_1_0" 1 2 39, C4<10111111100000000000000000000000>;
P_000001dcc76d8950 .param/l "FP_NEG_2_0" 1 2 41, C4<11000000000000000000000000000000>;
P_000001dcc76d8988 .param/l "FP_NEG_3_5" 1 2 44, C4<11000000011000000000000000000000>;
P_000001dcc76d89c0 .param/l "FP_NEG_MAX" 1 2 46, C4<11111111011111111111111111111111>;
v000001dcc77632f0_0 .var "alu_control", 3 0;
v000001dcc77634d0_0 .net "fp_compare_result", 0 0, v000001dcc7718c60_0;  1 drivers
v000001dcc7763930_0 .var "hi_in", 31 0;
v000001dcc77639d0_0 .net "hi_out", 31 0, v000001dcc7710820_0;  1 drivers
v000001dcc7763a70_0 .var "input1", 31 0;
v000001dcc7763b10_0 .var "input2", 31 0;
v000001dcc7763c50_0 .var "lo_in", 31 0;
v000001dcc7763cf0_0 .net "lo_out", 31 0, v000001dcc7763bb0_0;  1 drivers
v000001dcc7763d90_0 .net "result", 31 0, v000001dcc77636b0_0;  1 drivers
v000001dcc7763ed0_0 .var "shamt", 4 0;
v000001dcc7763f70_0 .net "zero", 0 0, L_000001dcc77631b0;  1 drivers
S_000001dcc771ab00 .scope module, "uut" "alu" 2 21, 3 1 0, S_000001dcc76b4970;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "input1";
    .port_info 1 /INPUT 32 "input2";
    .port_info 2 /INPUT 5 "shamt";
    .port_info 3 /INPUT 4 "alu_control";
    .port_info 4 /INPUT 32 "hi_in";
    .port_info 5 /INPUT 32 "lo_in";
    .port_info 6 /OUTPUT 32 "result";
    .port_info 7 /OUTPUT 32 "hi_out";
    .port_info 8 /OUTPUT 32 "lo_out";
    .port_info 9 /OUTPUT 1 "zero";
    .port_info 10 /OUTPUT 1 "fp_compare_result";
L_000001dcc7782018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dcc771ac90_0 .net/2u *"_ivl_0", 31 0, L_000001dcc7782018;  1 drivers
v000001dcc77126c0_0 .net "alu_control", 3 0, v000001dcc77632f0_0;  1 drivers
v000001dcc7712760_0 .var "exp1", 7 0;
v000001dcc7712800_0 .var "exp2", 7 0;
v000001dcc7718b20_0 .var "exp_diff", 7 0;
v000001dcc7718bc0_0 .var "exp_result", 7 0;
v000001dcc7718c60_0 .var "fp_compare_result", 0 0;
v000001dcc77106e0_0 .var "hi", 31 0;
v000001dcc7710780_0 .net "hi_in", 31 0, v000001dcc7763930_0;  1 drivers
v000001dcc7710820_0 .var "hi_out", 31 0;
v000001dcc7707280_0 .net "input1", 31 0, v000001dcc7763a70_0;  1 drivers
v000001dcc7707320_0 .net "input2", 31 0, v000001dcc7763b10_0;  1 drivers
v000001dcc77073c0_0 .var "is_eq", 0 0;
v000001dcc7707460_0 .var "is_lt", 0 0;
v000001dcc7763890_0 .var "lo", 31 0;
v000001dcc7763390_0 .net "lo_in", 31 0, v000001dcc7763c50_0;  1 drivers
v000001dcc7763bb0_0 .var "lo_out", 31 0;
v000001dcc7763110_0 .var "mant1", 23 0;
v000001dcc7763070_0 .var "mant2", 23 0;
v000001dcc7763570_0 .var "mant_product", 47 0;
v000001dcc7763430_0 .var "mant_sum", 24 0;
v000001dcc77636b0_0 .var "result", 31 0;
v000001dcc7763250_0 .net "shamt", 4 0, v000001dcc7763ed0_0;  1 drivers
v000001dcc7763e30_0 .var "sign1", 0 0;
v000001dcc7763750_0 .var "sign2", 0 0;
v000001dcc77637f0_0 .var "sign_result", 0 0;
v000001dcc7763610_0 .net "zero", 0 0, L_000001dcc77631b0;  alias, 1 drivers
E_000001dcc76aa7f0/0 .event anyedge, v000001dcc7710780_0, v000001dcc7763390_0, v000001dcc77126c0_0, v000001dcc7707280_0;
E_000001dcc76aa7f0/1 .event anyedge, v000001dcc7707320_0, v000001dcc7763e30_0, v000001dcc7763750_0, v000001dcc7712760_0;
E_000001dcc76aa7f0/2 .event anyedge, v000001dcc7712800_0, v000001dcc7763110_0, v000001dcc7763070_0, v000001dcc7718b20_0;
E_000001dcc76aa7f0/3 .event anyedge, v000001dcc7763430_0, v000001dcc7718bc0_0, v000001dcc77637f0_0, v000001dcc7707460_0;
E_000001dcc76aa7f0/4 .event anyedge, v000001dcc77073c0_0, v000001dcc7763570_0;
E_000001dcc76aa7f0 .event/or E_000001dcc76aa7f0/0, E_000001dcc76aa7f0/1, E_000001dcc76aa7f0/2, E_000001dcc76aa7f0/3, E_000001dcc76aa7f0/4;
L_000001dcc77631b0 .cmp/eq 32, v000001dcc77636b0_0, L_000001dcc7782018;
    .scope S_000001dcc771ab00;
T_0 ;
    %wait E_000001dcc76aa7f0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dcc77636b0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dcc7718c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dcc77073c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dcc7707460_0, 0, 1;
    %load/vec4 v000001dcc7710780_0;
    %store/vec4 v000001dcc77106e0_0, 0, 32;
    %load/vec4 v000001dcc7763390_0;
    %store/vec4 v000001dcc7763890_0, 0, 32;
    %load/vec4 v000001dcc77126c0_0;
    %parti/s 2, 2, 3;
    %cmpi/e 3, 0, 2;
    %jmp/1 T_0.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001dcc77126c0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.3, 10;
    %load/vec4 v000001dcc77126c0_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %and;
T_0.3;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %flag_mov 4, 9;
T_0.2;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v000001dcc7707280_0;
    %parti/s 1, 31, 6;
    %store/vec4 v000001dcc7763e30_0, 0, 1;
    %load/vec4 v000001dcc7707320_0;
    %parti/s 1, 31, 6;
    %store/vec4 v000001dcc7763750_0, 0, 1;
    %load/vec4 v000001dcc7707280_0;
    %parti/s 31, 0, 2;
    %cmpi/e 0, 0, 31;
    %flag_mov 8, 4;
    %jmp/0 T_0.4, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_0.5, 8;
T_0.4 ; End of true expr.
    %load/vec4 v000001dcc7707280_0;
    %parti/s 8, 23, 6;
    %jmp/0 T_0.5, 8;
 ; End of false expr.
    %blend;
T_0.5;
    %store/vec4 v000001dcc7712760_0, 0, 8;
    %load/vec4 v000001dcc7707320_0;
    %parti/s 31, 0, 2;
    %cmpi/e 0, 0, 31;
    %flag_mov 8, 4;
    %jmp/0 T_0.6, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_0.7, 8;
T_0.6 ; End of true expr.
    %load/vec4 v000001dcc7707320_0;
    %parti/s 8, 23, 6;
    %jmp/0 T_0.7, 8;
 ; End of false expr.
    %blend;
T_0.7;
    %store/vec4 v000001dcc7712800_0, 0, 8;
    %load/vec4 v000001dcc7707280_0;
    %parti/s 31, 0, 2;
    %cmpi/e 0, 0, 31;
    %flag_mov 8, 4;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 0, 0, 24;
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000001dcc7707280_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %store/vec4 v000001dcc7763110_0, 0, 24;
    %load/vec4 v000001dcc7707320_0;
    %parti/s 31, 0, 2;
    %cmpi/e 0, 0, 31;
    %flag_mov 8, 4;
    %jmp/0 T_0.10, 8;
    %pushi/vec4 0, 0, 24;
    %jmp/1 T_0.11, 8;
T_0.10 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000001dcc7707320_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_0.11, 8;
 ; End of false expr.
    %blend;
T_0.11;
    %store/vec4 v000001dcc7763070_0, 0, 24;
T_0.0 ;
    %load/vec4 v000001dcc77126c0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.14, 9;
    %load/vec4 v000001dcc77126c0_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %and;
T_0.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.12, 8;
    %load/vec4 v000001dcc7707280_0;
    %load/vec4 v000001dcc7707320_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001dcc77073c0_0, 0, 1;
    %load/vec4 v000001dcc7763e30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.17, 9;
    %load/vec4 v000001dcc7763750_0;
    %nor/r;
    %and;
T_0.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.15, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dcc7707460_0, 0, 1;
    %jmp T_0.16;
T_0.15 ;
    %load/vec4 v000001dcc7763e30_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.20, 9;
    %load/vec4 v000001dcc7763750_0;
    %and;
T_0.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.18, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dcc7707460_0, 0, 1;
    %jmp T_0.19;
T_0.18 ;
    %load/vec4 v000001dcc7763e30_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.23, 9;
    %load/vec4 v000001dcc7763750_0;
    %nor/r;
    %and;
T_0.23;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.21, 8;
    %load/vec4 v000001dcc7712760_0;
    %load/vec4 v000001dcc7712800_0;
    %cmp/u;
    %flag_get/vec4 5;
    %jmp/1 T_0.24, 5;
    %load/vec4 v000001dcc7712760_0;
    %load/vec4 v000001dcc7712800_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_0.25, 4;
    %load/vec4 v000001dcc7763110_0;
    %load/vec4 v000001dcc7763070_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_0.25;
    %or;
T_0.24;
    %store/vec4 v000001dcc7707460_0, 0, 1;
    %jmp T_0.22;
T_0.21 ;
    %load/vec4 v000001dcc7712800_0;
    %load/vec4 v000001dcc7712760_0;
    %cmp/u;
    %flag_get/vec4 5;
    %jmp/1 T_0.26, 5;
    %load/vec4 v000001dcc7712760_0;
    %load/vec4 v000001dcc7712800_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_0.27, 4;
    %load/vec4 v000001dcc7763070_0;
    %load/vec4 v000001dcc7763110_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_0.27;
    %or;
T_0.26;
    %store/vec4 v000001dcc7707460_0, 0, 1;
T_0.22 ;
T_0.19 ;
T_0.16 ;
    %load/vec4 v000001dcc7707280_0;
    %load/vec4 v000001dcc7707320_0;
    %cmp/e;
    %jmp/1 T_0.30, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001dcc7707280_0;
    %parti/s 31, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.31, 4;
    %load/vec4 v000001dcc7707320_0;
    %parti/s 31, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.31;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %flag_mov 4, 9;
T_0.30;
    %jmp/0xz  T_0.28, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dcc77073c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dcc7707460_0, 0, 1;
T_0.28 ;
T_0.12 ;
    %load/vec4 v000001dcc77126c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.32, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.33, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.34, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.35, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.36, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.37, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.38, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.39, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.40, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.41, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.42, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_0.43, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_0.44, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_0.45, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_0.46, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_0.47, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dcc77636b0_0, 0, 32;
    %jmp T_0.49;
T_0.32 ;
    %load/vec4 v000001dcc7707280_0;
    %load/vec4 v000001dcc7707320_0;
    %and;
    %store/vec4 v000001dcc77636b0_0, 0, 32;
    %jmp T_0.49;
T_0.33 ;
    %load/vec4 v000001dcc7707280_0;
    %load/vec4 v000001dcc7707320_0;
    %or;
    %store/vec4 v000001dcc77636b0_0, 0, 32;
    %jmp T_0.49;
T_0.34 ;
    %load/vec4 v000001dcc7707280_0;
    %load/vec4 v000001dcc7707320_0;
    %add;
    %store/vec4 v000001dcc77636b0_0, 0, 32;
    %jmp T_0.49;
T_0.35 ;
    %load/vec4 v000001dcc7707280_0;
    %load/vec4 v000001dcc7707320_0;
    %add;
    %store/vec4 v000001dcc77636b0_0, 0, 32;
    %jmp T_0.49;
T_0.36 ;
    %load/vec4 v000001dcc7707280_0;
    %load/vec4 v000001dcc7707320_0;
    %sub;
    %store/vec4 v000001dcc77636b0_0, 0, 32;
    %jmp T_0.49;
T_0.37 ;
    %load/vec4 v000001dcc7707280_0;
    %load/vec4 v000001dcc7707320_0;
    %sub;
    %store/vec4 v000001dcc77636b0_0, 0, 32;
    %jmp T_0.49;
T_0.38 ;
    %load/vec4 v000001dcc7707280_0;
    %load/vec4 v000001dcc7707320_0;
    %xor;
    %store/vec4 v000001dcc77636b0_0, 0, 32;
    %jmp T_0.49;
T_0.39 ;
    %load/vec4 v000001dcc7707280_0;
    %load/vec4 v000001dcc7707320_0;
    %or;
    %inv;
    %store/vec4 v000001dcc77636b0_0, 0, 32;
    %jmp T_0.49;
T_0.40 ;
    %load/vec4 v000001dcc7712800_0;
    %load/vec4 v000001dcc7712760_0;
    %cmp/u;
    %jmp/0xz  T_0.50, 5;
    %load/vec4 v000001dcc7712760_0;
    %load/vec4 v000001dcc7712800_0;
    %sub;
    %store/vec4 v000001dcc7718b20_0, 0, 8;
    %load/vec4 v000001dcc7763070_0;
    %ix/getv 4, v000001dcc7718b20_0;
    %shiftr 4;
    %store/vec4 v000001dcc7763070_0, 0, 24;
    %load/vec4 v000001dcc7712760_0;
    %store/vec4 v000001dcc7718bc0_0, 0, 8;
    %jmp T_0.51;
T_0.50 ;
    %load/vec4 v000001dcc7712800_0;
    %load/vec4 v000001dcc7712760_0;
    %sub;
    %store/vec4 v000001dcc7718b20_0, 0, 8;
    %load/vec4 v000001dcc7763110_0;
    %ix/getv 4, v000001dcc7718b20_0;
    %shiftr 4;
    %store/vec4 v000001dcc7763110_0, 0, 24;
    %load/vec4 v000001dcc7712800_0;
    %store/vec4 v000001dcc7718bc0_0, 0, 8;
T_0.51 ;
    %load/vec4 v000001dcc7763e30_0;
    %load/vec4 v000001dcc7763750_0;
    %cmp/ne;
    %jmp/0xz  T_0.52, 4;
    %load/vec4 v000001dcc7763110_0;
    %pad/u 25;
    %load/vec4 v000001dcc7763070_0;
    %pad/u 25;
    %add;
    %store/vec4 v000001dcc7763430_0, 0, 25;
    %load/vec4 v000001dcc7763e30_0;
    %store/vec4 v000001dcc77637f0_0, 0, 1;
    %jmp T_0.53;
T_0.52 ;
    %load/vec4 v000001dcc7763070_0;
    %load/vec4 v000001dcc7763110_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_0.54, 5;
    %load/vec4 v000001dcc7763110_0;
    %pad/u 25;
    %load/vec4 v000001dcc7763070_0;
    %pad/u 25;
    %sub;
    %store/vec4 v000001dcc7763430_0, 0, 25;
    %load/vec4 v000001dcc7763e30_0;
    %store/vec4 v000001dcc77637f0_0, 0, 1;
    %jmp T_0.55;
T_0.54 ;
    %load/vec4 v000001dcc7763070_0;
    %pad/u 25;
    %load/vec4 v000001dcc7763110_0;
    %pad/u 25;
    %sub;
    %store/vec4 v000001dcc7763430_0, 0, 25;
    %load/vec4 v000001dcc7763e30_0;
    %nor/r;
    %store/vec4 v000001dcc77637f0_0, 0, 1;
T_0.55 ;
T_0.53 ;
    %load/vec4 v000001dcc7763430_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.56, 8;
    %load/vec4 v000001dcc7763430_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001dcc7763430_0, 0, 25;
    %load/vec4 v000001dcc7718bc0_0;
    %addi 1, 0, 8;
    %store/vec4 v000001dcc7718bc0_0, 0, 8;
    %jmp T_0.57;
T_0.56 ;
    %load/vec4 v000001dcc7763430_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.58, 4;
T_0.60 ;
    %load/vec4 v000001dcc7763430_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.62, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001dcc7718bc0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_0.62;
    %flag_set/vec4 8;
    %jmp/0xz T_0.61, 8;
    %load/vec4 v000001dcc7763430_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000001dcc7763430_0, 0, 25;
    %load/vec4 v000001dcc7718bc0_0;
    %subi 1, 0, 8;
    %store/vec4 v000001dcc7718bc0_0, 0, 8;
    %jmp T_0.60;
T_0.61 ;
T_0.58 ;
T_0.57 ;
    %load/vec4 v000001dcc7763430_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.63, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001dcc7718bc0_0, 0, 8;
T_0.63 ;
    %load/vec4 v000001dcc77637f0_0;
    %load/vec4 v000001dcc7718bc0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001dcc7763430_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001dcc77636b0_0, 0, 32;
    %jmp T_0.49;
T_0.41 ;
    %load/vec4 v000001dcc7707460_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_0.65, 8;
    %load/vec4 v000001dcc77073c0_0;
    %or;
T_0.65;
    %store/vec4 v000001dcc7718c60_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dcc77636b0_0, 0, 32;
    %jmp T_0.49;
T_0.42 ;
    %load/vec4 v000001dcc7707460_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_0.66, 8;
    %load/vec4 v000001dcc77073c0_0;
    %or;
T_0.66;
    %nor/r;
    %store/vec4 v000001dcc7718c60_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dcc77636b0_0, 0, 32;
    %jmp T_0.49;
T_0.43 ;
    %load/vec4 v000001dcc7707460_0;
    %nor/r;
    %store/vec4 v000001dcc7718c60_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dcc77636b0_0, 0, 32;
    %jmp T_0.49;
T_0.44 ;
    %load/vec4 v000001dcc7707280_0;
    %parti/s 31, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/1 T_0.69, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001dcc7707320_0;
    %parti/s 31, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
T_0.69;
    %jmp/0xz  T_0.67, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dcc77636b0_0, 0, 32;
    %jmp T_0.68;
T_0.67 ;
    %load/vec4 v000001dcc7763e30_0;
    %load/vec4 v000001dcc7763750_0;
    %xor;
    %store/vec4 v000001dcc77637f0_0, 0, 1;
    %load/vec4 v000001dcc7712760_0;
    %load/vec4 v000001dcc7712800_0;
    %add;
    %subi 127, 0, 8;
    %store/vec4 v000001dcc7718bc0_0, 0, 8;
    %load/vec4 v000001dcc7763110_0;
    %pad/u 48;
    %load/vec4 v000001dcc7763070_0;
    %pad/u 48;
    %mul;
    %store/vec4 v000001dcc7763570_0, 0, 48;
    %load/vec4 v000001dcc7763570_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.70, 8;
    %load/vec4 v000001dcc7763570_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001dcc7763570_0, 0, 48;
    %load/vec4 v000001dcc7718bc0_0;
    %addi 1, 0, 8;
    %store/vec4 v000001dcc7718bc0_0, 0, 8;
T_0.70 ;
    %load/vec4 v000001dcc77637f0_0;
    %load/vec4 v000001dcc7718bc0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001dcc7763570_0;
    %parti/s 23, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001dcc77636b0_0, 0, 32;
T_0.68 ;
    %jmp T_0.49;
T_0.45 ;
    %load/vec4 v000001dcc7707280_0;
    %parti/s 31, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.72, 4;
    %load/vec4 v000001dcc7707320_0;
    %store/vec4 v000001dcc77636b0_0, 0, 32;
    %jmp T_0.73;
T_0.72 ;
    %load/vec4 v000001dcc7707320_0;
    %parti/s 31, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.74, 4;
    %load/vec4 v000001dcc7707280_0;
    %store/vec4 v000001dcc77636b0_0, 0, 32;
    %jmp T_0.75;
T_0.74 ;
    %load/vec4 v000001dcc7712800_0;
    %load/vec4 v000001dcc7712760_0;
    %cmp/u;
    %jmp/0xz  T_0.76, 5;
    %load/vec4 v000001dcc7712760_0;
    %load/vec4 v000001dcc7712800_0;
    %sub;
    %store/vec4 v000001dcc7718b20_0, 0, 8;
    %load/vec4 v000001dcc7763070_0;
    %ix/getv 4, v000001dcc7718b20_0;
    %shiftr 4;
    %store/vec4 v000001dcc7763070_0, 0, 24;
    %load/vec4 v000001dcc7712760_0;
    %store/vec4 v000001dcc7718bc0_0, 0, 8;
    %jmp T_0.77;
T_0.76 ;
    %load/vec4 v000001dcc7712800_0;
    %load/vec4 v000001dcc7712760_0;
    %sub;
    %store/vec4 v000001dcc7718b20_0, 0, 8;
    %load/vec4 v000001dcc7763110_0;
    %ix/getv 4, v000001dcc7718b20_0;
    %shiftr 4;
    %store/vec4 v000001dcc7763110_0, 0, 24;
    %load/vec4 v000001dcc7712800_0;
    %store/vec4 v000001dcc7718bc0_0, 0, 8;
T_0.77 ;
    %load/vec4 v000001dcc7763e30_0;
    %load/vec4 v000001dcc7763750_0;
    %cmp/e;
    %jmp/0xz  T_0.78, 4;
    %load/vec4 v000001dcc7763110_0;
    %pad/u 25;
    %load/vec4 v000001dcc7763070_0;
    %pad/u 25;
    %add;
    %store/vec4 v000001dcc7763430_0, 0, 25;
    %load/vec4 v000001dcc7763e30_0;
    %store/vec4 v000001dcc77637f0_0, 0, 1;
    %jmp T_0.79;
T_0.78 ;
    %load/vec4 v000001dcc7763070_0;
    %load/vec4 v000001dcc7763110_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_0.80, 5;
    %load/vec4 v000001dcc7763110_0;
    %pad/u 25;
    %load/vec4 v000001dcc7763070_0;
    %pad/u 25;
    %sub;
    %store/vec4 v000001dcc7763430_0, 0, 25;
    %load/vec4 v000001dcc7763e30_0;
    %store/vec4 v000001dcc77637f0_0, 0, 1;
    %jmp T_0.81;
T_0.80 ;
    %load/vec4 v000001dcc7763070_0;
    %pad/u 25;
    %load/vec4 v000001dcc7763110_0;
    %pad/u 25;
    %sub;
    %store/vec4 v000001dcc7763430_0, 0, 25;
    %load/vec4 v000001dcc7763750_0;
    %store/vec4 v000001dcc77637f0_0, 0, 1;
T_0.81 ;
T_0.79 ;
    %load/vec4 v000001dcc7763430_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.82, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001dcc7718bc0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dcc77637f0_0, 0, 1;
    %jmp T_0.83;
T_0.82 ;
    %load/vec4 v000001dcc7763430_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.84, 8;
    %load/vec4 v000001dcc7763430_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001dcc7763430_0, 0, 25;
    %load/vec4 v000001dcc7718bc0_0;
    %addi 1, 0, 8;
    %store/vec4 v000001dcc7718bc0_0, 0, 8;
    %jmp T_0.85;
T_0.84 ;
T_0.86 ;
    %load/vec4 v000001dcc7763430_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.88, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001dcc7718bc0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_0.88;
    %flag_set/vec4 8;
    %jmp/0xz T_0.87, 8;
    %load/vec4 v000001dcc7763430_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000001dcc7763430_0, 0, 25;
    %load/vec4 v000001dcc7718bc0_0;
    %subi 1, 0, 8;
    %store/vec4 v000001dcc7718bc0_0, 0, 8;
    %jmp T_0.86;
T_0.87 ;
T_0.85 ;
T_0.83 ;
    %load/vec4 v000001dcc77637f0_0;
    %load/vec4 v000001dcc7718bc0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001dcc7763430_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001dcc77636b0_0, 0, 32;
T_0.75 ;
T_0.73 ;
    %jmp T_0.49;
T_0.46 ;
    %load/vec4 v000001dcc7707280_0;
    %parti/s 31, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.91, 4;
    %load/vec4 v000001dcc7707320_0;
    %parti/s 31, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.91;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.89, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dcc7718c60_0, 0, 1;
    %jmp T_0.90;
T_0.89 ;
    %load/vec4 v000001dcc7707280_0;
    %load/vec4 v000001dcc7707320_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001dcc7718c60_0, 0, 1;
T_0.90 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dcc77636b0_0, 0, 32;
    %jmp T_0.49;
T_0.47 ;
    %load/vec4 v000001dcc7707460_0;
    %store/vec4 v000001dcc7718c60_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dcc77636b0_0, 0, 32;
    %jmp T_0.49;
T_0.49 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001dcc76b4970;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dcc7763a70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dcc7763b10_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001dcc7763ed0_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001dcc77632f0_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dcc7763930_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dcc7763c50_0, 0, 32;
    %vpi_call 2 67 "$display", "Starting Floating Point ALU Testbench..." {0 0 0};
    %delay 10000, 0;
    %vpi_call 2 71 "$display", "\012--- Testing ADD.S ---" {0 0 0};
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v000001dcc7763a70_0, 0, 32;
    %pushi/vec4 1073741824, 0, 32;
    %store/vec4 v000001dcc7763b10_0, 0, 32;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v000001dcc77632f0_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 73 "$display", "ADD.S: %h + %h = %h", v000001dcc7763a70_0, v000001dcc7763b10_0, v000001dcc7763d90_0 {0 0 0};
    %pushi/vec4 3212836864, 0, 32;
    %store/vec4 v000001dcc7763a70_0, 0, 32;
    %pushi/vec4 1073741824, 0, 32;
    %store/vec4 v000001dcc7763b10_0, 0, 32;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v000001dcc77632f0_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 75 "$display", "ADD.S: %h + %h = %h", v000001dcc7763a70_0, v000001dcc7763b10_0, v000001dcc7763d90_0 {0 0 0};
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v000001dcc7763a70_0, 0, 32;
    %pushi/vec4 3221225472, 0, 32;
    %store/vec4 v000001dcc7763b10_0, 0, 32;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v000001dcc77632f0_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 77 "$display", "ADD.S: %h + %h = %h", v000001dcc7763a70_0, v000001dcc7763b10_0, v000001dcc7763d90_0 {0 0 0};
    %pushi/vec4 3212836864, 0, 32;
    %store/vec4 v000001dcc7763a70_0, 0, 32;
    %pushi/vec4 3221225472, 0, 32;
    %store/vec4 v000001dcc7763b10_0, 0, 32;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v000001dcc77632f0_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 79 "$display", "ADD.S: %h + %h = %h", v000001dcc7763a70_0, v000001dcc7763b10_0, v000001dcc7763d90_0 {0 0 0};
    %pushi/vec4 1080033280, 0, 32;
    %store/vec4 v000001dcc7763a70_0, 0, 32;
    %pushi/vec4 1056964608, 0, 32;
    %store/vec4 v000001dcc7763b10_0, 0, 32;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v000001dcc77632f0_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 81 "$display", "ADD.S: %h + %h = %h", v000001dcc7763a70_0, v000001dcc7763b10_0, v000001dcc7763d90_0 {0 0 0};
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v000001dcc7763a70_0, 0, 32;
    %pushi/vec4 3212836864, 0, 32;
    %store/vec4 v000001dcc7763b10_0, 0, 32;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v000001dcc77632f0_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 83 "$display", "ADD.S: %h + %h = %h", v000001dcc7763a70_0, v000001dcc7763b10_0, v000001dcc7763d90_0 {0 0 0};
    %vpi_call 2 86 "$display", "\012--- Testing SUB.S ---" {0 0 0};
    %pushi/vec4 1073741824, 0, 32;
    %store/vec4 v000001dcc7763a70_0, 0, 32;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v000001dcc7763b10_0, 0, 32;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001dcc77632f0_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 88 "$display", "SUB.S: %h - %h = %h", v000001dcc7763a70_0, v000001dcc7763b10_0, v000001dcc7763d90_0 {0 0 0};
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v000001dcc7763a70_0, 0, 32;
    %pushi/vec4 1073741824, 0, 32;
    %store/vec4 v000001dcc7763b10_0, 0, 32;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001dcc77632f0_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 90 "$display", "SUB.S: %h - %h = %h", v000001dcc7763a70_0, v000001dcc7763b10_0, v000001dcc7763d90_0 {0 0 0};
    %pushi/vec4 3212836864, 0, 32;
    %store/vec4 v000001dcc7763a70_0, 0, 32;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v000001dcc7763b10_0, 0, 32;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001dcc77632f0_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 92 "$display", "SUB.S: %h - %h = %h", v000001dcc7763a70_0, v000001dcc7763b10_0, v000001dcc7763d90_0 {0 0 0};
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v000001dcc7763a70_0, 0, 32;
    %pushi/vec4 3212836864, 0, 32;
    %store/vec4 v000001dcc7763b10_0, 0, 32;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001dcc77632f0_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 94 "$display", "SUB.S: %h - %h = %h", v000001dcc7763a70_0, v000001dcc7763b10_0, v000001dcc7763d90_0 {0 0 0};
    %pushi/vec4 1080033280, 0, 32;
    %store/vec4 v000001dcc7763a70_0, 0, 32;
    %pushi/vec4 1080033280, 0, 32;
    %store/vec4 v000001dcc7763b10_0, 0, 32;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001dcc77632f0_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 96 "$display", "SUB.S: %h - %h = %h", v000001dcc7763a70_0, v000001dcc7763b10_0, v000001dcc7763d90_0 {0 0 0};
    %vpi_call 2 99 "$display", "\012--- Testing MUL.S ---" {0 0 0};
    %pushi/vec4 1073741824, 0, 32;
    %store/vec4 v000001dcc7763a70_0, 0, 32;
    %pushi/vec4 1080033280, 0, 32;
    %store/vec4 v000001dcc7763b10_0, 0, 32;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000001dcc77632f0_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 101 "$display", "MUL.S: %h * %h = %h", v000001dcc7763a70_0, v000001dcc7763b10_0, v000001dcc7763d90_0 {0 0 0};
    %pushi/vec4 3221225472, 0, 32;
    %store/vec4 v000001dcc7763a70_0, 0, 32;
    %pushi/vec4 1080033280, 0, 32;
    %store/vec4 v000001dcc7763b10_0, 0, 32;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000001dcc77632f0_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 103 "$display", "MUL.S: %h * %h = %h", v000001dcc7763a70_0, v000001dcc7763b10_0, v000001dcc7763d90_0 {0 0 0};
    %pushi/vec4 3221225472, 0, 32;
    %store/vec4 v000001dcc7763a70_0, 0, 32;
    %pushi/vec4 3212836864, 0, 32;
    %store/vec4 v000001dcc7763b10_0, 0, 32;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000001dcc77632f0_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 105 "$display", "MUL.S: %h * %h = %h", v000001dcc7763a70_0, v000001dcc7763b10_0, v000001dcc7763d90_0 {0 0 0};
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v000001dcc7763a70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dcc7763b10_0, 0, 32;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000001dcc77632f0_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 107 "$display", "MUL.S: %h * %h = %h", v000001dcc7763a70_0, v000001dcc7763b10_0, v000001dcc7763d90_0 {0 0 0};
    %vpi_call 2 110 "$display", "\012--- Testing C.EQ.S ---" {0 0 0};
    %pushi/vec4 1073741824, 0, 32;
    %store/vec4 v000001dcc7763a70_0, 0, 32;
    %pushi/vec4 1073741824, 0, 32;
    %store/vec4 v000001dcc7763b10_0, 0, 32;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v000001dcc77632f0_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 112 "$display", "C.EQ.S: %h == %h ? -> CC = %b (Expected 1)", v000001dcc7763a70_0, v000001dcc7763b10_0, v000001dcc77634d0_0 {0 0 0};
    %pushi/vec4 1073741824, 0, 32;
    %store/vec4 v000001dcc7763a70_0, 0, 32;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v000001dcc7763b10_0, 0, 32;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v000001dcc77632f0_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 114 "$display", "C.EQ.S: %h == %h ? -> CC = %b (Expected 0)", v000001dcc7763a70_0, v000001dcc7763b10_0, v000001dcc77634d0_0 {0 0 0};
    %pushi/vec4 3212836864, 0, 32;
    %store/vec4 v000001dcc7763a70_0, 0, 32;
    %pushi/vec4 3212836864, 0, 32;
    %store/vec4 v000001dcc7763b10_0, 0, 32;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v000001dcc77632f0_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 116 "$display", "C.EQ.S: %h == %h ? -> CC = %b (Expected 1)", v000001dcc7763a70_0, v000001dcc7763b10_0, v000001dcc77634d0_0 {0 0 0};
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v000001dcc7763a70_0, 0, 32;
    %pushi/vec4 3212836864, 0, 32;
    %store/vec4 v000001dcc7763b10_0, 0, 32;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v000001dcc77632f0_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 118 "$display", "C.EQ.S: %h == %h ? -> CC = %b (Expected 0)", v000001dcc7763a70_0, v000001dcc7763b10_0, v000001dcc77634d0_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dcc7763a70_0, 0, 32;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v000001dcc7763b10_0, 0, 32;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v000001dcc77632f0_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 120 "$display", "C.EQ.S: %h == %h ? -> CC = %b (Expected 1)", v000001dcc7763a70_0, v000001dcc7763b10_0, v000001dcc77634d0_0 {0 0 0};
    %vpi_call 2 123 "$display", "\012--- Testing C.LT.S ---" {0 0 0};
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v000001dcc7763a70_0, 0, 32;
    %pushi/vec4 1073741824, 0, 32;
    %store/vec4 v000001dcc7763b10_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001dcc77632f0_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 125 "$display", "C.LT.S: %h < %h ? -> CC = %b (Expected 1)", v000001dcc7763a70_0, v000001dcc7763b10_0, v000001dcc77634d0_0 {0 0 0};
    %pushi/vec4 1073741824, 0, 32;
    %store/vec4 v000001dcc7763a70_0, 0, 32;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v000001dcc7763b10_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001dcc77632f0_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 127 "$display", "C.LT.S: %h < %h ? -> CC = %b (Expected 0)", v000001dcc7763a70_0, v000001dcc7763b10_0, v000001dcc77634d0_0 {0 0 0};
    %pushi/vec4 3221225472, 0, 32;
    %store/vec4 v000001dcc7763a70_0, 0, 32;
    %pushi/vec4 3212836864, 0, 32;
    %store/vec4 v000001dcc7763b10_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001dcc77632f0_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 129 "$display", "C.LT.S: %h < %h ? -> CC = %b (Expected 1)", v000001dcc7763a70_0, v000001dcc7763b10_0, v000001dcc77634d0_0 {0 0 0};
    %pushi/vec4 3212836864, 0, 32;
    %store/vec4 v000001dcc7763a70_0, 0, 32;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v000001dcc7763b10_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001dcc77632f0_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 131 "$display", "C.LT.S: %h < %h ? -> CC = %b (Expected 1)", v000001dcc7763a70_0, v000001dcc7763b10_0, v000001dcc77634d0_0 {0 0 0};
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v000001dcc7763a70_0, 0, 32;
    %pushi/vec4 3212836864, 0, 32;
    %store/vec4 v000001dcc7763b10_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001dcc77632f0_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 133 "$display", "C.LT.S: %h < %h ? -> CC = %b (Expected 0)", v000001dcc7763a70_0, v000001dcc7763b10_0, v000001dcc77634d0_0 {0 0 0};
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v000001dcc7763a70_0, 0, 32;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v000001dcc7763b10_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001dcc77632f0_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 135 "$display", "C.LT.S: %h < %h ? -> CC = %b (Expected 0)", v000001dcc7763a70_0, v000001dcc7763b10_0, v000001dcc77634d0_0 {0 0 0};
    %vpi_call 2 138 "$display", "\012--- Testing C.LE.S ---" {0 0 0};
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v000001dcc7763a70_0, 0, 32;
    %pushi/vec4 1073741824, 0, 32;
    %store/vec4 v000001dcc7763b10_0, 0, 32;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001dcc77632f0_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 140 "$display", "C.LE.S: %h <= %h ? -> CC = %b (Expected 1)", v000001dcc7763a70_0, v000001dcc7763b10_0, v000001dcc77634d0_0 {0 0 0};
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v000001dcc7763a70_0, 0, 32;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v000001dcc7763b10_0, 0, 32;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001dcc77632f0_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 142 "$display", "C.LE.S: %h <= %h ? -> CC = %b (Expected 1)", v000001dcc7763a70_0, v000001dcc7763b10_0, v000001dcc77634d0_0 {0 0 0};
    %pushi/vec4 1073741824, 0, 32;
    %store/vec4 v000001dcc7763a70_0, 0, 32;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v000001dcc7763b10_0, 0, 32;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001dcc77632f0_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 144 "$display", "C.LE.S: %h <= %h ? -> CC = %b (Expected 0)", v000001dcc7763a70_0, v000001dcc7763b10_0, v000001dcc77634d0_0 {0 0 0};
    %pushi/vec4 3212836864, 0, 32;
    %store/vec4 v000001dcc7763a70_0, 0, 32;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v000001dcc7763b10_0, 0, 32;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001dcc77632f0_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 146 "$display", "C.LE.S: %h <= %h ? -> CC = %b (Expected 1)", v000001dcc7763a70_0, v000001dcc7763b10_0, v000001dcc77634d0_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dcc7763a70_0, 0, 32;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v000001dcc7763b10_0, 0, 32;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001dcc77632f0_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 148 "$display", "C.LE.S: %h <= %h ? -> CC = %b (Expected 1)", v000001dcc7763a70_0, v000001dcc7763b10_0, v000001dcc77634d0_0 {0 0 0};
    %vpi_call 2 151 "$display", "\012--- Testing C.GT.S ---" {0 0 0};
    %pushi/vec4 1073741824, 0, 32;
    %store/vec4 v000001dcc7763a70_0, 0, 32;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v000001dcc7763b10_0, 0, 32;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001dcc77632f0_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 153 "$display", "C.GT.S: %h > %h ? -> CC = %b (Expected 1)", v000001dcc7763a70_0, v000001dcc7763b10_0, v000001dcc77634d0_0 {0 0 0};
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v000001dcc7763a70_0, 0, 32;
    %pushi/vec4 1073741824, 0, 32;
    %store/vec4 v000001dcc7763b10_0, 0, 32;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001dcc77632f0_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 155 "$display", "C.GT.S: %h > %h ? -> CC = %b (Expected 0)", v000001dcc7763a70_0, v000001dcc7763b10_0, v000001dcc77634d0_0 {0 0 0};
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v000001dcc7763a70_0, 0, 32;
    %pushi/vec4 3212836864, 0, 32;
    %store/vec4 v000001dcc7763b10_0, 0, 32;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001dcc77632f0_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 157 "$display", "C.GT.S: %h > %h ? -> CC = %b (Expected 1)", v000001dcc7763a70_0, v000001dcc7763b10_0, v000001dcc77634d0_0 {0 0 0};
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v000001dcc7763a70_0, 0, 32;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v000001dcc7763b10_0, 0, 32;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001dcc77632f0_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 159 "$display", "C.GT.S: %h > %h ? -> CC = %b (Expected 0)", v000001dcc7763a70_0, v000001dcc7763b10_0, v000001dcc77634d0_0 {0 0 0};
    %vpi_call 2 162 "$display", "\012--- Testing C.GE.S ---" {0 0 0};
    %pushi/vec4 1073741824, 0, 32;
    %store/vec4 v000001dcc7763a70_0, 0, 32;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v000001dcc7763b10_0, 0, 32;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v000001dcc77632f0_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 164 "$display", "C.GE.S: %h >= %h ? -> CC = %b (Expected 1)", v000001dcc7763a70_0, v000001dcc7763b10_0, v000001dcc77634d0_0 {0 0 0};
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v000001dcc7763a70_0, 0, 32;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v000001dcc7763b10_0, 0, 32;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v000001dcc77632f0_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 166 "$display", "C.GE.S: %h >= %h ? -> CC = %b (Expected 1)", v000001dcc7763a70_0, v000001dcc7763b10_0, v000001dcc77634d0_0 {0 0 0};
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v000001dcc7763a70_0, 0, 32;
    %pushi/vec4 1073741824, 0, 32;
    %store/vec4 v000001dcc7763b10_0, 0, 32;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v000001dcc77632f0_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 168 "$display", "C.GE.S: %h >= %h ? -> CC = %b (Expected 0)", v000001dcc7763a70_0, v000001dcc7763b10_0, v000001dcc77634d0_0 {0 0 0};
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v000001dcc7763a70_0, 0, 32;
    %pushi/vec4 3212836864, 0, 32;
    %store/vec4 v000001dcc7763b10_0, 0, 32;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v000001dcc77632f0_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 170 "$display", "C.GE.S: %h >= %h ? -> CC = %b (Expected 1)", v000001dcc7763a70_0, v000001dcc7763b10_0, v000001dcc77634d0_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dcc7763a70_0, 0, 32;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v000001dcc7763b10_0, 0, 32;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v000001dcc77632f0_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 172 "$display", "C.GE.S: %h >= %h ? -> CC = %b (Expected 1)", v000001dcc7763a70_0, v000001dcc7763b10_0, v000001dcc77634d0_0 {0 0 0};
    %vpi_call 2 175 "$display", "\012--- MFC1 / MTC1 ---" {0 0 0};
    %vpi_call 2 176 "$display", "Note: MFC1 and MTC1 involve register file access and control signals" {0 0 0};
    %vpi_call 2 177 "$display", "      not directly tested by stimulating only the ALU." {0 0 0};
    %delay 20000, 0;
    %vpi_call 2 180 "$display", "\012Floating Point ALU Testbench Finished." {0 0 0};
    %vpi_call 2 181 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "fp_test_tb.v";
    "alu.v";
