strict digraph "compose( ,  )" {
	node [label="\N"];
	"13:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f6cb7d23890>",
		clk_sens=True,
		fillcolor=gold,
		label="13:AL",
		sens="['clk', 'reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'next_state']"];
	"14:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f6cb7d31390>",
		fillcolor=springgreen,
		label="14:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"13:AL" -> "14:IF"	[cond="[]",
		lineno=None];
	"20:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f6cb7d3dd10>",
		fillcolor=turquoise,
		label="20:BL
present_state <= next_state;
next_state <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f6cb7d26650>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f6cb7d26ad0>]",
		style=filled,
		typ=Block];
	"Leaf_13:AL"	[def_var="['present_state', 'next_state']",
		label="Leaf_13:AL"];
	"20:BL" -> "Leaf_13:AL"	[cond="[]",
		lineno=None];
	"12:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f6cb7cd6bd0>",
		def_var="['out']",
		fillcolor=deepskyblue,
		label="12:AS
out = present_state & in;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['present_state', 'in']"];
	"15:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f6cb7ccebd0>",
		fillcolor=turquoise,
		label="15:BL
present_state <= 0;
next_state <= 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f6cb7cce4d0>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f6cb7d31650>]",
		style=filled,
		typ=Block];
	"15:BL" -> "Leaf_13:AL"	[cond="[]",
		lineno=None];
	"14:IF" -> "20:BL"	[cond="['reset']",
		label="!(reset)",
		lineno=14];
	"14:IF" -> "15:BL"	[cond="['reset']",
		label=reset,
		lineno=14];
	"Leaf_13:AL" -> "13:AL";
	"Leaf_13:AL" -> "12:AS";
}
