{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666882815888 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666882815894 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 27 12:00:15 2022 " "Processing started: Thu Oct 27 12:00:15 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666882815894 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882815894 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Fuzzy_1 -c Fuzzy_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Fuzzy_1 -c Fuzzy_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882815894 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1666882816601 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1666882816601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fuzzy_1.v 1 1 " "Found 1 design units, including 1 entities, in source file fuzzy_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Fuzzy_1 " "Found entity 1: Fuzzy_1" {  } { { "Fuzzy_1.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/Fuzzy_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666882825251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffd.v 1 1 " "Found 1 design units, including 1 entities, in source file ffd.v" { { "Info" "ISGN_ENTITY_NAME" "1 ffd " "Found entity 1: ffd" {  } { { "ffd.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/ffd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666882825254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffds.v 1 1 " "Found 1 design units, including 1 entities, in source file ffds.v" { { "Info" "ISGN_ENTITY_NAME" "1 ffds " "Found entity 1: ffds" {  } { { "ffds.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/ffds.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666882825257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidade_controle_regras.v 1 1 " "Found 1 design units, including 1 entities, in source file unidade_controle_regras.v" { { "Info" "ISGN_ENTITY_NAME" "1 Unidade_controle_regras " "Found entity 1: Unidade_controle_regras" {  } { { "Unidade_controle_regras.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/Unidade_controle_regras.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666882825260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soma_x_pos.v 1 1 " "Found 1 design units, including 1 entities, in source file soma_x_pos.v" { { "Info" "ISGN_ENTITY_NAME" "1 soma_X_pos " "Found entity 1: soma_X_pos" {  } { { "soma_X_pos.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/soma_X_pos.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666882825264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soma_total.v 1 1 " "Found 1 design units, including 1 entities, in source file soma_total.v" { { "Info" "ISGN_ENTITY_NAME" "1 soma_total " "Found entity 1: soma_total" {  } { { "soma_total.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/soma_total.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666882825267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soma.v 1 1 " "Found 1 design units, including 1 entities, in source file soma.v" { { "Info" "ISGN_ENTITY_NAME" "1 soma " "Found entity 1: soma" {  } { { "soma.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/soma.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666882825270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4canais_4b.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4canais_4b.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4CANAIS_4b " "Found entity 1: mux_4CANAIS_4b" {  } { { "mux_4CANAIS_4b.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/mux_4CANAIS_4b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666882825273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4b_u_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4b_u_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4b_U_reg " "Found entity 1: mux4b_U_reg" {  } { { "mux4b_U_reg.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/mux4b_U_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666882825276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825276 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Duas_regras.v " "Can't analyze file -- file Duas_regras.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1666882825284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tr_defuzzy.v 1 1 " "Found 1 design units, including 1 entities, in source file tr_defuzzy.v" { { "Info" "ISGN_ENTITY_NAME" "1 TR_defuzzy " "Found entity 1: TR_defuzzy" {  } { { "TR_defuzzy.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/TR_defuzzy.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666882825287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_saida.v 1 1 " "Found 1 design units, including 1 entities, in source file registrador_saida.v" { { "Info" "ISGN_ENTITY_NAME" "1 Registrador_saida " "Found entity 1: Registrador_saida" {  } { { "Registrador_saida.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/Registrador_saida.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666882825290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidade_regras.v 1 1 " "Found 1 design units, including 1 entities, in source file unidade_regras.v" { { "Info" "ISGN_ENTITY_NAME" "1 Unidade_regras " "Found entity 1: Unidade_regras" {  } { { "Unidade_regras.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/Unidade_regras.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666882825293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trapezio.v 1 1 " "Found 1 design units, including 1 entities, in source file trapezio.v" { { "Info" "ISGN_ENTITY_NAME" "1 Trapezio " "Found entity 1: Trapezio" {  } { { "Trapezio.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/Trapezio.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666882825296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.v 1 1 " "Found 1 design units, including 1 entities, in source file registrador.v" { { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registrador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/registrador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666882825299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "referencia_trapezio.v 1 1 " "Found 1 design units, including 1 entities, in source file referencia_trapezio.v" { { "Info" "ISGN_ENTITY_NAME" "1 referencia_trapezio " "Found entity 1: referencia_trapezio" {  } { { "referencia_trapezio.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/referencia_trapezio.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666882825302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "range_x_trapezio.v 1 1 " "Found 1 design units, including 1 entities, in source file range_x_trapezio.v" { { "Info" "ISGN_ENTITY_NAME" "1 range_x_trapezio " "Found entity 1: range_x_trapezio" {  } { { "range_x_trapezio.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/range_x_trapezio.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666882825305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "numerador_multiplicado_trapezio.v 1 1 " "Found 1 design units, including 1 entities, in source file numerador_multiplicado_trapezio.v" { { "Info" "ISGN_ENTITY_NAME" "1 Numerador_Multiplicado_trapezio " "Found entity 1: Numerador_Multiplicado_trapezio" {  } { { "Numerador_Multiplicado_trapezio.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/Numerador_Multiplicado_trapezio.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666882825308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "num_denom_trapezio.v 1 1 " "Found 1 design units, including 1 entities, in source file num_denom_trapezio.v" { { "Info" "ISGN_ENTITY_NAME" "1 Num_denom_trapezio " "Found entity 1: Num_denom_trapezio" {  } { { "Num_denom_trapezio.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/Num_denom_trapezio.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666882825311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825311 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mux8b_U_reg.v " "Can't analyze file -- file mux8b_U_reg.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1666882825319 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mux_8CANAIS_8b.v " "Can't analyze file -- file mux_8CANAIS_8b.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1666882825326 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Memoria_7posicoes.v " "Can't analyze file -- file Memoria_7posicoes.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1666882825334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inferencia.v 1 1 " "Found 1 design units, including 1 entities, in source file inferencia.v" { { "Info" "ISGN_ENTITY_NAME" "1 inferencia " "Found entity 1: inferencia" {  } { { "inferencia.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/inferencia.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666882825337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gerasativo.v 1 1 " "Found 1 design units, including 1 entities, in source file gerasativo.v" { { "Info" "ISGN_ENTITY_NAME" "1 geraSativo " "Found entity 1: geraSativo" {  } { { "geraSativo.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/geraSativo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666882825340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825340 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "FOU_TRAPEZIO_tb.v " "Can't analyze file -- file FOU_TRAPEZIO_tb.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1666882825347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fou.v 1 1 " "Found 1 design units, including 1 entities, in source file fou.v" { { "Info" "ISGN_ENTITY_NAME" "1 FOU " "Found entity 1: FOU" {  } { { "FOU.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/FOU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666882825350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fuzzificador.v 1 1 " "Found 1 design units, including 1 entities, in source file fuzzificador.v" { { "Info" "ISGN_ENTITY_NAME" "1 fuzzificador " "Found entity 1: fuzzificador" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666882825353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "elementos_trapezio.v 1 1 " "Found 1 design units, including 1 entities, in source file elementos_trapezio.v" { { "Info" "ISGN_ENTITY_NAME" "1 Elementos_trapezio " "Found entity 1: Elementos_trapezio" {  } { { "Elementos_trapezio.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/Elementos_trapezio.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666882825356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "elemento_menor_trapezio.v 1 1 " "Found 1 design units, including 1 entities, in source file elemento_menor_trapezio.v" { { "Info" "ISGN_ENTITY_NAME" "1 Elemento_menor_trapezio " "Found entity 1: Elemento_menor_trapezio" {  } { { "Elemento_menor_trapezio.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/Elemento_menor_trapezio.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666882825359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "descarte_topo_trapezio.v 1 1 " "Found 1 design units, including 1 entities, in source file descarte_topo_trapezio.v" { { "Info" "ISGN_ENTITY_NAME" "1 descarte_topo_trapezio " "Found entity 1: descarte_topo_trapezio" {  } { { "descarte_topo_trapezio.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/descarte_topo_trapezio.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666882825362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compara_u_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file compara_u_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 compara_U_reg " "Found entity 1: compara_U_reg" {  } { { "compara_U_reg.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/compara_U_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666882825365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compara_maximo.v 1 1 " "Found 1 design units, including 1 entities, in source file compara_maximo.v" { { "Info" "ISGN_ENTITY_NAME" "1 compara_Maximo " "Found entity 1: compara_Maximo" {  } { { "compara_Maximo.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/compara_Maximo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666882825369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825369 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "codificador_inferencia.v(20) " "Verilog HDL warning at codificador_inferencia.v(20): extended using \"x\" or \"z\"" {  } { { "codificador_inferencia.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/codificador_inferencia.v" 20 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1666882825372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codificador_inferencia.v 1 1 " "Found 1 design units, including 1 entities, in source file codificador_inferencia.v" { { "Info" "ISGN_ENTITY_NAME" "1 codificador_inferencia " "Found entity 1: codificador_inferencia" {  } { { "codificador_inferencia.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/codificador_inferencia.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666882825373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825373 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "codificador.v(17) " "Verilog HDL warning at codificador.v(17): extended using \"x\" or \"z\"" {  } { { "codificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/codificador.v" 17 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1666882825376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codificador.v 1 1 " "Found 1 design units, including 1 entities, in source file codificador.v" { { "Info" "ISGN_ENTITY_NAME" "1 codificador " "Found entity 1: codificador" {  } { { "codificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/codificador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666882825377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825377 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Reset_inf Fuzzy_1.v(38) " "Verilog HDL Implicit Net warning at Fuzzy_1.v(38): created implicit net for \"Reset_inf\"" {  } { { "Fuzzy_1.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/Fuzzy_1.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666882825377 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Fuzzy_1 " "Elaborating entity \"Fuzzy_1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1666882825683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Unidade_controle_regras Unidade_controle_regras:U2 " "Elaborating entity \"Unidade_controle_regras\" for hierarchy \"Unidade_controle_regras:U2\"" {  } { { "Fuzzy_1.v" "U2" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/Fuzzy_1.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666882825685 ""}
{ "Warning" "WSGN_SEARCH_FILE" "maquina_estados.v 1 1 " "Using design file maquina_estados.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 maquina_estados " "Found entity 1: maquina_estados" {  } { { "maquina_estados.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/maquina_estados.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666882825705 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666882825705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maquina_estados Unidade_controle_regras:U2\|maquina_estados:I1 " "Elaborating entity \"maquina_estados\" for hierarchy \"Unidade_controle_regras:U2\|maquina_estados:I1\"" {  } { { "Unidade_controle_regras.v" "I1" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/Unidade_controle_regras.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666882825707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FOU FOU:U1 " "Elaborating entity \"FOU\" for hierarchy \"FOU:U1\"" {  } { { "Fuzzy_1.v" "U1" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/Fuzzy_1.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666882825709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffds FOU:U1\|ffds:ENTRADA01 " "Elaborating entity \"ffds\" for hierarchy \"FOU:U1\|ffds:ENTRADA01\"" {  } { { "FOU.v" "ENTRADA01" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/FOU.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666882825719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fuzzificador FOU:U1\|fuzzificador:in1 " "Elaborating entity \"fuzzificador\" for hierarchy \"FOU:U1\|fuzzificador:in1\"" {  } { { "FOU.v" "in1" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/FOU.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666882825721 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fuzzificador.v(24) " "Verilog HDL assignment warning at fuzzificador.v(24): truncated value with size 32 to match size of target (8)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666882825723 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fuzzificador.v(28) " "Verilog HDL assignment warning at fuzzificador.v(28): truncated value with size 32 to match size of target (8)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666882825723 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fuzzificador.v(35) " "Verilog HDL assignment warning at fuzzificador.v(35): truncated value with size 32 to match size of target (8)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666882825723 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fuzzificador.v(39) " "Verilog HDL assignment warning at fuzzificador.v(39): truncated value with size 32 to match size of target (8)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666882825723 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fuzzificador.v(46) " "Verilog HDL assignment warning at fuzzificador.v(46): truncated value with size 32 to match size of target (8)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666882825723 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fuzzificador.v(50) " "Verilog HDL assignment warning at fuzzificador.v(50): truncated value with size 32 to match size of target (8)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666882825723 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fuzzificador.v(57) " "Verilog HDL assignment warning at fuzzificador.v(57): truncated value with size 32 to match size of target (8)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666882825723 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fuzzificador.v(61) " "Verilog HDL assignment warning at fuzzificador.v(61): truncated value with size 32 to match size of target (8)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666882825723 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fuzzificador.v(68) " "Verilog HDL assignment warning at fuzzificador.v(68): truncated value with size 32 to match size of target (8)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666882825723 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fuzzificador.v(72) " "Verilog HDL assignment warning at fuzzificador.v(72): truncated value with size 32 to match size of target (8)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666882825723 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fuzzificador.v(80) " "Verilog HDL assignment warning at fuzzificador.v(80): truncated value with size 32 to match size of target (8)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666882825724 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fuzzificador.v(84) " "Verilog HDL assignment warning at fuzzificador.v(84): truncated value with size 32 to match size of target (8)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666882825724 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MF_01_UP fuzzificador.v(19) " "Verilog HDL Always Construct warning at fuzzificador.v(19): inferring latch(es) for variable \"MF_01_UP\", which holds its previous value in one or more paths through the always construct" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666882825724 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MF_01_LOW fuzzificador.v(19) " "Verilog HDL Always Construct warning at fuzzificador.v(19): inferring latch(es) for variable \"MF_01_LOW\", which holds its previous value in one or more paths through the always construct" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666882825724 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MF_02_UP fuzzificador.v(19) " "Verilog HDL Always Construct warning at fuzzificador.v(19): inferring latch(es) for variable \"MF_02_UP\", which holds its previous value in one or more paths through the always construct" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666882825724 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MF_02_LOW fuzzificador.v(19) " "Verilog HDL Always Construct warning at fuzzificador.v(19): inferring latch(es) for variable \"MF_02_LOW\", which holds its previous value in one or more paths through the always construct" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666882825724 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MF_03_UP fuzzificador.v(19) " "Verilog HDL Always Construct warning at fuzzificador.v(19): inferring latch(es) for variable \"MF_03_UP\", which holds its previous value in one or more paths through the always construct" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666882825724 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MF_03_LOW fuzzificador.v(19) " "Verilog HDL Always Construct warning at fuzzificador.v(19): inferring latch(es) for variable \"MF_03_LOW\", which holds its previous value in one or more paths through the always construct" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666882825724 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_03_LOW\[0\] fuzzificador.v(19) " "Inferred latch for \"MF_03_LOW\[0\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825724 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_03_LOW\[1\] fuzzificador.v(19) " "Inferred latch for \"MF_03_LOW\[1\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825724 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_03_LOW\[2\] fuzzificador.v(19) " "Inferred latch for \"MF_03_LOW\[2\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825724 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_03_LOW\[3\] fuzzificador.v(19) " "Inferred latch for \"MF_03_LOW\[3\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825724 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_03_LOW\[4\] fuzzificador.v(19) " "Inferred latch for \"MF_03_LOW\[4\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825724 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_03_LOW\[5\] fuzzificador.v(19) " "Inferred latch for \"MF_03_LOW\[5\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825724 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_03_LOW\[6\] fuzzificador.v(19) " "Inferred latch for \"MF_03_LOW\[6\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825724 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_03_LOW\[7\] fuzzificador.v(19) " "Inferred latch for \"MF_03_LOW\[7\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825724 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_03_UP\[0\] fuzzificador.v(19) " "Inferred latch for \"MF_03_UP\[0\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825724 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_03_UP\[1\] fuzzificador.v(19) " "Inferred latch for \"MF_03_UP\[1\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825724 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_03_UP\[2\] fuzzificador.v(19) " "Inferred latch for \"MF_03_UP\[2\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825724 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_03_UP\[3\] fuzzificador.v(19) " "Inferred latch for \"MF_03_UP\[3\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825724 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_03_UP\[4\] fuzzificador.v(19) " "Inferred latch for \"MF_03_UP\[4\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825724 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_03_UP\[5\] fuzzificador.v(19) " "Inferred latch for \"MF_03_UP\[5\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825724 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_03_UP\[6\] fuzzificador.v(19) " "Inferred latch for \"MF_03_UP\[6\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825724 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_03_UP\[7\] fuzzificador.v(19) " "Inferred latch for \"MF_03_UP\[7\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825724 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_02_LOW\[0\] fuzzificador.v(19) " "Inferred latch for \"MF_02_LOW\[0\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825724 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_02_LOW\[1\] fuzzificador.v(19) " "Inferred latch for \"MF_02_LOW\[1\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825724 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_02_LOW\[2\] fuzzificador.v(19) " "Inferred latch for \"MF_02_LOW\[2\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825724 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_02_LOW\[3\] fuzzificador.v(19) " "Inferred latch for \"MF_02_LOW\[3\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825724 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_02_LOW\[4\] fuzzificador.v(19) " "Inferred latch for \"MF_02_LOW\[4\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825724 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_02_LOW\[5\] fuzzificador.v(19) " "Inferred latch for \"MF_02_LOW\[5\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825724 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_02_LOW\[6\] fuzzificador.v(19) " "Inferred latch for \"MF_02_LOW\[6\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825724 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_02_LOW\[7\] fuzzificador.v(19) " "Inferred latch for \"MF_02_LOW\[7\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825724 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_02_UP\[0\] fuzzificador.v(19) " "Inferred latch for \"MF_02_UP\[0\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825724 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_02_UP\[1\] fuzzificador.v(19) " "Inferred latch for \"MF_02_UP\[1\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825725 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_02_UP\[2\] fuzzificador.v(19) " "Inferred latch for \"MF_02_UP\[2\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825725 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_02_UP\[3\] fuzzificador.v(19) " "Inferred latch for \"MF_02_UP\[3\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825725 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_02_UP\[4\] fuzzificador.v(19) " "Inferred latch for \"MF_02_UP\[4\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825725 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_02_UP\[5\] fuzzificador.v(19) " "Inferred latch for \"MF_02_UP\[5\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825725 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_02_UP\[6\] fuzzificador.v(19) " "Inferred latch for \"MF_02_UP\[6\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825725 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_02_UP\[7\] fuzzificador.v(19) " "Inferred latch for \"MF_02_UP\[7\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825725 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_01_LOW\[0\] fuzzificador.v(19) " "Inferred latch for \"MF_01_LOW\[0\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825725 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_01_LOW\[1\] fuzzificador.v(19) " "Inferred latch for \"MF_01_LOW\[1\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825725 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_01_LOW\[2\] fuzzificador.v(19) " "Inferred latch for \"MF_01_LOW\[2\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825725 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_01_LOW\[3\] fuzzificador.v(19) " "Inferred latch for \"MF_01_LOW\[3\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825725 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_01_LOW\[4\] fuzzificador.v(19) " "Inferred latch for \"MF_01_LOW\[4\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825725 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_01_LOW\[5\] fuzzificador.v(19) " "Inferred latch for \"MF_01_LOW\[5\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825725 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_01_LOW\[6\] fuzzificador.v(19) " "Inferred latch for \"MF_01_LOW\[6\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825725 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_01_LOW\[7\] fuzzificador.v(19) " "Inferred latch for \"MF_01_LOW\[7\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825725 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_01_UP\[0\] fuzzificador.v(19) " "Inferred latch for \"MF_01_UP\[0\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825725 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_01_UP\[1\] fuzzificador.v(19) " "Inferred latch for \"MF_01_UP\[1\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825725 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_01_UP\[2\] fuzzificador.v(19) " "Inferred latch for \"MF_01_UP\[2\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825725 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_01_UP\[3\] fuzzificador.v(19) " "Inferred latch for \"MF_01_UP\[3\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825725 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_01_UP\[4\] fuzzificador.v(19) " "Inferred latch for \"MF_01_UP\[4\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825725 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_01_UP\[5\] fuzzificador.v(19) " "Inferred latch for \"MF_01_UP\[5\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825725 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_01_UP\[6\] fuzzificador.v(19) " "Inferred latch for \"MF_01_UP\[6\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825725 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_01_UP\[7\] fuzzificador.v(19) " "Inferred latch for \"MF_01_UP\[7\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825725 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fuzzificador FOU:U1\|fuzzificador:in2 " "Elaborating entity \"fuzzificador\" for hierarchy \"FOU:U1\|fuzzificador:in2\"" {  } { { "FOU.v" "in2" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/FOU.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666882825726 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fuzzificador.v(24) " "Verilog HDL assignment warning at fuzzificador.v(24): truncated value with size 32 to match size of target (8)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666882825728 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fuzzificador.v(28) " "Verilog HDL assignment warning at fuzzificador.v(28): truncated value with size 32 to match size of target (8)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666882825728 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fuzzificador.v(35) " "Verilog HDL assignment warning at fuzzificador.v(35): truncated value with size 32 to match size of target (8)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666882825728 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fuzzificador.v(39) " "Verilog HDL assignment warning at fuzzificador.v(39): truncated value with size 32 to match size of target (8)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666882825729 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fuzzificador.v(46) " "Verilog HDL assignment warning at fuzzificador.v(46): truncated value with size 32 to match size of target (8)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666882825729 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fuzzificador.v(50) " "Verilog HDL assignment warning at fuzzificador.v(50): truncated value with size 32 to match size of target (8)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666882825729 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fuzzificador.v(57) " "Verilog HDL assignment warning at fuzzificador.v(57): truncated value with size 32 to match size of target (8)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666882825729 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fuzzificador.v(61) " "Verilog HDL assignment warning at fuzzificador.v(61): truncated value with size 32 to match size of target (8)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666882825729 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fuzzificador.v(68) " "Verilog HDL assignment warning at fuzzificador.v(68): truncated value with size 32 to match size of target (8)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666882825729 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fuzzificador.v(72) " "Verilog HDL assignment warning at fuzzificador.v(72): truncated value with size 32 to match size of target (8)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666882825729 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fuzzificador.v(80) " "Verilog HDL assignment warning at fuzzificador.v(80): truncated value with size 32 to match size of target (8)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666882825729 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fuzzificador.v(84) " "Verilog HDL assignment warning at fuzzificador.v(84): truncated value with size 32 to match size of target (8)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666882825729 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MF_01_UP fuzzificador.v(19) " "Verilog HDL Always Construct warning at fuzzificador.v(19): inferring latch(es) for variable \"MF_01_UP\", which holds its previous value in one or more paths through the always construct" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666882825729 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MF_01_LOW fuzzificador.v(19) " "Verilog HDL Always Construct warning at fuzzificador.v(19): inferring latch(es) for variable \"MF_01_LOW\", which holds its previous value in one or more paths through the always construct" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666882825729 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MF_02_UP fuzzificador.v(19) " "Verilog HDL Always Construct warning at fuzzificador.v(19): inferring latch(es) for variable \"MF_02_UP\", which holds its previous value in one or more paths through the always construct" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666882825729 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MF_02_LOW fuzzificador.v(19) " "Verilog HDL Always Construct warning at fuzzificador.v(19): inferring latch(es) for variable \"MF_02_LOW\", which holds its previous value in one or more paths through the always construct" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666882825729 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MF_03_UP fuzzificador.v(19) " "Verilog HDL Always Construct warning at fuzzificador.v(19): inferring latch(es) for variable \"MF_03_UP\", which holds its previous value in one or more paths through the always construct" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666882825729 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MF_03_LOW fuzzificador.v(19) " "Verilog HDL Always Construct warning at fuzzificador.v(19): inferring latch(es) for variable \"MF_03_LOW\", which holds its previous value in one or more paths through the always construct" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666882825729 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_03_LOW\[0\] fuzzificador.v(19) " "Inferred latch for \"MF_03_LOW\[0\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825729 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_03_LOW\[1\] fuzzificador.v(19) " "Inferred latch for \"MF_03_LOW\[1\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825729 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_03_LOW\[2\] fuzzificador.v(19) " "Inferred latch for \"MF_03_LOW\[2\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825729 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_03_LOW\[3\] fuzzificador.v(19) " "Inferred latch for \"MF_03_LOW\[3\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825729 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_03_LOW\[4\] fuzzificador.v(19) " "Inferred latch for \"MF_03_LOW\[4\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825729 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_03_LOW\[5\] fuzzificador.v(19) " "Inferred latch for \"MF_03_LOW\[5\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825729 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_03_LOW\[6\] fuzzificador.v(19) " "Inferred latch for \"MF_03_LOW\[6\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825729 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_03_LOW\[7\] fuzzificador.v(19) " "Inferred latch for \"MF_03_LOW\[7\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825729 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_03_UP\[0\] fuzzificador.v(19) " "Inferred latch for \"MF_03_UP\[0\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825729 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_03_UP\[1\] fuzzificador.v(19) " "Inferred latch for \"MF_03_UP\[1\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825729 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_03_UP\[2\] fuzzificador.v(19) " "Inferred latch for \"MF_03_UP\[2\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825729 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_03_UP\[3\] fuzzificador.v(19) " "Inferred latch for \"MF_03_UP\[3\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825729 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_03_UP\[4\] fuzzificador.v(19) " "Inferred latch for \"MF_03_UP\[4\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825729 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_03_UP\[5\] fuzzificador.v(19) " "Inferred latch for \"MF_03_UP\[5\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825729 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_03_UP\[6\] fuzzificador.v(19) " "Inferred latch for \"MF_03_UP\[6\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825729 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_03_UP\[7\] fuzzificador.v(19) " "Inferred latch for \"MF_03_UP\[7\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825729 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_02_LOW\[0\] fuzzificador.v(19) " "Inferred latch for \"MF_02_LOW\[0\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825729 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_02_LOW\[1\] fuzzificador.v(19) " "Inferred latch for \"MF_02_LOW\[1\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825729 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_02_LOW\[2\] fuzzificador.v(19) " "Inferred latch for \"MF_02_LOW\[2\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825729 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_02_LOW\[3\] fuzzificador.v(19) " "Inferred latch for \"MF_02_LOW\[3\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825730 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_02_LOW\[4\] fuzzificador.v(19) " "Inferred latch for \"MF_02_LOW\[4\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825730 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_02_LOW\[5\] fuzzificador.v(19) " "Inferred latch for \"MF_02_LOW\[5\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825730 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_02_LOW\[6\] fuzzificador.v(19) " "Inferred latch for \"MF_02_LOW\[6\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825730 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_02_LOW\[7\] fuzzificador.v(19) " "Inferred latch for \"MF_02_LOW\[7\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825730 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_02_UP\[0\] fuzzificador.v(19) " "Inferred latch for \"MF_02_UP\[0\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825730 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_02_UP\[1\] fuzzificador.v(19) " "Inferred latch for \"MF_02_UP\[1\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825730 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_02_UP\[2\] fuzzificador.v(19) " "Inferred latch for \"MF_02_UP\[2\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825730 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_02_UP\[3\] fuzzificador.v(19) " "Inferred latch for \"MF_02_UP\[3\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825730 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_02_UP\[4\] fuzzificador.v(19) " "Inferred latch for \"MF_02_UP\[4\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825730 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_02_UP\[5\] fuzzificador.v(19) " "Inferred latch for \"MF_02_UP\[5\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825730 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_02_UP\[6\] fuzzificador.v(19) " "Inferred latch for \"MF_02_UP\[6\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825730 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_02_UP\[7\] fuzzificador.v(19) " "Inferred latch for \"MF_02_UP\[7\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825730 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_01_LOW\[0\] fuzzificador.v(19) " "Inferred latch for \"MF_01_LOW\[0\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825730 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_01_LOW\[1\] fuzzificador.v(19) " "Inferred latch for \"MF_01_LOW\[1\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825730 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_01_LOW\[2\] fuzzificador.v(19) " "Inferred latch for \"MF_01_LOW\[2\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825730 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_01_LOW\[3\] fuzzificador.v(19) " "Inferred latch for \"MF_01_LOW\[3\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825730 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_01_LOW\[4\] fuzzificador.v(19) " "Inferred latch for \"MF_01_LOW\[4\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825730 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_01_LOW\[5\] fuzzificador.v(19) " "Inferred latch for \"MF_01_LOW\[5\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825730 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_01_LOW\[6\] fuzzificador.v(19) " "Inferred latch for \"MF_01_LOW\[6\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825730 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_01_LOW\[7\] fuzzificador.v(19) " "Inferred latch for \"MF_01_LOW\[7\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825730 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_01_UP\[0\] fuzzificador.v(19) " "Inferred latch for \"MF_01_UP\[0\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825730 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_01_UP\[1\] fuzzificador.v(19) " "Inferred latch for \"MF_01_UP\[1\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825730 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_01_UP\[2\] fuzzificador.v(19) " "Inferred latch for \"MF_01_UP\[2\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825730 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_01_UP\[3\] fuzzificador.v(19) " "Inferred latch for \"MF_01_UP\[3\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825730 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_01_UP\[4\] fuzzificador.v(19) " "Inferred latch for \"MF_01_UP\[4\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825730 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_01_UP\[5\] fuzzificador.v(19) " "Inferred latch for \"MF_01_UP\[5\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825730 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_01_UP\[6\] fuzzificador.v(19) " "Inferred latch for \"MF_01_UP\[6\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825730 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_01_UP\[7\] fuzzificador.v(19) " "Inferred latch for \"MF_01_UP\[7\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882825730 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inferencia inferencia:U3 " "Elaborating entity \"inferencia\" for hierarchy \"inferencia:U3\"" {  } { { "Fuzzy_1.v" "U3" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/Fuzzy_1.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666882825731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Unidade_regras inferencia:U3\|Unidade_regras:UP " "Elaborating entity \"Unidade_regras\" for hierarchy \"inferencia:U3\|Unidade_regras:UP\"" {  } { { "inferencia.v" "UP" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/inferencia.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666882825733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4b_U_reg inferencia:U3\|Unidade_regras:UP\|mux4b_U_reg:A " "Elaborating entity \"mux4b_U_reg\" for hierarchy \"inferencia:U3\|Unidade_regras:UP\|mux4b_U_reg:A\"" {  } { { "Unidade_regras.v" "A" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/Unidade_regras.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666882825736 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "mux4b_U_reg.v(7) " "Verilog HDL Case Statement information at mux4b_U_reg.v(7): all case item expressions in this case statement are onehot" {  } { { "mux4b_U_reg.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/mux4b_U_reg.v" 7 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1666882825737 "|Fuzzy_1|inferencia:U3|Unidade_regras:UP|mux4b_U_reg:A"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compara_U_reg inferencia:U3\|Unidade_regras:UP\|compara_U_reg:minimo " "Elaborating entity \"compara_U_reg\" for hierarchy \"inferencia:U3\|Unidade_regras:UP\|compara_U_reg:minimo\"" {  } { { "Unidade_regras.v" "minimo" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/Unidade_regras.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666882825740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compara_Maximo inferencia:U3\|Unidade_regras:UP\|compara_Maximo:U2 " "Elaborating entity \"compara_Maximo\" for hierarchy \"inferencia:U3\|Unidade_regras:UP\|compara_Maximo:U2\"" {  } { { "Unidade_regras.v" "U2" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/Unidade_regras.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666882825743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador_saida inferencia:U3\|Unidade_regras:UP\|Registrador_saida:U3 " "Elaborating entity \"Registrador_saida\" for hierarchy \"inferencia:U3\|Unidade_regras:UP\|Registrador_saida:U3\"" {  } { { "Unidade_regras.v" "U3" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/Unidade_regras.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666882825745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffd inferencia:U3\|Unidade_regras:UP\|Registrador_saida:U3\|ffd:zero " "Elaborating entity \"ffd\" for hierarchy \"inferencia:U3\|Unidade_regras:UP\|Registrador_saida:U3\|ffd:zero\"" {  } { { "Registrador_saida.v" "zero" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/Registrador_saida.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666882825746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "codificador_inferencia inferencia:U3\|Unidade_regras:UP\|Registrador_saida:U3\|codificador_inferencia:cod " "Elaborating entity \"codificador_inferencia\" for hierarchy \"inferencia:U3\|Unidade_regras:UP\|Registrador_saida:U3\|codificador_inferencia:cod\"" {  } { { "Registrador_saida.v" "cod" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/Registrador_saida.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666882825749 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rst codificador_inferencia.v(8) " "Verilog HDL Always Construct warning at codificador_inferencia.v(8): variable \"rst\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "codificador_inferencia.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/codificador_inferencia.v" 8 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1666882825749 "|Fuzzy_1|inferencia:U3|Unidade_regras:UP|Registrador_saida:U3|codificador_inferencia:cod"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4CANAIS_4b inferencia:U3\|Unidade_regras:UP\|mux_4CANAIS_4b:U4 " "Elaborating entity \"mux_4CANAIS_4b\" for hierarchy \"inferencia:U3\|Unidade_regras:UP\|mux_4CANAIS_4b:U4\"" {  } { { "Unidade_regras.v" "U4" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/Unidade_regras.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666882825751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "codificador inferencia:U3\|codificador:Cod " "Elaborating entity \"codificador\" for hierarchy \"inferencia:U3\|codificador:Cod\"" {  } { { "inferencia.v" "Cod" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/inferencia.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666882825757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TR_defuzzy TR_defuzzy:U4 " "Elaborating entity \"TR_defuzzy\" for hierarchy \"TR_defuzzy:U4\"" {  } { { "Fuzzy_1.v" "U4" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/Fuzzy_1.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666882825759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma TR_defuzzy:U4\|soma:s1 " "Elaborating entity \"soma\" for hierarchy \"TR_defuzzy:U4\|soma:s1\"" {  } { { "TR_defuzzy.v" "s1" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/TR_defuzzy.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666882825760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma_X_pos TR_defuzzy:U4\|soma_X_pos:x1 " "Elaborating entity \"soma_X_pos\" for hierarchy \"TR_defuzzy:U4\|soma_X_pos:x1\"" {  } { { "TR_defuzzy.v" "x1" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/TR_defuzzy.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666882825762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma_total TR_defuzzy:U4\|soma_total:x2 " "Elaborating entity \"soma_total\" for hierarchy \"TR_defuzzy:U4\|soma_total:x2\"" {  } { { "TR_defuzzy.v" "x2" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/TR_defuzzy.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666882825763 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 cod 7 3 " "Port \"ordered port 0\" on the entity instantiation of \"cod\" is connected to a signal of width 7. The formal width of the signal in the module is 3.  The extra bits will be left dangling without any fan-out logic." {  } { { "Registrador_saida.v" "cod" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/Registrador_saida.v" 17 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1666882825796 "|Fuzzy_1|inferencia:U3|Unidade_regras:UP|Registrador_saida:U3|codificador_inferencia:cod"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "inferencia:U3\|codigo_pos_mem\[2\] " "Net \"inferencia:U3\|codigo_pos_mem\[2\]\" is missing source, defaulting to GND" {  } { { "inferencia.v" "codigo_pos_mem\[2\]" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/inferencia.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1666882825799 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1666882825799 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "17 " "Inferred 17 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "TR_defuzzy:U4\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"TR_defuzzy:U4\|Div0\"" {  } { { "TR_defuzzy.v" "Div0" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/TR_defuzzy.v" 26 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666882826513 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "FOU:U1\|fuzzificador:in1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"FOU:U1\|fuzzificador:in1\|Div0\"" {  } { { "fuzzificador.v" "Div0" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666882826513 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "FOU:U1\|fuzzificador:in1\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"FOU:U1\|fuzzificador:in1\|Div2\"" {  } { { "fuzzificador.v" "Div2" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 46 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666882826513 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "FOU:U1\|fuzzificador:in1\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"FOU:U1\|fuzzificador:in1\|Div3\"" {  } { { "fuzzificador.v" "Div3" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 50 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666882826513 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "FOU:U1\|fuzzificador:in1\|Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"FOU:U1\|fuzzificador:in1\|Div6\"" {  } { { "fuzzificador.v" "Div6" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 68 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666882826513 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "FOU:U1\|fuzzificador:in2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"FOU:U1\|fuzzificador:in2\|Div0\"" {  } { { "fuzzificador.v" "Div0" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666882826513 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "FOU:U1\|fuzzificador:in2\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"FOU:U1\|fuzzificador:in2\|Div2\"" {  } { { "fuzzificador.v" "Div2" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 46 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666882826513 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "FOU:U1\|fuzzificador:in2\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"FOU:U1\|fuzzificador:in2\|Div3\"" {  } { { "fuzzificador.v" "Div3" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 50 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666882826513 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "FOU:U1\|fuzzificador:in2\|Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"FOU:U1\|fuzzificador:in2\|Div6\"" {  } { { "fuzzificador.v" "Div6" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 68 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666882826513 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "FOU:U1\|fuzzificador:in2\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"FOU:U1\|fuzzificador:in2\|Div4\"" {  } { { "fuzzificador.v" "Div4" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 57 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666882826513 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "FOU:U1\|fuzzificador:in2\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"FOU:U1\|fuzzificador:in2\|Div5\"" {  } { { "fuzzificador.v" "Div5" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 61 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666882826513 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "FOU:U1\|fuzzificador:in2\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"FOU:U1\|fuzzificador:in2\|Div1\"" {  } { { "fuzzificador.v" "Div1" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 39 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666882826513 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "FOU:U1\|fuzzificador:in2\|Div7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"FOU:U1\|fuzzificador:in2\|Div7\"" {  } { { "fuzzificador.v" "Div7" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 80 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666882826513 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "FOU:U1\|fuzzificador:in1\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"FOU:U1\|fuzzificador:in1\|Div4\"" {  } { { "fuzzificador.v" "Div4" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 57 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666882826513 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "FOU:U1\|fuzzificador:in1\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"FOU:U1\|fuzzificador:in1\|Div5\"" {  } { { "fuzzificador.v" "Div5" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 61 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666882826513 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "FOU:U1\|fuzzificador:in1\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"FOU:U1\|fuzzificador:in1\|Div1\"" {  } { { "fuzzificador.v" "Div1" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 39 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666882826513 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "FOU:U1\|fuzzificador:in1\|Div7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"FOU:U1\|fuzzificador:in1\|Div7\"" {  } { { "fuzzificador.v" "Div7" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 80 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666882826513 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1666882826513 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TR_defuzzy:U4\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"TR_defuzzy:U4\|lpm_divide:Div0\"" {  } { { "TR_defuzzy.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/TR_defuzzy.v" 26 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666882826585 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TR_defuzzy:U4\|lpm_divide:Div0 " "Instantiated megafunction \"TR_defuzzy:U4\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666882826585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666882826585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666882826585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666882826585 ""}  } { { "TR_defuzzy.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/TR_defuzzy.v" 26 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666882826585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lkm " "Found entity 1: lpm_divide_lkm" {  } { { "db/lpm_divide_lkm.tdf" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/db/lpm_divide_lkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666882826637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882826637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/db/sign_div_unsign_dnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666882826658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882826658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_eaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eaf " "Found entity 1: alt_u_div_eaf" {  } { { "db/alt_u_div_eaf.tdf" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/db/alt_u_div_eaf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666882826693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882826693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666882826745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882826745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666882826793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882826793 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FOU:U1\|fuzzificador:in1\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"FOU:U1\|fuzzificador:in1\|lpm_divide:Div0\"" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 28 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666882826812 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FOU:U1\|fuzzificador:in1\|lpm_divide:Div0 " "Instantiated megafunction \"FOU:U1\|fuzzificador:in1\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666882826812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666882826812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666882826812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666882826812 ""}  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 28 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666882826812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2jm " "Found entity 1: lpm_divide_2jm" {  } { { "db/lpm_divide_2jm.tdf" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/db/lpm_divide_2jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666882826859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882826859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/db/sign_div_unsign_qlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666882826879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882826879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_87f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_87f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_87f " "Found entity 1: alt_u_div_87f" {  } { { "db/alt_u_div_87f.tdf" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/db/alt_u_div_87f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666882826924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882826924 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FOU:U1\|fuzzificador:in1\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"FOU:U1\|fuzzificador:in1\|lpm_divide:Div2\"" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 46 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666882826949 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FOU:U1\|fuzzificador:in1\|lpm_divide:Div2 " "Instantiated megafunction \"FOU:U1\|fuzzificador:in1\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666882826949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666882826949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666882826949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666882826949 ""}  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 46 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666882826949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3jm " "Found entity 1: lpm_divide_3jm" {  } { { "db/lpm_divide_3jm.tdf" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/db/lpm_divide_3jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666882826994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882826994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/db/sign_div_unsign_rlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666882827015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882827015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a7f " "Found entity 1: alt_u_div_a7f" {  } { { "db/alt_u_div_a7f.tdf" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/db/alt_u_div_a7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666882827064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882827064 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FOU:U1\|fuzzificador:in1\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"FOU:U1\|fuzzificador:in1\|lpm_divide:Div3\"" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 50 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666882827091 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FOU:U1\|fuzzificador:in1\|lpm_divide:Div3 " "Instantiated megafunction \"FOU:U1\|fuzzificador:in1\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666882827091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666882827091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666882827091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666882827091 ""}  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 50 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666882827091 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FOU:U1\|fuzzificador:in1\|lpm_divide:Div6 " "Elaborated megafunction instantiation \"FOU:U1\|fuzzificador:in1\|lpm_divide:Div6\"" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 68 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666882827114 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FOU:U1\|fuzzificador:in1\|lpm_divide:Div6 " "Instantiated megafunction \"FOU:U1\|fuzzificador:in1\|lpm_divide:Div6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666882827114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666882827114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666882827114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666882827114 ""}  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 68 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666882827114 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FOU:U1\|fuzzificador:in2\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"FOU:U1\|fuzzificador:in2\|lpm_divide:Div0\"" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 28 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666882827138 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FOU:U1\|fuzzificador:in2\|lpm_divide:Div0 " "Instantiated megafunction \"FOU:U1\|fuzzificador:in2\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666882827138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666882827138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666882827138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666882827138 ""}  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 28 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666882827138 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FOU:U1\|fuzzificador:in2\|lpm_divide:Div6 " "Elaborated megafunction instantiation \"FOU:U1\|fuzzificador:in2\|lpm_divide:Div6\"" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 68 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666882827199 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FOU:U1\|fuzzificador:in2\|lpm_divide:Div6 " "Instantiated megafunction \"FOU:U1\|fuzzificador:in2\|lpm_divide:Div6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666882827199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666882827199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666882827199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666882827199 ""}  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 68 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666882827199 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FOU:U1\|fuzzificador:in2\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"FOU:U1\|fuzzificador:in2\|lpm_divide:Div4\"" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 57 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666882827222 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FOU:U1\|fuzzificador:in2\|lpm_divide:Div4 " "Instantiated megafunction \"FOU:U1\|fuzzificador:in2\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666882827222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666882827222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666882827222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666882827222 ""}  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 57 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666882827222 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FOU:U1\|fuzzificador:in2\|lpm_divide:Div7 " "Elaborated megafunction instantiation \"FOU:U1\|fuzzificador:in2\|lpm_divide:Div7\"" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 80 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666882827283 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FOU:U1\|fuzzificador:in2\|lpm_divide:Div7 " "Instantiated megafunction \"FOU:U1\|fuzzificador:in2\|lpm_divide:Div7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666882827283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666882827283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666882827283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666882827283 ""}  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 80 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666882827283 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FOU:U1\|fuzzificador:in1\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"FOU:U1\|fuzzificador:in1\|lpm_divide:Div4\"" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 57 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666882827307 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FOU:U1\|fuzzificador:in1\|lpm_divide:Div4 " "Instantiated megafunction \"FOU:U1\|fuzzificador:in1\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666882827307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666882827307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666882827307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666882827307 ""}  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 57 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666882827307 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FOU:U1\|fuzzificador:in1\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"FOU:U1\|fuzzificador:in1\|lpm_divide:Div1\"" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 39 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666882827348 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FOU:U1\|fuzzificador:in1\|lpm_divide:Div1 " "Instantiated megafunction \"FOU:U1\|fuzzificador:in1\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666882827348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666882827348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666882827348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666882827348 ""}  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 39 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666882827348 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FOU:U1\|fuzzificador:in1\|lpm_divide:Div7 " "Elaborated megafunction instantiation \"FOU:U1\|fuzzificador:in1\|lpm_divide:Div7\"" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 80 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666882827373 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FOU:U1\|fuzzificador:in1\|lpm_divide:Div7 " "Instantiated megafunction \"FOU:U1\|fuzzificador:in1\|lpm_divide:Div7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666882827373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666882827373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666882827373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666882827373 ""}  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 80 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666882827373 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1666882828257 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "ffds.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/ffds.v" 11 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1666882828318 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1666882828318 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1666882833430 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "FOU:U1\|fuzzificador:in1\|lpm_divide:Div2\|lpm_divide_3jm:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_a7f:divider\|add_sub_18_result_int\[2\]~12 " "Logic cell \"FOU:U1\|fuzzificador:in1\|lpm_divide:Div2\|lpm_divide_3jm:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_a7f:divider\|add_sub_18_result_int\[2\]~12\"" {  } { { "db/alt_u_div_a7f.tdf" "add_sub_18_result_int\[2\]~12" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/db/alt_u_div_a7f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666882835161 ""} { "Info" "ISCL_SCL_CELL_NAME" "FOU:U1\|fuzzificador:in1\|lpm_divide:Div2\|lpm_divide_3jm:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_a7f:divider\|add_sub_18_result_int\[1\]~14 " "Logic cell \"FOU:U1\|fuzzificador:in1\|lpm_divide:Div2\|lpm_divide_3jm:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_a7f:divider\|add_sub_18_result_int\[1\]~14\"" {  } { { "db/alt_u_div_a7f.tdf" "add_sub_18_result_int\[1\]~14" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/db/alt_u_div_a7f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666882835161 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1666882835161 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/output_files/Fuzzy_1.map.smsg " "Generated suppressed messages file F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/output_files/Fuzzy_1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882835254 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1666882835513 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666882835513 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6497 " "Implemented 6497 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1666882835748 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1666882835748 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6469 " "Implemented 6469 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1666882835748 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1666882835748 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 49 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4837 " "Peak virtual memory: 4837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666882835777 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 27 12:00:35 2022 " "Processing ended: Thu Oct 27 12:00:35 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666882835777 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666882835777 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666882835777 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882835777 ""}
