<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>XeThru Embedded Platform - XEP: Usbhs Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">XeThru Embedded Platform - XEP
          &#160;<span id="projectnumber">3.4.7</span>
        </div>
        <div id="projectbrief" class="col-sm-12">Embedded platform for XeThru firmware products</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="struct_usbhs-members.xhtml">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">Usbhs Struct Reference<div class="ingroups"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.xhtml">USB High-Speed Interface</a> &#124; <a class="el" href="group___s_a_m_s70___u_s_b_h_s.xhtml">USB High-Speed Interface</a> &#124; <a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml">USB High-Speed Interface</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="same70_2component_2component__usbhs_8h_source.xhtml">component_usbhs.h</a>&gt;</code></p>
<div class="dynheader">
Collaboration diagram for Usbhs:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="struct_usbhs__coll__graph.svg" width="310" height="127"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
<center><span class="legend">[<a href="graph_legend.xhtml">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a66f7db5ff419e8dc19e738ddb1edad43"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usbhs.xhtml#a66f7db5ff419e8dc19e738ddb1edad43">USBHS_DEVCTRL</a></td></tr>
<tr class="memdesc:a66f7db5ff419e8dc19e738ddb1edad43"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usbhs.xhtml">Usbhs</a> Offset: 0x0000) Device General Control Register  <a href="#a66f7db5ff419e8dc19e738ddb1edad43">More...</a><br /></td></tr>
<tr class="separator:a66f7db5ff419e8dc19e738ddb1edad43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2daf34a1200aa8d50da9705563324030"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usbhs.xhtml#a2daf34a1200aa8d50da9705563324030">USBHS_DEVISR</a></td></tr>
<tr class="memdesc:a2daf34a1200aa8d50da9705563324030"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usbhs.xhtml">Usbhs</a> Offset: 0x0004) Device Global Interrupt Status Register  <a href="#a2daf34a1200aa8d50da9705563324030">More...</a><br /></td></tr>
<tr class="separator:a2daf34a1200aa8d50da9705563324030"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae85fedce405bedc16a23427a1ee375e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usbhs.xhtml#aae85fedce405bedc16a23427a1ee375e">USBHS_DEVICR</a></td></tr>
<tr class="memdesc:aae85fedce405bedc16a23427a1ee375e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usbhs.xhtml">Usbhs</a> Offset: 0x0008) Device Global Interrupt Clear Register  <a href="#aae85fedce405bedc16a23427a1ee375e">More...</a><br /></td></tr>
<tr class="separator:aae85fedce405bedc16a23427a1ee375e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a645e27f23e778bd26cf1282a7009fa00"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usbhs.xhtml#a645e27f23e778bd26cf1282a7009fa00">USBHS_DEVIFR</a></td></tr>
<tr class="memdesc:a645e27f23e778bd26cf1282a7009fa00"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usbhs.xhtml">Usbhs</a> Offset: 0x000C) Device Global Interrupt Set Register  <a href="#a645e27f23e778bd26cf1282a7009fa00">More...</a><br /></td></tr>
<tr class="separator:a645e27f23e778bd26cf1282a7009fa00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a2a43c4841abc9d3943e177bf019da9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usbhs.xhtml#a8a2a43c4841abc9d3943e177bf019da9">USBHS_DEVIMR</a></td></tr>
<tr class="memdesc:a8a2a43c4841abc9d3943e177bf019da9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usbhs.xhtml">Usbhs</a> Offset: 0x0010) Device Global Interrupt Mask Register  <a href="#a8a2a43c4841abc9d3943e177bf019da9">More...</a><br /></td></tr>
<tr class="separator:a8a2a43c4841abc9d3943e177bf019da9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16d6774c352a3fbdb47e5ce9ffcbdf04"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usbhs.xhtml#a16d6774c352a3fbdb47e5ce9ffcbdf04">USBHS_DEVIDR</a></td></tr>
<tr class="memdesc:a16d6774c352a3fbdb47e5ce9ffcbdf04"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usbhs.xhtml">Usbhs</a> Offset: 0x0014) Device Global Interrupt Disable Register  <a href="#a16d6774c352a3fbdb47e5ce9ffcbdf04">More...</a><br /></td></tr>
<tr class="separator:a16d6774c352a3fbdb47e5ce9ffcbdf04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a296df4fd18fd58b2529de5cd58fde1b4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usbhs.xhtml#a296df4fd18fd58b2529de5cd58fde1b4">USBHS_DEVIER</a></td></tr>
<tr class="memdesc:a296df4fd18fd58b2529de5cd58fde1b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usbhs.xhtml">Usbhs</a> Offset: 0x0018) Device Global Interrupt Enable Register  <a href="#a296df4fd18fd58b2529de5cd58fde1b4">More...</a><br /></td></tr>
<tr class="separator:a296df4fd18fd58b2529de5cd58fde1b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b64f65e7831453e1c648c2704e6214a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usbhs.xhtml#a3b64f65e7831453e1c648c2704e6214a">USBHS_DEVEPT</a></td></tr>
<tr class="memdesc:a3b64f65e7831453e1c648c2704e6214a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usbhs.xhtml">Usbhs</a> Offset: 0x001C) Device <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> Register  <a href="#a3b64f65e7831453e1c648c2704e6214a">More...</a><br /></td></tr>
<tr class="separator:a3b64f65e7831453e1c648c2704e6214a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0df7ec1fd84f99453fe549f6b1b9717b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usbhs.xhtml#a0df7ec1fd84f99453fe549f6b1b9717b">USBHS_DEVFNUM</a></td></tr>
<tr class="memdesc:a0df7ec1fd84f99453fe549f6b1b9717b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usbhs.xhtml">Usbhs</a> Offset: 0x0020) Device Frame Number Register  <a href="#a0df7ec1fd84f99453fe549f6b1b9717b">More...</a><br /></td></tr>
<tr class="separator:a0df7ec1fd84f99453fe549f6b1b9717b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2826a3a1189fa4463606376849de96d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usbhs.xhtml#aa2826a3a1189fa4463606376849de96d">Reserved1</a> [55]</td></tr>
<tr class="separator:aa2826a3a1189fa4463606376849de96d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cf0b2333d3d036bf0f236ea168fbb23"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usbhs.xhtml#a7cf0b2333d3d036bf0f236ea168fbb23">USBHS_DEVEPTCFG</a> [10]</td></tr>
<tr class="memdesc:a7cf0b2333d3d036bf0f236ea168fbb23"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usbhs.xhtml">Usbhs</a> Offset: 0x100) Device <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> Configuration Register (n = 0)  <a href="#a7cf0b2333d3d036bf0f236ea168fbb23">More...</a><br /></td></tr>
<tr class="separator:a7cf0b2333d3d036bf0f236ea168fbb23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b9af5303fb9ef093c45af420c51e122"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usbhs.xhtml#a7b9af5303fb9ef093c45af420c51e122">Reserved2</a> [2]</td></tr>
<tr class="separator:a7b9af5303fb9ef093c45af420c51e122"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8682f1658eea35837b89f904ba197df4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usbhs.xhtml#a8682f1658eea35837b89f904ba197df4">USBHS_DEVEPTISR</a> [10]</td></tr>
<tr class="memdesc:a8682f1658eea35837b89f904ba197df4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usbhs.xhtml">Usbhs</a> Offset: 0x130) Device <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> Status Register (n = 0)  <a href="#a8682f1658eea35837b89f904ba197df4">More...</a><br /></td></tr>
<tr class="separator:a8682f1658eea35837b89f904ba197df4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae05cd26710ecf0c9454d6f1dffa3660d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usbhs.xhtml#ae05cd26710ecf0c9454d6f1dffa3660d">Reserved3</a> [2]</td></tr>
<tr class="separator:ae05cd26710ecf0c9454d6f1dffa3660d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad964276ad3efb07d5b0ed3dd8e030b0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usbhs.xhtml#aad964276ad3efb07d5b0ed3dd8e030b0">USBHS_DEVEPTICR</a> [10]</td></tr>
<tr class="memdesc:aad964276ad3efb07d5b0ed3dd8e030b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usbhs.xhtml">Usbhs</a> Offset: 0x160) Device <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> Clear Register (n = 0)  <a href="#aad964276ad3efb07d5b0ed3dd8e030b0">More...</a><br /></td></tr>
<tr class="separator:aad964276ad3efb07d5b0ed3dd8e030b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8344207a5fd79208cebe5894bfafb638"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usbhs.xhtml#a8344207a5fd79208cebe5894bfafb638">Reserved4</a> [2]</td></tr>
<tr class="separator:a8344207a5fd79208cebe5894bfafb638"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28f21ec80c0aa71b423cc14786d480c1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usbhs.xhtml#a28f21ec80c0aa71b423cc14786d480c1">USBHS_DEVEPTIFR</a> [10]</td></tr>
<tr class="memdesc:a28f21ec80c0aa71b423cc14786d480c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usbhs.xhtml">Usbhs</a> Offset: 0x190) Device <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> Set Register (n = 0)  <a href="#a28f21ec80c0aa71b423cc14786d480c1">More...</a><br /></td></tr>
<tr class="separator:a28f21ec80c0aa71b423cc14786d480c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c2abc23817560e683c607137a6e65a9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usbhs.xhtml#a6c2abc23817560e683c607137a6e65a9">Reserved5</a> [2]</td></tr>
<tr class="separator:a6c2abc23817560e683c607137a6e65a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad006a49c411c9f96f707cd64d75df7f1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usbhs.xhtml#ad006a49c411c9f96f707cd64d75df7f1">USBHS_DEVEPTIMR</a> [10]</td></tr>
<tr class="memdesc:ad006a49c411c9f96f707cd64d75df7f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usbhs.xhtml">Usbhs</a> Offset: 0x1C0) Device <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> Mask Register (n = 0)  <a href="#ad006a49c411c9f96f707cd64d75df7f1">More...</a><br /></td></tr>
<tr class="separator:ad006a49c411c9f96f707cd64d75df7f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a46d1c40674d8160aad384e7ca3208c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usbhs.xhtml#a4a46d1c40674d8160aad384e7ca3208c">Reserved6</a> [2]</td></tr>
<tr class="separator:a4a46d1c40674d8160aad384e7ca3208c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d33f6f512bdabeb3a6e82d3b6dbec57"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usbhs.xhtml#a3d33f6f512bdabeb3a6e82d3b6dbec57">USBHS_DEVEPTIER</a> [10]</td></tr>
<tr class="memdesc:a3d33f6f512bdabeb3a6e82d3b6dbec57"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usbhs.xhtml">Usbhs</a> Offset: 0x1F0) Device <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> Enable Register (n = 0)  <a href="#a3d33f6f512bdabeb3a6e82d3b6dbec57">More...</a><br /></td></tr>
<tr class="separator:a3d33f6f512bdabeb3a6e82d3b6dbec57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cb62805e9598b1bed9ad59b4f4b803a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usbhs.xhtml#a0cb62805e9598b1bed9ad59b4f4b803a">Reserved7</a> [2]</td></tr>
<tr class="separator:a0cb62805e9598b1bed9ad59b4f4b803a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a104e7185000e3cb9df6b9fe0ddaca88a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usbhs.xhtml#a104e7185000e3cb9df6b9fe0ddaca88a">USBHS_DEVEPTIDR</a> [10]</td></tr>
<tr class="memdesc:a104e7185000e3cb9df6b9fe0ddaca88a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usbhs.xhtml">Usbhs</a> Offset: 0x220) Device <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> Disable Register (n = 0)  <a href="#a104e7185000e3cb9df6b9fe0ddaca88a">More...</a><br /></td></tr>
<tr class="separator:a104e7185000e3cb9df6b9fe0ddaca88a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d63e161ca1decece64f3a228d0e6a1d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usbhs.xhtml#a5d63e161ca1decece64f3a228d0e6a1d">Reserved8</a> [50]</td></tr>
<tr class="separator:a5d63e161ca1decece64f3a228d0e6a1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ca2645e6b7598f5a9ad2ab8588d330e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_usbhs_devdma.xhtml">UsbhsDevdma</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usbhs.xhtml#a8ca2645e6b7598f5a9ad2ab8588d330e">USBHS_DEVDMA</a> [<a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaa1eaa94d02aee9562190980394b21191">USBHSDEVDMA_NUMBER</a>]</td></tr>
<tr class="memdesc:a8ca2645e6b7598f5a9ad2ab8588d330e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usbhs.xhtml">Usbhs</a> Offset: 0x310) n = 1 .  <a href="#a8ca2645e6b7598f5a9ad2ab8588d330e">More...</a><br /></td></tr>
<tr class="separator:a8ca2645e6b7598f5a9ad2ab8588d330e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a480c9145ea7c4a456534a91702a90a27"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usbhs.xhtml#a480c9145ea7c4a456534a91702a90a27">Reserved9</a> [32]</td></tr>
<tr class="separator:a480c9145ea7c4a456534a91702a90a27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22e42d95971da08f5fb0f3bdad56f9ee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usbhs.xhtml#a22e42d95971da08f5fb0f3bdad56f9ee">USBHS_HSTCTRL</a></td></tr>
<tr class="memdesc:a22e42d95971da08f5fb0f3bdad56f9ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usbhs.xhtml">Usbhs</a> Offset: 0x0400) Host General Control Register  <a href="#a22e42d95971da08f5fb0f3bdad56f9ee">More...</a><br /></td></tr>
<tr class="separator:a22e42d95971da08f5fb0f3bdad56f9ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbc4ab3312b07a4b7bce1d7d06942b28"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usbhs.xhtml#abbc4ab3312b07a4b7bce1d7d06942b28">USBHS_HSTISR</a></td></tr>
<tr class="memdesc:abbc4ab3312b07a4b7bce1d7d06942b28"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usbhs.xhtml">Usbhs</a> Offset: 0x0404) Host Global Interrupt Status Register  <a href="#abbc4ab3312b07a4b7bce1d7d06942b28">More...</a><br /></td></tr>
<tr class="separator:abbc4ab3312b07a4b7bce1d7d06942b28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad72a0aad6faff97ed88f5c919e586d70"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usbhs.xhtml#ad72a0aad6faff97ed88f5c919e586d70">USBHS_HSTICR</a></td></tr>
<tr class="memdesc:ad72a0aad6faff97ed88f5c919e586d70"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usbhs.xhtml">Usbhs</a> Offset: 0x0408) Host Global Interrupt Clear Register  <a href="#ad72a0aad6faff97ed88f5c919e586d70">More...</a><br /></td></tr>
<tr class="separator:ad72a0aad6faff97ed88f5c919e586d70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60a9b6a0c97b661c9d64a26801175161"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usbhs.xhtml#a60a9b6a0c97b661c9d64a26801175161">USBHS_HSTIFR</a></td></tr>
<tr class="memdesc:a60a9b6a0c97b661c9d64a26801175161"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usbhs.xhtml">Usbhs</a> Offset: 0x040C) Host Global Interrupt Set Register  <a href="#a60a9b6a0c97b661c9d64a26801175161">More...</a><br /></td></tr>
<tr class="separator:a60a9b6a0c97b661c9d64a26801175161"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4013d161639e5f517a283e3aae4ddcf1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usbhs.xhtml#a4013d161639e5f517a283e3aae4ddcf1">USBHS_HSTIMR</a></td></tr>
<tr class="memdesc:a4013d161639e5f517a283e3aae4ddcf1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usbhs.xhtml">Usbhs</a> Offset: 0x0410) Host Global Interrupt Mask Register  <a href="#a4013d161639e5f517a283e3aae4ddcf1">More...</a><br /></td></tr>
<tr class="separator:a4013d161639e5f517a283e3aae4ddcf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25515f3d57a591c22130c481c16276ae"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usbhs.xhtml#a25515f3d57a591c22130c481c16276ae">USBHS_HSTIDR</a></td></tr>
<tr class="memdesc:a25515f3d57a591c22130c481c16276ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usbhs.xhtml">Usbhs</a> Offset: 0x0414) Host Global Interrupt Disable Register  <a href="#a25515f3d57a591c22130c481c16276ae">More...</a><br /></td></tr>
<tr class="separator:a25515f3d57a591c22130c481c16276ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a393c0f2f1974d8e32eab7255f3b11b37"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usbhs.xhtml#a393c0f2f1974d8e32eab7255f3b11b37">USBHS_HSTIER</a></td></tr>
<tr class="memdesc:a393c0f2f1974d8e32eab7255f3b11b37"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usbhs.xhtml">Usbhs</a> Offset: 0x0418) Host Global Interrupt Enable Register  <a href="#a393c0f2f1974d8e32eab7255f3b11b37">More...</a><br /></td></tr>
<tr class="separator:a393c0f2f1974d8e32eab7255f3b11b37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a982ef246e15c97b313236be297d6f87c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usbhs.xhtml#a982ef246e15c97b313236be297d6f87c">USBHS_HSTPIP</a></td></tr>
<tr class="memdesc:a982ef246e15c97b313236be297d6f87c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usbhs.xhtml">Usbhs</a> Offset: 0x0041C) Host Pipe Register  <a href="#a982ef246e15c97b313236be297d6f87c">More...</a><br /></td></tr>
<tr class="separator:a982ef246e15c97b313236be297d6f87c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacdac73a732627329540de0fa9df3e66"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usbhs.xhtml#aacdac73a732627329540de0fa9df3e66">USBHS_HSTFNUM</a></td></tr>
<tr class="memdesc:aacdac73a732627329540de0fa9df3e66"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usbhs.xhtml">Usbhs</a> Offset: 0x0420) Host Frame Number Register  <a href="#aacdac73a732627329540de0fa9df3e66">More...</a><br /></td></tr>
<tr class="separator:aacdac73a732627329540de0fa9df3e66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37ff7a729c552fb5dc207344df62c13d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usbhs.xhtml#a37ff7a729c552fb5dc207344df62c13d">USBHS_HSTADDR1</a></td></tr>
<tr class="memdesc:a37ff7a729c552fb5dc207344df62c13d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usbhs.xhtml">Usbhs</a> Offset: 0x0424) Host Address 1 Register  <a href="#a37ff7a729c552fb5dc207344df62c13d">More...</a><br /></td></tr>
<tr class="separator:a37ff7a729c552fb5dc207344df62c13d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0eb265e925b828676b11bee09044745"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usbhs.xhtml#ae0eb265e925b828676b11bee09044745">USBHS_HSTADDR2</a></td></tr>
<tr class="memdesc:ae0eb265e925b828676b11bee09044745"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usbhs.xhtml">Usbhs</a> Offset: 0x0428) Host Address 2 Register  <a href="#ae0eb265e925b828676b11bee09044745">More...</a><br /></td></tr>
<tr class="separator:ae0eb265e925b828676b11bee09044745"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba408ebe7233452cd800d0f43f783ba1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usbhs.xhtml#aba408ebe7233452cd800d0f43f783ba1">USBHS_HSTADDR3</a></td></tr>
<tr class="memdesc:aba408ebe7233452cd800d0f43f783ba1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usbhs.xhtml">Usbhs</a> Offset: 0x042C) Host Address 3 Register  <a href="#aba408ebe7233452cd800d0f43f783ba1">More...</a><br /></td></tr>
<tr class="separator:aba408ebe7233452cd800d0f43f783ba1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af74c71ab1f34fc9284869a44428385f4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usbhs.xhtml#af74c71ab1f34fc9284869a44428385f4">Reserved10</a> [52]</td></tr>
<tr class="separator:af74c71ab1f34fc9284869a44428385f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a879e93de0b90ccb66ab7b67da49e4476"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usbhs.xhtml#a879e93de0b90ccb66ab7b67da49e4476">USBHS_HSTPIPCFG</a> [10]</td></tr>
<tr class="memdesc:a879e93de0b90ccb66ab7b67da49e4476"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usbhs.xhtml">Usbhs</a> Offset: 0x500) Host Pipe Configuration Register (n = 0)  <a href="#a879e93de0b90ccb66ab7b67da49e4476">More...</a><br /></td></tr>
<tr class="separator:a879e93de0b90ccb66ab7b67da49e4476"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94ae14e61d9404ed2ac957f4eae1e3c9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usbhs.xhtml#a94ae14e61d9404ed2ac957f4eae1e3c9">Reserved11</a> [2]</td></tr>
<tr class="separator:a94ae14e61d9404ed2ac957f4eae1e3c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab1d42aa906a50294210beaab96ac0a6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usbhs.xhtml#aab1d42aa906a50294210beaab96ac0a6">USBHS_HSTPIPISR</a> [10]</td></tr>
<tr class="memdesc:aab1d42aa906a50294210beaab96ac0a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usbhs.xhtml">Usbhs</a> Offset: 0x530) Host Pipe Status Register (n = 0)  <a href="#aab1d42aa906a50294210beaab96ac0a6">More...</a><br /></td></tr>
<tr class="separator:aab1d42aa906a50294210beaab96ac0a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a0da977dbdbdb01cd7b1b9335f422e6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usbhs.xhtml#a8a0da977dbdbdb01cd7b1b9335f422e6">Reserved12</a> [2]</td></tr>
<tr class="separator:a8a0da977dbdbdb01cd7b1b9335f422e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefd2a2ee814129546440e1b249d921eb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usbhs.xhtml#aefd2a2ee814129546440e1b249d921eb">USBHS_HSTPIPICR</a> [10]</td></tr>
<tr class="memdesc:aefd2a2ee814129546440e1b249d921eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usbhs.xhtml">Usbhs</a> Offset: 0x560) Host Pipe Clear Register (n = 0)  <a href="#aefd2a2ee814129546440e1b249d921eb">More...</a><br /></td></tr>
<tr class="separator:aefd2a2ee814129546440e1b249d921eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a627eb49c7faf50c75e49c22e17aa32ae"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usbhs.xhtml#a627eb49c7faf50c75e49c22e17aa32ae">Reserved13</a> [2]</td></tr>
<tr class="separator:a627eb49c7faf50c75e49c22e17aa32ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7fb2e6238130257cba6bbb500dafc77"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usbhs.xhtml#aa7fb2e6238130257cba6bbb500dafc77">USBHS_HSTPIPIFR</a> [10]</td></tr>
<tr class="memdesc:aa7fb2e6238130257cba6bbb500dafc77"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usbhs.xhtml">Usbhs</a> Offset: 0x590) Host Pipe Set Register (n = 0)  <a href="#aa7fb2e6238130257cba6bbb500dafc77">More...</a><br /></td></tr>
<tr class="separator:aa7fb2e6238130257cba6bbb500dafc77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93f5fb7068697c72706c187e2d5af871"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usbhs.xhtml#a93f5fb7068697c72706c187e2d5af871">Reserved14</a> [2]</td></tr>
<tr class="separator:a93f5fb7068697c72706c187e2d5af871"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a710b26994ced1aecf8fd6ed7d5b64841"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usbhs.xhtml#a710b26994ced1aecf8fd6ed7d5b64841">USBHS_HSTPIPIMR</a> [10]</td></tr>
<tr class="memdesc:a710b26994ced1aecf8fd6ed7d5b64841"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usbhs.xhtml">Usbhs</a> Offset: 0x5C0) Host Pipe Mask Register (n = 0)  <a href="#a710b26994ced1aecf8fd6ed7d5b64841">More...</a><br /></td></tr>
<tr class="separator:a710b26994ced1aecf8fd6ed7d5b64841"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a132967667ef2223e0993da94cedffb45"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usbhs.xhtml#a132967667ef2223e0993da94cedffb45">Reserved15</a> [2]</td></tr>
<tr class="separator:a132967667ef2223e0993da94cedffb45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a904de96b699f8cf3b044dcd07bb15efc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usbhs.xhtml#a904de96b699f8cf3b044dcd07bb15efc">USBHS_HSTPIPIER</a> [10]</td></tr>
<tr class="memdesc:a904de96b699f8cf3b044dcd07bb15efc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usbhs.xhtml">Usbhs</a> Offset: 0x5F0) Host Pipe Enable Register (n = 0)  <a href="#a904de96b699f8cf3b044dcd07bb15efc">More...</a><br /></td></tr>
<tr class="separator:a904de96b699f8cf3b044dcd07bb15efc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0654a542ce6917e191404e585b80bbac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usbhs.xhtml#a0654a542ce6917e191404e585b80bbac">Reserved16</a> [2]</td></tr>
<tr class="separator:a0654a542ce6917e191404e585b80bbac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bcd3f674d42836da6e192130d1e83e5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usbhs.xhtml#a1bcd3f674d42836da6e192130d1e83e5">USBHS_HSTPIPIDR</a> [10]</td></tr>
<tr class="memdesc:a1bcd3f674d42836da6e192130d1e83e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usbhs.xhtml">Usbhs</a> Offset: 0x620) Host Pipe Disable Register (n = 0)  <a href="#a1bcd3f674d42836da6e192130d1e83e5">More...</a><br /></td></tr>
<tr class="separator:a1bcd3f674d42836da6e192130d1e83e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbdea0dfbadc8577035d942f6240b702"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usbhs.xhtml#acbdea0dfbadc8577035d942f6240b702">Reserved17</a> [2]</td></tr>
<tr class="separator:acbdea0dfbadc8577035d942f6240b702"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53166973d074ba5109b3f28653fd7bcb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usbhs.xhtml#a53166973d074ba5109b3f28653fd7bcb">USBHS_HSTPIPINRQ</a> [10]</td></tr>
<tr class="memdesc:a53166973d074ba5109b3f28653fd7bcb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usbhs.xhtml">Usbhs</a> Offset: 0x650) Host Pipe IN Request Register (n = 0)  <a href="#a53166973d074ba5109b3f28653fd7bcb">More...</a><br /></td></tr>
<tr class="separator:a53166973d074ba5109b3f28653fd7bcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19298b4369c14940fe83bf3b88084b6f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usbhs.xhtml#a19298b4369c14940fe83bf3b88084b6f">Reserved18</a> [2]</td></tr>
<tr class="separator:a19298b4369c14940fe83bf3b88084b6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafc9951fb9706cd251888be280db015e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usbhs.xhtml#aafc9951fb9706cd251888be280db015e">USBHS_HSTPIPERR</a> [10]</td></tr>
<tr class="memdesc:aafc9951fb9706cd251888be280db015e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usbhs.xhtml">Usbhs</a> Offset: 0x680) Host Pipe Error Register (n = 0)  <a href="#aafc9951fb9706cd251888be280db015e">More...</a><br /></td></tr>
<tr class="separator:aafc9951fb9706cd251888be280db015e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76ab818f33ca6d3f98d037a0a9d8433a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usbhs.xhtml#a76ab818f33ca6d3f98d037a0a9d8433a">Reserved19</a> [26]</td></tr>
<tr class="separator:a76ab818f33ca6d3f98d037a0a9d8433a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba55b3391b0d7dd6dde5b8532dfab1ca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_usbhs_hstdma.xhtml">UsbhsHstdma</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usbhs.xhtml#aba55b3391b0d7dd6dde5b8532dfab1ca">USBHS_HSTDMA</a> [<a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga617d824b33e8a04a790c2791dac17151">USBHSHSTDMA_NUMBER</a>]</td></tr>
<tr class="memdesc:aba55b3391b0d7dd6dde5b8532dfab1ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usbhs.xhtml">Usbhs</a> Offset: 0x710) n = 1 .  <a href="#aba55b3391b0d7dd6dde5b8532dfab1ca">More...</a><br /></td></tr>
<tr class="separator:aba55b3391b0d7dd6dde5b8532dfab1ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74da5fe869ccb364c60e1aa4e4b7f0da"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usbhs.xhtml#a74da5fe869ccb364c60e1aa4e4b7f0da">Reserved20</a> [32]</td></tr>
<tr class="separator:a74da5fe869ccb364c60e1aa4e4b7f0da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4bbd1ab838748bc3ba6a1dd2dfce39f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usbhs.xhtml#aa4bbd1ab838748bc3ba6a1dd2dfce39f">USBHS_CTRL</a></td></tr>
<tr class="memdesc:aa4bbd1ab838748bc3ba6a1dd2dfce39f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usbhs.xhtml">Usbhs</a> Offset: 0x0800) General Control Register  <a href="#aa4bbd1ab838748bc3ba6a1dd2dfce39f">More...</a><br /></td></tr>
<tr class="separator:aa4bbd1ab838748bc3ba6a1dd2dfce39f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b314db9bb585106401fec9b36cb4723"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usbhs.xhtml#a5b314db9bb585106401fec9b36cb4723">USBHS_SR</a></td></tr>
<tr class="memdesc:a5b314db9bb585106401fec9b36cb4723"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usbhs.xhtml">Usbhs</a> Offset: 0x0804) General Status Register  <a href="#a5b314db9bb585106401fec9b36cb4723">More...</a><br /></td></tr>
<tr class="separator:a5b314db9bb585106401fec9b36cb4723"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e14557f921b5fb2c6a27e7aba536065"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usbhs.xhtml#a6e14557f921b5fb2c6a27e7aba536065">USBHS_SCR</a></td></tr>
<tr class="memdesc:a6e14557f921b5fb2c6a27e7aba536065"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usbhs.xhtml">Usbhs</a> Offset: 0x0808) General Status Clear Register  <a href="#a6e14557f921b5fb2c6a27e7aba536065">More...</a><br /></td></tr>
<tr class="separator:a6e14557f921b5fb2c6a27e7aba536065"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6bec460dac1aa8252e89b597938405b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usbhs.xhtml#aa6bec460dac1aa8252e89b597938405b">USBHS_SFR</a></td></tr>
<tr class="memdesc:aa6bec460dac1aa8252e89b597938405b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usbhs.xhtml">Usbhs</a> Offset: 0x080C) General Status Set Register  <a href="#aa6bec460dac1aa8252e89b597938405b">More...</a><br /></td></tr>
<tr class="separator:aa6bec460dac1aa8252e89b597938405b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a9375a871daba27d67442b7c3fa461f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usbhs.xhtml#a9a9375a871daba27d67442b7c3fa461f">USBHS_TSTA1</a></td></tr>
<tr class="memdesc:a9a9375a871daba27d67442b7c3fa461f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usbhs.xhtml">Usbhs</a> Offset: 0x0810) General Test A1 Register  <a href="#a9a9375a871daba27d67442b7c3fa461f">More...</a><br /></td></tr>
<tr class="separator:a9a9375a871daba27d67442b7c3fa461f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78d78f0378398dc8acf7084429a1af68"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usbhs.xhtml#a78d78f0378398dc8acf7084429a1af68">USBHS_TSTA2</a></td></tr>
<tr class="memdesc:a78d78f0378398dc8acf7084429a1af68"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usbhs.xhtml">Usbhs</a> Offset: 0x0814) General Test A2 Register  <a href="#a78d78f0378398dc8acf7084429a1af68">More...</a><br /></td></tr>
<tr class="separator:a78d78f0378398dc8acf7084429a1af68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd348be807d359091200e7bd52f22aaa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usbhs.xhtml#afd348be807d359091200e7bd52f22aaa">USBHS_VERSION</a></td></tr>
<tr class="memdesc:afd348be807d359091200e7bd52f22aaa"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usbhs.xhtml">Usbhs</a> Offset: 0x0818) General Version Register  <a href="#afd348be807d359091200e7bd52f22aaa">More...</a><br /></td></tr>
<tr class="separator:afd348be807d359091200e7bd52f22aaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a366566a1739ed109998ead474a7e869d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usbhs.xhtml#a366566a1739ed109998ead474a7e869d">Reserved21</a> [4]</td></tr>
<tr class="separator:a366566a1739ed109998ead474a7e869d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9adf0cb73a2ec79bda32804e395d72da"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usbhs.xhtml#a9adf0cb73a2ec79bda32804e395d72da">USBHS_FSM</a></td></tr>
<tr class="memdesc:a9adf0cb73a2ec79bda32804e395d72da"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usbhs.xhtml">Usbhs</a> Offset: 0x082C) General Finite State Machine Register  <a href="#a9adf0cb73a2ec79bda32804e395d72da">More...</a><br /></td></tr>
<tr class="separator:a9adf0cb73a2ec79bda32804e395d72da"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="aa2826a3a1189fa4463606376849de96d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2826a3a1189fa4463606376849de96d">&sect;&nbsp;</a></span>Reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Usbhs::Reserved1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af74c71ab1f34fc9284869a44428385f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af74c71ab1f34fc9284869a44428385f4">&sect;&nbsp;</a></span>Reserved10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Usbhs::Reserved10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a94ae14e61d9404ed2ac957f4eae1e3c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94ae14e61d9404ed2ac957f4eae1e3c9">&sect;&nbsp;</a></span>Reserved11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Usbhs::Reserved11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8a0da977dbdbdb01cd7b1b9335f422e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a0da977dbdbdb01cd7b1b9335f422e6">&sect;&nbsp;</a></span>Reserved12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Usbhs::Reserved12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a627eb49c7faf50c75e49c22e17aa32ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a627eb49c7faf50c75e49c22e17aa32ae">&sect;&nbsp;</a></span>Reserved13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Usbhs::Reserved13</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a93f5fb7068697c72706c187e2d5af871"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93f5fb7068697c72706c187e2d5af871">&sect;&nbsp;</a></span>Reserved14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Usbhs::Reserved14</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a132967667ef2223e0993da94cedffb45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a132967667ef2223e0993da94cedffb45">&sect;&nbsp;</a></span>Reserved15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Usbhs::Reserved15</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0654a542ce6917e191404e585b80bbac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0654a542ce6917e191404e585b80bbac">&sect;&nbsp;</a></span>Reserved16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Usbhs::Reserved16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acbdea0dfbadc8577035d942f6240b702"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acbdea0dfbadc8577035d942f6240b702">&sect;&nbsp;</a></span>Reserved17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Usbhs::Reserved17</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a19298b4369c14940fe83bf3b88084b6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19298b4369c14940fe83bf3b88084b6f">&sect;&nbsp;</a></span>Reserved18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Usbhs::Reserved18</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a76ab818f33ca6d3f98d037a0a9d8433a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76ab818f33ca6d3f98d037a0a9d8433a">&sect;&nbsp;</a></span>Reserved19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Usbhs::Reserved19</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7b9af5303fb9ef093c45af420c51e122"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b9af5303fb9ef093c45af420c51e122">&sect;&nbsp;</a></span>Reserved2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Usbhs::Reserved2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a74da5fe869ccb364c60e1aa4e4b7f0da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74da5fe869ccb364c60e1aa4e4b7f0da">&sect;&nbsp;</a></span>Reserved20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Usbhs::Reserved20</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a366566a1739ed109998ead474a7e869d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a366566a1739ed109998ead474a7e869d">&sect;&nbsp;</a></span>Reserved21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Usbhs::Reserved21[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae05cd26710ecf0c9454d6f1dffa3660d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae05cd26710ecf0c9454d6f1dffa3660d">&sect;&nbsp;</a></span>Reserved3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Usbhs::Reserved3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8344207a5fd79208cebe5894bfafb638"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8344207a5fd79208cebe5894bfafb638">&sect;&nbsp;</a></span>Reserved4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Usbhs::Reserved4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6c2abc23817560e683c607137a6e65a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c2abc23817560e683c607137a6e65a9">&sect;&nbsp;</a></span>Reserved5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Usbhs::Reserved5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4a46d1c40674d8160aad384e7ca3208c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a46d1c40674d8160aad384e7ca3208c">&sect;&nbsp;</a></span>Reserved6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Usbhs::Reserved6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0cb62805e9598b1bed9ad59b4f4b803a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cb62805e9598b1bed9ad59b4f4b803a">&sect;&nbsp;</a></span>Reserved7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Usbhs::Reserved7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5d63e161ca1decece64f3a228d0e6a1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d63e161ca1decece64f3a228d0e6a1d">&sect;&nbsp;</a></span>Reserved8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Usbhs::Reserved8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a480c9145ea7c4a456534a91702a90a27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a480c9145ea7c4a456534a91702a90a27">&sect;&nbsp;</a></span>Reserved9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Usbhs::Reserved9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa4bbd1ab838748bc3ba6a1dd2dfce39f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4bbd1ab838748bc3ba6a1dd2dfce39f">&sect;&nbsp;</a></span>USBHS_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Usbhs::USBHS_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usbhs.xhtml">Usbhs</a> Offset: 0x0800) General Control Register </p>

</div>
</div>
<a id="a66f7db5ff419e8dc19e738ddb1edad43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66f7db5ff419e8dc19e738ddb1edad43">&sect;&nbsp;</a></span>USBHS_DEVCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Usbhs::USBHS_DEVCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usbhs.xhtml">Usbhs</a> Offset: 0x0000) Device General Control Register </p>

</div>
</div>
<a id="a8ca2645e6b7598f5a9ad2ab8588d330e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ca2645e6b7598f5a9ad2ab8588d330e">&sect;&nbsp;</a></span>USBHS_DEVDMA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_usbhs_devdma.xhtml">UsbhsDevdma</a> Usbhs::USBHS_DEVDMA</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usbhs.xhtml">Usbhs</a> Offset: 0x310) n = 1 . </p>
<p>. 7 </p>

</div>
</div>
<a id="a3b64f65e7831453e1c648c2704e6214a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b64f65e7831453e1c648c2704e6214a">&sect;&nbsp;</a></span>USBHS_DEVEPT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Usbhs::USBHS_DEVEPT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usbhs.xhtml">Usbhs</a> Offset: 0x001C) Device <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> Register </p>

</div>
</div>
<a id="a7cf0b2333d3d036bf0f236ea168fbb23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7cf0b2333d3d036bf0f236ea168fbb23">&sect;&nbsp;</a></span>USBHS_DEVEPTCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Usbhs::USBHS_DEVEPTCFG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usbhs.xhtml">Usbhs</a> Offset: 0x100) Device <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> Configuration Register (n = 0) </p>

</div>
</div>
<a id="aad964276ad3efb07d5b0ed3dd8e030b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad964276ad3efb07d5b0ed3dd8e030b0">&sect;&nbsp;</a></span>USBHS_DEVEPTICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Usbhs::USBHS_DEVEPTICR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usbhs.xhtml">Usbhs</a> Offset: 0x160) Device <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> Clear Register (n = 0) </p>

</div>
</div>
<a id="a104e7185000e3cb9df6b9fe0ddaca88a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a104e7185000e3cb9df6b9fe0ddaca88a">&sect;&nbsp;</a></span>USBHS_DEVEPTIDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Usbhs::USBHS_DEVEPTIDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usbhs.xhtml">Usbhs</a> Offset: 0x220) Device <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> Disable Register (n = 0) </p>

</div>
</div>
<a id="a3d33f6f512bdabeb3a6e82d3b6dbec57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d33f6f512bdabeb3a6e82d3b6dbec57">&sect;&nbsp;</a></span>USBHS_DEVEPTIER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Usbhs::USBHS_DEVEPTIER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usbhs.xhtml">Usbhs</a> Offset: 0x1F0) Device <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> Enable Register (n = 0) </p>

</div>
</div>
<a id="a28f21ec80c0aa71b423cc14786d480c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28f21ec80c0aa71b423cc14786d480c1">&sect;&nbsp;</a></span>USBHS_DEVEPTIFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Usbhs::USBHS_DEVEPTIFR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usbhs.xhtml">Usbhs</a> Offset: 0x190) Device <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> Set Register (n = 0) </p>

</div>
</div>
<a id="ad006a49c411c9f96f707cd64d75df7f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad006a49c411c9f96f707cd64d75df7f1">&sect;&nbsp;</a></span>USBHS_DEVEPTIMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Usbhs::USBHS_DEVEPTIMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usbhs.xhtml">Usbhs</a> Offset: 0x1C0) Device <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> Mask Register (n = 0) </p>

</div>
</div>
<a id="a8682f1658eea35837b89f904ba197df4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8682f1658eea35837b89f904ba197df4">&sect;&nbsp;</a></span>USBHS_DEVEPTISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Usbhs::USBHS_DEVEPTISR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usbhs.xhtml">Usbhs</a> Offset: 0x130) Device <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> Status Register (n = 0) </p>

</div>
</div>
<a id="a0df7ec1fd84f99453fe549f6b1b9717b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0df7ec1fd84f99453fe549f6b1b9717b">&sect;&nbsp;</a></span>USBHS_DEVFNUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Usbhs::USBHS_DEVFNUM</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usbhs.xhtml">Usbhs</a> Offset: 0x0020) Device Frame Number Register </p>

</div>
</div>
<a id="aae85fedce405bedc16a23427a1ee375e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae85fedce405bedc16a23427a1ee375e">&sect;&nbsp;</a></span>USBHS_DEVICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Usbhs::USBHS_DEVICR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usbhs.xhtml">Usbhs</a> Offset: 0x0008) Device Global Interrupt Clear Register </p>

</div>
</div>
<a id="a16d6774c352a3fbdb47e5ce9ffcbdf04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16d6774c352a3fbdb47e5ce9ffcbdf04">&sect;&nbsp;</a></span>USBHS_DEVIDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Usbhs::USBHS_DEVIDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usbhs.xhtml">Usbhs</a> Offset: 0x0014) Device Global Interrupt Disable Register </p>

</div>
</div>
<a id="a296df4fd18fd58b2529de5cd58fde1b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a296df4fd18fd58b2529de5cd58fde1b4">&sect;&nbsp;</a></span>USBHS_DEVIER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Usbhs::USBHS_DEVIER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usbhs.xhtml">Usbhs</a> Offset: 0x0018) Device Global Interrupt Enable Register </p>

</div>
</div>
<a id="a645e27f23e778bd26cf1282a7009fa00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a645e27f23e778bd26cf1282a7009fa00">&sect;&nbsp;</a></span>USBHS_DEVIFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Usbhs::USBHS_DEVIFR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usbhs.xhtml">Usbhs</a> Offset: 0x000C) Device Global Interrupt Set Register </p>

</div>
</div>
<a id="a8a2a43c4841abc9d3943e177bf019da9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a2a43c4841abc9d3943e177bf019da9">&sect;&nbsp;</a></span>USBHS_DEVIMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Usbhs::USBHS_DEVIMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usbhs.xhtml">Usbhs</a> Offset: 0x0010) Device Global Interrupt Mask Register </p>

</div>
</div>
<a id="a2daf34a1200aa8d50da9705563324030"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2daf34a1200aa8d50da9705563324030">&sect;&nbsp;</a></span>USBHS_DEVISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Usbhs::USBHS_DEVISR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usbhs.xhtml">Usbhs</a> Offset: 0x0004) Device Global Interrupt Status Register </p>

</div>
</div>
<a id="a9adf0cb73a2ec79bda32804e395d72da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9adf0cb73a2ec79bda32804e395d72da">&sect;&nbsp;</a></span>USBHS_FSM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Usbhs::USBHS_FSM</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usbhs.xhtml">Usbhs</a> Offset: 0x082C) General Finite State Machine Register </p>

</div>
</div>
<a id="a37ff7a729c552fb5dc207344df62c13d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37ff7a729c552fb5dc207344df62c13d">&sect;&nbsp;</a></span>USBHS_HSTADDR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Usbhs::USBHS_HSTADDR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usbhs.xhtml">Usbhs</a> Offset: 0x0424) Host Address 1 Register </p>

</div>
</div>
<a id="ae0eb265e925b828676b11bee09044745"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0eb265e925b828676b11bee09044745">&sect;&nbsp;</a></span>USBHS_HSTADDR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Usbhs::USBHS_HSTADDR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usbhs.xhtml">Usbhs</a> Offset: 0x0428) Host Address 2 Register </p>

</div>
</div>
<a id="aba408ebe7233452cd800d0f43f783ba1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba408ebe7233452cd800d0f43f783ba1">&sect;&nbsp;</a></span>USBHS_HSTADDR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Usbhs::USBHS_HSTADDR3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usbhs.xhtml">Usbhs</a> Offset: 0x042C) Host Address 3 Register </p>

</div>
</div>
<a id="a22e42d95971da08f5fb0f3bdad56f9ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22e42d95971da08f5fb0f3bdad56f9ee">&sect;&nbsp;</a></span>USBHS_HSTCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Usbhs::USBHS_HSTCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usbhs.xhtml">Usbhs</a> Offset: 0x0400) Host General Control Register </p>

</div>
</div>
<a id="aba55b3391b0d7dd6dde5b8532dfab1ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba55b3391b0d7dd6dde5b8532dfab1ca">&sect;&nbsp;</a></span>USBHS_HSTDMA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_usbhs_hstdma.xhtml">UsbhsHstdma</a> Usbhs::USBHS_HSTDMA</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usbhs.xhtml">Usbhs</a> Offset: 0x710) n = 1 . </p>
<p>. 7 </p>

</div>
</div>
<a id="aacdac73a732627329540de0fa9df3e66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacdac73a732627329540de0fa9df3e66">&sect;&nbsp;</a></span>USBHS_HSTFNUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Usbhs::USBHS_HSTFNUM</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usbhs.xhtml">Usbhs</a> Offset: 0x0420) Host Frame Number Register </p>

</div>
</div>
<a id="ad72a0aad6faff97ed88f5c919e586d70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad72a0aad6faff97ed88f5c919e586d70">&sect;&nbsp;</a></span>USBHS_HSTICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Usbhs::USBHS_HSTICR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usbhs.xhtml">Usbhs</a> Offset: 0x0408) Host Global Interrupt Clear Register </p>

</div>
</div>
<a id="a25515f3d57a591c22130c481c16276ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25515f3d57a591c22130c481c16276ae">&sect;&nbsp;</a></span>USBHS_HSTIDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Usbhs::USBHS_HSTIDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usbhs.xhtml">Usbhs</a> Offset: 0x0414) Host Global Interrupt Disable Register </p>

</div>
</div>
<a id="a393c0f2f1974d8e32eab7255f3b11b37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a393c0f2f1974d8e32eab7255f3b11b37">&sect;&nbsp;</a></span>USBHS_HSTIER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Usbhs::USBHS_HSTIER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usbhs.xhtml">Usbhs</a> Offset: 0x0418) Host Global Interrupt Enable Register </p>

</div>
</div>
<a id="a60a9b6a0c97b661c9d64a26801175161"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60a9b6a0c97b661c9d64a26801175161">&sect;&nbsp;</a></span>USBHS_HSTIFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Usbhs::USBHS_HSTIFR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usbhs.xhtml">Usbhs</a> Offset: 0x040C) Host Global Interrupt Set Register </p>

</div>
</div>
<a id="a4013d161639e5f517a283e3aae4ddcf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4013d161639e5f517a283e3aae4ddcf1">&sect;&nbsp;</a></span>USBHS_HSTIMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Usbhs::USBHS_HSTIMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usbhs.xhtml">Usbhs</a> Offset: 0x0410) Host Global Interrupt Mask Register </p>

</div>
</div>
<a id="abbc4ab3312b07a4b7bce1d7d06942b28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbc4ab3312b07a4b7bce1d7d06942b28">&sect;&nbsp;</a></span>USBHS_HSTISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Usbhs::USBHS_HSTISR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usbhs.xhtml">Usbhs</a> Offset: 0x0404) Host Global Interrupt Status Register </p>

</div>
</div>
<a id="a982ef246e15c97b313236be297d6f87c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a982ef246e15c97b313236be297d6f87c">&sect;&nbsp;</a></span>USBHS_HSTPIP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Usbhs::USBHS_HSTPIP</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usbhs.xhtml">Usbhs</a> Offset: 0x0041C) Host Pipe Register </p>

</div>
</div>
<a id="a879e93de0b90ccb66ab7b67da49e4476"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a879e93de0b90ccb66ab7b67da49e4476">&sect;&nbsp;</a></span>USBHS_HSTPIPCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Usbhs::USBHS_HSTPIPCFG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usbhs.xhtml">Usbhs</a> Offset: 0x500) Host Pipe Configuration Register (n = 0) </p>

</div>
</div>
<a id="aafc9951fb9706cd251888be280db015e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafc9951fb9706cd251888be280db015e">&sect;&nbsp;</a></span>USBHS_HSTPIPERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Usbhs::USBHS_HSTPIPERR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usbhs.xhtml">Usbhs</a> Offset: 0x680) Host Pipe Error Register (n = 0) </p>

</div>
</div>
<a id="aefd2a2ee814129546440e1b249d921eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aefd2a2ee814129546440e1b249d921eb">&sect;&nbsp;</a></span>USBHS_HSTPIPICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Usbhs::USBHS_HSTPIPICR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usbhs.xhtml">Usbhs</a> Offset: 0x560) Host Pipe Clear Register (n = 0) </p>

</div>
</div>
<a id="a1bcd3f674d42836da6e192130d1e83e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1bcd3f674d42836da6e192130d1e83e5">&sect;&nbsp;</a></span>USBHS_HSTPIPIDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Usbhs::USBHS_HSTPIPIDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usbhs.xhtml">Usbhs</a> Offset: 0x620) Host Pipe Disable Register (n = 0) </p>

</div>
</div>
<a id="a904de96b699f8cf3b044dcd07bb15efc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a904de96b699f8cf3b044dcd07bb15efc">&sect;&nbsp;</a></span>USBHS_HSTPIPIER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Usbhs::USBHS_HSTPIPIER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usbhs.xhtml">Usbhs</a> Offset: 0x5F0) Host Pipe Enable Register (n = 0) </p>

</div>
</div>
<a id="aa7fb2e6238130257cba6bbb500dafc77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7fb2e6238130257cba6bbb500dafc77">&sect;&nbsp;</a></span>USBHS_HSTPIPIFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Usbhs::USBHS_HSTPIPIFR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usbhs.xhtml">Usbhs</a> Offset: 0x590) Host Pipe Set Register (n = 0) </p>

</div>
</div>
<a id="a710b26994ced1aecf8fd6ed7d5b64841"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a710b26994ced1aecf8fd6ed7d5b64841">&sect;&nbsp;</a></span>USBHS_HSTPIPIMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Usbhs::USBHS_HSTPIPIMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usbhs.xhtml">Usbhs</a> Offset: 0x5C0) Host Pipe Mask Register (n = 0) </p>

</div>
</div>
<a id="a53166973d074ba5109b3f28653fd7bcb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53166973d074ba5109b3f28653fd7bcb">&sect;&nbsp;</a></span>USBHS_HSTPIPINRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Usbhs::USBHS_HSTPIPINRQ</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usbhs.xhtml">Usbhs</a> Offset: 0x650) Host Pipe IN Request Register (n = 0) </p>

</div>
</div>
<a id="aab1d42aa906a50294210beaab96ac0a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab1d42aa906a50294210beaab96ac0a6">&sect;&nbsp;</a></span>USBHS_HSTPIPISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Usbhs::USBHS_HSTPIPISR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usbhs.xhtml">Usbhs</a> Offset: 0x530) Host Pipe Status Register (n = 0) </p>

</div>
</div>
<a id="a6e14557f921b5fb2c6a27e7aba536065"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e14557f921b5fb2c6a27e7aba536065">&sect;&nbsp;</a></span>USBHS_SCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Usbhs::USBHS_SCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usbhs.xhtml">Usbhs</a> Offset: 0x0808) General Status Clear Register </p>

</div>
</div>
<a id="aa6bec460dac1aa8252e89b597938405b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6bec460dac1aa8252e89b597938405b">&sect;&nbsp;</a></span>USBHS_SFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Usbhs::USBHS_SFR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usbhs.xhtml">Usbhs</a> Offset: 0x080C) General Status Set Register </p>

</div>
</div>
<a id="a5b314db9bb585106401fec9b36cb4723"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b314db9bb585106401fec9b36cb4723">&sect;&nbsp;</a></span>USBHS_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Usbhs::USBHS_SR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usbhs.xhtml">Usbhs</a> Offset: 0x0804) General Status Register </p>

</div>
</div>
<a id="a9a9375a871daba27d67442b7c3fa461f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a9375a871daba27d67442b7c3fa461f">&sect;&nbsp;</a></span>USBHS_TSTA1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Usbhs::USBHS_TSTA1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usbhs.xhtml">Usbhs</a> Offset: 0x0810) General Test A1 Register </p>

</div>
</div>
<a id="a78d78f0378398dc8acf7084429a1af68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78d78f0378398dc8acf7084429a1af68">&sect;&nbsp;</a></span>USBHS_TSTA2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Usbhs::USBHS_TSTA2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usbhs.xhtml">Usbhs</a> Offset: 0x0814) General Test A2 Register </p>

</div>
</div>
<a id="afd348be807d359091200e7bd52f22aaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd348be807d359091200e7bd52f22aaa">&sect;&nbsp;</a></span>USBHS_VERSION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Usbhs::USBHS_VERSION</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usbhs.xhtml">Usbhs</a> Offset: 0x0818) General Version Register </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>src/hal/x4m0x_s70/libraries/libchip/include/same70/component/<a class="el" href="same70_2component_2component__usbhs_8h_source.xhtml">component_usbhs.h</a></li>
</ul>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
