
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//ifconfig_clang_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401a80 <.init>:
  401a80:	stp	x29, x30, [sp, #-16]!
  401a84:	mov	x29, sp
  401a88:	bl	401f70 <ferror@plt+0x60>
  401a8c:	ldp	x29, x30, [sp], #16
  401a90:	ret

Disassembly of section .plt:

0000000000401aa0 <memcpy@plt-0x20>:
  401aa0:	stp	x16, x30, [sp, #-16]!
  401aa4:	adrp	x16, 426000 <argp_failure@@Base+0x18e74>
  401aa8:	ldr	x17, [x16, #4088]
  401aac:	add	x16, x16, #0xff8
  401ab0:	br	x17
  401ab4:	nop
  401ab8:	nop
  401abc:	nop

0000000000401ac0 <memcpy@plt>:
  401ac0:	adrp	x16, 427000 <memcpy@GLIBC_2.17>
  401ac4:	ldr	x17, [x16]
  401ac8:	add	x16, x16, #0x0
  401acc:	br	x17

0000000000401ad0 <memmove@plt>:
  401ad0:	adrp	x16, 427000 <memcpy@GLIBC_2.17>
  401ad4:	ldr	x17, [x16, #8]
  401ad8:	add	x16, x16, #0x8
  401adc:	br	x17

0000000000401ae0 <gai_strerror@plt>:
  401ae0:	adrp	x16, 427000 <memcpy@GLIBC_2.17>
  401ae4:	ldr	x17, [x16, #16]
  401ae8:	add	x16, x16, #0x10
  401aec:	br	x17

0000000000401af0 <freeaddrinfo@plt>:
  401af0:	adrp	x16, 427000 <memcpy@GLIBC_2.17>
  401af4:	ldr	x17, [x16, #24]
  401af8:	add	x16, x16, #0x18
  401afc:	br	x17

0000000000401b00 <fwrite_unlocked@plt>:
  401b00:	adrp	x16, 427000 <memcpy@GLIBC_2.17>
  401b04:	ldr	x17, [x16, #32]
  401b08:	add	x16, x16, #0x20
  401b0c:	br	x17

0000000000401b10 <strtoul@plt>:
  401b10:	adrp	x16, 427000 <memcpy@GLIBC_2.17>
  401b14:	ldr	x17, [x16, #40]
  401b18:	add	x16, x16, #0x28
  401b1c:	br	x17

0000000000401b20 <strlen@plt>:
  401b20:	adrp	x16, 427000 <memcpy@GLIBC_2.17>
  401b24:	ldr	x17, [x16, #48]
  401b28:	add	x16, x16, #0x30
  401b2c:	br	x17

0000000000401b30 <fputs@plt>:
  401b30:	adrp	x16, 427000 <memcpy@GLIBC_2.17>
  401b34:	ldr	x17, [x16, #56]
  401b38:	add	x16, x16, #0x38
  401b3c:	br	x17

0000000000401b40 <exit@plt>:
  401b40:	adrp	x16, 427000 <memcpy@GLIBC_2.17>
  401b44:	ldr	x17, [x16, #64]
  401b48:	add	x16, x16, #0x40
  401b4c:	br	x17

0000000000401b50 <error@plt>:
  401b50:	adrp	x16, 427000 <memcpy@GLIBC_2.17>
  401b54:	ldr	x17, [x16, #72]
  401b58:	add	x16, x16, #0x48
  401b5c:	br	x17

0000000000401b60 <flockfile@plt>:
  401b60:	adrp	x16, 427000 <memcpy@GLIBC_2.17>
  401b64:	ldr	x17, [x16, #80]
  401b68:	add	x16, x16, #0x50
  401b6c:	br	x17

0000000000401b70 <getnameinfo@plt>:
  401b70:	adrp	x16, 427000 <memcpy@GLIBC_2.17>
  401b74:	ldr	x17, [x16, #88]
  401b78:	add	x16, x16, #0x58
  401b7c:	br	x17

0000000000401b80 <putc@plt>:
  401b80:	adrp	x16, 427000 <memcpy@GLIBC_2.17>
  401b84:	ldr	x17, [x16, #96]
  401b88:	add	x16, x16, #0x60
  401b8c:	br	x17

0000000000401b90 <fputc@plt>:
  401b90:	adrp	x16, 427000 <memcpy@GLIBC_2.17>
  401b94:	ldr	x17, [x16, #104]
  401b98:	add	x16, x16, #0x68
  401b9c:	br	x17

0000000000401ba0 <qsort@plt>:
  401ba0:	adrp	x16, 427000 <memcpy@GLIBC_2.17>
  401ba4:	ldr	x17, [x16, #112]
  401ba8:	add	x16, x16, #0x70
  401bac:	br	x17

0000000000401bb0 <inet_ntoa@plt>:
  401bb0:	adrp	x16, 427000 <memcpy@GLIBC_2.17>
  401bb4:	ldr	x17, [x16, #120]
  401bb8:	add	x16, x16, #0x78
  401bbc:	br	x17

0000000000401bc0 <fileno@plt>:
  401bc0:	adrp	x16, 427000 <memcpy@GLIBC_2.17>
  401bc4:	ldr	x17, [x16, #128]
  401bc8:	add	x16, x16, #0x80
  401bcc:	br	x17

0000000000401bd0 <putc_unlocked@plt>:
  401bd0:	adrp	x16, 427000 <memcpy@GLIBC_2.17>
  401bd4:	ldr	x17, [x16, #136]
  401bd8:	add	x16, x16, #0x88
  401bdc:	br	x17

0000000000401be0 <fclose@plt>:
  401be0:	adrp	x16, 427000 <memcpy@GLIBC_2.17>
  401be4:	ldr	x17, [x16, #144]
  401be8:	add	x16, x16, #0x90
  401bec:	br	x17

0000000000401bf0 <atoi@plt>:
  401bf0:	adrp	x16, 427000 <memcpy@GLIBC_2.17>
  401bf4:	ldr	x17, [x16, #152]
  401bf8:	add	x16, x16, #0x98
  401bfc:	br	x17

0000000000401c00 <fopen@plt>:
  401c00:	adrp	x16, 427000 <memcpy@GLIBC_2.17>
  401c04:	ldr	x17, [x16, #160]
  401c08:	add	x16, x16, #0xa0
  401c0c:	br	x17

0000000000401c10 <malloc@plt>:
  401c10:	adrp	x16, 427000 <memcpy@GLIBC_2.17>
  401c14:	ldr	x17, [x16, #168]
  401c18:	add	x16, x16, #0xa8
  401c1c:	br	x17

0000000000401c20 <funlockfile@plt>:
  401c20:	adrp	x16, 427000 <memcpy@GLIBC_2.17>
  401c24:	ldr	x17, [x16, #176]
  401c28:	add	x16, x16, #0xb0
  401c2c:	br	x17

0000000000401c30 <strncmp@plt>:
  401c30:	adrp	x16, 427000 <memcpy@GLIBC_2.17>
  401c34:	ldr	x17, [x16, #184]
  401c38:	add	x16, x16, #0xb8
  401c3c:	br	x17

0000000000401c40 <__libc_start_main@plt>:
  401c40:	adrp	x16, 427000 <memcpy@GLIBC_2.17>
  401c44:	ldr	x17, [x16, #192]
  401c48:	add	x16, x16, #0xc0
  401c4c:	br	x17

0000000000401c50 <memset@plt>:
  401c50:	adrp	x16, 427000 <memcpy@GLIBC_2.17>
  401c54:	ldr	x17, [x16, #200]
  401c58:	add	x16, x16, #0xc8
  401c5c:	br	x17

0000000000401c60 <sleep@plt>:
  401c60:	adrp	x16, 427000 <memcpy@GLIBC_2.17>
  401c64:	ldr	x17, [x16, #208]
  401c68:	add	x16, x16, #0xd0
  401c6c:	br	x17

0000000000401c70 <strerror_r@plt>:
  401c70:	adrp	x16, 427000 <memcpy@GLIBC_2.17>
  401c74:	ldr	x17, [x16, #216]
  401c78:	add	x16, x16, #0xd8
  401c7c:	br	x17

0000000000401c80 <calloc@plt>:
  401c80:	adrp	x16, 427000 <memcpy@GLIBC_2.17>
  401c84:	ldr	x17, [x16, #224]
  401c88:	add	x16, x16, #0xe0
  401c8c:	br	x17

0000000000401c90 <strcasecmp@plt>:
  401c90:	adrp	x16, 427000 <memcpy@GLIBC_2.17>
  401c94:	ldr	x17, [x16, #232]
  401c98:	add	x16, x16, #0xe8
  401c9c:	br	x17

0000000000401ca0 <realloc@plt>:
  401ca0:	adrp	x16, 427000 <memcpy@GLIBC_2.17>
  401ca4:	ldr	x17, [x16, #240]
  401ca8:	add	x16, x16, #0xf0
  401cac:	br	x17

0000000000401cb0 <strdup@plt>:
  401cb0:	adrp	x16, 427000 <memcpy@GLIBC_2.17>
  401cb4:	ldr	x17, [x16, #248]
  401cb8:	add	x16, x16, #0xf8
  401cbc:	br	x17

0000000000401cc0 <strerror@plt>:
  401cc0:	adrp	x16, 427000 <memcpy@GLIBC_2.17>
  401cc4:	ldr	x17, [x16, #256]
  401cc8:	add	x16, x16, #0x100
  401ccc:	br	x17

0000000000401cd0 <close@plt>:
  401cd0:	adrp	x16, 427000 <memcpy@GLIBC_2.17>
  401cd4:	ldr	x17, [x16, #264]
  401cd8:	add	x16, x16, #0x108
  401cdc:	br	x17

0000000000401ce0 <strrchr@plt>:
  401ce0:	adrp	x16, 427000 <memcpy@GLIBC_2.17>
  401ce4:	ldr	x17, [x16, #272]
  401ce8:	add	x16, x16, #0x110
  401cec:	br	x17

0000000000401cf0 <__gmon_start__@plt>:
  401cf0:	adrp	x16, 427000 <memcpy@GLIBC_2.17>
  401cf4:	ldr	x17, [x16, #280]
  401cf8:	add	x16, x16, #0x118
  401cfc:	br	x17

0000000000401d00 <abort@plt>:
  401d00:	adrp	x16, 427000 <memcpy@GLIBC_2.17>
  401d04:	ldr	x17, [x16, #288]
  401d08:	add	x16, x16, #0x120
  401d0c:	br	x17

0000000000401d10 <strcmp@plt>:
  401d10:	adrp	x16, 427000 <memcpy@GLIBC_2.17>
  401d14:	ldr	x17, [x16, #296]
  401d18:	add	x16, x16, #0x128
  401d1c:	br	x17

0000000000401d20 <__ctype_b_loc@plt>:
  401d20:	adrp	x16, 427000 <memcpy@GLIBC_2.17>
  401d24:	ldr	x17, [x16, #304]
  401d28:	add	x16, x16, #0x130
  401d2c:	br	x17

0000000000401d30 <strtol@plt>:
  401d30:	adrp	x16, 427000 <memcpy@GLIBC_2.17>
  401d34:	ldr	x17, [x16, #312]
  401d38:	add	x16, x16, #0x138
  401d3c:	br	x17

0000000000401d40 <fread@plt>:
  401d40:	adrp	x16, 427000 <memcpy@GLIBC_2.17>
  401d44:	ldr	x17, [x16, #320]
  401d48:	add	x16, x16, #0x140
  401d4c:	br	x17

0000000000401d50 <getline@plt>:
  401d50:	adrp	x16, 427000 <memcpy@GLIBC_2.17>
  401d54:	ldr	x17, [x16, #328]
  401d58:	add	x16, x16, #0x148
  401d5c:	br	x17

0000000000401d60 <free@plt>:
  401d60:	adrp	x16, 427000 <memcpy@GLIBC_2.17>
  401d64:	ldr	x17, [x16, #336]
  401d68:	add	x16, x16, #0x150
  401d6c:	br	x17

0000000000401d70 <strncasecmp@plt>:
  401d70:	adrp	x16, 427000 <memcpy@GLIBC_2.17>
  401d74:	ldr	x17, [x16, #344]
  401d78:	add	x16, x16, #0x158
  401d7c:	br	x17

0000000000401d80 <strndup@plt>:
  401d80:	adrp	x16, 427000 <memcpy@GLIBC_2.17>
  401d84:	ldr	x17, [x16, #352]
  401d88:	add	x16, x16, #0x160
  401d8c:	br	x17

0000000000401d90 <strchr@plt>:
  401d90:	adrp	x16, 427000 <memcpy@GLIBC_2.17>
  401d94:	ldr	x17, [x16, #360]
  401d98:	add	x16, x16, #0x168
  401d9c:	br	x17

0000000000401da0 <socket@plt>:
  401da0:	adrp	x16, 427000 <memcpy@GLIBC_2.17>
  401da4:	ldr	x17, [x16, #368]
  401da8:	add	x16, x16, #0x170
  401dac:	br	x17

0000000000401db0 <ftello@plt>:
  401db0:	adrp	x16, 427000 <memcpy@GLIBC_2.17>
  401db4:	ldr	x17, [x16, #376]
  401db8:	add	x16, x16, #0x178
  401dbc:	br	x17

0000000000401dc0 <strcpy@plt>:
  401dc0:	adrp	x16, 427000 <memcpy@GLIBC_2.17>
  401dc4:	ldr	x17, [x16, #384]
  401dc8:	add	x16, x16, #0x180
  401dcc:	br	x17

0000000000401dd0 <getaddrinfo@plt>:
  401dd0:	adrp	x16, 427000 <memcpy@GLIBC_2.17>
  401dd4:	ldr	x17, [x16, #392]
  401dd8:	add	x16, x16, #0x188
  401ddc:	br	x17

0000000000401de0 <memchr@plt>:
  401de0:	adrp	x16, 427000 <memcpy@GLIBC_2.17>
  401de4:	ldr	x17, [x16, #400]
  401de8:	add	x16, x16, #0x190
  401dec:	br	x17

0000000000401df0 <inet_aton@plt>:
  401df0:	adrp	x16, 427000 <memcpy@GLIBC_2.17>
  401df4:	ldr	x17, [x16, #408]
  401df8:	add	x16, x16, #0x198
  401dfc:	br	x17

0000000000401e00 <__fxstat@plt>:
  401e00:	adrp	x16, 427000 <memcpy@GLIBC_2.17>
  401e04:	ldr	x17, [x16, #416]
  401e08:	add	x16, x16, #0x1a0
  401e0c:	br	x17

0000000000401e10 <if_nametoindex@plt>:
  401e10:	adrp	x16, 427000 <memcpy@GLIBC_2.17>
  401e14:	ldr	x17, [x16, #424]
  401e18:	add	x16, x16, #0x1a8
  401e1c:	br	x17

0000000000401e20 <strchrnul@plt>:
  401e20:	adrp	x16, 427000 <memcpy@GLIBC_2.17>
  401e24:	ldr	x17, [x16, #432]
  401e28:	add	x16, x16, #0x1b0
  401e2c:	br	x17

0000000000401e30 <strstr@plt>:
  401e30:	adrp	x16, 427000 <memcpy@GLIBC_2.17>
  401e34:	ldr	x17, [x16, #440]
  401e38:	add	x16, x16, #0x1b8
  401e3c:	br	x17

0000000000401e40 <__isoc99_sscanf@plt>:
  401e40:	adrp	x16, 427000 <memcpy@GLIBC_2.17>
  401e44:	ldr	x17, [x16, #448]
  401e48:	add	x16, x16, #0x1c0
  401e4c:	br	x17

0000000000401e50 <vsnprintf@plt>:
  401e50:	adrp	x16, 427000 <memcpy@GLIBC_2.17>
  401e54:	ldr	x17, [x16, #456]
  401e58:	add	x16, x16, #0x1c8
  401e5c:	br	x17

0000000000401e60 <fputs_unlocked@plt>:
  401e60:	adrp	x16, 427000 <memcpy@GLIBC_2.17>
  401e64:	ldr	x17, [x16, #464]
  401e68:	add	x16, x16, #0x1d0
  401e6c:	br	x17

0000000000401e70 <strncpy@plt>:
  401e70:	adrp	x16, 427000 <memcpy@GLIBC_2.17>
  401e74:	ldr	x17, [x16, #472]
  401e78:	add	x16, x16, #0x1d8
  401e7c:	br	x17

0000000000401e80 <vfprintf@plt>:
  401e80:	adrp	x16, 427000 <memcpy@GLIBC_2.17>
  401e84:	ldr	x17, [x16, #480]
  401e88:	add	x16, x16, #0x1e0
  401e8c:	br	x17

0000000000401e90 <printf@plt>:
  401e90:	adrp	x16, 427000 <memcpy@GLIBC_2.17>
  401e94:	ldr	x17, [x16, #488]
  401e98:	add	x16, x16, #0x1e8
  401e9c:	br	x17

0000000000401ea0 <__assert_fail@plt>:
  401ea0:	adrp	x16, 427000 <memcpy@GLIBC_2.17>
  401ea4:	ldr	x17, [x16, #496]
  401ea8:	add	x16, x16, #0x1f0
  401eac:	br	x17

0000000000401eb0 <__errno_location@plt>:
  401eb0:	adrp	x16, 427000 <memcpy@GLIBC_2.17>
  401eb4:	ldr	x17, [x16, #504]
  401eb8:	add	x16, x16, #0x1f8
  401ebc:	br	x17

0000000000401ec0 <tolower@plt>:
  401ec0:	adrp	x16, 427000 <memcpy@GLIBC_2.17>
  401ec4:	ldr	x17, [x16, #512]
  401ec8:	add	x16, x16, #0x200
  401ecc:	br	x17

0000000000401ed0 <getenv@plt>:
  401ed0:	adrp	x16, 427000 <memcpy@GLIBC_2.17>
  401ed4:	ldr	x17, [x16, #520]
  401ed8:	add	x16, x16, #0x208
  401edc:	br	x17

0000000000401ee0 <putchar@plt>:
  401ee0:	adrp	x16, 427000 <memcpy@GLIBC_2.17>
  401ee4:	ldr	x17, [x16, #528]
  401ee8:	add	x16, x16, #0x210
  401eec:	br	x17

0000000000401ef0 <fprintf@plt>:
  401ef0:	adrp	x16, 427000 <memcpy@GLIBC_2.17>
  401ef4:	ldr	x17, [x16, #536]
  401ef8:	add	x16, x16, #0x218
  401efc:	br	x17

0000000000401f00 <ioctl@plt>:
  401f00:	adrp	x16, 427000 <memcpy@GLIBC_2.17>
  401f04:	ldr	x17, [x16, #544]
  401f08:	add	x16, x16, #0x220
  401f0c:	br	x17

0000000000401f10 <ferror@plt>:
  401f10:	adrp	x16, 427000 <memcpy@GLIBC_2.17>
  401f14:	ldr	x17, [x16, #552]
  401f18:	add	x16, x16, #0x228
  401f1c:	br	x17

Disassembly of section .text:

0000000000401f20 <argp_parse@@Base-0x752c>:
  401f20:	mov	x29, #0x0                   	// #0
  401f24:	mov	x30, #0x0                   	// #0
  401f28:	mov	x5, x0
  401f2c:	ldr	x1, [sp]
  401f30:	add	x2, sp, #0x8
  401f34:	mov	x6, sp
  401f38:	movz	x0, #0x0, lsl #48
  401f3c:	movk	x0, #0x0, lsl #32
  401f40:	movk	x0, #0x40, lsl #16
  401f44:	movk	x0, #0x202c
  401f48:	movz	x3, #0x0, lsl #48
  401f4c:	movk	x3, #0x0, lsl #32
  401f50:	movk	x3, #0x41, lsl #16
  401f54:	movk	x3, #0x2c68
  401f58:	movz	x4, #0x0, lsl #48
  401f5c:	movk	x4, #0x0, lsl #32
  401f60:	movk	x4, #0x41, lsl #16
  401f64:	movk	x4, #0x2ce8
  401f68:	bl	401c40 <__libc_start_main@plt>
  401f6c:	bl	401d00 <abort@plt>
  401f70:	adrp	x0, 426000 <argp_failure@@Base+0x18e74>
  401f74:	ldr	x0, [x0, #4064]
  401f78:	cbz	x0, 401f80 <ferror@plt+0x70>
  401f7c:	b	401cf0 <__gmon_start__@plt>
  401f80:	ret
  401f84:	nop
  401f88:	adrp	x0, 428000 <argp_failure@@Base+0x1ae74>
  401f8c:	add	x0, x0, #0x4f0
  401f90:	adrp	x1, 428000 <argp_failure@@Base+0x1ae74>
  401f94:	add	x1, x1, #0x4f0
  401f98:	cmp	x1, x0
  401f9c:	b.eq	401fb4 <ferror@plt+0xa4>  // b.none
  401fa0:	adrp	x1, 412000 <argp_failure@@Base+0x4e74>
  401fa4:	ldr	x1, [x1, #3352]
  401fa8:	cbz	x1, 401fb4 <ferror@plt+0xa4>
  401fac:	mov	x16, x1
  401fb0:	br	x16
  401fb4:	ret
  401fb8:	adrp	x0, 428000 <argp_failure@@Base+0x1ae74>
  401fbc:	add	x0, x0, #0x4f0
  401fc0:	adrp	x1, 428000 <argp_failure@@Base+0x1ae74>
  401fc4:	add	x1, x1, #0x4f0
  401fc8:	sub	x1, x1, x0
  401fcc:	lsr	x2, x1, #63
  401fd0:	add	x1, x2, x1, asr #3
  401fd4:	cmp	xzr, x1, asr #1
  401fd8:	asr	x1, x1, #1
  401fdc:	b.eq	401ff4 <ferror@plt+0xe4>  // b.none
  401fe0:	adrp	x2, 412000 <argp_failure@@Base+0x4e74>
  401fe4:	ldr	x2, [x2, #3360]
  401fe8:	cbz	x2, 401ff4 <ferror@plt+0xe4>
  401fec:	mov	x16, x2
  401ff0:	br	x16
  401ff4:	ret
  401ff8:	stp	x29, x30, [sp, #-32]!
  401ffc:	mov	x29, sp
  402000:	str	x19, [sp, #16]
  402004:	adrp	x19, 428000 <argp_failure@@Base+0x1ae74>
  402008:	ldrb	w0, [x19, #1296]
  40200c:	cbnz	w0, 40201c <ferror@plt+0x10c>
  402010:	bl	401f88 <ferror@plt+0x78>
  402014:	mov	w0, #0x1                   	// #1
  402018:	strb	w0, [x19, #1296]
  40201c:	ldr	x19, [sp, #16]
  402020:	ldp	x29, x30, [sp], #32
  402024:	ret
  402028:	b	401fb8 <ferror@plt+0xa8>
  40202c:	sub	sp, sp, #0x40
  402030:	stp	x29, x30, [sp, #48]
  402034:	add	x29, sp, #0x30
  402038:	mov	w8, wzr
  40203c:	mov	w9, #0x2                   	// #2
  402040:	mov	w10, #0x1                   	// #1
  402044:	stur	wzr, [x29, #-4]
  402048:	stur	w0, [x29, #-8]
  40204c:	stur	x1, [x29, #-16]
  402050:	stur	wzr, [x29, #-20]
  402054:	ldur	x11, [x29, #-16]
  402058:	ldr	x0, [x11]
  40205c:	str	w8, [sp, #12]
  402060:	str	w9, [sp, #8]
  402064:	str	w10, [sp, #4]
  402068:	bl	40b214 <argp_usage@@Base+0x2f0>
  40206c:	ldur	w0, [x29, #-8]
  402070:	ldur	x1, [x29, #-16]
  402074:	bl	404164 <ferror@plt+0x2254>
  402078:	ldr	w0, [sp, #8]
  40207c:	ldr	w1, [sp, #4]
  402080:	ldr	w2, [sp, #12]
  402084:	bl	401da0 <socket@plt>
  402088:	str	w0, [sp, #24]
  40208c:	ldr	w8, [sp, #24]
  402090:	cmp	w8, #0x0
  402094:	cset	w8, ge  // ge = tcont
  402098:	tbnz	w8, #0, 4020c0 <ferror@plt+0x1b0>
  40209c:	bl	401eb0 <__errno_location@plt>
  4020a0:	ldr	w1, [x0]
  4020a4:	mov	w8, wzr
  4020a8:	mov	w0, w8
  4020ac:	adrp	x2, 412000 <argp_failure@@Base+0x4e74>
  4020b0:	add	x2, x2, #0xd28
  4020b4:	bl	401b50 <error@plt>
  4020b8:	mov	w0, #0x1                   	// #1
  4020bc:	bl	401b40 <exit@plt>
  4020c0:	adrp	x8, 428000 <argp_failure@@Base+0x1ae74>
  4020c4:	add	x8, x8, #0x670
  4020c8:	ldr	x8, [x8]
  4020cc:	str	x8, [sp, #16]
  4020d0:	ldr	x8, [sp, #16]
  4020d4:	adrp	x9, 428000 <argp_failure@@Base+0x1ae74>
  4020d8:	add	x9, x9, #0x670
  4020dc:	ldr	x9, [x9]
  4020e0:	adrp	x10, 428000 <argp_failure@@Base+0x1ae74>
  4020e4:	add	x10, x10, #0x680
  4020e8:	ldrsw	x10, [x10]
  4020ec:	mov	x11, #0x58                  	// #88
  4020f0:	mul	x10, x11, x10
  4020f4:	add	x9, x9, x10
  4020f8:	cmp	x8, x9
  4020fc:	b.cs	402180 <ferror@plt+0x270>  // b.hs, b.nlast
  402100:	adrp	x8, 428000 <argp_failure@@Base+0x1ae74>
  402104:	add	x8, x8, #0x69c
  402108:	ldr	w9, [x8]
  40210c:	cbz	w9, 402154 <ferror@plt+0x244>
  402110:	ldr	x8, [sp, #16]
  402114:	ldr	x0, [x8]
  402118:	bl	401e10 <if_nametoindex@plt>
  40211c:	cbnz	w0, 402124 <ferror@plt+0x214>
  402120:	b	402170 <ferror@plt+0x260>
  402124:	ldur	w8, [x29, #-20]
  402128:	add	w9, w8, #0x1
  40212c:	stur	w9, [x29, #-20]
  402130:	cbz	w8, 40213c <ferror@plt+0x22c>
  402134:	mov	w0, #0x20                  	// #32
  402138:	bl	401ee0 <putchar@plt>
  40213c:	ldr	x8, [sp, #16]
  402140:	ldr	x1, [x8]
  402144:	adrp	x0, 412000 <argp_failure@@Base+0x4e74>
  402148:	add	x0, x0, #0xdf8
  40214c:	bl	401e90 <printf@plt>
  402150:	b	402170 <ferror@plt+0x260>
  402154:	ldr	w0, [sp, #24]
  402158:	ldr	x1, [sp, #16]
  40215c:	bl	40329c <ferror@plt+0x138c>
  402160:	stur	w0, [x29, #-20]
  402164:	ldur	w8, [x29, #-20]
  402168:	cbz	w8, 402170 <ferror@plt+0x260>
  40216c:	b	402180 <ferror@plt+0x270>
  402170:	ldr	x8, [sp, #16]
  402174:	add	x8, x8, #0x58
  402178:	str	x8, [sp, #16]
  40217c:	b	4020d0 <ferror@plt+0x1c0>
  402180:	adrp	x8, 428000 <argp_failure@@Base+0x1ae74>
  402184:	add	x8, x8, #0x69c
  402188:	ldr	w9, [x8]
  40218c:	cbz	w9, 4021a0 <ferror@plt+0x290>
  402190:	ldur	w8, [x29, #-20]
  402194:	cbz	w8, 4021a0 <ferror@plt+0x290>
  402198:	mov	w0, #0xa                   	// #10
  40219c:	bl	401ee0 <putchar@plt>
  4021a0:	ldr	w0, [sp, #24]
  4021a4:	bl	401cd0 <close@plt>
  4021a8:	ldur	w8, [x29, #-20]
  4021ac:	mov	w0, w8
  4021b0:	ldp	x29, x30, [sp, #48]
  4021b4:	add	sp, sp, #0x40
  4021b8:	ret
  4021bc:	sub	sp, sp, #0x80
  4021c0:	stp	x29, x30, [sp, #112]
  4021c4:	add	x29, sp, #0x70
  4021c8:	adrp	x8, 427000 <argp_failure@@Base+0x19e74>
  4021cc:	add	x8, x8, #0x240
  4021d0:	stur	x0, [x29, #-8]
  4021d4:	stur	xzr, [x29, #-16]
  4021d8:	stur	x8, [x29, #-24]
  4021dc:	stur	xzr, [x29, #-16]
  4021e0:	stur	xzr, [x29, #-48]
  4021e4:	ldur	x8, [x29, #-24]
  4021e8:	ldr	x8, [x8]
  4021ec:	cbz	x8, 402234 <ferror@plt+0x324>
  4021f0:	ldur	x8, [x29, #-24]
  4021f4:	ldr	w9, [x8, #12]
  4021f8:	cbnz	w9, 402224 <ferror@plt+0x314>
  4021fc:	ldur	x8, [x29, #-48]
  402200:	add	x8, x8, #0x1
  402204:	stur	x8, [x29, #-48]
  402208:	ldur	x8, [x29, #-24]
  40220c:	ldr	x0, [x8]
  402210:	bl	401b20 <strlen@plt>
  402214:	add	x8, x0, #0x1
  402218:	ldur	x9, [x29, #-16]
  40221c:	add	x8, x9, x8
  402220:	stur	x8, [x29, #-16]
  402224:	ldur	x8, [x29, #-24]
  402228:	add	x8, x8, #0x10
  40222c:	stur	x8, [x29, #-24]
  402230:	b	4021e4 <ferror@plt+0x2d4>
  402234:	mov	x8, #0x14                  	// #20
  402238:	stur	x8, [x29, #-48]
  40223c:	ldur	x8, [x29, #-48]
  402240:	mov	x9, #0x8                   	// #8
  402244:	mul	x8, x8, x9
  402248:	ldur	x9, [x29, #-16]
  40224c:	add	x0, x8, x9
  402250:	bl	40bd64 <argp_usage@@Base+0xe40>
  402254:	stur	x0, [x29, #-32]
  402258:	ldur	x8, [x29, #-32]
  40225c:	ldur	x9, [x29, #-48]
  402260:	mov	x10, #0x8                   	// #8
  402264:	mul	x9, x10, x9
  402268:	add	x8, x8, x9
  40226c:	str	x8, [sp, #48]
  402270:	adrp	x8, 427000 <argp_failure@@Base+0x19e74>
  402274:	add	x8, x8, #0x240
  402278:	stur	x8, [x29, #-24]
  40227c:	stur	xzr, [x29, #-40]
  402280:	ldur	x8, [x29, #-24]
  402284:	ldr	x8, [x8]
  402288:	cbz	x8, 402360 <ferror@plt+0x450>
  40228c:	ldur	x8, [x29, #-24]
  402290:	ldr	w9, [x8, #12]
  402294:	cbnz	w9, 402350 <ferror@plt+0x440>
  402298:	ldur	x8, [x29, #-24]
  40229c:	ldr	w9, [x8, #8]
  4022a0:	mov	w10, #0x48                  	// #72
  4022a4:	and	w9, w9, w10
  4022a8:	cbz	w9, 4022b0 <ferror@plt+0x3a0>
  4022ac:	b	402350 <ferror@plt+0x440>
  4022b0:	ldr	x8, [sp, #48]
  4022b4:	ldur	x9, [x29, #-32]
  4022b8:	ldur	x10, [x29, #-40]
  4022bc:	add	x11, x10, #0x1
  4022c0:	stur	x11, [x29, #-40]
  4022c4:	mov	x11, #0x8                   	// #8
  4022c8:	mul	x10, x11, x10
  4022cc:	add	x9, x9, x10
  4022d0:	str	x8, [x9]
  4022d4:	ldur	x8, [x29, #-24]
  4022d8:	ldr	x8, [x8]
  4022dc:	str	x8, [sp, #40]
  4022e0:	ldr	x0, [sp, #40]
  4022e4:	adrp	x1, 412000 <argp_failure@@Base+0x4e74>
  4022e8:	add	x1, x1, #0xdb8
  4022ec:	mov	x2, #0x2                   	// #2
  4022f0:	bl	401c30 <strncmp@plt>
  4022f4:	cbnz	w0, 402304 <ferror@plt+0x3f4>
  4022f8:	ldr	x8, [sp, #40]
  4022fc:	add	x8, x8, #0x2
  402300:	str	x8, [sp, #40]
  402304:	ldr	x8, [sp, #40]
  402308:	ldrb	w9, [x8]
  40230c:	cbz	w9, 40233c <ferror@plt+0x42c>
  402310:	ldr	x8, [sp, #40]
  402314:	ldrb	w0, [x8]
  402318:	bl	401ec0 <tolower@plt>
  40231c:	ldr	x8, [sp, #48]
  402320:	add	x9, x8, #0x1
  402324:	str	x9, [sp, #48]
  402328:	strb	w0, [x8]
  40232c:	ldr	x8, [sp, #40]
  402330:	add	x8, x8, #0x1
  402334:	str	x8, [sp, #40]
  402338:	b	402304 <ferror@plt+0x3f4>
  40233c:	ldr	x8, [sp, #48]
  402340:	add	x9, x8, #0x1
  402344:	str	x9, [sp, #48]
  402348:	mov	w10, #0x0                   	// #0
  40234c:	strb	w10, [x8]
  402350:	ldur	x8, [x29, #-24]
  402354:	add	x8, x8, #0x10
  402358:	stur	x8, [x29, #-24]
  40235c:	b	402280 <ferror@plt+0x370>
  402360:	ldur	x8, [x29, #-40]
  402364:	stur	x8, [x29, #-48]
  402368:	ldur	x0, [x29, #-32]
  40236c:	ldur	x1, [x29, #-48]
  402370:	mov	x2, #0x8                   	// #8
  402374:	adrp	x3, 402000 <ferror@plt+0xf0>
  402378:	add	x3, x3, #0x578
  40237c:	bl	401ba0 <qsort@plt>
  402380:	ldur	x8, [x29, #-48]
  402384:	mov	x9, #0x2                   	// #2
  402388:	mul	x8, x9, x8
  40238c:	ldur	x9, [x29, #-16]
  402390:	add	x8, x9, x8
  402394:	stur	x8, [x29, #-16]
  402398:	ldur	x8, [x29, #-8]
  40239c:	cbz	x8, 4023b4 <ferror@plt+0x4a4>
  4023a0:	ldur	x0, [x29, #-8]
  4023a4:	bl	401b20 <strlen@plt>
  4023a8:	ldur	x8, [x29, #-16]
  4023ac:	add	x8, x8, x0
  4023b0:	stur	x8, [x29, #-16]
  4023b4:	ldur	x8, [x29, #-16]
  4023b8:	add	x8, x8, #0x23
  4023bc:	stur	x8, [x29, #-16]
  4023c0:	ldur	x8, [x29, #-16]
  4023c4:	add	x0, x8, #0x1
  4023c8:	bl	40bd64 <argp_usage@@Base+0xe40>
  4023cc:	str	x0, [sp, #56]
  4023d0:	ldr	x8, [sp, #56]
  4023d4:	str	x8, [sp, #48]
  4023d8:	ldur	x8, [x29, #-8]
  4023dc:	cbz	x8, 402404 <ferror@plt+0x4f4>
  4023e0:	ldr	x0, [sp, #48]
  4023e4:	ldur	x1, [x29, #-8]
  4023e8:	bl	401dc0 <strcpy@plt>
  4023ec:	ldur	x8, [x29, #-8]
  4023f0:	mov	x0, x8
  4023f4:	bl	401b20 <strlen@plt>
  4023f8:	ldr	x8, [sp, #48]
  4023fc:	add	x8, x8, x0
  402400:	str	x8, [sp, #48]
  402404:	stur	xzr, [x29, #-40]
  402408:	ldur	x8, [x29, #-40]
  40240c:	ldur	x9, [x29, #-48]
  402410:	cmp	x8, x9
  402414:	b.cs	402534 <ferror@plt+0x624>  // b.hs, b.nlast
  402418:	ldur	x8, [x29, #-40]
  40241c:	cbz	x8, 402498 <ferror@plt+0x588>
  402420:	ldur	x8, [x29, #-32]
  402424:	ldur	x9, [x29, #-40]
  402428:	subs	x9, x9, #0x1
  40242c:	mov	x10, #0x8                   	// #8
  402430:	mul	x9, x10, x9
  402434:	add	x8, x8, x9
  402438:	ldr	x0, [x8]
  40243c:	ldur	x8, [x29, #-32]
  402440:	ldur	x9, [x29, #-40]
  402444:	mul	x9, x10, x9
  402448:	add	x8, x8, x9
  40244c:	ldr	x1, [x8]
  402450:	ldur	x8, [x29, #-32]
  402454:	ldur	x9, [x29, #-40]
  402458:	subs	x9, x9, #0x1
  40245c:	mul	x9, x10, x9
  402460:	add	x8, x8, x9
  402464:	ldr	x8, [x8]
  402468:	str	x0, [sp, #32]
  40246c:	mov	x0, x8
  402470:	str	x1, [sp, #24]
  402474:	bl	401b20 <strlen@plt>
  402478:	ldr	x8, [sp, #32]
  40247c:	str	x0, [sp, #16]
  402480:	mov	x0, x8
  402484:	ldr	x1, [sp, #24]
  402488:	ldr	x2, [sp, #16]
  40248c:	bl	401c30 <strncmp@plt>
  402490:	cbnz	w0, 402498 <ferror@plt+0x588>
  402494:	b	402524 <ferror@plt+0x614>
  402498:	ldr	x0, [sp, #48]
  40249c:	ldur	x8, [x29, #-32]
  4024a0:	ldur	x9, [x29, #-40]
  4024a4:	mov	x10, #0x8                   	// #8
  4024a8:	mul	x9, x10, x9
  4024ac:	add	x8, x8, x9
  4024b0:	ldr	x1, [x8]
  4024b4:	str	x10, [sp, #8]
  4024b8:	bl	401dc0 <strcpy@plt>
  4024bc:	ldur	x8, [x29, #-32]
  4024c0:	ldur	x9, [x29, #-40]
  4024c4:	ldr	x10, [sp, #8]
  4024c8:	mul	x9, x10, x9
  4024cc:	add	x8, x8, x9
  4024d0:	ldr	x8, [x8]
  4024d4:	mov	x0, x8
  4024d8:	bl	401b20 <strlen@plt>
  4024dc:	ldr	x8, [sp, #48]
  4024e0:	add	x8, x8, x0
  4024e4:	str	x8, [sp, #48]
  4024e8:	ldur	x8, [x29, #-40]
  4024ec:	add	x8, x8, #0x1
  4024f0:	ldur	x9, [x29, #-48]
  4024f4:	cmp	x8, x9
  4024f8:	b.cs	402524 <ferror@plt+0x614>  // b.hs, b.nlast
  4024fc:	ldr	x8, [sp, #48]
  402500:	add	x9, x8, #0x1
  402504:	str	x9, [sp, #48]
  402508:	mov	w10, #0x2c                  	// #44
  40250c:	strb	w10, [x8]
  402510:	ldr	x8, [sp, #48]
  402514:	add	x9, x8, #0x1
  402518:	str	x9, [sp, #48]
  40251c:	mov	w10, #0x20                  	// #32
  402520:	strb	w10, [x8]
  402524:	ldur	x8, [x29, #-40]
  402528:	add	x8, x8, #0x1
  40252c:	stur	x8, [x29, #-40]
  402530:	b	402408 <ferror@plt+0x4f8>
  402534:	ldr	x0, [sp, #48]
  402538:	adrp	x1, 412000 <argp_failure@@Base+0x4e74>
  40253c:	add	x1, x1, #0xdbb
  402540:	bl	401dc0 <strcpy@plt>
  402544:	ldr	x8, [sp, #48]
  402548:	add	x8, x8, #0x23
  40254c:	str	x8, [sp, #48]
  402550:	ldr	x8, [sp, #48]
  402554:	mov	w9, #0x0                   	// #0
  402558:	strb	w9, [x8]
  40255c:	ldur	x8, [x29, #-32]
  402560:	mov	x0, x8
  402564:	bl	401d60 <free@plt>
  402568:	ldr	x0, [sp, #56]
  40256c:	ldp	x29, x30, [sp, #112]
  402570:	add	sp, sp, #0x80
  402574:	ret
  402578:	sub	sp, sp, #0x20
  40257c:	stp	x29, x30, [sp, #16]
  402580:	add	x29, sp, #0x10
  402584:	str	x0, [sp, #8]
  402588:	str	x1, [sp]
  40258c:	ldr	x8, [sp, #8]
  402590:	ldr	x0, [x8]
  402594:	ldr	x8, [sp]
  402598:	ldr	x1, [x8]
  40259c:	bl	401d10 <strcmp@plt>
  4025a0:	ldp	x29, x30, [sp, #16]
  4025a4:	add	sp, sp, #0x20
  4025a8:	ret
  4025ac:	sub	sp, sp, #0x50
  4025b0:	stp	x29, x30, [sp, #64]
  4025b4:	add	x29, sp, #0x40
  4025b8:	mov	x8, xzr
  4025bc:	adrp	x9, 427000 <argp_failure@@Base+0x19e74>
  4025c0:	add	x9, x9, #0x240
  4025c4:	stur	w0, [x29, #-12]
  4025c8:	stur	x1, [x29, #-24]
  4025cc:	str	x8, [sp, #24]
  4025d0:	str	x9, [sp, #32]
  4025d4:	ldr	x8, [sp, #32]
  4025d8:	ldr	x8, [x8]
  4025dc:	cbnz	x8, 4025ec <ferror@plt+0x6dc>
  4025e0:	mov	x8, xzr
  4025e4:	stur	x8, [x29, #-8]
  4025e8:	b	4026c4 <ferror@plt+0x7b4>
  4025ec:	ldur	w8, [x29, #-12]
  4025f0:	ldr	x9, [sp, #32]
  4025f4:	ldr	w10, [x9, #8]
  4025f8:	cmp	w8, w10
  4025fc:	b.ne	402610 <ferror@plt+0x700>  // b.any
  402600:	ldr	x8, [sp, #32]
  402604:	ldr	w9, [x8, #12]
  402608:	cbnz	w9, 402610 <ferror@plt+0x700>
  40260c:	b	402620 <ferror@plt+0x710>
  402610:	ldr	x8, [sp, #32]
  402614:	add	x8, x8, #0x10
  402618:	str	x8, [sp, #32]
  40261c:	b	4025d4 <ferror@plt+0x6c4>
  402620:	ldr	x8, [sp, #32]
  402624:	ldr	x8, [x8]
  402628:	str	x8, [sp, #24]
  40262c:	ldur	x8, [x29, #-24]
  402630:	cbz	x8, 4026a0 <ferror@plt+0x790>
  402634:	ldur	x0, [x29, #-24]
  402638:	ldr	x8, [sp, #32]
  40263c:	ldr	x1, [x8]
  402640:	bl	401e30 <strstr@plt>
  402644:	str	x0, [sp, #16]
  402648:	ldr	x8, [sp, #16]
  40264c:	cbz	x8, 402684 <ferror@plt+0x774>
  402650:	ldr	x8, [sp, #16]
  402654:	ldurb	w9, [x8, #-1]
  402658:	cmp	w9, #0x3a
  40265c:	b.ne	402684 <ferror@plt+0x774>  // b.any
  402660:	ldr	x8, [sp, #16]
  402664:	ldr	x9, [sp, #32]
  402668:	ldr	x0, [x9]
  40266c:	str	x8, [sp, #8]
  402670:	bl	401b20 <strlen@plt>
  402674:	ldr	x8, [sp, #8]
  402678:	ldrb	w10, [x8, x0]
  40267c:	cmp	w10, #0x3a
  402680:	b.eq	402688 <ferror@plt+0x778>  // b.none
  402684:	b	4026a0 <ferror@plt+0x790>
  402688:	ldr	x8, [sp, #32]
  40268c:	add	x8, x8, #0x10
  402690:	str	x8, [sp, #32]
  402694:	ldr	x8, [sp, #32]
  402698:	ldr	x8, [x8]
  40269c:	cbnz	x8, 402634 <ferror@plt+0x724>
  4026a0:	ldr	x8, [sp, #32]
  4026a4:	ldr	x8, [x8]
  4026a8:	cbz	x8, 4026bc <ferror@plt+0x7ac>
  4026ac:	ldr	x8, [sp, #32]
  4026b0:	ldr	x8, [x8]
  4026b4:	stur	x8, [x29, #-8]
  4026b8:	b	4026c4 <ferror@plt+0x7b4>
  4026bc:	ldr	x8, [sp, #24]
  4026c0:	stur	x8, [x29, #-8]
  4026c4:	ldur	x0, [x29, #-8]
  4026c8:	ldp	x29, x30, [sp, #64]
  4026cc:	add	sp, sp, #0x50
  4026d0:	ret
  4026d4:	sub	sp, sp, #0x40
  4026d8:	stp	x29, x30, [sp, #48]
  4026dc:	add	x29, sp, #0x30
  4026e0:	stur	x0, [x29, #-16]
  4026e4:	str	x1, [sp, #24]
  4026e8:	str	x2, [sp, #16]
  4026ec:	str	wzr, [sp, #4]
  4026f0:	ldr	x8, [sp, #24]
  4026f4:	cmp	x8, #0x1
  4026f8:	b.ls	402730 <ferror@plt+0x820>  // b.plast
  4026fc:	ldur	x8, [x29, #-16]
  402700:	ldrb	w9, [x8]
  402704:	cmp	w9, #0x2d
  402708:	b.ne	402730 <ferror@plt+0x820>  // b.any
  40270c:	ldur	x8, [x29, #-16]
  402710:	add	x8, x8, #0x1
  402714:	stur	x8, [x29, #-16]
  402718:	ldr	x8, [sp, #24]
  40271c:	subs	x8, x8, #0x1
  402720:	str	x8, [sp, #24]
  402724:	mov	w9, #0x1                   	// #1
  402728:	str	w9, [sp, #4]
  40272c:	b	402774 <ferror@plt+0x864>
  402730:	ldr	x8, [sp, #24]
  402734:	cmp	x8, #0x2
  402738:	b.ls	402774 <ferror@plt+0x864>  // b.plast
  40273c:	ldur	x0, [x29, #-16]
  402740:	adrp	x1, 412000 <argp_failure@@Base+0x4e74>
  402744:	add	x1, x1, #0xdb8
  402748:	mov	x2, #0x2                   	// #2
  40274c:	bl	401d70 <strncasecmp@plt>
  402750:	cbnz	w0, 402774 <ferror@plt+0x864>
  402754:	ldur	x8, [x29, #-16]
  402758:	add	x8, x8, #0x2
  40275c:	stur	x8, [x29, #-16]
  402760:	ldr	x8, [sp, #24]
  402764:	subs	x8, x8, #0x2
  402768:	str	x8, [sp, #24]
  40276c:	mov	w9, #0x1                   	// #1
  402770:	str	w9, [sp, #4]
  402774:	adrp	x8, 427000 <argp_failure@@Base+0x19e74>
  402778:	add	x8, x8, #0x240
  40277c:	str	x8, [sp, #8]
  402780:	ldr	x8, [sp, #8]
  402784:	ldr	x8, [x8]
  402788:	cbz	x8, 4027dc <ferror@plt+0x8cc>
  40278c:	ldr	x8, [sp, #8]
  402790:	ldr	x0, [x8]
  402794:	ldur	x1, [x29, #-16]
  402798:	ldr	x2, [sp, #24]
  40279c:	bl	401d70 <strncasecmp@plt>
  4027a0:	cbnz	w0, 4027cc <ferror@plt+0x8bc>
  4027a4:	ldr	x8, [sp, #8]
  4027a8:	ldr	w9, [x8, #12]
  4027ac:	ldr	w10, [sp, #4]
  4027b0:	eor	w9, w9, w10
  4027b4:	ldr	x8, [sp, #16]
  4027b8:	str	w9, [x8]
  4027bc:	ldr	x8, [sp, #8]
  4027c0:	ldr	w9, [x8, #8]
  4027c4:	stur	w9, [x29, #-4]
  4027c8:	b	4027e0 <ferror@plt+0x8d0>
  4027cc:	ldr	x8, [sp, #8]
  4027d0:	add	x8, x8, #0x10
  4027d4:	str	x8, [sp, #8]
  4027d8:	b	402780 <ferror@plt+0x870>
  4027dc:	stur	wzr, [x29, #-4]
  4027e0:	ldur	w0, [x29, #-4]
  4027e4:	ldp	x29, x30, [sp, #48]
  4027e8:	add	sp, sp, #0x40
  4027ec:	ret
  4027f0:	sub	sp, sp, #0x30
  4027f4:	stp	x29, x30, [sp, #32]
  4027f8:	add	x29, sp, #0x20
  4027fc:	stur	x0, [x29, #-8]
  402800:	str	x1, [sp, #16]
  402804:	ldur	x0, [x29, #-8]
  402808:	ldur	x8, [x29, #-8]
  40280c:	str	x0, [sp, #8]
  402810:	mov	x0, x8
  402814:	bl	401b20 <strlen@plt>
  402818:	ldr	x2, [sp, #16]
  40281c:	ldr	x8, [sp, #8]
  402820:	str	x0, [sp]
  402824:	mov	x0, x8
  402828:	ldr	x1, [sp]
  40282c:	bl	4026d4 <ferror@plt+0x7c4>
  402830:	ldp	x29, x30, [sp, #32]
  402834:	add	sp, sp, #0x30
  402838:	ret
  40283c:	sub	sp, sp, #0x30
  402840:	adrp	x8, 427000 <argp_failure@@Base+0x19e74>
  402844:	add	x8, x8, #0x390
  402848:	str	w0, [sp, #44]
  40284c:	str	x1, [sp, #32]
  402850:	str	x2, [sp, #24]
  402854:	ldr	x9, [sp, #24]
  402858:	subs	x9, x9, #0x1
  40285c:	str	x9, [sp, #24]
  402860:	str	x8, [sp, #16]
  402864:	ldr	x8, [sp, #24]
  402868:	mov	w9, #0x0                   	// #0
  40286c:	str	w9, [sp, #12]
  402870:	cbz	x8, 402888 <ferror@plt+0x978>
  402874:	ldr	x8, [sp, #16]
  402878:	ldr	w9, [x8]
  40287c:	cmp	w9, #0x0
  402880:	cset	w9, ne  // ne = any
  402884:	str	w9, [sp, #12]
  402888:	ldr	w8, [sp, #12]
  40288c:	tbnz	w8, #0, 402894 <ferror@plt+0x984>
  402890:	b	4028dc <ferror@plt+0x9cc>
  402894:	ldr	x8, [sp, #16]
  402898:	ldr	w9, [x8]
  40289c:	ldr	w10, [sp, #44]
  4028a0:	and	w9, w9, w10
  4028a4:	cbz	w9, 4028cc <ferror@plt+0x9bc>
  4028a8:	ldr	x8, [sp, #16]
  4028ac:	ldr	w9, [x8, #4]
  4028b0:	ldr	x8, [sp, #32]
  4028b4:	add	x10, x8, #0x1
  4028b8:	str	x10, [sp, #32]
  4028bc:	strb	w9, [x8]
  4028c0:	ldr	x8, [sp, #24]
  4028c4:	subs	x8, x8, #0x1
  4028c8:	str	x8, [sp, #24]
  4028cc:	ldr	x8, [sp, #16]
  4028d0:	add	x8, x8, #0x8
  4028d4:	str	x8, [sp, #16]
  4028d8:	b	402864 <ferror@plt+0x954>
  4028dc:	ldr	x8, [sp, #32]
  4028e0:	mov	w9, #0x0                   	// #0
  4028e4:	strb	w9, [x8]
  4028e8:	add	sp, sp, #0x30
  4028ec:	ret
  4028f0:	sub	sp, sp, #0x40
  4028f4:	stp	x29, x30, [sp, #48]
  4028f8:	add	x29, sp, #0x30
  4028fc:	mov	w8, #0x1                   	// #1
  402900:	stur	w0, [x29, #-4]
  402904:	stur	x1, [x29, #-16]
  402908:	sturb	w2, [x29, #-17]
  40290c:	str	w8, [sp, #24]
  402910:	str	w8, [sp, #12]
  402914:	str	wzr, [sp, #8]
  402918:	ldur	w8, [x29, #-4]
  40291c:	mov	w9, #0x0                   	// #0
  402920:	str	w9, [sp, #4]
  402924:	cbz	w8, 402938 <ferror@plt+0xa28>
  402928:	ldr	w8, [sp, #24]
  40292c:	cmp	w8, #0x0
  402930:	cset	w8, ne  // ne = any
  402934:	str	w8, [sp, #4]
  402938:	ldr	w8, [sp, #4]
  40293c:	tbnz	w8, #0, 402944 <ferror@plt+0xa34>
  402940:	b	4029c8 <ferror@plt+0xab8>
  402944:	ldr	w8, [sp, #24]
  402948:	ldur	w9, [x29, #-4]
  40294c:	and	w8, w8, w9
  402950:	cbz	w8, 4029b8 <ferror@plt+0xaa8>
  402954:	ldr	w0, [sp, #24]
  402958:	ldur	x1, [x29, #-16]
  40295c:	bl	4025ac <ferror@plt+0x69c>
  402960:	str	x0, [sp, #16]
  402964:	ldr	x8, [sp, #16]
  402968:	cbz	x8, 4029b8 <ferror@plt+0xaa8>
  40296c:	ldr	w8, [sp, #12]
  402970:	cbnz	w8, 402988 <ferror@plt+0xa78>
  402974:	ldurb	w0, [x29, #-17]
  402978:	bl	401ee0 <putchar@plt>
  40297c:	ldr	w8, [sp, #8]
  402980:	add	w8, w8, #0x1
  402984:	str	w8, [sp, #8]
  402988:	ldr	x1, [sp, #16]
  40298c:	adrp	x0, 412000 <argp_failure@@Base+0x4e74>
  402990:	add	x0, x0, #0xdf8
  402994:	bl	401e90 <printf@plt>
  402998:	ldr	w8, [sp, #8]
  40299c:	add	w8, w8, w0
  4029a0:	str	w8, [sp, #8]
  4029a4:	ldr	w8, [sp, #24]
  4029a8:	ldur	w9, [x29, #-4]
  4029ac:	bic	w8, w9, w8
  4029b0:	stur	w8, [x29, #-4]
  4029b4:	str	wzr, [sp, #12]
  4029b8:	ldr	w8, [sp, #24]
  4029bc:	lsl	w8, w8, #1
  4029c0:	str	w8, [sp, #24]
  4029c4:	b	402918 <ferror@plt+0xa08>
  4029c8:	ldur	w8, [x29, #-4]
  4029cc:	cbz	w8, 402a08 <ferror@plt+0xaf8>
  4029d0:	ldr	w8, [sp, #12]
  4029d4:	cbnz	w8, 4029ec <ferror@plt+0xadc>
  4029d8:	ldurb	w0, [x29, #-17]
  4029dc:	bl	401ee0 <putchar@plt>
  4029e0:	ldr	w8, [sp, #8]
  4029e4:	add	w8, w8, #0x1
  4029e8:	str	w8, [sp, #8]
  4029ec:	ldur	w1, [x29, #-4]
  4029f0:	adrp	x0, 412000 <argp_failure@@Base+0x4e74>
  4029f4:	add	x0, x0, #0xddf
  4029f8:	bl	401e90 <printf@plt>
  4029fc:	ldr	w8, [sp, #8]
  402a00:	add	w8, w8, w0
  402a04:	str	w8, [sp, #8]
  402a08:	ldr	w0, [sp, #8]
  402a0c:	ldp	x29, x30, [sp, #48]
  402a10:	add	sp, sp, #0x40
  402a14:	ret
  402a18:	sub	sp, sp, #0xe0
  402a1c:	stp	x29, x30, [sp, #208]
  402a20:	add	x29, sp, #0xd0
  402a24:	mov	x8, #0x30                  	// #48
  402a28:	mov	w9, #0x2                   	// #2
  402a2c:	mov	x10, xzr
  402a30:	mov	w11, wzr
  402a34:	sub	x12, x29, #0x60
  402a38:	add	x3, sp, #0x60
  402a3c:	stur	w0, [x29, #-8]
  402a40:	stur	x1, [x29, #-16]
  402a44:	stur	x2, [x29, #-24]
  402a48:	mov	x0, x12
  402a4c:	mov	w1, w11
  402a50:	mov	x2, x8
  402a54:	str	w9, [sp, #76]
  402a58:	str	x10, [sp, #64]
  402a5c:	str	x12, [sp, #56]
  402a60:	str	x3, [sp, #48]
  402a64:	bl	401c50 <memset@plt>
  402a68:	ldr	w9, [sp, #76]
  402a6c:	stur	w9, [x29, #-92]
  402a70:	ldur	x0, [x29, #-24]
  402a74:	ldr	x1, [sp, #64]
  402a78:	ldr	x2, [sp, #56]
  402a7c:	ldr	x3, [sp, #48]
  402a80:	bl	401dd0 <getaddrinfo@plt>
  402a84:	stur	w0, [x29, #-28]
  402a88:	ldur	w9, [x29, #-28]
  402a8c:	cbz	w9, 402ad0 <ferror@plt+0xbc0>
  402a90:	ldur	x3, [x29, #-24]
  402a94:	ldur	w0, [x29, #-28]
  402a98:	str	x3, [sp, #40]
  402a9c:	bl	401ae0 <gai_strerror@plt>
  402aa0:	mov	w8, wzr
  402aa4:	str	x0, [sp, #32]
  402aa8:	mov	w0, w8
  402aac:	mov	w1, w8
  402ab0:	adrp	x2, 412000 <argp_failure@@Base+0x4e74>
  402ab4:	add	x2, x2, #0xde3
  402ab8:	ldr	x3, [sp, #40]
  402abc:	ldr	x4, [sp, #32]
  402ac0:	bl	401b50 <error@plt>
  402ac4:	mov	w8, #0xffffffff            	// #-1
  402ac8:	stur	w8, [x29, #-4]
  402acc:	b	402cbc <ferror@plt+0xdac>
  402ad0:	ldr	x8, [sp, #96]
  402ad4:	str	x8, [sp, #104]
  402ad8:	ldr	x8, [sp, #104]
  402adc:	cbz	x8, 402b04 <ferror@plt+0xbf4>
  402ae0:	ldr	x8, [sp, #104]
  402ae4:	ldr	w9, [x8, #4]
  402ae8:	cmp	w9, #0x2
  402aec:	b.ne	402af4 <ferror@plt+0xbe4>  // b.any
  402af0:	b	402b04 <ferror@plt+0xbf4>
  402af4:	ldr	x8, [sp, #104]
  402af8:	ldr	x8, [x8, #40]
  402afc:	str	x8, [sp, #104]
  402b00:	b	402ad8 <ferror@plt+0xbc8>
  402b04:	ldr	x8, [sp, #104]
  402b08:	cbnz	x8, 402b3c <ferror@plt+0xc2c>
  402b0c:	ldur	x3, [x29, #-24]
  402b10:	mov	w8, wzr
  402b14:	mov	w0, w8
  402b18:	mov	w1, w8
  402b1c:	adrp	x2, 412000 <argp_failure@@Base+0x4e74>
  402b20:	add	x2, x2, #0xdfb
  402b24:	bl	401b50 <error@plt>
  402b28:	ldr	x0, [sp, #96]
  402b2c:	bl	401af0 <freeaddrinfo@plt>
  402b30:	mov	w8, #0xffffffff            	// #-1
  402b34:	stur	w8, [x29, #-4]
  402b38:	b	402cbc <ferror@plt+0xdac>
  402b3c:	ldr	x8, [sp, #104]
  402b40:	ldr	x0, [x8, #24]
  402b44:	ldr	x8, [sp, #104]
  402b48:	ldr	w1, [x8, #16]
  402b4c:	sub	x2, x29, #0x2c
  402b50:	mov	w3, #0x10                  	// #16
  402b54:	mov	x8, xzr
  402b58:	mov	x4, x8
  402b5c:	mov	w9, wzr
  402b60:	mov	w5, w9
  402b64:	mov	w6, #0x1                   	// #1
  402b68:	bl	401b70 <getnameinfo@plt>
  402b6c:	stur	w0, [x29, #-28]
  402b70:	ldr	x0, [sp, #96]
  402b74:	bl	401af0 <freeaddrinfo@plt>
  402b78:	ldur	w9, [x29, #-28]
  402b7c:	cbz	w9, 402bc0 <ferror@plt+0xcb0>
  402b80:	ldur	x3, [x29, #-24]
  402b84:	ldur	w0, [x29, #-28]
  402b88:	str	x3, [sp, #24]
  402b8c:	bl	401ae0 <gai_strerror@plt>
  402b90:	mov	w8, wzr
  402b94:	str	x0, [sp, #16]
  402b98:	mov	w0, w8
  402b9c:	mov	w1, w8
  402ba0:	adrp	x2, 412000 <argp_failure@@Base+0x4e74>
  402ba4:	add	x2, x2, #0xde3
  402ba8:	ldr	x3, [sp, #24]
  402bac:	ldr	x4, [sp, #16]
  402bb0:	bl	401b50 <error@plt>
  402bb4:	mov	w8, #0xffffffff            	// #-1
  402bb8:	stur	w8, [x29, #-4]
  402bbc:	b	402cbc <ferror@plt+0xdac>
  402bc0:	str	wzr, [sp, #92]
  402bc4:	ldur	x8, [x29, #-16]
  402bc8:	add	x8, x8, #0x10
  402bcc:	str	x8, [sp, #80]
  402bd0:	ldr	x8, [sp, #80]
  402bd4:	mov	w9, #0x2                   	// #2
  402bd8:	strh	w9, [x8]
  402bdc:	ldr	x8, [sp, #80]
  402be0:	add	x1, x8, #0x4
  402be4:	sub	x0, x29, #0x2c
  402be8:	bl	401df0 <inet_aton@plt>
  402bec:	str	w0, [sp, #92]
  402bf0:	ldr	w9, [sp, #92]
  402bf4:	cbnz	w9, 402c20 <ferror@plt+0xd10>
  402bf8:	mov	w8, wzr
  402bfc:	mov	w0, w8
  402c00:	mov	w1, w8
  402c04:	adrp	x2, 412000 <argp_failure@@Base+0x4e74>
  402c08:	add	x2, x2, #0xe22
  402c0c:	sub	x3, x29, #0x2c
  402c10:	bl	401b50 <error@plt>
  402c14:	mov	w8, #0xffffffff            	// #-1
  402c18:	stur	w8, [x29, #-4]
  402c1c:	b	402cbc <ferror@plt+0xdac>
  402c20:	ldur	w0, [x29, #-8]
  402c24:	ldur	x2, [x29, #-16]
  402c28:	mov	w1, #0x8916                	// #35094
  402c2c:	bl	40c204 <argp_usage@@Base+0x12e0>
  402c30:	str	w0, [sp, #92]
  402c34:	ldr	w8, [sp, #92]
  402c38:	cmp	w8, #0x0
  402c3c:	cset	w8, ge  // ge = tcont
  402c40:	tbnz	w8, #0, 402c74 <ferror@plt+0xd64>
  402c44:	bl	401eb0 <__errno_location@plt>
  402c48:	ldr	w1, [x0]
  402c4c:	mov	w8, wzr
  402c50:	mov	w0, w8
  402c54:	adrp	x2, 412000 <argp_failure@@Base+0x4e74>
  402c58:	add	x2, x2, #0xe3e
  402c5c:	adrp	x3, 412000 <argp_failure@@Base+0x4e74>
  402c60:	add	x3, x3, #0xe48
  402c64:	bl	401b50 <error@plt>
  402c68:	mov	w8, #0xffffffff            	// #-1
  402c6c:	stur	w8, [x29, #-4]
  402c70:	b	402cbc <ferror@plt+0xdac>
  402c74:	adrp	x8, 428000 <argp_failure@@Base+0x1ae74>
  402c78:	add	x8, x8, #0x698
  402c7c:	ldr	w9, [x8]
  402c80:	cbz	w9, 402cb8 <ferror@plt+0xda8>
  402c84:	ldur	x1, [x29, #-16]
  402c88:	ldr	x8, [sp, #80]
  402c8c:	ldr	w9, [x8, #4]
  402c90:	mov	w0, w9
  402c94:	str	x1, [sp, #8]
  402c98:	bl	401bb0 <inet_ntoa@plt>
  402c9c:	adrp	x8, 412000 <argp_failure@@Base+0x4e74>
  402ca0:	add	x8, x8, #0xe54
  402ca4:	str	x0, [sp]
  402ca8:	mov	x0, x8
  402cac:	ldr	x1, [sp, #8]
  402cb0:	ldr	x2, [sp]
  402cb4:	bl	401e90 <printf@plt>
  402cb8:	stur	wzr, [x29, #-4]
  402cbc:	ldur	w0, [x29, #-4]
  402cc0:	ldp	x29, x30, [sp, #208]
  402cc4:	add	sp, sp, #0xe0
  402cc8:	ret
  402ccc:	sub	sp, sp, #0x50
  402cd0:	stp	x29, x30, [sp, #64]
  402cd4:	add	x29, sp, #0x40
  402cd8:	mov	w8, #0x2                   	// #2
  402cdc:	stur	w0, [x29, #-8]
  402ce0:	stur	x1, [x29, #-16]
  402ce4:	stur	x2, [x29, #-24]
  402ce8:	stur	wzr, [x29, #-28]
  402cec:	ldur	x9, [x29, #-16]
  402cf0:	add	x9, x9, #0x10
  402cf4:	str	x9, [sp, #24]
  402cf8:	ldr	x9, [sp, #24]
  402cfc:	strh	w8, [x9]
  402d00:	ldur	x0, [x29, #-24]
  402d04:	ldr	x9, [sp, #24]
  402d08:	add	x1, x9, #0x4
  402d0c:	bl	401df0 <inet_aton@plt>
  402d10:	stur	w0, [x29, #-28]
  402d14:	ldur	w8, [x29, #-28]
  402d18:	cbnz	w8, 402d44 <ferror@plt+0xe34>
  402d1c:	ldur	x3, [x29, #-24]
  402d20:	mov	w8, wzr
  402d24:	mov	w0, w8
  402d28:	mov	w1, w8
  402d2c:	adrp	x2, 412000 <argp_failure@@Base+0x4e74>
  402d30:	add	x2, x2, #0xe22
  402d34:	bl	401b50 <error@plt>
  402d38:	mov	w8, #0xffffffff            	// #-1
  402d3c:	stur	w8, [x29, #-4]
  402d40:	b	402de0 <ferror@plt+0xed0>
  402d44:	ldur	w0, [x29, #-8]
  402d48:	ldur	x2, [x29, #-16]
  402d4c:	mov	w1, #0x891c                	// #35100
  402d50:	bl	40c204 <argp_usage@@Base+0x12e0>
  402d54:	stur	w0, [x29, #-28]
  402d58:	ldur	w8, [x29, #-28]
  402d5c:	cmp	w8, #0x0
  402d60:	cset	w8, ge  // ge = tcont
  402d64:	tbnz	w8, #0, 402d98 <ferror@plt+0xe88>
  402d68:	bl	401eb0 <__errno_location@plt>
  402d6c:	ldr	w1, [x0]
  402d70:	mov	w8, wzr
  402d74:	mov	w0, w8
  402d78:	adrp	x2, 412000 <argp_failure@@Base+0x4e74>
  402d7c:	add	x2, x2, #0xe3e
  402d80:	adrp	x3, 412000 <argp_failure@@Base+0x4e74>
  402d84:	add	x3, x3, #0xe7a
  402d88:	bl	401b50 <error@plt>
  402d8c:	mov	w8, #0xffffffff            	// #-1
  402d90:	stur	w8, [x29, #-4]
  402d94:	b	402de0 <ferror@plt+0xed0>
  402d98:	adrp	x8, 428000 <argp_failure@@Base+0x1ae74>
  402d9c:	add	x8, x8, #0x698
  402da0:	ldr	w9, [x8]
  402da4:	cbz	w9, 402ddc <ferror@plt+0xecc>
  402da8:	ldur	x1, [x29, #-16]
  402dac:	ldr	x8, [sp, #24]
  402db0:	ldr	w9, [x8, #4]
  402db4:	mov	w0, w9
  402db8:	str	x1, [sp, #16]
  402dbc:	bl	401bb0 <inet_ntoa@plt>
  402dc0:	adrp	x8, 412000 <argp_failure@@Base+0x4e74>
  402dc4:	add	x8, x8, #0xe89
  402dc8:	str	x0, [sp, #8]
  402dcc:	mov	x0, x8
  402dd0:	ldr	x1, [sp, #16]
  402dd4:	ldr	x2, [sp, #8]
  402dd8:	bl	401e90 <printf@plt>
  402ddc:	stur	wzr, [x29, #-4]
  402de0:	ldur	w0, [x29, #-4]
  402de4:	ldp	x29, x30, [sp, #64]
  402de8:	add	sp, sp, #0x50
  402dec:	ret
  402df0:	sub	sp, sp, #0x50
  402df4:	stp	x29, x30, [sp, #64]
  402df8:	add	x29, sp, #0x40
  402dfc:	mov	w8, #0x2                   	// #2
  402e00:	stur	w0, [x29, #-8]
  402e04:	stur	x1, [x29, #-16]
  402e08:	stur	x2, [x29, #-24]
  402e0c:	stur	wzr, [x29, #-28]
  402e10:	ldur	x9, [x29, #-16]
  402e14:	add	x9, x9, #0x10
  402e18:	str	x9, [sp, #24]
  402e1c:	ldr	x9, [sp, #24]
  402e20:	strh	w8, [x9]
  402e24:	ldur	x0, [x29, #-24]
  402e28:	ldr	x9, [sp, #24]
  402e2c:	add	x1, x9, #0x4
  402e30:	bl	401df0 <inet_aton@plt>
  402e34:	stur	w0, [x29, #-28]
  402e38:	ldur	w8, [x29, #-28]
  402e3c:	cbnz	w8, 402e68 <ferror@plt+0xf58>
  402e40:	ldur	x3, [x29, #-24]
  402e44:	mov	w8, wzr
  402e48:	mov	w0, w8
  402e4c:	mov	w1, w8
  402e50:	adrp	x2, 412000 <argp_failure@@Base+0x4e74>
  402e54:	add	x2, x2, #0xe22
  402e58:	bl	401b50 <error@plt>
  402e5c:	mov	w8, #0xffffffff            	// #-1
  402e60:	stur	w8, [x29, #-4]
  402e64:	b	402f04 <ferror@plt+0xff4>
  402e68:	ldur	w0, [x29, #-8]
  402e6c:	ldur	x2, [x29, #-16]
  402e70:	mov	w1, #0x8918                	// #35096
  402e74:	bl	40c204 <argp_usage@@Base+0x12e0>
  402e78:	stur	w0, [x29, #-28]
  402e7c:	ldur	w8, [x29, #-28]
  402e80:	cmp	w8, #0x0
  402e84:	cset	w8, ge  // ge = tcont
  402e88:	tbnz	w8, #0, 402ebc <ferror@plt+0xfac>
  402e8c:	bl	401eb0 <__errno_location@plt>
  402e90:	ldr	w1, [x0]
  402e94:	mov	w8, wzr
  402e98:	mov	w0, w8
  402e9c:	adrp	x2, 412000 <argp_failure@@Base+0x4e74>
  402ea0:	add	x2, x2, #0xe3e
  402ea4:	adrp	x3, 412000 <argp_failure@@Base+0x4e74>
  402ea8:	add	x3, x3, #0xeaf
  402eac:	bl	401b50 <error@plt>
  402eb0:	mov	w8, #0xffffffff            	// #-1
  402eb4:	stur	w8, [x29, #-4]
  402eb8:	b	402f04 <ferror@plt+0xff4>
  402ebc:	adrp	x8, 428000 <argp_failure@@Base+0x1ae74>
  402ec0:	add	x8, x8, #0x698
  402ec4:	ldr	w9, [x8]
  402ec8:	cbz	w9, 402f00 <ferror@plt+0xff0>
  402ecc:	ldur	x1, [x29, #-16]
  402ed0:	ldr	x8, [sp, #24]
  402ed4:	ldr	w9, [x8, #4]
  402ed8:	mov	w0, w9
  402edc:	str	x1, [sp, #16]
  402ee0:	bl	401bb0 <inet_ntoa@plt>
  402ee4:	adrp	x8, 412000 <argp_failure@@Base+0x4e74>
  402ee8:	add	x8, x8, #0xebe
  402eec:	str	x0, [sp, #8]
  402ef0:	mov	x0, x8
  402ef4:	ldr	x1, [sp, #16]
  402ef8:	ldr	x2, [sp, #8]
  402efc:	bl	401e90 <printf@plt>
  402f00:	stur	wzr, [x29, #-4]
  402f04:	ldur	w0, [x29, #-4]
  402f08:	ldp	x29, x30, [sp, #64]
  402f0c:	add	sp, sp, #0x50
  402f10:	ret
  402f14:	sub	sp, sp, #0x50
  402f18:	stp	x29, x30, [sp, #64]
  402f1c:	add	x29, sp, #0x40
  402f20:	mov	w8, #0x2                   	// #2
  402f24:	stur	w0, [x29, #-8]
  402f28:	stur	x1, [x29, #-16]
  402f2c:	stur	x2, [x29, #-24]
  402f30:	stur	wzr, [x29, #-28]
  402f34:	ldur	x9, [x29, #-16]
  402f38:	add	x9, x9, #0x10
  402f3c:	str	x9, [sp, #24]
  402f40:	ldr	x9, [sp, #24]
  402f44:	strh	w8, [x9]
  402f48:	ldur	x0, [x29, #-24]
  402f4c:	ldr	x9, [sp, #24]
  402f50:	add	x1, x9, #0x4
  402f54:	bl	401df0 <inet_aton@plt>
  402f58:	stur	w0, [x29, #-28]
  402f5c:	ldur	w8, [x29, #-28]
  402f60:	cbnz	w8, 402f8c <ferror@plt+0x107c>
  402f64:	ldur	x3, [x29, #-24]
  402f68:	mov	w8, wzr
  402f6c:	mov	w0, w8
  402f70:	mov	w1, w8
  402f74:	adrp	x2, 412000 <argp_failure@@Base+0x4e74>
  402f78:	add	x2, x2, #0xe22
  402f7c:	bl	401b50 <error@plt>
  402f80:	mov	w8, #0xffffffff            	// #-1
  402f84:	stur	w8, [x29, #-4]
  402f88:	b	403028 <ferror@plt+0x1118>
  402f8c:	ldur	w0, [x29, #-8]
  402f90:	ldur	x2, [x29, #-16]
  402f94:	mov	w1, #0x891a                	// #35098
  402f98:	bl	40c204 <argp_usage@@Base+0x12e0>
  402f9c:	stur	w0, [x29, #-28]
  402fa0:	ldur	w8, [x29, #-28]
  402fa4:	cmp	w8, #0x0
  402fa8:	cset	w8, ge  // ge = tcont
  402fac:	tbnz	w8, #0, 402fe0 <ferror@plt+0x10d0>
  402fb0:	bl	401eb0 <__errno_location@plt>
  402fb4:	ldr	w1, [x0]
  402fb8:	mov	w8, wzr
  402fbc:	mov	w0, w8
  402fc0:	adrp	x2, 412000 <argp_failure@@Base+0x4e74>
  402fc4:	add	x2, x2, #0xe3e
  402fc8:	adrp	x3, 412000 <argp_failure@@Base+0x4e74>
  402fcc:	add	x3, x3, #0xee9
  402fd0:	bl	401b50 <error@plt>
  402fd4:	mov	w8, #0xffffffff            	// #-1
  402fd8:	stur	w8, [x29, #-4]
  402fdc:	b	403028 <ferror@plt+0x1118>
  402fe0:	adrp	x8, 428000 <argp_failure@@Base+0x1ae74>
  402fe4:	add	x8, x8, #0x698
  402fe8:	ldr	w9, [x8]
  402fec:	cbz	w9, 403024 <ferror@plt+0x1114>
  402ff0:	ldur	x1, [x29, #-16]
  402ff4:	ldr	x8, [sp, #24]
  402ff8:	ldr	w9, [x8, #4]
  402ffc:	mov	w0, w9
  403000:	str	x1, [sp, #16]
  403004:	bl	401bb0 <inet_ntoa@plt>
  403008:	adrp	x8, 412000 <argp_failure@@Base+0x4e74>
  40300c:	add	x8, x8, #0xef8
  403010:	str	x0, [sp, #8]
  403014:	mov	x0, x8
  403018:	ldr	x1, [sp, #16]
  40301c:	ldr	x2, [sp, #8]
  403020:	bl	401e90 <printf@plt>
  403024:	stur	wzr, [x29, #-4]
  403028:	ldur	w0, [x29, #-4]
  40302c:	ldp	x29, x30, [sp, #64]
  403030:	add	sp, sp, #0x50
  403034:	ret
  403038:	sub	sp, sp, #0x30
  40303c:	stp	x29, x30, [sp, #32]
  403040:	add	x29, sp, #0x20
  403044:	mov	w8, #0x8922                	// #35106
  403048:	stur	w0, [x29, #-8]
  40304c:	str	x1, [sp, #16]
  403050:	str	w2, [sp, #12]
  403054:	str	wzr, [sp, #8]
  403058:	ldr	w9, [sp, #12]
  40305c:	ldr	x10, [sp, #16]
  403060:	str	w9, [x10, #16]
  403064:	ldur	w0, [x29, #-8]
  403068:	ldr	x2, [sp, #16]
  40306c:	mov	w1, w8
  403070:	bl	40c204 <argp_usage@@Base+0x12e0>
  403074:	str	w0, [sp, #8]
  403078:	ldr	w8, [sp, #8]
  40307c:	cmp	w8, #0x0
  403080:	cset	w8, ge  // ge = tcont
  403084:	tbnz	w8, #0, 4030b0 <ferror@plt+0x11a0>
  403088:	bl	401eb0 <__errno_location@plt>
  40308c:	ldr	w1, [x0]
  403090:	mov	w8, wzr
  403094:	mov	w0, w8
  403098:	adrp	x2, 412000 <argp_failure@@Base+0x4e74>
  40309c:	add	x2, x2, #0xf28
  4030a0:	bl	401b50 <error@plt>
  4030a4:	mov	w8, #0xffffffff            	// #-1
  4030a8:	stur	w8, [x29, #-4]
  4030ac:	b	4030dc <ferror@plt+0x11cc>
  4030b0:	adrp	x8, 428000 <argp_failure@@Base+0x1ae74>
  4030b4:	add	x8, x8, #0x698
  4030b8:	ldr	w9, [x8]
  4030bc:	cbz	w9, 4030d8 <ferror@plt+0x11c8>
  4030c0:	ldr	x1, [sp, #16]
  4030c4:	ldr	x8, [sp, #16]
  4030c8:	ldr	w2, [x8, #16]
  4030cc:	adrp	x0, 412000 <argp_failure@@Base+0x4e74>
  4030d0:	add	x0, x0, #0xf3a
  4030d4:	bl	401e90 <printf@plt>
  4030d8:	stur	wzr, [x29, #-4]
  4030dc:	ldur	w0, [x29, #-4]
  4030e0:	ldp	x29, x30, [sp, #32]
  4030e4:	add	sp, sp, #0x30
  4030e8:	ret
  4030ec:	sub	sp, sp, #0x30
  4030f0:	stp	x29, x30, [sp, #32]
  4030f4:	add	x29, sp, #0x20
  4030f8:	mov	w8, #0x891e                	// #35102
  4030fc:	stur	w0, [x29, #-8]
  403100:	str	x1, [sp, #16]
  403104:	str	w2, [sp, #12]
  403108:	str	wzr, [sp, #8]
  40310c:	ldr	w9, [sp, #12]
  403110:	ldr	x10, [sp, #16]
  403114:	str	w9, [x10, #16]
  403118:	ldur	w0, [x29, #-8]
  40311c:	ldr	x2, [sp, #16]
  403120:	mov	w1, w8
  403124:	bl	40c204 <argp_usage@@Base+0x12e0>
  403128:	str	w0, [sp, #8]
  40312c:	ldr	w8, [sp, #8]
  403130:	cmp	w8, #0x0
  403134:	cset	w8, ge  // ge = tcont
  403138:	tbnz	w8, #0, 403164 <ferror@plt+0x1254>
  40313c:	bl	401eb0 <__errno_location@plt>
  403140:	ldr	w1, [x0]
  403144:	mov	w8, wzr
  403148:	mov	w0, w8
  40314c:	adrp	x2, 412000 <argp_failure@@Base+0x4e74>
  403150:	add	x2, x2, #0xf5a
  403154:	bl	401b50 <error@plt>
  403158:	mov	w8, #0xffffffff            	// #-1
  40315c:	stur	w8, [x29, #-4]
  403160:	b	403190 <ferror@plt+0x1280>
  403164:	adrp	x8, 428000 <argp_failure@@Base+0x1ae74>
  403168:	add	x8, x8, #0x698
  40316c:	ldr	w9, [x8]
  403170:	cbz	w9, 40318c <ferror@plt+0x127c>
  403174:	ldr	x1, [sp, #16]
  403178:	ldr	x8, [sp, #16]
  40317c:	ldr	w2, [x8, #16]
  403180:	adrp	x0, 412000 <argp_failure@@Base+0x4e74>
  403184:	add	x0, x0, #0xf6f
  403188:	bl	401e90 <printf@plt>
  40318c:	stur	wzr, [x29, #-4]
  403190:	ldur	w0, [x29, #-4]
  403194:	ldp	x29, x30, [sp, #32]
  403198:	add	sp, sp, #0x30
  40319c:	ret
  4031a0:	sub	sp, sp, #0x60
  4031a4:	stp	x29, x30, [sp, #80]
  4031a8:	add	x29, sp, #0x50
  4031ac:	mov	x8, #0x28                  	// #40
  4031b0:	mov	w9, #0x8913                	// #35091
  4031b4:	add	x10, sp, #0x10
  4031b8:	stur	w0, [x29, #-8]
  4031bc:	stur	x1, [x29, #-16]
  4031c0:	stur	w2, [x29, #-20]
  4031c4:	stur	w3, [x29, #-24]
  4031c8:	ldur	x1, [x29, #-16]
  4031cc:	mov	x0, x10
  4031d0:	mov	x2, x8
  4031d4:	str	w9, [sp, #12]
  4031d8:	str	x10, [sp]
  4031dc:	bl	401ac0 <memcpy@plt>
  4031e0:	ldur	w0, [x29, #-8]
  4031e4:	ldr	w1, [sp, #12]
  4031e8:	ldr	x2, [sp]
  4031ec:	bl	40c204 <argp_usage@@Base+0x12e0>
  4031f0:	cmp	w0, #0x0
  4031f4:	cset	w9, ge  // ge = tcont
  4031f8:	tbnz	w9, #0, 403224 <ferror@plt+0x1314>
  4031fc:	bl	401eb0 <__errno_location@plt>
  403200:	ldr	w1, [x0]
  403204:	mov	w8, wzr
  403208:	mov	w0, w8
  40320c:	adrp	x2, 412000 <argp_failure@@Base+0x4e74>
  403210:	add	x2, x2, #0xf92
  403214:	bl	401b50 <error@plt>
  403218:	mov	w8, #0xffffffff            	// #-1
  40321c:	stur	w8, [x29, #-4]
  403220:	b	40328c <ferror@plt+0x137c>
  403224:	ldrsh	w8, [sp, #32]
  403228:	ldur	w9, [x29, #-20]
  40322c:	orr	w8, w8, w9
  403230:	ldur	w9, [x29, #-24]
  403234:	bic	w8, w8, w9
  403238:	and	w8, w8, #0xffff
  40323c:	ldur	x10, [x29, #-16]
  403240:	strh	w8, [x10, #16]
  403244:	ldur	w0, [x29, #-8]
  403248:	ldur	x2, [x29, #-16]
  40324c:	mov	w1, #0x8914                	// #35092
  403250:	bl	40c204 <argp_usage@@Base+0x12e0>
  403254:	cmp	w0, #0x0
  403258:	cset	w8, ge  // ge = tcont
  40325c:	tbnz	w8, #0, 403288 <ferror@plt+0x1378>
  403260:	bl	401eb0 <__errno_location@plt>
  403264:	ldr	w1, [x0]
  403268:	mov	w8, wzr
  40326c:	mov	w0, w8
  403270:	adrp	x2, 412000 <argp_failure@@Base+0x4e74>
  403274:	add	x2, x2, #0xfa6
  403278:	bl	401b50 <error@plt>
  40327c:	mov	w8, #0xffffffff            	// #-1
  403280:	stur	w8, [x29, #-4]
  403284:	b	40328c <ferror@plt+0x137c>
  403288:	stur	wzr, [x29, #-4]
  40328c:	ldur	w0, [x29, #-4]
  403290:	ldp	x29, x30, [sp, #80]
  403294:	add	sp, sp, #0x60
  403298:	ret
  40329c:	sub	sp, sp, #0x70
  4032a0:	stp	x29, x30, [sp, #96]
  4032a4:	add	x29, sp, #0x60
  4032a8:	mov	w8, wzr
  4032ac:	mov	w9, #0x0                   	// #0
  4032b0:	mov	x2, #0x28                  	// #40
  4032b4:	mov	x10, #0x10                  	// #16
  4032b8:	add	x11, sp, #0x20
  4032bc:	stur	w0, [x29, #-4]
  4032c0:	stur	x1, [x29, #-16]
  4032c4:	stur	wzr, [x29, #-20]
  4032c8:	mov	x0, x11
  4032cc:	mov	w1, w8
  4032d0:	str	w9, [sp, #28]
  4032d4:	str	x10, [sp, #16]
  4032d8:	str	x11, [sp, #8]
  4032dc:	bl	401c50 <memset@plt>
  4032e0:	ldur	x10, [x29, #-16]
  4032e4:	ldr	x1, [x10]
  4032e8:	ldr	x0, [sp, #8]
  4032ec:	ldr	x2, [sp, #16]
  4032f0:	bl	401e70 <strncpy@plt>
  4032f4:	ldr	w8, [sp, #28]
  4032f8:	ldr	x10, [sp, #8]
  4032fc:	strb	w8, [x10, #15]
  403300:	ldur	x11, [x29, #-16]
  403304:	ldr	w9, [x11, #8]
  403308:	and	w9, w9, #0x8
  40330c:	cbz	w9, 403328 <ferror@plt+0x1418>
  403310:	ldur	w0, [x29, #-4]
  403314:	ldur	x8, [x29, #-16]
  403318:	ldr	x2, [x8, #40]
  40331c:	add	x1, sp, #0x20
  403320:	bl	402a18 <ferror@plt+0xb08>
  403324:	stur	w0, [x29, #-20]
  403328:	ldur	w8, [x29, #-20]
  40332c:	cbnz	w8, 403358 <ferror@plt+0x1448>
  403330:	ldur	x8, [x29, #-16]
  403334:	ldr	w9, [x8, #8]
  403338:	and	w9, w9, #0x10
  40333c:	cbz	w9, 403358 <ferror@plt+0x1448>
  403340:	ldur	w0, [x29, #-4]
  403344:	ldur	x8, [x29, #-16]
  403348:	ldr	x2, [x8, #48]
  40334c:	add	x1, sp, #0x20
  403350:	bl	402ccc <ferror@plt+0xdbc>
  403354:	stur	w0, [x29, #-20]
  403358:	ldur	w8, [x29, #-20]
  40335c:	cbnz	w8, 403388 <ferror@plt+0x1478>
  403360:	ldur	x8, [x29, #-16]
  403364:	ldr	w9, [x8, #8]
  403368:	and	w9, w9, #0x20
  40336c:	cbz	w9, 403388 <ferror@plt+0x1478>
  403370:	ldur	w0, [x29, #-4]
  403374:	ldur	x8, [x29, #-16]
  403378:	ldr	x2, [x8, #56]
  40337c:	add	x1, sp, #0x20
  403380:	bl	402df0 <ferror@plt+0xee0>
  403384:	stur	w0, [x29, #-20]
  403388:	ldur	w8, [x29, #-20]
  40338c:	cbnz	w8, 4033b8 <ferror@plt+0x14a8>
  403390:	ldur	x8, [x29, #-16]
  403394:	ldr	w9, [x8, #8]
  403398:	and	w9, w9, #0x40
  40339c:	cbz	w9, 4033b8 <ferror@plt+0x14a8>
  4033a0:	ldur	w0, [x29, #-4]
  4033a4:	ldur	x8, [x29, #-16]
  4033a8:	ldr	x2, [x8, #64]
  4033ac:	add	x1, sp, #0x20
  4033b0:	bl	402f14 <ferror@plt+0x1004>
  4033b4:	stur	w0, [x29, #-20]
  4033b8:	ldur	w8, [x29, #-20]
  4033bc:	cbnz	w8, 4033e8 <ferror@plt+0x14d8>
  4033c0:	ldur	x8, [x29, #-16]
  4033c4:	ldr	w9, [x8, #8]
  4033c8:	and	w9, w9, #0x80
  4033cc:	cbz	w9, 4033e8 <ferror@plt+0x14d8>
  4033d0:	ldur	w0, [x29, #-4]
  4033d4:	ldur	x8, [x29, #-16]
  4033d8:	ldr	w2, [x8, #72]
  4033dc:	add	x1, sp, #0x20
  4033e0:	bl	403038 <ferror@plt+0x1128>
  4033e4:	stur	w0, [x29, #-20]
  4033e8:	ldur	w8, [x29, #-20]
  4033ec:	cbnz	w8, 403418 <ferror@plt+0x1508>
  4033f0:	ldur	x8, [x29, #-16]
  4033f4:	ldr	w9, [x8, #8]
  4033f8:	and	w9, w9, #0x100
  4033fc:	cbz	w9, 403418 <ferror@plt+0x1508>
  403400:	ldur	w0, [x29, #-4]
  403404:	ldur	x8, [x29, #-16]
  403408:	ldr	w2, [x8, #76]
  40340c:	add	x1, sp, #0x20
  403410:	bl	4030ec <ferror@plt+0x11dc>
  403414:	stur	w0, [x29, #-20]
  403418:	ldur	w8, [x29, #-20]
  40341c:	cbnz	w8, 403448 <ferror@plt+0x1538>
  403420:	ldur	x8, [x29, #-16]
  403424:	ldr	w9, [x8, #8]
  403428:	and	w9, w9, #0x1
  40342c:	cbz	w9, 403448 <ferror@plt+0x1538>
  403430:	ldur	w0, [x29, #-4]
  403434:	ldur	x8, [x29, #-16]
  403438:	ldr	x2, [x8, #16]
  40343c:	add	x1, sp, #0x20
  403440:	bl	4089d0 <ferror@plt+0x6ac0>
  403444:	stur	w0, [x29, #-20]
  403448:	ldur	w8, [x29, #-20]
  40344c:	cbnz	w8, 403488 <ferror@plt+0x1578>
  403450:	ldur	x8, [x29, #-16]
  403454:	ldr	w9, [x8, #80]
  403458:	cbnz	w9, 403468 <ferror@plt+0x1558>
  40345c:	ldur	x8, [x29, #-16]
  403460:	ldr	w9, [x8, #84]
  403464:	cbz	w9, 403488 <ferror@plt+0x1578>
  403468:	ldur	w0, [x29, #-4]
  40346c:	ldur	x8, [x29, #-16]
  403470:	ldr	w2, [x8, #80]
  403474:	ldur	x8, [x29, #-16]
  403478:	ldr	w3, [x8, #84]
  40347c:	add	x1, sp, #0x20
  403480:	bl	4031a0 <ferror@plt+0x1290>
  403484:	stur	w0, [x29, #-20]
  403488:	ldur	w8, [x29, #-20]
  40348c:	cbnz	w8, 4034bc <ferror@plt+0x15ac>
  403490:	ldur	x8, [x29, #-16]
  403494:	ldr	w9, [x8, #8]
  403498:	and	w9, w9, #0x2
  40349c:	cbz	w9, 4034bc <ferror@plt+0x15ac>
  4034a0:	ldur	w0, [x29, #-4]
  4034a4:	ldur	x8, [x29, #-16]
  4034a8:	ldr	x1, [x8]
  4034ac:	ldur	x8, [x29, #-16]
  4034b0:	ldr	x3, [x8, #24]
  4034b4:	add	x2, sp, #0x20
  4034b8:	bl	406e60 <ferror@plt+0x4f50>
  4034bc:	ldur	w0, [x29, #-20]
  4034c0:	ldp	x29, x30, [sp, #96]
  4034c4:	add	sp, sp, #0x70
  4034c8:	ret
  4034cc:	sub	sp, sp, #0x30
  4034d0:	stp	x29, x30, [sp, #32]
  4034d4:	add	x29, sp, #0x20
  4034d8:	adrp	x8, 427000 <argp_failure@@Base+0x19e74>
  4034dc:	add	x8, x8, #0x400
  4034e0:	str	x0, [sp, #16]
  4034e4:	str	x8, [sp, #8]
  4034e8:	ldr	x8, [sp, #8]
  4034ec:	ldr	x8, [x8]
  4034f0:	cbz	x8, 403524 <ferror@plt+0x1614>
  4034f4:	ldr	x8, [sp, #8]
  4034f8:	ldr	x0, [x8]
  4034fc:	ldr	x1, [sp, #16]
  403500:	bl	401d10 <strcmp@plt>
  403504:	cbnz	w0, 403514 <ferror@plt+0x1604>
  403508:	ldr	x8, [sp, #8]
  40350c:	stur	x8, [x29, #-8]
  403510:	b	40352c <ferror@plt+0x161c>
  403514:	ldr	x8, [sp, #8]
  403518:	add	x8, x8, #0x18
  40351c:	str	x8, [sp, #8]
  403520:	b	4034e8 <ferror@plt+0x15d8>
  403524:	mov	x8, xzr
  403528:	stur	x8, [x29, #-8]
  40352c:	ldur	x0, [x29, #-8]
  403530:	ldp	x29, x30, [sp, #32]
  403534:	add	sp, sp, #0x30
  403538:	ret
  40353c:	sub	sp, sp, #0x30
  403540:	stp	x29, x30, [sp, #32]
  403544:	add	x29, sp, #0x20
  403548:	mov	w8, #0x1                   	// #1
  40354c:	adrp	x9, 428000 <argp_failure@@Base+0x1ae74>
  403550:	add	x9, x9, #0x694
  403554:	adrp	x10, 428000 <argp_failure@@Base+0x1ae74>
  403558:	add	x10, x10, #0x670
  40355c:	adrp	x11, 428000 <argp_failure@@Base+0x1ae74>
  403560:	add	x11, x11, #0x680
  403564:	stur	x0, [x29, #-8]
  403568:	str	w8, [x9]
  40356c:	ldr	x0, [x10]
  403570:	ldr	w8, [x11]
  403574:	add	w8, w8, #0x1
  403578:	str	w8, [x11]
  40357c:	mov	w12, #0x58                  	// #88
  403580:	smull	x1, w8, w12
  403584:	str	x10, [sp, #8]
  403588:	str	x11, [sp]
  40358c:	bl	401ca0 <realloc@plt>
  403590:	ldr	x9, [sp, #8]
  403594:	str	x0, [x9]
  403598:	ldr	x10, [x9]
  40359c:	cbnz	x10, 4035b8 <ferror@plt+0x16a8>
  4035a0:	bl	401eb0 <__errno_location@plt>
  4035a4:	ldr	w1, [x0]
  4035a8:	mov	w0, #0x1                   	// #1
  4035ac:	adrp	x2, 413000 <argp_failure@@Base+0x5e74>
  4035b0:	add	x2, x2, #0xf27
  4035b4:	bl	401b50 <error@plt>
  4035b8:	ldr	x8, [sp, #8]
  4035bc:	ldr	x9, [x8]
  4035c0:	ldr	x10, [sp]
  4035c4:	ldr	w11, [x10]
  4035c8:	subs	w11, w11, #0x1
  4035cc:	mov	w0, w11
  4035d0:	sxtw	x12, w0
  4035d4:	mov	x13, #0x58                  	// #88
  4035d8:	mul	x12, x13, x12
  4035dc:	add	x9, x9, x12
  4035e0:	str	x9, [sp, #16]
  4035e4:	ldr	x0, [sp, #16]
  4035e8:	adrp	x1, 428000 <argp_failure@@Base+0x1ae74>
  4035ec:	add	x1, x1, #0x518
  4035f0:	mov	x2, #0x58                  	// #88
  4035f4:	bl	401ac0 <memcpy@plt>
  4035f8:	ldur	x8, [x29, #-8]
  4035fc:	ldr	x9, [sp, #16]
  403600:	str	x8, [x9]
  403604:	ldr	x0, [sp, #16]
  403608:	ldp	x29, x30, [sp, #32]
  40360c:	add	sp, sp, #0x30
  403610:	ret
  403614:	sub	sp, sp, #0x20
  403618:	stp	x29, x30, [sp, #16]
  40361c:	add	x29, sp, #0x10
  403620:	str	x0, [sp, #8]
  403624:	str	x1, [sp]
  403628:	ldr	x8, [sp, #8]
  40362c:	cbnz	x8, 403654 <ferror@plt+0x1744>
  403630:	ldr	x4, [sp]
  403634:	mov	w0, #0x1                   	// #1
  403638:	mov	w8, wzr
  40363c:	mov	w1, w8
  403640:	adrp	x2, 413000 <argp_failure@@Base+0x5e74>
  403644:	add	x2, x2, #0xf54
  403648:	adrp	x3, 412000 <argp_failure@@Base+0x4e74>
  40364c:	add	x3, x3, #0xe36
  403650:	bl	401b50 <error@plt>
  403654:	ldr	x8, [sp, #8]
  403658:	ldr	w9, [x8, #8]
  40365c:	and	w9, w9, #0x8
  403660:	cbz	w9, 40368c <ferror@plt+0x177c>
  403664:	ldr	x8, [sp, #8]
  403668:	ldr	x4, [x8]
  40366c:	mov	w0, #0x1                   	// #1
  403670:	mov	w9, wzr
  403674:	mov	w1, w9
  403678:	adrp	x2, 413000 <argp_failure@@Base+0x5e74>
  40367c:	add	x2, x2, #0xf77
  403680:	adrp	x3, 412000 <argp_failure@@Base+0x4e74>
  403684:	add	x3, x3, #0xe36
  403688:	bl	401b50 <error@plt>
  40368c:	ldr	x8, [sp]
  403690:	ldr	x9, [sp, #8]
  403694:	str	x8, [x9, #40]
  403698:	ldr	x8, [sp, #8]
  40369c:	ldr	w10, [x8, #8]
  4036a0:	orr	w10, w10, #0x8
  4036a4:	str	w10, [x8, #8]
  4036a8:	ldp	x29, x30, [sp, #16]
  4036ac:	add	sp, sp, #0x20
  4036b0:	ret
  4036b4:	sub	sp, sp, #0x20
  4036b8:	stp	x29, x30, [sp, #16]
  4036bc:	add	x29, sp, #0x10
  4036c0:	str	x0, [sp, #8]
  4036c4:	str	x1, [sp]
  4036c8:	ldr	x8, [sp, #8]
  4036cc:	cbnz	x8, 4036f4 <ferror@plt+0x17e4>
  4036d0:	ldr	x4, [sp]
  4036d4:	mov	w0, #0x1                   	// #1
  4036d8:	mov	w8, wzr
  4036dc:	mov	w1, w8
  4036e0:	adrp	x2, 413000 <argp_failure@@Base+0x5e74>
  4036e4:	add	x2, x2, #0xf54
  4036e8:	adrp	x3, 413000 <argp_failure@@Base+0x5e74>
  4036ec:	add	x3, x3, #0xf9e
  4036f0:	bl	401b50 <error@plt>
  4036f4:	ldr	x8, [sp, #8]
  4036f8:	ldr	w9, [x8, #8]
  4036fc:	and	w9, w9, #0x10
  403700:	cbz	w9, 40372c <ferror@plt+0x181c>
  403704:	ldr	x8, [sp, #8]
  403708:	ldr	x4, [x8]
  40370c:	mov	w0, #0x1                   	// #1
  403710:	mov	w9, wzr
  403714:	mov	w1, w9
  403718:	adrp	x2, 413000 <argp_failure@@Base+0x5e74>
  40371c:	add	x2, x2, #0xf77
  403720:	adrp	x3, 413000 <argp_failure@@Base+0x5e74>
  403724:	add	x3, x3, #0xf9e
  403728:	bl	401b50 <error@plt>
  40372c:	ldr	x8, [sp]
  403730:	ldr	x9, [sp, #8]
  403734:	str	x8, [x9, #48]
  403738:	ldr	x8, [sp, #8]
  40373c:	ldr	w10, [x8, #8]
  403740:	orr	w10, w10, #0x10
  403744:	str	w10, [x8, #8]
  403748:	ldp	x29, x30, [sp, #16]
  40374c:	add	sp, sp, #0x20
  403750:	ret
  403754:	sub	sp, sp, #0x20
  403758:	stp	x29, x30, [sp, #16]
  40375c:	add	x29, sp, #0x10
  403760:	str	x0, [sp, #8]
  403764:	str	x1, [sp]
  403768:	ldr	x8, [sp, #8]
  40376c:	cbnz	x8, 403794 <ferror@plt+0x1884>
  403770:	ldr	x4, [sp]
  403774:	mov	w0, #0x1                   	// #1
  403778:	mov	w8, wzr
  40377c:	mov	w1, w8
  403780:	adrp	x2, 413000 <argp_failure@@Base+0x5e74>
  403784:	add	x2, x2, #0xf54
  403788:	adrp	x3, 413000 <argp_failure@@Base+0x5e74>
  40378c:	add	x3, x3, #0xfa6
  403790:	bl	401b50 <error@plt>
  403794:	ldr	x8, [sp, #8]
  403798:	ldr	w9, [x8, #8]
  40379c:	and	w9, w9, #0x20
  4037a0:	cbz	w9, 4037cc <ferror@plt+0x18bc>
  4037a4:	ldr	x8, [sp, #8]
  4037a8:	ldr	x4, [x8]
  4037ac:	mov	w0, #0x1                   	// #1
  4037b0:	mov	w9, wzr
  4037b4:	mov	w1, w9
  4037b8:	adrp	x2, 413000 <argp_failure@@Base+0x5e74>
  4037bc:	add	x2, x2, #0xf77
  4037c0:	adrp	x3, 413000 <argp_failure@@Base+0x5e74>
  4037c4:	add	x3, x3, #0xfa6
  4037c8:	bl	401b50 <error@plt>
  4037cc:	ldr	x8, [sp]
  4037d0:	ldr	x9, [sp, #8]
  4037d4:	str	x8, [x9, #56]
  4037d8:	ldr	x8, [sp, #8]
  4037dc:	ldr	w10, [x8, #8]
  4037e0:	orr	w10, w10, #0x20
  4037e4:	str	w10, [x8, #8]
  4037e8:	ldp	x29, x30, [sp, #16]
  4037ec:	add	sp, sp, #0x20
  4037f0:	ret
  4037f4:	sub	sp, sp, #0x20
  4037f8:	stp	x29, x30, [sp, #16]
  4037fc:	add	x29, sp, #0x10
  403800:	str	x0, [sp, #8]
  403804:	str	x1, [sp]
  403808:	ldr	x8, [sp, #8]
  40380c:	cbnz	x8, 403834 <ferror@plt+0x1924>
  403810:	ldr	x4, [sp]
  403814:	mov	w0, #0x1                   	// #1
  403818:	mov	w8, wzr
  40381c:	mov	w1, w8
  403820:	adrp	x2, 413000 <argp_failure@@Base+0x5e74>
  403824:	add	x2, x2, #0xf54
  403828:	adrp	x3, 413000 <argp_failure@@Base+0x5e74>
  40382c:	add	x3, x3, #0xfc1
  403830:	bl	401b50 <error@plt>
  403834:	ldr	x8, [sp, #8]
  403838:	ldr	w9, [x8, #8]
  40383c:	and	w9, w9, #0x40
  403840:	cbz	w9, 40386c <ferror@plt+0x195c>
  403844:	ldr	x8, [sp, #8]
  403848:	ldr	x4, [x8]
  40384c:	mov	w0, #0x1                   	// #1
  403850:	mov	w9, wzr
  403854:	mov	w1, w9
  403858:	adrp	x2, 413000 <argp_failure@@Base+0x5e74>
  40385c:	add	x2, x2, #0xf77
  403860:	adrp	x3, 413000 <argp_failure@@Base+0x5e74>
  403864:	add	x3, x3, #0xfc1
  403868:	bl	401b50 <error@plt>
  40386c:	ldr	x8, [sp]
  403870:	ldr	x9, [sp, #8]
  403874:	str	x8, [x9, #64]
  403878:	ldr	x8, [sp, #8]
  40387c:	ldr	w10, [x8, #8]
  403880:	orr	w10, w10, #0x40
  403884:	str	w10, [x8, #8]
  403888:	ldp	x29, x30, [sp, #16]
  40388c:	add	sp, sp, #0x20
  403890:	ret
  403894:	sub	sp, sp, #0x30
  403898:	stp	x29, x30, [sp, #32]
  40389c:	add	x29, sp, #0x20
  4038a0:	stur	x0, [x29, #-8]
  4038a4:	str	x1, [sp, #16]
  4038a8:	ldur	x8, [x29, #-8]
  4038ac:	cbnz	x8, 4038d4 <ferror@plt+0x19c4>
  4038b0:	ldr	x4, [sp, #16]
  4038b4:	mov	w0, #0x1                   	// #1
  4038b8:	mov	w8, wzr
  4038bc:	mov	w1, w8
  4038c0:	adrp	x2, 413000 <argp_failure@@Base+0x5e74>
  4038c4:	add	x2, x2, #0xfd3
  4038c8:	adrp	x3, 413000 <argp_failure@@Base+0x5e74>
  4038cc:	add	x3, x3, #0xff7
  4038d0:	bl	401b50 <error@plt>
  4038d4:	ldur	x8, [x29, #-8]
  4038d8:	ldr	w9, [x8, #8]
  4038dc:	and	w9, w9, #0x80
  4038e0:	cbz	w9, 40390c <ferror@plt+0x19fc>
  4038e4:	ldur	x8, [x29, #-8]
  4038e8:	ldr	x4, [x8]
  4038ec:	mov	w0, #0x1                   	// #1
  4038f0:	mov	w9, wzr
  4038f4:	mov	w1, w9
  4038f8:	adrp	x2, 413000 <argp_failure@@Base+0x5e74>
  4038fc:	add	x2, x2, #0xf77
  403900:	adrp	x3, 413000 <argp_failure@@Base+0x5e74>
  403904:	add	x3, x3, #0xff7
  403908:	bl	401b50 <error@plt>
  40390c:	ldr	x0, [sp, #16]
  403910:	add	x1, sp, #0x8
  403914:	mov	w8, wzr
  403918:	mov	w2, w8
  40391c:	bl	401d30 <strtol@plt>
  403920:	ldur	x9, [x29, #-8]
  403924:	str	w0, [x9, #72]
  403928:	ldr	x9, [sp, #16]
  40392c:	ldrb	w8, [x9]
  403930:	cbz	w8, 403940 <ferror@plt+0x1a30>
  403934:	ldr	x8, [sp, #8]
  403938:	ldrb	w9, [x8]
  40393c:	cbz	w9, 403964 <ferror@plt+0x1a54>
  403940:	ldr	x3, [sp, #16]
  403944:	ldur	x8, [x29, #-8]
  403948:	ldr	x4, [x8]
  40394c:	mov	w0, #0x1                   	// #1
  403950:	mov	w9, wzr
  403954:	mov	w1, w9
  403958:	adrp	x2, 414000 <argp_failure@@Base+0x6e74>
  40395c:	add	x2, x2, #0x1
  403960:	bl	401b50 <error@plt>
  403964:	ldur	x8, [x29, #-8]
  403968:	ldr	w9, [x8, #8]
  40396c:	orr	w9, w9, #0x80
  403970:	str	w9, [x8, #8]
  403974:	ldp	x29, x30, [sp, #32]
  403978:	add	sp, sp, #0x30
  40397c:	ret
  403980:	sub	sp, sp, #0x30
  403984:	stp	x29, x30, [sp, #32]
  403988:	add	x29, sp, #0x20
  40398c:	stur	x0, [x29, #-8]
  403990:	str	x1, [sp, #16]
  403994:	ldur	x8, [x29, #-8]
  403998:	cbnz	x8, 4039c0 <ferror@plt+0x1ab0>
  40399c:	ldr	x4, [sp, #16]
  4039a0:	mov	w0, #0x1                   	// #1
  4039a4:	mov	w8, wzr
  4039a8:	mov	w1, w8
  4039ac:	adrp	x2, 413000 <argp_failure@@Base+0x5e74>
  4039b0:	add	x2, x2, #0xfd3
  4039b4:	adrp	x3, 414000 <argp_failure@@Base+0x6e74>
  4039b8:	add	x3, x3, #0x33
  4039bc:	bl	401b50 <error@plt>
  4039c0:	ldur	x8, [x29, #-8]
  4039c4:	ldr	w9, [x8, #8]
  4039c8:	and	w9, w9, #0x100
  4039cc:	cbz	w9, 4039f8 <ferror@plt+0x1ae8>
  4039d0:	ldur	x8, [x29, #-8]
  4039d4:	ldr	x4, [x8]
  4039d8:	mov	w0, #0x1                   	// #1
  4039dc:	mov	w9, wzr
  4039e0:	mov	w1, w9
  4039e4:	adrp	x2, 413000 <argp_failure@@Base+0x5e74>
  4039e8:	add	x2, x2, #0xf77
  4039ec:	adrp	x3, 414000 <argp_failure@@Base+0x6e74>
  4039f0:	add	x3, x3, #0x33
  4039f4:	bl	401b50 <error@plt>
  4039f8:	ldr	x0, [sp, #16]
  4039fc:	add	x1, sp, #0x8
  403a00:	mov	w8, wzr
  403a04:	mov	w2, w8
  403a08:	bl	401d30 <strtol@plt>
  403a0c:	ldur	x9, [x29, #-8]
  403a10:	str	w0, [x9, #76]
  403a14:	ldr	x9, [sp, #16]
  403a18:	ldrb	w8, [x9]
  403a1c:	cbz	w8, 403a2c <ferror@plt+0x1b1c>
  403a20:	ldr	x8, [sp, #8]
  403a24:	ldrb	w9, [x8]
  403a28:	cbz	w9, 403a50 <ferror@plt+0x1b40>
  403a2c:	ldr	x3, [sp, #16]
  403a30:	ldur	x8, [x29, #-8]
  403a34:	ldr	x4, [x8]
  403a38:	mov	w0, #0x1                   	// #1
  403a3c:	mov	w9, wzr
  403a40:	mov	w1, w9
  403a44:	adrp	x2, 414000 <argp_failure@@Base+0x6e74>
  403a48:	add	x2, x2, #0x1
  403a4c:	bl	401b50 <error@plt>
  403a50:	ldur	x8, [x29, #-8]
  403a54:	ldr	w9, [x8, #8]
  403a58:	orr	w9, w9, #0x100
  403a5c:	str	w9, [x8, #8]
  403a60:	ldp	x29, x30, [sp, #32]
  403a64:	add	sp, sp, #0x30
  403a68:	ret
  403a6c:	sub	sp, sp, #0x20
  403a70:	stp	x29, x30, [sp, #16]
  403a74:	add	x29, sp, #0x10
  403a78:	str	x0, [sp, #8]
  403a7c:	str	x1, [sp]
  403a80:	ldr	x8, [sp, #8]
  403a84:	cbnz	x8, 403aa4 <ferror@plt+0x1b94>
  403a88:	ldr	x3, [sp]
  403a8c:	mov	w0, #0x1                   	// #1
  403a90:	mov	w8, wzr
  403a94:	mov	w1, w8
  403a98:	adrp	x2, 414000 <argp_failure@@Base+0x6e74>
  403a9c:	add	x2, x2, #0x40
  403aa0:	bl	401b50 <error@plt>
  403aa4:	ldr	x0, [sp]
  403aa8:	adrp	x1, 414000 <argp_failure@@Base+0x6e74>
  403aac:	add	x1, x1, #0x6f
  403ab0:	bl	401c90 <strcasecmp@plt>
  403ab4:	cbnz	w0, 403ac8 <ferror@plt+0x1bb8>
  403ab8:	ldr	x8, [sp, #8]
  403abc:	mov	w9, #0x2                   	// #2
  403ac0:	strh	w9, [x8, #32]
  403ac4:	b	403aec <ferror@plt+0x1bdc>
  403ac8:	ldr	x3, [sp]
  403acc:	ldr	x8, [sp, #8]
  403ad0:	ldr	x4, [x8]
  403ad4:	mov	w0, #0x1                   	// #1
  403ad8:	mov	w9, wzr
  403adc:	mov	w1, w9
  403ae0:	adrp	x2, 414000 <argp_failure@@Base+0x6e74>
  403ae4:	add	x2, x2, #0x74
  403ae8:	bl	401b50 <error@plt>
  403aec:	ldr	x8, [sp, #8]
  403af0:	ldr	w9, [x8, #8]
  403af4:	orr	w9, w9, #0x4
  403af8:	str	w9, [x8, #8]
  403afc:	ldp	x29, x30, [sp, #16]
  403b00:	add	sp, sp, #0x20
  403b04:	ret
  403b08:	sub	sp, sp, #0x20
  403b0c:	adrp	x8, 428000 <argp_failure@@Base+0x1ae74>
  403b10:	add	x8, x8, #0x67c
  403b14:	adrp	x9, 428000 <argp_failure@@Base+0x1ae74>
  403b18:	add	x9, x9, #0x678
  403b1c:	str	x0, [sp, #24]
  403b20:	str	w1, [sp, #20]
  403b24:	str	w2, [sp, #16]
  403b28:	ldr	w10, [sp, #16]
  403b2c:	str	x8, [sp, #8]
  403b30:	str	x9, [sp]
  403b34:	cbz	w10, 403b64 <ferror@plt+0x1c54>
  403b38:	ldr	w8, [sp, #20]
  403b3c:	ldr	x9, [sp]
  403b40:	ldr	w10, [x9]
  403b44:	orr	w8, w10, w8
  403b48:	str	w8, [x9]
  403b4c:	ldr	w8, [sp, #20]
  403b50:	ldr	x11, [sp, #8]
  403b54:	ldr	w10, [x11]
  403b58:	bic	w8, w10, w8
  403b5c:	str	w8, [x11]
  403b60:	b	403b8c <ferror@plt+0x1c7c>
  403b64:	ldr	w8, [sp, #20]
  403b68:	ldr	x9, [sp, #8]
  403b6c:	ldr	w10, [x9]
  403b70:	orr	w8, w10, w8
  403b74:	str	w8, [x9]
  403b78:	ldr	w8, [sp, #20]
  403b7c:	ldr	x11, [sp]
  403b80:	ldr	w10, [x11]
  403b84:	bic	w8, w10, w8
  403b88:	str	w8, [x11]
  403b8c:	add	sp, sp, #0x20
  403b90:	ret
  403b94:	sub	sp, sp, #0x40
  403b98:	stp	x29, x30, [sp, #48]
  403b9c:	add	x29, sp, #0x30
  403ba0:	stur	x0, [x29, #-8]
  403ba4:	stur	x1, [x29, #-16]
  403ba8:	ldur	x8, [x29, #-16]
  403bac:	ldrb	w9, [x8]
  403bb0:	cbz	w9, 403c68 <ferror@plt+0x1d58>
  403bb4:	ldur	x0, [x29, #-16]
  403bb8:	mov	w1, #0x2c                  	// #44
  403bbc:	bl	401d90 <strchr@plt>
  403bc0:	str	x0, [sp, #16]
  403bc4:	ldr	x8, [sp, #16]
  403bc8:	cbz	x8, 403be0 <ferror@plt+0x1cd0>
  403bcc:	ldr	x8, [sp, #16]
  403bd0:	ldur	x9, [x29, #-16]
  403bd4:	subs	x8, x8, x9
  403bd8:	str	x8, [sp, #8]
  403bdc:	b	403bec <ferror@plt+0x1cdc>
  403be0:	ldur	x0, [x29, #-16]
  403be4:	bl	401b20 <strlen@plt>
  403be8:	str	x0, [sp, #8]
  403bec:	ldur	x0, [x29, #-16]
  403bf0:	ldr	x1, [sp, #8]
  403bf4:	add	x2, sp, #0x18
  403bf8:	bl	4026d4 <ferror@plt+0x7c4>
  403bfc:	stur	w0, [x29, #-20]
  403c00:	cbnz	w0, 403c30 <ferror@plt+0x1d20>
  403c04:	ldr	x8, [sp, #8]
  403c08:	ldr	x9, [sp, #8]
  403c0c:	ldur	x5, [x29, #-16]
  403c10:	mov	w0, #0x1                   	// #1
  403c14:	mov	w10, wzr
  403c18:	mov	w1, w10
  403c1c:	adrp	x2, 414000 <argp_failure@@Base+0x6e74>
  403c20:	add	x2, x2, #0xb4
  403c24:	mov	w3, w8
  403c28:	mov	w4, w9
  403c2c:	bl	401b50 <error@plt>
  403c30:	ldur	x0, [x29, #-8]
  403c34:	ldur	w1, [x29, #-20]
  403c38:	ldr	w2, [sp, #24]
  403c3c:	bl	403b08 <ferror@plt+0x1bf8>
  403c40:	ldr	x8, [sp, #8]
  403c44:	ldur	x9, [x29, #-16]
  403c48:	add	x8, x9, x8
  403c4c:	stur	x8, [x29, #-16]
  403c50:	ldr	x8, [sp, #16]
  403c54:	cbz	x8, 403c64 <ferror@plt+0x1d54>
  403c58:	ldur	x8, [x29, #-16]
  403c5c:	add	x8, x8, #0x1
  403c60:	stur	x8, [x29, #-16]
  403c64:	b	403ba8 <ferror@plt+0x1c98>
  403c68:	ldp	x29, x30, [sp, #48]
  403c6c:	add	sp, sp, #0x40
  403c70:	ret
  403c74:	sub	sp, sp, #0x30
  403c78:	stp	x29, x30, [sp, #32]
  403c7c:	add	x29, sp, #0x20
  403c80:	mov	w8, #0x10                  	// #16
  403c84:	mov	w9, wzr
  403c88:	stur	x0, [x29, #-8]
  403c8c:	str	x1, [sp, #16]
  403c90:	ldur	x0, [x29, #-8]
  403c94:	ldr	x1, [sp, #16]
  403c98:	str	w8, [sp, #12]
  403c9c:	str	w9, [sp, #8]
  403ca0:	bl	403754 <ferror@plt+0x1844>
  403ca4:	ldur	x0, [x29, #-8]
  403ca8:	ldr	w1, [sp, #12]
  403cac:	ldr	w2, [sp, #8]
  403cb0:	bl	403b08 <ferror@plt+0x1bf8>
  403cb4:	ldp	x29, x30, [sp, #32]
  403cb8:	add	sp, sp, #0x30
  403cbc:	ret
  403cc0:	sub	sp, sp, #0x30
  403cc4:	stp	x29, x30, [sp, #32]
  403cc8:	add	x29, sp, #0x20
  403ccc:	stur	x0, [x29, #-8]
  403cd0:	ldur	x8, [x29, #-8]
  403cd4:	cbnz	x8, 403d10 <ferror@plt+0x1e00>
  403cd8:	adrp	x8, 428000 <argp_failure@@Base+0x1ae74>
  403cdc:	add	x8, x8, #0x3c0
  403ce0:	ldr	x8, [x8]
  403ce4:	cbz	x8, 403cfc <ferror@plt+0x1dec>
  403ce8:	adrp	x8, 428000 <argp_failure@@Base+0x1ae74>
  403cec:	add	x8, x8, #0x3c0
  403cf0:	ldr	x8, [x8]
  403cf4:	str	x8, [sp, #8]
  403cf8:	b	403d08 <ferror@plt+0x1df8>
  403cfc:	adrp	x8, 412000 <argp_failure@@Base+0x4e74>
  403d00:	add	x8, x8, #0xfba
  403d04:	str	x8, [sp, #8]
  403d08:	ldr	x8, [sp, #8]
  403d0c:	stur	x8, [x29, #-8]
  403d10:	adrp	x8, 427000 <argp_failure@@Base+0x19e74>
  403d14:	add	x8, x8, #0x400
  403d18:	str	x8, [sp, #16]
  403d1c:	ldr	x8, [sp, #16]
  403d20:	ldr	x8, [x8]
  403d24:	cbz	x8, 403d50 <ferror@plt+0x1e40>
  403d28:	ldur	x0, [x29, #-8]
  403d2c:	ldr	x8, [sp, #16]
  403d30:	ldr	x1, [x8]
  403d34:	bl	401d10 <strcmp@plt>
  403d38:	cbnz	w0, 403d40 <ferror@plt+0x1e30>
  403d3c:	b	403d50 <ferror@plt+0x1e40>
  403d40:	ldr	x8, [sp, #16]
  403d44:	add	x8, x8, #0x18
  403d48:	str	x8, [sp, #16]
  403d4c:	b	403d1c <ferror@plt+0x1e0c>
  403d50:	ldr	x8, [sp, #16]
  403d54:	cbz	x8, 403d64 <ferror@plt+0x1e54>
  403d58:	ldr	x8, [sp, #16]
  403d5c:	ldr	x8, [x8, #16]
  403d60:	cbnz	x8, 403d80 <ferror@plt+0x1e70>
  403d64:	ldur	x3, [x29, #-8]
  403d68:	mov	w0, #0x1                   	// #1
  403d6c:	mov	w8, wzr
  403d70:	mov	w1, w8
  403d74:	adrp	x2, 414000 <argp_failure@@Base+0x6e74>
  403d78:	add	x2, x2, #0xc7
  403d7c:	bl	401b50 <error@plt>
  403d80:	ldr	x8, [sp, #16]
  403d84:	ldr	x8, [x8, #16]
  403d88:	adrp	x9, 428000 <argp_failure@@Base+0x1ae74>
  403d8c:	add	x9, x9, #0x688
  403d90:	str	x8, [x9]
  403d94:	ldp	x29, x30, [sp, #32]
  403d98:	add	sp, sp, #0x30
  403d9c:	ret
  403da0:	sub	sp, sp, #0x90
  403da4:	stp	x29, x30, [sp, #128]
  403da8:	add	x29, sp, #0x80
  403dac:	mov	x8, xzr
  403db0:	adrp	x1, 414000 <argp_failure@@Base+0x6e74>
  403db4:	add	x1, x1, #0x262
  403db8:	adrp	x9, 428000 <argp_failure@@Base+0x1ae74>
  403dbc:	add	x9, x9, #0x570
  403dc0:	stur	x0, [x29, #-8]
  403dc4:	stur	x8, [x29, #-24]
  403dc8:	stur	xzr, [x29, #-32]
  403dcc:	ldur	x0, [x29, #-8]
  403dd0:	str	x9, [sp]
  403dd4:	bl	401c00 <fopen@plt>
  403dd8:	stur	x0, [x29, #-16]
  403ddc:	ldur	x8, [x29, #-16]
  403de0:	cbnz	x8, 403e00 <ferror@plt+0x1ef0>
  403de4:	bl	401eb0 <__errno_location@plt>
  403de8:	ldr	w1, [x0]
  403dec:	ldur	x3, [x29, #-8]
  403df0:	mov	w0, #0x1                   	// #1
  403df4:	adrp	x2, 414000 <argp_failure@@Base+0x6e74>
  403df8:	add	x2, x2, #0xe1
  403dfc:	bl	401b50 <error@plt>
  403e00:	ldr	x0, [sp]
  403e04:	mov	x8, xzr
  403e08:	mov	x1, x8
  403e0c:	mov	x2, x8
  403e10:	adrp	x3, 401000 <memcpy@plt-0xac0>
  403e14:	add	x3, x3, #0xc10
  403e18:	adrp	x4, 401000 <memcpy@plt-0xac0>
  403e1c:	add	x4, x4, #0xd60
  403e20:	bl	40c318 <_obstack_begin@@Base>
  403e24:	ldur	x2, [x29, #-16]
  403e28:	sub	x0, x29, #0x18
  403e2c:	sub	x1, x29, #0x20
  403e30:	bl	401d50 <getline@plt>
  403e34:	cmp	x0, #0x0
  403e38:	cset	w8, le
  403e3c:	tbnz	w8, #0, 403f10 <ferror@plt+0x2000>
  403e40:	ldur	x0, [x29, #-24]
  403e44:	bl	401b20 <strlen@plt>
  403e48:	stur	x0, [x29, #-40]
  403e4c:	ldur	x8, [x29, #-40]
  403e50:	cmp	x8, #0x1
  403e54:	b.cc	403e7c <ferror@plt+0x1f6c>  // b.lo, b.ul, b.last
  403e58:	ldur	x8, [x29, #-24]
  403e5c:	ldur	x9, [x29, #-40]
  403e60:	subs	x9, x9, #0x1
  403e64:	ldrb	w10, [x8, x9]
  403e68:	cmp	w10, #0xa
  403e6c:	b.ne	403e7c <ferror@plt+0x1f6c>  // b.any
  403e70:	ldur	x8, [x29, #-40]
  403e74:	subs	x8, x8, #0x1
  403e78:	stur	x8, [x29, #-40]
  403e7c:	ldur	x8, [x29, #-40]
  403e80:	cbz	x8, 403e94 <ferror@plt+0x1f84>
  403e84:	ldur	x0, [x29, #-24]
  403e88:	ldur	x1, [x29, #-40]
  403e8c:	bl	40405c <ferror@plt+0x214c>
  403e90:	cbz	w0, 403e98 <ferror@plt+0x1f88>
  403e94:	b	403e24 <ferror@plt+0x1f14>
  403e98:	ldr	x8, [sp]
  403e9c:	stur	x8, [x29, #-48]
  403ea0:	ldur	x9, [x29, #-40]
  403ea4:	stur	x9, [x29, #-56]
  403ea8:	ldur	x9, [x29, #-48]
  403eac:	str	x9, [sp, #64]
  403eb0:	ldr	x9, [sp, #64]
  403eb4:	ldr	x9, [x9, #32]
  403eb8:	ldr	x10, [sp, #64]
  403ebc:	ldr	x10, [x10, #24]
  403ec0:	subs	x9, x9, x10
  403ec4:	str	x9, [sp, #56]
  403ec8:	ldr	x9, [sp, #56]
  403ecc:	ldur	x10, [x29, #-56]
  403ed0:	cmp	x9, x10
  403ed4:	b.cs	403ee4 <ferror@plt+0x1fd4>  // b.hs, b.nlast
  403ed8:	ldur	x0, [x29, #-48]
  403edc:	ldur	x1, [x29, #-56]
  403ee0:	bl	40c528 <_obstack_newchunk@@Base>
  403ee4:	ldur	x8, [x29, #-48]
  403ee8:	ldr	x0, [x8, #24]
  403eec:	ldur	x1, [x29, #-24]
  403ef0:	ldur	x2, [x29, #-56]
  403ef4:	bl	401ac0 <memcpy@plt>
  403ef8:	ldur	x8, [x29, #-56]
  403efc:	ldur	x9, [x29, #-48]
  403f00:	ldr	x10, [x9, #24]
  403f04:	add	x8, x10, x8
  403f08:	str	x8, [x9, #24]
  403f0c:	b	403e24 <ferror@plt+0x1f14>
  403f10:	ldur	x0, [x29, #-24]
  403f14:	bl	401d60 <free@plt>
  403f18:	ldur	x0, [x29, #-16]
  403f1c:	bl	401be0 <fclose@plt>
  403f20:	ldr	x8, [sp]
  403f24:	str	x8, [sp, #48]
  403f28:	ldr	x9, [sp, #48]
  403f2c:	str	x9, [sp, #40]
  403f30:	ldr	x9, [sp, #40]
  403f34:	ldr	x9, [x9, #32]
  403f38:	ldr	x10, [sp, #40]
  403f3c:	ldr	x10, [x10, #24]
  403f40:	subs	x9, x9, x10
  403f44:	str	x9, [sp, #32]
  403f48:	ldr	x9, [sp, #32]
  403f4c:	cmp	x9, #0x1
  403f50:	b.cs	403f60 <ferror@plt+0x2050>  // b.hs, b.nlast
  403f54:	ldr	x0, [sp, #48]
  403f58:	mov	x1, #0x1                   	// #1
  403f5c:	bl	40c528 <_obstack_newchunk@@Base>
  403f60:	ldr	x8, [sp, #48]
  403f64:	ldr	x9, [x8, #24]
  403f68:	add	x10, x9, #0x1
  403f6c:	str	x10, [x8, #24]
  403f70:	mov	w11, #0x0                   	// #0
  403f74:	strb	w11, [x9]
  403f78:	ldr	x8, [sp]
  403f7c:	str	x8, [sp, #24]
  403f80:	ldr	x9, [sp, #24]
  403f84:	ldr	x9, [x9, #16]
  403f88:	str	x9, [sp, #16]
  403f8c:	ldr	x9, [sp, #24]
  403f90:	ldr	x9, [x9, #24]
  403f94:	ldr	x10, [sp, #16]
  403f98:	cmp	x9, x10
  403f9c:	b.ne	403fb4 <ferror@plt+0x20a4>  // b.any
  403fa0:	ldr	x8, [sp, #24]
  403fa4:	ldrb	w9, [x8, #80]
  403fa8:	and	w9, w9, #0xfffffffd
  403fac:	orr	w9, w9, #0x2
  403fb0:	strb	w9, [x8, #80]
  403fb4:	ldr	x8, [sp, #24]
  403fb8:	ldr	x8, [x8, #24]
  403fbc:	mov	x9, xzr
  403fc0:	subs	x8, x8, #0x0
  403fc4:	ldr	x10, [sp, #24]
  403fc8:	ldr	x10, [x10, #48]
  403fcc:	add	x8, x8, x10
  403fd0:	ldr	x10, [sp, #24]
  403fd4:	ldr	x10, [x10, #48]
  403fd8:	bic	x8, x8, x10
  403fdc:	add	x8, x9, x8
  403fe0:	ldr	x9, [sp, #24]
  403fe4:	str	x8, [x9, #24]
  403fe8:	ldr	x8, [sp, #24]
  403fec:	ldr	x8, [x8, #24]
  403ff0:	ldr	x9, [sp, #24]
  403ff4:	ldr	x9, [x9, #8]
  403ff8:	subs	x8, x8, x9
  403ffc:	ldr	x9, [sp, #24]
  404000:	ldr	x9, [x9, #32]
  404004:	ldr	x10, [sp, #24]
  404008:	ldr	x10, [x10, #8]
  40400c:	subs	x9, x9, x10
  404010:	cmp	x8, x9
  404014:	b.ls	404028 <ferror@plt+0x2118>  // b.plast
  404018:	ldr	x8, [sp, #24]
  40401c:	ldr	x8, [x8, #32]
  404020:	ldr	x9, [sp, #24]
  404024:	str	x8, [x9, #24]
  404028:	ldr	x8, [sp, #24]
  40402c:	ldr	x8, [x8, #24]
  404030:	ldr	x9, [sp, #24]
  404034:	str	x8, [x9, #16]
  404038:	ldr	x8, [sp, #16]
  40403c:	str	x8, [sp, #8]
  404040:	ldr	x8, [sp, #8]
  404044:	adrp	x9, 428000 <argp_failure@@Base+0x1ae74>
  404048:	add	x9, x9, #0x688
  40404c:	str	x8, [x9]
  404050:	ldp	x29, x30, [sp, #128]
  404054:	add	sp, sp, #0x90
  404058:	ret
  40405c:	sub	sp, sp, #0x20
  404060:	str	x0, [sp, #16]
  404064:	str	x1, [sp, #8]
  404068:	ldr	x8, [sp, #8]
  40406c:	subs	x9, x8, #0x1
  404070:	str	x9, [sp, #8]
  404074:	cbz	x8, 4040d8 <ferror@plt+0x21c8>
  404078:	ldr	x8, [sp, #16]
  40407c:	add	x9, x8, #0x1
  404080:	str	x9, [sp, #16]
  404084:	ldrb	w10, [x8]
  404088:	str	w10, [sp, #4]
  40408c:	ldr	w10, [sp, #4]
  404090:	cmp	w10, #0x9
  404094:	str	w10, [sp]
  404098:	b.eq	4040c0 <ferror@plt+0x21b0>  // b.none
  40409c:	b	4040a0 <ferror@plt+0x2190>
  4040a0:	ldr	w8, [sp]
  4040a4:	cmp	w8, #0x20
  4040a8:	b.eq	4040c0 <ferror@plt+0x21b0>  // b.none
  4040ac:	b	4040b0 <ferror@plt+0x21a0>
  4040b0:	ldr	w8, [sp]
  4040b4:	cmp	w8, #0x23
  4040b8:	b.eq	4040c4 <ferror@plt+0x21b4>  // b.none
  4040bc:	b	4040d0 <ferror@plt+0x21c0>
  4040c0:	b	404068 <ferror@plt+0x2158>
  4040c4:	mov	w8, #0x1                   	// #1
  4040c8:	str	w8, [sp, #28]
  4040cc:	b	4040dc <ferror@plt+0x21cc>
  4040d0:	str	wzr, [sp, #28]
  4040d4:	b	4040dc <ferror@plt+0x21cc>
  4040d8:	str	wzr, [sp, #28]
  4040dc:	ldr	w0, [sp, #28]
  4040e0:	add	sp, sp, #0x20
  4040e4:	ret
  4040e8:	sub	sp, sp, #0x10
  4040ec:	str	x0, [sp, #8]
  4040f0:	ldr	x8, [sp, #8]
  4040f4:	cbz	x8, 40415c <ferror@plt+0x224c>
  4040f8:	ldr	x8, [sp, #8]
  4040fc:	ldr	w9, [x8, #8]
  404100:	cbnz	w9, 40415c <ferror@plt+0x224c>
  404104:	ldr	x8, [sp, #8]
  404108:	mov	w9, #0x2                   	// #2
  40410c:	str	w9, [x8, #8]
  404110:	adrp	x8, 428000 <argp_failure@@Base+0x1ae74>
  404114:	add	x8, x8, #0x688
  404118:	ldr	x8, [x8]
  40411c:	ldr	x10, [sp, #8]
  404120:	str	x8, [x10, #24]
  404124:	adrp	x8, 428000 <argp_failure@@Base+0x1ae74>
  404128:	add	x8, x8, #0x67c
  40412c:	ldr	w9, [x8]
  404130:	ldr	x8, [sp, #8]
  404134:	ldr	w11, [x8, #80]
  404138:	orr	w9, w11, w9
  40413c:	str	w9, [x8, #80]
  404140:	adrp	x8, 428000 <argp_failure@@Base+0x1ae74>
  404144:	add	x8, x8, #0x678
  404148:	ldr	w9, [x8]
  40414c:	ldr	x8, [sp, #8]
  404150:	ldr	w11, [x8, #84]
  404154:	orr	w9, w11, w9
  404158:	str	w9, [x8, #84]
  40415c:	add	sp, sp, #0x10
  404160:	ret
  404164:	sub	sp, sp, #0xc0
  404168:	stp	x29, x30, [sp, #176]
  40416c:	add	x29, sp, #0xb0
  404170:	adrp	x8, 428000 <argp_failure@@Base+0x1ae74>
  404174:	add	x8, x8, #0x670
  404178:	mov	x9, xzr
  40417c:	adrp	x10, 414000 <argp_failure@@Base+0x6e74>
  404180:	add	x10, x10, #0xfc
  404184:	adrp	x11, 428000 <argp_failure@@Base+0x1ae74>
  404188:	add	x11, x11, #0x6c8
  40418c:	adrp	x12, 414000 <argp_failure@@Base+0x6e74>
  404190:	add	x12, x12, #0x114
  404194:	adrp	x13, 427000 <argp_failure@@Base+0x19e74>
  404198:	add	x13, x13, #0x520
  40419c:	adrp	x14, 428000 <argp_failure@@Base+0x1ae74>
  4041a0:	add	x14, x14, #0x5c8
  4041a4:	adrp	x15, 428000 <argp_failure@@Base+0x1ae74>
  4041a8:	add	x15, x15, #0x408
  4041ac:	adrp	x16, 427000 <argp_failure@@Base+0x19e74>
  4041b0:	add	x16, x16, #0x530
  4041b4:	adrp	x17, 428000 <argp_failure@@Base+0x1ae74>
  4041b8:	add	x17, x17, #0x3c8
  4041bc:	mov	w3, #0x8                   	// #8
  4041c0:	adrp	x18, 428000 <argp_failure@@Base+0x1ae74>
  4041c4:	add	x18, x18, #0x680
  4041c8:	sub	x4, x29, #0x14
  4041cc:	sub	x5, x29, #0x20
  4041d0:	stur	w0, [x29, #-4]
  4041d4:	stur	x1, [x29, #-16]
  4041d8:	ldr	x1, [x8]
  4041dc:	stur	x1, [x29, #-32]
  4041e0:	mov	x0, x9
  4041e4:	stur	x8, [x29, #-64]
  4041e8:	stur	x10, [x29, #-72]
  4041ec:	stur	x11, [x29, #-80]
  4041f0:	str	x12, [sp, #88]
  4041f4:	str	x13, [sp, #80]
  4041f8:	str	x14, [sp, #72]
  4041fc:	str	x15, [sp, #64]
  404200:	str	x16, [sp, #56]
  404204:	str	x17, [sp, #48]
  404208:	str	w3, [sp, #44]
  40420c:	str	x18, [sp, #32]
  404210:	str	x4, [sp, #24]
  404214:	str	x5, [sp, #16]
  404218:	bl	403cc0 <ferror@plt+0x1db0>
  40421c:	ldur	x8, [x29, #-72]
  404220:	ldur	x9, [x29, #-80]
  404224:	str	x8, [x9]
  404228:	ldr	x0, [sp, #88]
  40422c:	ldr	x1, [sp, #80]
  404230:	bl	40b05c <argp_usage@@Base+0x138>
  404234:	ldr	x8, [sp, #64]
  404238:	ldr	q0, [x8]
  40423c:	ldr	x9, [sp, #72]
  404240:	str	q0, [x9]
  404244:	ldr	q0, [x8, #16]
  404248:	str	q0, [x9, #16]
  40424c:	ldr	x10, [sp, #56]
  404250:	str	x9, [x10, #32]
  404254:	ldr	x11, [sp, #48]
  404258:	ldr	x12, [x11]
  40425c:	str	x12, [x10, #16]
  404260:	ldur	w1, [x29, #-4]
  404264:	ldur	x2, [x29, #-16]
  404268:	mov	x0, x10
  40426c:	ldr	w3, [sp, #44]
  404270:	ldr	x4, [sp, #24]
  404274:	ldr	x5, [sp, #16]
  404278:	bl	40944c <argp_parse@@Base>
  40427c:	ldur	x8, [x29, #-32]
  404280:	mov	x0, x8
  404284:	bl	4040e8 <ferror@plt+0x21d8>
  404288:	ldur	w1, [x29, #-20]
  40428c:	ldur	w3, [x29, #-4]
  404290:	cmp	w1, w3
  404294:	b.ge	4042e4 <ferror@plt+0x23d4>  // b.tcont
  404298:	ldur	w8, [x29, #-4]
  40429c:	ldur	w9, [x29, #-20]
  4042a0:	subs	w1, w8, w9
  4042a4:	ldur	x10, [x29, #-16]
  4042a8:	ldursw	x11, [x29, #-20]
  4042ac:	mov	x12, #0x8                   	// #8
  4042b0:	mul	x11, x12, x11
  4042b4:	add	x2, x10, x11
  4042b8:	sub	x0, x29, #0x20
  4042bc:	bl	40845c <ferror@plt+0x654c>
  4042c0:	cbnz	w0, 4042dc <ferror@plt+0x23cc>
  4042c4:	mov	w0, #0x1                   	// #1
  4042c8:	mov	w8, wzr
  4042cc:	mov	w1, w8
  4042d0:	adrp	x2, 414000 <argp_failure@@Base+0x6e74>
  4042d4:	add	x2, x2, #0x11d
  4042d8:	bl	401b50 <error@plt>
  4042dc:	ldur	x0, [x29, #-32]
  4042e0:	bl	4040e8 <ferror@plt+0x21d8>
  4042e4:	ldur	x8, [x29, #-64]
  4042e8:	ldr	x9, [x8]
  4042ec:	cbnz	x9, 404448 <ferror@plt+0x2538>
  4042f0:	adrp	x8, 428000 <argp_failure@@Base+0x1ae74>
  4042f4:	add	x8, x8, #0x428
  4042f8:	ldr	x8, [x8]
  4042fc:	blr	x8
  404300:	stur	x0, [x29, #-48]
  404304:	stur	x0, [x29, #-40]
  404308:	ldur	x8, [x29, #-40]
  40430c:	cbnz	x8, 404328 <ferror@plt+0x2418>
  404310:	mov	w0, #0x1                   	// #1
  404314:	mov	w8, wzr
  404318:	mov	w1, w8
  40431c:	adrp	x2, 414000 <argp_failure@@Base+0x6e74>
  404320:	add	x2, x2, #0x12f
  404324:	bl	401b50 <error@plt>
  404328:	ldur	x8, [x29, #-48]
  40432c:	ldr	w9, [x8]
  404330:	mov	w10, #0x1                   	// #1
  404334:	str	w10, [sp, #12]
  404338:	cbnz	w9, 404350 <ferror@plt+0x2440>
  40433c:	ldur	x8, [x29, #-48]
  404340:	ldr	x8, [x8, #8]
  404344:	cmp	x8, #0x0
  404348:	cset	w9, ne  // ne = any
  40434c:	str	w9, [sp, #12]
  404350:	ldr	w8, [sp, #12]
  404354:	tbnz	w8, #0, 40435c <ferror@plt+0x244c>
  404358:	b	404428 <ferror@plt+0x2518>
  40435c:	ldur	x8, [x29, #-64]
  404360:	ldr	x0, [x8]
  404364:	ldr	x9, [sp, #32]
  404368:	ldr	w10, [x9]
  40436c:	add	w10, w10, #0x1
  404370:	str	w10, [x9]
  404374:	mov	w11, #0x58                  	// #88
  404378:	smull	x1, w10, w11
  40437c:	bl	401ca0 <realloc@plt>
  404380:	ldur	x8, [x29, #-64]
  404384:	str	x0, [x8]
  404388:	ldr	x9, [x8]
  40438c:	cbnz	x9, 4043a8 <ferror@plt+0x2498>
  404390:	bl	401eb0 <__errno_location@plt>
  404394:	ldr	w1, [x0]
  404398:	mov	w0, #0x1                   	// #1
  40439c:	adrp	x2, 413000 <argp_failure@@Base+0x5e74>
  4043a0:	add	x2, x2, #0xf27
  4043a4:	bl	401b50 <error@plt>
  4043a8:	ldur	x8, [x29, #-64]
  4043ac:	ldr	x9, [x8]
  4043b0:	ldr	x10, [sp, #32]
  4043b4:	ldr	w11, [x10]
  4043b8:	subs	w11, w11, #0x1
  4043bc:	mov	w0, w11
  4043c0:	sxtw	x12, w0
  4043c4:	mov	x13, #0x58                  	// #88
  4043c8:	mul	x12, x13, x12
  4043cc:	add	x9, x9, x12
  4043d0:	stur	x9, [x29, #-56]
  4043d4:	ldur	x0, [x29, #-56]
  4043d8:	adrp	x1, 428000 <argp_failure@@Base+0x1ae74>
  4043dc:	add	x1, x1, #0x518
  4043e0:	mov	x2, #0x58                  	// #88
  4043e4:	bl	401ac0 <memcpy@plt>
  4043e8:	ldur	x8, [x29, #-48]
  4043ec:	ldr	x8, [x8, #8]
  4043f0:	ldur	x9, [x29, #-56]
  4043f4:	str	x8, [x9]
  4043f8:	ldur	x8, [x29, #-56]
  4043fc:	mov	w11, #0x2                   	// #2
  404400:	str	w11, [x8, #8]
  404404:	adrp	x8, 428000 <argp_failure@@Base+0x1ae74>
  404408:	add	x8, x8, #0x688
  40440c:	ldr	x8, [x8]
  404410:	ldur	x9, [x29, #-56]
  404414:	str	x8, [x9, #24]
  404418:	ldur	x8, [x29, #-48]
  40441c:	add	x8, x8, #0x10
  404420:	stur	x8, [x29, #-48]
  404424:	b	404328 <ferror@plt+0x2418>
  404428:	ldur	x8, [x29, #-64]
  40442c:	ldr	x0, [x8]
  404430:	ldr	x9, [sp, #32]
  404434:	ldrsw	x1, [x9]
  404438:	mov	x2, #0x58                  	// #88
  40443c:	adrp	x3, 404000 <ferror@plt+0x20f0>
  404440:	add	x3, x3, #0x454
  404444:	bl	401ba0 <qsort@plt>
  404448:	ldp	x29, x30, [sp, #176]
  40444c:	add	sp, sp, #0xc0
  404450:	ret
  404454:	sub	sp, sp, #0x30
  404458:	stp	x29, x30, [sp, #32]
  40445c:	add	x29, sp, #0x20
  404460:	stur	x0, [x29, #-8]
  404464:	str	x1, [sp, #16]
  404468:	ldur	x8, [x29, #-8]
  40446c:	str	x8, [sp, #8]
  404470:	ldr	x8, [sp, #16]
  404474:	str	x8, [sp]
  404478:	ldr	x8, [sp, #8]
  40447c:	ldr	x0, [x8]
  404480:	ldr	x8, [sp]
  404484:	ldr	x1, [x8]
  404488:	bl	401d10 <strcmp@plt>
  40448c:	ldp	x29, x30, [sp, #32]
  404490:	add	sp, sp, #0x30
  404494:	ret
  404498:	sub	sp, sp, #0x40
  40449c:	stp	x29, x30, [sp, #48]
  4044a0:	add	x29, sp, #0x30
  4044a4:	stur	w0, [x29, #-8]
  4044a8:	stur	x1, [x29, #-16]
  4044ac:	str	x2, [sp, #24]
  4044b0:	ldr	x8, [sp, #24]
  4044b4:	ldr	x8, [x8, #40]
  4044b8:	ldr	x8, [x8]
  4044bc:	str	x8, [sp, #16]
  4044c0:	ldur	w9, [x29, #-8]
  4044c4:	cmp	w9, #0x41
  4044c8:	str	w9, [sp, #12]
  4044cc:	b.eq	404648 <ferror@plt+0x2738>  // b.none
  4044d0:	b	4044d4 <ferror@plt+0x25c4>
  4044d4:	ldr	w8, [sp, #12]
  4044d8:	cmp	w8, #0x42
  4044dc:	b.eq	404678 <ferror@plt+0x2768>  // b.none
  4044e0:	b	4044e4 <ferror@plt+0x25d4>
  4044e4:	ldr	w8, [sp, #12]
  4044e8:	cmp	w8, #0x46
  4044ec:	b.eq	404688 <ferror@plt+0x2778>  // b.none
  4044f0:	b	4044f4 <ferror@plt+0x25e4>
  4044f4:	ldr	w8, [sp, #12]
  4044f8:	cmp	w8, #0x4d
  4044fc:	b.eq	404698 <ferror@plt+0x2788>  // b.none
  404500:	b	404504 <ferror@plt+0x25f4>
  404504:	ldr	w8, [sp, #12]
  404508:	cmp	w8, #0x61
  40450c:	b.eq	404634 <ferror@plt+0x2724>  // b.none
  404510:	b	404514 <ferror@plt+0x2604>
  404514:	ldr	w8, [sp, #12]
  404518:	cmp	w8, #0x62
  40451c:	b.eq	404678 <ferror@plt+0x2768>  // b.none
  404520:	b	404524 <ferror@plt+0x2614>
  404524:	ldr	w8, [sp, #12]
  404528:	cmp	w8, #0x64
  40452c:	b.eq	404668 <ferror@plt+0x2758>  // b.none
  404530:	b	404534 <ferror@plt+0x2624>
  404534:	ldr	w8, [sp, #12]
  404538:	cmp	w8, #0x69
  40453c:	b.eq	40460c <ferror@plt+0x26fc>  // b.none
  404540:	b	404544 <ferror@plt+0x2634>
  404544:	ldr	w8, [sp, #12]
  404548:	cmp	w8, #0x6c
  40454c:	b.eq	4046b8 <ferror@plt+0x27a8>  // b.none
  404550:	b	404554 <ferror@plt+0x2644>
  404554:	ldr	w8, [sp, #12]
  404558:	cmp	w8, #0x6d
  40455c:	b.eq	404658 <ferror@plt+0x2748>  // b.none
  404560:	b	404564 <ferror@plt+0x2654>
  404564:	ldr	w8, [sp, #12]
  404568:	cmp	w8, #0x70
  40456c:	b.eq	404668 <ferror@plt+0x2758>  // b.none
  404570:	b	404574 <ferror@plt+0x2664>
  404574:	ldr	w8, [sp, #12]
  404578:	cmp	w8, #0x73
  40457c:	b.eq	4046a8 <ferror@plt+0x2798>  // b.none
  404580:	b	404584 <ferror@plt+0x2674>
  404584:	ldr	w8, [sp, #12]
  404588:	cmp	w8, #0x76
  40458c:	b.eq	4046d0 <ferror@plt+0x27c0>  // b.none
  404590:	b	404594 <ferror@plt+0x2684>
  404594:	ldr	w8, [sp, #12]
  404598:	cmp	w8, #0x100
  40459c:	b.eq	4046e8 <ferror@plt+0x27d8>  // b.none
  4045a0:	b	4045a4 <ferror@plt+0x2694>
  4045a4:	ldr	w8, [sp, #12]
  4045a8:	cmp	w8, #0x101
  4045ac:	b.eq	4046f8 <ferror@plt+0x27e8>  // b.none
  4045b0:	b	4045b4 <ferror@plt+0x26a4>
  4045b4:	ldr	w8, [sp, #12]
  4045b8:	cmp	w8, #0x102
  4045bc:	b.eq	40472c <ferror@plt+0x281c>  // b.none
  4045c0:	b	4045c4 <ferror@plt+0x26b4>
  4045c4:	ldr	w8, [sp, #12]
  4045c8:	cmp	w8, #0x103
  4045cc:	b.eq	404744 <ferror@plt+0x2834>  // b.none
  4045d0:	b	4045d4 <ferror@plt+0x26c4>
  4045d4:	mov	w8, #0x3                   	// #3
  4045d8:	movk	w8, #0x100, lsl #16
  4045dc:	ldr	w9, [sp, #12]
  4045e0:	cmp	w9, w8
  4045e4:	cset	w8, eq  // eq = none
  4045e8:	eor	w8, w8, #0x1
  4045ec:	tbnz	w8, #0, 40475c <ferror@plt+0x284c>
  4045f0:	b	4045f4 <ferror@plt+0x26e4>
  4045f4:	ldr	x8, [sp, #24]
  4045f8:	ldr	x8, [x8, #40]
  4045fc:	ldr	x9, [sp, #24]
  404600:	ldr	x9, [x9, #48]
  404604:	str	x8, [x9]
  404608:	b	404768 <ferror@plt+0x2858>
  40460c:	ldr	x0, [sp, #16]
  404610:	bl	4040e8 <ferror@plt+0x21d8>
  404614:	ldur	x0, [x29, #-16]
  404618:	bl	40353c <ferror@plt+0x162c>
  40461c:	str	x0, [sp, #16]
  404620:	ldr	x8, [sp, #16]
  404624:	ldr	x9, [sp, #24]
  404628:	ldr	x9, [x9, #40]
  40462c:	str	x8, [x9]
  404630:	b	404768 <ferror@plt+0x2858>
  404634:	adrp	x8, 428000 <argp_failure@@Base+0x1ae74>
  404638:	add	x8, x8, #0x690
  40463c:	mov	w9, #0x1                   	// #1
  404640:	str	w9, [x8]
  404644:	b	404768 <ferror@plt+0x2858>
  404648:	ldr	x0, [sp, #16]
  40464c:	ldur	x1, [x29, #-16]
  404650:	bl	403614 <ferror@plt+0x1704>
  404654:	b	404768 <ferror@plt+0x2858>
  404658:	ldr	x0, [sp, #16]
  40465c:	ldur	x1, [x29, #-16]
  404660:	bl	4036b4 <ferror@plt+0x17a4>
  404664:	b	404768 <ferror@plt+0x2858>
  404668:	ldr	x0, [sp, #16]
  40466c:	ldur	x1, [x29, #-16]
  404670:	bl	403c74 <ferror@plt+0x1d64>
  404674:	b	404768 <ferror@plt+0x2858>
  404678:	ldr	x0, [sp, #16]
  40467c:	ldur	x1, [x29, #-16]
  404680:	bl	4037f4 <ferror@plt+0x18e4>
  404684:	b	404768 <ferror@plt+0x2858>
  404688:	ldr	x0, [sp, #16]
  40468c:	ldur	x1, [x29, #-16]
  404690:	bl	403b94 <ferror@plt+0x1c84>
  404694:	b	404768 <ferror@plt+0x2858>
  404698:	ldr	x0, [sp, #16]
  40469c:	ldur	x1, [x29, #-16]
  4046a0:	bl	403894 <ferror@plt+0x1984>
  4046a4:	b	404768 <ferror@plt+0x2858>
  4046a8:	adrp	x0, 413000 <argp_failure@@Base+0x5e74>
  4046ac:	add	x0, x0, #0x808
  4046b0:	bl	403cc0 <ferror@plt+0x1db0>
  4046b4:	b	404768 <ferror@plt+0x2858>
  4046b8:	adrp	x8, 428000 <argp_failure@@Base+0x1ae74>
  4046bc:	add	x8, x8, #0x69c
  4046c0:	ldr	w9, [x8]
  4046c4:	add	w9, w9, #0x1
  4046c8:	str	w9, [x8]
  4046cc:	b	404768 <ferror@plt+0x2858>
  4046d0:	adrp	x8, 428000 <argp_failure@@Base+0x1ae74>
  4046d4:	add	x8, x8, #0x698
  4046d8:	ldr	w9, [x8]
  4046dc:	add	w9, w9, #0x1
  4046e0:	str	w9, [x8]
  4046e4:	b	404768 <ferror@plt+0x2858>
  4046e8:	ldr	x0, [sp, #16]
  4046ec:	ldur	x1, [x29, #-16]
  4046f0:	bl	403980 <ferror@plt+0x1a70>
  4046f4:	b	404768 <ferror@plt+0x2858>
  4046f8:	ldur	x8, [x29, #-16]
  4046fc:	cbz	x8, 404720 <ferror@plt+0x2810>
  404700:	ldur	x8, [x29, #-16]
  404704:	ldrb	w9, [x8]
  404708:	cmp	w9, #0x40
  40470c:	b.ne	404720 <ferror@plt+0x2810>  // b.any
  404710:	ldur	x8, [x29, #-16]
  404714:	add	x0, x8, #0x1
  404718:	bl	403da0 <ferror@plt+0x1e90>
  40471c:	b	404728 <ferror@plt+0x2818>
  404720:	ldur	x0, [x29, #-16]
  404724:	bl	403cc0 <ferror@plt+0x1db0>
  404728:	b	404768 <ferror@plt+0x2858>
  40472c:	ldr	x0, [sp, #16]
  404730:	mov	w1, #0x41                  	// #65
  404734:	mov	w8, wzr
  404738:	mov	w2, w8
  40473c:	bl	403b08 <ferror@plt+0x1bf8>
  404740:	b	404768 <ferror@plt+0x2858>
  404744:	ldr	x0, [sp, #16]
  404748:	mov	w8, #0x1                   	// #1
  40474c:	mov	w1, w8
  404750:	mov	w2, w8
  404754:	bl	403b08 <ferror@plt+0x1bf8>
  404758:	b	404768 <ferror@plt+0x2858>
  40475c:	mov	w8, #0x7                   	// #7
  404760:	stur	w8, [x29, #-4]
  404764:	b	40476c <ferror@plt+0x285c>
  404768:	stur	wzr, [x29, #-4]
  40476c:	ldur	w0, [x29, #-4]
  404770:	ldp	x29, x30, [sp, #48]
  404774:	add	sp, sp, #0x40
  404778:	ret
  40477c:	sub	sp, sp, #0x30
  404780:	stp	x29, x30, [sp, #32]
  404784:	add	x29, sp, #0x20
  404788:	mov	w8, #0x4                   	// #4
  40478c:	movk	w8, #0x200, lsl #16
  404790:	stur	w0, [x29, #-4]
  404794:	str	x1, [sp, #16]
  404798:	str	x2, [sp, #8]
  40479c:	ldur	w9, [x29, #-4]
  4047a0:	cmp	w9, w8
  4047a4:	b.eq	4047b8 <ferror@plt+0x28a8>  // b.none
  4047a8:	b	4047ac <ferror@plt+0x289c>
  4047ac:	ldr	x8, [sp, #16]
  4047b0:	str	x8, [sp]
  4047b4:	b	4047c8 <ferror@plt+0x28b8>
  4047b8:	adrp	x0, 414000 <argp_failure@@Base+0x6e74>
  4047bc:	add	x0, x0, #0x3a3
  4047c0:	bl	4021bc <ferror@plt+0x2ac>
  4047c4:	str	x0, [sp]
  4047c8:	ldr	x0, [sp]
  4047cc:	ldp	x29, x30, [sp, #32]
  4047d0:	add	sp, sp, #0x30
  4047d4:	ret
  4047d8:	sub	sp, sp, #0x20
  4047dc:	str	x0, [sp, #24]
  4047e0:	str	w1, [sp, #20]
  4047e4:	str	x2, [sp, #8]
  4047e8:	add	sp, sp, #0x20
  4047ec:	ret
  4047f0:	sub	sp, sp, #0x40
  4047f4:	stp	x29, x30, [sp, #48]
  4047f8:	add	x29, sp, #0x30
  4047fc:	stur	x0, [x29, #-8]
  404800:	stur	w1, [x29, #-12]
  404804:	str	x2, [sp, #24]
  404808:	ldur	w8, [x29, #-12]
  40480c:	cmp	w8, #0x1
  404810:	b.ge	404818 <ferror@plt+0x2908>  // b.tcont
  404814:	b	404860 <ferror@plt+0x2950>
  404818:	ldur	x0, [x29, #-8]
  40481c:	ldur	w1, [x29, #-12]
  404820:	ldr	x2, [sp, #24]
  404824:	ldr	x8, [sp, #24]
  404828:	ldr	x8, [x8]
  40482c:	str	x0, [sp, #16]
  404830:	mov	x0, x8
  404834:	str	w1, [sp, #12]
  404838:	str	x2, [sp]
  40483c:	bl	4034cc <ferror@plt+0x15bc>
  404840:	mov	w9, #0x2                   	// #2
  404844:	mov	w10, #0x1                   	// #1
  404848:	cmp	x0, #0x0
  40484c:	csel	w3, w10, w9, ne  // ne = any
  404850:	ldr	x0, [sp, #16]
  404854:	ldr	w1, [sp, #12]
  404858:	ldr	x2, [sp]
  40485c:	bl	4064fc <ferror@plt+0x45ec>
  404860:	ldp	x29, x30, [sp, #48]
  404864:	add	sp, sp, #0x40
  404868:	ret
  40486c:	sub	sp, sp, #0x40
  404870:	stp	x29, x30, [sp, #48]
  404874:	add	x29, sp, #0x30
  404878:	stur	x0, [x29, #-8]
  40487c:	stur	w1, [x29, #-12]
  404880:	str	x2, [sp, #24]
  404884:	ldur	w8, [x29, #-12]
  404888:	cbnz	w8, 40489c <ferror@plt+0x298c>
  40488c:	ldur	x8, [x29, #-8]
  404890:	ldr	x8, [x8]
  404894:	str	x8, [sp]
  404898:	b	4048a8 <ferror@plt+0x2998>
  40489c:	ldr	x8, [sp, #24]
  4048a0:	ldr	x8, [x8]
  4048a4:	str	x8, [sp]
  4048a8:	ldr	x8, [sp]
  4048ac:	str	x8, [sp, #16]
  4048b0:	ldr	x0, [sp, #16]
  4048b4:	bl	4034cc <ferror@plt+0x15bc>
  4048b8:	str	x0, [sp, #8]
  4048bc:	ldr	x8, [sp, #8]
  4048c0:	cbnz	x8, 4048e0 <ferror@plt+0x29d0>
  4048c4:	bl	401eb0 <__errno_location@plt>
  4048c8:	ldr	w1, [x0]
  4048cc:	ldr	x3, [sp, #16]
  4048d0:	mov	w0, #0x1                   	// #1
  4048d4:	adrp	x2, 414000 <argp_failure@@Base+0x6e74>
  4048d8:	add	x2, x2, #0x7b0
  4048dc:	bl	401b50 <error@plt>
  4048e0:	ldur	x0, [x29, #-8]
  4048e4:	ldr	x8, [sp, #8]
  4048e8:	ldr	x1, [x8, #8]
  4048ec:	bl	406138 <ferror@plt+0x4228>
  4048f0:	ldp	x29, x30, [sp, #48]
  4048f4:	add	sp, sp, #0x40
  4048f8:	ret
  4048fc:	sub	sp, sp, #0x40
  404900:	stp	x29, x30, [sp, #48]
  404904:	add	x29, sp, #0x30
  404908:	stur	x0, [x29, #-8]
  40490c:	stur	w1, [x29, #-12]
  404910:	str	x2, [sp, #24]
  404914:	ldur	w8, [x29, #-12]
  404918:	cbnz	w8, 40492c <ferror@plt+0x2a1c>
  40491c:	ldur	x8, [x29, #-8]
  404920:	ldr	x8, [x8]
  404924:	str	x8, [sp]
  404928:	b	404938 <ferror@plt+0x2a28>
  40492c:	ldr	x8, [sp, #24]
  404930:	ldr	x8, [x8]
  404934:	str	x8, [sp]
  404938:	ldr	x8, [sp]
  40493c:	str	x8, [sp, #16]
  404940:	ldr	x0, [sp, #16]
  404944:	bl	4034cc <ferror@plt+0x15bc>
  404948:	str	x0, [sp, #8]
  40494c:	ldr	x8, [sp, #8]
  404950:	cbnz	x8, 404970 <ferror@plt+0x2a60>
  404954:	bl	401eb0 <__errno_location@plt>
  404958:	ldr	w1, [x0]
  40495c:	ldr	x3, [sp, #16]
  404960:	mov	w0, #0x1                   	// #1
  404964:	adrp	x2, 414000 <argp_failure@@Base+0x6e74>
  404968:	add	x2, x2, #0x7b0
  40496c:	bl	401b50 <error@plt>
  404970:	ldur	x0, [x29, #-8]
  404974:	ldr	x8, [sp, #8]
  404978:	ldr	x1, [x8, #16]
  40497c:	bl	406138 <ferror@plt+0x4228>
  404980:	ldp	x29, x30, [sp, #48]
  404984:	add	sp, sp, #0x40
  404988:	ret
  40498c:	sub	sp, sp, #0x40
  404990:	stp	x29, x30, [sp, #48]
  404994:	add	x29, sp, #0x30
  404998:	stur	x0, [x29, #-8]
  40499c:	stur	w1, [x29, #-12]
  4049a0:	str	x2, [sp, #24]
  4049a4:	ldur	w8, [x29, #-12]
  4049a8:	cbnz	w8, 4049b0 <ferror@plt+0x2aa0>
  4049ac:	b	404a20 <ferror@plt+0x2b10>
  4049b0:	ldur	x8, [x29, #-8]
  4049b4:	ldr	x8, [x8]
  4049b8:	str	x8, [sp, #8]
  4049bc:	adrp	x8, 427000 <argp_failure@@Base+0x19e74>
  4049c0:	add	x8, x8, #0x400
  4049c4:	str	x8, [sp, #16]
  4049c8:	ldr	x8, [sp, #16]
  4049cc:	ldr	x8, [x8]
  4049d0:	cbz	x8, 404a14 <ferror@plt+0x2b04>
  4049d4:	ldr	x8, [sp, #16]
  4049d8:	ldr	x8, [x8]
  4049dc:	ldur	x9, [x29, #-8]
  4049e0:	str	x8, [x9]
  4049e4:	ldr	x8, [sp, #24]
  4049e8:	ldr	x8, [x8]
  4049ec:	ldur	x9, [x29, #-8]
  4049f0:	str	x8, [x9, #24]
  4049f4:	ldur	x0, [x29, #-8]
  4049f8:	mov	w10, wzr
  4049fc:	mov	w1, w10
  404a00:	bl	406564 <ferror@plt+0x4654>
  404a04:	ldr	x8, [sp, #16]
  404a08:	add	x8, x8, #0x18
  404a0c:	str	x8, [sp, #16]
  404a10:	b	4049c8 <ferror@plt+0x2ab8>
  404a14:	ldr	x8, [sp, #8]
  404a18:	ldur	x9, [x29, #-8]
  404a1c:	str	x8, [x9]
  404a20:	ldp	x29, x30, [sp, #48]
  404a24:	add	sp, sp, #0x40
  404a28:	ret
  404a2c:	sub	sp, sp, #0x30
  404a30:	stp	x29, x30, [sp, #32]
  404a34:	add	x29, sp, #0x20
  404a38:	adrp	x8, 428000 <argp_failure@@Base+0x1ae74>
  404a3c:	add	x8, x8, #0x698
  404a40:	mov	w9, wzr
  404a44:	mov	w10, #0x1                   	// #1
  404a48:	stur	x0, [x29, #-8]
  404a4c:	stur	w1, [x29, #-12]
  404a50:	str	x2, [sp, #8]
  404a54:	ldur	x0, [x29, #-8]
  404a58:	ldur	w1, [x29, #-12]
  404a5c:	ldr	x2, [sp, #8]
  404a60:	ldr	w11, [x8]
  404a64:	cmp	w11, #0x0
  404a68:	csel	w3, w9, w10, ne  // ne = any
  404a6c:	bl	4064fc <ferror@plt+0x45ec>
  404a70:	ldp	x29, x30, [sp, #32]
  404a74:	add	sp, sp, #0x30
  404a78:	ret
  404a7c:	sub	sp, sp, #0x30
  404a80:	stp	x29, x30, [sp, #32]
  404a84:	add	x29, sp, #0x20
  404a88:	stur	x0, [x29, #-8]
  404a8c:	stur	w1, [x29, #-12]
  404a90:	str	x2, [sp, #8]
  404a94:	ldur	x0, [x29, #-8]
  404a98:	mov	w1, #0xa                   	// #10
  404a9c:	bl	406070 <ferror@plt+0x4160>
  404aa0:	ldp	x29, x30, [sp, #32]
  404aa4:	add	sp, sp, #0x30
  404aa8:	ret
  404aac:	sub	sp, sp, #0x30
  404ab0:	stp	x29, x30, [sp, #32]
  404ab4:	add	x29, sp, #0x20
  404ab8:	stur	x0, [x29, #-8]
  404abc:	stur	w1, [x29, #-12]
  404ac0:	str	x2, [sp, #8]
  404ac4:	ldur	x0, [x29, #-8]
  404ac8:	mov	w1, #0x9                   	// #9
  404acc:	bl	406070 <ferror@plt+0x4160>
  404ad0:	ldp	x29, x30, [sp, #32]
  404ad4:	add	sp, sp, #0x30
  404ad8:	ret
  404adc:	sub	sp, sp, #0x40
  404ae0:	stp	x29, x30, [sp, #48]
  404ae4:	add	x29, sp, #0x30
  404ae8:	stur	x0, [x29, #-8]
  404aec:	stur	w1, [x29, #-12]
  404af0:	str	x2, [sp, #24]
  404af4:	ldur	w8, [x29, #-12]
  404af8:	cmp	w8, #0x2
  404afc:	b.ge	404b04 <ferror@plt+0x2bf4>  // b.tcont
  404b00:	b	404b74 <ferror@plt+0x2c64>
  404b04:	ldr	x8, [sp, #24]
  404b08:	ldr	x0, [x8]
  404b0c:	add	x1, sp, #0x8
  404b10:	mov	w2, #0xa                   	// #10
  404b14:	bl	401b10 <strtoul@plt>
  404b18:	str	w0, [sp, #20]
  404b1c:	ldr	x8, [sp, #8]
  404b20:	ldrb	w9, [x8]
  404b24:	cbz	w9, 404b40 <ferror@plt+0x2c30>
  404b28:	mov	w0, #0x1                   	// #1
  404b2c:	mov	w8, wzr
  404b30:	mov	w1, w8
  404b34:	adrp	x2, 414000 <argp_failure@@Base+0x6e74>
  404b38:	add	x2, x2, #0x7c5
  404b3c:	bl	401b50 <error@plt>
  404b40:	ldr	w8, [sp, #20]
  404b44:	subs	w9, w8, #0x1
  404b48:	str	w9, [sp, #20]
  404b4c:	cbz	w8, 404b74 <ferror@plt+0x2c64>
  404b50:	ldr	x8, [sp, #24]
  404b54:	ldr	x8, [x8, #8]
  404b58:	ldur	x9, [x29, #-8]
  404b5c:	str	x8, [x9, #24]
  404b60:	ldur	x0, [x29, #-8]
  404b64:	mov	w10, wzr
  404b68:	mov	w1, w10
  404b6c:	bl	406564 <ferror@plt+0x4654>
  404b70:	b	404b40 <ferror@plt+0x2c30>
  404b74:	ldp	x29, x30, [sp, #48]
  404b78:	add	sp, sp, #0x40
  404b7c:	ret
  404b80:	sub	sp, sp, #0x30
  404b84:	stp	x29, x30, [sp, #32]
  404b88:	add	x29, sp, #0x20
  404b8c:	mov	w8, wzr
  404b90:	mov	w9, #0x1                   	// #1
  404b94:	stur	x0, [x29, #-8]
  404b98:	stur	w1, [x29, #-12]
  404b9c:	str	x2, [sp, #8]
  404ba0:	ldur	x0, [x29, #-8]
  404ba4:	ldur	w1, [x29, #-12]
  404ba8:	ldr	x2, [sp, #8]
  404bac:	ldur	x10, [x29, #-8]
  404bb0:	ldr	w11, [x10, #20]
  404bb4:	cmp	w11, #0x0
  404bb8:	csel	w3, w8, w9, ne  // ne = any
  404bbc:	bl	4064fc <ferror@plt+0x45ec>
  404bc0:	ldp	x29, x30, [sp, #32]
  404bc4:	add	sp, sp, #0x30
  404bc8:	ret
  404bcc:	sub	sp, sp, #0x50
  404bd0:	stp	x29, x30, [sp, #64]
  404bd4:	add	x29, sp, #0x40
  404bd8:	adrp	x8, 428000 <argp_failure@@Base+0x1ae74>
  404bdc:	add	x8, x8, #0x690
  404be0:	stur	x0, [x29, #-8]
  404be4:	stur	w1, [x29, #-12]
  404be8:	stur	x2, [x29, #-24]
  404bec:	ldr	w9, [x8]
  404bf0:	mov	w10, #0x1                   	// #1
  404bf4:	str	w10, [sp, #20]
  404bf8:	cbnz	w9, 404c14 <ferror@plt+0x2d04>
  404bfc:	adrp	x8, 428000 <argp_failure@@Base+0x1ae74>
  404c00:	add	x8, x8, #0x694
  404c04:	ldr	w9, [x8]
  404c08:	cmp	w9, #0x0
  404c0c:	cset	w9, ne  // ne = any
  404c10:	str	w9, [sp, #20]
  404c14:	ldr	w8, [sp, #20]
  404c18:	and	w8, w8, #0x1
  404c1c:	stur	w8, [x29, #-28]
  404c20:	ldur	w8, [x29, #-28]
  404c24:	cbnz	w8, 404cc8 <ferror@plt+0x2db8>
  404c28:	add	x1, sp, #0x20
  404c2c:	str	wzr, [sp, #32]
  404c30:	adrp	x0, 412000 <argp_failure@@Base+0x4e74>
  404c34:	add	x0, x0, #0xd35
  404c38:	bl	4027f0 <ferror@plt+0x8e0>
  404c3c:	str	w0, [sp, #28]
  404c40:	ldr	w8, [sp, #28]
  404c44:	mov	w9, #0x0                   	// #0
  404c48:	str	w9, [sp, #16]
  404c4c:	cbz	w8, 404c74 <ferror@plt+0x2d64>
  404c50:	ldur	x8, [x29, #-8]
  404c54:	ldr	w0, [x8, #16]
  404c58:	ldur	x8, [x29, #-8]
  404c5c:	ldr	x2, [x8, #8]
  404c60:	mov	w1, #0x8913                	// #35091
  404c64:	bl	40c204 <argp_usage@@Base+0x12e0>
  404c68:	cmp	w0, #0x0
  404c6c:	cset	w9, eq  // eq = none
  404c70:	str	w9, [sp, #16]
  404c74:	ldr	w8, [sp, #16]
  404c78:	and	w8, w8, #0x1
  404c7c:	stur	w8, [x29, #-28]
  404c80:	ldur	w8, [x29, #-28]
  404c84:	cbz	w8, 404cc8 <ferror@plt+0x2db8>
  404c88:	ldur	x8, [x29, #-8]
  404c8c:	ldr	x8, [x8, #8]
  404c90:	ldrh	w9, [x8, #16]
  404c94:	str	w9, [sp, #24]
  404c98:	ldur	w9, [x29, #-28]
  404c9c:	mov	w10, #0x0                   	// #0
  404ca0:	str	w10, [sp, #12]
  404ca4:	cbz	w9, 404cbc <ferror@plt+0x2dac>
  404ca8:	ldr	w8, [sp, #28]
  404cac:	ldr	w9, [sp, #24]
  404cb0:	tst	w8, w9
  404cb4:	cset	w8, ne  // ne = any
  404cb8:	str	w8, [sp, #12]
  404cbc:	ldr	w8, [sp, #12]
  404cc0:	and	w8, w8, #0x1
  404cc4:	stur	w8, [x29, #-28]
  404cc8:	ldur	x0, [x29, #-8]
  404ccc:	ldur	w1, [x29, #-12]
  404cd0:	ldur	x2, [x29, #-24]
  404cd4:	ldur	w8, [x29, #-28]
  404cd8:	cmp	w8, #0x0
  404cdc:	cset	w8, ne  // ne = any
  404ce0:	eor	w8, w8, #0x1
  404ce4:	and	w3, w8, #0x1
  404ce8:	bl	4064fc <ferror@plt+0x45ec>
  404cec:	ldp	x29, x30, [sp, #64]
  404cf0:	add	sp, sp, #0x50
  404cf4:	ret
  404cf8:	sub	sp, sp, #0x30
  404cfc:	stp	x29, x30, [sp, #32]
  404d00:	add	x29, sp, #0x20
  404d04:	stur	x0, [x29, #-8]
  404d08:	stur	w1, [x29, #-12]
  404d0c:	str	x2, [sp, #8]
  404d10:	str	xzr, [sp]
  404d14:	bl	401eb0 <__errno_location@plt>
  404d18:	str	wzr, [x0]
  404d1c:	ldur	w8, [x29, #-12]
  404d20:	cmp	w8, #0x1
  404d24:	b.lt	404d48 <ferror@plt+0x2e38>  // b.tstop
  404d28:	ldr	x8, [sp, #8]
  404d2c:	ldr	x0, [x8]
  404d30:	mov	x8, xzr
  404d34:	mov	x1, x8
  404d38:	mov	w9, wzr
  404d3c:	mov	w2, w9
  404d40:	bl	401d30 <strtol@plt>
  404d44:	str	x0, [sp]
  404d48:	ldr	x8, [sp]
  404d4c:	cmp	x8, #0x0
  404d50:	cset	w9, gt
  404d54:	tbnz	w9, #0, 404d84 <ferror@plt+0x2e74>
  404d58:	adrp	x8, 427000 <argp_failure@@Base+0x19e74>
  404d5c:	add	x8, x8, #0x8c8
  404d60:	ldr	x8, [x8]
  404d64:	ldr	w9, [x8]
  404d68:	mov	w10, #0x8                   	// #8
  404d6c:	sdiv	w9, w9, w10
  404d70:	add	w9, w9, #0x1
  404d74:	mul	w9, w9, w10
  404d78:	mov	w0, w9
  404d7c:	sxtw	x8, w0
  404d80:	str	x8, [sp]
  404d84:	adrp	x8, 427000 <argp_failure@@Base+0x19e74>
  404d88:	add	x8, x8, #0x8c8
  404d8c:	ldr	x8, [x8]
  404d90:	ldrsw	x8, [x8]
  404d94:	ldr	x9, [sp]
  404d98:	cmp	x8, x9
  404d9c:	b.ge	404db0 <ferror@plt+0x2ea0>  // b.tcont
  404da0:	ldur	x0, [x29, #-8]
  404da4:	mov	w1, #0x20                  	// #32
  404da8:	bl	406070 <ferror@plt+0x4160>
  404dac:	b	404d84 <ferror@plt+0x2e74>
  404db0:	ldp	x29, x30, [sp, #32]
  404db4:	add	sp, sp, #0x30
  404db8:	ret
  404dbc:	sub	sp, sp, #0x40
  404dc0:	stp	x29, x30, [sp, #48]
  404dc4:	add	x29, sp, #0x30
  404dc8:	adrp	x8, 428000 <argp_failure@@Base+0x1ae74>
  404dcc:	add	x8, x8, #0x6a0
  404dd0:	stur	x0, [x29, #-8]
  404dd4:	stur	w1, [x29, #-12]
  404dd8:	str	x2, [sp, #24]
  404ddc:	ldr	w9, [x8]
  404de0:	str	w9, [sp, #20]
  404de4:	str	wzr, [sp, #16]
  404de8:	ldur	w9, [x29, #-12]
  404dec:	cmp	w9, #0x2
  404df0:	str	x8, [sp, #8]
  404df4:	b.ge	404dfc <ferror@plt+0x2eec>  // b.tcont
  404df8:	b	404e88 <ferror@plt+0x2f78>
  404dfc:	ldr	x8, [sp, #8]
  404e00:	str	wzr, [x8]
  404e04:	ldr	w8, [sp, #16]
  404e08:	add	w8, w8, #0x1
  404e0c:	str	w8, [sp, #16]
  404e10:	ldur	w9, [x29, #-12]
  404e14:	cmp	w8, w9
  404e18:	b.ge	404e7c <ferror@plt+0x2f6c>  // b.tcont
  404e1c:	ldr	x8, [sp, #8]
  404e20:	ldr	w9, [x8]
  404e24:	cbz	w9, 404e48 <ferror@plt+0x2f38>
  404e28:	ldur	x0, [x29, #-8]
  404e2c:	ldr	x8, [sp, #24]
  404e30:	ldr	x1, [x8]
  404e34:	bl	406138 <ferror@plt+0x4228>
  404e38:	ldr	x8, [sp, #8]
  404e3c:	str	wzr, [x8]
  404e40:	mov	w9, #0x1                   	// #1
  404e44:	str	w9, [sp, #20]
  404e48:	ldr	x8, [sp, #24]
  404e4c:	ldrsw	x9, [sp, #16]
  404e50:	mov	x10, #0x8                   	// #8
  404e54:	mul	x9, x10, x9
  404e58:	add	x8, x8, x9
  404e5c:	ldr	x8, [x8]
  404e60:	ldur	x9, [x29, #-8]
  404e64:	str	x8, [x9, #24]
  404e68:	ldur	x0, [x29, #-8]
  404e6c:	mov	w11, wzr
  404e70:	mov	w1, w11
  404e74:	bl	406564 <ferror@plt+0x4654>
  404e78:	b	404e04 <ferror@plt+0x2ef4>
  404e7c:	ldr	w8, [sp, #20]
  404e80:	ldr	x9, [sp, #8]
  404e84:	str	w8, [x9]
  404e88:	ldp	x29, x30, [sp, #48]
  404e8c:	add	sp, sp, #0x40
  404e90:	ret
  404e94:	sub	sp, sp, #0x40
  404e98:	stp	x29, x30, [sp, #48]
  404e9c:	add	x29, sp, #0x30
  404ea0:	stur	x0, [x29, #-8]
  404ea4:	stur	w1, [x29, #-12]
  404ea8:	str	x2, [sp, #24]
  404eac:	ldur	w8, [x29, #-12]
  404eb0:	cmp	w8, #0x0
  404eb4:	cset	w8, le
  404eb8:	tbnz	w8, #0, 404f24 <ferror@plt+0x3014>
  404ebc:	mov	w8, #0x2                   	// #2
  404ec0:	str	w8, [sp, #12]
  404ec4:	adrp	x9, 427000 <argp_failure@@Base+0x19e74>
  404ec8:	add	x9, x9, #0x8d0
  404ecc:	str	x9, [sp, #16]
  404ed0:	ldr	x8, [sp, #16]
  404ed4:	ldr	x8, [x8]
  404ed8:	cbz	x8, 404f10 <ferror@plt+0x3000>
  404edc:	ldr	x8, [sp, #16]
  404ee0:	ldr	x0, [x8]
  404ee4:	ldr	x8, [sp, #24]
  404ee8:	ldr	x1, [x8]
  404eec:	bl	401d10 <strcmp@plt>
  404ef0:	cbnz	w0, 404f00 <ferror@plt+0x2ff0>
  404ef4:	mov	w8, #0x1                   	// #1
  404ef8:	str	w8, [sp, #12]
  404efc:	b	404f10 <ferror@plt+0x3000>
  404f00:	ldr	x8, [sp, #16]
  404f04:	add	x8, x8, #0x10
  404f08:	str	x8, [sp, #16]
  404f0c:	b	404ed0 <ferror@plt+0x2fc0>
  404f10:	ldur	x0, [x29, #-8]
  404f14:	ldur	w1, [x29, #-12]
  404f18:	ldr	x2, [sp, #24]
  404f1c:	ldr	w3, [sp, #12]
  404f20:	bl	4064fc <ferror@plt+0x45ec>
  404f24:	ldp	x29, x30, [sp, #48]
  404f28:	add	sp, sp, #0x40
  404f2c:	ret
  404f30:	sub	sp, sp, #0x40
  404f34:	stp	x29, x30, [sp, #48]
  404f38:	add	x29, sp, #0x30
  404f3c:	stur	x0, [x29, #-8]
  404f40:	stur	w1, [x29, #-12]
  404f44:	str	x2, [sp, #24]
  404f48:	str	wzr, [sp, #20]
  404f4c:	ldr	w8, [sp, #20]
  404f50:	ldur	w9, [x29, #-12]
  404f54:	cmp	w8, w9
  404f58:	b.ge	404fb8 <ferror@plt+0x30a8>  // b.tcont
  404f5c:	ldr	x8, [sp, #24]
  404f60:	ldrsw	x9, [sp, #20]
  404f64:	mov	x10, #0x8                   	// #8
  404f68:	mul	x9, x10, x9
  404f6c:	add	x8, x8, x9
  404f70:	ldr	x0, [x8]
  404f74:	bl	4034cc <ferror@plt+0x15bc>
  404f78:	str	x0, [sp, #8]
  404f7c:	ldr	x8, [sp, #8]
  404f80:	cbz	x8, 404fa8 <ferror@plt+0x3098>
  404f84:	ldr	x8, [sp, #8]
  404f88:	ldr	x8, [x8, #16]
  404f8c:	ldur	x9, [x29, #-8]
  404f90:	str	x8, [x9, #24]
  404f94:	ldur	x0, [x29, #-8]
  404f98:	mov	w10, wzr
  404f9c:	mov	w1, w10
  404fa0:	bl	406564 <ferror@plt+0x4654>
  404fa4:	b	404fb8 <ferror@plt+0x30a8>
  404fa8:	ldr	w8, [sp, #20]
  404fac:	add	w8, w8, #0x1
  404fb0:	str	w8, [sp, #20]
  404fb4:	b	404f4c <ferror@plt+0x303c>
  404fb8:	ldp	x29, x30, [sp, #48]
  404fbc:	add	sp, sp, #0x40
  404fc0:	ret
  404fc4:	sub	sp, sp, #0x50
  404fc8:	stp	x29, x30, [sp, #64]
  404fcc:	add	x29, sp, #0x40
  404fd0:	adrp	x8, 428000 <argp_failure@@Base+0x1ae74>
  404fd4:	add	x8, x8, #0x6b0
  404fd8:	adrp	x9, 427000 <argp_failure@@Base+0x19e74>
  404fdc:	add	x9, x9, #0x8c8
  404fe0:	adrp	x10, 428000 <argp_failure@@Base+0x1ae74>
  404fe4:	add	x10, x10, #0x4f8
  404fe8:	adrp	x11, 428000 <argp_failure@@Base+0x1ae74>
  404fec:	add	x11, x11, #0x6a4
  404ff0:	stur	x0, [x29, #-8]
  404ff4:	stur	w1, [x29, #-12]
  404ff8:	stur	x2, [x29, #-24]
  404ffc:	ldr	x12, [x8]
  405000:	str	x12, [sp, #24]
  405004:	ldr	x12, [x9]
  405008:	str	x12, [sp, #16]
  40500c:	ldr	x10, [x10]
  405010:	str	x10, [x8]
  405014:	str	x11, [x9]
  405018:	stur	wzr, [x29, #-28]
  40501c:	str	x8, [sp, #8]
  405020:	str	x9, [sp]
  405024:	ldur	w8, [x29, #-28]
  405028:	ldur	w9, [x29, #-12]
  40502c:	cmp	w8, w9
  405030:	b.ge	405058 <ferror@plt+0x3148>  // b.tcont
  405034:	ldur	x0, [x29, #-8]
  405038:	ldur	w1, [x29, #-12]
  40503c:	ldur	x2, [x29, #-24]
  405040:	ldur	w3, [x29, #-28]
  405044:	bl	4064fc <ferror@plt+0x45ec>
  405048:	ldur	w8, [x29, #-28]
  40504c:	add	w8, w8, #0x1
  405050:	stur	w8, [x29, #-28]
  405054:	b	405024 <ferror@plt+0x3114>
  405058:	ldr	x8, [sp, #24]
  40505c:	ldr	x9, [sp, #8]
  405060:	str	x8, [x9]
  405064:	ldr	x8, [sp, #16]
  405068:	ldr	x10, [sp]
  40506c:	str	x8, [x10]
  405070:	ldp	x29, x30, [sp, #64]
  405074:	add	sp, sp, #0x50
  405078:	ret
  40507c:	sub	sp, sp, #0x30
  405080:	stp	x29, x30, [sp, #32]
  405084:	add	x29, sp, #0x20
  405088:	adrp	x8, 428000 <argp_failure@@Base+0x1ae74>
  40508c:	add	x8, x8, #0x630
  405090:	stur	x0, [x29, #-8]
  405094:	stur	w1, [x29, #-12]
  405098:	str	x2, [sp, #8]
  40509c:	ldur	x0, [x29, #-8]
  4050a0:	ldr	x1, [x8]
  4050a4:	bl	406138 <ferror@plt+0x4228>
  4050a8:	ldp	x29, x30, [sp, #32]
  4050ac:	add	sp, sp, #0x30
  4050b0:	ret
  4050b4:	sub	sp, sp, #0x30
  4050b8:	stp	x29, x30, [sp, #32]
  4050bc:	add	x29, sp, #0x20
  4050c0:	stur	x0, [x29, #-8]
  4050c4:	stur	w1, [x29, #-12]
  4050c8:	str	x2, [sp, #8]
  4050cc:	str	wzr, [sp, #4]
  4050d0:	ldur	w8, [x29, #-12]
  4050d4:	cmp	w8, #0x0
  4050d8:	cset	w8, le
  4050dc:	tbnz	w8, #0, 405100 <ferror@plt+0x31f0>
  4050e0:	ldr	x8, [sp, #8]
  4050e4:	ldr	x0, [x8]
  4050e8:	mov	x8, xzr
  4050ec:	mov	x1, x8
  4050f0:	mov	w9, wzr
  4050f4:	mov	w2, w9
  4050f8:	bl	401b10 <strtoul@plt>
  4050fc:	str	w0, [sp, #4]
  405100:	ldr	w0, [sp, #4]
  405104:	bl	401b40 <exit@plt>
  405108:	sub	sp, sp, #0x30
  40510c:	stp	x29, x30, [sp, #32]
  405110:	add	x29, sp, #0x20
  405114:	stur	x0, [x29, #-8]
  405118:	stur	w1, [x29, #-12]
  40511c:	str	x2, [sp, #8]
  405120:	ldur	x0, [x29, #-8]
  405124:	ldur	x8, [x29, #-8]
  405128:	ldr	x1, [x8]
  40512c:	bl	406138 <ferror@plt+0x4228>
  405130:	ldp	x29, x30, [sp, #32]
  405134:	add	sp, sp, #0x30
  405138:	ret
  40513c:	sub	sp, sp, #0x50
  405140:	stp	x29, x30, [sp, #64]
  405144:	add	x29, sp, #0x40
  405148:	mov	w8, wzr
  40514c:	mov	w9, #0x1                   	// #1
  405150:	stur	x0, [x29, #-8]
  405154:	stur	w1, [x29, #-12]
  405158:	stur	x2, [x29, #-24]
  40515c:	ldur	x0, [x29, #-8]
  405160:	ldur	w1, [x29, #-12]
  405164:	ldur	x2, [x29, #-24]
  405168:	ldur	x10, [x29, #-8]
  40516c:	ldr	x10, [x10]
  405170:	str	x0, [sp, #32]
  405174:	mov	x0, x10
  405178:	str	w8, [sp, #28]
  40517c:	str	w9, [sp, #24]
  405180:	str	w1, [sp, #20]
  405184:	str	x2, [sp, #8]
  405188:	bl	401e10 <if_nametoindex@plt>
  40518c:	cmp	w0, #0x0
  405190:	ldr	w8, [sp, #24]
  405194:	ldr	w9, [sp, #28]
  405198:	csel	w3, w8, w9, eq  // eq = none
  40519c:	ldr	x0, [sp, #32]
  4051a0:	ldr	w1, [sp, #20]
  4051a4:	ldr	x2, [sp, #8]
  4051a8:	bl	4064fc <ferror@plt+0x45ec>
  4051ac:	ldp	x29, x30, [sp, #64]
  4051b0:	add	sp, sp, #0x50
  4051b4:	ret
  4051b8:	sub	sp, sp, #0x30
  4051bc:	stp	x29, x30, [sp, #32]
  4051c0:	add	x29, sp, #0x20
  4051c4:	stur	x0, [x29, #-8]
  4051c8:	stur	w1, [x29, #-12]
  4051cc:	str	x2, [sp, #8]
  4051d0:	ldur	x8, [x29, #-8]
  4051d4:	ldr	x0, [x8]
  4051d8:	bl	401e10 <if_nametoindex@plt>
  4051dc:	str	w0, [sp, #4]
  4051e0:	ldr	w9, [sp, #4]
  4051e4:	cbnz	w9, 405208 <ferror@plt+0x32f8>
  4051e8:	bl	401eb0 <__errno_location@plt>
  4051ec:	ldr	w1, [x0]
  4051f0:	ldur	x8, [x29, #-8]
  4051f4:	ldr	x3, [x8]
  4051f8:	mov	w0, #0x1                   	// #1
  4051fc:	adrp	x2, 414000 <argp_failure@@Base+0x6e74>
  405200:	add	x2, x2, #0x7da
  405204:	bl	401b50 <error@plt>
  405208:	ldr	w1, [sp, #4]
  40520c:	adrp	x0, 415000 <argp_failure@@Base+0x7e74>
  405210:	add	x0, x0, #0x1cd
  405214:	bl	401e90 <printf@plt>
  405218:	adrp	x8, 427000 <argp_failure@@Base+0x19e74>
  40521c:	add	x8, x8, #0x8c8
  405220:	ldr	x8, [x8]
  405224:	ldr	w9, [x8]
  405228:	add	w9, w9, w0
  40522c:	str	w9, [x8]
  405230:	adrp	x8, 428000 <argp_failure@@Base+0x1ae74>
  405234:	add	x8, x8, #0x6a0
  405238:	mov	w9, #0x1                   	// #1
  40523c:	str	w9, [x8]
  405240:	ldp	x29, x30, [sp, #32]
  405244:	add	sp, sp, #0x30
  405248:	ret
  40524c:	sub	sp, sp, #0x30
  405250:	stp	x29, x30, [sp, #32]
  405254:	add	x29, sp, #0x20
  405258:	mov	w8, #0x8915                	// #35093
  40525c:	stur	x0, [x29, #-8]
  405260:	stur	w1, [x29, #-12]
  405264:	str	x2, [sp, #8]
  405268:	ldur	x9, [x29, #-8]
  40526c:	ldr	w0, [x9, #16]
  405270:	ldur	x9, [x29, #-8]
  405274:	ldr	x2, [x9, #8]
  405278:	mov	w1, w8
  40527c:	bl	40c204 <argp_usage@@Base+0x12e0>
  405280:	cmp	w0, #0x0
  405284:	cset	w8, lt  // lt = tstop
  405288:	tbnz	w8, #0, 4052a8 <ferror@plt+0x3398>
  40528c:	ldur	x0, [x29, #-8]
  405290:	ldur	w1, [x29, #-12]
  405294:	ldr	x2, [sp, #8]
  405298:	mov	w8, wzr
  40529c:	mov	w3, w8
  4052a0:	bl	4064fc <ferror@plt+0x45ec>
  4052a4:	b	4052bc <ferror@plt+0x33ac>
  4052a8:	ldur	x0, [x29, #-8]
  4052ac:	ldur	w1, [x29, #-12]
  4052b0:	ldr	x2, [sp, #8]
  4052b4:	mov	w3, #0x1                   	// #1
  4052b8:	bl	4064fc <ferror@plt+0x45ec>
  4052bc:	ldp	x29, x30, [sp, #32]
  4052c0:	add	sp, sp, #0x30
  4052c4:	ret
  4052c8:	sub	sp, sp, #0x30
  4052cc:	stp	x29, x30, [sp, #32]
  4052d0:	add	x29, sp, #0x20
  4052d4:	mov	w8, #0x8915                	// #35093
  4052d8:	stur	x0, [x29, #-8]
  4052dc:	stur	w1, [x29, #-12]
  4052e0:	str	x2, [sp, #8]
  4052e4:	ldur	x9, [x29, #-8]
  4052e8:	ldr	w0, [x9, #16]
  4052ec:	ldur	x9, [x29, #-8]
  4052f0:	ldr	x2, [x9, #8]
  4052f4:	mov	w1, w8
  4052f8:	bl	40c204 <argp_usage@@Base+0x12e0>
  4052fc:	cmp	w0, #0x0
  405300:	cset	w8, ge  // ge = tcont
  405304:	tbnz	w8, #0, 40532c <ferror@plt+0x341c>
  405308:	bl	401eb0 <__errno_location@plt>
  40530c:	ldr	w1, [x0]
  405310:	ldur	x8, [x29, #-8]
  405314:	ldr	x3, [x8, #8]
  405318:	mov	w0, #0x1                   	// #1
  40531c:	adrp	x2, 414000 <argp_failure@@Base+0x6e74>
  405320:	add	x2, x2, #0x803
  405324:	bl	401b50 <error@plt>
  405328:	b	405348 <ferror@plt+0x3438>
  40532c:	ldur	x0, [x29, #-8]
  405330:	ldur	w1, [x29, #-12]
  405334:	ldr	x2, [sp, #8]
  405338:	ldur	x8, [x29, #-8]
  40533c:	ldr	x8, [x8, #8]
  405340:	add	x3, x8, #0x10
  405344:	bl	406a0c <ferror@plt+0x4afc>
  405348:	ldp	x29, x30, [sp, #32]
  40534c:	add	sp, sp, #0x30
  405350:	ret
  405354:	sub	sp, sp, #0x30
  405358:	stp	x29, x30, [sp, #32]
  40535c:	add	x29, sp, #0x20
  405360:	mov	w8, #0x891b                	// #35099
  405364:	stur	x0, [x29, #-8]
  405368:	stur	w1, [x29, #-12]
  40536c:	str	x2, [sp, #8]
  405370:	ldur	x9, [x29, #-8]
  405374:	ldr	w0, [x9, #16]
  405378:	ldur	x9, [x29, #-8]
  40537c:	ldr	x2, [x9, #8]
  405380:	mov	w1, w8
  405384:	bl	40c204 <argp_usage@@Base+0x12e0>
  405388:	cmp	w0, #0x0
  40538c:	cset	w8, lt  // lt = tstop
  405390:	tbnz	w8, #0, 4053b0 <ferror@plt+0x34a0>
  405394:	ldur	x0, [x29, #-8]
  405398:	ldur	w1, [x29, #-12]
  40539c:	ldr	x2, [sp, #8]
  4053a0:	mov	w8, wzr
  4053a4:	mov	w3, w8
  4053a8:	bl	4064fc <ferror@plt+0x45ec>
  4053ac:	b	4053c4 <ferror@plt+0x34b4>
  4053b0:	ldur	x0, [x29, #-8]
  4053b4:	ldur	w1, [x29, #-12]
  4053b8:	ldr	x2, [sp, #8]
  4053bc:	mov	w3, #0x1                   	// #1
  4053c0:	bl	4064fc <ferror@plt+0x45ec>
  4053c4:	ldp	x29, x30, [sp, #32]
  4053c8:	add	sp, sp, #0x30
  4053cc:	ret
  4053d0:	sub	sp, sp, #0x30
  4053d4:	stp	x29, x30, [sp, #32]
  4053d8:	add	x29, sp, #0x20
  4053dc:	mov	w8, #0x891b                	// #35099
  4053e0:	stur	x0, [x29, #-8]
  4053e4:	stur	w1, [x29, #-12]
  4053e8:	str	x2, [sp, #8]
  4053ec:	ldur	x9, [x29, #-8]
  4053f0:	ldr	w0, [x9, #16]
  4053f4:	ldur	x9, [x29, #-8]
  4053f8:	ldr	x2, [x9, #8]
  4053fc:	mov	w1, w8
  405400:	bl	40c204 <argp_usage@@Base+0x12e0>
  405404:	cmp	w0, #0x0
  405408:	cset	w8, ge  // ge = tcont
  40540c:	tbnz	w8, #0, 405434 <ferror@plt+0x3524>
  405410:	bl	401eb0 <__errno_location@plt>
  405414:	ldr	w1, [x0]
  405418:	ldur	x8, [x29, #-8]
  40541c:	ldr	x3, [x8, #8]
  405420:	mov	w0, #0x1                   	// #1
  405424:	adrp	x2, 414000 <argp_failure@@Base+0x6e74>
  405428:	add	x2, x2, #0x829
  40542c:	bl	401b50 <error@plt>
  405430:	b	405450 <ferror@plt+0x3540>
  405434:	ldur	x0, [x29, #-8]
  405438:	ldur	w1, [x29, #-12]
  40543c:	ldr	x2, [sp, #8]
  405440:	ldur	x8, [x29, #-8]
  405444:	ldr	x8, [x8, #8]
  405448:	add	x3, x8, #0x10
  40544c:	bl	406a0c <ferror@plt+0x4afc>
  405450:	ldp	x29, x30, [sp, #32]
  405454:	add	sp, sp, #0x30
  405458:	ret
  40545c:	sub	sp, sp, #0x40
  405460:	stp	x29, x30, [sp, #48]
  405464:	add	x29, sp, #0x30
  405468:	adrp	x8, 412000 <argp_failure@@Base+0x4e74>
  40546c:	add	x8, x8, #0xd38
  405470:	add	x9, sp, #0x10
  405474:	stur	x0, [x29, #-8]
  405478:	stur	w1, [x29, #-12]
  40547c:	str	x2, [sp, #24]
  405480:	ldur	x10, [x29, #-8]
  405484:	ldr	x10, [x10, #8]
  405488:	ldrh	w11, [x10, #16]
  40548c:	str	w11, [sp, #12]
  405490:	mov	x0, x8
  405494:	mov	x1, x9
  405498:	bl	4027f0 <ferror@plt+0x8e0>
  40549c:	str	w0, [sp, #20]
  4054a0:	cbz	w0, 4054d8 <ferror@plt+0x35c8>
  4054a4:	ldur	x8, [x29, #-8]
  4054a8:	ldr	w0, [x8, #16]
  4054ac:	ldur	x8, [x29, #-8]
  4054b0:	ldr	x2, [x8, #8]
  4054b4:	mov	w1, #0x8913                	// #35091
  4054b8:	bl	40c204 <argp_usage@@Base+0x12e0>
  4054bc:	cmp	w0, #0x0
  4054c0:	cset	w9, lt  // lt = tstop
  4054c4:	tbnz	w9, #0, 4054d8 <ferror@plt+0x35c8>
  4054c8:	ldr	w8, [sp, #20]
  4054cc:	ldr	w9, [sp, #12]
  4054d0:	and	w8, w8, w9
  4054d4:	cbnz	w8, 4054f0 <ferror@plt+0x35e0>
  4054d8:	ldur	x0, [x29, #-8]
  4054dc:	ldur	w1, [x29, #-12]
  4054e0:	ldr	x2, [sp, #24]
  4054e4:	mov	w3, #0x1                   	// #1
  4054e8:	bl	4064fc <ferror@plt+0x45ec>
  4054ec:	b	405544 <ferror@plt+0x3634>
  4054f0:	ldur	x8, [x29, #-8]
  4054f4:	ldr	w0, [x8, #16]
  4054f8:	ldur	x8, [x29, #-8]
  4054fc:	ldr	x2, [x8, #8]
  405500:	mov	w1, #0x8919                	// #35097
  405504:	bl	40c204 <argp_usage@@Base+0x12e0>
  405508:	cmp	w0, #0x0
  40550c:	cset	w9, lt  // lt = tstop
  405510:	tbnz	w9, #0, 405530 <ferror@plt+0x3620>
  405514:	ldur	x0, [x29, #-8]
  405518:	ldur	w1, [x29, #-12]
  40551c:	ldr	x2, [sp, #24]
  405520:	mov	w8, wzr
  405524:	mov	w3, w8
  405528:	bl	4064fc <ferror@plt+0x45ec>
  40552c:	b	405544 <ferror@plt+0x3634>
  405530:	ldur	x0, [x29, #-8]
  405534:	ldur	w1, [x29, #-12]
  405538:	ldr	x2, [sp, #24]
  40553c:	mov	w3, #0x1                   	// #1
  405540:	bl	4064fc <ferror@plt+0x45ec>
  405544:	ldp	x29, x30, [sp, #48]
  405548:	add	sp, sp, #0x40
  40554c:	ret
  405550:	sub	sp, sp, #0x30
  405554:	stp	x29, x30, [sp, #32]
  405558:	add	x29, sp, #0x20
  40555c:	mov	w8, #0x8919                	// #35097
  405560:	stur	x0, [x29, #-8]
  405564:	stur	w1, [x29, #-12]
  405568:	str	x2, [sp, #8]
  40556c:	ldur	x9, [x29, #-8]
  405570:	ldr	w0, [x9, #16]
  405574:	ldur	x9, [x29, #-8]
  405578:	ldr	x2, [x9, #8]
  40557c:	mov	w1, w8
  405580:	bl	40c204 <argp_usage@@Base+0x12e0>
  405584:	cmp	w0, #0x0
  405588:	cset	w8, ge  // ge = tcont
  40558c:	tbnz	w8, #0, 4055b4 <ferror@plt+0x36a4>
  405590:	bl	401eb0 <__errno_location@plt>
  405594:	ldr	w1, [x0]
  405598:	ldur	x8, [x29, #-8]
  40559c:	ldr	x3, [x8, #8]
  4055a0:	mov	w0, #0x1                   	// #1
  4055a4:	adrp	x2, 414000 <argp_failure@@Base+0x6e74>
  4055a8:	add	x2, x2, #0x852
  4055ac:	bl	401b50 <error@plt>
  4055b0:	b	4055d0 <ferror@plt+0x36c0>
  4055b4:	ldur	x0, [x29, #-8]
  4055b8:	ldur	w1, [x29, #-12]
  4055bc:	ldr	x2, [sp, #8]
  4055c0:	ldur	x8, [x29, #-8]
  4055c4:	ldr	x8, [x8, #8]
  4055c8:	add	x3, x8, #0x10
  4055cc:	bl	406a0c <ferror@plt+0x4afc>
  4055d0:	ldp	x29, x30, [sp, #32]
  4055d4:	add	sp, sp, #0x30
  4055d8:	ret
  4055dc:	sub	sp, sp, #0x40
  4055e0:	stp	x29, x30, [sp, #48]
  4055e4:	add	x29, sp, #0x30
  4055e8:	adrp	x8, 412000 <argp_failure@@Base+0x4e74>
  4055ec:	add	x8, x8, #0xd51
  4055f0:	add	x9, sp, #0x10
  4055f4:	stur	x0, [x29, #-8]
  4055f8:	stur	w1, [x29, #-12]
  4055fc:	str	x2, [sp, #24]
  405600:	ldur	x10, [x29, #-8]
  405604:	ldr	x10, [x10, #8]
  405608:	ldrh	w11, [x10, #16]
  40560c:	str	w11, [sp, #12]
  405610:	mov	x0, x8
  405614:	mov	x1, x9
  405618:	bl	4027f0 <ferror@plt+0x8e0>
  40561c:	str	w0, [sp, #20]
  405620:	cbz	w0, 405658 <ferror@plt+0x3748>
  405624:	ldur	x8, [x29, #-8]
  405628:	ldr	w0, [x8, #16]
  40562c:	ldur	x8, [x29, #-8]
  405630:	ldr	x2, [x8, #8]
  405634:	mov	w1, #0x8913                	// #35091
  405638:	bl	40c204 <argp_usage@@Base+0x12e0>
  40563c:	cmp	w0, #0x0
  405640:	cset	w9, lt  // lt = tstop
  405644:	tbnz	w9, #0, 405658 <ferror@plt+0x3748>
  405648:	ldr	w8, [sp, #20]
  40564c:	ldr	w9, [sp, #12]
  405650:	and	w8, w8, w9
  405654:	cbnz	w8, 405670 <ferror@plt+0x3760>
  405658:	ldur	x0, [x29, #-8]
  40565c:	ldur	w1, [x29, #-12]
  405660:	ldr	x2, [sp, #24]
  405664:	mov	w3, #0x1                   	// #1
  405668:	bl	4064fc <ferror@plt+0x45ec>
  40566c:	b	4056c4 <ferror@plt+0x37b4>
  405670:	ldur	x8, [x29, #-8]
  405674:	ldr	w0, [x8, #16]
  405678:	ldur	x8, [x29, #-8]
  40567c:	ldr	x2, [x8, #8]
  405680:	mov	w1, #0x8917                	// #35095
  405684:	bl	40c204 <argp_usage@@Base+0x12e0>
  405688:	cmp	w0, #0x0
  40568c:	cset	w9, lt  // lt = tstop
  405690:	tbnz	w9, #0, 4056b0 <ferror@plt+0x37a0>
  405694:	ldur	x0, [x29, #-8]
  405698:	ldur	w1, [x29, #-12]
  40569c:	ldr	x2, [sp, #24]
  4056a0:	mov	w8, wzr
  4056a4:	mov	w3, w8
  4056a8:	bl	4064fc <ferror@plt+0x45ec>
  4056ac:	b	4056c4 <ferror@plt+0x37b4>
  4056b0:	ldur	x0, [x29, #-8]
  4056b4:	ldur	w1, [x29, #-12]
  4056b8:	ldr	x2, [sp, #24]
  4056bc:	mov	w3, #0x1                   	// #1
  4056c0:	bl	4064fc <ferror@plt+0x45ec>
  4056c4:	ldp	x29, x30, [sp, #48]
  4056c8:	add	sp, sp, #0x40
  4056cc:	ret
  4056d0:	sub	sp, sp, #0x30
  4056d4:	stp	x29, x30, [sp, #32]
  4056d8:	add	x29, sp, #0x20
  4056dc:	mov	w8, #0x8917                	// #35095
  4056e0:	stur	x0, [x29, #-8]
  4056e4:	stur	w1, [x29, #-12]
  4056e8:	str	x2, [sp, #8]
  4056ec:	ldur	x9, [x29, #-8]
  4056f0:	ldr	w0, [x9, #16]
  4056f4:	ldur	x9, [x29, #-8]
  4056f8:	ldr	x2, [x9, #8]
  4056fc:	mov	w1, w8
  405700:	bl	40c204 <argp_usage@@Base+0x12e0>
  405704:	cmp	w0, #0x0
  405708:	cset	w8, ge  // ge = tcont
  40570c:	tbnz	w8, #0, 405734 <ferror@plt+0x3824>
  405710:	bl	401eb0 <__errno_location@plt>
  405714:	ldr	w1, [x0]
  405718:	ldur	x8, [x29, #-8]
  40571c:	ldr	x3, [x8, #8]
  405720:	mov	w0, #0x1                   	// #1
  405724:	adrp	x2, 414000 <argp_failure@@Base+0x6e74>
  405728:	add	x2, x2, #0x87b
  40572c:	bl	401b50 <error@plt>
  405730:	b	405750 <ferror@plt+0x3840>
  405734:	ldur	x0, [x29, #-8]
  405738:	ldur	w1, [x29, #-12]
  40573c:	ldr	x2, [sp, #8]
  405740:	ldur	x8, [x29, #-8]
  405744:	ldr	x8, [x8, #8]
  405748:	add	x3, x8, #0x10
  40574c:	bl	406a0c <ferror@plt+0x4afc>
  405750:	ldp	x29, x30, [sp, #32]
  405754:	add	sp, sp, #0x30
  405758:	ret
  40575c:	sub	sp, sp, #0x30
  405760:	stp	x29, x30, [sp, #32]
  405764:	add	x29, sp, #0x20
  405768:	mov	w8, #0x8913                	// #35091
  40576c:	stur	x0, [x29, #-8]
  405770:	stur	w1, [x29, #-12]
  405774:	str	x2, [sp, #8]
  405778:	ldur	x9, [x29, #-8]
  40577c:	ldr	w0, [x9, #16]
  405780:	ldur	x9, [x29, #-8]
  405784:	ldr	x2, [x9, #8]
  405788:	mov	w1, w8
  40578c:	bl	40c204 <argp_usage@@Base+0x12e0>
  405790:	cmp	w0, #0x0
  405794:	cset	w8, lt  // lt = tstop
  405798:	tbnz	w8, #0, 4057b8 <ferror@plt+0x38a8>
  40579c:	ldur	x0, [x29, #-8]
  4057a0:	ldur	w1, [x29, #-12]
  4057a4:	ldr	x2, [sp, #8]
  4057a8:	mov	w8, wzr
  4057ac:	mov	w3, w8
  4057b0:	bl	4064fc <ferror@plt+0x45ec>
  4057b4:	b	4057cc <ferror@plt+0x38bc>
  4057b8:	ldur	x0, [x29, #-8]
  4057bc:	ldur	w1, [x29, #-12]
  4057c0:	ldr	x2, [sp, #8]
  4057c4:	mov	w3, #0x1                   	// #1
  4057c8:	bl	4064fc <ferror@plt+0x45ec>
  4057cc:	ldp	x29, x30, [sp, #32]
  4057d0:	add	sp, sp, #0x30
  4057d4:	ret
  4057d8:	sub	sp, sp, #0x30
  4057dc:	stp	x29, x30, [sp, #32]
  4057e0:	add	x29, sp, #0x20
  4057e4:	mov	w8, #0x8913                	// #35091
  4057e8:	stur	x0, [x29, #-8]
  4057ec:	stur	w1, [x29, #-12]
  4057f0:	str	x2, [sp, #8]
  4057f4:	ldur	x9, [x29, #-8]
  4057f8:	ldr	w0, [x9, #16]
  4057fc:	ldur	x9, [x29, #-8]
  405800:	ldr	x2, [x9, #8]
  405804:	mov	w1, w8
  405808:	bl	40c204 <argp_usage@@Base+0x12e0>
  40580c:	cmp	w0, #0x0
  405810:	cset	w8, ge  // ge = tcont
  405814:	tbnz	w8, #0, 40583c <ferror@plt+0x392c>
  405818:	bl	401eb0 <__errno_location@plt>
  40581c:	ldr	w1, [x0]
  405820:	ldur	x8, [x29, #-8]
  405824:	ldr	x3, [x8, #8]
  405828:	mov	w0, #0x1                   	// #1
  40582c:	adrp	x2, 414000 <argp_failure@@Base+0x6e74>
  405830:	add	x2, x2, #0x8f1
  405834:	bl	401b50 <error@plt>
  405838:	b	405914 <ferror@plt+0x3a04>
  40583c:	ldur	x8, [x29, #-8]
  405840:	ldr	x8, [x8, #8]
  405844:	ldrh	w9, [x8, #16]
  405848:	str	w9, [sp, #4]
  40584c:	ldur	w9, [x29, #-12]
  405850:	cmp	w9, #0x1
  405854:	b.lt	405900 <ferror@plt+0x39f0>  // b.tstop
  405858:	ldr	x8, [sp, #8]
  40585c:	ldr	x0, [x8]
  405860:	adrp	x1, 415000 <argp_failure@@Base+0x7e74>
  405864:	add	x1, x1, #0x40
  405868:	bl	401d10 <strcmp@plt>
  40586c:	cbnz	w0, 405890 <ferror@plt+0x3980>
  405870:	ldur	x0, [x29, #-8]
  405874:	ldur	w8, [x29, #-12]
  405878:	subs	w1, w8, #0x1
  40587c:	ldr	x9, [sp, #8]
  405880:	add	x2, x9, #0x8
  405884:	ldr	w3, [sp, #4]
  405888:	bl	406180 <ferror@plt+0x4270>
  40588c:	b	4058fc <ferror@plt+0x39ec>
  405890:	ldr	x8, [sp, #8]
  405894:	ldr	x0, [x8]
  405898:	adrp	x1, 414000 <argp_failure@@Base+0x6e74>
  40589c:	add	x1, x1, #0x389
  4058a0:	bl	401d10 <strcmp@plt>
  4058a4:	cbnz	w0, 4058c8 <ferror@plt+0x39b8>
  4058a8:	ldur	x0, [x29, #-8]
  4058ac:	ldur	w8, [x29, #-12]
  4058b0:	subs	w1, w8, #0x1
  4058b4:	ldr	x9, [sp, #8]
  4058b8:	add	x2, x9, #0x8
  4058bc:	ldr	w3, [sp, #4]
  4058c0:	bl	406d20 <ferror@plt+0x4e10>
  4058c4:	b	4058fc <ferror@plt+0x39ec>
  4058c8:	ldr	x8, [sp, #8]
  4058cc:	ldr	x0, [x8]
  4058d0:	adrp	x1, 414000 <argp_failure@@Base+0x6e74>
  4058d4:	add	x1, x1, #0x918
  4058d8:	bl	401d10 <strcmp@plt>
  4058dc:	cbnz	w0, 4058fc <ferror@plt+0x39ec>
  4058e0:	ldur	x0, [x29, #-8]
  4058e4:	ldur	w8, [x29, #-12]
  4058e8:	subs	w1, w8, #0x1
  4058ec:	ldr	x9, [sp, #8]
  4058f0:	add	x2, x9, #0x8
  4058f4:	ldr	w3, [sp, #4]
  4058f8:	bl	406bc8 <ferror@plt+0x4cb8>
  4058fc:	b	405914 <ferror@plt+0x3a04>
  405900:	ldur	x0, [x29, #-8]
  405904:	ldur	w1, [x29, #-12]
  405908:	ldr	x2, [sp, #8]
  40590c:	ldr	w3, [sp, #4]
  405910:	bl	406bc8 <ferror@plt+0x4cb8>
  405914:	ldp	x29, x30, [sp, #32]
  405918:	add	sp, sp, #0x30
  40591c:	ret
  405920:	sub	sp, sp, #0x30
  405924:	stp	x29, x30, [sp, #32]
  405928:	add	x29, sp, #0x20
  40592c:	mov	w8, #0x8921                	// #35105
  405930:	stur	x0, [x29, #-8]
  405934:	stur	w1, [x29, #-12]
  405938:	str	x2, [sp, #8]
  40593c:	ldur	x9, [x29, #-8]
  405940:	ldr	w0, [x9, #16]
  405944:	ldur	x9, [x29, #-8]
  405948:	ldr	x2, [x9, #8]
  40594c:	mov	w1, w8
  405950:	bl	40c204 <argp_usage@@Base+0x12e0>
  405954:	cmp	w0, #0x0
  405958:	cset	w8, lt  // lt = tstop
  40595c:	tbnz	w8, #0, 40597c <ferror@plt+0x3a6c>
  405960:	ldur	x0, [x29, #-8]
  405964:	ldur	w1, [x29, #-12]
  405968:	ldr	x2, [sp, #8]
  40596c:	mov	w8, wzr
  405970:	mov	w3, w8
  405974:	bl	4064fc <ferror@plt+0x45ec>
  405978:	b	405990 <ferror@plt+0x3a80>
  40597c:	ldur	x0, [x29, #-8]
  405980:	ldur	w1, [x29, #-12]
  405984:	ldr	x2, [sp, #8]
  405988:	mov	w3, #0x1                   	// #1
  40598c:	bl	4064fc <ferror@plt+0x45ec>
  405990:	ldp	x29, x30, [sp, #32]
  405994:	add	sp, sp, #0x30
  405998:	ret
  40599c:	sub	sp, sp, #0x30
  4059a0:	stp	x29, x30, [sp, #32]
  4059a4:	add	x29, sp, #0x20
  4059a8:	mov	w8, #0x8921                	// #35105
  4059ac:	stur	x0, [x29, #-8]
  4059b0:	stur	w1, [x29, #-12]
  4059b4:	str	x2, [sp, #8]
  4059b8:	ldur	x9, [x29, #-8]
  4059bc:	ldr	w0, [x9, #16]
  4059c0:	ldur	x9, [x29, #-8]
  4059c4:	ldr	x2, [x9, #8]
  4059c8:	mov	w1, w8
  4059cc:	bl	40c204 <argp_usage@@Base+0x12e0>
  4059d0:	cmp	w0, #0x0
  4059d4:	cset	w8, ge  // ge = tcont
  4059d8:	tbnz	w8, #0, 405a00 <ferror@plt+0x3af0>
  4059dc:	bl	401eb0 <__errno_location@plt>
  4059e0:	ldr	w1, [x0]
  4059e4:	ldur	x8, [x29, #-8]
  4059e8:	ldr	x3, [x8, #8]
  4059ec:	mov	w0, #0x1                   	// #1
  4059f0:	adrp	x2, 414000 <argp_failure@@Base+0x6e74>
  4059f4:	add	x2, x2, #0x8a4
  4059f8:	bl	401b50 <error@plt>
  4059fc:	b	405a1c <ferror@plt+0x3b0c>
  405a00:	ldur	x0, [x29, #-8]
  405a04:	ldur	w1, [x29, #-12]
  405a08:	ldr	x2, [sp, #8]
  405a0c:	ldur	x8, [x29, #-8]
  405a10:	ldr	x8, [x8, #8]
  405a14:	ldr	w3, [x8, #16]
  405a18:	bl	406180 <ferror@plt+0x4270>
  405a1c:	ldp	x29, x30, [sp, #32]
  405a20:	add	sp, sp, #0x30
  405a24:	ret
  405a28:	sub	sp, sp, #0x30
  405a2c:	stp	x29, x30, [sp, #32]
  405a30:	add	x29, sp, #0x20
  405a34:	mov	w8, #0x891d                	// #35101
  405a38:	stur	x0, [x29, #-8]
  405a3c:	stur	w1, [x29, #-12]
  405a40:	str	x2, [sp, #8]
  405a44:	ldur	x9, [x29, #-8]
  405a48:	ldr	w0, [x9, #16]
  405a4c:	ldur	x9, [x29, #-8]
  405a50:	ldr	x2, [x9, #8]
  405a54:	mov	w1, w8
  405a58:	bl	40c204 <argp_usage@@Base+0x12e0>
  405a5c:	cmp	w0, #0x0
  405a60:	cset	w8, lt  // lt = tstop
  405a64:	tbnz	w8, #0, 405a9c <ferror@plt+0x3b8c>
  405a68:	ldur	x8, [x29, #-8]
  405a6c:	ldr	x8, [x8, #8]
  405a70:	ldr	w9, [x8, #16]
  405a74:	cmp	w9, #0x0
  405a78:	cset	w9, le
  405a7c:	tbnz	w9, #0, 405a9c <ferror@plt+0x3b8c>
  405a80:	ldur	x0, [x29, #-8]
  405a84:	ldur	w1, [x29, #-12]
  405a88:	ldr	x2, [sp, #8]
  405a8c:	mov	w8, wzr
  405a90:	mov	w3, w8
  405a94:	bl	4064fc <ferror@plt+0x45ec>
  405a98:	b	405ab0 <ferror@plt+0x3ba0>
  405a9c:	ldur	x0, [x29, #-8]
  405aa0:	ldur	w1, [x29, #-12]
  405aa4:	ldr	x2, [sp, #8]
  405aa8:	mov	w3, #0x1                   	// #1
  405aac:	bl	4064fc <ferror@plt+0x45ec>
  405ab0:	ldp	x29, x30, [sp, #32]
  405ab4:	add	sp, sp, #0x30
  405ab8:	ret
  405abc:	sub	sp, sp, #0x30
  405ac0:	stp	x29, x30, [sp, #32]
  405ac4:	add	x29, sp, #0x20
  405ac8:	mov	w8, #0x891d                	// #35101
  405acc:	stur	x0, [x29, #-8]
  405ad0:	stur	w1, [x29, #-12]
  405ad4:	str	x2, [sp, #8]
  405ad8:	ldur	x9, [x29, #-8]
  405adc:	ldr	w0, [x9, #16]
  405ae0:	ldur	x9, [x29, #-8]
  405ae4:	ldr	x2, [x9, #8]
  405ae8:	mov	w1, w8
  405aec:	bl	40c204 <argp_usage@@Base+0x12e0>
  405af0:	cmp	w0, #0x0
  405af4:	cset	w8, ge  // ge = tcont
  405af8:	tbnz	w8, #0, 405b20 <ferror@plt+0x3c10>
  405afc:	bl	401eb0 <__errno_location@plt>
  405b00:	ldr	w1, [x0]
  405b04:	ldur	x8, [x29, #-8]
  405b08:	ldr	x3, [x8, #8]
  405b0c:	mov	w0, #0x1                   	// #1
  405b10:	adrp	x2, 414000 <argp_failure@@Base+0x6e74>
  405b14:	add	x2, x2, #0x8c9
  405b18:	bl	401b50 <error@plt>
  405b1c:	b	405b3c <ferror@plt+0x3c2c>
  405b20:	ldur	x0, [x29, #-8]
  405b24:	ldur	w1, [x29, #-12]
  405b28:	ldr	x2, [sp, #8]
  405b2c:	ldur	x8, [x29, #-8]
  405b30:	ldr	x8, [x8, #8]
  405b34:	ldr	w3, [x8, #16]
  405b38:	bl	406180 <ferror@plt+0x4270>
  405b3c:	ldp	x29, x30, [sp, #32]
  405b40:	add	sp, sp, #0x30
  405b44:	ret
  405b48:	sub	sp, sp, #0x30
  405b4c:	stp	x29, x30, [sp, #32]
  405b50:	add	x29, sp, #0x20
  405b54:	mov	w3, #0x1                   	// #1
  405b58:	stur	x0, [x29, #-8]
  405b5c:	stur	w1, [x29, #-12]
  405b60:	str	x2, [sp, #8]
  405b64:	ldur	x0, [x29, #-8]
  405b68:	ldur	w1, [x29, #-12]
  405b6c:	ldr	x2, [sp, #8]
  405b70:	bl	4064fc <ferror@plt+0x45ec>
  405b74:	ldp	x29, x30, [sp, #32]
  405b78:	add	sp, sp, #0x30
  405b7c:	ret
  405b80:	sub	sp, sp, #0x30
  405b84:	stp	x29, x30, [sp, #32]
  405b88:	add	x29, sp, #0x20
  405b8c:	adrp	x8, 414000 <argp_failure@@Base+0x6e74>
  405b90:	add	x8, x8, #0x91f
  405b94:	stur	x0, [x29, #-8]
  405b98:	stur	w1, [x29, #-12]
  405b9c:	str	x2, [sp, #8]
  405ba0:	ldur	x0, [x29, #-8]
  405ba4:	mov	x1, x8
  405ba8:	bl	406138 <ferror@plt+0x4228>
  405bac:	ldp	x29, x30, [sp, #32]
  405bb0:	add	sp, sp, #0x30
  405bb4:	ret
  405bb8:	sub	sp, sp, #0x30
  405bbc:	stp	x29, x30, [sp, #32]
  405bc0:	add	x29, sp, #0x20
  405bc4:	mov	w3, #0x1                   	// #1
  405bc8:	stur	x0, [x29, #-8]
  405bcc:	stur	w1, [x29, #-12]
  405bd0:	str	x2, [sp, #8]
  405bd4:	ldur	x0, [x29, #-8]
  405bd8:	ldur	w1, [x29, #-12]
  405bdc:	ldr	x2, [sp, #8]
  405be0:	bl	4064fc <ferror@plt+0x45ec>
  405be4:	ldp	x29, x30, [sp, #32]
  405be8:	add	sp, sp, #0x30
  405bec:	ret
  405bf0:	sub	sp, sp, #0x30
  405bf4:	stp	x29, x30, [sp, #32]
  405bf8:	add	x29, sp, #0x20
  405bfc:	adrp	x8, 414000 <argp_failure@@Base+0x6e74>
  405c00:	add	x8, x8, #0x91f
  405c04:	stur	x0, [x29, #-8]
  405c08:	stur	w1, [x29, #-12]
  405c0c:	str	x2, [sp, #8]
  405c10:	ldur	x0, [x29, #-8]
  405c14:	mov	x1, x8
  405c18:	bl	406138 <ferror@plt+0x4228>
  405c1c:	ldp	x29, x30, [sp, #32]
  405c20:	add	sp, sp, #0x30
  405c24:	ret
  405c28:	sub	sp, sp, #0x30
  405c2c:	stp	x29, x30, [sp, #32]
  405c30:	add	x29, sp, #0x20
  405c34:	mov	w8, #0x8970                	// #35184
  405c38:	stur	x0, [x29, #-8]
  405c3c:	stur	w1, [x29, #-12]
  405c40:	str	x2, [sp, #8]
  405c44:	ldur	x9, [x29, #-8]
  405c48:	ldr	w0, [x9, #16]
  405c4c:	ldur	x9, [x29, #-8]
  405c50:	ldr	x2, [x9, #8]
  405c54:	mov	w1, w8
  405c58:	bl	40c204 <argp_usage@@Base+0x12e0>
  405c5c:	cmp	w0, #0x0
  405c60:	cset	w8, lt  // lt = tstop
  405c64:	tbnz	w8, #0, 405c84 <ferror@plt+0x3d74>
  405c68:	ldur	x0, [x29, #-8]
  405c6c:	ldur	w1, [x29, #-12]
  405c70:	ldr	x2, [sp, #8]
  405c74:	mov	w8, wzr
  405c78:	mov	w3, w8
  405c7c:	bl	4064fc <ferror@plt+0x45ec>
  405c80:	b	405c98 <ferror@plt+0x3d88>
  405c84:	ldur	x0, [x29, #-8]
  405c88:	ldur	w1, [x29, #-12]
  405c8c:	ldr	x2, [sp, #8]
  405c90:	mov	w3, #0x1                   	// #1
  405c94:	bl	4064fc <ferror@plt+0x45ec>
  405c98:	ldp	x29, x30, [sp, #32]
  405c9c:	add	sp, sp, #0x30
  405ca0:	ret
  405ca4:	sub	sp, sp, #0x30
  405ca8:	stp	x29, x30, [sp, #32]
  405cac:	add	x29, sp, #0x20
  405cb0:	stur	x0, [x29, #-8]
  405cb4:	stur	w1, [x29, #-12]
  405cb8:	str	x2, [sp, #8]
  405cbc:	ldur	x8, [x29, #-8]
  405cc0:	ldr	x8, [x8, #8]
  405cc4:	ldrb	w9, [x8, #34]
  405cc8:	cbz	w9, 405ce8 <ferror@plt+0x3dd8>
  405ccc:	ldur	x0, [x29, #-8]
  405cd0:	ldur	w1, [x29, #-12]
  405cd4:	ldr	x2, [sp, #8]
  405cd8:	mov	w8, wzr
  405cdc:	mov	w3, w8
  405ce0:	bl	4064fc <ferror@plt+0x45ec>
  405ce4:	b	405cfc <ferror@plt+0x3dec>
  405ce8:	ldur	x0, [x29, #-8]
  405cec:	ldur	w1, [x29, #-12]
  405cf0:	ldr	x2, [sp, #8]
  405cf4:	mov	w3, #0x1                   	// #1
  405cf8:	bl	4064fc <ferror@plt+0x45ec>
  405cfc:	ldp	x29, x30, [sp, #32]
  405d00:	add	sp, sp, #0x30
  405d04:	ret
  405d08:	sub	sp, sp, #0x30
  405d0c:	stp	x29, x30, [sp, #32]
  405d10:	add	x29, sp, #0x20
  405d14:	stur	x0, [x29, #-8]
  405d18:	stur	w1, [x29, #-12]
  405d1c:	str	x2, [sp, #8]
  405d20:	ldur	x0, [x29, #-8]
  405d24:	ldur	w1, [x29, #-12]
  405d28:	ldr	x2, [sp, #8]
  405d2c:	ldur	x8, [x29, #-8]
  405d30:	ldr	x8, [x8, #8]
  405d34:	ldrb	w3, [x8, #34]
  405d38:	bl	406180 <ferror@plt+0x4270>
  405d3c:	ldp	x29, x30, [sp, #32]
  405d40:	add	sp, sp, #0x30
  405d44:	ret
  405d48:	sub	sp, sp, #0x30
  405d4c:	stp	x29, x30, [sp, #32]
  405d50:	add	x29, sp, #0x20
  405d54:	stur	x0, [x29, #-8]
  405d58:	stur	w1, [x29, #-12]
  405d5c:	str	x2, [sp, #8]
  405d60:	ldur	x8, [x29, #-8]
  405d64:	ldr	x8, [x8, #8]
  405d68:	ldrh	w9, [x8, #32]
  405d6c:	cmp	w9, #0x100
  405d70:	b.lt	405d90 <ferror@plt+0x3e80>  // b.tstop
  405d74:	ldur	x0, [x29, #-8]
  405d78:	ldur	w1, [x29, #-12]
  405d7c:	ldr	x2, [sp, #8]
  405d80:	mov	w8, wzr
  405d84:	mov	w3, w8
  405d88:	bl	4064fc <ferror@plt+0x45ec>
  405d8c:	b	405da4 <ferror@plt+0x3e94>
  405d90:	ldur	x0, [x29, #-8]
  405d94:	ldur	w1, [x29, #-12]
  405d98:	ldr	x2, [sp, #8]
  405d9c:	mov	w3, #0x1                   	// #1
  405da0:	bl	4064fc <ferror@plt+0x45ec>
  405da4:	ldp	x29, x30, [sp, #32]
  405da8:	add	sp, sp, #0x30
  405dac:	ret
  405db0:	sub	sp, sp, #0x30
  405db4:	stp	x29, x30, [sp, #32]
  405db8:	add	x29, sp, #0x20
  405dbc:	stur	x0, [x29, #-8]
  405dc0:	stur	w1, [x29, #-12]
  405dc4:	str	x2, [sp, #8]
  405dc8:	ldur	x8, [x29, #-8]
  405dcc:	ldr	x8, [x8, #8]
  405dd0:	ldrh	w9, [x8, #32]
  405dd4:	cmp	w9, #0x100
  405dd8:	b.lt	405dfc <ferror@plt+0x3eec>  // b.tstop
  405ddc:	ldur	x0, [x29, #-8]
  405de0:	ldur	w1, [x29, #-12]
  405de4:	ldr	x2, [sp, #8]
  405de8:	ldur	x8, [x29, #-8]
  405dec:	ldr	x8, [x8, #8]
  405df0:	ldrh	w3, [x8, #32]
  405df4:	bl	406180 <ferror@plt+0x4270>
  405df8:	b	405e0c <ferror@plt+0x3efc>
  405dfc:	ldur	x0, [x29, #-8]
  405e00:	adrp	x1, 414000 <argp_failure@@Base+0x6e74>
  405e04:	add	x1, x1, #0x92b
  405e08:	bl	406138 <ferror@plt+0x4228>
  405e0c:	ldp	x29, x30, [sp, #32]
  405e10:	add	sp, sp, #0x30
  405e14:	ret
  405e18:	sub	sp, sp, #0x30
  405e1c:	stp	x29, x30, [sp, #32]
  405e20:	add	x29, sp, #0x20
  405e24:	stur	x0, [x29, #-8]
  405e28:	stur	w1, [x29, #-12]
  405e2c:	str	x2, [sp, #8]
  405e30:	ldur	x8, [x29, #-8]
  405e34:	ldr	x8, [x8, #8]
  405e38:	ldr	x8, [x8, #16]
  405e3c:	cbz	x8, 405e5c <ferror@plt+0x3f4c>
  405e40:	ldur	x0, [x29, #-8]
  405e44:	ldur	w1, [x29, #-12]
  405e48:	ldr	x2, [sp, #8]
  405e4c:	mov	w8, wzr
  405e50:	mov	w3, w8
  405e54:	bl	4064fc <ferror@plt+0x45ec>
  405e58:	b	405e70 <ferror@plt+0x3f60>
  405e5c:	ldur	x0, [x29, #-8]
  405e60:	ldur	w1, [x29, #-12]
  405e64:	ldr	x2, [sp, #8]
  405e68:	mov	w3, #0x1                   	// #1
  405e6c:	bl	4064fc <ferror@plt+0x45ec>
  405e70:	ldp	x29, x30, [sp, #32]
  405e74:	add	sp, sp, #0x30
  405e78:	ret
  405e7c:	sub	sp, sp, #0x30
  405e80:	stp	x29, x30, [sp, #32]
  405e84:	add	x29, sp, #0x20
  405e88:	stur	x0, [x29, #-8]
  405e8c:	stur	w1, [x29, #-12]
  405e90:	str	x2, [sp, #8]
  405e94:	ldur	x8, [x29, #-8]
  405e98:	ldr	x8, [x8, #8]
  405e9c:	ldr	x8, [x8, #16]
  405ea0:	cbz	x8, 405ec4 <ferror@plt+0x3fb4>
  405ea4:	ldur	x0, [x29, #-8]
  405ea8:	ldur	w1, [x29, #-12]
  405eac:	ldr	x2, [sp, #8]
  405eb0:	ldur	x8, [x29, #-8]
  405eb4:	ldr	x8, [x8, #8]
  405eb8:	ldr	x3, [x8, #16]
  405ebc:	bl	40634c <ferror@plt+0x443c>
  405ec0:	b	405ed4 <ferror@plt+0x3fc4>
  405ec4:	ldur	x0, [x29, #-8]
  405ec8:	adrp	x1, 414000 <argp_failure@@Base+0x6e74>
  405ecc:	add	x1, x1, #0x92b
  405ed0:	bl	406138 <ferror@plt+0x4228>
  405ed4:	ldp	x29, x30, [sp, #32]
  405ed8:	add	sp, sp, #0x30
  405edc:	ret
  405ee0:	sub	sp, sp, #0x30
  405ee4:	stp	x29, x30, [sp, #32]
  405ee8:	add	x29, sp, #0x20
  405eec:	stur	x0, [x29, #-8]
  405ef0:	stur	w1, [x29, #-12]
  405ef4:	str	x2, [sp, #8]
  405ef8:	ldur	x8, [x29, #-8]
  405efc:	ldr	x8, [x8, #8]
  405f00:	ldr	x8, [x8, #24]
  405f04:	cbz	x8, 405f24 <ferror@plt+0x4014>
  405f08:	ldur	x0, [x29, #-8]
  405f0c:	ldur	w1, [x29, #-12]
  405f10:	ldr	x2, [sp, #8]
  405f14:	mov	w8, wzr
  405f18:	mov	w3, w8
  405f1c:	bl	4064fc <ferror@plt+0x45ec>
  405f20:	b	405f38 <ferror@plt+0x4028>
  405f24:	ldur	x0, [x29, #-8]
  405f28:	ldur	w1, [x29, #-12]
  405f2c:	ldr	x2, [sp, #8]
  405f30:	mov	w3, #0x1                   	// #1
  405f34:	bl	4064fc <ferror@plt+0x45ec>
  405f38:	ldp	x29, x30, [sp, #32]
  405f3c:	add	sp, sp, #0x30
  405f40:	ret
  405f44:	sub	sp, sp, #0x30
  405f48:	stp	x29, x30, [sp, #32]
  405f4c:	add	x29, sp, #0x20
  405f50:	stur	x0, [x29, #-8]
  405f54:	stur	w1, [x29, #-12]
  405f58:	str	x2, [sp, #8]
  405f5c:	ldur	x8, [x29, #-8]
  405f60:	ldr	x8, [x8, #8]
  405f64:	ldr	x8, [x8, #24]
  405f68:	cbz	x8, 405f8c <ferror@plt+0x407c>
  405f6c:	ldur	x0, [x29, #-8]
  405f70:	ldur	w1, [x29, #-12]
  405f74:	ldr	x2, [sp, #8]
  405f78:	ldur	x8, [x29, #-8]
  405f7c:	ldr	x8, [x8, #8]
  405f80:	ldr	x3, [x8, #24]
  405f84:	bl	40634c <ferror@plt+0x443c>
  405f88:	b	405f9c <ferror@plt+0x408c>
  405f8c:	ldur	x0, [x29, #-8]
  405f90:	adrp	x1, 414000 <argp_failure@@Base+0x6e74>
  405f94:	add	x1, x1, #0x92b
  405f98:	bl	406138 <ferror@plt+0x4228>
  405f9c:	ldp	x29, x30, [sp, #32]
  405fa0:	add	sp, sp, #0x30
  405fa4:	ret
  405fa8:	sub	sp, sp, #0x30
  405fac:	stp	x29, x30, [sp, #32]
  405fb0:	add	x29, sp, #0x20
  405fb4:	stur	x0, [x29, #-8]
  405fb8:	stur	w1, [x29, #-12]
  405fbc:	str	x2, [sp, #8]
  405fc0:	ldur	x8, [x29, #-8]
  405fc4:	ldr	x8, [x8, #8]
  405fc8:	ldrb	w9, [x8, #35]
  405fcc:	cbz	w9, 405fec <ferror@plt+0x40dc>
  405fd0:	ldur	x0, [x29, #-8]
  405fd4:	ldur	w1, [x29, #-12]
  405fd8:	ldr	x2, [sp, #8]
  405fdc:	mov	w8, wzr
  405fe0:	mov	w3, w8
  405fe4:	bl	4064fc <ferror@plt+0x45ec>
  405fe8:	b	406000 <ferror@plt+0x40f0>
  405fec:	ldur	x0, [x29, #-8]
  405ff0:	ldur	w1, [x29, #-12]
  405ff4:	ldr	x2, [sp, #8]
  405ff8:	mov	w3, #0x1                   	// #1
  405ffc:	bl	4064fc <ferror@plt+0x45ec>
  406000:	ldp	x29, x30, [sp, #32]
  406004:	add	sp, sp, #0x30
  406008:	ret
  40600c:	sub	sp, sp, #0x30
  406010:	stp	x29, x30, [sp, #32]
  406014:	add	x29, sp, #0x20
  406018:	stur	x0, [x29, #-8]
  40601c:	stur	w1, [x29, #-12]
  406020:	str	x2, [sp, #8]
  406024:	ldur	x8, [x29, #-8]
  406028:	ldr	x8, [x8, #8]
  40602c:	ldrb	w9, [x8, #35]
  406030:	cbz	w9, 406054 <ferror@plt+0x4144>
  406034:	ldur	x0, [x29, #-8]
  406038:	ldur	w1, [x29, #-12]
  40603c:	ldr	x2, [sp, #8]
  406040:	ldur	x8, [x29, #-8]
  406044:	ldr	x8, [x8, #8]
  406048:	ldrb	w3, [x8, #35]
  40604c:	bl	406180 <ferror@plt+0x4270>
  406050:	b	406064 <ferror@plt+0x4154>
  406054:	ldur	x0, [x29, #-8]
  406058:	adrp	x1, 414000 <argp_failure@@Base+0x6e74>
  40605c:	add	x1, x1, #0x92b
  406060:	bl	406138 <ferror@plt+0x4228>
  406064:	ldp	x29, x30, [sp, #32]
  406068:	add	sp, sp, #0x30
  40606c:	ret
  406070:	sub	sp, sp, #0x30
  406074:	stp	x29, x30, [sp, #32]
  406078:	add	x29, sp, #0x20
  40607c:	adrp	x8, 427000 <argp_failure@@Base+0x19e74>
  406080:	add	x8, x8, #0x8c8
  406084:	stur	x0, [x29, #-8]
  406088:	sturb	w1, [x29, #-9]
  40608c:	ldurb	w9, [x29, #-9]
  406090:	cmp	w9, #0x9
  406094:	str	x8, [sp, #8]
  406098:	str	w9, [sp, #4]
  40609c:	b.eq	4060cc <ferror@plt+0x41bc>  // b.none
  4060a0:	b	4060a4 <ferror@plt+0x4194>
  4060a4:	ldr	w8, [sp, #4]
  4060a8:	cmp	w8, #0xa
  4060ac:	cset	w9, eq  // eq = none
  4060b0:	eor	w9, w9, #0x1
  4060b4:	tbnz	w9, #0, 4060f4 <ferror@plt+0x41e4>
  4060b8:	b	4060bc <ferror@plt+0x41ac>
  4060bc:	ldr	x8, [sp, #8]
  4060c0:	ldr	x9, [x8]
  4060c4:	str	wzr, [x9]
  4060c8:	b	406108 <ferror@plt+0x41f8>
  4060cc:	ldr	x8, [sp, #8]
  4060d0:	ldr	x9, [x8]
  4060d4:	ldr	w10, [x9]
  4060d8:	mov	w11, #0x8                   	// #8
  4060dc:	sdiv	w10, w10, w11
  4060e0:	add	w10, w10, #0x1
  4060e4:	mul	w10, w10, w11
  4060e8:	ldr	x9, [x8]
  4060ec:	str	w10, [x9]
  4060f0:	b	406108 <ferror@plt+0x41f8>
  4060f4:	ldr	x8, [sp, #8]
  4060f8:	ldr	x9, [x8]
  4060fc:	ldr	w10, [x9]
  406100:	add	w10, w10, #0x1
  406104:	str	w10, [x9]
  406108:	ldurb	w0, [x29, #-9]
  40610c:	adrp	x8, 428000 <argp_failure@@Base+0x1ae74>
  406110:	add	x8, x8, #0x6b0
  406114:	ldr	x1, [x8]
  406118:	bl	401b80 <putc@plt>
  40611c:	adrp	x8, 428000 <argp_failure@@Base+0x1ae74>
  406120:	add	x8, x8, #0x6a0
  406124:	mov	w9, #0x1                   	// #1
  406128:	str	w9, [x8]
  40612c:	ldp	x29, x30, [sp, #32]
  406130:	add	sp, sp, #0x30
  406134:	ret
  406138:	sub	sp, sp, #0x20
  40613c:	stp	x29, x30, [sp, #16]
  406140:	add	x29, sp, #0x10
  406144:	str	x0, [sp, #8]
  406148:	str	x1, [sp]
  40614c:	ldr	x8, [sp]
  406150:	ldrb	w9, [x8]
  406154:	cbz	w9, 406174 <ferror@plt+0x4264>
  406158:	ldr	x0, [sp, #8]
  40615c:	ldr	x8, [sp]
  406160:	add	x9, x8, #0x1
  406164:	str	x9, [sp]
  406168:	ldrb	w1, [x8]
  40616c:	bl	406070 <ferror@plt+0x4160>
  406170:	b	40614c <ferror@plt+0x423c>
  406174:	ldp	x29, x30, [sp, #16]
  406178:	add	sp, sp, #0x20
  40617c:	ret
  406180:	sub	sp, sp, #0x50
  406184:	stp	x29, x30, [sp, #64]
  406188:	add	x29, sp, #0x40
  40618c:	stur	x0, [x29, #-8]
  406190:	stur	w1, [x29, #-12]
  406194:	stur	x2, [x29, #-24]
  406198:	stur	w3, [x29, #-28]
  40619c:	ldur	w8, [x29, #-12]
  4061a0:	cmp	w8, #0x0
  4061a4:	cset	w8, le
  4061a8:	tbnz	w8, #0, 406300 <ferror@plt+0x43f0>
  4061ac:	ldur	x8, [x29, #-24]
  4061b0:	ldr	x8, [x8]
  4061b4:	str	x8, [sp, #16]
  4061b8:	ldr	x8, [sp, #16]
  4061bc:	ldrb	w9, [x8]
  4061c0:	cmp	w9, #0x25
  4061c4:	b.eq	4061d8 <ferror@plt+0x42c8>  // b.none
  4061c8:	adrp	x8, 415000 <argp_failure@@Base+0x7e74>
  4061cc:	add	x8, x8, #0x1cd
  4061d0:	str	x8, [sp, #24]
  4061d4:	b	4062fc <ferror@plt+0x43ec>
  4061d8:	ldr	x8, [sp, #16]
  4061dc:	add	x8, x8, #0x1
  4061e0:	str	x8, [sp, #16]
  4061e4:	ldr	x8, [sp, #16]
  4061e8:	ldrb	w9, [x8]
  4061ec:	cmp	w9, #0x23
  4061f0:	b.ne	406200 <ferror@plt+0x42f0>  // b.any
  4061f4:	ldr	x8, [sp, #16]
  4061f8:	add	x8, x8, #0x1
  4061fc:	str	x8, [sp, #16]
  406200:	bl	401d20 <__ctype_b_loc@plt>
  406204:	ldr	x8, [x0]
  406208:	ldr	x9, [sp, #16]
  40620c:	ldrb	w10, [x9]
  406210:	ldrh	w10, [x8, w10, sxtw #1]
  406214:	and	w10, w10, #0x800
  406218:	cbz	w10, 40622c <ferror@plt+0x431c>
  40621c:	ldr	x8, [sp, #16]
  406220:	add	x8, x8, #0x1
  406224:	str	x8, [sp, #16]
  406228:	b	406200 <ferror@plt+0x42f0>
  40622c:	ldr	x8, [sp, #16]
  406230:	ldrb	w9, [x8]
  406234:	cmp	w9, #0x68
  406238:	b.eq	40624c <ferror@plt+0x433c>  // b.none
  40623c:	ldr	x8, [sp, #16]
  406240:	ldrb	w9, [x8]
  406244:	cmp	w9, #0x48
  406248:	b.ne	406264 <ferror@plt+0x4354>  // b.any
  40624c:	ldr	x8, [sp, #16]
  406250:	ldrb	w9, [x8, #1]
  406254:	cbz	w9, 406264 <ferror@plt+0x4354>
  406258:	ldr	x8, [sp, #16]
  40625c:	add	x8, x8, #0x1
  406260:	str	x8, [sp, #16]
  406264:	ldr	x8, [sp, #16]
  406268:	ldrb	w9, [x8]
  40626c:	subs	w9, w9, #0x44
  406270:	mov	w8, w9
  406274:	ubfx	x8, x8, #0, #32
  406278:	cmp	x8, #0x34
  40627c:	str	x8, [sp, #8]
  406280:	b.hi	40629c <ferror@plt+0x438c>  // b.pmore
  406284:	adrp	x8, 414000 <argp_failure@@Base+0x6e74>
  406288:	add	x8, x8, #0x3d4
  40628c:	ldr	x11, [sp, #8]
  406290:	ldrsw	x10, [x8, x11, lsl #2]
  406294:	add	x9, x8, x10
  406298:	br	x9
  40629c:	ldr	x8, [sp, #16]
  4062a0:	mov	w9, #0x69                  	// #105
  4062a4:	strb	w9, [x8]
  4062a8:	b	4062d8 <ferror@plt+0x43c8>
  4062ac:	ldr	x8, [sp, #16]
  4062b0:	mov	w9, #0x78                  	// #120
  4062b4:	strb	w9, [x8]
  4062b8:	b	4062d8 <ferror@plt+0x43c8>
  4062bc:	ldr	x8, [sp, #16]
  4062c0:	mov	w9, #0x58                  	// #88
  4062c4:	strb	w9, [x8]
  4062c8:	b	4062d8 <ferror@plt+0x43c8>
  4062cc:	ldr	x8, [sp, #16]
  4062d0:	mov	w9, #0x6f                  	// #111
  4062d4:	strb	w9, [x8]
  4062d8:	ldr	x8, [sp, #16]
  4062dc:	add	x8, x8, #0x1
  4062e0:	str	x8, [sp, #16]
  4062e4:	ldr	x8, [sp, #16]
  4062e8:	mov	w9, #0x0                   	// #0
  4062ec:	strb	w9, [x8]
  4062f0:	ldur	x8, [x29, #-24]
  4062f4:	ldr	x8, [x8]
  4062f8:	str	x8, [sp, #24]
  4062fc:	b	40630c <ferror@plt+0x43fc>
  406300:	adrp	x8, 415000 <argp_failure@@Base+0x7e74>
  406304:	add	x8, x8, #0x1cd
  406308:	str	x8, [sp, #24]
  40630c:	ldr	x0, [sp, #24]
  406310:	ldur	w1, [x29, #-28]
  406314:	bl	401e90 <printf@plt>
  406318:	adrp	x8, 427000 <argp_failure@@Base+0x19e74>
  40631c:	add	x8, x8, #0x8c8
  406320:	ldr	x8, [x8]
  406324:	ldr	w9, [x8]
  406328:	add	w9, w9, w0
  40632c:	str	w9, [x8]
  406330:	adrp	x8, 428000 <argp_failure@@Base+0x1ae74>
  406334:	add	x8, x8, #0x6a0
  406338:	mov	w9, #0x1                   	// #1
  40633c:	str	w9, [x8]
  406340:	ldp	x29, x30, [sp, #64]
  406344:	add	sp, sp, #0x50
  406348:	ret
  40634c:	sub	sp, sp, #0x50
  406350:	stp	x29, x30, [sp, #64]
  406354:	add	x29, sp, #0x40
  406358:	stur	x0, [x29, #-8]
  40635c:	stur	w1, [x29, #-12]
  406360:	stur	x2, [x29, #-24]
  406364:	str	x3, [sp, #32]
  406368:	ldur	w8, [x29, #-12]
  40636c:	cmp	w8, #0x0
  406370:	cset	w8, le
  406374:	tbnz	w8, #0, 4064b0 <ferror@plt+0x45a0>
  406378:	ldur	x8, [x29, #-24]
  40637c:	ldr	x8, [x8]
  406380:	str	x8, [sp, #16]
  406384:	ldr	x8, [sp, #16]
  406388:	ldrb	w9, [x8]
  40638c:	cmp	w9, #0x25
  406390:	b.eq	4063a4 <ferror@plt+0x4494>  // b.none
  406394:	adrp	x8, 415000 <argp_failure@@Base+0x7e74>
  406398:	add	x8, x8, #0x2d3
  40639c:	str	x8, [sp, #24]
  4063a0:	b	4064ac <ferror@plt+0x459c>
  4063a4:	ldr	x8, [sp, #16]
  4063a8:	add	x8, x8, #0x1
  4063ac:	str	x8, [sp, #16]
  4063b0:	bl	401d20 <__ctype_b_loc@plt>
  4063b4:	ldr	x8, [x0]
  4063b8:	ldr	x9, [sp, #16]
  4063bc:	ldrb	w10, [x9]
  4063c0:	ldrh	w10, [x8, w10, sxtw #1]
  4063c4:	and	w10, w10, #0x800
  4063c8:	cbz	w10, 4063dc <ferror@plt+0x44cc>
  4063cc:	ldr	x8, [sp, #16]
  4063d0:	add	x8, x8, #0x1
  4063d4:	str	x8, [sp, #16]
  4063d8:	b	4063b0 <ferror@plt+0x44a0>
  4063dc:	ldr	x8, [sp, #16]
  4063e0:	ldrb	w9, [x8]
  4063e4:	cmp	w9, #0x23
  4063e8:	b.ne	4063f8 <ferror@plt+0x44e8>  // b.any
  4063ec:	ldr	x8, [sp, #16]
  4063f0:	add	x8, x8, #0x1
  4063f4:	str	x8, [sp, #16]
  4063f8:	ldr	x8, [sp, #16]
  4063fc:	ldrb	w9, [x8]
  406400:	cmp	w9, #0x6c
  406404:	b.ne	406414 <ferror@plt+0x4504>  // b.any
  406408:	ldr	x8, [sp, #16]
  40640c:	add	x8, x8, #0x1
  406410:	str	x8, [sp, #16]
  406414:	ldr	x8, [sp, #16]
  406418:	ldrb	w9, [x8]
  40641c:	subs	w9, w9, #0x44
  406420:	mov	w8, w9
  406424:	ubfx	x8, x8, #0, #32
  406428:	cmp	x8, #0x34
  40642c:	str	x8, [sp, #8]
  406430:	b.hi	40644c <ferror@plt+0x453c>  // b.pmore
  406434:	adrp	x8, 414000 <argp_failure@@Base+0x6e74>
  406438:	add	x8, x8, #0x4a8
  40643c:	ldr	x11, [sp, #8]
  406440:	ldrsw	x10, [x8, x11, lsl #2]
  406444:	add	x9, x8, x10
  406448:	br	x9
  40644c:	ldr	x8, [sp, #16]
  406450:	mov	w9, #0x69                  	// #105
  406454:	strb	w9, [x8]
  406458:	b	406488 <ferror@plt+0x4578>
  40645c:	ldr	x8, [sp, #16]
  406460:	mov	w9, #0x78                  	// #120
  406464:	strb	w9, [x8]
  406468:	b	406488 <ferror@plt+0x4578>
  40646c:	ldr	x8, [sp, #16]
  406470:	mov	w9, #0x58                  	// #88
  406474:	strb	w9, [x8]
  406478:	b	406488 <ferror@plt+0x4578>
  40647c:	ldr	x8, [sp, #16]
  406480:	mov	w9, #0x6f                  	// #111
  406484:	strb	w9, [x8]
  406488:	ldr	x8, [sp, #16]
  40648c:	add	x8, x8, #0x1
  406490:	str	x8, [sp, #16]
  406494:	ldr	x8, [sp, #16]
  406498:	mov	w9, #0x0                   	// #0
  40649c:	strb	w9, [x8]
  4064a0:	ldur	x8, [x29, #-24]
  4064a4:	ldr	x8, [x8]
  4064a8:	str	x8, [sp, #24]
  4064ac:	b	4064bc <ferror@plt+0x45ac>
  4064b0:	adrp	x8, 415000 <argp_failure@@Base+0x7e74>
  4064b4:	add	x8, x8, #0x2d3
  4064b8:	str	x8, [sp, #24]
  4064bc:	ldr	x0, [sp, #24]
  4064c0:	ldr	x1, [sp, #32]
  4064c4:	bl	401e90 <printf@plt>
  4064c8:	adrp	x8, 427000 <argp_failure@@Base+0x19e74>
  4064cc:	add	x8, x8, #0x8c8
  4064d0:	ldr	x8, [x8]
  4064d4:	ldr	w9, [x8]
  4064d8:	add	w9, w9, w0
  4064dc:	str	w9, [x8]
  4064e0:	adrp	x8, 428000 <argp_failure@@Base+0x1ae74>
  4064e4:	add	x8, x8, #0x6a0
  4064e8:	mov	w9, #0x1                   	// #1
  4064ec:	str	w9, [x8]
  4064f0:	ldp	x29, x30, [sp, #64]
  4064f4:	add	sp, sp, #0x50
  4064f8:	ret
  4064fc:	sub	sp, sp, #0x30
  406500:	stp	x29, x30, [sp, #32]
  406504:	add	x29, sp, #0x20
  406508:	stur	x0, [x29, #-8]
  40650c:	stur	w1, [x29, #-12]
  406510:	str	x2, [sp, #8]
  406514:	str	w3, [sp, #4]
  406518:	ldr	w8, [sp, #4]
  40651c:	ldur	w9, [x29, #-12]
  406520:	cmp	w8, w9
  406524:	b.ge	406558 <ferror@plt+0x4648>  // b.tcont
  406528:	ldr	x8, [sp, #8]
  40652c:	ldrsw	x9, [sp, #4]
  406530:	mov	x10, #0x8                   	// #8
  406534:	mul	x9, x10, x9
  406538:	add	x8, x8, x9
  40653c:	ldr	x8, [x8]
  406540:	ldur	x9, [x29, #-8]
  406544:	str	x8, [x9, #24]
  406548:	ldur	x0, [x29, #-8]
  40654c:	mov	w11, wzr
  406550:	mov	w1, w11
  406554:	bl	406564 <ferror@plt+0x4654>
  406558:	ldp	x29, x30, [sp, #32]
  40655c:	add	sp, sp, #0x30
  406560:	ret
  406564:	stp	x29, x30, [sp, #-16]!
  406568:	mov	x29, sp
  40656c:	sub	sp, sp, #0x60
  406570:	stur	x0, [x29, #-8]
  406574:	stur	w1, [x29, #-12]
  406578:	ldur	x8, [x29, #-8]
  40657c:	ldr	x8, [x8, #24]
  406580:	stur	x8, [x29, #-24]
  406584:	ldur	x8, [x29, #-8]
  406588:	ldr	w9, [x8, #32]
  40658c:	add	w9, w9, #0x1
  406590:	str	w9, [x8, #32]
  406594:	ldur	x8, [x29, #-24]
  406598:	ldrb	w9, [x8]
  40659c:	mov	w10, #0x1                   	// #1
  4065a0:	stur	w10, [x29, #-60]
  4065a4:	cbz	w9, 4065dc <ferror@plt+0x46cc>
  4065a8:	ldur	x8, [x29, #-8]
  4065ac:	ldr	w9, [x8, #32]
  4065b0:	mov	w10, #0x0                   	// #0
  4065b4:	cmp	w9, #0x1
  4065b8:	stur	w10, [x29, #-64]
  4065bc:	b.le	4065d4 <ferror@plt+0x46c4>
  4065c0:	ldur	x8, [x29, #-24]
  4065c4:	ldrb	w9, [x8]
  4065c8:	cmp	w9, #0x7d
  4065cc:	cset	w9, eq  // eq = none
  4065d0:	stur	w9, [x29, #-64]
  4065d4:	ldur	w8, [x29, #-64]
  4065d8:	stur	w8, [x29, #-60]
  4065dc:	ldur	w8, [x29, #-60]
  4065e0:	eor	w8, w8, #0x1
  4065e4:	tbnz	w8, #0, 4065ec <ferror@plt+0x46dc>
  4065e8:	b	4069e4 <ferror@plt+0x4ad4>
  4065ec:	ldur	x8, [x29, #-24]
  4065f0:	ldrb	w9, [x8]
  4065f4:	mov	w10, #0x1                   	// #1
  4065f8:	cmp	w9, #0x24
  4065fc:	stur	w10, [x29, #-68]
  406600:	b.eq	40664c <ferror@plt+0x473c>  // b.none
  406604:	ldur	x8, [x29, #-24]
  406608:	ldrb	w9, [x8]
  40660c:	mov	w10, #0x1                   	// #1
  406610:	stur	w10, [x29, #-68]
  406614:	cbz	w9, 40664c <ferror@plt+0x473c>
  406618:	ldur	x8, [x29, #-8]
  40661c:	ldr	w9, [x8, #32]
  406620:	mov	w10, #0x0                   	// #0
  406624:	cmp	w9, #0x1
  406628:	stur	w10, [x29, #-72]
  40662c:	b.le	406644 <ferror@plt+0x4734>
  406630:	ldur	x8, [x29, #-24]
  406634:	ldrb	w9, [x8]
  406638:	cmp	w9, #0x7d
  40663c:	cset	w9, eq  // eq = none
  406640:	stur	w9, [x29, #-72]
  406644:	ldur	w8, [x29, #-72]
  406648:	stur	w8, [x29, #-68]
  40664c:	ldur	w8, [x29, #-68]
  406650:	eor	w8, w8, #0x1
  406654:	tbnz	w8, #0, 40665c <ferror@plt+0x474c>
  406658:	b	406684 <ferror@plt+0x4774>
  40665c:	ldur	w8, [x29, #-12]
  406660:	cbnz	w8, 406674 <ferror@plt+0x4764>
  406664:	ldur	x0, [x29, #-8]
  406668:	ldur	x8, [x29, #-24]
  40666c:	ldrb	w1, [x8]
  406670:	bl	406070 <ferror@plt+0x4160>
  406674:	ldur	x8, [x29, #-24]
  406678:	add	x8, x8, #0x1
  40667c:	stur	x8, [x29, #-24]
  406680:	b	4065ec <ferror@plt+0x46dc>
  406684:	ldur	x8, [x29, #-24]
  406688:	ldrb	w9, [x8]
  40668c:	cmp	w9, #0x24
  406690:	b.eq	406698 <ferror@plt+0x4788>  // b.none
  406694:	b	4069e4 <ferror@plt+0x4ad4>
  406698:	ldur	x8, [x29, #-24]
  40669c:	add	x9, x8, #0x1
  4066a0:	stur	x9, [x29, #-24]
  4066a4:	ldrb	w10, [x8, #1]
  4066a8:	cmp	w10, #0x24
  4066ac:	stur	w10, [x29, #-76]
  4066b0:	b.eq	4066ec <ferror@plt+0x47dc>  // b.none
  4066b4:	b	4066b8 <ferror@plt+0x47a8>
  4066b8:	ldur	w8, [x29, #-76]
  4066bc:	cmp	w8, #0x7b
  4066c0:	b.eq	406714 <ferror@plt+0x4804>  // b.none
  4066c4:	b	4066c8 <ferror@plt+0x47b8>
  4066c8:	ldur	w8, [x29, #-76]
  4066cc:	cmp	w8, #0x7d
  4066d0:	b.eq	4066ec <ferror@plt+0x47dc>  // b.none
  4066d4:	b	4066d8 <ferror@plt+0x47c8>
  4066d8:	ldur	w8, [x29, #-12]
  4066dc:	cbnz	w8, 4066ec <ferror@plt+0x47dc>
  4066e0:	ldur	x0, [x29, #-8]
  4066e4:	mov	w1, #0x24                  	// #36
  4066e8:	bl	406070 <ferror@plt+0x4160>
  4066ec:	ldur	w8, [x29, #-12]
  4066f0:	cbnz	w8, 406704 <ferror@plt+0x47f4>
  4066f4:	ldur	x0, [x29, #-8]
  4066f8:	ldur	x8, [x29, #-24]
  4066fc:	ldrb	w1, [x8]
  406700:	bl	406070 <ferror@plt+0x4160>
  406704:	ldur	x8, [x29, #-24]
  406708:	add	x8, x8, #0x1
  40670c:	stur	x8, [x29, #-24]
  406710:	b	406594 <ferror@plt+0x4684>
  406714:	ldur	x8, [x29, #-24]
  406718:	add	x8, x8, #0x1
  40671c:	stur	x8, [x29, #-24]
  406720:	ldur	x0, [x29, #-24]
  406724:	mov	w1, #0x7d                  	// #125
  406728:	bl	401d90 <strchr@plt>
  40672c:	stur	x0, [x29, #-32]
  406730:	ldur	x8, [x29, #-32]
  406734:	cbnz	x8, 40676c <ferror@plt+0x485c>
  406738:	ldur	x8, [x29, #-24]
  40673c:	mov	x9, #0xfffffffffffffffe    	// #-2
  406740:	add	x8, x8, x9
  406744:	stur	x8, [x29, #-24]
  406748:	ldur	x0, [x29, #-8]
  40674c:	ldur	x1, [x29, #-24]
  406750:	bl	406138 <ferror@plt+0x4228>
  406754:	ldur	x0, [x29, #-24]
  406758:	mov	w10, wzr
  40675c:	mov	w1, w10
  406760:	bl	401d90 <strchr@plt>
  406764:	stur	x0, [x29, #-24]
  406768:	b	406594 <ferror@plt+0x4684>
  40676c:	ldur	x8, [x29, #-32]
  406770:	ldur	x9, [x29, #-24]
  406774:	subs	x8, x8, x9
  406778:	mov	x9, #0x1                   	// #1
  40677c:	add	x8, x8, #0x1
  406780:	mul	x8, x8, x9
  406784:	add	x8, x8, #0xf
  406788:	and	x8, x8, #0xfffffffffffffff0
  40678c:	mov	x9, sp
  406790:	subs	x8, x9, x8
  406794:	mov	sp, x8
  406798:	stur	x8, [x29, #-40]
  40679c:	ldur	x0, [x29, #-40]
  4067a0:	ldur	x1, [x29, #-24]
  4067a4:	ldur	x8, [x29, #-32]
  4067a8:	ldur	x9, [x29, #-24]
  4067ac:	subs	x2, x8, x9
  4067b0:	bl	401ac0 <memcpy@plt>
  4067b4:	ldur	x8, [x29, #-40]
  4067b8:	ldur	x9, [x29, #-32]
  4067bc:	ldur	x10, [x29, #-24]
  4067c0:	subs	x9, x9, x10
  4067c4:	add	x8, x8, x9
  4067c8:	mov	w11, #0x0                   	// #0
  4067cc:	strb	w11, [x8]
  4067d0:	ldur	x8, [x29, #-32]
  4067d4:	add	x8, x8, #0x1
  4067d8:	stur	x8, [x29, #-24]
  4067dc:	ldur	w11, [x29, #-12]
  4067e0:	cbz	w11, 406858 <ferror@plt+0x4948>
  4067e4:	ldur	x8, [x29, #-24]
  4067e8:	ldur	x9, [x29, #-8]
  4067ec:	str	x8, [x9, #24]
  4067f0:	ldur	x8, [x29, #-8]
  4067f4:	ldr	x8, [x8, #24]
  4067f8:	ldrb	w9, [x8]
  4067fc:	cmp	w9, #0x7b
  406800:	b.ne	406848 <ferror@plt+0x4938>  // b.any
  406804:	ldur	x8, [x29, #-8]
  406808:	ldr	x9, [x8, #24]
  40680c:	add	x9, x9, #0x1
  406810:	str	x9, [x8, #24]
  406814:	ldur	x0, [x29, #-8]
  406818:	mov	w1, #0x1                   	// #1
  40681c:	bl	406564 <ferror@plt+0x4654>
  406820:	ldur	x8, [x29, #-8]
  406824:	ldr	x8, [x8, #24]
  406828:	ldrb	w10, [x8]
  40682c:	cmp	w10, #0x7d
  406830:	b.ne	406844 <ferror@plt+0x4934>  // b.any
  406834:	ldur	x8, [x29, #-8]
  406838:	ldr	x9, [x8, #24]
  40683c:	add	x9, x9, #0x1
  406840:	str	x9, [x8, #24]
  406844:	b	4067f0 <ferror@plt+0x48e0>
  406848:	ldur	x8, [x29, #-8]
  40684c:	ldr	x8, [x8, #24]
  406850:	stur	x8, [x29, #-24]
  406854:	b	4069e0 <ferror@plt+0x4ad0>
  406858:	stur	wzr, [x29, #-44]
  40685c:	ldur	x0, [x29, #-32]
  406860:	bl	401b20 <strlen@plt>
  406864:	mov	x8, #0x2                   	// #2
  406868:	udiv	x8, x0, x8
  40686c:	mov	x9, #0x1                   	// #1
  406870:	mul	x8, x8, x9
  406874:	add	x8, x8, #0xf
  406878:	and	x8, x8, #0xfffffffffffffff0
  40687c:	mov	x9, sp
  406880:	subs	x8, x9, x8
  406884:	mov	sp, x8
  406888:	stur	x8, [x29, #-56]
  40688c:	ldur	x8, [x29, #-24]
  406890:	ldrb	w9, [x8]
  406894:	cmp	w9, #0x7b
  406898:	b.ne	406988 <ferror@plt+0x4a78>  // b.any
  40689c:	ldur	x8, [x29, #-24]
  4068a0:	add	x8, x8, #0x1
  4068a4:	stur	x8, [x29, #-24]
  4068a8:	ldur	x8, [x29, #-24]
  4068ac:	ldur	x9, [x29, #-8]
  4068b0:	str	x8, [x9, #24]
  4068b4:	ldur	x0, [x29, #-8]
  4068b8:	mov	w1, #0x1                   	// #1
  4068bc:	bl	406564 <ferror@plt+0x4654>
  4068c0:	ldur	x8, [x29, #-8]
  4068c4:	ldr	x8, [x8, #24]
  4068c8:	stur	x8, [x29, #-32]
  4068cc:	ldur	x8, [x29, #-32]
  4068d0:	ldur	x9, [x29, #-24]
  4068d4:	subs	x8, x8, x9
  4068d8:	add	x0, x8, #0x1
  4068dc:	bl	40bd64 <argp_usage@@Base+0xe40>
  4068e0:	ldur	x8, [x29, #-56]
  4068e4:	ldursw	x9, [x29, #-44]
  4068e8:	mov	x10, #0x8                   	// #8
  4068ec:	mul	x9, x10, x9
  4068f0:	add	x8, x8, x9
  4068f4:	str	x0, [x8]
  4068f8:	ldur	x8, [x29, #-56]
  4068fc:	ldursw	x9, [x29, #-44]
  406900:	mul	x9, x10, x9
  406904:	add	x8, x8, x9
  406908:	ldr	x0, [x8]
  40690c:	ldur	x1, [x29, #-24]
  406910:	ldur	x8, [x29, #-32]
  406914:	ldur	x9, [x29, #-24]
  406918:	subs	x2, x8, x9
  40691c:	stur	x10, [x29, #-88]
  406920:	bl	401ac0 <memcpy@plt>
  406924:	ldur	x8, [x29, #-56]
  406928:	ldursw	x9, [x29, #-44]
  40692c:	ldur	x10, [x29, #-88]
  406930:	mul	x9, x10, x9
  406934:	add	x8, x8, x9
  406938:	ldr	x8, [x8]
  40693c:	ldur	x9, [x29, #-32]
  406940:	ldur	x11, [x29, #-24]
  406944:	subs	x9, x9, x11
  406948:	add	x8, x8, x9
  40694c:	mov	w12, #0x0                   	// #0
  406950:	strb	w12, [x8]
  406954:	ldur	x8, [x29, #-32]
  406958:	ldrb	w12, [x8]
  40695c:	cmp	w12, #0x7d
  406960:	b.ne	406970 <ferror@plt+0x4a60>  // b.any
  406964:	ldur	x8, [x29, #-32]
  406968:	add	x8, x8, #0x1
  40696c:	stur	x8, [x29, #-32]
  406970:	ldur	x8, [x29, #-32]
  406974:	stur	x8, [x29, #-24]
  406978:	ldur	w9, [x29, #-44]
  40697c:	add	w9, w9, #0x1
  406980:	stur	w9, [x29, #-44]
  406984:	b	40688c <ferror@plt+0x497c>
  406988:	ldur	x0, [x29, #-40]
  40698c:	ldur	x1, [x29, #-8]
  406990:	ldur	w2, [x29, #-44]
  406994:	ldur	x3, [x29, #-56]
  406998:	bl	406d70 <ferror@plt+0x4e60>
  40699c:	ldur	x8, [x29, #-24]
  4069a0:	ldur	x9, [x29, #-8]
  4069a4:	str	x8, [x9, #24]
  4069a8:	ldur	w8, [x29, #-44]
  4069ac:	subs	w8, w8, #0x1
  4069b0:	stur	w8, [x29, #-44]
  4069b4:	cmp	w8, #0x0
  4069b8:	cset	w8, lt  // lt = tstop
  4069bc:	tbnz	w8, #0, 4069e0 <ferror@plt+0x4ad0>
  4069c0:	ldur	x8, [x29, #-56]
  4069c4:	ldursw	x9, [x29, #-44]
  4069c8:	mov	x10, #0x8                   	// #8
  4069cc:	mul	x9, x10, x9
  4069d0:	add	x8, x8, x9
  4069d4:	ldr	x0, [x8]
  4069d8:	bl	401d60 <free@plt>
  4069dc:	b	4069a8 <ferror@plt+0x4a98>
  4069e0:	b	406594 <ferror@plt+0x4684>
  4069e4:	ldur	x8, [x29, #-24]
  4069e8:	ldur	x9, [x29, #-8]
  4069ec:	str	x8, [x9, #24]
  4069f0:	ldur	x8, [x29, #-8]
  4069f4:	ldr	w10, [x8, #32]
  4069f8:	subs	w10, w10, #0x1
  4069fc:	str	w10, [x8, #32]
  406a00:	mov	sp, x29
  406a04:	ldp	x29, x30, [sp], #16
  406a08:	ret
  406a0c:	sub	sp, sp, #0x90
  406a10:	stp	x29, x30, [sp, #128]
  406a14:	add	x29, sp, #0x80
  406a18:	mov	w8, #0x2e                  	// #46
  406a1c:	mov	w9, #0x0                   	// #0
  406a20:	mov	x10, xzr
  406a24:	mov	w11, wzr
  406a28:	stur	x0, [x29, #-8]
  406a2c:	stur	w1, [x29, #-12]
  406a30:	stur	x2, [x29, #-24]
  406a34:	stur	x3, [x29, #-32]
  406a38:	ldur	x12, [x29, #-32]
  406a3c:	stur	x12, [x29, #-40]
  406a40:	ldur	x12, [x29, #-40]
  406a44:	ldr	w13, [x12, #4]
  406a48:	mov	w0, w13
  406a4c:	str	w8, [sp, #28]
  406a50:	str	w9, [sp, #24]
  406a54:	str	x10, [sp, #16]
  406a58:	str	w11, [sp, #12]
  406a5c:	bl	401bb0 <inet_ntoa@plt>
  406a60:	stur	x0, [x29, #-48]
  406a64:	ldur	x0, [x29, #-48]
  406a68:	ldr	w1, [sp, #28]
  406a6c:	bl	401d90 <strchr@plt>
  406a70:	str	x0, [sp, #40]
  406a74:	ldr	x10, [sp, #40]
  406a78:	ldr	w8, [sp, #24]
  406a7c:	strb	w8, [x10]
  406a80:	ldur	x0, [x29, #-48]
  406a84:	ldr	x1, [sp, #16]
  406a88:	ldr	w2, [sp, #12]
  406a8c:	bl	401d30 <strtol@plt>
  406a90:	str	x0, [sp, #48]
  406a94:	ldr	x10, [sp, #40]
  406a98:	add	x10, x10, #0x1
  406a9c:	stur	x10, [x29, #-48]
  406aa0:	ldur	x0, [x29, #-48]
  406aa4:	ldr	w1, [sp, #28]
  406aa8:	bl	401d90 <strchr@plt>
  406aac:	str	x0, [sp, #40]
  406ab0:	ldr	x10, [sp, #40]
  406ab4:	ldr	w8, [sp, #24]
  406ab8:	strb	w8, [x10]
  406abc:	ldur	x0, [x29, #-48]
  406ac0:	ldr	x1, [sp, #16]
  406ac4:	ldr	w2, [sp, #12]
  406ac8:	bl	401d30 <strtol@plt>
  406acc:	str	x0, [sp, #56]
  406ad0:	ldr	x10, [sp, #40]
  406ad4:	add	x10, x10, #0x1
  406ad8:	stur	x10, [x29, #-48]
  406adc:	ldur	x0, [x29, #-48]
  406ae0:	ldr	w1, [sp, #28]
  406ae4:	bl	401d90 <strchr@plt>
  406ae8:	str	x0, [sp, #40]
  406aec:	ldr	x10, [sp, #40]
  406af0:	ldr	w8, [sp, #24]
  406af4:	strb	w8, [x10]
  406af8:	ldur	x0, [x29, #-48]
  406afc:	ldr	x1, [sp, #16]
  406b00:	ldr	w2, [sp, #12]
  406b04:	bl	401d30 <strtol@plt>
  406b08:	str	x0, [sp, #64]
  406b0c:	ldr	x10, [sp, #40]
  406b10:	add	x0, x10, #0x1
  406b14:	ldr	x1, [sp, #16]
  406b18:	ldr	w2, [sp, #12]
  406b1c:	bl	401d30 <strtol@plt>
  406b20:	str	x0, [sp, #72]
  406b24:	ldur	x10, [x29, #-40]
  406b28:	ldr	w8, [x10, #4]
  406b2c:	mov	w0, w8
  406b30:	bl	401bb0 <inet_ntoa@plt>
  406b34:	stur	x0, [x29, #-48]
  406b38:	ldur	w8, [x29, #-12]
  406b3c:	cmp	w8, #0x0
  406b40:	cset	w8, le
  406b44:	tbnz	w8, #0, 406bb0 <ferror@plt+0x4ca0>
  406b48:	ldur	x8, [x29, #-24]
  406b4c:	ldr	x0, [x8]
  406b50:	mov	x8, xzr
  406b54:	mov	x1, x8
  406b58:	mov	w9, wzr
  406b5c:	mov	w2, w9
  406b60:	bl	401d30 <strtol@plt>
  406b64:	str	x0, [sp, #32]
  406b68:	ldr	x8, [sp, #32]
  406b6c:	cmp	x8, #0x0
  406b70:	cset	w9, lt  // lt = tstop
  406b74:	tbnz	w9, #0, 406bac <ferror@plt+0x4c9c>
  406b78:	ldr	x8, [sp, #32]
  406b7c:	cmp	x8, #0x3
  406b80:	b.gt	406bac <ferror@plt+0x4c9c>
  406b84:	ldur	x0, [x29, #-8]
  406b88:	ldur	w8, [x29, #-12]
  406b8c:	subs	w1, w8, #0x1
  406b90:	ldur	x9, [x29, #-24]
  406b94:	add	x2, x9, #0x8
  406b98:	ldr	x9, [sp, #32]
  406b9c:	add	x10, sp, #0x30
  406ba0:	ldr	x9, [x10, x9, lsl #3]
  406ba4:	mov	w3, w9
  406ba8:	bl	406180 <ferror@plt+0x4270>
  406bac:	b	406bbc <ferror@plt+0x4cac>
  406bb0:	ldur	x0, [x29, #-8]
  406bb4:	ldur	x1, [x29, #-48]
  406bb8:	bl	406138 <ferror@plt+0x4228>
  406bbc:	ldp	x29, x30, [sp, #128]
  406bc0:	add	sp, sp, #0x90
  406bc4:	ret
  406bc8:	sub	sp, sp, #0x50
  406bcc:	stp	x29, x30, [sp, #64]
  406bd0:	add	x29, sp, #0x40
  406bd4:	mov	w8, #0x1                   	// #1
  406bd8:	stur	x0, [x29, #-8]
  406bdc:	stur	w1, [x29, #-12]
  406be0:	stur	x2, [x29, #-24]
  406be4:	stur	w3, [x29, #-28]
  406be8:	str	w8, [sp, #32]
  406bec:	str	w8, [sp, #20]
  406bf0:	ldur	w8, [x29, #-28]
  406bf4:	str	w8, [sp, #16]
  406bf8:	ldr	w8, [sp, #16]
  406bfc:	mov	w9, #0x0                   	// #0
  406c00:	str	w9, [sp, #12]
  406c04:	cbz	w8, 406c18 <ferror@plt+0x4d08>
  406c08:	ldr	w8, [sp, #32]
  406c0c:	cmp	w8, #0x0
  406c10:	cset	w8, ne  // ne = any
  406c14:	str	w8, [sp, #12]
  406c18:	ldr	w8, [sp, #12]
  406c1c:	tbnz	w8, #0, 406c24 <ferror@plt+0x4d14>
  406c20:	b	406cb8 <ferror@plt+0x4da8>
  406c24:	ldr	w8, [sp, #32]
  406c28:	ldr	w9, [sp, #16]
  406c2c:	and	w8, w8, w9
  406c30:	cbz	w8, 406ca8 <ferror@plt+0x4d98>
  406c34:	ldr	w0, [sp, #32]
  406c38:	mov	x8, xzr
  406c3c:	mov	x1, x8
  406c40:	bl	4025ac <ferror@plt+0x69c>
  406c44:	str	x0, [sp, #24]
  406c48:	ldr	x8, [sp, #24]
  406c4c:	cbz	x8, 406ca8 <ferror@plt+0x4d98>
  406c50:	ldr	w8, [sp, #20]
  406c54:	cbnz	w8, 406c88 <ferror@plt+0x4d78>
  406c58:	ldur	w8, [x29, #-12]
  406c5c:	cmp	w8, #0x0
  406c60:	cset	w8, le
  406c64:	tbnz	w8, #0, 406c7c <ferror@plt+0x4d6c>
  406c68:	ldur	x0, [x29, #-8]
  406c6c:	ldur	x8, [x29, #-24]
  406c70:	ldr	x1, [x8]
  406c74:	bl	406138 <ferror@plt+0x4228>
  406c78:	b	406c88 <ferror@plt+0x4d78>
  406c7c:	ldur	x0, [x29, #-8]
  406c80:	mov	w1, #0x20                  	// #32
  406c84:	bl	406070 <ferror@plt+0x4160>
  406c88:	ldur	x0, [x29, #-8]
  406c8c:	ldr	x1, [sp, #24]
  406c90:	bl	406138 <ferror@plt+0x4228>
  406c94:	ldr	w8, [sp, #32]
  406c98:	ldr	w9, [sp, #16]
  406c9c:	bic	w8, w9, w8
  406ca0:	str	w8, [sp, #16]
  406ca4:	str	wzr, [sp, #20]
  406ca8:	ldr	w8, [sp, #32]
  406cac:	lsl	w8, w8, #1
  406cb0:	str	w8, [sp, #32]
  406cb4:	b	406bf8 <ferror@plt+0x4ce8>
  406cb8:	ldr	w8, [sp, #16]
  406cbc:	cbz	w8, 406d14 <ferror@plt+0x4e04>
  406cc0:	ldr	w8, [sp, #20]
  406cc4:	cbnz	w8, 406cf8 <ferror@plt+0x4de8>
  406cc8:	ldur	w8, [x29, #-12]
  406ccc:	cmp	w8, #0x0
  406cd0:	cset	w8, le
  406cd4:	tbnz	w8, #0, 406cec <ferror@plt+0x4ddc>
  406cd8:	ldur	x0, [x29, #-8]
  406cdc:	ldur	x8, [x29, #-24]
  406ce0:	ldr	x1, [x8]
  406ce4:	bl	406138 <ferror@plt+0x4228>
  406ce8:	b	406cf8 <ferror@plt+0x4de8>
  406cec:	ldur	x0, [x29, #-8]
  406cf0:	mov	w1, #0x20                  	// #32
  406cf4:	bl	406070 <ferror@plt+0x4160>
  406cf8:	ldur	x0, [x29, #-8]
  406cfc:	ldur	w8, [x29, #-12]
  406d00:	subs	w1, w8, #0x1
  406d04:	ldur	x9, [x29, #-24]
  406d08:	add	x2, x9, #0x8
  406d0c:	ldr	w3, [sp, #16]
  406d10:	bl	406180 <ferror@plt+0x4270>
  406d14:	ldp	x29, x30, [sp, #64]
  406d18:	add	sp, sp, #0x50
  406d1c:	ret
  406d20:	sub	sp, sp, #0x50
  406d24:	stp	x29, x30, [sp, #64]
  406d28:	add	x29, sp, #0x40
  406d2c:	mov	x8, #0xf                   	// #15
  406d30:	add	x9, sp, #0x15
  406d34:	stur	x0, [x29, #-8]
  406d38:	stur	w1, [x29, #-12]
  406d3c:	stur	x2, [x29, #-24]
  406d40:	stur	w3, [x29, #-28]
  406d44:	ldur	w0, [x29, #-28]
  406d48:	mov	x1, x9
  406d4c:	mov	x2, x8
  406d50:	str	x9, [sp, #8]
  406d54:	bl	40283c <ferror@plt+0x92c>
  406d58:	ldur	x0, [x29, #-8]
  406d5c:	ldr	x1, [sp, #8]
  406d60:	bl	406138 <ferror@plt+0x4228>
  406d64:	ldp	x29, x30, [sp, #64]
  406d68:	add	sp, sp, #0x50
  406d6c:	ret
  406d70:	sub	sp, sp, #0x40
  406d74:	stp	x29, x30, [sp, #48]
  406d78:	add	x29, sp, #0x30
  406d7c:	adrp	x8, 427000 <argp_failure@@Base+0x19e74>
  406d80:	add	x8, x8, #0x8d0
  406d84:	stur	x0, [x29, #-8]
  406d88:	stur	x1, [x29, #-16]
  406d8c:	stur	w2, [x29, #-20]
  406d90:	str	x3, [sp, #16]
  406d94:	str	x8, [sp, #8]
  406d98:	ldr	x8, [sp, #8]
  406d9c:	ldr	x8, [x8]
  406da0:	cbz	x8, 406df0 <ferror@plt+0x4ee0>
  406da4:	ldr	x8, [sp, #8]
  406da8:	ldr	x0, [x8]
  406dac:	ldur	x1, [x29, #-8]
  406db0:	bl	401d10 <strcmp@plt>
  406db4:	cbnz	w0, 406de0 <ferror@plt+0x4ed0>
  406db8:	ldr	x8, [sp, #8]
  406dbc:	ldr	x8, [x8, #8]
  406dc0:	cbz	x8, 406ddc <ferror@plt+0x4ecc>
  406dc4:	ldr	x8, [sp, #8]
  406dc8:	ldr	x8, [x8, #8]
  406dcc:	ldur	x0, [x29, #-16]
  406dd0:	ldur	w1, [x29, #-20]
  406dd4:	ldr	x2, [sp, #16]
  406dd8:	blr	x8
  406ddc:	b	406e54 <ferror@plt+0x4f44>
  406de0:	ldr	x8, [sp, #8]
  406de4:	add	x8, x8, #0x10
  406de8:	str	x8, [sp, #8]
  406dec:	b	406d98 <ferror@plt+0x4e88>
  406df0:	adrp	x0, 414000 <argp_failure@@Base+0x6e74>
  406df4:	add	x0, x0, #0x7ae
  406df8:	bl	401e90 <printf@plt>
  406dfc:	adrp	x8, 427000 <argp_failure@@Base+0x19e74>
  406e00:	add	x8, x8, #0x8c8
  406e04:	ldr	x9, [x8]
  406e08:	ldr	w10, [x9]
  406e0c:	add	w10, w10, w0
  406e10:	str	w10, [x9]
  406e14:	ldur	x0, [x29, #-16]
  406e18:	ldur	x1, [x29, #-8]
  406e1c:	str	x8, [sp]
  406e20:	bl	406138 <ferror@plt+0x4228>
  406e24:	adrp	x0, 414000 <argp_failure@@Base+0x6e74>
  406e28:	add	x0, x0, #0xcf9
  406e2c:	bl	401e90 <printf@plt>
  406e30:	ldr	x8, [sp]
  406e34:	ldr	x9, [x8]
  406e38:	ldr	w10, [x9]
  406e3c:	add	w10, w10, w0
  406e40:	str	w10, [x9]
  406e44:	adrp	x9, 428000 <argp_failure@@Base+0x1ae74>
  406e48:	add	x9, x9, #0x6a0
  406e4c:	mov	w10, #0x1                   	// #1
  406e50:	str	w10, [x9]
  406e54:	ldp	x29, x30, [sp, #48]
  406e58:	add	sp, sp, #0x40
  406e5c:	ret
  406e60:	sub	sp, sp, #0x60
  406e64:	stp	x29, x30, [sp, #80]
  406e68:	add	x29, sp, #0x50
  406e6c:	adrp	x8, 428000 <argp_failure@@Base+0x1ae74>
  406e70:	add	x8, x8, #0x6b0
  406e74:	stur	w0, [x29, #-4]
  406e78:	stur	x1, [x29, #-16]
  406e7c:	stur	x2, [x29, #-24]
  406e80:	stur	x3, [x29, #-32]
  406e84:	ldr	x8, [x8]
  406e88:	cbnz	x8, 406ea4 <ferror@plt+0x4f94>
  406e8c:	adrp	x8, 428000 <argp_failure@@Base+0x1ae74>
  406e90:	add	x8, x8, #0x500
  406e94:	ldr	x8, [x8]
  406e98:	adrp	x9, 428000 <argp_failure@@Base+0x1ae74>
  406e9c:	add	x9, x9, #0x6b0
  406ea0:	str	x8, [x9]
  406ea4:	adrp	x8, 428000 <argp_failure@@Base+0x1ae74>
  406ea8:	add	x8, x8, #0x608
  406eac:	ldr	w9, [x8]
  406eb0:	cbnz	w9, 406ecc <ferror@plt+0x4fbc>
  406eb4:	mov	w8, #0x1                   	// #1
  406eb8:	str	w8, [sp, #28]
  406ebc:	adrp	x9, 428000 <argp_failure@@Base+0x1ae74>
  406ec0:	add	x9, x9, #0x608
  406ec4:	str	w8, [x9]
  406ec8:	b	406ed0 <ferror@plt+0x4fc0>
  406ecc:	str	wzr, [sp, #28]
  406ed0:	ldur	x8, [x29, #-16]
  406ed4:	add	x9, sp, #0x8
  406ed8:	str	x8, [sp, #8]
  406edc:	ldur	x8, [x29, #-24]
  406ee0:	str	x8, [x9, #8]
  406ee4:	ldur	x8, [x29, #-32]
  406ee8:	str	x8, [x9, #24]
  406eec:	ldur	w10, [x29, #-4]
  406ef0:	str	w10, [sp, #24]
  406ef4:	mov	w10, wzr
  406ef8:	str	wzr, [sp, #40]
  406efc:	mov	x0, x9
  406f00:	mov	w1, w10
  406f04:	bl	406564 <ferror@plt+0x4654>
  406f08:	ldp	x29, x30, [sp, #80]
  406f0c:	add	sp, sp, #0x60
  406f10:	ret
  406f14:	sub	sp, sp, #0x30
  406f18:	stp	x29, x30, [sp, #32]
  406f1c:	add	x29, sp, #0x20
  406f20:	stur	x0, [x29, #-8]
  406f24:	str	x1, [sp, #16]
  406f28:	str	wzr, [sp, #12]
  406f2c:	ldr	w8, [sp, #12]
  406f30:	mov	w9, #0x0                   	// #0
  406f34:	cmp	w8, #0x6
  406f38:	str	w9, [sp, #8]
  406f3c:	b.ge	406f5c <ferror@plt+0x504c>  // b.tcont
  406f40:	ldr	x8, [sp, #16]
  406f44:	ldrsw	x9, [sp, #12]
  406f48:	ldrb	w10, [x8, x9]
  406f4c:	asr	w10, w10, #1
  406f50:	cmp	w10, #0x20
  406f54:	cset	w10, ne  // ne = any
  406f58:	str	w10, [sp, #8]
  406f5c:	ldr	w8, [sp, #8]
  406f60:	tbnz	w8, #0, 406f68 <ferror@plt+0x5058>
  406f64:	b	406f94 <ferror@plt+0x5084>
  406f68:	ldur	x0, [x29, #-8]
  406f6c:	ldr	x8, [sp, #16]
  406f70:	ldrsw	x9, [sp, #12]
  406f74:	ldrb	w10, [x8, x9]
  406f78:	asr	w10, w10, #1
  406f7c:	mov	w1, w10
  406f80:	bl	406070 <ferror@plt+0x4160>
  406f84:	ldr	w10, [sp, #12]
  406f88:	add	w10, w10, #0x1
  406f8c:	str	w10, [sp, #12]
  406f90:	b	406f2c <ferror@plt+0x501c>
  406f94:	ldr	x8, [sp, #16]
  406f98:	ldrb	w9, [x8, #6]
  406f9c:	and	w9, w9, #0x1e
  406fa0:	asr	w9, w9, #1
  406fa4:	str	w9, [sp, #12]
  406fa8:	ldr	w9, [sp, #12]
  406fac:	cbz	w9, 406fe8 <ferror@plt+0x50d8>
  406fb0:	ldr	w1, [sp, #12]
  406fb4:	adrp	x0, 415000 <argp_failure@@Base+0x7e74>
  406fb8:	add	x0, x0, #0x1cc
  406fbc:	bl	401e90 <printf@plt>
  406fc0:	adrp	x8, 427000 <argp_failure@@Base+0x19e74>
  406fc4:	add	x8, x8, #0x8c8
  406fc8:	ldr	x8, [x8]
  406fcc:	ldr	w9, [x8]
  406fd0:	add	w9, w9, w0
  406fd4:	str	w9, [x8]
  406fd8:	adrp	x8, 428000 <argp_failure@@Base+0x1ae74>
  406fdc:	add	x8, x8, #0x6a0
  406fe0:	mov	w9, #0x1                   	// #1
  406fe4:	str	w9, [x8]
  406fe8:	ldp	x29, x30, [sp, #32]
  406fec:	add	sp, sp, #0x30
  406ff0:	ret
  406ff4:	sub	sp, sp, #0x40
  406ff8:	stp	x29, x30, [sp, #48]
  406ffc:	add	x29, sp, #0x30
  407000:	adrp	x8, 415000 <argp_failure@@Base+0x7e74>
  407004:	add	x8, x8, #0x1d0
  407008:	adrp	x9, 427000 <argp_failure@@Base+0x19e74>
  40700c:	add	x9, x9, #0x8c8
  407010:	mov	w10, #0x1                   	// #1
  407014:	adrp	x11, 428000 <argp_failure@@Base+0x1ae74>
  407018:	add	x11, x11, #0x6a0
  40701c:	stur	x0, [x29, #-8]
  407020:	stur	x1, [x29, #-16]
  407024:	ldur	x12, [x29, #-16]
  407028:	ldrb	w1, [x12]
  40702c:	ldur	x12, [x29, #-16]
  407030:	ldrb	w2, [x12, #1]
  407034:	ldur	x12, [x29, #-16]
  407038:	ldrb	w3, [x12, #2]
  40703c:	ldur	x12, [x29, #-16]
  407040:	ldrb	w4, [x12, #3]
  407044:	ldur	x12, [x29, #-16]
  407048:	ldrb	w5, [x12, #4]
  40704c:	ldur	x12, [x29, #-16]
  407050:	ldrb	w6, [x12, #5]
  407054:	mov	x0, x8
  407058:	str	x9, [sp, #24]
  40705c:	str	w10, [sp, #20]
  407060:	str	x11, [sp, #8]
  407064:	bl	401e90 <printf@plt>
  407068:	ldr	x8, [sp, #24]
  40706c:	ldr	x9, [x8]
  407070:	ldr	w10, [x9]
  407074:	add	w10, w10, w0
  407078:	str	w10, [x9]
  40707c:	ldr	w10, [sp, #20]
  407080:	ldr	x9, [sp, #8]
  407084:	str	w10, [x9]
  407088:	ldp	x29, x30, [sp, #48]
  40708c:	add	sp, sp, #0x40
  407090:	ret
  407094:	sub	sp, sp, #0x40
  407098:	stp	x29, x30, [sp, #48]
  40709c:	add	x29, sp, #0x30
  4070a0:	adrp	x8, 415000 <argp_failure@@Base+0x7e74>
  4070a4:	add	x8, x8, #0x1e9
  4070a8:	adrp	x9, 427000 <argp_failure@@Base+0x19e74>
  4070ac:	add	x9, x9, #0x8c8
  4070b0:	mov	w10, #0x1                   	// #1
  4070b4:	adrp	x11, 428000 <argp_failure@@Base+0x1ae74>
  4070b8:	add	x11, x11, #0x6a0
  4070bc:	stur	x0, [x29, #-8]
  4070c0:	stur	x1, [x29, #-16]
  4070c4:	ldur	x12, [x29, #-16]
  4070c8:	ldrb	w1, [x12]
  4070cc:	mov	x0, x8
  4070d0:	str	x9, [sp, #24]
  4070d4:	str	w10, [sp, #20]
  4070d8:	str	x11, [sp, #8]
  4070dc:	bl	401e90 <printf@plt>
  4070e0:	ldr	x8, [sp, #24]
  4070e4:	ldr	x9, [x8]
  4070e8:	ldr	w10, [x9]
  4070ec:	add	w10, w10, w0
  4070f0:	str	w10, [x9]
  4070f4:	ldr	w10, [sp, #20]
  4070f8:	ldr	x9, [sp, #8]
  4070fc:	str	w10, [x9]
  407100:	ldp	x29, x30, [sp, #48]
  407104:	add	sp, sp, #0x40
  407108:	ret
  40710c:	sub	sp, sp, #0x40
  407110:	stp	x29, x30, [sp, #48]
  407114:	add	x29, sp, #0x30
  407118:	adrp	x8, 415000 <argp_failure@@Base+0x7e74>
  40711c:	add	x8, x8, #0x1cd
  407120:	adrp	x9, 427000 <argp_failure@@Base+0x19e74>
  407124:	add	x9, x9, #0x8c8
  407128:	mov	w10, #0x1                   	// #1
  40712c:	adrp	x11, 428000 <argp_failure@@Base+0x1ae74>
  407130:	add	x11, x11, #0x6a0
  407134:	stur	x0, [x29, #-8]
  407138:	stur	x1, [x29, #-16]
  40713c:	ldur	x12, [x29, #-16]
  407140:	ldrsh	w1, [x12]
  407144:	mov	x0, x8
  407148:	str	x9, [sp, #24]
  40714c:	str	w10, [sp, #20]
  407150:	str	x11, [sp, #8]
  407154:	bl	401e90 <printf@plt>
  407158:	ldr	x8, [sp, #24]
  40715c:	ldr	x9, [x8]
  407160:	ldr	w10, [x9]
  407164:	add	w10, w10, w0
  407168:	str	w10, [x9]
  40716c:	ldr	w10, [sp, #20]
  407170:	ldr	x9, [sp, #8]
  407174:	str	w10, [x9]
  407178:	ldp	x29, x30, [sp, #48]
  40717c:	add	sp, sp, #0x40
  407180:	ret
  407184:	sub	sp, sp, #0x40
  407188:	stp	x29, x30, [sp, #48]
  40718c:	add	x29, sp, #0x30
  407190:	adrp	x8, 415000 <argp_failure@@Base+0x7e74>
  407194:	add	x8, x8, #0x1ee
  407198:	adrp	x9, 427000 <argp_failure@@Base+0x19e74>
  40719c:	add	x9, x9, #0x8c8
  4071a0:	mov	w10, #0x1                   	// #1
  4071a4:	adrp	x11, 428000 <argp_failure@@Base+0x1ae74>
  4071a8:	add	x11, x11, #0x6a0
  4071ac:	stur	x0, [x29, #-8]
  4071b0:	stur	x1, [x29, #-16]
  4071b4:	ldur	x12, [x29, #-16]
  4071b8:	ldrb	w1, [x12]
  4071bc:	ldur	x12, [x29, #-16]
  4071c0:	ldrb	w2, [x12, #1]
  4071c4:	ldur	x12, [x29, #-16]
  4071c8:	ldrb	w3, [x12, #2]
  4071cc:	ldur	x12, [x29, #-16]
  4071d0:	ldrb	w4, [x12, #3]
  4071d4:	ldur	x12, [x29, #-16]
  4071d8:	ldrb	w5, [x12, #4]
  4071dc:	mov	x0, x8
  4071e0:	str	x9, [sp, #24]
  4071e4:	str	w10, [sp, #20]
  4071e8:	str	x11, [sp, #8]
  4071ec:	bl	401e90 <printf@plt>
  4071f0:	ldr	x8, [sp, #24]
  4071f4:	ldr	x9, [x8]
  4071f8:	ldr	w10, [x9]
  4071fc:	add	w10, w10, w0
  407200:	str	w10, [x9]
  407204:	ldr	w10, [sp, #20]
  407208:	ldr	x9, [sp, #8]
  40720c:	str	w10, [x9]
  407210:	ldp	x29, x30, [sp, #48]
  407214:	add	sp, sp, #0x40
  407218:	ret
  40721c:	sub	sp, sp, #0x40
  407220:	stp	x29, x30, [sp, #48]
  407224:	add	x29, sp, #0x30
  407228:	adrp	x8, 415000 <argp_failure@@Base+0x7e74>
  40722c:	add	x8, x8, #0x1da
  407230:	adrp	x9, 427000 <argp_failure@@Base+0x19e74>
  407234:	add	x9, x9, #0x8c8
  407238:	mov	w10, #0x1                   	// #1
  40723c:	adrp	x11, 428000 <argp_failure@@Base+0x1ae74>
  407240:	add	x11, x11, #0x6a0
  407244:	stur	x0, [x29, #-8]
  407248:	stur	x1, [x29, #-16]
  40724c:	ldur	x12, [x29, #-16]
  407250:	ldrb	w1, [x12, #3]
  407254:	ldur	x12, [x29, #-16]
  407258:	ldrb	w2, [x12, #2]
  40725c:	ldur	x12, [x29, #-16]
  407260:	ldrb	w3, [x12, #1]
  407264:	ldur	x12, [x29, #-16]
  407268:	ldrb	w4, [x12]
  40726c:	mov	x0, x8
  407270:	str	x9, [sp, #24]
  407274:	str	w10, [sp, #20]
  407278:	str	x11, [sp, #8]
  40727c:	bl	401e90 <printf@plt>
  407280:	ldr	x8, [sp, #24]
  407284:	ldr	x9, [x8]
  407288:	ldr	w10, [x9]
  40728c:	add	w10, w10, w0
  407290:	str	w10, [x9]
  407294:	ldr	w10, [sp, #20]
  407298:	ldr	x9, [sp, #8]
  40729c:	str	w10, [x9]
  4072a0:	ldp	x29, x30, [sp, #48]
  4072a4:	add	sp, sp, #0x40
  4072a8:	ret
  4072ac:	sub	sp, sp, #0x20
  4072b0:	adrp	x8, 427000 <argp_failure@@Base+0x19e74>
  4072b4:	add	x8, x8, #0xe20
  4072b8:	str	w0, [sp, #20]
  4072bc:	str	x8, [sp, #8]
  4072c0:	ldr	x8, [sp, #8]
  4072c4:	ldr	x8, [x8]
  4072c8:	cbz	x8, 4072f4 <ferror@plt+0x53e4>
  4072cc:	ldr	x8, [sp, #8]
  4072d0:	ldr	w9, [x8, #16]
  4072d4:	ldr	w10, [sp, #20]
  4072d8:	cmp	w9, w10
  4072dc:	b.ne	4072e4 <ferror@plt+0x53d4>  // b.any
  4072e0:	b	4072f4 <ferror@plt+0x53e4>
  4072e4:	ldr	x8, [sp, #8]
  4072e8:	add	x8, x8, #0x20
  4072ec:	str	x8, [sp, #8]
  4072f0:	b	4072c0 <ferror@plt+0x53b0>
  4072f4:	ldr	x8, [sp, #8]
  4072f8:	ldr	x8, [x8]
  4072fc:	cbz	x8, 40730c <ferror@plt+0x53fc>
  407300:	ldr	x8, [sp, #8]
  407304:	str	x8, [sp, #24]
  407308:	b	407314 <ferror@plt+0x5404>
  40730c:	mov	x8, xzr
  407310:	str	x8, [sp, #24]
  407314:	ldr	x0, [sp, #24]
  407318:	add	sp, sp, #0x20
  40731c:	ret
  407320:	sub	sp, sp, #0x20
  407324:	stp	x29, x30, [sp, #16]
  407328:	add	x29, sp, #0x10
  40732c:	adrp	x8, 428000 <argp_failure@@Base+0x1ae74>
  407330:	add	x8, x8, #0x60c
  407334:	str	x0, [sp, #8]
  407338:	ldr	w9, [x8]
  40733c:	cbnz	w9, 407354 <ferror@plt+0x5444>
  407340:	bl	408da8 <ferror@plt+0x6e98>
  407344:	mov	w8, #0x1                   	// #1
  407348:	adrp	x9, 428000 <argp_failure@@Base+0x1ae74>
  40734c:	add	x9, x9, #0x60c
  407350:	str	w8, [x9]
  407354:	adrp	x8, 428000 <argp_failure@@Base+0x1ae74>
  407358:	add	x8, x8, #0x6c0
  40735c:	ldr	x8, [x8]
  407360:	str	x8, [sp]
  407364:	ldr	x8, [sp]
  407368:	cbz	x8, 407394 <ferror@plt+0x5484>
  40736c:	ldr	x8, [sp]
  407370:	ldr	x0, [x8, #8]
  407374:	ldr	x1, [sp, #8]
  407378:	bl	401d10 <strcmp@plt>
  40737c:	cbnz	w0, 407384 <ferror@plt+0x5474>
  407380:	b	407394 <ferror@plt+0x5484>
  407384:	ldr	x8, [sp]
  407388:	ldr	x8, [x8]
  40738c:	str	x8, [sp]
  407390:	b	407364 <ferror@plt+0x5454>
  407394:	ldr	x0, [sp]
  407398:	ldp	x29, x30, [sp, #16]
  40739c:	add	sp, sp, #0x20
  4073a0:	ret
  4073a4:	sub	sp, sp, #0x50
  4073a8:	stp	x29, x30, [sp, #64]
  4073ac:	add	x29, sp, #0x40
  4073b0:	mov	w8, wzr
  4073b4:	mov	w9, #0x1                   	// #1
  4073b8:	stur	x0, [x29, #-8]
  4073bc:	stur	w1, [x29, #-12]
  4073c0:	stur	x2, [x29, #-24]
  4073c4:	ldur	x0, [x29, #-8]
  4073c8:	ldur	w1, [x29, #-12]
  4073cc:	ldur	x2, [x29, #-24]
  4073d0:	ldur	x10, [x29, #-8]
  4073d4:	ldr	x10, [x10, #8]
  4073d8:	str	x0, [sp, #32]
  4073dc:	mov	x0, x10
  4073e0:	str	w8, [sp, #28]
  4073e4:	str	w9, [sp, #24]
  4073e8:	str	w1, [sp, #20]
  4073ec:	str	x2, [sp, #8]
  4073f0:	bl	407320 <ferror@plt+0x5410>
  4073f4:	cmp	x0, #0x0
  4073f8:	ldr	w8, [sp, #28]
  4073fc:	ldr	w9, [sp, #24]
  407400:	csel	w3, w8, w9, ne  // ne = any
  407404:	ldr	x0, [sp, #32]
  407408:	ldr	w1, [sp, #20]
  40740c:	ldr	x2, [sp, #8]
  407410:	bl	4064fc <ferror@plt+0x45ec>
  407414:	ldp	x29, x30, [sp, #64]
  407418:	add	sp, sp, #0x50
  40741c:	ret
  407420:	sub	sp, sp, #0x30
  407424:	stp	x29, x30, [sp, #32]
  407428:	add	x29, sp, #0x20
  40742c:	stur	x0, [x29, #-8]
  407430:	stur	w1, [x29, #-12]
  407434:	str	x2, [sp, #8]
  407438:	ldur	x8, [x29, #-8]
  40743c:	ldr	x0, [x8, #8]
  407440:	bl	407320 <ferror@plt+0x5410>
  407444:	str	x0, [sp]
  407448:	ldr	x8, [sp]
  40744c:	cbnz	x8, 407464 <ferror@plt+0x5554>
  407450:	ldur	x0, [x29, #-8]
  407454:	adrp	x1, 414000 <argp_failure@@Base+0x6e74>
  407458:	add	x1, x1, #0xc76
  40745c:	bl	406138 <ferror@plt+0x4228>
  407460:	b	40747c <ferror@plt+0x556c>
  407464:	ldur	x0, [x29, #-8]
  407468:	ldur	w1, [x29, #-12]
  40746c:	ldr	x2, [sp, #8]
  407470:	ldr	x8, [sp]
  407474:	ldr	x3, [x8, #16]
  407478:	bl	40634c <ferror@plt+0x443c>
  40747c:	ldp	x29, x30, [sp, #32]
  407480:	add	sp, sp, #0x30
  407484:	ret
  407488:	sub	sp, sp, #0x30
  40748c:	stp	x29, x30, [sp, #32]
  407490:	add	x29, sp, #0x20
  407494:	stur	x0, [x29, #-8]
  407498:	stur	w1, [x29, #-12]
  40749c:	str	x2, [sp, #8]
  4074a0:	ldur	x8, [x29, #-8]
  4074a4:	ldr	x0, [x8, #8]
  4074a8:	bl	407320 <ferror@plt+0x5410>
  4074ac:	str	x0, [sp]
  4074b0:	ldr	x8, [sp]
  4074b4:	cbnz	x8, 4074cc <ferror@plt+0x55bc>
  4074b8:	ldur	x0, [x29, #-8]
  4074bc:	adrp	x1, 414000 <argp_failure@@Base+0x6e74>
  4074c0:	add	x1, x1, #0xc8b
  4074c4:	bl	406138 <ferror@plt+0x4228>
  4074c8:	b	4074e4 <ferror@plt+0x55d4>
  4074cc:	ldur	x0, [x29, #-8]
  4074d0:	ldur	w1, [x29, #-12]
  4074d4:	ldr	x2, [sp, #8]
  4074d8:	ldr	x8, [sp]
  4074dc:	ldr	x3, [x8, #24]
  4074e0:	bl	40634c <ferror@plt+0x443c>
  4074e4:	ldp	x29, x30, [sp, #32]
  4074e8:	add	sp, sp, #0x30
  4074ec:	ret
  4074f0:	sub	sp, sp, #0x30
  4074f4:	stp	x29, x30, [sp, #32]
  4074f8:	add	x29, sp, #0x20
  4074fc:	stur	x0, [x29, #-8]
  407500:	stur	w1, [x29, #-12]
  407504:	str	x2, [sp, #8]
  407508:	ldur	x8, [x29, #-8]
  40750c:	ldr	x0, [x8, #8]
  407510:	bl	407320 <ferror@plt+0x5410>
  407514:	str	x0, [sp]
  407518:	ldr	x8, [sp]
  40751c:	cbnz	x8, 407534 <ferror@plt+0x5624>
  407520:	ldur	x0, [x29, #-8]
  407524:	adrp	x1, 414000 <argp_failure@@Base+0x6e74>
  407528:	add	x1, x1, #0xca0
  40752c:	bl	406138 <ferror@plt+0x4228>
  407530:	b	40754c <ferror@plt+0x563c>
  407534:	ldur	x0, [x29, #-8]
  407538:	ldur	w1, [x29, #-12]
  40753c:	ldr	x2, [sp, #8]
  407540:	ldr	x8, [sp]
  407544:	ldr	x3, [x8, #32]
  407548:	bl	40634c <ferror@plt+0x443c>
  40754c:	ldp	x29, x30, [sp, #32]
  407550:	add	sp, sp, #0x30
  407554:	ret
  407558:	sub	sp, sp, #0x30
  40755c:	stp	x29, x30, [sp, #32]
  407560:	add	x29, sp, #0x20
  407564:	stur	x0, [x29, #-8]
  407568:	stur	w1, [x29, #-12]
  40756c:	str	x2, [sp, #8]
  407570:	ldur	x8, [x29, #-8]
  407574:	ldr	x0, [x8, #8]
  407578:	bl	407320 <ferror@plt+0x5410>
  40757c:	str	x0, [sp]
  407580:	ldr	x8, [sp]
  407584:	cbnz	x8, 40759c <ferror@plt+0x568c>
  407588:	ldur	x0, [x29, #-8]
  40758c:	adrp	x1, 414000 <argp_failure@@Base+0x6e74>
  407590:	add	x1, x1, #0xcb3
  407594:	bl	406138 <ferror@plt+0x4228>
  407598:	b	4075b4 <ferror@plt+0x56a4>
  40759c:	ldur	x0, [x29, #-8]
  4075a0:	ldur	w1, [x29, #-12]
  4075a4:	ldr	x2, [sp, #8]
  4075a8:	ldr	x8, [sp]
  4075ac:	ldr	x3, [x8, #40]
  4075b0:	bl	40634c <ferror@plt+0x443c>
  4075b4:	ldp	x29, x30, [sp, #32]
  4075b8:	add	sp, sp, #0x30
  4075bc:	ret
  4075c0:	sub	sp, sp, #0x30
  4075c4:	stp	x29, x30, [sp, #32]
  4075c8:	add	x29, sp, #0x20
  4075cc:	stur	x0, [x29, #-8]
  4075d0:	stur	w1, [x29, #-12]
  4075d4:	str	x2, [sp, #8]
  4075d8:	ldur	x8, [x29, #-8]
  4075dc:	ldr	x0, [x8, #8]
  4075e0:	bl	407320 <ferror@plt+0x5410>
  4075e4:	str	x0, [sp]
  4075e8:	ldr	x8, [sp]
  4075ec:	cbnz	x8, 407604 <ferror@plt+0x56f4>
  4075f0:	ldur	x0, [x29, #-8]
  4075f4:	adrp	x1, 414000 <argp_failure@@Base+0x6e74>
  4075f8:	add	x1, x1, #0xcc6
  4075fc:	bl	406138 <ferror@plt+0x4228>
  407600:	b	40761c <ferror@plt+0x570c>
  407604:	ldur	x0, [x29, #-8]
  407608:	ldur	w1, [x29, #-12]
  40760c:	ldr	x2, [sp, #8]
  407610:	ldr	x8, [sp]
  407614:	ldr	x3, [x8, #48]
  407618:	bl	40634c <ferror@plt+0x443c>
  40761c:	ldp	x29, x30, [sp, #32]
  407620:	add	sp, sp, #0x30
  407624:	ret
  407628:	sub	sp, sp, #0x30
  40762c:	stp	x29, x30, [sp, #32]
  407630:	add	x29, sp, #0x20
  407634:	stur	x0, [x29, #-8]
  407638:	stur	w1, [x29, #-12]
  40763c:	str	x2, [sp, #8]
  407640:	ldur	x8, [x29, #-8]
  407644:	ldr	x0, [x8, #8]
  407648:	bl	407320 <ferror@plt+0x5410>
  40764c:	str	x0, [sp]
  407650:	ldr	x8, [sp]
  407654:	cbnz	x8, 40766c <ferror@plt+0x575c>
  407658:	ldur	x0, [x29, #-8]
  40765c:	adrp	x1, 414000 <argp_failure@@Base+0x6e74>
  407660:	add	x1, x1, #0xcda
  407664:	bl	406138 <ferror@plt+0x4228>
  407668:	b	407684 <ferror@plt+0x5774>
  40766c:	ldur	x0, [x29, #-8]
  407670:	ldur	w1, [x29, #-12]
  407674:	ldr	x2, [sp, #8]
  407678:	ldr	x8, [sp]
  40767c:	ldr	x3, [x8, #56]
  407680:	bl	40634c <ferror@plt+0x443c>
  407684:	ldp	x29, x30, [sp, #32]
  407688:	add	sp, sp, #0x30
  40768c:	ret
  407690:	sub	sp, sp, #0x30
  407694:	stp	x29, x30, [sp, #32]
  407698:	add	x29, sp, #0x20
  40769c:	stur	x0, [x29, #-8]
  4076a0:	stur	w1, [x29, #-12]
  4076a4:	str	x2, [sp, #8]
  4076a8:	ldur	x8, [x29, #-8]
  4076ac:	ldr	x0, [x8, #8]
  4076b0:	bl	407320 <ferror@plt+0x5410>
  4076b4:	str	x0, [sp]
  4076b8:	ldr	x8, [sp]
  4076bc:	cbnz	x8, 4076d4 <ferror@plt+0x57c4>
  4076c0:	ldur	x0, [x29, #-8]
  4076c4:	adrp	x1, 414000 <argp_failure@@Base+0x6e74>
  4076c8:	add	x1, x1, #0xcee
  4076cc:	bl	406138 <ferror@plt+0x4228>
  4076d0:	b	4076ec <ferror@plt+0x57dc>
  4076d4:	ldur	x0, [x29, #-8]
  4076d8:	ldur	w1, [x29, #-12]
  4076dc:	ldr	x2, [sp, #8]
  4076e0:	ldr	x8, [sp]
  4076e4:	ldr	x3, [x8, #64]
  4076e8:	bl	40634c <ferror@plt+0x443c>
  4076ec:	ldp	x29, x30, [sp, #32]
  4076f0:	add	sp, sp, #0x30
  4076f4:	ret
  4076f8:	sub	sp, sp, #0x30
  4076fc:	stp	x29, x30, [sp, #32]
  407700:	add	x29, sp, #0x20
  407704:	stur	x0, [x29, #-8]
  407708:	stur	w1, [x29, #-12]
  40770c:	str	x2, [sp, #8]
  407710:	ldur	x8, [x29, #-8]
  407714:	ldr	x0, [x8, #8]
  407718:	bl	407320 <ferror@plt+0x5410>
  40771c:	str	x0, [sp]
  407720:	ldr	x8, [sp]
  407724:	cbnz	x8, 40773c <ferror@plt+0x582c>
  407728:	ldur	x0, [x29, #-8]
  40772c:	adrp	x1, 414000 <argp_failure@@Base+0x6e74>
  407730:	add	x1, x1, #0xd03
  407734:	bl	406138 <ferror@plt+0x4228>
  407738:	b	407754 <ferror@plt+0x5844>
  40773c:	ldur	x0, [x29, #-8]
  407740:	ldur	w1, [x29, #-12]
  407744:	ldr	x2, [sp, #8]
  407748:	ldr	x8, [sp]
  40774c:	ldr	x3, [x8, #72]
  407750:	bl	40634c <ferror@plt+0x443c>
  407754:	ldp	x29, x30, [sp, #32]
  407758:	add	sp, sp, #0x30
  40775c:	ret
  407760:	sub	sp, sp, #0x30
  407764:	stp	x29, x30, [sp, #32]
  407768:	add	x29, sp, #0x20
  40776c:	stur	x0, [x29, #-8]
  407770:	stur	w1, [x29, #-12]
  407774:	str	x2, [sp, #8]
  407778:	ldur	x8, [x29, #-8]
  40777c:	ldr	x0, [x8, #8]
  407780:	bl	407320 <ferror@plt+0x5410>
  407784:	str	x0, [sp]
  407788:	ldr	x8, [sp]
  40778c:	cbnz	x8, 4077a4 <ferror@plt+0x5894>
  407790:	ldur	x0, [x29, #-8]
  407794:	adrp	x1, 414000 <argp_failure@@Base+0x6e74>
  407798:	add	x1, x1, #0xd18
  40779c:	bl	406138 <ferror@plt+0x4228>
  4077a0:	b	4077bc <ferror@plt+0x58ac>
  4077a4:	ldur	x0, [x29, #-8]
  4077a8:	ldur	w1, [x29, #-12]
  4077ac:	ldr	x2, [sp, #8]
  4077b0:	ldr	x8, [sp]
  4077b4:	ldr	x3, [x8, #80]
  4077b8:	bl	40634c <ferror@plt+0x443c>
  4077bc:	ldp	x29, x30, [sp, #32]
  4077c0:	add	sp, sp, #0x30
  4077c4:	ret
  4077c8:	sub	sp, sp, #0x30
  4077cc:	stp	x29, x30, [sp, #32]
  4077d0:	add	x29, sp, #0x20
  4077d4:	stur	x0, [x29, #-8]
  4077d8:	stur	w1, [x29, #-12]
  4077dc:	str	x2, [sp, #8]
  4077e0:	ldur	x8, [x29, #-8]
  4077e4:	ldr	x0, [x8, #8]
  4077e8:	bl	407320 <ferror@plt+0x5410>
  4077ec:	str	x0, [sp]
  4077f0:	ldr	x8, [sp]
  4077f4:	cbnz	x8, 40780c <ferror@plt+0x58fc>
  4077f8:	ldur	x0, [x29, #-8]
  4077fc:	adrp	x1, 414000 <argp_failure@@Base+0x6e74>
  407800:	add	x1, x1, #0xd2f
  407804:	bl	406138 <ferror@plt+0x4228>
  407808:	b	407824 <ferror@plt+0x5914>
  40780c:	ldur	x0, [x29, #-8]
  407810:	ldur	w1, [x29, #-12]
  407814:	ldr	x2, [sp, #8]
  407818:	ldr	x8, [sp]
  40781c:	ldr	x3, [x8, #88]
  407820:	bl	40634c <ferror@plt+0x443c>
  407824:	ldp	x29, x30, [sp, #32]
  407828:	add	sp, sp, #0x30
  40782c:	ret
  407830:	sub	sp, sp, #0x30
  407834:	stp	x29, x30, [sp, #32]
  407838:	add	x29, sp, #0x20
  40783c:	stur	x0, [x29, #-8]
  407840:	stur	w1, [x29, #-12]
  407844:	str	x2, [sp, #8]
  407848:	ldur	x8, [x29, #-8]
  40784c:	ldr	x0, [x8, #8]
  407850:	bl	407320 <ferror@plt+0x5410>
  407854:	str	x0, [sp]
  407858:	ldr	x8, [sp]
  40785c:	cbnz	x8, 407874 <ferror@plt+0x5964>
  407860:	ldur	x0, [x29, #-8]
  407864:	adrp	x1, 414000 <argp_failure@@Base+0x6e74>
  407868:	add	x1, x1, #0xd47
  40786c:	bl	406138 <ferror@plt+0x4228>
  407870:	b	40788c <ferror@plt+0x597c>
  407874:	ldur	x0, [x29, #-8]
  407878:	ldur	w1, [x29, #-12]
  40787c:	ldr	x2, [sp, #8]
  407880:	ldr	x8, [sp]
  407884:	ldr	x3, [x8, #96]
  407888:	bl	40634c <ferror@plt+0x443c>
  40788c:	ldp	x29, x30, [sp, #32]
  407890:	add	sp, sp, #0x30
  407894:	ret
  407898:	sub	sp, sp, #0x30
  40789c:	stp	x29, x30, [sp, #32]
  4078a0:	add	x29, sp, #0x20
  4078a4:	stur	x0, [x29, #-8]
  4078a8:	stur	w1, [x29, #-12]
  4078ac:	str	x2, [sp, #8]
  4078b0:	ldur	x8, [x29, #-8]
  4078b4:	ldr	x0, [x8, #8]
  4078b8:	bl	407320 <ferror@plt+0x5410>
  4078bc:	str	x0, [sp]
  4078c0:	ldr	x8, [sp]
  4078c4:	cbnz	x8, 4078dc <ferror@plt+0x59cc>
  4078c8:	ldur	x0, [x29, #-8]
  4078cc:	adrp	x1, 414000 <argp_failure@@Base+0x6e74>
  4078d0:	add	x1, x1, #0xd5f
  4078d4:	bl	406138 <ferror@plt+0x4228>
  4078d8:	b	4078f4 <ferror@plt+0x59e4>
  4078dc:	ldur	x0, [x29, #-8]
  4078e0:	ldur	w1, [x29, #-12]
  4078e4:	ldr	x2, [sp, #8]
  4078e8:	ldr	x8, [sp]
  4078ec:	ldr	x3, [x8, #104]
  4078f0:	bl	40634c <ferror@plt+0x443c>
  4078f4:	ldp	x29, x30, [sp, #32]
  4078f8:	add	sp, sp, #0x30
  4078fc:	ret
  407900:	sub	sp, sp, #0x30
  407904:	stp	x29, x30, [sp, #32]
  407908:	add	x29, sp, #0x20
  40790c:	stur	x0, [x29, #-8]
  407910:	stur	w1, [x29, #-12]
  407914:	str	x2, [sp, #8]
  407918:	ldur	x8, [x29, #-8]
  40791c:	ldr	x0, [x8, #8]
  407920:	bl	407320 <ferror@plt+0x5410>
  407924:	str	x0, [sp]
  407928:	ldr	x8, [sp]
  40792c:	cbnz	x8, 407944 <ferror@plt+0x5a34>
  407930:	ldur	x0, [x29, #-8]
  407934:	adrp	x1, 414000 <argp_failure@@Base+0x6e74>
  407938:	add	x1, x1, #0xd74
  40793c:	bl	406138 <ferror@plt+0x4228>
  407940:	b	40795c <ferror@plt+0x5a4c>
  407944:	ldur	x0, [x29, #-8]
  407948:	ldur	w1, [x29, #-12]
  40794c:	ldr	x2, [sp, #8]
  407950:	ldr	x8, [sp]
  407954:	ldr	x3, [x8, #112]
  407958:	bl	40634c <ferror@plt+0x443c>
  40795c:	ldp	x29, x30, [sp, #32]
  407960:	add	sp, sp, #0x30
  407964:	ret
  407968:	sub	sp, sp, #0x30
  40796c:	stp	x29, x30, [sp, #32]
  407970:	add	x29, sp, #0x20
  407974:	stur	x0, [x29, #-8]
  407978:	stur	w1, [x29, #-12]
  40797c:	str	x2, [sp, #8]
  407980:	ldur	x8, [x29, #-8]
  407984:	ldr	x0, [x8, #8]
  407988:	bl	407320 <ferror@plt+0x5410>
  40798c:	str	x0, [sp]
  407990:	ldr	x8, [sp]
  407994:	cbnz	x8, 4079ac <ferror@plt+0x5a9c>
  407998:	ldur	x0, [x29, #-8]
  40799c:	adrp	x1, 414000 <argp_failure@@Base+0x6e74>
  4079a0:	add	x1, x1, #0xd8f
  4079a4:	bl	406138 <ferror@plt+0x4228>
  4079a8:	b	4079c4 <ferror@plt+0x5ab4>
  4079ac:	ldur	x0, [x29, #-8]
  4079b0:	ldur	w1, [x29, #-12]
  4079b4:	ldr	x2, [sp, #8]
  4079b8:	ldr	x8, [sp]
  4079bc:	ldr	x3, [x8, #120]
  4079c0:	bl	40634c <ferror@plt+0x443c>
  4079c4:	ldp	x29, x30, [sp, #32]
  4079c8:	add	sp, sp, #0x30
  4079cc:	ret
  4079d0:	sub	sp, sp, #0x30
  4079d4:	stp	x29, x30, [sp, #32]
  4079d8:	add	x29, sp, #0x20
  4079dc:	stur	x0, [x29, #-8]
  4079e0:	stur	w1, [x29, #-12]
  4079e4:	str	x2, [sp, #8]
  4079e8:	ldur	x8, [x29, #-8]
  4079ec:	ldr	x0, [x8, #8]
  4079f0:	bl	407320 <ferror@plt+0x5410>
  4079f4:	str	x0, [sp]
  4079f8:	ldr	x8, [sp]
  4079fc:	cbnz	x8, 407a14 <ferror@plt+0x5b04>
  407a00:	ldur	x0, [x29, #-8]
  407a04:	adrp	x1, 414000 <argp_failure@@Base+0x6e74>
  407a08:	add	x1, x1, #0xda8
  407a0c:	bl	406138 <ferror@plt+0x4228>
  407a10:	b	407a2c <ferror@plt+0x5b1c>
  407a14:	ldur	x0, [x29, #-8]
  407a18:	ldur	w1, [x29, #-12]
  407a1c:	ldr	x2, [sp, #8]
  407a20:	ldr	x8, [sp]
  407a24:	ldr	x3, [x8, #128]
  407a28:	bl	40634c <ferror@plt+0x443c>
  407a2c:	ldp	x29, x30, [sp, #32]
  407a30:	add	sp, sp, #0x30
  407a34:	ret
  407a38:	sub	sp, sp, #0x30
  407a3c:	stp	x29, x30, [sp, #32]
  407a40:	add	x29, sp, #0x20
  407a44:	stur	x0, [x29, #-8]
  407a48:	stur	w1, [x29, #-12]
  407a4c:	str	x2, [sp, #8]
  407a50:	ldur	x8, [x29, #-8]
  407a54:	ldr	x0, [x8, #8]
  407a58:	bl	407320 <ferror@plt+0x5410>
  407a5c:	str	x0, [sp]
  407a60:	ldr	x8, [sp]
  407a64:	cbnz	x8, 407a7c <ferror@plt+0x5b6c>
  407a68:	ldur	x0, [x29, #-8]
  407a6c:	adrp	x1, 414000 <argp_failure@@Base+0x6e74>
  407a70:	add	x1, x1, #0xdc0
  407a74:	bl	406138 <ferror@plt+0x4228>
  407a78:	b	407a94 <ferror@plt+0x5b84>
  407a7c:	ldur	x0, [x29, #-8]
  407a80:	ldur	w1, [x29, #-12]
  407a84:	ldr	x2, [sp, #8]
  407a88:	ldr	x8, [sp]
  407a8c:	ldr	x3, [x8, #136]
  407a90:	bl	40634c <ferror@plt+0x443c>
  407a94:	ldp	x29, x30, [sp, #32]
  407a98:	add	sp, sp, #0x30
  407a9c:	ret
  407aa0:	sub	sp, sp, #0x30
  407aa4:	stp	x29, x30, [sp, #32]
  407aa8:	add	x29, sp, #0x20
  407aac:	stur	x0, [x29, #-8]
  407ab0:	stur	w1, [x29, #-12]
  407ab4:	str	x2, [sp, #8]
  407ab8:	ldur	x8, [x29, #-8]
  407abc:	ldr	x0, [x8, #8]
  407ac0:	bl	407320 <ferror@plt+0x5410>
  407ac4:	str	x0, [sp]
  407ac8:	ldr	x8, [sp]
  407acc:	cbnz	x8, 407ae4 <ferror@plt+0x5bd4>
  407ad0:	ldur	x0, [x29, #-8]
  407ad4:	adrp	x1, 414000 <argp_failure@@Base+0x6e74>
  407ad8:	add	x1, x1, #0xdda
  407adc:	bl	406138 <ferror@plt+0x4228>
  407ae0:	b	407afc <ferror@plt+0x5bec>
  407ae4:	ldur	x0, [x29, #-8]
  407ae8:	ldur	w1, [x29, #-12]
  407aec:	ldr	x2, [sp, #8]
  407af0:	ldr	x8, [sp]
  407af4:	ldr	x3, [x8, #144]
  407af8:	bl	40634c <ferror@plt+0x443c>
  407afc:	ldp	x29, x30, [sp, #32]
  407b00:	add	sp, sp, #0x30
  407b04:	ret
  407b08:	sub	sp, sp, #0x30
  407b0c:	stp	x29, x30, [sp, #32]
  407b10:	add	x29, sp, #0x20
  407b14:	stur	x0, [x29, #-8]
  407b18:	stur	w1, [x29, #-12]
  407b1c:	str	x2, [sp, #8]
  407b20:	ldur	x8, [x29, #-8]
  407b24:	ldr	x0, [x8, #8]
  407b28:	bl	407320 <ferror@plt+0x5410>
  407b2c:	str	x0, [sp]
  407b30:	ldr	x8, [sp]
  407b34:	cbnz	x8, 407b4c <ferror@plt+0x5c3c>
  407b38:	ldur	x0, [x29, #-8]
  407b3c:	adrp	x1, 414000 <argp_failure@@Base+0x6e74>
  407b40:	add	x1, x1, #0xdf3
  407b44:	bl	406138 <ferror@plt+0x4228>
  407b48:	b	407b64 <ferror@plt+0x5c54>
  407b4c:	ldur	x0, [x29, #-8]
  407b50:	ldur	w1, [x29, #-12]
  407b54:	ldr	x2, [sp, #8]
  407b58:	ldr	x8, [sp]
  407b5c:	ldr	x3, [x8, #152]
  407b60:	bl	40634c <ferror@plt+0x443c>
  407b64:	ldp	x29, x30, [sp, #32]
  407b68:	add	sp, sp, #0x30
  407b6c:	ret
  407b70:	sub	sp, sp, #0x30
  407b74:	stp	x29, x30, [sp, #32]
  407b78:	add	x29, sp, #0x20
  407b7c:	stur	x0, [x29, #-8]
  407b80:	stur	w1, [x29, #-12]
  407b84:	str	x2, [sp, #8]
  407b88:	ldur	x8, [x29, #-8]
  407b8c:	ldr	x0, [x8, #8]
  407b90:	bl	407320 <ferror@plt+0x5410>
  407b94:	str	x0, [sp]
  407b98:	ldr	x8, [sp]
  407b9c:	cbnz	x8, 407bb4 <ferror@plt+0x5ca4>
  407ba0:	ldur	x0, [x29, #-8]
  407ba4:	adrp	x1, 414000 <argp_failure@@Base+0x6e74>
  407ba8:	add	x1, x1, #0xe0e
  407bac:	bl	406138 <ferror@plt+0x4228>
  407bb0:	b	407bcc <ferror@plt+0x5cbc>
  407bb4:	ldur	x0, [x29, #-8]
  407bb8:	ldur	w1, [x29, #-12]
  407bbc:	ldr	x2, [sp, #8]
  407bc0:	ldr	x8, [sp]
  407bc4:	ldr	x3, [x8, #160]
  407bc8:	bl	40634c <ferror@plt+0x443c>
  407bcc:	ldp	x29, x30, [sp, #32]
  407bd0:	add	sp, sp, #0x30
  407bd4:	ret
  407bd8:	sub	sp, sp, #0x30
  407bdc:	stp	x29, x30, [sp, #32]
  407be0:	add	x29, sp, #0x20
  407be4:	stur	x0, [x29, #-8]
  407be8:	stur	w1, [x29, #-12]
  407bec:	str	x2, [sp, #8]
  407bf0:	ldur	x8, [x29, #-8]
  407bf4:	ldr	x0, [x8, #8]
  407bf8:	bl	407320 <ferror@plt+0x5410>
  407bfc:	str	x0, [sp]
  407c00:	ldr	x8, [sp]
  407c04:	cbnz	x8, 407c1c <ferror@plt+0x5d0c>
  407c08:	ldur	x0, [x29, #-8]
  407c0c:	adrp	x1, 414000 <argp_failure@@Base+0x6e74>
  407c10:	add	x1, x1, #0xe2a
  407c14:	bl	406138 <ferror@plt+0x4228>
  407c18:	b	407c34 <ferror@plt+0x5d24>
  407c1c:	ldur	x0, [x29, #-8]
  407c20:	ldur	w1, [x29, #-12]
  407c24:	ldr	x2, [sp, #8]
  407c28:	ldr	x8, [sp]
  407c2c:	ldr	x3, [x8, #168]
  407c30:	bl	40634c <ferror@plt+0x443c>
  407c34:	ldp	x29, x30, [sp, #32]
  407c38:	add	sp, sp, #0x30
  407c3c:	ret
  407c40:	sub	sp, sp, #0x30
  407c44:	stp	x29, x30, [sp, #32]
  407c48:	add	x29, sp, #0x20
  407c4c:	stur	x0, [x29, #-8]
  407c50:	stur	w1, [x29, #-12]
  407c54:	str	x2, [sp, #8]
  407c58:	ldur	x8, [x29, #-8]
  407c5c:	ldr	x0, [x8, #8]
  407c60:	bl	407320 <ferror@plt+0x5410>
  407c64:	str	x0, [sp]
  407c68:	ldr	x8, [sp]
  407c6c:	cbnz	x8, 407c84 <ferror@plt+0x5d74>
  407c70:	ldur	x0, [x29, #-8]
  407c74:	adrp	x1, 414000 <argp_failure@@Base+0x6e74>
  407c78:	add	x1, x1, #0xe46
  407c7c:	bl	406138 <ferror@plt+0x4228>
  407c80:	b	407c9c <ferror@plt+0x5d8c>
  407c84:	ldur	x0, [x29, #-8]
  407c88:	ldur	w1, [x29, #-12]
  407c8c:	ldr	x2, [sp, #8]
  407c90:	ldr	x8, [sp]
  407c94:	ldr	x3, [x8, #176]
  407c98:	bl	40634c <ferror@plt+0x443c>
  407c9c:	ldp	x29, x30, [sp, #32]
  407ca0:	add	sp, sp, #0x30
  407ca4:	ret
  407ca8:	sub	sp, sp, #0x30
  407cac:	stp	x29, x30, [sp, #32]
  407cb0:	add	x29, sp, #0x20
  407cb4:	stur	x0, [x29, #-8]
  407cb8:	stur	w1, [x29, #-12]
  407cbc:	str	x2, [sp, #8]
  407cc0:	ldur	x8, [x29, #-8]
  407cc4:	ldr	x0, [x8, #8]
  407cc8:	bl	407320 <ferror@plt+0x5410>
  407ccc:	str	x0, [sp]
  407cd0:	ldr	x8, [sp]
  407cd4:	cbnz	x8, 407cec <ferror@plt+0x5ddc>
  407cd8:	ldur	x0, [x29, #-8]
  407cdc:	adrp	x1, 414000 <argp_failure@@Base+0x6e74>
  407ce0:	add	x1, x1, #0xe5f
  407ce4:	bl	406138 <ferror@plt+0x4228>
  407ce8:	b	407d04 <ferror@plt+0x5df4>
  407cec:	ldur	x0, [x29, #-8]
  407cf0:	ldur	w1, [x29, #-12]
  407cf4:	ldr	x2, [sp, #8]
  407cf8:	ldr	x8, [sp]
  407cfc:	ldr	x3, [x8, #184]
  407d00:	bl	40634c <ferror@plt+0x443c>
  407d04:	ldp	x29, x30, [sp, #32]
  407d08:	add	sp, sp, #0x30
  407d0c:	ret
  407d10:	sub	sp, sp, #0x30
  407d14:	stp	x29, x30, [sp, #32]
  407d18:	add	x29, sp, #0x20
  407d1c:	stur	x0, [x29, #-8]
  407d20:	stur	w1, [x29, #-12]
  407d24:	str	x2, [sp, #8]
  407d28:	ldur	x8, [x29, #-8]
  407d2c:	ldr	x0, [x8, #8]
  407d30:	bl	407320 <ferror@plt+0x5410>
  407d34:	str	x0, [sp]
  407d38:	ldr	x8, [sp]
  407d3c:	cbnz	x8, 407d54 <ferror@plt+0x5e44>
  407d40:	ldur	x0, [x29, #-8]
  407d44:	adrp	x1, 414000 <argp_failure@@Base+0x6e74>
  407d48:	add	x1, x1, #0xe7d
  407d4c:	bl	406138 <ferror@plt+0x4228>
  407d50:	b	407d6c <ferror@plt+0x5e5c>
  407d54:	ldur	x0, [x29, #-8]
  407d58:	ldur	w1, [x29, #-12]
  407d5c:	ldr	x2, [sp, #8]
  407d60:	ldr	x8, [sp]
  407d64:	ldr	x3, [x8, #192]
  407d68:	bl	40634c <ferror@plt+0x443c>
  407d6c:	ldp	x29, x30, [sp, #32]
  407d70:	add	sp, sp, #0x30
  407d74:	ret
  407d78:	sub	sp, sp, #0x50
  407d7c:	stp	x29, x30, [sp, #64]
  407d80:	add	x29, sp, #0x40
  407d84:	mov	w8, #0x8927                	// #35111
  407d88:	stur	x0, [x29, #-8]
  407d8c:	stur	w1, [x29, #-12]
  407d90:	stur	x2, [x29, #-24]
  407d94:	ldur	x9, [x29, #-8]
  407d98:	ldr	w0, [x9, #16]
  407d9c:	ldur	x9, [x29, #-8]
  407da0:	ldr	x2, [x9, #8]
  407da4:	mov	w1, w8
  407da8:	bl	40c204 <argp_usage@@Base+0x12e0>
  407dac:	cmp	w0, #0x0
  407db0:	cset	w8, ge  // ge = tcont
  407db4:	tbnz	w8, #0, 407dcc <ferror@plt+0x5ebc>
  407db8:	ldur	x0, [x29, #-8]
  407dbc:	ldur	w1, [x29, #-12]
  407dc0:	ldur	x2, [x29, #-24]
  407dc4:	mov	w3, #0x1                   	// #1
  407dc8:	bl	4064fc <ferror@plt+0x45ec>
  407dcc:	ldur	x8, [x29, #-8]
  407dd0:	ldr	x8, [x8, #8]
  407dd4:	ldrh	w0, [x8, #16]
  407dd8:	bl	4072ac <ferror@plt+0x539c>
  407ddc:	str	x0, [sp, #32]
  407de0:	ldur	x0, [x29, #-8]
  407de4:	ldur	w1, [x29, #-12]
  407de8:	ldur	x2, [x29, #-24]
  407dec:	ldr	x8, [sp, #32]
  407df0:	mov	w9, #0x0                   	// #0
  407df4:	str	x0, [sp, #24]
  407df8:	str	w1, [sp, #20]
  407dfc:	str	x2, [sp, #8]
  407e00:	str	w9, [sp, #4]
  407e04:	cbz	x8, 407e1c <ferror@plt+0x5f0c>
  407e08:	ldr	x8, [sp, #32]
  407e0c:	ldr	x8, [x8, #24]
  407e10:	cmp	x8, #0x0
  407e14:	cset	w9, ne  // ne = any
  407e18:	str	w9, [sp, #4]
  407e1c:	ldr	w8, [sp, #4]
  407e20:	mov	w9, #0x1                   	// #1
  407e24:	mov	w10, wzr
  407e28:	tst	w8, #0x1
  407e2c:	csel	w3, w10, w9, ne  // ne = any
  407e30:	ldr	x0, [sp, #24]
  407e34:	ldr	w1, [sp, #20]
  407e38:	ldr	x2, [sp, #8]
  407e3c:	bl	4064fc <ferror@plt+0x45ec>
  407e40:	ldp	x29, x30, [sp, #64]
  407e44:	add	sp, sp, #0x50
  407e48:	ret
  407e4c:	sub	sp, sp, #0x30
  407e50:	stp	x29, x30, [sp, #32]
  407e54:	add	x29, sp, #0x20
  407e58:	mov	w8, #0x8927                	// #35111
  407e5c:	stur	x0, [x29, #-8]
  407e60:	stur	w1, [x29, #-12]
  407e64:	str	x2, [sp, #8]
  407e68:	ldur	x9, [x29, #-8]
  407e6c:	ldr	w0, [x9, #16]
  407e70:	ldur	x9, [x29, #-8]
  407e74:	ldr	x2, [x9, #8]
  407e78:	mov	w1, w8
  407e7c:	bl	40c204 <argp_usage@@Base+0x12e0>
  407e80:	cmp	w0, #0x0
  407e84:	cset	w8, ge  // ge = tcont
  407e88:	tbnz	w8, #0, 407eb0 <ferror@plt+0x5fa0>
  407e8c:	bl	401eb0 <__errno_location@plt>
  407e90:	ldr	w1, [x0]
  407e94:	ldur	x8, [x29, #-8]
  407e98:	ldr	x3, [x8, #8]
  407e9c:	mov	w0, #0x1                   	// #1
  407ea0:	adrp	x2, 414000 <argp_failure@@Base+0x6e74>
  407ea4:	add	x2, x2, #0xe98
  407ea8:	bl	401b50 <error@plt>
  407eac:	b	407f08 <ferror@plt+0x5ff8>
  407eb0:	ldur	x8, [x29, #-8]
  407eb4:	ldr	x8, [x8, #8]
  407eb8:	ldrh	w0, [x8, #16]
  407ebc:	bl	4072ac <ferror@plt+0x539c>
  407ec0:	str	x0, [sp]
  407ec4:	ldr	x8, [sp]
  407ec8:	cbz	x8, 407ef8 <ferror@plt+0x5fe8>
  407ecc:	ldr	x8, [sp]
  407ed0:	ldr	x8, [x8, #24]
  407ed4:	cbz	x8, 407ef8 <ferror@plt+0x5fe8>
  407ed8:	ldr	x8, [sp]
  407edc:	ldr	x8, [x8, #24]
  407ee0:	ldur	x0, [x29, #-8]
  407ee4:	ldur	x9, [x29, #-8]
  407ee8:	ldr	x9, [x9, #8]
  407eec:	add	x1, x9, #0x12
  407ef0:	blr	x8
  407ef4:	b	407f08 <ferror@plt+0x5ff8>
  407ef8:	ldur	x0, [x29, #-8]
  407efc:	adrp	x1, 414000 <argp_failure@@Base+0x6e74>
  407f00:	add	x1, x1, #0xec0
  407f04:	bl	406138 <ferror@plt+0x4228>
  407f08:	ldp	x29, x30, [sp, #32]
  407f0c:	add	sp, sp, #0x30
  407f10:	ret
  407f14:	sub	sp, sp, #0x30
  407f18:	stp	x29, x30, [sp, #32]
  407f1c:	add	x29, sp, #0x20
  407f20:	mov	w8, #0x8927                	// #35111
  407f24:	stur	x0, [x29, #-8]
  407f28:	stur	w1, [x29, #-12]
  407f2c:	str	x2, [sp, #8]
  407f30:	ldur	x9, [x29, #-8]
  407f34:	ldr	w0, [x9, #16]
  407f38:	ldur	x9, [x29, #-8]
  407f3c:	ldr	x2, [x9, #8]
  407f40:	mov	w1, w8
  407f44:	bl	40c204 <argp_usage@@Base+0x12e0>
  407f48:	cmp	w0, #0x0
  407f4c:	cset	w8, lt  // lt = tstop
  407f50:	tbnz	w8, #0, 407f70 <ferror@plt+0x6060>
  407f54:	ldur	x0, [x29, #-8]
  407f58:	ldur	w1, [x29, #-12]
  407f5c:	ldr	x2, [sp, #8]
  407f60:	mov	w8, wzr
  407f64:	mov	w3, w8
  407f68:	bl	4064fc <ferror@plt+0x45ec>
  407f6c:	b	407f84 <ferror@plt+0x6074>
  407f70:	ldur	x0, [x29, #-8]
  407f74:	ldur	w1, [x29, #-12]
  407f78:	ldr	x2, [sp, #8]
  407f7c:	mov	w3, #0x1                   	// #1
  407f80:	bl	4064fc <ferror@plt+0x45ec>
  407f84:	ldp	x29, x30, [sp, #32]
  407f88:	add	sp, sp, #0x30
  407f8c:	ret
  407f90:	sub	sp, sp, #0x30
  407f94:	stp	x29, x30, [sp, #32]
  407f98:	add	x29, sp, #0x20
  407f9c:	mov	w8, #0x8927                	// #35111
  407fa0:	stur	x0, [x29, #-8]
  407fa4:	stur	w1, [x29, #-12]
  407fa8:	str	x2, [sp, #8]
  407fac:	ldur	x9, [x29, #-8]
  407fb0:	ldr	w0, [x9, #16]
  407fb4:	ldur	x9, [x29, #-8]
  407fb8:	ldr	x2, [x9, #8]
  407fbc:	mov	w1, w8
  407fc0:	bl	40c204 <argp_usage@@Base+0x12e0>
  407fc4:	cmp	w0, #0x0
  407fc8:	cset	w8, ge  // ge = tcont
  407fcc:	tbnz	w8, #0, 407ff4 <ferror@plt+0x60e4>
  407fd0:	bl	401eb0 <__errno_location@plt>
  407fd4:	ldr	w1, [x0]
  407fd8:	ldur	x8, [x29, #-8]
  407fdc:	ldr	x3, [x8, #8]
  407fe0:	mov	w0, #0x1                   	// #1
  407fe4:	adrp	x2, 414000 <argp_failure@@Base+0x6e74>
  407fe8:	add	x2, x2, #0xe98
  407fec:	bl	401b50 <error@plt>
  407ff0:	b	408034 <ferror@plt+0x6124>
  407ff4:	ldur	x8, [x29, #-8]
  407ff8:	ldr	x8, [x8, #8]
  407ffc:	ldrh	w0, [x8, #16]
  408000:	bl	4072ac <ferror@plt+0x539c>
  408004:	str	x0, [sp]
  408008:	ldr	x8, [sp]
  40800c:	cbz	x8, 408024 <ferror@plt+0x6114>
  408010:	ldur	x0, [x29, #-8]
  408014:	ldr	x8, [sp]
  408018:	ldr	x1, [x8, #8]
  40801c:	bl	406138 <ferror@plt+0x4228>
  408020:	b	408034 <ferror@plt+0x6124>
  408024:	ldur	x0, [x29, #-8]
  408028:	adrp	x1, 414000 <argp_failure@@Base+0x6e74>
  40802c:	add	x1, x1, #0xed1
  408030:	bl	406138 <ferror@plt+0x4228>
  408034:	ldp	x29, x30, [sp, #32]
  408038:	add	sp, sp, #0x30
  40803c:	ret
  408040:	sub	sp, sp, #0x30
  408044:	stp	x29, x30, [sp, #32]
  408048:	add	x29, sp, #0x20
  40804c:	mov	w8, #0x891d                	// #35101
  408050:	stur	x0, [x29, #-8]
  408054:	stur	w1, [x29, #-12]
  408058:	str	x2, [sp, #8]
  40805c:	ldur	x9, [x29, #-8]
  408060:	ldr	w0, [x9, #16]
  408064:	ldur	x9, [x29, #-8]
  408068:	ldr	x2, [x9, #8]
  40806c:	mov	w1, w8
  408070:	bl	40c204 <argp_usage@@Base+0x12e0>
  408074:	cmp	w0, #0x0
  408078:	cset	w8, lt  // lt = tstop
  40807c:	tbnz	w8, #0, 40809c <ferror@plt+0x618c>
  408080:	ldur	x0, [x29, #-8]
  408084:	ldur	w1, [x29, #-12]
  408088:	ldr	x2, [sp, #8]
  40808c:	mov	w8, wzr
  408090:	mov	w3, w8
  408094:	bl	4064fc <ferror@plt+0x45ec>
  408098:	b	4080b0 <ferror@plt+0x61a0>
  40809c:	ldur	x0, [x29, #-8]
  4080a0:	ldur	w1, [x29, #-12]
  4080a4:	ldr	x2, [sp, #8]
  4080a8:	mov	w3, #0x1                   	// #1
  4080ac:	bl	4064fc <ferror@plt+0x45ec>
  4080b0:	ldp	x29, x30, [sp, #32]
  4080b4:	add	sp, sp, #0x30
  4080b8:	ret
  4080bc:	sub	sp, sp, #0x50
  4080c0:	stp	x29, x30, [sp, #64]
  4080c4:	add	x29, sp, #0x40
  4080c8:	mov	w8, #0x891d                	// #35101
  4080cc:	stur	x0, [x29, #-8]
  4080d0:	stur	w1, [x29, #-12]
  4080d4:	stur	x2, [x29, #-24]
  4080d8:	ldur	x9, [x29, #-8]
  4080dc:	ldr	w0, [x9, #16]
  4080e0:	ldur	x9, [x29, #-8]
  4080e4:	ldr	x2, [x9, #8]
  4080e8:	mov	w1, w8
  4080ec:	bl	40c204 <argp_usage@@Base+0x12e0>
  4080f0:	cmp	w0, #0x0
  4080f4:	cset	w8, ge  // ge = tcont
  4080f8:	tbnz	w8, #0, 408120 <ferror@plt+0x6210>
  4080fc:	bl	401eb0 <__errno_location@plt>
  408100:	ldr	w1, [x0]
  408104:	ldur	x8, [x29, #-8]
  408108:	ldr	x3, [x8, #8]
  40810c:	mov	w0, #0x1                   	// #1
  408110:	adrp	x2, 414000 <argp_failure@@Base+0x6e74>
  408114:	add	x2, x2, #0x8c9
  408118:	bl	401b50 <error@plt>
  40811c:	b	40817c <ferror@plt+0x626c>
  408120:	ldur	x0, [x29, #-8]
  408124:	ldur	w1, [x29, #-12]
  408128:	ldur	x2, [x29, #-24]
  40812c:	ldur	x8, [x29, #-8]
  408130:	ldr	x8, [x8, #8]
  408134:	ldr	w9, [x8, #16]
  408138:	str	x0, [sp, #32]
  40813c:	str	w1, [sp, #28]
  408140:	str	x2, [sp, #16]
  408144:	cbz	w9, 40815c <ferror@plt+0x624c>
  408148:	ldur	x8, [x29, #-8]
  40814c:	ldr	x8, [x8, #8]
  408150:	ldr	w9, [x8, #16]
  408154:	str	w9, [sp, #12]
  408158:	b	408164 <ferror@plt+0x6254>
  40815c:	mov	w8, #0x1                   	// #1
  408160:	str	w8, [sp, #12]
  408164:	ldr	w8, [sp, #12]
  408168:	ldr	x0, [sp, #32]
  40816c:	ldr	w1, [sp, #28]
  408170:	ldr	x2, [sp, #16]
  408174:	mov	w3, w8
  408178:	bl	406180 <ferror@plt+0x4270>
  40817c:	ldp	x29, x30, [sp, #64]
  408180:	add	sp, sp, #0x50
  408184:	ret
  408188:	sub	sp, sp, #0x30
  40818c:	stp	x29, x30, [sp, #32]
  408190:	add	x29, sp, #0x20
  408194:	mov	w8, #0x8942                	// #35138
  408198:	stur	x0, [x29, #-8]
  40819c:	stur	w1, [x29, #-12]
  4081a0:	str	x2, [sp, #8]
  4081a4:	ldur	x9, [x29, #-8]
  4081a8:	ldr	w0, [x9, #16]
  4081ac:	ldur	x9, [x29, #-8]
  4081b0:	ldr	x2, [x9, #8]
  4081b4:	mov	w1, w8
  4081b8:	bl	40c204 <argp_usage@@Base+0x12e0>
  4081bc:	cmp	w0, #0x0
  4081c0:	cset	w8, lt  // lt = tstop
  4081c4:	tbnz	w8, #0, 4081f8 <ferror@plt+0x62e8>
  4081c8:	ldur	x0, [x29, #-8]
  4081cc:	ldur	w1, [x29, #-12]
  4081d0:	ldr	x2, [sp, #8]
  4081d4:	ldur	x8, [x29, #-8]
  4081d8:	ldr	x8, [x8, #8]
  4081dc:	ldr	w9, [x8, #16]
  4081e0:	mov	w10, wzr
  4081e4:	mov	w11, #0x1                   	// #1
  4081e8:	cmp	w9, #0x0
  4081ec:	csel	w3, w10, w11, ge  // ge = tcont
  4081f0:	bl	4064fc <ferror@plt+0x45ec>
  4081f4:	b	40820c <ferror@plt+0x62fc>
  4081f8:	ldur	x0, [x29, #-8]
  4081fc:	ldur	w1, [x29, #-12]
  408200:	ldr	x2, [sp, #8]
  408204:	mov	w3, #0x1                   	// #1
  408208:	bl	4064fc <ferror@plt+0x45ec>
  40820c:	ldp	x29, x30, [sp, #32]
  408210:	add	sp, sp, #0x30
  408214:	ret
  408218:	sub	sp, sp, #0x30
  40821c:	stp	x29, x30, [sp, #32]
  408220:	add	x29, sp, #0x20
  408224:	mov	w8, #0x8942                	// #35138
  408228:	stur	x0, [x29, #-8]
  40822c:	stur	w1, [x29, #-12]
  408230:	str	x2, [sp, #8]
  408234:	ldur	x9, [x29, #-8]
  408238:	ldr	w0, [x9, #16]
  40823c:	ldur	x9, [x29, #-8]
  408240:	ldr	x2, [x9, #8]
  408244:	mov	w1, w8
  408248:	bl	40c204 <argp_usage@@Base+0x12e0>
  40824c:	cmp	w0, #0x0
  408250:	cset	w8, ge  // ge = tcont
  408254:	tbnz	w8, #0, 40827c <ferror@plt+0x636c>
  408258:	bl	401eb0 <__errno_location@plt>
  40825c:	ldr	w1, [x0]
  408260:	ldur	x8, [x29, #-8]
  408264:	ldr	x3, [x8, #8]
  408268:	mov	w0, #0x1                   	// #1
  40826c:	adrp	x2, 414000 <argp_failure@@Base+0x6e74>
  408270:	add	x2, x2, #0xee2
  408274:	bl	401b50 <error@plt>
  408278:	b	408298 <ferror@plt+0x6388>
  40827c:	ldur	x0, [x29, #-8]
  408280:	ldur	w1, [x29, #-12]
  408284:	ldr	x2, [sp, #8]
  408288:	ldur	x8, [x29, #-8]
  40828c:	ldr	x8, [x8, #8]
  408290:	ldr	w3, [x8, #16]
  408294:	bl	406180 <ferror@plt+0x4270>
  408298:	ldp	x29, x30, [sp, #32]
  40829c:	add	sp, sp, #0x30
  4082a0:	ret
  4082a4:	sub	sp, sp, #0x30
  4082a8:	stp	x29, x30, [sp, #32]
  4082ac:	add	x29, sp, #0x20
  4082b0:	stur	x0, [x29, #-8]
  4082b4:	str	x1, [sp, #16]
  4082b8:	ldur	x8, [x29, #-8]
  4082bc:	cbnz	x8, 4082dc <ferror@plt+0x63cc>
  4082c0:	ldr	x3, [sp, #16]
  4082c4:	mov	w0, #0x1                   	// #1
  4082c8:	mov	w8, wzr
  4082cc:	mov	w1, w8
  4082d0:	adrp	x2, 414000 <argp_failure@@Base+0x6e74>
  4082d4:	add	x2, x2, #0xf8c
  4082d8:	bl	401b50 <error@plt>
  4082dc:	ldur	x8, [x29, #-8]
  4082e0:	ldr	w9, [x8, #8]
  4082e4:	and	w9, w9, #0x1
  4082e8:	cbnz	w9, 40833c <ferror@plt+0x642c>
  4082ec:	mov	x0, #0x8                   	// #8
  4082f0:	bl	401c10 <malloc@plt>
  4082f4:	ldur	x8, [x29, #-8]
  4082f8:	str	x0, [x8, #16]
  4082fc:	ldur	x8, [x29, #-8]
  408300:	ldr	x8, [x8, #16]
  408304:	cbnz	x8, 408320 <ferror@plt+0x6410>
  408308:	bl	401eb0 <__errno_location@plt>
  40830c:	ldr	w1, [x0]
  408310:	mov	w0, #0x1                   	// #1
  408314:	adrp	x2, 414000 <argp_failure@@Base+0x6e74>
  408318:	add	x2, x2, #0xfb3
  40831c:	bl	401b50 <error@plt>
  408320:	ldur	x8, [x29, #-8]
  408324:	ldr	x8, [x8, #16]
  408328:	str	wzr, [x8]
  40832c:	ldur	x8, [x29, #-8]
  408330:	ldr	w9, [x8, #8]
  408334:	orr	w9, w9, #0x1
  408338:	str	w9, [x8, #8]
  40833c:	ldur	x8, [x29, #-8]
  408340:	ldr	x8, [x8, #16]
  408344:	ldr	w9, [x8]
  408348:	and	w9, w9, #0x1
  40834c:	cbz	w9, 408370 <ferror@plt+0x6460>
  408350:	ldur	x8, [x29, #-8]
  408354:	ldr	x3, [x8]
  408358:	mov	w0, #0x1                   	// #1
  40835c:	mov	w9, wzr
  408360:	mov	w1, w9
  408364:	adrp	x2, 414000 <argp_failure@@Base+0x6e74>
  408368:	add	x2, x2, #0xfe7
  40836c:	bl	401b50 <error@plt>
  408370:	ldr	x0, [sp, #16]
  408374:	add	x1, sp, #0x8
  408378:	mov	w8, wzr
  40837c:	mov	w2, w8
  408380:	bl	401d30 <strtol@plt>
  408384:	ldur	x9, [x29, #-8]
  408388:	ldr	x9, [x9, #16]
  40838c:	str	w0, [x9, #4]
  408390:	ldr	x9, [sp, #16]
  408394:	ldrb	w8, [x9]
  408398:	cbz	w8, 4083a8 <ferror@plt+0x6498>
  40839c:	ldr	x8, [sp, #8]
  4083a0:	ldrb	w9, [x8]
  4083a4:	cbz	w9, 4083cc <ferror@plt+0x64bc>
  4083a8:	ldr	x3, [sp, #16]
  4083ac:	ldur	x8, [x29, #-8]
  4083b0:	ldr	x4, [x8]
  4083b4:	mov	w0, #0x1                   	// #1
  4083b8:	mov	w9, wzr
  4083bc:	mov	w1, w9
  4083c0:	adrp	x2, 415000 <argp_failure@@Base+0x7e74>
  4083c4:	add	x2, x2, #0x12
  4083c8:	bl	401b50 <error@plt>
  4083cc:	ldur	x8, [x29, #-8]
  4083d0:	ldr	x8, [x8, #16]
  4083d4:	ldr	w9, [x8]
  4083d8:	orr	w9, w9, #0x1
  4083dc:	str	w9, [x8]
  4083e0:	ldp	x29, x30, [sp, #32]
  4083e4:	add	sp, sp, #0x30
  4083e8:	ret
  4083ec:	sub	sp, sp, #0x40
  4083f0:	stp	x29, x30, [sp, #48]
  4083f4:	add	x29, sp, #0x30
  4083f8:	mov	w8, #0x1                   	// #1
  4083fc:	stur	x0, [x29, #-16]
  408400:	sturb	w1, [x29, #-17]
  408404:	str	x2, [sp, #16]
  408408:	ldur	x9, [x29, #-16]
  40840c:	ldr	x9, [x9]
  408410:	str	x9, [sp, #8]
  408414:	ldurb	w10, [x29, #-17]
  408418:	cmp	w10, #0x54
  40841c:	cset	w10, eq  // eq = none
  408420:	eor	w8, w10, w8
  408424:	tbnz	w8, #0, 40843c <ferror@plt+0x652c>
  408428:	b	40842c <ferror@plt+0x651c>
  40842c:	ldr	x0, [sp, #8]
  408430:	ldr	x1, [sp, #16]
  408434:	bl	4082a4 <ferror@plt+0x6394>
  408438:	b	408444 <ferror@plt+0x6534>
  40843c:	stur	wzr, [x29, #-4]
  408440:	b	40844c <ferror@plt+0x653c>
  408444:	mov	w8, #0x1                   	// #1
  408448:	stur	w8, [x29, #-4]
  40844c:	ldur	w0, [x29, #-4]
  408450:	ldp	x29, x30, [sp, #48]
  408454:	add	sp, sp, #0x40
  408458:	ret
  40845c:	sub	sp, sp, #0x50
  408460:	stp	x29, x30, [sp, #64]
  408464:	add	x29, sp, #0x40
  408468:	stur	x0, [x29, #-16]
  40846c:	stur	w1, [x29, #-20]
  408470:	str	x2, [sp, #32]
  408474:	str	wzr, [sp, #28]
  408478:	str	wzr, [sp, #24]
  40847c:	ldr	x8, [sp, #32]
  408480:	ldr	x0, [x8]
  408484:	bl	40353c <ferror@plt+0x162c>
  408488:	ldur	x8, [x29, #-16]
  40848c:	str	x0, [x8]
  408490:	ldr	w8, [sp, #28]
  408494:	add	w8, w8, #0x1
  408498:	str	w8, [sp, #28]
  40849c:	ldur	w9, [x29, #-20]
  4084a0:	cmp	w8, w9
  4084a4:	b.ge	4088d4 <ferror@plt+0x69c4>  // b.tcont
  4084a8:	ldr	w8, [sp, #24]
  4084ac:	subs	w8, w8, #0x0
  4084b0:	mov	w9, w8
  4084b4:	ubfx	x9, x9, #0, #32
  4084b8:	cmp	x9, #0x7
  4084bc:	str	x9, [sp, #8]
  4084c0:	b.hi	408664 <ferror@plt+0x6754>  // b.pmore
  4084c4:	adrp	x8, 414000 <argp_failure@@Base+0x6e74>
  4084c8:	add	x8, x8, #0x95c
  4084cc:	ldr	x11, [sp, #8]
  4084d0:	ldrsw	x10, [x8, x11, lsl #2]
  4084d4:	add	x9, x8, x10
  4084d8:	br	x9
  4084dc:	ldur	x8, [x29, #-16]
  4084e0:	ldr	x0, [x8]
  4084e4:	ldr	x8, [sp, #32]
  4084e8:	ldrsw	x9, [sp, #28]
  4084ec:	mov	x10, #0x8                   	// #8
  4084f0:	mul	x9, x10, x9
  4084f4:	add	x8, x8, x9
  4084f8:	ldr	x1, [x8]
  4084fc:	bl	4037f4 <ferror@plt+0x18e4>
  408500:	b	408664 <ferror@plt+0x6754>
  408504:	ldur	x8, [x29, #-16]
  408508:	ldr	x0, [x8]
  40850c:	ldr	x8, [sp, #32]
  408510:	ldrsw	x9, [sp, #28]
  408514:	mov	x10, #0x8                   	// #8
  408518:	mul	x9, x10, x9
  40851c:	add	x8, x8, x9
  408520:	ldr	x1, [x8]
  408524:	bl	403c74 <ferror@plt+0x1d64>
  408528:	b	408664 <ferror@plt+0x6754>
  40852c:	ldur	x8, [x29, #-16]
  408530:	ldr	x0, [x8]
  408534:	ldr	x8, [sp, #32]
  408538:	ldrsw	x9, [sp, #28]
  40853c:	mov	x10, #0x8                   	// #8
  408540:	mul	x9, x10, x9
  408544:	add	x8, x8, x9
  408548:	ldr	x1, [x8]
  40854c:	bl	4036b4 <ferror@plt+0x17a4>
  408550:	b	408664 <ferror@plt+0x6754>
  408554:	ldur	x8, [x29, #-16]
  408558:	ldr	x0, [x8]
  40855c:	ldr	x8, [sp, #32]
  408560:	ldrsw	x9, [sp, #28]
  408564:	mov	x10, #0x8                   	// #8
  408568:	mul	x9, x10, x9
  40856c:	add	x8, x8, x9
  408570:	ldr	x1, [x8]
  408574:	bl	403894 <ferror@plt+0x1984>
  408578:	b	408664 <ferror@plt+0x6754>
  40857c:	ldur	x8, [x29, #-16]
  408580:	ldr	x0, [x8]
  408584:	ldr	x8, [sp, #32]
  408588:	ldrsw	x9, [sp, #28]
  40858c:	mov	x10, #0x8                   	// #8
  408590:	mul	x9, x10, x9
  408594:	add	x8, x8, x9
  408598:	ldr	x1, [x8]
  40859c:	bl	403980 <ferror@plt+0x1a70>
  4085a0:	b	408664 <ferror@plt+0x6754>
  4085a4:	ldur	x8, [x29, #-16]
  4085a8:	ldr	x0, [x8]
  4085ac:	ldr	x8, [sp, #32]
  4085b0:	ldrsw	x9, [sp, #28]
  4085b4:	mov	x10, #0x8                   	// #8
  4085b8:	mul	x9, x10, x9
  4085bc:	add	x8, x8, x9
  4085c0:	ldr	x1, [x8]
  4085c4:	bl	4082a4 <ferror@plt+0x6394>
  4085c8:	b	408664 <ferror@plt+0x6754>
  4085cc:	mov	w8, #0x1                   	// #1
  4085d0:	str	w8, [sp, #24]
  4085d4:	ldr	x9, [sp, #32]
  4085d8:	ldrsw	x10, [sp, #28]
  4085dc:	mov	x11, #0x8                   	// #8
  4085e0:	mul	x10, x11, x10
  4085e4:	add	x9, x9, x10
  4085e8:	ldr	x0, [x9]
  4085ec:	adrp	x1, 414000 <argp_failure@@Base+0x6e74>
  4085f0:	add	x1, x1, #0x6f
  4085f4:	bl	401d10 <strcmp@plt>
  4085f8:	cbnz	w0, 408600 <ferror@plt+0x66f0>
  4085fc:	b	408490 <ferror@plt+0x6580>
  408600:	ldr	x8, [sp, #32]
  408604:	ldrsw	x9, [sp, #28]
  408608:	mov	x10, #0x8                   	// #8
  40860c:	mul	x9, x10, x9
  408610:	add	x8, x8, x9
  408614:	ldr	x0, [x8]
  408618:	adrp	x1, 415000 <argp_failure@@Base+0x7e74>
  40861c:	add	x1, x1, #0x5e
  408620:	bl	401d10 <strcmp@plt>
  408624:	cbnz	w0, 408660 <ferror@plt+0x6750>
  408628:	ldr	x8, [sp, #32]
  40862c:	ldrsw	x9, [sp, #28]
  408630:	mov	x10, #0x8                   	// #8
  408634:	mul	x9, x10, x9
  408638:	add	x8, x8, x9
  40863c:	ldr	x3, [x8]
  408640:	mov	w11, wzr
  408644:	mov	w0, w11
  408648:	mov	w1, w11
  40864c:	adrp	x2, 415000 <argp_failure@@Base+0x7e74>
  408650:	add	x2, x2, #0x64
  408654:	bl	401b50 <error@plt>
  408658:	stur	wzr, [x29, #-4]
  40865c:	b	4089c0 <ferror@plt+0x6ab0>
  408660:	b	408664 <ferror@plt+0x6754>
  408664:	ldr	w8, [sp, #24]
  408668:	cmp	w8, #0x1
  40866c:	b.eq	40867c <ferror@plt+0x676c>  // b.none
  408670:	mov	w8, #0x1                   	// #1
  408674:	str	w8, [sp, #24]
  408678:	b	4088d0 <ferror@plt+0x69c0>
  40867c:	ldr	x8, [sp, #32]
  408680:	ldrsw	x9, [sp, #28]
  408684:	mov	x10, #0x8                   	// #8
  408688:	mul	x9, x10, x9
  40868c:	add	x8, x8, x9
  408690:	ldr	x0, [x8]
  408694:	adrp	x1, 414000 <argp_failure@@Base+0x6e74>
  408698:	add	x1, x1, #0x270
  40869c:	bl	401d10 <strcmp@plt>
  4086a0:	cbnz	w0, 4086b0 <ferror@plt+0x67a0>
  4086a4:	mov	w8, #0x2                   	// #2
  4086a8:	str	w8, [sp, #24]
  4086ac:	b	4088d0 <ferror@plt+0x69c0>
  4086b0:	ldr	x8, [sp, #32]
  4086b4:	ldrsw	x9, [sp, #28]
  4086b8:	mov	x10, #0x8                   	// #8
  4086bc:	mul	x9, x10, x9
  4086c0:	add	x8, x8, x9
  4086c4:	ldr	x0, [x8]
  4086c8:	adrp	x1, 414000 <argp_failure@@Base+0x6e74>
  4086cc:	add	x1, x1, #0x236
  4086d0:	bl	401d10 <strcmp@plt>
  4086d4:	cbz	w0, 408700 <ferror@plt+0x67f0>
  4086d8:	ldr	x8, [sp, #32]
  4086dc:	ldrsw	x9, [sp, #28]
  4086e0:	mov	x10, #0x8                   	// #8
  4086e4:	mul	x9, x10, x9
  4086e8:	add	x8, x8, x9
  4086ec:	ldr	x0, [x8]
  4086f0:	adrp	x1, 415000 <argp_failure@@Base+0x7e74>
  4086f4:	add	x1, x1, #0x89
  4086f8:	bl	401d10 <strcmp@plt>
  4086fc:	cbnz	w0, 40870c <ferror@plt+0x67fc>
  408700:	mov	w8, #0x3                   	// #3
  408704:	str	w8, [sp, #24]
  408708:	b	4088d0 <ferror@plt+0x69c0>
  40870c:	ldr	x8, [sp, #32]
  408710:	ldrsw	x9, [sp, #28]
  408714:	mov	x10, #0x8                   	// #8
  408718:	mul	x9, x10, x9
  40871c:	add	x8, x8, x9
  408720:	ldr	x0, [x8]
  408724:	adrp	x1, 413000 <argp_failure@@Base+0x5e74>
  408728:	add	x1, x1, #0xf9e
  40872c:	bl	401d10 <strcmp@plt>
  408730:	cbnz	w0, 408740 <ferror@plt+0x6830>
  408734:	mov	w8, #0x4                   	// #4
  408738:	str	w8, [sp, #24]
  40873c:	b	4088d0 <ferror@plt+0x69c0>
  408740:	ldr	x8, [sp, #32]
  408744:	ldrsw	x9, [sp, #28]
  408748:	mov	x10, #0x8                   	// #8
  40874c:	mul	x9, x10, x9
  408750:	add	x8, x8, x9
  408754:	ldr	x0, [x8]
  408758:	adrp	x1, 414000 <argp_failure@@Base+0x6e74>
  40875c:	add	x1, x1, #0x298
  408760:	bl	401d10 <strcmp@plt>
  408764:	cbnz	w0, 408774 <ferror@plt+0x6864>
  408768:	mov	w8, #0x6                   	// #6
  40876c:	str	w8, [sp, #24]
  408770:	b	4088d0 <ferror@plt+0x69c0>
  408774:	ldr	x8, [sp, #32]
  408778:	ldrsw	x9, [sp, #28]
  40877c:	mov	x10, #0x8                   	// #8
  408780:	mul	x9, x10, x9
  408784:	add	x8, x8, x9
  408788:	ldr	x0, [x8]
  40878c:	adrp	x1, 414000 <argp_failure@@Base+0x6e74>
  408790:	add	x1, x1, #0x27a
  408794:	bl	401d10 <strcmp@plt>
  408798:	cbnz	w0, 4087a8 <ferror@plt+0x6898>
  40879c:	mov	w8, #0x5                   	// #5
  4087a0:	str	w8, [sp, #24]
  4087a4:	b	4088d0 <ferror@plt+0x69c0>
  4087a8:	ldr	x8, [sp, #32]
  4087ac:	ldrsw	x9, [sp, #28]
  4087b0:	mov	x10, #0x8                   	// #8
  4087b4:	mul	x9, x10, x9
  4087b8:	add	x8, x8, x9
  4087bc:	ldr	x0, [x8]
  4087c0:	adrp	x1, 415000 <argp_failure@@Base+0x7e74>
  4087c4:	add	x1, x1, #0x95
  4087c8:	bl	401d10 <strcmp@plt>
  4087cc:	cbnz	w0, 4087dc <ferror@plt+0x68cc>
  4087d0:	mov	w8, #0x7                   	// #7
  4087d4:	str	w8, [sp, #24]
  4087d8:	b	4088d0 <ferror@plt+0x69c0>
  4087dc:	ldr	x8, [sp, #32]
  4087e0:	ldrsw	x9, [sp, #28]
  4087e4:	mov	x10, #0x8                   	// #8
  4087e8:	mul	x9, x10, x9
  4087ec:	add	x8, x8, x9
  4087f0:	ldr	x0, [x8]
  4087f4:	adrp	x1, 414000 <argp_failure@@Base+0x6e74>
  4087f8:	add	x1, x1, #0x2f0
  4087fc:	bl	401d10 <strcmp@plt>
  408800:	cbnz	w0, 408820 <ferror@plt+0x6910>
  408804:	ldur	x8, [x29, #-16]
  408808:	ldr	x0, [x8]
  40880c:	mov	w1, #0x41                  	// #65
  408810:	mov	w9, wzr
  408814:	mov	w2, w9
  408818:	bl	403b08 <ferror@plt+0x1bf8>
  40881c:	b	4088d0 <ferror@plt+0x69c0>
  408820:	ldr	x8, [sp, #32]
  408824:	ldrsw	x9, [sp, #28]
  408828:	mov	x10, #0x8                   	// #8
  40882c:	mul	x9, x10, x9
  408830:	add	x8, x8, x9
  408834:	ldr	x0, [x8]
  408838:	adrp	x1, 414000 <argp_failure@@Base+0x6e74>
  40883c:	add	x1, x1, #0x33b
  408840:	bl	401d10 <strcmp@plt>
  408844:	cbnz	w0, 408864 <ferror@plt+0x6954>
  408848:	ldur	x8, [x29, #-16]
  40884c:	ldr	x0, [x8]
  408850:	mov	w9, #0x1                   	// #1
  408854:	mov	w1, w9
  408858:	mov	w2, w9
  40885c:	bl	403b08 <ferror@plt+0x1bf8>
  408860:	b	4088d0 <ferror@plt+0x69c0>
  408864:	ldr	x8, [sp, #32]
  408868:	ldrsw	x9, [sp, #28]
  40886c:	mov	x10, #0x8                   	// #8
  408870:	mul	x9, x10, x9
  408874:	add	x8, x8, x9
  408878:	ldr	x0, [x8]
  40887c:	add	x1, sp, #0x10
  408880:	bl	4027f0 <ferror@plt+0x8e0>
  408884:	str	w0, [sp, #20]
  408888:	mov	w11, #0xffffffb7            	// #-73
  40888c:	and	w11, w0, w11
  408890:	cbz	w11, 4088ac <ferror@plt+0x699c>
  408894:	ldur	x8, [x29, #-16]
  408898:	ldr	x0, [x8]
  40889c:	ldr	w1, [sp, #20]
  4088a0:	ldr	w2, [sp, #16]
  4088a4:	bl	403b08 <ferror@plt+0x1bf8>
  4088a8:	b	4088d0 <ferror@plt+0x69c0>
  4088ac:	ldur	x8, [x29, #-16]
  4088b0:	ldr	x0, [x8]
  4088b4:	ldr	x8, [sp, #32]
  4088b8:	ldrsw	x9, [sp, #28]
  4088bc:	mov	x10, #0x8                   	// #8
  4088c0:	mul	x9, x10, x9
  4088c4:	add	x8, x8, x9
  4088c8:	ldr	x1, [x8]
  4088cc:	bl	403614 <ferror@plt+0x1704>
  4088d0:	b	408490 <ferror@plt+0x6580>
  4088d4:	ldr	w8, [sp, #24]
  4088d8:	subs	w8, w8, #0x0
  4088dc:	mov	w9, w8
  4088e0:	ubfx	x9, x9, #0, #32
  4088e4:	cmp	x9, #0x7
  4088e8:	str	x9, [sp]
  4088ec:	b.hi	4089bc <ferror@plt+0x6aac>  // b.pmore
  4088f0:	adrp	x8, 414000 <argp_failure@@Base+0x6e74>
  4088f4:	add	x8, x8, #0x93c
  4088f8:	ldr	x11, [sp]
  4088fc:	ldrsw	x10, [x8, x11, lsl #2]
  408900:	add	x9, x8, x10
  408904:	br	x9
  408908:	mov	w8, wzr
  40890c:	mov	w0, w8
  408910:	mov	w1, w8
  408914:	adrp	x2, 415000 <argp_failure@@Base+0x7e74>
  408918:	add	x2, x2, #0xa0
  40891c:	bl	401b50 <error@plt>
  408920:	b	4089bc <ferror@plt+0x6aac>
  408924:	mov	w8, wzr
  408928:	mov	w0, w8
  40892c:	mov	w1, w8
  408930:	adrp	x2, 415000 <argp_failure@@Base+0x7e74>
  408934:	add	x2, x2, #0xc8
  408938:	bl	401b50 <error@plt>
  40893c:	b	4089bc <ferror@plt+0x6aac>
  408940:	mov	w8, wzr
  408944:	mov	w0, w8
  408948:	mov	w1, w8
  40894c:	adrp	x2, 415000 <argp_failure@@Base+0x7e74>
  408950:	add	x2, x2, #0xfe
  408954:	bl	401b50 <error@plt>
  408958:	b	4089bc <ferror@plt+0x6aac>
  40895c:	mov	w8, wzr
  408960:	mov	w0, w8
  408964:	mov	w1, w8
  408968:	adrp	x2, 415000 <argp_failure@@Base+0x7e74>
  40896c:	add	x2, x2, #0x124
  408970:	bl	401b50 <error@plt>
  408974:	b	4089bc <ferror@plt+0x6aac>
  408978:	mov	w8, wzr
  40897c:	mov	w0, w8
  408980:	mov	w1, w8
  408984:	adrp	x2, 415000 <argp_failure@@Base+0x7e74>
  408988:	add	x2, x2, #0x149
  40898c:	bl	401b50 <error@plt>
  408990:	b	4089bc <ferror@plt+0x6aac>
  408994:	mov	w8, wzr
  408998:	mov	w0, w8
  40899c:	mov	w1, w8
  4089a0:	adrp	x2, 415000 <argp_failure@@Base+0x7e74>
  4089a4:	add	x2, x2, #0x16b
  4089a8:	bl	401b50 <error@plt>
  4089ac:	b	4089bc <ferror@plt+0x6aac>
  4089b0:	mov	w8, #0x1                   	// #1
  4089b4:	stur	w8, [x29, #-4]
  4089b8:	b	4089c0 <ferror@plt+0x6ab0>
  4089bc:	stur	wzr, [x29, #-4]
  4089c0:	ldur	w0, [x29, #-4]
  4089c4:	ldp	x29, x30, [sp, #64]
  4089c8:	add	sp, sp, #0x50
  4089cc:	ret
  4089d0:	sub	sp, sp, #0x30
  4089d4:	stp	x29, x30, [sp, #32]
  4089d8:	add	x29, sp, #0x20
  4089dc:	stur	w0, [x29, #-4]
  4089e0:	str	x1, [sp, #16]
  4089e4:	str	x2, [sp, #8]
  4089e8:	ldr	x8, [sp, #8]
  4089ec:	ldr	w9, [x8]
  4089f0:	and	w9, w9, #0x1
  4089f4:	cbz	w9, 408a74 <ferror@plt+0x6b64>
  4089f8:	str	wzr, [sp, #4]
  4089fc:	ldr	x8, [sp, #8]
  408a00:	ldr	w9, [x8, #4]
  408a04:	ldr	x8, [sp, #16]
  408a08:	str	w9, [x8, #16]
  408a0c:	ldur	w0, [x29, #-4]
  408a10:	ldr	x2, [sp, #16]
  408a14:	mov	w1, #0x8943                	// #35139
  408a18:	bl	40c204 <argp_usage@@Base+0x12e0>
  408a1c:	str	w0, [sp, #4]
  408a20:	ldr	w9, [sp, #4]
  408a24:	cmp	w9, #0x0
  408a28:	cset	w9, ge  // ge = tcont
  408a2c:	tbnz	w9, #0, 408a4c <ferror@plt+0x6b3c>
  408a30:	bl	401eb0 <__errno_location@plt>
  408a34:	ldr	w1, [x0]
  408a38:	mov	w8, wzr
  408a3c:	mov	w0, w8
  408a40:	adrp	x2, 415000 <argp_failure@@Base+0x7e74>
  408a44:	add	x2, x2, #0x194
  408a48:	bl	401b50 <error@plt>
  408a4c:	adrp	x8, 428000 <argp_failure@@Base+0x1ae74>
  408a50:	add	x8, x8, #0x698
  408a54:	ldr	w9, [x8]
  408a58:	cbz	w9, 408a74 <ferror@plt+0x6b64>
  408a5c:	ldr	x1, [sp, #16]
  408a60:	ldr	x8, [sp, #16]
  408a64:	ldr	w2, [x8, #16]
  408a68:	adrp	x0, 415000 <argp_failure@@Base+0x7e74>
  408a6c:	add	x0, x0, #0x1a9
  408a70:	bl	401e90 <printf@plt>
  408a74:	mov	w8, wzr
  408a78:	mov	w0, w8
  408a7c:	ldp	x29, x30, [sp, #32]
  408a80:	add	sp, sp, #0x30
  408a84:	ret
  408a88:	sub	sp, sp, #0xb0
  408a8c:	stp	x29, x30, [sp, #160]
  408a90:	add	x29, sp, #0xa0
  408a94:	mov	x8, xzr
  408a98:	mov	w9, #0x2                   	// #2
  408a9c:	mov	w10, wzr
  408aa0:	stur	x8, [x29, #-48]
  408aa4:	mov	w0, w9
  408aa8:	mov	w1, w9
  408aac:	mov	w2, w10
  408ab0:	bl	401da0 <socket@plt>
  408ab4:	stur	w0, [x29, #-52]
  408ab8:	ldur	w9, [x29, #-52]
  408abc:	cmp	w9, #0x0
  408ac0:	cset	w9, ge  // ge = tcont
  408ac4:	tbnz	w9, #0, 408ad4 <ferror@plt+0x6bc4>
  408ac8:	mov	x8, xzr
  408acc:	stur	x8, [x29, #-8]
  408ad0:	b	408d98 <ferror@plt+0x6e88>
  408ad4:	adrp	x0, 415000 <argp_failure@@Base+0x7e74>
  408ad8:	add	x0, x0, #0x203
  408adc:	sub	x1, x29, #0x20
  408ae0:	bl	40b5a0 <argp_usage@@Base+0x67c>
  408ae4:	stur	x0, [x29, #-16]
  408ae8:	ldur	x8, [x29, #-16]
  408aec:	cbnz	x8, 408afc <ferror@plt+0x6bec>
  408af0:	mov	x8, xzr
  408af4:	stur	x8, [x29, #-8]
  408af8:	b	408d98 <ferror@plt+0x6e88>
  408afc:	stur	xzr, [x29, #-64]
  408b00:	ldur	x8, [x29, #-16]
  408b04:	stur	x8, [x29, #-24]
  408b08:	ldur	x8, [x29, #-24]
  408b0c:	add	x0, x8, #0x1
  408b10:	ldur	x8, [x29, #-32]
  408b14:	ldur	x9, [x29, #-24]
  408b18:	ldur	x10, [x29, #-16]
  408b1c:	subs	x9, x9, x10
  408b20:	subs	x2, x8, x9
  408b24:	mov	w1, #0x3a                  	// #58
  408b28:	bl	401de0 <memchr@plt>
  408b2c:	stur	x0, [x29, #-24]
  408b30:	ldur	x8, [x29, #-64]
  408b34:	add	x8, x8, #0x1
  408b38:	stur	x8, [x29, #-64]
  408b3c:	ldur	x8, [x29, #-24]
  408b40:	cbnz	x8, 408b08 <ferror@plt+0x6bf8>
  408b44:	ldur	x8, [x29, #-64]
  408b48:	mov	x9, #0x10                  	// #16
  408b4c:	mul	x0, x8, x9
  408b50:	bl	401c10 <malloc@plt>
  408b54:	stur	x0, [x29, #-48]
  408b58:	ldur	x8, [x29, #-48]
  408b5c:	cbnz	x8, 408ba0 <ferror@plt+0x6c90>
  408b60:	bl	401eb0 <__errno_location@plt>
  408b64:	ldr	w8, [x0]
  408b68:	stur	w8, [x29, #-68]
  408b6c:	ldur	w0, [x29, #-52]
  408b70:	bl	401cd0 <close@plt>
  408b74:	ldur	x9, [x29, #-16]
  408b78:	mov	x0, x9
  408b7c:	bl	401d60 <free@plt>
  408b80:	ldur	w8, [x29, #-68]
  408b84:	str	w8, [sp, #32]
  408b88:	bl	401eb0 <__errno_location@plt>
  408b8c:	ldr	w8, [sp, #32]
  408b90:	str	w8, [x0]
  408b94:	mov	x9, xzr
  408b98:	stur	x9, [x29, #-8]
  408b9c:	b	408d98 <ferror@plt+0x6e88>
  408ba0:	ldur	x0, [x29, #-16]
  408ba4:	ldur	x2, [x29, #-32]
  408ba8:	mov	w1, #0x3a                  	// #58
  408bac:	bl	401de0 <memchr@plt>
  408bb0:	stur	x0, [x29, #-24]
  408bb4:	stur	xzr, [x29, #-40]
  408bb8:	ldur	x8, [x29, #-24]
  408bbc:	cbz	x8, 408d58 <ferror@plt+0x6e48>
  408bc0:	ldur	x8, [x29, #-24]
  408bc4:	mov	x9, #0xffffffffffffffff    	// #-1
  408bc8:	add	x8, x8, x9
  408bcc:	str	x8, [sp, #80]
  408bd0:	ldur	x8, [x29, #-24]
  408bd4:	mov	w10, #0x0                   	// #0
  408bd8:	strb	w10, [x8]
  408bdc:	ldr	x8, [sp, #80]
  408be0:	ldrb	w9, [x8]
  408be4:	mov	w10, #0x0                   	// #0
  408be8:	cmp	w9, #0x20
  408bec:	str	w10, [sp, #28]
  408bf0:	b.eq	408c08 <ferror@plt+0x6cf8>  // b.none
  408bf4:	ldr	x8, [sp, #80]
  408bf8:	ldrb	w9, [x8]
  408bfc:	cmp	w9, #0xa
  408c00:	cset	w9, ne  // ne = any
  408c04:	str	w9, [sp, #28]
  408c08:	ldr	w8, [sp, #28]
  408c0c:	tbnz	w8, #0, 408c14 <ferror@plt+0x6d04>
  408c10:	b	408c28 <ferror@plt+0x6d18>
  408c14:	ldr	x8, [sp, #80]
  408c18:	mov	x9, #0xffffffffffffffff    	// #-1
  408c1c:	add	x8, x8, x9
  408c20:	str	x8, [sp, #80]
  408c24:	b	408bdc <ferror@plt+0x6ccc>
  408c28:	ldr	x8, [sp, #80]
  408c2c:	add	x0, x8, #0x1
  408c30:	bl	401cb0 <strdup@plt>
  408c34:	ldur	x8, [x29, #-48]
  408c38:	ldur	x9, [x29, #-40]
  408c3c:	mov	x10, #0x10                  	// #16
  408c40:	mul	x9, x10, x9
  408c44:	add	x8, x8, x9
  408c48:	str	x0, [x8, #8]
  408c4c:	ldur	x8, [x29, #-40]
  408c50:	add	x8, x8, #0x1
  408c54:	ldur	x9, [x29, #-48]
  408c58:	ldur	x11, [x29, #-40]
  408c5c:	mul	x11, x10, x11
  408c60:	str	w8, [x9, x11]
  408c64:	ldur	x9, [x29, #-48]
  408c68:	ldur	x11, [x29, #-40]
  408c6c:	mul	x10, x10, x11
  408c70:	add	x9, x9, x10
  408c74:	ldr	x1, [x9, #8]
  408c78:	add	x9, sp, #0x28
  408c7c:	mov	x0, x9
  408c80:	str	x9, [sp, #16]
  408c84:	bl	401dc0 <strcpy@plt>
  408c88:	mov	w8, #0xffffffff            	// #-1
  408c8c:	str	w8, [sp, #56]
  408c90:	ldur	w8, [x29, #-52]
  408c94:	mov	w0, w8
  408c98:	mov	w1, #0x8933                	// #35123
  408c9c:	ldr	x2, [sp, #16]
  408ca0:	bl	40c204 <argp_usage@@Base+0x12e0>
  408ca4:	cmp	w0, #0x0
  408ca8:	cset	w8, lt  // lt = tstop
  408cac:	tbnz	w8, #0, 408cc8 <ferror@plt+0x6db8>
  408cb0:	mov	x8, #0x10                  	// #16
  408cb4:	ldr	w9, [sp, #56]
  408cb8:	ldur	x10, [x29, #-48]
  408cbc:	ldur	x11, [x29, #-40]
  408cc0:	mul	x8, x8, x11
  408cc4:	str	w9, [x10, x8]
  408cc8:	ldur	x8, [x29, #-48]
  408ccc:	ldur	x9, [x29, #-40]
  408cd0:	mov	x10, #0x10                  	// #16
  408cd4:	mul	x9, x10, x9
  408cd8:	add	x8, x8, x9
  408cdc:	ldr	x8, [x8, #8]
  408ce0:	cbnz	x8, 408d24 <ferror@plt+0x6e14>
  408ce4:	bl	401eb0 <__errno_location@plt>
  408ce8:	ldr	w8, [x0]
  408cec:	str	w8, [sp, #36]
  408cf0:	ldur	w0, [x29, #-52]
  408cf4:	bl	401cd0 <close@plt>
  408cf8:	ldur	x9, [x29, #-16]
  408cfc:	mov	x0, x9
  408d00:	bl	401d60 <free@plt>
  408d04:	ldr	w8, [sp, #36]
  408d08:	str	w8, [sp, #12]
  408d0c:	bl	401eb0 <__errno_location@plt>
  408d10:	ldr	w8, [sp, #12]
  408d14:	str	w8, [x0]
  408d18:	mov	x9, xzr
  408d1c:	stur	x9, [x29, #-8]
  408d20:	b	408d98 <ferror@plt+0x6e88>
  408d24:	ldur	x0, [x29, #-24]
  408d28:	ldur	x8, [x29, #-32]
  408d2c:	ldur	x9, [x29, #-24]
  408d30:	ldur	x10, [x29, #-16]
  408d34:	subs	x9, x9, x10
  408d38:	subs	x2, x8, x9
  408d3c:	mov	w1, #0x3a                  	// #58
  408d40:	bl	401de0 <memchr@plt>
  408d44:	stur	x0, [x29, #-24]
  408d48:	ldur	x8, [x29, #-40]
  408d4c:	add	x8, x8, #0x1
  408d50:	stur	x8, [x29, #-40]
  408d54:	b	408bb8 <ferror@plt+0x6ca8>
  408d58:	ldur	x8, [x29, #-48]
  408d5c:	ldur	x9, [x29, #-40]
  408d60:	mov	x10, #0x10                  	// #16
  408d64:	mul	x9, x10, x9
  408d68:	mov	w11, wzr
  408d6c:	str	w11, [x8, x9]
  408d70:	ldur	x8, [x29, #-48]
  408d74:	ldur	x9, [x29, #-40]
  408d78:	mul	x9, x10, x9
  408d7c:	add	x8, x8, x9
  408d80:	mov	x9, xzr
  408d84:	str	x9, [x8, #8]
  408d88:	ldur	x0, [x29, #-16]
  408d8c:	bl	401d60 <free@plt>
  408d90:	ldur	x8, [x29, #-48]
  408d94:	stur	x8, [x29, #-8]
  408d98:	ldur	x0, [x29, #-8]
  408d9c:	ldp	x29, x30, [sp, #160]
  408da0:	add	sp, sp, #0xb0
  408da4:	ret
  408da8:	sub	sp, sp, #0x80
  408dac:	stp	x29, x30, [sp, #112]
  408db0:	add	x29, sp, #0x70
  408db4:	mov	x8, xzr
  408db8:	adrp	x9, 415000 <argp_failure@@Base+0x7e74>
  408dbc:	add	x9, x9, #0x203
  408dc0:	adrp	x1, 414000 <argp_failure@@Base+0x6e74>
  408dc4:	add	x1, x1, #0x262
  408dc8:	adrp	x10, 415000 <argp_failure@@Base+0x7e74>
  408dcc:	add	x10, x10, #0x220
  408dd0:	adrp	x11, 428000 <argp_failure@@Base+0x1ae74>
  408dd4:	add	x11, x11, #0x6b8
  408dd8:	stur	x8, [x29, #-16]
  408ddc:	stur	xzr, [x29, #-24]
  408de0:	mov	x0, x9
  408de4:	str	x9, [sp, #40]
  408de8:	str	x10, [sp, #32]
  408dec:	str	x11, [sp, #24]
  408df0:	bl	401c00 <fopen@plt>
  408df4:	stur	x0, [x29, #-8]
  408df8:	ldur	x8, [x29, #-8]
  408dfc:	cbnz	x8, 408e24 <ferror@plt+0x6f14>
  408e00:	bl	401eb0 <__errno_location@plt>
  408e04:	ldr	w1, [x0]
  408e08:	mov	w8, wzr
  408e0c:	mov	w0, w8
  408e10:	adrp	x2, 415000 <argp_failure@@Base+0x7e74>
  408e14:	add	x2, x2, #0x211
  408e18:	ldr	x3, [sp, #40]
  408e1c:	bl	401b50 <error@plt>
  408e20:	b	409084 <ferror@plt+0x7174>
  408e24:	ldur	x2, [x29, #-8]
  408e28:	sub	x0, x29, #0x10
  408e2c:	sub	x1, x29, #0x18
  408e30:	bl	401d50 <getline@plt>
  408e34:	cmp	x0, #0x0
  408e38:	cset	w8, lt  // lt = tstop
  408e3c:	tbnz	w8, #0, 408e5c <ferror@plt+0x6f4c>
  408e40:	ldur	x2, [x29, #-8]
  408e44:	sub	x0, x29, #0x10
  408e48:	sub	x1, x29, #0x18
  408e4c:	bl	401d50 <getline@plt>
  408e50:	cmp	x0, #0x0
  408e54:	cset	w8, ge  // ge = tcont
  408e58:	tbnz	w8, #0, 408e90 <ferror@plt+0x6f80>
  408e5c:	bl	401eb0 <__errno_location@plt>
  408e60:	ldr	w1, [x0]
  408e64:	mov	w8, wzr
  408e68:	mov	w0, w8
  408e6c:	ldr	x2, [sp, #32]
  408e70:	ldr	x3, [sp, #40]
  408e74:	bl	401b50 <error@plt>
  408e78:	ldur	x0, [x29, #-8]
  408e7c:	bl	401be0 <fclose@plt>
  408e80:	ldur	x9, [x29, #-16]
  408e84:	mov	x0, x9
  408e88:	bl	401d60 <free@plt>
  408e8c:	b	409084 <ferror@plt+0x7174>
  408e90:	ldur	x0, [x29, #-16]
  408e94:	bl	409090 <ferror@plt+0x7180>
  408e98:	stur	w0, [x29, #-28]
  408e9c:	ldur	x2, [x29, #-8]
  408ea0:	sub	x0, x29, #0x10
  408ea4:	sub	x1, x29, #0x18
  408ea8:	bl	401d50 <getline@plt>
  408eac:	cmp	x0, #0x0
  408eb0:	cset	w8, le
  408eb4:	tbnz	w8, #0, 409070 <ferror@plt+0x7160>
  408eb8:	mov	x0, #0xc8                  	// #200
  408ebc:	bl	40bf8c <argp_usage@@Base+0x1068>
  408ec0:	stur	x0, [x29, #-40]
  408ec4:	ldur	x8, [x29, #-16]
  408ec8:	stur	x8, [x29, #-48]
  408ecc:	ldur	x8, [x29, #-48]
  408ed0:	ldrb	w9, [x8]
  408ed4:	mov	w10, #0x0                   	// #0
  408ed8:	str	w10, [sp, #20]
  408edc:	cbz	w9, 408f18 <ferror@plt+0x7008>
  408ee0:	ldur	x8, [x29, #-48]
  408ee4:	ldrb	w9, [x8]
  408ee8:	and	w9, w9, #0xffffff80
  408eec:	mov	w10, #0x0                   	// #0
  408ef0:	str	w10, [sp, #20]
  408ef4:	cbnz	w9, 408f18 <ferror@plt+0x7008>
  408ef8:	bl	401d20 <__ctype_b_loc@plt>
  408efc:	ldr	x8, [x0]
  408f00:	ldur	x9, [x29, #-48]
  408f04:	ldrb	w10, [x9]
  408f08:	ldrh	w10, [x8, w10, sxtw #1]
  408f0c:	tst	w10, #0x2000
  408f10:	cset	w10, ne  // ne = any
  408f14:	str	w10, [sp, #20]
  408f18:	ldr	w8, [sp, #20]
  408f1c:	tbnz	w8, #0, 408f24 <ferror@plt+0x7014>
  408f20:	b	408f34 <ferror@plt+0x7024>
  408f24:	ldur	x8, [x29, #-48]
  408f28:	add	x8, x8, #0x1
  408f2c:	stur	x8, [x29, #-48]
  408f30:	b	408ecc <ferror@plt+0x6fbc>
  408f34:	ldur	x0, [x29, #-48]
  408f38:	mov	w1, #0x3a                  	// #58
  408f3c:	bl	401d90 <strchr@plt>
  408f40:	str	x0, [sp, #56]
  408f44:	ldr	x8, [sp, #56]
  408f48:	cbnz	x8, 408f74 <ferror@plt+0x7064>
  408f4c:	bl	401eb0 <__errno_location@plt>
  408f50:	ldr	w1, [x0]
  408f54:	mov	w8, wzr
  408f58:	mov	w0, w8
  408f5c:	ldr	x2, [sp, #32]
  408f60:	ldr	x3, [sp, #40]
  408f64:	bl	401b50 <error@plt>
  408f68:	ldur	x0, [x29, #-40]
  408f6c:	bl	401d60 <free@plt>
  408f70:	b	409070 <ferror@plt+0x7160>
  408f74:	ldr	x8, [sp, #56]
  408f78:	ldur	x9, [x29, #-48]
  408f7c:	subs	x8, x8, x9
  408f80:	str	x8, [sp, #48]
  408f84:	ldr	x8, [sp, #48]
  408f88:	add	x0, x8, #0x1
  408f8c:	bl	40bd64 <argp_usage@@Base+0xe40>
  408f90:	ldur	x8, [x29, #-40]
  408f94:	mov	x9, #0x8                   	// #8
  408f98:	str	x0, [x8, #8]
  408f9c:	ldur	x8, [x29, #-40]
  408fa0:	ldr	x0, [x8, #8]
  408fa4:	ldur	x1, [x29, #-48]
  408fa8:	ldr	x2, [sp, #48]
  408fac:	str	x9, [sp, #8]
  408fb0:	bl	401ac0 <memcpy@plt>
  408fb4:	ldur	x8, [x29, #-40]
  408fb8:	ldr	x8, [x8, #8]
  408fbc:	ldr	x9, [sp, #48]
  408fc0:	add	x8, x8, x9
  408fc4:	mov	w10, #0x0                   	// #0
  408fc8:	strb	w10, [x8]
  408fcc:	ldursw	x8, [x29, #-28]
  408fd0:	ldr	x9, [sp, #8]
  408fd4:	mul	x8, x9, x8
  408fd8:	adrp	x11, 428000 <argp_failure@@Base+0x1ae74>
  408fdc:	add	x11, x11, #0x430
  408fe0:	add	x8, x11, x8
  408fe4:	ldr	x8, [x8]
  408fe8:	ldr	x11, [sp, #56]
  408fec:	add	x0, x11, #0x1
  408ff0:	ldur	x1, [x29, #-40]
  408ff4:	blr	x8
  408ff8:	cbnz	w0, 409024 <ferror@plt+0x7114>
  408ffc:	bl	401eb0 <__errno_location@plt>
  409000:	ldr	w1, [x0]
  409004:	mov	w8, wzr
  409008:	mov	w0, w8
  40900c:	ldr	x2, [sp, #32]
  409010:	ldr	x3, [sp, #40]
  409014:	bl	401b50 <error@plt>
  409018:	ldur	x0, [x29, #-40]
  40901c:	bl	401d60 <free@plt>
  409020:	b	409070 <ferror@plt+0x7160>
  409024:	ldur	x8, [x29, #-40]
  409028:	mov	x9, xzr
  40902c:	str	x9, [x8]
  409030:	ldr	x8, [sp, #24]
  409034:	ldr	x9, [x8]
  409038:	cbz	x9, 409050 <ferror@plt+0x7140>
  40903c:	ldur	x8, [x29, #-40]
  409040:	ldr	x9, [sp, #24]
  409044:	ldr	x10, [x9]
  409048:	str	x8, [x10]
  40904c:	b	409060 <ferror@plt+0x7150>
  409050:	ldur	x8, [x29, #-40]
  409054:	adrp	x9, 428000 <argp_failure@@Base+0x1ae74>
  409058:	add	x9, x9, #0x6c0
  40905c:	str	x8, [x9]
  409060:	ldur	x8, [x29, #-40]
  409064:	ldr	x9, [sp, #24]
  409068:	str	x8, [x9]
  40906c:	b	408e9c <ferror@plt+0x6f8c>
  409070:	ldur	x0, [x29, #-8]
  409074:	bl	401be0 <fclose@plt>
  409078:	ldur	x8, [x29, #-16]
  40907c:	mov	x0, x8
  409080:	bl	401d60 <free@plt>
  409084:	ldp	x29, x30, [sp, #112]
  409088:	add	sp, sp, #0x80
  40908c:	ret
  409090:	sub	sp, sp, #0x20
  409094:	stp	x29, x30, [sp, #16]
  409098:	add	x29, sp, #0x10
  40909c:	adrp	x1, 414000 <argp_failure@@Base+0x6e74>
  4090a0:	add	x1, x1, #0x617
  4090a4:	str	x0, [sp]
  4090a8:	ldr	x0, [sp]
  4090ac:	bl	401e30 <strstr@plt>
  4090b0:	cbz	x0, 4090c0 <ferror@plt+0x71b0>
  4090b4:	mov	w8, #0x2                   	// #2
  4090b8:	stur	w8, [x29, #-4]
  4090bc:	b	4090e4 <ferror@plt+0x71d4>
  4090c0:	ldr	x0, [sp]
  4090c4:	adrp	x1, 414000 <argp_failure@@Base+0x6e74>
  4090c8:	add	x1, x1, #0x5d5
  4090cc:	bl	401e30 <strstr@plt>
  4090d0:	cbz	x0, 4090e0 <ferror@plt+0x71d0>
  4090d4:	mov	w8, #0x1                   	// #1
  4090d8:	stur	w8, [x29, #-4]
  4090dc:	b	4090e4 <ferror@plt+0x71d4>
  4090e0:	stur	wzr, [x29, #-4]
  4090e4:	ldur	w0, [x29, #-4]
  4090e8:	ldp	x29, x30, [sp, #16]
  4090ec:	add	sp, sp, #0x20
  4090f0:	ret
  4090f4:	sub	sp, sp, #0x50
  4090f8:	stp	x29, x30, [sp, #64]
  4090fc:	add	x29, sp, #0x40
  409100:	adrp	x8, 415000 <argp_failure@@Base+0x7e74>
  409104:	add	x8, x8, #0x22d
  409108:	stur	x0, [x29, #-8]
  40910c:	stur	x1, [x29, #-16]
  409110:	ldur	x0, [x29, #-8]
  409114:	ldur	x9, [x29, #-16]
  409118:	add	x2, x9, #0x10
  40911c:	ldur	x9, [x29, #-16]
  409120:	add	x3, x9, #0x30
  409124:	ldur	x9, [x29, #-16]
  409128:	add	x4, x9, #0x40
  40912c:	ldur	x9, [x29, #-16]
  409130:	add	x5, x9, #0x90
  409134:	ldur	x9, [x29, #-16]
  409138:	add	x6, x9, #0x88
  40913c:	ldur	x9, [x29, #-16]
  409140:	add	x7, x9, #0x18
  409144:	ldur	x9, [x29, #-16]
  409148:	add	x9, x9, #0x38
  40914c:	ldur	x10, [x29, #-16]
  409150:	add	x10, x10, #0x48
  409154:	ldur	x11, [x29, #-16]
  409158:	add	x11, x11, #0xb0
  40915c:	ldur	x12, [x29, #-16]
  409160:	add	x12, x12, #0x68
  409164:	ldur	x13, [x29, #-16]
  409168:	add	x13, x13, #0xa8
  40916c:	mov	x1, x8
  409170:	mov	x8, sp
  409174:	str	x9, [x8]
  409178:	mov	x8, sp
  40917c:	str	x10, [x8, #8]
  409180:	mov	x8, sp
  409184:	str	x11, [x8, #16]
  409188:	mov	x8, sp
  40918c:	str	x12, [x8, #24]
  409190:	mov	x8, sp
  409194:	str	x13, [x8, #32]
  409198:	bl	401e40 <__isoc99_sscanf@plt>
  40919c:	stur	w0, [x29, #-20]
  4091a0:	ldur	x8, [x29, #-16]
  4091a4:	str	xzr, [x8, #32]
  4091a8:	ldur	x8, [x29, #-16]
  4091ac:	str	xzr, [x8, #40]
  4091b0:	ldur	x8, [x29, #-16]
  4091b4:	str	xzr, [x8, #80]
  4091b8:	ldur	w14, [x29, #-20]
  4091bc:	cmp	w14, #0xb
  4091c0:	cset	w14, eq  // eq = none
  4091c4:	and	w0, w14, #0x1
  4091c8:	ldp	x29, x30, [sp, #64]
  4091cc:	add	sp, sp, #0x50
  4091d0:	ret
  4091d4:	sub	sp, sp, #0x60
  4091d8:	stp	x29, x30, [sp, #80]
  4091dc:	add	x29, sp, #0x50
  4091e0:	adrp	x8, 415000 <argp_failure@@Base+0x7e74>
  4091e4:	add	x8, x8, #0x25b
  4091e8:	stur	x0, [x29, #-8]
  4091ec:	stur	x1, [x29, #-16]
  4091f0:	ldur	x0, [x29, #-8]
  4091f4:	ldur	x9, [x29, #-16]
  4091f8:	add	x2, x9, #0x20
  4091fc:	ldur	x9, [x29, #-16]
  409200:	add	x3, x9, #0x10
  409204:	ldur	x9, [x29, #-16]
  409208:	add	x4, x9, #0x30
  40920c:	ldur	x9, [x29, #-16]
  409210:	add	x5, x9, #0x40
  409214:	ldur	x9, [x29, #-16]
  409218:	add	x6, x9, #0x90
  40921c:	ldur	x9, [x29, #-16]
  409220:	add	x7, x9, #0x88
  409224:	ldur	x9, [x29, #-16]
  409228:	add	x9, x9, #0x28
  40922c:	ldur	x10, [x29, #-16]
  409230:	add	x10, x10, #0x18
  409234:	ldur	x11, [x29, #-16]
  409238:	add	x11, x11, #0x38
  40923c:	ldur	x12, [x29, #-16]
  409240:	add	x12, x12, #0x48
  409244:	ldur	x13, [x29, #-16]
  409248:	add	x13, x13, #0xb0
  40924c:	ldur	x14, [x29, #-16]
  409250:	add	x14, x14, #0x68
  409254:	ldur	x15, [x29, #-16]
  409258:	add	x15, x15, #0xa8
  40925c:	mov	x1, x8
  409260:	mov	x8, sp
  409264:	str	x9, [x8]
  409268:	mov	x8, sp
  40926c:	str	x10, [x8, #8]
  409270:	mov	x8, sp
  409274:	str	x11, [x8, #16]
  409278:	mov	x8, sp
  40927c:	str	x12, [x8, #24]
  409280:	mov	x8, sp
  409284:	str	x13, [x8, #32]
  409288:	mov	x8, sp
  40928c:	str	x14, [x8, #40]
  409290:	mov	x8, sp
  409294:	str	x15, [x8, #48]
  409298:	bl	401e40 <__isoc99_sscanf@plt>
  40929c:	stur	w0, [x29, #-20]
  4092a0:	ldur	x8, [x29, #-16]
  4092a4:	str	xzr, [x8, #80]
  4092a8:	ldur	w16, [x29, #-20]
  4092ac:	cmp	w16, #0xd
  4092b0:	cset	w16, eq  // eq = none
  4092b4:	and	w0, w16, #0x1
  4092b8:	ldp	x29, x30, [sp, #80]
  4092bc:	add	sp, sp, #0x60
  4092c0:	ret
  4092c4:	sub	sp, sp, #0x80
  4092c8:	stp	x29, x30, [sp, #112]
  4092cc:	add	x29, sp, #0x70
  4092d0:	adrp	x8, 415000 <argp_failure@@Base+0x7e74>
  4092d4:	add	x8, x8, #0x293
  4092d8:	stur	x0, [x29, #-8]
  4092dc:	stur	x1, [x29, #-16]
  4092e0:	ldur	x0, [x29, #-8]
  4092e4:	ldur	x9, [x29, #-16]
  4092e8:	add	x2, x9, #0x20
  4092ec:	ldur	x9, [x29, #-16]
  4092f0:	add	x3, x9, #0x10
  4092f4:	ldur	x9, [x29, #-16]
  4092f8:	add	x4, x9, #0x30
  4092fc:	ldur	x9, [x29, #-16]
  409300:	add	x5, x9, #0x40
  409304:	ldur	x9, [x29, #-16]
  409308:	add	x6, x9, #0x90
  40930c:	ldur	x9, [x29, #-16]
  409310:	add	x7, x9, #0x88
  409314:	ldur	x9, [x29, #-16]
  409318:	add	x9, x9, #0x58
  40931c:	ldur	x10, [x29, #-16]
  409320:	add	x10, x10, #0x50
  409324:	ldur	x11, [x29, #-16]
  409328:	add	x11, x11, #0x28
  40932c:	ldur	x12, [x29, #-16]
  409330:	add	x12, x12, #0x18
  409334:	ldur	x13, [x29, #-16]
  409338:	add	x13, x13, #0x38
  40933c:	ldur	x14, [x29, #-16]
  409340:	add	x14, x14, #0x48
  409344:	ldur	x15, [x29, #-16]
  409348:	add	x15, x15, #0xb0
  40934c:	ldur	x16, [x29, #-16]
  409350:	add	x16, x16, #0x68
  409354:	ldur	x17, [x29, #-16]
  409358:	add	x17, x17, #0xa8
  40935c:	ldur	x18, [x29, #-16]
  409360:	add	x18, x18, #0x60
  409364:	mov	x1, x8
  409368:	mov	x8, sp
  40936c:	str	x9, [x8]
  409370:	mov	x8, sp
  409374:	str	x10, [x8, #8]
  409378:	mov	x8, sp
  40937c:	str	x11, [x8, #16]
  409380:	mov	x8, sp
  409384:	str	x12, [x8, #24]
  409388:	mov	x8, sp
  40938c:	str	x13, [x8, #32]
  409390:	mov	x8, sp
  409394:	str	x14, [x8, #40]
  409398:	mov	x8, sp
  40939c:	str	x15, [x8, #48]
  4093a0:	mov	x8, sp
  4093a4:	str	x16, [x8, #56]
  4093a8:	mov	x8, sp
  4093ac:	str	x17, [x8, #64]
  4093b0:	mov	x8, sp
  4093b4:	str	x18, [x8, #72]
  4093b8:	bl	401e40 <__isoc99_sscanf@plt>
  4093bc:	stur	w0, [x29, #-20]
  4093c0:	ldur	w0, [x29, #-20]
  4093c4:	cmp	w0, #0x10
  4093c8:	cset	w0, eq  // eq = none
  4093cc:	and	w0, w0, #0x1
  4093d0:	ldp	x29, x30, [sp, #112]
  4093d4:	add	sp, sp, #0x80
  4093d8:	ret
  4093dc:	sub	sp, sp, #0x30
  4093e0:	stp	x29, x30, [sp, #32]
  4093e4:	add	x29, sp, #0x20
  4093e8:	stur	w0, [x29, #-8]
  4093ec:	str	x1, [sp, #16]
  4093f0:	str	x2, [sp, #8]
  4093f4:	ldr	x8, [sp, #8]
  4093f8:	ldr	x8, [x8, #40]
  4093fc:	ldr	x8, [x8]
  409400:	str	x8, [sp]
  409404:	ldur	w9, [x29, #-8]
  409408:	cmp	w9, #0x54
  40940c:	cset	w9, eq  // eq = none
  409410:	eor	w9, w9, #0x1
  409414:	tbnz	w9, #0, 40942c <ferror@plt+0x751c>
  409418:	b	40941c <ferror@plt+0x750c>
  40941c:	ldr	x0, [sp]
  409420:	ldr	x1, [sp, #16]
  409424:	bl	4082a4 <ferror@plt+0x6394>
  409428:	b	409438 <ferror@plt+0x7528>
  40942c:	mov	w8, #0x7                   	// #7
  409430:	stur	w8, [x29, #-4]
  409434:	b	40943c <ferror@plt+0x752c>
  409438:	stur	wzr, [x29, #-4]
  40943c:	ldur	w0, [x29, #-4]
  409440:	ldp	x29, x30, [sp, #32]
  409444:	add	sp, sp, #0x30
  409448:	ret

000000000040944c <argp_parse@@Base>:
  40944c:	stp	x29, x30, [sp, #-32]!
  409450:	stp	x28, x19, [sp, #16]
  409454:	mov	x29, sp
  409458:	sub	sp, sp, #0x130
  40945c:	mov	x19, sp
  409460:	stur	x0, [x29, #-8]
  409464:	stur	w1, [x29, #-12]
  409468:	stur	x2, [x29, #-24]
  40946c:	stur	w3, [x29, #-28]
  409470:	stur	x4, [x29, #-40]
  409474:	stur	x5, [x29, #-48]
  409478:	str	wzr, [x19, #28]
  40947c:	ldur	w8, [x29, #-28]
  409480:	and	w8, w8, #0x1
  409484:	cbnz	w8, 4094d4 <argp_parse@@Base+0x88>
  409488:	adrp	x8, 428000 <argp_failure@@Base+0x1ae74>
  40948c:	add	x8, x8, #0x4f0
  409490:	ldr	x8, [x8]
  409494:	cbnz	x8, 4094ac <argp_parse@@Base+0x60>
  409498:	ldur	x8, [x29, #-24]
  40949c:	ldr	x8, [x8]
  4094a0:	adrp	x9, 428000 <argp_failure@@Base+0x1ae74>
  4094a4:	add	x9, x9, #0x4f0
  4094a8:	str	x8, [x9]
  4094ac:	adrp	x8, 428000 <argp_failure@@Base+0x1ae74>
  4094b0:	add	x8, x8, #0x508
  4094b4:	ldr	x8, [x8]
  4094b8:	cbnz	x8, 4094d4 <argp_parse@@Base+0x88>
  4094bc:	ldur	x8, [x29, #-24]
  4094c0:	ldr	x0, [x8]
  4094c4:	bl	40b0f4 <argp_usage@@Base+0x1d0>
  4094c8:	adrp	x8, 428000 <argp_failure@@Base+0x1ae74>
  4094cc:	add	x8, x8, #0x508
  4094d0:	str	x0, [x8]
  4094d4:	ldur	w8, [x29, #-28]
  4094d8:	and	w8, w8, #0x10
  4094dc:	cbnz	w8, 4095b8 <argp_parse@@Base+0x16c>
  4094e0:	mov	x8, sp
  4094e4:	subs	x8, x8, #0x80
  4094e8:	mov	sp, x8
  4094ec:	str	x8, [x19, #16]
  4094f0:	mov	x8, sp
  4094f4:	subs	x8, x8, #0x40
  4094f8:	mov	sp, x8
  4094fc:	str	x8, [x19, #8]
  409500:	ldr	x0, [x19, #8]
  409504:	mov	w9, wzr
  409508:	mov	w1, w9
  40950c:	mov	x2, #0x38                  	// #56
  409510:	str	w9, [x19, #4]
  409514:	bl	401c50 <memset@plt>
  409518:	ldr	x8, [x19, #16]
  40951c:	ldr	x10, [x19, #8]
  409520:	str	x8, [x10, #32]
  409524:	ldr	x0, [x19, #16]
  409528:	ldr	w9, [x19, #4]
  40952c:	mov	w1, w9
  409530:	mov	x2, #0x80                  	// #128
  409534:	bl	401c50 <memset@plt>
  409538:	ldur	x8, [x29, #-8]
  40953c:	cbz	x8, 409554 <argp_parse@@Base+0x108>
  409540:	ldur	x8, [x29, #-8]
  409544:	ldr	x9, [x19, #16]
  409548:	add	x10, x9, #0x20
  40954c:	str	x10, [x19, #16]
  409550:	str	x8, [x9]
  409554:	ldr	x8, [x19, #16]
  409558:	add	x9, x8, #0x20
  40955c:	str	x9, [x19, #16]
  409560:	adrp	x9, 415000 <argp_failure@@Base+0x7e74>
  409564:	add	x9, x9, #0x2f8
  409568:	str	x9, [x8]
  40956c:	adrp	x8, 428000 <argp_failure@@Base+0x1ae74>
  409570:	add	x8, x8, #0x6d0
  409574:	ldr	x8, [x8]
  409578:	cbnz	x8, 40958c <argp_parse@@Base+0x140>
  40957c:	adrp	x8, 428000 <argp_failure@@Base+0x1ae74>
  409580:	add	x8, x8, #0x618
  409584:	ldr	x8, [x8]
  409588:	cbz	x8, 4095a4 <argp_parse@@Base+0x158>
  40958c:	ldr	x8, [x19, #16]
  409590:	add	x9, x8, #0x20
  409594:	str	x9, [x19, #16]
  409598:	adrp	x9, 415000 <argp_failure@@Base+0x7e74>
  40959c:	add	x9, x9, #0x330
  4095a0:	str	x9, [x8]
  4095a4:	ldr	x8, [x19, #16]
  4095a8:	mov	x9, xzr
  4095ac:	str	x9, [x8]
  4095b0:	ldr	x8, [x19, #8]
  4095b4:	stur	x8, [x29, #-8]
  4095b8:	ldur	x1, [x29, #-8]
  4095bc:	ldur	w2, [x29, #-12]
  4095c0:	ldur	x3, [x29, #-24]
  4095c4:	ldur	w4, [x29, #-28]
  4095c8:	ldur	x5, [x29, #-48]
  4095cc:	add	x0, x19, #0x20
  4095d0:	bl	409638 <argp_parse@@Base+0x1ec>
  4095d4:	stur	w0, [x29, #-52]
  4095d8:	ldur	w8, [x29, #-52]
  4095dc:	cbnz	w8, 409624 <argp_parse@@Base+0x1d8>
  4095e0:	ldur	w8, [x29, #-52]
  4095e4:	cmp	w8, #0x0
  4095e8:	cset	w8, ne  // ne = any
  4095ec:	eor	w8, w8, #0x1
  4095f0:	tbnz	w8, #0, 4095f8 <argp_parse@@Base+0x1ac>
  4095f4:	b	40960c <argp_parse@@Base+0x1c0>
  4095f8:	add	x0, x19, #0x20
  4095fc:	add	x1, x19, #0x1c
  409600:	bl	409ad4 <argp_parse@@Base+0x688>
  409604:	stur	w0, [x29, #-52]
  409608:	b	4095e0 <argp_parse@@Base+0x194>
  40960c:	ldur	w1, [x29, #-52]
  409610:	ldr	w2, [x19, #28]
  409614:	ldur	x3, [x29, #-40]
  409618:	add	x0, x19, #0x20
  40961c:	bl	409dbc <argp_parse@@Base+0x970>
  409620:	stur	w0, [x29, #-52]
  409624:	ldur	w0, [x29, #-52]
  409628:	mov	sp, x29
  40962c:	ldp	x28, x19, [sp, #16]
  409630:	ldp	x29, x30, [sp], #32
  409634:	ret
  409638:	sub	sp, sp, #0x120
  40963c:	stp	x29, x30, [sp, #256]
  409640:	str	x28, [sp, #272]
  409644:	add	x29, sp, #0x100
  409648:	mov	w8, wzr
  40964c:	mov	x9, #0x38                  	// #56
  409650:	mov	w10, #0x1                   	// #1
  409654:	add	x11, sp, #0x60
  409658:	stur	x0, [x29, #-16]
  40965c:	stur	x1, [x29, #-24]
  409660:	stur	w2, [x29, #-28]
  409664:	stur	x3, [x29, #-40]
  409668:	stur	w4, [x29, #-44]
  40966c:	stur	x5, [x29, #-56]
  409670:	stur	wzr, [x29, #-60]
  409674:	mov	x0, x11
  409678:	mov	w2, w8
  40967c:	mov	w1, w2
  409680:	mov	x2, x9
  409684:	str	w8, [sp, #20]
  409688:	str	w10, [sp, #16]
  40968c:	bl	401c50 <memset@plt>
  409690:	ldr	w8, [sp, #16]
  409694:	str	w8, [sp, #96]
  409698:	str	w8, [sp, #100]
  40969c:	ldur	w10, [x29, #-44]
  4096a0:	tst	w10, #0x4
  4096a4:	ldr	w10, [sp, #20]
  4096a8:	csel	w12, w10, w8, ne  // ne = any
  4096ac:	mov	w0, w12
  4096b0:	sxtw	x9, w0
  4096b4:	stur	x9, [x29, #-104]
  4096b8:	stur	xzr, [x29, #-96]
  4096bc:	stur	xzr, [x29, #-88]
  4096c0:	stur	xzr, [x29, #-80]
  4096c4:	ldur	x9, [x29, #-24]
  4096c8:	cbz	x9, 4096d8 <argp_parse@@Base+0x28c>
  4096cc:	ldur	x0, [x29, #-24]
  4096d0:	sub	x1, x29, #0x68
  4096d4:	bl	40a484 <argp_parse@@Base+0x1038>
  4096d8:	ldur	x8, [x29, #-88]
  4096dc:	add	x8, x8, #0x1
  4096e0:	mov	x9, #0x48                  	// #72
  4096e4:	mul	x8, x8, x9
  4096e8:	str	x8, [sp, #80]
  4096ec:	ldur	x8, [x29, #-80]
  4096f0:	mov	x9, #0x8                   	// #8
  4096f4:	mul	x8, x8, x9
  4096f8:	str	x8, [sp, #64]
  4096fc:	ldur	x8, [x29, #-96]
  409700:	add	x8, x8, #0x1
  409704:	mov	x10, #0x20                  	// #32
  409708:	mul	x8, x8, x10
  40970c:	str	x8, [sp, #48]
  409710:	ldur	x8, [x29, #-104]
  409714:	add	x8, x8, #0x1
  409718:	str	x8, [sp, #32]
  40971c:	ldr	x8, [sp, #80]
  409720:	str	x8, [sp, #72]
  409724:	ldr	x8, [sp, #72]
  409728:	ldr	x10, [sp, #64]
  40972c:	add	x8, x8, x10
  409730:	add	x8, x8, #0x8
  409734:	subs	x8, x8, #0x1
  409738:	udiv	x8, x8, x9
  40973c:	mul	x8, x8, x9
  409740:	str	x8, [sp, #56]
  409744:	ldr	x8, [sp, #56]
  409748:	ldr	x9, [sp, #48]
  40974c:	add	x8, x8, x9
  409750:	str	x8, [sp, #40]
  409754:	ldr	x8, [sp, #40]
  409758:	ldr	x9, [sp, #32]
  40975c:	add	x8, x8, x9
  409760:	str	x8, [sp, #24]
  409764:	ldr	x0, [sp, #24]
  409768:	bl	401c10 <malloc@plt>
  40976c:	ldur	x8, [x29, #-16]
  409770:	str	x0, [x8, #208]
  409774:	ldur	x8, [x29, #-16]
  409778:	ldr	x8, [x8, #208]
  40977c:	cbnz	x8, 40978c <argp_parse@@Base+0x340>
  409780:	mov	w8, #0xc                   	// #12
  409784:	stur	w8, [x29, #-4]
  409788:	b	409ac0 <argp_parse@@Base+0x674>
  40978c:	ldur	x8, [x29, #-16]
  409790:	ldr	x8, [x8, #208]
  409794:	str	x8, [sp, #88]
  409798:	ldur	x8, [x29, #-16]
  40979c:	ldr	x8, [x8, #208]
  4097a0:	ldur	x9, [x29, #-16]
  4097a4:	str	x8, [x9, #80]
  4097a8:	ldr	x8, [sp, #88]
  4097ac:	ldr	x9, [sp, #72]
  4097b0:	add	x8, x8, x9
  4097b4:	ldur	x9, [x29, #-16]
  4097b8:	str	x8, [x9, #96]
  4097bc:	ldr	x8, [sp, #88]
  4097c0:	ldr	x9, [sp, #56]
  4097c4:	add	x8, x8, x9
  4097c8:	ldur	x9, [x29, #-16]
  4097cc:	str	x8, [x9, #16]
  4097d0:	ldr	x8, [sp, #88]
  4097d4:	ldr	x9, [sp, #40]
  4097d8:	add	x8, x8, x9
  4097dc:	ldur	x9, [x29, #-16]
  4097e0:	str	x8, [x9, #8]
  4097e4:	ldur	x8, [x29, #-16]
  4097e8:	add	x0, x8, #0x18
  4097ec:	add	x1, sp, #0x60
  4097f0:	mov	x2, #0x38                  	// #56
  4097f4:	bl	401ac0 <memcpy@plt>
  4097f8:	ldur	x8, [x29, #-16]
  4097fc:	ldr	x0, [x8, #96]
  409800:	ldr	x2, [sp, #64]
  409804:	mov	w10, wzr
  409808:	mov	w1, w10
  40980c:	str	w10, [sp, #12]
  409810:	bl	401c50 <memset@plt>
  409814:	ldur	x0, [x29, #-16]
  409818:	ldur	x1, [x29, #-24]
  40981c:	ldur	w2, [x29, #-44]
  409820:	bl	40a594 <argp_parse@@Base+0x1148>
  409824:	ldur	x8, [x29, #-16]
  409828:	add	x0, x8, #0x70
  40982c:	ldr	w10, [sp, #12]
  409830:	mov	w1, w10
  409834:	mov	x2, #0x60                  	// #96
  409838:	bl	401c50 <memset@plt>
  40983c:	ldur	x8, [x29, #-16]
  409840:	ldr	x8, [x8]
  409844:	ldur	x9, [x29, #-16]
  409848:	str	x8, [x9, #112]
  40984c:	ldur	w10, [x29, #-28]
  409850:	ldur	x8, [x29, #-16]
  409854:	str	w10, [x8, #120]
  409858:	ldur	x8, [x29, #-40]
  40985c:	ldur	x9, [x29, #-16]
  409860:	str	x8, [x9, #128]
  409864:	ldur	w10, [x29, #-44]
  409868:	ldur	x8, [x29, #-16]
  40986c:	str	w10, [x8, #140]
  409870:	adrp	x8, 428000 <argp_failure@@Base+0x1ae74>
  409874:	add	x8, x8, #0x4f8
  409878:	ldr	x8, [x8]
  40987c:	ldur	x9, [x29, #-16]
  409880:	str	x8, [x9, #184]
  409884:	adrp	x8, 428000 <argp_failure@@Base+0x1ae74>
  409888:	add	x8, x8, #0x500
  40988c:	ldr	x8, [x8]
  409890:	ldur	x9, [x29, #-16]
  409894:	str	x8, [x9, #192]
  409898:	ldur	x8, [x29, #-16]
  40989c:	str	wzr, [x8, #136]
  4098a0:	ldur	x8, [x29, #-16]
  4098a4:	ldur	x9, [x29, #-16]
  4098a8:	str	x8, [x9, #200]
  4098ac:	ldur	x8, [x29, #-16]
  4098b0:	mov	w10, #0x1                   	// #1
  4098b4:	str	w10, [x8, #104]
  4098b8:	ldur	x8, [x29, #-16]
  4098bc:	ldr	x8, [x8, #80]
  4098c0:	ldur	x9, [x29, #-16]
  4098c4:	ldr	x9, [x9, #88]
  4098c8:	cmp	x8, x9
  4098cc:	b.cs	4098e0 <argp_parse@@Base+0x494>  // b.hs, b.nlast
  4098d0:	ldur	x8, [x29, #-56]
  4098d4:	ldur	x9, [x29, #-16]
  4098d8:	ldr	x9, [x9, #80]
  4098dc:	str	x8, [x9, #48]
  4098e0:	ldur	x8, [x29, #-16]
  4098e4:	ldr	x8, [x8, #80]
  4098e8:	stur	x8, [x29, #-72]
  4098ec:	ldur	x8, [x29, #-72]
  4098f0:	ldur	x9, [x29, #-16]
  4098f4:	ldr	x9, [x9, #88]
  4098f8:	mov	w10, #0x0                   	// #0
  4098fc:	cmp	x8, x9
  409900:	str	w10, [sp, #8]
  409904:	b.cs	409930 <argp_parse@@Base+0x4e4>  // b.hs, b.nlast
  409908:	ldur	w8, [x29, #-60]
  40990c:	mov	w9, #0x1                   	// #1
  409910:	str	w9, [sp, #4]
  409914:	cbz	w8, 409928 <argp_parse@@Base+0x4dc>
  409918:	ldur	w8, [x29, #-60]
  40991c:	cmp	w8, #0x7
  409920:	cset	w8, eq  // eq = none
  409924:	str	w8, [sp, #4]
  409928:	ldr	w8, [sp, #4]
  40992c:	str	w8, [sp, #8]
  409930:	ldr	w8, [sp, #8]
  409934:	tbnz	w8, #0, 40993c <argp_parse@@Base+0x4f0>
  409938:	b	4099f0 <argp_parse@@Base+0x5a4>
  40993c:	ldur	x8, [x29, #-72]
  409940:	ldr	x8, [x8, #32]
  409944:	cbz	x8, 409978 <argp_parse@@Base+0x52c>
  409948:	ldur	x8, [x29, #-72]
  40994c:	ldr	x8, [x8, #32]
  409950:	ldr	x8, [x8, #56]
  409954:	ldur	x9, [x29, #-72]
  409958:	ldr	w10, [x9, #40]
  40995c:	mov	w9, w10
  409960:	mov	x11, #0x8                   	// #8
  409964:	mul	x9, x11, x9
  409968:	add	x8, x8, x9
  40996c:	ldr	x8, [x8]
  409970:	ldur	x9, [x29, #-72]
  409974:	str	x8, [x9, #48]
  409978:	ldur	x8, [x29, #-72]
  40997c:	ldr	x8, [x8]
  409980:	cbnz	x8, 4099bc <argp_parse@@Base+0x570>
  409984:	ldur	x8, [x29, #-72]
  409988:	ldr	x8, [x8, #8]
  40998c:	ldr	x8, [x8, #32]
  409990:	cbz	x8, 4099bc <argp_parse@@Base+0x570>
  409994:	ldur	x8, [x29, #-72]
  409998:	ldr	x8, [x8, #8]
  40999c:	ldr	x8, [x8, #32]
  4099a0:	ldr	x8, [x8]
  4099a4:	cbz	x8, 4099bc <argp_parse@@Base+0x570>
  4099a8:	ldur	x8, [x29, #-72]
  4099ac:	ldr	x8, [x8, #48]
  4099b0:	ldur	x9, [x29, #-72]
  4099b4:	ldr	x9, [x9, #56]
  4099b8:	str	x8, [x9]
  4099bc:	ldur	x0, [x29, #-72]
  4099c0:	ldur	x8, [x29, #-16]
  4099c4:	add	x1, x8, #0x70
  4099c8:	mov	w2, #0x3                   	// #3
  4099cc:	movk	w2, #0x100, lsl #16
  4099d0:	mov	x8, xzr
  4099d4:	mov	x3, x8
  4099d8:	bl	40a6a4 <argp_parse@@Base+0x1258>
  4099dc:	stur	w0, [x29, #-60]
  4099e0:	ldur	x8, [x29, #-72]
  4099e4:	add	x8, x8, #0x48
  4099e8:	stur	x8, [x29, #-72]
  4099ec:	b	4098ec <argp_parse@@Base+0x4a0>
  4099f0:	ldur	w8, [x29, #-60]
  4099f4:	cmp	w8, #0x7
  4099f8:	b.ne	409a00 <argp_parse@@Base+0x5b4>  // b.any
  4099fc:	stur	wzr, [x29, #-60]
  409a00:	ldur	w8, [x29, #-60]
  409a04:	cbz	w8, 409a14 <argp_parse@@Base+0x5c8>
  409a08:	ldur	w8, [x29, #-60]
  409a0c:	stur	w8, [x29, #-4]
  409a10:	b	409ac0 <argp_parse@@Base+0x674>
  409a14:	ldur	x8, [x29, #-16]
  409a18:	ldr	w9, [x8, #140]
  409a1c:	and	w9, w9, #0x2
  409a20:	cbz	w9, 409a64 <argp_parse@@Base+0x618>
  409a24:	ldur	x8, [x29, #-16]
  409a28:	str	wzr, [x8, #28]
  409a2c:	ldur	x8, [x29, #-16]
  409a30:	ldr	w9, [x8, #140]
  409a34:	and	w9, w9, #0x1
  409a38:	cbz	w9, 409a60 <argp_parse@@Base+0x614>
  409a3c:	ldur	x8, [x29, #-16]
  409a40:	ldr	x9, [x8, #128]
  409a44:	mov	x10, #0xfffffffffffffff8    	// #-8
  409a48:	add	x9, x9, x10
  409a4c:	str	x9, [x8, #128]
  409a50:	ldur	x8, [x29, #-16]
  409a54:	ldr	w11, [x8, #120]
  409a58:	add	w11, w11, #0x1
  409a5c:	str	w11, [x8, #120]
  409a60:	b	409a70 <argp_parse@@Base+0x624>
  409a64:	ldur	x8, [x29, #-16]
  409a68:	mov	w9, #0x1                   	// #1
  409a6c:	str	w9, [x8, #28]
  409a70:	ldur	x8, [x29, #-16]
  409a74:	ldr	x8, [x8, #128]
  409a78:	ldur	x9, [x29, #-40]
  409a7c:	cmp	x8, x9
  409a80:	b.ne	409aa8 <argp_parse@@Base+0x65c>  // b.any
  409a84:	ldur	x8, [x29, #-40]
  409a88:	ldr	x8, [x8]
  409a8c:	cbz	x8, 409aa8 <argp_parse@@Base+0x65c>
  409a90:	ldur	x8, [x29, #-40]
  409a94:	ldr	x0, [x8]
  409a98:	bl	40b0f4 <argp_usage@@Base+0x1d0>
  409a9c:	ldur	x8, [x29, #-16]
  409aa0:	str	x0, [x8, #176]
  409aa4:	b	409abc <argp_parse@@Base+0x670>
  409aa8:	adrp	x8, 428000 <argp_failure@@Base+0x1ae74>
  409aac:	add	x8, x8, #0x508
  409ab0:	ldr	x8, [x8]
  409ab4:	ldur	x9, [x29, #-16]
  409ab8:	str	x8, [x9, #176]
  409abc:	stur	wzr, [x29, #-4]
  409ac0:	ldur	w0, [x29, #-4]
  409ac4:	ldr	x28, [sp, #272]
  409ac8:	ldp	x29, x30, [sp, #256]
  409acc:	add	sp, sp, #0x120
  409ad0:	ret
  409ad4:	sub	sp, sp, #0x40
  409ad8:	stp	x29, x30, [sp, #48]
  409adc:	add	x29, sp, #0x30
  409ae0:	stur	x0, [x29, #-16]
  409ae4:	str	x1, [sp, #24]
  409ae8:	str	wzr, [sp, #16]
  409aec:	ldur	x8, [x29, #-16]
  409af0:	ldr	w9, [x8, #148]
  409af4:	cbz	w9, 409b18 <argp_parse@@Base+0x6cc>
  409af8:	ldur	x8, [x29, #-16]
  409afc:	ldr	w9, [x8, #136]
  409b00:	ldur	x8, [x29, #-16]
  409b04:	ldr	w10, [x8, #148]
  409b08:	cmp	w9, w10
  409b0c:	b.ge	409b18 <argp_parse@@Base+0x6cc>  // b.tcont
  409b10:	ldur	x8, [x29, #-16]
  409b14:	str	wzr, [x8, #148]
  409b18:	ldur	x8, [x29, #-16]
  409b1c:	ldr	w9, [x8, #104]
  409b20:	cbz	w9, 409c90 <argp_parse@@Base+0x844>
  409b24:	ldur	x8, [x29, #-16]
  409b28:	ldr	w9, [x8, #148]
  409b2c:	cbnz	w9, 409c90 <argp_parse@@Base+0x844>
  409b30:	ldur	x8, [x29, #-16]
  409b34:	ldr	w9, [x8, #136]
  409b38:	ldur	x8, [x29, #-16]
  409b3c:	str	w9, [x8, #24]
  409b40:	ldur	x8, [x29, #-16]
  409b44:	mov	w9, #0xffffffff            	// #-1
  409b48:	str	w9, [x8, #32]
  409b4c:	ldur	x8, [x29, #-16]
  409b50:	ldr	w9, [x8, #140]
  409b54:	and	w9, w9, #0x40
  409b58:	cbz	w9, 409b98 <argp_parse@@Base+0x74c>
  409b5c:	ldur	x8, [x29, #-16]
  409b60:	ldr	w0, [x8, #120]
  409b64:	ldur	x8, [x29, #-16]
  409b68:	ldr	x1, [x8, #128]
  409b6c:	ldur	x8, [x29, #-16]
  409b70:	ldr	x2, [x8, #8]
  409b74:	ldur	x8, [x29, #-16]
  409b78:	ldr	x3, [x8, #16]
  409b7c:	ldur	x8, [x29, #-16]
  409b80:	add	x5, x8, #0x18
  409b84:	mov	x8, xzr
  409b88:	mov	x4, x8
  409b8c:	bl	40c1a8 <argp_usage@@Base+0x1284>
  409b90:	str	w0, [sp, #20]
  409b94:	b	409bd0 <argp_parse@@Base+0x784>
  409b98:	ldur	x8, [x29, #-16]
  409b9c:	ldr	w0, [x8, #120]
  409ba0:	ldur	x8, [x29, #-16]
  409ba4:	ldr	x1, [x8, #128]
  409ba8:	ldur	x8, [x29, #-16]
  409bac:	ldr	x2, [x8, #8]
  409bb0:	ldur	x8, [x29, #-16]
  409bb4:	ldr	x3, [x8, #16]
  409bb8:	ldur	x8, [x29, #-16]
  409bbc:	add	x5, x8, #0x18
  409bc0:	mov	x8, xzr
  409bc4:	mov	x4, x8
  409bc8:	bl	40c100 <argp_usage@@Base+0x11dc>
  409bcc:	str	w0, [sp, #20]
  409bd0:	ldur	x8, [x29, #-16]
  409bd4:	ldr	w9, [x8, #24]
  409bd8:	ldur	x8, [x29, #-16]
  409bdc:	str	w9, [x8, #136]
  409be0:	ldr	w9, [sp, #20]
  409be4:	mov	w10, #0xffffffff            	// #-1
  409be8:	cmp	w9, w10
  409bec:	b.ne	409c58 <argp_parse@@Base+0x80c>  // b.any
  409bf0:	ldur	x8, [x29, #-16]
  409bf4:	str	wzr, [x8, #104]
  409bf8:	ldur	x8, [x29, #-16]
  409bfc:	ldr	w9, [x8, #136]
  409c00:	cmp	w9, #0x1
  409c04:	b.le	409c54 <argp_parse@@Base+0x808>
  409c08:	ldur	x8, [x29, #-16]
  409c0c:	ldr	x8, [x8, #128]
  409c10:	ldur	x9, [x29, #-16]
  409c14:	ldr	w10, [x9, #136]
  409c18:	subs	w10, w10, #0x1
  409c1c:	mov	w0, w10
  409c20:	sxtw	x9, w0
  409c24:	mov	x11, #0x8                   	// #8
  409c28:	mul	x9, x11, x9
  409c2c:	add	x8, x8, x9
  409c30:	ldr	x0, [x8]
  409c34:	adrp	x1, 415000 <argp_failure@@Base+0x7e74>
  409c38:	add	x1, x1, #0x5b6
  409c3c:	bl	401d10 <strcmp@plt>
  409c40:	cbnz	w0, 409c54 <argp_parse@@Base+0x808>
  409c44:	ldur	x8, [x29, #-16]
  409c48:	ldr	w9, [x8, #136]
  409c4c:	ldur	x8, [x29, #-16]
  409c50:	str	w9, [x8, #148]
  409c54:	b	409c8c <argp_parse@@Base+0x840>
  409c58:	ldr	w8, [sp, #20]
  409c5c:	cmp	w8, #0x3f
  409c60:	b.ne	409c8c <argp_parse@@Base+0x840>  // b.any
  409c64:	ldur	x8, [x29, #-16]
  409c68:	ldr	w9, [x8, #32]
  409c6c:	mov	w10, #0xffffffff            	// #-1
  409c70:	cmp	w9, w10
  409c74:	b.eq	409c8c <argp_parse@@Base+0x840>  // b.none
  409c78:	ldr	x8, [sp, #24]
  409c7c:	str	wzr, [x8]
  409c80:	mov	w9, #0x7                   	// #7
  409c84:	stur	w9, [x29, #-4]
  409c88:	b	409dac <argp_parse@@Base+0x960>
  409c8c:	b	409c98 <argp_parse@@Base+0x84c>
  409c90:	mov	w8, #0xffffffff            	// #-1
  409c94:	str	w8, [sp, #20]
  409c98:	ldr	w8, [sp, #20]
  409c9c:	mov	w9, #0xffffffff            	// #-1
  409ca0:	cmp	w8, w9
  409ca4:	b.ne	409d24 <argp_parse@@Base+0x8d8>  // b.any
  409ca8:	ldur	x8, [x29, #-16]
  409cac:	ldr	w9, [x8, #136]
  409cb0:	ldur	x8, [x29, #-16]
  409cb4:	ldr	w10, [x8, #120]
  409cb8:	cmp	w9, w10
  409cbc:	b.ge	409cd0 <argp_parse@@Base+0x884>  // b.tcont
  409cc0:	ldur	x8, [x29, #-16]
  409cc4:	ldr	w9, [x8, #140]
  409cc8:	and	w9, w9, #0x4
  409ccc:	cbz	w9, 409ce8 <argp_parse@@Base+0x89c>
  409cd0:	ldr	x8, [sp, #24]
  409cd4:	mov	w9, #0x1                   	// #1
  409cd8:	str	w9, [x8]
  409cdc:	mov	w9, #0x7                   	// #7
  409ce0:	stur	w9, [x29, #-4]
  409ce4:	b	409dac <argp_parse@@Base+0x960>
  409ce8:	mov	w8, #0x1                   	// #1
  409cec:	str	w8, [sp, #20]
  409cf0:	ldur	x9, [x29, #-16]
  409cf4:	ldr	x9, [x9, #128]
  409cf8:	ldur	x10, [x29, #-16]
  409cfc:	ldrsw	x11, [x10, #136]
  409d00:	mov	w8, w11
  409d04:	add	w8, w8, #0x1
  409d08:	str	w8, [x10, #136]
  409d0c:	mov	x10, #0x8                   	// #8
  409d10:	mul	x10, x10, x11
  409d14:	add	x9, x9, x10
  409d18:	ldr	x9, [x9]
  409d1c:	ldur	x10, [x29, #-16]
  409d20:	str	x9, [x10, #40]
  409d24:	ldr	w8, [sp, #20]
  409d28:	cmp	w8, #0x1
  409d2c:	b.ne	409d48 <argp_parse@@Base+0x8fc>  // b.any
  409d30:	ldur	x0, [x29, #-16]
  409d34:	ldur	x8, [x29, #-16]
  409d38:	ldr	x1, [x8, #40]
  409d3c:	bl	40aba0 <argp_parse@@Base+0x1754>
  409d40:	str	w0, [sp, #16]
  409d44:	b	409d60 <argp_parse@@Base+0x914>
  409d48:	ldur	x0, [x29, #-16]
  409d4c:	ldr	w1, [sp, #20]
  409d50:	ldur	x8, [x29, #-16]
  409d54:	ldr	x2, [x8, #40]
  409d58:	bl	40ad2c <argp_parse@@Base+0x18e0>
  409d5c:	str	w0, [sp, #16]
  409d60:	ldr	w8, [sp, #16]
  409d64:	cmp	w8, #0x7
  409d68:	b.ne	409da4 <argp_parse@@Base+0x958>  // b.any
  409d6c:	ldr	w8, [sp, #20]
  409d70:	mov	w9, #0xffffffff            	// #-1
  409d74:	mov	w10, #0x1                   	// #1
  409d78:	cmp	w8, w9
  409d7c:	str	w10, [sp, #12]
  409d80:	b.eq	409d94 <argp_parse@@Base+0x948>  // b.none
  409d84:	ldr	w8, [sp, #20]
  409d88:	cmp	w8, #0x1
  409d8c:	cset	w8, eq  // eq = none
  409d90:	str	w8, [sp, #12]
  409d94:	ldr	w8, [sp, #12]
  409d98:	and	w8, w8, #0x1
  409d9c:	ldr	x9, [sp, #24]
  409da0:	str	w8, [x9]
  409da4:	ldr	w8, [sp, #16]
  409da8:	stur	w8, [x29, #-4]
  409dac:	ldur	w0, [x29, #-4]
  409db0:	ldp	x29, x30, [sp, #48]
  409db4:	add	sp, sp, #0x40
  409db8:	ret
  409dbc:	sub	sp, sp, #0x50
  409dc0:	stp	x29, x30, [sp, #64]
  409dc4:	add	x29, sp, #0x40
  409dc8:	stur	x0, [x29, #-8]
  409dcc:	stur	w1, [x29, #-12]
  409dd0:	stur	w2, [x29, #-16]
  409dd4:	stur	x3, [x29, #-24]
  409dd8:	ldur	w8, [x29, #-12]
  409ddc:	cmp	w8, #0x7
  409de0:	b.ne	409df0 <argp_parse@@Base+0x9a4>  // b.any
  409de4:	ldur	w8, [x29, #-16]
  409de8:	cbz	w8, 409df0 <argp_parse@@Base+0x9a4>
  409dec:	stur	wzr, [x29, #-12]
  409df0:	ldur	w8, [x29, #-12]
  409df4:	cbnz	w8, 409fd0 <argp_parse@@Base+0xb84>
  409df8:	ldur	x8, [x29, #-8]
  409dfc:	ldr	w9, [x8, #136]
  409e00:	ldur	x8, [x29, #-8]
  409e04:	ldr	w10, [x8, #120]
  409e08:	cmp	w9, w10
  409e0c:	b.ne	409f74 <argp_parse@@Base+0xb28>  // b.any
  409e10:	ldur	x8, [x29, #-8]
  409e14:	ldr	x8, [x8, #80]
  409e18:	str	x8, [sp, #32]
  409e1c:	ldr	x8, [sp, #32]
  409e20:	ldur	x9, [x29, #-8]
  409e24:	ldr	x9, [x9, #88]
  409e28:	mov	w10, #0x0                   	// #0
  409e2c:	cmp	x8, x9
  409e30:	str	w10, [sp, #28]
  409e34:	b.cs	409e60 <argp_parse@@Base+0xa14>  // b.hs, b.nlast
  409e38:	ldur	w8, [x29, #-12]
  409e3c:	mov	w9, #0x1                   	// #1
  409e40:	str	w9, [sp, #24]
  409e44:	cbz	w8, 409e58 <argp_parse@@Base+0xa0c>
  409e48:	ldur	w8, [x29, #-12]
  409e4c:	cmp	w8, #0x7
  409e50:	cset	w8, eq  // eq = none
  409e54:	str	w8, [sp, #24]
  409e58:	ldr	w8, [sp, #24]
  409e5c:	str	w8, [sp, #28]
  409e60:	ldr	w8, [sp, #28]
  409e64:	tbnz	w8, #0, 409e6c <argp_parse@@Base+0xa20>
  409e68:	b	409eac <argp_parse@@Base+0xa60>
  409e6c:	ldr	x8, [sp, #32]
  409e70:	ldr	w9, [x8, #24]
  409e74:	cbnz	w9, 409e9c <argp_parse@@Base+0xa50>
  409e78:	ldr	x0, [sp, #32]
  409e7c:	ldur	x8, [x29, #-8]
  409e80:	add	x1, x8, #0x70
  409e84:	mov	w2, #0x2                   	// #2
  409e88:	movk	w2, #0x100, lsl #16
  409e8c:	mov	x8, xzr
  409e90:	mov	x3, x8
  409e94:	bl	40a6a4 <argp_parse@@Base+0x1258>
  409e98:	stur	w0, [x29, #-12]
  409e9c:	ldr	x8, [sp, #32]
  409ea0:	add	x8, x8, #0x48
  409ea4:	str	x8, [sp, #32]
  409ea8:	b	409e1c <argp_parse@@Base+0x9d0>
  409eac:	ldur	x8, [x29, #-8]
  409eb0:	ldr	x8, [x8, #88]
  409eb4:	mov	x9, #0xffffffffffffffb8    	// #-72
  409eb8:	add	x8, x8, x9
  409ebc:	str	x8, [sp, #32]
  409ec0:	ldr	x8, [sp, #32]
  409ec4:	ldur	x9, [x29, #-8]
  409ec8:	ldr	x9, [x9, #80]
  409ecc:	mov	w10, #0x0                   	// #0
  409ed0:	cmp	x8, x9
  409ed4:	str	w10, [sp, #20]
  409ed8:	b.cc	409f04 <argp_parse@@Base+0xab8>  // b.lo, b.ul, b.last
  409edc:	ldur	w8, [x29, #-12]
  409ee0:	mov	w9, #0x1                   	// #1
  409ee4:	str	w9, [sp, #16]
  409ee8:	cbz	w8, 409efc <argp_parse@@Base+0xab0>
  409eec:	ldur	w8, [x29, #-12]
  409ef0:	cmp	w8, #0x7
  409ef4:	cset	w8, eq  // eq = none
  409ef8:	str	w8, [sp, #16]
  409efc:	ldr	w8, [sp, #16]
  409f00:	str	w8, [sp, #20]
  409f04:	ldr	w8, [sp, #20]
  409f08:	tbnz	w8, #0, 409f10 <argp_parse@@Base+0xac4>
  409f0c:	b	409f48 <argp_parse@@Base+0xafc>
  409f10:	ldr	x0, [sp, #32]
  409f14:	ldur	x8, [x29, #-8]
  409f18:	add	x1, x8, #0x70
  409f1c:	mov	w2, #0x1                   	// #1
  409f20:	movk	w2, #0x100, lsl #16
  409f24:	mov	x8, xzr
  409f28:	mov	x3, x8
  409f2c:	bl	40a6a4 <argp_parse@@Base+0x1258>
  409f30:	stur	w0, [x29, #-12]
  409f34:	ldr	x8, [sp, #32]
  409f38:	mov	x9, #0xffffffffffffffb8    	// #-72
  409f3c:	add	x8, x8, x9
  409f40:	str	x8, [sp, #32]
  409f44:	b	409ec0 <argp_parse@@Base+0xa74>
  409f48:	ldur	w8, [x29, #-12]
  409f4c:	cmp	w8, #0x7
  409f50:	b.ne	409f58 <argp_parse@@Base+0xb0c>  // b.any
  409f54:	stur	wzr, [x29, #-12]
  409f58:	ldur	x8, [x29, #-24]
  409f5c:	cbz	x8, 409f70 <argp_parse@@Base+0xb24>
  409f60:	ldur	x8, [x29, #-8]
  409f64:	ldr	w9, [x8, #136]
  409f68:	ldur	x8, [x29, #-24]
  409f6c:	str	w9, [x8]
  409f70:	b	409fd0 <argp_parse@@Base+0xb84>
  409f74:	ldur	x8, [x29, #-24]
  409f78:	cbz	x8, 409f90 <argp_parse@@Base+0xb44>
  409f7c:	ldur	x8, [x29, #-8]
  409f80:	ldr	w9, [x8, #136]
  409f84:	ldur	x8, [x29, #-24]
  409f88:	str	w9, [x8]
  409f8c:	b	409fd0 <argp_parse@@Base+0xb84>
  409f90:	ldur	x8, [x29, #-8]
  409f94:	ldr	w9, [x8, #140]
  409f98:	and	w9, w9, #0x2
  409f9c:	cbnz	w9, 409fc8 <argp_parse@@Base+0xb7c>
  409fa0:	ldur	x8, [x29, #-8]
  409fa4:	ldr	x8, [x8, #184]
  409fa8:	cbz	x8, 409fc8 <argp_parse@@Base+0xb7c>
  409fac:	ldur	x8, [x29, #-8]
  409fb0:	ldr	x0, [x8, #184]
  409fb4:	ldur	x8, [x29, #-8]
  409fb8:	ldr	x2, [x8, #176]
  409fbc:	adrp	x1, 415000 <argp_failure@@Base+0x7e74>
  409fc0:	add	x1, x1, #0x5ce
  409fc4:	bl	401ef0 <fprintf@plt>
  409fc8:	mov	w8, #0x7                   	// #7
  409fcc:	stur	w8, [x29, #-12]
  409fd0:	ldur	w8, [x29, #-12]
  409fd4:	cbz	w8, 40a050 <argp_parse@@Base+0xc04>
  409fd8:	ldur	w8, [x29, #-12]
  409fdc:	cmp	w8, #0x7
  409fe0:	b.ne	409ffc <argp_parse@@Base+0xbb0>  // b.any
  409fe4:	ldur	x8, [x29, #-8]
  409fe8:	add	x0, x8, #0x70
  409fec:	ldur	x8, [x29, #-8]
  409ff0:	ldr	x1, [x8, #184]
  409ff4:	mov	w2, #0x104                 	// #260
  409ff8:	bl	40ce90 <argp_state_help@@Base>
  409ffc:	ldur	x8, [x29, #-8]
  40a000:	ldr	x8, [x8, #80]
  40a004:	str	x8, [sp, #32]
  40a008:	ldr	x8, [sp, #32]
  40a00c:	ldur	x9, [x29, #-8]
  40a010:	ldr	x9, [x9, #88]
  40a014:	cmp	x8, x9
  40a018:	b.cs	40a04c <argp_parse@@Base+0xc00>  // b.hs, b.nlast
  40a01c:	ldr	x0, [sp, #32]
  40a020:	ldur	x8, [x29, #-8]
  40a024:	add	x1, x8, #0x70
  40a028:	mov	w2, #0x5                   	// #5
  40a02c:	movk	w2, #0x100, lsl #16
  40a030:	mov	x8, xzr
  40a034:	mov	x3, x8
  40a038:	bl	40a6a4 <argp_parse@@Base+0x1258>
  40a03c:	ldr	x8, [sp, #32]
  40a040:	add	x8, x8, #0x48
  40a044:	str	x8, [sp, #32]
  40a048:	b	40a008 <argp_parse@@Base+0xbbc>
  40a04c:	b	40a0fc <argp_parse@@Base+0xcb0>
  40a050:	ldur	x8, [x29, #-8]
  40a054:	ldr	x8, [x8, #88]
  40a058:	mov	x9, #0xffffffffffffffb8    	// #-72
  40a05c:	add	x8, x8, x9
  40a060:	str	x8, [sp, #32]
  40a064:	ldr	x8, [sp, #32]
  40a068:	ldur	x9, [x29, #-8]
  40a06c:	ldr	x9, [x9, #80]
  40a070:	mov	w10, #0x0                   	// #0
  40a074:	cmp	x8, x9
  40a078:	str	w10, [sp, #12]
  40a07c:	b.cc	40a0a8 <argp_parse@@Base+0xc5c>  // b.lo, b.ul, b.last
  40a080:	ldur	w8, [x29, #-12]
  40a084:	mov	w9, #0x1                   	// #1
  40a088:	str	w9, [sp, #8]
  40a08c:	cbz	w8, 40a0a0 <argp_parse@@Base+0xc54>
  40a090:	ldur	w8, [x29, #-12]
  40a094:	cmp	w8, #0x7
  40a098:	cset	w8, eq  // eq = none
  40a09c:	str	w8, [sp, #8]
  40a0a0:	ldr	w8, [sp, #8]
  40a0a4:	str	w8, [sp, #12]
  40a0a8:	ldr	w8, [sp, #12]
  40a0ac:	tbnz	w8, #0, 40a0b4 <argp_parse@@Base+0xc68>
  40a0b0:	b	40a0ec <argp_parse@@Base+0xca0>
  40a0b4:	ldr	x0, [sp, #32]
  40a0b8:	ldur	x8, [x29, #-8]
  40a0bc:	add	x1, x8, #0x70
  40a0c0:	mov	w2, #0x4                   	// #4
  40a0c4:	movk	w2, #0x100, lsl #16
  40a0c8:	mov	x8, xzr
  40a0cc:	mov	x3, x8
  40a0d0:	bl	40a6a4 <argp_parse@@Base+0x1258>
  40a0d4:	stur	w0, [x29, #-12]
  40a0d8:	ldr	x8, [sp, #32]
  40a0dc:	mov	x9, #0xffffffffffffffb8    	// #-72
  40a0e0:	add	x8, x8, x9
  40a0e4:	str	x8, [sp, #32]
  40a0e8:	b	40a064 <argp_parse@@Base+0xc18>
  40a0ec:	ldur	w8, [x29, #-12]
  40a0f0:	cmp	w8, #0x7
  40a0f4:	b.ne	40a0fc <argp_parse@@Base+0xcb0>  // b.any
  40a0f8:	stur	wzr, [x29, #-12]
  40a0fc:	ldur	x8, [x29, #-8]
  40a100:	ldr	x8, [x8, #88]
  40a104:	mov	x9, #0xffffffffffffffb8    	// #-72
  40a108:	add	x8, x8, x9
  40a10c:	str	x8, [sp, #32]
  40a110:	ldr	x8, [sp, #32]
  40a114:	ldur	x9, [x29, #-8]
  40a118:	ldr	x9, [x9, #80]
  40a11c:	cmp	x8, x9
  40a120:	b.cc	40a158 <argp_parse@@Base+0xd0c>  // b.lo, b.ul, b.last
  40a124:	ldr	x0, [sp, #32]
  40a128:	ldur	x8, [x29, #-8]
  40a12c:	add	x1, x8, #0x70
  40a130:	mov	w2, #0x7                   	// #7
  40a134:	movk	w2, #0x100, lsl #16
  40a138:	mov	x8, xzr
  40a13c:	mov	x3, x8
  40a140:	bl	40a6a4 <argp_parse@@Base+0x1258>
  40a144:	ldr	x8, [sp, #32]
  40a148:	mov	x9, #0xffffffffffffffb8    	// #-72
  40a14c:	add	x8, x8, x9
  40a150:	str	x8, [sp, #32]
  40a154:	b	40a110 <argp_parse@@Base+0xcc4>
  40a158:	ldur	w8, [x29, #-12]
  40a15c:	cmp	w8, #0x7
  40a160:	b.ne	40a16c <argp_parse@@Base+0xd20>  // b.any
  40a164:	mov	w8, #0x16                  	// #22
  40a168:	stur	w8, [x29, #-12]
  40a16c:	ldur	x8, [x29, #-8]
  40a170:	ldr	x0, [x8, #208]
  40a174:	bl	401d60 <free@plt>
  40a178:	ldur	w0, [x29, #-12]
  40a17c:	ldp	x29, x30, [sp, #64]
  40a180:	add	sp, sp, #0x50
  40a184:	ret
  40a188:	sub	sp, sp, #0x30
  40a18c:	str	x0, [sp, #32]
  40a190:	str	x1, [sp, #24]
  40a194:	ldr	x8, [sp, #24]
  40a198:	cbz	x8, 40a1fc <argp_parse@@Base+0xdb0>
  40a19c:	ldr	x8, [sp, #24]
  40a1a0:	ldr	x8, [x8, #88]
  40a1a4:	str	x8, [sp, #8]
  40a1a8:	ldr	x8, [sp, #8]
  40a1ac:	ldr	x8, [x8, #80]
  40a1b0:	str	x8, [sp, #16]
  40a1b4:	ldr	x8, [sp, #16]
  40a1b8:	ldr	x9, [sp, #8]
  40a1bc:	ldr	x9, [x9, #88]
  40a1c0:	cmp	x8, x9
  40a1c4:	b.cs	40a1fc <argp_parse@@Base+0xdb0>  // b.hs, b.nlast
  40a1c8:	ldr	x8, [sp, #16]
  40a1cc:	ldr	x8, [x8, #8]
  40a1d0:	ldr	x9, [sp, #32]
  40a1d4:	cmp	x8, x9
  40a1d8:	b.ne	40a1ec <argp_parse@@Base+0xda0>  // b.any
  40a1dc:	ldr	x8, [sp, #16]
  40a1e0:	ldr	x8, [x8, #48]
  40a1e4:	str	x8, [sp, #40]
  40a1e8:	b	40a204 <argp_parse@@Base+0xdb8>
  40a1ec:	ldr	x8, [sp, #16]
  40a1f0:	add	x8, x8, #0x48
  40a1f4:	str	x8, [sp, #16]
  40a1f8:	b	40a1b4 <argp_parse@@Base+0xd68>
  40a1fc:	mov	x8, xzr
  40a200:	str	x8, [sp, #40]
  40a204:	ldr	x0, [sp, #40]
  40a208:	add	sp, sp, #0x30
  40a20c:	ret
  40a210:	sub	sp, sp, #0x40
  40a214:	stp	x29, x30, [sp, #48]
  40a218:	add	x29, sp, #0x30
  40a21c:	mov	w8, #0xfffffffc            	// #-4
  40a220:	adrp	x9, 428000 <argp_failure@@Base+0x1ae74>
  40a224:	add	x9, x9, #0x610
  40a228:	stur	w0, [x29, #-8]
  40a22c:	stur	x1, [x29, #-16]
  40a230:	str	x2, [sp, #24]
  40a234:	ldur	w10, [x29, #-8]
  40a238:	cmp	w10, w8
  40a23c:	str	x9, [sp, #16]
  40a240:	str	w10, [sp, #12]
  40a244:	b.eq	40a318 <argp_parse@@Base+0xecc>  // b.none
  40a248:	b	40a24c <argp_parse@@Base+0xe00>
  40a24c:	mov	w8, #0xfffffffd            	// #-3
  40a250:	ldr	w9, [sp, #12]
  40a254:	cmp	w9, w8
  40a258:	b.eq	40a2a4 <argp_parse@@Base+0xe58>  // b.none
  40a25c:	b	40a260 <argp_parse@@Base+0xe14>
  40a260:	mov	w8, #0xfffffffe            	// #-2
  40a264:	ldr	w9, [sp, #12]
  40a268:	cmp	w9, w8
  40a26c:	b.eq	40a2bc <argp_parse@@Base+0xe70>  // b.none
  40a270:	b	40a274 <argp_parse@@Base+0xe28>
  40a274:	ldr	w8, [sp, #12]
  40a278:	cmp	w8, #0x3f
  40a27c:	cset	w9, eq  // eq = none
  40a280:	eor	w9, w9, #0x1
  40a284:	tbnz	w9, #0, 40a378 <argp_parse@@Base+0xf2c>
  40a288:	b	40a28c <argp_parse@@Base+0xe40>
  40a28c:	ldr	x0, [sp, #24]
  40a290:	ldr	x8, [sp, #24]
  40a294:	ldr	x1, [x8, #80]
  40a298:	mov	w2, #0x27a                 	// #634
  40a29c:	bl	40ce90 <argp_state_help@@Base>
  40a2a0:	b	40a384 <argp_parse@@Base+0xf38>
  40a2a4:	ldr	x0, [sp, #24]
  40a2a8:	ldr	x8, [sp, #24]
  40a2ac:	ldr	x1, [x8, #80]
  40a2b0:	mov	w2, #0x201                 	// #513
  40a2b4:	bl	40ce90 <argp_state_help@@Base>
  40a2b8:	b	40a384 <argp_parse@@Base+0xf38>
  40a2bc:	ldur	x8, [x29, #-16]
  40a2c0:	adrp	x9, 428000 <argp_failure@@Base+0x1ae74>
  40a2c4:	add	x9, x9, #0x4f0
  40a2c8:	str	x8, [x9]
  40a2cc:	ldur	x0, [x29, #-16]
  40a2d0:	bl	40b0f4 <argp_usage@@Base+0x1d0>
  40a2d4:	ldr	x8, [sp, #24]
  40a2d8:	str	x0, [x8, #64]
  40a2dc:	ldr	x8, [sp, #24]
  40a2e0:	ldr	x8, [x8, #64]
  40a2e4:	adrp	x9, 428000 <argp_failure@@Base+0x1ae74>
  40a2e8:	add	x9, x9, #0x508
  40a2ec:	str	x8, [x9]
  40a2f0:	ldr	x8, [sp, #24]
  40a2f4:	ldr	w10, [x8, #28]
  40a2f8:	and	w10, w10, #0x3
  40a2fc:	cmp	w10, #0x1
  40a300:	b.ne	40a314 <argp_parse@@Base+0xec8>  // b.any
  40a304:	ldur	x8, [x29, #-16]
  40a308:	ldr	x9, [sp, #24]
  40a30c:	ldr	x9, [x9, #16]
  40a310:	str	x8, [x9]
  40a314:	b	40a384 <argp_parse@@Base+0xf38>
  40a318:	ldur	x8, [x29, #-16]
  40a31c:	cbz	x8, 40a32c <argp_parse@@Base+0xee0>
  40a320:	ldur	x8, [x29, #-16]
  40a324:	str	x8, [sp]
  40a328:	b	40a338 <argp_parse@@Base+0xeec>
  40a32c:	adrp	x8, 415000 <argp_failure@@Base+0x7e74>
  40a330:	add	x8, x8, #0x578
  40a334:	str	x8, [sp]
  40a338:	ldr	x8, [sp]
  40a33c:	mov	x0, x8
  40a340:	bl	401bf0 <atoi@plt>
  40a344:	ldr	x8, [sp, #16]
  40a348:	str	w0, [x8]
  40a34c:	ldr	x8, [sp, #16]
  40a350:	ldr	w9, [x8]
  40a354:	subs	w10, w9, #0x1
  40a358:	str	w10, [x8]
  40a35c:	cmp	w9, #0x0
  40a360:	cset	w9, le
  40a364:	tbnz	w9, #0, 40a374 <argp_parse@@Base+0xf28>
  40a368:	mov	w0, #0x1                   	// #1
  40a36c:	bl	401c60 <sleep@plt>
  40a370:	b	40a34c <argp_parse@@Base+0xf00>
  40a374:	b	40a384 <argp_parse@@Base+0xf38>
  40a378:	mov	w8, #0x7                   	// #7
  40a37c:	stur	w8, [x29, #-4]
  40a380:	b	40a388 <argp_parse@@Base+0xf3c>
  40a384:	stur	wzr, [x29, #-4]
  40a388:	ldur	w0, [x29, #-4]
  40a38c:	ldp	x29, x30, [sp, #48]
  40a390:	add	sp, sp, #0x40
  40a394:	ret
  40a398:	sub	sp, sp, #0x30
  40a39c:	stp	x29, x30, [sp, #32]
  40a3a0:	add	x29, sp, #0x20
  40a3a4:	stur	w0, [x29, #-8]
  40a3a8:	str	x1, [sp, #16]
  40a3ac:	str	x2, [sp, #8]
  40a3b0:	ldur	w8, [x29, #-8]
  40a3b4:	cmp	w8, #0x56
  40a3b8:	cset	w8, eq  // eq = none
  40a3bc:	eor	w8, w8, #0x1
  40a3c0:	tbnz	w8, #0, 40a464 <argp_parse@@Base+0x1018>
  40a3c4:	b	40a3c8 <argp_parse@@Base+0xf7c>
  40a3c8:	adrp	x8, 428000 <argp_failure@@Base+0x1ae74>
  40a3cc:	add	x8, x8, #0x618
  40a3d0:	ldr	x8, [x8]
  40a3d4:	cbz	x8, 40a3f8 <argp_parse@@Base+0xfac>
  40a3d8:	adrp	x8, 428000 <argp_failure@@Base+0x1ae74>
  40a3dc:	add	x8, x8, #0x618
  40a3e0:	ldr	x8, [x8]
  40a3e4:	ldr	x9, [sp, #8]
  40a3e8:	ldr	x0, [x9, #80]
  40a3ec:	ldr	x1, [sp, #8]
  40a3f0:	blr	x8
  40a3f4:	b	40a444 <argp_parse@@Base+0xff8>
  40a3f8:	adrp	x8, 428000 <argp_failure@@Base+0x1ae74>
  40a3fc:	add	x8, x8, #0x6d0
  40a400:	ldr	x8, [x8]
  40a404:	cbz	x8, 40a42c <argp_parse@@Base+0xfe0>
  40a408:	ldr	x8, [sp, #8]
  40a40c:	ldr	x0, [x8, #80]
  40a410:	adrp	x8, 428000 <argp_failure@@Base+0x1ae74>
  40a414:	add	x8, x8, #0x6d0
  40a418:	ldr	x2, [x8]
  40a41c:	adrp	x1, 415000 <argp_failure@@Base+0x7e74>
  40a420:	add	x1, x1, #0x674
  40a424:	bl	401ef0 <fprintf@plt>
  40a428:	b	40a444 <argp_parse@@Base+0xff8>
  40a42c:	ldr	x0, [sp, #8]
  40a430:	adrp	x1, 412000 <argp_failure@@Base+0x4e74>
  40a434:	add	x1, x1, #0xdf8
  40a438:	adrp	x2, 415000 <argp_failure@@Base+0x7e74>
  40a43c:	add	x2, x2, #0x593
  40a440:	bl	40cfc8 <argp_error@@Base>
  40a444:	ldr	x8, [sp, #8]
  40a448:	ldr	w9, [x8, #28]
  40a44c:	and	w9, w9, #0x20
  40a450:	cbnz	w9, 40a460 <argp_parse@@Base+0x1014>
  40a454:	mov	w8, wzr
  40a458:	mov	w0, w8
  40a45c:	bl	401b40 <exit@plt>
  40a460:	b	40a470 <argp_parse@@Base+0x1024>
  40a464:	mov	w8, #0x7                   	// #7
  40a468:	stur	w8, [x29, #-4]
  40a46c:	b	40a474 <argp_parse@@Base+0x1028>
  40a470:	stur	wzr, [x29, #-4]
  40a474:	ldur	w0, [x29, #-4]
  40a478:	ldp	x29, x30, [sp, #32]
  40a47c:	add	sp, sp, #0x30
  40a480:	ret
  40a484:	sub	sp, sp, #0x40
  40a488:	stp	x29, x30, [sp, #48]
  40a48c:	add	x29, sp, #0x30
  40a490:	stur	x0, [x29, #-8]
  40a494:	stur	x1, [x29, #-16]
  40a498:	ldur	x8, [x29, #-8]
  40a49c:	ldr	x8, [x8, #32]
  40a4a0:	str	x8, [sp, #24]
  40a4a4:	ldur	x8, [x29, #-8]
  40a4a8:	ldr	x8, [x8]
  40a4ac:	str	x8, [sp, #16]
  40a4b0:	ldr	x8, [sp, #16]
  40a4b4:	cbnz	x8, 40a4c4 <argp_parse@@Base+0x1078>
  40a4b8:	ldur	x8, [x29, #-8]
  40a4bc:	ldr	x8, [x8, #8]
  40a4c0:	cbz	x8, 40a548 <argp_parse@@Base+0x10fc>
  40a4c4:	ldur	x8, [x29, #-16]
  40a4c8:	ldr	x9, [x8, #16]
  40a4cc:	add	x9, x9, #0x1
  40a4d0:	str	x9, [x8, #16]
  40a4d4:	ldr	x8, [sp, #16]
  40a4d8:	cbz	x8, 40a548 <argp_parse@@Base+0x10fc>
  40a4dc:	str	wzr, [sp, #12]
  40a4e0:	ldr	x8, [sp, #16]
  40a4e4:	add	x9, x8, #0x30
  40a4e8:	str	x9, [sp, #16]
  40a4ec:	mov	x0, x8
  40a4f0:	bl	40aff0 <argp_usage@@Base+0xcc>
  40a4f4:	cmp	w0, #0x0
  40a4f8:	cset	w10, ne  // ne = any
  40a4fc:	eor	w10, w10, #0x1
  40a500:	tbnz	w10, #0, 40a508 <argp_parse@@Base+0x10bc>
  40a504:	b	40a518 <argp_parse@@Base+0x10cc>
  40a508:	ldr	w8, [sp, #12]
  40a50c:	add	w8, w8, #0x1
  40a510:	str	w8, [sp, #12]
  40a514:	b	40a4e0 <argp_parse@@Base+0x1094>
  40a518:	ldr	w8, [sp, #12]
  40a51c:	mov	w9, #0x3                   	// #3
  40a520:	mul	w8, w8, w9
  40a524:	ldur	x10, [x29, #-16]
  40a528:	ldr	x11, [x10]
  40a52c:	add	x11, x11, w8, sxtw
  40a530:	str	x11, [x10]
  40a534:	ldrsw	x10, [sp, #12]
  40a538:	ldur	x11, [x29, #-16]
  40a53c:	ldr	x12, [x11, #8]
  40a540:	add	x10, x12, x10
  40a544:	str	x10, [x11, #8]
  40a548:	ldr	x8, [sp, #24]
  40a54c:	cbz	x8, 40a588 <argp_parse@@Base+0x113c>
  40a550:	ldr	x8, [sp, #24]
  40a554:	ldr	x8, [x8]
  40a558:	cbz	x8, 40a588 <argp_parse@@Base+0x113c>
  40a55c:	ldr	x8, [sp, #24]
  40a560:	add	x9, x8, #0x20
  40a564:	str	x9, [sp, #24]
  40a568:	ldr	x0, [x8]
  40a56c:	ldur	x1, [x29, #-16]
  40a570:	bl	40a484 <argp_parse@@Base+0x1038>
  40a574:	ldur	x8, [x29, #-16]
  40a578:	ldr	x9, [x8, #24]
  40a57c:	add	x9, x9, #0x1
  40a580:	str	x9, [x8, #24]
  40a584:	b	40a550 <argp_parse@@Base+0x1104>
  40a588:	ldp	x29, x30, [sp, #48]
  40a58c:	add	sp, sp, #0x40
  40a590:	ret
  40a594:	sub	sp, sp, #0x50
  40a598:	stp	x29, x30, [sp, #64]
  40a59c:	add	x29, sp, #0x40
  40a5a0:	add	x8, sp, #0x8
  40a5a4:	stur	x0, [x29, #-8]
  40a5a8:	stur	x1, [x29, #-16]
  40a5ac:	stur	w2, [x29, #-20]
  40a5b0:	ldur	x9, [x29, #-8]
  40a5b4:	str	x9, [sp, #8]
  40a5b8:	ldur	x9, [x29, #-8]
  40a5bc:	ldr	x9, [x9, #8]
  40a5c0:	str	x9, [x8, #8]
  40a5c4:	ldur	x9, [x29, #-8]
  40a5c8:	ldr	x9, [x9, #16]
  40a5cc:	str	x9, [x8, #16]
  40a5d0:	ldur	x9, [x29, #-8]
  40a5d4:	ldr	x9, [x9, #96]
  40a5d8:	str	x9, [x8, #24]
  40a5dc:	ldur	w10, [x29, #-20]
  40a5e0:	and	w10, w10, #0x8
  40a5e4:	cbz	w10, 40a604 <argp_parse@@Base+0x11b8>
  40a5e8:	add	x8, sp, #0x8
  40a5ec:	ldr	x9, [x8, #8]
  40a5f0:	add	x10, x9, #0x1
  40a5f4:	str	x10, [x8, #8]
  40a5f8:	mov	w11, #0x2d                  	// #45
  40a5fc:	strb	w11, [x9]
  40a600:	b	40a628 <argp_parse@@Base+0x11dc>
  40a604:	ldur	w8, [x29, #-20]
  40a608:	and	w8, w8, #0x4
  40a60c:	cbz	w8, 40a628 <argp_parse@@Base+0x11dc>
  40a610:	add	x8, sp, #0x8
  40a614:	ldr	x9, [x8, #8]
  40a618:	add	x10, x9, #0x1
  40a61c:	str	x10, [x8, #8]
  40a620:	mov	w11, #0x2b                  	// #43
  40a624:	strb	w11, [x9]
  40a628:	add	x8, sp, #0x8
  40a62c:	ldr	x9, [x8, #8]
  40a630:	mov	w10, #0x0                   	// #0
  40a634:	strb	w10, [x9]
  40a638:	ldr	x8, [x8, #16]
  40a63c:	mov	x9, xzr
  40a640:	str	x9, [x8]
  40a644:	ldur	x8, [x29, #-16]
  40a648:	ldur	x9, [x29, #-8]
  40a64c:	str	x8, [x9]
  40a650:	ldur	x8, [x29, #-16]
  40a654:	cbz	x8, 40a688 <argp_parse@@Base+0x123c>
  40a658:	ldur	x0, [x29, #-16]
  40a65c:	ldur	x8, [x29, #-8]
  40a660:	ldr	x3, [x8, #80]
  40a664:	mov	x8, xzr
  40a668:	mov	x1, x8
  40a66c:	mov	w9, wzr
  40a670:	mov	w2, w9
  40a674:	add	x4, sp, #0x8
  40a678:	bl	40a75c <argp_parse@@Base+0x1310>
  40a67c:	ldur	x8, [x29, #-8]
  40a680:	str	x0, [x8, #88]
  40a684:	b	40a698 <argp_parse@@Base+0x124c>
  40a688:	ldur	x8, [x29, #-8]
  40a68c:	ldr	x8, [x8, #80]
  40a690:	ldur	x9, [x29, #-8]
  40a694:	str	x8, [x9, #88]
  40a698:	ldp	x29, x30, [sp, #64]
  40a69c:	add	sp, sp, #0x50
  40a6a0:	ret
  40a6a4:	sub	sp, sp, #0x40
  40a6a8:	stp	x29, x30, [sp, #48]
  40a6ac:	add	x29, sp, #0x30
  40a6b0:	stur	x0, [x29, #-16]
  40a6b4:	str	x1, [sp, #24]
  40a6b8:	str	w2, [sp, #20]
  40a6bc:	str	x3, [sp, #8]
  40a6c0:	ldur	x8, [x29, #-16]
  40a6c4:	ldr	x8, [x8]
  40a6c8:	cbz	x8, 40a744 <argp_parse@@Base+0x12f8>
  40a6cc:	ldur	x8, [x29, #-16]
  40a6d0:	ldr	x8, [x8, #64]
  40a6d4:	ldr	x9, [sp, #24]
  40a6d8:	str	x8, [x9, #56]
  40a6dc:	ldur	x8, [x29, #-16]
  40a6e0:	ldr	x8, [x8, #48]
  40a6e4:	ldr	x9, [sp, #24]
  40a6e8:	str	x8, [x9, #40]
  40a6ec:	ldur	x8, [x29, #-16]
  40a6f0:	ldr	x8, [x8, #56]
  40a6f4:	ldr	x9, [sp, #24]
  40a6f8:	str	x8, [x9, #48]
  40a6fc:	ldur	x8, [x29, #-16]
  40a700:	ldr	w10, [x8, #24]
  40a704:	ldr	x8, [sp, #24]
  40a708:	str	w10, [x8, #32]
  40a70c:	ldur	x8, [x29, #-16]
  40a710:	ldr	x8, [x8]
  40a714:	ldr	w0, [sp, #20]
  40a718:	ldr	x1, [sp, #8]
  40a71c:	ldr	x2, [sp, #24]
  40a720:	blr	x8
  40a724:	str	w0, [sp, #4]
  40a728:	ldr	x8, [sp, #24]
  40a72c:	ldr	x8, [x8, #56]
  40a730:	ldur	x9, [x29, #-16]
  40a734:	str	x8, [x9, #64]
  40a738:	ldr	w10, [sp, #4]
  40a73c:	stur	w10, [x29, #-4]
  40a740:	b	40a74c <argp_parse@@Base+0x1300>
  40a744:	mov	w8, #0x7                   	// #7
  40a748:	stur	w8, [x29, #-4]
  40a74c:	ldur	w0, [x29, #-4]
  40a750:	ldp	x29, x30, [sp, #48]
  40a754:	add	sp, sp, #0x40
  40a758:	ret
  40a75c:	sub	sp, sp, #0x60
  40a760:	stp	x29, x30, [sp, #80]
  40a764:	add	x29, sp, #0x50
  40a768:	stur	x0, [x29, #-8]
  40a76c:	stur	x1, [x29, #-16]
  40a770:	stur	w2, [x29, #-20]
  40a774:	stur	x3, [x29, #-32]
  40a778:	str	x4, [sp, #40]
  40a77c:	ldur	x8, [x29, #-8]
  40a780:	ldr	x8, [x8]
  40a784:	str	x8, [sp, #32]
  40a788:	ldur	x8, [x29, #-8]
  40a78c:	ldr	x8, [x8, #32]
  40a790:	str	x8, [sp, #24]
  40a794:	ldr	x8, [sp, #32]
  40a798:	cbnz	x8, 40a7a8 <argp_parse@@Base+0x135c>
  40a79c:	ldur	x8, [x29, #-8]
  40a7a0:	ldr	x8, [x8, #8]
  40a7a4:	cbz	x8, 40aa8c <argp_parse@@Base+0x1640>
  40a7a8:	ldr	x8, [sp, #32]
  40a7ac:	cbz	x8, 40a9a4 <argp_parse@@Base+0x1558>
  40a7b0:	ldr	x8, [sp, #32]
  40a7b4:	str	x8, [sp, #16]
  40a7b8:	ldr	x0, [sp, #16]
  40a7bc:	bl	40aff0 <argp_usage@@Base+0xcc>
  40a7c0:	cmp	w0, #0x0
  40a7c4:	cset	w8, ne  // ne = any
  40a7c8:	eor	w8, w8, #0x1
  40a7cc:	tbnz	w8, #0, 40a7d4 <argp_parse@@Base+0x1388>
  40a7d0:	b	40a9a4 <argp_parse@@Base+0x1558>
  40a7d4:	ldr	x8, [sp, #16]
  40a7d8:	ldr	w9, [x8, #24]
  40a7dc:	and	w9, w9, #0x4
  40a7e0:	cbnz	w9, 40a7ec <argp_parse@@Base+0x13a0>
  40a7e4:	ldr	x8, [sp, #16]
  40a7e8:	str	x8, [sp, #32]
  40a7ec:	ldr	x8, [sp, #32]
  40a7f0:	ldr	w9, [x8, #24]
  40a7f4:	and	w9, w9, #0x8
  40a7f8:	cbnz	w9, 40a994 <argp_parse@@Base+0x1548>
  40a7fc:	ldr	x0, [sp, #16]
  40a800:	bl	40af58 <argp_usage@@Base+0x34>
  40a804:	cbz	w0, 40a880 <argp_parse@@Base+0x1434>
  40a808:	ldr	x8, [sp, #16]
  40a80c:	ldr	w9, [x8, #8]
  40a810:	ldr	x8, [sp, #40]
  40a814:	ldr	x10, [x8, #8]
  40a818:	add	x11, x10, #0x1
  40a81c:	str	x11, [x8, #8]
  40a820:	strb	w9, [x10]
  40a824:	ldr	x8, [sp, #32]
  40a828:	ldr	x8, [x8, #16]
  40a82c:	cbz	x8, 40a870 <argp_parse@@Base+0x1424>
  40a830:	ldr	x8, [sp, #40]
  40a834:	ldr	x9, [x8, #8]
  40a838:	add	x10, x9, #0x1
  40a83c:	str	x10, [x8, #8]
  40a840:	mov	w11, #0x3a                  	// #58
  40a844:	strb	w11, [x9]
  40a848:	ldr	x8, [sp, #32]
  40a84c:	ldr	w11, [x8, #24]
  40a850:	and	w11, w11, #0x1
  40a854:	cbz	w11, 40a870 <argp_parse@@Base+0x1424>
  40a858:	ldr	x8, [sp, #40]
  40a85c:	ldr	x9, [x8, #8]
  40a860:	add	x10, x9, #0x1
  40a864:	str	x10, [x8, #8]
  40a868:	mov	w11, #0x3a                  	// #58
  40a86c:	strb	w11, [x9]
  40a870:	ldr	x8, [sp, #40]
  40a874:	ldr	x8, [x8, #8]
  40a878:	mov	w9, #0x0                   	// #0
  40a87c:	strb	w9, [x8]
  40a880:	ldr	x8, [sp, #16]
  40a884:	ldr	x8, [x8]
  40a888:	cbz	x8, 40a994 <argp_parse@@Base+0x1548>
  40a88c:	ldr	x8, [sp, #40]
  40a890:	ldr	x8, [x8]
  40a894:	ldr	x0, [x8, #16]
  40a898:	ldr	x8, [sp, #16]
  40a89c:	ldr	x1, [x8]
  40a8a0:	bl	40aaf4 <argp_parse@@Base+0x16a8>
  40a8a4:	cmp	w0, #0x0
  40a8a8:	cset	w9, ge  // ge = tcont
  40a8ac:	tbnz	w9, #0, 40a994 <argp_parse@@Base+0x1548>
  40a8b0:	ldr	x8, [sp, #16]
  40a8b4:	ldr	x8, [x8]
  40a8b8:	ldr	x9, [sp, #40]
  40a8bc:	ldr	x9, [x9, #16]
  40a8c0:	str	x8, [x9]
  40a8c4:	ldr	x8, [sp, #32]
  40a8c8:	ldr	x8, [x8, #16]
  40a8cc:	cbz	x8, 40a8f0 <argp_parse@@Base+0x14a4>
  40a8d0:	ldr	x8, [sp, #32]
  40a8d4:	ldr	w9, [x8, #24]
  40a8d8:	mov	w10, #0x1                   	// #1
  40a8dc:	mov	w11, #0x2                   	// #2
  40a8e0:	tst	w9, #0x1
  40a8e4:	csel	w9, w11, w10, ne  // ne = any
  40a8e8:	str	w9, [sp, #4]
  40a8ec:	b	40a8f8 <argp_parse@@Base+0x14ac>
  40a8f0:	mov	w8, wzr
  40a8f4:	str	w8, [sp, #4]
  40a8f8:	ldr	w8, [sp, #4]
  40a8fc:	ldr	x9, [sp, #40]
  40a900:	ldr	x9, [x9, #16]
  40a904:	str	w8, [x9, #8]
  40a908:	ldr	x9, [sp, #40]
  40a90c:	ldr	x9, [x9, #16]
  40a910:	mov	x10, xzr
  40a914:	str	x10, [x9, #16]
  40a918:	ldr	x9, [sp, #16]
  40a91c:	ldr	w8, [x9, #8]
  40a920:	cbz	w8, 40a934 <argp_parse@@Base+0x14e8>
  40a924:	ldr	x8, [sp, #16]
  40a928:	ldr	w9, [x8, #8]
  40a92c:	str	w9, [sp]
  40a930:	b	40a940 <argp_parse@@Base+0x14f4>
  40a934:	ldr	x8, [sp, #32]
  40a938:	ldr	w9, [x8, #8]
  40a93c:	str	w9, [sp]
  40a940:	ldr	w8, [sp]
  40a944:	and	w8, w8, #0xffffff
  40a948:	ldur	x9, [x29, #-32]
  40a94c:	ldr	x10, [sp, #40]
  40a950:	ldr	x10, [x10]
  40a954:	ldr	x10, [x10, #80]
  40a958:	subs	x9, x9, x10
  40a95c:	mov	x10, #0x48                  	// #72
  40a960:	sdiv	x9, x9, x10
  40a964:	add	x9, x9, #0x1
  40a968:	lsl	x9, x9, #24
  40a96c:	add	x9, x9, w8, sxtw
  40a970:	ldr	x10, [sp, #40]
  40a974:	ldr	x10, [x10, #16]
  40a978:	str	w9, [x10, #24]
  40a97c:	ldr	x10, [sp, #40]
  40a980:	ldr	x11, [x10, #16]
  40a984:	add	x12, x11, #0x20
  40a988:	str	x12, [x10, #16]
  40a98c:	mov	x10, xzr
  40a990:	str	x10, [x11, #32]
  40a994:	ldr	x8, [sp, #16]
  40a998:	add	x8, x8, #0x30
  40a99c:	str	x8, [sp, #16]
  40a9a0:	b	40a7b8 <argp_parse@@Base+0x136c>
  40a9a4:	ldur	x8, [x29, #-8]
  40a9a8:	ldr	x8, [x8, #8]
  40a9ac:	ldur	x9, [x29, #-32]
  40a9b0:	str	x8, [x9]
  40a9b4:	ldur	x8, [x29, #-8]
  40a9b8:	ldur	x9, [x29, #-32]
  40a9bc:	str	x8, [x9, #8]
  40a9c0:	ldr	x8, [sp, #40]
  40a9c4:	ldr	x8, [x8, #8]
  40a9c8:	ldur	x9, [x29, #-32]
  40a9cc:	str	x8, [x9, #16]
  40a9d0:	ldur	x8, [x29, #-32]
  40a9d4:	str	wzr, [x8, #24]
  40a9d8:	ldur	x8, [x29, #-16]
  40a9dc:	ldur	x9, [x29, #-32]
  40a9e0:	str	x8, [x9, #32]
  40a9e4:	ldur	w10, [x29, #-20]
  40a9e8:	ldur	x8, [x29, #-32]
  40a9ec:	str	w10, [x8, #40]
  40a9f0:	ldur	x8, [x29, #-32]
  40a9f4:	mov	x9, xzr
  40a9f8:	str	x9, [x8, #48]
  40a9fc:	ldur	x8, [x29, #-32]
  40aa00:	str	x9, [x8, #64]
  40aa04:	ldur	x8, [x29, #-32]
  40aa08:	str	x9, [x8, #56]
  40aa0c:	ldr	x8, [sp, #24]
  40aa10:	cbz	x8, 40aa78 <argp_parse@@Base+0x162c>
  40aa14:	str	wzr, [sp, #12]
  40aa18:	ldr	x8, [sp, #24]
  40aa1c:	ldr	w9, [sp, #12]
  40aa20:	mov	w10, w9
  40aa24:	mov	x11, #0x20                  	// #32
  40aa28:	mul	x10, x11, x10
  40aa2c:	add	x8, x8, x10
  40aa30:	ldr	x8, [x8]
  40aa34:	cbz	x8, 40aa48 <argp_parse@@Base+0x15fc>
  40aa38:	ldr	w8, [sp, #12]
  40aa3c:	add	w8, w8, #0x1
  40aa40:	str	w8, [sp, #12]
  40aa44:	b	40aa18 <argp_parse@@Base+0x15cc>
  40aa48:	ldr	x8, [sp, #40]
  40aa4c:	ldr	x8, [x8, #24]
  40aa50:	ldur	x9, [x29, #-32]
  40aa54:	str	x8, [x9, #56]
  40aa58:	ldr	w10, [sp, #12]
  40aa5c:	mov	w8, w10
  40aa60:	ldr	x9, [sp, #40]
  40aa64:	ldr	x11, [x9, #24]
  40aa68:	mov	x12, #0x8                   	// #8
  40aa6c:	mul	x8, x12, x8
  40aa70:	add	x8, x11, x8
  40aa74:	str	x8, [x9, #24]
  40aa78:	ldur	x8, [x29, #-32]
  40aa7c:	add	x9, x8, #0x48
  40aa80:	stur	x9, [x29, #-32]
  40aa84:	stur	x8, [x29, #-16]
  40aa88:	b	40aa94 <argp_parse@@Base+0x1648>
  40aa8c:	mov	x8, xzr
  40aa90:	stur	x8, [x29, #-16]
  40aa94:	ldr	x8, [sp, #24]
  40aa98:	cbz	x8, 40aae4 <argp_parse@@Base+0x1698>
  40aa9c:	str	wzr, [sp, #8]
  40aaa0:	ldr	x8, [sp, #24]
  40aaa4:	ldr	x8, [x8]
  40aaa8:	cbz	x8, 40aae4 <argp_parse@@Base+0x1698>
  40aaac:	ldr	x8, [sp, #24]
  40aab0:	add	x9, x8, #0x20
  40aab4:	str	x9, [sp, #24]
  40aab8:	ldr	x0, [x8]
  40aabc:	ldur	x1, [x29, #-16]
  40aac0:	ldr	w10, [sp, #8]
  40aac4:	add	w11, w10, #0x1
  40aac8:	str	w11, [sp, #8]
  40aacc:	ldur	x3, [x29, #-32]
  40aad0:	ldr	x4, [sp, #40]
  40aad4:	mov	w2, w10
  40aad8:	bl	40a75c <argp_parse@@Base+0x1310>
  40aadc:	stur	x0, [x29, #-32]
  40aae0:	b	40aaa0 <argp_parse@@Base+0x1654>
  40aae4:	ldur	x0, [x29, #-32]
  40aae8:	ldp	x29, x30, [sp, #80]
  40aaec:	add	sp, sp, #0x60
  40aaf0:	ret
  40aaf4:	sub	sp, sp, #0x30
  40aaf8:	stp	x29, x30, [sp, #32]
  40aafc:	add	x29, sp, #0x20
  40ab00:	str	x0, [sp, #16]
  40ab04:	str	x1, [sp, #8]
  40ab08:	ldr	x8, [sp, #16]
  40ab0c:	str	x8, [sp]
  40ab10:	ldr	x8, [sp]
  40ab14:	ldr	x8, [x8]
  40ab18:	cbz	x8, 40ab64 <argp_parse@@Base+0x1718>
  40ab1c:	ldr	x8, [sp, #8]
  40ab20:	cbz	x8, 40ab54 <argp_parse@@Base+0x1708>
  40ab24:	ldr	x8, [sp]
  40ab28:	ldr	x0, [x8]
  40ab2c:	ldr	x1, [sp, #8]
  40ab30:	bl	401d10 <strcmp@plt>
  40ab34:	cbnz	w0, 40ab54 <argp_parse@@Base+0x1708>
  40ab38:	ldr	x8, [sp]
  40ab3c:	ldr	x9, [sp, #16]
  40ab40:	subs	x8, x8, x9
  40ab44:	mov	x9, #0x20                  	// #32
  40ab48:	sdiv	x8, x8, x9
  40ab4c:	stur	w8, [x29, #-4]
  40ab50:	b	40ab90 <argp_parse@@Base+0x1744>
  40ab54:	ldr	x8, [sp]
  40ab58:	add	x8, x8, #0x20
  40ab5c:	str	x8, [sp]
  40ab60:	b	40ab10 <argp_parse@@Base+0x16c4>
  40ab64:	ldr	x8, [sp, #8]
  40ab68:	cbnz	x8, 40ab88 <argp_parse@@Base+0x173c>
  40ab6c:	ldr	x8, [sp]
  40ab70:	ldr	x9, [sp, #16]
  40ab74:	subs	x8, x8, x9
  40ab78:	mov	x9, #0x20                  	// #32
  40ab7c:	sdiv	x8, x8, x9
  40ab80:	stur	w8, [x29, #-4]
  40ab84:	b	40ab90 <argp_parse@@Base+0x1744>
  40ab88:	mov	w8, #0xffffffff            	// #-1
  40ab8c:	stur	w8, [x29, #-4]
  40ab90:	ldur	w0, [x29, #-4]
  40ab94:	ldp	x29, x30, [sp, #32]
  40ab98:	add	sp, sp, #0x30
  40ab9c:	ret
  40aba0:	sub	sp, sp, #0x40
  40aba4:	stp	x29, x30, [sp, #48]
  40aba8:	add	x29, sp, #0x30
  40abac:	mov	w8, #0x7                   	// #7
  40abb0:	stur	x0, [x29, #-8]
  40abb4:	stur	x1, [x29, #-16]
  40abb8:	ldur	x9, [x29, #-8]
  40abbc:	ldr	w10, [x9, #136]
  40abc0:	subs	w10, w10, #0x1
  40abc4:	str	w10, [x9, #136]
  40abc8:	stur	w10, [x29, #-20]
  40abcc:	str	w8, [sp, #24]
  40abd0:	str	wzr, [sp, #12]
  40abd4:	ldur	x9, [x29, #-8]
  40abd8:	ldr	x9, [x9, #80]
  40abdc:	str	x9, [sp, #16]
  40abe0:	ldr	x8, [sp, #16]
  40abe4:	ldur	x9, [x29, #-8]
  40abe8:	ldr	x9, [x9, #88]
  40abec:	mov	w10, #0x0                   	// #0
  40abf0:	cmp	x8, x9
  40abf4:	str	w10, [sp, #8]
  40abf8:	b.cs	40ac0c <argp_parse@@Base+0x17c0>  // b.hs, b.nlast
  40abfc:	ldr	w8, [sp, #24]
  40ac00:	cmp	w8, #0x7
  40ac04:	cset	w8, eq  // eq = none
  40ac08:	str	w8, [sp, #8]
  40ac0c:	ldr	w8, [sp, #8]
  40ac10:	tbnz	w8, #0, 40ac18 <argp_parse@@Base+0x17cc>
  40ac14:	b	40aca0 <argp_parse@@Base+0x1854>
  40ac18:	ldur	x8, [x29, #-8]
  40ac1c:	ldr	w9, [x8, #136]
  40ac20:	add	w9, w9, #0x1
  40ac24:	str	w9, [x8, #136]
  40ac28:	str	wzr, [sp, #12]
  40ac2c:	ldr	x0, [sp, #16]
  40ac30:	ldur	x8, [x29, #-8]
  40ac34:	add	x1, x8, #0x70
  40ac38:	ldr	w2, [sp, #12]
  40ac3c:	ldur	x3, [x29, #-16]
  40ac40:	bl	40a6a4 <argp_parse@@Base+0x1258>
  40ac44:	str	w0, [sp, #24]
  40ac48:	ldr	w9, [sp, #24]
  40ac4c:	cmp	w9, #0x7
  40ac50:	b.ne	40ac90 <argp_parse@@Base+0x1844>  // b.any
  40ac54:	ldur	x8, [x29, #-8]
  40ac58:	ldr	w9, [x8, #136]
  40ac5c:	subs	w9, w9, #0x1
  40ac60:	str	w9, [x8, #136]
  40ac64:	mov	w9, #0x6                   	// #6
  40ac68:	movk	w9, #0x100, lsl #16
  40ac6c:	str	w9, [sp, #12]
  40ac70:	ldr	x0, [sp, #16]
  40ac74:	ldur	x8, [x29, #-8]
  40ac78:	add	x1, x8, #0x70
  40ac7c:	ldr	w2, [sp, #12]
  40ac80:	mov	x8, xzr
  40ac84:	mov	x3, x8
  40ac88:	bl	40a6a4 <argp_parse@@Base+0x1258>
  40ac8c:	str	w0, [sp, #24]
  40ac90:	ldr	x8, [sp, #16]
  40ac94:	add	x8, x8, #0x48
  40ac98:	str	x8, [sp, #16]
  40ac9c:	b	40abe0 <argp_parse@@Base+0x1794>
  40aca0:	ldr	w8, [sp, #24]
  40aca4:	cbnz	w8, 40ad1c <argp_parse@@Base+0x18d0>
  40aca8:	ldr	w8, [sp, #12]
  40acac:	mov	w9, #0x6                   	// #6
  40acb0:	movk	w9, #0x100, lsl #16
  40acb4:	cmp	w8, w9
  40acb8:	b.ne	40accc <argp_parse@@Base+0x1880>  // b.any
  40acbc:	ldur	x8, [x29, #-8]
  40acc0:	ldr	w9, [x8, #120]
  40acc4:	ldur	x8, [x29, #-8]
  40acc8:	str	w9, [x8, #136]
  40accc:	ldur	x8, [x29, #-8]
  40acd0:	ldr	w9, [x8, #136]
  40acd4:	ldur	w10, [x29, #-20]
  40acd8:	cmp	w9, w10
  40acdc:	b.le	40ad10 <argp_parse@@Base+0x18c4>
  40ace0:	ldur	x8, [x29, #-8]
  40ace4:	ldr	w9, [x8, #136]
  40ace8:	ldur	w10, [x29, #-20]
  40acec:	subs	w9, w9, w10
  40acf0:	ldr	x8, [sp, #16]
  40acf4:	mov	x11, #0xffffffffffffffb8    	// #-72
  40acf8:	add	x11, x8, x11
  40acfc:	str	x11, [sp, #16]
  40ad00:	ldur	w10, [x8, #-48]
  40ad04:	add	w9, w10, w9
  40ad08:	stur	w9, [x8, #-48]
  40ad0c:	b	40ad1c <argp_parse@@Base+0x18d0>
  40ad10:	ldur	x8, [x29, #-8]
  40ad14:	mov	w9, #0x1                   	// #1
  40ad18:	str	w9, [x8, #104]
  40ad1c:	ldr	w0, [sp, #24]
  40ad20:	ldp	x29, x30, [sp, #48]
  40ad24:	add	sp, sp, #0x40
  40ad28:	ret
  40ad2c:	sub	sp, sp, #0x60
  40ad30:	stp	x29, x30, [sp, #80]
  40ad34:	add	x29, sp, #0x50
  40ad38:	mov	w8, #0x7                   	// #7
  40ad3c:	stur	x0, [x29, #-8]
  40ad40:	stur	w1, [x29, #-12]
  40ad44:	stur	x2, [x29, #-24]
  40ad48:	ldur	w9, [x29, #-12]
  40ad4c:	asr	w9, w9, #24
  40ad50:	stur	w9, [x29, #-28]
  40ad54:	stur	w8, [x29, #-32]
  40ad58:	ldur	w8, [x29, #-28]
  40ad5c:	cbnz	w8, 40ade8 <argp_parse@@Base+0x199c>
  40ad60:	ldur	x8, [x29, #-8]
  40ad64:	ldr	x0, [x8, #8]
  40ad68:	ldur	w1, [x29, #-12]
  40ad6c:	bl	401d90 <strchr@plt>
  40ad70:	str	x0, [sp, #32]
  40ad74:	ldr	x8, [sp, #32]
  40ad78:	cbz	x8, 40ade4 <argp_parse@@Base+0x1998>
  40ad7c:	ldur	x8, [x29, #-8]
  40ad80:	ldr	x8, [x8, #80]
  40ad84:	str	x8, [sp, #40]
  40ad88:	ldr	x8, [sp, #40]
  40ad8c:	ldur	x9, [x29, #-8]
  40ad90:	ldr	x9, [x9, #88]
  40ad94:	cmp	x8, x9
  40ad98:	b.cs	40ade4 <argp_parse@@Base+0x1998>  // b.hs, b.nlast
  40ad9c:	ldr	x8, [sp, #40]
  40ada0:	ldr	x8, [x8, #16]
  40ada4:	ldr	x9, [sp, #32]
  40ada8:	cmp	x8, x9
  40adac:	b.ls	40add4 <argp_parse@@Base+0x1988>  // b.plast
  40adb0:	ldr	x0, [sp, #40]
  40adb4:	ldur	x8, [x29, #-8]
  40adb8:	add	x1, x8, #0x70
  40adbc:	ldur	w2, [x29, #-12]
  40adc0:	ldur	x8, [x29, #-8]
  40adc4:	ldr	x3, [x8, #40]
  40adc8:	bl	40a6a4 <argp_parse@@Base+0x1258>
  40adcc:	stur	w0, [x29, #-32]
  40add0:	b	40ade4 <argp_parse@@Base+0x1998>
  40add4:	ldr	x8, [sp, #40]
  40add8:	add	x8, x8, #0x48
  40addc:	str	x8, [sp, #40]
  40ade0:	b	40ad88 <argp_parse@@Base+0x193c>
  40ade4:	b	40ae30 <argp_parse@@Base+0x19e4>
  40ade8:	ldur	x8, [x29, #-8]
  40adec:	ldr	x8, [x8, #80]
  40adf0:	ldur	w9, [x29, #-28]
  40adf4:	subs	w9, w9, #0x1
  40adf8:	mov	w0, w9
  40adfc:	sxtw	x10, w0
  40ae00:	mov	x11, #0x48                  	// #72
  40ae04:	mul	x10, x11, x10
  40ae08:	add	x0, x8, x10
  40ae0c:	ldur	x8, [x29, #-8]
  40ae10:	add	x1, x8, #0x70
  40ae14:	ldur	w9, [x29, #-12]
  40ae18:	lsl	w9, w9, #8
  40ae1c:	asr	w2, w9, #8
  40ae20:	ldur	x8, [x29, #-8]
  40ae24:	ldr	x3, [x8, #40]
  40ae28:	bl	40a6a4 <argp_parse@@Base+0x1258>
  40ae2c:	stur	w0, [x29, #-32]
  40ae30:	ldur	w8, [x29, #-32]
  40ae34:	cmp	w8, #0x7
  40ae38:	b.ne	40af14 <argp_parse@@Base+0x1ac8>  // b.any
  40ae3c:	ldur	w8, [x29, #-28]
  40ae40:	cbnz	w8, 40ae68 <argp_parse@@Base+0x1a1c>
  40ae44:	ldur	x8, [x29, #-8]
  40ae48:	add	x0, x8, #0x70
  40ae4c:	ldur	w2, [x29, #-12]
  40ae50:	adrp	x1, 415000 <argp_failure@@Base+0x7e74>
  40ae54:	add	x1, x1, #0x5b9
  40ae58:	adrp	x3, 415000 <argp_failure@@Base+0x7e74>
  40ae5c:	add	x3, x3, #0x4b8
  40ae60:	bl	40cfc8 <argp_error@@Base>
  40ae64:	b	40af14 <argp_parse@@Base+0x1ac8>
  40ae68:	ldur	x8, [x29, #-8]
  40ae6c:	ldr	x8, [x8, #16]
  40ae70:	str	x8, [sp, #24]
  40ae74:	ldr	x8, [sp, #24]
  40ae78:	ldr	w9, [x8, #24]
  40ae7c:	ldur	w10, [x29, #-12]
  40ae80:	mov	w11, #0x0                   	// #0
  40ae84:	cmp	w9, w10
  40ae88:	str	w11, [sp, #20]
  40ae8c:	b.eq	40aea4 <argp_parse@@Base+0x1a58>  // b.none
  40ae90:	ldr	x8, [sp, #24]
  40ae94:	ldr	x8, [x8]
  40ae98:	cmp	x8, #0x0
  40ae9c:	cset	w9, ne  // ne = any
  40aea0:	str	w9, [sp, #20]
  40aea4:	ldr	w8, [sp, #20]
  40aea8:	tbnz	w8, #0, 40aeb0 <argp_parse@@Base+0x1a64>
  40aeac:	b	40aec0 <argp_parse@@Base+0x1a74>
  40aeb0:	ldr	x8, [sp, #24]
  40aeb4:	add	x8, x8, #0x20
  40aeb8:	str	x8, [sp, #24]
  40aebc:	b	40ae74 <argp_parse@@Base+0x1a28>
  40aec0:	ldur	x8, [x29, #-8]
  40aec4:	add	x0, x8, #0x70
  40aec8:	ldr	x8, [sp, #24]
  40aecc:	ldr	x8, [x8]
  40aed0:	str	x0, [sp, #8]
  40aed4:	cbz	x8, 40aee8 <argp_parse@@Base+0x1a9c>
  40aed8:	ldr	x8, [sp, #24]
  40aedc:	ldr	x8, [x8]
  40aee0:	str	x8, [sp]
  40aee4:	b	40aef4 <argp_parse@@Base+0x1aa8>
  40aee8:	adrp	x8, 415000 <argp_failure@@Base+0x7e74>
  40aeec:	add	x8, x8, #0x5ca
  40aef0:	str	x8, [sp]
  40aef4:	ldr	x8, [sp]
  40aef8:	ldr	x0, [sp, #8]
  40aefc:	adrp	x1, 415000 <argp_failure@@Base+0x7e74>
  40af00:	add	x1, x1, #0x5c1
  40af04:	mov	x2, x8
  40af08:	adrp	x3, 415000 <argp_failure@@Base+0x7e74>
  40af0c:	add	x3, x3, #0x4b8
  40af10:	bl	40cfc8 <argp_error@@Base>
  40af14:	ldur	w0, [x29, #-32]
  40af18:	ldp	x29, x30, [sp, #80]
  40af1c:	add	sp, sp, #0x60
  40af20:	ret

000000000040af24 <argp_usage@@Base>:
  40af24:	sub	sp, sp, #0x20
  40af28:	stp	x29, x30, [sp, #16]
  40af2c:	add	x29, sp, #0x10
  40af30:	adrp	x8, 428000 <argp_failure@@Base+0x1ae74>
  40af34:	add	x8, x8, #0x4f8
  40af38:	mov	w2, #0x106                 	// #262
  40af3c:	str	x0, [sp, #8]
  40af40:	ldr	x0, [sp, #8]
  40af44:	ldr	x1, [x8]
  40af48:	bl	40ce90 <argp_state_help@@Base>
  40af4c:	ldp	x29, x30, [sp, #16]
  40af50:	add	sp, sp, #0x20
  40af54:	ret
  40af58:	sub	sp, sp, #0x30
  40af5c:	stp	x29, x30, [sp, #32]
  40af60:	add	x29, sp, #0x20
  40af64:	str	x0, [sp, #16]
  40af68:	ldr	x8, [sp, #16]
  40af6c:	ldr	w9, [x8, #24]
  40af70:	and	w9, w9, #0x8
  40af74:	cbz	w9, 40af80 <argp_usage@@Base+0x5c>
  40af78:	stur	wzr, [x29, #-4]
  40af7c:	b	40afe0 <argp_usage@@Base+0xbc>
  40af80:	ldr	x8, [sp, #16]
  40af84:	ldr	w9, [x8, #8]
  40af88:	str	w9, [sp, #12]
  40af8c:	ldr	w9, [sp, #12]
  40af90:	cmp	w9, #0x0
  40af94:	cset	w9, le
  40af98:	mov	w10, #0x0                   	// #0
  40af9c:	str	w10, [sp, #8]
  40afa0:	tbnz	w9, #0, 40afd4 <argp_usage@@Base+0xb0>
  40afa4:	ldr	w8, [sp, #12]
  40afa8:	mov	w9, #0x0                   	// #0
  40afac:	cmp	w8, #0xff
  40afb0:	str	w9, [sp, #8]
  40afb4:	b.gt	40afd4 <argp_usage@@Base+0xb0>
  40afb8:	bl	401d20 <__ctype_b_loc@plt>
  40afbc:	ldr	x8, [x0]
  40afc0:	ldrsw	x9, [sp, #12]
  40afc4:	ldrh	w10, [x8, x9, lsl #1]
  40afc8:	tst	w10, #0x4000
  40afcc:	cset	w10, ne  // ne = any
  40afd0:	str	w10, [sp, #8]
  40afd4:	ldr	w8, [sp, #8]
  40afd8:	and	w8, w8, #0x1
  40afdc:	stur	w8, [x29, #-4]
  40afe0:	ldur	w0, [x29, #-4]
  40afe4:	ldp	x29, x30, [sp, #32]
  40afe8:	add	sp, sp, #0x30
  40afec:	ret
  40aff0:	sub	sp, sp, #0x10
  40aff4:	str	x0, [sp, #8]
  40aff8:	ldr	x8, [sp, #8]
  40affc:	ldr	w9, [x8, #8]
  40b000:	mov	w10, #0x0                   	// #0
  40b004:	str	w10, [sp, #4]
  40b008:	cbnz	w9, 40b04c <argp_usage@@Base+0x128>
  40b00c:	ldr	x8, [sp, #8]
  40b010:	ldr	x8, [x8]
  40b014:	mov	w9, #0x0                   	// #0
  40b018:	str	w9, [sp, #4]
  40b01c:	cbnz	x8, 40b04c <argp_usage@@Base+0x128>
  40b020:	ldr	x8, [sp, #8]
  40b024:	ldr	x8, [x8, #32]
  40b028:	mov	w9, #0x0                   	// #0
  40b02c:	str	w9, [sp, #4]
  40b030:	cbnz	x8, 40b04c <argp_usage@@Base+0x128>
  40b034:	ldr	x8, [sp, #8]
  40b038:	ldr	w9, [x8, #40]
  40b03c:	cmp	w9, #0x0
  40b040:	cset	w9, ne  // ne = any
  40b044:	eor	w9, w9, #0x1
  40b048:	str	w9, [sp, #4]
  40b04c:	ldr	w8, [sp, #4]
  40b050:	and	w0, w8, #0x1
  40b054:	add	sp, sp, #0x10
  40b058:	ret
  40b05c:	sub	sp, sp, #0x10
  40b060:	adrp	x8, 40b000 <argp_usage@@Base+0xdc>
  40b064:	add	x8, x8, #0xa4
  40b068:	adrp	x9, 428000 <argp_failure@@Base+0x1ae74>
  40b06c:	add	x9, x9, #0x618
  40b070:	adrp	x10, 428000 <argp_failure@@Base+0x1ae74>
  40b074:	add	x10, x10, #0x620
  40b078:	adrp	x11, 428000 <argp_failure@@Base+0x1ae74>
  40b07c:	add	x11, x11, #0x628
  40b080:	str	x0, [sp, #8]
  40b084:	str	x1, [sp]
  40b088:	str	x8, [x9]
  40b08c:	ldr	x8, [sp, #8]
  40b090:	str	x8, [x10]
  40b094:	ldr	x8, [sp]
  40b098:	str	x8, [x11]
  40b09c:	add	sp, sp, #0x10
  40b0a0:	ret
  40b0a4:	sub	sp, sp, #0x20
  40b0a8:	stp	x29, x30, [sp, #16]
  40b0ac:	add	x29, sp, #0x10
  40b0b0:	adrp	x8, 428000 <argp_failure@@Base+0x1ae74>
  40b0b4:	add	x8, x8, #0x620
  40b0b8:	adrp	x9, 428000 <argp_failure@@Base+0x1ae74>
  40b0bc:	add	x9, x9, #0x628
  40b0c0:	adrp	x2, 415000 <argp_failure@@Base+0x7e74>
  40b0c4:	add	x2, x2, #0x5e6
  40b0c8:	adrp	x3, 415000 <argp_failure@@Base+0x7e74>
  40b0cc:	add	x3, x3, #0x5f4
  40b0d0:	str	x0, [sp, #8]
  40b0d4:	str	x1, [sp]
  40b0d8:	ldr	x0, [sp, #8]
  40b0dc:	ldr	x1, [x8]
  40b0e0:	ldr	x4, [x9]
  40b0e4:	bl	40ba4c <argp_usage@@Base+0xb28>
  40b0e8:	ldp	x29, x30, [sp, #16]
  40b0ec:	add	sp, sp, #0x20
  40b0f0:	ret
  40b0f4:	sub	sp, sp, #0x20
  40b0f8:	mov	w8, #0x0                   	// #0
  40b0fc:	str	x0, [sp, #24]
  40b100:	ldr	x9, [sp, #24]
  40b104:	str	x9, [sp, #16]
  40b108:	strb	w8, [sp, #7]
  40b10c:	ldr	x8, [sp, #16]
  40b110:	ldrb	w9, [x8]
  40b114:	cmp	w9, #0x2f
  40b118:	b.ne	40b12c <argp_usage@@Base+0x208>  // b.any
  40b11c:	ldr	x8, [sp, #16]
  40b120:	add	x8, x8, #0x1
  40b124:	str	x8, [sp, #16]
  40b128:	b	40b10c <argp_usage@@Base+0x1e8>
  40b12c:	ldr	x8, [sp, #16]
  40b130:	str	x8, [sp, #8]
  40b134:	ldr	x8, [sp, #8]
  40b138:	ldrb	w9, [x8]
  40b13c:	cbz	w9, 40b188 <argp_usage@@Base+0x264>
  40b140:	ldr	x8, [sp, #8]
  40b144:	ldrb	w9, [x8]
  40b148:	cmp	w9, #0x2f
  40b14c:	b.ne	40b15c <argp_usage@@Base+0x238>  // b.any
  40b150:	mov	w8, #0x1                   	// #1
  40b154:	strb	w8, [sp, #7]
  40b158:	b	40b178 <argp_usage@@Base+0x254>
  40b15c:	ldrb	w8, [sp, #7]
  40b160:	tbnz	w8, #0, 40b168 <argp_usage@@Base+0x244>
  40b164:	b	40b178 <argp_usage@@Base+0x254>
  40b168:	ldr	x8, [sp, #8]
  40b16c:	str	x8, [sp, #16]
  40b170:	mov	w9, #0x0                   	// #0
  40b174:	strb	w9, [sp, #7]
  40b178:	ldr	x8, [sp, #8]
  40b17c:	add	x8, x8, #0x1
  40b180:	str	x8, [sp, #8]
  40b184:	b	40b134 <argp_usage@@Base+0x210>
  40b188:	ldr	x0, [sp, #16]
  40b18c:	add	sp, sp, #0x20
  40b190:	ret
  40b194:	sub	sp, sp, #0x30
  40b198:	stp	x29, x30, [sp, #32]
  40b19c:	add	x29, sp, #0x20
  40b1a0:	stur	x0, [x29, #-8]
  40b1a4:	str	xzr, [sp, #8]
  40b1a8:	ldur	x0, [x29, #-8]
  40b1ac:	bl	401b20 <strlen@plt>
  40b1b0:	str	x0, [sp, #16]
  40b1b4:	ldr	x8, [sp, #16]
  40b1b8:	mov	x9, #0x1                   	// #1
  40b1bc:	mov	w10, #0x0                   	// #0
  40b1c0:	cmp	x9, x8
  40b1c4:	str	w10, [sp, #4]
  40b1c8:	b.cs	40b1e8 <argp_usage@@Base+0x2c4>  // b.hs, b.nlast
  40b1cc:	ldur	x8, [x29, #-8]
  40b1d0:	ldr	x9, [sp, #16]
  40b1d4:	subs	x9, x9, #0x1
  40b1d8:	ldrb	w10, [x8, x9]
  40b1dc:	cmp	w10, #0x2f
  40b1e0:	cset	w10, eq  // eq = none
  40b1e4:	str	w10, [sp, #4]
  40b1e8:	ldr	w8, [sp, #4]
  40b1ec:	tbnz	w8, #0, 40b1f4 <argp_usage@@Base+0x2d0>
  40b1f0:	b	40b204 <argp_usage@@Base+0x2e0>
  40b1f4:	ldr	x8, [sp, #16]
  40b1f8:	subs	x8, x8, #0x1
  40b1fc:	str	x8, [sp, #16]
  40b200:	b	40b1b4 <argp_usage@@Base+0x290>
  40b204:	ldr	x0, [sp, #16]
  40b208:	ldp	x29, x30, [sp, #32]
  40b20c:	add	sp, sp, #0x30
  40b210:	ret
  40b214:	sub	sp, sp, #0x30
  40b218:	stp	x29, x30, [sp, #32]
  40b21c:	add	x29, sp, #0x20
  40b220:	stur	x0, [x29, #-8]
  40b224:	ldur	x8, [x29, #-8]
  40b228:	cbnz	x8, 40b248 <argp_usage@@Base+0x324>
  40b22c:	adrp	x8, 428000 <argp_failure@@Base+0x1ae74>
  40b230:	add	x8, x8, #0x4f8
  40b234:	ldr	x1, [x8]
  40b238:	adrp	x0, 415000 <argp_failure@@Base+0x7e74>
  40b23c:	add	x0, x0, #0x5fa
  40b240:	bl	401b30 <fputs@plt>
  40b244:	bl	401d00 <abort@plt>
  40b248:	ldur	x0, [x29, #-8]
  40b24c:	mov	w1, #0x2f                  	// #47
  40b250:	bl	401ce0 <strrchr@plt>
  40b254:	str	x0, [sp, #16]
  40b258:	ldr	x8, [sp, #16]
  40b25c:	cbz	x8, 40b270 <argp_usage@@Base+0x34c>
  40b260:	ldr	x8, [sp, #16]
  40b264:	add	x8, x8, #0x1
  40b268:	str	x8, [sp]
  40b26c:	b	40b278 <argp_usage@@Base+0x354>
  40b270:	ldur	x8, [x29, #-8]
  40b274:	str	x8, [sp]
  40b278:	ldr	x8, [sp]
  40b27c:	str	x8, [sp, #8]
  40b280:	ldr	x8, [sp, #8]
  40b284:	ldur	x9, [x29, #-8]
  40b288:	subs	x8, x8, x9
  40b28c:	cmp	x8, #0x7
  40b290:	b.lt	40b2f0 <argp_usage@@Base+0x3cc>  // b.tstop
  40b294:	ldr	x8, [sp, #8]
  40b298:	mov	x9, #0xfffffffffffffff9    	// #-7
  40b29c:	add	x0, x8, x9
  40b2a0:	adrp	x1, 415000 <argp_failure@@Base+0x7e74>
  40b2a4:	add	x1, x1, #0x632
  40b2a8:	mov	x2, #0x7                   	// #7
  40b2ac:	bl	401c30 <strncmp@plt>
  40b2b0:	cbnz	w0, 40b2f0 <argp_usage@@Base+0x3cc>
  40b2b4:	ldr	x8, [sp, #8]
  40b2b8:	stur	x8, [x29, #-8]
  40b2bc:	ldr	x0, [sp, #8]
  40b2c0:	adrp	x1, 415000 <argp_failure@@Base+0x7e74>
  40b2c4:	add	x1, x1, #0x63a
  40b2c8:	mov	x2, #0x3                   	// #3
  40b2cc:	bl	401c30 <strncmp@plt>
  40b2d0:	cbnz	w0, 40b2f0 <argp_usage@@Base+0x3cc>
  40b2d4:	ldr	x8, [sp, #8]
  40b2d8:	add	x8, x8, #0x3
  40b2dc:	stur	x8, [x29, #-8]
  40b2e0:	ldur	x8, [x29, #-8]
  40b2e4:	adrp	x9, 428000 <argp_failure@@Base+0x1ae74>
  40b2e8:	add	x9, x9, #0x508
  40b2ec:	str	x8, [x9]
  40b2f0:	ldur	x8, [x29, #-8]
  40b2f4:	adrp	x9, 428000 <argp_failure@@Base+0x1ae74>
  40b2f8:	add	x9, x9, #0x630
  40b2fc:	str	x8, [x9]
  40b300:	ldur	x8, [x29, #-8]
  40b304:	adrp	x9, 428000 <argp_failure@@Base+0x1ae74>
  40b308:	add	x9, x9, #0x4f0
  40b30c:	str	x8, [x9]
  40b310:	ldp	x29, x30, [sp, #32]
  40b314:	add	sp, sp, #0x30
  40b318:	ret
  40b31c:	sub	sp, sp, #0x120
  40b320:	stp	x29, x30, [sp, #256]
  40b324:	str	x28, [sp, #272]
  40b328:	add	x29, sp, #0x100
  40b32c:	mov	x8, xzr
  40b330:	mov	x9, #0x2000                	// #8192
  40b334:	add	x10, sp, #0x58
  40b338:	stur	x0, [x29, #-16]
  40b33c:	stur	x1, [x29, #-24]
  40b340:	stur	x8, [x29, #-32]
  40b344:	stur	x9, [x29, #-40]
  40b348:	ldur	x0, [x29, #-16]
  40b34c:	str	x10, [sp, #16]
  40b350:	bl	401bc0 <fileno@plt>
  40b354:	ldr	x1, [sp, #16]
  40b358:	bl	412cf0 <argp_failure@@Base+0x5b64>
  40b35c:	cmp	w0, #0x0
  40b360:	cset	w11, lt  // lt = tstop
  40b364:	tbnz	w11, #0, 40b3e8 <argp_usage@@Base+0x4c4>
  40b368:	ldr	w8, [sp, #104]
  40b36c:	and	w8, w8, #0xf000
  40b370:	cmp	w8, #0x8, lsl #12
  40b374:	b.ne	40b3e8 <argp_usage@@Base+0x4c4>  // b.any
  40b378:	ldur	x0, [x29, #-16]
  40b37c:	bl	401db0 <ftello@plt>
  40b380:	str	x0, [sp, #80]
  40b384:	ldr	x8, [sp, #80]
  40b388:	cmp	x8, #0x0
  40b38c:	cset	w9, lt  // lt = tstop
  40b390:	tbnz	w9, #0, 40b3e8 <argp_usage@@Base+0x4c4>
  40b394:	ldr	x8, [sp, #80]
  40b398:	ldr	x9, [sp, #136]
  40b39c:	cmp	x8, x9
  40b3a0:	b.ge	40b3e8 <argp_usage@@Base+0x4c4>  // b.tcont
  40b3a4:	ldr	x8, [sp, #136]
  40b3a8:	ldr	x9, [sp, #80]
  40b3ac:	subs	x8, x8, x9
  40b3b0:	str	x8, [sp, #72]
  40b3b4:	ldr	x8, [sp, #72]
  40b3b8:	mov	x9, #0xfffffffffffffffe    	// #-2
  40b3bc:	cmp	x9, x8
  40b3c0:	b.cs	40b3dc <argp_usage@@Base+0x4b8>  // b.hs, b.nlast
  40b3c4:	bl	401eb0 <__errno_location@plt>
  40b3c8:	mov	w8, #0xc                   	// #12
  40b3cc:	str	w8, [x0]
  40b3d0:	mov	x9, xzr
  40b3d4:	stur	x9, [x29, #-8]
  40b3d8:	b	40b58c <argp_usage@@Base+0x668>
  40b3dc:	ldr	x8, [sp, #72]
  40b3e0:	add	x8, x8, #0x1
  40b3e4:	stur	x8, [x29, #-40]
  40b3e8:	ldur	x0, [x29, #-40]
  40b3ec:	bl	401c10 <malloc@plt>
  40b3f0:	stur	x0, [x29, #-32]
  40b3f4:	cbnz	x0, 40b404 <argp_usage@@Base+0x4e0>
  40b3f8:	mov	x8, xzr
  40b3fc:	stur	x8, [x29, #-8]
  40b400:	b	40b58c <argp_usage@@Base+0x668>
  40b404:	str	xzr, [sp, #64]
  40b408:	ldur	x8, [x29, #-40]
  40b40c:	ldr	x9, [sp, #64]
  40b410:	subs	x8, x8, x9
  40b414:	str	x8, [sp, #48]
  40b418:	ldur	x8, [x29, #-32]
  40b41c:	ldr	x9, [sp, #64]
  40b420:	add	x0, x8, x9
  40b424:	ldr	x2, [sp, #48]
  40b428:	ldur	x3, [x29, #-16]
  40b42c:	mov	x1, #0x1                   	// #1
  40b430:	bl	401d40 <fread@plt>
  40b434:	str	x0, [sp, #40]
  40b438:	ldr	x8, [sp, #40]
  40b43c:	ldr	x9, [sp, #64]
  40b440:	add	x8, x9, x8
  40b444:	str	x8, [sp, #64]
  40b448:	ldr	x8, [sp, #40]
  40b44c:	ldr	x9, [sp, #48]
  40b450:	cmp	x8, x9
  40b454:	b.eq	40b4d8 <argp_usage@@Base+0x5b4>  // b.none
  40b458:	bl	401eb0 <__errno_location@plt>
  40b45c:	ldr	w8, [x0]
  40b460:	str	w8, [sp, #60]
  40b464:	ldur	x0, [x29, #-16]
  40b468:	bl	401f10 <ferror@plt>
  40b46c:	cbz	w0, 40b474 <argp_usage@@Base+0x550>
  40b470:	b	40b568 <argp_usage@@Base+0x644>
  40b474:	ldr	x8, [sp, #64]
  40b478:	ldur	x9, [x29, #-40]
  40b47c:	subs	x9, x9, #0x1
  40b480:	cmp	x8, x9
  40b484:	b.cs	40b4ac <argp_usage@@Base+0x588>  // b.hs, b.nlast
  40b488:	ldur	x0, [x29, #-32]
  40b48c:	ldr	x8, [sp, #64]
  40b490:	add	x1, x8, #0x1
  40b494:	bl	401ca0 <realloc@plt>
  40b498:	str	x0, [sp, #32]
  40b49c:	ldr	x8, [sp, #32]
  40b4a0:	cbz	x8, 40b4ac <argp_usage@@Base+0x588>
  40b4a4:	ldr	x8, [sp, #32]
  40b4a8:	stur	x8, [x29, #-32]
  40b4ac:	ldur	x8, [x29, #-32]
  40b4b0:	ldr	x9, [sp, #64]
  40b4b4:	add	x8, x8, x9
  40b4b8:	mov	w10, #0x0                   	// #0
  40b4bc:	strb	w10, [x8]
  40b4c0:	ldr	x8, [sp, #64]
  40b4c4:	ldur	x9, [x29, #-24]
  40b4c8:	str	x8, [x9]
  40b4cc:	ldur	x8, [x29, #-32]
  40b4d0:	stur	x8, [x29, #-8]
  40b4d4:	b	40b58c <argp_usage@@Base+0x668>
  40b4d8:	ldur	x8, [x29, #-40]
  40b4dc:	mov	x9, #0xffffffffffffffff    	// #-1
  40b4e0:	cmp	x8, x9
  40b4e4:	b.ne	40b4f4 <argp_usage@@Base+0x5d0>  // b.any
  40b4e8:	mov	w8, #0xc                   	// #12
  40b4ec:	str	w8, [sp, #60]
  40b4f0:	b	40b568 <argp_usage@@Base+0x644>
  40b4f4:	ldur	x8, [x29, #-40]
  40b4f8:	ldur	x9, [x29, #-40]
  40b4fc:	mov	x10, #0x2                   	// #2
  40b500:	udiv	x9, x9, x10
  40b504:	mov	x10, #0xffffffffffffffff    	// #-1
  40b508:	subs	x9, x10, x9
  40b50c:	cmp	x8, x9
  40b510:	b.cs	40b530 <argp_usage@@Base+0x60c>  // b.hs, b.nlast
  40b514:	ldur	x8, [x29, #-40]
  40b518:	ldur	x9, [x29, #-40]
  40b51c:	mov	x10, #0x2                   	// #2
  40b520:	udiv	x9, x9, x10
  40b524:	add	x8, x8, x9
  40b528:	stur	x8, [x29, #-40]
  40b52c:	b	40b538 <argp_usage@@Base+0x614>
  40b530:	mov	x8, #0xffffffffffffffff    	// #-1
  40b534:	stur	x8, [x29, #-40]
  40b538:	ldur	x0, [x29, #-32]
  40b53c:	ldur	x1, [x29, #-40]
  40b540:	bl	401ca0 <realloc@plt>
  40b544:	str	x0, [sp, #24]
  40b548:	cbnz	x0, 40b55c <argp_usage@@Base+0x638>
  40b54c:	bl	401eb0 <__errno_location@plt>
  40b550:	ldr	w8, [x0]
  40b554:	str	w8, [sp, #60]
  40b558:	b	40b568 <argp_usage@@Base+0x644>
  40b55c:	ldr	x8, [sp, #24]
  40b560:	stur	x8, [x29, #-32]
  40b564:	b	40b408 <argp_usage@@Base+0x4e4>
  40b568:	ldur	x0, [x29, #-32]
  40b56c:	bl	401d60 <free@plt>
  40b570:	ldr	w8, [sp, #60]
  40b574:	str	w8, [sp, #12]
  40b578:	bl	401eb0 <__errno_location@plt>
  40b57c:	ldr	w8, [sp, #12]
  40b580:	str	w8, [x0]
  40b584:	mov	x9, xzr
  40b588:	stur	x9, [x29, #-8]
  40b58c:	ldur	x0, [x29, #-8]
  40b590:	ldr	x28, [sp, #272]
  40b594:	ldp	x29, x30, [sp, #256]
  40b598:	add	sp, sp, #0x120
  40b59c:	ret
  40b5a0:	sub	sp, sp, #0x20
  40b5a4:	stp	x29, x30, [sp, #16]
  40b5a8:	add	x29, sp, #0x10
  40b5ac:	adrp	x2, 414000 <argp_failure@@Base+0x6e74>
  40b5b0:	add	x2, x2, #0x262
  40b5b4:	str	x0, [sp, #8]
  40b5b8:	str	x1, [sp]
  40b5bc:	ldr	x0, [sp, #8]
  40b5c0:	ldr	x1, [sp]
  40b5c4:	bl	40b5d4 <argp_usage@@Base+0x6b0>
  40b5c8:	ldp	x29, x30, [sp, #16]
  40b5cc:	add	sp, sp, #0x20
  40b5d0:	ret
  40b5d4:	sub	sp, sp, #0x50
  40b5d8:	stp	x29, x30, [sp, #64]
  40b5dc:	add	x29, sp, #0x40
  40b5e0:	stur	x0, [x29, #-16]
  40b5e4:	stur	x1, [x29, #-24]
  40b5e8:	str	x2, [sp, #32]
  40b5ec:	ldur	x0, [x29, #-16]
  40b5f0:	ldr	x1, [sp, #32]
  40b5f4:	bl	401c00 <fopen@plt>
  40b5f8:	str	x0, [sp, #24]
  40b5fc:	ldr	x8, [sp, #24]
  40b600:	cbnz	x8, 40b610 <argp_usage@@Base+0x6ec>
  40b604:	mov	x8, xzr
  40b608:	stur	x8, [x29, #-8]
  40b60c:	b	40b67c <argp_usage@@Base+0x758>
  40b610:	ldr	x0, [sp, #24]
  40b614:	ldur	x1, [x29, #-24]
  40b618:	bl	40b31c <argp_usage@@Base+0x3f8>
  40b61c:	str	x0, [sp, #16]
  40b620:	bl	401eb0 <__errno_location@plt>
  40b624:	ldr	w8, [x0]
  40b628:	str	w8, [sp, #12]
  40b62c:	ldr	x0, [sp, #24]
  40b630:	bl	401be0 <fclose@plt>
  40b634:	cbz	w0, 40b674 <argp_usage@@Base+0x750>
  40b638:	ldr	x8, [sp, #16]
  40b63c:	cbz	x8, 40b654 <argp_usage@@Base+0x730>
  40b640:	bl	401eb0 <__errno_location@plt>
  40b644:	ldr	w8, [x0]
  40b648:	str	w8, [sp, #12]
  40b64c:	ldr	x0, [sp, #16]
  40b650:	bl	401d60 <free@plt>
  40b654:	ldr	w8, [sp, #12]
  40b658:	str	w8, [sp, #8]
  40b65c:	bl	401eb0 <__errno_location@plt>
  40b660:	ldr	w8, [sp, #8]
  40b664:	str	w8, [x0]
  40b668:	mov	x9, xzr
  40b66c:	stur	x9, [x29, #-8]
  40b670:	b	40b67c <argp_usage@@Base+0x758>
  40b674:	ldr	x8, [sp, #16]
  40b678:	stur	x8, [x29, #-8]
  40b67c:	ldur	x0, [x29, #-8]
  40b680:	ldp	x29, x30, [sp, #64]
  40b684:	add	sp, sp, #0x50
  40b688:	ret
  40b68c:	sub	sp, sp, #0x20
  40b690:	stp	x29, x30, [sp, #16]
  40b694:	add	x29, sp, #0x10
  40b698:	adrp	x2, 415000 <argp_failure@@Base+0x7e74>
  40b69c:	add	x2, x2, #0x63e
  40b6a0:	str	x0, [sp, #8]
  40b6a4:	str	x1, [sp]
  40b6a8:	ldr	x0, [sp, #8]
  40b6ac:	ldr	x1, [sp]
  40b6b0:	bl	40b5d4 <argp_usage@@Base+0x6b0>
  40b6b4:	ldp	x29, x30, [sp, #16]
  40b6b8:	add	sp, sp, #0x20
  40b6bc:	ret
  40b6c0:	sub	sp, sp, #0x60
  40b6c4:	stp	x29, x30, [sp, #80]
  40b6c8:	add	x29, sp, #0x50
  40b6cc:	stur	x0, [x29, #-8]
  40b6d0:	stur	x1, [x29, #-16]
  40b6d4:	stur	x2, [x29, #-24]
  40b6d8:	stur	x3, [x29, #-32]
  40b6dc:	str	x4, [sp, #40]
  40b6e0:	str	x5, [sp, #32]
  40b6e4:	ldur	x8, [x29, #-16]
  40b6e8:	cbz	x8, 40b70c <argp_usage@@Base+0x7e8>
  40b6ec:	ldur	x0, [x29, #-8]
  40b6f0:	ldur	x2, [x29, #-16]
  40b6f4:	ldur	x3, [x29, #-24]
  40b6f8:	ldur	x4, [x29, #-32]
  40b6fc:	adrp	x1, 415000 <argp_failure@@Base+0x7e74>
  40b700:	add	x1, x1, #0x66c
  40b704:	bl	401ef0 <fprintf@plt>
  40b708:	b	40b724 <argp_usage@@Base+0x800>
  40b70c:	ldur	x0, [x29, #-8]
  40b710:	ldur	x2, [x29, #-24]
  40b714:	ldur	x3, [x29, #-32]
  40b718:	adrp	x1, 415000 <argp_failure@@Base+0x7e74>
  40b71c:	add	x1, x1, #0x678
  40b720:	bl	401ef0 <fprintf@plt>
  40b724:	ldur	x0, [x29, #-8]
  40b728:	adrp	x1, 415000 <argp_failure@@Base+0x7e74>
  40b72c:	add	x1, x1, #0x96f
  40b730:	adrp	x2, 415000 <argp_failure@@Base+0x7e74>
  40b734:	add	x2, x2, #0x67f
  40b738:	mov	w3, #0x7df                 	// #2015
  40b73c:	bl	401ef0 <fprintf@plt>
  40b740:	ldur	x1, [x29, #-8]
  40b744:	adrp	x8, 415000 <argp_failure@@Base+0x7e74>
  40b748:	add	x8, x8, #0x683
  40b74c:	mov	x0, x8
  40b750:	bl	401b30 <fputs@plt>
  40b754:	ldr	x8, [sp, #32]
  40b758:	subs	x8, x8, #0x0
  40b75c:	cmp	x8, #0x9
  40b760:	str	x8, [sp, #24]
  40b764:	b.hi	40b9d0 <argp_usage@@Base+0xaac>  // b.pmore
  40b768:	adrp	x8, 415000 <argp_failure@@Base+0x7e74>
  40b76c:	add	x8, x8, #0x644
  40b770:	ldr	x11, [sp, #24]
  40b774:	ldrsw	x10, [x8, x11, lsl #2]
  40b778:	add	x9, x8, x10
  40b77c:	br	x9
  40b780:	bl	401d00 <abort@plt>
  40b784:	ldur	x0, [x29, #-8]
  40b788:	ldr	x8, [sp, #40]
  40b78c:	ldr	x2, [x8]
  40b790:	adrp	x1, 415000 <argp_failure@@Base+0x7e74>
  40b794:	add	x1, x1, #0x74e
  40b798:	bl	401ef0 <fprintf@plt>
  40b79c:	b	40ba40 <argp_usage@@Base+0xb1c>
  40b7a0:	ldur	x0, [x29, #-8]
  40b7a4:	ldr	x8, [sp, #40]
  40b7a8:	ldr	x2, [x8]
  40b7ac:	ldr	x8, [sp, #40]
  40b7b0:	ldr	x3, [x8, #8]
  40b7b4:	adrp	x1, 415000 <argp_failure@@Base+0x7e74>
  40b7b8:	add	x1, x1, #0x75e
  40b7bc:	bl	401ef0 <fprintf@plt>
  40b7c0:	b	40ba40 <argp_usage@@Base+0xb1c>
  40b7c4:	ldur	x0, [x29, #-8]
  40b7c8:	ldr	x8, [sp, #40]
  40b7cc:	ldr	x2, [x8]
  40b7d0:	ldr	x8, [sp, #40]
  40b7d4:	ldr	x3, [x8, #8]
  40b7d8:	ldr	x8, [sp, #40]
  40b7dc:	ldr	x4, [x8, #16]
  40b7e0:	adrp	x1, 415000 <argp_failure@@Base+0x7e74>
  40b7e4:	add	x1, x1, #0x775
  40b7e8:	bl	401ef0 <fprintf@plt>
  40b7ec:	b	40ba40 <argp_usage@@Base+0xb1c>
  40b7f0:	ldur	x0, [x29, #-8]
  40b7f4:	ldr	x8, [sp, #40]
  40b7f8:	ldr	x2, [x8]
  40b7fc:	ldr	x8, [sp, #40]
  40b800:	ldr	x3, [x8, #8]
  40b804:	ldr	x8, [sp, #40]
  40b808:	ldr	x4, [x8, #16]
  40b80c:	ldr	x8, [sp, #40]
  40b810:	ldr	x5, [x8, #24]
  40b814:	adrp	x1, 415000 <argp_failure@@Base+0x7e74>
  40b818:	add	x1, x1, #0x791
  40b81c:	bl	401ef0 <fprintf@plt>
  40b820:	b	40ba40 <argp_usage@@Base+0xb1c>
  40b824:	ldur	x0, [x29, #-8]
  40b828:	ldr	x8, [sp, #40]
  40b82c:	ldr	x2, [x8]
  40b830:	ldr	x8, [sp, #40]
  40b834:	ldr	x3, [x8, #8]
  40b838:	ldr	x8, [sp, #40]
  40b83c:	ldr	x4, [x8, #16]
  40b840:	ldr	x8, [sp, #40]
  40b844:	ldr	x5, [x8, #24]
  40b848:	ldr	x8, [sp, #40]
  40b84c:	ldr	x6, [x8, #32]
  40b850:	adrp	x1, 415000 <argp_failure@@Base+0x7e74>
  40b854:	add	x1, x1, #0x7b1
  40b858:	bl	401ef0 <fprintf@plt>
  40b85c:	b	40ba40 <argp_usage@@Base+0xb1c>
  40b860:	ldur	x0, [x29, #-8]
  40b864:	ldr	x8, [sp, #40]
  40b868:	ldr	x2, [x8]
  40b86c:	ldr	x8, [sp, #40]
  40b870:	ldr	x3, [x8, #8]
  40b874:	ldr	x8, [sp, #40]
  40b878:	ldr	x4, [x8, #16]
  40b87c:	ldr	x8, [sp, #40]
  40b880:	ldr	x5, [x8, #24]
  40b884:	ldr	x8, [sp, #40]
  40b888:	ldr	x6, [x8, #32]
  40b88c:	ldr	x8, [sp, #40]
  40b890:	ldr	x7, [x8, #40]
  40b894:	adrp	x1, 415000 <argp_failure@@Base+0x7e74>
  40b898:	add	x1, x1, #0x7d5
  40b89c:	bl	401ef0 <fprintf@plt>
  40b8a0:	b	40ba40 <argp_usage@@Base+0xb1c>
  40b8a4:	ldur	x0, [x29, #-8]
  40b8a8:	ldr	x8, [sp, #40]
  40b8ac:	ldr	x2, [x8]
  40b8b0:	ldr	x8, [sp, #40]
  40b8b4:	ldr	x3, [x8, #8]
  40b8b8:	ldr	x8, [sp, #40]
  40b8bc:	ldr	x4, [x8, #16]
  40b8c0:	ldr	x8, [sp, #40]
  40b8c4:	ldr	x5, [x8, #24]
  40b8c8:	ldr	x8, [sp, #40]
  40b8cc:	ldr	x6, [x8, #32]
  40b8d0:	ldr	x8, [sp, #40]
  40b8d4:	ldr	x7, [x8, #40]
  40b8d8:	ldr	x8, [sp, #40]
  40b8dc:	ldr	x8, [x8, #48]
  40b8e0:	adrp	x1, 415000 <argp_failure@@Base+0x7e74>
  40b8e4:	add	x1, x1, #0x7fd
  40b8e8:	mov	x9, sp
  40b8ec:	str	x8, [x9]
  40b8f0:	bl	401ef0 <fprintf@plt>
  40b8f4:	b	40ba40 <argp_usage@@Base+0xb1c>
  40b8f8:	ldur	x0, [x29, #-8]
  40b8fc:	ldr	x8, [sp, #40]
  40b900:	ldr	x2, [x8]
  40b904:	ldr	x8, [sp, #40]
  40b908:	ldr	x3, [x8, #8]
  40b90c:	ldr	x8, [sp, #40]
  40b910:	ldr	x4, [x8, #16]
  40b914:	ldr	x8, [sp, #40]
  40b918:	ldr	x5, [x8, #24]
  40b91c:	ldr	x8, [sp, #40]
  40b920:	ldr	x6, [x8, #32]
  40b924:	ldr	x8, [sp, #40]
  40b928:	ldr	x7, [x8, #40]
  40b92c:	ldr	x8, [sp, #40]
  40b930:	ldr	x8, [x8, #48]
  40b934:	ldr	x9, [sp, #40]
  40b938:	ldr	x9, [x9, #56]
  40b93c:	adrp	x1, 415000 <argp_failure@@Base+0x7e74>
  40b940:	add	x1, x1, #0x829
  40b944:	mov	x10, sp
  40b948:	str	x8, [x10]
  40b94c:	mov	x8, sp
  40b950:	str	x9, [x8, #8]
  40b954:	bl	401ef0 <fprintf@plt>
  40b958:	b	40ba40 <argp_usage@@Base+0xb1c>
  40b95c:	ldur	x0, [x29, #-8]
  40b960:	ldr	x8, [sp, #40]
  40b964:	ldr	x2, [x8]
  40b968:	ldr	x8, [sp, #40]
  40b96c:	ldr	x3, [x8, #8]
  40b970:	ldr	x8, [sp, #40]
  40b974:	ldr	x4, [x8, #16]
  40b978:	ldr	x8, [sp, #40]
  40b97c:	ldr	x5, [x8, #24]
  40b980:	ldr	x8, [sp, #40]
  40b984:	ldr	x6, [x8, #32]
  40b988:	ldr	x8, [sp, #40]
  40b98c:	ldr	x7, [x8, #40]
  40b990:	ldr	x8, [sp, #40]
  40b994:	ldr	x8, [x8, #48]
  40b998:	ldr	x9, [sp, #40]
  40b99c:	ldr	x9, [x9, #56]
  40b9a0:	ldr	x10, [sp, #40]
  40b9a4:	ldr	x10, [x10, #64]
  40b9a8:	adrp	x1, 415000 <argp_failure@@Base+0x7e74>
  40b9ac:	add	x1, x1, #0x859
  40b9b0:	mov	x11, sp
  40b9b4:	str	x8, [x11]
  40b9b8:	mov	x8, sp
  40b9bc:	str	x9, [x8, #8]
  40b9c0:	mov	x8, sp
  40b9c4:	str	x10, [x8, #16]
  40b9c8:	bl	401ef0 <fprintf@plt>
  40b9cc:	b	40ba40 <argp_usage@@Base+0xb1c>
  40b9d0:	ldur	x0, [x29, #-8]
  40b9d4:	ldr	x8, [sp, #40]
  40b9d8:	ldr	x2, [x8]
  40b9dc:	ldr	x8, [sp, #40]
  40b9e0:	ldr	x3, [x8, #8]
  40b9e4:	ldr	x8, [sp, #40]
  40b9e8:	ldr	x4, [x8, #16]
  40b9ec:	ldr	x8, [sp, #40]
  40b9f0:	ldr	x5, [x8, #24]
  40b9f4:	ldr	x8, [sp, #40]
  40b9f8:	ldr	x6, [x8, #32]
  40b9fc:	ldr	x8, [sp, #40]
  40ba00:	ldr	x7, [x8, #40]
  40ba04:	ldr	x8, [sp, #40]
  40ba08:	ldr	x8, [x8, #48]
  40ba0c:	ldr	x9, [sp, #40]
  40ba10:	ldr	x9, [x9, #56]
  40ba14:	ldr	x10, [sp, #40]
  40ba18:	ldr	x10, [x10, #64]
  40ba1c:	adrp	x1, 415000 <argp_failure@@Base+0x7e74>
  40ba20:	add	x1, x1, #0x88d
  40ba24:	mov	x11, sp
  40ba28:	str	x8, [x11]
  40ba2c:	mov	x8, sp
  40ba30:	str	x9, [x8, #8]
  40ba34:	mov	x8, sp
  40ba38:	str	x10, [x8, #16]
  40ba3c:	bl	401ef0 <fprintf@plt>
  40ba40:	ldp	x29, x30, [sp, #80]
  40ba44:	add	sp, sp, #0x60
  40ba48:	ret
  40ba4c:	sub	sp, sp, #0x40
  40ba50:	stp	x29, x30, [sp, #48]
  40ba54:	add	x29, sp, #0x30
  40ba58:	stur	x0, [x29, #-8]
  40ba5c:	stur	x1, [x29, #-16]
  40ba60:	str	x2, [sp, #24]
  40ba64:	str	x3, [sp, #16]
  40ba68:	str	x4, [sp, #8]
  40ba6c:	str	xzr, [sp]
  40ba70:	ldr	x8, [sp, #8]
  40ba74:	ldr	x9, [sp]
  40ba78:	mov	x10, #0x8                   	// #8
  40ba7c:	mul	x9, x10, x9
  40ba80:	add	x8, x8, x9
  40ba84:	ldr	x8, [x8]
  40ba88:	cbz	x8, 40ba9c <argp_usage@@Base+0xb78>
  40ba8c:	ldr	x8, [sp]
  40ba90:	add	x8, x8, #0x1
  40ba94:	str	x8, [sp]
  40ba98:	b	40ba70 <argp_usage@@Base+0xb4c>
  40ba9c:	ldur	x0, [x29, #-8]
  40baa0:	ldur	x1, [x29, #-16]
  40baa4:	ldr	x2, [sp, #24]
  40baa8:	ldr	x3, [sp, #16]
  40baac:	ldr	x4, [sp, #8]
  40bab0:	ldr	x5, [sp]
  40bab4:	bl	40b6c0 <argp_usage@@Base+0x79c>
  40bab8:	ldp	x29, x30, [sp, #48]
  40babc:	add	sp, sp, #0x40
  40bac0:	ret
  40bac4:	sub	sp, sp, #0xb0
  40bac8:	stp	x29, x30, [sp, #160]
  40bacc:	add	x29, sp, #0xa0
  40bad0:	stur	x0, [x29, #-8]
  40bad4:	stur	x1, [x29, #-16]
  40bad8:	stur	x2, [x29, #-24]
  40badc:	stur	x3, [x29, #-32]
  40bae0:	stur	xzr, [x29, #-40]
  40bae4:	str	x4, [sp, #32]
  40bae8:	ldur	x8, [x29, #-40]
  40baec:	mov	w9, #0x0                   	// #0
  40baf0:	cmp	x8, #0xa
  40baf4:	str	w9, [sp, #28]
  40baf8:	b.cs	40bb8c <argp_usage@@Base+0xc68>  // b.hs, b.nlast
  40bafc:	ldr	x8, [sp, #32]
  40bb00:	ldrsw	x9, [x8, #24]
  40bb04:	mov	w10, w9
  40bb08:	cmp	w10, #0x0
  40bb0c:	cset	w10, ge  // ge = tcont
  40bb10:	str	x9, [sp, #16]
  40bb14:	tbnz	w10, #0, 40bb4c <argp_usage@@Base+0xc28>
  40bb18:	ldr	x8, [sp, #16]
  40bb1c:	add	w8, w8, #0x8
  40bb20:	ldr	x9, [sp, #32]
  40bb24:	str	w8, [x9, #24]
  40bb28:	cmp	w8, #0x0
  40bb2c:	cset	w8, gt
  40bb30:	tbnz	w8, #0, 40bb4c <argp_usage@@Base+0xc28>
  40bb34:	ldr	x8, [sp, #32]
  40bb38:	ldr	x9, [x8, #8]
  40bb3c:	ldr	x10, [sp, #16]
  40bb40:	add	x9, x9, x10
  40bb44:	str	x9, [sp, #8]
  40bb48:	b	40bb60 <argp_usage@@Base+0xc3c>
  40bb4c:	ldr	x8, [sp, #32]
  40bb50:	ldr	x9, [x8]
  40bb54:	add	x10, x9, #0x8
  40bb58:	str	x10, [x8]
  40bb5c:	str	x9, [sp, #8]
  40bb60:	ldr	x8, [sp, #8]
  40bb64:	ldr	x8, [x8]
  40bb68:	ldur	x9, [x29, #-40]
  40bb6c:	mov	x10, #0x8                   	// #8
  40bb70:	mul	x9, x10, x9
  40bb74:	add	x10, sp, #0x28
  40bb78:	add	x9, x10, x9
  40bb7c:	str	x8, [x9]
  40bb80:	cmp	x8, #0x0
  40bb84:	cset	w11, ne  // ne = any
  40bb88:	str	w11, [sp, #28]
  40bb8c:	ldr	w8, [sp, #28]
  40bb90:	tbnz	w8, #0, 40bb98 <argp_usage@@Base+0xc74>
  40bb94:	b	40bba8 <argp_usage@@Base+0xc84>
  40bb98:	ldur	x8, [x29, #-40]
  40bb9c:	add	x8, x8, #0x1
  40bba0:	stur	x8, [x29, #-40]
  40bba4:	b	40bae8 <argp_usage@@Base+0xbc4>
  40bba8:	ldur	x0, [x29, #-8]
  40bbac:	ldur	x1, [x29, #-16]
  40bbb0:	ldur	x2, [x29, #-24]
  40bbb4:	ldur	x3, [x29, #-32]
  40bbb8:	ldur	x5, [x29, #-40]
  40bbbc:	add	x4, sp, #0x28
  40bbc0:	bl	40b6c0 <argp_usage@@Base+0x79c>
  40bbc4:	ldp	x29, x30, [sp, #160]
  40bbc8:	add	sp, sp, #0xb0
  40bbcc:	ret
  40bbd0:	sub	sp, sp, #0x120
  40bbd4:	stp	x29, x30, [sp, #256]
  40bbd8:	str	x28, [sp, #272]
  40bbdc:	add	x29, sp, #0x100
  40bbe0:	str	q7, [sp, #112]
  40bbe4:	str	q6, [sp, #96]
  40bbe8:	str	q5, [sp, #80]
  40bbec:	str	q4, [sp, #64]
  40bbf0:	str	q3, [sp, #48]
  40bbf4:	str	q2, [sp, #32]
  40bbf8:	str	q1, [sp, #16]
  40bbfc:	str	q0, [sp]
  40bc00:	str	x7, [sp, #152]
  40bc04:	str	x6, [sp, #144]
  40bc08:	str	x5, [sp, #136]
  40bc0c:	str	x4, [sp, #128]
  40bc10:	stur	x0, [x29, #-8]
  40bc14:	stur	x1, [x29, #-16]
  40bc18:	stur	x2, [x29, #-24]
  40bc1c:	stur	x3, [x29, #-32]
  40bc20:	mov	w8, #0xffffff80            	// #-128
  40bc24:	stur	w8, [x29, #-36]
  40bc28:	mov	w8, #0xffffffe0            	// #-32
  40bc2c:	stur	w8, [x29, #-40]
  40bc30:	mov	x9, sp
  40bc34:	add	x9, x9, #0x80
  40bc38:	stur	x9, [x29, #-48]
  40bc3c:	add	x9, sp, #0x80
  40bc40:	add	x9, x9, #0x20
  40bc44:	stur	x9, [x29, #-56]
  40bc48:	add	x9, x29, #0x20
  40bc4c:	stur	x9, [x29, #-64]
  40bc50:	ldur	x0, [x29, #-8]
  40bc54:	ldur	x1, [x29, #-16]
  40bc58:	ldur	x2, [x29, #-24]
  40bc5c:	ldur	x3, [x29, #-32]
  40bc60:	ldur	q0, [x29, #-64]
  40bc64:	ldur	q1, [x29, #-48]
  40bc68:	stur	q1, [x29, #-80]
  40bc6c:	stur	q0, [x29, #-96]
  40bc70:	sub	x4, x29, #0x60
  40bc74:	bl	40bac4 <argp_usage@@Base+0xba0>
  40bc78:	ldr	x28, [sp, #272]
  40bc7c:	ldp	x29, x30, [sp, #256]
  40bc80:	add	sp, sp, #0x120
  40bc84:	ret
  40bc88:	sub	sp, sp, #0x40
  40bc8c:	stp	x29, x30, [sp, #48]
  40bc90:	add	x29, sp, #0x30
  40bc94:	adrp	x0, 415000 <argp_failure@@Base+0x7e74>
  40bc98:	add	x0, x0, #0x8c9
  40bc9c:	adrp	x1, 415000 <argp_failure@@Base+0x7e74>
  40bca0:	add	x1, x1, #0x8de
  40bca4:	adrp	x8, 415000 <argp_failure@@Base+0x7e74>
  40bca8:	add	x8, x8, #0x8f4
  40bcac:	adrp	x9, 415000 <argp_failure@@Base+0x7e74>
  40bcb0:	add	x9, x9, #0x5e6
  40bcb4:	adrp	x2, 415000 <argp_failure@@Base+0x7e74>
  40bcb8:	add	x2, x2, #0x908
  40bcbc:	adrp	x10, 428000 <argp_failure@@Base+0x1ae74>
  40bcc0:	add	x10, x10, #0x500
  40bcc4:	adrp	x11, 415000 <argp_failure@@Base+0x7e74>
  40bcc8:	add	x11, x11, #0x92f
  40bccc:	stur	x8, [x29, #-8]
  40bcd0:	stur	x9, [x29, #-16]
  40bcd4:	str	x2, [sp, #24]
  40bcd8:	str	x10, [sp, #16]
  40bcdc:	str	x11, [sp, #8]
  40bce0:	bl	401e90 <printf@plt>
  40bce4:	ldur	x8, [x29, #-8]
  40bce8:	mov	x0, x8
  40bcec:	ldur	x1, [x29, #-16]
  40bcf0:	ldr	x2, [sp, #24]
  40bcf4:	bl	401e90 <printf@plt>
  40bcf8:	ldr	x8, [sp, #16]
  40bcfc:	ldr	x1, [x8]
  40bd00:	ldr	x9, [sp, #8]
  40bd04:	mov	x0, x9
  40bd08:	bl	401b30 <fputs@plt>
  40bd0c:	ldp	x29, x30, [sp, #48]
  40bd10:	add	sp, sp, #0x40
  40bd14:	ret
  40bd18:	sub	sp, sp, #0x20
  40bd1c:	stp	x29, x30, [sp, #16]
  40bd20:	add	x29, sp, #0x10
  40bd24:	mov	x8, #0xffffffffffffffff    	// #-1
  40bd28:	str	x0, [sp, #8]
  40bd2c:	str	x1, [sp]
  40bd30:	ldr	x9, [sp]
  40bd34:	udiv	x8, x8, x9
  40bd38:	ldr	x9, [sp, #8]
  40bd3c:	cmp	x8, x9
  40bd40:	b.cs	40bd48 <argp_usage@@Base+0xe24>  // b.hs, b.nlast
  40bd44:	bl	40c07c <argp_usage@@Base+0x1158>
  40bd48:	ldr	x8, [sp, #8]
  40bd4c:	ldr	x9, [sp]
  40bd50:	mul	x0, x8, x9
  40bd54:	bl	40bd64 <argp_usage@@Base+0xe40>
  40bd58:	ldp	x29, x30, [sp, #16]
  40bd5c:	add	sp, sp, #0x20
  40bd60:	ret
  40bd64:	sub	sp, sp, #0x20
  40bd68:	stp	x29, x30, [sp, #16]
  40bd6c:	add	x29, sp, #0x10
  40bd70:	str	x0, [sp, #8]
  40bd74:	ldr	x0, [sp, #8]
  40bd78:	bl	401c10 <malloc@plt>
  40bd7c:	str	x0, [sp]
  40bd80:	ldr	x8, [sp]
  40bd84:	cbnz	x8, 40bd94 <argp_usage@@Base+0xe70>
  40bd88:	ldr	x8, [sp, #8]
  40bd8c:	cbz	x8, 40bd94 <argp_usage@@Base+0xe70>
  40bd90:	bl	40c07c <argp_usage@@Base+0x1158>
  40bd94:	ldr	x0, [sp]
  40bd98:	ldp	x29, x30, [sp, #16]
  40bd9c:	add	sp, sp, #0x20
  40bda0:	ret
  40bda4:	sub	sp, sp, #0x30
  40bda8:	stp	x29, x30, [sp, #32]
  40bdac:	add	x29, sp, #0x20
  40bdb0:	mov	x8, #0xffffffffffffffff    	// #-1
  40bdb4:	stur	x0, [x29, #-8]
  40bdb8:	str	x1, [sp, #16]
  40bdbc:	str	x2, [sp, #8]
  40bdc0:	ldr	x9, [sp, #8]
  40bdc4:	udiv	x8, x8, x9
  40bdc8:	ldr	x9, [sp, #16]
  40bdcc:	cmp	x8, x9
  40bdd0:	b.cs	40bdd8 <argp_usage@@Base+0xeb4>  // b.hs, b.nlast
  40bdd4:	bl	40c07c <argp_usage@@Base+0x1158>
  40bdd8:	ldur	x0, [x29, #-8]
  40bddc:	ldr	x8, [sp, #16]
  40bde0:	ldr	x9, [sp, #8]
  40bde4:	mul	x1, x8, x9
  40bde8:	bl	40bdf8 <argp_usage@@Base+0xed4>
  40bdec:	ldp	x29, x30, [sp, #32]
  40bdf0:	add	sp, sp, #0x30
  40bdf4:	ret
  40bdf8:	sub	sp, sp, #0x30
  40bdfc:	stp	x29, x30, [sp, #32]
  40be00:	add	x29, sp, #0x20
  40be04:	str	x0, [sp, #16]
  40be08:	str	x1, [sp, #8]
  40be0c:	ldr	x8, [sp, #8]
  40be10:	cbnz	x8, 40be30 <argp_usage@@Base+0xf0c>
  40be14:	ldr	x8, [sp, #16]
  40be18:	cbz	x8, 40be30 <argp_usage@@Base+0xf0c>
  40be1c:	ldr	x0, [sp, #16]
  40be20:	bl	401d60 <free@plt>
  40be24:	mov	x8, xzr
  40be28:	stur	x8, [x29, #-8]
  40be2c:	b	40be5c <argp_usage@@Base+0xf38>
  40be30:	ldr	x0, [sp, #16]
  40be34:	ldr	x1, [sp, #8]
  40be38:	bl	401ca0 <realloc@plt>
  40be3c:	str	x0, [sp, #16]
  40be40:	ldr	x8, [sp, #16]
  40be44:	cbnz	x8, 40be54 <argp_usage@@Base+0xf30>
  40be48:	ldr	x8, [sp, #8]
  40be4c:	cbz	x8, 40be54 <argp_usage@@Base+0xf30>
  40be50:	bl	40c07c <argp_usage@@Base+0x1158>
  40be54:	ldr	x8, [sp, #16]
  40be58:	stur	x8, [x29, #-8]
  40be5c:	ldur	x0, [x29, #-8]
  40be60:	ldp	x29, x30, [sp, #32]
  40be64:	add	sp, sp, #0x30
  40be68:	ret
  40be6c:	sub	sp, sp, #0x30
  40be70:	stp	x29, x30, [sp, #32]
  40be74:	add	x29, sp, #0x20
  40be78:	stur	x0, [x29, #-8]
  40be7c:	str	x1, [sp, #16]
  40be80:	str	x2, [sp, #8]
  40be84:	ldr	x8, [sp, #16]
  40be88:	ldr	x8, [x8]
  40be8c:	str	x8, [sp]
  40be90:	ldur	x8, [x29, #-8]
  40be94:	cbnz	x8, 40bed4 <argp_usage@@Base+0xfb0>
  40be98:	ldr	x8, [sp]
  40be9c:	cbnz	x8, 40bed0 <argp_usage@@Base+0xfac>
  40bea0:	ldr	x8, [sp, #8]
  40bea4:	mov	x9, #0x80                  	// #128
  40bea8:	udiv	x8, x9, x8
  40beac:	str	x8, [sp]
  40beb0:	ldr	x8, [sp]
  40beb4:	cmp	x8, #0x0
  40beb8:	cset	w10, ne  // ne = any
  40bebc:	eor	w10, w10, #0x1
  40bec0:	and	w10, w10, #0x1
  40bec4:	ldr	x8, [sp]
  40bec8:	add	x8, x8, w10, sxtw
  40becc:	str	x8, [sp]
  40bed0:	b	40bf0c <argp_usage@@Base+0xfe8>
  40bed4:	ldr	x8, [sp, #8]
  40bed8:	mov	x9, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  40bedc:	udiv	x8, x9, x8
  40bee0:	ldr	x9, [sp]
  40bee4:	cmp	x8, x9
  40bee8:	b.hi	40bef0 <argp_usage@@Base+0xfcc>  // b.pmore
  40beec:	bl	40c07c <argp_usage@@Base+0x1158>
  40bef0:	ldr	x8, [sp]
  40bef4:	mov	x9, #0x2                   	// #2
  40bef8:	udiv	x8, x8, x9
  40befc:	add	x8, x8, #0x1
  40bf00:	ldr	x9, [sp]
  40bf04:	add	x8, x9, x8
  40bf08:	str	x8, [sp]
  40bf0c:	ldr	x8, [sp]
  40bf10:	ldr	x9, [sp, #16]
  40bf14:	str	x8, [x9]
  40bf18:	ldur	x0, [x29, #-8]
  40bf1c:	ldr	x8, [sp]
  40bf20:	ldr	x9, [sp, #8]
  40bf24:	mul	x1, x8, x9
  40bf28:	bl	40bdf8 <argp_usage@@Base+0xed4>
  40bf2c:	ldp	x29, x30, [sp, #32]
  40bf30:	add	sp, sp, #0x30
  40bf34:	ret
  40bf38:	sub	sp, sp, #0x20
  40bf3c:	stp	x29, x30, [sp, #16]
  40bf40:	add	x29, sp, #0x10
  40bf44:	str	x0, [sp, #8]
  40bf48:	ldr	x0, [sp, #8]
  40bf4c:	bl	40bd64 <argp_usage@@Base+0xe40>
  40bf50:	ldp	x29, x30, [sp, #16]
  40bf54:	add	sp, sp, #0x20
  40bf58:	ret
  40bf5c:	sub	sp, sp, #0x20
  40bf60:	stp	x29, x30, [sp, #16]
  40bf64:	add	x29, sp, #0x10
  40bf68:	mov	x2, #0x1                   	// #1
  40bf6c:	str	x0, [sp, #8]
  40bf70:	str	x1, [sp]
  40bf74:	ldr	x0, [sp, #8]
  40bf78:	ldr	x1, [sp]
  40bf7c:	bl	40be6c <argp_usage@@Base+0xf48>
  40bf80:	ldp	x29, x30, [sp, #16]
  40bf84:	add	sp, sp, #0x20
  40bf88:	ret
  40bf8c:	sub	sp, sp, #0x20
  40bf90:	stp	x29, x30, [sp, #16]
  40bf94:	add	x29, sp, #0x10
  40bf98:	str	x0, [sp, #8]
  40bf9c:	ldr	x0, [sp, #8]
  40bfa0:	bl	40bd64 <argp_usage@@Base+0xe40>
  40bfa4:	ldr	x2, [sp, #8]
  40bfa8:	str	x0, [sp]
  40bfac:	mov	w8, wzr
  40bfb0:	mov	w1, w8
  40bfb4:	bl	401c50 <memset@plt>
  40bfb8:	ldr	x0, [sp]
  40bfbc:	ldp	x29, x30, [sp, #16]
  40bfc0:	add	sp, sp, #0x20
  40bfc4:	ret
  40bfc8:	sub	sp, sp, #0x30
  40bfcc:	stp	x29, x30, [sp, #32]
  40bfd0:	add	x29, sp, #0x20
  40bfd4:	stur	x0, [x29, #-8]
  40bfd8:	str	x1, [sp, #16]
  40bfdc:	ldur	x0, [x29, #-8]
  40bfe0:	ldr	x1, [sp, #16]
  40bfe4:	bl	401c80 <calloc@plt>
  40bfe8:	str	x0, [sp, #8]
  40bfec:	cbnz	x0, 40bff4 <argp_usage@@Base+0x10d0>
  40bff0:	bl	40c07c <argp_usage@@Base+0x1158>
  40bff4:	ldr	x0, [sp, #8]
  40bff8:	ldp	x29, x30, [sp, #32]
  40bffc:	add	sp, sp, #0x30
  40c000:	ret
  40c004:	sub	sp, sp, #0x30
  40c008:	stp	x29, x30, [sp, #32]
  40c00c:	add	x29, sp, #0x20
  40c010:	stur	x0, [x29, #-8]
  40c014:	str	x1, [sp, #16]
  40c018:	ldr	x0, [sp, #16]
  40c01c:	bl	40bd64 <argp_usage@@Base+0xe40>
  40c020:	ldur	x1, [x29, #-8]
  40c024:	ldr	x2, [sp, #16]
  40c028:	str	x0, [sp, #8]
  40c02c:	bl	401ac0 <memcpy@plt>
  40c030:	ldr	x0, [sp, #8]
  40c034:	ldp	x29, x30, [sp, #32]
  40c038:	add	sp, sp, #0x30
  40c03c:	ret
  40c040:	sub	sp, sp, #0x20
  40c044:	stp	x29, x30, [sp, #16]
  40c048:	add	x29, sp, #0x10
  40c04c:	str	x0, [sp, #8]
  40c050:	ldr	x0, [sp, #8]
  40c054:	ldr	x8, [sp, #8]
  40c058:	str	x0, [sp]
  40c05c:	mov	x0, x8
  40c060:	bl	401b20 <strlen@plt>
  40c064:	add	x1, x0, #0x1
  40c068:	ldr	x0, [sp]
  40c06c:	bl	40c004 <argp_usage@@Base+0x10e0>
  40c070:	ldp	x29, x30, [sp, #16]
  40c074:	add	sp, sp, #0x20
  40c078:	ret
  40c07c:	stp	x29, x30, [sp, #-16]!
  40c080:	mov	x29, sp
  40c084:	adrp	x8, 428000 <argp_failure@@Base+0x1ae74>
  40c088:	add	x8, x8, #0x4d8
  40c08c:	mov	w9, wzr
  40c090:	adrp	x2, 412000 <argp_failure@@Base+0x4e74>
  40c094:	add	x2, x2, #0xdf8
  40c098:	adrp	x3, 415000 <argp_failure@@Base+0x7e74>
  40c09c:	add	x3, x3, #0x99e
  40c0a0:	ldr	w0, [x8]
  40c0a4:	mov	w1, w9
  40c0a8:	bl	401b50 <error@plt>
  40c0ac:	bl	401d00 <abort@plt>
  40c0b0:	sub	sp, sp, #0x40
  40c0b4:	stp	x29, x30, [sp, #48]
  40c0b8:	add	x29, sp, #0x30
  40c0bc:	mov	w8, wzr
  40c0c0:	stur	w0, [x29, #-4]
  40c0c4:	stur	x1, [x29, #-16]
  40c0c8:	str	x2, [sp, #24]
  40c0cc:	str	x3, [sp, #16]
  40c0d0:	str	x4, [sp, #8]
  40c0d4:	ldur	w0, [x29, #-4]
  40c0d8:	ldur	x1, [x29, #-16]
  40c0dc:	ldr	x2, [sp, #24]
  40c0e0:	ldr	x3, [sp, #16]
  40c0e4:	ldr	x4, [sp, #8]
  40c0e8:	mov	w5, w8
  40c0ec:	mov	w6, w8
  40c0f0:	bl	411b6c <argp_failure@@Base+0x49e0>
  40c0f4:	ldp	x29, x30, [sp, #48]
  40c0f8:	add	sp, sp, #0x40
  40c0fc:	ret
  40c100:	sub	sp, sp, #0x40
  40c104:	stp	x29, x30, [sp, #48]
  40c108:	add	x29, sp, #0x30
  40c10c:	mov	w8, wzr
  40c110:	stur	w0, [x29, #-4]
  40c114:	stur	x1, [x29, #-16]
  40c118:	str	x2, [sp, #24]
  40c11c:	str	x3, [sp, #16]
  40c120:	str	x4, [sp, #8]
  40c124:	str	x5, [sp]
  40c128:	ldur	w0, [x29, #-4]
  40c12c:	ldur	x1, [x29, #-16]
  40c130:	ldr	x2, [sp, #24]
  40c134:	ldr	x3, [sp, #16]
  40c138:	ldr	x4, [sp, #8]
  40c13c:	ldr	x6, [sp]
  40c140:	mov	w5, w8
  40c144:	mov	w7, w8
  40c148:	bl	41043c <argp_failure@@Base+0x32b0>
  40c14c:	ldp	x29, x30, [sp, #48]
  40c150:	add	sp, sp, #0x40
  40c154:	ret
  40c158:	sub	sp, sp, #0x40
  40c15c:	stp	x29, x30, [sp, #48]
  40c160:	add	x29, sp, #0x30
  40c164:	mov	w5, #0x1                   	// #1
  40c168:	mov	w8, wzr
  40c16c:	stur	w0, [x29, #-4]
  40c170:	stur	x1, [x29, #-16]
  40c174:	str	x2, [sp, #24]
  40c178:	str	x3, [sp, #16]
  40c17c:	str	x4, [sp, #8]
  40c180:	ldur	w0, [x29, #-4]
  40c184:	ldur	x1, [x29, #-16]
  40c188:	ldr	x2, [sp, #24]
  40c18c:	ldr	x3, [sp, #16]
  40c190:	ldr	x4, [sp, #8]
  40c194:	mov	w6, w8
  40c198:	bl	411b6c <argp_failure@@Base+0x49e0>
  40c19c:	ldp	x29, x30, [sp, #48]
  40c1a0:	add	sp, sp, #0x40
  40c1a4:	ret
  40c1a8:	sub	sp, sp, #0x40
  40c1ac:	stp	x29, x30, [sp, #48]
  40c1b0:	add	x29, sp, #0x30
  40c1b4:	mov	w8, #0x1                   	// #1
  40c1b8:	mov	w9, wzr
  40c1bc:	stur	w0, [x29, #-4]
  40c1c0:	stur	x1, [x29, #-16]
  40c1c4:	str	x2, [sp, #24]
  40c1c8:	str	x3, [sp, #16]
  40c1cc:	str	x4, [sp, #8]
  40c1d0:	str	x5, [sp]
  40c1d4:	ldur	w0, [x29, #-4]
  40c1d8:	ldur	x1, [x29, #-16]
  40c1dc:	ldr	x2, [sp, #24]
  40c1e0:	ldr	x3, [sp, #16]
  40c1e4:	ldr	x4, [sp, #8]
  40c1e8:	ldr	x6, [sp]
  40c1ec:	mov	w5, w8
  40c1f0:	mov	w7, w9
  40c1f4:	bl	41043c <argp_failure@@Base+0x32b0>
  40c1f8:	ldp	x29, x30, [sp, #48]
  40c1fc:	add	sp, sp, #0x40
  40c200:	ret
  40c204:	sub	sp, sp, #0x120
  40c208:	stp	x29, x30, [sp, #256]
  40c20c:	str	x28, [sp, #272]
  40c210:	add	x29, sp, #0x100
  40c214:	str	q7, [sp, #144]
  40c218:	str	q6, [sp, #128]
  40c21c:	str	q5, [sp, #112]
  40c220:	str	q4, [sp, #96]
  40c224:	str	q3, [sp, #80]
  40c228:	str	q2, [sp, #64]
  40c22c:	str	q1, [sp, #48]
  40c230:	str	q0, [sp, #32]
  40c234:	stur	x7, [x29, #-56]
  40c238:	stur	x6, [x29, #-64]
  40c23c:	stur	x5, [x29, #-72]
  40c240:	stur	x4, [x29, #-80]
  40c244:	stur	x3, [x29, #-88]
  40c248:	stur	x2, [x29, #-96]
  40c24c:	stur	w0, [x29, #-4]
  40c250:	stur	w1, [x29, #-8]
  40c254:	mov	w8, #0xffffff80            	// #-128
  40c258:	stur	w8, [x29, #-20]
  40c25c:	mov	w8, #0xffffffd0            	// #-48
  40c260:	stur	w8, [x29, #-24]
  40c264:	add	x9, sp, #0x20
  40c268:	add	x9, x9, #0x80
  40c26c:	stur	x9, [x29, #-32]
  40c270:	sub	x9, x29, #0x60
  40c274:	add	x9, x9, #0x30
  40c278:	stur	x9, [x29, #-40]
  40c27c:	add	x9, x29, #0x20
  40c280:	stur	x9, [x29, #-48]
  40c284:	sub	x9, x29, #0x30
  40c288:	add	x9, x9, #0x18
  40c28c:	ldur	w8, [x29, #-24]
  40c290:	mov	w10, w8
  40c294:	str	x9, [sp, #24]
  40c298:	str	w10, [sp, #20]
  40c29c:	tbz	w8, #31, 40c2d4 <argp_usage@@Base+0x13b0>
  40c2a0:	b	40c2a4 <argp_usage@@Base+0x1380>
  40c2a4:	ldr	w8, [sp, #20]
  40c2a8:	add	w9, w8, #0x8
  40c2ac:	ldr	x10, [sp, #24]
  40c2b0:	str	w9, [x10]
  40c2b4:	subs	w9, w9, #0x0
  40c2b8:	b.gt	40c2d4 <argp_usage@@Base+0x13b0>
  40c2bc:	b	40c2c0 <argp_usage@@Base+0x139c>
  40c2c0:	ldur	x8, [x29, #-40]
  40c2c4:	ldr	w9, [sp, #20]
  40c2c8:	add	x8, x8, w9, sxtw
  40c2cc:	str	x8, [sp, #8]
  40c2d0:	b	40c2e8 <argp_usage@@Base+0x13c4>
  40c2d4:	ldur	x8, [x29, #-48]
  40c2d8:	add	x9, x8, #0x8
  40c2dc:	stur	x9, [x29, #-48]
  40c2e0:	str	x8, [sp, #8]
  40c2e4:	b	40c2e8 <argp_usage@@Base+0x13c4>
  40c2e8:	ldr	x8, [sp, #8]
  40c2ec:	ldr	x8, [x8]
  40c2f0:	stur	x8, [x29, #-16]
  40c2f4:	ldur	w0, [x29, #-4]
  40c2f8:	ldur	w9, [x29, #-8]
  40c2fc:	mov	w1, w9
  40c300:	ldur	x2, [x29, #-16]
  40c304:	bl	401f00 <ioctl@plt>
  40c308:	ldr	x28, [sp, #272]
  40c30c:	ldp	x29, x30, [sp, #256]
  40c310:	add	sp, sp, #0x120
  40c314:	ret

000000000040c318 <_obstack_begin@@Base>:
  40c318:	sub	sp, sp, #0x40
  40c31c:	stp	x29, x30, [sp, #48]
  40c320:	add	x29, sp, #0x30
  40c324:	stur	x0, [x29, #-8]
  40c328:	stur	x1, [x29, #-16]
  40c32c:	str	x2, [sp, #24]
  40c330:	str	x3, [sp, #16]
  40c334:	str	x4, [sp, #8]
  40c338:	ldr	x8, [sp, #16]
  40c33c:	ldur	x9, [x29, #-8]
  40c340:	str	x8, [x9, #56]
  40c344:	ldr	x8, [sp, #8]
  40c348:	ldur	x9, [x29, #-8]
  40c34c:	str	x8, [x9, #64]
  40c350:	ldur	x8, [x29, #-8]
  40c354:	ldrb	w10, [x8, #80]
  40c358:	and	w10, w10, #0xfffffffe
  40c35c:	strb	w10, [x8, #80]
  40c360:	ldur	x0, [x29, #-8]
  40c364:	ldur	x1, [x29, #-16]
  40c368:	ldr	x2, [sp, #24]
  40c36c:	bl	40c37c <_obstack_begin@@Base+0x64>
  40c370:	ldp	x29, x30, [sp, #48]
  40c374:	add	sp, sp, #0x40
  40c378:	ret
  40c37c:	sub	sp, sp, #0x40
  40c380:	stp	x29, x30, [sp, #48]
  40c384:	add	x29, sp, #0x30
  40c388:	stur	x0, [x29, #-8]
  40c38c:	stur	x1, [x29, #-16]
  40c390:	str	x2, [sp, #24]
  40c394:	ldr	x8, [sp, #24]
  40c398:	cbnz	x8, 40c3a4 <_obstack_begin@@Base+0x8c>
  40c39c:	mov	x8, #0x10                  	// #16
  40c3a0:	str	x8, [sp, #24]
  40c3a4:	ldur	x8, [x29, #-16]
  40c3a8:	cbnz	x8, 40c3cc <_obstack_begin@@Base+0xb4>
  40c3ac:	mov	w8, #0x20                  	// #32
  40c3b0:	str	w8, [sp, #12]
  40c3b4:	ldr	w8, [sp, #12]
  40c3b8:	mov	w9, #0x1000                	// #4096
  40c3bc:	subs	w8, w9, w8
  40c3c0:	mov	w0, w8
  40c3c4:	sxtw	x10, w0
  40c3c8:	stur	x10, [x29, #-16]
  40c3cc:	ldur	x8, [x29, #-16]
  40c3d0:	ldur	x9, [x29, #-8]
  40c3d4:	str	x8, [x9]
  40c3d8:	ldr	x8, [sp, #24]
  40c3dc:	subs	x8, x8, #0x1
  40c3e0:	ldur	x9, [x29, #-8]
  40c3e4:	str	x8, [x9, #48]
  40c3e8:	ldur	x0, [x29, #-8]
  40c3ec:	ldur	x8, [x29, #-8]
  40c3f0:	ldr	x1, [x8]
  40c3f4:	bl	40c74c <_obstack_newchunk@@Base+0x224>
  40c3f8:	ldur	x8, [x29, #-8]
  40c3fc:	str	x0, [x8, #8]
  40c400:	str	x0, [sp, #16]
  40c404:	ldr	x8, [sp, #16]
  40c408:	cbnz	x8, 40c41c <_obstack_begin@@Base+0x104>
  40c40c:	adrp	x8, 428000 <argp_failure@@Base+0x1ae74>
  40c410:	add	x8, x8, #0x4a8
  40c414:	ldr	x8, [x8]
  40c418:	blr	x8
  40c41c:	ldr	x8, [sp, #16]
  40c420:	add	x8, x8, #0x10
  40c424:	mov	x9, xzr
  40c428:	subs	x8, x8, #0x0
  40c42c:	ldr	x10, [sp, #24]
  40c430:	subs	x10, x10, #0x1
  40c434:	add	x8, x8, x10
  40c438:	ldr	x10, [sp, #24]
  40c43c:	subs	x10, x10, #0x1
  40c440:	bic	x8, x8, x10
  40c444:	add	x8, x9, x8
  40c448:	ldur	x10, [x29, #-8]
  40c44c:	str	x8, [x10, #16]
  40c450:	ldur	x10, [x29, #-8]
  40c454:	str	x8, [x10, #24]
  40c458:	ldr	x8, [sp, #16]
  40c45c:	ldur	x10, [x29, #-8]
  40c460:	ldr	x10, [x10]
  40c464:	add	x8, x8, x10
  40c468:	ldr	x10, [sp, #16]
  40c46c:	str	x8, [x10]
  40c470:	ldur	x10, [x29, #-8]
  40c474:	str	x8, [x10, #32]
  40c478:	ldr	x8, [sp, #16]
  40c47c:	str	x9, [x8, #8]
  40c480:	ldur	x8, [x29, #-8]
  40c484:	ldrb	w11, [x8, #80]
  40c488:	and	w11, w11, #0xfffffffd
  40c48c:	strb	w11, [x8, #80]
  40c490:	ldur	x8, [x29, #-8]
  40c494:	ldrb	w11, [x8, #80]
  40c498:	and	w11, w11, #0xfffffffb
  40c49c:	strb	w11, [x8, #80]
  40c4a0:	mov	w0, #0x1                   	// #1
  40c4a4:	ldp	x29, x30, [sp, #48]
  40c4a8:	add	sp, sp, #0x40
  40c4ac:	ret

000000000040c4b0 <_obstack_begin_1@@Base>:
  40c4b0:	sub	sp, sp, #0x40
  40c4b4:	stp	x29, x30, [sp, #48]
  40c4b8:	add	x29, sp, #0x30
  40c4bc:	stur	x0, [x29, #-8]
  40c4c0:	stur	x1, [x29, #-16]
  40c4c4:	str	x2, [sp, #24]
  40c4c8:	str	x3, [sp, #16]
  40c4cc:	str	x4, [sp, #8]
  40c4d0:	str	x5, [sp]
  40c4d4:	ldr	x8, [sp, #16]
  40c4d8:	ldur	x9, [x29, #-8]
  40c4dc:	str	x8, [x9, #56]
  40c4e0:	ldr	x8, [sp, #8]
  40c4e4:	ldur	x9, [x29, #-8]
  40c4e8:	str	x8, [x9, #64]
  40c4ec:	ldr	x8, [sp]
  40c4f0:	ldur	x9, [x29, #-8]
  40c4f4:	str	x8, [x9, #72]
  40c4f8:	ldur	x8, [x29, #-8]
  40c4fc:	ldrb	w10, [x8, #80]
  40c500:	and	w10, w10, #0xfffffffe
  40c504:	orr	w10, w10, #0x1
  40c508:	strb	w10, [x8, #80]
  40c50c:	ldur	x0, [x29, #-8]
  40c510:	ldur	x1, [x29, #-16]
  40c514:	ldr	x2, [sp, #24]
  40c518:	bl	40c37c <_obstack_begin@@Base+0x64>
  40c51c:	ldp	x29, x30, [sp, #48]
  40c520:	add	sp, sp, #0x40
  40c524:	ret

000000000040c528 <_obstack_newchunk@@Base>:
  40c528:	sub	sp, sp, #0x60
  40c52c:	stp	x29, x30, [sp, #80]
  40c530:	add	x29, sp, #0x50
  40c534:	mov	x8, xzr
  40c538:	stur	x0, [x29, #-8]
  40c53c:	stur	x1, [x29, #-16]
  40c540:	ldur	x9, [x29, #-8]
  40c544:	ldr	x9, [x9, #8]
  40c548:	stur	x9, [x29, #-24]
  40c54c:	stur	x8, [x29, #-32]
  40c550:	ldur	x8, [x29, #-8]
  40c554:	ldr	x8, [x8, #24]
  40c558:	ldur	x9, [x29, #-8]
  40c55c:	ldr	x9, [x9, #16]
  40c560:	subs	x8, x8, x9
  40c564:	str	x8, [sp, #40]
  40c568:	ldr	x8, [sp, #40]
  40c56c:	ldur	x9, [x29, #-16]
  40c570:	add	x8, x8, x9
  40c574:	str	x8, [sp, #24]
  40c578:	ldr	x8, [sp, #24]
  40c57c:	ldur	x9, [x29, #-8]
  40c580:	ldr	x9, [x9, #48]
  40c584:	add	x8, x8, x9
  40c588:	str	x8, [sp, #16]
  40c58c:	ldr	x8, [sp, #16]
  40c590:	ldr	x9, [sp, #40]
  40c594:	add	x8, x8, x9, lsr #3
  40c598:	add	x8, x8, #0x64
  40c59c:	str	x8, [sp, #8]
  40c5a0:	ldr	x8, [sp, #8]
  40c5a4:	ldr	x9, [sp, #16]
  40c5a8:	cmp	x8, x9
  40c5ac:	b.cs	40c5b8 <_obstack_newchunk@@Base+0x90>  // b.hs, b.nlast
  40c5b0:	ldr	x8, [sp, #16]
  40c5b4:	str	x8, [sp, #8]
  40c5b8:	ldr	x8, [sp, #8]
  40c5bc:	ldur	x9, [x29, #-8]
  40c5c0:	ldr	x9, [x9]
  40c5c4:	cmp	x8, x9
  40c5c8:	b.cs	40c5d8 <_obstack_newchunk@@Base+0xb0>  // b.hs, b.nlast
  40c5cc:	ldur	x8, [x29, #-8]
  40c5d0:	ldr	x8, [x8]
  40c5d4:	str	x8, [sp, #8]
  40c5d8:	ldr	x8, [sp, #40]
  40c5dc:	ldr	x9, [sp, #24]
  40c5e0:	cmp	x8, x9
  40c5e4:	b.hi	40c608 <_obstack_newchunk@@Base+0xe0>  // b.pmore
  40c5e8:	ldr	x8, [sp, #24]
  40c5ec:	ldr	x9, [sp, #16]
  40c5f0:	cmp	x8, x9
  40c5f4:	b.hi	40c608 <_obstack_newchunk@@Base+0xe0>  // b.pmore
  40c5f8:	ldur	x0, [x29, #-8]
  40c5fc:	ldr	x1, [sp, #8]
  40c600:	bl	40c74c <_obstack_newchunk@@Base+0x224>
  40c604:	stur	x0, [x29, #-32]
  40c608:	ldur	x8, [x29, #-32]
  40c60c:	cbnz	x8, 40c620 <_obstack_newchunk@@Base+0xf8>
  40c610:	adrp	x8, 428000 <argp_failure@@Base+0x1ae74>
  40c614:	add	x8, x8, #0x4a8
  40c618:	ldr	x8, [x8]
  40c61c:	blr	x8
  40c620:	ldur	x8, [x29, #-32]
  40c624:	ldur	x9, [x29, #-8]
  40c628:	str	x8, [x9, #8]
  40c62c:	ldur	x8, [x29, #-24]
  40c630:	ldur	x9, [x29, #-32]
  40c634:	str	x8, [x9, #8]
  40c638:	ldur	x8, [x29, #-32]
  40c63c:	ldr	x9, [sp, #8]
  40c640:	add	x8, x8, x9
  40c644:	ldur	x9, [x29, #-8]
  40c648:	str	x8, [x9, #32]
  40c64c:	ldur	x9, [x29, #-32]
  40c650:	str	x8, [x9]
  40c654:	ldur	x8, [x29, #-32]
  40c658:	add	x8, x8, #0x10
  40c65c:	mov	x9, xzr
  40c660:	subs	x8, x8, #0x0
  40c664:	ldur	x10, [x29, #-8]
  40c668:	ldr	x10, [x10, #48]
  40c66c:	add	x8, x8, x10
  40c670:	ldur	x10, [x29, #-8]
  40c674:	ldr	x10, [x10, #48]
  40c678:	bic	x8, x8, x10
  40c67c:	add	x8, x9, x8
  40c680:	str	x8, [sp, #32]
  40c684:	ldr	x0, [sp, #32]
  40c688:	ldur	x8, [x29, #-8]
  40c68c:	ldr	x1, [x8, #16]
  40c690:	ldr	x2, [sp, #40]
  40c694:	bl	401ac0 <memcpy@plt>
  40c698:	ldur	x8, [x29, #-8]
  40c69c:	ldrb	w11, [x8, #80]
  40c6a0:	mov	w12, #0x1                   	// #1
  40c6a4:	lsr	w11, w11, w12
  40c6a8:	and	w11, w11, w12
  40c6ac:	and	w11, w11, #0xff
  40c6b0:	cbnz	w11, 40c70c <_obstack_newchunk@@Base+0x1e4>
  40c6b4:	ldur	x8, [x29, #-8]
  40c6b8:	ldr	x8, [x8, #16]
  40c6bc:	ldur	x9, [x29, #-24]
  40c6c0:	add	x9, x9, #0x10
  40c6c4:	mov	x10, xzr
  40c6c8:	subs	x9, x9, #0x0
  40c6cc:	ldur	x11, [x29, #-8]
  40c6d0:	ldr	x11, [x11, #48]
  40c6d4:	add	x9, x9, x11
  40c6d8:	ldur	x11, [x29, #-8]
  40c6dc:	ldr	x11, [x11, #48]
  40c6e0:	bic	x9, x9, x11
  40c6e4:	add	x9, x10, x9
  40c6e8:	cmp	x8, x9
  40c6ec:	b.ne	40c70c <_obstack_newchunk@@Base+0x1e4>  // b.any
  40c6f0:	ldur	x8, [x29, #-24]
  40c6f4:	ldr	x8, [x8, #8]
  40c6f8:	ldur	x9, [x29, #-32]
  40c6fc:	str	x8, [x9, #8]
  40c700:	ldur	x0, [x29, #-8]
  40c704:	ldur	x1, [x29, #-24]
  40c708:	bl	40c7b8 <_obstack_newchunk@@Base+0x290>
  40c70c:	ldr	x8, [sp, #32]
  40c710:	ldur	x9, [x29, #-8]
  40c714:	str	x8, [x9, #16]
  40c718:	ldur	x8, [x29, #-8]
  40c71c:	ldr	x8, [x8, #16]
  40c720:	ldr	x9, [sp, #40]
  40c724:	add	x8, x8, x9
  40c728:	ldur	x9, [x29, #-8]
  40c72c:	str	x8, [x9, #24]
  40c730:	ldur	x8, [x29, #-8]
  40c734:	ldrb	w10, [x8, #80]
  40c738:	and	w10, w10, #0xfffffffd
  40c73c:	strb	w10, [x8, #80]
  40c740:	ldp	x29, x30, [sp, #80]
  40c744:	add	sp, sp, #0x60
  40c748:	ret
  40c74c:	sub	sp, sp, #0x30
  40c750:	stp	x29, x30, [sp, #32]
  40c754:	add	x29, sp, #0x20
  40c758:	str	x0, [sp, #16]
  40c75c:	str	x1, [sp, #8]
  40c760:	ldr	x8, [sp, #16]
  40c764:	ldrb	w9, [x8, #80]
  40c768:	and	w9, w9, #0x1
  40c76c:	and	w9, w9, #0xff
  40c770:	cbz	w9, 40c794 <_obstack_newchunk@@Base+0x26c>
  40c774:	ldr	x8, [sp, #16]
  40c778:	ldr	x8, [x8, #56]
  40c77c:	ldr	x9, [sp, #16]
  40c780:	ldr	x0, [x9, #72]
  40c784:	ldr	x1, [sp, #8]
  40c788:	blr	x8
  40c78c:	stur	x0, [x29, #-8]
  40c790:	b	40c7a8 <_obstack_newchunk@@Base+0x280>
  40c794:	ldr	x8, [sp, #16]
  40c798:	ldr	x8, [x8, #56]
  40c79c:	ldr	x0, [sp, #8]
  40c7a0:	blr	x8
  40c7a4:	stur	x0, [x29, #-8]
  40c7a8:	ldur	x0, [x29, #-8]
  40c7ac:	ldp	x29, x30, [sp, #32]
  40c7b0:	add	sp, sp, #0x30
  40c7b4:	ret
  40c7b8:	sub	sp, sp, #0x20
  40c7bc:	stp	x29, x30, [sp, #16]
  40c7c0:	add	x29, sp, #0x10
  40c7c4:	str	x0, [sp, #8]
  40c7c8:	str	x1, [sp]
  40c7cc:	ldr	x8, [sp, #8]
  40c7d0:	ldrb	w9, [x8, #80]
  40c7d4:	and	w9, w9, #0x1
  40c7d8:	and	w9, w9, #0xff
  40c7dc:	cbz	w9, 40c7fc <_obstack_newchunk@@Base+0x2d4>
  40c7e0:	ldr	x8, [sp, #8]
  40c7e4:	ldr	x8, [x8, #64]
  40c7e8:	ldr	x9, [sp, #8]
  40c7ec:	ldr	x0, [x9, #72]
  40c7f0:	ldr	x1, [sp]
  40c7f4:	blr	x8
  40c7f8:	b	40c80c <_obstack_newchunk@@Base+0x2e4>
  40c7fc:	ldr	x8, [sp, #8]
  40c800:	ldr	x8, [x8, #64]
  40c804:	ldr	x0, [sp]
  40c808:	blr	x8
  40c80c:	ldp	x29, x30, [sp, #16]
  40c810:	add	sp, sp, #0x20
  40c814:	ret

000000000040c818 <_obstack_allocated_p@@Base>:
  40c818:	sub	sp, sp, #0x30
  40c81c:	str	x0, [sp, #40]
  40c820:	str	x1, [sp, #32]
  40c824:	ldr	x8, [sp, #40]
  40c828:	ldr	x8, [x8, #8]
  40c82c:	str	x8, [sp, #24]
  40c830:	ldr	x8, [sp, #24]
  40c834:	mov	w9, #0x0                   	// #0
  40c838:	str	w9, [sp, #12]
  40c83c:	cbz	x8, 40c878 <_obstack_allocated_p@@Base+0x60>
  40c840:	ldr	x8, [sp, #24]
  40c844:	ldr	x9, [sp, #32]
  40c848:	mov	w10, #0x1                   	// #1
  40c84c:	cmp	x8, x9
  40c850:	str	w10, [sp, #8]
  40c854:	b.cs	40c870 <_obstack_allocated_p@@Base+0x58>  // b.hs, b.nlast
  40c858:	ldr	x8, [sp, #24]
  40c85c:	ldr	x8, [x8]
  40c860:	ldr	x9, [sp, #32]
  40c864:	cmp	x8, x9
  40c868:	cset	w10, cc  // cc = lo, ul, last
  40c86c:	str	w10, [sp, #8]
  40c870:	ldr	w8, [sp, #8]
  40c874:	str	w8, [sp, #12]
  40c878:	ldr	w8, [sp, #12]
  40c87c:	tbnz	w8, #0, 40c884 <_obstack_allocated_p@@Base+0x6c>
  40c880:	b	40c89c <_obstack_allocated_p@@Base+0x84>
  40c884:	ldr	x8, [sp, #24]
  40c888:	ldr	x8, [x8, #8]
  40c88c:	str	x8, [sp, #16]
  40c890:	ldr	x8, [sp, #16]
  40c894:	str	x8, [sp, #24]
  40c898:	b	40c830 <_obstack_allocated_p@@Base+0x18>
  40c89c:	ldr	x8, [sp, #24]
  40c8a0:	cmp	x8, #0x0
  40c8a4:	cset	w9, ne  // ne = any
  40c8a8:	and	w0, w9, #0x1
  40c8ac:	add	sp, sp, #0x30
  40c8b0:	ret

000000000040c8b4 <_obstack_free@@Base>:
  40c8b4:	sub	sp, sp, #0x40
  40c8b8:	stp	x29, x30, [sp, #48]
  40c8bc:	add	x29, sp, #0x30
  40c8c0:	stur	x0, [x29, #-8]
  40c8c4:	stur	x1, [x29, #-16]
  40c8c8:	ldur	x8, [x29, #-8]
  40c8cc:	ldr	x8, [x8, #8]
  40c8d0:	str	x8, [sp, #24]
  40c8d4:	ldr	x8, [sp, #24]
  40c8d8:	mov	w9, #0x0                   	// #0
  40c8dc:	str	w9, [sp, #12]
  40c8e0:	cbz	x8, 40c91c <_obstack_free@@Base+0x68>
  40c8e4:	ldr	x8, [sp, #24]
  40c8e8:	ldur	x9, [x29, #-16]
  40c8ec:	mov	w10, #0x1                   	// #1
  40c8f0:	cmp	x8, x9
  40c8f4:	str	w10, [sp, #8]
  40c8f8:	b.cs	40c914 <_obstack_free@@Base+0x60>  // b.hs, b.nlast
  40c8fc:	ldr	x8, [sp, #24]
  40c900:	ldr	x8, [x8]
  40c904:	ldur	x9, [x29, #-16]
  40c908:	cmp	x8, x9
  40c90c:	cset	w10, cc  // cc = lo, ul, last
  40c910:	str	w10, [sp, #8]
  40c914:	ldr	w8, [sp, #8]
  40c918:	str	w8, [sp, #12]
  40c91c:	ldr	w8, [sp, #12]
  40c920:	tbnz	w8, #0, 40c928 <_obstack_free@@Base+0x74>
  40c924:	b	40c960 <_obstack_free@@Base+0xac>
  40c928:	ldr	x8, [sp, #24]
  40c92c:	ldr	x8, [x8, #8]
  40c930:	str	x8, [sp, #16]
  40c934:	ldur	x0, [x29, #-8]
  40c938:	ldr	x1, [sp, #24]
  40c93c:	bl	40c7b8 <_obstack_newchunk@@Base+0x290>
  40c940:	ldr	x8, [sp, #16]
  40c944:	str	x8, [sp, #24]
  40c948:	ldur	x8, [x29, #-8]
  40c94c:	ldrb	w9, [x8, #80]
  40c950:	and	w9, w9, #0xfffffffd
  40c954:	orr	w9, w9, #0x2
  40c958:	strb	w9, [x8, #80]
  40c95c:	b	40c8d4 <_obstack_free@@Base+0x20>
  40c960:	ldr	x8, [sp, #24]
  40c964:	cbz	x8, 40c99c <_obstack_free@@Base+0xe8>
  40c968:	ldur	x8, [x29, #-16]
  40c96c:	ldur	x9, [x29, #-8]
  40c970:	str	x8, [x9, #24]
  40c974:	ldur	x9, [x29, #-8]
  40c978:	str	x8, [x9, #16]
  40c97c:	ldr	x8, [sp, #24]
  40c980:	ldr	x8, [x8]
  40c984:	ldur	x9, [x29, #-8]
  40c988:	str	x8, [x9, #32]
  40c98c:	ldr	x8, [sp, #24]
  40c990:	ldur	x9, [x29, #-8]
  40c994:	str	x8, [x9, #8]
  40c998:	b	40c9a8 <_obstack_free@@Base+0xf4>
  40c99c:	ldur	x8, [x29, #-16]
  40c9a0:	cbz	x8, 40c9a8 <_obstack_free@@Base+0xf4>
  40c9a4:	bl	401d00 <abort@plt>
  40c9a8:	ldp	x29, x30, [sp, #48]
  40c9ac:	add	sp, sp, #0x40
  40c9b0:	ret

000000000040c9b4 <_obstack_memory_used@@Base>:
  40c9b4:	sub	sp, sp, #0x20
  40c9b8:	str	x0, [sp, #24]
  40c9bc:	str	xzr, [sp, #8]
  40c9c0:	ldr	x8, [sp, #24]
  40c9c4:	ldr	x8, [x8, #8]
  40c9c8:	str	x8, [sp, #16]
  40c9cc:	ldr	x8, [sp, #16]
  40c9d0:	cbz	x8, 40ca00 <_obstack_memory_used@@Base+0x4c>
  40c9d4:	ldr	x8, [sp, #16]
  40c9d8:	ldr	x8, [x8]
  40c9dc:	ldr	x9, [sp, #16]
  40c9e0:	subs	x8, x8, x9
  40c9e4:	ldr	x9, [sp, #8]
  40c9e8:	add	x8, x9, x8
  40c9ec:	str	x8, [sp, #8]
  40c9f0:	ldr	x8, [sp, #16]
  40c9f4:	ldr	x8, [x8, #8]
  40c9f8:	str	x8, [sp, #16]
  40c9fc:	b	40c9cc <_obstack_memory_used@@Base+0x18>
  40ca00:	ldr	x0, [sp, #8]
  40ca04:	add	sp, sp, #0x20
  40ca08:	ret
  40ca0c:	sub	sp, sp, #0x20
  40ca10:	stp	x29, x30, [sp, #16]
  40ca14:	add	x29, sp, #0x10
  40ca18:	adrp	x8, 428000 <argp_failure@@Base+0x1ae74>
  40ca1c:	add	x8, x8, #0x4f8
  40ca20:	adrp	x1, 415000 <argp_failure@@Base+0x7e74>
  40ca24:	add	x1, x1, #0x674
  40ca28:	adrp	x2, 415000 <argp_failure@@Base+0x7e74>
  40ca2c:	add	x2, x2, #0x99e
  40ca30:	adrp	x9, 428000 <argp_failure@@Base+0x1ae74>
  40ca34:	add	x9, x9, #0x4d8
  40ca38:	ldr	x0, [x8]
  40ca3c:	str	x9, [sp, #8]
  40ca40:	bl	401ef0 <fprintf@plt>
  40ca44:	ldr	x8, [sp, #8]
  40ca48:	ldr	w10, [x8]
  40ca4c:	mov	w0, w10
  40ca50:	bl	401b40 <exit@plt>

000000000040ca54 <argp_help@@Base>:
  40ca54:	sub	sp, sp, #0xa0
  40ca58:	stp	x29, x30, [sp, #144]
  40ca5c:	add	x29, sp, #0x90
  40ca60:	mov	x8, #0x60                  	// #96
  40ca64:	add	x9, sp, #0x10
  40ca68:	stur	x0, [x29, #-8]
  40ca6c:	stur	x1, [x29, #-16]
  40ca70:	stur	w2, [x29, #-20]
  40ca74:	stur	x3, [x29, #-32]
  40ca78:	mov	x0, x9
  40ca7c:	mov	w10, wzr
  40ca80:	mov	w1, w10
  40ca84:	mov	x2, x8
  40ca88:	str	x9, [sp, #8]
  40ca8c:	bl	401c50 <memset@plt>
  40ca90:	ldur	x8, [x29, #-8]
  40ca94:	str	x8, [sp, #16]
  40ca98:	ldur	x0, [x29, #-8]
  40ca9c:	ldur	x2, [x29, #-16]
  40caa0:	ldur	w3, [x29, #-20]
  40caa4:	ldur	x4, [x29, #-32]
  40caa8:	ldr	x1, [sp, #8]
  40caac:	bl	40cabc <argp_help@@Base+0x68>
  40cab0:	ldp	x29, x30, [sp, #144]
  40cab4:	add	sp, sp, #0xa0
  40cab8:	ret
  40cabc:	stp	x29, x30, [sp, #-16]!
  40cac0:	mov	x29, sp
  40cac4:	sub	sp, sp, #0x80
  40cac8:	mov	x8, xzr
  40cacc:	adrp	x9, 428000 <argp_failure@@Base+0x1ae74>
  40cad0:	add	x9, x9, #0x4b0
  40cad4:	stur	x0, [x29, #-8]
  40cad8:	stur	x1, [x29, #-16]
  40cadc:	stur	x2, [x29, #-24]
  40cae0:	stur	w3, [x29, #-28]
  40cae4:	stur	x4, [x29, #-40]
  40cae8:	stur	wzr, [x29, #-44]
  40caec:	stur	x8, [x29, #-56]
  40caf0:	ldur	x8, [x29, #-24]
  40caf4:	stur	x9, [x29, #-112]
  40caf8:	cbnz	x8, 40cb00 <argp_help@@Base+0xac>
  40cafc:	b	40ce84 <argp_help@@Base+0x430>
  40cb00:	ldur	x0, [x29, #-24]
  40cb04:	bl	401b60 <flockfile@plt>
  40cb08:	ldur	x8, [x29, #-112]
  40cb0c:	ldr	w9, [x8, #36]
  40cb10:	cbnz	w9, 40cb1c <argp_help@@Base+0xc8>
  40cb14:	ldur	x0, [x29, #-16]
  40cb18:	bl	40d3f8 <argp_failure@@Base+0x26c>
  40cb1c:	ldur	x0, [x29, #-24]
  40cb20:	ldur	x8, [x29, #-112]
  40cb24:	ldrsw	x2, [x8, #32]
  40cb28:	mov	x9, xzr
  40cb2c:	mov	x1, x9
  40cb30:	mov	x3, x9
  40cb34:	bl	411c88 <argp_failure@@Base+0x4afc>
  40cb38:	stur	x0, [x29, #-64]
  40cb3c:	ldur	x8, [x29, #-64]
  40cb40:	cbnz	x8, 40cb50 <argp_help@@Base+0xfc>
  40cb44:	ldur	x0, [x29, #-24]
  40cb48:	bl	401c20 <funlockfile@plt>
  40cb4c:	b	40ce84 <argp_help@@Base+0x430>
  40cb50:	ldur	w8, [x29, #-28]
  40cb54:	mov	w9, #0xb                   	// #11
  40cb58:	and	w8, w8, w9
  40cb5c:	cbz	w8, 40cbac <argp_help@@Base+0x158>
  40cb60:	ldur	x0, [x29, #-8]
  40cb64:	mov	x8, xzr
  40cb68:	mov	x1, x8
  40cb6c:	bl	40d844 <argp_failure@@Base+0x6b8>
  40cb70:	stur	x0, [x29, #-56]
  40cb74:	ldur	x0, [x29, #-56]
  40cb78:	adrp	x1, 413000 <argp_failure@@Base+0x5e74>
  40cb7c:	add	x1, x1, #0xe76
  40cb80:	mov	w9, #0xffffffff            	// #-1
  40cb84:	mov	w2, w9
  40cb88:	stur	w9, [x29, #-116]
  40cb8c:	bl	40d944 <argp_failure@@Base+0x7b8>
  40cb90:	ldur	x0, [x29, #-56]
  40cb94:	adrp	x1, 415000 <argp_failure@@Base+0x7e74>
  40cb98:	add	x1, x1, #0x58b
  40cb9c:	ldur	w2, [x29, #-116]
  40cba0:	bl	40d944 <argp_failure@@Base+0x7b8>
  40cba4:	ldur	x0, [x29, #-56]
  40cba8:	bl	40d98c <argp_failure@@Base+0x800>
  40cbac:	ldur	w8, [x29, #-28]
  40cbb0:	and	w8, w8, #0x3
  40cbb4:	cbz	w8, 40cd28 <argp_help@@Base+0x2d4>
  40cbb8:	mov	w8, #0x1                   	// #1
  40cbbc:	stur	w8, [x29, #-68]
  40cbc0:	ldur	x0, [x29, #-8]
  40cbc4:	bl	40da2c <argp_failure@@Base+0x8a0>
  40cbc8:	stur	x0, [x29, #-80]
  40cbcc:	ldur	x9, [x29, #-80]
  40cbd0:	mov	x10, #0x1                   	// #1
  40cbd4:	mul	x9, x9, x10
  40cbd8:	add	x9, x9, #0xf
  40cbdc:	and	x9, x9, #0xfffffffffffffff0
  40cbe0:	mov	x10, sp
  40cbe4:	subs	x9, x10, x9
  40cbe8:	mov	sp, x9
  40cbec:	stur	x9, [x29, #-88]
  40cbf0:	ldur	x0, [x29, #-88]
  40cbf4:	ldur	x2, [x29, #-80]
  40cbf8:	mov	w8, wzr
  40cbfc:	mov	w1, w8
  40cc00:	bl	401c50 <memset@plt>
  40cc04:	ldur	x0, [x29, #-64]
  40cc08:	ldur	x8, [x29, #-112]
  40cc0c:	ldrsw	x1, [x8, #28]
  40cc10:	bl	412b80 <argp_failure@@Base+0x59f4>
  40cc14:	stur	w0, [x29, #-96]
  40cc18:	ldur	x8, [x29, #-88]
  40cc1c:	stur	x8, [x29, #-104]
  40cc20:	ldur	w9, [x29, #-68]
  40cc24:	cbz	w9, 40cc48 <argp_help@@Base+0x1f4>
  40cc28:	ldur	x0, [x29, #-64]
  40cc2c:	ldur	x3, [x29, #-40]
  40cc30:	adrp	x1, 415000 <argp_failure@@Base+0x7e74>
  40cc34:	add	x1, x1, #0x9c4
  40cc38:	adrp	x2, 415000 <argp_failure@@Base+0x7e74>
  40cc3c:	add	x2, x2, #0x9ca
  40cc40:	bl	4127d0 <argp_failure@@Base+0x5644>
  40cc44:	b	40cc64 <argp_help@@Base+0x210>
  40cc48:	ldur	x0, [x29, #-64]
  40cc4c:	ldur	x3, [x29, #-40]
  40cc50:	adrp	x1, 415000 <argp_failure@@Base+0x7e74>
  40cc54:	add	x1, x1, #0x9c4
  40cc58:	adrp	x2, 415000 <argp_failure@@Base+0x7e74>
  40cc5c:	add	x2, x2, #0x9d1
  40cc60:	bl	4127d0 <argp_failure@@Base+0x5644>
  40cc64:	ldur	x0, [x29, #-64]
  40cc68:	ldur	x8, [x29, #-112]
  40cc6c:	ldrsw	x1, [x8, #28]
  40cc70:	bl	412ab0 <argp_failure@@Base+0x5924>
  40cc74:	stur	w0, [x29, #-92]
  40cc78:	ldur	w9, [x29, #-28]
  40cc7c:	and	w9, w9, #0x2
  40cc80:	cbz	w9, 40ccac <argp_help@@Base+0x258>
  40cc84:	ldur	x8, [x29, #-56]
  40cc88:	ldr	w9, [x8, #8]
  40cc8c:	cmp	w9, #0x0
  40cc90:	cset	w9, ls  // ls = plast
  40cc94:	tbnz	w9, #0, 40cca8 <argp_help@@Base+0x254>
  40cc98:	ldur	x0, [x29, #-64]
  40cc9c:	adrp	x1, 415000 <argp_failure@@Base+0x7e74>
  40cca0:	add	x1, x1, #0x9d8
  40cca4:	bl	4129c8 <argp_failure@@Base+0x583c>
  40cca8:	b	40ccc4 <argp_help@@Base+0x270>
  40ccac:	ldur	x0, [x29, #-56]
  40ccb0:	ldur	x1, [x29, #-64]
  40ccb4:	bl	40dac0 <argp_failure@@Base+0x934>
  40ccb8:	ldur	w8, [x29, #-28]
  40ccbc:	orr	w8, w8, #0x2
  40ccc0:	stur	w8, [x29, #-28]
  40ccc4:	ldur	x0, [x29, #-8]
  40ccc8:	ldur	x1, [x29, #-16]
  40cccc:	ldur	x4, [x29, #-64]
  40ccd0:	sub	x2, x29, #0x68
  40ccd4:	mov	w8, #0x1                   	// #1
  40ccd8:	mov	w3, w8
  40ccdc:	stur	w8, [x29, #-120]
  40cce0:	bl	40dd64 <argp_failure@@Base+0xbd8>
  40cce4:	stur	w0, [x29, #-72]
  40cce8:	ldur	x0, [x29, #-64]
  40ccec:	ldursw	x1, [x29, #-96]
  40ccf0:	bl	412b80 <argp_failure@@Base+0x59f4>
  40ccf4:	ldur	x9, [x29, #-64]
  40ccf8:	ldursw	x1, [x29, #-92]
  40ccfc:	mov	x0, x9
  40cd00:	bl	412ab0 <argp_failure@@Base+0x5924>
  40cd04:	ldur	x9, [x29, #-64]
  40cd08:	mov	x0, x9
  40cd0c:	mov	w1, #0xa                   	// #10
  40cd10:	bl	412a38 <argp_failure@@Base+0x58ac>
  40cd14:	ldur	w8, [x29, #-120]
  40cd18:	stur	w8, [x29, #-44]
  40cd1c:	stur	wzr, [x29, #-68]
  40cd20:	ldur	w8, [x29, #-72]
  40cd24:	cbnz	w8, 40cc04 <argp_help@@Base+0x1b0>
  40cd28:	ldur	w8, [x29, #-28]
  40cd2c:	and	w8, w8, #0x10
  40cd30:	cbz	w8, 40cd60 <argp_help@@Base+0x30c>
  40cd34:	ldur	x0, [x29, #-8]
  40cd38:	ldur	x1, [x29, #-16]
  40cd3c:	ldur	x5, [x29, #-64]
  40cd40:	mov	w8, wzr
  40cd44:	mov	w2, w8
  40cd48:	mov	w3, w8
  40cd4c:	mov	w4, #0x1                   	// #1
  40cd50:	bl	40df70 <argp_failure@@Base+0xde4>
  40cd54:	ldur	w8, [x29, #-44]
  40cd58:	orr	w8, w8, w0
  40cd5c:	stur	w8, [x29, #-44]
  40cd60:	ldur	w8, [x29, #-28]
  40cd64:	and	w8, w8, #0x4
  40cd68:	cbz	w8, 40cd8c <argp_help@@Base+0x338>
  40cd6c:	ldur	x0, [x29, #-64]
  40cd70:	ldur	x2, [x29, #-40]
  40cd74:	ldur	x3, [x29, #-40]
  40cd78:	adrp	x1, 415000 <argp_failure@@Base+0x7e74>
  40cd7c:	add	x1, x1, #0x9e5
  40cd80:	bl	4127d0 <argp_failure@@Base+0x5644>
  40cd84:	mov	w8, #0x1                   	// #1
  40cd88:	stur	w8, [x29, #-44]
  40cd8c:	ldur	w8, [x29, #-28]
  40cd90:	and	w8, w8, #0x8
  40cd94:	cbz	w8, 40cdd8 <argp_help@@Base+0x384>
  40cd98:	ldur	x8, [x29, #-56]
  40cd9c:	ldr	w9, [x8, #8]
  40cda0:	cmp	w9, #0x0
  40cda4:	cset	w9, ls  // ls = plast
  40cda8:	tbnz	w9, #0, 40cdd8 <argp_help@@Base+0x384>
  40cdac:	ldur	w8, [x29, #-44]
  40cdb0:	cbz	w8, 40cdc0 <argp_help@@Base+0x36c>
  40cdb4:	ldur	x0, [x29, #-64]
  40cdb8:	mov	w1, #0xa                   	// #10
  40cdbc:	bl	412a38 <argp_failure@@Base+0x58ac>
  40cdc0:	ldur	x0, [x29, #-56]
  40cdc4:	ldur	x1, [x29, #-16]
  40cdc8:	ldur	x2, [x29, #-64]
  40cdcc:	bl	40e30c <argp_failure@@Base+0x1180>
  40cdd0:	mov	w8, #0x1                   	// #1
  40cdd4:	stur	w8, [x29, #-44]
  40cdd8:	ldur	w8, [x29, #-28]
  40cddc:	and	w8, w8, #0x20
  40cde0:	cbz	w8, 40ce10 <argp_help@@Base+0x3bc>
  40cde4:	ldur	x0, [x29, #-8]
  40cde8:	ldur	x1, [x29, #-16]
  40cdec:	ldur	w3, [x29, #-44]
  40cdf0:	ldur	x5, [x29, #-64]
  40cdf4:	mov	w2, #0x1                   	// #1
  40cdf8:	mov	w8, wzr
  40cdfc:	mov	w4, w8
  40ce00:	bl	40df70 <argp_failure@@Base+0xde4>
  40ce04:	ldur	w8, [x29, #-44]
  40ce08:	orr	w8, w8, w0
  40ce0c:	stur	w8, [x29, #-44]
  40ce10:	ldur	w8, [x29, #-28]
  40ce14:	and	w8, w8, #0x40
  40ce18:	cbz	w8, 40ce64 <argp_help@@Base+0x410>
  40ce1c:	adrp	x8, 428000 <argp_failure@@Base+0x1ae74>
  40ce20:	add	x8, x8, #0x6c8
  40ce24:	ldr	x8, [x8]
  40ce28:	cbz	x8, 40ce64 <argp_help@@Base+0x410>
  40ce2c:	ldur	w8, [x29, #-44]
  40ce30:	cbz	w8, 40ce40 <argp_help@@Base+0x3ec>
  40ce34:	ldur	x0, [x29, #-64]
  40ce38:	mov	w1, #0xa                   	// #10
  40ce3c:	bl	412a38 <argp_failure@@Base+0x58ac>
  40ce40:	ldur	x0, [x29, #-64]
  40ce44:	adrp	x8, 428000 <argp_failure@@Base+0x1ae74>
  40ce48:	add	x8, x8, #0x6c8
  40ce4c:	ldr	x2, [x8]
  40ce50:	adrp	x1, 415000 <argp_failure@@Base+0x7e74>
  40ce54:	add	x1, x1, #0xa1c
  40ce58:	bl	4127d0 <argp_failure@@Base+0x5644>
  40ce5c:	mov	w9, #0x1                   	// #1
  40ce60:	stur	w9, [x29, #-44]
  40ce64:	ldur	x0, [x29, #-24]
  40ce68:	bl	401c20 <funlockfile@plt>
  40ce6c:	ldur	x8, [x29, #-56]
  40ce70:	cbz	x8, 40ce7c <argp_help@@Base+0x428>
  40ce74:	ldur	x0, [x29, #-56]
  40ce78:	bl	40e46c <argp_failure@@Base+0x12e0>
  40ce7c:	ldur	x0, [x29, #-64]
  40ce80:	bl	411d60 <argp_failure@@Base+0x4bd4>
  40ce84:	mov	sp, x29
  40ce88:	ldp	x29, x30, [sp], #16
  40ce8c:	ret

000000000040ce90 <argp_state_help@@Base>:
  40ce90:	sub	sp, sp, #0x60
  40ce94:	stp	x29, x30, [sp, #80]
  40ce98:	add	x29, sp, #0x50
  40ce9c:	stur	x0, [x29, #-8]
  40cea0:	stur	x1, [x29, #-16]
  40cea4:	stur	w2, [x29, #-20]
  40cea8:	ldur	x8, [x29, #-8]
  40ceac:	cbz	x8, 40cec0 <argp_state_help@@Base+0x30>
  40ceb0:	ldur	x8, [x29, #-8]
  40ceb4:	ldr	w9, [x8, #28]
  40ceb8:	and	w9, w9, #0x2
  40cebc:	cbnz	w9, 40cfbc <argp_state_help@@Base+0x12c>
  40cec0:	ldur	x8, [x29, #-16]
  40cec4:	cbz	x8, 40cfbc <argp_state_help@@Base+0x12c>
  40cec8:	ldur	x8, [x29, #-8]
  40cecc:	cbz	x8, 40ceec <argp_state_help@@Base+0x5c>
  40ced0:	ldur	x8, [x29, #-8]
  40ced4:	ldr	w9, [x8, #28]
  40ced8:	and	w9, w9, #0x40
  40cedc:	cbz	w9, 40ceec <argp_state_help@@Base+0x5c>
  40cee0:	ldur	w8, [x29, #-20]
  40cee4:	orr	w8, w8, #0x80
  40cee8:	stur	w8, [x29, #-20]
  40ceec:	ldur	x8, [x29, #-8]
  40cef0:	cbz	x8, 40cf04 <argp_state_help@@Base+0x74>
  40cef4:	ldur	x8, [x29, #-8]
  40cef8:	ldr	x8, [x8]
  40cefc:	stur	x8, [x29, #-32]
  40cf00:	b	40cf0c <argp_state_help@@Base+0x7c>
  40cf04:	mov	x8, xzr
  40cf08:	stur	x8, [x29, #-32]
  40cf0c:	ldur	x8, [x29, #-32]
  40cf10:	ldur	x1, [x29, #-8]
  40cf14:	ldur	x2, [x29, #-16]
  40cf18:	ldur	w3, [x29, #-20]
  40cf1c:	ldur	x9, [x29, #-8]
  40cf20:	str	x8, [sp, #40]
  40cf24:	str	x1, [sp, #32]
  40cf28:	str	x2, [sp, #24]
  40cf2c:	str	w3, [sp, #20]
  40cf30:	cbz	x9, 40cf44 <argp_state_help@@Base+0xb4>
  40cf34:	ldur	x8, [x29, #-8]
  40cf38:	ldr	x8, [x8, #64]
  40cf3c:	str	x8, [sp, #8]
  40cf40:	b	40cf54 <argp_state_help@@Base+0xc4>
  40cf44:	adrp	x8, 428000 <argp_failure@@Base+0x1ae74>
  40cf48:	add	x8, x8, #0x508
  40cf4c:	ldr	x8, [x8]
  40cf50:	str	x8, [sp, #8]
  40cf54:	ldr	x8, [sp, #8]
  40cf58:	ldr	x0, [sp, #40]
  40cf5c:	ldr	x1, [sp, #32]
  40cf60:	ldr	x2, [sp, #24]
  40cf64:	ldr	w3, [sp, #20]
  40cf68:	mov	x4, x8
  40cf6c:	bl	40cabc <argp_help@@Base+0x68>
  40cf70:	ldur	x8, [x29, #-8]
  40cf74:	cbz	x8, 40cf88 <argp_state_help@@Base+0xf8>
  40cf78:	ldur	x8, [x29, #-8]
  40cf7c:	ldr	w9, [x8, #28]
  40cf80:	and	w9, w9, #0x20
  40cf84:	cbnz	w9, 40cfbc <argp_state_help@@Base+0x12c>
  40cf88:	ldur	w8, [x29, #-20]
  40cf8c:	and	w8, w8, #0x100
  40cf90:	cbz	w8, 40cfa4 <argp_state_help@@Base+0x114>
  40cf94:	adrp	x8, 428000 <argp_failure@@Base+0x1ae74>
  40cf98:	add	x8, x8, #0x4e8
  40cf9c:	ldr	w0, [x8]
  40cfa0:	bl	401b40 <exit@plt>
  40cfa4:	ldur	w8, [x29, #-20]
  40cfa8:	and	w8, w8, #0x200
  40cfac:	cbz	w8, 40cfbc <argp_state_help@@Base+0x12c>
  40cfb0:	mov	w8, wzr
  40cfb4:	mov	w0, w8
  40cfb8:	bl	401b40 <exit@plt>
  40cfbc:	ldp	x29, x30, [sp, #80]
  40cfc0:	add	sp, sp, #0x60
  40cfc4:	ret

000000000040cfc8 <argp_error@@Base>:
  40cfc8:	sub	sp, sp, #0x160
  40cfcc:	stp	x29, x30, [sp, #320]
  40cfd0:	str	x28, [sp, #336]
  40cfd4:	add	x29, sp, #0x140
  40cfd8:	sub	x8, x29, #0x38
  40cfdc:	str	q7, [sp, #160]
  40cfe0:	str	q6, [sp, #144]
  40cfe4:	str	q5, [sp, #128]
  40cfe8:	str	q4, [sp, #112]
  40cfec:	str	q3, [sp, #96]
  40cff0:	str	q2, [sp, #80]
  40cff4:	str	q1, [sp, #64]
  40cff8:	str	q0, [sp, #48]
  40cffc:	stur	x7, [x29, #-104]
  40d000:	stur	x6, [x29, #-112]
  40d004:	stur	x5, [x29, #-120]
  40d008:	stur	x4, [x29, #-128]
  40d00c:	stur	x3, [x29, #-136]
  40d010:	stur	x2, [x29, #-144]
  40d014:	stur	x0, [x29, #-8]
  40d018:	stur	x1, [x29, #-16]
  40d01c:	ldur	x9, [x29, #-8]
  40d020:	str	x8, [sp, #40]
  40d024:	cbz	x9, 40d03c <argp_error@@Base+0x74>
  40d028:	b	40d02c <argp_error@@Base+0x64>
  40d02c:	ldur	x8, [x29, #-8]
  40d030:	ldrb	w9, [x8, #28]
  40d034:	tbnz	w9, #1, 40d17c <argp_error@@Base+0x1b4>
  40d038:	b	40d03c <argp_error@@Base+0x74>
  40d03c:	ldur	x8, [x29, #-8]
  40d040:	cbz	x8, 40d058 <argp_error@@Base+0x90>
  40d044:	b	40d048 <argp_error@@Base+0x80>
  40d048:	ldur	x8, [x29, #-8]
  40d04c:	ldr	x8, [x8, #72]
  40d050:	str	x8, [sp, #32]
  40d054:	b	40d068 <argp_error@@Base+0xa0>
  40d058:	adrp	x8, 428000 <argp_failure@@Base+0x1ae74>
  40d05c:	ldr	x8, [x8, #1272]
  40d060:	str	x8, [sp, #32]
  40d064:	b	40d068 <argp_error@@Base+0xa0>
  40d068:	ldr	x8, [sp, #32]
  40d06c:	stur	x8, [x29, #-24]
  40d070:	ldur	x8, [x29, #-24]
  40d074:	cbz	x8, 40d178 <argp_error@@Base+0x1b0>
  40d078:	b	40d07c <argp_error@@Base+0xb4>
  40d07c:	ldur	x0, [x29, #-24]
  40d080:	bl	401b60 <flockfile@plt>
  40d084:	mov	w8, #0xffffff80            	// #-128
  40d088:	stur	w8, [x29, #-28]
  40d08c:	mov	w8, #0xffffffd0            	// #-48
  40d090:	stur	w8, [x29, #-32]
  40d094:	add	x9, sp, #0x30
  40d098:	add	x9, x9, #0x80
  40d09c:	stur	x9, [x29, #-40]
  40d0a0:	sub	x9, x29, #0x90
  40d0a4:	add	x9, x9, #0x30
  40d0a8:	stur	x9, [x29, #-48]
  40d0ac:	add	x9, x29, #0x20
  40d0b0:	stur	x9, [x29, #-56]
  40d0b4:	ldur	x9, [x29, #-8]
  40d0b8:	cbz	x9, 40d0d0 <argp_error@@Base+0x108>
  40d0bc:	b	40d0c0 <argp_error@@Base+0xf8>
  40d0c0:	ldur	x8, [x29, #-8]
  40d0c4:	ldr	x8, [x8, #64]
  40d0c8:	str	x8, [sp, #24]
  40d0cc:	b	40d0e0 <argp_error@@Base+0x118>
  40d0d0:	adrp	x8, 428000 <argp_failure@@Base+0x1ae74>
  40d0d4:	ldr	x8, [x8, #1288]
  40d0d8:	str	x8, [sp, #24]
  40d0dc:	b	40d0e0 <argp_error@@Base+0x118>
  40d0e0:	ldr	x0, [sp, #24]
  40d0e4:	ldur	x1, [x29, #-24]
  40d0e8:	bl	401e60 <fputs_unlocked@plt>
  40d0ec:	ldur	x1, [x29, #-24]
  40d0f0:	mov	w8, #0x3a                  	// #58
  40d0f4:	str	w0, [sp, #20]
  40d0f8:	mov	w0, w8
  40d0fc:	bl	401bd0 <putc_unlocked@plt>
  40d100:	ldur	x1, [x29, #-24]
  40d104:	mov	w8, #0x20                  	// #32
  40d108:	str	w0, [sp, #16]
  40d10c:	mov	w0, w8
  40d110:	bl	401bd0 <putc_unlocked@plt>
  40d114:	ldur	x9, [x29, #-24]
  40d118:	ldur	x1, [x29, #-16]
  40d11c:	ldr	x10, [sp, #40]
  40d120:	ldr	q0, [x10]
  40d124:	ldr	q1, [x10, #16]
  40d128:	stur	q1, [x29, #-80]
  40d12c:	stur	q0, [x29, #-96]
  40d130:	sub	x2, x29, #0x60
  40d134:	str	w0, [sp, #12]
  40d138:	mov	x0, x9
  40d13c:	bl	401e80 <vfprintf@plt>
  40d140:	ldur	x1, [x29, #-24]
  40d144:	mov	w8, #0xa                   	// #10
  40d148:	str	w0, [sp, #8]
  40d14c:	mov	w0, w8
  40d150:	bl	401bd0 <putc_unlocked@plt>
  40d154:	ldur	x9, [x29, #-8]
  40d158:	ldur	x1, [x29, #-24]
  40d15c:	mov	w2, #0x104                 	// #260
  40d160:	str	w0, [sp, #4]
  40d164:	mov	x0, x9
  40d168:	bl	40ce90 <argp_state_help@@Base>
  40d16c:	ldur	x0, [x29, #-24]
  40d170:	bl	401c20 <funlockfile@plt>
  40d174:	b	40d178 <argp_error@@Base+0x1b0>
  40d178:	b	40d17c <argp_error@@Base+0x1b4>
  40d17c:	ldr	x28, [sp, #336]
  40d180:	ldp	x29, x30, [sp, #320]
  40d184:	add	sp, sp, #0x160
  40d188:	ret

000000000040d18c <argp_failure@@Base>:
  40d18c:	stp	x29, x30, [sp, #-32]!
  40d190:	str	x28, [sp, #16]
  40d194:	mov	x29, sp
  40d198:	sub	sp, sp, #0x200
  40d19c:	str	q7, [sp, #160]
  40d1a0:	str	q6, [sp, #144]
  40d1a4:	str	q5, [sp, #128]
  40d1a8:	str	q4, [sp, #112]
  40d1ac:	str	q3, [sp, #96]
  40d1b0:	str	q2, [sp, #80]
  40d1b4:	str	q1, [sp, #64]
  40d1b8:	str	q0, [sp, #48]
  40d1bc:	str	x7, [sp, #200]
  40d1c0:	str	x6, [sp, #192]
  40d1c4:	str	x5, [sp, #184]
  40d1c8:	str	x4, [sp, #176]
  40d1cc:	stur	x0, [x29, #-8]
  40d1d0:	stur	w1, [x29, #-12]
  40d1d4:	stur	w2, [x29, #-16]
  40d1d8:	stur	x3, [x29, #-24]
  40d1dc:	ldur	x8, [x29, #-8]
  40d1e0:	cbz	x8, 40d1f8 <argp_failure@@Base+0x6c>
  40d1e4:	b	40d1e8 <argp_failure@@Base+0x5c>
  40d1e8:	ldur	x8, [x29, #-8]
  40d1ec:	ldrb	w9, [x8, #28]
  40d1f0:	tbnz	w9, #1, 40d3e8 <argp_failure@@Base+0x25c>
  40d1f4:	b	40d1f8 <argp_failure@@Base+0x6c>
  40d1f8:	ldur	x8, [x29, #-8]
  40d1fc:	cbz	x8, 40d214 <argp_failure@@Base+0x88>
  40d200:	b	40d204 <argp_failure@@Base+0x78>
  40d204:	ldur	x8, [x29, #-8]
  40d208:	ldr	x8, [x8, #72]
  40d20c:	str	x8, [sp, #40]
  40d210:	b	40d224 <argp_failure@@Base+0x98>
  40d214:	adrp	x8, 428000 <argp_failure@@Base+0x1ae74>
  40d218:	ldr	x8, [x8, #1272]
  40d21c:	str	x8, [sp, #40]
  40d220:	b	40d224 <argp_failure@@Base+0x98>
  40d224:	ldr	x8, [sp, #40]
  40d228:	stur	x8, [x29, #-32]
  40d22c:	ldur	x8, [x29, #-32]
  40d230:	cbz	x8, 40d3e4 <argp_failure@@Base+0x258>
  40d234:	b	40d238 <argp_failure@@Base+0xac>
  40d238:	ldur	x0, [x29, #-32]
  40d23c:	bl	401b60 <flockfile@plt>
  40d240:	ldur	x8, [x29, #-8]
  40d244:	cbz	x8, 40d25c <argp_failure@@Base+0xd0>
  40d248:	b	40d24c <argp_failure@@Base+0xc0>
  40d24c:	ldur	x8, [x29, #-8]
  40d250:	ldr	x8, [x8, #64]
  40d254:	str	x8, [sp, #32]
  40d258:	b	40d26c <argp_failure@@Base+0xe0>
  40d25c:	adrp	x8, 428000 <argp_failure@@Base+0x1ae74>
  40d260:	ldr	x8, [x8, #1288]
  40d264:	str	x8, [sp, #32]
  40d268:	b	40d26c <argp_failure@@Base+0xe0>
  40d26c:	ldr	x0, [sp, #32]
  40d270:	ldur	x1, [x29, #-32]
  40d274:	bl	401e60 <fputs_unlocked@plt>
  40d278:	ldur	x8, [x29, #-24]
  40d27c:	cbz	x8, 40d300 <argp_failure@@Base+0x174>
  40d280:	b	40d284 <argp_failure@@Base+0xf8>
  40d284:	mov	w8, #0xffffff80            	// #-128
  40d288:	stur	w8, [x29, #-36]
  40d28c:	mov	w8, #0xffffffe0            	// #-32
  40d290:	stur	w8, [x29, #-40]
  40d294:	add	x9, x29, #0x20
  40d298:	stur	x9, [x29, #-64]
  40d29c:	add	x9, sp, #0x30
  40d2a0:	add	x9, x9, #0x80
  40d2a4:	stur	x9, [x29, #-48]
  40d2a8:	add	x9, sp, #0xb0
  40d2ac:	add	x9, x9, #0x20
  40d2b0:	stur	x9, [x29, #-56]
  40d2b4:	ldur	x1, [x29, #-32]
  40d2b8:	mov	w0, #0x3a                  	// #58
  40d2bc:	bl	401bd0 <putc_unlocked@plt>
  40d2c0:	ldur	x1, [x29, #-32]
  40d2c4:	mov	w8, #0x20                  	// #32
  40d2c8:	str	w0, [sp, #28]
  40d2cc:	mov	w0, w8
  40d2d0:	bl	401bd0 <putc_unlocked@plt>
  40d2d4:	ldur	x9, [x29, #-32]
  40d2d8:	ldur	x1, [x29, #-24]
  40d2dc:	ldur	q0, [x29, #-64]
  40d2e0:	ldur	q1, [x29, #-48]
  40d2e4:	stur	q1, [x29, #-80]
  40d2e8:	stur	q0, [x29, #-96]
  40d2ec:	sub	x2, x29, #0x60
  40d2f0:	str	w0, [sp, #24]
  40d2f4:	mov	x0, x9
  40d2f8:	bl	401e80 <vfprintf@plt>
  40d2fc:	b	40d300 <argp_failure@@Base+0x174>
  40d300:	ldur	w8, [x29, #-16]
  40d304:	cbz	w8, 40d394 <argp_failure@@Base+0x208>
  40d308:	b	40d30c <argp_failure@@Base+0x180>
  40d30c:	mov	x8, xzr
  40d310:	str	x8, [sp, #208]
  40d314:	ldur	x1, [x29, #-32]
  40d318:	mov	w0, #0x3a                  	// #58
  40d31c:	bl	401bd0 <putc_unlocked@plt>
  40d320:	ldur	x1, [x29, #-32]
  40d324:	mov	w9, #0x20                  	// #32
  40d328:	str	w0, [sp, #20]
  40d32c:	mov	w0, w9
  40d330:	bl	401bd0 <putc_unlocked@plt>
  40d334:	ldur	w9, [x29, #-16]
  40d338:	mov	w10, #0xc8                  	// #200
  40d33c:	mov	w2, w10
  40d340:	add	x1, sp, #0xd8
  40d344:	str	w0, [sp, #16]
  40d348:	mov	w0, w9
  40d34c:	bl	401c70 <strerror_r@plt>
  40d350:	str	x0, [sp, #208]
  40d354:	ldr	x8, [sp, #208]
  40d358:	cbnz	x8, 40d384 <argp_failure@@Base+0x1f8>
  40d35c:	b	40d360 <argp_failure@@Base+0x1d4>
  40d360:	ldur	w0, [x29, #-16]
  40d364:	bl	401cc0 <strerror@plt>
  40d368:	str	x0, [sp, #208]
  40d36c:	cbnz	x0, 40d384 <argp_failure@@Base+0x1f8>
  40d370:	b	40d374 <argp_failure@@Base+0x1e8>
  40d374:	adrp	x8, 415000 <argp_failure@@Base+0x7e74>
  40d378:	add	x8, x8, #0x9af
  40d37c:	str	x8, [sp, #208]
  40d380:	b	40d384 <argp_failure@@Base+0x1f8>
  40d384:	ldr	x0, [sp, #208]
  40d388:	ldur	x1, [x29, #-32]
  40d38c:	bl	401b30 <fputs@plt>
  40d390:	b	40d394 <argp_failure@@Base+0x208>
  40d394:	ldur	x1, [x29, #-32]
  40d398:	mov	w0, #0xa                   	// #10
  40d39c:	bl	401bd0 <putc_unlocked@plt>
  40d3a0:	ldur	x8, [x29, #-32]
  40d3a4:	str	w0, [sp, #12]
  40d3a8:	mov	x0, x8
  40d3ac:	bl	401c20 <funlockfile@plt>
  40d3b0:	ldur	w9, [x29, #-12]
  40d3b4:	cbz	w9, 40d3e0 <argp_failure@@Base+0x254>
  40d3b8:	b	40d3bc <argp_failure@@Base+0x230>
  40d3bc:	ldur	x8, [x29, #-8]
  40d3c0:	cbz	x8, 40d3d8 <argp_failure@@Base+0x24c>
  40d3c4:	b	40d3c8 <argp_failure@@Base+0x23c>
  40d3c8:	ldur	x8, [x29, #-8]
  40d3cc:	ldrb	w9, [x8, #28]
  40d3d0:	tbnz	w9, #5, 40d3e0 <argp_failure@@Base+0x254>
  40d3d4:	b	40d3d8 <argp_failure@@Base+0x24c>
  40d3d8:	ldur	w0, [x29, #-12]
  40d3dc:	bl	401b40 <exit@plt>
  40d3e0:	b	40d3e4 <argp_failure@@Base+0x258>
  40d3e4:	b	40d3e8 <argp_failure@@Base+0x25c>
  40d3e8:	add	sp, sp, #0x200
  40d3ec:	ldr	x28, [sp, #16]
  40d3f0:	ldp	x29, x30, [sp], #32
  40d3f4:	ret
  40d3f8:	sub	sp, sp, #0x90
  40d3fc:	stp	x29, x30, [sp, #128]
  40d400:	add	x29, sp, #0x80
  40d404:	adrp	x8, 415000 <argp_failure@@Base+0x7e74>
  40d408:	add	x8, x8, #0xa30
  40d40c:	adrp	x1, 428000 <argp_failure@@Base+0x1ae74>
  40d410:	add	x1, x1, #0x4b0
  40d414:	mov	x2, #0x28                  	// #40
  40d418:	sub	x9, x29, #0x38
  40d41c:	stur	x0, [x29, #-8]
  40d420:	mov	x0, x8
  40d424:	str	x1, [sp, #32]
  40d428:	str	x2, [sp, #24]
  40d42c:	str	x9, [sp, #16]
  40d430:	bl	401ed0 <getenv@plt>
  40d434:	stur	x0, [x29, #-16]
  40d438:	ldr	x0, [sp, #16]
  40d43c:	ldr	x1, [sp, #32]
  40d440:	ldr	x2, [sp, #24]
  40d444:	bl	401ac0 <memcpy@plt>
  40d448:	ldur	x8, [x29, #-16]
  40d44c:	cbz	x8, 40d838 <argp_failure@@Base+0x6ac>
  40d450:	ldur	x8, [x29, #-16]
  40d454:	ldrb	w9, [x8]
  40d458:	cbz	w9, 40d82c <argp_failure@@Base+0x6a0>
  40d45c:	bl	401d20 <__ctype_b_loc@plt>
  40d460:	ldr	x8, [x0]
  40d464:	ldur	x9, [x29, #-16]
  40d468:	ldrb	w10, [x9]
  40d46c:	ldrh	w10, [x8, w10, sxtw #1]
  40d470:	and	w10, w10, #0x2000
  40d474:	cbz	w10, 40d488 <argp_failure@@Base+0x2fc>
  40d478:	ldur	x8, [x29, #-16]
  40d47c:	add	x8, x8, #0x1
  40d480:	stur	x8, [x29, #-16]
  40d484:	b	40d45c <argp_failure@@Base+0x2d0>
  40d488:	bl	401d20 <__ctype_b_loc@plt>
  40d48c:	ldr	x8, [x0]
  40d490:	ldur	x9, [x29, #-16]
  40d494:	ldrb	w10, [x9]
  40d498:	ldrh	w10, [x8, w10, sxtw #1]
  40d49c:	and	w10, w10, #0x400
  40d4a0:	cbz	w10, 40d7f8 <argp_failure@@Base+0x66c>
  40d4a4:	str	wzr, [sp, #52]
  40d4a8:	str	wzr, [sp, #48]
  40d4ac:	ldur	x8, [x29, #-16]
  40d4b0:	str	x8, [sp, #40]
  40d4b4:	bl	401d20 <__ctype_b_loc@plt>
  40d4b8:	ldr	x8, [x0]
  40d4bc:	ldr	x9, [sp, #40]
  40d4c0:	ldrb	w10, [x9]
  40d4c4:	ldrh	w10, [x8, w10, sxtw #1]
  40d4c8:	and	w10, w10, #0x8
  40d4cc:	mov	w11, #0x1                   	// #1
  40d4d0:	str	w11, [sp, #12]
  40d4d4:	cbnz	w10, 40d504 <argp_failure@@Base+0x378>
  40d4d8:	ldr	x8, [sp, #40]
  40d4dc:	ldrb	w9, [x8]
  40d4e0:	mov	w10, #0x1                   	// #1
  40d4e4:	cmp	w9, #0x2d
  40d4e8:	str	w10, [sp, #12]
  40d4ec:	b.eq	40d504 <argp_failure@@Base+0x378>  // b.none
  40d4f0:	ldr	x8, [sp, #40]
  40d4f4:	ldrb	w9, [x8]
  40d4f8:	cmp	w9, #0x5f
  40d4fc:	cset	w9, eq  // eq = none
  40d500:	str	w9, [sp, #12]
  40d504:	ldr	w8, [sp, #12]
  40d508:	tbnz	w8, #0, 40d510 <argp_failure@@Base+0x384>
  40d50c:	b	40d520 <argp_failure@@Base+0x394>
  40d510:	ldr	x8, [sp, #40]
  40d514:	add	x8, x8, #0x1
  40d518:	str	x8, [sp, #40]
  40d51c:	b	40d4b4 <argp_failure@@Base+0x328>
  40d520:	ldr	x8, [sp, #40]
  40d524:	ldur	x9, [x29, #-16]
  40d528:	subs	x8, x8, x9
  40d52c:	str	x8, [sp, #64]
  40d530:	bl	401d20 <__ctype_b_loc@plt>
  40d534:	ldr	x8, [x0]
  40d538:	ldr	x9, [sp, #40]
  40d53c:	ldrb	w10, [x9]
  40d540:	ldrh	w10, [x8, w10, sxtw #1]
  40d544:	and	w10, w10, #0x2000
  40d548:	cbz	w10, 40d55c <argp_failure@@Base+0x3d0>
  40d54c:	ldr	x8, [sp, #40]
  40d550:	add	x8, x8, #0x1
  40d554:	str	x8, [sp, #40]
  40d558:	b	40d530 <argp_failure@@Base+0x3a4>
  40d55c:	ldr	x8, [sp, #40]
  40d560:	ldrb	w9, [x8]
  40d564:	cbz	w9, 40d578 <argp_failure@@Base+0x3ec>
  40d568:	ldr	x8, [sp, #40]
  40d56c:	ldrb	w9, [x8]
  40d570:	cmp	w9, #0x2c
  40d574:	b.ne	40d584 <argp_failure@@Base+0x3f8>  // b.any
  40d578:	mov	w8, #0x1                   	// #1
  40d57c:	str	w8, [sp, #52]
  40d580:	b	40d5cc <argp_failure@@Base+0x440>
  40d584:	ldr	x8, [sp, #40]
  40d588:	ldrb	w9, [x8]
  40d58c:	cmp	w9, #0x3d
  40d590:	b.ne	40d5cc <argp_failure@@Base+0x440>  // b.any
  40d594:	ldr	x8, [sp, #40]
  40d598:	add	x8, x8, #0x1
  40d59c:	str	x8, [sp, #40]
  40d5a0:	bl	401d20 <__ctype_b_loc@plt>
  40d5a4:	ldr	x8, [x0]
  40d5a8:	ldr	x9, [sp, #40]
  40d5ac:	ldrb	w10, [x9]
  40d5b0:	ldrh	w10, [x8, w10, sxtw #1]
  40d5b4:	and	w10, w10, #0x2000
  40d5b8:	cbz	w10, 40d5cc <argp_failure@@Base+0x440>
  40d5bc:	ldr	x8, [sp, #40]
  40d5c0:	add	x8, x8, #0x1
  40d5c4:	str	x8, [sp, #40]
  40d5c8:	b	40d5a0 <argp_failure@@Base+0x414>
  40d5cc:	ldr	w8, [sp, #52]
  40d5d0:	cbz	w8, 40d630 <argp_failure@@Base+0x4a4>
  40d5d4:	ldur	x8, [x29, #-16]
  40d5d8:	ldrb	w9, [x8]
  40d5dc:	cmp	w9, #0x6e
  40d5e0:	b.ne	40d624 <argp_failure@@Base+0x498>  // b.any
  40d5e4:	ldur	x8, [x29, #-16]
  40d5e8:	ldrb	w9, [x8, #1]
  40d5ec:	cmp	w9, #0x6f
  40d5f0:	b.ne	40d624 <argp_failure@@Base+0x498>  // b.any
  40d5f4:	ldur	x8, [x29, #-16]
  40d5f8:	ldrb	w9, [x8, #2]
  40d5fc:	cmp	w9, #0x2d
  40d600:	b.ne	40d624 <argp_failure@@Base+0x498>  // b.any
  40d604:	str	wzr, [sp, #48]
  40d608:	ldur	x8, [x29, #-16]
  40d60c:	add	x8, x8, #0x3
  40d610:	stur	x8, [x29, #-16]
  40d614:	ldr	x8, [sp, #64]
  40d618:	subs	x8, x8, #0x3
  40d61c:	str	x8, [sp, #64]
  40d620:	b	40d62c <argp_failure@@Base+0x4a0>
  40d624:	mov	w8, #0x1                   	// #1
  40d628:	str	w8, [sp, #48]
  40d62c:	b	40d6b0 <argp_failure@@Base+0x524>
  40d630:	bl	401d20 <__ctype_b_loc@plt>
  40d634:	ldr	x8, [x0]
  40d638:	ldr	x9, [sp, #40]
  40d63c:	ldrb	w10, [x9]
  40d640:	ldrh	w10, [x8, w10, sxtw #1]
  40d644:	and	w10, w10, #0x800
  40d648:	cbz	w10, 40d6b0 <argp_failure@@Base+0x524>
  40d64c:	ldr	x0, [sp, #40]
  40d650:	bl	401bf0 <atoi@plt>
  40d654:	str	w0, [sp, #48]
  40d658:	bl	401d20 <__ctype_b_loc@plt>
  40d65c:	ldr	x8, [x0]
  40d660:	ldr	x9, [sp, #40]
  40d664:	ldrb	w10, [x9]
  40d668:	ldrh	w10, [x8, w10, sxtw #1]
  40d66c:	and	w10, w10, #0x800
  40d670:	cbz	w10, 40d684 <argp_failure@@Base+0x4f8>
  40d674:	ldr	x8, [sp, #40]
  40d678:	add	x8, x8, #0x1
  40d67c:	str	x8, [sp, #40]
  40d680:	b	40d658 <argp_failure@@Base+0x4cc>
  40d684:	bl	401d20 <__ctype_b_loc@plt>
  40d688:	ldr	x8, [x0]
  40d68c:	ldr	x9, [sp, #40]
  40d690:	ldrb	w10, [x9]
  40d694:	ldrh	w10, [x8, w10, sxtw #1]
  40d698:	and	w10, w10, #0x2000
  40d69c:	cbz	w10, 40d6b0 <argp_failure@@Base+0x524>
  40d6a0:	ldr	x8, [sp, #40]
  40d6a4:	add	x8, x8, #0x1
  40d6a8:	str	x8, [sp, #40]
  40d6ac:	b	40d684 <argp_failure@@Base+0x4f8>
  40d6b0:	adrp	x8, 415000 <argp_failure@@Base+0x7e74>
  40d6b4:	add	x8, x8, #0xd10
  40d6b8:	str	x8, [sp, #56]
  40d6bc:	ldr	x8, [sp, #56]
  40d6c0:	ldr	x8, [x8]
  40d6c4:	cbz	x8, 40d79c <argp_failure@@Base+0x610>
  40d6c8:	ldr	x8, [sp, #56]
  40d6cc:	ldr	x0, [x8]
  40d6d0:	bl	401b20 <strlen@plt>
  40d6d4:	ldr	x8, [sp, #64]
  40d6d8:	cmp	x0, x8
  40d6dc:	b.ne	40d78c <argp_failure@@Base+0x600>  // b.any
  40d6e0:	ldur	x0, [x29, #-16]
  40d6e4:	ldr	x8, [sp, #56]
  40d6e8:	ldr	x1, [x8]
  40d6ec:	ldr	x2, [sp, #64]
  40d6f0:	bl	401c30 <strncmp@plt>
  40d6f4:	cbnz	w0, 40d78c <argp_failure@@Base+0x600>
  40d6f8:	ldr	w8, [sp, #52]
  40d6fc:	cbz	w8, 40d738 <argp_failure@@Base+0x5ac>
  40d700:	ldr	x8, [sp, #56]
  40d704:	ldr	w9, [x8, #8]
  40d708:	cbnz	w9, 40d738 <argp_failure@@Base+0x5ac>
  40d70c:	ldur	x0, [x29, #-8]
  40d710:	ldr	x8, [sp, #64]
  40d714:	ldur	x5, [x29, #-16]
  40d718:	mov	w9, wzr
  40d71c:	mov	w1, w9
  40d720:	mov	w2, w9
  40d724:	adrp	x3, 415000 <argp_failure@@Base+0x7e74>
  40d728:	add	x3, x3, #0xa3e
  40d72c:	mov	w4, w8
  40d730:	bl	40d18c <argp_failure@@Base>
  40d734:	b	40d788 <argp_failure@@Base+0x5fc>
  40d738:	ldr	w8, [sp, #48]
  40d73c:	cmp	w8, #0x0
  40d740:	cset	w8, ge  // ge = tcont
  40d744:	tbnz	w8, #0, 40d774 <argp_failure@@Base+0x5e8>
  40d748:	ldur	x0, [x29, #-8]
  40d74c:	ldr	x8, [sp, #64]
  40d750:	ldur	x5, [x29, #-16]
  40d754:	mov	w9, wzr
  40d758:	mov	w1, w9
  40d75c:	mov	w2, w9
  40d760:	adrp	x3, 415000 <argp_failure@@Base+0x7e74>
  40d764:	add	x3, x3, #0xa6d
  40d768:	mov	w4, w8
  40d76c:	bl	40d18c <argp_failure@@Base>
  40d770:	b	40d788 <argp_failure@@Base+0x5fc>
  40d774:	ldr	w8, [sp, #48]
  40d778:	ldr	x9, [sp, #56]
  40d77c:	ldr	x9, [x9, #16]
  40d780:	sub	x10, x29, #0x38
  40d784:	str	w8, [x10, x9]
  40d788:	b	40d79c <argp_failure@@Base+0x610>
  40d78c:	ldr	x8, [sp, #56]
  40d790:	add	x8, x8, #0x18
  40d794:	str	x8, [sp, #56]
  40d798:	b	40d6bc <argp_failure@@Base+0x530>
  40d79c:	ldr	x8, [sp, #56]
  40d7a0:	ldr	x8, [x8]
  40d7a4:	cbnz	x8, 40d7d0 <argp_failure@@Base+0x644>
  40d7a8:	ldur	x0, [x29, #-8]
  40d7ac:	ldr	x8, [sp, #64]
  40d7b0:	ldur	x5, [x29, #-16]
  40d7b4:	mov	w9, wzr
  40d7b8:	mov	w1, w9
  40d7bc:	mov	w2, w9
  40d7c0:	adrp	x3, 415000 <argp_failure@@Base+0x7e74>
  40d7c4:	add	x3, x3, #0xa9c
  40d7c8:	mov	w4, w8
  40d7cc:	bl	40d18c <argp_failure@@Base>
  40d7d0:	ldr	x8, [sp, #40]
  40d7d4:	stur	x8, [x29, #-16]
  40d7d8:	ldur	x8, [x29, #-16]
  40d7dc:	ldrb	w9, [x8]
  40d7e0:	cmp	w9, #0x2c
  40d7e4:	b.ne	40d7f4 <argp_failure@@Base+0x668>  // b.any
  40d7e8:	ldur	x8, [x29, #-16]
  40d7ec:	add	x8, x8, #0x1
  40d7f0:	stur	x8, [x29, #-16]
  40d7f4:	b	40d828 <argp_failure@@Base+0x69c>
  40d7f8:	ldur	x8, [x29, #-16]
  40d7fc:	ldrb	w9, [x8]
  40d800:	cbz	w9, 40d828 <argp_failure@@Base+0x69c>
  40d804:	ldur	x0, [x29, #-8]
  40d808:	ldur	x4, [x29, #-16]
  40d80c:	mov	w8, wzr
  40d810:	mov	w1, w8
  40d814:	mov	w2, w8
  40d818:	adrp	x3, 415000 <argp_failure@@Base+0x7e74>
  40d81c:	add	x3, x3, #0xac2
  40d820:	bl	40d18c <argp_failure@@Base>
  40d824:	b	40d82c <argp_failure@@Base+0x6a0>
  40d828:	b	40d450 <argp_failure@@Base+0x2c4>
  40d82c:	ldur	x0, [x29, #-8]
  40d830:	sub	x1, x29, #0x38
  40d834:	bl	40e4f0 <argp_failure@@Base+0x1364>
  40d838:	ldp	x29, x30, [sp, #128]
  40d83c:	add	sp, sp, #0x90
  40d840:	ret
  40d844:	sub	sp, sp, #0x50
  40d848:	stp	x29, x30, [sp, #64]
  40d84c:	add	x29, sp, #0x40
  40d850:	stur	x0, [x29, #-8]
  40d854:	stur	x1, [x29, #-16]
  40d858:	ldur	x8, [x29, #-8]
  40d85c:	ldr	x8, [x8, #32]
  40d860:	stur	x8, [x29, #-24]
  40d864:	ldur	x0, [x29, #-8]
  40d868:	ldur	x1, [x29, #-16]
  40d86c:	bl	40e5d4 <argp_failure@@Base+0x1448>
  40d870:	str	x0, [sp, #32]
  40d874:	ldur	x8, [x29, #-24]
  40d878:	cbz	x8, 40d934 <argp_failure@@Base+0x7a8>
  40d87c:	ldur	x8, [x29, #-24]
  40d880:	ldr	x8, [x8]
  40d884:	cbz	x8, 40d934 <argp_failure@@Base+0x7a8>
  40d888:	ldur	x8, [x29, #-24]
  40d88c:	ldr	w9, [x8, #24]
  40d890:	cbnz	w9, 40d8a0 <argp_failure@@Base+0x714>
  40d894:	ldur	x8, [x29, #-24]
  40d898:	ldr	x8, [x8, #16]
  40d89c:	cbz	x8, 40d8e4 <argp_failure@@Base+0x758>
  40d8a0:	ldr	x0, [sp, #32]
  40d8a4:	ldur	x8, [x29, #-24]
  40d8a8:	ldr	w1, [x8, #24]
  40d8ac:	ldur	x8, [x29, #-24]
  40d8b0:	ldr	x2, [x8, #16]
  40d8b4:	ldur	x8, [x29, #-24]
  40d8b8:	ldur	x9, [x29, #-8]
  40d8bc:	ldr	x9, [x9, #32]
  40d8c0:	subs	x8, x8, x9
  40d8c4:	mov	x9, #0x20                  	// #32
  40d8c8:	sdiv	x8, x8, x9
  40d8cc:	ldur	x4, [x29, #-16]
  40d8d0:	ldur	x5, [x29, #-8]
  40d8d4:	mov	w3, w8
  40d8d8:	bl	40e900 <argp_failure@@Base+0x1774>
  40d8dc:	str	x0, [sp, #16]
  40d8e0:	b	40d8ec <argp_failure@@Base+0x760>
  40d8e4:	ldur	x8, [x29, #-16]
  40d8e8:	str	x8, [sp, #16]
  40d8ec:	ldr	x8, [sp, #16]
  40d8f0:	str	x8, [sp, #24]
  40d8f4:	ldr	x0, [sp, #32]
  40d8f8:	ldur	x8, [x29, #-24]
  40d8fc:	ldr	x8, [x8]
  40d900:	ldr	x1, [sp, #24]
  40d904:	str	x0, [sp, #8]
  40d908:	mov	x0, x8
  40d90c:	bl	40d844 <argp_failure@@Base+0x6b8>
  40d910:	ldr	x8, [sp, #8]
  40d914:	str	x0, [sp]
  40d918:	mov	x0, x8
  40d91c:	ldr	x1, [sp]
  40d920:	bl	40e9d4 <argp_failure@@Base+0x1848>
  40d924:	ldur	x8, [x29, #-24]
  40d928:	add	x8, x8, #0x20
  40d92c:	stur	x8, [x29, #-24]
  40d930:	b	40d87c <argp_failure@@Base+0x6f0>
  40d934:	ldr	x0, [sp, #32]
  40d938:	ldp	x29, x30, [sp, #64]
  40d93c:	add	sp, sp, #0x50
  40d940:	ret
  40d944:	sub	sp, sp, #0x30
  40d948:	stp	x29, x30, [sp, #32]
  40d94c:	add	x29, sp, #0x20
  40d950:	stur	x0, [x29, #-8]
  40d954:	str	x1, [sp, #16]
  40d958:	str	w2, [sp, #12]
  40d95c:	ldur	x0, [x29, #-8]
  40d960:	ldr	x1, [sp, #16]
  40d964:	bl	40edd8 <argp_failure@@Base+0x1c4c>
  40d968:	str	x0, [sp]
  40d96c:	ldr	x8, [sp]
  40d970:	cbz	x8, 40d980 <argp_failure@@Base+0x7f4>
  40d974:	ldr	w8, [sp, #12]
  40d978:	ldr	x9, [sp]
  40d97c:	str	w8, [x9, #24]
  40d980:	ldp	x29, x30, [sp, #32]
  40d984:	add	sp, sp, #0x30
  40d988:	ret
  40d98c:	sub	sp, sp, #0x30
  40d990:	stp	x29, x30, [sp, #32]
  40d994:	add	x29, sp, #0x20
  40d998:	stur	x0, [x29, #-8]
  40d99c:	ldur	x8, [x29, #-8]
  40d9a0:	ldr	w9, [x8, #8]
  40d9a4:	cmp	w9, #0x0
  40d9a8:	cset	w9, ls  // ls = plast
  40d9ac:	tbnz	w9, #0, 40da20 <argp_failure@@Base+0x894>
  40d9b0:	stur	wzr, [x29, #-12]
  40d9b4:	ldur	x8, [x29, #-8]
  40d9b8:	ldr	x8, [x8]
  40d9bc:	str	x8, [sp, #8]
  40d9c0:	ldur	w8, [x29, #-12]
  40d9c4:	ldur	x9, [x29, #-8]
  40d9c8:	ldr	w10, [x9, #8]
  40d9cc:	cmp	w8, w10
  40d9d0:	b.cs	40d9fc <argp_failure@@Base+0x870>  // b.hs, b.nlast
  40d9d4:	ldur	w8, [x29, #-12]
  40d9d8:	ldr	x9, [sp, #8]
  40d9dc:	str	w8, [x9, #48]
  40d9e0:	ldur	w8, [x29, #-12]
  40d9e4:	add	w8, w8, #0x1
  40d9e8:	stur	w8, [x29, #-12]
  40d9ec:	ldr	x9, [sp, #8]
  40d9f0:	add	x9, x9, #0x38
  40d9f4:	str	x9, [sp, #8]
  40d9f8:	b	40d9c0 <argp_failure@@Base+0x834>
  40d9fc:	ldur	x8, [x29, #-8]
  40da00:	ldr	x0, [x8]
  40da04:	ldur	x8, [x29, #-8]
  40da08:	ldr	w9, [x8, #8]
  40da0c:	mov	w1, w9
  40da10:	mov	x2, #0x38                  	// #56
  40da14:	adrp	x3, 40e000 <argp_failure@@Base+0xe74>
  40da18:	add	x3, x3, #0xec0
  40da1c:	bl	401ba0 <qsort@plt>
  40da20:	ldp	x29, x30, [sp, #32]
  40da24:	add	sp, sp, #0x30
  40da28:	ret
  40da2c:	sub	sp, sp, #0x30
  40da30:	stp	x29, x30, [sp, #32]
  40da34:	add	x29, sp, #0x20
  40da38:	stur	x0, [x29, #-8]
  40da3c:	str	xzr, [sp, #16]
  40da40:	ldur	x8, [x29, #-8]
  40da44:	ldr	x8, [x8, #32]
  40da48:	str	x8, [sp, #8]
  40da4c:	ldur	x8, [x29, #-8]
  40da50:	ldr	x8, [x8, #16]
  40da54:	cbz	x8, 40da78 <argp_failure@@Base+0x8ec>
  40da58:	ldur	x8, [x29, #-8]
  40da5c:	ldr	x0, [x8, #16]
  40da60:	mov	w1, #0xa                   	// #10
  40da64:	bl	401d90 <strchr@plt>
  40da68:	cbz	x0, 40da78 <argp_failure@@Base+0x8ec>
  40da6c:	ldr	x8, [sp, #16]
  40da70:	add	x8, x8, #0x1
  40da74:	str	x8, [sp, #16]
  40da78:	ldr	x8, [sp, #8]
  40da7c:	cbz	x8, 40dab0 <argp_failure@@Base+0x924>
  40da80:	ldr	x8, [sp, #8]
  40da84:	ldr	x8, [x8]
  40da88:	cbz	x8, 40dab0 <argp_failure@@Base+0x924>
  40da8c:	ldr	x8, [sp, #8]
  40da90:	add	x9, x8, #0x20
  40da94:	str	x9, [sp, #8]
  40da98:	ldr	x0, [x8]
  40da9c:	bl	40da2c <argp_failure@@Base+0x8a0>
  40daa0:	ldr	x8, [sp, #16]
  40daa4:	add	x8, x8, x0
  40daa8:	str	x8, [sp, #16]
  40daac:	b	40da80 <argp_failure@@Base+0x8f4>
  40dab0:	ldr	x0, [sp, #16]
  40dab4:	ldp	x29, x30, [sp, #32]
  40dab8:	add	sp, sp, #0x30
  40dabc:	ret
  40dac0:	stp	x29, x30, [sp, #-16]!
  40dac4:	mov	x29, sp
  40dac8:	sub	sp, sp, #0x70
  40dacc:	stur	x0, [x29, #-64]
  40dad0:	stur	x1, [x29, #-72]
  40dad4:	ldur	x8, [x29, #-64]
  40dad8:	ldr	w9, [x8, #8]
  40dadc:	cmp	w9, #0x0
  40dae0:	cset	w9, ls  // ls = plast
  40dae4:	tbnz	w9, #0, 40dd58 <argp_failure@@Base+0xbcc>
  40dae8:	ldur	x8, [x29, #-64]
  40daec:	ldr	x0, [x8, #16]
  40daf0:	bl	401b20 <strlen@plt>
  40daf4:	mov	x8, #0x1                   	// #1
  40daf8:	add	x9, x0, #0x1
  40dafc:	mul	x8, x9, x8
  40db00:	add	x8, x8, #0xf
  40db04:	and	x8, x8, #0xfffffffffffffff0
  40db08:	mov	x9, sp
  40db0c:	subs	x8, x9, x8
  40db10:	mov	sp, x8
  40db14:	stur	x8, [x29, #-96]
  40db18:	ldur	x8, [x29, #-96]
  40db1c:	stur	x8, [x29, #-104]
  40db20:	ldur	x8, [x29, #-64]
  40db24:	ldr	x8, [x8]
  40db28:	stur	x8, [x29, #-88]
  40db2c:	ldur	x8, [x29, #-64]
  40db30:	ldr	w10, [x8, #8]
  40db34:	stur	w10, [x29, #-76]
  40db38:	ldur	w8, [x29, #-76]
  40db3c:	cmp	w8, #0x0
  40db40:	cset	w8, ls  // ls = plast
  40db44:	tbnz	w8, #0, 40db84 <argp_failure@@Base+0x9f8>
  40db48:	ldur	x0, [x29, #-88]
  40db4c:	ldur	x8, [x29, #-88]
  40db50:	ldr	x8, [x8, #40]
  40db54:	ldr	x2, [x8, #48]
  40db58:	adrp	x1, 40f000 <argp_failure@@Base+0x1e74>
  40db5c:	add	x1, x1, #0x73c
  40db60:	sub	x3, x29, #0x68
  40db64:	bl	40f5c4 <argp_failure@@Base+0x2438>
  40db68:	ldur	x8, [x29, #-88]
  40db6c:	add	x8, x8, #0x38
  40db70:	stur	x8, [x29, #-88]
  40db74:	ldur	w9, [x29, #-76]
  40db78:	subs	w9, w9, #0x1
  40db7c:	stur	w9, [x29, #-76]
  40db80:	b	40db38 <argp_failure@@Base+0x9ac>
  40db84:	ldur	x8, [x29, #-104]
  40db88:	ldur	x9, [x29, #-96]
  40db8c:	cmp	x8, x9
  40db90:	b.ls	40dbbc <argp_failure@@Base+0xa30>  // b.plast
  40db94:	ldur	x8, [x29, #-104]
  40db98:	add	x9, x8, #0x1
  40db9c:	stur	x9, [x29, #-104]
  40dba0:	mov	w10, #0x0                   	// #0
  40dba4:	strb	w10, [x8]
  40dba8:	ldur	x0, [x29, #-72]
  40dbac:	ldur	x2, [x29, #-96]
  40dbb0:	adrp	x1, 415000 <argp_failure@@Base+0x7e74>
  40dbb4:	add	x1, x1, #0xc45
  40dbb8:	bl	4127d0 <argp_failure@@Base+0x5644>
  40dbbc:	ldur	x8, [x29, #-64]
  40dbc0:	ldr	x8, [x8]
  40dbc4:	stur	x8, [x29, #-88]
  40dbc8:	ldur	x8, [x29, #-64]
  40dbcc:	ldr	w9, [x8, #8]
  40dbd0:	stur	w9, [x29, #-76]
  40dbd4:	ldur	w8, [x29, #-76]
  40dbd8:	cmp	w8, #0x0
  40dbdc:	cset	w8, ls  // ls = plast
  40dbe0:	tbnz	w8, #0, 40dc20 <argp_failure@@Base+0xa94>
  40dbe4:	ldur	x0, [x29, #-88]
  40dbe8:	ldur	x8, [x29, #-88]
  40dbec:	ldr	x8, [x8, #40]
  40dbf0:	ldr	x2, [x8, #48]
  40dbf4:	ldur	x3, [x29, #-72]
  40dbf8:	adrp	x1, 40f000 <argp_failure@@Base+0x1e74>
  40dbfc:	add	x1, x1, #0x7b8
  40dc00:	bl	40f5c4 <argp_failure@@Base+0x2438>
  40dc04:	ldur	x8, [x29, #-88]
  40dc08:	add	x8, x8, #0x38
  40dc0c:	stur	x8, [x29, #-88]
  40dc10:	ldur	w9, [x29, #-76]
  40dc14:	subs	w9, w9, #0x1
  40dc18:	stur	w9, [x29, #-76]
  40dc1c:	b	40dbd4 <argp_failure@@Base+0xa48>
  40dc20:	ldur	x8, [x29, #-64]
  40dc24:	ldr	x8, [x8]
  40dc28:	stur	x8, [x29, #-88]
  40dc2c:	ldur	x8, [x29, #-64]
  40dc30:	ldr	w9, [x8, #8]
  40dc34:	stur	w9, [x29, #-76]
  40dc38:	ldur	w8, [x29, #-76]
  40dc3c:	cmp	w8, #0x0
  40dc40:	cset	w8, ls  // ls = plast
  40dc44:	tbnz	w8, #0, 40dd58 <argp_failure@@Base+0xbcc>
  40dc48:	ldur	x8, [x29, #-88]
  40dc4c:	ldur	x9, [x29, #-88]
  40dc50:	ldr	x9, [x9, #40]
  40dc54:	ldr	x9, [x9, #48]
  40dc58:	ldur	x10, [x29, #-72]
  40dc5c:	stur	x8, [x29, #-8]
  40dc60:	adrp	x8, 40f000 <argp_failure@@Base+0x1e74>
  40dc64:	add	x8, x8, #0x8ac
  40dc68:	stur	x8, [x29, #-16]
  40dc6c:	stur	x9, [x29, #-24]
  40dc70:	stur	x10, [x29, #-32]
  40dc74:	stur	wzr, [x29, #-40]
  40dc78:	ldur	x8, [x29, #-8]
  40dc7c:	ldr	x8, [x8]
  40dc80:	stur	x8, [x29, #-56]
  40dc84:	ldur	x8, [x29, #-56]
  40dc88:	stur	x8, [x29, #-48]
  40dc8c:	ldur	x8, [x29, #-8]
  40dc90:	ldr	w11, [x8, #8]
  40dc94:	stur	w11, [x29, #-36]
  40dc98:	ldur	w8, [x29, #-36]
  40dc9c:	cmp	w8, #0x0
  40dca0:	cset	w8, ls  // ls = plast
  40dca4:	mov	w9, #0x0                   	// #0
  40dca8:	stur	w9, [x29, #-108]
  40dcac:	tbnz	w8, #0, 40dcc4 <argp_failure@@Base+0xb38>
  40dcb0:	ldur	w8, [x29, #-40]
  40dcb4:	cmp	w8, #0x0
  40dcb8:	cset	w8, ne  // ne = any
  40dcbc:	eor	w8, w8, #0x1
  40dcc0:	stur	w8, [x29, #-108]
  40dcc4:	ldur	w8, [x29, #-108]
  40dcc8:	tbnz	w8, #0, 40dcd0 <argp_failure@@Base+0xb44>
  40dccc:	b	40dd3c <argp_failure@@Base+0xbb0>
  40dcd0:	ldur	x8, [x29, #-48]
  40dcd4:	ldr	x8, [x8]
  40dcd8:	cbz	x8, 40dd20 <argp_failure@@Base+0xb94>
  40dcdc:	ldur	x8, [x29, #-48]
  40dce0:	ldr	w9, [x8, #24]
  40dce4:	and	w9, w9, #0x4
  40dce8:	cbnz	w9, 40dcf4 <argp_failure@@Base+0xb68>
  40dcec:	ldur	x8, [x29, #-48]
  40dcf0:	stur	x8, [x29, #-56]
  40dcf4:	ldur	x8, [x29, #-48]
  40dcf8:	ldr	w9, [x8, #24]
  40dcfc:	and	w9, w9, #0x2
  40dd00:	cbnz	w9, 40dd20 <argp_failure@@Base+0xb94>
  40dd04:	ldur	x8, [x29, #-16]
  40dd08:	ldur	x0, [x29, #-48]
  40dd0c:	ldur	x1, [x29, #-56]
  40dd10:	ldur	x2, [x29, #-24]
  40dd14:	ldur	x3, [x29, #-32]
  40dd18:	blr	x8
  40dd1c:	stur	w0, [x29, #-40]
  40dd20:	ldur	x8, [x29, #-48]
  40dd24:	add	x8, x8, #0x30
  40dd28:	stur	x8, [x29, #-48]
  40dd2c:	ldur	w9, [x29, #-36]
  40dd30:	subs	w9, w9, #0x1
  40dd34:	stur	w9, [x29, #-36]
  40dd38:	b	40dc98 <argp_failure@@Base+0xb0c>
  40dd3c:	ldur	x8, [x29, #-88]
  40dd40:	add	x8, x8, #0x38
  40dd44:	stur	x8, [x29, #-88]
  40dd48:	ldur	w9, [x29, #-76]
  40dd4c:	subs	w9, w9, #0x1
  40dd50:	stur	w9, [x29, #-76]
  40dd54:	b	40dc38 <argp_failure@@Base+0xaac>
  40dd58:	mov	sp, x29
  40dd5c:	ldp	x29, x30, [sp], #16
  40dd60:	ret
  40dd64:	sub	sp, sp, #0x80
  40dd68:	stp	x29, x30, [sp, #112]
  40dd6c:	add	x29, sp, #0x70
  40dd70:	mov	x8, xzr
  40dd74:	mov	w9, #0x6                   	// #6
  40dd78:	movk	w9, #0x200, lsl #16
  40dd7c:	stur	x0, [x29, #-8]
  40dd80:	stur	x1, [x29, #-16]
  40dd84:	stur	x2, [x29, #-24]
  40dd88:	stur	w3, [x29, #-28]
  40dd8c:	stur	x4, [x29, #-40]
  40dd90:	ldur	x10, [x29, #-24]
  40dd94:	ldr	x10, [x10]
  40dd98:	stur	x10, [x29, #-48]
  40dd9c:	stur	wzr, [x29, #-52]
  40dda0:	ldur	x10, [x29, #-8]
  40dda4:	ldr	x10, [x10, #32]
  40dda8:	str	x10, [sp, #48]
  40ddac:	ldur	x10, [x29, #-8]
  40ddb0:	ldr	x10, [x10, #16]
  40ddb4:	str	x10, [sp, #40]
  40ddb8:	str	x8, [sp, #32]
  40ddbc:	ldr	x0, [sp, #40]
  40ddc0:	ldur	x2, [x29, #-8]
  40ddc4:	ldur	x3, [x29, #-16]
  40ddc8:	mov	w1, w9
  40ddcc:	bl	40fa08 <argp_failure@@Base+0x287c>
  40ddd0:	str	x0, [sp, #24]
  40ddd4:	ldr	x8, [sp, #24]
  40ddd8:	cbz	x8, 40de8c <argp_failure@@Base+0xd00>
  40dddc:	ldr	x8, [sp, #24]
  40dde0:	str	x8, [sp, #16]
  40dde4:	ldr	x0, [sp, #16]
  40dde8:	mov	w1, #0xa                   	// #10
  40ddec:	bl	401e20 <strchrnul@plt>
  40ddf0:	str	x0, [sp, #32]
  40ddf4:	ldr	x8, [sp, #32]
  40ddf8:	ldrb	w9, [x8]
  40ddfc:	cbz	w9, 40de5c <argp_failure@@Base+0xcd0>
  40de00:	mov	w8, #0x1                   	// #1
  40de04:	stur	w8, [x29, #-52]
  40de08:	str	wzr, [sp, #12]
  40de0c:	ldr	w8, [sp, #12]
  40de10:	ldur	x9, [x29, #-48]
  40de14:	ldrb	w10, [x9]
  40de18:	cmp	w8, w10
  40de1c:	b.ge	40de4c <argp_failure@@Base+0xcc0>  // b.tcont
  40de20:	ldr	x8, [sp, #32]
  40de24:	add	x8, x8, #0x1
  40de28:	str	x8, [sp, #16]
  40de2c:	ldr	x0, [sp, #16]
  40de30:	mov	w1, #0xa                   	// #10
  40de34:	bl	401e20 <strchrnul@plt>
  40de38:	str	x0, [sp, #32]
  40de3c:	ldr	w8, [sp, #12]
  40de40:	add	w8, w8, #0x1
  40de44:	str	w8, [sp, #12]
  40de48:	b	40de0c <argp_failure@@Base+0xc80>
  40de4c:	ldur	x8, [x29, #-24]
  40de50:	ldr	x9, [x8]
  40de54:	add	x9, x9, #0x1
  40de58:	str	x9, [x8]
  40de5c:	ldur	x0, [x29, #-40]
  40de60:	ldr	x8, [sp, #32]
  40de64:	add	x8, x8, #0x1
  40de68:	ldr	x9, [sp, #16]
  40de6c:	subs	x1, x8, x9
  40de70:	bl	40f9ac <argp_failure@@Base+0x2820>
  40de74:	ldur	x0, [x29, #-40]
  40de78:	ldr	x1, [sp, #16]
  40de7c:	ldr	x8, [sp, #32]
  40de80:	ldr	x9, [sp, #16]
  40de84:	subs	x2, x8, x9
  40de88:	bl	412938 <argp_failure@@Base+0x57ac>
  40de8c:	ldr	x8, [sp, #24]
  40de90:	cbz	x8, 40deac <argp_failure@@Base+0xd20>
  40de94:	ldr	x8, [sp, #24]
  40de98:	ldr	x9, [sp, #40]
  40de9c:	cmp	x8, x9
  40dea0:	b.eq	40deac <argp_failure@@Base+0xd20>  // b.none
  40dea4:	ldr	x0, [sp, #24]
  40dea8:	bl	401d60 <free@plt>
  40deac:	ldr	x8, [sp, #48]
  40deb0:	cbz	x8, 40defc <argp_failure@@Base+0xd70>
  40deb4:	ldr	x8, [sp, #48]
  40deb8:	ldr	x8, [x8]
  40debc:	cbz	x8, 40defc <argp_failure@@Base+0xd70>
  40dec0:	ldr	x8, [sp, #48]
  40dec4:	add	x9, x8, #0x20
  40dec8:	str	x9, [sp, #48]
  40decc:	ldr	x0, [x8]
  40ded0:	ldur	x1, [x29, #-16]
  40ded4:	ldur	x2, [x29, #-24]
  40ded8:	ldur	w3, [x29, #-28]
  40dedc:	ldur	x4, [x29, #-40]
  40dee0:	bl	40dd64 <argp_failure@@Base+0xbd8>
  40dee4:	cmp	w0, #0x0
  40dee8:	cset	w10, ne  // ne = any
  40deec:	eor	w10, w10, #0x1
  40def0:	and	w10, w10, #0x1
  40def4:	stur	w10, [x29, #-28]
  40def8:	b	40deb4 <argp_failure@@Base+0xd28>
  40defc:	ldur	w8, [x29, #-28]
  40df00:	cbz	w8, 40df50 <argp_failure@@Base+0xdc4>
  40df04:	ldur	w8, [x29, #-52]
  40df08:	cbz	w8, 40df50 <argp_failure@@Base+0xdc4>
  40df0c:	ldr	x8, [sp, #32]
  40df10:	ldrb	w9, [x8]
  40df14:	cbz	w9, 40df30 <argp_failure@@Base+0xda4>
  40df18:	ldur	x8, [x29, #-48]
  40df1c:	ldrb	w9, [x8]
  40df20:	add	w9, w9, #0x1
  40df24:	strb	w9, [x8]
  40df28:	stur	wzr, [x29, #-28]
  40df2c:	b	40df50 <argp_failure@@Base+0xdc4>
  40df30:	ldur	x8, [x29, #-48]
  40df34:	ldrb	w9, [x8]
  40df38:	cmp	w9, #0x0
  40df3c:	cset	w9, le
  40df40:	tbnz	w9, #0, 40df50 <argp_failure@@Base+0xdc4>
  40df44:	ldur	x8, [x29, #-48]
  40df48:	mov	w9, #0x0                   	// #0
  40df4c:	strb	w9, [x8]
  40df50:	ldur	w8, [x29, #-28]
  40df54:	cmp	w8, #0x0
  40df58:	cset	w8, ne  // ne = any
  40df5c:	eor	w8, w8, #0x1
  40df60:	and	w0, w8, #0x1
  40df64:	ldp	x29, x30, [sp, #112]
  40df68:	add	sp, sp, #0x80
  40df6c:	ret
  40df70:	sub	sp, sp, #0xb0
  40df74:	stp	x29, x30, [sp, #160]
  40df78:	add	x29, sp, #0xa0
  40df7c:	mov	x8, xzr
  40df80:	stur	x0, [x29, #-8]
  40df84:	stur	x1, [x29, #-16]
  40df88:	stur	w2, [x29, #-20]
  40df8c:	stur	w3, [x29, #-24]
  40df90:	stur	w4, [x29, #-28]
  40df94:	stur	x5, [x29, #-40]
  40df98:	stur	xzr, [x29, #-64]
  40df9c:	str	x8, [sp, #80]
  40dfa0:	str	wzr, [sp, #76]
  40dfa4:	ldur	x8, [x29, #-8]
  40dfa8:	ldr	x8, [x8, #32]
  40dfac:	str	x8, [sp, #64]
  40dfb0:	ldur	x8, [x29, #-8]
  40dfb4:	ldr	x8, [x8, #24]
  40dfb8:	cbz	x8, 40e09c <argp_failure@@Base+0xf10>
  40dfbc:	ldur	x8, [x29, #-8]
  40dfc0:	ldr	x0, [x8, #24]
  40dfc4:	mov	w1, #0xb                   	// #11
  40dfc8:	bl	401d90 <strchr@plt>
  40dfcc:	str	x0, [sp, #56]
  40dfd0:	ldr	x8, [sp, #56]
  40dfd4:	cbz	x8, 40e04c <argp_failure@@Base+0xec0>
  40dfd8:	ldur	w8, [x29, #-20]
  40dfdc:	cbz	w8, 40e004 <argp_failure@@Base+0xe78>
  40dfe0:	ldr	x8, [sp, #56]
  40dfe4:	add	x8, x8, #0x1
  40dfe8:	stur	x8, [x29, #-56]
  40dfec:	ldur	x8, [x29, #-56]
  40dff0:	ldrb	w9, [x8]
  40dff4:	cbnz	w9, 40e000 <argp_failure@@Base+0xe74>
  40dff8:	mov	x8, xzr
  40dffc:	stur	x8, [x29, #-56]
  40e000:	b	40e048 <argp_failure@@Base+0xebc>
  40e004:	ldr	x8, [sp, #56]
  40e008:	ldur	x9, [x29, #-8]
  40e00c:	ldr	x9, [x9, #24]
  40e010:	subs	x8, x8, x9
  40e014:	stur	x8, [x29, #-64]
  40e018:	ldur	x8, [x29, #-64]
  40e01c:	cbz	x8, 40e038 <argp_failure@@Base+0xeac>
  40e020:	ldur	x8, [x29, #-8]
  40e024:	ldr	x0, [x8, #24]
  40e028:	ldur	x1, [x29, #-64]
  40e02c:	bl	401d80 <strndup@plt>
  40e030:	str	x0, [sp, #48]
  40e034:	b	40e040 <argp_failure@@Base+0xeb4>
  40e038:	mov	x8, xzr
  40e03c:	str	x8, [sp, #48]
  40e040:	ldr	x8, [sp, #48]
  40e044:	stur	x8, [x29, #-56]
  40e048:	b	40e074 <argp_failure@@Base+0xee8>
  40e04c:	ldur	w8, [x29, #-20]
  40e050:	cbz	w8, 40e060 <argp_failure@@Base+0xed4>
  40e054:	mov	x8, xzr
  40e058:	str	x8, [sp, #40]
  40e05c:	b	40e06c <argp_failure@@Base+0xee0>
  40e060:	ldur	x8, [x29, #-8]
  40e064:	ldr	x8, [x8, #24]
  40e068:	str	x8, [sp, #40]
  40e06c:	ldr	x8, [sp, #40]
  40e070:	stur	x8, [x29, #-56]
  40e074:	ldur	x8, [x29, #-56]
  40e078:	cbz	x8, 40e088 <argp_failure@@Base+0xefc>
  40e07c:	ldur	x8, [x29, #-56]
  40e080:	str	x8, [sp, #32]
  40e084:	b	40e090 <argp_failure@@Base+0xf04>
  40e088:	mov	x8, xzr
  40e08c:	str	x8, [sp, #32]
  40e090:	ldr	x8, [sp, #32]
  40e094:	stur	x8, [x29, #-72]
  40e098:	b	40e0a8 <argp_failure@@Base+0xf1c>
  40e09c:	mov	x8, xzr
  40e0a0:	stur	x8, [x29, #-56]
  40e0a4:	stur	x8, [x29, #-72]
  40e0a8:	ldur	x8, [x29, #-8]
  40e0ac:	ldr	x8, [x8, #40]
  40e0b0:	cbz	x8, 40e0fc <argp_failure@@Base+0xf70>
  40e0b4:	ldur	x0, [x29, #-8]
  40e0b8:	ldur	x1, [x29, #-16]
  40e0bc:	bl	40a188 <argp_parse@@Base+0xd3c>
  40e0c0:	str	x0, [sp, #80]
  40e0c4:	ldur	x8, [x29, #-8]
  40e0c8:	ldr	x8, [x8, #40]
  40e0cc:	ldur	w9, [x29, #-20]
  40e0d0:	mov	w10, #0x1                   	// #1
  40e0d4:	movk	w10, #0x200, lsl #16
  40e0d8:	mov	w11, #0x2                   	// #2
  40e0dc:	movk	w11, #0x200, lsl #16
  40e0e0:	cmp	w9, #0x0
  40e0e4:	csel	w0, w11, w10, ne  // ne = any
  40e0e8:	ldur	x1, [x29, #-72]
  40e0ec:	ldr	x2, [sp, #80]
  40e0f0:	blr	x8
  40e0f4:	stur	x0, [x29, #-48]
  40e0f8:	b	40e104 <argp_failure@@Base+0xf78>
  40e0fc:	ldur	x8, [x29, #-72]
  40e100:	stur	x8, [x29, #-48]
  40e104:	ldur	x8, [x29, #-48]
  40e108:	cbz	x8, 40e15c <argp_failure@@Base+0xfd0>
  40e10c:	ldur	w8, [x29, #-24]
  40e110:	cbz	w8, 40e120 <argp_failure@@Base+0xf94>
  40e114:	ldur	x0, [x29, #-40]
  40e118:	mov	w1, #0xa                   	// #10
  40e11c:	bl	412a38 <argp_failure@@Base+0x58ac>
  40e120:	ldur	x0, [x29, #-40]
  40e124:	ldur	x1, [x29, #-48]
  40e128:	bl	4129c8 <argp_failure@@Base+0x583c>
  40e12c:	ldur	x8, [x29, #-40]
  40e130:	mov	x0, x8
  40e134:	bl	412be8 <argp_failure@@Base+0x5a5c>
  40e138:	ldur	x8, [x29, #-40]
  40e13c:	ldr	x8, [x8, #8]
  40e140:	cmp	x0, x8
  40e144:	b.ls	40e154 <argp_failure@@Base+0xfc8>  // b.plast
  40e148:	ldur	x0, [x29, #-40]
  40e14c:	mov	w1, #0xa                   	// #10
  40e150:	bl	412a38 <argp_failure@@Base+0x58ac>
  40e154:	mov	w8, #0x1                   	// #1
  40e158:	str	w8, [sp, #76]
  40e15c:	ldur	x8, [x29, #-48]
  40e160:	cbz	x8, 40e17c <argp_failure@@Base+0xff0>
  40e164:	ldur	x8, [x29, #-48]
  40e168:	ldur	x9, [x29, #-72]
  40e16c:	cmp	x8, x9
  40e170:	b.eq	40e17c <argp_failure@@Base+0xff0>  // b.none
  40e174:	ldur	x0, [x29, #-48]
  40e178:	bl	401d60 <free@plt>
  40e17c:	ldur	x8, [x29, #-56]
  40e180:	cbz	x8, 40e194 <argp_failure@@Base+0x1008>
  40e184:	ldur	x8, [x29, #-64]
  40e188:	cbz	x8, 40e194 <argp_failure@@Base+0x1008>
  40e18c:	ldur	x0, [x29, #-56]
  40e190:	bl	401d60 <free@plt>
  40e194:	ldur	w8, [x29, #-20]
  40e198:	cbz	w8, 40e234 <argp_failure@@Base+0x10a8>
  40e19c:	ldur	x8, [x29, #-8]
  40e1a0:	ldr	x8, [x8, #40]
  40e1a4:	cbz	x8, 40e234 <argp_failure@@Base+0x10a8>
  40e1a8:	ldur	x8, [x29, #-8]
  40e1ac:	ldr	x8, [x8, #40]
  40e1b0:	ldr	x2, [sp, #80]
  40e1b4:	mov	w0, #0x4                   	// #4
  40e1b8:	movk	w0, #0x200, lsl #16
  40e1bc:	mov	x9, xzr
  40e1c0:	mov	x1, x9
  40e1c4:	blr	x8
  40e1c8:	stur	x0, [x29, #-48]
  40e1cc:	ldur	x8, [x29, #-48]
  40e1d0:	cbz	x8, 40e234 <argp_failure@@Base+0x10a8>
  40e1d4:	ldr	w8, [sp, #76]
  40e1d8:	cbnz	w8, 40e1e4 <argp_failure@@Base+0x1058>
  40e1dc:	ldur	w8, [x29, #-24]
  40e1e0:	cbz	w8, 40e1f0 <argp_failure@@Base+0x1064>
  40e1e4:	ldur	x0, [x29, #-40]
  40e1e8:	mov	w1, #0xa                   	// #10
  40e1ec:	bl	412a38 <argp_failure@@Base+0x58ac>
  40e1f0:	ldur	x0, [x29, #-40]
  40e1f4:	ldur	x1, [x29, #-48]
  40e1f8:	bl	4129c8 <argp_failure@@Base+0x583c>
  40e1fc:	ldur	x8, [x29, #-48]
  40e200:	mov	x0, x8
  40e204:	bl	401d60 <free@plt>
  40e208:	ldur	x0, [x29, #-40]
  40e20c:	bl	412be8 <argp_failure@@Base+0x5a5c>
  40e210:	ldur	x8, [x29, #-40]
  40e214:	ldr	x8, [x8, #8]
  40e218:	cmp	x0, x8
  40e21c:	b.ls	40e22c <argp_failure@@Base+0x10a0>  // b.plast
  40e220:	ldur	x0, [x29, #-40]
  40e224:	mov	w1, #0xa                   	// #10
  40e228:	bl	412a38 <argp_failure@@Base+0x58ac>
  40e22c:	mov	w8, #0x1                   	// #1
  40e230:	str	w8, [sp, #76]
  40e234:	ldr	x8, [sp, #64]
  40e238:	cbz	x8, 40e2fc <argp_failure@@Base+0x1170>
  40e23c:	ldr	x8, [sp, #64]
  40e240:	ldr	x8, [x8]
  40e244:	mov	w9, #0x0                   	// #0
  40e248:	str	w9, [sp, #28]
  40e24c:	cbz	x8, 40e27c <argp_failure@@Base+0x10f0>
  40e250:	ldur	w8, [x29, #-28]
  40e254:	mov	w9, #0x0                   	// #0
  40e258:	str	w9, [sp, #24]
  40e25c:	cbz	w8, 40e270 <argp_failure@@Base+0x10e4>
  40e260:	ldr	w8, [sp, #76]
  40e264:	cmp	w8, #0x0
  40e268:	cset	w8, ne  // ne = any
  40e26c:	str	w8, [sp, #24]
  40e270:	ldr	w8, [sp, #24]
  40e274:	eor	w8, w8, #0x1
  40e278:	str	w8, [sp, #28]
  40e27c:	ldr	w8, [sp, #28]
  40e280:	tbnz	w8, #0, 40e288 <argp_failure@@Base+0x10fc>
  40e284:	b	40e2fc <argp_failure@@Base+0x1170>
  40e288:	ldr	x8, [sp, #64]
  40e28c:	add	x9, x8, #0x20
  40e290:	str	x9, [sp, #64]
  40e294:	ldr	x0, [x8]
  40e298:	ldur	x1, [x29, #-16]
  40e29c:	ldur	w2, [x29, #-20]
  40e2a0:	ldr	w10, [sp, #76]
  40e2a4:	mov	w11, #0x1                   	// #1
  40e2a8:	str	x0, [sp, #16]
  40e2ac:	str	x1, [sp, #8]
  40e2b0:	str	w2, [sp, #4]
  40e2b4:	str	w11, [sp]
  40e2b8:	cbnz	w10, 40e2cc <argp_failure@@Base+0x1140>
  40e2bc:	ldur	w8, [x29, #-24]
  40e2c0:	cmp	w8, #0x0
  40e2c4:	cset	w8, ne  // ne = any
  40e2c8:	str	w8, [sp]
  40e2cc:	ldr	w8, [sp]
  40e2d0:	and	w3, w8, #0x1
  40e2d4:	ldur	w4, [x29, #-28]
  40e2d8:	ldur	x5, [x29, #-40]
  40e2dc:	ldr	x0, [sp, #16]
  40e2e0:	ldr	x1, [sp, #8]
  40e2e4:	ldr	w2, [sp, #4]
  40e2e8:	bl	40df70 <argp_failure@@Base+0xde4>
  40e2ec:	ldr	w8, [sp, #76]
  40e2f0:	orr	w8, w8, w0
  40e2f4:	str	w8, [sp, #76]
  40e2f8:	b	40e23c <argp_failure@@Base+0x10b0>
  40e2fc:	ldr	w0, [sp, #76]
  40e300:	ldp	x29, x30, [sp, #160]
  40e304:	add	sp, sp, #0xb0
  40e308:	ret
  40e30c:	sub	sp, sp, #0x80
  40e310:	stp	x29, x30, [sp, #112]
  40e314:	add	x29, sp, #0x70
  40e318:	adrp	x8, 428000 <argp_failure@@Base+0x1ae74>
  40e31c:	add	x8, x8, #0x4b0
  40e320:	stur	x0, [x29, #-8]
  40e324:	stur	x1, [x29, #-16]
  40e328:	stur	x2, [x29, #-24]
  40e32c:	str	xzr, [sp, #56]
  40e330:	str	xzr, [sp, #64]
  40e334:	ldur	x9, [x29, #-8]
  40e338:	ldr	x9, [x9]
  40e33c:	stur	x9, [x29, #-40]
  40e340:	ldur	x9, [x29, #-8]
  40e344:	ldr	w10, [x9, #8]
  40e348:	stur	w10, [x29, #-28]
  40e34c:	str	x8, [sp, #32]
  40e350:	ldur	w8, [x29, #-28]
  40e354:	cmp	w8, #0x0
  40e358:	cset	w8, ls  // ls = plast
  40e35c:	tbnz	w8, #0, 40e390 <argp_failure@@Base+0x1204>
  40e360:	ldur	x0, [x29, #-40]
  40e364:	ldur	x1, [x29, #-16]
  40e368:	ldur	x2, [x29, #-24]
  40e36c:	add	x3, sp, #0x38
  40e370:	bl	40fa78 <argp_failure@@Base+0x28ec>
  40e374:	ldur	x8, [x29, #-40]
  40e378:	add	x8, x8, #0x38
  40e37c:	stur	x8, [x29, #-40]
  40e380:	ldur	w9, [x29, #-28]
  40e384:	subs	w9, w9, #0x1
  40e388:	stur	w9, [x29, #-28]
  40e38c:	b	40e350 <argp_failure@@Base+0x11c4>
  40e390:	ldr	w8, [sp, #68]
  40e394:	cbz	w8, 40e460 <argp_failure@@Base+0x12d4>
  40e398:	ldr	x8, [sp, #32]
  40e39c:	ldr	w9, [x8, #4]
  40e3a0:	cbz	w9, 40e460 <argp_failure@@Base+0x12d4>
  40e3a4:	adrp	x8, 415000 <argp_failure@@Base+0x7e74>
  40e3a8:	add	x8, x8, #0xc80
  40e3ac:	str	x8, [sp, #48]
  40e3b0:	ldr	x0, [sp, #48]
  40e3b4:	ldur	x8, [x29, #-16]
  40e3b8:	str	x0, [sp, #24]
  40e3bc:	cbz	x8, 40e3d0 <argp_failure@@Base+0x1244>
  40e3c0:	ldur	x8, [x29, #-16]
  40e3c4:	ldr	x8, [x8]
  40e3c8:	str	x8, [sp, #16]
  40e3cc:	b	40e3d8 <argp_failure@@Base+0x124c>
  40e3d0:	mov	x8, xzr
  40e3d4:	str	x8, [sp, #16]
  40e3d8:	ldr	x8, [sp, #16]
  40e3dc:	ldur	x3, [x29, #-16]
  40e3e0:	ldr	x0, [sp, #24]
  40e3e4:	mov	w1, #0x5                   	// #5
  40e3e8:	movk	w1, #0x200, lsl #16
  40e3ec:	mov	x2, x8
  40e3f0:	bl	40fa08 <argp_failure@@Base+0x287c>
  40e3f4:	str	x0, [sp, #40]
  40e3f8:	ldr	x8, [sp, #40]
  40e3fc:	cbz	x8, 40e440 <argp_failure@@Base+0x12b4>
  40e400:	ldr	x8, [sp, #40]
  40e404:	ldrb	w9, [x8]
  40e408:	cbz	w9, 40e440 <argp_failure@@Base+0x12b4>
  40e40c:	ldur	x0, [x29, #-24]
  40e410:	mov	w8, #0xa                   	// #10
  40e414:	mov	w1, w8
  40e418:	str	w8, [sp, #12]
  40e41c:	bl	412a38 <argp_failure@@Base+0x58ac>
  40e420:	ldur	x9, [x29, #-24]
  40e424:	ldr	x1, [sp, #40]
  40e428:	mov	x0, x9
  40e42c:	bl	4129c8 <argp_failure@@Base+0x583c>
  40e430:	ldur	x9, [x29, #-24]
  40e434:	mov	x0, x9
  40e438:	ldr	w1, [sp, #12]
  40e43c:	bl	412a38 <argp_failure@@Base+0x58ac>
  40e440:	ldr	x8, [sp, #40]
  40e444:	cbz	x8, 40e460 <argp_failure@@Base+0x12d4>
  40e448:	ldr	x8, [sp, #40]
  40e44c:	ldr	x9, [sp, #48]
  40e450:	cmp	x8, x9
  40e454:	b.eq	40e460 <argp_failure@@Base+0x12d4>  // b.none
  40e458:	ldr	x0, [sp, #40]
  40e45c:	bl	401d60 <free@plt>
  40e460:	ldp	x29, x30, [sp, #112]
  40e464:	add	sp, sp, #0x80
  40e468:	ret
  40e46c:	sub	sp, sp, #0x30
  40e470:	stp	x29, x30, [sp, #32]
  40e474:	add	x29, sp, #0x20
  40e478:	stur	x0, [x29, #-8]
  40e47c:	ldur	x8, [x29, #-8]
  40e480:	ldr	x8, [x8, #24]
  40e484:	str	x8, [sp, #16]
  40e488:	ldr	x8, [sp, #16]
  40e48c:	cbz	x8, 40e4b0 <argp_failure@@Base+0x1324>
  40e490:	ldr	x8, [sp, #16]
  40e494:	ldr	x8, [x8, #40]
  40e498:	str	x8, [sp, #8]
  40e49c:	ldr	x0, [sp, #16]
  40e4a0:	bl	401d60 <free@plt>
  40e4a4:	ldr	x8, [sp, #8]
  40e4a8:	str	x8, [sp, #16]
  40e4ac:	b	40e488 <argp_failure@@Base+0x12fc>
  40e4b0:	ldur	x8, [x29, #-8]
  40e4b4:	ldr	w9, [x8, #8]
  40e4b8:	cmp	w9, #0x0
  40e4bc:	cset	w9, ls  // ls = plast
  40e4c0:	tbnz	w9, #0, 40e4dc <argp_failure@@Base+0x1350>
  40e4c4:	ldur	x8, [x29, #-8]
  40e4c8:	ldr	x0, [x8]
  40e4cc:	bl	401d60 <free@plt>
  40e4d0:	ldur	x8, [x29, #-8]
  40e4d4:	ldr	x0, [x8, #16]
  40e4d8:	bl	401d60 <free@plt>
  40e4dc:	ldur	x0, [x29, #-8]
  40e4e0:	bl	401d60 <free@plt>
  40e4e4:	ldp	x29, x30, [sp, #32]
  40e4e8:	add	sp, sp, #0x30
  40e4ec:	ret
  40e4f0:	sub	sp, sp, #0x30
  40e4f4:	stp	x29, x30, [sp, #32]
  40e4f8:	add	x29, sp, #0x20
  40e4fc:	adrp	x8, 415000 <argp_failure@@Base+0x7e74>
  40e500:	add	x8, x8, #0xd10
  40e504:	adrp	x9, 428000 <argp_failure@@Base+0x1ae74>
  40e508:	add	x9, x9, #0x4b0
  40e50c:	stur	x0, [x29, #-8]
  40e510:	str	x1, [sp, #16]
  40e514:	str	x8, [sp, #8]
  40e518:	str	x9, [sp]
  40e51c:	ldr	x8, [sp, #8]
  40e520:	ldr	x8, [x8]
  40e524:	cbz	x8, 40e5a8 <argp_failure@@Base+0x141c>
  40e528:	ldr	x8, [sp, #8]
  40e52c:	ldr	w9, [x8, #8]
  40e530:	cbnz	w9, 40e544 <argp_failure@@Base+0x13b8>
  40e534:	ldr	x8, [sp, #8]
  40e538:	ldr	x8, [x8, #16]
  40e53c:	cmp	x8, #0x20
  40e540:	b.ne	40e548 <argp_failure@@Base+0x13bc>  // b.any
  40e544:	b	40e598 <argp_failure@@Base+0x140c>
  40e548:	ldr	x8, [sp, #16]
  40e54c:	ldr	x9, [sp, #8]
  40e550:	ldr	x9, [x9, #16]
  40e554:	ldr	w10, [x8, x9]
  40e558:	ldr	x8, [sp, #16]
  40e55c:	ldr	w11, [x8, #32]
  40e560:	cmp	w10, w11
  40e564:	b.lt	40e598 <argp_failure@@Base+0x140c>  // b.tstop
  40e568:	ldur	x0, [x29, #-8]
  40e56c:	ldr	x8, [sp, #8]
  40e570:	ldr	x5, [x8]
  40e574:	mov	w9, wzr
  40e578:	mov	w1, w9
  40e57c:	mov	w2, w9
  40e580:	adrp	x3, 415000 <argp_failure@@Base+0x7e74>
  40e584:	add	x3, x3, #0xb49
  40e588:	adrp	x4, 415000 <argp_failure@@Base+0x7e74>
  40e58c:	add	x4, x4, #0xb41
  40e590:	bl	40d18c <argp_failure@@Base>
  40e594:	b	40e5c8 <argp_failure@@Base+0x143c>
  40e598:	ldr	x8, [sp, #8]
  40e59c:	add	x8, x8, #0x18
  40e5a0:	str	x8, [sp, #8]
  40e5a4:	b	40e51c <argp_failure@@Base+0x1390>
  40e5a8:	ldr	x1, [sp, #16]
  40e5ac:	adrp	x0, 428000 <argp_failure@@Base+0x1ae74>
  40e5b0:	add	x0, x0, #0x4b0
  40e5b4:	mov	x2, #0x28                  	// #40
  40e5b8:	bl	401ac0 <memcpy@plt>
  40e5bc:	mov	w8, #0x1                   	// #1
  40e5c0:	ldr	x9, [sp]
  40e5c4:	str	w8, [x9, #36]
  40e5c8:	ldp	x29, x30, [sp, #32]
  40e5cc:	add	sp, sp, #0x30
  40e5d0:	ret
  40e5d4:	sub	sp, sp, #0x80
  40e5d8:	stp	x29, x30, [sp, #112]
  40e5dc:	add	x29, sp, #0x70
  40e5e0:	mov	x8, #0x20                  	// #32
  40e5e4:	adrp	x9, 415000 <argp_failure@@Base+0x7e74>
  40e5e8:	add	x9, x9, #0xb81
  40e5ec:	adrp	x10, 415000 <argp_failure@@Base+0x7e74>
  40e5f0:	add	x10, x10, #0xb8d
  40e5f4:	stur	x0, [x29, #-8]
  40e5f8:	stur	x1, [x29, #-16]
  40e5fc:	ldur	x11, [x29, #-8]
  40e600:	ldr	x11, [x11]
  40e604:	stur	x11, [x29, #-40]
  40e608:	stur	wzr, [x29, #-52]
  40e60c:	mov	x0, x8
  40e610:	str	x9, [sp, #32]
  40e614:	str	x10, [sp, #24]
  40e618:	bl	401c10 <malloc@plt>
  40e61c:	str	x0, [sp, #48]
  40e620:	ldr	x8, [sp, #48]
  40e624:	cbz	x8, 40e62c <argp_failure@@Base+0x14a0>
  40e628:	b	40e644 <argp_failure@@Base+0x14b8>
  40e62c:	adrp	x0, 415000 <argp_failure@@Base+0x7e74>
  40e630:	add	x0, x0, #0xb7d
  40e634:	ldr	x1, [sp, #32]
  40e638:	mov	w2, #0x1ba                 	// #442
  40e63c:	ldr	x3, [sp, #24]
  40e640:	bl	401ea0 <__assert_fail@plt>
  40e644:	ldr	x8, [sp, #48]
  40e648:	str	wzr, [x8, #8]
  40e64c:	ldr	x8, [sp, #48]
  40e650:	mov	x9, xzr
  40e654:	str	x9, [x8, #24]
  40e658:	ldur	x8, [x29, #-40]
  40e65c:	cbz	x8, 40e8f0 <argp_failure@@Base+0x1764>
  40e660:	str	wzr, [sp, #44]
  40e664:	ldur	x8, [x29, #-40]
  40e668:	ldr	w9, [x8, #24]
  40e66c:	and	w9, w9, #0x4
  40e670:	cbnz	w9, 40e678 <argp_failure@@Base+0x14ec>
  40e674:	b	40e690 <argp_failure@@Base+0x1504>
  40e678:	adrp	x0, 415000 <argp_failure@@Base+0x7e74>
  40e67c:	add	x0, x0, #0xbcd
  40e680:	ldr	x1, [sp, #32]
  40e684:	mov	w2, #0x1c4                 	// #452
  40e688:	ldr	x3, [sp, #24]
  40e68c:	bl	401ea0 <__assert_fail@plt>
  40e690:	ldur	x8, [x29, #-40]
  40e694:	stur	x8, [x29, #-32]
  40e698:	ldur	x0, [x29, #-32]
  40e69c:	bl	40aff0 <argp_usage@@Base+0xcc>
  40e6a0:	cmp	w0, #0x0
  40e6a4:	cset	w8, ne  // ne = any
  40e6a8:	eor	w8, w8, #0x1
  40e6ac:	tbnz	w8, #0, 40e6b4 <argp_failure@@Base+0x1528>
  40e6b0:	b	40e6fc <argp_failure@@Base+0x1570>
  40e6b4:	ldur	x8, [x29, #-32]
  40e6b8:	ldr	w9, [x8, #24]
  40e6bc:	and	w9, w9, #0x4
  40e6c0:	cbnz	w9, 40e6d4 <argp_failure@@Base+0x1548>
  40e6c4:	ldr	x8, [sp, #48]
  40e6c8:	ldr	w9, [x8, #8]
  40e6cc:	add	w9, w9, #0x1
  40e6d0:	str	w9, [x8, #8]
  40e6d4:	ldur	x0, [x29, #-32]
  40e6d8:	bl	40af58 <argp_usage@@Base+0x34>
  40e6dc:	cbz	w0, 40e6ec <argp_failure@@Base+0x1560>
  40e6e0:	ldur	w8, [x29, #-52]
  40e6e4:	add	w8, w8, #0x1
  40e6e8:	stur	w8, [x29, #-52]
  40e6ec:	ldur	x8, [x29, #-32]
  40e6f0:	add	x8, x8, #0x30
  40e6f4:	stur	x8, [x29, #-32]
  40e6f8:	b	40e698 <argp_failure@@Base+0x150c>
  40e6fc:	ldr	x8, [sp, #48]
  40e700:	ldr	w9, [x8, #8]
  40e704:	mov	w8, w9
  40e708:	mov	x10, #0x38                  	// #56
  40e70c:	mul	x0, x10, x8
  40e710:	bl	401c10 <malloc@plt>
  40e714:	ldr	x8, [sp, #48]
  40e718:	str	x0, [x8]
  40e71c:	ldur	w9, [x29, #-52]
  40e720:	add	w9, w9, #0x1
  40e724:	mov	w8, w9
  40e728:	ubfx	x0, x8, #0, #32
  40e72c:	bl	401c10 <malloc@plt>
  40e730:	ldr	x8, [sp, #48]
  40e734:	str	x0, [x8, #16]
  40e738:	ldr	x8, [sp, #48]
  40e73c:	ldr	x8, [x8]
  40e740:	cbz	x8, 40e754 <argp_failure@@Base+0x15c8>
  40e744:	ldr	x8, [sp, #48]
  40e748:	ldr	x8, [x8, #16]
  40e74c:	cbz	x8, 40e754 <argp_failure@@Base+0x15c8>
  40e750:	b	40e76c <argp_failure@@Base+0x15e0>
  40e754:	adrp	x0, 415000 <argp_failure@@Base+0x7e74>
  40e758:	add	x0, x0, #0xbdd
  40e75c:	ldr	x1, [sp, #32]
  40e760:	mov	w2, #0x1d2                 	// #466
  40e764:	ldr	x3, [sp, #24]
  40e768:	bl	401ea0 <__assert_fail@plt>
  40e76c:	ldr	x8, [sp, #48]
  40e770:	ldr	x8, [x8, #16]
  40e774:	stur	x8, [x29, #-24]
  40e778:	ldur	x8, [x29, #-40]
  40e77c:	stur	x8, [x29, #-32]
  40e780:	ldr	x8, [sp, #48]
  40e784:	ldr	x8, [x8]
  40e788:	stur	x8, [x29, #-48]
  40e78c:	ldur	x0, [x29, #-32]
  40e790:	bl	40aff0 <argp_usage@@Base+0xcc>
  40e794:	cmp	w0, #0x0
  40e798:	cset	w8, ne  // ne = any
  40e79c:	eor	w8, w8, #0x1
  40e7a0:	tbnz	w8, #0, 40e7a8 <argp_failure@@Base+0x161c>
  40e7a4:	b	40e8e4 <argp_failure@@Base+0x1758>
  40e7a8:	ldur	x8, [x29, #-32]
  40e7ac:	ldur	x9, [x29, #-48]
  40e7b0:	str	x8, [x9]
  40e7b4:	ldur	x8, [x29, #-48]
  40e7b8:	str	wzr, [x8, #8]
  40e7bc:	ldur	x8, [x29, #-24]
  40e7c0:	ldur	x9, [x29, #-48]
  40e7c4:	str	x8, [x9, #16]
  40e7c8:	ldur	x8, [x29, #-32]
  40e7cc:	ldr	w10, [x8, #40]
  40e7d0:	cbz	w10, 40e7e4 <argp_failure@@Base+0x1658>
  40e7d4:	ldur	x8, [x29, #-32]
  40e7d8:	ldr	w9, [x8, #40]
  40e7dc:	str	w9, [sp, #20]
  40e7e0:	b	40e81c <argp_failure@@Base+0x1690>
  40e7e4:	ldur	x8, [x29, #-32]
  40e7e8:	ldr	x8, [x8]
  40e7ec:	cbnz	x8, 40e80c <argp_failure@@Base+0x1680>
  40e7f0:	ldur	x8, [x29, #-32]
  40e7f4:	ldr	w9, [x8, #8]
  40e7f8:	cbnz	w9, 40e80c <argp_failure@@Base+0x1680>
  40e7fc:	ldr	w8, [sp, #44]
  40e800:	add	w8, w8, #0x1
  40e804:	str	w8, [sp, #16]
  40e808:	b	40e814 <argp_failure@@Base+0x1688>
  40e80c:	ldr	w8, [sp, #44]
  40e810:	str	w8, [sp, #16]
  40e814:	ldr	w8, [sp, #16]
  40e818:	str	w8, [sp, #20]
  40e81c:	ldr	w8, [sp, #20]
  40e820:	str	w8, [sp, #44]
  40e824:	ldur	x9, [x29, #-48]
  40e828:	str	w8, [x9, #24]
  40e82c:	ldur	x9, [x29, #-16]
  40e830:	ldur	x10, [x29, #-48]
  40e834:	str	x9, [x10, #32]
  40e838:	ldur	x9, [x29, #-8]
  40e83c:	ldur	x10, [x29, #-48]
  40e840:	str	x9, [x10, #40]
  40e844:	ldur	x8, [x29, #-48]
  40e848:	ldr	w9, [x8, #8]
  40e84c:	add	w9, w9, #0x1
  40e850:	str	w9, [x8, #8]
  40e854:	ldur	x0, [x29, #-32]
  40e858:	bl	40af58 <argp_usage@@Base+0x34>
  40e85c:	cbz	w0, 40e898 <argp_failure@@Base+0x170c>
  40e860:	ldur	x8, [x29, #-32]
  40e864:	ldr	w9, [x8, #8]
  40e868:	ldr	x8, [sp, #48]
  40e86c:	ldr	x1, [x8, #16]
  40e870:	ldur	x2, [x29, #-24]
  40e874:	mov	w0, w9
  40e878:	bl	40ed78 <argp_failure@@Base+0x1bec>
  40e87c:	cbnz	w0, 40e898 <argp_failure@@Base+0x170c>
  40e880:	ldur	x8, [x29, #-32]
  40e884:	ldr	w9, [x8, #8]
  40e888:	ldur	x8, [x29, #-24]
  40e88c:	add	x10, x8, #0x1
  40e890:	stur	x10, [x29, #-24]
  40e894:	strb	w9, [x8]
  40e898:	ldur	x8, [x29, #-32]
  40e89c:	add	x8, x8, #0x30
  40e8a0:	stur	x8, [x29, #-32]
  40e8a4:	ldur	x0, [x29, #-32]
  40e8a8:	bl	40aff0 <argp_usage@@Base+0xcc>
  40e8ac:	mov	w8, #0x0                   	// #0
  40e8b0:	str	w8, [sp, #12]
  40e8b4:	cbnz	w0, 40e8cc <argp_failure@@Base+0x1740>
  40e8b8:	ldur	x8, [x29, #-32]
  40e8bc:	ldr	w9, [x8, #24]
  40e8c0:	tst	w9, #0x4
  40e8c4:	cset	w9, ne  // ne = any
  40e8c8:	str	w9, [sp, #12]
  40e8cc:	ldr	w8, [sp, #12]
  40e8d0:	tbnz	w8, #0, 40e844 <argp_failure@@Base+0x16b8>
  40e8d4:	ldur	x8, [x29, #-48]
  40e8d8:	add	x8, x8, #0x38
  40e8dc:	stur	x8, [x29, #-48]
  40e8e0:	b	40e78c <argp_failure@@Base+0x1600>
  40e8e4:	ldur	x8, [x29, #-24]
  40e8e8:	mov	w9, #0x0                   	// #0
  40e8ec:	strb	w9, [x8]
  40e8f0:	ldr	x0, [sp, #48]
  40e8f4:	ldp	x29, x30, [sp, #112]
  40e8f8:	add	sp, sp, #0x80
  40e8fc:	ret
  40e900:	sub	sp, sp, #0x50
  40e904:	stp	x29, x30, [sp, #64]
  40e908:	add	x29, sp, #0x40
  40e90c:	mov	x8, #0x30                  	// #48
  40e910:	stur	x0, [x29, #-8]
  40e914:	stur	w1, [x29, #-12]
  40e918:	stur	x2, [x29, #-24]
  40e91c:	stur	w3, [x29, #-28]
  40e920:	str	x4, [sp, #24]
  40e924:	str	x5, [sp, #16]
  40e928:	mov	x0, x8
  40e92c:	bl	401c10 <malloc@plt>
  40e930:	str	x0, [sp, #8]
  40e934:	ldr	x8, [sp, #8]
  40e938:	cbz	x8, 40e9c4 <argp_failure@@Base+0x1838>
  40e93c:	ldur	w8, [x29, #-12]
  40e940:	ldr	x9, [sp, #8]
  40e944:	str	w8, [x9, #12]
  40e948:	ldur	x9, [x29, #-24]
  40e94c:	ldr	x10, [sp, #8]
  40e950:	str	x9, [x10]
  40e954:	ldur	w8, [x29, #-28]
  40e958:	ldr	x9, [sp, #8]
  40e95c:	str	w8, [x9, #8]
  40e960:	ldr	x9, [sp, #24]
  40e964:	ldr	x10, [sp, #8]
  40e968:	str	x9, [x10, #16]
  40e96c:	ldr	x9, [sp, #16]
  40e970:	ldr	x10, [sp, #8]
  40e974:	str	x9, [x10, #24]
  40e978:	ldr	x9, [sp, #24]
  40e97c:	cbz	x9, 40e994 <argp_failure@@Base+0x1808>
  40e980:	ldr	x8, [sp, #24]
  40e984:	ldr	w9, [x8, #32]
  40e988:	add	w9, w9, #0x1
  40e98c:	str	w9, [sp, #4]
  40e990:	b	40e99c <argp_failure@@Base+0x1810>
  40e994:	mov	w8, wzr
  40e998:	str	w8, [sp, #4]
  40e99c:	ldr	w8, [sp, #4]
  40e9a0:	ldr	x9, [sp, #8]
  40e9a4:	str	w8, [x9, #32]
  40e9a8:	ldur	x9, [x29, #-8]
  40e9ac:	ldr	x9, [x9, #24]
  40e9b0:	ldr	x10, [sp, #8]
  40e9b4:	str	x9, [x10, #40]
  40e9b8:	ldr	x9, [sp, #8]
  40e9bc:	ldur	x10, [x29, #-8]
  40e9c0:	str	x9, [x10, #24]
  40e9c4:	ldr	x0, [sp, #8]
  40e9c8:	ldp	x29, x30, [sp, #64]
  40e9cc:	add	sp, sp, #0x50
  40e9d0:	ret
  40e9d4:	sub	sp, sp, #0xa0
  40e9d8:	stp	x29, x30, [sp, #144]
  40e9dc:	add	x29, sp, #0x90
  40e9e0:	stur	x0, [x29, #-8]
  40e9e4:	stur	x1, [x29, #-16]
  40e9e8:	ldur	x8, [x29, #-8]
  40e9ec:	add	x8, x8, #0x18
  40e9f0:	stur	x8, [x29, #-24]
  40e9f4:	ldur	x8, [x29, #-24]
  40e9f8:	ldr	x8, [x8]
  40e9fc:	cbz	x8, 40ea14 <argp_failure@@Base+0x1888>
  40ea00:	ldur	x8, [x29, #-24]
  40ea04:	ldr	x8, [x8]
  40ea08:	add	x8, x8, #0x28
  40ea0c:	stur	x8, [x29, #-24]
  40ea10:	b	40e9f4 <argp_failure@@Base+0x1868>
  40ea14:	ldur	x8, [x29, #-16]
  40ea18:	ldr	x8, [x8, #24]
  40ea1c:	ldur	x9, [x29, #-24]
  40ea20:	str	x8, [x9]
  40ea24:	ldur	x8, [x29, #-16]
  40ea28:	mov	x9, xzr
  40ea2c:	str	x9, [x8, #24]
  40ea30:	ldur	x8, [x29, #-16]
  40ea34:	ldr	w10, [x8, #8]
  40ea38:	cmp	w10, #0x0
  40ea3c:	cset	w10, ls  // ls = plast
  40ea40:	tbnz	w10, #0, 40ed64 <argp_failure@@Base+0x1bd8>
  40ea44:	ldur	x8, [x29, #-8]
  40ea48:	ldr	w9, [x8, #8]
  40ea4c:	cbnz	w9, 40ea8c <argp_failure@@Base+0x1900>
  40ea50:	ldur	x8, [x29, #-16]
  40ea54:	ldr	w9, [x8, #8]
  40ea58:	ldur	x8, [x29, #-8]
  40ea5c:	str	w9, [x8, #8]
  40ea60:	ldur	x8, [x29, #-16]
  40ea64:	ldr	x8, [x8]
  40ea68:	ldur	x10, [x29, #-8]
  40ea6c:	str	x8, [x10]
  40ea70:	ldur	x8, [x29, #-16]
  40ea74:	ldr	x8, [x8, #16]
  40ea78:	ldur	x10, [x29, #-8]
  40ea7c:	str	x8, [x10, #16]
  40ea80:	ldur	x8, [x29, #-16]
  40ea84:	str	wzr, [x8, #8]
  40ea88:	b	40ed64 <argp_failure@@Base+0x1bd8>
  40ea8c:	ldur	x8, [x29, #-8]
  40ea90:	ldr	w9, [x8, #8]
  40ea94:	ldur	x8, [x29, #-16]
  40ea98:	ldr	w10, [x8, #8]
  40ea9c:	add	w9, w9, w10
  40eaa0:	stur	w9, [x29, #-60]
  40eaa4:	ldur	w9, [x29, #-60]
  40eaa8:	mov	w8, w9
  40eaac:	mov	x11, #0x38                  	// #56
  40eab0:	mul	x0, x8, x11
  40eab4:	bl	401c10 <malloc@plt>
  40eab8:	str	x0, [sp, #72]
  40eabc:	ldur	x8, [x29, #-8]
  40eac0:	ldr	x0, [x8, #16]
  40eac4:	bl	401b20 <strlen@plt>
  40eac8:	str	w0, [sp, #68]
  40eacc:	ldr	w9, [sp, #68]
  40ead0:	mov	w8, w9
  40ead4:	ldur	x11, [x29, #-16]
  40ead8:	ldr	x0, [x11, #16]
  40eadc:	str	x8, [sp, #24]
  40eae0:	bl	401b20 <strlen@plt>
  40eae4:	ldr	x8, [sp, #24]
  40eae8:	add	x11, x8, x0
  40eaec:	add	x0, x11, #0x1
  40eaf0:	bl	401c10 <malloc@plt>
  40eaf4:	str	x0, [sp, #56]
  40eaf8:	ldr	x8, [sp, #72]
  40eafc:	cbz	x8, 40eb0c <argp_failure@@Base+0x1980>
  40eb00:	ldr	x8, [sp, #56]
  40eb04:	cbz	x8, 40eb0c <argp_failure@@Base+0x1980>
  40eb08:	b	40eb2c <argp_failure@@Base+0x19a0>
  40eb0c:	adrp	x0, 415000 <argp_failure@@Base+0x7e74>
  40eb10:	add	x0, x0, #0xc00
  40eb14:	adrp	x1, 415000 <argp_failure@@Base+0x7e74>
  40eb18:	add	x1, x1, #0xb81
  40eb1c:	mov	w2, #0x372                 	// #882
  40eb20:	adrp	x3, 415000 <argp_failure@@Base+0x7e74>
  40eb24:	add	x3, x3, #0xc19
  40eb28:	bl	401ea0 <__assert_fail@plt>
  40eb2c:	ldr	x8, [sp, #72]
  40eb30:	ldur	x9, [x29, #-8]
  40eb34:	ldr	x1, [x9]
  40eb38:	ldur	x9, [x29, #-8]
  40eb3c:	ldr	w10, [x9, #8]
  40eb40:	mov	w9, w10
  40eb44:	mov	x11, #0x38                  	// #56
  40eb48:	mul	x9, x9, x11
  40eb4c:	mov	x0, x8
  40eb50:	mov	x2, x9
  40eb54:	str	x8, [sp, #16]
  40eb58:	str	x11, [sp, #8]
  40eb5c:	str	x9, [sp]
  40eb60:	bl	401ac0 <memcpy@plt>
  40eb64:	ldr	x8, [sp, #16]
  40eb68:	ldr	x9, [sp]
  40eb6c:	add	x0, x8, x9
  40eb70:	ldur	x11, [x29, #-16]
  40eb74:	ldr	x1, [x11]
  40eb78:	ldur	x11, [x29, #-16]
  40eb7c:	ldr	w10, [x11, #8]
  40eb80:	mov	w11, w10
  40eb84:	ldr	x12, [sp, #8]
  40eb88:	mul	x2, x11, x12
  40eb8c:	bl	401ac0 <memcpy@plt>
  40eb90:	ldr	x0, [sp, #56]
  40eb94:	ldur	x8, [x29, #-8]
  40eb98:	ldr	x1, [x8, #16]
  40eb9c:	ldr	w10, [sp, #68]
  40eba0:	mov	w2, w10
  40eba4:	bl	401ac0 <memcpy@plt>
  40eba8:	ldr	x8, [sp, #72]
  40ebac:	stur	x8, [x29, #-56]
  40ebb0:	ldur	x8, [x29, #-8]
  40ebb4:	ldr	w10, [x8, #8]
  40ebb8:	stur	w10, [x29, #-28]
  40ebbc:	ldur	w8, [x29, #-28]
  40ebc0:	cmp	w8, #0x0
  40ebc4:	cset	w8, ls  // ls = plast
  40ebc8:	tbnz	w8, #0, 40ec0c <argp_failure@@Base+0x1a80>
  40ebcc:	ldr	x8, [sp, #56]
  40ebd0:	ldur	x9, [x29, #-56]
  40ebd4:	ldr	x9, [x9, #16]
  40ebd8:	ldur	x10, [x29, #-8]
  40ebdc:	ldr	x10, [x10, #16]
  40ebe0:	subs	x9, x9, x10
  40ebe4:	add	x8, x8, x9
  40ebe8:	ldur	x9, [x29, #-56]
  40ebec:	str	x8, [x9, #16]
  40ebf0:	ldur	x8, [x29, #-56]
  40ebf4:	add	x8, x8, #0x38
  40ebf8:	stur	x8, [x29, #-56]
  40ebfc:	ldur	w9, [x29, #-28]
  40ec00:	subs	w9, w9, #0x1
  40ec04:	stur	w9, [x29, #-28]
  40ec08:	b	40ebbc <argp_failure@@Base+0x1a30>
  40ec0c:	ldr	x8, [sp, #56]
  40ec10:	ldr	w9, [sp, #68]
  40ec14:	mov	w10, w9
  40ec18:	add	x8, x8, x10
  40ec1c:	stur	x8, [x29, #-40]
  40ec20:	ldur	x8, [x29, #-16]
  40ec24:	ldr	x8, [x8, #16]
  40ec28:	stur	x8, [x29, #-48]
  40ec2c:	ldur	x8, [x29, #-16]
  40ec30:	ldr	w9, [x8, #8]
  40ec34:	stur	w9, [x29, #-28]
  40ec38:	ldur	w8, [x29, #-28]
  40ec3c:	cmp	w8, #0x0
  40ec40:	cset	w8, ls  // ls = plast
  40ec44:	tbnz	w8, #0, 40ed1c <argp_failure@@Base+0x1b90>
  40ec48:	ldur	x8, [x29, #-40]
  40ec4c:	ldur	x9, [x29, #-56]
  40ec50:	str	x8, [x9, #16]
  40ec54:	ldur	x8, [x29, #-56]
  40ec58:	ldr	w10, [x8, #8]
  40ec5c:	str	w10, [sp, #52]
  40ec60:	ldur	x8, [x29, #-56]
  40ec64:	ldr	x8, [x8]
  40ec68:	str	x8, [sp, #40]
  40ec6c:	ldr	w8, [sp, #52]
  40ec70:	cbz	w8, 40ed00 <argp_failure@@Base+0x1b74>
  40ec74:	ldur	x8, [x29, #-48]
  40ec78:	ldrb	w9, [x8]
  40ec7c:	str	w9, [sp, #36]
  40ec80:	ldr	x0, [sp, #40]
  40ec84:	bl	40af58 <argp_usage@@Base+0x34>
  40ec88:	cbz	w0, 40ece4 <argp_failure@@Base+0x1b58>
  40ec8c:	ldr	w8, [sp, #36]
  40ec90:	ldr	x9, [sp, #40]
  40ec94:	ldr	w10, [x9, #8]
  40ec98:	cmp	w8, w10
  40ec9c:	b.ne	40ece4 <argp_failure@@Base+0x1b58>  // b.any
  40eca0:	ldr	w8, [sp, #36]
  40eca4:	ldr	x1, [sp, #56]
  40eca8:	ldr	x9, [sp, #56]
  40ecac:	ldr	w10, [sp, #68]
  40ecb0:	mov	w11, w10
  40ecb4:	add	x2, x9, x11
  40ecb8:	mov	w0, w8
  40ecbc:	bl	40ed78 <argp_failure@@Base+0x1bec>
  40ecc0:	cbnz	w0, 40ecd8 <argp_failure@@Base+0x1b4c>
  40ecc4:	ldr	w8, [sp, #36]
  40ecc8:	ldur	x9, [x29, #-40]
  40eccc:	add	x10, x9, #0x1
  40ecd0:	stur	x10, [x29, #-40]
  40ecd4:	strb	w8, [x9]
  40ecd8:	ldur	x8, [x29, #-48]
  40ecdc:	add	x8, x8, #0x1
  40ece0:	stur	x8, [x29, #-48]
  40ece4:	ldr	x8, [sp, #40]
  40ece8:	add	x8, x8, #0x30
  40ecec:	str	x8, [sp, #40]
  40ecf0:	ldr	w9, [sp, #52]
  40ecf4:	subs	w9, w9, #0x1
  40ecf8:	str	w9, [sp, #52]
  40ecfc:	b	40ec6c <argp_failure@@Base+0x1ae0>
  40ed00:	ldur	x8, [x29, #-56]
  40ed04:	add	x8, x8, #0x38
  40ed08:	stur	x8, [x29, #-56]
  40ed0c:	ldur	w9, [x29, #-28]
  40ed10:	subs	w9, w9, #0x1
  40ed14:	stur	w9, [x29, #-28]
  40ed18:	b	40ec38 <argp_failure@@Base+0x1aac>
  40ed1c:	ldur	x8, [x29, #-40]
  40ed20:	mov	w9, #0x0                   	// #0
  40ed24:	strb	w9, [x8]
  40ed28:	ldur	x8, [x29, #-8]
  40ed2c:	ldr	x0, [x8]
  40ed30:	bl	401d60 <free@plt>
  40ed34:	ldur	x8, [x29, #-8]
  40ed38:	ldr	x0, [x8, #16]
  40ed3c:	bl	401d60 <free@plt>
  40ed40:	ldr	x8, [sp, #72]
  40ed44:	ldur	x10, [x29, #-8]
  40ed48:	str	x8, [x10]
  40ed4c:	ldur	w9, [x29, #-60]
  40ed50:	ldur	x8, [x29, #-8]
  40ed54:	str	w9, [x8, #8]
  40ed58:	ldr	x8, [sp, #56]
  40ed5c:	ldur	x10, [x29, #-8]
  40ed60:	str	x8, [x10, #16]
  40ed64:	ldur	x0, [x29, #-16]
  40ed68:	bl	40e46c <argp_failure@@Base+0x12e0>
  40ed6c:	ldp	x29, x30, [sp, #144]
  40ed70:	add	sp, sp, #0xa0
  40ed74:	ret
  40ed78:	sub	sp, sp, #0x20
  40ed7c:	strb	w0, [sp, #27]
  40ed80:	str	x1, [sp, #16]
  40ed84:	str	x2, [sp, #8]
  40ed88:	ldr	x8, [sp, #16]
  40ed8c:	ldr	x9, [sp, #8]
  40ed90:	cmp	x8, x9
  40ed94:	b.cs	40edc8 <argp_failure@@Base+0x1c3c>  // b.hs, b.nlast
  40ed98:	ldr	x8, [sp, #16]
  40ed9c:	ldrb	w9, [x8]
  40eda0:	ldrb	w10, [sp, #27]
  40eda4:	cmp	w9, w10
  40eda8:	b.ne	40edb8 <argp_failure@@Base+0x1c2c>  // b.any
  40edac:	mov	w8, #0x1                   	// #1
  40edb0:	str	w8, [sp, #28]
  40edb4:	b	40edcc <argp_failure@@Base+0x1c40>
  40edb8:	ldr	x8, [sp, #16]
  40edbc:	add	x8, x8, #0x1
  40edc0:	str	x8, [sp, #16]
  40edc4:	b	40ed88 <argp_failure@@Base+0x1bfc>
  40edc8:	str	wzr, [sp, #28]
  40edcc:	ldr	w0, [sp, #28]
  40edd0:	add	sp, sp, #0x20
  40edd4:	ret
  40edd8:	sub	sp, sp, #0x50
  40eddc:	stp	x29, x30, [sp, #64]
  40ede0:	add	x29, sp, #0x40
  40ede4:	stur	x0, [x29, #-16]
  40ede8:	stur	x1, [x29, #-24]
  40edec:	ldur	x8, [x29, #-16]
  40edf0:	ldr	x8, [x8]
  40edf4:	str	x8, [sp, #32]
  40edf8:	ldur	x8, [x29, #-16]
  40edfc:	ldr	w9, [x8, #8]
  40ee00:	str	w9, [sp, #28]
  40ee04:	ldr	w8, [sp, #28]
  40ee08:	subs	w9, w8, #0x1
  40ee0c:	str	w9, [sp, #28]
  40ee10:	cmp	w8, #0x0
  40ee14:	cset	w8, ls  // ls = plast
  40ee18:	tbnz	w8, #0, 40eea8 <argp_failure@@Base+0x1d1c>
  40ee1c:	ldr	x8, [sp, #32]
  40ee20:	ldr	x8, [x8]
  40ee24:	str	x8, [sp, #16]
  40ee28:	ldr	x8, [sp, #32]
  40ee2c:	ldr	w9, [x8, #8]
  40ee30:	str	w9, [sp, #12]
  40ee34:	ldr	w8, [sp, #12]
  40ee38:	subs	w9, w8, #0x1
  40ee3c:	str	w9, [sp, #12]
  40ee40:	cmp	w8, #0x0
  40ee44:	cset	w8, ls  // ls = plast
  40ee48:	tbnz	w8, #0, 40ee98 <argp_failure@@Base+0x1d0c>
  40ee4c:	ldr	x8, [sp, #16]
  40ee50:	ldr	x8, [x8]
  40ee54:	cbz	x8, 40ee88 <argp_failure@@Base+0x1cfc>
  40ee58:	ldr	x8, [sp, #16]
  40ee5c:	ldr	w9, [x8, #24]
  40ee60:	and	w9, w9, #0x2
  40ee64:	cbnz	w9, 40ee88 <argp_failure@@Base+0x1cfc>
  40ee68:	ldr	x8, [sp, #16]
  40ee6c:	ldr	x0, [x8]
  40ee70:	ldur	x1, [x29, #-24]
  40ee74:	bl	401d10 <strcmp@plt>
  40ee78:	cbnz	w0, 40ee88 <argp_failure@@Base+0x1cfc>
  40ee7c:	ldr	x8, [sp, #32]
  40ee80:	stur	x8, [x29, #-8]
  40ee84:	b	40eeb0 <argp_failure@@Base+0x1d24>
  40ee88:	ldr	x8, [sp, #16]
  40ee8c:	add	x8, x8, #0x30
  40ee90:	str	x8, [sp, #16]
  40ee94:	b	40ee34 <argp_failure@@Base+0x1ca8>
  40ee98:	ldr	x8, [sp, #32]
  40ee9c:	add	x8, x8, #0x38
  40eea0:	str	x8, [sp, #32]
  40eea4:	b	40ee04 <argp_failure@@Base+0x1c78>
  40eea8:	mov	x8, xzr
  40eeac:	stur	x8, [x29, #-8]
  40eeb0:	ldur	x0, [x29, #-8]
  40eeb4:	ldp	x29, x30, [sp, #64]
  40eeb8:	add	sp, sp, #0x50
  40eebc:	ret
  40eec0:	sub	sp, sp, #0x20
  40eec4:	stp	x29, x30, [sp, #16]
  40eec8:	add	x29, sp, #0x10
  40eecc:	str	x0, [sp, #8]
  40eed0:	str	x1, [sp]
  40eed4:	ldr	x0, [sp, #8]
  40eed8:	ldr	x1, [sp]
  40eedc:	bl	40eeec <argp_failure@@Base+0x1d60>
  40eee0:	ldp	x29, x30, [sp, #16]
  40eee4:	add	sp, sp, #0x20
  40eee8:	ret
  40eeec:	sub	sp, sp, #0x90
  40eef0:	stp	x29, x30, [sp, #128]
  40eef4:	add	x29, sp, #0x80
  40eef8:	stur	x0, [x29, #-16]
  40eefc:	stur	x1, [x29, #-24]
  40ef00:	ldur	x8, [x29, #-16]
  40ef04:	ldr	w9, [x8, #24]
  40ef08:	stur	w9, [x29, #-28]
  40ef0c:	ldur	x8, [x29, #-24]
  40ef10:	ldr	w9, [x8, #24]
  40ef14:	stur	w9, [x29, #-32]
  40ef18:	ldur	x8, [x29, #-16]
  40ef1c:	ldr	x8, [x8, #32]
  40ef20:	ldur	x10, [x29, #-24]
  40ef24:	ldr	x10, [x10, #32]
  40ef28:	cmp	x8, x10
  40ef2c:	b.eq	40eff4 <argp_failure@@Base+0x1e68>  // b.none
  40ef30:	ldur	x8, [x29, #-16]
  40ef34:	ldr	x8, [x8, #32]
  40ef38:	cbnz	x8, 40ef6c <argp_failure@@Base+0x1de0>
  40ef3c:	ldur	w0, [x29, #-28]
  40ef40:	ldur	x8, [x29, #-24]
  40ef44:	ldr	x8, [x8, #32]
  40ef48:	str	w0, [sp, #44]
  40ef4c:	mov	x0, x8
  40ef50:	bl	40f314 <argp_failure@@Base+0x2188>
  40ef54:	ldr	w1, [x0, #12]
  40ef58:	ldr	w0, [sp, #44]
  40ef5c:	mov	w2, #0xffffffff            	// #-1
  40ef60:	bl	40f278 <argp_failure@@Base+0x20ec>
  40ef64:	stur	w0, [x29, #-4]
  40ef68:	b	40f268 <argp_failure@@Base+0x20dc>
  40ef6c:	ldur	x8, [x29, #-24]
  40ef70:	ldr	x8, [x8, #32]
  40ef74:	cbnz	x8, 40ef9c <argp_failure@@Base+0x1e10>
  40ef78:	ldur	x8, [x29, #-16]
  40ef7c:	ldr	x0, [x8, #32]
  40ef80:	bl	40f314 <argp_failure@@Base+0x2188>
  40ef84:	ldr	w0, [x0, #12]
  40ef88:	ldur	w1, [x29, #-32]
  40ef8c:	mov	w2, #0x1                   	// #1
  40ef90:	bl	40f278 <argp_failure@@Base+0x20ec>
  40ef94:	stur	w0, [x29, #-4]
  40ef98:	b	40f268 <argp_failure@@Base+0x20dc>
  40ef9c:	ldur	x8, [x29, #-16]
  40efa0:	ldr	x0, [x8, #32]
  40efa4:	ldur	x8, [x29, #-24]
  40efa8:	ldr	x1, [x8, #32]
  40efac:	bl	40f344 <argp_failure@@Base+0x21b8>
  40efb0:	stur	w0, [x29, #-36]
  40efb4:	cbz	w0, 40efc4 <argp_failure@@Base+0x1e38>
  40efb8:	ldur	w8, [x29, #-36]
  40efbc:	str	w8, [sp, #40]
  40efc0:	b	40efe8 <argp_failure@@Base+0x1e5c>
  40efc4:	ldur	x8, [x29, #-16]
  40efc8:	ldr	w9, [x8, #48]
  40efcc:	ldur	x8, [x29, #-24]
  40efd0:	ldr	w10, [x8, #48]
  40efd4:	mov	w11, #0x1                   	// #1
  40efd8:	mov	w12, #0xffffffff            	// #-1
  40efdc:	cmp	w9, w10
  40efe0:	csel	w9, w12, w11, cc  // cc = lo, ul, last
  40efe4:	str	w9, [sp, #40]
  40efe8:	ldr	w8, [sp, #40]
  40efec:	stur	w8, [x29, #-4]
  40eff0:	b	40f268 <argp_failure@@Base+0x20dc>
  40eff4:	ldur	w8, [x29, #-28]
  40eff8:	ldur	w9, [x29, #-32]
  40effc:	cmp	w8, w9
  40f000:	b.ne	40f238 <argp_failure@@Base+0x20ac>  // b.any
  40f004:	ldur	x0, [x29, #-16]
  40f008:	bl	40f410 <argp_failure@@Base+0x2284>
  40f00c:	and	w8, w0, #0xff
  40f010:	stur	w8, [x29, #-40]
  40f014:	ldur	x0, [x29, #-24]
  40f018:	bl	40f410 <argp_failure@@Base+0x2284>
  40f01c:	and	w8, w0, #0xff
  40f020:	stur	w8, [x29, #-44]
  40f024:	ldur	x9, [x29, #-16]
  40f028:	ldr	x9, [x9]
  40f02c:	ldr	w8, [x9, #24]
  40f030:	and	w8, w8, #0x8
  40f034:	stur	w8, [x29, #-48]
  40f038:	ldur	x9, [x29, #-24]
  40f03c:	ldr	x9, [x9]
  40f040:	ldr	w8, [x9, #24]
  40f044:	and	w8, w8, #0x8
  40f048:	stur	w8, [x29, #-52]
  40f04c:	ldur	x0, [x29, #-16]
  40f050:	bl	40f450 <argp_failure@@Base+0x22c4>
  40f054:	str	x0, [sp, #64]
  40f058:	ldur	x0, [x29, #-24]
  40f05c:	bl	40f450 <argp_failure@@Base+0x22c4>
  40f060:	str	x0, [sp, #56]
  40f064:	ldur	w8, [x29, #-48]
  40f068:	cbz	w8, 40f078 <argp_failure@@Base+0x1eec>
  40f06c:	add	x0, sp, #0x40
  40f070:	bl	40f4dc <argp_failure@@Base+0x2350>
  40f074:	stur	w0, [x29, #-48]
  40f078:	ldur	w8, [x29, #-52]
  40f07c:	cbz	w8, 40f08c <argp_failure@@Base+0x1f00>
  40f080:	add	x0, sp, #0x38
  40f084:	bl	40f4dc <argp_failure@@Base+0x2350>
  40f088:	stur	w0, [x29, #-52]
  40f08c:	ldur	w8, [x29, #-48]
  40f090:	ldur	w9, [x29, #-52]
  40f094:	cmp	w8, w9
  40f098:	b.eq	40f0b0 <argp_failure@@Base+0x1f24>  // b.none
  40f09c:	ldur	w8, [x29, #-48]
  40f0a0:	ldur	w9, [x29, #-52]
  40f0a4:	subs	w8, w8, w9
  40f0a8:	stur	w8, [x29, #-4]
  40f0ac:	b	40f268 <argp_failure@@Base+0x20dc>
  40f0b0:	ldur	w8, [x29, #-40]
  40f0b4:	cbnz	w8, 40f120 <argp_failure@@Base+0x1f94>
  40f0b8:	ldur	w8, [x29, #-44]
  40f0bc:	cbnz	w8, 40f120 <argp_failure@@Base+0x1f94>
  40f0c0:	ldr	x8, [sp, #64]
  40f0c4:	cbz	x8, 40f120 <argp_failure@@Base+0x1f94>
  40f0c8:	ldr	x8, [sp, #56]
  40f0cc:	cbz	x8, 40f120 <argp_failure@@Base+0x1f94>
  40f0d0:	ldr	x0, [sp, #64]
  40f0d4:	ldr	x1, [sp, #56]
  40f0d8:	bl	401c90 <strcasecmp@plt>
  40f0dc:	stur	w0, [x29, #-36]
  40f0e0:	cbz	w0, 40f0f0 <argp_failure@@Base+0x1f64>
  40f0e4:	ldur	w8, [x29, #-36]
  40f0e8:	str	w8, [sp, #36]
  40f0ec:	b	40f114 <argp_failure@@Base+0x1f88>
  40f0f0:	ldur	x8, [x29, #-16]
  40f0f4:	ldr	w9, [x8, #48]
  40f0f8:	ldur	x8, [x29, #-24]
  40f0fc:	ldr	w10, [x8, #48]
  40f100:	mov	w11, #0x1                   	// #1
  40f104:	mov	w12, #0xffffffff            	// #-1
  40f108:	cmp	w9, w10
  40f10c:	csel	w9, w12, w11, cc  // cc = lo, ul, last
  40f110:	str	w9, [sp, #36]
  40f114:	ldr	w8, [sp, #36]
  40f118:	stur	w8, [x29, #-4]
  40f11c:	b	40f268 <argp_failure@@Base+0x20dc>
  40f120:	ldur	w8, [x29, #-40]
  40f124:	cbz	w8, 40f134 <argp_failure@@Base+0x1fa8>
  40f128:	ldur	w8, [x29, #-40]
  40f12c:	str	w8, [sp, #32]
  40f130:	b	40f15c <argp_failure@@Base+0x1fd0>
  40f134:	ldr	x8, [sp, #64]
  40f138:	cbz	x8, 40f14c <argp_failure@@Base+0x1fc0>
  40f13c:	ldr	x8, [sp, #64]
  40f140:	ldrb	w9, [x8]
  40f144:	str	w9, [sp, #28]
  40f148:	b	40f154 <argp_failure@@Base+0x1fc8>
  40f14c:	mov	w8, wzr
  40f150:	str	w8, [sp, #28]
  40f154:	ldr	w8, [sp, #28]
  40f158:	str	w8, [sp, #32]
  40f15c:	ldr	w8, [sp, #32]
  40f160:	strb	w8, [sp, #55]
  40f164:	ldur	w8, [x29, #-44]
  40f168:	cbz	w8, 40f178 <argp_failure@@Base+0x1fec>
  40f16c:	ldur	w8, [x29, #-44]
  40f170:	str	w8, [sp, #24]
  40f174:	b	40f1a0 <argp_failure@@Base+0x2014>
  40f178:	ldr	x8, [sp, #56]
  40f17c:	cbz	x8, 40f190 <argp_failure@@Base+0x2004>
  40f180:	ldr	x8, [sp, #56]
  40f184:	ldrb	w9, [x8]
  40f188:	str	w9, [sp, #20]
  40f18c:	b	40f198 <argp_failure@@Base+0x200c>
  40f190:	mov	w8, wzr
  40f194:	str	w8, [sp, #20]
  40f198:	ldr	w8, [sp, #20]
  40f19c:	str	w8, [sp, #24]
  40f1a0:	ldr	w8, [sp, #24]
  40f1a4:	strb	w8, [sp, #54]
  40f1a8:	ldrb	w0, [sp, #55]
  40f1ac:	bl	401ec0 <tolower@plt>
  40f1b0:	ldrb	w8, [sp, #54]
  40f1b4:	str	w0, [sp, #16]
  40f1b8:	mov	w0, w8
  40f1bc:	bl	401ec0 <tolower@plt>
  40f1c0:	ldr	w8, [sp, #16]
  40f1c4:	subs	w9, w8, w0
  40f1c8:	str	w9, [sp, #48]
  40f1cc:	ldr	w9, [sp, #48]
  40f1d0:	cbz	w9, 40f1e0 <argp_failure@@Base+0x2054>
  40f1d4:	ldr	w8, [sp, #48]
  40f1d8:	str	w8, [sp, #12]
  40f1dc:	b	40f22c <argp_failure@@Base+0x20a0>
  40f1e0:	ldrb	w8, [sp, #54]
  40f1e4:	ldrb	w9, [sp, #55]
  40f1e8:	subs	w8, w8, w9
  40f1ec:	stur	w8, [x29, #-36]
  40f1f0:	cbz	w8, 40f200 <argp_failure@@Base+0x2074>
  40f1f4:	ldur	w8, [x29, #-36]
  40f1f8:	str	w8, [sp, #8]
  40f1fc:	b	40f224 <argp_failure@@Base+0x2098>
  40f200:	ldur	x8, [x29, #-16]
  40f204:	ldr	w9, [x8, #48]
  40f208:	ldur	x8, [x29, #-24]
  40f20c:	ldr	w10, [x8, #48]
  40f210:	mov	w11, #0x1                   	// #1
  40f214:	mov	w12, #0xffffffff            	// #-1
  40f218:	cmp	w9, w10
  40f21c:	csel	w9, w12, w11, cc  // cc = lo, ul, last
  40f220:	str	w9, [sp, #8]
  40f224:	ldr	w8, [sp, #8]
  40f228:	str	w8, [sp, #12]
  40f22c:	ldr	w8, [sp, #12]
  40f230:	stur	w8, [x29, #-4]
  40f234:	b	40f268 <argp_failure@@Base+0x20dc>
  40f238:	ldur	w0, [x29, #-28]
  40f23c:	ldur	w1, [x29, #-32]
  40f240:	ldur	x8, [x29, #-16]
  40f244:	ldr	w9, [x8, #48]
  40f248:	ldur	x8, [x29, #-24]
  40f24c:	ldr	w10, [x8, #48]
  40f250:	mov	w11, #0x1                   	// #1
  40f254:	mov	w12, #0xffffffff            	// #-1
  40f258:	cmp	w9, w10
  40f25c:	csel	w2, w12, w11, cc  // cc = lo, ul, last
  40f260:	bl	40f278 <argp_failure@@Base+0x20ec>
  40f264:	stur	w0, [x29, #-4]
  40f268:	ldur	w0, [x29, #-4]
  40f26c:	ldp	x29, x30, [sp, #128]
  40f270:	add	sp, sp, #0x90
  40f274:	ret
  40f278:	sub	sp, sp, #0x10
  40f27c:	str	w0, [sp, #8]
  40f280:	str	w1, [sp, #4]
  40f284:	str	w2, [sp]
  40f288:	ldr	w8, [sp, #8]
  40f28c:	ldr	w9, [sp, #4]
  40f290:	cmp	w8, w9
  40f294:	b.ne	40f2a4 <argp_failure@@Base+0x2118>  // b.any
  40f298:	ldr	w8, [sp]
  40f29c:	str	w8, [sp, #12]
  40f2a0:	b	40f308 <argp_failure@@Base+0x217c>
  40f2a4:	ldr	w8, [sp, #8]
  40f2a8:	cmp	w8, #0x0
  40f2ac:	cset	w8, ge  // ge = tcont
  40f2b0:	tbnz	w8, #0, 40f2c4 <argp_failure@@Base+0x2138>
  40f2b4:	ldr	w8, [sp, #4]
  40f2b8:	cmp	w8, #0x0
  40f2bc:	cset	w8, lt  // lt = tstop
  40f2c0:	tbnz	w8, #0, 40f2e4 <argp_failure@@Base+0x2158>
  40f2c4:	ldr	w8, [sp, #8]
  40f2c8:	cmp	w8, #0x0
  40f2cc:	cset	w8, lt  // lt = tstop
  40f2d0:	tbnz	w8, #0, 40f2f8 <argp_failure@@Base+0x216c>
  40f2d4:	ldr	w8, [sp, #4]
  40f2d8:	cmp	w8, #0x0
  40f2dc:	cset	w8, lt  // lt = tstop
  40f2e0:	tbnz	w8, #0, 40f2f8 <argp_failure@@Base+0x216c>
  40f2e4:	ldr	w8, [sp, #8]
  40f2e8:	ldr	w9, [sp, #4]
  40f2ec:	subs	w8, w8, w9
  40f2f0:	str	w8, [sp, #12]
  40f2f4:	b	40f308 <argp_failure@@Base+0x217c>
  40f2f8:	ldr	w8, [sp, #4]
  40f2fc:	ldr	w9, [sp, #8]
  40f300:	subs	w8, w8, w9
  40f304:	str	w8, [sp, #12]
  40f308:	ldr	w0, [sp, #12]
  40f30c:	add	sp, sp, #0x10
  40f310:	ret
  40f314:	sub	sp, sp, #0x10
  40f318:	str	x0, [sp, #8]
  40f31c:	ldr	x8, [sp, #8]
  40f320:	ldr	x8, [x8, #16]
  40f324:	cbz	x8, 40f338 <argp_failure@@Base+0x21ac>
  40f328:	ldr	x8, [sp, #8]
  40f32c:	ldr	x8, [x8, #16]
  40f330:	str	x8, [sp, #8]
  40f334:	b	40f31c <argp_failure@@Base+0x2190>
  40f338:	ldr	x0, [sp, #8]
  40f33c:	add	sp, sp, #0x10
  40f340:	ret
  40f344:	sub	sp, sp, #0x20
  40f348:	stp	x29, x30, [sp, #16]
  40f34c:	add	x29, sp, #0x10
  40f350:	str	x0, [sp, #8]
  40f354:	str	x1, [sp]
  40f358:	ldr	x8, [sp, #8]
  40f35c:	ldr	w9, [x8, #32]
  40f360:	ldr	x8, [sp]
  40f364:	ldr	w10, [x8, #32]
  40f368:	cmp	w9, w10
  40f36c:	b.le	40f380 <argp_failure@@Base+0x21f4>
  40f370:	ldr	x8, [sp, #8]
  40f374:	ldr	x8, [x8, #16]
  40f378:	str	x8, [sp, #8]
  40f37c:	b	40f358 <argp_failure@@Base+0x21cc>
  40f380:	ldr	x8, [sp]
  40f384:	ldr	w9, [x8, #32]
  40f388:	ldr	x8, [sp, #8]
  40f38c:	ldr	w10, [x8, #32]
  40f390:	cmp	w9, w10
  40f394:	b.le	40f3a8 <argp_failure@@Base+0x221c>
  40f398:	ldr	x8, [sp]
  40f39c:	ldr	x8, [x8, #16]
  40f3a0:	str	x8, [sp]
  40f3a4:	b	40f380 <argp_failure@@Base+0x21f4>
  40f3a8:	ldr	x8, [sp, #8]
  40f3ac:	ldr	x8, [x8, #16]
  40f3b0:	ldr	x9, [sp]
  40f3b4:	ldr	x9, [x9, #16]
  40f3b8:	cmp	x8, x9
  40f3bc:	b.eq	40f3dc <argp_failure@@Base+0x2250>  // b.none
  40f3c0:	ldr	x8, [sp, #8]
  40f3c4:	ldr	x8, [x8, #16]
  40f3c8:	str	x8, [sp, #8]
  40f3cc:	ldr	x8, [sp]
  40f3d0:	ldr	x8, [x8, #16]
  40f3d4:	str	x8, [sp]
  40f3d8:	b	40f3a8 <argp_failure@@Base+0x221c>
  40f3dc:	ldr	x8, [sp, #8]
  40f3e0:	ldr	w0, [x8, #12]
  40f3e4:	ldr	x8, [sp]
  40f3e8:	ldr	w1, [x8, #12]
  40f3ec:	ldr	x8, [sp]
  40f3f0:	ldr	w9, [x8, #8]
  40f3f4:	ldr	x8, [sp, #8]
  40f3f8:	ldr	w10, [x8, #8]
  40f3fc:	subs	w2, w9, w10
  40f400:	bl	40f278 <argp_failure@@Base+0x20ec>
  40f404:	ldp	x29, x30, [sp, #16]
  40f408:	add	sp, sp, #0x20
  40f40c:	ret
  40f410:	sub	sp, sp, #0x20
  40f414:	stp	x29, x30, [sp, #16]
  40f418:	add	x29, sp, #0x10
  40f41c:	adrp	x1, 40f000 <argp_failure@@Base+0x1e74>
  40f420:	add	x1, x1, #0x6e8
  40f424:	mov	x8, xzr
  40f428:	str	x0, [sp, #8]
  40f42c:	ldr	x0, [sp, #8]
  40f430:	ldr	x9, [sp, #8]
  40f434:	ldr	x9, [x9, #40]
  40f438:	ldr	x2, [x9, #48]
  40f43c:	mov	x3, x8
  40f440:	bl	40f5c4 <argp_failure@@Base+0x2438>
  40f444:	ldp	x29, x30, [sp, #16]
  40f448:	add	sp, sp, #0x20
  40f44c:	ret
  40f450:	sub	sp, sp, #0x20
  40f454:	str	x0, [sp, #16]
  40f458:	ldr	x8, [sp, #16]
  40f45c:	ldr	x8, [x8]
  40f460:	str	x8, [sp, #8]
  40f464:	ldr	x8, [sp, #16]
  40f468:	ldr	w9, [x8, #8]
  40f46c:	str	w9, [sp, #4]
  40f470:	ldr	w8, [sp, #4]
  40f474:	cmp	w8, #0x0
  40f478:	cset	w8, ls  // ls = plast
  40f47c:	tbnz	w8, #0, 40f4c8 <argp_failure@@Base+0x233c>
  40f480:	ldr	x8, [sp, #8]
  40f484:	ldr	x8, [x8]
  40f488:	cbz	x8, 40f4ac <argp_failure@@Base+0x2320>
  40f48c:	ldr	x8, [sp, #8]
  40f490:	ldr	w9, [x8, #24]
  40f494:	and	w9, w9, #0x2
  40f498:	cbnz	w9, 40f4ac <argp_failure@@Base+0x2320>
  40f49c:	ldr	x8, [sp, #8]
  40f4a0:	ldr	x8, [x8]
  40f4a4:	str	x8, [sp, #24]
  40f4a8:	b	40f4d0 <argp_failure@@Base+0x2344>
  40f4ac:	ldr	x8, [sp, #8]
  40f4b0:	add	x8, x8, #0x30
  40f4b4:	str	x8, [sp, #8]
  40f4b8:	ldr	w9, [sp, #4]
  40f4bc:	subs	w9, w9, #0x1
  40f4c0:	str	w9, [sp, #4]
  40f4c4:	b	40f470 <argp_failure@@Base+0x22e4>
  40f4c8:	mov	x8, xzr
  40f4cc:	str	x8, [sp, #24]
  40f4d0:	ldr	x0, [sp, #24]
  40f4d4:	add	sp, sp, #0x20
  40f4d8:	ret
  40f4dc:	sub	sp, sp, #0x20
  40f4e0:	stp	x29, x30, [sp, #16]
  40f4e4:	add	x29, sp, #0x10
  40f4e8:	str	x0, [sp, #8]
  40f4ec:	ldr	x8, [sp, #8]
  40f4f0:	ldr	x8, [x8]
  40f4f4:	cbnz	x8, 40f504 <argp_failure@@Base+0x2378>
  40f4f8:	mov	w8, #0x1                   	// #1
  40f4fc:	str	w8, [sp, #4]
  40f500:	b	40f5b4 <argp_failure@@Base+0x2428>
  40f504:	bl	401d20 <__ctype_b_loc@plt>
  40f508:	ldr	x8, [x0]
  40f50c:	ldr	x9, [sp, #8]
  40f510:	ldr	x9, [x9]
  40f514:	ldrb	w10, [x9]
  40f518:	ldrh	w10, [x8, w10, sxtw #1]
  40f51c:	and	w10, w10, #0x2000
  40f520:	cbz	w10, 40f538 <argp_failure@@Base+0x23ac>
  40f524:	ldr	x8, [sp, #8]
  40f528:	ldr	x9, [x8]
  40f52c:	add	x9, x9, #0x1
  40f530:	str	x9, [x8]
  40f534:	b	40f504 <argp_failure@@Base+0x2378>
  40f538:	ldr	x8, [sp, #8]
  40f53c:	ldr	x8, [x8]
  40f540:	ldrb	w9, [x8]
  40f544:	cmp	w9, #0x2d
  40f548:	cset	w9, ne  // ne = any
  40f54c:	and	w9, w9, #0x1
  40f550:	str	w9, [sp, #4]
  40f554:	ldr	x8, [sp, #8]
  40f558:	ldr	x8, [x8]
  40f55c:	ldrb	w9, [x8]
  40f560:	mov	w10, #0x0                   	// #0
  40f564:	str	w10, [sp]
  40f568:	cbz	w9, 40f594 <argp_failure@@Base+0x2408>
  40f56c:	bl	401d20 <__ctype_b_loc@plt>
  40f570:	ldr	x8, [x0]
  40f574:	ldr	x9, [sp, #8]
  40f578:	ldr	x9, [x9]
  40f57c:	ldrb	w10, [x9]
  40f580:	ldrh	w10, [x8, w10, sxtw #1]
  40f584:	tst	w10, #0x8
  40f588:	cset	w10, ne  // ne = any
  40f58c:	eor	w10, w10, #0x1
  40f590:	str	w10, [sp]
  40f594:	ldr	w8, [sp]
  40f598:	tbnz	w8, #0, 40f5a0 <argp_failure@@Base+0x2414>
  40f59c:	b	40f5b4 <argp_failure@@Base+0x2428>
  40f5a0:	ldr	x8, [sp, #8]
  40f5a4:	ldr	x9, [x8]
  40f5a8:	add	x9, x9, #0x1
  40f5ac:	str	x9, [x8]
  40f5b0:	b	40f554 <argp_failure@@Base+0x23c8>
  40f5b4:	ldr	w0, [sp, #4]
  40f5b8:	ldp	x29, x30, [sp, #16]
  40f5bc:	add	sp, sp, #0x20
  40f5c0:	ret
  40f5c4:	sub	sp, sp, #0x60
  40f5c8:	stp	x29, x30, [sp, #80]
  40f5cc:	add	x29, sp, #0x50
  40f5d0:	stur	x0, [x29, #-8]
  40f5d4:	stur	x1, [x29, #-16]
  40f5d8:	stur	x2, [x29, #-24]
  40f5dc:	stur	x3, [x29, #-32]
  40f5e0:	str	wzr, [sp, #40]
  40f5e4:	ldur	x8, [x29, #-8]
  40f5e8:	ldr	x8, [x8]
  40f5ec:	str	x8, [sp, #24]
  40f5f0:	ldur	x8, [x29, #-8]
  40f5f4:	ldr	x8, [x8, #16]
  40f5f8:	str	x8, [sp, #16]
  40f5fc:	ldr	x8, [sp, #24]
  40f600:	str	x8, [sp, #32]
  40f604:	ldur	x8, [x29, #-8]
  40f608:	ldr	w9, [x8, #8]
  40f60c:	stur	w9, [x29, #-36]
  40f610:	ldur	w8, [x29, #-36]
  40f614:	cmp	w8, #0x0
  40f618:	cset	w8, ls  // ls = plast
  40f61c:	mov	w9, #0x0                   	// #0
  40f620:	str	w9, [sp, #12]
  40f624:	tbnz	w8, #0, 40f63c <argp_failure@@Base+0x24b0>
  40f628:	ldr	w8, [sp, #40]
  40f62c:	cmp	w8, #0x0
  40f630:	cset	w8, ne  // ne = any
  40f634:	eor	w8, w8, #0x1
  40f638:	str	w8, [sp, #12]
  40f63c:	ldr	w8, [sp, #12]
  40f640:	tbnz	w8, #0, 40f648 <argp_failure@@Base+0x24bc>
  40f644:	b	40f6d8 <argp_failure@@Base+0x254c>
  40f648:	ldr	x0, [sp, #32]
  40f64c:	bl	40af58 <argp_usage@@Base+0x34>
  40f650:	cbz	w0, 40f6bc <argp_failure@@Base+0x2530>
  40f654:	ldr	x8, [sp, #16]
  40f658:	ldrb	w9, [x8]
  40f65c:	ldr	x8, [sp, #32]
  40f660:	ldr	w10, [x8, #8]
  40f664:	cmp	w9, w10
  40f668:	b.ne	40f6bc <argp_failure@@Base+0x2530>  // b.any
  40f66c:	ldr	x8, [sp, #32]
  40f670:	ldr	w9, [x8, #24]
  40f674:	and	w9, w9, #0x4
  40f678:	cbnz	w9, 40f684 <argp_failure@@Base+0x24f8>
  40f67c:	ldr	x8, [sp, #32]
  40f680:	str	x8, [sp, #24]
  40f684:	ldr	x8, [sp, #32]
  40f688:	ldr	w9, [x8, #24]
  40f68c:	and	w9, w9, #0x2
  40f690:	cbnz	w9, 40f6b0 <argp_failure@@Base+0x2524>
  40f694:	ldur	x8, [x29, #-16]
  40f698:	ldr	x0, [sp, #32]
  40f69c:	ldr	x1, [sp, #24]
  40f6a0:	ldur	x2, [x29, #-24]
  40f6a4:	ldur	x3, [x29, #-32]
  40f6a8:	blr	x8
  40f6ac:	str	w0, [sp, #40]
  40f6b0:	ldr	x8, [sp, #16]
  40f6b4:	add	x8, x8, #0x1
  40f6b8:	str	x8, [sp, #16]
  40f6bc:	ldr	x8, [sp, #32]
  40f6c0:	add	x8, x8, #0x30
  40f6c4:	str	x8, [sp, #32]
  40f6c8:	ldur	w9, [x29, #-36]
  40f6cc:	subs	w9, w9, #0x1
  40f6d0:	stur	w9, [x29, #-36]
  40f6d4:	b	40f610 <argp_failure@@Base+0x2484>
  40f6d8:	ldr	w0, [sp, #40]
  40f6dc:	ldp	x29, x30, [sp, #80]
  40f6e0:	add	sp, sp, #0x60
  40f6e4:	ret
  40f6e8:	sub	sp, sp, #0x40
  40f6ec:	stp	x29, x30, [sp, #48]
  40f6f0:	add	x29, sp, #0x30
  40f6f4:	stur	x0, [x29, #-8]
  40f6f8:	stur	x1, [x29, #-16]
  40f6fc:	str	x2, [sp, #24]
  40f700:	str	x3, [sp, #16]
  40f704:	ldur	x0, [x29, #-8]
  40f708:	bl	40af58 <argp_usage@@Base+0x34>
  40f70c:	cbz	w0, 40f720 <argp_failure@@Base+0x2594>
  40f710:	ldur	x8, [x29, #-8]
  40f714:	ldr	w9, [x8, #8]
  40f718:	str	w9, [sp, #12]
  40f71c:	b	40f728 <argp_failure@@Base+0x259c>
  40f720:	mov	w8, wzr
  40f724:	str	w8, [sp, #12]
  40f728:	ldr	w8, [sp, #12]
  40f72c:	mov	w0, w8
  40f730:	ldp	x29, x30, [sp, #48]
  40f734:	add	sp, sp, #0x40
  40f738:	ret
  40f73c:	sub	sp, sp, #0x30
  40f740:	str	x0, [sp, #40]
  40f744:	str	x1, [sp, #32]
  40f748:	str	x2, [sp, #24]
  40f74c:	str	x3, [sp, #16]
  40f750:	ldr	x8, [sp, #16]
  40f754:	str	x8, [sp, #8]
  40f758:	ldr	x8, [sp, #40]
  40f75c:	ldr	x8, [x8, #16]
  40f760:	cbnz	x8, 40f7a8 <argp_failure@@Base+0x261c>
  40f764:	ldr	x8, [sp, #32]
  40f768:	ldr	x8, [x8, #16]
  40f76c:	cbnz	x8, 40f7a8 <argp_failure@@Base+0x261c>
  40f770:	ldr	x8, [sp, #40]
  40f774:	ldr	w9, [x8, #24]
  40f778:	ldr	x8, [sp, #32]
  40f77c:	ldr	w10, [x8, #24]
  40f780:	orr	w9, w9, w10
  40f784:	and	w9, w9, #0x10
  40f788:	cbnz	w9, 40f7a8 <argp_failure@@Base+0x261c>
  40f78c:	ldr	x8, [sp, #40]
  40f790:	ldr	w9, [x8, #8]
  40f794:	ldr	x8, [sp, #8]
  40f798:	ldr	x10, [x8]
  40f79c:	add	x11, x10, #0x1
  40f7a0:	str	x11, [x8]
  40f7a4:	strb	w9, [x10]
  40f7a8:	mov	w8, wzr
  40f7ac:	mov	w0, w8
  40f7b0:	add	sp, sp, #0x30
  40f7b4:	ret
  40f7b8:	sub	sp, sp, #0x50
  40f7bc:	stp	x29, x30, [sp, #64]
  40f7c0:	add	x29, sp, #0x40
  40f7c4:	stur	x0, [x29, #-8]
  40f7c8:	stur	x1, [x29, #-16]
  40f7cc:	stur	x2, [x29, #-24]
  40f7d0:	str	x3, [sp, #32]
  40f7d4:	ldr	x8, [sp, #32]
  40f7d8:	str	x8, [sp, #24]
  40f7dc:	ldur	x8, [x29, #-8]
  40f7e0:	ldr	x8, [x8, #16]
  40f7e4:	str	x8, [sp, #16]
  40f7e8:	ldur	x8, [x29, #-8]
  40f7ec:	ldr	w9, [x8, #24]
  40f7f0:	ldur	x8, [x29, #-16]
  40f7f4:	ldr	w10, [x8, #24]
  40f7f8:	orr	w9, w9, w10
  40f7fc:	str	w9, [sp, #12]
  40f800:	ldr	x8, [sp, #16]
  40f804:	cbnz	x8, 40f814 <argp_failure@@Base+0x2688>
  40f808:	ldur	x8, [x29, #-16]
  40f80c:	ldr	x8, [x8, #16]
  40f810:	str	x8, [sp, #16]
  40f814:	ldr	x8, [sp, #16]
  40f818:	cbz	x8, 40f898 <argp_failure@@Base+0x270c>
  40f81c:	ldr	w8, [sp, #12]
  40f820:	and	w8, w8, #0x10
  40f824:	cbnz	w8, 40f898 <argp_failure@@Base+0x270c>
  40f828:	ldr	x8, [sp, #16]
  40f82c:	str	x8, [sp, #16]
  40f830:	ldr	w9, [sp, #12]
  40f834:	and	w9, w9, #0x1
  40f838:	cbz	w9, 40f85c <argp_failure@@Base+0x26d0>
  40f83c:	ldr	x0, [sp, #24]
  40f840:	ldur	x8, [x29, #-8]
  40f844:	ldr	w2, [x8, #8]
  40f848:	ldr	x3, [sp, #16]
  40f84c:	adrp	x1, 415000 <argp_failure@@Base+0x7e74>
  40f850:	add	x1, x1, #0xc4c
  40f854:	bl	4127d0 <argp_failure@@Base+0x5644>
  40f858:	b	40f898 <argp_failure@@Base+0x270c>
  40f85c:	ldr	x0, [sp, #24]
  40f860:	ldr	x8, [sp, #16]
  40f864:	str	x0, [sp]
  40f868:	mov	x0, x8
  40f86c:	bl	401b20 <strlen@plt>
  40f870:	add	x1, x0, #0x6
  40f874:	ldr	x0, [sp]
  40f878:	bl	40f9ac <argp_failure@@Base+0x2820>
  40f87c:	ldr	x0, [sp, #24]
  40f880:	ldur	x8, [x29, #-8]
  40f884:	ldr	w2, [x8, #8]
  40f888:	ldr	x3, [sp, #16]
  40f88c:	adrp	x1, 415000 <argp_failure@@Base+0x7e74>
  40f890:	add	x1, x1, #0xc57
  40f894:	bl	4127d0 <argp_failure@@Base+0x5644>
  40f898:	mov	w8, wzr
  40f89c:	mov	w0, w8
  40f8a0:	ldp	x29, x30, [sp, #64]
  40f8a4:	add	sp, sp, #0x50
  40f8a8:	ret
  40f8ac:	sub	sp, sp, #0x50
  40f8b0:	stp	x29, x30, [sp, #64]
  40f8b4:	add	x29, sp, #0x40
  40f8b8:	stur	x0, [x29, #-8]
  40f8bc:	stur	x1, [x29, #-16]
  40f8c0:	stur	x2, [x29, #-24]
  40f8c4:	str	x3, [sp, #32]
  40f8c8:	ldr	x8, [sp, #32]
  40f8cc:	str	x8, [sp, #24]
  40f8d0:	ldur	x8, [x29, #-8]
  40f8d4:	ldr	x8, [x8, #16]
  40f8d8:	str	x8, [sp, #16]
  40f8dc:	ldur	x8, [x29, #-8]
  40f8e0:	ldr	w9, [x8, #24]
  40f8e4:	ldur	x8, [x29, #-16]
  40f8e8:	ldr	w10, [x8, #24]
  40f8ec:	orr	w9, w9, w10
  40f8f0:	str	w9, [sp, #12]
  40f8f4:	ldr	x8, [sp, #16]
  40f8f8:	cbnz	x8, 40f908 <argp_failure@@Base+0x277c>
  40f8fc:	ldur	x8, [x29, #-16]
  40f900:	ldr	x8, [x8, #16]
  40f904:	str	x8, [sp, #16]
  40f908:	ldr	w8, [sp, #12]
  40f90c:	and	w8, w8, #0x10
  40f910:	cbnz	w8, 40f998 <argp_failure@@Base+0x280c>
  40f914:	ldur	x8, [x29, #-8]
  40f918:	ldr	w9, [x8, #24]
  40f91c:	and	w9, w9, #0x8
  40f920:	cbnz	w9, 40f998 <argp_failure@@Base+0x280c>
  40f924:	ldr	x8, [sp, #16]
  40f928:	cbz	x8, 40f980 <argp_failure@@Base+0x27f4>
  40f92c:	ldr	x8, [sp, #16]
  40f930:	str	x8, [sp, #16]
  40f934:	ldr	w9, [sp, #12]
  40f938:	and	w9, w9, #0x1
  40f93c:	cbz	w9, 40f960 <argp_failure@@Base+0x27d4>
  40f940:	ldr	x0, [sp, #24]
  40f944:	ldur	x8, [x29, #-8]
  40f948:	ldr	x2, [x8]
  40f94c:	ldr	x3, [sp, #16]
  40f950:	adrp	x1, 415000 <argp_failure@@Base+0x7e74>
  40f954:	add	x1, x1, #0xc60
  40f958:	bl	4127d0 <argp_failure@@Base+0x5644>
  40f95c:	b	40f97c <argp_failure@@Base+0x27f0>
  40f960:	ldr	x0, [sp, #24]
  40f964:	ldur	x8, [x29, #-8]
  40f968:	ldr	x2, [x8]
  40f96c:	ldr	x3, [sp, #16]
  40f970:	adrp	x1, 415000 <argp_failure@@Base+0x7e74>
  40f974:	add	x1, x1, #0xc6d
  40f978:	bl	4127d0 <argp_failure@@Base+0x5644>
  40f97c:	b	40f998 <argp_failure@@Base+0x280c>
  40f980:	ldr	x0, [sp, #24]
  40f984:	ldur	x8, [x29, #-8]
  40f988:	ldr	x2, [x8]
  40f98c:	adrp	x1, 415000 <argp_failure@@Base+0x7e74>
  40f990:	add	x1, x1, #0xc78
  40f994:	bl	4127d0 <argp_failure@@Base+0x5644>
  40f998:	mov	w8, wzr
  40f99c:	mov	w0, w8
  40f9a0:	ldp	x29, x30, [sp, #64]
  40f9a4:	add	sp, sp, #0x50
  40f9a8:	ret
  40f9ac:	sub	sp, sp, #0x20
  40f9b0:	stp	x29, x30, [sp, #16]
  40f9b4:	add	x29, sp, #0x10
  40f9b8:	str	x0, [sp, #8]
  40f9bc:	str	x1, [sp]
  40f9c0:	ldr	x0, [sp, #8]
  40f9c4:	bl	412be8 <argp_failure@@Base+0x5a5c>
  40f9c8:	ldr	x8, [sp]
  40f9cc:	add	x8, x0, x8
  40f9d0:	ldr	x9, [sp, #8]
  40f9d4:	ldr	x9, [x9, #16]
  40f9d8:	cmp	x8, x9
  40f9dc:	b.cc	40f9f0 <argp_failure@@Base+0x2864>  // b.lo, b.ul, b.last
  40f9e0:	ldr	x0, [sp, #8]
  40f9e4:	mov	w1, #0xa                   	// #10
  40f9e8:	bl	412a38 <argp_failure@@Base+0x58ac>
  40f9ec:	b	40f9fc <argp_failure@@Base+0x2870>
  40f9f0:	ldr	x0, [sp, #8]
  40f9f4:	mov	w1, #0x20                  	// #32
  40f9f8:	bl	412a38 <argp_failure@@Base+0x58ac>
  40f9fc:	ldp	x29, x30, [sp, #16]
  40fa00:	add	sp, sp, #0x20
  40fa04:	ret
  40fa08:	sub	sp, sp, #0x40
  40fa0c:	stp	x29, x30, [sp, #48]
  40fa10:	add	x29, sp, #0x30
  40fa14:	stur	x0, [x29, #-16]
  40fa18:	stur	w1, [x29, #-20]
  40fa1c:	str	x2, [sp, #16]
  40fa20:	str	x3, [sp, #8]
  40fa24:	ldr	x8, [sp, #16]
  40fa28:	ldr	x8, [x8, #40]
  40fa2c:	cbz	x8, 40fa60 <argp_failure@@Base+0x28d4>
  40fa30:	ldr	x0, [sp, #16]
  40fa34:	ldr	x1, [sp, #8]
  40fa38:	bl	40a188 <argp_parse@@Base+0xd3c>
  40fa3c:	str	x0, [sp]
  40fa40:	ldr	x8, [sp, #16]
  40fa44:	ldr	x8, [x8, #40]
  40fa48:	ldur	w0, [x29, #-20]
  40fa4c:	ldur	x1, [x29, #-16]
  40fa50:	ldr	x2, [sp]
  40fa54:	blr	x8
  40fa58:	stur	x0, [x29, #-8]
  40fa5c:	b	40fa68 <argp_failure@@Base+0x28dc>
  40fa60:	ldur	x8, [x29, #-16]
  40fa64:	stur	x8, [x29, #-8]
  40fa68:	ldur	x0, [x29, #-8]
  40fa6c:	ldp	x29, x30, [sp, #48]
  40fa70:	add	sp, sp, #0x40
  40fa74:	ret
  40fa78:	sub	sp, sp, #0xe0
  40fa7c:	stp	x29, x30, [sp, #208]
  40fa80:	add	x29, sp, #0xd0
  40fa84:	sub	x8, x29, #0x10
  40fa88:	mov	x9, xzr
  40fa8c:	mov	w10, #0x1                   	// #1
  40fa90:	adrp	x11, 428000 <argp_failure@@Base+0x1ae74>
  40fa94:	add	x11, x11, #0x4b0
  40fa98:	add	x12, sp, #0x58
  40fa9c:	str	x0, [x8, #8]
  40faa0:	str	x1, [x8]
  40faa4:	stur	x2, [x29, #-24]
  40faa8:	stur	x3, [x29, #-32]
  40faac:	ldr	x13, [x8, #8]
  40fab0:	ldr	x13, [x13]
  40fab4:	stur	x13, [x29, #-48]
  40fab8:	ldr	x13, [x8, #8]
  40fabc:	ldr	x13, [x13, #16]
  40fac0:	stur	x13, [x29, #-64]
  40fac4:	stur	wzr, [x29, #-68]
  40fac8:	ldur	x0, [x29, #-24]
  40facc:	mov	x1, x9
  40fad0:	str	x8, [sp, #48]
  40fad4:	str	w10, [sp, #44]
  40fad8:	str	x11, [sp, #32]
  40fadc:	str	x12, [sp, #24]
  40fae0:	bl	412ab0 <argp_failure@@Base+0x5924>
  40fae4:	stur	w0, [x29, #-72]
  40fae8:	ldur	x8, [x29, #-24]
  40faec:	ldr	x8, [x8, #24]
  40faf0:	stur	w8, [x29, #-76]
  40faf4:	ldr	x9, [sp, #48]
  40faf8:	ldr	x11, [x9, #8]
  40fafc:	str	x11, [sp, #88]
  40fb00:	ldur	x11, [x29, #-24]
  40fb04:	ldr	x12, [sp, #24]
  40fb08:	str	x11, [x12, #8]
  40fb0c:	ldur	x11, [x29, #-32]
  40fb10:	str	x11, [x12, #16]
  40fb14:	ldr	w8, [sp, #44]
  40fb18:	str	w8, [sp, #112]
  40fb1c:	ldr	x11, [x9]
  40fb20:	str	x11, [x12, #32]
  40fb24:	ldur	x11, [x29, #-48]
  40fb28:	ldr	w10, [x11, #24]
  40fb2c:	and	w10, w10, #0x8
  40fb30:	cbnz	w10, 40fba0 <argp_failure@@Base+0x2a14>
  40fb34:	ldur	x8, [x29, #-48]
  40fb38:	stur	x8, [x29, #-56]
  40fb3c:	ldr	x8, [sp, #48]
  40fb40:	ldr	x9, [x8, #8]
  40fb44:	ldr	w10, [x9, #8]
  40fb48:	stur	w10, [x29, #-36]
  40fb4c:	ldur	w8, [x29, #-36]
  40fb50:	cmp	w8, #0x0
  40fb54:	cset	w8, ls  // ls = plast
  40fb58:	tbnz	w8, #0, 40fba0 <argp_failure@@Base+0x2a14>
  40fb5c:	ldur	x8, [x29, #-56]
  40fb60:	ldr	x8, [x8]
  40fb64:	cbz	x8, 40fb84 <argp_failure@@Base+0x29f8>
  40fb68:	ldur	x8, [x29, #-56]
  40fb6c:	ldr	w9, [x8, #24]
  40fb70:	and	w9, w9, #0x2
  40fb74:	cbnz	w9, 40fb84 <argp_failure@@Base+0x29f8>
  40fb78:	mov	w8, #0x1                   	// #1
  40fb7c:	stur	w8, [x29, #-68]
  40fb80:	b	40fba0 <argp_failure@@Base+0x2a14>
  40fb84:	ldur	x8, [x29, #-56]
  40fb88:	add	x8, x8, #0x30
  40fb8c:	stur	x8, [x29, #-56]
  40fb90:	ldur	w9, [x29, #-36]
  40fb94:	subs	w9, w9, #0x1
  40fb98:	stur	w9, [x29, #-36]
  40fb9c:	b	40fb4c <argp_failure@@Base+0x29c0>
  40fba0:	ldur	x0, [x29, #-24]
  40fba4:	ldr	x8, [sp, #32]
  40fba8:	ldrsw	x1, [x8, #8]
  40fbac:	bl	412b80 <argp_failure@@Base+0x59f4>
  40fbb0:	ldur	x8, [x29, #-48]
  40fbb4:	stur	x8, [x29, #-56]
  40fbb8:	ldr	x8, [sp, #48]
  40fbbc:	ldr	x9, [x8, #8]
  40fbc0:	ldr	w10, [x9, #8]
  40fbc4:	stur	w10, [x29, #-36]
  40fbc8:	ldur	w8, [x29, #-36]
  40fbcc:	cmp	w8, #0x0
  40fbd0:	cset	w8, ls  // ls = plast
  40fbd4:	tbnz	w8, #0, 40fcc0 <argp_failure@@Base+0x2b34>
  40fbd8:	ldur	x0, [x29, #-56]
  40fbdc:	bl	40af58 <argp_usage@@Base+0x34>
  40fbe0:	cbz	w0, 40fca4 <argp_failure@@Base+0x2b18>
  40fbe4:	ldur	x8, [x29, #-56]
  40fbe8:	ldr	w9, [x8, #8]
  40fbec:	ldur	x8, [x29, #-64]
  40fbf0:	ldrb	w10, [x8]
  40fbf4:	cmp	w9, w10
  40fbf8:	b.ne	40fca4 <argp_failure@@Base+0x2b18>  // b.any
  40fbfc:	ldur	x8, [x29, #-56]
  40fc00:	ldr	w9, [x8, #24]
  40fc04:	and	w9, w9, #0x2
  40fc08:	cbnz	w9, 40fc98 <argp_failure@@Base+0x2b0c>
  40fc0c:	ldr	x8, [sp, #32]
  40fc10:	ldr	w0, [x8, #8]
  40fc14:	add	x1, sp, #0x58
  40fc18:	bl	410074 <argp_failure@@Base+0x2ee8>
  40fc1c:	ldur	x0, [x29, #-24]
  40fc20:	mov	w1, #0x2d                  	// #45
  40fc24:	bl	412a38 <argp_failure@@Base+0x58ac>
  40fc28:	ldur	x8, [x29, #-24]
  40fc2c:	ldur	x9, [x29, #-64]
  40fc30:	ldrb	w1, [x9]
  40fc34:	mov	x0, x8
  40fc38:	bl	412a38 <argp_failure@@Base+0x58ac>
  40fc3c:	ldur	w10, [x29, #-68]
  40fc40:	cbz	w10, 40fc50 <argp_failure@@Base+0x2ac4>
  40fc44:	ldr	x8, [sp, #32]
  40fc48:	ldr	w9, [x8]
  40fc4c:	cbz	w9, 40fc80 <argp_failure@@Base+0x2af4>
  40fc50:	ldur	x0, [x29, #-48]
  40fc54:	ldr	x8, [sp, #48]
  40fc58:	ldr	x9, [x8]
  40fc5c:	ldr	x9, [x9]
  40fc60:	ldr	x3, [x9, #48]
  40fc64:	ldur	x4, [x29, #-24]
  40fc68:	adrp	x1, 412000 <argp_failure@@Base+0x4e74>
  40fc6c:	add	x1, x1, #0xdf7
  40fc70:	adrp	x2, 415000 <argp_failure@@Base+0x7e74>
  40fc74:	add	x2, x2, #0xcf4
  40fc78:	bl	4101c0 <argp_failure@@Base+0x3034>
  40fc7c:	b	40fc98 <argp_failure@@Base+0x2b0c>
  40fc80:	ldur	x8, [x29, #-48]
  40fc84:	ldr	x8, [x8, #16]
  40fc88:	cbz	x8, 40fc98 <argp_failure@@Base+0x2b0c>
  40fc8c:	ldur	x8, [x29, #-32]
  40fc90:	mov	w9, #0x1                   	// #1
  40fc94:	str	w9, [x8, #12]
  40fc98:	ldur	x8, [x29, #-64]
  40fc9c:	add	x8, x8, #0x1
  40fca0:	stur	x8, [x29, #-64]
  40fca4:	ldur	x8, [x29, #-56]
  40fca8:	add	x8, x8, #0x30
  40fcac:	stur	x8, [x29, #-56]
  40fcb0:	ldur	w9, [x29, #-36]
  40fcb4:	subs	w9, w9, #0x1
  40fcb8:	stur	w9, [x29, #-36]
  40fcbc:	b	40fbc8 <argp_failure@@Base+0x2a3c>
  40fcc0:	ldur	x8, [x29, #-48]
  40fcc4:	ldr	w9, [x8, #24]
  40fcc8:	and	w9, w9, #0x8
  40fccc:	cbz	w9, 40fda8 <argp_failure@@Base+0x2c1c>
  40fcd0:	ldur	x0, [x29, #-24]
  40fcd4:	ldr	x8, [sp, #32]
  40fcd8:	ldrsw	x1, [x8, #16]
  40fcdc:	bl	412b80 <argp_failure@@Base+0x59f4>
  40fce0:	ldur	x8, [x29, #-48]
  40fce4:	stur	x8, [x29, #-56]
  40fce8:	ldr	x8, [sp, #48]
  40fcec:	ldr	x9, [x8, #8]
  40fcf0:	ldr	w10, [x9, #8]
  40fcf4:	stur	w10, [x29, #-36]
  40fcf8:	ldur	w8, [x29, #-36]
  40fcfc:	cmp	w8, #0x0
  40fd00:	cset	w8, ls  // ls = plast
  40fd04:	tbnz	w8, #0, 40fda4 <argp_failure@@Base+0x2c18>
  40fd08:	ldur	x8, [x29, #-56]
  40fd0c:	ldr	x8, [x8]
  40fd10:	cbz	x8, 40fd88 <argp_failure@@Base+0x2bfc>
  40fd14:	ldur	x8, [x29, #-56]
  40fd18:	ldr	x8, [x8]
  40fd1c:	ldrb	w9, [x8]
  40fd20:	cbz	w9, 40fd88 <argp_failure@@Base+0x2bfc>
  40fd24:	ldur	x8, [x29, #-56]
  40fd28:	ldr	w9, [x8, #24]
  40fd2c:	and	w9, w9, #0x2
  40fd30:	cbnz	w9, 40fd88 <argp_failure@@Base+0x2bfc>
  40fd34:	ldr	x8, [sp, #32]
  40fd38:	ldr	w0, [x8, #16]
  40fd3c:	add	x1, sp, #0x58
  40fd40:	bl	410074 <argp_failure@@Base+0x2ee8>
  40fd44:	ldur	x0, [x29, #-24]
  40fd48:	ldur	x8, [x29, #-56]
  40fd4c:	ldr	w9, [x8, #24]
  40fd50:	and	w9, w9, #0x20
  40fd54:	str	x0, [sp, #16]
  40fd58:	cbz	w9, 40fd6c <argp_failure@@Base+0x2be0>
  40fd5c:	ldur	x8, [x29, #-56]
  40fd60:	ldr	x8, [x8]
  40fd64:	str	x8, [sp, #8]
  40fd68:	b	40fd78 <argp_failure@@Base+0x2bec>
  40fd6c:	ldur	x8, [x29, #-56]
  40fd70:	ldr	x8, [x8]
  40fd74:	str	x8, [sp, #8]
  40fd78:	ldr	x8, [sp, #8]
  40fd7c:	ldr	x0, [sp, #16]
  40fd80:	mov	x1, x8
  40fd84:	bl	4129c8 <argp_failure@@Base+0x583c>
  40fd88:	ldur	x8, [x29, #-56]
  40fd8c:	add	x8, x8, #0x30
  40fd90:	stur	x8, [x29, #-56]
  40fd94:	ldur	w9, [x29, #-36]
  40fd98:	subs	w9, w9, #0x1
  40fd9c:	stur	w9, [x29, #-36]
  40fda0:	b	40fcf8 <argp_failure@@Base+0x2b6c>
  40fda4:	b	40fea4 <argp_failure@@Base+0x2d18>
  40fda8:	mov	w8, #0x1                   	// #1
  40fdac:	str	w8, [sp, #84]
  40fdb0:	ldur	x0, [x29, #-24]
  40fdb4:	ldr	x9, [sp, #32]
  40fdb8:	ldrsw	x1, [x9, #12]
  40fdbc:	bl	412b80 <argp_failure@@Base+0x59f4>
  40fdc0:	ldur	x9, [x29, #-48]
  40fdc4:	stur	x9, [x29, #-56]
  40fdc8:	ldr	x9, [sp, #48]
  40fdcc:	ldr	x10, [x9, #8]
  40fdd0:	ldr	w8, [x10, #8]
  40fdd4:	stur	w8, [x29, #-36]
  40fdd8:	ldur	w8, [x29, #-36]
  40fddc:	cmp	w8, #0x0
  40fde0:	cset	w8, ls  // ls = plast
  40fde4:	tbnz	w8, #0, 40fea4 <argp_failure@@Base+0x2d18>
  40fde8:	ldur	x8, [x29, #-56]
  40fdec:	ldr	x8, [x8]
  40fdf0:	cbz	x8, 40fe88 <argp_failure@@Base+0x2cfc>
  40fdf4:	ldur	x8, [x29, #-56]
  40fdf8:	ldr	w9, [x8, #24]
  40fdfc:	and	w9, w9, #0x2
  40fe00:	cbnz	w9, 40fe88 <argp_failure@@Base+0x2cfc>
  40fe04:	ldr	x8, [sp, #32]
  40fe08:	ldr	w0, [x8, #12]
  40fe0c:	add	x1, sp, #0x58
  40fe10:	bl	410074 <argp_failure@@Base+0x2ee8>
  40fe14:	ldur	x0, [x29, #-24]
  40fe18:	ldur	x8, [x29, #-56]
  40fe1c:	ldr	x2, [x8]
  40fe20:	adrp	x1, 415000 <argp_failure@@Base+0x7e74>
  40fe24:	add	x1, x1, #0xcf9
  40fe28:	bl	4127d0 <argp_failure@@Base+0x5644>
  40fe2c:	ldr	w9, [sp, #84]
  40fe30:	cbnz	w9, 40fe40 <argp_failure@@Base+0x2cb4>
  40fe34:	ldr	x8, [sp, #32]
  40fe38:	ldr	w9, [x8]
  40fe3c:	cbz	w9, 40fe70 <argp_failure@@Base+0x2ce4>
  40fe40:	ldur	x0, [x29, #-48]
  40fe44:	ldr	x8, [sp, #48]
  40fe48:	ldr	x9, [x8]
  40fe4c:	ldr	x9, [x9]
  40fe50:	ldr	x3, [x9, #48]
  40fe54:	ldur	x4, [x29, #-24]
  40fe58:	adrp	x1, 415000 <argp_failure@@Base+0x7e74>
  40fe5c:	add	x1, x1, #0xcfe
  40fe60:	adrp	x2, 415000 <argp_failure@@Base+0x7e74>
  40fe64:	add	x2, x2, #0xd02
  40fe68:	bl	4101c0 <argp_failure@@Base+0x3034>
  40fe6c:	b	40fe88 <argp_failure@@Base+0x2cfc>
  40fe70:	ldur	x8, [x29, #-48]
  40fe74:	ldr	x8, [x8, #16]
  40fe78:	cbz	x8, 40fe88 <argp_failure@@Base+0x2cfc>
  40fe7c:	ldur	x8, [x29, #-32]
  40fe80:	mov	w9, #0x1                   	// #1
  40fe84:	str	w9, [x8, #12]
  40fe88:	ldur	x8, [x29, #-56]
  40fe8c:	add	x8, x8, #0x30
  40fe90:	stur	x8, [x29, #-56]
  40fe94:	ldur	w9, [x29, #-36]
  40fe98:	subs	w9, w9, #0x1
  40fe9c:	stur	w9, [x29, #-36]
  40fea0:	b	40fdd8 <argp_failure@@Base+0x2c4c>
  40fea4:	ldur	x0, [x29, #-24]
  40fea8:	mov	x8, xzr
  40feac:	mov	x1, x8
  40feb0:	bl	412ab0 <argp_failure@@Base+0x5924>
  40feb4:	ldr	w9, [sp, #112]
  40feb8:	cbz	w9, 40fefc <argp_failure@@Base+0x2d70>
  40febc:	ldur	x0, [x29, #-48]
  40fec0:	bl	40af58 <argp_usage@@Base+0x34>
  40fec4:	cbnz	w0, 40fef4 <argp_failure@@Base+0x2d68>
  40fec8:	ldur	x8, [x29, #-48]
  40fecc:	ldr	x8, [x8]
  40fed0:	cbnz	x8, 40fef4 <argp_failure@@Base+0x2d68>
  40fed4:	ldur	x8, [x29, #-48]
  40fed8:	ldr	x0, [x8, #32]
  40fedc:	ldr	x8, [sp, #48]
  40fee0:	ldr	x9, [x8, #8]
  40fee4:	ldr	x1, [x9, #40]
  40fee8:	add	x2, sp, #0x58
  40feec:	bl	410234 <argp_failure@@Base+0x30a8>
  40fef0:	b	40fef8 <argp_failure@@Base+0x2d6c>
  40fef4:	b	41004c <argp_failure@@Base+0x2ec0>
  40fef8:	b	41003c <argp_failure@@Base+0x2eb0>
  40fefc:	ldur	x8, [x29, #-48]
  40ff00:	ldr	x8, [x8, #32]
  40ff04:	cbz	x8, 40ff18 <argp_failure@@Base+0x2d8c>
  40ff08:	ldur	x8, [x29, #-48]
  40ff0c:	ldr	x8, [x8, #32]
  40ff10:	str	x8, [sp]
  40ff14:	b	40ff20 <argp_failure@@Base+0x2d94>
  40ff18:	mov	x8, xzr
  40ff1c:	str	x8, [sp]
  40ff20:	ldr	x8, [sp]
  40ff24:	str	x8, [sp, #72]
  40ff28:	ldr	x0, [sp, #72]
  40ff2c:	ldur	x8, [x29, #-48]
  40ff30:	ldr	w1, [x8, #8]
  40ff34:	ldr	x8, [sp, #48]
  40ff38:	ldr	x9, [x8, #8]
  40ff3c:	ldr	x2, [x9, #40]
  40ff40:	ldr	x3, [x8]
  40ff44:	bl	40fa08 <argp_failure@@Base+0x287c>
  40ff48:	str	x0, [sp, #64]
  40ff4c:	ldr	x8, [sp, #64]
  40ff50:	cbz	x8, 40fffc <argp_failure@@Base+0x2e70>
  40ff54:	ldr	x8, [sp, #64]
  40ff58:	ldrb	w9, [x8]
  40ff5c:	cbz	w9, 40fffc <argp_failure@@Base+0x2e70>
  40ff60:	ldur	x0, [x29, #-24]
  40ff64:	bl	412be8 <argp_failure@@Base+0x5a5c>
  40ff68:	str	w0, [sp, #60]
  40ff6c:	ldur	x0, [x29, #-24]
  40ff70:	ldr	x8, [sp, #32]
  40ff74:	ldrsw	x1, [x8, #20]
  40ff78:	bl	412ab0 <argp_failure@@Base+0x5924>
  40ff7c:	ldur	x8, [x29, #-24]
  40ff80:	ldr	x9, [sp, #32]
  40ff84:	ldrsw	x1, [x9, #20]
  40ff88:	mov	x0, x8
  40ff8c:	bl	412b80 <argp_failure@@Base+0x59f4>
  40ff90:	ldr	w10, [sp, #60]
  40ff94:	ldr	x8, [sp, #32]
  40ff98:	ldr	w11, [x8, #20]
  40ff9c:	add	w11, w11, #0x3
  40ffa0:	cmp	w10, w11
  40ffa4:	b.ls	40ffb8 <argp_failure@@Base+0x2e2c>  // b.plast
  40ffa8:	ldur	x0, [x29, #-24]
  40ffac:	mov	w1, #0xa                   	// #10
  40ffb0:	bl	412a38 <argp_failure@@Base+0x58ac>
  40ffb4:	b	40fff0 <argp_failure@@Base+0x2e64>
  40ffb8:	ldr	w8, [sp, #60]
  40ffbc:	ldr	x9, [sp, #32]
  40ffc0:	ldr	w10, [x9, #20]
  40ffc4:	cmp	w8, w10
  40ffc8:	b.cc	40ffe0 <argp_failure@@Base+0x2e54>  // b.lo, b.ul, b.last
  40ffcc:	ldur	x0, [x29, #-24]
  40ffd0:	adrp	x1, 415000 <argp_failure@@Base+0x7e74>
  40ffd4:	add	x1, x1, #0xd08
  40ffd8:	bl	4129c8 <argp_failure@@Base+0x583c>
  40ffdc:	b	40fff0 <argp_failure@@Base+0x2e64>
  40ffe0:	ldur	x0, [x29, #-24]
  40ffe4:	ldr	x8, [sp, #32]
  40ffe8:	ldr	w1, [x8, #20]
  40ffec:	bl	41036c <argp_failure@@Base+0x31e0>
  40fff0:	ldur	x0, [x29, #-24]
  40fff4:	ldr	x1, [sp, #64]
  40fff8:	bl	4129c8 <argp_failure@@Base+0x583c>
  40fffc:	ldr	x8, [sp, #64]
  410000:	cbz	x8, 41001c <argp_failure@@Base+0x2e90>
  410004:	ldr	x8, [sp, #64]
  410008:	ldr	x9, [sp, #72]
  41000c:	cmp	x8, x9
  410010:	b.eq	41001c <argp_failure@@Base+0x2e90>  // b.none
  410014:	ldr	x0, [sp, #64]
  410018:	bl	401d60 <free@plt>
  41001c:	ldur	x0, [x29, #-24]
  410020:	mov	x8, xzr
  410024:	mov	x1, x8
  410028:	bl	412ab0 <argp_failure@@Base+0x5924>
  41002c:	ldur	x8, [x29, #-24]
  410030:	mov	x0, x8
  410034:	mov	w1, #0xa                   	// #10
  410038:	bl	412a38 <argp_failure@@Base+0x58ac>
  41003c:	ldr	x8, [sp, #48]
  410040:	ldr	x9, [x8, #8]
  410044:	ldur	x10, [x29, #-32]
  410048:	str	x9, [x10]
  41004c:	ldur	x0, [x29, #-24]
  410050:	ldursw	x1, [x29, #-72]
  410054:	bl	412ab0 <argp_failure@@Base+0x5924>
  410058:	ldur	x8, [x29, #-24]
  41005c:	ldursw	x1, [x29, #-76]
  410060:	mov	x0, x8
  410064:	bl	412b80 <argp_failure@@Base+0x59f4>
  410068:	ldp	x29, x30, [sp, #208]
  41006c:	add	sp, sp, #0xe0
  410070:	ret
  410074:	sub	sp, sp, #0x40
  410078:	stp	x29, x30, [sp, #48]
  41007c:	add	x29, sp, #0x30
  410080:	stur	w0, [x29, #-4]
  410084:	stur	x1, [x29, #-16]
  410088:	ldur	x8, [x29, #-16]
  41008c:	ldr	w9, [x8, #24]
  410090:	cbz	w9, 410190 <argp_failure@@Base+0x3004>
  410094:	ldur	x8, [x29, #-16]
  410098:	ldr	x8, [x8, #16]
  41009c:	ldr	x8, [x8]
  4100a0:	str	x8, [sp, #24]
  4100a4:	ldur	x8, [x29, #-16]
  4100a8:	ldr	x8, [x8]
  4100ac:	ldr	x8, [x8, #32]
  4100b0:	str	x8, [sp, #16]
  4100b4:	ldur	x8, [x29, #-16]
  4100b8:	ldr	x8, [x8, #16]
  4100bc:	ldr	w9, [x8, #8]
  4100c0:	cbz	w9, 4100f8 <argp_failure@@Base+0x2f6c>
  4100c4:	ldr	x8, [sp, #24]
  4100c8:	cbz	x8, 4100f8 <argp_failure@@Base+0x2f6c>
  4100cc:	ldur	x8, [x29, #-16]
  4100d0:	ldr	x8, [x8]
  4100d4:	ldr	w9, [x8, #24]
  4100d8:	ldr	x8, [sp, #24]
  4100dc:	ldr	w10, [x8, #24]
  4100e0:	cmp	w9, w10
  4100e4:	b.eq	4100f8 <argp_failure@@Base+0x2f6c>  // b.none
  4100e8:	ldur	x8, [x29, #-16]
  4100ec:	ldr	x0, [x8, #8]
  4100f0:	mov	w1, #0xa                   	// #10
  4100f4:	bl	412a38 <argp_failure@@Base+0x58ac>
  4100f8:	ldr	x8, [sp, #16]
  4100fc:	cbz	x8, 410184 <argp_failure@@Base+0x2ff8>
  410100:	ldr	x8, [sp, #16]
  410104:	ldr	x8, [x8]
  410108:	cbz	x8, 410184 <argp_failure@@Base+0x2ff8>
  41010c:	ldr	x8, [sp, #16]
  410110:	ldr	x8, [x8]
  410114:	ldrb	w9, [x8]
  410118:	cbz	w9, 410184 <argp_failure@@Base+0x2ff8>
  41011c:	ldr	x8, [sp, #24]
  410120:	cbz	x8, 41014c <argp_failure@@Base+0x2fc0>
  410124:	ldr	x8, [sp, #24]
  410128:	ldr	x8, [x8, #32]
  41012c:	ldr	x9, [sp, #16]
  410130:	cmp	x8, x9
  410134:	b.eq	410184 <argp_failure@@Base+0x2ff8>  // b.none
  410138:	ldr	x8, [sp, #24]
  41013c:	ldr	x0, [x8, #32]
  410140:	ldr	x1, [sp, #16]
  410144:	bl	4103d4 <argp_failure@@Base+0x3248>
  410148:	cbnz	w0, 410184 <argp_failure@@Base+0x2ff8>
  41014c:	ldur	x8, [x29, #-16]
  410150:	ldr	x8, [x8, #8]
  410154:	ldr	x8, [x8, #24]
  410158:	str	w8, [sp, #12]
  41015c:	ldr	x9, [sp, #16]
  410160:	ldr	x0, [x9]
  410164:	ldr	x9, [sp, #16]
  410168:	ldr	x1, [x9, #24]
  41016c:	ldur	x2, [x29, #-16]
  410170:	bl	410234 <argp_failure@@Base+0x30a8>
  410174:	ldur	x9, [x29, #-16]
  410178:	ldr	x0, [x9, #8]
  41017c:	ldrsw	x1, [sp, #12]
  410180:	bl	412b80 <argp_failure@@Base+0x59f4>
  410184:	ldur	x8, [x29, #-16]
  410188:	str	wzr, [x8, #24]
  41018c:	b	4101a4 <argp_failure@@Base+0x3018>
  410190:	ldur	x8, [x29, #-16]
  410194:	ldr	x0, [x8, #8]
  410198:	adrp	x1, 415000 <argp_failure@@Base+0x7e74>
  41019c:	add	x1, x1, #0xd0c
  4101a0:	bl	4129c8 <argp_failure@@Base+0x583c>
  4101a4:	ldur	x8, [x29, #-16]
  4101a8:	ldr	x0, [x8, #8]
  4101ac:	ldur	w1, [x29, #-4]
  4101b0:	bl	41036c <argp_failure@@Base+0x31e0>
  4101b4:	ldp	x29, x30, [sp, #48]
  4101b8:	add	sp, sp, #0x40
  4101bc:	ret
  4101c0:	sub	sp, sp, #0x40
  4101c4:	stp	x29, x30, [sp, #48]
  4101c8:	add	x29, sp, #0x30
  4101cc:	stur	x0, [x29, #-8]
  4101d0:	stur	x1, [x29, #-16]
  4101d4:	str	x2, [sp, #24]
  4101d8:	str	x3, [sp, #16]
  4101dc:	str	x4, [sp, #8]
  4101e0:	ldur	x8, [x29, #-8]
  4101e4:	ldr	x8, [x8, #16]
  4101e8:	cbz	x8, 410228 <argp_failure@@Base+0x309c>
  4101ec:	ldur	x8, [x29, #-8]
  4101f0:	ldr	w9, [x8, #24]
  4101f4:	and	w9, w9, #0x1
  4101f8:	cbz	w9, 410214 <argp_failure@@Base+0x3088>
  4101fc:	ldr	x0, [sp, #8]
  410200:	ldr	x1, [sp, #24]
  410204:	ldur	x8, [x29, #-8]
  410208:	ldr	x2, [x8, #16]
  41020c:	bl	4127d0 <argp_failure@@Base+0x5644>
  410210:	b	410228 <argp_failure@@Base+0x309c>
  410214:	ldr	x0, [sp, #8]
  410218:	ldur	x1, [x29, #-16]
  41021c:	ldur	x8, [x29, #-8]
  410220:	ldr	x2, [x8, #16]
  410224:	bl	4127d0 <argp_failure@@Base+0x5644>
  410228:	ldp	x29, x30, [sp, #48]
  41022c:	add	sp, sp, #0x40
  410230:	ret
  410234:	sub	sp, sp, #0x40
  410238:	stp	x29, x30, [sp, #48]
  41023c:	add	x29, sp, #0x30
  410240:	mov	w8, #0x3                   	// #3
  410244:	movk	w8, #0x200, lsl #16
  410248:	adrp	x9, 428000 <argp_failure@@Base+0x1ae74>
  41024c:	add	x9, x9, #0x4b0
  410250:	stur	x0, [x29, #-8]
  410254:	stur	x1, [x29, #-16]
  410258:	str	x2, [sp, #24]
  41025c:	ldur	x10, [x29, #-8]
  410260:	str	x10, [sp, #16]
  410264:	ldr	x0, [sp, #16]
  410268:	ldur	x2, [x29, #-16]
  41026c:	ldr	x10, [sp, #24]
  410270:	ldr	x3, [x10, #32]
  410274:	mov	w1, w8
  410278:	str	x9, [sp]
  41027c:	bl	40fa08 <argp_failure@@Base+0x287c>
  410280:	str	x0, [sp, #8]
  410284:	ldr	x9, [sp, #8]
  410288:	cbz	x9, 410348 <argp_failure@@Base+0x31bc>
  41028c:	ldr	x8, [sp, #8]
  410290:	ldrb	w9, [x8]
  410294:	cbz	w9, 410338 <argp_failure@@Base+0x31ac>
  410298:	ldr	x8, [sp, #24]
  41029c:	ldr	x8, [x8, #16]
  4102a0:	ldr	x8, [x8]
  4102a4:	cbz	x8, 4102b8 <argp_failure@@Base+0x312c>
  4102a8:	ldr	x8, [sp, #24]
  4102ac:	ldr	x0, [x8, #8]
  4102b0:	mov	w1, #0xa                   	// #10
  4102b4:	bl	412a38 <argp_failure@@Base+0x58ac>
  4102b8:	ldr	x8, [sp, #24]
  4102bc:	ldr	x0, [x8, #8]
  4102c0:	ldr	x8, [sp]
  4102c4:	ldr	w1, [x8, #24]
  4102c8:	bl	41036c <argp_failure@@Base+0x31e0>
  4102cc:	ldr	x8, [sp, #24]
  4102d0:	ldr	x0, [x8, #8]
  4102d4:	ldr	x8, [sp]
  4102d8:	ldrsw	x1, [x8, #24]
  4102dc:	bl	412ab0 <argp_failure@@Base+0x5924>
  4102e0:	ldr	x8, [sp, #24]
  4102e4:	ldr	x8, [x8, #8]
  4102e8:	ldr	x9, [sp]
  4102ec:	ldrsw	x1, [x9, #24]
  4102f0:	mov	x0, x8
  4102f4:	bl	412b80 <argp_failure@@Base+0x59f4>
  4102f8:	ldr	x8, [sp, #24]
  4102fc:	ldr	x8, [x8, #8]
  410300:	ldr	x1, [sp, #8]
  410304:	mov	x0, x8
  410308:	bl	4129c8 <argp_failure@@Base+0x583c>
  41030c:	ldr	x8, [sp, #24]
  410310:	ldr	x8, [x8, #8]
  410314:	mov	x0, x8
  410318:	mov	x8, xzr
  41031c:	mov	x1, x8
  410320:	bl	412ab0 <argp_failure@@Base+0x5924>
  410324:	ldr	x8, [sp, #24]
  410328:	ldr	x8, [x8, #8]
  41032c:	mov	x0, x8
  410330:	mov	w1, #0xa                   	// #10
  410334:	bl	412a38 <argp_failure@@Base+0x58ac>
  410338:	ldr	x8, [sp, #24]
  41033c:	ldr	x8, [x8, #16]
  410340:	mov	w9, #0x1                   	// #1
  410344:	str	w9, [x8, #8]
  410348:	ldr	x8, [sp, #8]
  41034c:	ldr	x9, [sp, #16]
  410350:	cmp	x8, x9
  410354:	b.eq	410360 <argp_failure@@Base+0x31d4>  // b.none
  410358:	ldr	x0, [sp, #8]
  41035c:	bl	401d60 <free@plt>
  410360:	ldp	x29, x30, [sp, #48]
  410364:	add	sp, sp, #0x40
  410368:	ret
  41036c:	sub	sp, sp, #0x30
  410370:	stp	x29, x30, [sp, #32]
  410374:	add	x29, sp, #0x20
  410378:	stur	x0, [x29, #-8]
  41037c:	stur	w1, [x29, #-12]
  410380:	ldur	w8, [x29, #-12]
  410384:	mov	w9, w8
  410388:	ldur	x0, [x29, #-8]
  41038c:	str	x9, [sp, #8]
  410390:	bl	412be8 <argp_failure@@Base+0x5a5c>
  410394:	ldr	x9, [sp, #8]
  410398:	subs	x10, x9, x0
  41039c:	str	w10, [sp, #16]
  4103a0:	ldr	w8, [sp, #16]
  4103a4:	subs	w9, w8, #0x1
  4103a8:	str	w9, [sp, #16]
  4103ac:	cmp	w8, #0x0
  4103b0:	cset	w8, le
  4103b4:	tbnz	w8, #0, 4103c8 <argp_failure@@Base+0x323c>
  4103b8:	ldur	x0, [x29, #-8]
  4103bc:	mov	w1, #0x20                  	// #32
  4103c0:	bl	412a38 <argp_failure@@Base+0x58ac>
  4103c4:	b	4103a0 <argp_failure@@Base+0x3214>
  4103c8:	ldp	x29, x30, [sp, #32]
  4103cc:	add	sp, sp, #0x30
  4103d0:	ret
  4103d4:	sub	sp, sp, #0x20
  4103d8:	str	x0, [sp, #24]
  4103dc:	str	x1, [sp, #16]
  4103e0:	ldr	x8, [sp, #24]
  4103e4:	mov	w9, #0x0                   	// #0
  4103e8:	str	w9, [sp, #12]
  4103ec:	cbz	x8, 410404 <argp_failure@@Base+0x3278>
  4103f0:	ldr	x8, [sp, #24]
  4103f4:	ldr	x9, [sp, #16]
  4103f8:	cmp	x8, x9
  4103fc:	cset	w10, ne  // ne = any
  410400:	str	w10, [sp, #12]
  410404:	ldr	w8, [sp, #12]
  410408:	tbnz	w8, #0, 410410 <argp_failure@@Base+0x3284>
  41040c:	b	410420 <argp_failure@@Base+0x3294>
  410410:	ldr	x8, [sp, #24]
  410414:	ldr	x8, [x8, #16]
  410418:	str	x8, [sp, #24]
  41041c:	b	4103e0 <argp_failure@@Base+0x3254>
  410420:	ldr	x8, [sp, #24]
  410424:	ldr	x9, [sp, #16]
  410428:	cmp	x8, x9
  41042c:	cset	w10, eq  // eq = none
  410430:	and	w0, w10, #0x1
  410434:	add	sp, sp, #0x20
  410438:	ret
  41043c:	sub	sp, sp, #0x130
  410440:	stp	x29, x30, [sp, #272]
  410444:	str	x28, [sp, #288]
  410448:	add	x29, sp, #0x110
  41044c:	adrp	x8, 428000 <argp_failure@@Base+0x1ae74>
  410450:	add	x8, x8, #0x4f8
  410454:	stur	w0, [x29, #-8]
  410458:	stur	x1, [x29, #-16]
  41045c:	stur	x2, [x29, #-24]
  410460:	stur	x3, [x29, #-32]
  410464:	stur	x4, [x29, #-40]
  410468:	stur	w5, [x29, #-44]
  41046c:	stur	x6, [x29, #-56]
  410470:	stur	w7, [x29, #-60]
  410474:	ldur	x9, [x29, #-56]
  410478:	ldr	w10, [x9, #4]
  41047c:	stur	w10, [x29, #-64]
  410480:	ldur	w10, [x29, #-8]
  410484:	cmp	w10, #0x1
  410488:	str	x8, [sp, #40]
  41048c:	b.ge	41049c <argp_failure@@Base+0x3310>  // b.tcont
  410490:	mov	w8, #0xffffffff            	// #-1
  410494:	stur	w8, [x29, #-4]
  410498:	b	41179c <argp_failure@@Base+0x4610>
  41049c:	ldur	x8, [x29, #-56]
  4104a0:	mov	x9, xzr
  4104a4:	str	x9, [x8, #16]
  4104a8:	ldur	x8, [x29, #-56]
  4104ac:	ldr	w10, [x8]
  4104b0:	cbz	w10, 4104c0 <argp_failure@@Base+0x3334>
  4104b4:	ldur	x8, [x29, #-56]
  4104b8:	ldr	w9, [x8, #24]
  4104bc:	cbnz	w9, 410504 <argp_failure@@Base+0x3378>
  4104c0:	ldur	x8, [x29, #-56]
  4104c4:	ldr	w9, [x8]
  4104c8:	cbnz	w9, 4104d8 <argp_failure@@Base+0x334c>
  4104cc:	ldur	x8, [x29, #-56]
  4104d0:	mov	w9, #0x1                   	// #1
  4104d4:	str	w9, [x8]
  4104d8:	ldur	w0, [x29, #-8]
  4104dc:	ldur	x1, [x29, #-16]
  4104e0:	ldur	x2, [x29, #-24]
  4104e4:	ldur	x3, [x29, #-56]
  4104e8:	ldur	w4, [x29, #-60]
  4104ec:	bl	4117b0 <argp_failure@@Base+0x4624>
  4104f0:	stur	x0, [x29, #-24]
  4104f4:	ldur	x8, [x29, #-56]
  4104f8:	mov	w9, #0x1                   	// #1
  4104fc:	str	w9, [x8, #24]
  410500:	b	410530 <argp_failure@@Base+0x33a4>
  410504:	ldur	x8, [x29, #-24]
  410508:	ldrb	w9, [x8]
  41050c:	cmp	w9, #0x2d
  410510:	b.eq	410524 <argp_failure@@Base+0x3398>  // b.none
  410514:	ldur	x8, [x29, #-24]
  410518:	ldrb	w9, [x8]
  41051c:	cmp	w9, #0x2b
  410520:	b.ne	410530 <argp_failure@@Base+0x33a4>  // b.any
  410524:	ldur	x8, [x29, #-24]
  410528:	add	x8, x8, #0x1
  41052c:	stur	x8, [x29, #-24]
  410530:	ldur	x8, [x29, #-24]
  410534:	ldrb	w9, [x8]
  410538:	cmp	w9, #0x3a
  41053c:	b.ne	410544 <argp_failure@@Base+0x33b8>  // b.any
  410540:	stur	wzr, [x29, #-64]
  410544:	ldur	x8, [x29, #-56]
  410548:	ldr	x8, [x8, #32]
  41054c:	cbz	x8, 410560 <argp_failure@@Base+0x33d4>
  410550:	ldur	x8, [x29, #-56]
  410554:	ldr	x8, [x8, #32]
  410558:	ldrb	w9, [x8]
  41055c:	cbnz	w9, 410910 <argp_failure@@Base+0x3784>
  410560:	ldur	x8, [x29, #-56]
  410564:	ldr	w9, [x8, #52]
  410568:	ldur	x8, [x29, #-56]
  41056c:	ldr	w10, [x8]
  410570:	cmp	w9, w10
  410574:	b.le	410588 <argp_failure@@Base+0x33fc>
  410578:	ldur	x8, [x29, #-56]
  41057c:	ldr	w9, [x8]
  410580:	ldur	x8, [x29, #-56]
  410584:	str	w9, [x8, #52]
  410588:	ldur	x8, [x29, #-56]
  41058c:	ldr	w9, [x8, #48]
  410590:	ldur	x8, [x29, #-56]
  410594:	ldr	w10, [x8]
  410598:	cmp	w9, w10
  41059c:	b.le	4105b0 <argp_failure@@Base+0x3424>
  4105a0:	ldur	x8, [x29, #-56]
  4105a4:	ldr	w9, [x8]
  4105a8:	ldur	x8, [x29, #-56]
  4105ac:	str	w9, [x8, #48]
  4105b0:	ldur	x8, [x29, #-56]
  4105b4:	ldr	w9, [x8, #40]
  4105b8:	cmp	w9, #0x1
  4105bc:	b.ne	4106d8 <argp_failure@@Base+0x354c>  // b.any
  4105c0:	ldur	x8, [x29, #-56]
  4105c4:	ldr	w9, [x8, #48]
  4105c8:	ldur	x8, [x29, #-56]
  4105cc:	ldr	w10, [x8, #52]
  4105d0:	cmp	w9, w10
  4105d4:	b.eq	410600 <argp_failure@@Base+0x3474>  // b.none
  4105d8:	ldur	x8, [x29, #-56]
  4105dc:	ldr	w9, [x8, #52]
  4105e0:	ldur	x8, [x29, #-56]
  4105e4:	ldr	w10, [x8]
  4105e8:	cmp	w9, w10
  4105ec:	b.eq	410600 <argp_failure@@Base+0x3474>  // b.none
  4105f0:	ldur	x0, [x29, #-16]
  4105f4:	ldur	x1, [x29, #-56]
  4105f8:	bl	4118c0 <argp_failure@@Base+0x4734>
  4105fc:	b	410628 <argp_failure@@Base+0x349c>
  410600:	ldur	x8, [x29, #-56]
  410604:	ldr	w9, [x8, #52]
  410608:	ldur	x8, [x29, #-56]
  41060c:	ldr	w10, [x8]
  410610:	cmp	w9, w10
  410614:	b.eq	410628 <argp_failure@@Base+0x349c>  // b.none
  410618:	ldur	x8, [x29, #-56]
  41061c:	ldr	w9, [x8]
  410620:	ldur	x8, [x29, #-56]
  410624:	str	w9, [x8, #48]
  410628:	ldur	x8, [x29, #-56]
  41062c:	ldr	w9, [x8]
  410630:	ldur	w10, [x29, #-8]
  410634:	mov	w11, #0x0                   	// #0
  410638:	cmp	w9, w10
  41063c:	str	w11, [sp, #36]
  410640:	b.ge	4106a8 <argp_failure@@Base+0x351c>  // b.tcont
  410644:	ldur	x8, [x29, #-16]
  410648:	ldur	x9, [x29, #-56]
  41064c:	ldrsw	x9, [x9]
  410650:	mov	x10, #0x8                   	// #8
  410654:	mul	x9, x10, x9
  410658:	add	x8, x8, x9
  41065c:	ldr	x8, [x8]
  410660:	ldrb	w11, [x8]
  410664:	mov	w12, #0x1                   	// #1
  410668:	cmp	w11, #0x2d
  41066c:	str	w12, [sp, #32]
  410670:	b.ne	4106a0 <argp_failure@@Base+0x3514>  // b.any
  410674:	ldur	x8, [x29, #-16]
  410678:	ldur	x9, [x29, #-56]
  41067c:	ldrsw	x9, [x9]
  410680:	mov	x10, #0x8                   	// #8
  410684:	mul	x9, x10, x9
  410688:	add	x8, x8, x9
  41068c:	ldr	x8, [x8]
  410690:	ldrb	w11, [x8, #1]
  410694:	cmp	w11, #0x0
  410698:	cset	w11, eq  // eq = none
  41069c:	str	w11, [sp, #32]
  4106a0:	ldr	w8, [sp, #32]
  4106a4:	str	w8, [sp, #36]
  4106a8:	ldr	w8, [sp, #36]
  4106ac:	tbnz	w8, #0, 4106b4 <argp_failure@@Base+0x3528>
  4106b0:	b	4106c8 <argp_failure@@Base+0x353c>
  4106b4:	ldur	x8, [x29, #-56]
  4106b8:	ldr	w9, [x8]
  4106bc:	add	w9, w9, #0x1
  4106c0:	str	w9, [x8]
  4106c4:	b	410628 <argp_failure@@Base+0x349c>
  4106c8:	ldur	x8, [x29, #-56]
  4106cc:	ldr	w9, [x8]
  4106d0:	ldur	x8, [x29, #-56]
  4106d4:	str	w9, [x8, #52]
  4106d8:	ldur	x8, [x29, #-56]
  4106dc:	ldr	w9, [x8]
  4106e0:	ldur	w10, [x29, #-8]
  4106e4:	cmp	w9, w10
  4106e8:	b.eq	4107a8 <argp_failure@@Base+0x361c>  // b.none
  4106ec:	ldur	x8, [x29, #-16]
  4106f0:	ldur	x9, [x29, #-56]
  4106f4:	ldrsw	x9, [x9]
  4106f8:	mov	x10, #0x8                   	// #8
  4106fc:	mul	x9, x10, x9
  410700:	add	x8, x8, x9
  410704:	ldr	x0, [x8]
  410708:	adrp	x1, 415000 <argp_failure@@Base+0x7e74>
  41070c:	add	x1, x1, #0x5b6
  410710:	bl	401d10 <strcmp@plt>
  410714:	cbnz	w0, 4107a8 <argp_failure@@Base+0x361c>
  410718:	ldur	x8, [x29, #-56]
  41071c:	ldr	w9, [x8]
  410720:	add	w9, w9, #0x1
  410724:	str	w9, [x8]
  410728:	ldur	x8, [x29, #-56]
  41072c:	ldr	w9, [x8, #48]
  410730:	ldur	x8, [x29, #-56]
  410734:	ldr	w10, [x8, #52]
  410738:	cmp	w9, w10
  41073c:	b.eq	410768 <argp_failure@@Base+0x35dc>  // b.none
  410740:	ldur	x8, [x29, #-56]
  410744:	ldr	w9, [x8, #52]
  410748:	ldur	x8, [x29, #-56]
  41074c:	ldr	w10, [x8]
  410750:	cmp	w9, w10
  410754:	b.eq	410768 <argp_failure@@Base+0x35dc>  // b.none
  410758:	ldur	x0, [x29, #-16]
  41075c:	ldur	x1, [x29, #-56]
  410760:	bl	4118c0 <argp_failure@@Base+0x4734>
  410764:	b	410790 <argp_failure@@Base+0x3604>
  410768:	ldur	x8, [x29, #-56]
  41076c:	ldr	w9, [x8, #48]
  410770:	ldur	x8, [x29, #-56]
  410774:	ldr	w10, [x8, #52]
  410778:	cmp	w9, w10
  41077c:	b.ne	410790 <argp_failure@@Base+0x3604>  // b.any
  410780:	ldur	x8, [x29, #-56]
  410784:	ldr	w9, [x8]
  410788:	ldur	x8, [x29, #-56]
  41078c:	str	w9, [x8, #48]
  410790:	ldur	w8, [x29, #-8]
  410794:	ldur	x9, [x29, #-56]
  410798:	str	w8, [x9, #52]
  41079c:	ldur	w8, [x29, #-8]
  4107a0:	ldur	x9, [x29, #-56]
  4107a4:	str	w8, [x9]
  4107a8:	ldur	x8, [x29, #-56]
  4107ac:	ldr	w9, [x8]
  4107b0:	ldur	w10, [x29, #-8]
  4107b4:	cmp	w9, w10
  4107b8:	b.ne	4107f0 <argp_failure@@Base+0x3664>  // b.any
  4107bc:	ldur	x8, [x29, #-56]
  4107c0:	ldr	w9, [x8, #48]
  4107c4:	ldur	x8, [x29, #-56]
  4107c8:	ldr	w10, [x8, #52]
  4107cc:	cmp	w9, w10
  4107d0:	b.eq	4107e4 <argp_failure@@Base+0x3658>  // b.none
  4107d4:	ldur	x8, [x29, #-56]
  4107d8:	ldr	w9, [x8, #48]
  4107dc:	ldur	x8, [x29, #-56]
  4107e0:	str	w9, [x8]
  4107e4:	mov	w8, #0xffffffff            	// #-1
  4107e8:	stur	w8, [x29, #-4]
  4107ec:	b	41179c <argp_failure@@Base+0x4610>
  4107f0:	ldur	x8, [x29, #-16]
  4107f4:	ldur	x9, [x29, #-56]
  4107f8:	ldrsw	x9, [x9]
  4107fc:	mov	x10, #0x8                   	// #8
  410800:	mul	x9, x10, x9
  410804:	add	x8, x8, x9
  410808:	ldr	x8, [x8]
  41080c:	ldrb	w11, [x8]
  410810:	cmp	w11, #0x2d
  410814:	b.ne	41083c <argp_failure@@Base+0x36b0>  // b.any
  410818:	ldur	x8, [x29, #-16]
  41081c:	ldur	x9, [x29, #-56]
  410820:	ldrsw	x9, [x9]
  410824:	mov	x10, #0x8                   	// #8
  410828:	mul	x9, x10, x9
  41082c:	add	x8, x8, x9
  410830:	ldr	x8, [x8]
  410834:	ldrb	w11, [x8, #1]
  410838:	cbnz	w11, 410890 <argp_failure@@Base+0x3704>
  41083c:	ldur	x8, [x29, #-56]
  410840:	ldr	w9, [x8, #40]
  410844:	cbnz	w9, 410854 <argp_failure@@Base+0x36c8>
  410848:	mov	w8, #0xffffffff            	// #-1
  41084c:	stur	w8, [x29, #-4]
  410850:	b	41179c <argp_failure@@Base+0x4610>
  410854:	ldur	x8, [x29, #-16]
  410858:	ldur	x9, [x29, #-56]
  41085c:	ldrsw	x10, [x9]
  410860:	mov	w11, w10
  410864:	mov	w12, #0x1                   	// #1
  410868:	add	w11, w11, #0x1
  41086c:	str	w11, [x9]
  410870:	mov	x9, #0x8                   	// #8
  410874:	mul	x9, x9, x10
  410878:	add	x8, x8, x9
  41087c:	ldr	x8, [x8]
  410880:	ldur	x9, [x29, #-56]
  410884:	str	x8, [x9, #16]
  410888:	stur	w12, [x29, #-4]
  41088c:	b	41179c <argp_failure@@Base+0x4610>
  410890:	ldur	x8, [x29, #-16]
  410894:	ldur	x9, [x29, #-56]
  410898:	ldrsw	x9, [x9]
  41089c:	mov	x10, #0x8                   	// #8
  4108a0:	mul	x9, x10, x9
  4108a4:	add	x8, x8, x9
  4108a8:	ldr	x8, [x8]
  4108ac:	add	x8, x8, #0x1
  4108b0:	ldur	x9, [x29, #-32]
  4108b4:	mov	w11, #0x0                   	// #0
  4108b8:	str	x8, [sp, #24]
  4108bc:	str	w11, [sp, #20]
  4108c0:	cbz	x9, 4108f0 <argp_failure@@Base+0x3764>
  4108c4:	ldur	x8, [x29, #-16]
  4108c8:	ldur	x9, [x29, #-56]
  4108cc:	ldrsw	x9, [x9]
  4108d0:	mov	x10, #0x8                   	// #8
  4108d4:	mul	x9, x10, x9
  4108d8:	add	x8, x8, x9
  4108dc:	ldr	x8, [x8]
  4108e0:	ldrb	w11, [x8, #1]
  4108e4:	cmp	w11, #0x2d
  4108e8:	cset	w11, eq  // eq = none
  4108ec:	str	w11, [sp, #20]
  4108f0:	ldr	w8, [sp, #20]
  4108f4:	and	w8, w8, #0x1
  4108f8:	mov	w0, w8
  4108fc:	sxtw	x9, w0
  410900:	ldr	x10, [sp, #24]
  410904:	add	x9, x10, x9
  410908:	ldur	x11, [x29, #-56]
  41090c:	str	x9, [x11, #32]
  410910:	ldur	x8, [x29, #-32]
  410914:	cbz	x8, 4110b4 <argp_failure@@Base+0x3f28>
  410918:	ldur	x8, [x29, #-16]
  41091c:	ldur	x9, [x29, #-56]
  410920:	ldrsw	x9, [x9]
  410924:	mov	x10, #0x8                   	// #8
  410928:	mul	x9, x10, x9
  41092c:	add	x8, x8, x9
  410930:	ldr	x8, [x8]
  410934:	ldrb	w11, [x8, #1]
  410938:	cmp	w11, #0x2d
  41093c:	b.eq	410998 <argp_failure@@Base+0x380c>  // b.none
  410940:	ldur	w8, [x29, #-44]
  410944:	cbz	w8, 4110b4 <argp_failure@@Base+0x3f28>
  410948:	ldur	x8, [x29, #-16]
  41094c:	ldur	x9, [x29, #-56]
  410950:	ldrsw	x9, [x9]
  410954:	mov	x10, #0x8                   	// #8
  410958:	mul	x9, x10, x9
  41095c:	add	x8, x8, x9
  410960:	ldr	x8, [x8]
  410964:	ldrb	w11, [x8, #2]
  410968:	cbnz	w11, 410998 <argp_failure@@Base+0x380c>
  41096c:	ldur	x0, [x29, #-24]
  410970:	ldur	x8, [x29, #-16]
  410974:	ldur	x9, [x29, #-56]
  410978:	ldrsw	x9, [x9]
  41097c:	mov	x10, #0x8                   	// #8
  410980:	mul	x9, x10, x9
  410984:	add	x8, x8, x9
  410988:	ldr	x8, [x8]
  41098c:	ldrb	w1, [x8, #1]
  410990:	bl	401d90 <strchr@plt>
  410994:	cbnz	x0, 4110b4 <argp_failure@@Base+0x3f28>
  410998:	mov	x8, xzr
  41099c:	stur	x8, [x29, #-96]
  4109a0:	stur	x8, [x29, #-104]
  4109a4:	stur	wzr, [x29, #-108]
  4109a8:	stur	wzr, [x29, #-112]
  4109ac:	mov	w9, #0xffffffff            	// #-1
  4109b0:	stur	w9, [x29, #-116]
  4109b4:	ldur	x8, [x29, #-56]
  4109b8:	ldr	x8, [x8, #32]
  4109bc:	stur	x8, [x29, #-72]
  4109c0:	ldur	x8, [x29, #-72]
  4109c4:	ldrb	w9, [x8]
  4109c8:	mov	w10, #0x0                   	// #0
  4109cc:	str	w10, [sp, #16]
  4109d0:	cbz	w9, 4109e8 <argp_failure@@Base+0x385c>
  4109d4:	ldur	x8, [x29, #-72]
  4109d8:	ldrb	w9, [x8]
  4109dc:	cmp	w9, #0x3d
  4109e0:	cset	w9, ne  // ne = any
  4109e4:	str	w9, [sp, #16]
  4109e8:	ldr	w8, [sp, #16]
  4109ec:	tbnz	w8, #0, 4109f4 <argp_failure@@Base+0x3868>
  4109f0:	b	410a04 <argp_failure@@Base+0x3878>
  4109f4:	ldur	x8, [x29, #-72]
  4109f8:	add	x8, x8, #0x1
  4109fc:	stur	x8, [x29, #-72]
  410a00:	b	4109c0 <argp_failure@@Base+0x3834>
  410a04:	ldur	x8, [x29, #-72]
  410a08:	ldur	x9, [x29, #-56]
  410a0c:	ldr	x9, [x9, #32]
  410a10:	subs	x8, x8, x9
  410a14:	stur	w8, [x29, #-76]
  410a18:	ldur	x9, [x29, #-32]
  410a1c:	stur	x9, [x29, #-88]
  410a20:	stur	wzr, [x29, #-120]
  410a24:	ldur	x8, [x29, #-88]
  410a28:	ldr	x8, [x8]
  410a2c:	cbz	x8, 410b90 <argp_failure@@Base+0x3a04>
  410a30:	ldur	x8, [x29, #-88]
  410a34:	ldr	x0, [x8]
  410a38:	ldur	x8, [x29, #-56]
  410a3c:	ldr	x1, [x8, #32]
  410a40:	ldur	w9, [x29, #-76]
  410a44:	mov	w2, w9
  410a48:	bl	401c30 <strncmp@plt>
  410a4c:	cbnz	w0, 410b74 <argp_failure@@Base+0x39e8>
  410a50:	ldur	w8, [x29, #-76]
  410a54:	ldur	x9, [x29, #-88]
  410a58:	ldr	x0, [x9]
  410a5c:	str	w8, [sp, #12]
  410a60:	bl	401b20 <strlen@plt>
  410a64:	ldr	w8, [sp, #12]
  410a68:	cmp	w8, w0
  410a6c:	b.ne	410a8c <argp_failure@@Base+0x3900>  // b.any
  410a70:	ldur	x8, [x29, #-88]
  410a74:	stur	x8, [x29, #-96]
  410a78:	ldur	w9, [x29, #-120]
  410a7c:	stur	w9, [x29, #-116]
  410a80:	mov	w9, #0x1                   	// #1
  410a84:	stur	w9, [x29, #-108]
  410a88:	b	410b90 <argp_failure@@Base+0x3a04>
  410a8c:	ldur	x8, [x29, #-96]
  410a90:	cbnz	x8, 410aa8 <argp_failure@@Base+0x391c>
  410a94:	ldur	x8, [x29, #-88]
  410a98:	stur	x8, [x29, #-96]
  410a9c:	ldur	w9, [x29, #-120]
  410aa0:	stur	w9, [x29, #-116]
  410aa4:	b	410b74 <argp_failure@@Base+0x39e8>
  410aa8:	ldur	w8, [x29, #-112]
  410aac:	cbz	w8, 410ab4 <argp_failure@@Base+0x3928>
  410ab0:	b	410b74 <argp_failure@@Base+0x39e8>
  410ab4:	ldur	w8, [x29, #-44]
  410ab8:	cbnz	w8, 410b04 <argp_failure@@Base+0x3978>
  410abc:	ldur	x8, [x29, #-96]
  410ac0:	ldr	w9, [x8, #8]
  410ac4:	ldur	x8, [x29, #-88]
  410ac8:	ldr	w10, [x8, #8]
  410acc:	cmp	w9, w10
  410ad0:	b.ne	410b04 <argp_failure@@Base+0x3978>  // b.any
  410ad4:	ldur	x8, [x29, #-96]
  410ad8:	ldr	x8, [x8, #16]
  410adc:	ldur	x9, [x29, #-88]
  410ae0:	ldr	x9, [x9, #16]
  410ae4:	cmp	x8, x9
  410ae8:	b.ne	410b04 <argp_failure@@Base+0x3978>  // b.any
  410aec:	ldur	x8, [x29, #-96]
  410af0:	ldr	w9, [x8, #24]
  410af4:	ldur	x8, [x29, #-88]
  410af8:	ldr	w10, [x8, #24]
  410afc:	cmp	w9, w10
  410b00:	b.eq	410b74 <argp_failure@@Base+0x39e8>  // b.none
  410b04:	mov	x0, #0x10                  	// #16
  410b08:	bl	401c10 <malloc@plt>
  410b0c:	stur	x0, [x29, #-128]
  410b10:	ldur	x8, [x29, #-128]
  410b14:	cbnz	x8, 410b54 <argp_failure@@Base+0x39c8>
  410b18:	ldur	x8, [x29, #-104]
  410b1c:	cbz	x8, 410b40 <argp_failure@@Base+0x39b4>
  410b20:	ldur	x8, [x29, #-104]
  410b24:	ldr	x8, [x8, #8]
  410b28:	str	x8, [sp, #136]
  410b2c:	ldur	x0, [x29, #-104]
  410b30:	bl	401d60 <free@plt>
  410b34:	ldr	x8, [sp, #136]
  410b38:	stur	x8, [x29, #-104]
  410b3c:	b	410b18 <argp_failure@@Base+0x398c>
  410b40:	mov	x8, xzr
  410b44:	stur	x8, [x29, #-104]
  410b48:	mov	w9, #0x1                   	// #1
  410b4c:	stur	w9, [x29, #-112]
  410b50:	b	410b74 <argp_failure@@Base+0x39e8>
  410b54:	ldur	x8, [x29, #-88]
  410b58:	ldur	x9, [x29, #-128]
  410b5c:	str	x8, [x9]
  410b60:	ldur	x8, [x29, #-104]
  410b64:	ldur	x9, [x29, #-128]
  410b68:	str	x8, [x9, #8]
  410b6c:	ldur	x8, [x29, #-128]
  410b70:	stur	x8, [x29, #-104]
  410b74:	ldur	x8, [x29, #-88]
  410b78:	add	x8, x8, #0x20
  410b7c:	stur	x8, [x29, #-88]
  410b80:	ldur	w9, [x29, #-120]
  410b84:	add	w9, w9, #0x1
  410b88:	stur	w9, [x29, #-120]
  410b8c:	b	410a24 <argp_failure@@Base+0x3898>
  410b90:	ldur	w8, [x29, #-112]
  410b94:	cbnz	w8, 410ba0 <argp_failure@@Base+0x3a14>
  410b98:	ldur	x8, [x29, #-104]
  410b9c:	cbz	x8, 410d00 <argp_failure@@Base+0x3b74>
  410ba0:	ldur	w8, [x29, #-108]
  410ba4:	cbnz	w8, 410d00 <argp_failure@@Base+0x3b74>
  410ba8:	ldur	w8, [x29, #-64]
  410bac:	cbz	w8, 410c50 <argp_failure@@Base+0x3ac4>
  410bb0:	ldur	x8, [x29, #-104]
  410bb4:	cbz	x8, 410c50 <argp_failure@@Base+0x3ac4>
  410bb8:	ldur	x8, [x29, #-96]
  410bbc:	add	x9, sp, #0x78
  410bc0:	str	x8, [sp, #120]
  410bc4:	ldur	x8, [x29, #-104]
  410bc8:	mov	x10, #0x8                   	// #8
  410bcc:	str	x8, [x9, #8]
  410bd0:	stur	x9, [x29, #-104]
  410bd4:	ldr	x8, [sp, #40]
  410bd8:	ldr	x0, [x8]
  410bdc:	ldur	x9, [x29, #-16]
  410be0:	ldr	x2, [x9]
  410be4:	ldur	x9, [x29, #-16]
  410be8:	ldur	x11, [x29, #-56]
  410bec:	ldrsw	x11, [x11]
  410bf0:	mul	x10, x10, x11
  410bf4:	add	x9, x9, x10
  410bf8:	ldr	x3, [x9]
  410bfc:	adrp	x1, 415000 <argp_failure@@Base+0x7e74>
  410c00:	add	x1, x1, #0xe00
  410c04:	bl	401ef0 <fprintf@plt>
  410c08:	ldr	x8, [sp, #40]
  410c0c:	ldr	x0, [x8]
  410c10:	ldur	x9, [x29, #-104]
  410c14:	ldr	x9, [x9]
  410c18:	ldr	x2, [x9]
  410c1c:	adrp	x1, 415000 <argp_failure@@Base+0x7e74>
  410c20:	add	x1, x1, #0xe2d
  410c24:	bl	401ef0 <fprintf@plt>
  410c28:	ldur	x8, [x29, #-104]
  410c2c:	ldr	x8, [x8, #8]
  410c30:	stur	x8, [x29, #-104]
  410c34:	ldur	x8, [x29, #-104]
  410c38:	cbnz	x8, 410c08 <argp_failure@@Base+0x3a7c>
  410c3c:	ldr	x8, [sp, #40]
  410c40:	ldr	x1, [x8]
  410c44:	mov	w0, #0xa                   	// #10
  410c48:	bl	401b90 <fputc@plt>
  410c4c:	b	410c98 <argp_failure@@Base+0x3b0c>
  410c50:	ldur	w8, [x29, #-64]
  410c54:	cbz	w8, 410c98 <argp_failure@@Base+0x3b0c>
  410c58:	ldur	w8, [x29, #-112]
  410c5c:	cbz	w8, 410c98 <argp_failure@@Base+0x3b0c>
  410c60:	ldr	x8, [sp, #40]
  410c64:	ldr	x0, [x8]
  410c68:	ldur	x9, [x29, #-16]
  410c6c:	ldr	x2, [x9]
  410c70:	ldur	x9, [x29, #-16]
  410c74:	ldur	x10, [x29, #-56]
  410c78:	ldrsw	x10, [x10]
  410c7c:	mov	x11, #0x8                   	// #8
  410c80:	mul	x10, x11, x10
  410c84:	add	x9, x9, x10
  410c88:	ldr	x3, [x9]
  410c8c:	adrp	x1, 415000 <argp_failure@@Base+0x7e74>
  410c90:	add	x1, x1, #0xe35
  410c94:	bl	401ef0 <fprintf@plt>
  410c98:	ldur	x8, [x29, #-56]
  410c9c:	ldr	x0, [x8, #32]
  410ca0:	bl	401b20 <strlen@plt>
  410ca4:	ldur	x8, [x29, #-56]
  410ca8:	ldr	x9, [x8, #32]
  410cac:	add	x9, x9, x0
  410cb0:	str	x9, [x8, #32]
  410cb4:	ldur	x8, [x29, #-56]
  410cb8:	ldr	w10, [x8]
  410cbc:	add	w10, w10, #0x1
  410cc0:	str	w10, [x8]
  410cc4:	ldur	x8, [x29, #-56]
  410cc8:	str	wzr, [x8, #8]
  410ccc:	ldur	x8, [x29, #-104]
  410cd0:	cbz	x8, 410cf4 <argp_failure@@Base+0x3b68>
  410cd4:	ldur	x8, [x29, #-104]
  410cd8:	ldr	x8, [x8, #8]
  410cdc:	str	x8, [sp, #112]
  410ce0:	ldur	x0, [x29, #-104]
  410ce4:	bl	401d60 <free@plt>
  410ce8:	ldr	x8, [sp, #112]
  410cec:	stur	x8, [x29, #-104]
  410cf0:	b	410ccc <argp_failure@@Base+0x3b40>
  410cf4:	mov	w8, #0x3f                  	// #63
  410cf8:	stur	w8, [x29, #-4]
  410cfc:	b	41179c <argp_failure@@Base+0x4610>
  410d00:	ldur	x8, [x29, #-104]
  410d04:	cbz	x8, 410d28 <argp_failure@@Base+0x3b9c>
  410d08:	ldur	x8, [x29, #-104]
  410d0c:	ldr	x8, [x8, #8]
  410d10:	str	x8, [sp, #104]
  410d14:	ldur	x0, [x29, #-104]
  410d18:	bl	401d60 <free@plt>
  410d1c:	ldr	x8, [sp, #104]
  410d20:	stur	x8, [x29, #-104]
  410d24:	b	410d00 <argp_failure@@Base+0x3b74>
  410d28:	ldur	x8, [x29, #-96]
  410d2c:	cbz	x8, 410f9c <argp_failure@@Base+0x3e10>
  410d30:	ldur	w8, [x29, #-116]
  410d34:	stur	w8, [x29, #-120]
  410d38:	ldur	x9, [x29, #-56]
  410d3c:	ldr	w8, [x9]
  410d40:	add	w8, w8, #0x1
  410d44:	str	w8, [x9]
  410d48:	ldur	x9, [x29, #-72]
  410d4c:	ldrb	w8, [x9]
  410d50:	cbz	w8, 410e64 <argp_failure@@Base+0x3cd8>
  410d54:	ldur	x8, [x29, #-96]
  410d58:	ldr	w9, [x8, #8]
  410d5c:	cbz	w9, 410d74 <argp_failure@@Base+0x3be8>
  410d60:	ldur	x8, [x29, #-72]
  410d64:	add	x8, x8, #0x1
  410d68:	ldur	x9, [x29, #-56]
  410d6c:	str	x8, [x9, #16]
  410d70:	b	410e60 <argp_failure@@Base+0x3cd4>
  410d74:	ldur	w8, [x29, #-64]
  410d78:	cbz	w8, 410e28 <argp_failure@@Base+0x3c9c>
  410d7c:	ldur	x8, [x29, #-16]
  410d80:	ldur	x9, [x29, #-56]
  410d84:	ldr	w10, [x9]
  410d88:	subs	w10, w10, #0x1
  410d8c:	mov	w0, w10
  410d90:	sxtw	x9, w0
  410d94:	mov	x11, #0x8                   	// #8
  410d98:	mul	x9, x11, x9
  410d9c:	add	x8, x8, x9
  410da0:	ldr	x8, [x8]
  410da4:	ldrb	w10, [x8, #1]
  410da8:	cmp	w10, #0x2d
  410dac:	b.ne	410dd8 <argp_failure@@Base+0x3c4c>  // b.any
  410db0:	ldr	x8, [sp, #40]
  410db4:	ldr	x0, [x8]
  410db8:	ldur	x9, [x29, #-16]
  410dbc:	ldr	x2, [x9]
  410dc0:	ldur	x9, [x29, #-96]
  410dc4:	ldr	x3, [x9]
  410dc8:	adrp	x1, 415000 <argp_failure@@Base+0x7e74>
  410dcc:	add	x1, x1, #0xe53
  410dd0:	bl	401ef0 <fprintf@plt>
  410dd4:	b	410e28 <argp_failure@@Base+0x3c9c>
  410dd8:	ldr	x8, [sp, #40]
  410ddc:	ldr	x0, [x8]
  410de0:	ldur	x9, [x29, #-16]
  410de4:	ldr	x2, [x9]
  410de8:	ldur	x9, [x29, #-16]
  410dec:	ldur	x10, [x29, #-56]
  410df0:	ldr	w11, [x10]
  410df4:	subs	w11, w11, #0x1
  410df8:	mov	w1, w11
  410dfc:	sxtw	x10, w1
  410e00:	mov	x12, #0x8                   	// #8
  410e04:	mul	x10, x12, x10
  410e08:	add	x9, x9, x10
  410e0c:	ldr	x9, [x9]
  410e10:	ldrb	w3, [x9]
  410e14:	ldur	x9, [x29, #-96]
  410e18:	ldr	x4, [x9]
  410e1c:	adrp	x1, 415000 <argp_failure@@Base+0x7e74>
  410e20:	add	x1, x1, #0xe80
  410e24:	bl	401ef0 <fprintf@plt>
  410e28:	ldur	x8, [x29, #-56]
  410e2c:	ldr	x0, [x8, #32]
  410e30:	bl	401b20 <strlen@plt>
  410e34:	ldur	x8, [x29, #-56]
  410e38:	ldr	x9, [x8, #32]
  410e3c:	add	x9, x9, x0
  410e40:	str	x9, [x8, #32]
  410e44:	ldur	x8, [x29, #-96]
  410e48:	ldr	w10, [x8, #24]
  410e4c:	ldur	x8, [x29, #-56]
  410e50:	str	w10, [x8, #8]
  410e54:	mov	w10, #0x3f                  	// #63
  410e58:	stur	w10, [x29, #-4]
  410e5c:	b	41179c <argp_failure@@Base+0x4610>
  410e60:	b	410f34 <argp_failure@@Base+0x3da8>
  410e64:	ldur	x8, [x29, #-96]
  410e68:	ldr	w9, [x8, #8]
  410e6c:	cmp	w9, #0x1
  410e70:	b.ne	410f34 <argp_failure@@Base+0x3da8>  // b.any
  410e74:	ldur	x8, [x29, #-56]
  410e78:	ldr	w9, [x8]
  410e7c:	ldur	w10, [x29, #-8]
  410e80:	cmp	w9, w10
  410e84:	b.ge	410ebc <argp_failure@@Base+0x3d30>  // b.tcont
  410e88:	ldur	x8, [x29, #-16]
  410e8c:	ldur	x9, [x29, #-56]
  410e90:	ldrsw	x10, [x9]
  410e94:	mov	w11, w10
  410e98:	add	w11, w11, #0x1
  410e9c:	str	w11, [x9]
  410ea0:	mov	x9, #0x8                   	// #8
  410ea4:	mul	x9, x9, x10
  410ea8:	add	x8, x8, x9
  410eac:	ldr	x8, [x8]
  410eb0:	ldur	x9, [x29, #-56]
  410eb4:	str	x8, [x9, #16]
  410eb8:	b	410f34 <argp_failure@@Base+0x3da8>
  410ebc:	ldur	w8, [x29, #-64]
  410ec0:	cbz	w8, 410ee8 <argp_failure@@Base+0x3d5c>
  410ec4:	ldr	x8, [sp, #40]
  410ec8:	ldr	x0, [x8]
  410ecc:	ldur	x9, [x29, #-16]
  410ed0:	ldr	x2, [x9]
  410ed4:	ldur	x9, [x29, #-96]
  410ed8:	ldr	x3, [x9]
  410edc:	adrp	x1, 415000 <argp_failure@@Base+0x7e74>
  410ee0:	add	x1, x1, #0xead
  410ee4:	bl	401ef0 <fprintf@plt>
  410ee8:	ldur	x8, [x29, #-56]
  410eec:	ldr	x0, [x8, #32]
  410ef0:	bl	401b20 <strlen@plt>
  410ef4:	ldur	x8, [x29, #-56]
  410ef8:	ldr	x9, [x8, #32]
  410efc:	add	x9, x9, x0
  410f00:	str	x9, [x8, #32]
  410f04:	ldur	x8, [x29, #-96]
  410f08:	ldr	w10, [x8, #24]
  410f0c:	ldur	x8, [x29, #-56]
  410f10:	str	w10, [x8, #8]
  410f14:	ldur	x8, [x29, #-24]
  410f18:	ldrb	w10, [x8]
  410f1c:	mov	w11, #0x3a                  	// #58
  410f20:	mov	w12, #0x3f                  	// #63
  410f24:	cmp	w10, #0x3a
  410f28:	csel	w10, w11, w12, eq  // eq = none
  410f2c:	stur	w10, [x29, #-4]
  410f30:	b	41179c <argp_failure@@Base+0x4610>
  410f34:	ldur	x8, [x29, #-56]
  410f38:	ldr	x0, [x8, #32]
  410f3c:	bl	401b20 <strlen@plt>
  410f40:	ldur	x8, [x29, #-56]
  410f44:	ldr	x9, [x8, #32]
  410f48:	add	x9, x9, x0
  410f4c:	str	x9, [x8, #32]
  410f50:	ldur	x8, [x29, #-40]
  410f54:	cbz	x8, 410f64 <argp_failure@@Base+0x3dd8>
  410f58:	ldur	w8, [x29, #-120]
  410f5c:	ldur	x9, [x29, #-40]
  410f60:	str	w8, [x9]
  410f64:	ldur	x8, [x29, #-96]
  410f68:	ldr	x8, [x8, #16]
  410f6c:	cbz	x8, 410f8c <argp_failure@@Base+0x3e00>
  410f70:	ldur	x8, [x29, #-96]
  410f74:	ldr	w9, [x8, #24]
  410f78:	ldur	x8, [x29, #-96]
  410f7c:	ldr	x8, [x8, #16]
  410f80:	str	w9, [x8]
  410f84:	stur	wzr, [x29, #-4]
  410f88:	b	41179c <argp_failure@@Base+0x4610>
  410f8c:	ldur	x8, [x29, #-96]
  410f90:	ldr	w9, [x8, #24]
  410f94:	stur	w9, [x29, #-4]
  410f98:	b	41179c <argp_failure@@Base+0x4610>
  410f9c:	ldur	w8, [x29, #-44]
  410fa0:	cbz	w8, 410fe4 <argp_failure@@Base+0x3e58>
  410fa4:	ldur	x8, [x29, #-16]
  410fa8:	ldur	x9, [x29, #-56]
  410fac:	ldrsw	x9, [x9]
  410fb0:	mov	x10, #0x8                   	// #8
  410fb4:	mul	x9, x10, x9
  410fb8:	add	x8, x8, x9
  410fbc:	ldr	x8, [x8]
  410fc0:	ldrb	w11, [x8, #1]
  410fc4:	cmp	w11, #0x2d
  410fc8:	b.eq	410fe4 <argp_failure@@Base+0x3e58>  // b.none
  410fcc:	ldur	x0, [x29, #-24]
  410fd0:	ldur	x8, [x29, #-56]
  410fd4:	ldr	x8, [x8, #32]
  410fd8:	ldrb	w1, [x8]
  410fdc:	bl	401d90 <strchr@plt>
  410fe0:	cbnz	x0, 4110b4 <argp_failure@@Base+0x3f28>
  410fe4:	ldur	w8, [x29, #-64]
  410fe8:	cbz	w8, 411080 <argp_failure@@Base+0x3ef4>
  410fec:	ldur	x8, [x29, #-16]
  410ff0:	ldur	x9, [x29, #-56]
  410ff4:	ldrsw	x9, [x9]
  410ff8:	mov	x10, #0x8                   	// #8
  410ffc:	mul	x9, x10, x9
  411000:	add	x8, x8, x9
  411004:	ldr	x8, [x8]
  411008:	ldrb	w11, [x8, #1]
  41100c:	cmp	w11, #0x2d
  411010:	b.ne	41103c <argp_failure@@Base+0x3eb0>  // b.any
  411014:	ldr	x8, [sp, #40]
  411018:	ldr	x0, [x8]
  41101c:	ldur	x9, [x29, #-16]
  411020:	ldr	x2, [x9]
  411024:	ldur	x9, [x29, #-56]
  411028:	ldr	x3, [x9, #32]
  41102c:	adrp	x1, 415000 <argp_failure@@Base+0x7e74>
  411030:	add	x1, x1, #0xed5
  411034:	bl	401ef0 <fprintf@plt>
  411038:	b	411080 <argp_failure@@Base+0x3ef4>
  41103c:	ldr	x8, [sp, #40]
  411040:	ldr	x0, [x8]
  411044:	ldur	x9, [x29, #-16]
  411048:	ldr	x2, [x9]
  41104c:	ldur	x9, [x29, #-16]
  411050:	ldur	x10, [x29, #-56]
  411054:	ldrsw	x10, [x10]
  411058:	mov	x11, #0x8                   	// #8
  41105c:	mul	x10, x11, x10
  411060:	add	x9, x9, x10
  411064:	ldr	x9, [x9]
  411068:	ldrb	w3, [x9]
  41106c:	ldur	x9, [x29, #-56]
  411070:	ldr	x4, [x9, #32]
  411074:	adrp	x1, 415000 <argp_failure@@Base+0x7e74>
  411078:	add	x1, x1, #0xef5
  41107c:	bl	401ef0 <fprintf@plt>
  411080:	ldur	x8, [x29, #-56]
  411084:	adrp	x9, 415000 <argp_failure@@Base+0x7e74>
  411088:	add	x9, x9, #0x74d
  41108c:	str	x9, [x8, #32]
  411090:	ldur	x8, [x29, #-56]
  411094:	ldr	w10, [x8]
  411098:	add	w10, w10, #0x1
  41109c:	str	w10, [x8]
  4110a0:	ldur	x8, [x29, #-56]
  4110a4:	str	wzr, [x8, #8]
  4110a8:	mov	w10, #0x3f                  	// #63
  4110ac:	stur	w10, [x29, #-4]
  4110b0:	b	41179c <argp_failure@@Base+0x4610>
  4110b4:	ldur	x8, [x29, #-56]
  4110b8:	ldr	x9, [x8, #32]
  4110bc:	add	x10, x9, #0x1
  4110c0:	str	x10, [x8, #32]
  4110c4:	ldrb	w11, [x9]
  4110c8:	strb	w11, [sp, #103]
  4110cc:	ldur	x0, [x29, #-24]
  4110d0:	ldrb	w1, [sp, #103]
  4110d4:	bl	401d90 <strchr@plt>
  4110d8:	str	x0, [sp, #88]
  4110dc:	ldur	x8, [x29, #-56]
  4110e0:	ldr	x8, [x8, #32]
  4110e4:	ldrb	w11, [x8]
  4110e8:	cbnz	w11, 4110fc <argp_failure@@Base+0x3f70>
  4110ec:	ldur	x8, [x29, #-56]
  4110f0:	ldr	w9, [x8]
  4110f4:	add	w9, w9, #0x1
  4110f8:	str	w9, [x8]
  4110fc:	ldr	x8, [sp, #88]
  411100:	cbz	x8, 41111c <argp_failure@@Base+0x3f90>
  411104:	ldrb	w8, [sp, #103]
  411108:	cmp	w8, #0x3a
  41110c:	b.eq	41111c <argp_failure@@Base+0x3f90>  // b.none
  411110:	ldrb	w8, [sp, #103]
  411114:	cmp	w8, #0x3b
  411118:	b.ne	41115c <argp_failure@@Base+0x3fd0>  // b.any
  41111c:	ldur	w8, [x29, #-64]
  411120:	cbz	w8, 411144 <argp_failure@@Base+0x3fb8>
  411124:	ldr	x8, [sp, #40]
  411128:	ldr	x0, [x8]
  41112c:	ldur	x9, [x29, #-16]
  411130:	ldr	x2, [x9]
  411134:	ldrb	w3, [sp, #103]
  411138:	adrp	x1, 415000 <argp_failure@@Base+0x7e74>
  41113c:	add	x1, x1, #0xf15
  411140:	bl	401ef0 <fprintf@plt>
  411144:	ldrb	w8, [sp, #103]
  411148:	ldur	x9, [x29, #-56]
  41114c:	str	w8, [x9, #8]
  411150:	mov	w8, #0x3f                  	// #63
  411154:	stur	w8, [x29, #-4]
  411158:	b	41179c <argp_failure@@Base+0x4610>
  41115c:	ldr	x8, [sp, #88]
  411160:	ldrb	w9, [x8]
  411164:	cmp	w9, #0x57
  411168:	b.ne	411644 <argp_failure@@Base+0x44b8>  // b.any
  41116c:	ldr	x8, [sp, #88]
  411170:	ldrb	w9, [x8, #1]
  411174:	cmp	w9, #0x3b
  411178:	b.ne	411644 <argp_failure@@Base+0x44b8>  // b.any
  41117c:	mov	x8, xzr
  411180:	str	x8, [sp, #64]
  411184:	str	wzr, [sp, #60]
  411188:	str	wzr, [sp, #56]
  41118c:	str	wzr, [sp, #52]
  411190:	ldur	x8, [x29, #-32]
  411194:	cbnz	x8, 41119c <argp_failure@@Base+0x4010>
  411198:	b	41162c <argp_failure@@Base+0x44a0>
  41119c:	ldur	x8, [x29, #-56]
  4111a0:	ldr	x8, [x8, #32]
  4111a4:	ldrb	w9, [x8]
  4111a8:	cbz	w9, 4111d0 <argp_failure@@Base+0x4044>
  4111ac:	ldur	x8, [x29, #-56]
  4111b0:	ldr	x8, [x8, #32]
  4111b4:	ldur	x9, [x29, #-56]
  4111b8:	str	x8, [x9, #16]
  4111bc:	ldur	x8, [x29, #-56]
  4111c0:	ldr	w10, [x8]
  4111c4:	add	w10, w10, #0x1
  4111c8:	str	w10, [x8]
  4111cc:	b	411278 <argp_failure@@Base+0x40ec>
  4111d0:	ldur	x8, [x29, #-56]
  4111d4:	ldr	w9, [x8]
  4111d8:	ldur	w10, [x29, #-8]
  4111dc:	cmp	w9, w10
  4111e0:	b.ne	411248 <argp_failure@@Base+0x40bc>  // b.any
  4111e4:	ldur	w8, [x29, #-64]
  4111e8:	cbz	w8, 41120c <argp_failure@@Base+0x4080>
  4111ec:	ldr	x8, [sp, #40]
  4111f0:	ldr	x0, [x8]
  4111f4:	ldur	x9, [x29, #-16]
  4111f8:	ldr	x2, [x9]
  4111fc:	ldrb	w3, [sp, #103]
  411200:	adrp	x1, 415000 <argp_failure@@Base+0x7e74>
  411204:	add	x1, x1, #0xf31
  411208:	bl	401ef0 <fprintf@plt>
  41120c:	ldrb	w8, [sp, #103]
  411210:	ldur	x9, [x29, #-56]
  411214:	str	w8, [x9, #8]
  411218:	ldur	x9, [x29, #-24]
  41121c:	ldrb	w8, [x9]
  411220:	cmp	w8, #0x3a
  411224:	b.ne	411234 <argp_failure@@Base+0x40a8>  // b.any
  411228:	mov	w8, #0x3a                  	// #58
  41122c:	strb	w8, [sp, #103]
  411230:	b	41123c <argp_failure@@Base+0x40b0>
  411234:	mov	w8, #0x3f                  	// #63
  411238:	strb	w8, [sp, #103]
  41123c:	ldrb	w8, [sp, #103]
  411240:	stur	w8, [x29, #-4]
  411244:	b	41179c <argp_failure@@Base+0x4610>
  411248:	ldur	x8, [x29, #-16]
  41124c:	ldur	x9, [x29, #-56]
  411250:	ldrsw	x10, [x9]
  411254:	mov	w11, w10
  411258:	add	w11, w11, #0x1
  41125c:	str	w11, [x9]
  411260:	mov	x9, #0x8                   	// #8
  411264:	mul	x9, x9, x10
  411268:	add	x8, x8, x9
  41126c:	ldr	x8, [x8]
  411270:	ldur	x9, [x29, #-56]
  411274:	str	x8, [x9, #16]
  411278:	ldur	x8, [x29, #-56]
  41127c:	ldr	x8, [x8, #16]
  411280:	str	x8, [sp, #80]
  411284:	ldur	x9, [x29, #-56]
  411288:	str	x8, [x9, #32]
  41128c:	ldr	x8, [sp, #80]
  411290:	ldrb	w9, [x8]
  411294:	mov	w10, #0x0                   	// #0
  411298:	str	w10, [sp, #8]
  41129c:	cbz	w9, 4112b4 <argp_failure@@Base+0x4128>
  4112a0:	ldr	x8, [sp, #80]
  4112a4:	ldrb	w9, [x8]
  4112a8:	cmp	w9, #0x3d
  4112ac:	cset	w9, ne  // ne = any
  4112b0:	str	w9, [sp, #8]
  4112b4:	ldr	w8, [sp, #8]
  4112b8:	tbnz	w8, #0, 4112c0 <argp_failure@@Base+0x4134>
  4112bc:	b	4112d0 <argp_failure@@Base+0x4144>
  4112c0:	ldr	x8, [sp, #80]
  4112c4:	add	x8, x8, #0x1
  4112c8:	str	x8, [sp, #80]
  4112cc:	b	41128c <argp_failure@@Base+0x4100>
  4112d0:	ldur	x8, [x29, #-32]
  4112d4:	str	x8, [sp, #72]
  4112d8:	str	wzr, [sp, #48]
  4112dc:	ldr	x8, [sp, #72]
  4112e0:	ldr	x8, [x8]
  4112e4:	cbz	x8, 4113ec <argp_failure@@Base+0x4260>
  4112e8:	ldr	x8, [sp, #72]
  4112ec:	ldr	x0, [x8]
  4112f0:	ldur	x8, [x29, #-56]
  4112f4:	ldr	x1, [x8, #32]
  4112f8:	ldr	x8, [sp, #80]
  4112fc:	ldur	x9, [x29, #-56]
  411300:	ldr	x9, [x9, #32]
  411304:	subs	x2, x8, x9
  411308:	bl	401c30 <strncmp@plt>
  41130c:	cbnz	w0, 4113d0 <argp_failure@@Base+0x4244>
  411310:	ldr	x8, [sp, #80]
  411314:	ldur	x9, [x29, #-56]
  411318:	ldr	x9, [x9, #32]
  41131c:	subs	x8, x8, x9
  411320:	and	x8, x8, #0xffffffff
  411324:	ldr	x9, [sp, #72]
  411328:	ldr	x0, [x9]
  41132c:	str	x8, [sp]
  411330:	bl	401b20 <strlen@plt>
  411334:	ldr	x8, [sp]
  411338:	cmp	x8, x0
  41133c:	b.ne	41135c <argp_failure@@Base+0x41d0>  // b.any
  411340:	ldr	x8, [sp, #72]
  411344:	str	x8, [sp, #64]
  411348:	ldr	w9, [sp, #48]
  41134c:	str	w9, [sp, #52]
  411350:	mov	w9, #0x1                   	// #1
  411354:	str	w9, [sp, #60]
  411358:	b	4113ec <argp_failure@@Base+0x4260>
  41135c:	ldr	x8, [sp, #64]
  411360:	cbnz	x8, 411378 <argp_failure@@Base+0x41ec>
  411364:	ldr	x8, [sp, #72]
  411368:	str	x8, [sp, #64]
  41136c:	ldr	w9, [sp, #48]
  411370:	str	w9, [sp, #52]
  411374:	b	4113d0 <argp_failure@@Base+0x4244>
  411378:	ldur	w8, [x29, #-44]
  41137c:	cbnz	w8, 4113c8 <argp_failure@@Base+0x423c>
  411380:	ldr	x8, [sp, #64]
  411384:	ldr	w9, [x8, #8]
  411388:	ldr	x8, [sp, #72]
  41138c:	ldr	w10, [x8, #8]
  411390:	cmp	w9, w10
  411394:	b.ne	4113c8 <argp_failure@@Base+0x423c>  // b.any
  411398:	ldr	x8, [sp, #64]
  41139c:	ldr	x8, [x8, #16]
  4113a0:	ldr	x9, [sp, #72]
  4113a4:	ldr	x9, [x9, #16]
  4113a8:	cmp	x8, x9
  4113ac:	b.ne	4113c8 <argp_failure@@Base+0x423c>  // b.any
  4113b0:	ldr	x8, [sp, #64]
  4113b4:	ldr	w9, [x8, #24]
  4113b8:	ldr	x8, [sp, #72]
  4113bc:	ldr	w10, [x8, #24]
  4113c0:	cmp	w9, w10
  4113c4:	b.eq	4113d0 <argp_failure@@Base+0x4244>  // b.none
  4113c8:	mov	w8, #0x1                   	// #1
  4113cc:	str	w8, [sp, #56]
  4113d0:	ldr	x8, [sp, #72]
  4113d4:	add	x8, x8, #0x20
  4113d8:	str	x8, [sp, #72]
  4113dc:	ldr	w9, [sp, #48]
  4113e0:	add	w9, w9, #0x1
  4113e4:	str	w9, [sp, #48]
  4113e8:	b	4112dc <argp_failure@@Base+0x4150>
  4113ec:	ldr	w8, [sp, #56]
  4113f0:	cbz	w8, 411460 <argp_failure@@Base+0x42d4>
  4113f4:	ldr	w8, [sp, #60]
  4113f8:	cbnz	w8, 411460 <argp_failure@@Base+0x42d4>
  4113fc:	ldur	w8, [x29, #-64]
  411400:	cbz	w8, 411428 <argp_failure@@Base+0x429c>
  411404:	ldr	x8, [sp, #40]
  411408:	ldr	x0, [x8]
  41140c:	ldur	x9, [x29, #-16]
  411410:	ldr	x2, [x9]
  411414:	ldur	x9, [x29, #-56]
  411418:	ldr	x3, [x9, #16]
  41141c:	adrp	x1, 415000 <argp_failure@@Base+0x7e74>
  411420:	add	x1, x1, #0xf5a
  411424:	bl	401ef0 <fprintf@plt>
  411428:	ldur	x8, [x29, #-56]
  41142c:	ldr	x0, [x8, #32]
  411430:	bl	401b20 <strlen@plt>
  411434:	ldur	x8, [x29, #-56]
  411438:	ldr	x9, [x8, #32]
  41143c:	add	x9, x9, x0
  411440:	str	x9, [x8, #32]
  411444:	ldur	x8, [x29, #-56]
  411448:	ldr	w10, [x8]
  41144c:	add	w10, w10, #0x1
  411450:	str	w10, [x8]
  411454:	mov	w10, #0x3f                  	// #63
  411458:	stur	w10, [x29, #-4]
  41145c:	b	41179c <argp_failure@@Base+0x4610>
  411460:	ldr	x8, [sp, #64]
  411464:	cbz	x8, 41162c <argp_failure@@Base+0x44a0>
  411468:	ldr	w8, [sp, #52]
  41146c:	str	w8, [sp, #48]
  411470:	ldr	x9, [sp, #80]
  411474:	ldrb	w8, [x9]
  411478:	cbz	w8, 4114f4 <argp_failure@@Base+0x4368>
  41147c:	ldr	x8, [sp, #64]
  411480:	ldr	w9, [x8, #8]
  411484:	cbz	w9, 41149c <argp_failure@@Base+0x4310>
  411488:	ldr	x8, [sp, #80]
  41148c:	add	x8, x8, #0x1
  411490:	ldur	x9, [x29, #-56]
  411494:	str	x8, [x9, #16]
  411498:	b	4114f0 <argp_failure@@Base+0x4364>
  41149c:	ldur	w8, [x29, #-64]
  4114a0:	cbz	w8, 4114c8 <argp_failure@@Base+0x433c>
  4114a4:	ldr	x8, [sp, #40]
  4114a8:	ldr	x0, [x8]
  4114ac:	ldur	x9, [x29, #-16]
  4114b0:	ldr	x2, [x9]
  4114b4:	ldr	x9, [sp, #64]
  4114b8:	ldr	x3, [x9]
  4114bc:	adrp	x1, 415000 <argp_failure@@Base+0x7e74>
  4114c0:	add	x1, x1, #0xf7b
  4114c4:	bl	401ef0 <fprintf@plt>
  4114c8:	ldur	x8, [x29, #-56]
  4114cc:	ldr	x0, [x8, #32]
  4114d0:	bl	401b20 <strlen@plt>
  4114d4:	ldur	x8, [x29, #-56]
  4114d8:	ldr	x9, [x8, #32]
  4114dc:	add	x9, x9, x0
  4114e0:	str	x9, [x8, #32]
  4114e4:	mov	w10, #0x3f                  	// #63
  4114e8:	stur	w10, [x29, #-4]
  4114ec:	b	41179c <argp_failure@@Base+0x4610>
  4114f0:	b	4115c4 <argp_failure@@Base+0x4438>
  4114f4:	ldr	x8, [sp, #64]
  4114f8:	ldr	w9, [x8, #8]
  4114fc:	cmp	w9, #0x1
  411500:	b.ne	4115b8 <argp_failure@@Base+0x442c>  // b.any
  411504:	ldur	x8, [x29, #-56]
  411508:	ldr	w9, [x8]
  41150c:	ldur	w10, [x29, #-8]
  411510:	cmp	w9, w10
  411514:	b.ge	41154c <argp_failure@@Base+0x43c0>  // b.tcont
  411518:	ldur	x8, [x29, #-16]
  41151c:	ldur	x9, [x29, #-56]
  411520:	ldrsw	x10, [x9]
  411524:	mov	w11, w10
  411528:	add	w11, w11, #0x1
  41152c:	str	w11, [x9]
  411530:	mov	x9, #0x8                   	// #8
  411534:	mul	x9, x9, x10
  411538:	add	x8, x8, x9
  41153c:	ldr	x8, [x8]
  411540:	ldur	x9, [x29, #-56]
  411544:	str	x8, [x9, #16]
  411548:	b	4115b4 <argp_failure@@Base+0x4428>
  41154c:	ldur	w8, [x29, #-64]
  411550:	cbz	w8, 411578 <argp_failure@@Base+0x43ec>
  411554:	ldr	x8, [sp, #40]
  411558:	ldr	x0, [x8]
  41155c:	ldur	x9, [x29, #-16]
  411560:	ldr	x2, [x9]
  411564:	ldr	x9, [sp, #64]
  411568:	ldr	x3, [x9]
  41156c:	adrp	x1, 415000 <argp_failure@@Base+0x7e74>
  411570:	add	x1, x1, #0xfa9
  411574:	bl	401ef0 <fprintf@plt>
  411578:	ldur	x8, [x29, #-56]
  41157c:	ldr	x0, [x8, #32]
  411580:	bl	401b20 <strlen@plt>
  411584:	ldur	x8, [x29, #-56]
  411588:	ldr	x9, [x8, #32]
  41158c:	add	x9, x9, x0
  411590:	str	x9, [x8, #32]
  411594:	ldur	x8, [x29, #-24]
  411598:	ldrb	w10, [x8]
  41159c:	mov	w11, #0x3a                  	// #58
  4115a0:	mov	w12, #0x3f                  	// #63
  4115a4:	cmp	w10, #0x3a
  4115a8:	csel	w10, w11, w12, eq  // eq = none
  4115ac:	stur	w10, [x29, #-4]
  4115b0:	b	41179c <argp_failure@@Base+0x4610>
  4115b4:	b	4115c4 <argp_failure@@Base+0x4438>
  4115b8:	ldur	x8, [x29, #-56]
  4115bc:	mov	x9, xzr
  4115c0:	str	x9, [x8, #16]
  4115c4:	ldur	x8, [x29, #-56]
  4115c8:	ldr	x0, [x8, #32]
  4115cc:	bl	401b20 <strlen@plt>
  4115d0:	ldur	x8, [x29, #-56]
  4115d4:	ldr	x9, [x8, #32]
  4115d8:	add	x9, x9, x0
  4115dc:	str	x9, [x8, #32]
  4115e0:	ldur	x8, [x29, #-40]
  4115e4:	cbz	x8, 4115f4 <argp_failure@@Base+0x4468>
  4115e8:	ldr	w8, [sp, #48]
  4115ec:	ldur	x9, [x29, #-40]
  4115f0:	str	w8, [x9]
  4115f4:	ldr	x8, [sp, #64]
  4115f8:	ldr	x8, [x8, #16]
  4115fc:	cbz	x8, 41161c <argp_failure@@Base+0x4490>
  411600:	ldr	x8, [sp, #64]
  411604:	ldr	w9, [x8, #24]
  411608:	ldr	x8, [sp, #64]
  41160c:	ldr	x8, [x8, #16]
  411610:	str	w9, [x8]
  411614:	stur	wzr, [x29, #-4]
  411618:	b	41179c <argp_failure@@Base+0x4610>
  41161c:	ldr	x8, [sp, #64]
  411620:	ldr	w9, [x8, #24]
  411624:	stur	w9, [x29, #-4]
  411628:	b	41179c <argp_failure@@Base+0x4610>
  41162c:	ldur	x8, [x29, #-56]
  411630:	mov	x9, xzr
  411634:	str	x9, [x8, #32]
  411638:	mov	w10, #0x57                  	// #87
  41163c:	stur	w10, [x29, #-4]
  411640:	b	41179c <argp_failure@@Base+0x4610>
  411644:	ldr	x8, [sp, #88]
  411648:	ldrb	w9, [x8, #1]
  41164c:	cmp	w9, #0x3a
  411650:	b.ne	411794 <argp_failure@@Base+0x4608>  // b.any
  411654:	ldr	x8, [sp, #88]
  411658:	ldrb	w9, [x8, #2]
  41165c:	cmp	w9, #0x3a
  411660:	b.ne	4116b4 <argp_failure@@Base+0x4528>  // b.any
  411664:	ldur	x8, [x29, #-56]
  411668:	ldr	x8, [x8, #32]
  41166c:	ldrb	w9, [x8]
  411670:	cbz	w9, 411698 <argp_failure@@Base+0x450c>
  411674:	ldur	x8, [x29, #-56]
  411678:	ldr	x8, [x8, #32]
  41167c:	ldur	x9, [x29, #-56]
  411680:	str	x8, [x9, #16]
  411684:	ldur	x8, [x29, #-56]
  411688:	ldr	w10, [x8]
  41168c:	add	w10, w10, #0x1
  411690:	str	w10, [x8]
  411694:	b	4116a4 <argp_failure@@Base+0x4518>
  411698:	ldur	x8, [x29, #-56]
  41169c:	mov	x9, xzr
  4116a0:	str	x9, [x8, #16]
  4116a4:	ldur	x8, [x29, #-56]
  4116a8:	mov	x9, xzr
  4116ac:	str	x9, [x8, #32]
  4116b0:	b	411794 <argp_failure@@Base+0x4608>
  4116b4:	ldur	x8, [x29, #-56]
  4116b8:	ldr	x8, [x8, #32]
  4116bc:	ldrb	w9, [x8]
  4116c0:	cbz	w9, 4116e8 <argp_failure@@Base+0x455c>
  4116c4:	ldur	x8, [x29, #-56]
  4116c8:	ldr	x8, [x8, #32]
  4116cc:	ldur	x9, [x29, #-56]
  4116d0:	str	x8, [x9, #16]
  4116d4:	ldur	x8, [x29, #-56]
  4116d8:	ldr	w10, [x8]
  4116dc:	add	w10, w10, #0x1
  4116e0:	str	w10, [x8]
  4116e4:	b	411788 <argp_failure@@Base+0x45fc>
  4116e8:	ldur	x8, [x29, #-56]
  4116ec:	ldr	w9, [x8]
  4116f0:	ldur	w10, [x29, #-8]
  4116f4:	cmp	w9, w10
  4116f8:	b.ne	411758 <argp_failure@@Base+0x45cc>  // b.any
  4116fc:	ldur	w8, [x29, #-64]
  411700:	cbz	w8, 411724 <argp_failure@@Base+0x4598>
  411704:	ldr	x8, [sp, #40]
  411708:	ldr	x0, [x8]
  41170c:	ldur	x9, [x29, #-16]
  411710:	ldr	x2, [x9]
  411714:	ldrb	w3, [sp, #103]
  411718:	adrp	x1, 415000 <argp_failure@@Base+0x7e74>
  41171c:	add	x1, x1, #0xf31
  411720:	bl	401ef0 <fprintf@plt>
  411724:	ldrb	w8, [sp, #103]
  411728:	ldur	x9, [x29, #-56]
  41172c:	str	w8, [x9, #8]
  411730:	ldur	x9, [x29, #-24]
  411734:	ldrb	w8, [x9]
  411738:	cmp	w8, #0x3a
  41173c:	b.ne	41174c <argp_failure@@Base+0x45c0>  // b.any
  411740:	mov	w8, #0x3a                  	// #58
  411744:	strb	w8, [sp, #103]
  411748:	b	411754 <argp_failure@@Base+0x45c8>
  41174c:	mov	w8, #0x3f                  	// #63
  411750:	strb	w8, [sp, #103]
  411754:	b	411788 <argp_failure@@Base+0x45fc>
  411758:	ldur	x8, [x29, #-16]
  41175c:	ldur	x9, [x29, #-56]
  411760:	ldrsw	x10, [x9]
  411764:	mov	w11, w10
  411768:	add	w11, w11, #0x1
  41176c:	str	w11, [x9]
  411770:	mov	x9, #0x8                   	// #8
  411774:	mul	x9, x9, x10
  411778:	add	x8, x8, x9
  41177c:	ldr	x8, [x8]
  411780:	ldur	x9, [x29, #-56]
  411784:	str	x8, [x9, #16]
  411788:	ldur	x8, [x29, #-56]
  41178c:	mov	x9, xzr
  411790:	str	x9, [x8, #32]
  411794:	ldrb	w8, [sp, #103]
  411798:	stur	w8, [x29, #-4]
  41179c:	ldur	w0, [x29, #-4]
  4117a0:	ldr	x28, [sp, #288]
  4117a4:	ldp	x29, x30, [sp, #272]
  4117a8:	add	sp, sp, #0x130
  4117ac:	ret
  4117b0:	sub	sp, sp, #0x40
  4117b4:	stp	x29, x30, [sp, #48]
  4117b8:	add	x29, sp, #0x30
  4117bc:	mov	x8, xzr
  4117c0:	stur	w0, [x29, #-4]
  4117c4:	stur	x1, [x29, #-16]
  4117c8:	str	x2, [sp, #24]
  4117cc:	str	x3, [sp, #16]
  4117d0:	str	w4, [sp, #12]
  4117d4:	ldr	x9, [sp, #16]
  4117d8:	ldr	w10, [x9]
  4117dc:	ldr	x9, [sp, #16]
  4117e0:	str	w10, [x9, #52]
  4117e4:	ldr	x9, [sp, #16]
  4117e8:	str	w10, [x9, #48]
  4117ec:	ldr	x9, [sp, #16]
  4117f0:	str	x8, [x9, #32]
  4117f4:	ldr	w10, [sp, #12]
  4117f8:	mov	w11, #0x1                   	// #1
  4117fc:	str	w11, [sp, #8]
  411800:	cbnz	w10, 411828 <argp_failure@@Base+0x469c>
  411804:	adrp	x0, 415000 <argp_failure@@Base+0x7e74>
  411808:	add	x0, x0, #0xfd2
  41180c:	bl	401ed0 <getenv@plt>
  411810:	cmp	x0, #0x0
  411814:	cset	w8, ne  // ne = any
  411818:	mov	w9, #0x1                   	// #1
  41181c:	eor	w8, w8, #0x1
  411820:	eor	w8, w8, w9
  411824:	str	w8, [sp, #8]
  411828:	ldr	w8, [sp, #8]
  41182c:	and	w8, w8, #0x1
  411830:	ldr	x9, [sp, #16]
  411834:	str	w8, [x9, #44]
  411838:	ldr	x9, [sp, #24]
  41183c:	ldrb	w8, [x9]
  411840:	cmp	w8, #0x2d
  411844:	b.ne	411864 <argp_failure@@Base+0x46d8>  // b.any
  411848:	ldr	x8, [sp, #16]
  41184c:	mov	w9, #0x2                   	// #2
  411850:	str	w9, [x8, #40]
  411854:	ldr	x8, [sp, #24]
  411858:	add	x8, x8, #0x1
  41185c:	str	x8, [sp, #24]
  411860:	b	4118b0 <argp_failure@@Base+0x4724>
  411864:	ldr	x8, [sp, #24]
  411868:	ldrb	w9, [x8]
  41186c:	cmp	w9, #0x2b
  411870:	b.ne	41188c <argp_failure@@Base+0x4700>  // b.any
  411874:	ldr	x8, [sp, #16]
  411878:	str	wzr, [x8, #40]
  41187c:	ldr	x8, [sp, #24]
  411880:	add	x8, x8, #0x1
  411884:	str	x8, [sp, #24]
  411888:	b	4118b0 <argp_failure@@Base+0x4724>
  41188c:	ldr	x8, [sp, #16]
  411890:	ldr	w9, [x8, #44]
  411894:	cbz	w9, 4118a4 <argp_failure@@Base+0x4718>
  411898:	ldr	x8, [sp, #16]
  41189c:	str	wzr, [x8, #40]
  4118a0:	b	4118b0 <argp_failure@@Base+0x4724>
  4118a4:	ldr	x8, [sp, #16]
  4118a8:	mov	w9, #0x1                   	// #1
  4118ac:	str	w9, [x8, #40]
  4118b0:	ldr	x0, [sp, #24]
  4118b4:	ldp	x29, x30, [sp, #48]
  4118b8:	add	sp, sp, #0x40
  4118bc:	ret
  4118c0:	sub	sp, sp, #0x40
  4118c4:	str	x0, [sp, #56]
  4118c8:	str	x1, [sp, #48]
  4118cc:	ldr	x8, [sp, #48]
  4118d0:	ldr	w9, [x8, #48]
  4118d4:	str	w9, [sp, #44]
  4118d8:	ldr	x8, [sp, #48]
  4118dc:	ldr	w9, [x8, #52]
  4118e0:	str	w9, [sp, #40]
  4118e4:	ldr	x8, [sp, #48]
  4118e8:	ldr	w9, [x8]
  4118ec:	str	w9, [sp, #36]
  4118f0:	ldr	w8, [sp, #36]
  4118f4:	ldr	w9, [sp, #40]
  4118f8:	mov	w10, #0x0                   	// #0
  4118fc:	cmp	w8, w9
  411900:	str	w10, [sp, #4]
  411904:	b.le	41191c <argp_failure@@Base+0x4790>
  411908:	ldr	w8, [sp, #40]
  41190c:	ldr	w9, [sp, #44]
  411910:	cmp	w8, w9
  411914:	cset	w8, gt
  411918:	str	w8, [sp, #4]
  41191c:	ldr	w8, [sp, #4]
  411920:	tbnz	w8, #0, 411928 <argp_failure@@Base+0x479c>
  411924:	b	411b30 <argp_failure@@Base+0x49a4>
  411928:	ldr	w8, [sp, #36]
  41192c:	ldr	w9, [sp, #40]
  411930:	subs	w8, w8, w9
  411934:	ldr	w9, [sp, #40]
  411938:	ldr	w10, [sp, #44]
  41193c:	subs	w9, w9, w10
  411940:	cmp	w8, w9
  411944:	b.le	411a4c <argp_failure@@Base+0x48c0>
  411948:	ldr	w8, [sp, #40]
  41194c:	ldr	w9, [sp, #44]
  411950:	subs	w8, w8, w9
  411954:	str	w8, [sp, #20]
  411958:	str	wzr, [sp, #16]
  41195c:	ldr	w8, [sp, #16]
  411960:	ldr	w9, [sp, #20]
  411964:	cmp	w8, w9
  411968:	b.ge	411a38 <argp_failure@@Base+0x48ac>  // b.tcont
  41196c:	ldr	x8, [sp, #56]
  411970:	ldr	w9, [sp, #44]
  411974:	ldr	w10, [sp, #16]
  411978:	add	w9, w9, w10
  41197c:	mov	w0, w9
  411980:	sxtw	x11, w0
  411984:	mov	x12, #0x8                   	// #8
  411988:	mul	x11, x12, x11
  41198c:	add	x8, x8, x11
  411990:	ldr	x8, [x8]
  411994:	str	x8, [sp, #24]
  411998:	ldr	x8, [sp, #56]
  41199c:	ldr	w9, [sp, #36]
  4119a0:	ldr	w10, [sp, #40]
  4119a4:	ldr	w13, [sp, #44]
  4119a8:	subs	w10, w10, w13
  4119ac:	subs	w9, w9, w10
  4119b0:	ldr	w10, [sp, #16]
  4119b4:	add	w9, w9, w10
  4119b8:	mov	w0, w9
  4119bc:	sxtw	x11, w0
  4119c0:	mul	x11, x12, x11
  4119c4:	add	x8, x8, x11
  4119c8:	ldr	x8, [x8]
  4119cc:	ldr	x11, [sp, #56]
  4119d0:	ldr	w9, [sp, #44]
  4119d4:	ldr	w10, [sp, #16]
  4119d8:	add	w9, w9, w10
  4119dc:	mov	w0, w9
  4119e0:	sxtw	x14, w0
  4119e4:	mul	x14, x12, x14
  4119e8:	add	x11, x11, x14
  4119ec:	str	x8, [x11]
  4119f0:	ldr	x8, [sp, #24]
  4119f4:	ldr	x11, [sp, #56]
  4119f8:	ldr	w9, [sp, #36]
  4119fc:	ldr	w10, [sp, #40]
  411a00:	ldr	w13, [sp, #44]
  411a04:	subs	w10, w10, w13
  411a08:	subs	w9, w9, w10
  411a0c:	ldr	w10, [sp, #16]
  411a10:	add	w9, w9, w10
  411a14:	mov	w0, w9
  411a18:	sxtw	x14, w0
  411a1c:	mul	x12, x12, x14
  411a20:	add	x11, x11, x12
  411a24:	str	x8, [x11]
  411a28:	ldr	w8, [sp, #16]
  411a2c:	add	w8, w8, #0x1
  411a30:	str	w8, [sp, #16]
  411a34:	b	41195c <argp_failure@@Base+0x47d0>
  411a38:	ldr	w8, [sp, #20]
  411a3c:	ldr	w9, [sp, #36]
  411a40:	subs	w8, w9, w8
  411a44:	str	w8, [sp, #36]
  411a48:	b	411b2c <argp_failure@@Base+0x49a0>
  411a4c:	ldr	w8, [sp, #36]
  411a50:	ldr	w9, [sp, #40]
  411a54:	subs	w8, w8, w9
  411a58:	str	w8, [sp, #12]
  411a5c:	str	wzr, [sp, #8]
  411a60:	ldr	w8, [sp, #8]
  411a64:	ldr	w9, [sp, #12]
  411a68:	cmp	w8, w9
  411a6c:	b.ge	411b1c <argp_failure@@Base+0x4990>  // b.tcont
  411a70:	ldr	x8, [sp, #56]
  411a74:	ldr	w9, [sp, #44]
  411a78:	ldr	w10, [sp, #8]
  411a7c:	add	w9, w9, w10
  411a80:	mov	w0, w9
  411a84:	sxtw	x11, w0
  411a88:	mov	x12, #0x8                   	// #8
  411a8c:	mul	x11, x12, x11
  411a90:	add	x8, x8, x11
  411a94:	ldr	x8, [x8]
  411a98:	str	x8, [sp, #24]
  411a9c:	ldr	x8, [sp, #56]
  411aa0:	ldr	w9, [sp, #40]
  411aa4:	ldr	w10, [sp, #8]
  411aa8:	add	w9, w9, w10
  411aac:	mov	w0, w9
  411ab0:	sxtw	x11, w0
  411ab4:	mul	x11, x12, x11
  411ab8:	add	x8, x8, x11
  411abc:	ldr	x8, [x8]
  411ac0:	ldr	x11, [sp, #56]
  411ac4:	ldr	w9, [sp, #44]
  411ac8:	ldr	w10, [sp, #8]
  411acc:	add	w9, w9, w10
  411ad0:	mov	w0, w9
  411ad4:	sxtw	x13, w0
  411ad8:	mul	x13, x12, x13
  411adc:	add	x11, x11, x13
  411ae0:	str	x8, [x11]
  411ae4:	ldr	x8, [sp, #24]
  411ae8:	ldr	x11, [sp, #56]
  411aec:	ldr	w9, [sp, #40]
  411af0:	ldr	w10, [sp, #8]
  411af4:	add	w9, w9, w10
  411af8:	mov	w0, w9
  411afc:	sxtw	x13, w0
  411b00:	mul	x12, x12, x13
  411b04:	add	x11, x11, x12
  411b08:	str	x8, [x11]
  411b0c:	ldr	w8, [sp, #8]
  411b10:	add	w8, w8, #0x1
  411b14:	str	w8, [sp, #8]
  411b18:	b	411a60 <argp_failure@@Base+0x48d4>
  411b1c:	ldr	w8, [sp, #12]
  411b20:	ldr	w9, [sp, #44]
  411b24:	add	w8, w9, w8
  411b28:	str	w8, [sp, #44]
  411b2c:	b	4118f0 <argp_failure@@Base+0x4764>
  411b30:	ldr	x8, [sp, #48]
  411b34:	ldr	w9, [x8]
  411b38:	ldr	x8, [sp, #48]
  411b3c:	ldr	w10, [x8, #52]
  411b40:	subs	w9, w9, w10
  411b44:	ldr	x8, [sp, #48]
  411b48:	ldr	w10, [x8, #48]
  411b4c:	add	w9, w10, w9
  411b50:	str	w9, [x8, #48]
  411b54:	ldr	x8, [sp, #48]
  411b58:	ldr	w9, [x8]
  411b5c:	ldr	x8, [sp, #48]
  411b60:	str	w9, [x8, #52]
  411b64:	add	sp, sp, #0x40
  411b68:	ret
  411b6c:	sub	sp, sp, #0x70
  411b70:	stp	x29, x30, [sp, #96]
  411b74:	add	x29, sp, #0x60
  411b78:	adrp	x8, 428000 <argp_failure@@Base+0x1ae74>
  411b7c:	add	x8, x8, #0x4dc
  411b80:	adrp	x9, 428000 <argp_failure@@Base+0x1ae74>
  411b84:	add	x9, x9, #0x638
  411b88:	adrp	x10, 428000 <argp_failure@@Base+0x1ae74>
  411b8c:	add	x10, x10, #0x4e0
  411b90:	adrp	x11, 428000 <argp_failure@@Base+0x1ae74>
  411b94:	add	x11, x11, #0x6d8
  411b98:	adrp	x12, 428000 <argp_failure@@Base+0x1ae74>
  411b9c:	add	x12, x12, #0x4e4
  411ba0:	stur	w0, [x29, #-4]
  411ba4:	stur	x1, [x29, #-16]
  411ba8:	stur	x2, [x29, #-24]
  411bac:	stur	x3, [x29, #-32]
  411bb0:	stur	x4, [x29, #-40]
  411bb4:	stur	w5, [x29, #-44]
  411bb8:	str	w6, [sp, #48]
  411bbc:	ldr	w13, [x8]
  411bc0:	str	w13, [x9]
  411bc4:	ldr	w13, [x10]
  411bc8:	str	w13, [x9, #4]
  411bcc:	ldur	w0, [x29, #-4]
  411bd0:	ldur	x1, [x29, #-16]
  411bd4:	ldur	x2, [x29, #-24]
  411bd8:	ldur	x3, [x29, #-32]
  411bdc:	ldur	x4, [x29, #-40]
  411be0:	ldur	w5, [x29, #-44]
  411be4:	ldr	w7, [sp, #48]
  411be8:	mov	x6, x9
  411bec:	str	x8, [sp, #32]
  411bf0:	str	x9, [sp, #24]
  411bf4:	str	x11, [sp, #16]
  411bf8:	str	x12, [sp, #8]
  411bfc:	bl	41043c <argp_failure@@Base+0x32b0>
  411c00:	str	w0, [sp, #44]
  411c04:	ldr	x8, [sp, #24]
  411c08:	ldr	w13, [x8]
  411c0c:	ldr	x9, [sp, #32]
  411c10:	str	w13, [x9]
  411c14:	ldr	x10, [x8, #16]
  411c18:	ldr	x11, [sp, #16]
  411c1c:	str	x10, [x11]
  411c20:	ldr	w13, [x8, #8]
  411c24:	ldr	x10, [sp, #8]
  411c28:	str	w13, [x10]
  411c2c:	ldr	w0, [sp, #44]
  411c30:	ldp	x29, x30, [sp, #96]
  411c34:	add	sp, sp, #0x70
  411c38:	ret
  411c3c:	sub	sp, sp, #0x30
  411c40:	stp	x29, x30, [sp, #32]
  411c44:	add	x29, sp, #0x20
  411c48:	mov	x8, xzr
  411c4c:	mov	x3, x8
  411c50:	mov	w9, wzr
  411c54:	mov	w6, #0x1                   	// #1
  411c58:	stur	w0, [x29, #-4]
  411c5c:	str	x1, [sp, #16]
  411c60:	str	x2, [sp, #8]
  411c64:	ldur	w0, [x29, #-4]
  411c68:	ldr	x1, [sp, #16]
  411c6c:	ldr	x2, [sp, #8]
  411c70:	mov	x4, x8
  411c74:	mov	w5, w9
  411c78:	bl	411b6c <argp_failure@@Base+0x49e0>
  411c7c:	ldp	x29, x30, [sp, #32]
  411c80:	add	sp, sp, #0x30
  411c84:	ret
  411c88:	sub	sp, sp, #0x40
  411c8c:	stp	x29, x30, [sp, #48]
  411c90:	add	x29, sp, #0x30
  411c94:	mov	x8, #0x48                  	// #72
  411c98:	stur	x0, [x29, #-8]
  411c9c:	stur	x1, [x29, #-16]
  411ca0:	str	x2, [sp, #24]
  411ca4:	str	x3, [sp, #16]
  411ca8:	mov	x0, x8
  411cac:	bl	401c10 <malloc@plt>
  411cb0:	str	x0, [sp, #8]
  411cb4:	ldr	x8, [sp, #8]
  411cb8:	cbz	x8, 411d50 <argp_failure@@Base+0x4bc4>
  411cbc:	ldur	x8, [x29, #-8]
  411cc0:	ldr	x9, [sp, #8]
  411cc4:	str	x8, [x9]
  411cc8:	ldur	x8, [x29, #-16]
  411ccc:	ldr	x9, [sp, #8]
  411cd0:	str	x8, [x9, #8]
  411cd4:	ldr	x8, [sp, #24]
  411cd8:	ldr	x9, [sp, #8]
  411cdc:	str	x8, [x9, #16]
  411ce0:	ldr	x8, [sp, #16]
  411ce4:	ldr	x9, [sp, #8]
  411ce8:	str	x8, [x9, #24]
  411cec:	ldr	x8, [sp, #8]
  411cf0:	str	xzr, [x8, #40]
  411cf4:	ldr	x8, [sp, #8]
  411cf8:	str	xzr, [x8, #32]
  411cfc:	mov	x0, #0xc8                  	// #200
  411d00:	bl	401c10 <malloc@plt>
  411d04:	ldr	x8, [sp, #8]
  411d08:	str	x0, [x8, #48]
  411d0c:	ldr	x8, [sp, #8]
  411d10:	ldr	x8, [x8, #48]
  411d14:	cbnz	x8, 411d2c <argp_failure@@Base+0x4ba0>
  411d18:	ldr	x0, [sp, #8]
  411d1c:	bl	401d60 <free@plt>
  411d20:	mov	x8, xzr
  411d24:	str	x8, [sp, #8]
  411d28:	b	411d50 <argp_failure@@Base+0x4bc4>
  411d2c:	ldr	x8, [sp, #8]
  411d30:	ldr	x8, [x8, #48]
  411d34:	ldr	x9, [sp, #8]
  411d38:	str	x8, [x9, #56]
  411d3c:	ldr	x8, [sp, #8]
  411d40:	ldr	x8, [x8, #48]
  411d44:	add	x8, x8, #0xc8
  411d48:	ldr	x9, [sp, #8]
  411d4c:	str	x8, [x9, #64]
  411d50:	ldr	x0, [sp, #8]
  411d54:	ldp	x29, x30, [sp, #48]
  411d58:	add	sp, sp, #0x40
  411d5c:	ret
  411d60:	sub	sp, sp, #0x20
  411d64:	stp	x29, x30, [sp, #16]
  411d68:	add	x29, sp, #0x10
  411d6c:	str	x0, [sp, #8]
  411d70:	ldr	x0, [sp, #8]
  411d74:	bl	411ddc <argp_failure@@Base+0x4c50>
  411d78:	ldr	x8, [sp, #8]
  411d7c:	ldr	x8, [x8, #56]
  411d80:	ldr	x9, [sp, #8]
  411d84:	ldr	x9, [x9, #48]
  411d88:	cmp	x8, x9
  411d8c:	b.ls	411dbc <argp_failure@@Base+0x4c30>  // b.plast
  411d90:	ldr	x8, [sp, #8]
  411d94:	ldr	x0, [x8, #48]
  411d98:	ldr	x8, [sp, #8]
  411d9c:	ldr	x8, [x8, #56]
  411da0:	ldr	x9, [sp, #8]
  411da4:	ldr	x9, [x9, #48]
  411da8:	subs	x2, x8, x9
  411dac:	ldr	x8, [sp, #8]
  411db0:	ldr	x3, [x8]
  411db4:	mov	x1, #0x1                   	// #1
  411db8:	bl	401b00 <fwrite_unlocked@plt>
  411dbc:	ldr	x8, [sp, #8]
  411dc0:	ldr	x0, [x8, #48]
  411dc4:	bl	401d60 <free@plt>
  411dc8:	ldr	x0, [sp, #8]
  411dcc:	bl	401d60 <free@plt>
  411dd0:	ldp	x29, x30, [sp, #16]
  411dd4:	add	sp, sp, #0x20
  411dd8:	ret
  411ddc:	sub	sp, sp, #0x80
  411de0:	stp	x29, x30, [sp, #112]
  411de4:	add	x29, sp, #0x70
  411de8:	stur	x0, [x29, #-8]
  411dec:	ldur	x8, [x29, #-8]
  411df0:	ldr	x8, [x8, #48]
  411df4:	ldur	x9, [x29, #-8]
  411df8:	ldr	x9, [x9, #32]
  411dfc:	add	x8, x8, x9
  411e00:	stur	x8, [x29, #-16]
  411e04:	ldur	x8, [x29, #-16]
  411e08:	ldur	x9, [x29, #-8]
  411e0c:	ldr	x9, [x9, #56]
  411e10:	cmp	x8, x9
  411e14:	b.cs	4125cc <argp_failure@@Base+0x5440>  // b.hs, b.nlast
  411e18:	ldur	x8, [x29, #-8]
  411e1c:	ldr	x8, [x8, #40]
  411e20:	cbnz	x8, 411ef8 <argp_failure@@Base+0x4d6c>
  411e24:	ldur	x8, [x29, #-8]
  411e28:	ldr	x8, [x8, #8]
  411e2c:	cbz	x8, 411ef8 <argp_failure@@Base+0x4d6c>
  411e30:	ldur	x8, [x29, #-8]
  411e34:	ldr	x8, [x8, #8]
  411e38:	stur	x8, [x29, #-48]
  411e3c:	ldur	x8, [x29, #-8]
  411e40:	ldr	x8, [x8, #56]
  411e44:	ldur	x9, [x29, #-48]
  411e48:	add	x8, x8, x9
  411e4c:	ldur	x9, [x29, #-8]
  411e50:	ldr	x9, [x9, #64]
  411e54:	cmp	x8, x9
  411e58:	b.cs	411eb8 <argp_failure@@Base+0x4d2c>  // b.hs, b.nlast
  411e5c:	ldur	x8, [x29, #-16]
  411e60:	ldur	x9, [x29, #-48]
  411e64:	add	x0, x8, x9
  411e68:	ldur	x1, [x29, #-16]
  411e6c:	ldur	x8, [x29, #-8]
  411e70:	ldr	x8, [x8, #56]
  411e74:	ldur	x9, [x29, #-16]
  411e78:	subs	x2, x8, x9
  411e7c:	bl	401ad0 <memmove@plt>
  411e80:	ldur	x8, [x29, #-48]
  411e84:	ldur	x9, [x29, #-8]
  411e88:	ldr	x10, [x9, #56]
  411e8c:	add	x8, x10, x8
  411e90:	str	x8, [x9, #56]
  411e94:	ldur	x0, [x29, #-16]
  411e98:	ldur	x2, [x29, #-48]
  411e9c:	mov	w1, #0x20                  	// #32
  411ea0:	bl	401c50 <memset@plt>
  411ea4:	ldur	x8, [x29, #-48]
  411ea8:	ldur	x9, [x29, #-16]
  411eac:	add	x8, x9, x8
  411eb0:	stur	x8, [x29, #-16]
  411eb4:	b	411eec <argp_failure@@Base+0x4d60>
  411eb8:	str	xzr, [sp, #56]
  411ebc:	ldr	x8, [sp, #56]
  411ec0:	ldur	x9, [x29, #-48]
  411ec4:	cmp	x8, x9
  411ec8:	b.cs	411eec <argp_failure@@Base+0x4d60>  // b.hs, b.nlast
  411ecc:	ldur	x8, [x29, #-8]
  411ed0:	ldr	x1, [x8]
  411ed4:	mov	w0, #0x20                  	// #32
  411ed8:	bl	401bd0 <putc_unlocked@plt>
  411edc:	ldr	x8, [sp, #56]
  411ee0:	add	x8, x8, #0x1
  411ee4:	str	x8, [sp, #56]
  411ee8:	b	411ebc <argp_failure@@Base+0x4d30>
  411eec:	ldur	x8, [x29, #-48]
  411ef0:	ldur	x9, [x29, #-8]
  411ef4:	str	x8, [x9, #40]
  411ef8:	ldur	x8, [x29, #-8]
  411efc:	ldr	x8, [x8, #56]
  411f00:	ldur	x9, [x29, #-16]
  411f04:	subs	x8, x8, x9
  411f08:	stur	x8, [x29, #-32]
  411f0c:	ldur	x0, [x29, #-16]
  411f10:	ldur	x2, [x29, #-32]
  411f14:	mov	w1, #0xa                   	// #10
  411f18:	bl	401de0 <memchr@plt>
  411f1c:	stur	x0, [x29, #-24]
  411f20:	ldur	x8, [x29, #-8]
  411f24:	ldr	x8, [x8, #40]
  411f28:	cmp	x8, #0x0
  411f2c:	cset	w10, ge  // ge = tcont
  411f30:	tbnz	w10, #0, 411f3c <argp_failure@@Base+0x4db0>
  411f34:	ldur	x8, [x29, #-8]
  411f38:	str	xzr, [x8, #40]
  411f3c:	ldur	x8, [x29, #-24]
  411f40:	cbnz	x8, 411f8c <argp_failure@@Base+0x4e00>
  411f44:	ldur	x8, [x29, #-8]
  411f48:	ldr	x8, [x8, #40]
  411f4c:	ldur	x9, [x29, #-32]
  411f50:	add	x8, x8, x9
  411f54:	ldur	x9, [x29, #-8]
  411f58:	ldr	x9, [x9, #16]
  411f5c:	cmp	x8, x9
  411f60:	b.cs	411f7c <argp_failure@@Base+0x4df0>  // b.hs, b.nlast
  411f64:	ldur	x8, [x29, #-32]
  411f68:	ldur	x9, [x29, #-8]
  411f6c:	ldr	x10, [x9, #40]
  411f70:	add	x8, x10, x8
  411f74:	str	x8, [x9, #40]
  411f78:	b	4125cc <argp_failure@@Base+0x5440>
  411f7c:	ldur	x8, [x29, #-8]
  411f80:	ldr	x8, [x8, #56]
  411f84:	stur	x8, [x29, #-24]
  411f88:	b	411fcc <argp_failure@@Base+0x4e40>
  411f8c:	ldur	x8, [x29, #-8]
  411f90:	ldr	x8, [x8, #40]
  411f94:	ldur	x9, [x29, #-24]
  411f98:	ldur	x10, [x29, #-16]
  411f9c:	subs	x9, x9, x10
  411fa0:	add	x8, x8, x9
  411fa4:	ldur	x9, [x29, #-8]
  411fa8:	ldr	x9, [x9, #16]
  411fac:	cmp	x8, x9
  411fb0:	b.ge	411fcc <argp_failure@@Base+0x4e40>  // b.tcont
  411fb4:	ldur	x8, [x29, #-8]
  411fb8:	str	xzr, [x8, #40]
  411fbc:	ldur	x8, [x29, #-24]
  411fc0:	add	x8, x8, #0x1
  411fc4:	stur	x8, [x29, #-16]
  411fc8:	b	411e04 <argp_failure@@Base+0x4c78>
  411fcc:	ldur	x8, [x29, #-8]
  411fd0:	ldr	x8, [x8, #16]
  411fd4:	subs	x8, x8, #0x1
  411fd8:	stur	x8, [x29, #-40]
  411fdc:	ldur	x8, [x29, #-8]
  411fe0:	ldr	x8, [x8, #24]
  411fe4:	cmp	x8, #0x0
  411fe8:	cset	w9, ge  // ge = tcont
  411fec:	tbnz	w9, #0, 4120d0 <argp_failure@@Base+0x4f44>
  411ff0:	ldur	x8, [x29, #-24]
  411ff4:	ldur	x9, [x29, #-8]
  411ff8:	ldr	x9, [x9, #56]
  411ffc:	cmp	x8, x9
  412000:	b.cs	41208c <argp_failure@@Base+0x4f00>  // b.hs, b.nlast
  412004:	ldur	x8, [x29, #-16]
  412008:	ldur	x9, [x29, #-40]
  41200c:	ldur	x10, [x29, #-8]
  412010:	ldr	x10, [x10, #40]
  412014:	subs	x9, x9, x10
  412018:	add	x0, x8, x9
  41201c:	ldur	x1, [x29, #-24]
  412020:	ldur	x8, [x29, #-8]
  412024:	ldr	x8, [x8, #56]
  412028:	ldur	x9, [x29, #-24]
  41202c:	subs	x2, x8, x9
  412030:	bl	401ad0 <memmove@plt>
  412034:	ldur	x8, [x29, #-16]
  412038:	ldur	x9, [x29, #-40]
  41203c:	ldur	x10, [x29, #-8]
  412040:	ldr	x10, [x10, #40]
  412044:	subs	x9, x9, x10
  412048:	add	x8, x8, x9
  41204c:	ldur	x9, [x29, #-24]
  412050:	subs	x8, x8, x9
  412054:	ldur	x9, [x29, #-8]
  412058:	ldr	x10, [x9, #56]
  41205c:	mov	x11, xzr
  412060:	subs	x8, x11, x8
  412064:	add	x8, x10, x8
  412068:	str	x8, [x9, #56]
  41206c:	ldur	x8, [x29, #-8]
  412070:	str	xzr, [x8, #40]
  412074:	ldur	x8, [x29, #-40]
  412078:	add	x8, x8, #0x1
  41207c:	ldur	x9, [x29, #-16]
  412080:	add	x8, x9, x8
  412084:	stur	x8, [x29, #-16]
  412088:	b	4120cc <argp_failure@@Base+0x4f40>
  41208c:	ldur	x8, [x29, #-32]
  412090:	ldur	x9, [x29, #-8]
  412094:	ldr	x10, [x9, #40]
  412098:	add	x8, x10, x8
  41209c:	str	x8, [x9, #40]
  4120a0:	ldur	x8, [x29, #-8]
  4120a4:	ldr	x8, [x8, #40]
  4120a8:	ldur	x9, [x29, #-40]
  4120ac:	subs	x8, x8, x9
  4120b0:	ldur	x9, [x29, #-8]
  4120b4:	ldr	x10, [x9, #56]
  4120b8:	mov	x11, xzr
  4120bc:	subs	x8, x11, x8
  4120c0:	add	x8, x10, x8
  4120c4:	str	x8, [x9, #56]
  4120c8:	b	4125cc <argp_failure@@Base+0x5440>
  4120cc:	b	4125c8 <argp_failure@@Base+0x543c>
  4120d0:	ldur	x8, [x29, #-16]
  4120d4:	ldur	x9, [x29, #-40]
  4120d8:	add	x9, x9, #0x1
  4120dc:	ldur	x10, [x29, #-8]
  4120e0:	ldr	x10, [x10, #40]
  4120e4:	subs	x9, x9, x10
  4120e8:	add	x8, x8, x9
  4120ec:	str	x8, [sp, #48]
  4120f0:	ldr	x8, [sp, #48]
  4120f4:	ldur	x9, [x29, #-16]
  4120f8:	mov	w10, #0x0                   	// #0
  4120fc:	cmp	x8, x9
  412100:	str	w10, [sp, #20]
  412104:	b.cc	41212c <argp_failure@@Base+0x4fa0>  // b.lo, b.ul, b.last
  412108:	bl	401d20 <__ctype_b_loc@plt>
  41210c:	ldr	x8, [x0]
  412110:	ldr	x9, [sp, #48]
  412114:	ldrb	w10, [x9]
  412118:	ldrh	w10, [x8, w10, sxtw #1]
  41211c:	tst	w10, #0x1
  412120:	cset	w10, ne  // ne = any
  412124:	eor	w10, w10, #0x1
  412128:	str	w10, [sp, #20]
  41212c:	ldr	w8, [sp, #20]
  412130:	tbnz	w8, #0, 412138 <argp_failure@@Base+0x4fac>
  412134:	b	41214c <argp_failure@@Base+0x4fc0>
  412138:	ldr	x8, [sp, #48]
  41213c:	mov	x9, #0xffffffffffffffff    	// #-1
  412140:	add	x8, x8, x9
  412144:	str	x8, [sp, #48]
  412148:	b	4120f0 <argp_failure@@Base+0x4f64>
  41214c:	ldr	x8, [sp, #48]
  412150:	add	x8, x8, #0x1
  412154:	str	x8, [sp, #40]
  412158:	ldr	x8, [sp, #40]
  41215c:	ldur	x9, [x29, #-16]
  412160:	cmp	x8, x9
  412164:	b.ls	4121d8 <argp_failure@@Base+0x504c>  // b.plast
  412168:	ldr	x8, [sp, #48]
  41216c:	ldur	x9, [x29, #-16]
  412170:	cmp	x8, x9
  412174:	b.cc	4121c8 <argp_failure@@Base+0x503c>  // b.lo, b.ul, b.last
  412178:	ldr	x8, [sp, #48]
  41217c:	mov	x9, #0xffffffffffffffff    	// #-1
  412180:	add	x8, x8, x9
  412184:	str	x8, [sp, #48]
  412188:	ldr	x8, [sp, #48]
  41218c:	ldur	x9, [x29, #-16]
  412190:	mov	w10, #0x0                   	// #0
  412194:	cmp	x8, x9
  412198:	str	w10, [sp, #16]
  41219c:	b.cc	4121c0 <argp_failure@@Base+0x5034>  // b.lo, b.ul, b.last
  4121a0:	bl	401d20 <__ctype_b_loc@plt>
  4121a4:	ldr	x8, [x0]
  4121a8:	ldr	x9, [sp, #48]
  4121ac:	ldrb	w10, [x9]
  4121b0:	ldrh	w10, [x8, w10, sxtw #1]
  4121b4:	tst	w10, #0x1
  4121b8:	cset	w10, ne  // ne = any
  4121bc:	str	w10, [sp, #16]
  4121c0:	ldr	w8, [sp, #16]
  4121c4:	tbnz	w8, #0, 412178 <argp_failure@@Base+0x4fec>
  4121c8:	ldr	x8, [sp, #48]
  4121cc:	add	x8, x8, #0x1
  4121d0:	stur	x8, [x29, #-24]
  4121d4:	b	4122b8 <argp_failure@@Base+0x512c>
  4121d8:	ldur	x8, [x29, #-16]
  4121dc:	ldur	x9, [x29, #-40]
  4121e0:	add	x9, x9, #0x1
  4121e4:	ldur	x10, [x29, #-8]
  4121e8:	ldr	x10, [x10, #40]
  4121ec:	subs	x9, x9, x10
  4121f0:	add	x8, x8, x9
  4121f4:	str	x8, [sp, #48]
  4121f8:	ldr	x8, [sp, #48]
  4121fc:	ldur	x9, [x29, #-24]
  412200:	cmp	x8, x9
  412204:	b.cs	412258 <argp_failure@@Base+0x50cc>  // b.hs, b.nlast
  412208:	ldr	x8, [sp, #48]
  41220c:	add	x8, x8, #0x1
  412210:	str	x8, [sp, #48]
  412214:	ldr	x8, [sp, #48]
  412218:	ldur	x9, [x29, #-24]
  41221c:	mov	w10, #0x0                   	// #0
  412220:	cmp	x8, x9
  412224:	str	w10, [sp, #12]
  412228:	b.cs	412250 <argp_failure@@Base+0x50c4>  // b.hs, b.nlast
  41222c:	bl	401d20 <__ctype_b_loc@plt>
  412230:	ldr	x8, [x0]
  412234:	ldr	x9, [sp, #48]
  412238:	ldrb	w10, [x9]
  41223c:	ldrh	w10, [x8, w10, sxtw #1]
  412240:	tst	w10, #0x1
  412244:	cset	w10, ne  // ne = any
  412248:	eor	w10, w10, #0x1
  41224c:	str	w10, [sp, #12]
  412250:	ldr	w8, [sp, #12]
  412254:	tbnz	w8, #0, 412208 <argp_failure@@Base+0x507c>
  412258:	ldr	x8, [sp, #48]
  41225c:	ldur	x9, [x29, #-24]
  412260:	cmp	x8, x9
  412264:	b.ne	412280 <argp_failure@@Base+0x50f4>  // b.any
  412268:	ldur	x8, [x29, #-8]
  41226c:	str	xzr, [x8, #40]
  412270:	ldur	x8, [x29, #-24]
  412274:	add	x8, x8, #0x1
  412278:	stur	x8, [x29, #-16]
  41227c:	b	411e04 <argp_failure@@Base+0x4c78>
  412280:	ldr	x8, [sp, #48]
  412284:	stur	x8, [x29, #-24]
  412288:	ldr	x8, [sp, #48]
  41228c:	add	x8, x8, #0x1
  412290:	str	x8, [sp, #48]
  412294:	bl	401d20 <__ctype_b_loc@plt>
  412298:	ldr	x8, [x0]
  41229c:	ldr	x9, [sp, #48]
  4122a0:	ldrb	w10, [x9]
  4122a4:	ldrh	w10, [x8, w10, sxtw #1]
  4122a8:	and	w10, w10, #0x1
  4122ac:	cbnz	w10, 412288 <argp_failure@@Base+0x50fc>
  4122b0:	ldr	x8, [sp, #48]
  4122b4:	str	x8, [sp, #40]
  4122b8:	ldr	x8, [sp, #40]
  4122bc:	ldur	x9, [x29, #-16]
  4122c0:	ldur	x10, [x29, #-32]
  4122c4:	add	x9, x9, x10
  4122c8:	add	x9, x9, #0x1
  4122cc:	cmp	x8, x9
  4122d0:	b.ne	4122fc <argp_failure@@Base+0x5170>  // b.any
  4122d4:	ldur	x8, [x29, #-8]
  4122d8:	ldr	x8, [x8, #64]
  4122dc:	ldur	x9, [x29, #-24]
  4122e0:	subs	x8, x8, x9
  4122e4:	ldur	x9, [x29, #-8]
  4122e8:	ldr	x9, [x9, #24]
  4122ec:	add	x9, x9, #0x1
  4122f0:	cmp	x8, x9
  4122f4:	b.lt	41231c <argp_failure@@Base+0x5190>  // b.tstop
  4122f8:	b	412450 <argp_failure@@Base+0x52c4>
  4122fc:	ldr	x8, [sp, #40]
  412300:	ldur	x9, [x29, #-24]
  412304:	add	x9, x9, #0x1
  412308:	subs	x8, x8, x9
  41230c:	ldur	x9, [x29, #-8]
  412310:	ldr	x9, [x9, #24]
  412314:	cmp	x8, x9
  412318:	b.ge	412450 <argp_failure@@Base+0x52c4>  // b.tcont
  41231c:	ldur	x8, [x29, #-8]
  412320:	ldr	x8, [x8, #56]
  412324:	ldr	x9, [sp, #40]
  412328:	cmp	x8, x9
  41232c:	b.ls	412450 <argp_failure@@Base+0x52c4>  // b.plast
  412330:	ldur	x8, [x29, #-8]
  412334:	ldr	x8, [x8, #64]
  412338:	ldur	x9, [x29, #-8]
  41233c:	ldr	x9, [x9, #56]
  412340:	subs	x8, x8, x9
  412344:	ldur	x9, [x29, #-8]
  412348:	ldr	x9, [x9, #24]
  41234c:	add	x9, x9, #0x1
  412350:	cmp	x8, x9
  412354:	b.le	4123d4 <argp_failure@@Base+0x5248>
  412358:	ldur	x8, [x29, #-8]
  41235c:	ldr	x8, [x8, #56]
  412360:	ldr	x9, [sp, #40]
  412364:	subs	x8, x8, x9
  412368:	str	x8, [sp, #24]
  41236c:	ldur	x8, [x29, #-24]
  412370:	add	x8, x8, #0x1
  412374:	ldur	x9, [x29, #-8]
  412378:	ldr	x9, [x9, #24]
  41237c:	add	x0, x8, x9
  412380:	ldr	x1, [sp, #40]
  412384:	ldr	x2, [sp, #24]
  412388:	bl	401ad0 <memmove@plt>
  41238c:	ldur	x8, [x29, #-24]
  412390:	add	x8, x8, #0x1
  412394:	ldur	x9, [x29, #-8]
  412398:	ldr	x9, [x9, #24]
  41239c:	add	x8, x8, x9
  4123a0:	str	x8, [sp, #40]
  4123a4:	ldr	x8, [sp, #40]
  4123a8:	ldr	x9, [sp, #24]
  4123ac:	add	x8, x8, x9
  4123b0:	ldur	x9, [x29, #-16]
  4123b4:	subs	x8, x8, x9
  4123b8:	stur	x8, [x29, #-32]
  4123bc:	ldur	x8, [x29, #-24]
  4123c0:	add	x9, x8, #0x1
  4123c4:	stur	x9, [x29, #-24]
  4123c8:	mov	w10, #0xa                   	// #10
  4123cc:	strb	w10, [x8]
  4123d0:	b	41244c <argp_failure@@Base+0x52c0>
  4123d4:	ldur	x8, [x29, #-24]
  4123d8:	ldur	x9, [x29, #-8]
  4123dc:	ldr	x9, [x9, #48]
  4123e0:	cmp	x8, x9
  4123e4:	b.ls	412410 <argp_failure@@Base+0x5284>  // b.plast
  4123e8:	ldur	x8, [x29, #-8]
  4123ec:	ldr	x0, [x8, #48]
  4123f0:	ldur	x8, [x29, #-24]
  4123f4:	ldur	x9, [x29, #-8]
  4123f8:	ldr	x9, [x9, #48]
  4123fc:	subs	x2, x8, x9
  412400:	ldur	x8, [x29, #-8]
  412404:	ldr	x3, [x8]
  412408:	mov	x1, #0x1                   	// #1
  41240c:	bl	401b00 <fwrite_unlocked@plt>
  412410:	ldur	x8, [x29, #-8]
  412414:	ldr	x1, [x8]
  412418:	mov	w0, #0xa                   	// #10
  41241c:	bl	401bd0 <putc_unlocked@plt>
  412420:	ldur	x8, [x29, #-16]
  412424:	ldur	x9, [x29, #-8]
  412428:	ldr	x9, [x9, #48]
  41242c:	subs	x8, x8, x9
  412430:	ldur	x9, [x29, #-32]
  412434:	add	x8, x9, x8
  412438:	stur	x8, [x29, #-32]
  41243c:	ldur	x8, [x29, #-8]
  412440:	ldr	x8, [x8, #48]
  412444:	stur	x8, [x29, #-16]
  412448:	stur	x8, [x29, #-24]
  41244c:	b	412464 <argp_failure@@Base+0x52d8>
  412450:	ldur	x8, [x29, #-24]
  412454:	add	x9, x8, #0x1
  412458:	stur	x9, [x29, #-24]
  41245c:	mov	w10, #0xa                   	// #10
  412460:	strb	w10, [x8]
  412464:	ldr	x8, [sp, #40]
  412468:	ldur	x9, [x29, #-24]
  41246c:	subs	x8, x8, x9
  412470:	ldur	x9, [x29, #-8]
  412474:	ldr	x9, [x9, #24]
  412478:	cmp	x8, x9
  41247c:	b.ge	4124bc <argp_failure@@Base+0x5330>  // b.tcont
  412480:	ldr	x8, [sp, #40]
  412484:	ldur	x9, [x29, #-16]
  412488:	ldur	x10, [x29, #-32]
  41248c:	add	x9, x9, x10
  412490:	add	x9, x9, #0x1
  412494:	cmp	x8, x9
  412498:	b.ne	4124fc <argp_failure@@Base+0x5370>  // b.any
  41249c:	ldur	x8, [x29, #-8]
  4124a0:	ldr	x8, [x8, #64]
  4124a4:	ldr	x9, [sp, #40]
  4124a8:	subs	x8, x8, x9
  4124ac:	ldur	x9, [x29, #-8]
  4124b0:	ldr	x9, [x9, #24]
  4124b4:	cmp	x8, x9
  4124b8:	b.lt	4124fc <argp_failure@@Base+0x5370>  // b.tstop
  4124bc:	str	wzr, [sp, #36]
  4124c0:	ldrsw	x8, [sp, #36]
  4124c4:	ldur	x9, [x29, #-8]
  4124c8:	ldr	x9, [x9, #24]
  4124cc:	cmp	x8, x9
  4124d0:	b.ge	4124f8 <argp_failure@@Base+0x536c>  // b.tcont
  4124d4:	ldur	x8, [x29, #-24]
  4124d8:	add	x9, x8, #0x1
  4124dc:	stur	x9, [x29, #-24]
  4124e0:	mov	w10, #0x20                  	// #32
  4124e4:	strb	w10, [x8]
  4124e8:	ldr	w8, [sp, #36]
  4124ec:	add	w8, w8, #0x1
  4124f0:	str	w8, [sp, #36]
  4124f4:	b	4124c0 <argp_failure@@Base+0x5334>
  4124f8:	b	412534 <argp_failure@@Base+0x53a8>
  4124fc:	str	wzr, [sp, #36]
  412500:	ldrsw	x8, [sp, #36]
  412504:	ldur	x9, [x29, #-8]
  412508:	ldr	x9, [x9, #24]
  41250c:	cmp	x8, x9
  412510:	b.ge	412534 <argp_failure@@Base+0x53a8>  // b.tcont
  412514:	ldur	x8, [x29, #-8]
  412518:	ldr	x1, [x8]
  41251c:	mov	w0, #0x20                  	// #32
  412520:	bl	401bd0 <putc_unlocked@plt>
  412524:	ldr	w8, [sp, #36]
  412528:	add	w8, w8, #0x1
  41252c:	str	w8, [sp, #36]
  412530:	b	412500 <argp_failure@@Base+0x5374>
  412534:	ldur	x8, [x29, #-24]
  412538:	ldr	x9, [sp, #40]
  41253c:	cmp	x8, x9
  412540:	b.cs	412564 <argp_failure@@Base+0x53d8>  // b.hs, b.nlast
  412544:	ldur	x0, [x29, #-24]
  412548:	ldr	x1, [sp, #40]
  41254c:	ldur	x8, [x29, #-16]
  412550:	ldur	x9, [x29, #-32]
  412554:	add	x8, x8, x9
  412558:	ldr	x9, [sp, #40]
  41255c:	subs	x2, x8, x9
  412560:	bl	401ad0 <memmove@plt>
  412564:	ldr	x8, [sp, #40]
  412568:	ldur	x9, [x29, #-16]
  41256c:	subs	x8, x8, x9
  412570:	ldur	x9, [x29, #-32]
  412574:	subs	x8, x9, x8
  412578:	stur	x8, [x29, #-32]
  41257c:	ldur	x8, [x29, #-24]
  412580:	stur	x8, [x29, #-16]
  412584:	ldur	x8, [x29, #-24]
  412588:	ldur	x9, [x29, #-32]
  41258c:	add	x8, x8, x9
  412590:	ldur	x9, [x29, #-8]
  412594:	str	x8, [x9, #56]
  412598:	ldur	x8, [x29, #-8]
  41259c:	ldr	x8, [x8, #24]
  4125a0:	cbz	x8, 4125b4 <argp_failure@@Base+0x5428>
  4125a4:	ldur	x8, [x29, #-8]
  4125a8:	ldr	x8, [x8, #24]
  4125ac:	str	x8, [sp]
  4125b0:	b	4125bc <argp_failure@@Base+0x5430>
  4125b4:	mov	x8, #0xffffffffffffffff    	// #-1
  4125b8:	str	x8, [sp]
  4125bc:	ldr	x8, [sp]
  4125c0:	ldur	x9, [x29, #-8]
  4125c4:	str	x8, [x9, #40]
  4125c8:	b	411e04 <argp_failure@@Base+0x4c78>
  4125cc:	ldur	x8, [x29, #-8]
  4125d0:	ldr	x8, [x8, #56]
  4125d4:	ldur	x9, [x29, #-8]
  4125d8:	ldr	x9, [x9, #48]
  4125dc:	subs	x8, x8, x9
  4125e0:	ldur	x9, [x29, #-8]
  4125e4:	str	x8, [x9, #32]
  4125e8:	ldp	x29, x30, [sp, #112]
  4125ec:	add	sp, sp, #0x80
  4125f0:	ret
  4125f4:	sub	sp, sp, #0x50
  4125f8:	stp	x29, x30, [sp, #64]
  4125fc:	add	x29, sp, #0x40
  412600:	stur	x0, [x29, #-16]
  412604:	stur	x1, [x29, #-24]
  412608:	ldur	x8, [x29, #-16]
  41260c:	ldr	x8, [x8, #64]
  412610:	ldur	x9, [x29, #-16]
  412614:	ldr	x9, [x9, #56]
  412618:	subs	x8, x8, x9
  41261c:	ldur	x9, [x29, #-24]
  412620:	cmp	x8, x9
  412624:	b.cs	4127b8 <argp_failure@@Base+0x562c>  // b.hs, b.nlast
  412628:	ldur	x0, [x29, #-16]
  41262c:	bl	411ddc <argp_failure@@Base+0x4c50>
  412630:	ldur	x8, [x29, #-16]
  412634:	ldr	x0, [x8, #48]
  412638:	ldur	x8, [x29, #-16]
  41263c:	ldr	x8, [x8, #56]
  412640:	ldur	x9, [x29, #-16]
  412644:	ldr	x9, [x9, #48]
  412648:	subs	x2, x8, x9
  41264c:	ldur	x8, [x29, #-16]
  412650:	ldr	x3, [x8]
  412654:	mov	x1, #0x1                   	// #1
  412658:	bl	401b00 <fwrite_unlocked@plt>
  41265c:	str	x0, [sp, #32]
  412660:	ldr	x8, [sp, #32]
  412664:	ldur	x9, [x29, #-16]
  412668:	ldr	x9, [x9, #56]
  41266c:	ldur	x10, [x29, #-16]
  412670:	ldr	x10, [x10, #48]
  412674:	subs	x9, x9, x10
  412678:	cmp	x8, x9
  41267c:	b.ne	41269c <argp_failure@@Base+0x5510>  // b.any
  412680:	ldur	x8, [x29, #-16]
  412684:	ldr	x8, [x8, #48]
  412688:	ldur	x9, [x29, #-16]
  41268c:	str	x8, [x9, #56]
  412690:	ldur	x8, [x29, #-16]
  412694:	str	xzr, [x8, #32]
  412698:	b	412704 <argp_failure@@Base+0x5578>
  41269c:	ldr	x8, [sp, #32]
  4126a0:	ldur	x9, [x29, #-16]
  4126a4:	ldr	x10, [x9, #56]
  4126a8:	mov	x11, xzr
  4126ac:	subs	x8, x11, x8
  4126b0:	add	x8, x10, x8
  4126b4:	str	x8, [x9, #56]
  4126b8:	ldr	x8, [sp, #32]
  4126bc:	ldur	x9, [x29, #-16]
  4126c0:	ldr	x10, [x9, #32]
  4126c4:	subs	x8, x10, x8
  4126c8:	str	x8, [x9, #32]
  4126cc:	ldur	x8, [x29, #-16]
  4126d0:	ldr	x0, [x8, #48]
  4126d4:	ldur	x8, [x29, #-16]
  4126d8:	ldr	x8, [x8, #48]
  4126dc:	ldr	x9, [sp, #32]
  4126e0:	add	x1, x8, x9
  4126e4:	ldur	x8, [x29, #-16]
  4126e8:	ldr	x8, [x8, #56]
  4126ec:	ldur	x9, [x29, #-16]
  4126f0:	ldr	x9, [x9, #48]
  4126f4:	subs	x2, x8, x9
  4126f8:	bl	401ad0 <memmove@plt>
  4126fc:	stur	wzr, [x29, #-4]
  412700:	b	4127c0 <argp_failure@@Base+0x5634>
  412704:	ldur	x8, [x29, #-16]
  412708:	ldr	x8, [x8, #64]
  41270c:	ldur	x9, [x29, #-16]
  412710:	ldr	x9, [x9, #48]
  412714:	subs	x8, x8, x9
  412718:	ldur	x9, [x29, #-24]
  41271c:	cmp	x8, x9
  412720:	b.cs	4127b8 <argp_failure@@Base+0x562c>  // b.hs, b.nlast
  412724:	ldur	x8, [x29, #-16]
  412728:	ldr	x8, [x8, #64]
  41272c:	ldur	x9, [x29, #-16]
  412730:	ldr	x9, [x9, #48]
  412734:	subs	x8, x8, x9
  412738:	str	x8, [sp, #24]
  41273c:	ldr	x8, [sp, #24]
  412740:	ldur	x9, [x29, #-24]
  412744:	add	x8, x8, x9
  412748:	str	x8, [sp, #16]
  41274c:	ldr	x8, [sp, #16]
  412750:	ldr	x9, [sp, #24]
  412754:	cmp	x8, x9
  412758:	b.cc	412774 <argp_failure@@Base+0x55e8>  // b.lo, b.ul, b.last
  41275c:	ldur	x8, [x29, #-16]
  412760:	ldr	x0, [x8, #48]
  412764:	ldr	x1, [sp, #16]
  412768:	bl	401ca0 <realloc@plt>
  41276c:	str	x0, [sp, #8]
  412770:	cbnz	x0, 412788 <argp_failure@@Base+0x55fc>
  412774:	bl	401eb0 <__errno_location@plt>
  412778:	mov	w8, #0xc                   	// #12
  41277c:	str	w8, [x0]
  412780:	stur	wzr, [x29, #-4]
  412784:	b	4127c0 <argp_failure@@Base+0x5634>
  412788:	ldr	x8, [sp, #8]
  41278c:	ldur	x9, [x29, #-16]
  412790:	str	x8, [x9, #48]
  412794:	ldr	x8, [sp, #8]
  412798:	ldr	x9, [sp, #16]
  41279c:	add	x8, x8, x9
  4127a0:	ldur	x9, [x29, #-16]
  4127a4:	str	x8, [x9, #64]
  4127a8:	ldur	x8, [x29, #-16]
  4127ac:	ldr	x8, [x8, #48]
  4127b0:	ldur	x9, [x29, #-16]
  4127b4:	str	x8, [x9, #56]
  4127b8:	mov	w8, #0x1                   	// #1
  4127bc:	stur	w8, [x29, #-4]
  4127c0:	ldur	w0, [x29, #-4]
  4127c4:	ldp	x29, x30, [sp, #64]
  4127c8:	add	sp, sp, #0x50
  4127cc:	ret
  4127d0:	sub	sp, sp, #0x140
  4127d4:	stp	x29, x30, [sp, #288]
  4127d8:	str	x28, [sp, #304]
  4127dc:	add	x29, sp, #0x120
  4127e0:	str	q7, [sp, #112]
  4127e4:	str	q6, [sp, #96]
  4127e8:	str	q5, [sp, #80]
  4127ec:	str	q4, [sp, #64]
  4127f0:	str	q3, [sp, #48]
  4127f4:	str	q2, [sp, #32]
  4127f8:	str	q1, [sp, #16]
  4127fc:	str	q0, [sp]
  412800:	str	x7, [sp, #168]
  412804:	str	x6, [sp, #160]
  412808:	str	x5, [sp, #152]
  41280c:	str	x4, [sp, #144]
  412810:	str	x3, [sp, #136]
  412814:	str	x2, [sp, #128]
  412818:	stur	x0, [x29, #-16]
  41281c:	stur	x1, [x29, #-24]
  412820:	mov	w8, #0x96                  	// #150
  412824:	mov	w9, w8
  412828:	stur	x9, [x29, #-48]
  41282c:	b	412830 <argp_failure@@Base+0x56a4>
  412830:	ldur	x0, [x29, #-16]
  412834:	ldur	x1, [x29, #-48]
  412838:	bl	4125f4 <argp_failure@@Base+0x5468>
  41283c:	cbnz	w0, 412850 <argp_failure@@Base+0x56c4>
  412840:	b	412844 <argp_failure@@Base+0x56b8>
  412844:	mov	x8, #0xffffffffffffffff    	// #-1
  412848:	stur	x8, [x29, #-8]
  41284c:	b	412924 <argp_failure@@Base+0x5798>
  412850:	mov	w8, #0xffffff80            	// #-128
  412854:	stur	w8, [x29, #-52]
  412858:	mov	w8, #0xffffffd0            	// #-48
  41285c:	stur	w8, [x29, #-56]
  412860:	add	x9, x29, #0x20
  412864:	stur	x9, [x29, #-80]
  412868:	mov	x9, sp
  41286c:	add	x9, x9, #0x80
  412870:	stur	x9, [x29, #-64]
  412874:	add	x9, sp, #0x80
  412878:	add	x9, x9, #0x30
  41287c:	stur	x9, [x29, #-72]
  412880:	ldur	x9, [x29, #-16]
  412884:	ldr	x10, [x9, #64]
  412888:	ldr	x9, [x9, #56]
  41288c:	subs	x9, x10, x9
  412890:	stur	x9, [x29, #-40]
  412894:	ldur	x9, [x29, #-16]
  412898:	ldr	x0, [x9, #56]
  41289c:	ldur	x1, [x29, #-40]
  4128a0:	ldur	x2, [x29, #-24]
  4128a4:	ldur	q0, [x29, #-80]
  4128a8:	ldur	q1, [x29, #-64]
  4128ac:	stur	q1, [x29, #-96]
  4128b0:	stur	q0, [x29, #-112]
  4128b4:	sub	x3, x29, #0x70
  4128b8:	bl	401e50 <vsnprintf@plt>
  4128bc:	stur	w0, [x29, #-28]
  4128c0:	ldursw	x9, [x29, #-28]
  4128c4:	ldur	x10, [x29, #-40]
  4128c8:	subs	x9, x9, x10
  4128cc:	b.cc	4128ec <argp_failure@@Base+0x5760>  // b.lo, b.ul, b.last
  4128d0:	b	4128d4 <argp_failure@@Base+0x5748>
  4128d4:	ldur	w8, [x29, #-28]
  4128d8:	add	w8, w8, #0x1
  4128dc:	mov	w0, w8
  4128e0:	sxtw	x9, w0
  4128e4:	stur	x9, [x29, #-48]
  4128e8:	b	4128ec <argp_failure@@Base+0x5760>
  4128ec:	b	4128f0 <argp_failure@@Base+0x5764>
  4128f0:	ldursw	x8, [x29, #-28]
  4128f4:	ldur	x9, [x29, #-40]
  4128f8:	subs	x8, x8, x9
  4128fc:	b.cs	412830 <argp_failure@@Base+0x56a4>  // b.hs, b.nlast
  412900:	b	412904 <argp_failure@@Base+0x5778>
  412904:	ldursw	x8, [x29, #-28]
  412908:	ldur	x9, [x29, #-16]
  41290c:	ldr	x10, [x9, #56]
  412910:	add	x8, x10, x8
  412914:	str	x8, [x9, #56]
  412918:	ldursw	x8, [x29, #-28]
  41291c:	stur	x8, [x29, #-8]
  412920:	b	412924 <argp_failure@@Base+0x5798>
  412924:	ldur	x0, [x29, #-8]
  412928:	ldr	x28, [sp, #304]
  41292c:	ldp	x29, x30, [sp, #288]
  412930:	add	sp, sp, #0x140
  412934:	ret
  412938:	sub	sp, sp, #0x30
  41293c:	stp	x29, x30, [sp, #32]
  412940:	add	x29, sp, #0x20
  412944:	str	x0, [sp, #16]
  412948:	str	x1, [sp, #8]
  41294c:	str	x2, [sp]
  412950:	ldr	x8, [sp, #16]
  412954:	ldr	x8, [x8, #56]
  412958:	ldr	x9, [sp]
  41295c:	add	x8, x8, x9
  412960:	ldr	x9, [sp, #16]
  412964:	ldr	x9, [x9, #64]
  412968:	cmp	x8, x9
  41296c:	b.ls	412980 <argp_failure@@Base+0x57f4>  // b.plast
  412970:	ldr	x0, [sp, #16]
  412974:	ldr	x1, [sp]
  412978:	bl	4125f4 <argp_failure@@Base+0x5468>
  41297c:	cbz	w0, 4129b4 <argp_failure@@Base+0x5828>
  412980:	ldr	x8, [sp, #16]
  412984:	ldr	x0, [x8, #56]
  412988:	ldr	x1, [sp, #8]
  41298c:	ldr	x2, [sp]
  412990:	bl	401ac0 <memcpy@plt>
  412994:	ldr	x8, [sp]
  412998:	ldr	x9, [sp, #16]
  41299c:	ldr	x10, [x9, #56]
  4129a0:	add	x8, x10, x8
  4129a4:	str	x8, [x9, #56]
  4129a8:	ldr	x8, [sp]
  4129ac:	stur	x8, [x29, #-8]
  4129b0:	b	4129b8 <argp_failure@@Base+0x582c>
  4129b4:	stur	xzr, [x29, #-8]
  4129b8:	ldur	x0, [x29, #-8]
  4129bc:	ldp	x29, x30, [sp, #32]
  4129c0:	add	sp, sp, #0x30
  4129c4:	ret
  4129c8:	sub	sp, sp, #0x40
  4129cc:	stp	x29, x30, [sp, #48]
  4129d0:	add	x29, sp, #0x30
  4129d4:	stur	x0, [x29, #-16]
  4129d8:	str	x1, [sp, #24]
  4129dc:	ldr	x0, [sp, #24]
  4129e0:	bl	401b20 <strlen@plt>
  4129e4:	str	x0, [sp, #16]
  4129e8:	ldr	x8, [sp, #16]
  4129ec:	cbz	x8, 412a24 <argp_failure@@Base+0x5898>
  4129f0:	ldur	x0, [x29, #-16]
  4129f4:	ldr	x1, [sp, #24]
  4129f8:	ldr	x2, [sp, #16]
  4129fc:	bl	412938 <argp_failure@@Base+0x57ac>
  412a00:	str	x0, [sp, #8]
  412a04:	ldr	x8, [sp, #8]
  412a08:	ldr	x9, [sp, #16]
  412a0c:	mov	w10, #0xffffffff            	// #-1
  412a10:	mov	w11, wzr
  412a14:	cmp	x8, x9
  412a18:	csel	w10, w11, w10, eq  // eq = none
  412a1c:	stur	w10, [x29, #-4]
  412a20:	b	412a28 <argp_failure@@Base+0x589c>
  412a24:	stur	wzr, [x29, #-4]
  412a28:	ldur	w0, [x29, #-4]
  412a2c:	ldp	x29, x30, [sp, #48]
  412a30:	add	sp, sp, #0x40
  412a34:	ret
  412a38:	sub	sp, sp, #0x30
  412a3c:	stp	x29, x30, [sp, #32]
  412a40:	add	x29, sp, #0x20
  412a44:	str	x0, [sp, #16]
  412a48:	str	w1, [sp, #12]
  412a4c:	ldr	x8, [sp, #16]
  412a50:	ldr	x8, [x8, #56]
  412a54:	ldr	x9, [sp, #16]
  412a58:	ldr	x9, [x9, #64]
  412a5c:	cmp	x8, x9
  412a60:	b.cc	412a74 <argp_failure@@Base+0x58e8>  // b.lo, b.ul, b.last
  412a64:	ldr	x0, [sp, #16]
  412a68:	mov	x1, #0x1                   	// #1
  412a6c:	bl	4125f4 <argp_failure@@Base+0x5468>
  412a70:	cbz	w0, 412a98 <argp_failure@@Base+0x590c>
  412a74:	ldr	w8, [sp, #12]
  412a78:	ldr	x9, [sp, #16]
  412a7c:	ldr	x10, [x9, #56]
  412a80:	add	x11, x10, #0x1
  412a84:	str	x11, [x9, #56]
  412a88:	strb	w8, [x10]
  412a8c:	and	w8, w8, #0xff
  412a90:	stur	w8, [x29, #-4]
  412a94:	b	412aa0 <argp_failure@@Base+0x5914>
  412a98:	mov	w8, #0xffffffff            	// #-1
  412a9c:	stur	w8, [x29, #-4]
  412aa0:	ldur	w0, [x29, #-4]
  412aa4:	ldp	x29, x30, [sp, #32]
  412aa8:	add	sp, sp, #0x30
  412aac:	ret
  412ab0:	sub	sp, sp, #0x30
  412ab4:	stp	x29, x30, [sp, #32]
  412ab8:	add	x29, sp, #0x20
  412abc:	stur	x0, [x29, #-8]
  412ac0:	str	x1, [sp, #16]
  412ac4:	ldur	x8, [x29, #-8]
  412ac8:	ldr	x8, [x8, #56]
  412acc:	ldur	x9, [x29, #-8]
  412ad0:	ldr	x9, [x9, #48]
  412ad4:	subs	x8, x8, x9
  412ad8:	ldur	x9, [x29, #-8]
  412adc:	ldr	x9, [x9, #32]
  412ae0:	cmp	x8, x9
  412ae4:	b.ls	412af0 <argp_failure@@Base+0x5964>  // b.plast
  412ae8:	ldur	x0, [x29, #-8]
  412aec:	bl	411ddc <argp_failure@@Base+0x4c50>
  412af0:	ldur	x8, [x29, #-8]
  412af4:	ldr	x8, [x8, #8]
  412af8:	str	x8, [sp, #8]
  412afc:	ldr	x8, [sp, #16]
  412b00:	ldur	x9, [x29, #-8]
  412b04:	str	x8, [x9, #8]
  412b08:	ldr	x0, [sp, #8]
  412b0c:	ldp	x29, x30, [sp, #32]
  412b10:	add	sp, sp, #0x30
  412b14:	ret
  412b18:	sub	sp, sp, #0x30
  412b1c:	stp	x29, x30, [sp, #32]
  412b20:	add	x29, sp, #0x20
  412b24:	stur	x0, [x29, #-8]
  412b28:	str	x1, [sp, #16]
  412b2c:	ldur	x8, [x29, #-8]
  412b30:	ldr	x8, [x8, #56]
  412b34:	ldur	x9, [x29, #-8]
  412b38:	ldr	x9, [x9, #48]
  412b3c:	subs	x8, x8, x9
  412b40:	ldur	x9, [x29, #-8]
  412b44:	ldr	x9, [x9, #32]
  412b48:	cmp	x8, x9
  412b4c:	b.ls	412b58 <argp_failure@@Base+0x59cc>  // b.plast
  412b50:	ldur	x0, [x29, #-8]
  412b54:	bl	411ddc <argp_failure@@Base+0x4c50>
  412b58:	ldur	x8, [x29, #-8]
  412b5c:	ldr	x8, [x8, #16]
  412b60:	str	x8, [sp, #8]
  412b64:	ldr	x8, [sp, #16]
  412b68:	ldur	x9, [x29, #-8]
  412b6c:	str	x8, [x9, #16]
  412b70:	ldr	x0, [sp, #8]
  412b74:	ldp	x29, x30, [sp, #32]
  412b78:	add	sp, sp, #0x30
  412b7c:	ret
  412b80:	sub	sp, sp, #0x30
  412b84:	stp	x29, x30, [sp, #32]
  412b88:	add	x29, sp, #0x20
  412b8c:	stur	x0, [x29, #-8]
  412b90:	str	x1, [sp, #16]
  412b94:	ldur	x8, [x29, #-8]
  412b98:	ldr	x8, [x8, #56]
  412b9c:	ldur	x9, [x29, #-8]
  412ba0:	ldr	x9, [x9, #48]
  412ba4:	subs	x8, x8, x9
  412ba8:	ldur	x9, [x29, #-8]
  412bac:	ldr	x9, [x9, #32]
  412bb0:	cmp	x8, x9
  412bb4:	b.ls	412bc0 <argp_failure@@Base+0x5a34>  // b.plast
  412bb8:	ldur	x0, [x29, #-8]
  412bbc:	bl	411ddc <argp_failure@@Base+0x4c50>
  412bc0:	ldur	x8, [x29, #-8]
  412bc4:	ldr	x8, [x8, #24]
  412bc8:	str	x8, [sp, #8]
  412bcc:	ldr	x8, [sp, #16]
  412bd0:	ldur	x9, [x29, #-8]
  412bd4:	str	x8, [x9, #24]
  412bd8:	ldr	x0, [sp, #8]
  412bdc:	ldp	x29, x30, [sp, #32]
  412be0:	add	sp, sp, #0x30
  412be4:	ret
  412be8:	sub	sp, sp, #0x20
  412bec:	stp	x29, x30, [sp, #16]
  412bf0:	add	x29, sp, #0x10
  412bf4:	str	x0, [sp, #8]
  412bf8:	ldr	x8, [sp, #8]
  412bfc:	ldr	x8, [x8, #56]
  412c00:	ldr	x9, [sp, #8]
  412c04:	ldr	x9, [x9, #48]
  412c08:	subs	x8, x8, x9
  412c0c:	ldr	x9, [sp, #8]
  412c10:	ldr	x9, [x9, #32]
  412c14:	cmp	x8, x9
  412c18:	b.ls	412c24 <argp_failure@@Base+0x5a98>  // b.plast
  412c1c:	ldr	x0, [sp, #8]
  412c20:	bl	411ddc <argp_failure@@Base+0x4c50>
  412c24:	ldr	x8, [sp, #8]
  412c28:	ldr	x8, [x8, #40]
  412c2c:	cmp	x8, #0x0
  412c30:	cset	w9, lt  // lt = tstop
  412c34:	tbnz	w9, #0, 412c48 <argp_failure@@Base+0x5abc>
  412c38:	ldr	x8, [sp, #8]
  412c3c:	ldr	x8, [x8, #40]
  412c40:	str	x8, [sp]
  412c44:	b	412c50 <argp_failure@@Base+0x5ac4>
  412c48:	mov	x8, xzr
  412c4c:	str	x8, [sp]
  412c50:	ldr	x8, [sp]
  412c54:	mov	x0, x8
  412c58:	ldp	x29, x30, [sp, #16]
  412c5c:	add	sp, sp, #0x20
  412c60:	ret
  412c64:	nop
  412c68:	stp	x29, x30, [sp, #-64]!
  412c6c:	mov	x29, sp
  412c70:	stp	x19, x20, [sp, #16]
  412c74:	adrp	x20, 426000 <argp_failure@@Base+0x18e74>
  412c78:	add	x20, x20, #0xdf0
  412c7c:	stp	x21, x22, [sp, #32]
  412c80:	adrp	x21, 426000 <argp_failure@@Base+0x18e74>
  412c84:	add	x21, x21, #0xde8
  412c88:	sub	x20, x20, x21
  412c8c:	mov	w22, w0
  412c90:	stp	x23, x24, [sp, #48]
  412c94:	mov	x23, x1
  412c98:	mov	x24, x2
  412c9c:	bl	401a80 <memcpy@plt-0x40>
  412ca0:	cmp	xzr, x20, asr #3
  412ca4:	b.eq	412cd0 <argp_failure@@Base+0x5b44>  // b.none
  412ca8:	asr	x20, x20, #3
  412cac:	mov	x19, #0x0                   	// #0
  412cb0:	ldr	x3, [x21, x19, lsl #3]
  412cb4:	mov	x2, x24
  412cb8:	add	x19, x19, #0x1
  412cbc:	mov	x1, x23
  412cc0:	mov	w0, w22
  412cc4:	blr	x3
  412cc8:	cmp	x20, x19
  412ccc:	b.ne	412cb0 <argp_failure@@Base+0x5b24>  // b.any
  412cd0:	ldp	x19, x20, [sp, #16]
  412cd4:	ldp	x21, x22, [sp, #32]
  412cd8:	ldp	x23, x24, [sp, #48]
  412cdc:	ldp	x29, x30, [sp], #64
  412ce0:	ret
  412ce4:	nop
  412ce8:	ret
  412cec:	nop
  412cf0:	mov	x2, x1
  412cf4:	mov	w1, w0
  412cf8:	mov	w0, #0x0                   	// #0
  412cfc:	b	401e00 <__fxstat@plt>

Disassembly of section .fini:

0000000000412d00 <.fini>:
  412d00:	stp	x29, x30, [sp, #-16]!
  412d04:	mov	x29, sp
  412d08:	ldp	x29, x30, [sp], #16
  412d0c:	ret
