// Seed: 3517197441
module module_0 (
    input wire id_0
    , id_21,
    input tri id_1,
    input tri id_2,
    output uwire id_3,
    input tri1 id_4,
    output wor id_5,
    output uwire id_6,
    input tri1 id_7,
    output supply1 id_8,
    input wand id_9,
    output wor id_10,
    output wor id_11,
    input supply1 id_12,
    input wor id_13,
    output supply1 id_14,
    input tri id_15,
    input tri id_16,
    input supply0 id_17,
    input supply0 id_18,
    input wire id_19
);
  parameter id_22 = 1'b0 - {1, -1};
  wire  id_23;
  logic id_24;
endmodule
module module_1 (
    inout tri1 id_0,
    input tri id_1,
    input wand id_2,
    input wor id_3,
    output tri id_4,
    input supply1 id_5,
    input supply0 id_6,
    input supply1 id_7,
    input supply1 id_8,
    input wand id_9
);
  assign id_4 = -1;
  buf primCall (id_4, id_0);
  module_0 modCall_1 (
      id_2,
      id_6,
      id_5,
      id_0,
      id_5,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_4,
      id_0,
      id_3,
      id_1,
      id_4,
      id_3,
      id_8,
      id_3,
      id_8,
      id_7
  );
endmodule
