{"Source Block": ["hdl/library/axi_clkgen/axi_clkgen.v@107:117@HdlIdDef", "  output  [ 1:0]  s_axi_rresp;\n  input           s_axi_rready;\n\n  // reset and clocks\n\n  wire            mmcm_rst;\n  wire            up_rstn;\n  wire            up_clk;\n\n  // internal signals\n\n"], "Clone Blocks": [["hdl/library/axi_ad9122/axi_ad9122.v@149:159", "  input           s_axi_rready;\n\n  // internal clocks and resets\n\n  wire            dac_rst;\n  wire            mmcm_rst;\n  wire            up_clk;\n  wire            up_rstn;\n\n  // internal signals\n\n"], ["hdl/library/axi_ad9739a/axi_ad9739a.v@134:144", "  output  [  1:0]   s_axi_rresp;\n  input             s_axi_rready;\n\n  // internal clocks and resets\n\n  wire              dac_rst;\n  wire              up_clk;\n  wire              up_rstn;\n\n  // internal signals\n\n"], ["hdl/library/axi_usb_fx3/axi_usb_fx3.v@174:184", "  input           s_axi_rready;\n\n\n  // internal clocks & resets\n\n  wire            up_rstn;\n  wire            up_clk;\n\n  // internal signals\n\n  wire    [13:0]  up_raddr;\n"], ["hdl/library/axi_ad9144/axi_ad9144.v@144:154", "  input                                     s_axi_rready;\n\n  // internal clocks and resets\n\n  wire                                      dac_rst;\n  wire                                      up_clk;\n  wire                                      up_rstn;\n\n  // internal signals\n\n  wire    [255:0]                           tx_data_s;\n"], ["hdl/library/axi_ad9152/axi_ad9152.v@127:137", "  input             s_axi_rready;\n\n  // internal clocks and resets\n\n  wire              dac_rst;\n  wire              up_clk;\n  wire              up_rstn;\n\n  // internal signals\n\n  wire    [ 15:0]   dac_data_0_0_s;\n"], ["hdl/library/axi_ad9152/axi_ad9152.v@126:136", "  output  [  1:0]   s_axi_rresp;\n  input             s_axi_rready;\n\n  // internal clocks and resets\n\n  wire              dac_rst;\n  wire              up_clk;\n  wire              up_rstn;\n\n  // internal signals\n\n"], ["hdl/library/axi_ad9739a/axi_ad9739a.v@135:145", "  input             s_axi_rready;\n\n  // internal clocks and resets\n\n  wire              dac_rst;\n  wire              up_clk;\n  wire              up_rstn;\n\n  // internal signals\n\n  wire    [ 15:0]   dac_data_00_s;\n"], ["hdl/library/axi_clkgen/axi_clkgen.v@108:118", "  input           s_axi_rready;\n\n  // reset and clocks\n\n  wire            mmcm_rst;\n  wire            up_rstn;\n  wire            up_clk;\n\n  // internal signals\n\n  wire            up_drp_sel_s;\n"], ["hdl/library/axi_ad9144/axi_ad9144.v@143:153", "  output  [  1:0]                           s_axi_rresp;\n  input                                     s_axi_rready;\n\n  // internal clocks and resets\n\n  wire                                      dac_rst;\n  wire                                      up_clk;\n  wire                                      up_rstn;\n\n  // internal signals\n\n"], ["hdl/library/axi_ad9122/axi_ad9122.v@148:158", "  output  [ 1:0]  s_axi_rresp;\n  input           s_axi_rready;\n\n  // internal clocks and resets\n\n  wire            dac_rst;\n  wire            mmcm_rst;\n  wire            up_clk;\n  wire            up_rstn;\n\n  // internal signals\n"]], "Diff Content": {"Delete": [], "Add": [[112, "  wire            clk_sel;\n"]]}}