$date
	Sat Oct 22 21:24:02 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#471690
b100 &
b100 %
1$
b100 !
1"
#471691
0"
#471694
b10 &
b10 %
#471698
b1 &
b1 %
1#
#471702
b0 &
0#
b0 %
0$
#1441315
b1111 !
1"
#1441318
b1111 &
b1111 %
1$
#1441319
0"
#1441322
b101110 &
b101110 %
#1441326
b10111 &
b10111 %
#1441330
b1000110 &
b1000110 %
#1441334
b100011 &
b100011 %
#1441338
b1101010 &
b1101010 %
#1441342
b110101 &
b110101 %
#1441346
b10100000 &
b10100000 %
#1441350
b1010000 &
b1010000 %
#1441354
b101000 &
b101000 %
#1441358
b10100 &
b10100 %
#1441362
b1010 &
b1010 %
#1441366
b101 &
b101 %
#1441370
b10000 &
b10000 %
#1441374
b1000 &
b1000 %
#1441378
b100 &
b100 %
#1441382
b10 &
b10 %
#1441386
b1 &
b1 %
1#
#1441390
b0 &
0#
b0 %
0$
#2444140
b10001 !
1"
#2444142
b10001 &
b10001 %
1$
#2444143
0"
#2444146
b110100 &
b110100 %
#2444150
b11010 &
b11010 %
#2444154
b1101 &
b1101 %
#2444158
b101000 &
b101000 %
#2444162
b10100 &
b10100 %
#2444166
b1010 &
b1010 %
#2444170
b101 &
b101 %
#2444174
b10000 &
b10000 %
#2444178
b1000 &
b1000 %
#2444182
b100 &
b100 %
#2444186
b10 &
b10 %
#2444190
b1 &
1#
b1 %
#2444194
b0 &
b0 %
0#
0$
#4500012
