

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_927'
================================================================
* Date:           Mon Jan 26 23:11:05 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.583 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     1028|     1028|  10.280 us|  10.280 us|  1025|  1025|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_90_8_VITIS_LOOP_91_9  |     1026|     1026|         4|          1|          1|  1024|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.21>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [top.cpp:91]   --->   Operation 7 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [top.cpp:90]   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten195 = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.48ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten195"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 12 [1/1] (0.48ns)   --->   "%store_ln90 = store i9 0, i9 %i" [top.cpp:90]   --->   Operation 12 'store' 'store_ln90' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 13 [1/1] (0.48ns)   --->   "%store_ln91 = store i7 12, i7 %j" [top.cpp:91]   --->   Operation 13 'store' 'store_ln91' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body73.12"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten195_load = load i11 %indvar_flatten195" [top.cpp:90]   --->   Operation 15 'load' 'indvar_flatten195_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.94ns)   --->   "%icmp_ln90 = icmp_eq  i11 %indvar_flatten195_load, i11 1024" [top.cpp:90]   --->   Operation 16 'icmp' 'icmp_ln90' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.94ns)   --->   "%add_ln90 = add i11 %indvar_flatten195_load, i11 1" [top.cpp:90]   --->   Operation 17 'add' 'add_ln90' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln90 = br i1 %icmp_ln90, void %for.inc84.12, void %for.body73.13.preheader.exitStub" [top.cpp:90]   --->   Operation 18 'br' 'br_ln90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [top.cpp:90]   --->   Operation 19 'load' 'j_load' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i_load = load i9 %i" [top.cpp:90]   --->   Operation 20 'load' 'i_load' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln90 = trunc i7 %j_load" [top.cpp:90]   --->   Operation 21 'trunc' 'trunc_ln90' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.92ns)   --->   "%add_ln90_4 = add i9 %i_load, i9 1" [top.cpp:90]   --->   Operation 22 'add' 'add_ln90_4' <Predicate = (!icmp_ln90)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j_load, i32 6" [top.cpp:91]   --->   Operation 23 'bitselect' 'tmp' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.44ns)   --->   "%select_ln91 = select i1 %tmp, i6 12, i6 %trunc_ln90" [top.cpp:91]   --->   Operation 24 'select' 'select_ln91' <Predicate = (!icmp_ln90)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln90 = zext i6 %select_ln91" [top.cpp:90]   --->   Operation 25 'zext' 'zext_ln90' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.45ns)   --->   "%select_ln90 = select i1 %tmp, i9 %add_ln90_4, i9 %i_load" [top.cpp:90]   --->   Operation 26 'select' 'select_ln90' <Predicate = (!icmp_ln90)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln93 = trunc i9 %select_ln90" [top.cpp:93]   --->   Operation 27 'trunc' 'trunc_ln93' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%lshr_ln91_s = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %select_ln91, i32 4, i32 5" [top.cpp:91]   --->   Operation 28 'partselect' 'lshr_ln91_s' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln93, i2 %lshr_ln91_s" [top.cpp:93]   --->   Operation 29 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln93 = zext i10 %tmp_s" [top.cpp:93]   --->   Operation 30 'zext' 'zext_ln93' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1, i64 0, i64 %zext_ln93" [top.cpp:93]   --->   Operation 31 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_27 = load i10 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp" [top.cpp:93]   --->   Operation 32 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_27' <Predicate = (!icmp_ln90)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit" [top.cpp:93]   --->   Operation 33 'br' 'br_ln93' <Predicate = (!icmp_ln90 & select_ln91 == 56)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit" [top.cpp:93]   --->   Operation 34 'br' 'br_ln93' <Predicate = (!icmp_ln90 & select_ln91 == 52)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit" [top.cpp:93]   --->   Operation 35 'br' 'br_ln93' <Predicate = (!icmp_ln90 & select_ln91 == 48)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit" [top.cpp:93]   --->   Operation 36 'br' 'br_ln93' <Predicate = (!icmp_ln90 & select_ln91 == 44)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit" [top.cpp:93]   --->   Operation 37 'br' 'br_ln93' <Predicate = (!icmp_ln90 & select_ln91 == 40)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit" [top.cpp:93]   --->   Operation 38 'br' 'br_ln93' <Predicate = (!icmp_ln90 & select_ln91 == 36)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit" [top.cpp:93]   --->   Operation 39 'br' 'br_ln93' <Predicate = (!icmp_ln90 & select_ln91 == 32)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit" [top.cpp:93]   --->   Operation 40 'br' 'br_ln93' <Predicate = (!icmp_ln90 & select_ln91 == 28)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit" [top.cpp:93]   --->   Operation 41 'br' 'br_ln93' <Predicate = (!icmp_ln90 & select_ln91 == 24)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit" [top.cpp:93]   --->   Operation 42 'br' 'br_ln93' <Predicate = (!icmp_ln90 & select_ln91 == 20)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit" [top.cpp:93]   --->   Operation 43 'br' 'br_ln93' <Predicate = (!icmp_ln90 & select_ln91 == 16)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit" [top.cpp:93]   --->   Operation 44 'br' 'br_ln93' <Predicate = (!icmp_ln90 & select_ln91 == 12)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit" [top.cpp:93]   --->   Operation 45 'br' 'br_ln93' <Predicate = (!icmp_ln90 & select_ln91 != 12 & select_ln91 != 16 & select_ln91 != 20 & select_ln91 != 24 & select_ln91 != 28 & select_ln91 != 32 & select_ln91 != 36 & select_ln91 != 40 & select_ln91 != 44 & select_ln91 != 48 & select_ln91 != 52 & select_ln91 != 56)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.88ns)   --->   "%add_ln91 = add i7 %zext_ln90, i7 16" [top.cpp:91]   --->   Operation 46 'add' 'add_ln91' <Predicate = (!icmp_ln90)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.48ns)   --->   "%store_ln90 = store i11 %add_ln90, i11 %indvar_flatten195" [top.cpp:90]   --->   Operation 47 'store' 'store_ln90' <Predicate = (!icmp_ln90)> <Delay = 0.48>
ST_1 : Operation 48 [1/1] (0.48ns)   --->   "%store_ln90 = store i9 %select_ln90, i9 %i" [top.cpp:90]   --->   Operation 48 'store' 'store_ln90' <Predicate = (!icmp_ln90)> <Delay = 0.48>
ST_1 : Operation 49 [1/1] (0.48ns)   --->   "%store_ln91 = store i7 %add_ln91, i7 %j" [top.cpp:91]   --->   Operation 49 'store' 'store_ln91' <Predicate = (!icmp_ln90)> <Delay = 0.48>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln91 = br void %for.body73.12" [top.cpp:91]   --->   Operation 50 'br' 'br_ln91' <Predicate = (!icmp_ln90)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.58>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_90_8_VITIS_LOOP_91_9_str"   --->   Operation 51 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 52 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%specpipeline_ln92 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_8" [top.cpp:92]   --->   Operation 53 'specpipeline' 'specpipeline_ln92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%col_sum_12_read = read i24 @_ssdm_op_Read.ap_auto.i24P0A, i24 %col_sum_12" [top.cpp:93]   --->   Operation 54 'read' 'col_sum_12_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%col_sum_16_read = read i24 @_ssdm_op_Read.ap_auto.i24P0A, i24 %col_sum_16" [top.cpp:93]   --->   Operation 55 'read' 'col_sum_16_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%col_sum_20_read = read i24 @_ssdm_op_Read.ap_auto.i24P0A, i24 %col_sum_20" [top.cpp:93]   --->   Operation 56 'read' 'col_sum_20_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%col_sum_24_read = read i24 @_ssdm_op_Read.ap_auto.i24P0A, i24 %col_sum_24" [top.cpp:93]   --->   Operation 57 'read' 'col_sum_24_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%col_sum_28_read = read i24 @_ssdm_op_Read.ap_auto.i24P0A, i24 %col_sum_28" [top.cpp:93]   --->   Operation 58 'read' 'col_sum_28_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%col_sum_32_read = read i24 @_ssdm_op_Read.ap_auto.i24P0A, i24 %col_sum_32" [top.cpp:93]   --->   Operation 59 'read' 'col_sum_32_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%col_sum_36_read = read i24 @_ssdm_op_Read.ap_auto.i24P0A, i24 %col_sum_36" [top.cpp:93]   --->   Operation 60 'read' 'col_sum_36_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%col_sum_40_read = read i24 @_ssdm_op_Read.ap_auto.i24P0A, i24 %col_sum_40" [top.cpp:93]   --->   Operation 61 'read' 'col_sum_40_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%col_sum_44_read = read i24 @_ssdm_op_Read.ap_auto.i24P0A, i24 %col_sum_44" [top.cpp:93]   --->   Operation 62 'read' 'col_sum_44_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%col_sum_48_read = read i24 @_ssdm_op_Read.ap_auto.i24P0A, i24 %col_sum_48" [top.cpp:93]   --->   Operation 63 'read' 'col_sum_48_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%col_sum_52_read = read i24 @_ssdm_op_Read.ap_auto.i24P0A, i24 %col_sum_52" [top.cpp:93]   --->   Operation 64 'read' 'col_sum_52_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%col_sum_56_read = read i24 @_ssdm_op_Read.ap_auto.i24P0A, i24 %col_sum_56" [top.cpp:93]   --->   Operation 65 'read' 'col_sum_56_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%col_sum_60_read = read i24 @_ssdm_op_Read.ap_auto.i24P0A, i24 %col_sum_60" [top.cpp:93]   --->   Operation 66 'read' 'col_sum_60_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.81ns)   --->   "%tmp_4 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.13i24.i24.i6, i6 12, i24 %col_sum_12_read, i6 16, i24 %col_sum_16_read, i6 20, i24 %col_sum_20_read, i6 24, i24 %col_sum_24_read, i6 28, i24 %col_sum_28_read, i6 32, i24 %col_sum_32_read, i6 36, i24 %col_sum_36_read, i6 40, i24 %col_sum_40_read, i6 44, i24 %col_sum_44_read, i6 48, i24 %col_sum_48_read, i6 52, i24 %col_sum_52_read, i6 56, i24 %col_sum_56_read, i6 60, i24 %col_sum_60_read, i24 0, i6 %select_ln91" [top.cpp:93]   --->   Operation 67 'sparsemux' 'tmp_4' <Predicate = true> <Delay = 0.81> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln93 = sext i24 %tmp_4" [top.cpp:93]   --->   Operation 68 'sext' 'sext_ln93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_27 = load i10 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp" [top.cpp:93]   --->   Operation 69 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_27' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln93_4 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_27" [top.cpp:93]   --->   Operation 70 'sext' 'sext_ln93_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (1.10ns)   --->   "%col_sum = add i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_27, i24 %tmp_4" [top.cpp:93]   --->   Operation 71 'add' 'col_sum' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (1.10ns)   --->   "%add_ln93_4 = add i25 %sext_ln93_4, i25 %sext_ln93" [top.cpp:93]   --->   Operation 72 'add' 'add_ln93_4' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (1.12ns)   --->   "%icmp_ln93_6 = icmp_eq  i25 %add_ln93_4, i25 0" [top.cpp:93]   --->   Operation 73 'icmp' 'icmp_ln93_6' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %icmp_ln93_6, void %if.end.i.i210.12, void %if.then.i.i208.12" [top.cpp:93]   --->   Operation 74 'br' 'br_ln93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.88ns)   --->   "%switch_ln93 = switch i6 %select_ln91, void %V32.i.i27.i.i180462.12.case.606302, i6 12, void %V32.i.i27.i.i180462.12.case.126290, i6 16, void %V32.i.i27.i.i180462.12.case.166291, i6 20, void %V32.i.i27.i.i180462.12.case.206292, i6 24, void %V32.i.i27.i.i180462.12.case.246293, i6 28, void %V32.i.i27.i.i180462.12.case.286294, i6 32, void %V32.i.i27.i.i180462.12.case.326295, i6 36, void %V32.i.i27.i.i180462.12.case.366296, i6 40, void %V32.i.i27.i.i180462.12.case.406297, i6 44, void %V32.i.i27.i.i180462.12.case.446298, i6 48, void %V32.i.i27.i.i180462.12.case.486299, i6 52, void %V32.i.i27.i.i180462.12.case.526300, i6 56, void %V32.i.i27.i.i180462.12.case.566301" [top.cpp:93]   --->   Operation 75 'switch' 'switch_ln93' <Predicate = (icmp_ln93_6)> <Delay = 0.88>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_56, i24 0" [top.cpp:93]   --->   Operation 76 'write' 'write_ln93' <Predicate = (icmp_ln93_6 & select_ln91 == 56)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit6289" [top.cpp:93]   --->   Operation 77 'br' 'br_ln93' <Predicate = (icmp_ln93_6 & select_ln91 == 56)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_52, i24 0" [top.cpp:93]   --->   Operation 78 'write' 'write_ln93' <Predicate = (icmp_ln93_6 & select_ln91 == 52)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit6289" [top.cpp:93]   --->   Operation 79 'br' 'br_ln93' <Predicate = (icmp_ln93_6 & select_ln91 == 52)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_48, i24 0" [top.cpp:93]   --->   Operation 80 'write' 'write_ln93' <Predicate = (icmp_ln93_6 & select_ln91 == 48)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit6289" [top.cpp:93]   --->   Operation 81 'br' 'br_ln93' <Predicate = (icmp_ln93_6 & select_ln91 == 48)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_44, i24 0" [top.cpp:93]   --->   Operation 82 'write' 'write_ln93' <Predicate = (icmp_ln93_6 & select_ln91 == 44)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit6289" [top.cpp:93]   --->   Operation 83 'br' 'br_ln93' <Predicate = (icmp_ln93_6 & select_ln91 == 44)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_40, i24 0" [top.cpp:93]   --->   Operation 84 'write' 'write_ln93' <Predicate = (icmp_ln93_6 & select_ln91 == 40)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit6289" [top.cpp:93]   --->   Operation 85 'br' 'br_ln93' <Predicate = (icmp_ln93_6 & select_ln91 == 40)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_36, i24 0" [top.cpp:93]   --->   Operation 86 'write' 'write_ln93' <Predicate = (icmp_ln93_6 & select_ln91 == 36)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit6289" [top.cpp:93]   --->   Operation 87 'br' 'br_ln93' <Predicate = (icmp_ln93_6 & select_ln91 == 36)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_32, i24 0" [top.cpp:93]   --->   Operation 88 'write' 'write_ln93' <Predicate = (icmp_ln93_6 & select_ln91 == 32)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit6289" [top.cpp:93]   --->   Operation 89 'br' 'br_ln93' <Predicate = (icmp_ln93_6 & select_ln91 == 32)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_28, i24 0" [top.cpp:93]   --->   Operation 90 'write' 'write_ln93' <Predicate = (icmp_ln93_6 & select_ln91 == 28)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit6289" [top.cpp:93]   --->   Operation 91 'br' 'br_ln93' <Predicate = (icmp_ln93_6 & select_ln91 == 28)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_24, i24 0" [top.cpp:93]   --->   Operation 92 'write' 'write_ln93' <Predicate = (icmp_ln93_6 & select_ln91 == 24)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit6289" [top.cpp:93]   --->   Operation 93 'br' 'br_ln93' <Predicate = (icmp_ln93_6 & select_ln91 == 24)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_20, i24 0" [top.cpp:93]   --->   Operation 94 'write' 'write_ln93' <Predicate = (icmp_ln93_6 & select_ln91 == 20)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit6289" [top.cpp:93]   --->   Operation 95 'br' 'br_ln93' <Predicate = (icmp_ln93_6 & select_ln91 == 20)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_16, i24 0" [top.cpp:93]   --->   Operation 96 'write' 'write_ln93' <Predicate = (icmp_ln93_6 & select_ln91 == 16)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit6289" [top.cpp:93]   --->   Operation 97 'br' 'br_ln93' <Predicate = (icmp_ln93_6 & select_ln91 == 16)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_12, i24 0" [top.cpp:93]   --->   Operation 98 'write' 'write_ln93' <Predicate = (icmp_ln93_6 & select_ln91 == 12)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit6289" [top.cpp:93]   --->   Operation 99 'br' 'br_ln93' <Predicate = (icmp_ln93_6 & select_ln91 == 12)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_60, i24 0" [top.cpp:93]   --->   Operation 100 'write' 'write_ln93' <Predicate = (icmp_ln93_6 & select_ln91 != 12 & select_ln91 != 16 & select_ln91 != 20 & select_ln91 != 24 & select_ln91 != 28 & select_ln91 != 32 & select_ln91 != 36 & select_ln91 != 40 & select_ln91 != 44 & select_ln91 != 48 & select_ln91 != 52 & select_ln91 != 56)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit6289" [top.cpp:93]   --->   Operation 101 'br' 'br_ln93' <Predicate = (icmp_ln93_6 & select_ln91 != 12 & select_ln91 != 16 & select_ln91 != 20 & select_ln91 != 24 & select_ln91 != 28 & select_ln91 != 32 & select_ln91 != 36 & select_ln91 != 40 & select_ln91 != 44 & select_ln91 != 48 & select_ln91 != 52 & select_ln91 != 56)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln93_4, i32 24" [top.cpp:93]   --->   Operation 102 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.88ns)   --->   "%switch_ln93 = switch i6 %select_ln91, void %V32.i.i27.i.i180462.12.case.60, i6 12, void %V32.i.i27.i.i180462.12.case.12, i6 16, void %V32.i.i27.i.i180462.12.case.16, i6 20, void %V32.i.i27.i.i180462.12.case.20, i6 24, void %V32.i.i27.i.i180462.12.case.24, i6 28, void %V32.i.i27.i.i180462.12.case.28, i6 32, void %V32.i.i27.i.i180462.12.case.32, i6 36, void %V32.i.i27.i.i180462.12.case.36, i6 40, void %V32.i.i27.i.i180462.12.case.40, i6 44, void %V32.i.i27.i.i180462.12.case.44, i6 48, void %V32.i.i27.i.i180462.12.case.48, i6 52, void %V32.i.i27.i.i180462.12.case.52, i6 56, void %V32.i.i27.i.i180462.12.case.56" [top.cpp:93]   --->   Operation 103 'switch' 'switch_ln93' <Predicate = true> <Delay = 0.88>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %col_sum, i32 23" [top.cpp:93]   --->   Operation 104 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node and_ln93)   --->   "%xor_ln93 = xor i1 %tmp_10, i1 1" [top.cpp:93]   --->   Operation 105 'xor' 'xor_ln93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln93 = and i1 %tmp_11, i1 %xor_ln93" [top.cpp:93]   --->   Operation 106 'and' 'and_ln93' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node and_ln93_4)   --->   "%xor_ln93_7 = xor i1 %tmp_11, i1 1" [top.cpp:93]   --->   Operation 107 'xor' 'xor_ln93_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln93_4 = and i1 %tmp_10, i1 %xor_ln93_7" [top.cpp:93]   --->   Operation 108 'and' 'and_ln93_4' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.33ns)   --->   "%xor_ln93_8 = xor i1 %tmp_10, i1 %tmp_11" [top.cpp:93]   --->   Operation 109 'xor' 'xor_ln93_8' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %xor_ln93_8, void %for.inc81.12, void %if.end.i.i.i232.12" [top.cpp:93]   --->   Operation 110 'br' 'br_ln93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %and_ln93, void %if.else.i.i.i241.12, void %if.then2.i.i.i240.12" [top.cpp:93]   --->   Operation 111 'br' 'br_ln93' <Predicate = (xor_ln93_8)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %and_ln93_4, void %if.end15.i.i.i248.12, void %if.then9.i.i.i247.12" [top.cpp:93]   --->   Operation 112 'br' 'br_ln93' <Predicate = (xor_ln93_8 & !and_ln93)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.88ns)   --->   "%switch_ln93 = switch i6 %select_ln91, void %V32.i.i27.i.i180462.12.case.606288, i6 12, void %V32.i.i27.i.i180462.12.case.126276, i6 16, void %V32.i.i27.i.i180462.12.case.166277, i6 20, void %V32.i.i27.i.i180462.12.case.206278, i6 24, void %V32.i.i27.i.i180462.12.case.246279, i6 28, void %V32.i.i27.i.i180462.12.case.286280, i6 32, void %V32.i.i27.i.i180462.12.case.326281, i6 36, void %V32.i.i27.i.i180462.12.case.366282, i6 40, void %V32.i.i27.i.i180462.12.case.406283, i6 44, void %V32.i.i27.i.i180462.12.case.446284, i6 48, void %V32.i.i27.i.i180462.12.case.486285, i6 52, void %V32.i.i27.i.i180462.12.case.526286, i6 56, void %V32.i.i27.i.i180462.12.case.566287" [top.cpp:93]   --->   Operation 113 'switch' 'switch_ln93' <Predicate = (xor_ln93_8 & !and_ln93 & and_ln93_4)> <Delay = 0.88>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln93 = br void %for.inc81.12" [top.cpp:93]   --->   Operation 114 'br' 'br_ln93' <Predicate = (xor_ln93_8 & !and_ln93)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.88ns)   --->   "%switch_ln93 = switch i6 %select_ln91, void %V32.i.i27.i.i180462.12.case.606274, i6 12, void %V32.i.i27.i.i180462.12.case.126262, i6 16, void %V32.i.i27.i.i180462.12.case.166263, i6 20, void %V32.i.i27.i.i180462.12.case.206264, i6 24, void %V32.i.i27.i.i180462.12.case.246265, i6 28, void %V32.i.i27.i.i180462.12.case.286266, i6 32, void %V32.i.i27.i.i180462.12.case.326267, i6 36, void %V32.i.i27.i.i180462.12.case.366268, i6 40, void %V32.i.i27.i.i180462.12.case.406269, i6 44, void %V32.i.i27.i.i180462.12.case.446270, i6 48, void %V32.i.i27.i.i180462.12.case.486271, i6 52, void %V32.i.i27.i.i180462.12.case.526272, i6 56, void %V32.i.i27.i.i180462.12.case.566273" [top.cpp:93]   --->   Operation 115 'switch' 'switch_ln93' <Predicate = (xor_ln93_8 & and_ln93)> <Delay = 0.88>

State 3 <SV = 2> <Delay = 0.48>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln93 = br void %if.end.i.i210.12" [top.cpp:93]   --->   Operation 116 'br' 'br_ln93' <Predicate = (icmp_ln93_6)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_56, i24 %col_sum" [top.cpp:93]   --->   Operation 117 'write' 'write_ln93' <Predicate = (select_ln91 == 56)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_52, i24 %col_sum" [top.cpp:93]   --->   Operation 118 'write' 'write_ln93' <Predicate = (select_ln91 == 52)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_48, i24 %col_sum" [top.cpp:93]   --->   Operation 119 'write' 'write_ln93' <Predicate = (select_ln91 == 48)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_44, i24 %col_sum" [top.cpp:93]   --->   Operation 120 'write' 'write_ln93' <Predicate = (select_ln91 == 44)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_40, i24 %col_sum" [top.cpp:93]   --->   Operation 121 'write' 'write_ln93' <Predicate = (select_ln91 == 40)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_36, i24 %col_sum" [top.cpp:93]   --->   Operation 122 'write' 'write_ln93' <Predicate = (select_ln91 == 36)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_32, i24 %col_sum" [top.cpp:93]   --->   Operation 123 'write' 'write_ln93' <Predicate = (select_ln91 == 32)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_28, i24 %col_sum" [top.cpp:93]   --->   Operation 124 'write' 'write_ln93' <Predicate = (select_ln91 == 28)> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_24, i24 %col_sum" [top.cpp:93]   --->   Operation 125 'write' 'write_ln93' <Predicate = (select_ln91 == 24)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_20, i24 %col_sum" [top.cpp:93]   --->   Operation 126 'write' 'write_ln93' <Predicate = (select_ln91 == 20)> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_16, i24 %col_sum" [top.cpp:93]   --->   Operation 127 'write' 'write_ln93' <Predicate = (select_ln91 == 16)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_12, i24 %col_sum" [top.cpp:93]   --->   Operation 128 'write' 'write_ln93' <Predicate = (select_ln91 == 12)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_60, i24 %col_sum" [top.cpp:93]   --->   Operation 129 'write' 'write_ln93' <Predicate = (select_ln91 != 12 & select_ln91 != 16 & select_ln91 != 20 & select_ln91 != 24 & select_ln91 != 28 & select_ln91 != 32 & select_ln91 != 36 & select_ln91 != 40 & select_ln91 != 44 & select_ln91 != 48 & select_ln91 != 52 & select_ln91 != 56)> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit6275" [top.cpp:93]   --->   Operation 130 'br' 'br_ln93' <Predicate = (select_ln91 == 56 & xor_ln93_8 & !and_ln93 & and_ln93_4)> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit6275" [top.cpp:93]   --->   Operation 131 'br' 'br_ln93' <Predicate = (select_ln91 == 52 & xor_ln93_8 & !and_ln93 & and_ln93_4)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit6275" [top.cpp:93]   --->   Operation 132 'br' 'br_ln93' <Predicate = (select_ln91 == 48 & xor_ln93_8 & !and_ln93 & and_ln93_4)> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit6275" [top.cpp:93]   --->   Operation 133 'br' 'br_ln93' <Predicate = (select_ln91 == 44 & xor_ln93_8 & !and_ln93 & and_ln93_4)> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit6275" [top.cpp:93]   --->   Operation 134 'br' 'br_ln93' <Predicate = (select_ln91 == 40 & xor_ln93_8 & !and_ln93 & and_ln93_4)> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit6275" [top.cpp:93]   --->   Operation 135 'br' 'br_ln93' <Predicate = (select_ln91 == 36 & xor_ln93_8 & !and_ln93 & and_ln93_4)> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit6275" [top.cpp:93]   --->   Operation 136 'br' 'br_ln93' <Predicate = (select_ln91 == 32 & xor_ln93_8 & !and_ln93 & and_ln93_4)> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit6275" [top.cpp:93]   --->   Operation 137 'br' 'br_ln93' <Predicate = (select_ln91 == 28 & xor_ln93_8 & !and_ln93 & and_ln93_4)> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit6275" [top.cpp:93]   --->   Operation 138 'br' 'br_ln93' <Predicate = (select_ln91 == 24 & xor_ln93_8 & !and_ln93 & and_ln93_4)> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit6275" [top.cpp:93]   --->   Operation 139 'br' 'br_ln93' <Predicate = (select_ln91 == 20 & xor_ln93_8 & !and_ln93 & and_ln93_4)> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit6275" [top.cpp:93]   --->   Operation 140 'br' 'br_ln93' <Predicate = (select_ln91 == 16 & xor_ln93_8 & !and_ln93 & and_ln93_4)> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit6275" [top.cpp:93]   --->   Operation 141 'br' 'br_ln93' <Predicate = (select_ln91 == 12 & xor_ln93_8 & !and_ln93 & and_ln93_4)> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit6275" [top.cpp:93]   --->   Operation 142 'br' 'br_ln93' <Predicate = (select_ln91 != 12 & select_ln91 != 16 & select_ln91 != 20 & select_ln91 != 24 & select_ln91 != 28 & select_ln91 != 32 & select_ln91 != 36 & select_ln91 != 40 & select_ln91 != 44 & select_ln91 != 48 & select_ln91 != 52 & select_ln91 != 56 & xor_ln93_8 & !and_ln93 & and_ln93_4)> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit6261" [top.cpp:93]   --->   Operation 143 'br' 'br_ln93' <Predicate = (select_ln91 == 56 & xor_ln93_8 & and_ln93)> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit6261" [top.cpp:93]   --->   Operation 144 'br' 'br_ln93' <Predicate = (select_ln91 == 52 & xor_ln93_8 & and_ln93)> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit6261" [top.cpp:93]   --->   Operation 145 'br' 'br_ln93' <Predicate = (select_ln91 == 48 & xor_ln93_8 & and_ln93)> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit6261" [top.cpp:93]   --->   Operation 146 'br' 'br_ln93' <Predicate = (select_ln91 == 44 & xor_ln93_8 & and_ln93)> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit6261" [top.cpp:93]   --->   Operation 147 'br' 'br_ln93' <Predicate = (select_ln91 == 40 & xor_ln93_8 & and_ln93)> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit6261" [top.cpp:93]   --->   Operation 148 'br' 'br_ln93' <Predicate = (select_ln91 == 36 & xor_ln93_8 & and_ln93)> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit6261" [top.cpp:93]   --->   Operation 149 'br' 'br_ln93' <Predicate = (select_ln91 == 32 & xor_ln93_8 & and_ln93)> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit6261" [top.cpp:93]   --->   Operation 150 'br' 'br_ln93' <Predicate = (select_ln91 == 28 & xor_ln93_8 & and_ln93)> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit6261" [top.cpp:93]   --->   Operation 151 'br' 'br_ln93' <Predicate = (select_ln91 == 24 & xor_ln93_8 & and_ln93)> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit6261" [top.cpp:93]   --->   Operation 152 'br' 'br_ln93' <Predicate = (select_ln91 == 20 & xor_ln93_8 & and_ln93)> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit6261" [top.cpp:93]   --->   Operation 153 'br' 'br_ln93' <Predicate = (select_ln91 == 16 & xor_ln93_8 & and_ln93)> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit6261" [top.cpp:93]   --->   Operation 154 'br' 'br_ln93' <Predicate = (select_ln91 == 12 & xor_ln93_8 & and_ln93)> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit6261" [top.cpp:93]   --->   Operation 155 'br' 'br_ln93' <Predicate = (select_ln91 != 12 & select_ln91 != 16 & select_ln91 != 20 & select_ln91 != 24 & select_ln91 != 28 & select_ln91 != 32 & select_ln91 != 36 & select_ln91 != 40 & select_ln91 != 44 & select_ln91 != 48 & select_ln91 != 52 & select_ln91 != 56 & xor_ln93_8 & and_ln93)> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 184 'ret' 'ret_ln0' <Predicate = (icmp_ln90)> <Delay = 0.48>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_56, i24 8388608" [top.cpp:93]   --->   Operation 156 'write' 'write_ln93' <Predicate = (select_ln91 == 56 & xor_ln93_8 & !and_ln93 & and_ln93_4)> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_52, i24 8388608" [top.cpp:93]   --->   Operation 157 'write' 'write_ln93' <Predicate = (select_ln91 == 52 & xor_ln93_8 & !and_ln93 & and_ln93_4)> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_48, i24 8388608" [top.cpp:93]   --->   Operation 158 'write' 'write_ln93' <Predicate = (select_ln91 == 48 & xor_ln93_8 & !and_ln93 & and_ln93_4)> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_44, i24 8388608" [top.cpp:93]   --->   Operation 159 'write' 'write_ln93' <Predicate = (select_ln91 == 44 & xor_ln93_8 & !and_ln93 & and_ln93_4)> <Delay = 0.00>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_40, i24 8388608" [top.cpp:93]   --->   Operation 160 'write' 'write_ln93' <Predicate = (select_ln91 == 40 & xor_ln93_8 & !and_ln93 & and_ln93_4)> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_36, i24 8388608" [top.cpp:93]   --->   Operation 161 'write' 'write_ln93' <Predicate = (select_ln91 == 36 & xor_ln93_8 & !and_ln93 & and_ln93_4)> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_32, i24 8388608" [top.cpp:93]   --->   Operation 162 'write' 'write_ln93' <Predicate = (select_ln91 == 32 & xor_ln93_8 & !and_ln93 & and_ln93_4)> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_28, i24 8388608" [top.cpp:93]   --->   Operation 163 'write' 'write_ln93' <Predicate = (select_ln91 == 28 & xor_ln93_8 & !and_ln93 & and_ln93_4)> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_24, i24 8388608" [top.cpp:93]   --->   Operation 164 'write' 'write_ln93' <Predicate = (select_ln91 == 24 & xor_ln93_8 & !and_ln93 & and_ln93_4)> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_20, i24 8388608" [top.cpp:93]   --->   Operation 165 'write' 'write_ln93' <Predicate = (select_ln91 == 20 & xor_ln93_8 & !and_ln93 & and_ln93_4)> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_16, i24 8388608" [top.cpp:93]   --->   Operation 166 'write' 'write_ln93' <Predicate = (select_ln91 == 16 & xor_ln93_8 & !and_ln93 & and_ln93_4)> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_12, i24 8388608" [top.cpp:93]   --->   Operation 167 'write' 'write_ln93' <Predicate = (select_ln91 == 12 & xor_ln93_8 & !and_ln93 & and_ln93_4)> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_60, i24 8388608" [top.cpp:93]   --->   Operation 168 'write' 'write_ln93' <Predicate = (select_ln91 != 12 & select_ln91 != 16 & select_ln91 != 20 & select_ln91 != 24 & select_ln91 != 28 & select_ln91 != 32 & select_ln91 != 36 & select_ln91 != 40 & select_ln91 != 44 & select_ln91 != 48 & select_ln91 != 52 & select_ln91 != 56 & xor_ln93_8 & !and_ln93 & and_ln93_4)> <Delay = 0.00>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln93 = br void %if.end15.i.i.i248.12" [top.cpp:93]   --->   Operation 169 'br' 'br_ln93' <Predicate = (xor_ln93_8 & !and_ln93 & and_ln93_4)> <Delay = 0.00>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_56, i24 8388607" [top.cpp:93]   --->   Operation 170 'write' 'write_ln93' <Predicate = (select_ln91 == 56 & xor_ln93_8 & and_ln93)> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_52, i24 8388607" [top.cpp:93]   --->   Operation 171 'write' 'write_ln93' <Predicate = (select_ln91 == 52 & xor_ln93_8 & and_ln93)> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_48, i24 8388607" [top.cpp:93]   --->   Operation 172 'write' 'write_ln93' <Predicate = (select_ln91 == 48 & xor_ln93_8 & and_ln93)> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_44, i24 8388607" [top.cpp:93]   --->   Operation 173 'write' 'write_ln93' <Predicate = (select_ln91 == 44 & xor_ln93_8 & and_ln93)> <Delay = 0.00>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_40, i24 8388607" [top.cpp:93]   --->   Operation 174 'write' 'write_ln93' <Predicate = (select_ln91 == 40 & xor_ln93_8 & and_ln93)> <Delay = 0.00>
ST_4 : Operation 175 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_36, i24 8388607" [top.cpp:93]   --->   Operation 175 'write' 'write_ln93' <Predicate = (select_ln91 == 36 & xor_ln93_8 & and_ln93)> <Delay = 0.00>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_32, i24 8388607" [top.cpp:93]   --->   Operation 176 'write' 'write_ln93' <Predicate = (select_ln91 == 32 & xor_ln93_8 & and_ln93)> <Delay = 0.00>
ST_4 : Operation 177 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_28, i24 8388607" [top.cpp:93]   --->   Operation 177 'write' 'write_ln93' <Predicate = (select_ln91 == 28 & xor_ln93_8 & and_ln93)> <Delay = 0.00>
ST_4 : Operation 178 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_24, i24 8388607" [top.cpp:93]   --->   Operation 178 'write' 'write_ln93' <Predicate = (select_ln91 == 24 & xor_ln93_8 & and_ln93)> <Delay = 0.00>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_20, i24 8388607" [top.cpp:93]   --->   Operation 179 'write' 'write_ln93' <Predicate = (select_ln91 == 20 & xor_ln93_8 & and_ln93)> <Delay = 0.00>
ST_4 : Operation 180 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_16, i24 8388607" [top.cpp:93]   --->   Operation 180 'write' 'write_ln93' <Predicate = (select_ln91 == 16 & xor_ln93_8 & and_ln93)> <Delay = 0.00>
ST_4 : Operation 181 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_12, i24 8388607" [top.cpp:93]   --->   Operation 181 'write' 'write_ln93' <Predicate = (select_ln91 == 12 & xor_ln93_8 & and_ln93)> <Delay = 0.00>
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_60, i24 8388607" [top.cpp:93]   --->   Operation 182 'write' 'write_ln93' <Predicate = (select_ln91 != 12 & select_ln91 != 16 & select_ln91 != 20 & select_ln91 != 24 & select_ln91 != 28 & select_ln91 != 32 & select_ln91 != 36 & select_ln91 != 40 & select_ln91 != 44 & select_ln91 != 48 & select_ln91 != 52 & select_ln91 != 56 & xor_ln93_8 & and_ln93)> <Delay = 0.00>
ST_4 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln93 = br void %for.inc81.12" [top.cpp:93]   --->   Operation 183 'br' 'br_ln93' <Predicate = (xor_ln93_8 & and_ln93)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ col_sum_12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ col_sum_16]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ col_sum_20]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ col_sum_24]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ col_sum_28]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ col_sum_32]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ col_sum_36]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ col_sum_40]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ col_sum_44]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ col_sum_48]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ col_sum_52]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ col_sum_56]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ col_sum_60]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                                                                                                       (alloca           ) [ 01000]
i                                                                                                       (alloca           ) [ 01000]
indvar_flatten195                                                                                       (alloca           ) [ 01000]
specmemcore_ln0                                                                                         (specmemcore      ) [ 00000]
store_ln0                                                                                               (store            ) [ 00000]
store_ln90                                                                                              (store            ) [ 00000]
store_ln91                                                                                              (store            ) [ 00000]
br_ln0                                                                                                  (br               ) [ 00000]
indvar_flatten195_load                                                                                  (load             ) [ 00000]
icmp_ln90                                                                                               (icmp             ) [ 01110]
add_ln90                                                                                                (add              ) [ 00000]
br_ln90                                                                                                 (br               ) [ 00000]
j_load                                                                                                  (load             ) [ 00000]
i_load                                                                                                  (load             ) [ 00000]
trunc_ln90                                                                                              (trunc            ) [ 00000]
add_ln90_4                                                                                              (add              ) [ 00000]
tmp                                                                                                     (bitselect        ) [ 00000]
select_ln91                                                                                             (select           ) [ 01111]
zext_ln90                                                                                               (zext             ) [ 00000]
select_ln90                                                                                             (select           ) [ 00000]
trunc_ln93                                                                                              (trunc            ) [ 00000]
lshr_ln91_s                                                                                             (partselect       ) [ 00000]
tmp_s                                                                                                   (bitconcatenate   ) [ 00000]
zext_ln93                                                                                               (zext             ) [ 00000]
top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp    (getelementptr    ) [ 01100]
br_ln93                                                                                                 (br               ) [ 00000]
br_ln93                                                                                                 (br               ) [ 00000]
br_ln93                                                                                                 (br               ) [ 00000]
br_ln93                                                                                                 (br               ) [ 00000]
br_ln93                                                                                                 (br               ) [ 00000]
br_ln93                                                                                                 (br               ) [ 00000]
br_ln93                                                                                                 (br               ) [ 00000]
br_ln93                                                                                                 (br               ) [ 00000]
br_ln93                                                                                                 (br               ) [ 00000]
br_ln93                                                                                                 (br               ) [ 00000]
br_ln93                                                                                                 (br               ) [ 00000]
br_ln93                                                                                                 (br               ) [ 00000]
br_ln93                                                                                                 (br               ) [ 00000]
add_ln91                                                                                                (add              ) [ 00000]
store_ln90                                                                                              (store            ) [ 00000]
store_ln90                                                                                              (store            ) [ 00000]
store_ln91                                                                                              (store            ) [ 00000]
br_ln91                                                                                                 (br               ) [ 00000]
specloopname_ln0                                                                                        (specloopname     ) [ 00000]
speclooptripcount_ln0                                                                                   (speclooptripcount) [ 00000]
specpipeline_ln92                                                                                       (specpipeline     ) [ 00000]
col_sum_12_read                                                                                         (read             ) [ 00000]
col_sum_16_read                                                                                         (read             ) [ 00000]
col_sum_20_read                                                                                         (read             ) [ 00000]
col_sum_24_read                                                                                         (read             ) [ 00000]
col_sum_28_read                                                                                         (read             ) [ 00000]
col_sum_32_read                                                                                         (read             ) [ 00000]
col_sum_36_read                                                                                         (read             ) [ 00000]
col_sum_40_read                                                                                         (read             ) [ 00000]
col_sum_44_read                                                                                         (read             ) [ 00000]
col_sum_48_read                                                                                         (read             ) [ 00000]
col_sum_52_read                                                                                         (read             ) [ 00000]
col_sum_56_read                                                                                         (read             ) [ 00000]
col_sum_60_read                                                                                         (read             ) [ 00000]
tmp_4                                                                                                   (sparsemux        ) [ 00000]
sext_ln93                                                                                               (sext             ) [ 00000]
top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_27 (load             ) [ 00000]
sext_ln93_4                                                                                             (sext             ) [ 00000]
col_sum                                                                                                 (add              ) [ 01010]
add_ln93_4                                                                                              (add              ) [ 00000]
icmp_ln93_6                                                                                             (icmp             ) [ 01110]
br_ln93                                                                                                 (br               ) [ 00000]
switch_ln93                                                                                             (switch           ) [ 00000]
write_ln93                                                                                              (write            ) [ 00000]
br_ln93                                                                                                 (br               ) [ 00000]
write_ln93                                                                                              (write            ) [ 00000]
br_ln93                                                                                                 (br               ) [ 00000]
write_ln93                                                                                              (write            ) [ 00000]
br_ln93                                                                                                 (br               ) [ 00000]
write_ln93                                                                                              (write            ) [ 00000]
br_ln93                                                                                                 (br               ) [ 00000]
write_ln93                                                                                              (write            ) [ 00000]
br_ln93                                                                                                 (br               ) [ 00000]
write_ln93                                                                                              (write            ) [ 00000]
br_ln93                                                                                                 (br               ) [ 00000]
write_ln93                                                                                              (write            ) [ 00000]
br_ln93                                                                                                 (br               ) [ 00000]
write_ln93                                                                                              (write            ) [ 00000]
br_ln93                                                                                                 (br               ) [ 00000]
write_ln93                                                                                              (write            ) [ 00000]
br_ln93                                                                                                 (br               ) [ 00000]
write_ln93                                                                                              (write            ) [ 00000]
br_ln93                                                                                                 (br               ) [ 00000]
write_ln93                                                                                              (write            ) [ 00000]
br_ln93                                                                                                 (br               ) [ 00000]
write_ln93                                                                                              (write            ) [ 00000]
br_ln93                                                                                                 (br               ) [ 00000]
write_ln93                                                                                              (write            ) [ 00000]
br_ln93                                                                                                 (br               ) [ 00000]
tmp_10                                                                                                  (bitselect        ) [ 00000]
switch_ln93                                                                                             (switch           ) [ 00000]
tmp_11                                                                                                  (bitselect        ) [ 00000]
xor_ln93                                                                                                (xor              ) [ 00000]
and_ln93                                                                                                (and              ) [ 01111]
xor_ln93_7                                                                                              (xor              ) [ 00000]
and_ln93_4                                                                                              (and              ) [ 01111]
xor_ln93_8                                                                                              (xor              ) [ 01111]
br_ln93                                                                                                 (br               ) [ 00000]
br_ln93                                                                                                 (br               ) [ 00000]
br_ln93                                                                                                 (br               ) [ 00000]
switch_ln93                                                                                             (switch           ) [ 00000]
br_ln93                                                                                                 (br               ) [ 00000]
switch_ln93                                                                                             (switch           ) [ 00000]
br_ln93                                                                                                 (br               ) [ 00000]
write_ln93                                                                                              (write            ) [ 00000]
write_ln93                                                                                              (write            ) [ 00000]
write_ln93                                                                                              (write            ) [ 00000]
write_ln93                                                                                              (write            ) [ 00000]
write_ln93                                                                                              (write            ) [ 00000]
write_ln93                                                                                              (write            ) [ 00000]
write_ln93                                                                                              (write            ) [ 00000]
write_ln93                                                                                              (write            ) [ 00000]
write_ln93                                                                                              (write            ) [ 00000]
write_ln93                                                                                              (write            ) [ 00000]
write_ln93                                                                                              (write            ) [ 00000]
write_ln93                                                                                              (write            ) [ 00000]
write_ln93                                                                                              (write            ) [ 00000]
br_ln93                                                                                                 (br               ) [ 00000]
br_ln93                                                                                                 (br               ) [ 00000]
br_ln93                                                                                                 (br               ) [ 00000]
br_ln93                                                                                                 (br               ) [ 00000]
br_ln93                                                                                                 (br               ) [ 00000]
br_ln93                                                                                                 (br               ) [ 00000]
br_ln93                                                                                                 (br               ) [ 00000]
br_ln93                                                                                                 (br               ) [ 00000]
br_ln93                                                                                                 (br               ) [ 00000]
br_ln93                                                                                                 (br               ) [ 00000]
br_ln93                                                                                                 (br               ) [ 00000]
br_ln93                                                                                                 (br               ) [ 00000]
br_ln93                                                                                                 (br               ) [ 00000]
br_ln93                                                                                                 (br               ) [ 00000]
br_ln93                                                                                                 (br               ) [ 00000]
br_ln93                                                                                                 (br               ) [ 00000]
br_ln93                                                                                                 (br               ) [ 00000]
br_ln93                                                                                                 (br               ) [ 00000]
br_ln93                                                                                                 (br               ) [ 00000]
br_ln93                                                                                                 (br               ) [ 00000]
br_ln93                                                                                                 (br               ) [ 00000]
br_ln93                                                                                                 (br               ) [ 00000]
br_ln93                                                                                                 (br               ) [ 00000]
br_ln93                                                                                                 (br               ) [ 00000]
br_ln93                                                                                                 (br               ) [ 00000]
br_ln93                                                                                                 (br               ) [ 00000]
write_ln93                                                                                              (write            ) [ 00000]
write_ln93                                                                                              (write            ) [ 00000]
write_ln93                                                                                              (write            ) [ 00000]
write_ln93                                                                                              (write            ) [ 00000]
write_ln93                                                                                              (write            ) [ 00000]
write_ln93                                                                                              (write            ) [ 00000]
write_ln93                                                                                              (write            ) [ 00000]
write_ln93                                                                                              (write            ) [ 00000]
write_ln93                                                                                              (write            ) [ 00000]
write_ln93                                                                                              (write            ) [ 00000]
write_ln93                                                                                              (write            ) [ 00000]
write_ln93                                                                                              (write            ) [ 00000]
write_ln93                                                                                              (write            ) [ 00000]
br_ln93                                                                                                 (br               ) [ 00000]
write_ln93                                                                                              (write            ) [ 00000]
write_ln93                                                                                              (write            ) [ 00000]
write_ln93                                                                                              (write            ) [ 00000]
write_ln93                                                                                              (write            ) [ 00000]
write_ln93                                                                                              (write            ) [ 00000]
write_ln93                                                                                              (write            ) [ 00000]
write_ln93                                                                                              (write            ) [ 00000]
write_ln93                                                                                              (write            ) [ 00000]
write_ln93                                                                                              (write            ) [ 00000]
write_ln93                                                                                              (write            ) [ 00000]
write_ln93                                                                                              (write            ) [ 00000]
write_ln93                                                                                              (write            ) [ 00000]
write_ln93                                                                                              (write            ) [ 00000]
br_ln93                                                                                                 (br               ) [ 00000]
ret_ln0                                                                                                 (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="col_sum_12">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_sum_12"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="col_sum_16">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_sum_16"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="col_sum_20">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_sum_20"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="col_sum_24">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_sum_24"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="col_sum_28">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_sum_28"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="col_sum_32">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_sum_32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="col_sum_36">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_sum_36"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="col_sum_40">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_sum_40"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="col_sum_44">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_sum_44"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="col_sum_48">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_sum_48"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="col_sum_52">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_sum_52"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="col_sum_56">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_sum_56"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="col_sum_60">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_sum_60"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_90_8_VITIS_LOOP_91_9_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.13i24.i24.i6"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i25.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1004" name="j_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="i_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="indvar_flatten195_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten195/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="col_sum_12_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="24" slack="0"/>
<pin id="146" dir="0" index="1" bw="24" slack="0"/>
<pin id="147" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="col_sum_12_read/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="col_sum_16_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="24" slack="0"/>
<pin id="152" dir="0" index="1" bw="24" slack="0"/>
<pin id="153" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="col_sum_16_read/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="col_sum_20_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="24" slack="0"/>
<pin id="158" dir="0" index="1" bw="24" slack="0"/>
<pin id="159" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="col_sum_20_read/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="col_sum_24_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="24" slack="0"/>
<pin id="164" dir="0" index="1" bw="24" slack="0"/>
<pin id="165" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="col_sum_24_read/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="col_sum_28_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="24" slack="0"/>
<pin id="170" dir="0" index="1" bw="24" slack="0"/>
<pin id="171" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="col_sum_28_read/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="col_sum_32_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="24" slack="0"/>
<pin id="176" dir="0" index="1" bw="24" slack="0"/>
<pin id="177" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="col_sum_32_read/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="col_sum_36_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="24" slack="0"/>
<pin id="182" dir="0" index="1" bw="24" slack="0"/>
<pin id="183" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="col_sum_36_read/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="col_sum_40_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="24" slack="0"/>
<pin id="188" dir="0" index="1" bw="24" slack="0"/>
<pin id="189" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="col_sum_40_read/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="col_sum_44_read_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="24" slack="0"/>
<pin id="194" dir="0" index="1" bw="24" slack="0"/>
<pin id="195" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="col_sum_44_read/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="col_sum_48_read_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="24" slack="0"/>
<pin id="200" dir="0" index="1" bw="24" slack="0"/>
<pin id="201" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="col_sum_48_read/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="col_sum_52_read_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="24" slack="0"/>
<pin id="206" dir="0" index="1" bw="24" slack="0"/>
<pin id="207" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="col_sum_52_read/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="col_sum_56_read_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="24" slack="0"/>
<pin id="212" dir="0" index="1" bw="24" slack="0"/>
<pin id="213" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="col_sum_56_read/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="col_sum_60_read_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="24" slack="0"/>
<pin id="218" dir="0" index="1" bw="24" slack="0"/>
<pin id="219" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="col_sum_60_read/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_write_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="0" slack="0"/>
<pin id="224" dir="0" index="1" bw="24" slack="0"/>
<pin id="225" dir="0" index="2" bw="24" slack="0"/>
<pin id="226" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln93/2 write_ln93/3 write_ln93/4 write_ln93/4 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_write_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="0" slack="0"/>
<pin id="232" dir="0" index="1" bw="24" slack="0"/>
<pin id="233" dir="0" index="2" bw="24" slack="0"/>
<pin id="234" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln93/2 write_ln93/3 write_ln93/4 write_ln93/4 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_write_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="0" slack="0"/>
<pin id="240" dir="0" index="1" bw="24" slack="0"/>
<pin id="241" dir="0" index="2" bw="24" slack="0"/>
<pin id="242" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln93/2 write_ln93/3 write_ln93/4 write_ln93/4 "/>
</bind>
</comp>

<comp id="246" class="1004" name="grp_write_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="0" slack="0"/>
<pin id="248" dir="0" index="1" bw="24" slack="0"/>
<pin id="249" dir="0" index="2" bw="24" slack="0"/>
<pin id="250" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln93/2 write_ln93/3 write_ln93/4 write_ln93/4 "/>
</bind>
</comp>

<comp id="254" class="1004" name="grp_write_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="0" slack="0"/>
<pin id="256" dir="0" index="1" bw="24" slack="0"/>
<pin id="257" dir="0" index="2" bw="24" slack="0"/>
<pin id="258" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln93/2 write_ln93/3 write_ln93/4 write_ln93/4 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_write_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="0" slack="0"/>
<pin id="264" dir="0" index="1" bw="24" slack="0"/>
<pin id="265" dir="0" index="2" bw="24" slack="0"/>
<pin id="266" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln93/2 write_ln93/3 write_ln93/4 write_ln93/4 "/>
</bind>
</comp>

<comp id="270" class="1004" name="grp_write_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="0" slack="0"/>
<pin id="272" dir="0" index="1" bw="24" slack="0"/>
<pin id="273" dir="0" index="2" bw="24" slack="0"/>
<pin id="274" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln93/2 write_ln93/3 write_ln93/4 write_ln93/4 "/>
</bind>
</comp>

<comp id="278" class="1004" name="grp_write_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="0" slack="0"/>
<pin id="280" dir="0" index="1" bw="24" slack="0"/>
<pin id="281" dir="0" index="2" bw="24" slack="0"/>
<pin id="282" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln93/2 write_ln93/3 write_ln93/4 write_ln93/4 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_write_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="0" slack="0"/>
<pin id="288" dir="0" index="1" bw="24" slack="0"/>
<pin id="289" dir="0" index="2" bw="24" slack="0"/>
<pin id="290" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln93/2 write_ln93/3 write_ln93/4 write_ln93/4 "/>
</bind>
</comp>

<comp id="294" class="1004" name="grp_write_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="0" slack="0"/>
<pin id="296" dir="0" index="1" bw="24" slack="0"/>
<pin id="297" dir="0" index="2" bw="24" slack="0"/>
<pin id="298" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln93/2 write_ln93/3 write_ln93/4 write_ln93/4 "/>
</bind>
</comp>

<comp id="302" class="1004" name="grp_write_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="0" slack="0"/>
<pin id="304" dir="0" index="1" bw="24" slack="0"/>
<pin id="305" dir="0" index="2" bw="24" slack="0"/>
<pin id="306" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln93/2 write_ln93/3 write_ln93/4 write_ln93/4 "/>
</bind>
</comp>

<comp id="310" class="1004" name="grp_write_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="0" slack="0"/>
<pin id="312" dir="0" index="1" bw="24" slack="0"/>
<pin id="313" dir="0" index="2" bw="24" slack="0"/>
<pin id="314" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln93/2 write_ln93/3 write_ln93/4 write_ln93/4 "/>
</bind>
</comp>

<comp id="318" class="1004" name="grp_write_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="0" slack="0"/>
<pin id="320" dir="0" index="1" bw="24" slack="0"/>
<pin id="321" dir="0" index="2" bw="24" slack="0"/>
<pin id="322" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln93/2 write_ln93/3 write_ln93/4 write_ln93/4 "/>
</bind>
</comp>

<comp id="352" class="1004" name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_gep_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="24" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="0" index="2" bw="10" slack="0"/>
<pin id="356" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="grp_access_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="10" slack="0"/>
<pin id="361" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="362" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="363" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_27/1 "/>
</bind>
</comp>

<comp id="365" class="1004" name="grp_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="6" slack="1"/>
<pin id="367" dir="0" index="1" bw="5" slack="0"/>
<pin id="368" dir="0" index="2" bw="6" slack="0"/>
<pin id="369" dir="0" index="3" bw="6" slack="0"/>
<pin id="370" dir="0" index="4" bw="6" slack="0"/>
<pin id="371" dir="0" index="5" bw="6" slack="0"/>
<pin id="372" dir="0" index="6" bw="6" slack="0"/>
<pin id="373" dir="0" index="7" bw="6" slack="0"/>
<pin id="374" dir="0" index="8" bw="6" slack="0"/>
<pin id="375" dir="0" index="9" bw="6" slack="0"/>
<pin id="376" dir="0" index="10" bw="5" slack="0"/>
<pin id="377" dir="0" index="11" bw="5" slack="0"/>
<pin id="378" dir="0" index="12" bw="4" slack="0"/>
<pin id="379" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln93/2 switch_ln93/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="store_ln0_store_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="0" index="1" bw="11" slack="0"/>
<pin id="395" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="397" class="1004" name="store_ln90_store_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="0"/>
<pin id="399" dir="0" index="1" bw="9" slack="0"/>
<pin id="400" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln90/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="store_ln91_store_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="5" slack="0"/>
<pin id="404" dir="0" index="1" bw="7" slack="0"/>
<pin id="405" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/1 "/>
</bind>
</comp>

<comp id="407" class="1004" name="indvar_flatten195_load_load_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="11" slack="0"/>
<pin id="409" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten195_load/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="icmp_ln90_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="11" slack="0"/>
<pin id="412" dir="0" index="1" bw="11" slack="0"/>
<pin id="413" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln90/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="add_ln90_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="11" slack="0"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln90/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="j_load_load_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="7" slack="0"/>
<pin id="424" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="425" class="1004" name="i_load_load_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="9" slack="0"/>
<pin id="427" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="trunc_ln90_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="7" slack="0"/>
<pin id="430" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln90/1 "/>
</bind>
</comp>

<comp id="432" class="1004" name="add_ln90_4_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="9" slack="0"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln90_4/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="tmp_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="0"/>
<pin id="440" dir="0" index="1" bw="7" slack="0"/>
<pin id="441" dir="0" index="2" bw="4" slack="0"/>
<pin id="442" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="446" class="1004" name="select_ln91_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="0" index="1" bw="5" slack="0"/>
<pin id="449" dir="0" index="2" bw="6" slack="0"/>
<pin id="450" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln91/1 "/>
</bind>
</comp>

<comp id="454" class="1004" name="zext_ln90_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="6" slack="0"/>
<pin id="456" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln90/1 "/>
</bind>
</comp>

<comp id="458" class="1004" name="select_ln90_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="0"/>
<pin id="460" dir="0" index="1" bw="9" slack="0"/>
<pin id="461" dir="0" index="2" bw="9" slack="0"/>
<pin id="462" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln90/1 "/>
</bind>
</comp>

<comp id="466" class="1004" name="trunc_ln93_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="9" slack="0"/>
<pin id="468" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln93/1 "/>
</bind>
</comp>

<comp id="470" class="1004" name="lshr_ln91_s_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="2" slack="0"/>
<pin id="472" dir="0" index="1" bw="6" slack="0"/>
<pin id="473" dir="0" index="2" bw="4" slack="0"/>
<pin id="474" dir="0" index="3" bw="4" slack="0"/>
<pin id="475" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln91_s/1 "/>
</bind>
</comp>

<comp id="480" class="1004" name="tmp_s_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="10" slack="0"/>
<pin id="482" dir="0" index="1" bw="8" slack="0"/>
<pin id="483" dir="0" index="2" bw="2" slack="0"/>
<pin id="484" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="488" class="1004" name="zext_ln93_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="10" slack="0"/>
<pin id="490" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln93/1 "/>
</bind>
</comp>

<comp id="493" class="1004" name="add_ln91_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="6" slack="0"/>
<pin id="495" dir="0" index="1" bw="6" slack="0"/>
<pin id="496" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln91/1 "/>
</bind>
</comp>

<comp id="499" class="1004" name="store_ln90_store_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="11" slack="0"/>
<pin id="501" dir="0" index="1" bw="11" slack="0"/>
<pin id="502" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln90/1 "/>
</bind>
</comp>

<comp id="504" class="1004" name="store_ln90_store_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="9" slack="0"/>
<pin id="506" dir="0" index="1" bw="9" slack="0"/>
<pin id="507" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln90/1 "/>
</bind>
</comp>

<comp id="509" class="1004" name="store_ln91_store_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="7" slack="0"/>
<pin id="511" dir="0" index="1" bw="7" slack="0"/>
<pin id="512" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/1 "/>
</bind>
</comp>

<comp id="514" class="1004" name="tmp_4_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="24" slack="0"/>
<pin id="516" dir="0" index="1" bw="6" slack="0"/>
<pin id="517" dir="0" index="2" bw="24" slack="0"/>
<pin id="518" dir="0" index="3" bw="6" slack="0"/>
<pin id="519" dir="0" index="4" bw="24" slack="0"/>
<pin id="520" dir="0" index="5" bw="6" slack="0"/>
<pin id="521" dir="0" index="6" bw="24" slack="0"/>
<pin id="522" dir="0" index="7" bw="6" slack="0"/>
<pin id="523" dir="0" index="8" bw="24" slack="0"/>
<pin id="524" dir="0" index="9" bw="6" slack="0"/>
<pin id="525" dir="0" index="10" bw="24" slack="0"/>
<pin id="526" dir="0" index="11" bw="6" slack="0"/>
<pin id="527" dir="0" index="12" bw="24" slack="0"/>
<pin id="528" dir="0" index="13" bw="6" slack="0"/>
<pin id="529" dir="0" index="14" bw="24" slack="0"/>
<pin id="530" dir="0" index="15" bw="6" slack="0"/>
<pin id="531" dir="0" index="16" bw="24" slack="0"/>
<pin id="532" dir="0" index="17" bw="6" slack="0"/>
<pin id="533" dir="0" index="18" bw="24" slack="0"/>
<pin id="534" dir="0" index="19" bw="6" slack="0"/>
<pin id="535" dir="0" index="20" bw="24" slack="0"/>
<pin id="536" dir="0" index="21" bw="6" slack="0"/>
<pin id="537" dir="0" index="22" bw="24" slack="0"/>
<pin id="538" dir="0" index="23" bw="6" slack="0"/>
<pin id="539" dir="0" index="24" bw="24" slack="0"/>
<pin id="540" dir="0" index="25" bw="6" slack="0"/>
<pin id="541" dir="0" index="26" bw="24" slack="0"/>
<pin id="542" dir="0" index="27" bw="24" slack="0"/>
<pin id="543" dir="0" index="28" bw="6" slack="1"/>
<pin id="544" dir="1" index="29" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="573" class="1004" name="sext_ln93_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="24" slack="0"/>
<pin id="575" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln93/2 "/>
</bind>
</comp>

<comp id="577" class="1004" name="sext_ln93_4_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="24" slack="0"/>
<pin id="579" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln93_4/2 "/>
</bind>
</comp>

<comp id="581" class="1004" name="col_sum_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="24" slack="0"/>
<pin id="583" dir="0" index="1" bw="24" slack="0"/>
<pin id="584" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_sum/2 "/>
</bind>
</comp>

<comp id="587" class="1004" name="add_ln93_4_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="24" slack="0"/>
<pin id="589" dir="0" index="1" bw="24" slack="0"/>
<pin id="590" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln93_4/2 "/>
</bind>
</comp>

<comp id="593" class="1004" name="icmp_ln93_6_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="25" slack="0"/>
<pin id="595" dir="0" index="1" bw="1" slack="0"/>
<pin id="596" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln93_6/2 "/>
</bind>
</comp>

<comp id="599" class="1004" name="tmp_10_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="1" slack="0"/>
<pin id="601" dir="0" index="1" bw="25" slack="0"/>
<pin id="602" dir="0" index="2" bw="6" slack="0"/>
<pin id="603" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/2 "/>
</bind>
</comp>

<comp id="607" class="1004" name="switch_ln93_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="6" slack="1"/>
<pin id="609" dir="0" index="1" bw="5" slack="0"/>
<pin id="610" dir="0" index="2" bw="6" slack="0"/>
<pin id="611" dir="0" index="3" bw="6" slack="0"/>
<pin id="612" dir="0" index="4" bw="6" slack="0"/>
<pin id="613" dir="0" index="5" bw="6" slack="0"/>
<pin id="614" dir="0" index="6" bw="6" slack="0"/>
<pin id="615" dir="0" index="7" bw="6" slack="0"/>
<pin id="616" dir="0" index="8" bw="6" slack="0"/>
<pin id="617" dir="0" index="9" bw="6" slack="0"/>
<pin id="618" dir="0" index="10" bw="5" slack="0"/>
<pin id="619" dir="0" index="11" bw="5" slack="0"/>
<pin id="620" dir="0" index="12" bw="4" slack="0"/>
<pin id="621" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln93/2 "/>
</bind>
</comp>

<comp id="634" class="1004" name="tmp_11_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="1" slack="0"/>
<pin id="636" dir="0" index="1" bw="24" slack="0"/>
<pin id="637" dir="0" index="2" bw="6" slack="0"/>
<pin id="638" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/2 "/>
</bind>
</comp>

<comp id="642" class="1004" name="xor_ln93_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="1" slack="0"/>
<pin id="644" dir="0" index="1" bw="1" slack="0"/>
<pin id="645" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln93/2 "/>
</bind>
</comp>

<comp id="648" class="1004" name="and_ln93_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="1" slack="0"/>
<pin id="650" dir="0" index="1" bw="1" slack="0"/>
<pin id="651" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln93/2 "/>
</bind>
</comp>

<comp id="654" class="1004" name="xor_ln93_7_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="1" slack="0"/>
<pin id="656" dir="0" index="1" bw="1" slack="0"/>
<pin id="657" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln93_7/2 "/>
</bind>
</comp>

<comp id="660" class="1004" name="and_ln93_4_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="0"/>
<pin id="662" dir="0" index="1" bw="1" slack="0"/>
<pin id="663" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln93_4/2 "/>
</bind>
</comp>

<comp id="666" class="1004" name="xor_ln93_8_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="0"/>
<pin id="668" dir="0" index="1" bw="1" slack="0"/>
<pin id="669" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln93_8/2 "/>
</bind>
</comp>

<comp id="672" class="1004" name="switch_ln93_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="6" slack="1"/>
<pin id="674" dir="0" index="1" bw="5" slack="0"/>
<pin id="675" dir="0" index="2" bw="6" slack="0"/>
<pin id="676" dir="0" index="3" bw="6" slack="0"/>
<pin id="677" dir="0" index="4" bw="6" slack="0"/>
<pin id="678" dir="0" index="5" bw="6" slack="0"/>
<pin id="679" dir="0" index="6" bw="6" slack="0"/>
<pin id="680" dir="0" index="7" bw="6" slack="0"/>
<pin id="681" dir="0" index="8" bw="6" slack="0"/>
<pin id="682" dir="0" index="9" bw="6" slack="0"/>
<pin id="683" dir="0" index="10" bw="5" slack="0"/>
<pin id="684" dir="0" index="11" bw="5" slack="0"/>
<pin id="685" dir="0" index="12" bw="4" slack="0"/>
<pin id="686" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln93/2 "/>
</bind>
</comp>

<comp id="699" class="1005" name="j_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="7" slack="0"/>
<pin id="701" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="706" class="1005" name="i_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="9" slack="0"/>
<pin id="708" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="713" class="1005" name="indvar_flatten195_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="11" slack="0"/>
<pin id="715" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten195 "/>
</bind>
</comp>

<comp id="720" class="1005" name="icmp_ln90_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="1" slack="2"/>
<pin id="722" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln90 "/>
</bind>
</comp>

<comp id="724" class="1005" name="select_ln91_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="6" slack="1"/>
<pin id="726" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln91 "/>
</bind>
</comp>

<comp id="732" class="1005" name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="10" slack="1"/>
<pin id="734" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp "/>
</bind>
</comp>

<comp id="737" class="1005" name="col_sum_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="24" slack="1"/>
<pin id="739" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="col_sum "/>
</bind>
</comp>

<comp id="754" class="1005" name="icmp_ln93_6_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="1" slack="1"/>
<pin id="756" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln93_6 "/>
</bind>
</comp>

<comp id="758" class="1005" name="and_ln93_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="1" slack="1"/>
<pin id="760" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln93 "/>
</bind>
</comp>

<comp id="762" class="1005" name="and_ln93_4_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="1" slack="1"/>
<pin id="764" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln93_4 "/>
</bind>
</comp>

<comp id="766" class="1005" name="xor_ln93_8_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="1" slack="1"/>
<pin id="768" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="xor_ln93_8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="135"><net_src comp="28" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="28" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="28" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="148"><net_src comp="82" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="0" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="82" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="2" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="82" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="4" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="82" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="6" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="82" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="8" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="82" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="10" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="82" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="12" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="82" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="14" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="82" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="16" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="82" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="18" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="82" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="20" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="82" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="22" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="82" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="24" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="227"><net_src comp="114" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="22" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="229"><net_src comp="116" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="235"><net_src comp="114" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="20" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="237"><net_src comp="116" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="243"><net_src comp="114" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="18" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="245"><net_src comp="116" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="251"><net_src comp="114" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="16" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="253"><net_src comp="116" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="259"><net_src comp="114" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="14" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="261"><net_src comp="116" pin="0"/><net_sink comp="254" pin=2"/></net>

<net id="267"><net_src comp="114" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="12" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="269"><net_src comp="116" pin="0"/><net_sink comp="262" pin=2"/></net>

<net id="275"><net_src comp="114" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="10" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="277"><net_src comp="116" pin="0"/><net_sink comp="270" pin=2"/></net>

<net id="283"><net_src comp="114" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="8" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="285"><net_src comp="116" pin="0"/><net_sink comp="278" pin=2"/></net>

<net id="291"><net_src comp="114" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="6" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="293"><net_src comp="116" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="299"><net_src comp="114" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="4" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="301"><net_src comp="116" pin="0"/><net_sink comp="294" pin=2"/></net>

<net id="307"><net_src comp="114" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="2" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="309"><net_src comp="116" pin="0"/><net_sink comp="302" pin=2"/></net>

<net id="315"><net_src comp="114" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="0" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="317"><net_src comp="116" pin="0"/><net_sink comp="310" pin=2"/></net>

<net id="323"><net_src comp="114" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="24" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="325"><net_src comp="116" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="326"><net_src comp="128" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="327"><net_src comp="128" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="328"><net_src comp="128" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="329"><net_src comp="128" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="330"><net_src comp="128" pin="0"/><net_sink comp="254" pin=2"/></net>

<net id="331"><net_src comp="128" pin="0"/><net_sink comp="262" pin=2"/></net>

<net id="332"><net_src comp="128" pin="0"/><net_sink comp="270" pin=2"/></net>

<net id="333"><net_src comp="128" pin="0"/><net_sink comp="278" pin=2"/></net>

<net id="334"><net_src comp="128" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="335"><net_src comp="128" pin="0"/><net_sink comp="294" pin=2"/></net>

<net id="336"><net_src comp="128" pin="0"/><net_sink comp="302" pin=2"/></net>

<net id="337"><net_src comp="128" pin="0"/><net_sink comp="310" pin=2"/></net>

<net id="338"><net_src comp="128" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="339"><net_src comp="130" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="340"><net_src comp="130" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="341"><net_src comp="130" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="342"><net_src comp="130" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="343"><net_src comp="130" pin="0"/><net_sink comp="254" pin=2"/></net>

<net id="344"><net_src comp="130" pin="0"/><net_sink comp="262" pin=2"/></net>

<net id="345"><net_src comp="130" pin="0"/><net_sink comp="270" pin=2"/></net>

<net id="346"><net_src comp="130" pin="0"/><net_sink comp="278" pin=2"/></net>

<net id="347"><net_src comp="130" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="348"><net_src comp="130" pin="0"/><net_sink comp="294" pin=2"/></net>

<net id="349"><net_src comp="130" pin="0"/><net_sink comp="302" pin=2"/></net>

<net id="350"><net_src comp="130" pin="0"/><net_sink comp="310" pin=2"/></net>

<net id="351"><net_src comp="130" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="357"><net_src comp="26" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="64" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="364"><net_src comp="352" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="380"><net_src comp="54" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="381"><net_src comp="86" pin="0"/><net_sink comp="365" pin=2"/></net>

<net id="382"><net_src comp="88" pin="0"/><net_sink comp="365" pin=3"/></net>

<net id="383"><net_src comp="90" pin="0"/><net_sink comp="365" pin=4"/></net>

<net id="384"><net_src comp="92" pin="0"/><net_sink comp="365" pin=5"/></net>

<net id="385"><net_src comp="94" pin="0"/><net_sink comp="365" pin=6"/></net>

<net id="386"><net_src comp="96" pin="0"/><net_sink comp="365" pin=7"/></net>

<net id="387"><net_src comp="98" pin="0"/><net_sink comp="365" pin=8"/></net>

<net id="388"><net_src comp="100" pin="0"/><net_sink comp="365" pin=9"/></net>

<net id="389"><net_src comp="102" pin="0"/><net_sink comp="365" pin=10"/></net>

<net id="390"><net_src comp="104" pin="0"/><net_sink comp="365" pin=11"/></net>

<net id="391"><net_src comp="106" pin="0"/><net_sink comp="365" pin=12"/></net>

<net id="396"><net_src comp="38" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="401"><net_src comp="40" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="406"><net_src comp="42" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="414"><net_src comp="407" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="44" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="420"><net_src comp="407" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="46" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="431"><net_src comp="422" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="436"><net_src comp="425" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="48" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="443"><net_src comp="50" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="444"><net_src comp="422" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="445"><net_src comp="52" pin="0"/><net_sink comp="438" pin=2"/></net>

<net id="451"><net_src comp="438" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="452"><net_src comp="54" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="453"><net_src comp="428" pin="1"/><net_sink comp="446" pin=2"/></net>

<net id="457"><net_src comp="446" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="463"><net_src comp="438" pin="3"/><net_sink comp="458" pin=0"/></net>

<net id="464"><net_src comp="432" pin="2"/><net_sink comp="458" pin=1"/></net>

<net id="465"><net_src comp="425" pin="1"/><net_sink comp="458" pin=2"/></net>

<net id="469"><net_src comp="458" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="476"><net_src comp="56" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="477"><net_src comp="446" pin="3"/><net_sink comp="470" pin=1"/></net>

<net id="478"><net_src comp="58" pin="0"/><net_sink comp="470" pin=2"/></net>

<net id="479"><net_src comp="60" pin="0"/><net_sink comp="470" pin=3"/></net>

<net id="485"><net_src comp="62" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="486"><net_src comp="466" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="487"><net_src comp="470" pin="4"/><net_sink comp="480" pin=2"/></net>

<net id="491"><net_src comp="480" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="352" pin=2"/></net>

<net id="497"><net_src comp="454" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="66" pin="0"/><net_sink comp="493" pin=1"/></net>

<net id="503"><net_src comp="416" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="508"><net_src comp="458" pin="3"/><net_sink comp="504" pin=0"/></net>

<net id="513"><net_src comp="493" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="545"><net_src comp="84" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="546"><net_src comp="54" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="547"><net_src comp="144" pin="2"/><net_sink comp="514" pin=2"/></net>

<net id="548"><net_src comp="86" pin="0"/><net_sink comp="514" pin=3"/></net>

<net id="549"><net_src comp="150" pin="2"/><net_sink comp="514" pin=4"/></net>

<net id="550"><net_src comp="88" pin="0"/><net_sink comp="514" pin=5"/></net>

<net id="551"><net_src comp="156" pin="2"/><net_sink comp="514" pin=6"/></net>

<net id="552"><net_src comp="90" pin="0"/><net_sink comp="514" pin=7"/></net>

<net id="553"><net_src comp="162" pin="2"/><net_sink comp="514" pin=8"/></net>

<net id="554"><net_src comp="92" pin="0"/><net_sink comp="514" pin=9"/></net>

<net id="555"><net_src comp="168" pin="2"/><net_sink comp="514" pin=10"/></net>

<net id="556"><net_src comp="94" pin="0"/><net_sink comp="514" pin=11"/></net>

<net id="557"><net_src comp="174" pin="2"/><net_sink comp="514" pin=12"/></net>

<net id="558"><net_src comp="96" pin="0"/><net_sink comp="514" pin=13"/></net>

<net id="559"><net_src comp="180" pin="2"/><net_sink comp="514" pin=14"/></net>

<net id="560"><net_src comp="98" pin="0"/><net_sink comp="514" pin=15"/></net>

<net id="561"><net_src comp="186" pin="2"/><net_sink comp="514" pin=16"/></net>

<net id="562"><net_src comp="100" pin="0"/><net_sink comp="514" pin=17"/></net>

<net id="563"><net_src comp="192" pin="2"/><net_sink comp="514" pin=18"/></net>

<net id="564"><net_src comp="102" pin="0"/><net_sink comp="514" pin=19"/></net>

<net id="565"><net_src comp="198" pin="2"/><net_sink comp="514" pin=20"/></net>

<net id="566"><net_src comp="104" pin="0"/><net_sink comp="514" pin=21"/></net>

<net id="567"><net_src comp="204" pin="2"/><net_sink comp="514" pin=22"/></net>

<net id="568"><net_src comp="106" pin="0"/><net_sink comp="514" pin=23"/></net>

<net id="569"><net_src comp="210" pin="2"/><net_sink comp="514" pin=24"/></net>

<net id="570"><net_src comp="108" pin="0"/><net_sink comp="514" pin=25"/></net>

<net id="571"><net_src comp="216" pin="2"/><net_sink comp="514" pin=26"/></net>

<net id="572"><net_src comp="110" pin="0"/><net_sink comp="514" pin=27"/></net>

<net id="576"><net_src comp="514" pin="29"/><net_sink comp="573" pin=0"/></net>

<net id="580"><net_src comp="359" pin="3"/><net_sink comp="577" pin=0"/></net>

<net id="585"><net_src comp="359" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="514" pin="29"/><net_sink comp="581" pin=1"/></net>

<net id="591"><net_src comp="577" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="573" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="597"><net_src comp="587" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="598"><net_src comp="112" pin="0"/><net_sink comp="593" pin=1"/></net>

<net id="604"><net_src comp="118" pin="0"/><net_sink comp="599" pin=0"/></net>

<net id="605"><net_src comp="587" pin="2"/><net_sink comp="599" pin=1"/></net>

<net id="606"><net_src comp="120" pin="0"/><net_sink comp="599" pin=2"/></net>

<net id="622"><net_src comp="54" pin="0"/><net_sink comp="607" pin=1"/></net>

<net id="623"><net_src comp="86" pin="0"/><net_sink comp="607" pin=2"/></net>

<net id="624"><net_src comp="88" pin="0"/><net_sink comp="607" pin=3"/></net>

<net id="625"><net_src comp="90" pin="0"/><net_sink comp="607" pin=4"/></net>

<net id="626"><net_src comp="92" pin="0"/><net_sink comp="607" pin=5"/></net>

<net id="627"><net_src comp="94" pin="0"/><net_sink comp="607" pin=6"/></net>

<net id="628"><net_src comp="96" pin="0"/><net_sink comp="607" pin=7"/></net>

<net id="629"><net_src comp="98" pin="0"/><net_sink comp="607" pin=8"/></net>

<net id="630"><net_src comp="100" pin="0"/><net_sink comp="607" pin=9"/></net>

<net id="631"><net_src comp="102" pin="0"/><net_sink comp="607" pin=10"/></net>

<net id="632"><net_src comp="104" pin="0"/><net_sink comp="607" pin=11"/></net>

<net id="633"><net_src comp="106" pin="0"/><net_sink comp="607" pin=12"/></net>

<net id="639"><net_src comp="122" pin="0"/><net_sink comp="634" pin=0"/></net>

<net id="640"><net_src comp="581" pin="2"/><net_sink comp="634" pin=1"/></net>

<net id="641"><net_src comp="124" pin="0"/><net_sink comp="634" pin=2"/></net>

<net id="646"><net_src comp="599" pin="3"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="126" pin="0"/><net_sink comp="642" pin=1"/></net>

<net id="652"><net_src comp="634" pin="3"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="642" pin="2"/><net_sink comp="648" pin=1"/></net>

<net id="658"><net_src comp="634" pin="3"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="126" pin="0"/><net_sink comp="654" pin=1"/></net>

<net id="664"><net_src comp="599" pin="3"/><net_sink comp="660" pin=0"/></net>

<net id="665"><net_src comp="654" pin="2"/><net_sink comp="660" pin=1"/></net>

<net id="670"><net_src comp="599" pin="3"/><net_sink comp="666" pin=0"/></net>

<net id="671"><net_src comp="634" pin="3"/><net_sink comp="666" pin=1"/></net>

<net id="687"><net_src comp="54" pin="0"/><net_sink comp="672" pin=1"/></net>

<net id="688"><net_src comp="86" pin="0"/><net_sink comp="672" pin=2"/></net>

<net id="689"><net_src comp="88" pin="0"/><net_sink comp="672" pin=3"/></net>

<net id="690"><net_src comp="90" pin="0"/><net_sink comp="672" pin=4"/></net>

<net id="691"><net_src comp="92" pin="0"/><net_sink comp="672" pin=5"/></net>

<net id="692"><net_src comp="94" pin="0"/><net_sink comp="672" pin=6"/></net>

<net id="693"><net_src comp="96" pin="0"/><net_sink comp="672" pin=7"/></net>

<net id="694"><net_src comp="98" pin="0"/><net_sink comp="672" pin=8"/></net>

<net id="695"><net_src comp="100" pin="0"/><net_sink comp="672" pin=9"/></net>

<net id="696"><net_src comp="102" pin="0"/><net_sink comp="672" pin=10"/></net>

<net id="697"><net_src comp="104" pin="0"/><net_sink comp="672" pin=11"/></net>

<net id="698"><net_src comp="106" pin="0"/><net_sink comp="672" pin=12"/></net>

<net id="702"><net_src comp="132" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="704"><net_src comp="699" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="705"><net_src comp="699" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="709"><net_src comp="136" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="711"><net_src comp="706" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="712"><net_src comp="706" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="716"><net_src comp="140" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="718"><net_src comp="713" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="719"><net_src comp="713" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="723"><net_src comp="410" pin="2"/><net_sink comp="720" pin=0"/></net>

<net id="727"><net_src comp="446" pin="3"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="514" pin=28"/></net>

<net id="729"><net_src comp="724" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="730"><net_src comp="724" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="731"><net_src comp="724" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="735"><net_src comp="352" pin="3"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="740"><net_src comp="581" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="742"><net_src comp="737" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="743"><net_src comp="737" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="744"><net_src comp="737" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="745"><net_src comp="737" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="746"><net_src comp="737" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="747"><net_src comp="737" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="748"><net_src comp="737" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="749"><net_src comp="737" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="750"><net_src comp="737" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="751"><net_src comp="737" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="752"><net_src comp="737" pin="1"/><net_sink comp="310" pin=2"/></net>

<net id="753"><net_src comp="737" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="757"><net_src comp="593" pin="2"/><net_sink comp="754" pin=0"/></net>

<net id="761"><net_src comp="648" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="765"><net_src comp="660" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="769"><net_src comp="666" pin="2"/><net_sink comp="766" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: col_sum_12 | {2 3 4 }
	Port: col_sum_16 | {2 3 4 }
	Port: col_sum_20 | {2 3 4 }
	Port: col_sum_24 | {2 3 4 }
	Port: col_sum_28 | {2 3 4 }
	Port: col_sum_32 | {2 3 4 }
	Port: col_sum_36 | {2 3 4 }
	Port: col_sum_40 | {2 3 4 }
	Port: col_sum_44 | {2 3 4 }
	Port: col_sum_48 | {2 3 4 }
	Port: col_sum_52 | {2 3 4 }
	Port: col_sum_56 | {2 3 4 }
	Port: col_sum_60 | {2 3 4 }
 - Input state : 
	Port: top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_927 : col_sum_12 | {2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_927 : col_sum_16 | {2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_927 : col_sum_20 | {2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_927 : col_sum_24 | {2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_927 : col_sum_28 | {2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_927 : col_sum_32 | {2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_927 : col_sum_36 | {2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_927 : col_sum_40 | {2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_927 : col_sum_44 | {2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_927 : col_sum_48 | {2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_927 : col_sum_52 | {2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_927 : col_sum_56 | {2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_927 : col_sum_60 | {2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_927 : top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln90 : 1
		store_ln91 : 1
		indvar_flatten195_load : 1
		icmp_ln90 : 2
		add_ln90 : 2
		br_ln90 : 3
		j_load : 1
		i_load : 1
		trunc_ln90 : 2
		add_ln90_4 : 2
		tmp : 2
		select_ln91 : 3
		zext_ln90 : 4
		select_ln90 : 3
		trunc_ln93 : 4
		lshr_ln91_s : 4
		tmp_s : 5
		zext_ln93 : 6
		top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp : 7
		top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_27 : 8
		add_ln91 : 5
		store_ln90 : 3
		store_ln90 : 4
		store_ln91 : 6
	State 2
		sext_ln93 : 1
		sext_ln93_4 : 1
		col_sum : 1
		add_ln93_4 : 2
		icmp_ln93_6 : 3
		br_ln93 : 4
		tmp_10 : 3
		tmp_11 : 2
		xor_ln93 : 4
		and_ln93 : 4
		xor_ln93_7 : 3
		and_ln93_4 : 3
		xor_ln93_8 : 4
		br_ln93 : 4
		br_ln93 : 4
		br_ln93 : 3
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |       add_ln90_fu_416       |    0    |    18   |
|          |      add_ln90_4_fu_432      |    0    |    16   |
|    add   |       add_ln91_fu_493       |    0    |    13   |
|          |        col_sum_fu_581       |    0    |    31   |
|          |      add_ln93_4_fu_587      |    0    |    31   |
|----------|-----------------------------|---------|---------|
| sparsemux|         tmp_4_fu_514        |    0    |    65   |
|----------|-----------------------------|---------|---------|
|   icmp   |       icmp_ln90_fu_410      |    0    |    18   |
|          |      icmp_ln93_6_fu_593     |    0    |    32   |
|----------|-----------------------------|---------|---------|
|  select  |      select_ln91_fu_446     |    0    |    6    |
|          |      select_ln90_fu_458     |    0    |    8    |
|----------|-----------------------------|---------|---------|
|          |       xor_ln93_fu_642       |    0    |    2    |
|    xor   |      xor_ln93_7_fu_654      |    0    |    2    |
|          |      xor_ln93_8_fu_666      |    0    |    2    |
|----------|-----------------------------|---------|---------|
|    and   |       and_ln93_fu_648       |    0    |    2    |
|          |      and_ln93_4_fu_660      |    0    |    2    |
|----------|-----------------------------|---------|---------|
|          | col_sum_12_read_read_fu_144 |    0    |    0    |
|          | col_sum_16_read_read_fu_150 |    0    |    0    |
|          | col_sum_20_read_read_fu_156 |    0    |    0    |
|          | col_sum_24_read_read_fu_162 |    0    |    0    |
|          | col_sum_28_read_read_fu_168 |    0    |    0    |
|          | col_sum_32_read_read_fu_174 |    0    |    0    |
|   read   | col_sum_36_read_read_fu_180 |    0    |    0    |
|          | col_sum_40_read_read_fu_186 |    0    |    0    |
|          | col_sum_44_read_read_fu_192 |    0    |    0    |
|          | col_sum_48_read_read_fu_198 |    0    |    0    |
|          | col_sum_52_read_read_fu_204 |    0    |    0    |
|          | col_sum_56_read_read_fu_210 |    0    |    0    |
|          | col_sum_60_read_read_fu_216 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |       grp_write_fu_222      |    0    |    0    |
|          |       grp_write_fu_230      |    0    |    0    |
|          |       grp_write_fu_238      |    0    |    0    |
|          |       grp_write_fu_246      |    0    |    0    |
|          |       grp_write_fu_254      |    0    |    0    |
|          |       grp_write_fu_262      |    0    |    0    |
|   write  |       grp_write_fu_270      |    0    |    0    |
|          |       grp_write_fu_278      |    0    |    0    |
|          |       grp_write_fu_286      |    0    |    0    |
|          |       grp_write_fu_294      |    0    |    0    |
|          |       grp_write_fu_302      |    0    |    0    |
|          |       grp_write_fu_310      |    0    |    0    |
|          |       grp_write_fu_318      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |          grp_fu_365         |    0    |    0    |
|  switch  |      switch_ln93_fu_607     |    0    |    0    |
|          |      switch_ln93_fu_672     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |      trunc_ln90_fu_428      |    0    |    0    |
|          |      trunc_ln93_fu_466      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |          tmp_fu_438         |    0    |    0    |
| bitselect|        tmp_10_fu_599        |    0    |    0    |
|          |        tmp_11_fu_634        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   zext   |       zext_ln90_fu_454      |    0    |    0    |
|          |       zext_ln93_fu_488      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|partselect|      lshr_ln91_s_fu_470     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|bitconcatenate|         tmp_s_fu_480        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   sext   |       sext_ln93_fu_573      |    0    |    0    |
|          |      sext_ln93_4_fu_577     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   248   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------------------------------------------------------------------------------------+--------+
|                                                                                                            |   FF   |
+------------------------------------------------------------------------------------------------------------+--------+
|                                             and_ln93_4_reg_762                                             |    1   |
|                                              and_ln93_reg_758                                              |    1   |
|                                               col_sum_reg_737                                              |   24   |
|                                                  i_reg_706                                                 |    9   |
|                                              icmp_ln90_reg_720                                             |    1   |
|                                             icmp_ln93_6_reg_754                                            |    1   |
|                                          indvar_flatten195_reg_713                                         |   11   |
|                                                  j_reg_699                                                 |    7   |
|                                             select_ln91_reg_724                                            |    6   |
|top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_reg_732|   10   |
|                                             xor_ln93_8_reg_766                                             |    1   |
+------------------------------------------------------------------------------------------------------------+--------+
|                                                    Total                                                   |   72   |
+------------------------------------------------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
|  grp_write_fu_222 |  p2  |   4  |  24  |   96   ||    0    ||    9    |
|  grp_write_fu_230 |  p2  |   4  |  24  |   96   ||    0    ||    9    |
|  grp_write_fu_238 |  p2  |   4  |  24  |   96   ||    0    ||    9    |
|  grp_write_fu_246 |  p2  |   4  |  24  |   96   ||    0    ||    9    |
|  grp_write_fu_254 |  p2  |   4  |  24  |   96   ||    0    ||    9    |
|  grp_write_fu_262 |  p2  |   4  |  24  |   96   ||    0    ||    9    |
|  grp_write_fu_270 |  p2  |   4  |  24  |   96   ||    0    ||    9    |
|  grp_write_fu_278 |  p2  |   4  |  24  |   96   ||    0    ||    9    |
|  grp_write_fu_286 |  p2  |   4  |  24  |   96   ||    0    ||    9    |
|  grp_write_fu_294 |  p2  |   4  |  24  |   96   ||    0    ||    9    |
|  grp_write_fu_302 |  p2  |   4  |  24  |   96   ||    0    ||    9    |
|  grp_write_fu_310 |  p2  |   4  |  24  |   96   ||    0    ||    9    |
|  grp_write_fu_318 |  p2  |   4  |  24  |   96   ||    0    ||    9    |
| grp_access_fu_359 |  p0  |   2  |  10  |   20   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |  1268  ||  8.354  ||    0    ||   126   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   248  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    8   |    0   |   126  |
|  Register |    -   |   72   |    -   |
+-----------+--------+--------+--------+
|   Total   |    8   |   72   |   374  |
+-----------+--------+--------+--------+
