<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Gowin Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\hankg\OneDrive\Works\Gowin\Cortex-M3-DualCam\impl\gwsynthesis\gowin_empu_m3.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\hankg\OneDrive\Works\Gowin\Cortex-M3-DualCam\src\dual_5640.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">GOWIN version</td>
<td>V1.9.8</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV55PG484C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-55C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Nov 11 21:45:53 2021
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2021 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>53977</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>28246</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>87</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>118</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>96</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>sys_clk_ibuf/I </td>
</tr>
<tr>
<td>SWCLK</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/JTAG_9_ibuf/I </td>
</tr>
<tr>
<td>cam0_pclk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>cam0_pclk_ibuf/I </td>
</tr>
<tr>
<td>cam1_pclk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>cam1_pclk_ibuf/I </td>
</tr>
<tr>
<td>cam0_vsync</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>cam0_vsync_ibuf/I </td>
</tr>
<tr>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_6</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_s2/Q </td>
</tr>
<tr>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_spi1/u_spi_spiif/n344_6</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_spi1/u_spi_spiif/n344_s2/F </td>
</tr>
<tr>
<td>i7/u0_ov5640_dri/dri_clk_2</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>i7/u0_ov5640_dri/u_i2c_dr/dri_clk_s1/Q </td>
</tr>
<tr>
<td>i7/u1_ov5640_dri/dri_clk_2</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>i7/u1_ov5640_dri/u_i2c_dr/dri_clk_s1/Q </td>
</tr>
<tr>
<td>i7/DDR3_MIG/gw3_top/ddr_rst</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q </td>
</tr>
<tr>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>50.000</td>
<td>20.000
<td>0.000</td>
<td>25.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>50.000</td>
<td>20.000
<td>0.000</td>
<td>25.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>300.000</td>
<td>3.333
<td>0.000</td>
<td>150.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>150.000</td>
<td>6.667
<td>0.000</td>
<td>75.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>i7/u_cmos_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>i7/u_cmos_rpll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>i7/u_cmos_rpll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>i7/u_cmos_rpll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>i7/u_cmos_rpll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>i7/u_cmos_rpll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>i7/u_cmos_rpll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>30.000</td>
<td>33.333
<td>0.000</td>
<td>15.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>i7/u_cmos_rpll/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>5.000</td>
<td>200.000
<td>0.000</td>
<td>2.500</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>i7/pll_ddr3/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>5.000</td>
<td>200.000
<td>0.000</td>
<td>2.500</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>i7/pll_ddr3/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>i7/pll_ddr3/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>15.000</td>
<td>66.667
<td>0.000</td>
<td>7.500</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>i7/u_tmds_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>4.000</td>
<td>250.000
<td>0.000</td>
<td>2.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>i7/u_tmds_pll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>i7/u_tmds_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>4.000</td>
<td>250.000
<td>0.000</td>
<td>2.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>i7/u_tmds_pll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>i7/u_tmds_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>8.000</td>
<td>125.000
<td>0.000</td>
<td>4.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>i7/u_tmds_pll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>i7/u_tmds_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>12.000</td>
<td>83.333
<td>0.000</td>
<td>6.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>i7/u_tmds_pll/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>i7/u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td>i7/u_tmds_pll/rpll_inst/CLKOUT</td>
<td>i7/u_tmds_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>i7/u_Gowin_CLKDIV/clkdiv_inst/CLKOUT </td>
</tr>
<tr>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>sys_clk</td>
<td>50.000(MHz)</td>
<td>216.181(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>SWCLK</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;">95.177(MHz)</td>
<td>13</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>cam0_pclk</td>
<td>100.000(MHz)</td>
<td>124.223(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>cam1_pclk</td>
<td>100.000(MHz)</td>
<td>160.594(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>cam0_vsync</td>
<td>100.000(MHz)</td>
<td>1020.146(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_6</td>
<td>100.000(MHz)</td>
<td>122.308(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
<tr>
<td>7</td>
<td>i7/u0_ov5640_dri/dri_clk_2</td>
<td>100.000(MHz)</td>
<td>184.533(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>8</td>
<td>i7/u1_ov5640_dri/dri_clk_2</td>
<td>100.000(MHz)</td>
<td>194.556(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>9</td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst</td>
<td>100.000(MHz)</td>
<td>935.543(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>10</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>20.000(MHz)</td>
<td>26.820(MHz)</td>
<td>28</td>
<td>TOP</td>
</tr>
<tr>
<td>11</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>3.333(MHz)</td>
<td>130.300(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>12</td>
<td>i7/u_cmos_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>100.000(MHz)</td>
<td>305.966(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>13</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
<td>200.000(MHz)</td>
<td>2016.130(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>14</td>
<td>i7/u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>50.000(MHz)</td>
<td>121.834(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
<tr>
<td>15</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
<td>50.000(MHz)</td>
<td>100.666(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_spi1/u_spi_spiif/n344_6!</h4>
<h4>No timing paths to get frequency of Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of i7/u_cmos_rpll/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of i7/u_cmos_rpll/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of i7/u_cmos_rpll/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of i7/pll_ddr3/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of i7/pll_ddr3/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of i7/pll_ddr3/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of i7/u_tmds_pll/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of i7/u_tmds_pll/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of i7/u_tmds_pll/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of i7/u_tmds_pll/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>SWCLK</td>
<td>Setup</td>
<td>-2.566</td>
<td>8</td>
</tr>
<tr>
<td>SWCLK</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cam0_pclk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cam0_pclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cam1_pclk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cam1_pclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cam0_vsync</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cam0_vsync</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_6</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_6</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_spi1/u_spi_spiif/n344_6</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_spi1/u_spi_spiif/n344_6</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>i7/u0_ov5640_dri/dri_clk_2</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>i7/u0_ov5640_dri/dri_clk_2</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>i7/u1_ov5640_dri/dri_clk_2</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>i7/u1_ov5640_dri/dri_clk_2</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>i7/DDR3_MIG/gw3_top/ddr_rst</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>i7/DDR3_MIG/gw3_top/ddr_rst</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>i7/u_cmos_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>i7/u_cmos_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>i7/u_cmos_rpll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>i7/u_cmos_rpll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>i7/u_cmos_rpll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>i7/u_cmos_rpll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>i7/u_cmos_rpll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>i7/u_cmos_rpll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>i7/pll_ddr3/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>i7/pll_ddr3/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>i7/pll_ddr3/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>i7/pll_ddr3/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>i7/pll_ddr3/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>i7/pll_ddr3/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>i7/u_tmds_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>i7/u_tmds_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>i7/u_tmds_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>i7/u_tmds_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>i7/u_tmds_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>i7/u_tmds_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>i7/u_tmds_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>i7/u_tmds_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>i7/u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>i7/u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-8.480</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0/Q</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_11_s0/CE</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_6:[R]</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>-0.276</td>
<td>18.686</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-8.304</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0/Q</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_23_s0/CE</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_6:[R]</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>-0.276</td>
<td>18.510</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-8.304</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0/Q</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_24_s0/CE</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_6:[R]</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>-0.276</td>
<td>18.510</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-8.297</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0/Q</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_12_s0/CE</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_6:[R]</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>-0.276</td>
<td>18.502</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-8.113</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0/Q</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_2_s0/CE</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_6:[R]</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>-0.276</td>
<td>18.319</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-8.113</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0/Q</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_13_s0/CE</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_6:[R]</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>-0.276</td>
<td>18.319</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-8.109</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0/Q</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_3_s0/CE</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_6:[R]</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>-0.276</td>
<td>18.315</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-7.937</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0/Q</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_25_s0/CE</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_6:[R]</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>-0.276</td>
<td>18.142</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-7.937</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0/Q</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_29_s0/CE</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_6:[R]</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>-0.276</td>
<td>18.142</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-7.929</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0/Q</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_9_s0/CE</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_6:[R]</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>-0.276</td>
<td>18.135</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-7.929</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0/Q</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_54_s0/CE</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_6:[R]</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>-0.276</td>
<td>18.135</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-7.926</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0/Q</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_7_s0/CE</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_6:[R]</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>-0.276</td>
<td>18.131</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-7.926</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0/Q</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_16_s0/CE</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_6:[R]</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>-0.276</td>
<td>18.131</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-7.926</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0/Q</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_17_s0/CE</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_6:[R]</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>-0.276</td>
<td>18.131</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-7.926</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0/Q</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_20_s0/CE</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_6:[R]</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>-0.276</td>
<td>18.131</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-7.746</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0/Q</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_27_s0/CE</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_6:[R]</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>-0.276</td>
<td>17.951</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-7.746</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0/Q</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_28_s0/CE</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_6:[R]</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>-0.276</td>
<td>17.951</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-7.746</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0/Q</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_32_s0/CE</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_6:[R]</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>-0.276</td>
<td>17.951</td>
</tr>
<tr style="color: #FF0000;">
<td>19</td>
<td>-7.746</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0/Q</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_51_s0/CE</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_6:[R]</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>-0.276</td>
<td>17.951</td>
</tr>
<tr style="color: #FF0000;">
<td>20</td>
<td>-7.742</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0/Q</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_14_s0/CE</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_6:[R]</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>-0.276</td>
<td>17.948</td>
</tr>
<tr style="color: #FF0000;">
<td>21</td>
<td>-7.742</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0/Q</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_21_s0/CE</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_6:[R]</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>-0.276</td>
<td>17.948</td>
</tr>
<tr style="color: #FF0000;">
<td>22</td>
<td>-7.742</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0/Q</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_26_s0/CE</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_6:[R]</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>-0.276</td>
<td>17.948</td>
</tr>
<tr style="color: #FF0000;">
<td>23</td>
<td>-7.742</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0/Q</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_30_s0/CE</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_6:[R]</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>-0.276</td>
<td>17.948</td>
</tr>
<tr style="color: #FF0000;">
<td>24</td>
<td>-7.742</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0/Q</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_31_s0/CE</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_6:[R]</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>-0.276</td>
<td>17.948</td>
</tr>
<tr style="color: #FF0000;">
<td>25</td>
<td>-7.742</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0/Q</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_47_s0/CE</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_6:[R]</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>-0.276</td>
<td>17.948</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-2.279</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/n118_s5/I2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_s2/D</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_6:[R]</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.600</td>
<td>0.366</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-1.442</td>
<td>i7/u1_ov5640_dri/u_i2c_dr/n63_s2/I</td>
<td>i7/u1_ov5640_dri/u_i2c_dr/dri_clk_s1/D</td>
<td>i7/u1_ov5640_dri/dri_clk_2:[R]</td>
<td>i7/u_cmos_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.631</td>
<td>0.234</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-1.442</td>
<td>i7/u0_ov5640_dri/u_i2c_dr/n63_s2/I</td>
<td>i7/u0_ov5640_dri/u_i2c_dr/dri_clk_s1/D</td>
<td>i7/u0_ov5640_dri/dri_clk_2:[R]</td>
<td>i7/u_cmos_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.631</td>
<td>0.234</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-1.350</td>
<td>i7/u0_ov5640_dri/u_cmos_capture_data/cam_vsync_d0_s0/D</td>
<td>i7/u0_ov5640_dri/u_cmos_capture_data/cam_vsync_d0_s0/D</td>
<td>cam0_vsync:[R]</td>
<td>cam0_pclk:[R]</td>
<td>0.000</td>
<td>-1.304</td>
<td>0.000</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-1.039</td>
<td>i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_2_s0/Q</td>
<td>i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_2_s0/D</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>cam0_pclk:[R]</td>
<td>0.000</td>
<td>-1.455</td>
<td>0.462</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-0.804</td>
<td>i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_1_s0/Q</td>
<td>i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_1_s0/D</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>cam0_pclk:[R]</td>
<td>0.000</td>
<td>-1.455</td>
<td>0.697</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-0.804</td>
<td>i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_3_s0/Q</td>
<td>i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_3_s0/D</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>cam0_pclk:[R]</td>
<td>0.000</td>
<td>-1.455</td>
<td>0.697</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-0.804</td>
<td>i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_4_s0/Q</td>
<td>i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_4_s0/D</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>cam0_pclk:[R]</td>
<td>0.000</td>
<td>-1.455</td>
<td>0.697</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-0.804</td>
<td>i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_5_s0/Q</td>
<td>i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_5_s0/D</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>cam0_pclk:[R]</td>
<td>0.000</td>
<td>-1.455</td>
<td>0.697</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-0.804</td>
<td>i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_6_s0/Q</td>
<td>i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_6_s0/D</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>cam0_pclk:[R]</td>
<td>0.000</td>
<td>-1.455</td>
<td>0.697</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-0.804</td>
<td>i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_7_s0/Q</td>
<td>i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_7_s0/D</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>cam0_pclk:[R]</td>
<td>0.000</td>
<td>-1.455</td>
<td>0.697</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-0.804</td>
<td>i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_8_s0/Q</td>
<td>i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_8_s0/D</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>cam0_pclk:[R]</td>
<td>0.000</td>
<td>-1.455</td>
<td>0.697</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-0.792</td>
<td>i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_0_s0/Q</td>
<td>i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_0_s0/D</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>cam0_pclk:[R]</td>
<td>0.000</td>
<td>-1.455</td>
<td>0.709</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-0.680</td>
<td>i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_9_s0/Q</td>
<td>i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_9_s0/D</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>cam0_pclk:[R]</td>
<td>0.000</td>
<td>-1.455</td>
<td>0.822</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-0.278</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/ides_calib_reg_0_s0/Q</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[4].u_ides8_mem/CALIB</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.172</td>
<td>0.929</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-0.278</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/ides_calib_reg_0_s0/Q</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[1].u_ides8_mem/CALIB</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.172</td>
<td>0.929</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-0.275</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/ides_calib_reg_0_s0/Q</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[7].u_ides8_mem/CALIB</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.172</td>
<td>0.932</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-0.208</td>
<td>i7/DDR3_MIG/gw3_top/i4/ddr_init_complete_d_1_s0/Q</td>
<td>i7/DDR3_MIG/gw3_top/i4/uddcntln_d_0_s0/CE</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-0.626</td>
<td>0.465</td>
</tr>
<tr style="color: #FF0000;">
<td>19</td>
<td>-0.208</td>
<td>i7/DDR3_MIG/gw3_top/i4/ddr_init_complete_d_1_s0/Q</td>
<td>i7/DDR3_MIG/gw3_top/i4/uddcntln_d_1_s0/CE</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-0.626</td>
<td>0.465</td>
</tr>
<tr style="color: #FF0000;">
<td>20</td>
<td>-0.127</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/ides_calib_reg_0_s0/Q</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[6].u_ides8_mem/CALIB</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.172</td>
<td>1.080</td>
</tr>
<tr style="color: #FF0000;">
<td>21</td>
<td>-0.127</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/ides_calib_reg_0_s0/Q</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[5].u_ides8_mem/CALIB</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.172</td>
<td>1.080</td>
</tr>
<tr style="color: #FF0000;">
<td>22</td>
<td>-0.107</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_23_s0/Q</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_23_s0/D</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_6:[R]</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.624</td>
<td>0.564</td>
</tr>
<tr style="color: #FF0000;">
<td>23</td>
<td>-0.106</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_21_s0/Q</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_21_s0/D</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_6:[R]</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.624</td>
<td>0.565</td>
</tr>
<tr style="color: #FF0000;">
<td>24</td>
<td>-0.022</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/ides_calib_reg_0_s0/Q</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[3].u_ides8_mem/CALIB</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.172</td>
<td>1.185</td>
</tr>
<tr style="color: #FF0000;">
<td>25</td>
<td>-0.022</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/ides_calib_reg_0_s0/Q</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[0].u_ides8_mem/CALIB</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.172</td>
<td>1.185</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.957</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
<td>i7/u1_ov5640_dri/u_cmos_capture_data/cam_vsync_d0_s0/CLEAR</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>cam1_pclk:[R]</td>
<td>10.000</td>
<td>-1.777</td>
<td>9.750</td>
</tr>
<tr>
<td>2</td>
<td>2.010</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/RESET</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/RESET</td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>2.500</td>
<td>-1.764</td>
<td>1.731</td>
</tr>
<tr>
<td>3</td>
<td>2.010</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/RESET</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/RESET</td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>2.500</td>
<td>-1.764</td>
<td>1.731</td>
</tr>
<tr>
<td>4</td>
<td>2.301</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/n2607_s0/I1</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_1_s0/CLEAR</td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-0.583</td>
<td>3.212</td>
</tr>
<tr>
<td>5</td>
<td>2.301</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/n2607_s0/I1</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_2_s0/CLEAR</td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-0.583</td>
<td>3.212</td>
</tr>
<tr>
<td>6</td>
<td>2.308</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/n2610_s0/I0</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_1_s1/PRESET</td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-0.583</td>
<td>3.204</td>
</tr>
<tr>
<td>7</td>
<td>2.308</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/n2610_s0/I0</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_2_s1/PRESET</td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-0.583</td>
<td>3.204</td>
</tr>
<tr>
<td>8</td>
<td>2.310</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/n2607_s0/I1</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_0_s0/CLEAR</td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-0.583</td>
<td>3.203</td>
</tr>
<tr>
<td>9</td>
<td>2.346</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/u_ck_gen/RESET</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/u_ck_gen/RESET</td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>2.500</td>
<td>-1.764</td>
<td>1.731</td>
</tr>
<tr>
<td>10</td>
<td>2.346</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/RESET</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/RESET</td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>2.500</td>
<td>-1.764</td>
<td>1.731</td>
</tr>
<tr>
<td>11</td>
<td>2.346</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/RESET</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/RESET</td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>2.500</td>
<td>-1.764</td>
<td>1.731</td>
</tr>
<tr>
<td>12</td>
<td>2.346</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/RESET</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/RESET</td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>2.500</td>
<td>-1.764</td>
<td>1.731</td>
</tr>
<tr>
<td>13</td>
<td>2.346</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen/RESET</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen/RESET</td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>2.500</td>
<td>-1.764</td>
<td>1.731</td>
</tr>
<tr>
<td>14</td>
<td>3.318</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/RESET</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/RESET</td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-0.583</td>
<td>1.731</td>
</tr>
<tr>
<td>15</td>
<td>3.318</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/RESET</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/RESET</td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-0.583</td>
<td>1.731</td>
</tr>
<tr>
<td>16</td>
<td>3.663</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/u_ck_gen/RESET</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/u_ck_gen/RESET</td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-0.583</td>
<td>1.731</td>
</tr>
<tr>
<td>17</td>
<td>3.663</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/RESET</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/RESET</td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-0.583</td>
<td>1.731</td>
</tr>
<tr>
<td>18</td>
<td>3.663</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/RESET</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/RESET</td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-0.583</td>
<td>1.731</td>
</tr>
<tr>
<td>19</td>
<td>3.663</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/RESET</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/RESET</td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-0.583</td>
<td>1.731</td>
</tr>
<tr>
<td>20</td>
<td>4.498</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/RESET</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/RESET</td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-1.754</td>
<td>1.731</td>
</tr>
<tr>
<td>21</td>
<td>4.498</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/RESET</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/RESET</td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-1.754</td>
<td>1.731</td>
</tr>
<tr>
<td>22</td>
<td>4.834</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/u_ck_gen/RESET</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/u_ck_gen/RESET</td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-1.754</td>
<td>1.731</td>
</tr>
<tr>
<td>23</td>
<td>4.834</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/RESET</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/RESET</td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-1.754</td>
<td>1.731</td>
</tr>
<tr>
<td>24</td>
<td>4.834</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/RESET</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/RESET</td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-1.754</td>
<td>1.731</td>
</tr>
<tr>
<td>25</td>
<td>4.834</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/RESET</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/RESET</td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-1.754</td>
<td>1.731</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-1.207</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[8].u_oser8_mem/RESET</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[8].u_oser8_mem/RESET</td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst:[R]</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.064</td>
<td>1.044</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-1.207</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[7].u_oser8_mem/RESET</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[7].u_oser8_mem/RESET</td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst:[R]</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.064</td>
<td>1.044</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-1.207</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[6].u_oser8_mem/RESET</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[6].u_oser8_mem/RESET</td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst:[R]</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.064</td>
<td>1.044</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-1.207</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[5].u_oser8_mem/RESET</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[5].u_oser8_mem/RESET</td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst:[R]</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.064</td>
<td>1.044</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-1.207</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[4].u_oser8_mem/RESET</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[4].u_oser8_mem/RESET</td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst:[R]</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.064</td>
<td>1.044</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-1.207</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[3].u_oser8_mem/RESET</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[3].u_oser8_mem/RESET</td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst:[R]</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.064</td>
<td>1.044</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-1.207</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[2].u_oser8_mem/RESET</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[2].u_oser8_mem/RESET</td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst:[R]</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.064</td>
<td>1.044</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-0.839</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[8].u_oser8_mem/RESET</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[8].u_oser8_mem/RESET</td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst:[R]</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.696</td>
<td>1.044</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-0.839</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[7].u_oser8_mem/RESET</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[7].u_oser8_mem/RESET</td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst:[R]</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.696</td>
<td>1.044</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-0.839</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[6].u_oser8_mem/RESET</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[6].u_oser8_mem/RESET</td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst:[R]</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.696</td>
<td>1.044</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-0.839</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[5].u_oser8_mem/RESET</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[5].u_oser8_mem/RESET</td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst:[R]</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.696</td>
<td>1.044</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-0.839</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[4].u_oser8_mem/RESET</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[4].u_oser8_mem/RESET</td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst:[R]</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.696</td>
<td>1.044</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-0.839</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[3].u_oser8_mem/RESET</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[3].u_oser8_mem/RESET</td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst:[R]</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.696</td>
<td>1.044</td>
</tr>
<tr>
<td>14</td>
<td>0.333</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[8].u_oser8_mem/RESET</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[8].u_oser8_mem/RESET</td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst:[R]</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.524</td>
<td>1.044</td>
</tr>
<tr>
<td>15</td>
<td>0.333</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[7].u_oser8_mem/RESET</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[7].u_oser8_mem/RESET</td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst:[R]</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.524</td>
<td>1.044</td>
</tr>
<tr>
<td>16</td>
<td>0.333</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[6].u_oser8_mem/RESET</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[6].u_oser8_mem/RESET</td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst:[R]</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.524</td>
<td>1.044</td>
</tr>
<tr>
<td>17</td>
<td>0.333</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[5].u_oser8_mem/RESET</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[5].u_oser8_mem/RESET</td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst:[R]</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.524</td>
<td>1.044</td>
</tr>
<tr>
<td>18</td>
<td>0.333</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[4].u_oser8_mem/RESET</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[4].u_oser8_mem/RESET</td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst:[R]</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.524</td>
<td>1.044</td>
</tr>
<tr>
<td>19</td>
<td>0.333</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[3].u_oser8_mem/RESET</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[3].u_oser8_mem/RESET</td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst:[R]</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.524</td>
<td>1.044</td>
</tr>
<tr>
<td>20</td>
<td>1.262</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[8].u_oser8_mem/RESET</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[8].u_oser8_mem/RESET</td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst:[R]</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-2.500</td>
<td>-2.096</td>
<td>1.044</td>
</tr>
<tr>
<td>21</td>
<td>1.262</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[7].u_oser8_mem/RESET</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[7].u_oser8_mem/RESET</td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst:[R]</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-2.500</td>
<td>-2.096</td>
<td>1.044</td>
</tr>
<tr>
<td>22</td>
<td>1.262</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[6].u_oser8_mem/RESET</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[6].u_oser8_mem/RESET</td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst:[R]</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-2.500</td>
<td>-2.096</td>
<td>1.044</td>
</tr>
<tr>
<td>23</td>
<td>1.262</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[5].u_oser8_mem/RESET</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[5].u_oser8_mem/RESET</td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst:[R]</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-2.500</td>
<td>-2.096</td>
<td>1.044</td>
</tr>
<tr>
<td>24</td>
<td>1.262</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[4].u_oser8_mem/RESET</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[4].u_oser8_mem/RESET</td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst:[R]</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-2.500</td>
<td>-2.096</td>
<td>1.044</td>
</tr>
<tr>
<td>25</td>
<td>1.262</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[3].u_oser8_mem/RESET</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[3].u_oser8_mem/RESET</td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst:[R]</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-2.500</td>
<td>-2.096</td>
<td>1.044</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.058</td>
<td>4.058</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>SWCLK</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/po_trst_n_q_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.058</td>
<td>4.058</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>SWCLK</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/po_trst_n_qq_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.058</td>
<td>4.058</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>SWCLK</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/State_cdc_check_4_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.058</td>
<td>4.058</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>SWCLK</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_7_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.058</td>
<td>4.058</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>SWCLK</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_6_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.058</td>
<td>4.058</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>SWCLK</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_3_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.058</td>
<td>4.058</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>SWCLK</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_2_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.058</td>
<td>4.058</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>SWCLK</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_1_s0</td>
</tr>
<tr>
<td>9</td>
<td>3.058</td>
<td>4.058</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>SWCLK</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/RegCDBGPWRUPREQ_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.058</td>
<td>4.058</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>SWCLK</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uCSYSPWRUPACK/sync_reg_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.480</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>60.100</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_6</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R13C51[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_s2/Q</td>
</tr>
<tr>
<td>41.414</td>
<td>1.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C80[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0/CLK</td>
</tr>
<tr>
<td>41.646</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R9C80[0][B]</td>
<td style=" font-weight:bold;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0/Q</td>
</tr>
<tr>
<td>42.489</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n9_s0/I1</td>
</tr>
<tr>
<td>43.059</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C82[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n9_s0/COUT</td>
</tr>
<tr>
<td>43.059</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C82[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n10_s0/CIN</td>
</tr>
<tr>
<td>43.094</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C82[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n10_s0/COUT</td>
</tr>
<tr>
<td>43.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n11_s0/CIN</td>
</tr>
<tr>
<td>43.129</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C82[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n11_s0/COUT</td>
</tr>
<tr>
<td>43.129</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n12_s0/CIN</td>
</tr>
<tr>
<td>43.164</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C82[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n12_s0/COUT</td>
</tr>
<tr>
<td>43.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n13_s0/CIN</td>
</tr>
<tr>
<td>43.199</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C82[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n13_s0/COUT</td>
</tr>
<tr>
<td>43.199</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n14_s0/CIN</td>
</tr>
<tr>
<td>43.235</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C82[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n14_s0/COUT</td>
</tr>
<tr>
<td>43.235</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n15_s0/CIN</td>
</tr>
<tr>
<td>43.270</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n15_s0/COUT</td>
</tr>
<tr>
<td>43.270</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n16_s0/CIN</td>
</tr>
<tr>
<td>43.305</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n16_s0/COUT</td>
</tr>
<tr>
<td>43.305</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n17_s0/CIN</td>
</tr>
<tr>
<td>43.340</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n17_s0/COUT</td>
</tr>
<tr>
<td>43.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n18_s0/CIN</td>
</tr>
<tr>
<td>43.375</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n18_s0/COUT</td>
</tr>
<tr>
<td>43.375</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n19_s0/CIN</td>
</tr>
<tr>
<td>43.411</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n19_s0/COUT</td>
</tr>
<tr>
<td>43.411</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n20_s0/CIN</td>
</tr>
<tr>
<td>43.446</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n20_s0/COUT</td>
</tr>
<tr>
<td>43.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n21_s0/CIN</td>
</tr>
<tr>
<td>43.481</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n21_s0/COUT</td>
</tr>
<tr>
<td>43.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n22_s0/CIN</td>
</tr>
<tr>
<td>43.516</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n22_s0/COUT</td>
</tr>
<tr>
<td>43.516</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n23_s0/CIN</td>
</tr>
<tr>
<td>43.551</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n23_s0/COUT</td>
</tr>
<tr>
<td>43.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n24_s0/CIN</td>
</tr>
<tr>
<td>43.587</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n24_s0/COUT</td>
</tr>
<tr>
<td>43.587</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n25_s0/CIN</td>
</tr>
<tr>
<td>43.622</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n25_s0/COUT</td>
</tr>
<tr>
<td>43.622</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n26_s0/CIN</td>
</tr>
<tr>
<td>43.657</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n26_s0/COUT</td>
</tr>
<tr>
<td>43.657</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n27_s0/CIN</td>
</tr>
<tr>
<td>43.692</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n27_s0/COUT</td>
</tr>
<tr>
<td>43.692</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n28_s0/CIN</td>
</tr>
<tr>
<td>43.727</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n28_s0/COUT</td>
</tr>
<tr>
<td>43.727</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n29_s0/CIN</td>
</tr>
<tr>
<td>43.763</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n29_s0/COUT</td>
</tr>
<tr>
<td>43.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n30_s0/CIN</td>
</tr>
<tr>
<td>43.798</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n30_s0/COUT</td>
</tr>
<tr>
<td>43.798</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n31_s0/CIN</td>
</tr>
<tr>
<td>43.833</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n31_s0/COUT</td>
</tr>
<tr>
<td>43.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n32_s0/CIN</td>
</tr>
<tr>
<td>43.868</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n32_s0/COUT</td>
</tr>
<tr>
<td>43.868</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C86[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n33_s0/CIN</td>
</tr>
<tr>
<td>43.903</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C86[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n33_s0/COUT</td>
</tr>
<tr>
<td>43.903</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C86[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n34_s0/CIN</td>
</tr>
<tr>
<td>43.939</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C86[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n34_s0/COUT</td>
</tr>
<tr>
<td>43.939</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C86[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n35_s0/CIN</td>
</tr>
<tr>
<td>43.974</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C86[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n35_s0/COUT</td>
</tr>
<tr>
<td>45.116</td>
<td>1.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C84[3][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/MaskInt_Z_s/I1</td>
</tr>
<tr>
<td>45.569</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C84[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/MaskInt_Z_s/F</td>
</tr>
<tr>
<td>46.063</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C84[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcApbif/rtc_rtcintr_s/I0</td>
</tr>
<tr>
<td>46.516</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C84[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcApbif/rtc_rtcintr_s/F</td>
</tr>
<tr>
<td>48.709</td>
<td>2.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C69[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s71/I1</td>
</tr>
<tr>
<td>49.171</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C69[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s71/F</td>
</tr>
<tr>
<td>49.172</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C69[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s68/I3</td>
</tr>
<tr>
<td>49.543</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C69[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s68/F</td>
</tr>
<tr>
<td>49.548</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C69[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s66/I2</td>
</tr>
<tr>
<td>50.103</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C69[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s66/F</td>
</tr>
<tr>
<td>51.786</td>
<td>1.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C66[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s63/I3</td>
</tr>
<tr>
<td>52.303</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C66[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s63/F</td>
</tr>
<tr>
<td>52.716</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C66[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s53/I3</td>
</tr>
<tr>
<td>53.087</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C66[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s53/F</td>
</tr>
<tr>
<td>53.605</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C70[3][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s44/I3</td>
</tr>
<tr>
<td>53.976</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C70[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s44/F</td>
</tr>
<tr>
<td>54.632</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C73[3][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s34/I3</td>
</tr>
<tr>
<td>55.181</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C73[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s34/F</td>
</tr>
<tr>
<td>55.182</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C73[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s20/I2</td>
</tr>
<tr>
<td>55.635</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R49C73[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s20/F</td>
</tr>
<tr>
<td>56.153</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C69[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s8/I2</td>
</tr>
<tr>
<td>56.615</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C69[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s8/F</td>
</tr>
<tr>
<td>56.788</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C68[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s2/I3</td>
</tr>
<tr>
<td>57.241</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R48C68[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s2/F</td>
</tr>
<tr>
<td>57.654</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C66[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s0/I3</td>
</tr>
<tr>
<td>58.203</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>58</td>
<td>R49C66[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s0/F</td>
</tr>
<tr>
<td>60.100</td>
<td>1.897</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C67[0][B]</td>
<td style=" font-weight:bold;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>51.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>6216</td>
<td>PLL_R[1]</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>51.690</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C67[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_11_s0/CLK</td>
</tr>
<tr>
<td>51.655</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_11_s0</td>
</tr>
<tr>
<td>51.620</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C67[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.276</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.414, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.504, 40.160%; route: 10.950, 58.599%; tC2Q: 0.232, 1.242%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.304</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>59.924</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_6</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R13C51[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_s2/Q</td>
</tr>
<tr>
<td>41.414</td>
<td>1.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C80[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0/CLK</td>
</tr>
<tr>
<td>41.646</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R9C80[0][B]</td>
<td style=" font-weight:bold;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0/Q</td>
</tr>
<tr>
<td>42.489</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n9_s0/I1</td>
</tr>
<tr>
<td>43.059</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C82[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n9_s0/COUT</td>
</tr>
<tr>
<td>43.059</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C82[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n10_s0/CIN</td>
</tr>
<tr>
<td>43.094</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C82[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n10_s0/COUT</td>
</tr>
<tr>
<td>43.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n11_s0/CIN</td>
</tr>
<tr>
<td>43.129</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C82[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n11_s0/COUT</td>
</tr>
<tr>
<td>43.129</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n12_s0/CIN</td>
</tr>
<tr>
<td>43.164</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C82[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n12_s0/COUT</td>
</tr>
<tr>
<td>43.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n13_s0/CIN</td>
</tr>
<tr>
<td>43.199</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C82[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n13_s0/COUT</td>
</tr>
<tr>
<td>43.199</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n14_s0/CIN</td>
</tr>
<tr>
<td>43.235</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C82[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n14_s0/COUT</td>
</tr>
<tr>
<td>43.235</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n15_s0/CIN</td>
</tr>
<tr>
<td>43.270</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n15_s0/COUT</td>
</tr>
<tr>
<td>43.270</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n16_s0/CIN</td>
</tr>
<tr>
<td>43.305</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n16_s0/COUT</td>
</tr>
<tr>
<td>43.305</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n17_s0/CIN</td>
</tr>
<tr>
<td>43.340</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n17_s0/COUT</td>
</tr>
<tr>
<td>43.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n18_s0/CIN</td>
</tr>
<tr>
<td>43.375</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n18_s0/COUT</td>
</tr>
<tr>
<td>43.375</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n19_s0/CIN</td>
</tr>
<tr>
<td>43.411</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n19_s0/COUT</td>
</tr>
<tr>
<td>43.411</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n20_s0/CIN</td>
</tr>
<tr>
<td>43.446</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n20_s0/COUT</td>
</tr>
<tr>
<td>43.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n21_s0/CIN</td>
</tr>
<tr>
<td>43.481</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n21_s0/COUT</td>
</tr>
<tr>
<td>43.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n22_s0/CIN</td>
</tr>
<tr>
<td>43.516</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n22_s0/COUT</td>
</tr>
<tr>
<td>43.516</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n23_s0/CIN</td>
</tr>
<tr>
<td>43.551</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n23_s0/COUT</td>
</tr>
<tr>
<td>43.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n24_s0/CIN</td>
</tr>
<tr>
<td>43.587</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n24_s0/COUT</td>
</tr>
<tr>
<td>43.587</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n25_s0/CIN</td>
</tr>
<tr>
<td>43.622</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n25_s0/COUT</td>
</tr>
<tr>
<td>43.622</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n26_s0/CIN</td>
</tr>
<tr>
<td>43.657</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n26_s0/COUT</td>
</tr>
<tr>
<td>43.657</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n27_s0/CIN</td>
</tr>
<tr>
<td>43.692</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n27_s0/COUT</td>
</tr>
<tr>
<td>43.692</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n28_s0/CIN</td>
</tr>
<tr>
<td>43.727</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n28_s0/COUT</td>
</tr>
<tr>
<td>43.727</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n29_s0/CIN</td>
</tr>
<tr>
<td>43.763</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n29_s0/COUT</td>
</tr>
<tr>
<td>43.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n30_s0/CIN</td>
</tr>
<tr>
<td>43.798</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n30_s0/COUT</td>
</tr>
<tr>
<td>43.798</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n31_s0/CIN</td>
</tr>
<tr>
<td>43.833</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n31_s0/COUT</td>
</tr>
<tr>
<td>43.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n32_s0/CIN</td>
</tr>
<tr>
<td>43.868</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n32_s0/COUT</td>
</tr>
<tr>
<td>43.868</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C86[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n33_s0/CIN</td>
</tr>
<tr>
<td>43.903</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C86[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n33_s0/COUT</td>
</tr>
<tr>
<td>43.903</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C86[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n34_s0/CIN</td>
</tr>
<tr>
<td>43.939</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C86[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n34_s0/COUT</td>
</tr>
<tr>
<td>43.939</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C86[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n35_s0/CIN</td>
</tr>
<tr>
<td>43.974</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C86[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n35_s0/COUT</td>
</tr>
<tr>
<td>45.116</td>
<td>1.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C84[3][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/MaskInt_Z_s/I1</td>
</tr>
<tr>
<td>45.569</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C84[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/MaskInt_Z_s/F</td>
</tr>
<tr>
<td>46.063</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C84[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcApbif/rtc_rtcintr_s/I0</td>
</tr>
<tr>
<td>46.516</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C84[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcApbif/rtc_rtcintr_s/F</td>
</tr>
<tr>
<td>48.709</td>
<td>2.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C69[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s71/I1</td>
</tr>
<tr>
<td>49.171</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C69[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s71/F</td>
</tr>
<tr>
<td>49.172</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C69[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s68/I3</td>
</tr>
<tr>
<td>49.543</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C69[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s68/F</td>
</tr>
<tr>
<td>49.548</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C69[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s66/I2</td>
</tr>
<tr>
<td>50.103</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C69[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s66/F</td>
</tr>
<tr>
<td>51.786</td>
<td>1.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C66[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s63/I3</td>
</tr>
<tr>
<td>52.303</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C66[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s63/F</td>
</tr>
<tr>
<td>52.716</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C66[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s53/I3</td>
</tr>
<tr>
<td>53.087</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C66[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s53/F</td>
</tr>
<tr>
<td>53.605</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C70[3][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s44/I3</td>
</tr>
<tr>
<td>53.976</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C70[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s44/F</td>
</tr>
<tr>
<td>54.632</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C73[3][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s34/I3</td>
</tr>
<tr>
<td>55.181</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C73[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s34/F</td>
</tr>
<tr>
<td>55.182</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C73[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s20/I2</td>
</tr>
<tr>
<td>55.635</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R49C73[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s20/F</td>
</tr>
<tr>
<td>56.153</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C69[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s8/I2</td>
</tr>
<tr>
<td>56.615</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C69[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s8/F</td>
</tr>
<tr>
<td>56.788</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C68[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s2/I3</td>
</tr>
<tr>
<td>57.241</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R48C68[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s2/F</td>
</tr>
<tr>
<td>57.654</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C66[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s0/I3</td>
</tr>
<tr>
<td>58.203</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>58</td>
<td>R49C66[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s0/F</td>
</tr>
<tr>
<td>59.924</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C77[1][B]</td>
<td style=" font-weight:bold;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_23_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>51.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>6216</td>
<td>PLL_R[1]</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>51.690</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C77[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_23_s0/CLK</td>
</tr>
<tr>
<td>51.655</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_23_s0</td>
</tr>
<tr>
<td>51.620</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R55C77[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.276</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.414, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.504, 40.542%; route: 10.773, 58.204%; tC2Q: 0.232, 1.253%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.304</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>59.924</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_6</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R13C51[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_s2/Q</td>
</tr>
<tr>
<td>41.414</td>
<td>1.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C80[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0/CLK</td>
</tr>
<tr>
<td>41.646</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R9C80[0][B]</td>
<td style=" font-weight:bold;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0/Q</td>
</tr>
<tr>
<td>42.489</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n9_s0/I1</td>
</tr>
<tr>
<td>43.059</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C82[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n9_s0/COUT</td>
</tr>
<tr>
<td>43.059</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C82[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n10_s0/CIN</td>
</tr>
<tr>
<td>43.094</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C82[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n10_s0/COUT</td>
</tr>
<tr>
<td>43.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n11_s0/CIN</td>
</tr>
<tr>
<td>43.129</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C82[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n11_s0/COUT</td>
</tr>
<tr>
<td>43.129</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n12_s0/CIN</td>
</tr>
<tr>
<td>43.164</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C82[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n12_s0/COUT</td>
</tr>
<tr>
<td>43.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n13_s0/CIN</td>
</tr>
<tr>
<td>43.199</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C82[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n13_s0/COUT</td>
</tr>
<tr>
<td>43.199</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n14_s0/CIN</td>
</tr>
<tr>
<td>43.235</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C82[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n14_s0/COUT</td>
</tr>
<tr>
<td>43.235</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n15_s0/CIN</td>
</tr>
<tr>
<td>43.270</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n15_s0/COUT</td>
</tr>
<tr>
<td>43.270</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n16_s0/CIN</td>
</tr>
<tr>
<td>43.305</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n16_s0/COUT</td>
</tr>
<tr>
<td>43.305</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n17_s0/CIN</td>
</tr>
<tr>
<td>43.340</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n17_s0/COUT</td>
</tr>
<tr>
<td>43.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n18_s0/CIN</td>
</tr>
<tr>
<td>43.375</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n18_s0/COUT</td>
</tr>
<tr>
<td>43.375</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n19_s0/CIN</td>
</tr>
<tr>
<td>43.411</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n19_s0/COUT</td>
</tr>
<tr>
<td>43.411</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n20_s0/CIN</td>
</tr>
<tr>
<td>43.446</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n20_s0/COUT</td>
</tr>
<tr>
<td>43.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n21_s0/CIN</td>
</tr>
<tr>
<td>43.481</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n21_s0/COUT</td>
</tr>
<tr>
<td>43.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n22_s0/CIN</td>
</tr>
<tr>
<td>43.516</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n22_s0/COUT</td>
</tr>
<tr>
<td>43.516</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n23_s0/CIN</td>
</tr>
<tr>
<td>43.551</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n23_s0/COUT</td>
</tr>
<tr>
<td>43.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n24_s0/CIN</td>
</tr>
<tr>
<td>43.587</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n24_s0/COUT</td>
</tr>
<tr>
<td>43.587</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n25_s0/CIN</td>
</tr>
<tr>
<td>43.622</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n25_s0/COUT</td>
</tr>
<tr>
<td>43.622</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n26_s0/CIN</td>
</tr>
<tr>
<td>43.657</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n26_s0/COUT</td>
</tr>
<tr>
<td>43.657</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n27_s0/CIN</td>
</tr>
<tr>
<td>43.692</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n27_s0/COUT</td>
</tr>
<tr>
<td>43.692</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n28_s0/CIN</td>
</tr>
<tr>
<td>43.727</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n28_s0/COUT</td>
</tr>
<tr>
<td>43.727</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n29_s0/CIN</td>
</tr>
<tr>
<td>43.763</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n29_s0/COUT</td>
</tr>
<tr>
<td>43.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n30_s0/CIN</td>
</tr>
<tr>
<td>43.798</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n30_s0/COUT</td>
</tr>
<tr>
<td>43.798</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n31_s0/CIN</td>
</tr>
<tr>
<td>43.833</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n31_s0/COUT</td>
</tr>
<tr>
<td>43.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n32_s0/CIN</td>
</tr>
<tr>
<td>43.868</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n32_s0/COUT</td>
</tr>
<tr>
<td>43.868</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C86[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n33_s0/CIN</td>
</tr>
<tr>
<td>43.903</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C86[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n33_s0/COUT</td>
</tr>
<tr>
<td>43.903</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C86[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n34_s0/CIN</td>
</tr>
<tr>
<td>43.939</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C86[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n34_s0/COUT</td>
</tr>
<tr>
<td>43.939</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C86[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n35_s0/CIN</td>
</tr>
<tr>
<td>43.974</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C86[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n35_s0/COUT</td>
</tr>
<tr>
<td>45.116</td>
<td>1.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C84[3][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/MaskInt_Z_s/I1</td>
</tr>
<tr>
<td>45.569</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C84[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/MaskInt_Z_s/F</td>
</tr>
<tr>
<td>46.063</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C84[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcApbif/rtc_rtcintr_s/I0</td>
</tr>
<tr>
<td>46.516</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C84[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcApbif/rtc_rtcintr_s/F</td>
</tr>
<tr>
<td>48.709</td>
<td>2.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C69[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s71/I1</td>
</tr>
<tr>
<td>49.171</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C69[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s71/F</td>
</tr>
<tr>
<td>49.172</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C69[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s68/I3</td>
</tr>
<tr>
<td>49.543</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C69[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s68/F</td>
</tr>
<tr>
<td>49.548</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C69[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s66/I2</td>
</tr>
<tr>
<td>50.103</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C69[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s66/F</td>
</tr>
<tr>
<td>51.786</td>
<td>1.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C66[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s63/I3</td>
</tr>
<tr>
<td>52.303</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C66[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s63/F</td>
</tr>
<tr>
<td>52.716</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C66[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s53/I3</td>
</tr>
<tr>
<td>53.087</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C66[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s53/F</td>
</tr>
<tr>
<td>53.605</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C70[3][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s44/I3</td>
</tr>
<tr>
<td>53.976</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C70[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s44/F</td>
</tr>
<tr>
<td>54.632</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C73[3][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s34/I3</td>
</tr>
<tr>
<td>55.181</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C73[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s34/F</td>
</tr>
<tr>
<td>55.182</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C73[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s20/I2</td>
</tr>
<tr>
<td>55.635</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R49C73[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s20/F</td>
</tr>
<tr>
<td>56.153</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C69[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s8/I2</td>
</tr>
<tr>
<td>56.615</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C69[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s8/F</td>
</tr>
<tr>
<td>56.788</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C68[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s2/I3</td>
</tr>
<tr>
<td>57.241</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R48C68[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s2/F</td>
</tr>
<tr>
<td>57.654</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C66[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s0/I3</td>
</tr>
<tr>
<td>58.203</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>58</td>
<td>R49C66[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s0/F</td>
</tr>
<tr>
<td>59.924</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C77[1][A]</td>
<td style=" font-weight:bold;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_24_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>51.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>6216</td>
<td>PLL_R[1]</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>51.690</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C77[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_24_s0/CLK</td>
</tr>
<tr>
<td>51.655</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_24_s0</td>
</tr>
<tr>
<td>51.620</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R55C77[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.276</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.414, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.504, 40.542%; route: 10.773, 58.204%; tC2Q: 0.232, 1.253%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.297</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>59.916</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_6</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R13C51[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_s2/Q</td>
</tr>
<tr>
<td>41.414</td>
<td>1.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C80[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0/CLK</td>
</tr>
<tr>
<td>41.646</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R9C80[0][B]</td>
<td style=" font-weight:bold;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0/Q</td>
</tr>
<tr>
<td>42.489</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n9_s0/I1</td>
</tr>
<tr>
<td>43.059</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C82[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n9_s0/COUT</td>
</tr>
<tr>
<td>43.059</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C82[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n10_s0/CIN</td>
</tr>
<tr>
<td>43.094</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C82[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n10_s0/COUT</td>
</tr>
<tr>
<td>43.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n11_s0/CIN</td>
</tr>
<tr>
<td>43.129</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C82[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n11_s0/COUT</td>
</tr>
<tr>
<td>43.129</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n12_s0/CIN</td>
</tr>
<tr>
<td>43.164</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C82[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n12_s0/COUT</td>
</tr>
<tr>
<td>43.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n13_s0/CIN</td>
</tr>
<tr>
<td>43.199</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C82[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n13_s0/COUT</td>
</tr>
<tr>
<td>43.199</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n14_s0/CIN</td>
</tr>
<tr>
<td>43.235</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C82[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n14_s0/COUT</td>
</tr>
<tr>
<td>43.235</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n15_s0/CIN</td>
</tr>
<tr>
<td>43.270</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n15_s0/COUT</td>
</tr>
<tr>
<td>43.270</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n16_s0/CIN</td>
</tr>
<tr>
<td>43.305</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n16_s0/COUT</td>
</tr>
<tr>
<td>43.305</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n17_s0/CIN</td>
</tr>
<tr>
<td>43.340</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n17_s0/COUT</td>
</tr>
<tr>
<td>43.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n18_s0/CIN</td>
</tr>
<tr>
<td>43.375</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n18_s0/COUT</td>
</tr>
<tr>
<td>43.375</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n19_s0/CIN</td>
</tr>
<tr>
<td>43.411</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n19_s0/COUT</td>
</tr>
<tr>
<td>43.411</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n20_s0/CIN</td>
</tr>
<tr>
<td>43.446</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n20_s0/COUT</td>
</tr>
<tr>
<td>43.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n21_s0/CIN</td>
</tr>
<tr>
<td>43.481</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n21_s0/COUT</td>
</tr>
<tr>
<td>43.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n22_s0/CIN</td>
</tr>
<tr>
<td>43.516</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n22_s0/COUT</td>
</tr>
<tr>
<td>43.516</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n23_s0/CIN</td>
</tr>
<tr>
<td>43.551</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n23_s0/COUT</td>
</tr>
<tr>
<td>43.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n24_s0/CIN</td>
</tr>
<tr>
<td>43.587</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n24_s0/COUT</td>
</tr>
<tr>
<td>43.587</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n25_s0/CIN</td>
</tr>
<tr>
<td>43.622</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n25_s0/COUT</td>
</tr>
<tr>
<td>43.622</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n26_s0/CIN</td>
</tr>
<tr>
<td>43.657</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n26_s0/COUT</td>
</tr>
<tr>
<td>43.657</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n27_s0/CIN</td>
</tr>
<tr>
<td>43.692</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n27_s0/COUT</td>
</tr>
<tr>
<td>43.692</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n28_s0/CIN</td>
</tr>
<tr>
<td>43.727</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n28_s0/COUT</td>
</tr>
<tr>
<td>43.727</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n29_s0/CIN</td>
</tr>
<tr>
<td>43.763</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n29_s0/COUT</td>
</tr>
<tr>
<td>43.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n30_s0/CIN</td>
</tr>
<tr>
<td>43.798</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n30_s0/COUT</td>
</tr>
<tr>
<td>43.798</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n31_s0/CIN</td>
</tr>
<tr>
<td>43.833</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n31_s0/COUT</td>
</tr>
<tr>
<td>43.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n32_s0/CIN</td>
</tr>
<tr>
<td>43.868</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n32_s0/COUT</td>
</tr>
<tr>
<td>43.868</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C86[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n33_s0/CIN</td>
</tr>
<tr>
<td>43.903</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C86[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n33_s0/COUT</td>
</tr>
<tr>
<td>43.903</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C86[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n34_s0/CIN</td>
</tr>
<tr>
<td>43.939</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C86[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n34_s0/COUT</td>
</tr>
<tr>
<td>43.939</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C86[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n35_s0/CIN</td>
</tr>
<tr>
<td>43.974</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C86[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n35_s0/COUT</td>
</tr>
<tr>
<td>45.116</td>
<td>1.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C84[3][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/MaskInt_Z_s/I1</td>
</tr>
<tr>
<td>45.569</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C84[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/MaskInt_Z_s/F</td>
</tr>
<tr>
<td>46.063</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C84[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcApbif/rtc_rtcintr_s/I0</td>
</tr>
<tr>
<td>46.516</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C84[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcApbif/rtc_rtcintr_s/F</td>
</tr>
<tr>
<td>48.709</td>
<td>2.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C69[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s71/I1</td>
</tr>
<tr>
<td>49.171</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C69[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s71/F</td>
</tr>
<tr>
<td>49.172</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C69[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s68/I3</td>
</tr>
<tr>
<td>49.543</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C69[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s68/F</td>
</tr>
<tr>
<td>49.548</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C69[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s66/I2</td>
</tr>
<tr>
<td>50.103</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C69[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s66/F</td>
</tr>
<tr>
<td>51.786</td>
<td>1.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C66[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s63/I3</td>
</tr>
<tr>
<td>52.303</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C66[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s63/F</td>
</tr>
<tr>
<td>52.716</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C66[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s53/I3</td>
</tr>
<tr>
<td>53.087</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C66[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s53/F</td>
</tr>
<tr>
<td>53.605</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C70[3][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s44/I3</td>
</tr>
<tr>
<td>53.976</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C70[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s44/F</td>
</tr>
<tr>
<td>54.632</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C73[3][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s34/I3</td>
</tr>
<tr>
<td>55.181</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C73[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s34/F</td>
</tr>
<tr>
<td>55.182</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C73[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s20/I2</td>
</tr>
<tr>
<td>55.635</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R49C73[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s20/F</td>
</tr>
<tr>
<td>56.153</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C69[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s8/I2</td>
</tr>
<tr>
<td>56.615</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C69[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s8/F</td>
</tr>
<tr>
<td>56.788</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C68[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s2/I3</td>
</tr>
<tr>
<td>57.241</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R48C68[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s2/F</td>
</tr>
<tr>
<td>57.654</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C66[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s0/I3</td>
</tr>
<tr>
<td>58.203</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>58</td>
<td>R49C66[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s0/F</td>
</tr>
<tr>
<td>59.916</td>
<td>1.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C66[2][B]</td>
<td style=" font-weight:bold;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_12_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>51.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>6216</td>
<td>PLL_R[1]</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>51.690</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C66[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_12_s0/CLK</td>
</tr>
<tr>
<td>51.655</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_12_s0</td>
</tr>
<tr>
<td>51.620</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C66[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.276</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.414, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.504, 40.558%; route: 10.766, 58.188%; tC2Q: 0.232, 1.254%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.113</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>59.733</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_6</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R13C51[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_s2/Q</td>
</tr>
<tr>
<td>41.414</td>
<td>1.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C80[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0/CLK</td>
</tr>
<tr>
<td>41.646</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R9C80[0][B]</td>
<td style=" font-weight:bold;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0/Q</td>
</tr>
<tr>
<td>42.489</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n9_s0/I1</td>
</tr>
<tr>
<td>43.059</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C82[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n9_s0/COUT</td>
</tr>
<tr>
<td>43.059</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C82[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n10_s0/CIN</td>
</tr>
<tr>
<td>43.094</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C82[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n10_s0/COUT</td>
</tr>
<tr>
<td>43.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n11_s0/CIN</td>
</tr>
<tr>
<td>43.129</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C82[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n11_s0/COUT</td>
</tr>
<tr>
<td>43.129</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n12_s0/CIN</td>
</tr>
<tr>
<td>43.164</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C82[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n12_s0/COUT</td>
</tr>
<tr>
<td>43.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n13_s0/CIN</td>
</tr>
<tr>
<td>43.199</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C82[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n13_s0/COUT</td>
</tr>
<tr>
<td>43.199</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n14_s0/CIN</td>
</tr>
<tr>
<td>43.235</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C82[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n14_s0/COUT</td>
</tr>
<tr>
<td>43.235</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n15_s0/CIN</td>
</tr>
<tr>
<td>43.270</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n15_s0/COUT</td>
</tr>
<tr>
<td>43.270</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n16_s0/CIN</td>
</tr>
<tr>
<td>43.305</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n16_s0/COUT</td>
</tr>
<tr>
<td>43.305</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n17_s0/CIN</td>
</tr>
<tr>
<td>43.340</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n17_s0/COUT</td>
</tr>
<tr>
<td>43.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n18_s0/CIN</td>
</tr>
<tr>
<td>43.375</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n18_s0/COUT</td>
</tr>
<tr>
<td>43.375</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n19_s0/CIN</td>
</tr>
<tr>
<td>43.411</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n19_s0/COUT</td>
</tr>
<tr>
<td>43.411</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n20_s0/CIN</td>
</tr>
<tr>
<td>43.446</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n20_s0/COUT</td>
</tr>
<tr>
<td>43.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n21_s0/CIN</td>
</tr>
<tr>
<td>43.481</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n21_s0/COUT</td>
</tr>
<tr>
<td>43.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n22_s0/CIN</td>
</tr>
<tr>
<td>43.516</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n22_s0/COUT</td>
</tr>
<tr>
<td>43.516</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n23_s0/CIN</td>
</tr>
<tr>
<td>43.551</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n23_s0/COUT</td>
</tr>
<tr>
<td>43.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n24_s0/CIN</td>
</tr>
<tr>
<td>43.587</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n24_s0/COUT</td>
</tr>
<tr>
<td>43.587</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n25_s0/CIN</td>
</tr>
<tr>
<td>43.622</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n25_s0/COUT</td>
</tr>
<tr>
<td>43.622</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n26_s0/CIN</td>
</tr>
<tr>
<td>43.657</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n26_s0/COUT</td>
</tr>
<tr>
<td>43.657</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n27_s0/CIN</td>
</tr>
<tr>
<td>43.692</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n27_s0/COUT</td>
</tr>
<tr>
<td>43.692</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n28_s0/CIN</td>
</tr>
<tr>
<td>43.727</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n28_s0/COUT</td>
</tr>
<tr>
<td>43.727</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n29_s0/CIN</td>
</tr>
<tr>
<td>43.763</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n29_s0/COUT</td>
</tr>
<tr>
<td>43.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n30_s0/CIN</td>
</tr>
<tr>
<td>43.798</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n30_s0/COUT</td>
</tr>
<tr>
<td>43.798</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n31_s0/CIN</td>
</tr>
<tr>
<td>43.833</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n31_s0/COUT</td>
</tr>
<tr>
<td>43.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n32_s0/CIN</td>
</tr>
<tr>
<td>43.868</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n32_s0/COUT</td>
</tr>
<tr>
<td>43.868</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C86[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n33_s0/CIN</td>
</tr>
<tr>
<td>43.903</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C86[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n33_s0/COUT</td>
</tr>
<tr>
<td>43.903</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C86[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n34_s0/CIN</td>
</tr>
<tr>
<td>43.939</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C86[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n34_s0/COUT</td>
</tr>
<tr>
<td>43.939</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C86[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n35_s0/CIN</td>
</tr>
<tr>
<td>43.974</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C86[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n35_s0/COUT</td>
</tr>
<tr>
<td>45.116</td>
<td>1.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C84[3][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/MaskInt_Z_s/I1</td>
</tr>
<tr>
<td>45.569</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C84[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/MaskInt_Z_s/F</td>
</tr>
<tr>
<td>46.063</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C84[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcApbif/rtc_rtcintr_s/I0</td>
</tr>
<tr>
<td>46.516</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C84[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcApbif/rtc_rtcintr_s/F</td>
</tr>
<tr>
<td>48.709</td>
<td>2.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C69[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s71/I1</td>
</tr>
<tr>
<td>49.171</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C69[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s71/F</td>
</tr>
<tr>
<td>49.172</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C69[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s68/I3</td>
</tr>
<tr>
<td>49.543</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C69[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s68/F</td>
</tr>
<tr>
<td>49.548</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C69[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s66/I2</td>
</tr>
<tr>
<td>50.103</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C69[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s66/F</td>
</tr>
<tr>
<td>51.786</td>
<td>1.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C66[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s63/I3</td>
</tr>
<tr>
<td>52.303</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C66[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s63/F</td>
</tr>
<tr>
<td>52.716</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C66[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s53/I3</td>
</tr>
<tr>
<td>53.087</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C66[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s53/F</td>
</tr>
<tr>
<td>53.605</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C70[3][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s44/I3</td>
</tr>
<tr>
<td>53.976</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C70[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s44/F</td>
</tr>
<tr>
<td>54.632</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C73[3][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s34/I3</td>
</tr>
<tr>
<td>55.181</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C73[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s34/F</td>
</tr>
<tr>
<td>55.182</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C73[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s20/I2</td>
</tr>
<tr>
<td>55.635</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R49C73[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s20/F</td>
</tr>
<tr>
<td>56.153</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C69[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s8/I2</td>
</tr>
<tr>
<td>56.615</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C69[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s8/F</td>
</tr>
<tr>
<td>56.788</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C68[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s2/I3</td>
</tr>
<tr>
<td>57.241</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R48C68[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s2/F</td>
</tr>
<tr>
<td>57.654</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C66[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s0/I3</td>
</tr>
<tr>
<td>58.203</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>58</td>
<td>R49C66[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s0/F</td>
</tr>
<tr>
<td>59.733</td>
<td>1.530</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C66[2][B]</td>
<td style=" font-weight:bold;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>51.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>6216</td>
<td>PLL_R[1]</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>51.690</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C66[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_2_s0/CLK</td>
</tr>
<tr>
<td>51.655</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_2_s0</td>
</tr>
<tr>
<td>51.620</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C66[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.276</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.414, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.504, 40.965%; route: 10.582, 57.768%; tC2Q: 0.232, 1.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.113</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>59.733</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_6</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R13C51[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_s2/Q</td>
</tr>
<tr>
<td>41.414</td>
<td>1.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C80[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0/CLK</td>
</tr>
<tr>
<td>41.646</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R9C80[0][B]</td>
<td style=" font-weight:bold;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0/Q</td>
</tr>
<tr>
<td>42.489</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n9_s0/I1</td>
</tr>
<tr>
<td>43.059</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C82[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n9_s0/COUT</td>
</tr>
<tr>
<td>43.059</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C82[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n10_s0/CIN</td>
</tr>
<tr>
<td>43.094</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C82[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n10_s0/COUT</td>
</tr>
<tr>
<td>43.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n11_s0/CIN</td>
</tr>
<tr>
<td>43.129</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C82[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n11_s0/COUT</td>
</tr>
<tr>
<td>43.129</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n12_s0/CIN</td>
</tr>
<tr>
<td>43.164</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C82[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n12_s0/COUT</td>
</tr>
<tr>
<td>43.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n13_s0/CIN</td>
</tr>
<tr>
<td>43.199</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C82[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n13_s0/COUT</td>
</tr>
<tr>
<td>43.199</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n14_s0/CIN</td>
</tr>
<tr>
<td>43.235</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C82[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n14_s0/COUT</td>
</tr>
<tr>
<td>43.235</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n15_s0/CIN</td>
</tr>
<tr>
<td>43.270</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n15_s0/COUT</td>
</tr>
<tr>
<td>43.270</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n16_s0/CIN</td>
</tr>
<tr>
<td>43.305</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n16_s0/COUT</td>
</tr>
<tr>
<td>43.305</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n17_s0/CIN</td>
</tr>
<tr>
<td>43.340</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n17_s0/COUT</td>
</tr>
<tr>
<td>43.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n18_s0/CIN</td>
</tr>
<tr>
<td>43.375</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n18_s0/COUT</td>
</tr>
<tr>
<td>43.375</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n19_s0/CIN</td>
</tr>
<tr>
<td>43.411</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n19_s0/COUT</td>
</tr>
<tr>
<td>43.411</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n20_s0/CIN</td>
</tr>
<tr>
<td>43.446</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n20_s0/COUT</td>
</tr>
<tr>
<td>43.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n21_s0/CIN</td>
</tr>
<tr>
<td>43.481</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n21_s0/COUT</td>
</tr>
<tr>
<td>43.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n22_s0/CIN</td>
</tr>
<tr>
<td>43.516</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n22_s0/COUT</td>
</tr>
<tr>
<td>43.516</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n23_s0/CIN</td>
</tr>
<tr>
<td>43.551</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n23_s0/COUT</td>
</tr>
<tr>
<td>43.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n24_s0/CIN</td>
</tr>
<tr>
<td>43.587</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n24_s0/COUT</td>
</tr>
<tr>
<td>43.587</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n25_s0/CIN</td>
</tr>
<tr>
<td>43.622</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n25_s0/COUT</td>
</tr>
<tr>
<td>43.622</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n26_s0/CIN</td>
</tr>
<tr>
<td>43.657</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n26_s0/COUT</td>
</tr>
<tr>
<td>43.657</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n27_s0/CIN</td>
</tr>
<tr>
<td>43.692</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n27_s0/COUT</td>
</tr>
<tr>
<td>43.692</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n28_s0/CIN</td>
</tr>
<tr>
<td>43.727</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n28_s0/COUT</td>
</tr>
<tr>
<td>43.727</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n29_s0/CIN</td>
</tr>
<tr>
<td>43.763</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n29_s0/COUT</td>
</tr>
<tr>
<td>43.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n30_s0/CIN</td>
</tr>
<tr>
<td>43.798</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n30_s0/COUT</td>
</tr>
<tr>
<td>43.798</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n31_s0/CIN</td>
</tr>
<tr>
<td>43.833</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n31_s0/COUT</td>
</tr>
<tr>
<td>43.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n32_s0/CIN</td>
</tr>
<tr>
<td>43.868</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n32_s0/COUT</td>
</tr>
<tr>
<td>43.868</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C86[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n33_s0/CIN</td>
</tr>
<tr>
<td>43.903</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C86[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n33_s0/COUT</td>
</tr>
<tr>
<td>43.903</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C86[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n34_s0/CIN</td>
</tr>
<tr>
<td>43.939</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C86[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n34_s0/COUT</td>
</tr>
<tr>
<td>43.939</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C86[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n35_s0/CIN</td>
</tr>
<tr>
<td>43.974</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C86[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n35_s0/COUT</td>
</tr>
<tr>
<td>45.116</td>
<td>1.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C84[3][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/MaskInt_Z_s/I1</td>
</tr>
<tr>
<td>45.569</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C84[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/MaskInt_Z_s/F</td>
</tr>
<tr>
<td>46.063</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C84[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcApbif/rtc_rtcintr_s/I0</td>
</tr>
<tr>
<td>46.516</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C84[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcApbif/rtc_rtcintr_s/F</td>
</tr>
<tr>
<td>48.709</td>
<td>2.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C69[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s71/I1</td>
</tr>
<tr>
<td>49.171</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C69[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s71/F</td>
</tr>
<tr>
<td>49.172</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C69[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s68/I3</td>
</tr>
<tr>
<td>49.543</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C69[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s68/F</td>
</tr>
<tr>
<td>49.548</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C69[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s66/I2</td>
</tr>
<tr>
<td>50.103</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C69[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s66/F</td>
</tr>
<tr>
<td>51.786</td>
<td>1.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C66[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s63/I3</td>
</tr>
<tr>
<td>52.303</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C66[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s63/F</td>
</tr>
<tr>
<td>52.716</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C66[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s53/I3</td>
</tr>
<tr>
<td>53.087</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C66[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s53/F</td>
</tr>
<tr>
<td>53.605</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C70[3][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s44/I3</td>
</tr>
<tr>
<td>53.976</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C70[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s44/F</td>
</tr>
<tr>
<td>54.632</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C73[3][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s34/I3</td>
</tr>
<tr>
<td>55.181</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C73[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s34/F</td>
</tr>
<tr>
<td>55.182</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C73[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s20/I2</td>
</tr>
<tr>
<td>55.635</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R49C73[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s20/F</td>
</tr>
<tr>
<td>56.153</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C69[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s8/I2</td>
</tr>
<tr>
<td>56.615</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C69[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s8/F</td>
</tr>
<tr>
<td>56.788</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C68[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s2/I3</td>
</tr>
<tr>
<td>57.241</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R48C68[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s2/F</td>
</tr>
<tr>
<td>57.654</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C66[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s0/I3</td>
</tr>
<tr>
<td>58.203</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>58</td>
<td>R49C66[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s0/F</td>
</tr>
<tr>
<td>59.733</td>
<td>1.530</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C66[1][B]</td>
<td style=" font-weight:bold;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>51.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>6216</td>
<td>PLL_R[1]</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>51.690</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C66[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_13_s0/CLK</td>
</tr>
<tr>
<td>51.655</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_13_s0</td>
</tr>
<tr>
<td>51.620</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C66[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.276</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.414, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.504, 40.965%; route: 10.582, 57.768%; tC2Q: 0.232, 1.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.109</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>59.729</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_6</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R13C51[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_s2/Q</td>
</tr>
<tr>
<td>41.414</td>
<td>1.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C80[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0/CLK</td>
</tr>
<tr>
<td>41.646</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R9C80[0][B]</td>
<td style=" font-weight:bold;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0/Q</td>
</tr>
<tr>
<td>42.489</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n9_s0/I1</td>
</tr>
<tr>
<td>43.059</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C82[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n9_s0/COUT</td>
</tr>
<tr>
<td>43.059</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C82[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n10_s0/CIN</td>
</tr>
<tr>
<td>43.094</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C82[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n10_s0/COUT</td>
</tr>
<tr>
<td>43.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n11_s0/CIN</td>
</tr>
<tr>
<td>43.129</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C82[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n11_s0/COUT</td>
</tr>
<tr>
<td>43.129</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n12_s0/CIN</td>
</tr>
<tr>
<td>43.164</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C82[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n12_s0/COUT</td>
</tr>
<tr>
<td>43.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n13_s0/CIN</td>
</tr>
<tr>
<td>43.199</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C82[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n13_s0/COUT</td>
</tr>
<tr>
<td>43.199</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n14_s0/CIN</td>
</tr>
<tr>
<td>43.235</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C82[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n14_s0/COUT</td>
</tr>
<tr>
<td>43.235</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n15_s0/CIN</td>
</tr>
<tr>
<td>43.270</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n15_s0/COUT</td>
</tr>
<tr>
<td>43.270</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n16_s0/CIN</td>
</tr>
<tr>
<td>43.305</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n16_s0/COUT</td>
</tr>
<tr>
<td>43.305</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n17_s0/CIN</td>
</tr>
<tr>
<td>43.340</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n17_s0/COUT</td>
</tr>
<tr>
<td>43.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n18_s0/CIN</td>
</tr>
<tr>
<td>43.375</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n18_s0/COUT</td>
</tr>
<tr>
<td>43.375</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n19_s0/CIN</td>
</tr>
<tr>
<td>43.411</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n19_s0/COUT</td>
</tr>
<tr>
<td>43.411</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n20_s0/CIN</td>
</tr>
<tr>
<td>43.446</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n20_s0/COUT</td>
</tr>
<tr>
<td>43.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n21_s0/CIN</td>
</tr>
<tr>
<td>43.481</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n21_s0/COUT</td>
</tr>
<tr>
<td>43.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n22_s0/CIN</td>
</tr>
<tr>
<td>43.516</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n22_s0/COUT</td>
</tr>
<tr>
<td>43.516</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n23_s0/CIN</td>
</tr>
<tr>
<td>43.551</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n23_s0/COUT</td>
</tr>
<tr>
<td>43.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n24_s0/CIN</td>
</tr>
<tr>
<td>43.587</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n24_s0/COUT</td>
</tr>
<tr>
<td>43.587</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n25_s0/CIN</td>
</tr>
<tr>
<td>43.622</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n25_s0/COUT</td>
</tr>
<tr>
<td>43.622</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n26_s0/CIN</td>
</tr>
<tr>
<td>43.657</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n26_s0/COUT</td>
</tr>
<tr>
<td>43.657</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n27_s0/CIN</td>
</tr>
<tr>
<td>43.692</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n27_s0/COUT</td>
</tr>
<tr>
<td>43.692</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n28_s0/CIN</td>
</tr>
<tr>
<td>43.727</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n28_s0/COUT</td>
</tr>
<tr>
<td>43.727</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n29_s0/CIN</td>
</tr>
<tr>
<td>43.763</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n29_s0/COUT</td>
</tr>
<tr>
<td>43.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n30_s0/CIN</td>
</tr>
<tr>
<td>43.798</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n30_s0/COUT</td>
</tr>
<tr>
<td>43.798</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n31_s0/CIN</td>
</tr>
<tr>
<td>43.833</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n31_s0/COUT</td>
</tr>
<tr>
<td>43.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n32_s0/CIN</td>
</tr>
<tr>
<td>43.868</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n32_s0/COUT</td>
</tr>
<tr>
<td>43.868</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C86[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n33_s0/CIN</td>
</tr>
<tr>
<td>43.903</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C86[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n33_s0/COUT</td>
</tr>
<tr>
<td>43.903</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C86[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n34_s0/CIN</td>
</tr>
<tr>
<td>43.939</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C86[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n34_s0/COUT</td>
</tr>
<tr>
<td>43.939</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C86[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n35_s0/CIN</td>
</tr>
<tr>
<td>43.974</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C86[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n35_s0/COUT</td>
</tr>
<tr>
<td>45.116</td>
<td>1.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C84[3][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/MaskInt_Z_s/I1</td>
</tr>
<tr>
<td>45.569</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C84[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/MaskInt_Z_s/F</td>
</tr>
<tr>
<td>46.063</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C84[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcApbif/rtc_rtcintr_s/I0</td>
</tr>
<tr>
<td>46.516</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C84[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcApbif/rtc_rtcintr_s/F</td>
</tr>
<tr>
<td>48.709</td>
<td>2.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C69[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s71/I1</td>
</tr>
<tr>
<td>49.171</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C69[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s71/F</td>
</tr>
<tr>
<td>49.172</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C69[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s68/I3</td>
</tr>
<tr>
<td>49.543</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C69[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s68/F</td>
</tr>
<tr>
<td>49.548</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C69[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s66/I2</td>
</tr>
<tr>
<td>50.103</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C69[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s66/F</td>
</tr>
<tr>
<td>51.786</td>
<td>1.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C66[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s63/I3</td>
</tr>
<tr>
<td>52.303</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C66[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s63/F</td>
</tr>
<tr>
<td>52.716</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C66[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s53/I3</td>
</tr>
<tr>
<td>53.087</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C66[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s53/F</td>
</tr>
<tr>
<td>53.605</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C70[3][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s44/I3</td>
</tr>
<tr>
<td>53.976</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C70[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s44/F</td>
</tr>
<tr>
<td>54.632</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C73[3][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s34/I3</td>
</tr>
<tr>
<td>55.181</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C73[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s34/F</td>
</tr>
<tr>
<td>55.182</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C73[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s20/I2</td>
</tr>
<tr>
<td>55.635</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R49C73[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s20/F</td>
</tr>
<tr>
<td>56.153</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C69[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s8/I2</td>
</tr>
<tr>
<td>56.615</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C69[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s8/F</td>
</tr>
<tr>
<td>56.788</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C68[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s2/I3</td>
</tr>
<tr>
<td>57.241</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R48C68[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s2/F</td>
</tr>
<tr>
<td>57.654</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C66[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s0/I3</td>
</tr>
<tr>
<td>58.203</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>58</td>
<td>R49C66[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s0/F</td>
</tr>
<tr>
<td>59.729</td>
<td>1.526</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C67[2][A]</td>
<td style=" font-weight:bold;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>51.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>6216</td>
<td>PLL_R[1]</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>51.690</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C67[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_3_s0/CLK</td>
</tr>
<tr>
<td>51.655</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_3_s0</td>
</tr>
<tr>
<td>51.620</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C67[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.276</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.414, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.504, 40.973%; route: 10.579, 57.760%; tC2Q: 0.232, 1.267%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>59.556</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_6</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R13C51[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_s2/Q</td>
</tr>
<tr>
<td>41.414</td>
<td>1.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C80[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0/CLK</td>
</tr>
<tr>
<td>41.646</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R9C80[0][B]</td>
<td style=" font-weight:bold;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0/Q</td>
</tr>
<tr>
<td>42.489</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n9_s0/I1</td>
</tr>
<tr>
<td>43.059</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C82[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n9_s0/COUT</td>
</tr>
<tr>
<td>43.059</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C82[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n10_s0/CIN</td>
</tr>
<tr>
<td>43.094</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C82[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n10_s0/COUT</td>
</tr>
<tr>
<td>43.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n11_s0/CIN</td>
</tr>
<tr>
<td>43.129</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C82[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n11_s0/COUT</td>
</tr>
<tr>
<td>43.129</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n12_s0/CIN</td>
</tr>
<tr>
<td>43.164</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C82[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n12_s0/COUT</td>
</tr>
<tr>
<td>43.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n13_s0/CIN</td>
</tr>
<tr>
<td>43.199</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C82[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n13_s0/COUT</td>
</tr>
<tr>
<td>43.199</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n14_s0/CIN</td>
</tr>
<tr>
<td>43.235</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C82[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n14_s0/COUT</td>
</tr>
<tr>
<td>43.235</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n15_s0/CIN</td>
</tr>
<tr>
<td>43.270</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n15_s0/COUT</td>
</tr>
<tr>
<td>43.270</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n16_s0/CIN</td>
</tr>
<tr>
<td>43.305</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n16_s0/COUT</td>
</tr>
<tr>
<td>43.305</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n17_s0/CIN</td>
</tr>
<tr>
<td>43.340</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n17_s0/COUT</td>
</tr>
<tr>
<td>43.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n18_s0/CIN</td>
</tr>
<tr>
<td>43.375</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n18_s0/COUT</td>
</tr>
<tr>
<td>43.375</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n19_s0/CIN</td>
</tr>
<tr>
<td>43.411</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n19_s0/COUT</td>
</tr>
<tr>
<td>43.411</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n20_s0/CIN</td>
</tr>
<tr>
<td>43.446</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n20_s0/COUT</td>
</tr>
<tr>
<td>43.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n21_s0/CIN</td>
</tr>
<tr>
<td>43.481</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n21_s0/COUT</td>
</tr>
<tr>
<td>43.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n22_s0/CIN</td>
</tr>
<tr>
<td>43.516</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n22_s0/COUT</td>
</tr>
<tr>
<td>43.516</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n23_s0/CIN</td>
</tr>
<tr>
<td>43.551</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n23_s0/COUT</td>
</tr>
<tr>
<td>43.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n24_s0/CIN</td>
</tr>
<tr>
<td>43.587</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n24_s0/COUT</td>
</tr>
<tr>
<td>43.587</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n25_s0/CIN</td>
</tr>
<tr>
<td>43.622</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n25_s0/COUT</td>
</tr>
<tr>
<td>43.622</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n26_s0/CIN</td>
</tr>
<tr>
<td>43.657</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n26_s0/COUT</td>
</tr>
<tr>
<td>43.657</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n27_s0/CIN</td>
</tr>
<tr>
<td>43.692</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n27_s0/COUT</td>
</tr>
<tr>
<td>43.692</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n28_s0/CIN</td>
</tr>
<tr>
<td>43.727</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n28_s0/COUT</td>
</tr>
<tr>
<td>43.727</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n29_s0/CIN</td>
</tr>
<tr>
<td>43.763</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n29_s0/COUT</td>
</tr>
<tr>
<td>43.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n30_s0/CIN</td>
</tr>
<tr>
<td>43.798</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n30_s0/COUT</td>
</tr>
<tr>
<td>43.798</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n31_s0/CIN</td>
</tr>
<tr>
<td>43.833</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n31_s0/COUT</td>
</tr>
<tr>
<td>43.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n32_s0/CIN</td>
</tr>
<tr>
<td>43.868</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n32_s0/COUT</td>
</tr>
<tr>
<td>43.868</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C86[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n33_s0/CIN</td>
</tr>
<tr>
<td>43.903</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C86[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n33_s0/COUT</td>
</tr>
<tr>
<td>43.903</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C86[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n34_s0/CIN</td>
</tr>
<tr>
<td>43.939</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C86[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n34_s0/COUT</td>
</tr>
<tr>
<td>43.939</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C86[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n35_s0/CIN</td>
</tr>
<tr>
<td>43.974</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C86[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n35_s0/COUT</td>
</tr>
<tr>
<td>45.116</td>
<td>1.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C84[3][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/MaskInt_Z_s/I1</td>
</tr>
<tr>
<td>45.569</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C84[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/MaskInt_Z_s/F</td>
</tr>
<tr>
<td>46.063</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C84[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcApbif/rtc_rtcintr_s/I0</td>
</tr>
<tr>
<td>46.516</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C84[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcApbif/rtc_rtcintr_s/F</td>
</tr>
<tr>
<td>48.709</td>
<td>2.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C69[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s71/I1</td>
</tr>
<tr>
<td>49.171</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C69[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s71/F</td>
</tr>
<tr>
<td>49.172</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C69[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s68/I3</td>
</tr>
<tr>
<td>49.543</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C69[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s68/F</td>
</tr>
<tr>
<td>49.548</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C69[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s66/I2</td>
</tr>
<tr>
<td>50.103</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C69[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s66/F</td>
</tr>
<tr>
<td>51.786</td>
<td>1.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C66[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s63/I3</td>
</tr>
<tr>
<td>52.303</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C66[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s63/F</td>
</tr>
<tr>
<td>52.716</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C66[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s53/I3</td>
</tr>
<tr>
<td>53.087</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C66[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s53/F</td>
</tr>
<tr>
<td>53.605</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C70[3][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s44/I3</td>
</tr>
<tr>
<td>53.976</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C70[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s44/F</td>
</tr>
<tr>
<td>54.632</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C73[3][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s34/I3</td>
</tr>
<tr>
<td>55.181</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C73[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s34/F</td>
</tr>
<tr>
<td>55.182</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C73[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s20/I2</td>
</tr>
<tr>
<td>55.635</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R49C73[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s20/F</td>
</tr>
<tr>
<td>56.153</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C69[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s8/I2</td>
</tr>
<tr>
<td>56.615</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C69[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s8/F</td>
</tr>
<tr>
<td>56.788</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C68[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s2/I3</td>
</tr>
<tr>
<td>57.241</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R48C68[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s2/F</td>
</tr>
<tr>
<td>57.654</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C66[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s0/I3</td>
</tr>
<tr>
<td>58.203</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>58</td>
<td>R49C66[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s0/F</td>
</tr>
<tr>
<td>59.556</td>
<td>1.353</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C76[0][A]</td>
<td style=" font-weight:bold;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_25_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>51.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>6216</td>
<td>PLL_R[1]</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>51.690</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C76[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_25_s0/CLK</td>
</tr>
<tr>
<td>51.655</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_25_s0</td>
</tr>
<tr>
<td>51.620</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C76[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.276</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.414, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.504, 41.363%; route: 10.406, 57.358%; tC2Q: 0.232, 1.279%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>59.556</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_6</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R13C51[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_s2/Q</td>
</tr>
<tr>
<td>41.414</td>
<td>1.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C80[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0/CLK</td>
</tr>
<tr>
<td>41.646</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R9C80[0][B]</td>
<td style=" font-weight:bold;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0/Q</td>
</tr>
<tr>
<td>42.489</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n9_s0/I1</td>
</tr>
<tr>
<td>43.059</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C82[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n9_s0/COUT</td>
</tr>
<tr>
<td>43.059</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C82[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n10_s0/CIN</td>
</tr>
<tr>
<td>43.094</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C82[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n10_s0/COUT</td>
</tr>
<tr>
<td>43.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n11_s0/CIN</td>
</tr>
<tr>
<td>43.129</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C82[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n11_s0/COUT</td>
</tr>
<tr>
<td>43.129</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n12_s0/CIN</td>
</tr>
<tr>
<td>43.164</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C82[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n12_s0/COUT</td>
</tr>
<tr>
<td>43.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n13_s0/CIN</td>
</tr>
<tr>
<td>43.199</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C82[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n13_s0/COUT</td>
</tr>
<tr>
<td>43.199</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n14_s0/CIN</td>
</tr>
<tr>
<td>43.235</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C82[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n14_s0/COUT</td>
</tr>
<tr>
<td>43.235</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n15_s0/CIN</td>
</tr>
<tr>
<td>43.270</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n15_s0/COUT</td>
</tr>
<tr>
<td>43.270</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n16_s0/CIN</td>
</tr>
<tr>
<td>43.305</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n16_s0/COUT</td>
</tr>
<tr>
<td>43.305</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n17_s0/CIN</td>
</tr>
<tr>
<td>43.340</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n17_s0/COUT</td>
</tr>
<tr>
<td>43.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n18_s0/CIN</td>
</tr>
<tr>
<td>43.375</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n18_s0/COUT</td>
</tr>
<tr>
<td>43.375</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n19_s0/CIN</td>
</tr>
<tr>
<td>43.411</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n19_s0/COUT</td>
</tr>
<tr>
<td>43.411</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n20_s0/CIN</td>
</tr>
<tr>
<td>43.446</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n20_s0/COUT</td>
</tr>
<tr>
<td>43.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n21_s0/CIN</td>
</tr>
<tr>
<td>43.481</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n21_s0/COUT</td>
</tr>
<tr>
<td>43.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n22_s0/CIN</td>
</tr>
<tr>
<td>43.516</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n22_s0/COUT</td>
</tr>
<tr>
<td>43.516</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n23_s0/CIN</td>
</tr>
<tr>
<td>43.551</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n23_s0/COUT</td>
</tr>
<tr>
<td>43.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n24_s0/CIN</td>
</tr>
<tr>
<td>43.587</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n24_s0/COUT</td>
</tr>
<tr>
<td>43.587</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n25_s0/CIN</td>
</tr>
<tr>
<td>43.622</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n25_s0/COUT</td>
</tr>
<tr>
<td>43.622</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n26_s0/CIN</td>
</tr>
<tr>
<td>43.657</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n26_s0/COUT</td>
</tr>
<tr>
<td>43.657</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n27_s0/CIN</td>
</tr>
<tr>
<td>43.692</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n27_s0/COUT</td>
</tr>
<tr>
<td>43.692</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n28_s0/CIN</td>
</tr>
<tr>
<td>43.727</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n28_s0/COUT</td>
</tr>
<tr>
<td>43.727</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n29_s0/CIN</td>
</tr>
<tr>
<td>43.763</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n29_s0/COUT</td>
</tr>
<tr>
<td>43.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n30_s0/CIN</td>
</tr>
<tr>
<td>43.798</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n30_s0/COUT</td>
</tr>
<tr>
<td>43.798</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n31_s0/CIN</td>
</tr>
<tr>
<td>43.833</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n31_s0/COUT</td>
</tr>
<tr>
<td>43.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n32_s0/CIN</td>
</tr>
<tr>
<td>43.868</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n32_s0/COUT</td>
</tr>
<tr>
<td>43.868</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C86[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n33_s0/CIN</td>
</tr>
<tr>
<td>43.903</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C86[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n33_s0/COUT</td>
</tr>
<tr>
<td>43.903</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C86[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n34_s0/CIN</td>
</tr>
<tr>
<td>43.939</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C86[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n34_s0/COUT</td>
</tr>
<tr>
<td>43.939</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C86[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n35_s0/CIN</td>
</tr>
<tr>
<td>43.974</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C86[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n35_s0/COUT</td>
</tr>
<tr>
<td>45.116</td>
<td>1.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C84[3][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/MaskInt_Z_s/I1</td>
</tr>
<tr>
<td>45.569</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C84[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/MaskInt_Z_s/F</td>
</tr>
<tr>
<td>46.063</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C84[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcApbif/rtc_rtcintr_s/I0</td>
</tr>
<tr>
<td>46.516</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C84[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcApbif/rtc_rtcintr_s/F</td>
</tr>
<tr>
<td>48.709</td>
<td>2.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C69[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s71/I1</td>
</tr>
<tr>
<td>49.171</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C69[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s71/F</td>
</tr>
<tr>
<td>49.172</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C69[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s68/I3</td>
</tr>
<tr>
<td>49.543</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C69[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s68/F</td>
</tr>
<tr>
<td>49.548</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C69[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s66/I2</td>
</tr>
<tr>
<td>50.103</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C69[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s66/F</td>
</tr>
<tr>
<td>51.786</td>
<td>1.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C66[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s63/I3</td>
</tr>
<tr>
<td>52.303</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C66[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s63/F</td>
</tr>
<tr>
<td>52.716</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C66[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s53/I3</td>
</tr>
<tr>
<td>53.087</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C66[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s53/F</td>
</tr>
<tr>
<td>53.605</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C70[3][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s44/I3</td>
</tr>
<tr>
<td>53.976</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C70[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s44/F</td>
</tr>
<tr>
<td>54.632</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C73[3][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s34/I3</td>
</tr>
<tr>
<td>55.181</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C73[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s34/F</td>
</tr>
<tr>
<td>55.182</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C73[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s20/I2</td>
</tr>
<tr>
<td>55.635</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R49C73[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s20/F</td>
</tr>
<tr>
<td>56.153</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C69[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s8/I2</td>
</tr>
<tr>
<td>56.615</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C69[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s8/F</td>
</tr>
<tr>
<td>56.788</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C68[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s2/I3</td>
</tr>
<tr>
<td>57.241</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R48C68[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s2/F</td>
</tr>
<tr>
<td>57.654</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C66[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s0/I3</td>
</tr>
<tr>
<td>58.203</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>58</td>
<td>R49C66[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s0/F</td>
</tr>
<tr>
<td>59.556</td>
<td>1.353</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C76[2][A]</td>
<td style=" font-weight:bold;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_29_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>51.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>6216</td>
<td>PLL_R[1]</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>51.690</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C76[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_29_s0/CLK</td>
</tr>
<tr>
<td>51.655</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_29_s0</td>
</tr>
<tr>
<td>51.620</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C76[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.276</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.414, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.504, 41.363%; route: 10.406, 57.358%; tC2Q: 0.232, 1.279%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.929</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>59.549</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_6</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R13C51[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_s2/Q</td>
</tr>
<tr>
<td>41.414</td>
<td>1.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C80[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0/CLK</td>
</tr>
<tr>
<td>41.646</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R9C80[0][B]</td>
<td style=" font-weight:bold;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0/Q</td>
</tr>
<tr>
<td>42.489</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n9_s0/I1</td>
</tr>
<tr>
<td>43.059</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C82[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n9_s0/COUT</td>
</tr>
<tr>
<td>43.059</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C82[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n10_s0/CIN</td>
</tr>
<tr>
<td>43.094</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C82[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n10_s0/COUT</td>
</tr>
<tr>
<td>43.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n11_s0/CIN</td>
</tr>
<tr>
<td>43.129</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C82[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n11_s0/COUT</td>
</tr>
<tr>
<td>43.129</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n12_s0/CIN</td>
</tr>
<tr>
<td>43.164</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C82[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n12_s0/COUT</td>
</tr>
<tr>
<td>43.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n13_s0/CIN</td>
</tr>
<tr>
<td>43.199</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C82[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n13_s0/COUT</td>
</tr>
<tr>
<td>43.199</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n14_s0/CIN</td>
</tr>
<tr>
<td>43.235</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C82[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n14_s0/COUT</td>
</tr>
<tr>
<td>43.235</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n15_s0/CIN</td>
</tr>
<tr>
<td>43.270</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n15_s0/COUT</td>
</tr>
<tr>
<td>43.270</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n16_s0/CIN</td>
</tr>
<tr>
<td>43.305</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n16_s0/COUT</td>
</tr>
<tr>
<td>43.305</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n17_s0/CIN</td>
</tr>
<tr>
<td>43.340</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n17_s0/COUT</td>
</tr>
<tr>
<td>43.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n18_s0/CIN</td>
</tr>
<tr>
<td>43.375</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n18_s0/COUT</td>
</tr>
<tr>
<td>43.375</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n19_s0/CIN</td>
</tr>
<tr>
<td>43.411</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n19_s0/COUT</td>
</tr>
<tr>
<td>43.411</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n20_s0/CIN</td>
</tr>
<tr>
<td>43.446</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n20_s0/COUT</td>
</tr>
<tr>
<td>43.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n21_s0/CIN</td>
</tr>
<tr>
<td>43.481</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n21_s0/COUT</td>
</tr>
<tr>
<td>43.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n22_s0/CIN</td>
</tr>
<tr>
<td>43.516</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n22_s0/COUT</td>
</tr>
<tr>
<td>43.516</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n23_s0/CIN</td>
</tr>
<tr>
<td>43.551</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n23_s0/COUT</td>
</tr>
<tr>
<td>43.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n24_s0/CIN</td>
</tr>
<tr>
<td>43.587</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n24_s0/COUT</td>
</tr>
<tr>
<td>43.587</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n25_s0/CIN</td>
</tr>
<tr>
<td>43.622</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n25_s0/COUT</td>
</tr>
<tr>
<td>43.622</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n26_s0/CIN</td>
</tr>
<tr>
<td>43.657</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n26_s0/COUT</td>
</tr>
<tr>
<td>43.657</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n27_s0/CIN</td>
</tr>
<tr>
<td>43.692</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n27_s0/COUT</td>
</tr>
<tr>
<td>43.692</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n28_s0/CIN</td>
</tr>
<tr>
<td>43.727</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n28_s0/COUT</td>
</tr>
<tr>
<td>43.727</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n29_s0/CIN</td>
</tr>
<tr>
<td>43.763</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n29_s0/COUT</td>
</tr>
<tr>
<td>43.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n30_s0/CIN</td>
</tr>
<tr>
<td>43.798</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n30_s0/COUT</td>
</tr>
<tr>
<td>43.798</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n31_s0/CIN</td>
</tr>
<tr>
<td>43.833</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n31_s0/COUT</td>
</tr>
<tr>
<td>43.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n32_s0/CIN</td>
</tr>
<tr>
<td>43.868</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n32_s0/COUT</td>
</tr>
<tr>
<td>43.868</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C86[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n33_s0/CIN</td>
</tr>
<tr>
<td>43.903</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C86[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n33_s0/COUT</td>
</tr>
<tr>
<td>43.903</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C86[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n34_s0/CIN</td>
</tr>
<tr>
<td>43.939</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C86[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n34_s0/COUT</td>
</tr>
<tr>
<td>43.939</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C86[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n35_s0/CIN</td>
</tr>
<tr>
<td>43.974</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C86[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n35_s0/COUT</td>
</tr>
<tr>
<td>45.116</td>
<td>1.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C84[3][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/MaskInt_Z_s/I1</td>
</tr>
<tr>
<td>45.569</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C84[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/MaskInt_Z_s/F</td>
</tr>
<tr>
<td>46.063</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C84[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcApbif/rtc_rtcintr_s/I0</td>
</tr>
<tr>
<td>46.516</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C84[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcApbif/rtc_rtcintr_s/F</td>
</tr>
<tr>
<td>48.709</td>
<td>2.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C69[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s71/I1</td>
</tr>
<tr>
<td>49.171</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C69[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s71/F</td>
</tr>
<tr>
<td>49.172</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C69[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s68/I3</td>
</tr>
<tr>
<td>49.543</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C69[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s68/F</td>
</tr>
<tr>
<td>49.548</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C69[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s66/I2</td>
</tr>
<tr>
<td>50.103</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C69[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s66/F</td>
</tr>
<tr>
<td>51.786</td>
<td>1.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C66[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s63/I3</td>
</tr>
<tr>
<td>52.303</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C66[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s63/F</td>
</tr>
<tr>
<td>52.716</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C66[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s53/I3</td>
</tr>
<tr>
<td>53.087</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C66[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s53/F</td>
</tr>
<tr>
<td>53.605</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C70[3][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s44/I3</td>
</tr>
<tr>
<td>53.976</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C70[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s44/F</td>
</tr>
<tr>
<td>54.632</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C73[3][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s34/I3</td>
</tr>
<tr>
<td>55.181</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C73[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s34/F</td>
</tr>
<tr>
<td>55.182</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C73[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s20/I2</td>
</tr>
<tr>
<td>55.635</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R49C73[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s20/F</td>
</tr>
<tr>
<td>56.153</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C69[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s8/I2</td>
</tr>
<tr>
<td>56.615</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C69[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s8/F</td>
</tr>
<tr>
<td>56.788</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C68[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s2/I3</td>
</tr>
<tr>
<td>57.241</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R48C68[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s2/F</td>
</tr>
<tr>
<td>57.654</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C66[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s0/I3</td>
</tr>
<tr>
<td>58.203</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>58</td>
<td>R49C66[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s0/F</td>
</tr>
<tr>
<td>59.549</td>
<td>1.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C71[1][A]</td>
<td style=" font-weight:bold;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>51.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>6216</td>
<td>PLL_R[1]</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>51.690</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C71[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_9_s0/CLK</td>
</tr>
<tr>
<td>51.655</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_9_s0</td>
</tr>
<tr>
<td>51.620</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R55C71[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.276</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.414, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.504, 41.380%; route: 10.399, 57.341%; tC2Q: 0.232, 1.279%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.929</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>59.549</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_54_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_6</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R13C51[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_s2/Q</td>
</tr>
<tr>
<td>41.414</td>
<td>1.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C80[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0/CLK</td>
</tr>
<tr>
<td>41.646</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R9C80[0][B]</td>
<td style=" font-weight:bold;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0/Q</td>
</tr>
<tr>
<td>42.489</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n9_s0/I1</td>
</tr>
<tr>
<td>43.059</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C82[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n9_s0/COUT</td>
</tr>
<tr>
<td>43.059</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C82[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n10_s0/CIN</td>
</tr>
<tr>
<td>43.094</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C82[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n10_s0/COUT</td>
</tr>
<tr>
<td>43.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n11_s0/CIN</td>
</tr>
<tr>
<td>43.129</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C82[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n11_s0/COUT</td>
</tr>
<tr>
<td>43.129</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n12_s0/CIN</td>
</tr>
<tr>
<td>43.164</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C82[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n12_s0/COUT</td>
</tr>
<tr>
<td>43.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n13_s0/CIN</td>
</tr>
<tr>
<td>43.199</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C82[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n13_s0/COUT</td>
</tr>
<tr>
<td>43.199</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n14_s0/CIN</td>
</tr>
<tr>
<td>43.235</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C82[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n14_s0/COUT</td>
</tr>
<tr>
<td>43.235</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n15_s0/CIN</td>
</tr>
<tr>
<td>43.270</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n15_s0/COUT</td>
</tr>
<tr>
<td>43.270</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n16_s0/CIN</td>
</tr>
<tr>
<td>43.305</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n16_s0/COUT</td>
</tr>
<tr>
<td>43.305</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n17_s0/CIN</td>
</tr>
<tr>
<td>43.340</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n17_s0/COUT</td>
</tr>
<tr>
<td>43.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n18_s0/CIN</td>
</tr>
<tr>
<td>43.375</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n18_s0/COUT</td>
</tr>
<tr>
<td>43.375</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n19_s0/CIN</td>
</tr>
<tr>
<td>43.411</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n19_s0/COUT</td>
</tr>
<tr>
<td>43.411</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n20_s0/CIN</td>
</tr>
<tr>
<td>43.446</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n20_s0/COUT</td>
</tr>
<tr>
<td>43.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n21_s0/CIN</td>
</tr>
<tr>
<td>43.481</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n21_s0/COUT</td>
</tr>
<tr>
<td>43.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n22_s0/CIN</td>
</tr>
<tr>
<td>43.516</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n22_s0/COUT</td>
</tr>
<tr>
<td>43.516</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n23_s0/CIN</td>
</tr>
<tr>
<td>43.551</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n23_s0/COUT</td>
</tr>
<tr>
<td>43.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n24_s0/CIN</td>
</tr>
<tr>
<td>43.587</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n24_s0/COUT</td>
</tr>
<tr>
<td>43.587</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n25_s0/CIN</td>
</tr>
<tr>
<td>43.622</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n25_s0/COUT</td>
</tr>
<tr>
<td>43.622</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n26_s0/CIN</td>
</tr>
<tr>
<td>43.657</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n26_s0/COUT</td>
</tr>
<tr>
<td>43.657</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n27_s0/CIN</td>
</tr>
<tr>
<td>43.692</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n27_s0/COUT</td>
</tr>
<tr>
<td>43.692</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n28_s0/CIN</td>
</tr>
<tr>
<td>43.727</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n28_s0/COUT</td>
</tr>
<tr>
<td>43.727</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n29_s0/CIN</td>
</tr>
<tr>
<td>43.763</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n29_s0/COUT</td>
</tr>
<tr>
<td>43.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n30_s0/CIN</td>
</tr>
<tr>
<td>43.798</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n30_s0/COUT</td>
</tr>
<tr>
<td>43.798</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n31_s0/CIN</td>
</tr>
<tr>
<td>43.833</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n31_s0/COUT</td>
</tr>
<tr>
<td>43.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n32_s0/CIN</td>
</tr>
<tr>
<td>43.868</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n32_s0/COUT</td>
</tr>
<tr>
<td>43.868</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C86[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n33_s0/CIN</td>
</tr>
<tr>
<td>43.903</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C86[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n33_s0/COUT</td>
</tr>
<tr>
<td>43.903</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C86[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n34_s0/CIN</td>
</tr>
<tr>
<td>43.939</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C86[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n34_s0/COUT</td>
</tr>
<tr>
<td>43.939</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C86[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n35_s0/CIN</td>
</tr>
<tr>
<td>43.974</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C86[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n35_s0/COUT</td>
</tr>
<tr>
<td>45.116</td>
<td>1.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C84[3][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/MaskInt_Z_s/I1</td>
</tr>
<tr>
<td>45.569</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C84[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/MaskInt_Z_s/F</td>
</tr>
<tr>
<td>46.063</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C84[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcApbif/rtc_rtcintr_s/I0</td>
</tr>
<tr>
<td>46.516</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C84[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcApbif/rtc_rtcintr_s/F</td>
</tr>
<tr>
<td>48.709</td>
<td>2.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C69[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s71/I1</td>
</tr>
<tr>
<td>49.171</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C69[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s71/F</td>
</tr>
<tr>
<td>49.172</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C69[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s68/I3</td>
</tr>
<tr>
<td>49.543</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C69[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s68/F</td>
</tr>
<tr>
<td>49.548</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C69[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s66/I2</td>
</tr>
<tr>
<td>50.103</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C69[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s66/F</td>
</tr>
<tr>
<td>51.786</td>
<td>1.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C66[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s63/I3</td>
</tr>
<tr>
<td>52.303</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C66[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s63/F</td>
</tr>
<tr>
<td>52.716</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C66[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s53/I3</td>
</tr>
<tr>
<td>53.087</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C66[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s53/F</td>
</tr>
<tr>
<td>53.605</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C70[3][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s44/I3</td>
</tr>
<tr>
<td>53.976</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C70[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s44/F</td>
</tr>
<tr>
<td>54.632</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C73[3][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s34/I3</td>
</tr>
<tr>
<td>55.181</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C73[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s34/F</td>
</tr>
<tr>
<td>55.182</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C73[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s20/I2</td>
</tr>
<tr>
<td>55.635</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R49C73[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s20/F</td>
</tr>
<tr>
<td>56.153</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C69[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s8/I2</td>
</tr>
<tr>
<td>56.615</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C69[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s8/F</td>
</tr>
<tr>
<td>56.788</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C68[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s2/I3</td>
</tr>
<tr>
<td>57.241</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R48C68[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s2/F</td>
</tr>
<tr>
<td>57.654</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C66[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s0/I3</td>
</tr>
<tr>
<td>58.203</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>58</td>
<td>R49C66[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s0/F</td>
</tr>
<tr>
<td>59.549</td>
<td>1.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C70[2][A]</td>
<td style=" font-weight:bold;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_54_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>51.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>6216</td>
<td>PLL_R[1]</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>51.690</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C70[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_54_s0/CLK</td>
</tr>
<tr>
<td>51.655</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_54_s0</td>
</tr>
<tr>
<td>51.620</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R55C70[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_54_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.276</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.414, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.504, 41.380%; route: 10.399, 57.341%; tC2Q: 0.232, 1.279%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.926</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>59.545</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_6</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R13C51[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_s2/Q</td>
</tr>
<tr>
<td>41.414</td>
<td>1.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C80[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0/CLK</td>
</tr>
<tr>
<td>41.646</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R9C80[0][B]</td>
<td style=" font-weight:bold;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0/Q</td>
</tr>
<tr>
<td>42.489</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n9_s0/I1</td>
</tr>
<tr>
<td>43.059</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C82[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n9_s0/COUT</td>
</tr>
<tr>
<td>43.059</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C82[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n10_s0/CIN</td>
</tr>
<tr>
<td>43.094</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C82[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n10_s0/COUT</td>
</tr>
<tr>
<td>43.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n11_s0/CIN</td>
</tr>
<tr>
<td>43.129</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C82[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n11_s0/COUT</td>
</tr>
<tr>
<td>43.129</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n12_s0/CIN</td>
</tr>
<tr>
<td>43.164</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C82[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n12_s0/COUT</td>
</tr>
<tr>
<td>43.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n13_s0/CIN</td>
</tr>
<tr>
<td>43.199</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C82[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n13_s0/COUT</td>
</tr>
<tr>
<td>43.199</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n14_s0/CIN</td>
</tr>
<tr>
<td>43.235</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C82[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n14_s0/COUT</td>
</tr>
<tr>
<td>43.235</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n15_s0/CIN</td>
</tr>
<tr>
<td>43.270</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n15_s0/COUT</td>
</tr>
<tr>
<td>43.270</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n16_s0/CIN</td>
</tr>
<tr>
<td>43.305</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n16_s0/COUT</td>
</tr>
<tr>
<td>43.305</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n17_s0/CIN</td>
</tr>
<tr>
<td>43.340</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n17_s0/COUT</td>
</tr>
<tr>
<td>43.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n18_s0/CIN</td>
</tr>
<tr>
<td>43.375</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n18_s0/COUT</td>
</tr>
<tr>
<td>43.375</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n19_s0/CIN</td>
</tr>
<tr>
<td>43.411</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n19_s0/COUT</td>
</tr>
<tr>
<td>43.411</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n20_s0/CIN</td>
</tr>
<tr>
<td>43.446</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n20_s0/COUT</td>
</tr>
<tr>
<td>43.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n21_s0/CIN</td>
</tr>
<tr>
<td>43.481</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n21_s0/COUT</td>
</tr>
<tr>
<td>43.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n22_s0/CIN</td>
</tr>
<tr>
<td>43.516</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n22_s0/COUT</td>
</tr>
<tr>
<td>43.516</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n23_s0/CIN</td>
</tr>
<tr>
<td>43.551</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n23_s0/COUT</td>
</tr>
<tr>
<td>43.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n24_s0/CIN</td>
</tr>
<tr>
<td>43.587</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n24_s0/COUT</td>
</tr>
<tr>
<td>43.587</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n25_s0/CIN</td>
</tr>
<tr>
<td>43.622</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n25_s0/COUT</td>
</tr>
<tr>
<td>43.622</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n26_s0/CIN</td>
</tr>
<tr>
<td>43.657</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n26_s0/COUT</td>
</tr>
<tr>
<td>43.657</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n27_s0/CIN</td>
</tr>
<tr>
<td>43.692</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n27_s0/COUT</td>
</tr>
<tr>
<td>43.692</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n28_s0/CIN</td>
</tr>
<tr>
<td>43.727</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n28_s0/COUT</td>
</tr>
<tr>
<td>43.727</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n29_s0/CIN</td>
</tr>
<tr>
<td>43.763</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n29_s0/COUT</td>
</tr>
<tr>
<td>43.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n30_s0/CIN</td>
</tr>
<tr>
<td>43.798</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n30_s0/COUT</td>
</tr>
<tr>
<td>43.798</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n31_s0/CIN</td>
</tr>
<tr>
<td>43.833</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n31_s0/COUT</td>
</tr>
<tr>
<td>43.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n32_s0/CIN</td>
</tr>
<tr>
<td>43.868</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n32_s0/COUT</td>
</tr>
<tr>
<td>43.868</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C86[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n33_s0/CIN</td>
</tr>
<tr>
<td>43.903</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C86[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n33_s0/COUT</td>
</tr>
<tr>
<td>43.903</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C86[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n34_s0/CIN</td>
</tr>
<tr>
<td>43.939</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C86[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n34_s0/COUT</td>
</tr>
<tr>
<td>43.939</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C86[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n35_s0/CIN</td>
</tr>
<tr>
<td>43.974</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C86[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n35_s0/COUT</td>
</tr>
<tr>
<td>45.116</td>
<td>1.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C84[3][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/MaskInt_Z_s/I1</td>
</tr>
<tr>
<td>45.569</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C84[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/MaskInt_Z_s/F</td>
</tr>
<tr>
<td>46.063</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C84[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcApbif/rtc_rtcintr_s/I0</td>
</tr>
<tr>
<td>46.516</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C84[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcApbif/rtc_rtcintr_s/F</td>
</tr>
<tr>
<td>48.709</td>
<td>2.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C69[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s71/I1</td>
</tr>
<tr>
<td>49.171</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C69[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s71/F</td>
</tr>
<tr>
<td>49.172</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C69[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s68/I3</td>
</tr>
<tr>
<td>49.543</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C69[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s68/F</td>
</tr>
<tr>
<td>49.548</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C69[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s66/I2</td>
</tr>
<tr>
<td>50.103</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C69[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s66/F</td>
</tr>
<tr>
<td>51.786</td>
<td>1.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C66[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s63/I3</td>
</tr>
<tr>
<td>52.303</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C66[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s63/F</td>
</tr>
<tr>
<td>52.716</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C66[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s53/I3</td>
</tr>
<tr>
<td>53.087</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C66[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s53/F</td>
</tr>
<tr>
<td>53.605</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C70[3][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s44/I3</td>
</tr>
<tr>
<td>53.976</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C70[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s44/F</td>
</tr>
<tr>
<td>54.632</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C73[3][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s34/I3</td>
</tr>
<tr>
<td>55.181</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C73[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s34/F</td>
</tr>
<tr>
<td>55.182</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C73[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s20/I2</td>
</tr>
<tr>
<td>55.635</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R49C73[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s20/F</td>
</tr>
<tr>
<td>56.153</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C69[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s8/I2</td>
</tr>
<tr>
<td>56.615</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C69[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s8/F</td>
</tr>
<tr>
<td>56.788</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C68[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s2/I3</td>
</tr>
<tr>
<td>57.241</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R48C68[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s2/F</td>
</tr>
<tr>
<td>57.654</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C66[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s0/I3</td>
</tr>
<tr>
<td>58.203</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>58</td>
<td>R49C66[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s0/F</td>
</tr>
<tr>
<td>59.545</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C67[1][B]</td>
<td style=" font-weight:bold;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>51.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>6216</td>
<td>PLL_R[1]</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>51.690</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C67[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_7_s0/CLK</td>
</tr>
<tr>
<td>51.655</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_7_s0</td>
</tr>
<tr>
<td>51.620</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C67[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.276</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.414, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.504, 41.388%; route: 10.395, 57.332%; tC2Q: 0.232, 1.280%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.926</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>59.545</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_6</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R13C51[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_s2/Q</td>
</tr>
<tr>
<td>41.414</td>
<td>1.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C80[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0/CLK</td>
</tr>
<tr>
<td>41.646</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R9C80[0][B]</td>
<td style=" font-weight:bold;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0/Q</td>
</tr>
<tr>
<td>42.489</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n9_s0/I1</td>
</tr>
<tr>
<td>43.059</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C82[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n9_s0/COUT</td>
</tr>
<tr>
<td>43.059</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C82[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n10_s0/CIN</td>
</tr>
<tr>
<td>43.094</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C82[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n10_s0/COUT</td>
</tr>
<tr>
<td>43.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n11_s0/CIN</td>
</tr>
<tr>
<td>43.129</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C82[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n11_s0/COUT</td>
</tr>
<tr>
<td>43.129</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n12_s0/CIN</td>
</tr>
<tr>
<td>43.164</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C82[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n12_s0/COUT</td>
</tr>
<tr>
<td>43.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n13_s0/CIN</td>
</tr>
<tr>
<td>43.199</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C82[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n13_s0/COUT</td>
</tr>
<tr>
<td>43.199</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n14_s0/CIN</td>
</tr>
<tr>
<td>43.235</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C82[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n14_s0/COUT</td>
</tr>
<tr>
<td>43.235</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n15_s0/CIN</td>
</tr>
<tr>
<td>43.270</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n15_s0/COUT</td>
</tr>
<tr>
<td>43.270</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n16_s0/CIN</td>
</tr>
<tr>
<td>43.305</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n16_s0/COUT</td>
</tr>
<tr>
<td>43.305</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n17_s0/CIN</td>
</tr>
<tr>
<td>43.340</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n17_s0/COUT</td>
</tr>
<tr>
<td>43.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n18_s0/CIN</td>
</tr>
<tr>
<td>43.375</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n18_s0/COUT</td>
</tr>
<tr>
<td>43.375</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n19_s0/CIN</td>
</tr>
<tr>
<td>43.411</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n19_s0/COUT</td>
</tr>
<tr>
<td>43.411</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n20_s0/CIN</td>
</tr>
<tr>
<td>43.446</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n20_s0/COUT</td>
</tr>
<tr>
<td>43.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n21_s0/CIN</td>
</tr>
<tr>
<td>43.481</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n21_s0/COUT</td>
</tr>
<tr>
<td>43.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n22_s0/CIN</td>
</tr>
<tr>
<td>43.516</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n22_s0/COUT</td>
</tr>
<tr>
<td>43.516</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n23_s0/CIN</td>
</tr>
<tr>
<td>43.551</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n23_s0/COUT</td>
</tr>
<tr>
<td>43.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n24_s0/CIN</td>
</tr>
<tr>
<td>43.587</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n24_s0/COUT</td>
</tr>
<tr>
<td>43.587</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n25_s0/CIN</td>
</tr>
<tr>
<td>43.622</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n25_s0/COUT</td>
</tr>
<tr>
<td>43.622</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n26_s0/CIN</td>
</tr>
<tr>
<td>43.657</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n26_s0/COUT</td>
</tr>
<tr>
<td>43.657</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n27_s0/CIN</td>
</tr>
<tr>
<td>43.692</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n27_s0/COUT</td>
</tr>
<tr>
<td>43.692</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n28_s0/CIN</td>
</tr>
<tr>
<td>43.727</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n28_s0/COUT</td>
</tr>
<tr>
<td>43.727</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n29_s0/CIN</td>
</tr>
<tr>
<td>43.763</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n29_s0/COUT</td>
</tr>
<tr>
<td>43.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n30_s0/CIN</td>
</tr>
<tr>
<td>43.798</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n30_s0/COUT</td>
</tr>
<tr>
<td>43.798</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n31_s0/CIN</td>
</tr>
<tr>
<td>43.833</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n31_s0/COUT</td>
</tr>
<tr>
<td>43.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n32_s0/CIN</td>
</tr>
<tr>
<td>43.868</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n32_s0/COUT</td>
</tr>
<tr>
<td>43.868</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C86[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n33_s0/CIN</td>
</tr>
<tr>
<td>43.903</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C86[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n33_s0/COUT</td>
</tr>
<tr>
<td>43.903</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C86[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n34_s0/CIN</td>
</tr>
<tr>
<td>43.939</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C86[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n34_s0/COUT</td>
</tr>
<tr>
<td>43.939</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C86[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n35_s0/CIN</td>
</tr>
<tr>
<td>43.974</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C86[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n35_s0/COUT</td>
</tr>
<tr>
<td>45.116</td>
<td>1.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C84[3][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/MaskInt_Z_s/I1</td>
</tr>
<tr>
<td>45.569</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C84[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/MaskInt_Z_s/F</td>
</tr>
<tr>
<td>46.063</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C84[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcApbif/rtc_rtcintr_s/I0</td>
</tr>
<tr>
<td>46.516</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C84[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcApbif/rtc_rtcintr_s/F</td>
</tr>
<tr>
<td>48.709</td>
<td>2.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C69[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s71/I1</td>
</tr>
<tr>
<td>49.171</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C69[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s71/F</td>
</tr>
<tr>
<td>49.172</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C69[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s68/I3</td>
</tr>
<tr>
<td>49.543</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C69[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s68/F</td>
</tr>
<tr>
<td>49.548</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C69[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s66/I2</td>
</tr>
<tr>
<td>50.103</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C69[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s66/F</td>
</tr>
<tr>
<td>51.786</td>
<td>1.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C66[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s63/I3</td>
</tr>
<tr>
<td>52.303</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C66[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s63/F</td>
</tr>
<tr>
<td>52.716</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C66[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s53/I3</td>
</tr>
<tr>
<td>53.087</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C66[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s53/F</td>
</tr>
<tr>
<td>53.605</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C70[3][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s44/I3</td>
</tr>
<tr>
<td>53.976</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C70[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s44/F</td>
</tr>
<tr>
<td>54.632</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C73[3][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s34/I3</td>
</tr>
<tr>
<td>55.181</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C73[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s34/F</td>
</tr>
<tr>
<td>55.182</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C73[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s20/I2</td>
</tr>
<tr>
<td>55.635</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R49C73[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s20/F</td>
</tr>
<tr>
<td>56.153</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C69[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s8/I2</td>
</tr>
<tr>
<td>56.615</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C69[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s8/F</td>
</tr>
<tr>
<td>56.788</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C68[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s2/I3</td>
</tr>
<tr>
<td>57.241</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R48C68[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s2/F</td>
</tr>
<tr>
<td>57.654</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C66[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s0/I3</td>
</tr>
<tr>
<td>58.203</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>58</td>
<td>R49C66[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s0/F</td>
</tr>
<tr>
<td>59.545</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C67[2][B]</td>
<td style=" font-weight:bold;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_16_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>51.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>6216</td>
<td>PLL_R[1]</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>51.690</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C67[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_16_s0/CLK</td>
</tr>
<tr>
<td>51.655</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_16_s0</td>
</tr>
<tr>
<td>51.620</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C67[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.276</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.414, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.504, 41.388%; route: 10.395, 57.332%; tC2Q: 0.232, 1.280%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.926</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>59.545</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_6</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R13C51[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_s2/Q</td>
</tr>
<tr>
<td>41.414</td>
<td>1.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C80[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0/CLK</td>
</tr>
<tr>
<td>41.646</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R9C80[0][B]</td>
<td style=" font-weight:bold;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0/Q</td>
</tr>
<tr>
<td>42.489</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n9_s0/I1</td>
</tr>
<tr>
<td>43.059</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C82[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n9_s0/COUT</td>
</tr>
<tr>
<td>43.059</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C82[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n10_s0/CIN</td>
</tr>
<tr>
<td>43.094</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C82[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n10_s0/COUT</td>
</tr>
<tr>
<td>43.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n11_s0/CIN</td>
</tr>
<tr>
<td>43.129</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C82[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n11_s0/COUT</td>
</tr>
<tr>
<td>43.129</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n12_s0/CIN</td>
</tr>
<tr>
<td>43.164</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C82[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n12_s0/COUT</td>
</tr>
<tr>
<td>43.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n13_s0/CIN</td>
</tr>
<tr>
<td>43.199</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C82[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n13_s0/COUT</td>
</tr>
<tr>
<td>43.199</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n14_s0/CIN</td>
</tr>
<tr>
<td>43.235</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C82[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n14_s0/COUT</td>
</tr>
<tr>
<td>43.235</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n15_s0/CIN</td>
</tr>
<tr>
<td>43.270</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n15_s0/COUT</td>
</tr>
<tr>
<td>43.270</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n16_s0/CIN</td>
</tr>
<tr>
<td>43.305</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n16_s0/COUT</td>
</tr>
<tr>
<td>43.305</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n17_s0/CIN</td>
</tr>
<tr>
<td>43.340</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n17_s0/COUT</td>
</tr>
<tr>
<td>43.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n18_s0/CIN</td>
</tr>
<tr>
<td>43.375</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n18_s0/COUT</td>
</tr>
<tr>
<td>43.375</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n19_s0/CIN</td>
</tr>
<tr>
<td>43.411</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n19_s0/COUT</td>
</tr>
<tr>
<td>43.411</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n20_s0/CIN</td>
</tr>
<tr>
<td>43.446</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n20_s0/COUT</td>
</tr>
<tr>
<td>43.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n21_s0/CIN</td>
</tr>
<tr>
<td>43.481</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n21_s0/COUT</td>
</tr>
<tr>
<td>43.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n22_s0/CIN</td>
</tr>
<tr>
<td>43.516</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n22_s0/COUT</td>
</tr>
<tr>
<td>43.516</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n23_s0/CIN</td>
</tr>
<tr>
<td>43.551</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n23_s0/COUT</td>
</tr>
<tr>
<td>43.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n24_s0/CIN</td>
</tr>
<tr>
<td>43.587</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n24_s0/COUT</td>
</tr>
<tr>
<td>43.587</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n25_s0/CIN</td>
</tr>
<tr>
<td>43.622</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n25_s0/COUT</td>
</tr>
<tr>
<td>43.622</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n26_s0/CIN</td>
</tr>
<tr>
<td>43.657</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n26_s0/COUT</td>
</tr>
<tr>
<td>43.657</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n27_s0/CIN</td>
</tr>
<tr>
<td>43.692</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n27_s0/COUT</td>
</tr>
<tr>
<td>43.692</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n28_s0/CIN</td>
</tr>
<tr>
<td>43.727</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n28_s0/COUT</td>
</tr>
<tr>
<td>43.727</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n29_s0/CIN</td>
</tr>
<tr>
<td>43.763</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n29_s0/COUT</td>
</tr>
<tr>
<td>43.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n30_s0/CIN</td>
</tr>
<tr>
<td>43.798</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n30_s0/COUT</td>
</tr>
<tr>
<td>43.798</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n31_s0/CIN</td>
</tr>
<tr>
<td>43.833</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n31_s0/COUT</td>
</tr>
<tr>
<td>43.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n32_s0/CIN</td>
</tr>
<tr>
<td>43.868</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n32_s0/COUT</td>
</tr>
<tr>
<td>43.868</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C86[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n33_s0/CIN</td>
</tr>
<tr>
<td>43.903</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C86[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n33_s0/COUT</td>
</tr>
<tr>
<td>43.903</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C86[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n34_s0/CIN</td>
</tr>
<tr>
<td>43.939</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C86[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n34_s0/COUT</td>
</tr>
<tr>
<td>43.939</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C86[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n35_s0/CIN</td>
</tr>
<tr>
<td>43.974</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C86[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n35_s0/COUT</td>
</tr>
<tr>
<td>45.116</td>
<td>1.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C84[3][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/MaskInt_Z_s/I1</td>
</tr>
<tr>
<td>45.569</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C84[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/MaskInt_Z_s/F</td>
</tr>
<tr>
<td>46.063</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C84[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcApbif/rtc_rtcintr_s/I0</td>
</tr>
<tr>
<td>46.516</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C84[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcApbif/rtc_rtcintr_s/F</td>
</tr>
<tr>
<td>48.709</td>
<td>2.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C69[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s71/I1</td>
</tr>
<tr>
<td>49.171</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C69[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s71/F</td>
</tr>
<tr>
<td>49.172</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C69[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s68/I3</td>
</tr>
<tr>
<td>49.543</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C69[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s68/F</td>
</tr>
<tr>
<td>49.548</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C69[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s66/I2</td>
</tr>
<tr>
<td>50.103</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C69[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s66/F</td>
</tr>
<tr>
<td>51.786</td>
<td>1.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C66[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s63/I3</td>
</tr>
<tr>
<td>52.303</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C66[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s63/F</td>
</tr>
<tr>
<td>52.716</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C66[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s53/I3</td>
</tr>
<tr>
<td>53.087</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C66[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s53/F</td>
</tr>
<tr>
<td>53.605</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C70[3][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s44/I3</td>
</tr>
<tr>
<td>53.976</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C70[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s44/F</td>
</tr>
<tr>
<td>54.632</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C73[3][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s34/I3</td>
</tr>
<tr>
<td>55.181</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C73[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s34/F</td>
</tr>
<tr>
<td>55.182</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C73[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s20/I2</td>
</tr>
<tr>
<td>55.635</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R49C73[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s20/F</td>
</tr>
<tr>
<td>56.153</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C69[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s8/I2</td>
</tr>
<tr>
<td>56.615</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C69[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s8/F</td>
</tr>
<tr>
<td>56.788</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C68[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s2/I3</td>
</tr>
<tr>
<td>57.241</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R48C68[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s2/F</td>
</tr>
<tr>
<td>57.654</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C66[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s0/I3</td>
</tr>
<tr>
<td>58.203</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>58</td>
<td>R49C66[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s0/F</td>
</tr>
<tr>
<td>59.545</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C66[2][B]</td>
<td style=" font-weight:bold;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_17_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>51.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>6216</td>
<td>PLL_R[1]</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>51.690</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C66[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_17_s0/CLK</td>
</tr>
<tr>
<td>51.655</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_17_s0</td>
</tr>
<tr>
<td>51.620</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C66[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.276</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.414, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.504, 41.388%; route: 10.395, 57.332%; tC2Q: 0.232, 1.280%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.926</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>59.545</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_6</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R13C51[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_s2/Q</td>
</tr>
<tr>
<td>41.414</td>
<td>1.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C80[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0/CLK</td>
</tr>
<tr>
<td>41.646</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R9C80[0][B]</td>
<td style=" font-weight:bold;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0/Q</td>
</tr>
<tr>
<td>42.489</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n9_s0/I1</td>
</tr>
<tr>
<td>43.059</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C82[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n9_s0/COUT</td>
</tr>
<tr>
<td>43.059</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C82[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n10_s0/CIN</td>
</tr>
<tr>
<td>43.094</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C82[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n10_s0/COUT</td>
</tr>
<tr>
<td>43.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n11_s0/CIN</td>
</tr>
<tr>
<td>43.129</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C82[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n11_s0/COUT</td>
</tr>
<tr>
<td>43.129</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n12_s0/CIN</td>
</tr>
<tr>
<td>43.164</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C82[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n12_s0/COUT</td>
</tr>
<tr>
<td>43.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n13_s0/CIN</td>
</tr>
<tr>
<td>43.199</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C82[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n13_s0/COUT</td>
</tr>
<tr>
<td>43.199</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n14_s0/CIN</td>
</tr>
<tr>
<td>43.235</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C82[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n14_s0/COUT</td>
</tr>
<tr>
<td>43.235</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n15_s0/CIN</td>
</tr>
<tr>
<td>43.270</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n15_s0/COUT</td>
</tr>
<tr>
<td>43.270</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n16_s0/CIN</td>
</tr>
<tr>
<td>43.305</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n16_s0/COUT</td>
</tr>
<tr>
<td>43.305</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n17_s0/CIN</td>
</tr>
<tr>
<td>43.340</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n17_s0/COUT</td>
</tr>
<tr>
<td>43.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n18_s0/CIN</td>
</tr>
<tr>
<td>43.375</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n18_s0/COUT</td>
</tr>
<tr>
<td>43.375</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n19_s0/CIN</td>
</tr>
<tr>
<td>43.411</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n19_s0/COUT</td>
</tr>
<tr>
<td>43.411</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n20_s0/CIN</td>
</tr>
<tr>
<td>43.446</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n20_s0/COUT</td>
</tr>
<tr>
<td>43.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n21_s0/CIN</td>
</tr>
<tr>
<td>43.481</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n21_s0/COUT</td>
</tr>
<tr>
<td>43.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n22_s0/CIN</td>
</tr>
<tr>
<td>43.516</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n22_s0/COUT</td>
</tr>
<tr>
<td>43.516</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n23_s0/CIN</td>
</tr>
<tr>
<td>43.551</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n23_s0/COUT</td>
</tr>
<tr>
<td>43.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n24_s0/CIN</td>
</tr>
<tr>
<td>43.587</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n24_s0/COUT</td>
</tr>
<tr>
<td>43.587</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n25_s0/CIN</td>
</tr>
<tr>
<td>43.622</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n25_s0/COUT</td>
</tr>
<tr>
<td>43.622</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n26_s0/CIN</td>
</tr>
<tr>
<td>43.657</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n26_s0/COUT</td>
</tr>
<tr>
<td>43.657</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n27_s0/CIN</td>
</tr>
<tr>
<td>43.692</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n27_s0/COUT</td>
</tr>
<tr>
<td>43.692</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n28_s0/CIN</td>
</tr>
<tr>
<td>43.727</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n28_s0/COUT</td>
</tr>
<tr>
<td>43.727</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n29_s0/CIN</td>
</tr>
<tr>
<td>43.763</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n29_s0/COUT</td>
</tr>
<tr>
<td>43.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n30_s0/CIN</td>
</tr>
<tr>
<td>43.798</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n30_s0/COUT</td>
</tr>
<tr>
<td>43.798</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n31_s0/CIN</td>
</tr>
<tr>
<td>43.833</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n31_s0/COUT</td>
</tr>
<tr>
<td>43.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n32_s0/CIN</td>
</tr>
<tr>
<td>43.868</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n32_s0/COUT</td>
</tr>
<tr>
<td>43.868</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C86[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n33_s0/CIN</td>
</tr>
<tr>
<td>43.903</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C86[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n33_s0/COUT</td>
</tr>
<tr>
<td>43.903</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C86[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n34_s0/CIN</td>
</tr>
<tr>
<td>43.939</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C86[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n34_s0/COUT</td>
</tr>
<tr>
<td>43.939</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C86[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n35_s0/CIN</td>
</tr>
<tr>
<td>43.974</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C86[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n35_s0/COUT</td>
</tr>
<tr>
<td>45.116</td>
<td>1.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C84[3][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/MaskInt_Z_s/I1</td>
</tr>
<tr>
<td>45.569</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C84[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/MaskInt_Z_s/F</td>
</tr>
<tr>
<td>46.063</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C84[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcApbif/rtc_rtcintr_s/I0</td>
</tr>
<tr>
<td>46.516</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C84[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcApbif/rtc_rtcintr_s/F</td>
</tr>
<tr>
<td>48.709</td>
<td>2.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C69[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s71/I1</td>
</tr>
<tr>
<td>49.171</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C69[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s71/F</td>
</tr>
<tr>
<td>49.172</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C69[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s68/I3</td>
</tr>
<tr>
<td>49.543</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C69[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s68/F</td>
</tr>
<tr>
<td>49.548</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C69[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s66/I2</td>
</tr>
<tr>
<td>50.103</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C69[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s66/F</td>
</tr>
<tr>
<td>51.786</td>
<td>1.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C66[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s63/I3</td>
</tr>
<tr>
<td>52.303</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C66[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s63/F</td>
</tr>
<tr>
<td>52.716</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C66[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s53/I3</td>
</tr>
<tr>
<td>53.087</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C66[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s53/F</td>
</tr>
<tr>
<td>53.605</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C70[3][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s44/I3</td>
</tr>
<tr>
<td>53.976</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C70[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s44/F</td>
</tr>
<tr>
<td>54.632</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C73[3][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s34/I3</td>
</tr>
<tr>
<td>55.181</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C73[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s34/F</td>
</tr>
<tr>
<td>55.182</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C73[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s20/I2</td>
</tr>
<tr>
<td>55.635</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R49C73[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s20/F</td>
</tr>
<tr>
<td>56.153</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C69[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s8/I2</td>
</tr>
<tr>
<td>56.615</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C69[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s8/F</td>
</tr>
<tr>
<td>56.788</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C68[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s2/I3</td>
</tr>
<tr>
<td>57.241</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R48C68[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s2/F</td>
</tr>
<tr>
<td>57.654</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C66[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s0/I3</td>
</tr>
<tr>
<td>58.203</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>58</td>
<td>R49C66[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s0/F</td>
</tr>
<tr>
<td>59.545</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C66[0][A]</td>
<td style=" font-weight:bold;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_20_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>51.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>6216</td>
<td>PLL_R[1]</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>51.690</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C66[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_20_s0/CLK</td>
</tr>
<tr>
<td>51.655</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_20_s0</td>
</tr>
<tr>
<td>51.620</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C66[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.276</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.414, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.504, 41.388%; route: 10.395, 57.332%; tC2Q: 0.232, 1.280%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.746</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>59.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_6</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R13C51[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_s2/Q</td>
</tr>
<tr>
<td>41.414</td>
<td>1.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C80[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0/CLK</td>
</tr>
<tr>
<td>41.646</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R9C80[0][B]</td>
<td style=" font-weight:bold;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0/Q</td>
</tr>
<tr>
<td>42.489</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n9_s0/I1</td>
</tr>
<tr>
<td>43.059</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C82[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n9_s0/COUT</td>
</tr>
<tr>
<td>43.059</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C82[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n10_s0/CIN</td>
</tr>
<tr>
<td>43.094</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C82[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n10_s0/COUT</td>
</tr>
<tr>
<td>43.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n11_s0/CIN</td>
</tr>
<tr>
<td>43.129</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C82[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n11_s0/COUT</td>
</tr>
<tr>
<td>43.129</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n12_s0/CIN</td>
</tr>
<tr>
<td>43.164</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C82[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n12_s0/COUT</td>
</tr>
<tr>
<td>43.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n13_s0/CIN</td>
</tr>
<tr>
<td>43.199</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C82[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n13_s0/COUT</td>
</tr>
<tr>
<td>43.199</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n14_s0/CIN</td>
</tr>
<tr>
<td>43.235</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C82[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n14_s0/COUT</td>
</tr>
<tr>
<td>43.235</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n15_s0/CIN</td>
</tr>
<tr>
<td>43.270</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n15_s0/COUT</td>
</tr>
<tr>
<td>43.270</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n16_s0/CIN</td>
</tr>
<tr>
<td>43.305</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n16_s0/COUT</td>
</tr>
<tr>
<td>43.305</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n17_s0/CIN</td>
</tr>
<tr>
<td>43.340</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n17_s0/COUT</td>
</tr>
<tr>
<td>43.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n18_s0/CIN</td>
</tr>
<tr>
<td>43.375</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n18_s0/COUT</td>
</tr>
<tr>
<td>43.375</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n19_s0/CIN</td>
</tr>
<tr>
<td>43.411</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n19_s0/COUT</td>
</tr>
<tr>
<td>43.411</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n20_s0/CIN</td>
</tr>
<tr>
<td>43.446</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n20_s0/COUT</td>
</tr>
<tr>
<td>43.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n21_s0/CIN</td>
</tr>
<tr>
<td>43.481</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n21_s0/COUT</td>
</tr>
<tr>
<td>43.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n22_s0/CIN</td>
</tr>
<tr>
<td>43.516</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n22_s0/COUT</td>
</tr>
<tr>
<td>43.516</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n23_s0/CIN</td>
</tr>
<tr>
<td>43.551</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n23_s0/COUT</td>
</tr>
<tr>
<td>43.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n24_s0/CIN</td>
</tr>
<tr>
<td>43.587</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n24_s0/COUT</td>
</tr>
<tr>
<td>43.587</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n25_s0/CIN</td>
</tr>
<tr>
<td>43.622</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n25_s0/COUT</td>
</tr>
<tr>
<td>43.622</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n26_s0/CIN</td>
</tr>
<tr>
<td>43.657</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n26_s0/COUT</td>
</tr>
<tr>
<td>43.657</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n27_s0/CIN</td>
</tr>
<tr>
<td>43.692</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n27_s0/COUT</td>
</tr>
<tr>
<td>43.692</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n28_s0/CIN</td>
</tr>
<tr>
<td>43.727</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n28_s0/COUT</td>
</tr>
<tr>
<td>43.727</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n29_s0/CIN</td>
</tr>
<tr>
<td>43.763</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n29_s0/COUT</td>
</tr>
<tr>
<td>43.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n30_s0/CIN</td>
</tr>
<tr>
<td>43.798</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n30_s0/COUT</td>
</tr>
<tr>
<td>43.798</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n31_s0/CIN</td>
</tr>
<tr>
<td>43.833</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n31_s0/COUT</td>
</tr>
<tr>
<td>43.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n32_s0/CIN</td>
</tr>
<tr>
<td>43.868</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n32_s0/COUT</td>
</tr>
<tr>
<td>43.868</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C86[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n33_s0/CIN</td>
</tr>
<tr>
<td>43.903</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C86[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n33_s0/COUT</td>
</tr>
<tr>
<td>43.903</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C86[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n34_s0/CIN</td>
</tr>
<tr>
<td>43.939</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C86[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n34_s0/COUT</td>
</tr>
<tr>
<td>43.939</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C86[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n35_s0/CIN</td>
</tr>
<tr>
<td>43.974</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C86[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n35_s0/COUT</td>
</tr>
<tr>
<td>45.116</td>
<td>1.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C84[3][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/MaskInt_Z_s/I1</td>
</tr>
<tr>
<td>45.569</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C84[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/MaskInt_Z_s/F</td>
</tr>
<tr>
<td>46.063</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C84[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcApbif/rtc_rtcintr_s/I0</td>
</tr>
<tr>
<td>46.516</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C84[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcApbif/rtc_rtcintr_s/F</td>
</tr>
<tr>
<td>48.709</td>
<td>2.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C69[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s71/I1</td>
</tr>
<tr>
<td>49.171</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C69[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s71/F</td>
</tr>
<tr>
<td>49.172</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C69[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s68/I3</td>
</tr>
<tr>
<td>49.543</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C69[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s68/F</td>
</tr>
<tr>
<td>49.548</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C69[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s66/I2</td>
</tr>
<tr>
<td>50.103</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C69[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s66/F</td>
</tr>
<tr>
<td>51.786</td>
<td>1.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C66[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s63/I3</td>
</tr>
<tr>
<td>52.303</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C66[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s63/F</td>
</tr>
<tr>
<td>52.716</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C66[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s53/I3</td>
</tr>
<tr>
<td>53.087</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C66[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s53/F</td>
</tr>
<tr>
<td>53.605</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C70[3][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s44/I3</td>
</tr>
<tr>
<td>53.976</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C70[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s44/F</td>
</tr>
<tr>
<td>54.632</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C73[3][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s34/I3</td>
</tr>
<tr>
<td>55.181</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C73[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s34/F</td>
</tr>
<tr>
<td>55.182</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C73[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s20/I2</td>
</tr>
<tr>
<td>55.635</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R49C73[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s20/F</td>
</tr>
<tr>
<td>56.153</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C69[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s8/I2</td>
</tr>
<tr>
<td>56.615</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C69[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s8/F</td>
</tr>
<tr>
<td>56.788</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C68[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s2/I3</td>
</tr>
<tr>
<td>57.241</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R48C68[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s2/F</td>
</tr>
<tr>
<td>57.654</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C66[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s0/I3</td>
</tr>
<tr>
<td>58.203</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>58</td>
<td>R49C66[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s0/F</td>
</tr>
<tr>
<td>59.365</td>
<td>1.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C75[0][B]</td>
<td style=" font-weight:bold;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_27_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>51.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>6216</td>
<td>PLL_R[1]</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>51.690</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C75[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_27_s0/CLK</td>
</tr>
<tr>
<td>51.655</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_27_s0</td>
</tr>
<tr>
<td>51.620</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C75[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.276</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.414, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.504, 41.803%; route: 10.215, 56.904%; tC2Q: 0.232, 1.292%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.746</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>59.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_6</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R13C51[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_s2/Q</td>
</tr>
<tr>
<td>41.414</td>
<td>1.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C80[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0/CLK</td>
</tr>
<tr>
<td>41.646</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R9C80[0][B]</td>
<td style=" font-weight:bold;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0/Q</td>
</tr>
<tr>
<td>42.489</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n9_s0/I1</td>
</tr>
<tr>
<td>43.059</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C82[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n9_s0/COUT</td>
</tr>
<tr>
<td>43.059</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C82[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n10_s0/CIN</td>
</tr>
<tr>
<td>43.094</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C82[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n10_s0/COUT</td>
</tr>
<tr>
<td>43.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n11_s0/CIN</td>
</tr>
<tr>
<td>43.129</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C82[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n11_s0/COUT</td>
</tr>
<tr>
<td>43.129</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n12_s0/CIN</td>
</tr>
<tr>
<td>43.164</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C82[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n12_s0/COUT</td>
</tr>
<tr>
<td>43.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n13_s0/CIN</td>
</tr>
<tr>
<td>43.199</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C82[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n13_s0/COUT</td>
</tr>
<tr>
<td>43.199</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n14_s0/CIN</td>
</tr>
<tr>
<td>43.235</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C82[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n14_s0/COUT</td>
</tr>
<tr>
<td>43.235</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n15_s0/CIN</td>
</tr>
<tr>
<td>43.270</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n15_s0/COUT</td>
</tr>
<tr>
<td>43.270</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n16_s0/CIN</td>
</tr>
<tr>
<td>43.305</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n16_s0/COUT</td>
</tr>
<tr>
<td>43.305</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n17_s0/CIN</td>
</tr>
<tr>
<td>43.340</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n17_s0/COUT</td>
</tr>
<tr>
<td>43.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n18_s0/CIN</td>
</tr>
<tr>
<td>43.375</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n18_s0/COUT</td>
</tr>
<tr>
<td>43.375</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n19_s0/CIN</td>
</tr>
<tr>
<td>43.411</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n19_s0/COUT</td>
</tr>
<tr>
<td>43.411</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n20_s0/CIN</td>
</tr>
<tr>
<td>43.446</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n20_s0/COUT</td>
</tr>
<tr>
<td>43.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n21_s0/CIN</td>
</tr>
<tr>
<td>43.481</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n21_s0/COUT</td>
</tr>
<tr>
<td>43.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n22_s0/CIN</td>
</tr>
<tr>
<td>43.516</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n22_s0/COUT</td>
</tr>
<tr>
<td>43.516</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n23_s0/CIN</td>
</tr>
<tr>
<td>43.551</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n23_s0/COUT</td>
</tr>
<tr>
<td>43.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n24_s0/CIN</td>
</tr>
<tr>
<td>43.587</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n24_s0/COUT</td>
</tr>
<tr>
<td>43.587</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n25_s0/CIN</td>
</tr>
<tr>
<td>43.622</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n25_s0/COUT</td>
</tr>
<tr>
<td>43.622</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n26_s0/CIN</td>
</tr>
<tr>
<td>43.657</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n26_s0/COUT</td>
</tr>
<tr>
<td>43.657</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n27_s0/CIN</td>
</tr>
<tr>
<td>43.692</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n27_s0/COUT</td>
</tr>
<tr>
<td>43.692</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n28_s0/CIN</td>
</tr>
<tr>
<td>43.727</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n28_s0/COUT</td>
</tr>
<tr>
<td>43.727</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n29_s0/CIN</td>
</tr>
<tr>
<td>43.763</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n29_s0/COUT</td>
</tr>
<tr>
<td>43.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n30_s0/CIN</td>
</tr>
<tr>
<td>43.798</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n30_s0/COUT</td>
</tr>
<tr>
<td>43.798</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n31_s0/CIN</td>
</tr>
<tr>
<td>43.833</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n31_s0/COUT</td>
</tr>
<tr>
<td>43.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n32_s0/CIN</td>
</tr>
<tr>
<td>43.868</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n32_s0/COUT</td>
</tr>
<tr>
<td>43.868</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C86[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n33_s0/CIN</td>
</tr>
<tr>
<td>43.903</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C86[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n33_s0/COUT</td>
</tr>
<tr>
<td>43.903</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C86[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n34_s0/CIN</td>
</tr>
<tr>
<td>43.939</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C86[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n34_s0/COUT</td>
</tr>
<tr>
<td>43.939</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C86[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n35_s0/CIN</td>
</tr>
<tr>
<td>43.974</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C86[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n35_s0/COUT</td>
</tr>
<tr>
<td>45.116</td>
<td>1.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C84[3][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/MaskInt_Z_s/I1</td>
</tr>
<tr>
<td>45.569</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C84[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/MaskInt_Z_s/F</td>
</tr>
<tr>
<td>46.063</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C84[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcApbif/rtc_rtcintr_s/I0</td>
</tr>
<tr>
<td>46.516</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C84[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcApbif/rtc_rtcintr_s/F</td>
</tr>
<tr>
<td>48.709</td>
<td>2.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C69[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s71/I1</td>
</tr>
<tr>
<td>49.171</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C69[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s71/F</td>
</tr>
<tr>
<td>49.172</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C69[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s68/I3</td>
</tr>
<tr>
<td>49.543</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C69[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s68/F</td>
</tr>
<tr>
<td>49.548</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C69[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s66/I2</td>
</tr>
<tr>
<td>50.103</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C69[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s66/F</td>
</tr>
<tr>
<td>51.786</td>
<td>1.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C66[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s63/I3</td>
</tr>
<tr>
<td>52.303</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C66[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s63/F</td>
</tr>
<tr>
<td>52.716</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C66[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s53/I3</td>
</tr>
<tr>
<td>53.087</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C66[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s53/F</td>
</tr>
<tr>
<td>53.605</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C70[3][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s44/I3</td>
</tr>
<tr>
<td>53.976</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C70[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s44/F</td>
</tr>
<tr>
<td>54.632</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C73[3][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s34/I3</td>
</tr>
<tr>
<td>55.181</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C73[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s34/F</td>
</tr>
<tr>
<td>55.182</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C73[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s20/I2</td>
</tr>
<tr>
<td>55.635</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R49C73[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s20/F</td>
</tr>
<tr>
<td>56.153</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C69[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s8/I2</td>
</tr>
<tr>
<td>56.615</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C69[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s8/F</td>
</tr>
<tr>
<td>56.788</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C68[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s2/I3</td>
</tr>
<tr>
<td>57.241</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R48C68[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s2/F</td>
</tr>
<tr>
<td>57.654</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C66[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s0/I3</td>
</tr>
<tr>
<td>58.203</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>58</td>
<td>R49C66[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s0/F</td>
</tr>
<tr>
<td>59.365</td>
<td>1.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C75[1][A]</td>
<td style=" font-weight:bold;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_28_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>51.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>6216</td>
<td>PLL_R[1]</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>51.690</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C75[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_28_s0/CLK</td>
</tr>
<tr>
<td>51.655</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_28_s0</td>
</tr>
<tr>
<td>51.620</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C75[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.276</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.414, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.504, 41.803%; route: 10.215, 56.904%; tC2Q: 0.232, 1.292%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.746</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>59.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_32_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_6</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R13C51[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_s2/Q</td>
</tr>
<tr>
<td>41.414</td>
<td>1.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C80[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0/CLK</td>
</tr>
<tr>
<td>41.646</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R9C80[0][B]</td>
<td style=" font-weight:bold;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0/Q</td>
</tr>
<tr>
<td>42.489</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n9_s0/I1</td>
</tr>
<tr>
<td>43.059</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C82[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n9_s0/COUT</td>
</tr>
<tr>
<td>43.059</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C82[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n10_s0/CIN</td>
</tr>
<tr>
<td>43.094</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C82[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n10_s0/COUT</td>
</tr>
<tr>
<td>43.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n11_s0/CIN</td>
</tr>
<tr>
<td>43.129</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C82[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n11_s0/COUT</td>
</tr>
<tr>
<td>43.129</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n12_s0/CIN</td>
</tr>
<tr>
<td>43.164</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C82[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n12_s0/COUT</td>
</tr>
<tr>
<td>43.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n13_s0/CIN</td>
</tr>
<tr>
<td>43.199</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C82[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n13_s0/COUT</td>
</tr>
<tr>
<td>43.199</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n14_s0/CIN</td>
</tr>
<tr>
<td>43.235</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C82[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n14_s0/COUT</td>
</tr>
<tr>
<td>43.235</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n15_s0/CIN</td>
</tr>
<tr>
<td>43.270</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n15_s0/COUT</td>
</tr>
<tr>
<td>43.270</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n16_s0/CIN</td>
</tr>
<tr>
<td>43.305</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n16_s0/COUT</td>
</tr>
<tr>
<td>43.305</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n17_s0/CIN</td>
</tr>
<tr>
<td>43.340</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n17_s0/COUT</td>
</tr>
<tr>
<td>43.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n18_s0/CIN</td>
</tr>
<tr>
<td>43.375</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n18_s0/COUT</td>
</tr>
<tr>
<td>43.375</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n19_s0/CIN</td>
</tr>
<tr>
<td>43.411</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n19_s0/COUT</td>
</tr>
<tr>
<td>43.411</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n20_s0/CIN</td>
</tr>
<tr>
<td>43.446</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n20_s0/COUT</td>
</tr>
<tr>
<td>43.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n21_s0/CIN</td>
</tr>
<tr>
<td>43.481</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n21_s0/COUT</td>
</tr>
<tr>
<td>43.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n22_s0/CIN</td>
</tr>
<tr>
<td>43.516</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n22_s0/COUT</td>
</tr>
<tr>
<td>43.516</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n23_s0/CIN</td>
</tr>
<tr>
<td>43.551</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n23_s0/COUT</td>
</tr>
<tr>
<td>43.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n24_s0/CIN</td>
</tr>
<tr>
<td>43.587</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n24_s0/COUT</td>
</tr>
<tr>
<td>43.587</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n25_s0/CIN</td>
</tr>
<tr>
<td>43.622</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n25_s0/COUT</td>
</tr>
<tr>
<td>43.622</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n26_s0/CIN</td>
</tr>
<tr>
<td>43.657</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n26_s0/COUT</td>
</tr>
<tr>
<td>43.657</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n27_s0/CIN</td>
</tr>
<tr>
<td>43.692</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n27_s0/COUT</td>
</tr>
<tr>
<td>43.692</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n28_s0/CIN</td>
</tr>
<tr>
<td>43.727</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n28_s0/COUT</td>
</tr>
<tr>
<td>43.727</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n29_s0/CIN</td>
</tr>
<tr>
<td>43.763</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n29_s0/COUT</td>
</tr>
<tr>
<td>43.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n30_s0/CIN</td>
</tr>
<tr>
<td>43.798</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n30_s0/COUT</td>
</tr>
<tr>
<td>43.798</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n31_s0/CIN</td>
</tr>
<tr>
<td>43.833</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n31_s0/COUT</td>
</tr>
<tr>
<td>43.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n32_s0/CIN</td>
</tr>
<tr>
<td>43.868</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n32_s0/COUT</td>
</tr>
<tr>
<td>43.868</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C86[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n33_s0/CIN</td>
</tr>
<tr>
<td>43.903</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C86[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n33_s0/COUT</td>
</tr>
<tr>
<td>43.903</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C86[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n34_s0/CIN</td>
</tr>
<tr>
<td>43.939</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C86[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n34_s0/COUT</td>
</tr>
<tr>
<td>43.939</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C86[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n35_s0/CIN</td>
</tr>
<tr>
<td>43.974</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C86[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n35_s0/COUT</td>
</tr>
<tr>
<td>45.116</td>
<td>1.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C84[3][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/MaskInt_Z_s/I1</td>
</tr>
<tr>
<td>45.569</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C84[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/MaskInt_Z_s/F</td>
</tr>
<tr>
<td>46.063</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C84[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcApbif/rtc_rtcintr_s/I0</td>
</tr>
<tr>
<td>46.516</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C84[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcApbif/rtc_rtcintr_s/F</td>
</tr>
<tr>
<td>48.709</td>
<td>2.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C69[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s71/I1</td>
</tr>
<tr>
<td>49.171</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C69[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s71/F</td>
</tr>
<tr>
<td>49.172</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C69[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s68/I3</td>
</tr>
<tr>
<td>49.543</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C69[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s68/F</td>
</tr>
<tr>
<td>49.548</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C69[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s66/I2</td>
</tr>
<tr>
<td>50.103</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C69[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s66/F</td>
</tr>
<tr>
<td>51.786</td>
<td>1.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C66[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s63/I3</td>
</tr>
<tr>
<td>52.303</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C66[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s63/F</td>
</tr>
<tr>
<td>52.716</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C66[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s53/I3</td>
</tr>
<tr>
<td>53.087</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C66[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s53/F</td>
</tr>
<tr>
<td>53.605</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C70[3][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s44/I3</td>
</tr>
<tr>
<td>53.976</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C70[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s44/F</td>
</tr>
<tr>
<td>54.632</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C73[3][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s34/I3</td>
</tr>
<tr>
<td>55.181</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C73[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s34/F</td>
</tr>
<tr>
<td>55.182</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C73[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s20/I2</td>
</tr>
<tr>
<td>55.635</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R49C73[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s20/F</td>
</tr>
<tr>
<td>56.153</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C69[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s8/I2</td>
</tr>
<tr>
<td>56.615</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C69[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s8/F</td>
</tr>
<tr>
<td>56.788</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C68[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s2/I3</td>
</tr>
<tr>
<td>57.241</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R48C68[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s2/F</td>
</tr>
<tr>
<td>57.654</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C66[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s0/I3</td>
</tr>
<tr>
<td>58.203</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>58</td>
<td>R49C66[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s0/F</td>
</tr>
<tr>
<td>59.365</td>
<td>1.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C76[0][A]</td>
<td style=" font-weight:bold;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_32_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>51.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>6216</td>
<td>PLL_R[1]</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>51.690</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C76[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_32_s0/CLK</td>
</tr>
<tr>
<td>51.655</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_32_s0</td>
</tr>
<tr>
<td>51.620</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C76[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_32_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.276</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.414, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.504, 41.803%; route: 10.215, 56.904%; tC2Q: 0.232, 1.292%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.746</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>59.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_51_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_6</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R13C51[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_s2/Q</td>
</tr>
<tr>
<td>41.414</td>
<td>1.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C80[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0/CLK</td>
</tr>
<tr>
<td>41.646</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R9C80[0][B]</td>
<td style=" font-weight:bold;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0/Q</td>
</tr>
<tr>
<td>42.489</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n9_s0/I1</td>
</tr>
<tr>
<td>43.059</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C82[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n9_s0/COUT</td>
</tr>
<tr>
<td>43.059</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C82[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n10_s0/CIN</td>
</tr>
<tr>
<td>43.094</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C82[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n10_s0/COUT</td>
</tr>
<tr>
<td>43.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n11_s0/CIN</td>
</tr>
<tr>
<td>43.129</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C82[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n11_s0/COUT</td>
</tr>
<tr>
<td>43.129</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n12_s0/CIN</td>
</tr>
<tr>
<td>43.164</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C82[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n12_s0/COUT</td>
</tr>
<tr>
<td>43.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n13_s0/CIN</td>
</tr>
<tr>
<td>43.199</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C82[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n13_s0/COUT</td>
</tr>
<tr>
<td>43.199</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n14_s0/CIN</td>
</tr>
<tr>
<td>43.235</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C82[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n14_s0/COUT</td>
</tr>
<tr>
<td>43.235</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n15_s0/CIN</td>
</tr>
<tr>
<td>43.270</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n15_s0/COUT</td>
</tr>
<tr>
<td>43.270</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n16_s0/CIN</td>
</tr>
<tr>
<td>43.305</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n16_s0/COUT</td>
</tr>
<tr>
<td>43.305</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n17_s0/CIN</td>
</tr>
<tr>
<td>43.340</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n17_s0/COUT</td>
</tr>
<tr>
<td>43.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n18_s0/CIN</td>
</tr>
<tr>
<td>43.375</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n18_s0/COUT</td>
</tr>
<tr>
<td>43.375</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n19_s0/CIN</td>
</tr>
<tr>
<td>43.411</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n19_s0/COUT</td>
</tr>
<tr>
<td>43.411</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n20_s0/CIN</td>
</tr>
<tr>
<td>43.446</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n20_s0/COUT</td>
</tr>
<tr>
<td>43.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n21_s0/CIN</td>
</tr>
<tr>
<td>43.481</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n21_s0/COUT</td>
</tr>
<tr>
<td>43.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n22_s0/CIN</td>
</tr>
<tr>
<td>43.516</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n22_s0/COUT</td>
</tr>
<tr>
<td>43.516</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n23_s0/CIN</td>
</tr>
<tr>
<td>43.551</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n23_s0/COUT</td>
</tr>
<tr>
<td>43.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n24_s0/CIN</td>
</tr>
<tr>
<td>43.587</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n24_s0/COUT</td>
</tr>
<tr>
<td>43.587</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n25_s0/CIN</td>
</tr>
<tr>
<td>43.622</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n25_s0/COUT</td>
</tr>
<tr>
<td>43.622</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n26_s0/CIN</td>
</tr>
<tr>
<td>43.657</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n26_s0/COUT</td>
</tr>
<tr>
<td>43.657</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n27_s0/CIN</td>
</tr>
<tr>
<td>43.692</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n27_s0/COUT</td>
</tr>
<tr>
<td>43.692</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n28_s0/CIN</td>
</tr>
<tr>
<td>43.727</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n28_s0/COUT</td>
</tr>
<tr>
<td>43.727</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n29_s0/CIN</td>
</tr>
<tr>
<td>43.763</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n29_s0/COUT</td>
</tr>
<tr>
<td>43.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n30_s0/CIN</td>
</tr>
<tr>
<td>43.798</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n30_s0/COUT</td>
</tr>
<tr>
<td>43.798</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n31_s0/CIN</td>
</tr>
<tr>
<td>43.833</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n31_s0/COUT</td>
</tr>
<tr>
<td>43.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n32_s0/CIN</td>
</tr>
<tr>
<td>43.868</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n32_s0/COUT</td>
</tr>
<tr>
<td>43.868</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C86[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n33_s0/CIN</td>
</tr>
<tr>
<td>43.903</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C86[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n33_s0/COUT</td>
</tr>
<tr>
<td>43.903</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C86[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n34_s0/CIN</td>
</tr>
<tr>
<td>43.939</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C86[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n34_s0/COUT</td>
</tr>
<tr>
<td>43.939</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C86[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n35_s0/CIN</td>
</tr>
<tr>
<td>43.974</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C86[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n35_s0/COUT</td>
</tr>
<tr>
<td>45.116</td>
<td>1.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C84[3][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/MaskInt_Z_s/I1</td>
</tr>
<tr>
<td>45.569</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C84[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/MaskInt_Z_s/F</td>
</tr>
<tr>
<td>46.063</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C84[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcApbif/rtc_rtcintr_s/I0</td>
</tr>
<tr>
<td>46.516</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C84[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcApbif/rtc_rtcintr_s/F</td>
</tr>
<tr>
<td>48.709</td>
<td>2.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C69[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s71/I1</td>
</tr>
<tr>
<td>49.171</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C69[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s71/F</td>
</tr>
<tr>
<td>49.172</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C69[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s68/I3</td>
</tr>
<tr>
<td>49.543</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C69[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s68/F</td>
</tr>
<tr>
<td>49.548</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C69[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s66/I2</td>
</tr>
<tr>
<td>50.103</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C69[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s66/F</td>
</tr>
<tr>
<td>51.786</td>
<td>1.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C66[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s63/I3</td>
</tr>
<tr>
<td>52.303</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C66[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s63/F</td>
</tr>
<tr>
<td>52.716</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C66[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s53/I3</td>
</tr>
<tr>
<td>53.087</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C66[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s53/F</td>
</tr>
<tr>
<td>53.605</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C70[3][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s44/I3</td>
</tr>
<tr>
<td>53.976</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C70[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s44/F</td>
</tr>
<tr>
<td>54.632</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C73[3][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s34/I3</td>
</tr>
<tr>
<td>55.181</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C73[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s34/F</td>
</tr>
<tr>
<td>55.182</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C73[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s20/I2</td>
</tr>
<tr>
<td>55.635</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R49C73[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s20/F</td>
</tr>
<tr>
<td>56.153</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C69[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s8/I2</td>
</tr>
<tr>
<td>56.615</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C69[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s8/F</td>
</tr>
<tr>
<td>56.788</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C68[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s2/I3</td>
</tr>
<tr>
<td>57.241</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R48C68[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s2/F</td>
</tr>
<tr>
<td>57.654</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C66[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s0/I3</td>
</tr>
<tr>
<td>58.203</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>58</td>
<td>R49C66[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s0/F</td>
</tr>
<tr>
<td>59.365</td>
<td>1.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C69[0][A]</td>
<td style=" font-weight:bold;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_51_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>51.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>6216</td>
<td>PLL_R[1]</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>51.690</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C69[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_51_s0/CLK</td>
</tr>
<tr>
<td>51.655</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_51_s0</td>
</tr>
<tr>
<td>51.620</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R55C69[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_51_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.276</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.414, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.504, 41.803%; route: 10.215, 56.904%; tC2Q: 0.232, 1.292%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.742</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>59.362</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_6</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R13C51[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_s2/Q</td>
</tr>
<tr>
<td>41.414</td>
<td>1.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C80[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0/CLK</td>
</tr>
<tr>
<td>41.646</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R9C80[0][B]</td>
<td style=" font-weight:bold;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0/Q</td>
</tr>
<tr>
<td>42.489</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n9_s0/I1</td>
</tr>
<tr>
<td>43.059</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C82[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n9_s0/COUT</td>
</tr>
<tr>
<td>43.059</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C82[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n10_s0/CIN</td>
</tr>
<tr>
<td>43.094</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C82[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n10_s0/COUT</td>
</tr>
<tr>
<td>43.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n11_s0/CIN</td>
</tr>
<tr>
<td>43.129</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C82[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n11_s0/COUT</td>
</tr>
<tr>
<td>43.129</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n12_s0/CIN</td>
</tr>
<tr>
<td>43.164</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C82[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n12_s0/COUT</td>
</tr>
<tr>
<td>43.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n13_s0/CIN</td>
</tr>
<tr>
<td>43.199</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C82[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n13_s0/COUT</td>
</tr>
<tr>
<td>43.199</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n14_s0/CIN</td>
</tr>
<tr>
<td>43.235</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C82[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n14_s0/COUT</td>
</tr>
<tr>
<td>43.235</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n15_s0/CIN</td>
</tr>
<tr>
<td>43.270</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n15_s0/COUT</td>
</tr>
<tr>
<td>43.270</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n16_s0/CIN</td>
</tr>
<tr>
<td>43.305</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n16_s0/COUT</td>
</tr>
<tr>
<td>43.305</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n17_s0/CIN</td>
</tr>
<tr>
<td>43.340</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n17_s0/COUT</td>
</tr>
<tr>
<td>43.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n18_s0/CIN</td>
</tr>
<tr>
<td>43.375</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n18_s0/COUT</td>
</tr>
<tr>
<td>43.375</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n19_s0/CIN</td>
</tr>
<tr>
<td>43.411</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n19_s0/COUT</td>
</tr>
<tr>
<td>43.411</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n20_s0/CIN</td>
</tr>
<tr>
<td>43.446</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n20_s0/COUT</td>
</tr>
<tr>
<td>43.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n21_s0/CIN</td>
</tr>
<tr>
<td>43.481</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n21_s0/COUT</td>
</tr>
<tr>
<td>43.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n22_s0/CIN</td>
</tr>
<tr>
<td>43.516</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n22_s0/COUT</td>
</tr>
<tr>
<td>43.516</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n23_s0/CIN</td>
</tr>
<tr>
<td>43.551</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n23_s0/COUT</td>
</tr>
<tr>
<td>43.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n24_s0/CIN</td>
</tr>
<tr>
<td>43.587</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n24_s0/COUT</td>
</tr>
<tr>
<td>43.587</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n25_s0/CIN</td>
</tr>
<tr>
<td>43.622</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n25_s0/COUT</td>
</tr>
<tr>
<td>43.622</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n26_s0/CIN</td>
</tr>
<tr>
<td>43.657</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n26_s0/COUT</td>
</tr>
<tr>
<td>43.657</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n27_s0/CIN</td>
</tr>
<tr>
<td>43.692</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n27_s0/COUT</td>
</tr>
<tr>
<td>43.692</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n28_s0/CIN</td>
</tr>
<tr>
<td>43.727</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n28_s0/COUT</td>
</tr>
<tr>
<td>43.727</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n29_s0/CIN</td>
</tr>
<tr>
<td>43.763</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n29_s0/COUT</td>
</tr>
<tr>
<td>43.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n30_s0/CIN</td>
</tr>
<tr>
<td>43.798</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n30_s0/COUT</td>
</tr>
<tr>
<td>43.798</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n31_s0/CIN</td>
</tr>
<tr>
<td>43.833</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n31_s0/COUT</td>
</tr>
<tr>
<td>43.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n32_s0/CIN</td>
</tr>
<tr>
<td>43.868</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n32_s0/COUT</td>
</tr>
<tr>
<td>43.868</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C86[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n33_s0/CIN</td>
</tr>
<tr>
<td>43.903</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C86[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n33_s0/COUT</td>
</tr>
<tr>
<td>43.903</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C86[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n34_s0/CIN</td>
</tr>
<tr>
<td>43.939</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C86[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n34_s0/COUT</td>
</tr>
<tr>
<td>43.939</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C86[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n35_s0/CIN</td>
</tr>
<tr>
<td>43.974</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C86[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n35_s0/COUT</td>
</tr>
<tr>
<td>45.116</td>
<td>1.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C84[3][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/MaskInt_Z_s/I1</td>
</tr>
<tr>
<td>45.569</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C84[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/MaskInt_Z_s/F</td>
</tr>
<tr>
<td>46.063</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C84[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcApbif/rtc_rtcintr_s/I0</td>
</tr>
<tr>
<td>46.516</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C84[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcApbif/rtc_rtcintr_s/F</td>
</tr>
<tr>
<td>48.709</td>
<td>2.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C69[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s71/I1</td>
</tr>
<tr>
<td>49.171</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C69[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s71/F</td>
</tr>
<tr>
<td>49.172</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C69[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s68/I3</td>
</tr>
<tr>
<td>49.543</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C69[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s68/F</td>
</tr>
<tr>
<td>49.548</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C69[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s66/I2</td>
</tr>
<tr>
<td>50.103</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C69[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s66/F</td>
</tr>
<tr>
<td>51.786</td>
<td>1.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C66[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s63/I3</td>
</tr>
<tr>
<td>52.303</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C66[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s63/F</td>
</tr>
<tr>
<td>52.716</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C66[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s53/I3</td>
</tr>
<tr>
<td>53.087</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C66[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s53/F</td>
</tr>
<tr>
<td>53.605</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C70[3][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s44/I3</td>
</tr>
<tr>
<td>53.976</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C70[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s44/F</td>
</tr>
<tr>
<td>54.632</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C73[3][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s34/I3</td>
</tr>
<tr>
<td>55.181</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C73[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s34/F</td>
</tr>
<tr>
<td>55.182</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C73[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s20/I2</td>
</tr>
<tr>
<td>55.635</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R49C73[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s20/F</td>
</tr>
<tr>
<td>56.153</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C69[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s8/I2</td>
</tr>
<tr>
<td>56.615</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C69[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s8/F</td>
</tr>
<tr>
<td>56.788</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C68[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s2/I3</td>
</tr>
<tr>
<td>57.241</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R48C68[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s2/F</td>
</tr>
<tr>
<td>57.654</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C66[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s0/I3</td>
</tr>
<tr>
<td>58.203</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>58</td>
<td>R49C66[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s0/F</td>
</tr>
<tr>
<td>59.362</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C71[1][A]</td>
<td style=" font-weight:bold;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>51.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>6216</td>
<td>PLL_R[1]</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>51.690</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C71[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_14_s0/CLK</td>
</tr>
<tr>
<td>51.655</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_14_s0</td>
</tr>
<tr>
<td>51.620</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C71[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.276</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.414, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.504, 41.812%; route: 10.211, 56.895%; tC2Q: 0.232, 1.293%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.742</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>59.362</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_6</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R13C51[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_s2/Q</td>
</tr>
<tr>
<td>41.414</td>
<td>1.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C80[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0/CLK</td>
</tr>
<tr>
<td>41.646</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R9C80[0][B]</td>
<td style=" font-weight:bold;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0/Q</td>
</tr>
<tr>
<td>42.489</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n9_s0/I1</td>
</tr>
<tr>
<td>43.059</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C82[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n9_s0/COUT</td>
</tr>
<tr>
<td>43.059</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C82[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n10_s0/CIN</td>
</tr>
<tr>
<td>43.094</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C82[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n10_s0/COUT</td>
</tr>
<tr>
<td>43.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n11_s0/CIN</td>
</tr>
<tr>
<td>43.129</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C82[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n11_s0/COUT</td>
</tr>
<tr>
<td>43.129</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n12_s0/CIN</td>
</tr>
<tr>
<td>43.164</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C82[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n12_s0/COUT</td>
</tr>
<tr>
<td>43.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n13_s0/CIN</td>
</tr>
<tr>
<td>43.199</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C82[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n13_s0/COUT</td>
</tr>
<tr>
<td>43.199</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n14_s0/CIN</td>
</tr>
<tr>
<td>43.235</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C82[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n14_s0/COUT</td>
</tr>
<tr>
<td>43.235</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n15_s0/CIN</td>
</tr>
<tr>
<td>43.270</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n15_s0/COUT</td>
</tr>
<tr>
<td>43.270</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n16_s0/CIN</td>
</tr>
<tr>
<td>43.305</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n16_s0/COUT</td>
</tr>
<tr>
<td>43.305</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n17_s0/CIN</td>
</tr>
<tr>
<td>43.340</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n17_s0/COUT</td>
</tr>
<tr>
<td>43.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n18_s0/CIN</td>
</tr>
<tr>
<td>43.375</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n18_s0/COUT</td>
</tr>
<tr>
<td>43.375</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n19_s0/CIN</td>
</tr>
<tr>
<td>43.411</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n19_s0/COUT</td>
</tr>
<tr>
<td>43.411</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n20_s0/CIN</td>
</tr>
<tr>
<td>43.446</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n20_s0/COUT</td>
</tr>
<tr>
<td>43.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n21_s0/CIN</td>
</tr>
<tr>
<td>43.481</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n21_s0/COUT</td>
</tr>
<tr>
<td>43.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n22_s0/CIN</td>
</tr>
<tr>
<td>43.516</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n22_s0/COUT</td>
</tr>
<tr>
<td>43.516</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n23_s0/CIN</td>
</tr>
<tr>
<td>43.551</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n23_s0/COUT</td>
</tr>
<tr>
<td>43.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n24_s0/CIN</td>
</tr>
<tr>
<td>43.587</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n24_s0/COUT</td>
</tr>
<tr>
<td>43.587</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n25_s0/CIN</td>
</tr>
<tr>
<td>43.622</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n25_s0/COUT</td>
</tr>
<tr>
<td>43.622</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n26_s0/CIN</td>
</tr>
<tr>
<td>43.657</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n26_s0/COUT</td>
</tr>
<tr>
<td>43.657</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n27_s0/CIN</td>
</tr>
<tr>
<td>43.692</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n27_s0/COUT</td>
</tr>
<tr>
<td>43.692</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n28_s0/CIN</td>
</tr>
<tr>
<td>43.727</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n28_s0/COUT</td>
</tr>
<tr>
<td>43.727</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n29_s0/CIN</td>
</tr>
<tr>
<td>43.763</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n29_s0/COUT</td>
</tr>
<tr>
<td>43.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n30_s0/CIN</td>
</tr>
<tr>
<td>43.798</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n30_s0/COUT</td>
</tr>
<tr>
<td>43.798</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n31_s0/CIN</td>
</tr>
<tr>
<td>43.833</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n31_s0/COUT</td>
</tr>
<tr>
<td>43.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n32_s0/CIN</td>
</tr>
<tr>
<td>43.868</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n32_s0/COUT</td>
</tr>
<tr>
<td>43.868</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C86[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n33_s0/CIN</td>
</tr>
<tr>
<td>43.903</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C86[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n33_s0/COUT</td>
</tr>
<tr>
<td>43.903</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C86[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n34_s0/CIN</td>
</tr>
<tr>
<td>43.939</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C86[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n34_s0/COUT</td>
</tr>
<tr>
<td>43.939</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C86[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n35_s0/CIN</td>
</tr>
<tr>
<td>43.974</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C86[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n35_s0/COUT</td>
</tr>
<tr>
<td>45.116</td>
<td>1.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C84[3][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/MaskInt_Z_s/I1</td>
</tr>
<tr>
<td>45.569</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C84[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/MaskInt_Z_s/F</td>
</tr>
<tr>
<td>46.063</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C84[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcApbif/rtc_rtcintr_s/I0</td>
</tr>
<tr>
<td>46.516</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C84[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcApbif/rtc_rtcintr_s/F</td>
</tr>
<tr>
<td>48.709</td>
<td>2.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C69[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s71/I1</td>
</tr>
<tr>
<td>49.171</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C69[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s71/F</td>
</tr>
<tr>
<td>49.172</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C69[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s68/I3</td>
</tr>
<tr>
<td>49.543</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C69[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s68/F</td>
</tr>
<tr>
<td>49.548</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C69[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s66/I2</td>
</tr>
<tr>
<td>50.103</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C69[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s66/F</td>
</tr>
<tr>
<td>51.786</td>
<td>1.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C66[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s63/I3</td>
</tr>
<tr>
<td>52.303</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C66[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s63/F</td>
</tr>
<tr>
<td>52.716</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C66[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s53/I3</td>
</tr>
<tr>
<td>53.087</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C66[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s53/F</td>
</tr>
<tr>
<td>53.605</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C70[3][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s44/I3</td>
</tr>
<tr>
<td>53.976</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C70[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s44/F</td>
</tr>
<tr>
<td>54.632</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C73[3][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s34/I3</td>
</tr>
<tr>
<td>55.181</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C73[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s34/F</td>
</tr>
<tr>
<td>55.182</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C73[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s20/I2</td>
</tr>
<tr>
<td>55.635</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R49C73[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s20/F</td>
</tr>
<tr>
<td>56.153</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C69[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s8/I2</td>
</tr>
<tr>
<td>56.615</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C69[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s8/F</td>
</tr>
<tr>
<td>56.788</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C68[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s2/I3</td>
</tr>
<tr>
<td>57.241</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R48C68[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s2/F</td>
</tr>
<tr>
<td>57.654</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C66[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s0/I3</td>
</tr>
<tr>
<td>58.203</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>58</td>
<td>R49C66[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s0/F</td>
</tr>
<tr>
<td>59.362</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C75[0][A]</td>
<td style=" font-weight:bold;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_21_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>51.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>6216</td>
<td>PLL_R[1]</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>51.690</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C75[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_21_s0/CLK</td>
</tr>
<tr>
<td>51.655</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_21_s0</td>
</tr>
<tr>
<td>51.620</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C75[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.276</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.414, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.504, 41.812%; route: 10.211, 56.895%; tC2Q: 0.232, 1.293%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.742</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>59.362</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_6</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R13C51[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_s2/Q</td>
</tr>
<tr>
<td>41.414</td>
<td>1.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C80[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0/CLK</td>
</tr>
<tr>
<td>41.646</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R9C80[0][B]</td>
<td style=" font-weight:bold;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0/Q</td>
</tr>
<tr>
<td>42.489</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n9_s0/I1</td>
</tr>
<tr>
<td>43.059</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C82[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n9_s0/COUT</td>
</tr>
<tr>
<td>43.059</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C82[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n10_s0/CIN</td>
</tr>
<tr>
<td>43.094</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C82[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n10_s0/COUT</td>
</tr>
<tr>
<td>43.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n11_s0/CIN</td>
</tr>
<tr>
<td>43.129</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C82[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n11_s0/COUT</td>
</tr>
<tr>
<td>43.129</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n12_s0/CIN</td>
</tr>
<tr>
<td>43.164</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C82[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n12_s0/COUT</td>
</tr>
<tr>
<td>43.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n13_s0/CIN</td>
</tr>
<tr>
<td>43.199</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C82[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n13_s0/COUT</td>
</tr>
<tr>
<td>43.199</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n14_s0/CIN</td>
</tr>
<tr>
<td>43.235</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C82[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n14_s0/COUT</td>
</tr>
<tr>
<td>43.235</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n15_s0/CIN</td>
</tr>
<tr>
<td>43.270</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n15_s0/COUT</td>
</tr>
<tr>
<td>43.270</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n16_s0/CIN</td>
</tr>
<tr>
<td>43.305</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n16_s0/COUT</td>
</tr>
<tr>
<td>43.305</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n17_s0/CIN</td>
</tr>
<tr>
<td>43.340</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n17_s0/COUT</td>
</tr>
<tr>
<td>43.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n18_s0/CIN</td>
</tr>
<tr>
<td>43.375</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n18_s0/COUT</td>
</tr>
<tr>
<td>43.375</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n19_s0/CIN</td>
</tr>
<tr>
<td>43.411</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n19_s0/COUT</td>
</tr>
<tr>
<td>43.411</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n20_s0/CIN</td>
</tr>
<tr>
<td>43.446</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n20_s0/COUT</td>
</tr>
<tr>
<td>43.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n21_s0/CIN</td>
</tr>
<tr>
<td>43.481</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n21_s0/COUT</td>
</tr>
<tr>
<td>43.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n22_s0/CIN</td>
</tr>
<tr>
<td>43.516</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n22_s0/COUT</td>
</tr>
<tr>
<td>43.516</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n23_s0/CIN</td>
</tr>
<tr>
<td>43.551</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n23_s0/COUT</td>
</tr>
<tr>
<td>43.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n24_s0/CIN</td>
</tr>
<tr>
<td>43.587</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n24_s0/COUT</td>
</tr>
<tr>
<td>43.587</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n25_s0/CIN</td>
</tr>
<tr>
<td>43.622</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n25_s0/COUT</td>
</tr>
<tr>
<td>43.622</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n26_s0/CIN</td>
</tr>
<tr>
<td>43.657</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n26_s0/COUT</td>
</tr>
<tr>
<td>43.657</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n27_s0/CIN</td>
</tr>
<tr>
<td>43.692</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n27_s0/COUT</td>
</tr>
<tr>
<td>43.692</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n28_s0/CIN</td>
</tr>
<tr>
<td>43.727</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n28_s0/COUT</td>
</tr>
<tr>
<td>43.727</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n29_s0/CIN</td>
</tr>
<tr>
<td>43.763</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n29_s0/COUT</td>
</tr>
<tr>
<td>43.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n30_s0/CIN</td>
</tr>
<tr>
<td>43.798</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n30_s0/COUT</td>
</tr>
<tr>
<td>43.798</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n31_s0/CIN</td>
</tr>
<tr>
<td>43.833</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n31_s0/COUT</td>
</tr>
<tr>
<td>43.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n32_s0/CIN</td>
</tr>
<tr>
<td>43.868</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n32_s0/COUT</td>
</tr>
<tr>
<td>43.868</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C86[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n33_s0/CIN</td>
</tr>
<tr>
<td>43.903</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C86[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n33_s0/COUT</td>
</tr>
<tr>
<td>43.903</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C86[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n34_s0/CIN</td>
</tr>
<tr>
<td>43.939</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C86[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n34_s0/COUT</td>
</tr>
<tr>
<td>43.939</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C86[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n35_s0/CIN</td>
</tr>
<tr>
<td>43.974</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C86[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n35_s0/COUT</td>
</tr>
<tr>
<td>45.116</td>
<td>1.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C84[3][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/MaskInt_Z_s/I1</td>
</tr>
<tr>
<td>45.569</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C84[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/MaskInt_Z_s/F</td>
</tr>
<tr>
<td>46.063</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C84[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcApbif/rtc_rtcintr_s/I0</td>
</tr>
<tr>
<td>46.516</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C84[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcApbif/rtc_rtcintr_s/F</td>
</tr>
<tr>
<td>48.709</td>
<td>2.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C69[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s71/I1</td>
</tr>
<tr>
<td>49.171</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C69[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s71/F</td>
</tr>
<tr>
<td>49.172</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C69[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s68/I3</td>
</tr>
<tr>
<td>49.543</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C69[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s68/F</td>
</tr>
<tr>
<td>49.548</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C69[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s66/I2</td>
</tr>
<tr>
<td>50.103</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C69[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s66/F</td>
</tr>
<tr>
<td>51.786</td>
<td>1.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C66[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s63/I3</td>
</tr>
<tr>
<td>52.303</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C66[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s63/F</td>
</tr>
<tr>
<td>52.716</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C66[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s53/I3</td>
</tr>
<tr>
<td>53.087</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C66[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s53/F</td>
</tr>
<tr>
<td>53.605</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C70[3][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s44/I3</td>
</tr>
<tr>
<td>53.976</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C70[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s44/F</td>
</tr>
<tr>
<td>54.632</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C73[3][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s34/I3</td>
</tr>
<tr>
<td>55.181</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C73[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s34/F</td>
</tr>
<tr>
<td>55.182</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C73[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s20/I2</td>
</tr>
<tr>
<td>55.635</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R49C73[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s20/F</td>
</tr>
<tr>
<td>56.153</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C69[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s8/I2</td>
</tr>
<tr>
<td>56.615</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C69[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s8/F</td>
</tr>
<tr>
<td>56.788</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C68[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s2/I3</td>
</tr>
<tr>
<td>57.241</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R48C68[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s2/F</td>
</tr>
<tr>
<td>57.654</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C66[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s0/I3</td>
</tr>
<tr>
<td>58.203</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>58</td>
<td>R49C66[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s0/F</td>
</tr>
<tr>
<td>59.362</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C74[0][B]</td>
<td style=" font-weight:bold;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_26_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>51.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>6216</td>
<td>PLL_R[1]</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>51.690</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C74[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_26_s0/CLK</td>
</tr>
<tr>
<td>51.655</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_26_s0</td>
</tr>
<tr>
<td>51.620</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C74[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.276</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.414, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.504, 41.812%; route: 10.211, 56.895%; tC2Q: 0.232, 1.293%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.742</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>59.362</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_6</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R13C51[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_s2/Q</td>
</tr>
<tr>
<td>41.414</td>
<td>1.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C80[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0/CLK</td>
</tr>
<tr>
<td>41.646</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R9C80[0][B]</td>
<td style=" font-weight:bold;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0/Q</td>
</tr>
<tr>
<td>42.489</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n9_s0/I1</td>
</tr>
<tr>
<td>43.059</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C82[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n9_s0/COUT</td>
</tr>
<tr>
<td>43.059</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C82[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n10_s0/CIN</td>
</tr>
<tr>
<td>43.094</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C82[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n10_s0/COUT</td>
</tr>
<tr>
<td>43.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n11_s0/CIN</td>
</tr>
<tr>
<td>43.129</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C82[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n11_s0/COUT</td>
</tr>
<tr>
<td>43.129</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n12_s0/CIN</td>
</tr>
<tr>
<td>43.164</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C82[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n12_s0/COUT</td>
</tr>
<tr>
<td>43.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n13_s0/CIN</td>
</tr>
<tr>
<td>43.199</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C82[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n13_s0/COUT</td>
</tr>
<tr>
<td>43.199</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n14_s0/CIN</td>
</tr>
<tr>
<td>43.235</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C82[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n14_s0/COUT</td>
</tr>
<tr>
<td>43.235</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n15_s0/CIN</td>
</tr>
<tr>
<td>43.270</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n15_s0/COUT</td>
</tr>
<tr>
<td>43.270</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n16_s0/CIN</td>
</tr>
<tr>
<td>43.305</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n16_s0/COUT</td>
</tr>
<tr>
<td>43.305</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n17_s0/CIN</td>
</tr>
<tr>
<td>43.340</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n17_s0/COUT</td>
</tr>
<tr>
<td>43.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n18_s0/CIN</td>
</tr>
<tr>
<td>43.375</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n18_s0/COUT</td>
</tr>
<tr>
<td>43.375</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n19_s0/CIN</td>
</tr>
<tr>
<td>43.411</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n19_s0/COUT</td>
</tr>
<tr>
<td>43.411</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n20_s0/CIN</td>
</tr>
<tr>
<td>43.446</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n20_s0/COUT</td>
</tr>
<tr>
<td>43.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n21_s0/CIN</td>
</tr>
<tr>
<td>43.481</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n21_s0/COUT</td>
</tr>
<tr>
<td>43.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n22_s0/CIN</td>
</tr>
<tr>
<td>43.516</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n22_s0/COUT</td>
</tr>
<tr>
<td>43.516</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n23_s0/CIN</td>
</tr>
<tr>
<td>43.551</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n23_s0/COUT</td>
</tr>
<tr>
<td>43.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n24_s0/CIN</td>
</tr>
<tr>
<td>43.587</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n24_s0/COUT</td>
</tr>
<tr>
<td>43.587</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n25_s0/CIN</td>
</tr>
<tr>
<td>43.622</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n25_s0/COUT</td>
</tr>
<tr>
<td>43.622</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n26_s0/CIN</td>
</tr>
<tr>
<td>43.657</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n26_s0/COUT</td>
</tr>
<tr>
<td>43.657</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n27_s0/CIN</td>
</tr>
<tr>
<td>43.692</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n27_s0/COUT</td>
</tr>
<tr>
<td>43.692</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n28_s0/CIN</td>
</tr>
<tr>
<td>43.727</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n28_s0/COUT</td>
</tr>
<tr>
<td>43.727</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n29_s0/CIN</td>
</tr>
<tr>
<td>43.763</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n29_s0/COUT</td>
</tr>
<tr>
<td>43.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n30_s0/CIN</td>
</tr>
<tr>
<td>43.798</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n30_s0/COUT</td>
</tr>
<tr>
<td>43.798</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n31_s0/CIN</td>
</tr>
<tr>
<td>43.833</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n31_s0/COUT</td>
</tr>
<tr>
<td>43.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n32_s0/CIN</td>
</tr>
<tr>
<td>43.868</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n32_s0/COUT</td>
</tr>
<tr>
<td>43.868</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C86[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n33_s0/CIN</td>
</tr>
<tr>
<td>43.903</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C86[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n33_s0/COUT</td>
</tr>
<tr>
<td>43.903</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C86[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n34_s0/CIN</td>
</tr>
<tr>
<td>43.939</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C86[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n34_s0/COUT</td>
</tr>
<tr>
<td>43.939</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C86[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n35_s0/CIN</td>
</tr>
<tr>
<td>43.974</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C86[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n35_s0/COUT</td>
</tr>
<tr>
<td>45.116</td>
<td>1.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C84[3][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/MaskInt_Z_s/I1</td>
</tr>
<tr>
<td>45.569</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C84[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/MaskInt_Z_s/F</td>
</tr>
<tr>
<td>46.063</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C84[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcApbif/rtc_rtcintr_s/I0</td>
</tr>
<tr>
<td>46.516</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C84[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcApbif/rtc_rtcintr_s/F</td>
</tr>
<tr>
<td>48.709</td>
<td>2.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C69[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s71/I1</td>
</tr>
<tr>
<td>49.171</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C69[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s71/F</td>
</tr>
<tr>
<td>49.172</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C69[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s68/I3</td>
</tr>
<tr>
<td>49.543</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C69[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s68/F</td>
</tr>
<tr>
<td>49.548</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C69[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s66/I2</td>
</tr>
<tr>
<td>50.103</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C69[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s66/F</td>
</tr>
<tr>
<td>51.786</td>
<td>1.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C66[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s63/I3</td>
</tr>
<tr>
<td>52.303</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C66[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s63/F</td>
</tr>
<tr>
<td>52.716</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C66[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s53/I3</td>
</tr>
<tr>
<td>53.087</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C66[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s53/F</td>
</tr>
<tr>
<td>53.605</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C70[3][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s44/I3</td>
</tr>
<tr>
<td>53.976</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C70[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s44/F</td>
</tr>
<tr>
<td>54.632</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C73[3][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s34/I3</td>
</tr>
<tr>
<td>55.181</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C73[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s34/F</td>
</tr>
<tr>
<td>55.182</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C73[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s20/I2</td>
</tr>
<tr>
<td>55.635</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R49C73[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s20/F</td>
</tr>
<tr>
<td>56.153</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C69[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s8/I2</td>
</tr>
<tr>
<td>56.615</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C69[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s8/F</td>
</tr>
<tr>
<td>56.788</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C68[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s2/I3</td>
</tr>
<tr>
<td>57.241</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R48C68[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s2/F</td>
</tr>
<tr>
<td>57.654</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C66[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s0/I3</td>
</tr>
<tr>
<td>58.203</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>58</td>
<td>R49C66[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s0/F</td>
</tr>
<tr>
<td>59.362</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C75[0][A]</td>
<td style=" font-weight:bold;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_30_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>51.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>6216</td>
<td>PLL_R[1]</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>51.690</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C75[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_30_s0/CLK</td>
</tr>
<tr>
<td>51.655</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_30_s0</td>
</tr>
<tr>
<td>51.620</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C75[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.276</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.414, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.504, 41.812%; route: 10.211, 56.895%; tC2Q: 0.232, 1.293%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.742</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>59.362</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_6</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R13C51[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_s2/Q</td>
</tr>
<tr>
<td>41.414</td>
<td>1.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C80[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0/CLK</td>
</tr>
<tr>
<td>41.646</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R9C80[0][B]</td>
<td style=" font-weight:bold;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0/Q</td>
</tr>
<tr>
<td>42.489</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n9_s0/I1</td>
</tr>
<tr>
<td>43.059</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C82[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n9_s0/COUT</td>
</tr>
<tr>
<td>43.059</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C82[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n10_s0/CIN</td>
</tr>
<tr>
<td>43.094</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C82[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n10_s0/COUT</td>
</tr>
<tr>
<td>43.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n11_s0/CIN</td>
</tr>
<tr>
<td>43.129</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C82[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n11_s0/COUT</td>
</tr>
<tr>
<td>43.129</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n12_s0/CIN</td>
</tr>
<tr>
<td>43.164</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C82[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n12_s0/COUT</td>
</tr>
<tr>
<td>43.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n13_s0/CIN</td>
</tr>
<tr>
<td>43.199</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C82[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n13_s0/COUT</td>
</tr>
<tr>
<td>43.199</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n14_s0/CIN</td>
</tr>
<tr>
<td>43.235</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C82[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n14_s0/COUT</td>
</tr>
<tr>
<td>43.235</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n15_s0/CIN</td>
</tr>
<tr>
<td>43.270</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n15_s0/COUT</td>
</tr>
<tr>
<td>43.270</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n16_s0/CIN</td>
</tr>
<tr>
<td>43.305</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n16_s0/COUT</td>
</tr>
<tr>
<td>43.305</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n17_s0/CIN</td>
</tr>
<tr>
<td>43.340</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n17_s0/COUT</td>
</tr>
<tr>
<td>43.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n18_s0/CIN</td>
</tr>
<tr>
<td>43.375</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n18_s0/COUT</td>
</tr>
<tr>
<td>43.375</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n19_s0/CIN</td>
</tr>
<tr>
<td>43.411</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n19_s0/COUT</td>
</tr>
<tr>
<td>43.411</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n20_s0/CIN</td>
</tr>
<tr>
<td>43.446</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n20_s0/COUT</td>
</tr>
<tr>
<td>43.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n21_s0/CIN</td>
</tr>
<tr>
<td>43.481</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n21_s0/COUT</td>
</tr>
<tr>
<td>43.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n22_s0/CIN</td>
</tr>
<tr>
<td>43.516</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n22_s0/COUT</td>
</tr>
<tr>
<td>43.516</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n23_s0/CIN</td>
</tr>
<tr>
<td>43.551</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n23_s0/COUT</td>
</tr>
<tr>
<td>43.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n24_s0/CIN</td>
</tr>
<tr>
<td>43.587</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n24_s0/COUT</td>
</tr>
<tr>
<td>43.587</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n25_s0/CIN</td>
</tr>
<tr>
<td>43.622</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n25_s0/COUT</td>
</tr>
<tr>
<td>43.622</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n26_s0/CIN</td>
</tr>
<tr>
<td>43.657</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n26_s0/COUT</td>
</tr>
<tr>
<td>43.657</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n27_s0/CIN</td>
</tr>
<tr>
<td>43.692</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n27_s0/COUT</td>
</tr>
<tr>
<td>43.692</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n28_s0/CIN</td>
</tr>
<tr>
<td>43.727</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n28_s0/COUT</td>
</tr>
<tr>
<td>43.727</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n29_s0/CIN</td>
</tr>
<tr>
<td>43.763</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n29_s0/COUT</td>
</tr>
<tr>
<td>43.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n30_s0/CIN</td>
</tr>
<tr>
<td>43.798</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n30_s0/COUT</td>
</tr>
<tr>
<td>43.798</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n31_s0/CIN</td>
</tr>
<tr>
<td>43.833</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n31_s0/COUT</td>
</tr>
<tr>
<td>43.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n32_s0/CIN</td>
</tr>
<tr>
<td>43.868</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n32_s0/COUT</td>
</tr>
<tr>
<td>43.868</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C86[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n33_s0/CIN</td>
</tr>
<tr>
<td>43.903</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C86[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n33_s0/COUT</td>
</tr>
<tr>
<td>43.903</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C86[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n34_s0/CIN</td>
</tr>
<tr>
<td>43.939</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C86[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n34_s0/COUT</td>
</tr>
<tr>
<td>43.939</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C86[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n35_s0/CIN</td>
</tr>
<tr>
<td>43.974</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C86[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n35_s0/COUT</td>
</tr>
<tr>
<td>45.116</td>
<td>1.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C84[3][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/MaskInt_Z_s/I1</td>
</tr>
<tr>
<td>45.569</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C84[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/MaskInt_Z_s/F</td>
</tr>
<tr>
<td>46.063</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C84[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcApbif/rtc_rtcintr_s/I0</td>
</tr>
<tr>
<td>46.516</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C84[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcApbif/rtc_rtcintr_s/F</td>
</tr>
<tr>
<td>48.709</td>
<td>2.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C69[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s71/I1</td>
</tr>
<tr>
<td>49.171</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C69[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s71/F</td>
</tr>
<tr>
<td>49.172</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C69[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s68/I3</td>
</tr>
<tr>
<td>49.543</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C69[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s68/F</td>
</tr>
<tr>
<td>49.548</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C69[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s66/I2</td>
</tr>
<tr>
<td>50.103</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C69[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s66/F</td>
</tr>
<tr>
<td>51.786</td>
<td>1.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C66[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s63/I3</td>
</tr>
<tr>
<td>52.303</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C66[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s63/F</td>
</tr>
<tr>
<td>52.716</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C66[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s53/I3</td>
</tr>
<tr>
<td>53.087</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C66[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s53/F</td>
</tr>
<tr>
<td>53.605</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C70[3][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s44/I3</td>
</tr>
<tr>
<td>53.976</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C70[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s44/F</td>
</tr>
<tr>
<td>54.632</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C73[3][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s34/I3</td>
</tr>
<tr>
<td>55.181</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C73[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s34/F</td>
</tr>
<tr>
<td>55.182</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C73[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s20/I2</td>
</tr>
<tr>
<td>55.635</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R49C73[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s20/F</td>
</tr>
<tr>
<td>56.153</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C69[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s8/I2</td>
</tr>
<tr>
<td>56.615</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C69[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s8/F</td>
</tr>
<tr>
<td>56.788</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C68[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s2/I3</td>
</tr>
<tr>
<td>57.241</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R48C68[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s2/F</td>
</tr>
<tr>
<td>57.654</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C66[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s0/I3</td>
</tr>
<tr>
<td>58.203</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>58</td>
<td>R49C66[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s0/F</td>
</tr>
<tr>
<td>59.362</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C74[0][A]</td>
<td style=" font-weight:bold;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_31_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>51.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>6216</td>
<td>PLL_R[1]</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>51.690</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C74[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_31_s0/CLK</td>
</tr>
<tr>
<td>51.655</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_31_s0</td>
</tr>
<tr>
<td>51.620</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C74[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.276</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.414, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.504, 41.812%; route: 10.211, 56.895%; tC2Q: 0.232, 1.293%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.742</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>59.362</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_47_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_6</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R13C51[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_s2/Q</td>
</tr>
<tr>
<td>41.414</td>
<td>1.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C80[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0/CLK</td>
</tr>
<tr>
<td>41.646</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R9C80[0][B]</td>
<td style=" font-weight:bold;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0/Q</td>
</tr>
<tr>
<td>42.489</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n9_s0/I1</td>
</tr>
<tr>
<td>43.059</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C82[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n9_s0/COUT</td>
</tr>
<tr>
<td>43.059</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C82[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n10_s0/CIN</td>
</tr>
<tr>
<td>43.094</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C82[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n10_s0/COUT</td>
</tr>
<tr>
<td>43.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n11_s0/CIN</td>
</tr>
<tr>
<td>43.129</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C82[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n11_s0/COUT</td>
</tr>
<tr>
<td>43.129</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n12_s0/CIN</td>
</tr>
<tr>
<td>43.164</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C82[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n12_s0/COUT</td>
</tr>
<tr>
<td>43.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n13_s0/CIN</td>
</tr>
<tr>
<td>43.199</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C82[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n13_s0/COUT</td>
</tr>
<tr>
<td>43.199</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C82[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n14_s0/CIN</td>
</tr>
<tr>
<td>43.235</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C82[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n14_s0/COUT</td>
</tr>
<tr>
<td>43.235</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n15_s0/CIN</td>
</tr>
<tr>
<td>43.270</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n15_s0/COUT</td>
</tr>
<tr>
<td>43.270</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n16_s0/CIN</td>
</tr>
<tr>
<td>43.305</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n16_s0/COUT</td>
</tr>
<tr>
<td>43.305</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n17_s0/CIN</td>
</tr>
<tr>
<td>43.340</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n17_s0/COUT</td>
</tr>
<tr>
<td>43.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n18_s0/CIN</td>
</tr>
<tr>
<td>43.375</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n18_s0/COUT</td>
</tr>
<tr>
<td>43.375</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n19_s0/CIN</td>
</tr>
<tr>
<td>43.411</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n19_s0/COUT</td>
</tr>
<tr>
<td>43.411</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n20_s0/CIN</td>
</tr>
<tr>
<td>43.446</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n20_s0/COUT</td>
</tr>
<tr>
<td>43.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n21_s0/CIN</td>
</tr>
<tr>
<td>43.481</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n21_s0/COUT</td>
</tr>
<tr>
<td>43.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n22_s0/CIN</td>
</tr>
<tr>
<td>43.516</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n22_s0/COUT</td>
</tr>
<tr>
<td>43.516</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n23_s0/CIN</td>
</tr>
<tr>
<td>43.551</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n23_s0/COUT</td>
</tr>
<tr>
<td>43.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n24_s0/CIN</td>
</tr>
<tr>
<td>43.587</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n24_s0/COUT</td>
</tr>
<tr>
<td>43.587</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n25_s0/CIN</td>
</tr>
<tr>
<td>43.622</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n25_s0/COUT</td>
</tr>
<tr>
<td>43.622</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n26_s0/CIN</td>
</tr>
<tr>
<td>43.657</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n26_s0/COUT</td>
</tr>
<tr>
<td>43.657</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n27_s0/CIN</td>
</tr>
<tr>
<td>43.692</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n27_s0/COUT</td>
</tr>
<tr>
<td>43.692</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n28_s0/CIN</td>
</tr>
<tr>
<td>43.727</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n28_s0/COUT</td>
</tr>
<tr>
<td>43.727</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n29_s0/CIN</td>
</tr>
<tr>
<td>43.763</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n29_s0/COUT</td>
</tr>
<tr>
<td>43.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n30_s0/CIN</td>
</tr>
<tr>
<td>43.798</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n30_s0/COUT</td>
</tr>
<tr>
<td>43.798</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n31_s0/CIN</td>
</tr>
<tr>
<td>43.833</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n31_s0/COUT</td>
</tr>
<tr>
<td>43.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C85[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n32_s0/CIN</td>
</tr>
<tr>
<td>43.868</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C85[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n32_s0/COUT</td>
</tr>
<tr>
<td>43.868</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C86[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n33_s0/CIN</td>
</tr>
<tr>
<td>43.903</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C86[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n33_s0/COUT</td>
</tr>
<tr>
<td>43.903</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C86[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n34_s0/CIN</td>
</tr>
<tr>
<td>43.939</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C86[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n34_s0/COUT</td>
</tr>
<tr>
<td>43.939</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C86[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n35_s0/CIN</td>
</tr>
<tr>
<td>43.974</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C86[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/n35_s0/COUT</td>
</tr>
<tr>
<td>45.116</td>
<td>1.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C84[3][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/MaskInt_Z_s/I1</td>
</tr>
<tr>
<td>45.569</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C84[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/MaskInt_Z_s/F</td>
</tr>
<tr>
<td>46.063</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C84[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcApbif/rtc_rtcintr_s/I0</td>
</tr>
<tr>
<td>46.516</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C84[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcApbif/rtc_rtcintr_s/F</td>
</tr>
<tr>
<td>48.709</td>
<td>2.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C69[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s71/I1</td>
</tr>
<tr>
<td>49.171</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C69[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s71/F</td>
</tr>
<tr>
<td>49.172</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C69[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s68/I3</td>
</tr>
<tr>
<td>49.543</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C69[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s68/F</td>
</tr>
<tr>
<td>49.548</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C69[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s66/I2</td>
</tr>
<tr>
<td>50.103</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C69[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s66/F</td>
</tr>
<tr>
<td>51.786</td>
<td>1.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C66[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s63/I3</td>
</tr>
<tr>
<td>52.303</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C66[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s63/F</td>
</tr>
<tr>
<td>52.716</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C66[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s53/I3</td>
</tr>
<tr>
<td>53.087</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C66[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s53/F</td>
</tr>
<tr>
<td>53.605</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C70[3][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s44/I3</td>
</tr>
<tr>
<td>53.976</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C70[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s44/F</td>
</tr>
<tr>
<td>54.632</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C73[3][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s34/I3</td>
</tr>
<tr>
<td>55.181</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C73[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s34/F</td>
</tr>
<tr>
<td>55.182</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C73[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s20/I2</td>
</tr>
<tr>
<td>55.635</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R49C73[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s20/F</td>
</tr>
<tr>
<td>56.153</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C69[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s8/I2</td>
</tr>
<tr>
<td>56.615</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C69[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s8/F</td>
</tr>
<tr>
<td>56.788</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C68[1][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s2/I3</td>
</tr>
<tr>
<td>57.241</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R48C68[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s2/F</td>
</tr>
<tr>
<td>57.654</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C66[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s0/I3</td>
</tr>
<tr>
<td>58.203</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>58</td>
<td>R49C66[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state_s0/F</td>
</tr>
<tr>
<td>59.362</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C70[2][A]</td>
<td style=" font-weight:bold;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_47_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>51.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>6216</td>
<td>PLL_R[1]</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>51.690</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C70[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_47_s0/CLK</td>
</tr>
<tr>
<td>51.655</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_47_s0</td>
</tr>
<tr>
<td>51.620</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C70[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_47_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.276</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.414, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.504, 41.812%; route: 10.211, 56.895%; tC2Q: 0.232, 1.293%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.279</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>300.366</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>302.646</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/n118_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>300.000</td>
<td>300.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>300.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_6</td>
</tr>
<tr>
<td>300.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R13C51[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_s2/Q</td>
</tr>
<tr>
<td>300.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C51[0][B]</td>
<td style=" font-weight:bold;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/n118_s5/I2</td>
</tr>
<tr>
<td>300.366</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C51[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/n118_s5/F</td>
</tr>
<tr>
<td>300.366</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C51[0][B]</td>
<td style=" font-weight:bold;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>300.000</td>
<td>300.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>300.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>301.430</td>
<td>1.430</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>PLL_R[1]</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>302.600</td>
<td>1.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C51[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_s2/CLK</td>
</tr>
<tr>
<td>302.635</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_s2</td>
</tr>
<tr>
<td>302.646</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C51[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.600</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 99.333%; route: 0.000, 0.000%; tC2Q: 0.002, 0.667%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.169, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.442</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>i7/u1_ov5640_dri/u_i2c_dr/n63_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i7/u1_ov5640_dri/u_i2c_dr/dri_clk_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i7/u1_ov5640_dri/dri_clk_2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i7/u_cmos_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/u1_ov5640_dri/dri_clk_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R2C5[0][A]</td>
<td>i7/u1_ov5640_dri/u_i2c_dr/dri_clk_s1/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td style=" font-weight:bold;">i7/u1_ov5640_dri/u_i2c_dr/n63_s2/I</td>
</tr>
<tr>
<td>0.234</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td style=" background: #97FFFF;">i7/u1_ov5640_dri/u_i2c_dr/n63_s2/O</td>
</tr>
<tr>
<td>0.234</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td style=" font-weight:bold;">i7/u1_ov5640_dri/u_i2c_dr/dri_clk_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/u_cmos_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>21</td>
<td>PLL_R[2]</td>
<td>i7/u_cmos_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>i7/u1_ov5640_dri/u_i2c_dr/dri_clk_s1/CLK</td>
</tr>
<tr>
<td>1.666</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i7/u1_ov5640_dri/u_i2c_dr/dri_clk_s1</td>
</tr>
<tr>
<td>1.677</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>i7/u1_ov5640_dri/u_i2c_dr/dri_clk_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 98.957%; route: 0.000, 0.000%; tC2Q: 0.002, 1.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.442</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>i7/u0_ov5640_dri/u_i2c_dr/n63_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i7/u0_ov5640_dri/u_i2c_dr/dri_clk_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i7/u0_ov5640_dri/dri_clk_2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i7/u_cmos_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/u0_ov5640_dri/dri_clk_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R2C6[0][A]</td>
<td>i7/u0_ov5640_dri/u_i2c_dr/dri_clk_s1/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[0][A]</td>
<td style=" font-weight:bold;">i7/u0_ov5640_dri/u_i2c_dr/n63_s2/I</td>
</tr>
<tr>
<td>0.234</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C6[0][A]</td>
<td style=" background: #97FFFF;">i7/u0_ov5640_dri/u_i2c_dr/n63_s2/O</td>
</tr>
<tr>
<td>0.234</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[0][A]</td>
<td style=" font-weight:bold;">i7/u0_ov5640_dri/u_i2c_dr/dri_clk_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/u_cmos_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>21</td>
<td>PLL_R[2]</td>
<td>i7/u_cmos_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[0][A]</td>
<td>i7/u0_ov5640_dri/u_i2c_dr/dri_clk_s1/CLK</td>
</tr>
<tr>
<td>1.666</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i7/u0_ov5640_dri/u_i2c_dr/dri_clk_s1</td>
</tr>
<tr>
<td>1.677</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C6[0][A]</td>
<td>i7/u0_ov5640_dri/u_i2c_dr/dri_clk_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 98.957%; route: 0.000, 0.000%; tC2Q: 0.002, 1.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.350</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.025</td>
</tr>
<tr>
<td class="label">From</td>
<td>i7/u0_ov5640_dri/u_cmos_capture_data/cam_vsync_d0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i7/u0_ov5640_dri/u_cmos_capture_data/cam_vsync_d0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam0_vsync:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam0_vsync</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB52[A]</td>
<td>cam0_vsync_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>IOB52[A]</td>
<td>cam0_vsync_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB52[A]</td>
<td style=" font-weight:bold;">i7/u0_ov5640_dri/u_cmos_capture_data/cam_vsync_d0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB73[A]</td>
<td>cam0_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>IOB73[A]</td>
<td>cam0_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.979</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB52[A]</td>
<td>i7/u0_ov5640_dri/u_cmos_capture_data/cam_vsync_d0_s0/CLK</td>
</tr>
<tr>
<td>2.014</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i7/u0_ov5640_dri/u_cmos_capture_data/cam_vsync_d0_s0</td>
</tr>
<tr>
<td>2.025</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB52[A]</td>
<td>i7/u0_ov5640_dri/u_cmos_capture_data/cam_vsync_d0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.304</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 34.133%; route: 1.304, 65.867%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.039</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.986</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.025</td>
</tr>
<tr>
<td class="label">From</td>
<td>i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1652</td>
<td>LEFTSIDE[0]</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C9[0][B]</td>
<td>i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_2_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R26C9[0][B]</td>
<td style=" font-weight:bold;">i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_2_s0/Q</td>
</tr>
<tr>
<td>0.986</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C8[2][A]</td>
<td style=" font-weight:bold;">i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB73[A]</td>
<td>cam0_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>IOB73[A]</td>
<td>cam0_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.979</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C8[2][A]</td>
<td>i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_2_s0/CLK</td>
</tr>
<tr>
<td>2.014</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_2_s0</td>
</tr>
<tr>
<td>2.025</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C8[2][A]</td>
<td>i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.455</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 34.133%; route: 1.304, 65.867%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.804</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.025</td>
</tr>
<tr>
<td class="label">From</td>
<td>i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1652</td>
<td>LEFTSIDE[0]</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C8[2][B]</td>
<td>i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_1_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R26C8[2][B]</td>
<td style=" font-weight:bold;">i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_1_s0/Q</td>
</tr>
<tr>
<td>1.221</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C7[2][A]</td>
<td style=" font-weight:bold;">i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB73[A]</td>
<td>cam0_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>IOB73[A]</td>
<td>cam0_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.979</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C7[2][A]</td>
<td>i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_1_s0/CLK</td>
</tr>
<tr>
<td>2.014</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_1_s0</td>
</tr>
<tr>
<td>2.025</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C7[2][A]</td>
<td>i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.455</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.495, 71.035%; tC2Q: 0.202, 28.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 34.133%; route: 1.304, 65.867%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.804</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.025</td>
</tr>
<tr>
<td class="label">From</td>
<td>i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1652</td>
<td>LEFTSIDE[0]</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C7[0][A]</td>
<td>i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_3_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R27C7[0][A]</td>
<td style=" font-weight:bold;">i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_3_s0/Q</td>
</tr>
<tr>
<td>1.221</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R28C5[1][B]</td>
<td style=" font-weight:bold;">i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB73[A]</td>
<td>cam0_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>IOB73[A]</td>
<td>cam0_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.979</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R28C5[1][B]</td>
<td>i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_3_s0/CLK</td>
</tr>
<tr>
<td>2.014</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_3_s0</td>
</tr>
<tr>
<td>2.025</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R28C5[1][B]</td>
<td>i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.455</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.495, 71.035%; tC2Q: 0.202, 28.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 34.133%; route: 1.304, 65.867%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.804</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.025</td>
</tr>
<tr>
<td class="label">From</td>
<td>i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1652</td>
<td>LEFTSIDE[0]</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C7[0][A]</td>
<td>i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_4_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C7[0][A]</td>
<td style=" font-weight:bold;">i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_4_s0/Q</td>
</tr>
<tr>
<td>1.221</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C4[1][B]</td>
<td style=" font-weight:bold;">i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB73[A]</td>
<td>cam0_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>IOB73[A]</td>
<td>cam0_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.979</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C4[1][B]</td>
<td>i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_4_s0/CLK</td>
</tr>
<tr>
<td>2.014</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_4_s0</td>
</tr>
<tr>
<td>2.025</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C4[1][B]</td>
<td>i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.455</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.495, 71.035%; tC2Q: 0.202, 28.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 34.133%; route: 1.304, 65.867%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.804</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.025</td>
</tr>
<tr>
<td class="label">From</td>
<td>i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1652</td>
<td>LEFTSIDE[0]</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C7[1][A]</td>
<td>i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_5_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R27C7[1][A]</td>
<td style=" font-weight:bold;">i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_5_s0/Q</td>
</tr>
<tr>
<td>1.221</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R28C6[0][B]</td>
<td style=" font-weight:bold;">i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB73[A]</td>
<td>cam0_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>IOB73[A]</td>
<td>cam0_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.979</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R28C6[0][B]</td>
<td>i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_5_s0/CLK</td>
</tr>
<tr>
<td>2.014</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_5_s0</td>
</tr>
<tr>
<td>2.025</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R28C6[0][B]</td>
<td>i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.455</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.495, 71.035%; tC2Q: 0.202, 28.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 34.133%; route: 1.304, 65.867%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.804</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.025</td>
</tr>
<tr>
<td class="label">From</td>
<td>i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1652</td>
<td>LEFTSIDE[0]</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C7[0][B]</td>
<td>i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_6_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R27C7[0][B]</td>
<td style=" font-weight:bold;">i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_6_s0/Q</td>
</tr>
<tr>
<td>1.221</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R28C6[0][A]</td>
<td style=" font-weight:bold;">i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB73[A]</td>
<td>cam0_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>IOB73[A]</td>
<td>cam0_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.979</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R28C6[0][A]</td>
<td>i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_6_s0/CLK</td>
</tr>
<tr>
<td>2.014</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_6_s0</td>
</tr>
<tr>
<td>2.025</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R28C6[0][A]</td>
<td>i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.455</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.495, 71.035%; tC2Q: 0.202, 28.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 34.133%; route: 1.304, 65.867%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.804</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.025</td>
</tr>
<tr>
<td class="label">From</td>
<td>i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1652</td>
<td>LEFTSIDE[0]</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C8[1][A]</td>
<td>i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_7_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R27C8[1][A]</td>
<td style=" font-weight:bold;">i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_7_s0/Q</td>
</tr>
<tr>
<td>1.221</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R28C7[0][A]</td>
<td style=" font-weight:bold;">i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB73[A]</td>
<td>cam0_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>IOB73[A]</td>
<td>cam0_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.979</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R28C7[0][A]</td>
<td>i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_7_s0/CLK</td>
</tr>
<tr>
<td>2.014</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_7_s0</td>
</tr>
<tr>
<td>2.025</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R28C7[0][A]</td>
<td>i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.455</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.495, 71.035%; tC2Q: 0.202, 28.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 34.133%; route: 1.304, 65.867%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.804</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.025</td>
</tr>
<tr>
<td class="label">From</td>
<td>i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1652</td>
<td>LEFTSIDE[0]</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C6[1][B]</td>
<td>i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_8_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R27C6[1][B]</td>
<td style=" font-weight:bold;">i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_8_s0/Q</td>
</tr>
<tr>
<td>1.221</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R28C5[0][A]</td>
<td style=" font-weight:bold;">i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB73[A]</td>
<td>cam0_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>IOB73[A]</td>
<td>cam0_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.979</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R28C5[0][A]</td>
<td>i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_8_s0/CLK</td>
</tr>
<tr>
<td>2.014</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_8_s0</td>
</tr>
<tr>
<td>2.025</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R28C5[0][A]</td>
<td>i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.455</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.495, 71.035%; tC2Q: 0.202, 28.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 34.133%; route: 1.304, 65.867%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.792</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.233</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.025</td>
</tr>
<tr>
<td class="label">From</td>
<td>i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1652</td>
<td>LEFTSIDE[0]</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C8[1][B]</td>
<td>i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_0_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R27C8[1][B]</td>
<td style=" font-weight:bold;">i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_0_s0/Q</td>
</tr>
<tr>
<td>1.233</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R28C4[0][A]</td>
<td style=" font-weight:bold;">i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB73[A]</td>
<td>cam0_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>IOB73[A]</td>
<td>cam0_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.979</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R28C4[0][A]</td>
<td>i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_0_s0/CLK</td>
</tr>
<tr>
<td>2.014</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_0_s0</td>
</tr>
<tr>
<td>2.025</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R28C4[0][A]</td>
<td>i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.455</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.507, 71.528%; tC2Q: 0.202, 28.472%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 34.133%; route: 1.304, 65.867%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.680</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.345</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.025</td>
</tr>
<tr>
<td class="label">From</td>
<td>i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1652</td>
<td>LEFTSIDE[0]</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C8[0][B]</td>
<td>i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_9_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R27C8[0][B]</td>
<td style=" font-weight:bold;">i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_9_s0/Q</td>
</tr>
<tr>
<td>1.345</td>
<td>0.620</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R28C4[0][B]</td>
<td style=" font-weight:bold;">i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB73[A]</td>
<td>cam0_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>IOB73[A]</td>
<td>cam0_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.979</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R28C4[0][B]</td>
<td>i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_9_s0/CLK</td>
</tr>
<tr>
<td>2.014</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_9_s0</td>
</tr>
<tr>
<td>2.025</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R28C4[0][B]</td>
<td>i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.455</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.620, 75.421%; tC2Q: 0.202, 24.579%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 34.133%; route: 1.304, 65.867%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.452</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/ides_calib_reg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[4].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1652</td>
<td>LEFTSIDE[0]</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C9[2][B]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/ides_calib_reg_0_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R77C9[2][B]</td>
<td style=" font-weight:bold;">i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/ides_calib_reg_0_s0/Q</td>
</tr>
<tr>
<td>1.452</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL55[A]</td>
<td style=" font-weight:bold;">i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[4].u_ides8_mem/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>1.602</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>1.696</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL55[A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[4].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[4].u_ides8_mem</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL55[A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[4].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.172</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.727, 78.249%; tC2Q: 0.202, 21.751%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.452</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/ides_calib_reg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[1].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1652</td>
<td>LEFTSIDE[0]</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C9[2][B]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/ides_calib_reg_0_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R77C9[2][B]</td>
<td style=" font-weight:bold;">i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/ides_calib_reg_0_s0/Q</td>
</tr>
<tr>
<td>1.452</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL56[A]</td>
<td style=" font-weight:bold;">i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[1].u_ides8_mem/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>1.602</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>1.696</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL56[A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[1].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[1].u_ides8_mem</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL56[A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[1].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.172</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.727, 78.249%; tC2Q: 0.202, 21.751%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.455</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/ides_calib_reg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[7].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1652</td>
<td>LEFTSIDE[0]</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C9[2][B]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/ides_calib_reg_0_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R77C9[2][B]</td>
<td style=" font-weight:bold;">i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/ides_calib_reg_0_s0/Q</td>
</tr>
<tr>
<td>1.455</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL51[A]</td>
<td style=" font-weight:bold;">i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[7].u_ides8_mem/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>1.602</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>1.696</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL51[A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[7].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[7].u_ides8_mem</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL51[A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[7].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.172</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.730, 78.320%; tC2Q: 0.202, 21.680%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.208</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>i7/DDR3_MIG/gw3_top/i4/ddr_init_complete_d_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i7/DDR3_MIG/gw3_top/i4/uddcntln_d_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1652</td>
<td>LEFTSIDE[0]</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C8[2][A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/ddr_init_complete_d_1_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R63C8[2][A]</td>
<td style=" font-weight:bold;">i7/DDR3_MIG/gw3_top/i4/ddr_init_complete_d_1_s0/Q</td>
</tr>
<tr>
<td>0.988</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C9[2][B]</td>
<td style=" font-weight:bold;">i7/DDR3_MIG/gw3_top/i4/uddcntln_d_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR44[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.150</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C9[2][B]</td>
<td>i7/DDR3_MIG/gw3_top/i4/uddcntln_d_0_s0/CLK</td>
</tr>
<tr>
<td>1.185</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/i4/uddcntln_d_0_s0</td>
</tr>
<tr>
<td>1.196</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C9[2][B]</td>
<td>i7/DDR3_MIG/gw3_top/i4/uddcntln_d_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.626</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.263, 56.544%; tC2Q: 0.202, 43.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.734%; route: 0.475, 41.266%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.208</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>i7/DDR3_MIG/gw3_top/i4/ddr_init_complete_d_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i7/DDR3_MIG/gw3_top/i4/uddcntln_d_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1652</td>
<td>LEFTSIDE[0]</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C8[2][A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/ddr_init_complete_d_1_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R63C8[2][A]</td>
<td style=" font-weight:bold;">i7/DDR3_MIG/gw3_top/i4/ddr_init_complete_d_1_s0/Q</td>
</tr>
<tr>
<td>0.988</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C9[2][A]</td>
<td style=" font-weight:bold;">i7/DDR3_MIG/gw3_top/i4/uddcntln_d_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR44[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.150</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C9[2][A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/uddcntln_d_1_s0/CLK</td>
</tr>
<tr>
<td>1.185</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/i4/uddcntln_d_1_s0</td>
</tr>
<tr>
<td>1.196</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C9[2][A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/uddcntln_d_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.626</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.263, 56.544%; tC2Q: 0.202, 43.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.734%; route: 0.475, 41.266%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.127</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.604</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/ides_calib_reg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[6].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1652</td>
<td>LEFTSIDE[0]</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C9[2][B]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/ides_calib_reg_0_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R77C9[2][B]</td>
<td style=" font-weight:bold;">i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/ides_calib_reg_0_s0/Q</td>
</tr>
<tr>
<td>1.604</td>
<td>0.878</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL48[A]</td>
<td style=" font-weight:bold;">i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[6].u_ides8_mem/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>1.602</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>1.696</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL48[A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[6].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[6].u_ides8_mem</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL48[A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[6].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.172</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.878, 81.300%; tC2Q: 0.202, 18.700%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.127</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.604</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/ides_calib_reg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[5].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1652</td>
<td>LEFTSIDE[0]</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C9[2][B]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/ides_calib_reg_0_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R77C9[2][B]</td>
<td style=" font-weight:bold;">i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/ides_calib_reg_0_s0/Q</td>
</tr>
<tr>
<td>1.604</td>
<td>0.878</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL47[A]</td>
<td style=" font-weight:bold;">i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[5].u_ides8_mem/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>1.602</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>1.696</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL47[A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[5].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[5].u_ides8_mem</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL47[A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[5].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.172</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.878, 81.300%; tC2Q: 0.202, 18.700%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.107</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>51.570</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_6</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R13C51[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_s2/Q</td>
</tr>
<tr>
<td>51.006</td>
<td>1.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C80[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_23_s0/CLK</td>
</tr>
<tr>
<td>51.208</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R4C80[1][A]</td>
<td style=" font-weight:bold;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_23_s0/Q</td>
</tr>
<tr>
<td>51.570</td>
<td>0.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C82[2][A]</td>
<td style=" font-weight:bold;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>51.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>6216</td>
<td>PLL_R[1]</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>51.631</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C82[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_23_s0/CLK</td>
</tr>
<tr>
<td>51.666</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_23_s0</td>
</tr>
<tr>
<td>51.677</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C82[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.624</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.006, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.362, 64.177%; tC2Q: 0.202, 35.823%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.106</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>51.571</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_6</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R13C51[0][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_s2/Q</td>
</tr>
<tr>
<td>51.006</td>
<td>1.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C81[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_21_s0/CLK</td>
</tr>
<tr>
<td>51.207</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R4C81[2][A]</td>
<td style=" font-weight:bold;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_21_s0/Q</td>
</tr>
<tr>
<td>51.571</td>
<td>0.364</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C82[0][A]</td>
<td style=" font-weight:bold;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>51.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>6216</td>
<td>PLL_R[1]</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>51.631</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C82[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_21_s0/CLK</td>
</tr>
<tr>
<td>51.666</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_21_s0</td>
</tr>
<tr>
<td>51.677</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C82[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.624</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.006, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.364, 64.408%; tC2Q: 0.201, 35.592%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.708</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/ides_calib_reg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[3].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1652</td>
<td>LEFTSIDE[0]</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C9[2][B]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/ides_calib_reg_0_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R77C9[2][B]</td>
<td style=" font-weight:bold;">i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/ides_calib_reg_0_s0/Q</td>
</tr>
<tr>
<td>1.708</td>
<td>0.983</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL50[A]</td>
<td style=" font-weight:bold;">i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[3].u_ides8_mem/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>1.602</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>1.696</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL50[A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[3].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[3].u_ides8_mem</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL50[A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[3].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.172</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.983, 82.949%; tC2Q: 0.202, 17.051%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.708</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/ides_calib_reg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[0].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1652</td>
<td>LEFTSIDE[0]</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C9[2][B]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/ides_calib_reg_0_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R77C9[2][B]</td>
<td style=" font-weight:bold;">i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/ides_calib_reg_0_s0/Q</td>
</tr>
<tr>
<td>1.708</td>
<td>0.983</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL49[A]</td>
<td style=" font-weight:bold;">i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[0].u_ides8_mem/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>1.602</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>1.696</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL49[A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[0].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[0].u_ides8_mem</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL49[A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[0].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.172</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.983, 82.949%; tC2Q: 0.202, 17.051%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.957</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.333</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i7/u1_ov5640_dri/u_cmos_capture_data/cam_vsync_d0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1652</td>
<td>LEFTSIDE[0]</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R73C10[1][B]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>583</td>
<td>R73C10[1][B]</td>
<td style=" font-weight:bold;">i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>3.951</td>
<td>3.137</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td>i7/u0_ov5640_dri/u_cmos_capture_data/n61_s2/I2</td>
</tr>
<tr>
<td>4.506</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R9C12[0][B]</td>
<td style=" background: #97FFFF;">i7/u0_ov5640_dri/u_cmos_capture_data/n61_s2/F</td>
</tr>
<tr>
<td>10.333</td>
<td>5.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB91[B]</td>
<td style=" font-weight:bold;">i7/u1_ov5640_dri/u_cmos_capture_data/cam_vsync_d0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB91[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOB91[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>12.359</td>
<td>1.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB91[B]</td>
<td>i7/u1_ov5640_dri/u_cmos_capture_data/cam_vsync_d0_s0/CLK</td>
</tr>
<tr>
<td>12.324</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i7/u1_ov5640_dri/u_cmos_capture_data/cam_vsync_d0_s0</td>
</tr>
<tr>
<td>12.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB91[B]</td>
<td>i7/u1_ov5640_dri/u_cmos_capture_data/cam_vsync_d0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.777</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 5.692%; route: 8.963, 91.928%; tC2Q: 0.232, 2.380%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 28.928%; route: 1.677, 71.072%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.010</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.731</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.742</td>
</tr>
<tr>
<td class="label">From</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">To</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1171</td>
<td>R62C8[1][A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>6.731</td>
<td>1.731</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R35C0</td>
<td style=" font-weight:bold;">i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.946</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.946</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>9.132</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>-</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>9.264</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C0</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>9.229</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>8.742</td>
<td>-0.487</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C0</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.764</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.731, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.010</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.731</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.742</td>
</tr>
<tr>
<td class="label">From</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">To</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1171</td>
<td>R62C8[1][A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>6.731</td>
<td>1.731</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R53C0</td>
<td style=" font-weight:bold;">i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.946</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.946</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>9.132</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>-</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>9.264</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C0</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>9.229</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>8.742</td>
<td>-0.487</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C0</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.764</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.731, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.301</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.212</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/n2607_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1171</td>
<td>R62C8[1][A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>16.974</td>
<td>1.974</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R83C11[1][B]</td>
<td style=" font-weight:bold;">i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/n2607_s0/I1</td>
</tr>
<tr>
<td>17.529</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R83C11[1][B]</td>
<td style=" background: #97FFFF;">i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/n2607_s0/F</td>
</tr>
<tr>
<td>18.212</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R81C8[1][A]</td>
<td style=" font-weight:bold;">i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1652</td>
<td>LEFTSIDE[0]</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R81C8[1][A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_1_s0/CLK</td>
</tr>
<tr>
<td>20.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_1_s0</td>
</tr>
<tr>
<td>20.513</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R81C8[1][A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.583</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 17.281%; route: 0.682, 21.251%; tC2Q: 1.974, 61.468%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.301</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.212</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/n2607_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1171</td>
<td>R62C8[1][A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>16.974</td>
<td>1.974</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R83C11[1][B]</td>
<td style=" font-weight:bold;">i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/n2607_s0/I1</td>
</tr>
<tr>
<td>17.529</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R83C11[1][B]</td>
<td style=" background: #97FFFF;">i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/n2607_s0/F</td>
</tr>
<tr>
<td>18.212</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R81C8[1][B]</td>
<td style=" font-weight:bold;">i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1652</td>
<td>LEFTSIDE[0]</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R81C8[1][B]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_2_s0/CLK</td>
</tr>
<tr>
<td>20.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_2_s0</td>
</tr>
<tr>
<td>20.513</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R81C8[1][B]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.583</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 17.281%; route: 0.682, 21.251%; tC2Q: 1.974, 61.468%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.308</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.204</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/n2610_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1171</td>
<td>R62C8[1][A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>16.980</td>
<td>1.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R83C10[1][A]</td>
<td style=" font-weight:bold;">i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/n2610_s0/I0</td>
</tr>
<tr>
<td>17.535</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R83C10[1][A]</td>
<td style=" background: #97FFFF;">i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/n2610_s0/F</td>
</tr>
<tr>
<td>18.204</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R81C8[0][A]</td>
<td style=" font-weight:bold;">i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_1_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1652</td>
<td>LEFTSIDE[0]</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R81C8[0][A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_1_s1/CLK</td>
</tr>
<tr>
<td>20.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_1_s1</td>
</tr>
<tr>
<td>20.513</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R81C8[0][A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.583</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 17.321%; route: 0.669, 20.893%; tC2Q: 1.980, 61.786%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.308</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.204</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/n2610_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1171</td>
<td>R62C8[1][A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>16.980</td>
<td>1.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R83C10[1][A]</td>
<td style=" font-weight:bold;">i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/n2610_s0/I0</td>
</tr>
<tr>
<td>17.535</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R83C10[1][A]</td>
<td style=" background: #97FFFF;">i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/n2610_s0/F</td>
</tr>
<tr>
<td>18.204</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R81C8[2][B]</td>
<td style=" font-weight:bold;">i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_2_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1652</td>
<td>LEFTSIDE[0]</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R81C8[2][B]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_2_s1/CLK</td>
</tr>
<tr>
<td>20.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_2_s1</td>
</tr>
<tr>
<td>20.513</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R81C8[2][B]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.583</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 17.321%; route: 0.669, 20.893%; tC2Q: 1.980, 61.786%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.310</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.203</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/n2607_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1171</td>
<td>R62C8[1][A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>16.974</td>
<td>1.974</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R83C11[1][B]</td>
<td style=" font-weight:bold;">i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/n2607_s0/I1</td>
</tr>
<tr>
<td>17.529</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R83C11[1][B]</td>
<td style=" background: #97FFFF;">i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/n2607_s0/F</td>
</tr>
<tr>
<td>18.203</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R82C8[0][A]</td>
<td style=" font-weight:bold;">i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1652</td>
<td>LEFTSIDE[0]</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R82C8[0][A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_0_s0/CLK</td>
</tr>
<tr>
<td>20.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_0_s0</td>
</tr>
<tr>
<td>20.513</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R82C8[0][A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.583</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 17.330%; route: 0.673, 21.029%; tC2Q: 1.974, 61.641%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.346</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.731</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.078</td>
</tr>
<tr>
<td class="label">From</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/u_ck_gen</td>
</tr>
<tr>
<td class="label">To</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/u_ck_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1171</td>
<td>R62C8[1][A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>6.731</td>
<td>1.731</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOR46[A]</td>
<td style=" font-weight:bold;">i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/u_ck_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.946</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.946</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>9.132</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>-</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>9.264</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR46[A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/u_ck_gen/FCLK</td>
</tr>
<tr>
<td>9.229</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/u_ck_gen</td>
</tr>
<tr>
<td>9.078</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR46[A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/u_ck_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.764</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.731, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.346</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.731</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.078</td>
</tr>
<tr>
<td class="label">From</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
<tr>
<td class="label">To</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1171</td>
<td>R62C8[1][A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>6.731</td>
<td>1.731</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL11[A]</td>
<td style=" font-weight:bold;">i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.946</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.946</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>9.132</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>-</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>9.264</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL11[A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>9.229</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
<tr>
<td>9.078</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL11[A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.764</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.731, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.346</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.731</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.078</td>
</tr>
<tr>
<td class="label">From</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
<tr>
<td class="label">To</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1171</td>
<td>R62C8[1][A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>6.731</td>
<td>1.731</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL77[A]</td>
<td style=" font-weight:bold;">i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.946</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.946</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>9.132</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>-</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>9.264</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL77[A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>9.229</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
<tr>
<td>9.078</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL77[A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.764</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.731, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.346</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.731</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.078</td>
</tr>
<tr>
<td class="label">From</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
<tr>
<td class="label">To</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1171</td>
<td>R62C8[1][A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>6.731</td>
<td>1.731</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL9[A]</td>
<td style=" font-weight:bold;">i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.946</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.946</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>9.132</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>-</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>9.264</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL9[A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>9.229</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
<tr>
<td>9.078</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL9[A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.764</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.731, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.346</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.731</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.078</td>
</tr>
<tr>
<td class="label">From</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen</td>
</tr>
<tr>
<td class="label">To</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1171</td>
<td>R62C8[1][A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>6.731</td>
<td>1.731</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL74[A]</td>
<td style=" font-weight:bold;">i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.946</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.946</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>9.132</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>-</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>9.264</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL74[A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>9.229</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen</td>
</tr>
<tr>
<td>9.078</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL74[A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.764</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.731, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.318</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.731</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.050</td>
</tr>
<tr>
<td class="label">From</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">To</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1171</td>
<td>R62C8[1][A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>16.731</td>
<td>1.731</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R35C0</td>
<td style=" font-weight:bold;">i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1652</td>
<td>LEFTSIDE[0]</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C0</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/PCLK</td>
</tr>
<tr>
<td>20.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>20.050</td>
<td>-0.498</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C0</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.583</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.731, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.318</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.731</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.050</td>
</tr>
<tr>
<td class="label">From</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">To</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1171</td>
<td>R62C8[1][A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>16.731</td>
<td>1.731</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R53C0</td>
<td style=" font-weight:bold;">i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1652</td>
<td>LEFTSIDE[0]</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C0</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/PCLK</td>
</tr>
<tr>
<td>20.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>20.050</td>
<td>-0.498</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C0</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.583</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.731, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.663</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.731</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.395</td>
</tr>
<tr>
<td class="label">From</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/u_ck_gen</td>
</tr>
<tr>
<td class="label">To</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/u_ck_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1171</td>
<td>R62C8[1][A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>16.731</td>
<td>1.731</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOR46[A]</td>
<td style=" font-weight:bold;">i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/u_ck_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1652</td>
<td>LEFTSIDE[0]</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR46[A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/u_ck_gen/PCLK</td>
</tr>
<tr>
<td>20.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/u_ck_gen</td>
</tr>
<tr>
<td>20.395</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR46[A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/u_ck_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.583</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.731, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.663</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.731</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.395</td>
</tr>
<tr>
<td class="label">From</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
<tr>
<td class="label">To</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1171</td>
<td>R62C8[1][A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>16.731</td>
<td>1.731</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL11[A]</td>
<td style=" font-weight:bold;">i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1652</td>
<td>LEFTSIDE[0]</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>20.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
<tr>
<td>20.395</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL11[A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.583</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.731, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.663</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.731</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.395</td>
</tr>
<tr>
<td class="label">From</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
<tr>
<td class="label">To</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1171</td>
<td>R62C8[1][A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>16.731</td>
<td>1.731</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL77[A]</td>
<td style=" font-weight:bold;">i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1652</td>
<td>LEFTSIDE[0]</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL77[A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>20.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
<tr>
<td>20.395</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL77[A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.583</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.731, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.663</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.731</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.395</td>
</tr>
<tr>
<td class="label">From</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
<tr>
<td class="label">To</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1171</td>
<td>R62C8[1][A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>16.731</td>
<td>1.731</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL9[A]</td>
<td style=" font-weight:bold;">i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1652</td>
<td>LEFTSIDE[0]</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL9[A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>20.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
<tr>
<td>20.395</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL9[A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.583</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.731, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.498</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.731</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.230</td>
</tr>
<tr>
<td class="label">From</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">To</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1171</td>
<td>R62C8[1][A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>6.731</td>
<td>1.731</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R35C0</td>
<td style=" font-weight:bold;">i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>11.628</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>11.754</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C0</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>11.719</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>11.230</td>
<td>-0.489</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C0</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.754</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.731, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 59.219%; route: 0.125, 40.781%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.498</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.731</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.230</td>
</tr>
<tr>
<td class="label">From</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">To</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1171</td>
<td>R62C8[1][A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>6.731</td>
<td>1.731</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R53C0</td>
<td style=" font-weight:bold;">i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>11.628</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>11.754</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C0</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>11.719</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>11.230</td>
<td>-0.489</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C0</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.754</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.731, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 59.219%; route: 0.125, 40.781%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.834</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.731</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.566</td>
</tr>
<tr>
<td class="label">From</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/u_ck_gen</td>
</tr>
<tr>
<td class="label">To</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/u_ck_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1171</td>
<td>R62C8[1][A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>6.731</td>
<td>1.731</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOR46[A]</td>
<td style=" font-weight:bold;">i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/u_ck_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>11.628</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>11.754</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR46[A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/u_ck_gen/FCLK</td>
</tr>
<tr>
<td>11.719</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/u_ck_gen</td>
</tr>
<tr>
<td>11.566</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR46[A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/u_ck_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.754</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.731, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 59.219%; route: 0.125, 40.781%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.834</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.731</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.566</td>
</tr>
<tr>
<td class="label">From</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
<tr>
<td class="label">To</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1171</td>
<td>R62C8[1][A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>6.731</td>
<td>1.731</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL11[A]</td>
<td style=" font-weight:bold;">i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>11.628</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>11.754</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>11.719</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
<tr>
<td>11.566</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL11[A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.754</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.731, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 59.219%; route: 0.125, 40.781%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.834</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.731</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.566</td>
</tr>
<tr>
<td class="label">From</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
<tr>
<td class="label">To</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1171</td>
<td>R62C8[1][A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>6.731</td>
<td>1.731</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL77[A]</td>
<td style=" font-weight:bold;">i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>11.628</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>11.754</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL77[A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>11.719</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
<tr>
<td>11.566</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL77[A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.754</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.731, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 59.219%; route: 0.125, 40.781%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.834</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.731</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.566</td>
</tr>
<tr>
<td class="label">From</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
<tr>
<td class="label">To</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1171</td>
<td>R62C8[1][A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>6.731</td>
<td>1.731</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL9[A]</td>
<td style=" font-weight:bold;">i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>11.628</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>11.754</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL9[A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>11.719</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
<tr>
<td>11.566</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL9[A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.754</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.731, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 59.219%; route: 0.125, 40.781%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.207</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.252</td>
</tr>
<tr>
<td class="label">From</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
<tr>
<td class="label">To</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1171</td>
<td>R62C8[1][A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.044</td>
<td>1.044</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL37[A]</td>
<td style=" font-weight:bold;">i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[8].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>1.602</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>1.696</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C0</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R35C0</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>2.064</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL37[A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[8].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>2.099</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
<tr>
<td>2.252</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL37[A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.064</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.044, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 84.890%; route: 0.093, 15.110%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.207</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.252</td>
</tr>
<tr>
<td class="label">From</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[7].u_oser8_mem</td>
</tr>
<tr>
<td class="label">To</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[7].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1171</td>
<td>R62C8[1][A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.044</td>
<td>1.044</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL29[A]</td>
<td style=" font-weight:bold;">i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[7].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>1.602</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>1.696</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C0</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R35C0</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>2.064</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[7].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>2.099</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[7].u_oser8_mem</td>
</tr>
<tr>
<td>2.252</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL29[A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[7].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.064</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.044, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 84.890%; route: 0.093, 15.110%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.207</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.252</td>
</tr>
<tr>
<td class="label">From</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[6].u_oser8_mem</td>
</tr>
<tr>
<td class="label">To</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[6].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1171</td>
<td>R62C8[1][A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.044</td>
<td>1.044</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL42[A]</td>
<td style=" font-weight:bold;">i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[6].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>1.602</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>1.696</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C0</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R35C0</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>2.064</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL42[A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[6].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>2.099</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[6].u_oser8_mem</td>
</tr>
<tr>
<td>2.252</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL42[A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[6].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.064</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.044, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 84.890%; route: 0.093, 15.110%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.207</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.252</td>
</tr>
<tr>
<td class="label">From</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[5].u_oser8_mem</td>
</tr>
<tr>
<td class="label">To</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[5].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1171</td>
<td>R62C8[1][A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.044</td>
<td>1.044</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL28[A]</td>
<td style=" font-weight:bold;">i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[5].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>1.602</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>1.696</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C0</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R35C0</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>2.064</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL28[A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[5].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>2.099</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[5].u_oser8_mem</td>
</tr>
<tr>
<td>2.252</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL28[A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[5].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.064</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.044, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 84.890%; route: 0.093, 15.110%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.207</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.252</td>
</tr>
<tr>
<td class="label">From</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[4].u_oser8_mem</td>
</tr>
<tr>
<td class="label">To</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[4].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1171</td>
<td>R62C8[1][A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.044</td>
<td>1.044</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL33[A]</td>
<td style=" font-weight:bold;">i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[4].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>1.602</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>1.696</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C0</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R35C0</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>2.064</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[4].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>2.099</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[4].u_oser8_mem</td>
</tr>
<tr>
<td>2.252</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL33[A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[4].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.064</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.044, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 84.890%; route: 0.093, 15.110%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.207</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.252</td>
</tr>
<tr>
<td class="label">From</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
<tr>
<td class="label">To</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1171</td>
<td>R62C8[1][A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.044</td>
<td>1.044</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL32[A]</td>
<td style=" font-weight:bold;">i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[3].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>1.602</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>1.696</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C0</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R35C0</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>2.064</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL32[A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[3].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>2.099</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
<tr>
<td>2.252</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL32[A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.064</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.044, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 84.890%; route: 0.093, 15.110%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.207</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.252</td>
</tr>
<tr>
<td class="label">From</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[2].u_oser8_mem</td>
</tr>
<tr>
<td class="label">To</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[2].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1171</td>
<td>R62C8[1][A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.044</td>
<td>1.044</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL43[A]</td>
<td style=" font-weight:bold;">i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[2].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>1.602</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>1.696</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C0</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R35C0</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>2.064</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL43[A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[2].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>2.099</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[2].u_oser8_mem</td>
</tr>
<tr>
<td>2.252</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL43[A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[2].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.064</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.044, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 84.890%; route: 0.093, 15.110%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.839</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">From</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
<tr>
<td class="label">To</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1171</td>
<td>R62C8[1][A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.044</td>
<td>1.044</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL37[A]</td>
<td style=" font-weight:bold;">i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[8].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>1.602</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>1.696</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL37[A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[8].u_oser8_mem/FCLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
<tr>
<td>1.884</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL37[A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.696</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.044, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.839</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">From</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[7].u_oser8_mem</td>
</tr>
<tr>
<td class="label">To</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[7].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1171</td>
<td>R62C8[1][A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.044</td>
<td>1.044</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL29[A]</td>
<td style=" font-weight:bold;">i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[7].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>1.602</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>1.696</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[7].u_oser8_mem/FCLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[7].u_oser8_mem</td>
</tr>
<tr>
<td>1.884</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL29[A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[7].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.696</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.044, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.839</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">From</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[6].u_oser8_mem</td>
</tr>
<tr>
<td class="label">To</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[6].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1171</td>
<td>R62C8[1][A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.044</td>
<td>1.044</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL42[A]</td>
<td style=" font-weight:bold;">i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[6].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>1.602</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>1.696</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL42[A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[6].u_oser8_mem/FCLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[6].u_oser8_mem</td>
</tr>
<tr>
<td>1.884</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL42[A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[6].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.696</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.044, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.839</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">From</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[5].u_oser8_mem</td>
</tr>
<tr>
<td class="label">To</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[5].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1171</td>
<td>R62C8[1][A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.044</td>
<td>1.044</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL28[A]</td>
<td style=" font-weight:bold;">i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[5].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>1.602</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>1.696</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL28[A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[5].u_oser8_mem/FCLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[5].u_oser8_mem</td>
</tr>
<tr>
<td>1.884</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL28[A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[5].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.696</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.044, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.839</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">From</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[4].u_oser8_mem</td>
</tr>
<tr>
<td class="label">To</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[4].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1171</td>
<td>R62C8[1][A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.044</td>
<td>1.044</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL33[A]</td>
<td style=" font-weight:bold;">i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[4].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>1.602</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>1.696</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[4].u_oser8_mem/FCLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[4].u_oser8_mem</td>
</tr>
<tr>
<td>1.884</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL33[A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[4].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.696</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.044, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.839</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">From</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
<tr>
<td class="label">To</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1171</td>
<td>R62C8[1][A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.044</td>
<td>1.044</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL32[A]</td>
<td style=" font-weight:bold;">i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[3].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>1.602</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>1.696</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL32[A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[3].u_oser8_mem/FCLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
<tr>
<td>1.884</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL32[A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.696</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.044, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.044</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.712</td>
</tr>
<tr>
<td class="label">From</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
<tr>
<td class="label">To</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1171</td>
<td>R62C8[1][A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>21.044</td>
<td>1.044</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL37[A]</td>
<td style=" font-weight:bold;">i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[8].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1652</td>
<td>LEFTSIDE[0]</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL37[A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[8].u_oser8_mem/PCLK</td>
</tr>
<tr>
<td>20.559</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
<tr>
<td>20.712</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL37[A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.044, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.044</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.712</td>
</tr>
<tr>
<td class="label">From</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[7].u_oser8_mem</td>
</tr>
<tr>
<td class="label">To</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[7].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1171</td>
<td>R62C8[1][A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>21.044</td>
<td>1.044</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL29[A]</td>
<td style=" font-weight:bold;">i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[7].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1652</td>
<td>LEFTSIDE[0]</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[7].u_oser8_mem/PCLK</td>
</tr>
<tr>
<td>20.559</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[7].u_oser8_mem</td>
</tr>
<tr>
<td>20.712</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL29[A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[7].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.044, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.044</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.712</td>
</tr>
<tr>
<td class="label">From</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[6].u_oser8_mem</td>
</tr>
<tr>
<td class="label">To</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[6].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1171</td>
<td>R62C8[1][A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>21.044</td>
<td>1.044</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL42[A]</td>
<td style=" font-weight:bold;">i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[6].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1652</td>
<td>LEFTSIDE[0]</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL42[A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[6].u_oser8_mem/PCLK</td>
</tr>
<tr>
<td>20.559</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[6].u_oser8_mem</td>
</tr>
<tr>
<td>20.712</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL42[A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[6].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.044, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.044</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.712</td>
</tr>
<tr>
<td class="label">From</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[5].u_oser8_mem</td>
</tr>
<tr>
<td class="label">To</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[5].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1171</td>
<td>R62C8[1][A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>21.044</td>
<td>1.044</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL28[A]</td>
<td style=" font-weight:bold;">i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[5].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1652</td>
<td>LEFTSIDE[0]</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL28[A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[5].u_oser8_mem/PCLK</td>
</tr>
<tr>
<td>20.559</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[5].u_oser8_mem</td>
</tr>
<tr>
<td>20.712</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL28[A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[5].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.044, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.044</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.712</td>
</tr>
<tr>
<td class="label">From</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[4].u_oser8_mem</td>
</tr>
<tr>
<td class="label">To</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[4].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1171</td>
<td>R62C8[1][A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>21.044</td>
<td>1.044</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL33[A]</td>
<td style=" font-weight:bold;">i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[4].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1652</td>
<td>LEFTSIDE[0]</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[4].u_oser8_mem/PCLK</td>
</tr>
<tr>
<td>20.559</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[4].u_oser8_mem</td>
</tr>
<tr>
<td>20.712</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL33[A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[4].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.044, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.044</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.712</td>
</tr>
<tr>
<td class="label">From</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
<tr>
<td class="label">To</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1171</td>
<td>R62C8[1][A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>21.044</td>
<td>1.044</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL32[A]</td>
<td style=" font-weight:bold;">i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[3].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1652</td>
<td>LEFTSIDE[0]</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL32[A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[3].u_oser8_mem/PCLK</td>
</tr>
<tr>
<td>20.559</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
<tr>
<td>20.712</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL32[A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.044, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.262</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-0.218</td>
</tr>
<tr>
<td class="label">From</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
<tr>
<td class="label">To</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1171</td>
<td>R62C8[1][A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.044</td>
<td>1.044</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL37[A]</td>
<td style=" font-weight:bold;">i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[8].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-2.500</td>
<td>-2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-1.054</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-1.054</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>-0.892</td>
<td>0.162</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>-</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>-0.793</td>
<td>0.099</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C0</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>-0.404</td>
<td>0.389</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R35C0</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>-0.404</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL37[A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[8].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>-0.369</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
<tr>
<td>-0.218</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL37[A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.096</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.044, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.551, 84.834%; route: 0.099, 15.166%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.262</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-0.218</td>
</tr>
<tr>
<td class="label">From</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[7].u_oser8_mem</td>
</tr>
<tr>
<td class="label">To</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[7].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1171</td>
<td>R62C8[1][A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.044</td>
<td>1.044</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL29[A]</td>
<td style=" font-weight:bold;">i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[7].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-2.500</td>
<td>-2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-1.054</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-1.054</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>-0.892</td>
<td>0.162</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>-</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>-0.793</td>
<td>0.099</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C0</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>-0.404</td>
<td>0.389</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R35C0</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>-0.404</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL29[A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[7].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>-0.369</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[7].u_oser8_mem</td>
</tr>
<tr>
<td>-0.218</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL29[A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[7].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.096</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.044, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.551, 84.834%; route: 0.099, 15.166%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.262</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-0.218</td>
</tr>
<tr>
<td class="label">From</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[6].u_oser8_mem</td>
</tr>
<tr>
<td class="label">To</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[6].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1171</td>
<td>R62C8[1][A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.044</td>
<td>1.044</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL42[A]</td>
<td style=" font-weight:bold;">i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[6].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-2.500</td>
<td>-2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-1.054</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-1.054</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>-0.892</td>
<td>0.162</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>-</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>-0.793</td>
<td>0.099</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C0</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>-0.404</td>
<td>0.389</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R35C0</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>-0.404</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL42[A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[6].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>-0.369</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[6].u_oser8_mem</td>
</tr>
<tr>
<td>-0.218</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL42[A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[6].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.096</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.044, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.551, 84.834%; route: 0.099, 15.166%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.262</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-0.218</td>
</tr>
<tr>
<td class="label">From</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[5].u_oser8_mem</td>
</tr>
<tr>
<td class="label">To</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[5].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1171</td>
<td>R62C8[1][A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.044</td>
<td>1.044</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL28[A]</td>
<td style=" font-weight:bold;">i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[5].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-2.500</td>
<td>-2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-1.054</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-1.054</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>-0.892</td>
<td>0.162</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>-</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>-0.793</td>
<td>0.099</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C0</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>-0.404</td>
<td>0.389</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R35C0</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>-0.404</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL28[A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[5].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>-0.369</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[5].u_oser8_mem</td>
</tr>
<tr>
<td>-0.218</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL28[A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[5].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.096</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.044, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.551, 84.834%; route: 0.099, 15.166%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.262</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-0.218</td>
</tr>
<tr>
<td class="label">From</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[4].u_oser8_mem</td>
</tr>
<tr>
<td class="label">To</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[4].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1171</td>
<td>R62C8[1][A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.044</td>
<td>1.044</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL33[A]</td>
<td style=" font-weight:bold;">i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[4].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-2.500</td>
<td>-2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-1.054</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-1.054</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>-0.892</td>
<td>0.162</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>-</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>-0.793</td>
<td>0.099</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C0</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>-0.404</td>
<td>0.389</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R35C0</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>-0.404</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL33[A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[4].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>-0.369</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[4].u_oser8_mem</td>
</tr>
<tr>
<td>-0.218</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL33[A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[4].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.096</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.044, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.551, 84.834%; route: 0.099, 15.166%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.262</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-0.218</td>
</tr>
<tr>
<td class="label">From</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
<tr>
<td class="label">To</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1171</td>
<td>R62C8[1][A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.044</td>
<td>1.044</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL32[A]</td>
<td style=" font-weight:bold;">i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[3].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-2.500</td>
<td>-2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-1.054</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-1.054</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>-0.892</td>
<td>0.162</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>-</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>-0.793</td>
<td>0.099</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C0</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>-0.404</td>
<td>0.389</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R35C0</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>-0.404</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL32[A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[3].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>-0.369</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
<tr>
<td>-0.218</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL32[A]</td>
<td>i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.096</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.044, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.551, 84.834%; route: 0.099, 15.166%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.058</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>SWCLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/po_trst_n_q_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SWCLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>7.961</td>
<td>2.273</td>
<td>tNET</td>
<td>FF</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/po_trst_n_q_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SWCLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>12.018</td>
<td>1.343</td>
<td>tNET</td>
<td>RR</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/po_trst_n_q_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.058</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>SWCLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/po_trst_n_qq_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SWCLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>7.961</td>
<td>2.273</td>
<td>tNET</td>
<td>FF</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/po_trst_n_qq_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SWCLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>12.018</td>
<td>1.343</td>
<td>tNET</td>
<td>RR</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/po_trst_n_qq_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.058</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>SWCLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/State_cdc_check_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SWCLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>7.961</td>
<td>2.273</td>
<td>tNET</td>
<td>FF</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/State_cdc_check_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SWCLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>12.018</td>
<td>1.343</td>
<td>tNET</td>
<td>RR</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/State_cdc_check_4_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.058</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>SWCLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SWCLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>7.961</td>
<td>2.273</td>
<td>tNET</td>
<td>FF</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SWCLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>12.018</td>
<td>1.343</td>
<td>tNET</td>
<td>RR</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_7_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.058</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>SWCLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SWCLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>7.961</td>
<td>2.273</td>
<td>tNET</td>
<td>FF</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SWCLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>12.018</td>
<td>1.343</td>
<td>tNET</td>
<td>RR</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_6_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.058</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>SWCLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SWCLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>7.961</td>
<td>2.273</td>
<td>tNET</td>
<td>FF</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SWCLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>12.018</td>
<td>1.343</td>
<td>tNET</td>
<td>RR</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_3_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.058</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>SWCLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SWCLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>7.961</td>
<td>2.273</td>
<td>tNET</td>
<td>FF</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SWCLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>12.018</td>
<td>1.343</td>
<td>tNET</td>
<td>RR</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_2_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.058</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>SWCLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SWCLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>7.961</td>
<td>2.273</td>
<td>tNET</td>
<td>FF</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SWCLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>12.018</td>
<td>1.343</td>
<td>tNET</td>
<td>RR</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_1_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.058</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>SWCLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/RegCDBGPWRUPREQ_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SWCLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>7.961</td>
<td>2.273</td>
<td>tNET</td>
<td>FF</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/RegCDBGPWRUPREQ_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SWCLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>12.018</td>
<td>1.343</td>
<td>tNET</td>
<td>RR</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/RegCDBGPWRUPREQ_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.058</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>SWCLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uCSYSPWRUPACK/sync_reg_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SWCLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>7.961</td>
<td>2.273</td>
<td>tNET</td>
<td>FF</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uCSYSPWRUPACK/sync_reg_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SWCLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>12.018</td>
<td>1.343</td>
<td>tNET</td>
<td>RR</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uCSYSPWRUPACK/sync_reg_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>6216</td>
<td>MCU_SYS_CLK</td>
<td>1.949</td>
<td>0.261</td>
</tr>
<tr>
<td>2558</td>
<td>n88_5</td>
<td>38.002</td>
<td>6.668</td>
</tr>
<tr>
<td>1652</td>
<td>dma_clk</td>
<td>1.957</td>
<td>0.261</td>
</tr>
<tr>
<td>1492</td>
<td>poreset_n_qq</td>
<td>38.002</td>
<td>4.610</td>
</tr>
<tr>
<td>1171</td>
<td>ddr_rst</td>
<td>-0.492</td>
<td>2.140</td>
</tr>
<tr>
<td>681</td>
<td>lsu_state_ex[2]</td>
<td>17.454</td>
<td>4.636</td>
</tr>
<tr>
<td>664</td>
<td>lsu_state_ex[0]</td>
<td>17.826</td>
<td>3.822</td>
</tr>
<tr>
<td>654</td>
<td>lsu_state_ex[1]</td>
<td>18.520</td>
<td>4.186</td>
</tr>
<tr>
<td>583</td>
<td>init_calib_complete</td>
<td>1.957</td>
<td>3.660</td>
</tr>
<tr>
<td>526</td>
<td>lsu_state_ex[3]</td>
<td>18.099</td>
<td>4.293</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R53C74</td>
<td>93.06%</td>
</tr>
<tr>
<td>R47C60</td>
<td>91.67%</td>
</tr>
<tr>
<td>R55C58</td>
<td>91.67%</td>
</tr>
<tr>
<td>R47C56</td>
<td>88.89%</td>
</tr>
<tr>
<td>R49C65</td>
<td>88.89%</td>
</tr>
<tr>
<td>R56C57</td>
<td>88.89%</td>
</tr>
<tr>
<td>R51C72</td>
<td>88.89%</td>
</tr>
<tr>
<td>R52C51</td>
<td>88.89%</td>
</tr>
<tr>
<td>R52C65</td>
<td>88.89%</td>
</tr>
<tr>
<td>R52C66</td>
<td>88.89%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
