# ðŸ” VLSI Design Verification Engineer Projects

Welcome to my collection of **VLSI Design Verification** projects.  
This GitHub repository showcases hands-on work in functional verification using **SystemVerilog**, **UVM**, and industry-standard EDA tools.

---

## ðŸ“ Repository Structure

```bash
.
â”œâ”€â”€ ALU_32bit_UVM/               # 32-bit ALU Design + UVM Verification
â”‚   â”œâ”€â”€ rtl/
â”‚   â”œâ”€â”€ tb/
â”‚   â””â”€â”€ README.md
â”‚
â”œâ”€â”€ AXI4_Protocol_Verification/           # AXI4 Protocol Verification
â”‚   â”œâ”€â”€ Design/
â”‚   â”œâ”€â”€ Testbench Components/
â”‚   â””â”€â”€ README.md
â”‚
â”œâ”€â”€ AHB_Protocol_Checker/        # AHB Protocol
â”‚   â”œâ”€â”€ Design/
|   â”œâ”€â”€ Testbench/
â”‚   â””â”€â”€ README.md
â”‚
â”œâ”€â”€ Design_and_Verification_of_AXI4-lite_Slave_Protocol/          # AXI4-lite Slave Protocol with Verilog and FSM-based Testbench
â”‚   â”œâ”€â”€ rtl/
â”‚   â”œâ”€â”€ tb/
â”‚   â””â”€â”€ README.md
```

---

## ðŸ§ª Key Verification Skills Demonstrated

- âœ… UVM Environment Development (agent, monitor, driver, scoreboard)
- âœ… Functional Coverage and Constrained Random Testing
- âœ… Assertion-Based Verification (SVA)
- âœ… SystemVerilog Interface & Clocking Block Usage
- âœ… Directed & Randomized Testing
- âœ… Testbench Reusability & Modularity
- âœ… Scoreboarding and Functional Checks
- âœ… Simulation with ModelSim/QuestaSim

---

## ðŸ§° Tools Used

- **QuestaSim / ModelSim / Synopsis VCS / Cadence Xcelium** â€“ Simulation
- **SystemVerilog** â€“ Design & Verification Language
- **UVM (Universal Verification Methodology)** â€“ Verification Framework
- **Git/GitHub** â€“ Version Control & Collaboration

---


---

## ðŸ¤ Let's Connect

If you're a recruiter, engineer, or enthusiast, I'd love to connect!

- ðŸŒ [LinkedIn](https://linkedin.com/in/u-r-sachin)
- âœ‰ï¸ sachinur17@gmail.com

---

## ðŸ“œ License

MIT License. Free to use with attribution. Contributions welcome!

---

> ðŸš€ Built with curiosity and passion for VLSI Design Verification.
