
---------- Begin Simulation Statistics ----------
final_tick                               2541872779500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 215284                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740736                       # Number of bytes of host memory used
host_op_rate                                   215282                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    19.50                       # Real time elapsed on the host
host_tick_rate                              608394387                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4197731                       # Number of instructions simulated
sim_ops                                       4197731                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011863                       # Number of seconds simulated
sim_ticks                                 11862934500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             45.424903                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  391465                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               861785                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2390                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81562                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            805140                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              53081                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          278129                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           225048                       # Number of indirect misses.
system.cpu.branchPred.lookups                  980091                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65139                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26881                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4197731                       # Number of instructions committed
system.cpu.committedOps                       4197731                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.648813                       # CPI: cycles per instruction
system.cpu.discardedOps                        191881                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   607777                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1452674                       # DTB hits
system.cpu.dtb.data_misses                       7565                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   405716                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       849773                       # DTB read hits
system.cpu.dtb.read_misses                       6705                       # DTB read misses
system.cpu.dtb.write_accesses                  202061                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      602901                       # DTB write hits
system.cpu.dtb.write_misses                       860                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18036                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3390492                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1033921                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           662751                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16724345                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.177028                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  979368                       # ITB accesses
system.cpu.itb.fetch_acv                          780                       # ITB acv
system.cpu.itb.fetch_hits                      972280                       # ITB hits
system.cpu.itb.fetch_misses                      7088                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.46%      9.46% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.87% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4203     69.29%     79.16% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     79.95% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.02% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.07% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.77%     94.84% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.87%     98.71% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.29%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6066                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14409                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2426     47.42%     47.42% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.52% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.75% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2673     52.25%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5116                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2413     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2413     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4843                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10955718000     92.32%     92.32% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9292500      0.08%     92.40% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17311500      0.15%     92.54% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               884958000      7.46%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11867280000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994641                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.902731                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946638                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 870                      
system.cpu.kern.mode_good::user                   870                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 870                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591837                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743590                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8005251000     67.46%     67.46% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3862029000     32.54%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23712197                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85453      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2542447     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3675      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839787     20.01%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592927     14.12%     97.06% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104787      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4197731                       # Class of committed instruction
system.cpu.quiesceCycles                        13672                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6987852                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          441                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155570                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        312745                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541872779500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541872779500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22822454                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22822454                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22822454                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22822454                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117038.225641                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117038.225641                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117038.225641                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117038.225641                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13059488                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13059488                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13059488                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13059488                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66971.733333                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66971.733333                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66971.733333                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66971.733333                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22472957                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22472957                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117046.651042                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117046.651042                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12859991                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12859991                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66979.119792                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66979.119792                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541872779500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.275516                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539443125000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.275516                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.204720                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.204720                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541872779500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128111                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34813                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86578                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34156                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               17                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28982                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28982                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87168                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40839                       # Transaction distribution
system.membus.trans_dist::BadAddressError            4                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       260851                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       260851                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208435                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            8                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       208857                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 470082                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11115712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11115712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6684864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6685297                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17812273                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               66                       # Total snoops (count)
system.membus.snoopTraffic                       4224                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157405                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002814                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052976                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  156962     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     443      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157405                       # Request fanout histogram
system.membus.reqLayer0.occupancy              350500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           820777037                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                5500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375546500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541872779500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          462212750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541872779500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541872779500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541872779500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541872779500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541872779500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541872779500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541872779500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541872779500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541872779500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541872779500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541872779500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541872779500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541872779500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541872779500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541872779500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541872779500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541872779500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541872779500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541872779500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541872779500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541872779500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541872779500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541872779500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541872779500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541872779500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541872779500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541872779500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541872779500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5574720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4468096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10042816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5574720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5574720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2228032                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2228032                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87105                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69814                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156919                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34813                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34813                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         469927571                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         376643401                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             846570973                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    469927571                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        469927571                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      187814575                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            187814575                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      187814575                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        469927571                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        376643401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1034385548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    118909.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77275.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69326.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000218742250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7320                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7321                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              406609                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111651                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156919                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121172                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156919                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121172                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10318                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2263                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9892                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10030                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8714                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10600                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11976                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8866                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13526                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6811                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7050                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4521                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8559                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7942                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7670                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9811                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7335                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6888                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10541                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8391                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8039                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5441                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9939                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5703                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.71                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2005226750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  733005000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4753995500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13678.12                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32428.12                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   103833                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80179                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.83                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.43                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156919                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121172                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134148                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12136                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     317                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81456                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.557847                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.353346                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.047938                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34326     42.14%     42.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24473     30.04%     72.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9896     12.15%     84.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4649      5.71%     90.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2381      2.92%     92.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1397      1.72%     94.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          919      1.13%     95.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          629      0.77%     96.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2786      3.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81456                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7321                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.024723                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.396365                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.763980                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1297     17.72%     17.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5554     75.86%     93.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           272      3.72%     97.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            98      1.34%     98.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            40      0.55%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            20      0.27%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           14      0.19%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            7      0.10%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           10      0.14%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            5      0.07%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7321                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7320                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.239891                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.224362                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.743212                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6543     89.39%     89.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               89      1.22%     90.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              474      6.48%     97.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              144      1.97%     99.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               63      0.86%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                7      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7320                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9382464                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  660352                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7608448                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10042816                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7755008                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       790.91                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       641.36                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    846.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    653.72                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.19                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11862929500                       # Total gap between requests
system.mem_ctrls.avgGap                      42658.44                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4945600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4436864                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7608448                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 416895161.985426127911                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 374010663.213220953941                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 641363062.402477264404                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87105                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69814                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121172                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2517201250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2236794250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 291390378250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28898.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32039.34                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2404766.60                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            313360320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            166524600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           558640740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          308522880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     936096720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5180943750                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        192467040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7656556050                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        645.418387                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    449930250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    395980000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11017024250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            268342620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            142600920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           488090400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          312015060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     936096720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5128772220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        236400960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7512318900                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.259747                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    561275500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    395980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10905679000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541872779500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1005454                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              138000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              138000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11855734500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541872779500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1665902                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1665902                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1665902                       # number of overall hits
system.cpu.icache.overall_hits::total         1665902                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87169                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87169                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87169                       # number of overall misses
system.cpu.icache.overall_misses::total         87169                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5368771500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5368771500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5368771500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5368771500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1753071                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1753071                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1753071                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1753071                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049724                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049724                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049724                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049724                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61590.376166                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61590.376166                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61590.376166                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61590.376166                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86578                       # number of writebacks
system.cpu.icache.writebacks::total             86578                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87169                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87169                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87169                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87169                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5281603500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5281603500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5281603500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5281603500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049724                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049724                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049724                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049724                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60590.387638                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60590.387638                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60590.387638                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60590.387638                       # average overall mshr miss latency
system.cpu.icache.replacements                  86578                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1665902                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1665902                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87169                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87169                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5368771500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5368771500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1753071                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1753071                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049724                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049724                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61590.376166                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61590.376166                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87169                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87169                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5281603500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5281603500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049724                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049724                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60590.387638                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60590.387638                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541872779500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.814708                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1687958                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86656                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.478836                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.814708                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995732                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995732                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           81                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          382                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3593310                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3593310                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541872779500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1313728                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1313728                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1313728                       # number of overall hits
system.cpu.dcache.overall_hits::total         1313728                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105608                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105608                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105608                       # number of overall misses
system.cpu.dcache.overall_misses::total        105608                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6761411000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6761411000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6761411000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6761411000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1419336                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1419336                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1419336                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1419336                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074407                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074407                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074407                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074407                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64023.662980                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64023.662980                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64023.662980                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64023.662980                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34637                       # number of writebacks
system.cpu.dcache.writebacks::total             34637                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36673                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36673                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36673                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36673                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        68935                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        68935                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        68935                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68935                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4382209500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4382209500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4382209500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4382209500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21601500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21601500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048568                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048568                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048568                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048568                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63570.167549                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63570.167549                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63570.167549                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63570.167549                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104355.072464                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104355.072464                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68790                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       782484                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          782484                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49150                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49150                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3293526000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3293526000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       831634                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       831634                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059101                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059101                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67009.684639                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67009.684639                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9212                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9212                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        39938                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        39938                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2666994000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2666994000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21601500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21601500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048024                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048024                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66778.356453                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66778.356453                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200013.888889                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200013.888889                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531244                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531244                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56458                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56458                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3467885000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3467885000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587702                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587702                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096066                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096066                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61424.156010                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61424.156010                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27461                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27461                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28997                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28997                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1715215500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1715215500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049340                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049340                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59151.481188                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59151.481188                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10280                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10280                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          900                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          900                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     64774000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     64774000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080501                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080501                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71971.111111                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71971.111111                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          900                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          900                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     63874000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     63874000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080501                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080501                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70971.111111                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70971.111111                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11113                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11113                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11113                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11113                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541872779500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.460011                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1380521                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68790                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.068629                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.460011                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978965                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978965                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          725                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          251                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2953072                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2953072                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2552432228500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 619774                       # Simulator instruction rate (inst/s)
host_mem_usage                                 744832                       # Number of bytes of host memory used
host_op_rate                                   619768                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.94                       # Real time elapsed on the host
host_tick_rate                              694753376                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7398178                       # Number of instructions simulated
sim_ops                                       7398178                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008293                       # Number of seconds simulated
sim_ticks                                  8293298000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             36.625153                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  202740                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               553554                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1605                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             49360                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            502983                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              37203                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          234077                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           196874                       # Number of indirect misses.
system.cpu.branchPred.lookups                  630742                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   50765                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        19316                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2459011                       # Number of instructions committed
system.cpu.committedOps                       2459011                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.699349                       # CPI: cycles per instruction
system.cpu.discardedOps                        117581                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   165631                       # DTB accesses
system.cpu.dtb.data_acv                            70                       # DTB access violations
system.cpu.dtb.data_hits                       825380                       # DTB hits
system.cpu.dtb.data_misses                       3065                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   108271                       # DTB read accesses
system.cpu.dtb.read_acv                            25                       # DTB read access violations
system.cpu.dtb.read_hits                       484019                       # DTB read hits
system.cpu.dtb.read_misses                       2601                       # DTB read misses
system.cpu.dtb.write_accesses                   57360                       # DTB write accesses
system.cpu.dtb.write_acv                           45                       # DTB write access violations
system.cpu.dtb.write_hits                      341361                       # DTB write hits
system.cpu.dtb.write_misses                       464                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                4593                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1967386                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            576039                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           374385                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        12340235                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.149268                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  357539                       # ITB accesses
system.cpu.itb.fetch_acv                          243                       # ITB acv
system.cpu.itb.fetch_hits                      354871                       # ITB hits
system.cpu.itb.fetch_misses                      2668                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   305      4.83%      4.83% # number of callpals executed
system.cpu.kern.callpal::tbi                       15      0.24%      5.07% # number of callpals executed
system.cpu.kern.callpal::swpipl                  5046     79.92%     84.99% # number of callpals executed
system.cpu.kern.callpal::rdps                     156      2.47%     87.46% # number of callpals executed
system.cpu.kern.callpal::wrusp                      2      0.03%     87.49% # number of callpals executed
system.cpu.kern.callpal::rdusp                      2      0.03%     87.52% # number of callpals executed
system.cpu.kern.callpal::rti                      461      7.30%     94.82% # number of callpals executed
system.cpu.kern.callpal::callsys                   85      1.35%     96.17% # number of callpals executed
system.cpu.kern.callpal::imb                       16      0.25%     96.42% # number of callpals executed
system.cpu.kern.callpal::rdunique                 225      3.56%     99.98% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.02%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6314                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       9897                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       75                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2292     41.27%     41.27% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      39      0.70%     41.97% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       8      0.14%     42.11% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    3215     57.89%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5554                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2289     49.49%     49.49% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       39      0.84%     50.34% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        8      0.17%     50.51% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2289     49.49%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4625                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               5940158500     71.63%     71.63% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                65897500      0.79%     72.42% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 9679000      0.12%     72.54% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2277660000     27.46%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           8293395000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998691                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.711975                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.832733                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 418                      
system.cpu.kern.mode_good::user                   418                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               766                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 418                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.545692                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.706081                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         6943663000     83.73%     83.73% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           1349732000     16.27%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      305                       # number of times the context was actually changed
system.cpu.numCycles                         16473773                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        75                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               43229      1.76%      1.76% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1521376     61.87%     63.63% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3563      0.14%     63.77% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     63.77% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  2273      0.09%     63.86% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                    36      0.00%     63.87% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    80      0.00%     63.87% # Class of committed instruction
system.cpu.op_class_0::FloatMult                  107      0.00%     63.87% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     63.87% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                   287      0.01%     63.89% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::MemRead                 485083     19.73%     83.61% # Class of committed instruction
system.cpu.op_class_0::MemWrite                338922     13.78%     97.40% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              2823      0.11%     97.51% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             2560      0.10%     97.61% # Class of committed instruction
system.cpu.op_class_0::IprAccess                58672      2.39%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2459011                       # Class of committed instruction
system.cpu.quiesceCycles                       112823                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4133538                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1437696                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 173                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        178                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          224                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       128649                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        257193                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  10559449000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  10559449000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        22518                       # number of demand (read+write) misses
system.iocache.demand_misses::total             22518                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        22518                       # number of overall misses
system.iocache.overall_misses::total            22518                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2659749771                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2659749771                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2659749771                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2659749771                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        22518                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           22518                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        22518                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          22518                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118116.607647                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118116.607647                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118116.607647                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118116.607647                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs            94                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    2                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs           47                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          22464                       # number of writebacks
system.iocache.writebacks::total                22464                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        22518                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        22518                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        22518                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        22518                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1532614739                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1532614739                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1532614739                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1532614739                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68061.761213                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68061.761213                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68061.761213                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68061.761213                       # average overall mshr miss latency
system.iocache.replacements                     22518                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           54                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               54                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      6248475                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      6248475                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           54                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             54                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115712.500000                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115712.500000                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           54                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      3548475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      3548475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65712.500000                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65712.500000                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        22464                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        22464                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2653501296                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2653501296                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        22464                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        22464                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118122.386752                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118122.386752                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        22464                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        22464                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1529066264                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1529066264                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68067.408476                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68067.408476                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  10559449000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  22534                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                22534                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               202662                       # Number of tag accesses
system.iocache.tags.data_accesses              202662                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  10559449000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1147                       # Transaction distribution
system.membus.trans_dist::ReadResp              91826                       # Transaction distribution
system.membus.trans_dist::WriteReq                794                       # Transaction distribution
system.membus.trans_dist::WriteResp               794                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        41844                       # Transaction distribution
system.membus.trans_dist::WritebackClean        72218                       # Transaction distribution
system.membus.trans_dist::CleanEvict            14477                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               11                       # Transaction distribution
system.membus.trans_dist::ReadExReq             15406                       # Transaction distribution
system.membus.trans_dist::ReadExResp            15406                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          72229                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         18453                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         22464                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        45036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        45036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       216669                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       216669                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3882                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       101420                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       105306                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 367011                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1437696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1437696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      9244160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      9244160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2919                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      3403712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      3406631                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                14088487                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               60                       # Total snoops (count)
system.membus.snoopTraffic                       3840                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            130504                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001701                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.041209                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  130282     99.83%     99.83% # Request fanout histogram
system.membus.snoop_fanout::1                     222      0.17%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              130504                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3094500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           726572490                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               8.8                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                2500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             295725                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          185367500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  10559449000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          383742000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.6                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  10559449000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  10559449000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  10559449000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  10559449000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  10559449000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  10559449000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  10559449000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  10559449000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  10559449000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  10559449000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  10559449000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  10559449000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  10559449000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  10559449000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  10559449000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  10559449000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  10559449000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  10559449000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  10559449000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  10559449000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  10559449000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  10559449000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  10559449000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  10559449000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  10559449000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  10559449000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  10559449000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  10559449000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        4622208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2163392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6785600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      4622208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4622208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2678016                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2678016                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           72222                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           33803                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              106025                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        41844                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              41844                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         557342567                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         260860275                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             818202843                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    557342567                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        557342567                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      322913273                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            322913273                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      322913273                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        557342567                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        260860275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1141116116                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    112880.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     67163.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     33668.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000245730750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6940                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6941                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              287363                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             106404                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      106026                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     113973                       # Number of write requests accepted
system.mem_ctrls.readBursts                    106026                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   113973                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   5195                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1093                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2777                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4299                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8081                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8903                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4372                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5002                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6025                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3199                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7799                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9063                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6331                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6483                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8927                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5821                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8233                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8445                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8908                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9502                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4728                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5503                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.10                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1516235000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  504150000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3406797500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15037.39                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4999.95                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33787.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        91                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    71755                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   78895                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.16                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                69.89                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                106026                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               113973                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   92131                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8479                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     221                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    325                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        63078                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    216.859127                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   143.793070                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   236.998195                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        26181     41.51%     41.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        18726     29.69%     71.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7868     12.47%     83.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3495      5.54%     89.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1922      3.05%     92.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          988      1.57%     93.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          664      1.05%     94.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          477      0.76%     95.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2757      4.37%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        63078                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6941                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      14.529030                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean      9.773654                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      9.222837                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            1461     21.05%     21.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            908     13.08%     34.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23          4174     60.14%     94.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           218      3.14%     97.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            79      1.14%     98.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            45      0.65%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            22      0.32%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            13      0.19%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            10      0.14%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             2      0.03%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             2      0.03%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            2      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6941                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6940                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.264841                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.246984                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.812180                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6020     86.74%     86.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              343      4.94%     91.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              389      5.61%     97.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              125      1.80%     99.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               29      0.42%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.06%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               17      0.24%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                7      0.10%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      0.06%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6940                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6453120                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  332480                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7225216                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6785664                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7294272                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       778.11                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       871.21                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    818.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    879.54                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.89                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.08                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.81                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8293301000                       # Total gap between requests
system.mem_ctrls.avgGap                      37696.99                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4298368                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2154752                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7225216                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 518294169.581269145012                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 259818470.287694990635                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 871211428.794672608376                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        72223                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        33803                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       113973                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2257360000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1149437500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 206282805500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31255.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34004.01                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1809926.96                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.49                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            260352960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            138354315                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           403916940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          313685460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     654591600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3524468460                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        218401920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5513771655                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        664.846682                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    534712500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    276900000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   7486239750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            190281000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            101121570                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           316480500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          275923980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     654591600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3494666580                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        243498240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5276563470                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        636.244287                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    598751750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    276900000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7422200500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  10559449000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1201                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1201                       # Transaction distribution
system.iobus.trans_dist::WriteReq               23258                       # Transaction distribution
system.iobus.trans_dist::WriteResp              23258                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          194                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          112                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2340                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1200                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3882                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        45036                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        45036                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   48918                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          776                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          154                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1170                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          675                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2919                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1438128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1438128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1441047                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               167500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                31500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            22572000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             3088000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           117323771                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.4                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1163500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1620500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              111500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 150                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284747.398726                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           75    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     10499449000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     60000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  10559449000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       926929                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           926929                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       926929                       # number of overall hits
system.cpu.icache.overall_hits::total          926929                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        72228                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          72228                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        72228                       # number of overall misses
system.cpu.icache.overall_misses::total         72228                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4667330500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4667330500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4667330500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4667330500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       999157                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       999157                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       999157                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       999157                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.072289                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.072289                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.072289                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.072289                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64619.406601                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64619.406601                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64619.406601                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64619.406601                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        72218                       # number of writebacks
system.cpu.icache.writebacks::total             72218                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        72228                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        72228                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        72228                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        72228                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4595102500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4595102500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4595102500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4595102500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.072289                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.072289                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.072289                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.072289                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 63619.406601                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 63619.406601                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 63619.406601                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 63619.406601                       # average overall mshr miss latency
system.cpu.icache.replacements                  72218                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       926929                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          926929                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        72228                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         72228                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4667330500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4667330500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       999157                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       999157                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.072289                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.072289                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64619.406601                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64619.406601                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        72228                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        72228                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4595102500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4595102500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.072289                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.072289                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 63619.406601                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 63619.406601                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  10559449000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.985351                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1031908                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             72739                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             14.186447                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.985351                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999971                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999971                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          401                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2070542                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2070542                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  10559449000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       749276                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           749276                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       749276                       # number of overall hits
system.cpu.dcache.overall_hits::total          749276                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        51450                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          51450                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        51450                       # number of overall misses
system.cpu.dcache.overall_misses::total         51450                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3371628500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3371628500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3371628500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3371628500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       800726                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       800726                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       800726                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       800726                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.064254                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.064254                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.064254                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.064254                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65532.137998                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65532.137998                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65532.137998                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65532.137998                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        19380                       # number of writebacks
system.cpu.dcache.writebacks::total             19380                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        18214                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        18214                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        18214                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        18214                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        33236                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        33236                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        33236                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        33236                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1941                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1941                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2180963500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2180963500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2180963500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2180963500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    233720500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    233720500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.041507                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.041507                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.041507                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.041507                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65620.516909                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65620.516909                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65620.516909                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65620.516909                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 120412.416280                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 120412.416280                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  33803                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       449240                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          449240                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        21583                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         21583                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1523203500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1523203500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       470823                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       470823                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.045841                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.045841                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 70574.225085                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70574.225085                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3763                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3763                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        17820                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        17820                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1147                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1147                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1258865000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1258865000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    233720500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    233720500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.037849                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.037849                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 70643.378227                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70643.378227                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 203766.782912                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 203766.782912                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       300036                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         300036                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        29867                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        29867                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1848425000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1848425000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       329903                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       329903                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.090533                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.090533                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61888.539190                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61888.539190                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        14451                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        14451                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        15416                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        15416                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          794                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          794                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    922098500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    922098500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.046729                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.046729                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59814.381162                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59814.381162                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         8531                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         8531                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          580                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          580                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     42889500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     42889500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         9111                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         9111                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.063659                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.063659                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 73947.413793                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 73947.413793                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          580                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          580                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     42309500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     42309500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.063659                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.063659                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 72947.413793                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 72947.413793                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         8795                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         8795                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         8795                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         8795                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10559449000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              822864                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             34827                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             23.627186                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          828                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          141                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1671067                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1671067                       # Number of data accesses

---------- End Simulation Statistics   ----------
