# Sobel-Edge-Detection-Using-Nexys4DDR
Real-time hardware-accelerated Sobel edge detection system implemented on Nexys4 DDR FPGA. Features custom Verilog HDL with dual Block RAM architecture, UART communication at 115,200 baud, and professional Python GUI interface. Processes 256Ã—256 images with &lt;3-second latency. Complete end-to-end pipeline from image input to edge-detected output. 
# Bloack diagram 
<img width="1352" height="712" alt="sobel_architecture" src="https://github.com/user-attachments/assets/10b3be58-0c0e-4a09-a5cd-3fcfe238cb17" />
