<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p346" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_346{left:719px;bottom:68px;letter-spacing:0.1px;}
#t2_346{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_346{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_346{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_346{left:164px;bottom:1022px;letter-spacing:-0.13px;}
#t6_346{left:235px;bottom:1022px;letter-spacing:-0.12px;}
#t7_346{left:164px;bottom:998px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t8_346{left:102px;bottom:973px;letter-spacing:-0.2px;}
#t9_346{left:235px;bottom:973px;letter-spacing:-0.14px;}
#ta_346{left:250px;bottom:953px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tb_346{left:250px;bottom:933px;letter-spacing:-0.12px;}
#tc_346{left:164px;bottom:909px;letter-spacing:-0.14px;}
#td_346{left:235px;bottom:909px;letter-spacing:-0.11px;}
#te_346{left:164px;bottom:885px;letter-spacing:-0.17px;}
#tf_346{left:235px;bottom:885px;letter-spacing:-0.11px;}
#tg_346{left:164px;bottom:860px;letter-spacing:-0.17px;}
#th_346{left:235px;bottom:860px;letter-spacing:-0.11px;}
#ti_346{left:164px;bottom:836px;letter-spacing:-0.14px;}
#tj_346{left:235px;bottom:836px;letter-spacing:-0.12px;}
#tk_346{left:164px;bottom:811px;letter-spacing:-0.12px;word-spacing:0.02px;}
#tl_346{left:102px;bottom:787px;letter-spacing:-0.2px;}
#tm_346{left:164px;bottom:787px;letter-spacing:-0.13px;}
#tn_346{left:235px;bottom:787px;letter-spacing:-0.11px;}
#to_346{left:235px;bottom:770px;letter-spacing:-0.11px;}
#tp_346{left:164px;bottom:745px;letter-spacing:-0.17px;}
#tq_346{left:235px;bottom:745px;letter-spacing:-0.12px;}
#tr_346{left:235px;bottom:729px;letter-spacing:-0.11px;}
#ts_346{left:164px;bottom:704px;letter-spacing:-0.16px;}
#tt_346{left:235px;bottom:704px;letter-spacing:-0.12px;}
#tu_346{left:235px;bottom:687px;letter-spacing:-0.11px;}
#tv_346{left:164px;bottom:663px;letter-spacing:-0.14px;}
#tw_346{left:235px;bottom:663px;letter-spacing:-0.12px;}
#tx_346{left:164px;bottom:639px;letter-spacing:-0.12px;word-spacing:0.02px;}
#ty_346{left:103px;bottom:614px;letter-spacing:-0.12px;}
#tz_346{left:235px;bottom:614px;letter-spacing:-0.15px;}
#t10_346{left:250px;bottom:594px;letter-spacing:-0.12px;}
#t11_346{left:164px;bottom:570px;letter-spacing:-0.14px;}
#t12_346{left:235px;bottom:570px;letter-spacing:-0.12px;}
#t13_346{left:164px;bottom:545px;letter-spacing:-0.17px;}
#t14_346{left:235px;bottom:545px;letter-spacing:-0.12px;}
#t15_346{left:235px;bottom:529px;letter-spacing:-0.12px;}
#t16_346{left:235px;bottom:512px;letter-spacing:-0.11px;}
#t17_346{left:164px;bottom:487px;letter-spacing:-0.17px;}
#t18_346{left:235px;bottom:487px;letter-spacing:-0.11px;}
#t19_346{left:164px;bottom:463px;letter-spacing:-0.14px;}
#t1a_346{left:235px;bottom:463px;letter-spacing:-0.12px;}
#t1b_346{left:164px;bottom:438px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1c_346{left:103px;bottom:414px;letter-spacing:-0.12px;}
#t1d_346{left:235px;bottom:414px;letter-spacing:-0.14px;}
#t1e_346{left:250px;bottom:394px;letter-spacing:-0.12px;word-spacing:-0.16px;}
#t1f_346{left:250px;bottom:377px;letter-spacing:-0.12px;}
#t1g_346{left:250px;bottom:357px;letter-spacing:-0.11px;word-spacing:-0.43px;}
#t1h_346{left:250px;bottom:341px;letter-spacing:-0.11px;word-spacing:-0.12px;}
#t1i_346{left:250px;bottom:324px;letter-spacing:-0.11px;}
#t1j_346{left:250px;bottom:307px;letter-spacing:-0.12px;}
#t1k_346{left:250px;bottom:287px;letter-spacing:-0.11px;}
#t1l_346{left:250px;bottom:270px;letter-spacing:-0.11px;}
#t1m_346{left:250px;bottom:254px;letter-spacing:-0.11px;word-spacing:-0.54px;}
#t1n_346{left:250px;bottom:237px;letter-spacing:-0.11px;}
#t1o_346{left:250px;bottom:220px;letter-spacing:-0.12px;word-spacing:-0.18px;}
#t1p_346{left:250px;bottom:203px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1q_346{left:250px;bottom:183px;letter-spacing:-0.12px;}
#t1r_346{left:250px;bottom:166px;letter-spacing:-0.11px;}
#t1s_346{left:250px;bottom:147px;letter-spacing:-0.11px;}
#t1t_346{left:250px;bottom:130px;letter-spacing:-0.11px;}
#t1u_346{left:250px;bottom:113px;letter-spacing:-0.11px;}
#t1v_346{left:246px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1w_346{left:323px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t1x_346{left:83px;bottom:1063px;letter-spacing:-0.1px;word-spacing:-0.04px;}
#t1y_346{left:97px;bottom:1046px;letter-spacing:-0.14px;}
#t1z_346{left:374px;bottom:1046px;letter-spacing:-0.13px;word-spacing:0.01px;}

.s1_346{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_346{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_346{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
.s4_346{font-size:14px;font-family:NeoSansIntel-Italic_34d3;color:#000;}
.s5_346{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s6_346{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s7_346{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts346" type="text/css" >

@font-face {
	font-family: NeoSansIntel-Italic_34d3;
	src: url("fonts/NeoSansIntel-Italic_34d3.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg346Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg346" style="-webkit-user-select: none;"><object width="935" height="1210" data="346/346.svg" type="image/svg+xml" id="pdf346" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_346" class="t s1_346">CPUID—CPU Identification </span>
<span id="t2_346" class="t s2_346">INSTRUCTION SET REFERENCE, A-L </span>
<span id="t3_346" class="t s1_346">3-236 </span><span id="t4_346" class="t s1_346">Vol. 2A </span>
<span id="t5_346" class="t s3_346">EDX </span><span id="t6_346" class="t s3_346">Bits 31-00: Reserved. </span>
<span id="t7_346" class="t s4_346">Tile Information Main Leaf (Initial EAX Value = 1DH, ECX = 0) </span>
<span id="t8_346" class="t s3_346">1DH </span><span id="t9_346" class="t s5_346">NOTES: </span>
<span id="ta_346" class="t s3_346">For sub-leaves of 1DH, they are indexed by the palette id. </span>
<span id="tb_346" class="t s3_346">Leaf 1DH sub-leaves 2 and above are reserved. </span>
<span id="tc_346" class="t s3_346">EAX </span><span id="td_346" class="t s3_346">Bits 31-00: max_palette. Highest numbered palette sub-leaf. Value = 1. </span>
<span id="te_346" class="t s3_346">EBX </span><span id="tf_346" class="t s3_346">Bits 31-00: Reserved = 0. </span>
<span id="tg_346" class="t s3_346">ECX </span><span id="th_346" class="t s3_346">Bits 31-00: Reserved = 0. </span>
<span id="ti_346" class="t s3_346">EDX </span><span id="tj_346" class="t s3_346">Bits 31-00: Reserved = 0. </span>
<span id="tk_346" class="t s4_346">Tile Palette 1 Sub-leaf (Initial EAX Value = 1DH, ECX = 1) </span>
<span id="tl_346" class="t s3_346">1DH </span><span id="tm_346" class="t s3_346">EAX </span><span id="tn_346" class="t s3_346">Bits 15-00: Palette 1 total_tile_bytes. Value = 8192. </span>
<span id="to_346" class="t s3_346">Bits 31-16: Palette 1 bytes_per_tile. Value = 1024. </span>
<span id="tp_346" class="t s3_346">EBX </span><span id="tq_346" class="t s3_346">Bits 15-00: Palette 1 bytes_per_row. Value = 64. </span>
<span id="tr_346" class="t s3_346">Bits 31-16: Palette 1 max_names (number of tile registers). Value = 8. </span>
<span id="ts_346" class="t s3_346">ECX </span><span id="tt_346" class="t s3_346">Bits 15-00: Palette 1 max_rows. Value = 16. </span>
<span id="tu_346" class="t s3_346">Bits 31-16: Reserved = 0. </span>
<span id="tv_346" class="t s3_346">EDX </span><span id="tw_346" class="t s3_346">Bits 31-00: Reserved = 0. </span>
<span id="tx_346" class="t s4_346">TMUL Information Main Leaf (Initial EAX Value = 1EH, ECX = 0) </span>
<span id="ty_346" class="t s3_346">1EH </span><span id="tz_346" class="t s5_346">NOTE: </span>
<span id="t10_346" class="t s3_346">Leaf 1EH sub-leaves 1 and above are reserved. </span>
<span id="t11_346" class="t s3_346">EAX </span><span id="t12_346" class="t s3_346">Bits 31-00: Reserved = 0. </span>
<span id="t13_346" class="t s3_346">EBX </span><span id="t14_346" class="t s3_346">Bits 07-00: tmul_maxk (rows or columns). Value = 16. </span>
<span id="t15_346" class="t s3_346">Bits 23-08: tmul_maxn (column bytes). Value = 64. </span>
<span id="t16_346" class="t s3_346">Bits 31-24: Reserved = 0. </span>
<span id="t17_346" class="t s3_346">ECX </span><span id="t18_346" class="t s3_346">Bits 31-00: Reserved = 0. </span>
<span id="t19_346" class="t s3_346">EDX </span><span id="t1a_346" class="t s3_346">Bits 31-00: Reserved = 0. </span>
<span id="t1b_346" class="t s4_346">V2 Extended Topology Enumeration Leaf (Initial EAX Value = 1FH) </span>
<span id="t1c_346" class="t s3_346">1FH </span><span id="t1d_346" class="t s5_346">NOTES: </span>
<span id="t1e_346" class="t s4_346">CPUID leaf 1FH is a preferred superset to leaf 0BH. Intel recommends using leaf 1FH when available </span>
<span id="t1f_346" class="t s4_346">rather than leaf 0BH and ensuring that any leaf 0BH algorithms are updated to support leaf 1FH. </span>
<span id="t1g_346" class="t s3_346">The sub-leaves of CPUID leaf 1FH describe an ordered hierarchy of logical processors starting from the </span>
<span id="t1h_346" class="t s3_346">smallest-scoped domain of a Logical Processor (sub-leaf index 0) to the Core domain (sub-leaf index 1) </span>
<span id="t1i_346" class="t s3_346">to the largest-scoped domain (the last valid sub-leaf index) that is implicitly subordinate to the </span>
<span id="t1j_346" class="t s3_346">unenumerated highest-scoped domain of the processor package (socket). </span>
<span id="t1k_346" class="t s3_346">The details of each valid domain is enumerated by a corresponding sub-leaf. Details for a domain </span>
<span id="t1l_346" class="t s3_346">include its type and how all instances of that domain determine the number of logical processors and </span>
<span id="t1m_346" class="t s3_346">x2 APIC ID partitioning at the next higher-scoped domain. The ordering of domains within the hierarchy </span>
<span id="t1n_346" class="t s3_346">is fixed architecturally as shown below. For a given processor, not all domains may be relevant or </span>
<span id="t1o_346" class="t s3_346">enumerated; however, the logical processor and core domains are always enumerated. As an example, </span>
<span id="t1p_346" class="t s3_346">a processor may report an ordered hierarchy consisting only of “Logical Processor,” “Core,” and “Die.” </span>
<span id="t1q_346" class="t s3_346">For two valid sub-leaves N and N+1, sub-leaf N+1 represents the next immediate higher-scoped </span>
<span id="t1r_346" class="t s3_346">domain with respect to the domain of sub-leaf N for the given processor. </span>
<span id="t1s_346" class="t s3_346">If sub-leaf index “N” returns an invalid domain type in ECX[15:08] (00H), then all sub-leaves with an </span>
<span id="t1t_346" class="t s3_346">index greater than “N” shall also return an invalid domain type. A sub-leaf returning an invalid domain </span>
<span id="t1u_346" class="t s3_346">always returns 0 in EAX and EBX. </span>
<span id="t1v_346" class="t s6_346">Table 3-8. </span><span id="t1w_346" class="t s6_346">Information Returned by CPUID Instruction (Contd.) </span>
<span id="t1x_346" class="t s7_346">Initial EAX </span>
<span id="t1y_346" class="t s7_346">Value </span><span id="t1z_346" class="t s7_346">Information Provided about the Processor </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
