<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ilang: ilang::VerilogInfo Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ilang
   &#160;<span id="projectnumber">1.1.3</span>
   </div>
   <div id="projectbrief">ILAng: A Modeling and Verification Platform for SoCs</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespaceilang.html">ilang</a></li><li class="navelem"><a class="el" href="classilang_1_1_verilog_info.html">VerilogInfo</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="classilang_1_1_verilog_info-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">ilang::VerilogInfo Class Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>The class that invoke the analyzer.  
 <a href="classilang_1_1_verilog_info.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="verilog__analysis__wrapper_8h_source.html">verilog_analysis_wrapper.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:a8ee451a36eb3d1a820d52b155ee0b3e6"><td class="memItemLeft" align="right" valign="top"><a id="a8ee451a36eb3d1a820d52b155ee0b3e6"></a>
using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_info.html#a8ee451a36eb3d1a820d52b155ee0b3e6">path_vec_t</a> = <a class="el" href="classilang_1_1_verilog_analyzer_base.html#a8364ec5bb95ffc031eb82ff8e8cbb158">VerilogAnalyzerBase::path_vec_t</a></td></tr>
<tr class="memdesc:a8ee451a36eb3d1a820d52b155ee0b3e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">type to store multiple paths <br /></td></tr>
<tr class="separator:a8ee451a36eb3d1a820d52b155ee0b3e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace1b205b6f5805a0a0f380bd9467d344"><td class="memItemLeft" align="right" valign="top"><a id="ace1b205b6f5805a0a0f380bd9467d344"></a>
using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_info.html#ace1b205b6f5805a0a0f380bd9467d344">vlg_loc_t</a> = <a class="el" href="classilang_1_1_verilog_analyzer_base.html#a218c0476db4d9516652f3cfa104a9d34">VerilogAnalyzerBase::vlg_loc_t</a></td></tr>
<tr class="memdesc:ace1b205b6f5805a0a0f380bd9467d344"><td class="mdescLeft">&#160;</td><td class="mdescRight">filename, line number pair : location type <br /></td></tr>
<tr class="separator:ace1b205b6f5805a0a0f380bd9467d344"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8919d9a28b0b5beb2c44223d7ff316fe"><td class="memItemLeft" align="right" valign="top"><a id="a8919d9a28b0b5beb2c44223d7ff316fe"></a>
using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_info.html#a8919d9a28b0b5beb2c44223d7ff316fe">name_names_map_t</a> = <a class="el" href="classilang_1_1_verilog_analyzer_base.html#a1564a64d46699f65f3fcb15f44d0cb95">VerilogAnalyzerBase::name_names_map_t</a></td></tr>
<tr class="memdesc:a8919d9a28b0b5beb2c44223d7ff316fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">A map of name -&gt; names. <br /></td></tr>
<tr class="separator:a8919d9a28b0b5beb2c44223d7ff316fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6d9d3e8655f4528381178ef208df248"><td class="memItemLeft" align="right" valign="top"><a id="ad6d9d3e8655f4528381178ef208df248"></a>
using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_info.html#ad6d9d3e8655f4528381178ef208df248">mod_inst_t</a> = <a class="el" href="classilang_1_1_verilog_analyzer_base.html#ad0f6e40f245e183f543eeaf743c7e7ee">VerilogAnalyzerBase::mod_inst_t</a></td></tr>
<tr class="memdesc:ad6d9d3e8655f4528381178ef208df248"><td class="mdescLeft">&#160;</td><td class="mdescRight">type of modulename instance name : instance_name-&gt;module_name <br /></td></tr>
<tr class="separator:ad6d9d3e8655f4528381178ef208df248"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae42c1239f9d4d48fed17019f9be0d8e1"><td class="memItemLeft" align="right" valign="top"><a id="ae42c1239f9d4d48fed17019f9be0d8e1"></a>
using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_info.html#ae42c1239f9d4d48fed17019f9be0d8e1">name_insts_map_t</a> = <a class="el" href="classilang_1_1_verilog_analyzer_base.html#afd80620685b6d42deaf7098a45418b2c">VerilogAnalyzerBase::name_insts_map_t</a></td></tr>
<tr class="memdesc:ae42c1239f9d4d48fed17019f9be0d8e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">A map of module name -&gt; instantiation. <br /></td></tr>
<tr class="separator:ae42c1239f9d4d48fed17019f9be0d8e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9bd614cb4fd8fb64575bf163540feee"><td class="memItemLeft" align="right" valign="top"><a id="ab9bd614cb4fd8fb64575bf163540feee"></a>
using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_info.html#ab9bd614cb4fd8fb64575bf163540feee">hierarchical_name_type</a> = <a class="el" href="classilang_1_1_verilog_analyzer_base.html#a97a6885ff663a7914c77301b3e8972c3">VerilogAnalyzerBase::hierarchical_name_type</a></td></tr>
<tr class="memdesc:ab9bd614cb4fd8fb64575bf163540feee"><td class="mdescLeft">&#160;</td><td class="mdescRight">The result of querying a name (please don't change the order of them) <br /></td></tr>
<tr class="separator:ab9bd614cb4fd8fb64575bf163540feee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28cc4ea93d4d7d0fee4b9abf7594e4e4"><td class="memItemLeft" align="right" valign="top"><a id="a28cc4ea93d4d7d0fee4b9abf7594e4e4"></a>
using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_info.html#a28cc4ea93d4d7d0fee4b9abf7594e4e4">name_type_buffer_t</a> = <a class="el" href="classilang_1_1_verilog_analyzer_base.html#aa77a6acd0c60fe4806f087666e877aef">VerilogAnalyzerBase::name_type_buffer_t</a></td></tr>
<tr class="memdesc:a28cc4ea93d4d7d0fee4b9abf7594e4e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">hierarchical name -&gt; hierarchical_name_type map <br /></td></tr>
<tr class="separator:a28cc4ea93d4d7d0fee4b9abf7594e4e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96f518159d5ba6d45d73f08372de345d"><td class="memItemLeft" align="right" valign="top"><a id="a96f518159d5ba6d45d73f08372de345d"></a>
using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_info.html#a96f518159d5ba6d45d73f08372de345d">name_decl_buffer_t</a> = <a class="el" href="classilang_1_1_verilog_analyzer_base.html#a3119702b4d1cb9df562fa69aebb8c9d0">VerilogAnalyzerBase::name_decl_buffer_t</a></td></tr>
<tr class="memdesc:a96f518159d5ba6d45d73f08372de345d"><td class="mdescLeft">&#160;</td><td class="mdescRight">hierarchical name -&gt; declaration pointer <br /></td></tr>
<tr class="separator:a96f518159d5ba6d45d73f08372de345d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bdf2c2bb7ddcfa7a8e3736850cd8d01"><td class="memItemLeft" align="right" valign="top"><a id="a1bdf2c2bb7ddcfa7a8e3736850cd8d01"></a>
using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_info.html#a1bdf2c2bb7ddcfa7a8e3736850cd8d01">module_io_vec_t</a> = <a class="el" href="classilang_1_1_verilog_analyzer_base.html#a38a921fd310970b0cbda4a74707d7541">VerilogAnalyzerBase::module_io_vec_t</a></td></tr>
<tr class="memdesc:a1bdf2c2bb7ddcfa7a8e3736850cd8d01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Top module signal list. <br /></td></tr>
<tr class="separator:a1bdf2c2bb7ddcfa7a8e3736850cd8d01"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a4c8b9b01c2f8e0fcd5047de49670faba"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_info.html#a4c8b9b01c2f8e0fcd5047de49670faba">VerilogInfo</a> (const <a class="el" href="classilang_1_1_verilog_info.html#a8ee451a36eb3d1a820d52b155ee0b3e6">path_vec_t</a> &amp;include_path, const <a class="el" href="classilang_1_1_verilog_info.html#a8ee451a36eb3d1a820d52b155ee0b3e6">path_vec_t</a> &amp;srcs, const std::string &amp;top_module_inst_name, const std::string &amp;optional_top_module=&quot;&quot;)</td></tr>
<tr class="separator:a4c8b9b01c2f8e0fcd5047de49670faba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affcafc26465188310a9ab5ca8b064f98"><td class="memItemLeft" align="right" valign="top"><a id="affcafc26465188310a9ab5ca8b064f98"></a>
&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_info.html#affcafc26465188310a9ab5ca8b064f98">VerilogInfo</a> (const <a class="el" href="classilang_1_1_verilog_info.html">VerilogInfo</a> &amp;)=delete</td></tr>
<tr class="memdesc:affcafc26465188310a9ab5ca8b064f98"><td class="mdescLeft">&#160;</td><td class="mdescRight">Please don't make a copy of it. <br /></td></tr>
<tr class="separator:affcafc26465188310a9ab5ca8b064f98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a600f4dd1ef94af1e01e0b3ab2519ec64"><td class="memItemLeft" align="right" valign="top"><a id="a600f4dd1ef94af1e01e0b3ab2519ec64"></a>
<a class="el" href="classilang_1_1_verilog_info.html">VerilogInfo</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_info.html#a600f4dd1ef94af1e01e0b3ab2519ec64">operator=</a> (const <a class="el" href="classilang_1_1_verilog_info.html">VerilogInfo</a> &amp;)=delete</td></tr>
<tr class="memdesc:a600f4dd1ef94af1e01e0b3ab2519ec64"><td class="mdescLeft">&#160;</td><td class="mdescRight">Please don't use assignment over it. <br /></td></tr>
<tr class="separator:a600f4dd1ef94af1e01e0b3ab2519ec64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49f4eae0fdf7c17669fcffbab7c4c2f0"><td class="memItemLeft" align="right" valign="top"><a id="a49f4eae0fdf7c17669fcffbab7c4c2f0"></a>
virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_info.html#a49f4eae0fdf7c17669fcffbab7c4c2f0">~VerilogInfo</a> ()</td></tr>
<tr class="memdesc:a49f4eae0fdf7c17669fcffbab7c4c2f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Destructor: no need to clean, unique_ptr does the job. <br /></td></tr>
<tr class="separator:a49f4eae0fdf7c17669fcffbab7c4c2f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e80e602854595c1fe2ee5ab17b79241"><td class="memItemLeft" align="right" valign="top"><a id="a9e80e602854595c1fe2ee5ab17b79241"></a>
<a class="el" href="classilang_1_1_verilog_analyzer_base.html#a97a6885ff663a7914c77301b3e8972c3">hierarchical_name_type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_info.html#a9e80e602854595c1fe2ee5ab17b79241">check_hierarchical_name_type</a> (const std::string &amp;net_name) const</td></tr>
<tr class="memdesc:a9e80e602854595c1fe2ee5ab17b79241"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the type of a name (used externally, cached) <br /></td></tr>
<tr class="separator:a9e80e602854595c1fe2ee5ab17b79241"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9aec31bb4bc485bb962a44c8b05a8dce"><td class="memItemLeft" align="right" valign="top">void *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_info.html#a9aec31bb4bc485bb962a44c8b05a8dce">find_declaration_of_name</a> (const std::string &amp;net_name) const</td></tr>
<tr class="separator:a9aec31bb4bc485bb962a44c8b05a8dce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d1cbd92a41a6ac7e545a32c5f087953"><td class="memItemLeft" align="right" valign="top"><a id="a0d1cbd92a41a6ac7e545a32c5f087953"></a>
<a class="el" href="classilang_1_1_verilog_info.html#ace1b205b6f5805a0a0f380bd9467d344">vlg_loc_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_info.html#a0d1cbd92a41a6ac7e545a32c5f087953">name2loc</a> (const std::string &amp;net_name) const</td></tr>
<tr class="memdesc:a0d1cbd92a41a6ac7e545a32c5f087953"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the location of a hierarchical name. <br /></td></tr>
<tr class="separator:a0d1cbd92a41a6ac7e545a32c5f087953"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac205510fbf31e76c7d6808da930c6580"><td class="memItemLeft" align="right" valign="top"><a id="ac205510fbf31e76c7d6808da930c6580"></a>
<a class="el" href="classilang_1_1_verilog_info.html#ace1b205b6f5805a0a0f380bd9467d344">vlg_loc_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_info.html#ac205510fbf31e76c7d6808da930c6580">get_module_inst_loc</a> (const std::string &amp;inst_name) const</td></tr>
<tr class="memdesc:ac205510fbf31e76c7d6808da930c6580"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the location of a module instantiation. <br /></td></tr>
<tr class="separator:ac205510fbf31e76c7d6808da930c6580"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8da61ac8a3a28059130deb0de94df469"><td class="memItemLeft" align="right" valign="top"><a id="a8da61ac8a3a28059130deb0de94df469"></a>
<a class="el" href="classilang_1_1_verilog_info.html#ace1b205b6f5805a0a0f380bd9467d344">vlg_loc_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_info.html#a8da61ac8a3a28059130deb0de94df469">get_endmodule_loc</a> (const std::string &amp;inst_name) const</td></tr>
<tr class="memdesc:a8da61ac8a3a28059130deb0de94df469"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the location of a module's endmodule statement. <br /></td></tr>
<tr class="separator:a8da61ac8a3a28059130deb0de94df469"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ac0143d6d952b07d56370eb73e83b26"><td class="memItemLeft" align="right" valign="top"><a id="a5ac0143d6d952b07d56370eb73e83b26"></a>
std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_info.html#a5ac0143d6d952b07d56370eb73e83b26">get_top_module_name</a> () const</td></tr>
<tr class="memdesc:a5ac0143d6d952b07d56370eb73e83b26"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return top module name. <br /></td></tr>
<tr class="separator:a5ac0143d6d952b07d56370eb73e83b26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5406ee5713425f700880815793a3a01b"><td class="memItemLeft" align="right" valign="top"><a id="a5406ee5713425f700880815793a3a01b"></a>
<a class="el" href="classilang_1_1_verilog_info.html#a1bdf2c2bb7ddcfa7a8e3736850cd8d01">module_io_vec_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_info.html#a5406ee5713425f700880815793a3a01b">get_top_module_io</a> () const</td></tr>
<tr class="memdesc:a5406ee5713425f700880815793a3a01b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return top module signal with no hint on the width. <br /></td></tr>
<tr class="separator:a5406ee5713425f700880815793a3a01b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14adb0f91b9aa923d6e0e5fdcadb7094"><td class="memItemLeft" align="right" valign="top"><a id="a14adb0f91b9aa923d6e0e5fdcadb7094"></a>
<a class="el" href="classilang_1_1_verilog_info.html#a1bdf2c2bb7ddcfa7a8e3736850cd8d01">module_io_vec_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_info.html#a14adb0f91b9aa923d6e0e5fdcadb7094">get_top_module_io</a> (const std::map&lt; std::string, int &gt; &amp;width_info) const</td></tr>
<tr class="memdesc:a14adb0f91b9aa923d6e0e5fdcadb7094"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return top module signal. <br /></td></tr>
<tr class="separator:a14adb0f91b9aa923d6e0e5fdcadb7094"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af814bf4c7e41e9a669f390810445f778"><td class="memItemLeft" align="right" valign="top"><a id="af814bf4c7e41e9a669f390810445f778"></a>
<a class="el" href="classilang_1_1_signal_info_base.html">SignalInfoBase</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_info.html#af814bf4c7e41e9a669f390810445f778">get_signal</a> (const std::string &amp;net_name) const</td></tr>
<tr class="memdesc:af814bf4c7e41e9a669f390810445f778"><td class="mdescLeft">&#160;</td><td class="mdescRight">Find a signal. <br /></td></tr>
<tr class="separator:af814bf4c7e41e9a669f390810445f778"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3074bba874594c354fcf7936afffcbd4"><td class="memItemLeft" align="right" valign="top"><a id="a3074bba874594c354fcf7936afffcbd4"></a>
<a class="el" href="classilang_1_1_signal_info_base.html">SignalInfoBase</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_info.html#a3074bba874594c354fcf7936afffcbd4">get_signal</a> (const std::string &amp;net_name, const std::map&lt; std::string, int &gt; &amp;width_info) const</td></tr>
<tr class="memdesc:a3074bba874594c354fcf7936afffcbd4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Find a signal (and use the width info, if width is unknown) <br /></td></tr>
<tr class="separator:a3074bba874594c354fcf7936afffcbd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78221c13fddeb994e9e68e46a9ebe143"><td class="memItemLeft" align="right" valign="top"><a id="a78221c13fddeb994e9e68e46a9ebe143"></a>
bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_info.html#a78221c13fddeb994e9e68e46a9ebe143">in_bad_state</a> () const</td></tr>
<tr class="memdesc:a78221c13fddeb994e9e68e46a9ebe143"><td class="mdescLeft">&#160;</td><td class="mdescRight">whether this analyzer is in bad state <br /></td></tr>
<tr class="separator:a78221c13fddeb994e9e68e46a9ebe143"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>The class that invoke the analyzer. </p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="a4c8b9b01c2f8e0fcd5047de49670faba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c8b9b01c2f8e0fcd5047de49670faba">&#9670;&nbsp;</a></span>VerilogInfo()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ilang::VerilogInfo::VerilogInfo </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classilang_1_1_verilog_info.html#a8ee451a36eb3d1a820d52b155ee0b3e6">path_vec_t</a> &amp;&#160;</td>
          <td class="paramname"><em>include_path</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classilang_1_1_verilog_info.html#a8ee451a36eb3d1a820d52b155ee0b3e6">path_vec_t</a> &amp;&#160;</td>
          <td class="paramname"><em>srcs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::string &amp;&#160;</td>
          <td class="paramname"><em>top_module_inst_name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::string &amp;&#160;</td>
          <td class="paramname"><em>optional_top_module</em> = <code>&quot;&quot;</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Analyze a set of file [in] the path to search for include [in] the source files [in] the instance name given to the topmodule </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">an</td><td>optional of the top module name, can be left empty </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a9aec31bb4bc485bb962a44c8b05a8dce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9aec31bb4bc485bb962a44c8b05a8dce">&#9670;&nbsp;</a></span>find_declaration_of_name()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void* ilang::VerilogInfo::find_declaration_of_name </td>
          <td>(</td>
          <td class="paramtype">const std::string &amp;&#160;</td>
          <td class="paramname"><em>net_name</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Return the declaration of a name, which could be be converted to: ast_module_declaration, ast_net_declaration, ast_reg_declaration, ast_port_declaration (should not be used!) because you don't know what to convert left here for debugging purpose only </p>

</div>
</div>
<hr/>The documentation for this class was generated from the following file:<ul>
<li><a class="el" href="verilog__analysis__wrapper_8h_source.html">verilog_analysis_wrapper.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
