[{"DBLP title": "Fully Reused VLSI Architecture of FM0/Manchester Encoding Using SOLS Technique for DSRC Applications.", "DBLP authors": ["Yu-Hsuan Lee", "Cheng-Wei Pan"], "year": 2015, "MAG papers": [{"PaperId": 2339865653, "PaperTitle": "fully reused vlsi architecture of fm0 manchester encoding using sols technique for dsrc applications", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 1965568574, "PaperTitle": "fully reused vlsi architecture of fm0 manchester encoding using sols technique for dsrc applications", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"yuan ze university": 2.0}}], "source": "ES"}, {"DBLP title": "Signal Processing With Direct Computations on Compressively Sensed Data.", "DBLP authors": ["Mohammed Shoaib", "Niraj K. Jha", "Naveen Verma"], "year": 2015, "MAG papers": [{"PaperId": 2038190601, "PaperTitle": "signal processing with direct computations on compressively sensed data", "Year": 2015, "CitationCount": 30, "EstimatedCitation": 51, "Affiliations": {"princeton university": 2.0, "microsoft": 1.0}}], "source": "ES"}, {"DBLP title": "A 28-nm CMOS 1 V 3.5 GS/s 6-bit DAC With Signal-Independent Delta-I Noise DfT Scheme.", "DBLP authors": ["Georgi I. Radulov", "Patrick J. Quinn", "Arthur H. M. van Roermund"], "year": 2015, "MAG papers": [{"PaperId": 2117843175, "PaperTitle": "a 28 nm cmos 1 v 3 5 gs s 6 bit dac with signal independent delta i noise dft scheme", "Year": 2015, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"xilinx": 1.0, "eindhoven university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Design Techniques to Improve Blocker Tolerance of Continuous-Time \u0394\u03a3 ADCs.", "DBLP authors": ["Hemasundar Mohan Geddada", "Chang-Joon Park", "Hyung-Joon Jeon", "Jos\u00e9 Silva-Mart\u00ednez", "Aydin Ilker Karsilayan", "Douglas Garrity"], "year": 2015, "MAG papers": [], "source": null}, {"DBLP title": "Protein Alignment Systolic Array Throughput Optimization.", "DBLP authors": ["Giovanni Causapruno", "Gianvito Urgese", "Marco Vacca", "Mariagrazia Graziano", "Maurizio Zamboni"], "year": 2015, "MAG papers": [{"PaperId": 2093218262, "PaperTitle": "protein alignment systolic array throughput optimization", "Year": 2015, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"polytechnic university of turin": 5.0}}], "source": "ES"}, {"DBLP title": "Reliable Low-Power Multiplier Design Using Fixed-Width Replica Redundancy Block.", "DBLP authors": ["I-Chyn Wey", "Chien-Chang Peng", "Feng-Yu Liao"], "year": 2015, "MAG papers": [{"PaperId": 1966095865, "PaperTitle": "reliable low power multiplier design using fixed width replica redundancy block", "Year": 2015, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"chang gung university": 3.0}}, {"PaperId": 2313810771, "PaperTitle": "reliable low power multiplier design using fixed width replica redundancy block", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Efficient Hardware Architecture of \u03b7T Pairing Accelerator Over Characteristic Three.", "DBLP authors": ["Szu-Chi Chung", "Jing-Yu Wu", "Hsing-Ping Fu", "Jen-Wei Lee", "Hsie-Chia Chang", "Chen-Yi Lee"], "year": 2015, "MAG papers": [], "source": null}, {"DBLP title": "An Ultralow Power Multirate FSK Demodulator With Digital-Assisted Calibrated Delay-Line Based Phase Shifter for High-Speed Biomedical Zero-IF Receivers.", "DBLP authors": ["Horng-Yuan Shih", "Chun-Fan Chen", "Yu-Chuan Chang", "Yu-Wei Hu"], "year": 2015, "MAG papers": [{"PaperId": 2043061771, "PaperTitle": "an ultralow power multirate fsk demodulator with digital assisted calibrated delay line based phase shifter for high speed biomedical zero if receivers", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"tamkang university": 4.0}}], "source": "ES"}, {"DBLP title": "A Ripple Control Dual-Mode Single-Inductor Dual-Output Buck Converter With Fast Transient Response.", "DBLP authors": ["Weifeng Sun", "Caixia Han", "Miao Yang", "Shen Xu", "Shengli Lu"], "year": 2015, "MAG papers": [{"PaperId": 2095483693, "PaperTitle": "a ripple control dual mode single inductor dual output buck converter with fast transient response", "Year": 2015, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"southeast university": 5.0}}], "source": "ES"}, {"DBLP title": "A Method for Improving Power Grid Resilience to Electromigration-Caused via Failures.", "DBLP authors": ["Di-An Li", "Malgorzata Marek-Sadowska", "Sani R. Nassif"], "year": 2015, "MAG papers": [{"PaperId": 2003121593, "PaperTitle": "a method for improving power grid resilience to electromigration caused via failures", "Year": 2015, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"ibm": 1.0, "university of california santa barbara": 2.0}}], "source": "ES"}, {"DBLP title": "Low-Cost Control Flow Protection via Available Redundancies in the Microprocessor Pipeline.", "DBLP authors": ["Mohammad Abdur Rouf", "Soontae Kim"], "year": 2015, "MAG papers": [{"PaperId": 2016845480, "PaperTitle": "low cost control flow protection via available redundancies in the microprocessor pipeline", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"kaist": 2.0}}], "source": "ES"}, {"DBLP title": "Obstacle-Avoiding and Slew-Constrained Clock Tree Synthesis With Efficient Buffer Insertion.", "DBLP authors": ["Yici Cai", "Chao Deng", "Qiang Zhou", "Hailong Yao", "Feifei Niu", "Cliff N. Sze"], "year": 2015, "MAG papers": [{"PaperId": 1963807856, "PaperTitle": "obstacle avoiding and slew constrained clock tree synthesis with efficient buffer insertion", "Year": 2015, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"tsinghua university": 5.0, "ibm": 1.0}}], "source": "ES"}, {"DBLP title": "Fat-Tree-Based Optical Interconnection Networks Under Crosstalk Noise Constraint.", "DBLP authors": ["Mahdi Nikdast", "Jiang Xu", "Luan H. K. Duong", "Xiaowen Wu", "Zhehui Wang", "Xuan Wang", "Zhe Wang"], "year": 2015, "MAG papers": [{"PaperId": 2025889676, "PaperTitle": "fat tree based optical interconnection networks under crosstalk noise constraint", "Year": 2015, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"hong kong university of science and technology": 7.0}}], "source": "ES"}, {"DBLP title": "Aurora: A Cross-Layer Solution for Thermally Resilient Photonic Network-on-Chip.", "DBLP authors": ["Zhongqi Li", "Amer Qouneh", "Madhura Joshi", "Wangyuan Zhang", "Xin Fu", "Tao Li"], "year": 2015, "MAG papers": [{"PaperId": 2091190287, "PaperTitle": "aurora a cross layer solution for thermally resilient photonic network on chip", "Year": 2015, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"qualcomm": 1.0, "google": 1.0, "university of florida": 2.0, "university of kansas": 1.0}}], "source": "ES"}, {"DBLP title": "A Wide-Range Multiport LC-Ladder Oscillator and Its Applications to a 1.2-10.1 GHz PLL.", "DBLP authors": ["Meng-Hung Shen", "Po-Chiun Huang"], "year": 2015, "MAG papers": [{"PaperId": 2075622685, "PaperTitle": "a wide range multiport lc ladder oscillator and its applications to a 1 2 10 1 ghz pll", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"national tsing hua university": 2.0}}], "source": "ES"}, {"DBLP title": "Razor Based Programmable Truncated Multiply and Accumulate, Energy-Reduction for Efficient Digital Signal Processing.", "DBLP authors": ["Manuel de la Guia Solaz", "Richard Conway"], "year": 2015, "MAG papers": [{"PaperId": 1989301509, "PaperTitle": "razor based programmable truncated multiply and accumulate energy reduction for efficient digital signal processing", "Year": 2015, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"katholieke universiteit leuven": 1.0, "university of limerick": 1.0}}], "source": "ES"}, {"DBLP title": "A 5.8-GHz Wideband TSPC Divide-by-16/17 Dual Modulus Prescaler.", "DBLP authors": ["Wen-rui Zhu", "Haigang Yang", "Tongqiang Gao", "Fei Liu", "Tao Yin", "Dandan Zhang", "Hongfeng Zhang"], "year": 2015, "MAG papers": [{"PaperId": 1977826763, "PaperTitle": "a 5 8 ghz wideband tspc divide by 16 17 dual modulus prescaler", "Year": 2015, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"chinese academy of sciences": 7.0}}], "source": "ES"}, {"DBLP title": "A Process-Variation Resilient Current Mode Logic With Simultaneous Regulations for Time Constant, Voltage Swing, Level Shifting, and DC Gain Using Time-Reference-Based Adaptive Biasing Chain.", "DBLP authors": ["Hyung-Joon Jeon", "Jos\u00e9 Silva-Mart\u00ednez", "Sebastian Hoyos"], "year": 2015, "MAG papers": [{"PaperId": 2032405028, "PaperTitle": "a process variation resilient current mode logic with simultaneous regulations for time constant voltage swing level shifting and dc gain using time reference based adaptive biasing chain", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"broadcom": 1.0, "texas a m university": 2.0}}], "source": "ES"}, {"DBLP title": "An Accuracy-Adjustment Fixed-Width Booth Multiplier Based on Multilevel Conditional Probability.", "DBLP authors": ["Yuan-Ho Chen"], "year": 2015, "MAG papers": [{"PaperId": 2028906371, "PaperTitle": "an accuracy adjustment fixed width booth multiplier based on multilevel conditional probability", "Year": 2015, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"chung yuan christian university": 1.0}}], "source": "ES"}, {"DBLP title": "Low-Energy Two-Stage Algorithm for High Efficacy Epileptic Seizure Detection.", "DBLP authors": ["Himanshu Markandeya", "Pedro P. Irazoqui", "Kaushik Roy"], "year": 2015, "MAG papers": [{"PaperId": 2019920196, "PaperTitle": "low energy two stage algorithm for high efficacy epileptic seizure detection", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"purdue university": 3.0}}], "source": "ES"}, {"DBLP title": "Recursive Approach to the Design of a Parallel Self-Timed Adder.", "DBLP authors": ["Mohammed Ziaur Rahman", "Lindsay Kleeman", "Mohammad Ashfak Habib"], "year": 2015, "MAG papers": [{"PaperId": 2091884618, "PaperTitle": "recursive approach to the design of a parallel self timed adder", "Year": 2015, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"monash university": 1.0, "chittagong university of engineering technology": 1.0}}], "source": "ES"}, {"DBLP title": "Hardware Efficient Mixed Radix-25/16/9 FFT for LTE Systems.", "DBLP authors": ["Jienan Chen", "Jianhao Hu", "Shuyang Lee", "Gerald E. Sobelman"], "year": 2015, "MAG papers": [{"PaperId": 1965101604, "PaperTitle": "hardware efficient mixed radix 25 16 9 fft for lte systems", "Year": 2015, "CitationCount": 38, "EstimatedCitation": 60, "Affiliations": {"university of electronic science and technology of china": 3.0, "university of minnesota": 1.0}}], "source": "ES"}, {"DBLP title": "Low-Complexity Hardware Design for Fast Solving LSPs With Coordinated Polynomial Solution.", "DBLP authors": ["Chung-Hsien Chang", "Bo-Wei Chen", "Shi-Huang Chen", "Jhing-Fa Wang", "Yu-Hao Chiu"], "year": 2015, "MAG papers": [{"PaperId": 2061634774, "PaperTitle": "low complexity hardware design for fast solving lsps with coordinated polynomial solution", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"national cheng kung university": 4.0}}], "source": "ES"}, {"DBLP title": "A Voltage Monitoring IC With HV Multiplexer and HV Transceiver for Battery Management Systems.", "DBLP authors": ["Chih-Lin Chen", "Deng-Shian Wang", "Jie-Jyun Li", "Chua-Chin Wang"], "year": 2015, "MAG papers": [{"PaperId": 2028763305, "PaperTitle": "a voltage monitoring ic with hv multiplexer and hv transceiver for battery management systems", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"national sun yat sen university": 4.0}}], "source": "ES"}, {"DBLP title": "Exploiting Same Tag Bits to Improve the Reliability of the Cache Memories.", "DBLP authors": ["Jeongkyu Hong", "Jesung Kim", "Soontae Kim"], "year": 2015, "MAG papers": [{"PaperId": 2053744363, "PaperTitle": "exploiting same tag bits to improve the reliability of the cache memories", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"lg electronics": 1.0, "kaist": 2.0}}], "source": "ES"}, {"DBLP title": "Actively Alleviate Power Gating-Induced Power/Ground Noise Using Parasitic Capacitance of On-Chip Memories in MPSoC.", "DBLP authors": ["Xuan Wang", "Jiang Xu", "Wei Zhang", "Xiaowen Wu", "Yaoyao Ye", "Zhehui Wang", "Mahdi Nikdast", "Zhe Wang"], "year": 2015, "MAG papers": [{"PaperId": 2130269768, "PaperTitle": "actively alleviate power gating induced power ground noise using parasitic capacitance of on chip memories in mpsoc", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"hong kong university of science and technology": 8.0}}], "source": "ES"}, {"DBLP title": "The Dependence of BTI and HCI-Induced Frequency Degradation on Interconnect Length and Its Circuit Level Implications.", "DBLP authors": ["Xiaofei Wang", "Qianying Tang", "Pulkit Jain", "Dong Jiao", "Chris H. Kim"], "year": 2015, "MAG papers": [{"PaperId": 2024740838, "PaperTitle": "the dependence of bti and hci induced frequency degradation on interconnect length and its circuit level implications", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"intel": 1.0, "university of minnesota": 3.0, "google": 1.0}}], "source": "ES"}, {"DBLP title": "Design of Self-Timed Reconfigurable Controllers for Parallel Synchronization via Wagging.", "DBLP authors": ["James Sebastian Guido", "Alexandre Yakovlev"], "year": 2015, "MAG papers": [{"PaperId": 1997431454, "PaperTitle": "design of self timed reconfigurable controllers for parallel synchronization via wagging", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of newcastle": 2.0}}], "source": "ES"}, {"DBLP title": "Quaternary Logic Lookup Table in Standard CMOS.", "DBLP authors": ["Diogo Brito", "Taimur Gibran Rabuske", "Jorge R. Fernandes", "Paulo F. Flores", "Jos\u00e9 C. Monteiro"], "year": 2015, "MAG papers": [{"PaperId": 1968677765, "PaperTitle": "quaternary logic lookup table in standard cmos", "Year": 2015, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"instituto superior tecnico": 5.0}}], "source": "ES"}, {"DBLP title": "Scan Test of Die Logic in 3-D ICs Using TSV Probing.", "DBLP authors": ["Brandon Noia", "Shreepad Panth", "Krishnendu Chakrabarty", "Sung Kyu Lim"], "year": 2015, "MAG papers": [{"PaperId": 2050816113, "PaperTitle": "scan test of die logic in 3 d ics using tsv probing", "Year": 2015, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"duke university": 2.0, "georgia institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Built-In Self-Test of Transmitter I/Q Mismatch and Nonlinearity Using Self-Mixing Envelope Detector.", "DBLP authors": ["Afsaneh Nassery", "Srinath Byregowda", "Sule Ozev", "Marian Verhelst", "Mustapha Slamani"], "year": 2015, "MAG papers": [{"PaperId": 2004131345, "PaperTitle": "built in self test of transmitter i q mismatch and nonlinearity using self mixing envelope detector", "Year": 2015, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"ibm": 1.0, "arizona state university": 3.0, "katholieke universiteit leuven": 1.0}}], "source": "ES"}, {"DBLP title": "Signature Driven Hierarchical Post-Manufacture Tuning of RF Systems for Performance and Power.", "DBLP authors": ["Aritra Banerjee", "Abhijit Chatterjee"], "year": 2015, "MAG papers": [{"PaperId": 2007151043, "PaperTitle": "signature driven hierarchical post manufacture tuning of rf systems for performance and power", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"texas instruments": 1.0, "georgia institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "An 8 bit 0.3-0.8 V 0.2-40 MS/s 2-bit/Step SAR ADC With Successively Activated Threshold Configuring Comparators in 40 nm CMOS.", "DBLP authors": ["Kentaro Yoshioka", "Akira Shikata", "Ryota Sekimoto", "Tadahiro Kuroda", "Hiroki Ishikuro"], "year": 2015, "MAG papers": [{"PaperId": 1989745461, "PaperTitle": "an 8 bit 0 3 0 8 v 0 2 40 ms s 2 bit step sar adc with successively activated threshold configuring comparators in 40 nm cmos", "Year": 2015, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"keio university": 3.0, "analog devices": 1.0, "canon inc": 1.0}}], "source": "ES"}, {"DBLP title": "Wearout Resilience in NoCs Through an Aging Aware Adaptive Routing Algorithm.", "DBLP authors": ["Dean Michael Ancajas", "Kshitij Bhardwaj", "Koushik Chakraborty", "Sanghamitra Roy"], "year": 2015, "MAG papers": [{"PaperId": 1969103354, "PaperTitle": "wearout resilience in nocs through an aging aware adaptive routing algorithm", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"utah state university": 4.0}}], "source": "ES"}, {"DBLP title": "Reverse Converter Design via Parallel-Prefix Adders: Novel Components, Methodology, and Implementations.", "DBLP authors": ["Azadeh Alsadat Emrani Zarandi", "Amir Sabbagh Molahosseini", "Mehdi Hosseinzadeh", "Saeid Sorouri", "Samuel Ant\u00e3o", "Leonel Sousa"], "year": 2015, "MAG papers": [{"PaperId": 2069045670, "PaperTitle": "reverse converter design via parallel prefix adders novel components methodology and implementations", "Year": 2015, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"islamic azad university": 4.0, "instituto superior tecnico": 2.0}}], "source": "ES"}, {"DBLP title": "Fast Sign Detection Algorithm for the RNS Moduli Set 2n+1-1, 2n-1, 2n.", "DBLP authors": ["Minghe Xu", "Zhenpeng Bian", "Ruohe Yao"], "year": 2015, "MAG papers": [], "source": null}, {"DBLP title": "Fault Tolerant Parallel Filters Based on Error Correction Codes.", "DBLP authors": ["Zhen Gao", "Pedro Reviriego", "Wen Pan", "Zhan Xu", "Ming Zhao", "Jing Wang", "Juan Antonio Maestro"], "year": 2015, "MAG papers": [{"PaperId": 2018533230, "PaperTitle": "fault tolerant parallel filters based on error correction codes", "Year": 2015, "CitationCount": 18, "EstimatedCitation": 55, "Affiliations": {"tsinghua university": 4.0, "beijing information science technology university": 1.0}}], "source": "ES"}, {"DBLP title": "Fast and Wide Range Voltage Conversion in Multisupply Voltage Designs.", "DBLP authors": ["Marco Lanuzza", "Pasquale Corsonello", "Stefania Perri"], "year": 2015, "MAG papers": [{"PaperId": 2082007216, "PaperTitle": "fast and wide range voltage conversion in multisupply voltage designs", "Year": 2015, "CitationCount": 42, "EstimatedCitation": 59, "Affiliations": {"university of calabria": 3.0}}], "source": "ES"}, {"DBLP title": "Energy Aware Mapping for Reconfigurable Wireless MPSoCs.", "DBLP authors": ["Amr M. A. Hussien", "Rahul Amin", "Ahmed M. Eltawil", "Jim Martin"], "year": 2015, "MAG papers": [{"PaperId": 2100035349, "PaperTitle": "energy aware mapping for reconfigurable wireless mpsocs", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of california irvine": 2.0, "clemson university": 2.0}}], "source": "ES"}, {"DBLP title": "Task Migrations for Distributed Thermal Management Considering Transient Effects.", "DBLP authors": ["Zao Liu", "Sheldon X.-D. Tan", "Xin Huang", "Hai Wang"], "year": 2015, "MAG papers": [{"PaperId": 2062360490, "PaperTitle": "task migrations for distributed thermal management considering transient effects", "Year": 2015, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"university of california riverside": 3.0, "university of electronic science and technology of china": 1.0}}], "source": "ES"}, {"DBLP title": "Z-TCAM: An SRAM-based Architecture for TCAM.", "DBLP authors": ["Zahid Ullah", "Manish Kumar Jaiswal", "Ray C. C. Cheung"], "year": 2015, "MAG papers": [{"PaperId": 2013406643, "PaperTitle": "z tcam an sram based architecture for tcam", "Year": 2015, "CitationCount": 40, "EstimatedCitation": 77, "Affiliations": {"city university of hong kong": 3.0}}], "source": "ES"}, {"DBLP title": "Functional Constraint Extraction From Register Transfer Level for ATPG.", "DBLP authors": ["Christelle Hobeika", "Claude Thibeault", "Jean-Fran\u00e7ois Boland"], "year": 2015, "MAG papers": [{"PaperId": 2057433396, "PaperTitle": "functional constraint extraction from register transfer level for atpg", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"ecole de technologie superieure": 3.0}}], "source": "ES"}, {"DBLP title": "Level-Converting Retention Flip-Flop for Reducing Standby Power in ZigBee SoCs.", "DBLP authors": ["Jung-Hyun Park", "Heechai Kang", "Dong-Hoon Jung", "Kyungho Ryu", "Seong-Ook Jung"], "year": 2015, "MAG papers": [{"PaperId": 2031811281, "PaperTitle": "level converting retention flip flop for reducing standby power in zigbee socs", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"yonsei university": 4.0, "samsung": 1.0}}], "source": "ES"}, {"DBLP title": "A Boosting Pass Gate With Improved Switching Characteristics and No Overdriving for Programmable Routing Switch Based on Crystalline In-Ga-Zn-O Technology.", "DBLP authors": ["Yuki Okamoto", "Takashi Nakagawa", "Takeshi Aoki", "Masataka Ikeda", "Munehiro Kozuma", "Takeshi Osada", "Yoshiyuki Kurokawa", "Takayuki Ikeda", "Naoto Yamade", "Yutaka Okazaki", "Hidekazu Miyairi", "Masahiro Fujita", "Jun Koyama", "Shunpei Yamazaki"], "year": 2015, "MAG papers": [{"PaperId": 2055706250, "PaperTitle": "a boosting pass gate with improved switching characteristics and no overdriving for programmable routing switch based on crystalline in ga zn o technology", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of tokyo": 1.0}}], "source": "ES"}, {"DBLP title": "Low-Cost On-Chip Clock Jitter Measurement Scheme.", "DBLP authors": ["Martin Oma\u00f1a", "Daniele Rossi", "Daniele Giaffreda", "Cecilia Metra", "T. M. Mak", "Asifur Rahman", "Simon Tam"], "year": 2015, "MAG papers": [{"PaperId": 2118707343, "PaperTitle": "low cost on chip clock jitter measurement scheme", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of bologna": 4.0, "intel": 2.0, "globalfoundries": 1.0}}], "source": "ES"}, {"DBLP title": "A Self-Powered High-Efficiency Rectifier With Automatic Resetting of Transducer Capacitance in Piezoelectric Energy Harvesting Systems.", "DBLP authors": ["Xuan-Dien Do", "Huy-Hieu Nguyen", "Seok-Kyun Han", "Dong Sam Ha", "Sang-Gug Lee"], "year": 2015, "MAG papers": [{"PaperId": 1993122226, "PaperTitle": "a self powered high efficiency rectifier with automatic resetting of transducer capacitance in piezoelectric energy harvesting systems", "Year": 2015, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"samsung": 1.0, "kaist": 3.0, "virginia tech": 1.0}}], "source": "ES"}, {"DBLP title": "Novel Reconfigurable Hardware Architecture for Polynomial Matrix Multiplications.", "DBLP authors": ["Soydan Redif", "Server Kasap"], "year": 2015, "MAG papers": [{"PaperId": 1992758506, "PaperTitle": "novel reconfigurable hardware architecture for polynomial matrix multiplications", "Year": 2015, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"university of paderborn": 1.0, "european university of lefka": 1.0}}], "source": "ES"}, {"DBLP title": "Diagnosis and Layout Aware (DLA) Scan Chain Stitching.", "DBLP authors": ["Jing Ye", "Yu Huang", "Yu Hu", "Wu-Tung Cheng", "Ruifeng Guo", "Liyang Lai", "Ting-Pu Tai", "Xiaowei Li", "Wei-pin Changchien", "Daw-Ming Lee", "Ji-Jan Chen", "Sandeep C. Eruvathi", "Kartik K. Kumara", "Charles C. C. Liu", "Sam Pan"], "year": 2015, "MAG papers": [{"PaperId": 2002246747, "PaperTitle": "diagnosis and layout aware dla scan chain stitching", "Year": 2015, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"tsmc": 7.0, "chinese academy of sciences": 3.0, "synopsys": 1.0, "mentor graphics": 4.0}}], "source": "ES"}, {"DBLP title": "A GPU-Accelerated Parallel Shooting Algorithm for Analysis of Radio Frequency and Microwave Integrated Circuits.", "DBLP authors": ["Xuexin Liu", "Hao Yu", "Sheldon X.-D. Tan"], "year": 2015, "MAG papers": [{"PaperId": 2067795769, "PaperTitle": "a gpu accelerated parallel shooting algorithm for analysis of radio frequency and microwave integrated circuits", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of california riverside": 1.0, "nanyang technological university": 1.0}}], "source": "ES"}, {"DBLP title": "Economizing TSV Resources in 3-D Network-on-Chip Design.", "DBLP authors": ["Ying Wang", "Yinhe Han", "Lei Zhang", "Binzhang Fu", "Cheng Liu", "Huawei Li", "Xiaowei Li"], "year": 2015, "MAG papers": [{"PaperId": 1983099350, "PaperTitle": "economizing tsv resources in 3 d network on chip design", "Year": 2015, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"chinese academy of sciences": 7.0}}], "source": "ES"}, {"DBLP title": "Demonstrating HW-SW Transient Error Mitigation on the Single-Chip Cloud Computer Data Plane.", "DBLP authors": ["Dimitrios Rodopoulos", "Antonis Papanikolaou", "Francky Catthoor", "Dimitrios Soudris"], "year": 2015, "MAG papers": [{"PaperId": 2018468186, "PaperTitle": "demonstrating hw sw transient error mitigation on the single chip cloud computer data plane", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"national technical university of athens": 3.0, "katholieke universiteit leuven": 1.0}}], "source": "ES"}, {"DBLP title": "Runtime Thermal Management for 3-D Chip-Multiprocessors With Hybrid SRAM/MRAM L2 Cache.", "DBLP authors": ["Seunghan Lee", "Kyungsu Kang", "Chong-Min Kyung"], "year": 2015, "MAG papers": [{"PaperId": 2048864063, "PaperTitle": "runtime thermal management for 3 d chip multiprocessors with hybrid sram mram l2 cache", "Year": 2015, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"samsung": 1.0, "kaist": 2.0}}], "source": "ES"}, {"DBLP title": "Super Fast Physics-Based Methodology for Accurate Memory Yield Prediction.", "DBLP authors": ["Rajiv V. Joshi", "Keunwoo Kim", "Rouwaida Kanj", "Ajay N. Bhoj", "Matthew M. Ziegler", "Phil Oldiges", "Pranita Kerber", "Robert Wong", "Terence Hook", "Sudesh Saroop", "Carl Radens", "Chun-Chen Yeh"], "year": 2015, "MAG papers": [{"PaperId": 1973398703, "PaperTitle": "super fast physics based methodology for accurate memory yield prediction", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"ibm": 11.0, "american university of beirut": 1.0}}], "source": "ES"}, {"DBLP title": "Aging-Aware Reliable Multiplier Design With Adaptive Hold Logic.", "DBLP authors": ["Ing-Chao Lin", "Yu-Hung Cho", "Yi-Ming Yang"], "year": 2015, "MAG papers": [{"PaperId": 2075144871, "PaperTitle": "aging aware reliable multiplier design with adaptive hold logic", "Year": 2015, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"national cheng kung university": 1.0}}], "source": "ES"}, {"DBLP title": "A 16-mW 8-Bit 1-GS/s Digital-Subranging ADC in 55-nm CMOS.", "DBLP authors": ["Yung-Hui Chung", "Jieh-Tsorng Wu"], "year": 2015, "MAG papers": [{"PaperId": 2138923007, "PaperTitle": "a 16 mw 8 bit 1 gs s digital subranging adc in 55 nm cmos", "Year": 2015, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"national taiwan university of science and technology": 1.0, "national chiao tung university": 1.0}}], "source": "ES"}, {"DBLP title": "Designing a SAR-Based All-Digital Delay-Locked Loop With Constant Acquisition Cycles Using a Resettable Delay Line.", "DBLP authors": ["Chia-Yu Yao", "Yung-Hsiang Ho", "Yi-Yao Chiu", "Rong-Jyi Yang"], "year": 2015, "MAG papers": [{"PaperId": 2044230919, "PaperTitle": "designing a sar based all digital delay locked loop with constant acquisition cycles using a resettable delay line", "Year": 2015, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"national taiwan university of science and technology": 3.0, "mediatek": 1.0}}], "source": "ES"}, {"DBLP title": "Parallel Thermal Analysis of 3-D Integrated Circuits With Liquid Cooling on CPU-GPU Platforms.", "DBLP authors": ["Xuexin Liu", "Kuangya Zhai", "Zao Liu", "Kai He", "Sheldon X.-D. Tan", "Wenjian Yu"], "year": 2015, "MAG papers": [{"PaperId": 2123097484, "PaperTitle": "parallel thermal analysis of 3 d integrated circuits with liquid cooling on cpu gpu platforms", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"tsinghua university": 2.0, "university of california riverside": 4.0}}], "source": "ES"}, {"DBLP title": "Resistive Open Faults Detectability Analysis and Implications for Testing Low Power Nanometric ICs.", "DBLP authors": ["Mohamed Tagelsir Mohammadat", "Noohul Basheer Zain Ali", "Fawnizu Azmadi Hussin", "Mark Zwolinski"], "year": 2015, "MAG papers": [{"PaperId": 2005483337, "PaperTitle": "resistive open faults detectability analysis and implications for testing low power nanometric ics", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of southampton": 1.0, "universiti teknologi petronas": 3.0}}], "source": "ES"}, {"DBLP title": "A Synergetic Use of Bloom Filters for Error Detection and Correction.", "DBLP authors": ["Pedro Reviriego", "Salvatore Pontarelli", "Juan Antonio Maestro", "Marco Ottavi"], "year": 2015, "MAG papers": [{"PaperId": 2077910768, "PaperTitle": "a synergetic use of bloom filters for error detection and correction", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of rome tor vergata": 1.0}}], "source": "ES"}, {"DBLP title": "An 11.5 Gb/s 1/4th Baud-Rate CTLE and Two-Tap DFE With Boosted High Frequency Gain in 110-nm CMOS.", "DBLP authors": ["Yong-Hun Kim", "Young-Ju Kim", "Tae-Ho Lee", "Lee-Sup Kim"], "year": 2015, "MAG papers": [{"PaperId": 2062637398, "PaperTitle": "an 11 5 gb s 1 4th baud rate ctle and two tap dfe with boosted high frequency gain in 110 nm cmos", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"kaist": 4.0}}], "source": "ES"}, {"DBLP title": "Skewed-Load Test Cubes Based on Functional Broadside Tests for a Low-Power Test Set.", "DBLP authors": ["Irith Pomeranz"], "year": 2015, "MAG papers": [{"PaperId": 1999788907, "PaperTitle": "skewed load test cubes based on functional broadside tests for a low power test set", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"purdue university": 1.0}}], "source": "ES"}, {"DBLP title": "A 3.6-mW 50-MHz PN Code Acquisition Filter via Statistical Error Compensation in 180-nm CMOS.", "DBLP authors": ["Eric P. Kim", "Daniel J. Baker", "Sriram Narayanan", "Naresh R. Shanbhag", "Douglas L. Jones"], "year": 2015, "MAG papers": [{"PaperId": 2013296811, "PaperTitle": "a 3 6 mw 50 mhz pn code acquisition filter via statistical error compensation in 180 nm cmos", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of illinois at urbana champaign": 5.0}}], "source": "ES"}, {"DBLP title": "Arithmetic-Based Binary-to-RNS Converter Modulo {2n\u00b1k} for jn-bit Dynamic Range.", "DBLP authors": ["Pedro Miguens Matutino", "Ricardo Chaves", "Leonel Sousa"], "year": 2015, "MAG papers": [], "source": null}, {"DBLP title": "Unipolar Logic Gates Based on Spatial Wave-Function Switched FETs.", "DBLP authors": ["Supriya Karmakar", "John A. Chandy", "Faquir C. Jain"], "year": 2015, "MAG papers": [{"PaperId": 2153469416, "PaperTitle": "unipolar logic gates based on spatial wave function switched fets", "Year": 2015, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of connecticut": 3.0}}], "source": "ES"}, {"DBLP title": "Asynchronous Domino Logic Pipeline Design Based on Constructed Critical Data Path.", "DBLP authors": ["Zhengfan Xia", "Masanori Hariyama", "Michitaka Kameyama"], "year": 2015, "MAG papers": [{"PaperId": 2050441939, "PaperTitle": "asynchronous domino logic pipeline design based on constructed critical data path", "Year": 2015, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"tohoku university": 3.0}}], "source": "ES"}, {"DBLP title": "Flexible Low Complexity Uniform and Nonuniform Digital Filter Banks With High Frequency Resolution for Multistandard Radios.", "DBLP authors": ["Abhishek Ambede", "Smitha K. G.", "A. Prasad Vinod"], "year": 2015, "MAG papers": [{"PaperId": 2052232450, "PaperTitle": "flexible low complexity uniform and nonuniform digital filter banks with high frequency resolution for multistandard radios", "Year": 2015, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"nanyang technological university": 3.0}}], "source": "ES"}, {"DBLP title": "Algorithm and Architecture for a Low-Power Content-Addressable Memory Based on Sparse Clustered Networks.", "DBLP authors": ["Hooman Jarollahi", "Vincent Gripon", "Naoya Onizawa", "Warren J. Gross"], "year": 2015, "MAG papers": [{"PaperId": 2062279934, "PaperTitle": "algorithm and architecture for a low power content addressable memory based on sparse clustered networks", "Year": 2015, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"ecole nationale superieure des telecommunications de bretagne": 1.0, "tohoku university": 1.0, "mcgill university": 2.0}}], "source": "ES"}, {"DBLP title": "A Low-Latency and Low-Power Hybrid Scheme for On-Chip Networks.", "DBLP authors": ["Guoyue Jiang", "Zhaolin Li", "Fang Wang", "Shaojun Wei"], "year": 2015, "MAG papers": [{"PaperId": 1965379144, "PaperTitle": "a low latency and low power hybrid scheme for on chip networks", "Year": 2015, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"tsinghua university": 4.0}}], "source": "ES"}, {"DBLP title": "An Inter/Intra-Chip Optical Network for Manycore Processors.", "DBLP authors": ["Xiaowen Wu", "Jiang Xu", "Yaoyao Ye", "Xuan Wang", "Mahdi Nikdast", "Zhehui Wang", "Zhe Wang"], "year": 2015, "MAG papers": [{"PaperId": 2070823312, "PaperTitle": "an inter intra chip optical network for manycore processors", "Year": 2015, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"university of hong kong": 7.0}}], "source": "ES"}, {"DBLP title": "A 65 nm Cryptographic Processor for High Speed Pairing Computation.", "DBLP authors": ["Jun Han", "Yang Li", "Zhiyi Yu", "Xiaoyang Zeng"], "year": 2015, "MAG papers": [{"PaperId": 2135119042, "PaperTitle": "a 65 nm cryptographic processor for high speed pairing computation", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"fudan university": 4.0}}], "source": "ES"}, {"DBLP title": "Randomized Multitopology Logic Against Differential Power Analysis.", "DBLP authors": ["Moshe Avital", "Hadar Dagan", "Osnat Keren", "Alexander Fish"], "year": 2015, "MAG papers": [{"PaperId": 1964808141, "PaperTitle": "randomized multitopology logic against differential power analysis", "Year": 2015, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"bar ilan university": 4.0}}], "source": "ES"}, {"DBLP title": "A Reconfigurable 2\u00d72.5\u00d73\u00d74\u00d7 SC DC-DC Regulator With Fixed On-Time Control for Transcutaneous Power Transmission.", "DBLP authors": ["Hoi Lee", "Zhe Hua", "Xiwen Zhang"], "year": 2015, "MAG papers": [], "source": null}, {"DBLP title": "Per-Core DVFS With Switched-Capacitor Converters for Energy Efficiency in Manycore Processors.", "DBLP authors": ["Ruzica Jevtic", "Hanh-Phuc Le", "Milovan Blagojevic", "Stevo Bailey", "Krste Asanovic", "Elad Alon", "Borivoje Nikolic"], "year": 2015, "MAG papers": [{"PaperId": 2138852229, "PaperTitle": "per core dvfs with switched capacitor converters for energy efficiency in manycore processors", "Year": 2015, "CitationCount": 37, "EstimatedCitation": 65, "Affiliations": {"university of california berkeley": 7.0}}], "source": "ES"}, {"DBLP title": "Leveraging Hotspots and Improving Chip Reliability via Carbon Nanotube Grid Thermal Structure.", "DBLP authors": ["Hao Liang", "Wei Zhang", "Jiale Huang", "Shengqi Yang", "Pallav Gupta"], "year": 2015, "MAG papers": [{"PaperId": 1978630061, "PaperTitle": "leveraging hotspots and improving chip reliability via carbon nanotube grid thermal structure", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"beijing university of technology": 1.0, "hong kong university of science and technology": 2.0, "intel": 1.0, "nvidia": 1.0}}], "source": "ES"}, {"DBLP title": "Impact of Bias Temperature Instability on Soft Error Susceptibility.", "DBLP authors": ["Daniele Rossi", "Martin Oma\u00f1a", "Cecilia Metra", "Alessandro Paccagnella"], "year": 2015, "MAG papers": [{"PaperId": 2042689564, "PaperTitle": "impact of bias temperature instability on soft error susceptibility", "Year": 2015, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"university of bologna": 3.0, "university of padua": 1.0}}], "source": "ES"}, {"DBLP title": "Architecture-Aware Analytical Yield Model for Read Access in Static Random Access Memory.", "DBLP authors": ["Heechai Kang", "Jisu Kim", "Hanwool Jeong", "Younghwi Yang", "Seong-Ook Jung"], "year": 2015, "MAG papers": [{"PaperId": 2123592628, "PaperTitle": "architecture aware analytical yield model for read access in static random access memory", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"yonsei university": 1.0}}], "source": "ES"}, {"DBLP title": "A Low-Jitter Cell-Based Digitally Controlled Oscillator With Differential Multiphase Outputs.", "DBLP authors": ["Ming-Chiuan Su", "Shyh-Jye Jou", "Wei-Zen Chen"], "year": 2015, "MAG papers": [{"PaperId": 2032224285, "PaperTitle": "a low jitter cell based digitally controlled oscillator with differential multiphase outputs", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"national chiao tung university": 3.0}}], "source": "ES"}, {"DBLP title": "Supply-Noise Interactions Among Submodules Inside a Charge-Pump PLL.", "DBLP authors": ["Bo Zhao", "Huazhong Yang"], "year": 2015, "MAG papers": [{"PaperId": 1983378137, "PaperTitle": "supply noise interactions among submodules inside a charge pump pll", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"tsinghua university": 2.0}}], "source": "ES"}, {"DBLP title": "Within-Die Delay Variation Measurement and Power Transient Analysis Using REBEL.", "DBLP authors": ["Fareena Saqib", "Dylan Ismari", "Charles Lamech", "Jim Plusquellic"], "year": 2015, "MAG papers": [{"PaperId": 2045862551, "PaperTitle": "within die delay variation measurement and power transient analysis using rebel", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"intel": 1.0, "university of new mexico": 3.0}}], "source": "ES"}, {"DBLP title": "A Digital Frequency Multiplication Technique for Energy Efficient Transmitters.", "DBLP authors": ["R. R. Manikandan", "Abhishek Kumar", "Bharadwaj Amrutur"], "year": 2015, "MAG papers": [{"PaperId": 2052789460, "PaperTitle": "a digital frequency multiplication technique for energy efficient transmitters", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"indian institute of science": 2.0, "indian institute of technology madras": 1.0}}], "source": "ES"}, {"DBLP title": "A Supply Voltage and Temperature Variation-Tolerant Relaxation Oscillator for Biomedical Systems Based on Dynamic Threshold and Switched Resistors.", "DBLP authors": ["Zhentao Xu", "Wei Wang", "Ning Ning", "Wei Meng Lim", "Yang Liu", "Qi Yu"], "year": 2015, "MAG papers": [{"PaperId": 2003336818, "PaperTitle": "a supply voltage and temperature variation tolerant relaxation oscillator for biomedical systems based on dynamic threshold and switched resistors", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of electronic science and technology of china": 5.0, "nanyang technological university": 1.0}}], "source": "ES"}, {"DBLP title": "A 2.5-Gb/s DLL-Based Burst-Mode Clock and Data Recovery Circuit With 4\u00d7 Oversampling.", "DBLP authors": ["Jung-Mao Lin", "Ching-Yuan Yang", "Hsin-Ming Wu"], "year": 2015, "MAG papers": [], "source": null}, {"DBLP title": "All Digital Energy Sensing for Minimum Energy Tracking.", "DBLP authors": ["Sagar Venkatesh Gubbi", "Bharadwaj Amrutur"], "year": 2015, "MAG papers": [{"PaperId": 2138692171, "PaperTitle": "all digital energy sensing for minimum energy tracking", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"indian institute of science": 2.0}}], "source": "ES"}, {"DBLP title": "Watermarking in Hard Intellectual Property for Pre-Fab and Post-Fab Verification.", "DBLP authors": ["Debasri Saha", "Susmita Sur-Kolay"], "year": 2015, "MAG papers": [{"PaperId": 2009258692, "PaperTitle": "watermarking in hard intellectual property for pre fab and post fab verification", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"information technology university": 1.0, "indian statistical institute": 1.0}}], "source": "ES"}, {"DBLP title": "Accelerating Scalar Conversion for Koblitz Curve Cryptoprocessors on Hardware Platforms.", "DBLP authors": ["Sujoy Sinha Roy", "Junfeng Fan", "Ingrid Verbauwhede"], "year": 2015, "MAG papers": [{"PaperId": 2089927003, "PaperTitle": "accelerating scalar conversion for koblitz curve cryptoprocessors on hardware platforms", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"katholieke universiteit leuven": 3.0}}], "source": "ES"}, {"DBLP title": "Obfuscating DSP Circuits via High-Level Transformations.", "DBLP authors": ["Yingjie Lao", "Keshab K. Parhi"], "year": 2015, "MAG papers": [{"PaperId": 2067937469, "PaperTitle": "obfuscating dsp circuits via high level transformations", "Year": 2015, "CitationCount": 56, "EstimatedCitation": 66, "Affiliations": {"university of minnesota": 2.0}}], "source": "ES"}, {"DBLP title": "SACCI: Scan-Based Characterization Through Clock Phase Sweep for Counterfeit Chip Detection.", "DBLP authors": ["Yu Zheng", "Xinmu Wang", "Swarup Bhunia"], "year": 2015, "MAG papers": [{"PaperId": 1995505545, "PaperTitle": "sacci scan based characterization through clock phase sweep for counterfeit chip detection", "Year": 2015, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"qualcomm": 1.0, "case western reserve university": 2.0}}], "source": "ES"}, {"DBLP title": "Revisiting Central Limit Theorem: Accurate Gaussian Random Number Generation in VLSI.", "DBLP authors": ["Jamshaid Sarwar Malik", "Ahmed Hemani", "Jameel Nawaz Malik", "Ben Slimane", "Nasirud Din Gohar"], "year": 2015, "MAG papers": [{"PaperId": 2093759883, "PaperTitle": "revisiting central limit theorem accurate gaussian random number generation in vlsi", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"royal institute of technology": 3.0, "national university of sciences and technology": 2.0}}], "source": "ES"}, {"DBLP title": "Range Unlimited Delay-Interleaving and -Recycling Clock Skew Compensation and Duty-Cycle Correction Circuit.", "DBLP authors": ["Yi-Ming Wang", "Shih-Nung Wei"], "year": 2015, "MAG papers": [{"PaperId": 1993409758, "PaperTitle": "range unlimited delay interleaving and recycling clock skew compensation and duty cycle correction circuit", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"national chung cheng university": 1.0, "national chi nan university": 1.0}}], "source": "ES"}, {"DBLP title": "Three-Dimensional Chips Can Be Cool: Thermal Study of VeSFET-Based 3-D Chips.", "DBLP authors": ["Xiang Qiu", "Malgorzata Marek-Sadowska", "Wojciech P. Maly"], "year": 2015, "MAG papers": [{"PaperId": 2085865037, "PaperTitle": "three dimensional chips can be cool thermal study of vesfet based 3 d chips", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"carnegie mellon university": 1.0, "university of california santa barbara": 2.0}}], "source": "ES"}, {"DBLP title": "Data Remapping for Static NUCA in Degradable Chip Multiprocessors.", "DBLP authors": ["Ying Wang", "Lei Zhang", "Yinhe Han", "Huawei Li", "Xiaowei Li"], "year": 2015, "MAG papers": [{"PaperId": 2036297401, "PaperTitle": "data remapping for static nuca in degradable chip multiprocessors", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"chinese academy of sciences": 5.0}}], "source": "ES"}, {"DBLP title": "Fine-Grained Fast Field-Programmable Gate Array Scrubbing.", "DBLP authors": ["Gabriel Luca Nazar", "Leonardo Pereira Santos", "Luigi Carro"], "year": 2015, "MAG papers": [{"PaperId": 2086186542, "PaperTitle": "fine grained fast field programmable gate array scrubbing", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"universidade federal do rio grande do sul": 2.0}}], "source": "ES"}, {"DBLP title": "An I/O Efficient Model Checking Algorithm for Large-Scale Systems.", "DBLP authors": ["Lijun Wu", "Huijia Huang", "Kaile Su", "Shaowei Cai", "Xiaosong Zhang"], "year": 2015, "MAG papers": [{"PaperId": 2024495265, "PaperTitle": "an i o efficient model checking algorithm for large scale systems", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of electronic science and technology of china": 3.0, "chinese academy of sciences": 1.0, "griffith university": 1.0}}, {"PaperId": 2915560659, "PaperTitle": "an i o efficient model checking algorithm for large scale systems", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Built-in Self-Calibration and Digital-Trim Technique for 14-Bit SAR ADCs Achieving \u00b11 LSB INL.", "DBLP authors": ["Shankar Thirunakkarasu", "Bertan Bakkaloglu"], "year": 2015, "MAG papers": [], "source": null}, {"DBLP title": "A 0.25-V 28-nW 58-dB Dynamic Range Asynchronous Delta Sigma Modulator in 130-nm Digital CMOS Process.", "DBLP authors": ["Luis Henrique de Carvalho Ferreira", "Sameer R. Sonkusale"], "year": 2015, "MAG papers": [{"PaperId": 1994062898, "PaperTitle": "a 0 25 v 28 nw 58 db dynamic range asynchronous delta sigma modulator in 130 nm digital cmos process", "Year": 2015, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"tufts university": 1.0, "information technology institute": 1.0}}], "source": "ES"}, {"DBLP title": "A New Efficiency-Improvement Low-Ripple Charge-Pump Boost Converter Using Adaptive Slope Generator With Hysteresis Voltage Comparison Techniques.", "DBLP authors": ["Yuh-Shyan Hwang", "Yi-Tsen Ku", "An Liu", "Chia-Hsuan Chen", "Jiann-Jong Chen"], "year": 2015, "MAG papers": [{"PaperId": 2026582395, "PaperTitle": "a new efficiency improvement low ripple charge pump boost converter using adaptive slope generator with hysteresis voltage comparison techniques", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"national taipei university of technology": 5.0}}], "source": "ES"}, {"DBLP title": "A 0.1-6.0-GHz Dual-Path SDR Transmitter Supporting Intraband Carrier Aggregation in 65-nm CMOS.", "DBLP authors": ["Yun Yin", "Baoyong Chi", "Zhigang Sun", "Xinwang Zhang", "Zhihua Wang"], "year": 2015, "MAG papers": [{"PaperId": 2015958486, "PaperTitle": "a 0 1 6 0 ghz dual path sdr transmitter supporting intraband carrier aggregation in 65 nm cmos", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"tsinghua university": 4.0}}], "source": "ES"}, {"DBLP title": "A 0.325 V, 600-kHz, 40-nm 72-kb 9T Subthreshold SRAM with Aligned Boosted Write Wordline and Negative Write Bitline Write-Assist.", "DBLP authors": ["Chien-Yu Lu", "Ching-Te Chuang", "Shyh-Jye Jou", "Ming-Hsien Tu", "Ya-Ping Wu", "Chung-Ping Huang", "Paul-Sen Kan", "Huan-Shun Huang", "Kuen-Di Lee", "Yung-Shin Kao"], "year": 2015, "MAG papers": [{"PaperId": 2086651097, "PaperTitle": "a 0 325 v 600 khz 40 nm 72 kb 9t subthreshold sram with aligned boosted write wordline and negative write bitline write assist", "Year": 2015, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"national chiao tung university": 3.0}}], "source": "ES"}, {"DBLP title": "Design of Efficient Content Addressable Memories in High-Performance FinFET Technology.", "DBLP authors": ["Debajit Bhattacharya", "Ajay N. Bhoj", "Niraj K. Jha"], "year": 2015, "MAG papers": [{"PaperId": 2068604888, "PaperTitle": "design of efficient content addressable memories in high performance finfet technology", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"princeton university": 3.0}}], "source": "ES"}, {"DBLP title": "A Class of SEC-DED-DAEC Codes Derived From Orthogonal Latin Square Codes.", "DBLP authors": ["Pedro Reviriego", "Salvatore Pontarelli", "Adrian Evans", "Juan Antonio Maestro"], "year": 2015, "MAG papers": [{"PaperId": 2067829530, "PaperTitle": "a class of sec ded daec codes derived from orthogonal latin square codes", "Year": 2015, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"university of rome tor vergata": 1.0}}], "source": "ES"}, {"DBLP title": "A Combined SDC-SDF Architecture for Normal I/O Pipelined Radix-2 FFT.", "DBLP authors": ["Ze-ke Wang", "Xue Liu", "Bingsheng He", "Feng Yu"], "year": 2015, "MAG papers": [{"PaperId": 2119329660, "PaperTitle": "a combined sdc sdf architecture for normal i o pipelined radix 2 fft", "Year": 2015, "CitationCount": 44, "EstimatedCitation": 72, "Affiliations": {"nanyang technological university": 1.0, "northeastern university": 1.0, "zhejiang university": 2.0}}], "source": "ES"}, {"DBLP title": "A Highly-Scalable Analog Equalizer Using a Tunable and Current-Reusable for 10-Gb/s I/O Links.", "DBLP authors": ["Yong Chen", "Pui-In Mak", "Yan Wang"], "year": 2015, "MAG papers": [{"PaperId": 2114187116, "PaperTitle": "a highly scalable analog equalizer using a tunable and current reusable for 10 gb s i o links", "Year": 2015, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"tsinghua university": 2.0, "university of macau": 1.0}}], "source": "ES"}, {"DBLP title": "A Low-Cost Low-Power All-Digital Spread-Spectrum Clock Generator.", "DBLP authors": ["Ching-Che Chung", "Duo Sheng", "Wei-Da Ho"], "year": 2015, "MAG papers": [{"PaperId": 2094813099, "PaperTitle": "a low cost low power all digital spread spectrum clock generator", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"national chung cheng university": 2.0, "fu jen catholic university": 1.0}}], "source": "ES"}, {"DBLP title": "A Forwarded Clock Receiver Based on Injection-Locked Oscillator With AC-Coupled Clock Multiplication Unit in 0.13~\u00b5m CMOS.", "DBLP authors": ["Young-Ju Kim", "Sang-Hye Chung", "Lee-Sup Kim"], "year": 2015, "MAG papers": [], "source": null}, {"DBLP title": "Supply Noise and Impedance of On-Chip Power Distribution Networks in ICs With Nonuniform Power Consumption and Interblock Decoupling Capacitors.", "DBLP authors": ["Josep Rius"], "year": 2015, "MAG papers": [{"PaperId": 2127158262, "PaperTitle": "supply noise and impedance of on chip power distribution networks in ics with nonuniform power consumption and interblock decoupling capacitors", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"polytechnic university of catalonia": 1.0}}], "source": "ES"}, {"DBLP title": "MAHA: An Energy-Efficient Malleable Hardware Accelerator for Data-Intensive Applications.", "DBLP authors": ["Somnath Paul", "Aswin Raghav Krishna", "Wenchao Qian", "Robert Karam", "Swarup Bhunia"], "year": 2015, "MAG papers": [{"PaperId": 2015558226, "PaperTitle": "maha an energy efficient malleable hardware accelerator for data intensive applications", "Year": 2015, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"intel": 1.0, "case western reserve university": 4.0}}], "source": "ES"}, {"DBLP title": "Joint Work and Voltage/Frequency Scaling for Quality-Optimized Dynamic Thermal Management.", "DBLP authors": ["Ali Mirtar", "Sujit Dey", "Anand Raghunathan"], "year": 2015, "MAG papers": [{"PaperId": 1986308646, "PaperTitle": "joint work and voltage frequency scaling for quality optimized dynamic thermal management", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of california san diego": 2.0, "purdue university": 1.0}}], "source": "ES"}, {"DBLP title": "Modeling and Detection of Hotspot in Shaded Photovoltaic Cells.", "DBLP authors": ["Daniele Rossi", "Martin Oma\u00f1a", "Daniele Giaffreda", "Cecilia Metra"], "year": 2015, "MAG papers": [{"PaperId": 2084319745, "PaperTitle": "modeling and detection of hotspot in shaded photovoltaic cells", "Year": 2015, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {"university of bologna": 4.0}}], "source": "ES"}, {"DBLP title": "Eleven Ways to Boost Your Synchronizer.", "DBLP authors": ["Salomon Beer", "Ran Ginosar"], "year": 2015, "MAG papers": [{"PaperId": 2047779031, "PaperTitle": "eleven ways to boost your synchronizer", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"technion israel institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Scan Test Bandwidth Management for Ultralarge-Scale System-on-Chip Architectures.", "DBLP authors": ["Wu-Tung Cheng", "Yan Dong", "Grady Giles", "Yu Huang", "Jakub Janicki", "Mark Kassab", "Grzegorz Mrugalski", "Nilanjan Mukherjee", "Janusz Rajski", "Jerzy Tyszer"], "year": 2015, "MAG papers": [{"PaperId": 1978869809, "PaperTitle": "scan test bandwidth management for ultralarge scale system on chip architectures", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"mentor graphics": 6.0, "poznan university of technology": 2.0, "advanced micro devices": 2.0}}], "source": "ES"}, {"DBLP title": "Low-Power Programmable PRPG With Test Compression Capabilities.", "DBLP authors": ["Michal Filipek", "Grzegorz Mrugalski", "Nilanjan Mukherjee", "Benoit Nadeau-Dostie", "Janusz Rajski", "Jedrzej Solecki", "Jerzy Tyszer"], "year": 2015, "MAG papers": [{"PaperId": 2063461655, "PaperTitle": "low power programmable prpg with test compression capabilities", "Year": 2015, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"mentor graphics": 4.0, "poznan university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Runtime Adaptive Circuit Switching and Flow Priority in NoC-Based MPSoCs.", "DBLP authors": ["Marcelo Ruaro", "Everton Alceu Carara", "Fernando Gehm Moraes"], "year": 2015, "MAG papers": [{"PaperId": 2061690691, "PaperTitle": "runtime adaptive circuit switching and flow priority in noc based mpsocs", "Year": 2015, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"universidade federal de santa maria": 1.0, "university of rio grande": 2.0}}], "source": "ES"}, {"DBLP title": "An STM-16 Frame Termination VLSI With 2.5-Gb/s/Pin Input/Output Buffers: High-Speed and Low-Power Multi-\ud835\udd4dDD CMOS/SIMOX Techniques.", "DBLP authors": ["Nobutaro Shibata", "Yusuke Ohtomo", "Mika Nishisaka", "Yasuhiro Sato"], "year": 2015, "MAG papers": [], "source": null}, {"DBLP title": "Power and Bandwidth Scalable 10-b 30-MS/s SAR ADC.", "DBLP authors": ["Byung-Geun Lee"], "year": 2015, "MAG papers": [{"PaperId": 1984799911, "PaperTitle": "power and bandwidth scalable 10 b 30 ms s sar adc", "Year": 2015, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"gwangju institute of science and technology": 1.0}}], "source": "ES"}, {"DBLP title": "A Sub-mW, Ultra-Low-Voltage, Wideband Low-Noise Amplifier Design Technique.", "DBLP authors": ["Mahdi Parvizi", "Karim Allidina", "Mourad N. El-Gamal"], "year": 2015, "MAG papers": [{"PaperId": 1978112103, "PaperTitle": "a sub mw ultra low voltage wideband low noise amplifier design technique", "Year": 2015, "CitationCount": 60, "EstimatedCitation": 95, "Affiliations": {"mcgill university": 3.0}}], "source": "ES"}, {"DBLP title": "High-Frequency CMOS Active Inductor: Design Methodology and Noise Analysis.", "DBLP authors": ["Domenico Zito", "Domenico Pepe", "Alessandro Fonte"], "year": 2015, "MAG papers": [{"PaperId": 2072941002, "PaperTitle": "high frequency cmos active inductor design methodology and noise analysis", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"tyndall national institute": 1.0, "university of pisa": 1.0, "university college cork": 1.0}}], "source": "ES"}, {"DBLP title": "Frequency-Tuning Negative-Conductance Boosted Structure and Applications for Low-Voltage Low-Power Wide-Tuning-Range VCO.", "DBLP authors": ["To-Po Wang", "Shih-Yu Wang"], "year": 2015, "MAG papers": [{"PaperId": 2050604599, "PaperTitle": "frequency tuning negative conductance boosted structure and applications for low voltage low power wide tuning range vco", "Year": 2015, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"national taipei university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "A CMOS PWM Transceiver Using Self-Referenced Edge Detection.", "DBLP authors": ["Kiichi Niitsu", "Yusuke Osawa", "Naohiro Harigai", "Daiki Hirabayashi", "Osamu Kobayashi", "Takahiro J. Yamaguchi", "Haruo Kobayashi"], "year": 2015, "MAG papers": [{"PaperId": 2146979290, "PaperTitle": "a cmos pwm transceiver using self referenced edge detection", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"gunma university": 4.0, "nagoya university": 1.0}}], "source": "ES"}, {"DBLP title": "An Efficient VLSI Architecture of a Reconfigurable Pulse-Shaping FIR Interpolation.", "DBLP authors": ["Indranil Hatai", "Indrajit Chakrabarti", "Swapna Banerjee"], "year": 2015, "MAG papers": [{"PaperId": 1883708058, "PaperTitle": "an efficient vlsi architecture of a reconfigurable pulse shaping fir interpolation", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"indian institute of technology kharagpur": 3.0}}], "source": "ES"}, {"DBLP title": "A Fast Transient Response Flying-Capacitor Buck-Boost Converter Utilizing Pseudocurrent Dynamic Acceleration Techniques.", "DBLP authors": ["Yuh-Shyan Hwang", "An Liu", "Yi-Tsen Ku", "Yuan-Bo Chang", "Jiann-Jong Chen"], "year": 2015, "MAG papers": [{"PaperId": 1824018363, "PaperTitle": "a fast transient response flying capacitor buck boost converter utilizing pseudocurrent dynamic acceleration techniques", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"national taipei university of technology": 5.0}}], "source": "ES"}, {"DBLP title": "On the Nonvolatile Performance of Flip-Flop/SRAM Cells With a Single MTJ.", "DBLP authors": ["Ke Chen", "Jie Han", "Fabrizio Lombardi"], "year": 2015, "MAG papers": [{"PaperId": 2032285114, "PaperTitle": "on the nonvolatile performance of flip flop sram cells with a single mtj", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"northeastern university": 2.0, "university of alberta": 1.0}}], "source": "ES"}, {"DBLP title": "True-Damage-Aware Enumerative Coding for Improving nand Flash Memory Endurance.", "DBLP authors": ["Jiangpeng Li", "Kai Zhao", "Jun Ma", "Tong Zhang"], "year": 2015, "MAG papers": [{"PaperId": 1975809804, "PaperTitle": "true damage aware enumerative coding for improving nand flash memory endurance", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"shanghai jiao tong university": 2.0, "rensselaer polytechnic institute": 2.0}}], "source": "ES"}, {"DBLP title": "Read Performance: The Newest Barrier in Scaled STT-RAM.", "DBLP authors": ["Yaojun Zhang", "Yong Li", "Zhenyu Sun", "Hai Li", "Yiran Chen", "Alex K. Jones"], "year": 2015, "MAG papers": [{"PaperId": 2084486220, "PaperTitle": "read performance the newest barrier in scaled stt ram", "Year": 2015, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"university of pittsburgh": 6.0}}], "source": "ES"}, {"DBLP title": "Demystifying Iddq Data With Process Variation for Automatic Chip Classification.", "DBLP authors": ["Chia-Ling Lynn Chang", "Charles H.-P. Wen"], "year": 2015, "MAG papers": [{"PaperId": 2121399123, "PaperTitle": "demystifying iddq data with process variation for automatic chip classification", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"national chiao tung university": 2.0}}], "source": "ES"}, {"DBLP title": "Energy-Efficient Approximate Multiplication for Digital Signal Processing and Classification Applications.", "DBLP authors": ["Srinivasan Narayanamoorthy", "Hadi Asghari Moghaddam", "Zhenhong Liu", "Taejoon Park", "Nam Sung Kim"], "year": 2015, "MAG papers": [{"PaperId": 2065359960, "PaperTitle": "energy efficient approximate multiplication for digital signal processing and classification applications", "Year": 2015, "CitationCount": 74, "EstimatedCitation": 137, "Affiliations": {"daegu gyeongbuk institute of science and technology": 1.0, "university of wisconsin madison": 4.0}}], "source": "ES"}, {"DBLP title": "Scan Chain Masking for Diagnosis of Multiple Chain Failures in a Space Compaction Environment.", "DBLP authors": ["Subhadip Kundu", "Santanu Chattopadhyay", "Indranil Sengupta", "Rohit Kapur"], "year": 2015, "MAG papers": [{"PaperId": 1981069199, "PaperTitle": "scan chain masking for diagnosis of multiple chain failures in a space compaction environment", "Year": 2015, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"synopsys": 2.0, "indian institute of technology kharagpur": 2.0}}], "source": "ES"}, {"DBLP title": "TM-RF: Aging-Aware Power-Efficient Register File Design for Modern Microprocessors.", "DBLP authors": ["Na Gong", "Jinhui Wang", "Shixiong Jiang", "Ramalingam Sridhar"], "year": 2015, "MAG papers": [{"PaperId": 2021651623, "PaperTitle": "tm rf aging aware power efficient register file design for modern microprocessors", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"beijing university of technology": 1.0, "university at buffalo": 2.0, "north dakota state university": 1.0}}], "source": "ES"}, {"DBLP title": "A Fault Detection and Tolerance Architecture for Post-Silicon Skew Tuning.", "DBLP authors": ["Mac Y. C. Kao", "Kun-Ting Tsai", "Shih-Chieh Chang"], "year": 2015, "MAG papers": [{"PaperId": 1998858993, "PaperTitle": "a fault detection and tolerance architecture for post silicon skew tuning", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"national tsing hua university": 3.0}}], "source": "ES"}, {"DBLP title": "PAQCS: Physical Design-Aware Fault-Tolerant Quantum Circuit Synthesis.", "DBLP authors": ["Chia-Chun Lin", "Susmita Sur-Kolay", "Niraj K. Jha"], "year": 2015, "MAG papers": [{"PaperId": 2009172151, "PaperTitle": "paqcs physical design aware fault tolerant quantum circuit synthesis", "Year": 2015, "CitationCount": 44, "EstimatedCitation": 44, "Affiliations": {"synopsys": 1.0, "princeton university": 1.0, "indian statistical institute": 1.0}}], "source": "ES"}, {"DBLP title": "An MPCN-Based BCH Codec Architecture With Arbitrary Error Correcting Capability.", "DBLP authors": ["Chi-Heng Yang", "Yi-Min Lin", "Hsie-Chia Chang", "Chen-Yi Lee"], "year": 2015, "MAG papers": [{"PaperId": 1994828163, "PaperTitle": "an mpcn based bch codec architecture with arbitrary error correcting capability", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"national chiao tung university": 4.0}}], "source": "ES"}, {"DBLP title": "An Efficient SRAM Yield Analysis and Optimization Method With Adaptive Online Surrogate Modeling.", "DBLP authors": ["Jian Yao", "Zuochang Ye", "Yan Wang"], "year": 2015, "MAG papers": [{"PaperId": 2092101442, "PaperTitle": "an efficient sram yield analysis and optimization method with adaptive online surrogate modeling", "Year": 2015, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"tsinghua university": 3.0}}], "source": "ES"}, {"DBLP title": "CACTI-IO: CACTI With OFF-Chip Power-Area-Timing Models.", "DBLP authors": ["Norman P. Jouppi", "Andrew B. Kahng", "Naveen Muralimanohar", "Vaishnav Srinivas"], "year": 2015, "MAG papers": [{"PaperId": 2095076490, "PaperTitle": "cacti io cacti with off chip power area timing models", "Year": 2015, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"university of california san diego": 2.0, "google": 1.0, "hewlett packard": 1.0}}], "source": "ES"}, {"DBLP title": "New Analytic Model of Coupling and Substrate Capacitance in Nanometer Technologies.", "DBLP authors": ["Gholamreza Shomalnasab", "Lihong Zhang"], "year": 2015, "MAG papers": [{"PaperId": 2032888474, "PaperTitle": "new analytic model of coupling and substrate capacitance in nanometer technologies", "Year": 2015, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"memorial university of newfoundland": 2.0}}], "source": "ES"}, {"DBLP title": "A 110-nm CMOS 0.7-V Input Transient-Enhanced Digital Low-Dropout Regulator With 99.98% Current Efficiency at 80-mA Load.", "DBLP authors": ["Tak-Jun Oh", "In-Chul Hwang"], "year": 2015, "MAG papers": [{"PaperId": 2038551933, "PaperTitle": "a 110 nm cmos 0 7 v input transient enhanced digital low dropout regulator with 99 98 current efficiency at 80 ma load", "Year": 2015, "CitationCount": 39, "EstimatedCitation": 54, "Affiliations": {"kangwon national university": 2.0}}], "source": "ES"}, {"DBLP title": "Multicore SIMD ASIP for Next-Generation Sequencing and Alignment Biochip Platforms.", "DBLP authors": ["Nuno Neves", "Nuno Sebasti\u00e3o", "David Martins de Matos", "Pedro Tom\u00e1s", "Paulo F. Flores", "Nuno Roma"], "year": 2015, "MAG papers": [{"PaperId": 2028431438, "PaperTitle": "multicore simd asip for next generation sequencing and alignment biochip platforms", "Year": 2015, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"instituto superior tecnico": 6.0}}], "source": "ES"}, {"DBLP title": "An 8-bit 0.35-V 5.04-fJ/Conversion-Step SAR ADC With Background Self-Calibration of Comparator Offset.", "DBLP authors": ["Taimur Gibran Rabuske", "Fabio Alex Rabuske", "Jorge R. Fernandes", "Cesar Ramos Rodrigues"], "year": 2015, "MAG papers": [{"PaperId": 2031429207, "PaperTitle": "an 8 bit 0 35 v 5 04 fj conversion step sar adc with background self calibration of comparator offset", "Year": 2015, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"universidade federal de santa maria": 1.0, "instituto superior tecnico": 3.0}}], "source": "ES"}, {"DBLP title": "A Holistic Analysis of Circuit Performance Variations in 3-D ICs With Thermal and TSV-Induced Stress Considerations.", "DBLP authors": ["Sravan K. Marella", "Sachin S. Sapatnekar"], "year": 2015, "MAG papers": [{"PaperId": 2029558675, "PaperTitle": "a holistic analysis of circuit performance variations in 3 d ics with thermal and tsv induced stress considerations", "Year": 2015, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"university of minnesota": 2.0}}], "source": "ES"}, {"DBLP title": "On the Efficacy of Through-Silicon-Via Inductors.", "DBLP authors": ["Umamaheswara Rao Tida", "Rongbo Yang", "Cheng Zhuo", "Yiyu Shi"], "year": 2015, "MAG papers": [{"PaperId": 2091487568, "PaperTitle": "on the efficacy of through silicon via inductors", "Year": 2015, "CitationCount": 30, "EstimatedCitation": 55, "Affiliations": {"missouri university of science and technology": 3.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "Direct Period Synthesis for Achieving Sub-PPM Frequency Resolution Through Time Average Frequency: The Principle, The Experimental Demonstration, and Its Application in Digital Communication.", "DBLP authors": ["Liming Xiu"], "year": 2015, "MAG papers": [{"PaperId": 2059016952, "PaperTitle": "direct period synthesis for achieving sub ppm frequency resolution through time average frequency the principle the experimental demonstration and its application in digital communication", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Background Digital Calibration of Comparator Offsets in Pipeline ADCs.", "DBLP authors": ["Antonio Jose Gin\u00e9s", "Eduardo J. Peral\u00edas", "Adoraci\u00f3n Rueda"], "year": 2015, "MAG papers": [{"PaperId": 1990311738, "PaperTitle": "background digital calibration of comparator offsets in pipeline adcs", "Year": 2015, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"spanish national research council": 3.0}}], "source": "ES"}, {"DBLP title": "A High-Performance On-Chip Bus (MSBUS) Design and Verification.", "DBLP authors": ["Xiaokun Yang", "Jean H. Andrian"], "year": 2015, "MAG papers": [{"PaperId": 2143968372, "PaperTitle": "a high performance on chip bus msbus design and verification", "Year": 2015, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"florida international university": 1.0, "advanced micro devices": 1.0}}], "source": "ES"}, {"DBLP title": "VLSI Design for SVM-Based Speaker Verification System.", "DBLP authors": ["Jia-Ching Wang", "Li-Xun Lian", "Yan-Yu Lin", "Jia Hao Zhao"], "year": 2015, "MAG papers": [{"PaperId": 1999641871, "PaperTitle": "vlsi design for svm based speaker verification system", "Year": 2015, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"national central university": 4.0}}], "source": "ES"}, {"DBLP title": "A Ring-Oscillator-Based Reliability Monitor for Isolated Measurement of NBTI and PBTI in High-k/Metal Gate Technology.", "DBLP authors": ["Tony Tae-Hyoung Kim", "Pong-Fei Lu", "Keith A. Jenkins", "Chris H. Kim"], "year": 2015, "MAG papers": [{"PaperId": 2076406548, "PaperTitle": "a ring oscillator based reliability monitor for isolated measurement of nbti and pbti in high k metal gate technology", "Year": 2015, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"university of minnesota": 1.0, "ibm": 3.0}}], "source": "ES"}, {"DBLP title": "Design and Analysis of Highly Energy/Area-Efficient Multiported Register Files With Read Word-Line Sharing Strategy in 65-nm CMOS Process.", "DBLP authors": ["Xiaoyang Zeng", "Yi Li", "Yuejun Zhang", "Shujie Tan", "Jun Han", "Xingxing Zhang", "Zhang Zhang", "Xu Cheng", "Zhiyi Yu"], "year": 2015, "MAG papers": [{"PaperId": 2043036921, "PaperTitle": "design and analysis of highly energy area efficient multiported register files with read word line sharing strategy in 65 nm cmos process", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"fudan university": 8.0, "ningbo university": 1.0}}], "source": "ES"}, {"DBLP title": "Trip-Point Bit-Line Precharge Sensing Scheme for Single-Ended SRAM.", "DBLP authors": ["Hanwool Jeong", "Taewon Kim", "Taejoong Song", "Gyu-Hong Kim", "Seong-Ook Jung"], "year": 2015, "MAG papers": [{"PaperId": 1983735574, "PaperTitle": "trip point bit line precharge sensing scheme for single ended sram", "Year": 2015, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"yonsei university": 3.0, "samsung": 2.0}}], "source": "ES"}, {"DBLP title": "A Semiblind Digital-Domain Calibration of Pipelined A/D Converters via Convex Optimization.", "DBLP authors": ["Jintae Kim", "Minjae Lee"], "year": 2015, "MAG papers": [{"PaperId": 2007677182, "PaperTitle": "a semiblind digital domain calibration of pipelined a d converters via convex optimization", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"gwangju institute of science and technology": 1.0, "konkuk university": 1.0}}], "source": "ES"}, {"DBLP title": "Design of Adiabatic Dynamic Differential Logic for DPA-Resistant Secure Integrated Circuits.", "DBLP authors": ["Matthew A. Morrison", "Nagarajan Ranganathan", "Jay Ligatti"], "year": 2015, "MAG papers": [{"PaperId": 1996637381, "PaperTitle": "design of adiabatic dynamic differential logic for dpa resistant secure integrated circuits", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of mississippi": 1.0, "university of south florida": 2.0}}], "source": "ES"}, {"DBLP title": "Novel Self-Body-Biasing and Statistical Design for Near-Threshold Circuits With Ultra Energy-Efficient AES as Case Study.", "DBLP authors": ["Wenfeng Zhao", "Yajun Ha", "Massimo Alioto"], "year": 2015, "MAG papers": [{"PaperId": 2008913623, "PaperTitle": "novel self body biasing and statistical design for near threshold circuits with ultra energy efficient aes as case study", "Year": 2015, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"national university of singapore": 2.0, "agency for science technology and research": 1.0}}], "source": "ES"}, {"DBLP title": "Power-Adaptive Computing System Design for Solar-Energy-Powered Embedded Systems.", "DBLP authors": ["Qiang Liu", "Terrence S. T. Mak", "Tao Zhang", "Xinyu Niu", "Wayne Luk", "Alex Yakovlev"], "year": 2015, "MAG papers": [{"PaperId": 1989982885, "PaperTitle": "power adaptive computing system design for solar energy powered embedded systems", "Year": 2015, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"imperial college london": 2.0, "tianjin university": 2.0, "the chinese university of hong kong": 1.0, "newcastle university": 1.0}}], "source": "ES"}, {"DBLP title": "High-Density RAM/ROM Macros Using CMOS Gate-Array Base Cells: Hierarchical Verification Technique for Reducing Design Cost.", "DBLP authors": ["Nobutaro Shibata", "Yoshinori Gotoh"], "year": 2015, "MAG papers": [{"PaperId": 2078837501, "PaperTitle": "high density ram rom macros using cmos gate array base cells hierarchical verification technique for reducing design cost", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A Silicon-Level Countermeasure Against Fault Sensitivity Analysis and Its Evaluation.", "DBLP authors": ["Sho Endo", "Yang Li", "Naofumi Homma", "Kazuo Sakiyama", "Kazuo Ohta", "Daisuke Fujimoto", "Makoto Nagata", "Toshihiro Katashita", "Jean-Luc Danger", "Takafumi Aoki"], "year": 2015, "MAG papers": [{"PaperId": 2009692273, "PaperTitle": "a silicon level countermeasure against fault sensitivity analysis and its evaluation", "Year": 2015, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"telecom paristech": 1.0, "kobe university": 2.0, "national institute of advanced industrial science and technology": 1.0, "tohoku university": 3.0, "university of electro communications": 3.0}}], "source": "ES"}, {"DBLP title": "Majority-Based Test Access Mechanism for Parallel Testing of Multiple Identical Cores.", "DBLP authors": ["Taewoo Han", "Inhyuk Choi", "Sungho Kang"], "year": 2015, "MAG papers": [{"PaperId": 2063737207, "PaperTitle": "majority based test access mechanism for parallel testing of multiple identical cores", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"yonsei university": 3.0}}], "source": "ES"}, {"DBLP title": "A Low-Complexity Multiple Error Correcting Architecture Using Novel Cross Parity Codes Over GF(2m).", "DBLP authors": ["Mahesh Poolakkaparambil", "Jimson Mathew", "Abusaleh M. Jabir", "Dhiraj K. Pradhan"], "year": 2015, "MAG papers": [], "source": null}, {"DBLP title": "Overcoming Computational Errors in Sensing Platforms Through Embedded Machine-Learning Kernels.", "DBLP authors": ["Zhuo Wang", "Kyong-Ho Lee", "Naveen Verma"], "year": 2015, "MAG papers": [{"PaperId": 2020192881, "PaperTitle": "overcoming computational errors in sensing platforms through embedded machine learning kernels", "Year": 2015, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"princeton university": 3.0}}], "source": "ES"}, {"DBLP title": "A Parallel Digital VLSI Architecture for Integrated Support Vector Machine Training and Classification.", "DBLP authors": ["Qian Wang", "Peng Li", "Yongtae Kim"], "year": 2015, "MAG papers": [{"PaperId": 2031158635, "PaperTitle": "a parallel digital vlsi architecture for integrated support vector machine training and classification", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"texas a m university": 3.0}}], "source": "ES"}, {"DBLP title": "A Modular Shared L2 Memory Design for 3-D Integration.", "DBLP authors": ["Erfan Azarkhish", "Davide Rossi", "Igor Loi", "Luca Benini"], "year": 2015, "MAG papers": [{"PaperId": 2073300972, "PaperTitle": "a modular shared l2 memory design for 3 d integration", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of bologna": 4.0}}], "source": "ES"}, {"DBLP title": "Simulation Methodology and Evaluation of Through Silicon Via (TSV)-FinFET Noise Coupling in 3-D Integrated Circuits.", "DBLP authors": ["Brad D. Gaynor", "Soha Hassoun"], "year": 2015, "MAG papers": [{"PaperId": 2004199989, "PaperTitle": "simulation methodology and evaluation of through silicon via tsv finfet noise coupling in 3 d integrated circuits", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"tufts university": 2.0}}], "source": "ES"}, {"DBLP title": "An Energy-Efficient All-Digital Time-Domain-Based CMOS Temperature Sensor for SoC Thermal Management.", "DBLP authors": ["Young-Jae An", "Dong-Hoon Jung", "Kyungho Ryu", "Seung-Han Woo", "Seong-Ook Jung"], "year": 2015, "MAG papers": [{"PaperId": 2067558307, "PaperTitle": "an energy efficient all digital time domain based cmos temperature sensor for soc thermal management", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"yonsei university": 5.0}}], "source": "ES"}, {"DBLP title": "Ultralow-Voltage High-Speed Flash ADC Design Strategy Based on FoM-Delay Product.", "DBLP authors": ["James Lin", "Ibuki Mano", "Masaya Miyahara", "Akira Matsuzawa"], "year": 2015, "MAG papers": [{"PaperId": 1972728699, "PaperTitle": "ultralow voltage high speed flash adc design strategy based on fom delay product", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"tokyo institute of technology": 4.0}}], "source": "ES"}, {"DBLP title": "An 80\u00d7 Analog-Implemented Time-Difference Amplifier for Delay-Line-Based Coarse-Fine Time-to-Digital Converters in 0.18-\u00b5m CMOS.", "DBLP authors": ["Horng-Yuan Shih", "Sheng-Kai Lin", "Po-Shun Liao"], "year": 2015, "MAG papers": [], "source": null}, {"DBLP title": "Period Jitter of Frequency-Locked Loops.", "DBLP authors": ["Archit Joshi"], "year": 2015, "MAG papers": [{"PaperId": 2039316523, "PaperTitle": "period jitter of frequency locked loops", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"stmicroelectronics": 1.0}}], "source": "ES"}, {"DBLP title": "A Sub-kT/q Voltage Reference Operating at 150 mV.", "DBLP authors": ["Domenico Albano", "Felice Crupi", "Francesca Cucchi", "Giuseppe Iannaccone"], "year": 2015, "MAG papers": [], "source": null}, {"DBLP title": "Optimization of Overdrive Signoff in High-Performance and Low-Power ICs.", "DBLP authors": ["Tuck-Boon Chan", "Andrew B. Kahng", "Jiajia Li", "Siddhartha Nath", "Bongil Park"], "year": 2015, "MAG papers": [{"PaperId": 2061116156, "PaperTitle": "optimization of overdrive signoff in high performance and low power ics", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of california san diego": 4.0, "samsung": 1.0}}], "source": "ES"}, {"DBLP title": "A Fully Digital ASK Demodulator With Digital Calibration for Bioimplantable Devices.", "DBLP authors": ["Mohammad Kafi Kangi", "Mohammad Maymandi-Nejad", "Mahshid Nasserian"], "year": 2015, "MAG papers": [{"PaperId": 2023159518, "PaperTitle": "a fully digital ask demodulator with digital calibration for bioimplantable devices", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"ferdowsi university of mashhad": 3.0}}], "source": "ES"}, {"DBLP title": "A Fault-Tolerant Technique Using Quadded Logic and Quadded Transistors.", "DBLP authors": ["Jie Han", "Eugene Leung", "Leibo Liu", "Fabrizio Lombardi"], "year": 2015, "MAG papers": [{"PaperId": 1995607470, "PaperTitle": "a fault tolerant technique using quadded logic and quadded transistors", "Year": 2015, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"northeastern university": 1.0, "university of alberta": 2.0}}], "source": "ES"}, {"DBLP title": "Online Fault Tolerance Technique for TSV-Based 3-D-IC.", "DBLP authors": ["Yi Zhao", "S. Saqib Khursheed", "Bashir M. Al-Hashimi"], "year": 2015, "MAG papers": [{"PaperId": 1998234398, "PaperTitle": "online fault tolerance technique for tsv based 3 d ic", "Year": 2015, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"university of southampton": 2.0, "university of liverpool": 1.0}}], "source": "ES"}, {"DBLP title": "A 1.2-V 450-\u03bcW Gm-C Bluetooth Channel Filter Using a Novel Gain-Boosted Tunable Transconductor.", "DBLP authors": ["Trinidad Sanchez-Rodriguez", "Juan Antonio G\u00f3mez Gal\u00e1n", "Ram\u00f3n Gonz\u00e1lez Carvajal", "Manuel Sanchez-Raya", "Fernando Mu\u00f1oz", "Jaime Ram\u00edrez-Angulo"], "year": 2015, "MAG papers": [], "source": null}, {"DBLP title": "Dynamic Statistical-Timing-Analysis-Based VLSI Path Delay Test Pattern Generation.", "DBLP authors": ["Bao Liu", "Lu Wang"], "year": 2015, "MAG papers": [{"PaperId": 2072873079, "PaperTitle": "dynamic statistical timing analysis based vlsi path delay test pattern generation", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of texas at san antonio": 2.0}}], "source": "ES"}, {"DBLP title": "High-Performance Low-Power Carry Speculative Addition With Variable Latency.", "DBLP authors": ["Ing-Chao Lin", "Yi-Ming Yang", "Cheng-Chian Lin"], "year": 2015, "MAG papers": [{"PaperId": 1979504894, "PaperTitle": "high performance low power carry speculative addition with variable latency", "Year": 2015, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"national cheng kung university": 2.0}}], "source": "ES"}, {"DBLP title": "Dynamic Wear Leveling for Phase-Change Memories With Endurance Variations.", "DBLP authors": ["Joosung Yun", "Sunggu Lee", "Sungjoo Yoo"], "year": 2015, "MAG papers": [{"PaperId": 1985263063, "PaperTitle": "dynamic wear leveling for phase change memories with endurance variations", "Year": 2015, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"pohang university of science and technology": 3.0}}], "source": "ES"}, {"DBLP title": "McPAT-PVT: Delay and Power Modeling Framework for FinFET Processor Architectures Under PVT Variations.", "DBLP authors": ["Aoxiang Tang", "Yang Yang", "Chun-Yi Lee", "Niraj K. Jha"], "year": 2015, "MAG papers": [{"PaperId": 2076652033, "PaperTitle": "mcpat pvt delay and power modeling framework for finfet processor architectures under pvt variations", "Year": 2015, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"princeton university": 4.0}}], "source": "ES"}, {"DBLP title": "Soft-Error-Tolerant Design Methodology for Balancing Performance, Power, and Reliability.", "DBLP authors": ["Hsuan-Ming Chou", "Ming-Yi Hsiao", "Yi-Chiao Chen", "Keng-Hao Yang", "Jean Tsao", "Chiao-Ling Lung", "Shih-Chieh Chang", "Wen-Ben Jone", "Tien-Fu Chen"], "year": 2015, "MAG papers": [{"PaperId": 2060447964, "PaperTitle": "soft error tolerant design methodology for balancing performance power and reliability", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"national tsing hua university": 4.0, "industrial technology research institute": 1.0, "national chiao tung university": 2.0, "university of southern california": 1.0, "university of cincinnati": 1.0}}], "source": "ES"}, {"DBLP title": "Joint Profit and Process Variation Aware High Level Synthesis With Speed Binning.", "DBLP authors": ["Mengying Zhao", "Alex Orailoglu", "Chun Jason Xue"], "year": 2015, "MAG papers": [{"PaperId": 2066539969, "PaperTitle": "joint profit and process variation aware high level synthesis with speed binning", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"city university of hong kong": 2.0, "university of california san diego": 1.0}}], "source": "ES"}, {"DBLP title": "A Resistor-Based Sub-1-V CMOS Smart Temperature Sensor for VLSI Thermal Management.", "DBLP authors": ["Xian Tang", "Wai Tung Ng", "Kong-Pang Pun"], "year": 2015, "MAG papers": [{"PaperId": 1992137999, "PaperTitle": "a resistor based sub 1 v cmos smart temperature sensor for vlsi thermal management", "Year": 2015, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"university of toronto": 1.0, "the chinese university of hong kong": 2.0}}], "source": "ES"}, {"DBLP title": "CPU Architecture Based on a Hardware Scheduler and Independent Pipeline Registers.", "DBLP authors": ["Vasile Gheorghita Gaitan", "Nicoleta-Cristina Gaitan", "Ioan Ungurean"], "year": 2015, "MAG papers": [{"PaperId": 2034546977, "PaperTitle": "cpu architecture based on a hardware scheduler and independent pipeline registers", "Year": 2015, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"\u015ftefan cel mare university of suceava": 3.0}}], "source": "ES"}, {"DBLP title": "On the Functional Test of Branch Prediction Units.", "DBLP authors": ["Ernesto S\u00e1nchez", "Matteo Sonza Reorda"], "year": 2015, "MAG papers": [{"PaperId": 2031313028, "PaperTitle": "on the functional test of branch prediction units", "Year": 2015, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"polytechnic university of turin": 2.0}}], "source": "ES"}, {"DBLP title": "Novel Shared Multiplier Scheduling Scheme for Area-Efficient FFT/IFFT Processors.", "DBLP authors": ["Eun Ji Kim", "Jea Hack Lee", "Myung Hoon Sunwoo"], "year": 2015, "MAG papers": [{"PaperId": 2010747745, "PaperTitle": "novel shared multiplier scheduling scheme for area efficient fft ifft processors", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"ajou university": 2.0, "samsung": 1.0}}], "source": "ES"}, {"DBLP title": "A Hybrid Reconfigurable Architecture and Design Methods Aiming at Control-Intensive Kernels.", "DBLP authors": ["Jianfeng Zhu", "Leibo Liu", "Shouyi Yin", "Xiao Yang", "Shaojun Wei"], "year": 2015, "MAG papers": [{"PaperId": 1990115841, "PaperTitle": "a hybrid reconfigurable architecture and design methods aiming at control intensive kernels", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"tsinghua university": 5.0}}], "source": "ES"}, {"DBLP title": "High-Throughput Modular Multiplication and Exponentiation Algorithms Using Multibit-Scan-Multibit-Shift Technique.", "DBLP authors": ["Abdalhossein Rezai", "Parviz Keshavarzi"], "year": 2015, "MAG papers": [{"PaperId": 2069719945, "PaperTitle": "high throughput modular multiplication and exponentiation algorithms using multibit scan multibit shift technique", "Year": 2015, "CitationCount": 32, "EstimatedCitation": 50, "Affiliations": {"semnan university": 2.0}}], "source": "ES"}, {"DBLP title": "High Repair-Efficiency BISR Scheme for RAMs by Reusing Bitmap for Bit Redundancy.", "DBLP authors": ["Chih-Sheng Hou", "Jin-Fu Li"], "year": 2015, "MAG papers": [{"PaperId": 2059164349, "PaperTitle": "high repair efficiency bisr scheme for rams by reusing bitmap for bit redundancy", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"national central university": 2.0}}], "source": "ES"}, {"DBLP title": "A Novel Robust and Low-Leakage SRAM Cell With Nine Carbon Nanotube Transistors.", "DBLP authors": ["Yanan Sun", "Hailong Jiao", "Volkan Kursun"], "year": 2015, "MAG papers": [{"PaperId": 2045933611, "PaperTitle": "a novel robust and low leakage sram cell with nine carbon nanotube transistors", "Year": 2015, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"hong kong university of science and technology": 2.0, "eindhoven university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Master-Slave Match Line Design for Low-Power Content-Addressable Memory.", "DBLP authors": ["Yen-Jen Chang", "Tung-Chi Wu"], "year": 2015, "MAG papers": [{"PaperId": 2055759024, "PaperTitle": "master slave match line design for low power content addressable memory", "Year": 2015, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"national chung hsing university": 2.0}}], "source": "ES"}, {"DBLP title": "Multistate Register Based on Resistive RAM.", "DBLP authors": ["Ravi Patel", "Shahar Kvatinsky", "Eby G. Friedman", "Avinoam Kolodny"], "year": 2015, "MAG papers": [{"PaperId": 2050248639, "PaperTitle": "multistate register based on resistive ram", "Year": 2015, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of rochester": 2.0, "technion israel institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Silicon-Validated Power Delivery Modeling and Analysis on a 32-nm DDR I/O Interface.", "DBLP authors": ["Cheng Zhuo", "Gustavo R. Wilke", "Ritochit Chakraborty", "Alaeddin A. Aydiner", "Sourav Chakravarty", "Wei-Kai Shih"], "year": 2015, "MAG papers": [{"PaperId": 2085677136, "PaperTitle": "silicon validated power delivery modeling and analysis on a 32 nm ddr i o interface", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"intel": 6.0}}], "source": "ES"}, {"DBLP title": "Reconfigurable Filter Bank With Complete Control Over Subband Bandwidths for Multistandard Wireless Communication Receivers.", "DBLP authors": ["Sumit Jagdish Darak", "Jacques Palicot", "Honggang Zhang", "A. Prasad Vinod", "Christophe Moy"], "year": 2015, "MAG papers": [{"PaperId": 2009207934, "PaperTitle": "reconfigurable filter bank with complete control over subband bandwidths for multistandard wireless communication receivers", "Year": 2015, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"nanyang technological university": 1.0, "supelec": 2.0}}], "source": "ES"}, {"DBLP title": "Simplified Trellis Min-Max Decoder Architecture for Nonbinary Low-Density Parity-Check Codes.", "DBLP authors": ["Jesus Omar Lacruz", "Francisco Garcia-Herrero", "David Declercq", "Javier Valls"], "year": 2015, "MAG papers": [{"PaperId": 1982494612, "PaperTitle": "simplified trellis min max decoder architecture for nonbinary low density parity check codes", "Year": 2015, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"polytechnic university of valencia": 2.0, "university of los andes": 1.0}}], "source": "ES"}, {"DBLP title": "Area-Efficient 128- to 2048/1536-Point Pipeline FFT Processor for LTE and Mobile WiMAX Systems.", "DBLP authors": ["Chu Yu", "Mao-Hsu Yen"], "year": 2015, "MAG papers": [{"PaperId": 1975210673, "PaperTitle": "area efficient 128 to 2048 1536 point pipeline fft processor for lte and mobile wimax systems", "Year": 2015, "CitationCount": 40, "EstimatedCitation": 63, "Affiliations": {"national ilan university": 1.0, "national taiwan ocean university": 1.0}}], "source": "ES"}, {"DBLP title": "Low-Voltage, Full-Swing Voltage-Controlled Oscillator With Symmetrical Even-Phase Outputs Based on Single-Ended Delay Cells.", "DBLP authors": ["San-Fu Wang"], "year": 2015, "MAG papers": [{"PaperId": 2002010121, "PaperTitle": "low voltage full swing voltage controlled oscillator with symmetrical even phase outputs based on single ended delay cells", "Year": 2015, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"ming chi university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Dual C- and S-Band CMOS VCO Using the Shunt Varactor Switch.", "DBLP authors": ["Sheng-Lyang Jang", "Sanjeev Jain"], "year": 2015, "MAG papers": [{"PaperId": 2016615822, "PaperTitle": "dual c and s band cmos vco using the shunt varactor switch", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"national taiwan university of science and technology": 2.0}}], "source": "ES"}, {"DBLP title": "Reconfigurable All-Band RF CMOS Transceiver for GPS/GLONASS/Galileo/Beidou With Digitally Assisted Calibration.", "DBLP authors": ["Songting Li", "Jiancheng Li", "Xiaochen Gu", "Hongyi Wang", "Cong Li", "Jianfei Wu", "Minghua Tang"], "year": 2015, "MAG papers": [{"PaperId": 2077079300, "PaperTitle": "reconfigurable all band rf cmos transceiver for gps glonass galileo beidou with digitally assisted calibration", "Year": 2015, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"national university of defense technology": 6.0, "xiangtan university": 1.0}}], "source": "ES"}, {"DBLP title": "Cost-Effective Design of Mesh-of-Tree Interconnect for Multicore Clusters With 3-D Stacked L2 Scratchpad Memory.", "DBLP authors": ["Kyungsu Kang", "Luca Benini", "Giovanni De Micheli"], "year": 2015, "MAG papers": [{"PaperId": 2093202665, "PaperTitle": "cost effective design of mesh of tree interconnect for multicore clusters with 3 d stacked l2 scratchpad memory", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"samsung": 1.0, "ecole polytechnique federale de lausanne": 1.0, "eth zurich": 1.0}}], "source": "ES"}, {"DBLP title": "Whitespace-Aware TSV Arrangement in 3-D Clock Tree Synthesis.", "DBLP authors": ["Wulong Liu", "Yu Wang", "Guoqing Chen", "Yuchun Ma", "Yuan Xie", "Huazhong Yang"], "year": 2015, "MAG papers": [], "source": null}, {"DBLP title": "FSNoC: A Flit-Level Speedup Scheme for Network on-Chips Using Self-Reconfigurable Bidirectional Channels.", "DBLP authors": ["Zhiliang Qian", "Syed Mohsin Abbas", "Chi-Ying Tsui"], "year": 2015, "MAG papers": [{"PaperId": 2064718635, "PaperTitle": "fsnoc a flit level speedup scheme for network on chips using self reconfigurable bidirectional channels", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"hong kong university of science and technology": 3.0}}], "source": "ES"}, {"DBLP title": "A Scalable Dependability Scheme for Routing Fabric of SRAM-Based Reconfigurable Devices.", "DBLP authors": ["Sadegh Yazdanshenas", "Hossein Asadi", "Behnam Khaleghi"], "year": 2015, "MAG papers": [{"PaperId": 2044114416, "PaperTitle": "a scalable dependability scheme for routing fabric of sram based reconfigurable devices", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"sharif university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Analytical Solutions for Distributed Interconnect Models - Part II: Arbitrary Input Response and Multicoupled Lines.", "DBLP authors": ["Amirreza Baghbanbehrouzian", "Nasser Masoumi"], "year": 2015, "MAG papers": [{"PaperId": 2049079956, "PaperTitle": "analytical solutions for distributed interconnect models part ii arbitrary input response and multicoupled lines", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of tehran": 2.0}}], "source": "ES"}, {"DBLP title": "Secure Systolic Montgomery Modular Multiplier Over Prime Fields Resilient to Fault-Injection Attacks.", "DBLP authors": ["Qi Yang", "Xiaoting Hu", "Zhongping Qin"], "year": 2015, "MAG papers": [{"PaperId": 2055249945, "PaperTitle": "secure systolic montgomery modular multiplier over prime fields resilient to fault injection attacks", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"huazhong university of science and technology": 2.0, "wuhan university": 1.0}}], "source": "ES"}, {"DBLP title": "Circuit Level Defences Against Fault Attacks in Pipelined NCL Circuits.", "DBLP authors": ["Qingyu Ou", "Fang Luo", "Shilei Li", "Lu Chen"], "year": 2015, "MAG papers": [{"PaperId": 2083794416, "PaperTitle": "circuit level defences against fault attacks in pipelined ncl circuits", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"naval university of engineering": 4.0}}], "source": "ES"}, {"DBLP title": "A 350-MS/s Continuous-Time Delta-Sigma Modulator With a Digitally Assisted Binary-DAC and a 5-Bits Two-Step-ADC Quantizer in 130-nm CMOS.", "DBLP authors": ["Mohammad Taherzadeh-Sani", "Frederic Nabki"], "year": 2015, "MAG papers": [{"PaperId": 2902394416, "PaperTitle": "a 350 ms s continuous time delta sigma modulator with a digitally assisted binary dac and a 5 bits two step adc quantizer in 130 nm cmos", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2043265396, "PaperTitle": "a 350 ms s continuous time delta sigma modulator with a digitally assisted binary dac and a 5 bits two step adc quantizer in 130 nm cmos", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"ferdowsi university of mashhad": 1.0, "universite du quebec a montreal": 1.0}}], "source": "ES"}, {"DBLP title": "Efficient Broadband Current-Mode Adder- Quantizer Design for Continuous-Time Sigma-Delta Modulators.", "DBLP authors": ["Chang-Joon Park", "Marvin Onabajo", "Hemasundar Mohan Geddada", "Aydin Ilker Karsilayan", "Jos\u00e9 Silva-Mart\u00ednez"], "year": 2015, "MAG papers": [{"PaperId": 2027525723, "PaperTitle": "efficient broadband current mode adder quantizer design for continuous time sigma delta modulators", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"texas a m university": 5.0}}], "source": "ES"}, {"DBLP title": "RF Power Management via Energy-Adaptive Modulation for Self-Powered Systems.", "DBLP authors": ["Junlin Chen", "Jun-Hong Cui", "Lei Wang"], "year": 2015, "MAG papers": [{"PaperId": 1984031748, "PaperTitle": "rf power management via energy adaptive modulation for self powered systems", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of connecticut": 3.0}}], "source": "ES"}, {"DBLP title": "Static Test Compaction for Low-Power Test Sets by Increasing the Switching Activity.", "DBLP authors": ["Irith Pomeranz"], "year": 2015, "MAG papers": [{"PaperId": 1966908388, "PaperTitle": "static test compaction for low power test sets by increasing the switching activity", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"purdue university": 1.0}}], "source": "ES"}, {"DBLP title": "A 28-nm CMOS 7-GS/s 6-bit DAC With DfT Clock and Memory Reaching SFDR >50 dB Up to 1 GHz.", "DBLP authors": ["Georgi I. Radulov", "Patrick J. Quinn", "Arthur H. M. van Roermund"], "year": 2015, "MAG papers": [{"PaperId": 1548526397, "PaperTitle": "a 28 nm cmos 7 gs s 6 bit dac with dft clock and memory reaching sfdr 50 db up to 1 ghz", "Year": 2015, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"eindhoven university of technology": 2.0, "xilinx": 1.0}}], "source": "ES"}, {"DBLP title": "Embedded Memory Interface Logic and Interconnect Testing.", "DBLP authors": ["Baker Mohammad"], "year": 2015, "MAG papers": [{"PaperId": 2048298526, "PaperTitle": "embedded memory interface logic and interconnect testing", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"khalifa university": 1.0}}], "source": "ES"}, {"DBLP title": "Adaptive Proactive Reconfiguration: A Technique for Process-Variability- and Aging-Aware SRAM Cache Design.", "DBLP authors": ["Peyman Pouyan", "Esteve Amat", "Antonio Rubio"], "year": 2015, "MAG papers": [{"PaperId": 2001842318, "PaperTitle": "adaptive proactive reconfiguration a technique for process variability and aging aware sram cache design", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"polytechnic university of catalonia": 3.0}}], "source": "ES"}, {"DBLP title": "Reliable Antifuse One-Time-Programmable Scheme With Charge Pump for Postpackage Repair of DRAM.", "DBLP authors": ["Xian Li", "Huicai Zhong", "Zhenhui Tang", "Cheng Jia"], "year": 2015, "MAG papers": [{"PaperId": 2011780029, "PaperTitle": "reliable antifuse one time programmable scheme with charge pump for postpackage repair of dram", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"chinese academy of sciences": 3.0}}], "source": "ES"}, {"DBLP title": "A Fully On-Chip PT-Invariant Transconductor.", "DBLP authors": ["Anvesha Amaravati", "Marshnil Vipin Dave", "Maryam Shojaei Baghini", "Dinesh Kumar Sharma"], "year": 2015, "MAG papers": [{"PaperId": 2094427689, "PaperTitle": "a fully on chip pt invariant transconductor", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"indian institute of technology bombay": 4.0}}], "source": "ES"}, {"DBLP title": "Efficient Hardware Implementation of Encoder and Decoder for Golay Code.", "DBLP authors": ["Satyabrata Sarangi", "Swapna Banerjee"], "year": 2015, "MAG papers": [{"PaperId": 2079836022, "PaperTitle": "efficient hardware implementation of encoder and decoder for golay code", "Year": 2015, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"indian institute of technology kharagpur": 2.0}}], "source": "ES"}, {"DBLP title": "Systolic Gaussian Normal Basis Multiplier Architectures Suitable for High-Performance Applications.", "DBLP authors": ["Reza Azarderakhsh", "Mehran Mozaffari Kermani", "Siavash Bayat Sarmadi", "Chiou-Yng Lee"], "year": 2015, "MAG papers": [{"PaperId": 1968718173, "PaperTitle": "systolic gaussian normal basis multiplier architectures suitable for high performance applications", "Year": 2015, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"lunghwa university of science and technology": 1.0, "rochester institute of technology": 2.0, "sharif university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "A Scalable MIMO Detector Processor With Near-ASIC Energy Efficiency.", "DBLP authors": ["Robert Fasthuber", "Praveen Raghavan", "Liesbet Van der Perre", "Francky Catthoor"], "year": 2015, "MAG papers": [{"PaperId": 2000519739, "PaperTitle": "a scalable mimo detector processor with near asic energy efficiency", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"katholieke universiteit leuven": 4.0}}], "source": "ES"}, {"DBLP title": "FDR 2.0: A Low-Power Dynamically Reconfigurable Architecture and Its FinFET Implementation.", "DBLP authors": ["Ting-Jung Lin", "Wei Zhang", "Niraj K. Jha"], "year": 2015, "MAG papers": [{"PaperId": 2009832946, "PaperTitle": "fdr 2 0 a low power dynamically reconfigurable architecture and its finfet implementation", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"princeton university": 2.0, "hong kong university of science and technology": 1.0}}], "source": "ES"}, {"DBLP title": "Performance Analysis of a Low-Power High-Speed Hybrid 1-bit Full Adder Circuit.", "DBLP authors": ["Partha Bhattacharyya", "Bijoy Kundu", "Sovan Ghosh", "Vinay Kumar", "Anup Dandapat"], "year": 2015, "MAG papers": [{"PaperId": 2046103068, "PaperTitle": "performance analysis of a low power high speed hybrid 1 bit full adder circuit", "Year": 2015, "CitationCount": 101, "EstimatedCitation": 218, "Affiliations": {"national institute of technology meghalaya": 2.0}}], "source": "ES"}, {"DBLP title": "Improving the Energy Efficiency of Pipelined Delay Lines Through Adaptive Granularity.", "DBLP authors": ["Christos Vezyrtzis", "Yannis P. Tsividis", "Steven M. Nowick"], "year": 2015, "MAG papers": [{"PaperId": 1968902773, "PaperTitle": "improving the energy efficiency of pipelined delay lines through adaptive granularity", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"columbia university": 3.0}}], "source": "ES"}, {"DBLP title": "A 9.6-Gb/s 1.22-mW/Gb/s Data-Jitter Mixing Forwarded-Clock Receiver in 65-nm CMOS.", "DBLP authors": ["Sang-Hye Chung", "Lee-Sup Kim"], "year": 2015, "MAG papers": [{"PaperId": 1978917200, "PaperTitle": "a 9 6 gb s 1 22 mw gb s data jitter mixing forwarded clock receiver in 65 nm cmos", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"kaist": 2.0}}], "source": "ES"}, {"DBLP title": "A Fast Modular Method for True Variation-Aware Separatrix Tracing in Nanoscaled SRAMs.", "DBLP authors": ["Adam Teman", "Roman Visotsky"], "year": 2015, "MAG papers": [{"PaperId": 1970824390, "PaperTitle": "a fast modular method for true variation aware separatrix tracing in nanoscaled srams", "Year": 2015, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"ecole polytechnique federale de lausanne": 1.0}}], "source": "ES"}, {"DBLP title": "Many-Core Processors Granularity Evaluation by Considering Performance, Yield, and Lifetime Reliability.", "DBLP authors": ["Jianming Yu", "Wei Zhou", "Yueming Yang", "Xiaodong Zhang", "Zhiyi Yu"], "year": 2015, "MAG papers": [{"PaperId": 1980387493, "PaperTitle": "many core processors granularity evaluation by considering performance yield and lifetime reliability", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"fudan university": 4.0, "chinese academy of sciences": 1.0}}], "source": "ES"}, {"DBLP title": "Design Methodologies for Yield Enhancement and Power Efficiency in SRAM-Based SoCs.", "DBLP authors": ["Baker S. Mohammad", "Hani H. Saleh", "Mohammed Ismail"], "year": 2015, "MAG papers": [{"PaperId": 1970484880, "PaperTitle": "design methodologies for yield enhancement and power efficiency in sram based socs", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"khalifa university": 3.0}}], "source": "ES"}, {"DBLP title": "Microprocessor Aging Analysis and Reliability Modeling Due to Back-End Wearout Mechanisms.", "DBLP authors": ["Chang-Chih Chen", "Linda S. Milor"], "year": 2015, "MAG papers": [{"PaperId": 1996238674, "PaperTitle": "microprocessor aging analysis and reliability modeling due to back end wearout mechanisms", "Year": 2015, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"georgia institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Experimental Analysis of Thermal Coupling in 3-D Integrated Circuits.", "DBLP authors": ["Ioannis Savidis", "Boris Vaisband", "Eby G. Friedman"], "year": 2015, "MAG papers": [{"PaperId": 2085320420, "PaperTitle": "experimental analysis of thermal coupling in 3 d integrated circuits", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of rochester": 2.0, "drexel university": 1.0}}], "source": "ES"}, {"DBLP title": "Systolic Array Architectures for Sunar-Ko\u00e7 Optimal Normal Basis Type II Multiplier.", "DBLP authors": ["Atef Ibrahim", "Fayez Gebali", "Turki F. Al-Somani"], "year": 2015, "MAG papers": [], "source": null}, {"DBLP title": "Layout Technique for Double-Gate Silicon Nanowire FETs With an Efficient Sea-of-Tiles Architecture.", "DBLP authors": ["Shashikanth Bobba", "Giovanni De Micheli"], "year": 2015, "MAG papers": [{"PaperId": 1988747400, "PaperTitle": "layout technique for double gate silicon nanowire fets with an efficient sea of tiles architecture", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"ecole polytechnique federale de lausanne": 2.0}}], "source": "ES"}, {"DBLP title": "PFMAP: Exploitation of Particle Filters for Network-on-Chip Mapping.", "DBLP authors": ["Salih Bayar", "Arda Yurdakul"], "year": 2015, "MAG papers": [{"PaperId": 2093578483, "PaperTitle": "pfmap exploitation of particle filters for network on chip mapping", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"bogazici university": 2.0}}], "source": "ES"}, {"DBLP title": "Design of n-Tier Multilevel Interconnect Architectures by Using Carbon Nanotube Interconnects.", "DBLP authors": ["Esmat Kishani Farahani", "Reza Sarvari"], "year": 2015, "MAG papers": [{"PaperId": 2063493746, "PaperTitle": "design of n tier multilevel interconnect architectures by using carbon nanotube interconnects", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"sharif university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Two-Port PCM Architecture for Network Processing.", "DBLP authors": ["Jiayin Li", "David B. Dgien", "Nathan Altay Hunter", "Yirong Zhao", "Kartik Mohanram"], "year": 2015, "MAG papers": [{"PaperId": 2080635351, "PaperTitle": "two port pcm architecture for network processing", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of pittsburgh": 5.0}}], "source": "ES"}, {"DBLP title": "High-Endurance Hybrid Cache Design in CMP Architecture With Cache Partitioning and Access-Aware Policies.", "DBLP authors": ["Ing-Chao Lin", "Jeng-Nian Chiou"], "year": 2015, "MAG papers": [{"PaperId": 2009792503, "PaperTitle": "high endurance hybrid cache design in cmp architecture with cache partitioning and access aware policies", "Year": 2015, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"national cheng kung university": 2.0}}], "source": "ES"}, {"DBLP title": "Efficient Memory-Addressing Algorithms for FFT Processor Design.", "DBLP authors": ["Hsin-Fu Luo", "Yi-Jun Liu", "Ming-Der Shieh"], "year": 2015, "MAG papers": [{"PaperId": 1976676268, "PaperTitle": "efficient memory addressing algorithms for fft processor design", "Year": 2015, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"national cheng kung university": 2.0}}], "source": "ES"}, {"DBLP title": "Flexible, Efficient Multimode MIMO Detection by Using Reconfigurable ASIP.", "DBLP authors": ["Xiaolin Chen", "Andreas Minwegen", "Bilal Syed Hussain", "Anupam Chattopadhyay", "Gerd Ascheid", "Rainer Leupers"], "year": 2015, "MAG papers": [{"PaperId": 2089833705, "PaperTitle": "flexible efficient multimode mimo detection by using reconfigurable asip", "Year": 2015, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"rwth aachen university": 6.0}}], "source": "ES"}, {"DBLP title": "A Novel FPGA Architecture Based on Ultrafine Grain Reconfigurable Logic Cells.", "DBLP authors": ["Pierre-Emmanuel Gaillardon", "Xifan Tang", "Gain Kim", "Giovanni De Micheli"], "year": 2015, "MAG papers": [{"PaperId": 2028407134, "PaperTitle": "a novel fpga architecture based on ultrafine grain reconfigurable logic cells", "Year": 2015, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "SA-FEMIP: A Self-Adaptive Features Extractor and Matcher IP-Core Based on Partially Reconfigurable FPGAs for Space Applications.", "DBLP authors": ["Stefano Di Carlo", "Giulio Gambardella", "Paolo Prinetto", "Daniele Rolfo", "Pascal Trotta"], "year": 2015, "MAG papers": [{"PaperId": 1988289059, "PaperTitle": "sa femip a self adaptive features extractor and matcher ip core based on partially reconfigurable fpgas for space applications", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"polytechnic university of turin": 5.0}}], "source": "ES"}, {"DBLP title": "FPGA Implementation of Orthogonal Matching Pursuit for Compressive Sensing Reconstruction.", "DBLP authors": ["Hassan Rabah", "Abbes Amira", "Basant Kumar Mohanty", "Somaya Al-M\u00e1adeed", "Pramod Kumar Meher"], "year": 2015, "MAG papers": [{"PaperId": 2029919765, "PaperTitle": "fpga implementation of orthogonal matching pursuit for compressive sensing reconstruction", "Year": 2015, "CitationCount": 58, "EstimatedCitation": 84, "Affiliations": {"qatar university": 2.0, "jaypee university of engineering and technology": 1.0, "nanyang technological university": 1.0, "university of lorraine": 1.0}}], "source": "ES"}, {"DBLP title": "Hybrid Working Set Algorithm for SVM Learning With a Kernel Coprocessor on FPGA.", "DBLP authors": ["Sriram Venkateshan", "Alap Patel", "Kuruvilla Varghese"], "year": 2015, "MAG papers": [{"PaperId": 1970649722, "PaperTitle": "hybrid working set algorithm for svm learning with a kernel coprocessor on fpga", "Year": 2015, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"indian institute of science": 1.0, "nvidia": 2.0}}], "source": "ES"}, {"DBLP title": "Feedbacks in QCA: A Quantitative Approach.", "DBLP authors": ["Marco Vacca", "Juanchi Wang", "Mariagrazia Graziano", "Massimo Ruo Roch", "Maurizio Zamboni"], "year": 2015, "MAG papers": [{"PaperId": 2034703626, "PaperTitle": "feedbacks in qca a quantitative approach", "Year": 2015, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"polytechnic university of turin": 5.0}}], "source": "ES"}, {"DBLP title": "Domain-Alternated Optimization for Passive Macromodeling.", "DBLP authors": ["Zuochang Ye", "Tianshi Wang", "Yang Li"], "year": 2015, "MAG papers": [{"PaperId": 2038460130, "PaperTitle": "domain alternated optimization for passive macromodeling", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"tsinghua university": 1.0, "university of california berkeley": 1.0, "university of texas at austin": 1.0}}], "source": "ES"}, {"DBLP title": "Multimode Radix-4 SISO Kernel Design for Turbo/LDPC Decoding.", "DBLP authors": ["Cheng-Hung Lin", "Chih-Shiang Yu"], "year": 2015, "MAG papers": [{"PaperId": 2005181554, "PaperTitle": "multimode radix 4 siso kernel design for turbo ldpc decoding", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"yuan ze university": 2.0}}], "source": "ES"}, {"DBLP title": "Low-Latency Successive-Cancellation List Decoders for Polar Codes With Multibit Decision.", "DBLP authors": ["Bo Yuan", "Keshab K. Parhi"], "year": 2015, "MAG papers": [{"PaperId": 2101207956, "PaperTitle": "low latency successive cancellation list decoders for polar codes with multibit decision", "Year": 2015, "CitationCount": 97, "EstimatedCitation": 121, "Affiliations": {"university of minnesota": 2.0}}], "source": "ES"}, {"DBLP title": "VLSI Design of a Depth Map Estimation Circuit Based on Structured Light Algorithm.", "DBLP authors": ["Yu-Cheng Fan", "Pin-Kang Huang", "Hung-Kuan Liu"], "year": 2015, "MAG papers": [{"PaperId": 2087663976, "PaperTitle": "vlsi design of a depth map estimation circuit based on structured light algorithm", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"national taipei university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Trainable and Low-Cost SMO Pattern Classifier Implemented via MCMC and SFBS Technologies.", "DBLP authors": ["Chih-Hsiang Peng", "Ta-Wen Kuan", "Po-Chuan Lin", "Jhing-Fa Wang", "Guo-Ji Wu"], "year": 2015, "MAG papers": [{"PaperId": 2063295745, "PaperTitle": "trainable and low cost smo pattern classifier implemented via mcmc and sfbs technologies", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"national cheng kung university": 4.0, "tung fang design institute": 1.0}}], "source": "ES"}, {"DBLP title": "HS3-DPG: Hierarchical Simulation for 3-D P/G Network.", "DBLP authors": ["Yu Wang", "Song Yao", "Shuai Tao", "Xiaoming Chen", "Yuchun Ma", "Yiyu Shi", "Huazhong Yang"], "year": 2015, "MAG papers": [{"PaperId": 1963547648, "PaperTitle": "hs3 dpg hierarchical simulation for 3 d p g network", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"tsinghua university": 6.0, "missouri university of science and technology": 1.0}}], "source": "ES"}, {"DBLP title": "Implementation of Compact Polyphase Channel-Select Filters for Multistandard Broadcasting.", "DBLP authors": ["Hussain A. Alzaher", "Mohammad K. Al-Ghamdi"], "year": 2015, "MAG papers": [{"PaperId": 2051242967, "PaperTitle": "implementation of compact polyphase channel select filters for multistandard broadcasting", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"king fahd university of petroleum and minerals": 2.0}}], "source": "ES"}, {"DBLP title": "A Sub-1-V 65-nm MOS Threshold Monitoring-Based Voltage Reference.", "DBLP authors": ["Xiao Liang Tan", "Pak Kwong Chan", "Uday Dasgupta"], "year": 2015, "MAG papers": [{"PaperId": 2083212628, "PaperTitle": "a sub 1 v 65 nm mos threshold monitoring based voltage reference", "Year": 2015, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"nanyang technological university": 2.0, "mediatek": 1.0}}], "source": "ES"}, {"DBLP title": "Efficient Scalable Serial Multiplier Over GF(2m) Based on Trinomial.", "DBLP authors": ["Fayez Gebali", "Atef Ibrahim"], "year": 2015, "MAG papers": [], "source": null}, {"DBLP title": "T-VEMA: A Temperature- and Variation-Aware Electromigration Power Grid Analysis Tool.", "DBLP authors": ["Di-An Li", "Malgorzata Marek-Sadowska", "Sani R. Nassif"], "year": 2015, "MAG papers": [{"PaperId": 1977146073, "PaperTitle": "t vema a temperature and variation aware electromigration power grid analysis tool", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"ibm": 1.0, "university of california santa barbara": 2.0}}], "source": "ES"}, {"DBLP title": "MCU Tolerance in SRAMs Through Low-Redundancy Triple Adjacent Error Correction.", "DBLP authors": ["Luis J. Saiz-Adalid", "Pedro Reviriego", "Pedro J. Gil", "Salvatore Pontarelli", "Juan Antonio Maestro"], "year": 2015, "MAG papers": [{"PaperId": 2093138466, "PaperTitle": "mcu tolerance in srams through low redundancy triple adjacent error correction", "Year": 2015, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"polytechnic university of valencia": 2.0}}], "source": "ES"}, {"DBLP title": "Memristive Threshold Logic Circuit Design of Fast Moving Object Detection.", "DBLP authors": ["Akshay Kumar Maan", "Dinesh Sasi Kumar", "Sherin Sugathan", "Alex Pappachen James"], "year": 2015, "MAG papers": [{"PaperId": 1964881180, "PaperTitle": "memristive threshold logic circuit design of fast moving object detection", "Year": 2015, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"nazarbayev university": 1.0, "griffith university": 1.0}}], "source": "ES"}, {"DBLP title": "Low-Complexity High-Throughput QR Decomposition Design for MIMO Systems.", "DBLP authors": ["Jing-Shiun Lin", "Yin-Tsung Hwang", "Shih-Hao Fang", "Po-Han Chu", "Ming-Der Shieh"], "year": 2015, "MAG papers": [{"PaperId": 1969237870, "PaperTitle": "low complexity high throughput qr decomposition design for mimo systems", "Year": 2015, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"industrial technology research institute": 1.0, "national cheng kung university": 3.0, "national chung hsing university": 1.0}}], "source": "ES"}, {"DBLP title": "An Extended Direct Power Injection Method for In-Place Susceptibility Characterization of VLSI Circuits Against Electromagnetic Interference.", "DBLP authors": ["Takuya Sawada", "Kumpei Yoshikawa", "Hidehiro Takata", "Koji Nii", "Makoto Nagata"], "year": 2015, "MAG papers": [{"PaperId": 2086686810, "PaperTitle": "an extended direct power injection method for in place susceptibility characterization of vlsi circuits against electromagnetic interference", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"kobe university": 3.0, "renesas electronics": 2.0}}], "source": "ES"}, {"DBLP title": "A Bit-Serial Pipelined Architecture for High-Performance DHT Computation in Quantum-Dot Cellular Automata.", "DBLP authors": ["Vikramkumar Pudi", "K. Sridharan"], "year": 2015, "MAG papers": [{"PaperId": 1965100953, "PaperTitle": "a bit serial pipelined architecture for high performance dht computation in quantum dot cellular automata", "Year": 2015, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"indian institute of technology madras": 2.0}}], "source": "ES"}, {"DBLP title": "Incoherent Undersampling-Based Waveform Reconstruction Using a Time-Domain Zero-Crossing Metric.", "DBLP authors": ["Debesh Bhatta", "Nicholas Tzou", "Joshua W. Wells", "Sen-Wen Hsiao", "Abhijit Chatterjee"], "year": 2015, "MAG papers": [{"PaperId": 2074315518, "PaperTitle": "incoherent undersampling based waveform reconstruction using a time domain zero crossing metric", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"georgia institute of technology": 5.0}}], "source": "ES"}, {"DBLP title": "A 6-bit 2.5-GS/s Time-Interleaved Analog-to-Digital Converter Using Resistor-Array Sharing Digital-to-Analog Converter.", "DBLP authors": ["Hokyu Lee", "Aurangozeb", "Sejin Park", "Jintae Kim", "Chulwoo Kim"], "year": 2015, "MAG papers": [{"PaperId": 2088247891, "PaperTitle": "a 6 bit 2 5 gs s time interleaved analog to digital converter using resistor array sharing digital to analog converter", "Year": 2015, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"korea university": 4.0, "konkuk university": 1.0}}], "source": "ES"}, {"DBLP title": "Comparator Power Reduction in Low-Frequency SAR ADC Using Optimized Vote Allocation.", "DBLP authors": ["Muhammad Ahmadi", "Won Namgoong"], "year": 2015, "MAG papers": [{"PaperId": 1963856886, "PaperTitle": "comparator power reduction in low frequency sar adc using optimized vote allocation", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of texas at dallas": 2.0}}], "source": "ES"}, {"DBLP title": "A Redundancy-Based Calibration Technique for High-Speed Digital-to-Analog Converters.", "DBLP authors": ["Jintae Kim", "Siamak Modjtahedi", "Chih-Kong Ken Yang"], "year": 2015, "MAG papers": [{"PaperId": 2043794336, "PaperTitle": "a redundancy based calibration technique for high speed digital to analog converters", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of california los angeles": 2.0, "konkuk university": 1.0}}], "source": "ES"}, {"DBLP title": "An Area- and Energy-Efficient FIFO Design Using Error-Reduced Data Compression and Near-Threshold Operation for Image/Video Applications.", "DBLP authors": ["Seyed Mohammad Ali Zeinolabedin", "Jun Zhou", "Xin Liu", "Tony Tae-Hyoung Kim"], "year": 2015, "MAG papers": [{"PaperId": 2043563717, "PaperTitle": "an area and energy efficient fifo design using error reduced data compression and near threshold operation for image video applications", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"nanyang technological university": 2.0, "agency for science technology and research": 2.0}}], "source": "ES"}, {"DBLP title": "Temperature-Centric Reliability Analysis and Optimization of Electronic Systems Under Process Variation.", "DBLP authors": ["Ivan Ukhov", "Petru Eles", "Zebo Peng"], "year": 2015, "MAG papers": [{"PaperId": 2057075662, "PaperTitle": "temperature centric reliability analysis and optimization of electronic systems under process variation", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"linkoping university": 3.0}}], "source": "ES"}, {"DBLP title": "Free Razor: A Novel Voltage Scaling Low-Power Technique for Large SoC Designs.", "DBLP authors": ["Yuejian Wu", "Sandy Thomson", "Han Sun", "David Krause", "Song Yu", "George Kurio"], "year": 2015, "MAG papers": [{"PaperId": 2045656654, "PaperTitle": "free razor a novel voltage scaling low power technique for large soc designs", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"infinera": 2.0}}], "source": "ES"}, {"DBLP title": "A 256-kb 9T Near-Threshold SRAM With 1k Cells per Bitline and Enhanced Write and Read Operations.", "DBLP authors": ["Ghasem Pasandi", "Sied Mehdi Fakhraie"], "year": 2015, "MAG papers": [{"PaperId": 1989243598, "PaperTitle": "a 256 kb 9t near threshold sram with 1k cells per bitline and enhanced write and read operations", "Year": 2015, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"university of tehran": 2.0}}], "source": "ES"}, {"DBLP title": "Multiple-Bit Upset Protection in Microprocessor Memory Arrays Using Vulnerability-Based Parity Optimization and Interleaving.", "DBLP authors": ["Michail Maniatakos", "Maria K. Michael", "Yiorgos Makris"], "year": 2015, "MAG papers": [{"PaperId": 2066019803, "PaperTitle": "multiple bit upset protection in microprocessor memory arrays using vulnerability based parity optimization and interleaving", "Year": 2015, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"new york university abu dhabi": 1.0, "university of cyprus": 1.0, "university of texas at dallas": 1.0}}], "source": "ES"}, {"DBLP title": "A Model for Supply Voltage and Temperature Variation Effects on Synchronizer Performance.", "DBLP authors": ["Salomon Beer", "Ran Ginosar"], "year": 2015, "MAG papers": [{"PaperId": 1968296979, "PaperTitle": "a model for supply voltage and temperature variation effects on synchronizer performance", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"technion israel institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "A High-Performance Double-Layer Counting Bloom Filter for Multicore Systems.", "DBLP authors": ["Bo-Cheng Charles Lai", "Kuan-Ting Chen", "Ping-Ru Wu"], "year": 2015, "MAG papers": [{"PaperId": 1971916579, "PaperTitle": "a high performance double layer counting bloom filter for multicore systems", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"global unichip corporation": 1.0, "national chiao tung university": 1.0, "mediatek": 1.0}}], "source": "ES"}, {"DBLP title": "A Wide-Range Low-Cost All-Digital Duty-Cycle Corrector.", "DBLP authors": ["Ching-Che Chung", "Duo Sheng", "Chang-Jun Li"], "year": 2015, "MAG papers": [{"PaperId": 2057790510, "PaperTitle": "a wide range low cost all digital duty cycle corrector", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"fu jen catholic university": 1.0, "national chung cheng university": 2.0}}], "source": "ES"}, {"DBLP title": "Flexible Biometric Online Speaker-Verification System Implemented on FPGA Using Vector Floating-Point Units.", "DBLP authors": ["Enrique F. Cant\u00f3-Navarro", "Mariano L\u00f3pez-Garc\u00eda", "Rafael Ramos-Lara", "Raul S\u00e1nchez-Reillo"], "year": 2015, "MAG papers": [{"PaperId": 2090757875, "PaperTitle": "flexible biometric online speaker verification system implemented on fpga using vector floating point units", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"polytechnic university of catalonia": 2.0, "carlos iii health institute": 1.0}}], "source": "ES"}, {"DBLP title": "An Efficient List Decoder Architecture for Polar Codes.", "DBLP authors": ["Jun Lin", "Zhiyuan Yan"], "year": 2015, "MAG papers": [{"PaperId": 2963678405, "PaperTitle": "an efficient list decoder architecture for polar codes", "Year": 2015, "CitationCount": 59, "EstimatedCitation": 82, "Affiliations": {"lehigh university": 2.0}}], "source": "ES"}, {"DBLP title": "ROA-Brick Topology for Low-Skew Rotary Resonant Clock Network Design.", "DBLP authors": ["Ying Teng", "Baris Taskin"], "year": 2015, "MAG papers": [{"PaperId": 2055990800, "PaperTitle": "roa brick topology for low skew rotary resonant clock network design", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"drexel university": 2.0}}], "source": "ES"}, {"DBLP title": "Stream Processor for Real-Time Inverse Tone Mapping of Full-HD Images.", "DBLP authors": ["Gian Domenico Licciardo", "Antonio D&aposArienzo", "Alfredo Rubino"], "year": 2015, "MAG papers": [{"PaperId": 1986910702, "PaperTitle": "stream processor for real time inverse tone mapping of full hd images", "Year": 2015, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"university of salerno": 3.0}}], "source": "ES"}, {"DBLP title": "CVNS Synapse Multiplier for Robust Neurochips With On-Chip Learning.", "DBLP authors": ["Babak Zamanlooy", "Mitra Mirhassani"], "year": 2015, "MAG papers": [{"PaperId": 2070804437, "PaperTitle": "cvns synapse multiplier for robust neurochips with on chip learning", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of windsor": 2.0}}], "source": "ES"}, {"DBLP title": "Crosstalk Noise in WDM-Based Optical Networks-on-Chip: A Formal Study and Comparison.", "DBLP authors": ["Mahdi Nikdast", "Jiang Xu", "Luan Huu Kinh Duong", "Xiaowen Wu", "Xuan Wang", "Zhehui Wang", "Zhe Wang", "Peng Yang", "Yaoyao Ye", "Qinfen Hao"], "year": 2015, "MAG papers": [{"PaperId": 2075075379, "PaperTitle": "crosstalk noise in wdm based optical networks on chip a formal study and comparison", "Year": 2015, "CitationCount": 52, "EstimatedCitation": 67, "Affiliations": {"hong kong university of science and technology": 8.0, "huawei": 2.0}}], "source": "ES"}, {"DBLP title": "A Flexible Energy- and Reliability-Aware Application Mapping for NoC-Based Reconfigurable Architectures.", "DBLP authors": ["Leibo Liu", "Chen Wu", "Chenchen Deng", "Shouyi Yin", "Qinghua Wu", "Jie Han", "Shaojun Wei"], "year": 2015, "MAG papers": [{"PaperId": 2069206309, "PaperTitle": "a flexible energy and reliability aware application mapping for noc based reconfigurable architectures", "Year": 2015, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"tsinghua university": 6.0, "university of alberta": 1.0}}], "source": "ES"}, {"DBLP title": "Optimizing Spatial Mapping of Nested Loop for Coarse-Grained Reconfigurable Architectures.", "DBLP authors": ["Dajiang Liu", "Shouyi Yin", "Yu Peng", "Leibo Liu", "Shaojun Wei"], "year": 2015, "MAG papers": [{"PaperId": 1975970429, "PaperTitle": "optimizing spatial mapping of nested loop for coarse grained reconfigurable architectures", "Year": 2015, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"tsinghua university": 5.0}}], "source": "ES"}, {"DBLP title": "Automated Technology Migration Methodology for Mixed-Signal Circuit Based on Multistart Optimization Framework.", "DBLP authors": ["Liuxi Qian", "Zhaori Bi", "Dian Zhou", "Xuan Zeng"], "year": 2015, "MAG papers": [{"PaperId": 2085737637, "PaperTitle": "automated technology migration methodology for mixed signal circuit based on multistart optimization framework", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of texas at dallas": 3.0, "fudan university": 1.0}}], "source": "ES"}, {"DBLP title": "Deterministic Random Walk: A New Preconditioner for Power Grid Analysis.", "DBLP authors": ["Jia Wang", "Xuanxing Xiong", "Xingwu Zheng"], "year": 2015, "MAG papers": [{"PaperId": 2053162440, "PaperTitle": "deterministic random walk a new preconditioner for power grid analysis", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"illinois institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "A Selected Inversion Approach for Locality Driven Vectorless Power Grid Verification.", "DBLP authors": ["Jianlei Yang", "Yici Cai", "Qiang Zhou", "Wei Zhao"], "year": 2015, "MAG papers": [{"PaperId": 2028346044, "PaperTitle": "a selected inversion approach for locality driven vectorless power grid verification", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"tsinghua university": 4.0}}], "source": "ES"}, {"DBLP title": "Modeling a Set of Functional Test Sequences as a Single Sequence for Test Compaction.", "DBLP authors": ["Irith Pomeranz"], "year": 2015, "MAG papers": [{"PaperId": 1997438906, "PaperTitle": "modeling a set of functional test sequences as a single sequence for test compaction", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"purdue university": 1.0}}], "source": "ES"}, {"DBLP title": "A Low-Cost TSV Test and Diagnosis Scheme Based on Binary Search Method.", "DBLP authors": ["Xiaolong Zhang", "Huiyun Li", "Li Jiang", "Qiang Xu"], "year": 2015, "MAG papers": [{"PaperId": 1979871288, "PaperTitle": "a low cost tsv test and diagnosis scheme based on binary search method", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"the chinese university of hong kong": 2.0, "shanghai jiao tong university": 1.0}}], "source": "ES"}, {"DBLP title": "A Novel Nondestructive Read/Write Circuit for Memristor-Based Memory Arrays.", "DBLP authors": ["Mohamed Elshamy", "Hassan Mostafa", "Yehya H. Ghallab", "Mohamed Sameh Said"], "year": 2015, "MAG papers": [{"PaperId": 2087261283, "PaperTitle": "a novel nondestructive read write circuit for memristor based memory arrays", "Year": 2015, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"cairo university": 3.0}}], "source": "ES"}, {"DBLP title": "Variable Resistance Spectrum Assignment in Phase Change Memory Systems.", "DBLP authors": ["Marjan Asadinia", "Mohammad Arjomand", "Hamid Sarbazi-Azad"], "year": 2015, "MAG papers": [{"PaperId": 1993511025, "PaperTitle": "variable resistance spectrum assignment in phase change memory systems", "Year": 2015, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"sharif university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "A 10-bit 200-MS/s Zero-Crossing-Based Pipeline ADC in 0.13-\u00b5m CMOS Technology.", "DBLP authors": ["Myonglae Chu", "Byoungho Kim", "Byung-Geun Lee"], "year": 2015, "MAG papers": [], "source": null}, {"DBLP title": "Reduction of Complexity for Nonbinary LDPC Decoders With Compressed Messages.", "DBLP authors": ["Jesus Omar Lacruz", "Francisco Garcia-Herrero", "Javier Valls"], "year": 2015, "MAG papers": [{"PaperId": 1970716416, "PaperTitle": "reduction of complexity for nonbinary ldpc decoders with compressed messages", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"polytechnic university of valencia": 2.0, "university of los andes": 1.0}}], "source": "ES"}, {"DBLP title": "A Multiphase DLL With a Novel Fast-Locking Fine-Code Time-to-Digital Converter.", "DBLP authors": ["Dandan Zhang", "Hai-Gang Yang", "Wen-rui Zhu", "Wei Li", "Zhihong Huang", "Lin Li", "Tianyi Li"], "year": 2015, "MAG papers": [{"PaperId": 1921205003, "PaperTitle": "a multiphase dll with a novel fast locking fine code time to digital converter", "Year": 2015, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"chinese academy of sciences": 7.0}}, {"PaperId": 2938395451, "PaperTitle": "a multiphase dll with a novel fast locking fine code time to digital converter", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "An Effective Combination of Power Scaling for H.264/AVC Compression.", "DBLP authors": ["Hyun Kim", "Chae-Eun Rhee", "Hyuk-Jae Lee"], "year": 2015, "MAG papers": [{"PaperId": 2078739341, "PaperTitle": "an effective combination of power scaling for h 264 avc compression", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"seoul national university": 2.0, "inha university": 1.0}}], "source": "ES"}, {"DBLP title": "Threshold Logic Computing: Memristive-CMOS Circuits for Fast Fourier Transform and Vedic Multiplication.", "DBLP authors": ["Alex Pappachen James", "Dinesh Sasi Kumar", "Arun Ajayan"], "year": 2015, "MAG papers": [{"PaperId": 2064680883, "PaperTitle": "threshold logic computing memristive cmos circuits for fast fourier transform and vedic multiplication", "Year": 2015, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"nazarbayev university": 1.0}}], "source": "ES"}, {"DBLP title": "On the Restore Operation in MTJ-Based Nonvolatile SRAM Cells.", "DBLP authors": ["Ke Chen", "Jie Han", "Fabrizio Lombardi"], "year": 2015, "MAG papers": [{"PaperId": 2036976214, "PaperTitle": "on the restore operation in mtj based nonvolatile sram cells", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of alberta": 1.0, "northeastern university": 2.0}}], "source": "ES"}, {"DBLP title": "WCET-Aware Energy-Efficient Data Allocation on Scratchpad Memory for Real-Time Embedded Systems.", "DBLP authors": ["Zhu Wang", "Zonghua Gu", "Zili Shao"], "year": 2015, "MAG papers": [{"PaperId": 1985521141, "PaperTitle": "wcet aware energy efficient data allocation on scratchpad memory for real time embedded systems", "Year": 2015, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"hong kong polytechnic university": 1.0, "zhejiang university": 2.0}}], "source": "ES"}, {"DBLP title": "Sequential Element Timing Parameter Definition Considering Clock Uncertainty.", "DBLP authors": ["David Money Harris"], "year": 2015, "MAG papers": [{"PaperId": 2037312271, "PaperTitle": "sequential element timing parameter definition considering clock uncertainty", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"broadcom": 1.0}}], "source": "ES"}, {"DBLP title": "Efficient Statistical Timing Analysis Using Deterministic Cell Delay Models.", "DBLP authors": ["Jae Hoon Kim", "Wook Kim", "Young Hwan Kim"], "year": 2015, "MAG papers": [{"PaperId": 1977789482, "PaperTitle": "efficient statistical timing analysis using deterministic cell delay models", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"samsung": 1.0, "pohang university of science and technology": 2.0}}], "source": "ES"}, {"DBLP title": "Design Considerations for Reconfigurable Delay Circuit to Emulate System Critical Paths.", "DBLP authors": ["Xiaobin Yuan", "Pawel Owczarczyk", "Alan J. Drake", "Marshall D. Tiner", "David T. Hui", "John P. Pennings", "Francesco A. Campisano", "Richard L. Willaman", "Leana M. Cropp", "Rudolph D. Dussault"], "year": 2015, "MAG papers": [{"PaperId": 1982448920, "PaperTitle": "design considerations for reconfigurable delay circuit to emulate system critical paths", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"ibm": 10.0}}], "source": "ES"}, {"DBLP title": "Thermal-Constrained Task Scheduling on 3-D Multicore Processors for Throughput-and-Energy Optimization.", "DBLP authors": ["Chien-Hui Liao", "Charles H.-P. Wen"], "year": 2015, "MAG papers": [{"PaperId": 2029495492, "PaperTitle": "thermal constrained task scheduling on 3 d multicore processors for throughput and energy optimization", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Dynamic Flip-Flop Conversion: A Time-Borrowing Method for Performance Improvement of Low-Power Digital Circuits Prone to Variations.", "DBLP authors": ["Mehrzad Nejat", "Bijan Alizadeh", "Ali Afzali-Kusha"], "year": 2015, "MAG papers": [{"PaperId": 1901083236, "PaperTitle": "dynamic flip flop conversion a time borrowing method for performance improvement of low power digital circuits prone to variations", "Year": 2015, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"university of tehran": 3.0}}], "source": "ES"}, {"DBLP title": "A High-Throughput Low-Complexity Radix-24-22-23 FFT/IFFT Processor With Parallel and Normal Input/Output Order for IEEE 802.11ad Systems.", "DBLP authors": ["Chao Wang", "Yuwei Yan", "Xiaoyu Fu"], "year": 2015, "MAG papers": [], "source": null}, {"DBLP title": "Energy Efficient Approximate Arithmetic for Error Resilient Neuromorphic Computing.", "DBLP authors": ["Yongtae Kim", "Yong Zhang", "Peng Li"], "year": 2015, "MAG papers": [{"PaperId": 2033224922, "PaperTitle": "energy efficient approximate arithmetic for error resilient neuromorphic computing", "Year": 2015, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"texas a m university": 3.0}}], "source": "ES"}, {"DBLP title": "CMOS Transimpedance Amplifier for Visible Light Communications.", "DBLP authors": ["Roger Yubtzuan Chen", "Zong-Yi Yang"], "year": 2015, "MAG papers": [{"PaperId": 2082788467, "PaperTitle": "cmos transimpedance amplifier for visible light communications", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"national yunlin university of science and technology": 2.0}}], "source": "ES"}, {"DBLP title": "Optimizing the Use of STT-RAM in SSDs Through Data-Dependent Error Tolerance.", "DBLP authors": ["Hao Wang", "Kai Zhao", "Jiangpeng Li", "Tong Zhang"], "year": 2015, "MAG papers": [{"PaperId": 2075343279, "PaperTitle": "optimizing the use of stt ram in ssds through data dependent error tolerance", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"rensselaer polytechnic institute": 4.0}}], "source": "ES"}, {"DBLP title": "Single-Ended 9T SRAM Cell for Near-Threshold Voltage Operation With Enhanced Read Performance in 22-nm FinFET Technology.", "DBLP authors": ["Younghwi Yang", "Juhyun Park", "Seung Chul Song", "Joseph Wang", "Geoffrey Yeap", "Seong-Ook Jung"], "year": 2015, "MAG papers": [{"PaperId": 1936959814, "PaperTitle": "single ended 9t sram cell for near threshold voltage operation with enhanced read performance in 22 nm finfet technology", "Year": 2015, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"qualcomm": 3.0, "yonsei university": 3.0}}], "source": "ES"}, {"DBLP title": "Scalable Elliptic Curve Cryptosystem FPGA Processor for NIST Prime Curves.", "DBLP authors": ["Kung Chi Cinnati Loi", "Seok-Bum Ko"], "year": 2015, "MAG papers": [{"PaperId": 2078731783, "PaperTitle": "scalable elliptic curve cryptosystem fpga processor for nist prime curves", "Year": 2015, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"university of saskatchewan": 2.0}}], "source": "ES"}, {"DBLP title": "High-Throughput Trellis Processor for Multistandard FEC Decoding.", "DBLP authors": ["Zhenzhi Wu", "Dake Liu"], "year": 2015, "MAG papers": [{"PaperId": 2139129277, "PaperTitle": "high throughput trellis processor for multistandard fec decoding", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"beijing institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "A Frame-Parallel 2 Gpixel/s Video Decoder Chip for UHDTV and 3-DTV/FTV Applications.", "DBLP authors": ["Jinjia Zhou", "Dajiang Zhou", "Jiayi Zhu", "Satoshi Goto"], "year": 2015, "MAG papers": [{"PaperId": 2170876466, "PaperTitle": "a frame parallel 2 gpixel s video decoder chip for uhdtv and 3 dtv ftv applications", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"waseda university": 4.0}}], "source": "ES"}, {"DBLP title": "Implementation of Subthreshold Adiabatic Logic for Ultralow-Power Application.", "DBLP authors": ["Manash Chanda", "Sankalp Jain", "Swapnadip De", "Chandan Kumar Sarkar"], "year": 2015, "MAG papers": [{"PaperId": 2157011526, "PaperTitle": "implementation of subthreshold adiabatic logic for ultralow power application", "Year": 2015, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"arizona state university": 1.0, "jadavpur university": 1.0, "meghnad saha institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Cost-Efficient Frequency-Domain MIMO-OFDM Modem With an SIMD ALU-Based Architecture.", "DBLP authors": ["Shao-Ying Yeh", "Yuan-Te Liao", "Wei-Chi Lai", "Terng-Yin Hsu"], "year": 2015, "MAG papers": [{"PaperId": 2124336193, "PaperTitle": "cost efficient frequency domain mimo ofdm modem with an simd alu based architecture", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"national chiao tung university": 4.0}}], "source": "ES"}, {"DBLP title": "Reliable and Error Detection Architectures of Pomaranch for False-Alarm-Sensitive Cryptographic Applications.", "DBLP authors": ["Mehran Mozaffari Kermani", "Reza Azarderakhsh", "Anita Aghaie"], "year": 2015, "MAG papers": [{"PaperId": 2127360730, "PaperTitle": "reliable and error detection architectures of pomaranch for false alarm sensitive cryptographic applications", "Year": 2015, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"rochester institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "A 0.13-\u00b5m CMOS Current-Mode All-Pass Filter for Multi-GHz Operation.", "DBLP authors": ["Peyman Ahmadi", "Mohammad Hossein Taghavi", "Leonid Belostotski", "Arjuna Madanayake"], "year": 2015, "MAG papers": [], "source": null}, {"DBLP title": "A 2-GHz Bandwidth, Integrated Transimpedance Amplifier for Single-Photon Timing Applications.", "DBLP authors": ["Matteo Crotti", "Ivan Rech", "Giulia Acconcia", "Angelo Gulinatti", "Massimo Ghioni"], "year": 2015, "MAG papers": [{"PaperId": 2168098059, "PaperTitle": "a 2 ghz bandwidth integrated transimpedance amplifier for single photon timing applications", "Year": 2015, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"polytechnic university of milan": 5.0}}], "source": "ES"}, {"DBLP title": "A 5.4-mW 180-cm Transmission Distance 2.5-Mb/s Advanced Techniques-Based Novel Intrabody Communication Receiver Analog Front End.", "DBLP authors": ["Hao Wang", "Xian Tang", "Chiu-sing Choy", "Ka Nang Leung", "Kong-Pang Pun"], "year": 2015, "MAG papers": [{"PaperId": 2165490189, "PaperTitle": "a 5 4 mw 180 cm transmission distance 2 5 mb s advanced techniques based novel intrabody communication receiver analog front end", "Year": 2015, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"the chinese university of hong kong": 5.0}}], "source": "ES"}, {"DBLP title": "Searching for Spectrum Holes: A 400-800 MHz Spectrum Sensing System.", "DBLP authors": ["Hsiao-Chin Chen", "Ming-Yu Yen", "Kuo-Jin Chang"], "year": 2015, "MAG papers": [{"PaperId": 2149940162, "PaperTitle": "searching for spectrum holes a 400 800 mhz spectrum sensing system", "Year": 2015, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"national taiwan university of science and technology": 2.0}}], "source": "ES"}, {"DBLP title": "Delay-Lock-Loop-Based Inductorless and Electrolytic Capacitorless Pseudo-Sine-Current Controller in LED Lighting Systems.", "DBLP authors": ["Shao-Wei Chiu", "Chun-Chieh Kuo", "Yi-Ping Su", "Ke-Horng Chen"], "year": 2015, "MAG papers": [{"PaperId": 2151960317, "PaperTitle": "delay lock loop based inductorless and electrolytic capacitorless pseudo sine current controller in led lighting systems", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national chiao tung university": 4.0}}], "source": "ES"}, {"DBLP title": "Synthesis for Width Minimization in the Single-Electron Transistor Array.", "DBLP authors": ["Chian-Wei Liu", "Chang-En Chiang", "Ching-Yi Huang", "Yung-Chih Chen", "Chun-Yao Wang", "Suman Datta", "Vijaykrishnan Narayanan"], "year": 2015, "MAG papers": [{"PaperId": 2124737772, "PaperTitle": "synthesis for width minimization in the single electron transistor array", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"national tsing hua university": 4.0, "yuan ze university": 1.0, "pennsylvania state university": 2.0}}], "source": "ES"}, {"DBLP title": "Run-Time Management for Multicore Embedded Systems With Energy Harvesting.", "DBLP authors": ["Yi Xiang", "Sudeep Pasricha"], "year": 2015, "MAG papers": [{"PaperId": 2144451358, "PaperTitle": "run time management for multicore embedded systems with energy harvesting", "Year": 2015, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"colorado state university": 2.0}}], "source": "ES"}, {"DBLP title": "Efficient and Correct by Construction Assertion-Based Synthesis.", "DBLP authors": ["Katell Morin-Allory", "Fatemeh Negin Javaheri", "Dominique Borrione"], "year": 2015, "MAG papers": [{"PaperId": 2121535459, "PaperTitle": "efficient and correct by construction assertion based synthesis", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Bayesian Prediction-Based Energy-Saving Algorithm for Embedded Intelligent Terminal.", "DBLP authors": ["Chen Hou", "Qianchuan Zhao"], "year": 2015, "MAG papers": [{"PaperId": 2140100988, "PaperTitle": "bayesian prediction based energy saving algorithm for embedded intelligent terminal", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"tsinghua university": 2.0}}], "source": "ES"}, {"DBLP title": "VLSI-Assisted Nonrigid Registration Using Modified Demons Algorithm.", "DBLP authors": ["Ashutosh Mishra", "Pulak Mondal", "Swapna Banerjee"], "year": 2015, "MAG papers": [{"PaperId": 2157677072, "PaperTitle": "vlsi assisted nonrigid registration using modified demons algorithm", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"indian institute of technology kharagpur": 3.0}}], "source": "ES"}, {"DBLP title": "Noise Modeling and Analysis of SAR ADCs.", "DBLP authors": ["Wenpian Paul Zhang", "Xingyuan Tong"], "year": 2015, "MAG papers": [{"PaperId": 2112683738, "PaperTitle": "noise modeling and analysis of sar adcs", "Year": 2015, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"synopsys": 1.0}}], "source": "ES"}, {"DBLP title": "Coupling Mitigation in 3-D Multiple-Stacked Devices.", "DBLP authors": ["Pooria M. Yaghini", "Ashkan Eghbal", "Misagh Khayambashi", "Nader Bagherzadeh"], "year": 2015, "MAG papers": [{"PaperId": 2145087487, "PaperTitle": "coupling mitigation in 3 d multiple stacked devices", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of california irvine": 4.0}}], "source": "ES"}, {"DBLP title": "Figures-of-Merit to Evaluate the Significance of Switching Noise in Analog Circuits.", "DBLP authors": ["Zhihua Gan", "Emre Salman", "Milutin Stanacevic"], "year": 2015, "MAG papers": [{"PaperId": 2140187392, "PaperTitle": "figures of merit to evaluate the significance of switching noise in analog circuits", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"stony brook university": 3.0}}], "source": "ES"}, {"DBLP title": "Variability in Multistage Synchronizers.", "DBLP authors": ["Salomon Beer", "Jerome Cox", "Ran Ginosar", "Tom Chaney", "David M. Zar"], "year": 2015, "MAG papers": [{"PaperId": 2170203810, "PaperTitle": "variability in multistage synchronizers", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"technion israel institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Design and Implementation of Time and Frequency Synchronization in LTE.", "DBLP authors": ["Ameneh Golnari", "Mahdi Shabany", "S. Alireza Nezamalhosseini", "P. Glenn Gulak"], "year": 2015, "MAG papers": [{"PaperId": 2097281951, "PaperTitle": "design and implementation of time and frequency synchronization in lte", "Year": 2015, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"sharif university of technology": 3.0, "university of toronto": 1.0}}], "source": "ES"}, {"DBLP title": "Decoupling Capacitor Topologies for TSV-Based 3-D ICs With Power Gating.", "DBLP authors": ["Hailang Wang", "Emre Salman"], "year": 2015, "MAG papers": [{"PaperId": 2127840069, "PaperTitle": "decoupling capacitor topologies for tsv based 3 d ics with power gating", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"stony brook university": 2.0}}], "source": "ES"}, {"DBLP title": "Temperature-Gradient-Based Burn-In and Test Scheduling for 3-D Stacked ICs.", "DBLP authors": ["Nima Aghaee", "Zebo Peng", "Petru Eles"], "year": 2015, "MAG papers": [{"PaperId": 2107697793, "PaperTitle": "temperature gradient based burn in and test scheduling for 3 d stacked ics", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"linkoping university": 3.0}}], "source": "ES"}, {"DBLP title": "Test Compaction by Sharing of Functional Test Sequences Among Logic Blocks.", "DBLP authors": ["Irith Pomeranz"], "year": 2015, "MAG papers": [{"PaperId": 2134943804, "PaperTitle": "test compaction by sharing of functional test sequences among logic blocks", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"purdue university": 1.0}}], "source": "ES"}, {"DBLP title": "ElastiStore: Flexible Elastic Buffering for Virtual-Channel-Based Networks on Chip.", "DBLP authors": ["Ioannis Seitanidis", "Anastasios Psarras", "Kypros Chrysanthou", "Chrysostomos Nicopoulos", "Giorgos Dimitrakopoulos"], "year": 2015, "MAG papers": [{"PaperId": 2143906836, "PaperTitle": "elastistore flexible elastic buffering for virtual channel based networks on chip", "Year": 2015, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"university of cyprus": 2.0, "democritus university of thrace": 3.0}}], "source": "ES"}, {"DBLP title": "Traffic-Based Virtual Channel Activation for Low-Power NoC.", "DBLP authors": ["Sayed Taha Muhammad", "Rabab Ezz-Eldin", "Magdy A. El-Moursy", "Ali A. El-Moursy", "Amr M. Refaat"], "year": 2015, "MAG papers": [{"PaperId": 2112387135, "PaperTitle": "traffic based virtual channel activation for low power noc", "Year": 2015, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"beni suef university": 2.0, "fayoum university": 1.0, "university of sharjah": 1.0, "mentor graphics": 1.0}}], "source": "ES"}, {"DBLP title": "Soft-Core Embedded-FPGA Based on Multistage Switching Networks: A Quantitative Analysis.", "DBLP authors": ["Matteo Cuppini", "Claudio Mucci", "Eleonora Franchi Scarselli"], "year": 2015, "MAG papers": [{"PaperId": 2142267062, "PaperTitle": "soft core embedded fpga based on multistage switching networks a quantitative analysis", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of bologna": 2.0, "stmicroelectronics": 1.0}}], "source": "ES"}, {"DBLP title": "RISO: Enforce Noninterfered Performance With Relaxed Network-on-Chip Isolation in Many-Core Cloud Processors.", "DBLP authors": ["Hang Lu", "Binzhang Fu", "Ying Wang", "Yinhe Han", "Guihai Yan", "Xiaowei Li"], "year": 2015, "MAG papers": [{"PaperId": 2128201112, "PaperTitle": "riso enforce noninterfered performance with relaxed network on chip isolation in many core cloud processors", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"chinese academy of sciences": 6.0}}], "source": "ES"}, {"DBLP title": "A Highly Efficient Ultralow Photovoltaic Power Harvesting System With MPPT for Internet of Things Smart Nodes.", "DBLP authors": ["Xiaosen Liu", "Edgar S\u00e1nchez-Sinencio"], "year": 2015, "MAG papers": [{"PaperId": 2122292919, "PaperTitle": "a highly efficient ultralow photovoltaic power harvesting system with mppt for internet of things smart nodes", "Year": 2015, "CitationCount": 44, "EstimatedCitation": 75, "Affiliations": {"texas a m university": 2.0}}], "source": "ES"}, {"DBLP title": "Parasitic-Aware Design of Integrated DC-DC Converters With Spiral Inductors.", "DBLP authors": ["Shuang Li", "Sami Smaili", "Yehia Massoud"], "year": 2015, "MAG papers": [{"PaperId": 2147972640, "PaperTitle": "parasitic aware design of integrated dc dc converters with spiral inductors", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"worcester polytechnic institute": 3.0}}], "source": "ES"}, {"DBLP title": "Energy Management on Battery-Powered Coarse-Grained Reconfigurable Platforms.", "DBLP authors": ["Peng Ouyang", "Shouyi Yin", "Leibo Liu", "Shaojun Wei"], "year": 2015, "MAG papers": [{"PaperId": 2114254342, "PaperTitle": "energy management on battery powered coarse grained reconfigurable platforms", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"tsinghua university": 4.0}}], "source": "ES"}, {"DBLP title": "Design and Low-Complexity Implementation of Matrix-Vector Multiplier for Iterative Methods in Communication Systems.", "DBLP authors": ["Tariq Alshawi", "Abdelouahab Bentrcia", "Saleh A. Alshebeili"], "year": 2015, "MAG papers": [{"PaperId": 2163527233, "PaperTitle": "design and low complexity implementation of matrix vector multiplier for iterative methods in communication systems", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"king saud university": 3.0}}], "source": "ES"}, {"DBLP title": "Improving the Linearity and Power Efficiency of Active Switched-Capacitor Filters in a Compact Die Area.", "DBLP authors": ["Yaohua Zhao", "Pui-In Mak", "Man-Kay Law", "Rui Paulo Martins"], "year": 2015, "MAG papers": [{"PaperId": 2172273943, "PaperTitle": "improving the linearity and power efficiency of active switched capacitor filters in a compact die area", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of macau": 4.0}}], "source": "ES"}, {"DBLP title": "Virtual Prototyper (ViPro): An SRAM Design Tool for Yield Constrained Optimization.", "DBLP authors": ["Jim Boley", "Peter Beshay", "Benton H. Calhoun"], "year": 2015, "MAG papers": [{"PaperId": 2112352821, "PaperTitle": "virtual prototyper vipro an sram design tool for yield constrained optimization", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of virginia": 3.0}}], "source": "ES"}, {"DBLP title": "Automatic Test Stimulus Generation for Diagnosis of RF Transceivers Using Model Parameter Estimation.", "DBLP authors": ["Aritra Banerjee", "Abhijit Chatterjee"], "year": 2015, "MAG papers": [{"PaperId": 2152106935, "PaperTitle": "automatic test stimulus generation for diagnosis of rf transceivers using model parameter estimation", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"georgia institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Energy Optimized Subthreshold VLSI Logic Family With Unbalanced Pull-Up/Down Network and Inverse Narrow-Width Techniques.", "DBLP authors": ["Mingzhong Li", "Chio-In Ieong", "Man-Kay Law", "Pui-In Mak", "Mang I Vai", "Sio-Hang Pun", "Rui Paulo Martins"], "year": 2015, "MAG papers": [{"PaperId": 2163728097, "PaperTitle": "energy optimized subthreshold vlsi logic family with unbalanced pull up down network and inverse narrow width techniques", "Year": 2015, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"university of macau": 6.0, "instituto superior tecnico": 1.0}}], "source": "ES"}, {"DBLP title": "Parallel Stimulus Generation Based on Model Checking for Coherence Protocol Verification.", "DBLP authors": ["Kang Zhao", "Wenbo Shen"], "year": 2015, "MAG papers": [{"PaperId": 2161784661, "PaperTitle": "parallel stimulus generation based on model checking for coherence protocol verification", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"tsinghua university": 1.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "Modeling and Layout Optimization for Tapered TSVs.", "DBLP authors": ["Tiantao Lu", "Ankur Srivastava"], "year": 2015, "MAG papers": [{"PaperId": 2123159753, "PaperTitle": "modeling and layout optimization for tapered tsvs", "Year": 2015, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"university of maryland college park": 2.0}}], "source": "ES"}, {"DBLP title": "Low-Leakage SRAM Wordline Drivers for the 28-nm UTBB FDSOI Technology.", "DBLP authors": ["Pasquale Corsonello", "Fabio Frustaci", "Stefania Perri"], "year": 2015, "MAG papers": [{"PaperId": 2171215694, "PaperTitle": "low leakage sram wordline drivers for the 28 nm utbb fdsoi technology", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "High-Throughput Power-Efficient VLSI Architecture of Fractional Motion Estimation for Ultra-HD HEVC Video Encoding.", "DBLP authors": ["Gang He", "Dajiang Zhou", "Yunsong Li", "Zhixiang Chen", "Tianruo Zhang", "Satoshi Goto"], "year": 2015, "MAG papers": [{"PaperId": 2148075065, "PaperTitle": "high throughput power efficient vlsi architecture of fractional motion estimation for ultra hd hevc video encoding", "Year": 2015, "CitationCount": 38, "EstimatedCitation": 60, "Affiliations": {"waseda university": 4.0, "xidian university": 2.0}}], "source": "ES"}, {"DBLP title": "On Temperature Dependency of Delay for Local, Intermediate, and Repeater Inserted Global Copper Interconnects.", "DBLP authors": ["Amirreza Alizadeh", "Reza Sarvari"], "year": 2015, "MAG papers": [{"PaperId": 2113159630, "PaperTitle": "on temperature dependency of delay for local intermediate and repeater inserted global copper interconnects", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"sharif university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "A High-SFDR 14-bit 500 MS/s Current-Steering D/A Converter in 0.18~\u00b5m CMOS.", "DBLP authors": ["Maliang Liu", "Zhangming Zhu", "Yintang Yang"], "year": 2015, "MAG papers": [], "source": null}]