// Seed: 590438710
module module_0 (
    input  wand  id_0,
    input  wand  id_1,
    output tri1  id_2,
    output uwire id_3,
    output wire  id_4,
    input  wand  id_5
);
  integer id_7;
  assign module_1.id_11 = 0;
  assign id_7 = -1;
endmodule
module module_1 (
    input tri0 id_0,
    input wand id_1,
    input wand id_2,
    input wor id_3,
    output tri0 id_4,
    output supply0 id_5,
    input tri0 id_6,
    output wire id_7,
    output wire id_8,
    output uwire id_9,
    input supply0 id_10,
    input wand id_11,
    output tri0 id_12,
    input uwire id_13,
    input tri0 id_14,
    input tri0 id_15,
    input tri id_16
);
  assign id_4 = -1'b0;
  wire id_18;
  wire id_19;
  module_0 modCall_1 (
      id_0,
      id_10,
      id_12,
      id_5,
      id_4,
      id_3
  );
  wire [-1 : -1] id_20;
endmodule
