circuit Top :
  module Core :
    input clock : Clock
    input reset : UInt<1>
    output io_dmem_addr : UInt<32>
    input io_dmem_rdata : UInt<32>
    output io_dmem_wen : UInt<1>
    output io_dmem_wdata : UInt<32>
    output io_imem_addr : UInt<32>
    input io_imem_inst : UInt<32>
    output io_exit : UInt<1>

    mem regfile : @[Core.scala 15:22]
      data-type => UInt<32>
      depth => 32
      read-latency => 0
      write-latency => 1
      reader => rs1_data_MPORT
      reader => rs2_data_MPORT
      writer => MPORT
      read-under-write => undefined
    reg pc_reg : UInt<32>, clock with :
      reset => (UInt<1>("h0"), pc_reg) @[Core.scala 18:25]
    reg io_dmem_wdata_REG : UInt<32>, clock with :
      reset => (UInt<1>("h0"), io_dmem_wdata_REG) @[Core.scala 20:29]
    reg io_dmem_wen_REG : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_dmem_wen_REG) @[Core.scala 21:27]
    reg io_dmem_addr_REG : UInt<32>, clock with :
      reset => (UInt<1>("h0"), io_dmem_addr_REG) @[Core.scala 22:28]
    node _pc_next_T = add(pc_reg, UInt<3>("h4")) @[Core.scala 28:33]
    node _pc_next_T_1 = tail(_pc_next_T, 1) @[Core.scala 28:33]
    node _pc_next_T_2 = and(io_imem_inst, UInt<7>("h7f")) @[Core.scala 30:15]
    node _pc_next_T_3 = eq(UInt<7>("h6f"), _pc_next_T_2) @[Core.scala 30:15]
    node _pc_next_T_4 = and(io_imem_inst, UInt<15>("h707f")) @[Core.scala 30:29]
    node _pc_next_T_5 = eq(UInt<7>("h67"), _pc_next_T_4) @[Core.scala 30:29]
    node _pc_next_T_6 = or(_pc_next_T_3, _pc_next_T_5) @[Core.scala 30:22]
    node _csignals_T = and(io_imem_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _csignals_T_1 = eq(UInt<14>("h2023"), _csignals_T) @[Lookup.scala 31:38]
    node _csignals_T_2 = and(io_imem_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _csignals_T_3 = eq(UInt<14>("h2003"), _csignals_T_2) @[Lookup.scala 31:38]
    node _csignals_T_4 = and(io_imem_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _csignals_T_5 = eq(UInt<6>("h33"), _csignals_T_4) @[Lookup.scala 31:38]
    node _csignals_T_6 = and(io_imem_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _csignals_T_7 = eq(UInt<5>("h13"), _csignals_T_6) @[Lookup.scala 31:38]
    node _csignals_T_8 = and(io_imem_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _csignals_T_9 = eq(UInt<31>("h40000033"), _csignals_T_8) @[Lookup.scala 31:38]
    node _csignals_T_10 = and(io_imem_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _csignals_T_11 = eq(UInt<15>("h7033"), _csignals_T_10) @[Lookup.scala 31:38]
    node _csignals_T_12 = and(io_imem_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _csignals_T_13 = eq(UInt<15>("h6033"), _csignals_T_12) @[Lookup.scala 31:38]
    node _csignals_T_14 = and(io_imem_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _csignals_T_15 = eq(UInt<15>("h4033"), _csignals_T_14) @[Lookup.scala 31:38]
    node _csignals_T_16 = and(io_imem_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _csignals_T_17 = eq(UInt<15>("h7013"), _csignals_T_16) @[Lookup.scala 31:38]
    node _csignals_T_18 = and(io_imem_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _csignals_T_19 = eq(UInt<15>("h6013"), _csignals_T_18) @[Lookup.scala 31:38]
    node _csignals_T_20 = and(io_imem_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _csignals_T_21 = eq(UInt<15>("h4013"), _csignals_T_20) @[Lookup.scala 31:38]
    node _csignals_T_22 = and(io_imem_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _csignals_T_23 = eq(UInt<13>("h1033"), _csignals_T_22) @[Lookup.scala 31:38]
    node _csignals_T_24 = and(io_imem_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _csignals_T_25 = eq(UInt<15>("h5033"), _csignals_T_24) @[Lookup.scala 31:38]
    node _csignals_T_26 = and(io_imem_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _csignals_T_27 = eq(UInt<31>("h40005033"), _csignals_T_26) @[Lookup.scala 31:38]
    node _csignals_T_28 = and(io_imem_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _csignals_T_29 = eq(UInt<13>("h1013"), _csignals_T_28) @[Lookup.scala 31:38]
    node _csignals_T_30 = and(io_imem_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _csignals_T_31 = eq(UInt<15>("h5013"), _csignals_T_30) @[Lookup.scala 31:38]
    node _csignals_T_32 = and(io_imem_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _csignals_T_33 = eq(UInt<31>("h40005013"), _csignals_T_32) @[Lookup.scala 31:38]
    node _csignals_T_34 = and(io_imem_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _csignals_T_35 = eq(UInt<14>("h2033"), _csignals_T_34) @[Lookup.scala 31:38]
    node _csignals_T_36 = and(io_imem_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _csignals_T_37 = eq(UInt<14>("h3033"), _csignals_T_36) @[Lookup.scala 31:38]
    node _csignals_T_38 = and(io_imem_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _csignals_T_39 = eq(UInt<14>("h2013"), _csignals_T_38) @[Lookup.scala 31:38]
    node _csignals_T_40 = and(io_imem_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _csignals_T_41 = eq(UInt<14>("h3013"), _csignals_T_40) @[Lookup.scala 31:38]
    node _csignals_T_42 = and(io_imem_inst, UInt<7>("h7f")) @[Lookup.scala 31:38]
    node _csignals_T_43 = eq(UInt<7>("h6f"), _csignals_T_42) @[Lookup.scala 31:38]
    node _csignals_T_44 = and(io_imem_inst, UInt<7>("h7f")) @[Lookup.scala 31:38]
    node _csignals_T_45 = eq(UInt<6>("h37"), _csignals_T_44) @[Lookup.scala 31:38]
    node _csignals_T_46 = and(io_imem_inst, UInt<7>("h7f")) @[Lookup.scala 31:38]
    node _csignals_T_47 = eq(UInt<5>("h17"), _csignals_T_46) @[Lookup.scala 31:38]
    node _csignals_T_48 = and(io_imem_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _csignals_T_49 = eq(UInt<7>("h67"), _csignals_T_48) @[Lookup.scala 31:38]
    node _csignals_T_50 = mux(_csignals_T_49, UInt<5>("h11"), UInt<5>("h0")) @[Lookup.scala 34:39]
    node _csignals_T_51 = mux(_csignals_T_47, UInt<5>("h1"), _csignals_T_50) @[Lookup.scala 34:39]
    node _csignals_T_52 = mux(_csignals_T_45, UInt<5>("h1"), _csignals_T_51) @[Lookup.scala 34:39]
    node _csignals_T_53 = mux(_csignals_T_43, UInt<5>("h1"), _csignals_T_52) @[Lookup.scala 34:39]
    node _csignals_T_54 = mux(_csignals_T_41, UInt<5>("ha"), _csignals_T_53) @[Lookup.scala 34:39]
    node _csignals_T_55 = mux(_csignals_T_39, UInt<5>("h9"), _csignals_T_54) @[Lookup.scala 34:39]
    node _csignals_T_56 = mux(_csignals_T_37, UInt<5>("ha"), _csignals_T_55) @[Lookup.scala 34:39]
    node _csignals_T_57 = mux(_csignals_T_35, UInt<5>("h9"), _csignals_T_56) @[Lookup.scala 34:39]
    node _csignals_T_58 = mux(_csignals_T_33, UInt<5>("h8"), _csignals_T_57) @[Lookup.scala 34:39]
    node _csignals_T_59 = mux(_csignals_T_31, UInt<5>("h7"), _csignals_T_58) @[Lookup.scala 34:39]
    node _csignals_T_60 = mux(_csignals_T_29, UInt<5>("h6"), _csignals_T_59) @[Lookup.scala 34:39]
    node _csignals_T_61 = mux(_csignals_T_27, UInt<5>("h8"), _csignals_T_60) @[Lookup.scala 34:39]
    node _csignals_T_62 = mux(_csignals_T_25, UInt<5>("h7"), _csignals_T_61) @[Lookup.scala 34:39]
    node _csignals_T_63 = mux(_csignals_T_23, UInt<5>("h6"), _csignals_T_62) @[Lookup.scala 34:39]
    node _csignals_T_64 = mux(_csignals_T_21, UInt<5>("h5"), _csignals_T_63) @[Lookup.scala 34:39]
    node _csignals_T_65 = mux(_csignals_T_19, UInt<5>("h4"), _csignals_T_64) @[Lookup.scala 34:39]
    node _csignals_T_66 = mux(_csignals_T_17, UInt<5>("h3"), _csignals_T_65) @[Lookup.scala 34:39]
    node _csignals_T_67 = mux(_csignals_T_15, UInt<5>("h5"), _csignals_T_66) @[Lookup.scala 34:39]
    node _csignals_T_68 = mux(_csignals_T_13, UInt<5>("h4"), _csignals_T_67) @[Lookup.scala 34:39]
    node _csignals_T_69 = mux(_csignals_T_11, UInt<5>("h3"), _csignals_T_68) @[Lookup.scala 34:39]
    node _csignals_T_70 = mux(_csignals_T_9, UInt<5>("h2"), _csignals_T_69) @[Lookup.scala 34:39]
    node _csignals_T_71 = mux(_csignals_T_7, UInt<5>("h1"), _csignals_T_70) @[Lookup.scala 34:39]
    node _csignals_T_72 = mux(_csignals_T_5, UInt<5>("h1"), _csignals_T_71) @[Lookup.scala 34:39]
    node _csignals_T_73 = mux(_csignals_T_3, UInt<5>("h1"), _csignals_T_72) @[Lookup.scala 34:39]
    node csignals_0 = mux(_csignals_T_1, UInt<5>("h1"), _csignals_T_73) @[Lookup.scala 34:39]
    node _alu_out_T = eq(csignals_0, UInt<5>("h1")) @[Core.scala 111:22]
    node _csignals_T_74 = mux(_csignals_T_49, UInt<2>("h1"), UInt<2>("h2")) @[Lookup.scala 34:39]
    node _csignals_T_75 = mux(_csignals_T_47, UInt<2>("h1"), _csignals_T_74) @[Lookup.scala 34:39]
    node _csignals_T_76 = mux(_csignals_T_45, UInt<2>("h2"), _csignals_T_75) @[Lookup.scala 34:39]
    node _csignals_T_77 = mux(_csignals_T_43, UInt<2>("h1"), _csignals_T_76) @[Lookup.scala 34:39]
    node _csignals_T_78 = mux(_csignals_T_41, UInt<2>("h0"), _csignals_T_77) @[Lookup.scala 34:39]
    node _csignals_T_79 = mux(_csignals_T_39, UInt<2>("h0"), _csignals_T_78) @[Lookup.scala 34:39]
    node _csignals_T_80 = mux(_csignals_T_37, UInt<2>("h0"), _csignals_T_79) @[Lookup.scala 34:39]
    node _csignals_T_81 = mux(_csignals_T_35, UInt<2>("h0"), _csignals_T_80) @[Lookup.scala 34:39]
    node _csignals_T_82 = mux(_csignals_T_33, UInt<2>("h0"), _csignals_T_81) @[Lookup.scala 34:39]
    node _csignals_T_83 = mux(_csignals_T_31, UInt<2>("h0"), _csignals_T_82) @[Lookup.scala 34:39]
    node _csignals_T_84 = mux(_csignals_T_29, UInt<2>("h0"), _csignals_T_83) @[Lookup.scala 34:39]
    node _csignals_T_85 = mux(_csignals_T_27, UInt<2>("h0"), _csignals_T_84) @[Lookup.scala 34:39]
    node _csignals_T_86 = mux(_csignals_T_25, UInt<2>("h0"), _csignals_T_85) @[Lookup.scala 34:39]
    node _csignals_T_87 = mux(_csignals_T_23, UInt<2>("h0"), _csignals_T_86) @[Lookup.scala 34:39]
    node _csignals_T_88 = mux(_csignals_T_21, UInt<2>("h0"), _csignals_T_87) @[Lookup.scala 34:39]
    node _csignals_T_89 = mux(_csignals_T_19, UInt<2>("h0"), _csignals_T_88) @[Lookup.scala 34:39]
    node _csignals_T_90 = mux(_csignals_T_17, UInt<2>("h0"), _csignals_T_89) @[Lookup.scala 34:39]
    node _csignals_T_91 = mux(_csignals_T_15, UInt<2>("h0"), _csignals_T_90) @[Lookup.scala 34:39]
    node _csignals_T_92 = mux(_csignals_T_13, UInt<2>("h0"), _csignals_T_91) @[Lookup.scala 34:39]
    node _csignals_T_93 = mux(_csignals_T_11, UInt<2>("h0"), _csignals_T_92) @[Lookup.scala 34:39]
    node _csignals_T_94 = mux(_csignals_T_9, UInt<2>("h0"), _csignals_T_93) @[Lookup.scala 34:39]
    node _csignals_T_95 = mux(_csignals_T_7, UInt<2>("h0"), _csignals_T_94) @[Lookup.scala 34:39]
    node _csignals_T_96 = mux(_csignals_T_5, UInt<2>("h0"), _csignals_T_95) @[Lookup.scala 34:39]
    node _csignals_T_97 = mux(_csignals_T_3, UInt<2>("h0"), _csignals_T_96) @[Lookup.scala 34:39]
    node csignals_1 = mux(_csignals_T_1, UInt<2>("h0"), _csignals_T_97) @[Lookup.scala 34:39]
    node _op1_data_T = eq(csignals_1, UInt<2>("h0")) @[Core.scala 92:18]
    node rs1_addr = bits(io_imem_inst, 19, 15) @[Core.scala 39:24]
    node _rs1_data_T = neq(rs1_addr, UInt<32>("h0")) @[Core.scala 41:34]
    node rs1_data = mux(_rs1_data_T, regfile.rs1_data_MPORT.data, UInt<32>("h0")) @[Core.scala 41:23]
    node _op1_data_T_1 = eq(csignals_1, UInt<2>("h1")) @[Core.scala 93:18]
    node _op1_data_T_2 = mux(_op1_data_T_1, pc_reg, UInt<32>("h0")) @[Mux.scala 101:16]
    node op1_data = mux(_op1_data_T, rs1_data, _op1_data_T_2) @[Mux.scala 101:16]
    node _csignals_T_98 = mux(_csignals_T_49, UInt<3>("h2"), UInt<3>("h0")) @[Lookup.scala 34:39]
    node _csignals_T_99 = mux(_csignals_T_47, UInt<3>("h5"), _csignals_T_98) @[Lookup.scala 34:39]
    node _csignals_T_100 = mux(_csignals_T_45, UInt<3>("h5"), _csignals_T_99) @[Lookup.scala 34:39]
    node _csignals_T_101 = mux(_csignals_T_43, UInt<3>("h4"), _csignals_T_100) @[Lookup.scala 34:39]
    node _csignals_T_102 = mux(_csignals_T_41, UInt<3>("h2"), _csignals_T_101) @[Lookup.scala 34:39]
    node _csignals_T_103 = mux(_csignals_T_39, UInt<3>("h2"), _csignals_T_102) @[Lookup.scala 34:39]
    node _csignals_T_104 = mux(_csignals_T_37, UInt<3>("h1"), _csignals_T_103) @[Lookup.scala 34:39]
    node _csignals_T_105 = mux(_csignals_T_35, UInt<3>("h1"), _csignals_T_104) @[Lookup.scala 34:39]
    node _csignals_T_106 = mux(_csignals_T_33, UInt<3>("h2"), _csignals_T_105) @[Lookup.scala 34:39]
    node _csignals_T_107 = mux(_csignals_T_31, UInt<3>("h2"), _csignals_T_106) @[Lookup.scala 34:39]
    node _csignals_T_108 = mux(_csignals_T_29, UInt<3>("h2"), _csignals_T_107) @[Lookup.scala 34:39]
    node _csignals_T_109 = mux(_csignals_T_27, UInt<3>("h1"), _csignals_T_108) @[Lookup.scala 34:39]
    node _csignals_T_110 = mux(_csignals_T_25, UInt<3>("h1"), _csignals_T_109) @[Lookup.scala 34:39]
    node _csignals_T_111 = mux(_csignals_T_23, UInt<3>("h1"), _csignals_T_110) @[Lookup.scala 34:39]
    node _csignals_T_112 = mux(_csignals_T_21, UInt<3>("h2"), _csignals_T_111) @[Lookup.scala 34:39]
    node _csignals_T_113 = mux(_csignals_T_19, UInt<3>("h2"), _csignals_T_112) @[Lookup.scala 34:39]
    node _csignals_T_114 = mux(_csignals_T_17, UInt<3>("h2"), _csignals_T_113) @[Lookup.scala 34:39]
    node _csignals_T_115 = mux(_csignals_T_15, UInt<3>("h1"), _csignals_T_114) @[Lookup.scala 34:39]
    node _csignals_T_116 = mux(_csignals_T_13, UInt<3>("h1"), _csignals_T_115) @[Lookup.scala 34:39]
    node _csignals_T_117 = mux(_csignals_T_11, UInt<3>("h1"), _csignals_T_116) @[Lookup.scala 34:39]
    node _csignals_T_118 = mux(_csignals_T_9, UInt<3>("h1"), _csignals_T_117) @[Lookup.scala 34:39]
    node _csignals_T_119 = mux(_csignals_T_7, UInt<3>("h2"), _csignals_T_118) @[Lookup.scala 34:39]
    node _csignals_T_120 = mux(_csignals_T_5, UInt<3>("h1"), _csignals_T_119) @[Lookup.scala 34:39]
    node _csignals_T_121 = mux(_csignals_T_3, UInt<3>("h2"), _csignals_T_120) @[Lookup.scala 34:39]
    node csignals_2 = mux(_csignals_T_1, UInt<3>("h3"), _csignals_T_121) @[Lookup.scala 34:39]
    node _op2_data_T = eq(csignals_2, UInt<3>("h1")) @[Core.scala 99:22]
    node rs2_addr = bits(io_imem_inst, 24, 20) @[Core.scala 40:24]
    node _rs2_data_T = neq(rs2_addr, UInt<32>("h0")) @[Core.scala 42:34]
    node rs2_data = mux(_rs2_data_T, regfile.rs2_data_MPORT.data, UInt<32>("h0")) @[Core.scala 42:23]
    node _op2_data_T_1 = eq(csignals_2, UInt<3>("h3")) @[Core.scala 100:22]
    node _imm_s_T = bits(io_imem_inst, 31, 25) @[Core.scala 43:25]
    node _imm_s_T_1 = bits(io_imem_inst, 11, 7) @[Core.scala 43:37]
    node imm_s = cat(_imm_s_T, _imm_s_T_1) @[Cat.scala 31:58]
    node _imm_s_sext_T = bits(imm_s, 11, 11) @[Core.scala 44:39]
    node _imm_s_sext_T_1 = bits(_imm_s_sext_T, 0, 0) @[Bitwise.scala 74:15]
    node _imm_s_sext_T_2 = mux(_imm_s_sext_T_1, UInt<20>("hfffff"), UInt<20>("h0")) @[Bitwise.scala 74:12]
    node imm_s_sext = cat(_imm_s_sext_T_2, imm_s) @[Cat.scala 31:58]
    node _op2_data_T_2 = eq(csignals_2, UInt<3>("h2")) @[Core.scala 101:22]
    node imm_i = bits(io_imem_inst, 31, 20) @[Core.scala 45:21]
    node _imm_i_sext_T = bits(imm_i, 11, 11) @[Core.scala 46:39]
    node _imm_i_sext_T_1 = bits(_imm_i_sext_T, 0, 0) @[Bitwise.scala 74:15]
    node _imm_i_sext_T_2 = mux(_imm_i_sext_T_1, UInt<20>("hfffff"), UInt<20>("h0")) @[Bitwise.scala 74:12]
    node imm_i_sext = cat(_imm_i_sext_T_2, imm_i) @[Cat.scala 31:58]
    node _op2_data_T_3 = eq(csignals_2, UInt<3>("h4")) @[Core.scala 102:22]
    node _imm_j_T = bits(io_imem_inst, 31, 31) @[Core.scala 48:25]
    node _imm_j_T_1 = bits(io_imem_inst, 19, 12) @[Core.scala 48:35]
    node imm_j_hi = cat(_imm_j_T, _imm_j_T_1) @[Cat.scala 31:58]
    node _imm_j_T_2 = bits(io_imem_inst, 20, 20) @[Core.scala 48:48]
    node _imm_j_T_3 = bits(io_imem_inst, 30, 21) @[Core.scala 48:58]
    node imm_j_lo = cat(_imm_j_T_2, _imm_j_T_3) @[Cat.scala 31:58]
    node imm_j = cat(imm_j_hi, imm_j_lo) @[Cat.scala 31:58]
    node _imm_j_text_T = bits(imm_j, 19, 19) @[Core.scala 49:39]
    node _imm_j_text_T_1 = bits(_imm_j_text_T, 0, 0) @[Bitwise.scala 74:15]
    node _imm_j_text_T_2 = mux(_imm_j_text_T_1, UInt<11>("h7ff"), UInt<11>("h0")) @[Bitwise.scala 74:12]
    node imm_j_text_hi = cat(_imm_j_text_T_2, imm_j) @[Cat.scala 31:58]
    node _imm_j_text_T_3 = dshr(UInt<1>("h0"), UInt<1>("h1")) @[Core.scala 49:54]
    node _imm_j_text_T_4 = bits(_imm_j_text_T_3, 0, 0) @[Core.scala 49:54]
    node imm_j_text = cat(imm_j_text_hi, _imm_j_text_T_4) @[Cat.scala 31:58]
    node _op2_data_T_4 = eq(csignals_2, UInt<3>("h5")) @[Core.scala 103:22]
    node imm_u = bits(io_imem_inst, 31, 12) @[Core.scala 50:25]
    node _imm_u_text_T = mux(UInt<1>("h0"), UInt<12>("hfff"), UInt<12>("h0")) @[Bitwise.scala 74:12]
    node imm_u_text = cat(imm_u, _imm_u_text_T) @[Cat.scala 31:58]
    node _op2_data_T_5 = mux(_op2_data_T_4, imm_u_text, UInt<32>("h0")) @[Mux.scala 101:16]
    node _op2_data_T_6 = mux(_op2_data_T_3, imm_j_text, _op2_data_T_5) @[Mux.scala 101:16]
    node _op2_data_T_7 = mux(_op2_data_T_2, imm_i_sext, _op2_data_T_6) @[Mux.scala 101:16]
    node _op2_data_T_8 = mux(_op2_data_T_1, imm_s_sext, _op2_data_T_7) @[Mux.scala 101:16]
    node op2_data = mux(_op2_data_T, rs2_data, _op2_data_T_8) @[Mux.scala 101:16]
    node _alu_out_T_1 = add(op1_data, op2_data) @[Core.scala 111:48]
    node _alu_out_T_2 = tail(_alu_out_T_1, 1) @[Core.scala 111:48]
    node _alu_out_T_3 = eq(csignals_0, UInt<5>("h2")) @[Core.scala 112:22]
    node _alu_out_T_4 = sub(op1_data, op2_data) @[Core.scala 112:48]
    node _alu_out_T_5 = tail(_alu_out_T_4, 1) @[Core.scala 112:48]
    node _alu_out_T_6 = eq(csignals_0, UInt<5>("h3")) @[Core.scala 113:22]
    node _alu_out_T_7 = and(op1_data, op2_data) @[Core.scala 113:48]
    node _alu_out_T_8 = eq(csignals_0, UInt<5>("h4")) @[Core.scala 114:22]
    node _alu_out_T_9 = or(op1_data, op2_data) @[Core.scala 114:48]
    node _alu_out_T_10 = eq(csignals_0, UInt<5>("h5")) @[Core.scala 115:22]
    node _alu_out_T_11 = xor(op1_data, op2_data) @[Core.scala 115:48]
    node _alu_out_T_12 = eq(csignals_0, UInt<5>("h6")) @[Core.scala 116:22]
    node _alu_out_T_13 = bits(op2_data, 4, 0) @[Core.scala 116:59]
    node _alu_out_T_14 = dshl(op1_data, _alu_out_T_13) @[Core.scala 116:48]
    node _alu_out_T_15 = bits(_alu_out_T_14, 31, 0) @[Core.scala 116:65]
    node _alu_out_T_16 = eq(csignals_0, UInt<5>("h7")) @[Core.scala 117:22]
    node _alu_out_T_17 = bits(op2_data, 4, 0) @[Core.scala 117:59]
    node _alu_out_T_18 = dshr(op1_data, _alu_out_T_17) @[Core.scala 117:48]
    node _alu_out_T_19 = eq(csignals_0, UInt<5>("h8")) @[Core.scala 118:22]
    node _alu_out_T_20 = asSInt(op1_data) @[Core.scala 118:54]
    node _alu_out_T_21 = bits(op2_data, 4, 0) @[Core.scala 118:68]
    node _alu_out_T_22 = dshr(_alu_out_T_20, _alu_out_T_21) @[Core.scala 118:57]
    node _alu_out_T_23 = asUInt(_alu_out_T_22) @[Core.scala 118:82]
    node _alu_out_T_24 = eq(csignals_0, UInt<5>("h9")) @[Core.scala 119:22]
    node _alu_out_T_25 = asSInt(op1_data) @[Core.scala 119:54]
    node _alu_out_T_26 = asSInt(op2_data) @[Core.scala 119:74]
    node _alu_out_T_27 = lt(_alu_out_T_25, _alu_out_T_26) @[Core.scala 119:57]
    node _alu_out_T_28 = eq(csignals_0, UInt<5>("ha")) @[Core.scala 120:22]
    node _alu_out_T_29 = lt(op1_data, op2_data) @[Core.scala 120:49]
    node _alu_out_T_30 = eq(csignals_0, UInt<5>("h11")) @[Core.scala 121:22]
    node _alu_out_T_31 = add(op1_data, op2_data) @[Core.scala 121:49]
    node _alu_out_T_32 = tail(_alu_out_T_31, 1) @[Core.scala 121:49]
    node _inv_one_T = mux(UInt<1>("h1"), UInt<31>("h7fffffff"), UInt<31>("h0")) @[Bitwise.scala 74:12]
    node _inv_one_T_1 = dshr(UInt<1>("h0"), UInt<1>("h1")) @[Core.scala 108:52]
    node _inv_one_T_2 = bits(_inv_one_T_1, 0, 0) @[Core.scala 108:52]
    node inv_one = cat(_inv_one_T, _inv_one_T_2) @[Cat.scala 31:58]
    node _alu_out_T_33 = and(_alu_out_T_32, inv_one) @[Core.scala 121:60]
    node _alu_out_T_34 = mux(_alu_out_T_30, _alu_out_T_33, UInt<32>("h0")) @[Mux.scala 101:16]
    node _alu_out_T_35 = mux(_alu_out_T_28, _alu_out_T_29, _alu_out_T_34) @[Mux.scala 101:16]
    node _alu_out_T_36 = mux(_alu_out_T_24, _alu_out_T_27, _alu_out_T_35) @[Mux.scala 101:16]
    node _alu_out_T_37 = mux(_alu_out_T_19, _alu_out_T_23, _alu_out_T_36) @[Mux.scala 101:16]
    node _alu_out_T_38 = mux(_alu_out_T_16, _alu_out_T_18, _alu_out_T_37) @[Mux.scala 101:16]
    node _alu_out_T_39 = mux(_alu_out_T_12, _alu_out_T_15, _alu_out_T_38) @[Mux.scala 101:16]
    node _alu_out_T_40 = mux(_alu_out_T_10, _alu_out_T_11, _alu_out_T_39) @[Mux.scala 101:16]
    node _alu_out_T_41 = mux(_alu_out_T_8, _alu_out_T_9, _alu_out_T_40) @[Mux.scala 101:16]
    node _alu_out_T_42 = mux(_alu_out_T_6, _alu_out_T_7, _alu_out_T_41) @[Mux.scala 101:16]
    node _alu_out_T_43 = mux(_alu_out_T_3, _alu_out_T_5, _alu_out_T_42) @[Mux.scala 101:16]
    node _alu_out_T_44 = mux(_alu_out_T, _alu_out_T_2, _alu_out_T_43) @[Mux.scala 101:16]
    node alu_out = _alu_out_T_44 @[Core.scala 109:13 27:23]
    node pc_next = mux(_pc_next_T_6, alu_out, _pc_next_T_1) @[Mux.scala 101:16]
    node _io_exit_T = eq(io_imem_inst, UInt<32>("h5872e24d")) @[Core.scala 35:22]
    node wb_addr = bits(io_imem_inst, 11, 7) @[Core.scala 47:23]
    node _csignals_T_122 = mux(_csignals_T_49, UInt<1>("h0"), UInt<1>("h0")) @[Lookup.scala 34:39]
    node _csignals_T_123 = mux(_csignals_T_47, UInt<1>("h0"), _csignals_T_122) @[Lookup.scala 34:39]
    node _csignals_T_124 = mux(_csignals_T_45, UInt<1>("h0"), _csignals_T_123) @[Lookup.scala 34:39]
    node _csignals_T_125 = mux(_csignals_T_43, UInt<1>("h0"), _csignals_T_124) @[Lookup.scala 34:39]
    node _csignals_T_126 = mux(_csignals_T_41, UInt<1>("h0"), _csignals_T_125) @[Lookup.scala 34:39]
    node _csignals_T_127 = mux(_csignals_T_39, UInt<1>("h0"), _csignals_T_126) @[Lookup.scala 34:39]
    node _csignals_T_128 = mux(_csignals_T_37, UInt<1>("h0"), _csignals_T_127) @[Lookup.scala 34:39]
    node _csignals_T_129 = mux(_csignals_T_35, UInt<1>("h0"), _csignals_T_128) @[Lookup.scala 34:39]
    node _csignals_T_130 = mux(_csignals_T_33, UInt<1>("h0"), _csignals_T_129) @[Lookup.scala 34:39]
    node _csignals_T_131 = mux(_csignals_T_31, UInt<1>("h0"), _csignals_T_130) @[Lookup.scala 34:39]
    node _csignals_T_132 = mux(_csignals_T_29, UInt<1>("h0"), _csignals_T_131) @[Lookup.scala 34:39]
    node _csignals_T_133 = mux(_csignals_T_27, UInt<1>("h0"), _csignals_T_132) @[Lookup.scala 34:39]
    node _csignals_T_134 = mux(_csignals_T_25, UInt<1>("h0"), _csignals_T_133) @[Lookup.scala 34:39]
    node _csignals_T_135 = mux(_csignals_T_23, UInt<1>("h0"), _csignals_T_134) @[Lookup.scala 34:39]
    node _csignals_T_136 = mux(_csignals_T_21, UInt<1>("h0"), _csignals_T_135) @[Lookup.scala 34:39]
    node _csignals_T_137 = mux(_csignals_T_19, UInt<1>("h0"), _csignals_T_136) @[Lookup.scala 34:39]
    node _csignals_T_138 = mux(_csignals_T_17, UInt<1>("h0"), _csignals_T_137) @[Lookup.scala 34:39]
    node _csignals_T_139 = mux(_csignals_T_15, UInt<1>("h0"), _csignals_T_138) @[Lookup.scala 34:39]
    node _csignals_T_140 = mux(_csignals_T_13, UInt<1>("h0"), _csignals_T_139) @[Lookup.scala 34:39]
    node _csignals_T_141 = mux(_csignals_T_11, UInt<1>("h0"), _csignals_T_140) @[Lookup.scala 34:39]
    node _csignals_T_142 = mux(_csignals_T_9, UInt<1>("h0"), _csignals_T_141) @[Lookup.scala 34:39]
    node _csignals_T_143 = mux(_csignals_T_7, UInt<1>("h0"), _csignals_T_142) @[Lookup.scala 34:39]
    node _csignals_T_144 = mux(_csignals_T_5, UInt<1>("h0"), _csignals_T_143) @[Lookup.scala 34:39]
    node _csignals_T_145 = mux(_csignals_T_3, UInt<1>("h0"), _csignals_T_144) @[Lookup.scala 34:39]
    node csignals_3 = mux(_csignals_T_1, UInt<1>("h1"), _csignals_T_145) @[Lookup.scala 34:39]
    node _csignals_T_146 = mux(_csignals_T_49, UInt<1>("h1"), UInt<1>("h0")) @[Lookup.scala 34:39]
    node _csignals_T_147 = mux(_csignals_T_47, UInt<1>("h1"), _csignals_T_146) @[Lookup.scala 34:39]
    node _csignals_T_148 = mux(_csignals_T_45, UInt<1>("h1"), _csignals_T_147) @[Lookup.scala 34:39]
    node _csignals_T_149 = mux(_csignals_T_43, UInt<1>("h1"), _csignals_T_148) @[Lookup.scala 34:39]
    node _csignals_T_150 = mux(_csignals_T_41, UInt<1>("h1"), _csignals_T_149) @[Lookup.scala 34:39]
    node _csignals_T_151 = mux(_csignals_T_39, UInt<1>("h1"), _csignals_T_150) @[Lookup.scala 34:39]
    node _csignals_T_152 = mux(_csignals_T_37, UInt<1>("h1"), _csignals_T_151) @[Lookup.scala 34:39]
    node _csignals_T_153 = mux(_csignals_T_35, UInt<1>("h1"), _csignals_T_152) @[Lookup.scala 34:39]
    node _csignals_T_154 = mux(_csignals_T_33, UInt<1>("h1"), _csignals_T_153) @[Lookup.scala 34:39]
    node _csignals_T_155 = mux(_csignals_T_31, UInt<1>("h1"), _csignals_T_154) @[Lookup.scala 34:39]
    node _csignals_T_156 = mux(_csignals_T_29, UInt<1>("h1"), _csignals_T_155) @[Lookup.scala 34:39]
    node _csignals_T_157 = mux(_csignals_T_27, UInt<1>("h1"), _csignals_T_156) @[Lookup.scala 34:39]
    node _csignals_T_158 = mux(_csignals_T_25, UInt<1>("h1"), _csignals_T_157) @[Lookup.scala 34:39]
    node _csignals_T_159 = mux(_csignals_T_23, UInt<1>("h1"), _csignals_T_158) @[Lookup.scala 34:39]
    node _csignals_T_160 = mux(_csignals_T_21, UInt<1>("h1"), _csignals_T_159) @[Lookup.scala 34:39]
    node _csignals_T_161 = mux(_csignals_T_19, UInt<1>("h1"), _csignals_T_160) @[Lookup.scala 34:39]
    node _csignals_T_162 = mux(_csignals_T_17, UInt<1>("h1"), _csignals_T_161) @[Lookup.scala 34:39]
    node _csignals_T_163 = mux(_csignals_T_15, UInt<1>("h1"), _csignals_T_162) @[Lookup.scala 34:39]
    node _csignals_T_164 = mux(_csignals_T_13, UInt<1>("h1"), _csignals_T_163) @[Lookup.scala 34:39]
    node _csignals_T_165 = mux(_csignals_T_11, UInt<1>("h1"), _csignals_T_164) @[Lookup.scala 34:39]
    node _csignals_T_166 = mux(_csignals_T_9, UInt<1>("h1"), _csignals_T_165) @[Lookup.scala 34:39]
    node _csignals_T_167 = mux(_csignals_T_7, UInt<1>("h1"), _csignals_T_166) @[Lookup.scala 34:39]
    node _csignals_T_168 = mux(_csignals_T_5, UInt<1>("h1"), _csignals_T_167) @[Lookup.scala 34:39]
    node _csignals_T_169 = mux(_csignals_T_3, UInt<1>("h1"), _csignals_T_168) @[Lookup.scala 34:39]
    node csignals_4 = mux(_csignals_T_1, UInt<1>("h0"), _csignals_T_169) @[Lookup.scala 34:39]
    node _csignals_T_170 = mux(_csignals_T_49, UInt<3>("h2"), UInt<3>("h0")) @[Lookup.scala 34:39]
    node _csignals_T_171 = mux(_csignals_T_47, UInt<3>("h0"), _csignals_T_170) @[Lookup.scala 34:39]
    node _csignals_T_172 = mux(_csignals_T_45, UInt<3>("h0"), _csignals_T_171) @[Lookup.scala 34:39]
    node _csignals_T_173 = mux(_csignals_T_43, UInt<3>("h2"), _csignals_T_172) @[Lookup.scala 34:39]
    node _csignals_T_174 = mux(_csignals_T_41, UInt<3>("h0"), _csignals_T_173) @[Lookup.scala 34:39]
    node _csignals_T_175 = mux(_csignals_T_39, UInt<3>("h0"), _csignals_T_174) @[Lookup.scala 34:39]
    node _csignals_T_176 = mux(_csignals_T_37, UInt<3>("h0"), _csignals_T_175) @[Lookup.scala 34:39]
    node _csignals_T_177 = mux(_csignals_T_35, UInt<3>("h0"), _csignals_T_176) @[Lookup.scala 34:39]
    node _csignals_T_178 = mux(_csignals_T_33, UInt<3>("h0"), _csignals_T_177) @[Lookup.scala 34:39]
    node _csignals_T_179 = mux(_csignals_T_31, UInt<3>("h0"), _csignals_T_178) @[Lookup.scala 34:39]
    node _csignals_T_180 = mux(_csignals_T_29, UInt<3>("h0"), _csignals_T_179) @[Lookup.scala 34:39]
    node _csignals_T_181 = mux(_csignals_T_27, UInt<3>("h0"), _csignals_T_180) @[Lookup.scala 34:39]
    node _csignals_T_182 = mux(_csignals_T_25, UInt<3>("h0"), _csignals_T_181) @[Lookup.scala 34:39]
    node _csignals_T_183 = mux(_csignals_T_23, UInt<3>("h0"), _csignals_T_182) @[Lookup.scala 34:39]
    node _csignals_T_184 = mux(_csignals_T_21, UInt<3>("h0"), _csignals_T_183) @[Lookup.scala 34:39]
    node _csignals_T_185 = mux(_csignals_T_19, UInt<3>("h0"), _csignals_T_184) @[Lookup.scala 34:39]
    node _csignals_T_186 = mux(_csignals_T_17, UInt<3>("h0"), _csignals_T_185) @[Lookup.scala 34:39]
    node _csignals_T_187 = mux(_csignals_T_15, UInt<3>("h0"), _csignals_T_186) @[Lookup.scala 34:39]
    node _csignals_T_188 = mux(_csignals_T_13, UInt<3>("h0"), _csignals_T_187) @[Lookup.scala 34:39]
    node _csignals_T_189 = mux(_csignals_T_11, UInt<3>("h0"), _csignals_T_188) @[Lookup.scala 34:39]
    node _csignals_T_190 = mux(_csignals_T_9, UInt<3>("h0"), _csignals_T_189) @[Lookup.scala 34:39]
    node _csignals_T_191 = mux(_csignals_T_7, UInt<3>("h0"), _csignals_T_190) @[Lookup.scala 34:39]
    node _csignals_T_192 = mux(_csignals_T_5, UInt<3>("h0"), _csignals_T_191) @[Lookup.scala 34:39]
    node _csignals_T_193 = mux(_csignals_T_3, UInt<3>("h1"), _csignals_T_192) @[Lookup.scala 34:39]
    node csignals_5 = mux(_csignals_T_1, UInt<3>("h0"), _csignals_T_193) @[Lookup.scala 34:39]
    node _csignals_T_194 = mux(_csignals_T_49, UInt<3>("h0"), UInt<3>("h0")) @[Lookup.scala 34:39]
    node _csignals_T_195 = mux(_csignals_T_47, UInt<3>("h0"), _csignals_T_194) @[Lookup.scala 34:39]
    node _csignals_T_196 = mux(_csignals_T_45, UInt<3>("h0"), _csignals_T_195) @[Lookup.scala 34:39]
    node _csignals_T_197 = mux(_csignals_T_43, UInt<3>("h0"), _csignals_T_196) @[Lookup.scala 34:39]
    node _csignals_T_198 = mux(_csignals_T_41, UInt<3>("h0"), _csignals_T_197) @[Lookup.scala 34:39]
    node _csignals_T_199 = mux(_csignals_T_39, UInt<3>("h0"), _csignals_T_198) @[Lookup.scala 34:39]
    node _csignals_T_200 = mux(_csignals_T_37, UInt<3>("h0"), _csignals_T_199) @[Lookup.scala 34:39]
    node _csignals_T_201 = mux(_csignals_T_35, UInt<3>("h0"), _csignals_T_200) @[Lookup.scala 34:39]
    node _csignals_T_202 = mux(_csignals_T_33, UInt<3>("h0"), _csignals_T_201) @[Lookup.scala 34:39]
    node _csignals_T_203 = mux(_csignals_T_31, UInt<3>("h0"), _csignals_T_202) @[Lookup.scala 34:39]
    node _csignals_T_204 = mux(_csignals_T_29, UInt<3>("h0"), _csignals_T_203) @[Lookup.scala 34:39]
    node _csignals_T_205 = mux(_csignals_T_27, UInt<3>("h0"), _csignals_T_204) @[Lookup.scala 34:39]
    node _csignals_T_206 = mux(_csignals_T_25, UInt<3>("h0"), _csignals_T_205) @[Lookup.scala 34:39]
    node _csignals_T_207 = mux(_csignals_T_23, UInt<3>("h0"), _csignals_T_206) @[Lookup.scala 34:39]
    node _csignals_T_208 = mux(_csignals_T_21, UInt<3>("h0"), _csignals_T_207) @[Lookup.scala 34:39]
    node _csignals_T_209 = mux(_csignals_T_19, UInt<3>("h0"), _csignals_T_208) @[Lookup.scala 34:39]
    node _csignals_T_210 = mux(_csignals_T_17, UInt<3>("h0"), _csignals_T_209) @[Lookup.scala 34:39]
    node _csignals_T_211 = mux(_csignals_T_15, UInt<3>("h0"), _csignals_T_210) @[Lookup.scala 34:39]
    node _csignals_T_212 = mux(_csignals_T_13, UInt<3>("h0"), _csignals_T_211) @[Lookup.scala 34:39]
    node _csignals_T_213 = mux(_csignals_T_11, UInt<3>("h0"), _csignals_T_212) @[Lookup.scala 34:39]
    node _csignals_T_214 = mux(_csignals_T_9, UInt<3>("h0"), _csignals_T_213) @[Lookup.scala 34:39]
    node _csignals_T_215 = mux(_csignals_T_7, UInt<3>("h0"), _csignals_T_214) @[Lookup.scala 34:39]
    node _csignals_T_216 = mux(_csignals_T_5, UInt<3>("h0"), _csignals_T_215) @[Lookup.scala 34:39]
    node _csignals_T_217 = mux(_csignals_T_3, UInt<3>("h0"), _csignals_T_216) @[Lookup.scala 34:39]
    node csignals_6 = mux(_csignals_T_1, UInt<3>("h0"), _csignals_T_217) @[Lookup.scala 34:39]
    node _wb_data_T = eq(csignals_5, UInt<3>("h1")) @[Core.scala 135:17]
    node _wb_data_T_1 = eq(csignals_5, UInt<3>("h2")) @[Core.scala 136:17]
    node _wb_data_T_2 = add(pc_reg, UInt<3>("h4")) @[Core.scala 136:38]
    node _wb_data_T_3 = tail(_wb_data_T_2, 1) @[Core.scala 136:38]
    node _wb_data_T_4 = mux(_wb_data_T_1, _wb_data_T_3, alu_out) @[Mux.scala 101:16]
    node wb_data = mux(_wb_data_T, io_dmem_rdata, _wb_data_T_4) @[Mux.scala 101:16]
    node _T = eq(csignals_4, UInt<1>("h1")) @[Core.scala 140:17]
    node _GEN_0 = validif(_T, wb_addr) @[Core.scala 140:27 141:16]
    node _GEN_1 = validif(_T, clock) @[Core.scala 140:27 141:16]
    node _GEN_2 = mux(_T, UInt<1>("h1"), UInt<1>("h0")) @[Core.scala 140:27 141:16 15:22]
    node _GEN_3 = validif(_T, UInt<1>("h1")) @[Core.scala 140:27 141:26]
    node _GEN_4 = validif(_T, wb_data) @[Core.scala 140:27 141:26]
    node _T_1 = asUInt(reset) @[Core.scala 156:9]
    node _T_2 = eq(_T_1, UInt<1>("h0")) @[Core.scala 156:9]
    node _T_3 = asUInt(reset) @[Core.scala 157:9]
    node _T_4 = eq(_T_3, UInt<1>("h0")) @[Core.scala 157:9]
    node _T_5 = asUInt(reset) @[Core.scala 158:9]
    node _T_6 = eq(_T_5, UInt<1>("h0")) @[Core.scala 158:9]
    node _T_7 = asUInt(reset) @[Core.scala 159:9]
    node _T_8 = eq(_T_7, UInt<1>("h0")) @[Core.scala 159:9]
    node _T_9 = asUInt(reset) @[Core.scala 160:9]
    node _T_10 = eq(_T_9, UInt<1>("h0")) @[Core.scala 160:9]
    node _T_11 = asUInt(reset) @[Core.scala 161:9]
    node _T_12 = eq(_T_11, UInt<1>("h0")) @[Core.scala 161:9]
    node _T_13 = asUInt(reset) @[Core.scala 162:9]
    node _T_14 = eq(_T_13, UInt<1>("h0")) @[Core.scala 162:9]
    node _T_15 = asUInt(reset) @[Core.scala 163:9]
    node _T_16 = eq(_T_15, UInt<1>("h0")) @[Core.scala 163:9]
    node _T_17 = asUInt(reset) @[Core.scala 164:9]
    node _T_18 = eq(_T_17, UInt<1>("h0")) @[Core.scala 164:9]
    node _T_19 = asUInt(reset) @[Core.scala 166:9]
    node _T_20 = eq(_T_19, UInt<1>("h0")) @[Core.scala 166:9]
    node _T_21 = asUInt(reset) @[Core.scala 167:9]
    node _T_22 = eq(_T_21, UInt<1>("h0")) @[Core.scala 167:9]
    node _T_23 = asUInt(reset) @[Core.scala 168:9]
    node _T_24 = eq(_T_23, UInt<1>("h0")) @[Core.scala 168:9]
    node _T_25 = asUInt(reset) @[Core.scala 169:9]
    node _T_26 = eq(_T_25, UInt<1>("h0")) @[Core.scala 169:9]
    node _T_27 = asUInt(reset) @[Core.scala 170:9]
    node _T_28 = eq(_T_27, UInt<1>("h0")) @[Core.scala 170:9]
    node _T_29 = asUInt(reset) @[Core.scala 171:9]
    node _T_30 = eq(_T_29, UInt<1>("h0")) @[Core.scala 171:9]
    node _T_31 = asUInt(reset) @[Core.scala 172:9]
    node _T_32 = eq(_T_31, UInt<1>("h0")) @[Core.scala 172:9]
    node _T_33 = asUInt(reset) @[Core.scala 173:9]
    node _T_34 = eq(_T_33, UInt<1>("h0")) @[Core.scala 173:9]
    node _T_35 = asUInt(reset) @[Core.scala 174:9]
    node _T_36 = eq(_T_35, UInt<1>("h0")) @[Core.scala 174:9]
    node _T_37 = asUInt(reset) @[Core.scala 175:9]
    node _T_38 = eq(_T_37, UInt<1>("h0")) @[Core.scala 175:9]
    node _T_39 = asUInt(reset) @[Core.scala 176:9]
    node _T_40 = eq(_T_39, UInt<1>("h0")) @[Core.scala 176:9]
    io_dmem_addr <= alu_out @[Core.scala 129:21]
    io_dmem_wen <= csignals_3 @[Core.scala 128:21]
    io_dmem_wdata <= rs2_data @[Core.scala 130:23]
    io_imem_addr <= pc_reg @[Core.scala 26:18]
    io_exit <= _io_exit_T @[Core.scala 35:13]
    regfile.rs1_data_MPORT.addr <= rs1_addr @[Core.scala 41:62]
    regfile.rs1_data_MPORT.en <= UInt<1>("h1") @[Core.scala 41:62]
    regfile.rs1_data_MPORT.clk <= clock @[Core.scala 41:62]
    regfile.rs2_data_MPORT.addr <= rs2_addr @[Core.scala 42:62]
    regfile.rs2_data_MPORT.en <= UInt<1>("h1") @[Core.scala 42:62]
    regfile.rs2_data_MPORT.clk <= clock @[Core.scala 42:62]
    regfile.MPORT.addr <= _GEN_0
    regfile.MPORT.en <= _GEN_2
    regfile.MPORT.clk <= _GEN_1
    regfile.MPORT.data <= _GEN_4
    regfile.MPORT.mask <= _GEN_3
    pc_reg <= mux(reset, UInt<32>("h0"), pc_next) @[Core.scala 18:{25,25} 34:11]
    io_dmem_wdata_REG <= mux(reset, UInt<32>("h0"), io_dmem_wdata_REG) @[Core.scala 20:{29,29,29}]
    io_dmem_wen_REG <= mux(reset, UInt<1>("h0"), io_dmem_wen_REG) @[Core.scala 21:{27,27,27}]
    io_dmem_addr_REG <= mux(reset, UInt<32>("h0"), io_dmem_addr_REG) @[Core.scala 22:{28,28,28}]
    printf(clock, and(and(UInt<1>("h1"), _T_2), UInt<1>("h1")), "pc_reg     : 0x%x\n", pc_reg) : printf @[Core.scala 156:9]
    printf(clock, and(and(UInt<1>("h1"), _T_4), UInt<1>("h1")), "inst       : 0x%x\n", io_imem_inst) : printf_1 @[Core.scala 157:9]
    printf(clock, and(and(UInt<1>("h1"), _T_6), UInt<1>("h1")), "===LW===\n") : printf_2 @[Core.scala 158:9]
    printf(clock, and(and(UInt<1>("h1"), _T_8), UInt<1>("h1")), "rs1_addr (addr of regfile for \"mem addr\"): %d\t", rs1_addr) : printf_3 @[Core.scala 159:9]
    printf(clock, and(and(UInt<1>("h1"), _T_10), UInt<1>("h1")), "rs1_data (\"addr for mem\"): 0x%x\n", rs1_data) : printf_4 @[Core.scala 160:9]
    printf(clock, and(and(UInt<1>("h1"), _T_12), UInt<1>("h1")), "imm_i: %d\t", imm_i) : printf_5 @[Core.scala 161:9]
    printf(clock, and(and(UInt<1>("h1"), _T_14), UInt<1>("h1")), "imm_i_sext: %d\n", imm_i_sext) : printf_6 @[Core.scala 162:9]
    printf(clock, and(and(UInt<1>("h1"), _T_16), UInt<1>("h1")), "rd/wb_addr (addr of regfile for mem date)   : %d\n", wb_addr) : printf_7 @[Core.scala 163:9]
    printf(clock, and(and(UInt<1>("h1"), _T_18), UInt<1>("h1")), " (load mem data)  : 0x%x\n", wb_data) : printf_8 @[Core.scala 164:9]
    printf(clock, and(and(UInt<1>("h1"), _T_20), UInt<1>("h1")), "===SW===\n") : printf_9 @[Core.scala 166:9]
    printf(clock, and(and(UInt<1>("h1"), _T_22), UInt<1>("h1")), "save mem addr pointer (rs1_addr)   : %d\t", rs1_addr) : printf_10 @[Core.scala 167:9]
    printf(clock, and(and(UInt<1>("h1"), _T_24), UInt<1>("h1")), "save mem addr (rs1_data): 0x%x\n", rs1_data) : printf_11 @[Core.scala 168:9]
    printf(clock, and(and(UInt<1>("h1"), _T_26), UInt<1>("h1")), "imm_s  : %d\t", imm_s) : printf_12 @[Core.scala 169:9]
    printf(clock, and(and(UInt<1>("h1"), _T_28), UInt<1>("h1")), "imm_s_sext  : %d\n", imm_s_sext) : printf_13 @[Core.scala 170:9]
    printf(clock, and(and(UInt<1>("h1"), _T_30), UInt<1>("h1")), "save mem data ponter (rs2_addr)   : %d\t", rs2_addr) : printf_14 @[Core.scala 171:9]
    printf(clock, and(and(UInt<1>("h1"), _T_32), UInt<1>("h1")), "save mem data (rs2_data): 0x%x\n", rs2_data) : printf_15 @[Core.scala 172:9]
    printf(clock, and(and(UInt<1>("h1"), _T_34), UInt<1>("h1")), "dmem.addr  : %d\n", io_dmem_addr) : printf_16 @[Core.scala 173:9]
    printf(clock, and(and(UInt<1>("h1"), _T_36), UInt<1>("h1")), "dmem.wen   : %d\n", io_dmem_wen) : printf_17 @[Core.scala 174:9]
    printf(clock, and(and(UInt<1>("h1"), _T_38), UInt<1>("h1")), "dmem.wdata : 0x%x\n", io_dmem_wdata) : printf_18 @[Core.scala 175:9]
    printf(clock, and(and(UInt<1>("h1"), _T_40), UInt<1>("h1")), "---------\n") : printf_19 @[Core.scala 176:9]

  module Memory :
    input clock : Clock
    input reset : UInt<1>
    input io_imem_addr : UInt<32>
    output io_imem_inst : UInt<32>
    input io_dmem_addr : UInt<32>
    output io_dmem_rdata : UInt<32>
    input io_dmem_wen : UInt<1>
    input io_dmem_wdata : UInt<32>

    mem mem : @[Memory.scala 25:18]
      data-type => UInt<8>
      depth => 16384
      read-latency => 0
      write-latency => 1
      reader => io_imem_inst_MPORT
      reader => io_imem_inst_MPORT_1
      reader => io_imem_inst_MPORT_2
      reader => io_imem_inst_MPORT_3
      reader => io_dmem_rdata_MPORT
      reader => io_dmem_rdata_MPORT_1
      reader => io_dmem_rdata_MPORT_2
      reader => io_dmem_rdata_MPORT_3
      writer => MPORT
      writer => MPORT_1
      writer => MPORT_2
      writer => MPORT_3
      read-under-write => undefined
    node _io_imem_inst_T = add(io_imem_addr, UInt<32>("h3")) @[Memory.scala 30:22]
    node _io_imem_inst_T_1 = tail(_io_imem_inst_T, 1) @[Memory.scala 30:22]
    node _io_imem_inst_T_2 = bits(_io_imem_inst_T_1, 13, 0) @[Memory.scala 30:8]
    node _io_imem_inst_T_3 = add(io_imem_addr, UInt<32>("h2")) @[Memory.scala 31:22]
    node _io_imem_inst_T_4 = tail(_io_imem_inst_T_3, 1) @[Memory.scala 31:22]
    node _io_imem_inst_T_5 = bits(_io_imem_inst_T_4, 13, 0) @[Memory.scala 31:8]
    node _io_imem_inst_T_6 = add(io_imem_addr, UInt<32>("h1")) @[Memory.scala 32:22]
    node _io_imem_inst_T_7 = tail(_io_imem_inst_T_6, 1) @[Memory.scala 32:22]
    node _io_imem_inst_T_8 = bits(_io_imem_inst_T_7, 13, 0) @[Memory.scala 32:8]
    node _io_imem_inst_T_9 = bits(io_imem_addr, 13, 0) @[Memory.scala 33:8]
    node io_imem_inst_lo = cat(mem.io_imem_inst_MPORT_2.data, mem.io_imem_inst_MPORT_3.data) @[Cat.scala 31:58]
    node io_imem_inst_hi = cat(mem.io_imem_inst_MPORT.data, mem.io_imem_inst_MPORT_1.data) @[Cat.scala 31:58]
    node _io_imem_inst_T_10 = cat(io_imem_inst_hi, io_imem_inst_lo) @[Cat.scala 31:58]
    node _io_dmem_rdata_T = add(io_dmem_addr, UInt<32>("h3")) @[Memory.scala 36:22]
    node _io_dmem_rdata_T_1 = tail(_io_dmem_rdata_T, 1) @[Memory.scala 36:22]
    node _io_dmem_rdata_T_2 = bits(_io_dmem_rdata_T_1, 13, 0) @[Memory.scala 36:8]
    node _io_dmem_rdata_T_3 = add(io_dmem_addr, UInt<32>("h2")) @[Memory.scala 37:22]
    node _io_dmem_rdata_T_4 = tail(_io_dmem_rdata_T_3, 1) @[Memory.scala 37:22]
    node _io_dmem_rdata_T_5 = bits(_io_dmem_rdata_T_4, 13, 0) @[Memory.scala 37:8]
    node _io_dmem_rdata_T_6 = add(io_dmem_addr, UInt<32>("h1")) @[Memory.scala 38:22]
    node _io_dmem_rdata_T_7 = tail(_io_dmem_rdata_T_6, 1) @[Memory.scala 38:22]
    node _io_dmem_rdata_T_8 = bits(_io_dmem_rdata_T_7, 13, 0) @[Memory.scala 38:8]
    node _io_dmem_rdata_T_9 = bits(io_dmem_addr, 13, 0) @[Memory.scala 39:8]
    node io_dmem_rdata_lo = cat(mem.io_dmem_rdata_MPORT_2.data, mem.io_dmem_rdata_MPORT_3.data) @[Cat.scala 31:58]
    node io_dmem_rdata_hi = cat(mem.io_dmem_rdata_MPORT.data, mem.io_dmem_rdata_MPORT_1.data) @[Cat.scala 31:58]
    node _io_dmem_rdata_T_10 = cat(io_dmem_rdata_hi, io_dmem_rdata_lo) @[Cat.scala 31:58]
    node _T = bits(io_dmem_addr, 13, 0) @[Memory.scala 43:8]
    node _T_1 = bits(io_dmem_wdata, 7, 0) @[Memory.scala 43:39]
    node _T_2 = add(io_dmem_addr, UInt<1>("h1")) @[Memory.scala 44:21]
    node _T_3 = tail(_T_2, 1) @[Memory.scala 44:21]
    node _T_4 = bits(_T_3, 13, 0) @[Memory.scala 44:8]
    node _T_5 = bits(io_dmem_wdata, 15, 8) @[Memory.scala 44:43]
    node _T_6 = add(io_dmem_addr, UInt<2>("h2")) @[Memory.scala 45:21]
    node _T_7 = tail(_T_6, 1) @[Memory.scala 45:21]
    node _T_8 = bits(_T_7, 13, 0) @[Memory.scala 45:8]
    node _T_9 = bits(io_dmem_wdata, 23, 16) @[Memory.scala 45:43]
    node _T_10 = add(io_dmem_addr, UInt<2>("h3")) @[Memory.scala 46:21]
    node _T_11 = tail(_T_10, 1) @[Memory.scala 46:21]
    node _T_12 = bits(_T_11, 13, 0) @[Memory.scala 46:8]
    node _T_13 = bits(io_dmem_wdata, 31, 24) @[Memory.scala 46:43]
    node _GEN_0 = validif(io_dmem_wen, _T) @[Memory.scala 42:21 43:8]
    node _GEN_1 = validif(io_dmem_wen, clock) @[Memory.scala 42:21 43:8]
    node _GEN_2 = mux(io_dmem_wen, UInt<1>("h1"), UInt<1>("h0")) @[Memory.scala 25:18 42:21 43:8]
    node _GEN_3 = validif(io_dmem_wen, UInt<1>("h1")) @[Memory.scala 42:21 43:23]
    node _GEN_4 = validif(io_dmem_wen, _T_1) @[Memory.scala 42:21 43:23]
    node _GEN_5 = validif(io_dmem_wen, _T_4) @[Memory.scala 42:21 44:8]
    node _GEN_6 = validif(io_dmem_wen, _T_5) @[Memory.scala 42:21 44:27]
    node _GEN_7 = validif(io_dmem_wen, _T_8) @[Memory.scala 42:21 45:8]
    node _GEN_8 = validif(io_dmem_wen, _T_9) @[Memory.scala 42:21 45:27]
    node _GEN_9 = validif(io_dmem_wen, _T_12) @[Memory.scala 42:21 46:8]
    node _GEN_10 = validif(io_dmem_wen, _T_13) @[Memory.scala 42:21 46:27]
    io_imem_inst <= _io_imem_inst_T_10 @[Memory.scala 29:18]
    io_dmem_rdata <= _io_dmem_rdata_T_10 @[Memory.scala 35:18]
    mem.io_imem_inst_MPORT.addr <= _io_imem_inst_T_2 @[Memory.scala 30:8]
    mem.io_imem_inst_MPORT.en <= UInt<1>("h1") @[Memory.scala 30:8]
    mem.io_imem_inst_MPORT.clk <= clock @[Memory.scala 30:8]
    mem.io_imem_inst_MPORT_1.addr <= _io_imem_inst_T_5 @[Memory.scala 31:8]
    mem.io_imem_inst_MPORT_1.en <= UInt<1>("h1") @[Memory.scala 31:8]
    mem.io_imem_inst_MPORT_1.clk <= clock @[Memory.scala 31:8]
    mem.io_imem_inst_MPORT_2.addr <= _io_imem_inst_T_8 @[Memory.scala 32:8]
    mem.io_imem_inst_MPORT_2.en <= UInt<1>("h1") @[Memory.scala 32:8]
    mem.io_imem_inst_MPORT_2.clk <= clock @[Memory.scala 32:8]
    mem.io_imem_inst_MPORT_3.addr <= _io_imem_inst_T_9 @[Memory.scala 33:8]
    mem.io_imem_inst_MPORT_3.en <= UInt<1>("h1") @[Memory.scala 33:8]
    mem.io_imem_inst_MPORT_3.clk <= clock @[Memory.scala 33:8]
    mem.io_dmem_rdata_MPORT.addr <= _io_dmem_rdata_T_2 @[Memory.scala 36:8]
    mem.io_dmem_rdata_MPORT.en <= UInt<1>("h1") @[Memory.scala 36:8]
    mem.io_dmem_rdata_MPORT.clk <= clock @[Memory.scala 36:8]
    mem.io_dmem_rdata_MPORT_1.addr <= _io_dmem_rdata_T_5 @[Memory.scala 37:8]
    mem.io_dmem_rdata_MPORT_1.en <= UInt<1>("h1") @[Memory.scala 37:8]
    mem.io_dmem_rdata_MPORT_1.clk <= clock @[Memory.scala 37:8]
    mem.io_dmem_rdata_MPORT_2.addr <= _io_dmem_rdata_T_8 @[Memory.scala 38:8]
    mem.io_dmem_rdata_MPORT_2.en <= UInt<1>("h1") @[Memory.scala 38:8]
    mem.io_dmem_rdata_MPORT_2.clk <= clock @[Memory.scala 38:8]
    mem.io_dmem_rdata_MPORT_3.addr <= _io_dmem_rdata_T_9 @[Memory.scala 39:8]
    mem.io_dmem_rdata_MPORT_3.en <= UInt<1>("h1") @[Memory.scala 39:8]
    mem.io_dmem_rdata_MPORT_3.clk <= clock @[Memory.scala 39:8]
    mem.MPORT.addr <= _GEN_0
    mem.MPORT.en <= _GEN_2
    mem.MPORT.clk <= _GEN_1
    mem.MPORT.data <= _GEN_4
    mem.MPORT.mask <= _GEN_3
    mem.MPORT_1.addr <= _GEN_5
    mem.MPORT_1.en <= _GEN_2
    mem.MPORT_1.clk <= _GEN_1
    mem.MPORT_1.data <= _GEN_6
    mem.MPORT_1.mask <= _GEN_3
    mem.MPORT_2.addr <= _GEN_7
    mem.MPORT_2.en <= _GEN_2
    mem.MPORT_2.clk <= _GEN_1
    mem.MPORT_2.data <= _GEN_8
    mem.MPORT_2.mask <= _GEN_3
    mem.MPORT_3.addr <= _GEN_9
    mem.MPORT_3.en <= _GEN_2
    mem.MPORT_3.clk <= _GEN_1
    mem.MPORT_3.data <= _GEN_10
    mem.MPORT_3.mask <= _GEN_3

  module Top :
    input clock : Clock
    input reset : UInt<1>
    output io_exit : UInt<1>

    inst core of Core @[Top.scala 12:20]
    inst memory of Memory @[Top.scala 13:22]
    io_exit <= core.io_exit @[Top.scala 16:11]
    core.clock <= clock
    core.reset <= reset
    core.io_dmem_rdata <= memory.io_dmem_rdata @[Top.scala 15:16]
    core.io_imem_inst <= memory.io_imem_inst @[Top.scala 14:16]
    memory.clock <= clock
    memory.reset <= reset
    memory.io_imem_addr <= core.io_imem_addr @[Top.scala 14:16]
    memory.io_dmem_addr <= core.io_dmem_addr @[Top.scala 15:16]
    memory.io_dmem_wen <= core.io_dmem_wen @[Top.scala 15:16]
    memory.io_dmem_wdata <= core.io_dmem_wdata @[Top.scala 15:16]
