#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2009.vpi";
S_000001dccbc40a80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001dccbc40c10 .scope module, "UART_FIFO_SWEEPER_TB" "UART_FIFO_SWEEPER_TB" 3 3;
 .timescale -9 -12;
P_000001dccbc48690 .param/l "BAUD_RATE" 0 3 7, +C4<00000000000000011100001000000000>;
P_000001dccbc486c8 .param/l "BIT_PERIOD" 0 3 8, +C4<00000000000000000010000111101000>;
P_000001dccbc48700 .param/l "CLK_PERIOD" 0 3 6, +C4<00000000000000000000000000010100>;
v000001dccc072930_0 .var "clk_50m", 0 0;
v000001dccc073970_0 .net "dac_data", 7 0, v000001dccbc38b20_0;  1 drivers
v000001dccc0724d0_0 .net "dds_freq", 31 0, v000001dccbc38c60_0;  1 drivers
v000001dccc072bb0_0 .net "fifo_data_out", 87 0, v000001dccbc8e7a0_0;  1 drivers
v000001dccc073d30_0 .net "fifo_empty", 0 0, L_000001dccc0726b0;  1 drivers
v000001dccc073510_0 .net "fifo_full", 0 0, L_000001dccc073c90;  1 drivers
v000001dccc073a10_0 .net "phase_accumulator_reset", 0 0, v000001dccbc38a80_0;  1 drivers
v000001dccc0722f0_0 .net "q_dac_data", 7 0, v000001dccbc38800_0;  1 drivers
v000001dccc072ed0_0 .var "reset", 0 0;
v000001dccc072390_0 .var "rx", 0 0;
v000001dccc072750_0 .net "sweep_done", 0 0, v000001dccbc8d620_0;  1 drivers
v000001dccc072c50_0 .net "sweep_start", 0 0, v000001dccbc8d3a0_0;  1 drivers
L_000001dccc0740d8 .functor BUFT 1, C4<00000000000000001111111111111111000000000110010000000000000000000000000011111111>, C4<0>, C4<0>, C4<0>;
v000001dccc073ab0_0 .net "sweeper_fifo_data", 79 0, L_000001dccc0740d8;  1 drivers
v000001dccc072570_0 .net "sweeper_fifo_rd_en", 0 0, v000001dccbc38580_0;  1 drivers
E_000001dccbc43ed0 .event anyedge, v000001dccbc8d620_0;
L_000001dccc072110 .concat [ 88 0 0 0], v000001dccbc8e7a0_0;
S_000001dccbc066d0 .scope module, "dds" "dds_sine_generator" 3 62, 4 3 0, S_000001dccbc40c10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "freq_tuning_word";
    .port_info 3 /OUTPUT 8 "dac_data";
    .port_info 4 /OUTPUT 8 "q_dac_data";
    .port_info 5 /OUTPUT 1 "phase_accumulator_reset";
v000001dccbc38620_0 .net "clk", 0 0, v000001dccc072930_0;  1 drivers
v000001dccbc38b20_0 .var "dac_data", 7 0;
v000001dccbc38f80_0 .net "freq_tuning_word", 31 0, v000001dccbc38c60_0;  alias, 1 drivers
v000001dccbc386c0_0 .var "phase_accumulator", 31 0;
v000001dccbc38a80_0 .var "phase_accumulator_reset", 0 0;
v000001dccbc38d00_0 .var "pre_freq_tuning_word", 31 0;
v000001dccbc38800_0 .var "q_dac_data", 7 0;
v000001dccbc38760_0 .net "reset", 0 0, v000001dccc072ed0_0;  1 drivers
v000001dccbc388a0 .array "sine_rom", 255 0, 7 0;
E_000001dccbc447d0 .event posedge, v000001dccbc38760_0, v000001dccbc38620_0;
E_000001dccbc43a90 .event posedge, v000001dccbc38620_0;
S_000001dccbc06860 .scope begin, "$unm_blk_67" "$unm_blk_67" 4 22, 4 22 0, S_000001dccbc066d0;
 .timescale -9 -12;
v000001dccbc390c0_0 .var/i "i", 31 0;
S_000001dccbbf1750 .scope task, "send_byte" "send_byte" 3 131, 3 131 0, S_000001dccbc40c10;
 .timescale -9 -12;
v000001dccbc38260_0 .var "byte_to_send", 7 0;
TD_UART_FIFO_SWEEPER_TB.send_byte ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dccc072390_0, 0, 1;
    %delay 8680000, 0;
    %fork t_1, S_000001dccbbf18e0;
    %jmp t_0;
    .scope S_000001dccbbf18e0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dccbc39020_0, 0, 32;
T_0.0 ;
    %load/vec4 v000001dccbc39020_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v000001dccbc38260_0;
    %load/vec4 v000001dccbc39020_0;
    %part/s 1;
    %store/vec4 v000001dccc072390_0, 0, 1;
    %delay 8680000, 0;
    %load/vec4 v000001dccbc39020_0;
    %addi 1, 0, 32;
    %store/vec4 v000001dccbc39020_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .scope S_000001dccbbf1750;
t_0 %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dccc072390_0, 0, 1;
    %delay 8680000, 0;
    %end;
S_000001dccbbf18e0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 142, 3 142 0, S_000001dccbbf1750;
 .timescale -9 -12;
v000001dccbc39020_0 .var/i "i", 31 0;
S_000001dccbc18ca0 .scope module, "sweeper" "frequency_sweeper" 3 49, 5 1 0, S_000001dccbc40c10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 88 "fifo_data";
    .port_info 3 /INPUT 1 "fifo_empty";
    .port_info 4 /OUTPUT 1 "fifo_rd_en";
    .port_info 5 /OUTPUT 32 "dds_freq";
    .port_info 6 /OUTPUT 1 "sweep_start";
    .port_info 7 /OUTPUT 1 "sweep_done";
    .port_info 8 /INPUT 16 "phase_error";
    .port_info 9 /OUTPUT 1 "pll_enable";
P_000001dccbc18e30 .param/l "DECODE" 1 5 40, C4<111>;
P_000001dccbc18e68 .param/l "IDLE" 1 5 38, C4<000>;
P_000001dccbc18ea0 .param/l "LOAD" 1 5 39, C4<001>;
P_000001dccbc18ed8 .param/l "PLL_KI" 0 5 26, C4<00000000000000000001000000000000>;
P_000001dccbc18f10 .param/l "PLL_KP" 0 5 27, C4<00000000000000000010000000000000>;
P_000001dccbc18f48 .param/l "PLL_LOCK" 1 5 42, C4<011>;
P_000001dccbc18f80 .param/l "PLL_TRACK" 1 5 43, C4<100>;
P_000001dccbc18fb8 .param/l "SWEEP" 1 5 41, C4<010>;
v000001dccbc38da0_0 .net "clk", 0 0, v000001dccc072930_0;  alias, 1 drivers
v000001dccbc389e0_0 .var "cycle_counter", 15 0;
v000001dccbc38440_0 .var "cycles_per_step", 15 0;
v000001dccbc38c60_0 .var "dds_freq", 31 0;
v000001dccbc38e40_0 .var "decode_stage", 2 0;
v000001dccbc38300_0 .net "fifo_data", 87 0, L_000001dccc072110;  1 drivers
v000001dccbc383a0_0 .net "fifo_empty", 0 0, L_000001dccc073c90;  alias, 1 drivers
v000001dccbc38580_0 .var "fifo_rd_en", 0 0;
v000001dccbc8d080_0 .var "freq_step", 31 0;
v000001dccbc8d6c0_0 .var "init_freq", 31 0;
v000001dccbc8d120_0 .var "instr_buffer", 87 0;
v000001dccbc8d760_0 .var "load_cycles", 2 0;
L_000001dccc0743f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dccbc8d440_0 .net "phase_error", 15 0, L_000001dccc0743f0;  1 drivers
v000001dccbc8d260_0 .var "pll_enable", 0 0;
v000001dccbc8e8e0_0 .var "pll_integral", 31 0;
v000001dccbc8e160_0 .var "pll_proportional", 31 0;
v000001dccbc8d800_0 .net "reset", 0 0, v000001dccc072ed0_0;  alias, 1 drivers
v000001dccbc8e020_0 .var "state", 2 0;
v000001dccbc8d580_0 .var "step_counter", 7 0;
v000001dccbc8d620_0 .var "sweep_done", 0 0;
v000001dccbc8d3a0_0 .var "sweep_start", 0 0;
S_000001dccbc8ec80 .scope module, "uart_fifo" "UART_RX_FIFO" 3 37, 6 1 0, S_000001dccbc40c10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_50m";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "rx";
    .port_info 3 /OUTPUT 88 "fifo_data_out";
    .port_info 4 /INPUT 1 "fifo_rd_en";
    .port_info 5 /OUTPUT 1 "fifo_empty";
    .port_info 6 /OUTPUT 1 "fifo_full";
    .port_info 7 /OUTPUT 1 "fifo_almost_full";
P_000001dccbbf1a70 .param/l "FIFO_DEPTH" 0 6 4, +C4<00000000000000000000000000001011>;
P_000001dccbbf1aa8 .param/l "FIFO_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_000001dccbbf1ae0 .param/l "IDLE" 1 6 27, C4<00>;
P_000001dccbbf1b18 .param/l "UART_BAUD" 0 6 2, +C4<00000000000000011100001000000000>;
P_000001dccbbf1b50 .param/l "WAIT_FOR_FIFO" 1 6 28, C4<01>;
P_000001dccbbf1b88 .param/l "WRITE_TO_FIFO" 1 6 29, C4<10>;
v000001dccc0729d0_0 .net "baud_clken", 0 0, L_000001dccc073b50;  1 drivers
v000001dccc072b10_0 .net "clk_50m", 0 0, v000001dccc072930_0;  alias, 1 drivers
v000001dccc073330_0 .net "fifo_almost_full", 0 0, L_000001dccc073150;  1 drivers
v000001dccc073e70_0 .net "fifo_data_out", 87 0, v000001dccbc8e7a0_0;  alias, 1 drivers
v000001dccc072cf0_0 .net "fifo_empty", 0 0, L_000001dccc0726b0;  alias, 1 drivers
v000001dccc072d90_0 .net "fifo_full", 0 0, L_000001dccc073c90;  alias, 1 drivers
v000001dccc073290_0 .net "fifo_rd_en", 0 0, v000001dccbc38580_0;  alias, 1 drivers
v000001dccc0721b0_0 .var "fifo_wr_en", 0 0;
v000001dccc072e30_0 .net "reset", 0 0, v000001dccc072ed0_0;  alias, 1 drivers
v000001dccc073830_0 .net "rx", 0 0, v000001dccc072390_0;  1 drivers
v000001dccc072430_0 .var "state", 1 0;
v000001dccc072a70_0 .net "uart_data", 7 0, v000001dccc072f70_0;  1 drivers
v000001dccc0738d0_0 .net "uart_rdy", 0 0, v000001dccc0730b0_0;  1 drivers
v000001dccc073470_0 .var "uart_rdy_clr", 0 0;
S_000001dccbc8ee10 .scope module, "baud_gen_inst" "Baud_Rate" 6 44, 7 13 0, S_000001dccbc8ec80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_50m";
    .port_info 1 /OUTPUT 1 "rxclk_en";
    .port_info 2 /OUTPUT 1 "txclk_en";
P_000001dccbbd0b70 .param/l "BAUD" 0 7 14, +C4<00000000000000011100001000000000>;
P_000001dccbbd0ba8 .param/l "RX_ACC_MAX" 0 7 22, +C4<0000000000000000000000000000000000000000000000000000000000011011>;
P_000001dccbbd0be0 .param/l "RX_ACC_WIDTH" 0 7 24, +C4<00000000000000000000000000000101>;
P_000001dccbbd0c18 .param/l "TX_ACC_MAX" 0 7 23, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110110000>;
P_000001dccbbd0c50 .param/l "TX_ACC_WIDTH" 0 7 25, +C4<00000000000000000000000000001001>;
L_000001dccc074120 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v000001dccbc8d1c0_0 .net/2u *"_ivl_0", 4 0, L_000001dccc074120;  1 drivers
L_000001dccc074168 .functor BUFT 1, C4<000000001>, C4<0>, C4<0>, C4<0>;
v000001dccbc8d4e0_0 .net/2u *"_ivl_4", 8 0, L_000001dccc074168;  1 drivers
v000001dccbc8da80_0 .net "clk_50m", 0 0, v000001dccc072930_0;  alias, 1 drivers
v000001dccbc8d8a0_0 .var "rx_acc", 4 0;
v000001dccbc8d940_0 .net "rxclk_en", 0 0, L_000001dccc073b50;  alias, 1 drivers
v000001dccbc8e2a0_0 .var "tx_acc", 8 0;
v000001dccbc8e200_0 .net "txclk_en", 0 0, L_000001dccc073010;  1 drivers
L_000001dccc073b50 .cmp/eq 5, v000001dccbc8d8a0_0, L_000001dccc074120;
L_000001dccc073010 .cmp/eq 9, v000001dccbc8e2a0_0, L_000001dccc074168;
S_000001dccbbe2ee0 .scope module, "fifo_inst" "fifo" 6 54, 8 1 0, S_000001dccbc8ec80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 8 "din";
    .port_info 4 /OUTPUT 1 "full";
    .port_info 5 /OUTPUT 1 "almost_full";
    .port_info 6 /INPUT 1 "rd_en";
    .port_info 7 /OUTPUT 88 "dout";
    .port_info 8 /OUTPUT 1 "empty";
    .port_info 9 /OUTPUT 1 "almost_empty";
    .port_info 10 /OUTPUT 5 "count";
P_000001dccbbd0ff0 .param/l "ALMOST_EMPTY_THRESH" 0 8 5, +C4<00000000000000000000000000000010>;
P_000001dccbbd1028 .param/l "ALMOST_FULL_THRESH" 0 8 4, +C4<000000000000000000000000000001001>;
P_000001dccbbd1060 .param/l "DEPTH" 0 8 3, +C4<00000000000000000000000000001011>;
P_000001dccbbd1098 .param/l "READ_SCALAR" 0 8 6, +C4<00000000000000000000000000001011>;
P_000001dccbbd10d0 .param/l "WIDTH" 0 8 2, +C4<00000000000000000000000000001000>;
L_000001dccbc2ab20 .functor BUFZ 5, v000001dccbc8e980_0, C4<00000>, C4<00000>, C4<00000>;
v000001dccbc8cd60_0 .net *"_ivl_0", 31 0, L_000001dccc073bf0;  1 drivers
L_000001dccc074240 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dccbc8d9e0_0 .net *"_ivl_11", 26 0, L_000001dccc074240;  1 drivers
L_000001dccc074288 .functor BUFT 1, C4<00000000000000000000000000001011>, C4<0>, C4<0>, C4<0>;
v000001dccbc8db20_0 .net/2u *"_ivl_12", 31 0, L_000001dccc074288;  1 drivers
v000001dccbc8e0c0_0 .net *"_ivl_16", 32 0, L_000001dccc073f10;  1 drivers
L_000001dccc0742d0 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dccbc8dbc0_0 .net *"_ivl_19", 27 0, L_000001dccc0742d0;  1 drivers
L_000001dccc074318 .functor BUFT 1, C4<000000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v000001dccbc8d300_0 .net/2u *"_ivl_20", 32 0, L_000001dccc074318;  1 drivers
v000001dccbc8ccc0_0 .net *"_ivl_24", 31 0, L_000001dccc0731f0;  1 drivers
L_000001dccc074360 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dccbc8cf40_0 .net *"_ivl_27", 26 0, L_000001dccc074360;  1 drivers
L_000001dccc0743a8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v000001dccbc8de40_0 .net/2u *"_ivl_28", 31 0, L_000001dccc0743a8;  1 drivers
L_000001dccc0741b0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dccbc8e3e0_0 .net *"_ivl_3", 26 0, L_000001dccc0741b0;  1 drivers
L_000001dccc0741f8 .functor BUFT 1, C4<00000000000000000000000000001011>, C4<0>, C4<0>, C4<0>;
v000001dccbc8e520_0 .net/2u *"_ivl_4", 31 0, L_000001dccc0741f8;  1 drivers
v000001dccbc8dc60_0 .net *"_ivl_8", 31 0, L_000001dccc073dd0;  1 drivers
v000001dccbc8dee0_0 .net "almost_empty", 0 0, L_000001dccc073fb0;  1 drivers
v000001dccbc8e480_0 .net "almost_full", 0 0, L_000001dccc073150;  alias, 1 drivers
v000001dccbc8e5c0_0 .net "clk", 0 0, v000001dccc072930_0;  alias, 1 drivers
v000001dccbc8e660_0 .net "count", 4 0, L_000001dccbc2ab20;  1 drivers
v000001dccbc8e840_0 .net "din", 7 0, v000001dccc072f70_0;  alias, 1 drivers
v000001dccbc8e7a0_0 .var "dout", 87 0;
v000001dccbc8dd00_0 .net "empty", 0 0, L_000001dccc0726b0;  alias, 1 drivers
v000001dccbc8e700_0 .net "full", 0 0, L_000001dccc073c90;  alias, 1 drivers
v000001dccbc8ce00 .array "mem", 10 0, 7 0;
v000001dccbc8e980_0 .var "ptr_diff", 4 0;
v000001dccbc8cea0_0 .net "rd_en", 0 0, v000001dccbc38580_0;  alias, 1 drivers
v000001dccbc8dda0_0 .var "rd_ptr", 3 0;
v000001dccbc8eb60_0 .net "reset", 0 0, v000001dccc072ed0_0;  alias, 1 drivers
v000001dccbc8cfe0_0 .net "wr_en", 0 0, v000001dccc0721b0_0;  1 drivers
v000001dccbc8df80_0 .var "wr_ptr", 3 0;
v000001dccbc8ce00_0 .array/port v000001dccbc8ce00, 0;
v000001dccbc8ce00_1 .array/port v000001dccbc8ce00, 1;
v000001dccbc8ce00_2 .array/port v000001dccbc8ce00, 2;
E_000001dccbc43a50/0 .event anyedge, v000001dccbc8dda0_0, v000001dccbc8ce00_0, v000001dccbc8ce00_1, v000001dccbc8ce00_2;
v000001dccbc8ce00_3 .array/port v000001dccbc8ce00, 3;
v000001dccbc8ce00_4 .array/port v000001dccbc8ce00, 4;
v000001dccbc8ce00_5 .array/port v000001dccbc8ce00, 5;
v000001dccbc8ce00_6 .array/port v000001dccbc8ce00, 6;
E_000001dccbc43a50/1 .event anyedge, v000001dccbc8ce00_3, v000001dccbc8ce00_4, v000001dccbc8ce00_5, v000001dccbc8ce00_6;
v000001dccbc8ce00_7 .array/port v000001dccbc8ce00, 7;
v000001dccbc8ce00_8 .array/port v000001dccbc8ce00, 8;
v000001dccbc8ce00_9 .array/port v000001dccbc8ce00, 9;
v000001dccbc8ce00_10 .array/port v000001dccbc8ce00, 10;
E_000001dccbc43a50/2 .event anyedge, v000001dccbc8ce00_7, v000001dccbc8ce00_8, v000001dccbc8ce00_9, v000001dccbc8ce00_10;
E_000001dccbc43a50 .event/or E_000001dccbc43a50/0, E_000001dccbc43a50/1, E_000001dccbc43a50/2;
L_000001dccc073bf0 .concat [ 5 27 0 0], v000001dccbc8e980_0, L_000001dccc0741b0;
L_000001dccc073c90 .cmp/eq 32, L_000001dccc073bf0, L_000001dccc0741f8;
L_000001dccc073dd0 .concat [ 5 27 0 0], v000001dccbc8e980_0, L_000001dccc074240;
L_000001dccc0726b0 .cmp/gt 32, L_000001dccc074288, L_000001dccc073dd0;
L_000001dccc073f10 .concat [ 5 28 0 0], v000001dccbc8e980_0, L_000001dccc0742d0;
L_000001dccc073150 .cmp/ge 33, L_000001dccc073f10, L_000001dccc074318;
L_000001dccc0731f0 .concat [ 5 27 0 0], v000001dccbc8e980_0, L_000001dccc074360;
L_000001dccc073fb0 .cmp/ge 32, L_000001dccc0743a8, L_000001dccc0731f0;
S_000001dccbbe3070 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 8 32, 8 32 0, S_000001dccbbe2ee0;
 .timescale -9 -12;
v000001dccbc8e340_0 .var/2s "i", 31 0;
S_000001dccbbfed70 .scope module, "uart_rx_inst" "UART_RX" 6 32, 9 13 0, S_000001dccbc8ec80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rx";
    .port_info 1 /OUTPUT 1 "rdy";
    .port_info 2 /INPUT 1 "rdy_clr";
    .port_info 3 /INPUT 1 "clk_50m";
    .port_info 4 /INPUT 1 "clken";
    .port_info 5 /OUTPUT 8 "data";
P_000001dccbbe3200 .param/l "RX_STATE_DATA" 0 9 28, C4<01>;
P_000001dccbbe3238 .param/l "RX_STATE_START" 0 9 27, C4<00>;
P_000001dccbbe3270 .param/l "RX_STATE_STOP" 0 9 29, C4<10>;
v000001dccbc8ea20_0 .var "bitpos", 3 0;
v000001dccbc8eac0_0 .net "clk_50m", 0 0, v000001dccc072930_0;  alias, 1 drivers
v000001dccc072890_0 .net "clken", 0 0, L_000001dccc073b50;  alias, 1 drivers
v000001dccc072f70_0 .var "data", 7 0;
v000001dccc0730b0_0 .var "rdy", 0 0;
v000001dccc073650_0 .net "rdy_clr", 0 0, v000001dccc073470_0;  1 drivers
v000001dccc0733d0_0 .net "rx", 0 0, v000001dccc072390_0;  alias, 1 drivers
v000001dccc0736f0_0 .var "sample", 3 0;
v000001dccc073790_0 .var "scratch", 7 0;
v000001dccc0735b0_0 .var "state", 1 0;
    .scope S_000001dccbbfed70;
T_1 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001dccc0735b0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001dccc0736f0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001dccbc8ea20_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001dccc073790_0, 0, 8;
    %end;
    .thread T_1, $init;
    .scope S_000001dccbbfed70;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dccc0730b0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001dccc072f70_0, 0, 8;
    %end;
    .thread T_2;
    .scope S_000001dccbbfed70;
T_3 ;
    %wait E_000001dccbc43a90;
    %load/vec4 v000001dccc073650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dccc0730b0_0, 0;
T_3.0 ;
    %load/vec4 v000001dccc072890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000001dccc0735b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001dccc0735b0_0, 0;
    %jmp T_3.8;
T_3.4 ;
    %load/vec4 v000001dccc0733d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/1 T_3.11, 8;
    %load/vec4 v000001dccc0736f0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 8, 4;
T_3.11;
    %jmp/0xz  T_3.9, 8;
    %load/vec4 v000001dccc0736f0_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001dccc0736f0_0, 0;
T_3.9 ;
    %load/vec4 v000001dccc0736f0_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_3.12, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001dccc0735b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001dccbc8ea20_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001dccc0736f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001dccc073790_0, 0;
T_3.12 ;
    %jmp T_3.8;
T_3.5 ;
    %load/vec4 v000001dccc0736f0_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001dccc0736f0_0, 0;
    %load/vec4 v000001dccc0736f0_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_3.14, 4;
    %load/vec4 v000001dccc0733d0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v000001dccbc8ea20_0;
    %parti/s 3, 0, 2;
    %ix/vec4 4;
    %assign/vec4/off/d v000001dccc073790_0, 4, 5;
    %load/vec4 v000001dccbc8ea20_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001dccbc8ea20_0, 0;
T_3.14 ;
    %load/vec4 v000001dccbc8ea20_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_3.18, 4;
    %load/vec4 v000001dccc0736f0_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.16, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001dccc0735b0_0, 0;
T_3.16 ;
    %jmp T_3.8;
T_3.6 ;
    %load/vec4 v000001dccc0736f0_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/1 T_3.21, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001dccc0736f0_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_3.22, 5;
    %load/vec4 v000001dccc0733d0_0;
    %nor/r;
    %and;
T_3.22;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %flag_mov 4, 9;
T_3.21;
    %jmp/0xz  T_3.19, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001dccc0735b0_0, 0;
    %load/vec4 v000001dccc073790_0;
    %assign/vec4 v000001dccc072f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dccc0730b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001dccc0736f0_0, 0;
    %jmp T_3.20;
T_3.19 ;
    %load/vec4 v000001dccc0736f0_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001dccc0736f0_0, 0;
T_3.20 ;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
T_3.2 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001dccbc8ee10;
T_4 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001dccbc8d8a0_0, 0, 5;
    %pushi/vec4 1, 0, 9;
    %store/vec4 v000001dccbc8e2a0_0, 0, 9;
    %end;
    .thread T_4, $init;
    .scope S_000001dccbc8ee10;
T_5 ;
    %wait E_000001dccbc43a90;
    %load/vec4 v000001dccbc8d8a0_0;
    %cmpi/e 27, 0, 5;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001dccbc8d8a0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001dccbc8d8a0_0;
    %addi 1, 0, 5;
    %assign/vec4 v000001dccbc8d8a0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001dccbc8ee10;
T_6 ;
    %wait E_000001dccbc43a90;
    %load/vec4 v000001dccbc8e2a0_0;
    %cmpi/e 432, 0, 9;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001dccbc8e2a0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001dccbc8e2a0_0;
    %addi 1, 0, 9;
    %assign/vec4 v000001dccbc8e2a0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001dccbbe2ee0;
T_7 ;
Ewait_0 .event/or E_000001dccbc43a50, E_0x0;
    %wait Ewait_0;
    %fork t_3, S_000001dccbbe3070;
    %jmp t_2;
    .scope S_000001dccbbe3070;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dccbc8e340_0, 0, 32;
T_7.0 ;
    %load/vec4 v000001dccbc8e340_0;
    %cmpi/s 11, 0, 32;
    %jmp/0xz T_7.1, 5;
    %load/vec4 v000001dccbc8dda0_0;
    %pad/u 32;
    %load/vec4 v000001dccbc8e340_0;
    %add;
    %pushi/vec4 11, 0, 32;
    %mod;
    %ix/vec4 4;
    %load/vec4a v000001dccbc8ce00, 4;
    %load/vec4 v000001dccbc8e340_0;
    %muli 8, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v000001dccbc8e7a0_0, 4, 8;
    %load/vec4 v000001dccbc8e340_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v000001dccbc8e340_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .scope S_000001dccbbe2ee0;
t_2 %join;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001dccbbe2ee0;
T_8 ;
    %wait E_000001dccbc447d0;
    %load/vec4 v000001dccbc8eb60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001dccbc8df80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001dccbc8dda0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001dccbc8e980_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001dccbc8cfe0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.4, 9;
    %load/vec4 v000001dccbc8e700_0;
    %nor/r;
    %and;
T_8.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v000001dccbc8e840_0;
    %load/vec4 v000001dccbc8df80_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dccbc8ce00, 0, 4;
    %load/vec4 v000001dccbc8df80_0;
    %pad/u 32;
    %cmpi/e 10, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.5, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_8.6, 8;
T_8.5 ; End of true expr.
    %load/vec4 v000001dccbc8df80_0;
    %addi 1, 0, 4;
    %jmp/0 T_8.6, 8;
 ; End of false expr.
    %blend;
T_8.6;
    %assign/vec4 v000001dccbc8df80_0, 0;
T_8.2 ;
    %load/vec4 v000001dccbc8cea0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.9, 9;
    %load/vec4 v000001dccbc8dd00_0;
    %nor/r;
    %and;
T_8.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.7, 8;
    %load/vec4 v000001dccbc8dda0_0;
    %pad/u 32;
    %addi 11, 0, 32;
    %pushi/vec4 11, 0, 32;
    %mod;
    %pad/u 4;
    %assign/vec4 v000001dccbc8dda0_0, 0;
T_8.7 ;
    %load/vec4 v000001dccbc8cfe0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_8.15, 8;
    %load/vec4 v000001dccbc8e700_0;
    %nor/r;
    %and;
T_8.15;
    %load/vec4 v000001dccbc8cea0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_8.16, 8;
    %load/vec4 v000001dccbc8dd00_0;
    %nor/r;
    %and;
T_8.16;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.14;
T_8.10 ;
    %load/vec4 v000001dccbc8e980_0;
    %pad/u 32;
    %cmpi/u 11, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %jmp/0 T_8.17, 8;
    %load/vec4 v000001dccbc8e980_0;
    %pad/u 32;
    %subi 11, 0, 32;
    %jmp/1 T_8.18, 8;
T_8.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_8.18, 8;
 ; End of false expr.
    %blend;
T_8.18;
    %pad/u 5;
    %assign/vec4 v000001dccbc8e980_0, 0;
    %jmp T_8.14;
T_8.11 ;
    %load/vec4 v000001dccbc8e980_0;
    %addi 1, 0, 5;
    %assign/vec4 v000001dccbc8e980_0, 0;
    %jmp T_8.14;
T_8.12 ;
    %load/vec4 v000001dccbc8e980_0;
    %pad/u 32;
    %cmpi/u 11, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %jmp/0 T_8.19, 8;
    %load/vec4 v000001dccbc8e980_0;
    %pad/u 32;
    %subi 10, 0, 32;
    %jmp/1 T_8.20, 8;
T_8.19 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_8.20, 8;
 ; End of false expr.
    %blend;
T_8.20;
    %pad/u 5;
    %assign/vec4 v000001dccbc8e980_0, 0;
    %jmp T_8.14;
T_8.14 ;
    %pop/vec4 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001dccbbe2ee0;
T_9 ;
    %end;
    .thread T_9;
    .scope S_000001dccbc8ec80;
T_10 ;
    %wait E_000001dccbc447d0;
    %load/vec4 v000001dccc072e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001dccc072430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dccc0721b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dccc073470_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dccc0721b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dccc073470_0, 0;
    %load/vec4 v000001dccc072430_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001dccc072430_0, 0;
    %jmp T_10.6;
T_10.2 ;
    %load/vec4 v000001dccc0738d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.7, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001dccc072430_0, 0;
T_10.7 ;
    %jmp T_10.6;
T_10.3 ;
    %load/vec4 v000001dccc072d90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.9, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001dccc072430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dccc0721b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dccc073470_0, 0;
T_10.9 ;
    %jmp T_10.6;
T_10.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dccc0721b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dccc073470_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001dccc072430_0, 0;
    %jmp T_10.6;
T_10.6 ;
    %pop/vec4 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001dccbc18ca0;
T_11 ;
    %wait E_000001dccbc447d0;
    %load/vec4 v000001dccbc8d800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001dccbc8e020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dccbc38580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dccbc8d3a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dccbc8d620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dccbc8d260_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001dccbc38c60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001dccbc8e8e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001dccbc8e160_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001dccbc8e020_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %jmp T_11.8;
T_11.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dccbc8d620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dccbc8d260_0, 0;
    %load/vec4 v000001dccbc383a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.9, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dccbc38580_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001dccbc8e020_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001dccbc8d760_0, 0;
T_11.9 ;
    %jmp T_11.8;
T_11.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dccbc38580_0, 0;
    %load/vec4 v000001dccbc38300_0;
    %assign/vec4 v000001dccbc8d120_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001dccbc38e40_0, 0;
    %load/vec4 v000001dccbc8d760_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_11.11, 5;
    %load/vec4 v000001dccbc8d760_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001dccbc8d760_0, 0;
    %jmp T_11.12;
T_11.11 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001dccbc8d760_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000001dccbc8e020_0, 0;
T_11.12 ;
    %jmp T_11.8;
T_11.4 ;
    %load/vec4 v000001dccbc38e40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.16, 6;
    %jmp T_11.17;
T_11.13 ;
    %load/vec4 v000001dccbc8d120_0;
    %parti/s 32, 48, 7;
    %assign/vec4 v000001dccbc8d6c0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001dccbc38e40_0, 0;
    %jmp T_11.17;
T_11.14 ;
    %load/vec4 v000001dccbc8d120_0;
    %parti/s 16, 32, 7;
    %assign/vec4 v000001dccbc38440_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001dccbc38e40_0, 0;
    %jmp T_11.17;
T_11.15 ;
    %load/vec4 v000001dccbc8d120_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v000001dccbc8d080_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001dccbc38e40_0, 0;
    %jmp T_11.17;
T_11.16 ;
    %load/vec4 v000001dccbc8d6c0_0;
    %assign/vec4 v000001dccbc38c60_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001dccbc389e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001dccbc8d580_0, 0;
    %load/vec4 v000001dccbc8d120_0;
    %parti/s 1, 87, 8;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.18, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001dccbc8e8e0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001dccbc8e020_0, 0;
    %jmp T_11.19;
T_11.18 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dccbc8d3a0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001dccbc8e020_0, 0;
T_11.19 ;
    %jmp T_11.17;
T_11.17 ;
    %pop/vec4 1;
    %jmp T_11.8;
T_11.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dccbc8d3a0_0, 0;
    %load/vec4 v000001dccbc389e0_0;
    %load/vec4 v000001dccbc38440_0;
    %cmp/u;
    %jmp/0xz  T_11.20, 5;
    %load/vec4 v000001dccbc389e0_0;
    %addi 1, 0, 16;
    %assign/vec4 v000001dccbc389e0_0, 0;
    %jmp T_11.21;
T_11.20 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001dccbc389e0_0, 0;
    %load/vec4 v000001dccbc8d580_0;
    %pad/u 32;
    %cmpi/u 255, 0, 32;
    %jmp/0xz  T_11.22, 5;
    %load/vec4 v000001dccbc8d580_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001dccbc8d580_0, 0;
    %load/vec4 v000001dccbc38c60_0;
    %load/vec4 v000001dccbc8d080_0;
    %add;
    %assign/vec4 v000001dccbc38c60_0, 0;
    %jmp T_11.23;
T_11.22 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dccbc8d620_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001dccbc8e020_0, 0;
T_11.23 ;
T_11.21 ;
    %jmp T_11.8;
T_11.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dccbc8d260_0, 0;
    %load/vec4 v000001dccbc389e0_0;
    %pad/u 32;
    %cmpi/u 1023, 0, 32;
    %jmp/0xz  T_11.24, 5;
    %load/vec4 v000001dccbc389e0_0;
    %addi 1, 0, 16;
    %assign/vec4 v000001dccbc389e0_0, 0;
    %jmp T_11.25;
T_11.24 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001dccbc8e020_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001dccbc389e0_0, 0;
T_11.25 ;
    %jmp T_11.8;
T_11.7 ;
    %load/vec4 v000001dccbc389e0_0;
    %pad/u 32;
    %cmpi/u 15, 0, 32;
    %jmp/0xz  T_11.26, 5;
    %load/vec4 v000001dccbc389e0_0;
    %addi 1, 0, 16;
    %assign/vec4 v000001dccbc389e0_0, 0;
    %jmp T_11.27;
T_11.26 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001dccbc389e0_0, 0;
    %load/vec4 v000001dccbc8d440_0;
    %pad/s 32;
    %muli 8192, 0, 32;
    %assign/vec4 v000001dccbc8e160_0, 0;
    %load/vec4 v000001dccbc8e8e0_0;
    %load/vec4 v000001dccbc8d440_0;
    %pad/u 32;
    %muli 4096, 0, 32;
    %add;
    %assign/vec4 v000001dccbc8e8e0_0, 0;
    %load/vec4 v000001dccbc8d6c0_0;
    %load/vec4 v000001dccbc8e160_0;
    %add;
    %load/vec4 v000001dccbc8e8e0_0;
    %add;
    %assign/vec4 v000001dccbc38c60_0, 0;
T_11.27 ;
    %jmp T_11.8;
T_11.8 ;
    %pop/vec4 1;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001dccbc066d0;
T_12 ;
    %fork t_5, S_000001dccbc06860;
    %jmp t_4;
    .scope S_000001dccbc06860;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dccbc390c0_0, 0, 32;
T_12.0 ;
    %load/vec4 v000001dccbc390c0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_12.1, 5;
    %pushi/vec4 128, 0, 32;
    %cvt/rv/s;
    %pushi/real 2130706432, 4072; load=127.000
    %pushi/real 1686629713, 4068; load=6.28319
    %pushi/real 273688, 4046; load=6.28319
    %add/wr;
    %load/vec4 v000001dccbc390c0_0;
    %cvt/rv/s;
    %mul/wr;
    %pushi/real 1073741824, 4074; load=256.000
    %div/wr;
    %vpi_func/r 4 25 "$sin", W<0,r> {0 1 0};
    %mul/wr;
    %vpi_func/r 4 25 "$floor", W<0,r> {0 1 0};
    %add/wr;
    %cvt/vr 8;
    %ix/getv/s 4, v000001dccbc390c0_0;
    %store/vec4a v000001dccbc388a0, 4, 0;
    %load/vec4 v000001dccbc390c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001dccbc390c0_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %end;
    .scope S_000001dccbc066d0;
t_4 %join;
    %end;
    .thread T_12;
    .scope S_000001dccbc066d0;
T_13 ;
    %wait E_000001dccbc43a90;
    %load/vec4 v000001dccbc38760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001dccbc38d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dccbc38a80_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v000001dccbc38f80_0;
    %assign/vec4 v000001dccbc38d00_0, 0;
    %load/vec4 v000001dccbc38d00_0;
    %load/vec4 v000001dccbc38f80_0;
    %cmp/e;
    %jmp/0xz  T_13.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dccbc38a80_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dccbc38a80_0, 0;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000001dccbc066d0;
T_14 ;
    %wait E_000001dccbc447d0;
    %load/vec4 v000001dccbc38760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001dccbc386c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001dccbc38b20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001dccbc38800_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v000001dccbc386c0_0;
    %load/vec4 v000001dccbc38f80_0;
    %add;
    %assign/vec4 v000001dccbc386c0_0, 0;
    %load/vec4 v000001dccbc386c0_0;
    %parti/s 8, 24, 6;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001dccbc388a0, 4;
    %assign/vec4 v000001dccbc38b20_0, 0;
    %load/vec4 v000001dccbc386c0_0;
    %parti/s 8, 24, 6;
    %subi 64, 0, 8;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001dccbc388a0, 4;
    %assign/vec4 v000001dccbc38800_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000001dccbc40c10;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dccc072930_0, 0, 1;
T_15.0 ;
    %delay 10000, 0;
    %load/vec4 v000001dccc072930_0;
    %inv;
    %store/vec4 v000001dccc072930_0, 0, 1;
    %jmp T_15.0;
    %end;
    .thread T_15;
    .scope S_000001dccbc40c10;
T_16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dccc072390_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dccc072ed0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dccc072ed0_0, 0, 1;
    %delay 100000, 0;
    %vpi_call/w 3 93 "$display", "=== Sending Sweep Command ===" {0 0 0};
    %pushi/vec4 255, 0, 8;
    %store/vec4 v000001dccbc38260_0, 0, 8;
    %fork TD_UART_FIFO_SWEEPER_TB.send_byte, S_000001dccbbf1750;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001dccbc38260_0, 0, 8;
    %fork TD_UART_FIFO_SWEEPER_TB.send_byte, S_000001dccbbf1750;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001dccbc38260_0, 0, 8;
    %fork TD_UART_FIFO_SWEEPER_TB.send_byte, S_000001dccbbf1750;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001dccbc38260_0, 0, 8;
    %fork TD_UART_FIFO_SWEEPER_TB.send_byte, S_000001dccbbf1750;
    %join;
    %pushi/vec4 100, 0, 8;
    %store/vec4 v000001dccbc38260_0, 0, 8;
    %fork TD_UART_FIFO_SWEEPER_TB.send_byte, S_000001dccbbf1750;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001dccbc38260_0, 0, 8;
    %fork TD_UART_FIFO_SWEEPER_TB.send_byte, S_000001dccbbf1750;
    %join;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v000001dccbc38260_0, 0, 8;
    %fork TD_UART_FIFO_SWEEPER_TB.send_byte, S_000001dccbbf1750;
    %join;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v000001dccbc38260_0, 0, 8;
    %fork TD_UART_FIFO_SWEEPER_TB.send_byte, S_000001dccbbf1750;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001dccbc38260_0, 0, 8;
    %fork TD_UART_FIFO_SWEEPER_TB.send_byte, S_000001dccbbf1750;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001dccbc38260_0, 0, 8;
    %fork TD_UART_FIFO_SWEEPER_TB.send_byte, S_000001dccbbf1750;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001dccbc38260_0, 0, 8;
    %fork TD_UART_FIFO_SWEEPER_TB.send_byte, S_000001dccbbf1750;
    %join;
T_16.0 ;
    %load/vec4 v000001dccc072750_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_16.1, 6;
    %wait E_000001dccbc43ed0;
    %jmp T_16.0;
T_16.1 ;
    %vpi_call/w 3 109 "$display", "=== Sweep Complete ===" {0 0 0};
    %delay 1000000, 0;
    %vpi_call/w 3 113 "$display", "=== Sending PLL Command ===" {0 0 0};
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001dccbc38260_0, 0, 8;
    %fork TD_UART_FIFO_SWEEPER_TB.send_byte, S_000001dccbbf1750;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001dccbc38260_0, 0, 8;
    %fork TD_UART_FIFO_SWEEPER_TB.send_byte, S_000001dccbbf1750;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001dccbc38260_0, 0, 8;
    %fork TD_UART_FIFO_SWEEPER_TB.send_byte, S_000001dccbbf1750;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001dccbc38260_0, 0, 8;
    %fork TD_UART_FIFO_SWEEPER_TB.send_byte, S_000001dccbbf1750;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001dccbc38260_0, 0, 8;
    %fork TD_UART_FIFO_SWEEPER_TB.send_byte, S_000001dccbbf1750;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001dccbc38260_0, 0, 8;
    %fork TD_UART_FIFO_SWEEPER_TB.send_byte, S_000001dccbbf1750;
    %join;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v000001dccbc38260_0, 0, 8;
    %fork TD_UART_FIFO_SWEEPER_TB.send_byte, S_000001dccbbf1750;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001dccbc38260_0, 0, 8;
    %fork TD_UART_FIFO_SWEEPER_TB.send_byte, S_000001dccbbf1750;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001dccbc38260_0, 0, 8;
    %fork TD_UART_FIFO_SWEEPER_TB.send_byte, S_000001dccbbf1750;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001dccbc38260_0, 0, 8;
    %fork TD_UART_FIFO_SWEEPER_TB.send_byte, S_000001dccbbf1750;
    %join;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000001dccbc38260_0, 0, 8;
    %fork TD_UART_FIFO_SWEEPER_TB.send_byte, S_000001dccbbf1750;
    %join;
    %delay 5000000, 0;
    %vpi_call/w 3 127 "$finish" {0 0 0};
    %end;
    .thread T_16;
    .scope S_000001dccbc40c10;
T_17 ;
    %wait E_000001dccbc43a90;
    %load/vec4 v000001dccc0721b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %vpi_call/w 3 157 "$display", "Time: %t, UART Received: 0x%h", $time, v000001dccc072a70_0 {0 0 0};
T_17.0 ;
    %load/vec4 v000001dccc072c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %vpi_call/w 3 162 "$display", "Time: %t, Sweep Started", $time {0 0 0};
T_17.2 ;
    %load/vec4 v000001dccc072570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %vpi_call/w 3 166 "$display", "Time: %t, Sweeper Read FIFO", $time {0 0 0};
T_17.4 ;
    %load/vec4 v000001dccbc8e020_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_17.8, 4;
    %load/vec4 v000001dccbc389e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_17.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %vpi_call/w 3 171 "$display", "Time: %t, Frequency Updated: 0x%h", $time, v000001dccc0724d0_0 {0 0 0};
T_17.6 ;
    %jmp T_17;
    .thread T_17;
    .scope S_000001dccbc40c10;
T_18 ;
    %vpi_call/w 3 177 "$dumpfile", "uart_fifo_sweeper_tb.vcd" {0 0 0};
    %vpi_call/w 3 178 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001dccbc40c10 {0 0 0};
    %end;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "-";
    "uart_fifo_sweeper_tb.sv";
    "dds_sine_generator.sv";
    "frequency_sweeper.v";
    "uart_rx_fifo.sv";
    "Baud_Rate.sv";
    "fifo.sv";
    "UART_RX.v";
