Warning (10268): Verilog HDL information at Immed_Gen_unit.v(27): always construct contains both blocking and non-blocking assignments File: D:/quartus/Quartus_Projects/PL_CPU_FPGA/Immed_Gen_unit.v Line: 27
