Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Reading design: vgagenerator.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "vgagenerator.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "vgagenerator"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : vgagenerator
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\pascal.roulin\Desktop\S5_vga\marioPackage.vhd" into library work
Parsing package <marioPackage>.
Parsing VHDL file "C:\Users\pascal.roulin\Desktop\S5_vga\vga.vhd" into library work
Parsing entity <vga>.
Parsing architecture <logic> of entity <vga>.
Parsing VHDL file "C:\Users\pascal.roulin\Desktop\S5_vga\display.vhd" into library work
Parsing entity <display>.
Parsing architecture <logic> of entity <display>.
Parsing VHDL file "C:\Users\pascal.roulin\Desktop\S5_vga\dcm.vhd" into library work
Parsing entity <dcm>.
Parsing architecture <xilinx> of entity <dcm>.
Parsing VHDL file "C:\Users\pascal.roulin\Desktop\S5_vga\vgaDisplayTopModule.vhd" into library work
Parsing entity <vgagenerator>.
Parsing architecture <behav> of entity <vgagenerator>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <vgagenerator> (architecture <behav>) from library <work>.

Elaborating entity <dcm> (architecture <xilinx>) from library <work>.

Elaborating entity <vga> (architecture <logic>) from library <work>.

Elaborating entity <display> (architecture <logic>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <vgagenerator>.
    Related source file is "C:\Users\pascal.roulin\Desktop\S5_vga\vgaDisplayTopModule.vhd".
INFO:Xst:3210 - "C:\Users\pascal.roulin\Desktop\S5_vga\vgaDisplayTopModule.vhd" line 58: Output port <LOCKED> of the instance <dcm_map> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <vgagenerator> synthesized.

Synthesizing Unit <dcm>.
    Related source file is "C:\Users\pascal.roulin\Desktop\S5_vga\dcm.vhd".
    Summary:
	no macro.
Unit <dcm> synthesized.

Synthesizing Unit <vga>.
    Related source file is "C:\Users\pascal.roulin\Desktop\S5_vga\vga.vhd".
    Found 1-bit register for signal <blank>.
    Found 10-bit register for signal <vcounter>.
    Found 11-bit register for signal <hcounter>.
    Found 1-bit register for signal <hs>.
    Found 1-bit register for signal <vs>.
    Found 11-bit adder for signal <hcounter[10]_GND_14_o_add_4_OUT> created at line 51.
    Found 10-bit adder for signal <vcounter[9]_GND_14_o_add_8_OUT> created at line 66.
    Found 11-bit comparator lessequal for signal <n0011> created at line 77
    Found 11-bit comparator greater for signal <hcounter[10]_GND_14_o_LessThan_14_o> created at line 77
    Found 10-bit comparator lessequal for signal <n0016> created at line 90
    Found 10-bit comparator greater for signal <vcounter[9]_PWR_10_o_LessThan_16_o> created at line 90
    Found 11-bit comparator greater for signal <hcounter[10]_GND_14_o_LessThan_17_o> created at line 103
    Found 10-bit comparator greater for signal <vcounter[9]_PWR_10_o_LessThan_18_o> created at line 103
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <vga> synthesized.

Synthesizing Unit <display>.
    Related source file is "C:\Users\pascal.roulin\Desktop\S5_vga\display.vhd".
    Found 256x712-bit Read Only RAM for signal <_n0449>
    Found 8-bit 92-to-1 multiplexer for signal <color> created at line 217.
    Summary:
	inferred   1 RAM(s).
	inferred   4 Multiplexer(s).
Unit <display> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 256x712-bit single-port Read Only RAM                 : 1
# Adders/Subtractors                                   : 2
 10-bit adder                                          : 1
 11-bit adder                                          : 1
# Registers                                            : 5
 1-bit register                                        : 3
 10-bit register                                       : 1
 11-bit register                                       : 1
# Comparators                                          : 6
 10-bit comparator greater                             : 2
 10-bit comparator lessequal                           : 1
 11-bit comparator greater                             : 2
 11-bit comparator lessequal                           : 1
# Multiplexers                                         : 6
 10-bit 2-to-1 multiplexer                             : 1
 11-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 2
 8-bit 92-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <display>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0449> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 712-bit                  |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <hcount>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <display> synthesized (advanced).

Synthesizing (advanced) Unit <vga>.
The following registers are absorbed into counter <hcounter>: 1 register on signal <hcounter>.
The following registers are absorbed into counter <vcounter>: 1 register on signal <vcounter>.
Unit <vga> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 256x712-bit single-port distributed Read Only RAM     : 1
# Counters                                             : 2
 10-bit up counter                                     : 1
 11-bit up counter                                     : 1
# Registers                                            : 3
 Flip-Flops                                            : 3
# Comparators                                          : 6
 10-bit comparator greater                             : 2
 10-bit comparator lessequal                           : 1
 11-bit comparator greater                             : 2
 11-bit comparator lessequal                           : 1
# Multiplexers                                         : 4
 2-bit 2-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 2
 8-bit 92-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <vgagenerator> ...

Optimizing unit <vga> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block vgagenerator, actual ratio is 18.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 24
 Flip-Flops                                            : 24

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : vgagenerator.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2115
#      GND                         : 1
#      LUT1                        : 8
#      LUT2                        : 23
#      LUT3                        : 130
#      LUT4                        : 189
#      LUT5                        : 591
#      LUT6                        : 1112
#      MUXCY                       : 19
#      MUXF7                       : 20
#      VCC                         : 1
#      XORCY                       : 21
# FlipFlops/Latches                : 24
#      FDC                         : 13
#      FDCE                        : 10
#      FDP                         : 1
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 12
#      IBUF                        : 1
#      IBUFG                       : 1
#      OBUF                        : 10
# DCMs                             : 1
#      DCM_SP                      : 1

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              24  out of  18224     0%  
 Number of Slice LUTs:                 2053  out of   9112    22%  
    Number used as Logic:              2053  out of   9112    22%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2053
   Number with an unused Flip Flop:    2029  out of   2053    98%  
   Number with an unused LUT:             0  out of   2053     0%  
   Number of fully used LUT-FF pairs:    24  out of   2053     1%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          12
 Number of bonded IOBs:                  12  out of    232     5%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
fpga_clk                           | DCM_SP:CLKFX           | 24    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.093ns (Maximum Frequency: 477.843MHz)
   Minimum input arrival time before clock: 2.824ns
   Maximum output required time after clock: 11.574ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_clk'
  Clock period: 2.093ns (frequency: 477.843MHz)
  Total number of paths / destination ports: 1190 / 34
-------------------------------------------------------------------------
Delay:               5.232ns (Levels of Logic = 2)
  Source:            vga_map/hcounter_7 (FF)
  Destination:       vga_map/vcounter_9 (FF)
  Source Clock:      fpga_clk rising 0.4X
  Destination Clock: fpga_clk rising 0.4X

  Data Path: vga_map/hcounter_7 to vga_map/vcounter_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q            941   0.447   2.422  vga_map/hcounter_7 (vga_map/hcounter_7)
     LUT6:I3->O            8   0.205   0.803  vga_map/en<10>_SW0 (N4)
     LUT6:I5->O            9   0.205   0.829  vga_map/en<10> (vga_map/en)
     FDCE:CE                   0.322          vga_map/vcounter_1
    ----------------------------------------
    Total                      5.232ns (1.179ns logic, 4.053ns route)
                                       (22.5% logic, 77.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_clk'
  Total number of paths / destination ports: 24 / 24
-------------------------------------------------------------------------
Offset:              2.824ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       vga_map/vcounter_9 (FF)
  Destination Clock: fpga_clk rising 0.4X

  Data Path: rst to vga_map/vcounter_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            24   1.222   1.172  rst_IBUF (rst_IBUF)
     FDC:CLR                   0.430          vga_map/vs
    ----------------------------------------
    Total                      2.824ns (1.652ns logic, 1.172ns route)
                                       (58.5% logic, 41.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fpga_clk'
  Total number of paths / destination ports: 9585 / 10
-------------------------------------------------------------------------
Offset:              11.574ns (Levels of Logic = 9)
  Source:            vga_map/hcounter_6 (FF)
  Destination:       blue<1> (PAD)
  Source Clock:      fpga_clk rising 0.4X

  Data Path: vga_map/hcounter_6 to blue<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q           1099   0.447   2.595  vga_map/hcounter_6 (vga_map/hcounter_6)
     LUT6:I0->O            1   0.203   0.580  display_map/Mram__n04491555112 (display_map/Mram__n04491555111)
     LUT6:I5->O            1   0.205   0.580  display_map/Mram__n04491555113 (display_map/Mram__n04491555112)
     LUT5:I4->O            1   0.205   0.580  display_map/Mram__n04491555114 (display_map/_n0449<617>)
     LUT6:I5->O            1   0.205   0.808  display_map/Mmux_color_149 (display_map/Mmux_color_149)
     LUT6:I3->O            1   0.205   0.684  vcount<5>31 (vcount<5>4)
     LUT5:I3->O            1   0.203   0.000  display_map/Mmux_color_31 (display_map/Mmux_color_31)
     MUXF7:I1->O           1   0.140   0.580  display_map/Mmux_color_2_f7_0 (display_map/color<1>)
     LUT2:I1->O            1   0.205   0.579  display_map/Mmux_blue21 (blue_1_OBUF)
     OBUF:I->O                 2.571          blue_1_OBUF (blue<1>)
    ----------------------------------------
    Total                     11.574ns (4.589ns logic, 6.985ns route)
                                       (39.6% logic, 60.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock fpga_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fpga_clk       |    5.232|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 23.00 secs
Total CPU time to Xst completion: 23.02 secs
 
--> 

Total memory usage is 301236 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    2 (   0 filtered)

