

================================================================
== Vitis HLS Report for 'recvFrame_logic_1'
================================================================
* Date:           Thu Jan 26 11:10:58 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        clu
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                        |                                             |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                        Instance                        |                    Module                   |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_recvFrame_logic_1_Pipeline_1_fu_663                 |recvFrame_logic_1_Pipeline_1                 |       94|       94|  0.940 us|  0.940 us|   94|   94|       no|
        |grp_recvFrame_logic_1_Pipeline_VITIS_LOOP_238_2_fu_669  |recvFrame_logic_1_Pipeline_VITIS_LOOP_238_2  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1_fu_679  |recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1  |       12|       57|  0.120 us|  0.570 us|   12|   57|       no|
        |grp_write_ddr_1_fu_689                                  |write_ddr_1                                  |      138|      247|  1.380 us|  2.470 us|  138|  247|       no|
        +--------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    744|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    1|    1206|   2142|    0|
|Memory           |        0|    -|      16|     12|    0|
|Multiplexer      |        -|    -|       -|    773|    -|
|Register         |        -|    -|     735|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|    1957|   3671|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|       1|      6|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------+---------------------------------------------+---------+----+-----+------+-----+
    |                        Instance                        |                    Module                   | BRAM_18K| DSP|  FF |  LUT | URAM|
    +--------------------------------------------------------+---------------------------------------------+---------+----+-----+------+-----+
    |grp_recvFrame_logic_1_Pipeline_1_fu_663                 |recvFrame_logic_1_Pipeline_1                 |        0|   0|    9|    37|    0|
    |grp_recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1_fu_679  |recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1  |        0|   0|  156|   313|    0|
    |grp_recvFrame_logic_1_Pipeline_VITIS_LOOP_238_2_fu_669  |recvFrame_logic_1_Pipeline_VITIS_LOOP_238_2  |        0|   0|  208|   438|    0|
    |grp_write_ddr_1_fu_689                                  |write_ddr_1                                  |        0|   1|  833|  1354|    0|
    +--------------------------------------------------------+---------------------------------------------+---------+----+-----+------+-----+
    |Total                                                   |                                             |        0|   1| 1206|  2142|    0|
    +--------------------------------------------------------+---------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+-------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory   |                   Module                  | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |can_frame_U  |recvFrame_logic_1_can_frame_RAM_AUTO_1R1W  |        0|  16|  12|    0|    92|    8|     1|          736|
    +-------------+-------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total        |                                           |        0|  16|  12|    0|    92|    8|     1|          736|
    +-------------+-------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add115_fu_1358_p2                 |         +|   0|  0|  15|          15|          14|
    |add_ln168_1_fu_757_p2             |         +|   0|  0|  32|          32|          32|
    |add_ln168_2_fu_723_p2             |         +|   0|  0|  15|          15|          15|
    |add_ln168_fu_729_p2               |         +|   0|  0|  15|          15|          14|
    |add_ln191_1_fu_810_p2             |         +|   0|  0|  32|          32|          32|
    |add_ln191_fu_783_p2               |         +|   0|  0|  15|          15|          14|
    |add_ln214_fu_1347_p2              |         +|   0|  0|   7|           7|           4|
    |add_ln223_1_fu_1500_p2            |         +|   0|  0|   7|           5|           1|
    |add_ln223_fu_1369_p2              |         +|   0|  0|   6|           6|           2|
    |add_ln253_fu_1441_p2              |         +|   0|  0|  32|          32|           1|
    |add_ln257_fu_1429_p2              |         +|   0|  0|  32|          32|           1|
    |add_ln261_fu_1417_p2              |         +|   0|  0|  32|          32|           1|
    |add_ln265_fu_1405_p2              |         +|   0|  0|  32|          32|           1|
    |add_ln269_fu_1453_p2              |         +|   0|  0|  32|          32|           1|
    |add_ln280_fu_1469_p2              |         +|   0|  0|  32|          32|           1|
    |add_ln283_fu_1482_p2              |         +|   0|  0|  32|          32|           8|
    |id_can_fu_915_p2                  |         +|   0|  0|   7|           5|           4|
    |and_ln28_fu_1069_p2               |       and|   0|  0|   1|           1|           1|
    |ap_predicate_op213_call_state15   |       and|   0|  0|   1|           1|           1|
    |icmp_ln223_fu_1363_p2             |      icmp|   0|  0|   3|           7|           1|
    |icmp_ln28_fu_1064_p2              |      icmp|   0|  0|  12|          32|          32|
    |icmp_ln32_10_fu_1217_p2           |      icmp|   0|  0|  12|          32|          32|
    |icmp_ln32_11_fu_1223_p2           |      icmp|   0|  0|  12|          32|          32|
    |icmp_ln32_12_fu_1229_p2           |      icmp|   0|  0|  12|          32|          31|
    |icmp_ln32_13_fu_1235_p2           |      icmp|   0|  0|  12|          32|          31|
    |icmp_ln32_14_fu_1241_p2           |      icmp|   0|  0|  12|          32|          30|
    |icmp_ln32_1_fu_1093_p2            |      icmp|   0|  0|  12|          32|          30|
    |icmp_ln32_2_fu_1099_p2            |      icmp|   0|  0|  12|          32|          30|
    |icmp_ln32_3_fu_1131_p2            |      icmp|   0|  0|  12|          32|          31|
    |icmp_ln32_4_fu_1137_p2            |      icmp|   0|  0|  12|          32|          31|
    |icmp_ln32_5_fu_1165_p2            |      icmp|   0|  0|  12|          32|          31|
    |icmp_ln32_6_fu_1171_p2            |      icmp|   0|  0|  12|          32|          31|
    |icmp_ln32_7_fu_1199_p2            |      icmp|   0|  0|  12|          32|          33|
    |icmp_ln32_8_fu_1205_p2            |      icmp|   0|  0|  12|          32|          32|
    |icmp_ln32_9_fu_1211_p2            |      icmp|   0|  0|  12|          32|          32|
    |icmp_ln32_fu_1083_p2              |      icmp|   0|  0|  12|          32|          29|
    |ap_block_state15_on_subcall_done  |        or|   0|  0|   1|           1|           1|
    |empty_92_fu_1326_p2               |        or|   0|  0|   1|           1|           1|
    |m_axi_can_addr_WDATA              |        or|   0|  0|  32|          32|           8|
    |or_ln32_1_fu_1151_p2              |        or|   0|  0|   1|           1|           1|
    |or_ln32_2_fu_1185_p2              |        or|   0|  0|   1|           1|           1|
    |or_ln32_3_fu_1257_p2              |        or|   0|  0|   1|           1|           1|
    |or_ln32_4_fu_1280_p2              |        or|   0|  0|   1|           1|           1|
    |or_ln32_5_fu_1303_p2              |        or|   0|  0|   1|           1|           1|
    |or_ln32_fu_1113_p2                |        or|   0|  0|   1|           1|           1|
    |FrameID_1_fu_984_p3               |    select|   0|  0|  29|           1|          29|
    |NofBytes_fu_1330_p3               |    select|   0|  0|   7|           1|           7|
    |empty_fu_1319_p3                  |    select|   0|  0|   8|           1|           8|
    |select_ln176_fu_979_p3            |    select|   0|  0|   2|           1|           1|
    |select_ln28_fu_1075_p3            |    select|   0|  0|  33|           1|          33|
    |select_ln32_10_fu_1296_p3         |    select|   0|  0|   7|           1|           7|
    |select_ln32_11_fu_1307_p3         |    select|   0|  0|   6|           1|           6|
    |select_ln32_1_fu_1119_p3          |    select|   0|  0|   2|           1|           2|
    |select_ln32_2_fu_1143_p3          |    select|   0|  0|   4|           1|           3|
    |select_ln32_3_fu_1157_p3          |    select|   0|  0|   3|           1|           3|
    |select_ln32_4_fu_1177_p3          |    select|   0|  0|   3|           1|           2|
    |select_ln32_5_fu_1191_p3          |    select|   0|  0|   3|           1|           3|
    |select_ln32_6_fu_1250_p3          |    select|   0|  0|   5|           1|           4|
    |select_ln32_7_fu_1261_p3          |    select|   0|  0|   4|           1|           4|
    |select_ln32_8_fu_1273_p3          |    select|   0|  0|   6|           1|           5|
    |select_ln32_9_fu_1284_p3          |    select|   0|  0|   5|           1|           5|
    |select_ln32_fu_1105_p3            |    select|   0|  0|   3|           1|           2|
    |xor_ln28_fu_1059_p2               |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 744|         950|         789|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+-----+-----------+-----+-----------+
    |              Name              | LUT | Input Size| Bits| Total Bits|
    +--------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                       |  145|         32|    1|         32|
    |can_addr_blk_n_AR               |    9|          2|    1|          2|
    |can_addr_blk_n_AW               |    9|          2|    1|          2|
    |can_addr_blk_n_B                |    9|          2|    1|          2|
    |can_addr_blk_n_R                |    9|          2|    1|          2|
    |can_addr_blk_n_W                |    9|          2|    1|          2|
    |can_frame_address0              |   61|         15|    7|        105|
    |can_frame_address1              |   53|         13|    7|         91|
    |can_frame_ce0                   |   25|          6|    1|          6|
    |can_frame_ce1                   |   17|          4|    1|          4|
    |can_frame_d0                    |   57|         14|    8|        112|
    |can_frame_d1                    |   49|         12|    8|         96|
    |can_frame_we0                   |   21|          5|    1|          5|
    |can_frame_we1                   |   17|          4|    1|          4|
    |counter_can_0_loc_0_reg_583     |    9|          2|   32|         64|
    |counter_can_1_loc_0_reg_599     |    9|          2|   32|         64|
    |counter_can_2_loc_0_reg_615     |    9|          2|   32|         64|
    |counter_can_3_loc_0_reg_631     |    9|          2|   32|         64|
    |counter_droped_1_loc_0_reg_647  |    9|          2|   32|         64|
    |m_axi_can_addr_ARADDR           |   25|          6|   32|        192|
    |m_axi_can_addr_ARBURST          |   13|          3|    2|          6|
    |m_axi_can_addr_ARCACHE          |   13|          3|    4|         12|
    |m_axi_can_addr_ARID             |   13|          3|    1|          3|
    |m_axi_can_addr_ARLEN            |   17|          4|   32|        128|
    |m_axi_can_addr_ARLOCK           |   13|          3|    2|          6|
    |m_axi_can_addr_ARPROT           |   13|          3|    3|          9|
    |m_axi_can_addr_ARQOS            |   13|          3|    4|         12|
    |m_axi_can_addr_ARREGION         |   13|          3|    4|         12|
    |m_axi_can_addr_ARSIZE           |   13|          3|    3|          9|
    |m_axi_can_addr_ARUSER           |   13|          3|    1|          3|
    |m_axi_can_addr_ARVALID          |   17|          4|    1|          4|
    |m_axi_can_addr_RREADY           |   17|          4|    1|          4|
    |m_axi_ps_ddr_ARVALID            |    9|          2|    1|          2|
    |m_axi_ps_ddr_AWVALID            |    9|          2|    1|          2|
    |m_axi_ps_ddr_BREADY             |    9|          2|    1|          2|
    |m_axi_ps_ddr_RREADY             |    9|          2|    1|          2|
    |m_axi_ps_ddr_WVALID             |    9|          2|    1|          2|
    +--------------------------------+-----+-----------+-----+-----------+
    |Total                           |  773|        180|  295|       1195|
    +--------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |                                 Name                                | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |NofBytes_reg_1706                                                    |   7|   0|    7|          0|
    |add115_reg_1711                                                      |  12|   0|   15|          3|
    |add_ln168_2_reg_1531                                                 |  12|   0|   15|          3|
    |add_ln223_1_reg_1796                                                 |   5|   0|    5|          0|
    |ap_CS_fsm                                                            |  31|   0|   31|          0|
    |can_addr_addr_2_read_reg_1808                                        |  32|   0|   32|          0|
    |can_addr_addr_2_reg_1801                                             |  32|   0|   32|          0|
    |counter_can_0                                                        |  32|   0|   32|          0|
    |counter_can_0_loc_0_reg_583                                          |  32|   0|   32|          0|
    |counter_can_1                                                        |  32|   0|   32|          0|
    |counter_can_1_loc_0_reg_599                                          |  32|   0|   32|          0|
    |counter_can_2                                                        |  32|   0|   32|          0|
    |counter_can_2_loc_0_reg_615                                          |  32|   0|   32|          0|
    |counter_can_3                                                        |  32|   0|   32|          0|
    |counter_can_3_loc_0_reg_631                                          |  32|   0|   32|          0|
    |counter_droped                                                       |  32|   0|   32|          0|
    |counter_droped_1_loc_0_reg_647                                       |  32|   0|   32|          0|
    |frameDLC_reg_1641                                                    |  32|   0|   32|          0|
    |grp_recvFrame_logic_1_Pipeline_1_fu_663_ap_start_reg                 |   1|   0|    1|          0|
    |grp_recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1_fu_679_ap_start_reg  |   1|   0|    1|          0|
    |grp_recvFrame_logic_1_Pipeline_VITIS_LOOP_238_2_fu_669_ap_start_reg  |   1|   0|    1|          0|
    |grp_write_ddr_1_fu_689_ap_start_reg                                  |   1|   0|    1|          0|
    |icmp_ln223_reg_1717                                                  |   1|   0|    1|          0|
    |icmp_ln32_10_reg_1673                                                |   1|   0|    1|          0|
    |icmp_ln32_11_reg_1679                                                |   1|   0|    1|          0|
    |icmp_ln32_12_reg_1684                                                |   1|   0|    1|          0|
    |icmp_ln32_13_reg_1690                                                |   1|   0|    1|          0|
    |icmp_ln32_14_reg_1695                                                |   1|   0|    1|          0|
    |icmp_ln32_7_reg_1657                                                 |   1|   0|    1|          0|
    |icmp_ln32_8_reg_1662                                                 |   1|   0|    1|          0|
    |icmp_ln32_9_reg_1668                                                 |   1|   0|    1|          0|
    |internal_can_counter                                                 |  32|   0|   32|          0|
    |select_ln32_5_reg_1652                                               |   3|   0|    3|          0|
    |tmp_2_reg_1598                                                       |   1|   0|    1|          0|
    |tmp_3_reg_1621                                                       |   5|   0|    5|          0|
    |tmp_6_reg_1611                                                       |   1|   0|    1|          0|
    |tmp_7_reg_1647                                                       |   1|   0|    1|          0|
    |trunc_ln11_reg_1553                                                  |   8|   0|    8|          0|
    |trunc_ln12_reg_1558                                                  |   8|   0|    8|          0|
    |trunc_ln13_reg_1563                                                  |   8|   0|    8|          0|
    |trunc_ln14_reg_1568                                                  |   8|   0|    8|          0|
    |trunc_ln15_reg_1573                                                  |   8|   0|    8|          0|
    |trunc_ln164_reg_1593                                                 |   1|   0|    1|          0|
    |trunc_ln168_1_reg_1537                                               |  30|   0|   30|          0|
    |trunc_ln16_reg_1721                                                  |   4|   0|    4|          0|
    |trunc_ln176_1_reg_1605                                               |  11|   0|   11|          0|
    |trunc_ln179_2_reg_1616                                               |  18|   0|   18|          0|
    |trunc_ln17_reg_1791                                                  |  30|   0|   30|          0|
    |trunc_ln186_reg_1636                                                 |   8|   0|    8|          0|
    |trunc_ln191_1_reg_1548                                               |  30|   0|   30|          0|
    |trunc_ln210_reg_1578                                                 |   8|   0|    8|          0|
    |trunc_ln8_reg_1631                                                   |   8|   0|    8|          0|
    |trunc_ln_reg_1626                                                    |   8|   0|    8|          0|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                | 735|   0|  741|          6|
    +---------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  recvFrame_logic.1|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  recvFrame_logic.1|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  recvFrame_logic.1|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  recvFrame_logic.1|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  recvFrame_logic.1|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  recvFrame_logic.1|  return value|
|m_axi_can_addr_AWVALID   |  out|    1|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_AWREADY   |   in|    1|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_AWADDR    |  out|   32|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_AWID      |  out|    1|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_AWLEN     |  out|   32|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_AWSIZE    |  out|    3|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_AWBURST   |  out|    2|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_AWLOCK    |  out|    2|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_AWCACHE   |  out|    4|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_AWPROT    |  out|    3|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_AWQOS     |  out|    4|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_AWREGION  |  out|    4|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_AWUSER    |  out|    1|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_WVALID    |  out|    1|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_WREADY    |   in|    1|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_WDATA     |  out|   32|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_WSTRB     |  out|    4|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_WLAST     |  out|    1|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_WID       |  out|    1|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_WUSER     |  out|    1|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_ARVALID   |  out|    1|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_ARREADY   |   in|    1|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_ARADDR    |  out|   32|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_ARID      |  out|    1|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_ARLEN     |  out|   32|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_ARSIZE    |  out|    3|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_ARBURST   |  out|    2|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_ARLOCK    |  out|    2|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_ARCACHE   |  out|    4|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_ARPROT    |  out|    3|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_ARQOS     |  out|    4|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_ARREGION  |  out|    4|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_ARUSER    |  out|    1|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_RVALID    |   in|    1|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_RREADY    |  out|    1|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_RDATA     |   in|   32|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_RLAST     |   in|    1|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_RID       |   in|    1|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_RFIFONUM  |   in|    9|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_RUSER     |   in|    1|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_RRESP     |   in|    2|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_BVALID    |   in|    1|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_BREADY    |  out|    1|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_BRESP     |   in|    2|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_BID       |   in|    1|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_BUSER     |   in|    1|       m_axi|           can_addr|       pointer|
|canbase                  |   in|   32|     ap_none|            canbase|        scalar|
|m_axi_ps_ddr_AWVALID     |  out|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_AWREADY     |   in|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_AWADDR      |  out|   32|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_AWID        |  out|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_AWLEN       |  out|   32|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_AWSIZE      |  out|    3|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_AWBURST     |  out|    2|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_AWLOCK      |  out|    2|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_AWCACHE     |  out|    4|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_AWPROT      |  out|    3|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_AWQOS       |  out|    4|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_AWREGION    |  out|    4|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_AWUSER      |  out|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_WVALID      |  out|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_WREADY      |   in|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_WDATA       |  out|    8|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_WSTRB       |  out|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_WLAST       |  out|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_WID         |  out|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_WUSER       |  out|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_ARVALID     |  out|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_ARREADY     |   in|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_ARADDR      |  out|   32|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_ARID        |  out|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_ARLEN       |  out|   32|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_ARSIZE      |  out|    3|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_ARBURST     |  out|    2|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_ARLOCK      |  out|    2|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_ARCACHE     |  out|    4|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_ARPROT      |  out|    3|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_ARQOS       |  out|    4|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_ARREGION    |  out|    4|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_ARUSER      |  out|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_RVALID      |   in|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_RREADY      |  out|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_RDATA       |   in|    8|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_RLAST       |   in|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_RID         |   in|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_RFIFONUM    |   in|   11|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_RUSER       |   in|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_RRESP       |   in|    2|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_BVALID      |   in|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_BREADY      |  out|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_BRESP       |   in|    2|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_BID         |   in|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_BUSER       |   in|    1|       m_axi|             ps_ddr|       pointer|
|ddr                      |   in|   32|     ap_none|                ddr|        scalar|
|readIndex                |   in|    8|     ap_none|          readIndex|        scalar|
|EN                       |   in|    4|     ap_none|                 EN|        scalar|
|timestamp                |   in|   64|     ap_none|          timestamp|        scalar|
|can_0_received           |  out|   32|      ap_vld|     can_0_received|       pointer|
|can_0_received_ap_vld    |  out|    1|      ap_vld|     can_0_received|       pointer|
|can_1_received           |  out|   32|      ap_vld|     can_1_received|       pointer|
|can_1_received_ap_vld    |  out|    1|      ap_vld|     can_1_received|       pointer|
|can_2_received           |  out|   32|      ap_vld|     can_2_received|       pointer|
|can_2_received_ap_vld    |  out|    1|      ap_vld|     can_2_received|       pointer|
|can_3_received           |  out|   32|      ap_vld|     can_3_received|       pointer|
|can_3_received_ap_vld    |  out|    1|      ap_vld|     can_3_received|       pointer|
|can_dropped              |  out|   32|      ap_vld|        can_dropped|       pointer|
|can_dropped_ap_vld       |  out|    1|      ap_vld|        can_dropped|       pointer|
|received_can             |  out|   32|      ap_vld|       received_can|       pointer|
|received_can_ap_vld      |  out|    1|      ap_vld|       received_can|       pointer|
+-------------------------+-----+-----+------------+-------------------+--------------+

