<HTML>
<HEAD>
<TITLE>Map Report</TITLE>
<link href="file:///C:/lscc/radiant/2023.1/data/theme/css/light/report.css" rel="stylesheet" type="text/css" media="screen"/>
<link href="file:///C:/lscc/radiant/2023.1/data/theme/css/print/report.css" rel="stylesheet" type="text/css" media="print"/>
<style type="text/css">
#toc {
  position: fixed;
  right: 2px;
  top: 2px;
  padding: 2px 5px 2px 5px;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
}
#toc_list {
  display: none;
  }
</style>

<script type="text/javascript">
<!--
function showTocList() {
var a = document.getElementById("toc_list");
a.style.display = "block";
}

function hideTocList() {
var a = document.getElementById("toc_list");
if (a)
    a.style.display = "none";
}

//-->
</script>

</HEAD>

<BODY>

<DIV id="content" onclick="hideTocList()"><PRE>
<A name="Mrp"></A>                         Lattice Mapping Report File
Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 2023.1.0.43.3
Mapped on: Tue Dec 10 02:40:32 2024


<A name="mrp_di"></A><B><U><big>Design Information</big></U></B>

Command line:   map -i VGA_Controller_impl_1_syn.udb -pdc
     Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/pins.pdc -o
     VGA_Controller_impl_1_map.udb -mp VGA_Controller_impl_1.mrp -hierrpt -gui
     -msgset Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/promote.xml

<A name="mrp_ds"></A><B><U><big>Design Summary</big></U></B>
   Number of slice registers: 377 out of  5280 (7%)
   Number of I/O registers:      4 out of   117 (3%)
   Number of LUT4s:           2774 out of  5280 (53%)
      Number of logic LUT4s:             2315
      Number of inserted feedthru LUT4s:  92
      Number of replicated LUT4s:          9
      Number of ripple logic:            179 (358 LUT4s)
   Number of IO sites used:   15 out of 39 (38%)
      Number of IO sites used for general PIO: 15
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 15 out of 36 (42%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 15 out of 39 (38%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  0 out of 1 (0%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             11 out of 30 (36%)
   Number of PLLs:             1 out of 1 (100%)
   Number of Clocks:  3
      Net outglobal_o: 307 loads, 307 rising, 0 falling (Driver: Pin
     pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL)
      Net ref_clk_i_c: 1 loads, 1 rising, 0 falling (Driver: Port ref_clk_i)
      Net nesClk_c: 14 loads, 14 rising, 0 falling (Driver: Pin
     NESControllers.nesClk_c_I_0/Z)
   Number of Clock Enables:  13
      Net sound_pad.vcc: 33 loads, 0 SLICEs
      Net pattern_inst.myscore.mapped_xpos_2__N_568: 4 loads, 4 SLICEs
      Net rows_0__N_91: 6 loads, 6 SLICEs
      Net scoring_inst.score1_4_0__N_483: 4 loads, 4 SLICEs
      Net scoring_inst.score1_3_0__N_471: 4 loads, 4 SLICEs

      Net scoring_inst.score1_2_0__N_459: 4 loads, 4 SLICEs
      Net scoring_inst.score1_1_0__N_447: 4 loads, 4 SLICEs
      Net scoring_inst.score2_2_0__N_519: 4 loads, 4 SLICEs
      Net scoring_inst.score2_1_0__N_507: 4 loads, 4 SLICEs
      Net scoring_inst.score1_5_0__N_495: 4 loads, 4 SLICEs
      Net scoring_inst.score2_3_0__N_531: 4 loads, 4 SLICEs
      Net scoring_inst.score2_5_0__N_555: 4 loads, 4 SLICEs
      Net scoring_inst.score2_4_0__N_543: 4 loads, 4 SLICEs
   Number of LSRs:  22
      Net pixel_x[9]: 2 loads, 2 SLICEs
      Net rgb_c_0_N_585: 6 loads, 6 SLICEs
      Net pattern_inst.uparr_data_1__N_114: 1 loads, 1 SLICEs
      Net pattern_inst.rightarr_data_1__N_111: 1 loads, 1 SLICEs
      Net pattern_inst.leftarr_data_1__N_105: 1 loads, 1 SLICEs
      Net pattern_inst.downarr_data_1__N_108: 1 loads, 1 SLICEs
      Net columns_0__N_62: 6 loads, 6 SLICEs
      Net rows_0__N_92: 6 loads, 6 SLICEs
      Net vga_inst.valid_N_592: 1 loads, 1 SLICEs
      Net NESControllers.NEScount_0__N_323: 11 loads, 11 SLICEs
      Net fsm_inst.s[1]: 2 loads, 2 SLICEs
      Net fsm_inst.flag_1__N_42: 1 loads, 1 SLICEs
      Net scoring_inst.score1_4_0__N_484: 4 loads, 4 SLICEs
      Net scoring_inst.score1_3_0__N_472: 4 loads, 4 SLICEs
      Net scoring_inst.score1_2_0__N_460: 4 loads, 4 SLICEs
      Net scoring_inst.score1_1_0__N_448: 4 loads, 4 SLICEs
      Net scoring_inst.score2_2_0__N_520: 4 loads, 4 SLICEs
      Net scoring_inst.score2_1_0__N_508: 4 loads, 4 SLICEs
      Net scoring_inst.score1_5_0__N_496: 4 loads, 4 SLICEs
      Net scoring_inst.score2_3_0__N_532: 4 loads, 4 SLICEs
      Net scoring_inst.score2_5_0__N_556: 4 loads, 4 SLICEs
      Net scoring_inst.score2_4_0__N_544: 4 loads, 4 SLICEs
   Top 10 highest fanout non-clock nets:
      Net pixel_y[3]: 296 loads
      Net pixel_y[4]: 232 loads
      Net pixel_y[5]: 222 loads
      Net pixel_x[3]: 167 loads
      Net pixel_x[4]: 163 loads
      Net pixel_x[5]: 161 loads
      Net pixel_y[6]: 129 loads
      Net pixel_y[7]: 129 loads
      Net pixel_x[6]: 119 loads
      Net pixel_y[8]: 118 loads




   Number of warnings:  4
   Number of errors:    0




<A name="mrp_dwe"></A><B><U><big>Design Errors/Warnings</big></U></B>

WARNING &lt;1026001&gt; - map:
     Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/pins.pdc (12) : No port
     matched &apos;start_pressed&apos;.
WARNING &lt;1027013&gt; - map: No port matched &apos;start_pressed&apos;.
WARNING &lt;1014301&gt; - map: Can&apos;t resolve object &apos;start_pressed&apos; in constraint

     &apos;ldc_set_location -site {18} [get_ports start_pressed]&apos;.
WARNING &lt;1011001&gt; - map: Remove invalid constraint &apos;ldc_set_location -site {18}
     [get_ports start_pressed]&apos;.



<A name="mrp_ioa"></A><B><U><big>IO (PIO) Attributes</big></U></B>

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| data2               | INPUT     |           | I     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| data1               | INPUT     |           | I     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ref_clk_i           | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| sound               | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| latch               | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| nesClk              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| pll                 | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| VSYNC               | OUTPUT    |           | O     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| HSYNC               | OUTPUT    |           | O     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rgb[0]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rgb[1]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rgb[2]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rgb[3]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rgb[4]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rgb[5]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+



<A name="mrp_rm"></A><B><U><big>Removed logic</big></U></B>

Block i1 was optimized away.



<A name="mrp_pll"></A><B><U><big>PLL/DLL Summary</big></U></B>
---------------

PLL 1:                                 Pin/Node Value
  PLL Instance Name:                            pll_inst/lscc_pll_inst/u_PLL_B
  Input Reference Clock:               PIN      ref_clk_i_c
  Output Clock(CoreA):                 PIN      pll_c
  Output Clock(GlobalA):               NODE     outglobal_o
  Output Clock(CoreB):                          NONE
  Output Clock(GlobalB):                        NONE

  Feedback input:                      NODE
       pll_inst.lscc_pll_inst.feedback_w
  Internal Feedback output:            NODE
       pll_inst.lscc_pll_inst.feedback_w
  BYPASS signal:                                GND
  LATCH signal:                                 GND
  Lock Signal:                                  NONE
  Input Clock Frequency (MHz):                  NA
  Reference Divider:                            0
  Feedback Divider:                             66
  VCO Divider:                                  5
  ENABLE_ICEGATE_PORTA:                         0
  ENABLE_ICEGATE_PORTB:                         0
  PLLOUT_SELECT_PORTA:                          GENCLK
  PLLOUT_SELECT_PORTB:                          GENCLK
  SHIFTREG_DIV_MODE:                            0
  DELAY_ADJUSTMENT_MODE_RELATIVE:               FIXED
  FDA_RELATIVE:                                 0
  FEEDBACK_PATH:                                SIMPLE
  DELAY_ADJUSTMENT_MODE_FEEDBACK:               FIXED
  FDA_FEEDBACK:                                 0
  FILTER_RANGE:                                 1
  EXTERNAL_DIVIDE_FACTOR:                       NONE
  TEST Mode:                                    0



<A name="mrp_asic"></A><B><U><big>ASIC Components</big></U></B>
---------------

Instance Name: pattern_inst/myscore/score_disp_inst/mapped_xpos_2__I_0_3
         Type: EBR
Instance Name: pattern_inst/myscore/player_disp_inst/mapped_xpos_2__I_0_2
         Type: EBR
Instance Name: pattern_inst/myscore/num9_disp_inst/mapped_xpos_2__I_0
         Type: EBR
Instance Name: pattern_inst/myscore/num8_disp_inst/mapped_xpos_2__I_0_11
         Type: EBR
Instance Name: pattern_inst/myscore/num6_disp_inst/mapped_xpos_2__I_0_10
         Type: EBR
Instance Name: pattern_inst/myscore/num5_disp_inst/mapped_xpos_2__I_0_9
         Type: EBR
Instance Name: pattern_inst/myscore/num4_disp_inst/mapped_xpos_2__I_0_8
         Type: EBR
Instance Name: pattern_inst/myscore/num3_disp_inst/mapped_xpos_2__I_0_7
         Type: EBR
Instance Name: pattern_inst/myscore/num2_disp_inst/mapped_xpos_2__I_0_6
         Type: EBR
Instance Name: pattern_inst/myscore/num1_disp_inst/mapped_xpos_2__I_0_5
         Type: EBR
Instance Name: pattern_inst/myscore/num0_disp_inst/mapped_xpos_2__I_0_4
         Type: EBR
Instance Name: vga_inst/HSYNC_c_I_0
         Type: IOLOGIC
Instance Name: vga_inst/VSYNC_c_I_0
         Type: IOLOGIC
Instance Name: pll_inst/lscc_pll_inst/u_PLL_B
         Type: PLL
Instance Name: NESControllers/data2_c_I_0

         Type: IOLOGIC
Instance Name: NESControllers/data1_c_I_0
         Type: IOLOGIC



<A name="mrp_consum"></A><B><U><big>Constraint Summary</big></U></B>
------------------

   Total number of constraints: 17
   Total number of constraints dropped: 1



<A name="mrp_runtime"></A><B><U><big>Run Time and Memory Usage</big></U></B>
-------------------------

   Total CPU Time: 1 secs
   Total REAL Time: 2 secs
   Peak Memory Usage: 93 MB












































Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&amp;T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor
     Corporation,  All rights reserved.



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></DIV>

<DIV id="toc" class="radiant"><span onmousemove="showTocList()">Contents</span>
<UL id="toc_list">
<LI><A href=#mrp_di>Design Information</A></LI>
<LI><A href=#mrp_ds>Design Summary</A></LI>
<LI><A href=#mrp_dwe>Design Errors/Warnings</A></LI>
<LI><A href=#mrp_ioa>IO (PIO) Attributes</A></LI>
<LI><A href=#mrp_rm>Removed logic</A></LI>
<LI><A href=#mrp_pll>PLL/DLL Summary</A></LI>
<LI><A href=#mrp_asic>ASIC Components</A></LI>
<LI><A href=#mrp_consum>Constraint Summary</A></LI>
<LI><A href=#mrp_runtime>Run Time and Memory Usage</A></LI>
</UL>
</DIV>

<button id="back_to_top" class="radiant" onclick="scrollToTop()">&lt;</button>
<script type="text/javascript">
<!--
var scrollStep = 0;
function scrollToTop(){
  var funScroll = function() {
    var top = document.body.scrollTop;
    if (top == 0) {
      scrollStep = 0;
      return;
    }
    if (scrollStep == 0)
      scrollStep = top/20 + 1;
    top -= scrollStep;
    if (top < 0)
      top = 0;
    document.body.scrollTop = top;
    requestAnimationFrame(funScroll);
  };
  funScroll();
}

window.addEventListener('scroll', function(e) {
  var backToTop = document.getElementById('back_to_top')
  if (document.body.scrollTop > 0) {
    backToTop.style.display = 'block';
  } else {	backToTop.style.display = 'none'  }});

//-->
</script>

<style type="text/css">
#back_to_top {
  bottom:20px; right:20px;
  width:30px; height:30px;
  font-size: 20px;
  padding: 2px 5px 2px 5px;
  position:fixed;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
  display:none;
  -webkit-transform: rotate(90deg);
  -webkit-transform-origin:50% 50%;
}
#back_to_top:focus {
  outline-width:0px;
}
</style>

</BODY>

