#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri May 12 22:06:47 2023
# Process ID: 9548
# Current directory: C:/Users/lifei/Desktop/FPGA/traffic
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18320 C:\Users\lifei\Desktop\FPGA\traffic\traffic.xpr
# Log file: C:/Users/lifei/Desktop/FPGA/traffic/vivado.log
# Journal file: C:/Users/lifei/Desktop/FPGA/traffic\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/lifei/Desktop/FPGA/traffic/traffic.xpr
INFO: [Project 1-313] Project file moved from 'E:/Workspace/Vivado/traffic' since last save.
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for digilentinc.com:basys3:part0:1.2. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/BYSYS/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Fri May 12 22:26:43 2023...
