Verilator Tree Dump (format 0x3900) from <e670> to <e672>
     NETLIST 0x555556188f80 <e1> {a0aa}  $root [1ps/1ps]
    1: MODULE 0x5555561a6b90 <e348> {c1ai}  __024root  L1 [P] [1ps]
    1:2: VAR 0x5555561a6f10 <e352> {c2al} @dt=0x5555561a2300@(G/w1)  clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561a72b0 <e357> {c2aq} @dt=0x5555561a2300@(G/w1)  clr [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561a7650 <e363> {c2av} @dt=0x5555561a2300@(G/w1)  load [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561aa680 <e369> {c3ar} @dt=0x55555619a4d0@(G/w4)  inp [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561aaa20 <e375> {c4aw} @dt=0x55555619a4d0@(G/w4)  outp [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561acf00 <e502> {c2al} @dt=0x5555561a2300@(G/w1)  LogicShifter_Left_4Bit__DOT__clk [VSTATIC]  PORT
    1:2: VAR 0x5555561ad080 <e236> {c2aq} @dt=0x5555561a2300@(G/w1)  LogicShifter_Left_4Bit__DOT__clr [VSTATIC]  PORT
    1:2: VAR 0x5555561ad200 <e244> {c2av} @dt=0x5555561a2300@(G/w1)  LogicShifter_Left_4Bit__DOT__load [VSTATIC]  PORT
    1:2: VAR 0x5555561ad380 <e252> {c3ar} @dt=0x55555619a4d0@(G/w4)  LogicShifter_Left_4Bit__DOT__inp [VSTATIC]  PORT
    1:2: VAR 0x5555561ad500 <e324> {c4aw} @dt=0x55555619a4d0@(G/w4)  LogicShifter_Left_4Bit__DOT__outp [VSTATIC]  PORT
    1:2: TOPSCOPE 0x5555561b0ca0 <e588> {c1ai}
    1:2:2: SCOPE 0x5555561b0ba0 <e671#> {c1ai}  TOP [abovep=0] [cellp=0] [modp=0x5555561a6b90]
    1:2:2:1: VARSCOPE 0x5555561b0d60 <e590> {c2al} @dt=0x5555561a2300@(G/w1)  TOP->clk -> VAR 0x5555561a6f10 <e352> {c2al} @dt=0x5555561a2300@(G/w1)  clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x5555561b0e80 <e593> {c2aq} @dt=0x5555561a2300@(G/w1)  TOP->clr -> VAR 0x5555561a72b0 <e357> {c2aq} @dt=0x5555561a2300@(G/w1)  clr [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x5555561b0fa0 <e596> {c2av} @dt=0x5555561a2300@(G/w1)  TOP->load -> VAR 0x5555561a7650 <e363> {c2av} @dt=0x5555561a2300@(G/w1)  load [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x5555561b10c0 <e599> {c3ar} @dt=0x55555619a4d0@(G/w4)  TOP->inp -> VAR 0x5555561aa680 <e369> {c3ar} @dt=0x55555619a4d0@(G/w4)  inp [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x5555561b11e0 <e602> {c4aw} @dt=0x55555619a4d0@(G/w4)  TOP->outp -> VAR 0x5555561aaa20 <e375> {c4aw} @dt=0x55555619a4d0@(G/w4)  outp [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x5555561b24e0 <e609> {c2al} @dt=0x5555561a2300@(G/w1)  TOP->LogicShifter_Left_4Bit__DOT__clk -> VAR 0x5555561acf00 <e502> {c2al} @dt=0x5555561a2300@(G/w1)  LogicShifter_Left_4Bit__DOT__clk [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x5555561b2600 <e612> {c2aq} @dt=0x5555561a2300@(G/w1)  TOP->LogicShifter_Left_4Bit__DOT__clr -> VAR 0x5555561ad080 <e236> {c2aq} @dt=0x5555561a2300@(G/w1)  LogicShifter_Left_4Bit__DOT__clr [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x5555561b2720 <e615> {c2av} @dt=0x5555561a2300@(G/w1)  TOP->LogicShifter_Left_4Bit__DOT__load -> VAR 0x5555561ad200 <e244> {c2av} @dt=0x5555561a2300@(G/w1)  LogicShifter_Left_4Bit__DOT__load [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x5555561b2840 <e618> {c3ar} @dt=0x55555619a4d0@(G/w4)  TOP->LogicShifter_Left_4Bit__DOT__inp -> VAR 0x5555561ad380 <e252> {c3ar} @dt=0x55555619a4d0@(G/w4)  LogicShifter_Left_4Bit__DOT__inp [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x5555561b2960 <e621> {c4aw} @dt=0x55555619a4d0@(G/w4)  TOP->LogicShifter_Left_4Bit__DOT__outp -> VAR 0x5555561ad500 <e324> {c4aw} @dt=0x55555619a4d0@(G/w4)  LogicShifter_Left_4Bit__DOT__outp [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x5555561b1300 <e464> {c2al} @dt=0x5555561a2300@(G/w1)
    1:2:2:2:1: VARREF 0x5555561b13c0 <e461> {c2al} @dt=0x5555561a2300@(G/w1)  clk [RV] <- VARSCOPE 0x5555561b0d60 <e590> {c2al} @dt=0x5555561a2300@(G/w1)  TOP->clk -> VAR 0x5555561a6f10 <e352> {c2al} @dt=0x5555561a2300@(G/w1)  clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x5555561b14e0 <e462> {c2al} @dt=0x5555561a2300@(G/w1)  LogicShifter_Left_4Bit__DOT__clk [LV] => VARSCOPE 0x5555561b24e0 <e609> {c2al} @dt=0x5555561a2300@(G/w1)  TOP->LogicShifter_Left_4Bit__DOT__clk -> VAR 0x5555561acf00 <e502> {c2al} @dt=0x5555561a2300@(G/w1)  LogicShifter_Left_4Bit__DOT__clk [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x5555561b1680 <e603> {c2aq} @dt=0x5555561a2300@(G/w1)
    1:2:2:2:1: VARREF 0x5555561b1740 <e470> {c2aq} @dt=0x5555561a2300@(G/w1)  clr [RV] <- VARSCOPE 0x5555561b0e80 <e593> {c2aq} @dt=0x5555561a2300@(G/w1)  TOP->clr -> VAR 0x5555561a72b0 <e357> {c2aq} @dt=0x5555561a2300@(G/w1)  clr [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x5555561b1860 <e471> {c2aq} @dt=0x5555561a2300@(G/w1)  LogicShifter_Left_4Bit__DOT__clr [LV] => VARSCOPE 0x5555561b2600 <e612> {c2aq} @dt=0x5555561a2300@(G/w1)  TOP->LogicShifter_Left_4Bit__DOT__clr -> VAR 0x5555561ad080 <e236> {c2aq} @dt=0x5555561a2300@(G/w1)  LogicShifter_Left_4Bit__DOT__clr [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x5555561b1a60 <e604> {c2av} @dt=0x5555561a2300@(G/w1)
    1:2:2:2:1: VARREF 0x5555561b1b20 <e479> {c2av} @dt=0x5555561a2300@(G/w1)  load [RV] <- VARSCOPE 0x5555561b0fa0 <e596> {c2av} @dt=0x5555561a2300@(G/w1)  TOP->load -> VAR 0x5555561a7650 <e363> {c2av} @dt=0x5555561a2300@(G/w1)  load [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x5555561b1c40 <e480> {c2av} @dt=0x5555561a2300@(G/w1)  LogicShifter_Left_4Bit__DOT__load [LV] => VARSCOPE 0x5555561b2720 <e615> {c2av} @dt=0x5555561a2300@(G/w1)  TOP->LogicShifter_Left_4Bit__DOT__load -> VAR 0x5555561ad200 <e244> {c2av} @dt=0x5555561a2300@(G/w1)  LogicShifter_Left_4Bit__DOT__load [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x5555561b1de0 <e605> {c3ar} @dt=0x55555619a4d0@(G/w4)
    1:2:2:2:1: VARREF 0x5555561b1ea0 <e488> {c3ar} @dt=0x55555619a4d0@(G/w4)  inp [RV] <- VARSCOPE 0x5555561b10c0 <e599> {c3ar} @dt=0x55555619a4d0@(G/w4)  TOP->inp -> VAR 0x5555561aa680 <e369> {c3ar} @dt=0x55555619a4d0@(G/w4)  inp [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x5555561b1fc0 <e489> {c3ar} @dt=0x55555619a4d0@(G/w4)  LogicShifter_Left_4Bit__DOT__inp [LV] => VARSCOPE 0x5555561b2840 <e618> {c3ar} @dt=0x55555619a4d0@(G/w4)  TOP->LogicShifter_Left_4Bit__DOT__inp -> VAR 0x5555561ad380 <e252> {c3ar} @dt=0x55555619a4d0@(G/w4)  LogicShifter_Left_4Bit__DOT__inp [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x5555561b2160 <e606> {c4aw} @dt=0x55555619a4d0@(G/w4)
    1:2:2:2:1: VARREF 0x5555561b2220 <e497> {c4aw} @dt=0x55555619a4d0@(G/w4)  outp [RV] <- VARSCOPE 0x5555561b11e0 <e602> {c4aw} @dt=0x55555619a4d0@(G/w4)  TOP->outp -> VAR 0x5555561aaa20 <e375> {c4aw} @dt=0x55555619a4d0@(G/w4)  outp [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x5555561b2340 <e498> {c4aw} @dt=0x55555619a4d0@(G/w4)  LogicShifter_Left_4Bit__DOT__outp [LV] => VARSCOPE 0x5555561b2960 <e621> {c4aw} @dt=0x55555619a4d0@(G/w4)  TOP->LogicShifter_Left_4Bit__DOT__outp -> VAR 0x5555561ad500 <e324> {c4aw} @dt=0x55555619a4d0@(G/w4)  LogicShifter_Left_4Bit__DOT__outp [VSTATIC]  PORT
    1:2:2:2: ALWAYS 0x5555561b2a80 <e622> {c6af}
    1:2:2:2:1: SENTREE 0x5555561b2b40 <e158> {c6am}
    1:2:2:2:1:1: SENITEM 0x5555561b2c00 <e80> {c6ao} [POS]
    1:2:2:2:1:1:1: VARREF 0x5555561b2cc0 <e261> {c6aw} @dt=0x5555561a2300@(G/w1)  clk [RV] <- VARSCOPE 0x5555561b0d60 <e590> {c2al} @dt=0x5555561a2300@(G/w1)  TOP->clk -> VAR 0x5555561a6f10 <e352> {c2al} @dt=0x5555561a2300@(G/w1)  clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNDLY 0x5555561b2de0 <e421> {c9as} @dt=0x55555619a4d0@(G/w4)
    1:2:2:2:2:1: COND 0x5555561b2ea0 <e412> {c9av} @dt=0x55555619a4d0@(G/w4)
    1:2:2:2:2:1:1: VARREF 0x5555561b2f60 <e408> {c8am} @dt=0x5555561a2300@(G/w1)  load [RV] <- VARSCOPE 0x5555561b0fa0 <e596> {c2av} @dt=0x5555561a2300@(G/w1)  TOP->load -> VAR 0x5555561a7650 <e363> {c2av} @dt=0x5555561a2300@(G/w1)  load [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:1:2: VARREF 0x5555561b3080 <e409> {c9av} @dt=0x55555619a4d0@(G/w4)  inp [RV] <- VARSCOPE 0x5555561b10c0 <e599> {c3ar} @dt=0x55555619a4d0@(G/w4)  TOP->inp -> VAR 0x5555561aa680 <e369> {c3ar} @dt=0x55555619a4d0@(G/w4)  inp [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:1:3: COND 0x5555561b31a0 <e410> {c11av} @dt=0x55555619a4d0@(G/w4)
    1:2:2:2:2:1:3:1: VARREF 0x5555561b3260 <e392> {c10as} @dt=0x5555561a2300@(G/w1)  clr [RV] <- VARSCOPE 0x5555561b0e80 <e593> {c2aq} @dt=0x5555561a2300@(G/w1)  TOP->clr -> VAR 0x5555561a72b0 <e357> {c2aq} @dt=0x5555561a2300@(G/w1)  clr [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:1:3:2: CONST 0x5555561b3380 <e393> {c11av} @dt=0x55555619a4d0@(G/w4)  4'h0
    1:2:2:2:2:1:3:3: CONCAT 0x5555561b34c0 <e394> {c13bf} @dt=0x55555619a4d0@(G/w4)
    1:2:2:2:2:1:3:3:1: SEL 0x5555561b3580 <e288> {c13ba} @dt=0x5555561a5a40@(G/w3) decl[3:0]]
    1:2:2:2:2:1:3:3:1:1: VARREF 0x5555561b3650 <e330> {c13aw} @dt=0x55555619a4d0@(G/w4)  outp [RV] <- VARSCOPE 0x5555561b11e0 <e602> {c4aw} @dt=0x55555619a4d0@(G/w4)  TOP->outp -> VAR 0x5555561aaa20 <e375> {c4aw} @dt=0x55555619a4d0@(G/w4)  outp [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:1:3:3:1:2: CONST 0x5555561b3770 <e305> {c13bd} @dt=0x5555561a5b20@(G/sw2)  2'h0
    1:2:2:2:2:1:3:3:1:3: CONST 0x5555561b38b0 <e339> {c13bb} @dt=0x5555561a6330@(G/w32)  32'h3
    1:2:2:2:2:1:3:3:2: CONST 0x5555561b39f0 <e340> {c13bh} @dt=0x5555561a2300@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x5555561b3b30 <e325> {c9an} @dt=0x55555619a4d0@(G/w4)  outp [LV] => VARSCOPE 0x5555561b11e0 <e602> {c4aw} @dt=0x55555619a4d0@(G/w4)  TOP->outp -> VAR 0x5555561aaa20 <e375> {c4aw} @dt=0x55555619a4d0@(G/w4)  outp [PO] OUTPUT [P] [VSTATIC]  PORT
    3: TYPETABLE 0x555556189620 <e2> {a0aa}
		detailed  ->  BASICDTYPE 0x5555561a2300 <e227> {c2al} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x5555561a5b20 <e297> {c13ba} @dt=this@(G/sw2)  logic [GENERIC] kwd=logic range=[1:0]
		detailed  ->  BASICDTYPE 0x5555561a5a40 <e285> {c13ba} @dt=this@(G/w3)  logic [GENERIC] kwd=logic range=[2:0]
		detailed  ->  BASICDTYPE 0x55555619a4d0 <e251> {c3al} @dt=this@(G/w4)  logic [GENERIC] kwd=logic range=[3:0]
		detailed  ->  BASICDTYPE 0x5555561a6330 <e334> {c13bb} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5555561a2300 <e227> {c2al} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x55555619a4d0 <e251> {c3al} @dt=this@(G/w4)  logic [GENERIC] kwd=logic range=[3:0]
    3:1: BASICDTYPE 0x5555561a5a40 <e285> {c13ba} @dt=this@(G/w3)  logic [GENERIC] kwd=logic range=[2:0]
    3:1: BASICDTYPE 0x5555561a5b20 <e297> {c13ba} @dt=this@(G/sw2)  logic [GENERIC] kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x5555561a6330 <e334> {c13bb} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3: CONSTPOOL 0x5555561897d0 <e6> {a0aa}
    3:1: MODULE 0x555556189960 <e4> {a0aa}  @CONST-POOL@  L0 [NONE]
    3:1:2: SCOPE 0x555556189aa0 <e672#> {a0aa}  TOP [abovep=0] [cellp=0] [modp=0x555556189960]
