<dec f='llvm/build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc' l='36168' type='const llvm::TargetRegisterClass'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUArgumentUsageInfo.cpp' l='138' u='a' c='_ZNK4llvm21AMDGPUFunctionArgInfo17getPreloadedValueENS0_14PreloadedValueE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUArgumentUsageInfo.cpp' l='141' u='a' c='_ZNK4llvm21AMDGPUFunctionArgInfo17getPreloadedValueENS0_14PreloadedValueE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUArgumentUsageInfo.cpp' l='144' u='a' c='_ZNK4llvm21AMDGPUFunctionArgInfo17getPreloadedValueENS0_14PreloadedValueE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUAsmPrinter.cpp' l='672' u='m' c='_ZNK4llvm16AMDGPUAsmPrinter20analyzeResourceUsageERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUAsmPrinter.cpp' l='798' u='m' c='_ZNK4llvm16AMDGPUAsmPrinter20analyzeResourceUsageERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='1163' u='a' c='_ZNK4llvm18AMDGPUCallLowering17passSpecialInputsERNS_16MachineIRBuilderERNS_7CCStateERNS_15SmallVectorImplISt4pairINS_10MCRegisterENS_8RegisterEEEERNS12441744'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='339' u='r' c='_ZNK4llvm25AMDGPUInstructionSelector15selectG_ADD_SUBERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='754' u='r' c='_ZNK4llvm25AMDGPUInstructionSelector17selectInterpP1F16ERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='755' u='r' c='_ZNK4llvm25AMDGPUInstructionSelector17selectInterpP1F16ERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='765' u='a' c='_ZNK4llvm25AMDGPUInstructionSelector17selectInterpP1F16ERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='1351' u='r' c='_ZNK4llvm25AMDGPUInstructionSelector20selectDSGWSIntrinsicERNS_12MachineInstrEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='1379' u='r' c='_ZNK4llvm25AMDGPUInstructionSelector20selectDSGWSIntrinsicERNS_12MachineInstrEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='2128' u='a' c='_ZNK4llvm25AMDGPUInstructionSelector16selectG_CONSTANTERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='2399' u='a' c='_ZNK4llvm25AMDGPUInstructionSelector29selectG_AMDGPU_ATOMIC_CMPXCHGERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='2458' u='r' c='_ZNK4llvm25AMDGPUInstructionSelector20selectG_GLOBAL_VALUEERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='2477' u='r' c='_ZNK4llvm25AMDGPUInstructionSelector15selectG_PTRMASKERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='2791' u='r' c='_ZNK4llvm25AMDGPUInstructionSelector22selectG_SHUFFLE_VECTORERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='3507' u='a' c='_ZNK4llvm25AMDGPUInstructionSelector17selectGlobalSAddrERNS_14MachineOperandE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='3543' u='a' c='_ZNK4llvm25AMDGPUInstructionSelector17selectGlobalSAddrERNS_14MachineOperandE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='3657' u='a' c='_ZNK4llvm25AMDGPUInstructionSelector23selectMUBUFScratchOffenERNS_14MachineOperandE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='875' u='r' c='_ZNK4llvm22AMDGPURegisterBankInfo22executeInWaterfallLoopERNS_16MachineIRBuilderENS_14iterator_rangeINS_26MachineInstrBundleIteratorINS_12MachineInstr2120113'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='966' u='a' c='_ZNK4llvm22AMDGPURegisterBankInfo22executeInWaterfallLoopERNS_16MachineIRBuilderENS_14iterator_rangeINS_26MachineInstrBundleIteratorINS_12MachineInstr2120113'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='1121' u='r' c='_ZNK4llvm22AMDGPURegisterBankInfo28constrainOpWithReadfirstlaneERNS_12MachineInstrERNS_19MachineRegisterInfoEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='1856' u='r' c='_ZNK4llvm22AMDGPURegisterBankInfo10buildVCopyERNS_16MachineIRBuilderENS_8RegisterES3_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='1860' u='a' c='_ZNK4llvm22AMDGPURegisterBankInfo10buildVCopyERNS_16MachineIRBuilderENS_8RegisterES3_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='1861' u='a' c='_ZNK4llvm22AMDGPURegisterBankInfo10buildVCopyERNS_16MachineIRBuilderENS_8RegisterES3_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='1354' u='r' c='_ZNK4llvm16GCNTargetMachine24parseMachineFunctionInfoERKNS_4yaml19MachineFunctionInfoERNS_25PerFunctionMIParsingStateERNS_12SMDiagnosticERNS_7SMRangeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='1357' u='r' c='_ZNK4llvm16GCNTargetMachine24parseMachineFunctionInfoERKNS_4yaml19MachineFunctionInfoERNS_25PerFunctionMIParsingStateERNS_12SMDiagnosticERNS_7SMRangeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='1360' u='r' c='_ZNK4llvm16GCNTargetMachine24parseMachineFunctionInfoERKNS_4yaml19MachineFunctionInfoERNS_25PerFunctionMIParsingStateERNS_12SMDiagnosticERNS_7SMRangeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNDPPCombine.cpp' l='328' u='r' c='_ZNK12_GLOBAL__N_113GCNDPPCombine13createDPPInstERN4llvm12MachineInstrES3_NS1_15TargetInstrInfo13RegSubRegPairEPNS1_14MachineOperandEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNDPPCombine.cpp' l='434' u='a' c='_ZNK12_GLOBAL__N_113GCNDPPCombine13combineDPPMovERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNNSAReassign.cpp' l='190' u='a' c='_ZNK12_GLOBAL__N_114GCNNSAReassign8CheckNSAERKN4llvm12MachineInstrEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegBankReassign.cpp' l='365' u='m' c='_ZN12_GLOBAL__N_118GCNRegBankReassign14getRegBankMaskEN4llvm8RegisterEji'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegBankReassign.cpp' l='816' u='m' c='_ZN12_GLOBAL__N_118GCNRegBankReassign20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNSchedStrategy.cpp' l='41' u='a' c='_ZN4llvm28GCNMaxOccupancySchedStrategy10initializeEPNS_13ScheduleDAGMIE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIAddIMGInit.cpp' l='143' u='a' c='_ZN12_GLOBAL__N_112SIAddIMGInit20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFoldOperands.cpp' l='804' u='a' c='_ZNK12_GLOBAL__N_114SIFoldOperands11foldOperandERN4llvm14MachineOperandEPNS1_12MachineInstrEiRNS1_15SmallVectorImplINS_13FoldCandidateEEERNS6_IS5_EE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFormMemoryClauses.cpp' l='319' u='a' c='_ZN12_GLOBAL__N_119SIFormMemoryClauses20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp' l='197' u='r' c='_ZL16buildPrologSpillRKN4llvm12GCNSubtargetERNS_12LivePhysRegsERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPKNS_111306859'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp' l='277' u='r' c='_ZL17buildEpilogReloadRKN4llvm12GCNSubtargetERNS_12LivePhysRegsERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPKNS_13854685'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp' l='940' u='r' c='_ZNK4llvm15SIFrameLowering12emitPrologueERNS_15MachineFunctionERNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp' l='957' u='r' c='_ZNK4llvm15SIFrameLowering12emitPrologueERNS_15MachineFunctionERNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp' l='1146' u='r' c='_ZNK4llvm15SIFrameLowering12emitEpilogueERNS_15MachineFunctionERNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp' l='1171' u='r' c='_ZNK4llvm15SIFrameLowering12emitEpilogueERNS_15MachineFunctionERNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='81' u='a' c='_ZN4llvm16SITargetLoweringC1ERKNS_13TargetMachineERKNS_12GCNSubtargetE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1799' u='a' c='_ZNK4llvm16SITargetLowering30allocateSpecialEntryInputVGPRsERNS_7CCStateERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1807' u='a' c='_ZNK4llvm16SITargetLowering30allocateSpecialEntryInputVGPRsERNS_7CCStateERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1815' u='a' c='_ZNK4llvm16SITargetLowering30allocateSpecialEntryInputVGPRsERNS_7CCStateERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1832' u='m' c='_ZL19allocateVGPR32InputRN4llvm7CCStateEjNS_13ArgDescriptorE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1846' u='a' c='_ZL19allocateVGPR32InputRN4llvm7CCStateEjNS_13ArgDescriptorE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='3674' u='a' c='_ZL15emitIndirectSrcRN4llvm12MachineInstrERNS_17MachineBasicBlockERKNS_12GCNSubtargetE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='3675' u='a' c='_ZL15emitIndirectSrcRN4llvm12MachineInstrERNS_17MachineBasicBlockERKNS_12GCNSubtargetE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='3886' u='a' c='_ZNK4llvm16SITargetLowering27EmitInstrWithCustomInserterERNS_12MachineInstrEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='3887' u='a' c='_ZNK4llvm16SITargetLowering27EmitInstrWithCustomInserterERNS_12MachineInstrEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='4062' u='a' c='_ZNK4llvm16SITargetLowering27EmitInstrWithCustomInserterERNS_12MachineInstrEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='4063' u='a' c='_ZNK4llvm16SITargetLowering27EmitInstrWithCustomInserterERNS_12MachineInstrEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='6436' u='a' c='_ZNK4llvm16SITargetLowering23LowerINTRINSIC_WO_CHAINENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='6440' u='a' c='_ZNK4llvm16SITargetLowering23LowerINTRINSIC_WO_CHAINENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='6444' u='a' c='_ZNK4llvm16SITargetLowering23LowerINTRINSIC_WO_CHAINENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='11257' u='a' c='_ZNK4llvm16SITargetLowering28getRegForInlineAsmConstraintEPKNS_18TargetRegisterInfoENS_9StringRefENS_3MVTE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='11290' u='a' c='_ZNK4llvm16SITargetLowering28getRegForInlineAsmConstraintEPKNS_18TargetRegisterInfoENS_9StringRefENS_3MVTE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='569' u='a' c='_ZL18indirectCopyToAGPRRKN4llvm11SIInstrInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCReg2720234'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='575' u='a' c='_ZL18indirectCopyToAGPRRKN4llvm11SIInstrInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCReg2720234'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='582' u='a' c='_ZL18indirectCopyToAGPRRKN4llvm11SIInstrInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCReg2720234'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='583' u='a' c='_ZL18indirectCopyToAGPRRKN4llvm11SIInstrInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCReg2720234'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='686' u='a' c='_ZNK4llvm11SIInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='787' u='m' c='_ZNK4llvm11SIInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='967' u='a' c='_ZNK4llvm11SIInstrInfo20materializeImmediateERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjl'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='1002' u='a' c='_ZNK4llvm11SIInstrInfo26getPreferredSelectRegClassEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='1887' u='a' c='_ZNK4llvm11SIInstrInfo14expandMovDPP64ERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='2528' u='a' c='_ZNK4llvm11SIInstrInfo12insertSelectERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterENS_8A9340702'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='4314' u='a' c='_ZNK4llvm11SIInstrInfo18legalizeOpWithMoveERNS_12MachineInstrEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='5253' u='a' c='_ZNK4llvm11SIInstrInfo16legalizeOperandsERNS_12MachineInstrEPNS_20MachineDominatorTreeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='5254' u='a' c='_ZNK4llvm11SIInstrInfo16legalizeOperandsERNS_12MachineInstrEPNS_20MachineDominatorTreeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='5754' u='a' c='_ZNK4llvm11SIInstrInfo16moveScalarAddSubERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_PNS_20MachineDominatorTreeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='5835' u='a' c='_ZNK4llvm11SIInstrInfo11lowerSelectERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_PNS_20MachineDominatorTreeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='5859' u='a' c='_ZNK4llvm11SIInstrInfo14lowerScalarAbsERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='5860' u='a' c='_ZNK4llvm11SIInstrInfo14lowerScalarAbsERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='5889' u='a' c='_ZNK4llvm11SIInstrInfo15lowerScalarXnorERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='5890' u='a' c='_ZNK4llvm11SIInstrInfo15lowerScalarXnorERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='5891' u='a' c='_ZNK4llvm11SIInstrInfo15lowerScalarXnorERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='6064' u='a' c='_ZNK4llvm11SIInstrInfo22splitScalar64BitAddSubERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_PNS_20MachineDominatorTreeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='6065' u='a' c='_ZNK4llvm11SIInstrInfo22splitScalar64BitAddSubERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_PNS_20MachineDominatorTreeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='6248' u='a' c='_ZNK4llvm11SIInstrInfo20splitScalar64BitBCNTERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='6249' u='a' c='_ZNK4llvm11SIInstrInfo20splitScalar64BitBCNTERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='6288' u='a' c='_ZNK4llvm11SIInstrInfo19splitScalar64BitBFEERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='6289' u='a' c='_ZNK4llvm11SIInstrInfo19splitScalar64BitBFEERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='6313' u='a' c='_ZNK4llvm11SIInstrInfo19splitScalar64BitBFEERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='6369' u='a' c='_ZNK4llvm11SIInstrInfo14movePackToVALUERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERNS_19MachineRegisterInfoERS2_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='6377' u='a' c='_ZNK4llvm11SIInstrInfo14movePackToVALUERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERNS_19MachineRegisterInfoERS2_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='6378' u='a' c='_ZNK4llvm11SIInstrInfo14movePackToVALUERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERNS_19MachineRegisterInfoERS2_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='6396' u='a' c='_ZNK4llvm11SIInstrInfo14movePackToVALUERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERNS_19MachineRegisterInfoERS2_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='6406' u='a' c='_ZNK4llvm11SIInstrInfo14movePackToVALUERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERNS_19MachineRegisterInfoERS2_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='6407' u='a' c='_ZNK4llvm11SIInstrInfo14movePackToVALUERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERNS_19MachineRegisterInfoERS2_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILoadStoreOptimizer.cpp' l='1031' u='a' c='_ZN12_GLOBAL__N_120SILoadStoreOptimizer14mergeRead2PairERNS0_11CombineInfoES2_RKN4llvm15SmallVectorImplIPNS3_12MachineInstrEEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILoadStoreOptimizer.cpp' l='1125' u='a' c='_ZN12_GLOBAL__N_120SILoadStoreOptimizer15mergeWrite2PairERNS0_11CombineInfoES2_RKN4llvm15SmallVectorImplIPNS3_12MachineInstrEEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILoadStoreOptimizer.cpp' l='1653' u='a' c='_ZNK12_GLOBAL__N_120SILoadStoreOptimizer11computeBaseERN4llvm12MachineInstrERKNS0_10MemAddressE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILoadStoreOptimizer.cpp' l='1654' u='a' c='_ZNK12_GLOBAL__N_120SILoadStoreOptimizer11computeBaseERN4llvm12MachineInstrERKNS0_10MemAddressE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerSGPRSpills.cpp' l='254' u='a' c='_ZL22lowerShiftReservedVGPRRN4llvm15MachineFunctionERKNS_12GCNSubtargetE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp' l='306' u='a' c='_ZN4llvm21SIMachineFunctionInfo23allocateSGPRSpillToVGPRERNS_15MachineFunctionEi'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp' l='344' u='a' c='_ZN4llvm21SIMachineFunctionInfo24reserveVGPRforSGPRSpillsERNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp' l='375' u='r' c='_ZN4llvm21SIMachineFunctionInfo23allocateVGPRSpillToAGPRERNS_15MachineFunctionEib'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIPeepholeSDWA.cpp' l='1182' u='a' c='_ZNK12_GLOBAL__N_114SIPeepholeSDWA22legalizeScalarOperandsERN4llvm12MachineInstrERKNS1_12GCNSubtargetE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='266' u='m' c='_ZNK4llvm14SIRegisterInfo15getReservedRegsERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='268' u='m' c='_ZNK4llvm14SIRegisterInfo15getReservedRegsERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='440' u='a' c='_ZNK4llvm14SIRegisterInfo28materializeFrameBaseRegisterEPNS_17MachineBasicBlockEil'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='452' u='a' c='_ZNK4llvm14SIRegisterInfo28materializeFrameBaseRegisterEPNS_17MachineBasicBlockEil'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='542' u='a' c='_ZNK4llvm14SIRegisterInfo18getPointerRegClassERKNS_15MachineFunctionEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='961' u='a' c='_ZNK4llvm14SIRegisterInfo19buildSpillLoadStoreENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiNS_8RegisterEbNS_10MCRegisterElPNS_17MachineM5810928'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='1206' u='a' c='_ZNK4llvm14SIRegisterInfo9spillSGPRENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEiPNS_12RegScavengerEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='1300' u='a' c='_ZNK4llvm14SIRegisterInfo11restoreSGPRENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEiPNS_12RegScavengerEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='1549' u='a' c='_ZNK4llvm14SIRegisterInfo19eliminateFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijPNS_12RegScavengerE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='1612' u='a' c='_ZNK4llvm14SIRegisterInfo19eliminateFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijPNS_12RegScavengerE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='1725' u='a' c='_ZNK4llvm14SIRegisterInfo19eliminateFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijPNS_12RegScavengerE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='1745' u='a' c='_ZN4llvm14SIRegisterInfo23getVGPRClassForBitWidthEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='1827' u='a' c='_ZNK4llvm14SIRegisterInfo15getPhysRegClassENS_10MCRegisterE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='2091' u='a' c='_ZNK4llvm14SIRegisterInfo22getRegPressureSetLimitERKNS_15MachineFunctionEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='2223' c='_ZNK4llvm14SIRegisterInfo16get32BitRegisterEt'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='2230' u='a' c='_ZNK4llvm14SIRegisterInfo16get32BitRegisterEt'/>
