// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "intersect.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic intersect::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic intersect::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<6> intersect::ap_ST_fsm_state1 = "1";
const sc_lv<6> intersect::ap_ST_fsm_pp0_stage0 = "10";
const sc_lv<6> intersect::ap_ST_fsm_state4 = "100";
const sc_lv<6> intersect::ap_ST_fsm_state5 = "1000";
const sc_lv<6> intersect::ap_ST_fsm_pp1_stage0 = "10000";
const sc_lv<6> intersect::ap_ST_fsm_state8 = "100000";
const sc_lv<32> intersect::ap_const_lv32_0 = "00000000000000000000000000000000";
const bool intersect::ap_const_boolean_1 = true;
const int intersect::C_S_AXI_DATA_WIDTH = "100000";
const sc_lv<32> intersect::ap_const_lv32_1 = "1";
const sc_lv<1> intersect::ap_const_lv1_0 = "0";
const bool intersect::ap_const_boolean_0 = false;
const sc_lv<32> intersect::ap_const_lv32_4 = "100";
const sc_lv<1> intersect::ap_const_lv1_1 = "1";
const sc_lv<32> intersect::ap_const_lv32_3 = "11";
const sc_lv<6> intersect::ap_const_lv6_0 = "000000";
const sc_lv<32> intersect::ap_const_lv32_2 = "10";
const sc_lv<6> intersect::ap_const_lv6_20 = "100000";
const sc_lv<6> intersect::ap_const_lv6_1 = "1";
const sc_lv<5> intersect::ap_const_lv5_0 = "00000";
const sc_lv<10> intersect::ap_const_lv10_1F = "11111";
const sc_lv<32> intersect::ap_const_lv32_3FF = "1111111111";
const sc_lv<11> intersect::ap_const_lv11_3FF = "1111111111";
const sc_lv<1024> intersect::ap_const_lv1024_lc_1 = "1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111";
const sc_lv<32> intersect::ap_const_lv32_5 = "101";

intersect::intersect(sc_module_name name) : sc_module(name), mVcdFile(0) {
    intersect_control_s_axi_U = new intersect_control_s_axi<C_S_AXI_CONTROL_ADDR_WIDTH,C_S_AXI_CONTROL_DATA_WIDTH>("intersect_control_s_axi_U");
    intersect_control_s_axi_U->AWVALID(s_axi_control_AWVALID);
    intersect_control_s_axi_U->AWREADY(s_axi_control_AWREADY);
    intersect_control_s_axi_U->AWADDR(s_axi_control_AWADDR);
    intersect_control_s_axi_U->WVALID(s_axi_control_WVALID);
    intersect_control_s_axi_U->WREADY(s_axi_control_WREADY);
    intersect_control_s_axi_U->WDATA(s_axi_control_WDATA);
    intersect_control_s_axi_U->WSTRB(s_axi_control_WSTRB);
    intersect_control_s_axi_U->ARVALID(s_axi_control_ARVALID);
    intersect_control_s_axi_U->ARREADY(s_axi_control_ARREADY);
    intersect_control_s_axi_U->ARADDR(s_axi_control_ARADDR);
    intersect_control_s_axi_U->RVALID(s_axi_control_RVALID);
    intersect_control_s_axi_U->RREADY(s_axi_control_RREADY);
    intersect_control_s_axi_U->RDATA(s_axi_control_RDATA);
    intersect_control_s_axi_U->RRESP(s_axi_control_RRESP);
    intersect_control_s_axi_U->BVALID(s_axi_control_BVALID);
    intersect_control_s_axi_U->BREADY(s_axi_control_BREADY);
    intersect_control_s_axi_U->BRESP(s_axi_control_BRESP);
    intersect_control_s_axi_U->ACLK(ap_clk);
    intersect_control_s_axi_U->ARESET(ap_rst_n_inv);
    intersect_control_s_axi_U->ACLK_EN(ap_var_for_const0);
    intersect_control_s_axi_U->adj1_data_V(adj1_data_V);
    intersect_control_s_axi_U->adj2_data_V(adj2_data_V);
    grp_readCompare_fu_163 = new readCompare("grp_readCompare_fu_163");
    grp_readCompare_fu_163->ap_clk(ap_clk);
    grp_readCompare_fu_163->ap_rst(ap_rst_n_inv);
    grp_readCompare_fu_163->ap_start(grp_readCompare_fu_163_ap_start);
    grp_readCompare_fu_163->ap_done(grp_readCompare_fu_163_ap_done);
    grp_readCompare_fu_163->ap_idle(grp_readCompare_fu_163_ap_idle);
    grp_readCompare_fu_163->ap_ready(grp_readCompare_fu_163_ap_ready);
    grp_readCompare_fu_163->adj2_data_V(adj2_data_V_read_reg_311);
    grp_readCompare_fu_163->i_in_stream_V_dout(items1_stream_V_dout);
    grp_readCompare_fu_163->i_in_stream_V_empty_n(items1_stream_V_empty_n);
    grp_readCompare_fu_163->i_in_stream_V_read(grp_readCompare_fu_163_i_in_stream_V_read);
    grp_readCompare_fu_163->i_out_stream_V_din(grp_readCompare_fu_163_i_out_stream_V_din);
    grp_readCompare_fu_163->i_out_stream_V_full_n(items2_stream_V_full_n);
    grp_readCompare_fu_163->i_out_stream_V_write(grp_readCompare_fu_163_i_out_stream_V_write);
    items1_stream_V_fifo_U = new fifo_w32_d1_A("items1_stream_V_fifo_U");
    items1_stream_V_fifo_U->clk(ap_clk);
    items1_stream_V_fifo_U->reset(ap_rst_n_inv);
    items1_stream_V_fifo_U->if_read_ce(ap_var_for_const0);
    items1_stream_V_fifo_U->if_write_ce(ap_var_for_const0);
    items1_stream_V_fifo_U->if_din(items1_stream_V_din);
    items1_stream_V_fifo_U->if_full_n(items1_stream_V_full_n);
    items1_stream_V_fifo_U->if_write(items1_stream_V_write);
    items1_stream_V_fifo_U->if_dout(items1_stream_V_dout);
    items1_stream_V_fifo_U->if_empty_n(items1_stream_V_empty_n);
    items1_stream_V_fifo_U->if_read(items1_stream_V_read);
    items2_stream_V_fifo_U = new fifo_w32_d1_A("items2_stream_V_fifo_U");
    items2_stream_V_fifo_U->clk(ap_clk);
    items2_stream_V_fifo_U->reset(ap_rst_n_inv);
    items2_stream_V_fifo_U->if_read_ce(ap_var_for_const0);
    items2_stream_V_fifo_U->if_write_ce(ap_var_for_const0);
    items2_stream_V_fifo_U->if_din(grp_readCompare_fu_163_i_out_stream_V_din);
    items2_stream_V_fifo_U->if_full_n(items2_stream_V_full_n);
    items2_stream_V_fifo_U->if_write(items2_stream_V_write);
    items2_stream_V_fifo_U->if_dout(items2_stream_V_dout);
    items2_stream_V_fifo_U->if_empty_n(items2_stream_V_empty_n);
    items2_stream_V_fifo_U->if_read(items2_stream_V_read);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_Hi_assign_fu_194_p2);
    sensitive << ( Lo_assign_fu_186_p3 );

    SC_METHOD(thread_Lo_assign_fu_186_p3);
    sensitive << ( tmp_fu_182_p1 );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp1_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state4);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state5);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state8);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp0_stage0);

    SC_METHOD(thread_ap_block_pp0_stage0_01001);
    sensitive << ( exitcond_i_reg_334 );
    sensitive << ( items1_stream_V_full_n );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_ap_block_pp0_stage0_11001);
    sensitive << ( exitcond_i_reg_334 );
    sensitive << ( items1_stream_V_full_n );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_ap_block_pp0_stage0_subdone);
    sensitive << ( exitcond_i_reg_334 );
    sensitive << ( items1_stream_V_full_n );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_ap_block_pp1_stage0);

    SC_METHOD(thread_ap_block_pp1_stage0_11001);
    sensitive << ( exitcond_i1_reg_353 );
    sensitive << ( items2_stream_V_empty_n );
    sensitive << ( ap_enable_reg_pp1_iter1 );

    SC_METHOD(thread_ap_block_pp1_stage0_subdone);
    sensitive << ( exitcond_i1_reg_353 );
    sensitive << ( items2_stream_V_empty_n );
    sensitive << ( ap_enable_reg_pp1_iter1 );

    SC_METHOD(thread_ap_block_state2_pp0_stage0_iter0);

    SC_METHOD(thread_ap_block_state3_pp0_stage0_iter1);
    sensitive << ( exitcond_i_reg_334 );
    sensitive << ( items1_stream_V_full_n );

    SC_METHOD(thread_ap_block_state6_pp1_stage0_iter0);

    SC_METHOD(thread_ap_block_state7_pp1_stage0_iter1);
    sensitive << ( exitcond_i1_reg_353 );
    sensitive << ( items2_stream_V_empty_n );

    SC_METHOD(thread_ap_condition_pp0_exit_iter0_state2);
    sensitive << ( exitcond_i_fu_170_p2 );

    SC_METHOD(thread_ap_condition_pp1_exit_iter0_state6);
    sensitive << ( exitcond_i1_fu_299_p2 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_CS_fsm_state8 );

    SC_METHOD(thread_ap_enable_pp0);
    sensitive << ( ap_idle_pp0 );

    SC_METHOD(thread_ap_enable_pp1);
    sensitive << ( ap_idle_pp1 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_idle_pp0);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_ap_idle_pp1);
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_enable_reg_pp1_iter0 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( ap_CS_fsm_state8 );

    SC_METHOD(thread_ap_rst_n_inv);
    sensitive << ( ap_rst_n );

    SC_METHOD(thread_exitcond_i1_fu_299_p2);
    sensitive << ( i_i_reg_152 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_enable_reg_pp1_iter0 );

    SC_METHOD(thread_exitcond_i_fu_170_p2);
    sensitive << ( i_assign_reg_141 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_grp_readCompare_fu_163_ap_start);
    sensitive << ( grp_readCompare_fu_163_ap_start_reg );

    SC_METHOD(thread_i_2_fu_305_p2);
    sensitive << ( i_i_reg_152 );

    SC_METHOD(thread_i_fu_176_p2);
    sensitive << ( i_assign_reg_141 );

    SC_METHOD(thread_items1_stream_V_din);
    sensitive << ( exitcond_i_reg_334 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0_01001 );
    sensitive << ( p_Result_s_fu_289_p2 );

    SC_METHOD(thread_items1_stream_V_read);
    sensitive << ( ap_CS_fsm_state5 );
    sensitive << ( grp_readCompare_fu_163_i_in_stream_V_read );

    SC_METHOD(thread_items1_stream_V_write);
    sensitive << ( exitcond_i_reg_334 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_items2_stream_V_read);
    sensitive << ( exitcond_i1_reg_353 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_block_pp1_stage0_11001 );

    SC_METHOD(thread_items2_stream_V_write);
    sensitive << ( ap_CS_fsm_state5 );
    sensitive << ( grp_readCompare_fu_163_i_out_stream_V_write );

    SC_METHOD(thread_p_Result_s_fu_289_p2);
    sensitive << ( tmp_15_reg_348 );
    sensitive << ( tmp_16_fu_283_p2 );

    SC_METHOD(thread_tmp_10_fu_249_p3);
    sensitive << ( adj1_data_V_read_reg_316 );
    sensitive << ( tmp_2_fu_200_p2 );
    sensitive << ( tmp_5_fu_214_p4 );

    SC_METHOD(thread_tmp_11_fu_256_p3);
    sensitive << ( tmp_3_fu_206_p1 );
    sensitive << ( tmp_2_fu_200_p2 );
    sensitive << ( tmp_7_fu_229_p2 );

    SC_METHOD(thread_tmp_12_fu_264_p2);
    sensitive << ( tmp_9_fu_241_p3 );

    SC_METHOD(thread_tmp_13_fu_270_p1);
    sensitive << ( tmp_11_fu_256_p3 );

    SC_METHOD(thread_tmp_14_fu_280_p1);
    sensitive << ( tmp_12_reg_343 );

    SC_METHOD(thread_tmp_15_fu_274_p2);
    sensitive << ( tmp_10_fu_249_p3 );
    sensitive << ( tmp_13_fu_270_p1 );

    SC_METHOD(thread_tmp_16_fu_283_p2);
    sensitive << ( tmp_14_fu_280_p1 );

    SC_METHOD(thread_tmp_2_fu_200_p2);
    sensitive << ( exitcond_i_fu_170_p2 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( Lo_assign_fu_186_p3 );
    sensitive << ( Hi_assign_fu_194_p2 );

    SC_METHOD(thread_tmp_3_fu_206_p1);
    sensitive << ( Lo_assign_fu_186_p3 );

    SC_METHOD(thread_tmp_4_fu_210_p1);
    sensitive << ( Hi_assign_fu_194_p2 );

    SC_METHOD(thread_tmp_5_fu_214_p4);
    sensitive << ( adj1_data_V_read_reg_316 );

    SC_METHOD(thread_tmp_6_fu_223_p2);
    sensitive << ( tmp_3_fu_206_p1 );
    sensitive << ( tmp_4_fu_210_p1 );

    SC_METHOD(thread_tmp_7_fu_229_p2);
    sensitive << ( tmp_3_fu_206_p1 );

    SC_METHOD(thread_tmp_8_fu_235_p2);
    sensitive << ( tmp_3_fu_206_p1 );
    sensitive << ( tmp_4_fu_210_p1 );

    SC_METHOD(thread_tmp_9_fu_241_p3);
    sensitive << ( tmp_2_fu_200_p2 );
    sensitive << ( tmp_6_fu_223_p2 );
    sensitive << ( tmp_8_fu_235_p2 );

    SC_METHOD(thread_tmp_fu_182_p1);
    sensitive << ( i_assign_reg_141 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( exitcond_i_fu_170_p2 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( exitcond_i1_fu_299_p2 );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_block_pp0_stage0_subdone );
    sensitive << ( ap_CS_fsm_state5 );
    sensitive << ( grp_readCompare_fu_163_ap_done );
    sensitive << ( ap_block_pp1_stage0_subdone );

    SC_THREAD(thread_hdltv_gen);
    sensitive << ( ap_clk.pos() );

    SC_THREAD(thread_ap_var_for_const0);

    ap_CS_fsm = "000001";
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter0 = SC_LOGIC_0;
    grp_readCompare_fu_163_ap_start_reg = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "intersect_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst_n, "(port)ap_rst_n");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, s_axi_control_AWVALID, "(port)s_axi_control_AWVALID");
    sc_trace(mVcdFile, s_axi_control_AWREADY, "(port)s_axi_control_AWREADY");
    sc_trace(mVcdFile, s_axi_control_AWADDR, "(port)s_axi_control_AWADDR");
    sc_trace(mVcdFile, s_axi_control_WVALID, "(port)s_axi_control_WVALID");
    sc_trace(mVcdFile, s_axi_control_WREADY, "(port)s_axi_control_WREADY");
    sc_trace(mVcdFile, s_axi_control_WDATA, "(port)s_axi_control_WDATA");
    sc_trace(mVcdFile, s_axi_control_WSTRB, "(port)s_axi_control_WSTRB");
    sc_trace(mVcdFile, s_axi_control_ARVALID, "(port)s_axi_control_ARVALID");
    sc_trace(mVcdFile, s_axi_control_ARREADY, "(port)s_axi_control_ARREADY");
    sc_trace(mVcdFile, s_axi_control_ARADDR, "(port)s_axi_control_ARADDR");
    sc_trace(mVcdFile, s_axi_control_RVALID, "(port)s_axi_control_RVALID");
    sc_trace(mVcdFile, s_axi_control_RREADY, "(port)s_axi_control_RREADY");
    sc_trace(mVcdFile, s_axi_control_RDATA, "(port)s_axi_control_RDATA");
    sc_trace(mVcdFile, s_axi_control_RRESP, "(port)s_axi_control_RRESP");
    sc_trace(mVcdFile, s_axi_control_BVALID, "(port)s_axi_control_BVALID");
    sc_trace(mVcdFile, s_axi_control_BREADY, "(port)s_axi_control_BREADY");
    sc_trace(mVcdFile, s_axi_control_BRESP, "(port)s_axi_control_BRESP");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_rst_n_inv, "ap_rst_n_inv");
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, adj1_data_V, "adj1_data_V");
    sc_trace(mVcdFile, adj2_data_V, "adj2_data_V");
    sc_trace(mVcdFile, i_assign_reg_141, "i_assign_reg_141");
    sc_trace(mVcdFile, i_i_reg_152, "i_i_reg_152");
    sc_trace(mVcdFile, adj2_data_V_read_reg_311, "adj2_data_V_read_reg_311");
    sc_trace(mVcdFile, adj1_data_V_read_reg_316, "adj1_data_V_read_reg_316");
    sc_trace(mVcdFile, exitcond_i_fu_170_p2, "exitcond_i_fu_170_p2");
    sc_trace(mVcdFile, exitcond_i_reg_334, "exitcond_i_reg_334");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_block_state2_pp0_stage0_iter0, "ap_block_state2_pp0_stage0_iter0");
    sc_trace(mVcdFile, items1_stream_V_din, "items1_stream_V_din");
    sc_trace(mVcdFile, items1_stream_V_full_n, "items1_stream_V_full_n");
    sc_trace(mVcdFile, items1_stream_V_write, "items1_stream_V_write");
    sc_trace(mVcdFile, ap_block_state3_pp0_stage0_iter1, "ap_block_state3_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001, "ap_block_pp0_stage0_11001");
    sc_trace(mVcdFile, i_fu_176_p2, "i_fu_176_p2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, tmp_12_fu_264_p2, "tmp_12_fu_264_p2");
    sc_trace(mVcdFile, tmp_12_reg_343, "tmp_12_reg_343");
    sc_trace(mVcdFile, tmp_15_fu_274_p2, "tmp_15_fu_274_p2");
    sc_trace(mVcdFile, tmp_15_reg_348, "tmp_15_reg_348");
    sc_trace(mVcdFile, exitcond_i1_fu_299_p2, "exitcond_i1_fu_299_p2");
    sc_trace(mVcdFile, exitcond_i1_reg_353, "exitcond_i1_reg_353");
    sc_trace(mVcdFile, ap_CS_fsm_pp1_stage0, "ap_CS_fsm_pp1_stage0");
    sc_trace(mVcdFile, ap_block_state6_pp1_stage0_iter0, "ap_block_state6_pp1_stage0_iter0");
    sc_trace(mVcdFile, items2_stream_V_dout, "items2_stream_V_dout");
    sc_trace(mVcdFile, items2_stream_V_empty_n, "items2_stream_V_empty_n");
    sc_trace(mVcdFile, items2_stream_V_read, "items2_stream_V_read");
    sc_trace(mVcdFile, ap_block_state7_pp1_stage0_iter1, "ap_block_state7_pp1_stage0_iter1");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter1, "ap_enable_reg_pp1_iter1");
    sc_trace(mVcdFile, ap_block_pp1_stage0_11001, "ap_block_pp1_stage0_11001");
    sc_trace(mVcdFile, i_2_fu_305_p2, "i_2_fu_305_p2");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter0, "ap_enable_reg_pp1_iter0");
    sc_trace(mVcdFile, ap_block_pp0_stage0_subdone, "ap_block_pp0_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp0_exit_iter0_state2, "ap_condition_pp0_exit_iter0_state2");
    sc_trace(mVcdFile, ap_CS_fsm_state5, "ap_CS_fsm_state5");
    sc_trace(mVcdFile, grp_readCompare_fu_163_ap_idle, "grp_readCompare_fu_163_ap_idle");
    sc_trace(mVcdFile, grp_readCompare_fu_163_ap_ready, "grp_readCompare_fu_163_ap_ready");
    sc_trace(mVcdFile, grp_readCompare_fu_163_ap_done, "grp_readCompare_fu_163_ap_done");
    sc_trace(mVcdFile, ap_block_pp1_stage0_subdone, "ap_block_pp1_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp1_exit_iter0_state6, "ap_condition_pp1_exit_iter0_state6");
    sc_trace(mVcdFile, grp_readCompare_fu_163_ap_start, "grp_readCompare_fu_163_ap_start");
    sc_trace(mVcdFile, grp_readCompare_fu_163_i_in_stream_V_read, "grp_readCompare_fu_163_i_in_stream_V_read");
    sc_trace(mVcdFile, grp_readCompare_fu_163_i_out_stream_V_din, "grp_readCompare_fu_163_i_out_stream_V_din");
    sc_trace(mVcdFile, grp_readCompare_fu_163_i_out_stream_V_write, "grp_readCompare_fu_163_i_out_stream_V_write");
    sc_trace(mVcdFile, grp_readCompare_fu_163_ap_start_reg, "grp_readCompare_fu_163_ap_start_reg");
    sc_trace(mVcdFile, ap_CS_fsm_state4, "ap_CS_fsm_state4");
    sc_trace(mVcdFile, items1_stream_V_dout, "items1_stream_V_dout");
    sc_trace(mVcdFile, items1_stream_V_empty_n, "items1_stream_V_empty_n");
    sc_trace(mVcdFile, items1_stream_V_read, "items1_stream_V_read");
    sc_trace(mVcdFile, items2_stream_V_full_n, "items2_stream_V_full_n");
    sc_trace(mVcdFile, items2_stream_V_write, "items2_stream_V_write");
    sc_trace(mVcdFile, ap_block_pp0_stage0_01001, "ap_block_pp0_stage0_01001");
    sc_trace(mVcdFile, ap_block_pp0_stage0, "ap_block_pp0_stage0");
    sc_trace(mVcdFile, tmp_fu_182_p1, "tmp_fu_182_p1");
    sc_trace(mVcdFile, Lo_assign_fu_186_p3, "Lo_assign_fu_186_p3");
    sc_trace(mVcdFile, Hi_assign_fu_194_p2, "Hi_assign_fu_194_p2");
    sc_trace(mVcdFile, tmp_3_fu_206_p1, "tmp_3_fu_206_p1");
    sc_trace(mVcdFile, tmp_4_fu_210_p1, "tmp_4_fu_210_p1");
    sc_trace(mVcdFile, tmp_2_fu_200_p2, "tmp_2_fu_200_p2");
    sc_trace(mVcdFile, tmp_6_fu_223_p2, "tmp_6_fu_223_p2");
    sc_trace(mVcdFile, tmp_8_fu_235_p2, "tmp_8_fu_235_p2");
    sc_trace(mVcdFile, tmp_5_fu_214_p4, "tmp_5_fu_214_p4");
    sc_trace(mVcdFile, tmp_7_fu_229_p2, "tmp_7_fu_229_p2");
    sc_trace(mVcdFile, tmp_9_fu_241_p3, "tmp_9_fu_241_p3");
    sc_trace(mVcdFile, tmp_11_fu_256_p3, "tmp_11_fu_256_p3");
    sc_trace(mVcdFile, tmp_10_fu_249_p3, "tmp_10_fu_249_p3");
    sc_trace(mVcdFile, tmp_13_fu_270_p1, "tmp_13_fu_270_p1");
    sc_trace(mVcdFile, tmp_14_fu_280_p1, "tmp_14_fu_280_p1");
    sc_trace(mVcdFile, tmp_16_fu_283_p2, "tmp_16_fu_283_p2");
    sc_trace(mVcdFile, p_Result_s_fu_289_p2, "p_Result_s_fu_289_p2");
    sc_trace(mVcdFile, ap_block_pp1_stage0, "ap_block_pp1_stage0");
    sc_trace(mVcdFile, ap_CS_fsm_state8, "ap_CS_fsm_state8");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_idle_pp0, "ap_idle_pp0");
    sc_trace(mVcdFile, ap_enable_pp0, "ap_enable_pp0");
    sc_trace(mVcdFile, ap_idle_pp1, "ap_idle_pp1");
    sc_trace(mVcdFile, ap_enable_pp1, "ap_enable_pp1");
#endif

    }
    mHdltvinHandle.open("intersect.hdltvin.dat");
    mHdltvoutHandle.open("intersect.hdltvout.dat");
}

intersect::~intersect() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    mHdltvinHandle << "] " << endl;
    mHdltvoutHandle << "] " << endl;
    mHdltvinHandle.close();
    mHdltvoutHandle.close();
    delete intersect_control_s_axi_U;
    delete grp_readCompare_fu_163;
    delete items1_stream_V_fifo_U;
    delete items2_stream_V_fifo_U;
}

void intersect::thread_ap_var_for_const0() {
    ap_var_for_const0 = ap_const_logic_1;
}

void intersect::thread_ap_clk_no_reset_() {
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state2.read()) && 
             esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                    esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state2.read()))) {
            ap_enable_reg_pp0_iter1 = (ap_condition_pp0_exit_iter0_state2.read() ^ ap_const_logic_1);
        } else if (esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read())) {
            ap_enable_reg_pp0_iter1 = ap_enable_reg_pp0_iter0.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                    esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
            ap_enable_reg_pp0_iter1 = ap_const_logic_0;
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp1_exit_iter0_state6.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
             esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp1_stage0_subdone.read()))) {
            ap_enable_reg_pp1_iter0 = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read()) && 
                    esl_seteq<1,1,1>(grp_readCompare_fu_163_ap_done.read(), ap_const_logic_1))) {
            ap_enable_reg_pp1_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter1 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp1_stage0_subdone.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp1_exit_iter0_state6.read()))) {
            ap_enable_reg_pp1_iter1 = (ap_condition_pp1_exit_iter0_state6.read() ^ ap_const_logic_1);
        } else if (esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp1_stage0_subdone.read())) {
            ap_enable_reg_pp1_iter1 = ap_enable_reg_pp1_iter0.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read()) && 
                    esl_seteq<1,1,1>(grp_readCompare_fu_163_ap_done.read(), ap_const_logic_1))) {
            ap_enable_reg_pp1_iter1 = ap_const_logic_0;
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        grp_readCompare_fu_163_ap_start_reg = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read())) {
            grp_readCompare_fu_163_ap_start_reg = ap_const_logic_1;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, grp_readCompare_fu_163_ap_ready.read())) {
            grp_readCompare_fu_163_ap_start_reg = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(exitcond_i_fu_170_p2.read(), ap_const_lv1_0))) {
        i_assign_reg_141 = i_fu_176_p2.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        i_assign_reg_141 = ap_const_lv6_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp1_iter0.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_i1_fu_299_p2.read()))) {
        i_i_reg_152 = i_2_fu_305_p2.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read()) && 
                esl_seteq<1,1,1>(grp_readCompare_fu_163_ap_done.read(), ap_const_logic_1))) {
        i_i_reg_152 = ap_const_lv6_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        adj1_data_V_read_reg_316 = adj1_data_V.read();
        adj2_data_V_read_reg_311 = adj2_data_V.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0))) {
        exitcond_i1_reg_353 = exitcond_i1_fu_299_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        exitcond_i_reg_334 = exitcond_i_fu_170_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(exitcond_i_fu_170_p2.read(), ap_const_lv1_0))) {
        tmp_12_reg_343 = tmp_12_fu_264_p2.read();
        tmp_15_reg_348 = tmp_15_fu_274_p2.read();
    }
}

void intersect::thread_Hi_assign_fu_194_p2() {
    Hi_assign_fu_194_p2 = (Lo_assign_fu_186_p3.read() | ap_const_lv10_1F);
}

void intersect::thread_Lo_assign_fu_186_p3() {
    Lo_assign_fu_186_p3 = esl_concat<5,5>(tmp_fu_182_p1.read(), ap_const_lv5_0);
}

void intersect::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read()[1];
}

void intersect::thread_ap_CS_fsm_pp1_stage0() {
    ap_CS_fsm_pp1_stage0 = ap_CS_fsm.read()[4];
}

void intersect::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void intersect::thread_ap_CS_fsm_state4() {
    ap_CS_fsm_state4 = ap_CS_fsm.read()[2];
}

void intersect::thread_ap_CS_fsm_state5() {
    ap_CS_fsm_state5 = ap_CS_fsm.read()[3];
}

void intersect::thread_ap_CS_fsm_state8() {
    ap_CS_fsm_state8 = ap_CS_fsm.read()[5];
}

void intersect::thread_ap_block_pp0_stage0() {
    ap_block_pp0_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void intersect::thread_ap_block_pp0_stage0_01001() {
    ap_block_pp0_stage0_01001 = (esl_seteq<1,1,1>(ap_const_logic_0, items1_stream_V_full_n.read()) && esl_seteq<1,1,1>(exitcond_i_reg_334.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()));
}

void intersect::thread_ap_block_pp0_stage0_11001() {
    ap_block_pp0_stage0_11001 = (esl_seteq<1,1,1>(ap_const_logic_0, items1_stream_V_full_n.read()) && esl_seteq<1,1,1>(exitcond_i_reg_334.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()));
}

void intersect::thread_ap_block_pp0_stage0_subdone() {
    ap_block_pp0_stage0_subdone = (esl_seteq<1,1,1>(ap_const_logic_0, items1_stream_V_full_n.read()) && esl_seteq<1,1,1>(exitcond_i_reg_334.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()));
}

void intersect::thread_ap_block_pp1_stage0() {
    ap_block_pp1_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void intersect::thread_ap_block_pp1_stage0_11001() {
    ap_block_pp1_stage0_11001 = (esl_seteq<1,1,1>(ap_const_logic_0, items2_stream_V_empty_n.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_i1_reg_353.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()));
}

void intersect::thread_ap_block_pp1_stage0_subdone() {
    ap_block_pp1_stage0_subdone = (esl_seteq<1,1,1>(ap_const_logic_0, items2_stream_V_empty_n.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_i1_reg_353.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()));
}

void intersect::thread_ap_block_state2_pp0_stage0_iter0() {
    ap_block_state2_pp0_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void intersect::thread_ap_block_state3_pp0_stage0_iter1() {
    ap_block_state3_pp0_stage0_iter1 = (esl_seteq<1,1,1>(ap_const_logic_0, items1_stream_V_full_n.read()) && esl_seteq<1,1,1>(exitcond_i_reg_334.read(), ap_const_lv1_0));
}

void intersect::thread_ap_block_state6_pp1_stage0_iter0() {
    ap_block_state6_pp1_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void intersect::thread_ap_block_state7_pp1_stage0_iter1() {
    ap_block_state7_pp1_stage0_iter1 = (esl_seteq<1,1,1>(ap_const_logic_0, items2_stream_V_empty_n.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_i1_reg_353.read()));
}

void intersect::thread_ap_condition_pp0_exit_iter0_state2() {
    if (esl_seteq<1,1,1>(exitcond_i_fu_170_p2.read(), ap_const_lv1_1)) {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_1;
    } else {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_0;
    }
}

void intersect::thread_ap_condition_pp1_exit_iter0_state6() {
    if (esl_seteq<1,1,1>(exitcond_i1_fu_299_p2.read(), ap_const_lv1_1)) {
        ap_condition_pp1_exit_iter0_state6 = ap_const_logic_1;
    } else {
        ap_condition_pp1_exit_iter0_state6 = ap_const_logic_0;
    }
}

void intersect::thread_ap_done() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read())) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_const_logic_0;
    }
}

void intersect::thread_ap_enable_pp0() {
    ap_enable_pp0 = (ap_idle_pp0.read() ^ ap_const_logic_1);
}

void intersect::thread_ap_enable_pp1() {
    ap_enable_pp1 = (ap_idle_pp1.read() ^ ap_const_logic_1);
}

void intersect::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void intersect::thread_ap_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()))) {
        ap_idle_pp0 = ap_const_logic_1;
    } else {
        ap_idle_pp0 = ap_const_logic_0;
    }
}

void intersect::thread_ap_idle_pp1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter1.read()))) {
        ap_idle_pp1 = ap_const_logic_1;
    } else {
        ap_idle_pp1 = ap_const_logic_0;
    }
}

void intersect::thread_ap_ready() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read())) {
        ap_ready = ap_const_logic_1;
    } else {
        ap_ready = ap_const_logic_0;
    }
}

void intersect::thread_ap_rst_n_inv() {
    ap_rst_n_inv =  (sc_logic) (~ap_rst_n.read());
}

void intersect::thread_exitcond_i1_fu_299_p2() {
    exitcond_i1_fu_299_p2 = (!i_i_reg_152.read().is_01() || !ap_const_lv6_20.is_01())? sc_lv<1>(): sc_lv<1>(i_i_reg_152.read() == ap_const_lv6_20);
}

void intersect::thread_exitcond_i_fu_170_p2() {
    exitcond_i_fu_170_p2 = (!i_assign_reg_141.read().is_01() || !ap_const_lv6_20.is_01())? sc_lv<1>(): sc_lv<1>(i_assign_reg_141.read() == ap_const_lv6_20);
}

void intersect::thread_grp_readCompare_fu_163_ap_start() {
    grp_readCompare_fu_163_ap_start = grp_readCompare_fu_163_ap_start_reg.read();
}

void intersect::thread_i_2_fu_305_p2() {
    i_2_fu_305_p2 = (!i_i_reg_152.read().is_01() || !ap_const_lv6_1.is_01())? sc_lv<6>(): (sc_biguint<6>(i_i_reg_152.read()) + sc_biguint<6>(ap_const_lv6_1));
}

void intersect::thread_i_fu_176_p2() {
    i_fu_176_p2 = (!i_assign_reg_141.read().is_01() || !ap_const_lv6_1.is_01())? sc_lv<6>(): (sc_biguint<6>(i_assign_reg_141.read()) + sc_biguint<6>(ap_const_lv6_1));
}

void intersect::thread_items1_stream_V_din() {
    items1_stream_V_din = p_Result_s_fu_289_p2.read().range(32-1, 0);
}

void intersect::thread_items1_stream_V_read() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read())) {
        items1_stream_V_read = grp_readCompare_fu_163_i_in_stream_V_read.read();
    } else {
        items1_stream_V_read = ap_const_logic_0;
    }
}

void intersect::thread_items1_stream_V_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(exitcond_i_reg_334.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        items1_stream_V_write = ap_const_logic_1;
    } else {
        items1_stream_V_write = ap_const_logic_0;
    }
}

void intersect::thread_items2_stream_V_read() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_i1_reg_353.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0))) {
        items2_stream_V_read = ap_const_logic_1;
    } else {
        items2_stream_V_read = ap_const_logic_0;
    }
}

void intersect::thread_items2_stream_V_write() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read())) {
        items2_stream_V_write = grp_readCompare_fu_163_i_out_stream_V_write.read();
    } else {
        items2_stream_V_write = ap_const_logic_0;
    }
}

void intersect::thread_p_Result_s_fu_289_p2() {
    p_Result_s_fu_289_p2 = (tmp_15_reg_348.read() & tmp_16_fu_283_p2.read());
}

void intersect::thread_tmp_10_fu_249_p3() {
    tmp_10_fu_249_p3 = (!tmp_2_fu_200_p2.read()[0].is_01())? sc_lv<1024>(): ((tmp_2_fu_200_p2.read()[0].to_bool())? tmp_5_fu_214_p4.read(): adj1_data_V_read_reg_316.read());
}

void intersect::thread_tmp_11_fu_256_p3() {
    tmp_11_fu_256_p3 = (!tmp_2_fu_200_p2.read()[0].is_01())? sc_lv<11>(): ((tmp_2_fu_200_p2.read()[0].to_bool())? tmp_7_fu_229_p2.read(): tmp_3_fu_206_p1.read());
}

void intersect::thread_tmp_12_fu_264_p2() {
    tmp_12_fu_264_p2 = (!ap_const_lv11_3FF.is_01() || !tmp_9_fu_241_p3.read().is_01())? sc_lv<11>(): (sc_biguint<11>(ap_const_lv11_3FF) - sc_biguint<11>(tmp_9_fu_241_p3.read()));
}

void intersect::thread_tmp_13_fu_270_p1() {
    tmp_13_fu_270_p1 = esl_zext<1024,11>(tmp_11_fu_256_p3.read());
}

void intersect::thread_tmp_14_fu_280_p1() {
    tmp_14_fu_280_p1 = esl_zext<1024,11>(tmp_12_reg_343.read());
}

void intersect::thread_tmp_15_fu_274_p2() {
    tmp_15_fu_274_p2 = (!tmp_13_fu_270_p1.read().is_01())? sc_lv<1024>(): tmp_10_fu_249_p3.read() >> (unsigned short)tmp_13_fu_270_p1.read().to_uint();
}

void intersect::thread_tmp_16_fu_283_p2() {
    tmp_16_fu_283_p2 = (!tmp_14_fu_280_p1.read().is_01())? sc_lv<1024>(): ap_const_lv1024_lc_1 >> (unsigned short)tmp_14_fu_280_p1.read().to_uint();
}

void intersect::thread_tmp_2_fu_200_p2() {
    tmp_2_fu_200_p2 = (!Lo_assign_fu_186_p3.read().is_01() || !Hi_assign_fu_194_p2.read().is_01())? sc_lv<1>(): (sc_biguint<10>(Lo_assign_fu_186_p3.read()) > sc_biguint<10>(Hi_assign_fu_194_p2.read()));
}

void intersect::thread_tmp_3_fu_206_p1() {
    tmp_3_fu_206_p1 = esl_zext<11,10>(Lo_assign_fu_186_p3.read());
}

void intersect::thread_tmp_4_fu_210_p1() {
    tmp_4_fu_210_p1 = esl_zext<11,10>(Hi_assign_fu_194_p2.read());
}

void intersect::thread_tmp_5_fu_214_p4() {
    tmp_5_fu_214_p4 = adj1_data_V_read_reg_316.read().range(0, 1023);
}

void intersect::thread_tmp_6_fu_223_p2() {
    tmp_6_fu_223_p2 = (!tmp_3_fu_206_p1.read().is_01() || !tmp_4_fu_210_p1.read().is_01())? sc_lv<11>(): (sc_biguint<11>(tmp_3_fu_206_p1.read()) - sc_biguint<11>(tmp_4_fu_210_p1.read()));
}

void intersect::thread_tmp_7_fu_229_p2() {
    tmp_7_fu_229_p2 = (tmp_3_fu_206_p1.read() ^ ap_const_lv11_3FF);
}

void intersect::thread_tmp_8_fu_235_p2() {
    tmp_8_fu_235_p2 = (!tmp_4_fu_210_p1.read().is_01() || !tmp_3_fu_206_p1.read().is_01())? sc_lv<11>(): (sc_biguint<11>(tmp_4_fu_210_p1.read()) - sc_biguint<11>(tmp_3_fu_206_p1.read()));
}

void intersect::thread_tmp_9_fu_241_p3() {
    tmp_9_fu_241_p3 = (!tmp_2_fu_200_p2.read()[0].is_01())? sc_lv<11>(): ((tmp_2_fu_200_p2.read()[0].to_bool())? tmp_6_fu_223_p2.read(): tmp_8_fu_235_p2.read());
}

void intersect::thread_tmp_fu_182_p1() {
    tmp_fu_182_p1 = i_assign_reg_141.read().range(5-1, 0);
}

void intersect::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if (!(esl_seteq<1,1,1>(exitcond_i_fu_170_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1) && esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read()))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else if ((esl_seteq<1,1,1>(exitcond_i_fu_170_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1) && esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read()))) {
                ap_NS_fsm = ap_ST_fsm_state4;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 4 : 
            ap_NS_fsm = ap_ST_fsm_state5;
            break;
        case 8 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read()) && esl_seteq<1,1,1>(grp_readCompare_fu_163_ap_done.read(), ap_const_logic_1))) {
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_state5;
            }
            break;
        case 16 : 
            if (!(esl_seteq<1,1,1>(ap_enable_reg_pp1_iter0.read(), ap_const_logic_1) && esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp1_stage0_subdone.read()) && esl_seteq<1,1,1>(exitcond_i1_fu_299_p2.read(), ap_const_lv1_1))) {
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            } else if ((esl_seteq<1,1,1>(ap_enable_reg_pp1_iter0.read(), ap_const_logic_1) && esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp1_stage0_subdone.read()) && esl_seteq<1,1,1>(exitcond_i1_fu_299_p2.read(), ap_const_lv1_1))) {
                ap_NS_fsm = ap_ST_fsm_state8;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            }
            break;
        case 32 : 
            ap_NS_fsm = ap_ST_fsm_state1;
            break;
        default : 
            ap_NS_fsm = "XXXXXX";
            break;
    }
}

void intersect::thread_hdltv_gen() {
    const char* dump_tv = std::getenv("AP_WRITE_TV");
    if (!(dump_tv && string(dump_tv) == "on")) return;

    wait();

    mHdltvinHandle << "[ " << endl;
    mHdltvoutHandle << "[ " << endl;
    int ap_cycleNo = 0;
    while (1) {
        wait();
        const char* mComma = ap_cycleNo == 0 ? " " : ", " ;
        mHdltvinHandle << mComma << "{"  <<  " \"ap_rst_n\" :  \"" << ap_rst_n.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"ap_start\" :  \"" << ap_start.read() << "\" ";
        mHdltvoutHandle << mComma << "{"  <<  " \"ap_done\" :  \"" << ap_done.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"ap_idle\" :  \"" << ap_idle.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"ap_ready\" :  \"" << ap_ready.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_control_AWVALID\" :  \"" << s_axi_control_AWVALID.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"s_axi_control_AWREADY\" :  \"" << s_axi_control_AWREADY.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_control_AWADDR\" :  \"" << s_axi_control_AWADDR.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_control_WVALID\" :  \"" << s_axi_control_WVALID.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"s_axi_control_WREADY\" :  \"" << s_axi_control_WREADY.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_control_WDATA\" :  \"" << s_axi_control_WDATA.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_control_WSTRB\" :  \"" << s_axi_control_WSTRB.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_control_ARVALID\" :  \"" << s_axi_control_ARVALID.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"s_axi_control_ARREADY\" :  \"" << s_axi_control_ARREADY.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_control_ARADDR\" :  \"" << s_axi_control_ARADDR.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"s_axi_control_RVALID\" :  \"" << s_axi_control_RVALID.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_control_RREADY\" :  \"" << s_axi_control_RREADY.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"s_axi_control_RDATA\" :  \"" << s_axi_control_RDATA.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"s_axi_control_RRESP\" :  \"" << s_axi_control_RRESP.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"s_axi_control_BVALID\" :  \"" << s_axi_control_BVALID.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_control_BREADY\" :  \"" << s_axi_control_BREADY.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"s_axi_control_BRESP\" :  \"" << s_axi_control_BRESP.read() << "\" ";
        mHdltvinHandle << "}" << std::endl;
        mHdltvoutHandle << "}" << std::endl;
        ap_cycleNo++;
    }
}

}

