$date
	Wed Jun 24 04:55:16 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module BUF $end
$var wire 1 ! A $end
$var wire 1 " Y $end
$upscope $end
$scope module DFFSR $end
$var wire 1 # C $end
$var wire 1 $ D $end
$var wire 1 % R $end
$var wire 1 & S $end
$var reg 1 ' Q $end
$upscope $end
$scope module NAND $end
$var wire 1 ( A $end
$var wire 1 ) B $end
$var wire 1 * Y $end
$upscope $end
$scope module NOR $end
$var wire 1 + A $end
$var wire 1 , B $end
$var wire 1 - Y $end
$upscope $end
$scope module NOT $end
$var wire 1 . A $end
$var wire 1 / Y $end
$upscope $end
$scope module TestBench $end
$var wire 1 0 reset_TB $end
$var wire 1 1 push_1_STB $end
$var wire 1 2 push_1_BTB $end
$var wire 1 3 push_0_STB $end
$var wire 1 4 push_0_BTB $end
$var wire 10 5 out1_STB [9:0] $end
$var wire 10 6 out1_BTB [9:0] $end
$var wire 10 7 out0_STB [9:0] $end
$var wire 10 8 out0_BTB [9:0] $end
$var wire 10 9 in_TB [9:0] $end
$var wire 1 : clk_TB $end
$var wire 1 ; classif_TB $end
$scope module demux12_TB $end
$var wire 1 0 reset $end
$var wire 10 < in [9:0] $end
$var wire 1 : clk $end
$var wire 1 ; classif $end
$var reg 10 = out0 [9:0] $end
$var reg 10 > out1 [9:0] $end
$var reg 1 4 push_0 $end
$var reg 1 2 push_1 $end
$upscope $end
$scope module demux12_syn_TB $end
$var wire 1 ? _04_ $end
$var wire 1 0 reset $end
$var wire 1 1 push_1 $end
$var wire 1 3 push_0 $end
$var wire 10 @ out1 [9:0] $end
$var wire 10 A out0 [9:0] $end
$var wire 10 B in [9:0] $end
$var wire 1 : clk $end
$var wire 1 ; classif $end
$var wire 10 C _06_ [9:0] $end
$var wire 10 D _05_ [9:0] $end
$var wire 1 E _03_ $end
$var wire 1 F _02_ $end
$var wire 10 G _01_ [9:0] $end
$var wire 10 H _00_ [9:0] $end
$scope module _50_ $end
$var wire 1 F D $end
$var wire 1 : C $end
$var reg 1 3 Q $end
$upscope $end
$scope module _51_ $end
$var wire 1 E D $end
$var wire 1 : C $end
$var reg 1 1 Q $end
$upscope $end
$scope module _52_ $end
$var wire 1 I D $end
$var wire 1 : C $end
$var reg 1 J Q $end
$upscope $end
$scope module _53_ $end
$var wire 1 K D $end
$var wire 1 : C $end
$var reg 1 L Q $end
$upscope $end
$scope module _54_ $end
$var wire 1 M D $end
$var wire 1 : C $end
$var reg 1 N Q $end
$upscope $end
$scope module _55_ $end
$var wire 1 O D $end
$var wire 1 : C $end
$var reg 1 P Q $end
$upscope $end
$scope module _56_ $end
$var wire 1 Q D $end
$var wire 1 : C $end
$var reg 1 R Q $end
$upscope $end
$scope module _57_ $end
$var wire 1 S D $end
$var wire 1 : C $end
$var reg 1 T Q $end
$upscope $end
$scope module _58_ $end
$var wire 1 U D $end
$var wire 1 : C $end
$var reg 1 V Q $end
$upscope $end
$scope module _59_ $end
$var wire 1 W D $end
$var wire 1 : C $end
$var reg 1 X Q $end
$upscope $end
$scope module _60_ $end
$var wire 1 Y D $end
$var wire 1 : C $end
$var reg 1 Z Q $end
$upscope $end
$scope module _61_ $end
$var wire 1 [ D $end
$var wire 1 : C $end
$var reg 1 \ Q $end
$upscope $end
$scope module _62_ $end
$var wire 1 ] D $end
$var wire 1 : C $end
$var reg 1 ^ Q $end
$upscope $end
$scope module _63_ $end
$var wire 1 _ D $end
$var wire 1 : C $end
$var reg 1 ` Q $end
$upscope $end
$scope module _64_ $end
$var wire 1 a D $end
$var wire 1 : C $end
$var reg 1 b Q $end
$upscope $end
$scope module _65_ $end
$var wire 1 c D $end
$var wire 1 : C $end
$var reg 1 d Q $end
$upscope $end
$scope module _66_ $end
$var wire 1 e D $end
$var wire 1 : C $end
$var reg 1 f Q $end
$upscope $end
$scope module _67_ $end
$var wire 1 g D $end
$var wire 1 : C $end
$var reg 1 h Q $end
$upscope $end
$scope module _68_ $end
$var wire 1 i D $end
$var wire 1 : C $end
$var reg 1 j Q $end
$upscope $end
$scope module _69_ $end
$var wire 1 k D $end
$var wire 1 : C $end
$var reg 1 l Q $end
$upscope $end
$scope module _70_ $end
$var wire 1 m D $end
$var wire 1 : C $end
$var reg 1 n Q $end
$upscope $end
$scope module _71_ $end
$var wire 1 o D $end
$var wire 1 : C $end
$var reg 1 p Q $end
$upscope $end
$upscope $end
$scope module t_demux1x2_TB $end
$var wire 10 q out0 [9:0] $end
$var wire 10 r out0_s [9:0] $end
$var wire 10 s out1 [9:0] $end
$var wire 10 t out1_s [9:0] $end
$var wire 1 4 push_0 $end
$var wire 1 3 push_0_s $end
$var wire 1 2 push_1 $end
$var wire 1 1 push_1_s $end
$var reg 1 ; classif $end
$var reg 1 : clk $end
$var reg 10 u in [9:0] $end
$var reg 1 0 reset $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 u
bx t
bx s
bx r
bx q
xp
xo
xn
xm
xl
xk
xj
xi
xh
xg
xf
xe
xd
xc
xb
xa
x`
x_
x^
x]
x\
0[
xZ
0Y
xX
0W
xV
0U
xT
0S
xR
0Q
xP
0O
xN
0M
xL
0K
xJ
0I
b0 H
bx G
xF
0E
bx D
b0 C
b0 B
bx A
bx @
1?
bx >
bx =
b0 <
0;
0:
b0 9
bx 8
bx 7
bx 6
bx 5
x4
x3
x2
x1
x0
z/
z.
x-
z,
z+
x*
z)
z(
x'
z&
z%
z$
z#
z"
z!
$end
#4000
0o
0m
0k
0i
0g
0e
0c
0a
0_
0]
b0 G
0F
00
#10000
b0 D
02
04
b0 6
b0 >
b0 s
b0 8
b0 =
b0 q
03
01
0J
0L
0N
0P
0R
0T
0V
0X
0Z
b0 7
b0 A
b0 r
0\
0^
0`
0b
0d
0f
0h
0j
0l
0n
b0 5
b0 @
b0 t
0p
1:
#20000
0:
#30000
1:
#40000
0:
#50000
1:
#60000
0:
#70000
1:
#80000
0:
#90000
1:
#100000
0:
#110000
1:
#120000
0:
#130000
1:
#134000
1F
10
#140000
0:
#150000
13
14
1:
#160000
0:
#170000
1:
#180000
0:
#190000
1:
#200000
0:
#210000
1:
#220000
0:
#230000
1:
#240000
0:
#250000
1S
1Q
1O
1M
1K
1I
1W
1U
b11111111 H
b11111111 C
b11111111 9
b11111111 <
b11111111 B
b11111111 u
1:
#260000
0:
#270000
1k
1i
0g
1e
1c
1a
0_
1]
b11011101 G
0F
b11011101 D
1E
0?
b11011101 9
b11011101 <
b11011101 B
b11011101 u
1;
1X
1V
1T
1R
1P
1N
1L
b11111111 7
b11111111 A
b11111111 r
1J
b11111111 8
b11111111 =
b11111111 q
1:
#280000
0:
#290000
0Q
0I
1S
1K
1k
1i
1e
1c
1a
1]
b11101110 H
b11011101 G
1F
b11101110 C
b11011101 D
0E
1?
12
04
b11011101 6
b11011101 >
b11011101 s
03
11
1^
1b
1d
1f
1j
b11011101 5
b11011101 @
b11011101 t
1l
b11101110 9
b11101110 <
b11101110 B
b11101110 u
0;
1:
#300000
0:
#310000
0g
0e
0_
0]
b11001100 G
0F
b11001100 D
1E
0?
b11001100 9
b11001100 <
b11001100 B
b11001100 u
1;
0R
b11101110 7
b11101110 A
b11101110 r
0J
01
13
02
14
b11101110 8
b11101110 =
b11101110 q
1:
#320000
0:
#330000
1Q
0M
1I
0U
1S
1K
0e
0]
b10111011 H
b11001100 G
1F
b10111011 C
b11001100 D
0E
1?
12
04
b11001100 6
b11001100 >
b11001100 s
03
11
0^
b11001100 5
b11001100 @
b11001100 t
0f
b10111011 9
b10111011 <
b10111011 B
b10111011 u
0;
1:
#340000
0:
#350000
0V
1R
0N
b10111011 7
b10111011 A
b10111011 r
1J
01
13
02
14
b10111011 8
b10111011 =
b10111011 q
1:
#360000
0:
#370000
0i
0g
1e
0a
0_
1]
b10011001 G
0F
b10011001 D
1E
0?
b10011001 9
b10011001 <
b10011001 B
b10011001 u
1;
1:
#380000
0:
#390000
0j
1f
0b
b10011001 5
b10011001 @
b10011001 t
1^
11
03
12
04
b10011001 6
b10011001 >
b10011001 s
1:
#400000
0:
#410000
0Q
0I
1S
1K
b10101010 H
1F
b10101010 C
0E
1?
b10101010 9
b10101010 <
b10101010 B
b10101010 u
0;
1:
#420000
0:
#430000
0R
b10101010 7
b10101010 A
b10101010 r
0J
01
13
02
14
b10101010 8
b10101010 =
b10101010 q
1:
#440000
0:
#450000
0g
0e
0_
0]
b10001000 G
0F
b10001000 D
1E
0?
b10001000 9
b10001000 <
b10001000 B
b10001000 u
1;
1:
#460000
0:
#470000
0f
b10001000 5
b10001000 @
b10001000 t
0^
11
03
12
04
b10001000 6
b10001000 >
b10001000 s
1:
#480000
0:
#490000
0k
1i
1g
1e
0c
1a
1_
1]
b1110111 G
b1110111 D
b1110111 9
b1110111 <
b1110111 B
b1110111 u
1:
#500000
0:
#510000
0l
1j
1h
1f
0d
1b
1`
b1110111 5
b1110111 @
b1110111 t
1^
b1110111 6
b1110111 >
b1110111 s
1:
#520000
0:
#530000
1:
#540000
0:
#550000
1:
