
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//tput_gcc_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004010f0 <.init>:
  4010f0:	stp	x29, x30, [sp, #-16]!
  4010f4:	mov	x29, sp
  4010f8:	bl	40185c <tigetstr@plt+0x44c>
  4010fc:	ldp	x29, x30, [sp], #16
  401100:	ret

Disassembly of section .plt:

0000000000401110 <strlen@plt-0x20>:
  401110:	stp	x16, x30, [sp, #-16]!
  401114:	adrp	x16, 413000 <tigetstr@plt+0x11bf0>
  401118:	ldr	x17, [x16, #4088]
  40111c:	add	x16, x16, #0xff8
  401120:	br	x17
  401124:	nop
  401128:	nop
  40112c:	nop

0000000000401130 <strlen@plt>:
  401130:	adrp	x16, 414000 <tigetstr@plt+0x12bf0>
  401134:	ldr	x17, [x16]
  401138:	add	x16, x16, #0x0
  40113c:	br	x17

0000000000401140 <fputs@plt>:
  401140:	adrp	x16, 414000 <tigetstr@plt+0x12bf0>
  401144:	ldr	x17, [x16, #8]
  401148:	add	x16, x16, #0x8
  40114c:	br	x17

0000000000401150 <exit@plt>:
  401150:	adrp	x16, 414000 <tigetstr@plt+0x12bf0>
  401154:	ldr	x17, [x16, #16]
  401158:	add	x16, x16, #0x10
  40115c:	br	x17

0000000000401160 <setupterm@plt>:
  401160:	adrp	x16, 414000 <tigetstr@plt+0x12bf0>
  401164:	ldr	x17, [x16, #24]
  401168:	add	x16, x16, #0x18
  40116c:	br	x17

0000000000401170 <tputs@plt>:
  401170:	adrp	x16, 414000 <tigetstr@plt+0x12bf0>
  401174:	ldr	x17, [x16, #32]
  401178:	add	x16, x16, #0x20
  40117c:	br	x17

0000000000401180 <putp@plt>:
  401180:	adrp	x16, 414000 <tigetstr@plt+0x12bf0>
  401184:	ldr	x17, [x16, #40]
  401188:	add	x16, x16, #0x28
  40118c:	br	x17

0000000000401190 <putc@plt>:
  401190:	adrp	x16, 414000 <tigetstr@plt+0x12bf0>
  401194:	ldr	x17, [x16, #48]
  401198:	add	x16, x16, #0x30
  40119c:	br	x17

00000000004011a0 <fputc@plt>:
  4011a0:	adrp	x16, 414000 <tigetstr@plt+0x12bf0>
  4011a4:	ldr	x17, [x16, #56]
  4011a8:	add	x16, x16, #0x38
  4011ac:	br	x17

00000000004011b0 <curses_version@plt>:
  4011b0:	adrp	x16, 414000 <tigetstr@plt+0x12bf0>
  4011b4:	ldr	x17, [x16, #64]
  4011b8:	add	x16, x16, #0x40
  4011bc:	br	x17

00000000004011c0 <tcgetattr@plt>:
  4011c0:	adrp	x16, 414000 <tigetstr@plt+0x12bf0>
  4011c4:	ldr	x17, [x16, #72]
  4011c8:	add	x16, x16, #0x48
  4011cc:	br	x17

00000000004011d0 <fileno@plt>:
  4011d0:	adrp	x16, 414000 <tigetstr@plt+0x12bf0>
  4011d4:	ldr	x17, [x16, #80]
  4011d8:	add	x16, x16, #0x50
  4011dc:	br	x17

00000000004011e0 <fclose@plt>:
  4011e0:	adrp	x16, 414000 <tigetstr@plt+0x12bf0>
  4011e4:	ldr	x17, [x16, #88]
  4011e8:	add	x16, x16, #0x58
  4011ec:	br	x17

00000000004011f0 <fopen@plt>:
  4011f0:	adrp	x16, 414000 <tigetstr@plt+0x12bf0>
  4011f4:	ldr	x17, [x16, #96]
  4011f8:	add	x16, x16, #0x60
  4011fc:	br	x17

0000000000401200 <open@plt>:
  401200:	adrp	x16, 414000 <tigetstr@plt+0x12bf0>
  401204:	ldr	x17, [x16, #104]
  401208:	add	x16, x16, #0x68
  40120c:	br	x17

0000000000401210 <tparm@plt>:
  401210:	adrp	x16, 414000 <tigetstr@plt+0x12bf0>
  401214:	ldr	x17, [x16, #112]
  401218:	add	x16, x16, #0x70
  40121c:	br	x17

0000000000401220 <strncmp@plt>:
  401220:	adrp	x16, 414000 <tigetstr@plt+0x12bf0>
  401224:	ldr	x17, [x16, #120]
  401228:	add	x16, x16, #0x78
  40122c:	br	x17

0000000000401230 <__libc_start_main@plt>:
  401230:	adrp	x16, 414000 <tigetstr@plt+0x12bf0>
  401234:	ldr	x17, [x16, #128]
  401238:	add	x16, x16, #0x80
  40123c:	br	x17

0000000000401240 <tigetflag@plt>:
  401240:	adrp	x16, 414000 <tigetstr@plt+0x12bf0>
  401244:	ldr	x17, [x16, #136]
  401248:	add	x16, x16, #0x88
  40124c:	br	x17

0000000000401250 <memset@plt>:
  401250:	adrp	x16, 414000 <tigetstr@plt+0x12bf0>
  401254:	ldr	x17, [x16, #144]
  401258:	add	x16, x16, #0x90
  40125c:	br	x17

0000000000401260 <_nc_tparm_analyze@plt>:
  401260:	adrp	x16, 414000 <tigetstr@plt+0x12bf0>
  401264:	ldr	x17, [x16, #152]
  401268:	add	x16, x16, #0x98
  40126c:	br	x17

0000000000401270 <getopt@plt>:
  401270:	adrp	x16, 414000 <tigetstr@plt+0x12bf0>
  401274:	ldr	x17, [x16, #160]
  401278:	add	x16, x16, #0xa0
  40127c:	br	x17

0000000000401280 <use_tioctl@plt>:
  401280:	adrp	x16, 414000 <tigetstr@plt+0x12bf0>
  401284:	ldr	x17, [x16, #168]
  401288:	add	x16, x16, #0xa8
  40128c:	br	x17

0000000000401290 <system@plt>:
  401290:	adrp	x16, 414000 <tigetstr@plt+0x12bf0>
  401294:	ldr	x17, [x16, #176]
  401298:	add	x16, x16, #0xb0
  40129c:	br	x17

00000000004012a0 <strerror@plt>:
  4012a0:	adrp	x16, 414000 <tigetstr@plt+0x12bf0>
  4012a4:	ldr	x17, [x16, #184]
  4012a8:	add	x16, x16, #0xb8
  4012ac:	br	x17

00000000004012b0 <__gmon_start__@plt>:
  4012b0:	adrp	x16, 414000 <tigetstr@plt+0x12bf0>
  4012b4:	ldr	x17, [x16, #192]
  4012b8:	add	x16, x16, #0xc0
  4012bc:	br	x17

00000000004012c0 <abort@plt>:
  4012c0:	adrp	x16, 414000 <tigetstr@plt+0x12bf0>
  4012c4:	ldr	x17, [x16, #200]
  4012c8:	add	x16, x16, #0xc8
  4012cc:	br	x17

00000000004012d0 <puts@plt>:
  4012d0:	adrp	x16, 414000 <tigetstr@plt+0x12bf0>
  4012d4:	ldr	x17, [x16, #208]
  4012d8:	add	x16, x16, #0xd0
  4012dc:	br	x17

00000000004012e0 <memcmp@plt>:
  4012e0:	adrp	x16, 414000 <tigetstr@plt+0x12bf0>
  4012e4:	ldr	x17, [x16, #216]
  4012e8:	add	x16, x16, #0xd8
  4012ec:	br	x17

00000000004012f0 <strcmp@plt>:
  4012f0:	adrp	x16, 414000 <tigetstr@plt+0x12bf0>
  4012f4:	ldr	x17, [x16, #224]
  4012f8:	add	x16, x16, #0xe0
  4012fc:	br	x17

0000000000401300 <__ctype_b_loc@plt>:
  401300:	adrp	x16, 414000 <tigetstr@plt+0x12bf0>
  401304:	ldr	x17, [x16, #232]
  401308:	add	x16, x16, #0xe8
  40130c:	br	x17

0000000000401310 <strtol@plt>:
  401310:	adrp	x16, 414000 <tigetstr@plt+0x12bf0>
  401314:	ldr	x17, [x16, #240]
  401318:	add	x16, x16, #0xf0
  40131c:	br	x17

0000000000401320 <fread@plt>:
  401320:	adrp	x16, 414000 <tigetstr@plt+0x12bf0>
  401324:	ldr	x17, [x16, #248]
  401328:	add	x16, x16, #0xf8
  40132c:	br	x17

0000000000401330 <longname@plt>:
  401330:	adrp	x16, 414000 <tigetstr@plt+0x12bf0>
  401334:	ldr	x17, [x16, #256]
  401338:	add	x16, x16, #0x100
  40133c:	br	x17

0000000000401340 <_nc_rootname@plt>:
  401340:	adrp	x16, 414000 <tigetstr@plt+0x12bf0>
  401344:	ldr	x17, [x16, #264]
  401348:	add	x16, x16, #0x108
  40134c:	br	x17

0000000000401350 <fwrite@plt>:
  401350:	adrp	x16, 414000 <tigetstr@plt+0x12bf0>
  401354:	ldr	x17, [x16, #272]
  401358:	add	x16, x16, #0x110
  40135c:	br	x17

0000000000401360 <fflush@plt>:
  401360:	adrp	x16, 414000 <tigetstr@plt+0x12bf0>
  401364:	ldr	x17, [x16, #280]
  401368:	add	x16, x16, #0x118
  40136c:	br	x17

0000000000401370 <tcsetattr@plt>:
  401370:	adrp	x16, 414000 <tigetstr@plt+0x12bf0>
  401374:	ldr	x17, [x16, #288]
  401378:	add	x16, x16, #0x120
  40137c:	br	x17

0000000000401380 <use_env@plt>:
  401380:	adrp	x16, 414000 <tigetstr@plt+0x12bf0>
  401384:	ldr	x17, [x16, #296]
  401388:	add	x16, x16, #0x128
  40138c:	br	x17

0000000000401390 <vfprintf@plt>:
  401390:	adrp	x16, 414000 <tigetstr@plt+0x12bf0>
  401394:	ldr	x17, [x16, #304]
  401398:	add	x16, x16, #0x130
  40139c:	br	x17

00000000004013a0 <printf@plt>:
  4013a0:	adrp	x16, 414000 <tigetstr@plt+0x12bf0>
  4013a4:	ldr	x17, [x16, #312]
  4013a8:	add	x16, x16, #0x138
  4013ac:	br	x17

00000000004013b0 <__errno_location@plt>:
  4013b0:	adrp	x16, 414000 <tigetstr@plt+0x12bf0>
  4013b4:	ldr	x17, [x16, #320]
  4013b8:	add	x16, x16, #0x140
  4013bc:	br	x17

00000000004013c0 <getenv@plt>:
  4013c0:	adrp	x16, 414000 <tigetstr@plt+0x12bf0>
  4013c4:	ldr	x17, [x16, #328]
  4013c8:	add	x16, x16, #0x148
  4013cc:	br	x17

00000000004013d0 <tigetnum@plt>:
  4013d0:	adrp	x16, 414000 <tigetstr@plt+0x12bf0>
  4013d4:	ldr	x17, [x16, #336]
  4013d8:	add	x16, x16, #0x150
  4013dc:	br	x17

00000000004013e0 <fprintf@plt>:
  4013e0:	adrp	x16, 414000 <tigetstr@plt+0x12bf0>
  4013e4:	ldr	x17, [x16, #344]
  4013e8:	add	x16, x16, #0x158
  4013ec:	br	x17

00000000004013f0 <fgets@plt>:
  4013f0:	adrp	x16, 414000 <tigetstr@plt+0x12bf0>
  4013f4:	ldr	x17, [x16, #352]
  4013f8:	add	x16, x16, #0x160
  4013fc:	br	x17

0000000000401400 <ioctl@plt>:
  401400:	adrp	x16, 414000 <tigetstr@plt+0x12bf0>
  401404:	ldr	x17, [x16, #360]
  401408:	add	x16, x16, #0x168
  40140c:	br	x17

0000000000401410 <tigetstr@plt>:
  401410:	adrp	x16, 414000 <tigetstr@plt+0x12bf0>
  401414:	ldr	x17, [x16, #368]
  401418:	add	x16, x16, #0x170
  40141c:	br	x17

Disassembly of section .text:

0000000000401420 <.text>:
  401420:	mov	x12, #0x2150                	// #8528
  401424:	sub	sp, sp, x12
  401428:	stp	x29, x30, [sp]
  40142c:	mov	x29, sp
  401430:	stp	x19, x20, [sp, #16]
  401434:	mov	w20, w0
  401438:	mov	x19, x1
  40143c:	ldr	x0, [x1]
  401440:	mov	w1, #0x1                   	// #1
  401444:	stp	x21, x22, [sp, #32]
  401448:	adrp	x21, 414000 <tigetstr@plt+0x12bf0>
  40144c:	add	x21, x21, #0x188
  401450:	stp	x23, x24, [sp, #48]
  401454:	adrp	x23, 414000 <tigetstr@plt+0x12bf0>
  401458:	add	x22, x23, #0x1b0
  40145c:	stp	x25, x26, [sp, #64]
  401460:	adrp	x26, 403000 <tigetstr@plt+0x1bf0>
  401464:	adrp	x25, 403000 <tigetstr@plt+0x1bf0>
  401468:	stp	x27, x28, [sp, #80]
  40146c:	mov	w24, #0x0                   	// #0
  401470:	str	w1, [sp, #104]
  401474:	bl	401340 <_nc_rootname@plt>
  401478:	add	x1, x26, #0x378
  40147c:	mov	x27, x0
  401480:	bl	402ff8 <tigetstr@plt+0x1be8>
  401484:	mov	w3, w0
  401488:	tst	w0, #0xff
  40148c:	add	x1, x25, #0x380
  401490:	csel	x28, x21, x27, ne  // ne = any
  401494:	mov	x0, x27
  401498:	strb	w3, [x22, #8]
  40149c:	bl	402ff8 <tigetstr@plt+0x1be8>
  4014a0:	mov	w3, w0
  4014a4:	tst	w0, #0xff
  4014a8:	add	x1, x21, #0x8
  4014ac:	csel	x28, x1, x28, ne  // ne = any
  4014b0:	adrp	x1, 403000 <tigetstr@plt+0x1bf0>
  4014b4:	add	x1, x1, #0x340
  4014b8:	mov	x0, x27
  4014bc:	strb	w3, [x22, #9]
  4014c0:	bl	402ff8 <tigetstr@plt+0x1be8>
  4014c4:	mov	w1, w0
  4014c8:	tst	w0, #0xff
  4014cc:	strb	w1, [x22, #10]
  4014d0:	adrp	x22, 413000 <tigetstr@plt+0x11bf0>
  4014d4:	add	x21, x21, #0x10
  4014d8:	adrp	x0, 403000 <tigetstr@plt+0x1bf0>
  4014dc:	csel	x28, x21, x28, ne  // ne = any
  4014e0:	add	x0, x0, #0x388
  4014e4:	str	x28, [x23, #432]
  4014e8:	bl	4013c0 <getenv@plt>
  4014ec:	ldr	x22, [x22, #4016]
  4014f0:	adrp	x28, 403000 <tigetstr@plt+0x1bf0>
  4014f4:	mov	x21, x0
  4014f8:	add	x28, x28, #0x390
  4014fc:	mov	x2, x28
  401500:	mov	x1, x19
  401504:	mov	w0, w20
  401508:	bl	401270 <getopt@plt>
  40150c:	cmn	w0, #0x1
  401510:	b.eq	401574 <tigetstr@plt+0x164>  // b.none
  401514:	cmp	w0, #0x56
  401518:	b.eq	401564 <tigetstr@plt+0x154>  // b.none
  40151c:	b.gt	401548 <tigetstr@plt+0x138>
  401520:	cmp	w0, #0x53
  401524:	b.eq	401558 <tigetstr@plt+0x148>  // b.none
  401528:	cmp	w0, #0x54
  40152c:	b.ne	401560 <tigetstr@plt+0x150>  // b.any
  401530:	mov	w0, #0x0                   	// #0
  401534:	bl	401380 <use_env@plt>
  401538:	mov	w0, #0x1                   	// #1
  40153c:	bl	401280 <use_tioctl@plt>
  401540:	ldr	x21, [x22]
  401544:	b	4014fc <tigetstr@plt+0xec>
  401548:	cmp	w0, #0x78
  40154c:	b.ne	401560 <tigetstr@plt+0x150>  // b.any
  401550:	mov	w24, #0x1                   	// #1
  401554:	b	4014fc <tigetstr@plt+0xec>
  401558:	str	wzr, [sp, #104]
  40155c:	b	4014fc <tigetstr@plt+0xec>
  401560:	bl	4019d8 <tigetstr@plt+0x5c8>
  401564:	bl	4011b0 <curses_version@plt>
  401568:	bl	4012d0 <puts@plt>
  40156c:	mov	w0, #0x0                   	// #0
  401570:	bl	401150 <exit@plt>
  401574:	add	x0, x23, #0x1b0
  401578:	ldrb	w28, [x0, #10]
  40157c:	ldrb	w1, [x0, #9]
  401580:	cbz	w28, 4015fc <tigetstr@plt+0x1ec>
  401584:	cbnz	w1, 401648 <tigetstr@plt+0x238>
  401588:	ldrb	w1, [x0, #8]
  40158c:	cbnz	w1, 401648 <tigetstr@plt+0x238>
  401590:	adrp	x2, 413000 <tigetstr@plt+0x11bf0>
  401594:	mov	w4, #0x1                   	// #1
  401598:	ldr	x3, [x2, #4024]
  40159c:	ldr	w22, [x3]
  4015a0:	cmp	w20, w22
  4015a4:	b.le	4017e0 <tigetstr@plt+0x3d0>
  4015a8:	ldr	x3, [x19, w22, sxtw #3]
  4015ac:	add	x1, x25, #0x380
  4015b0:	str	w4, [sp, #108]
  4015b4:	sxtw	x25, w22
  4015b8:	mov	x0, x3
  4015bc:	stp	x2, x3, [sp, #112]
  4015c0:	bl	4012f0 <strcmp@plt>
  4015c4:	ldr	w4, [sp, #108]
  4015c8:	ldr	x2, [sp, #112]
  4015cc:	cbz	w0, 4017ac <tigetstr@plt+0x39c>
  4015d0:	ldr	x3, [sp, #120]
  4015d4:	add	x1, x26, #0x378
  4015d8:	str	w4, [sp, #108]
  4015dc:	mov	x0, x3
  4015e0:	bl	4012f0 <strcmp@plt>
  4015e4:	ldr	w4, [sp, #108]
  4015e8:	ldr	x2, [sp, #112]
  4015ec:	cbz	w0, 4017ac <tigetstr@plt+0x39c>
  4015f0:	cbnz	w4, 4017ec <tigetstr@plt+0x3dc>
  4015f4:	mov	w1, #0x0                   	// #0
  4015f8:	b	401624 <tigetstr@plt+0x214>
  4015fc:	cbnz	w1, 401648 <tigetstr@plt+0x238>
  401600:	ldrb	w28, [x0, #8]
  401604:	cbnz	w28, 401648 <tigetstr@plt+0x238>
  401608:	adrp	x2, 413000 <tigetstr@plt+0x11bf0>
  40160c:	ldr	x0, [x2, #4024]
  401610:	ldr	w22, [x0]
  401614:	cmp	w20, w22
  401618:	b.gt	401804 <tigetstr@plt+0x3f4>
  40161c:	sxtw	x25, w22
  401620:	mov	w1, #0x0                   	// #0
  401624:	sub	w20, w20, w22
  401628:	add	x19, x19, x25, lsl #3
  40162c:	cbz	x21, 401638 <tigetstr@plt+0x228>
  401630:	ldrb	w0, [x21]
  401634:	cbnz	w0, 401680 <tigetstr@plt+0x270>
  401638:	adrp	x1, 403000 <tigetstr@plt+0x1bf0>
  40163c:	mov	w0, #0x2                   	// #2
  401640:	add	x1, x1, #0x398
  401644:	bl	401918 <tigetstr@plt+0x508>
  401648:	adrp	x1, 413000 <tigetstr@plt+0x11bf0>
  40164c:	ldr	x1, [x1, #4024]
  401650:	ldr	w2, [x1]
  401654:	sub	w0, w2, #0x1
  401658:	str	w0, [x1]
  40165c:	cmp	w2, w20
  401660:	mov	w1, #0x1                   	// #1
  401664:	mov	w28, w1
  401668:	b.ge	401674 <tigetstr@plt+0x264>  // b.tcont
  40166c:	sub	w20, w20, w0
  401670:	add	x19, x19, w0, sxtw #3
  401674:	ldr	x0, [x23, #432]
  401678:	str	x0, [x19]
  40167c:	b	40162c <tigetstr@plt+0x21c>
  401680:	add	x23, sp, #0x90
  401684:	mov	x0, x23
  401688:	bl	403090 <tigetstr@plt+0x1c80>
  40168c:	mov	w22, w0
  401690:	add	x2, sp, #0x8c
  401694:	mov	x0, x21
  401698:	mov	w1, w22
  40169c:	bl	401160 <setupterm@plt>
  4016a0:	cbz	w0, 4016b0 <tigetstr@plt+0x2a0>
  4016a4:	ldr	w0, [sp, #140]
  4016a8:	cmp	w0, #0x0
  4016ac:	b.le	4017b8 <tigetstr@plt+0x3a8>
  4016b0:	ldr	w0, [sp, #104]
  4016b4:	cbz	w0, 4016e8 <tigetstr@plt+0x2d8>
  4016b8:	cmp	w20, #0x0
  4016bc:	eor	w28, w28, #0x1
  4016c0:	cset	w0, le
  4016c4:	tst	w0, w28
  4016c8:	b.ne	401560 <tigetstr@plt+0x150>  // b.any
  4016cc:	mov	x4, x19
  4016d0:	mov	w3, w20
  4016d4:	mov	w2, w24
  4016d8:	mov	x1, x23
  4016dc:	mov	w0, w22
  4016e0:	bl	401a28 <tigetstr@plt+0x618>
  4016e4:	bl	401150 <exit@plt>
  4016e8:	adrp	x20, 413000 <tigetstr@plt+0x11bf0>
  4016ec:	add	x26, sp, #0x150
  4016f0:	add	x27, sp, #0xd0
  4016f4:	mov	w21, #0x0                   	// #0
  4016f8:	ldr	x20, [x20, #4040]
  4016fc:	mov	w25, #0x4                   	// #4
  401700:	ldr	x2, [x20]
  401704:	mov	x0, x26
  401708:	mov	w1, #0x2000                	// #8192
  40170c:	bl	4013f0 <fgets@plt>
  401710:	cbz	x0, 4017a4 <tigetstr@plt+0x394>
  401714:	ldrb	w19, [sp, #336]
  401718:	cbz	w19, 401700 <tigetstr@plt+0x2f0>
  40171c:	bl	401300 <__ctype_b_loc@plt>
  401720:	mov	x1, x26
  401724:	mov	w3, #0x0                   	// #0
  401728:	ldr	x2, [x0]
  40172c:	b	40173c <tigetstr@plt+0x32c>
  401730:	strb	wzr, [x1]
  401734:	ldrb	w19, [x1, #1]!
  401738:	cbz	w19, 401798 <tigetstr@plt+0x388>
  40173c:	ubfiz	x19, x19, #1, #8
  401740:	ldrh	w0, [x2, x19]
  401744:	tbnz	w0, #13, 401730 <tigetstr@plt+0x320>
  401748:	cmp	x1, x26
  40174c:	b.eq	401758 <tigetstr@plt+0x348>  // b.none
  401750:	ldurb	w0, [x1, #-1]
  401754:	cbnz	w0, 401734 <tigetstr@plt+0x324>
  401758:	str	x1, [x27, w3, sxtw #3]
  40175c:	add	w0, w3, #0x1
  401760:	mov	w3, w0
  401764:	cmp	w0, #0xe
  401768:	b.le	401734 <tigetstr@plt+0x324>
  40176c:	str	xzr, [x27, w0, sxtw #3]
  401770:	mov	x4, x27
  401774:	mov	w2, w24
  401778:	mov	x1, x23
  40177c:	mov	w0, w22
  401780:	bl	401a28 <tigetstr@plt+0x618>
  401784:	cbz	w0, 401700 <tigetstr@plt+0x2f0>
  401788:	cmp	w21, #0x0
  40178c:	csel	w21, w21, w25, ne  // ne = any
  401790:	add	w21, w21, #0x1
  401794:	b	401700 <tigetstr@plt+0x2f0>
  401798:	str	xzr, [x27, w3, sxtw #3]
  40179c:	cbz	w3, 401700 <tigetstr@plt+0x2f0>
  4017a0:	b	401770 <tigetstr@plt+0x360>
  4017a4:	mov	w0, w21
  4017a8:	bl	401150 <exit@plt>
  4017ac:	cbnz	w4, 4017cc <tigetstr@plt+0x3bc>
  4017b0:	mov	w1, #0x1                   	// #1
  4017b4:	b	401624 <tigetstr@plt+0x214>
  4017b8:	adrp	x1, 403000 <tigetstr@plt+0x1bf0>
  4017bc:	mov	x2, x21
  4017c0:	add	x1, x1, #0x3c0
  4017c4:	mov	w0, #0x3                   	// #3
  4017c8:	bl	401918 <tigetstr@plt+0x508>
  4017cc:	ldr	x2, [x2, #4024]
  4017d0:	sub	w0, w22, #0x1
  4017d4:	mov	w1, #0x1                   	// #1
  4017d8:	str	w0, [x2]
  4017dc:	b	40166c <tigetstr@plt+0x25c>
  4017e0:	sub	w0, w22, #0x1
  4017e4:	str	w0, [x3]
  4017e8:	b	401674 <tigetstr@plt+0x264>
  4017ec:	ldr	x2, [x2, #4024]
  4017f0:	mov	w1, #0x0                   	// #0
  4017f4:	ldr	w0, [x2]
  4017f8:	sub	w0, w0, #0x1
  4017fc:	str	w0, [x2]
  401800:	b	40166c <tigetstr@plt+0x25c>
  401804:	mov	w4, #0x0                   	// #0
  401808:	b	4015a8 <tigetstr@plt+0x198>
  40180c:	mov	x29, #0x0                   	// #0
  401810:	mov	x30, #0x0                   	// #0
  401814:	mov	x5, x0
  401818:	ldr	x1, [sp]
  40181c:	add	x2, sp, #0x8
  401820:	mov	x6, sp
  401824:	movz	x0, #0x0, lsl #48
  401828:	movk	x0, #0x0, lsl #32
  40182c:	movk	x0, #0x40, lsl #16
  401830:	movk	x0, #0x1420
  401834:	movz	x3, #0x0, lsl #48
  401838:	movk	x3, #0x0, lsl #32
  40183c:	movk	x3, #0x40, lsl #16
  401840:	movk	x3, #0x3250
  401844:	movz	x4, #0x0, lsl #48
  401848:	movk	x4, #0x0, lsl #32
  40184c:	movk	x4, #0x40, lsl #16
  401850:	movk	x4, #0x32d0
  401854:	bl	401230 <__libc_start_main@plt>
  401858:	bl	4012c0 <abort@plt>
  40185c:	adrp	x0, 413000 <tigetstr@plt+0x11bf0>
  401860:	ldr	x0, [x0, #4048]
  401864:	cbz	x0, 40186c <tigetstr@plt+0x45c>
  401868:	b	4012b0 <__gmon_start__@plt>
  40186c:	ret
  401870:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  401874:	add	x0, x0, #0x1a8
  401878:	adrp	x1, 414000 <tigetstr@plt+0x12bf0>
  40187c:	add	x1, x1, #0x1a8
  401880:	cmp	x1, x0
  401884:	b.eq	40189c <tigetstr@plt+0x48c>  // b.none
  401888:	adrp	x1, 403000 <tigetstr@plt+0x1bf0>
  40188c:	ldr	x1, [x1, #760]
  401890:	cbz	x1, 40189c <tigetstr@plt+0x48c>
  401894:	mov	x16, x1
  401898:	br	x16
  40189c:	ret
  4018a0:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  4018a4:	add	x0, x0, #0x1a8
  4018a8:	adrp	x1, 414000 <tigetstr@plt+0x12bf0>
  4018ac:	add	x1, x1, #0x1a8
  4018b0:	sub	x1, x1, x0
  4018b4:	lsr	x2, x1, #63
  4018b8:	add	x1, x2, x1, asr #3
  4018bc:	cmp	xzr, x1, asr #1
  4018c0:	asr	x1, x1, #1
  4018c4:	b.eq	4018dc <tigetstr@plt+0x4cc>  // b.none
  4018c8:	adrp	x2, 403000 <tigetstr@plt+0x1bf0>
  4018cc:	ldr	x2, [x2, #768]
  4018d0:	cbz	x2, 4018dc <tigetstr@plt+0x4cc>
  4018d4:	mov	x16, x2
  4018d8:	br	x16
  4018dc:	ret
  4018e0:	stp	x29, x30, [sp, #-32]!
  4018e4:	mov	x29, sp
  4018e8:	str	x19, [sp, #16]
  4018ec:	adrp	x19, 414000 <tigetstr@plt+0x12bf0>
  4018f0:	ldrb	w0, [x19, #424]
  4018f4:	cbnz	w0, 401904 <tigetstr@plt+0x4f4>
  4018f8:	bl	401870 <tigetstr@plt+0x460>
  4018fc:	mov	w0, #0x1                   	// #1
  401900:	strb	w0, [x19, #424]
  401904:	ldr	x19, [sp, #16]
  401908:	ldp	x29, x30, [sp], #32
  40190c:	ret
  401910:	b	4018a0 <tigetstr@plt+0x490>
  401914:	nop
  401918:	stp	x29, x30, [sp, #-288]!
  40191c:	adrp	x8, 414000 <tigetstr@plt+0x12bf0>
  401920:	mov	w9, #0xffffffd0            	// #-48
  401924:	mov	x29, sp
  401928:	stp	x19, x20, [sp, #16]
  40192c:	adrp	x19, 413000 <tigetstr@plt+0x11bf0>
  401930:	mov	w20, w0
  401934:	ldr	x19, [x19, #4008]
  401938:	str	x2, [sp, #240]
  40193c:	ldr	x2, [x8, #432]
  401940:	add	x10, sp, #0xf0
  401944:	ldr	x0, [x19]
  401948:	stp	x3, x4, [sp, #248]
  40194c:	add	x3, sp, #0x120
  401950:	mov	w8, #0xffffff80            	// #-128
  401954:	str	x21, [sp, #32]
  401958:	mov	x21, x1
  40195c:	adrp	x1, 403000 <tigetstr@plt+0x1bf0>
  401960:	add	x1, x1, #0x308
  401964:	stp	x3, x3, [sp, #80]
  401968:	str	x10, [sp, #96]
  40196c:	str	w9, [sp, #104]
  401970:	str	w8, [sp, #108]
  401974:	str	q0, [sp, #112]
  401978:	str	q1, [sp, #128]
  40197c:	str	q2, [sp, #144]
  401980:	str	q3, [sp, #160]
  401984:	str	q4, [sp, #176]
  401988:	str	q5, [sp, #192]
  40198c:	str	q6, [sp, #208]
  401990:	str	q7, [sp, #224]
  401994:	stp	x5, x6, [sp, #264]
  401998:	str	x7, [sp, #280]
  40199c:	bl	4013e0 <fprintf@plt>
  4019a0:	ldp	x6, x7, [sp, #80]
  4019a4:	mov	x1, x21
  4019a8:	ldp	x4, x5, [sp, #96]
  4019ac:	add	x2, sp, #0x30
  4019b0:	ldr	x0, [x19]
  4019b4:	stp	x6, x7, [sp, #48]
  4019b8:	stp	x4, x5, [sp, #64]
  4019bc:	bl	401390 <vfprintf@plt>
  4019c0:	ldr	x1, [x19]
  4019c4:	mov	w0, #0xa                   	// #10
  4019c8:	bl	4011a0 <fputc@plt>
  4019cc:	mov	w0, w20
  4019d0:	bl	401150 <exit@plt>
  4019d4:	nop
  4019d8:	stp	x29, x30, [sp, #-32]!
  4019dc:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  4019e0:	adrp	x1, 403000 <tigetstr@plt+0x1bf0>
  4019e4:	mov	x29, sp
  4019e8:	str	x19, [sp, #16]
  4019ec:	adrp	x19, 413000 <tigetstr@plt+0x11bf0>
  4019f0:	ldr	x2, [x0, #432]
  4019f4:	add	x1, x1, #0x310
  4019f8:	ldr	x19, [x19, #4008]
  4019fc:	ldr	x0, [x19]
  401a00:	bl	4013e0 <fprintf@plt>
  401a04:	ldr	x3, [x19]
  401a08:	mov	x2, #0x176                 	// #374
  401a0c:	mov	x1, #0x1                   	// #1
  401a10:	adrp	x0, 403000 <tigetstr@plt+0x1bf0>
  401a14:	add	x0, x0, #0x3e0
  401a18:	bl	401350 <fwrite@plt>
  401a1c:	mov	w0, #0x2                   	// #2
  401a20:	bl	401150 <exit@plt>
  401a24:	nop
  401a28:	sub	sp, sp, #0x160
  401a2c:	stp	x29, x30, [sp, #16]
  401a30:	add	x29, sp, #0x10
  401a34:	stp	x27, x28, [sp, #96]
  401a38:	ldr	x27, [x4]
  401a3c:	stp	x19, x20, [sp, #32]
  401a40:	adrp	x19, 414000 <tigetstr@plt+0x12bf0>
  401a44:	add	x19, x19, #0x188
  401a48:	adrp	x20, 414000 <tigetstr@plt+0x12bf0>
  401a4c:	add	x20, x20, #0x1b0
  401a50:	stp	x21, x22, [sp, #48]
  401a54:	mov	x22, x1
  401a58:	mov	x1, x19
  401a5c:	stp	x23, x24, [sp, #64]
  401a60:	mov	x24, x4
  401a64:	mov	w23, w0
  401a68:	mov	x0, x27
  401a6c:	stp	x25, x26, [sp, #80]
  401a70:	mov	w25, w3
  401a74:	and	w26, w2, #0xff
  401a78:	bl	402ff8 <tigetstr@plt+0x1be8>
  401a7c:	mov	w2, w0
  401a80:	tst	w0, #0xff
  401a84:	add	x28, x19, #0x8
  401a88:	csel	x21, x27, x19, eq  // eq = none
  401a8c:	mov	x1, x28
  401a90:	mov	x0, x27
  401a94:	strb	w2, [x20, #8]
  401a98:	bl	402ff8 <tigetstr@plt+0x1be8>
  401a9c:	mov	w2, w0
  401aa0:	tst	w2, #0xff
  401aa4:	add	x19, x19, #0x10
  401aa8:	csel	x21, x21, x28, eq  // eq = none
  401aac:	mov	x1, x19
  401ab0:	mov	x0, x27
  401ab4:	strb	w2, [x20, #9]
  401ab8:	bl	402ff8 <tigetstr@plt+0x1be8>
  401abc:	strb	w0, [x20, #10]
  401ac0:	ldrb	w1, [x20, #9]
  401ac4:	tst	w0, #0xff
  401ac8:	csel	x21, x21, x19, eq  // eq = none
  401acc:	cbnz	w1, 401bbc <tigetstr@plt+0x7ac>
  401ad0:	ldrb	w0, [x20, #8]
  401ad4:	cbnz	w0, 401b20 <tigetstr@plt+0x710>
  401ad8:	mov	x0, x21
  401adc:	adrp	x1, 403000 <tigetstr@plt+0x1bf0>
  401ae0:	add	x1, x1, #0x330
  401ae4:	bl	4012f0 <strcmp@plt>
  401ae8:	mov	w19, w0
  401aec:	cbz	w0, 401dc8 <tigetstr@plt+0x9b8>
  401af0:	adrp	x1, 403000 <tigetstr@plt+0x1bf0>
  401af4:	mov	x0, x21
  401af8:	add	x1, x1, #0x340
  401afc:	bl	4012f0 <strcmp@plt>
  401b00:	cbz	w0, 401db0 <tigetstr@plt+0x9a0>
  401b04:	mov	x0, x21
  401b08:	bl	401240 <tigetflag@plt>
  401b0c:	cmn	w0, #0x1
  401b10:	b.eq	401be4 <tigetstr@plt+0x7d4>  // b.none
  401b14:	cmp	w0, #0x0
  401b18:	cset	w19, eq  // eq = none
  401b1c:	b	401b98 <tigetstr@plt+0x788>
  401b20:	adrp	x0, 413000 <tigetstr@plt+0x11bf0>
  401b24:	mov	w2, #0x1                   	// #1
  401b28:	mov	w1, #0x0                   	// #0
  401b2c:	ldr	x0, [x0, #4032]
  401b30:	ldr	x0, [x0]
  401b34:	bl	4029c8 <tigetstr@plt+0x15b8>
  401b38:	adrp	x1, 413000 <tigetstr@plt+0x11bf0>
  401b3c:	mov	w0, w23
  401b40:	add	x19, sp, #0x110
  401b44:	ldr	x1, [x1, #4064]
  401b48:	ldr	x1, [x1]
  401b4c:	ldr	x2, [x1, #24]
  401b50:	add	x1, x2, #0x4
  401b54:	bl	402d68 <tigetstr@plt+0x1958>
  401b58:	mov	w3, #0xffffffff            	// #-1
  401b5c:	mov	w1, w3
  401b60:	mov	w2, w3
  401b64:	mov	x0, x22
  401b68:	bl	4021c0 <tigetstr@plt+0xdb0>
  401b6c:	mov	x0, x22
  401b70:	bl	4022b0 <tigetstr@plt+0xea0>
  401b74:	mov	w0, w23
  401b78:	mov	x1, x19
  401b7c:	bl	402328 <tigetstr@plt+0xf18>
  401b80:	tst	w0, #0xff
  401b84:	b.ne	401da8 <tigetstr@plt+0x998>  // b.any
  401b88:	mov	x0, x19
  401b8c:	mov	x1, x22
  401b90:	mov	w19, #0x0                   	// #0
  401b94:	bl	403200 <tigetstr@plt+0x1df0>
  401b98:	mov	w0, w19
  401b9c:	ldp	x29, x30, [sp, #16]
  401ba0:	ldp	x19, x20, [sp, #32]
  401ba4:	ldp	x21, x22, [sp, #48]
  401ba8:	ldp	x23, x24, [sp, #64]
  401bac:	ldp	x25, x26, [sp, #80]
  401bb0:	ldp	x27, x28, [sp, #96]
  401bb4:	add	sp, sp, #0x160
  401bb8:	ret
  401bbc:	adrp	x0, 413000 <tigetstr@plt+0x11bf0>
  401bc0:	mov	w2, #0x0                   	// #0
  401bc4:	mov	w1, #0x1                   	// #1
  401bc8:	ldr	x0, [x0, #4032]
  401bcc:	ldr	x0, [x0]
  401bd0:	bl	4029c8 <tigetstr@plt+0x15b8>
  401bd4:	mov	x1, x22
  401bd8:	mov	w0, w23
  401bdc:	bl	402080 <tigetstr@plt+0xc70>
  401be0:	b	401b38 <tigetstr@plt+0x728>
  401be4:	mov	x0, x21
  401be8:	bl	4013d0 <tigetnum@plt>
  401bec:	cmn	w0, #0x2
  401bf0:	b.ne	401de0 <tigetstr@plt+0x9d0>  // b.any
  401bf4:	mov	x0, x21
  401bf8:	bl	401410 <tigetstr@plt>
  401bfc:	mov	x27, x0
  401c00:	cmn	x0, #0x1
  401c04:	b.eq	401e30 <tigetstr@plt+0xa20>  // b.none
  401c08:	sub	x0, x0, #0x1
  401c0c:	mov	w19, #0x1                   	// #1
  401c10:	cmn	x0, #0x3
  401c14:	b.hi	401b98 <tigetstr@plt+0x788>  // b.pmore
  401c18:	cmp	w25, w19
  401c1c:	b.le	401d98 <tigetstr@plt+0x988>
  401c20:	add	x22, sp, #0xc0
  401c24:	sub	x24, x24, #0x8
  401c28:	mov	x26, x22
  401c2c:	add	x19, sp, #0x110
  401c30:	add	x23, sp, #0x78
  401c34:	mov	x20, #0x2                   	// #2
  401c38:	add	x3, x19, x20, lsl #3
  401c3c:	mov	x1, x23
  401c40:	ldr	x0, [x24, x20, lsl #3]
  401c44:	mov	w2, #0x0                   	// #0
  401c48:	stur	x0, [x3, #-8]
  401c4c:	str	xzr, [sp, #120]
  401c50:	bl	401310 <strtol@plt>
  401c54:	str	x0, [x26, #8]
  401c58:	ldr	x1, [sp, #120]
  401c5c:	cbz	x1, 401df8 <tigetstr@plt+0x9e8>
  401c60:	ldrb	w0, [x1]
  401c64:	cbnz	w0, 401df8 <tigetstr@plt+0x9e8>
  401c68:	mov	w0, w20
  401c6c:	cmp	w25, w20
  401c70:	add	x26, x26, #0x8
  401c74:	add	x20, x20, #0x1
  401c78:	ccmp	w0, #0x8, #0x0, gt
  401c7c:	b.le	401c38 <tigetstr@plt+0x828>
  401c80:	cmp	w25, #0x9
  401c84:	b.gt	401cbc <tigetstr@plt+0x8ac>
  401c88:	mov	w20, #0x9                   	// #9
  401c8c:	sub	w20, w20, w25
  401c90:	add	x20, x20, #0x1
  401c94:	sbfiz	x25, x25, #3, #32
  401c98:	mov	w1, #0x0                   	// #0
  401c9c:	add	x0, x22, x25
  401ca0:	lsl	x20, x20, #3
  401ca4:	mov	x2, x20
  401ca8:	bl	401250 <memset@plt>
  401cac:	mov	x2, x20
  401cb0:	add	x0, x19, x25
  401cb4:	mov	w1, #0x0                   	// #0
  401cb8:	bl	401250 <memset@plt>
  401cbc:	mov	x0, x21
  401cc0:	bl	402df8 <tigetstr@plt+0x19e8>
  401cc4:	cmp	w0, #0x1
  401cc8:	b.eq	401e18 <tigetstr@plt+0xa08>  // b.none
  401ccc:	cmp	w0, #0x2
  401cd0:	b.eq	401e00 <tigetstr@plt+0x9f0>  // b.none
  401cd4:	mov	x1, x23
  401cd8:	add	x2, sp, #0x74
  401cdc:	mov	x0, x27
  401ce0:	bl	401260 <_nc_tparm_analyze@plt>
  401ce4:	ldp	x1, x3, [sp, #120]
  401ce8:	mov	x0, x27
  401cec:	ldp	x4, x5, [sp, #136]
  401cf0:	ldr	x2, [sp, #280]
  401cf4:	cmp	x1, #0x0
  401cf8:	ldr	x1, [sp, #200]
  401cfc:	ldp	x6, x7, [sp, #152]
  401d00:	csel	x1, x2, x1, ne  // ne = any
  401d04:	cmp	x3, #0x0
  401d08:	ldr	x2, [sp, #208]
  401d0c:	ldr	x3, [sp, #288]
  401d10:	ldp	x9, x8, [sp, #168]
  401d14:	csel	x2, x3, x2, ne  // ne = any
  401d18:	cmp	x4, #0x0
  401d1c:	ldr	x3, [sp, #216]
  401d20:	ldr	x4, [sp, #296]
  401d24:	ldr	x10, [sp, #336]
  401d28:	csel	x3, x4, x3, ne  // ne = any
  401d2c:	cmp	x5, #0x0
  401d30:	ldr	x4, [sp, #224]
  401d34:	ldr	x5, [sp, #304]
  401d38:	ldr	x11, [sp, #184]
  401d3c:	csel	x4, x5, x4, ne  // ne = any
  401d40:	cmp	x6, #0x0
  401d44:	ldr	x5, [sp, #232]
  401d48:	ldr	x6, [sp, #312]
  401d4c:	csel	x5, x6, x5, ne  // ne = any
  401d50:	cmp	x7, #0x0
  401d54:	ldr	x6, [sp, #240]
  401d58:	ldr	x7, [sp, #320]
  401d5c:	csel	x6, x7, x6, ne  // ne = any
  401d60:	cmp	x9, #0x0
  401d64:	ldr	x7, [sp, #248]
  401d68:	ldr	x9, [sp, #328]
  401d6c:	csel	x7, x9, x7, ne  // ne = any
  401d70:	cmp	x8, #0x0
  401d74:	ldp	x9, x8, [sp, #256]
  401d78:	csel	x9, x10, x9, ne  // ne = any
  401d7c:	cmp	x11, #0x0
  401d80:	ldr	x10, [sp, #344]
  401d84:	csel	x8, x10, x8, ne  // ne = any
  401d88:	stp	x9, x8, [sp]
  401d8c:	bl	401210 <tparm@plt>
  401d90:	mov	x27, x0
  401d94:	nop
  401d98:	mov	x0, x27
  401d9c:	mov	w19, #0x0                   	// #0
  401da0:	bl	401180 <putp@plt>
  401da4:	b	401b98 <tigetstr@plt+0x788>
  401da8:	bl	4029e0 <tigetstr@plt+0x15d0>
  401dac:	b	401b88 <tigetstr@plt+0x778>
  401db0:	mov	w0, w26
  401db4:	bl	401e58 <tigetstr@plt+0xa48>
  401db8:	cmn	w0, #0x1
  401dbc:	mov	w19, #0x2                   	// #2
  401dc0:	csel	w19, wzr, w19, ne  // ne = any
  401dc4:	b	401b98 <tigetstr@plt+0x788>
  401dc8:	bl	401330 <longname@plt>
  401dcc:	adrp	x1, 413000 <tigetstr@plt+0x11bf0>
  401dd0:	ldr	x1, [x1, #4032]
  401dd4:	ldr	x1, [x1]
  401dd8:	bl	401140 <fputs@plt>
  401ddc:	b	401b98 <tigetstr@plt+0x788>
  401de0:	mov	w1, w0
  401de4:	mov	w19, #0x0                   	// #0
  401de8:	adrp	x0, 403000 <tigetstr@plt+0x1bf0>
  401dec:	add	x0, x0, #0x348
  401df0:	bl	4013a0 <printf@plt>
  401df4:	b	401b98 <tigetstr@plt+0x788>
  401df8:	str	xzr, [x26, #8]
  401dfc:	b	401c68 <tigetstr@plt+0x858>
  401e00:	ldp	x2, x3, [sp, #288]
  401e04:	mov	x0, x27
  401e08:	ldr	x1, [sp, #200]
  401e0c:	bl	401210 <tparm@plt>
  401e10:	mov	x27, x0
  401e14:	b	401d98 <tigetstr@plt+0x988>
  401e18:	ldr	x1, [sp, #200]
  401e1c:	mov	x0, x27
  401e20:	ldr	x2, [sp, #288]
  401e24:	bl	401210 <tparm@plt>
  401e28:	mov	x27, x0
  401e2c:	b	401d98 <tigetstr@plt+0x988>
  401e30:	adrp	x1, 403000 <tigetstr@plt+0x1bf0>
  401e34:	mov	x2, x21
  401e38:	add	x1, x1, #0x350
  401e3c:	mov	w0, #0x4                   	// #4
  401e40:	bl	401918 <tigetstr@plt+0x508>
  401e44:	nop
  401e48:	adrp	x1, 413000 <tigetstr@plt+0x11bf0>
  401e4c:	ldr	x1, [x1, #4032]
  401e50:	ldr	x1, [x1]
  401e54:	b	401190 <putc@plt>
  401e58:	stp	x29, x30, [sp, #-64]!
  401e5c:	mov	x29, sp
  401e60:	stp	x19, x20, [sp, #16]
  401e64:	adrp	x20, 413000 <tigetstr@plt+0x11bf0>
  401e68:	adrp	x19, 401000 <strlen@plt-0x130>
  401e6c:	ldr	x20, [x20, #4064]
  401e70:	stp	x21, x22, [sp, #32]
  401e74:	mov	w22, #0x1                   	// #1
  401e78:	add	x19, x19, #0xe48
  401e7c:	ldr	x1, [x20]
  401e80:	mov	x2, x19
  401e84:	ldr	x4, [x1, #32]
  401e88:	str	x23, [sp, #48]
  401e8c:	and	w23, w0, #0xff
  401e90:	ldr	x0, [x1, #24]
  401e94:	ldrsh	w3, [x0, #4]
  401e98:	ldrh	w1, [x0, #4]
  401e9c:	ldr	x0, [x4, #40]
  401ea0:	cmp	w3, #0x0
  401ea4:	csel	w1, w1, w22, gt
  401ea8:	sxth	w1, w1
  401eac:	bl	401170 <tputs@plt>
  401eb0:	mov	w21, w0
  401eb4:	cbz	w23, 401ed0 <tigetstr@plt+0xac0>
  401eb8:	mov	w0, w21
  401ebc:	ldp	x19, x20, [sp, #16]
  401ec0:	ldp	x21, x22, [sp, #32]
  401ec4:	ldr	x23, [sp, #48]
  401ec8:	ldp	x29, x30, [sp], #64
  401ecc:	ret
  401ed0:	adrp	x0, 403000 <tigetstr@plt+0x1bf0>
  401ed4:	add	x0, x0, #0x558
  401ed8:	bl	401410 <tigetstr@plt>
  401edc:	cbz	x0, 401eb8 <tigetstr@plt+0xaa8>
  401ee0:	ldr	x1, [x20]
  401ee4:	mov	x2, x19
  401ee8:	ldr	x1, [x1, #24]
  401eec:	ldrsh	w3, [x1, #4]
  401ef0:	ldrh	w1, [x1, #4]
  401ef4:	cmp	w3, #0x0
  401ef8:	csel	w1, w1, w22, gt
  401efc:	sxth	w1, w1
  401f00:	bl	401170 <tputs@plt>
  401f04:	mov	w0, w21
  401f08:	ldp	x19, x20, [sp, #16]
  401f0c:	ldp	x21, x22, [sp, #32]
  401f10:	ldr	x23, [sp, #48]
  401f14:	ldp	x29, x30, [sp], #64
  401f18:	ret
  401f1c:	nop
  401f20:	adrp	x1, 414000 <tigetstr@plt+0x12bf0>
  401f24:	ldr	x1, [x1, #448]
  401f28:	b	401190 <putc@plt>
  401f2c:	nop
  401f30:	stp	x29, x30, [sp, #-64]!
  401f34:	mov	x29, sp
  401f38:	stp	x19, x20, [sp, #16]
  401f3c:	mov	x19, x0
  401f40:	stp	x21, x22, [sp, #32]
  401f44:	adrp	x21, 414000 <tigetstr@plt+0x12bf0>
  401f48:	str	x23, [sp, #48]
  401f4c:	bl	4013b0 <__errno_location@plt>
  401f50:	adrp	x2, 413000 <tigetstr@plt+0x11bf0>
  401f54:	adrp	x1, 413000 <tigetstr@plt+0x11bf0>
  401f58:	ldr	w20, [x0]
  401f5c:	ldr	x2, [x2, #4056]
  401f60:	mov	w0, w20
  401f64:	ldr	x1, [x1, #4008]
  401f68:	ldr	x23, [x2]
  401f6c:	ldr	x22, [x1]
  401f70:	bl	4012a0 <strerror@plt>
  401f74:	mov	x2, x23
  401f78:	mov	x4, x0
  401f7c:	mov	x3, x19
  401f80:	adrp	x1, 403000 <tigetstr@plt+0x1bf0>
  401f84:	add	x1, x1, #0x560
  401f88:	mov	x0, x22
  401f8c:	bl	4013e0 <fprintf@plt>
  401f90:	bl	403068 <tigetstr@plt+0x1c58>
  401f94:	ldr	x1, [x21, #448]
  401f98:	mov	w0, #0xa                   	// #10
  401f9c:	bl	4011a0 <fputc@plt>
  401fa0:	ldr	x0, [x21, #448]
  401fa4:	bl	401360 <fflush@plt>
  401fa8:	add	w0, w20, #0x4
  401fac:	bl	401150 <exit@plt>
  401fb0:	mov	x12, #0x2040                	// #8256
  401fb4:	sub	sp, sp, x12
  401fb8:	stp	x29, x30, [sp]
  401fbc:	mov	x29, sp
  401fc0:	stp	x21, x22, [sp, #32]
  401fc4:	cbz	x0, 40205c <tigetstr@plt+0xc4c>
  401fc8:	adrp	x1, 403000 <tigetstr@plt+0x1bf0>
  401fcc:	add	x1, x1, #0x570
  401fd0:	stp	x19, x20, [sp, #16]
  401fd4:	stp	x23, x24, [sp, #48]
  401fd8:	mov	x24, x0
  401fdc:	bl	4011f0 <fopen@plt>
  401fe0:	mov	x21, x0
  401fe4:	cbz	x0, 402078 <tigetstr@plt+0xc68>
  401fe8:	add	x20, sp, #0x40
  401fec:	mov	w22, #0x0                   	// #0
  401ff0:	adrp	x23, 414000 <tigetstr@plt+0x12bf0>
  401ff4:	b	402018 <tigetstr@plt+0xc08>
  401ff8:	ldr	x3, [x23, #448]
  401ffc:	mov	x2, x19
  402000:	mov	x0, x20
  402004:	mov	x1, #0x1                   	// #1
  402008:	mov	w22, #0x1                   	// #1
  40200c:	bl	401350 <fwrite@plt>
  402010:	cmp	x0, x19
  402014:	b.ne	402078 <tigetstr@plt+0xc68>  // b.any
  402018:	mov	x3, x21
  40201c:	mov	x0, x20
  402020:	mov	x2, #0x2000                	// #8192
  402024:	mov	x1, #0x1                   	// #1
  402028:	bl	401320 <fread@plt>
  40202c:	mov	x19, x0
  402030:	cbnz	x0, 401ff8 <tigetstr@plt+0xbe8>
  402034:	mov	x0, x21
  402038:	bl	4011e0 <fclose@plt>
  40203c:	mov	w0, w22
  402040:	mov	x12, #0x2040                	// #8256
  402044:	ldp	x29, x30, [sp]
  402048:	ldp	x19, x20, [sp, #16]
  40204c:	ldp	x21, x22, [sp, #32]
  402050:	ldp	x23, x24, [sp, #48]
  402054:	add	sp, sp, x12
  402058:	ret
  40205c:	mov	w22, #0x0                   	// #0
  402060:	mov	x12, #0x2040                	// #8256
  402064:	mov	w0, w22
  402068:	ldp	x29, x30, [sp]
  40206c:	ldp	x21, x22, [sp, #32]
  402070:	add	sp, sp, x12
  402074:	ret
  402078:	mov	x0, x24
  40207c:	bl	401f30 <tigetstr@plt+0xb20>
  402080:	stp	x29, x30, [sp, #-32]!
  402084:	mov	x29, sp
  402088:	stp	x19, x20, [sp, #16]
  40208c:	mov	x19, x1
  402090:	mov	w20, w0
  402094:	bl	4011c0 <tcgetattr@plt>
  402098:	ldrb	w5, [x19, #30]
  40209c:	mov	w6, #0xf                   	// #15
  4020a0:	ldrb	w10, [x19, #21]
  4020a4:	mov	w4, #0x4                   	// #4
  4020a8:	ldrb	w1, [x19, #19]
  4020ac:	cmp	w5, #0x0
  4020b0:	ldrb	w12, [x19, #17]
  4020b4:	csel	w5, w5, w6, ne  // ne = any
  4020b8:	cmp	w10, #0x0
  4020bc:	ldrb	w11, [x19, #20]
  4020c0:	csel	w10, w10, w4, ne  // ne = any
  4020c4:	mov	w3, #0x7f                  	// #127
  4020c8:	cmp	w1, #0x0
  4020cc:	adrp	x4, 403000 <tigetstr@plt+0x1bf0>
  4020d0:	csel	w1, w1, w3, ne  // ne = any
  4020d4:	ldrb	w3, [x19, #32]
  4020d8:	cmp	w12, #0x0
  4020dc:	mov	w2, #0x3                   	// #3
  4020e0:	ldr	q1, [x4, #1552]
  4020e4:	csel	w12, w12, w2, ne  // ne = any
  4020e8:	mov	w0, #0x15                  	// #21
  4020ec:	cmp	w11, #0x0
  4020f0:	ldr	q0, [x19]
  4020f4:	csel	w11, w11, w0, ne  // ne = any
  4020f8:	cmp	w3, #0x0
  4020fc:	mov	w0, #0x16                  	// #22
  402100:	ldrb	w2, [x19, #18]
  402104:	csel	w3, w3, w0, ne  // ne = any
  402108:	adrp	x0, 403000 <tigetstr@plt+0x1bf0>
  40210c:	ldrb	w6, [x19, #29]
  402110:	ldrb	w9, [x19, #25]
  402114:	cmp	w2, #0x0
  402118:	and	v0.16b, v0.16b, v1.16b
  40211c:	ldrb	w8, [x19, #26]
  402120:	ldr	q1, [x0, #1568]
  402124:	mov	w0, #0x1c                  	// #28
  402128:	csel	w2, w2, w0, ne  // ne = any
  40212c:	cmp	w6, #0x0
  402130:	ldrb	w7, [x19, #27]
  402134:	mov	w0, #0x12                  	// #18
  402138:	csel	w6, w6, w0, ne  // ne = any
  40213c:	cmp	w9, #0x0
  402140:	ldrb	w4, [x19, #31]
  402144:	mov	w0, #0x11                  	// #17
  402148:	csel	w9, w9, w0, ne  // ne = any
  40214c:	cmp	w8, #0x0
  402150:	orr	v0.16b, v0.16b, v1.16b
  402154:	mov	w0, #0x13                  	// #19
  402158:	csel	w8, w8, w0, ne  // ne = any
  40215c:	cmp	w7, #0x0
  402160:	mov	w0, #0x1a                  	// #26
  402164:	csel	w7, w7, w0, ne  // ne = any
  402168:	cmp	w4, #0x0
  40216c:	mov	w0, #0x17                  	// #23
  402170:	csel	w4, w4, w0, ne  // ne = any
  402174:	strb	w12, [x19, #17]
  402178:	strb	w2, [x19, #18]
  40217c:	mov	w0, w20
  402180:	strb	w1, [x19, #19]
  402184:	mov	x2, x19
  402188:	strb	w11, [x19, #20]
  40218c:	mov	w1, #0x1                   	// #1
  402190:	strb	w10, [x19, #21]
  402194:	strb	w9, [x19, #25]
  402198:	strb	w8, [x19, #26]
  40219c:	strb	w7, [x19, #27]
  4021a0:	strb	w6, [x19, #29]
  4021a4:	strb	w5, [x19, #30]
  4021a8:	strb	w4, [x19, #31]
  4021ac:	strb	w3, [x19, #32]
  4021b0:	str	q0, [x19]
  4021b4:	ldp	x19, x20, [sp, #16]
  4021b8:	ldp	x29, x30, [sp], #32
  4021bc:	b	401370 <tcsetattr@plt>
  4021c0:	stp	x29, x30, [sp, #-64]!
  4021c4:	mov	x29, sp
  4021c8:	stp	x19, x20, [sp, #16]
  4021cc:	mov	x19, x0
  4021d0:	stp	x21, x22, [sp, #32]
  4021d4:	mov	w22, w2
  4021d8:	mov	w21, w3
  4021dc:	ldrb	w0, [x0, #19]
  4021e0:	cbz	w0, 402228 <tigetstr@plt+0xe18>
  4021e4:	tbnz	w1, #31, 4021f0 <tigetstr@plt+0xde0>
  4021e8:	and	w20, w1, #0xff
  4021ec:	strb	w20, [x19, #19]
  4021f0:	ldrb	w0, [x19, #17]
  4021f4:	cbz	w0, 402280 <tigetstr@plt+0xe70>
  4021f8:	tbnz	w22, #31, 402204 <tigetstr@plt+0xdf4>
  4021fc:	and	w22, w22, #0xff
  402200:	strb	w22, [x19, #17]
  402204:	ldrb	w0, [x19, #20]
  402208:	cbz	w0, 402290 <tigetstr@plt+0xe80>
  40220c:	tbnz	w21, #31, 402218 <tigetstr@plt+0xe08>
  402210:	and	w21, w21, #0xff
  402214:	strb	w21, [x19, #20]
  402218:	ldp	x19, x20, [sp, #16]
  40221c:	ldp	x21, x22, [sp, #32]
  402220:	ldp	x29, x30, [sp], #64
  402224:	ret
  402228:	tbz	w1, #31, 4021e8 <tigetstr@plt+0xdd8>
  40222c:	adrp	x0, 413000 <tigetstr@plt+0x11bf0>
  402230:	mov	w20, #0x7f                  	// #127
  402234:	ldr	x0, [x0, #4064]
  402238:	ldr	x0, [x0]
  40223c:	ldr	x1, [x0, #16]
  402240:	ldrb	w1, [x1, #15]
  402244:	cbz	w1, 4021ec <tigetstr@plt+0xddc>
  402248:	ldr	x0, [x0, #32]
  40224c:	str	x23, [sp, #48]
  402250:	ldr	x23, [x0, #440]
  402254:	sub	x0, x23, #0x1
  402258:	cmn	x0, #0x3
  40225c:	b.hi	4022a0 <tigetstr@plt+0xe90>  // b.pmore
  402260:	mov	x0, x23
  402264:	bl	401130 <strlen@plt>
  402268:	cmp	x0, #0x1
  40226c:	b.ne	4022a0 <tigetstr@plt+0xe90>  // b.any
  402270:	ldrb	w20, [x23]
  402274:	ldr	x23, [sp, #48]
  402278:	strb	w20, [x19, #19]
  40227c:	b	4021f0 <tigetstr@plt+0xde0>
  402280:	tbz	w22, #31, 4021fc <tigetstr@plt+0xdec>
  402284:	mov	w22, #0x3                   	// #3
  402288:	strb	w22, [x19, #17]
  40228c:	b	402204 <tigetstr@plt+0xdf4>
  402290:	tbz	w21, #31, 402210 <tigetstr@plt+0xe00>
  402294:	mov	w21, #0x15                  	// #21
  402298:	strb	w21, [x19, #20]
  40229c:	b	402218 <tigetstr@plt+0xe08>
  4022a0:	ldr	x23, [sp, #48]
  4022a4:	strb	w20, [x19, #19]
  4022a8:	b	4021f0 <tigetstr@plt+0xde0>
  4022ac:	nop
  4022b0:	adrp	x1, 413000 <tigetstr@plt+0x11bf0>
  4022b4:	adrp	x2, 403000 <tigetstr@plt+0x1bf0>
  4022b8:	ldr	d0, [x0]
  4022bc:	mov	x4, #0xfffffffffffffeff    	// #-257
  4022c0:	ldr	d1, [x2, #1584]
  4022c4:	movk	x4, #0xfffb, lsl #32
  4022c8:	ldr	x2, [x1, #4064]
  4022cc:	orr	v0.8b, v0.8b, v1.8b
  4022d0:	ldr	w1, [x0, #12]
  4022d4:	ldr	x3, [x2]
  4022d8:	orr	w5, w1, #0x8
  4022dc:	ldr	x2, [x0]
  4022e0:	ldr	x3, [x3, #32]
  4022e4:	and	x2, x2, x4
  4022e8:	ldr	x3, [x3, #824]
  4022ec:	str	w5, [x0, #12]
  4022f0:	str	d0, [x0]
  4022f4:	sub	x4, x3, #0x1
  4022f8:	cmn	x4, #0x3
  4022fc:	b.hi	40230c <tigetstr@plt+0xefc>  // b.pmore
  402300:	ldrb	w4, [x3]
  402304:	cmp	w4, #0xa
  402308:	b.eq	402318 <tigetstr@plt+0xf08>  // b.none
  40230c:	orr	w1, w1, #0x38
  402310:	str	w1, [x0, #12]
  402314:	ret
  402318:	ldrb	w3, [x3, #1]
  40231c:	cbnz	w3, 40230c <tigetstr@plt+0xefc>
  402320:	str	x2, [x0]
  402324:	b	40230c <tigetstr@plt+0xefc>
  402328:	stp	x29, x30, [sp, #-96]!
  40232c:	mov	x29, sp
  402330:	stp	x19, x20, [sp, #16]
  402334:	stp	x21, x22, [sp, #32]
  402338:	cbz	x1, 40234c <tigetstr@plt+0xf3c>
  40233c:	ldr	w2, [x1, #4]
  402340:	mov	w3, #0x182c                	// #6188
  402344:	ands	w2, w2, w3
  402348:	b.ne	402568 <tigetstr@plt+0x1158>  // b.any
  40234c:	adrp	x19, 414000 <tigetstr@plt+0x12bf0>
  402350:	add	x0, x19, #0x1c0
  402354:	ldrb	w1, [x0, #8]
  402358:	cbnz	w1, 40248c <tigetstr@plt+0x107c>
  40235c:	ldrb	w0, [x0, #9]
  402360:	cbz	w0, 40247c <tigetstr@plt+0x106c>
  402364:	adrp	x20, 413000 <tigetstr@plt+0x11bf0>
  402368:	ldr	x0, [x20, #4064]
  40236c:	ldr	x2, [x0]
  402370:	ldr	x1, [x2, #32]
  402374:	ldr	x0, [x1, #1104]
  402378:	sub	x3, x0, #0x1
  40237c:	cmn	x3, #0x3
  402380:	b.ls	402678 <tigetstr@plt+0x1268>  // b.plast
  402384:	ldr	x0, [x1, #384]
  402388:	mov	w22, #0x0                   	// #0
  40238c:	sub	x3, x0, #0x1
  402390:	cmn	x3, #0x3
  402394:	b.ls	4026c0 <tigetstr@plt+0x12b0>  // b.plast
  402398:	ldr	x0, [x1, #392]
  40239c:	sub	x3, x0, #0x1
  4023a0:	cmn	x3, #0x3
  4023a4:	b.hi	4024d4 <tigetstr@plt+0x10c4>  // b.pmore
  4023a8:	mov	w1, #0x0                   	// #0
  4023ac:	stp	x23, x24, [sp, #48]
  4023b0:	adrp	x23, 401000 <strlen@plt-0x130>
  4023b4:	add	x2, x23, #0xf20
  4023b8:	bl	401170 <tputs@plt>
  4023bc:	ldr	x0, [x20, #4064]
  4023c0:	mov	w22, #0x1                   	// #1
  4023c4:	ldp	x23, x24, [sp, #48]
  4023c8:	ldr	x2, [x0]
  4023cc:	ldr	x1, [x2, #32]
  4023d0:	ldr	x0, [x1, #2160]
  4023d4:	sub	x3, x0, #0x1
  4023d8:	cmn	x3, #0x3
  4023dc:	b.hi	4024e4 <tigetstr@plt+0x10d4>  // b.pmore
  4023e0:	stp	x23, x24, [sp, #48]
  4023e4:	adrp	x23, 401000 <strlen@plt-0x130>
  4023e8:	mov	w1, #0x0                   	// #0
  4023ec:	add	x2, x23, #0xf20
  4023f0:	bl	401170 <tputs@plt>
  4023f4:	mov	w22, #0x1                   	// #1
  4023f8:	ldr	x0, [x20, #4064]
  4023fc:	ldp	x23, x24, [sp, #48]
  402400:	ldr	x2, [x0]
  402404:	ldr	x1, [x2, #32]
  402408:	ldr	x2, [x2, #24]
  40240c:	ldrsh	w0, [x2, #2]
  402410:	mvn	w21, w0
  402414:	cmp	w0, #0x8
  402418:	lsr	w21, w21, #31
  40241c:	csel	w21, w21, wzr, ne  // ne = any
  402420:	cbz	w21, 402434 <tigetstr@plt+0x1024>
  402424:	ldr	x0, [x1, #1056]
  402428:	sub	x0, x0, #0x1
  40242c:	cmn	x0, #0x3
  402430:	b.ls	402750 <tigetstr@plt+0x1340>  // b.plast
  402434:	add	x0, x19, #0x1c0
  402438:	ldrb	w0, [x0, #8]
  40243c:	cbz	w0, 4026f4 <tigetstr@plt+0x12e4>
  402440:	ldr	x0, [x1, #1000]
  402444:	cbz	x0, 4026f4 <tigetstr@plt+0x12e4>
  402448:	add	x19, x19, #0x1c0
  40244c:	bl	401fb0 <tigetstr@plt+0xba0>
  402450:	and	w1, w0, #0xff
  402454:	ldr	x20, [x20, #4064]
  402458:	ldrb	w0, [x19, #8]
  40245c:	cbnz	w0, 402710 <tigetstr@plt+0x1300>
  402460:	ldr	x0, [x20]
  402464:	ldr	x2, [x0, #32]
  402468:	ldr	x0, [x2, #400]
  40246c:	sub	x2, x0, #0x1
  402470:	cmn	x2, #0x3
  402474:	b.ls	40272c <tigetstr@plt+0x131c>  // b.plast
  402478:	orr	w0, w1, w22
  40247c:	ldp	x19, x20, [sp, #16]
  402480:	ldp	x21, x22, [sp, #32]
  402484:	ldp	x29, x30, [sp], #96
  402488:	ret
  40248c:	adrp	x20, 413000 <tigetstr@plt+0x11bf0>
  402490:	ldr	x0, [x20, #4064]
  402494:	ldr	x2, [x0]
  402498:	ldr	x1, [x2, #32]
  40249c:	ldr	x0, [x1, #1104]
  4024a0:	sub	x3, x0, #0x1
  4024a4:	cmn	x3, #0x3
  4024a8:	b.ls	402678 <tigetstr@plt+0x1268>  // b.plast
  4024ac:	ldr	x0, [x1, #976]
  4024b0:	cbz	x0, 4026ac <tigetstr@plt+0x129c>
  4024b4:	cmn	x0, #0x1
  4024b8:	b.ne	4026c0 <tigetstr@plt+0x12b0>  // b.any
  4024bc:	mov	w22, #0x0                   	// #0
  4024c0:	ldr	x0, [x1, #984]
  4024c4:	cbz	x0, 402398 <tigetstr@plt+0xf88>
  4024c8:	sub	x3, x0, #0x1
  4024cc:	cmn	x3, #0x3
  4024d0:	b.ls	4023a8 <tigetstr@plt+0xf98>  // b.plast
  4024d4:	ldr	x0, [x1, #2160]
  4024d8:	sub	x3, x0, #0x1
  4024dc:	cmn	x3, #0x3
  4024e0:	b.ls	4023e0 <tigetstr@plt+0xfd0>  // b.plast
  4024e4:	ldr	x0, [x1, #2944]
  4024e8:	sub	x3, x0, #0x1
  4024ec:	cmn	x3, #0x3
  4024f0:	b.ls	40281c <tigetstr@plt+0x140c>  // b.plast
  4024f4:	ldr	x0, [x1, #2736]
  4024f8:	sub	x3, x0, #0x1
  4024fc:	cmn	x3, #0x3
  402500:	b.hi	40257c <tigetstr@plt+0x116c>  // b.pmore
  402504:	ldr	x3, [x1, #2744]
  402508:	sub	x3, x3, #0x1
  40250c:	cmn	x3, #0x3
  402510:	b.hi	40257c <tigetstr@plt+0x116c>  // b.pmore
  402514:	mov	x1, #0x0                   	// #0
  402518:	bl	401210 <tparm@plt>
  40251c:	sub	x1, x0, #0x1
  402520:	cmn	x1, #0x3
  402524:	b.ls	402860 <tigetstr@plt+0x1450>  // b.plast
  402528:	ldr	x0, [x20, #4064]
  40252c:	ldr	x0, [x0]
  402530:	ldp	x1, x0, [x0, #24]
  402534:	ldrsh	w1, [x1]
  402538:	ldr	x0, [x0, #2744]
  40253c:	sub	w1, w1, #0x1
  402540:	sxtw	x1, w1
  402544:	bl	401210 <tparm@plt>
  402548:	sub	x1, x0, #0x1
  40254c:	cmn	x1, #0x3
  402550:	b.ls	402840 <tigetstr@plt+0x1430>  // b.plast
  402554:	nop
  402558:	ldr	x0, [x20, #4064]
  40255c:	ldr	x2, [x0]
  402560:	ldr	x1, [x2, #32]
  402564:	b	402408 <tigetstr@plt+0xff8>
  402568:	str	w2, [x1, #4]
  40256c:	mov	x2, x1
  402570:	mov	w1, #0x1                   	// #1
  402574:	bl	401370 <tcsetattr@plt>
  402578:	b	40234c <tigetstr@plt+0xf3c>
  40257c:	ldr	x0, [x1, #2168]
  402580:	sub	x0, x0, #0x1
  402584:	cmn	x0, #0x3
  402588:	b.hi	402408 <tigetstr@plt+0xff8>  // b.pmore
  40258c:	ldr	x0, [x1, #2176]
  402590:	sub	x0, x0, #0x1
  402594:	cmn	x0, #0x3
  402598:	b.hi	402408 <tigetstr@plt+0xff8>  // b.pmore
  40259c:	ldr	x0, [x1, #16]
  4025a0:	stp	x23, x24, [sp, #48]
  4025a4:	sub	x1, x0, #0x1
  4025a8:	cmn	x1, #0x3
  4025ac:	b.hi	402890 <tigetstr@plt+0x1480>  // b.pmore
  4025b0:	adrp	x23, 401000 <strlen@plt-0x130>
  4025b4:	mov	w1, #0x0                   	// #0
  4025b8:	add	x2, x23, #0xf20
  4025bc:	bl	401170 <tputs@plt>
  4025c0:	ldr	x21, [x20, #4064]
  4025c4:	ldr	x2, [x21]
  4025c8:	ldr	x1, [x2, #32]
  4025cc:	ldr	x0, [x1, #2168]
  4025d0:	sub	x3, x0, #0x1
  4025d4:	cmn	x3, #0x3
  4025d8:	b.ls	402970 <tigetstr@plt+0x1560>  // b.plast
  4025dc:	ldr	x2, [x2, #24]
  4025e0:	ldr	x0, [x1, #896]
  4025e4:	ldrsh	w2, [x2]
  4025e8:	sub	x3, x0, #0x1
  4025ec:	cmn	x3, #0x3
  4025f0:	b.ls	402928 <tigetstr@plt+0x1518>  // b.plast
  4025f4:	ldr	x22, [x20, #4064]
  4025f8:	cmp	w2, #0x1
  4025fc:	mov	w21, #0x0                   	// #0
  402600:	b.le	402634 <tigetstr@plt+0x1224>
  402604:	nop
  402608:	ldr	x1, [x19, #448]
  40260c:	mov	w0, #0x20                  	// #32
  402610:	add	w21, w21, #0x1
  402614:	bl	401190 <putc@plt>
  402618:	ldr	x1, [x22]
  40261c:	ldr	x0, [x1, #24]
  402620:	ldrsh	w0, [x0]
  402624:	sub	w0, w0, #0x1
  402628:	cmp	w0, w21
  40262c:	b.gt	402608 <tigetstr@plt+0x11f8>
  402630:	ldr	x1, [x1, #32]
  402634:	ldr	x0, [x1, #2176]
  402638:	sub	x2, x0, #0x1
  40263c:	cmn	x2, #0x3
  402640:	b.ls	402950 <tigetstr@plt+0x1540>  // b.plast
  402644:	ldr	x0, [x1, #16]
  402648:	sub	x1, x0, #0x1
  40264c:	cmn	x1, #0x3
  402650:	b.ls	4023e4 <tigetstr@plt+0xfd4>  // b.plast
  402654:	ldr	x1, [x19, #448]
  402658:	mov	w0, #0xd                   	// #13
  40265c:	mov	w22, #0x1                   	// #1
  402660:	bl	401190 <putc@plt>
  402664:	ldr	x0, [x20, #4064]
  402668:	ldp	x23, x24, [sp, #48]
  40266c:	ldr	x2, [x0]
  402670:	ldr	x1, [x2, #32]
  402674:	b	402408 <tigetstr@plt+0xff8>
  402678:	bl	401290 <system@plt>
  40267c:	add	x0, x19, #0x1c0
  402680:	ldrb	w0, [x0, #8]
  402684:	cbnz	w0, 402880 <tigetstr@plt+0x1470>
  402688:	ldr	x0, [x20, #4064]
  40268c:	mov	w22, #0x0                   	// #0
  402690:	ldr	x2, [x0]
  402694:	ldr	x1, [x2, #32]
  402698:	ldr	x0, [x1, #384]
  40269c:	sub	x3, x0, #0x1
  4026a0:	cmn	x3, #0x3
  4026a4:	b.hi	402398 <tigetstr@plt+0xf88>  // b.pmore
  4026a8:	b	4026c0 <tigetstr@plt+0x12b0>
  4026ac:	ldr	x0, [x1, #384]
  4026b0:	sub	x3, x0, #0x1
  4026b4:	cmn	x3, #0x3
  4026b8:	b.hi	4024bc <tigetstr@plt+0x10ac>  // b.pmore
  4026bc:	nop
  4026c0:	mov	w1, #0x0                   	// #0
  4026c4:	stp	x23, x24, [sp, #48]
  4026c8:	adrp	x23, 401000 <strlen@plt-0x130>
  4026cc:	add	x2, x23, #0xf20
  4026d0:	bl	401170 <tputs@plt>
  4026d4:	ldr	x0, [x20, #4064]
  4026d8:	add	x1, x19, #0x1c0
  4026dc:	ldrb	w22, [x1, #8]
  4026e0:	ldr	x2, [x0]
  4026e4:	ldr	x1, [x2, #32]
  4026e8:	cbz	w22, 40280c <tigetstr@plt+0x13fc>
  4026ec:	ldp	x23, x24, [sp, #48]
  4026f0:	b	4024c0 <tigetstr@plt+0x10b0>
  4026f4:	ldr	x0, [x1, #408]
  4026f8:	add	x19, x19, #0x1c0
  4026fc:	bl	401fb0 <tigetstr@plt+0xba0>
  402700:	and	w1, w0, #0xff
  402704:	ldrb	w0, [x19, #8]
  402708:	ldr	x20, [x20, #4064]
  40270c:	cbz	w0, 402460 <tigetstr@plt+0x1050>
  402710:	ldr	x0, [x20]
  402714:	ldr	x2, [x0, #32]
  402718:	ldr	x0, [x2, #992]
  40271c:	cbz	x0, 402468 <tigetstr@plt+0x1058>
  402720:	sub	x2, x0, #0x1
  402724:	cmn	x2, #0x3
  402728:	b.hi	402478 <tigetstr@plt+0x1068>  // b.pmore
  40272c:	mov	w1, #0x0                   	// #0
  402730:	adrp	x2, 401000 <strlen@plt-0x130>
  402734:	add	x2, x2, #0xf20
  402738:	bl	401170 <tputs@plt>
  40273c:	mov	w0, #0x1                   	// #1
  402740:	ldp	x19, x20, [sp, #16]
  402744:	ldp	x21, x22, [sp, #32]
  402748:	ldp	x29, x30, [sp], #96
  40274c:	ret
  402750:	ldr	x0, [x1, #32]
  402754:	sub	x0, x0, #0x1
  402758:	cmn	x0, #0x3
  40275c:	b.hi	402434 <tigetstr@plt+0x1024>  // b.pmore
  402760:	ldr	x0, [x1, #16]
  402764:	stp	x23, x24, [sp, #48]
  402768:	stp	x25, x26, [sp, #64]
  40276c:	sub	x1, x0, #0x1
  402770:	ldrsh	w26, [x2]
  402774:	cmn	x1, #0x3
  402778:	b.hi	402900 <tigetstr@plt+0x14f0>  // b.pmore
  40277c:	adrp	x23, 401000 <strlen@plt-0x130>
  402780:	mov	w1, #0x0                   	// #0
  402784:	add	x2, x23, #0xf20
  402788:	bl	401170 <tputs@plt>
  40278c:	ldr	x24, [x20, #4064]
  402790:	add	x25, x23, #0xf20
  402794:	mov	x2, x25
  402798:	mov	w1, #0x0                   	// #0
  40279c:	ldr	x0, [x24]
  4027a0:	ldr	x0, [x0, #32]
  4027a4:	ldr	x0, [x0, #32]
  4027a8:	bl	401170 <tputs@plt>
  4027ac:	ldr	x0, [x24]
  4027b0:	ldr	x1, [x0, #24]
  4027b4:	ldrsh	w2, [x1, #2]
  4027b8:	cmp	w2, #0x1
  4027bc:	b.le	402914 <tigetstr@plt+0x1504>
  4027c0:	cmp	w26, w2
  4027c4:	mov	w22, w2
  4027c8:	b.ge	4028a0 <tigetstr@plt+0x1490>  // b.tcont
  4027cc:	strh	w26, [x1, #2]
  4027d0:	ldr	x0, [x0, #32]
  4027d4:	ldr	x0, [x0, #16]
  4027d8:	sub	x1, x0, #0x1
  4027dc:	cmn	x1, #0x3
  4027e0:	b.hi	40298c <tigetstr@plt+0x157c>  // b.pmore
  4027e4:	add	x2, x23, #0xf20
  4027e8:	mov	w1, #0x0                   	// #0
  4027ec:	bl	401170 <tputs@plt>
  4027f0:	mov	w22, w21
  4027f4:	ldr	x0, [x20, #4064]
  4027f8:	ldp	x23, x24, [sp, #48]
  4027fc:	ldr	x0, [x0]
  402800:	ldp	x25, x26, [sp, #64]
  402804:	ldr	x1, [x0, #32]
  402808:	b	402434 <tigetstr@plt+0x1024>
  40280c:	mov	w22, #0x1                   	// #1
  402810:	ldp	x23, x24, [sp, #48]
  402814:	ldr	x0, [x1, #392]
  402818:	b	40239c <tigetstr@plt+0xf8c>
  40281c:	ldr	x2, [x2, #24]
  402820:	mov	x1, #0x0                   	// #0
  402824:	ldrsh	w2, [x2]
  402828:	sub	w2, w2, #0x1
  40282c:	sxtw	x2, w2
  402830:	bl	401210 <tparm@plt>
  402834:	sub	x1, x0, #0x1
  402838:	cmn	x1, #0x3
  40283c:	b.hi	402558 <tigetstr@plt+0x1148>  // b.pmore
  402840:	stp	x23, x24, [sp, #48]
  402844:	adrp	x23, 401000 <strlen@plt-0x130>
  402848:	mov	w1, #0x0                   	// #0
  40284c:	add	x2, x23, #0xf20
  402850:	mov	w22, #0x1                   	// #1
  402854:	bl	401170 <tputs@plt>
  402858:	ldp	x23, x24, [sp, #48]
  40285c:	b	402558 <tigetstr@plt+0x1148>
  402860:	stp	x23, x24, [sp, #48]
  402864:	adrp	x23, 401000 <strlen@plt-0x130>
  402868:	mov	w1, #0x0                   	// #0
  40286c:	add	x2, x23, #0xf20
  402870:	mov	w22, #0x1                   	// #1
  402874:	bl	401170 <tputs@plt>
  402878:	ldp	x23, x24, [sp, #48]
  40287c:	b	402528 <tigetstr@plt+0x1118>
  402880:	ldr	x0, [x20, #4064]
  402884:	ldr	x2, [x0]
  402888:	ldr	x1, [x2, #32]
  40288c:	b	4024ac <tigetstr@plt+0x109c>
  402890:	ldr	x1, [x19, #448]
  402894:	mov	w0, #0xd                   	// #13
  402898:	bl	401190 <putc@plt>
  40289c:	b	4025c0 <tigetstr@plt+0x11b0>
  4028a0:	b.le	4027d0 <tigetstr@plt+0x13c0>
  4028a4:	stp	x27, x28, [sp, #80]
  4028a8:	adrp	x28, 403000 <tigetstr@plt+0x1bf0>
  4028ac:	adrp	x27, 403000 <tigetstr@plt+0x1bf0>
  4028b0:	add	x28, x28, #0x578
  4028b4:	add	x27, x27, #0x580
  4028b8:	ldr	x0, [x19, #448]
  4028bc:	mov	x3, x28
  4028c0:	mov	x1, x27
  4028c4:	bl	4013e0 <fprintf@plt>
  4028c8:	ldr	x0, [x24]
  4028cc:	mov	x2, x25
  4028d0:	mov	w1, #0x0                   	// #0
  4028d4:	ldr	x0, [x0, #32]
  4028d8:	ldr	x0, [x0, #1056]
  4028dc:	bl	401170 <tputs@plt>
  4028e0:	ldr	x0, [x24]
  4028e4:	ldr	x1, [x0, #24]
  4028e8:	ldrsh	w2, [x1, #2]
  4028ec:	add	w22, w22, w2
  4028f0:	cmp	w26, w22
  4028f4:	b.gt	4028b8 <tigetstr@plt+0x14a8>
  4028f8:	ldp	x27, x28, [sp, #80]
  4028fc:	b	4027d0 <tigetstr@plt+0x13c0>
  402900:	ldr	x1, [x19, #448]
  402904:	adrp	x23, 401000 <strlen@plt-0x130>
  402908:	mov	w0, #0xd                   	// #13
  40290c:	bl	401190 <putc@plt>
  402910:	b	40278c <tigetstr@plt+0x137c>
  402914:	mov	w22, w21
  402918:	ldr	x1, [x0, #32]
  40291c:	ldp	x23, x24, [sp, #48]
  402920:	ldp	x25, x26, [sp, #64]
  402924:	b	402434 <tigetstr@plt+0x1024>
  402928:	sub	w1, w2, #0x1
  40292c:	sxtw	x1, w1
  402930:	bl	401210 <tparm@plt>
  402934:	sub	x1, x0, #0x1
  402938:	cmn	x1, #0x3
  40293c:	b.ls	4029b4 <tigetstr@plt+0x15a4>  // b.plast
  402940:	ldr	x0, [x20, #4064]
  402944:	ldr	x0, [x0]
  402948:	ldr	x1, [x0, #32]
  40294c:	b	402634 <tigetstr@plt+0x1224>
  402950:	mov	w1, #0x0                   	// #0
  402954:	adrp	x23, 401000 <strlen@plt-0x130>
  402958:	add	x2, x23, #0xf20
  40295c:	bl	401170 <tputs@plt>
  402960:	ldr	x0, [x20, #4064]
  402964:	ldr	x0, [x0]
  402968:	ldr	x1, [x0, #32]
  40296c:	b	402644 <tigetstr@plt+0x1234>
  402970:	mov	w1, #0x0                   	// #0
  402974:	adrp	x23, 401000 <strlen@plt-0x130>
  402978:	add	x2, x23, #0xf20
  40297c:	bl	401170 <tputs@plt>
  402980:	ldr	x2, [x21]
  402984:	ldr	x1, [x2, #32]
  402988:	b	4025dc <tigetstr@plt+0x11cc>
  40298c:	ldr	x1, [x19, #448]
  402990:	mov	w0, #0xd                   	// #13
  402994:	mov	w22, w21
  402998:	bl	401190 <putc@plt>
  40299c:	ldr	x0, [x20, #4064]
  4029a0:	ldp	x23, x24, [sp, #48]
  4029a4:	ldr	x0, [x0]
  4029a8:	ldp	x25, x26, [sp, #64]
  4029ac:	ldr	x1, [x0, #32]
  4029b0:	b	402434 <tigetstr@plt+0x1024>
  4029b4:	adrp	x23, 401000 <strlen@plt-0x130>
  4029b8:	mov	w1, #0x0                   	// #0
  4029bc:	add	x2, x23, #0xf20
  4029c0:	bl	401170 <tputs@plt>
  4029c4:	b	402940 <tigetstr@plt+0x1530>
  4029c8:	adrp	x4, 414000 <tigetstr@plt+0x12bf0>
  4029cc:	add	x3, x4, #0x1c0
  4029d0:	str	x0, [x4, #448]
  4029d4:	strb	w1, [x3, #8]
  4029d8:	strb	w2, [x3, #9]
  4029dc:	ret
  4029e0:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  4029e4:	ldr	x0, [x0, #448]
  4029e8:	cbz	x0, 4029f0 <tigetstr@plt+0x15e0>
  4029ec:	b	401360 <fflush@plt>
  4029f0:	ret
  4029f4:	nop
  4029f8:	stp	x29, x30, [sp, #-48]!
  4029fc:	mov	x29, sp
  402a00:	stp	x19, x20, [sp, #16]
  402a04:	mov	x20, x0
  402a08:	stp	x21, x22, [sp, #32]
  402a0c:	mov	x21, x1
  402a10:	ldrb	w0, [x0, #19]
  402a14:	ldrb	w22, [x1, #19]
  402a18:	cmp	w0, #0x7f
  402a1c:	ccmp	w22, w0, #0x0, eq  // eq = none
  402a20:	b.eq	402ab0 <tigetstr@plt+0x16a0>  // b.none
  402a24:	adrp	x2, 413000 <tigetstr@plt+0x11bf0>
  402a28:	cmp	w22, w0
  402a2c:	adrp	x3, 403000 <tigetstr@plt+0x1bf0>
  402a30:	adrp	x0, 403000 <tigetstr@plt+0x1bf0>
  402a34:	ldr	x19, [x2, #4008]
  402a38:	add	x0, x0, #0x590
  402a3c:	add	x3, x3, #0x588
  402a40:	adrp	x2, 403000 <tigetstr@plt+0x1bf0>
  402a44:	csel	x3, x3, x0, ne  // ne = any
  402a48:	adrp	x1, 403000 <tigetstr@plt+0x1bf0>
  402a4c:	ldr	x0, [x19]
  402a50:	add	x2, x2, #0x598
  402a54:	add	x1, x1, #0x5a0
  402a58:	bl	4013e0 <fprintf@plt>
  402a5c:	cbz	w22, 402c54 <tigetstr@plt+0x1844>
  402a60:	cmp	w22, #0x7f
  402a64:	ldr	x0, [x19]
  402a68:	b.eq	402d2c <tigetstr@plt+0x191c>  // b.none
  402a6c:	adrp	x1, 413000 <tigetstr@plt+0x11bf0>
  402a70:	ldr	x1, [x1, #4064]
  402a74:	ldr	x1, [x1]
  402a78:	ldr	x1, [x1, #32]
  402a7c:	ldr	x1, [x1, #440]
  402a80:	cbz	x1, 402a90 <tigetstr@plt+0x1680>
  402a84:	ldrb	w2, [x1]
  402a88:	cmp	w2, w22
  402a8c:	b.eq	402cb4 <tigetstr@plt+0x18a4>  // b.none
  402a90:	cmp	w22, #0x1f
  402a94:	b.hi	402c70 <tigetstr@plt+0x1860>  // b.pmore
  402a98:	eor	w3, w22, #0x40
  402a9c:	adrp	x1, 403000 <tigetstr@plt+0x1bf0>
  402aa0:	mov	w2, w3
  402aa4:	add	x1, x1, #0x5d0
  402aa8:	bl	4013e0 <fprintf@plt>
  402aac:	nop
  402ab0:	ldrb	w0, [x20, #20]
  402ab4:	ldrb	w22, [x21, #20]
  402ab8:	cmp	w22, w0
  402abc:	ccmp	w0, #0x15, #0x0, eq  // eq = none
  402ac0:	b.eq	402b4c <tigetstr@plt+0x173c>  // b.none
  402ac4:	adrp	x2, 413000 <tigetstr@plt+0x11bf0>
  402ac8:	cmp	w22, w0
  402acc:	adrp	x3, 403000 <tigetstr@plt+0x1bf0>
  402ad0:	adrp	x0, 403000 <tigetstr@plt+0x1bf0>
  402ad4:	ldr	x19, [x2, #4008]
  402ad8:	add	x0, x0, #0x590
  402adc:	add	x3, x3, #0x588
  402ae0:	adrp	x2, 403000 <tigetstr@plt+0x1bf0>
  402ae4:	csel	x3, x3, x0, ne  // ne = any
  402ae8:	adrp	x1, 403000 <tigetstr@plt+0x1bf0>
  402aec:	ldr	x0, [x19]
  402af0:	add	x2, x2, #0x5f0
  402af4:	add	x1, x1, #0x5a0
  402af8:	bl	4013e0 <fprintf@plt>
  402afc:	cbz	w22, 402c18 <tigetstr@plt+0x1808>
  402b00:	cmp	w22, #0x7f
  402b04:	ldr	x0, [x19]
  402b08:	b.eq	402d48 <tigetstr@plt+0x1938>  // b.none
  402b0c:	adrp	x1, 413000 <tigetstr@plt+0x11bf0>
  402b10:	ldr	x1, [x1, #4064]
  402b14:	ldr	x1, [x1]
  402b18:	ldr	x1, [x1, #32]
  402b1c:	ldr	x1, [x1, #440]
  402b20:	cbz	x1, 402b30 <tigetstr@plt+0x1720>
  402b24:	ldrb	w2, [x1]
  402b28:	cmp	w2, w22
  402b2c:	b.eq	402cd8 <tigetstr@plt+0x18c8>  // b.none
  402b30:	cmp	w22, #0x1f
  402b34:	b.hi	402c84 <tigetstr@plt+0x1874>  // b.pmore
  402b38:	eor	w3, w22, #0x40
  402b3c:	adrp	x1, 403000 <tigetstr@plt+0x1bf0>
  402b40:	mov	w2, w3
  402b44:	add	x1, x1, #0x5d0
  402b48:	bl	4013e0 <fprintf@plt>
  402b4c:	ldrb	w0, [x20, #17]
  402b50:	ldrb	w21, [x21, #17]
  402b54:	cmp	w21, w0
  402b58:	ccmp	w0, #0x3, #0x0, eq  // eq = none
  402b5c:	b.eq	402c44 <tigetstr@plt+0x1834>  // b.none
  402b60:	adrp	x2, 413000 <tigetstr@plt+0x11bf0>
  402b64:	cmp	w21, w0
  402b68:	adrp	x3, 403000 <tigetstr@plt+0x1bf0>
  402b6c:	adrp	x0, 403000 <tigetstr@plt+0x1bf0>
  402b70:	ldr	x19, [x2, #4008]
  402b74:	add	x0, x0, #0x590
  402b78:	add	x3, x3, #0x588
  402b7c:	adrp	x2, 403000 <tigetstr@plt+0x1bf0>
  402b80:	csel	x3, x3, x0, ne  // ne = any
  402b84:	adrp	x1, 403000 <tigetstr@plt+0x1bf0>
  402b88:	ldr	x0, [x19]
  402b8c:	add	x2, x2, #0x5f8
  402b90:	add	x1, x1, #0x5a0
  402b94:	bl	4013e0 <fprintf@plt>
  402b98:	cbz	w21, 402bf4 <tigetstr@plt+0x17e4>
  402b9c:	cmp	w21, #0x7f
  402ba0:	ldr	x0, [x19]
  402ba4:	b.eq	402d18 <tigetstr@plt+0x1908>  // b.none
  402ba8:	adrp	x1, 413000 <tigetstr@plt+0x11bf0>
  402bac:	ldr	x1, [x1, #4064]
  402bb0:	ldr	x1, [x1]
  402bb4:	ldr	x1, [x1, #32]
  402bb8:	ldr	x1, [x1, #440]
  402bbc:	cbz	x1, 402bcc <tigetstr@plt+0x17bc>
  402bc0:	ldrb	w2, [x1]
  402bc4:	cmp	w2, w21
  402bc8:	b.eq	402cfc <tigetstr@plt+0x18ec>  // b.none
  402bcc:	cmp	w21, #0x1f
  402bd0:	b.hi	402c98 <tigetstr@plt+0x1888>  // b.pmore
  402bd4:	eor	w3, w21, #0x40
  402bd8:	adrp	x1, 403000 <tigetstr@plt+0x1bf0>
  402bdc:	ldp	x19, x20, [sp, #16]
  402be0:	mov	w2, w3
  402be4:	ldp	x21, x22, [sp, #32]
  402be8:	add	x1, x1, #0x5d0
  402bec:	ldp	x29, x30, [sp], #48
  402bf0:	b	4013e0 <fprintf@plt>
  402bf4:	ldr	x3, [x19]
  402bf8:	adrp	x0, 403000 <tigetstr@plt+0x1bf0>
  402bfc:	add	x0, x0, #0x5a8
  402c00:	mov	x2, #0x7                   	// #7
  402c04:	ldp	x19, x20, [sp, #16]
  402c08:	mov	x1, #0x1                   	// #1
  402c0c:	ldp	x21, x22, [sp, #32]
  402c10:	ldp	x29, x30, [sp], #48
  402c14:	b	401350 <fwrite@plt>
  402c18:	ldr	x3, [x19]
  402c1c:	adrp	x0, 403000 <tigetstr@plt+0x1bf0>
  402c20:	mov	x2, #0x7                   	// #7
  402c24:	add	x0, x0, #0x5a8
  402c28:	mov	x1, #0x1                   	// #1
  402c2c:	bl	401350 <fwrite@plt>
  402c30:	ldrb	w21, [x21, #17]
  402c34:	ldrb	w0, [x20, #17]
  402c38:	cmp	w21, w0
  402c3c:	ccmp	w0, #0x3, #0x0, eq  // eq = none
  402c40:	b.ne	402b60 <tigetstr@plt+0x1750>  // b.any
  402c44:	ldp	x19, x20, [sp, #16]
  402c48:	ldp	x21, x22, [sp, #32]
  402c4c:	ldp	x29, x30, [sp], #48
  402c50:	ret
  402c54:	ldr	x3, [x19]
  402c58:	adrp	x0, 403000 <tigetstr@plt+0x1bf0>
  402c5c:	mov	x2, #0x7                   	// #7
  402c60:	mov	x1, #0x1                   	// #1
  402c64:	add	x0, x0, #0x5a8
  402c68:	bl	401350 <fwrite@plt>
  402c6c:	b	402ab0 <tigetstr@plt+0x16a0>
  402c70:	mov	w2, w22
  402c74:	adrp	x1, 403000 <tigetstr@plt+0x1bf0>
  402c78:	add	x1, x1, #0x5e8
  402c7c:	bl	4013e0 <fprintf@plt>
  402c80:	b	402ab0 <tigetstr@plt+0x16a0>
  402c84:	mov	w2, w22
  402c88:	adrp	x1, 403000 <tigetstr@plt+0x1bf0>
  402c8c:	add	x1, x1, #0x5e8
  402c90:	bl	4013e0 <fprintf@plt>
  402c94:	b	402b4c <tigetstr@plt+0x173c>
  402c98:	mov	w2, w21
  402c9c:	adrp	x1, 403000 <tigetstr@plt+0x1bf0>
  402ca0:	ldp	x19, x20, [sp, #16]
  402ca4:	add	x1, x1, #0x5e8
  402ca8:	ldp	x21, x22, [sp, #32]
  402cac:	ldp	x29, x30, [sp], #48
  402cb0:	b	4013e0 <fprintf@plt>
  402cb4:	ldrb	w1, [x1, #1]
  402cb8:	cbnz	w1, 402a90 <tigetstr@plt+0x1680>
  402cbc:	mov	x3, x0
  402cc0:	mov	x2, #0xb                   	// #11
  402cc4:	adrp	x0, 403000 <tigetstr@plt+0x1bf0>
  402cc8:	mov	x1, #0x1                   	// #1
  402ccc:	add	x0, x0, #0x5c0
  402cd0:	bl	401350 <fwrite@plt>
  402cd4:	b	402ab0 <tigetstr@plt+0x16a0>
  402cd8:	ldrb	w1, [x1, #1]
  402cdc:	cbnz	w1, 402b30 <tigetstr@plt+0x1720>
  402ce0:	mov	x3, x0
  402ce4:	mov	x2, #0xb                   	// #11
  402ce8:	adrp	x0, 403000 <tigetstr@plt+0x1bf0>
  402cec:	mov	x1, #0x1                   	// #1
  402cf0:	add	x0, x0, #0x5c0
  402cf4:	bl	401350 <fwrite@plt>
  402cf8:	b	402b4c <tigetstr@plt+0x173c>
  402cfc:	ldrb	w1, [x1, #1]
  402d00:	cbnz	w1, 402bcc <tigetstr@plt+0x17bc>
  402d04:	mov	x3, x0
  402d08:	mov	x2, #0xb                   	// #11
  402d0c:	adrp	x0, 403000 <tigetstr@plt+0x1bf0>
  402d10:	add	x0, x0, #0x5c0
  402d14:	b	402c04 <tigetstr@plt+0x17f4>
  402d18:	mov	x3, x0
  402d1c:	mov	x2, #0x8                   	// #8
  402d20:	adrp	x0, 403000 <tigetstr@plt+0x1bf0>
  402d24:	add	x0, x0, #0x5b0
  402d28:	b	402c04 <tigetstr@plt+0x17f4>
  402d2c:	mov	x3, x0
  402d30:	mov	x2, #0x8                   	// #8
  402d34:	adrp	x0, 403000 <tigetstr@plt+0x1bf0>
  402d38:	mov	x1, #0x1                   	// #1
  402d3c:	add	x0, x0, #0x5b0
  402d40:	bl	401350 <fwrite@plt>
  402d44:	b	402ab0 <tigetstr@plt+0x16a0>
  402d48:	mov	x3, x0
  402d4c:	mov	x2, #0x8                   	// #8
  402d50:	adrp	x0, 403000 <tigetstr@plt+0x1bf0>
  402d54:	mov	x1, #0x1                   	// #1
  402d58:	add	x0, x0, #0x5b0
  402d5c:	bl	401350 <fwrite@plt>
  402d60:	b	402b4c <tigetstr@plt+0x173c>
  402d64:	nop
  402d68:	stp	x29, x30, [sp, #-64]!
  402d6c:	mov	x29, sp
  402d70:	stp	x21, x22, [sp, #32]
  402d74:	add	x22, sp, #0x38
  402d78:	mov	w21, w0
  402d7c:	stp	x19, x20, [sp, #16]
  402d80:	mov	x19, x1
  402d84:	mov	x20, x2
  402d88:	mov	x1, #0x5413                	// #21523
  402d8c:	mov	x2, x22
  402d90:	bl	401400 <ioctl@plt>
  402d94:	ldrh	w0, [sp, #56]
  402d98:	cbz	w0, 402dbc <tigetstr@plt+0x19ac>
  402d9c:	ldrh	w1, [sp, #58]
  402da0:	cbz	w1, 402dac <tigetstr@plt+0x199c>
  402da4:	strh	w0, [x19]
  402da8:	strh	w1, [x20]
  402dac:	ldp	x19, x20, [sp, #16]
  402db0:	ldp	x21, x22, [sp, #32]
  402db4:	ldp	x29, x30, [sp], #64
  402db8:	ret
  402dbc:	ldrh	w0, [sp, #58]
  402dc0:	cbnz	w0, 402dac <tigetstr@plt+0x199c>
  402dc4:	ldrsh	w3, [x19]
  402dc8:	cmp	w3, #0x0
  402dcc:	b.le	402dac <tigetstr@plt+0x199c>
  402dd0:	ldrsh	w4, [x20]
  402dd4:	cmp	w4, #0x0
  402dd8:	b.le	402dac <tigetstr@plt+0x199c>
  402ddc:	mov	x2, x22
  402de0:	mov	w0, w21
  402de4:	mov	x1, #0x5414                	// #21524
  402de8:	strh	w3, [sp, #56]
  402dec:	strh	w4, [sp, #58]
  402df0:	bl	401400 <ioctl@plt>
  402df4:	b	402dac <tigetstr@plt+0x199c>
  402df8:	stp	x29, x30, [sp, #-48]!
  402dfc:	mov	x29, sp
  402e00:	stp	x19, x20, [sp, #16]
  402e04:	mov	x19, x0
  402e08:	stp	x21, x22, [sp, #32]
  402e0c:	adrp	x21, 403000 <tigetstr@plt+0x1bf0>
  402e10:	add	x20, x21, #0x638
  402e14:	add	x1, x20, #0x4
  402e18:	bl	4012f0 <strcmp@plt>
  402e1c:	cbz	w0, 402fa4 <tigetstr@plt+0x1b94>
  402e20:	add	x1, x20, #0x14
  402e24:	mov	x0, x19
  402e28:	bl	4012f0 <strcmp@plt>
  402e2c:	cbz	w0, 402fac <tigetstr@plt+0x1b9c>
  402e30:	ldrb	w22, [x19]
  402e34:	cmp	w22, #0x70
  402e38:	b.eq	402f0c <tigetstr@plt+0x1afc>  // b.none
  402e3c:	add	x20, x21, #0x638
  402e40:	mov	x0, x19
  402e44:	add	x1, x20, #0x34
  402e48:	bl	4012f0 <strcmp@plt>
  402e4c:	cbz	w0, 402fbc <tigetstr@plt+0x1bac>
  402e50:	add	x1, x20, #0x44
  402e54:	mov	x0, x19
  402e58:	bl	4012f0 <strcmp@plt>
  402e5c:	cbz	w0, 402fc4 <tigetstr@plt+0x1bb4>
  402e60:	cmp	w22, #0x70
  402e64:	b.eq	402f28 <tigetstr@plt+0x1b18>  // b.none
  402e68:	add	x20, x21, #0x638
  402e6c:	mov	x0, x19
  402e70:	add	x1, x20, #0x64
  402e74:	bl	4012f0 <strcmp@plt>
  402e78:	cbz	w0, 402fcc <tigetstr@plt+0x1bbc>
  402e7c:	add	x1, x20, #0x74
  402e80:	mov	x0, x19
  402e84:	bl	4012f0 <strcmp@plt>
  402e88:	cbz	w0, 402fd4 <tigetstr@plt+0x1bc4>
  402e8c:	cmp	w22, #0x70
  402e90:	b.eq	402f44 <tigetstr@plt+0x1b34>  // b.none
  402e94:	add	x20, x21, #0x638
  402e98:	mov	x0, x19
  402e9c:	add	x1, x20, #0x94
  402ea0:	bl	4012f0 <strcmp@plt>
  402ea4:	cbz	w0, 402fdc <tigetstr@plt+0x1bcc>
  402ea8:	add	x1, x20, #0xa4
  402eac:	mov	x0, x19
  402eb0:	bl	4012f0 <strcmp@plt>
  402eb4:	cbz	w0, 402fe4 <tigetstr@plt+0x1bd4>
  402eb8:	cmp	w22, #0x70
  402ebc:	b.eq	402f60 <tigetstr@plt+0x1b50>  // b.none
  402ec0:	add	x20, x21, #0x638
  402ec4:	mov	x0, x19
  402ec8:	add	x1, x20, #0xc4
  402ecc:	bl	4012f0 <strcmp@plt>
  402ed0:	cbz	w0, 402fb4 <tigetstr@plt+0x1ba4>
  402ed4:	add	x1, x20, #0xd4
  402ed8:	mov	x0, x19
  402edc:	bl	4012f0 <strcmp@plt>
  402ee0:	cbz	w0, 402fec <tigetstr@plt+0x1bdc>
  402ee4:	cmp	w22, #0x78
  402ee8:	b.ne	402ef8 <tigetstr@plt+0x1ae8>  // b.any
  402eec:	ldrb	w0, [x19, #1]
  402ef0:	cmp	w0, #0x6c
  402ef4:	b.eq	402f7c <tigetstr@plt+0x1b6c>  // b.none
  402ef8:	mov	w0, #0x0                   	// #0
  402efc:	ldp	x19, x20, [sp, #16]
  402f00:	ldp	x21, x22, [sp, #32]
  402f04:	ldp	x29, x30, [sp], #48
  402f08:	ret
  402f0c:	ldrb	w0, [x19, #1]
  402f10:	cmp	w0, #0x6b
  402f14:	b.ne	402e3c <tigetstr@plt+0x1a2c>  // b.any
  402f18:	ldrb	w0, [x19, #2]
  402f1c:	cbnz	w0, 402e3c <tigetstr@plt+0x1a2c>
  402f20:	mov	w1, #0x2                   	// #2
  402f24:	b	402f88 <tigetstr@plt+0x1b78>
  402f28:	ldrb	w0, [x19, #1]
  402f2c:	cmp	w0, #0x6c
  402f30:	b.ne	402e68 <tigetstr@plt+0x1a58>  // b.any
  402f34:	ldrb	w0, [x19, #2]
  402f38:	cbnz	w0, 402e68 <tigetstr@plt+0x1a58>
  402f3c:	mov	w1, #0x5                   	// #5
  402f40:	b	402f88 <tigetstr@plt+0x1b78>
  402f44:	ldrb	w0, [x19, #1]
  402f48:	cmp	w0, #0x78
  402f4c:	b.ne	402e94 <tigetstr@plt+0x1a84>  // b.any
  402f50:	ldrb	w0, [x19, #2]
  402f54:	cbnz	w0, 402e94 <tigetstr@plt+0x1a84>
  402f58:	mov	w1, #0x8                   	// #8
  402f5c:	b	402f88 <tigetstr@plt+0x1b78>
  402f60:	ldrb	w0, [x19, #1]
  402f64:	cmp	w0, #0x6e
  402f68:	b.ne	402ec0 <tigetstr@plt+0x1ab0>  // b.any
  402f6c:	ldrb	w0, [x19, #2]
  402f70:	cbnz	w0, 402ec0 <tigetstr@plt+0x1ab0>
  402f74:	mov	w1, #0xb                   	// #11
  402f78:	b	402f88 <tigetstr@plt+0x1b78>
  402f7c:	ldrb	w0, [x19, #2]
  402f80:	mov	w1, #0xe                   	// #14
  402f84:	cbnz	w0, 402ef8 <tigetstr@plt+0x1ae8>
  402f88:	add	x0, x21, #0x638
  402f8c:	ubfiz	x1, x1, #4, #4
  402f90:	ldp	x19, x20, [sp, #16]
  402f94:	ldr	w0, [x0, x1]
  402f98:	ldp	x21, x22, [sp, #32]
  402f9c:	ldp	x29, x30, [sp], #48
  402fa0:	ret
  402fa4:	mov	w1, #0x0                   	// #0
  402fa8:	b	402f88 <tigetstr@plt+0x1b78>
  402fac:	mov	w1, #0x1                   	// #1
  402fb0:	b	402f88 <tigetstr@plt+0x1b78>
  402fb4:	mov	w1, #0xc                   	// #12
  402fb8:	b	402f88 <tigetstr@plt+0x1b78>
  402fbc:	mov	w1, #0x3                   	// #3
  402fc0:	b	402f88 <tigetstr@plt+0x1b78>
  402fc4:	mov	w1, #0x4                   	// #4
  402fc8:	b	402f88 <tigetstr@plt+0x1b78>
  402fcc:	mov	w1, #0x6                   	// #6
  402fd0:	b	402f88 <tigetstr@plt+0x1b78>
  402fd4:	mov	w1, #0x7                   	// #7
  402fd8:	b	402f88 <tigetstr@plt+0x1b78>
  402fdc:	mov	w1, #0x9                   	// #9
  402fe0:	b	402f88 <tigetstr@plt+0x1b78>
  402fe4:	mov	w1, #0xa                   	// #10
  402fe8:	b	402f88 <tigetstr@plt+0x1b78>
  402fec:	mov	w1, #0xd                   	// #13
  402ff0:	b	402f88 <tigetstr@plt+0x1b78>
  402ff4:	nop
  402ff8:	stp	x29, x30, [sp, #-48]!
  402ffc:	mov	x29, sp
  403000:	stp	x19, x20, [sp, #16]
  403004:	mov	x19, x1
  403008:	str	x21, [sp, #32]
  40300c:	mov	x21, x0
  403010:	bl	401130 <strlen@plt>
  403014:	mov	x20, x0
  403018:	mov	x0, x19
  40301c:	bl	401130 <strlen@plt>
  403020:	cmp	x20, x0
  403024:	b.eq	40303c <tigetstr@plt+0x1c2c>  // b.none
  403028:	mov	w0, #0x0                   	// #0
  40302c:	ldp	x19, x20, [sp, #16]
  403030:	ldr	x21, [sp, #32]
  403034:	ldp	x29, x30, [sp], #48
  403038:	ret
  40303c:	mov	x2, x20
  403040:	mov	x1, x19
  403044:	mov	x0, x21
  403048:	bl	401220 <strncmp@plt>
  40304c:	cmp	w0, #0x0
  403050:	cset	w0, eq  // eq = none
  403054:	ldp	x19, x20, [sp, #16]
  403058:	ldr	x21, [sp, #32]
  40305c:	ldp	x29, x30, [sp], #48
  403060:	ret
  403064:	nop
  403068:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  40306c:	add	x2, x0, #0x1d0
  403070:	ldrb	w0, [x0, #464]
  403074:	cbnz	w0, 40307c <tigetstr@plt+0x1c6c>
  403078:	ret
  40307c:	ldr	w0, [x2, #68]
  403080:	mov	w1, #0x1                   	// #1
  403084:	add	x2, x2, #0x8
  403088:	b	401370 <tcsetattr@plt>
  40308c:	nop
  403090:	stp	x29, x30, [sp, #-64]!
  403094:	mov	x29, sp
  403098:	stp	x21, x22, [sp, #32]
  40309c:	adrp	x21, 414000 <tigetstr@plt+0x12bf0>
  4030a0:	stp	x23, x24, [sp, #48]
  4030a4:	add	x23, x21, #0x1d0
  4030a8:	and	w24, w1, #0xff
  4030ac:	mov	x1, x0
  4030b0:	stp	x19, x20, [sp, #16]
  4030b4:	mov	w20, #0x2                   	// #2
  4030b8:	mov	x19, x0
  4030bc:	mov	w22, w20
  4030c0:	mov	w0, w20
  4030c4:	str	w20, [x23, #68]
  4030c8:	bl	4011c0 <tcgetattr@plt>
  4030cc:	tbnz	w0, #31, 403120 <tigetstr@plt+0x1d10>
  4030d0:	add	x2, x21, #0x1d0
  4030d4:	mov	w0, #0x1                   	// #1
  4030d8:	ldp	x4, x5, [x19]
  4030dc:	add	x1, x2, #0x8
  4030e0:	stp	x4, x5, [x2, #8]
  4030e4:	ldp	x2, x3, [x19, #16]
  4030e8:	stp	x2, x3, [x1, #16]
  4030ec:	ldp	x2, x3, [x19, #32]
  4030f0:	stp	x2, x3, [x1, #32]
  4030f4:	ldr	x2, [x19, #48]
  4030f8:	str	x2, [x1, #48]
  4030fc:	strb	w0, [x21, #464]
  403100:	ldr	w0, [x19, #56]
  403104:	str	w0, [x1, #56]
  403108:	mov	w0, w22
  40310c:	ldp	x19, x20, [sp, #16]
  403110:	ldp	x21, x22, [sp, #32]
  403114:	ldp	x23, x24, [sp, #48]
  403118:	ldp	x29, x30, [sp], #64
  40311c:	ret
  403120:	mov	w0, #0x1                   	// #1
  403124:	mov	x1, x19
  403128:	mov	w22, w0
  40312c:	str	w0, [x23, #68]
  403130:	bl	4011c0 <tcgetattr@plt>
  403134:	tbz	w0, #31, 4030d0 <tigetstr@plt+0x1cc0>
  403138:	mov	x1, x19
  40313c:	mov	w0, #0x0                   	// #0
  403140:	mov	w22, #0x0                   	// #0
  403144:	str	wzr, [x23, #68]
  403148:	bl	4011c0 <tcgetattr@plt>
  40314c:	tbz	w0, #31, 4030d0 <tigetstr@plt+0x1cc0>
  403150:	mov	w1, w20
  403154:	adrp	x0, 403000 <tigetstr@plt+0x1bf0>
  403158:	add	x0, x0, #0x728
  40315c:	bl	401200 <open@plt>
  403160:	str	w0, [x23, #68]
  403164:	mov	w22, w0
  403168:	tbz	w0, #31, 403190 <tigetstr@plt+0x1d80>
  40316c:	cbnz	w24, 4031a0 <tigetstr@plt+0x1d90>
  403170:	adrp	x0, 413000 <tigetstr@plt+0x11bf0>
  403174:	add	x21, x21, #0x1d0
  403178:	ldr	x0, [x0, #4032]
  40317c:	ldr	x0, [x0]
  403180:	bl	4011d0 <fileno@plt>
  403184:	mov	w22, w0
  403188:	str	w0, [x21, #68]
  40318c:	b	403108 <tigetstr@plt+0x1cf8>
  403190:	mov	x1, x19
  403194:	bl	4011c0 <tcgetattr@plt>
  403198:	tbz	w0, #31, 4030d0 <tigetstr@plt+0x1cc0>
  40319c:	b	40316c <tigetstr@plt+0x1d5c>
  4031a0:	bl	4013b0 <__errno_location@plt>
  4031a4:	adrp	x19, 413000 <tigetstr@plt+0x11bf0>
  4031a8:	adrp	x1, 413000 <tigetstr@plt+0x11bf0>
  4031ac:	ldr	w20, [x0]
  4031b0:	ldr	x19, [x19, #4008]
  4031b4:	mov	w0, w20
  4031b8:	ldr	x1, [x1, #4056]
  4031bc:	ldr	x21, [x19]
  4031c0:	ldr	x22, [x1]
  4031c4:	bl	4012a0 <strerror@plt>
  4031c8:	adrp	x3, 403000 <tigetstr@plt+0x1bf0>
  4031cc:	mov	x4, x0
  4031d0:	mov	x2, x22
  4031d4:	add	x3, x3, #0x738
  4031d8:	adrp	x1, 403000 <tigetstr@plt+0x1bf0>
  4031dc:	add	x1, x1, #0x560
  4031e0:	mov	x0, x21
  4031e4:	bl	4013e0 <fprintf@plt>
  4031e8:	bl	403068 <tigetstr@plt+0x1c58>
  4031ec:	ldr	x1, [x19]
  4031f0:	mov	w0, #0xa                   	// #10
  4031f4:	bl	4011a0 <fputc@plt>
  4031f8:	add	w0, w20, #0x4
  4031fc:	bl	401150 <exit@plt>
  403200:	stp	x29, x30, [sp, #-32]!
  403204:	mov	x2, #0x3c                  	// #60
  403208:	mov	x29, sp
  40320c:	str	x19, [sp, #16]
  403210:	mov	x19, x1
  403214:	mov	x1, x0
  403218:	mov	x0, x19
  40321c:	bl	4012e0 <memcmp@plt>
  403220:	cbnz	w0, 403230 <tigetstr@plt+0x1e20>
  403224:	ldr	x19, [sp, #16]
  403228:	ldp	x29, x30, [sp], #32
  40322c:	ret
  403230:	mov	x2, x19
  403234:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  403238:	ldr	x19, [sp, #16]
  40323c:	mov	w1, #0x1                   	// #1
  403240:	ldp	x29, x30, [sp], #32
  403244:	ldr	w0, [x0, #532]
  403248:	b	401370 <tcsetattr@plt>
  40324c:	nop
  403250:	stp	x29, x30, [sp, #-64]!
  403254:	mov	x29, sp
  403258:	stp	x19, x20, [sp, #16]
  40325c:	adrp	x20, 413000 <tigetstr@plt+0x11bf0>
  403260:	add	x20, x20, #0xda8
  403264:	stp	x21, x22, [sp, #32]
  403268:	adrp	x21, 413000 <tigetstr@plt+0x11bf0>
  40326c:	add	x21, x21, #0xda0
  403270:	sub	x20, x20, x21
  403274:	mov	w22, w0
  403278:	stp	x23, x24, [sp, #48]
  40327c:	mov	x23, x1
  403280:	mov	x24, x2
  403284:	bl	4010f0 <strlen@plt-0x40>
  403288:	cmp	xzr, x20, asr #3
  40328c:	b.eq	4032b8 <tigetstr@plt+0x1ea8>  // b.none
  403290:	asr	x20, x20, #3
  403294:	mov	x19, #0x0                   	// #0
  403298:	ldr	x3, [x21, x19, lsl #3]
  40329c:	mov	x2, x24
  4032a0:	add	x19, x19, #0x1
  4032a4:	mov	x1, x23
  4032a8:	mov	w0, w22
  4032ac:	blr	x3
  4032b0:	cmp	x20, x19
  4032b4:	b.ne	403298 <tigetstr@plt+0x1e88>  // b.any
  4032b8:	ldp	x19, x20, [sp, #16]
  4032bc:	ldp	x21, x22, [sp, #32]
  4032c0:	ldp	x23, x24, [sp, #48]
  4032c4:	ldp	x29, x30, [sp], #64
  4032c8:	ret
  4032cc:	nop
  4032d0:	ret

Disassembly of section .fini:

00000000004032d4 <.fini>:
  4032d4:	stp	x29, x30, [sp, #-16]!
  4032d8:	mov	x29, sp
  4032dc:	ldp	x29, x30, [sp], #16
  4032e0:	ret
