//
// Generated by Microsoft (R) D3D Shader Disassembler
//
//   using 3Dmigoto v1.3.16 on Thu Jun 29 22:53:52 2023
//
//
// Input signature:
//
// Name                 Index   Mask Register SysValue  Format   Used
// -------------------- ----- ------ -------- -------- ------- ------
// TEXCOORD                 0   xyzw        0     NONE   float   xyzw
// TEXCOORD                 1   xyzw        1     NONE   float   xyz
// TEXCOORD                 2   xyzw        2     NONE   float   x z
// POSITION                 0   xyz         3     NONE   float   xyz
// POSITION                 1   xy          4     NONE   float   xy
// POSITION                 2   xyz         5     NONE   float   xyz
// SV_VERTEXID              0   x           6   VERTID    uint
// SV_InstanceID            0   x           7   INSTID    uint
//
//
// Output signature:
//
// Name                 Index   Mask Register SysValue  Format   Used
// -------------------- ----- ------ -------- -------- ------- ------
// TEXCOORD                 0   xyzw        0     NONE   float   xyzw
// TEXCOORD                 1   xyz         1     NONE   float   xyz
// TEXCOORD                 3      w        1     NONE   float      w
// TEXCOORD                 2   xyz         2     NONE   float   xyz
// SV_POSITION              0   xyzw        3      POS   float   xyzw
//
vs_5_0
dcl_globalFlags refactoringAllowed
dcl_constantbuffer cb0[114], immediateIndexed
dcl_constantbuffer cb12[8], immediateIndexed
dcl_constantbuffer cb1[7], immediateIndexed
dcl_input v0.xyzw
dcl_input v1.xyz
dcl_input v2.xz
dcl_input v3.xyz
dcl_input v4.xy
dcl_input v5.xyz
dcl_output o0.xyzw
dcl_output o1.xyz
dcl_output o1.w
dcl_output o2.xyz
dcl_output_siv o3.xyzw, position
dcl_temps 7
mov r0.z, cb1[1].z
mov r0.x, cb1[2].z
mov r0.y, cb1[0].z
dp3 r0.w, v0.xyzx, v0.xyzx
rsq r0.w, r0.w
mul r1.xyz, r0.wwww, v0.xyzx
mul r2.xyz, r0.xyzx, r1.yzxy
mad r0.xyz, r0.zxyz, r1.zxyz, -r2.xyzx
dp3 r0.w, r0.xyzx, r0.xyzx
rsq r1.w, r0.w
lt r0.w, l(0.001000), r0.w
mul r0.xyz, r0.xyzx, r1.wwww
mov r2.x, cb1[0].y
mov r2.y, cb1[1].y
mov r2.z, cb1[2].y
movc r0.xyz, r0.wwww, r0.xyzx, r2.xyzx
mul r2.xyz, r0.yzxy, r1.zxyz
mad r2.xyz, r1.yzxy, r0.zxyz, -r2.xyzx
mad r3.xyz, v3.xyzx, cb1[4].xyzx, cb1[5].xyzx
mul r3.xyz, r3.xyzx, l(0.060000, 0.030000, 0.060000, 0.000000)
mul r4.xyz, r0.xyzx, r3.yyyy
mul r0.xyz, r0.xyzx, v5.yyyy
mad r0.xyz, v5.xxxx, r1.xyzx, r0.xyzx
mad r1.xyz, r3.xxxx, r1.xyzx, r4.xyzx
mad r1.xyz, r3.zzzz, r2.xyzx, r1.xyzx
mad r0.xyz, v5.zzzz, r2.xyzx, r0.xyzx
add r0.w, v2.x, l(1.570500)
mul r0.w, r0.w, l(0.500000)
sincos r2.x, r3.x, r0.w
mul r4.xyz, r1.xyzx, r3.xxxx
mov r4.w, l(0)
mul r2.xyz, r2.xxxx, l(0.000000, 1.000000, 0.000000, 0.000000)
mul r5.xyzw, r1.yzxy, -r2.zzyy
mad r1.xyz, -r1.zxyz, -r2.yzzy, r5.xyzx
mov r1.w, -r5.w
add r1.xyzw, r4.xyzw, r1.xyzw
mul r3.yzw, r1.yyzx, r2.zzzy
mad r3.yzw, r2.yyzz, r1.zzxy, -r3.yyzw
mad r1.xyz, r3.xxxx, r1.xyzx, r3.yzwy
mad r1.xyz, r1.wwww, r2.zyzz, r1.xyzx
add r1.xyz, r1.xyzx, v1.xyzx
mul r3.yzw, r1.yyyy, cb1[1].xxyz
mad r1.xyw, cb1[0].xyxz, r1.xxxx, r3.yzyw
mad r1.xyz, cb1[2].xyzx, r1.zzzz, r1.xywx
add r1.xyz, r1.xyzx, cb1[3].xyzx
mul r4.xyzw, r1.yyyy, cb12[1].xyzw
mad r4.xyzw, cb12[0].xyzw, r1.xxxx, r4.xyzw
mad r4.xyzw, cb12[2].xyzw, r1.zzzz, r4.xyzw
add o2.xyz, -r1.xyzx, cb12[7].xyzx
add r1.xyzw, r4.xyzw, cb12[3].xyzw
mov o0.w, r1.w
mul r0.w, cb0[7].y, cb0[113].x
lt r2.w, l(0.999000), v0.w
movc r0.w, r2.w, l(0), r0.w
mov o0.z, r0.w
lt r0.w, r0.w, l(0.000001)
mad o0.xy, v4.xyxx, cb1[6].xyxx, cb1[6].zwzz
mul r4.xyz, r0.xyzx, r3.xxxx
mul r5.xyzw, r0.yzxy, -r2.zzyy
mad r6.xyz, -r0.zxyz, -r2.yzzy, r5.xyzx
mov r6.w, -r5.w
mov r4.w, l(0)
add r4.xyzw, r4.xyzw, r6.xyzw
mul r0.xyz, r2.zzyz, r4.yzxy
mad r0.xyz, r2.yzzy, r4.zxyz, -r0.xyzx
mad r0.xyz, r3.xxxx, r4.xyzx, r0.xyzx
mad r0.xyz, r4.wwww, r2.xyzx, r0.xyzx
mul r2.xyz, r0.yyyy, cb1[1].xyzx
mad r2.xyz, cb1[0].xyzx, r0.xxxx, r2.xyzx
mad o1.xyz, cb1[2].xyzx, r0.zzzz, r2.xyzx
mov o1.w, v2.z
lt r0.x, v2.z, l(0.000001)
or r0.x, r0.x, r0.w
movc o3.xyzw, r0.xxxx, l(10000.000000,10000.000000,-10000.000000,1.000000), r1.xyzw
ret
// Approximately 0 instruction slots used
