0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_18/solution1/sim/verilog/AESL_axi_s_in1.v,1679578996,systemVerilog,,,,AESL_axi_s_in1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_18/solution1/sim/verilog/AESL_axi_s_in2.v,1679578996,systemVerilog,,,,AESL_axi_s_in2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_18/solution1/sim/verilog/AESL_axi_s_op.v,1679578996,systemVerilog,,,,AESL_axi_s_op,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_18/solution1/sim/verilog/AESL_axi_s_out_r.v,1679578996,systemVerilog,,,,AESL_axi_s_out_r,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_18/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v,1679578996,systemVerilog,,,,AESL_deadlock_idx0_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_18/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v,1679578996,systemVerilog,,,,AESL_deadlock_kernel_monitor_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_18/solution1/sim/verilog/AESL_fifo.v,1679578996,systemVerilog,,,,fifo,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_18/solution1/sim/verilog/csv_file_dump.svh,1679578996,verilog,,,,,,,,,,,,
C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_18/solution1/sim/verilog/dataflow_monitor.sv,1679578996,systemVerilog,C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_18/solution1/sim/verilog/nodf_module_interface.svh,,C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_18/solution1/sim/verilog/dump_file_agent.svh;C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_18/solution1/sim/verilog/csv_file_dump.svh;C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_18/solution1/sim/verilog/sample_agent.svh;C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_18/solution1/sim/verilog/sample_manager.svh;C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_18/solution1/sim/verilog/nodf_module_interface.svh;C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_18/solution1/sim/verilog/nodf_module_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_18/solution1/sim/verilog/dump_file_agent.svh,1679578996,verilog,,,,,,,,,,,,
C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_18/solution1/sim/verilog/fifo_para.vh,1679578996,verilog,,,,,,,,,,,,
C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_18/solution1/sim/verilog/integer_alu.autotb.v,1679578996,systemVerilog,,,C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_18/solution1/sim/verilog/fifo_para.vh,apatb_integer_alu_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_18/solution1/sim/verilog/integer_alu.v,1679578947,systemVerilog,,,,integer_alu,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_18/solution1/sim/verilog/integer_alu_mul_8s_8s_16_1_1.v,1679578947,systemVerilog,,,,integer_alu_mul_8s_8s_16_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_18/solution1/sim/verilog/integer_alu_regslice_both.v,1679578948,systemVerilog,,,,integer_alu_regslice_both;integer_alu_regslice_both_w1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_18/solution1/sim/verilog/integer_alu_sdiv_9s_8s_9_13_1.v,1679578947,systemVerilog,,,,integer_alu_sdiv_9s_8s_9_13_1;integer_alu_sdiv_9s_8s_9_13_1_divider,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_18/solution1/sim/verilog/nodf_module_interface.svh,1679578996,verilog,,,,nodf_module_intf,,,,,,,,
C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_18/solution1/sim/verilog/nodf_module_monitor.svh,1679578996,verilog,,,,,,,,,,,,
C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_18/solution1/sim/verilog/sample_agent.svh,1679578996,verilog,,,,,,,,,,,,
C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_18/solution1/sim/verilog/sample_manager.svh,1679578996,verilog,,,,,,,,,,,,
