INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_2/project_2.sim/sim_1/impl/timing/xsim/tb_sd_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sequence_detector
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_2/project_2.srcs/sim_1/new/tb_sd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_sd
