Synthesizing design: customLogicTLD.sv
dc_shell-t -x "source -echo do_mapping.tcl"
                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
               Version K-2015.06-SP1 for linux64 - Jul 21, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/ecegrid/a/mg50/.synopsys_dv_prefs.tcl
# Step 1:  Read in the source file
analyze -format sverilog -lib WORK {address_calc.sv brightnessFilter.sv controlUnit.sv debayer.sv delaySingleClock.sv filterTopLevel.sv flex_counter.sv i_col_counter.sv i_wr_counter.sv j_row_counter.sv rggb.sv risingEdgeDetector.sv sdram_address_calc.sv sram_address_calc.sv sram_simulation.sv wbuffer.sv horblur.sv whiteBalance.sv customLogicTLD.sv}
Running PRESTO HDLC
Compiling source file ./source/address_calc.sv
Compiling source file ./source/brightnessFilter.sv
Compiling source file ./source/controlUnit.sv
Warning:  ./source/controlUnit.sv:59: Using default enum base size of 32. (VER-533)
Compiling source file ./source/debayer.sv
Compiling source file ./source/delaySingleClock.sv
Compiling source file ./source/filterTopLevel.sv
Compiling source file ./source/flex_counter.sv
Compiling source file ./source/i_col_counter.sv
Compiling source file ./source/i_wr_counter.sv
Compiling source file ./source/j_row_counter.sv
Compiling source file ./source/rggb.sv
Compiling source file ./source/risingEdgeDetector.sv
Compiling source file ./source/sdram_address_calc.sv
Compiling source file ./source/sram_address_calc.sv
Compiling source file ./source/sram_simulation.sv
Compiling source file ./source/wbuffer.sv
Compiling source file ./source/horblur.sv
Compiling source file ./source/whiteBalance.sv
Compiling source file ./source/customLogicTLD.sv
Presto compilation completed successfully.
Loading db file '/package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db'
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/dw_foundation.sldb'
elaborate customLogicTLD -lib WORK
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/gtech.db'
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/standard.sldb'
  Loading link library 'osu05_stdcells'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'customLogicTLD'.
Information: Building the design 'risingEdgeDetector'. (HDL-193)

Inferred memory devices in process
	in routine risingEdgeDetector line 18 in file
		'./source/risingEdgeDetector.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       v2_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       v1_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'delaySingleClock'. (HDL-193)

Inferred memory devices in process
	in routine delaySingleClock line 18 in file
		'./source/delaySingleClock.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'i_wr_counter'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'i_col_counter'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'j_row_counter'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'address_calc'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'controlUnit'. (HDL-193)

Statistics for case statements in always block at line 98 in file
	'./source/controlUnit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           103            |     no/auto      |
===============================================

Statistics for case statements in always block at line 351 in file
	'./source/controlUnit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           353            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine controlUnit line 339 in file
		'./source/controlUnit.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine controlUnit line 351 in file
		'./source/controlUnit.sv'.
==================================================================================
|       Register Name        | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
|        mode_WB_reg         | Latch |   3   |  Y  | N  | N  | N  | -  | -  | -  |
|       mode_sram_reg        | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|  mode_addr_calc_sram_reg   | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|  mode_addr_calc_sdram_reg  | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|        enable_i_reg        | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|        enable_j_reg        | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|      enable_i_wr_reg       | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
| enable_addr_calc_sram_reg  | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
| enable_addr_calc_sdram_reg | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|       enable_WB_reg        | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|      enable_sram_reg       | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|     read_en_sdram_reg      | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|     write_en_sdram_reg     | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|      finish_flag_reg       | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
==================================================================================
Warning:  ./source/controlUnit.sv:351: Netlist for always_comb block contains a latch. (ELAB-974)
Presto compilation completed successfully.
Information: Building the design 'wbuffer'. (HDL-193)

Inferred memory devices in process
	in routine wbuffer line 31 in file
		'./source/wbuffer.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    wb_4_curr_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    wb_1_curr_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    wb_2_curr_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    wb_3_curr_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'rggb'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'filterTopLevel'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'flex_counter' instantiated from design 'i_wr_counter' with
	the parameters "NUM_CNT_BITS=13". (HDL-193)

Inferred memory devices in process
	in routine flex_counter_NUM_CNT_BITS13 line 26 in file
		'./source/flex_counter.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  rollover_flag_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    count_out_reg    | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'sdram_address_calc'. (HDL-193)

Inferred memory devices in process
	in routine sdram_address_calc line 29 in file
		'./source/sdram_address_calc.sv'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| finish_address_reg_reg | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
| start_address_reg_reg  | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
==================================================================================
Presto compilation completed successfully.
Information: Building the design 'sram_address_calc'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'brightnessFilter'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'debayer'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'horblur'. (HDL-193)

Inferred memory devices in process
	in routine horblur line 52 in file
		'./source/horblur.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       B_7_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       R_1_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       R_2_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       R_3_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       R_4_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       R_5_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       R_6_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       R_7_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       G_1_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       G_2_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       G_3_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       G_4_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       G_5_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       G_6_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       G_7_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       B_1_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       B_2_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       B_3_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       B_4_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       B_5_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       B_6_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'whiteBalance'. (HDL-193)
Presto compilation completed successfully.
uniquify
Information: Uniquified 5 instances of design 'flex_counter_NUM_CNT_BITS13'. (OPT-1056)
# Step 2: Set design constraints
# Uncomment below to set timing, area, power, etc. constraints
# set_max_delay <delay> -from "<input>" -to "<output>"
# set_max_area <area>
# set_max_total_power <power> mW
# Step 3: Compile the design
compile -map_effort medium
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.1 |     *     |
| Licensed DW Building Blocks        | K-2015.06-DWBB_201506.1 |     *     |
============================================================================


Information: There are 223 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'whiteBalance'
  Processing 'horblur'
  Processing 'debayer'
  Processing 'brightnessFilter'
  Processing 'filterTopLevel'
  Processing 'rggb'
  Processing 'wbuffer'
  Processing 'controlUnit'
Information: The register 'state_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'flex_counter_NUM_CNT_BITS13_0'
  Processing 'sram_address_calc'
  Processing 'sdram_address_calc'
  Processing 'address_calc'
  Processing 'j_row_counter'
  Processing 'i_col_counter'
  Processing 'i_wr_counter'
  Processing 'delaySingleClock'
  Processing 'risingEdgeDetector'
  Processing 'customLogicTLD'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Design 'customLogicTLD' has no optimization constraints set. (OPT-108)

  Beginning Implementation Selection
  ----------------------------------
  Mapping 'whiteBalance_DW_mult_uns_0'
  Mapping 'whiteBalance_DW_mult_uns_1'
  Mapping 'whiteBalance_DW_mult_uns_2'
  Processing 'horblur_DW01_add_0'
  Processing 'horblur_DW01_add_1'
  Processing 'horblur_DW01_add_2'
  Processing 'horblur_DW01_add_3'
  Processing 'horblur_DW01_add_4'
  Processing 'horblur_DW01_add_5'
  Processing 'horblur_DW01_add_6'
  Processing 'horblur_DW01_add_7'
  Processing 'horblur_DW01_add_8'
  Processing 'horblur_DW01_add_9'
  Processing 'horblur_DW01_add_10'
  Processing 'horblur_DW01_add_11'
  Processing 'horblur_DW01_add_12'
  Processing 'horblur_DW01_add_13'
  Processing 'horblur_DW01_add_14'
  Processing 'horblur_DW01_add_15'
  Processing 'horblur_DW01_add_16'
  Processing 'horblur_DW01_add_17'
  Processing 'horblur_DW01_add_18'
  Processing 'horblur_DW01_add_19'
  Processing 'horblur_DW01_add_20'
  Processing 'debayer_DW01_add_0'
  Processing 'brightnessFilter_DW01_add_0'
  Processing 'brightnessFilter_DW01_add_1'
  Processing 'brightnessFilter_DW01_add_2'
  Processing 'sram_address_calc_DW01_add_0'
  Processing 'sram_address_calc_DW01_dec_0'
  Processing 'flex_counter_NUM_CNT_BITS13_0_DW01_cmp6_0'
  Processing 'flex_counter_NUM_CNT_BITS13_0_DW01_inc_0'
  Processing 'flex_counter_NUM_CNT_BITS13_1_DW01_cmp6_0'
  Processing 'flex_counter_NUM_CNT_BITS13_1_DW01_inc_0'
  Processing 'sdram_address_calc_DW01_inc_0'
  Processing 'j_row_counter_DW01_dec_0'
  Processing 'flex_counter_NUM_CNT_BITS13_2_DW01_cmp6_0'
  Processing 'flex_counter_NUM_CNT_BITS13_2_DW01_inc_0'
  Processing 'flex_counter_NUM_CNT_BITS13_3_DW01_cmp6_0'
  Processing 'flex_counter_NUM_CNT_BITS13_3_DW01_inc_0'
  Processing 'i_wr_counter_DW01_dec_0'
  Processing 'flex_counter_NUM_CNT_BITS13_4_DW01_cmp6_0'
  Processing 'flex_counter_NUM_CNT_BITS13_4_DW01_inc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Structuring 'flex_counter_NUM_CNT_BITS13_3'
  Mapping 'flex_counter_NUM_CNT_BITS13_3'
  Structuring 'flex_counter_NUM_CNT_BITS13_2'
  Mapping 'flex_counter_NUM_CNT_BITS13_2'
  Structuring 'flex_counter_NUM_CNT_BITS13_1'
  Mapping 'flex_counter_NUM_CNT_BITS13_1'
  Structuring 'flex_counter_NUM_CNT_BITS13_0'
  Mapping 'flex_counter_NUM_CNT_BITS13_0'
  Structuring 'whiteBalance'
  Mapping 'whiteBalance'
  Structuring 'horblur'
  Mapping 'horblur'
  Structuring 'brightnessFilter'
  Mapping 'brightnessFilter'
  Structuring 'sram_address_calc'
  Mapping 'sram_address_calc'
  Structuring 'sdram_address_calc'
  Mapping 'sdram_address_calc'
  Structuring 'flex_counter_NUM_CNT_BITS13_4'
  Mapping 'flex_counter_NUM_CNT_BITS13_4'
  Structuring 'filterTopLevel'
  Mapping 'filterTopLevel'
  Structuring 'rggb'
  Mapping 'rggb'
  Structuring 'wbuffer'
  Mapping 'wbuffer'
  Structuring 'controlUnit'
  Mapping 'controlUnit'
  Structuring 'risingEdgeDetector'
  Mapping 'risingEdgeDetector'

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:10 1365048.0      0.00       0.0       8.6                          
    0:00:10 1365048.0      0.00       0.0       8.6                          
    0:00:10 1365048.0      0.00       0.0       8.6                          
    0:00:10 1365048.0      0.00       0.0       8.6                          
    0:00:10 1365048.0      0.00       0.0       8.6                          
    0:00:10 1359936.0      0.00       0.0       8.6                          
    0:00:10 1359936.0      0.00       0.0       8.6                          
    0:00:10 1359936.0      0.00       0.0       8.6                          
    0:00:10 1359936.0      0.00       0.0       8.6                          
    0:00:10 1359936.0      0.00       0.0       8.6                          
    0:00:10 1360584.0      0.00       0.0       5.5                          
    0:00:10 1361376.0      0.00       0.0       4.0                          
    0:00:10 1361808.0      0.00       0.0       3.3                          
    0:00:10 1362528.0      0.00       0.0       2.7                          
    0:00:10 1362744.0      0.00       0.0       2.7                          
    0:00:10 1362960.0      0.00       0.0       2.6                          
    0:00:10 1363176.0      0.00       0.0       2.6                          
    0:00:10 1363392.0      0.00       0.0       2.6                          
    0:00:10 1363392.0      0.00       0.0       2.6                          
    0:00:10 1363392.0      0.00       0.0       2.6                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:10 1363392.0      0.00       0.0       2.6                          
    0:00:10 1363392.0      0.00       0.0       2.6                          
    0:00:10 1363392.0      0.00       0.0       2.6                          


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:10 1363392.0      0.00       0.0       2.6                          
    0:00:10 1364256.0      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:10 1364256.0      0.00       0.0       0.0                          
    0:00:10 1364256.0      0.00       0.0       0.0                          
    0:00:10 1359360.0      0.00       0.0       0.0                          
    0:00:10 1359000.0      0.00       0.0       0.0                          
    0:00:10 1359000.0      0.00       0.0       0.0                          
    0:00:10 1359000.0      0.00       0.0       0.0                          
    0:00:10 1359000.0      0.00       0.0       0.0                          
    0:00:10 1359000.0      0.00       0.0       0.0                          
    0:00:10 1359000.0      0.00       0.0       0.0                          
    0:00:10 1359000.0      0.00       0.0       0.0                          
    0:00:10 1359000.0      0.00       0.0       0.0                          
    0:00:10 1359000.0      0.00       0.0       0.0                          
Loading db file '/package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
# Step 4: Output reports
report_timing -path full -delay max -max_paths 1 -nworst 1 > reports/customLogicTLD.rep
report_area >> reports/customLogicTLD.rep
report_power -hier >> reports/customLogicTLD.rep
# Step 5: Output final VHDL and Verilog files
write_file -format verilog -hierarchy -output "mapped/customLogicTLD.v"
Writing verilog file '/home/ecegrid/a/mg50/Documents/ece_337_project/mapped/customLogicTLD.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 1 nets to module debayer using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 18 nets to module horblur using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 24 nets to module whiteBalance using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 24 nets to module filterTopLevel using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 24 nets to module customLogicTLD using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
echo "\nScript Done\n"

Script Done

echo "\nChecking Design\n"

Checking Design

check_design
 
****************************************
check_design summary:
Version:     K-2015.06-SP1
Date:        Wed Dec 16 22:31:22 2015
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                    286
    Unconnected ports (LINT-28)                                   182
    Feedthrough (LINT-29)                                          59
    Shorted outputs (LINT-31)                                      21
    Constant outputs (LINT-52)                                     24

Cells                                                             192
    Connected to power or ground (LINT-32)                        163
    Nets connected to multiple pins on same cell (LINT-33)         29
--------------------------------------------------------------------------------

Warning: In design 'brightnessFilter', port 'in[15]' is not connected to any nets. (LINT-28)
Warning: In design 'brightnessFilter', port 'in[14]' is not connected to any nets. (LINT-28)
Warning: In design 'brightnessFilter', port 'in[13]' is not connected to any nets. (LINT-28)
Warning: In design 'brightnessFilter', port 'in[12]' is not connected to any nets. (LINT-28)
Warning: In design 'brightnessFilter', port 'in[11]' is not connected to any nets. (LINT-28)
Warning: In design 'brightnessFilter', port 'in[10]' is not connected to any nets. (LINT-28)
Warning: In design 'brightnessFilter', port 'in[9]' is not connected to any nets. (LINT-28)
Warning: In design 'brightnessFilter', port 'in[8]' is not connected to any nets. (LINT-28)
Warning: In design 'horblur', port 'data[31]' is not connected to any nets. (LINT-28)
Warning: In design 'horblur', port 'data[30]' is not connected to any nets. (LINT-28)
Warning: In design 'horblur', port 'data[29]' is not connected to any nets. (LINT-28)
Warning: In design 'horblur', port 'data[28]' is not connected to any nets. (LINT-28)
Warning: In design 'horblur', port 'data[27]' is not connected to any nets. (LINT-28)
Warning: In design 'horblur', port 'data[26]' is not connected to any nets. (LINT-28)
Warning: In design 'horblur', port 'data[25]' is not connected to any nets. (LINT-28)
Warning: In design 'horblur', port 'data[24]' is not connected to any nets. (LINT-28)
Warning: In design 'whiteBalance', port 'white[31]' is not connected to any nets. (LINT-28)
Warning: In design 'whiteBalance', port 'white[30]' is not connected to any nets. (LINT-28)
Warning: In design 'whiteBalance', port 'white[29]' is not connected to any nets. (LINT-28)
Warning: In design 'whiteBalance', port 'white[28]' is not connected to any nets. (LINT-28)
Warning: In design 'whiteBalance', port 'white[27]' is not connected to any nets. (LINT-28)
Warning: In design 'whiteBalance', port 'white[26]' is not connected to any nets. (LINT-28)
Warning: In design 'whiteBalance', port 'white[25]' is not connected to any nets. (LINT-28)
Warning: In design 'whiteBalance', port 'white[24]' is not connected to any nets. (LINT-28)
Warning: In design 'whiteBalance', port 'white[16]' is not connected to any nets. (LINT-28)
Warning: In design 'whiteBalance', port 'white[8]' is not connected to any nets. (LINT-28)
Warning: In design 'whiteBalance', port 'white[0]' is not connected to any nets. (LINT-28)
Warning: In design 'horblur_DW01_add_0', port 'A[10]' is not connected to any nets. (LINT-28)
Warning: In design 'horblur_DW01_add_0', port 'B[10]' is not connected to any nets. (LINT-28)
Warning: In design 'horblur_DW01_add_0', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'horblur_DW01_add_0', port 'SUM[2]' is not connected to any nets. (LINT-28)
Warning: In design 'horblur_DW01_add_0', port 'SUM[1]' is not connected to any nets. (LINT-28)
Warning: In design 'horblur_DW01_add_0', port 'SUM[0]' is not connected to any nets. (LINT-28)
Warning: In design 'horblur_DW01_add_0', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'horblur_DW01_add_1', port 'A[10]' is not connected to any nets. (LINT-28)
Warning: In design 'horblur_DW01_add_1', port 'A[9]' is not connected to any nets. (LINT-28)
Warning: In design 'horblur_DW01_add_1', port 'B[10]' is not connected to any nets. (LINT-28)
Warning: In design 'horblur_DW01_add_1', port 'B[9]' is not connected to any nets. (LINT-28)
Warning: In design 'horblur_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'horblur_DW01_add_1', port 'SUM[10]' is not connected to any nets. (LINT-28)
Warning: In design 'horblur_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'horblur_DW01_add_2', port 'A[10]' is not connected to any nets. (LINT-28)
Warning: In design 'horblur_DW01_add_2', port 'A[9]' is not connected to any nets. (LINT-28)
Warning: In design 'horblur_DW01_add_2', port 'B[10]' is not connected to any nets. (LINT-28)
Warning: In design 'horblur_DW01_add_2', port 'B[9]' is not connected to any nets. (LINT-28)
Warning: In design 'horblur_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'horblur_DW01_add_2', port 'SUM[10]' is not connected to any nets. (LINT-28)
Warning: In design 'horblur_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'horblur_DW01_add_5', port 'A[9]' is not connected to any nets. (LINT-28)
Warning: In design 'horblur_DW01_add_5', port 'A[8]' is not connected to any nets. (LINT-28)
Warning: In design 'horblur_DW01_add_5', port 'B[9]' is not connected to any nets. (LINT-28)
Warning: In design 'horblur_DW01_add_5', port 'B[8]' is not connected to any nets. (LINT-28)
Warning: In design 'horblur_DW01_add_5', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'horblur_DW01_add_5', port 'SUM[9]' is not connected to any nets. (LINT-28)
Warning: In design 'horblur_DW01_add_5', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'horblur_DW01_add_6', port 'A[8]' is not connected to any nets. (LINT-28)
Warning: In design 'horblur_DW01_add_6', port 'B[8]' is not connected to any nets. (LINT-28)
Warning: In design 'horblur_DW01_add_6', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'horblur_DW01_add_6', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'horblur_DW01_add_7', port 'A[10]' is not connected to any nets. (LINT-28)
Warning: In design 'horblur_DW01_add_7', port 'B[10]' is not connected to any nets. (LINT-28)
Warning: In design 'horblur_DW01_add_7', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'horblur_DW01_add_7', port 'SUM[2]' is not connected to any nets. (LINT-28)
Warning: In design 'horblur_DW01_add_7', port 'SUM[1]' is not connected to any nets. (LINT-28)
Warning: In design 'horblur_DW01_add_7', port 'SUM[0]' is not connected to any nets. (LINT-28)
Warning: In design 'horblur_DW01_add_7', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'horblur_DW01_add_8', port 'A[10]' is not connected to any nets. (LINT-28)
Warning: In design 'horblur_DW01_add_8', port 'A[9]' is not connected to any nets. (LINT-28)
Warning: In design 'horblur_DW01_add_8', port 'B[10]' is not connected to any nets. (LINT-28)
Warning: In design 'horblur_DW01_add_8', port 'B[9]' is not connected to any nets. (LINT-28)
Warning: In design 'horblur_DW01_add_8', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'horblur_DW01_add_8', port 'SUM[10]' is not connected to any nets. (LINT-28)
Warning: In design 'horblur_DW01_add_8', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'horblur_DW01_add_9', port 'A[10]' is not connected to any nets. (LINT-28)
Warning: In design 'horblur_DW01_add_9', port 'A[9]' is not connected to any nets. (LINT-28)
Warning: In design 'horblur_DW01_add_9', port 'B[10]' is not connected to any nets. (LINT-28)
Warning: In design 'horblur_DW01_add_9', port 'B[9]' is not connected to any nets. (LINT-28)
Warning: In design 'horblur_DW01_add_9', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'horblur_DW01_add_9', port 'SUM[10]' is not connected to any nets. (LINT-28)
Warning: In design 'horblur_DW01_add_9', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'horblur_DW01_add_12', port 'A[9]' is not connected to any nets. (LINT-28)
Warning: In design 'horblur_DW01_add_12', port 'A[8]' is not connected to any nets. (LINT-28)
Warning: In design 'horblur_DW01_add_12', port 'B[9]' is not connected to any nets. (LINT-28)
Warning: In design 'horblur_DW01_add_12', port 'B[8]' is not connected to any nets. (LINT-28)
Warning: In design 'horblur_DW01_add_12', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'horblur_DW01_add_12', port 'SUM[9]' is not connected to any nets. (LINT-28)
Warning: In design 'horblur_DW01_add_12', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'horblur_DW01_add_13', port 'A[8]' is not connected to any nets. (LINT-28)
Warning: In design 'horblur_DW01_add_13', port 'B[8]' is not connected to any nets. (LINT-28)
Warning: In design 'horblur_DW01_add_13', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'horblur_DW01_add_13', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'horblur_DW01_add_14', port 'A[10]' is not connected to any nets. (LINT-28)
Warning: In design 'horblur_DW01_add_14', port 'B[10]' is not connected to any nets. (LINT-28)
Warning: In design 'horblur_DW01_add_14', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'horblur_DW01_add_14', port 'SUM[2]' is not connected to any nets. (LINT-28)
Warning: In design 'horblur_DW01_add_14', port 'SUM[1]' is not connected to any nets. (LINT-28)
Warning: In design 'horblur_DW01_add_14', port 'SUM[0]' is not connected to any nets. (LINT-28)
Warning: In design 'horblur_DW01_add_14', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'horblur_DW01_add_15', port 'A[10]' is not connected to any nets. (LINT-28)
Warning: In design 'horblur_DW01_add_15', port 'A[9]' is not connected to any nets. (LINT-28)
Warning: In design 'horblur_DW01_add_15', port 'B[10]' is not connected to any nets. (LINT-28)
Warning: In design 'horblur_DW01_add_15', port 'B[9]' is not connected to any nets. (LINT-28)
Warning: In design 'horblur_DW01_add_15', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'horblur_DW01_add_15', port 'SUM[10]' is not connected to any nets. (LINT-28)
Warning: In design 'horblur_DW01_add_15', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'horblur_DW01_add_16', port 'A[10]' is not connected to any nets. (LINT-28)
Warning: In design 'horblur_DW01_add_16', port 'A[9]' is not connected to any nets. (LINT-28)
Warning: In design 'horblur_DW01_add_16', port 'B[10]' is not connected to any nets. (LINT-28)
Warning: In design 'horblur_DW01_add_16', port 'B[9]' is not connected to any nets. (LINT-28)
Warning: In design 'horblur_DW01_add_16', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'horblur_DW01_add_16', port 'SUM[10]' is not connected to any nets. (LINT-28)
Warning: In design 'horblur_DW01_add_16', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'horblur_DW01_add_19', port 'A[9]' is not connected to any nets. (LINT-28)
Warning: In design 'horblur_DW01_add_19', port 'A[8]' is not connected to any nets. (LINT-28)
Warning: In design 'horblur_DW01_add_19', port 'B[9]' is not connected to any nets. (LINT-28)
Warning: In design 'horblur_DW01_add_19', port 'B[8]' is not connected to any nets. (LINT-28)
Warning: In design 'horblur_DW01_add_19', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'horblur_DW01_add_19', port 'SUM[9]' is not connected to any nets. (LINT-28)
Warning: In design 'horblur_DW01_add_19', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'horblur_DW01_add_20', port 'A[8]' is not connected to any nets. (LINT-28)
Warning: In design 'horblur_DW01_add_20', port 'B[8]' is not connected to any nets. (LINT-28)
Warning: In design 'horblur_DW01_add_20', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'horblur_DW01_add_20', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'debayer_DW01_add_0', port 'A[8]' is not connected to any nets. (LINT-28)
Warning: In design 'debayer_DW01_add_0', port 'B[8]' is not connected to any nets. (LINT-28)
Warning: In design 'debayer_DW01_add_0', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'debayer_DW01_add_0', port 'SUM[0]' is not connected to any nets. (LINT-28)
Warning: In design 'debayer_DW01_add_0', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'brightnessFilter_DW01_add_0', port 'A[8]' is not connected to any nets. (LINT-28)
Warning: In design 'brightnessFilter_DW01_add_0', port 'B[8]' is not connected to any nets. (LINT-28)
Warning: In design 'brightnessFilter_DW01_add_0', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'brightnessFilter_DW01_add_0', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'brightnessFilter_DW01_add_1', port 'A[8]' is not connected to any nets. (LINT-28)
Warning: In design 'brightnessFilter_DW01_add_1', port 'B[8]' is not connected to any nets. (LINT-28)
Warning: In design 'brightnessFilter_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'brightnessFilter_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'brightnessFilter_DW01_add_2', port 'A[8]' is not connected to any nets. (LINT-28)
Warning: In design 'brightnessFilter_DW01_add_2', port 'B[8]' is not connected to any nets. (LINT-28)
Warning: In design 'brightnessFilter_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'brightnessFilter_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'sram_address_calc_DW01_add_0', port 'A[25]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_address_calc_DW01_add_0', port 'A[24]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_address_calc_DW01_add_0', port 'A[23]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_address_calc_DW01_add_0', port 'A[22]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_address_calc_DW01_add_0', port 'A[21]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_address_calc_DW01_add_0', port 'A[20]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_address_calc_DW01_add_0', port 'A[19]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_address_calc_DW01_add_0', port 'A[18]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_address_calc_DW01_add_0', port 'A[17]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_address_calc_DW01_add_0', port 'A[16]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_address_calc_DW01_add_0', port 'A[15]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_address_calc_DW01_add_0', port 'A[14]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_address_calc_DW01_add_0', port 'A[13]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_address_calc_DW01_add_0', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'sram_address_calc_DW01_add_0', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'whiteBalance_DW_mult_uns_3', port 'b[0]' is not connected to any nets. (LINT-28)
Warning: In design 'whiteBalance_DW_mult_uns_3', port 'product[15]' is not connected to any nets. (LINT-28)
Warning: In design 'whiteBalance_DW_mult_uns_3', port 'product[14]' is not connected to any nets. (LINT-28)
Warning: In design 'whiteBalance_DW_mult_uns_3', port 'product[13]' is not connected to any nets. (LINT-28)
Warning: In design 'whiteBalance_DW_mult_uns_3', port 'product[12]' is not connected to any nets. (LINT-28)
Warning: In design 'whiteBalance_DW_mult_uns_3', port 'product[11]' is not connected to any nets. (LINT-28)
Warning: In design 'whiteBalance_DW_mult_uns_3', port 'product[10]' is not connected to any nets. (LINT-28)
Warning: In design 'whiteBalance_DW_mult_uns_3', port 'product[9]' is not connected to any nets. (LINT-28)
Warning: In design 'whiteBalance_DW_mult_uns_3', port 'product[8]' is not connected to any nets. (LINT-28)
Warning: In design 'whiteBalance_DW_mult_uns_4', port 'b[0]' is not connected to any nets. (LINT-28)
Warning: In design 'whiteBalance_DW_mult_uns_4', port 'product[15]' is not connected to any nets. (LINT-28)
Warning: In design 'whiteBalance_DW_mult_uns_4', port 'product[14]' is not connected to any nets. (LINT-28)
Warning: In design 'whiteBalance_DW_mult_uns_4', port 'product[13]' is not connected to any nets. (LINT-28)
Warning: In design 'whiteBalance_DW_mult_uns_4', port 'product[12]' is not connected to any nets. (LINT-28)
Warning: In design 'whiteBalance_DW_mult_uns_4', port 'product[11]' is not connected to any nets. (LINT-28)
Warning: In design 'whiteBalance_DW_mult_uns_4', port 'product[10]' is not connected to any nets. (LINT-28)
Warning: In design 'whiteBalance_DW_mult_uns_4', port 'product[9]' is not connected to any nets. (LINT-28)
Warning: In design 'whiteBalance_DW_mult_uns_4', port 'product[8]' is not connected to any nets. (LINT-28)
Warning: In design 'whiteBalance_DW_mult_uns_5', port 'b[0]' is not connected to any nets. (LINT-28)
Warning: In design 'whiteBalance_DW_mult_uns_5', port 'product[15]' is not connected to any nets. (LINT-28)
Warning: In design 'whiteBalance_DW_mult_uns_5', port 'product[14]' is not connected to any nets. (LINT-28)
Warning: In design 'whiteBalance_DW_mult_uns_5', port 'product[13]' is not connected to any nets. (LINT-28)
Warning: In design 'whiteBalance_DW_mult_uns_5', port 'product[12]' is not connected to any nets. (LINT-28)
Warning: In design 'whiteBalance_DW_mult_uns_5', port 'product[11]' is not connected to any nets. (LINT-28)
Warning: In design 'whiteBalance_DW_mult_uns_5', port 'product[10]' is not connected to any nets. (LINT-28)
Warning: In design 'whiteBalance_DW_mult_uns_5', port 'product[9]' is not connected to any nets. (LINT-28)
Warning: In design 'whiteBalance_DW_mult_uns_5', port 'product[8]' is not connected to any nets. (LINT-28)
Warning: In design 'customLogicTLD', input port 'data_sram[31]' is connected directly to output port 'writeData_sdram[31]'. (LINT-29)
Warning: In design 'customLogicTLD', input port 'data_sram[30]' is connected directly to output port 'writeData_sdram[30]'. (LINT-29)
Warning: In design 'customLogicTLD', input port 'data_sram[29]' is connected directly to output port 'writeData_sdram[29]'. (LINT-29)
Warning: In design 'customLogicTLD', input port 'data_sram[28]' is connected directly to output port 'writeData_sdram[28]'. (LINT-29)
Warning: In design 'customLogicTLD', input port 'data_sram[27]' is connected directly to output port 'writeData_sdram[27]'. (LINT-29)
Warning: In design 'customLogicTLD', input port 'data_sram[26]' is connected directly to output port 'writeData_sdram[26]'. (LINT-29)
Warning: In design 'customLogicTLD', input port 'data_sram[25]' is connected directly to output port 'writeData_sdram[25]'. (LINT-29)
Warning: In design 'customLogicTLD', input port 'data_sram[24]' is connected directly to output port 'writeData_sdram[24]'. (LINT-29)
Warning: In design 'customLogicTLD', input port 'data_sram[23]' is connected directly to output port 'writeData_sdram[23]'. (LINT-29)
Warning: In design 'customLogicTLD', input port 'data_sram[22]' is connected directly to output port 'writeData_sdram[22]'. (LINT-29)
Warning: In design 'customLogicTLD', input port 'data_sram[21]' is connected directly to output port 'writeData_sdram[21]'. (LINT-29)
Warning: In design 'customLogicTLD', input port 'data_sram[20]' is connected directly to output port 'writeData_sdram[20]'. (LINT-29)
Warning: In design 'customLogicTLD', input port 'data_sram[19]' is connected directly to output port 'writeData_sdram[19]'. (LINT-29)
Warning: In design 'customLogicTLD', input port 'data_sram[18]' is connected directly to output port 'writeData_sdram[18]'. (LINT-29)
Warning: In design 'customLogicTLD', input port 'data_sram[17]' is connected directly to output port 'writeData_sdram[17]'. (LINT-29)
Warning: In design 'customLogicTLD', input port 'data_sram[16]' is connected directly to output port 'writeData_sdram[16]'. (LINT-29)
Warning: In design 'customLogicTLD', input port 'data_sram[15]' is connected directly to output port 'writeData_sdram[15]'. (LINT-29)
Warning: In design 'customLogicTLD', input port 'data_sram[14]' is connected directly to output port 'writeData_sdram[14]'. (LINT-29)
Warning: In design 'customLogicTLD', input port 'data_sram[13]' is connected directly to output port 'writeData_sdram[13]'. (LINT-29)
Warning: In design 'customLogicTLD', input port 'data_sram[12]' is connected directly to output port 'writeData_sdram[12]'. (LINT-29)
Warning: In design 'customLogicTLD', input port 'data_sram[11]' is connected directly to output port 'writeData_sdram[11]'. (LINT-29)
Warning: In design 'customLogicTLD', input port 'data_sram[10]' is connected directly to output port 'writeData_sdram[10]'. (LINT-29)
Warning: In design 'customLogicTLD', input port 'data_sram[9]' is connected directly to output port 'writeData_sdram[9]'. (LINT-29)
Warning: In design 'customLogicTLD', input port 'data_sram[8]' is connected directly to output port 'writeData_sdram[8]'. (LINT-29)
Warning: In design 'customLogicTLD', input port 'data_sram[7]' is connected directly to output port 'writeData_sdram[7]'. (LINT-29)
Warning: In design 'customLogicTLD', input port 'data_sram[6]' is connected directly to output port 'writeData_sdram[6]'. (LINT-29)
Warning: In design 'customLogicTLD', input port 'data_sram[5]' is connected directly to output port 'writeData_sdram[5]'. (LINT-29)
Warning: In design 'customLogicTLD', input port 'data_sram[4]' is connected directly to output port 'writeData_sdram[4]'. (LINT-29)
Warning: In design 'customLogicTLD', input port 'data_sram[3]' is connected directly to output port 'writeData_sdram[3]'. (LINT-29)
Warning: In design 'customLogicTLD', input port 'data_sram[2]' is connected directly to output port 'writeData_sdram[2]'. (LINT-29)
Warning: In design 'customLogicTLD', input port 'data_sram[1]' is connected directly to output port 'writeData_sdram[1]'. (LINT-29)
Warning: In design 'customLogicTLD', input port 'data_sram[0]' is connected directly to output port 'writeData_sdram[0]'. (LINT-29)
Warning: In design 'debayer', input port 'in[31]' is connected directly to output port 'out[23]'. (LINT-29)
Warning: In design 'debayer', input port 'in[30]' is connected directly to output port 'out[22]'. (LINT-29)
Warning: In design 'debayer', input port 'in[29]' is connected directly to output port 'out[21]'. (LINT-29)
Warning: In design 'debayer', input port 'in[28]' is connected directly to output port 'out[20]'. (LINT-29)
Warning: In design 'debayer', input port 'in[27]' is connected directly to output port 'out[19]'. (LINT-29)
Warning: In design 'debayer', input port 'in[26]' is connected directly to output port 'out[18]'. (LINT-29)
Warning: In design 'debayer', input port 'in[25]' is connected directly to output port 'out[17]'. (LINT-29)
Warning: In design 'debayer', input port 'in[24]' is connected directly to output port 'out[16]'. (LINT-29)
Warning: In design 'debayer', input port 'in[7]' is connected directly to output port 'out[7]'. (LINT-29)
Warning: In design 'debayer', input port 'in[6]' is connected directly to output port 'out[6]'. (LINT-29)
Warning: In design 'debayer', input port 'in[5]' is connected directly to output port 'out[5]'. (LINT-29)
Warning: In design 'debayer', input port 'in[4]' is connected directly to output port 'out[4]'. (LINT-29)
Warning: In design 'debayer', input port 'in[3]' is connected directly to output port 'out[3]'. (LINT-29)
Warning: In design 'debayer', input port 'in[2]' is connected directly to output port 'out[2]'. (LINT-29)
Warning: In design 'debayer', input port 'in[1]' is connected directly to output port 'out[1]'. (LINT-29)
Warning: In design 'debayer', input port 'in[0]' is connected directly to output port 'out[0]'. (LINT-29)
Warning: In design 'whiteBalance', input port 'in[31]' is connected directly to output port 'out[31]'. (LINT-29)
Warning: In design 'whiteBalance', input port 'in[30]' is connected directly to output port 'out[30]'. (LINT-29)
Warning: In design 'whiteBalance', input port 'in[29]' is connected directly to output port 'out[29]'. (LINT-29)
Warning: In design 'whiteBalance', input port 'in[28]' is connected directly to output port 'out[28]'. (LINT-29)
Warning: In design 'whiteBalance', input port 'in[27]' is connected directly to output port 'out[27]'. (LINT-29)
Warning: In design 'whiteBalance', input port 'in[26]' is connected directly to output port 'out[26]'. (LINT-29)
Warning: In design 'whiteBalance', input port 'in[25]' is connected directly to output port 'out[25]'. (LINT-29)
Warning: In design 'whiteBalance', input port 'in[24]' is connected directly to output port 'out[24]'. (LINT-29)
Warning: In design 'whiteBalance_DW_mult_uns_3', input port 'a[0]' is connected directly to output port 'product[0]'. (LINT-29)
Warning: In design 'whiteBalance_DW_mult_uns_4', input port 'a[0]' is connected directly to output port 'product[0]'. (LINT-29)
Warning: In design 'whiteBalance_DW_mult_uns_5', input port 'a[0]' is connected directly to output port 'product[0]'. (LINT-29)
Warning: In design 'brightnessFilter', output port 'result[31]' is connected directly to output port 'result[24]'. (LINT-31)
Warning: In design 'brightnessFilter', output port 'result[31]' is connected directly to output port 'result[25]'. (LINT-31)
Warning: In design 'brightnessFilter', output port 'result[31]' is connected directly to output port 'result[26]'. (LINT-31)
Warning: In design 'brightnessFilter', output port 'result[31]' is connected directly to output port 'result[27]'. (LINT-31)
Warning: In design 'brightnessFilter', output port 'result[31]' is connected directly to output port 'result[28]'. (LINT-31)
Warning: In design 'brightnessFilter', output port 'result[31]' is connected directly to output port 'result[29]'. (LINT-31)
Warning: In design 'brightnessFilter', output port 'result[31]' is connected directly to output port 'result[30]'. (LINT-31)
Warning: In design 'debayer', output port 'out[31]' is connected directly to output port 'out[24]'. (LINT-31)
Warning: In design 'debayer', output port 'out[31]' is connected directly to output port 'out[25]'. (LINT-31)
Warning: In design 'debayer', output port 'out[31]' is connected directly to output port 'out[26]'. (LINT-31)
Warning: In design 'debayer', output port 'out[31]' is connected directly to output port 'out[27]'. (LINT-31)
Warning: In design 'debayer', output port 'out[31]' is connected directly to output port 'out[28]'. (LINT-31)
Warning: In design 'debayer', output port 'out[31]' is connected directly to output port 'out[29]'. (LINT-31)
Warning: In design 'debayer', output port 'out[31]' is connected directly to output port 'out[30]'. (LINT-31)
Warning: In design 'horblur', output port 'blur[31]' is connected directly to output port 'blur[24]'. (LINT-31)
Warning: In design 'horblur', output port 'blur[31]' is connected directly to output port 'blur[25]'. (LINT-31)
Warning: In design 'horblur', output port 'blur[31]' is connected directly to output port 'blur[26]'. (LINT-31)
Warning: In design 'horblur', output port 'blur[31]' is connected directly to output port 'blur[27]'. (LINT-31)
Warning: In design 'horblur', output port 'blur[31]' is connected directly to output port 'blur[28]'. (LINT-31)
Warning: In design 'horblur', output port 'blur[31]' is connected directly to output port 'blur[29]'. (LINT-31)
Warning: In design 'horblur', output port 'blur[31]' is connected directly to output port 'blur[30]'. (LINT-31)
Warning: In design 'customLogicTLD', a pin on submodule 'addressCalculator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rowCache_address_sram[25]' is connected to logic 0. 
Warning: In design 'customLogicTLD', a pin on submodule 'addressCalculator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rowCache_address_sram[24]' is connected to logic 0. 
Warning: In design 'customLogicTLD', a pin on submodule 'addressCalculator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rowCache_address_sram[23]' is connected to logic 0. 
Warning: In design 'customLogicTLD', a pin on submodule 'addressCalculator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rowCache_address_sram[22]' is connected to logic 0. 
Warning: In design 'customLogicTLD', a pin on submodule 'addressCalculator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rowCache_address_sram[21]' is connected to logic 0. 
Warning: In design 'customLogicTLD', a pin on submodule 'addressCalculator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rowCache_address_sram[20]' is connected to logic 0. 
Warning: In design 'customLogicTLD', a pin on submodule 'addressCalculator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rowCache_address_sram[19]' is connected to logic 0. 
Warning: In design 'customLogicTLD', a pin on submodule 'addressCalculator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rowCache_address_sram[18]' is connected to logic 0. 
Warning: In design 'customLogicTLD', a pin on submodule 'addressCalculator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rowCache_address_sram[17]' is connected to logic 0. 
Warning: In design 'customLogicTLD', a pin on submodule 'addressCalculator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rowCache_address_sram[16]' is connected to logic 0. 
Warning: In design 'customLogicTLD', a pin on submodule 'addressCalculator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rowCache_address_sram[15]' is connected to logic 0. 
Warning: In design 'customLogicTLD', a pin on submodule 'addressCalculator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rowCache_address_sram[14]' is connected to logic 0. 
Warning: In design 'customLogicTLD', a pin on submodule 'addressCalculator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rowCache_address_sram[13]' is connected to logic 0. 
Warning: In design 'customLogicTLD', a pin on submodule 'addressCalculator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rowCache_address_sram[12]' is connected to logic 0. 
Warning: In design 'customLogicTLD', a pin on submodule 'addressCalculator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rowCache_address_sram[11]' is connected to logic 0. 
Warning: In design 'customLogicTLD', a pin on submodule 'addressCalculator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rowCache_address_sram[10]' is connected to logic 0. 
Warning: In design 'customLogicTLD', a pin on submodule 'addressCalculator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rowCache_address_sram[9]' is connected to logic 0. 
Warning: In design 'customLogicTLD', a pin on submodule 'addressCalculator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rowCache_address_sram[8]' is connected to logic 0. 
Warning: In design 'customLogicTLD', a pin on submodule 'addressCalculator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rowCache_address_sram[7]' is connected to logic 0. 
Warning: In design 'customLogicTLD', a pin on submodule 'addressCalculator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rowCache_address_sram[6]' is connected to logic 0. 
Warning: In design 'customLogicTLD', a pin on submodule 'addressCalculator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rowCache_address_sram[5]' is connected to logic 0. 
Warning: In design 'customLogicTLD', a pin on submodule 'addressCalculator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rowCache_address_sram[4]' is connected to logic 0. 
Warning: In design 'customLogicTLD', a pin on submodule 'addressCalculator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rowCache_address_sram[3]' is connected to logic 0. 
Warning: In design 'customLogicTLD', a pin on submodule 'addressCalculator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rowCache_address_sram[2]' is connected to logic 0. 
Warning: In design 'customLogicTLD', a pin on submodule 'addressCalculator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rowCache_address_sram[1]' is connected to logic 0. 
Warning: In design 'customLogicTLD', a pin on submodule 'addressCalculator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rowCache_address_sram[0]' is connected to logic 0. 
Warning: In design 'customLogicTLD', a pin on submodule 'addressCalculator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'output_address_sram[25]' is connected to logic 0. 
Warning: In design 'customLogicTLD', a pin on submodule 'addressCalculator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'output_address_sram[24]' is connected to logic 0. 
Warning: In design 'customLogicTLD', a pin on submodule 'addressCalculator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'output_address_sram[23]' is connected to logic 0. 
Warning: In design 'customLogicTLD', a pin on submodule 'addressCalculator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'output_address_sram[22]' is connected to logic 0. 
Warning: In design 'customLogicTLD', a pin on submodule 'addressCalculator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'output_address_sram[21]' is connected to logic 0. 
Warning: In design 'customLogicTLD', a pin on submodule 'addressCalculator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'output_address_sram[20]' is connected to logic 0. 
Warning: In design 'customLogicTLD', a pin on submodule 'addressCalculator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'output_address_sram[19]' is connected to logic 0. 
Warning: In design 'customLogicTLD', a pin on submodule 'addressCalculator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'output_address_sram[18]' is connected to logic 0. 
Warning: In design 'customLogicTLD', a pin on submodule 'addressCalculator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'output_address_sram[17]' is connected to logic 0. 
Warning: In design 'customLogicTLD', a pin on submodule 'addressCalculator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'output_address_sram[16]' is connected to logic 0. 
Warning: In design 'customLogicTLD', a pin on submodule 'addressCalculator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'output_address_sram[15]' is connected to logic 0. 
Warning: In design 'customLogicTLD', a pin on submodule 'addressCalculator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'output_address_sram[14]' is connected to logic 0. 
Warning: In design 'customLogicTLD', a pin on submodule 'addressCalculator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'output_address_sram[13]' is connected to logic 1. 
Warning: In design 'customLogicTLD', a pin on submodule 'addressCalculator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'output_address_sram[12]' is connected to logic 0. 
Warning: In design 'customLogicTLD', a pin on submodule 'addressCalculator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'output_address_sram[11]' is connected to logic 0. 
Warning: In design 'customLogicTLD', a pin on submodule 'addressCalculator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'output_address_sram[10]' is connected to logic 0. 
Warning: In design 'customLogicTLD', a pin on submodule 'addressCalculator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'output_address_sram[9]' is connected to logic 0. 
Warning: In design 'customLogicTLD', a pin on submodule 'addressCalculator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'output_address_sram[8]' is connected to logic 0. 
Warning: In design 'customLogicTLD', a pin on submodule 'addressCalculator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'output_address_sram[7]' is connected to logic 0. 
Warning: In design 'customLogicTLD', a pin on submodule 'addressCalculator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'output_address_sram[6]' is connected to logic 0. 
Warning: In design 'customLogicTLD', a pin on submodule 'addressCalculator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'output_address_sram[5]' is connected to logic 0. 
Warning: In design 'customLogicTLD', a pin on submodule 'addressCalculator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'output_address_sram[4]' is connected to logic 0. 
Warning: In design 'customLogicTLD', a pin on submodule 'addressCalculator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'output_address_sram[3]' is connected to logic 0. 
Warning: In design 'customLogicTLD', a pin on submodule 'addressCalculator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'output_address_sram[2]' is connected to logic 0. 
Warning: In design 'customLogicTLD', a pin on submodule 'addressCalculator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'output_address_sram[1]' is connected to logic 0. 
Warning: In design 'customLogicTLD', a pin on submodule 'addressCalculator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'output_address_sram[0]' is connected to logic 0. 
Warning: In design 'i_wr_counter', a pin on submodule 'iWrCounter' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'n_rst' is connected to logic 0. 
Warning: In design 'i_col_counter', a pin on submodule 'colCounter' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'n_rst' is connected to logic 0. 
Warning: In design 'j_row_counter', a pin on submodule 'rowCounter' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'n_rst' is connected to logic 0. 
Warning: In design 'filterTopLevel', a pin on submodule 'horizontalBlur' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data[31]' is connected to logic 1. 
Warning: In design 'filterTopLevel', a pin on submodule 'horizontalBlur' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data[30]' is connected to logic 1. 
Warning: In design 'filterTopLevel', a pin on submodule 'horizontalBlur' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data[29]' is connected to logic 1. 
Warning: In design 'filterTopLevel', a pin on submodule 'horizontalBlur' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data[28]' is connected to logic 1. 
Warning: In design 'filterTopLevel', a pin on submodule 'horizontalBlur' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data[27]' is connected to logic 1. 
Warning: In design 'filterTopLevel', a pin on submodule 'horizontalBlur' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data[26]' is connected to logic 1. 
Warning: In design 'filterTopLevel', a pin on submodule 'horizontalBlur' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data[25]' is connected to logic 1. 
Warning: In design 'filterTopLevel', a pin on submodule 'horizontalBlur' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data[24]' is connected to logic 1. 
Warning: In design 'filterTopLevel', a pin on submodule 'ennodaWhiteBalance' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in[31]' is connected to logic 1. 
Warning: In design 'filterTopLevel', a pin on submodule 'ennodaWhiteBalance' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in[30]' is connected to logic 1. 
Warning: In design 'filterTopLevel', a pin on submodule 'ennodaWhiteBalance' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in[29]' is connected to logic 1. 
Warning: In design 'filterTopLevel', a pin on submodule 'ennodaWhiteBalance' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in[28]' is connected to logic 1. 
Warning: In design 'filterTopLevel', a pin on submodule 'ennodaWhiteBalance' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in[27]' is connected to logic 1. 
Warning: In design 'filterTopLevel', a pin on submodule 'ennodaWhiteBalance' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in[26]' is connected to logic 1. 
Warning: In design 'filterTopLevel', a pin on submodule 'ennodaWhiteBalance' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in[25]' is connected to logic 1. 
Warning: In design 'filterTopLevel', a pin on submodule 'ennodaWhiteBalance' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in[24]' is connected to logic 1. 
Warning: In design 'sram_address_calc', a pin on submodule 'r307' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[25]' is connected to logic 0. 
Warning: In design 'sram_address_calc', a pin on submodule 'r307' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[24]' is connected to logic 0. 
Warning: In design 'sram_address_calc', a pin on submodule 'r307' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[23]' is connected to logic 0. 
Warning: In design 'sram_address_calc', a pin on submodule 'r307' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[22]' is connected to logic 0. 
Warning: In design 'sram_address_calc', a pin on submodule 'r307' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[21]' is connected to logic 0. 
Warning: In design 'sram_address_calc', a pin on submodule 'r307' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[20]' is connected to logic 0. 
Warning: In design 'sram_address_calc', a pin on submodule 'r307' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[19]' is connected to logic 0. 
Warning: In design 'sram_address_calc', a pin on submodule 'r307' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[18]' is connected to logic 0. 
Warning: In design 'sram_address_calc', a pin on submodule 'r307' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[17]' is connected to logic 0. 
Warning: In design 'sram_address_calc', a pin on submodule 'r307' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[16]' is connected to logic 0. 
Warning: In design 'sram_address_calc', a pin on submodule 'r307' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[15]' is connected to logic 0. 
Warning: In design 'sram_address_calc', a pin on submodule 'r307' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[14]' is connected to logic 0. 
Warning: In design 'sram_address_calc', a pin on submodule 'r307' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[13]' is connected to logic 0. 
Warning: In design 'sram_address_calc', a pin on submodule 'r307' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'brightnessFilter', a pin on submodule 'add_32' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[8]' is connected to logic 0. 
Warning: In design 'brightnessFilter', a pin on submodule 'add_32' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[8]' is connected to logic 0. 
Warning: In design 'brightnessFilter', a pin on submodule 'add_32' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'brightnessFilter', a pin on submodule 'add_30' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[8]' is connected to logic 0. 
Warning: In design 'brightnessFilter', a pin on submodule 'add_30' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[8]' is connected to logic 0. 
Warning: In design 'brightnessFilter', a pin on submodule 'add_30' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'brightnessFilter', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[8]' is connected to logic 0. 
Warning: In design 'brightnessFilter', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[8]' is connected to logic 0. 
Warning: In design 'brightnessFilter', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'debayer', a pin on submodule 'add_20' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[8]' is connected to logic 0. 
Warning: In design 'debayer', a pin on submodule 'add_20' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[8]' is connected to logic 0. 
Warning: In design 'debayer', a pin on submodule 'add_20' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'horblur', a pin on submodule 'add_0_root_add_48_7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[10]' is connected to logic 0. 
Warning: In design 'horblur', a pin on submodule 'add_0_root_add_48_7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[10]' is connected to logic 0. 
Warning: In design 'horblur', a pin on submodule 'add_0_root_add_48_7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'horblur', a pin on submodule 'add_1_root_add_48_7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[10]' is connected to logic 0. 
Warning: In design 'horblur', a pin on submodule 'add_1_root_add_48_7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[9]' is connected to logic 0. 
Warning: In design 'horblur', a pin on submodule 'add_1_root_add_48_7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[10]' is connected to logic 0. 
Warning: In design 'horblur', a pin on submodule 'add_1_root_add_48_7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[9]' is connected to logic 0. 
Warning: In design 'horblur', a pin on submodule 'add_1_root_add_48_7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'horblur', a pin on submodule 'add_2_root_add_48_7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[10]' is connected to logic 0. 
Warning: In design 'horblur', a pin on submodule 'add_2_root_add_48_7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[9]' is connected to logic 0. 
Warning: In design 'horblur', a pin on submodule 'add_2_root_add_48_7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[10]' is connected to logic 0. 
Warning: In design 'horblur', a pin on submodule 'add_2_root_add_48_7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[9]' is connected to logic 0. 
Warning: In design 'horblur', a pin on submodule 'add_2_root_add_48_7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'horblur', a pin on submodule 'add_5_root_add_48_7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[9]' is connected to logic 0. 
Warning: In design 'horblur', a pin on submodule 'add_5_root_add_48_7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[8]' is connected to logic 0. 
Warning: In design 'horblur', a pin on submodule 'add_5_root_add_48_7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[9]' is connected to logic 0. 
Warning: In design 'horblur', a pin on submodule 'add_5_root_add_48_7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[8]' is connected to logic 0. 
Warning: In design 'horblur', a pin on submodule 'add_5_root_add_48_7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'horblur', a pin on submodule 'add_6_root_add_48_7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[8]' is connected to logic 0. 
Warning: In design 'horblur', a pin on submodule 'add_6_root_add_48_7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[8]' is connected to logic 0. 
Warning: In design 'horblur', a pin on submodule 'add_6_root_add_48_7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'horblur', a pin on submodule 'add_0_root_add_47_7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[10]' is connected to logic 0. 
Warning: In design 'horblur', a pin on submodule 'add_0_root_add_47_7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[10]' is connected to logic 0. 
Warning: In design 'horblur', a pin on submodule 'add_0_root_add_47_7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'horblur', a pin on submodule 'add_1_root_add_47_7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[10]' is connected to logic 0. 
Warning: In design 'horblur', a pin on submodule 'add_1_root_add_47_7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[9]' is connected to logic 0. 
Warning: In design 'horblur', a pin on submodule 'add_1_root_add_47_7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[10]' is connected to logic 0. 
Warning: In design 'horblur', a pin on submodule 'add_1_root_add_47_7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[9]' is connected to logic 0. 
Warning: In design 'horblur', a pin on submodule 'add_1_root_add_47_7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'horblur', a pin on submodule 'add_2_root_add_47_7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[10]' is connected to logic 0. 
Warning: In design 'horblur', a pin on submodule 'add_2_root_add_47_7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[9]' is connected to logic 0. 
Warning: In design 'horblur', a pin on submodule 'add_2_root_add_47_7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[10]' is connected to logic 0. 
Warning: In design 'horblur', a pin on submodule 'add_2_root_add_47_7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[9]' is connected to logic 0. 
Warning: In design 'horblur', a pin on submodule 'add_2_root_add_47_7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'horblur', a pin on submodule 'add_5_root_add_47_7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[9]' is connected to logic 0. 
Warning: In design 'horblur', a pin on submodule 'add_5_root_add_47_7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[8]' is connected to logic 0. 
Warning: In design 'horblur', a pin on submodule 'add_5_root_add_47_7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[9]' is connected to logic 0. 
Warning: In design 'horblur', a pin on submodule 'add_5_root_add_47_7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[8]' is connected to logic 0. 
Warning: In design 'horblur', a pin on submodule 'add_5_root_add_47_7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'horblur', a pin on submodule 'add_6_root_add_47_7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[8]' is connected to logic 0. 
Warning: In design 'horblur', a pin on submodule 'add_6_root_add_47_7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[8]' is connected to logic 0. 
Warning: In design 'horblur', a pin on submodule 'add_6_root_add_47_7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'horblur', a pin on submodule 'add_0_root_add_46_7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[10]' is connected to logic 0. 
Warning: In design 'horblur', a pin on submodule 'add_0_root_add_46_7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[10]' is connected to logic 0. 
Warning: In design 'horblur', a pin on submodule 'add_0_root_add_46_7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'horblur', a pin on submodule 'add_1_root_add_46_7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[10]' is connected to logic 0. 
Warning: In design 'horblur', a pin on submodule 'add_1_root_add_46_7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[9]' is connected to logic 0. 
Warning: In design 'horblur', a pin on submodule 'add_1_root_add_46_7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[10]' is connected to logic 0. 
Warning: In design 'horblur', a pin on submodule 'add_1_root_add_46_7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[9]' is connected to logic 0. 
Warning: In design 'horblur', a pin on submodule 'add_1_root_add_46_7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'horblur', a pin on submodule 'add_2_root_add_46_7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[10]' is connected to logic 0. 
Warning: In design 'horblur', a pin on submodule 'add_2_root_add_46_7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[9]' is connected to logic 0. 
Warning: In design 'horblur', a pin on submodule 'add_2_root_add_46_7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[10]' is connected to logic 0. 
Warning: In design 'horblur', a pin on submodule 'add_2_root_add_46_7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[9]' is connected to logic 0. 
Warning: In design 'horblur', a pin on submodule 'add_2_root_add_46_7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'horblur', a pin on submodule 'add_5_root_add_46_7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[9]' is connected to logic 0. 
Warning: In design 'horblur', a pin on submodule 'add_5_root_add_46_7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[8]' is connected to logic 0. 
Warning: In design 'horblur', a pin on submodule 'add_5_root_add_46_7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[9]' is connected to logic 0. 
Warning: In design 'horblur', a pin on submodule 'add_5_root_add_46_7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[8]' is connected to logic 0. 
Warning: In design 'horblur', a pin on submodule 'add_5_root_add_46_7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'horblur', a pin on submodule 'add_6_root_add_46_7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[8]' is connected to logic 0. 
Warning: In design 'horblur', a pin on submodule 'add_6_root_add_46_7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[8]' is connected to logic 0. 
Warning: In design 'horblur', a pin on submodule 'add_6_root_add_46_7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'whiteBalance', a pin on submodule 'mult_283' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[0]' is connected to logic 1. 
Warning: In design 'whiteBalance', a pin on submodule 'mult_284' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[0]' is connected to logic 1. 
Warning: In design 'whiteBalance', a pin on submodule 'mult_285' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[0]' is connected to logic 1. 
Warning: In design 'customLogicTLD', the same net is connected to more than one pin on submodule 'addressCalculator'. (LINT-33)
   Net '*Logic0*' is connected to pins 'rowCache_address_sram[25]', 'rowCache_address_sram[24]'', 'rowCache_address_sram[23]', 'rowCache_address_sram[22]', 'rowCache_address_sram[21]', 'rowCache_address_sram[20]', 'rowCache_address_sram[19]', 'rowCache_address_sram[18]', 'rowCache_address_sram[17]', 'rowCache_address_sram[16]', 'rowCache_address_sram[15]', 'rowCache_address_sram[14]', 'rowCache_address_sram[13]', 'rowCache_address_sram[12]', 'rowCache_address_sram[11]', 'rowCache_address_sram[10]', 'rowCache_address_sram[9]', 'rowCache_address_sram[8]', 'rowCache_address_sram[7]', 'rowCache_address_sram[6]', 'rowCache_address_sram[5]', 'rowCache_address_sram[4]', 'rowCache_address_sram[3]', 'rowCache_address_sram[2]', 'rowCache_address_sram[1]', 'rowCache_address_sram[0]', 'output_address_sram[25]', 'output_address_sram[24]', 'output_address_sram[23]', 'output_address_sram[22]', 'output_address_sram[21]', 'output_address_sram[20]', 'output_address_sram[19]', 'output_address_sram[18]', 'output_address_sram[17]', 'output_address_sram[16]', 'output_address_sram[15]', 'output_address_sram[14]', 'output_address_sram[12]', 'output_address_sram[11]', 'output_address_sram[10]', 'output_address_sram[9]', 'output_address_sram[8]', 'output_address_sram[7]', 'output_address_sram[6]', 'output_address_sram[5]', 'output_address_sram[4]', 'output_address_sram[3]', 'output_address_sram[2]', 'output_address_sram[1]', 'output_address_sram[0]'.
Warning: In design 'filterTopLevel', the same net is connected to more than one pin on submodule 'brighter'. (LINT-33)
   Net 'debayerResult[15]' is connected to pins 'in[23]', 'in[15]''.
Warning: In design 'filterTopLevel', the same net is connected to more than one pin on submodule 'brighter'. (LINT-33)
   Net 'debayerResult[14]' is connected to pins 'in[22]', 'in[14]''.
Warning: In design 'filterTopLevel', the same net is connected to more than one pin on submodule 'brighter'. (LINT-33)
   Net 'debayerResult[13]' is connected to pins 'in[21]', 'in[13]''.
Warning: In design 'filterTopLevel', the same net is connected to more than one pin on submodule 'brighter'. (LINT-33)
   Net 'debayerResult[12]' is connected to pins 'in[20]', 'in[12]''.
Warning: In design 'filterTopLevel', the same net is connected to more than one pin on submodule 'brighter'. (LINT-33)
   Net 'debayerResult[11]' is connected to pins 'in[19]', 'in[11]''.
Warning: In design 'filterTopLevel', the same net is connected to more than one pin on submodule 'brighter'. (LINT-33)
   Net 'debayerResult[10]' is connected to pins 'in[18]', 'in[10]''.
Warning: In design 'filterTopLevel', the same net is connected to more than one pin on submodule 'brighter'. (LINT-33)
   Net 'debayerResult[9]' is connected to pins 'in[17]', 'in[9]''.
Warning: In design 'filterTopLevel', the same net is connected to more than one pin on submodule 'brighter'. (LINT-33)
   Net 'debayerResult[8]' is connected to pins 'in[16]', 'in[8]''.
Warning: In design 'sram_address_calc', the same net is connected to more than one pin on submodule 'r307'. (LINT-33)
   Net 'n44' is connected to pins 'A[25]', 'A[24]'', 'A[23]', 'A[22]', 'A[21]', 'A[20]', 'A[19]', 'A[18]', 'A[17]', 'A[16]', 'A[15]', 'A[14]', 'A[13]', 'CI'.
Warning: In design 'brightnessFilter', the same net is connected to more than one pin on submodule 'add_32'. (LINT-33)
   Net 'n7' is connected to pins 'A[8]', 'B[8]'', 'CI'.
Warning: In design 'brightnessFilter', the same net is connected to more than one pin on submodule 'add_30'. (LINT-33)
   Net 'n8' is connected to pins 'A[8]', 'B[8]'', 'CI'.
Warning: In design 'brightnessFilter', the same net is connected to more than one pin on submodule 'add_29'. (LINT-33)
   Net 'n9' is connected to pins 'A[8]', 'B[8]'', 'CI'.
Warning: In design 'debayer', the same net is connected to more than one pin on submodule 'add_20'. (LINT-33)
   Net 'n1' is connected to pins 'A[8]', 'B[8]'', 'CI'.
Warning: In design 'horblur', the same net is connected to more than one pin on submodule 'add_0_root_add_48_7'. (LINT-33)
   Net 'n577' is connected to pins 'A[10]', 'B[10]''.
Warning: In design 'horblur', the same net is connected to more than one pin on submodule 'add_1_root_add_48_7'. (LINT-33)
   Net 'n577' is connected to pins 'A[10]', 'A[9]'', 'B[10]', 'B[9]'.
Warning: In design 'horblur', the same net is connected to more than one pin on submodule 'add_2_root_add_48_7'. (LINT-33)
   Net 'n3' is connected to pins 'A[10]', 'A[9]'', 'B[10]', 'CI'.
Warning: In design 'horblur', the same net is connected to more than one pin on submodule 'add_5_root_add_48_7'. (LINT-33)
   Net 'n6' is connected to pins 'A[9]', 'A[8]'', 'B[9]', 'B[8]', 'CI'.
Warning: In design 'horblur', the same net is connected to more than one pin on submodule 'add_6_root_add_48_7'. (LINT-33)
   Net 'n7' is connected to pins 'A[8]', 'B[8]'', 'CI'.
Warning: In design 'horblur', the same net is connected to more than one pin on submodule 'add_0_root_add_47_7'. (LINT-33)
   Net 'n577' is connected to pins 'A[10]', 'B[10]''.
Warning: In design 'horblur', the same net is connected to more than one pin on submodule 'add_1_root_add_47_7'. (LINT-33)
   Net 'n577' is connected to pins 'A[10]', 'A[9]'', 'B[10]', 'B[9]'.
Warning: In design 'horblur', the same net is connected to more than one pin on submodule 'add_2_root_add_47_7'. (LINT-33)
   Net 'n10' is connected to pins 'A[10]', 'A[9]'', 'B[10]', 'CI'.
Warning: In design 'horblur', the same net is connected to more than one pin on submodule 'add_5_root_add_47_7'. (LINT-33)
   Net 'n13' is connected to pins 'A[9]', 'A[8]'', 'B[9]', 'B[8]', 'CI'.
Warning: In design 'horblur', the same net is connected to more than one pin on submodule 'add_6_root_add_47_7'. (LINT-33)
   Net 'n14' is connected to pins 'A[8]', 'B[8]'', 'CI'.
Warning: In design 'horblur', the same net is connected to more than one pin on submodule 'add_0_root_add_46_7'. (LINT-33)
   Net 'n577' is connected to pins 'A[10]', 'B[10]''.
Warning: In design 'horblur', the same net is connected to more than one pin on submodule 'add_1_root_add_46_7'. (LINT-33)
   Net 'n577' is connected to pins 'A[10]', 'A[9]'', 'B[10]', 'B[9]'.
Warning: In design 'horblur', the same net is connected to more than one pin on submodule 'add_2_root_add_46_7'. (LINT-33)
   Net 'n17' is connected to pins 'A[10]', 'A[9]'', 'B[10]', 'CI'.
Warning: In design 'horblur', the same net is connected to more than one pin on submodule 'add_5_root_add_46_7'. (LINT-33)
   Net 'n20' is connected to pins 'A[9]', 'A[8]'', 'B[9]', 'B[8]', 'CI'.
Warning: In design 'horblur', the same net is connected to more than one pin on submodule 'add_6_root_add_46_7'. (LINT-33)
   Net 'n21' is connected to pins 'A[8]', 'B[8]'', 'CI'.
Warning: In design 'brightnessFilter', output port 'result[31]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'brightnessFilter', output port 'result[30]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'brightnessFilter', output port 'result[29]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'brightnessFilter', output port 'result[28]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'brightnessFilter', output port 'result[27]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'brightnessFilter', output port 'result[26]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'brightnessFilter', output port 'result[25]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'brightnessFilter', output port 'result[24]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'debayer', output port 'out[31]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'debayer', output port 'out[30]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'debayer', output port 'out[29]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'debayer', output port 'out[28]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'debayer', output port 'out[27]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'debayer', output port 'out[26]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'debayer', output port 'out[25]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'debayer', output port 'out[24]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'horblur', output port 'blur[31]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'horblur', output port 'blur[30]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'horblur', output port 'blur[29]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'horblur', output port 'blur[28]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'horblur', output port 'blur[27]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'horblur', output port 'blur[26]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'horblur', output port 'blur[25]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'horblur', output port 'blur[24]' is connected directly to 'logic 1'. (LINT-52)
quit

Thank you...
Done


