<profile>

<ReportVersion>
<Version>2019.1</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>zynq</ProductFamily>
<Part>xq7z100-rf900-2IL</Part>
<TopModelName>cnn</TopModelName>
<TargetClockPeriod>100.00</TargetClockPeriod>
<ClockUncertainty>0.12</ClockUncertainty>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>none</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>98.602</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>23973</Best-caseLatency>
<Average-caseLatency>23973</Average-caseLatency>
<Worst-caseLatency>23973</Worst-caseLatency>
<Interval-min>23974</Interval-min>
<Interval-max>23974</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<memset_norm_img>
<TripCount>28</TripCount>
<Latency>811</Latency>
<IterationLatency>29</IterationLatency>
<memset_norm_img>
<TripCount>28</TripCount>
<Latency>27</Latency>
<IterationLatency>1</IterationLatency>
</memset_norm_img>
</memset_norm_img>
<Loop2>
<TripCount>28</TripCount>
<Latency>2408</Latency>
<IterationLatency>86</IterationLatency>
<Loop2.1>
<TripCount>28</TripCount>
<Latency>84</Latency>
<IterationLatency>3</IterationLatency>
</Loop2.1>
</Loop2>
<conv1_conv2>
<TripCount>784</TripCount>
<Latency>784</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</conv1_conv2>
<Loop4>
<TripCount>6</TripCount>
<Latency>12258</Latency>
<IterationLatency>2043</IterationLatency>
</Loop4>
<memset_features_conv2>
<TripCount>10</TripCount>
<Latency>729</Latency>
<IterationLatency>73</IterationLatency>
<memset_features_conv2>
<TripCount>8</TripCount>
<Latency>71</Latency>
<IterationLatency>9</IterationLatency>
<memset_features_conv2>
<TripCount>8</TripCount>
<Latency>7</Latency>
<IterationLatency>1</IterationLatency>
</memset_features_conv2>
</memset_features_conv2>
</memset_features_conv2>
<L_conv1_conv2>
<TripCount>864</TripCount>
<Latency>867</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>5</PipelineDepth>
</L_conv1_conv2>
<Loop7>
<TripCount>10</TripCount>
<Latency>2360</Latency>
<IterationLatency>236</IterationLatency>
</Loop7>
</SummaryOfLoopLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<BRAM_18K>42</BRAM_18K>
<DSP48E>1264</DSP48E>
<FF>93265</FF>
<LUT>185972</LUT>
<URAM>0</URAM>
</Resources>
<AvailableResources>
<BRAM_18K>1510</BRAM_18K>
<DSP48E>2020</DSP48E>
<FF>554800</FF>
<LUT>277400</LUT>
<URAM>0</URAM>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>cnn</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>cnn</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>cnn</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>cnn</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>cnn</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>cnn</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>img_in_address0</name>
<Object>img_in</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>10</Bits>
<Attribute>address</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>img_in_ce0</name>
<Object>img_in</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>img_in_q0</name>
<Object>img_in</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>prediction_address0</name>
<Object>prediction</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>address</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>prediction_ce0</name>
<Object>prediction</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>prediction_we0</name>
<Object>prediction</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>prediction_d0</name>
<Object>prediction</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>float</CType>
</RtlPorts>
</InterfaceSummary>

</profile>
