# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../RISC-V.srcs/sources_1/imports/FYP/RISCV_IF/RISCV_IF.srcs/sources_1/imports/new/RISCV_IF.vhd" \
"../../../../RISC-V.srcs/sim_1/new/RISCV_IF_TB.vhd" \

# Do not sort compile order
nosort
