INFO-FLOW: Workspace /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1 opened at Sun Sep 15 04:26:08 EDT 2024
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 0.13 sec.
Execute   set_part xc7a35tcpg236-1 
INFO: [HLS 200-1510] Running: set_part xc7a35tcpg236-1 
Execute     create_platform xc7a35tcpg236-1 -board  
DBG:HLSDevice: Trying to load device library: /eda/xilinx/Vitis_HLS/2023.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /eda/xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
Command     create_platform done; 5 sec.
Execute     source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.14 sec.
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 5.2 sec.
Execute   create_clock -period 10 
INFO: [HLS 200-1510] Running: create_clock -period 10 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.449 GB.
Execute       set_directive_top mnist_inference -name=mnist_inference 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /eda/xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'params.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling params.c as C
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang params.c -foptimization-record-file=/home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/params.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /eda/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/params.pp.0.c -hls-platform-db-name=/eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow -device-resource-info=BRAM_100.000000_DSP_90.000000_FF_41600.000000_LUT_20800.000000_SLICE_8150.000000_URAM_0.000000 -device-name-info=xc7a35tcpg236-1 > /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/params.c.clang.out.log 2> /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/params.c.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/params.pp.0.c -hls-platform-db-name=/eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow -device-resource-info=BRAM_100.000000_DSP_90.000000_FF_41600.000000_LUT_20800.000000_SLICE_8150.000000_URAM_0.000000 -device-name-info=xc7a35tcpg236-1 > /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/clang.out.log 2> /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/params.pp.0.c std=gnu99 -target fpga  -directive=/home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/.systemc_flag -fix-errors /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/params.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.12 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/params.pp.0.c std=gnu99 -target fpga  -directive=/home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/all.directive.json -fix-errors /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/params.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.11 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/params.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: run_clang exec: /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/params.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/params.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/params.pp.0.c.clang-tidy.loop-label.out.log 2> /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/params.pp.0.c.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.13 sec.
INFO-FLOW: run_clang exec: /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/params.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/params.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/params.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/params.pp.0.c.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/params.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/params.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/params.bc -hls-platform-db-name=/eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow -device-resource-info=BRAM_100.000000_DSP_90.000000_FF_41600.000000_LUT_20800.000000_SLICE_8150.000000_URAM_0.000000 -device-name-info=xc7a35tcpg236-1 > /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/params.pp.0.c.clang.out.log 2> /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/params.pp.0.c.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'fcnn.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling fcnn.cpp as C++
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang fcnn.cpp -foptimization-record-file=/home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/fcnn.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /eda/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/fcnn.pp.0.cpp -hls-platform-db-name=/eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow -device-resource-info=BRAM_100.000000_DSP_90.000000_FF_41600.000000_LUT_20800.000000_SLICE_8150.000000_URAM_0.000000 -device-name-info=xc7a35tcpg236-1 > /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/fcnn.cpp.clang.out.log 2> /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/fcnn.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/fcnn.pp.0.cpp -hls-platform-db-name=/eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow -device-resource-info=BRAM_100.000000_DSP_90.000000_FF_41600.000000_LUT_20800.000000_SLICE_8150.000000_URAM_0.000000 -device-name-info=xc7a35tcpg236-1 > /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/clang.out.log 2> /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/fcnn.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/.systemc_flag -fix-errors /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/fcnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 4.13 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/fcnn.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/all.directive.json -fix-errors /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/fcnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 4.45 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 4.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/fcnn.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/fcnn.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/fcnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/fcnn.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/fcnn.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source /eda/xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 7.63 sec.
INFO-FLOW: run_clang exec: /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/fcnn.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/fcnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/fcnn.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/fcnn.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/fcnn.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/fcnn.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/fcnn.bc -hls-platform-db-name=/eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow -device-resource-info=BRAM_100.000000_DSP_90.000000_FF_41600.000000_LUT_20800.000000_SLICE_8150.000000_URAM_0.000000 -device-name-info=xc7a35tcpg236-1 > /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/fcnn.pp.0.cpp.clang.out.log 2> /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/fcnn.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 27.99 seconds. CPU system time: 3.02 seconds. Elapsed time: 31.18 seconds; current allocated memory: 1.454 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/params.g.bc" "/home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/fcnn.g.bc"  
INFO-FLOW: run_clang exec: /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/params.g.bc /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/fcnn.g.bc -o /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.g.ld.0.bc > /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /eda/xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsm_39.bc /eda/xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /eda/xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsm_39.bc /eda/xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsmc++_39.bc -o /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 1.79 sec.
Execute       run_link_or_opt -opt -out /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=mnist_inference -reflow-float-conversion 
INFO-FLOW: run_clang exec: /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=mnist_inference -reflow-float-conversion -o /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.78 sec.
Execute       run_link_or_opt -out /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /eda/xilinx/Vitis_HLS/2023.1/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /eda/xilinx/Vitis_HLS/2023.1/lnx64/lib/libfloatconversion_39.bc -o /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=mnist_inference 
INFO-FLOW: run_clang exec: /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=mnist_inference -o /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=mnist_inference -mllvm -hls-db-dir -mllvm /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1024 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=1024 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow -device-resource-info=BRAM_100.000000_DSP_90.000000_FF_41600.000000_LUT_20800.000000_SLICE_8150.000000_URAM_0.000000 -device-name-info=xc7a35tcpg236-1 2> /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,511 Compile/Link /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,511 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 35,668 Unroll/Inline /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 35,668 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 18,254 Performance/Pipeline /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 18,254 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 18,285 Optimizations /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 18,285 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_43_5' is marked as complete unroll implied by the pipeline pragma (fcnn.cpp:43:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_50_6' (fcnn.cpp:50:22) in function 'mnist_inference' completely with a factor of 10 (fcnn.cpp:16:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_5' (fcnn.cpp:43:19) in function 'mnist_inference' completely with a factor of 784 (fcnn.cpp:16:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_35_3' (fcnn.cpp:35:22) in function 'mnist_inference' completely with a factor of 10 (fcnn.cpp:16:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Cyclic partitioning with factor 16 on dimension 1. (fcnn.cpp:16:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'fixed_weights' due to pipeline pragma (fcnn.cpp:42:9)
INFO: [HLS 214-248] Applying array_partition to 'fixed_weights': Complete partitioning on dimension 2. (fcnn.cpp:13:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'input_0' since this interface mode only supports scalar types (fcnn.cpp:16:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'input_1' since this interface mode only supports scalar types (fcnn.cpp:16:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'input_2' since this interface mode only supports scalar types (fcnn.cpp:16:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'input_3' since this interface mode only supports scalar types (fcnn.cpp:16:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'input_4' since this interface mode only supports scalar types (fcnn.cpp:16:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'input_5' since this interface mode only supports scalar types (fcnn.cpp:16:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'input_6' since this interface mode only supports scalar types (fcnn.cpp:16:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'input_7' since this interface mode only supports scalar types (fcnn.cpp:16:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'input_8' since this interface mode only supports scalar types (fcnn.cpp:16:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'input_9' since this interface mode only supports scalar types (fcnn.cpp:16:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'input_10' since this interface mode only supports scalar types (fcnn.cpp:16:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'input_11' since this interface mode only supports scalar types (fcnn.cpp:16:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'input_12' since this interface mode only supports scalar types (fcnn.cpp:16:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'input_13' since this interface mode only supports scalar types (fcnn.cpp:16:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'input_14' since this interface mode only supports scalar types (fcnn.cpp:16:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'input_15' since this interface mode only supports scalar types (fcnn.cpp:16:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'output' since this interface mode only supports scalar types (fcnn.cpp:16:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 81.54 seconds. CPU system time: 1.16 seconds. Elapsed time: 83.31 seconds; current allocated memory: 1.455 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.455 GB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top mnist_inference -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.g.0.bc -o /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 21.31 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 21.13 seconds. CPU system time: 0.08 seconds. Elapsed time: 21.31 seconds; current allocated memory: 1.513 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.g.1.bc -o /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 1 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.02 seconds. CPU system time: 0 seconds. Elapsed time: 1.03 seconds; current allocated memory: 1.513 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.g.1.bc to /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.o.1.bc -o /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_29_2' (fcnn.cpp:29) in function 'mnist_inference' automatically.
Command         transform done; 4.56 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 0.67 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 5.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.24 seconds; current allocated memory: 1.569 GB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.o.2.bc -o /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute           auto_get_db
Command         transform done; 3.81 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.81 seconds; current allocated memory: 1.594 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 31.39 sec.
Command     elaborate done; 145.88 sec.
Execute     ap_eval exec zip -j /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'mnist_inference' ...
Execute       ap_set_top_model mnist_inference 
Execute       get_model_list mnist_inference -filter all-wo-channel -topdown 
Execute       preproc_iomode -model mnist_inference 
Execute       preproc_iomode -model mnist_inference_Pipeline_VITIS_LOOP_41_4 
Execute       get_model_list mnist_inference -filter all-wo-channel 
INFO-FLOW: Model list for configure: mnist_inference_Pipeline_VITIS_LOOP_41_4 mnist_inference
INFO-FLOW: Configuring Module : mnist_inference_Pipeline_VITIS_LOOP_41_4 ...
Execute       set_default_model mnist_inference_Pipeline_VITIS_LOOP_41_4 
Execute       apply_spec_resource_limit mnist_inference_Pipeline_VITIS_LOOP_41_4 
INFO-FLOW: Configuring Module : mnist_inference ...
Execute       set_default_model mnist_inference 
Execute       apply_spec_resource_limit mnist_inference 
INFO-FLOW: Model list for preprocess: mnist_inference_Pipeline_VITIS_LOOP_41_4 mnist_inference
INFO-FLOW: Preprocessing Module: mnist_inference_Pipeline_VITIS_LOOP_41_4 ...
Execute       set_default_model mnist_inference_Pipeline_VITIS_LOOP_41_4 
Execute       cdfg_preprocess -model mnist_inference_Pipeline_VITIS_LOOP_41_4 
Command       cdfg_preprocess done; 0.23 sec.
Execute       rtl_gen_preprocess mnist_inference_Pipeline_VITIS_LOOP_41_4 
INFO-FLOW: Preprocessing Module: mnist_inference ...
Execute       set_default_model mnist_inference 
Execute       cdfg_preprocess -model mnist_inference 
Command       cdfg_preprocess done; 0.43 sec.
Execute       rtl_gen_preprocess mnist_inference 
INFO-FLOW: Model list for synthesis: mnist_inference_Pipeline_VITIS_LOOP_41_4 mnist_inference
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mnist_inference_Pipeline_VITIS_LOOP_41_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mnist_inference_Pipeline_VITIS_LOOP_41_4 
Execute       schedule -model mnist_inference_Pipeline_VITIS_LOOP_41_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_783) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_782) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_781) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_780) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_779) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_778) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_777) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_776) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_775) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_774) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_773) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_772) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_771) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_770) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_769) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_768) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_767) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_766) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_765) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_764) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_763) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_762) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_761) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_760) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_759) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_758) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_757) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_756) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_755) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_754) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_753) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_752) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_751) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_750) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_749) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_748) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_747) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_746) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_745) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_744) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_743) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_742) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_741) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_740) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_739) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_738) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_737) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_736) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_735) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_734) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_733) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_732) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_731) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_730) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_729) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_728) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_727) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_726) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_725) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_724) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_723) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_722) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_721) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_720) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_719) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_718) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_717) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_716) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_715) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_714) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_713) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_712) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_711) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_710) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_709) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_708) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_707) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_706) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_705) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_704) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_703) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_702) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_701) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_700) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_699) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_698) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_697) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_696) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_695) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_694) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_693) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_692) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_691) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_690) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_689) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_688) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_687) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_686) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_685) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_684) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_683) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_682) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_681) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_680) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_679) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_678) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_677) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_676) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_675) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_674) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_673) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_672) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_671) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_670) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_669) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_668) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_667) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_666) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_665) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_664) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_663) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_662) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_661) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_660) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_659) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_658) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_657) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_656) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_655) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_654) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_653) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_652) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_651) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_650) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_649) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_648) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_647) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_646) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_645) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_644) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_643) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_642) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_641) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_640) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_639) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_638) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_637) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_636) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_635) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_634) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_633) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_632) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_631) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_630) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_629) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_628) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_627) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_626) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_625) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_624) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_623) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_622) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_621) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_620) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_619) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_618) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_617) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_616) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_615) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_614) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_613) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_612) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_611) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_610) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_609) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_608) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_607) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_606) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_605) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_604) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_603) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_602) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_601) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_600) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_599) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_598) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_597) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_596) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_595) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_594) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_593) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_592) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_591) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_590) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_589) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_588) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_587) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_586) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_585) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_584) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_583) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_582) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_581) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_580) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_579) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_578) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_577) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_576) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_575) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_574) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_573) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_572) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_571) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_570) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_569) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_568) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_567) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_566) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_565) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_564) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_563) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_562) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_561) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_560) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_559) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_558) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_557) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_556) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_555) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_554) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_553) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_552) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_551) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_550) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_549) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_548) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_547) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_546) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_545) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_544) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_543) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_542) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_541) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_540) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_539) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_538) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_537) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_536) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_535) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_534) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_533) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_532) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_531) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_530) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_529) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_528) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_527) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_526) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_525) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_524) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_523) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_522) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_521) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_520) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_519) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_518) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_517) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_516) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_515) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_514) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_513) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_512) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_511) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_510) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_509) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_508) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_507) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_506) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_505) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_504) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_503) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_502) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_501) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_500) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_499) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_498) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_497) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_496) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_495) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_494) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_493) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_492) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_491) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_490) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_489) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_488) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_487) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_486) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_485) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_484) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_483) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_482) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_481) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_480) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_479) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_478) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_477) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_476) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_475) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_474) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_473) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_472) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_471) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_470) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_469) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_468) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_467) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_466) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_465) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_464) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_463) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_462) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_461) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_460) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_459) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_458) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_457) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_456) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_455) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_454) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_453) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_452) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_451) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_450) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_449) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_448) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_447) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_446) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_445) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_444) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_443) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_442) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_441) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_440) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_439) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_438) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_437) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_436) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_435) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_434) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_433) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_432) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_431) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_430) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_429) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_428) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_427) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_426) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_425) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_424) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_423) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_422) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_421) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_420) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_419) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_418) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_417) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_416) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_415) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_414) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_413) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_412) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_411) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_410) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_409) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_408) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_407) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_406) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_405) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_404) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_403) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_402) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_401) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_400) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_399) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_398) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_397) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_396) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_395) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_394) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_393) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_392) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_391) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_390) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_389) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_388) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_387) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_386) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_385) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_384) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_383) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_382) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_381) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_380) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_379) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_378) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_377) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_376) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_375) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_374) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_373) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_372) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_371) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_370) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_369) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_368) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_367) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_366) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_365) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_364) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_363) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_362) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_361) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_360) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_359) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_358) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_357) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_356) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_355) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_354) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_353) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_352) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_351) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_350) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_349) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_348) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_347) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_346) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_345) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_344) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_343) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_342) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_341) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_340) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_339) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_338) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_337) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_336) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_335) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_334) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_333) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_332) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_331) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_330) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_329) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_328) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_327) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_326) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_325) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_324) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_323) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_322) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_321) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_320) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_319) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_318) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_317) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_316) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_315) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_314) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_313) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_312) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_311) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_310) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_309) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_308) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_307) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_306) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_305) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_304) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_303) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_302) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_301) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_300) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_299) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_298) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_297) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_296) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_295) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_294) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_293) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_292) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_291) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_290) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_289) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_288) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_287) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_286) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_285) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_284) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_283) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_282) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_281) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_280) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_279) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_278) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_277) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_276) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_275) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_274) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_273) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_272) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_271) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_270) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_269) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_268) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_267) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_266) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_265) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_264) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_263) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_262) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_261) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_260) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_259) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_258) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_257) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_256) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_255) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_254) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_253) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_252) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_251) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_250) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_249) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_248) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_247) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_246) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_245) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_244) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_243) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_242) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_241) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_240) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_239) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_238) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_237) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_236) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_235) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_234) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_233) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_232) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_231) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_230) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_229) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_228) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_227) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_226) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_225) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_224) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_223) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_222) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_221) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_220) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_219) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_218) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_217) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_216) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_215) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_214) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_213) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_212) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_211) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_210) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_209) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_208) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_207) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_206) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_205) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_204) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_203) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_202) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_201) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_200) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_199) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_198) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_197) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_196) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_195) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_194) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_193) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_192) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_191) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_190) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_189) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_188) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_187) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_186) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_185) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_184) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_183) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_182) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_181) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_180) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_179) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_178) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_177) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_176) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_175) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_174) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_173) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_172) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_171) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_170) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_169) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_168) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_167) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_166) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_165) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_164) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_163) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_162) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_161) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_160) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_159) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_158) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_157) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_156) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_155) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_154) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_153) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_152) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_151) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_150) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_149) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_148) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_147) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_146) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_145) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_144) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_143) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_142) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_141) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_140) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_139) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_138) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_137) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_136) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_135) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_134) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_133) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_132) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_131) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_130) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_129) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_128) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_127) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_126) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_125) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_124) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_123) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_122) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_121) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_120) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_119) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_118) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_117) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_116) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_115) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_114) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_113) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_112) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_111) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_110) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_109) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_108) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_107) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_106) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_105) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_104) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_103) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_102) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_101) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_100) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_99) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_98) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_97) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_96) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_95) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_94) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_93) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_92) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_90) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_89) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_88) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_86) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_85) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_84) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_83) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_81) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_80) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_78) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_77) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_76) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_75) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_74) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_73) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_72) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_70) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_65) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_64) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_58) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_56) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 788, loop 'VITIS_LOOP_41_4'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 31.84 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 32.07 seconds. CPU system time: 0.4 seconds. Elapsed time: 32.64 seconds; current allocated memory: 1.650 GB.
Execute       syn_report -verbosereport -o /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference_Pipeline_VITIS_LOOP_41_4.verbose.sched.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Command       syn_report done; 7.62 sec.
Execute       db_write -o /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference_Pipeline_VITIS_LOOP_41_4.sched.adb -f 
Command       db_write done; 0.35 sec.
INFO-FLOW: Finish scheduling mnist_inference_Pipeline_VITIS_LOOP_41_4.
Execute       set_default_model mnist_inference_Pipeline_VITIS_LOOP_41_4 
Execute       bind -model mnist_inference_Pipeline_VITIS_LOOP_41_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 10.27 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 18.07 seconds. CPU system time: 0.09 seconds. Elapsed time: 18.25 seconds; current allocated memory: 1.664 GB.
Execute       syn_report -verbosereport -o /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference_Pipeline_VITIS_LOOP_41_4.verbose.bind.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Command       syn_report done; 2.32 sec.
Execute       db_write -o /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference_Pipeline_VITIS_LOOP_41_4.bind.adb -f 
Command       db_write done; 0.49 sec.
INFO-FLOW: Finish binding mnist_inference_Pipeline_VITIS_LOOP_41_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mnist_inference' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mnist_inference 
Execute       schedule -model mnist_inference 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.53 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.28 seconds. CPU system time: 0.06 seconds. Elapsed time: 4.36 seconds; current allocated memory: 1.680 GB.
Execute       syn_report -verbosereport -o /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference.verbose.sched.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Command       syn_report done; 0.37 sec.
Execute       db_write -o /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference.sched.adb -f 
INFO-FLOW: Finish scheduling mnist_inference.
Execute       set_default_model mnist_inference 
Execute       bind -model mnist_inference 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.03 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.44 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.48 seconds; current allocated memory: 1.682 GB.
Execute       syn_report -verbosereport -o /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference.verbose.bind.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Command       syn_report done; 0.7 sec.
Execute       db_write -o /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference.bind.adb -f 
Command       db_write done; 0.12 sec.
INFO-FLOW: Finish binding mnist_inference.
Execute       get_model_list mnist_inference -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess mnist_inference_Pipeline_VITIS_LOOP_41_4 
Execute       rtl_gen_preprocess mnist_inference 
INFO-FLOW: Model list for RTL generation: mnist_inference_Pipeline_VITIS_LOOP_41_4 mnist_inference
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mnist_inference_Pipeline_VITIS_LOOP_41_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model mnist_inference_Pipeline_VITIS_LOOP_41_4 -top_prefix mnist_inference_ -sub_prefix mnist_inference_ -mg_file /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference_Pipeline_VITIS_LOOP_41_4.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_41_4' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mnist_inference_Pipeline_VITIS_LOOP_41_4' pipeline 'VITIS_LOOP_41_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'mnist_inference_Pipeline_VITIS_LOOP_41_4' is 3170402 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_16s_24ns_24_4_1': 469 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_11s_16s_24ns_24_4_1': 299 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_16s_24ns_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9s_16s_24ns_24_4_1': 15 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mnist_inference_Pipeline_VITIS_LOOP_41_4'.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_0_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_1_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_2_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_3_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_4_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_5_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_6_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_7_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_8_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_9_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_10_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_11_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_12_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_13_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_14_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_15_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_16_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_17_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_18_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_19_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_20_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_21_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_22_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_23_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_24_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_25_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_26_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_27_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_28_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_29_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_30_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_31_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_32_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_33_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_34_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_35_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_36_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_37_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_38_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_39_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_40_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_41_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_42_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_43_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_44_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_45_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_46_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_47_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_48_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_49_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_50_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_51_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_52_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_53_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_54_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_55_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_56_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_57_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_58_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_59_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_60_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_61_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_62_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_63_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_64_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_65_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_66_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_67_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_68_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_69_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_70_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_71_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_72_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_73_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_74_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_75_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_76_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_77_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_78_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_79_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_80_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_81_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_82_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_83_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_84_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_85_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_86_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_87_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_88_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_89_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_90_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_91_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_92_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_93_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_94_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_95_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_96_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_97_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_98_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_99_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_100_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_101_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_102_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_103_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_104_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_105_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_106_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_107_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_108_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_109_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_110_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_111_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_112_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_113_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_114_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_115_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_116_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_117_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_118_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_119_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_120_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_121_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_122_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_123_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_124_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_125_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_126_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_127_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_128_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_129_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_130_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_131_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_132_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_133_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_134_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_135_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_136_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_137_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_138_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_139_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_140_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_141_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_142_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_143_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_144_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_145_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_146_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_147_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_148_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_149_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_150_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_151_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_152_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_153_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_154_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_155_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_156_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_157_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_158_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_159_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_160_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_161_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_162_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_163_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_164_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_165_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_166_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_167_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_168_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_169_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_170_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_171_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_172_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_173_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_174_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_175_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_176_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_177_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_178_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_179_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_180_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_181_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_182_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_183_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_184_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_185_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_186_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_187_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_188_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_189_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_190_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_191_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_192_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_193_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_194_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_195_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_196_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_197_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_198_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_199_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_200_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_201_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_202_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_203_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_204_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_205_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_206_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_207_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_208_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_209_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_210_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_211_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_212_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_213_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_214_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_215_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_216_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_217_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_218_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_219_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_220_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_221_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_222_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_223_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_224_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_225_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_226_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_227_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_228_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_229_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_230_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_231_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_232_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_233_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_234_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_235_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_236_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_237_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_238_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_239_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_240_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_241_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_242_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_243_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_244_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_245_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_246_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_247_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_248_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_249_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_250_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_251_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_252_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_253_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_254_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_255_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_256_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_257_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_258_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_259_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_260_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_261_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_262_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_263_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_264_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_265_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_266_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_267_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_268_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_269_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_270_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_271_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_272_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_273_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_274_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_275_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_276_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_277_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_278_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_279_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_280_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_281_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_282_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_283_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_284_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_285_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_286_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_287_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_288_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_289_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_290_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_291_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_292_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_293_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_294_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_295_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_296_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_297_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_298_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_299_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_300_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_301_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_302_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_303_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_304_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_305_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_306_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_307_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_308_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_309_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_310_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_311_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_312_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_313_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_314_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_315_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_316_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_317_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_318_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_319_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_320_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_321_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_322_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_323_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_324_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_325_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_326_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_327_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_328_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_329_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_330_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_331_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_332_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_333_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_334_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_335_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_336_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_337_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_338_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_339_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_340_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_341_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_342_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_343_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_344_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_345_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_346_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_347_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_348_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_349_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_350_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_351_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_352_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_353_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_354_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_355_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_356_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_357_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_358_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_359_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_360_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_361_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_362_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_363_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_364_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_365_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_366_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_367_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_368_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_369_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_370_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_371_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_372_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_373_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_374_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_375_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_376_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_377_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_378_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_379_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_380_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_381_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_382_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_383_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_384_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_385_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_386_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_387_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_388_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_389_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_390_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_391_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_392_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_393_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_394_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_395_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_396_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_397_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_398_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_399_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_400_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_401_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_402_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_403_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_404_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_405_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_406_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_407_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_408_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_409_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_410_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_411_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_412_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_413_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_414_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_415_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_416_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_417_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_418_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_419_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_420_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_421_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_422_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_423_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_424_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_425_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_426_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_427_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_428_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_429_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_430_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_431_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_432_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_433_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_434_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_435_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_436_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_437_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_438_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_439_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_440_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_441_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_442_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_443_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_444_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_445_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_446_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_447_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_448_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_449_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_450_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_451_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_452_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_453_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_454_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_455_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_456_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_457_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_458_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_459_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_460_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_461_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_462_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_463_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_464_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_465_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_466_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_467_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_468_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_469_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_470_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_471_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_472_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_473_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_474_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_475_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_476_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_477_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_478_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_479_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_480_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_481_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_482_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_483_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_484_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_485_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_486_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_487_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_488_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_489_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_490_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_491_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_492_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_493_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_494_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_495_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_496_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_497_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_498_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_499_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_500_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_501_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_502_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_503_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_504_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_505_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_506_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_507_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_508_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_509_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_510_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_511_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_512_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_513_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_514_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_515_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_516_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_517_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_518_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_519_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_520_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_521_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_522_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_523_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_524_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_525_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_526_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_527_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_528_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_529_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_530_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_531_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_532_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_533_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_534_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_535_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_536_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_537_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_538_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_539_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_540_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_541_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_542_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_543_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_544_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_545_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_546_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_547_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_548_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_549_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_550_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_551_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_552_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_553_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_554_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_555_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_556_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_557_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_558_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_559_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_560_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_561_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_562_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_563_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_564_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_565_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_566_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_567_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_568_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_569_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_570_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_571_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_572_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_573_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_574_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_575_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_576_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_577_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_578_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_579_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_580_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_581_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_582_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_583_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_584_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_585_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_586_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_587_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_588_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_589_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_590_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_591_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_592_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_593_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_594_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_595_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_596_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_597_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_598_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_599_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_600_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_601_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_602_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_603_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_604_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_605_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_606_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_607_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_608_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_609_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_610_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_611_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_612_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_613_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_614_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_615_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_616_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_617_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_618_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_619_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_620_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_621_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_622_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_623_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_624_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_625_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_626_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_627_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_628_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_629_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_630_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_631_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_632_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_633_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_634_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_635_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_636_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_637_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_638_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_639_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_640_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_641_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_642_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_643_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_644_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_645_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_646_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_647_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_648_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_649_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_650_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_651_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_652_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_653_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_654_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_655_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_656_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_657_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_658_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_659_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_660_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_661_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_662_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_663_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_664_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_665_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_666_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_667_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_668_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_669_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_670_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_671_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_672_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_673_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_674_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_675_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_676_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_677_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_678_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_679_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_680_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_681_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_682_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_683_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_684_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_685_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_686_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_687_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_688_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_689_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_690_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_691_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_692_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_693_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_694_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_695_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_696_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_697_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_698_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_699_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_700_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_701_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_702_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_703_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_704_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_705_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_706_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_707_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_708_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_709_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_710_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_711_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_712_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_713_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_714_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_715_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_716_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_717_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_718_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_719_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_720_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_721_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_722_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_723_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_724_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_725_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_726_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_727_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_728_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_729_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_730_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_731_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_732_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_733_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_734_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_735_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_736_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_737_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_738_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_739_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_740_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_741_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_742_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_743_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_744_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_745_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_746_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_747_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_748_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_749_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_750_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_751_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_752_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_753_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_754_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_755_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_756_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_757_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_758_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_759_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_760_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_761_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_762_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_763_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_764_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_765_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_766_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_767_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_768_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_769_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_770_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_771_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_772_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_773_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_774_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_775_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_776_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_777_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_778_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_779_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_780_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_781_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_782_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_783_RAM_2P_BRAM_1R1W' using block ROMs.
Command       create_rtl_model done; 70.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 68.28 seconds. CPU system time: 2.34 seconds. Elapsed time: 71.01 seconds; current allocated memory: 2.847 GB.
Execute       source /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference.rtl_wrap.cfg.tcl 
Execute       gen_rtl mnist_inference_Pipeline_VITIS_LOOP_41_4 -style xilinx -f -lang vhdl -o /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/syn/vhdl/mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4 
Command       gen_rtl done; 2.28 sec.
Execute       gen_rtl mnist_inference_Pipeline_VITIS_LOOP_41_4 -style xilinx -f -lang vlog -o /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/syn/verilog/mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4 
Command       gen_rtl done; 2.93 sec.
Execute       syn_report -csynth -model mnist_inference_Pipeline_VITIS_LOOP_41_4 -o /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/syn/report/mnist_inference_Pipeline_VITIS_LOOP_41_4_csynth.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Command       syn_report done; 8.39 sec.
Execute       syn_report -rtlxml -model mnist_inference_Pipeline_VITIS_LOOP_41_4 -o /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/syn/report/mnist_inference_Pipeline_VITIS_LOOP_41_4_csynth.xml 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Command       syn_report done; 4.02 sec.
Execute       syn_report -verbosereport -model mnist_inference_Pipeline_VITIS_LOOP_41_4 -o /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference_Pipeline_VITIS_LOOP_41_4.verbose.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Command       syn_report done; 6.52 sec.
Execute       db_write -model mnist_inference_Pipeline_VITIS_LOOP_41_4 -f -o /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference_Pipeline_VITIS_LOOP_41_4.adb 
Command       db_write done; 5.82 sec.
Execute       db_write -model mnist_inference_Pipeline_VITIS_LOOP_41_4 -bindview -o /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 5.65 sec.
Execute       gen_tb_info mnist_inference_Pipeline_VITIS_LOOP_41_4 -p /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db -o /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference_Pipeline_VITIS_LOOP_41_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mnist_inference' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model mnist_inference -top_prefix  -sub_prefix mnist_inference_ -mg_file /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'mnist_inference/input_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mnist_inference/input_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mnist_inference/input_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mnist_inference/input_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mnist_inference/input_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mnist_inference/input_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mnist_inference/input_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mnist_inference/input_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mnist_inference/input_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mnist_inference/input_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mnist_inference/input_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mnist_inference/input_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mnist_inference/input_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mnist_inference/input_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mnist_inference/input_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mnist_inference/input_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mnist_inference/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mnist_inference' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mnist_inference'.
INFO: [RTMG 210-278] Implementing memory 'mnist_inference_sum_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 1.28 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 38.11 seconds. CPU system time: 0.71 seconds. Elapsed time: 39.02 seconds; current allocated memory: 2.950 GB.
Execute       source /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference.rtl_wrap.cfg.tcl 
Execute       gen_rtl mnist_inference -istop -style xilinx -f -lang vhdl -o /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/syn/vhdl/mnist_inference 
Command       gen_rtl done; 0.11 sec.
Execute       gen_rtl mnist_inference -istop -style xilinx -f -lang vlog -o /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/syn/verilog/mnist_inference 
Execute       syn_report -csynth -model mnist_inference -o /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/syn/report/mnist_inference_csynth.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       syn_report -rtlxml -model mnist_inference -o /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/syn/report/mnist_inference_csynth.xml 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       syn_report -verbosereport -model mnist_inference -o /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference.verbose.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Command       syn_report done; 0.83 sec.
Execute       db_write -model mnist_inference -f -o /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference.adb 
Command       db_write done; 0.2 sec.
Execute       db_write -model mnist_inference -bindview -o /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info mnist_inference -p /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db -o /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference 
Execute       export_constraint_db -f -tool general -o /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference.constraint.tcl 
Execute       syn_report -designview -model mnist_inference -o /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference.design.xml 
Command       syn_report done; 8.1 sec.
Execute       syn_report -csynthDesign -model mnist_inference -o /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/syn/report/csynth.rpt -MHOut /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       syn_report -wcfg -model mnist_inference -o /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model mnist_inference -o /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference.protoinst 
Execute       sc_get_clocks mnist_inference 
Execute       sc_get_portdomain mnist_inference 
INFO-FLOW: Model list for RTL component generation: mnist_inference_Pipeline_VITIS_LOOP_41_4 mnist_inference
INFO-FLOW: Handling components in module [mnist_inference_Pipeline_VITIS_LOOP_41_4] ... 
Execute       source /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference_Pipeline_VITIS_LOOP_41_4.compgen.tcl 
INFO-FLOW: Found component mnist_inference_mac_muladd_10s_16s_24ns_24_4_1.
INFO-FLOW: Append model mnist_inference_mac_muladd_10s_16s_24ns_24_4_1
INFO-FLOW: Found component mnist_inference_mac_muladd_11s_16s_24ns_24_4_1.
INFO-FLOW: Append model mnist_inference_mac_muladd_11s_16s_24ns_24_4_1
INFO-FLOW: Found component mnist_inference_mac_muladd_9s_16s_24ns_24_4_1.
INFO-FLOW: Append model mnist_inference_mac_muladd_9s_16s_24ns_24_4_1
INFO-FLOW: Found component mnist_inference_mac_muladd_9ns_16s_24ns_24_4_1.
INFO-FLOW: Append model mnist_inference_mac_muladd_9ns_16s_24ns_24_4_1
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_0_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_0_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_1_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_1_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_2_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_2_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_3_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_3_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_4_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_4_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_5_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_5_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_6_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_6_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_7_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_7_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_8_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_8_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_9_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_9_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_10_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_10_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_11_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_11_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_12_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_12_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_13_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_13_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_14_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_14_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_15_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_15_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_16_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_16_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_17_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_17_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_18_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_18_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_19_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_19_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_20_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_20_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_21_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_21_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_22_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_22_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_23_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_23_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_24_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_24_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_25_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_25_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_26_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_26_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_27_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_27_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_28_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_28_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_29_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_29_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_30_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_30_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_31_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_31_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_32_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_32_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_33_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_33_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_34_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_34_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_35_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_35_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_36_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_36_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_37_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_37_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_38_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_38_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_39_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_39_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_40_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_40_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_41_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_41_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_42_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_42_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_43_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_43_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_44_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_44_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_45_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_45_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_46_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_46_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_47_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_47_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_48_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_48_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_49_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_49_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_50_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_50_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_51_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_51_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_52_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_52_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_53_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_53_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_54_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_54_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_55_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_55_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_56_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_56_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_57_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_57_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_58_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_58_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_59_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_59_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_60_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_60_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_61_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_61_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_62_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_62_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_63_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_63_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_64_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_64_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_65_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_65_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_66_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_66_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_67_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_67_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_68_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_68_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_69_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_69_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_70_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_70_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_71_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_71_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_72_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_72_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_73_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_73_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_74_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_74_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_75_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_75_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_76_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_76_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_77_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_77_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_78_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_78_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_79_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_79_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_80_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_80_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_81_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_81_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_82_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_82_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_83_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_83_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_84_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_84_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_85_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_85_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_86_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_86_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_87_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_87_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_88_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_88_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_89_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_89_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_90_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_90_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_91_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_91_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_92_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_92_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_93_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_93_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_94_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_94_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_95_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_95_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_96_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_96_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_97_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_97_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_98_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_98_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_99_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_99_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_100_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_100_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_101_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_101_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_102_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_102_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_103_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_103_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_104_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_104_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_105_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_105_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_106_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_106_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_107_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_107_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_108_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_108_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_109_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_109_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_110_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_110_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_111_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_111_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_112_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_112_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_113_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_113_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_114_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_114_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_115_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_115_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_116_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_116_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_117_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_117_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_118_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_118_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_119_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_119_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_120_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_120_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_121_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_121_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_122_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_122_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_123_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_123_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_124_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_124_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_125_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_125_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_126_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_126_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_127_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_127_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_128_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_128_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_129_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_129_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_130_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_130_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_131_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_131_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_132_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_132_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_133_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_133_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_134_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_134_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_135_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_135_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_136_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_136_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_137_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_137_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_138_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_138_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_139_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_139_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_140_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_140_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_141_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_141_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_142_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_142_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_143_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_143_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_144_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_144_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_145_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_145_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_146_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_146_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_147_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_147_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_148_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_148_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_149_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_149_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_150_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_150_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_151_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_151_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_152_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_152_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_153_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_153_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_154_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_154_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_155_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_155_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_156_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_156_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_157_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_157_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_158_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_158_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_159_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_159_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_160_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_160_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_161_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_161_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_162_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_162_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_163_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_163_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_164_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_164_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_165_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_165_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_166_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_166_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_167_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_167_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_168_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_168_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_169_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_169_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_170_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_170_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_171_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_171_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_172_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_172_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_173_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_173_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_174_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_174_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_175_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_175_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_176_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_176_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_177_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_177_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_178_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_178_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_179_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_179_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_180_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_180_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_181_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_181_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_182_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_182_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_183_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_183_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_184_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_184_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_185_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_185_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_186_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_186_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_187_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_187_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_188_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_188_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_189_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_189_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_190_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_190_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_191_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_191_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_192_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_192_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_193_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_193_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_194_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_194_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_195_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_195_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_196_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_196_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_197_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_197_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_198_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_198_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_199_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_199_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_200_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_200_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_201_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_201_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_202_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_202_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_203_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_203_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_204_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_204_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_205_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_205_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_206_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_206_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_207_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_207_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_208_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_208_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_209_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_209_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_210_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_210_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_211_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_211_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_212_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_212_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_213_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_213_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_214_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_214_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_215_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_215_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_216_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_216_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_217_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_217_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_218_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_218_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_219_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_219_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_220_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_220_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_221_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_221_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_222_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_222_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_223_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_223_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_224_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_224_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_225_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_225_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_226_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_226_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_227_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_227_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_228_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_228_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_229_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_229_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_230_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_230_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_231_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_231_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_232_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_232_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_233_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_233_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_234_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_234_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_235_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_235_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_236_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_236_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_237_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_237_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_238_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_238_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_239_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_239_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_240_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_240_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_241_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_241_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_242_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_242_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_243_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_243_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_244_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_244_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_245_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_245_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_246_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_246_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_247_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_247_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_248_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_248_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_249_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_249_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_250_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_250_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_251_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_251_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_252_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_252_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_253_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_253_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_254_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_254_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_255_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_255_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_256_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_256_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_257_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_257_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_258_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_258_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_259_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_259_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_260_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_260_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_261_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_261_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_262_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_262_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_263_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_263_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_264_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_264_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_265_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_265_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_266_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_266_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_267_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_267_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_268_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_268_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_269_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_269_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_270_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_270_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_271_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_271_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_272_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_272_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_273_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_273_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_274_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_274_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_275_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_275_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_276_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_276_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_277_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_277_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_278_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_278_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_279_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_279_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_280_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_280_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_281_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_281_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_282_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_282_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_283_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_283_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_284_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_284_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_285_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_285_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_286_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_286_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_287_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_287_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_288_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_288_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_289_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_289_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_290_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_290_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_291_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_291_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_292_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_292_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_293_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_293_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_294_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_294_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_295_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_295_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_296_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_296_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_297_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_297_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_298_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_298_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_299_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_299_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_300_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_300_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_301_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_301_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_302_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_302_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_303_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_303_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_304_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_304_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_305_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_305_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_306_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_306_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_307_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_307_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_308_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_308_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_309_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_309_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_310_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_310_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_311_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_311_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_312_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_312_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_313_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_313_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_314_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_314_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_315_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_315_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_316_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_316_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_317_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_317_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_318_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_318_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_319_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_319_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_320_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_320_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_321_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_321_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_322_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_322_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_323_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_323_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_324_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_324_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_325_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_325_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_326_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_326_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_327_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_327_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_328_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_328_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_329_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_329_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_330_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_330_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_331_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_331_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_332_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_332_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_333_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_333_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_334_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_334_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_335_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_335_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_336_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_336_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_337_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_337_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_338_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_338_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_339_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_339_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_340_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_340_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_341_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_341_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_342_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_342_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_343_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_343_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_344_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_344_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_345_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_345_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_346_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_346_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_347_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_347_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_348_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_348_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_349_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_349_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_350_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_350_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_351_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_351_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_352_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_352_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_353_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_353_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_354_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_354_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_355_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_355_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_356_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_356_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_357_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_357_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_358_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_358_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_359_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_359_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_360_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_360_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_361_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_361_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_362_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_362_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_363_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_363_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_364_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_364_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_365_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_365_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_366_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_366_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_367_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_367_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_368_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_368_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_369_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_369_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_370_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_370_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_371_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_371_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_372_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_372_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_373_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_373_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_374_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_374_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_375_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_375_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_376_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_376_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_377_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_377_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_378_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_378_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_379_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_379_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_380_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_380_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_381_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_381_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_382_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_382_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_383_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_383_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_384_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_384_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_385_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_385_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_386_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_386_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_387_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_387_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_388_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_388_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_389_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_389_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_390_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_390_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_391_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_391_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_392_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_392_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_393_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_393_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_394_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_394_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_395_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_395_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_396_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_396_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_397_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_397_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_398_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_398_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_399_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_399_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_400_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_400_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_401_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_401_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_402_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_402_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_403_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_403_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_404_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_404_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_405_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_405_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_406_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_406_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_407_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_407_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_408_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_408_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_409_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_409_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_410_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_410_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_411_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_411_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_412_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_412_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_413_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_413_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_414_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_414_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_415_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_415_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_416_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_416_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_417_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_417_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_418_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_418_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_419_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_419_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_420_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_420_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_421_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_421_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_422_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_422_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_423_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_423_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_424_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_424_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_425_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_425_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_426_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_426_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_427_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_427_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_428_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_428_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_429_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_429_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_430_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_430_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_431_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_431_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_432_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_432_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_433_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_433_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_434_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_434_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_435_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_435_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_436_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_436_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_437_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_437_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_438_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_438_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_439_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_439_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_440_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_440_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_441_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_441_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_442_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_442_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_443_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_443_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_444_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_444_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_445_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_445_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_446_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_446_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_447_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_447_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_448_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_448_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_449_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_449_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_450_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_450_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_451_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_451_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_452_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_452_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_453_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_453_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_454_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_454_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_455_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_455_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_456_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_456_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_457_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_457_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_458_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_458_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_459_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_459_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_460_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_460_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_461_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_461_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_462_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_462_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_463_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_463_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_464_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_464_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_465_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_465_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_466_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_466_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_467_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_467_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_468_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_468_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_469_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_469_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_470_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_470_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_471_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_471_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_472_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_472_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_473_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_473_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_474_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_474_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_475_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_475_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_476_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_476_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_477_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_477_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_478_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_478_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_479_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_479_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_480_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_480_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_481_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_481_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_482_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_482_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_483_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_483_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_484_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_484_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_485_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_485_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_486_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_486_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_487_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_487_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_488_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_488_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_489_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_489_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_490_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_490_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_491_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_491_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_492_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_492_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_493_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_493_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_494_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_494_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_495_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_495_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_496_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_496_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_497_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_497_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_498_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_498_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_499_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_499_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_500_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_500_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_501_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_501_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_502_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_502_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_503_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_503_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_504_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_504_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_505_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_505_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_506_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_506_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_507_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_507_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_508_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_508_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_509_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_509_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_510_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_510_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_511_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_511_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_512_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_512_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_513_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_513_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_514_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_514_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_515_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_515_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_516_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_516_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_517_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_517_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_518_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_518_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_519_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_519_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_520_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_520_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_521_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_521_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_522_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_522_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_523_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_523_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_524_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_524_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_525_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_525_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_526_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_526_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_527_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_527_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_528_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_528_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_529_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_529_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_530_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_530_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_531_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_531_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_532_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_532_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_533_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_533_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_534_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_534_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_535_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_535_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_536_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_536_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_537_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_537_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_538_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_538_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_539_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_539_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_540_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_540_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_541_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_541_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_542_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_542_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_543_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_543_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_544_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_544_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_545_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_545_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_546_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_546_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_547_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_547_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_548_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_548_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_549_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_549_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_550_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_550_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_551_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_551_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_552_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_552_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_553_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_553_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_554_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_554_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_555_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_555_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_556_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_556_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_557_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_557_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_558_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_558_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_559_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_559_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_560_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_560_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_561_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_561_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_562_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_562_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_563_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_563_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_564_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_564_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_565_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_565_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_566_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_566_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_567_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_567_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_568_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_568_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_569_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_569_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_570_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_570_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_571_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_571_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_572_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_572_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_573_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_573_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_574_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_574_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_575_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_575_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_576_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_576_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_577_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_577_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_578_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_578_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_579_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_579_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_580_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_580_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_581_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_581_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_582_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_582_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_583_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_583_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_584_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_584_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_585_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_585_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_586_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_586_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_587_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_587_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_588_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_588_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_589_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_589_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_590_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_590_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_591_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_591_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_592_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_592_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_593_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_593_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_594_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_594_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_595_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_595_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_596_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_596_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_597_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_597_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_598_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_598_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_599_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_599_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_600_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_600_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_601_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_601_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_602_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_602_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_603_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_603_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_604_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_604_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_605_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_605_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_606_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_606_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_607_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_607_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_608_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_608_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_609_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_609_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_610_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_610_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_611_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_611_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_612_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_612_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_613_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_613_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_614_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_614_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_615_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_615_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_616_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_616_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_617_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_617_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_618_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_618_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_619_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_619_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_620_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_620_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_621_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_621_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_622_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_622_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_623_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_623_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_624_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_624_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_625_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_625_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_626_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_626_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_627_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_627_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_628_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_628_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_629_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_629_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_630_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_630_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_631_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_631_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_632_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_632_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_633_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_633_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_634_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_634_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_635_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_635_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_636_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_636_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_637_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_637_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_638_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_638_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_639_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_639_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_640_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_640_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_641_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_641_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_642_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_642_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_643_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_643_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_644_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_644_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_645_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_645_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_646_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_646_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_647_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_647_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_648_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_648_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_649_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_649_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_650_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_650_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_651_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_651_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_652_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_652_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_653_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_653_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_654_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_654_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_655_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_655_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_656_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_656_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_657_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_657_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_658_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_658_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_659_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_659_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_660_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_660_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_661_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_661_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_662_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_662_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_663_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_663_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_664_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_664_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_665_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_665_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_666_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_666_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_667_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_667_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_668_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_668_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_669_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_669_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_670_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_670_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_671_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_671_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_672_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_672_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_673_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_673_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_674_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_674_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_675_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_675_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_676_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_676_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_677_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_677_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_678_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_678_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_679_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_679_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_680_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_680_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_681_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_681_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_682_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_682_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_683_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_683_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_684_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_684_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_685_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_685_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_686_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_686_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_687_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_687_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_688_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_688_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_689_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_689_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_690_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_690_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_691_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_691_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_692_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_692_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_693_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_693_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_694_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_694_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_695_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_695_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_696_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_696_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_697_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_697_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_698_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_698_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_699_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_699_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_700_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_700_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_701_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_701_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_702_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_702_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_703_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_703_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_704_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_704_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_705_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_705_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_706_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_706_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_707_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_707_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_708_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_708_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_709_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_709_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_710_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_710_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_711_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_711_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_712_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_712_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_713_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_713_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_714_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_714_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_715_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_715_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_716_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_716_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_717_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_717_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_718_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_718_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_719_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_719_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_720_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_720_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_721_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_721_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_722_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_722_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_723_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_723_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_724_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_724_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_725_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_725_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_726_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_726_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_727_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_727_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_728_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_728_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_729_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_729_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_730_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_730_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_731_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_731_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_732_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_732_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_733_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_733_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_734_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_734_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_735_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_735_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_736_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_736_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_737_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_737_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_738_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_738_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_739_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_739_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_740_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_740_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_741_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_741_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_742_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_742_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_743_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_743_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_744_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_744_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_745_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_745_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_746_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_746_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_747_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_747_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_748_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_748_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_749_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_749_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_750_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_750_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_751_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_751_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_752_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_752_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_753_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_753_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_754_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_754_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_755_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_755_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_756_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_756_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_757_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_757_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_758_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_758_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_759_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_759_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_760_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_760_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_761_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_761_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_762_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_762_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_763_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_763_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_764_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_764_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_765_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_765_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_766_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_766_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_767_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_767_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_768_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_768_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_769_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_769_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_770_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_770_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_771_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_771_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_772_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_772_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_773_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_773_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_774_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_774_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_775_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_775_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_776_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_776_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_777_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_777_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_778_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_778_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_779_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_779_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_780_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_780_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_781_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_781_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_782_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_782_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_783_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_783_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component mnist_inference_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model mnist_inference_flow_control_loop_pipe_sequential_init
Command       ap_source done; 0.23 sec.
INFO-FLOW: Handling components in module [mnist_inference] ... 
Execute       source /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference.compgen.tcl 
INFO-FLOW: Found component mnist_inference_sum_RAM_AUTO_1R1W.
INFO-FLOW: Append model mnist_inference_sum_RAM_AUTO_1R1W
INFO-FLOW: Append model mnist_inference_Pipeline_VITIS_LOOP_41_4
INFO-FLOW: Append model mnist_inference
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: mnist_inference_mac_muladd_10s_16s_24ns_24_4_1 mnist_inference_mac_muladd_11s_16s_24ns_24_4_1 mnist_inference_mac_muladd_9s_16s_24ns_24_4_1 mnist_inference_mac_muladd_9ns_16s_24ns_24_4_1 mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_0_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_1_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_2_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_3_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_4_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_5_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_6_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_7_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_8_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_9_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_10_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_11_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_12_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_13_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_14_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_15_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_16_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_17_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_18_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_19_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_20_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_21_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_22_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_23_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_24_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_25_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_26_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_27_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_28_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_29_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_30_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_31_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_32_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_33_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_34_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_35_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_36_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_37_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_38_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_39_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_40_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_41_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_42_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_43_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_44_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_45_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_46_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_47_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_48_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_49_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_50_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_51_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_52_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_53_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_54_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_55_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_56_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_57_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_58_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_59_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_60_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_61_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_62_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_63_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_64_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_65_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_66_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_67_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_68_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_69_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_70_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_71_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_72_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_73_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_74_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_75_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_76_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_77_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_78_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_79_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_80_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_81_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_82_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_83_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_84_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_85_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_86_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_87_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_88_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_89_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_90_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_91_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_92_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_93_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_94_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_95_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_96_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_97_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_98_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_99_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_100_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_101_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_102_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_103_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_104_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_105_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_106_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_107_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_108_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_109_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_110_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_111_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_112_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_113_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_114_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_115_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_116_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_117_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_118_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_119_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_120_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_121_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_122_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_123_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_124_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_125_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_126_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_127_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_128_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_129_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_130_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_131_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_132_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_133_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_134_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_135_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_136_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_137_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_138_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_139_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_140_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_141_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_142_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_143_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_144_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_145_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_146_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_147_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_148_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_149_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_150_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_151_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_152_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_153_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_154_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_155_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_156_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_157_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_158_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_159_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_160_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_161_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_162_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_163_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_164_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_165_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_166_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_167_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_168_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_169_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_170_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_171_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_172_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_173_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_174_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_175_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_176_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_177_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_178_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_179_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_180_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_181_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_182_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_183_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_184_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_185_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_186_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_187_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_188_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_189_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_190_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_191_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_192_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_193_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_194_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_195_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_196_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_197_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_198_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_199_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_200_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_201_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_202_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_203_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_204_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_205_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_206_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_207_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_208_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_209_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_210_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_211_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_212_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_213_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_214_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_215_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_216_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_217_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_218_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_219_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_220_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_221_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_222_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_223_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_224_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_225_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_226_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_227_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_228_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_229_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_230_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_231_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_232_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_233_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_234_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_235_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_236_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_237_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_238_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_239_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_240_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_241_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_242_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_243_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_244_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_245_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_246_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_247_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_248_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_249_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_250_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_251_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_252_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_253_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_254_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_255_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_256_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_257_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_258_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_259_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_260_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_261_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_262_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_263_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_264_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_265_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_266_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_267_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_268_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_269_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_270_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_271_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_272_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_273_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_274_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_275_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_276_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_277_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_278_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_279_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_280_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_281_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_282_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_283_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_284_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_285_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_286_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_287_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_288_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_289_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_290_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_291_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_292_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_293_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_294_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_295_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_296_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_297_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_298_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_299_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_300_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_301_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_302_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_303_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_304_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_305_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_306_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_307_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_308_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_309_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_310_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_311_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_312_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_313_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_314_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_315_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_316_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_317_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_318_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_319_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_320_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_321_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_322_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_323_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_324_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_325_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_326_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_327_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_328_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_329_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_330_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_331_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_332_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_333_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_334_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_335_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_336_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_337_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_338_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_339_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_340_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_341_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_342_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_343_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_344_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_345_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_346_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_347_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_348_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_349_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_350_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_351_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_352_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_353_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_354_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_355_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_356_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_357_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_358_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_359_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_360_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_361_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_362_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_363_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_364_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_365_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_366_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_367_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_368_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_369_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_370_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_371_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_372_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_373_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_374_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_375_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_376_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_377_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_378_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_379_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_380_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_381_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_382_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_383_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_384_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_385_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_386_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_387_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_388_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_389_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_390_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_391_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_392_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_393_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_394_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_395_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_396_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_397_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_398_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_399_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_400_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_401_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_402_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_403_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_404_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_405_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_406_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_407_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_408_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_409_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_410_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_411_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_412_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_413_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_414_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_415_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_416_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_417_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_418_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_419_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_420_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_421_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_422_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_423_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_424_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_425_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_426_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_427_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_428_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_429_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_430_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_431_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_432_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_433_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_434_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_435_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_436_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_437_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_438_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_439_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_440_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_441_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_442_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_443_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_444_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_445_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_446_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_447_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_448_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_449_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_450_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_451_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_452_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_453_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_454_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_455_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_456_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_457_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_458_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_459_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_460_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_461_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_462_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_463_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_464_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_465_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_466_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_467_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_468_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_469_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_470_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_471_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_472_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_473_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_474_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_475_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_476_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_477_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_478_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_479_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_480_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_481_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_482_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_483_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_484_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_485_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_486_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_487_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_488_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_489_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_490_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_491_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_492_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_493_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_494_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_495_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_496_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_497_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_498_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_499_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_500_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_501_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_502_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_503_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_504_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_505_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_506_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_507_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_508_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_509_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_510_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_511_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_512_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_513_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_514_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_515_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_516_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_517_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_518_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_519_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_520_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_521_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_522_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_523_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_524_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_525_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_526_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_527_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_528_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_529_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_530_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_531_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_532_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_533_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_534_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_535_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_536_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_537_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_538_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_539_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_540_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_541_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_542_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_543_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_544_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_545_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_546_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_547_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_548_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_549_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_550_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_551_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_552_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_553_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_554_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_555_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_556_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_557_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_558_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_559_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_560_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_561_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_562_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_563_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_564_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_565_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_566_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_567_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_568_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_569_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_570_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_571_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_572_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_573_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_574_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_575_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_576_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_577_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_578_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_579_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_580_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_581_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_582_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_583_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_584_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_585_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_586_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_587_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_588_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_589_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_590_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_591_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_592_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_593_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_594_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_595_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_596_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_597_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_598_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_599_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_600_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_601_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_602_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_603_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_604_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_605_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_606_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_607_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_608_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_609_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_610_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_611_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_612_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_613_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_614_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_615_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_616_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_617_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_618_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_619_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_620_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_621_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_622_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_623_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_624_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_625_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_626_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_627_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_628_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_629_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_630_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_631_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_632_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_633_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_634_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_635_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_636_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_637_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_638_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_639_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_640_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_641_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_642_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_643_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_644_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_645_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_646_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_647_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_648_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_649_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_650_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_651_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_652_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_653_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_654_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_655_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_656_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_657_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_658_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_659_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_660_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_661_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_662_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_663_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_664_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_665_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_666_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_667_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_668_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_669_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_670_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_671_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_672_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_673_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_674_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_675_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_676_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_677_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_678_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_679_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_680_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_681_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_682_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_683_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_684_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_685_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_686_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_687_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_688_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_689_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_690_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_691_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_692_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_693_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_694_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_695_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_696_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_697_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_698_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_699_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_700_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_701_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_702_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_703_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_704_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_705_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_706_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_707_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_708_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_709_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_710_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_711_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_712_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_713_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_714_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_715_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_716_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_717_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_718_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_719_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_720_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_721_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_722_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_723_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_724_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_725_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_726_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_727_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_728_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_729_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_730_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_731_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_732_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_733_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_734_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_735_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_736_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_737_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_738_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_739_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_740_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_741_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_742_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_743_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_744_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_745_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_746_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_747_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_748_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_749_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_750_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_751_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_752_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_753_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_754_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_755_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_756_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_757_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_758_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_759_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_760_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_761_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_762_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_763_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_764_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_765_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_766_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_767_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_768_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_769_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_770_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_771_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_772_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_773_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_774_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_775_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_776_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_777_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_778_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_779_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_780_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_781_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_782_RAM_2P_BRAM_1R1W mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_783_RAM_2P_BRAM_1R1W mnist_inference_flow_control_loop_pipe_sequential_init mnist_inference_sum_RAM_AUTO_1R1W mnist_inference_Pipeline_VITIS_LOOP_41_4 mnist_inference
INFO-FLOW: Generating /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model mnist_inference_mac_muladd_10s_16s_24ns_24_4_1
INFO-FLOW: To file: write model mnist_inference_mac_muladd_11s_16s_24ns_24_4_1
INFO-FLOW: To file: write model mnist_inference_mac_muladd_9s_16s_24ns_24_4_1
INFO-FLOW: To file: write model mnist_inference_mac_muladd_9ns_16s_24ns_24_4_1
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_0_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_1_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_2_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_3_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_4_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_5_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_6_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_7_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_8_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_9_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_10_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_11_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_12_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_13_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_14_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_15_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_16_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_17_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_18_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_19_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_20_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_21_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_22_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_23_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_24_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_25_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_26_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_27_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_28_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_29_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_30_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_31_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_32_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_33_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_34_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_35_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_36_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_37_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_38_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_39_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_40_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_41_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_42_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_43_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_44_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_45_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_46_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_47_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_48_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_49_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_50_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_51_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_52_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_53_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_54_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_55_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_56_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_57_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_58_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_59_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_60_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_61_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_62_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_63_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_64_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_65_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_66_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_67_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_68_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_69_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_70_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_71_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_72_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_73_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_74_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_75_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_76_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_77_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_78_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_79_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_80_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_81_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_82_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_83_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_84_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_85_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_86_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_87_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_88_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_89_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_90_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_91_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_92_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_93_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_94_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_95_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_96_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_97_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_98_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_99_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_100_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_101_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_102_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_103_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_104_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_105_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_106_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_107_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_108_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_109_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_110_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_111_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_112_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_113_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_114_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_115_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_116_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_117_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_118_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_119_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_120_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_121_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_122_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_123_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_124_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_125_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_126_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_127_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_128_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_129_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_130_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_131_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_132_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_133_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_134_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_135_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_136_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_137_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_138_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_139_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_140_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_141_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_142_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_143_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_144_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_145_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_146_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_147_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_148_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_149_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_150_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_151_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_152_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_153_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_154_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_155_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_156_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_157_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_158_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_159_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_160_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_161_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_162_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_163_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_164_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_165_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_166_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_167_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_168_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_169_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_170_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_171_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_172_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_173_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_174_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_175_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_176_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_177_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_178_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_179_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_180_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_181_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_182_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_183_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_184_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_185_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_186_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_187_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_188_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_189_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_190_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_191_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_192_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_193_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_194_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_195_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_196_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_197_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_198_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_199_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_200_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_201_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_202_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_203_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_204_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_205_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_206_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_207_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_208_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_209_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_210_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_211_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_212_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_213_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_214_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_215_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_216_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_217_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_218_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_219_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_220_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_221_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_222_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_223_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_224_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_225_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_226_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_227_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_228_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_229_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_230_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_231_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_232_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_233_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_234_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_235_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_236_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_237_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_238_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_239_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_240_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_241_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_242_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_243_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_244_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_245_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_246_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_247_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_248_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_249_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_250_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_251_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_252_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_253_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_254_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_255_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_256_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_257_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_258_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_259_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_260_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_261_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_262_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_263_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_264_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_265_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_266_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_267_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_268_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_269_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_270_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_271_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_272_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_273_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_274_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_275_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_276_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_277_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_278_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_279_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_280_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_281_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_282_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_283_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_284_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_285_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_286_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_287_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_288_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_289_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_290_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_291_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_292_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_293_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_294_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_295_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_296_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_297_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_298_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_299_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_300_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_301_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_302_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_303_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_304_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_305_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_306_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_307_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_308_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_309_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_310_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_311_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_312_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_313_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_314_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_315_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_316_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_317_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_318_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_319_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_320_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_321_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_322_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_323_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_324_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_325_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_326_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_327_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_328_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_329_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_330_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_331_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_332_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_333_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_334_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_335_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_336_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_337_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_338_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_339_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_340_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_341_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_342_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_343_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_344_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_345_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_346_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_347_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_348_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_349_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_350_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_351_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_352_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_353_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_354_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_355_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_356_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_357_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_358_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_359_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_360_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_361_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_362_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_363_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_364_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_365_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_366_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_367_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_368_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_369_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_370_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_371_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_372_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_373_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_374_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_375_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_376_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_377_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_378_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_379_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_380_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_381_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_382_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_383_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_384_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_385_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_386_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_387_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_388_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_389_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_390_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_391_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_392_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_393_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_394_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_395_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_396_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_397_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_398_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_399_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_400_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_401_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_402_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_403_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_404_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_405_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_406_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_407_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_408_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_409_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_410_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_411_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_412_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_413_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_414_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_415_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_416_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_417_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_418_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_419_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_420_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_421_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_422_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_423_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_424_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_425_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_426_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_427_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_428_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_429_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_430_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_431_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_432_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_433_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_434_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_435_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_436_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_437_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_438_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_439_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_440_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_441_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_442_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_443_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_444_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_445_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_446_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_447_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_448_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_449_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_450_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_451_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_452_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_453_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_454_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_455_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_456_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_457_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_458_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_459_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_460_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_461_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_462_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_463_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_464_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_465_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_466_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_467_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_468_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_469_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_470_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_471_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_472_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_473_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_474_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_475_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_476_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_477_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_478_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_479_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_480_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_481_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_482_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_483_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_484_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_485_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_486_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_487_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_488_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_489_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_490_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_491_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_492_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_493_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_494_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_495_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_496_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_497_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_498_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_499_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_500_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_501_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_502_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_503_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_504_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_505_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_506_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_507_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_508_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_509_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_510_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_511_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_512_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_513_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_514_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_515_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_516_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_517_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_518_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_519_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_520_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_521_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_522_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_523_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_524_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_525_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_526_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_527_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_528_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_529_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_530_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_531_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_532_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_533_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_534_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_535_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_536_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_537_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_538_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_539_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_540_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_541_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_542_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_543_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_544_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_545_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_546_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_547_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_548_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_549_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_550_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_551_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_552_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_553_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_554_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_555_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_556_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_557_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_558_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_559_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_560_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_561_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_562_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_563_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_564_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_565_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_566_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_567_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_568_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_569_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_570_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_571_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_572_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_573_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_574_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_575_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_576_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_577_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_578_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_579_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_580_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_581_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_582_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_583_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_584_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_585_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_586_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_587_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_588_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_589_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_590_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_591_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_592_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_593_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_594_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_595_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_596_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_597_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_598_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_599_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_600_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_601_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_602_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_603_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_604_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_605_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_606_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_607_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_608_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_609_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_610_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_611_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_612_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_613_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_614_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_615_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_616_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_617_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_618_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_619_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_620_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_621_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_622_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_623_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_624_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_625_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_626_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_627_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_628_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_629_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_630_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_631_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_632_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_633_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_634_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_635_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_636_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_637_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_638_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_639_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_640_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_641_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_642_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_643_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_644_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_645_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_646_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_647_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_648_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_649_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_650_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_651_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_652_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_653_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_654_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_655_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_656_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_657_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_658_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_659_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_660_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_661_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_662_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_663_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_664_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_665_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_666_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_667_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_668_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_669_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_670_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_671_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_672_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_673_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_674_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_675_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_676_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_677_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_678_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_679_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_680_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_681_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_682_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_683_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_684_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_685_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_686_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_687_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_688_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_689_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_690_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_691_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_692_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_693_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_694_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_695_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_696_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_697_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_698_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_699_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_700_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_701_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_702_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_703_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_704_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_705_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_706_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_707_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_708_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_709_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_710_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_711_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_712_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_713_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_714_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_715_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_716_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_717_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_718_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_719_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_720_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_721_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_722_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_723_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_724_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_725_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_726_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_727_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_728_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_729_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_730_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_731_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_732_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_733_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_734_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_735_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_736_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_737_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_738_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_739_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_740_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_741_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_742_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_743_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_744_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_745_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_746_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_747_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_748_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_749_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_750_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_751_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_752_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_753_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_754_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_755_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_756_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_757_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_758_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_759_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_760_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_761_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_762_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_763_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_764_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_765_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_766_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_767_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_768_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_769_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_770_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_771_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_772_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_773_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_774_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_775_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_776_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_777_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_778_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_779_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_780_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_781_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_782_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_783_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model mnist_inference_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model mnist_inference_sum_RAM_AUTO_1R1W
INFO-FLOW: To file: write model mnist_inference_Pipeline_VITIS_LOOP_41_4
INFO-FLOW: To file: write model mnist_inference
INFO-FLOW: Generating /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/global.setting.tcl
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute         source /eda/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_family_info -name artix7 -data parts 
Execute       ap_part_info -name xc7a12ticsg325-1L -data info 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.14 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/vhdl' dstVlogDir='/home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/vlog' tclDir='/home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db' modelList='mnist_inference_mac_muladd_10s_16s_24ns_24_4_1
mnist_inference_mac_muladd_11s_16s_24ns_24_4_1
mnist_inference_mac_muladd_9s_16s_24ns_24_4_1
mnist_inference_mac_muladd_9ns_16s_24ns_24_4_1
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_0_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_1_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_2_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_3_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_4_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_5_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_6_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_7_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_8_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_9_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_10_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_11_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_12_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_13_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_14_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_15_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_16_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_17_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_18_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_19_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_20_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_21_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_22_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_23_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_24_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_25_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_26_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_27_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_28_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_29_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_30_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_31_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_32_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_33_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_34_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_35_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_36_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_37_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_38_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_39_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_40_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_41_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_42_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_43_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_44_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_45_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_46_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_47_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_48_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_49_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_50_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_51_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_52_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_53_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_54_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_55_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_56_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_57_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_58_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_59_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_60_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_61_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_62_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_63_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_64_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_65_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_66_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_67_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_68_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_69_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_70_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_71_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_72_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_73_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_74_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_75_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_76_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_77_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_78_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_79_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_80_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_81_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_82_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_83_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_84_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_85_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_86_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_87_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_88_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_89_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_90_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_91_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_92_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_93_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_94_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_95_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_96_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_97_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_98_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_99_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_100_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_101_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_102_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_103_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_104_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_105_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_106_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_107_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_108_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_109_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_110_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_111_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_112_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_113_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_114_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_115_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_116_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_117_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_118_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_119_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_120_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_121_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_122_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_123_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_124_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_125_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_126_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_127_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_128_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_129_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_130_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_131_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_132_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_133_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_134_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_135_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_136_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_137_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_138_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_139_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_140_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_141_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_142_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_143_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_144_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_145_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_146_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_147_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_148_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_149_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_150_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_151_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_152_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_153_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_154_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_155_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_156_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_157_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_158_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_159_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_160_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_161_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_162_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_163_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_164_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_165_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_166_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_167_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_168_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_169_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_170_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_171_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_172_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_173_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_174_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_175_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_176_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_177_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_178_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_179_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_180_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_181_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_182_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_183_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_184_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_185_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_186_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_187_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_188_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_189_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_190_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_191_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_192_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_193_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_194_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_195_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_196_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_197_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_198_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_199_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_200_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_201_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_202_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_203_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_204_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_205_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_206_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_207_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_208_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_209_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_210_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_211_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_212_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_213_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_214_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_215_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_216_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_217_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_218_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_219_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_220_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_221_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_222_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_223_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_224_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_225_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_226_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_227_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_228_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_229_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_230_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_231_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_232_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_233_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_234_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_235_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_236_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_237_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_238_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_239_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_240_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_241_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_242_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_243_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_244_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_245_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_246_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_247_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_248_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_249_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_250_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_251_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_252_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_253_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_254_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_255_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_256_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_257_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_258_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_259_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_260_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_261_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_262_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_263_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_264_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_265_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_266_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_267_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_268_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_269_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_270_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_271_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_272_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_273_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_274_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_275_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_276_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_277_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_278_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_279_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_280_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_281_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_282_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_283_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_284_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_285_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_286_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_287_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_288_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_289_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_290_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_291_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_292_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_293_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_294_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_295_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_296_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_297_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_298_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_299_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_300_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_301_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_302_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_303_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_304_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_305_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_306_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_307_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_308_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_309_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_310_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_311_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_312_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_313_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_314_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_315_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_316_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_317_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_318_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_319_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_320_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_321_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_322_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_323_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_324_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_325_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_326_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_327_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_328_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_329_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_330_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_331_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_332_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_333_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_334_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_335_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_336_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_337_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_338_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_339_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_340_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_341_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_342_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_343_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_344_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_345_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_346_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_347_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_348_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_349_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_350_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_351_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_352_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_353_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_354_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_355_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_356_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_357_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_358_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_359_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_360_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_361_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_362_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_363_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_364_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_365_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_366_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_367_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_368_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_369_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_370_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_371_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_372_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_373_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_374_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_375_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_376_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_377_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_378_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_379_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_380_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_381_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_382_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_383_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_384_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_385_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_386_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_387_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_388_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_389_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_390_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_391_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_392_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_393_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_394_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_395_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_396_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_397_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_398_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_399_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_400_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_401_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_402_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_403_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_404_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_405_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_406_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_407_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_408_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_409_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_410_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_411_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_412_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_413_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_414_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_415_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_416_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_417_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_418_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_419_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_420_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_421_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_422_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_423_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_424_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_425_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_426_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_427_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_428_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_429_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_430_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_431_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_432_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_433_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_434_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_435_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_436_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_437_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_438_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_439_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_440_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_441_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_442_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_443_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_444_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_445_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_446_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_447_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_448_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_449_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_450_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_451_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_452_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_453_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_454_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_455_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_456_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_457_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_458_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_459_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_460_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_461_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_462_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_463_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_464_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_465_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_466_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_467_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_468_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_469_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_470_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_471_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_472_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_473_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_474_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_475_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_476_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_477_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_478_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_479_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_480_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_481_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_482_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_483_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_484_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_485_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_486_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_487_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_488_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_489_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_490_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_491_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_492_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_493_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_494_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_495_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_496_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_497_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_498_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_499_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_500_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_501_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_502_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_503_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_504_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_505_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_506_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_507_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_508_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_509_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_510_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_511_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_512_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_513_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_514_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_515_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_516_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_517_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_518_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_519_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_520_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_521_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_522_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_523_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_524_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_525_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_526_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_527_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_528_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_529_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_530_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_531_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_532_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_533_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_534_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_535_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_536_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_537_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_538_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_539_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_540_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_541_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_542_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_543_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_544_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_545_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_546_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_547_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_548_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_549_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_550_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_551_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_552_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_553_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_554_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_555_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_556_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_557_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_558_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_559_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_560_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_561_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_562_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_563_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_564_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_565_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_566_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_567_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_568_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_569_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_570_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_571_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_572_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_573_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_574_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_575_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_576_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_577_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_578_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_579_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_580_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_581_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_582_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_583_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_584_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_585_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_586_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_587_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_588_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_589_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_590_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_591_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_592_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_593_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_594_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_595_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_596_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_597_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_598_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_599_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_600_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_601_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_602_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_603_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_604_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_605_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_606_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_607_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_608_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_609_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_610_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_611_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_612_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_613_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_614_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_615_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_616_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_617_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_618_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_619_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_620_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_621_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_622_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_623_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_624_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_625_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_626_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_627_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_628_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_629_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_630_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_631_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_632_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_633_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_634_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_635_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_636_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_637_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_638_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_639_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_640_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_641_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_642_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_643_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_644_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_645_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_646_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_647_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_648_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_649_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_650_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_651_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_652_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_653_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_654_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_655_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_656_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_657_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_658_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_659_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_660_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_661_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_662_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_663_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_664_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_665_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_666_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_667_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_668_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_669_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_670_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_671_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_672_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_673_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_674_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_675_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_676_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_677_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_678_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_679_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_680_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_681_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_682_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_683_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_684_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_685_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_686_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_687_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_688_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_689_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_690_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_691_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_692_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_693_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_694_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_695_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_696_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_697_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_698_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_699_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_700_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_701_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_702_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_703_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_704_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_705_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_706_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_707_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_708_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_709_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_710_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_711_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_712_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_713_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_714_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_715_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_716_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_717_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_718_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_719_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_720_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_721_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_722_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_723_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_724_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_725_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_726_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_727_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_728_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_729_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_730_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_731_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_732_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_733_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_734_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_735_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_736_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_737_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_738_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_739_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_740_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_741_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_742_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_743_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_744_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_745_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_746_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_747_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_748_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_749_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_750_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_751_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_752_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_753_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_754_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_755_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_756_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_757_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_758_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_759_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_760_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_761_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_762_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_763_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_764_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_765_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_766_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_767_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_768_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_769_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_770_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_771_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_772_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_773_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_774_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_775_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_776_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_777_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_778_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_779_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_780_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_781_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_782_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_783_RAM_2P_BRAM_1R1W
mnist_inference_flow_control_loop_pipe_sequential_init
mnist_inference_sum_RAM_AUTO_1R1W
mnist_inference_Pipeline_VITIS_LOOP_41_4
mnist_inference
' expOnly='0'
Execute       source /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute       source /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference_Pipeline_VITIS_LOOP_41_4.compgen.tcl 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
Command       ap_source done; 0.47 sec.
Execute       source /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 10.97 seconds. CPU system time: 1.08 seconds. Elapsed time: 12.12 seconds; current allocated memory: 2.965 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='mnist_inference_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0.3 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='mnist_inference_mac_muladd_10s_16s_24ns_24_4_1
mnist_inference_mac_muladd_11s_16s_24ns_24_4_1
mnist_inference_mac_muladd_9s_16s_24ns_24_4_1
mnist_inference_mac_muladd_9ns_16s_24ns_24_4_1
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_0_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_1_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_2_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_3_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_4_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_5_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_6_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_7_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_8_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_9_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_10_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_11_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_12_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_13_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_14_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_15_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_16_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_17_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_18_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_19_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_20_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_21_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_22_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_23_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_24_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_25_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_26_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_27_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_28_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_29_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_30_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_31_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_32_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_33_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_34_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_35_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_36_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_37_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_38_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_39_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_40_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_41_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_42_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_43_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_44_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_45_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_46_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_47_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_48_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_49_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_50_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_51_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_52_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_53_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_54_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_55_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_56_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_57_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_58_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_59_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_60_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_61_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_62_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_63_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_64_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_65_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_66_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_67_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_68_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_69_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_70_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_71_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_72_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_73_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_74_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_75_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_76_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_77_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_78_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_79_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_80_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_81_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_82_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_83_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_84_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_85_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_86_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_87_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_88_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_89_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_90_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_91_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_92_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_93_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_94_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_95_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_96_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_97_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_98_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_99_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_100_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_101_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_102_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_103_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_104_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_105_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_106_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_107_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_108_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_109_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_110_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_111_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_112_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_113_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_114_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_115_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_116_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_117_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_118_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_119_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_120_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_121_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_122_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_123_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_124_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_125_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_126_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_127_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_128_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_129_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_130_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_131_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_132_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_133_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_134_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_135_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_136_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_137_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_138_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_139_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_140_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_141_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_142_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_143_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_144_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_145_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_146_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_147_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_148_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_149_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_150_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_151_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_152_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_153_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_154_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_155_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_156_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_157_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_158_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_159_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_160_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_161_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_162_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_163_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_164_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_165_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_166_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_167_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_168_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_169_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_170_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_171_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_172_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_173_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_174_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_175_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_176_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_177_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_178_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_179_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_180_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_181_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_182_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_183_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_184_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_185_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_186_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_187_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_188_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_189_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_190_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_191_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_192_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_193_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_194_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_195_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_196_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_197_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_198_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_199_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_200_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_201_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_202_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_203_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_204_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_205_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_206_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_207_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_208_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_209_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_210_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_211_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_212_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_213_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_214_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_215_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_216_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_217_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_218_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_219_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_220_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_221_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_222_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_223_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_224_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_225_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_226_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_227_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_228_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_229_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_230_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_231_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_232_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_233_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_234_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_235_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_236_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_237_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_238_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_239_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_240_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_241_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_242_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_243_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_244_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_245_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_246_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_247_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_248_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_249_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_250_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_251_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_252_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_253_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_254_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_255_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_256_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_257_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_258_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_259_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_260_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_261_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_262_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_263_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_264_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_265_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_266_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_267_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_268_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_269_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_270_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_271_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_272_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_273_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_274_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_275_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_276_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_277_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_278_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_279_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_280_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_281_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_282_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_283_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_284_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_285_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_286_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_287_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_288_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_289_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_290_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_291_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_292_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_293_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_294_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_295_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_296_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_297_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_298_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_299_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_300_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_301_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_302_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_303_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_304_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_305_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_306_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_307_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_308_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_309_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_310_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_311_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_312_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_313_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_314_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_315_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_316_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_317_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_318_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_319_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_320_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_321_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_322_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_323_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_324_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_325_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_326_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_327_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_328_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_329_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_330_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_331_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_332_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_333_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_334_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_335_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_336_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_337_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_338_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_339_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_340_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_341_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_342_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_343_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_344_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_345_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_346_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_347_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_348_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_349_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_350_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_351_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_352_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_353_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_354_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_355_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_356_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_357_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_358_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_359_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_360_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_361_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_362_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_363_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_364_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_365_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_366_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_367_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_368_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_369_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_370_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_371_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_372_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_373_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_374_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_375_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_376_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_377_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_378_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_379_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_380_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_381_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_382_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_383_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_384_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_385_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_386_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_387_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_388_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_389_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_390_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_391_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_392_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_393_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_394_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_395_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_396_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_397_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_398_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_399_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_400_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_401_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_402_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_403_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_404_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_405_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_406_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_407_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_408_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_409_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_410_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_411_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_412_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_413_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_414_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_415_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_416_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_417_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_418_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_419_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_420_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_421_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_422_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_423_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_424_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_425_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_426_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_427_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_428_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_429_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_430_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_431_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_432_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_433_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_434_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_435_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_436_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_437_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_438_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_439_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_440_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_441_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_442_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_443_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_444_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_445_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_446_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_447_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_448_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_449_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_450_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_451_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_452_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_453_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_454_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_455_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_456_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_457_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_458_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_459_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_460_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_461_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_462_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_463_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_464_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_465_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_466_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_467_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_468_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_469_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_470_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_471_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_472_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_473_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_474_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_475_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_476_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_477_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_478_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_479_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_480_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_481_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_482_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_483_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_484_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_485_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_486_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_487_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_488_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_489_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_490_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_491_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_492_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_493_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_494_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_495_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_496_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_497_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_498_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_499_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_500_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_501_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_502_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_503_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_504_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_505_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_506_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_507_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_508_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_509_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_510_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_511_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_512_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_513_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_514_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_515_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_516_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_517_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_518_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_519_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_520_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_521_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_522_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_523_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_524_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_525_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_526_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_527_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_528_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_529_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_530_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_531_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_532_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_533_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_534_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_535_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_536_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_537_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_538_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_539_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_540_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_541_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_542_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_543_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_544_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_545_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_546_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_547_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_548_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_549_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_550_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_551_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_552_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_553_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_554_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_555_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_556_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_557_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_558_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_559_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_560_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_561_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_562_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_563_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_564_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_565_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_566_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_567_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_568_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_569_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_570_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_571_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_572_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_573_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_574_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_575_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_576_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_577_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_578_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_579_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_580_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_581_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_582_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_583_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_584_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_585_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_586_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_587_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_588_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_589_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_590_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_591_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_592_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_593_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_594_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_595_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_596_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_597_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_598_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_599_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_600_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_601_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_602_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_603_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_604_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_605_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_606_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_607_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_608_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_609_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_610_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_611_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_612_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_613_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_614_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_615_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_616_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_617_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_618_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_619_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_620_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_621_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_622_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_623_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_624_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_625_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_626_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_627_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_628_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_629_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_630_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_631_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_632_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_633_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_634_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_635_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_636_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_637_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_638_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_639_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_640_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_641_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_642_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_643_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_644_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_645_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_646_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_647_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_648_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_649_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_650_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_651_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_652_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_653_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_654_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_655_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_656_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_657_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_658_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_659_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_660_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_661_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_662_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_663_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_664_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_665_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_666_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_667_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_668_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_669_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_670_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_671_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_672_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_673_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_674_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_675_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_676_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_677_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_678_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_679_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_680_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_681_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_682_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_683_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_684_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_685_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_686_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_687_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_688_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_689_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_690_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_691_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_692_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_693_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_694_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_695_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_696_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_697_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_698_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_699_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_700_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_701_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_702_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_703_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_704_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_705_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_706_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_707_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_708_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_709_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_710_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_711_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_712_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_713_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_714_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_715_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_716_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_717_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_718_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_719_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_720_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_721_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_722_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_723_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_724_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_725_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_726_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_727_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_728_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_729_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_730_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_731_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_732_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_733_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_734_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_735_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_736_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_737_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_738_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_739_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_740_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_741_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_742_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_743_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_744_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_745_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_746_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_747_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_748_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_749_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_750_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_751_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_752_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_753_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_754_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_755_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_756_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_757_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_758_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_759_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_760_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_761_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_762_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_763_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_764_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_765_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_766_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_767_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_768_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_769_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_770_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_771_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_772_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_773_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_774_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_775_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_776_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_777_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_778_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_779_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_780_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_781_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_782_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_783_RAM_2P_BRAM_1R1W
mnist_inference_flow_control_loop_pipe_sequential_init
mnist_inference_sum_RAM_AUTO_1R1W
mnist_inference_Pipeline_VITIS_LOOP_41_4
mnist_inference
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference.tbgen.tcl 
Execute       source /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference.rtl_wrap.cfg.tcl 
Execute       source /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference.compgen.dataonly.tcl 
Execute       source /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference_Pipeline_VITIS_LOOP_41_4.tbgen.tcl 
Execute       source /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference.tbgen.tcl 
Execute       source /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute       source /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference.constraint.tcl 
Execute       sc_get_clocks mnist_inference 
Execute       source /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST mnist_inference MODULE2INSTS {mnist_inference mnist_inference mnist_inference_Pipeline_VITIS_LOOP_41_4 grp_mnist_inference_Pipeline_VITIS_LOOP_41_4_fu_9150} INST2MODULE {mnist_inference mnist_inference grp_mnist_inference_Pipeline_VITIS_LOOP_41_4_fu_9150 mnist_inference_Pipeline_VITIS_LOOP_41_4} INSTDATA {mnist_inference {DEPTH 1 CHILDREN grp_mnist_inference_Pipeline_VITIS_LOOP_41_4_fu_9150} grp_mnist_inference_Pipeline_VITIS_LOOP_41_4_fu_9150 {DEPTH 2 CHILDREN {}}} MODULEDATA {mnist_inference_Pipeline_VITIS_LOOP_41_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_fu_21249_p2 SOURCE fcnn.cpp:41 VARIABLE add_ln41 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U1 SOURCE fcnn.cpp:45 VARIABLE mul_ln45 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U1 SOURCE fcnn.cpp:45 VARIABLE add_ln45 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U2 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_1 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U2 SOURCE fcnn.cpp:45 VARIABLE add_ln45_1 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U3 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_2 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U3 SOURCE fcnn.cpp:45 VARIABLE add_ln45_2 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U4 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_3 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U4 SOURCE fcnn.cpp:45 VARIABLE add_ln45_3 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U5 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_4 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U5 SOURCE fcnn.cpp:45 VARIABLE add_ln45_4 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_16s_24ns_24_4_1_U6 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_5 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_16s_24ns_24_4_1_U6 SOURCE fcnn.cpp:45 VARIABLE add_ln45_5 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U7 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_6 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U7 SOURCE fcnn.cpp:45 VARIABLE add_ln45_6 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U8 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_7 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U8 SOURCE fcnn.cpp:45 VARIABLE add_ln45_7 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U9 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_8 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U9 SOURCE fcnn.cpp:45 VARIABLE add_ln45_8 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U10 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_9 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U10 SOURCE fcnn.cpp:45 VARIABLE add_ln45_9 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U11 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_10 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U11 SOURCE fcnn.cpp:45 VARIABLE add_ln45_10 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U12 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_11 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U12 SOURCE fcnn.cpp:45 VARIABLE add_ln45_11 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U13 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_12 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U13 SOURCE fcnn.cpp:45 VARIABLE add_ln45_12 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U14 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_13 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U14 SOURCE fcnn.cpp:45 VARIABLE add_ln45_13 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U15 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_14 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U15 SOURCE fcnn.cpp:45 VARIABLE add_ln45_14 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U16 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_15 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U16 SOURCE fcnn.cpp:45 VARIABLE add_ln45_15 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U17 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_16 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U17 SOURCE fcnn.cpp:45 VARIABLE add_ln45_16 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U18 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_17 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U18 SOURCE fcnn.cpp:45 VARIABLE add_ln45_17 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U19 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_18 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U19 SOURCE fcnn.cpp:45 VARIABLE add_ln45_18 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U20 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_19 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U20 SOURCE fcnn.cpp:45 VARIABLE add_ln45_19 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U21 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_20 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U21 SOURCE fcnn.cpp:45 VARIABLE add_ln45_20 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U22 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_21 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U22 SOURCE fcnn.cpp:45 VARIABLE add_ln45_21 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U23 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_22 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U23 SOURCE fcnn.cpp:45 VARIABLE add_ln45_22 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U24 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_23 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U24 SOURCE fcnn.cpp:45 VARIABLE add_ln45_23 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U25 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_24 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U25 SOURCE fcnn.cpp:45 VARIABLE add_ln45_24 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U26 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_25 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U26 SOURCE fcnn.cpp:45 VARIABLE add_ln45_25 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U27 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_26 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U27 SOURCE fcnn.cpp:45 VARIABLE add_ln45_26 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U28 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_27 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U28 SOURCE fcnn.cpp:45 VARIABLE add_ln45_27 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U29 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_28 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U29 SOURCE fcnn.cpp:45 VARIABLE add_ln45_28 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U30 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_29 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U30 SOURCE fcnn.cpp:45 VARIABLE add_ln45_29 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U31 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_30 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U31 SOURCE fcnn.cpp:45 VARIABLE add_ln45_30 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U32 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_31 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U32 SOURCE fcnn.cpp:45 VARIABLE add_ln45_31 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U33 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_32 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U33 SOURCE fcnn.cpp:45 VARIABLE add_ln45_32 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U34 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_33 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U34 SOURCE fcnn.cpp:45 VARIABLE add_ln45_33 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U35 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_34 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U35 SOURCE fcnn.cpp:45 VARIABLE add_ln45_34 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U36 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_35 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U36 SOURCE fcnn.cpp:45 VARIABLE add_ln45_35 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U37 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_36 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U37 SOURCE fcnn.cpp:45 VARIABLE add_ln45_36 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U38 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_37 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U38 SOURCE fcnn.cpp:45 VARIABLE add_ln45_37 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U39 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_38 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U39 SOURCE fcnn.cpp:45 VARIABLE add_ln45_38 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U40 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_39 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U40 SOURCE fcnn.cpp:45 VARIABLE add_ln45_39 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U41 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_40 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U41 SOURCE fcnn.cpp:45 VARIABLE add_ln45_40 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U42 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_41 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U42 SOURCE fcnn.cpp:45 VARIABLE add_ln45_41 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U43 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_42 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U43 SOURCE fcnn.cpp:45 VARIABLE add_ln45_42 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U44 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_43 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U44 SOURCE fcnn.cpp:45 VARIABLE add_ln45_43 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U45 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_44 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U45 SOURCE fcnn.cpp:45 VARIABLE add_ln45_44 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U46 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_45 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U46 SOURCE fcnn.cpp:45 VARIABLE add_ln45_45 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U47 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_46 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U47 SOURCE fcnn.cpp:45 VARIABLE add_ln45_46 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U48 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_47 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U48 SOURCE fcnn.cpp:45 VARIABLE add_ln45_47 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U49 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_48 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U49 SOURCE fcnn.cpp:45 VARIABLE add_ln45_48 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U50 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_49 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U50 SOURCE fcnn.cpp:45 VARIABLE add_ln45_49 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U51 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_50 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U51 SOURCE fcnn.cpp:45 VARIABLE add_ln45_50 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U52 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_51 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U52 SOURCE fcnn.cpp:45 VARIABLE add_ln45_51 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U53 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_52 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U53 SOURCE fcnn.cpp:45 VARIABLE add_ln45_52 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U54 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_53 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U54 SOURCE fcnn.cpp:45 VARIABLE add_ln45_53 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U55 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_54 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U55 SOURCE fcnn.cpp:45 VARIABLE add_ln45_54 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U56 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_55 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U56 SOURCE fcnn.cpp:45 VARIABLE add_ln45_55 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U57 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_56 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U57 SOURCE fcnn.cpp:45 VARIABLE add_ln45_56 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U58 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_57 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U58 SOURCE fcnn.cpp:45 VARIABLE add_ln45_57 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U59 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_58 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U59 SOURCE fcnn.cpp:45 VARIABLE add_ln45_58 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U60 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_59 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U60 SOURCE fcnn.cpp:45 VARIABLE add_ln45_59 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U61 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_60 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U61 SOURCE fcnn.cpp:45 VARIABLE add_ln45_60 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U62 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_61 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U62 SOURCE fcnn.cpp:45 VARIABLE add_ln45_61 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U63 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_62 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U63 SOURCE fcnn.cpp:45 VARIABLE add_ln45_62 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U64 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_63 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U64 SOURCE fcnn.cpp:45 VARIABLE add_ln45_63 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U65 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_64 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U65 SOURCE fcnn.cpp:45 VARIABLE add_ln45_64 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U66 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_65 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U66 SOURCE fcnn.cpp:45 VARIABLE add_ln45_65 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U67 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_66 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U67 SOURCE fcnn.cpp:45 VARIABLE add_ln45_66 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U68 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_67 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U68 SOURCE fcnn.cpp:45 VARIABLE add_ln45_67 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U69 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_68 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U69 SOURCE fcnn.cpp:45 VARIABLE add_ln45_68 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U70 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_69 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U70 SOURCE fcnn.cpp:45 VARIABLE add_ln45_69 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U71 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_70 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U71 SOURCE fcnn.cpp:45 VARIABLE add_ln45_70 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U72 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_71 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U72 SOURCE fcnn.cpp:45 VARIABLE add_ln45_71 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U73 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_72 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U73 SOURCE fcnn.cpp:45 VARIABLE add_ln45_72 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U74 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_73 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U74 SOURCE fcnn.cpp:45 VARIABLE add_ln45_73 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U75 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_74 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U75 SOURCE fcnn.cpp:45 VARIABLE add_ln45_74 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U76 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_75 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U76 SOURCE fcnn.cpp:45 VARIABLE add_ln45_75 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U77 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_76 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U77 SOURCE fcnn.cpp:45 VARIABLE add_ln45_76 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U78 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_77 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U78 SOURCE fcnn.cpp:45 VARIABLE add_ln45_77 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U79 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_78 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U79 SOURCE fcnn.cpp:45 VARIABLE add_ln45_78 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U80 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_79 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U80 SOURCE fcnn.cpp:45 VARIABLE add_ln45_79 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U81 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_80 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U81 SOURCE fcnn.cpp:45 VARIABLE add_ln45_80 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U82 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_81 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U82 SOURCE fcnn.cpp:45 VARIABLE add_ln45_81 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U83 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_82 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U83 SOURCE fcnn.cpp:45 VARIABLE add_ln45_82 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U84 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_83 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U84 SOURCE fcnn.cpp:45 VARIABLE add_ln45_83 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U85 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_84 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U85 SOURCE fcnn.cpp:45 VARIABLE add_ln45_84 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U86 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_85 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U86 SOURCE fcnn.cpp:45 VARIABLE add_ln45_85 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U87 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_86 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U87 SOURCE fcnn.cpp:45 VARIABLE add_ln45_86 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U88 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_87 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U88 SOURCE fcnn.cpp:45 VARIABLE add_ln45_87 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U89 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_88 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U89 SOURCE fcnn.cpp:45 VARIABLE add_ln45_88 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U90 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_89 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U90 SOURCE fcnn.cpp:45 VARIABLE add_ln45_89 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U91 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_90 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U91 SOURCE fcnn.cpp:45 VARIABLE add_ln45_90 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U92 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_91 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U92 SOURCE fcnn.cpp:45 VARIABLE add_ln45_91 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U93 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_92 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U93 SOURCE fcnn.cpp:45 VARIABLE add_ln45_92 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U94 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_93 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U94 SOURCE fcnn.cpp:45 VARIABLE add_ln45_93 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U95 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_94 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U95 SOURCE fcnn.cpp:45 VARIABLE add_ln45_94 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U96 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_95 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U96 SOURCE fcnn.cpp:45 VARIABLE add_ln45_95 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U97 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_96 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U97 SOURCE fcnn.cpp:45 VARIABLE add_ln45_96 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U98 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_97 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U98 SOURCE fcnn.cpp:45 VARIABLE add_ln45_97 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U99 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_98 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U99 SOURCE fcnn.cpp:45 VARIABLE add_ln45_98 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U100 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_99 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U100 SOURCE fcnn.cpp:45 VARIABLE add_ln45_99 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U101 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_100 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U101 SOURCE fcnn.cpp:45 VARIABLE add_ln45_100 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U102 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_101 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U102 SOURCE fcnn.cpp:45 VARIABLE add_ln45_101 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_16s_24ns_24_4_1_U103 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_102 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_16s_24ns_24_4_1_U103 SOURCE fcnn.cpp:45 VARIABLE add_ln45_102 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U104 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_103 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U104 SOURCE fcnn.cpp:45 VARIABLE add_ln45_103 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U105 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_104 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U105 SOURCE fcnn.cpp:45 VARIABLE add_ln45_104 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U106 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_105 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U106 SOURCE fcnn.cpp:45 VARIABLE add_ln45_105 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U107 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_106 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U107 SOURCE fcnn.cpp:45 VARIABLE add_ln45_106 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U108 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_107 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U108 SOURCE fcnn.cpp:45 VARIABLE add_ln45_107 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U109 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_108 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U109 SOURCE fcnn.cpp:45 VARIABLE add_ln45_108 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U110 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_109 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U110 SOURCE fcnn.cpp:45 VARIABLE add_ln45_109 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U111 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_110 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U111 SOURCE fcnn.cpp:45 VARIABLE add_ln45_110 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U112 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_111 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U112 SOURCE fcnn.cpp:45 VARIABLE add_ln45_111 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U113 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_112 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U113 SOURCE fcnn.cpp:45 VARIABLE add_ln45_112 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U114 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_113 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U114 SOURCE fcnn.cpp:45 VARIABLE add_ln45_113 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U115 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_114 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U115 SOURCE fcnn.cpp:45 VARIABLE add_ln45_114 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U116 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_115 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U116 SOURCE fcnn.cpp:45 VARIABLE add_ln45_115 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U117 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_116 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U117 SOURCE fcnn.cpp:45 VARIABLE add_ln45_116 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U118 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_117 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U118 SOURCE fcnn.cpp:45 VARIABLE add_ln45_117 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U119 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_118 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U119 SOURCE fcnn.cpp:45 VARIABLE add_ln45_118 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U120 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_119 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U120 SOURCE fcnn.cpp:45 VARIABLE add_ln45_119 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U121 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_120 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U121 SOURCE fcnn.cpp:45 VARIABLE add_ln45_120 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U122 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_121 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U122 SOURCE fcnn.cpp:45 VARIABLE add_ln45_121 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U123 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_122 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U123 SOURCE fcnn.cpp:45 VARIABLE add_ln45_122 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U124 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_123 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U124 SOURCE fcnn.cpp:45 VARIABLE add_ln45_123 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U125 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_124 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U125 SOURCE fcnn.cpp:45 VARIABLE add_ln45_124 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U126 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_125 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U126 SOURCE fcnn.cpp:45 VARIABLE add_ln45_125 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U127 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_126 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U127 SOURCE fcnn.cpp:45 VARIABLE add_ln45_126 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U128 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_127 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U128 SOURCE fcnn.cpp:45 VARIABLE add_ln45_127 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U129 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_128 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U129 SOURCE fcnn.cpp:45 VARIABLE add_ln45_128 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U130 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_129 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U130 SOURCE fcnn.cpp:45 VARIABLE add_ln45_129 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U131 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_130 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U131 SOURCE fcnn.cpp:45 VARIABLE add_ln45_130 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U132 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_131 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U132 SOURCE fcnn.cpp:45 VARIABLE add_ln45_131 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U133 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_132 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U133 SOURCE fcnn.cpp:45 VARIABLE add_ln45_132 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U134 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_133 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U134 SOURCE fcnn.cpp:45 VARIABLE add_ln45_133 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U135 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_134 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U135 SOURCE fcnn.cpp:45 VARIABLE add_ln45_134 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U136 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_135 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U136 SOURCE fcnn.cpp:45 VARIABLE add_ln45_135 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U137 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_136 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U137 SOURCE fcnn.cpp:45 VARIABLE add_ln45_136 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U138 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_137 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U138 SOURCE fcnn.cpp:45 VARIABLE add_ln45_137 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U139 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_138 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U139 SOURCE fcnn.cpp:45 VARIABLE add_ln45_138 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U140 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_139 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U140 SOURCE fcnn.cpp:45 VARIABLE add_ln45_139 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U141 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_140 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U141 SOURCE fcnn.cpp:45 VARIABLE add_ln45_140 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U142 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_141 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U142 SOURCE fcnn.cpp:45 VARIABLE add_ln45_141 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U143 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_142 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U143 SOURCE fcnn.cpp:45 VARIABLE add_ln45_142 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U144 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_143 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U144 SOURCE fcnn.cpp:45 VARIABLE add_ln45_143 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U145 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_144 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U145 SOURCE fcnn.cpp:45 VARIABLE add_ln45_144 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U146 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_145 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U146 SOURCE fcnn.cpp:45 VARIABLE add_ln45_145 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U147 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_146 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U147 SOURCE fcnn.cpp:45 VARIABLE add_ln45_146 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U148 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_147 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U148 SOURCE fcnn.cpp:45 VARIABLE add_ln45_147 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U149 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_148 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U149 SOURCE fcnn.cpp:45 VARIABLE add_ln45_148 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U150 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_149 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U150 SOURCE fcnn.cpp:45 VARIABLE add_ln45_149 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U151 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_150 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U151 SOURCE fcnn.cpp:45 VARIABLE add_ln45_150 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U152 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_151 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U152 SOURCE fcnn.cpp:45 VARIABLE add_ln45_151 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U153 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_152 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U153 SOURCE fcnn.cpp:45 VARIABLE add_ln45_152 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U154 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_153 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U154 SOURCE fcnn.cpp:45 VARIABLE add_ln45_153 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U155 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_154 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U155 SOURCE fcnn.cpp:45 VARIABLE add_ln45_154 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U156 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_155 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U156 SOURCE fcnn.cpp:45 VARIABLE add_ln45_155 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U157 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_156 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U157 SOURCE fcnn.cpp:45 VARIABLE add_ln45_156 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U158 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_157 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U158 SOURCE fcnn.cpp:45 VARIABLE add_ln45_157 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U159 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_158 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U159 SOURCE fcnn.cpp:45 VARIABLE add_ln45_158 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U160 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_159 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U160 SOURCE fcnn.cpp:45 VARIABLE add_ln45_159 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U161 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_160 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U161 SOURCE fcnn.cpp:45 VARIABLE add_ln45_160 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U162 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_161 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U162 SOURCE fcnn.cpp:45 VARIABLE add_ln45_161 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U163 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_162 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U163 SOURCE fcnn.cpp:45 VARIABLE add_ln45_162 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U164 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_163 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U164 SOURCE fcnn.cpp:45 VARIABLE add_ln45_163 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U165 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_164 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U165 SOURCE fcnn.cpp:45 VARIABLE add_ln45_164 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U166 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_165 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U166 SOURCE fcnn.cpp:45 VARIABLE add_ln45_165 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U167 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_166 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U167 SOURCE fcnn.cpp:45 VARIABLE add_ln45_166 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U168 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_167 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U168 SOURCE fcnn.cpp:45 VARIABLE add_ln45_167 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U169 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_168 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U169 SOURCE fcnn.cpp:45 VARIABLE add_ln45_168 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U170 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_169 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U170 SOURCE fcnn.cpp:45 VARIABLE add_ln45_169 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U171 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_170 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U171 SOURCE fcnn.cpp:45 VARIABLE add_ln45_170 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U172 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_171 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U172 SOURCE fcnn.cpp:45 VARIABLE add_ln45_171 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_16s_24ns_24_4_1_U173 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_172 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_16s_24ns_24_4_1_U173 SOURCE fcnn.cpp:45 VARIABLE add_ln45_172 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U174 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_173 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U174 SOURCE fcnn.cpp:45 VARIABLE add_ln45_173 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U175 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_174 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U175 SOURCE fcnn.cpp:45 VARIABLE add_ln45_174 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U176 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_175 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U176 SOURCE fcnn.cpp:45 VARIABLE add_ln45_175 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U177 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_176 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U177 SOURCE fcnn.cpp:45 VARIABLE add_ln45_176 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U178 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_177 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U178 SOURCE fcnn.cpp:45 VARIABLE add_ln45_177 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U179 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_178 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U179 SOURCE fcnn.cpp:45 VARIABLE add_ln45_178 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U180 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_179 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U180 SOURCE fcnn.cpp:45 VARIABLE add_ln45_179 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U181 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_180 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U181 SOURCE fcnn.cpp:45 VARIABLE add_ln45_180 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U182 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_181 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U182 SOURCE fcnn.cpp:45 VARIABLE add_ln45_181 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U183 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_182 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U183 SOURCE fcnn.cpp:45 VARIABLE add_ln45_182 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U184 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_183 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U184 SOURCE fcnn.cpp:45 VARIABLE add_ln45_183 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U185 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_184 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U185 SOURCE fcnn.cpp:45 VARIABLE add_ln45_184 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U186 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_185 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U186 SOURCE fcnn.cpp:45 VARIABLE add_ln45_185 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U187 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_186 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U187 SOURCE fcnn.cpp:45 VARIABLE add_ln45_186 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U188 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_187 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U188 SOURCE fcnn.cpp:45 VARIABLE add_ln45_187 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U189 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_188 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U189 SOURCE fcnn.cpp:45 VARIABLE add_ln45_188 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U190 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_189 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U190 SOURCE fcnn.cpp:45 VARIABLE add_ln45_189 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U191 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_190 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U191 SOURCE fcnn.cpp:45 VARIABLE add_ln45_190 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U192 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_191 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U192 SOURCE fcnn.cpp:45 VARIABLE add_ln45_191 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U193 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_192 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U193 SOURCE fcnn.cpp:45 VARIABLE add_ln45_192 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U194 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_193 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U194 SOURCE fcnn.cpp:45 VARIABLE add_ln45_193 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U195 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_194 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U195 SOURCE fcnn.cpp:45 VARIABLE add_ln45_194 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U196 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_195 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U196 SOURCE fcnn.cpp:45 VARIABLE add_ln45_195 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U197 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_196 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U197 SOURCE fcnn.cpp:45 VARIABLE add_ln45_196 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U198 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_197 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U198 SOURCE fcnn.cpp:45 VARIABLE add_ln45_197 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U199 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_198 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U199 SOURCE fcnn.cpp:45 VARIABLE add_ln45_198 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U200 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_199 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U200 SOURCE fcnn.cpp:45 VARIABLE add_ln45_199 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U201 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_200 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U201 SOURCE fcnn.cpp:45 VARIABLE add_ln45_200 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U202 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_201 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U202 SOURCE fcnn.cpp:45 VARIABLE add_ln45_201 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U203 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_202 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U203 SOURCE fcnn.cpp:45 VARIABLE add_ln45_202 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U204 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_203 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U204 SOURCE fcnn.cpp:45 VARIABLE add_ln45_203 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U205 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_204 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U205 SOURCE fcnn.cpp:45 VARIABLE add_ln45_204 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U206 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_205 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U206 SOURCE fcnn.cpp:45 VARIABLE add_ln45_205 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U207 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_206 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U207 SOURCE fcnn.cpp:45 VARIABLE add_ln45_206 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U208 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_207 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U208 SOURCE fcnn.cpp:45 VARIABLE add_ln45_207 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U209 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_208 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U209 SOURCE fcnn.cpp:45 VARIABLE add_ln45_208 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U210 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_209 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U210 SOURCE fcnn.cpp:45 VARIABLE add_ln45_209 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U211 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_210 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U211 SOURCE fcnn.cpp:45 VARIABLE add_ln45_210 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U212 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_211 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U212 SOURCE fcnn.cpp:45 VARIABLE add_ln45_211 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U213 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_212 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U213 SOURCE fcnn.cpp:45 VARIABLE add_ln45_212 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U214 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_213 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U214 SOURCE fcnn.cpp:45 VARIABLE add_ln45_213 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U215 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_214 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U215 SOURCE fcnn.cpp:45 VARIABLE add_ln45_214 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U216 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_215 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U216 SOURCE fcnn.cpp:45 VARIABLE add_ln45_215 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U217 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_216 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U217 SOURCE fcnn.cpp:45 VARIABLE add_ln45_216 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U218 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_217 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U218 SOURCE fcnn.cpp:45 VARIABLE add_ln45_217 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U219 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_218 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U219 SOURCE fcnn.cpp:45 VARIABLE add_ln45_218 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U220 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_219 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U220 SOURCE fcnn.cpp:45 VARIABLE add_ln45_219 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U221 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_220 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U221 SOURCE fcnn.cpp:45 VARIABLE add_ln45_220 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U222 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_221 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U222 SOURCE fcnn.cpp:45 VARIABLE add_ln45_221 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U223 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_222 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U223 SOURCE fcnn.cpp:45 VARIABLE add_ln45_222 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U224 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_223 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U224 SOURCE fcnn.cpp:45 VARIABLE add_ln45_223 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U225 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_224 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U225 SOURCE fcnn.cpp:45 VARIABLE add_ln45_224 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U226 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_225 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U226 SOURCE fcnn.cpp:45 VARIABLE add_ln45_225 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U227 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_226 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U227 SOURCE fcnn.cpp:45 VARIABLE add_ln45_226 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U228 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_227 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U228 SOURCE fcnn.cpp:45 VARIABLE add_ln45_227 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U229 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_228 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U229 SOURCE fcnn.cpp:45 VARIABLE add_ln45_228 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U230 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_229 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U230 SOURCE fcnn.cpp:45 VARIABLE add_ln45_229 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U231 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_230 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U231 SOURCE fcnn.cpp:45 VARIABLE add_ln45_230 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U232 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_231 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U232 SOURCE fcnn.cpp:45 VARIABLE add_ln45_231 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U233 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_232 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U233 SOURCE fcnn.cpp:45 VARIABLE add_ln45_232 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U234 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_233 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U234 SOURCE fcnn.cpp:45 VARIABLE add_ln45_233 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U235 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_234 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U235 SOURCE fcnn.cpp:45 VARIABLE add_ln45_234 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U236 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_235 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U236 SOURCE fcnn.cpp:45 VARIABLE add_ln45_235 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U237 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_236 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U237 SOURCE fcnn.cpp:45 VARIABLE add_ln45_236 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U238 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_237 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U238 SOURCE fcnn.cpp:45 VARIABLE add_ln45_237 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U239 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_238 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U239 SOURCE fcnn.cpp:45 VARIABLE add_ln45_238 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U240 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_239 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U240 SOURCE fcnn.cpp:45 VARIABLE add_ln45_239 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U241 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_240 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U241 SOURCE fcnn.cpp:45 VARIABLE add_ln45_240 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U242 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_241 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U242 SOURCE fcnn.cpp:45 VARIABLE add_ln45_241 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U243 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_242 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U243 SOURCE fcnn.cpp:45 VARIABLE add_ln45_242 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U244 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_243 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U244 SOURCE fcnn.cpp:45 VARIABLE add_ln45_243 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U245 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_244 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U245 SOURCE fcnn.cpp:45 VARIABLE add_ln45_244 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U246 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_245 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U246 SOURCE fcnn.cpp:45 VARIABLE add_ln45_245 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U247 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_246 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U247 SOURCE fcnn.cpp:45 VARIABLE add_ln45_246 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U248 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_247 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U248 SOURCE fcnn.cpp:45 VARIABLE add_ln45_247 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U249 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_248 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U249 SOURCE fcnn.cpp:45 VARIABLE add_ln45_248 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U250 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_249 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U250 SOURCE fcnn.cpp:45 VARIABLE add_ln45_249 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U251 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_250 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U251 SOURCE fcnn.cpp:45 VARIABLE add_ln45_250 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U252 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_251 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U252 SOURCE fcnn.cpp:45 VARIABLE add_ln45_251 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U253 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_252 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U253 SOURCE fcnn.cpp:45 VARIABLE add_ln45_252 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U254 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_253 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U254 SOURCE fcnn.cpp:45 VARIABLE add_ln45_253 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U255 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_254 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U255 SOURCE fcnn.cpp:45 VARIABLE add_ln45_254 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U256 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_255 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U256 SOURCE fcnn.cpp:45 VARIABLE add_ln45_255 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U257 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_256 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U257 SOURCE fcnn.cpp:45 VARIABLE add_ln45_256 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U258 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_257 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U258 SOURCE fcnn.cpp:45 VARIABLE add_ln45_257 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U259 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_258 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U259 SOURCE fcnn.cpp:45 VARIABLE add_ln45_258 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U260 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_259 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U260 SOURCE fcnn.cpp:45 VARIABLE add_ln45_259 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U261 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_260 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U261 SOURCE fcnn.cpp:45 VARIABLE add_ln45_260 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U262 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_261 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U262 SOURCE fcnn.cpp:45 VARIABLE add_ln45_261 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U263 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_262 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U263 SOURCE fcnn.cpp:45 VARIABLE add_ln45_262 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U264 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_263 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U264 SOURCE fcnn.cpp:45 VARIABLE add_ln45_263 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U265 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_264 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U265 SOURCE fcnn.cpp:45 VARIABLE add_ln45_264 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U266 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_265 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U266 SOURCE fcnn.cpp:45 VARIABLE add_ln45_265 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U267 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_266 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U267 SOURCE fcnn.cpp:45 VARIABLE add_ln45_266 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U268 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_267 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U268 SOURCE fcnn.cpp:45 VARIABLE add_ln45_267 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U269 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_268 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U269 SOURCE fcnn.cpp:45 VARIABLE add_ln45_268 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U270 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_269 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U270 SOURCE fcnn.cpp:45 VARIABLE add_ln45_269 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U271 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_270 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U271 SOURCE fcnn.cpp:45 VARIABLE add_ln45_270 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U272 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_271 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U272 SOURCE fcnn.cpp:45 VARIABLE add_ln45_271 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U273 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_272 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U273 SOURCE fcnn.cpp:45 VARIABLE add_ln45_272 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U274 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_273 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U274 SOURCE fcnn.cpp:45 VARIABLE add_ln45_273 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U275 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_274 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U275 SOURCE fcnn.cpp:45 VARIABLE add_ln45_274 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U276 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_275 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U276 SOURCE fcnn.cpp:45 VARIABLE add_ln45_275 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U277 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_276 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U277 SOURCE fcnn.cpp:45 VARIABLE add_ln45_276 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U278 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_277 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U278 SOURCE fcnn.cpp:45 VARIABLE add_ln45_277 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U279 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_278 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U279 SOURCE fcnn.cpp:45 VARIABLE add_ln45_278 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U280 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_279 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U280 SOURCE fcnn.cpp:45 VARIABLE add_ln45_279 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U281 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_280 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U281 SOURCE fcnn.cpp:45 VARIABLE add_ln45_280 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U282 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_281 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U282 SOURCE fcnn.cpp:45 VARIABLE add_ln45_281 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U283 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_282 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U283 SOURCE fcnn.cpp:45 VARIABLE add_ln45_282 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U284 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_283 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U284 SOURCE fcnn.cpp:45 VARIABLE add_ln45_283 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U285 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_284 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U285 SOURCE fcnn.cpp:45 VARIABLE add_ln45_284 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U286 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_285 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U286 SOURCE fcnn.cpp:45 VARIABLE add_ln45_285 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U287 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_286 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U287 SOURCE fcnn.cpp:45 VARIABLE add_ln45_286 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U288 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_287 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U288 SOURCE fcnn.cpp:45 VARIABLE add_ln45_287 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U289 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_288 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U289 SOURCE fcnn.cpp:45 VARIABLE add_ln45_288 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U290 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_289 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U290 SOURCE fcnn.cpp:45 VARIABLE add_ln45_289 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U291 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_290 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U291 SOURCE fcnn.cpp:45 VARIABLE add_ln45_290 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U292 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_291 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U292 SOURCE fcnn.cpp:45 VARIABLE add_ln45_291 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U293 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_292 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U293 SOURCE fcnn.cpp:45 VARIABLE add_ln45_292 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_16s_24ns_24_4_1_U294 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_293 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_16s_24ns_24_4_1_U294 SOURCE fcnn.cpp:45 VARIABLE add_ln45_293 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U295 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_294 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U295 SOURCE fcnn.cpp:45 VARIABLE add_ln45_294 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U296 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_295 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U296 SOURCE fcnn.cpp:45 VARIABLE add_ln45_295 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U297 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_296 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U297 SOURCE fcnn.cpp:45 VARIABLE add_ln45_296 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U298 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_297 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U298 SOURCE fcnn.cpp:45 VARIABLE add_ln45_297 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U299 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_298 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U299 SOURCE fcnn.cpp:45 VARIABLE add_ln45_298 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U300 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_299 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U300 SOURCE fcnn.cpp:45 VARIABLE add_ln45_299 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U301 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_300 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U301 SOURCE fcnn.cpp:45 VARIABLE add_ln45_300 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U302 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_301 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U302 SOURCE fcnn.cpp:45 VARIABLE add_ln45_301 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U303 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_302 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U303 SOURCE fcnn.cpp:45 VARIABLE add_ln45_302 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U304 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_303 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U304 SOURCE fcnn.cpp:45 VARIABLE add_ln45_303 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U305 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_304 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U305 SOURCE fcnn.cpp:45 VARIABLE add_ln45_304 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U306 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_305 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U306 SOURCE fcnn.cpp:45 VARIABLE add_ln45_305 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U307 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_306 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U307 SOURCE fcnn.cpp:45 VARIABLE add_ln45_306 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U308 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_307 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U308 SOURCE fcnn.cpp:45 VARIABLE add_ln45_307 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U309 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_308 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U309 SOURCE fcnn.cpp:45 VARIABLE add_ln45_308 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U310 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_309 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U310 SOURCE fcnn.cpp:45 VARIABLE add_ln45_309 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U311 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_310 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U311 SOURCE fcnn.cpp:45 VARIABLE add_ln45_310 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U312 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_311 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U312 SOURCE fcnn.cpp:45 VARIABLE add_ln45_311 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U313 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_312 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U313 SOURCE fcnn.cpp:45 VARIABLE add_ln45_312 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U314 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_313 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U314 SOURCE fcnn.cpp:45 VARIABLE add_ln45_313 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_16s_24ns_24_4_1_U315 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_314 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_16s_24ns_24_4_1_U315 SOURCE fcnn.cpp:45 VARIABLE add_ln45_314 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U316 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_315 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U316 SOURCE fcnn.cpp:45 VARIABLE add_ln45_315 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U317 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_316 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U317 SOURCE fcnn.cpp:45 VARIABLE add_ln45_316 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U318 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_317 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U318 SOURCE fcnn.cpp:45 VARIABLE add_ln45_317 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U319 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_318 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U319 SOURCE fcnn.cpp:45 VARIABLE add_ln45_318 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U320 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_319 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U320 SOURCE fcnn.cpp:45 VARIABLE add_ln45_319 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U321 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_320 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U321 SOURCE fcnn.cpp:45 VARIABLE add_ln45_320 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U322 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_321 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U322 SOURCE fcnn.cpp:45 VARIABLE add_ln45_321 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U323 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_322 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U323 SOURCE fcnn.cpp:45 VARIABLE add_ln45_322 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U324 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_323 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U324 SOURCE fcnn.cpp:45 VARIABLE add_ln45_323 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U325 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_324 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U325 SOURCE fcnn.cpp:45 VARIABLE add_ln45_324 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U326 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_325 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U326 SOURCE fcnn.cpp:45 VARIABLE add_ln45_325 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U327 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_326 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U327 SOURCE fcnn.cpp:45 VARIABLE add_ln45_326 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U328 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_327 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U328 SOURCE fcnn.cpp:45 VARIABLE add_ln45_327 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U329 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_328 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U329 SOURCE fcnn.cpp:45 VARIABLE add_ln45_328 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U330 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_329 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U330 SOURCE fcnn.cpp:45 VARIABLE add_ln45_329 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U331 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_330 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U331 SOURCE fcnn.cpp:45 VARIABLE add_ln45_330 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U332 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_331 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U332 SOURCE fcnn.cpp:45 VARIABLE add_ln45_331 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U333 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_332 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U333 SOURCE fcnn.cpp:45 VARIABLE add_ln45_332 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U334 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_333 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U334 SOURCE fcnn.cpp:45 VARIABLE add_ln45_333 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U335 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_334 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U335 SOURCE fcnn.cpp:45 VARIABLE add_ln45_334 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U336 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_335 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U336 SOURCE fcnn.cpp:45 VARIABLE add_ln45_335 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U337 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_336 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U337 SOURCE fcnn.cpp:45 VARIABLE add_ln45_336 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U338 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_337 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U338 SOURCE fcnn.cpp:45 VARIABLE add_ln45_337 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U339 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_338 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U339 SOURCE fcnn.cpp:45 VARIABLE add_ln45_338 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U340 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_339 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U340 SOURCE fcnn.cpp:45 VARIABLE add_ln45_339 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U341 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_340 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U341 SOURCE fcnn.cpp:45 VARIABLE add_ln45_340 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U342 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_341 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U342 SOURCE fcnn.cpp:45 VARIABLE add_ln45_341 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U343 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_342 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U343 SOURCE fcnn.cpp:45 VARIABLE add_ln45_342 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U344 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_343 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U344 SOURCE fcnn.cpp:45 VARIABLE add_ln45_343 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U345 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_344 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U345 SOURCE fcnn.cpp:45 VARIABLE add_ln45_344 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U346 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_345 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U346 SOURCE fcnn.cpp:45 VARIABLE add_ln45_345 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U347 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_346 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U347 SOURCE fcnn.cpp:45 VARIABLE add_ln45_346 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U348 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_347 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U348 SOURCE fcnn.cpp:45 VARIABLE add_ln45_347 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U349 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_348 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U349 SOURCE fcnn.cpp:45 VARIABLE add_ln45_348 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U350 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_349 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U350 SOURCE fcnn.cpp:45 VARIABLE add_ln45_349 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U351 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_350 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U351 SOURCE fcnn.cpp:45 VARIABLE add_ln45_350 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U352 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_351 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U352 SOURCE fcnn.cpp:45 VARIABLE add_ln45_351 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U353 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_352 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U353 SOURCE fcnn.cpp:45 VARIABLE add_ln45_352 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U354 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_353 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U354 SOURCE fcnn.cpp:45 VARIABLE add_ln45_353 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U355 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_354 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U355 SOURCE fcnn.cpp:45 VARIABLE add_ln45_354 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U356 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_355 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U356 SOURCE fcnn.cpp:45 VARIABLE add_ln45_355 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_16s_24ns_24_4_1_U357 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_356 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_16s_24ns_24_4_1_U357 SOURCE fcnn.cpp:45 VARIABLE add_ln45_356 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U358 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_357 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U358 SOURCE fcnn.cpp:45 VARIABLE add_ln45_357 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U359 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_358 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U359 SOURCE fcnn.cpp:45 VARIABLE add_ln45_358 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U360 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_359 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U360 SOURCE fcnn.cpp:45 VARIABLE add_ln45_359 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U361 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_360 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U361 SOURCE fcnn.cpp:45 VARIABLE add_ln45_360 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U362 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_361 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U362 SOURCE fcnn.cpp:45 VARIABLE add_ln45_361 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U363 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_362 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U363 SOURCE fcnn.cpp:45 VARIABLE add_ln45_362 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U364 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_363 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U364 SOURCE fcnn.cpp:45 VARIABLE add_ln45_363 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U365 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_364 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U365 SOURCE fcnn.cpp:45 VARIABLE add_ln45_364 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U366 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_365 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U366 SOURCE fcnn.cpp:45 VARIABLE add_ln45_365 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U367 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_366 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U367 SOURCE fcnn.cpp:45 VARIABLE add_ln45_366 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U368 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_367 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U368 SOURCE fcnn.cpp:45 VARIABLE add_ln45_367 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U369 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_368 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U369 SOURCE fcnn.cpp:45 VARIABLE add_ln45_368 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U370 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_369 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U370 SOURCE fcnn.cpp:45 VARIABLE add_ln45_369 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U371 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_370 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U371 SOURCE fcnn.cpp:45 VARIABLE add_ln45_370 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U372 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_371 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U372 SOURCE fcnn.cpp:45 VARIABLE add_ln45_371 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U373 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_372 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U373 SOURCE fcnn.cpp:45 VARIABLE add_ln45_372 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U374 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_373 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U374 SOURCE fcnn.cpp:45 VARIABLE add_ln45_373 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U375 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_374 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U375 SOURCE fcnn.cpp:45 VARIABLE add_ln45_374 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U376 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_375 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U376 SOURCE fcnn.cpp:45 VARIABLE add_ln45_375 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U377 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_376 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U377 SOURCE fcnn.cpp:45 VARIABLE add_ln45_376 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U378 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_377 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U378 SOURCE fcnn.cpp:45 VARIABLE add_ln45_377 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U379 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_378 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U379 SOURCE fcnn.cpp:45 VARIABLE add_ln45_378 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U380 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_379 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U380 SOURCE fcnn.cpp:45 VARIABLE add_ln45_379 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U381 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_380 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U381 SOURCE fcnn.cpp:45 VARIABLE add_ln45_380 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U382 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_381 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U382 SOURCE fcnn.cpp:45 VARIABLE add_ln45_381 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U383 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_382 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U383 SOURCE fcnn.cpp:45 VARIABLE add_ln45_382 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U384 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_383 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U384 SOURCE fcnn.cpp:45 VARIABLE add_ln45_383 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U385 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_384 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U385 SOURCE fcnn.cpp:45 VARIABLE add_ln45_384 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U386 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_385 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U386 SOURCE fcnn.cpp:45 VARIABLE add_ln45_385 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U387 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_386 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U387 SOURCE fcnn.cpp:45 VARIABLE add_ln45_386 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U388 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_387 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U388 SOURCE fcnn.cpp:45 VARIABLE add_ln45_387 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U389 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_388 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U389 SOURCE fcnn.cpp:45 VARIABLE add_ln45_388 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U390 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_389 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U390 SOURCE fcnn.cpp:45 VARIABLE add_ln45_389 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U391 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_390 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U391 SOURCE fcnn.cpp:45 VARIABLE add_ln45_390 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_16s_24ns_24_4_1_U392 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_391 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_16s_24ns_24_4_1_U392 SOURCE fcnn.cpp:45 VARIABLE add_ln45_391 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U393 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_392 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U393 SOURCE fcnn.cpp:45 VARIABLE add_ln45_392 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U394 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_393 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U394 SOURCE fcnn.cpp:45 VARIABLE add_ln45_393 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U395 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_394 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U395 SOURCE fcnn.cpp:45 VARIABLE add_ln45_394 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U396 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_395 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U396 SOURCE fcnn.cpp:45 VARIABLE add_ln45_395 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U397 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_396 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U397 SOURCE fcnn.cpp:45 VARIABLE add_ln45_396 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U398 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_397 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U398 SOURCE fcnn.cpp:45 VARIABLE add_ln45_397 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_16s_24ns_24_4_1_U399 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_398 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_16s_24ns_24_4_1_U399 SOURCE fcnn.cpp:45 VARIABLE add_ln45_398 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U400 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_399 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U400 SOURCE fcnn.cpp:45 VARIABLE add_ln45_399 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U401 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_400 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U401 SOURCE fcnn.cpp:45 VARIABLE add_ln45_400 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U402 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_401 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U402 SOURCE fcnn.cpp:45 VARIABLE add_ln45_401 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U403 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_402 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U403 SOURCE fcnn.cpp:45 VARIABLE add_ln45_402 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U404 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_403 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U404 SOURCE fcnn.cpp:45 VARIABLE add_ln45_403 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U405 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_404 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U405 SOURCE fcnn.cpp:45 VARIABLE add_ln45_404 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U406 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_405 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U406 SOURCE fcnn.cpp:45 VARIABLE add_ln45_405 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U407 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_406 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U407 SOURCE fcnn.cpp:45 VARIABLE add_ln45_406 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U408 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_407 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U408 SOURCE fcnn.cpp:45 VARIABLE add_ln45_407 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U409 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_408 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U409 SOURCE fcnn.cpp:45 VARIABLE add_ln45_408 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U410 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_409 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U410 SOURCE fcnn.cpp:45 VARIABLE add_ln45_409 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U411 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_410 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U411 SOURCE fcnn.cpp:45 VARIABLE add_ln45_410 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U412 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_411 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U412 SOURCE fcnn.cpp:45 VARIABLE add_ln45_411 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U413 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_412 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U413 SOURCE fcnn.cpp:45 VARIABLE add_ln45_412 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U414 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_413 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U414 SOURCE fcnn.cpp:45 VARIABLE add_ln45_413 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U415 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_414 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U415 SOURCE fcnn.cpp:45 VARIABLE add_ln45_414 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U416 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_415 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U416 SOURCE fcnn.cpp:45 VARIABLE add_ln45_415 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U417 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_416 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U417 SOURCE fcnn.cpp:45 VARIABLE add_ln45_416 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U418 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_417 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U418 SOURCE fcnn.cpp:45 VARIABLE add_ln45_417 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U419 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_418 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U419 SOURCE fcnn.cpp:45 VARIABLE add_ln45_418 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U420 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_419 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U420 SOURCE fcnn.cpp:45 VARIABLE add_ln45_419 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U421 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_420 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U421 SOURCE fcnn.cpp:45 VARIABLE add_ln45_420 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U422 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_421 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U422 SOURCE fcnn.cpp:45 VARIABLE add_ln45_421 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U423 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_422 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U423 SOURCE fcnn.cpp:45 VARIABLE add_ln45_422 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U424 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_423 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U424 SOURCE fcnn.cpp:45 VARIABLE add_ln45_423 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U425 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_424 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U425 SOURCE fcnn.cpp:45 VARIABLE add_ln45_424 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U426 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_425 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U426 SOURCE fcnn.cpp:45 VARIABLE add_ln45_425 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U427 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_426 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U427 SOURCE fcnn.cpp:45 VARIABLE add_ln45_426 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U428 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_427 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U428 SOURCE fcnn.cpp:45 VARIABLE add_ln45_427 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U429 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_428 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U429 SOURCE fcnn.cpp:45 VARIABLE add_ln45_428 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U430 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_429 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U430 SOURCE fcnn.cpp:45 VARIABLE add_ln45_429 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U431 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_430 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U431 SOURCE fcnn.cpp:45 VARIABLE add_ln45_430 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U432 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_431 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U432 SOURCE fcnn.cpp:45 VARIABLE add_ln45_431 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U433 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_432 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U433 SOURCE fcnn.cpp:45 VARIABLE add_ln45_432 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U434 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_433 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U434 SOURCE fcnn.cpp:45 VARIABLE add_ln45_433 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U435 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_434 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U435 SOURCE fcnn.cpp:45 VARIABLE add_ln45_434 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U436 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_435 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U436 SOURCE fcnn.cpp:45 VARIABLE add_ln45_435 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U437 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_436 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U437 SOURCE fcnn.cpp:45 VARIABLE add_ln45_436 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U438 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_437 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U438 SOURCE fcnn.cpp:45 VARIABLE add_ln45_437 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U439 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_438 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U439 SOURCE fcnn.cpp:45 VARIABLE add_ln45_438 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U440 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_439 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U440 SOURCE fcnn.cpp:45 VARIABLE add_ln45_439 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U441 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_440 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U441 SOURCE fcnn.cpp:45 VARIABLE add_ln45_440 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U442 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_441 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U442 SOURCE fcnn.cpp:45 VARIABLE add_ln45_441 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U443 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_442 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U443 SOURCE fcnn.cpp:45 VARIABLE add_ln45_442 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U444 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_443 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U444 SOURCE fcnn.cpp:45 VARIABLE add_ln45_443 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U445 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_444 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U445 SOURCE fcnn.cpp:45 VARIABLE add_ln45_444 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U446 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_445 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U446 SOURCE fcnn.cpp:45 VARIABLE add_ln45_445 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U447 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_446 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U447 SOURCE fcnn.cpp:45 VARIABLE add_ln45_446 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U448 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_447 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U448 SOURCE fcnn.cpp:45 VARIABLE add_ln45_447 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U449 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_448 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U449 SOURCE fcnn.cpp:45 VARIABLE add_ln45_448 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U450 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_449 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U450 SOURCE fcnn.cpp:45 VARIABLE add_ln45_449 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U451 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_450 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U451 SOURCE fcnn.cpp:45 VARIABLE add_ln45_450 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U452 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_451 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U452 SOURCE fcnn.cpp:45 VARIABLE add_ln45_451 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U453 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_452 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U453 SOURCE fcnn.cpp:45 VARIABLE add_ln45_452 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U454 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_453 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U454 SOURCE fcnn.cpp:45 VARIABLE add_ln45_453 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U455 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_454 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U455 SOURCE fcnn.cpp:45 VARIABLE add_ln45_454 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U456 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_455 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U456 SOURCE fcnn.cpp:45 VARIABLE add_ln45_455 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U457 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_456 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U457 SOURCE fcnn.cpp:45 VARIABLE add_ln45_456 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U458 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_457 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U458 SOURCE fcnn.cpp:45 VARIABLE add_ln45_457 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U459 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_458 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U459 SOURCE fcnn.cpp:45 VARIABLE add_ln45_458 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U460 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_459 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U460 SOURCE fcnn.cpp:45 VARIABLE add_ln45_459 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U461 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_460 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U461 SOURCE fcnn.cpp:45 VARIABLE add_ln45_460 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U462 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_461 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U462 SOURCE fcnn.cpp:45 VARIABLE add_ln45_461 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U463 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_462 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U463 SOURCE fcnn.cpp:45 VARIABLE add_ln45_462 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U464 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_463 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U464 SOURCE fcnn.cpp:45 VARIABLE add_ln45_463 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U465 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_464 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U465 SOURCE fcnn.cpp:45 VARIABLE add_ln45_464 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U466 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_465 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U466 SOURCE fcnn.cpp:45 VARIABLE add_ln45_465 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U467 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_466 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U467 SOURCE fcnn.cpp:45 VARIABLE add_ln45_466 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U468 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_467 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U468 SOURCE fcnn.cpp:45 VARIABLE add_ln45_467 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U469 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_468 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U469 SOURCE fcnn.cpp:45 VARIABLE add_ln45_468 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U470 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_469 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U470 SOURCE fcnn.cpp:45 VARIABLE add_ln45_469 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U471 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_470 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U471 SOURCE fcnn.cpp:45 VARIABLE add_ln45_470 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U472 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_471 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U472 SOURCE fcnn.cpp:45 VARIABLE add_ln45_471 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U473 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_472 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U473 SOURCE fcnn.cpp:45 VARIABLE add_ln45_472 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U474 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_473 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U474 SOURCE fcnn.cpp:45 VARIABLE add_ln45_473 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U475 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_474 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U475 SOURCE fcnn.cpp:45 VARIABLE add_ln45_474 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U476 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_475 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U476 SOURCE fcnn.cpp:45 VARIABLE add_ln45_475 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U477 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_476 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U477 SOURCE fcnn.cpp:45 VARIABLE add_ln45_476 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U478 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_477 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U478 SOURCE fcnn.cpp:45 VARIABLE add_ln45_477 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U479 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_478 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U479 SOURCE fcnn.cpp:45 VARIABLE add_ln45_478 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U480 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_479 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U480 SOURCE fcnn.cpp:45 VARIABLE add_ln45_479 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U481 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_480 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U481 SOURCE fcnn.cpp:45 VARIABLE add_ln45_480 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U482 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_481 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U482 SOURCE fcnn.cpp:45 VARIABLE add_ln45_481 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U483 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_482 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U483 SOURCE fcnn.cpp:45 VARIABLE add_ln45_482 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U484 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_483 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U484 SOURCE fcnn.cpp:45 VARIABLE add_ln45_483 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U485 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_484 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U485 SOURCE fcnn.cpp:45 VARIABLE add_ln45_484 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U486 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_485 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U486 SOURCE fcnn.cpp:45 VARIABLE add_ln45_485 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U487 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_486 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U487 SOURCE fcnn.cpp:45 VARIABLE add_ln45_486 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U488 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_487 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U488 SOURCE fcnn.cpp:45 VARIABLE add_ln45_487 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U489 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_488 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U489 SOURCE fcnn.cpp:45 VARIABLE add_ln45_488 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U490 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_489 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U490 SOURCE fcnn.cpp:45 VARIABLE add_ln45_489 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U491 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_490 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U491 SOURCE fcnn.cpp:45 VARIABLE add_ln45_490 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U492 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_491 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U492 SOURCE fcnn.cpp:45 VARIABLE add_ln45_491 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U493 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_492 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U493 SOURCE fcnn.cpp:45 VARIABLE add_ln45_492 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U494 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_493 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U494 SOURCE fcnn.cpp:45 VARIABLE add_ln45_493 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U495 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_494 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U495 SOURCE fcnn.cpp:45 VARIABLE add_ln45_494 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U496 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_495 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U496 SOURCE fcnn.cpp:45 VARIABLE add_ln45_495 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U497 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_496 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U497 SOURCE fcnn.cpp:45 VARIABLE add_ln45_496 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U498 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_497 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U498 SOURCE fcnn.cpp:45 VARIABLE add_ln45_497 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U499 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_498 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U499 SOURCE fcnn.cpp:45 VARIABLE add_ln45_498 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U500 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_499 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U500 SOURCE fcnn.cpp:45 VARIABLE add_ln45_499 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U501 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_500 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U501 SOURCE fcnn.cpp:45 VARIABLE add_ln45_500 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U502 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_501 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U502 SOURCE fcnn.cpp:45 VARIABLE add_ln45_501 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U503 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_502 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U503 SOURCE fcnn.cpp:45 VARIABLE add_ln45_502 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U504 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_503 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U504 SOURCE fcnn.cpp:45 VARIABLE add_ln45_503 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U505 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_504 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U505 SOURCE fcnn.cpp:45 VARIABLE add_ln45_504 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U506 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_505 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U506 SOURCE fcnn.cpp:45 VARIABLE add_ln45_505 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U507 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_506 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U507 SOURCE fcnn.cpp:45 VARIABLE add_ln45_506 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U508 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_507 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U508 SOURCE fcnn.cpp:45 VARIABLE add_ln45_507 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U509 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_508 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U509 SOURCE fcnn.cpp:45 VARIABLE add_ln45_508 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U510 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_509 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U510 SOURCE fcnn.cpp:45 VARIABLE add_ln45_509 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U511 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_510 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U511 SOURCE fcnn.cpp:45 VARIABLE add_ln45_510 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U512 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_511 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U512 SOURCE fcnn.cpp:45 VARIABLE add_ln45_511 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U513 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_512 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U513 SOURCE fcnn.cpp:45 VARIABLE add_ln45_512 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U514 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_513 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U514 SOURCE fcnn.cpp:45 VARIABLE add_ln45_513 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_16s_24ns_24_4_1_U515 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_514 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_16s_24ns_24_4_1_U515 SOURCE fcnn.cpp:45 VARIABLE add_ln45_514 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U516 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_515 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U516 SOURCE fcnn.cpp:45 VARIABLE add_ln45_515 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U517 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_516 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U517 SOURCE fcnn.cpp:45 VARIABLE add_ln45_516 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U518 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_517 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U518 SOURCE fcnn.cpp:45 VARIABLE add_ln45_517 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U519 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_518 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U519 SOURCE fcnn.cpp:45 VARIABLE add_ln45_518 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U520 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_519 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U520 SOURCE fcnn.cpp:45 VARIABLE add_ln45_519 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U521 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_520 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U521 SOURCE fcnn.cpp:45 VARIABLE add_ln45_520 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_16s_24ns_24_4_1_U522 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_521 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_16s_24ns_24_4_1_U522 SOURCE fcnn.cpp:45 VARIABLE add_ln45_521 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U523 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_522 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U523 SOURCE fcnn.cpp:45 VARIABLE add_ln45_522 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U524 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_523 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U524 SOURCE fcnn.cpp:45 VARIABLE add_ln45_523 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U525 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_524 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U525 SOURCE fcnn.cpp:45 VARIABLE add_ln45_524 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U526 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_525 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U526 SOURCE fcnn.cpp:45 VARIABLE add_ln45_525 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U527 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_526 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U527 SOURCE fcnn.cpp:45 VARIABLE add_ln45_526 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U528 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_527 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U528 SOURCE fcnn.cpp:45 VARIABLE add_ln45_527 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U529 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_528 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U529 SOURCE fcnn.cpp:45 VARIABLE add_ln45_528 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U530 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_529 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U530 SOURCE fcnn.cpp:45 VARIABLE add_ln45_529 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U531 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_530 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U531 SOURCE fcnn.cpp:45 VARIABLE add_ln45_530 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U532 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_531 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U532 SOURCE fcnn.cpp:45 VARIABLE add_ln45_531 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U533 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_532 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U533 SOURCE fcnn.cpp:45 VARIABLE add_ln45_532 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U534 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_533 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U534 SOURCE fcnn.cpp:45 VARIABLE add_ln45_533 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U535 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_534 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U535 SOURCE fcnn.cpp:45 VARIABLE add_ln45_534 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U536 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_535 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U536 SOURCE fcnn.cpp:45 VARIABLE add_ln45_535 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U537 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_536 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U537 SOURCE fcnn.cpp:45 VARIABLE add_ln45_536 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U538 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_537 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U538 SOURCE fcnn.cpp:45 VARIABLE add_ln45_537 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U539 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_538 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U539 SOURCE fcnn.cpp:45 VARIABLE add_ln45_538 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U540 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_539 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U540 SOURCE fcnn.cpp:45 VARIABLE add_ln45_539 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U541 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_540 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U541 SOURCE fcnn.cpp:45 VARIABLE add_ln45_540 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U542 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_541 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U542 SOURCE fcnn.cpp:45 VARIABLE add_ln45_541 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U543 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_542 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U543 SOURCE fcnn.cpp:45 VARIABLE add_ln45_542 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U544 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_543 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U544 SOURCE fcnn.cpp:45 VARIABLE add_ln45_543 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U545 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_544 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U545 SOURCE fcnn.cpp:45 VARIABLE add_ln45_544 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U546 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_545 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U546 SOURCE fcnn.cpp:45 VARIABLE add_ln45_545 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U547 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_546 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U547 SOURCE fcnn.cpp:45 VARIABLE add_ln45_546 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U548 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_547 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U548 SOURCE fcnn.cpp:45 VARIABLE add_ln45_547 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U549 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_548 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U549 SOURCE fcnn.cpp:45 VARIABLE add_ln45_548 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U550 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_549 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U550 SOURCE fcnn.cpp:45 VARIABLE add_ln45_549 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U551 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_550 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U551 SOURCE fcnn.cpp:45 VARIABLE add_ln45_550 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U552 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_551 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U552 SOURCE fcnn.cpp:45 VARIABLE add_ln45_551 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U553 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_552 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U553 SOURCE fcnn.cpp:45 VARIABLE add_ln45_552 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U554 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_553 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U554 SOURCE fcnn.cpp:45 VARIABLE add_ln45_553 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U555 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_554 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U555 SOURCE fcnn.cpp:45 VARIABLE add_ln45_554 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U556 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_555 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U556 SOURCE fcnn.cpp:45 VARIABLE add_ln45_555 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U557 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_556 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U557 SOURCE fcnn.cpp:45 VARIABLE add_ln45_556 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U558 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_557 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U558 SOURCE fcnn.cpp:45 VARIABLE add_ln45_557 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U559 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_558 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U559 SOURCE fcnn.cpp:45 VARIABLE add_ln45_558 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_16s_24ns_24_4_1_U560 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_559 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_16s_24ns_24_4_1_U560 SOURCE fcnn.cpp:45 VARIABLE add_ln45_559 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U561 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_560 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U561 SOURCE fcnn.cpp:45 VARIABLE add_ln45_560 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U562 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_561 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U562 SOURCE fcnn.cpp:45 VARIABLE add_ln45_561 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U563 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_562 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U563 SOURCE fcnn.cpp:45 VARIABLE add_ln45_562 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U564 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_563 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U564 SOURCE fcnn.cpp:45 VARIABLE add_ln45_563 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U565 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_564 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U565 SOURCE fcnn.cpp:45 VARIABLE add_ln45_564 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U566 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_565 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U566 SOURCE fcnn.cpp:45 VARIABLE add_ln45_565 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U567 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_566 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U567 SOURCE fcnn.cpp:45 VARIABLE add_ln45_566 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U568 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_567 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U568 SOURCE fcnn.cpp:45 VARIABLE add_ln45_567 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U569 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_568 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U569 SOURCE fcnn.cpp:45 VARIABLE add_ln45_568 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U570 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_569 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U570 SOURCE fcnn.cpp:45 VARIABLE add_ln45_569 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_16s_24ns_24_4_1_U571 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_570 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_16s_24ns_24_4_1_U571 SOURCE fcnn.cpp:45 VARIABLE add_ln45_570 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U572 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_571 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U572 SOURCE fcnn.cpp:45 VARIABLE add_ln45_571 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U573 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_572 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U573 SOURCE fcnn.cpp:45 VARIABLE add_ln45_572 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U574 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_573 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U574 SOURCE fcnn.cpp:45 VARIABLE add_ln45_573 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U575 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_574 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U575 SOURCE fcnn.cpp:45 VARIABLE add_ln45_574 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U576 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_575 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U576 SOURCE fcnn.cpp:45 VARIABLE add_ln45_575 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U577 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_576 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U577 SOURCE fcnn.cpp:45 VARIABLE add_ln45_576 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U578 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_577 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U578 SOURCE fcnn.cpp:45 VARIABLE add_ln45_577 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U579 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_578 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U579 SOURCE fcnn.cpp:45 VARIABLE add_ln45_578 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U580 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_579 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U580 SOURCE fcnn.cpp:45 VARIABLE add_ln45_579 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U581 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_580 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U581 SOURCE fcnn.cpp:45 VARIABLE add_ln45_580 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U582 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_581 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U582 SOURCE fcnn.cpp:45 VARIABLE add_ln45_581 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U583 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_582 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U583 SOURCE fcnn.cpp:45 VARIABLE add_ln45_582 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U584 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_583 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U584 SOURCE fcnn.cpp:45 VARIABLE add_ln45_583 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U585 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_584 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U585 SOURCE fcnn.cpp:45 VARIABLE add_ln45_584 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U586 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_585 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U586 SOURCE fcnn.cpp:45 VARIABLE add_ln45_585 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U587 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_586 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U587 SOURCE fcnn.cpp:45 VARIABLE add_ln45_586 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U588 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_587 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U588 SOURCE fcnn.cpp:45 VARIABLE add_ln45_587 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U589 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_588 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U589 SOURCE fcnn.cpp:45 VARIABLE add_ln45_588 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U590 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_589 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U590 SOURCE fcnn.cpp:45 VARIABLE add_ln45_589 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U591 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_590 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U591 SOURCE fcnn.cpp:45 VARIABLE add_ln45_590 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U592 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_591 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U592 SOURCE fcnn.cpp:45 VARIABLE add_ln45_591 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U593 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_592 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U593 SOURCE fcnn.cpp:45 VARIABLE add_ln45_592 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U594 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_593 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U594 SOURCE fcnn.cpp:45 VARIABLE add_ln45_593 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U595 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_594 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U595 SOURCE fcnn.cpp:45 VARIABLE add_ln45_594 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U596 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_595 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U596 SOURCE fcnn.cpp:45 VARIABLE add_ln45_595 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U597 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_596 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U597 SOURCE fcnn.cpp:45 VARIABLE add_ln45_596 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U598 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_597 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U598 SOURCE fcnn.cpp:45 VARIABLE add_ln45_597 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U599 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_598 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U599 SOURCE fcnn.cpp:45 VARIABLE add_ln45_598 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U600 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_599 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U600 SOURCE fcnn.cpp:45 VARIABLE add_ln45_599 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U601 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_600 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U601 SOURCE fcnn.cpp:45 VARIABLE add_ln45_600 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U602 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_601 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U602 SOURCE fcnn.cpp:45 VARIABLE add_ln45_601 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U603 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_602 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U603 SOURCE fcnn.cpp:45 VARIABLE add_ln45_602 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U604 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_603 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U604 SOURCE fcnn.cpp:45 VARIABLE add_ln45_603 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U605 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_604 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U605 SOURCE fcnn.cpp:45 VARIABLE add_ln45_604 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U606 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_605 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U606 SOURCE fcnn.cpp:45 VARIABLE add_ln45_605 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U607 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_606 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U607 SOURCE fcnn.cpp:45 VARIABLE add_ln45_606 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U608 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_607 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U608 SOURCE fcnn.cpp:45 VARIABLE add_ln45_607 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U609 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_608 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U609 SOURCE fcnn.cpp:45 VARIABLE add_ln45_608 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U610 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_609 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U610 SOURCE fcnn.cpp:45 VARIABLE add_ln45_609 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U611 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_610 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U611 SOURCE fcnn.cpp:45 VARIABLE add_ln45_610 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U612 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_611 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U612 SOURCE fcnn.cpp:45 VARIABLE add_ln45_611 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U613 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_612 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U613 SOURCE fcnn.cpp:45 VARIABLE add_ln45_612 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U614 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_613 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U614 SOURCE fcnn.cpp:45 VARIABLE add_ln45_613 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U615 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_614 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U615 SOURCE fcnn.cpp:45 VARIABLE add_ln45_614 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U616 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_615 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U616 SOURCE fcnn.cpp:45 VARIABLE add_ln45_615 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U617 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_616 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U617 SOURCE fcnn.cpp:45 VARIABLE add_ln45_616 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U618 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_617 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U618 SOURCE fcnn.cpp:45 VARIABLE add_ln45_617 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U619 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_618 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U619 SOURCE fcnn.cpp:45 VARIABLE add_ln45_618 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U620 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_619 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U620 SOURCE fcnn.cpp:45 VARIABLE add_ln45_619 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U621 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_620 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U621 SOURCE fcnn.cpp:45 VARIABLE add_ln45_620 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U622 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_621 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U622 SOURCE fcnn.cpp:45 VARIABLE add_ln45_621 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U623 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_622 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U623 SOURCE fcnn.cpp:45 VARIABLE add_ln45_622 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U624 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_623 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U624 SOURCE fcnn.cpp:45 VARIABLE add_ln45_623 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U625 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_624 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U625 SOURCE fcnn.cpp:45 VARIABLE add_ln45_624 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U626 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_625 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U626 SOURCE fcnn.cpp:45 VARIABLE add_ln45_625 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U627 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_626 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U627 SOURCE fcnn.cpp:45 VARIABLE add_ln45_626 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U628 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_627 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U628 SOURCE fcnn.cpp:45 VARIABLE add_ln45_627 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U629 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_628 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U629 SOURCE fcnn.cpp:45 VARIABLE add_ln45_628 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U630 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_629 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U630 SOURCE fcnn.cpp:45 VARIABLE add_ln45_629 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_16s_24ns_24_4_1_U631 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_630 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_16s_24ns_24_4_1_U631 SOURCE fcnn.cpp:45 VARIABLE add_ln45_630 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U632 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_631 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U632 SOURCE fcnn.cpp:45 VARIABLE add_ln45_631 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U633 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_632 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U633 SOURCE fcnn.cpp:45 VARIABLE add_ln45_632 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U634 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_633 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U634 SOURCE fcnn.cpp:45 VARIABLE add_ln45_633 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U635 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_634 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U635 SOURCE fcnn.cpp:45 VARIABLE add_ln45_634 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U636 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_635 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U636 SOURCE fcnn.cpp:45 VARIABLE add_ln45_635 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U637 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_636 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U637 SOURCE fcnn.cpp:45 VARIABLE add_ln45_636 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U638 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_637 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U638 SOURCE fcnn.cpp:45 VARIABLE add_ln45_637 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U639 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_638 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U639 SOURCE fcnn.cpp:45 VARIABLE add_ln45_638 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U640 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_639 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U640 SOURCE fcnn.cpp:45 VARIABLE add_ln45_639 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U641 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_640 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U641 SOURCE fcnn.cpp:45 VARIABLE add_ln45_640 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U642 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_641 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U642 SOURCE fcnn.cpp:45 VARIABLE add_ln45_641 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U643 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_642 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U643 SOURCE fcnn.cpp:45 VARIABLE add_ln45_642 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U644 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_643 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U644 SOURCE fcnn.cpp:45 VARIABLE add_ln45_643 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U645 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_644 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U645 SOURCE fcnn.cpp:45 VARIABLE add_ln45_644 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_16s_24ns_24_4_1_U646 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_645 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_16s_24ns_24_4_1_U646 SOURCE fcnn.cpp:45 VARIABLE add_ln45_645 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U647 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_646 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U647 SOURCE fcnn.cpp:45 VARIABLE add_ln45_646 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U648 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_647 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U648 SOURCE fcnn.cpp:45 VARIABLE add_ln45_647 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U649 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_648 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U649 SOURCE fcnn.cpp:45 VARIABLE add_ln45_648 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U650 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_649 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U650 SOURCE fcnn.cpp:45 VARIABLE add_ln45_649 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U651 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_650 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U651 SOURCE fcnn.cpp:45 VARIABLE add_ln45_650 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U652 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_651 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U652 SOURCE fcnn.cpp:45 VARIABLE add_ln45_651 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U653 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_652 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U653 SOURCE fcnn.cpp:45 VARIABLE add_ln45_652 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U654 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_653 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U654 SOURCE fcnn.cpp:45 VARIABLE add_ln45_653 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U655 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_654 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U655 SOURCE fcnn.cpp:45 VARIABLE add_ln45_654 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U656 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_655 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U656 SOURCE fcnn.cpp:45 VARIABLE add_ln45_655 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U657 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_656 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U657 SOURCE fcnn.cpp:45 VARIABLE add_ln45_656 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U658 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_657 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U658 SOURCE fcnn.cpp:45 VARIABLE add_ln45_657 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U659 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_658 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U659 SOURCE fcnn.cpp:45 VARIABLE add_ln45_658 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U660 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_659 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U660 SOURCE fcnn.cpp:45 VARIABLE add_ln45_659 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U661 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_660 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U661 SOURCE fcnn.cpp:45 VARIABLE add_ln45_660 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U662 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_661 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U662 SOURCE fcnn.cpp:45 VARIABLE add_ln45_661 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U663 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_662 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U663 SOURCE fcnn.cpp:45 VARIABLE add_ln45_662 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U664 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_663 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U664 SOURCE fcnn.cpp:45 VARIABLE add_ln45_663 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U665 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_664 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U665 SOURCE fcnn.cpp:45 VARIABLE add_ln45_664 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U666 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_665 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U666 SOURCE fcnn.cpp:45 VARIABLE add_ln45_665 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U667 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_666 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U667 SOURCE fcnn.cpp:45 VARIABLE add_ln45_666 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U668 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_667 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U668 SOURCE fcnn.cpp:45 VARIABLE add_ln45_667 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U669 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_668 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U669 SOURCE fcnn.cpp:45 VARIABLE add_ln45_668 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U670 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_669 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U670 SOURCE fcnn.cpp:45 VARIABLE add_ln45_669 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U671 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_670 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U671 SOURCE fcnn.cpp:45 VARIABLE add_ln45_670 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U672 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_671 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U672 SOURCE fcnn.cpp:45 VARIABLE add_ln45_671 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U673 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_672 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U673 SOURCE fcnn.cpp:45 VARIABLE add_ln45_672 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_16s_24ns_24_4_1_U674 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_673 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_16s_24ns_24_4_1_U674 SOURCE fcnn.cpp:45 VARIABLE add_ln45_673 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U675 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_674 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U675 SOURCE fcnn.cpp:45 VARIABLE add_ln45_674 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U676 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_675 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U676 SOURCE fcnn.cpp:45 VARIABLE add_ln45_675 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U677 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_676 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U677 SOURCE fcnn.cpp:45 VARIABLE add_ln45_676 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U678 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_677 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U678 SOURCE fcnn.cpp:45 VARIABLE add_ln45_677 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U679 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_678 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U679 SOURCE fcnn.cpp:45 VARIABLE add_ln45_678 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U680 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_679 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U680 SOURCE fcnn.cpp:45 VARIABLE add_ln45_679 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U681 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_680 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U681 SOURCE fcnn.cpp:45 VARIABLE add_ln45_680 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_16s_24ns_24_4_1_U682 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_681 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_16s_24ns_24_4_1_U682 SOURCE fcnn.cpp:45 VARIABLE add_ln45_681 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U683 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_682 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U683 SOURCE fcnn.cpp:45 VARIABLE add_ln45_682 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U684 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_683 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U684 SOURCE fcnn.cpp:45 VARIABLE add_ln45_683 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U685 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_684 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U685 SOURCE fcnn.cpp:45 VARIABLE add_ln45_684 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U686 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_685 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U686 SOURCE fcnn.cpp:45 VARIABLE add_ln45_685 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U687 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_686 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U687 SOURCE fcnn.cpp:45 VARIABLE add_ln45_686 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U688 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_687 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U688 SOURCE fcnn.cpp:45 VARIABLE add_ln45_687 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U689 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_688 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U689 SOURCE fcnn.cpp:45 VARIABLE add_ln45_688 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U690 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_689 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U690 SOURCE fcnn.cpp:45 VARIABLE add_ln45_689 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U691 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_690 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U691 SOURCE fcnn.cpp:45 VARIABLE add_ln45_690 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U692 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_691 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U692 SOURCE fcnn.cpp:45 VARIABLE add_ln45_691 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U693 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_692 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U693 SOURCE fcnn.cpp:45 VARIABLE add_ln45_692 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U694 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_693 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U694 SOURCE fcnn.cpp:45 VARIABLE add_ln45_693 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U695 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_694 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U695 SOURCE fcnn.cpp:45 VARIABLE add_ln45_694 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U696 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_695 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U696 SOURCE fcnn.cpp:45 VARIABLE add_ln45_695 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U697 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_696 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U697 SOURCE fcnn.cpp:45 VARIABLE add_ln45_696 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U698 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_697 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U698 SOURCE fcnn.cpp:45 VARIABLE add_ln45_697 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U699 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_698 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U699 SOURCE fcnn.cpp:45 VARIABLE add_ln45_698 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U700 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_699 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U700 SOURCE fcnn.cpp:45 VARIABLE add_ln45_699 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U701 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_700 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U701 SOURCE fcnn.cpp:45 VARIABLE add_ln45_700 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U702 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_701 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U702 SOURCE fcnn.cpp:45 VARIABLE add_ln45_701 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U703 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_702 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U703 SOURCE fcnn.cpp:45 VARIABLE add_ln45_702 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U704 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_703 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U704 SOURCE fcnn.cpp:45 VARIABLE add_ln45_703 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U705 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_704 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U705 SOURCE fcnn.cpp:45 VARIABLE add_ln45_704 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U706 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_705 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U706 SOURCE fcnn.cpp:45 VARIABLE add_ln45_705 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U707 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_706 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U707 SOURCE fcnn.cpp:45 VARIABLE add_ln45_706 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U708 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_707 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U708 SOURCE fcnn.cpp:45 VARIABLE add_ln45_707 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U709 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_708 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U709 SOURCE fcnn.cpp:45 VARIABLE add_ln45_708 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U710 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_709 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U710 SOURCE fcnn.cpp:45 VARIABLE add_ln45_709 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U711 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_710 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U711 SOURCE fcnn.cpp:45 VARIABLE add_ln45_710 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U712 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_711 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U712 SOURCE fcnn.cpp:45 VARIABLE add_ln45_711 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U713 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_712 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U713 SOURCE fcnn.cpp:45 VARIABLE add_ln45_712 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U714 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_713 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U714 SOURCE fcnn.cpp:45 VARIABLE add_ln45_713 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U715 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_714 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U715 SOURCE fcnn.cpp:45 VARIABLE add_ln45_714 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U716 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_715 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U716 SOURCE fcnn.cpp:45 VARIABLE add_ln45_715 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U717 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_716 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U717 SOURCE fcnn.cpp:45 VARIABLE add_ln45_716 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U718 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_717 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U718 SOURCE fcnn.cpp:45 VARIABLE add_ln45_717 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U719 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_718 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U719 SOURCE fcnn.cpp:45 VARIABLE add_ln45_718 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U720 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_719 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U720 SOURCE fcnn.cpp:45 VARIABLE add_ln45_719 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U721 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_720 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U721 SOURCE fcnn.cpp:45 VARIABLE add_ln45_720 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U722 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_721 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U722 SOURCE fcnn.cpp:45 VARIABLE add_ln45_721 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U723 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_722 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U723 SOURCE fcnn.cpp:45 VARIABLE add_ln45_722 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U724 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_723 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U724 SOURCE fcnn.cpp:45 VARIABLE add_ln45_723 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U725 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_724 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U725 SOURCE fcnn.cpp:45 VARIABLE add_ln45_724 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U726 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_725 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U726 SOURCE fcnn.cpp:45 VARIABLE add_ln45_725 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U727 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_726 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U727 SOURCE fcnn.cpp:45 VARIABLE add_ln45_726 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U728 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_727 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U728 SOURCE fcnn.cpp:45 VARIABLE add_ln45_727 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U729 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_728 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U729 SOURCE fcnn.cpp:45 VARIABLE add_ln45_728 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U730 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_729 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U730 SOURCE fcnn.cpp:45 VARIABLE add_ln45_729 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U731 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_730 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U731 SOURCE fcnn.cpp:45 VARIABLE add_ln45_730 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U732 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_731 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U732 SOURCE fcnn.cpp:45 VARIABLE add_ln45_731 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U733 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_732 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U733 SOURCE fcnn.cpp:45 VARIABLE add_ln45_732 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U734 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_733 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U734 SOURCE fcnn.cpp:45 VARIABLE add_ln45_733 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U735 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_734 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U735 SOURCE fcnn.cpp:45 VARIABLE add_ln45_734 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U736 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_735 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U736 SOURCE fcnn.cpp:45 VARIABLE add_ln45_735 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U737 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_736 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U737 SOURCE fcnn.cpp:45 VARIABLE add_ln45_736 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U738 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_737 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U738 SOURCE fcnn.cpp:45 VARIABLE add_ln45_737 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U739 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_738 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U739 SOURCE fcnn.cpp:45 VARIABLE add_ln45_738 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U740 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_739 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U740 SOURCE fcnn.cpp:45 VARIABLE add_ln45_739 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U741 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_740 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U741 SOURCE fcnn.cpp:45 VARIABLE add_ln45_740 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U742 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_741 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U742 SOURCE fcnn.cpp:45 VARIABLE add_ln45_741 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U743 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_742 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U743 SOURCE fcnn.cpp:45 VARIABLE add_ln45_742 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U744 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_743 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U744 SOURCE fcnn.cpp:45 VARIABLE add_ln45_743 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U745 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_744 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U745 SOURCE fcnn.cpp:45 VARIABLE add_ln45_744 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U746 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_745 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U746 SOURCE fcnn.cpp:45 VARIABLE add_ln45_745 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U747 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_746 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U747 SOURCE fcnn.cpp:45 VARIABLE add_ln45_746 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U748 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_747 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U748 SOURCE fcnn.cpp:45 VARIABLE add_ln45_747 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U749 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_748 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U749 SOURCE fcnn.cpp:45 VARIABLE add_ln45_748 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U750 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_749 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U750 SOURCE fcnn.cpp:45 VARIABLE add_ln45_749 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U751 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_750 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U751 SOURCE fcnn.cpp:45 VARIABLE add_ln45_750 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U752 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_751 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U752 SOURCE fcnn.cpp:45 VARIABLE add_ln45_751 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U753 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_752 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U753 SOURCE fcnn.cpp:45 VARIABLE add_ln45_752 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U754 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_753 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U754 SOURCE fcnn.cpp:45 VARIABLE add_ln45_753 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U755 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_754 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U755 SOURCE fcnn.cpp:45 VARIABLE add_ln45_754 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U756 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_755 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U756 SOURCE fcnn.cpp:45 VARIABLE add_ln45_755 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U757 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_756 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U757 SOURCE fcnn.cpp:45 VARIABLE add_ln45_756 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U758 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_757 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U758 SOURCE fcnn.cpp:45 VARIABLE add_ln45_757 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U759 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_758 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U759 SOURCE fcnn.cpp:45 VARIABLE add_ln45_758 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U760 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_759 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U760 SOURCE fcnn.cpp:45 VARIABLE add_ln45_759 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U761 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_760 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U761 SOURCE fcnn.cpp:45 VARIABLE add_ln45_760 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U762 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_761 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U762 SOURCE fcnn.cpp:45 VARIABLE add_ln45_761 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U763 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_762 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U763 SOURCE fcnn.cpp:45 VARIABLE add_ln45_762 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U764 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_763 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U764 SOURCE fcnn.cpp:45 VARIABLE add_ln45_763 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U765 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_764 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U765 SOURCE fcnn.cpp:45 VARIABLE add_ln45_764 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U766 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_765 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U766 SOURCE fcnn.cpp:45 VARIABLE add_ln45_765 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U767 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_766 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U767 SOURCE fcnn.cpp:45 VARIABLE add_ln45_766 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U768 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_767 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U768 SOURCE fcnn.cpp:45 VARIABLE add_ln45_767 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U769 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_768 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U769 SOURCE fcnn.cpp:45 VARIABLE add_ln45_768 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U770 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_769 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U770 SOURCE fcnn.cpp:45 VARIABLE add_ln45_769 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U771 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_770 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U771 SOURCE fcnn.cpp:45 VARIABLE add_ln45_770 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U772 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_771 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U772 SOURCE fcnn.cpp:45 VARIABLE add_ln45_771 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U773 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_772 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U773 SOURCE fcnn.cpp:45 VARIABLE add_ln45_772 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U774 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_773 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U774 SOURCE fcnn.cpp:45 VARIABLE add_ln45_773 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U775 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_774 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U775 SOURCE fcnn.cpp:45 VARIABLE add_ln45_774 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U776 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_775 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U776 SOURCE fcnn.cpp:45 VARIABLE add_ln45_775 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U777 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_776 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U777 SOURCE fcnn.cpp:45 VARIABLE add_ln45_776 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U778 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_777 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U778 SOURCE fcnn.cpp:45 VARIABLE add_ln45_777 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U779 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_778 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U779 SOURCE fcnn.cpp:45 VARIABLE add_ln45_778 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U780 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_779 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U780 SOURCE fcnn.cpp:45 VARIABLE add_ln45_779 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U781 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_780 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U781 SOURCE fcnn.cpp:45 VARIABLE add_ln45_780 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U782 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_781 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U782 SOURCE fcnn.cpp:45 VARIABLE add_ln45_781 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U783 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_782 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U783 SOURCE fcnn.cpp:45 VARIABLE add_ln45_782 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U784 SOURCE fcnn.cpp:45 VARIABLE mul_ln45_783 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U784 SOURCE fcnn.cpp:45 VARIABLE add_ln45_783 LOOP VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_0_U SOURCE :0 VARIABLE fixed_weights_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_1_U SOURCE :0 VARIABLE fixed_weights_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_2_U SOURCE :0 VARIABLE fixed_weights_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_3_U SOURCE :0 VARIABLE fixed_weights_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_4_U SOURCE :0 VARIABLE fixed_weights_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_5_U SOURCE :0 VARIABLE fixed_weights_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_6_U SOURCE :0 VARIABLE fixed_weights_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_7_U SOURCE :0 VARIABLE fixed_weights_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_8_U SOURCE :0 VARIABLE fixed_weights_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_9_U SOURCE :0 VARIABLE fixed_weights_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_10_U SOURCE :0 VARIABLE fixed_weights_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_11_U SOURCE :0 VARIABLE fixed_weights_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_12_U SOURCE :0 VARIABLE fixed_weights_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_13_U SOURCE :0 VARIABLE fixed_weights_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_14_U SOURCE :0 VARIABLE fixed_weights_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_15_U SOURCE :0 VARIABLE fixed_weights_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_16_U SOURCE :0 VARIABLE fixed_weights_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_17_U SOURCE :0 VARIABLE fixed_weights_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_18_U SOURCE :0 VARIABLE fixed_weights_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_19_U SOURCE :0 VARIABLE fixed_weights_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_20_U SOURCE :0 VARIABLE fixed_weights_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_21_U SOURCE :0 VARIABLE fixed_weights_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_22_U SOURCE :0 VARIABLE fixed_weights_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_23_U SOURCE :0 VARIABLE fixed_weights_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_24_U SOURCE :0 VARIABLE fixed_weights_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_25_U SOURCE :0 VARIABLE fixed_weights_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_26_U SOURCE :0 VARIABLE fixed_weights_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_27_U SOURCE :0 VARIABLE fixed_weights_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_28_U SOURCE :0 VARIABLE fixed_weights_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_29_U SOURCE :0 VARIABLE fixed_weights_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_30_U SOURCE :0 VARIABLE fixed_weights_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_31_U SOURCE :0 VARIABLE fixed_weights_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_32_U SOURCE :0 VARIABLE fixed_weights_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_33_U SOURCE :0 VARIABLE fixed_weights_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_34_U SOURCE :0 VARIABLE fixed_weights_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_35_U SOURCE :0 VARIABLE fixed_weights_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_36_U SOURCE :0 VARIABLE fixed_weights_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_37_U SOURCE :0 VARIABLE fixed_weights_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_38_U SOURCE :0 VARIABLE fixed_weights_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_39_U SOURCE :0 VARIABLE fixed_weights_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_40_U SOURCE :0 VARIABLE fixed_weights_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_41_U SOURCE :0 VARIABLE fixed_weights_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_42_U SOURCE :0 VARIABLE fixed_weights_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_43_U SOURCE :0 VARIABLE fixed_weights_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_44_U SOURCE :0 VARIABLE fixed_weights_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_45_U SOURCE :0 VARIABLE fixed_weights_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_46_U SOURCE :0 VARIABLE fixed_weights_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_47_U SOURCE :0 VARIABLE fixed_weights_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_48_U SOURCE :0 VARIABLE fixed_weights_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_49_U SOURCE :0 VARIABLE fixed_weights_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_50_U SOURCE :0 VARIABLE fixed_weights_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_51_U SOURCE :0 VARIABLE fixed_weights_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_52_U SOURCE :0 VARIABLE fixed_weights_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_53_U SOURCE :0 VARIABLE fixed_weights_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_54_U SOURCE :0 VARIABLE fixed_weights_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_55_U SOURCE :0 VARIABLE fixed_weights_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_56_U SOURCE :0 VARIABLE fixed_weights_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_57_U SOURCE :0 VARIABLE fixed_weights_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_58_U SOURCE :0 VARIABLE fixed_weights_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_59_U SOURCE :0 VARIABLE fixed_weights_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_60_U SOURCE :0 VARIABLE fixed_weights_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_61_U SOURCE :0 VARIABLE fixed_weights_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_62_U SOURCE :0 VARIABLE fixed_weights_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_63_U SOURCE :0 VARIABLE fixed_weights_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_64_U SOURCE :0 VARIABLE fixed_weights_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_65_U SOURCE :0 VARIABLE fixed_weights_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_66_U SOURCE :0 VARIABLE fixed_weights_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_67_U SOURCE :0 VARIABLE fixed_weights_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_68_U SOURCE :0 VARIABLE fixed_weights_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_69_U SOURCE :0 VARIABLE fixed_weights_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_70_U SOURCE :0 VARIABLE fixed_weights_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_71_U SOURCE :0 VARIABLE fixed_weights_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_72_U SOURCE :0 VARIABLE fixed_weights_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_73_U SOURCE :0 VARIABLE fixed_weights_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_74_U SOURCE :0 VARIABLE fixed_weights_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_75_U SOURCE :0 VARIABLE fixed_weights_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_76_U SOURCE :0 VARIABLE fixed_weights_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_77_U SOURCE :0 VARIABLE fixed_weights_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_78_U SOURCE :0 VARIABLE fixed_weights_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_79_U SOURCE :0 VARIABLE fixed_weights_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_80_U SOURCE :0 VARIABLE fixed_weights_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_81_U SOURCE :0 VARIABLE fixed_weights_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_82_U SOURCE :0 VARIABLE fixed_weights_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_83_U SOURCE :0 VARIABLE fixed_weights_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_84_U SOURCE :0 VARIABLE fixed_weights_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_85_U SOURCE :0 VARIABLE fixed_weights_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_86_U SOURCE :0 VARIABLE fixed_weights_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_87_U SOURCE :0 VARIABLE fixed_weights_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_88_U SOURCE :0 VARIABLE fixed_weights_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_89_U SOURCE :0 VARIABLE fixed_weights_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_90_U SOURCE :0 VARIABLE fixed_weights_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_91_U SOURCE :0 VARIABLE fixed_weights_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_92_U SOURCE :0 VARIABLE fixed_weights_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_93_U SOURCE :0 VARIABLE fixed_weights_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_94_U SOURCE :0 VARIABLE fixed_weights_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_95_U SOURCE :0 VARIABLE fixed_weights_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_96_U SOURCE :0 VARIABLE fixed_weights_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_97_U SOURCE :0 VARIABLE fixed_weights_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_98_U SOURCE :0 VARIABLE fixed_weights_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_99_U SOURCE :0 VARIABLE fixed_weights_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_100_U SOURCE :0 VARIABLE fixed_weights_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_101_U SOURCE :0 VARIABLE fixed_weights_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_102_U SOURCE :0 VARIABLE fixed_weights_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_103_U SOURCE :0 VARIABLE fixed_weights_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_104_U SOURCE :0 VARIABLE fixed_weights_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_105_U SOURCE :0 VARIABLE fixed_weights_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_106_U SOURCE :0 VARIABLE fixed_weights_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_107_U SOURCE :0 VARIABLE fixed_weights_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_108_U SOURCE :0 VARIABLE fixed_weights_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_109_U SOURCE :0 VARIABLE fixed_weights_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_110_U SOURCE :0 VARIABLE fixed_weights_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_111_U SOURCE :0 VARIABLE fixed_weights_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_112_U SOURCE :0 VARIABLE fixed_weights_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_113_U SOURCE :0 VARIABLE fixed_weights_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_114_U SOURCE :0 VARIABLE fixed_weights_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_115_U SOURCE :0 VARIABLE fixed_weights_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_116_U SOURCE :0 VARIABLE fixed_weights_116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_117_U SOURCE :0 VARIABLE fixed_weights_117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_118_U SOURCE :0 VARIABLE fixed_weights_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_119_U SOURCE :0 VARIABLE fixed_weights_119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_120_U SOURCE :0 VARIABLE fixed_weights_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_121_U SOURCE :0 VARIABLE fixed_weights_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_122_U SOURCE :0 VARIABLE fixed_weights_122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_123_U SOURCE :0 VARIABLE fixed_weights_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_124_U SOURCE :0 VARIABLE fixed_weights_124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_125_U SOURCE :0 VARIABLE fixed_weights_125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_126_U SOURCE :0 VARIABLE fixed_weights_126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_127_U SOURCE :0 VARIABLE fixed_weights_127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_128_U SOURCE :0 VARIABLE fixed_weights_128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_129_U SOURCE :0 VARIABLE fixed_weights_129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_130_U SOURCE :0 VARIABLE fixed_weights_130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_131_U SOURCE :0 VARIABLE fixed_weights_131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_132_U SOURCE :0 VARIABLE fixed_weights_132 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_133_U SOURCE :0 VARIABLE fixed_weights_133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_134_U SOURCE :0 VARIABLE fixed_weights_134 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_135_U SOURCE :0 VARIABLE fixed_weights_135 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_136_U SOURCE :0 VARIABLE fixed_weights_136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_137_U SOURCE :0 VARIABLE fixed_weights_137 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_138_U SOURCE :0 VARIABLE fixed_weights_138 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_139_U SOURCE :0 VARIABLE fixed_weights_139 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_140_U SOURCE :0 VARIABLE fixed_weights_140 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_141_U SOURCE :0 VARIABLE fixed_weights_141 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_142_U SOURCE :0 VARIABLE fixed_weights_142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_143_U SOURCE :0 VARIABLE fixed_weights_143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_144_U SOURCE :0 VARIABLE fixed_weights_144 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_145_U SOURCE :0 VARIABLE fixed_weights_145 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_146_U SOURCE :0 VARIABLE fixed_weights_146 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_147_U SOURCE :0 VARIABLE fixed_weights_147 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_148_U SOURCE :0 VARIABLE fixed_weights_148 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_149_U SOURCE :0 VARIABLE fixed_weights_149 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_150_U SOURCE :0 VARIABLE fixed_weights_150 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_151_U SOURCE :0 VARIABLE fixed_weights_151 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_152_U SOURCE :0 VARIABLE fixed_weights_152 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_153_U SOURCE :0 VARIABLE fixed_weights_153 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_154_U SOURCE :0 VARIABLE fixed_weights_154 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_155_U SOURCE :0 VARIABLE fixed_weights_155 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_156_U SOURCE :0 VARIABLE fixed_weights_156 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_157_U SOURCE :0 VARIABLE fixed_weights_157 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_158_U SOURCE :0 VARIABLE fixed_weights_158 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_159_U SOURCE :0 VARIABLE fixed_weights_159 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_160_U SOURCE :0 VARIABLE fixed_weights_160 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_161_U SOURCE :0 VARIABLE fixed_weights_161 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_162_U SOURCE :0 VARIABLE fixed_weights_162 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_163_U SOURCE :0 VARIABLE fixed_weights_163 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_164_U SOURCE :0 VARIABLE fixed_weights_164 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_165_U SOURCE :0 VARIABLE fixed_weights_165 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_166_U SOURCE :0 VARIABLE fixed_weights_166 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_167_U SOURCE :0 VARIABLE fixed_weights_167 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_168_U SOURCE :0 VARIABLE fixed_weights_168 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_169_U SOURCE :0 VARIABLE fixed_weights_169 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_170_U SOURCE :0 VARIABLE fixed_weights_170 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_171_U SOURCE :0 VARIABLE fixed_weights_171 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_172_U SOURCE :0 VARIABLE fixed_weights_172 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_173_U SOURCE :0 VARIABLE fixed_weights_173 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_174_U SOURCE :0 VARIABLE fixed_weights_174 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_175_U SOURCE :0 VARIABLE fixed_weights_175 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_176_U SOURCE :0 VARIABLE fixed_weights_176 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_177_U SOURCE :0 VARIABLE fixed_weights_177 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_178_U SOURCE :0 VARIABLE fixed_weights_178 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_179_U SOURCE :0 VARIABLE fixed_weights_179 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_180_U SOURCE :0 VARIABLE fixed_weights_180 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_181_U SOURCE :0 VARIABLE fixed_weights_181 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_182_U SOURCE :0 VARIABLE fixed_weights_182 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_183_U SOURCE :0 VARIABLE fixed_weights_183 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_184_U SOURCE :0 VARIABLE fixed_weights_184 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_185_U SOURCE :0 VARIABLE fixed_weights_185 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_186_U SOURCE :0 VARIABLE fixed_weights_186 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_187_U SOURCE :0 VARIABLE fixed_weights_187 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_188_U SOURCE :0 VARIABLE fixed_weights_188 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_189_U SOURCE :0 VARIABLE fixed_weights_189 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_190_U SOURCE :0 VARIABLE fixed_weights_190 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_191_U SOURCE :0 VARIABLE fixed_weights_191 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_192_U SOURCE :0 VARIABLE fixed_weights_192 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_193_U SOURCE :0 VARIABLE fixed_weights_193 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_194_U SOURCE :0 VARIABLE fixed_weights_194 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_195_U SOURCE :0 VARIABLE fixed_weights_195 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_196_U SOURCE :0 VARIABLE fixed_weights_196 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_197_U SOURCE :0 VARIABLE fixed_weights_197 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_198_U SOURCE :0 VARIABLE fixed_weights_198 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_199_U SOURCE :0 VARIABLE fixed_weights_199 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_200_U SOURCE :0 VARIABLE fixed_weights_200 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_201_U SOURCE :0 VARIABLE fixed_weights_201 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_202_U SOURCE :0 VARIABLE fixed_weights_202 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_203_U SOURCE :0 VARIABLE fixed_weights_203 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_204_U SOURCE :0 VARIABLE fixed_weights_204 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_205_U SOURCE :0 VARIABLE fixed_weights_205 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_206_U SOURCE :0 VARIABLE fixed_weights_206 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_207_U SOURCE :0 VARIABLE fixed_weights_207 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_208_U SOURCE :0 VARIABLE fixed_weights_208 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_209_U SOURCE :0 VARIABLE fixed_weights_209 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_210_U SOURCE :0 VARIABLE fixed_weights_210 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_211_U SOURCE :0 VARIABLE fixed_weights_211 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_212_U SOURCE :0 VARIABLE fixed_weights_212 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_213_U SOURCE :0 VARIABLE fixed_weights_213 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_214_U SOURCE :0 VARIABLE fixed_weights_214 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_215_U SOURCE :0 VARIABLE fixed_weights_215 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_216_U SOURCE :0 VARIABLE fixed_weights_216 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_217_U SOURCE :0 VARIABLE fixed_weights_217 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_218_U SOURCE :0 VARIABLE fixed_weights_218 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_219_U SOURCE :0 VARIABLE fixed_weights_219 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_220_U SOURCE :0 VARIABLE fixed_weights_220 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_221_U SOURCE :0 VARIABLE fixed_weights_221 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_222_U SOURCE :0 VARIABLE fixed_weights_222 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_223_U SOURCE :0 VARIABLE fixed_weights_223 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_224_U SOURCE :0 VARIABLE fixed_weights_224 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_225_U SOURCE :0 VARIABLE fixed_weights_225 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_226_U SOURCE :0 VARIABLE fixed_weights_226 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_227_U SOURCE :0 VARIABLE fixed_weights_227 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_228_U SOURCE :0 VARIABLE fixed_weights_228 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_229_U SOURCE :0 VARIABLE fixed_weights_229 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_230_U SOURCE :0 VARIABLE fixed_weights_230 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_231_U SOURCE :0 VARIABLE fixed_weights_231 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_232_U SOURCE :0 VARIABLE fixed_weights_232 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_233_U SOURCE :0 VARIABLE fixed_weights_233 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_234_U SOURCE :0 VARIABLE fixed_weights_234 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_235_U SOURCE :0 VARIABLE fixed_weights_235 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_236_U SOURCE :0 VARIABLE fixed_weights_236 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_237_U SOURCE :0 VARIABLE fixed_weights_237 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_238_U SOURCE :0 VARIABLE fixed_weights_238 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_239_U SOURCE :0 VARIABLE fixed_weights_239 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_240_U SOURCE :0 VARIABLE fixed_weights_240 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_241_U SOURCE :0 VARIABLE fixed_weights_241 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_242_U SOURCE :0 VARIABLE fixed_weights_242 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_243_U SOURCE :0 VARIABLE fixed_weights_243 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_244_U SOURCE :0 VARIABLE fixed_weights_244 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_245_U SOURCE :0 VARIABLE fixed_weights_245 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_246_U SOURCE :0 VARIABLE fixed_weights_246 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_247_U SOURCE :0 VARIABLE fixed_weights_247 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_248_U SOURCE :0 VARIABLE fixed_weights_248 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_249_U SOURCE :0 VARIABLE fixed_weights_249 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_250_U SOURCE :0 VARIABLE fixed_weights_250 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_251_U SOURCE :0 VARIABLE fixed_weights_251 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_252_U SOURCE :0 VARIABLE fixed_weights_252 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_253_U SOURCE :0 VARIABLE fixed_weights_253 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_254_U SOURCE :0 VARIABLE fixed_weights_254 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_255_U SOURCE :0 VARIABLE fixed_weights_255 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_256_U SOURCE :0 VARIABLE fixed_weights_256 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_257_U SOURCE :0 VARIABLE fixed_weights_257 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_258_U SOURCE :0 VARIABLE fixed_weights_258 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_259_U SOURCE :0 VARIABLE fixed_weights_259 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_260_U SOURCE :0 VARIABLE fixed_weights_260 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_261_U SOURCE :0 VARIABLE fixed_weights_261 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_262_U SOURCE :0 VARIABLE fixed_weights_262 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_263_U SOURCE :0 VARIABLE fixed_weights_263 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_264_U SOURCE :0 VARIABLE fixed_weights_264 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_265_U SOURCE :0 VARIABLE fixed_weights_265 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_266_U SOURCE :0 VARIABLE fixed_weights_266 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_267_U SOURCE :0 VARIABLE fixed_weights_267 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_268_U SOURCE :0 VARIABLE fixed_weights_268 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_269_U SOURCE :0 VARIABLE fixed_weights_269 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_270_U SOURCE :0 VARIABLE fixed_weights_270 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_271_U SOURCE :0 VARIABLE fixed_weights_271 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_272_U SOURCE :0 VARIABLE fixed_weights_272 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_273_U SOURCE :0 VARIABLE fixed_weights_273 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_274_U SOURCE :0 VARIABLE fixed_weights_274 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_275_U SOURCE :0 VARIABLE fixed_weights_275 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_276_U SOURCE :0 VARIABLE fixed_weights_276 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_277_U SOURCE :0 VARIABLE fixed_weights_277 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_278_U SOURCE :0 VARIABLE fixed_weights_278 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_279_U SOURCE :0 VARIABLE fixed_weights_279 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_280_U SOURCE :0 VARIABLE fixed_weights_280 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_281_U SOURCE :0 VARIABLE fixed_weights_281 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_282_U SOURCE :0 VARIABLE fixed_weights_282 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_283_U SOURCE :0 VARIABLE fixed_weights_283 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_284_U SOURCE :0 VARIABLE fixed_weights_284 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_285_U SOURCE :0 VARIABLE fixed_weights_285 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_286_U SOURCE :0 VARIABLE fixed_weights_286 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_287_U SOURCE :0 VARIABLE fixed_weights_287 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_288_U SOURCE :0 VARIABLE fixed_weights_288 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_289_U SOURCE :0 VARIABLE fixed_weights_289 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_290_U SOURCE :0 VARIABLE fixed_weights_290 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_291_U SOURCE :0 VARIABLE fixed_weights_291 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_292_U SOURCE :0 VARIABLE fixed_weights_292 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_293_U SOURCE :0 VARIABLE fixed_weights_293 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_294_U SOURCE :0 VARIABLE fixed_weights_294 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_295_U SOURCE :0 VARIABLE fixed_weights_295 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_296_U SOURCE :0 VARIABLE fixed_weights_296 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_297_U SOURCE :0 VARIABLE fixed_weights_297 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_298_U SOURCE :0 VARIABLE fixed_weights_298 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_299_U SOURCE :0 VARIABLE fixed_weights_299 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_300_U SOURCE :0 VARIABLE fixed_weights_300 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_301_U SOURCE :0 VARIABLE fixed_weights_301 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_302_U SOURCE :0 VARIABLE fixed_weights_302 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_303_U SOURCE :0 VARIABLE fixed_weights_303 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_304_U SOURCE :0 VARIABLE fixed_weights_304 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_305_U SOURCE :0 VARIABLE fixed_weights_305 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_306_U SOURCE :0 VARIABLE fixed_weights_306 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_307_U SOURCE :0 VARIABLE fixed_weights_307 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_308_U SOURCE :0 VARIABLE fixed_weights_308 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_309_U SOURCE :0 VARIABLE fixed_weights_309 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_310_U SOURCE :0 VARIABLE fixed_weights_310 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_311_U SOURCE :0 VARIABLE fixed_weights_311 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_312_U SOURCE :0 VARIABLE fixed_weights_312 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_313_U SOURCE :0 VARIABLE fixed_weights_313 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_314_U SOURCE :0 VARIABLE fixed_weights_314 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_315_U SOURCE :0 VARIABLE fixed_weights_315 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_316_U SOURCE :0 VARIABLE fixed_weights_316 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_317_U SOURCE :0 VARIABLE fixed_weights_317 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_318_U SOURCE :0 VARIABLE fixed_weights_318 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_319_U SOURCE :0 VARIABLE fixed_weights_319 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_320_U SOURCE :0 VARIABLE fixed_weights_320 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_321_U SOURCE :0 VARIABLE fixed_weights_321 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_322_U SOURCE :0 VARIABLE fixed_weights_322 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_323_U SOURCE :0 VARIABLE fixed_weights_323 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_324_U SOURCE :0 VARIABLE fixed_weights_324 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_325_U SOURCE :0 VARIABLE fixed_weights_325 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_326_U SOURCE :0 VARIABLE fixed_weights_326 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_327_U SOURCE :0 VARIABLE fixed_weights_327 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_328_U SOURCE :0 VARIABLE fixed_weights_328 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_329_U SOURCE :0 VARIABLE fixed_weights_329 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_330_U SOURCE :0 VARIABLE fixed_weights_330 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_331_U SOURCE :0 VARIABLE fixed_weights_331 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_332_U SOURCE :0 VARIABLE fixed_weights_332 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_333_U SOURCE :0 VARIABLE fixed_weights_333 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_334_U SOURCE :0 VARIABLE fixed_weights_334 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_335_U SOURCE :0 VARIABLE fixed_weights_335 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_336_U SOURCE :0 VARIABLE fixed_weights_336 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_337_U SOURCE :0 VARIABLE fixed_weights_337 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_338_U SOURCE :0 VARIABLE fixed_weights_338 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_339_U SOURCE :0 VARIABLE fixed_weights_339 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_340_U SOURCE :0 VARIABLE fixed_weights_340 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_341_U SOURCE :0 VARIABLE fixed_weights_341 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_342_U SOURCE :0 VARIABLE fixed_weights_342 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_343_U SOURCE :0 VARIABLE fixed_weights_343 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_344_U SOURCE :0 VARIABLE fixed_weights_344 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_345_U SOURCE :0 VARIABLE fixed_weights_345 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_346_U SOURCE :0 VARIABLE fixed_weights_346 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_347_U SOURCE :0 VARIABLE fixed_weights_347 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_348_U SOURCE :0 VARIABLE fixed_weights_348 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_349_U SOURCE :0 VARIABLE fixed_weights_349 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_350_U SOURCE :0 VARIABLE fixed_weights_350 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_351_U SOURCE :0 VARIABLE fixed_weights_351 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_352_U SOURCE :0 VARIABLE fixed_weights_352 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_353_U SOURCE :0 VARIABLE fixed_weights_353 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_354_U SOURCE :0 VARIABLE fixed_weights_354 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_355_U SOURCE :0 VARIABLE fixed_weights_355 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_356_U SOURCE :0 VARIABLE fixed_weights_356 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_357_U SOURCE :0 VARIABLE fixed_weights_357 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_358_U SOURCE :0 VARIABLE fixed_weights_358 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_359_U SOURCE :0 VARIABLE fixed_weights_359 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_360_U SOURCE :0 VARIABLE fixed_weights_360 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_361_U SOURCE :0 VARIABLE fixed_weights_361 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_362_U SOURCE :0 VARIABLE fixed_weights_362 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_363_U SOURCE :0 VARIABLE fixed_weights_363 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_364_U SOURCE :0 VARIABLE fixed_weights_364 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_365_U SOURCE :0 VARIABLE fixed_weights_365 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_366_U SOURCE :0 VARIABLE fixed_weights_366 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_367_U SOURCE :0 VARIABLE fixed_weights_367 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_368_U SOURCE :0 VARIABLE fixed_weights_368 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_369_U SOURCE :0 VARIABLE fixed_weights_369 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_370_U SOURCE :0 VARIABLE fixed_weights_370 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_371_U SOURCE :0 VARIABLE fixed_weights_371 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_372_U SOURCE :0 VARIABLE fixed_weights_372 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_373_U SOURCE :0 VARIABLE fixed_weights_373 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_374_U SOURCE :0 VARIABLE fixed_weights_374 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_375_U SOURCE :0 VARIABLE fixed_weights_375 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_376_U SOURCE :0 VARIABLE fixed_weights_376 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_377_U SOURCE :0 VARIABLE fixed_weights_377 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_378_U SOURCE :0 VARIABLE fixed_weights_378 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_379_U SOURCE :0 VARIABLE fixed_weights_379 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_380_U SOURCE :0 VARIABLE fixed_weights_380 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_381_U SOURCE :0 VARIABLE fixed_weights_381 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_382_U SOURCE :0 VARIABLE fixed_weights_382 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_383_U SOURCE :0 VARIABLE fixed_weights_383 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_384_U SOURCE :0 VARIABLE fixed_weights_384 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_385_U SOURCE :0 VARIABLE fixed_weights_385 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_386_U SOURCE :0 VARIABLE fixed_weights_386 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_387_U SOURCE :0 VARIABLE fixed_weights_387 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_388_U SOURCE :0 VARIABLE fixed_weights_388 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_389_U SOURCE :0 VARIABLE fixed_weights_389 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_390_U SOURCE :0 VARIABLE fixed_weights_390 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_391_U SOURCE :0 VARIABLE fixed_weights_391 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_392_U SOURCE :0 VARIABLE fixed_weights_392 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_393_U SOURCE :0 VARIABLE fixed_weights_393 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_394_U SOURCE :0 VARIABLE fixed_weights_394 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_395_U SOURCE :0 VARIABLE fixed_weights_395 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_396_U SOURCE :0 VARIABLE fixed_weights_396 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_397_U SOURCE :0 VARIABLE fixed_weights_397 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_398_U SOURCE :0 VARIABLE fixed_weights_398 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_399_U SOURCE :0 VARIABLE fixed_weights_399 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_400_U SOURCE :0 VARIABLE fixed_weights_400 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_401_U SOURCE :0 VARIABLE fixed_weights_401 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_402_U SOURCE :0 VARIABLE fixed_weights_402 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_403_U SOURCE :0 VARIABLE fixed_weights_403 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_404_U SOURCE :0 VARIABLE fixed_weights_404 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_405_U SOURCE :0 VARIABLE fixed_weights_405 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_406_U SOURCE :0 VARIABLE fixed_weights_406 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_407_U SOURCE :0 VARIABLE fixed_weights_407 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_408_U SOURCE :0 VARIABLE fixed_weights_408 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_409_U SOURCE :0 VARIABLE fixed_weights_409 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_410_U SOURCE :0 VARIABLE fixed_weights_410 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_411_U SOURCE :0 VARIABLE fixed_weights_411 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_412_U SOURCE :0 VARIABLE fixed_weights_412 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_413_U SOURCE :0 VARIABLE fixed_weights_413 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_414_U SOURCE :0 VARIABLE fixed_weights_414 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_415_U SOURCE :0 VARIABLE fixed_weights_415 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_416_U SOURCE :0 VARIABLE fixed_weights_416 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_417_U SOURCE :0 VARIABLE fixed_weights_417 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_418_U SOURCE :0 VARIABLE fixed_weights_418 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_419_U SOURCE :0 VARIABLE fixed_weights_419 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_420_U SOURCE :0 VARIABLE fixed_weights_420 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_421_U SOURCE :0 VARIABLE fixed_weights_421 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_422_U SOURCE :0 VARIABLE fixed_weights_422 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_423_U SOURCE :0 VARIABLE fixed_weights_423 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_424_U SOURCE :0 VARIABLE fixed_weights_424 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_425_U SOURCE :0 VARIABLE fixed_weights_425 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_426_U SOURCE :0 VARIABLE fixed_weights_426 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_427_U SOURCE :0 VARIABLE fixed_weights_427 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_428_U SOURCE :0 VARIABLE fixed_weights_428 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_429_U SOURCE :0 VARIABLE fixed_weights_429 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_430_U SOURCE :0 VARIABLE fixed_weights_430 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_431_U SOURCE :0 VARIABLE fixed_weights_431 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_432_U SOURCE :0 VARIABLE fixed_weights_432 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_433_U SOURCE :0 VARIABLE fixed_weights_433 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_434_U SOURCE :0 VARIABLE fixed_weights_434 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_435_U SOURCE :0 VARIABLE fixed_weights_435 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_436_U SOURCE :0 VARIABLE fixed_weights_436 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_437_U SOURCE :0 VARIABLE fixed_weights_437 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_438_U SOURCE :0 VARIABLE fixed_weights_438 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_439_U SOURCE :0 VARIABLE fixed_weights_439 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_440_U SOURCE :0 VARIABLE fixed_weights_440 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_441_U SOURCE :0 VARIABLE fixed_weights_441 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_442_U SOURCE :0 VARIABLE fixed_weights_442 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_443_U SOURCE :0 VARIABLE fixed_weights_443 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_444_U SOURCE :0 VARIABLE fixed_weights_444 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_445_U SOURCE :0 VARIABLE fixed_weights_445 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_446_U SOURCE :0 VARIABLE fixed_weights_446 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_447_U SOURCE :0 VARIABLE fixed_weights_447 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_448_U SOURCE :0 VARIABLE fixed_weights_448 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_449_U SOURCE :0 VARIABLE fixed_weights_449 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_450_U SOURCE :0 VARIABLE fixed_weights_450 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_451_U SOURCE :0 VARIABLE fixed_weights_451 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_452_U SOURCE :0 VARIABLE fixed_weights_452 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_453_U SOURCE :0 VARIABLE fixed_weights_453 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_454_U SOURCE :0 VARIABLE fixed_weights_454 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_455_U SOURCE :0 VARIABLE fixed_weights_455 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_456_U SOURCE :0 VARIABLE fixed_weights_456 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_457_U SOURCE :0 VARIABLE fixed_weights_457 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_458_U SOURCE :0 VARIABLE fixed_weights_458 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_459_U SOURCE :0 VARIABLE fixed_weights_459 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_460_U SOURCE :0 VARIABLE fixed_weights_460 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_461_U SOURCE :0 VARIABLE fixed_weights_461 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_462_U SOURCE :0 VARIABLE fixed_weights_462 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_463_U SOURCE :0 VARIABLE fixed_weights_463 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_464_U SOURCE :0 VARIABLE fixed_weights_464 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_465_U SOURCE :0 VARIABLE fixed_weights_465 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_466_U SOURCE :0 VARIABLE fixed_weights_466 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_467_U SOURCE :0 VARIABLE fixed_weights_467 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_468_U SOURCE :0 VARIABLE fixed_weights_468 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_469_U SOURCE :0 VARIABLE fixed_weights_469 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_470_U SOURCE :0 VARIABLE fixed_weights_470 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_471_U SOURCE :0 VARIABLE fixed_weights_471 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_472_U SOURCE :0 VARIABLE fixed_weights_472 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_473_U SOURCE :0 VARIABLE fixed_weights_473 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_474_U SOURCE :0 VARIABLE fixed_weights_474 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_475_U SOURCE :0 VARIABLE fixed_weights_475 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_476_U SOURCE :0 VARIABLE fixed_weights_476 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_477_U SOURCE :0 VARIABLE fixed_weights_477 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_478_U SOURCE :0 VARIABLE fixed_weights_478 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_479_U SOURCE :0 VARIABLE fixed_weights_479 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_480_U SOURCE :0 VARIABLE fixed_weights_480 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_481_U SOURCE :0 VARIABLE fixed_weights_481 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_482_U SOURCE :0 VARIABLE fixed_weights_482 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_483_U SOURCE :0 VARIABLE fixed_weights_483 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_484_U SOURCE :0 VARIABLE fixed_weights_484 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_485_U SOURCE :0 VARIABLE fixed_weights_485 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_486_U SOURCE :0 VARIABLE fixed_weights_486 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_487_U SOURCE :0 VARIABLE fixed_weights_487 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_488_U SOURCE :0 VARIABLE fixed_weights_488 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_489_U SOURCE :0 VARIABLE fixed_weights_489 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_490_U SOURCE :0 VARIABLE fixed_weights_490 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_491_U SOURCE :0 VARIABLE fixed_weights_491 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_492_U SOURCE :0 VARIABLE fixed_weights_492 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_493_U SOURCE :0 VARIABLE fixed_weights_493 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_494_U SOURCE :0 VARIABLE fixed_weights_494 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_495_U SOURCE :0 VARIABLE fixed_weights_495 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_496_U SOURCE :0 VARIABLE fixed_weights_496 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_497_U SOURCE :0 VARIABLE fixed_weights_497 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_498_U SOURCE :0 VARIABLE fixed_weights_498 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_499_U SOURCE :0 VARIABLE fixed_weights_499 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_500_U SOURCE :0 VARIABLE fixed_weights_500 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_501_U SOURCE :0 VARIABLE fixed_weights_501 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_502_U SOURCE :0 VARIABLE fixed_weights_502 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_503_U SOURCE :0 VARIABLE fixed_weights_503 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_504_U SOURCE :0 VARIABLE fixed_weights_504 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_505_U SOURCE :0 VARIABLE fixed_weights_505 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_506_U SOURCE :0 VARIABLE fixed_weights_506 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_507_U SOURCE :0 VARIABLE fixed_weights_507 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_508_U SOURCE :0 VARIABLE fixed_weights_508 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_509_U SOURCE :0 VARIABLE fixed_weights_509 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_510_U SOURCE :0 VARIABLE fixed_weights_510 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_511_U SOURCE :0 VARIABLE fixed_weights_511 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_512_U SOURCE :0 VARIABLE fixed_weights_512 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_513_U SOURCE :0 VARIABLE fixed_weights_513 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_514_U SOURCE :0 VARIABLE fixed_weights_514 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_515_U SOURCE :0 VARIABLE fixed_weights_515 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_516_U SOURCE :0 VARIABLE fixed_weights_516 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_517_U SOURCE :0 VARIABLE fixed_weights_517 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_518_U SOURCE :0 VARIABLE fixed_weights_518 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_519_U SOURCE :0 VARIABLE fixed_weights_519 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_520_U SOURCE :0 VARIABLE fixed_weights_520 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_521_U SOURCE :0 VARIABLE fixed_weights_521 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_522_U SOURCE :0 VARIABLE fixed_weights_522 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_523_U SOURCE :0 VARIABLE fixed_weights_523 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_524_U SOURCE :0 VARIABLE fixed_weights_524 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_525_U SOURCE :0 VARIABLE fixed_weights_525 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_526_U SOURCE :0 VARIABLE fixed_weights_526 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_527_U SOURCE :0 VARIABLE fixed_weights_527 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_528_U SOURCE :0 VARIABLE fixed_weights_528 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_529_U SOURCE :0 VARIABLE fixed_weights_529 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_530_U SOURCE :0 VARIABLE fixed_weights_530 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_531_U SOURCE :0 VARIABLE fixed_weights_531 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_532_U SOURCE :0 VARIABLE fixed_weights_532 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_533_U SOURCE :0 VARIABLE fixed_weights_533 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_534_U SOURCE :0 VARIABLE fixed_weights_534 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_535_U SOURCE :0 VARIABLE fixed_weights_535 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_536_U SOURCE :0 VARIABLE fixed_weights_536 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_537_U SOURCE :0 VARIABLE fixed_weights_537 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_538_U SOURCE :0 VARIABLE fixed_weights_538 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_539_U SOURCE :0 VARIABLE fixed_weights_539 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_540_U SOURCE :0 VARIABLE fixed_weights_540 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_541_U SOURCE :0 VARIABLE fixed_weights_541 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_542_U SOURCE :0 VARIABLE fixed_weights_542 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_543_U SOURCE :0 VARIABLE fixed_weights_543 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_544_U SOURCE :0 VARIABLE fixed_weights_544 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_545_U SOURCE :0 VARIABLE fixed_weights_545 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_546_U SOURCE :0 VARIABLE fixed_weights_546 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_547_U SOURCE :0 VARIABLE fixed_weights_547 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_548_U SOURCE :0 VARIABLE fixed_weights_548 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_549_U SOURCE :0 VARIABLE fixed_weights_549 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_550_U SOURCE :0 VARIABLE fixed_weights_550 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_551_U SOURCE :0 VARIABLE fixed_weights_551 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_552_U SOURCE :0 VARIABLE fixed_weights_552 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_553_U SOURCE :0 VARIABLE fixed_weights_553 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_554_U SOURCE :0 VARIABLE fixed_weights_554 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_555_U SOURCE :0 VARIABLE fixed_weights_555 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_556_U SOURCE :0 VARIABLE fixed_weights_556 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_557_U SOURCE :0 VARIABLE fixed_weights_557 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_558_U SOURCE :0 VARIABLE fixed_weights_558 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_559_U SOURCE :0 VARIABLE fixed_weights_559 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_560_U SOURCE :0 VARIABLE fixed_weights_560 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_561_U SOURCE :0 VARIABLE fixed_weights_561 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_562_U SOURCE :0 VARIABLE fixed_weights_562 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_563_U SOURCE :0 VARIABLE fixed_weights_563 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_564_U SOURCE :0 VARIABLE fixed_weights_564 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_565_U SOURCE :0 VARIABLE fixed_weights_565 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_566_U SOURCE :0 VARIABLE fixed_weights_566 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_567_U SOURCE :0 VARIABLE fixed_weights_567 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_568_U SOURCE :0 VARIABLE fixed_weights_568 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_569_U SOURCE :0 VARIABLE fixed_weights_569 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_570_U SOURCE :0 VARIABLE fixed_weights_570 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_571_U SOURCE :0 VARIABLE fixed_weights_571 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_572_U SOURCE :0 VARIABLE fixed_weights_572 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_573_U SOURCE :0 VARIABLE fixed_weights_573 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_574_U SOURCE :0 VARIABLE fixed_weights_574 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_575_U SOURCE :0 VARIABLE fixed_weights_575 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_576_U SOURCE :0 VARIABLE fixed_weights_576 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_577_U SOURCE :0 VARIABLE fixed_weights_577 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_578_U SOURCE :0 VARIABLE fixed_weights_578 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_579_U SOURCE :0 VARIABLE fixed_weights_579 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_580_U SOURCE :0 VARIABLE fixed_weights_580 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_581_U SOURCE :0 VARIABLE fixed_weights_581 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_582_U SOURCE :0 VARIABLE fixed_weights_582 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_583_U SOURCE :0 VARIABLE fixed_weights_583 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_584_U SOURCE :0 VARIABLE fixed_weights_584 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_585_U SOURCE :0 VARIABLE fixed_weights_585 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_586_U SOURCE :0 VARIABLE fixed_weights_586 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_587_U SOURCE :0 VARIABLE fixed_weights_587 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_588_U SOURCE :0 VARIABLE fixed_weights_588 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_589_U SOURCE :0 VARIABLE fixed_weights_589 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_590_U SOURCE :0 VARIABLE fixed_weights_590 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_591_U SOURCE :0 VARIABLE fixed_weights_591 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_592_U SOURCE :0 VARIABLE fixed_weights_592 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_593_U SOURCE :0 VARIABLE fixed_weights_593 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_594_U SOURCE :0 VARIABLE fixed_weights_594 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_595_U SOURCE :0 VARIABLE fixed_weights_595 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_596_U SOURCE :0 VARIABLE fixed_weights_596 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_597_U SOURCE :0 VARIABLE fixed_weights_597 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_598_U SOURCE :0 VARIABLE fixed_weights_598 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_599_U SOURCE :0 VARIABLE fixed_weights_599 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_600_U SOURCE :0 VARIABLE fixed_weights_600 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_601_U SOURCE :0 VARIABLE fixed_weights_601 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_602_U SOURCE :0 VARIABLE fixed_weights_602 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_603_U SOURCE :0 VARIABLE fixed_weights_603 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_604_U SOURCE :0 VARIABLE fixed_weights_604 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_605_U SOURCE :0 VARIABLE fixed_weights_605 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_606_U SOURCE :0 VARIABLE fixed_weights_606 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_607_U SOURCE :0 VARIABLE fixed_weights_607 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_608_U SOURCE :0 VARIABLE fixed_weights_608 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_609_U SOURCE :0 VARIABLE fixed_weights_609 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_610_U SOURCE :0 VARIABLE fixed_weights_610 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_611_U SOURCE :0 VARIABLE fixed_weights_611 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_612_U SOURCE :0 VARIABLE fixed_weights_612 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_613_U SOURCE :0 VARIABLE fixed_weights_613 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_614_U SOURCE :0 VARIABLE fixed_weights_614 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_615_U SOURCE :0 VARIABLE fixed_weights_615 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_616_U SOURCE :0 VARIABLE fixed_weights_616 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_617_U SOURCE :0 VARIABLE fixed_weights_617 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_618_U SOURCE :0 VARIABLE fixed_weights_618 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_619_U SOURCE :0 VARIABLE fixed_weights_619 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_620_U SOURCE :0 VARIABLE fixed_weights_620 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_621_U SOURCE :0 VARIABLE fixed_weights_621 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_622_U SOURCE :0 VARIABLE fixed_weights_622 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_623_U SOURCE :0 VARIABLE fixed_weights_623 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_624_U SOURCE :0 VARIABLE fixed_weights_624 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_625_U SOURCE :0 VARIABLE fixed_weights_625 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_626_U SOURCE :0 VARIABLE fixed_weights_626 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_627_U SOURCE :0 VARIABLE fixed_weights_627 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_628_U SOURCE :0 VARIABLE fixed_weights_628 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_629_U SOURCE :0 VARIABLE fixed_weights_629 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_630_U SOURCE :0 VARIABLE fixed_weights_630 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_631_U SOURCE :0 VARIABLE fixed_weights_631 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_632_U SOURCE :0 VARIABLE fixed_weights_632 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_633_U SOURCE :0 VARIABLE fixed_weights_633 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_634_U SOURCE :0 VARIABLE fixed_weights_634 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_635_U SOURCE :0 VARIABLE fixed_weights_635 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_636_U SOURCE :0 VARIABLE fixed_weights_636 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_637_U SOURCE :0 VARIABLE fixed_weights_637 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_638_U SOURCE :0 VARIABLE fixed_weights_638 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_639_U SOURCE :0 VARIABLE fixed_weights_639 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_640_U SOURCE :0 VARIABLE fixed_weights_640 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_641_U SOURCE :0 VARIABLE fixed_weights_641 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_642_U SOURCE :0 VARIABLE fixed_weights_642 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_643_U SOURCE :0 VARIABLE fixed_weights_643 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_644_U SOURCE :0 VARIABLE fixed_weights_644 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_645_U SOURCE :0 VARIABLE fixed_weights_645 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_646_U SOURCE :0 VARIABLE fixed_weights_646 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_647_U SOURCE :0 VARIABLE fixed_weights_647 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_648_U SOURCE :0 VARIABLE fixed_weights_648 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_649_U SOURCE :0 VARIABLE fixed_weights_649 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_650_U SOURCE :0 VARIABLE fixed_weights_650 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_651_U SOURCE :0 VARIABLE fixed_weights_651 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_652_U SOURCE :0 VARIABLE fixed_weights_652 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_653_U SOURCE :0 VARIABLE fixed_weights_653 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_654_U SOURCE :0 VARIABLE fixed_weights_654 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_655_U SOURCE :0 VARIABLE fixed_weights_655 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_656_U SOURCE :0 VARIABLE fixed_weights_656 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_657_U SOURCE :0 VARIABLE fixed_weights_657 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_658_U SOURCE :0 VARIABLE fixed_weights_658 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_659_U SOURCE :0 VARIABLE fixed_weights_659 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_660_U SOURCE :0 VARIABLE fixed_weights_660 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_661_U SOURCE :0 VARIABLE fixed_weights_661 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_662_U SOURCE :0 VARIABLE fixed_weights_662 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_663_U SOURCE :0 VARIABLE fixed_weights_663 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_664_U SOURCE :0 VARIABLE fixed_weights_664 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_665_U SOURCE :0 VARIABLE fixed_weights_665 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_666_U SOURCE :0 VARIABLE fixed_weights_666 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_667_U SOURCE :0 VARIABLE fixed_weights_667 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_668_U SOURCE :0 VARIABLE fixed_weights_668 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_669_U SOURCE :0 VARIABLE fixed_weights_669 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_670_U SOURCE :0 VARIABLE fixed_weights_670 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_671_U SOURCE :0 VARIABLE fixed_weights_671 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_672_U SOURCE :0 VARIABLE fixed_weights_672 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_673_U SOURCE :0 VARIABLE fixed_weights_673 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_674_U SOURCE :0 VARIABLE fixed_weights_674 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_675_U SOURCE :0 VARIABLE fixed_weights_675 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_676_U SOURCE :0 VARIABLE fixed_weights_676 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_677_U SOURCE :0 VARIABLE fixed_weights_677 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_678_U SOURCE :0 VARIABLE fixed_weights_678 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_679_U SOURCE :0 VARIABLE fixed_weights_679 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_680_U SOURCE :0 VARIABLE fixed_weights_680 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_681_U SOURCE :0 VARIABLE fixed_weights_681 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_682_U SOURCE :0 VARIABLE fixed_weights_682 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_683_U SOURCE :0 VARIABLE fixed_weights_683 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_684_U SOURCE :0 VARIABLE fixed_weights_684 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_685_U SOURCE :0 VARIABLE fixed_weights_685 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_686_U SOURCE :0 VARIABLE fixed_weights_686 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_687_U SOURCE :0 VARIABLE fixed_weights_687 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_688_U SOURCE :0 VARIABLE fixed_weights_688 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_689_U SOURCE :0 VARIABLE fixed_weights_689 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_690_U SOURCE :0 VARIABLE fixed_weights_690 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_691_U SOURCE :0 VARIABLE fixed_weights_691 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_692_U SOURCE :0 VARIABLE fixed_weights_692 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_693_U SOURCE :0 VARIABLE fixed_weights_693 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_694_U SOURCE :0 VARIABLE fixed_weights_694 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_695_U SOURCE :0 VARIABLE fixed_weights_695 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_696_U SOURCE :0 VARIABLE fixed_weights_696 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_697_U SOURCE :0 VARIABLE fixed_weights_697 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_698_U SOURCE :0 VARIABLE fixed_weights_698 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_699_U SOURCE :0 VARIABLE fixed_weights_699 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_700_U SOURCE :0 VARIABLE fixed_weights_700 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_701_U SOURCE :0 VARIABLE fixed_weights_701 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_702_U SOURCE :0 VARIABLE fixed_weights_702 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_703_U SOURCE :0 VARIABLE fixed_weights_703 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_704_U SOURCE :0 VARIABLE fixed_weights_704 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_705_U SOURCE :0 VARIABLE fixed_weights_705 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_706_U SOURCE :0 VARIABLE fixed_weights_706 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_707_U SOURCE :0 VARIABLE fixed_weights_707 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_708_U SOURCE :0 VARIABLE fixed_weights_708 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_709_U SOURCE :0 VARIABLE fixed_weights_709 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_710_U SOURCE :0 VARIABLE fixed_weights_710 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_711_U SOURCE :0 VARIABLE fixed_weights_711 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_712_U SOURCE :0 VARIABLE fixed_weights_712 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_713_U SOURCE :0 VARIABLE fixed_weights_713 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_714_U SOURCE :0 VARIABLE fixed_weights_714 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_715_U SOURCE :0 VARIABLE fixed_weights_715 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_716_U SOURCE :0 VARIABLE fixed_weights_716 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_717_U SOURCE :0 VARIABLE fixed_weights_717 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_718_U SOURCE :0 VARIABLE fixed_weights_718 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_719_U SOURCE :0 VARIABLE fixed_weights_719 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_720_U SOURCE :0 VARIABLE fixed_weights_720 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_721_U SOURCE :0 VARIABLE fixed_weights_721 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_722_U SOURCE :0 VARIABLE fixed_weights_722 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_723_U SOURCE :0 VARIABLE fixed_weights_723 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_724_U SOURCE :0 VARIABLE fixed_weights_724 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_725_U SOURCE :0 VARIABLE fixed_weights_725 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_726_U SOURCE :0 VARIABLE fixed_weights_726 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_727_U SOURCE :0 VARIABLE fixed_weights_727 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_728_U SOURCE :0 VARIABLE fixed_weights_728 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_729_U SOURCE :0 VARIABLE fixed_weights_729 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_730_U SOURCE :0 VARIABLE fixed_weights_730 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_731_U SOURCE :0 VARIABLE fixed_weights_731 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_732_U SOURCE :0 VARIABLE fixed_weights_732 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_733_U SOURCE :0 VARIABLE fixed_weights_733 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_734_U SOURCE :0 VARIABLE fixed_weights_734 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_735_U SOURCE :0 VARIABLE fixed_weights_735 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_736_U SOURCE :0 VARIABLE fixed_weights_736 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_737_U SOURCE :0 VARIABLE fixed_weights_737 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_738_U SOURCE :0 VARIABLE fixed_weights_738 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_739_U SOURCE :0 VARIABLE fixed_weights_739 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_740_U SOURCE :0 VARIABLE fixed_weights_740 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_741_U SOURCE :0 VARIABLE fixed_weights_741 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_742_U SOURCE :0 VARIABLE fixed_weights_742 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_743_U SOURCE :0 VARIABLE fixed_weights_743 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_744_U SOURCE :0 VARIABLE fixed_weights_744 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_745_U SOURCE :0 VARIABLE fixed_weights_745 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_746_U SOURCE :0 VARIABLE fixed_weights_746 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_747_U SOURCE :0 VARIABLE fixed_weights_747 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_748_U SOURCE :0 VARIABLE fixed_weights_748 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_749_U SOURCE :0 VARIABLE fixed_weights_749 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_750_U SOURCE :0 VARIABLE fixed_weights_750 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_751_U SOURCE :0 VARIABLE fixed_weights_751 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_752_U SOURCE :0 VARIABLE fixed_weights_752 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_753_U SOURCE :0 VARIABLE fixed_weights_753 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_754_U SOURCE :0 VARIABLE fixed_weights_754 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_755_U SOURCE :0 VARIABLE fixed_weights_755 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_756_U SOURCE :0 VARIABLE fixed_weights_756 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_757_U SOURCE :0 VARIABLE fixed_weights_757 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_758_U SOURCE :0 VARIABLE fixed_weights_758 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_759_U SOURCE :0 VARIABLE fixed_weights_759 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_760_U SOURCE :0 VARIABLE fixed_weights_760 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_761_U SOURCE :0 VARIABLE fixed_weights_761 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_762_U SOURCE :0 VARIABLE fixed_weights_762 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_763_U SOURCE :0 VARIABLE fixed_weights_763 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_764_U SOURCE :0 VARIABLE fixed_weights_764 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_765_U SOURCE :0 VARIABLE fixed_weights_765 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_766_U SOURCE :0 VARIABLE fixed_weights_766 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_767_U SOURCE :0 VARIABLE fixed_weights_767 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_768_U SOURCE :0 VARIABLE fixed_weights_768 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_769_U SOURCE :0 VARIABLE fixed_weights_769 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_770_U SOURCE :0 VARIABLE fixed_weights_770 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_771_U SOURCE :0 VARIABLE fixed_weights_771 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_772_U SOURCE :0 VARIABLE fixed_weights_772 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_773_U SOURCE :0 VARIABLE fixed_weights_773 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_774_U SOURCE :0 VARIABLE fixed_weights_774 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_775_U SOURCE :0 VARIABLE fixed_weights_775 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_776_U SOURCE :0 VARIABLE fixed_weights_776 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_777_U SOURCE :0 VARIABLE fixed_weights_777 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_778_U SOURCE :0 VARIABLE fixed_weights_778 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_779_U SOURCE :0 VARIABLE fixed_weights_779 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_780_U SOURCE :0 VARIABLE fixed_weights_780 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_781_U SOURCE :0 VARIABLE fixed_weights_781 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_782_U SOURCE :0 VARIABLE fixed_weights_782 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME fixed_weights_783_U SOURCE :0 VARIABLE fixed_weights_783 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}}} AREA {DSP 784 BRAM 784 URAM 0}} mnist_inference {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME sum_U SOURCE fcnn.cpp:24 VARIABLE sum LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}}} AREA {DSP 784 BRAM 784 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.1 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 11.46 seconds. CPU system time: 0.1 seconds. Elapsed time: 11.62 seconds; current allocated memory: 3.000 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for mnist_inference.
INFO: [VLOG 209-307] Generating Verilog RTL for mnist_inference.
Execute       syn_report -model mnist_inference -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 188.91 MHz
Command     autosyn done; 190.67 sec.
Command   csynth_design done; 336.77 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 325.67 seconds. CPU system time: 9.15 seconds. Elapsed time: 336.77 seconds; current allocated memory: 1.551 GB.
Execute   export_design -format ip_catalog -rtl verilog -output fcnn_ip 
INFO: [HLS 200-1510] Running: export_design -format ip_catalog -rtl verilog -output fcnn_ip 
Execute     config_export -format=ip_catalog -output=fcnn_ip -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/global.setting.tcl
Execute     source /eda/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /eda/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute     source /eda/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /eda/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_family_info -name artix7 -data parts 
Execute     ap_part_info -name xc7a12ticsg325-1L -data info 
Execute     source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.13 sec.
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=mnist_inference xml_exists=0
Execute     source /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference.rtl_wrap.cfg.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference.rtl_wrap.cfg.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference.rtl_wrap.cfg.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference.tbgen.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference.tbgen.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to mnist_inference
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=17
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=792 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='mnist_inference_mac_muladd_10s_16s_24ns_24_4_1
mnist_inference_mac_muladd_11s_16s_24ns_24_4_1
mnist_inference_mac_muladd_9s_16s_24ns_24_4_1
mnist_inference_mac_muladd_9ns_16s_24ns_24_4_1
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_0_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_1_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_2_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_3_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_4_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_5_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_6_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_7_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_8_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_9_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_10_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_11_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_12_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_13_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_14_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_15_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_16_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_17_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_18_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_19_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_20_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_21_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_22_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_23_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_24_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_25_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_26_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_27_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_28_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_29_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_30_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_31_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_32_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_33_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_34_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_35_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_36_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_37_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_38_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_39_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_40_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_41_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_42_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_43_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_44_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_45_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_46_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_47_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_48_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_49_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_50_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_51_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_52_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_53_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_54_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_55_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_56_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_57_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_58_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_59_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_60_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_61_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_62_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_63_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_64_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_65_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_66_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_67_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_68_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_69_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_70_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_71_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_72_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_73_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_74_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_75_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_76_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_77_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_78_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_79_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_80_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_81_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_82_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_83_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_84_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_85_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_86_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_87_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_88_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_89_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_90_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_91_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_92_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_93_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_94_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_95_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_96_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_97_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_98_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_99_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_100_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_101_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_102_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_103_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_104_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_105_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_106_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_107_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_108_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_109_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_110_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_111_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_112_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_113_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_114_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_115_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_116_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_117_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_118_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_119_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_120_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_121_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_122_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_123_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_124_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_125_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_126_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_127_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_128_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_129_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_130_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_131_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_132_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_133_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_134_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_135_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_136_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_137_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_138_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_139_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_140_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_141_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_142_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_143_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_144_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_145_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_146_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_147_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_148_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_149_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_150_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_151_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_152_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_153_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_154_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_155_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_156_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_157_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_158_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_159_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_160_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_161_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_162_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_163_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_164_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_165_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_166_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_167_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_168_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_169_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_170_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_171_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_172_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_173_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_174_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_175_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_176_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_177_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_178_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_179_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_180_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_181_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_182_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_183_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_184_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_185_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_186_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_187_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_188_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_189_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_190_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_191_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_192_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_193_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_194_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_195_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_196_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_197_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_198_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_199_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_200_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_201_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_202_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_203_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_204_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_205_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_206_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_207_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_208_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_209_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_210_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_211_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_212_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_213_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_214_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_215_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_216_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_217_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_218_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_219_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_220_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_221_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_222_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_223_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_224_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_225_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_226_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_227_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_228_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_229_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_230_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_231_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_232_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_233_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_234_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_235_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_236_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_237_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_238_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_239_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_240_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_241_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_242_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_243_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_244_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_245_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_246_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_247_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_248_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_249_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_250_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_251_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_252_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_253_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_254_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_255_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_256_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_257_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_258_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_259_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_260_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_261_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_262_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_263_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_264_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_265_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_266_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_267_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_268_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_269_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_270_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_271_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_272_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_273_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_274_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_275_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_276_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_277_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_278_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_279_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_280_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_281_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_282_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_283_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_284_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_285_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_286_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_287_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_288_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_289_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_290_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_291_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_292_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_293_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_294_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_295_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_296_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_297_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_298_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_299_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_300_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_301_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_302_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_303_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_304_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_305_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_306_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_307_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_308_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_309_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_310_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_311_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_312_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_313_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_314_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_315_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_316_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_317_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_318_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_319_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_320_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_321_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_322_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_323_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_324_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_325_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_326_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_327_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_328_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_329_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_330_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_331_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_332_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_333_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_334_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_335_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_336_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_337_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_338_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_339_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_340_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_341_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_342_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_343_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_344_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_345_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_346_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_347_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_348_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_349_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_350_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_351_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_352_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_353_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_354_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_355_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_356_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_357_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_358_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_359_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_360_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_361_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_362_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_363_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_364_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_365_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_366_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_367_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_368_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_369_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_370_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_371_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_372_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_373_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_374_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_375_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_376_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_377_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_378_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_379_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_380_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_381_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_382_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_383_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_384_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_385_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_386_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_387_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_388_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_389_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_390_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_391_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_392_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_393_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_394_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_395_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_396_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_397_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_398_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_399_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_400_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_401_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_402_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_403_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_404_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_405_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_406_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_407_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_408_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_409_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_410_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_411_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_412_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_413_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_414_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_415_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_416_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_417_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_418_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_419_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_420_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_421_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_422_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_423_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_424_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_425_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_426_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_427_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_428_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_429_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_430_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_431_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_432_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_433_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_434_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_435_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_436_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_437_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_438_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_439_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_440_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_441_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_442_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_443_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_444_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_445_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_446_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_447_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_448_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_449_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_450_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_451_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_452_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_453_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_454_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_455_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_456_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_457_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_458_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_459_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_460_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_461_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_462_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_463_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_464_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_465_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_466_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_467_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_468_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_469_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_470_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_471_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_472_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_473_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_474_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_475_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_476_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_477_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_478_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_479_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_480_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_481_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_482_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_483_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_484_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_485_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_486_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_487_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_488_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_489_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_490_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_491_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_492_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_493_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_494_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_495_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_496_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_497_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_498_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_499_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_500_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_501_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_502_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_503_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_504_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_505_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_506_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_507_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_508_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_509_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_510_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_511_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_512_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_513_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_514_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_515_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_516_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_517_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_518_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_519_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_520_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_521_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_522_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_523_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_524_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_525_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_526_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_527_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_528_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_529_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_530_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_531_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_532_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_533_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_534_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_535_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_536_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_537_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_538_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_539_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_540_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_541_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_542_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_543_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_544_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_545_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_546_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_547_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_548_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_549_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_550_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_551_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_552_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_553_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_554_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_555_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_556_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_557_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_558_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_559_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_560_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_561_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_562_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_563_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_564_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_565_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_566_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_567_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_568_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_569_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_570_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_571_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_572_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_573_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_574_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_575_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_576_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_577_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_578_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_579_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_580_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_581_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_582_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_583_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_584_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_585_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_586_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_587_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_588_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_589_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_590_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_591_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_592_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_593_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_594_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_595_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_596_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_597_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_598_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_599_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_600_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_601_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_602_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_603_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_604_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_605_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_606_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_607_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_608_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_609_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_610_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_611_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_612_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_613_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_614_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_615_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_616_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_617_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_618_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_619_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_620_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_621_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_622_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_623_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_624_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_625_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_626_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_627_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_628_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_629_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_630_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_631_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_632_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_633_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_634_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_635_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_636_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_637_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_638_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_639_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_640_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_641_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_642_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_643_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_644_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_645_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_646_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_647_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_648_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_649_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_650_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_651_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_652_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_653_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_654_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_655_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_656_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_657_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_658_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_659_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_660_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_661_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_662_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_663_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_664_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_665_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_666_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_667_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_668_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_669_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_670_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_671_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_672_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_673_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_674_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_675_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_676_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_677_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_678_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_679_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_680_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_681_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_682_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_683_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_684_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_685_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_686_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_687_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_688_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_689_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_690_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_691_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_692_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_693_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_694_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_695_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_696_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_697_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_698_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_699_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_700_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_701_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_702_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_703_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_704_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_705_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_706_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_707_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_708_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_709_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_710_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_711_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_712_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_713_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_714_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_715_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_716_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_717_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_718_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_719_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_720_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_721_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_722_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_723_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_724_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_725_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_726_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_727_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_728_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_729_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_730_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_731_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_732_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_733_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_734_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_735_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_736_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_737_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_738_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_739_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_740_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_741_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_742_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_743_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_744_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_745_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_746_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_747_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_748_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_749_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_750_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_751_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_752_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_753_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_754_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_755_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_756_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_757_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_758_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_759_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_760_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_761_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_762_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_763_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_764_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_765_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_766_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_767_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_768_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_769_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_770_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_771_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_772_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_773_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_774_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_775_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_776_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_777_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_778_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_779_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_780_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_781_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_782_RAM_2P_BRAM_1R1W
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_783_RAM_2P_BRAM_1R1W
mnist_inference_flow_control_loop_pipe_sequential_init
mnist_inference_sum_RAM_AUTO_1R1W
mnist_inference_Pipeline_VITIS_LOOP_41_4
mnist_inference
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/top-io-be.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference.tbgen.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference.rtl_wrap.cfg.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference.compgen.dataonly.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference_Pipeline_VITIS_LOOP_41_4.tbgen.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference.tbgen.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute     source /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference.constraint.tcl 
Execute     sc_get_clocks mnist_inference 
Execute     source /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to mnist_inference
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute     source /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference.tbgen.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference.tbgen.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference.tbgen.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference.tbgen.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=mnist_inference
Execute     source /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference.rtl_wrap.cfg.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference.rtl_wrap.cfg.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference.rtl_wrap.cfg.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference.tbgen.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference.tbgen.tcl 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute     source /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference.tbgen.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute     source /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute     source /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference.constraint.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/global.setting.tcl
Execute     source /eda/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /eda/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute     source /eda/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /eda/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_family_info -name artix7 -data parts 
Execute     ap_part_info -name xc7a12ticsg325-1L -data info 
Execute     source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.11 sec.
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.13 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/impl/ip/pack.sh
Execute     send_msg_by_id INFO @200-802@%s fcnn_ip.zip 
INFO: [HLS 200-802] Generated output file fcnn_ip.zip
Command   export_design done; 73.17 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 69.64 seconds. CPU system time: 4.23 seconds. Elapsed time: 73.17 seconds; current allocated memory: 7.512 MB.
Execute   cleanup_all 
Command   cleanup_all done; 1.63 sec.
