// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition"

// DATE "12/14/2015 22:02:29"

// 
// Device: Altera EP2C5F256C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module MIPS_Multiciclo (
	clk,
	reset,
	instruction,
	address,
	saida_alu_teste,
	RS_teste,
	RT_teste,
	RD_teste,
	REg_Write3_5,
	imm,
	A_teste,
	B_teste,
	datA_Write2_teste,
	RDM_out_teste,
	Endereco_MEM_teste,
	Reg_Write3_teste,
	OrigBAlu_teste,
	louD_teste,
	MemparaReg_teste,
	EscreveReg_teste,
	regDST_test,
	EnablePC_teste,
	is_bgez_teste,
	op_alu_test);
input 	clk;
input 	reset;
output 	[31:0] instruction;
output 	[31:0] address;
output 	[31:0] saida_alu_teste;
output 	[4:0] RS_teste;
output 	[4:0] RT_teste;
output 	[4:0] RD_teste;
output 	[4:0] REg_Write3_5;
output 	[15:0] imm;
output 	[31:0] A_teste;
output 	[31:0] B_teste;
output 	[31:0] datA_Write2_teste;
output 	[31:0] RDM_out_teste;
output 	[31:0] Endereco_MEM_teste;
output 	[31:0] Reg_Write3_teste;
output 	[1:0] OrigBAlu_teste;
output 	louD_teste;
output 	MemparaReg_teste;
output 	EscreveReg_teste;
output 	regDST_test;
output 	EnablePC_teste;
output 	is_bgez_teste;
output 	[3:0] op_alu_test;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \ULA|tmp[0]~0_combout ;
wire \ULA|tmp[1]~2_combout ;
wire \ULA|tmp[2]~4_combout ;
wire \ULA|tmp[3]~6_combout ;
wire \ULA|tmp[7]~14_combout ;
wire \ULA|tmp[24]~48_combout ;
wire \ULA|tmp[25]~50_combout ;
wire \ULA|tmp[26]~52_combout ;
wire \ULA|tmp[27]~54_combout ;
wire \ULA|tmp[28]~56_combout ;
wire \ULA|tmp[29]~58_combout ;
wire \ULA|tmp[30]~60_combout ;
wire \ULA|Add1~0_combout ;
wire \ULA|Add1~4_combout ;
wire \ULA|Add1~8_combout ;
wire \ULA|Add1~10_combout ;
wire \ULA|Add1~12_combout ;
wire \ULA|Add1~14_combout ;
wire \ULA|Add1~18_combout ;
wire \ULA|Add1~22_combout ;
wire \ULA|Add1~26_combout ;
wire \ULA|Add1~30_combout ;
wire \ULA|Add1~60_combout ;
wire \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \REG_A|sr_out[0]~0_combout ;
wire \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \REG_A|sr_out[1]~1_combout ;
wire \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \REG_A|sr_out[2]~2_combout ;
wire \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \REG_A|sr_out[3]~3_combout ;
wire \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \REG_A|sr_out[4]~4_combout ;
wire \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \REG_A|sr_out[5]~5_combout ;
wire \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a6~portbdataout ;
wire \REG_A|sr_out[6]~6_combout ;
wire \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a7~portbdataout ;
wire \REG_A|sr_out[7]~7_combout ;
wire \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a9~portbdataout ;
wire \REG_A|sr_out[9]~9_combout ;
wire \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a10~portbdataout ;
wire \REG_A|sr_out[10]~10_combout ;
wire \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a11~portbdataout ;
wire \REG_A|sr_out[11]~11_combout ;
wire \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a12~portbdataout ;
wire \REG_A|sr_out[12]~12_combout ;
wire \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a13~portbdataout ;
wire \REG_A|sr_out[13]~13_combout ;
wire \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a15~portbdataout ;
wire \REG_A|sr_out[15]~15_combout ;
wire \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a16~portbdataout ;
wire \REG_A|sr_out[16]~16_combout ;
wire \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a18~portbdataout ;
wire \REG_A|sr_out[18]~18_combout ;
wire \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a19~portbdataout ;
wire \REG_A|sr_out[19]~19_combout ;
wire \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a20~portbdataout ;
wire \REG_A|sr_out[20]~20_combout ;
wire \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a21~portbdataout ;
wire \REG_A|sr_out[21]~21_combout ;
wire \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a22~portbdataout ;
wire \REG_A|sr_out[22]~22_combout ;
wire \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a23~portbdataout ;
wire \REG_A|sr_out[23]~23_combout ;
wire \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a24~portbdataout ;
wire \REG_A|sr_out[24]~24_combout ;
wire \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a26~portbdataout ;
wire \REG_A|sr_out[26]~26_combout ;
wire \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a28~portbdataout ;
wire \REG_A|sr_out[28]~28_combout ;
wire \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a29~portbdataout ;
wire \REG_A|sr_out[29]~29_combout ;
wire \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a30~portbdataout ;
wire \REG_A|sr_out[30]~30_combout ;
wire \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a31~portbdataout ;
wire \REG_A|sr_out[31]~31_combout ;
wire \MUX_B_extsgn_ALU|m_out[3]~5_combout ;
wire \MUX_B_extsgn_ALU|m_out[4]~7_combout ;
wire \MUX_B_extsgn_ALU|m_out[5]~9_combout ;
wire \MUX_B_extsgn_ALU|m_out[6]~11_combout ;
wire \MUX_B_extsgn_ALU|m_out[7]~13_combout ;
wire \COntroladora_ULA|alu_ctr~5_combout ;
wire \ULA|Mux0~0_combout ;
wire \ULA|Mux0~1_combout ;
wire \ULA|Mux0~2_combout ;
wire \ULA|Mux0~3_combout ;
wire \ULA|ShiftLeft0~20_combout ;
wire \ULA|ShiftLeft0~23_combout ;
wire \ULA|ShiftLeft0~24_combout ;
wire \ULA|ShiftLeft0~25_combout ;
wire \ULA|ShiftLeft0~26_combout ;
wire \ULA|ShiftLeft0~28_combout ;
wire \ULA|ShiftLeft0~29_combout ;
wire \ULA|ShiftLeft0~30_combout ;
wire \ULA|Mux0~5_combout ;
wire \ULA|Mux0~6_combout ;
wire \ULA|Mux0~7_combout ;
wire \ULA|ShiftLeft0~36_combout ;
wire \ULA|ShiftLeft0~39_combout ;
wire \COntroladora_ULA|alu_ctr~28_combout ;
wire \COntroladora_ULA|alu_ctr[1]~29_combout ;
wire \EnablePC~0_combout ;
wire \EnablePC~1_combout ;
wire \ULA|ShiftLeft0~45_combout ;
wire \ULA|ShiftLeft0~46_combout ;
wire \ULA|ShiftLeft0~47_combout ;
wire \ULA|ShiftLeft0~48_combout ;
wire \ULA|ShiftLeft0~49_combout ;
wire \ULA|ShiftLeft0~50_combout ;
wire \ULA|ShiftRight0~11_combout ;
wire \ULA|ShiftRight0~13_combout ;
wire \ULA|ShiftLeft0~52_combout ;
wire \ULA|ShiftRight0~14_combout ;
wire \ULA|ShiftRight0~15_combout ;
wire \ULA|ShiftLeft0~55_combout ;
wire \ULA|ShiftRight0~18_combout ;
wire \ULA|ShiftRight0~19_combout ;
wire \ULA|Mux25~0_combout ;
wire \ULA|ShiftRight0~20_combout ;
wire \ULA|ShiftLeft0~56_combout ;
wire \ULA|ShiftRight0~23_combout ;
wire \ULA|ShiftRight0~24_combout ;
wire \ULA|ShiftRight0~25_combout ;
wire \ULA|ShiftRight0~26_combout ;
wire \ULA|ShiftRight0~27_combout ;
wire \ULA|Mux25~1_combout ;
wire \ULA|Mux25~2_combout ;
wire \ULA|Mux25~3_combout ;
wire \ULA|ShiftLeft0~57_combout ;
wire \ULA|ShiftLeft0~58_combout ;
wire \ULA|ShiftRight0~28_combout ;
wire \ULA|ShiftRight0~35_combout ;
wire \ULA|ShiftRight0~36_combout ;
wire \ULA|ShiftRight0~37_combout ;
wire \ULA|Mux26~0_combout ;
wire \ULA|ShiftRight0~38_combout ;
wire \ULA|ShiftLeft0~60_combout ;
wire \ULA|ShiftRight0~39_combout ;
wire \ULA|ShiftRight0~41_combout ;
wire \ULA|ShiftRight0~44_combout ;
wire \ULA|ShiftRight0~46_combout ;
wire \ULA|Mux26~1_combout ;
wire \ULA|Mux26~2_combout ;
wire \ULA|Mux26~3_combout ;
wire \ULA|ShiftLeft0~61_combout ;
wire \ULA|ShiftLeft0~62_combout ;
wire \ULA|ShiftLeft0~63_combout ;
wire \ULA|ShiftLeft0~64_combout ;
wire \ULA|ShiftLeft0~65_combout ;
wire \ULA|ShiftRight0~47_combout ;
wire \ULA|ShiftRight0~49_combout ;
wire \ULA|ShiftLeft0~67_combout ;
wire \ULA|ShiftRight0~50_combout ;
wire \ULA|ShiftRight0~54_combout ;
wire \ULA|ShiftRight0~55_combout ;
wire \ULA|ShiftRight0~56_combout ;
wire \ULA|Mux27~0_combout ;
wire \ULA|ShiftRight0~57_combout ;
wire \ULA|ShiftLeft0~68_combout ;
wire \ULA|ShiftRight0~58_combout ;
wire \ULA|ShiftRight0~59_combout ;
wire \ULA|ShiftRight0~61_combout ;
wire \ULA|ShiftRight0~65_combout ;
wire \ULA|Mux27~1_combout ;
wire \ULA|Mux27~2_combout ;
wire \ULA|Mux27~3_combout ;
wire \ULA|ShiftLeft0~69_combout ;
wire \ULA|ShiftLeft0~70_combout ;
wire \ULA|ShiftLeft0~71_combout ;
wire \ULA|ShiftLeft0~72_combout ;
wire \ULA|ShiftLeft0~75_combout ;
wire \ULA|Mux6~4_combout ;
wire \ULA|ShiftLeft0~78_combout ;
wire \ULA|ShiftLeft0~79_combout ;
wire \ULA|ShiftLeft0~80_combout ;
wire \ULA|ShiftLeft0~81_combout ;
wire \ULA|ShiftLeft0~82_combout ;
wire \ULA|Mux6~5_combout ;
wire \ULA|Equal0~0_combout ;
wire \ULA|ShiftLeft0~83_combout ;
wire \ULA|ShiftLeft0~84_combout ;
wire \ULA|ShiftRight0~68_combout ;
wire \ULA|ShiftRight0~69_combout ;
wire \ULA|ShiftRight0~75_combout ;
wire \ULA|ShiftRight0~76_combout ;
wire \ULA|ShiftRight0~77_combout ;
wire \ULA|Mux24~7_combout ;
wire \ULA|ShiftRight0~78_combout ;
wire \ULA|ShiftRight0~81_combout ;
wire \ULA|ShiftRight0~85_combout ;
wire \ULA|ShiftRight0~86_combout ;
wire \ULA|Mux24~8_combout ;
wire \ULA|Mux24~9_combout ;
wire \ULA|Mux24~10_combout ;
wire \ULA|Mux24~11_combout ;
wire \ULA|Mux24~12_combout ;
wire \ULA|Mux24~13_combout ;
wire \ULA|Mux31~2_combout ;
wire \ULA|Mux0~16_combout ;
wire \ULA|ShiftRight0~90_combout ;
wire \ULA|Mux0~17_combout ;
wire \ULA|Mux0~18_combout ;
wire \ULA|Mux31~4_combout ;
wire \ULA|Equal0~1_combout ;
wire \ULA|ShiftLeft0~85_combout ;
wire \ULA|ShiftLeft0~87_combout ;
wire \ULA|ShiftLeft0~89_combout ;
wire \ULA|ShiftLeft0~90_combout ;
wire \ULA|ShiftLeft0~91_combout ;
wire \ULA|ShiftLeft0~92_combout ;
wire \ULA|ShiftLeft0~93_combout ;
wire \ULA|ShiftLeft0~96_combout ;
wire \ULA|Mux7~3_combout ;
wire \ULA|ShiftLeft0~98_combout ;
wire \ULA|ShiftLeft0~99_combout ;
wire \ULA|ShiftLeft0~100_combout ;
wire \ULA|ShiftLeft0~101_combout ;
wire \ULA|Mux7~4_combout ;
wire \ULA|ShiftLeft0~102_combout ;
wire \ULA|ShiftLeft0~103_combout ;
wire \ULA|ShiftLeft0~104_combout ;
wire \ULA|ShiftLeft0~105_combout ;
wire \ULA|ShiftLeft0~106_combout ;
wire \ULA|ShiftLeft0~107_combout ;
wire \ULA|ShiftLeft0~108_combout ;
wire \ULA|ShiftLeft0~109_combout ;
wire \ULA|Mux5~3_combout ;
wire \ULA|ShiftLeft0~112_combout ;
wire \ULA|ShiftLeft0~113_combout ;
wire \ULA|ShiftLeft0~114_combout ;
wire \ULA|ShiftLeft0~115_combout ;
wire \ULA|Mux5~4_combout ;
wire \ULA|a32~74_combout ;
wire \ULA|Mux29~2_combout ;
wire \ULA|Mux29~3_combout ;
wire \ULA|Mux29~4_combout ;
wire \ULA|a32~75_combout ;
wire \ULA|Mux29~5_combout ;
wire \ULA|ShiftRight0~96_combout ;
wire \ULA|ShiftRight0~97_combout ;
wire \ULA|ShiftRight0~98_combout ;
wire \ULA|Mux29~6_combout ;
wire \ULA|Mux29~8_combout ;
wire \ULA|Mux29~9_combout ;
wire \ULA|Mux1~3_combout ;
wire \ULA|ShiftLeft0~116_combout ;
wire \ULA|ShiftLeft0~117_combout ;
wire \ULA|ShiftLeft0~118_combout ;
wire \ULA|ShiftLeft0~119_combout ;
wire \ULA|ShiftLeft0~120_combout ;
wire \ULA|Mux30~0_combout ;
wire \ULA|Mux30~1_combout ;
wire \ULA|Mux30~2_combout ;
wire \ULA|Mux30~3_combout ;
wire \ULA|Mux30~4_combout ;
wire \ULA|ShiftRight0~100_combout ;
wire \ULA|ShiftLeft0~123_combout ;
wire \ULA|Mux13~4_combout ;
wire \ULA|Mux11~3_combout ;
wire \ULA|ShiftLeft0~124_combout ;
wire \ULA|Mux11~4_combout ;
wire \ULA|Mux11~5_combout ;
wire \ULA|Mux12~5_combout ;
wire \ULA|ShiftLeft0~126_combout ;
wire \ULA|Mux12~6_combout ;
wire \ULA|ShiftRight0~103_combout ;
wire \ULA|Equal0~3_combout ;
wire \ULA|Mux9~3_combout ;
wire \ULA|Mux9~4_combout ;
wire \ULA|Mux9~5_combout ;
wire \ULA|Mux10~5_combout ;
wire \ULA|Mux10~6_combout ;
wire \ULA|ShiftRight0~106_combout ;
wire \ULA|Mux28~2_combout ;
wire \ULA|Mux28~3_combout ;
wire \ULA|Mux3~1_combout ;
wire \ULA|ShiftLeft0~128_combout ;
wire \ULA|ShiftLeft0~129_combout ;
wire \ULA|ShiftLeft0~130_combout ;
wire \ULA|ShiftLeft0~131_combout ;
wire \ULA|Equal0~5_combout ;
wire \ULA|Equal0~7_combout ;
wire \ULA|Mux13~6_combout ;
wire \ULA|Mux13~7_combout ;
wire \ULA|Mux13~8_combout ;
wire \ULA|Mux14~7_combout ;
wire \ULA|Mux14~8_combout ;
wire \ULA|Mux15~3_combout ;
wire \ULA|Mux15~4_combout ;
wire \ULA|Mux15~5_combout ;
wire \ULA|ShiftRight0~109_combout ;
wire \ULA|Mux8~5_combout ;
wire \ULA|Mux8~6_combout ;
wire \MUX_de_4_Entradas|m_out[2]~2_combout ;
wire \MUX_de_4_Entradas|m_out[3]~4_combout ;
wire \MUX_de_4_Entradas|m_out[4]~6_combout ;
wire \MUX_de_4_Entradas|m_out[5]~8_combout ;
wire \MUX_de_4_Entradas|m_out[6]~10_combout ;
wire \MUX_de_4_Entradas|m_out[7]~12_combout ;
wire \MUX_de_4_Entradas|m_out[8]~14_combout ;
wire \MUX_de_4_Entradas|m_out[9]~16_combout ;
wire \MUX_de_4_Entradas|m_out[10]~18_combout ;
wire \MUX_de_4_Entradas|m_out[11]~20_combout ;
wire \MUX_de_4_Entradas|m_out[12]~22_combout ;
wire \MUX_de_4_Entradas|m_out[13]~24_combout ;
wire \MUX_de_4_Entradas|m_out[14]~26_combout ;
wire \MUX_de_4_Entradas|m_out[15]~28_combout ;
wire \MUX_de_4_Entradas|m_out[16]~30_combout ;
wire \MUX_de_4_Entradas|m_out[17]~32_combout ;
wire \MUX_de_4_Entradas|m_out[18]~34_combout ;
wire \MUX_de_4_Entradas|m_out[19]~36_combout ;
wire \MUX_de_4_Entradas|m_out[20]~38_combout ;
wire \MUX_de_4_Entradas|m_out[21]~40_combout ;
wire \MUX_de_4_Entradas|m_out[22]~42_combout ;
wire \MUX_de_4_Entradas|m_out[23]~44_combout ;
wire \MUX_de_4_Entradas|m_out[24]~46_combout ;
wire \MUX_de_4_Entradas|m_out[25]~48_combout ;
wire \MUX_de_4_Entradas|m_out[26]~50_combout ;
wire \MUX_de_4_Entradas|m_out[27]~52_combout ;
wire \MUX_de_4_Entradas|m_out[28]~54_combout ;
wire \MUX_de_4_Entradas|m_out[29]~56_combout ;
wire \MUX_de_4_Entradas|m_out[30]~58_combout ;
wire \MUX_de_4_Entradas|m_out[31]~60_combout ;
wire \Banco_de_Registradores|breg32~39_regout ;
wire \Banco_de_Registradores|Equal0~0_combout ;
wire \Banco_de_Registradores|breg32~104_combout ;
wire \Banco_de_Registradores|breg32~40_regout ;
wire \Banco_de_Registradores|breg32~41_regout ;
wire \Banco_de_Registradores|breg32~42_regout ;
wire \Banco_de_Registradores|breg32~43_regout ;
wire \Banco_de_Registradores|breg32~44_regout ;
wire \Banco_de_Registradores|breg32~45_regout ;
wire \Banco_de_Registradores|breg32~46_regout ;
wire \Banco_de_Registradores|breg32~47_regout ;
wire \Banco_de_Registradores|breg32~48_regout ;
wire \Banco_de_Registradores|breg32~49_regout ;
wire \Banco_de_Registradores|breg32~50_regout ;
wire \Banco_de_Registradores|breg32~51_regout ;
wire \Banco_de_Registradores|breg32~52_regout ;
wire \Banco_de_Registradores|breg32~53_regout ;
wire \Banco_de_Registradores|breg32~54_regout ;
wire \Banco_de_Registradores|breg32~55_regout ;
wire \Banco_de_Registradores|breg32~56_regout ;
wire \Banco_de_Registradores|breg32~57_regout ;
wire \Banco_de_Registradores|breg32~58_regout ;
wire \Banco_de_Registradores|breg32~59_regout ;
wire \Banco_de_Registradores|breg32~60_regout ;
wire \Banco_de_Registradores|breg32~61_regout ;
wire \Banco_de_Registradores|breg32~62_regout ;
wire \Banco_de_Registradores|breg32~63_regout ;
wire \Banco_de_Registradores|breg32~64_regout ;
wire \Banco_de_Registradores|breg32~65_regout ;
wire \Banco_de_Registradores|breg32~66_regout ;
wire \Banco_de_Registradores|breg32~67_regout ;
wire \Banco_de_Registradores|breg32~68_regout ;
wire \Banco_de_Registradores|breg32~69_regout ;
wire \Banco_de_Registradores|breg32~70_regout ;
wire \Banco_de_Registradores|Equal1~0_combout ;
wire \Banco_de_Registradores|breg32~108_combout ;
wire \Controladora|Selector1~1_combout ;
wire \Banco_de_Registradores|breg32~112_combout ;
wire \Banco_de_Registradores|breg32~113_combout ;
wire \COntroladora_ULA|alu_ctr~32_combout ;
wire \ULA|ShiftLeft0~132_combout ;
wire \ULA|a32~83_combout ;
wire \ULA|a32~85_combout ;
wire \ULA|ShiftLeft0~134_combout ;
wire \ULA|ShiftLeft0~135_combout ;
wire \ULA|ShiftLeft0~136_combout ;
wire \ULA|a32~87_combout ;
wire \ULA|a32~88_combout ;
wire \ULA|Mux12~11_combout ;
wire \ULA|a32~89_combout ;
wire \ULA|a32~90_combout ;
wire \ULA|ShiftLeft0~137_combout ;
wire \ULA|Mux10~11_combout ;
wire \ULA|a32~92_combout ;
wire \ULA|a32~93_combout ;
wire \ULA|a32~94_combout ;
wire \ULA|a32~95_combout ;
wire \ULA|a32~96_combout ;
wire \ULA|a32~97_combout ;
wire \ULA|a32~98_combout ;
wire \ULA|a32~99_combout ;
wire \ULA|a32~100_combout ;
wire \ULA|a32~101_combout ;
wire \ULA|a32~102_combout ;
wire \ULA|a32~103_combout ;
wire \ULA|a32~104_combout ;
wire \ULA|a32~105_combout ;
wire \ULA|a32~106_combout ;
wire \ULA|a32~107_combout ;
wire \ULA|a32~108_combout ;
wire \ULA|a32~109_combout ;
wire \ULA|a32~110_combout ;
wire \ULA|a32~111_combout ;
wire \ULA|Mux14~13_combout ;
wire \ULA|Mux14~14_combout ;
wire \ULA|a32~112_combout ;
wire \ULA|a32~113_combout ;
wire \ULA|Mux8~11_combout ;
wire \ULA|ShiftLeft0~18_combout ;
wire \ULA|ShiftLeft0~19_combout ;
wire \clk~combout ;
wire \Controladora|pstate.fetch_st~_wirecell_combout ;
wire \MUX_de_4_Entradas|m_out[8]~15_combout ;
wire \reset~combout ;
wire \ULA|Mux24~1_combout ;
wire \MUX_de_4_Entradas|m_out[9]~17_combout ;
wire \Controladora|Mux5~0_combout ;
wire \Controladora|nstate.imm_st1~2_combout ;
wire \Controladora|pstate.imm_st1~regout ;
wire \Controladora|WideOr1~0_combout ;
wire \MUX_A_ALU|m_out[9]~9_combout ;
wire \ULA|Mux24~6_combout ;
wire \Controladora|pstate.decode_st~0_combout ;
wire \Controladora|pstate.decode_st~regout ;
wire \Controladora|Selector1~0_combout ;
wire \Controladora|nstate.c_mem_add_st~0_combout ;
wire \Controladora|pstate.c_mem_add_st~regout ;
wire \Controladora|WideNor0~0_combout ;
wire \Controladora|nstate.jump_ex_st~0_combout ;
wire \Controladora|Mux6~0_combout ;
wire \Controladora|nstate.readmem_st~0_combout ;
wire \Controladora|pstate.readmem_st~regout ;
wire \Controladora|pstate.ldreg_st~regout ;
wire \MUX2_RI_BR|m_out[7]~7_combout ;
wire \MUX_de_4_Entradas|m_out[16]~31_combout ;
wire \MUX_A_ALU|m_out[16]~16_combout ;
wire \ULA|tmp[9]~19 ;
wire \ULA|tmp[10]~20_combout ;
wire \ULA|Mux21~2_combout ;
wire \ULA|Mux13~3_combout ;
wire \MUX2_RI_BR|m_out[10]~10_combout ;
wire \MUX_de_4_Entradas|m_out[17]~33_combout ;
wire \MUX_A_ALU|m_out[17]~17_combout ;
wire \ULA|tmp[16]~33 ;
wire \ULA|tmp[17]~34_combout ;
wire \ULA|Mux14~6_combout ;
wire \MUX2_RI_BR|m_out[6]~6_combout ;
wire \MUX_de_4_Entradas|m_out[18]~35_combout ;
wire \MUX_A_ALU|m_out[18]~18_combout ;
wire \ULA|tmp[17]~35 ;
wire \ULA|tmp[18]~36_combout ;
wire \ULA|Mux13~5_combout ;
wire \ULA|Add1~35 ;
wire \ULA|Add1~36_combout ;
wire \ULA|Mux13~2_combout ;
wire \ULA|Mux13~9_combout ;
wire \ULA|Mux13~10_combout ;
wire \ULA|Mux13~11_combout ;
wire \ULA|Mux13~12_combout ;
wire \ULA|Mux13~13_combout ;
wire \MUX2_RI_BR|m_out[18]~18_combout ;
wire \MUX_de_4_Entradas|m_out[19]~37_combout ;
wire \MUX_A_ALU|m_out[19]~19_combout ;
wire \ULA|tmp[18]~37 ;
wire \ULA|tmp[19]~38_combout ;
wire \ULA|Mux12~4_combout ;
wire \ULA|Add1~37 ;
wire \ULA|Add1~38_combout ;
wire \ULA|Mux12~7_combout ;
wire \ULA|Mux12~8_combout ;
wire \ULA|Mux12~9_combout ;
wire \ULA|Mux12~10_combout ;
wire \ULA|Mux12~12_combout ;
wire \MUX2_RI_BR|m_out[19]~19_combout ;
wire \MUX_de_4_Entradas|m_out[20]~39_combout ;
wire \MUX_A_ALU|m_out[20]~20_combout ;
wire \ULA|tmp[19]~39 ;
wire \ULA|tmp[20]~40_combout ;
wire \ULA|Mux11~2_combout ;
wire \ULA|Add1~39 ;
wire \ULA|Add1~40_combout ;
wire \ULA|Mux11~6_combout ;
wire \ULA|Mux11~7_combout ;
wire \ULA|Mux11~8_combout ;
wire \ULA|Mux11~9_combout ;
wire \ULA|Mux11~10_combout ;
wire \MUX2_RI_BR|m_out[20]~20_combout ;
wire \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a20~portbdataout ;
wire \Controladora|WideNor0~1_combout ;
wire \Controladora|Mux0~0_combout ;
wire \Controladora|Selector1~2_combout ;
wire \Controladora|Selector1~3_combout ;
wire \Controladora|pstate.fetch_st~regout ;
wire \Banco_de_Registradores|breg32~38_regout ;
wire \REG_B|sr_out[20]~20_combout ;
wire \Banco_de_Registradores|Equal1~1_combout ;
wire \Banco_de_Registradores|breg32~109_combout ;
wire \Banco_de_Registradores|breg32~110_combout ;
wire \Banco_de_Registradores|breg32~111_combout ;
wire \MUX_de_4_Entradas|m_out[2]~3_combout ;
wire \Controladora|nstate.writemem_st~0_combout ;
wire \Controladora|pstate.writemem_st~regout ;
wire \MUX_PC_MEM|m_out[2]~2_combout ;
wire \MUX_A_ALU|m_out[3]~3_combout ;
wire \MUX2_RI_BR|m_out[3]~3_combout ;
wire \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a3~portbdataout ;
wire \REG_B|sr_out[3]~3_combout ;
wire \MUX_B_extsgn_ALU|m_out[3]~6_combout ;
wire \ULA|Mux28~0_combout ;
wire \ULA|a32~91_combout ;
wire \ULA|Mux29~0_combout ;
wire \ULA|Mux29~7_combout ;
wire \ULA|Mux28~1_combout ;
wire \ULA|Mux29~1_combout ;
wire \MUX_A_ALU|m_out[2]~2_combout ;
wire \MUX_de_4_Entradas|m_out[21]~41_combout ;
wire \MUX_A_ALU|m_out[21]~21_combout ;
wire \ULA|tmp[20]~41 ;
wire \ULA|tmp[21]~42_combout ;
wire \ULA|Mux10~4_combout ;
wire \ULA|Add1~41 ;
wire \ULA|Add1~42_combout ;
wire \ULA|Mux10~7_combout ;
wire \ULA|Mux10~8_combout ;
wire \ULA|Mux10~9_combout ;
wire \ULA|Mux10~10_combout ;
wire \ULA|Mux10~12_combout ;
wire \MUX2_RI_BR|m_out[21]~21_combout ;
wire \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a21~portbdataout ;
wire \REG_B|sr_out[21]~21_combout ;
wire \MUX2_RI_BR|m_out[4]~4_combout ;
wire \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a4~portbdataout ;
wire \REG_B|sr_out[4]~4_combout ;
wire \MUX_B_extsgn_ALU|m_out[4]~8_combout ;
wire \ULA|a32~81_combout ;
wire \ULA|Mux24~2_combout ;
wire \MUX_A_ALU|m_out[4]~4_combout ;
wire \MUX_de_4_Entradas|m_out[0]~0_combout ;
wire \MUX_A_ALU|m_out[0]~0_combout ;
wire \ULA|tmp[0]~1 ;
wire \ULA|tmp[1]~3 ;
wire \ULA|tmp[2]~5 ;
wire \ULA|tmp[3]~7 ;
wire \ULA|tmp[4]~8_combout ;
wire \ULA|Mux27~4_combout ;
wire \ULA|Mux24~4_combout ;
wire \ULA|Mux24~5_combout ;
wire \ULA|Mux27~5_combout ;
wire \ULA|Mux27~6_combout ;
wire \ULA|a32~82_combout ;
wire \ULA|Mux27~7_combout ;
wire \MUX_de_4_Entradas|m_out[4]~7_combout ;
wire \MUX_PC_MEM|m_out[4]~4_combout ;
wire \MUX_PC_MEM|m_out[5]~5_combout ;
wire \MUX_PC_MEM|m_out[6]~6_combout ;
wire \MUX_PC_MEM|m_out[7]~7_combout ;
wire \MUX_PC_MEM|m_out[8]~8_combout ;
wire \MUX_PC_MEM|m_out[9]~9_combout ;
wire \MUX_de_4_Entradas|m_out[22]~43_combout ;
wire \MUX_A_ALU|m_out[22]~22_combout ;
wire \ULA|tmp[21]~43 ;
wire \ULA|tmp[22]~44_combout ;
wire \ULA|Mux9~2_combout ;
wire \ULA|Add1~43 ;
wire \ULA|Add1~44_combout ;
wire \ULA|Mux9~6_combout ;
wire \ULA|Mux9~7_combout ;
wire \ULA|Mux9~8_combout ;
wire \ULA|Mux9~9_combout ;
wire \ULA|Mux9~10_combout ;
wire \MUX2_RI_BR|m_out[22]~22_combout ;
wire \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a22~portbdataout ;
wire \REG_B|sr_out[22]~22_combout ;
wire \MUX_de_4_Entradas|m_out[23]~45_combout ;
wire \MUX_A_ALU|m_out[23]~23_combout ;
wire \ULA|tmp[22]~45 ;
wire \ULA|tmp[23]~46_combout ;
wire \ULA|Mux8~4_combout ;
wire \ULA|Add1~45 ;
wire \ULA|Add1~46_combout ;
wire \ULA|Mux8~7_combout ;
wire \ULA|Mux8~8_combout ;
wire \ULA|Mux8~9_combout ;
wire \ULA|Mux8~10_combout ;
wire \ULA|Mux8~12_combout ;
wire \MUX2_RI_BR|m_out[23]~23_combout ;
wire \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a23~portbdataout ;
wire \REG_B|sr_out[23]~23_combout ;
wire \MUX_de_4_Entradas|m_out[24]~47_combout ;
wire \MUX_A_ALU|m_out[24]~24_combout ;
wire \ULA|Add1~47 ;
wire \ULA|Add1~48_combout ;
wire \ULA|Mux7~0_combout ;
wire \ULA|Mux7~1_combout ;
wire \ULA|Mux6~2_combout ;
wire \ULA|Mux7~2_combout ;
wire \ULA|Mux7~5_combout ;
wire \MUX2_RI_BR|m_out[15]~15_combout ;
wire \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a15~portbdataout ;
wire \REG_B|sr_out[15]~15_combout ;
wire \MUX_B_extsgn_ALU|m_out[24]~40_combout ;
wire \ULA|Mux7~6_combout ;
wire \ULA|Mux7~7_combout ;
wire \MUX2_RI_BR|m_out[24]~24_combout ;
wire \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a24~portbdataout ;
wire \REG_B|sr_out[24]~24_combout ;
wire \MUX_de_4_Entradas|m_out[25]~49_combout ;
wire \MUX_A_ALU|m_out[25]~25_combout ;
wire \ULA|Add1~49 ;
wire \ULA|Add1~50_combout ;
wire \ULA|Mux6~0_combout ;
wire \ULA|Mux6~1_combout ;
wire \ULA|Mux6~3_combout ;
wire \ULA|Mux6~6_combout ;
wire \MUX_B_extsgn_ALU|m_out[25]~41_combout ;
wire \ULA|Mux6~7_combout ;
wire \ULA|Mux6~8_combout ;
wire \MUX2_RI_BR|m_out[25]~25_combout ;
wire \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a25~portbdataout ;
wire \REG_B|sr_out[25]~25_combout ;
wire \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a17~portbdataout ;
wire \REG_A|sr_out[17]~17_combout ;
wire \Banco_de_Registradores|Equal0~1_combout ;
wire \Banco_de_Registradores|breg32~105_combout ;
wire \Banco_de_Registradores|breg32~106_combout ;
wire \Banco_de_Registradores|breg32~107_combout ;
wire \ULA|ShiftLeft0~59_combout ;
wire \ULA|ShiftRight0~10_combout ;
wire \ULA|ShiftRight0~29_combout ;
wire \ULA|ShiftRight0~101_combout ;
wire \ULA|ShiftRight0~102_combout ;
wire \ULA|Mux30~5_combout ;
wire \ULA|Add1~1 ;
wire \ULA|Add1~2_combout ;
wire \ULA|Mux1~5_combout ;
wire \ULA|Mux30~6_combout ;
wire \ULA|Mux30~7_combout ;
wire \MUX2_RI_BR|m_out[1]~1_combout ;
wire \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a1~portbdataout ;
wire \REG_B|sr_out[1]~1_combout ;
wire \MUX_B_extsgn_ALU|m_out[1]~3_combout ;
wire \ULA|a32~86_combout ;
wire \ULA|Mux30~8_combout ;
wire \ULA|Mux30~9_combout ;
wire \ULA|Mux30~10_combout ;
wire \ULA|Mux30~11_combout ;
wire \MUX_de_4_Entradas|m_out[1]~1_combout ;
wire \MUX_A_ALU|m_out[1]~1_combout ;
wire \ULA|Add1~3 ;
wire \ULA|Add1~5 ;
wire \ULA|Add1~6_combout ;
wire \ULA|ShiftRight0~70_combout ;
wire \ULA|ShiftRight0~8_combout ;
wire \ULA|ShiftRight0~71_combout ;
wire \ULA|ShiftRight0~104_combout ;
wire \ULA|ShiftRight0~105_combout ;
wire \ULA|Mux28~4_combout ;
wire \ULA|Mux28~5_combout ;
wire \ULA|Mux28~6_combout ;
wire \ULA|Mux28~7_combout ;
wire \ULA|Mux28~8_combout ;
wire \MUX_de_4_Entradas|m_out[3]~5_combout ;
wire \MUX_PC_MEM|m_out[3]~3_combout ;
wire \Controladora|pstate.writereg_st~regout ;
wire \MUX1_RI_BR|m_out[4]~4_combout ;
wire \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a19~portbdataout ;
wire \REG_B|sr_out[19]~19_combout ;
wire \MUX1_RI_BR|m_out[3]~3_combout ;
wire \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a18~portbdataout ;
wire \REG_B|sr_out[18]~18_combout ;
wire \MUX1_RI_BR|m_out[2]~2_combout ;
wire \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a6~portbdataout ;
wire \REG_B|sr_out[6]~6_combout ;
wire \MUX_B_extsgn_ALU|m_out[6]~12_combout ;
wire \ULA|a32~77_combout ;
wire \MUX_A_ALU|m_out[5]~5_combout ;
wire \ULA|tmp[4]~9 ;
wire \ULA|tmp[5]~11 ;
wire \ULA|tmp[6]~12_combout ;
wire \ULA|Mux25~4_combout ;
wire \ULA|Mux25~5_combout ;
wire \ULA|Mux25~6_combout ;
wire \ULA|a32~78_combout ;
wire \ULA|Mux25~7_combout ;
wire \MUX_de_4_Entradas|m_out[6]~11_combout ;
wire \MUX_A_ALU|m_out[6]~6_combout ;
wire \ULA|Add1~7 ;
wire \ULA|Add1~9 ;
wire \ULA|Add1~11 ;
wire \ULA|Add1~13 ;
wire \ULA|Add1~15 ;
wire \ULA|Add1~17 ;
wire \ULA|Add1~19 ;
wire \ULA|Add1~21 ;
wire \ULA|Add1~23 ;
wire \ULA|Add1~25 ;
wire \ULA|Add1~27 ;
wire \ULA|Add1~29 ;
wire \ULA|Add1~31 ;
wire \ULA|Add1~33 ;
wire \ULA|Add1~34_combout ;
wire \ULA|Mux14~9_combout ;
wire \ULA|Mux14~10_combout ;
wire \ULA|Mux14~11_combout ;
wire \ULA|Mux14~12_combout ;
wire \ULA|Mux14~15_combout ;
wire \MUX2_RI_BR|m_out[17]~17_combout ;
wire \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a17~portbdataout ;
wire \REG_B|sr_out[17]~17_combout ;
wire \MUX1_RI_BR|m_out[1]~1_combout ;
wire \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a10~portbdataout ;
wire \REG_B|sr_out[10]~10_combout ;
wire \MUX_de_4_Entradas|m_out[26]~51_combout ;
wire \MUX_A_ALU|m_out[26]~26_combout ;
wire \ULA|Add1~51 ;
wire \ULA|Add1~52_combout ;
wire \ULA|Mux5~0_combout ;
wire \ULA|Mux5~1_combout ;
wire \ULA|Mux5~2_combout ;
wire \ULA|Mux5~5_combout ;
wire \MUX_B_extsgn_ALU|m_out[26]~42_combout ;
wire \ULA|Mux5~6_combout ;
wire \ULA|Mux5~7_combout ;
wire \MUX2_RI_BR|m_out[26]~26_combout ;
wire \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a26~portbdataout ;
wire \REG_B|sr_out[26]~26_combout ;
wire \Controladora|Selector0~0_combout ;
wire \Controladora|Selector0~1_combout ;
wire \COntroladora_ULA|alu_ctr~4_combout ;
wire \COntroladora_ULA|alu_ctr~8_combout ;
wire \COntroladora_ULA|alu_ctr[3]~9_combout ;
wire \COntroladora_ULA|alu_ctr[0]~10_combout ;
wire \COntroladora_ULA|alu_ctr~16_combout ;
wire \COntroladora_ULA|alu_ctr[0]~17_combout ;
wire \ULA|Mux17~4_combout ;
wire \ULA|Mux17~5_combout ;
wire \ULA|Add1~20_combout ;
wire \ULA|Mux1~14_combout ;
wire \ULA|Mux1~2_combout ;
wire \ULA|ShiftLeft0~51_combout ;
wire \ULA|ShiftRight0~12_combout ;
wire \ULA|ShiftRight0~95_combout ;
wire \ULA|Mux21~3_combout ;
wire \MUX_de_4_Entradas|m_out[28]~55_combout ;
wire \MUX_A_ALU|m_out[28]~28_combout ;
wire \ULA|ShiftRight0~21_combout ;
wire \ULA|ShiftRight0~22_combout ;
wire \ULA|ShiftRight0~94_combout ;
wire \ULA|Mux21~4_combout ;
wire \ULA|Mux17~8_combout ;
wire \ULA|Mux17~9_combout ;
wire \ULA|Mux21~5_combout ;
wire \ULA|Mux17~11_combout ;
wire \ULA|Mux21~6_combout ;
wire \ULA|Mux17~13_combout ;
wire \ULA|Mux21~7_combout ;
wire \ULA|Mux21~8_combout ;
wire \ULA|Mux21~9_combout ;
wire \MUX_de_4_Entradas|m_out[10]~19_combout ;
wire \MUX_A_ALU|m_out[10]~10_combout ;
wire \ULA|tmp[10]~21 ;
wire \ULA|tmp[11]~22_combout ;
wire \ULA|Mux20~2_combout ;
wire \ULA|ShiftRight0~73_combout ;
wire \ULA|ShiftRight0~74_combout ;
wire \ULA|ShiftRight0~107_combout ;
wire \ULA|Mux20~3_combout ;
wire \MUX_de_4_Entradas|m_out[30]~59_combout ;
wire \MUX_A_ALU|m_out[30]~30_combout ;
wire \ULA|ShiftRight0~79_combout ;
wire \MUX_de_4_Entradas|m_out[27]~53_combout ;
wire \MUX_A_ALU|m_out[27]~27_combout ;
wire \ULA|ShiftRight0~80_combout ;
wire \ULA|ShiftRight0~92_combout ;
wire \ULA|Mux20~4_combout ;
wire \ULA|Mux20~5_combout ;
wire \ULA|Mux20~6_combout ;
wire \ULA|Mux20~7_combout ;
wire \ULA|Mux20~8_combout ;
wire \ULA|Mux20~9_combout ;
wire \MUX_de_4_Entradas|m_out[11]~21_combout ;
wire \MUX_A_ALU|m_out[11]~11_combout ;
wire \ULA|tmp[11]~23 ;
wire \ULA|tmp[12]~24_combout ;
wire \ULA|Mux19~2_combout ;
wire \ULA|Add1~24_combout ;
wire \ULA|ShiftRight0~51_combout ;
wire \ULA|ShiftRight0~52_combout ;
wire \ULA|ShiftRight0~53_combout ;
wire \ULA|Mux19~3_combout ;
wire \ULA|ShiftRight0~62_combout ;
wire \ULA|ShiftRight0~63_combout ;
wire \ULA|ShiftRight0~108_combout ;
wire \ULA|Mux19~4_combout ;
wire \ULA|Mux19~5_combout ;
wire \ULA|Mux19~6_combout ;
wire \ULA|Mux19~7_combout ;
wire \ULA|Mux19~8_combout ;
wire \ULA|Mux19~9_combout ;
wire \MUX_de_4_Entradas|m_out[12]~23_combout ;
wire \MUX_A_ALU|m_out[12]~12_combout ;
wire \ULA|tmp[12]~25 ;
wire \ULA|tmp[13]~26_combout ;
wire \ULA|Mux18~2_combout ;
wire \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a25~portbdataout ;
wire \REG_A|sr_out[25]~25_combout ;
wire \ULA|ShiftRight0~40_combout ;
wire \ULA|ShiftRight0~42_combout ;
wire \ULA|ShiftRight0~43_combout ;
wire \ULA|ShiftRight0~30_combout ;
wire \ULA|ShiftLeft0~27_combout ;
wire \ULA|ShiftRight0~31_combout ;
wire \ULA|ShiftRight0~32_combout ;
wire \ULA|Mux18~3_combout ;
wire \ULA|ShiftRight0~45_combout ;
wire \ULA|ShiftRight0~112_combout ;
wire \ULA|Mux18~4_combout ;
wire \ULA|Mux18~5_combout ;
wire \ULA|Mux18~6_combout ;
wire \ULA|Mux18~7_combout ;
wire \ULA|Mux18~8_combout ;
wire \ULA|Mux18~9_combout ;
wire \MUX_de_4_Entradas|m_out[13]~25_combout ;
wire \MUX_A_ALU|m_out[13]~13_combout ;
wire \ULA|tmp[13]~27 ;
wire \ULA|tmp[14]~28_combout ;
wire \ULA|Mux17~3_combout ;
wire \ULA|Add1~28_combout ;
wire \MUX2_RI_BR|m_out[14]~14_combout ;
wire \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a14~portbdataout ;
wire \REG_A|sr_out[14]~14_combout ;
wire \ULA|ShiftLeft0~53_combout ;
wire \ULA|ShiftRight0~16_combout ;
wire \ULA|ShiftRight0~17_combout ;
wire \ULA|Mux17~6_combout ;
wire \ULA|ShiftRight0~111_combout ;
wire \ULA|Mux17~7_combout ;
wire \ULA|Mux17~10_combout ;
wire \ULA|Mux17~12_combout ;
wire \ULA|Mux17~14_combout ;
wire \ULA|Mux17~15_combout ;
wire \ULA|Mux17~16_combout ;
wire \MUX_de_4_Entradas|m_out[14]~27_combout ;
wire \MUX_A_ALU|m_out[14]~14_combout ;
wire \ULA|tmp[14]~29 ;
wire \ULA|tmp[15]~30_combout ;
wire \ULA|Mux16~2_combout ;
wire \ULA|ShiftRight0~82_combout ;
wire \ULA|ShiftRight0~83_combout ;
wire \ULA|ShiftRight0~84_combout ;
wire \ULA|ShiftRight0~72_combout ;
wire \ULA|Mux16~3_combout ;
wire \MUX_de_4_Entradas|m_out[31]~61_combout ;
wire \MUX_A_ALU|m_out[31]~31_combout ;
wire \ULA|ShiftRight0~9_combout ;
wire \ULA|ShiftRight0~110_combout ;
wire \ULA|Mux16~4_combout ;
wire \ULA|Mux16~5_combout ;
wire \ULA|Mux16~6_combout ;
wire \ULA|Mux16~7_combout ;
wire \ULA|Mux16~8_combout ;
wire \ULA|Mux16~9_combout ;
wire \MUX_de_4_Entradas|m_out[15]~29_combout ;
wire \MUX_A_ALU|m_out[15]~15_combout ;
wire \ULA|tmp[15]~31 ;
wire \ULA|tmp[16]~32_combout ;
wire \ULA|Mux15~2_combout ;
wire \ULA|Add1~32_combout ;
wire \ULA|Mux15~6_combout ;
wire \ULA|Mux15~7_combout ;
wire \ULA|Mux15~8_combout ;
wire \ULA|Mux15~9_combout ;
wire \ULA|Mux15~10_combout ;
wire \MUX2_RI_BR|m_out[16]~16_combout ;
wire \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a16~portbdataout ;
wire \REG_B|sr_out[16]~16_combout ;
wire \MUX1_RI_BR|m_out[0]~0_combout ;
wire \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a7~portbdataout ;
wire \REG_B|sr_out[7]~7_combout ;
wire \MUX_B_extsgn_ALU|m_out[7]~14_combout ;
wire \ULA|a32~84_combout ;
wire \ULA|Mux24~14_combout ;
wire \MUX_de_4_Entradas|m_out[7]~13_combout ;
wire \MUX_A_ALU|m_out[7]~7_combout ;
wire \ULA|tmp[6]~13 ;
wire \ULA|tmp[7]~15 ;
wire \ULA|tmp[8]~17 ;
wire \ULA|tmp[9]~18_combout ;
wire \ULA|Mux22~2_combout ;
wire \ULA|ShiftRight0~33_combout ;
wire \ULA|ShiftRight0~34_combout ;
wire \ULA|ShiftRight0~99_combout ;
wire \ULA|Mux22~3_combout ;
wire \ULA|ShiftRight0~66_combout ;
wire \ULA|ShiftRight0~67_combout ;
wire \ULA|Mux22~4_combout ;
wire \ULA|Mux22~5_combout ;
wire \ULA|Mux22~6_combout ;
wire \ULA|Mux22~7_combout ;
wire \ULA|Mux22~8_combout ;
wire \ULA|Mux22~9_combout ;
wire \MUX2_RI_BR|m_out[9]~9_combout ;
wire \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a9~portbdataout ;
wire \REG_B|sr_out[9]~9_combout ;
wire \ULA|Mux24~3_combout ;
wire \ULA|ShiftLeft0~40_combout ;
wire \ULA|ShiftLeft0~41_combout ;
wire \ULA|ShiftLeft0~86_combout ;
wire \ULA|ShiftLeft0~54_combout ;
wire \ULA|ShiftLeft0~37_combout ;
wire \ULA|ShiftLeft0~38_combout ;
wire \ULA|Mux4~0_combout ;
wire \ULA|ShiftLeft0~21_combout ;
wire \ULA|ShiftLeft0~22_combout ;
wire \ULA|ShiftLeft0~88_combout ;
wire \ULA|Mux4~1_combout ;
wire \ULA|Add1~53 ;
wire \ULA|Add1~54_combout ;
wire \ULA|Mux4~2_combout ;
wire \ULA|Mux4~3_combout ;
wire \ULA|Mux4~4_combout ;
wire \ULA|Mux4~5_combout ;
wire \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a27~portbdataout ;
wire \REG_A|sr_out[27]~27_combout ;
wire \MUX_B_extsgn_ALU|m_out[27]~43_combout ;
wire \ULA|Mux4~6_combout ;
wire \ULA|Mux4~7_combout ;
wire \MUX2_RI_BR|m_out[27]~27_combout ;
wire \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a27~portbdataout ;
wire \REG_B|sr_out[27]~27_combout ;
wire \Controladora|nstate.rtype_ex_st~0_combout ;
wire \EnablePC~2_combout ;
wire \ULA|Equal0~2_combout ;
wire \ULA|Mux17~2_combout ;
wire \ULA|Equal0~4_combout ;
wire \ULA|Equal0~6_combout ;
wire \ULA|Equal0~8_combout ;
wire \ULA|Equal0~9_combout ;
wire \ULA|Equal0~10_combout ;
wire \ULA|Equal0~11_combout ;
wire \EnablePC~combout ;
wire \MUX_A_ALU|m_out[8]~8_combout ;
wire \ULA|tmp[8]~16_combout ;
wire \ULA|Mux23~2_combout ;
wire \ULA|Add1~16_combout ;
wire \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a8~portbdataout ;
wire \REG_A|sr_out[8]~8_combout ;
wire \ULA|ShiftLeft0~66_combout ;
wire \ULA|ShiftRight0~48_combout ;
wire \ULA|ShiftRight0~91_combout ;
wire \ULA|Mux23~3_combout ;
wire \ULA|ShiftRight0~60_combout ;
wire \ULA|ShiftRight0~87_combout ;
wire \ULA|ShiftRight0~93_combout ;
wire \ULA|Mux23~4_combout ;
wire \ULA|Mux23~5_combout ;
wire \ULA|Mux23~6_combout ;
wire \ULA|Mux23~7_combout ;
wire \ULA|Mux23~8_combout ;
wire \ULA|Mux23~9_combout ;
wire \MUX2_RI_BR|m_out[8]~8_combout ;
wire \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a8~portbdataout ;
wire \REG_B|sr_out[8]~8_combout ;
wire \ULA|ShiftLeft0~31_combout ;
wire \ULA|ShiftLeft0~32_combout ;
wire \ULA|ShiftLeft0~33_combout ;
wire \ULA|ShiftLeft0~34_combout ;
wire \ULA|Mux0~4_combout ;
wire \ULA|Mux0~8_combout ;
wire \ULA|ShiftLeft0~42_combout ;
wire \ULA|ShiftLeft0~43_combout ;
wire \ULA|ShiftLeft0~44_combout ;
wire \ULA|Mux0~9_combout ;
wire \ULA|Mux0~10_combout ;
wire \ULA|Mux0~11_combout ;
wire \ULA|tmp[23]~47 ;
wire \ULA|tmp[24]~49 ;
wire \ULA|tmp[25]~51 ;
wire \ULA|tmp[26]~53 ;
wire \ULA|tmp[27]~55 ;
wire \ULA|tmp[28]~57 ;
wire \ULA|tmp[29]~59 ;
wire \ULA|tmp[30]~61 ;
wire \ULA|tmp[31]~62_combout ;
wire \ULA|Mux0~12_combout ;
wire \ULA|Add1~55 ;
wire \ULA|Add1~57 ;
wire \ULA|Add1~59 ;
wire \ULA|Add1~61 ;
wire \ULA|Add1~62_combout ;
wire \ULA|Mux0~13_combout ;
wire \ULA|Mux0~14_combout ;
wire \MUX2_RI_BR|m_out[31]~31_combout ;
wire \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a31~portbdataout ;
wire \REG_B|sr_out[31]~31_combout ;
wire \Controladora|nstate.branch_ex_st~2_combout ;
wire \Controladora|nstate.jump_ex_st~1_combout ;
wire \Controladora|pstate.jump_ex_st~regout ;
wire \MUX_de_4_Entradas|m_out[5]~9_combout ;
wire \MUX_B_extsgn_ALU|m_out[5]~10_combout ;
wire \ULA|a32~79_combout ;
wire \ULA|tmp[5]~10_combout ;
wire \ULA|Mux26~4_combout ;
wire \ULA|Mux26~5_combout ;
wire \ULA|Mux26~6_combout ;
wire \ULA|a32~80_combout ;
wire \ULA|Mux26~7_combout ;
wire \MUX2_RI_BR|m_out[5]~5_combout ;
wire \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a5~portbdataout ;
wire \REG_B|sr_out[5]~5_combout ;
wire \COntroladora_ULA|alu_ctr~6_combout ;
wire \COntroladora_ULA|alu_ctr~11_combout ;
wire \COntroladora_ULA|alu_ctr~12_combout ;
wire \COntroladora_ULA|alu_ctr[3]~13_combout ;
wire \COntroladora_ULA|alu_ctr[0]~27_combout ;
wire \ULA|Mux29~11_combout ;
wire \ULA|Mux3~0_combout ;
wire \ULA|ShiftLeft0~76_combout ;
wire \ULA|ShiftLeft0~97_combout ;
wire \ULA|ShiftLeft0~121_combout ;
wire \ULA|Mux3~2_combout ;
wire \ULA|ShiftLeft0~94_combout ;
wire \ULA|ShiftLeft0~95_combout ;
wire \ULA|ShiftLeft0~125_combout ;
wire \ULA|Mux3~3_combout ;
wire \ULA|Mux3~4_combout ;
wire \ULA|Add1~56_combout ;
wire \ULA|Mux3~5_combout ;
wire \ULA|Mux3~6_combout ;
wire \ULA|Mux3~7_combout ;
wire \ULA|Mux3~8_combout ;
wire \ULA|Mux3~9_combout ;
wire \ULA|Mux3~10_combout ;
wire \ULA|Mux3~11_combout ;
wire \MUX2_RI_BR|m_out[28]~28_combout ;
wire \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a28~portbdataout ;
wire \REG_B|sr_out[28]~28_combout ;
wire \Controladora|nstate.rtype_ex_st~1_combout ;
wire \Controladora|nstate.rtype_ex_st~2_combout ;
wire \Controladora|pstate.rtype_ex_st~regout ;
wire \Controladora|op_alu[2]~1_combout ;
wire \COntroladora_ULA|Equal6~0_combout ;
wire \COntroladora_ULA|alu_ctr[2]~18_combout ;
wire \COntroladora_ULA|alu_ctr~19_combout ;
wire \COntroladora_ULA|alu_ctr[1]~20_combout ;
wire \COntroladora_ULA|alu_ctr~33_combout ;
wire \COntroladora_ULA|alu_ctr[2]~21_combout ;
wire \COntroladora_ULA|alu_ctr[2]~24_combout ;
wire \ULA|Mux1~4_combout ;
wire \ULA|Mux1~6_combout ;
wire \ULA|ShiftLeft0~122_combout ;
wire \ULA|ShiftLeft0~110_combout ;
wire \ULA|ShiftLeft0~111_combout ;
wire \ULA|Mux1~7_combout ;
wire \ULA|Mux1~8_combout ;
wire \ULA|Mux1~9_combout ;
wire \ULA|Mux1~10_combout ;
wire \ULA|Mux1~11_combout ;
wire \ULA|Mux1~12_combout ;
wire \ULA|Mux1~13_combout ;
wire \MUX2_RI_BR|m_out[30]~30_combout ;
wire \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a30~portbdataout ;
wire \REG_B|sr_out[30]~30_combout ;
wire \Controladora|Mux3~0_combout ;
wire \Controladora|nstate.branch_ex_st~3_combout ;
wire \Controladora|pstate.branch_ex_st~regout ;
wire \MUX_de_4_Entradas|m_out[29]~57_combout ;
wire \MUX_A_ALU|m_out[29]~29_combout ;
wire \MUX_B_extsgn_ALU|m_out[29]~45_combout ;
wire \ULA|Mux2~0_combout ;
wire \ULA|ShiftLeft0~77_combout ;
wire \ULA|ShiftLeft0~35_combout ;
wire \ULA|Mux2~1_combout ;
wire \ULA|ShiftLeft0~73_combout ;
wire \ULA|ShiftLeft0~74_combout ;
wire \ULA|ShiftLeft0~127_combout ;
wire \ULA|Mux2~2_combout ;
wire \ULA|Add1~58_combout ;
wire \ULA|Mux2~3_combout ;
wire \ULA|Mux2~4_combout ;
wire \ULA|Mux2~5_combout ;
wire \ULA|Mux2~6_combout ;
wire \ULA|Mux2~7_combout ;
wire \MUX2_RI_BR|m_out[29]~29_combout ;
wire \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a29~portbdataout ;
wire \REG_B|sr_out[29]~29_combout ;
wire \Controladora|op_alu[1]~0_combout ;
wire \COntroladora_ULA|alu_ctr~14_combout ;
wire \COntroladora_ULA|alu_ctr[0]~15_combout ;
wire \COntroladora_ULA|alu_ctr[3]~25_combout ;
wire \COntroladora_ULA|Equal0~0_combout ;
wire \COntroladora_ULA|alu_ctr[3]~26_combout ;
wire \MUX_B_extsgn_ALU|m_out[2]~4_combout ;
wire \ULA|a32~76_combout ;
wire \ULA|Mux29~10_combout ;
wire \ULA|Mux29~12_combout ;
wire \ULA|Mux29~13_combout ;
wire \MUX2_RI_BR|m_out[2]~2_combout ;
wire \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a2~portbdataout ;
wire \REG_B|sr_out[2]~2_combout ;
wire \COntroladora_ULA|alu_ctr~7_combout ;
wire \COntroladora_ULA|alu_ctr[1]~34_combout ;
wire \COntroladora_ULA|alu_ctr[1]~35_combout ;
wire \COntroladora_ULA|alu_ctr~22_combout ;
wire \COntroladora_ULA|alu_ctr[1]~23_combout ;
wire \COntroladora_ULA|alu_ctr[1]~30_combout ;
wire \COntroladora_ULA|alu_ctr[1]~31_combout ;
wire \ULA|ShiftRight0~64_combout ;
wire \ULA|ShiftRight0~88_combout ;
wire \ULA|ShiftRight0~89_combout ;
wire \ULA|Mux0~15_combout ;
wire \ULA|Mux0~19_combout ;
wire \ULA|Mux31~3_combout ;
wire \ULA|ShiftLeft0~133_combout ;
wire \ULA|Mux31~5_combout ;
wire \ULA|Mux31~6_combout ;
wire \ULA|Mux31~7_combout ;
wire \ULA|Mux24~0_combout ;
wire \MUX_B_extsgn_ALU|m_out[0]~2_combout ;
wire \ULA|Mux31~10_combout ;
wire \ULA|Mux31~8_combout ;
wire \ULA|Mux31~9_combout ;
wire \MUX2_RI_BR|m_out[0]~0_combout ;
wire \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a0~portbdataout ;
wire \REG_B|sr_out[0]~0_combout ;
wire \MUX2_RI_BR|m_out[11]~11_combout ;
wire \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a11~portbdataout ;
wire \REG_B|sr_out[11]~11_combout ;
wire \MUX2_RI_BR|m_out[12]~12_combout ;
wire \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a12~portbdataout ;
wire \REG_B|sr_out[12]~12_combout ;
wire \MUX2_RI_BR|m_out[13]~13_combout ;
wire \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a13~portbdataout ;
wire \REG_B|sr_out[13]~13_combout ;
wire \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a14~portbdataout ;
wire \REG_B|sr_out[14]~14_combout ;
wire \MUX_B_extsgn_ALU|m_out[2]~48_combout ;
wire \MUX_B_extsgn_ALU|m_out[8]~15_combout ;
wire \MUX_B_extsgn_ALU|m_out[8]~16_combout ;
wire \MUX_B_extsgn_ALU|m_out[9]~17_combout ;
wire \MUX_B_extsgn_ALU|m_out[9]~18_combout ;
wire \MUX_B_extsgn_ALU|m_out[10]~19_combout ;
wire \MUX_B_extsgn_ALU|m_out[10]~20_combout ;
wire \MUX_B_extsgn_ALU|m_out[11]~21_combout ;
wire \MUX_B_extsgn_ALU|m_out[11]~22_combout ;
wire \MUX_B_extsgn_ALU|m_out[12]~23_combout ;
wire \MUX_B_extsgn_ALU|m_out[12]~24_combout ;
wire \MUX_B_extsgn_ALU|m_out[13]~25_combout ;
wire \MUX_B_extsgn_ALU|m_out[13]~26_combout ;
wire \MUX_B_extsgn_ALU|m_out[14]~27_combout ;
wire \MUX_B_extsgn_ALU|m_out[14]~28_combout ;
wire \MUX_B_extsgn_ALU|m_out[15]~29_combout ;
wire \MUX_B_extsgn_ALU|m_out[15]~30_combout ;
wire \MUX_B_extsgn_ALU|m_out[16]~31_combout ;
wire \MUX_B_extsgn_ALU|m_out[16]~32_combout ;
wire \MUX_B_extsgn_ALU|m_out[17]~33_combout ;
wire \MUX_B_extsgn_ALU|m_out[18]~34_combout ;
wire \MUX_B_extsgn_ALU|m_out[19]~35_combout ;
wire \MUX_B_extsgn_ALU|m_out[20]~36_combout ;
wire \MUX_B_extsgn_ALU|m_out[21]~37_combout ;
wire \MUX_B_extsgn_ALU|m_out[22]~38_combout ;
wire \MUX_B_extsgn_ALU|m_out[23]~39_combout ;
wire \MUX_B_extsgn_ALU|m_out[28]~44_combout ;
wire \MUX_B_extsgn_ALU|m_out[30]~46_combout ;
wire \MUX_B_extsgn_ALU|m_out[31]~47_combout ;
wire \MUX_PC_MEM|m_out[0]~0_combout ;
wire \MUX_PC_MEM|m_out[1]~1_combout ;
wire \MUX_PC_MEM|m_out[10]~10_combout ;
wire \MUX_PC_MEM|m_out[11]~11_combout ;
wire \MUX_PC_MEM|m_out[12]~12_combout ;
wire \MUX_PC_MEM|m_out[13]~13_combout ;
wire \MUX_PC_MEM|m_out[14]~14_combout ;
wire \MUX_PC_MEM|m_out[15]~15_combout ;
wire \MUX_PC_MEM|m_out[16]~16_combout ;
wire \MUX_PC_MEM|m_out[17]~17_combout ;
wire \MUX_PC_MEM|m_out[18]~18_combout ;
wire \MUX_PC_MEM|m_out[19]~19_combout ;
wire \MUX_PC_MEM|m_out[20]~20_combout ;
wire \MUX_PC_MEM|m_out[21]~21_combout ;
wire \MUX_PC_MEM|m_out[22]~22_combout ;
wire \MUX_PC_MEM|m_out[23]~23_combout ;
wire \MUX_PC_MEM|m_out[24]~24_combout ;
wire \MUX_PC_MEM|m_out[25]~25_combout ;
wire \MUX_PC_MEM|m_out[26]~26_combout ;
wire \MUX_PC_MEM|m_out[27]~27_combout ;
wire \MUX_PC_MEM|m_out[28]~28_combout ;
wire \MUX_PC_MEM|m_out[29]~29_combout ;
wire \MUX_PC_MEM|m_out[30]~30_combout ;
wire \MUX_PC_MEM|m_out[31]~31_combout ;
wire \Controladora|s_mem_add~combout ;
wire \Controladora|pstate.imm_st2~regout ;
wire \Controladora|WideOr2~0_combout ;
wire [31:0] \REG_DATA_MEM|sr_out ;
wire [31:0] \Memoria|altsyncram_component|auto_generated|q_a ;
wire [1:0] \Controladora|s_aluBin ;
wire [0:42] \Banco_de_Registradores|breg32_rtl_0_bypass ;
wire [31:0] \PC|sr_out ;
wire [31:0] \RI|sr_out ;
wire [31:0] \REG_A|sr_out ;
wire [31:0] \REG_B|sr_out ;
wire [31:0] \SaidaAlu|sr_out ;

wire [0:0] \Memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \Memoria|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \Memoria|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \Memoria|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \Memoria|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \Memoria|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \Memoria|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \Memoria|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \Memoria|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \Memoria|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \Memoria|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \Memoria|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \Memoria|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \Memoria|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \Memoria|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \Memoria|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \Memoria|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \Memoria|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \Memoria|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \Memoria|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \Memoria|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \Memoria|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \Memoria|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \Memoria|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \Memoria|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \Memoria|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \Memoria|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \Memoria|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \Memoria|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \Memoria|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \Memoria|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \Memoria|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;

assign \Memoria|altsyncram_component|auto_generated|q_a [0] = \Memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \Memoria|altsyncram_component|auto_generated|q_a [1] = \Memoria|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \Memoria|altsyncram_component|auto_generated|q_a [2] = \Memoria|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \Memoria|altsyncram_component|auto_generated|q_a [3] = \Memoria|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \Memoria|altsyncram_component|auto_generated|q_a [4] = \Memoria|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \Memoria|altsyncram_component|auto_generated|q_a [5] = \Memoria|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \Memoria|altsyncram_component|auto_generated|q_a [6] = \Memoria|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \Memoria|altsyncram_component|auto_generated|q_a [7] = \Memoria|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \Memoria|altsyncram_component|auto_generated|q_a [8] = \Memoria|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \Memoria|altsyncram_component|auto_generated|q_a [9] = \Memoria|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \Memoria|altsyncram_component|auto_generated|q_a [10] = \Memoria|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \Memoria|altsyncram_component|auto_generated|q_a [11] = \Memoria|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \Memoria|altsyncram_component|auto_generated|q_a [12] = \Memoria|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \Memoria|altsyncram_component|auto_generated|q_a [13] = \Memoria|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \Memoria|altsyncram_component|auto_generated|q_a [14] = \Memoria|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \Memoria|altsyncram_component|auto_generated|q_a [15] = \Memoria|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \Memoria|altsyncram_component|auto_generated|q_a [16] = \Memoria|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \Memoria|altsyncram_component|auto_generated|q_a [17] = \Memoria|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \Memoria|altsyncram_component|auto_generated|q_a [18] = \Memoria|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \Memoria|altsyncram_component|auto_generated|q_a [19] = \Memoria|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \Memoria|altsyncram_component|auto_generated|q_a [20] = \Memoria|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \Memoria|altsyncram_component|auto_generated|q_a [21] = \Memoria|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \Memoria|altsyncram_component|auto_generated|q_a [22] = \Memoria|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \Memoria|altsyncram_component|auto_generated|q_a [23] = \Memoria|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \Memoria|altsyncram_component|auto_generated|q_a [24] = \Memoria|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \Memoria|altsyncram_component|auto_generated|q_a [25] = \Memoria|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \Memoria|altsyncram_component|auto_generated|q_a [26] = \Memoria|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \Memoria|altsyncram_component|auto_generated|q_a [27] = \Memoria|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \Memoria|altsyncram_component|auto_generated|q_a [28] = \Memoria|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \Memoria|altsyncram_component|auto_generated|q_a [29] = \Memoria|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \Memoria|altsyncram_component|auto_generated|q_a [30] = \Memoria|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \Memoria|altsyncram_component|auto_generated|q_a [31] = \Memoria|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a0~portbdataout  = \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a1~portbdataout  = \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a2~portbdataout  = \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a3~portbdataout  = \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a4~portbdataout  = \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a5~portbdataout  = \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a6~portbdataout  = \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a7~portbdataout  = \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a8~portbdataout  = \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a9~portbdataout  = \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a10~portbdataout  = \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a11~portbdataout  = \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a12~portbdataout  = \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a13~portbdataout  = \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a14~portbdataout  = \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a15~portbdataout  = \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a16~portbdataout  = \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a17~portbdataout  = \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a18~portbdataout  = \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a19~portbdataout  = \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a20~portbdataout  = \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a21~portbdataout  = \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a22~portbdataout  = \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a23~portbdataout  = \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a24~portbdataout  = \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a25~portbdataout  = \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a26~portbdataout  = \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a27~portbdataout  = \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a28~portbdataout  = \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a29~portbdataout  = \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a30~portbdataout  = \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a31~portbdataout  = \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a0~portbdataout  = \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a1~portbdataout  = \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a2~portbdataout  = \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a3~portbdataout  = \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a4~portbdataout  = \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a5~portbdataout  = \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a6~portbdataout  = \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a7~portbdataout  = \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a8~portbdataout  = \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a9~portbdataout  = \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a10~portbdataout  = \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a11~portbdataout  = \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a12~portbdataout  = \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a13~portbdataout  = \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a14~portbdataout  = \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a15~portbdataout  = \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a16~portbdataout  = \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a17~portbdataout  = \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a18~portbdataout  = \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a19~portbdataout  = \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a20~portbdataout  = \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a21~portbdataout  = \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a22~portbdataout  = \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a23~portbdataout  = \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a24~portbdataout  = \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a25~portbdataout  = \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a26~portbdataout  = \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a27~portbdataout  = \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a28~portbdataout  = \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a29~portbdataout  = \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a30~portbdataout  = \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a31~portbdataout  = \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

cycloneii_lcell_ff \REG_A|sr_out[0] (
	.clk(\clk~combout ),
	.datain(\REG_A|sr_out[0]~0_combout ),
	.sdata(\Banco_de_Registradores|breg32_rtl_0_bypass [11]),
	.aclr(gnd),
	.sclr(\Banco_de_Registradores|Equal0~1_combout ),
	.sload(\Banco_de_Registradores|breg32~107_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_A|sr_out [0]));

cycloneii_lcell_ff \REG_A|sr_out[1] (
	.clk(\clk~combout ),
	.datain(\REG_A|sr_out[1]~1_combout ),
	.sdata(\Banco_de_Registradores|breg32_rtl_0_bypass [12]),
	.aclr(gnd),
	.sclr(\Banco_de_Registradores|Equal0~1_combout ),
	.sload(\Banco_de_Registradores|breg32~107_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_A|sr_out [1]));

cycloneii_lcell_ff \REG_A|sr_out[2] (
	.clk(\clk~combout ),
	.datain(\REG_A|sr_out[2]~2_combout ),
	.sdata(\Banco_de_Registradores|breg32_rtl_0_bypass [13]),
	.aclr(gnd),
	.sclr(\Banco_de_Registradores|Equal0~1_combout ),
	.sload(\Banco_de_Registradores|breg32~107_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_A|sr_out [2]));

cycloneii_lcell_ff \REG_A|sr_out[3] (
	.clk(\clk~combout ),
	.datain(\REG_A|sr_out[3]~3_combout ),
	.sdata(\Banco_de_Registradores|breg32_rtl_0_bypass [14]),
	.aclr(gnd),
	.sclr(\Banco_de_Registradores|Equal0~1_combout ),
	.sload(\Banco_de_Registradores|breg32~107_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_A|sr_out [3]));

cycloneii_lcell_ff \REG_A|sr_out[4] (
	.clk(\clk~combout ),
	.datain(\REG_A|sr_out[4]~4_combout ),
	.sdata(\Banco_de_Registradores|breg32_rtl_0_bypass [15]),
	.aclr(gnd),
	.sclr(\Banco_de_Registradores|Equal0~1_combout ),
	.sload(\Banco_de_Registradores|breg32~107_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_A|sr_out [4]));

cycloneii_lcell_ff \REG_A|sr_out[5] (
	.clk(\clk~combout ),
	.datain(\REG_A|sr_out[5]~5_combout ),
	.sdata(\Banco_de_Registradores|breg32_rtl_0_bypass [16]),
	.aclr(gnd),
	.sclr(\Banco_de_Registradores|Equal0~1_combout ),
	.sload(\Banco_de_Registradores|breg32~107_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_A|sr_out [5]));

cycloneii_lcell_ff \REG_A|sr_out[6] (
	.clk(\clk~combout ),
	.datain(\REG_A|sr_out[6]~6_combout ),
	.sdata(\Banco_de_Registradores|breg32_rtl_0_bypass [17]),
	.aclr(gnd),
	.sclr(\Banco_de_Registradores|Equal0~1_combout ),
	.sload(\Banco_de_Registradores|breg32~107_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_A|sr_out [6]));

cycloneii_lcell_ff \REG_A|sr_out[7] (
	.clk(\clk~combout ),
	.datain(\REG_A|sr_out[7]~7_combout ),
	.sdata(\Banco_de_Registradores|breg32_rtl_0_bypass [18]),
	.aclr(gnd),
	.sclr(\Banco_de_Registradores|Equal0~1_combout ),
	.sload(\Banco_de_Registradores|breg32~107_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_A|sr_out [7]));

cycloneii_lcell_ff \REG_A|sr_out[9] (
	.clk(\clk~combout ),
	.datain(\REG_A|sr_out[9]~9_combout ),
	.sdata(\Banco_de_Registradores|breg32_rtl_0_bypass [20]),
	.aclr(gnd),
	.sclr(\Banco_de_Registradores|Equal0~1_combout ),
	.sload(\Banco_de_Registradores|breg32~107_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_A|sr_out [9]));

cycloneii_lcell_ff \REG_A|sr_out[10] (
	.clk(\clk~combout ),
	.datain(\REG_A|sr_out[10]~10_combout ),
	.sdata(\Banco_de_Registradores|breg32_rtl_0_bypass [21]),
	.aclr(gnd),
	.sclr(\Banco_de_Registradores|Equal0~1_combout ),
	.sload(\Banco_de_Registradores|breg32~107_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_A|sr_out [10]));

cycloneii_lcell_ff \REG_A|sr_out[11] (
	.clk(\clk~combout ),
	.datain(\REG_A|sr_out[11]~11_combout ),
	.sdata(\Banco_de_Registradores|breg32_rtl_0_bypass [22]),
	.aclr(gnd),
	.sclr(\Banco_de_Registradores|Equal0~1_combout ),
	.sload(\Banco_de_Registradores|breg32~107_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_A|sr_out [11]));

cycloneii_lcell_ff \REG_A|sr_out[12] (
	.clk(\clk~combout ),
	.datain(\REG_A|sr_out[12]~12_combout ),
	.sdata(\Banco_de_Registradores|breg32_rtl_0_bypass [23]),
	.aclr(gnd),
	.sclr(\Banco_de_Registradores|Equal0~1_combout ),
	.sload(\Banco_de_Registradores|breg32~107_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_A|sr_out [12]));

cycloneii_lcell_ff \REG_A|sr_out[13] (
	.clk(\clk~combout ),
	.datain(\REG_A|sr_out[13]~13_combout ),
	.sdata(\Banco_de_Registradores|breg32_rtl_0_bypass [24]),
	.aclr(gnd),
	.sclr(\Banco_de_Registradores|Equal0~1_combout ),
	.sload(\Banco_de_Registradores|breg32~107_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_A|sr_out [13]));

cycloneii_lcell_ff \REG_A|sr_out[15] (
	.clk(\clk~combout ),
	.datain(\REG_A|sr_out[15]~15_combout ),
	.sdata(\Banco_de_Registradores|breg32_rtl_0_bypass [26]),
	.aclr(gnd),
	.sclr(\Banco_de_Registradores|Equal0~1_combout ),
	.sload(\Banco_de_Registradores|breg32~107_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_A|sr_out [15]));

cycloneii_lcell_ff \REG_A|sr_out[16] (
	.clk(\clk~combout ),
	.datain(\REG_A|sr_out[16]~16_combout ),
	.sdata(\Banco_de_Registradores|breg32_rtl_0_bypass [27]),
	.aclr(gnd),
	.sclr(\Banco_de_Registradores|Equal0~1_combout ),
	.sload(\Banco_de_Registradores|breg32~107_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_A|sr_out [16]));

cycloneii_lcell_ff \REG_A|sr_out[18] (
	.clk(\clk~combout ),
	.datain(\REG_A|sr_out[18]~18_combout ),
	.sdata(\Banco_de_Registradores|breg32_rtl_0_bypass [29]),
	.aclr(gnd),
	.sclr(\Banco_de_Registradores|Equal0~1_combout ),
	.sload(\Banco_de_Registradores|breg32~107_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_A|sr_out [18]));

cycloneii_lcell_ff \REG_A|sr_out[19] (
	.clk(\clk~combout ),
	.datain(\REG_A|sr_out[19]~19_combout ),
	.sdata(\Banco_de_Registradores|breg32_rtl_0_bypass [30]),
	.aclr(gnd),
	.sclr(\Banco_de_Registradores|Equal0~1_combout ),
	.sload(\Banco_de_Registradores|breg32~107_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_A|sr_out [19]));

cycloneii_lcell_ff \REG_A|sr_out[20] (
	.clk(\clk~combout ),
	.datain(\REG_A|sr_out[20]~20_combout ),
	.sdata(\Banco_de_Registradores|breg32_rtl_0_bypass [31]),
	.aclr(gnd),
	.sclr(\Banco_de_Registradores|Equal0~1_combout ),
	.sload(\Banco_de_Registradores|breg32~107_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_A|sr_out [20]));

cycloneii_lcell_ff \REG_A|sr_out[21] (
	.clk(\clk~combout ),
	.datain(\REG_A|sr_out[21]~21_combout ),
	.sdata(\Banco_de_Registradores|breg32_rtl_0_bypass [32]),
	.aclr(gnd),
	.sclr(\Banco_de_Registradores|Equal0~1_combout ),
	.sload(\Banco_de_Registradores|breg32~107_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_A|sr_out [21]));

cycloneii_lcell_ff \REG_A|sr_out[22] (
	.clk(\clk~combout ),
	.datain(\REG_A|sr_out[22]~22_combout ),
	.sdata(\Banco_de_Registradores|breg32_rtl_0_bypass [33]),
	.aclr(gnd),
	.sclr(\Banco_de_Registradores|Equal0~1_combout ),
	.sload(\Banco_de_Registradores|breg32~107_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_A|sr_out [22]));

cycloneii_lcell_ff \REG_A|sr_out[23] (
	.clk(\clk~combout ),
	.datain(\REG_A|sr_out[23]~23_combout ),
	.sdata(\Banco_de_Registradores|breg32_rtl_0_bypass [34]),
	.aclr(gnd),
	.sclr(\Banco_de_Registradores|Equal0~1_combout ),
	.sload(\Banco_de_Registradores|breg32~107_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_A|sr_out [23]));

cycloneii_lcell_ff \REG_A|sr_out[24] (
	.clk(\clk~combout ),
	.datain(\REG_A|sr_out[24]~24_combout ),
	.sdata(\Banco_de_Registradores|breg32_rtl_0_bypass [35]),
	.aclr(gnd),
	.sclr(\Banco_de_Registradores|Equal0~1_combout ),
	.sload(\Banco_de_Registradores|breg32~107_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_A|sr_out [24]));

cycloneii_lcell_ff \REG_A|sr_out[26] (
	.clk(\clk~combout ),
	.datain(\REG_A|sr_out[26]~26_combout ),
	.sdata(\Banco_de_Registradores|breg32_rtl_0_bypass [37]),
	.aclr(gnd),
	.sclr(\Banco_de_Registradores|Equal0~1_combout ),
	.sload(\Banco_de_Registradores|breg32~107_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_A|sr_out [26]));

cycloneii_lcell_ff \REG_A|sr_out[28] (
	.clk(\clk~combout ),
	.datain(\REG_A|sr_out[28]~28_combout ),
	.sdata(\Banco_de_Registradores|breg32_rtl_0_bypass [39]),
	.aclr(gnd),
	.sclr(\Banco_de_Registradores|Equal0~1_combout ),
	.sload(\Banco_de_Registradores|breg32~107_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_A|sr_out [28]));

cycloneii_lcell_ff \REG_A|sr_out[29] (
	.clk(\clk~combout ),
	.datain(\REG_A|sr_out[29]~29_combout ),
	.sdata(\Banco_de_Registradores|breg32_rtl_0_bypass [40]),
	.aclr(gnd),
	.sclr(\Banco_de_Registradores|Equal0~1_combout ),
	.sload(\Banco_de_Registradores|breg32~107_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_A|sr_out [29]));

cycloneii_lcell_ff \REG_A|sr_out[30] (
	.clk(\clk~combout ),
	.datain(\REG_A|sr_out[30]~30_combout ),
	.sdata(\Banco_de_Registradores|breg32_rtl_0_bypass [41]),
	.aclr(gnd),
	.sclr(\Banco_de_Registradores|Equal0~1_combout ),
	.sload(\Banco_de_Registradores|breg32~107_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_A|sr_out [30]));

cycloneii_lcell_ff \REG_A|sr_out[31] (
	.clk(\clk~combout ),
	.datain(\REG_A|sr_out[31]~31_combout ),
	.sdata(\Banco_de_Registradores|breg32_rtl_0_bypass [42]),
	.aclr(gnd),
	.sclr(\Banco_de_Registradores|Equal0~1_combout ),
	.sload(\Banco_de_Registradores|breg32~107_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_A|sr_out [31]));

cycloneii_lcell_comb \ULA|tmp[0]~0 (
// Equation(s):
// \ULA|tmp[0]~0_combout  = (\MUX_B_extsgn_ALU|m_out[0]~2_combout  & (\MUX_A_ALU|m_out[0]~0_combout  $ (VCC))) # (!\MUX_B_extsgn_ALU|m_out[0]~2_combout  & ((\MUX_A_ALU|m_out[0]~0_combout ) # (GND)))
// \ULA|tmp[0]~1  = CARRY((\MUX_A_ALU|m_out[0]~0_combout ) # (!\MUX_B_extsgn_ALU|m_out[0]~2_combout ))

	.dataa(\MUX_B_extsgn_ALU|m_out[0]~2_combout ),
	.datab(\MUX_A_ALU|m_out[0]~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ULA|tmp[0]~0_combout ),
	.cout(\ULA|tmp[0]~1 ));
// synopsys translate_off
defparam \ULA|tmp[0]~0 .lut_mask = 16'h66DD;
defparam \ULA|tmp[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|tmp[1]~2 (
// Equation(s):
// \ULA|tmp[1]~2_combout  = (\MUX_B_extsgn_ALU|m_out[1]~3_combout  & ((\MUX_A_ALU|m_out[1]~1_combout  & (!\ULA|tmp[0]~1 )) # (!\MUX_A_ALU|m_out[1]~1_combout  & ((\ULA|tmp[0]~1 ) # (GND))))) # (!\MUX_B_extsgn_ALU|m_out[1]~3_combout  & 
// ((\MUX_A_ALU|m_out[1]~1_combout  & (\ULA|tmp[0]~1  & VCC)) # (!\MUX_A_ALU|m_out[1]~1_combout  & (!\ULA|tmp[0]~1 ))))
// \ULA|tmp[1]~3  = CARRY((\MUX_B_extsgn_ALU|m_out[1]~3_combout  & ((!\ULA|tmp[0]~1 ) # (!\MUX_A_ALU|m_out[1]~1_combout ))) # (!\MUX_B_extsgn_ALU|m_out[1]~3_combout  & (!\MUX_A_ALU|m_out[1]~1_combout  & !\ULA|tmp[0]~1 )))

	.dataa(\MUX_B_extsgn_ALU|m_out[1]~3_combout ),
	.datab(\MUX_A_ALU|m_out[1]~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ULA|tmp[0]~1 ),
	.combout(\ULA|tmp[1]~2_combout ),
	.cout(\ULA|tmp[1]~3 ));
// synopsys translate_off
defparam \ULA|tmp[1]~2 .lut_mask = 16'h692B;
defparam \ULA|tmp[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ULA|tmp[2]~4 (
// Equation(s):
// \ULA|tmp[2]~4_combout  = ((\MUX_B_extsgn_ALU|m_out[2]~48_combout  $ (\MUX_A_ALU|m_out[2]~2_combout  $ (\ULA|tmp[1]~3 )))) # (GND)
// \ULA|tmp[2]~5  = CARRY((\MUX_B_extsgn_ALU|m_out[2]~48_combout  & (\MUX_A_ALU|m_out[2]~2_combout  & !\ULA|tmp[1]~3 )) # (!\MUX_B_extsgn_ALU|m_out[2]~48_combout  & ((\MUX_A_ALU|m_out[2]~2_combout ) # (!\ULA|tmp[1]~3 ))))

	.dataa(\MUX_B_extsgn_ALU|m_out[2]~48_combout ),
	.datab(\MUX_A_ALU|m_out[2]~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ULA|tmp[1]~3 ),
	.combout(\ULA|tmp[2]~4_combout ),
	.cout(\ULA|tmp[2]~5 ));
// synopsys translate_off
defparam \ULA|tmp[2]~4 .lut_mask = 16'h964D;
defparam \ULA|tmp[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ULA|tmp[3]~6 (
// Equation(s):
// \ULA|tmp[3]~6_combout  = (\MUX_B_extsgn_ALU|m_out[3]~6_combout  & ((\MUX_A_ALU|m_out[3]~3_combout  & (!\ULA|tmp[2]~5 )) # (!\MUX_A_ALU|m_out[3]~3_combout  & ((\ULA|tmp[2]~5 ) # (GND))))) # (!\MUX_B_extsgn_ALU|m_out[3]~6_combout  & 
// ((\MUX_A_ALU|m_out[3]~3_combout  & (\ULA|tmp[2]~5  & VCC)) # (!\MUX_A_ALU|m_out[3]~3_combout  & (!\ULA|tmp[2]~5 ))))
// \ULA|tmp[3]~7  = CARRY((\MUX_B_extsgn_ALU|m_out[3]~6_combout  & ((!\ULA|tmp[2]~5 ) # (!\MUX_A_ALU|m_out[3]~3_combout ))) # (!\MUX_B_extsgn_ALU|m_out[3]~6_combout  & (!\MUX_A_ALU|m_out[3]~3_combout  & !\ULA|tmp[2]~5 )))

	.dataa(\MUX_B_extsgn_ALU|m_out[3]~6_combout ),
	.datab(\MUX_A_ALU|m_out[3]~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ULA|tmp[2]~5 ),
	.combout(\ULA|tmp[3]~6_combout ),
	.cout(\ULA|tmp[3]~7 ));
// synopsys translate_off
defparam \ULA|tmp[3]~6 .lut_mask = 16'h692B;
defparam \ULA|tmp[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ULA|tmp[7]~14 (
// Equation(s):
// \ULA|tmp[7]~14_combout  = (\MUX_B_extsgn_ALU|m_out[7]~14_combout  & ((\MUX_A_ALU|m_out[7]~7_combout  & (!\ULA|tmp[6]~13 )) # (!\MUX_A_ALU|m_out[7]~7_combout  & ((\ULA|tmp[6]~13 ) # (GND))))) # (!\MUX_B_extsgn_ALU|m_out[7]~14_combout  & 
// ((\MUX_A_ALU|m_out[7]~7_combout  & (\ULA|tmp[6]~13  & VCC)) # (!\MUX_A_ALU|m_out[7]~7_combout  & (!\ULA|tmp[6]~13 ))))
// \ULA|tmp[7]~15  = CARRY((\MUX_B_extsgn_ALU|m_out[7]~14_combout  & ((!\ULA|tmp[6]~13 ) # (!\MUX_A_ALU|m_out[7]~7_combout ))) # (!\MUX_B_extsgn_ALU|m_out[7]~14_combout  & (!\MUX_A_ALU|m_out[7]~7_combout  & !\ULA|tmp[6]~13 )))

	.dataa(\MUX_B_extsgn_ALU|m_out[7]~14_combout ),
	.datab(\MUX_A_ALU|m_out[7]~7_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ULA|tmp[6]~13 ),
	.combout(\ULA|tmp[7]~14_combout ),
	.cout(\ULA|tmp[7]~15 ));
// synopsys translate_off
defparam \ULA|tmp[7]~14 .lut_mask = 16'h692B;
defparam \ULA|tmp[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ULA|tmp[24]~48 (
// Equation(s):
// \ULA|tmp[24]~48_combout  = ((\MUX_B_extsgn_ALU|m_out[24]~40_combout  $ (\MUX_A_ALU|m_out[24]~24_combout  $ (\ULA|tmp[23]~47 )))) # (GND)
// \ULA|tmp[24]~49  = CARRY((\MUX_B_extsgn_ALU|m_out[24]~40_combout  & (\MUX_A_ALU|m_out[24]~24_combout  & !\ULA|tmp[23]~47 )) # (!\MUX_B_extsgn_ALU|m_out[24]~40_combout  & ((\MUX_A_ALU|m_out[24]~24_combout ) # (!\ULA|tmp[23]~47 ))))

	.dataa(\MUX_B_extsgn_ALU|m_out[24]~40_combout ),
	.datab(\MUX_A_ALU|m_out[24]~24_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ULA|tmp[23]~47 ),
	.combout(\ULA|tmp[24]~48_combout ),
	.cout(\ULA|tmp[24]~49 ));
// synopsys translate_off
defparam \ULA|tmp[24]~48 .lut_mask = 16'h964D;
defparam \ULA|tmp[24]~48 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ULA|tmp[25]~50 (
// Equation(s):
// \ULA|tmp[25]~50_combout  = (\MUX_B_extsgn_ALU|m_out[25]~41_combout  & ((\MUX_A_ALU|m_out[25]~25_combout  & (!\ULA|tmp[24]~49 )) # (!\MUX_A_ALU|m_out[25]~25_combout  & ((\ULA|tmp[24]~49 ) # (GND))))) # (!\MUX_B_extsgn_ALU|m_out[25]~41_combout  & 
// ((\MUX_A_ALU|m_out[25]~25_combout  & (\ULA|tmp[24]~49  & VCC)) # (!\MUX_A_ALU|m_out[25]~25_combout  & (!\ULA|tmp[24]~49 ))))
// \ULA|tmp[25]~51  = CARRY((\MUX_B_extsgn_ALU|m_out[25]~41_combout  & ((!\ULA|tmp[24]~49 ) # (!\MUX_A_ALU|m_out[25]~25_combout ))) # (!\MUX_B_extsgn_ALU|m_out[25]~41_combout  & (!\MUX_A_ALU|m_out[25]~25_combout  & !\ULA|tmp[24]~49 )))

	.dataa(\MUX_B_extsgn_ALU|m_out[25]~41_combout ),
	.datab(\MUX_A_ALU|m_out[25]~25_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ULA|tmp[24]~49 ),
	.combout(\ULA|tmp[25]~50_combout ),
	.cout(\ULA|tmp[25]~51 ));
// synopsys translate_off
defparam \ULA|tmp[25]~50 .lut_mask = 16'h692B;
defparam \ULA|tmp[25]~50 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ULA|tmp[26]~52 (
// Equation(s):
// \ULA|tmp[26]~52_combout  = ((\MUX_B_extsgn_ALU|m_out[26]~42_combout  $ (\MUX_A_ALU|m_out[26]~26_combout  $ (\ULA|tmp[25]~51 )))) # (GND)
// \ULA|tmp[26]~53  = CARRY((\MUX_B_extsgn_ALU|m_out[26]~42_combout  & (\MUX_A_ALU|m_out[26]~26_combout  & !\ULA|tmp[25]~51 )) # (!\MUX_B_extsgn_ALU|m_out[26]~42_combout  & ((\MUX_A_ALU|m_out[26]~26_combout ) # (!\ULA|tmp[25]~51 ))))

	.dataa(\MUX_B_extsgn_ALU|m_out[26]~42_combout ),
	.datab(\MUX_A_ALU|m_out[26]~26_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ULA|tmp[25]~51 ),
	.combout(\ULA|tmp[26]~52_combout ),
	.cout(\ULA|tmp[26]~53 ));
// synopsys translate_off
defparam \ULA|tmp[26]~52 .lut_mask = 16'h964D;
defparam \ULA|tmp[26]~52 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ULA|tmp[27]~54 (
// Equation(s):
// \ULA|tmp[27]~54_combout  = (\MUX_B_extsgn_ALU|m_out[27]~43_combout  & ((\MUX_A_ALU|m_out[27]~27_combout  & (!\ULA|tmp[26]~53 )) # (!\MUX_A_ALU|m_out[27]~27_combout  & ((\ULA|tmp[26]~53 ) # (GND))))) # (!\MUX_B_extsgn_ALU|m_out[27]~43_combout  & 
// ((\MUX_A_ALU|m_out[27]~27_combout  & (\ULA|tmp[26]~53  & VCC)) # (!\MUX_A_ALU|m_out[27]~27_combout  & (!\ULA|tmp[26]~53 ))))
// \ULA|tmp[27]~55  = CARRY((\MUX_B_extsgn_ALU|m_out[27]~43_combout  & ((!\ULA|tmp[26]~53 ) # (!\MUX_A_ALU|m_out[27]~27_combout ))) # (!\MUX_B_extsgn_ALU|m_out[27]~43_combout  & (!\MUX_A_ALU|m_out[27]~27_combout  & !\ULA|tmp[26]~53 )))

	.dataa(\MUX_B_extsgn_ALU|m_out[27]~43_combout ),
	.datab(\MUX_A_ALU|m_out[27]~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ULA|tmp[26]~53 ),
	.combout(\ULA|tmp[27]~54_combout ),
	.cout(\ULA|tmp[27]~55 ));
// synopsys translate_off
defparam \ULA|tmp[27]~54 .lut_mask = 16'h692B;
defparam \ULA|tmp[27]~54 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ULA|tmp[28]~56 (
// Equation(s):
// \ULA|tmp[28]~56_combout  = ((\MUX_B_extsgn_ALU|m_out[28]~44_combout  $ (\MUX_A_ALU|m_out[28]~28_combout  $ (\ULA|tmp[27]~55 )))) # (GND)
// \ULA|tmp[28]~57  = CARRY((\MUX_B_extsgn_ALU|m_out[28]~44_combout  & (\MUX_A_ALU|m_out[28]~28_combout  & !\ULA|tmp[27]~55 )) # (!\MUX_B_extsgn_ALU|m_out[28]~44_combout  & ((\MUX_A_ALU|m_out[28]~28_combout ) # (!\ULA|tmp[27]~55 ))))

	.dataa(\MUX_B_extsgn_ALU|m_out[28]~44_combout ),
	.datab(\MUX_A_ALU|m_out[28]~28_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ULA|tmp[27]~55 ),
	.combout(\ULA|tmp[28]~56_combout ),
	.cout(\ULA|tmp[28]~57 ));
// synopsys translate_off
defparam \ULA|tmp[28]~56 .lut_mask = 16'h964D;
defparam \ULA|tmp[28]~56 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ULA|tmp[29]~58 (
// Equation(s):
// \ULA|tmp[29]~58_combout  = (\MUX_B_extsgn_ALU|m_out[29]~45_combout  & ((\MUX_A_ALU|m_out[29]~29_combout  & (!\ULA|tmp[28]~57 )) # (!\MUX_A_ALU|m_out[29]~29_combout  & ((\ULA|tmp[28]~57 ) # (GND))))) # (!\MUX_B_extsgn_ALU|m_out[29]~45_combout  & 
// ((\MUX_A_ALU|m_out[29]~29_combout  & (\ULA|tmp[28]~57  & VCC)) # (!\MUX_A_ALU|m_out[29]~29_combout  & (!\ULA|tmp[28]~57 ))))
// \ULA|tmp[29]~59  = CARRY((\MUX_B_extsgn_ALU|m_out[29]~45_combout  & ((!\ULA|tmp[28]~57 ) # (!\MUX_A_ALU|m_out[29]~29_combout ))) # (!\MUX_B_extsgn_ALU|m_out[29]~45_combout  & (!\MUX_A_ALU|m_out[29]~29_combout  & !\ULA|tmp[28]~57 )))

	.dataa(\MUX_B_extsgn_ALU|m_out[29]~45_combout ),
	.datab(\MUX_A_ALU|m_out[29]~29_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ULA|tmp[28]~57 ),
	.combout(\ULA|tmp[29]~58_combout ),
	.cout(\ULA|tmp[29]~59 ));
// synopsys translate_off
defparam \ULA|tmp[29]~58 .lut_mask = 16'h692B;
defparam \ULA|tmp[29]~58 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ULA|tmp[30]~60 (
// Equation(s):
// \ULA|tmp[30]~60_combout  = ((\MUX_B_extsgn_ALU|m_out[30]~46_combout  $ (\MUX_A_ALU|m_out[30]~30_combout  $ (\ULA|tmp[29]~59 )))) # (GND)
// \ULA|tmp[30]~61  = CARRY((\MUX_B_extsgn_ALU|m_out[30]~46_combout  & (\MUX_A_ALU|m_out[30]~30_combout  & !\ULA|tmp[29]~59 )) # (!\MUX_B_extsgn_ALU|m_out[30]~46_combout  & ((\MUX_A_ALU|m_out[30]~30_combout ) # (!\ULA|tmp[29]~59 ))))

	.dataa(\MUX_B_extsgn_ALU|m_out[30]~46_combout ),
	.datab(\MUX_A_ALU|m_out[30]~30_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ULA|tmp[29]~59 ),
	.combout(\ULA|tmp[30]~60_combout ),
	.cout(\ULA|tmp[30]~61 ));
// synopsys translate_off
defparam \ULA|tmp[30]~60 .lut_mask = 16'h964D;
defparam \ULA|tmp[30]~60 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Add1~0 (
// Equation(s):
// \ULA|Add1~0_combout  = (\MUX_B_extsgn_ALU|m_out[0]~2_combout  & (\MUX_A_ALU|m_out[0]~0_combout  $ (VCC))) # (!\MUX_B_extsgn_ALU|m_out[0]~2_combout  & (\MUX_A_ALU|m_out[0]~0_combout  & VCC))
// \ULA|Add1~1  = CARRY((\MUX_B_extsgn_ALU|m_out[0]~2_combout  & \MUX_A_ALU|m_out[0]~0_combout ))

	.dataa(\MUX_B_extsgn_ALU|m_out[0]~2_combout ),
	.datab(\MUX_A_ALU|m_out[0]~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ULA|Add1~0_combout ),
	.cout(\ULA|Add1~1 ));
// synopsys translate_off
defparam \ULA|Add1~0 .lut_mask = 16'h6688;
defparam \ULA|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Add1~4 (
// Equation(s):
// \ULA|Add1~4_combout  = ((\MUX_B_extsgn_ALU|m_out[2]~48_combout  $ (\MUX_A_ALU|m_out[2]~2_combout  $ (!\ULA|Add1~3 )))) # (GND)
// \ULA|Add1~5  = CARRY((\MUX_B_extsgn_ALU|m_out[2]~48_combout  & ((\MUX_A_ALU|m_out[2]~2_combout ) # (!\ULA|Add1~3 ))) # (!\MUX_B_extsgn_ALU|m_out[2]~48_combout  & (\MUX_A_ALU|m_out[2]~2_combout  & !\ULA|Add1~3 )))

	.dataa(\MUX_B_extsgn_ALU|m_out[2]~48_combout ),
	.datab(\MUX_A_ALU|m_out[2]~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ULA|Add1~3 ),
	.combout(\ULA|Add1~4_combout ),
	.cout(\ULA|Add1~5 ));
// synopsys translate_off
defparam \ULA|Add1~4 .lut_mask = 16'h698E;
defparam \ULA|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Add1~8 (
// Equation(s):
// \ULA|Add1~8_combout  = ((\MUX_B_extsgn_ALU|m_out[4]~8_combout  $ (\MUX_A_ALU|m_out[4]~4_combout  $ (!\ULA|Add1~7 )))) # (GND)
// \ULA|Add1~9  = CARRY((\MUX_B_extsgn_ALU|m_out[4]~8_combout  & ((\MUX_A_ALU|m_out[4]~4_combout ) # (!\ULA|Add1~7 ))) # (!\MUX_B_extsgn_ALU|m_out[4]~8_combout  & (\MUX_A_ALU|m_out[4]~4_combout  & !\ULA|Add1~7 )))

	.dataa(\MUX_B_extsgn_ALU|m_out[4]~8_combout ),
	.datab(\MUX_A_ALU|m_out[4]~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ULA|Add1~7 ),
	.combout(\ULA|Add1~8_combout ),
	.cout(\ULA|Add1~9 ));
// synopsys translate_off
defparam \ULA|Add1~8 .lut_mask = 16'h698E;
defparam \ULA|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Add1~10 (
// Equation(s):
// \ULA|Add1~10_combout  = (\MUX_B_extsgn_ALU|m_out[5]~10_combout  & ((\MUX_A_ALU|m_out[5]~5_combout  & (\ULA|Add1~9  & VCC)) # (!\MUX_A_ALU|m_out[5]~5_combout  & (!\ULA|Add1~9 )))) # (!\MUX_B_extsgn_ALU|m_out[5]~10_combout  & ((\MUX_A_ALU|m_out[5]~5_combout 
//  & (!\ULA|Add1~9 )) # (!\MUX_A_ALU|m_out[5]~5_combout  & ((\ULA|Add1~9 ) # (GND)))))
// \ULA|Add1~11  = CARRY((\MUX_B_extsgn_ALU|m_out[5]~10_combout  & (!\MUX_A_ALU|m_out[5]~5_combout  & !\ULA|Add1~9 )) # (!\MUX_B_extsgn_ALU|m_out[5]~10_combout  & ((!\ULA|Add1~9 ) # (!\MUX_A_ALU|m_out[5]~5_combout ))))

	.dataa(\MUX_B_extsgn_ALU|m_out[5]~10_combout ),
	.datab(\MUX_A_ALU|m_out[5]~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ULA|Add1~9 ),
	.combout(\ULA|Add1~10_combout ),
	.cout(\ULA|Add1~11 ));
// synopsys translate_off
defparam \ULA|Add1~10 .lut_mask = 16'h9617;
defparam \ULA|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Add1~12 (
// Equation(s):
// \ULA|Add1~12_combout  = ((\MUX_B_extsgn_ALU|m_out[6]~12_combout  $ (\MUX_A_ALU|m_out[6]~6_combout  $ (!\ULA|Add1~11 )))) # (GND)
// \ULA|Add1~13  = CARRY((\MUX_B_extsgn_ALU|m_out[6]~12_combout  & ((\MUX_A_ALU|m_out[6]~6_combout ) # (!\ULA|Add1~11 ))) # (!\MUX_B_extsgn_ALU|m_out[6]~12_combout  & (\MUX_A_ALU|m_out[6]~6_combout  & !\ULA|Add1~11 )))

	.dataa(\MUX_B_extsgn_ALU|m_out[6]~12_combout ),
	.datab(\MUX_A_ALU|m_out[6]~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ULA|Add1~11 ),
	.combout(\ULA|Add1~12_combout ),
	.cout(\ULA|Add1~13 ));
// synopsys translate_off
defparam \ULA|Add1~12 .lut_mask = 16'h698E;
defparam \ULA|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Add1~14 (
// Equation(s):
// \ULA|Add1~14_combout  = (\MUX_B_extsgn_ALU|m_out[7]~14_combout  & ((\MUX_A_ALU|m_out[7]~7_combout  & (\ULA|Add1~13  & VCC)) # (!\MUX_A_ALU|m_out[7]~7_combout  & (!\ULA|Add1~13 )))) # (!\MUX_B_extsgn_ALU|m_out[7]~14_combout  & 
// ((\MUX_A_ALU|m_out[7]~7_combout  & (!\ULA|Add1~13 )) # (!\MUX_A_ALU|m_out[7]~7_combout  & ((\ULA|Add1~13 ) # (GND)))))
// \ULA|Add1~15  = CARRY((\MUX_B_extsgn_ALU|m_out[7]~14_combout  & (!\MUX_A_ALU|m_out[7]~7_combout  & !\ULA|Add1~13 )) # (!\MUX_B_extsgn_ALU|m_out[7]~14_combout  & ((!\ULA|Add1~13 ) # (!\MUX_A_ALU|m_out[7]~7_combout ))))

	.dataa(\MUX_B_extsgn_ALU|m_out[7]~14_combout ),
	.datab(\MUX_A_ALU|m_out[7]~7_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ULA|Add1~13 ),
	.combout(\ULA|Add1~14_combout ),
	.cout(\ULA|Add1~15 ));
// synopsys translate_off
defparam \ULA|Add1~14 .lut_mask = 16'h9617;
defparam \ULA|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Add1~18 (
// Equation(s):
// \ULA|Add1~18_combout  = (\MUX_B_extsgn_ALU|m_out[9]~18_combout  & ((\MUX_A_ALU|m_out[9]~9_combout  & (\ULA|Add1~17  & VCC)) # (!\MUX_A_ALU|m_out[9]~9_combout  & (!\ULA|Add1~17 )))) # (!\MUX_B_extsgn_ALU|m_out[9]~18_combout  & 
// ((\MUX_A_ALU|m_out[9]~9_combout  & (!\ULA|Add1~17 )) # (!\MUX_A_ALU|m_out[9]~9_combout  & ((\ULA|Add1~17 ) # (GND)))))
// \ULA|Add1~19  = CARRY((\MUX_B_extsgn_ALU|m_out[9]~18_combout  & (!\MUX_A_ALU|m_out[9]~9_combout  & !\ULA|Add1~17 )) # (!\MUX_B_extsgn_ALU|m_out[9]~18_combout  & ((!\ULA|Add1~17 ) # (!\MUX_A_ALU|m_out[9]~9_combout ))))

	.dataa(\MUX_B_extsgn_ALU|m_out[9]~18_combout ),
	.datab(\MUX_A_ALU|m_out[9]~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ULA|Add1~17 ),
	.combout(\ULA|Add1~18_combout ),
	.cout(\ULA|Add1~19 ));
// synopsys translate_off
defparam \ULA|Add1~18 .lut_mask = 16'h9617;
defparam \ULA|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Add1~22 (
// Equation(s):
// \ULA|Add1~22_combout  = (\MUX_B_extsgn_ALU|m_out[11]~22_combout  & ((\MUX_A_ALU|m_out[11]~11_combout  & (\ULA|Add1~21  & VCC)) # (!\MUX_A_ALU|m_out[11]~11_combout  & (!\ULA|Add1~21 )))) # (!\MUX_B_extsgn_ALU|m_out[11]~22_combout  & 
// ((\MUX_A_ALU|m_out[11]~11_combout  & (!\ULA|Add1~21 )) # (!\MUX_A_ALU|m_out[11]~11_combout  & ((\ULA|Add1~21 ) # (GND)))))
// \ULA|Add1~23  = CARRY((\MUX_B_extsgn_ALU|m_out[11]~22_combout  & (!\MUX_A_ALU|m_out[11]~11_combout  & !\ULA|Add1~21 )) # (!\MUX_B_extsgn_ALU|m_out[11]~22_combout  & ((!\ULA|Add1~21 ) # (!\MUX_A_ALU|m_out[11]~11_combout ))))

	.dataa(\MUX_B_extsgn_ALU|m_out[11]~22_combout ),
	.datab(\MUX_A_ALU|m_out[11]~11_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ULA|Add1~21 ),
	.combout(\ULA|Add1~22_combout ),
	.cout(\ULA|Add1~23 ));
// synopsys translate_off
defparam \ULA|Add1~22 .lut_mask = 16'h9617;
defparam \ULA|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Add1~26 (
// Equation(s):
// \ULA|Add1~26_combout  = (\MUX_B_extsgn_ALU|m_out[13]~26_combout  & ((\MUX_A_ALU|m_out[13]~13_combout  & (\ULA|Add1~25  & VCC)) # (!\MUX_A_ALU|m_out[13]~13_combout  & (!\ULA|Add1~25 )))) # (!\MUX_B_extsgn_ALU|m_out[13]~26_combout  & 
// ((\MUX_A_ALU|m_out[13]~13_combout  & (!\ULA|Add1~25 )) # (!\MUX_A_ALU|m_out[13]~13_combout  & ((\ULA|Add1~25 ) # (GND)))))
// \ULA|Add1~27  = CARRY((\MUX_B_extsgn_ALU|m_out[13]~26_combout  & (!\MUX_A_ALU|m_out[13]~13_combout  & !\ULA|Add1~25 )) # (!\MUX_B_extsgn_ALU|m_out[13]~26_combout  & ((!\ULA|Add1~25 ) # (!\MUX_A_ALU|m_out[13]~13_combout ))))

	.dataa(\MUX_B_extsgn_ALU|m_out[13]~26_combout ),
	.datab(\MUX_A_ALU|m_out[13]~13_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ULA|Add1~25 ),
	.combout(\ULA|Add1~26_combout ),
	.cout(\ULA|Add1~27 ));
// synopsys translate_off
defparam \ULA|Add1~26 .lut_mask = 16'h9617;
defparam \ULA|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Add1~30 (
// Equation(s):
// \ULA|Add1~30_combout  = (\MUX_B_extsgn_ALU|m_out[15]~30_combout  & ((\MUX_A_ALU|m_out[15]~15_combout  & (\ULA|Add1~29  & VCC)) # (!\MUX_A_ALU|m_out[15]~15_combout  & (!\ULA|Add1~29 )))) # (!\MUX_B_extsgn_ALU|m_out[15]~30_combout  & 
// ((\MUX_A_ALU|m_out[15]~15_combout  & (!\ULA|Add1~29 )) # (!\MUX_A_ALU|m_out[15]~15_combout  & ((\ULA|Add1~29 ) # (GND)))))
// \ULA|Add1~31  = CARRY((\MUX_B_extsgn_ALU|m_out[15]~30_combout  & (!\MUX_A_ALU|m_out[15]~15_combout  & !\ULA|Add1~29 )) # (!\MUX_B_extsgn_ALU|m_out[15]~30_combout  & ((!\ULA|Add1~29 ) # (!\MUX_A_ALU|m_out[15]~15_combout ))))

	.dataa(\MUX_B_extsgn_ALU|m_out[15]~30_combout ),
	.datab(\MUX_A_ALU|m_out[15]~15_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ULA|Add1~29 ),
	.combout(\ULA|Add1~30_combout ),
	.cout(\ULA|Add1~31 ));
// synopsys translate_off
defparam \ULA|Add1~30 .lut_mask = 16'h9617;
defparam \ULA|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Add1~60 (
// Equation(s):
// \ULA|Add1~60_combout  = ((\MUX_B_extsgn_ALU|m_out[30]~46_combout  $ (\MUX_A_ALU|m_out[30]~30_combout  $ (!\ULA|Add1~59 )))) # (GND)
// \ULA|Add1~61  = CARRY((\MUX_B_extsgn_ALU|m_out[30]~46_combout  & ((\MUX_A_ALU|m_out[30]~30_combout ) # (!\ULA|Add1~59 ))) # (!\MUX_B_extsgn_ALU|m_out[30]~46_combout  & (\MUX_A_ALU|m_out[30]~30_combout  & !\ULA|Add1~59 )))

	.dataa(\MUX_B_extsgn_ALU|m_out[30]~46_combout ),
	.datab(\MUX_A_ALU|m_out[30]~30_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ULA|Add1~59 ),
	.combout(\ULA|Add1~60_combout ),
	.cout(\ULA|Add1~61 ));
// synopsys translate_off
defparam \ULA|Add1~60 .lut_mask = 16'h698E;
defparam \ULA|Add1~60 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_ram_block \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\Controladora|WideOr2~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(!\Controladora|pstate.fetch_st~_wirecell_combout ),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MUX2_RI_BR|m_out[0]~0_combout }),
	.portaaddr({\MUX1_RI_BR|m_out[4]~4_combout ,\MUX1_RI_BR|m_out[3]~3_combout ,\MUX1_RI_BR|m_out[2]~2_combout ,\MUX1_RI_BR|m_out[1]~1_combout ,\MUX1_RI_BR|m_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Memoria|altsyncram_component|auto_generated|q_a [25],\Memoria|altsyncram_component|auto_generated|q_a [24],\Memoria|altsyncram_component|auto_generated|q_a [23],\Memoria|altsyncram_component|auto_generated|q_a [22],\Memoria|altsyncram_component|auto_generated|q_a [21]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "breg:Banco_de_Registradores|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ALTSYNCRAM";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \REG_A|sr_out[0]~0 (
// Equation(s):
// \REG_A|sr_out[0]~0_combout  = (\Banco_de_Registradores|breg32~38_regout  & ((\Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (!\Banco_de_Registradores|breg32~38_regout  & (\Banco_de_Registradores|breg32~39_regout ))

	.dataa(\Banco_de_Registradores|breg32~39_regout ),
	.datab(\Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datac(vcc),
	.datad(\Banco_de_Registradores|breg32~38_regout ),
	.cin(gnd),
	.combout(\REG_A|sr_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|sr_out[0]~0 .lut_mask = 16'hCCAA;
defparam \REG_A|sr_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\Controladora|WideOr2~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(!\Controladora|pstate.fetch_st~_wirecell_combout ),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MUX2_RI_BR|m_out[1]~1_combout }),
	.portaaddr({\MUX1_RI_BR|m_out[4]~4_combout ,\MUX1_RI_BR|m_out[3]~3_combout ,\MUX1_RI_BR|m_out[2]~2_combout ,\MUX1_RI_BR|m_out[1]~1_combout ,\MUX1_RI_BR|m_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Memoria|altsyncram_component|auto_generated|q_a [25],\Memoria|altsyncram_component|auto_generated|q_a [24],\Memoria|altsyncram_component|auto_generated|q_a [23],\Memoria|altsyncram_component|auto_generated|q_a [22],\Memoria|altsyncram_component|auto_generated|q_a [21]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "breg:Banco_de_Registradores|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ALTSYNCRAM";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a1 .port_a_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a1 .port_b_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a1 .port_b_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M4K";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a1 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \REG_A|sr_out[1]~1 (
// Equation(s):
// \REG_A|sr_out[1]~1_combout  = (\Banco_de_Registradores|breg32~38_regout  & ((\Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a1~portbdataout ))) # (!\Banco_de_Registradores|breg32~38_regout  & (\Banco_de_Registradores|breg32~40_regout ))

	.dataa(\Banco_de_Registradores|breg32~40_regout ),
	.datab(\Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datac(vcc),
	.datad(\Banco_de_Registradores|breg32~38_regout ),
	.cin(gnd),
	.combout(\REG_A|sr_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|sr_out[1]~1 .lut_mask = 16'hCCAA;
defparam \REG_A|sr_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\Controladora|WideOr2~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(!\Controladora|pstate.fetch_st~_wirecell_combout ),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MUX2_RI_BR|m_out[2]~2_combout }),
	.portaaddr({\MUX1_RI_BR|m_out[4]~4_combout ,\MUX1_RI_BR|m_out[3]~3_combout ,\MUX1_RI_BR|m_out[2]~2_combout ,\MUX1_RI_BR|m_out[1]~1_combout ,\MUX1_RI_BR|m_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Memoria|altsyncram_component|auto_generated|q_a [25],\Memoria|altsyncram_component|auto_generated|q_a [24],\Memoria|altsyncram_component|auto_generated|q_a [23],\Memoria|altsyncram_component|auto_generated|q_a [22],\Memoria|altsyncram_component|auto_generated|q_a [21]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "breg:Banco_de_Registradores|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ALTSYNCRAM";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a2 .port_a_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a2 .port_b_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a2 .port_b_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M4K";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a2 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \REG_A|sr_out[2]~2 (
// Equation(s):
// \REG_A|sr_out[2]~2_combout  = (\Banco_de_Registradores|breg32~38_regout  & ((\Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a2~portbdataout ))) # (!\Banco_de_Registradores|breg32~38_regout  & (\Banco_de_Registradores|breg32~41_regout ))

	.dataa(\Banco_de_Registradores|breg32~41_regout ),
	.datab(\Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datac(vcc),
	.datad(\Banco_de_Registradores|breg32~38_regout ),
	.cin(gnd),
	.combout(\REG_A|sr_out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|sr_out[2]~2 .lut_mask = 16'hCCAA;
defparam \REG_A|sr_out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\Controladora|WideOr2~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(!\Controladora|pstate.fetch_st~_wirecell_combout ),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MUX2_RI_BR|m_out[3]~3_combout }),
	.portaaddr({\MUX1_RI_BR|m_out[4]~4_combout ,\MUX1_RI_BR|m_out[3]~3_combout ,\MUX1_RI_BR|m_out[2]~2_combout ,\MUX1_RI_BR|m_out[1]~1_combout ,\MUX1_RI_BR|m_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Memoria|altsyncram_component|auto_generated|q_a [25],\Memoria|altsyncram_component|auto_generated|q_a [24],\Memoria|altsyncram_component|auto_generated|q_a [23],\Memoria|altsyncram_component|auto_generated|q_a [22],\Memoria|altsyncram_component|auto_generated|q_a [21]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "breg:Banco_de_Registradores|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ALTSYNCRAM";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a3 .port_a_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a3 .port_a_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a3 .port_b_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a3 .port_b_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M4K";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a3 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \REG_A|sr_out[3]~3 (
// Equation(s):
// \REG_A|sr_out[3]~3_combout  = (\Banco_de_Registradores|breg32~38_regout  & ((\Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a3~portbdataout ))) # (!\Banco_de_Registradores|breg32~38_regout  & (\Banco_de_Registradores|breg32~42_regout ))

	.dataa(\Banco_de_Registradores|breg32~42_regout ),
	.datab(\Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datac(vcc),
	.datad(\Banco_de_Registradores|breg32~38_regout ),
	.cin(gnd),
	.combout(\REG_A|sr_out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|sr_out[3]~3 .lut_mask = 16'hCCAA;
defparam \REG_A|sr_out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\Controladora|WideOr2~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(!\Controladora|pstate.fetch_st~_wirecell_combout ),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MUX2_RI_BR|m_out[4]~4_combout }),
	.portaaddr({\MUX1_RI_BR|m_out[4]~4_combout ,\MUX1_RI_BR|m_out[3]~3_combout ,\MUX1_RI_BR|m_out[2]~2_combout ,\MUX1_RI_BR|m_out[1]~1_combout ,\MUX1_RI_BR|m_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Memoria|altsyncram_component|auto_generated|q_a [25],\Memoria|altsyncram_component|auto_generated|q_a [24],\Memoria|altsyncram_component|auto_generated|q_a [23],\Memoria|altsyncram_component|auto_generated|q_a [22],\Memoria|altsyncram_component|auto_generated|q_a [21]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "breg:Banco_de_Registradores|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ALTSYNCRAM";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a4 .port_a_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a4 .port_b_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a4 .port_b_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M4K";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a4 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \REG_A|sr_out[4]~4 (
// Equation(s):
// \REG_A|sr_out[4]~4_combout  = (\Banco_de_Registradores|breg32~38_regout  & ((\Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a4~portbdataout ))) # (!\Banco_de_Registradores|breg32~38_regout  & (\Banco_de_Registradores|breg32~43_regout ))

	.dataa(\Banco_de_Registradores|breg32~43_regout ),
	.datab(\Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.datac(vcc),
	.datad(\Banco_de_Registradores|breg32~38_regout ),
	.cin(gnd),
	.combout(\REG_A|sr_out[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|sr_out[4]~4 .lut_mask = 16'hCCAA;
defparam \REG_A|sr_out[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\Controladora|WideOr2~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(!\Controladora|pstate.fetch_st~_wirecell_combout ),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MUX2_RI_BR|m_out[5]~5_combout }),
	.portaaddr({\MUX1_RI_BR|m_out[4]~4_combout ,\MUX1_RI_BR|m_out[3]~3_combout ,\MUX1_RI_BR|m_out[2]~2_combout ,\MUX1_RI_BR|m_out[1]~1_combout ,\MUX1_RI_BR|m_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Memoria|altsyncram_component|auto_generated|q_a [25],\Memoria|altsyncram_component|auto_generated|q_a [24],\Memoria|altsyncram_component|auto_generated|q_a [23],\Memoria|altsyncram_component|auto_generated|q_a [22],\Memoria|altsyncram_component|auto_generated|q_a [21]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "breg:Banco_de_Registradores|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ALTSYNCRAM";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a5 .port_a_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a5 .port_b_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a5 .port_b_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M4K";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a5 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \REG_A|sr_out[5]~5 (
// Equation(s):
// \REG_A|sr_out[5]~5_combout  = (\Banco_de_Registradores|breg32~38_regout  & ((\Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a5~portbdataout ))) # (!\Banco_de_Registradores|breg32~38_regout  & (\Banco_de_Registradores|breg32~44_regout ))

	.dataa(\Banco_de_Registradores|breg32~44_regout ),
	.datab(\Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.datac(vcc),
	.datad(\Banco_de_Registradores|breg32~38_regout ),
	.cin(gnd),
	.combout(\REG_A|sr_out[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|sr_out[5]~5 .lut_mask = 16'hCCAA;
defparam \REG_A|sr_out[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\Controladora|WideOr2~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(!\Controladora|pstate.fetch_st~_wirecell_combout ),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MUX2_RI_BR|m_out[6]~6_combout }),
	.portaaddr({\MUX1_RI_BR|m_out[4]~4_combout ,\MUX1_RI_BR|m_out[3]~3_combout ,\MUX1_RI_BR|m_out[2]~2_combout ,\MUX1_RI_BR|m_out[1]~1_combout ,\MUX1_RI_BR|m_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Memoria|altsyncram_component|auto_generated|q_a [25],\Memoria|altsyncram_component|auto_generated|q_a [24],\Memoria|altsyncram_component|auto_generated|q_a [23],\Memoria|altsyncram_component|auto_generated|q_a [22],\Memoria|altsyncram_component|auto_generated|q_a [21]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "breg:Banco_de_Registradores|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ALTSYNCRAM";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a6 .port_a_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a6 .port_a_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a6 .port_b_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a6 .port_b_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M4K";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a6 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \REG_A|sr_out[6]~6 (
// Equation(s):
// \REG_A|sr_out[6]~6_combout  = (\Banco_de_Registradores|breg32~38_regout  & ((\Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a6~portbdataout ))) # (!\Banco_de_Registradores|breg32~38_regout  & (\Banco_de_Registradores|breg32~45_regout ))

	.dataa(\Banco_de_Registradores|breg32~45_regout ),
	.datab(\Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.datac(vcc),
	.datad(\Banco_de_Registradores|breg32~38_regout ),
	.cin(gnd),
	.combout(\REG_A|sr_out[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|sr_out[6]~6 .lut_mask = 16'hCCAA;
defparam \REG_A|sr_out[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\Controladora|WideOr2~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(!\Controladora|pstate.fetch_st~_wirecell_combout ),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MUX2_RI_BR|m_out[7]~7_combout }),
	.portaaddr({\MUX1_RI_BR|m_out[4]~4_combout ,\MUX1_RI_BR|m_out[3]~3_combout ,\MUX1_RI_BR|m_out[2]~2_combout ,\MUX1_RI_BR|m_out[1]~1_combout ,\MUX1_RI_BR|m_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Memoria|altsyncram_component|auto_generated|q_a [25],\Memoria|altsyncram_component|auto_generated|q_a [24],\Memoria|altsyncram_component|auto_generated|q_a [23],\Memoria|altsyncram_component|auto_generated|q_a [22],\Memoria|altsyncram_component|auto_generated|q_a [21]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "breg:Banco_de_Registradores|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ALTSYNCRAM";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a7 .port_a_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a7 .port_a_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a7 .port_b_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a7 .port_b_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M4K";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a7 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \REG_A|sr_out[7]~7 (
// Equation(s):
// \REG_A|sr_out[7]~7_combout  = (\Banco_de_Registradores|breg32~38_regout  & ((\Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a7~portbdataout ))) # (!\Banco_de_Registradores|breg32~38_regout  & (\Banco_de_Registradores|breg32~46_regout ))

	.dataa(\Banco_de_Registradores|breg32~46_regout ),
	.datab(\Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.datac(vcc),
	.datad(\Banco_de_Registradores|breg32~38_regout ),
	.cin(gnd),
	.combout(\REG_A|sr_out[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|sr_out[7]~7 .lut_mask = 16'hCCAA;
defparam \REG_A|sr_out[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\Controladora|WideOr2~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(!\Controladora|pstate.fetch_st~_wirecell_combout ),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MUX2_RI_BR|m_out[9]~9_combout }),
	.portaaddr({\MUX1_RI_BR|m_out[4]~4_combout ,\MUX1_RI_BR|m_out[3]~3_combout ,\MUX1_RI_BR|m_out[2]~2_combout ,\MUX1_RI_BR|m_out[1]~1_combout ,\MUX1_RI_BR|m_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Memoria|altsyncram_component|auto_generated|q_a [25],\Memoria|altsyncram_component|auto_generated|q_a [24],\Memoria|altsyncram_component|auto_generated|q_a [23],\Memoria|altsyncram_component|auto_generated|q_a [22],\Memoria|altsyncram_component|auto_generated|q_a [21]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "breg:Banco_de_Registradores|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ALTSYNCRAM";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a9 .port_a_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a9 .port_a_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a9 .port_b_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a9 .port_b_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M4K";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a9 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \REG_A|sr_out[9]~9 (
// Equation(s):
// \REG_A|sr_out[9]~9_combout  = (\Banco_de_Registradores|breg32~38_regout  & ((\Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a9~portbdataout ))) # (!\Banco_de_Registradores|breg32~38_regout  & (\Banco_de_Registradores|breg32~48_regout ))

	.dataa(\Banco_de_Registradores|breg32~48_regout ),
	.datab(\Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.datac(vcc),
	.datad(\Banco_de_Registradores|breg32~38_regout ),
	.cin(gnd),
	.combout(\REG_A|sr_out[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|sr_out[9]~9 .lut_mask = 16'hCCAA;
defparam \REG_A|sr_out[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\Controladora|WideOr2~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(!\Controladora|pstate.fetch_st~_wirecell_combout ),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MUX2_RI_BR|m_out[10]~10_combout }),
	.portaaddr({\MUX1_RI_BR|m_out[4]~4_combout ,\MUX1_RI_BR|m_out[3]~3_combout ,\MUX1_RI_BR|m_out[2]~2_combout ,\MUX1_RI_BR|m_out[1]~1_combout ,\MUX1_RI_BR|m_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Memoria|altsyncram_component|auto_generated|q_a [25],\Memoria|altsyncram_component|auto_generated|q_a [24],\Memoria|altsyncram_component|auto_generated|q_a [23],\Memoria|altsyncram_component|auto_generated|q_a [22],\Memoria|altsyncram_component|auto_generated|q_a [21]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "breg:Banco_de_Registradores|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ALTSYNCRAM";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a10 .port_a_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a10 .port_a_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a10 .port_b_address_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a10 .port_b_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a10 .port_b_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a10 .port_b_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M4K";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a10 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \REG_A|sr_out[10]~10 (
// Equation(s):
// \REG_A|sr_out[10]~10_combout  = (\Banco_de_Registradores|breg32~38_regout  & ((\Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a10~portbdataout ))) # (!\Banco_de_Registradores|breg32~38_regout  & (\Banco_de_Registradores|breg32~49_regout ))

	.dataa(\Banco_de_Registradores|breg32~49_regout ),
	.datab(\Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a10~portbdataout ),
	.datac(vcc),
	.datad(\Banco_de_Registradores|breg32~38_regout ),
	.cin(gnd),
	.combout(\REG_A|sr_out[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|sr_out[10]~10 .lut_mask = 16'hCCAA;
defparam \REG_A|sr_out[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a11 (
	.portawe(\Controladora|WideOr2~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(!\Controladora|pstate.fetch_st~_wirecell_combout ),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MUX2_RI_BR|m_out[11]~11_combout }),
	.portaaddr({\MUX1_RI_BR|m_out[4]~4_combout ,\MUX1_RI_BR|m_out[3]~3_combout ,\MUX1_RI_BR|m_out[2]~2_combout ,\MUX1_RI_BR|m_out[1]~1_combout ,\MUX1_RI_BR|m_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Memoria|altsyncram_component|auto_generated|q_a [25],\Memoria|altsyncram_component|auto_generated|q_a [24],\Memoria|altsyncram_component|auto_generated|q_a [23],\Memoria|altsyncram_component|auto_generated|q_a [22],\Memoria|altsyncram_component|auto_generated|q_a [21]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "breg:Banco_de_Registradores|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ALTSYNCRAM";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a11 .port_a_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a11 .port_a_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a11 .port_b_address_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a11 .port_b_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a11 .port_b_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a11 .port_b_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M4K";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a11 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \REG_A|sr_out[11]~11 (
// Equation(s):
// \REG_A|sr_out[11]~11_combout  = (\Banco_de_Registradores|breg32~38_regout  & ((\Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a11~portbdataout ))) # (!\Banco_de_Registradores|breg32~38_regout  & (\Banco_de_Registradores|breg32~50_regout ))

	.dataa(\Banco_de_Registradores|breg32~50_regout ),
	.datab(\Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a11~portbdataout ),
	.datac(vcc),
	.datad(\Banco_de_Registradores|breg32~38_regout ),
	.cin(gnd),
	.combout(\REG_A|sr_out[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|sr_out[11]~11 .lut_mask = 16'hCCAA;
defparam \REG_A|sr_out[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\Controladora|WideOr2~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(!\Controladora|pstate.fetch_st~_wirecell_combout ),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MUX2_RI_BR|m_out[12]~12_combout }),
	.portaaddr({\MUX1_RI_BR|m_out[4]~4_combout ,\MUX1_RI_BR|m_out[3]~3_combout ,\MUX1_RI_BR|m_out[2]~2_combout ,\MUX1_RI_BR|m_out[1]~1_combout ,\MUX1_RI_BR|m_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Memoria|altsyncram_component|auto_generated|q_a [25],\Memoria|altsyncram_component|auto_generated|q_a [24],\Memoria|altsyncram_component|auto_generated|q_a [23],\Memoria|altsyncram_component|auto_generated|q_a [22],\Memoria|altsyncram_component|auto_generated|q_a [21]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "breg:Banco_de_Registradores|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ALTSYNCRAM";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a12 .port_a_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a12 .port_a_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a12 .port_b_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a12 .port_b_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M4K";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a12 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \REG_A|sr_out[12]~12 (
// Equation(s):
// \REG_A|sr_out[12]~12_combout  = (\Banco_de_Registradores|breg32~38_regout  & ((\Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a12~portbdataout ))) # (!\Banco_de_Registradores|breg32~38_regout  & (\Banco_de_Registradores|breg32~51_regout ))

	.dataa(\Banco_de_Registradores|breg32~51_regout ),
	.datab(\Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a12~portbdataout ),
	.datac(vcc),
	.datad(\Banco_de_Registradores|breg32~38_regout ),
	.cin(gnd),
	.combout(\REG_A|sr_out[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|sr_out[12]~12 .lut_mask = 16'hCCAA;
defparam \REG_A|sr_out[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\Controladora|WideOr2~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(!\Controladora|pstate.fetch_st~_wirecell_combout ),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MUX2_RI_BR|m_out[13]~13_combout }),
	.portaaddr({\MUX1_RI_BR|m_out[4]~4_combout ,\MUX1_RI_BR|m_out[3]~3_combout ,\MUX1_RI_BR|m_out[2]~2_combout ,\MUX1_RI_BR|m_out[1]~1_combout ,\MUX1_RI_BR|m_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Memoria|altsyncram_component|auto_generated|q_a [25],\Memoria|altsyncram_component|auto_generated|q_a [24],\Memoria|altsyncram_component|auto_generated|q_a [23],\Memoria|altsyncram_component|auto_generated|q_a [22],\Memoria|altsyncram_component|auto_generated|q_a [21]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "breg:Banco_de_Registradores|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ALTSYNCRAM";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a13 .port_a_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a13 .port_a_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a13 .port_b_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a13 .port_b_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M4K";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a13 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \REG_A|sr_out[13]~13 (
// Equation(s):
// \REG_A|sr_out[13]~13_combout  = (\Banco_de_Registradores|breg32~38_regout  & ((\Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a13~portbdataout ))) # (!\Banco_de_Registradores|breg32~38_regout  & (\Banco_de_Registradores|breg32~52_regout ))

	.dataa(\Banco_de_Registradores|breg32~52_regout ),
	.datab(\Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a13~portbdataout ),
	.datac(vcc),
	.datad(\Banco_de_Registradores|breg32~38_regout ),
	.cin(gnd),
	.combout(\REG_A|sr_out[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|sr_out[13]~13 .lut_mask = 16'hCCAA;
defparam \REG_A|sr_out[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a15 (
	.portawe(\Controladora|WideOr2~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(!\Controladora|pstate.fetch_st~_wirecell_combout ),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MUX2_RI_BR|m_out[15]~15_combout }),
	.portaaddr({\MUX1_RI_BR|m_out[4]~4_combout ,\MUX1_RI_BR|m_out[3]~3_combout ,\MUX1_RI_BR|m_out[2]~2_combout ,\MUX1_RI_BR|m_out[1]~1_combout ,\MUX1_RI_BR|m_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Memoria|altsyncram_component|auto_generated|q_a [25],\Memoria|altsyncram_component|auto_generated|q_a [24],\Memoria|altsyncram_component|auto_generated|q_a [23],\Memoria|altsyncram_component|auto_generated|q_a [22],\Memoria|altsyncram_component|auto_generated|q_a [21]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "breg:Banco_de_Registradores|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ALTSYNCRAM";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a15 .port_a_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a15 .port_a_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a15 .port_b_address_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a15 .port_b_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a15 .port_b_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a15 .port_b_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M4K";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a15 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \REG_A|sr_out[15]~15 (
// Equation(s):
// \REG_A|sr_out[15]~15_combout  = (\Banco_de_Registradores|breg32~38_regout  & ((\Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a15~portbdataout ))) # (!\Banco_de_Registradores|breg32~38_regout  & (\Banco_de_Registradores|breg32~54_regout ))

	.dataa(\Banco_de_Registradores|breg32~54_regout ),
	.datab(\Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a15~portbdataout ),
	.datac(vcc),
	.datad(\Banco_de_Registradores|breg32~38_regout ),
	.cin(gnd),
	.combout(\REG_A|sr_out[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|sr_out[15]~15 .lut_mask = 16'hCCAA;
defparam \REG_A|sr_out[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a16 (
	.portawe(\Controladora|WideOr2~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(!\Controladora|pstate.fetch_st~_wirecell_combout ),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MUX2_RI_BR|m_out[16]~16_combout }),
	.portaaddr({\MUX1_RI_BR|m_out[4]~4_combout ,\MUX1_RI_BR|m_out[3]~3_combout ,\MUX1_RI_BR|m_out[2]~2_combout ,\MUX1_RI_BR|m_out[1]~1_combout ,\MUX1_RI_BR|m_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Memoria|altsyncram_component|auto_generated|q_a [25],\Memoria|altsyncram_component|auto_generated|q_a [24],\Memoria|altsyncram_component|auto_generated|q_a [23],\Memoria|altsyncram_component|auto_generated|q_a [22],\Memoria|altsyncram_component|auto_generated|q_a [21]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "breg:Banco_de_Registradores|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ALTSYNCRAM";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a16 .port_a_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a16 .port_a_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a16 .port_b_address_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a16 .port_b_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a16 .port_b_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a16 .port_b_first_bit_number = 16;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a16 .port_b_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M4K";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a16 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \REG_A|sr_out[16]~16 (
// Equation(s):
// \REG_A|sr_out[16]~16_combout  = (\Banco_de_Registradores|breg32~38_regout  & ((\Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a16~portbdataout ))) # (!\Banco_de_Registradores|breg32~38_regout  & (\Banco_de_Registradores|breg32~55_regout ))

	.dataa(\Banco_de_Registradores|breg32~55_regout ),
	.datab(\Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a16~portbdataout ),
	.datac(vcc),
	.datad(\Banco_de_Registradores|breg32~38_regout ),
	.cin(gnd),
	.combout(\REG_A|sr_out[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|sr_out[16]~16 .lut_mask = 16'hCCAA;
defparam \REG_A|sr_out[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\Controladora|WideOr2~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(!\Controladora|pstate.fetch_st~_wirecell_combout ),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MUX2_RI_BR|m_out[18]~18_combout }),
	.portaaddr({\MUX1_RI_BR|m_out[4]~4_combout ,\MUX1_RI_BR|m_out[3]~3_combout ,\MUX1_RI_BR|m_out[2]~2_combout ,\MUX1_RI_BR|m_out[1]~1_combout ,\MUX1_RI_BR|m_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Memoria|altsyncram_component|auto_generated|q_a [25],\Memoria|altsyncram_component|auto_generated|q_a [24],\Memoria|altsyncram_component|auto_generated|q_a [23],\Memoria|altsyncram_component|auto_generated|q_a [22],\Memoria|altsyncram_component|auto_generated|q_a [21]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "breg:Banco_de_Registradores|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ALTSYNCRAM";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a18 .port_a_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a18 .port_a_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a18 .port_b_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a18 .port_b_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M4K";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a18 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \REG_A|sr_out[18]~18 (
// Equation(s):
// \REG_A|sr_out[18]~18_combout  = (\Banco_de_Registradores|breg32~38_regout  & ((\Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a18~portbdataout ))) # (!\Banco_de_Registradores|breg32~38_regout  & (\Banco_de_Registradores|breg32~57_regout ))

	.dataa(\Banco_de_Registradores|breg32~57_regout ),
	.datab(\Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a18~portbdataout ),
	.datac(vcc),
	.datad(\Banco_de_Registradores|breg32~38_regout ),
	.cin(gnd),
	.combout(\REG_A|sr_out[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|sr_out[18]~18 .lut_mask = 16'hCCAA;
defparam \REG_A|sr_out[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a19 (
	.portawe(\Controladora|WideOr2~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(!\Controladora|pstate.fetch_st~_wirecell_combout ),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MUX2_RI_BR|m_out[19]~19_combout }),
	.portaaddr({\MUX1_RI_BR|m_out[4]~4_combout ,\MUX1_RI_BR|m_out[3]~3_combout ,\MUX1_RI_BR|m_out[2]~2_combout ,\MUX1_RI_BR|m_out[1]~1_combout ,\MUX1_RI_BR|m_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Memoria|altsyncram_component|auto_generated|q_a [25],\Memoria|altsyncram_component|auto_generated|q_a [24],\Memoria|altsyncram_component|auto_generated|q_a [23],\Memoria|altsyncram_component|auto_generated|q_a [22],\Memoria|altsyncram_component|auto_generated|q_a [21]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "breg:Banco_de_Registradores|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ALTSYNCRAM";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a19 .port_a_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a19 .port_a_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a19 .port_b_address_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a19 .port_b_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a19 .port_b_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a19 .port_b_first_bit_number = 19;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a19 .port_b_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a19 .port_b_read_enable_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a19 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M4K";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a19 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \REG_A|sr_out[19]~19 (
// Equation(s):
// \REG_A|sr_out[19]~19_combout  = (\Banco_de_Registradores|breg32~38_regout  & ((\Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a19~portbdataout ))) # (!\Banco_de_Registradores|breg32~38_regout  & (\Banco_de_Registradores|breg32~58_regout ))

	.dataa(\Banco_de_Registradores|breg32~58_regout ),
	.datab(\Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a19~portbdataout ),
	.datac(vcc),
	.datad(\Banco_de_Registradores|breg32~38_regout ),
	.cin(gnd),
	.combout(\REG_A|sr_out[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|sr_out[19]~19 .lut_mask = 16'hCCAA;
defparam \REG_A|sr_out[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a20 (
	.portawe(\Controladora|WideOr2~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(!\Controladora|pstate.fetch_st~_wirecell_combout ),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MUX2_RI_BR|m_out[20]~20_combout }),
	.portaaddr({\MUX1_RI_BR|m_out[4]~4_combout ,\MUX1_RI_BR|m_out[3]~3_combout ,\MUX1_RI_BR|m_out[2]~2_combout ,\MUX1_RI_BR|m_out[1]~1_combout ,\MUX1_RI_BR|m_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Memoria|altsyncram_component|auto_generated|q_a [25],\Memoria|altsyncram_component|auto_generated|q_a [24],\Memoria|altsyncram_component|auto_generated|q_a [23],\Memoria|altsyncram_component|auto_generated|q_a [22],\Memoria|altsyncram_component|auto_generated|q_a [21]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "breg:Banco_de_Registradores|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ALTSYNCRAM";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a20 .port_a_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a20 .port_a_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a20 .port_b_address_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a20 .port_b_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a20 .port_b_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a20 .port_b_first_bit_number = 20;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a20 .port_b_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M4K";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a20 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \REG_A|sr_out[20]~20 (
// Equation(s):
// \REG_A|sr_out[20]~20_combout  = (\Banco_de_Registradores|breg32~38_regout  & ((\Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a20~portbdataout ))) # (!\Banco_de_Registradores|breg32~38_regout  & (\Banco_de_Registradores|breg32~59_regout ))

	.dataa(\Banco_de_Registradores|breg32~59_regout ),
	.datab(\Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a20~portbdataout ),
	.datac(vcc),
	.datad(\Banco_de_Registradores|breg32~38_regout ),
	.cin(gnd),
	.combout(\REG_A|sr_out[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|sr_out[20]~20 .lut_mask = 16'hCCAA;
defparam \REG_A|sr_out[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a21 (
	.portawe(\Controladora|WideOr2~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(!\Controladora|pstate.fetch_st~_wirecell_combout ),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MUX2_RI_BR|m_out[21]~21_combout }),
	.portaaddr({\MUX1_RI_BR|m_out[4]~4_combout ,\MUX1_RI_BR|m_out[3]~3_combout ,\MUX1_RI_BR|m_out[2]~2_combout ,\MUX1_RI_BR|m_out[1]~1_combout ,\MUX1_RI_BR|m_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Memoria|altsyncram_component|auto_generated|q_a [25],\Memoria|altsyncram_component|auto_generated|q_a [24],\Memoria|altsyncram_component|auto_generated|q_a [23],\Memoria|altsyncram_component|auto_generated|q_a [22],\Memoria|altsyncram_component|auto_generated|q_a [21]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "breg:Banco_de_Registradores|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ALTSYNCRAM";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a21 .port_a_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a21 .port_a_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a21 .port_b_address_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a21 .port_b_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a21 .port_b_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a21 .port_b_first_bit_number = 21;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a21 .port_b_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a21 .port_b_read_enable_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a21 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M4K";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a21 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \REG_A|sr_out[21]~21 (
// Equation(s):
// \REG_A|sr_out[21]~21_combout  = (\Banco_de_Registradores|breg32~38_regout  & ((\Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a21~portbdataout ))) # (!\Banco_de_Registradores|breg32~38_regout  & (\Banco_de_Registradores|breg32~60_regout ))

	.dataa(\Banco_de_Registradores|breg32~60_regout ),
	.datab(\Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a21~portbdataout ),
	.datac(vcc),
	.datad(\Banco_de_Registradores|breg32~38_regout ),
	.cin(gnd),
	.combout(\REG_A|sr_out[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|sr_out[21]~21 .lut_mask = 16'hCCAA;
defparam \REG_A|sr_out[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a22 (
	.portawe(\Controladora|WideOr2~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(!\Controladora|pstate.fetch_st~_wirecell_combout ),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MUX2_RI_BR|m_out[22]~22_combout }),
	.portaaddr({\MUX1_RI_BR|m_out[4]~4_combout ,\MUX1_RI_BR|m_out[3]~3_combout ,\MUX1_RI_BR|m_out[2]~2_combout ,\MUX1_RI_BR|m_out[1]~1_combout ,\MUX1_RI_BR|m_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Memoria|altsyncram_component|auto_generated|q_a [25],\Memoria|altsyncram_component|auto_generated|q_a [24],\Memoria|altsyncram_component|auto_generated|q_a [23],\Memoria|altsyncram_component|auto_generated|q_a [22],\Memoria|altsyncram_component|auto_generated|q_a [21]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "breg:Banco_de_Registradores|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ALTSYNCRAM";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a22 .port_a_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a22 .port_a_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a22 .port_b_address_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a22 .port_b_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a22 .port_b_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a22 .port_b_first_bit_number = 22;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a22 .port_b_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a22 .port_b_read_enable_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a22 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M4K";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a22 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \REG_A|sr_out[22]~22 (
// Equation(s):
// \REG_A|sr_out[22]~22_combout  = (\Banco_de_Registradores|breg32~38_regout  & ((\Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a22~portbdataout ))) # (!\Banco_de_Registradores|breg32~38_regout  & (\Banco_de_Registradores|breg32~61_regout ))

	.dataa(\Banco_de_Registradores|breg32~61_regout ),
	.datab(\Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a22~portbdataout ),
	.datac(vcc),
	.datad(\Banco_de_Registradores|breg32~38_regout ),
	.cin(gnd),
	.combout(\REG_A|sr_out[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|sr_out[22]~22 .lut_mask = 16'hCCAA;
defparam \REG_A|sr_out[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a23 (
	.portawe(\Controladora|WideOr2~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(!\Controladora|pstate.fetch_st~_wirecell_combout ),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MUX2_RI_BR|m_out[23]~23_combout }),
	.portaaddr({\MUX1_RI_BR|m_out[4]~4_combout ,\MUX1_RI_BR|m_out[3]~3_combout ,\MUX1_RI_BR|m_out[2]~2_combout ,\MUX1_RI_BR|m_out[1]~1_combout ,\MUX1_RI_BR|m_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Memoria|altsyncram_component|auto_generated|q_a [25],\Memoria|altsyncram_component|auto_generated|q_a [24],\Memoria|altsyncram_component|auto_generated|q_a [23],\Memoria|altsyncram_component|auto_generated|q_a [22],\Memoria|altsyncram_component|auto_generated|q_a [21]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "breg:Banco_de_Registradores|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ALTSYNCRAM";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a23 .port_a_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a23 .port_a_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a23 .port_b_address_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a23 .port_b_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a23 .port_b_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a23 .port_b_first_bit_number = 23;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a23 .port_b_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a23 .port_b_read_enable_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a23 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M4K";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a23 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \REG_A|sr_out[23]~23 (
// Equation(s):
// \REG_A|sr_out[23]~23_combout  = (\Banco_de_Registradores|breg32~38_regout  & ((\Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a23~portbdataout ))) # (!\Banco_de_Registradores|breg32~38_regout  & (\Banco_de_Registradores|breg32~62_regout ))

	.dataa(\Banco_de_Registradores|breg32~62_regout ),
	.datab(\Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a23~portbdataout ),
	.datac(vcc),
	.datad(\Banco_de_Registradores|breg32~38_regout ),
	.cin(gnd),
	.combout(\REG_A|sr_out[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|sr_out[23]~23 .lut_mask = 16'hCCAA;
defparam \REG_A|sr_out[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a24 (
	.portawe(\Controladora|WideOr2~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(!\Controladora|pstate.fetch_st~_wirecell_combout ),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MUX2_RI_BR|m_out[24]~24_combout }),
	.portaaddr({\MUX1_RI_BR|m_out[4]~4_combout ,\MUX1_RI_BR|m_out[3]~3_combout ,\MUX1_RI_BR|m_out[2]~2_combout ,\MUX1_RI_BR|m_out[1]~1_combout ,\MUX1_RI_BR|m_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Memoria|altsyncram_component|auto_generated|q_a [25],\Memoria|altsyncram_component|auto_generated|q_a [24],\Memoria|altsyncram_component|auto_generated|q_a [23],\Memoria|altsyncram_component|auto_generated|q_a [22],\Memoria|altsyncram_component|auto_generated|q_a [21]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "breg:Banco_de_Registradores|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ALTSYNCRAM";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a24 .port_a_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a24 .port_a_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a24 .port_b_address_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a24 .port_b_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a24 .port_b_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a24 .port_b_first_bit_number = 24;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a24 .port_b_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a24 .port_b_read_enable_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a24 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M4K";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a24 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \REG_A|sr_out[24]~24 (
// Equation(s):
// \REG_A|sr_out[24]~24_combout  = (\Banco_de_Registradores|breg32~38_regout  & ((\Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a24~portbdataout ))) # (!\Banco_de_Registradores|breg32~38_regout  & (\Banco_de_Registradores|breg32~63_regout ))

	.dataa(\Banco_de_Registradores|breg32~63_regout ),
	.datab(\Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a24~portbdataout ),
	.datac(vcc),
	.datad(\Banco_de_Registradores|breg32~38_regout ),
	.cin(gnd),
	.combout(\REG_A|sr_out[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|sr_out[24]~24 .lut_mask = 16'hCCAA;
defparam \REG_A|sr_out[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a26 (
	.portawe(\Controladora|WideOr2~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(!\Controladora|pstate.fetch_st~_wirecell_combout ),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MUX2_RI_BR|m_out[26]~26_combout }),
	.portaaddr({\MUX1_RI_BR|m_out[4]~4_combout ,\MUX1_RI_BR|m_out[3]~3_combout ,\MUX1_RI_BR|m_out[2]~2_combout ,\MUX1_RI_BR|m_out[1]~1_combout ,\MUX1_RI_BR|m_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Memoria|altsyncram_component|auto_generated|q_a [25],\Memoria|altsyncram_component|auto_generated|q_a [24],\Memoria|altsyncram_component|auto_generated|q_a [23],\Memoria|altsyncram_component|auto_generated|q_a [22],\Memoria|altsyncram_component|auto_generated|q_a [21]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "breg:Banco_de_Registradores|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ALTSYNCRAM";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a26 .port_a_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a26 .port_a_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a26 .port_b_address_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a26 .port_b_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a26 .port_b_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a26 .port_b_first_bit_number = 26;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a26 .port_b_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a26 .port_b_read_enable_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a26 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M4K";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a26 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \REG_A|sr_out[26]~26 (
// Equation(s):
// \REG_A|sr_out[26]~26_combout  = (\Banco_de_Registradores|breg32~38_regout  & ((\Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a26~portbdataout ))) # (!\Banco_de_Registradores|breg32~38_regout  & (\Banco_de_Registradores|breg32~65_regout ))

	.dataa(\Banco_de_Registradores|breg32~65_regout ),
	.datab(\Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a26~portbdataout ),
	.datac(vcc),
	.datad(\Banco_de_Registradores|breg32~38_regout ),
	.cin(gnd),
	.combout(\REG_A|sr_out[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|sr_out[26]~26 .lut_mask = 16'hCCAA;
defparam \REG_A|sr_out[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a28 (
	.portawe(\Controladora|WideOr2~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(!\Controladora|pstate.fetch_st~_wirecell_combout ),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MUX2_RI_BR|m_out[28]~28_combout }),
	.portaaddr({\MUX1_RI_BR|m_out[4]~4_combout ,\MUX1_RI_BR|m_out[3]~3_combout ,\MUX1_RI_BR|m_out[2]~2_combout ,\MUX1_RI_BR|m_out[1]~1_combout ,\MUX1_RI_BR|m_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Memoria|altsyncram_component|auto_generated|q_a [25],\Memoria|altsyncram_component|auto_generated|q_a [24],\Memoria|altsyncram_component|auto_generated|q_a [23],\Memoria|altsyncram_component|auto_generated|q_a [22],\Memoria|altsyncram_component|auto_generated|q_a [21]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "breg:Banco_de_Registradores|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ALTSYNCRAM";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a28 .port_a_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a28 .port_a_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a28 .port_b_address_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a28 .port_b_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a28 .port_b_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a28 .port_b_first_bit_number = 28;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a28 .port_b_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a28 .port_b_read_enable_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a28 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M4K";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a28 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \REG_A|sr_out[28]~28 (
// Equation(s):
// \REG_A|sr_out[28]~28_combout  = (\Banco_de_Registradores|breg32~38_regout  & ((\Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a28~portbdataout ))) # (!\Banco_de_Registradores|breg32~38_regout  & (\Banco_de_Registradores|breg32~67_regout ))

	.dataa(\Banco_de_Registradores|breg32~67_regout ),
	.datab(\Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a28~portbdataout ),
	.datac(vcc),
	.datad(\Banco_de_Registradores|breg32~38_regout ),
	.cin(gnd),
	.combout(\REG_A|sr_out[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|sr_out[28]~28 .lut_mask = 16'hCCAA;
defparam \REG_A|sr_out[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a29 (
	.portawe(\Controladora|WideOr2~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(!\Controladora|pstate.fetch_st~_wirecell_combout ),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MUX2_RI_BR|m_out[29]~29_combout }),
	.portaaddr({\MUX1_RI_BR|m_out[4]~4_combout ,\MUX1_RI_BR|m_out[3]~3_combout ,\MUX1_RI_BR|m_out[2]~2_combout ,\MUX1_RI_BR|m_out[1]~1_combout ,\MUX1_RI_BR|m_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Memoria|altsyncram_component|auto_generated|q_a [25],\Memoria|altsyncram_component|auto_generated|q_a [24],\Memoria|altsyncram_component|auto_generated|q_a [23],\Memoria|altsyncram_component|auto_generated|q_a [22],\Memoria|altsyncram_component|auto_generated|q_a [21]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "breg:Banco_de_Registradores|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ALTSYNCRAM";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a29 .port_a_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a29 .port_a_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a29 .port_b_address_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a29 .port_b_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a29 .port_b_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a29 .port_b_first_bit_number = 29;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a29 .port_b_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a29 .port_b_read_enable_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a29 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M4K";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a29 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \REG_A|sr_out[29]~29 (
// Equation(s):
// \REG_A|sr_out[29]~29_combout  = (\Banco_de_Registradores|breg32~38_regout  & ((\Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a29~portbdataout ))) # (!\Banco_de_Registradores|breg32~38_regout  & (\Banco_de_Registradores|breg32~68_regout ))

	.dataa(\Banco_de_Registradores|breg32~68_regout ),
	.datab(\Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a29~portbdataout ),
	.datac(vcc),
	.datad(\Banco_de_Registradores|breg32~38_regout ),
	.cin(gnd),
	.combout(\REG_A|sr_out[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|sr_out[29]~29 .lut_mask = 16'hCCAA;
defparam \REG_A|sr_out[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a30 (
	.portawe(\Controladora|WideOr2~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(!\Controladora|pstate.fetch_st~_wirecell_combout ),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MUX2_RI_BR|m_out[30]~30_combout }),
	.portaaddr({\MUX1_RI_BR|m_out[4]~4_combout ,\MUX1_RI_BR|m_out[3]~3_combout ,\MUX1_RI_BR|m_out[2]~2_combout ,\MUX1_RI_BR|m_out[1]~1_combout ,\MUX1_RI_BR|m_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Memoria|altsyncram_component|auto_generated|q_a [25],\Memoria|altsyncram_component|auto_generated|q_a [24],\Memoria|altsyncram_component|auto_generated|q_a [23],\Memoria|altsyncram_component|auto_generated|q_a [22],\Memoria|altsyncram_component|auto_generated|q_a [21]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "breg:Banco_de_Registradores|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ALTSYNCRAM";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a30 .port_a_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a30 .port_a_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a30 .port_b_address_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a30 .port_b_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a30 .port_b_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a30 .port_b_first_bit_number = 30;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a30 .port_b_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a30 .port_b_read_enable_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a30 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M4K";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a30 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \REG_A|sr_out[30]~30 (
// Equation(s):
// \REG_A|sr_out[30]~30_combout  = (\Banco_de_Registradores|breg32~38_regout  & ((\Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a30~portbdataout ))) # (!\Banco_de_Registradores|breg32~38_regout  & (\Banco_de_Registradores|breg32~69_regout ))

	.dataa(\Banco_de_Registradores|breg32~69_regout ),
	.datab(\Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a30~portbdataout ),
	.datac(vcc),
	.datad(\Banco_de_Registradores|breg32~38_regout ),
	.cin(gnd),
	.combout(\REG_A|sr_out[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|sr_out[30]~30 .lut_mask = 16'hCCAA;
defparam \REG_A|sr_out[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a31 (
	.portawe(\Controladora|WideOr2~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(!\Controladora|pstate.fetch_st~_wirecell_combout ),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MUX2_RI_BR|m_out[31]~31_combout }),
	.portaaddr({\MUX1_RI_BR|m_out[4]~4_combout ,\MUX1_RI_BR|m_out[3]~3_combout ,\MUX1_RI_BR|m_out[2]~2_combout ,\MUX1_RI_BR|m_out[1]~1_combout ,\MUX1_RI_BR|m_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Memoria|altsyncram_component|auto_generated|q_a [25],\Memoria|altsyncram_component|auto_generated|q_a [24],\Memoria|altsyncram_component|auto_generated|q_a [23],\Memoria|altsyncram_component|auto_generated|q_a [22],\Memoria|altsyncram_component|auto_generated|q_a [21]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "breg:Banco_de_Registradores|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ALTSYNCRAM";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a31 .port_a_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a31 .port_a_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a31 .port_b_address_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a31 .port_b_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a31 .port_b_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a31 .port_b_first_bit_number = 31;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a31 .port_b_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a31 .port_b_read_enable_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a31 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M4K";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a31 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \REG_A|sr_out[31]~31 (
// Equation(s):
// \REG_A|sr_out[31]~31_combout  = (\Banco_de_Registradores|breg32~38_regout  & ((\Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a31~portbdataout ))) # (!\Banco_de_Registradores|breg32~38_regout  & (\Banco_de_Registradores|breg32~70_regout ))

	.dataa(\Banco_de_Registradores|breg32~70_regout ),
	.datab(\Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a31~portbdataout ),
	.datac(vcc),
	.datad(\Banco_de_Registradores|breg32~38_regout ),
	.cin(gnd),
	.combout(\REG_A|sr_out[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|sr_out[31]~31 .lut_mask = 16'hCCAA;
defparam \REG_A|sr_out[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_B_extsgn_ALU|m_out[3]~5 (
// Equation(s):
// \MUX_B_extsgn_ALU|m_out[3]~5_combout  = (!\Controladora|WideNor0~0_combout  & ((\Controladora|s_aluBin [0] & (\RI|sr_out [1])) # (!\Controladora|s_aluBin [0] & ((\RI|sr_out [3])))))

	.dataa(\RI|sr_out [1]),
	.datab(\RI|sr_out [3]),
	.datac(\Controladora|s_aluBin [0]),
	.datad(\Controladora|WideNor0~0_combout ),
	.cin(gnd),
	.combout(\MUX_B_extsgn_ALU|m_out[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_B_extsgn_ALU|m_out[3]~5 .lut_mask = 16'h00AC;
defparam \MUX_B_extsgn_ALU|m_out[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_B_extsgn_ALU|m_out[4]~7 (
// Equation(s):
// \MUX_B_extsgn_ALU|m_out[4]~7_combout  = (!\Controladora|WideNor0~0_combout  & ((\Controladora|s_aluBin [0] & (\RI|sr_out [2])) # (!\Controladora|s_aluBin [0] & ((\RI|sr_out [4])))))

	.dataa(\RI|sr_out [2]),
	.datab(\RI|sr_out [4]),
	.datac(\Controladora|s_aluBin [0]),
	.datad(\Controladora|WideNor0~0_combout ),
	.cin(gnd),
	.combout(\MUX_B_extsgn_ALU|m_out[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_B_extsgn_ALU|m_out[4]~7 .lut_mask = 16'h00AC;
defparam \MUX_B_extsgn_ALU|m_out[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_B_extsgn_ALU|m_out[5]~9 (
// Equation(s):
// \MUX_B_extsgn_ALU|m_out[5]~9_combout  = (!\Controladora|WideNor0~0_combout  & ((\Controladora|s_aluBin [0] & (\RI|sr_out [3])) # (!\Controladora|s_aluBin [0] & ((\RI|sr_out [5])))))

	.dataa(\RI|sr_out [3]),
	.datab(\RI|sr_out [5]),
	.datac(\Controladora|s_aluBin [0]),
	.datad(\Controladora|WideNor0~0_combout ),
	.cin(gnd),
	.combout(\MUX_B_extsgn_ALU|m_out[5]~9_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_B_extsgn_ALU|m_out[5]~9 .lut_mask = 16'h00AC;
defparam \MUX_B_extsgn_ALU|m_out[5]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_B_extsgn_ALU|m_out[6]~11 (
// Equation(s):
// \MUX_B_extsgn_ALU|m_out[6]~11_combout  = (!\Controladora|WideNor0~0_combout  & ((\Controladora|s_aluBin [0] & (\RI|sr_out [4])) # (!\Controladora|s_aluBin [0] & ((\RI|sr_out [6])))))

	.dataa(\RI|sr_out [4]),
	.datab(\RI|sr_out [6]),
	.datac(\Controladora|s_aluBin [0]),
	.datad(\Controladora|WideNor0~0_combout ),
	.cin(gnd),
	.combout(\MUX_B_extsgn_ALU|m_out[6]~11_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_B_extsgn_ALU|m_out[6]~11 .lut_mask = 16'h00AC;
defparam \MUX_B_extsgn_ALU|m_out[6]~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_B_extsgn_ALU|m_out[7]~13 (
// Equation(s):
// \MUX_B_extsgn_ALU|m_out[7]~13_combout  = (!\Controladora|WideNor0~0_combout  & ((\Controladora|s_aluBin [0] & (\RI|sr_out [5])) # (!\Controladora|s_aluBin [0] & ((\RI|sr_out [7])))))

	.dataa(\RI|sr_out [5]),
	.datab(\RI|sr_out [7]),
	.datac(\Controladora|s_aluBin [0]),
	.datad(\Controladora|WideNor0~0_combout ),
	.cin(gnd),
	.combout(\MUX_B_extsgn_ALU|m_out[7]~13_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_B_extsgn_ALU|m_out[7]~13 .lut_mask = 16'h00AC;
defparam \MUX_B_extsgn_ALU|m_out[7]~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \COntroladora_ULA|alu_ctr~5 (
// Equation(s):
// \COntroladora_ULA|alu_ctr~5_combout  = (\RI|sr_out [1] & (\RI|sr_out [5] & (\COntroladora_ULA|alu_ctr~4_combout  & !\RI|sr_out [0])))

	.dataa(\RI|sr_out [1]),
	.datab(\RI|sr_out [5]),
	.datac(\COntroladora_ULA|alu_ctr~4_combout ),
	.datad(\RI|sr_out [0]),
	.cin(gnd),
	.combout(\COntroladora_ULA|alu_ctr~5_combout ),
	.cout());
// synopsys translate_off
defparam \COntroladora_ULA|alu_ctr~5 .lut_mask = 16'h0080;
defparam \COntroladora_ULA|alu_ctr~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux0~0 (
// Equation(s):
// \ULA|Mux0~0_combout  = (\ULA|Mux1~2_combout  & (\ULA|ShiftRight0~110_combout  & (!\COntroladora_ULA|alu_ctr[2]~24_combout  & !\COntroladora_ULA|alu_ctr[3]~26_combout )))

	.dataa(\ULA|Mux1~2_combout ),
	.datab(\ULA|ShiftRight0~110_combout ),
	.datac(\COntroladora_ULA|alu_ctr[2]~24_combout ),
	.datad(\COntroladora_ULA|alu_ctr[3]~26_combout ),
	.cin(gnd),
	.combout(\ULA|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux0~0 .lut_mask = 16'h0008;
defparam \ULA|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux0~1 (
// Equation(s):
// \ULA|Mux0~1_combout  = (!\COntroladora_ULA|alu_ctr[2]~24_combout  & !\COntroladora_ULA|alu_ctr[3]~26_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\COntroladora_ULA|alu_ctr[2]~24_combout ),
	.datad(\COntroladora_ULA|alu_ctr[3]~26_combout ),
	.cin(gnd),
	.combout(\ULA|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux0~1 .lut_mask = 16'h000F;
defparam \ULA|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux0~2 (
// Equation(s):
// \ULA|Mux0~2_combout  = (\ULA|Mux0~1_combout  & ((\MUX_A_ALU|m_out[31]~31_combout  & ((\MUX_B_extsgn_ALU|m_out[31]~47_combout ) # (\COntroladora_ULA|alu_ctr[0]~27_combout ))) # (!\MUX_A_ALU|m_out[31]~31_combout  & (\MUX_B_extsgn_ALU|m_out[31]~47_combout  & 
// \COntroladora_ULA|alu_ctr[0]~27_combout ))))

	.dataa(\ULA|Mux0~1_combout ),
	.datab(\MUX_A_ALU|m_out[31]~31_combout ),
	.datac(\MUX_B_extsgn_ALU|m_out[31]~47_combout ),
	.datad(\COntroladora_ULA|alu_ctr[0]~27_combout ),
	.cin(gnd),
	.combout(\ULA|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux0~2 .lut_mask = 16'hA880;
defparam \ULA|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux0~3 (
// Equation(s):
// \ULA|Mux0~3_combout  = (\COntroladora_ULA|alu_ctr[0]~27_combout  & (!\COntroladora_ULA|alu_ctr[2]~24_combout  & (\MUX_A_ALU|m_out[31]~31_combout  $ (\MUX_B_extsgn_ALU|m_out[31]~47_combout )))) # (!\COntroladora_ULA|alu_ctr[0]~27_combout  & 
// (!\MUX_A_ALU|m_out[31]~31_combout  & (!\MUX_B_extsgn_ALU|m_out[31]~47_combout  & \COntroladora_ULA|alu_ctr[2]~24_combout )))

	.dataa(\COntroladora_ULA|alu_ctr[0]~27_combout ),
	.datab(\MUX_A_ALU|m_out[31]~31_combout ),
	.datac(\MUX_B_extsgn_ALU|m_out[31]~47_combout ),
	.datad(\COntroladora_ULA|alu_ctr[2]~24_combout ),
	.cin(gnd),
	.combout(\ULA|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux0~3 .lut_mask = 16'h0128;
defparam \ULA|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~20 (
// Equation(s):
// \ULA|ShiftLeft0~20_combout  = (!\RI|sr_out [7] & ((\RI|sr_out [6] & (\MUX_A_ALU|m_out[2]~2_combout )) # (!\RI|sr_out [6] & ((\MUX_A_ALU|m_out[3]~3_combout )))))

	.dataa(\MUX_A_ALU|m_out[2]~2_combout ),
	.datab(\MUX_A_ALU|m_out[3]~3_combout ),
	.datac(\RI|sr_out [6]),
	.datad(\RI|sr_out [7]),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~20_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~20 .lut_mask = 16'h00AC;
defparam \ULA|ShiftLeft0~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~23 (
// Equation(s):
// \ULA|ShiftLeft0~23_combout  = (\RI|sr_out [6] & (\MUX_A_ALU|m_out[6]~6_combout  & !\RI|sr_out [7]))

	.dataa(\RI|sr_out [6]),
	.datab(\MUX_A_ALU|m_out[6]~6_combout ),
	.datac(vcc),
	.datad(\RI|sr_out [7]),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~23_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~23 .lut_mask = 16'h0088;
defparam \ULA|ShiftLeft0~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~24 (
// Equation(s):
// \ULA|ShiftLeft0~24_combout  = (\RI|sr_out [6] & (\MUX_A_ALU|m_out[4]~4_combout  & (\RI|sr_out [7]))) # (!\RI|sr_out [6] & (((!\RI|sr_out [7] & \MUX_A_ALU|m_out[7]~7_combout ))))

	.dataa(\MUX_A_ALU|m_out[4]~4_combout ),
	.datab(\RI|sr_out [6]),
	.datac(\RI|sr_out [7]),
	.datad(\MUX_A_ALU|m_out[7]~7_combout ),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~24_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~24 .lut_mask = 16'h8380;
defparam \ULA|ShiftLeft0~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~25 (
// Equation(s):
// \ULA|ShiftLeft0~25_combout  = (\ULA|ShiftLeft0~23_combout ) # ((\ULA|ShiftLeft0~24_combout ) # ((\MUX_A_ALU|m_out[5]~5_combout  & \ULA|ShiftRight0~10_combout )))

	.dataa(\ULA|ShiftLeft0~23_combout ),
	.datab(\ULA|ShiftLeft0~24_combout ),
	.datac(\MUX_A_ALU|m_out[5]~5_combout ),
	.datad(\ULA|ShiftRight0~10_combout ),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~25_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~25 .lut_mask = 16'hFEEE;
defparam \ULA|ShiftLeft0~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~26 (
// Equation(s):
// \ULA|ShiftLeft0~26_combout  = (\RI|sr_out [9] & ((\RI|sr_out [8] & (\ULA|ShiftLeft0~22_combout )) # (!\RI|sr_out [8] & ((\ULA|ShiftLeft0~25_combout )))))

	.dataa(\RI|sr_out [9]),
	.datab(\ULA|ShiftLeft0~22_combout ),
	.datac(\ULA|ShiftLeft0~25_combout ),
	.datad(\RI|sr_out [8]),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~26_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~26 .lut_mask = 16'h88A0;
defparam \ULA|ShiftLeft0~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~28 (
// Equation(s):
// \ULA|ShiftLeft0~28_combout  = (\MUX_A_ALU|m_out[14]~14_combout  & ((\ULA|ShiftLeft0~27_combout ) # ((\MUX_A_ALU|m_out[15]~15_combout  & \ULA|ShiftRight0~8_combout )))) # (!\MUX_A_ALU|m_out[14]~14_combout  & (\MUX_A_ALU|m_out[15]~15_combout  & 
// (\ULA|ShiftRight0~8_combout )))

	.dataa(\MUX_A_ALU|m_out[14]~14_combout ),
	.datab(\MUX_A_ALU|m_out[15]~15_combout ),
	.datac(\ULA|ShiftRight0~8_combout ),
	.datad(\ULA|ShiftLeft0~27_combout ),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~28_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~28 .lut_mask = 16'hEAC0;
defparam \ULA|ShiftLeft0~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~29 (
// Equation(s):
// \ULA|ShiftLeft0~29_combout  = (\RI|sr_out [6] & (\RI|sr_out [7] & \MUX_A_ALU|m_out[12]~12_combout ))

	.dataa(\RI|sr_out [6]),
	.datab(\RI|sr_out [7]),
	.datac(\MUX_A_ALU|m_out[12]~12_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~29_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~29 .lut_mask = 16'h8080;
defparam \ULA|ShiftLeft0~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~30 (
// Equation(s):
// \ULA|ShiftLeft0~30_combout  = (\ULA|ShiftLeft0~28_combout ) # ((\ULA|ShiftLeft0~29_combout ) # ((\MUX_A_ALU|m_out[13]~13_combout  & \ULA|ShiftRight0~10_combout )))

	.dataa(\ULA|ShiftLeft0~28_combout ),
	.datab(\ULA|ShiftLeft0~29_combout ),
	.datac(\MUX_A_ALU|m_out[13]~13_combout ),
	.datad(\ULA|ShiftRight0~10_combout ),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~30_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~30 .lut_mask = 16'hFEEE;
defparam \ULA|ShiftLeft0~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux0~5 (
// Equation(s):
// \ULA|Mux0~5_combout  = (!\RI|sr_out [10] & !\COntroladora_ULA|alu_ctr[0]~27_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\RI|sr_out [10]),
	.datad(\COntroladora_ULA|alu_ctr[0]~27_combout ),
	.cin(gnd),
	.combout(\ULA|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux0~5 .lut_mask = 16'h000F;
defparam \ULA|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux0~6 (
// Equation(s):
// \ULA|Mux0~6_combout  = (!\RI|sr_out [7] & ((\RI|sr_out [6] & (\MUX_A_ALU|m_out[30]~30_combout )) # (!\RI|sr_out [6] & ((\MUX_A_ALU|m_out[31]~31_combout )))))

	.dataa(\MUX_A_ALU|m_out[30]~30_combout ),
	.datab(\MUX_A_ALU|m_out[31]~31_combout ),
	.datac(\RI|sr_out [6]),
	.datad(\RI|sr_out [7]),
	.cin(gnd),
	.combout(\ULA|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux0~6 .lut_mask = 16'h00AC;
defparam \ULA|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux0~7 (
// Equation(s):
// \ULA|Mux0~7_combout  = (\ULA|ShiftRight0~9_combout  & ((\ULA|Mux0~6_combout ) # ((\RI|sr_out [7] & \ULA|ShiftLeft0~35_combout ))))

	.dataa(\ULA|ShiftRight0~9_combout ),
	.datab(\ULA|Mux0~6_combout ),
	.datac(\RI|sr_out [7]),
	.datad(\ULA|ShiftLeft0~35_combout ),
	.cin(gnd),
	.combout(\ULA|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux0~7 .lut_mask = 16'hA888;
defparam \ULA|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~36 (
// Equation(s):
// \ULA|ShiftLeft0~36_combout  = (\RI|sr_out [7] & ((\RI|sr_out [6] & (\MUX_A_ALU|m_out[24]~24_combout )) # (!\RI|sr_out [6] & ((\MUX_A_ALU|m_out[25]~25_combout )))))

	.dataa(\RI|sr_out [7]),
	.datab(\MUX_A_ALU|m_out[24]~24_combout ),
	.datac(\MUX_A_ALU|m_out[25]~25_combout ),
	.datad(\RI|sr_out [6]),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~36_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~36 .lut_mask = 16'h88A0;
defparam \ULA|ShiftLeft0~36 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~39 (
// Equation(s):
// \ULA|ShiftLeft0~39_combout  = (\MUX_A_ALU|m_out[18]~18_combout  & ((\ULA|ShiftLeft0~27_combout ) # ((\MUX_A_ALU|m_out[19]~19_combout  & \ULA|ShiftRight0~8_combout )))) # (!\MUX_A_ALU|m_out[18]~18_combout  & (\MUX_A_ALU|m_out[19]~19_combout  & 
// (\ULA|ShiftRight0~8_combout )))

	.dataa(\MUX_A_ALU|m_out[18]~18_combout ),
	.datab(\MUX_A_ALU|m_out[19]~19_combout ),
	.datac(\ULA|ShiftRight0~8_combout ),
	.datad(\ULA|ShiftLeft0~27_combout ),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~39_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~39 .lut_mask = 16'hEAC0;
defparam \ULA|ShiftLeft0~39 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \COntroladora_ULA|alu_ctr~28 (
// Equation(s):
// \COntroladora_ULA|alu_ctr~28_combout  = (\RI|sr_out [3] & (\RI|sr_out [5] & (\COntroladora_ULA|alu_ctr~7_combout  & !\RI|sr_out [2])))

	.dataa(\RI|sr_out [3]),
	.datab(\RI|sr_out [5]),
	.datac(\COntroladora_ULA|alu_ctr~7_combout ),
	.datad(\RI|sr_out [2]),
	.cin(gnd),
	.combout(\COntroladora_ULA|alu_ctr~28_combout ),
	.cout());
// synopsys translate_off
defparam \COntroladora_ULA|alu_ctr~28 .lut_mask = 16'h0080;
defparam \COntroladora_ULA|alu_ctr~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \COntroladora_ULA|alu_ctr[1]~29 (
// Equation(s):
// \COntroladora_ULA|alu_ctr[1]~29_combout  = (\COntroladora_ULA|alu_ctr~33_combout ) # ((\COntroladora_ULA|alu_ctr~28_combout  & (\COntroladora_ULA|alu_ctr[1]~20_combout  & !\COntroladora_ULA|alu_ctr~32_combout )))

	.dataa(\COntroladora_ULA|alu_ctr~33_combout ),
	.datab(\COntroladora_ULA|alu_ctr~28_combout ),
	.datac(\COntroladora_ULA|alu_ctr[1]~20_combout ),
	.datad(\COntroladora_ULA|alu_ctr~32_combout ),
	.cin(gnd),
	.combout(\COntroladora_ULA|alu_ctr[1]~29_combout ),
	.cout());
// synopsys translate_off
defparam \COntroladora_ULA|alu_ctr[1]~29 .lut_mask = 16'hAAEA;
defparam \COntroladora_ULA|alu_ctr[1]~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EnablePC~0 (
// Equation(s):
// \EnablePC~0_combout  = (\Controladora|pstate.branch_ex_st~regout  & (\Controladora|nstate.rtype_ex_st~0_combout  & (!\RI|sr_out [28] & !\RI|sr_out [29])))

	.dataa(\Controladora|pstate.branch_ex_st~regout ),
	.datab(\Controladora|nstate.rtype_ex_st~0_combout ),
	.datac(\RI|sr_out [28]),
	.datad(\RI|sr_out [29]),
	.cin(gnd),
	.combout(\EnablePC~0_combout ),
	.cout());
// synopsys translate_off
defparam \EnablePC~0 .lut_mask = 16'h0008;
defparam \EnablePC~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EnablePC~1 (
// Equation(s):
// \EnablePC~1_combout  = (\Controladora|pstate.jump_ex_st~regout ) # (((\ULA|Mux0~14_combout  & \EnablePC~0_combout )) # (!\Controladora|pstate.fetch_st~regout ))

	.dataa(\Controladora|pstate.jump_ex_st~regout ),
	.datab(\ULA|Mux0~14_combout ),
	.datac(\EnablePC~0_combout ),
	.datad(\Controladora|pstate.fetch_st~regout ),
	.cin(gnd),
	.combout(\EnablePC~1_combout ),
	.cout());
// synopsys translate_off
defparam \EnablePC~1 .lut_mask = 16'hEAFF;
defparam \EnablePC~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~45 (
// Equation(s):
// \ULA|ShiftLeft0~45_combout  = (\MUX_A_ALU|m_out[0]~0_combout  & ((\ULA|ShiftRight0~10_combout ) # ((\MUX_A_ALU|m_out[2]~2_combout  & \ULA|ShiftRight0~8_combout )))) # (!\MUX_A_ALU|m_out[0]~0_combout  & (\MUX_A_ALU|m_out[2]~2_combout  & 
// (\ULA|ShiftRight0~8_combout )))

	.dataa(\MUX_A_ALU|m_out[0]~0_combout ),
	.datab(\MUX_A_ALU|m_out[2]~2_combout ),
	.datac(\ULA|ShiftRight0~8_combout ),
	.datad(\ULA|ShiftRight0~10_combout ),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~45_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~45 .lut_mask = 16'hEAC0;
defparam \ULA|ShiftLeft0~45 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~46 (
// Equation(s):
// \ULA|ShiftLeft0~46_combout  = (\ULA|ShiftLeft0~45_combout ) # ((\RI|sr_out [6] & (\MUX_A_ALU|m_out[1]~1_combout  & !\RI|sr_out [7])))

	.dataa(\ULA|ShiftLeft0~45_combout ),
	.datab(\RI|sr_out [6]),
	.datac(\MUX_A_ALU|m_out[1]~1_combout ),
	.datad(\RI|sr_out [7]),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~46_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~46 .lut_mask = 16'hAAEA;
defparam \ULA|ShiftLeft0~46 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~47 (
// Equation(s):
// \ULA|ShiftLeft0~47_combout  = (\MUX_A_ALU|m_out[5]~5_combout  & ((\ULA|ShiftLeft0~27_combout ) # ((\MUX_A_ALU|m_out[6]~6_combout  & \ULA|ShiftRight0~8_combout )))) # (!\MUX_A_ALU|m_out[5]~5_combout  & (\MUX_A_ALU|m_out[6]~6_combout  & 
// (\ULA|ShiftRight0~8_combout )))

	.dataa(\MUX_A_ALU|m_out[5]~5_combout ),
	.datab(\MUX_A_ALU|m_out[6]~6_combout ),
	.datac(\ULA|ShiftRight0~8_combout ),
	.datad(\ULA|ShiftLeft0~27_combout ),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~47_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~47 .lut_mask = 16'hEAC0;
defparam \ULA|ShiftLeft0~47 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~48 (
// Equation(s):
// \ULA|ShiftLeft0~48_combout  = (\RI|sr_out [7] & ((\RI|sr_out [6] & (\MUX_A_ALU|m_out[3]~3_combout )) # (!\RI|sr_out [6] & ((\MUX_A_ALU|m_out[4]~4_combout )))))

	.dataa(\RI|sr_out [7]),
	.datab(\MUX_A_ALU|m_out[3]~3_combout ),
	.datac(\MUX_A_ALU|m_out[4]~4_combout ),
	.datad(\RI|sr_out [6]),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~48_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~48 .lut_mask = 16'h88A0;
defparam \ULA|ShiftLeft0~48 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~49 (
// Equation(s):
// \ULA|ShiftLeft0~49_combout  = (\ULA|ShiftLeft0~47_combout ) # (\ULA|ShiftLeft0~48_combout )

	.dataa(\ULA|ShiftLeft0~47_combout ),
	.datab(\ULA|ShiftLeft0~48_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~49_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~49 .lut_mask = 16'hEEEE;
defparam \ULA|ShiftLeft0~49 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~50 (
// Equation(s):
// \ULA|ShiftLeft0~50_combout  = (!\RI|sr_out [9] & ((\RI|sr_out [8] & (\ULA|ShiftLeft0~46_combout )) # (!\RI|sr_out [8] & ((\ULA|ShiftLeft0~49_combout )))))

	.dataa(\ULA|ShiftLeft0~46_combout ),
	.datab(\ULA|ShiftLeft0~49_combout ),
	.datac(\RI|sr_out [8]),
	.datad(\RI|sr_out [9]),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~50_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~50 .lut_mask = 16'h00AC;
defparam \ULA|ShiftLeft0~50 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~11 (
// Equation(s):
// \ULA|ShiftRight0~11_combout  = (\RI|sr_out [6] & (((\MUX_A_ALU|m_out[11]~11_combout  & !\RI|sr_out [7])))) # (!\RI|sr_out [6] & (\MUX_A_ALU|m_out[12]~12_combout  & ((\RI|sr_out [7]))))

	.dataa(\MUX_A_ALU|m_out[12]~12_combout ),
	.datab(\MUX_A_ALU|m_out[11]~11_combout ),
	.datac(\RI|sr_out [6]),
	.datad(\RI|sr_out [7]),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~11_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~11 .lut_mask = 16'h0AC0;
defparam \ULA|ShiftRight0~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~13 (
// Equation(s):
// \ULA|ShiftRight0~13_combout  = (\RI|sr_out [6] & ((\RI|sr_out [7] & (\MUX_A_ALU|m_out[21]~21_combout )) # (!\RI|sr_out [7] & ((\MUX_A_ALU|m_out[19]~19_combout )))))

	.dataa(\RI|sr_out [6]),
	.datab(\MUX_A_ALU|m_out[21]~21_combout ),
	.datac(\MUX_A_ALU|m_out[19]~19_combout ),
	.datad(\RI|sr_out [7]),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~13_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~13 .lut_mask = 16'h88A0;
defparam \ULA|ShiftRight0~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~52 (
// Equation(s):
// \ULA|ShiftLeft0~52_combout  = (\ULA|ShiftRight0~8_combout  & ((\Controladora|WideOr1~0_combout  & (\REG_A|sr_out [18])) # (!\Controladora|WideOr1~0_combout  & ((\PC|sr_out [18])))))

	.dataa(\ULA|ShiftRight0~8_combout ),
	.datab(\REG_A|sr_out [18]),
	.datac(\PC|sr_out [18]),
	.datad(\Controladora|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~52_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~52 .lut_mask = 16'h88A0;
defparam \ULA|ShiftLeft0~52 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~14 (
// Equation(s):
// \ULA|ShiftRight0~14_combout  = (\ULA|ShiftRight0~13_combout ) # ((\ULA|ShiftLeft0~52_combout ) # ((\MUX_A_ALU|m_out[20]~20_combout  & \ULA|ShiftRight0~10_combout )))

	.dataa(\ULA|ShiftRight0~13_combout ),
	.datab(\ULA|ShiftLeft0~52_combout ),
	.datac(\MUX_A_ALU|m_out[20]~20_combout ),
	.datad(\ULA|ShiftRight0~10_combout ),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~14_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~14 .lut_mask = 16'hFEEE;
defparam \ULA|ShiftRight0~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~15 (
// Equation(s):
// \ULA|ShiftRight0~15_combout  = (\RI|sr_out [6] & ((\RI|sr_out [7] & (\MUX_A_ALU|m_out[17]~17_combout )) # (!\RI|sr_out [7] & ((\MUX_A_ALU|m_out[15]~15_combout )))))

	.dataa(\RI|sr_out [6]),
	.datab(\MUX_A_ALU|m_out[17]~17_combout ),
	.datac(\MUX_A_ALU|m_out[15]~15_combout ),
	.datad(\RI|sr_out [7]),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~15_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~15 .lut_mask = 16'h88A0;
defparam \ULA|ShiftRight0~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~55 (
// Equation(s):
// \ULA|ShiftLeft0~55_combout  = (\RI|sr_out [6] & (\RI|sr_out [7] & \MUX_A_ALU|m_out[9]~9_combout ))

	.dataa(\RI|sr_out [6]),
	.datab(\RI|sr_out [7]),
	.datac(\MUX_A_ALU|m_out[9]~9_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~55_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~55 .lut_mask = 16'h8080;
defparam \ULA|ShiftLeft0~55 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~18 (
// Equation(s):
// \ULA|ShiftRight0~18_combout  = (\MUX_A_ALU|m_out[6]~6_combout  & ((\ULA|ShiftRight0~8_combout ) # ((\MUX_A_ALU|m_out[8]~8_combout  & \ULA|ShiftRight0~10_combout )))) # (!\MUX_A_ALU|m_out[6]~6_combout  & (\MUX_A_ALU|m_out[8]~8_combout  & 
// (\ULA|ShiftRight0~10_combout )))

	.dataa(\MUX_A_ALU|m_out[6]~6_combout ),
	.datab(\MUX_A_ALU|m_out[8]~8_combout ),
	.datac(\ULA|ShiftRight0~10_combout ),
	.datad(\ULA|ShiftRight0~8_combout ),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~18_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~18 .lut_mask = 16'hEAC0;
defparam \ULA|ShiftRight0~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~19 (
// Equation(s):
// \ULA|ShiftRight0~19_combout  = (\ULA|ShiftLeft0~55_combout ) # ((\ULA|ShiftRight0~18_combout ) # ((\MUX_A_ALU|m_out[7]~7_combout  & \ULA|ShiftLeft0~27_combout )))

	.dataa(\ULA|ShiftLeft0~55_combout ),
	.datab(\ULA|ShiftRight0~18_combout ),
	.datac(\MUX_A_ALU|m_out[7]~7_combout ),
	.datad(\ULA|ShiftLeft0~27_combout ),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~19_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~19 .lut_mask = 16'hFEEE;
defparam \ULA|ShiftRight0~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux25~0 (
// Equation(s):
// \ULA|Mux25~0_combout  = (\ULA|Mux24~3_combout  & (((!\ULA|ShiftLeft0~54_combout )))) # (!\ULA|Mux24~3_combout  & ((\ULA|ShiftLeft0~54_combout  & ((\ULA|ShiftRight0~19_combout ))) # (!\ULA|ShiftLeft0~54_combout  & (\ULA|ShiftRight0~17_combout ))))

	.dataa(\ULA|Mux24~3_combout ),
	.datab(\ULA|ShiftRight0~17_combout ),
	.datac(\ULA|ShiftLeft0~54_combout ),
	.datad(\ULA|ShiftRight0~19_combout ),
	.cin(gnd),
	.combout(\ULA|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux25~0 .lut_mask = 16'h5E0E;
defparam \ULA|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~20 (
// Equation(s):
// \ULA|ShiftRight0~20_combout  = (\MUX_A_ALU|m_out[26]~26_combout  & ((\ULA|ShiftRight0~8_combout ) # ((\MUX_A_ALU|m_out[27]~27_combout  & \ULA|ShiftLeft0~27_combout )))) # (!\MUX_A_ALU|m_out[26]~26_combout  & (\MUX_A_ALU|m_out[27]~27_combout  & 
// (\ULA|ShiftLeft0~27_combout )))

	.dataa(\MUX_A_ALU|m_out[26]~26_combout ),
	.datab(\MUX_A_ALU|m_out[27]~27_combout ),
	.datac(\ULA|ShiftLeft0~27_combout ),
	.datad(\ULA|ShiftRight0~8_combout ),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~20_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~20 .lut_mask = 16'hEAC0;
defparam \ULA|ShiftRight0~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~56 (
// Equation(s):
// \ULA|ShiftLeft0~56_combout  = (\ULA|ShiftRight0~8_combout  & ((\Controladora|WideOr1~0_combout  & (\REG_A|sr_out [22])) # (!\Controladora|WideOr1~0_combout  & ((\PC|sr_out [22])))))

	.dataa(\ULA|ShiftRight0~8_combout ),
	.datab(\REG_A|sr_out [22]),
	.datac(\PC|sr_out [22]),
	.datad(\Controladora|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~56_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~56 .lut_mask = 16'h88A0;
defparam \ULA|ShiftLeft0~56 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~23 (
// Equation(s):
// \ULA|ShiftRight0~23_combout  = (\RI|sr_out [7] & ((\RI|sr_out [6] & (\MUX_A_ALU|m_out[25]~25_combout )) # (!\RI|sr_out [6] & ((\MUX_A_ALU|m_out[24]~24_combout )))))

	.dataa(\RI|sr_out [7]),
	.datab(\MUX_A_ALU|m_out[25]~25_combout ),
	.datac(\MUX_A_ALU|m_out[24]~24_combout ),
	.datad(\RI|sr_out [6]),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~23_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~23 .lut_mask = 16'h88A0;
defparam \ULA|ShiftRight0~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~24 (
// Equation(s):
// \ULA|ShiftRight0~24_combout  = (\ULA|ShiftRight0~23_combout ) # ((\RI|sr_out [6] & (\MUX_A_ALU|m_out[23]~23_combout  & !\RI|sr_out [7])))

	.dataa(\ULA|ShiftRight0~23_combout ),
	.datab(\RI|sr_out [6]),
	.datac(\MUX_A_ALU|m_out[23]~23_combout ),
	.datad(\RI|sr_out [7]),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~24_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~24 .lut_mask = 16'hAAEA;
defparam \ULA|ShiftRight0~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~25 (
// Equation(s):
// \ULA|ShiftRight0~25_combout  = (\RI|sr_out [8] & (\ULA|ShiftRight0~22_combout )) # (!\RI|sr_out [8] & (((\ULA|ShiftLeft0~56_combout ) # (\ULA|ShiftRight0~24_combout ))))

	.dataa(\ULA|ShiftRight0~22_combout ),
	.datab(\ULA|ShiftLeft0~56_combout ),
	.datac(\ULA|ShiftRight0~24_combout ),
	.datad(\RI|sr_out [8]),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~25_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~25 .lut_mask = 16'hAAFC;
defparam \ULA|ShiftRight0~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~26 (
// Equation(s):
// \ULA|ShiftRight0~26_combout  = (!\RI|sr_out [7] & ((\RI|sr_out [6] & (\MUX_A_ALU|m_out[31]~31_combout )) # (!\RI|sr_out [6] & ((\MUX_A_ALU|m_out[30]~30_combout )))))

	.dataa(\MUX_A_ALU|m_out[31]~31_combout ),
	.datab(\MUX_A_ALU|m_out[30]~30_combout ),
	.datac(\RI|sr_out [6]),
	.datad(\RI|sr_out [7]),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~26_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~26 .lut_mask = 16'h00AC;
defparam \ULA|ShiftRight0~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~27 (
// Equation(s):
// \ULA|ShiftRight0~27_combout  = (\RI|sr_out [9] & (((\ULA|ShiftRight0~26_combout  & !\RI|sr_out [8])))) # (!\RI|sr_out [9] & (\ULA|ShiftRight0~25_combout ))

	.dataa(\ULA|ShiftRight0~25_combout ),
	.datab(\ULA|ShiftRight0~26_combout ),
	.datac(\RI|sr_out [9]),
	.datad(\RI|sr_out [8]),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~27_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~27 .lut_mask = 16'h0ACA;
defparam \ULA|ShiftRight0~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux25~1 (
// Equation(s):
// \ULA|Mux25~1_combout  = (\ULA|Mux24~3_combout  & ((\ULA|Mux25~0_combout  & ((\ULA|ShiftRight0~27_combout ))) # (!\ULA|Mux25~0_combout  & (\ULA|ShiftRight0~12_combout )))) # (!\ULA|Mux24~3_combout  & (((\ULA|Mux25~0_combout ))))

	.dataa(\ULA|ShiftRight0~12_combout ),
	.datab(\ULA|Mux24~3_combout ),
	.datac(\ULA|Mux25~0_combout ),
	.datad(\ULA|ShiftRight0~27_combout ),
	.cin(gnd),
	.combout(\ULA|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux25~1 .lut_mask = 16'hF838;
defparam \ULA|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux25~2 (
// Equation(s):
// \ULA|Mux25~2_combout  = (\MUX_A_ALU|m_out[6]~6_combout  & ((\COntroladora_ULA|alu_ctr[0]~27_combout ) # ((\MUX_B_extsgn_ALU|m_out[6]~12_combout  & !\COntroladora_ULA|alu_ctr[1]~31_combout )))) # (!\MUX_A_ALU|m_out[6]~6_combout  & 
// (\COntroladora_ULA|alu_ctr[0]~27_combout  & ((\MUX_B_extsgn_ALU|m_out[6]~12_combout ) # (\COntroladora_ULA|alu_ctr[1]~31_combout ))))

	.dataa(\MUX_A_ALU|m_out[6]~6_combout ),
	.datab(\MUX_B_extsgn_ALU|m_out[6]~12_combout ),
	.datac(\COntroladora_ULA|alu_ctr[0]~27_combout ),
	.datad(\COntroladora_ULA|alu_ctr[1]~31_combout ),
	.cin(gnd),
	.combout(\ULA|Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux25~2 .lut_mask = 16'hF0E8;
defparam \ULA|Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux25~3 (
// Equation(s):
// \ULA|Mux25~3_combout  = (\COntroladora_ULA|alu_ctr[1]~31_combout  & ((\ULA|Mux25~2_combout  & ((\ULA|Mux25~1_combout ))) # (!\ULA|Mux25~2_combout  & (\ULA|Add1~12_combout )))) # (!\COntroladora_ULA|alu_ctr[1]~31_combout  & (((\ULA|Mux25~2_combout ))))

	.dataa(\ULA|Add1~12_combout ),
	.datab(\ULA|Mux25~1_combout ),
	.datac(\COntroladora_ULA|alu_ctr[1]~31_combout ),
	.datad(\ULA|Mux25~2_combout ),
	.cin(gnd),
	.combout(\ULA|Mux25~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux25~3 .lut_mask = 16'hCFA0;
defparam \ULA|Mux25~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~57 (
// Equation(s):
// \ULA|ShiftLeft0~57_combout  = (!\RI|sr_out [7] & ((\RI|sr_out [6] & (\MUX_A_ALU|m_out[0]~0_combout )) # (!\RI|sr_out [6] & ((\MUX_A_ALU|m_out[1]~1_combout )))))

	.dataa(\MUX_A_ALU|m_out[0]~0_combout ),
	.datab(\MUX_A_ALU|m_out[1]~1_combout ),
	.datac(\RI|sr_out [6]),
	.datad(\RI|sr_out [7]),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~57_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~57 .lut_mask = 16'h00AC;
defparam \ULA|ShiftLeft0~57 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~58 (
// Equation(s):
// \ULA|ShiftLeft0~58_combout  = (!\RI|sr_out [9] & ((\RI|sr_out [8] & (\ULA|ShiftLeft0~57_combout )) # (!\RI|sr_out [8] & ((\ULA|ShiftLeft0~19_combout )))))

	.dataa(\ULA|ShiftLeft0~57_combout ),
	.datab(\ULA|ShiftLeft0~19_combout ),
	.datac(\RI|sr_out [8]),
	.datad(\RI|sr_out [9]),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~58_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~58 .lut_mask = 16'h00AC;
defparam \ULA|ShiftLeft0~58 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~28 (
// Equation(s):
// \ULA|ShiftRight0~28_combout  = (\RI|sr_out [6] & ((\RI|sr_out [7] & (\MUX_A_ALU|m_out[20]~20_combout )) # (!\RI|sr_out [7] & ((\MUX_A_ALU|m_out[18]~18_combout )))))

	.dataa(\RI|sr_out [6]),
	.datab(\MUX_A_ALU|m_out[20]~20_combout ),
	.datac(\MUX_A_ALU|m_out[18]~18_combout ),
	.datad(\RI|sr_out [7]),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~28_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~28 .lut_mask = 16'h88A0;
defparam \ULA|ShiftRight0~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~35 (
// Equation(s):
// \ULA|ShiftRight0~35_combout  = (\RI|sr_out [7] & ((\RI|sr_out [6] & (\MUX_A_ALU|m_out[8]~8_combout )) # (!\RI|sr_out [6] & ((\MUX_A_ALU|m_out[7]~7_combout )))))

	.dataa(\RI|sr_out [7]),
	.datab(\MUX_A_ALU|m_out[8]~8_combout ),
	.datac(\MUX_A_ALU|m_out[7]~7_combout ),
	.datad(\RI|sr_out [6]),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~35_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~35 .lut_mask = 16'h88A0;
defparam \ULA|ShiftRight0~35 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~36 (
// Equation(s):
// \ULA|ShiftRight0~36_combout  = (\RI|sr_out [6] & (\MUX_A_ALU|m_out[6]~6_combout )) # (!\RI|sr_out [6] & ((\MUX_A_ALU|m_out[5]~5_combout )))

	.dataa(\MUX_A_ALU|m_out[6]~6_combout ),
	.datab(\MUX_A_ALU|m_out[5]~5_combout ),
	.datac(vcc),
	.datad(\RI|sr_out [6]),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~36_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~36 .lut_mask = 16'hAACC;
defparam \ULA|ShiftRight0~36 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~37 (
// Equation(s):
// \ULA|ShiftRight0~37_combout  = (\ULA|ShiftRight0~35_combout ) # ((\ULA|ShiftRight0~36_combout  & !\RI|sr_out [7]))

	.dataa(\ULA|ShiftRight0~35_combout ),
	.datab(\ULA|ShiftRight0~36_combout ),
	.datac(vcc),
	.datad(\RI|sr_out [7]),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~37_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~37 .lut_mask = 16'hAAEE;
defparam \ULA|ShiftRight0~37 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux26~0 (
// Equation(s):
// \ULA|Mux26~0_combout  = (\ULA|ShiftLeft0~54_combout  & ((\ULA|Mux24~3_combout  & (\ULA|ShiftRight0~34_combout )) # (!\ULA|Mux24~3_combout  & ((\ULA|ShiftRight0~37_combout ))))) # (!\ULA|ShiftLeft0~54_combout  & (((\ULA|Mux24~3_combout ))))

	.dataa(\ULA|ShiftLeft0~54_combout ),
	.datab(\ULA|ShiftRight0~34_combout ),
	.datac(\ULA|Mux24~3_combout ),
	.datad(\ULA|ShiftRight0~37_combout ),
	.cin(gnd),
	.combout(\ULA|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux26~0 .lut_mask = 16'hDAD0;
defparam \ULA|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~38 (
// Equation(s):
// \ULA|ShiftRight0~38_combout  = (\RI|sr_out [6] & ((\RI|sr_out [7] & (\MUX_A_ALU|m_out[24]~24_combout )) # (!\RI|sr_out [7] & ((\MUX_A_ALU|m_out[22]~22_combout )))))

	.dataa(\RI|sr_out [6]),
	.datab(\MUX_A_ALU|m_out[24]~24_combout ),
	.datac(\MUX_A_ALU|m_out[22]~22_combout ),
	.datad(\RI|sr_out [7]),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~38_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~38 .lut_mask = 16'h88A0;
defparam \ULA|ShiftRight0~38 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~60 (
// Equation(s):
// \ULA|ShiftLeft0~60_combout  = (\ULA|ShiftRight0~8_combout  & ((\Controladora|WideOr1~0_combout  & (\REG_A|sr_out [21])) # (!\Controladora|WideOr1~0_combout  & ((\PC|sr_out [21])))))

	.dataa(\ULA|ShiftRight0~8_combout ),
	.datab(\REG_A|sr_out [21]),
	.datac(\PC|sr_out [21]),
	.datad(\Controladora|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~60_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~60 .lut_mask = 16'h88A0;
defparam \ULA|ShiftLeft0~60 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~39 (
// Equation(s):
// \ULA|ShiftRight0~39_combout  = (\ULA|ShiftRight0~38_combout ) # ((\ULA|ShiftLeft0~60_combout ) # ((\MUX_A_ALU|m_out[23]~23_combout  & \ULA|ShiftRight0~10_combout )))

	.dataa(\ULA|ShiftRight0~38_combout ),
	.datab(\ULA|ShiftLeft0~60_combout ),
	.datac(\MUX_A_ALU|m_out[23]~23_combout ),
	.datad(\ULA|ShiftRight0~10_combout ),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~39_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~39 .lut_mask = 16'hFEEE;
defparam \ULA|ShiftRight0~39 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~41 (
// Equation(s):
// \ULA|ShiftRight0~41_combout  = (\RI|sr_out [7] & ((\RI|sr_out [6] & (\MUX_A_ALU|m_out[28]~28_combout )) # (!\RI|sr_out [6] & ((\MUX_A_ALU|m_out[27]~27_combout )))))

	.dataa(\RI|sr_out [7]),
	.datab(\MUX_A_ALU|m_out[28]~28_combout ),
	.datac(\MUX_A_ALU|m_out[27]~27_combout ),
	.datad(\RI|sr_out [6]),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~41_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~41 .lut_mask = 16'h88A0;
defparam \ULA|ShiftRight0~41 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~44 (
// Equation(s):
// \ULA|ShiftRight0~44_combout  = (\MUX_A_ALU|m_out[29]~29_combout  & ((\ULA|ShiftRight0~8_combout ) # ((\MUX_A_ALU|m_out[31]~31_combout  & \ULA|ShiftRight0~10_combout )))) # (!\MUX_A_ALU|m_out[29]~29_combout  & (\MUX_A_ALU|m_out[31]~31_combout  & 
// (\ULA|ShiftRight0~10_combout )))

	.dataa(\MUX_A_ALU|m_out[29]~29_combout ),
	.datab(\MUX_A_ALU|m_out[31]~31_combout ),
	.datac(\ULA|ShiftRight0~10_combout ),
	.datad(\ULA|ShiftRight0~8_combout ),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~44_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~44 .lut_mask = 16'hEAC0;
defparam \ULA|ShiftRight0~44 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~46 (
// Equation(s):
// \ULA|ShiftRight0~46_combout  = (\RI|sr_out [9] & (((\ULA|ShiftRight0~45_combout  & !\RI|sr_out [8])))) # (!\RI|sr_out [9] & (\ULA|ShiftRight0~43_combout ))

	.dataa(\ULA|ShiftRight0~43_combout ),
	.datab(\ULA|ShiftRight0~45_combout ),
	.datac(\RI|sr_out [9]),
	.datad(\RI|sr_out [8]),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~46_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~46 .lut_mask = 16'h0ACA;
defparam \ULA|ShiftRight0~46 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux26~1 (
// Equation(s):
// \ULA|Mux26~1_combout  = (\ULA|ShiftLeft0~54_combout  & (((\ULA|Mux26~0_combout )))) # (!\ULA|ShiftLeft0~54_combout  & ((\ULA|Mux26~0_combout  & ((\ULA|ShiftRight0~46_combout ))) # (!\ULA|Mux26~0_combout  & (\ULA|ShiftRight0~32_combout ))))

	.dataa(\ULA|ShiftRight0~32_combout ),
	.datab(\ULA|ShiftLeft0~54_combout ),
	.datac(\ULA|Mux26~0_combout ),
	.datad(\ULA|ShiftRight0~46_combout ),
	.cin(gnd),
	.combout(\ULA|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux26~1 .lut_mask = 16'hF2C2;
defparam \ULA|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux26~2 (
// Equation(s):
// \ULA|Mux26~2_combout  = (\MUX_A_ALU|m_out[5]~5_combout  & ((\COntroladora_ULA|alu_ctr[0]~27_combout ) # ((\MUX_B_extsgn_ALU|m_out[5]~10_combout  & !\COntroladora_ULA|alu_ctr[1]~31_combout )))) # (!\MUX_A_ALU|m_out[5]~5_combout  & 
// (\COntroladora_ULA|alu_ctr[0]~27_combout  & ((\MUX_B_extsgn_ALU|m_out[5]~10_combout ) # (\COntroladora_ULA|alu_ctr[1]~31_combout ))))

	.dataa(\MUX_A_ALU|m_out[5]~5_combout ),
	.datab(\MUX_B_extsgn_ALU|m_out[5]~10_combout ),
	.datac(\COntroladora_ULA|alu_ctr[0]~27_combout ),
	.datad(\COntroladora_ULA|alu_ctr[1]~31_combout ),
	.cin(gnd),
	.combout(\ULA|Mux26~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux26~2 .lut_mask = 16'hF0E8;
defparam \ULA|Mux26~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux26~3 (
// Equation(s):
// \ULA|Mux26~3_combout  = (\COntroladora_ULA|alu_ctr[1]~31_combout  & ((\ULA|Mux26~2_combout  & ((\ULA|Mux26~1_combout ))) # (!\ULA|Mux26~2_combout  & (\ULA|Add1~10_combout )))) # (!\COntroladora_ULA|alu_ctr[1]~31_combout  & (((\ULA|Mux26~2_combout ))))

	.dataa(\ULA|Add1~10_combout ),
	.datab(\ULA|Mux26~1_combout ),
	.datac(\COntroladora_ULA|alu_ctr[1]~31_combout ),
	.datad(\ULA|Mux26~2_combout ),
	.cin(gnd),
	.combout(\ULA|Mux26~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux26~3 .lut_mask = 16'hCFA0;
defparam \ULA|Mux26~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~61 (
// Equation(s):
// \ULA|ShiftLeft0~61_combout  = (\ULA|ShiftRight0~8_combout  & ((\Controladora|WideOr1~0_combout  & (\REG_A|sr_out [0])) # (!\Controladora|WideOr1~0_combout  & ((\PC|sr_out [0])))))

	.dataa(\ULA|ShiftRight0~8_combout ),
	.datab(\REG_A|sr_out [0]),
	.datac(\PC|sr_out [0]),
	.datad(\Controladora|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~61_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~61 .lut_mask = 16'h88A0;
defparam \ULA|ShiftLeft0~61 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~62 (
// Equation(s):
// \ULA|ShiftLeft0~62_combout  = (\RI|sr_out [6] & (\MUX_A_ALU|m_out[3]~3_combout  & !\RI|sr_out [7]))

	.dataa(\RI|sr_out [6]),
	.datab(\MUX_A_ALU|m_out[3]~3_combout ),
	.datac(vcc),
	.datad(\RI|sr_out [7]),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~62_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~62 .lut_mask = 16'h0088;
defparam \ULA|ShiftLeft0~62 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~63 (
// Equation(s):
// \ULA|ShiftLeft0~63_combout  = (\RI|sr_out [6] & (\MUX_A_ALU|m_out[1]~1_combout  & (\RI|sr_out [7]))) # (!\RI|sr_out [6] & (((!\RI|sr_out [7] & \MUX_A_ALU|m_out[4]~4_combout ))))

	.dataa(\MUX_A_ALU|m_out[1]~1_combout ),
	.datab(\RI|sr_out [6]),
	.datac(\RI|sr_out [7]),
	.datad(\MUX_A_ALU|m_out[4]~4_combout ),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~63_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~63 .lut_mask = 16'h8380;
defparam \ULA|ShiftLeft0~63 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~64 (
// Equation(s):
// \ULA|ShiftLeft0~64_combout  = (\ULA|ShiftLeft0~62_combout ) # ((\ULA|ShiftLeft0~63_combout ) # ((\MUX_A_ALU|m_out[2]~2_combout  & \ULA|ShiftRight0~10_combout )))

	.dataa(\ULA|ShiftLeft0~62_combout ),
	.datab(\ULA|ShiftLeft0~63_combout ),
	.datac(\MUX_A_ALU|m_out[2]~2_combout ),
	.datad(\ULA|ShiftRight0~10_combout ),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~64_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~64 .lut_mask = 16'hFEEE;
defparam \ULA|ShiftLeft0~64 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~65 (
// Equation(s):
// \ULA|ShiftLeft0~65_combout  = (!\RI|sr_out [9] & ((\RI|sr_out [8] & (\ULA|ShiftLeft0~61_combout )) # (!\RI|sr_out [8] & ((\ULA|ShiftLeft0~64_combout )))))

	.dataa(\ULA|ShiftLeft0~61_combout ),
	.datab(\ULA|ShiftLeft0~64_combout ),
	.datac(\RI|sr_out [8]),
	.datad(\RI|sr_out [9]),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~65_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~65 .lut_mask = 16'h00AC;
defparam \ULA|ShiftLeft0~65 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~47 (
// Equation(s):
// \ULA|ShiftRight0~47_combout  = (\RI|sr_out [6] & ((\RI|sr_out [7] & (\MUX_A_ALU|m_out[11]~11_combout )) # (!\RI|sr_out [7] & ((\MUX_A_ALU|m_out[9]~9_combout )))))

	.dataa(\RI|sr_out [6]),
	.datab(\MUX_A_ALU|m_out[11]~11_combout ),
	.datac(\MUX_A_ALU|m_out[9]~9_combout ),
	.datad(\RI|sr_out [7]),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~47_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~47 .lut_mask = 16'h88A0;
defparam \ULA|ShiftRight0~47 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~49 (
// Equation(s):
// \ULA|ShiftRight0~49_combout  = (\RI|sr_out [6] & (\MUX_A_ALU|m_out[15]~15_combout  & (\RI|sr_out [7]))) # (!\RI|sr_out [6] & (((!\RI|sr_out [7] & \MUX_A_ALU|m_out[12]~12_combout ))))

	.dataa(\MUX_A_ALU|m_out[15]~15_combout ),
	.datab(\RI|sr_out [6]),
	.datac(\RI|sr_out [7]),
	.datad(\MUX_A_ALU|m_out[12]~12_combout ),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~49_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~49 .lut_mask = 16'h8380;
defparam \ULA|ShiftRight0~49 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~67 (
// Equation(s):
// \ULA|ShiftLeft0~67_combout  = (\ULA|ShiftLeft0~27_combout  & ((\Controladora|WideOr1~0_combout  & (\REG_A|sr_out [13])) # (!\Controladora|WideOr1~0_combout  & ((\PC|sr_out [13])))))

	.dataa(\ULA|ShiftLeft0~27_combout ),
	.datab(\REG_A|sr_out [13]),
	.datac(\PC|sr_out [13]),
	.datad(\Controladora|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~67_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~67 .lut_mask = 16'h88A0;
defparam \ULA|ShiftLeft0~67 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~50 (
// Equation(s):
// \ULA|ShiftRight0~50_combout  = (\ULA|ShiftRight0~49_combout ) # ((\ULA|ShiftLeft0~67_combout ) # ((\MUX_A_ALU|m_out[14]~14_combout  & \ULA|ShiftRight0~10_combout )))

	.dataa(\ULA|ShiftRight0~49_combout ),
	.datab(\ULA|ShiftLeft0~67_combout ),
	.datac(\MUX_A_ALU|m_out[14]~14_combout ),
	.datad(\ULA|ShiftRight0~10_combout ),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~50_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~50 .lut_mask = 16'hFEEE;
defparam \ULA|ShiftRight0~50 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~54 (
// Equation(s):
// \ULA|ShiftRight0~54_combout  = (\RI|sr_out [7] & ((\RI|sr_out [6] & (\MUX_A_ALU|m_out[7]~7_combout )) # (!\RI|sr_out [6] & ((\MUX_A_ALU|m_out[6]~6_combout )))))

	.dataa(\RI|sr_out [7]),
	.datab(\MUX_A_ALU|m_out[7]~7_combout ),
	.datac(\MUX_A_ALU|m_out[6]~6_combout ),
	.datad(\RI|sr_out [6]),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~54_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~54 .lut_mask = 16'h88A0;
defparam \ULA|ShiftRight0~54 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~55 (
// Equation(s):
// \ULA|ShiftRight0~55_combout  = (\RI|sr_out [6] & (\MUX_A_ALU|m_out[5]~5_combout )) # (!\RI|sr_out [6] & ((\MUX_A_ALU|m_out[4]~4_combout )))

	.dataa(\MUX_A_ALU|m_out[5]~5_combout ),
	.datab(\MUX_A_ALU|m_out[4]~4_combout ),
	.datac(vcc),
	.datad(\RI|sr_out [6]),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~55_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~55 .lut_mask = 16'hAACC;
defparam \ULA|ShiftRight0~55 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~56 (
// Equation(s):
// \ULA|ShiftRight0~56_combout  = (\ULA|ShiftRight0~54_combout ) # ((\ULA|ShiftRight0~55_combout  & !\RI|sr_out [7]))

	.dataa(\ULA|ShiftRight0~54_combout ),
	.datab(\ULA|ShiftRight0~55_combout ),
	.datac(vcc),
	.datad(\RI|sr_out [7]),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~56_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~56 .lut_mask = 16'hAAEE;
defparam \ULA|ShiftRight0~56 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux27~0 (
// Equation(s):
// \ULA|Mux27~0_combout  = (\ULA|Mux24~3_combout  & (((!\ULA|ShiftLeft0~54_combout )))) # (!\ULA|Mux24~3_combout  & ((\ULA|ShiftLeft0~54_combout  & ((\ULA|ShiftRight0~56_combout ))) # (!\ULA|ShiftLeft0~54_combout  & (\ULA|ShiftRight0~53_combout ))))

	.dataa(\ULA|Mux24~3_combout ),
	.datab(\ULA|ShiftRight0~53_combout ),
	.datac(\ULA|ShiftLeft0~54_combout ),
	.datad(\ULA|ShiftRight0~56_combout ),
	.cin(gnd),
	.combout(\ULA|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux27~0 .lut_mask = 16'h5E0E;
defparam \ULA|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~57 (
// Equation(s):
// \ULA|ShiftRight0~57_combout  = (\RI|sr_out [6] & ((\RI|sr_out [7] & (\MUX_A_ALU|m_out[23]~23_combout )) # (!\RI|sr_out [7] & ((\MUX_A_ALU|m_out[21]~21_combout )))))

	.dataa(\RI|sr_out [6]),
	.datab(\MUX_A_ALU|m_out[23]~23_combout ),
	.datac(\MUX_A_ALU|m_out[21]~21_combout ),
	.datad(\RI|sr_out [7]),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~57_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~57 .lut_mask = 16'h88A0;
defparam \ULA|ShiftRight0~57 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~68 (
// Equation(s):
// \ULA|ShiftLeft0~68_combout  = (\ULA|ShiftRight0~8_combout  & ((\Controladora|WideOr1~0_combout  & (\REG_A|sr_out [20])) # (!\Controladora|WideOr1~0_combout  & ((\PC|sr_out [20])))))

	.dataa(\ULA|ShiftRight0~8_combout ),
	.datab(\REG_A|sr_out [20]),
	.datac(\PC|sr_out [20]),
	.datad(\Controladora|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~68_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~68 .lut_mask = 16'h88A0;
defparam \ULA|ShiftLeft0~68 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~58 (
// Equation(s):
// \ULA|ShiftRight0~58_combout  = (\ULA|ShiftRight0~57_combout ) # ((\ULA|ShiftLeft0~68_combout ) # ((\MUX_A_ALU|m_out[22]~22_combout  & \ULA|ShiftRight0~10_combout )))

	.dataa(\ULA|ShiftRight0~57_combout ),
	.datab(\ULA|ShiftLeft0~68_combout ),
	.datac(\MUX_A_ALU|m_out[22]~22_combout ),
	.datad(\ULA|ShiftRight0~10_combout ),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~58_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~58 .lut_mask = 16'hFEEE;
defparam \ULA|ShiftRight0~58 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~59 (
// Equation(s):
// \ULA|ShiftRight0~59_combout  = (\MUX_A_ALU|m_out[25]~25_combout  & ((\ULA|ShiftLeft0~27_combout ) # ((\MUX_A_ALU|m_out[26]~26_combout  & \ULA|ShiftRight0~10_combout )))) # (!\MUX_A_ALU|m_out[25]~25_combout  & (\MUX_A_ALU|m_out[26]~26_combout  & 
// (\ULA|ShiftRight0~10_combout )))

	.dataa(\MUX_A_ALU|m_out[25]~25_combout ),
	.datab(\MUX_A_ALU|m_out[26]~26_combout ),
	.datac(\ULA|ShiftRight0~10_combout ),
	.datad(\ULA|ShiftLeft0~27_combout ),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~59_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~59 .lut_mask = 16'hEAC0;
defparam \ULA|ShiftRight0~59 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~61 (
// Equation(s):
// \ULA|ShiftRight0~61_combout  = (\RI|sr_out [8] & (((\ULA|ShiftRight0~59_combout ) # (\ULA|ShiftRight0~60_combout )))) # (!\RI|sr_out [8] & (\ULA|ShiftRight0~58_combout ))

	.dataa(\ULA|ShiftRight0~58_combout ),
	.datab(\RI|sr_out [8]),
	.datac(\ULA|ShiftRight0~59_combout ),
	.datad(\ULA|ShiftRight0~60_combout ),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~61_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~61 .lut_mask = 16'hEEE2;
defparam \ULA|ShiftRight0~61 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~65 (
// Equation(s):
// \ULA|ShiftRight0~65_combout  = (\RI|sr_out [9] & (((\ULA|ShiftRight0~64_combout  & !\RI|sr_out [8])))) # (!\RI|sr_out [9] & (\ULA|ShiftRight0~61_combout ))

	.dataa(\ULA|ShiftRight0~61_combout ),
	.datab(\ULA|ShiftRight0~64_combout ),
	.datac(\RI|sr_out [9]),
	.datad(\RI|sr_out [8]),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~65_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~65 .lut_mask = 16'h0ACA;
defparam \ULA|ShiftRight0~65 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux27~1 (
// Equation(s):
// \ULA|Mux27~1_combout  = (\ULA|Mux24~3_combout  & ((\ULA|Mux27~0_combout  & ((\ULA|ShiftRight0~65_combout ))) # (!\ULA|Mux27~0_combout  & (\ULA|ShiftRight0~48_combout )))) # (!\ULA|Mux24~3_combout  & (((\ULA|Mux27~0_combout ))))

	.dataa(\ULA|ShiftRight0~48_combout ),
	.datab(\ULA|Mux24~3_combout ),
	.datac(\ULA|Mux27~0_combout ),
	.datad(\ULA|ShiftRight0~65_combout ),
	.cin(gnd),
	.combout(\ULA|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux27~1 .lut_mask = 16'hF838;
defparam \ULA|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux27~2 (
// Equation(s):
// \ULA|Mux27~2_combout  = (\MUX_A_ALU|m_out[4]~4_combout  & ((\COntroladora_ULA|alu_ctr[0]~27_combout ) # ((\MUX_B_extsgn_ALU|m_out[4]~8_combout  & !\COntroladora_ULA|alu_ctr[1]~31_combout )))) # (!\MUX_A_ALU|m_out[4]~4_combout  & 
// (\COntroladora_ULA|alu_ctr[0]~27_combout  & ((\MUX_B_extsgn_ALU|m_out[4]~8_combout ) # (\COntroladora_ULA|alu_ctr[1]~31_combout ))))

	.dataa(\MUX_A_ALU|m_out[4]~4_combout ),
	.datab(\MUX_B_extsgn_ALU|m_out[4]~8_combout ),
	.datac(\COntroladora_ULA|alu_ctr[0]~27_combout ),
	.datad(\COntroladora_ULA|alu_ctr[1]~31_combout ),
	.cin(gnd),
	.combout(\ULA|Mux27~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux27~2 .lut_mask = 16'hF0E8;
defparam \ULA|Mux27~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux27~3 (
// Equation(s):
// \ULA|Mux27~3_combout  = (\COntroladora_ULA|alu_ctr[1]~31_combout  & ((\ULA|Mux27~2_combout  & ((\ULA|Mux27~1_combout ))) # (!\ULA|Mux27~2_combout  & (\ULA|Add1~8_combout )))) # (!\COntroladora_ULA|alu_ctr[1]~31_combout  & (((\ULA|Mux27~2_combout ))))

	.dataa(\ULA|Add1~8_combout ),
	.datab(\ULA|Mux27~1_combout ),
	.datac(\COntroladora_ULA|alu_ctr[1]~31_combout ),
	.datad(\ULA|Mux27~2_combout ),
	.cin(gnd),
	.combout(\ULA|Mux27~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux27~3 .lut_mask = 16'hCFA0;
defparam \ULA|Mux27~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~69 (
// Equation(s):
// \ULA|ShiftLeft0~69_combout  = (\MUX_A_ALU|m_out[12]~12_combout  & ((\ULA|ShiftLeft0~27_combout ) # ((\MUX_A_ALU|m_out[13]~13_combout  & \ULA|ShiftRight0~8_combout )))) # (!\MUX_A_ALU|m_out[12]~12_combout  & (\MUX_A_ALU|m_out[13]~13_combout  & 
// (\ULA|ShiftRight0~8_combout )))

	.dataa(\MUX_A_ALU|m_out[12]~12_combout ),
	.datab(\MUX_A_ALU|m_out[13]~13_combout ),
	.datac(\ULA|ShiftRight0~8_combout ),
	.datad(\ULA|ShiftLeft0~27_combout ),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~69_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~69 .lut_mask = 16'hEAC0;
defparam \ULA|ShiftLeft0~69 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~70 (
// Equation(s):
// \ULA|ShiftLeft0~70_combout  = (\RI|sr_out [7] & ((\RI|sr_out [6] & (\MUX_A_ALU|m_out[10]~10_combout )) # (!\RI|sr_out [6] & ((\MUX_A_ALU|m_out[11]~11_combout )))))

	.dataa(\RI|sr_out [7]),
	.datab(\MUX_A_ALU|m_out[10]~10_combout ),
	.datac(\MUX_A_ALU|m_out[11]~11_combout ),
	.datad(\RI|sr_out [6]),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~70_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~70 .lut_mask = 16'h88A0;
defparam \ULA|ShiftLeft0~70 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~71 (
// Equation(s):
// \ULA|ShiftLeft0~71_combout  = (\RI|sr_out [7] & ((\RI|sr_out [6] & (\MUX_A_ALU|m_out[14]~14_combout )) # (!\RI|sr_out [6] & ((\MUX_A_ALU|m_out[15]~15_combout )))))

	.dataa(\RI|sr_out [7]),
	.datab(\MUX_A_ALU|m_out[14]~14_combout ),
	.datac(\MUX_A_ALU|m_out[15]~15_combout ),
	.datad(\RI|sr_out [6]),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~71_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~71 .lut_mask = 16'h88A0;
defparam \ULA|ShiftLeft0~71 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~72 (
// Equation(s):
// \ULA|ShiftLeft0~72_combout  = (\ULA|ShiftLeft0~59_combout ) # ((\ULA|ShiftLeft0~71_combout ) # ((\MUX_A_ALU|m_out[16]~16_combout  & \ULA|ShiftLeft0~27_combout )))

	.dataa(\ULA|ShiftLeft0~59_combout ),
	.datab(\ULA|ShiftLeft0~71_combout ),
	.datac(\MUX_A_ALU|m_out[16]~16_combout ),
	.datad(\ULA|ShiftLeft0~27_combout ),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~72_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~72 .lut_mask = 16'hFEEE;
defparam \ULA|ShiftLeft0~72 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~75 (
// Equation(s):
// \ULA|ShiftLeft0~75_combout  = (!\RI|sr_out [6] & ((\RI|sr_out [7] & (\MUX_A_ALU|m_out[23]~23_combout )) # (!\RI|sr_out [7] & ((\MUX_A_ALU|m_out[25]~25_combout )))))

	.dataa(\MUX_A_ALU|m_out[23]~23_combout ),
	.datab(\MUX_A_ALU|m_out[25]~25_combout ),
	.datac(\RI|sr_out [7]),
	.datad(\RI|sr_out [6]),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~75_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~75 .lut_mask = 16'h00AC;
defparam \ULA|ShiftLeft0~75 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux6~4 (
// Equation(s):
// \ULA|Mux6~4_combout  = (\ULA|ShiftLeft0~54_combout  & ((\ULA|Mux24~3_combout  & (\ULA|ShiftLeft0~74_combout )) # (!\ULA|Mux24~3_combout  & ((\ULA|ShiftLeft0~77_combout ))))) # (!\ULA|ShiftLeft0~54_combout  & (((\ULA|Mux24~3_combout ))))

	.dataa(\ULA|ShiftLeft0~54_combout ),
	.datab(\ULA|ShiftLeft0~74_combout ),
	.datac(\ULA|Mux24~3_combout ),
	.datad(\ULA|ShiftLeft0~77_combout ),
	.cin(gnd),
	.combout(\ULA|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux6~4 .lut_mask = 16'hDAD0;
defparam \ULA|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~78 (
// Equation(s):
// \ULA|ShiftLeft0~78_combout  = (\RI|sr_out [6] & (\MUX_A_ALU|m_out[8]~8_combout  & !\RI|sr_out [7]))

	.dataa(\RI|sr_out [6]),
	.datab(\MUX_A_ALU|m_out[8]~8_combout ),
	.datac(vcc),
	.datad(\RI|sr_out [7]),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~78_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~78 .lut_mask = 16'h0088;
defparam \ULA|ShiftLeft0~78 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~79 (
// Equation(s):
// \ULA|ShiftLeft0~79_combout  = (\RI|sr_out [6] & (\MUX_A_ALU|m_out[6]~6_combout  & (\RI|sr_out [7]))) # (!\RI|sr_out [6] & (((!\RI|sr_out [7] & \MUX_A_ALU|m_out[9]~9_combout ))))

	.dataa(\MUX_A_ALU|m_out[6]~6_combout ),
	.datab(\RI|sr_out [6]),
	.datac(\RI|sr_out [7]),
	.datad(\MUX_A_ALU|m_out[9]~9_combout ),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~79_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~79 .lut_mask = 16'h8380;
defparam \ULA|ShiftLeft0~79 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~80 (
// Equation(s):
// \ULA|ShiftLeft0~80_combout  = (\ULA|ShiftLeft0~78_combout ) # ((\ULA|ShiftLeft0~79_combout ) # ((\MUX_A_ALU|m_out[7]~7_combout  & \ULA|ShiftRight0~10_combout )))

	.dataa(\ULA|ShiftLeft0~78_combout ),
	.datab(\ULA|ShiftLeft0~79_combout ),
	.datac(\MUX_A_ALU|m_out[7]~7_combout ),
	.datad(\ULA|ShiftRight0~10_combout ),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~80_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~80 .lut_mask = 16'hFEEE;
defparam \ULA|ShiftLeft0~80 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~81 (
// Equation(s):
// \ULA|ShiftLeft0~81_combout  = (\RI|sr_out [8] & (\ULA|ShiftLeft0~19_combout )) # (!\RI|sr_out [8] & ((\ULA|ShiftLeft0~80_combout )))

	.dataa(\ULA|ShiftLeft0~19_combout ),
	.datab(\ULA|ShiftLeft0~80_combout ),
	.datac(vcc),
	.datad(\RI|sr_out [8]),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~81_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~81 .lut_mask = 16'hAACC;
defparam \ULA|ShiftLeft0~81 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~82 (
// Equation(s):
// \ULA|ShiftLeft0~82_combout  = (\RI|sr_out [9] & (((\ULA|ShiftLeft0~57_combout  & !\RI|sr_out [8])))) # (!\RI|sr_out [9] & (\ULA|ShiftLeft0~81_combout ))

	.dataa(\ULA|ShiftLeft0~81_combout ),
	.datab(\ULA|ShiftLeft0~57_combout ),
	.datac(\RI|sr_out [9]),
	.datad(\RI|sr_out [8]),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~82_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~82 .lut_mask = 16'h0ACA;
defparam \ULA|ShiftLeft0~82 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux6~5 (
// Equation(s):
// \ULA|Mux6~5_combout  = (\ULA|ShiftLeft0~54_combout  & (((\ULA|Mux6~4_combout )))) # (!\ULA|ShiftLeft0~54_combout  & ((\ULA|Mux6~4_combout  & ((\ULA|ShiftLeft0~82_combout ))) # (!\ULA|Mux6~4_combout  & (\ULA|ShiftLeft0~132_combout ))))

	.dataa(\ULA|ShiftLeft0~132_combout ),
	.datab(\ULA|ShiftLeft0~54_combout ),
	.datac(\ULA|Mux6~4_combout ),
	.datad(\ULA|ShiftLeft0~82_combout ),
	.cin(gnd),
	.combout(\ULA|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux6~5 .lut_mask = 16'hF2C2;
defparam \ULA|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Equal0~0 (
// Equation(s):
// \ULA|Equal0~0_combout  = (!\ULA|Mux25~7_combout  & (!\ULA|Mux26~7_combout  & (!\ULA|Mux27~7_combout  & !\ULA|Mux6~8_combout )))

	.dataa(\ULA|Mux25~7_combout ),
	.datab(\ULA|Mux26~7_combout ),
	.datac(\ULA|Mux27~7_combout ),
	.datad(\ULA|Mux6~8_combout ),
	.cin(gnd),
	.combout(\ULA|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Equal0~0 .lut_mask = 16'h0001;
defparam \ULA|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~83 (
// Equation(s):
// \ULA|ShiftLeft0~83_combout  = (!\RI|sr_out [9] & ((\RI|sr_out [8] & (\ULA|ShiftLeft0~22_combout )) # (!\RI|sr_out [8] & ((\ULA|ShiftLeft0~25_combout )))))

	.dataa(\ULA|ShiftLeft0~22_combout ),
	.datab(\ULA|ShiftLeft0~25_combout ),
	.datac(\RI|sr_out [8]),
	.datad(\RI|sr_out [9]),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~83_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~83 .lut_mask = 16'h00AC;
defparam \ULA|ShiftLeft0~83 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~84 (
// Equation(s):
// \ULA|ShiftLeft0~84_combout  = (\ULA|ShiftRight0~10_combout  & ((\Controladora|WideOr1~0_combout  & (\REG_A|sr_out [17])) # (!\Controladora|WideOr1~0_combout  & ((\PC|sr_out [17])))))

	.dataa(\ULA|ShiftRight0~10_combout ),
	.datab(\REG_A|sr_out [17]),
	.datac(\PC|sr_out [17]),
	.datad(\Controladora|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~84_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~84 .lut_mask = 16'h88A0;
defparam \ULA|ShiftLeft0~84 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~68 (
// Equation(s):
// \ULA|ShiftRight0~68_combout  = (\RI|sr_out [6] & ((\RI|sr_out [7] & (\MUX_A_ALU|m_out[18]~18_combout )) # (!\RI|sr_out [7] & ((\MUX_A_ALU|m_out[16]~16_combout )))))

	.dataa(\RI|sr_out [6]),
	.datab(\MUX_A_ALU|m_out[18]~18_combout ),
	.datac(\MUX_A_ALU|m_out[16]~16_combout ),
	.datad(\RI|sr_out [7]),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~68_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~68 .lut_mask = 16'h88A0;
defparam \ULA|ShiftRight0~68 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~69 (
// Equation(s):
// \ULA|ShiftRight0~69_combout  = (\ULA|ShiftLeft0~84_combout ) # ((\ULA|ShiftRight0~68_combout ) # ((\MUX_A_ALU|m_out[15]~15_combout  & \ULA|ShiftRight0~8_combout )))

	.dataa(\ULA|ShiftLeft0~84_combout ),
	.datab(\ULA|ShiftRight0~68_combout ),
	.datac(\MUX_A_ALU|m_out[15]~15_combout ),
	.datad(\ULA|ShiftRight0~8_combout ),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~69_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~69 .lut_mask = 16'hFEEE;
defparam \ULA|ShiftRight0~69 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~75 (
// Equation(s):
// \ULA|ShiftRight0~75_combout  = (\ULA|ShiftRight0~73_combout ) # (\ULA|ShiftRight0~74_combout )

	.dataa(\ULA|ShiftRight0~73_combout ),
	.datab(\ULA|ShiftRight0~74_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~75_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~75 .lut_mask = 16'hEEEE;
defparam \ULA|ShiftRight0~75 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~76 (
// Equation(s):
// \ULA|ShiftRight0~76_combout  = (\RI|sr_out [7] & ((\RI|sr_out [6] & (\MUX_A_ALU|m_out[10]~10_combout )) # (!\RI|sr_out [6] & ((\MUX_A_ALU|m_out[9]~9_combout )))))

	.dataa(\RI|sr_out [7]),
	.datab(\MUX_A_ALU|m_out[10]~10_combout ),
	.datac(\MUX_A_ALU|m_out[9]~9_combout ),
	.datad(\RI|sr_out [6]),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~76_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~76 .lut_mask = 16'h88A0;
defparam \ULA|ShiftRight0~76 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~77 (
// Equation(s):
// \ULA|ShiftRight0~77_combout  = (\ULA|ShiftLeft0~78_combout ) # ((\ULA|ShiftRight0~76_combout ) # ((\MUX_A_ALU|m_out[7]~7_combout  & \ULA|ShiftRight0~8_combout )))

	.dataa(\ULA|ShiftLeft0~78_combout ),
	.datab(\ULA|ShiftRight0~76_combout ),
	.datac(\MUX_A_ALU|m_out[7]~7_combout ),
	.datad(\ULA|ShiftRight0~8_combout ),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~77_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~77 .lut_mask = 16'hFEEE;
defparam \ULA|ShiftRight0~77 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux24~7 (
// Equation(s):
// \ULA|Mux24~7_combout  = (\ULA|ShiftLeft0~54_combout  & ((\ULA|Mux24~3_combout  & (\ULA|ShiftRight0~75_combout )) # (!\ULA|Mux24~3_combout  & ((\ULA|ShiftRight0~77_combout ))))) # (!\ULA|ShiftLeft0~54_combout  & (((\ULA|Mux24~3_combout ))))

	.dataa(\ULA|ShiftLeft0~54_combout ),
	.datab(\ULA|ShiftRight0~75_combout ),
	.datac(\ULA|Mux24~3_combout ),
	.datad(\ULA|ShiftRight0~77_combout ),
	.cin(gnd),
	.combout(\ULA|Mux24~7_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux24~7 .lut_mask = 16'hDAD0;
defparam \ULA|Mux24~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~78 (
// Equation(s):
// \ULA|ShiftRight0~78_combout  = (\RI|sr_out [6] & (\MUX_A_ALU|m_out[28]~28_combout  & !\RI|sr_out [7]))

	.dataa(\RI|sr_out [6]),
	.datab(\MUX_A_ALU|m_out[28]~28_combout ),
	.datac(vcc),
	.datad(\RI|sr_out [7]),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~78_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~78 .lut_mask = 16'h0088;
defparam \ULA|ShiftRight0~78 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~81 (
// Equation(s):
// \ULA|ShiftRight0~81_combout  = (\RI|sr_out [6] & (\MUX_A_ALU|m_out[24]~24_combout  & !\RI|sr_out [7]))

	.dataa(\RI|sr_out [6]),
	.datab(\MUX_A_ALU|m_out[24]~24_combout ),
	.datac(vcc),
	.datad(\RI|sr_out [7]),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~81_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~81 .lut_mask = 16'h0088;
defparam \ULA|ShiftRight0~81 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~85 (
// Equation(s):
// \ULA|ShiftRight0~85_combout  = (\ULA|ShiftRight0~8_combout  & ((\Controladora|WideOr1~0_combout  & (\REG_A|sr_out [31])) # (!\Controladora|WideOr1~0_combout  & ((\PC|sr_out [31])))))

	.dataa(\ULA|ShiftRight0~8_combout ),
	.datab(\REG_A|sr_out [31]),
	.datac(\PC|sr_out [31]),
	.datad(\Controladora|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~85_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~85 .lut_mask = 16'h88A0;
defparam \ULA|ShiftRight0~85 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~86 (
// Equation(s):
// \ULA|ShiftRight0~86_combout  = (\RI|sr_out [9] & (((\ULA|ShiftRight0~85_combout  & !\RI|sr_out [8])))) # (!\RI|sr_out [9] & (\ULA|ShiftRight0~84_combout ))

	.dataa(\ULA|ShiftRight0~84_combout ),
	.datab(\ULA|ShiftRight0~85_combout ),
	.datac(\RI|sr_out [9]),
	.datad(\RI|sr_out [8]),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~86_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~86 .lut_mask = 16'h0ACA;
defparam \ULA|ShiftRight0~86 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux24~8 (
// Equation(s):
// \ULA|Mux24~8_combout  = (\ULA|ShiftLeft0~54_combout  & (((\ULA|Mux24~7_combout )))) # (!\ULA|ShiftLeft0~54_combout  & ((\ULA|Mux24~7_combout  & ((\ULA|ShiftRight0~86_combout ))) # (!\ULA|Mux24~7_combout  & (\ULA|ShiftRight0~72_combout ))))

	.dataa(\ULA|ShiftRight0~72_combout ),
	.datab(\ULA|ShiftLeft0~54_combout ),
	.datac(\ULA|Mux24~7_combout ),
	.datad(\ULA|ShiftRight0~86_combout ),
	.cin(gnd),
	.combout(\ULA|Mux24~8_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux24~8 .lut_mask = 16'hF2C2;
defparam \ULA|Mux24~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux24~9 (
// Equation(s):
// \ULA|Mux24~9_combout  = (\MUX_A_ALU|m_out[7]~7_combout  & ((\COntroladora_ULA|alu_ctr[0]~27_combout ) # ((\MUX_B_extsgn_ALU|m_out[7]~14_combout  & !\COntroladora_ULA|alu_ctr[1]~31_combout )))) # (!\MUX_A_ALU|m_out[7]~7_combout  & 
// (\COntroladora_ULA|alu_ctr[0]~27_combout  & ((\MUX_B_extsgn_ALU|m_out[7]~14_combout ) # (\COntroladora_ULA|alu_ctr[1]~31_combout ))))

	.dataa(\MUX_A_ALU|m_out[7]~7_combout ),
	.datab(\MUX_B_extsgn_ALU|m_out[7]~14_combout ),
	.datac(\COntroladora_ULA|alu_ctr[0]~27_combout ),
	.datad(\COntroladora_ULA|alu_ctr[1]~31_combout ),
	.cin(gnd),
	.combout(\ULA|Mux24~9_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux24~9 .lut_mask = 16'hF0E8;
defparam \ULA|Mux24~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux24~10 (
// Equation(s):
// \ULA|Mux24~10_combout  = (\COntroladora_ULA|alu_ctr[1]~31_combout  & ((\ULA|Mux24~9_combout  & ((\ULA|Mux24~8_combout ))) # (!\ULA|Mux24~9_combout  & (\ULA|Add1~14_combout )))) # (!\COntroladora_ULA|alu_ctr[1]~31_combout  & (((\ULA|Mux24~9_combout ))))

	.dataa(\ULA|Add1~14_combout ),
	.datab(\ULA|Mux24~8_combout ),
	.datac(\COntroladora_ULA|alu_ctr[1]~31_combout ),
	.datad(\ULA|Mux24~9_combout ),
	.cin(gnd),
	.combout(\ULA|Mux24~10_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux24~10 .lut_mask = 16'hCFA0;
defparam \ULA|Mux24~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux24~11 (
// Equation(s):
// \ULA|Mux24~11_combout  = (\COntroladora_ULA|alu_ctr[1]~31_combout  & (\ULA|tmp[7]~14_combout  & !\COntroladora_ULA|alu_ctr[0]~27_combout ))

	.dataa(\COntroladora_ULA|alu_ctr[1]~31_combout ),
	.datab(\ULA|tmp[7]~14_combout ),
	.datac(vcc),
	.datad(\COntroladora_ULA|alu_ctr[0]~27_combout ),
	.cin(gnd),
	.combout(\ULA|Mux24~11_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux24~11 .lut_mask = 16'h0088;
defparam \ULA|Mux24~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux24~12 (
// Equation(s):
// \ULA|Mux24~12_combout  = (\ULA|Mux24~4_combout  & (((\ULA|Mux24~5_combout )))) # (!\ULA|Mux24~4_combout  & ((\ULA|Mux24~5_combout  & ((\ULA|Mux24~11_combout ))) # (!\ULA|Mux24~5_combout  & (\ULA|Mux24~10_combout ))))

	.dataa(\ULA|Mux24~10_combout ),
	.datab(\ULA|Mux24~11_combout ),
	.datac(\ULA|Mux24~4_combout ),
	.datad(\ULA|Mux24~5_combout ),
	.cin(gnd),
	.combout(\ULA|Mux24~12_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux24~12 .lut_mask = 16'hFC0A;
defparam \ULA|Mux24~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux24~13 (
// Equation(s):
// \ULA|Mux24~13_combout  = (\ULA|Mux24~2_combout  & ((\ULA|Mux24~12_combout  & ((\ULA|a32~83_combout ))) # (!\ULA|Mux24~12_combout  & (\ULA|ShiftLeft0~83_combout )))) # (!\ULA|Mux24~2_combout  & (((\ULA|Mux24~12_combout ))))

	.dataa(\ULA|ShiftLeft0~83_combout ),
	.datab(\ULA|a32~83_combout ),
	.datac(\ULA|Mux24~2_combout ),
	.datad(\ULA|Mux24~12_combout ),
	.cin(gnd),
	.combout(\ULA|Mux24~13_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux24~13 .lut_mask = 16'hCFA0;
defparam \ULA|Mux24~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux31~2 (
// Equation(s):
// \ULA|Mux31~2_combout  = (\COntroladora_ULA|alu_ctr[1]~31_combout  & (\ULA|tmp[31]~62_combout  & (\ULA|Mux17~2_combout  & !\COntroladora_ULA|alu_ctr[3]~26_combout )))

	.dataa(\COntroladora_ULA|alu_ctr[1]~31_combout ),
	.datab(\ULA|tmp[31]~62_combout ),
	.datac(\ULA|Mux17~2_combout ),
	.datad(\COntroladora_ULA|alu_ctr[3]~26_combout ),
	.cin(gnd),
	.combout(\ULA|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux31~2 .lut_mask = 16'h0080;
defparam \ULA|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux0~16 (
// Equation(s):
// \ULA|Mux0~16_combout  = (!\RI|sr_out [7] & ((\RI|sr_out [6] & (\MUX_A_ALU|m_out[1]~1_combout )) # (!\RI|sr_out [6] & ((\MUX_A_ALU|m_out[0]~0_combout )))))

	.dataa(\MUX_A_ALU|m_out[1]~1_combout ),
	.datab(\MUX_A_ALU|m_out[0]~0_combout ),
	.datac(\RI|sr_out [6]),
	.datad(\RI|sr_out [7]),
	.cin(gnd),
	.combout(\ULA|Mux0~16_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux0~16 .lut_mask = 16'h00AC;
defparam \ULA|Mux0~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~90 (
// Equation(s):
// \ULA|ShiftRight0~90_combout  = (\RI|sr_out [6] & (\MUX_A_ALU|m_out[3]~3_combout )) # (!\RI|sr_out [6] & ((\MUX_A_ALU|m_out[2]~2_combout )))

	.dataa(\MUX_A_ALU|m_out[3]~3_combout ),
	.datab(\MUX_A_ALU|m_out[2]~2_combout ),
	.datac(vcc),
	.datad(\RI|sr_out [6]),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~90_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~90 .lut_mask = 16'hAACC;
defparam \ULA|ShiftRight0~90 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux0~17 (
// Equation(s):
// \ULA|Mux0~17_combout  = (!\RI|sr_out [8] & ((\ULA|Mux0~16_combout ) # ((\RI|sr_out [7] & \ULA|ShiftRight0~90_combout ))))

	.dataa(\ULA|Mux0~16_combout ),
	.datab(\RI|sr_out [7]),
	.datac(\ULA|ShiftRight0~90_combout ),
	.datad(\RI|sr_out [8]),
	.cin(gnd),
	.combout(\ULA|Mux0~17_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux0~17 .lut_mask = 16'h00EA;
defparam \ULA|Mux0~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux0~18 (
// Equation(s):
// \ULA|Mux0~18_combout  = (!\RI|sr_out [9] & ((\ULA|Mux0~17_combout ) # ((\RI|sr_out [8] & \ULA|ShiftRight0~56_combout ))))

	.dataa(\ULA|Mux0~17_combout ),
	.datab(\RI|sr_out [8]),
	.datac(\ULA|ShiftRight0~56_combout ),
	.datad(\RI|sr_out [9]),
	.cin(gnd),
	.combout(\ULA|Mux0~18_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux0~18 .lut_mask = 16'h00EA;
defparam \ULA|Mux0~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux31~4 (
// Equation(s):
// \ULA|Mux31~4_combout  = (!\COntroladora_ULA|alu_ctr[3]~26_combout  & ((\MUX_A_ALU|m_out[0]~0_combout  & ((\MUX_B_extsgn_ALU|m_out[0]~2_combout ) # (\COntroladora_ULA|alu_ctr[0]~27_combout ))) # (!\MUX_A_ALU|m_out[0]~0_combout  & 
// (\MUX_B_extsgn_ALU|m_out[0]~2_combout  & \COntroladora_ULA|alu_ctr[0]~27_combout ))))

	.dataa(\MUX_A_ALU|m_out[0]~0_combout ),
	.datab(\MUX_B_extsgn_ALU|m_out[0]~2_combout ),
	.datac(\COntroladora_ULA|alu_ctr[0]~27_combout ),
	.datad(\COntroladora_ULA|alu_ctr[3]~26_combout ),
	.cin(gnd),
	.combout(\ULA|Mux31~4_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux31~4 .lut_mask = 16'h00E8;
defparam \ULA|Mux31~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Equal0~1 (
// Equation(s):
// \ULA|Equal0~1_combout  = (\ULA|Equal0~0_combout  & (!\ULA|Mux0~14_combout  & (!\ULA|Mux24~14_combout  & !\ULA|Mux31~9_combout )))

	.dataa(\ULA|Equal0~0_combout ),
	.datab(\ULA|Mux0~14_combout ),
	.datac(\ULA|Mux24~14_combout ),
	.datad(\ULA|Mux31~9_combout ),
	.cin(gnd),
	.combout(\ULA|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Equal0~1 .lut_mask = 16'h0002;
defparam \ULA|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~85 (
// Equation(s):
// \ULA|ShiftLeft0~85_combout  = (\ULA|ShiftLeft0~42_combout ) # (\ULA|ShiftLeft0~43_combout )

	.dataa(\ULA|ShiftLeft0~42_combout ),
	.datab(\ULA|ShiftLeft0~43_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~85_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~85 .lut_mask = 16'hEEEE;
defparam \ULA|ShiftLeft0~85 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~87 (
// Equation(s):
// \ULA|ShiftLeft0~87_combout  = (\RI|sr_out [8] & (\ULA|ShiftLeft0~25_combout )) # (!\RI|sr_out [8] & (((\ULA|ShiftLeft0~31_combout ) # (\ULA|ShiftLeft0~32_combout ))))

	.dataa(\ULA|ShiftLeft0~25_combout ),
	.datab(\ULA|ShiftLeft0~31_combout ),
	.datac(\ULA|ShiftLeft0~32_combout ),
	.datad(\RI|sr_out [8]),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~87_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~87 .lut_mask = 16'hAAFC;
defparam \ULA|ShiftLeft0~87 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~89 (
// Equation(s):
// \ULA|ShiftLeft0~89_combout  = (\MUX_A_ALU|m_out[11]~11_combout  & ((\ULA|ShiftLeft0~27_combout ) # ((\MUX_A_ALU|m_out[12]~12_combout  & \ULA|ShiftRight0~8_combout )))) # (!\MUX_A_ALU|m_out[11]~11_combout  & (\MUX_A_ALU|m_out[12]~12_combout  & 
// (\ULA|ShiftRight0~8_combout )))

	.dataa(\MUX_A_ALU|m_out[11]~11_combout ),
	.datab(\MUX_A_ALU|m_out[12]~12_combout ),
	.datac(\ULA|ShiftRight0~8_combout ),
	.datad(\ULA|ShiftLeft0~27_combout ),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~89_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~89 .lut_mask = 16'hEAC0;
defparam \ULA|ShiftLeft0~89 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~90 (
// Equation(s):
// \ULA|ShiftLeft0~90_combout  = (\ULA|ShiftLeft0~55_combout ) # ((\ULA|ShiftLeft0~89_combout ) # ((\MUX_A_ALU|m_out[10]~10_combout  & \ULA|ShiftRight0~10_combout )))

	.dataa(\ULA|ShiftLeft0~55_combout ),
	.datab(\ULA|ShiftLeft0~89_combout ),
	.datac(\MUX_A_ALU|m_out[10]~10_combout ),
	.datad(\ULA|ShiftRight0~10_combout ),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~90_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~90 .lut_mask = 16'hFEEE;
defparam \ULA|ShiftLeft0~90 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~91 (
// Equation(s):
// \ULA|ShiftLeft0~91_combout  = (\MUX_A_ALU|m_out[15]~15_combout  & ((\ULA|ShiftLeft0~27_combout ) # ((\MUX_A_ALU|m_out[16]~16_combout  & \ULA|ShiftRight0~8_combout )))) # (!\MUX_A_ALU|m_out[15]~15_combout  & (\MUX_A_ALU|m_out[16]~16_combout  & 
// (\ULA|ShiftRight0~8_combout )))

	.dataa(\MUX_A_ALU|m_out[15]~15_combout ),
	.datab(\MUX_A_ALU|m_out[16]~16_combout ),
	.datac(\ULA|ShiftRight0~8_combout ),
	.datad(\ULA|ShiftLeft0~27_combout ),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~91_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~91 .lut_mask = 16'hEAC0;
defparam \ULA|ShiftLeft0~91 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~92 (
// Equation(s):
// \ULA|ShiftLeft0~92_combout  = (\ULA|ShiftLeft0~51_combout ) # ((\ULA|ShiftLeft0~91_combout ) # ((\MUX_A_ALU|m_out[14]~14_combout  & \ULA|ShiftRight0~10_combout )))

	.dataa(\ULA|ShiftLeft0~51_combout ),
	.datab(\ULA|ShiftLeft0~91_combout ),
	.datac(\MUX_A_ALU|m_out[14]~14_combout ),
	.datad(\ULA|ShiftRight0~10_combout ),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~92_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~92 .lut_mask = 16'hFEEE;
defparam \ULA|ShiftLeft0~92 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~93 (
// Equation(s):
// \ULA|ShiftLeft0~93_combout  = (\RI|sr_out [8] & (\ULA|ShiftLeft0~90_combout )) # (!\RI|sr_out [8] & ((\ULA|ShiftLeft0~92_combout )))

	.dataa(\ULA|ShiftLeft0~90_combout ),
	.datab(\ULA|ShiftLeft0~92_combout ),
	.datac(vcc),
	.datad(\RI|sr_out [8]),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~93_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~93 .lut_mask = 16'hAACC;
defparam \ULA|ShiftLeft0~93 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~96 (
// Equation(s):
// \ULA|ShiftLeft0~96_combout  = (\RI|sr_out [6] & ((\RI|sr_out [7] & (\MUX_A_ALU|m_out[21]~21_combout )) # (!\RI|sr_out [7] & ((\MUX_A_ALU|m_out[23]~23_combout )))))

	.dataa(\RI|sr_out [6]),
	.datab(\MUX_A_ALU|m_out[21]~21_combout ),
	.datac(\MUX_A_ALU|m_out[23]~23_combout ),
	.datad(\RI|sr_out [7]),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~96_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~96 .lut_mask = 16'h88A0;
defparam \ULA|ShiftLeft0~96 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux7~3 (
// Equation(s):
// \ULA|Mux7~3_combout  = (\ULA|ShiftLeft0~54_combout  & ((\ULA|Mux24~3_combout  & (\ULA|ShiftLeft0~95_combout )) # (!\ULA|Mux24~3_combout  & ((\ULA|ShiftLeft0~97_combout ))))) # (!\ULA|ShiftLeft0~54_combout  & (((\ULA|Mux24~3_combout ))))

	.dataa(\ULA|ShiftLeft0~54_combout ),
	.datab(\ULA|ShiftLeft0~95_combout ),
	.datac(\ULA|Mux24~3_combout ),
	.datad(\ULA|ShiftLeft0~97_combout ),
	.cin(gnd),
	.combout(\ULA|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux7~3 .lut_mask = 16'hDAD0;
defparam \ULA|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~98 (
// Equation(s):
// \ULA|ShiftLeft0~98_combout  = (\RI|sr_out [7] & ((\RI|sr_out [6] & (\MUX_A_ALU|m_out[5]~5_combout )) # (!\RI|sr_out [6] & ((\MUX_A_ALU|m_out[6]~6_combout )))))

	.dataa(\RI|sr_out [7]),
	.datab(\MUX_A_ALU|m_out[5]~5_combout ),
	.datac(\MUX_A_ALU|m_out[6]~6_combout ),
	.datad(\RI|sr_out [6]),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~98_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~98 .lut_mask = 16'h88A0;
defparam \ULA|ShiftLeft0~98 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~99 (
// Equation(s):
// \ULA|ShiftLeft0~99_combout  = (\ULA|ShiftLeft0~66_combout ) # ((\ULA|ShiftLeft0~98_combout ) # ((\MUX_A_ALU|m_out[7]~7_combout  & \ULA|ShiftLeft0~27_combout )))

	.dataa(\ULA|ShiftLeft0~66_combout ),
	.datab(\ULA|ShiftLeft0~98_combout ),
	.datac(\MUX_A_ALU|m_out[7]~7_combout ),
	.datad(\ULA|ShiftLeft0~27_combout ),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~99_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~99 .lut_mask = 16'hFEEE;
defparam \ULA|ShiftLeft0~99 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~100 (
// Equation(s):
// \ULA|ShiftLeft0~100_combout  = (\RI|sr_out [8] & (\ULA|ShiftLeft0~64_combout )) # (!\RI|sr_out [8] & ((\ULA|ShiftLeft0~99_combout )))

	.dataa(\ULA|ShiftLeft0~64_combout ),
	.datab(\ULA|ShiftLeft0~99_combout ),
	.datac(vcc),
	.datad(\RI|sr_out [8]),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~100_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~100 .lut_mask = 16'hAACC;
defparam \ULA|ShiftLeft0~100 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~101 (
// Equation(s):
// \ULA|ShiftLeft0~101_combout  = (\RI|sr_out [9] & (((\ULA|ShiftLeft0~61_combout  & !\RI|sr_out [8])))) # (!\RI|sr_out [9] & (\ULA|ShiftLeft0~100_combout ))

	.dataa(\ULA|ShiftLeft0~100_combout ),
	.datab(\ULA|ShiftLeft0~61_combout ),
	.datac(\RI|sr_out [9]),
	.datad(\RI|sr_out [8]),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~101_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~101 .lut_mask = 16'h0ACA;
defparam \ULA|ShiftLeft0~101 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux7~4 (
// Equation(s):
// \ULA|Mux7~4_combout  = (\ULA|ShiftLeft0~54_combout  & (((\ULA|Mux7~3_combout )))) # (!\ULA|ShiftLeft0~54_combout  & ((\ULA|Mux7~3_combout  & ((\ULA|ShiftLeft0~101_combout ))) # (!\ULA|Mux7~3_combout  & (\ULA|ShiftLeft0~93_combout ))))

	.dataa(\ULA|ShiftLeft0~93_combout ),
	.datab(\ULA|ShiftLeft0~54_combout ),
	.datac(\ULA|Mux7~3_combout ),
	.datad(\ULA|ShiftLeft0~101_combout ),
	.cin(gnd),
	.combout(\ULA|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux7~4 .lut_mask = 16'hF2C2;
defparam \ULA|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~102 (
// Equation(s):
// \ULA|ShiftLeft0~102_combout  = (\RI|sr_out [7] & ((\RI|sr_out [6] & (\MUX_A_ALU|m_out[19]~19_combout )) # (!\RI|sr_out [6] & ((\MUX_A_ALU|m_out[20]~20_combout )))))

	.dataa(\RI|sr_out [7]),
	.datab(\MUX_A_ALU|m_out[19]~19_combout ),
	.datac(\MUX_A_ALU|m_out[20]~20_combout ),
	.datad(\RI|sr_out [6]),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~102_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~102 .lut_mask = 16'h88A0;
defparam \ULA|ShiftLeft0~102 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~103 (
// Equation(s):
// \ULA|ShiftLeft0~103_combout  = (\ULA|ShiftLeft0~56_combout ) # ((\ULA|ShiftLeft0~102_combout ) # ((\MUX_A_ALU|m_out[21]~21_combout  & \ULA|ShiftLeft0~27_combout )))

	.dataa(\ULA|ShiftLeft0~56_combout ),
	.datab(\ULA|ShiftLeft0~102_combout ),
	.datac(\MUX_A_ALU|m_out[21]~21_combout ),
	.datad(\ULA|ShiftLeft0~27_combout ),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~103_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~103 .lut_mask = 16'hFEEE;
defparam \ULA|ShiftLeft0~103 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~104 (
// Equation(s):
// \ULA|ShiftLeft0~104_combout  = (\RI|sr_out [7] & ((\RI|sr_out [6] & (\MUX_A_ALU|m_out[11]~11_combout )) # (!\RI|sr_out [6] & ((\MUX_A_ALU|m_out[12]~12_combout )))))

	.dataa(\RI|sr_out [7]),
	.datab(\MUX_A_ALU|m_out[11]~11_combout ),
	.datac(\MUX_A_ALU|m_out[12]~12_combout ),
	.datad(\RI|sr_out [6]),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~104_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~104 .lut_mask = 16'h88A0;
defparam \ULA|ShiftLeft0~104 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~105 (
// Equation(s):
// \ULA|ShiftLeft0~105_combout  = (\ULA|ShiftLeft0~67_combout ) # ((\ULA|ShiftLeft0~104_combout ) # ((\MUX_A_ALU|m_out[14]~14_combout  & \ULA|ShiftRight0~8_combout )))

	.dataa(\ULA|ShiftLeft0~67_combout ),
	.datab(\ULA|ShiftLeft0~104_combout ),
	.datac(\MUX_A_ALU|m_out[14]~14_combout ),
	.datad(\ULA|ShiftRight0~8_combout ),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~105_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~105 .lut_mask = 16'hFEEE;
defparam \ULA|ShiftLeft0~105 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~106 (
// Equation(s):
// \ULA|ShiftLeft0~106_combout  = (\RI|sr_out [7] & ((\RI|sr_out [6] & (\MUX_A_ALU|m_out[15]~15_combout )) # (!\RI|sr_out [6] & ((\MUX_A_ALU|m_out[16]~16_combout )))))

	.dataa(\RI|sr_out [7]),
	.datab(\MUX_A_ALU|m_out[15]~15_combout ),
	.datac(\MUX_A_ALU|m_out[16]~16_combout ),
	.datad(\RI|sr_out [6]),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~106_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~106 .lut_mask = 16'h88A0;
defparam \ULA|ShiftLeft0~106 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~107 (
// Equation(s):
// \ULA|ShiftLeft0~107_combout  = (\ULA|ShiftLeft0~52_combout ) # ((\ULA|ShiftLeft0~106_combout ) # ((\MUX_A_ALU|m_out[17]~17_combout  & \ULA|ShiftLeft0~27_combout )))

	.dataa(\ULA|ShiftLeft0~52_combout ),
	.datab(\ULA|ShiftLeft0~106_combout ),
	.datac(\MUX_A_ALU|m_out[17]~17_combout ),
	.datad(\ULA|ShiftLeft0~27_combout ),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~107_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~107 .lut_mask = 16'hFEEE;
defparam \ULA|ShiftLeft0~107 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~108 (
// Equation(s):
// \ULA|ShiftLeft0~108_combout  = (\RI|sr_out [8] & (\ULA|ShiftLeft0~105_combout )) # (!\RI|sr_out [8] & ((\ULA|ShiftLeft0~107_combout )))

	.dataa(\ULA|ShiftLeft0~105_combout ),
	.datab(\ULA|ShiftLeft0~107_combout ),
	.datac(vcc),
	.datad(\RI|sr_out [8]),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~108_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~108 .lut_mask = 16'hAACC;
defparam \ULA|ShiftLeft0~108 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~109 (
// Equation(s):
// \ULA|ShiftLeft0~109_combout  = (\RI|sr_out [7] & ((\RI|sr_out [6] & (\MUX_A_ALU|m_out[23]~23_combout )) # (!\RI|sr_out [6] & ((\MUX_A_ALU|m_out[24]~24_combout )))))

	.dataa(\RI|sr_out [7]),
	.datab(\MUX_A_ALU|m_out[23]~23_combout ),
	.datac(\MUX_A_ALU|m_out[24]~24_combout ),
	.datad(\RI|sr_out [6]),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~109_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~109 .lut_mask = 16'h88A0;
defparam \ULA|ShiftLeft0~109 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux5~3 (
// Equation(s):
// \ULA|Mux5~3_combout  = (\ULA|Mux24~3_combout  & (((!\ULA|ShiftLeft0~54_combout )))) # (!\ULA|Mux24~3_combout  & ((\ULA|ShiftLeft0~54_combout  & ((\ULA|ShiftLeft0~111_combout ))) # (!\ULA|ShiftLeft0~54_combout  & (\ULA|ShiftLeft0~108_combout ))))

	.dataa(\ULA|Mux24~3_combout ),
	.datab(\ULA|ShiftLeft0~108_combout ),
	.datac(\ULA|ShiftLeft0~54_combout ),
	.datad(\ULA|ShiftLeft0~111_combout ),
	.cin(gnd),
	.combout(\ULA|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux5~3 .lut_mask = 16'h5E0E;
defparam \ULA|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~112 (
// Equation(s):
// \ULA|ShiftLeft0~112_combout  = (\MUX_A_ALU|m_out[9]~9_combout  & ((\ULA|ShiftLeft0~27_combout ) # ((\MUX_A_ALU|m_out[10]~10_combout  & \ULA|ShiftRight0~8_combout )))) # (!\MUX_A_ALU|m_out[9]~9_combout  & (\MUX_A_ALU|m_out[10]~10_combout  & 
// (\ULA|ShiftRight0~8_combout )))

	.dataa(\MUX_A_ALU|m_out[9]~9_combout ),
	.datab(\MUX_A_ALU|m_out[10]~10_combout ),
	.datac(\ULA|ShiftRight0~8_combout ),
	.datad(\ULA|ShiftLeft0~27_combout ),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~112_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~112 .lut_mask = 16'hEAC0;
defparam \ULA|ShiftLeft0~112 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~113 (
// Equation(s):
// \ULA|ShiftLeft0~113_combout  = (\RI|sr_out [7] & ((\RI|sr_out [6] & (\MUX_A_ALU|m_out[7]~7_combout )) # (!\RI|sr_out [6] & ((\MUX_A_ALU|m_out[8]~8_combout )))))

	.dataa(\RI|sr_out [7]),
	.datab(\MUX_A_ALU|m_out[7]~7_combout ),
	.datac(\MUX_A_ALU|m_out[8]~8_combout ),
	.datad(\RI|sr_out [6]),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~113_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~113 .lut_mask = 16'h88A0;
defparam \ULA|ShiftLeft0~113 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~114 (
// Equation(s):
// \ULA|ShiftLeft0~114_combout  = (\ULA|ShiftLeft0~112_combout ) # (\ULA|ShiftLeft0~113_combout )

	.dataa(\ULA|ShiftLeft0~112_combout ),
	.datab(\ULA|ShiftLeft0~113_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~114_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~114 .lut_mask = 16'hEEEE;
defparam \ULA|ShiftLeft0~114 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~115 (
// Equation(s):
// \ULA|ShiftLeft0~115_combout  = (\RI|sr_out [9] & (((\ULA|ShiftLeft0~46_combout  & !\RI|sr_out [8])))) # (!\RI|sr_out [9] & (\ULA|ShiftLeft0~134_combout ))

	.dataa(\ULA|ShiftLeft0~134_combout ),
	.datab(\ULA|ShiftLeft0~46_combout ),
	.datac(\RI|sr_out [9]),
	.datad(\RI|sr_out [8]),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~115_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~115 .lut_mask = 16'h0ACA;
defparam \ULA|ShiftLeft0~115 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux5~4 (
// Equation(s):
// \ULA|Mux5~4_combout  = (\ULA|Mux24~3_combout  & ((\ULA|Mux5~3_combout  & ((\ULA|ShiftLeft0~115_combout ))) # (!\ULA|Mux5~3_combout  & (\ULA|ShiftLeft0~103_combout )))) # (!\ULA|Mux24~3_combout  & (((\ULA|Mux5~3_combout ))))

	.dataa(\ULA|ShiftLeft0~103_combout ),
	.datab(\ULA|Mux24~3_combout ),
	.datac(\ULA|Mux5~3_combout ),
	.datad(\ULA|ShiftLeft0~115_combout ),
	.cin(gnd),
	.combout(\ULA|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux5~4 .lut_mask = 16'hF838;
defparam \ULA|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|a32~74 (
// Equation(s):
// \ULA|a32~74_combout  = \MUX_A_ALU|m_out[2]~2_combout  $ (((\MUX_B_extsgn_ALU|m_out[2]~4_combout ) # ((\RI|sr_out [0] & \Controladora|s_aluBin [0]))))

	.dataa(\RI|sr_out [0]),
	.datab(\Controladora|s_aluBin [0]),
	.datac(\MUX_B_extsgn_ALU|m_out[2]~4_combout ),
	.datad(\MUX_A_ALU|m_out[2]~2_combout ),
	.cin(gnd),
	.combout(\ULA|a32~74_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|a32~74 .lut_mask = 16'h07F8;
defparam \ULA|a32~74 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux29~2 (
// Equation(s):
// \ULA|Mux29~2_combout  = (\ULA|Mux3~0_combout  & (((!\ULA|ShiftRight0~9_combout )))) # (!\ULA|Mux3~0_combout  & ((\ULA|ShiftRight0~9_combout  & ((\ULA|ShiftRight0~90_combout ))) # (!\ULA|ShiftRight0~9_combout  & (\ULA|ShiftRight0~19_combout ))))

	.dataa(\ULA|Mux3~0_combout ),
	.datab(\ULA|ShiftRight0~19_combout ),
	.datac(\ULA|ShiftRight0~9_combout ),
	.datad(\ULA|ShiftRight0~90_combout ),
	.cin(gnd),
	.combout(\ULA|Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux29~2 .lut_mask = 16'h5E0E;
defparam \ULA|Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux29~3 (
// Equation(s):
// \ULA|Mux29~3_combout  = (\ULA|Mux3~0_combout  & ((\ULA|Mux29~2_combout  & ((\ULA|ShiftRight0~95_combout ))) # (!\ULA|Mux29~2_combout  & (\ULA|ShiftRight0~55_combout )))) # (!\ULA|Mux3~0_combout  & (((\ULA|Mux29~2_combout ))))

	.dataa(\ULA|ShiftRight0~55_combout ),
	.datab(\ULA|Mux3~0_combout ),
	.datac(\ULA|Mux29~2_combout ),
	.datad(\ULA|ShiftRight0~95_combout ),
	.cin(gnd),
	.combout(\ULA|Mux29~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux29~3 .lut_mask = 16'hF838;
defparam \ULA|Mux29~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux29~4 (
// Equation(s):
// \ULA|Mux29~4_combout  = (\COntroladora_ULA|alu_ctr[0]~27_combout  & \COntroladora_ULA|alu_ctr[1]~31_combout )

	.dataa(\COntroladora_ULA|alu_ctr[0]~27_combout ),
	.datab(\COntroladora_ULA|alu_ctr[1]~31_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ULA|Mux29~4_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux29~4 .lut_mask = 16'h8888;
defparam \ULA|Mux29~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|a32~75 (
// Equation(s):
// \ULA|a32~75_combout  = (\MUX_A_ALU|m_out[2]~2_combout  & ((\MUX_B_extsgn_ALU|m_out[2]~4_combout ) # ((\RI|sr_out [0] & \Controladora|s_aluBin [0]))))

	.dataa(\MUX_A_ALU|m_out[2]~2_combout ),
	.datab(\MUX_B_extsgn_ALU|m_out[2]~4_combout ),
	.datac(\RI|sr_out [0]),
	.datad(\Controladora|s_aluBin [0]),
	.cin(gnd),
	.combout(\ULA|a32~75_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|a32~75 .lut_mask = 16'hA888;
defparam \ULA|a32~75 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux29~5 (
// Equation(s):
// \ULA|Mux29~5_combout  = (\ULA|Mux29~1_combout  & (((\ULA|Mux29~4_combout )))) # (!\ULA|Mux29~1_combout  & ((\ULA|Mux29~4_combout  & (\ULA|Mux29~3_combout )) # (!\ULA|Mux29~4_combout  & ((\ULA|a32~75_combout )))))

	.dataa(\ULA|Mux29~1_combout ),
	.datab(\ULA|Mux29~3_combout ),
	.datac(\ULA|Mux29~4_combout ),
	.datad(\ULA|a32~75_combout ),
	.cin(gnd),
	.combout(\ULA|Mux29~5_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux29~5 .lut_mask = 16'hE5E0;
defparam \ULA|Mux29~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~96 (
// Equation(s):
// \ULA|ShiftRight0~96_combout  = (\RI|sr_out [8] & (\ULA|ShiftRight0~26_combout )) # (!\RI|sr_out [8] & (((\ULA|ShiftRight0~20_combout ) # (\ULA|ShiftRight0~21_combout ))))

	.dataa(\ULA|ShiftRight0~26_combout ),
	.datab(\ULA|ShiftRight0~20_combout ),
	.datac(\ULA|ShiftRight0~21_combout ),
	.datad(\RI|sr_out [8]),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~96_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~96 .lut_mask = 16'hAAFC;
defparam \ULA|ShiftRight0~96 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~97 (
// Equation(s):
// \ULA|ShiftRight0~97_combout  = (\RI|sr_out [8] & (((\ULA|ShiftLeft0~56_combout ) # (\ULA|ShiftRight0~24_combout )))) # (!\RI|sr_out [8] & (\ULA|ShiftRight0~14_combout ))

	.dataa(\ULA|ShiftRight0~14_combout ),
	.datab(\RI|sr_out [8]),
	.datac(\ULA|ShiftLeft0~56_combout ),
	.datad(\ULA|ShiftRight0~24_combout ),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~97_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~97 .lut_mask = 16'hEEE2;
defparam \ULA|ShiftRight0~97 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~98 (
// Equation(s):
// \ULA|ShiftRight0~98_combout  = (\RI|sr_out [9] & (\ULA|ShiftRight0~96_combout )) # (!\RI|sr_out [9] & ((\ULA|ShiftRight0~97_combout )))

	.dataa(\ULA|ShiftRight0~96_combout ),
	.datab(\ULA|ShiftRight0~97_combout ),
	.datac(vcc),
	.datad(\RI|sr_out [9]),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~98_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~98 .lut_mask = 16'hAACC;
defparam \ULA|ShiftRight0~98 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux29~6 (
// Equation(s):
// \ULA|Mux29~6_combout  = (\ULA|Mux29~1_combout  & ((\ULA|Mux29~5_combout  & ((\ULA|ShiftRight0~98_combout ))) # (!\ULA|Mux29~5_combout  & (\ULA|Add1~4_combout )))) # (!\ULA|Mux29~1_combout  & (((\ULA|Mux29~5_combout ))))

	.dataa(\ULA|Add1~4_combout ),
	.datab(\ULA|Mux29~1_combout ),
	.datac(\ULA|Mux29~5_combout ),
	.datad(\ULA|ShiftRight0~98_combout ),
	.cin(gnd),
	.combout(\ULA|Mux29~6_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux29~6 .lut_mask = 16'hF838;
defparam \ULA|Mux29~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux29~8 (
// Equation(s):
// \ULA|Mux29~8_combout  = (\COntroladora_ULA|alu_ctr[3]~26_combout  & (((\ULA|Mux29~7_combout )))) # (!\COntroladora_ULA|alu_ctr[3]~26_combout  & ((\ULA|Mux29~7_combout  & ((\ULA|a32~76_combout ))) # (!\ULA|Mux29~7_combout  & (\ULA|Mux29~6_combout ))))

	.dataa(\ULA|Mux29~6_combout ),
	.datab(\ULA|a32~76_combout ),
	.datac(\COntroladora_ULA|alu_ctr[3]~26_combout ),
	.datad(\ULA|Mux29~7_combout ),
	.cin(gnd),
	.combout(\ULA|Mux29~8_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux29~8 .lut_mask = 16'hFC0A;
defparam \ULA|Mux29~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux29~9 (
// Equation(s):
// \ULA|Mux29~9_combout  = (\ULA|Mux29~0_combout  & ((\ULA|Mux29~8_combout  & ((\ULA|a32~74_combout ))) # (!\ULA|Mux29~8_combout  & (\ULA|ShiftLeft0~135_combout )))) # (!\ULA|Mux29~0_combout  & (((\ULA|Mux29~8_combout ))))

	.dataa(\ULA|ShiftLeft0~135_combout ),
	.datab(\ULA|a32~74_combout ),
	.datac(\ULA|Mux29~0_combout ),
	.datad(\ULA|Mux29~8_combout ),
	.cin(gnd),
	.combout(\ULA|Mux29~9_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux29~9 .lut_mask = 16'hCFA0;
defparam \ULA|Mux29~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux1~3 (
// Equation(s):
// \ULA|Mux1~3_combout  = (\MUX_A_ALU|m_out[30]~30_combout ) # ((\MUX_B_extsgn_ALU|m_out[30]~46_combout ) # ((\COntroladora_ULA|alu_ctr[0]~27_combout ) # (!\COntroladora_ULA|alu_ctr[3]~26_combout )))

	.dataa(\MUX_A_ALU|m_out[30]~30_combout ),
	.datab(\MUX_B_extsgn_ALU|m_out[30]~46_combout ),
	.datac(\COntroladora_ULA|alu_ctr[0]~27_combout ),
	.datad(\COntroladora_ULA|alu_ctr[3]~26_combout ),
	.cin(gnd),
	.combout(\ULA|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux1~3 .lut_mask = 16'hFEFF;
defparam \ULA|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~116 (
// Equation(s):
// \ULA|ShiftLeft0~116_combout  = (\RI|sr_out [9] & ((\RI|sr_out [8] & (\ULA|ShiftLeft0~46_combout )) # (!\RI|sr_out [8] & ((\ULA|ShiftLeft0~49_combout )))))

	.dataa(\RI|sr_out [9]),
	.datab(\ULA|ShiftLeft0~46_combout ),
	.datac(\ULA|ShiftLeft0~49_combout ),
	.datad(\RI|sr_out [8]),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~116_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~116 .lut_mask = 16'h88A0;
defparam \ULA|ShiftLeft0~116 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~117 (
// Equation(s):
// \ULA|ShiftLeft0~117_combout  = (\ULA|ShiftLeft0~116_combout ) # ((\ULA|ShiftLeft0~136_combout  & !\RI|sr_out [9]))

	.dataa(\ULA|ShiftLeft0~116_combout ),
	.datab(\ULA|ShiftLeft0~136_combout ),
	.datac(vcc),
	.datad(\RI|sr_out [9]),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~117_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~117 .lut_mask = 16'hAAEE;
defparam \ULA|ShiftLeft0~117 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~118 (
// Equation(s):
// \ULA|ShiftLeft0~118_combout  = (\RI|sr_out [8] & (\ULA|ShiftLeft0~107_combout )) # (!\RI|sr_out [8] & ((\ULA|ShiftLeft0~103_combout )))

	.dataa(\ULA|ShiftLeft0~107_combout ),
	.datab(\ULA|ShiftLeft0~103_combout ),
	.datac(vcc),
	.datad(\RI|sr_out [8]),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~118_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~118 .lut_mask = 16'hAACC;
defparam \ULA|ShiftLeft0~118 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~119 (
// Equation(s):
// \ULA|ShiftLeft0~119_combout  = (\RI|sr_out [10] & (\ULA|ShiftLeft0~117_combout )) # (!\RI|sr_out [10] & (((\RI|sr_out [9] & \ULA|ShiftLeft0~118_combout ))))

	.dataa(\ULA|ShiftLeft0~117_combout ),
	.datab(\RI|sr_out [9]),
	.datac(\ULA|ShiftLeft0~118_combout ),
	.datad(\RI|sr_out [10]),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~119_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~119 .lut_mask = 16'hAAC0;
defparam \ULA|ShiftLeft0~119 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~120 (
// Equation(s):
// \ULA|ShiftLeft0~120_combout  = (!\RI|sr_out [7] & ((\RI|sr_out [6] & (\MUX_A_ALU|m_out[29]~29_combout )) # (!\RI|sr_out [6] & ((\MUX_A_ALU|m_out[30]~30_combout )))))

	.dataa(\MUX_A_ALU|m_out[29]~29_combout ),
	.datab(\MUX_A_ALU|m_out[30]~30_combout ),
	.datac(\RI|sr_out [6]),
	.datad(\RI|sr_out [7]),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~120_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~120 .lut_mask = 16'h00AC;
defparam \ULA|ShiftLeft0~120 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux30~0 (
// Equation(s):
// \ULA|Mux30~0_combout  = (\MUX_A_ALU|m_out[1]~1_combout ) # ((\MUX_B_extsgn_ALU|m_out[1]~3_combout ) # ((\COntroladora_ULA|alu_ctr[0]~27_combout ) # (!\COntroladora_ULA|alu_ctr[3]~26_combout )))

	.dataa(\MUX_A_ALU|m_out[1]~1_combout ),
	.datab(\MUX_B_extsgn_ALU|m_out[1]~3_combout ),
	.datac(\COntroladora_ULA|alu_ctr[0]~27_combout ),
	.datad(\COntroladora_ULA|alu_ctr[3]~26_combout ),
	.cin(gnd),
	.combout(\ULA|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux30~0 .lut_mask = 16'hFEFF;
defparam \ULA|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux30~1 (
// Equation(s):
// \ULA|Mux30~1_combout  = (\RI|sr_out [7] & ((\RI|sr_out [6] & (\MUX_A_ALU|m_out[4]~4_combout )) # (!\RI|sr_out [6] & ((\MUX_A_ALU|m_out[3]~3_combout )))))

	.dataa(\RI|sr_out [7]),
	.datab(\MUX_A_ALU|m_out[4]~4_combout ),
	.datac(\MUX_A_ALU|m_out[3]~3_combout ),
	.datad(\RI|sr_out [6]),
	.cin(gnd),
	.combout(\ULA|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux30~1 .lut_mask = 16'h88A0;
defparam \ULA|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux30~2 (
// Equation(s):
// \ULA|Mux30~2_combout  = (!\RI|sr_out [7] & ((\RI|sr_out [6] & (\MUX_A_ALU|m_out[2]~2_combout )) # (!\RI|sr_out [6] & ((\MUX_A_ALU|m_out[1]~1_combout )))))

	.dataa(\MUX_A_ALU|m_out[2]~2_combout ),
	.datab(\MUX_A_ALU|m_out[1]~1_combout ),
	.datac(\RI|sr_out [6]),
	.datad(\RI|sr_out [7]),
	.cin(gnd),
	.combout(\ULA|Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux30~2 .lut_mask = 16'h00AC;
defparam \ULA|Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux30~3 (
// Equation(s):
// \ULA|Mux30~3_combout  = (\RI|sr_out [8] & (\ULA|ShiftRight0~37_combout )) # (!\RI|sr_out [8] & (((\ULA|Mux30~1_combout ) # (\ULA|Mux30~2_combout ))))

	.dataa(\ULA|ShiftRight0~37_combout ),
	.datab(\ULA|Mux30~1_combout ),
	.datac(\ULA|Mux30~2_combout ),
	.datad(\RI|sr_out [8]),
	.cin(gnd),
	.combout(\ULA|Mux30~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux30~3 .lut_mask = 16'hAAFC;
defparam \ULA|Mux30~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux30~4 (
// Equation(s):
// \ULA|Mux30~4_combout  = (\ULA|Mux1~4_combout  & ((\RI|sr_out [9] & (\ULA|ShiftRight0~99_combout )) # (!\RI|sr_out [9] & ((\ULA|Mux30~3_combout )))))

	.dataa(\ULA|Mux1~4_combout ),
	.datab(\ULA|ShiftRight0~99_combout ),
	.datac(\ULA|Mux30~3_combout ),
	.datad(\RI|sr_out [9]),
	.cin(gnd),
	.combout(\ULA|Mux30~4_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux30~4 .lut_mask = 16'h88A0;
defparam \ULA|Mux30~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~100 (
// Equation(s):
// \ULA|ShiftRight0~100_combout  = (\RI|sr_out [9] & ((\RI|sr_out [8] & (\ULA|ShiftRight0~45_combout )) # (!\RI|sr_out [8] & ((\ULA|ShiftRight0~66_combout )))))

	.dataa(\RI|sr_out [9]),
	.datab(\ULA|ShiftRight0~45_combout ),
	.datac(\ULA|ShiftRight0~66_combout ),
	.datad(\RI|sr_out [8]),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~100_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~100 .lut_mask = 16'h88A0;
defparam \ULA|ShiftRight0~100 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~123 (
// Equation(s):
// \ULA|ShiftLeft0~123_combout  = (\ULA|ShiftRight0~9_combout  & (\ULA|ShiftLeft0~21_combout  & (!\RI|sr_out [7] & !\RI|sr_out [10])))

	.dataa(\ULA|ShiftRight0~9_combout ),
	.datab(\ULA|ShiftLeft0~21_combout ),
	.datac(\RI|sr_out [7]),
	.datad(\RI|sr_out [10]),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~123_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~123 .lut_mask = 16'h0008;
defparam \ULA|ShiftLeft0~123 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux13~4 (
// Equation(s):
// \ULA|Mux13~4_combout  = (\COntroladora_ULA|alu_ctr[0]~27_combout ) # ((\RI|sr_out [9] & !\RI|sr_out [10]))

	.dataa(\COntroladora_ULA|alu_ctr[0]~27_combout ),
	.datab(\RI|sr_out [9]),
	.datac(vcc),
	.datad(\RI|sr_out [10]),
	.cin(gnd),
	.combout(\ULA|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux13~4 .lut_mask = 16'hAAEE;
defparam \ULA|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux11~3 (
// Equation(s):
// \ULA|Mux11~3_combout  = (\ULA|Mux13~4_combout  & (\MUX_A_ALU|m_out[20]~20_combout  $ ((\MUX_B_extsgn_ALU|m_out[20]~36_combout )))) # (!\ULA|Mux13~4_combout  & (((\ULA|ShiftLeft0~65_combout ))))

	.dataa(\ULA|Mux13~4_combout ),
	.datab(\MUX_A_ALU|m_out[20]~20_combout ),
	.datac(\MUX_B_extsgn_ALU|m_out[20]~36_combout ),
	.datad(\ULA|ShiftLeft0~65_combout ),
	.cin(gnd),
	.combout(\ULA|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux11~3 .lut_mask = 16'h7D28;
defparam \ULA|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~124 (
// Equation(s):
// \ULA|ShiftLeft0~124_combout  = (\RI|sr_out [8] & (\ULA|ShiftLeft0~99_combout )) # (!\RI|sr_out [8] & ((\ULA|ShiftLeft0~90_combout )))

	.dataa(\ULA|ShiftLeft0~99_combout ),
	.datab(\ULA|ShiftLeft0~90_combout ),
	.datac(vcc),
	.datad(\RI|sr_out [8]),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~124_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~124 .lut_mask = 16'hAACC;
defparam \ULA|ShiftLeft0~124 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux11~4 (
// Equation(s):
// \ULA|Mux11~4_combout  = (\ULA|Mux13~4_combout  & (\ULA|ShiftLeft0~124_combout )) # (!\ULA|Mux13~4_combout  & ((\ULA|ShiftLeft0~125_combout )))

	.dataa(\ULA|ShiftLeft0~124_combout ),
	.datab(\ULA|ShiftLeft0~125_combout ),
	.datac(\ULA|Mux13~4_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ULA|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux11~4 .lut_mask = 16'hACAC;
defparam \ULA|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux11~5 (
// Equation(s):
// \ULA|Mux11~5_combout  = (!\COntroladora_ULA|alu_ctr[1]~31_combout  & ((\ULA|Mux0~5_combout  & ((\ULA|Mux11~4_combout ))) # (!\ULA|Mux0~5_combout  & (\ULA|Mux11~3_combout ))))

	.dataa(\ULA|Mux0~5_combout ),
	.datab(\COntroladora_ULA|alu_ctr[1]~31_combout ),
	.datac(\ULA|Mux11~3_combout ),
	.datad(\ULA|Mux11~4_combout ),
	.cin(gnd),
	.combout(\ULA|Mux11~5_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux11~5 .lut_mask = 16'h3210;
defparam \ULA|Mux11~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux12~5 (
// Equation(s):
// \ULA|Mux12~5_combout  = (\ULA|Mux0~5_combout  & (((\ULA|ShiftLeft0~87_combout )))) # (!\ULA|Mux0~5_combout  & (\MUX_A_ALU|m_out[19]~19_combout  $ ((\MUX_B_extsgn_ALU|m_out[19]~35_combout ))))

	.dataa(\ULA|Mux0~5_combout ),
	.datab(\MUX_A_ALU|m_out[19]~19_combout ),
	.datac(\MUX_B_extsgn_ALU|m_out[19]~35_combout ),
	.datad(\ULA|ShiftLeft0~87_combout ),
	.cin(gnd),
	.combout(\ULA|Mux12~5_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux12~5 .lut_mask = 16'hBE14;
defparam \ULA|Mux12~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~126 (
// Equation(s):
// \ULA|ShiftLeft0~126_combout  = (\ULA|ShiftRight0~9_combout  & ((\ULA|ShiftLeft0~20_combout ) # ((\RI|sr_out [7] & \ULA|ShiftLeft0~21_combout ))))

	.dataa(\ULA|ShiftRight0~9_combout ),
	.datab(\ULA|ShiftLeft0~20_combout ),
	.datac(\RI|sr_out [7]),
	.datad(\ULA|ShiftLeft0~21_combout ),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~126_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~126 .lut_mask = 16'hA888;
defparam \ULA|ShiftLeft0~126 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux12~6 (
// Equation(s):
// \ULA|Mux12~6_combout  = (!\COntroladora_ULA|alu_ctr[1]~31_combout  & ((\ULA|Mux13~4_combout  & (\ULA|Mux12~5_combout )) # (!\ULA|Mux13~4_combout  & ((\ULA|Mux12~11_combout )))))

	.dataa(\ULA|Mux13~4_combout ),
	.datab(\COntroladora_ULA|alu_ctr[1]~31_combout ),
	.datac(\ULA|Mux12~5_combout ),
	.datad(\ULA|Mux12~11_combout ),
	.cin(gnd),
	.combout(\ULA|Mux12~6_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux12~6 .lut_mask = 16'h3120;
defparam \ULA|Mux12~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~103 (
// Equation(s):
// \ULA|ShiftRight0~103_combout  = (\RI|sr_out [9] & ((\RI|sr_out [8] & (\ULA|ShiftRight0~85_combout )) # (!\RI|sr_out [8] & ((\ULA|ShiftRight0~80_combout )))))

	.dataa(\RI|sr_out [9]),
	.datab(\ULA|ShiftRight0~85_combout ),
	.datac(\ULA|ShiftRight0~80_combout ),
	.datad(\RI|sr_out [8]),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~103_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~103 .lut_mask = 16'h88A0;
defparam \ULA|ShiftRight0~103 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Equal0~3 (
// Equation(s):
// \ULA|Equal0~3_combout  = (!\ULA|Mux1~13_combout  & (!\ULA|Mux30~11_combout  & (!\ULA|Mux11~10_combout  & !\ULA|Mux12~12_combout )))

	.dataa(\ULA|Mux1~13_combout ),
	.datab(\ULA|Mux30~11_combout ),
	.datac(\ULA|Mux11~10_combout ),
	.datad(\ULA|Mux12~12_combout ),
	.cin(gnd),
	.combout(\ULA|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Equal0~3 .lut_mask = 16'h0001;
defparam \ULA|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux9~3 (
// Equation(s):
// \ULA|Mux9~3_combout  = (\ULA|Mux13~4_combout  & (\MUX_A_ALU|m_out[22]~22_combout  $ ((\MUX_B_extsgn_ALU|m_out[22]~38_combout )))) # (!\ULA|Mux13~4_combout  & (((\ULA|ShiftLeft0~50_combout ))))

	.dataa(\ULA|Mux13~4_combout ),
	.datab(\MUX_A_ALU|m_out[22]~22_combout ),
	.datac(\MUX_B_extsgn_ALU|m_out[22]~38_combout ),
	.datad(\ULA|ShiftLeft0~50_combout ),
	.cin(gnd),
	.combout(\ULA|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux9~3 .lut_mask = 16'h7D28;
defparam \ULA|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux9~4 (
// Equation(s):
// \ULA|Mux9~4_combout  = (\ULA|Mux13~4_combout  & (\ULA|ShiftLeft0~136_combout )) # (!\ULA|Mux13~4_combout  & ((\ULA|ShiftLeft0~118_combout )))

	.dataa(\ULA|ShiftLeft0~136_combout ),
	.datab(\ULA|ShiftLeft0~118_combout ),
	.datac(\ULA|Mux13~4_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ULA|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux9~4 .lut_mask = 16'hACAC;
defparam \ULA|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux9~5 (
// Equation(s):
// \ULA|Mux9~5_combout  = (!\COntroladora_ULA|alu_ctr[1]~31_combout  & ((\ULA|Mux0~5_combout  & ((\ULA|Mux9~4_combout ))) # (!\ULA|Mux0~5_combout  & (\ULA|Mux9~3_combout ))))

	.dataa(\ULA|Mux0~5_combout ),
	.datab(\COntroladora_ULA|alu_ctr[1]~31_combout ),
	.datac(\ULA|Mux9~3_combout ),
	.datad(\ULA|Mux9~4_combout ),
	.cin(gnd),
	.combout(\ULA|Mux9~5_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux9~5 .lut_mask = 16'h3210;
defparam \ULA|Mux9~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux10~5 (
// Equation(s):
// \ULA|Mux10~5_combout  = (\ULA|Mux0~5_combout  & (((\ULA|ShiftLeft0~137_combout )))) # (!\ULA|Mux0~5_combout  & (\MUX_A_ALU|m_out[21]~21_combout  $ ((\MUX_B_extsgn_ALU|m_out[21]~37_combout ))))

	.dataa(\ULA|Mux0~5_combout ),
	.datab(\MUX_A_ALU|m_out[21]~21_combout ),
	.datac(\MUX_B_extsgn_ALU|m_out[21]~37_combout ),
	.datad(\ULA|ShiftLeft0~137_combout ),
	.cin(gnd),
	.combout(\ULA|Mux10~5_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux10~5 .lut_mask = 16'hBE14;
defparam \ULA|Mux10~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux10~6 (
// Equation(s):
// \ULA|Mux10~6_combout  = (!\COntroladora_ULA|alu_ctr[1]~31_combout  & ((\ULA|Mux13~4_combout  & (\ULA|Mux10~5_combout )) # (!\ULA|Mux13~4_combout  & ((\ULA|Mux10~11_combout )))))

	.dataa(\ULA|Mux13~4_combout ),
	.datab(\COntroladora_ULA|alu_ctr[1]~31_combout ),
	.datac(\ULA|Mux10~5_combout ),
	.datad(\ULA|Mux10~11_combout ),
	.cin(gnd),
	.combout(\ULA|Mux10~6_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux10~6 .lut_mask = 16'h3120;
defparam \ULA|Mux10~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~106 (
// Equation(s):
// \ULA|ShiftRight0~106_combout  = (\RI|sr_out [6] & (\MUX_A_ALU|m_out[4]~4_combout )) # (!\RI|sr_out [6] & ((\MUX_A_ALU|m_out[3]~3_combout )))

	.dataa(\MUX_A_ALU|m_out[4]~4_combout ),
	.datab(\MUX_A_ALU|m_out[3]~3_combout ),
	.datac(vcc),
	.datad(\RI|sr_out [6]),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~106_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~106 .lut_mask = 16'hAACC;
defparam \ULA|ShiftRight0~106 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux28~2 (
// Equation(s):
// \ULA|Mux28~2_combout  = (\ULA|Mux3~0_combout  & (((!\ULA|ShiftRight0~9_combout )))) # (!\ULA|Mux3~0_combout  & ((\ULA|ShiftRight0~9_combout  & ((\ULA|ShiftRight0~106_combout ))) # (!\ULA|ShiftRight0~9_combout  & (\ULA|ShiftRight0~77_combout ))))

	.dataa(\ULA|Mux3~0_combout ),
	.datab(\ULA|ShiftRight0~77_combout ),
	.datac(\ULA|ShiftRight0~9_combout ),
	.datad(\ULA|ShiftRight0~106_combout ),
	.cin(gnd),
	.combout(\ULA|Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux28~2 .lut_mask = 16'h5E0E;
defparam \ULA|Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux28~3 (
// Equation(s):
// \ULA|Mux28~3_combout  = (\ULA|Mux3~0_combout  & ((\ULA|Mux28~2_combout  & ((\ULA|ShiftRight0~107_combout ))) # (!\ULA|Mux28~2_combout  & (\ULA|ShiftRight0~36_combout )))) # (!\ULA|Mux3~0_combout  & (((\ULA|Mux28~2_combout ))))

	.dataa(\ULA|ShiftRight0~36_combout ),
	.datab(\ULA|Mux3~0_combout ),
	.datac(\ULA|Mux28~2_combout ),
	.datad(\ULA|ShiftRight0~107_combout ),
	.cin(gnd),
	.combout(\ULA|Mux28~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux28~3 .lut_mask = 16'hF838;
defparam \ULA|Mux28~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux3~1 (
// Equation(s):
// \ULA|Mux3~1_combout  = (\COntroladora_ULA|alu_ctr[3]~26_combout  & (((!\MUX_A_ALU|m_out[28]~28_combout  & !\MUX_B_extsgn_ALU|m_out[28]~44_combout )))) # (!\COntroladora_ULA|alu_ctr[3]~26_combout  & (\ULA|tmp[28]~56_combout ))

	.dataa(\ULA|tmp[28]~56_combout ),
	.datab(\MUX_A_ALU|m_out[28]~28_combout ),
	.datac(\MUX_B_extsgn_ALU|m_out[28]~44_combout ),
	.datad(\COntroladora_ULA|alu_ctr[3]~26_combout ),
	.cin(gnd),
	.combout(\ULA|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux3~1 .lut_mask = 16'h03AA;
defparam \ULA|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~128 (
// Equation(s):
// \ULA|ShiftLeft0~128_combout  = (\RI|sr_out [8] & (\MUX_A_ALU|m_out[0]~0_combout  & (\ULA|ShiftRight0~8_combout ))) # (!\RI|sr_out [8] & (((\ULA|ShiftLeft0~64_combout ))))

	.dataa(\MUX_A_ALU|m_out[0]~0_combout ),
	.datab(\ULA|ShiftRight0~8_combout ),
	.datac(\ULA|ShiftLeft0~64_combout ),
	.datad(\RI|sr_out [8]),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~128_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~128 .lut_mask = 16'h88F0;
defparam \ULA|ShiftLeft0~128 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~129 (
// Equation(s):
// \ULA|ShiftLeft0~129_combout  = (\RI|sr_out [9] & (\ULA|ShiftLeft0~128_combout )) # (!\RI|sr_out [9] & ((\ULA|ShiftLeft0~124_combout )))

	.dataa(\ULA|ShiftLeft0~128_combout ),
	.datab(\ULA|ShiftLeft0~124_combout ),
	.datac(vcc),
	.datad(\RI|sr_out [9]),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~129_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~129 .lut_mask = 16'hAACC;
defparam \ULA|ShiftLeft0~129 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~130 (
// Equation(s):
// \ULA|ShiftLeft0~130_combout  = (\RI|sr_out [9] & ((\RI|sr_out [8] & (\ULA|ShiftLeft0~57_combout )) # (!\RI|sr_out [8] & ((\ULA|ShiftLeft0~19_combout )))))

	.dataa(\RI|sr_out [9]),
	.datab(\ULA|ShiftLeft0~57_combout ),
	.datac(\ULA|ShiftLeft0~19_combout ),
	.datad(\RI|sr_out [8]),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~130_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~130 .lut_mask = 16'h88A0;
defparam \ULA|ShiftLeft0~130 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~131 (
// Equation(s):
// \ULA|ShiftLeft0~131_combout  = (\ULA|ShiftLeft0~130_combout ) # ((\ULA|ShiftLeft0~137_combout  & !\RI|sr_out [9]))

	.dataa(\ULA|ShiftLeft0~130_combout ),
	.datab(\ULA|ShiftLeft0~137_combout ),
	.datac(vcc),
	.datad(\RI|sr_out [9]),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~131_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~131 .lut_mask = 16'hAAEE;
defparam \ULA|ShiftLeft0~131 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Equal0~5 (
// Equation(s):
// \ULA|Equal0~5_combout  = (!\ULA|Mux28~8_combout  & (!\ULA|Mux3~11_combout  & (!\ULA|Mux17~16_combout  & !\ULA|Mux18~9_combout )))

	.dataa(\ULA|Mux28~8_combout ),
	.datab(\ULA|Mux3~11_combout ),
	.datac(\ULA|Mux17~16_combout ),
	.datad(\ULA|Mux18~9_combout ),
	.cin(gnd),
	.combout(\ULA|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Equal0~5 .lut_mask = 16'h0001;
defparam \ULA|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Equal0~7 (
// Equation(s):
// \ULA|Equal0~7_combout  = (\COntroladora_ULA|alu_ctr[2]~24_combout  & ((\COntroladora_ULA|alu_ctr[0]~27_combout ) # ((!\ULA|Mux21~8_combout  & !\ULA|Mux20~8_combout )))) # (!\COntroladora_ULA|alu_ctr[2]~24_combout  & (((!\ULA|Mux21~8_combout  & 
// !\ULA|Mux20~8_combout ))))

	.dataa(\COntroladora_ULA|alu_ctr[2]~24_combout ),
	.datab(\COntroladora_ULA|alu_ctr[0]~27_combout ),
	.datac(\ULA|Mux21~8_combout ),
	.datad(\ULA|Mux20~8_combout ),
	.cin(gnd),
	.combout(\ULA|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Equal0~7 .lut_mask = 16'h888F;
defparam \ULA|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux13~6 (
// Equation(s):
// \ULA|Mux13~6_combout  = (\ULA|Mux13~4_combout  & (\MUX_A_ALU|m_out[18]~18_combout  $ ((\MUX_B_extsgn_ALU|m_out[18]~34_combout )))) # (!\ULA|Mux13~4_combout  & (((\ULA|ShiftLeft0~135_combout ))))

	.dataa(\ULA|Mux13~4_combout ),
	.datab(\MUX_A_ALU|m_out[18]~18_combout ),
	.datac(\MUX_B_extsgn_ALU|m_out[18]~34_combout ),
	.datad(\ULA|ShiftLeft0~135_combout ),
	.cin(gnd),
	.combout(\ULA|Mux13~6_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux13~6 .lut_mask = 16'h7D28;
defparam \ULA|Mux13~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux13~7 (
// Equation(s):
// \ULA|Mux13~7_combout  = (\ULA|Mux13~4_combout  & (\ULA|ShiftLeft0~134_combout )) # (!\ULA|Mux13~4_combout  & ((\ULA|ShiftLeft0~108_combout )))

	.dataa(\ULA|ShiftLeft0~134_combout ),
	.datab(\ULA|ShiftLeft0~108_combout ),
	.datac(\ULA|Mux13~4_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ULA|Mux13~7_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux13~7 .lut_mask = 16'hACAC;
defparam \ULA|Mux13~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux13~8 (
// Equation(s):
// \ULA|Mux13~8_combout  = (!\COntroladora_ULA|alu_ctr[1]~31_combout  & ((\ULA|Mux0~5_combout  & ((\ULA|Mux13~7_combout ))) # (!\ULA|Mux0~5_combout  & (\ULA|Mux13~6_combout ))))

	.dataa(\ULA|Mux0~5_combout ),
	.datab(\COntroladora_ULA|alu_ctr[1]~31_combout ),
	.datac(\ULA|Mux13~6_combout ),
	.datad(\ULA|Mux13~7_combout ),
	.cin(gnd),
	.combout(\ULA|Mux13~8_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux13~8 .lut_mask = 16'h3210;
defparam \ULA|Mux13~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux14~7 (
// Equation(s):
// \ULA|Mux14~7_combout  = (\ULA|Mux0~5_combout  & (((\ULA|ShiftLeft0~81_combout )))) # (!\ULA|Mux0~5_combout  & (\MUX_A_ALU|m_out[17]~17_combout  $ ((\MUX_B_extsgn_ALU|m_out[17]~33_combout ))))

	.dataa(\ULA|Mux0~5_combout ),
	.datab(\MUX_A_ALU|m_out[17]~17_combout ),
	.datac(\MUX_B_extsgn_ALU|m_out[17]~33_combout ),
	.datad(\ULA|ShiftLeft0~81_combout ),
	.cin(gnd),
	.combout(\ULA|Mux14~7_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux14~7 .lut_mask = 16'hBE14;
defparam \ULA|Mux14~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux14~8 (
// Equation(s):
// \ULA|Mux14~8_combout  = (!\COntroladora_ULA|alu_ctr[1]~31_combout  & ((\ULA|Mux13~4_combout  & (\ULA|Mux14~7_combout )) # (!\ULA|Mux13~4_combout  & ((\ULA|Mux14~14_combout )))))

	.dataa(\ULA|Mux13~4_combout ),
	.datab(\COntroladora_ULA|alu_ctr[1]~31_combout ),
	.datac(\ULA|Mux14~7_combout ),
	.datad(\ULA|Mux14~14_combout ),
	.cin(gnd),
	.combout(\ULA|Mux14~8_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux14~8 .lut_mask = 16'h3120;
defparam \ULA|Mux14~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux15~3 (
// Equation(s):
// \ULA|Mux15~3_combout  = (\ULA|Mux13~4_combout  & (\MUX_A_ALU|m_out[16]~16_combout  $ ((\MUX_B_extsgn_ALU|m_out[16]~32_combout )))) # (!\ULA|Mux13~4_combout  & (((\ULA|ShiftLeft0~133_combout ))))

	.dataa(\ULA|Mux13~4_combout ),
	.datab(\MUX_A_ALU|m_out[16]~16_combout ),
	.datac(\MUX_B_extsgn_ALU|m_out[16]~32_combout ),
	.datad(\ULA|ShiftLeft0~133_combout ),
	.cin(gnd),
	.combout(\ULA|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux15~3 .lut_mask = 16'h7D28;
defparam \ULA|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux15~4 (
// Equation(s):
// \ULA|Mux15~4_combout  = (\ULA|Mux13~4_combout  & (\ULA|ShiftLeft0~100_combout )) # (!\ULA|Mux13~4_combout  & ((\ULA|ShiftLeft0~93_combout )))

	.dataa(\ULA|ShiftLeft0~100_combout ),
	.datab(\ULA|ShiftLeft0~93_combout ),
	.datac(\ULA|Mux13~4_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ULA|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux15~4 .lut_mask = 16'hACAC;
defparam \ULA|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux15~5 (
// Equation(s):
// \ULA|Mux15~5_combout  = (!\COntroladora_ULA|alu_ctr[1]~31_combout  & ((\ULA|Mux0~5_combout  & ((\ULA|Mux15~4_combout ))) # (!\ULA|Mux0~5_combout  & (\ULA|Mux15~3_combout ))))

	.dataa(\ULA|Mux0~5_combout ),
	.datab(\COntroladora_ULA|alu_ctr[1]~31_combout ),
	.datac(\ULA|Mux15~3_combout ),
	.datad(\ULA|Mux15~4_combout ),
	.cin(gnd),
	.combout(\ULA|Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux15~5 .lut_mask = 16'h3210;
defparam \ULA|Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~109 (
// Equation(s):
// \ULA|ShiftRight0~109_combout  = (\ULA|ShiftRight0~88_combout ) # ((\ULA|ShiftRight0~89_combout  & !\RI|sr_out [9]))

	.dataa(\ULA|ShiftRight0~88_combout ),
	.datab(\ULA|ShiftRight0~89_combout ),
	.datac(vcc),
	.datad(\RI|sr_out [9]),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~109_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~109 .lut_mask = 16'hAAEE;
defparam \ULA|ShiftRight0~109 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux8~5 (
// Equation(s):
// \ULA|Mux8~5_combout  = (\ULA|Mux0~5_combout  & (((\ULA|ShiftLeft0~33_combout )))) # (!\ULA|Mux0~5_combout  & (\MUX_A_ALU|m_out[23]~23_combout  $ ((\MUX_B_extsgn_ALU|m_out[23]~39_combout ))))

	.dataa(\ULA|Mux0~5_combout ),
	.datab(\MUX_A_ALU|m_out[23]~23_combout ),
	.datac(\MUX_B_extsgn_ALU|m_out[23]~39_combout ),
	.datad(\ULA|ShiftLeft0~33_combout ),
	.cin(gnd),
	.combout(\ULA|Mux8~5_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux8~5 .lut_mask = 16'hBE14;
defparam \ULA|Mux8~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux8~6 (
// Equation(s):
// \ULA|Mux8~6_combout  = (!\COntroladora_ULA|alu_ctr[1]~31_combout  & ((\ULA|Mux13~4_combout  & (\ULA|Mux8~5_combout )) # (!\ULA|Mux13~4_combout  & ((\ULA|Mux8~11_combout )))))

	.dataa(\ULA|Mux13~4_combout ),
	.datab(\COntroladora_ULA|alu_ctr[1]~31_combout ),
	.datac(\ULA|Mux8~5_combout ),
	.datad(\ULA|Mux8~11_combout ),
	.cin(gnd),
	.combout(\ULA|Mux8~6_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux8~6 .lut_mask = 16'h3120;
defparam \ULA|Mux8~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_de_4_Entradas|m_out[2]~2 (
// Equation(s):
// \MUX_de_4_Entradas|m_out[2]~2_combout  = (!\Controladora|pstate.branch_ex_st~regout  & ((\Controladora|pstate.jump_ex_st~regout  & (\RI|sr_out [0])) # (!\Controladora|pstate.jump_ex_st~regout  & ((\ULA|Mux29~13_combout )))))

	.dataa(\RI|sr_out [0]),
	.datab(\ULA|Mux29~13_combout ),
	.datac(\Controladora|pstate.jump_ex_st~regout ),
	.datad(\Controladora|pstate.branch_ex_st~regout ),
	.cin(gnd),
	.combout(\MUX_de_4_Entradas|m_out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_de_4_Entradas|m_out[2]~2 .lut_mask = 16'h00AC;
defparam \MUX_de_4_Entradas|m_out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_de_4_Entradas|m_out[3]~4 (
// Equation(s):
// \MUX_de_4_Entradas|m_out[3]~4_combout  = (!\Controladora|pstate.branch_ex_st~regout  & ((\Controladora|pstate.jump_ex_st~regout  & (\RI|sr_out [1])) # (!\Controladora|pstate.jump_ex_st~regout  & ((\ULA|Mux28~8_combout )))))

	.dataa(\RI|sr_out [1]),
	.datab(\ULA|Mux28~8_combout ),
	.datac(\Controladora|pstate.jump_ex_st~regout ),
	.datad(\Controladora|pstate.branch_ex_st~regout ),
	.cin(gnd),
	.combout(\MUX_de_4_Entradas|m_out[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_de_4_Entradas|m_out[3]~4 .lut_mask = 16'h00AC;
defparam \MUX_de_4_Entradas|m_out[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_de_4_Entradas|m_out[4]~6 (
// Equation(s):
// \MUX_de_4_Entradas|m_out[4]~6_combout  = (!\Controladora|pstate.branch_ex_st~regout  & ((\Controladora|pstate.jump_ex_st~regout  & (\RI|sr_out [2])) # (!\Controladora|pstate.jump_ex_st~regout  & ((\ULA|Mux27~7_combout )))))

	.dataa(\RI|sr_out [2]),
	.datab(\ULA|Mux27~7_combout ),
	.datac(\Controladora|pstate.jump_ex_st~regout ),
	.datad(\Controladora|pstate.branch_ex_st~regout ),
	.cin(gnd),
	.combout(\MUX_de_4_Entradas|m_out[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_de_4_Entradas|m_out[4]~6 .lut_mask = 16'h00AC;
defparam \MUX_de_4_Entradas|m_out[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_de_4_Entradas|m_out[5]~8 (
// Equation(s):
// \MUX_de_4_Entradas|m_out[5]~8_combout  = (!\Controladora|pstate.branch_ex_st~regout  & ((\Controladora|pstate.jump_ex_st~regout  & (\RI|sr_out [3])) # (!\Controladora|pstate.jump_ex_st~regout  & ((\ULA|Mux26~7_combout )))))

	.dataa(\RI|sr_out [3]),
	.datab(\ULA|Mux26~7_combout ),
	.datac(\Controladora|pstate.jump_ex_st~regout ),
	.datad(\Controladora|pstate.branch_ex_st~regout ),
	.cin(gnd),
	.combout(\MUX_de_4_Entradas|m_out[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_de_4_Entradas|m_out[5]~8 .lut_mask = 16'h00AC;
defparam \MUX_de_4_Entradas|m_out[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_de_4_Entradas|m_out[6]~10 (
// Equation(s):
// \MUX_de_4_Entradas|m_out[6]~10_combout  = (!\Controladora|pstate.branch_ex_st~regout  & ((\Controladora|pstate.jump_ex_st~regout  & (\RI|sr_out [4])) # (!\Controladora|pstate.jump_ex_st~regout  & ((\ULA|Mux25~7_combout )))))

	.dataa(\RI|sr_out [4]),
	.datab(\ULA|Mux25~7_combout ),
	.datac(\Controladora|pstate.jump_ex_st~regout ),
	.datad(\Controladora|pstate.branch_ex_st~regout ),
	.cin(gnd),
	.combout(\MUX_de_4_Entradas|m_out[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_de_4_Entradas|m_out[6]~10 .lut_mask = 16'h00AC;
defparam \MUX_de_4_Entradas|m_out[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_de_4_Entradas|m_out[7]~12 (
// Equation(s):
// \MUX_de_4_Entradas|m_out[7]~12_combout  = (!\Controladora|pstate.branch_ex_st~regout  & ((\Controladora|pstate.jump_ex_st~regout  & (\RI|sr_out [5])) # (!\Controladora|pstate.jump_ex_st~regout  & ((\ULA|Mux24~14_combout )))))

	.dataa(\RI|sr_out [5]),
	.datab(\ULA|Mux24~14_combout ),
	.datac(\Controladora|pstate.jump_ex_st~regout ),
	.datad(\Controladora|pstate.branch_ex_st~regout ),
	.cin(gnd),
	.combout(\MUX_de_4_Entradas|m_out[7]~12_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_de_4_Entradas|m_out[7]~12 .lut_mask = 16'h00AC;
defparam \MUX_de_4_Entradas|m_out[7]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_de_4_Entradas|m_out[8]~14 (
// Equation(s):
// \MUX_de_4_Entradas|m_out[8]~14_combout  = (\Controladora|pstate.branch_ex_st~regout  & (((\SaidaAlu|sr_out [8] & !\Controladora|pstate.jump_ex_st~regout )))) # (!\Controladora|pstate.branch_ex_st~regout  & (\RI|sr_out [6] & 
// ((\Controladora|pstate.jump_ex_st~regout ))))

	.dataa(\RI|sr_out [6]),
	.datab(\SaidaAlu|sr_out [8]),
	.datac(\Controladora|pstate.branch_ex_st~regout ),
	.datad(\Controladora|pstate.jump_ex_st~regout ),
	.cin(gnd),
	.combout(\MUX_de_4_Entradas|m_out[8]~14_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_de_4_Entradas|m_out[8]~14 .lut_mask = 16'h0AC0;
defparam \MUX_de_4_Entradas|m_out[8]~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_de_4_Entradas|m_out[9]~16 (
// Equation(s):
// \MUX_de_4_Entradas|m_out[9]~16_combout  = (\Controladora|pstate.branch_ex_st~regout  & (((\SaidaAlu|sr_out [9] & !\Controladora|pstate.jump_ex_st~regout )))) # (!\Controladora|pstate.branch_ex_st~regout  & (\RI|sr_out [7] & 
// ((\Controladora|pstate.jump_ex_st~regout ))))

	.dataa(\RI|sr_out [7]),
	.datab(\SaidaAlu|sr_out [9]),
	.datac(\Controladora|pstate.branch_ex_st~regout ),
	.datad(\Controladora|pstate.jump_ex_st~regout ),
	.cin(gnd),
	.combout(\MUX_de_4_Entradas|m_out[9]~16_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_de_4_Entradas|m_out[9]~16 .lut_mask = 16'h0AC0;
defparam \MUX_de_4_Entradas|m_out[9]~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_de_4_Entradas|m_out[10]~18 (
// Equation(s):
// \MUX_de_4_Entradas|m_out[10]~18_combout  = (\Controladora|pstate.branch_ex_st~regout  & (((\SaidaAlu|sr_out [10] & !\Controladora|pstate.jump_ex_st~regout )))) # (!\Controladora|pstate.branch_ex_st~regout  & (\RI|sr_out [8] & 
// ((\Controladora|pstate.jump_ex_st~regout ))))

	.dataa(\RI|sr_out [8]),
	.datab(\SaidaAlu|sr_out [10]),
	.datac(\Controladora|pstate.branch_ex_st~regout ),
	.datad(\Controladora|pstate.jump_ex_st~regout ),
	.cin(gnd),
	.combout(\MUX_de_4_Entradas|m_out[10]~18_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_de_4_Entradas|m_out[10]~18 .lut_mask = 16'h0AC0;
defparam \MUX_de_4_Entradas|m_out[10]~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_de_4_Entradas|m_out[11]~20 (
// Equation(s):
// \MUX_de_4_Entradas|m_out[11]~20_combout  = (\Controladora|pstate.branch_ex_st~regout  & (((\SaidaAlu|sr_out [11] & !\Controladora|pstate.jump_ex_st~regout )))) # (!\Controladora|pstate.branch_ex_st~regout  & (\RI|sr_out [9] & 
// ((\Controladora|pstate.jump_ex_st~regout ))))

	.dataa(\RI|sr_out [9]),
	.datab(\SaidaAlu|sr_out [11]),
	.datac(\Controladora|pstate.branch_ex_st~regout ),
	.datad(\Controladora|pstate.jump_ex_st~regout ),
	.cin(gnd),
	.combout(\MUX_de_4_Entradas|m_out[11]~20_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_de_4_Entradas|m_out[11]~20 .lut_mask = 16'h0AC0;
defparam \MUX_de_4_Entradas|m_out[11]~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_de_4_Entradas|m_out[12]~22 (
// Equation(s):
// \MUX_de_4_Entradas|m_out[12]~22_combout  = (\Controladora|pstate.branch_ex_st~regout  & (((\SaidaAlu|sr_out [12] & !\Controladora|pstate.jump_ex_st~regout )))) # (!\Controladora|pstate.branch_ex_st~regout  & (\RI|sr_out [10] & 
// ((\Controladora|pstate.jump_ex_st~regout ))))

	.dataa(\RI|sr_out [10]),
	.datab(\SaidaAlu|sr_out [12]),
	.datac(\Controladora|pstate.branch_ex_st~regout ),
	.datad(\Controladora|pstate.jump_ex_st~regout ),
	.cin(gnd),
	.combout(\MUX_de_4_Entradas|m_out[12]~22_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_de_4_Entradas|m_out[12]~22 .lut_mask = 16'h0AC0;
defparam \MUX_de_4_Entradas|m_out[12]~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_de_4_Entradas|m_out[13]~24 (
// Equation(s):
// \MUX_de_4_Entradas|m_out[13]~24_combout  = (\Controladora|pstate.branch_ex_st~regout  & (((\SaidaAlu|sr_out [13] & !\Controladora|pstate.jump_ex_st~regout )))) # (!\Controladora|pstate.branch_ex_st~regout  & (\RI|sr_out [11] & 
// ((\Controladora|pstate.jump_ex_st~regout ))))

	.dataa(\RI|sr_out [11]),
	.datab(\SaidaAlu|sr_out [13]),
	.datac(\Controladora|pstate.branch_ex_st~regout ),
	.datad(\Controladora|pstate.jump_ex_st~regout ),
	.cin(gnd),
	.combout(\MUX_de_4_Entradas|m_out[13]~24_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_de_4_Entradas|m_out[13]~24 .lut_mask = 16'h0AC0;
defparam \MUX_de_4_Entradas|m_out[13]~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_de_4_Entradas|m_out[14]~26 (
// Equation(s):
// \MUX_de_4_Entradas|m_out[14]~26_combout  = (\Controladora|pstate.branch_ex_st~regout  & (((\SaidaAlu|sr_out [14] & !\Controladora|pstate.jump_ex_st~regout )))) # (!\Controladora|pstate.branch_ex_st~regout  & (\RI|sr_out [12] & 
// ((\Controladora|pstate.jump_ex_st~regout ))))

	.dataa(\RI|sr_out [12]),
	.datab(\SaidaAlu|sr_out [14]),
	.datac(\Controladora|pstate.branch_ex_st~regout ),
	.datad(\Controladora|pstate.jump_ex_st~regout ),
	.cin(gnd),
	.combout(\MUX_de_4_Entradas|m_out[14]~26_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_de_4_Entradas|m_out[14]~26 .lut_mask = 16'h0AC0;
defparam \MUX_de_4_Entradas|m_out[14]~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_de_4_Entradas|m_out[15]~28 (
// Equation(s):
// \MUX_de_4_Entradas|m_out[15]~28_combout  = (\Controladora|pstate.branch_ex_st~regout  & (((\SaidaAlu|sr_out [15] & !\Controladora|pstate.jump_ex_st~regout )))) # (!\Controladora|pstate.branch_ex_st~regout  & (\RI|sr_out [13] & 
// ((\Controladora|pstate.jump_ex_st~regout ))))

	.dataa(\RI|sr_out [13]),
	.datab(\SaidaAlu|sr_out [15]),
	.datac(\Controladora|pstate.branch_ex_st~regout ),
	.datad(\Controladora|pstate.jump_ex_st~regout ),
	.cin(gnd),
	.combout(\MUX_de_4_Entradas|m_out[15]~28_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_de_4_Entradas|m_out[15]~28 .lut_mask = 16'h0AC0;
defparam \MUX_de_4_Entradas|m_out[15]~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_de_4_Entradas|m_out[16]~30 (
// Equation(s):
// \MUX_de_4_Entradas|m_out[16]~30_combout  = (!\Controladora|pstate.branch_ex_st~regout  & ((\Controladora|pstate.jump_ex_st~regout  & (\RI|sr_out [14])) # (!\Controladora|pstate.jump_ex_st~regout  & ((\ULA|Mux15~10_combout )))))

	.dataa(\RI|sr_out [14]),
	.datab(\ULA|Mux15~10_combout ),
	.datac(\Controladora|pstate.jump_ex_st~regout ),
	.datad(\Controladora|pstate.branch_ex_st~regout ),
	.cin(gnd),
	.combout(\MUX_de_4_Entradas|m_out[16]~30_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_de_4_Entradas|m_out[16]~30 .lut_mask = 16'h00AC;
defparam \MUX_de_4_Entradas|m_out[16]~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_de_4_Entradas|m_out[17]~32 (
// Equation(s):
// \MUX_de_4_Entradas|m_out[17]~32_combout  = (!\Controladora|pstate.branch_ex_st~regout  & ((\Controladora|pstate.jump_ex_st~regout  & (\RI|sr_out [15])) # (!\Controladora|pstate.jump_ex_st~regout  & ((\ULA|Mux14~15_combout )))))

	.dataa(\RI|sr_out [15]),
	.datab(\ULA|Mux14~15_combout ),
	.datac(\Controladora|pstate.jump_ex_st~regout ),
	.datad(\Controladora|pstate.branch_ex_st~regout ),
	.cin(gnd),
	.combout(\MUX_de_4_Entradas|m_out[17]~32_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_de_4_Entradas|m_out[17]~32 .lut_mask = 16'h00AC;
defparam \MUX_de_4_Entradas|m_out[17]~32 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_de_4_Entradas|m_out[18]~34 (
// Equation(s):
// \MUX_de_4_Entradas|m_out[18]~34_combout  = (\Controladora|pstate.jump_ex_st~regout  & (\RI|sr_out [16])) # (!\Controladora|pstate.jump_ex_st~regout  & (((\ULA|Mux13~12_combout  & !\ULA|Mux17~2_combout ))))

	.dataa(\RI|sr_out [16]),
	.datab(\Controladora|pstate.jump_ex_st~regout ),
	.datac(\ULA|Mux13~12_combout ),
	.datad(\ULA|Mux17~2_combout ),
	.cin(gnd),
	.combout(\MUX_de_4_Entradas|m_out[18]~34_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_de_4_Entradas|m_out[18]~34 .lut_mask = 16'h88B8;
defparam \MUX_de_4_Entradas|m_out[18]~34 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_de_4_Entradas|m_out[19]~36 (
// Equation(s):
// \MUX_de_4_Entradas|m_out[19]~36_combout  = (!\Controladora|pstate.branch_ex_st~regout  & ((\Controladora|pstate.jump_ex_st~regout  & (\RI|sr_out [17])) # (!\Controladora|pstate.jump_ex_st~regout  & ((\ULA|Mux12~12_combout )))))

	.dataa(\RI|sr_out [17]),
	.datab(\ULA|Mux12~12_combout ),
	.datac(\Controladora|pstate.jump_ex_st~regout ),
	.datad(\Controladora|pstate.branch_ex_st~regout ),
	.cin(gnd),
	.combout(\MUX_de_4_Entradas|m_out[19]~36_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_de_4_Entradas|m_out[19]~36 .lut_mask = 16'h00AC;
defparam \MUX_de_4_Entradas|m_out[19]~36 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_de_4_Entradas|m_out[20]~38 (
// Equation(s):
// \MUX_de_4_Entradas|m_out[20]~38_combout  = (!\Controladora|pstate.branch_ex_st~regout  & ((\Controladora|pstate.jump_ex_st~regout  & (\RI|sr_out [18])) # (!\Controladora|pstate.jump_ex_st~regout  & ((\ULA|Mux11~10_combout )))))

	.dataa(\RI|sr_out [18]),
	.datab(\ULA|Mux11~10_combout ),
	.datac(\Controladora|pstate.jump_ex_st~regout ),
	.datad(\Controladora|pstate.branch_ex_st~regout ),
	.cin(gnd),
	.combout(\MUX_de_4_Entradas|m_out[20]~38_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_de_4_Entradas|m_out[20]~38 .lut_mask = 16'h00AC;
defparam \MUX_de_4_Entradas|m_out[20]~38 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_de_4_Entradas|m_out[21]~40 (
// Equation(s):
// \MUX_de_4_Entradas|m_out[21]~40_combout  = (!\Controladora|pstate.branch_ex_st~regout  & ((\Controladora|pstate.jump_ex_st~regout  & (\RI|sr_out [19])) # (!\Controladora|pstate.jump_ex_st~regout  & ((\ULA|Mux10~12_combout )))))

	.dataa(\RI|sr_out [19]),
	.datab(\ULA|Mux10~12_combout ),
	.datac(\Controladora|pstate.jump_ex_st~regout ),
	.datad(\Controladora|pstate.branch_ex_st~regout ),
	.cin(gnd),
	.combout(\MUX_de_4_Entradas|m_out[21]~40_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_de_4_Entradas|m_out[21]~40 .lut_mask = 16'h00AC;
defparam \MUX_de_4_Entradas|m_out[21]~40 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_de_4_Entradas|m_out[22]~42 (
// Equation(s):
// \MUX_de_4_Entradas|m_out[22]~42_combout  = (!\Controladora|pstate.branch_ex_st~regout  & ((\Controladora|pstate.jump_ex_st~regout  & (\RI|sr_out [20])) # (!\Controladora|pstate.jump_ex_st~regout  & ((\ULA|Mux9~10_combout )))))

	.dataa(\RI|sr_out [20]),
	.datab(\ULA|Mux9~10_combout ),
	.datac(\Controladora|pstate.jump_ex_st~regout ),
	.datad(\Controladora|pstate.branch_ex_st~regout ),
	.cin(gnd),
	.combout(\MUX_de_4_Entradas|m_out[22]~42_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_de_4_Entradas|m_out[22]~42 .lut_mask = 16'h00AC;
defparam \MUX_de_4_Entradas|m_out[22]~42 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_de_4_Entradas|m_out[23]~44 (
// Equation(s):
// \MUX_de_4_Entradas|m_out[23]~44_combout  = (!\Controladora|pstate.branch_ex_st~regout  & ((\Controladora|pstate.jump_ex_st~regout  & (\RI|sr_out [21])) # (!\Controladora|pstate.jump_ex_st~regout  & ((\ULA|Mux8~12_combout )))))

	.dataa(\RI|sr_out [21]),
	.datab(\ULA|Mux8~12_combout ),
	.datac(\Controladora|pstate.jump_ex_st~regout ),
	.datad(\Controladora|pstate.branch_ex_st~regout ),
	.cin(gnd),
	.combout(\MUX_de_4_Entradas|m_out[23]~44_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_de_4_Entradas|m_out[23]~44 .lut_mask = 16'h00AC;
defparam \MUX_de_4_Entradas|m_out[23]~44 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_de_4_Entradas|m_out[24]~46 (
// Equation(s):
// \MUX_de_4_Entradas|m_out[24]~46_combout  = (!\Controladora|pstate.branch_ex_st~regout  & ((\Controladora|pstate.jump_ex_st~regout  & (\RI|sr_out [22])) # (!\Controladora|pstate.jump_ex_st~regout  & ((\ULA|Mux7~7_combout )))))

	.dataa(\RI|sr_out [22]),
	.datab(\ULA|Mux7~7_combout ),
	.datac(\Controladora|pstate.jump_ex_st~regout ),
	.datad(\Controladora|pstate.branch_ex_st~regout ),
	.cin(gnd),
	.combout(\MUX_de_4_Entradas|m_out[24]~46_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_de_4_Entradas|m_out[24]~46 .lut_mask = 16'h00AC;
defparam \MUX_de_4_Entradas|m_out[24]~46 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_de_4_Entradas|m_out[25]~48 (
// Equation(s):
// \MUX_de_4_Entradas|m_out[25]~48_combout  = (!\Controladora|pstate.branch_ex_st~regout  & ((\Controladora|pstate.jump_ex_st~regout  & (\RI|sr_out [23])) # (!\Controladora|pstate.jump_ex_st~regout  & ((\ULA|Mux6~8_combout )))))

	.dataa(\RI|sr_out [23]),
	.datab(\ULA|Mux6~8_combout ),
	.datac(\Controladora|pstate.jump_ex_st~regout ),
	.datad(\Controladora|pstate.branch_ex_st~regout ),
	.cin(gnd),
	.combout(\MUX_de_4_Entradas|m_out[25]~48_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_de_4_Entradas|m_out[25]~48 .lut_mask = 16'h00AC;
defparam \MUX_de_4_Entradas|m_out[25]~48 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_de_4_Entradas|m_out[26]~50 (
// Equation(s):
// \MUX_de_4_Entradas|m_out[26]~50_combout  = (!\Controladora|pstate.branch_ex_st~regout  & ((\Controladora|pstate.jump_ex_st~regout  & (\RI|sr_out [24])) # (!\Controladora|pstate.jump_ex_st~regout  & ((\ULA|Mux5~7_combout )))))

	.dataa(\RI|sr_out [24]),
	.datab(\ULA|Mux5~7_combout ),
	.datac(\Controladora|pstate.jump_ex_st~regout ),
	.datad(\Controladora|pstate.branch_ex_st~regout ),
	.cin(gnd),
	.combout(\MUX_de_4_Entradas|m_out[26]~50_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_de_4_Entradas|m_out[26]~50 .lut_mask = 16'h00AC;
defparam \MUX_de_4_Entradas|m_out[26]~50 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_de_4_Entradas|m_out[27]~52 (
// Equation(s):
// \MUX_de_4_Entradas|m_out[27]~52_combout  = (!\Controladora|pstate.branch_ex_st~regout  & ((\Controladora|pstate.jump_ex_st~regout  & (\RI|sr_out [25])) # (!\Controladora|pstate.jump_ex_st~regout  & ((\ULA|Mux4~7_combout )))))

	.dataa(\RI|sr_out [25]),
	.datab(\ULA|Mux4~7_combout ),
	.datac(\Controladora|pstate.jump_ex_st~regout ),
	.datad(\Controladora|pstate.branch_ex_st~regout ),
	.cin(gnd),
	.combout(\MUX_de_4_Entradas|m_out[27]~52_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_de_4_Entradas|m_out[27]~52 .lut_mask = 16'h00AC;
defparam \MUX_de_4_Entradas|m_out[27]~52 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_de_4_Entradas|m_out[28]~54 (
// Equation(s):
// \MUX_de_4_Entradas|m_out[28]~54_combout  = (!\Controladora|pstate.branch_ex_st~regout  & ((\Controladora|pstate.jump_ex_st~regout  & (\RI|sr_out [28])) # (!\Controladora|pstate.jump_ex_st~regout  & ((\ULA|Mux3~11_combout )))))

	.dataa(\RI|sr_out [28]),
	.datab(\ULA|Mux3~11_combout ),
	.datac(\Controladora|pstate.jump_ex_st~regout ),
	.datad(\Controladora|pstate.branch_ex_st~regout ),
	.cin(gnd),
	.combout(\MUX_de_4_Entradas|m_out[28]~54_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_de_4_Entradas|m_out[28]~54 .lut_mask = 16'h00AC;
defparam \MUX_de_4_Entradas|m_out[28]~54 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_de_4_Entradas|m_out[29]~56 (
// Equation(s):
// \MUX_de_4_Entradas|m_out[29]~56_combout  = (!\Controladora|pstate.branch_ex_st~regout  & ((\Controladora|pstate.jump_ex_st~regout  & (\RI|sr_out [29])) # (!\Controladora|pstate.jump_ex_st~regout  & ((\ULA|Mux2~7_combout )))))

	.dataa(\RI|sr_out [29]),
	.datab(\ULA|Mux2~7_combout ),
	.datac(\Controladora|pstate.jump_ex_st~regout ),
	.datad(\Controladora|pstate.branch_ex_st~regout ),
	.cin(gnd),
	.combout(\MUX_de_4_Entradas|m_out[29]~56_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_de_4_Entradas|m_out[29]~56 .lut_mask = 16'h00AC;
defparam \MUX_de_4_Entradas|m_out[29]~56 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_de_4_Entradas|m_out[30]~58 (
// Equation(s):
// \MUX_de_4_Entradas|m_out[30]~58_combout  = (!\Controladora|pstate.branch_ex_st~regout  & ((\Controladora|pstate.jump_ex_st~regout  & (\RI|sr_out [30])) # (!\Controladora|pstate.jump_ex_st~regout  & ((\ULA|Mux1~13_combout )))))

	.dataa(\RI|sr_out [30]),
	.datab(\ULA|Mux1~13_combout ),
	.datac(\Controladora|pstate.jump_ex_st~regout ),
	.datad(\Controladora|pstate.branch_ex_st~regout ),
	.cin(gnd),
	.combout(\MUX_de_4_Entradas|m_out[30]~58_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_de_4_Entradas|m_out[30]~58 .lut_mask = 16'h00AC;
defparam \MUX_de_4_Entradas|m_out[30]~58 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_de_4_Entradas|m_out[31]~60 (
// Equation(s):
// \MUX_de_4_Entradas|m_out[31]~60_combout  = (!\Controladora|pstate.branch_ex_st~regout  & ((\Controladora|pstate.jump_ex_st~regout  & (\RI|sr_out [31])) # (!\Controladora|pstate.jump_ex_st~regout  & ((\ULA|Mux0~14_combout )))))

	.dataa(\RI|sr_out [31]),
	.datab(\ULA|Mux0~14_combout ),
	.datac(\Controladora|pstate.jump_ex_st~regout ),
	.datad(\Controladora|pstate.branch_ex_st~regout ),
	.cin(gnd),
	.combout(\MUX_de_4_Entradas|m_out[31]~60_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_de_4_Entradas|m_out[31]~60 .lut_mask = 16'h00AC;
defparam \MUX_de_4_Entradas|m_out[31]~60 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \Banco_de_Registradores|breg32~39 (
	.clk(\clk~combout ),
	.datain(\MUX2_RI_BR|m_out[0]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Banco_de_Registradores|breg32~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Banco_de_Registradores|breg32~39_regout ));

cycloneii_lcell_comb \Banco_de_Registradores|Equal0~0 (
// Equation(s):
// \Banco_de_Registradores|Equal0~0_combout  = (!\RI|sr_out [21] & (!\RI|sr_out [22] & (!\RI|sr_out [23] & !\RI|sr_out [24])))

	.dataa(\RI|sr_out [21]),
	.datab(\RI|sr_out [22]),
	.datac(\RI|sr_out [23]),
	.datad(\RI|sr_out [24]),
	.cin(gnd),
	.combout(\Banco_de_Registradores|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Banco_de_Registradores|Equal0~0 .lut_mask = 16'h0001;
defparam \Banco_de_Registradores|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \Banco_de_Registradores|breg32_rtl_0_bypass[3] (
	.clk(\clk~combout ),
	.datain(\MUX1_RI_BR|m_out[1]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Banco_de_Registradores|breg32_rtl_0_bypass [3]));

cycloneii_lcell_ff \Banco_de_Registradores|breg32_rtl_0_bypass[1] (
	.clk(\clk~combout ),
	.datain(\MUX1_RI_BR|m_out[0]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Banco_de_Registradores|breg32_rtl_0_bypass [1]));

cycloneii_lcell_comb \Banco_de_Registradores|breg32~104 (
// Equation(s):
// \Banco_de_Registradores|breg32~104_combout  = (\RI|sr_out [21] & (\Banco_de_Registradores|breg32_rtl_0_bypass [1] & (\RI|sr_out [22] $ (!\Banco_de_Registradores|breg32_rtl_0_bypass [3])))) # (!\RI|sr_out [21] & 
// (!\Banco_de_Registradores|breg32_rtl_0_bypass [1] & (\RI|sr_out [22] $ (!\Banco_de_Registradores|breg32_rtl_0_bypass [3]))))

	.dataa(\RI|sr_out [21]),
	.datab(\RI|sr_out [22]),
	.datac(\Banco_de_Registradores|breg32_rtl_0_bypass [3]),
	.datad(\Banco_de_Registradores|breg32_rtl_0_bypass [1]),
	.cin(gnd),
	.combout(\Banco_de_Registradores|breg32~104_combout ),
	.cout());
// synopsys translate_off
defparam \Banco_de_Registradores|breg32~104 .lut_mask = 16'h8241;
defparam \Banco_de_Registradores|breg32~104 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \Banco_de_Registradores|breg32_rtl_0_bypass[0] (
	.clk(\clk~combout ),
	.datain(\Controladora|WideOr2~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Banco_de_Registradores|breg32_rtl_0_bypass [0]));

cycloneii_lcell_ff \Banco_de_Registradores|breg32~40 (
	.clk(\clk~combout ),
	.datain(\MUX2_RI_BR|m_out[1]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Banco_de_Registradores|breg32~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Banco_de_Registradores|breg32~40_regout ));

cycloneii_lcell_ff \Banco_de_Registradores|breg32~41 (
	.clk(\clk~combout ),
	.datain(\MUX2_RI_BR|m_out[2]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Banco_de_Registradores|breg32~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Banco_de_Registradores|breg32~41_regout ));

cycloneii_lcell_ff \Banco_de_Registradores|breg32~42 (
	.clk(\clk~combout ),
	.datain(\MUX2_RI_BR|m_out[3]~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Banco_de_Registradores|breg32~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Banco_de_Registradores|breg32~42_regout ));

cycloneii_lcell_ff \Banco_de_Registradores|breg32~43 (
	.clk(\clk~combout ),
	.datain(\MUX2_RI_BR|m_out[4]~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Banco_de_Registradores|breg32~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Banco_de_Registradores|breg32~43_regout ));

cycloneii_lcell_ff \Banco_de_Registradores|breg32~44 (
	.clk(\clk~combout ),
	.datain(\MUX2_RI_BR|m_out[5]~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Banco_de_Registradores|breg32~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Banco_de_Registradores|breg32~44_regout ));

cycloneii_lcell_ff \Banco_de_Registradores|breg32~45 (
	.clk(\clk~combout ),
	.datain(\MUX2_RI_BR|m_out[6]~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Banco_de_Registradores|breg32~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Banco_de_Registradores|breg32~45_regout ));

cycloneii_lcell_ff \Banco_de_Registradores|breg32~46 (
	.clk(\clk~combout ),
	.datain(\MUX2_RI_BR|m_out[7]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Banco_de_Registradores|breg32~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Banco_de_Registradores|breg32~46_regout ));

cycloneii_lcell_ff \Banco_de_Registradores|breg32~47 (
	.clk(\clk~combout ),
	.datain(\MUX2_RI_BR|m_out[8]~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Banco_de_Registradores|breg32~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Banco_de_Registradores|breg32~47_regout ));

cycloneii_lcell_ff \Banco_de_Registradores|breg32~48 (
	.clk(\clk~combout ),
	.datain(\MUX2_RI_BR|m_out[9]~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Banco_de_Registradores|breg32~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Banco_de_Registradores|breg32~48_regout ));

cycloneii_lcell_ff \Banco_de_Registradores|breg32~49 (
	.clk(\clk~combout ),
	.datain(\MUX2_RI_BR|m_out[10]~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Banco_de_Registradores|breg32~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Banco_de_Registradores|breg32~49_regout ));

cycloneii_lcell_ff \Banco_de_Registradores|breg32~50 (
	.clk(\clk~combout ),
	.datain(\MUX2_RI_BR|m_out[11]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Banco_de_Registradores|breg32~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Banco_de_Registradores|breg32~50_regout ));

cycloneii_lcell_ff \Banco_de_Registradores|breg32~51 (
	.clk(\clk~combout ),
	.datain(\MUX2_RI_BR|m_out[12]~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Banco_de_Registradores|breg32~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Banco_de_Registradores|breg32~51_regout ));

cycloneii_lcell_ff \Banco_de_Registradores|breg32~52 (
	.clk(\clk~combout ),
	.datain(\MUX2_RI_BR|m_out[13]~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Banco_de_Registradores|breg32~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Banco_de_Registradores|breg32~52_regout ));

cycloneii_lcell_ff \Banco_de_Registradores|breg32~53 (
	.clk(\clk~combout ),
	.datain(\MUX2_RI_BR|m_out[14]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Banco_de_Registradores|breg32~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Banco_de_Registradores|breg32~53_regout ));

cycloneii_lcell_ff \Banco_de_Registradores|breg32~54 (
	.clk(\clk~combout ),
	.datain(\MUX2_RI_BR|m_out[15]~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Banco_de_Registradores|breg32~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Banco_de_Registradores|breg32~54_regout ));

cycloneii_lcell_ff \Banco_de_Registradores|breg32~55 (
	.clk(\clk~combout ),
	.datain(\MUX2_RI_BR|m_out[16]~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Banco_de_Registradores|breg32~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Banco_de_Registradores|breg32~55_regout ));

cycloneii_lcell_ff \Banco_de_Registradores|breg32~56 (
	.clk(\clk~combout ),
	.datain(\MUX2_RI_BR|m_out[17]~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Banco_de_Registradores|breg32~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Banco_de_Registradores|breg32~56_regout ));

cycloneii_lcell_ff \Banco_de_Registradores|breg32~57 (
	.clk(\clk~combout ),
	.datain(\MUX2_RI_BR|m_out[18]~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Banco_de_Registradores|breg32~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Banco_de_Registradores|breg32~57_regout ));

cycloneii_lcell_ff \Banco_de_Registradores|breg32~58 (
	.clk(\clk~combout ),
	.datain(\MUX2_RI_BR|m_out[19]~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Banco_de_Registradores|breg32~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Banco_de_Registradores|breg32~58_regout ));

cycloneii_lcell_ff \Banco_de_Registradores|breg32~59 (
	.clk(\clk~combout ),
	.datain(\MUX2_RI_BR|m_out[20]~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Banco_de_Registradores|breg32~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Banco_de_Registradores|breg32~59_regout ));

cycloneii_lcell_ff \Banco_de_Registradores|breg32~60 (
	.clk(\clk~combout ),
	.datain(\MUX2_RI_BR|m_out[21]~21_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Banco_de_Registradores|breg32~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Banco_de_Registradores|breg32~60_regout ));

cycloneii_lcell_ff \Banco_de_Registradores|breg32~61 (
	.clk(\clk~combout ),
	.datain(\MUX2_RI_BR|m_out[22]~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Banco_de_Registradores|breg32~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Banco_de_Registradores|breg32~61_regout ));

cycloneii_lcell_ff \Banco_de_Registradores|breg32~62 (
	.clk(\clk~combout ),
	.datain(\MUX2_RI_BR|m_out[23]~23_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Banco_de_Registradores|breg32~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Banco_de_Registradores|breg32~62_regout ));

cycloneii_lcell_ff \Banco_de_Registradores|breg32~63 (
	.clk(\clk~combout ),
	.datain(\MUX2_RI_BR|m_out[24]~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Banco_de_Registradores|breg32~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Banco_de_Registradores|breg32~63_regout ));

cycloneii_lcell_ff \Banco_de_Registradores|breg32~64 (
	.clk(\clk~combout ),
	.datain(\MUX2_RI_BR|m_out[25]~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Banco_de_Registradores|breg32~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Banco_de_Registradores|breg32~64_regout ));

cycloneii_lcell_ff \Banco_de_Registradores|breg32~65 (
	.clk(\clk~combout ),
	.datain(\MUX2_RI_BR|m_out[26]~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Banco_de_Registradores|breg32~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Banco_de_Registradores|breg32~65_regout ));

cycloneii_lcell_ff \Banco_de_Registradores|breg32~66 (
	.clk(\clk~combout ),
	.datain(\MUX2_RI_BR|m_out[27]~27_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Banco_de_Registradores|breg32~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Banco_de_Registradores|breg32~66_regout ));

cycloneii_lcell_ff \Banco_de_Registradores|breg32~67 (
	.clk(\clk~combout ),
	.datain(\MUX2_RI_BR|m_out[28]~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Banco_de_Registradores|breg32~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Banco_de_Registradores|breg32~67_regout ));

cycloneii_lcell_ff \Banco_de_Registradores|breg32~68 (
	.clk(\clk~combout ),
	.datain(\MUX2_RI_BR|m_out[29]~29_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Banco_de_Registradores|breg32~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Banco_de_Registradores|breg32~68_regout ));

cycloneii_lcell_ff \Banco_de_Registradores|breg32~69 (
	.clk(\clk~combout ),
	.datain(\MUX2_RI_BR|m_out[30]~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Banco_de_Registradores|breg32~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Banco_de_Registradores|breg32~69_regout ));

cycloneii_lcell_ff \Banco_de_Registradores|breg32~70 (
	.clk(\clk~combout ),
	.datain(\MUX2_RI_BR|m_out[31]~31_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Banco_de_Registradores|breg32~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Banco_de_Registradores|breg32~70_regout ));

cycloneii_lcell_comb \Banco_de_Registradores|Equal1~0 (
// Equation(s):
// \Banco_de_Registradores|Equal1~0_combout  = (!\RI|sr_out [16] & (!\RI|sr_out [17] & (!\RI|sr_out [18] & !\RI|sr_out [19])))

	.dataa(\RI|sr_out [16]),
	.datab(\RI|sr_out [17]),
	.datac(\RI|sr_out [18]),
	.datad(\RI|sr_out [19]),
	.cin(gnd),
	.combout(\Banco_de_Registradores|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Banco_de_Registradores|Equal1~0 .lut_mask = 16'h0001;
defparam \Banco_de_Registradores|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Banco_de_Registradores|breg32~108 (
// Equation(s):
// \Banco_de_Registradores|breg32~108_combout  = (\RI|sr_out [16] & (\Banco_de_Registradores|breg32_rtl_0_bypass [1] & (\RI|sr_out [17] $ (!\Banco_de_Registradores|breg32_rtl_0_bypass [3])))) # (!\RI|sr_out [16] & 
// (!\Banco_de_Registradores|breg32_rtl_0_bypass [1] & (\RI|sr_out [17] $ (!\Banco_de_Registradores|breg32_rtl_0_bypass [3]))))

	.dataa(\RI|sr_out [16]),
	.datab(\RI|sr_out [17]),
	.datac(\Banco_de_Registradores|breg32_rtl_0_bypass [3]),
	.datad(\Banco_de_Registradores|breg32_rtl_0_bypass [1]),
	.cin(gnd),
	.combout(\Banco_de_Registradores|breg32~108_combout ),
	.cout());
// synopsys translate_off
defparam \Banco_de_Registradores|breg32~108 .lut_mask = 16'h8241;
defparam \Banco_de_Registradores|breg32~108 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Controladora|Selector1~1 (
// Equation(s):
// \Controladora|Selector1~1_combout  = (\Controladora|pstate.c_mem_add_st~regout  & ((\RI|sr_out [30]) # ((!\Controladora|Selector1~0_combout ) # (!\RI|sr_out [31]))))

	.dataa(\Controladora|pstate.c_mem_add_st~regout ),
	.datab(\RI|sr_out [30]),
	.datac(\RI|sr_out [31]),
	.datad(\Controladora|Selector1~0_combout ),
	.cin(gnd),
	.combout(\Controladora|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Controladora|Selector1~1 .lut_mask = 16'h8AAA;
defparam \Controladora|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Banco_de_Registradores|breg32~112 (
// Equation(s):
// \Banco_de_Registradores|breg32~112_combout  = (!\MUX1_RI_BR|m_out[0]~0_combout  & (!\MUX1_RI_BR|m_out[1]~1_combout  & (!\MUX1_RI_BR|m_out[2]~2_combout  & !\MUX1_RI_BR|m_out[3]~3_combout )))

	.dataa(\MUX1_RI_BR|m_out[0]~0_combout ),
	.datab(\MUX1_RI_BR|m_out[1]~1_combout ),
	.datac(\MUX1_RI_BR|m_out[2]~2_combout ),
	.datad(\MUX1_RI_BR|m_out[3]~3_combout ),
	.cin(gnd),
	.combout(\Banco_de_Registradores|breg32~112_combout ),
	.cout());
// synopsys translate_off
defparam \Banco_de_Registradores|breg32~112 .lut_mask = 16'h0001;
defparam \Banco_de_Registradores|breg32~112 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Banco_de_Registradores|breg32~113 (
// Equation(s):
// \Banco_de_Registradores|breg32~113_combout  = (\Controladora|WideOr2~0_combout  & (\Banco_de_Registradores|breg32~112_combout  & !\MUX1_RI_BR|m_out[4]~4_combout ))

	.dataa(\Controladora|WideOr2~0_combout ),
	.datab(\Banco_de_Registradores|breg32~112_combout ),
	.datac(vcc),
	.datad(\MUX1_RI_BR|m_out[4]~4_combout ),
	.cin(gnd),
	.combout(\Banco_de_Registradores|breg32~113_combout ),
	.cout());
// synopsys translate_off
defparam \Banco_de_Registradores|breg32~113 .lut_mask = 16'h0088;
defparam \Banco_de_Registradores|breg32~113 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \COntroladora_ULA|alu_ctr~32 (
// Equation(s):
// \COntroladora_ULA|alu_ctr~32_combout  = (\RI|sr_out [1] & (!\RI|sr_out [5] & (\RI|sr_out [0] & \COntroladora_ULA|alu_ctr~6_combout )))

	.dataa(\RI|sr_out [1]),
	.datab(\RI|sr_out [5]),
	.datac(\RI|sr_out [0]),
	.datad(\COntroladora_ULA|alu_ctr~6_combout ),
	.cin(gnd),
	.combout(\COntroladora_ULA|alu_ctr~32_combout ),
	.cout());
// synopsys translate_off
defparam \COntroladora_ULA|alu_ctr~32 .lut_mask = 16'h2000;
defparam \COntroladora_ULA|alu_ctr~32 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~132 (
// Equation(s):
// \ULA|ShiftLeft0~132_combout  = (\RI|sr_out [8] & ((\ULA|ShiftLeft0~69_combout ) # ((\ULA|ShiftLeft0~70_combout )))) # (!\RI|sr_out [8] & (((\ULA|ShiftLeft0~72_combout ))))

	.dataa(\ULA|ShiftLeft0~69_combout ),
	.datab(\ULA|ShiftLeft0~70_combout ),
	.datac(\ULA|ShiftLeft0~72_combout ),
	.datad(\RI|sr_out [8]),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~132_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~132 .lut_mask = 16'hEEF0;
defparam \ULA|ShiftLeft0~132 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|a32~83 (
// Equation(s):
// \ULA|a32~83_combout  = \MUX_B_extsgn_ALU|m_out[7]~14_combout  $ (((\Controladora|WideOr1~0_combout  & (\REG_A|sr_out [7])) # (!\Controladora|WideOr1~0_combout  & ((\PC|sr_out [7])))))

	.dataa(\REG_A|sr_out [7]),
	.datab(\PC|sr_out [7]),
	.datac(\Controladora|WideOr1~0_combout ),
	.datad(\MUX_B_extsgn_ALU|m_out[7]~14_combout ),
	.cin(gnd),
	.combout(\ULA|a32~83_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|a32~83 .lut_mask = 16'h53AC;
defparam \ULA|a32~83 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|a32~85 (
// Equation(s):
// \ULA|a32~85_combout  = \MUX_B_extsgn_ALU|m_out[27]~43_combout  $ (((\Controladora|WideOr1~0_combout  & (\REG_A|sr_out [27])) # (!\Controladora|WideOr1~0_combout  & ((\PC|sr_out [27])))))

	.dataa(\REG_A|sr_out [27]),
	.datab(\PC|sr_out [27]),
	.datac(\Controladora|WideOr1~0_combout ),
	.datad(\MUX_B_extsgn_ALU|m_out[27]~43_combout ),
	.cin(gnd),
	.combout(\ULA|a32~85_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|a32~85 .lut_mask = 16'h53AC;
defparam \ULA|a32~85 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~134 (
// Equation(s):
// \ULA|ShiftLeft0~134_combout  = (\RI|sr_out [8] & ((\ULA|ShiftLeft0~47_combout ) # ((\ULA|ShiftLeft0~48_combout )))) # (!\RI|sr_out [8] & (((\ULA|ShiftLeft0~114_combout ))))

	.dataa(\ULA|ShiftLeft0~47_combout ),
	.datab(\ULA|ShiftLeft0~48_combout ),
	.datac(\ULA|ShiftLeft0~114_combout ),
	.datad(\RI|sr_out [8]),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~134_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~134 .lut_mask = 16'hEEF0;
defparam \ULA|ShiftLeft0~134 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~135 (
// Equation(s):
// \ULA|ShiftLeft0~135_combout  = (!\RI|sr_out [8] & (!\RI|sr_out [9] & \ULA|ShiftLeft0~46_combout ))

	.dataa(\RI|sr_out [8]),
	.datab(\RI|sr_out [9]),
	.datac(\ULA|ShiftLeft0~46_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~135_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~135 .lut_mask = 16'h1010;
defparam \ULA|ShiftLeft0~135 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~136 (
// Equation(s):
// \ULA|ShiftLeft0~136_combout  = (\RI|sr_out [8] & ((\ULA|ShiftLeft0~112_combout ) # ((\ULA|ShiftLeft0~113_combout )))) # (!\RI|sr_out [8] & (((\ULA|ShiftLeft0~105_combout ))))

	.dataa(\ULA|ShiftLeft0~112_combout ),
	.datab(\ULA|ShiftLeft0~113_combout ),
	.datac(\ULA|ShiftLeft0~105_combout ),
	.datad(\RI|sr_out [8]),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~136_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~136 .lut_mask = 16'hEEF0;
defparam \ULA|ShiftLeft0~136 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|a32~87 (
// Equation(s):
// \ULA|a32~87_combout  = (\MUX_B_extsgn_ALU|m_out[20]~36_combout ) # ((\Controladora|WideOr1~0_combout  & (\REG_A|sr_out [20])) # (!\Controladora|WideOr1~0_combout  & ((\PC|sr_out [20]))))

	.dataa(\REG_A|sr_out [20]),
	.datab(\PC|sr_out [20]),
	.datac(\Controladora|WideOr1~0_combout ),
	.datad(\MUX_B_extsgn_ALU|m_out[20]~36_combout ),
	.cin(gnd),
	.combout(\ULA|a32~87_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|a32~87 .lut_mask = 16'hFFAC;
defparam \ULA|a32~87 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|a32~88 (
// Equation(s):
// \ULA|a32~88_combout  = (\MUX_B_extsgn_ALU|m_out[19]~35_combout ) # ((\Controladora|WideOr1~0_combout  & (\REG_A|sr_out [19])) # (!\Controladora|WideOr1~0_combout  & ((\PC|sr_out [19]))))

	.dataa(\REG_A|sr_out [19]),
	.datab(\PC|sr_out [19]),
	.datac(\Controladora|WideOr1~0_combout ),
	.datad(\MUX_B_extsgn_ALU|m_out[19]~35_combout ),
	.cin(gnd),
	.combout(\ULA|a32~88_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|a32~88 .lut_mask = 16'hFFAC;
defparam \ULA|a32~88 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux12~11 (
// Equation(s):
// \ULA|Mux12~11_combout  = (\RI|sr_out [10] & (((\ULA|ShiftLeft0~126_combout )))) # (!\RI|sr_out [10] & ((\COntroladora_ULA|alu_ctr[0]~27_combout  & (\ULA|ShiftLeft0~126_combout )) # (!\COntroladora_ULA|alu_ctr[0]~27_combout  & ((\ULA|ShiftLeft0~86_combout 
// )))))

	.dataa(\RI|sr_out [10]),
	.datab(\COntroladora_ULA|alu_ctr[0]~27_combout ),
	.datac(\ULA|ShiftLeft0~126_combout ),
	.datad(\ULA|ShiftLeft0~86_combout ),
	.cin(gnd),
	.combout(\ULA|Mux12~11_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux12~11 .lut_mask = 16'hF1E0;
defparam \ULA|Mux12~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|a32~89 (
// Equation(s):
// \ULA|a32~89_combout  = (\MUX_B_extsgn_ALU|m_out[22]~38_combout ) # ((\Controladora|WideOr1~0_combout  & (\REG_A|sr_out [22])) # (!\Controladora|WideOr1~0_combout  & ((\PC|sr_out [22]))))

	.dataa(\REG_A|sr_out [22]),
	.datab(\PC|sr_out [22]),
	.datac(\Controladora|WideOr1~0_combout ),
	.datad(\MUX_B_extsgn_ALU|m_out[22]~38_combout ),
	.cin(gnd),
	.combout(\ULA|a32~89_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|a32~89 .lut_mask = 16'hFFAC;
defparam \ULA|a32~89 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|a32~90 (
// Equation(s):
// \ULA|a32~90_combout  = (\MUX_B_extsgn_ALU|m_out[21]~37_combout ) # ((\Controladora|WideOr1~0_combout  & (\REG_A|sr_out [21])) # (!\Controladora|WideOr1~0_combout  & ((\PC|sr_out [21]))))

	.dataa(\REG_A|sr_out [21]),
	.datab(\PC|sr_out [21]),
	.datac(\Controladora|WideOr1~0_combout ),
	.datad(\MUX_B_extsgn_ALU|m_out[21]~37_combout ),
	.cin(gnd),
	.combout(\ULA|a32~90_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|a32~90 .lut_mask = 16'hFFAC;
defparam \ULA|a32~90 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~137 (
// Equation(s):
// \ULA|ShiftLeft0~137_combout  = (\RI|sr_out [8] & (((\ULA|ShiftLeft0~80_combout )))) # (!\RI|sr_out [8] & ((\ULA|ShiftLeft0~69_combout ) # ((\ULA|ShiftLeft0~70_combout ))))

	.dataa(\ULA|ShiftLeft0~69_combout ),
	.datab(\ULA|ShiftLeft0~70_combout ),
	.datac(\ULA|ShiftLeft0~80_combout ),
	.datad(\RI|sr_out [8]),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~137_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~137 .lut_mask = 16'hF0EE;
defparam \ULA|ShiftLeft0~137 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux10~11 (
// Equation(s):
// \ULA|Mux10~11_combout  = (\RI|sr_out [10] & (((\ULA|ShiftLeft0~58_combout )))) # (!\RI|sr_out [10] & ((\COntroladora_ULA|alu_ctr[0]~27_combout  & (\ULA|ShiftLeft0~58_combout )) # (!\COntroladora_ULA|alu_ctr[0]~27_combout  & ((\ULA|ShiftLeft0~127_combout 
// )))))

	.dataa(\RI|sr_out [10]),
	.datab(\COntroladora_ULA|alu_ctr[0]~27_combout ),
	.datac(\ULA|ShiftLeft0~58_combout ),
	.datad(\ULA|ShiftLeft0~127_combout ),
	.cin(gnd),
	.combout(\ULA|Mux10~11_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux10~11 .lut_mask = 16'hF1E0;
defparam \ULA|Mux10~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|a32~92 (
// Equation(s):
// \ULA|a32~92_combout  = \MUX_B_extsgn_ALU|m_out[28]~44_combout  $ (((\Controladora|WideOr1~0_combout  & (\REG_A|sr_out [28])) # (!\Controladora|WideOr1~0_combout  & ((\PC|sr_out [28])))))

	.dataa(\REG_A|sr_out [28]),
	.datab(\PC|sr_out [28]),
	.datac(\Controladora|WideOr1~0_combout ),
	.datad(\MUX_B_extsgn_ALU|m_out[28]~44_combout ),
	.cin(gnd),
	.combout(\ULA|a32~92_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|a32~92 .lut_mask = 16'h53AC;
defparam \ULA|a32~92 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|a32~93 (
// Equation(s):
// \ULA|a32~93_combout  = (\MUX_B_extsgn_ALU|m_out[14]~28_combout ) # ((\Controladora|WideOr1~0_combout  & (\REG_A|sr_out [14])) # (!\Controladora|WideOr1~0_combout  & ((\PC|sr_out [14]))))

	.dataa(\REG_A|sr_out [14]),
	.datab(\PC|sr_out [14]),
	.datac(\Controladora|WideOr1~0_combout ),
	.datad(\MUX_B_extsgn_ALU|m_out[14]~28_combout ),
	.cin(gnd),
	.combout(\ULA|a32~93_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|a32~93 .lut_mask = 16'hFFAC;
defparam \ULA|a32~93 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|a32~94 (
// Equation(s):
// \ULA|a32~94_combout  = \MUX_B_extsgn_ALU|m_out[14]~28_combout  $ (((\Controladora|WideOr1~0_combout  & (\REG_A|sr_out [14])) # (!\Controladora|WideOr1~0_combout  & ((\PC|sr_out [14])))))

	.dataa(\REG_A|sr_out [14]),
	.datab(\PC|sr_out [14]),
	.datac(\Controladora|WideOr1~0_combout ),
	.datad(\MUX_B_extsgn_ALU|m_out[14]~28_combout ),
	.cin(gnd),
	.combout(\ULA|a32~94_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|a32~94 .lut_mask = 16'h53AC;
defparam \ULA|a32~94 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|a32~95 (
// Equation(s):
// \ULA|a32~95_combout  = (\MUX_B_extsgn_ALU|m_out[13]~26_combout ) # ((\Controladora|WideOr1~0_combout  & (\REG_A|sr_out [13])) # (!\Controladora|WideOr1~0_combout  & ((\PC|sr_out [13]))))

	.dataa(\REG_A|sr_out [13]),
	.datab(\PC|sr_out [13]),
	.datac(\Controladora|WideOr1~0_combout ),
	.datad(\MUX_B_extsgn_ALU|m_out[13]~26_combout ),
	.cin(gnd),
	.combout(\ULA|a32~95_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|a32~95 .lut_mask = 16'hFFAC;
defparam \ULA|a32~95 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|a32~96 (
// Equation(s):
// \ULA|a32~96_combout  = \MUX_B_extsgn_ALU|m_out[13]~26_combout  $ (((\Controladora|WideOr1~0_combout  & (\REG_A|sr_out [13])) # (!\Controladora|WideOr1~0_combout  & ((\PC|sr_out [13])))))

	.dataa(\REG_A|sr_out [13]),
	.datab(\PC|sr_out [13]),
	.datac(\Controladora|WideOr1~0_combout ),
	.datad(\MUX_B_extsgn_ALU|m_out[13]~26_combout ),
	.cin(gnd),
	.combout(\ULA|a32~96_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|a32~96 .lut_mask = 16'h53AC;
defparam \ULA|a32~96 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|a32~97 (
// Equation(s):
// \ULA|a32~97_combout  = (\MUX_B_extsgn_ALU|m_out[12]~24_combout ) # ((\Controladora|WideOr1~0_combout  & (\REG_A|sr_out [12])) # (!\Controladora|WideOr1~0_combout  & ((\PC|sr_out [12]))))

	.dataa(\REG_A|sr_out [12]),
	.datab(\PC|sr_out [12]),
	.datac(\Controladora|WideOr1~0_combout ),
	.datad(\MUX_B_extsgn_ALU|m_out[12]~24_combout ),
	.cin(gnd),
	.combout(\ULA|a32~97_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|a32~97 .lut_mask = 16'hFFAC;
defparam \ULA|a32~97 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|a32~98 (
// Equation(s):
// \ULA|a32~98_combout  = \MUX_B_extsgn_ALU|m_out[12]~24_combout  $ (((\Controladora|WideOr1~0_combout  & (\REG_A|sr_out [12])) # (!\Controladora|WideOr1~0_combout  & ((\PC|sr_out [12])))))

	.dataa(\REG_A|sr_out [12]),
	.datab(\PC|sr_out [12]),
	.datac(\Controladora|WideOr1~0_combout ),
	.datad(\MUX_B_extsgn_ALU|m_out[12]~24_combout ),
	.cin(gnd),
	.combout(\ULA|a32~98_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|a32~98 .lut_mask = 16'h53AC;
defparam \ULA|a32~98 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|a32~99 (
// Equation(s):
// \ULA|a32~99_combout  = (\MUX_B_extsgn_ALU|m_out[9]~18_combout ) # ((\Controladora|WideOr1~0_combout  & (\REG_A|sr_out [9])) # (!\Controladora|WideOr1~0_combout  & ((\PC|sr_out [9]))))

	.dataa(\REG_A|sr_out [9]),
	.datab(\PC|sr_out [9]),
	.datac(\Controladora|WideOr1~0_combout ),
	.datad(\MUX_B_extsgn_ALU|m_out[9]~18_combout ),
	.cin(gnd),
	.combout(\ULA|a32~99_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|a32~99 .lut_mask = 16'hFFAC;
defparam \ULA|a32~99 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|a32~100 (
// Equation(s):
// \ULA|a32~100_combout  = \MUX_B_extsgn_ALU|m_out[9]~18_combout  $ (((\Controladora|WideOr1~0_combout  & (\REG_A|sr_out [9])) # (!\Controladora|WideOr1~0_combout  & ((\PC|sr_out [9])))))

	.dataa(\REG_A|sr_out [9]),
	.datab(\PC|sr_out [9]),
	.datac(\Controladora|WideOr1~0_combout ),
	.datad(\MUX_B_extsgn_ALU|m_out[9]~18_combout ),
	.cin(gnd),
	.combout(\ULA|a32~100_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|a32~100 .lut_mask = 16'h53AC;
defparam \ULA|a32~100 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|a32~101 (
// Equation(s):
// \ULA|a32~101_combout  = \MUX_B_extsgn_ALU|m_out[29]~45_combout  $ (((\Controladora|WideOr1~0_combout  & (\REG_A|sr_out [29])) # (!\Controladora|WideOr1~0_combout  & ((\PC|sr_out [29])))))

	.dataa(\REG_A|sr_out [29]),
	.datab(\PC|sr_out [29]),
	.datac(\Controladora|WideOr1~0_combout ),
	.datad(\MUX_B_extsgn_ALU|m_out[29]~45_combout ),
	.cin(gnd),
	.combout(\ULA|a32~101_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|a32~101 .lut_mask = 16'h53AC;
defparam \ULA|a32~101 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|a32~102 (
// Equation(s):
// \ULA|a32~102_combout  = (\MUX_B_extsgn_ALU|m_out[10]~20_combout ) # ((\Controladora|WideOr1~0_combout  & (\REG_A|sr_out [10])) # (!\Controladora|WideOr1~0_combout  & ((\PC|sr_out [10]))))

	.dataa(\REG_A|sr_out [10]),
	.datab(\PC|sr_out [10]),
	.datac(\Controladora|WideOr1~0_combout ),
	.datad(\MUX_B_extsgn_ALU|m_out[10]~20_combout ),
	.cin(gnd),
	.combout(\ULA|a32~102_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|a32~102 .lut_mask = 16'hFFAC;
defparam \ULA|a32~102 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|a32~103 (
// Equation(s):
// \ULA|a32~103_combout  = \MUX_B_extsgn_ALU|m_out[10]~20_combout  $ (((\Controladora|WideOr1~0_combout  & (\REG_A|sr_out [10])) # (!\Controladora|WideOr1~0_combout  & ((\PC|sr_out [10])))))

	.dataa(\REG_A|sr_out [10]),
	.datab(\PC|sr_out [10]),
	.datac(\Controladora|WideOr1~0_combout ),
	.datad(\MUX_B_extsgn_ALU|m_out[10]~20_combout ),
	.cin(gnd),
	.combout(\ULA|a32~103_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|a32~103 .lut_mask = 16'h53AC;
defparam \ULA|a32~103 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|a32~104 (
// Equation(s):
// \ULA|a32~104_combout  = (\MUX_B_extsgn_ALU|m_out[11]~22_combout ) # ((\Controladora|WideOr1~0_combout  & (\REG_A|sr_out [11])) # (!\Controladora|WideOr1~0_combout  & ((\PC|sr_out [11]))))

	.dataa(\REG_A|sr_out [11]),
	.datab(\PC|sr_out [11]),
	.datac(\Controladora|WideOr1~0_combout ),
	.datad(\MUX_B_extsgn_ALU|m_out[11]~22_combout ),
	.cin(gnd),
	.combout(\ULA|a32~104_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|a32~104 .lut_mask = 16'hFFAC;
defparam \ULA|a32~104 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|a32~105 (
// Equation(s):
// \ULA|a32~105_combout  = \MUX_B_extsgn_ALU|m_out[11]~22_combout  $ (((\Controladora|WideOr1~0_combout  & (\REG_A|sr_out [11])) # (!\Controladora|WideOr1~0_combout  & ((\PC|sr_out [11])))))

	.dataa(\REG_A|sr_out [11]),
	.datab(\PC|sr_out [11]),
	.datac(\Controladora|WideOr1~0_combout ),
	.datad(\MUX_B_extsgn_ALU|m_out[11]~22_combout ),
	.cin(gnd),
	.combout(\ULA|a32~105_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|a32~105 .lut_mask = 16'h53AC;
defparam \ULA|a32~105 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|a32~106 (
// Equation(s):
// \ULA|a32~106_combout  = (\MUX_B_extsgn_ALU|m_out[8]~16_combout ) # ((\Controladora|WideOr1~0_combout  & (\REG_A|sr_out [8])) # (!\Controladora|WideOr1~0_combout  & ((\PC|sr_out [8]))))

	.dataa(\REG_A|sr_out [8]),
	.datab(\PC|sr_out [8]),
	.datac(\Controladora|WideOr1~0_combout ),
	.datad(\MUX_B_extsgn_ALU|m_out[8]~16_combout ),
	.cin(gnd),
	.combout(\ULA|a32~106_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|a32~106 .lut_mask = 16'hFFAC;
defparam \ULA|a32~106 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|a32~107 (
// Equation(s):
// \ULA|a32~107_combout  = \MUX_B_extsgn_ALU|m_out[8]~16_combout  $ (((\Controladora|WideOr1~0_combout  & (\REG_A|sr_out [8])) # (!\Controladora|WideOr1~0_combout  & ((\PC|sr_out [8])))))

	.dataa(\REG_A|sr_out [8]),
	.datab(\PC|sr_out [8]),
	.datac(\Controladora|WideOr1~0_combout ),
	.datad(\MUX_B_extsgn_ALU|m_out[8]~16_combout ),
	.cin(gnd),
	.combout(\ULA|a32~107_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|a32~107 .lut_mask = 16'h53AC;
defparam \ULA|a32~107 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|a32~108 (
// Equation(s):
// \ULA|a32~108_combout  = (\MUX_B_extsgn_ALU|m_out[15]~30_combout ) # ((\Controladora|WideOr1~0_combout  & (\REG_A|sr_out [15])) # (!\Controladora|WideOr1~0_combout  & ((\PC|sr_out [15]))))

	.dataa(\REG_A|sr_out [15]),
	.datab(\PC|sr_out [15]),
	.datac(\Controladora|WideOr1~0_combout ),
	.datad(\MUX_B_extsgn_ALU|m_out[15]~30_combout ),
	.cin(gnd),
	.combout(\ULA|a32~108_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|a32~108 .lut_mask = 16'hFFAC;
defparam \ULA|a32~108 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|a32~109 (
// Equation(s):
// \ULA|a32~109_combout  = \MUX_B_extsgn_ALU|m_out[15]~30_combout  $ (((\Controladora|WideOr1~0_combout  & (\REG_A|sr_out [15])) # (!\Controladora|WideOr1~0_combout  & ((\PC|sr_out [15])))))

	.dataa(\REG_A|sr_out [15]),
	.datab(\PC|sr_out [15]),
	.datac(\Controladora|WideOr1~0_combout ),
	.datad(\MUX_B_extsgn_ALU|m_out[15]~30_combout ),
	.cin(gnd),
	.combout(\ULA|a32~109_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|a32~109 .lut_mask = 16'h53AC;
defparam \ULA|a32~109 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|a32~110 (
// Equation(s):
// \ULA|a32~110_combout  = (\MUX_B_extsgn_ALU|m_out[18]~34_combout ) # ((\Controladora|WideOr1~0_combout  & (\REG_A|sr_out [18])) # (!\Controladora|WideOr1~0_combout  & ((\PC|sr_out [18]))))

	.dataa(\REG_A|sr_out [18]),
	.datab(\PC|sr_out [18]),
	.datac(\Controladora|WideOr1~0_combout ),
	.datad(\MUX_B_extsgn_ALU|m_out[18]~34_combout ),
	.cin(gnd),
	.combout(\ULA|a32~110_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|a32~110 .lut_mask = 16'hFFAC;
defparam \ULA|a32~110 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|a32~111 (
// Equation(s):
// \ULA|a32~111_combout  = (\MUX_B_extsgn_ALU|m_out[17]~33_combout ) # ((\Controladora|WideOr1~0_combout  & (\REG_A|sr_out [17])) # (!\Controladora|WideOr1~0_combout  & ((\PC|sr_out [17]))))

	.dataa(\REG_A|sr_out [17]),
	.datab(\PC|sr_out [17]),
	.datac(\Controladora|WideOr1~0_combout ),
	.datad(\MUX_B_extsgn_ALU|m_out[17]~33_combout ),
	.cin(gnd),
	.combout(\ULA|a32~111_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|a32~111 .lut_mask = 16'hFFAC;
defparam \ULA|a32~111 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux14~13 (
// Equation(s):
// \ULA|Mux14~13_combout  = (!\RI|sr_out [8] & (!\RI|sr_out [9] & (\ULA|ShiftLeft0~21_combout  & !\RI|sr_out [7])))

	.dataa(\RI|sr_out [8]),
	.datab(\RI|sr_out [9]),
	.datac(\ULA|ShiftLeft0~21_combout ),
	.datad(\RI|sr_out [7]),
	.cin(gnd),
	.combout(\ULA|Mux14~13_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux14~13 .lut_mask = 16'h0010;
defparam \ULA|Mux14~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux14~14 (
// Equation(s):
// \ULA|Mux14~14_combout  = (\RI|sr_out [10] & (((\ULA|Mux14~13_combout )))) # (!\RI|sr_out [10] & ((\COntroladora_ULA|alu_ctr[0]~27_combout  & ((\ULA|Mux14~13_combout ))) # (!\COntroladora_ULA|alu_ctr[0]~27_combout  & (\ULA|ShiftLeft0~132_combout ))))

	.dataa(\RI|sr_out [10]),
	.datab(\COntroladora_ULA|alu_ctr[0]~27_combout ),
	.datac(\ULA|ShiftLeft0~132_combout ),
	.datad(\ULA|Mux14~13_combout ),
	.cin(gnd),
	.combout(\ULA|Mux14~14_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux14~14 .lut_mask = 16'hFE10;
defparam \ULA|Mux14~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|a32~112 (
// Equation(s):
// \ULA|a32~112_combout  = (\MUX_B_extsgn_ALU|m_out[16]~32_combout ) # ((\Controladora|WideOr1~0_combout  & (\REG_A|sr_out [16])) # (!\Controladora|WideOr1~0_combout  & ((\PC|sr_out [16]))))

	.dataa(\REG_A|sr_out [16]),
	.datab(\PC|sr_out [16]),
	.datac(\Controladora|WideOr1~0_combout ),
	.datad(\MUX_B_extsgn_ALU|m_out[16]~32_combout ),
	.cin(gnd),
	.combout(\ULA|a32~112_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|a32~112 .lut_mask = 16'hFFAC;
defparam \ULA|a32~112 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|a32~113 (
// Equation(s):
// \ULA|a32~113_combout  = (\MUX_B_extsgn_ALU|m_out[23]~39_combout ) # ((\Controladora|WideOr1~0_combout  & (\REG_A|sr_out [23])) # (!\Controladora|WideOr1~0_combout  & ((\PC|sr_out [23]))))

	.dataa(\REG_A|sr_out [23]),
	.datab(\PC|sr_out [23]),
	.datac(\Controladora|WideOr1~0_combout ),
	.datad(\MUX_B_extsgn_ALU|m_out[23]~39_combout ),
	.cin(gnd),
	.combout(\ULA|a32~113_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|a32~113 .lut_mask = 16'hFFAC;
defparam \ULA|a32~113 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux8~11 (
// Equation(s):
// \ULA|Mux8~11_combout  = (\RI|sr_out [10] & (((\ULA|ShiftLeft0~83_combout )))) # (!\RI|sr_out [10] & ((\COntroladora_ULA|alu_ctr[0]~27_combout  & (\ULA|ShiftLeft0~83_combout )) # (!\COntroladora_ULA|alu_ctr[0]~27_combout  & ((\ULA|ShiftLeft0~44_combout 
// )))))

	.dataa(\RI|sr_out [10]),
	.datab(\COntroladora_ULA|alu_ctr[0]~27_combout ),
	.datac(\ULA|ShiftLeft0~83_combout ),
	.datad(\ULA|ShiftLeft0~44_combout ),
	.cin(gnd),
	.combout(\ULA|Mux8~11_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux8~11 .lut_mask = 16'hF1E0;
defparam \ULA|Mux8~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~18 (
// Equation(s):
// \ULA|ShiftLeft0~18_combout  = (\RI|sr_out [7] & (((\RI|sr_out [6])))) # (!\RI|sr_out [7] & ((\RI|sr_out [6] & (\MUX_A_ALU|m_out[4]~4_combout )) # (!\RI|sr_out [6] & ((\MUX_A_ALU|m_out[5]~5_combout )))))

	.dataa(\RI|sr_out [7]),
	.datab(\MUX_A_ALU|m_out[4]~4_combout ),
	.datac(\RI|sr_out [6]),
	.datad(\MUX_A_ALU|m_out[5]~5_combout ),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~18_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~18 .lut_mask = 16'hE5E0;
defparam \ULA|ShiftLeft0~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~19 (
// Equation(s):
// \ULA|ShiftLeft0~19_combout  = (\RI|sr_out [7] & ((\ULA|ShiftLeft0~18_combout  & ((\MUX_A_ALU|m_out[2]~2_combout ))) # (!\ULA|ShiftLeft0~18_combout  & (\MUX_A_ALU|m_out[3]~3_combout )))) # (!\RI|sr_out [7] & (((\ULA|ShiftLeft0~18_combout ))))

	.dataa(\MUX_A_ALU|m_out[3]~3_combout ),
	.datab(\RI|sr_out [7]),
	.datac(\ULA|ShiftLeft0~18_combout ),
	.datad(\MUX_A_ALU|m_out[2]~2_combout ),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~19_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~19 .lut_mask = 16'hF838;
defparam \ULA|ShiftLeft0~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .input_async_reset = "none";
defparam \clk~I .input_power_up = "low";
defparam \clk~I .input_register_mode = "none";
defparam \clk~I .input_sync_reset = "none";
defparam \clk~I .oe_async_reset = "none";
defparam \clk~I .oe_power_up = "low";
defparam \clk~I .oe_register_mode = "none";
defparam \clk~I .oe_sync_reset = "none";
defparam \clk~I .operation_mode = "input";
defparam \clk~I .output_async_reset = "none";
defparam \clk~I .output_power_up = "low";
defparam \clk~I .output_register_mode = "none";
defparam \clk~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \Controladora|pstate.fetch_st~_wirecell (
// Equation(s):
// \Controladora|pstate.fetch_st~_wirecell_combout  = !\Controladora|pstate.fetch_st~regout 

	.dataa(\Controladora|pstate.fetch_st~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Controladora|pstate.fetch_st~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \Controladora|pstate.fetch_st~_wirecell .lut_mask = 16'h5555;
defparam \Controladora|pstate.fetch_st~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_de_4_Entradas|m_out[8]~15 (
// Equation(s):
// \MUX_de_4_Entradas|m_out[8]~15_combout  = (\MUX_de_4_Entradas|m_out[8]~14_combout ) # ((\ULA|Mux23~9_combout  & (!\Controladora|pstate.branch_ex_st~regout  & !\Controladora|pstate.jump_ex_st~regout )))

	.dataa(\MUX_de_4_Entradas|m_out[8]~14_combout ),
	.datab(\ULA|Mux23~9_combout ),
	.datac(\Controladora|pstate.branch_ex_st~regout ),
	.datad(\Controladora|pstate.jump_ex_st~regout ),
	.cin(gnd),
	.combout(\MUX_de_4_Entradas|m_out[8]~15_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_de_4_Entradas|m_out[8]~15 .lut_mask = 16'hAAAE;
defparam \MUX_de_4_Entradas|m_out[8]~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \reset~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\reset~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reset));
// synopsys translate_off
defparam \reset~I .input_async_reset = "none";
defparam \reset~I .input_power_up = "low";
defparam \reset~I .input_register_mode = "none";
defparam \reset~I .input_sync_reset = "none";
defparam \reset~I .oe_async_reset = "none";
defparam \reset~I .oe_power_up = "low";
defparam \reset~I .oe_register_mode = "none";
defparam \reset~I .oe_sync_reset = "none";
defparam \reset~I .operation_mode = "input";
defparam \reset~I .output_async_reset = "none";
defparam \reset~I .output_power_up = "low";
defparam \reset~I .output_register_mode = "none";
defparam \reset~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux24~1 (
// Equation(s):
// \ULA|Mux24~1_combout  = ((\COntroladora_ULA|alu_ctr[2]~24_combout  & (\COntroladora_ULA|alu_ctr[0]~27_combout )) # (!\COntroladora_ULA|alu_ctr[2]~24_combout  & ((!\COntroladora_ULA|alu_ctr[1]~31_combout )))) # (!\COntroladora_ULA|alu_ctr[3]~26_combout )

	.dataa(\COntroladora_ULA|alu_ctr[0]~27_combout ),
	.datab(\COntroladora_ULA|alu_ctr[2]~24_combout ),
	.datac(\COntroladora_ULA|alu_ctr[1]~31_combout ),
	.datad(\COntroladora_ULA|alu_ctr[3]~26_combout ),
	.cin(gnd),
	.combout(\ULA|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux24~1 .lut_mask = 16'h8BFF;
defparam \ULA|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_de_4_Entradas|m_out[9]~17 (
// Equation(s):
// \MUX_de_4_Entradas|m_out[9]~17_combout  = (\MUX_de_4_Entradas|m_out[9]~16_combout ) # ((\ULA|Mux22~9_combout  & (!\Controladora|pstate.branch_ex_st~regout  & !\Controladora|pstate.jump_ex_st~regout )))

	.dataa(\MUX_de_4_Entradas|m_out[9]~16_combout ),
	.datab(\ULA|Mux22~9_combout ),
	.datac(\Controladora|pstate.branch_ex_st~regout ),
	.datad(\Controladora|pstate.jump_ex_st~regout ),
	.cin(gnd),
	.combout(\MUX_de_4_Entradas|m_out[9]~17_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_de_4_Entradas|m_out[9]~17 .lut_mask = 16'hAAAE;
defparam \MUX_de_4_Entradas|m_out[9]~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \PC|sr_out[9] (
	.clk(\clk~combout ),
	.datain(\MUX_de_4_Entradas|m_out[9]~17_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EnablePC~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|sr_out [9]));

cycloneii_lcell_comb \Controladora|Mux5~0 (
// Equation(s):
// \Controladora|Mux5~0_combout  = (\RI|sr_out [29] & ((\RI|sr_out [28] & ((!\RI|sr_out [27]))) # (!\RI|sr_out [28] & (!\RI|sr_out [26]))))

	.dataa(\RI|sr_out [26]),
	.datab(\RI|sr_out [27]),
	.datac(\RI|sr_out [28]),
	.datad(\RI|sr_out [29]),
	.cin(gnd),
	.combout(\Controladora|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controladora|Mux5~0 .lut_mask = 16'h3500;
defparam \Controladora|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Controladora|nstate.imm_st1~2 (
// Equation(s):
// \Controladora|nstate.imm_st1~2_combout  = (\Controladora|pstate.decode_st~regout  & (!\RI|sr_out [30] & (!\RI|sr_out [31] & \Controladora|Mux5~0_combout )))

	.dataa(\Controladora|pstate.decode_st~regout ),
	.datab(\RI|sr_out [30]),
	.datac(\RI|sr_out [31]),
	.datad(\Controladora|Mux5~0_combout ),
	.cin(gnd),
	.combout(\Controladora|nstate.imm_st1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Controladora|nstate.imm_st1~2 .lut_mask = 16'h0200;
defparam \Controladora|nstate.imm_st1~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \Controladora|pstate.imm_st1 (
	.clk(\clk~combout ),
	.datain(\Controladora|nstate.imm_st1~2_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Controladora|pstate.imm_st1~regout ));

cycloneii_lcell_comb \Controladora|WideOr1~0 (
// Equation(s):
// \Controladora|WideOr1~0_combout  = (\Controladora|pstate.c_mem_add_st~regout ) # ((\Controladora|pstate.imm_st1~regout ) # ((\Controladora|pstate.rtype_ex_st~regout ) # (\Controladora|pstate.branch_ex_st~regout )))

	.dataa(\Controladora|pstate.c_mem_add_st~regout ),
	.datab(\Controladora|pstate.imm_st1~regout ),
	.datac(\Controladora|pstate.rtype_ex_st~regout ),
	.datad(\Controladora|pstate.branch_ex_st~regout ),
	.cin(gnd),
	.combout(\Controladora|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controladora|WideOr1~0 .lut_mask = 16'hFFFE;
defparam \Controladora|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_A_ALU|m_out[9]~9 (
// Equation(s):
// \MUX_A_ALU|m_out[9]~9_combout  = (\Controladora|WideOr1~0_combout  & (\REG_A|sr_out [9])) # (!\Controladora|WideOr1~0_combout  & ((\PC|sr_out [9])))

	.dataa(\REG_A|sr_out [9]),
	.datab(\PC|sr_out [9]),
	.datac(vcc),
	.datad(\Controladora|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\MUX_A_ALU|m_out[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_A_ALU|m_out[9]~9 .lut_mask = 16'hAACC;
defparam \MUX_A_ALU|m_out[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux24~6 (
// Equation(s):
// \ULA|Mux24~6_combout  = (\COntroladora_ULA|alu_ctr[2]~24_combout  & (\COntroladora_ULA|alu_ctr[3]~26_combout  & (!\COntroladora_ULA|alu_ctr[0]~27_combout  & !\COntroladora_ULA|alu_ctr[1]~31_combout )))

	.dataa(\COntroladora_ULA|alu_ctr[2]~24_combout ),
	.datab(\COntroladora_ULA|alu_ctr[3]~26_combout ),
	.datac(\COntroladora_ULA|alu_ctr[0]~27_combout ),
	.datad(\COntroladora_ULA|alu_ctr[1]~31_combout ),
	.cin(gnd),
	.combout(\ULA|Mux24~6_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux24~6 .lut_mask = 16'h0008;
defparam \ULA|Mux24~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Controladora|pstate.decode_st~0 (
// Equation(s):
// \Controladora|pstate.decode_st~0_combout  = !\Controladora|pstate.fetch_st~regout 

	.dataa(\Controladora|pstate.fetch_st~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Controladora|pstate.decode_st~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controladora|pstate.decode_st~0 .lut_mask = 16'h5555;
defparam \Controladora|pstate.decode_st~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \Controladora|pstate.decode_st (
	.clk(\clk~combout ),
	.datain(\Controladora|pstate.decode_st~0_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Controladora|pstate.decode_st~regout ));

cycloneii_lcell_comb \Controladora|Selector1~0 (
// Equation(s):
// \Controladora|Selector1~0_combout  = (\RI|sr_out [26] & (\RI|sr_out [27] & !\RI|sr_out [28]))

	.dataa(\RI|sr_out [26]),
	.datab(\RI|sr_out [27]),
	.datac(vcc),
	.datad(\RI|sr_out [28]),
	.cin(gnd),
	.combout(\Controladora|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controladora|Selector1~0 .lut_mask = 16'h0088;
defparam \Controladora|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Controladora|nstate.c_mem_add_st~0 (
// Equation(s):
// \Controladora|nstate.c_mem_add_st~0_combout  = (\RI|sr_out [31] & (\Controladora|pstate.decode_st~regout  & (\Controladora|Selector1~0_combout  & !\RI|sr_out [30])))

	.dataa(\RI|sr_out [31]),
	.datab(\Controladora|pstate.decode_st~regout ),
	.datac(\Controladora|Selector1~0_combout ),
	.datad(\RI|sr_out [30]),
	.cin(gnd),
	.combout(\Controladora|nstate.c_mem_add_st~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controladora|nstate.c_mem_add_st~0 .lut_mask = 16'h0080;
defparam \Controladora|nstate.c_mem_add_st~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \Controladora|pstate.c_mem_add_st (
	.clk(\clk~combout ),
	.datain(\Controladora|nstate.c_mem_add_st~0_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Controladora|pstate.c_mem_add_st~regout ));

cycloneii_lcell_comb \Controladora|WideNor0~0 (
// Equation(s):
// \Controladora|WideNor0~0_combout  = (!\Controladora|pstate.c_mem_add_st~regout  & (!\Controladora|pstate.imm_st1~regout  & !\Controladora|pstate.decode_st~regout ))

	.dataa(vcc),
	.datab(\Controladora|pstate.c_mem_add_st~regout ),
	.datac(\Controladora|pstate.imm_st1~regout ),
	.datad(\Controladora|pstate.decode_st~regout ),
	.cin(gnd),
	.combout(\Controladora|WideNor0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controladora|WideNor0~0 .lut_mask = 16'h0003;
defparam \Controladora|WideNor0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Controladora|nstate.jump_ex_st~0 (
// Equation(s):
// \Controladora|nstate.jump_ex_st~0_combout  = (\RI|sr_out [27] & !\RI|sr_out [28])

	.dataa(\RI|sr_out [27]),
	.datab(vcc),
	.datac(vcc),
	.datad(\RI|sr_out [28]),
	.cin(gnd),
	.combout(\Controladora|nstate.jump_ex_st~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controladora|nstate.jump_ex_st~0 .lut_mask = 16'h00AA;
defparam \Controladora|nstate.jump_ex_st~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Controladora|Mux6~0 (
// Equation(s):
// \Controladora|Mux6~0_combout  = (\RI|sr_out [26] & (\RI|sr_out [31] & (\Controladora|nstate.jump_ex_st~0_combout  & !\RI|sr_out [30])))

	.dataa(\RI|sr_out [26]),
	.datab(\RI|sr_out [31]),
	.datac(\Controladora|nstate.jump_ex_st~0_combout ),
	.datad(\RI|sr_out [30]),
	.cin(gnd),
	.combout(\Controladora|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controladora|Mux6~0 .lut_mask = 16'h0080;
defparam \Controladora|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Controladora|nstate.readmem_st~0 (
// Equation(s):
// \Controladora|nstate.readmem_st~0_combout  = (\Controladora|pstate.c_mem_add_st~regout  & (\Controladora|Mux6~0_combout  & !\RI|sr_out [29]))

	.dataa(\Controladora|pstate.c_mem_add_st~regout ),
	.datab(\Controladora|Mux6~0_combout ),
	.datac(vcc),
	.datad(\RI|sr_out [29]),
	.cin(gnd),
	.combout(\Controladora|nstate.readmem_st~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controladora|nstate.readmem_st~0 .lut_mask = 16'h0088;
defparam \Controladora|nstate.readmem_st~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \Controladora|pstate.readmem_st (
	.clk(\clk~combout ),
	.datain(\Controladora|nstate.readmem_st~0_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Controladora|pstate.readmem_st~regout ));

cycloneii_lcell_ff \Controladora|pstate.ldreg_st (
	.clk(\clk~combout ),
	.datain(\Controladora|pstate.readmem_st~regout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Controladora|pstate.ldreg_st~regout ));

cycloneii_lcell_comb \MUX2_RI_BR|m_out[7]~7 (
// Equation(s):
// \MUX2_RI_BR|m_out[7]~7_combout  = (\Controladora|pstate.ldreg_st~regout  & (\REG_DATA_MEM|sr_out [7])) # (!\Controladora|pstate.ldreg_st~regout  & ((\SaidaAlu|sr_out [7])))

	.dataa(\REG_DATA_MEM|sr_out [7]),
	.datab(\SaidaAlu|sr_out [7]),
	.datac(vcc),
	.datad(\Controladora|pstate.ldreg_st~regout ),
	.cin(gnd),
	.combout(\MUX2_RI_BR|m_out[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \MUX2_RI_BR|m_out[7]~7 .lut_mask = 16'hAACC;
defparam \MUX2_RI_BR|m_out[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_de_4_Entradas|m_out[16]~31 (
// Equation(s):
// \MUX_de_4_Entradas|m_out[16]~31_combout  = (\MUX_de_4_Entradas|m_out[16]~30_combout ) # ((\SaidaAlu|sr_out [16] & (\Controladora|pstate.branch_ex_st~regout  & !\Controladora|pstate.jump_ex_st~regout )))

	.dataa(\MUX_de_4_Entradas|m_out[16]~30_combout ),
	.datab(\SaidaAlu|sr_out [16]),
	.datac(\Controladora|pstate.branch_ex_st~regout ),
	.datad(\Controladora|pstate.jump_ex_st~regout ),
	.cin(gnd),
	.combout(\MUX_de_4_Entradas|m_out[16]~31_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_de_4_Entradas|m_out[16]~31 .lut_mask = 16'hAAEA;
defparam \MUX_de_4_Entradas|m_out[16]~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \PC|sr_out[16] (
	.clk(\clk~combout ),
	.datain(\MUX_de_4_Entradas|m_out[16]~31_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EnablePC~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|sr_out [16]));

cycloneii_lcell_comb \MUX_A_ALU|m_out[16]~16 (
// Equation(s):
// \MUX_A_ALU|m_out[16]~16_combout  = (\Controladora|WideOr1~0_combout  & (\REG_A|sr_out [16])) # (!\Controladora|WideOr1~0_combout  & ((\PC|sr_out [16])))

	.dataa(\REG_A|sr_out [16]),
	.datab(\PC|sr_out [16]),
	.datac(vcc),
	.datad(\Controladora|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\MUX_A_ALU|m_out[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_A_ALU|m_out[16]~16 .lut_mask = 16'hAACC;
defparam \MUX_A_ALU|m_out[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|tmp[9]~18 (
// Equation(s):
// \ULA|tmp[9]~18_combout  = (\MUX_B_extsgn_ALU|m_out[9]~18_combout  & ((\MUX_A_ALU|m_out[9]~9_combout  & (!\ULA|tmp[8]~17 )) # (!\MUX_A_ALU|m_out[9]~9_combout  & ((\ULA|tmp[8]~17 ) # (GND))))) # (!\MUX_B_extsgn_ALU|m_out[9]~18_combout  & 
// ((\MUX_A_ALU|m_out[9]~9_combout  & (\ULA|tmp[8]~17  & VCC)) # (!\MUX_A_ALU|m_out[9]~9_combout  & (!\ULA|tmp[8]~17 ))))
// \ULA|tmp[9]~19  = CARRY((\MUX_B_extsgn_ALU|m_out[9]~18_combout  & ((!\ULA|tmp[8]~17 ) # (!\MUX_A_ALU|m_out[9]~9_combout ))) # (!\MUX_B_extsgn_ALU|m_out[9]~18_combout  & (!\MUX_A_ALU|m_out[9]~9_combout  & !\ULA|tmp[8]~17 )))

	.dataa(\MUX_B_extsgn_ALU|m_out[9]~18_combout ),
	.datab(\MUX_A_ALU|m_out[9]~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ULA|tmp[8]~17 ),
	.combout(\ULA|tmp[9]~18_combout ),
	.cout(\ULA|tmp[9]~19 ));
// synopsys translate_off
defparam \ULA|tmp[9]~18 .lut_mask = 16'h692B;
defparam \ULA|tmp[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ULA|tmp[10]~20 (
// Equation(s):
// \ULA|tmp[10]~20_combout  = ((\MUX_B_extsgn_ALU|m_out[10]~20_combout  $ (\MUX_A_ALU|m_out[10]~10_combout  $ (\ULA|tmp[9]~19 )))) # (GND)
// \ULA|tmp[10]~21  = CARRY((\MUX_B_extsgn_ALU|m_out[10]~20_combout  & (\MUX_A_ALU|m_out[10]~10_combout  & !\ULA|tmp[9]~19 )) # (!\MUX_B_extsgn_ALU|m_out[10]~20_combout  & ((\MUX_A_ALU|m_out[10]~10_combout ) # (!\ULA|tmp[9]~19 ))))

	.dataa(\MUX_B_extsgn_ALU|m_out[10]~20_combout ),
	.datab(\MUX_A_ALU|m_out[10]~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ULA|tmp[9]~19 ),
	.combout(\ULA|tmp[10]~20_combout ),
	.cout(\ULA|tmp[10]~21 ));
// synopsys translate_off
defparam \ULA|tmp[10]~20 .lut_mask = 16'h964D;
defparam \ULA|tmp[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux21~2 (
// Equation(s):
// \ULA|Mux21~2_combout  = (\COntroladora_ULA|alu_ctr[1]~31_combout  & \ULA|tmp[10]~20_combout )

	.dataa(\COntroladora_ULA|alu_ctr[1]~31_combout ),
	.datab(\ULA|tmp[10]~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ULA|Mux21~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux21~2 .lut_mask = 16'h8888;
defparam \ULA|Mux21~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux13~3 (
// Equation(s):
// \ULA|Mux13~3_combout  = (\COntroladora_ULA|alu_ctr[2]~24_combout  & ((!\COntroladora_ULA|alu_ctr[1]~31_combout ) # (!\COntroladora_ULA|alu_ctr[3]~26_combout )))

	.dataa(\COntroladora_ULA|alu_ctr[2]~24_combout ),
	.datab(vcc),
	.datac(\COntroladora_ULA|alu_ctr[3]~26_combout ),
	.datad(\COntroladora_ULA|alu_ctr[1]~31_combout ),
	.cin(gnd),
	.combout(\ULA|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux13~3 .lut_mask = 16'h0AAA;
defparam \ULA|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \SaidaAlu|sr_out[10] (
	.clk(\clk~combout ),
	.datain(\ULA|Mux21~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SaidaAlu|sr_out [10]));

cycloneii_lcell_comb \MUX2_RI_BR|m_out[10]~10 (
// Equation(s):
// \MUX2_RI_BR|m_out[10]~10_combout  = (\Controladora|pstate.ldreg_st~regout  & (\REG_DATA_MEM|sr_out [10])) # (!\Controladora|pstate.ldreg_st~regout  & ((\SaidaAlu|sr_out [10])))

	.dataa(\REG_DATA_MEM|sr_out [10]),
	.datab(\SaidaAlu|sr_out [10]),
	.datac(vcc),
	.datad(\Controladora|pstate.ldreg_st~regout ),
	.cin(gnd),
	.combout(\MUX2_RI_BR|m_out[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \MUX2_RI_BR|m_out[10]~10 .lut_mask = 16'hAACC;
defparam \MUX2_RI_BR|m_out[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_de_4_Entradas|m_out[17]~33 (
// Equation(s):
// \MUX_de_4_Entradas|m_out[17]~33_combout  = (\MUX_de_4_Entradas|m_out[17]~32_combout ) # ((\SaidaAlu|sr_out [17] & (\Controladora|pstate.branch_ex_st~regout  & !\Controladora|pstate.jump_ex_st~regout )))

	.dataa(\MUX_de_4_Entradas|m_out[17]~32_combout ),
	.datab(\SaidaAlu|sr_out [17]),
	.datac(\Controladora|pstate.branch_ex_st~regout ),
	.datad(\Controladora|pstate.jump_ex_st~regout ),
	.cin(gnd),
	.combout(\MUX_de_4_Entradas|m_out[17]~33_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_de_4_Entradas|m_out[17]~33 .lut_mask = 16'hAAEA;
defparam \MUX_de_4_Entradas|m_out[17]~33 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \PC|sr_out[17] (
	.clk(\clk~combout ),
	.datain(\MUX_de_4_Entradas|m_out[17]~33_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EnablePC~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|sr_out [17]));

cycloneii_lcell_comb \MUX_A_ALU|m_out[17]~17 (
// Equation(s):
// \MUX_A_ALU|m_out[17]~17_combout  = (\Controladora|WideOr1~0_combout  & (\REG_A|sr_out [17])) # (!\Controladora|WideOr1~0_combout  & ((\PC|sr_out [17])))

	.dataa(\REG_A|sr_out [17]),
	.datab(\PC|sr_out [17]),
	.datac(vcc),
	.datad(\Controladora|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\MUX_A_ALU|m_out[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_A_ALU|m_out[17]~17 .lut_mask = 16'hAACC;
defparam \MUX_A_ALU|m_out[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|tmp[16]~32 (
// Equation(s):
// \ULA|tmp[16]~32_combout  = ((\MUX_B_extsgn_ALU|m_out[16]~32_combout  $ (\MUX_A_ALU|m_out[16]~16_combout  $ (\ULA|tmp[15]~31 )))) # (GND)
// \ULA|tmp[16]~33  = CARRY((\MUX_B_extsgn_ALU|m_out[16]~32_combout  & (\MUX_A_ALU|m_out[16]~16_combout  & !\ULA|tmp[15]~31 )) # (!\MUX_B_extsgn_ALU|m_out[16]~32_combout  & ((\MUX_A_ALU|m_out[16]~16_combout ) # (!\ULA|tmp[15]~31 ))))

	.dataa(\MUX_B_extsgn_ALU|m_out[16]~32_combout ),
	.datab(\MUX_A_ALU|m_out[16]~16_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ULA|tmp[15]~31 ),
	.combout(\ULA|tmp[16]~32_combout ),
	.cout(\ULA|tmp[16]~33 ));
// synopsys translate_off
defparam \ULA|tmp[16]~32 .lut_mask = 16'h964D;
defparam \ULA|tmp[16]~32 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ULA|tmp[17]~34 (
// Equation(s):
// \ULA|tmp[17]~34_combout  = (\MUX_B_extsgn_ALU|m_out[17]~33_combout  & ((\MUX_A_ALU|m_out[17]~17_combout  & (!\ULA|tmp[16]~33 )) # (!\MUX_A_ALU|m_out[17]~17_combout  & ((\ULA|tmp[16]~33 ) # (GND))))) # (!\MUX_B_extsgn_ALU|m_out[17]~33_combout  & 
// ((\MUX_A_ALU|m_out[17]~17_combout  & (\ULA|tmp[16]~33  & VCC)) # (!\MUX_A_ALU|m_out[17]~17_combout  & (!\ULA|tmp[16]~33 ))))
// \ULA|tmp[17]~35  = CARRY((\MUX_B_extsgn_ALU|m_out[17]~33_combout  & ((!\ULA|tmp[16]~33 ) # (!\MUX_A_ALU|m_out[17]~17_combout ))) # (!\MUX_B_extsgn_ALU|m_out[17]~33_combout  & (!\MUX_A_ALU|m_out[17]~17_combout  & !\ULA|tmp[16]~33 )))

	.dataa(\MUX_B_extsgn_ALU|m_out[17]~33_combout ),
	.datab(\MUX_A_ALU|m_out[17]~17_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ULA|tmp[16]~33 ),
	.combout(\ULA|tmp[17]~34_combout ),
	.cout(\ULA|tmp[17]~35 ));
// synopsys translate_off
defparam \ULA|tmp[17]~34 .lut_mask = 16'h692B;
defparam \ULA|tmp[17]~34 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux14~6 (
// Equation(s):
// \ULA|Mux14~6_combout  = (\COntroladora_ULA|alu_ctr[1]~31_combout  & \ULA|tmp[17]~34_combout )

	.dataa(\COntroladora_ULA|alu_ctr[1]~31_combout ),
	.datab(\ULA|tmp[17]~34_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ULA|Mux14~6_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux14~6 .lut_mask = 16'h8888;
defparam \ULA|Mux14~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX2_RI_BR|m_out[6]~6 (
// Equation(s):
// \MUX2_RI_BR|m_out[6]~6_combout  = (\Controladora|pstate.ldreg_st~regout  & (\REG_DATA_MEM|sr_out [6])) # (!\Controladora|pstate.ldreg_st~regout  & ((\SaidaAlu|sr_out [6])))

	.dataa(\REG_DATA_MEM|sr_out [6]),
	.datab(\SaidaAlu|sr_out [6]),
	.datac(vcc),
	.datad(\Controladora|pstate.ldreg_st~regout ),
	.cin(gnd),
	.combout(\MUX2_RI_BR|m_out[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \MUX2_RI_BR|m_out[6]~6 .lut_mask = 16'hAACC;
defparam \MUX2_RI_BR|m_out[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_de_4_Entradas|m_out[18]~35 (
// Equation(s):
// \MUX_de_4_Entradas|m_out[18]~35_combout  = (\Controladora|pstate.branch_ex_st~regout  & (((\SaidaAlu|sr_out [18] & !\Controladora|pstate.jump_ex_st~regout )))) # (!\Controladora|pstate.branch_ex_st~regout  & (\MUX_de_4_Entradas|m_out[18]~34_combout ))

	.dataa(\MUX_de_4_Entradas|m_out[18]~34_combout ),
	.datab(\SaidaAlu|sr_out [18]),
	.datac(\Controladora|pstate.branch_ex_st~regout ),
	.datad(\Controladora|pstate.jump_ex_st~regout ),
	.cin(gnd),
	.combout(\MUX_de_4_Entradas|m_out[18]~35_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_de_4_Entradas|m_out[18]~35 .lut_mask = 16'h0ACA;
defparam \MUX_de_4_Entradas|m_out[18]~35 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \PC|sr_out[18] (
	.clk(\clk~combout ),
	.datain(\MUX_de_4_Entradas|m_out[18]~35_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EnablePC~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|sr_out [18]));

cycloneii_lcell_comb \MUX_A_ALU|m_out[18]~18 (
// Equation(s):
// \MUX_A_ALU|m_out[18]~18_combout  = (\Controladora|WideOr1~0_combout  & (\REG_A|sr_out [18])) # (!\Controladora|WideOr1~0_combout  & ((\PC|sr_out [18])))

	.dataa(\REG_A|sr_out [18]),
	.datab(\PC|sr_out [18]),
	.datac(vcc),
	.datad(\Controladora|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\MUX_A_ALU|m_out[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_A_ALU|m_out[18]~18 .lut_mask = 16'hAACC;
defparam \MUX_A_ALU|m_out[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|tmp[18]~36 (
// Equation(s):
// \ULA|tmp[18]~36_combout  = ((\MUX_B_extsgn_ALU|m_out[18]~34_combout  $ (\MUX_A_ALU|m_out[18]~18_combout  $ (\ULA|tmp[17]~35 )))) # (GND)
// \ULA|tmp[18]~37  = CARRY((\MUX_B_extsgn_ALU|m_out[18]~34_combout  & (\MUX_A_ALU|m_out[18]~18_combout  & !\ULA|tmp[17]~35 )) # (!\MUX_B_extsgn_ALU|m_out[18]~34_combout  & ((\MUX_A_ALU|m_out[18]~18_combout ) # (!\ULA|tmp[17]~35 ))))

	.dataa(\MUX_B_extsgn_ALU|m_out[18]~34_combout ),
	.datab(\MUX_A_ALU|m_out[18]~18_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ULA|tmp[17]~35 ),
	.combout(\ULA|tmp[18]~36_combout ),
	.cout(\ULA|tmp[18]~37 ));
// synopsys translate_off
defparam \ULA|tmp[18]~36 .lut_mask = 16'h964D;
defparam \ULA|tmp[18]~36 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux13~5 (
// Equation(s):
// \ULA|Mux13~5_combout  = (\COntroladora_ULA|alu_ctr[1]~31_combout  & \ULA|tmp[18]~36_combout )

	.dataa(\COntroladora_ULA|alu_ctr[1]~31_combout ),
	.datab(\ULA|tmp[18]~36_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ULA|Mux13~5_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux13~5 .lut_mask = 16'h8888;
defparam \ULA|Mux13~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Add1~34 (
// Equation(s):
// \ULA|Add1~34_combout  = (\MUX_B_extsgn_ALU|m_out[17]~33_combout  & ((\MUX_A_ALU|m_out[17]~17_combout  & (\ULA|Add1~33  & VCC)) # (!\MUX_A_ALU|m_out[17]~17_combout  & (!\ULA|Add1~33 )))) # (!\MUX_B_extsgn_ALU|m_out[17]~33_combout  & 
// ((\MUX_A_ALU|m_out[17]~17_combout  & (!\ULA|Add1~33 )) # (!\MUX_A_ALU|m_out[17]~17_combout  & ((\ULA|Add1~33 ) # (GND)))))
// \ULA|Add1~35  = CARRY((\MUX_B_extsgn_ALU|m_out[17]~33_combout  & (!\MUX_A_ALU|m_out[17]~17_combout  & !\ULA|Add1~33 )) # (!\MUX_B_extsgn_ALU|m_out[17]~33_combout  & ((!\ULA|Add1~33 ) # (!\MUX_A_ALU|m_out[17]~17_combout ))))

	.dataa(\MUX_B_extsgn_ALU|m_out[17]~33_combout ),
	.datab(\MUX_A_ALU|m_out[17]~17_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ULA|Add1~33 ),
	.combout(\ULA|Add1~34_combout ),
	.cout(\ULA|Add1~35 ));
// synopsys translate_off
defparam \ULA|Add1~34 .lut_mask = 16'h9617;
defparam \ULA|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Add1~36 (
// Equation(s):
// \ULA|Add1~36_combout  = ((\MUX_B_extsgn_ALU|m_out[18]~34_combout  $ (\MUX_A_ALU|m_out[18]~18_combout  $ (!\ULA|Add1~35 )))) # (GND)
// \ULA|Add1~37  = CARRY((\MUX_B_extsgn_ALU|m_out[18]~34_combout  & ((\MUX_A_ALU|m_out[18]~18_combout ) # (!\ULA|Add1~35 ))) # (!\MUX_B_extsgn_ALU|m_out[18]~34_combout  & (\MUX_A_ALU|m_out[18]~18_combout  & !\ULA|Add1~35 )))

	.dataa(\MUX_B_extsgn_ALU|m_out[18]~34_combout ),
	.datab(\MUX_A_ALU|m_out[18]~18_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ULA|Add1~35 ),
	.combout(\ULA|Add1~36_combout ),
	.cout(\ULA|Add1~37 ));
// synopsys translate_off
defparam \ULA|Add1~36 .lut_mask = 16'h698E;
defparam \ULA|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux13~2 (
// Equation(s):
// \ULA|Mux13~2_combout  = (\COntroladora_ULA|alu_ctr[1]~31_combout  & ((!\COntroladora_ULA|alu_ctr[0]~27_combout ) # (!\RI|sr_out [10])))

	.dataa(\COntroladora_ULA|alu_ctr[1]~31_combout ),
	.datab(vcc),
	.datac(\RI|sr_out [10]),
	.datad(\COntroladora_ULA|alu_ctr[0]~27_combout ),
	.cin(gnd),
	.combout(\ULA|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux13~2 .lut_mask = 16'h0AAA;
defparam \ULA|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux13~9 (
// Equation(s):
// \ULA|Mux13~9_combout  = (\COntroladora_ULA|alu_ctr[0]~27_combout  & (!\COntroladora_ULA|alu_ctr[1]~31_combout  & ((\MUX_B_extsgn_ALU|m_out[18]~34_combout ) # (\MUX_A_ALU|m_out[18]~18_combout )))) # (!\COntroladora_ULA|alu_ctr[0]~27_combout  & 
// ((\COntroladora_ULA|alu_ctr[1]~31_combout ) # ((\MUX_B_extsgn_ALU|m_out[18]~34_combout  & \MUX_A_ALU|m_out[18]~18_combout ))))

	.dataa(\MUX_B_extsgn_ALU|m_out[18]~34_combout ),
	.datab(\MUX_A_ALU|m_out[18]~18_combout ),
	.datac(\COntroladora_ULA|alu_ctr[0]~27_combout ),
	.datad(\COntroladora_ULA|alu_ctr[1]~31_combout ),
	.cin(gnd),
	.combout(\ULA|Mux13~9_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux13~9 .lut_mask = 16'h0FE8;
defparam \ULA|Mux13~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux13~10 (
// Equation(s):
// \ULA|Mux13~10_combout  = (\ULA|Mux13~2_combout  & ((\ULA|Mux13~9_combout  & ((\ULA|Add1~36_combout ))) # (!\ULA|Mux13~9_combout  & (\ULA|ShiftRight0~98_combout )))) # (!\ULA|Mux13~2_combout  & (((\ULA|Mux13~9_combout ))))

	.dataa(\ULA|ShiftRight0~98_combout ),
	.datab(\ULA|Add1~36_combout ),
	.datac(\ULA|Mux13~2_combout ),
	.datad(\ULA|Mux13~9_combout ),
	.cin(gnd),
	.combout(\ULA|Mux13~10_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux13~10 .lut_mask = 16'hCFA0;
defparam \ULA|Mux13~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux13~11 (
// Equation(s):
// \ULA|Mux13~11_combout  = (\COntroladora_ULA|alu_ctr[2]~24_combout  & (((!\COntroladora_ULA|alu_ctr[3]~26_combout )))) # (!\COntroladora_ULA|alu_ctr[2]~24_combout  & ((\COntroladora_ULA|alu_ctr[3]~26_combout  & (\ULA|Mux13~8_combout )) # 
// (!\COntroladora_ULA|alu_ctr[3]~26_combout  & ((\ULA|Mux13~10_combout )))))

	.dataa(\ULA|Mux13~8_combout ),
	.datab(\ULA|Mux13~10_combout ),
	.datac(\COntroladora_ULA|alu_ctr[2]~24_combout ),
	.datad(\COntroladora_ULA|alu_ctr[3]~26_combout ),
	.cin(gnd),
	.combout(\ULA|Mux13~11_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux13~11 .lut_mask = 16'h0AFC;
defparam \ULA|Mux13~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux13~12 (
// Equation(s):
// \ULA|Mux13~12_combout  = (\ULA|Mux13~3_combout  & ((\ULA|Mux13~11_combout  & ((\ULA|Mux13~5_combout ))) # (!\ULA|Mux13~11_combout  & (!\ULA|a32~110_combout )))) # (!\ULA|Mux13~3_combout  & (((\ULA|Mux13~11_combout ))))

	.dataa(\ULA|a32~110_combout ),
	.datab(\ULA|Mux13~5_combout ),
	.datac(\ULA|Mux13~3_combout ),
	.datad(\ULA|Mux13~11_combout ),
	.cin(gnd),
	.combout(\ULA|Mux13~12_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux13~12 .lut_mask = 16'hCF50;
defparam \ULA|Mux13~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux13~13 (
// Equation(s):
// \ULA|Mux13~13_combout  = (\ULA|Mux13~12_combout  & ((!\COntroladora_ULA|alu_ctr[0]~27_combout ) # (!\COntroladora_ULA|alu_ctr[2]~24_combout )))

	.dataa(\COntroladora_ULA|alu_ctr[2]~24_combout ),
	.datab(\COntroladora_ULA|alu_ctr[0]~27_combout ),
	.datac(\ULA|Mux13~12_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ULA|Mux13~13_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux13~13 .lut_mask = 16'h7070;
defparam \ULA|Mux13~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \SaidaAlu|sr_out[18] (
	.clk(\clk~combout ),
	.datain(\ULA|Mux13~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SaidaAlu|sr_out [18]));

cycloneii_lcell_comb \MUX2_RI_BR|m_out[18]~18 (
// Equation(s):
// \MUX2_RI_BR|m_out[18]~18_combout  = (\Controladora|pstate.ldreg_st~regout  & (\REG_DATA_MEM|sr_out [18])) # (!\Controladora|pstate.ldreg_st~regout  & ((\SaidaAlu|sr_out [18])))

	.dataa(\REG_DATA_MEM|sr_out [18]),
	.datab(\SaidaAlu|sr_out [18]),
	.datac(vcc),
	.datad(\Controladora|pstate.ldreg_st~regout ),
	.cin(gnd),
	.combout(\MUX2_RI_BR|m_out[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \MUX2_RI_BR|m_out[18]~18 .lut_mask = 16'hAACC;
defparam \MUX2_RI_BR|m_out[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_de_4_Entradas|m_out[19]~37 (
// Equation(s):
// \MUX_de_4_Entradas|m_out[19]~37_combout  = (\MUX_de_4_Entradas|m_out[19]~36_combout ) # ((\SaidaAlu|sr_out [19] & (\Controladora|pstate.branch_ex_st~regout  & !\Controladora|pstate.jump_ex_st~regout )))

	.dataa(\MUX_de_4_Entradas|m_out[19]~36_combout ),
	.datab(\SaidaAlu|sr_out [19]),
	.datac(\Controladora|pstate.branch_ex_st~regout ),
	.datad(\Controladora|pstate.jump_ex_st~regout ),
	.cin(gnd),
	.combout(\MUX_de_4_Entradas|m_out[19]~37_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_de_4_Entradas|m_out[19]~37 .lut_mask = 16'hAAEA;
defparam \MUX_de_4_Entradas|m_out[19]~37 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \PC|sr_out[19] (
	.clk(\clk~combout ),
	.datain(\MUX_de_4_Entradas|m_out[19]~37_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EnablePC~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|sr_out [19]));

cycloneii_lcell_comb \MUX_A_ALU|m_out[19]~19 (
// Equation(s):
// \MUX_A_ALU|m_out[19]~19_combout  = (\Controladora|WideOr1~0_combout  & (\REG_A|sr_out [19])) # (!\Controladora|WideOr1~0_combout  & ((\PC|sr_out [19])))

	.dataa(\REG_A|sr_out [19]),
	.datab(\PC|sr_out [19]),
	.datac(vcc),
	.datad(\Controladora|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\MUX_A_ALU|m_out[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_A_ALU|m_out[19]~19 .lut_mask = 16'hAACC;
defparam \MUX_A_ALU|m_out[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|tmp[19]~38 (
// Equation(s):
// \ULA|tmp[19]~38_combout  = (\MUX_B_extsgn_ALU|m_out[19]~35_combout  & ((\MUX_A_ALU|m_out[19]~19_combout  & (!\ULA|tmp[18]~37 )) # (!\MUX_A_ALU|m_out[19]~19_combout  & ((\ULA|tmp[18]~37 ) # (GND))))) # (!\MUX_B_extsgn_ALU|m_out[19]~35_combout  & 
// ((\MUX_A_ALU|m_out[19]~19_combout  & (\ULA|tmp[18]~37  & VCC)) # (!\MUX_A_ALU|m_out[19]~19_combout  & (!\ULA|tmp[18]~37 ))))
// \ULA|tmp[19]~39  = CARRY((\MUX_B_extsgn_ALU|m_out[19]~35_combout  & ((!\ULA|tmp[18]~37 ) # (!\MUX_A_ALU|m_out[19]~19_combout ))) # (!\MUX_B_extsgn_ALU|m_out[19]~35_combout  & (!\MUX_A_ALU|m_out[19]~19_combout  & !\ULA|tmp[18]~37 )))

	.dataa(\MUX_B_extsgn_ALU|m_out[19]~35_combout ),
	.datab(\MUX_A_ALU|m_out[19]~19_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ULA|tmp[18]~37 ),
	.combout(\ULA|tmp[19]~38_combout ),
	.cout(\ULA|tmp[19]~39 ));
// synopsys translate_off
defparam \ULA|tmp[19]~38 .lut_mask = 16'h692B;
defparam \ULA|tmp[19]~38 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux12~4 (
// Equation(s):
// \ULA|Mux12~4_combout  = (\COntroladora_ULA|alu_ctr[1]~31_combout  & \ULA|tmp[19]~38_combout )

	.dataa(\COntroladora_ULA|alu_ctr[1]~31_combout ),
	.datab(\ULA|tmp[19]~38_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ULA|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux12~4 .lut_mask = 16'h8888;
defparam \ULA|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Add1~38 (
// Equation(s):
// \ULA|Add1~38_combout  = (\MUX_B_extsgn_ALU|m_out[19]~35_combout  & ((\MUX_A_ALU|m_out[19]~19_combout  & (\ULA|Add1~37  & VCC)) # (!\MUX_A_ALU|m_out[19]~19_combout  & (!\ULA|Add1~37 )))) # (!\MUX_B_extsgn_ALU|m_out[19]~35_combout  & 
// ((\MUX_A_ALU|m_out[19]~19_combout  & (!\ULA|Add1~37 )) # (!\MUX_A_ALU|m_out[19]~19_combout  & ((\ULA|Add1~37 ) # (GND)))))
// \ULA|Add1~39  = CARRY((\MUX_B_extsgn_ALU|m_out[19]~35_combout  & (!\MUX_A_ALU|m_out[19]~19_combout  & !\ULA|Add1~37 )) # (!\MUX_B_extsgn_ALU|m_out[19]~35_combout  & ((!\ULA|Add1~37 ) # (!\MUX_A_ALU|m_out[19]~19_combout ))))

	.dataa(\MUX_B_extsgn_ALU|m_out[19]~35_combout ),
	.datab(\MUX_A_ALU|m_out[19]~19_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ULA|Add1~37 ),
	.combout(\ULA|Add1~38_combout ),
	.cout(\ULA|Add1~39 ));
// synopsys translate_off
defparam \ULA|Add1~38 .lut_mask = 16'h9617;
defparam \ULA|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux12~7 (
// Equation(s):
// \ULA|Mux12~7_combout  = (\COntroladora_ULA|alu_ctr[0]~27_combout  & (!\COntroladora_ULA|alu_ctr[1]~31_combout  & ((\MUX_B_extsgn_ALU|m_out[19]~35_combout ) # (\MUX_A_ALU|m_out[19]~19_combout )))) # (!\COntroladora_ULA|alu_ctr[0]~27_combout  & 
// ((\COntroladora_ULA|alu_ctr[1]~31_combout ) # ((\MUX_B_extsgn_ALU|m_out[19]~35_combout  & \MUX_A_ALU|m_out[19]~19_combout ))))

	.dataa(\MUX_B_extsgn_ALU|m_out[19]~35_combout ),
	.datab(\MUX_A_ALU|m_out[19]~19_combout ),
	.datac(\COntroladora_ULA|alu_ctr[0]~27_combout ),
	.datad(\COntroladora_ULA|alu_ctr[1]~31_combout ),
	.cin(gnd),
	.combout(\ULA|Mux12~7_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux12~7 .lut_mask = 16'h0FE8;
defparam \ULA|Mux12~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux12~8 (
// Equation(s):
// \ULA|Mux12~8_combout  = (\ULA|Mux13~2_combout  & ((\ULA|Mux12~7_combout  & ((\ULA|Add1~38_combout ))) # (!\ULA|Mux12~7_combout  & (\ULA|ShiftRight0~105_combout )))) # (!\ULA|Mux13~2_combout  & (((\ULA|Mux12~7_combout ))))

	.dataa(\ULA|ShiftRight0~105_combout ),
	.datab(\ULA|Add1~38_combout ),
	.datac(\ULA|Mux13~2_combout ),
	.datad(\ULA|Mux12~7_combout ),
	.cin(gnd),
	.combout(\ULA|Mux12~8_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux12~8 .lut_mask = 16'hCFA0;
defparam \ULA|Mux12~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux12~9 (
// Equation(s):
// \ULA|Mux12~9_combout  = (\COntroladora_ULA|alu_ctr[2]~24_combout  & (((!\COntroladora_ULA|alu_ctr[3]~26_combout )))) # (!\COntroladora_ULA|alu_ctr[2]~24_combout  & ((\COntroladora_ULA|alu_ctr[3]~26_combout  & (\ULA|Mux12~6_combout )) # 
// (!\COntroladora_ULA|alu_ctr[3]~26_combout  & ((\ULA|Mux12~8_combout )))))

	.dataa(\ULA|Mux12~6_combout ),
	.datab(\ULA|Mux12~8_combout ),
	.datac(\COntroladora_ULA|alu_ctr[2]~24_combout ),
	.datad(\COntroladora_ULA|alu_ctr[3]~26_combout ),
	.cin(gnd),
	.combout(\ULA|Mux12~9_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux12~9 .lut_mask = 16'h0AFC;
defparam \ULA|Mux12~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux12~10 (
// Equation(s):
// \ULA|Mux12~10_combout  = (\ULA|Mux13~3_combout  & ((\ULA|Mux12~9_combout  & ((\ULA|Mux12~4_combout ))) # (!\ULA|Mux12~9_combout  & (!\ULA|a32~88_combout )))) # (!\ULA|Mux13~3_combout  & (((\ULA|Mux12~9_combout ))))

	.dataa(\ULA|a32~88_combout ),
	.datab(\ULA|Mux12~4_combout ),
	.datac(\ULA|Mux13~3_combout ),
	.datad(\ULA|Mux12~9_combout ),
	.cin(gnd),
	.combout(\ULA|Mux12~10_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux12~10 .lut_mask = 16'hCF50;
defparam \ULA|Mux12~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux12~12 (
// Equation(s):
// \ULA|Mux12~12_combout  = (\ULA|Mux12~10_combout  & ((!\COntroladora_ULA|alu_ctr[0]~27_combout ) # (!\COntroladora_ULA|alu_ctr[2]~24_combout )))

	.dataa(\COntroladora_ULA|alu_ctr[2]~24_combout ),
	.datab(\COntroladora_ULA|alu_ctr[0]~27_combout ),
	.datac(\ULA|Mux12~10_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ULA|Mux12~12_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux12~12 .lut_mask = 16'h7070;
defparam \ULA|Mux12~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \SaidaAlu|sr_out[19] (
	.clk(\clk~combout ),
	.datain(\ULA|Mux12~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SaidaAlu|sr_out [19]));

cycloneii_lcell_comb \MUX2_RI_BR|m_out[19]~19 (
// Equation(s):
// \MUX2_RI_BR|m_out[19]~19_combout  = (\Controladora|pstate.ldreg_st~regout  & (\REG_DATA_MEM|sr_out [19])) # (!\Controladora|pstate.ldreg_st~regout  & ((\SaidaAlu|sr_out [19])))

	.dataa(\REG_DATA_MEM|sr_out [19]),
	.datab(\SaidaAlu|sr_out [19]),
	.datac(vcc),
	.datad(\Controladora|pstate.ldreg_st~regout ),
	.cin(gnd),
	.combout(\MUX2_RI_BR|m_out[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \MUX2_RI_BR|m_out[19]~19 .lut_mask = 16'hAACC;
defparam \MUX2_RI_BR|m_out[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_de_4_Entradas|m_out[20]~39 (
// Equation(s):
// \MUX_de_4_Entradas|m_out[20]~39_combout  = (\MUX_de_4_Entradas|m_out[20]~38_combout ) # ((\SaidaAlu|sr_out [20] & (\Controladora|pstate.branch_ex_st~regout  & !\Controladora|pstate.jump_ex_st~regout )))

	.dataa(\MUX_de_4_Entradas|m_out[20]~38_combout ),
	.datab(\SaidaAlu|sr_out [20]),
	.datac(\Controladora|pstate.branch_ex_st~regout ),
	.datad(\Controladora|pstate.jump_ex_st~regout ),
	.cin(gnd),
	.combout(\MUX_de_4_Entradas|m_out[20]~39_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_de_4_Entradas|m_out[20]~39 .lut_mask = 16'hAAEA;
defparam \MUX_de_4_Entradas|m_out[20]~39 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \PC|sr_out[20] (
	.clk(\clk~combout ),
	.datain(\MUX_de_4_Entradas|m_out[20]~39_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EnablePC~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|sr_out [20]));

cycloneii_lcell_comb \MUX_A_ALU|m_out[20]~20 (
// Equation(s):
// \MUX_A_ALU|m_out[20]~20_combout  = (\Controladora|WideOr1~0_combout  & (\REG_A|sr_out [20])) # (!\Controladora|WideOr1~0_combout  & ((\PC|sr_out [20])))

	.dataa(\REG_A|sr_out [20]),
	.datab(\PC|sr_out [20]),
	.datac(vcc),
	.datad(\Controladora|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\MUX_A_ALU|m_out[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_A_ALU|m_out[20]~20 .lut_mask = 16'hAACC;
defparam \MUX_A_ALU|m_out[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|tmp[20]~40 (
// Equation(s):
// \ULA|tmp[20]~40_combout  = ((\MUX_B_extsgn_ALU|m_out[20]~36_combout  $ (\MUX_A_ALU|m_out[20]~20_combout  $ (\ULA|tmp[19]~39 )))) # (GND)
// \ULA|tmp[20]~41  = CARRY((\MUX_B_extsgn_ALU|m_out[20]~36_combout  & (\MUX_A_ALU|m_out[20]~20_combout  & !\ULA|tmp[19]~39 )) # (!\MUX_B_extsgn_ALU|m_out[20]~36_combout  & ((\MUX_A_ALU|m_out[20]~20_combout ) # (!\ULA|tmp[19]~39 ))))

	.dataa(\MUX_B_extsgn_ALU|m_out[20]~36_combout ),
	.datab(\MUX_A_ALU|m_out[20]~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ULA|tmp[19]~39 ),
	.combout(\ULA|tmp[20]~40_combout ),
	.cout(\ULA|tmp[20]~41 ));
// synopsys translate_off
defparam \ULA|tmp[20]~40 .lut_mask = 16'h964D;
defparam \ULA|tmp[20]~40 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux11~2 (
// Equation(s):
// \ULA|Mux11~2_combout  = (\COntroladora_ULA|alu_ctr[1]~31_combout  & \ULA|tmp[20]~40_combout )

	.dataa(\COntroladora_ULA|alu_ctr[1]~31_combout ),
	.datab(\ULA|tmp[20]~40_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ULA|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux11~2 .lut_mask = 16'h8888;
defparam \ULA|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Add1~40 (
// Equation(s):
// \ULA|Add1~40_combout  = ((\MUX_B_extsgn_ALU|m_out[20]~36_combout  $ (\MUX_A_ALU|m_out[20]~20_combout  $ (!\ULA|Add1~39 )))) # (GND)
// \ULA|Add1~41  = CARRY((\MUX_B_extsgn_ALU|m_out[20]~36_combout  & ((\MUX_A_ALU|m_out[20]~20_combout ) # (!\ULA|Add1~39 ))) # (!\MUX_B_extsgn_ALU|m_out[20]~36_combout  & (\MUX_A_ALU|m_out[20]~20_combout  & !\ULA|Add1~39 )))

	.dataa(\MUX_B_extsgn_ALU|m_out[20]~36_combout ),
	.datab(\MUX_A_ALU|m_out[20]~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ULA|Add1~39 ),
	.combout(\ULA|Add1~40_combout ),
	.cout(\ULA|Add1~41 ));
// synopsys translate_off
defparam \ULA|Add1~40 .lut_mask = 16'h698E;
defparam \ULA|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux11~6 (
// Equation(s):
// \ULA|Mux11~6_combout  = (\COntroladora_ULA|alu_ctr[0]~27_combout  & (!\COntroladora_ULA|alu_ctr[1]~31_combout  & ((\MUX_B_extsgn_ALU|m_out[20]~36_combout ) # (\MUX_A_ALU|m_out[20]~20_combout )))) # (!\COntroladora_ULA|alu_ctr[0]~27_combout  & 
// ((\COntroladora_ULA|alu_ctr[1]~31_combout ) # ((\MUX_B_extsgn_ALU|m_out[20]~36_combout  & \MUX_A_ALU|m_out[20]~20_combout ))))

	.dataa(\MUX_B_extsgn_ALU|m_out[20]~36_combout ),
	.datab(\MUX_A_ALU|m_out[20]~20_combout ),
	.datac(\COntroladora_ULA|alu_ctr[0]~27_combout ),
	.datad(\COntroladora_ULA|alu_ctr[1]~31_combout ),
	.cin(gnd),
	.combout(\ULA|Mux11~6_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux11~6 .lut_mask = 16'h0FE8;
defparam \ULA|Mux11~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux11~7 (
// Equation(s):
// \ULA|Mux11~7_combout  = (\ULA|Mux13~2_combout  & ((\ULA|Mux11~6_combout  & ((\ULA|Add1~40_combout ))) # (!\ULA|Mux11~6_combout  & (\ULA|ShiftRight0~65_combout )))) # (!\ULA|Mux13~2_combout  & (((\ULA|Mux11~6_combout ))))

	.dataa(\ULA|ShiftRight0~65_combout ),
	.datab(\ULA|Add1~40_combout ),
	.datac(\ULA|Mux13~2_combout ),
	.datad(\ULA|Mux11~6_combout ),
	.cin(gnd),
	.combout(\ULA|Mux11~7_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux11~7 .lut_mask = 16'hCFA0;
defparam \ULA|Mux11~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux11~8 (
// Equation(s):
// \ULA|Mux11~8_combout  = (\COntroladora_ULA|alu_ctr[2]~24_combout  & (((!\COntroladora_ULA|alu_ctr[3]~26_combout )))) # (!\COntroladora_ULA|alu_ctr[2]~24_combout  & ((\COntroladora_ULA|alu_ctr[3]~26_combout  & (\ULA|Mux11~5_combout )) # 
// (!\COntroladora_ULA|alu_ctr[3]~26_combout  & ((\ULA|Mux11~7_combout )))))

	.dataa(\ULA|Mux11~5_combout ),
	.datab(\ULA|Mux11~7_combout ),
	.datac(\COntroladora_ULA|alu_ctr[2]~24_combout ),
	.datad(\COntroladora_ULA|alu_ctr[3]~26_combout ),
	.cin(gnd),
	.combout(\ULA|Mux11~8_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux11~8 .lut_mask = 16'h0AFC;
defparam \ULA|Mux11~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux11~9 (
// Equation(s):
// \ULA|Mux11~9_combout  = (\ULA|Mux13~3_combout  & ((\ULA|Mux11~8_combout  & ((\ULA|Mux11~2_combout ))) # (!\ULA|Mux11~8_combout  & (!\ULA|a32~87_combout )))) # (!\ULA|Mux13~3_combout  & (((\ULA|Mux11~8_combout ))))

	.dataa(\ULA|a32~87_combout ),
	.datab(\ULA|Mux11~2_combout ),
	.datac(\ULA|Mux13~3_combout ),
	.datad(\ULA|Mux11~8_combout ),
	.cin(gnd),
	.combout(\ULA|Mux11~9_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux11~9 .lut_mask = 16'hCF50;
defparam \ULA|Mux11~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux11~10 (
// Equation(s):
// \ULA|Mux11~10_combout  = (\ULA|Mux11~9_combout  & ((!\COntroladora_ULA|alu_ctr[0]~27_combout ) # (!\COntroladora_ULA|alu_ctr[2]~24_combout )))

	.dataa(\COntroladora_ULA|alu_ctr[2]~24_combout ),
	.datab(\COntroladora_ULA|alu_ctr[0]~27_combout ),
	.datac(\ULA|Mux11~9_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ULA|Mux11~10_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux11~10 .lut_mask = 16'h7070;
defparam \ULA|Mux11~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \SaidaAlu|sr_out[20] (
	.clk(\clk~combout ),
	.datain(\ULA|Mux11~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SaidaAlu|sr_out [20]));

cycloneii_lcell_comb \MUX2_RI_BR|m_out[20]~20 (
// Equation(s):
// \MUX2_RI_BR|m_out[20]~20_combout  = (\Controladora|pstate.ldreg_st~regout  & (\REG_DATA_MEM|sr_out [20])) # (!\Controladora|pstate.ldreg_st~regout  & ((\SaidaAlu|sr_out [20])))

	.dataa(\REG_DATA_MEM|sr_out [20]),
	.datab(\SaidaAlu|sr_out [20]),
	.datac(vcc),
	.datad(\Controladora|pstate.ldreg_st~regout ),
	.cin(gnd),
	.combout(\MUX2_RI_BR|m_out[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \MUX2_RI_BR|m_out[20]~20 .lut_mask = 16'hAACC;
defparam \MUX2_RI_BR|m_out[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a20 (
	.portawe(\Controladora|WideOr2~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(!\Controladora|pstate.fetch_st~_wirecell_combout ),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MUX2_RI_BR|m_out[20]~20_combout }),
	.portaaddr({\MUX1_RI_BR|m_out[4]~4_combout ,\MUX1_RI_BR|m_out[3]~3_combout ,\MUX1_RI_BR|m_out[2]~2_combout ,\MUX1_RI_BR|m_out[1]~1_combout ,\MUX1_RI_BR|m_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Memoria|altsyncram_component|auto_generated|q_a [20],\Memoria|altsyncram_component|auto_generated|q_a [19],\Memoria|altsyncram_component|auto_generated|q_a [18],\Memoria|altsyncram_component|auto_generated|q_a [17],\Memoria|altsyncram_component|auto_generated|q_a [16]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a20 .logical_ram_name = "breg:Banco_de_Registradores|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ALTSYNCRAM";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a20 .port_a_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a20 .port_a_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a20 .port_a_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a20 .port_a_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a20 .port_a_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a20 .port_b_address_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a20 .port_b_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a20 .port_b_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a20 .port_b_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a20 .port_b_first_bit_number = 20;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a20 .port_b_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a20 .port_b_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a20 .port_b_read_enable_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a20 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a20 .ram_block_type = "M4K";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a20 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \Controladora|WideNor0~1 (
// Equation(s):
// \Controladora|WideNor0~1_combout  = (\Controladora|pstate.fetch_st~regout  & (\Controladora|WideNor0~0_combout  & (!\Controladora|pstate.rtype_ex_st~regout  & !\Controladora|pstate.readmem_st~regout )))

	.dataa(\Controladora|pstate.fetch_st~regout ),
	.datab(\Controladora|WideNor0~0_combout ),
	.datac(\Controladora|pstate.rtype_ex_st~regout ),
	.datad(\Controladora|pstate.readmem_st~regout ),
	.cin(gnd),
	.combout(\Controladora|WideNor0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Controladora|WideNor0~1 .lut_mask = 16'h0008;
defparam \Controladora|WideNor0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Controladora|Mux0~0 (
// Equation(s):
// \Controladora|Mux0~0_combout  = (\RI|sr_out [28] & (((\RI|sr_out [27])))) # (!\RI|sr_out [28] & (\RI|sr_out [26] & ((\RI|sr_out [27]) # (\RI|sr_out [29]))))

	.dataa(\RI|sr_out [26]),
	.datab(\RI|sr_out [27]),
	.datac(\RI|sr_out [28]),
	.datad(\RI|sr_out [29]),
	.cin(gnd),
	.combout(\Controladora|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controladora|Mux0~0 .lut_mask = 16'hCAC8;
defparam \Controladora|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Controladora|Selector1~2 (
// Equation(s):
// \Controladora|Selector1~2_combout  = (\RI|sr_out [30]) # ((\RI|sr_out [31] & ((!\Controladora|Selector1~0_combout ))) # (!\RI|sr_out [31] & (\Controladora|Mux0~0_combout )))

	.dataa(\RI|sr_out [30]),
	.datab(\Controladora|Mux0~0_combout ),
	.datac(\RI|sr_out [31]),
	.datad(\Controladora|Selector1~0_combout ),
	.cin(gnd),
	.combout(\Controladora|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Controladora|Selector1~2 .lut_mask = 16'hAEFE;
defparam \Controladora|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Controladora|Selector1~3 (
// Equation(s):
// \Controladora|Selector1~3_combout  = (!\Controladora|Selector1~1_combout  & (!\Controladora|WideNor0~1_combout  & ((!\Controladora|Selector1~2_combout ) # (!\Controladora|pstate.decode_st~regout ))))

	.dataa(\Controladora|Selector1~1_combout ),
	.datab(\Controladora|WideNor0~1_combout ),
	.datac(\Controladora|pstate.decode_st~regout ),
	.datad(\Controladora|Selector1~2_combout ),
	.cin(gnd),
	.combout(\Controladora|Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \Controladora|Selector1~3 .lut_mask = 16'h0111;
defparam \Controladora|Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \Controladora|pstate.fetch_st (
	.clk(\clk~combout ),
	.datain(\Controladora|Selector1~3_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Controladora|pstate.fetch_st~regout ));

cycloneii_lcell_ff \Banco_de_Registradores|breg32~38 (
	.clk(\clk~combout ),
	.datain(vcc),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Controladora|pstate.fetch_st~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Banco_de_Registradores|breg32~38_regout ));

cycloneii_lcell_comb \REG_B|sr_out[20]~20 (
// Equation(s):
// \REG_B|sr_out[20]~20_combout  = (\Banco_de_Registradores|breg32~38_regout  & ((\Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a20~portbdataout ))) # (!\Banco_de_Registradores|breg32~38_regout  & (\Banco_de_Registradores|breg32~59_regout ))

	.dataa(\Banco_de_Registradores|breg32~59_regout ),
	.datab(\Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a20~portbdataout ),
	.datac(vcc),
	.datad(\Banco_de_Registradores|breg32~38_regout ),
	.cin(gnd),
	.combout(\REG_B|sr_out[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_B|sr_out[20]~20 .lut_mask = 16'hCCAA;
defparam \REG_B|sr_out[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \Banco_de_Registradores|breg32_rtl_0_bypass[31] (
	.clk(\clk~combout ),
	.datain(\MUX2_RI_BR|m_out[20]~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Banco_de_Registradores|breg32_rtl_0_bypass [31]));

cycloneii_lcell_comb \Banco_de_Registradores|Equal1~1 (
// Equation(s):
// \Banco_de_Registradores|Equal1~1_combout  = (\Banco_de_Registradores|Equal1~0_combout  & !\RI|sr_out [20])

	.dataa(\Banco_de_Registradores|Equal1~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\RI|sr_out [20]),
	.cin(gnd),
	.combout(\Banco_de_Registradores|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Banco_de_Registradores|Equal1~1 .lut_mask = 16'h00AA;
defparam \Banco_de_Registradores|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \Banco_de_Registradores|breg32_rtl_0_bypass[7] (
	.clk(\clk~combout ),
	.datain(\MUX1_RI_BR|m_out[3]~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Banco_de_Registradores|breg32_rtl_0_bypass [7]));

cycloneii_lcell_ff \Banco_de_Registradores|breg32_rtl_0_bypass[5] (
	.clk(\clk~combout ),
	.datain(\MUX1_RI_BR|m_out[2]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Banco_de_Registradores|breg32_rtl_0_bypass [5]));

cycloneii_lcell_comb \Banco_de_Registradores|breg32~109 (
// Equation(s):
// \Banco_de_Registradores|breg32~109_combout  = (\RI|sr_out [18] & (\Banco_de_Registradores|breg32_rtl_0_bypass [5] & (\RI|sr_out [19] $ (!\Banco_de_Registradores|breg32_rtl_0_bypass [7])))) # (!\RI|sr_out [18] & 
// (!\Banco_de_Registradores|breg32_rtl_0_bypass [5] & (\RI|sr_out [19] $ (!\Banco_de_Registradores|breg32_rtl_0_bypass [7]))))

	.dataa(\RI|sr_out [18]),
	.datab(\RI|sr_out [19]),
	.datac(\Banco_de_Registradores|breg32_rtl_0_bypass [7]),
	.datad(\Banco_de_Registradores|breg32_rtl_0_bypass [5]),
	.cin(gnd),
	.combout(\Banco_de_Registradores|breg32~109_combout ),
	.cout());
// synopsys translate_off
defparam \Banco_de_Registradores|breg32~109 .lut_mask = 16'h8241;
defparam \Banco_de_Registradores|breg32~109 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \Banco_de_Registradores|breg32_rtl_0_bypass[9] (
	.clk(\clk~combout ),
	.datain(\MUX1_RI_BR|m_out[4]~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Banco_de_Registradores|breg32_rtl_0_bypass [9]));

cycloneii_lcell_comb \Banco_de_Registradores|breg32~110 (
// Equation(s):
// \Banco_de_Registradores|breg32~110_combout  = (\Banco_de_Registradores|breg32_rtl_0_bypass [0] & (\RI|sr_out [20] $ (!\Banco_de_Registradores|breg32_rtl_0_bypass [9])))

	.dataa(\Banco_de_Registradores|breg32_rtl_0_bypass [0]),
	.datab(\RI|sr_out [20]),
	.datac(\Banco_de_Registradores|breg32_rtl_0_bypass [9]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Banco_de_Registradores|breg32~110_combout ),
	.cout());
// synopsys translate_off
defparam \Banco_de_Registradores|breg32~110 .lut_mask = 16'h8282;
defparam \Banco_de_Registradores|breg32~110 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Banco_de_Registradores|breg32~111 (
// Equation(s):
// \Banco_de_Registradores|breg32~111_combout  = (\Banco_de_Registradores|breg32~108_combout  & (\Banco_de_Registradores|breg32~109_combout  & \Banco_de_Registradores|breg32~110_combout ))

	.dataa(\Banco_de_Registradores|breg32~108_combout ),
	.datab(\Banco_de_Registradores|breg32~109_combout ),
	.datac(\Banco_de_Registradores|breg32~110_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Banco_de_Registradores|breg32~111_combout ),
	.cout());
// synopsys translate_off
defparam \Banco_de_Registradores|breg32~111 .lut_mask = 16'h8080;
defparam \Banco_de_Registradores|breg32~111 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \REG_B|sr_out[20] (
	.clk(\clk~combout ),
	.datain(\REG_B|sr_out[20]~20_combout ),
	.sdata(\Banco_de_Registradores|breg32_rtl_0_bypass [31]),
	.aclr(gnd),
	.sclr(\Banco_de_Registradores|Equal1~1_combout ),
	.sload(\Banco_de_Registradores|breg32~111_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_B|sr_out [20]));

cycloneii_lcell_comb \MUX_de_4_Entradas|m_out[2]~3 (
// Equation(s):
// \MUX_de_4_Entradas|m_out[2]~3_combout  = (\MUX_de_4_Entradas|m_out[2]~2_combout ) # ((\SaidaAlu|sr_out [2] & (\Controladora|pstate.branch_ex_st~regout  & !\Controladora|pstate.jump_ex_st~regout )))

	.dataa(\MUX_de_4_Entradas|m_out[2]~2_combout ),
	.datab(\SaidaAlu|sr_out [2]),
	.datac(\Controladora|pstate.branch_ex_st~regout ),
	.datad(\Controladora|pstate.jump_ex_st~regout ),
	.cin(gnd),
	.combout(\MUX_de_4_Entradas|m_out[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_de_4_Entradas|m_out[2]~3 .lut_mask = 16'hAAEA;
defparam \MUX_de_4_Entradas|m_out[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \PC|sr_out[2] (
	.clk(\clk~combout ),
	.datain(\MUX_de_4_Entradas|m_out[2]~3_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EnablePC~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|sr_out [2]));

cycloneii_lcell_comb \Controladora|nstate.writemem_st~0 (
// Equation(s):
// \Controladora|nstate.writemem_st~0_combout  = (\RI|sr_out [29] & (\Controladora|pstate.c_mem_add_st~regout  & \Controladora|Mux6~0_combout ))

	.dataa(\RI|sr_out [29]),
	.datab(\Controladora|pstate.c_mem_add_st~regout ),
	.datac(\Controladora|Mux6~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Controladora|nstate.writemem_st~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controladora|nstate.writemem_st~0 .lut_mask = 16'h8080;
defparam \Controladora|nstate.writemem_st~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \Controladora|pstate.writemem_st (
	.clk(\clk~combout ),
	.datain(\Controladora|nstate.writemem_st~0_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Controladora|pstate.writemem_st~regout ));

cycloneii_lcell_comb \MUX_PC_MEM|m_out[2]~2 (
// Equation(s):
// \MUX_PC_MEM|m_out[2]~2_combout  = (\Controladora|pstate.readmem_st~regout  & (\SaidaAlu|sr_out [2])) # (!\Controladora|pstate.readmem_st~regout  & ((\Controladora|pstate.writemem_st~regout  & (\SaidaAlu|sr_out [2])) # 
// (!\Controladora|pstate.writemem_st~regout  & ((\PC|sr_out [2])))))

	.dataa(\SaidaAlu|sr_out [2]),
	.datab(\PC|sr_out [2]),
	.datac(\Controladora|pstate.readmem_st~regout ),
	.datad(\Controladora|pstate.writemem_st~regout ),
	.cin(gnd),
	.combout(\MUX_PC_MEM|m_out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_PC_MEM|m_out[2]~2 .lut_mask = 16'hAAAC;
defparam \MUX_PC_MEM|m_out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_A_ALU|m_out[3]~3 (
// Equation(s):
// \MUX_A_ALU|m_out[3]~3_combout  = (\Controladora|WideOr1~0_combout  & (\REG_A|sr_out [3])) # (!\Controladora|WideOr1~0_combout  & ((\PC|sr_out [3])))

	.dataa(\REG_A|sr_out [3]),
	.datab(\PC|sr_out [3]),
	.datac(vcc),
	.datad(\Controladora|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\MUX_A_ALU|m_out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_A_ALU|m_out[3]~3 .lut_mask = 16'hAACC;
defparam \MUX_A_ALU|m_out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX2_RI_BR|m_out[3]~3 (
// Equation(s):
// \MUX2_RI_BR|m_out[3]~3_combout  = (\Controladora|pstate.ldreg_st~regout  & (\REG_DATA_MEM|sr_out [3])) # (!\Controladora|pstate.ldreg_st~regout  & ((\SaidaAlu|sr_out [3])))

	.dataa(\REG_DATA_MEM|sr_out [3]),
	.datab(\SaidaAlu|sr_out [3]),
	.datac(vcc),
	.datad(\Controladora|pstate.ldreg_st~regout ),
	.cin(gnd),
	.combout(\MUX2_RI_BR|m_out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \MUX2_RI_BR|m_out[3]~3 .lut_mask = 16'hAACC;
defparam \MUX2_RI_BR|m_out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a3 (
	.portawe(\Controladora|WideOr2~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(!\Controladora|pstate.fetch_st~_wirecell_combout ),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MUX2_RI_BR|m_out[3]~3_combout }),
	.portaaddr({\MUX1_RI_BR|m_out[4]~4_combout ,\MUX1_RI_BR|m_out[3]~3_combout ,\MUX1_RI_BR|m_out[2]~2_combout ,\MUX1_RI_BR|m_out[1]~1_combout ,\MUX1_RI_BR|m_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Memoria|altsyncram_component|auto_generated|q_a [20],\Memoria|altsyncram_component|auto_generated|q_a [19],\Memoria|altsyncram_component|auto_generated|q_a [18],\Memoria|altsyncram_component|auto_generated|q_a [17],\Memoria|altsyncram_component|auto_generated|q_a [16]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a3 .logical_ram_name = "breg:Banco_de_Registradores|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ALTSYNCRAM";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a3 .port_a_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a3 .port_a_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a3 .port_a_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a3 .port_a_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a3 .port_a_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a3 .port_b_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a3 .port_b_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a3 .port_b_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a3 .port_b_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a3 .port_b_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a3 .port_b_read_enable_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a3 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a3 .ram_block_type = "M4K";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a3 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \REG_B|sr_out[3]~3 (
// Equation(s):
// \REG_B|sr_out[3]~3_combout  = (\Banco_de_Registradores|breg32~38_regout  & ((\Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a3~portbdataout ))) # (!\Banco_de_Registradores|breg32~38_regout  & (\Banco_de_Registradores|breg32~42_regout ))

	.dataa(\Banco_de_Registradores|breg32~42_regout ),
	.datab(\Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a3~portbdataout ),
	.datac(vcc),
	.datad(\Banco_de_Registradores|breg32~38_regout ),
	.cin(gnd),
	.combout(\REG_B|sr_out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_B|sr_out[3]~3 .lut_mask = 16'hCCAA;
defparam \REG_B|sr_out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \Banco_de_Registradores|breg32_rtl_0_bypass[14] (
	.clk(\clk~combout ),
	.datain(\MUX2_RI_BR|m_out[3]~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Banco_de_Registradores|breg32_rtl_0_bypass [14]));

cycloneii_lcell_ff \REG_B|sr_out[3] (
	.clk(\clk~combout ),
	.datain(\REG_B|sr_out[3]~3_combout ),
	.sdata(\Banco_de_Registradores|breg32_rtl_0_bypass [14]),
	.aclr(gnd),
	.sclr(\Banco_de_Registradores|Equal1~1_combout ),
	.sload(\Banco_de_Registradores|breg32~111_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_B|sr_out [3]));

cycloneii_lcell_comb \Controladora|s_aluBin[0] (
// Equation(s):
// \Controladora|s_aluBin [0] = (\Controladora|pstate.decode_st~regout ) # (!\Controladora|pstate.fetch_st~regout )

	.dataa(\Controladora|pstate.decode_st~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Controladora|pstate.fetch_st~regout ),
	.cin(gnd),
	.combout(\Controladora|s_aluBin [0]),
	.cout());
// synopsys translate_off
defparam \Controladora|s_aluBin[0] .lut_mask = 16'hAAFF;
defparam \Controladora|s_aluBin[0] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_B_extsgn_ALU|m_out[3]~6 (
// Equation(s):
// \MUX_B_extsgn_ALU|m_out[3]~6_combout  = (\MUX_B_extsgn_ALU|m_out[3]~5_combout ) # ((\Controladora|WideNor0~0_combout  & (\REG_B|sr_out [3] & !\Controladora|s_aluBin [0])))

	.dataa(\MUX_B_extsgn_ALU|m_out[3]~5_combout ),
	.datab(\Controladora|WideNor0~0_combout ),
	.datac(\REG_B|sr_out [3]),
	.datad(\Controladora|s_aluBin [0]),
	.cin(gnd),
	.combout(\MUX_B_extsgn_ALU|m_out[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_B_extsgn_ALU|m_out[3]~6 .lut_mask = 16'hAAEA;
defparam \MUX_B_extsgn_ALU|m_out[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux28~0 (
// Equation(s):
// \ULA|Mux28~0_combout  = (\COntroladora_ULA|alu_ctr[3]~26_combout  & (((!\MUX_A_ALU|m_out[3]~3_combout  & !\MUX_B_extsgn_ALU|m_out[3]~6_combout )))) # (!\COntroladora_ULA|alu_ctr[3]~26_combout  & (\ULA|tmp[3]~6_combout ))

	.dataa(\ULA|tmp[3]~6_combout ),
	.datab(\MUX_A_ALU|m_out[3]~3_combout ),
	.datac(\MUX_B_extsgn_ALU|m_out[3]~6_combout ),
	.datad(\COntroladora_ULA|alu_ctr[3]~26_combout ),
	.cin(gnd),
	.combout(\ULA|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux28~0 .lut_mask = 16'h03AA;
defparam \ULA|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|a32~91 (
// Equation(s):
// \ULA|a32~91_combout  = \MUX_B_extsgn_ALU|m_out[3]~6_combout  $ (((\Controladora|WideOr1~0_combout  & (\REG_A|sr_out [3])) # (!\Controladora|WideOr1~0_combout  & ((\PC|sr_out [3])))))

	.dataa(\REG_A|sr_out [3]),
	.datab(\PC|sr_out [3]),
	.datac(\Controladora|WideOr1~0_combout ),
	.datad(\MUX_B_extsgn_ALU|m_out[3]~6_combout ),
	.cin(gnd),
	.combout(\ULA|a32~91_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|a32~91 .lut_mask = 16'h53AC;
defparam \ULA|a32~91 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux29~0 (
// Equation(s):
// \ULA|Mux29~0_combout  = (\COntroladora_ULA|alu_ctr[3]~26_combout  & ((\COntroladora_ULA|alu_ctr[0]~27_combout ) # (!\RI|sr_out [10])))

	.dataa(\COntroladora_ULA|alu_ctr[3]~26_combout ),
	.datab(\COntroladora_ULA|alu_ctr[0]~27_combout ),
	.datac(vcc),
	.datad(\RI|sr_out [10]),
	.cin(gnd),
	.combout(\ULA|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux29~0 .lut_mask = 16'h88AA;
defparam \ULA|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux29~7 (
// Equation(s):
// \ULA|Mux29~7_combout  = (\COntroladora_ULA|alu_ctr[0]~27_combout  & ((\COntroladora_ULA|alu_ctr[3]~26_combout ) # (!\COntroladora_ULA|alu_ctr[1]~31_combout )))

	.dataa(\COntroladora_ULA|alu_ctr[0]~27_combout ),
	.datab(\COntroladora_ULA|alu_ctr[3]~26_combout ),
	.datac(vcc),
	.datad(\COntroladora_ULA|alu_ctr[1]~31_combout ),
	.cin(gnd),
	.combout(\ULA|Mux29~7_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux29~7 .lut_mask = 16'h88AA;
defparam \ULA|Mux29~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux28~1 (
// Equation(s):
// \ULA|Mux28~1_combout  = (\MUX_A_ALU|m_out[3]~3_combout  & ((\MUX_B_extsgn_ALU|m_out[3]~6_combout ) # (\ULA|Mux29~7_combout ))) # (!\MUX_A_ALU|m_out[3]~3_combout  & (\MUX_B_extsgn_ALU|m_out[3]~6_combout  & \ULA|Mux29~7_combout ))

	.dataa(\MUX_A_ALU|m_out[3]~3_combout ),
	.datab(\MUX_B_extsgn_ALU|m_out[3]~6_combout ),
	.datac(\ULA|Mux29~7_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ULA|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux28~1 .lut_mask = 16'hE8E8;
defparam \ULA|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux29~1 (
// Equation(s):
// \ULA|Mux29~1_combout  = (\COntroladora_ULA|alu_ctr[1]~31_combout  & ((\RI|sr_out [10]) # (!\COntroladora_ULA|alu_ctr[0]~27_combout )))

	.dataa(\COntroladora_ULA|alu_ctr[1]~31_combout ),
	.datab(\RI|sr_out [10]),
	.datac(vcc),
	.datad(\COntroladora_ULA|alu_ctr[0]~27_combout ),
	.cin(gnd),
	.combout(\ULA|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux29~1 .lut_mask = 16'h88AA;
defparam \ULA|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_A_ALU|m_out[2]~2 (
// Equation(s):
// \MUX_A_ALU|m_out[2]~2_combout  = (\Controladora|WideOr1~0_combout  & (\REG_A|sr_out [2])) # (!\Controladora|WideOr1~0_combout  & ((\PC|sr_out [2])))

	.dataa(\REG_A|sr_out [2]),
	.datab(\PC|sr_out [2]),
	.datac(vcc),
	.datad(\Controladora|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\MUX_A_ALU|m_out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_A_ALU|m_out[2]~2 .lut_mask = 16'hAACC;
defparam \MUX_A_ALU|m_out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_de_4_Entradas|m_out[21]~41 (
// Equation(s):
// \MUX_de_4_Entradas|m_out[21]~41_combout  = (\MUX_de_4_Entradas|m_out[21]~40_combout ) # ((\SaidaAlu|sr_out [21] & (\Controladora|pstate.branch_ex_st~regout  & !\Controladora|pstate.jump_ex_st~regout )))

	.dataa(\MUX_de_4_Entradas|m_out[21]~40_combout ),
	.datab(\SaidaAlu|sr_out [21]),
	.datac(\Controladora|pstate.branch_ex_st~regout ),
	.datad(\Controladora|pstate.jump_ex_st~regout ),
	.cin(gnd),
	.combout(\MUX_de_4_Entradas|m_out[21]~41_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_de_4_Entradas|m_out[21]~41 .lut_mask = 16'hAAEA;
defparam \MUX_de_4_Entradas|m_out[21]~41 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \PC|sr_out[21] (
	.clk(\clk~combout ),
	.datain(\MUX_de_4_Entradas|m_out[21]~41_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EnablePC~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|sr_out [21]));

cycloneii_lcell_comb \MUX_A_ALU|m_out[21]~21 (
// Equation(s):
// \MUX_A_ALU|m_out[21]~21_combout  = (\Controladora|WideOr1~0_combout  & (\REG_A|sr_out [21])) # (!\Controladora|WideOr1~0_combout  & ((\PC|sr_out [21])))

	.dataa(\REG_A|sr_out [21]),
	.datab(\PC|sr_out [21]),
	.datac(vcc),
	.datad(\Controladora|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\MUX_A_ALU|m_out[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_A_ALU|m_out[21]~21 .lut_mask = 16'hAACC;
defparam \MUX_A_ALU|m_out[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|tmp[21]~42 (
// Equation(s):
// \ULA|tmp[21]~42_combout  = (\MUX_B_extsgn_ALU|m_out[21]~37_combout  & ((\MUX_A_ALU|m_out[21]~21_combout  & (!\ULA|tmp[20]~41 )) # (!\MUX_A_ALU|m_out[21]~21_combout  & ((\ULA|tmp[20]~41 ) # (GND))))) # (!\MUX_B_extsgn_ALU|m_out[21]~37_combout  & 
// ((\MUX_A_ALU|m_out[21]~21_combout  & (\ULA|tmp[20]~41  & VCC)) # (!\MUX_A_ALU|m_out[21]~21_combout  & (!\ULA|tmp[20]~41 ))))
// \ULA|tmp[21]~43  = CARRY((\MUX_B_extsgn_ALU|m_out[21]~37_combout  & ((!\ULA|tmp[20]~41 ) # (!\MUX_A_ALU|m_out[21]~21_combout ))) # (!\MUX_B_extsgn_ALU|m_out[21]~37_combout  & (!\MUX_A_ALU|m_out[21]~21_combout  & !\ULA|tmp[20]~41 )))

	.dataa(\MUX_B_extsgn_ALU|m_out[21]~37_combout ),
	.datab(\MUX_A_ALU|m_out[21]~21_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ULA|tmp[20]~41 ),
	.combout(\ULA|tmp[21]~42_combout ),
	.cout(\ULA|tmp[21]~43 ));
// synopsys translate_off
defparam \ULA|tmp[21]~42 .lut_mask = 16'h692B;
defparam \ULA|tmp[21]~42 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux10~4 (
// Equation(s):
// \ULA|Mux10~4_combout  = (\COntroladora_ULA|alu_ctr[1]~31_combout  & \ULA|tmp[21]~42_combout )

	.dataa(\COntroladora_ULA|alu_ctr[1]~31_combout ),
	.datab(\ULA|tmp[21]~42_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ULA|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux10~4 .lut_mask = 16'h8888;
defparam \ULA|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Add1~42 (
// Equation(s):
// \ULA|Add1~42_combout  = (\MUX_B_extsgn_ALU|m_out[21]~37_combout  & ((\MUX_A_ALU|m_out[21]~21_combout  & (\ULA|Add1~41  & VCC)) # (!\MUX_A_ALU|m_out[21]~21_combout  & (!\ULA|Add1~41 )))) # (!\MUX_B_extsgn_ALU|m_out[21]~37_combout  & 
// ((\MUX_A_ALU|m_out[21]~21_combout  & (!\ULA|Add1~41 )) # (!\MUX_A_ALU|m_out[21]~21_combout  & ((\ULA|Add1~41 ) # (GND)))))
// \ULA|Add1~43  = CARRY((\MUX_B_extsgn_ALU|m_out[21]~37_combout  & (!\MUX_A_ALU|m_out[21]~21_combout  & !\ULA|Add1~41 )) # (!\MUX_B_extsgn_ALU|m_out[21]~37_combout  & ((!\ULA|Add1~41 ) # (!\MUX_A_ALU|m_out[21]~21_combout ))))

	.dataa(\MUX_B_extsgn_ALU|m_out[21]~37_combout ),
	.datab(\MUX_A_ALU|m_out[21]~21_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ULA|Add1~41 ),
	.combout(\ULA|Add1~42_combout ),
	.cout(\ULA|Add1~43 ));
// synopsys translate_off
defparam \ULA|Add1~42 .lut_mask = 16'h9617;
defparam \ULA|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux10~7 (
// Equation(s):
// \ULA|Mux10~7_combout  = (\COntroladora_ULA|alu_ctr[0]~27_combout  & (!\COntroladora_ULA|alu_ctr[1]~31_combout  & ((\MUX_B_extsgn_ALU|m_out[21]~37_combout ) # (\MUX_A_ALU|m_out[21]~21_combout )))) # (!\COntroladora_ULA|alu_ctr[0]~27_combout  & 
// ((\COntroladora_ULA|alu_ctr[1]~31_combout ) # ((\MUX_B_extsgn_ALU|m_out[21]~37_combout  & \MUX_A_ALU|m_out[21]~21_combout ))))

	.dataa(\MUX_B_extsgn_ALU|m_out[21]~37_combout ),
	.datab(\MUX_A_ALU|m_out[21]~21_combout ),
	.datac(\COntroladora_ULA|alu_ctr[0]~27_combout ),
	.datad(\COntroladora_ULA|alu_ctr[1]~31_combout ),
	.cin(gnd),
	.combout(\ULA|Mux10~7_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux10~7 .lut_mask = 16'h0FE8;
defparam \ULA|Mux10~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux10~8 (
// Equation(s):
// \ULA|Mux10~8_combout  = (\ULA|Mux13~2_combout  & ((\ULA|Mux10~7_combout  & ((\ULA|Add1~42_combout ))) # (!\ULA|Mux10~7_combout  & (\ULA|ShiftRight0~46_combout )))) # (!\ULA|Mux13~2_combout  & (((\ULA|Mux10~7_combout ))))

	.dataa(\ULA|ShiftRight0~46_combout ),
	.datab(\ULA|Add1~42_combout ),
	.datac(\ULA|Mux13~2_combout ),
	.datad(\ULA|Mux10~7_combout ),
	.cin(gnd),
	.combout(\ULA|Mux10~8_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux10~8 .lut_mask = 16'hCFA0;
defparam \ULA|Mux10~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux10~9 (
// Equation(s):
// \ULA|Mux10~9_combout  = (\COntroladora_ULA|alu_ctr[2]~24_combout  & (((!\COntroladora_ULA|alu_ctr[3]~26_combout )))) # (!\COntroladora_ULA|alu_ctr[2]~24_combout  & ((\COntroladora_ULA|alu_ctr[3]~26_combout  & (\ULA|Mux10~6_combout )) # 
// (!\COntroladora_ULA|alu_ctr[3]~26_combout  & ((\ULA|Mux10~8_combout )))))

	.dataa(\ULA|Mux10~6_combout ),
	.datab(\ULA|Mux10~8_combout ),
	.datac(\COntroladora_ULA|alu_ctr[2]~24_combout ),
	.datad(\COntroladora_ULA|alu_ctr[3]~26_combout ),
	.cin(gnd),
	.combout(\ULA|Mux10~9_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux10~9 .lut_mask = 16'h0AFC;
defparam \ULA|Mux10~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux10~10 (
// Equation(s):
// \ULA|Mux10~10_combout  = (\ULA|Mux13~3_combout  & ((\ULA|Mux10~9_combout  & ((\ULA|Mux10~4_combout ))) # (!\ULA|Mux10~9_combout  & (!\ULA|a32~90_combout )))) # (!\ULA|Mux13~3_combout  & (((\ULA|Mux10~9_combout ))))

	.dataa(\ULA|a32~90_combout ),
	.datab(\ULA|Mux10~4_combout ),
	.datac(\ULA|Mux13~3_combout ),
	.datad(\ULA|Mux10~9_combout ),
	.cin(gnd),
	.combout(\ULA|Mux10~10_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux10~10 .lut_mask = 16'hCF50;
defparam \ULA|Mux10~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux10~12 (
// Equation(s):
// \ULA|Mux10~12_combout  = (\ULA|Mux10~10_combout  & ((!\COntroladora_ULA|alu_ctr[0]~27_combout ) # (!\COntroladora_ULA|alu_ctr[2]~24_combout )))

	.dataa(\COntroladora_ULA|alu_ctr[2]~24_combout ),
	.datab(\COntroladora_ULA|alu_ctr[0]~27_combout ),
	.datac(\ULA|Mux10~10_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ULA|Mux10~12_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux10~12 .lut_mask = 16'h7070;
defparam \ULA|Mux10~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \SaidaAlu|sr_out[21] (
	.clk(\clk~combout ),
	.datain(\ULA|Mux10~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SaidaAlu|sr_out [21]));

cycloneii_lcell_comb \MUX2_RI_BR|m_out[21]~21 (
// Equation(s):
// \MUX2_RI_BR|m_out[21]~21_combout  = (\Controladora|pstate.ldreg_st~regout  & (\REG_DATA_MEM|sr_out [21])) # (!\Controladora|pstate.ldreg_st~regout  & ((\SaidaAlu|sr_out [21])))

	.dataa(\REG_DATA_MEM|sr_out [21]),
	.datab(\SaidaAlu|sr_out [21]),
	.datac(vcc),
	.datad(\Controladora|pstate.ldreg_st~regout ),
	.cin(gnd),
	.combout(\MUX2_RI_BR|m_out[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \MUX2_RI_BR|m_out[21]~21 .lut_mask = 16'hAACC;
defparam \MUX2_RI_BR|m_out[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a21 (
	.portawe(\Controladora|WideOr2~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(!\Controladora|pstate.fetch_st~_wirecell_combout ),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MUX2_RI_BR|m_out[21]~21_combout }),
	.portaaddr({\MUX1_RI_BR|m_out[4]~4_combout ,\MUX1_RI_BR|m_out[3]~3_combout ,\MUX1_RI_BR|m_out[2]~2_combout ,\MUX1_RI_BR|m_out[1]~1_combout ,\MUX1_RI_BR|m_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Memoria|altsyncram_component|auto_generated|q_a [20],\Memoria|altsyncram_component|auto_generated|q_a [19],\Memoria|altsyncram_component|auto_generated|q_a [18],\Memoria|altsyncram_component|auto_generated|q_a [17],\Memoria|altsyncram_component|auto_generated|q_a [16]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a21 .logical_ram_name = "breg:Banco_de_Registradores|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ALTSYNCRAM";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a21 .port_a_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a21 .port_a_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a21 .port_a_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a21 .port_a_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a21 .port_a_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a21 .port_b_address_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a21 .port_b_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a21 .port_b_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a21 .port_b_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a21 .port_b_first_bit_number = 21;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a21 .port_b_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a21 .port_b_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a21 .port_b_read_enable_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a21 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a21 .ram_block_type = "M4K";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a21 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \REG_B|sr_out[21]~21 (
// Equation(s):
// \REG_B|sr_out[21]~21_combout  = (\Banco_de_Registradores|breg32~38_regout  & ((\Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a21~portbdataout ))) # (!\Banco_de_Registradores|breg32~38_regout  & (\Banco_de_Registradores|breg32~60_regout ))

	.dataa(\Banco_de_Registradores|breg32~60_regout ),
	.datab(\Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a21~portbdataout ),
	.datac(vcc),
	.datad(\Banco_de_Registradores|breg32~38_regout ),
	.cin(gnd),
	.combout(\REG_B|sr_out[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \REG_B|sr_out[21]~21 .lut_mask = 16'hCCAA;
defparam \REG_B|sr_out[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \Banco_de_Registradores|breg32_rtl_0_bypass[32] (
	.clk(\clk~combout ),
	.datain(\MUX2_RI_BR|m_out[21]~21_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Banco_de_Registradores|breg32_rtl_0_bypass [32]));

cycloneii_lcell_ff \REG_B|sr_out[21] (
	.clk(\clk~combout ),
	.datain(\REG_B|sr_out[21]~21_combout ),
	.sdata(\Banco_de_Registradores|breg32_rtl_0_bypass [32]),
	.aclr(gnd),
	.sclr(\Banco_de_Registradores|Equal1~1_combout ),
	.sload(\Banco_de_Registradores|breg32~111_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_B|sr_out [21]));

cycloneii_lcell_comb \MUX2_RI_BR|m_out[4]~4 (
// Equation(s):
// \MUX2_RI_BR|m_out[4]~4_combout  = (\Controladora|pstate.ldreg_st~regout  & (\REG_DATA_MEM|sr_out [4])) # (!\Controladora|pstate.ldreg_st~regout  & ((\SaidaAlu|sr_out [4])))

	.dataa(\REG_DATA_MEM|sr_out [4]),
	.datab(\SaidaAlu|sr_out [4]),
	.datac(vcc),
	.datad(\Controladora|pstate.ldreg_st~regout ),
	.cin(gnd),
	.combout(\MUX2_RI_BR|m_out[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \MUX2_RI_BR|m_out[4]~4 .lut_mask = 16'hAACC;
defparam \MUX2_RI_BR|m_out[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a4 (
	.portawe(\Controladora|WideOr2~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(!\Controladora|pstate.fetch_st~_wirecell_combout ),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MUX2_RI_BR|m_out[4]~4_combout }),
	.portaaddr({\MUX1_RI_BR|m_out[4]~4_combout ,\MUX1_RI_BR|m_out[3]~3_combout ,\MUX1_RI_BR|m_out[2]~2_combout ,\MUX1_RI_BR|m_out[1]~1_combout ,\MUX1_RI_BR|m_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Memoria|altsyncram_component|auto_generated|q_a [20],\Memoria|altsyncram_component|auto_generated|q_a [19],\Memoria|altsyncram_component|auto_generated|q_a [18],\Memoria|altsyncram_component|auto_generated|q_a [17],\Memoria|altsyncram_component|auto_generated|q_a [16]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a4 .logical_ram_name = "breg:Banco_de_Registradores|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ALTSYNCRAM";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a4 .port_a_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a4 .port_a_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a4 .port_a_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a4 .port_a_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a4 .port_a_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a4 .port_b_address_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a4 .port_b_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a4 .port_b_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a4 .port_b_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a4 .port_b_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a4 .port_b_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a4 .port_b_read_enable_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a4 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a4 .ram_block_type = "M4K";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a4 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \REG_B|sr_out[4]~4 (
// Equation(s):
// \REG_B|sr_out[4]~4_combout  = (\Banco_de_Registradores|breg32~38_regout  & ((\Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a4~portbdataout ))) # (!\Banco_de_Registradores|breg32~38_regout  & (\Banco_de_Registradores|breg32~43_regout ))

	.dataa(\Banco_de_Registradores|breg32~43_regout ),
	.datab(\Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a4~portbdataout ),
	.datac(vcc),
	.datad(\Banco_de_Registradores|breg32~38_regout ),
	.cin(gnd),
	.combout(\REG_B|sr_out[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_B|sr_out[4]~4 .lut_mask = 16'hCCAA;
defparam \REG_B|sr_out[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \Banco_de_Registradores|breg32_rtl_0_bypass[15] (
	.clk(\clk~combout ),
	.datain(\MUX2_RI_BR|m_out[4]~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Banco_de_Registradores|breg32_rtl_0_bypass [15]));

cycloneii_lcell_ff \REG_B|sr_out[4] (
	.clk(\clk~combout ),
	.datain(\REG_B|sr_out[4]~4_combout ),
	.sdata(\Banco_de_Registradores|breg32_rtl_0_bypass [15]),
	.aclr(gnd),
	.sclr(\Banco_de_Registradores|Equal1~1_combout ),
	.sload(\Banco_de_Registradores|breg32~111_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_B|sr_out [4]));

cycloneii_lcell_comb \MUX_B_extsgn_ALU|m_out[4]~8 (
// Equation(s):
// \MUX_B_extsgn_ALU|m_out[4]~8_combout  = (\MUX_B_extsgn_ALU|m_out[4]~7_combout ) # ((\Controladora|WideNor0~0_combout  & (\REG_B|sr_out [4] & !\Controladora|s_aluBin [0])))

	.dataa(\MUX_B_extsgn_ALU|m_out[4]~7_combout ),
	.datab(\Controladora|WideNor0~0_combout ),
	.datac(\REG_B|sr_out [4]),
	.datad(\Controladora|s_aluBin [0]),
	.cin(gnd),
	.combout(\MUX_B_extsgn_ALU|m_out[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_B_extsgn_ALU|m_out[4]~8 .lut_mask = 16'hAAEA;
defparam \MUX_B_extsgn_ALU|m_out[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|a32~81 (
// Equation(s):
// \ULA|a32~81_combout  = \MUX_B_extsgn_ALU|m_out[4]~8_combout  $ (((\Controladora|WideOr1~0_combout  & (\REG_A|sr_out [4])) # (!\Controladora|WideOr1~0_combout  & ((\PC|sr_out [4])))))

	.dataa(\REG_A|sr_out [4]),
	.datab(\PC|sr_out [4]),
	.datac(\Controladora|WideOr1~0_combout ),
	.datad(\MUX_B_extsgn_ALU|m_out[4]~8_combout ),
	.cin(gnd),
	.combout(\ULA|a32~81_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|a32~81 .lut_mask = 16'h53AC;
defparam \ULA|a32~81 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux24~2 (
// Equation(s):
// \ULA|Mux24~2_combout  = (\COntroladora_ULA|alu_ctr[3]~26_combout  & (!\COntroladora_ULA|alu_ctr[2]~24_combout  & ((\COntroladora_ULA|alu_ctr[0]~27_combout ) # (!\RI|sr_out [10]))))

	.dataa(\COntroladora_ULA|alu_ctr[3]~26_combout ),
	.datab(\COntroladora_ULA|alu_ctr[0]~27_combout ),
	.datac(\RI|sr_out [10]),
	.datad(\COntroladora_ULA|alu_ctr[2]~24_combout ),
	.cin(gnd),
	.combout(\ULA|Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux24~2 .lut_mask = 16'h008A;
defparam \ULA|Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_A_ALU|m_out[4]~4 (
// Equation(s):
// \MUX_A_ALU|m_out[4]~4_combout  = (\Controladora|WideOr1~0_combout  & (\REG_A|sr_out [4])) # (!\Controladora|WideOr1~0_combout  & ((\PC|sr_out [4])))

	.dataa(\REG_A|sr_out [4]),
	.datab(\PC|sr_out [4]),
	.datac(vcc),
	.datad(\Controladora|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\MUX_A_ALU|m_out[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_A_ALU|m_out[4]~4 .lut_mask = 16'hAACC;
defparam \MUX_A_ALU|m_out[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_de_4_Entradas|m_out[0]~0 (
// Equation(s):
// \MUX_de_4_Entradas|m_out[0]~0_combout  = (!\Controladora|pstate.jump_ex_st~regout  & ((\Controladora|pstate.branch_ex_st~regout  & (\SaidaAlu|sr_out [0])) # (!\Controladora|pstate.branch_ex_st~regout  & ((\ULA|Mux31~9_combout )))))

	.dataa(\SaidaAlu|sr_out [0]),
	.datab(\ULA|Mux31~9_combout ),
	.datac(\Controladora|pstate.branch_ex_st~regout ),
	.datad(\Controladora|pstate.jump_ex_st~regout ),
	.cin(gnd),
	.combout(\MUX_de_4_Entradas|m_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_de_4_Entradas|m_out[0]~0 .lut_mask = 16'h00AC;
defparam \MUX_de_4_Entradas|m_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \PC|sr_out[0] (
	.clk(\clk~combout ),
	.datain(\MUX_de_4_Entradas|m_out[0]~0_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EnablePC~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|sr_out [0]));

cycloneii_lcell_comb \MUX_A_ALU|m_out[0]~0 (
// Equation(s):
// \MUX_A_ALU|m_out[0]~0_combout  = (\Controladora|WideOr1~0_combout  & (\REG_A|sr_out [0])) # (!\Controladora|WideOr1~0_combout  & ((\PC|sr_out [0])))

	.dataa(\REG_A|sr_out [0]),
	.datab(\PC|sr_out [0]),
	.datac(vcc),
	.datad(\Controladora|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\MUX_A_ALU|m_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_A_ALU|m_out[0]~0 .lut_mask = 16'hAACC;
defparam \MUX_A_ALU|m_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|tmp[4]~8 (
// Equation(s):
// \ULA|tmp[4]~8_combout  = ((\MUX_B_extsgn_ALU|m_out[4]~8_combout  $ (\MUX_A_ALU|m_out[4]~4_combout  $ (\ULA|tmp[3]~7 )))) # (GND)
// \ULA|tmp[4]~9  = CARRY((\MUX_B_extsgn_ALU|m_out[4]~8_combout  & (\MUX_A_ALU|m_out[4]~4_combout  & !\ULA|tmp[3]~7 )) # (!\MUX_B_extsgn_ALU|m_out[4]~8_combout  & ((\MUX_A_ALU|m_out[4]~4_combout ) # (!\ULA|tmp[3]~7 ))))

	.dataa(\MUX_B_extsgn_ALU|m_out[4]~8_combout ),
	.datab(\MUX_A_ALU|m_out[4]~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ULA|tmp[3]~7 ),
	.combout(\ULA|tmp[4]~8_combout ),
	.cout(\ULA|tmp[4]~9 ));
// synopsys translate_off
defparam \ULA|tmp[4]~8 .lut_mask = 16'h964D;
defparam \ULA|tmp[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux27~4 (
// Equation(s):
// \ULA|Mux27~4_combout  = (\COntroladora_ULA|alu_ctr[1]~31_combout  & (\ULA|tmp[4]~8_combout  & !\COntroladora_ULA|alu_ctr[0]~27_combout ))

	.dataa(\COntroladora_ULA|alu_ctr[1]~31_combout ),
	.datab(\ULA|tmp[4]~8_combout ),
	.datac(vcc),
	.datad(\COntroladora_ULA|alu_ctr[0]~27_combout ),
	.cin(gnd),
	.combout(\ULA|Mux27~4_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux27~4 .lut_mask = 16'h0088;
defparam \ULA|Mux27~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux24~4 (
// Equation(s):
// \ULA|Mux24~4_combout  = (\COntroladora_ULA|alu_ctr[3]~26_combout  & !\COntroladora_ULA|alu_ctr[2]~24_combout )

	.dataa(\COntroladora_ULA|alu_ctr[3]~26_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\COntroladora_ULA|alu_ctr[2]~24_combout ),
	.cin(gnd),
	.combout(\ULA|Mux24~4_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux24~4 .lut_mask = 16'h00AA;
defparam \ULA|Mux24~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux24~5 (
// Equation(s):
// \ULA|Mux24~5_combout  = (\COntroladora_ULA|alu_ctr[2]~24_combout ) # ((\COntroladora_ULA|alu_ctr[3]~26_combout  & \COntroladora_ULA|alu_ctr[0]~27_combout ))

	.dataa(\COntroladora_ULA|alu_ctr[2]~24_combout ),
	.datab(\COntroladora_ULA|alu_ctr[3]~26_combout ),
	.datac(\COntroladora_ULA|alu_ctr[0]~27_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ULA|Mux24~5_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux24~5 .lut_mask = 16'hEAEA;
defparam \ULA|Mux24~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux27~5 (
// Equation(s):
// \ULA|Mux27~5_combout  = (\ULA|Mux24~4_combout  & (((\ULA|Mux24~5_combout )))) # (!\ULA|Mux24~4_combout  & ((\ULA|Mux24~5_combout  & ((\ULA|Mux27~4_combout ))) # (!\ULA|Mux24~5_combout  & (\ULA|Mux27~3_combout ))))

	.dataa(\ULA|Mux27~3_combout ),
	.datab(\ULA|Mux27~4_combout ),
	.datac(\ULA|Mux24~4_combout ),
	.datad(\ULA|Mux24~5_combout ),
	.cin(gnd),
	.combout(\ULA|Mux27~5_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux27~5 .lut_mask = 16'hFC0A;
defparam \ULA|Mux27~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux27~6 (
// Equation(s):
// \ULA|Mux27~6_combout  = (\ULA|Mux24~2_combout  & ((\ULA|Mux27~5_combout  & ((\ULA|a32~81_combout ))) # (!\ULA|Mux27~5_combout  & (\ULA|ShiftLeft0~65_combout )))) # (!\ULA|Mux24~2_combout  & (((\ULA|Mux27~5_combout ))))

	.dataa(\ULA|ShiftLeft0~65_combout ),
	.datab(\ULA|a32~81_combout ),
	.datac(\ULA|Mux24~2_combout ),
	.datad(\ULA|Mux27~5_combout ),
	.cin(gnd),
	.combout(\ULA|Mux27~6_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux27~6 .lut_mask = 16'hCFA0;
defparam \ULA|Mux27~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|a32~82 (
// Equation(s):
// \ULA|a32~82_combout  = (\MUX_B_extsgn_ALU|m_out[4]~8_combout ) # ((\Controladora|WideOr1~0_combout  & (\REG_A|sr_out [4])) # (!\Controladora|WideOr1~0_combout  & ((\PC|sr_out [4]))))

	.dataa(\REG_A|sr_out [4]),
	.datab(\PC|sr_out [4]),
	.datac(\Controladora|WideOr1~0_combout ),
	.datad(\MUX_B_extsgn_ALU|m_out[4]~8_combout ),
	.cin(gnd),
	.combout(\ULA|a32~82_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|a32~82 .lut_mask = 16'hFFAC;
defparam \ULA|a32~82 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux27~7 (
// Equation(s):
// \ULA|Mux27~7_combout  = (\ULA|Mux24~1_combout  & ((\ULA|Mux27~6_combout ) # ((\ULA|Mux24~6_combout  & !\ULA|a32~82_combout )))) # (!\ULA|Mux24~1_combout  & (((\ULA|Mux24~6_combout  & !\ULA|a32~82_combout ))))

	.dataa(\ULA|Mux24~1_combout ),
	.datab(\ULA|Mux27~6_combout ),
	.datac(\ULA|Mux24~6_combout ),
	.datad(\ULA|a32~82_combout ),
	.cin(gnd),
	.combout(\ULA|Mux27~7_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux27~7 .lut_mask = 16'h88F8;
defparam \ULA|Mux27~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \SaidaAlu|sr_out[4] (
	.clk(\clk~combout ),
	.datain(\ULA|Mux27~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SaidaAlu|sr_out [4]));

cycloneii_lcell_comb \MUX_de_4_Entradas|m_out[4]~7 (
// Equation(s):
// \MUX_de_4_Entradas|m_out[4]~7_combout  = (\MUX_de_4_Entradas|m_out[4]~6_combout ) # ((\SaidaAlu|sr_out [4] & (\Controladora|pstate.branch_ex_st~regout  & !\Controladora|pstate.jump_ex_st~regout )))

	.dataa(\MUX_de_4_Entradas|m_out[4]~6_combout ),
	.datab(\SaidaAlu|sr_out [4]),
	.datac(\Controladora|pstate.branch_ex_st~regout ),
	.datad(\Controladora|pstate.jump_ex_st~regout ),
	.cin(gnd),
	.combout(\MUX_de_4_Entradas|m_out[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_de_4_Entradas|m_out[4]~7 .lut_mask = 16'hAAEA;
defparam \MUX_de_4_Entradas|m_out[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \PC|sr_out[4] (
	.clk(\clk~combout ),
	.datain(\MUX_de_4_Entradas|m_out[4]~7_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EnablePC~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|sr_out [4]));

cycloneii_lcell_comb \MUX_PC_MEM|m_out[4]~4 (
// Equation(s):
// \MUX_PC_MEM|m_out[4]~4_combout  = (\Controladora|pstate.readmem_st~regout  & (\SaidaAlu|sr_out [4])) # (!\Controladora|pstate.readmem_st~regout  & ((\Controladora|pstate.writemem_st~regout  & (\SaidaAlu|sr_out [4])) # 
// (!\Controladora|pstate.writemem_st~regout  & ((\PC|sr_out [4])))))

	.dataa(\SaidaAlu|sr_out [4]),
	.datab(\PC|sr_out [4]),
	.datac(\Controladora|pstate.readmem_st~regout ),
	.datad(\Controladora|pstate.writemem_st~regout ),
	.cin(gnd),
	.combout(\MUX_PC_MEM|m_out[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_PC_MEM|m_out[4]~4 .lut_mask = 16'hAAAC;
defparam \MUX_PC_MEM|m_out[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_PC_MEM|m_out[5]~5 (
// Equation(s):
// \MUX_PC_MEM|m_out[5]~5_combout  = (\Controladora|pstate.readmem_st~regout  & (\SaidaAlu|sr_out [5])) # (!\Controladora|pstate.readmem_st~regout  & ((\Controladora|pstate.writemem_st~regout  & (\SaidaAlu|sr_out [5])) # 
// (!\Controladora|pstate.writemem_st~regout  & ((\PC|sr_out [5])))))

	.dataa(\SaidaAlu|sr_out [5]),
	.datab(\PC|sr_out [5]),
	.datac(\Controladora|pstate.readmem_st~regout ),
	.datad(\Controladora|pstate.writemem_st~regout ),
	.cin(gnd),
	.combout(\MUX_PC_MEM|m_out[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_PC_MEM|m_out[5]~5 .lut_mask = 16'hAAAC;
defparam \MUX_PC_MEM|m_out[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_PC_MEM|m_out[6]~6 (
// Equation(s):
// \MUX_PC_MEM|m_out[6]~6_combout  = (\Controladora|pstate.readmem_st~regout  & (\SaidaAlu|sr_out [6])) # (!\Controladora|pstate.readmem_st~regout  & ((\Controladora|pstate.writemem_st~regout  & (\SaidaAlu|sr_out [6])) # 
// (!\Controladora|pstate.writemem_st~regout  & ((\PC|sr_out [6])))))

	.dataa(\SaidaAlu|sr_out [6]),
	.datab(\PC|sr_out [6]),
	.datac(\Controladora|pstate.readmem_st~regout ),
	.datad(\Controladora|pstate.writemem_st~regout ),
	.cin(gnd),
	.combout(\MUX_PC_MEM|m_out[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_PC_MEM|m_out[6]~6 .lut_mask = 16'hAAAC;
defparam \MUX_PC_MEM|m_out[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_PC_MEM|m_out[7]~7 (
// Equation(s):
// \MUX_PC_MEM|m_out[7]~7_combout  = (\Controladora|pstate.readmem_st~regout  & (\SaidaAlu|sr_out [7])) # (!\Controladora|pstate.readmem_st~regout  & ((\Controladora|pstate.writemem_st~regout  & (\SaidaAlu|sr_out [7])) # 
// (!\Controladora|pstate.writemem_st~regout  & ((\PC|sr_out [7])))))

	.dataa(\SaidaAlu|sr_out [7]),
	.datab(\PC|sr_out [7]),
	.datac(\Controladora|pstate.readmem_st~regout ),
	.datad(\Controladora|pstate.writemem_st~regout ),
	.cin(gnd),
	.combout(\MUX_PC_MEM|m_out[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_PC_MEM|m_out[7]~7 .lut_mask = 16'hAAAC;
defparam \MUX_PC_MEM|m_out[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_PC_MEM|m_out[8]~8 (
// Equation(s):
// \MUX_PC_MEM|m_out[8]~8_combout  = (\Controladora|pstate.readmem_st~regout  & (\SaidaAlu|sr_out [8])) # (!\Controladora|pstate.readmem_st~regout  & ((\Controladora|pstate.writemem_st~regout  & (\SaidaAlu|sr_out [8])) # 
// (!\Controladora|pstate.writemem_st~regout  & ((\PC|sr_out [8])))))

	.dataa(\SaidaAlu|sr_out [8]),
	.datab(\PC|sr_out [8]),
	.datac(\Controladora|pstate.readmem_st~regout ),
	.datad(\Controladora|pstate.writemem_st~regout ),
	.cin(gnd),
	.combout(\MUX_PC_MEM|m_out[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_PC_MEM|m_out[8]~8 .lut_mask = 16'hAAAC;
defparam \MUX_PC_MEM|m_out[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_PC_MEM|m_out[9]~9 (
// Equation(s):
// \MUX_PC_MEM|m_out[9]~9_combout  = (\PC|sr_out [9]) # ((\Controladora|pstate.readmem_st~regout ) # (\Controladora|pstate.writemem_st~regout ))

	.dataa(\PC|sr_out [9]),
	.datab(\Controladora|pstate.readmem_st~regout ),
	.datac(\Controladora|pstate.writemem_st~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\MUX_PC_MEM|m_out[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_PC_MEM|m_out[9]~9 .lut_mask = 16'hFEFE;
defparam \MUX_PC_MEM|m_out[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \Memoria|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\Controladora|pstate.writemem_st~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\REG_B|sr_out [21]}),
	.portaaddr({\MUX_PC_MEM|m_out[9]~9_combout ,\MUX_PC_MEM|m_out[8]~8_combout ,\MUX_PC_MEM|m_out[7]~7_combout ,\MUX_PC_MEM|m_out[6]~6_combout ,\MUX_PC_MEM|m_out[5]~5_combout ,\MUX_PC_MEM|m_out[4]~4_combout ,\MUX_PC_MEM|m_out[3]~3_combout ,\MUX_PC_MEM|m_out[2]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Memoria|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a21 .init_file = "mem3.mif";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "mips_mem:Memoria|altsyncram:altsyncram_component|altsyncram_dmc1:auto_generated|ALTSYNCRAM";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 8;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_in_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 255;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 256;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 8;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M4K";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a21 .safe_write = "err_on_2clk";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = 256'h00000000000000000000000000000000000000000000000000000000016100A0;
// synopsys translate_on

cycloneii_lcell_comb \MUX_de_4_Entradas|m_out[22]~43 (
// Equation(s):
// \MUX_de_4_Entradas|m_out[22]~43_combout  = (\MUX_de_4_Entradas|m_out[22]~42_combout ) # ((\SaidaAlu|sr_out [22] & (\Controladora|pstate.branch_ex_st~regout  & !\Controladora|pstate.jump_ex_st~regout )))

	.dataa(\MUX_de_4_Entradas|m_out[22]~42_combout ),
	.datab(\SaidaAlu|sr_out [22]),
	.datac(\Controladora|pstate.branch_ex_st~regout ),
	.datad(\Controladora|pstate.jump_ex_st~regout ),
	.cin(gnd),
	.combout(\MUX_de_4_Entradas|m_out[22]~43_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_de_4_Entradas|m_out[22]~43 .lut_mask = 16'hAAEA;
defparam \MUX_de_4_Entradas|m_out[22]~43 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \PC|sr_out[22] (
	.clk(\clk~combout ),
	.datain(\MUX_de_4_Entradas|m_out[22]~43_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EnablePC~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|sr_out [22]));

cycloneii_lcell_comb \MUX_A_ALU|m_out[22]~22 (
// Equation(s):
// \MUX_A_ALU|m_out[22]~22_combout  = (\Controladora|WideOr1~0_combout  & (\REG_A|sr_out [22])) # (!\Controladora|WideOr1~0_combout  & ((\PC|sr_out [22])))

	.dataa(\REG_A|sr_out [22]),
	.datab(\PC|sr_out [22]),
	.datac(vcc),
	.datad(\Controladora|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\MUX_A_ALU|m_out[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_A_ALU|m_out[22]~22 .lut_mask = 16'hAACC;
defparam \MUX_A_ALU|m_out[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|tmp[22]~44 (
// Equation(s):
// \ULA|tmp[22]~44_combout  = ((\MUX_B_extsgn_ALU|m_out[22]~38_combout  $ (\MUX_A_ALU|m_out[22]~22_combout  $ (\ULA|tmp[21]~43 )))) # (GND)
// \ULA|tmp[22]~45  = CARRY((\MUX_B_extsgn_ALU|m_out[22]~38_combout  & (\MUX_A_ALU|m_out[22]~22_combout  & !\ULA|tmp[21]~43 )) # (!\MUX_B_extsgn_ALU|m_out[22]~38_combout  & ((\MUX_A_ALU|m_out[22]~22_combout ) # (!\ULA|tmp[21]~43 ))))

	.dataa(\MUX_B_extsgn_ALU|m_out[22]~38_combout ),
	.datab(\MUX_A_ALU|m_out[22]~22_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ULA|tmp[21]~43 ),
	.combout(\ULA|tmp[22]~44_combout ),
	.cout(\ULA|tmp[22]~45 ));
// synopsys translate_off
defparam \ULA|tmp[22]~44 .lut_mask = 16'h964D;
defparam \ULA|tmp[22]~44 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux9~2 (
// Equation(s):
// \ULA|Mux9~2_combout  = (\COntroladora_ULA|alu_ctr[1]~31_combout  & \ULA|tmp[22]~44_combout )

	.dataa(\COntroladora_ULA|alu_ctr[1]~31_combout ),
	.datab(\ULA|tmp[22]~44_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ULA|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux9~2 .lut_mask = 16'h8888;
defparam \ULA|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Add1~44 (
// Equation(s):
// \ULA|Add1~44_combout  = ((\MUX_B_extsgn_ALU|m_out[22]~38_combout  $ (\MUX_A_ALU|m_out[22]~22_combout  $ (!\ULA|Add1~43 )))) # (GND)
// \ULA|Add1~45  = CARRY((\MUX_B_extsgn_ALU|m_out[22]~38_combout  & ((\MUX_A_ALU|m_out[22]~22_combout ) # (!\ULA|Add1~43 ))) # (!\MUX_B_extsgn_ALU|m_out[22]~38_combout  & (\MUX_A_ALU|m_out[22]~22_combout  & !\ULA|Add1~43 )))

	.dataa(\MUX_B_extsgn_ALU|m_out[22]~38_combout ),
	.datab(\MUX_A_ALU|m_out[22]~22_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ULA|Add1~43 ),
	.combout(\ULA|Add1~44_combout ),
	.cout(\ULA|Add1~45 ));
// synopsys translate_off
defparam \ULA|Add1~44 .lut_mask = 16'h698E;
defparam \ULA|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux9~6 (
// Equation(s):
// \ULA|Mux9~6_combout  = (\COntroladora_ULA|alu_ctr[0]~27_combout  & (!\COntroladora_ULA|alu_ctr[1]~31_combout  & ((\MUX_B_extsgn_ALU|m_out[22]~38_combout ) # (\MUX_A_ALU|m_out[22]~22_combout )))) # (!\COntroladora_ULA|alu_ctr[0]~27_combout  & 
// ((\COntroladora_ULA|alu_ctr[1]~31_combout ) # ((\MUX_B_extsgn_ALU|m_out[22]~38_combout  & \MUX_A_ALU|m_out[22]~22_combout ))))

	.dataa(\MUX_B_extsgn_ALU|m_out[22]~38_combout ),
	.datab(\MUX_A_ALU|m_out[22]~22_combout ),
	.datac(\COntroladora_ULA|alu_ctr[0]~27_combout ),
	.datad(\COntroladora_ULA|alu_ctr[1]~31_combout ),
	.cin(gnd),
	.combout(\ULA|Mux9~6_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux9~6 .lut_mask = 16'h0FE8;
defparam \ULA|Mux9~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux9~7 (
// Equation(s):
// \ULA|Mux9~7_combout  = (\ULA|Mux13~2_combout  & ((\ULA|Mux9~6_combout  & ((\ULA|Add1~44_combout ))) # (!\ULA|Mux9~6_combout  & (\ULA|ShiftRight0~27_combout )))) # (!\ULA|Mux13~2_combout  & (((\ULA|Mux9~6_combout ))))

	.dataa(\ULA|ShiftRight0~27_combout ),
	.datab(\ULA|Add1~44_combout ),
	.datac(\ULA|Mux13~2_combout ),
	.datad(\ULA|Mux9~6_combout ),
	.cin(gnd),
	.combout(\ULA|Mux9~7_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux9~7 .lut_mask = 16'hCFA0;
defparam \ULA|Mux9~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux9~8 (
// Equation(s):
// \ULA|Mux9~8_combout  = (\COntroladora_ULA|alu_ctr[2]~24_combout  & (((!\COntroladora_ULA|alu_ctr[3]~26_combout )))) # (!\COntroladora_ULA|alu_ctr[2]~24_combout  & ((\COntroladora_ULA|alu_ctr[3]~26_combout  & (\ULA|Mux9~5_combout )) # 
// (!\COntroladora_ULA|alu_ctr[3]~26_combout  & ((\ULA|Mux9~7_combout )))))

	.dataa(\ULA|Mux9~5_combout ),
	.datab(\ULA|Mux9~7_combout ),
	.datac(\COntroladora_ULA|alu_ctr[2]~24_combout ),
	.datad(\COntroladora_ULA|alu_ctr[3]~26_combout ),
	.cin(gnd),
	.combout(\ULA|Mux9~8_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux9~8 .lut_mask = 16'h0AFC;
defparam \ULA|Mux9~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux9~9 (
// Equation(s):
// \ULA|Mux9~9_combout  = (\ULA|Mux13~3_combout  & ((\ULA|Mux9~8_combout  & ((\ULA|Mux9~2_combout ))) # (!\ULA|Mux9~8_combout  & (!\ULA|a32~89_combout )))) # (!\ULA|Mux13~3_combout  & (((\ULA|Mux9~8_combout ))))

	.dataa(\ULA|a32~89_combout ),
	.datab(\ULA|Mux9~2_combout ),
	.datac(\ULA|Mux13~3_combout ),
	.datad(\ULA|Mux9~8_combout ),
	.cin(gnd),
	.combout(\ULA|Mux9~9_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux9~9 .lut_mask = 16'hCF50;
defparam \ULA|Mux9~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux9~10 (
// Equation(s):
// \ULA|Mux9~10_combout  = (\ULA|Mux9~9_combout  & ((!\COntroladora_ULA|alu_ctr[0]~27_combout ) # (!\COntroladora_ULA|alu_ctr[2]~24_combout )))

	.dataa(\COntroladora_ULA|alu_ctr[2]~24_combout ),
	.datab(\COntroladora_ULA|alu_ctr[0]~27_combout ),
	.datac(\ULA|Mux9~9_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ULA|Mux9~10_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux9~10 .lut_mask = 16'h7070;
defparam \ULA|Mux9~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \SaidaAlu|sr_out[22] (
	.clk(\clk~combout ),
	.datain(\ULA|Mux9~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SaidaAlu|sr_out [22]));

cycloneii_lcell_comb \MUX2_RI_BR|m_out[22]~22 (
// Equation(s):
// \MUX2_RI_BR|m_out[22]~22_combout  = (\Controladora|pstate.ldreg_st~regout  & (\REG_DATA_MEM|sr_out [22])) # (!\Controladora|pstate.ldreg_st~regout  & ((\SaidaAlu|sr_out [22])))

	.dataa(\REG_DATA_MEM|sr_out [22]),
	.datab(\SaidaAlu|sr_out [22]),
	.datac(vcc),
	.datad(\Controladora|pstate.ldreg_st~regout ),
	.cin(gnd),
	.combout(\MUX2_RI_BR|m_out[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \MUX2_RI_BR|m_out[22]~22 .lut_mask = 16'hAACC;
defparam \MUX2_RI_BR|m_out[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a22 (
	.portawe(\Controladora|WideOr2~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(!\Controladora|pstate.fetch_st~_wirecell_combout ),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MUX2_RI_BR|m_out[22]~22_combout }),
	.portaaddr({\MUX1_RI_BR|m_out[4]~4_combout ,\MUX1_RI_BR|m_out[3]~3_combout ,\MUX1_RI_BR|m_out[2]~2_combout ,\MUX1_RI_BR|m_out[1]~1_combout ,\MUX1_RI_BR|m_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Memoria|altsyncram_component|auto_generated|q_a [20],\Memoria|altsyncram_component|auto_generated|q_a [19],\Memoria|altsyncram_component|auto_generated|q_a [18],\Memoria|altsyncram_component|auto_generated|q_a [17],\Memoria|altsyncram_component|auto_generated|q_a [16]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a22 .logical_ram_name = "breg:Banco_de_Registradores|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ALTSYNCRAM";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a22 .port_a_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a22 .port_a_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a22 .port_a_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a22 .port_a_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a22 .port_a_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a22 .port_b_address_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a22 .port_b_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a22 .port_b_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a22 .port_b_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a22 .port_b_first_bit_number = 22;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a22 .port_b_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a22 .port_b_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a22 .port_b_read_enable_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a22 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a22 .ram_block_type = "M4K";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a22 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \REG_B|sr_out[22]~22 (
// Equation(s):
// \REG_B|sr_out[22]~22_combout  = (\Banco_de_Registradores|breg32~38_regout  & ((\Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a22~portbdataout ))) # (!\Banco_de_Registradores|breg32~38_regout  & (\Banco_de_Registradores|breg32~61_regout ))

	.dataa(\Banco_de_Registradores|breg32~61_regout ),
	.datab(\Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a22~portbdataout ),
	.datac(vcc),
	.datad(\Banco_de_Registradores|breg32~38_regout ),
	.cin(gnd),
	.combout(\REG_B|sr_out[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \REG_B|sr_out[22]~22 .lut_mask = 16'hCCAA;
defparam \REG_B|sr_out[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \Banco_de_Registradores|breg32_rtl_0_bypass[33] (
	.clk(\clk~combout ),
	.datain(\MUX2_RI_BR|m_out[22]~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Banco_de_Registradores|breg32_rtl_0_bypass [33]));

cycloneii_lcell_ff \REG_B|sr_out[22] (
	.clk(\clk~combout ),
	.datain(\REG_B|sr_out[22]~22_combout ),
	.sdata(\Banco_de_Registradores|breg32_rtl_0_bypass [33]),
	.aclr(gnd),
	.sclr(\Banco_de_Registradores|Equal1~1_combout ),
	.sload(\Banco_de_Registradores|breg32~111_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_B|sr_out [22]));

cycloneii_ram_block \Memoria|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\Controladora|pstate.writemem_st~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\REG_B|sr_out [22]}),
	.portaaddr({\MUX_PC_MEM|m_out[9]~9_combout ,\MUX_PC_MEM|m_out[8]~8_combout ,\MUX_PC_MEM|m_out[7]~7_combout ,\MUX_PC_MEM|m_out[6]~6_combout ,\MUX_PC_MEM|m_out[5]~5_combout ,\MUX_PC_MEM|m_out[4]~4_combout ,\MUX_PC_MEM|m_out[3]~3_combout ,\MUX_PC_MEM|m_out[2]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Memoria|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a22 .init_file = "mem3.mif";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "mips_mem:Memoria|altsyncram:altsyncram_component|altsyncram_dmc1:auto_generated|ALTSYNCRAM";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 8;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_in_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 255;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 256;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 8;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M4K";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a22 .safe_write = "err_on_2clk";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000000000000010100;
// synopsys translate_on

cycloneii_lcell_comb \MUX_de_4_Entradas|m_out[23]~45 (
// Equation(s):
// \MUX_de_4_Entradas|m_out[23]~45_combout  = (\MUX_de_4_Entradas|m_out[23]~44_combout ) # ((\SaidaAlu|sr_out [23] & (\Controladora|pstate.branch_ex_st~regout  & !\Controladora|pstate.jump_ex_st~regout )))

	.dataa(\MUX_de_4_Entradas|m_out[23]~44_combout ),
	.datab(\SaidaAlu|sr_out [23]),
	.datac(\Controladora|pstate.branch_ex_st~regout ),
	.datad(\Controladora|pstate.jump_ex_st~regout ),
	.cin(gnd),
	.combout(\MUX_de_4_Entradas|m_out[23]~45_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_de_4_Entradas|m_out[23]~45 .lut_mask = 16'hAAEA;
defparam \MUX_de_4_Entradas|m_out[23]~45 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \PC|sr_out[23] (
	.clk(\clk~combout ),
	.datain(\MUX_de_4_Entradas|m_out[23]~45_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EnablePC~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|sr_out [23]));

cycloneii_lcell_comb \MUX_A_ALU|m_out[23]~23 (
// Equation(s):
// \MUX_A_ALU|m_out[23]~23_combout  = (\Controladora|WideOr1~0_combout  & (\REG_A|sr_out [23])) # (!\Controladora|WideOr1~0_combout  & ((\PC|sr_out [23])))

	.dataa(\REG_A|sr_out [23]),
	.datab(\PC|sr_out [23]),
	.datac(vcc),
	.datad(\Controladora|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\MUX_A_ALU|m_out[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_A_ALU|m_out[23]~23 .lut_mask = 16'hAACC;
defparam \MUX_A_ALU|m_out[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|tmp[23]~46 (
// Equation(s):
// \ULA|tmp[23]~46_combout  = (\MUX_B_extsgn_ALU|m_out[23]~39_combout  & ((\MUX_A_ALU|m_out[23]~23_combout  & (!\ULA|tmp[22]~45 )) # (!\MUX_A_ALU|m_out[23]~23_combout  & ((\ULA|tmp[22]~45 ) # (GND))))) # (!\MUX_B_extsgn_ALU|m_out[23]~39_combout  & 
// ((\MUX_A_ALU|m_out[23]~23_combout  & (\ULA|tmp[22]~45  & VCC)) # (!\MUX_A_ALU|m_out[23]~23_combout  & (!\ULA|tmp[22]~45 ))))
// \ULA|tmp[23]~47  = CARRY((\MUX_B_extsgn_ALU|m_out[23]~39_combout  & ((!\ULA|tmp[22]~45 ) # (!\MUX_A_ALU|m_out[23]~23_combout ))) # (!\MUX_B_extsgn_ALU|m_out[23]~39_combout  & (!\MUX_A_ALU|m_out[23]~23_combout  & !\ULA|tmp[22]~45 )))

	.dataa(\MUX_B_extsgn_ALU|m_out[23]~39_combout ),
	.datab(\MUX_A_ALU|m_out[23]~23_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ULA|tmp[22]~45 ),
	.combout(\ULA|tmp[23]~46_combout ),
	.cout(\ULA|tmp[23]~47 ));
// synopsys translate_off
defparam \ULA|tmp[23]~46 .lut_mask = 16'h692B;
defparam \ULA|tmp[23]~46 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux8~4 (
// Equation(s):
// \ULA|Mux8~4_combout  = (\COntroladora_ULA|alu_ctr[1]~31_combout  & \ULA|tmp[23]~46_combout )

	.dataa(\COntroladora_ULA|alu_ctr[1]~31_combout ),
	.datab(\ULA|tmp[23]~46_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ULA|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux8~4 .lut_mask = 16'h8888;
defparam \ULA|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Add1~46 (
// Equation(s):
// \ULA|Add1~46_combout  = (\MUX_B_extsgn_ALU|m_out[23]~39_combout  & ((\MUX_A_ALU|m_out[23]~23_combout  & (\ULA|Add1~45  & VCC)) # (!\MUX_A_ALU|m_out[23]~23_combout  & (!\ULA|Add1~45 )))) # (!\MUX_B_extsgn_ALU|m_out[23]~39_combout  & 
// ((\MUX_A_ALU|m_out[23]~23_combout  & (!\ULA|Add1~45 )) # (!\MUX_A_ALU|m_out[23]~23_combout  & ((\ULA|Add1~45 ) # (GND)))))
// \ULA|Add1~47  = CARRY((\MUX_B_extsgn_ALU|m_out[23]~39_combout  & (!\MUX_A_ALU|m_out[23]~23_combout  & !\ULA|Add1~45 )) # (!\MUX_B_extsgn_ALU|m_out[23]~39_combout  & ((!\ULA|Add1~45 ) # (!\MUX_A_ALU|m_out[23]~23_combout ))))

	.dataa(\MUX_B_extsgn_ALU|m_out[23]~39_combout ),
	.datab(\MUX_A_ALU|m_out[23]~23_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ULA|Add1~45 ),
	.combout(\ULA|Add1~46_combout ),
	.cout(\ULA|Add1~47 ));
// synopsys translate_off
defparam \ULA|Add1~46 .lut_mask = 16'h9617;
defparam \ULA|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux8~7 (
// Equation(s):
// \ULA|Mux8~7_combout  = (\COntroladora_ULA|alu_ctr[0]~27_combout  & (!\COntroladora_ULA|alu_ctr[1]~31_combout  & ((\MUX_B_extsgn_ALU|m_out[23]~39_combout ) # (\MUX_A_ALU|m_out[23]~23_combout )))) # (!\COntroladora_ULA|alu_ctr[0]~27_combout  & 
// ((\COntroladora_ULA|alu_ctr[1]~31_combout ) # ((\MUX_B_extsgn_ALU|m_out[23]~39_combout  & \MUX_A_ALU|m_out[23]~23_combout ))))

	.dataa(\MUX_B_extsgn_ALU|m_out[23]~39_combout ),
	.datab(\MUX_A_ALU|m_out[23]~23_combout ),
	.datac(\COntroladora_ULA|alu_ctr[0]~27_combout ),
	.datad(\COntroladora_ULA|alu_ctr[1]~31_combout ),
	.cin(gnd),
	.combout(\ULA|Mux8~7_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux8~7 .lut_mask = 16'h0FE8;
defparam \ULA|Mux8~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux8~8 (
// Equation(s):
// \ULA|Mux8~8_combout  = (\ULA|Mux13~2_combout  & ((\ULA|Mux8~7_combout  & ((\ULA|Add1~46_combout ))) # (!\ULA|Mux8~7_combout  & (\ULA|ShiftRight0~86_combout )))) # (!\ULA|Mux13~2_combout  & (((\ULA|Mux8~7_combout ))))

	.dataa(\ULA|ShiftRight0~86_combout ),
	.datab(\ULA|Add1~46_combout ),
	.datac(\ULA|Mux13~2_combout ),
	.datad(\ULA|Mux8~7_combout ),
	.cin(gnd),
	.combout(\ULA|Mux8~8_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux8~8 .lut_mask = 16'hCFA0;
defparam \ULA|Mux8~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux8~9 (
// Equation(s):
// \ULA|Mux8~9_combout  = (\COntroladora_ULA|alu_ctr[2]~24_combout  & (((!\COntroladora_ULA|alu_ctr[3]~26_combout )))) # (!\COntroladora_ULA|alu_ctr[2]~24_combout  & ((\COntroladora_ULA|alu_ctr[3]~26_combout  & (\ULA|Mux8~6_combout )) # 
// (!\COntroladora_ULA|alu_ctr[3]~26_combout  & ((\ULA|Mux8~8_combout )))))

	.dataa(\ULA|Mux8~6_combout ),
	.datab(\ULA|Mux8~8_combout ),
	.datac(\COntroladora_ULA|alu_ctr[2]~24_combout ),
	.datad(\COntroladora_ULA|alu_ctr[3]~26_combout ),
	.cin(gnd),
	.combout(\ULA|Mux8~9_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux8~9 .lut_mask = 16'h0AFC;
defparam \ULA|Mux8~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux8~10 (
// Equation(s):
// \ULA|Mux8~10_combout  = (\ULA|Mux13~3_combout  & ((\ULA|Mux8~9_combout  & ((\ULA|Mux8~4_combout ))) # (!\ULA|Mux8~9_combout  & (!\ULA|a32~113_combout )))) # (!\ULA|Mux13~3_combout  & (((\ULA|Mux8~9_combout ))))

	.dataa(\ULA|a32~113_combout ),
	.datab(\ULA|Mux8~4_combout ),
	.datac(\ULA|Mux13~3_combout ),
	.datad(\ULA|Mux8~9_combout ),
	.cin(gnd),
	.combout(\ULA|Mux8~10_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux8~10 .lut_mask = 16'hCF50;
defparam \ULA|Mux8~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux8~12 (
// Equation(s):
// \ULA|Mux8~12_combout  = (\ULA|Mux8~10_combout  & ((!\COntroladora_ULA|alu_ctr[0]~27_combout ) # (!\COntroladora_ULA|alu_ctr[2]~24_combout )))

	.dataa(\COntroladora_ULA|alu_ctr[2]~24_combout ),
	.datab(\COntroladora_ULA|alu_ctr[0]~27_combout ),
	.datac(\ULA|Mux8~10_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ULA|Mux8~12_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux8~12 .lut_mask = 16'h7070;
defparam \ULA|Mux8~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \SaidaAlu|sr_out[23] (
	.clk(\clk~combout ),
	.datain(\ULA|Mux8~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SaidaAlu|sr_out [23]));

cycloneii_lcell_comb \MUX2_RI_BR|m_out[23]~23 (
// Equation(s):
// \MUX2_RI_BR|m_out[23]~23_combout  = (\Controladora|pstate.ldreg_st~regout  & (\REG_DATA_MEM|sr_out [23])) # (!\Controladora|pstate.ldreg_st~regout  & ((\SaidaAlu|sr_out [23])))

	.dataa(\REG_DATA_MEM|sr_out [23]),
	.datab(\SaidaAlu|sr_out [23]),
	.datac(vcc),
	.datad(\Controladora|pstate.ldreg_st~regout ),
	.cin(gnd),
	.combout(\MUX2_RI_BR|m_out[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \MUX2_RI_BR|m_out[23]~23 .lut_mask = 16'hAACC;
defparam \MUX2_RI_BR|m_out[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a23 (
	.portawe(\Controladora|WideOr2~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(!\Controladora|pstate.fetch_st~_wirecell_combout ),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MUX2_RI_BR|m_out[23]~23_combout }),
	.portaaddr({\MUX1_RI_BR|m_out[4]~4_combout ,\MUX1_RI_BR|m_out[3]~3_combout ,\MUX1_RI_BR|m_out[2]~2_combout ,\MUX1_RI_BR|m_out[1]~1_combout ,\MUX1_RI_BR|m_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Memoria|altsyncram_component|auto_generated|q_a [20],\Memoria|altsyncram_component|auto_generated|q_a [19],\Memoria|altsyncram_component|auto_generated|q_a [18],\Memoria|altsyncram_component|auto_generated|q_a [17],\Memoria|altsyncram_component|auto_generated|q_a [16]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a23 .logical_ram_name = "breg:Banco_de_Registradores|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ALTSYNCRAM";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a23 .port_a_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a23 .port_a_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a23 .port_a_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a23 .port_a_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a23 .port_a_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a23 .port_b_address_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a23 .port_b_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a23 .port_b_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a23 .port_b_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a23 .port_b_first_bit_number = 23;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a23 .port_b_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a23 .port_b_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a23 .port_b_read_enable_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a23 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a23 .ram_block_type = "M4K";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a23 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \REG_B|sr_out[23]~23 (
// Equation(s):
// \REG_B|sr_out[23]~23_combout  = (\Banco_de_Registradores|breg32~38_regout  & ((\Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a23~portbdataout ))) # (!\Banco_de_Registradores|breg32~38_regout  & (\Banco_de_Registradores|breg32~62_regout ))

	.dataa(\Banco_de_Registradores|breg32~62_regout ),
	.datab(\Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a23~portbdataout ),
	.datac(vcc),
	.datad(\Banco_de_Registradores|breg32~38_regout ),
	.cin(gnd),
	.combout(\REG_B|sr_out[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \REG_B|sr_out[23]~23 .lut_mask = 16'hCCAA;
defparam \REG_B|sr_out[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \Banco_de_Registradores|breg32_rtl_0_bypass[34] (
	.clk(\clk~combout ),
	.datain(\MUX2_RI_BR|m_out[23]~23_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Banco_de_Registradores|breg32_rtl_0_bypass [34]));

cycloneii_lcell_ff \REG_B|sr_out[23] (
	.clk(\clk~combout ),
	.datain(\REG_B|sr_out[23]~23_combout ),
	.sdata(\Banco_de_Registradores|breg32_rtl_0_bypass [34]),
	.aclr(gnd),
	.sclr(\Banco_de_Registradores|Equal1~1_combout ),
	.sload(\Banco_de_Registradores|breg32~111_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_B|sr_out [23]));

cycloneii_ram_block \Memoria|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\Controladora|pstate.writemem_st~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\REG_B|sr_out [23]}),
	.portaaddr({\MUX_PC_MEM|m_out[9]~9_combout ,\MUX_PC_MEM|m_out[8]~8_combout ,\MUX_PC_MEM|m_out[7]~7_combout ,\MUX_PC_MEM|m_out[6]~6_combout ,\MUX_PC_MEM|m_out[5]~5_combout ,\MUX_PC_MEM|m_out[4]~4_combout ,\MUX_PC_MEM|m_out[3]~3_combout ,\MUX_PC_MEM|m_out[2]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Memoria|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a23 .init_file = "mem3.mif";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "mips_mem:Memoria|altsyncram:altsyncram_component|altsyncram_dmc1:auto_generated|ALTSYNCRAM";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 8;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_in_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 255;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 256;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 8;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M4K";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a23 .safe_write = "err_on_2clk";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000000000001C00000;
// synopsys translate_on

cycloneii_lcell_comb \MUX_de_4_Entradas|m_out[24]~47 (
// Equation(s):
// \MUX_de_4_Entradas|m_out[24]~47_combout  = (\MUX_de_4_Entradas|m_out[24]~46_combout ) # ((\SaidaAlu|sr_out [24] & (\Controladora|pstate.branch_ex_st~regout  & !\Controladora|pstate.jump_ex_st~regout )))

	.dataa(\MUX_de_4_Entradas|m_out[24]~46_combout ),
	.datab(\SaidaAlu|sr_out [24]),
	.datac(\Controladora|pstate.branch_ex_st~regout ),
	.datad(\Controladora|pstate.jump_ex_st~regout ),
	.cin(gnd),
	.combout(\MUX_de_4_Entradas|m_out[24]~47_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_de_4_Entradas|m_out[24]~47 .lut_mask = 16'hAAEA;
defparam \MUX_de_4_Entradas|m_out[24]~47 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \PC|sr_out[24] (
	.clk(\clk~combout ),
	.datain(\MUX_de_4_Entradas|m_out[24]~47_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EnablePC~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|sr_out [24]));

cycloneii_lcell_comb \MUX_A_ALU|m_out[24]~24 (
// Equation(s):
// \MUX_A_ALU|m_out[24]~24_combout  = (\Controladora|WideOr1~0_combout  & (\REG_A|sr_out [24])) # (!\Controladora|WideOr1~0_combout  & ((\PC|sr_out [24])))

	.dataa(\REG_A|sr_out [24]),
	.datab(\PC|sr_out [24]),
	.datac(vcc),
	.datad(\Controladora|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\MUX_A_ALU|m_out[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_A_ALU|m_out[24]~24 .lut_mask = 16'hAACC;
defparam \MUX_A_ALU|m_out[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Add1~48 (
// Equation(s):
// \ULA|Add1~48_combout  = ((\MUX_B_extsgn_ALU|m_out[24]~40_combout  $ (\MUX_A_ALU|m_out[24]~24_combout  $ (!\ULA|Add1~47 )))) # (GND)
// \ULA|Add1~49  = CARRY((\MUX_B_extsgn_ALU|m_out[24]~40_combout  & ((\MUX_A_ALU|m_out[24]~24_combout ) # (!\ULA|Add1~47 ))) # (!\MUX_B_extsgn_ALU|m_out[24]~40_combout  & (\MUX_A_ALU|m_out[24]~24_combout  & !\ULA|Add1~47 )))

	.dataa(\MUX_B_extsgn_ALU|m_out[24]~40_combout ),
	.datab(\MUX_A_ALU|m_out[24]~24_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ULA|Add1~47 ),
	.combout(\ULA|Add1~48_combout ),
	.cout(\ULA|Add1~49 ));
// synopsys translate_off
defparam \ULA|Add1~48 .lut_mask = 16'h698E;
defparam \ULA|Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux7~0 (
// Equation(s):
// \ULA|Mux7~0_combout  = (\COntroladora_ULA|alu_ctr[0]~27_combout  & (!\COntroladora_ULA|alu_ctr[1]~31_combout  & ((\MUX_B_extsgn_ALU|m_out[24]~40_combout ) # (\MUX_A_ALU|m_out[24]~24_combout )))) # (!\COntroladora_ULA|alu_ctr[0]~27_combout  & 
// ((\COntroladora_ULA|alu_ctr[1]~31_combout ) # ((\MUX_B_extsgn_ALU|m_out[24]~40_combout  & \MUX_A_ALU|m_out[24]~24_combout ))))

	.dataa(\MUX_B_extsgn_ALU|m_out[24]~40_combout ),
	.datab(\MUX_A_ALU|m_out[24]~24_combout ),
	.datac(\COntroladora_ULA|alu_ctr[0]~27_combout ),
	.datad(\COntroladora_ULA|alu_ctr[1]~31_combout ),
	.cin(gnd),
	.combout(\ULA|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux7~0 .lut_mask = 16'h0FE8;
defparam \ULA|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux7~1 (
// Equation(s):
// \ULA|Mux7~1_combout  = (\ULA|Mux13~2_combout  & ((\ULA|Mux7~0_combout  & ((\ULA|Add1~48_combout ))) # (!\ULA|Mux7~0_combout  & (\ULA|ShiftRight0~93_combout )))) # (!\ULA|Mux13~2_combout  & (((\ULA|Mux7~0_combout ))))

	.dataa(\ULA|ShiftRight0~93_combout ),
	.datab(\ULA|Add1~48_combout ),
	.datac(\ULA|Mux13~2_combout ),
	.datad(\ULA|Mux7~0_combout ),
	.cin(gnd),
	.combout(\ULA|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux7~1 .lut_mask = 16'hCFA0;
defparam \ULA|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux6~2 (
// Equation(s):
// \ULA|Mux6~2_combout  = (\COntroladora_ULA|alu_ctr[2]~24_combout  & (\COntroladora_ULA|alu_ctr[1]~31_combout  & ((!\COntroladora_ULA|alu_ctr[0]~27_combout )))) # (!\COntroladora_ULA|alu_ctr[2]~24_combout  & (((!\COntroladora_ULA|alu_ctr[3]~26_combout ))))

	.dataa(\COntroladora_ULA|alu_ctr[1]~31_combout ),
	.datab(\COntroladora_ULA|alu_ctr[2]~24_combout ),
	.datac(\COntroladora_ULA|alu_ctr[3]~26_combout ),
	.datad(\COntroladora_ULA|alu_ctr[0]~27_combout ),
	.cin(gnd),
	.combout(\ULA|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux6~2 .lut_mask = 16'h038B;
defparam \ULA|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux7~2 (
// Equation(s):
// \ULA|Mux7~2_combout  = (\ULA|Mux6~2_combout  & ((\ULA|Mux24~5_combout  & (\ULA|tmp[24]~48_combout )) # (!\ULA|Mux24~5_combout  & ((\ULA|Mux7~1_combout ))))) # (!\ULA|Mux6~2_combout  & (((!\ULA|Mux24~5_combout ))))

	.dataa(\ULA|tmp[24]~48_combout ),
	.datab(\ULA|Mux7~1_combout ),
	.datac(\ULA|Mux6~2_combout ),
	.datad(\ULA|Mux24~5_combout ),
	.cin(gnd),
	.combout(\ULA|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux7~2 .lut_mask = 16'hA0CF;
defparam \ULA|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux7~5 (
// Equation(s):
// \ULA|Mux7~5_combout  = (\ULA|Mux24~1_combout  & ((\ULA|Mux24~4_combout  & ((\ULA|Mux7~4_combout ) # (!\ULA|Mux7~2_combout ))) # (!\ULA|Mux24~4_combout  & ((\ULA|Mux7~2_combout )))))

	.dataa(\ULA|Mux7~4_combout ),
	.datab(\ULA|Mux24~4_combout ),
	.datac(\ULA|Mux7~2_combout ),
	.datad(\ULA|Mux24~1_combout ),
	.cin(gnd),
	.combout(\ULA|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux7~5 .lut_mask = 16'hBC00;
defparam \ULA|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \SaidaAlu|sr_out[15] (
	.clk(\clk~combout ),
	.datain(\ULA|Mux16~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SaidaAlu|sr_out [15]));

cycloneii_lcell_comb \MUX2_RI_BR|m_out[15]~15 (
// Equation(s):
// \MUX2_RI_BR|m_out[15]~15_combout  = (\Controladora|pstate.ldreg_st~regout  & (\REG_DATA_MEM|sr_out [15])) # (!\Controladora|pstate.ldreg_st~regout  & ((\SaidaAlu|sr_out [15])))

	.dataa(\REG_DATA_MEM|sr_out [15]),
	.datab(\SaidaAlu|sr_out [15]),
	.datac(vcc),
	.datad(\Controladora|pstate.ldreg_st~regout ),
	.cin(gnd),
	.combout(\MUX2_RI_BR|m_out[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \MUX2_RI_BR|m_out[15]~15 .lut_mask = 16'hAACC;
defparam \MUX2_RI_BR|m_out[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a15 (
	.portawe(\Controladora|WideOr2~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(!\Controladora|pstate.fetch_st~_wirecell_combout ),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MUX2_RI_BR|m_out[15]~15_combout }),
	.portaaddr({\MUX1_RI_BR|m_out[4]~4_combout ,\MUX1_RI_BR|m_out[3]~3_combout ,\MUX1_RI_BR|m_out[2]~2_combout ,\MUX1_RI_BR|m_out[1]~1_combout ,\MUX1_RI_BR|m_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Memoria|altsyncram_component|auto_generated|q_a [20],\Memoria|altsyncram_component|auto_generated|q_a [19],\Memoria|altsyncram_component|auto_generated|q_a [18],\Memoria|altsyncram_component|auto_generated|q_a [17],\Memoria|altsyncram_component|auto_generated|q_a [16]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a15 .logical_ram_name = "breg:Banco_de_Registradores|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ALTSYNCRAM";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a15 .port_a_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a15 .port_a_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a15 .port_a_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a15 .port_a_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a15 .port_a_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a15 .port_b_address_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a15 .port_b_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a15 .port_b_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a15 .port_b_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a15 .port_b_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a15 .port_b_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a15 .port_b_read_enable_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a15 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a15 .ram_block_type = "M4K";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a15 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \REG_B|sr_out[15]~15 (
// Equation(s):
// \REG_B|sr_out[15]~15_combout  = (\Banco_de_Registradores|breg32~38_regout  & ((\Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a15~portbdataout ))) # (!\Banco_de_Registradores|breg32~38_regout  & (\Banco_de_Registradores|breg32~54_regout ))

	.dataa(\Banco_de_Registradores|breg32~54_regout ),
	.datab(\Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a15~portbdataout ),
	.datac(vcc),
	.datad(\Banco_de_Registradores|breg32~38_regout ),
	.cin(gnd),
	.combout(\REG_B|sr_out[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_B|sr_out[15]~15 .lut_mask = 16'hCCAA;
defparam \REG_B|sr_out[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \Banco_de_Registradores|breg32_rtl_0_bypass[26] (
	.clk(\clk~combout ),
	.datain(\MUX2_RI_BR|m_out[15]~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Banco_de_Registradores|breg32_rtl_0_bypass [26]));

cycloneii_lcell_ff \REG_B|sr_out[15] (
	.clk(\clk~combout ),
	.datain(\REG_B|sr_out[15]~15_combout ),
	.sdata(\Banco_de_Registradores|breg32_rtl_0_bypass [26]),
	.aclr(gnd),
	.sclr(\Banco_de_Registradores|Equal1~1_combout ),
	.sload(\Banco_de_Registradores|breg32~111_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_B|sr_out [15]));

cycloneii_ram_block \Memoria|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\Controladora|pstate.writemem_st~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\REG_B|sr_out [15]}),
	.portaaddr({\MUX_PC_MEM|m_out[9]~9_combout ,\MUX_PC_MEM|m_out[8]~8_combout ,\MUX_PC_MEM|m_out[7]~7_combout ,\MUX_PC_MEM|m_out[6]~6_combout ,\MUX_PC_MEM|m_out[5]~5_combout ,\MUX_PC_MEM|m_out[4]~4_combout ,\MUX_PC_MEM|m_out[3]~3_combout ,\MUX_PC_MEM|m_out[2]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Memoria|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a15 .init_file = "mem3.mif";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "mips_mem:Memoria|altsyncram:altsyncram_component|altsyncram_dmc1:auto_generated|ALTSYNCRAM";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 8;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_in_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 255;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 256;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 8;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M4K";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a15 .safe_write = "err_on_2clk";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000000000000000010;
// synopsys translate_on

cycloneii_lcell_ff \RI|sr_out[15] (
	.clk(\clk~combout ),
	.datain(\Memoria|altsyncram_component|auto_generated|q_a [15]),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Controladora|pstate.fetch_st~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RI|sr_out [15]));

cycloneii_lcell_comb \MUX_B_extsgn_ALU|m_out[24]~40 (
// Equation(s):
// \MUX_B_extsgn_ALU|m_out[24]~40_combout  = (\Controladora|WideNor0~0_combout  & (\Controladora|pstate.fetch_st~regout  & (\REG_B|sr_out [24]))) # (!\Controladora|WideNor0~0_combout  & (((\RI|sr_out [15]))))

	.dataa(\Controladora|pstate.fetch_st~regout ),
	.datab(\REG_B|sr_out [24]),
	.datac(\RI|sr_out [15]),
	.datad(\Controladora|WideNor0~0_combout ),
	.cin(gnd),
	.combout(\MUX_B_extsgn_ALU|m_out[24]~40_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_B_extsgn_ALU|m_out[24]~40 .lut_mask = 16'h88F0;
defparam \MUX_B_extsgn_ALU|m_out[24]~40 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux7~6 (
// Equation(s):
// \ULA|Mux7~6_combout  = (\MUX_A_ALU|m_out[24]~24_combout  & (((!\MUX_B_extsgn_ALU|m_out[24]~40_combout  & \ULA|Mux7~5_combout )))) # (!\MUX_A_ALU|m_out[24]~24_combout  & ((\MUX_B_extsgn_ALU|m_out[24]~40_combout  & ((\ULA|Mux7~5_combout ))) # 
// (!\MUX_B_extsgn_ALU|m_out[24]~40_combout  & (\ULA|Mux24~6_combout ))))

	.dataa(\ULA|Mux24~6_combout ),
	.datab(\MUX_A_ALU|m_out[24]~24_combout ),
	.datac(\MUX_B_extsgn_ALU|m_out[24]~40_combout ),
	.datad(\ULA|Mux7~5_combout ),
	.cin(gnd),
	.combout(\ULA|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux7~6 .lut_mask = 16'h3E02;
defparam \ULA|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux7~7 (
// Equation(s):
// \ULA|Mux7~7_combout  = (\ULA|Mux7~6_combout ) # ((\ULA|Mux7~2_combout  & \ULA|Mux7~5_combout ))

	.dataa(\ULA|Mux7~2_combout ),
	.datab(\ULA|Mux7~5_combout ),
	.datac(\ULA|Mux7~6_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ULA|Mux7~7_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux7~7 .lut_mask = 16'hF8F8;
defparam \ULA|Mux7~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \SaidaAlu|sr_out[24] (
	.clk(\clk~combout ),
	.datain(\ULA|Mux7~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SaidaAlu|sr_out [24]));

cycloneii_lcell_comb \MUX2_RI_BR|m_out[24]~24 (
// Equation(s):
// \MUX2_RI_BR|m_out[24]~24_combout  = (\Controladora|pstate.ldreg_st~regout  & (\REG_DATA_MEM|sr_out [24])) # (!\Controladora|pstate.ldreg_st~regout  & ((\SaidaAlu|sr_out [24])))

	.dataa(\REG_DATA_MEM|sr_out [24]),
	.datab(\SaidaAlu|sr_out [24]),
	.datac(vcc),
	.datad(\Controladora|pstate.ldreg_st~regout ),
	.cin(gnd),
	.combout(\MUX2_RI_BR|m_out[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \MUX2_RI_BR|m_out[24]~24 .lut_mask = 16'hAACC;
defparam \MUX2_RI_BR|m_out[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a24 (
	.portawe(\Controladora|WideOr2~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(!\Controladora|pstate.fetch_st~_wirecell_combout ),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MUX2_RI_BR|m_out[24]~24_combout }),
	.portaaddr({\MUX1_RI_BR|m_out[4]~4_combout ,\MUX1_RI_BR|m_out[3]~3_combout ,\MUX1_RI_BR|m_out[2]~2_combout ,\MUX1_RI_BR|m_out[1]~1_combout ,\MUX1_RI_BR|m_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Memoria|altsyncram_component|auto_generated|q_a [20],\Memoria|altsyncram_component|auto_generated|q_a [19],\Memoria|altsyncram_component|auto_generated|q_a [18],\Memoria|altsyncram_component|auto_generated|q_a [17],\Memoria|altsyncram_component|auto_generated|q_a [16]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a24 .logical_ram_name = "breg:Banco_de_Registradores|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ALTSYNCRAM";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a24 .port_a_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a24 .port_a_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a24 .port_a_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a24 .port_a_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a24 .port_a_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a24 .port_b_address_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a24 .port_b_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a24 .port_b_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a24 .port_b_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a24 .port_b_first_bit_number = 24;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a24 .port_b_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a24 .port_b_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a24 .port_b_read_enable_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a24 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a24 .ram_block_type = "M4K";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a24 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \REG_B|sr_out[24]~24 (
// Equation(s):
// \REG_B|sr_out[24]~24_combout  = (\Banco_de_Registradores|breg32~38_regout  & ((\Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a24~portbdataout ))) # (!\Banco_de_Registradores|breg32~38_regout  & (\Banco_de_Registradores|breg32~63_regout ))

	.dataa(\Banco_de_Registradores|breg32~63_regout ),
	.datab(\Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a24~portbdataout ),
	.datac(vcc),
	.datad(\Banco_de_Registradores|breg32~38_regout ),
	.cin(gnd),
	.combout(\REG_B|sr_out[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \REG_B|sr_out[24]~24 .lut_mask = 16'hCCAA;
defparam \REG_B|sr_out[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \Banco_de_Registradores|breg32_rtl_0_bypass[35] (
	.clk(\clk~combout ),
	.datain(\MUX2_RI_BR|m_out[24]~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Banco_de_Registradores|breg32_rtl_0_bypass [35]));

cycloneii_lcell_ff \REG_B|sr_out[24] (
	.clk(\clk~combout ),
	.datain(\REG_B|sr_out[24]~24_combout ),
	.sdata(\Banco_de_Registradores|breg32_rtl_0_bypass [35]),
	.aclr(gnd),
	.sclr(\Banco_de_Registradores|Equal1~1_combout ),
	.sload(\Banco_de_Registradores|breg32~111_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_B|sr_out [24]));

cycloneii_ram_block \Memoria|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\Controladora|pstate.writemem_st~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\REG_B|sr_out [24]}),
	.portaaddr({\MUX_PC_MEM|m_out[9]~9_combout ,\MUX_PC_MEM|m_out[8]~8_combout ,\MUX_PC_MEM|m_out[7]~7_combout ,\MUX_PC_MEM|m_out[6]~6_combout ,\MUX_PC_MEM|m_out[5]~5_combout ,\MUX_PC_MEM|m_out[4]~4_combout ,\MUX_PC_MEM|m_out[3]~3_combout ,\MUX_PC_MEM|m_out[2]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Memoria|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a24 .init_file = "mem3.mif";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "mips_mem:Memoria|altsyncram:altsyncram_component|altsyncram_dmc1:auto_generated|ALTSYNCRAM";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 8;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_in_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 255;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 256;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 8;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M4K";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a24 .safe_write = "err_on_2clk";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000000000001E9FDEC;
// synopsys translate_on

cycloneii_lcell_comb \MUX_de_4_Entradas|m_out[25]~49 (
// Equation(s):
// \MUX_de_4_Entradas|m_out[25]~49_combout  = (\MUX_de_4_Entradas|m_out[25]~48_combout ) # ((\SaidaAlu|sr_out [25] & (\Controladora|pstate.branch_ex_st~regout  & !\Controladora|pstate.jump_ex_st~regout )))

	.dataa(\MUX_de_4_Entradas|m_out[25]~48_combout ),
	.datab(\SaidaAlu|sr_out [25]),
	.datac(\Controladora|pstate.branch_ex_st~regout ),
	.datad(\Controladora|pstate.jump_ex_st~regout ),
	.cin(gnd),
	.combout(\MUX_de_4_Entradas|m_out[25]~49_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_de_4_Entradas|m_out[25]~49 .lut_mask = 16'hAAEA;
defparam \MUX_de_4_Entradas|m_out[25]~49 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \PC|sr_out[25] (
	.clk(\clk~combout ),
	.datain(\MUX_de_4_Entradas|m_out[25]~49_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EnablePC~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|sr_out [25]));

cycloneii_lcell_comb \MUX_A_ALU|m_out[25]~25 (
// Equation(s):
// \MUX_A_ALU|m_out[25]~25_combout  = (\Controladora|WideOr1~0_combout  & (\REG_A|sr_out [25])) # (!\Controladora|WideOr1~0_combout  & ((\PC|sr_out [25])))

	.dataa(\REG_A|sr_out [25]),
	.datab(\PC|sr_out [25]),
	.datac(vcc),
	.datad(\Controladora|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\MUX_A_ALU|m_out[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_A_ALU|m_out[25]~25 .lut_mask = 16'hAACC;
defparam \MUX_A_ALU|m_out[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Add1~50 (
// Equation(s):
// \ULA|Add1~50_combout  = (\MUX_B_extsgn_ALU|m_out[25]~41_combout  & ((\MUX_A_ALU|m_out[25]~25_combout  & (\ULA|Add1~49  & VCC)) # (!\MUX_A_ALU|m_out[25]~25_combout  & (!\ULA|Add1~49 )))) # (!\MUX_B_extsgn_ALU|m_out[25]~41_combout  & 
// ((\MUX_A_ALU|m_out[25]~25_combout  & (!\ULA|Add1~49 )) # (!\MUX_A_ALU|m_out[25]~25_combout  & ((\ULA|Add1~49 ) # (GND)))))
// \ULA|Add1~51  = CARRY((\MUX_B_extsgn_ALU|m_out[25]~41_combout  & (!\MUX_A_ALU|m_out[25]~25_combout  & !\ULA|Add1~49 )) # (!\MUX_B_extsgn_ALU|m_out[25]~41_combout  & ((!\ULA|Add1~49 ) # (!\MUX_A_ALU|m_out[25]~25_combout ))))

	.dataa(\MUX_B_extsgn_ALU|m_out[25]~41_combout ),
	.datab(\MUX_A_ALU|m_out[25]~25_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ULA|Add1~49 ),
	.combout(\ULA|Add1~50_combout ),
	.cout(\ULA|Add1~51 ));
// synopsys translate_off
defparam \ULA|Add1~50 .lut_mask = 16'h9617;
defparam \ULA|Add1~50 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux6~0 (
// Equation(s):
// \ULA|Mux6~0_combout  = (\COntroladora_ULA|alu_ctr[0]~27_combout  & (!\COntroladora_ULA|alu_ctr[1]~31_combout  & ((\MUX_B_extsgn_ALU|m_out[25]~41_combout ) # (\MUX_A_ALU|m_out[25]~25_combout )))) # (!\COntroladora_ULA|alu_ctr[0]~27_combout  & 
// ((\COntroladora_ULA|alu_ctr[1]~31_combout ) # ((\MUX_B_extsgn_ALU|m_out[25]~41_combout  & \MUX_A_ALU|m_out[25]~25_combout ))))

	.dataa(\MUX_B_extsgn_ALU|m_out[25]~41_combout ),
	.datab(\MUX_A_ALU|m_out[25]~25_combout ),
	.datac(\COntroladora_ULA|alu_ctr[0]~27_combout ),
	.datad(\COntroladora_ULA|alu_ctr[1]~31_combout ),
	.cin(gnd),
	.combout(\ULA|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux6~0 .lut_mask = 16'h0FE8;
defparam \ULA|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux6~1 (
// Equation(s):
// \ULA|Mux6~1_combout  = (\ULA|Mux13~2_combout  & ((\ULA|Mux6~0_combout  & ((\ULA|Add1~50_combout ))) # (!\ULA|Mux6~0_combout  & (\ULA|ShiftRight0~67_combout )))) # (!\ULA|Mux13~2_combout  & (((\ULA|Mux6~0_combout ))))

	.dataa(\ULA|ShiftRight0~67_combout ),
	.datab(\ULA|Add1~50_combout ),
	.datac(\ULA|Mux13~2_combout ),
	.datad(\ULA|Mux6~0_combout ),
	.cin(gnd),
	.combout(\ULA|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux6~1 .lut_mask = 16'hCFA0;
defparam \ULA|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux6~3 (
// Equation(s):
// \ULA|Mux6~3_combout  = (\ULA|Mux6~2_combout  & ((\ULA|Mux24~5_combout  & (\ULA|tmp[25]~50_combout )) # (!\ULA|Mux24~5_combout  & ((\ULA|Mux6~1_combout ))))) # (!\ULA|Mux6~2_combout  & (((!\ULA|Mux24~5_combout ))))

	.dataa(\ULA|tmp[25]~50_combout ),
	.datab(\ULA|Mux6~1_combout ),
	.datac(\ULA|Mux6~2_combout ),
	.datad(\ULA|Mux24~5_combout ),
	.cin(gnd),
	.combout(\ULA|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux6~3 .lut_mask = 16'hA0CF;
defparam \ULA|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux6~6 (
// Equation(s):
// \ULA|Mux6~6_combout  = (\ULA|Mux24~1_combout  & ((\ULA|Mux24~4_combout  & ((\ULA|Mux6~5_combout ) # (!\ULA|Mux6~3_combout ))) # (!\ULA|Mux24~4_combout  & ((\ULA|Mux6~3_combout )))))

	.dataa(\ULA|Mux6~5_combout ),
	.datab(\ULA|Mux24~4_combout ),
	.datac(\ULA|Mux6~3_combout ),
	.datad(\ULA|Mux24~1_combout ),
	.cin(gnd),
	.combout(\ULA|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux6~6 .lut_mask = 16'hBC00;
defparam \ULA|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_B_extsgn_ALU|m_out[25]~41 (
// Equation(s):
// \MUX_B_extsgn_ALU|m_out[25]~41_combout  = (\Controladora|WideNor0~0_combout  & (\Controladora|pstate.fetch_st~regout  & (\REG_B|sr_out [25]))) # (!\Controladora|WideNor0~0_combout  & (((\RI|sr_out [15]))))

	.dataa(\Controladora|pstate.fetch_st~regout ),
	.datab(\REG_B|sr_out [25]),
	.datac(\RI|sr_out [15]),
	.datad(\Controladora|WideNor0~0_combout ),
	.cin(gnd),
	.combout(\MUX_B_extsgn_ALU|m_out[25]~41_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_B_extsgn_ALU|m_out[25]~41 .lut_mask = 16'h88F0;
defparam \MUX_B_extsgn_ALU|m_out[25]~41 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux6~7 (
// Equation(s):
// \ULA|Mux6~7_combout  = (\MUX_A_ALU|m_out[25]~25_combout  & (!\MUX_B_extsgn_ALU|m_out[25]~41_combout  & ((\ULA|Mux6~6_combout )))) # (!\MUX_A_ALU|m_out[25]~25_combout  & ((\MUX_B_extsgn_ALU|m_out[25]~41_combout  & ((\ULA|Mux6~6_combout ))) # 
// (!\MUX_B_extsgn_ALU|m_out[25]~41_combout  & (\ULA|Mux24~6_combout ))))

	.dataa(\MUX_A_ALU|m_out[25]~25_combout ),
	.datab(\MUX_B_extsgn_ALU|m_out[25]~41_combout ),
	.datac(\ULA|Mux24~6_combout ),
	.datad(\ULA|Mux6~6_combout ),
	.cin(gnd),
	.combout(\ULA|Mux6~7_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux6~7 .lut_mask = 16'h7610;
defparam \ULA|Mux6~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux6~8 (
// Equation(s):
// \ULA|Mux6~8_combout  = (\ULA|Mux6~7_combout ) # ((\ULA|Mux6~3_combout  & \ULA|Mux6~6_combout ))

	.dataa(\ULA|Mux6~3_combout ),
	.datab(\ULA|Mux6~6_combout ),
	.datac(\ULA|Mux6~7_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ULA|Mux6~8_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux6~8 .lut_mask = 16'hF8F8;
defparam \ULA|Mux6~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \SaidaAlu|sr_out[25] (
	.clk(\clk~combout ),
	.datain(\ULA|Mux6~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SaidaAlu|sr_out [25]));

cycloneii_lcell_comb \MUX2_RI_BR|m_out[25]~25 (
// Equation(s):
// \MUX2_RI_BR|m_out[25]~25_combout  = (\Controladora|pstate.ldreg_st~regout  & (\REG_DATA_MEM|sr_out [25])) # (!\Controladora|pstate.ldreg_st~regout  & ((\SaidaAlu|sr_out [25])))

	.dataa(\REG_DATA_MEM|sr_out [25]),
	.datab(\SaidaAlu|sr_out [25]),
	.datac(vcc),
	.datad(\Controladora|pstate.ldreg_st~regout ),
	.cin(gnd),
	.combout(\MUX2_RI_BR|m_out[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \MUX2_RI_BR|m_out[25]~25 .lut_mask = 16'hAACC;
defparam \MUX2_RI_BR|m_out[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a25 (
	.portawe(\Controladora|WideOr2~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(!\Controladora|pstate.fetch_st~_wirecell_combout ),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MUX2_RI_BR|m_out[25]~25_combout }),
	.portaaddr({\MUX1_RI_BR|m_out[4]~4_combout ,\MUX1_RI_BR|m_out[3]~3_combout ,\MUX1_RI_BR|m_out[2]~2_combout ,\MUX1_RI_BR|m_out[1]~1_combout ,\MUX1_RI_BR|m_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Memoria|altsyncram_component|auto_generated|q_a [20],\Memoria|altsyncram_component|auto_generated|q_a [19],\Memoria|altsyncram_component|auto_generated|q_a [18],\Memoria|altsyncram_component|auto_generated|q_a [17],\Memoria|altsyncram_component|auto_generated|q_a [16]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a25_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a25 .logical_ram_name = "breg:Banco_de_Registradores|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ALTSYNCRAM";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a25 .port_a_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a25 .port_a_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a25 .port_a_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a25 .port_a_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a25 .port_a_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a25 .port_b_address_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a25 .port_b_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a25 .port_b_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a25 .port_b_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a25 .port_b_first_bit_number = 25;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a25 .port_b_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a25 .port_b_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a25 .port_b_read_enable_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a25 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a25 .ram_block_type = "M4K";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a25 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \REG_B|sr_out[25]~25 (
// Equation(s):
// \REG_B|sr_out[25]~25_combout  = (\Banco_de_Registradores|breg32~38_regout  & ((\Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a25~portbdataout ))) # (!\Banco_de_Registradores|breg32~38_regout  & (\Banco_de_Registradores|breg32~64_regout ))

	.dataa(\Banco_de_Registradores|breg32~64_regout ),
	.datab(\Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a25~portbdataout ),
	.datac(vcc),
	.datad(\Banco_de_Registradores|breg32~38_regout ),
	.cin(gnd),
	.combout(\REG_B|sr_out[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \REG_B|sr_out[25]~25 .lut_mask = 16'hCCAA;
defparam \REG_B|sr_out[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \Banco_de_Registradores|breg32_rtl_0_bypass[36] (
	.clk(\clk~combout ),
	.datain(\MUX2_RI_BR|m_out[25]~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Banco_de_Registradores|breg32_rtl_0_bypass [36]));

cycloneii_lcell_ff \REG_B|sr_out[25] (
	.clk(\clk~combout ),
	.datain(\REG_B|sr_out[25]~25_combout ),
	.sdata(\Banco_de_Registradores|breg32_rtl_0_bypass [36]),
	.aclr(gnd),
	.sclr(\Banco_de_Registradores|Equal1~1_combout ),
	.sload(\Banco_de_Registradores|breg32~111_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_B|sr_out [25]));

cycloneii_ram_block \Memoria|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\Controladora|pstate.writemem_st~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\REG_B|sr_out [25]}),
	.portaaddr({\MUX_PC_MEM|m_out[9]~9_combout ,\MUX_PC_MEM|m_out[8]~8_combout ,\MUX_PC_MEM|m_out[7]~7_combout ,\MUX_PC_MEM|m_out[6]~6_combout ,\MUX_PC_MEM|m_out[5]~5_combout ,\MUX_PC_MEM|m_out[4]~4_combout ,\MUX_PC_MEM|m_out[3]~3_combout ,\MUX_PC_MEM|m_out[2]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Memoria|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a25 .init_file = "mem3.mif";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "mips_mem:Memoria|altsyncram:altsyncram_component|altsyncram_dmc1:auto_generated|ALTSYNCRAM";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 8;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_in_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 255;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 256;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a25 .port_a_write_enable_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 8;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M4K";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a25 .safe_write = "err_on_2clk";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_ram_block \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a17 (
	.portawe(\Controladora|WideOr2~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(!\Controladora|pstate.fetch_st~_wirecell_combout ),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MUX2_RI_BR|m_out[17]~17_combout }),
	.portaaddr({\MUX1_RI_BR|m_out[4]~4_combout ,\MUX1_RI_BR|m_out[3]~3_combout ,\MUX1_RI_BR|m_out[2]~2_combout ,\MUX1_RI_BR|m_out[1]~1_combout ,\MUX1_RI_BR|m_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Memoria|altsyncram_component|auto_generated|q_a [25],\Memoria|altsyncram_component|auto_generated|q_a [24],\Memoria|altsyncram_component|auto_generated|q_a [23],\Memoria|altsyncram_component|auto_generated|q_a [22],\Memoria|altsyncram_component|auto_generated|q_a [21]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "breg:Banco_de_Registradores|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ALTSYNCRAM";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a17 .port_a_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a17 .port_a_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a17 .port_b_address_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a17 .port_b_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a17 .port_b_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a17 .port_b_first_bit_number = 17;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a17 .port_b_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a17 .port_b_read_enable_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a17 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M4K";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a17 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \REG_A|sr_out[17]~17 (
// Equation(s):
// \REG_A|sr_out[17]~17_combout  = (\Banco_de_Registradores|breg32~38_regout  & ((\Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a17~portbdataout ))) # (!\Banco_de_Registradores|breg32~38_regout  & (\Banco_de_Registradores|breg32~56_regout ))

	.dataa(\Banco_de_Registradores|breg32~56_regout ),
	.datab(\Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a17~portbdataout ),
	.datac(vcc),
	.datad(\Banco_de_Registradores|breg32~38_regout ),
	.cin(gnd),
	.combout(\REG_A|sr_out[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|sr_out[17]~17 .lut_mask = 16'hCCAA;
defparam \REG_A|sr_out[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \Banco_de_Registradores|breg32_rtl_0_bypass[28] (
	.clk(\clk~combout ),
	.datain(\MUX2_RI_BR|m_out[17]~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Banco_de_Registradores|breg32_rtl_0_bypass [28]));

cycloneii_lcell_ff \RI|sr_out[25] (
	.clk(\clk~combout ),
	.datain(\Memoria|altsyncram_component|auto_generated|q_a [25]),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Controladora|pstate.fetch_st~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RI|sr_out [25]));

cycloneii_lcell_comb \Banco_de_Registradores|Equal0~1 (
// Equation(s):
// \Banco_de_Registradores|Equal0~1_combout  = (\Banco_de_Registradores|Equal0~0_combout  & !\RI|sr_out [25])

	.dataa(\Banco_de_Registradores|Equal0~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\RI|sr_out [25]),
	.cin(gnd),
	.combout(\Banco_de_Registradores|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Banco_de_Registradores|Equal0~1 .lut_mask = 16'h00AA;
defparam \Banco_de_Registradores|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \RI|sr_out[24] (
	.clk(\clk~combout ),
	.datain(\Memoria|altsyncram_component|auto_generated|q_a [24]),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Controladora|pstate.fetch_st~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RI|sr_out [24]));

cycloneii_lcell_comb \Banco_de_Registradores|breg32~105 (
// Equation(s):
// \Banco_de_Registradores|breg32~105_combout  = (\RI|sr_out [23] & (\Banco_de_Registradores|breg32_rtl_0_bypass [5] & (\RI|sr_out [24] $ (!\Banco_de_Registradores|breg32_rtl_0_bypass [7])))) # (!\RI|sr_out [23] & 
// (!\Banco_de_Registradores|breg32_rtl_0_bypass [5] & (\RI|sr_out [24] $ (!\Banco_de_Registradores|breg32_rtl_0_bypass [7]))))

	.dataa(\RI|sr_out [23]),
	.datab(\RI|sr_out [24]),
	.datac(\Banco_de_Registradores|breg32_rtl_0_bypass [7]),
	.datad(\Banco_de_Registradores|breg32_rtl_0_bypass [5]),
	.cin(gnd),
	.combout(\Banco_de_Registradores|breg32~105_combout ),
	.cout());
// synopsys translate_off
defparam \Banco_de_Registradores|breg32~105 .lut_mask = 16'h8241;
defparam \Banco_de_Registradores|breg32~105 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Banco_de_Registradores|breg32~106 (
// Equation(s):
// \Banco_de_Registradores|breg32~106_combout  = (\Banco_de_Registradores|breg32_rtl_0_bypass [0] & (\RI|sr_out [25] $ (!\Banco_de_Registradores|breg32_rtl_0_bypass [9])))

	.dataa(\Banco_de_Registradores|breg32_rtl_0_bypass [0]),
	.datab(\RI|sr_out [25]),
	.datac(\Banco_de_Registradores|breg32_rtl_0_bypass [9]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Banco_de_Registradores|breg32~106_combout ),
	.cout());
// synopsys translate_off
defparam \Banco_de_Registradores|breg32~106 .lut_mask = 16'h8282;
defparam \Banco_de_Registradores|breg32~106 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Banco_de_Registradores|breg32~107 (
// Equation(s):
// \Banco_de_Registradores|breg32~107_combout  = (\Banco_de_Registradores|breg32~104_combout  & (\Banco_de_Registradores|breg32~105_combout  & \Banco_de_Registradores|breg32~106_combout ))

	.dataa(\Banco_de_Registradores|breg32~104_combout ),
	.datab(\Banco_de_Registradores|breg32~105_combout ),
	.datac(\Banco_de_Registradores|breg32~106_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Banco_de_Registradores|breg32~107_combout ),
	.cout());
// synopsys translate_off
defparam \Banco_de_Registradores|breg32~107 .lut_mask = 16'h8080;
defparam \Banco_de_Registradores|breg32~107 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \REG_A|sr_out[17] (
	.clk(\clk~combout ),
	.datain(\REG_A|sr_out[17]~17_combout ),
	.sdata(\Banco_de_Registradores|breg32_rtl_0_bypass [28]),
	.aclr(gnd),
	.sclr(\Banco_de_Registradores|Equal0~1_combout ),
	.sload(\Banco_de_Registradores|breg32~107_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_A|sr_out [17]));

cycloneii_lcell_comb \ULA|ShiftLeft0~59 (
// Equation(s):
// \ULA|ShiftLeft0~59_combout  = (\ULA|ShiftRight0~8_combout  & ((\Controladora|WideOr1~0_combout  & (\REG_A|sr_out [17])) # (!\Controladora|WideOr1~0_combout  & ((\PC|sr_out [17])))))

	.dataa(\ULA|ShiftRight0~8_combout ),
	.datab(\REG_A|sr_out [17]),
	.datac(\PC|sr_out [17]),
	.datad(\Controladora|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~59_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~59 .lut_mask = 16'h88A0;
defparam \ULA|ShiftLeft0~59 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \Memoria|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\Controladora|pstate.writemem_st~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\REG_B|sr_out [6]}),
	.portaaddr({\MUX_PC_MEM|m_out[9]~9_combout ,\MUX_PC_MEM|m_out[8]~8_combout ,\MUX_PC_MEM|m_out[7]~7_combout ,\MUX_PC_MEM|m_out[6]~6_combout ,\MUX_PC_MEM|m_out[5]~5_combout ,\MUX_PC_MEM|m_out[4]~4_combout ,\MUX_PC_MEM|m_out[3]~3_combout ,\MUX_PC_MEM|m_out[2]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Memoria|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a6 .init_file = "mem3.mif";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "mips_mem:Memoria|altsyncram:altsyncram_component|altsyncram_dmc1:auto_generated|ALTSYNCRAM";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 8;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_in_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 255;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 256;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 8;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M4K";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a6 .safe_write = "err_on_2clk";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000000100002200016;
// synopsys translate_on

cycloneii_lcell_ff \RI|sr_out[6] (
	.clk(\clk~combout ),
	.datain(\Memoria|altsyncram_component|auto_generated|q_a [6]),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Controladora|pstate.fetch_st~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RI|sr_out [6]));

cycloneii_lcell_comb \ULA|ShiftRight0~10 (
// Equation(s):
// \ULA|ShiftRight0~10_combout  = (\RI|sr_out [7] & !\RI|sr_out [6])

	.dataa(\RI|sr_out [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(\RI|sr_out [6]),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~10_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~10 .lut_mask = 16'h00AA;
defparam \ULA|ShiftRight0~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~29 (
// Equation(s):
// \ULA|ShiftRight0~29_combout  = (\ULA|ShiftRight0~28_combout ) # ((\ULA|ShiftLeft0~59_combout ) # ((\MUX_A_ALU|m_out[19]~19_combout  & \ULA|ShiftRight0~10_combout )))

	.dataa(\ULA|ShiftRight0~28_combout ),
	.datab(\ULA|ShiftLeft0~59_combout ),
	.datac(\MUX_A_ALU|m_out[19]~19_combout ),
	.datad(\ULA|ShiftRight0~10_combout ),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~29_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~29 .lut_mask = 16'hFEEE;
defparam \ULA|ShiftRight0~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~101 (
// Equation(s):
// \ULA|ShiftRight0~101_combout  = (\RI|sr_out [8] & (\ULA|ShiftRight0~39_combout )) # (!\RI|sr_out [8] & ((\ULA|ShiftRight0~29_combout )))

	.dataa(\ULA|ShiftRight0~39_combout ),
	.datab(\ULA|ShiftRight0~29_combout ),
	.datac(vcc),
	.datad(\RI|sr_out [8]),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~101_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~101 .lut_mask = 16'hAACC;
defparam \ULA|ShiftRight0~101 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~102 (
// Equation(s):
// \ULA|ShiftRight0~102_combout  = (\ULA|ShiftRight0~100_combout ) # ((\ULA|ShiftRight0~101_combout  & !\RI|sr_out [9]))

	.dataa(\ULA|ShiftRight0~100_combout ),
	.datab(\ULA|ShiftRight0~101_combout ),
	.datac(vcc),
	.datad(\RI|sr_out [9]),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~102_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~102 .lut_mask = 16'hAAEE;
defparam \ULA|ShiftRight0~102 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux30~5 (
// Equation(s):
// \ULA|Mux30~5_combout  = (\RI|sr_out [10] & (\COntroladora_ULA|alu_ctr[0]~27_combout  & (\ULA|ShiftRight0~102_combout  & !\COntroladora_ULA|alu_ctr[3]~26_combout )))

	.dataa(\RI|sr_out [10]),
	.datab(\COntroladora_ULA|alu_ctr[0]~27_combout ),
	.datac(\ULA|ShiftRight0~102_combout ),
	.datad(\COntroladora_ULA|alu_ctr[3]~26_combout ),
	.cin(gnd),
	.combout(\ULA|Mux30~5_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux30~5 .lut_mask = 16'h0080;
defparam \ULA|Mux30~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Add1~2 (
// Equation(s):
// \ULA|Add1~2_combout  = (\MUX_B_extsgn_ALU|m_out[1]~3_combout  & ((\MUX_A_ALU|m_out[1]~1_combout  & (\ULA|Add1~1  & VCC)) # (!\MUX_A_ALU|m_out[1]~1_combout  & (!\ULA|Add1~1 )))) # (!\MUX_B_extsgn_ALU|m_out[1]~3_combout  & ((\MUX_A_ALU|m_out[1]~1_combout  & 
// (!\ULA|Add1~1 )) # (!\MUX_A_ALU|m_out[1]~1_combout  & ((\ULA|Add1~1 ) # (GND)))))
// \ULA|Add1~3  = CARRY((\MUX_B_extsgn_ALU|m_out[1]~3_combout  & (!\MUX_A_ALU|m_out[1]~1_combout  & !\ULA|Add1~1 )) # (!\MUX_B_extsgn_ALU|m_out[1]~3_combout  & ((!\ULA|Add1~1 ) # (!\MUX_A_ALU|m_out[1]~1_combout ))))

	.dataa(\MUX_B_extsgn_ALU|m_out[1]~3_combout ),
	.datab(\MUX_A_ALU|m_out[1]~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ULA|Add1~1 ),
	.combout(\ULA|Add1~2_combout ),
	.cout(\ULA|Add1~3 ));
// synopsys translate_off
defparam \ULA|Add1~2 .lut_mask = 16'h9617;
defparam \ULA|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux1~5 (
// Equation(s):
// \ULA|Mux1~5_combout  = (!\COntroladora_ULA|alu_ctr[3]~26_combout  & !\COntroladora_ULA|alu_ctr[0]~27_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\COntroladora_ULA|alu_ctr[3]~26_combout ),
	.datad(\COntroladora_ULA|alu_ctr[0]~27_combout ),
	.cin(gnd),
	.combout(\ULA|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux1~5 .lut_mask = 16'h000F;
defparam \ULA|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux30~6 (
// Equation(s):
// \ULA|Mux30~6_combout  = (\ULA|Mux30~4_combout ) # ((\ULA|Mux30~5_combout ) # ((\ULA|Add1~2_combout  & \ULA|Mux1~5_combout )))

	.dataa(\ULA|Mux30~4_combout ),
	.datab(\ULA|Mux30~5_combout ),
	.datac(\ULA|Add1~2_combout ),
	.datad(\ULA|Mux1~5_combout ),
	.cin(gnd),
	.combout(\ULA|Mux30~6_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux30~6 .lut_mask = 16'hFEEE;
defparam \ULA|Mux30~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux30~7 (
// Equation(s):
// \ULA|Mux30~7_combout  = (\MUX_B_extsgn_ALU|m_out[1]~3_combout  & ((\COntroladora_ULA|alu_ctr[0]~27_combout ) # ((\MUX_A_ALU|m_out[1]~1_combout  & !\COntroladora_ULA|alu_ctr[3]~26_combout )))) # (!\MUX_B_extsgn_ALU|m_out[1]~3_combout  & 
// (\COntroladora_ULA|alu_ctr[0]~27_combout  & ((\MUX_A_ALU|m_out[1]~1_combout ) # (\COntroladora_ULA|alu_ctr[3]~26_combout ))))

	.dataa(\MUX_B_extsgn_ALU|m_out[1]~3_combout ),
	.datab(\MUX_A_ALU|m_out[1]~1_combout ),
	.datac(\COntroladora_ULA|alu_ctr[0]~27_combout ),
	.datad(\COntroladora_ULA|alu_ctr[3]~26_combout ),
	.cin(gnd),
	.combout(\ULA|Mux30~7_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux30~7 .lut_mask = 16'hF0E8;
defparam \ULA|Mux30~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \SaidaAlu|sr_out[1] (
	.clk(\clk~combout ),
	.datain(\ULA|Mux30~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SaidaAlu|sr_out [1]));

cycloneii_lcell_comb \MUX2_RI_BR|m_out[1]~1 (
// Equation(s):
// \MUX2_RI_BR|m_out[1]~1_combout  = (\Controladora|pstate.ldreg_st~regout  & (\REG_DATA_MEM|sr_out [1])) # (!\Controladora|pstate.ldreg_st~regout  & ((\SaidaAlu|sr_out [1])))

	.dataa(\REG_DATA_MEM|sr_out [1]),
	.datab(\SaidaAlu|sr_out [1]),
	.datac(vcc),
	.datad(\Controladora|pstate.ldreg_st~regout ),
	.cin(gnd),
	.combout(\MUX2_RI_BR|m_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX2_RI_BR|m_out[1]~1 .lut_mask = 16'hAACC;
defparam \MUX2_RI_BR|m_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a1 (
	.portawe(\Controladora|WideOr2~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(!\Controladora|pstate.fetch_st~_wirecell_combout ),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MUX2_RI_BR|m_out[1]~1_combout }),
	.portaaddr({\MUX1_RI_BR|m_out[4]~4_combout ,\MUX1_RI_BR|m_out[3]~3_combout ,\MUX1_RI_BR|m_out[2]~2_combout ,\MUX1_RI_BR|m_out[1]~1_combout ,\MUX1_RI_BR|m_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Memoria|altsyncram_component|auto_generated|q_a [20],\Memoria|altsyncram_component|auto_generated|q_a [19],\Memoria|altsyncram_component|auto_generated|q_a [18],\Memoria|altsyncram_component|auto_generated|q_a [17],\Memoria|altsyncram_component|auto_generated|q_a [16]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a1 .logical_ram_name = "breg:Banco_de_Registradores|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ALTSYNCRAM";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a1 .port_a_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a1 .port_a_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a1 .port_a_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a1 .port_a_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a1 .port_a_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a1 .port_b_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a1 .port_b_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a1 .port_b_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a1 .port_b_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a1 .port_b_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a1 .port_b_read_enable_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a1 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a1 .ram_block_type = "M4K";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a1 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \REG_B|sr_out[1]~1 (
// Equation(s):
// \REG_B|sr_out[1]~1_combout  = (\Banco_de_Registradores|breg32~38_regout  & ((\Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a1~portbdataout ))) # (!\Banco_de_Registradores|breg32~38_regout  & (\Banco_de_Registradores|breg32~40_regout ))

	.dataa(\Banco_de_Registradores|breg32~40_regout ),
	.datab(\Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a1~portbdataout ),
	.datac(vcc),
	.datad(\Banco_de_Registradores|breg32~38_regout ),
	.cin(gnd),
	.combout(\REG_B|sr_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_B|sr_out[1]~1 .lut_mask = 16'hCCAA;
defparam \REG_B|sr_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \Banco_de_Registradores|breg32_rtl_0_bypass[12] (
	.clk(\clk~combout ),
	.datain(\MUX2_RI_BR|m_out[1]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Banco_de_Registradores|breg32_rtl_0_bypass [12]));

cycloneii_lcell_ff \REG_B|sr_out[1] (
	.clk(\clk~combout ),
	.datain(\REG_B|sr_out[1]~1_combout ),
	.sdata(\Banco_de_Registradores|breg32_rtl_0_bypass [12]),
	.aclr(gnd),
	.sclr(\Banco_de_Registradores|Equal1~1_combout ),
	.sload(\Banco_de_Registradores|breg32~111_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_B|sr_out [1]));

cycloneii_ram_block \Memoria|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\Controladora|pstate.writemem_st~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\REG_B|sr_out [1]}),
	.portaaddr({\MUX_PC_MEM|m_out[9]~9_combout ,\MUX_PC_MEM|m_out[8]~8_combout ,\MUX_PC_MEM|m_out[7]~7_combout ,\MUX_PC_MEM|m_out[6]~6_combout ,\MUX_PC_MEM|m_out[5]~5_combout ,\MUX_PC_MEM|m_out[4]~4_combout ,\MUX_PC_MEM|m_out[3]~3_combout ,\MUX_PC_MEM|m_out[2]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Memoria|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a1 .init_file = "mem3.mif";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "mips_mem:Memoria|altsyncram:altsyncram_component|altsyncram_dmc1:auto_generated|ALTSYNCRAM";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 8;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_in_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 255;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 256;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 8;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M4K";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a1 .safe_write = "err_on_2clk";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 256'h0000000000000000000000000000000A00000000000000000000100001950032;
// synopsys translate_on

cycloneii_lcell_ff \RI|sr_out[1] (
	.clk(\clk~combout ),
	.datain(\Memoria|altsyncram_component|auto_generated|q_a [1]),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Controladora|pstate.fetch_st~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RI|sr_out [1]));

cycloneii_lcell_comb \MUX_B_extsgn_ALU|m_out[1]~3 (
// Equation(s):
// \MUX_B_extsgn_ALU|m_out[1]~3_combout  = (!\Controladora|s_aluBin [0] & ((\Controladora|WideNor0~0_combout  & (\REG_B|sr_out [1])) # (!\Controladora|WideNor0~0_combout  & ((\RI|sr_out [1])))))

	.dataa(\REG_B|sr_out [1]),
	.datab(\RI|sr_out [1]),
	.datac(\Controladora|WideNor0~0_combout ),
	.datad(\Controladora|s_aluBin [0]),
	.cin(gnd),
	.combout(\MUX_B_extsgn_ALU|m_out[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_B_extsgn_ALU|m_out[1]~3 .lut_mask = 16'h00AC;
defparam \MUX_B_extsgn_ALU|m_out[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|a32~86 (
// Equation(s):
// \ULA|a32~86_combout  = \MUX_B_extsgn_ALU|m_out[1]~3_combout  $ (((\Controladora|WideOr1~0_combout  & (\REG_A|sr_out [1])) # (!\Controladora|WideOr1~0_combout  & ((\PC|sr_out [1])))))

	.dataa(\REG_A|sr_out [1]),
	.datab(\PC|sr_out [1]),
	.datac(\Controladora|WideOr1~0_combout ),
	.datad(\MUX_B_extsgn_ALU|m_out[1]~3_combout ),
	.cin(gnd),
	.combout(\ULA|a32~86_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|a32~86 .lut_mask = 16'h53AC;
defparam \ULA|a32~86 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux30~8 (
// Equation(s):
// \ULA|Mux30~8_combout  = (\COntroladora_ULA|alu_ctr[3]~26_combout  & ((\ULA|Mux30~7_combout  & ((\ULA|a32~86_combout ))) # (!\ULA|Mux30~7_combout  & (\ULA|ShiftLeft0~123_combout )))) # (!\COntroladora_ULA|alu_ctr[3]~26_combout  & (((\ULA|Mux30~7_combout 
// ))))

	.dataa(\ULA|ShiftLeft0~123_combout ),
	.datab(\COntroladora_ULA|alu_ctr[3]~26_combout ),
	.datac(\ULA|Mux30~7_combout ),
	.datad(\ULA|a32~86_combout ),
	.cin(gnd),
	.combout(\ULA|Mux30~8_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux30~8 .lut_mask = 16'hF838;
defparam \ULA|Mux30~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux30~9 (
// Equation(s):
// \ULA|Mux30~9_combout  = (\COntroladora_ULA|alu_ctr[2]~24_combout  & (((\COntroladora_ULA|alu_ctr[1]~31_combout )))) # (!\COntroladora_ULA|alu_ctr[2]~24_combout  & ((\COntroladora_ULA|alu_ctr[1]~31_combout  & (\ULA|Mux30~6_combout )) # 
// (!\COntroladora_ULA|alu_ctr[1]~31_combout  & ((\ULA|Mux30~8_combout )))))

	.dataa(\COntroladora_ULA|alu_ctr[2]~24_combout ),
	.datab(\ULA|Mux30~6_combout ),
	.datac(\COntroladora_ULA|alu_ctr[1]~31_combout ),
	.datad(\ULA|Mux30~8_combout ),
	.cin(gnd),
	.combout(\ULA|Mux30~9_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux30~9 .lut_mask = 16'hE5E0;
defparam \ULA|Mux30~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux30~10 (
// Equation(s):
// \ULA|Mux30~10_combout  = (\ULA|tmp[1]~2_combout  & (!\COntroladora_ULA|alu_ctr[3]~26_combout  & !\COntroladora_ULA|alu_ctr[0]~27_combout ))

	.dataa(\ULA|tmp[1]~2_combout ),
	.datab(vcc),
	.datac(\COntroladora_ULA|alu_ctr[3]~26_combout ),
	.datad(\COntroladora_ULA|alu_ctr[0]~27_combout ),
	.cin(gnd),
	.combout(\ULA|Mux30~10_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux30~10 .lut_mask = 16'h000A;
defparam \ULA|Mux30~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux30~11 (
// Equation(s):
// \ULA|Mux30~11_combout  = (\COntroladora_ULA|alu_ctr[2]~24_combout  & ((\ULA|Mux30~9_combout  & ((\ULA|Mux30~10_combout ))) # (!\ULA|Mux30~9_combout  & (!\ULA|Mux30~0_combout )))) # (!\COntroladora_ULA|alu_ctr[2]~24_combout  & (((\ULA|Mux30~9_combout ))))

	.dataa(\ULA|Mux30~0_combout ),
	.datab(\COntroladora_ULA|alu_ctr[2]~24_combout ),
	.datac(\ULA|Mux30~9_combout ),
	.datad(\ULA|Mux30~10_combout ),
	.cin(gnd),
	.combout(\ULA|Mux30~11_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux30~11 .lut_mask = 16'hF434;
defparam \ULA|Mux30~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_de_4_Entradas|m_out[1]~1 (
// Equation(s):
// \MUX_de_4_Entradas|m_out[1]~1_combout  = (!\Controladora|pstate.jump_ex_st~regout  & ((\Controladora|pstate.branch_ex_st~regout  & (\SaidaAlu|sr_out [1])) # (!\Controladora|pstate.branch_ex_st~regout  & ((\ULA|Mux30~11_combout )))))

	.dataa(\SaidaAlu|sr_out [1]),
	.datab(\ULA|Mux30~11_combout ),
	.datac(\Controladora|pstate.branch_ex_st~regout ),
	.datad(\Controladora|pstate.jump_ex_st~regout ),
	.cin(gnd),
	.combout(\MUX_de_4_Entradas|m_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_de_4_Entradas|m_out[1]~1 .lut_mask = 16'h00AC;
defparam \MUX_de_4_Entradas|m_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \PC|sr_out[1] (
	.clk(\clk~combout ),
	.datain(\MUX_de_4_Entradas|m_out[1]~1_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EnablePC~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|sr_out [1]));

cycloneii_lcell_comb \MUX_A_ALU|m_out[1]~1 (
// Equation(s):
// \MUX_A_ALU|m_out[1]~1_combout  = (\Controladora|WideOr1~0_combout  & (\REG_A|sr_out [1])) # (!\Controladora|WideOr1~0_combout  & ((\PC|sr_out [1])))

	.dataa(\REG_A|sr_out [1]),
	.datab(\PC|sr_out [1]),
	.datac(vcc),
	.datad(\Controladora|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\MUX_A_ALU|m_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_A_ALU|m_out[1]~1 .lut_mask = 16'hAACC;
defparam \MUX_A_ALU|m_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Add1~6 (
// Equation(s):
// \ULA|Add1~6_combout  = (\MUX_B_extsgn_ALU|m_out[3]~6_combout  & ((\MUX_A_ALU|m_out[3]~3_combout  & (\ULA|Add1~5  & VCC)) # (!\MUX_A_ALU|m_out[3]~3_combout  & (!\ULA|Add1~5 )))) # (!\MUX_B_extsgn_ALU|m_out[3]~6_combout  & ((\MUX_A_ALU|m_out[3]~3_combout  & 
// (!\ULA|Add1~5 )) # (!\MUX_A_ALU|m_out[3]~3_combout  & ((\ULA|Add1~5 ) # (GND)))))
// \ULA|Add1~7  = CARRY((\MUX_B_extsgn_ALU|m_out[3]~6_combout  & (!\MUX_A_ALU|m_out[3]~3_combout  & !\ULA|Add1~5 )) # (!\MUX_B_extsgn_ALU|m_out[3]~6_combout  & ((!\ULA|Add1~5 ) # (!\MUX_A_ALU|m_out[3]~3_combout ))))

	.dataa(\MUX_B_extsgn_ALU|m_out[3]~6_combout ),
	.datab(\MUX_A_ALU|m_out[3]~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ULA|Add1~5 ),
	.combout(\ULA|Add1~6_combout ),
	.cout(\ULA|Add1~7 ));
// synopsys translate_off
defparam \ULA|Add1~6 .lut_mask = 16'h9617;
defparam \ULA|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_ram_block \Memoria|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\Controladora|pstate.writemem_st~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\REG_B|sr_out [7]}),
	.portaaddr({\MUX_PC_MEM|m_out[9]~9_combout ,\MUX_PC_MEM|m_out[8]~8_combout ,\MUX_PC_MEM|m_out[7]~7_combout ,\MUX_PC_MEM|m_out[6]~6_combout ,\MUX_PC_MEM|m_out[5]~5_combout ,\MUX_PC_MEM|m_out[4]~4_combout ,\MUX_PC_MEM|m_out[3]~3_combout ,\MUX_PC_MEM|m_out[2]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Memoria|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a7 .init_file = "mem3.mif";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "mips_mem:Memoria|altsyncram:altsyncram_component|altsyncram_dmc1:auto_generated|ALTSYNCRAM";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 8;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_in_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 255;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 256;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 8;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M4K";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a7 .safe_write = "err_on_2clk";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000000180002200016;
// synopsys translate_on

cycloneii_lcell_ff \RI|sr_out[7] (
	.clk(\clk~combout ),
	.datain(\Memoria|altsyncram_component|auto_generated|q_a [7]),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Controladora|pstate.fetch_st~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RI|sr_out [7]));

cycloneii_lcell_comb \ULA|ShiftRight0~70 (
// Equation(s):
// \ULA|ShiftRight0~70_combout  = (\RI|sr_out [6] & ((\RI|sr_out [7] & (\MUX_A_ALU|m_out[22]~22_combout )) # (!\RI|sr_out [7] & ((\MUX_A_ALU|m_out[20]~20_combout )))))

	.dataa(\RI|sr_out [6]),
	.datab(\MUX_A_ALU|m_out[22]~22_combout ),
	.datac(\MUX_A_ALU|m_out[20]~20_combout ),
	.datad(\RI|sr_out [7]),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~70_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~70 .lut_mask = 16'h88A0;
defparam \ULA|ShiftRight0~70 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~8 (
// Equation(s):
// \ULA|ShiftRight0~8_combout  = (!\RI|sr_out [6] & !\RI|sr_out [7])

	.dataa(vcc),
	.datab(vcc),
	.datac(\RI|sr_out [6]),
	.datad(\RI|sr_out [7]),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~8_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~8 .lut_mask = 16'h000F;
defparam \ULA|ShiftRight0~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~71 (
// Equation(s):
// \ULA|ShiftRight0~71_combout  = (\MUX_A_ALU|m_out[19]~19_combout  & ((\ULA|ShiftRight0~8_combout ) # ((\MUX_A_ALU|m_out[21]~21_combout  & \ULA|ShiftRight0~10_combout )))) # (!\MUX_A_ALU|m_out[19]~19_combout  & (\MUX_A_ALU|m_out[21]~21_combout  & 
// (\ULA|ShiftRight0~10_combout )))

	.dataa(\MUX_A_ALU|m_out[19]~19_combout ),
	.datab(\MUX_A_ALU|m_out[21]~21_combout ),
	.datac(\ULA|ShiftRight0~10_combout ),
	.datad(\ULA|ShiftRight0~8_combout ),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~71_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~71 .lut_mask = 16'hEAC0;
defparam \ULA|ShiftRight0~71 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~104 (
// Equation(s):
// \ULA|ShiftRight0~104_combout  = (\RI|sr_out [8] & (\ULA|ShiftRight0~83_combout )) # (!\RI|sr_out [8] & (((\ULA|ShiftRight0~70_combout ) # (\ULA|ShiftRight0~71_combout ))))

	.dataa(\ULA|ShiftRight0~83_combout ),
	.datab(\ULA|ShiftRight0~70_combout ),
	.datac(\ULA|ShiftRight0~71_combout ),
	.datad(\RI|sr_out [8]),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~104_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~104 .lut_mask = 16'hAAFC;
defparam \ULA|ShiftRight0~104 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~105 (
// Equation(s):
// \ULA|ShiftRight0~105_combout  = (\ULA|ShiftRight0~103_combout ) # ((\ULA|ShiftRight0~104_combout  & !\RI|sr_out [9]))

	.dataa(\ULA|ShiftRight0~103_combout ),
	.datab(\ULA|ShiftRight0~104_combout ),
	.datac(vcc),
	.datad(\RI|sr_out [9]),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~105_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~105 .lut_mask = 16'hAAEE;
defparam \ULA|ShiftRight0~105 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux28~4 (
// Equation(s):
// \ULA|Mux28~4_combout  = (\ULA|Mux29~4_combout  & (((\ULA|ShiftRight0~105_combout ) # (!\ULA|Mux29~1_combout )))) # (!\ULA|Mux29~4_combout  & (\ULA|Add1~6_combout  & (\ULA|Mux29~1_combout )))

	.dataa(\ULA|Mux29~4_combout ),
	.datab(\ULA|Add1~6_combout ),
	.datac(\ULA|Mux29~1_combout ),
	.datad(\ULA|ShiftRight0~105_combout ),
	.cin(gnd),
	.combout(\ULA|Mux28~4_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux28~4 .lut_mask = 16'hEA4A;
defparam \ULA|Mux28~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux28~5 (
// Equation(s):
// \ULA|Mux28~5_combout  = (\ULA|Mux29~1_combout  & ((\ULA|Mux28~4_combout  $ (\ULA|Mux28~1_combout )))) # (!\ULA|Mux29~1_combout  & (\ULA|Mux28~4_combout  & (\ULA|Mux28~3_combout  $ (\ULA|Mux28~1_combout ))))

	.dataa(\ULA|Mux28~3_combout ),
	.datab(\ULA|Mux29~1_combout ),
	.datac(\ULA|Mux28~4_combout ),
	.datad(\ULA|Mux28~1_combout ),
	.cin(gnd),
	.combout(\ULA|Mux28~5_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux28~5 .lut_mask = 16'h1CE0;
defparam \ULA|Mux28~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux28~6 (
// Equation(s):
// \ULA|Mux28~6_combout  = (\COntroladora_ULA|alu_ctr[3]~26_combout  & (\ULA|Mux29~7_combout )) # (!\COntroladora_ULA|alu_ctr[3]~26_combout  & (\ULA|Mux28~1_combout  $ (((!\ULA|Mux29~7_combout  & \ULA|Mux28~5_combout )))))

	.dataa(\COntroladora_ULA|alu_ctr[3]~26_combout ),
	.datab(\ULA|Mux29~7_combout ),
	.datac(\ULA|Mux28~1_combout ),
	.datad(\ULA|Mux28~5_combout ),
	.cin(gnd),
	.combout(\ULA|Mux28~6_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux28~6 .lut_mask = 16'hC9D8;
defparam \ULA|Mux28~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux28~7 (
// Equation(s):
// \ULA|Mux28~7_combout  = (\ULA|Mux29~0_combout  & ((\ULA|Mux28~6_combout  & ((\ULA|a32~91_combout ))) # (!\ULA|Mux28~6_combout  & (\ULA|ShiftLeft0~126_combout )))) # (!\ULA|Mux29~0_combout  & (((\ULA|Mux28~6_combout ))))

	.dataa(\ULA|ShiftLeft0~126_combout ),
	.datab(\ULA|a32~91_combout ),
	.datac(\ULA|Mux29~0_combout ),
	.datad(\ULA|Mux28~6_combout ),
	.cin(gnd),
	.combout(\ULA|Mux28~7_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux28~7 .lut_mask = 16'hCFA0;
defparam \ULA|Mux28~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux28~8 (
// Equation(s):
// \ULA|Mux28~8_combout  = (\ULA|Mux29~12_combout  & ((\ULA|Mux28~7_combout ) # ((\ULA|Mux29~11_combout  & \ULA|Mux28~0_combout )))) # (!\ULA|Mux29~12_combout  & (\ULA|Mux29~11_combout  & (\ULA|Mux28~0_combout )))

	.dataa(\ULA|Mux29~12_combout ),
	.datab(\ULA|Mux29~11_combout ),
	.datac(\ULA|Mux28~0_combout ),
	.datad(\ULA|Mux28~7_combout ),
	.cin(gnd),
	.combout(\ULA|Mux28~8_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux28~8 .lut_mask = 16'hEAC0;
defparam \ULA|Mux28~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \SaidaAlu|sr_out[3] (
	.clk(\clk~combout ),
	.datain(\ULA|Mux28~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SaidaAlu|sr_out [3]));

cycloneii_lcell_comb \MUX_de_4_Entradas|m_out[3]~5 (
// Equation(s):
// \MUX_de_4_Entradas|m_out[3]~5_combout  = (\MUX_de_4_Entradas|m_out[3]~4_combout ) # ((\SaidaAlu|sr_out [3] & (\Controladora|pstate.branch_ex_st~regout  & !\Controladora|pstate.jump_ex_st~regout )))

	.dataa(\MUX_de_4_Entradas|m_out[3]~4_combout ),
	.datab(\SaidaAlu|sr_out [3]),
	.datac(\Controladora|pstate.branch_ex_st~regout ),
	.datad(\Controladora|pstate.jump_ex_st~regout ),
	.cin(gnd),
	.combout(\MUX_de_4_Entradas|m_out[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_de_4_Entradas|m_out[3]~5 .lut_mask = 16'hAAEA;
defparam \MUX_de_4_Entradas|m_out[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \PC|sr_out[3] (
	.clk(\clk~combout ),
	.datain(\MUX_de_4_Entradas|m_out[3]~5_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EnablePC~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|sr_out [3]));

cycloneii_lcell_comb \MUX_PC_MEM|m_out[3]~3 (
// Equation(s):
// \MUX_PC_MEM|m_out[3]~3_combout  = (\Controladora|pstate.readmem_st~regout  & (\SaidaAlu|sr_out [3])) # (!\Controladora|pstate.readmem_st~regout  & ((\Controladora|pstate.writemem_st~regout  & (\SaidaAlu|sr_out [3])) # 
// (!\Controladora|pstate.writemem_st~regout  & ((\PC|sr_out [3])))))

	.dataa(\SaidaAlu|sr_out [3]),
	.datab(\PC|sr_out [3]),
	.datac(\Controladora|pstate.readmem_st~regout ),
	.datad(\Controladora|pstate.writemem_st~regout ),
	.cin(gnd),
	.combout(\MUX_PC_MEM|m_out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_PC_MEM|m_out[3]~3 .lut_mask = 16'hAAAC;
defparam \MUX_PC_MEM|m_out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \Memoria|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\Controladora|pstate.writemem_st~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\REG_B|sr_out [20]}),
	.portaaddr({\MUX_PC_MEM|m_out[9]~9_combout ,\MUX_PC_MEM|m_out[8]~8_combout ,\MUX_PC_MEM|m_out[7]~7_combout ,\MUX_PC_MEM|m_out[6]~6_combout ,\MUX_PC_MEM|m_out[5]~5_combout ,\MUX_PC_MEM|m_out[4]~4_combout ,\MUX_PC_MEM|m_out[3]~3_combout ,\MUX_PC_MEM|m_out[2]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Memoria|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a20 .init_file = "mem3.mif";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "mips_mem:Memoria|altsyncram:altsyncram_component|altsyncram_dmc1:auto_generated|ALTSYNCRAM";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 8;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_in_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 255;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 256;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 8;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M4K";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a20 .safe_write = "err_on_2clk";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_lcell_ff \RI|sr_out[20] (
	.clk(\clk~combout ),
	.datain(\Memoria|altsyncram_component|auto_generated|q_a [20]),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Controladora|pstate.fetch_st~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RI|sr_out [20]));

cycloneii_lcell_ff \Controladora|pstate.writereg_st (
	.clk(\clk~combout ),
	.datain(\Controladora|pstate.rtype_ex_st~regout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Controladora|pstate.writereg_st~regout ));

cycloneii_lcell_comb \MUX1_RI_BR|m_out[4]~4 (
// Equation(s):
// \MUX1_RI_BR|m_out[4]~4_combout  = (\Controladora|pstate.writereg_st~regout  & (\RI|sr_out [15])) # (!\Controladora|pstate.writereg_st~regout  & ((\RI|sr_out [20])))

	.dataa(\RI|sr_out [15]),
	.datab(\RI|sr_out [20]),
	.datac(vcc),
	.datad(\Controladora|pstate.writereg_st~regout ),
	.cin(gnd),
	.combout(\MUX1_RI_BR|m_out[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \MUX1_RI_BR|m_out[4]~4 .lut_mask = 16'hAACC;
defparam \MUX1_RI_BR|m_out[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a19 (
	.portawe(\Controladora|WideOr2~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(!\Controladora|pstate.fetch_st~_wirecell_combout ),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MUX2_RI_BR|m_out[19]~19_combout }),
	.portaaddr({\MUX1_RI_BR|m_out[4]~4_combout ,\MUX1_RI_BR|m_out[3]~3_combout ,\MUX1_RI_BR|m_out[2]~2_combout ,\MUX1_RI_BR|m_out[1]~1_combout ,\MUX1_RI_BR|m_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Memoria|altsyncram_component|auto_generated|q_a [20],\Memoria|altsyncram_component|auto_generated|q_a [19],\Memoria|altsyncram_component|auto_generated|q_a [18],\Memoria|altsyncram_component|auto_generated|q_a [17],\Memoria|altsyncram_component|auto_generated|q_a [16]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a19 .logical_ram_name = "breg:Banco_de_Registradores|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ALTSYNCRAM";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a19 .port_a_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a19 .port_a_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a19 .port_a_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a19 .port_a_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a19 .port_a_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a19 .port_b_address_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a19 .port_b_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a19 .port_b_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a19 .port_b_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a19 .port_b_first_bit_number = 19;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a19 .port_b_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a19 .port_b_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a19 .port_b_read_enable_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a19 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a19 .ram_block_type = "M4K";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a19 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \REG_B|sr_out[19]~19 (
// Equation(s):
// \REG_B|sr_out[19]~19_combout  = (\Banco_de_Registradores|breg32~38_regout  & ((\Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a19~portbdataout ))) # (!\Banco_de_Registradores|breg32~38_regout  & (\Banco_de_Registradores|breg32~58_regout ))

	.dataa(\Banco_de_Registradores|breg32~58_regout ),
	.datab(\Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a19~portbdataout ),
	.datac(vcc),
	.datad(\Banco_de_Registradores|breg32~38_regout ),
	.cin(gnd),
	.combout(\REG_B|sr_out[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_B|sr_out[19]~19 .lut_mask = 16'hCCAA;
defparam \REG_B|sr_out[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \Banco_de_Registradores|breg32_rtl_0_bypass[30] (
	.clk(\clk~combout ),
	.datain(\MUX2_RI_BR|m_out[19]~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Banco_de_Registradores|breg32_rtl_0_bypass [30]));

cycloneii_lcell_ff \REG_B|sr_out[19] (
	.clk(\clk~combout ),
	.datain(\REG_B|sr_out[19]~19_combout ),
	.sdata(\Banco_de_Registradores|breg32_rtl_0_bypass [30]),
	.aclr(gnd),
	.sclr(\Banco_de_Registradores|Equal1~1_combout ),
	.sload(\Banco_de_Registradores|breg32~111_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_B|sr_out [19]));

cycloneii_ram_block \Memoria|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\Controladora|pstate.writemem_st~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\REG_B|sr_out [19]}),
	.portaaddr({\MUX_PC_MEM|m_out[9]~9_combout ,\MUX_PC_MEM|m_out[8]~8_combout ,\MUX_PC_MEM|m_out[7]~7_combout ,\MUX_PC_MEM|m_out[6]~6_combout ,\MUX_PC_MEM|m_out[5]~5_combout ,\MUX_PC_MEM|m_out[4]~4_combout ,\MUX_PC_MEM|m_out[3]~3_combout ,\MUX_PC_MEM|m_out[2]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Memoria|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a19 .init_file = "mem3.mif";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "mips_mem:Memoria|altsyncram:altsyncram_component|altsyncram_dmc1:auto_generated|ALTSYNCRAM";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 8;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_in_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 255;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 256;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 8;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M4K";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a19 .safe_write = "err_on_2clk";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = 256'h00000000000000000000000000000000000000000000000000001C0002FEFFDE;
// synopsys translate_on

cycloneii_lcell_ff \RI|sr_out[19] (
	.clk(\clk~combout ),
	.datain(\Memoria|altsyncram_component|auto_generated|q_a [19]),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Controladora|pstate.fetch_st~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RI|sr_out [19]));

cycloneii_lcell_comb \MUX1_RI_BR|m_out[3]~3 (
// Equation(s):
// \MUX1_RI_BR|m_out[3]~3_combout  = (\Controladora|pstate.writereg_st~regout  & (\RI|sr_out [14])) # (!\Controladora|pstate.writereg_st~regout  & ((\RI|sr_out [19])))

	.dataa(\RI|sr_out [14]),
	.datab(\RI|sr_out [19]),
	.datac(vcc),
	.datad(\Controladora|pstate.writereg_st~regout ),
	.cin(gnd),
	.combout(\MUX1_RI_BR|m_out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \MUX1_RI_BR|m_out[3]~3 .lut_mask = 16'hAACC;
defparam \MUX1_RI_BR|m_out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a18 (
	.portawe(\Controladora|WideOr2~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(!\Controladora|pstate.fetch_st~_wirecell_combout ),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MUX2_RI_BR|m_out[18]~18_combout }),
	.portaaddr({\MUX1_RI_BR|m_out[4]~4_combout ,\MUX1_RI_BR|m_out[3]~3_combout ,\MUX1_RI_BR|m_out[2]~2_combout ,\MUX1_RI_BR|m_out[1]~1_combout ,\MUX1_RI_BR|m_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Memoria|altsyncram_component|auto_generated|q_a [20],\Memoria|altsyncram_component|auto_generated|q_a [19],\Memoria|altsyncram_component|auto_generated|q_a [18],\Memoria|altsyncram_component|auto_generated|q_a [17],\Memoria|altsyncram_component|auto_generated|q_a [16]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a18 .logical_ram_name = "breg:Banco_de_Registradores|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ALTSYNCRAM";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a18 .port_a_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a18 .port_a_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a18 .port_a_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a18 .port_a_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a18 .port_a_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a18 .port_b_address_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a18 .port_b_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a18 .port_b_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a18 .port_b_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a18 .port_b_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a18 .port_b_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a18 .port_b_read_enable_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a18 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a18 .ram_block_type = "M4K";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a18 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \REG_B|sr_out[18]~18 (
// Equation(s):
// \REG_B|sr_out[18]~18_combout  = (\Banco_de_Registradores|breg32~38_regout  & ((\Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a18~portbdataout ))) # (!\Banco_de_Registradores|breg32~38_regout  & (\Banco_de_Registradores|breg32~57_regout ))

	.dataa(\Banco_de_Registradores|breg32~57_regout ),
	.datab(\Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a18~portbdataout ),
	.datac(vcc),
	.datad(\Banco_de_Registradores|breg32~38_regout ),
	.cin(gnd),
	.combout(\REG_B|sr_out[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_B|sr_out[18]~18 .lut_mask = 16'hCCAA;
defparam \REG_B|sr_out[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \Banco_de_Registradores|breg32_rtl_0_bypass[29] (
	.clk(\clk~combout ),
	.datain(\MUX2_RI_BR|m_out[18]~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Banco_de_Registradores|breg32_rtl_0_bypass [29]));

cycloneii_lcell_ff \REG_B|sr_out[18] (
	.clk(\clk~combout ),
	.datain(\REG_B|sr_out[18]~18_combout ),
	.sdata(\Banco_de_Registradores|breg32_rtl_0_bypass [29]),
	.aclr(gnd),
	.sclr(\Banco_de_Registradores|Equal1~1_combout ),
	.sload(\Banco_de_Registradores|breg32~111_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_B|sr_out [18]));

cycloneii_ram_block \Memoria|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\Controladora|pstate.writemem_st~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\REG_B|sr_out [18]}),
	.portaaddr({\MUX_PC_MEM|m_out[9]~9_combout ,\MUX_PC_MEM|m_out[8]~8_combout ,\MUX_PC_MEM|m_out[7]~7_combout ,\MUX_PC_MEM|m_out[6]~6_combout ,\MUX_PC_MEM|m_out[5]~5_combout ,\MUX_PC_MEM|m_out[4]~4_combout ,\MUX_PC_MEM|m_out[3]~3_combout ,\MUX_PC_MEM|m_out[2]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Memoria|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a18 .init_file = "mem3.mif";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "mips_mem:Memoria|altsyncram:altsyncram_component|altsyncram_dmc1:auto_generated|ALTSYNCRAM";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 8;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_in_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 255;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 256;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 8;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M4K";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a18 .safe_write = "err_on_2clk";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 256'h000000000000000000000000000000000000000000000000000000000070C000;
// synopsys translate_on

cycloneii_lcell_ff \RI|sr_out[18] (
	.clk(\clk~combout ),
	.datain(\Memoria|altsyncram_component|auto_generated|q_a [18]),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Controladora|pstate.fetch_st~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RI|sr_out [18]));

cycloneii_lcell_comb \MUX1_RI_BR|m_out[2]~2 (
// Equation(s):
// \MUX1_RI_BR|m_out[2]~2_combout  = (\Controladora|pstate.writereg_st~regout  & (\RI|sr_out [13])) # (!\Controladora|pstate.writereg_st~regout  & ((\RI|sr_out [18])))

	.dataa(\RI|sr_out [13]),
	.datab(\RI|sr_out [18]),
	.datac(vcc),
	.datad(\Controladora|pstate.writereg_st~regout ),
	.cin(gnd),
	.combout(\MUX1_RI_BR|m_out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MUX1_RI_BR|m_out[2]~2 .lut_mask = 16'hAACC;
defparam \MUX1_RI_BR|m_out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a6 (
	.portawe(\Controladora|WideOr2~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(!\Controladora|pstate.fetch_st~_wirecell_combout ),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MUX2_RI_BR|m_out[6]~6_combout }),
	.portaaddr({\MUX1_RI_BR|m_out[4]~4_combout ,\MUX1_RI_BR|m_out[3]~3_combout ,\MUX1_RI_BR|m_out[2]~2_combout ,\MUX1_RI_BR|m_out[1]~1_combout ,\MUX1_RI_BR|m_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Memoria|altsyncram_component|auto_generated|q_a [20],\Memoria|altsyncram_component|auto_generated|q_a [19],\Memoria|altsyncram_component|auto_generated|q_a [18],\Memoria|altsyncram_component|auto_generated|q_a [17],\Memoria|altsyncram_component|auto_generated|q_a [16]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a6 .logical_ram_name = "breg:Banco_de_Registradores|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ALTSYNCRAM";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a6 .port_a_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a6 .port_a_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a6 .port_a_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a6 .port_a_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a6 .port_a_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a6 .port_b_address_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a6 .port_b_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a6 .port_b_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a6 .port_b_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a6 .port_b_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a6 .port_b_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a6 .port_b_read_enable_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a6 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a6 .ram_block_type = "M4K";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a6 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \REG_B|sr_out[6]~6 (
// Equation(s):
// \REG_B|sr_out[6]~6_combout  = (\Banco_de_Registradores|breg32~38_regout  & ((\Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a6~portbdataout ))) # (!\Banco_de_Registradores|breg32~38_regout  & (\Banco_de_Registradores|breg32~45_regout ))

	.dataa(\Banco_de_Registradores|breg32~45_regout ),
	.datab(\Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a6~portbdataout ),
	.datac(vcc),
	.datad(\Banco_de_Registradores|breg32~38_regout ),
	.cin(gnd),
	.combout(\REG_B|sr_out[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_B|sr_out[6]~6 .lut_mask = 16'hCCAA;
defparam \REG_B|sr_out[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \Banco_de_Registradores|breg32_rtl_0_bypass[17] (
	.clk(\clk~combout ),
	.datain(\MUX2_RI_BR|m_out[6]~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Banco_de_Registradores|breg32_rtl_0_bypass [17]));

cycloneii_lcell_ff \REG_B|sr_out[6] (
	.clk(\clk~combout ),
	.datain(\REG_B|sr_out[6]~6_combout ),
	.sdata(\Banco_de_Registradores|breg32_rtl_0_bypass [17]),
	.aclr(gnd),
	.sclr(\Banco_de_Registradores|Equal1~1_combout ),
	.sload(\Banco_de_Registradores|breg32~111_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_B|sr_out [6]));

cycloneii_lcell_comb \MUX_B_extsgn_ALU|m_out[6]~12 (
// Equation(s):
// \MUX_B_extsgn_ALU|m_out[6]~12_combout  = (\MUX_B_extsgn_ALU|m_out[6]~11_combout ) # ((\Controladora|WideNor0~0_combout  & (\REG_B|sr_out [6] & !\Controladora|s_aluBin [0])))

	.dataa(\MUX_B_extsgn_ALU|m_out[6]~11_combout ),
	.datab(\Controladora|WideNor0~0_combout ),
	.datac(\REG_B|sr_out [6]),
	.datad(\Controladora|s_aluBin [0]),
	.cin(gnd),
	.combout(\MUX_B_extsgn_ALU|m_out[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_B_extsgn_ALU|m_out[6]~12 .lut_mask = 16'hAAEA;
defparam \MUX_B_extsgn_ALU|m_out[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|a32~77 (
// Equation(s):
// \ULA|a32~77_combout  = \MUX_B_extsgn_ALU|m_out[6]~12_combout  $ (((\Controladora|WideOr1~0_combout  & (\REG_A|sr_out [6])) # (!\Controladora|WideOr1~0_combout  & ((\PC|sr_out [6])))))

	.dataa(\REG_A|sr_out [6]),
	.datab(\PC|sr_out [6]),
	.datac(\Controladora|WideOr1~0_combout ),
	.datad(\MUX_B_extsgn_ALU|m_out[6]~12_combout ),
	.cin(gnd),
	.combout(\ULA|a32~77_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|a32~77 .lut_mask = 16'h53AC;
defparam \ULA|a32~77 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_A_ALU|m_out[5]~5 (
// Equation(s):
// \MUX_A_ALU|m_out[5]~5_combout  = (\Controladora|WideOr1~0_combout  & (\REG_A|sr_out [5])) # (!\Controladora|WideOr1~0_combout  & ((\PC|sr_out [5])))

	.dataa(\REG_A|sr_out [5]),
	.datab(\PC|sr_out [5]),
	.datac(vcc),
	.datad(\Controladora|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\MUX_A_ALU|m_out[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_A_ALU|m_out[5]~5 .lut_mask = 16'hAACC;
defparam \MUX_A_ALU|m_out[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|tmp[5]~10 (
// Equation(s):
// \ULA|tmp[5]~10_combout  = (\MUX_B_extsgn_ALU|m_out[5]~10_combout  & ((\MUX_A_ALU|m_out[5]~5_combout  & (!\ULA|tmp[4]~9 )) # (!\MUX_A_ALU|m_out[5]~5_combout  & ((\ULA|tmp[4]~9 ) # (GND))))) # (!\MUX_B_extsgn_ALU|m_out[5]~10_combout  & 
// ((\MUX_A_ALU|m_out[5]~5_combout  & (\ULA|tmp[4]~9  & VCC)) # (!\MUX_A_ALU|m_out[5]~5_combout  & (!\ULA|tmp[4]~9 ))))
// \ULA|tmp[5]~11  = CARRY((\MUX_B_extsgn_ALU|m_out[5]~10_combout  & ((!\ULA|tmp[4]~9 ) # (!\MUX_A_ALU|m_out[5]~5_combout ))) # (!\MUX_B_extsgn_ALU|m_out[5]~10_combout  & (!\MUX_A_ALU|m_out[5]~5_combout  & !\ULA|tmp[4]~9 )))

	.dataa(\MUX_B_extsgn_ALU|m_out[5]~10_combout ),
	.datab(\MUX_A_ALU|m_out[5]~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ULA|tmp[4]~9 ),
	.combout(\ULA|tmp[5]~10_combout ),
	.cout(\ULA|tmp[5]~11 ));
// synopsys translate_off
defparam \ULA|tmp[5]~10 .lut_mask = 16'h692B;
defparam \ULA|tmp[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ULA|tmp[6]~12 (
// Equation(s):
// \ULA|tmp[6]~12_combout  = ((\MUX_B_extsgn_ALU|m_out[6]~12_combout  $ (\MUX_A_ALU|m_out[6]~6_combout  $ (\ULA|tmp[5]~11 )))) # (GND)
// \ULA|tmp[6]~13  = CARRY((\MUX_B_extsgn_ALU|m_out[6]~12_combout  & (\MUX_A_ALU|m_out[6]~6_combout  & !\ULA|tmp[5]~11 )) # (!\MUX_B_extsgn_ALU|m_out[6]~12_combout  & ((\MUX_A_ALU|m_out[6]~6_combout ) # (!\ULA|tmp[5]~11 ))))

	.dataa(\MUX_B_extsgn_ALU|m_out[6]~12_combout ),
	.datab(\MUX_A_ALU|m_out[6]~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ULA|tmp[5]~11 ),
	.combout(\ULA|tmp[6]~12_combout ),
	.cout(\ULA|tmp[6]~13 ));
// synopsys translate_off
defparam \ULA|tmp[6]~12 .lut_mask = 16'h964D;
defparam \ULA|tmp[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux25~4 (
// Equation(s):
// \ULA|Mux25~4_combout  = (\COntroladora_ULA|alu_ctr[1]~31_combout  & (\ULA|tmp[6]~12_combout  & !\COntroladora_ULA|alu_ctr[0]~27_combout ))

	.dataa(\COntroladora_ULA|alu_ctr[1]~31_combout ),
	.datab(\ULA|tmp[6]~12_combout ),
	.datac(vcc),
	.datad(\COntroladora_ULA|alu_ctr[0]~27_combout ),
	.cin(gnd),
	.combout(\ULA|Mux25~4_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux25~4 .lut_mask = 16'h0088;
defparam \ULA|Mux25~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux25~5 (
// Equation(s):
// \ULA|Mux25~5_combout  = (\ULA|Mux24~4_combout  & (((\ULA|Mux24~5_combout )))) # (!\ULA|Mux24~4_combout  & ((\ULA|Mux24~5_combout  & ((\ULA|Mux25~4_combout ))) # (!\ULA|Mux24~5_combout  & (\ULA|Mux25~3_combout ))))

	.dataa(\ULA|Mux25~3_combout ),
	.datab(\ULA|Mux25~4_combout ),
	.datac(\ULA|Mux24~4_combout ),
	.datad(\ULA|Mux24~5_combout ),
	.cin(gnd),
	.combout(\ULA|Mux25~5_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux25~5 .lut_mask = 16'hFC0A;
defparam \ULA|Mux25~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux25~6 (
// Equation(s):
// \ULA|Mux25~6_combout  = (\ULA|Mux24~2_combout  & ((\ULA|Mux25~5_combout  & ((\ULA|a32~77_combout ))) # (!\ULA|Mux25~5_combout  & (\ULA|ShiftLeft0~50_combout )))) # (!\ULA|Mux24~2_combout  & (((\ULA|Mux25~5_combout ))))

	.dataa(\ULA|ShiftLeft0~50_combout ),
	.datab(\ULA|a32~77_combout ),
	.datac(\ULA|Mux24~2_combout ),
	.datad(\ULA|Mux25~5_combout ),
	.cin(gnd),
	.combout(\ULA|Mux25~6_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux25~6 .lut_mask = 16'hCFA0;
defparam \ULA|Mux25~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|a32~78 (
// Equation(s):
// \ULA|a32~78_combout  = (\MUX_B_extsgn_ALU|m_out[6]~12_combout ) # ((\Controladora|WideOr1~0_combout  & (\REG_A|sr_out [6])) # (!\Controladora|WideOr1~0_combout  & ((\PC|sr_out [6]))))

	.dataa(\REG_A|sr_out [6]),
	.datab(\PC|sr_out [6]),
	.datac(\Controladora|WideOr1~0_combout ),
	.datad(\MUX_B_extsgn_ALU|m_out[6]~12_combout ),
	.cin(gnd),
	.combout(\ULA|a32~78_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|a32~78 .lut_mask = 16'hFFAC;
defparam \ULA|a32~78 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux25~7 (
// Equation(s):
// \ULA|Mux25~7_combout  = (\ULA|Mux24~1_combout  & ((\ULA|Mux25~6_combout ) # ((\ULA|Mux24~6_combout  & !\ULA|a32~78_combout )))) # (!\ULA|Mux24~1_combout  & (((\ULA|Mux24~6_combout  & !\ULA|a32~78_combout ))))

	.dataa(\ULA|Mux24~1_combout ),
	.datab(\ULA|Mux25~6_combout ),
	.datac(\ULA|Mux24~6_combout ),
	.datad(\ULA|a32~78_combout ),
	.cin(gnd),
	.combout(\ULA|Mux25~7_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux25~7 .lut_mask = 16'h88F8;
defparam \ULA|Mux25~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \SaidaAlu|sr_out[6] (
	.clk(\clk~combout ),
	.datain(\ULA|Mux25~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SaidaAlu|sr_out [6]));

cycloneii_lcell_comb \MUX_de_4_Entradas|m_out[6]~11 (
// Equation(s):
// \MUX_de_4_Entradas|m_out[6]~11_combout  = (\MUX_de_4_Entradas|m_out[6]~10_combout ) # ((\SaidaAlu|sr_out [6] & (\Controladora|pstate.branch_ex_st~regout  & !\Controladora|pstate.jump_ex_st~regout )))

	.dataa(\MUX_de_4_Entradas|m_out[6]~10_combout ),
	.datab(\SaidaAlu|sr_out [6]),
	.datac(\Controladora|pstate.branch_ex_st~regout ),
	.datad(\Controladora|pstate.jump_ex_st~regout ),
	.cin(gnd),
	.combout(\MUX_de_4_Entradas|m_out[6]~11_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_de_4_Entradas|m_out[6]~11 .lut_mask = 16'hAAEA;
defparam \MUX_de_4_Entradas|m_out[6]~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \PC|sr_out[6] (
	.clk(\clk~combout ),
	.datain(\MUX_de_4_Entradas|m_out[6]~11_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EnablePC~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|sr_out [6]));

cycloneii_lcell_comb \MUX_A_ALU|m_out[6]~6 (
// Equation(s):
// \MUX_A_ALU|m_out[6]~6_combout  = (\Controladora|WideOr1~0_combout  & (\REG_A|sr_out [6])) # (!\Controladora|WideOr1~0_combout  & ((\PC|sr_out [6])))

	.dataa(\REG_A|sr_out [6]),
	.datab(\PC|sr_out [6]),
	.datac(vcc),
	.datad(\Controladora|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\MUX_A_ALU|m_out[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_A_ALU|m_out[6]~6 .lut_mask = 16'hAACC;
defparam \MUX_A_ALU|m_out[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Add1~16 (
// Equation(s):
// \ULA|Add1~16_combout  = ((\MUX_B_extsgn_ALU|m_out[8]~16_combout  $ (\MUX_A_ALU|m_out[8]~8_combout  $ (!\ULA|Add1~15 )))) # (GND)
// \ULA|Add1~17  = CARRY((\MUX_B_extsgn_ALU|m_out[8]~16_combout  & ((\MUX_A_ALU|m_out[8]~8_combout ) # (!\ULA|Add1~15 ))) # (!\MUX_B_extsgn_ALU|m_out[8]~16_combout  & (\MUX_A_ALU|m_out[8]~8_combout  & !\ULA|Add1~15 )))

	.dataa(\MUX_B_extsgn_ALU|m_out[8]~16_combout ),
	.datab(\MUX_A_ALU|m_out[8]~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ULA|Add1~15 ),
	.combout(\ULA|Add1~16_combout ),
	.cout(\ULA|Add1~17 ));
// synopsys translate_off
defparam \ULA|Add1~16 .lut_mask = 16'h698E;
defparam \ULA|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Add1~20 (
// Equation(s):
// \ULA|Add1~20_combout  = ((\MUX_B_extsgn_ALU|m_out[10]~20_combout  $ (\MUX_A_ALU|m_out[10]~10_combout  $ (!\ULA|Add1~19 )))) # (GND)
// \ULA|Add1~21  = CARRY((\MUX_B_extsgn_ALU|m_out[10]~20_combout  & ((\MUX_A_ALU|m_out[10]~10_combout ) # (!\ULA|Add1~19 ))) # (!\MUX_B_extsgn_ALU|m_out[10]~20_combout  & (\MUX_A_ALU|m_out[10]~10_combout  & !\ULA|Add1~19 )))

	.dataa(\MUX_B_extsgn_ALU|m_out[10]~20_combout ),
	.datab(\MUX_A_ALU|m_out[10]~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ULA|Add1~19 ),
	.combout(\ULA|Add1~20_combout ),
	.cout(\ULA|Add1~21 ));
// synopsys translate_off
defparam \ULA|Add1~20 .lut_mask = 16'h698E;
defparam \ULA|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Add1~24 (
// Equation(s):
// \ULA|Add1~24_combout  = ((\MUX_B_extsgn_ALU|m_out[12]~24_combout  $ (\MUX_A_ALU|m_out[12]~12_combout  $ (!\ULA|Add1~23 )))) # (GND)
// \ULA|Add1~25  = CARRY((\MUX_B_extsgn_ALU|m_out[12]~24_combout  & ((\MUX_A_ALU|m_out[12]~12_combout ) # (!\ULA|Add1~23 ))) # (!\MUX_B_extsgn_ALU|m_out[12]~24_combout  & (\MUX_A_ALU|m_out[12]~12_combout  & !\ULA|Add1~23 )))

	.dataa(\MUX_B_extsgn_ALU|m_out[12]~24_combout ),
	.datab(\MUX_A_ALU|m_out[12]~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ULA|Add1~23 ),
	.combout(\ULA|Add1~24_combout ),
	.cout(\ULA|Add1~25 ));
// synopsys translate_off
defparam \ULA|Add1~24 .lut_mask = 16'h698E;
defparam \ULA|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Add1~28 (
// Equation(s):
// \ULA|Add1~28_combout  = ((\MUX_B_extsgn_ALU|m_out[14]~28_combout  $ (\MUX_A_ALU|m_out[14]~14_combout  $ (!\ULA|Add1~27 )))) # (GND)
// \ULA|Add1~29  = CARRY((\MUX_B_extsgn_ALU|m_out[14]~28_combout  & ((\MUX_A_ALU|m_out[14]~14_combout ) # (!\ULA|Add1~27 ))) # (!\MUX_B_extsgn_ALU|m_out[14]~28_combout  & (\MUX_A_ALU|m_out[14]~14_combout  & !\ULA|Add1~27 )))

	.dataa(\MUX_B_extsgn_ALU|m_out[14]~28_combout ),
	.datab(\MUX_A_ALU|m_out[14]~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ULA|Add1~27 ),
	.combout(\ULA|Add1~28_combout ),
	.cout(\ULA|Add1~29 ));
// synopsys translate_off
defparam \ULA|Add1~28 .lut_mask = 16'h698E;
defparam \ULA|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Add1~32 (
// Equation(s):
// \ULA|Add1~32_combout  = ((\MUX_B_extsgn_ALU|m_out[16]~32_combout  $ (\MUX_A_ALU|m_out[16]~16_combout  $ (!\ULA|Add1~31 )))) # (GND)
// \ULA|Add1~33  = CARRY((\MUX_B_extsgn_ALU|m_out[16]~32_combout  & ((\MUX_A_ALU|m_out[16]~16_combout ) # (!\ULA|Add1~31 ))) # (!\MUX_B_extsgn_ALU|m_out[16]~32_combout  & (\MUX_A_ALU|m_out[16]~16_combout  & !\ULA|Add1~31 )))

	.dataa(\MUX_B_extsgn_ALU|m_out[16]~32_combout ),
	.datab(\MUX_A_ALU|m_out[16]~16_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ULA|Add1~31 ),
	.combout(\ULA|Add1~32_combout ),
	.cout(\ULA|Add1~33 ));
// synopsys translate_off
defparam \ULA|Add1~32 .lut_mask = 16'h698E;
defparam \ULA|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux14~9 (
// Equation(s):
// \ULA|Mux14~9_combout  = (\COntroladora_ULA|alu_ctr[0]~27_combout  & (!\COntroladora_ULA|alu_ctr[1]~31_combout  & ((\MUX_B_extsgn_ALU|m_out[17]~33_combout ) # (\MUX_A_ALU|m_out[17]~17_combout )))) # (!\COntroladora_ULA|alu_ctr[0]~27_combout  & 
// ((\COntroladora_ULA|alu_ctr[1]~31_combout ) # ((\MUX_B_extsgn_ALU|m_out[17]~33_combout  & \MUX_A_ALU|m_out[17]~17_combout ))))

	.dataa(\MUX_B_extsgn_ALU|m_out[17]~33_combout ),
	.datab(\MUX_A_ALU|m_out[17]~17_combout ),
	.datac(\COntroladora_ULA|alu_ctr[0]~27_combout ),
	.datad(\COntroladora_ULA|alu_ctr[1]~31_combout ),
	.cin(gnd),
	.combout(\ULA|Mux14~9_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux14~9 .lut_mask = 16'h0FE8;
defparam \ULA|Mux14~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux14~10 (
// Equation(s):
// \ULA|Mux14~10_combout  = (\ULA|Mux13~2_combout  & ((\ULA|Mux14~9_combout  & ((\ULA|Add1~34_combout ))) # (!\ULA|Mux14~9_combout  & (\ULA|ShiftRight0~102_combout )))) # (!\ULA|Mux13~2_combout  & (((\ULA|Mux14~9_combout ))))

	.dataa(\ULA|ShiftRight0~102_combout ),
	.datab(\ULA|Add1~34_combout ),
	.datac(\ULA|Mux13~2_combout ),
	.datad(\ULA|Mux14~9_combout ),
	.cin(gnd),
	.combout(\ULA|Mux14~10_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux14~10 .lut_mask = 16'hCFA0;
defparam \ULA|Mux14~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux14~11 (
// Equation(s):
// \ULA|Mux14~11_combout  = (\COntroladora_ULA|alu_ctr[2]~24_combout  & (((!\COntroladora_ULA|alu_ctr[3]~26_combout )))) # (!\COntroladora_ULA|alu_ctr[2]~24_combout  & ((\COntroladora_ULA|alu_ctr[3]~26_combout  & (\ULA|Mux14~8_combout )) # 
// (!\COntroladora_ULA|alu_ctr[3]~26_combout  & ((\ULA|Mux14~10_combout )))))

	.dataa(\ULA|Mux14~8_combout ),
	.datab(\ULA|Mux14~10_combout ),
	.datac(\COntroladora_ULA|alu_ctr[2]~24_combout ),
	.datad(\COntroladora_ULA|alu_ctr[3]~26_combout ),
	.cin(gnd),
	.combout(\ULA|Mux14~11_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux14~11 .lut_mask = 16'h0AFC;
defparam \ULA|Mux14~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux14~12 (
// Equation(s):
// \ULA|Mux14~12_combout  = (\ULA|Mux13~3_combout  & ((\ULA|Mux14~11_combout  & ((\ULA|Mux14~6_combout ))) # (!\ULA|Mux14~11_combout  & (!\ULA|a32~111_combout )))) # (!\ULA|Mux13~3_combout  & (((\ULA|Mux14~11_combout ))))

	.dataa(\ULA|a32~111_combout ),
	.datab(\ULA|Mux14~6_combout ),
	.datac(\ULA|Mux13~3_combout ),
	.datad(\ULA|Mux14~11_combout ),
	.cin(gnd),
	.combout(\ULA|Mux14~12_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux14~12 .lut_mask = 16'hCF50;
defparam \ULA|Mux14~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux14~15 (
// Equation(s):
// \ULA|Mux14~15_combout  = (\ULA|Mux14~12_combout  & ((!\COntroladora_ULA|alu_ctr[0]~27_combout ) # (!\COntroladora_ULA|alu_ctr[2]~24_combout )))

	.dataa(\COntroladora_ULA|alu_ctr[2]~24_combout ),
	.datab(\COntroladora_ULA|alu_ctr[0]~27_combout ),
	.datac(\ULA|Mux14~12_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ULA|Mux14~15_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux14~15 .lut_mask = 16'h7070;
defparam \ULA|Mux14~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \SaidaAlu|sr_out[17] (
	.clk(\clk~combout ),
	.datain(\ULA|Mux14~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SaidaAlu|sr_out [17]));

cycloneii_lcell_comb \MUX2_RI_BR|m_out[17]~17 (
// Equation(s):
// \MUX2_RI_BR|m_out[17]~17_combout  = (\Controladora|pstate.ldreg_st~regout  & (\REG_DATA_MEM|sr_out [17])) # (!\Controladora|pstate.ldreg_st~regout  & ((\SaidaAlu|sr_out [17])))

	.dataa(\REG_DATA_MEM|sr_out [17]),
	.datab(\SaidaAlu|sr_out [17]),
	.datac(vcc),
	.datad(\Controladora|pstate.ldreg_st~regout ),
	.cin(gnd),
	.combout(\MUX2_RI_BR|m_out[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \MUX2_RI_BR|m_out[17]~17 .lut_mask = 16'hAACC;
defparam \MUX2_RI_BR|m_out[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a17 (
	.portawe(\Controladora|WideOr2~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(!\Controladora|pstate.fetch_st~_wirecell_combout ),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MUX2_RI_BR|m_out[17]~17_combout }),
	.portaaddr({\MUX1_RI_BR|m_out[4]~4_combout ,\MUX1_RI_BR|m_out[3]~3_combout ,\MUX1_RI_BR|m_out[2]~2_combout ,\MUX1_RI_BR|m_out[1]~1_combout ,\MUX1_RI_BR|m_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Memoria|altsyncram_component|auto_generated|q_a [20],\Memoria|altsyncram_component|auto_generated|q_a [19],\Memoria|altsyncram_component|auto_generated|q_a [18],\Memoria|altsyncram_component|auto_generated|q_a [17],\Memoria|altsyncram_component|auto_generated|q_a [16]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a17 .logical_ram_name = "breg:Banco_de_Registradores|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ALTSYNCRAM";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a17 .port_a_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a17 .port_a_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a17 .port_a_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a17 .port_a_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a17 .port_a_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a17 .port_b_address_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a17 .port_b_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a17 .port_b_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a17 .port_b_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a17 .port_b_first_bit_number = 17;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a17 .port_b_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a17 .port_b_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a17 .port_b_read_enable_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a17 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a17 .ram_block_type = "M4K";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a17 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \REG_B|sr_out[17]~17 (
// Equation(s):
// \REG_B|sr_out[17]~17_combout  = (\Banco_de_Registradores|breg32~38_regout  & ((\Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a17~portbdataout ))) # (!\Banco_de_Registradores|breg32~38_regout  & (\Banco_de_Registradores|breg32~56_regout ))

	.dataa(\Banco_de_Registradores|breg32~56_regout ),
	.datab(\Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a17~portbdataout ),
	.datac(vcc),
	.datad(\Banco_de_Registradores|breg32~38_regout ),
	.cin(gnd),
	.combout(\REG_B|sr_out[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_B|sr_out[17]~17 .lut_mask = 16'hCCAA;
defparam \REG_B|sr_out[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \REG_B|sr_out[17] (
	.clk(\clk~combout ),
	.datain(\REG_B|sr_out[17]~17_combout ),
	.sdata(\Banco_de_Registradores|breg32_rtl_0_bypass [28]),
	.aclr(gnd),
	.sclr(\Banco_de_Registradores|Equal1~1_combout ),
	.sload(\Banco_de_Registradores|breg32~111_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_B|sr_out [17]));

cycloneii_ram_block \Memoria|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\Controladora|pstate.writemem_st~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\REG_B|sr_out [17]}),
	.portaaddr({\MUX_PC_MEM|m_out[9]~9_combout ,\MUX_PC_MEM|m_out[8]~8_combout ,\MUX_PC_MEM|m_out[7]~7_combout ,\MUX_PC_MEM|m_out[6]~6_combout ,\MUX_PC_MEM|m_out[5]~5_combout ,\MUX_PC_MEM|m_out[4]~4_combout ,\MUX_PC_MEM|m_out[3]~3_combout ,\MUX_PC_MEM|m_out[2]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Memoria|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a17 .init_file = "mem3.mif";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "mips_mem:Memoria|altsyncram:altsyncram_component|altsyncram_dmc1:auto_generated|ALTSYNCRAM";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 8;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_in_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 255;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 256;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 8;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M4K";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a17 .safe_write = "err_on_2clk";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = 256'h00000000000000000000000000000000000000000000000000000000001C3700;
// synopsys translate_on

cycloneii_lcell_ff \RI|sr_out[17] (
	.clk(\clk~combout ),
	.datain(\Memoria|altsyncram_component|auto_generated|q_a [17]),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Controladora|pstate.fetch_st~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RI|sr_out [17]));

cycloneii_lcell_comb \MUX1_RI_BR|m_out[1]~1 (
// Equation(s):
// \MUX1_RI_BR|m_out[1]~1_combout  = (\Controladora|pstate.writereg_st~regout  & (\RI|sr_out [12])) # (!\Controladora|pstate.writereg_st~regout  & ((\RI|sr_out [17])))

	.dataa(\RI|sr_out [12]),
	.datab(\RI|sr_out [17]),
	.datac(vcc),
	.datad(\Controladora|pstate.writereg_st~regout ),
	.cin(gnd),
	.combout(\MUX1_RI_BR|m_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX1_RI_BR|m_out[1]~1 .lut_mask = 16'hAACC;
defparam \MUX1_RI_BR|m_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a10 (
	.portawe(\Controladora|WideOr2~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(!\Controladora|pstate.fetch_st~_wirecell_combout ),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MUX2_RI_BR|m_out[10]~10_combout }),
	.portaaddr({\MUX1_RI_BR|m_out[4]~4_combout ,\MUX1_RI_BR|m_out[3]~3_combout ,\MUX1_RI_BR|m_out[2]~2_combout ,\MUX1_RI_BR|m_out[1]~1_combout ,\MUX1_RI_BR|m_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Memoria|altsyncram_component|auto_generated|q_a [20],\Memoria|altsyncram_component|auto_generated|q_a [19],\Memoria|altsyncram_component|auto_generated|q_a [18],\Memoria|altsyncram_component|auto_generated|q_a [17],\Memoria|altsyncram_component|auto_generated|q_a [16]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a10 .logical_ram_name = "breg:Banco_de_Registradores|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ALTSYNCRAM";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a10 .port_a_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a10 .port_a_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a10 .port_a_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a10 .port_a_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a10 .port_a_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a10 .port_b_address_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a10 .port_b_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a10 .port_b_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a10 .port_b_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a10 .port_b_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a10 .port_b_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a10 .port_b_read_enable_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a10 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a10 .ram_block_type = "M4K";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a10 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \REG_B|sr_out[10]~10 (
// Equation(s):
// \REG_B|sr_out[10]~10_combout  = (\Banco_de_Registradores|breg32~38_regout  & ((\Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a10~portbdataout ))) # (!\Banco_de_Registradores|breg32~38_regout  & (\Banco_de_Registradores|breg32~49_regout ))

	.dataa(\Banco_de_Registradores|breg32~49_regout ),
	.datab(\Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a10~portbdataout ),
	.datac(vcc),
	.datad(\Banco_de_Registradores|breg32~38_regout ),
	.cin(gnd),
	.combout(\REG_B|sr_out[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_B|sr_out[10]~10 .lut_mask = 16'hCCAA;
defparam \REG_B|sr_out[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \Banco_de_Registradores|breg32_rtl_0_bypass[21] (
	.clk(\clk~combout ),
	.datain(\MUX2_RI_BR|m_out[10]~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Banco_de_Registradores|breg32_rtl_0_bypass [21]));

cycloneii_lcell_ff \REG_B|sr_out[10] (
	.clk(\clk~combout ),
	.datain(\REG_B|sr_out[10]~10_combout ),
	.sdata(\Banco_de_Registradores|breg32_rtl_0_bypass [21]),
	.aclr(gnd),
	.sclr(\Banco_de_Registradores|Equal1~1_combout ),
	.sload(\Banco_de_Registradores|breg32~111_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_B|sr_out [10]));

cycloneii_ram_block \Memoria|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\Controladora|pstate.writemem_st~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\REG_B|sr_out [10]}),
	.portaaddr({\MUX_PC_MEM|m_out[9]~9_combout ,\MUX_PC_MEM|m_out[8]~8_combout ,\MUX_PC_MEM|m_out[7]~7_combout ,\MUX_PC_MEM|m_out[6]~6_combout ,\MUX_PC_MEM|m_out[5]~5_combout ,\MUX_PC_MEM|m_out[4]~4_combout ,\MUX_PC_MEM|m_out[3]~3_combout ,\MUX_PC_MEM|m_out[2]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Memoria|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a10 .init_file = "mem3.mif";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "mips_mem:Memoria|altsyncram:altsyncram_component|altsyncram_dmc1:auto_generated|ALTSYNCRAM";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 8;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_in_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 255;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 256;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 8;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M4K";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a10 .safe_write = "err_on_2clk";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000000000002000016;
// synopsys translate_on

cycloneii_lcell_ff \RI|sr_out[10] (
	.clk(\clk~combout ),
	.datain(\Memoria|altsyncram_component|auto_generated|q_a [10]),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Controladora|pstate.fetch_st~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RI|sr_out [10]));

cycloneii_lcell_comb \MUX_de_4_Entradas|m_out[26]~51 (
// Equation(s):
// \MUX_de_4_Entradas|m_out[26]~51_combout  = (\MUX_de_4_Entradas|m_out[26]~50_combout ) # ((\SaidaAlu|sr_out [26] & (\Controladora|pstate.branch_ex_st~regout  & !\Controladora|pstate.jump_ex_st~regout )))

	.dataa(\MUX_de_4_Entradas|m_out[26]~50_combout ),
	.datab(\SaidaAlu|sr_out [26]),
	.datac(\Controladora|pstate.branch_ex_st~regout ),
	.datad(\Controladora|pstate.jump_ex_st~regout ),
	.cin(gnd),
	.combout(\MUX_de_4_Entradas|m_out[26]~51_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_de_4_Entradas|m_out[26]~51 .lut_mask = 16'hAAEA;
defparam \MUX_de_4_Entradas|m_out[26]~51 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \PC|sr_out[26] (
	.clk(\clk~combout ),
	.datain(\MUX_de_4_Entradas|m_out[26]~51_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EnablePC~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|sr_out [26]));

cycloneii_lcell_comb \MUX_A_ALU|m_out[26]~26 (
// Equation(s):
// \MUX_A_ALU|m_out[26]~26_combout  = (\Controladora|WideOr1~0_combout  & (\REG_A|sr_out [26])) # (!\Controladora|WideOr1~0_combout  & ((\PC|sr_out [26])))

	.dataa(\REG_A|sr_out [26]),
	.datab(\PC|sr_out [26]),
	.datac(vcc),
	.datad(\Controladora|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\MUX_A_ALU|m_out[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_A_ALU|m_out[26]~26 .lut_mask = 16'hAACC;
defparam \MUX_A_ALU|m_out[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Add1~52 (
// Equation(s):
// \ULA|Add1~52_combout  = ((\MUX_B_extsgn_ALU|m_out[26]~42_combout  $ (\MUX_A_ALU|m_out[26]~26_combout  $ (!\ULA|Add1~51 )))) # (GND)
// \ULA|Add1~53  = CARRY((\MUX_B_extsgn_ALU|m_out[26]~42_combout  & ((\MUX_A_ALU|m_out[26]~26_combout ) # (!\ULA|Add1~51 ))) # (!\MUX_B_extsgn_ALU|m_out[26]~42_combout  & (\MUX_A_ALU|m_out[26]~26_combout  & !\ULA|Add1~51 )))

	.dataa(\MUX_B_extsgn_ALU|m_out[26]~42_combout ),
	.datab(\MUX_A_ALU|m_out[26]~26_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ULA|Add1~51 ),
	.combout(\ULA|Add1~52_combout ),
	.cout(\ULA|Add1~53 ));
// synopsys translate_off
defparam \ULA|Add1~52 .lut_mask = 16'h698E;
defparam \ULA|Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux5~0 (
// Equation(s):
// \ULA|Mux5~0_combout  = (\COntroladora_ULA|alu_ctr[0]~27_combout  & (!\COntroladora_ULA|alu_ctr[1]~31_combout  & ((\MUX_B_extsgn_ALU|m_out[26]~42_combout ) # (\MUX_A_ALU|m_out[26]~26_combout )))) # (!\COntroladora_ULA|alu_ctr[0]~27_combout  & 
// ((\COntroladora_ULA|alu_ctr[1]~31_combout ) # ((\MUX_B_extsgn_ALU|m_out[26]~42_combout  & \MUX_A_ALU|m_out[26]~26_combout ))))

	.dataa(\MUX_B_extsgn_ALU|m_out[26]~42_combout ),
	.datab(\MUX_A_ALU|m_out[26]~26_combout ),
	.datac(\COntroladora_ULA|alu_ctr[0]~27_combout ),
	.datad(\COntroladora_ULA|alu_ctr[1]~31_combout ),
	.cin(gnd),
	.combout(\ULA|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux5~0 .lut_mask = 16'h0FE8;
defparam \ULA|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux5~1 (
// Equation(s):
// \ULA|Mux5~1_combout  = (\ULA|Mux13~2_combout  & ((\ULA|Mux5~0_combout  & ((\ULA|Add1~52_combout ))) # (!\ULA|Mux5~0_combout  & (\ULA|ShiftRight0~94_combout )))) # (!\ULA|Mux13~2_combout  & (((\ULA|Mux5~0_combout ))))

	.dataa(\ULA|ShiftRight0~94_combout ),
	.datab(\ULA|Add1~52_combout ),
	.datac(\ULA|Mux13~2_combout ),
	.datad(\ULA|Mux5~0_combout ),
	.cin(gnd),
	.combout(\ULA|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux5~1 .lut_mask = 16'hCFA0;
defparam \ULA|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux5~2 (
// Equation(s):
// \ULA|Mux5~2_combout  = (\ULA|Mux6~2_combout  & ((\ULA|Mux24~5_combout  & (\ULA|tmp[26]~52_combout )) # (!\ULA|Mux24~5_combout  & ((\ULA|Mux5~1_combout ))))) # (!\ULA|Mux6~2_combout  & (((!\ULA|Mux24~5_combout ))))

	.dataa(\ULA|tmp[26]~52_combout ),
	.datab(\ULA|Mux5~1_combout ),
	.datac(\ULA|Mux6~2_combout ),
	.datad(\ULA|Mux24~5_combout ),
	.cin(gnd),
	.combout(\ULA|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux5~2 .lut_mask = 16'hA0CF;
defparam \ULA|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux5~5 (
// Equation(s):
// \ULA|Mux5~5_combout  = (\ULA|Mux24~1_combout  & ((\ULA|Mux24~4_combout  & ((\ULA|Mux5~4_combout ) # (!\ULA|Mux5~2_combout ))) # (!\ULA|Mux24~4_combout  & ((\ULA|Mux5~2_combout )))))

	.dataa(\ULA|Mux5~4_combout ),
	.datab(\ULA|Mux24~4_combout ),
	.datac(\ULA|Mux5~2_combout ),
	.datad(\ULA|Mux24~1_combout ),
	.cin(gnd),
	.combout(\ULA|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux5~5 .lut_mask = 16'hBC00;
defparam \ULA|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_B_extsgn_ALU|m_out[26]~42 (
// Equation(s):
// \MUX_B_extsgn_ALU|m_out[26]~42_combout  = (\Controladora|WideNor0~0_combout  & (\Controladora|pstate.fetch_st~regout  & (\REG_B|sr_out [26]))) # (!\Controladora|WideNor0~0_combout  & (((\RI|sr_out [15]))))

	.dataa(\Controladora|pstate.fetch_st~regout ),
	.datab(\REG_B|sr_out [26]),
	.datac(\RI|sr_out [15]),
	.datad(\Controladora|WideNor0~0_combout ),
	.cin(gnd),
	.combout(\MUX_B_extsgn_ALU|m_out[26]~42_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_B_extsgn_ALU|m_out[26]~42 .lut_mask = 16'h88F0;
defparam \MUX_B_extsgn_ALU|m_out[26]~42 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux5~6 (
// Equation(s):
// \ULA|Mux5~6_combout  = (\MUX_A_ALU|m_out[26]~26_combout  & (((!\MUX_B_extsgn_ALU|m_out[26]~42_combout  & \ULA|Mux5~5_combout )))) # (!\MUX_A_ALU|m_out[26]~26_combout  & ((\MUX_B_extsgn_ALU|m_out[26]~42_combout  & ((\ULA|Mux5~5_combout ))) # 
// (!\MUX_B_extsgn_ALU|m_out[26]~42_combout  & (\ULA|Mux24~6_combout ))))

	.dataa(\ULA|Mux24~6_combout ),
	.datab(\MUX_A_ALU|m_out[26]~26_combout ),
	.datac(\MUX_B_extsgn_ALU|m_out[26]~42_combout ),
	.datad(\ULA|Mux5~5_combout ),
	.cin(gnd),
	.combout(\ULA|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux5~6 .lut_mask = 16'h3E02;
defparam \ULA|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux5~7 (
// Equation(s):
// \ULA|Mux5~7_combout  = (\ULA|Mux5~6_combout ) # ((\ULA|Mux5~2_combout  & \ULA|Mux5~5_combout ))

	.dataa(\ULA|Mux5~2_combout ),
	.datab(\ULA|Mux5~5_combout ),
	.datac(\ULA|Mux5~6_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ULA|Mux5~7_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux5~7 .lut_mask = 16'hF8F8;
defparam \ULA|Mux5~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \SaidaAlu|sr_out[26] (
	.clk(\clk~combout ),
	.datain(\ULA|Mux5~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SaidaAlu|sr_out [26]));

cycloneii_lcell_comb \MUX2_RI_BR|m_out[26]~26 (
// Equation(s):
// \MUX2_RI_BR|m_out[26]~26_combout  = (\Controladora|pstate.ldreg_st~regout  & (\REG_DATA_MEM|sr_out [26])) # (!\Controladora|pstate.ldreg_st~regout  & ((\SaidaAlu|sr_out [26])))

	.dataa(\REG_DATA_MEM|sr_out [26]),
	.datab(\SaidaAlu|sr_out [26]),
	.datac(vcc),
	.datad(\Controladora|pstate.ldreg_st~regout ),
	.cin(gnd),
	.combout(\MUX2_RI_BR|m_out[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \MUX2_RI_BR|m_out[26]~26 .lut_mask = 16'hAACC;
defparam \MUX2_RI_BR|m_out[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a26 (
	.portawe(\Controladora|WideOr2~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(!\Controladora|pstate.fetch_st~_wirecell_combout ),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MUX2_RI_BR|m_out[26]~26_combout }),
	.portaaddr({\MUX1_RI_BR|m_out[4]~4_combout ,\MUX1_RI_BR|m_out[3]~3_combout ,\MUX1_RI_BR|m_out[2]~2_combout ,\MUX1_RI_BR|m_out[1]~1_combout ,\MUX1_RI_BR|m_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Memoria|altsyncram_component|auto_generated|q_a [20],\Memoria|altsyncram_component|auto_generated|q_a [19],\Memoria|altsyncram_component|auto_generated|q_a [18],\Memoria|altsyncram_component|auto_generated|q_a [17],\Memoria|altsyncram_component|auto_generated|q_a [16]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a26 .logical_ram_name = "breg:Banco_de_Registradores|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ALTSYNCRAM";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a26 .port_a_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a26 .port_a_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a26 .port_a_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a26 .port_a_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a26 .port_a_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a26 .port_b_address_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a26 .port_b_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a26 .port_b_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a26 .port_b_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a26 .port_b_first_bit_number = 26;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a26 .port_b_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a26 .port_b_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a26 .port_b_read_enable_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a26 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a26 .ram_block_type = "M4K";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a26 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \REG_B|sr_out[26]~26 (
// Equation(s):
// \REG_B|sr_out[26]~26_combout  = (\Banco_de_Registradores|breg32~38_regout  & ((\Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a26~portbdataout ))) # (!\Banco_de_Registradores|breg32~38_regout  & (\Banco_de_Registradores|breg32~65_regout ))

	.dataa(\Banco_de_Registradores|breg32~65_regout ),
	.datab(\Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a26~portbdataout ),
	.datac(vcc),
	.datad(\Banco_de_Registradores|breg32~38_regout ),
	.cin(gnd),
	.combout(\REG_B|sr_out[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \REG_B|sr_out[26]~26 .lut_mask = 16'hCCAA;
defparam \REG_B|sr_out[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \Banco_de_Registradores|breg32_rtl_0_bypass[37] (
	.clk(\clk~combout ),
	.datain(\MUX2_RI_BR|m_out[26]~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Banco_de_Registradores|breg32_rtl_0_bypass [37]));

cycloneii_lcell_ff \REG_B|sr_out[26] (
	.clk(\clk~combout ),
	.datain(\REG_B|sr_out[26]~26_combout ),
	.sdata(\Banco_de_Registradores|breg32_rtl_0_bypass [37]),
	.aclr(gnd),
	.sclr(\Banco_de_Registradores|Equal1~1_combout ),
	.sload(\Banco_de_Registradores|breg32~111_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_B|sr_out [26]));

cycloneii_ram_block \Memoria|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\Controladora|pstate.writemem_st~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\REG_B|sr_out [26]}),
	.portaaddr({\MUX_PC_MEM|m_out[9]~9_combout ,\MUX_PC_MEM|m_out[8]~8_combout ,\MUX_PC_MEM|m_out[7]~7_combout ,\MUX_PC_MEM|m_out[6]~6_combout ,\MUX_PC_MEM|m_out[5]~5_combout ,\MUX_PC_MEM|m_out[4]~4_combout ,\MUX_PC_MEM|m_out[3]~3_combout ,\MUX_PC_MEM|m_out[2]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Memoria|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a26 .init_file = "mem3.mif";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "mips_mem:Memoria|altsyncram:altsyncram_component|altsyncram_dmc1:auto_generated|ALTSYNCRAM";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 8;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_in_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 255;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 256;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a26 .port_a_write_enable_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 8;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M4K";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a26 .safe_write = "err_on_2clk";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = 256'h000000000000000000000000000000000000000000000000000000000021F9E2;
// synopsys translate_on

cycloneii_lcell_ff \RI|sr_out[26] (
	.clk(\clk~combout ),
	.datain(\Memoria|altsyncram_component|auto_generated|q_a [26]),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Controladora|pstate.fetch_st~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RI|sr_out [26]));

cycloneii_lcell_comb \Controladora|Selector0~0 (
// Equation(s):
// \Controladora|Selector0~0_combout  = (\RI|sr_out [29] & (\Controladora|pstate.imm_st1~regout  & !\RI|sr_out [26]))

	.dataa(\RI|sr_out [29]),
	.datab(\Controladora|pstate.imm_st1~regout ),
	.datac(vcc),
	.datad(\RI|sr_out [26]),
	.cin(gnd),
	.combout(\Controladora|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controladora|Selector0~0 .lut_mask = 16'h0088;
defparam \Controladora|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Controladora|Selector0~1 (
// Equation(s):
// \Controladora|Selector0~1_combout  = (\Controladora|pstate.branch_ex_st~regout ) # ((\RI|sr_out [28] & (\Controladora|nstate.rtype_ex_st~0_combout  & \Controladora|Selector0~0_combout )))

	.dataa(\Controladora|pstate.branch_ex_st~regout ),
	.datab(\RI|sr_out [28]),
	.datac(\Controladora|nstate.rtype_ex_st~0_combout ),
	.datad(\Controladora|Selector0~0_combout ),
	.cin(gnd),
	.combout(\Controladora|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Controladora|Selector0~1 .lut_mask = 16'hEAAA;
defparam \Controladora|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \Memoria|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\Controladora|pstate.writemem_st~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\REG_B|sr_out [3]}),
	.portaaddr({\MUX_PC_MEM|m_out[9]~9_combout ,\MUX_PC_MEM|m_out[8]~8_combout ,\MUX_PC_MEM|m_out[7]~7_combout ,\MUX_PC_MEM|m_out[6]~6_combout ,\MUX_PC_MEM|m_out[5]~5_combout ,\MUX_PC_MEM|m_out[4]~4_combout ,\MUX_PC_MEM|m_out[3]~3_combout ,\MUX_PC_MEM|m_out[2]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Memoria|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a3 .init_file = "mem3.mif";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "mips_mem:Memoria|altsyncram:altsyncram_component|altsyncram_dmc1:auto_generated|ALTSYNCRAM";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 8;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_in_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 255;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 256;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 8;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M4K";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a3 .safe_write = "err_on_2clk";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 256'h0000000000000000000000000000001000000000000000000000000002A26416;
// synopsys translate_on

cycloneii_lcell_ff \RI|sr_out[3] (
	.clk(\clk~combout ),
	.datain(\Memoria|altsyncram_component|auto_generated|q_a [3]),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Controladora|pstate.fetch_st~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RI|sr_out [3]));

cycloneii_ram_block \Memoria|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\Controladora|pstate.writemem_st~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\REG_B|sr_out [4]}),
	.portaaddr({\MUX_PC_MEM|m_out[9]~9_combout ,\MUX_PC_MEM|m_out[8]~8_combout ,\MUX_PC_MEM|m_out[7]~7_combout ,\MUX_PC_MEM|m_out[6]~6_combout ,\MUX_PC_MEM|m_out[5]~5_combout ,\MUX_PC_MEM|m_out[4]~4_combout ,\MUX_PC_MEM|m_out[3]~3_combout ,\MUX_PC_MEM|m_out[2]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Memoria|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a4 .init_file = "mem3.mif";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "mips_mem:Memoria|altsyncram:altsyncram_component|altsyncram_dmc1:auto_generated|ALTSYNCRAM";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 8;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_in_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 255;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 256;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 8;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M4K";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a4 .safe_write = "err_on_2clk";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000000000002048016;
// synopsys translate_on

cycloneii_lcell_ff \RI|sr_out[4] (
	.clk(\clk~combout ),
	.datain(\Memoria|altsyncram_component|auto_generated|q_a [4]),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Controladora|pstate.fetch_st~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RI|sr_out [4]));

cycloneii_lcell_comb \COntroladora_ULA|alu_ctr~4 (
// Equation(s):
// \COntroladora_ULA|alu_ctr~4_combout  = (\RI|sr_out [2] & (\Controladora|pstate.rtype_ex_st~regout  & (!\RI|sr_out [3] & !\RI|sr_out [4])))

	.dataa(\RI|sr_out [2]),
	.datab(\Controladora|pstate.rtype_ex_st~regout ),
	.datac(\RI|sr_out [3]),
	.datad(\RI|sr_out [4]),
	.cin(gnd),
	.combout(\COntroladora_ULA|alu_ctr~4_combout ),
	.cout());
// synopsys translate_off
defparam \COntroladora_ULA|alu_ctr~4 .lut_mask = 16'h0008;
defparam \COntroladora_ULA|alu_ctr~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \COntroladora_ULA|alu_ctr~8 (
// Equation(s):
// \COntroladora_ULA|alu_ctr~8_combout  = (\RI|sr_out [0] & (\RI|sr_out [5] & \COntroladora_ULA|alu_ctr~4_combout ))

	.dataa(\RI|sr_out [0]),
	.datab(\RI|sr_out [5]),
	.datac(\COntroladora_ULA|alu_ctr~4_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\COntroladora_ULA|alu_ctr~8_combout ),
	.cout());
// synopsys translate_off
defparam \COntroladora_ULA|alu_ctr~8 .lut_mask = 16'h8080;
defparam \COntroladora_ULA|alu_ctr~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \COntroladora_ULA|alu_ctr[3]~9 (
// Equation(s):
// \COntroladora_ULA|alu_ctr[3]~9_combout  = (\RI|sr_out [1] & ((\Controladora|Selector0~1_combout ) # ((!\Controladora|op_alu[1]~0_combout )))) # (!\RI|sr_out [1] & (!\COntroladora_ULA|alu_ctr~8_combout  & ((\Controladora|Selector0~1_combout ) # 
// (!\Controladora|op_alu[1]~0_combout ))))

	.dataa(\RI|sr_out [1]),
	.datab(\Controladora|Selector0~1_combout ),
	.datac(\Controladora|op_alu[1]~0_combout ),
	.datad(\COntroladora_ULA|alu_ctr~8_combout ),
	.cin(gnd),
	.combout(\COntroladora_ULA|alu_ctr[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \COntroladora_ULA|alu_ctr[3]~9 .lut_mask = 16'h8ACF;
defparam \COntroladora_ULA|alu_ctr[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \COntroladora_ULA|alu_ctr[0]~10 (
// Equation(s):
// \COntroladora_ULA|alu_ctr[0]~10_combout  = (\COntroladora_ULA|alu_ctr~5_combout ) # ((!\COntroladora_ULA|alu_ctr[3]~9_combout ) # (!\COntroladora_ULA|alu_ctr[1]~35_combout ))

	.dataa(\COntroladora_ULA|alu_ctr~5_combout ),
	.datab(vcc),
	.datac(\COntroladora_ULA|alu_ctr[1]~35_combout ),
	.datad(\COntroladora_ULA|alu_ctr[3]~9_combout ),
	.cin(gnd),
	.combout(\COntroladora_ULA|alu_ctr[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \COntroladora_ULA|alu_ctr[0]~10 .lut_mask = 16'hAFFF;
defparam \COntroladora_ULA|alu_ctr[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \COntroladora_ULA|alu_ctr~16 (
// Equation(s):
// \COntroladora_ULA|alu_ctr~16_combout  = (\COntroladora_ULA|alu_ctr~6_combout  & (!\RI|sr_out [0] & (!\RI|sr_out [1] & !\RI|sr_out [5])))

	.dataa(\COntroladora_ULA|alu_ctr~6_combout ),
	.datab(\RI|sr_out [0]),
	.datac(\RI|sr_out [1]),
	.datad(\RI|sr_out [5]),
	.cin(gnd),
	.combout(\COntroladora_ULA|alu_ctr~16_combout ),
	.cout());
// synopsys translate_off
defparam \COntroladora_ULA|alu_ctr~16 .lut_mask = 16'h0002;
defparam \COntroladora_ULA|alu_ctr~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \COntroladora_ULA|alu_ctr[0]~17 (
// Equation(s):
// \COntroladora_ULA|alu_ctr[0]~17_combout  = (!\COntroladora_ULA|alu_ctr~16_combout  & ((!\COntroladora_ULA|alu_ctr~8_combout ) # (!\RI|sr_out [1])))

	.dataa(vcc),
	.datab(\RI|sr_out [1]),
	.datac(\COntroladora_ULA|alu_ctr~8_combout ),
	.datad(\COntroladora_ULA|alu_ctr~16_combout ),
	.cin(gnd),
	.combout(\COntroladora_ULA|alu_ctr[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \COntroladora_ULA|alu_ctr[0]~17 .lut_mask = 16'h003F;
defparam \COntroladora_ULA|alu_ctr[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux17~4 (
// Equation(s):
// \ULA|Mux17~4_combout  = (\COntroladora_ULA|alu_ctr[0]~15_combout  & (\COntroladora_ULA|alu_ctr[0]~17_combout  & \COntroladora_ULA|alu_ctr[3]~13_combout ))

	.dataa(\COntroladora_ULA|alu_ctr[0]~15_combout ),
	.datab(\COntroladora_ULA|alu_ctr[0]~17_combout ),
	.datac(\COntroladora_ULA|alu_ctr[3]~13_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ULA|Mux17~4_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux17~4 .lut_mask = 16'h8080;
defparam \ULA|Mux17~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux17~5 (
// Equation(s):
// \ULA|Mux17~5_combout  = (\RI|sr_out [9] & (((\COntroladora_ULA|alu_ctr[0]~10_combout ) # (\ULA|Mux17~4_combout )))) # (!\RI|sr_out [9] & (\RI|sr_out [10] & ((\COntroladora_ULA|alu_ctr[0]~10_combout ) # (\ULA|Mux17~4_combout ))))

	.dataa(\RI|sr_out [9]),
	.datab(\RI|sr_out [10]),
	.datac(\COntroladora_ULA|alu_ctr[0]~10_combout ),
	.datad(\ULA|Mux17~4_combout ),
	.cin(gnd),
	.combout(\ULA|Mux17~5_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux17~5 .lut_mask = 16'hEEE0;
defparam \ULA|Mux17~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux1~14 (
// Equation(s):
// \ULA|Mux1~14_combout  = (!\COntroladora_ULA|alu_ctr~16_combout  & (\COntroladora_ULA|alu_ctr[0]~15_combout  & ((!\COntroladora_ULA|alu_ctr~8_combout ) # (!\RI|sr_out [1]))))

	.dataa(\RI|sr_out [1]),
	.datab(\COntroladora_ULA|alu_ctr~8_combout ),
	.datac(\COntroladora_ULA|alu_ctr~16_combout ),
	.datad(\COntroladora_ULA|alu_ctr[0]~15_combout ),
	.cin(gnd),
	.combout(\ULA|Mux1~14_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux1~14 .lut_mask = 16'h0700;
defparam \ULA|Mux1~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux1~2 (
// Equation(s):
// \ULA|Mux1~2_combout  = (!\RI|sr_out [10] & ((\COntroladora_ULA|alu_ctr[0]~10_combout ) # ((\COntroladora_ULA|alu_ctr[3]~13_combout  & \ULA|Mux1~14_combout ))))

	.dataa(\RI|sr_out [10]),
	.datab(\COntroladora_ULA|alu_ctr[0]~10_combout ),
	.datac(\COntroladora_ULA|alu_ctr[3]~13_combout ),
	.datad(\ULA|Mux1~14_combout ),
	.cin(gnd),
	.combout(\ULA|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux1~2 .lut_mask = 16'h5444;
defparam \ULA|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~51 (
// Equation(s):
// \ULA|ShiftLeft0~51_combout  = (\RI|sr_out [6] & (\RI|sr_out [7] & \MUX_A_ALU|m_out[13]~13_combout ))

	.dataa(\RI|sr_out [6]),
	.datab(\RI|sr_out [7]),
	.datac(\MUX_A_ALU|m_out[13]~13_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~51_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~51 .lut_mask = 16'h8080;
defparam \ULA|ShiftLeft0~51 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~12 (
// Equation(s):
// \ULA|ShiftRight0~12_combout  = (\ULA|ShiftRight0~11_combout ) # ((\ULA|ShiftLeft0~51_combout ) # ((\MUX_A_ALU|m_out[10]~10_combout  & \ULA|ShiftRight0~8_combout )))

	.dataa(\ULA|ShiftRight0~11_combout ),
	.datab(\ULA|ShiftLeft0~51_combout ),
	.datac(\MUX_A_ALU|m_out[10]~10_combout ),
	.datad(\ULA|ShiftRight0~8_combout ),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~12_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~12 .lut_mask = 16'hFEEE;
defparam \ULA|ShiftRight0~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~95 (
// Equation(s):
// \ULA|ShiftRight0~95_combout  = (\RI|sr_out [8] & (\ULA|ShiftRight0~16_combout )) # (!\RI|sr_out [8] & ((\ULA|ShiftRight0~12_combout )))

	.dataa(\ULA|ShiftRight0~16_combout ),
	.datab(\ULA|ShiftRight0~12_combout ),
	.datac(vcc),
	.datad(\RI|sr_out [8]),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~95_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~95 .lut_mask = 16'hAACC;
defparam \ULA|ShiftRight0~95 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux21~3 (
// Equation(s):
// \ULA|Mux21~3_combout  = (\ULA|Mux17~5_combout  & (((!\ULA|Mux1~2_combout )))) # (!\ULA|Mux17~5_combout  & ((\ULA|Mux1~2_combout  & ((\ULA|ShiftRight0~95_combout ))) # (!\ULA|Mux1~2_combout  & (\ULA|Add1~20_combout ))))

	.dataa(\ULA|Mux17~5_combout ),
	.datab(\ULA|Add1~20_combout ),
	.datac(\ULA|Mux1~2_combout ),
	.datad(\ULA|ShiftRight0~95_combout ),
	.cin(gnd),
	.combout(\ULA|Mux21~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux21~3 .lut_mask = 16'h5E0E;
defparam \ULA|Mux21~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_de_4_Entradas|m_out[28]~55 (
// Equation(s):
// \MUX_de_4_Entradas|m_out[28]~55_combout  = (\MUX_de_4_Entradas|m_out[28]~54_combout ) # ((\SaidaAlu|sr_out [28] & (\Controladora|pstate.branch_ex_st~regout  & !\Controladora|pstate.jump_ex_st~regout )))

	.dataa(\MUX_de_4_Entradas|m_out[28]~54_combout ),
	.datab(\SaidaAlu|sr_out [28]),
	.datac(\Controladora|pstate.branch_ex_st~regout ),
	.datad(\Controladora|pstate.jump_ex_st~regout ),
	.cin(gnd),
	.combout(\MUX_de_4_Entradas|m_out[28]~55_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_de_4_Entradas|m_out[28]~55 .lut_mask = 16'hAAEA;
defparam \MUX_de_4_Entradas|m_out[28]~55 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \PC|sr_out[28] (
	.clk(\clk~combout ),
	.datain(\MUX_de_4_Entradas|m_out[28]~55_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EnablePC~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|sr_out [28]));

cycloneii_lcell_comb \MUX_A_ALU|m_out[28]~28 (
// Equation(s):
// \MUX_A_ALU|m_out[28]~28_combout  = (\Controladora|WideOr1~0_combout  & (\REG_A|sr_out [28])) # (!\Controladora|WideOr1~0_combout  & ((\PC|sr_out [28])))

	.dataa(\REG_A|sr_out [28]),
	.datab(\PC|sr_out [28]),
	.datac(vcc),
	.datad(\Controladora|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\MUX_A_ALU|m_out[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_A_ALU|m_out[28]~28 .lut_mask = 16'hAACC;
defparam \MUX_A_ALU|m_out[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~21 (
// Equation(s):
// \ULA|ShiftRight0~21_combout  = (\RI|sr_out [7] & ((\RI|sr_out [6] & (\MUX_A_ALU|m_out[29]~29_combout )) # (!\RI|sr_out [6] & ((\MUX_A_ALU|m_out[28]~28_combout )))))

	.dataa(\RI|sr_out [7]),
	.datab(\MUX_A_ALU|m_out[29]~29_combout ),
	.datac(\MUX_A_ALU|m_out[28]~28_combout ),
	.datad(\RI|sr_out [6]),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~21_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~21 .lut_mask = 16'h88A0;
defparam \ULA|ShiftRight0~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~22 (
// Equation(s):
// \ULA|ShiftRight0~22_combout  = (\ULA|ShiftRight0~20_combout ) # (\ULA|ShiftRight0~21_combout )

	.dataa(\ULA|ShiftRight0~20_combout ),
	.datab(\ULA|ShiftRight0~21_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~22_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~22 .lut_mask = 16'hEEEE;
defparam \ULA|ShiftRight0~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~94 (
// Equation(s):
// \ULA|ShiftRight0~94_combout  = (!\RI|sr_out [9] & ((\RI|sr_out [8] & (\ULA|ShiftRight0~26_combout )) # (!\RI|sr_out [8] & ((\ULA|ShiftRight0~22_combout )))))

	.dataa(\ULA|ShiftRight0~26_combout ),
	.datab(\ULA|ShiftRight0~22_combout ),
	.datac(\RI|sr_out [8]),
	.datad(\RI|sr_out [9]),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~94_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~94 .lut_mask = 16'h00AC;
defparam \ULA|ShiftRight0~94 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux21~4 (
// Equation(s):
// \ULA|Mux21~4_combout  = (\ULA|Mux17~5_combout  & ((\ULA|Mux21~3_combout  & ((\ULA|ShiftRight0~94_combout ))) # (!\ULA|Mux21~3_combout  & (\ULA|ShiftRight0~97_combout )))) # (!\ULA|Mux17~5_combout  & (((\ULA|Mux21~3_combout ))))

	.dataa(\ULA|ShiftRight0~97_combout ),
	.datab(\ULA|Mux17~5_combout ),
	.datac(\ULA|Mux21~3_combout ),
	.datad(\ULA|ShiftRight0~94_combout ),
	.cin(gnd),
	.combout(\ULA|Mux21~4_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux21~4 .lut_mask = 16'hF838;
defparam \ULA|Mux21~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux17~8 (
// Equation(s):
// \ULA|Mux17~8_combout  = (\COntroladora_ULA|alu_ctr[1]~31_combout  & ((!\COntroladora_ULA|alu_ctr[3]~26_combout ))) # (!\COntroladora_ULA|alu_ctr[1]~31_combout  & (!\RI|sr_out [10] & \COntroladora_ULA|alu_ctr[3]~26_combout ))

	.dataa(vcc),
	.datab(\COntroladora_ULA|alu_ctr[1]~31_combout ),
	.datac(\RI|sr_out [10]),
	.datad(\COntroladora_ULA|alu_ctr[3]~26_combout ),
	.cin(gnd),
	.combout(\ULA|Mux17~8_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux17~8 .lut_mask = 16'h03CC;
defparam \ULA|Mux17~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux17~9 (
// Equation(s):
// \ULA|Mux17~9_combout  = (\COntroladora_ULA|alu_ctr[3]~26_combout ) # ((\COntroladora_ULA|alu_ctr[0]~27_combout  & !\COntroladora_ULA|alu_ctr[1]~31_combout ))

	.dataa(\COntroladora_ULA|alu_ctr[3]~26_combout ),
	.datab(\COntroladora_ULA|alu_ctr[0]~27_combout ),
	.datac(vcc),
	.datad(\COntroladora_ULA|alu_ctr[1]~31_combout ),
	.cin(gnd),
	.combout(\ULA|Mux17~9_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux17~9 .lut_mask = 16'hAAEE;
defparam \ULA|Mux17~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux21~5 (
// Equation(s):
// \ULA|Mux21~5_combout  = (\ULA|Mux17~8_combout  & ((\ULA|Mux17~9_combout  & (\ULA|ShiftLeft0~115_combout )) # (!\ULA|Mux17~9_combout  & ((\ULA|Mux21~4_combout ))))) # (!\ULA|Mux17~8_combout  & (((!\ULA|Mux17~9_combout ))))

	.dataa(\ULA|ShiftLeft0~115_combout ),
	.datab(\ULA|Mux21~4_combout ),
	.datac(\ULA|Mux17~8_combout ),
	.datad(\ULA|Mux17~9_combout ),
	.cin(gnd),
	.combout(\ULA|Mux21~5_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux21~5 .lut_mask = 16'hA0CF;
defparam \ULA|Mux21~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux17~11 (
// Equation(s):
// \ULA|Mux17~11_combout  = (\COntroladora_ULA|alu_ctr[3]~26_combout ) # (\COntroladora_ULA|alu_ctr[1]~31_combout )

	.dataa(\COntroladora_ULA|alu_ctr[3]~26_combout ),
	.datab(\COntroladora_ULA|alu_ctr[1]~31_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ULA|Mux17~11_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux17~11 .lut_mask = 16'hEEEE;
defparam \ULA|Mux17~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux21~6 (
// Equation(s):
// \ULA|Mux21~6_combout  = (\ULA|Mux21~5_combout  & ((\ULA|Mux17~11_combout ) # ((\MUX_B_extsgn_ALU|m_out[10]~20_combout  & \MUX_A_ALU|m_out[10]~10_combout )))) # (!\ULA|Mux21~5_combout  & (!\ULA|Mux17~11_combout  & ((\MUX_B_extsgn_ALU|m_out[10]~20_combout ) 
// # (\MUX_A_ALU|m_out[10]~10_combout ))))

	.dataa(\MUX_B_extsgn_ALU|m_out[10]~20_combout ),
	.datab(\MUX_A_ALU|m_out[10]~10_combout ),
	.datac(\ULA|Mux21~5_combout ),
	.datad(\ULA|Mux17~11_combout ),
	.cin(gnd),
	.combout(\ULA|Mux21~6_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux21~6 .lut_mask = 16'hF08E;
defparam \ULA|Mux21~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux17~13 (
// Equation(s):
// \ULA|Mux17~13_combout  = (\COntroladora_ULA|alu_ctr[3]~26_combout  & ((\COntroladora_ULA|alu_ctr[2]~24_combout ) # ((\COntroladora_ULA|alu_ctr[0]~27_combout  & !\COntroladora_ULA|alu_ctr[1]~31_combout ))))

	.dataa(\COntroladora_ULA|alu_ctr[3]~26_combout ),
	.datab(\COntroladora_ULA|alu_ctr[2]~24_combout ),
	.datac(\COntroladora_ULA|alu_ctr[0]~27_combout ),
	.datad(\COntroladora_ULA|alu_ctr[1]~31_combout ),
	.cin(gnd),
	.combout(\ULA|Mux17~13_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux17~13 .lut_mask = 16'h88A8;
defparam \ULA|Mux17~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux21~7 (
// Equation(s):
// \ULA|Mux21~7_combout  = (\COntroladora_ULA|alu_ctr[2]~24_combout  & (((!\ULA|Mux17~13_combout )))) # (!\COntroladora_ULA|alu_ctr[2]~24_combout  & ((\ULA|Mux17~13_combout  & (\ULA|a32~103_combout )) # (!\ULA|Mux17~13_combout  & ((\ULA|Mux21~6_combout )))))

	.dataa(\ULA|a32~103_combout ),
	.datab(\ULA|Mux21~6_combout ),
	.datac(\COntroladora_ULA|alu_ctr[2]~24_combout ),
	.datad(\ULA|Mux17~13_combout ),
	.cin(gnd),
	.combout(\ULA|Mux21~7_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux21~7 .lut_mask = 16'h0AFC;
defparam \ULA|Mux21~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux21~8 (
// Equation(s):
// \ULA|Mux21~8_combout  = (\ULA|Mux13~3_combout  & ((\ULA|Mux21~7_combout  & ((\ULA|Mux21~2_combout ))) # (!\ULA|Mux21~7_combout  & (!\ULA|a32~102_combout )))) # (!\ULA|Mux13~3_combout  & (((\ULA|Mux21~7_combout ))))

	.dataa(\ULA|a32~102_combout ),
	.datab(\ULA|Mux21~2_combout ),
	.datac(\ULA|Mux13~3_combout ),
	.datad(\ULA|Mux21~7_combout ),
	.cin(gnd),
	.combout(\ULA|Mux21~8_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux21~8 .lut_mask = 16'hCF50;
defparam \ULA|Mux21~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux21~9 (
// Equation(s):
// \ULA|Mux21~9_combout  = (\ULA|Mux21~8_combout  & ((!\COntroladora_ULA|alu_ctr[0]~27_combout ) # (!\COntroladora_ULA|alu_ctr[2]~24_combout )))

	.dataa(\COntroladora_ULA|alu_ctr[2]~24_combout ),
	.datab(\COntroladora_ULA|alu_ctr[0]~27_combout ),
	.datac(\ULA|Mux21~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ULA|Mux21~9_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux21~9 .lut_mask = 16'h7070;
defparam \ULA|Mux21~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_de_4_Entradas|m_out[10]~19 (
// Equation(s):
// \MUX_de_4_Entradas|m_out[10]~19_combout  = (\MUX_de_4_Entradas|m_out[10]~18_combout ) # ((\ULA|Mux21~9_combout  & (!\Controladora|pstate.branch_ex_st~regout  & !\Controladora|pstate.jump_ex_st~regout )))

	.dataa(\MUX_de_4_Entradas|m_out[10]~18_combout ),
	.datab(\ULA|Mux21~9_combout ),
	.datac(\Controladora|pstate.branch_ex_st~regout ),
	.datad(\Controladora|pstate.jump_ex_st~regout ),
	.cin(gnd),
	.combout(\MUX_de_4_Entradas|m_out[10]~19_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_de_4_Entradas|m_out[10]~19 .lut_mask = 16'hAAAE;
defparam \MUX_de_4_Entradas|m_out[10]~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \PC|sr_out[10] (
	.clk(\clk~combout ),
	.datain(\MUX_de_4_Entradas|m_out[10]~19_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EnablePC~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|sr_out [10]));

cycloneii_lcell_comb \MUX_A_ALU|m_out[10]~10 (
// Equation(s):
// \MUX_A_ALU|m_out[10]~10_combout  = (\Controladora|WideOr1~0_combout  & (\REG_A|sr_out [10])) # (!\Controladora|WideOr1~0_combout  & ((\PC|sr_out [10])))

	.dataa(\REG_A|sr_out [10]),
	.datab(\PC|sr_out [10]),
	.datac(vcc),
	.datad(\Controladora|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\MUX_A_ALU|m_out[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_A_ALU|m_out[10]~10 .lut_mask = 16'hAACC;
defparam \MUX_A_ALU|m_out[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|tmp[11]~22 (
// Equation(s):
// \ULA|tmp[11]~22_combout  = (\MUX_B_extsgn_ALU|m_out[11]~22_combout  & ((\MUX_A_ALU|m_out[11]~11_combout  & (!\ULA|tmp[10]~21 )) # (!\MUX_A_ALU|m_out[11]~11_combout  & ((\ULA|tmp[10]~21 ) # (GND))))) # (!\MUX_B_extsgn_ALU|m_out[11]~22_combout  & 
// ((\MUX_A_ALU|m_out[11]~11_combout  & (\ULA|tmp[10]~21  & VCC)) # (!\MUX_A_ALU|m_out[11]~11_combout  & (!\ULA|tmp[10]~21 ))))
// \ULA|tmp[11]~23  = CARRY((\MUX_B_extsgn_ALU|m_out[11]~22_combout  & ((!\ULA|tmp[10]~21 ) # (!\MUX_A_ALU|m_out[11]~11_combout ))) # (!\MUX_B_extsgn_ALU|m_out[11]~22_combout  & (!\MUX_A_ALU|m_out[11]~11_combout  & !\ULA|tmp[10]~21 )))

	.dataa(\MUX_B_extsgn_ALU|m_out[11]~22_combout ),
	.datab(\MUX_A_ALU|m_out[11]~11_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ULA|tmp[10]~21 ),
	.combout(\ULA|tmp[11]~22_combout ),
	.cout(\ULA|tmp[11]~23 ));
// synopsys translate_off
defparam \ULA|tmp[11]~22 .lut_mask = 16'h692B;
defparam \ULA|tmp[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux20~2 (
// Equation(s):
// \ULA|Mux20~2_combout  = (\COntroladora_ULA|alu_ctr[1]~31_combout  & \ULA|tmp[11]~22_combout )

	.dataa(\COntroladora_ULA|alu_ctr[1]~31_combout ),
	.datab(\ULA|tmp[11]~22_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ULA|Mux20~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux20~2 .lut_mask = 16'h8888;
defparam \ULA|Mux20~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~73 (
// Equation(s):
// \ULA|ShiftRight0~73_combout  = (\RI|sr_out [6] & ((\RI|sr_out [7] & (\MUX_A_ALU|m_out[14]~14_combout )) # (!\RI|sr_out [7] & ((\MUX_A_ALU|m_out[12]~12_combout )))))

	.dataa(\RI|sr_out [6]),
	.datab(\MUX_A_ALU|m_out[14]~14_combout ),
	.datac(\MUX_A_ALU|m_out[12]~12_combout ),
	.datad(\RI|sr_out [7]),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~73_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~73 .lut_mask = 16'h88A0;
defparam \ULA|ShiftRight0~73 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~74 (
// Equation(s):
// \ULA|ShiftRight0~74_combout  = (\MUX_A_ALU|m_out[11]~11_combout  & ((\ULA|ShiftRight0~8_combout ) # ((\MUX_A_ALU|m_out[13]~13_combout  & \ULA|ShiftRight0~10_combout )))) # (!\MUX_A_ALU|m_out[11]~11_combout  & (\MUX_A_ALU|m_out[13]~13_combout  & 
// (\ULA|ShiftRight0~10_combout )))

	.dataa(\MUX_A_ALU|m_out[11]~11_combout ),
	.datab(\MUX_A_ALU|m_out[13]~13_combout ),
	.datac(\ULA|ShiftRight0~10_combout ),
	.datad(\ULA|ShiftRight0~8_combout ),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~74_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~74 .lut_mask = 16'hEAC0;
defparam \ULA|ShiftRight0~74 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~107 (
// Equation(s):
// \ULA|ShiftRight0~107_combout  = (\RI|sr_out [8] & (\ULA|ShiftRight0~69_combout )) # (!\RI|sr_out [8] & (((\ULA|ShiftRight0~73_combout ) # (\ULA|ShiftRight0~74_combout ))))

	.dataa(\ULA|ShiftRight0~69_combout ),
	.datab(\ULA|ShiftRight0~73_combout ),
	.datac(\ULA|ShiftRight0~74_combout ),
	.datad(\RI|sr_out [8]),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~107_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~107 .lut_mask = 16'hAAFC;
defparam \ULA|ShiftRight0~107 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux20~3 (
// Equation(s):
// \ULA|Mux20~3_combout  = (\ULA|Mux1~2_combout  & ((\ULA|Mux17~5_combout  & (\ULA|ShiftRight0~104_combout )) # (!\ULA|Mux17~5_combout  & ((\ULA|ShiftRight0~107_combout ))))) # (!\ULA|Mux1~2_combout  & (((\ULA|Mux17~5_combout ))))

	.dataa(\ULA|Mux1~2_combout ),
	.datab(\ULA|ShiftRight0~104_combout ),
	.datac(\ULA|Mux17~5_combout ),
	.datad(\ULA|ShiftRight0~107_combout ),
	.cin(gnd),
	.combout(\ULA|Mux20~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux20~3 .lut_mask = 16'hDAD0;
defparam \ULA|Mux20~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_de_4_Entradas|m_out[30]~59 (
// Equation(s):
// \MUX_de_4_Entradas|m_out[30]~59_combout  = (\MUX_de_4_Entradas|m_out[30]~58_combout ) # ((\SaidaAlu|sr_out [30] & (\Controladora|pstate.branch_ex_st~regout  & !\Controladora|pstate.jump_ex_st~regout )))

	.dataa(\MUX_de_4_Entradas|m_out[30]~58_combout ),
	.datab(\SaidaAlu|sr_out [30]),
	.datac(\Controladora|pstate.branch_ex_st~regout ),
	.datad(\Controladora|pstate.jump_ex_st~regout ),
	.cin(gnd),
	.combout(\MUX_de_4_Entradas|m_out[30]~59_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_de_4_Entradas|m_out[30]~59 .lut_mask = 16'hAAEA;
defparam \MUX_de_4_Entradas|m_out[30]~59 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \PC|sr_out[30] (
	.clk(\clk~combout ),
	.datain(\MUX_de_4_Entradas|m_out[30]~59_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EnablePC~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|sr_out [30]));

cycloneii_lcell_comb \MUX_A_ALU|m_out[30]~30 (
// Equation(s):
// \MUX_A_ALU|m_out[30]~30_combout  = (\Controladora|WideOr1~0_combout  & (\REG_A|sr_out [30])) # (!\Controladora|WideOr1~0_combout  & ((\PC|sr_out [30])))

	.dataa(\REG_A|sr_out [30]),
	.datab(\PC|sr_out [30]),
	.datac(vcc),
	.datad(\Controladora|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\MUX_A_ALU|m_out[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_A_ALU|m_out[30]~30 .lut_mask = 16'hAACC;
defparam \MUX_A_ALU|m_out[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~79 (
// Equation(s):
// \ULA|ShiftRight0~79_combout  = (\RI|sr_out [7] & ((\RI|sr_out [6] & (\MUX_A_ALU|m_out[30]~30_combout )) # (!\RI|sr_out [6] & ((\MUX_A_ALU|m_out[29]~29_combout )))))

	.dataa(\RI|sr_out [7]),
	.datab(\MUX_A_ALU|m_out[30]~30_combout ),
	.datac(\MUX_A_ALU|m_out[29]~29_combout ),
	.datad(\RI|sr_out [6]),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~79_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~79 .lut_mask = 16'h88A0;
defparam \ULA|ShiftRight0~79 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_de_4_Entradas|m_out[27]~53 (
// Equation(s):
// \MUX_de_4_Entradas|m_out[27]~53_combout  = (\MUX_de_4_Entradas|m_out[27]~52_combout ) # ((\SaidaAlu|sr_out [27] & (\Controladora|pstate.branch_ex_st~regout  & !\Controladora|pstate.jump_ex_st~regout )))

	.dataa(\MUX_de_4_Entradas|m_out[27]~52_combout ),
	.datab(\SaidaAlu|sr_out [27]),
	.datac(\Controladora|pstate.branch_ex_st~regout ),
	.datad(\Controladora|pstate.jump_ex_st~regout ),
	.cin(gnd),
	.combout(\MUX_de_4_Entradas|m_out[27]~53_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_de_4_Entradas|m_out[27]~53 .lut_mask = 16'hAAEA;
defparam \MUX_de_4_Entradas|m_out[27]~53 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \PC|sr_out[27] (
	.clk(\clk~combout ),
	.datain(\MUX_de_4_Entradas|m_out[27]~53_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EnablePC~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|sr_out [27]));

cycloneii_lcell_comb \MUX_A_ALU|m_out[27]~27 (
// Equation(s):
// \MUX_A_ALU|m_out[27]~27_combout  = (\Controladora|WideOr1~0_combout  & (\REG_A|sr_out [27])) # (!\Controladora|WideOr1~0_combout  & ((\PC|sr_out [27])))

	.dataa(\REG_A|sr_out [27]),
	.datab(\PC|sr_out [27]),
	.datac(vcc),
	.datad(\Controladora|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\MUX_A_ALU|m_out[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_A_ALU|m_out[27]~27 .lut_mask = 16'hAACC;
defparam \MUX_A_ALU|m_out[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~80 (
// Equation(s):
// \ULA|ShiftRight0~80_combout  = (\ULA|ShiftRight0~78_combout ) # ((\ULA|ShiftRight0~79_combout ) # ((\MUX_A_ALU|m_out[27]~27_combout  & \ULA|ShiftRight0~8_combout )))

	.dataa(\ULA|ShiftRight0~78_combout ),
	.datab(\ULA|ShiftRight0~79_combout ),
	.datac(\MUX_A_ALU|m_out[27]~27_combout ),
	.datad(\ULA|ShiftRight0~8_combout ),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~80_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~80 .lut_mask = 16'hFEEE;
defparam \ULA|ShiftRight0~80 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~92 (
// Equation(s):
// \ULA|ShiftRight0~92_combout  = (!\RI|sr_out [9] & ((\RI|sr_out [8] & (\ULA|ShiftRight0~85_combout )) # (!\RI|sr_out [8] & ((\ULA|ShiftRight0~80_combout )))))

	.dataa(\ULA|ShiftRight0~85_combout ),
	.datab(\ULA|ShiftRight0~80_combout ),
	.datac(\RI|sr_out [8]),
	.datad(\RI|sr_out [9]),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~92_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~92 .lut_mask = 16'h00AC;
defparam \ULA|ShiftRight0~92 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux20~4 (
// Equation(s):
// \ULA|Mux20~4_combout  = (\ULA|Mux1~2_combout  & (((\ULA|Mux20~3_combout )))) # (!\ULA|Mux1~2_combout  & ((\ULA|Mux20~3_combout  & ((\ULA|ShiftRight0~92_combout ))) # (!\ULA|Mux20~3_combout  & (\ULA|Add1~22_combout ))))

	.dataa(\ULA|Add1~22_combout ),
	.datab(\ULA|Mux1~2_combout ),
	.datac(\ULA|Mux20~3_combout ),
	.datad(\ULA|ShiftRight0~92_combout ),
	.cin(gnd),
	.combout(\ULA|Mux20~4_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux20~4 .lut_mask = 16'hF2C2;
defparam \ULA|Mux20~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux20~5 (
// Equation(s):
// \ULA|Mux20~5_combout  = (\ULA|Mux17~8_combout  & ((\ULA|Mux17~9_combout  & (\ULA|ShiftLeft0~88_combout )) # (!\ULA|Mux17~9_combout  & ((\ULA|Mux20~4_combout ))))) # (!\ULA|Mux17~8_combout  & (((!\ULA|Mux17~9_combout ))))

	.dataa(\ULA|ShiftLeft0~88_combout ),
	.datab(\ULA|Mux20~4_combout ),
	.datac(\ULA|Mux17~8_combout ),
	.datad(\ULA|Mux17~9_combout ),
	.cin(gnd),
	.combout(\ULA|Mux20~5_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux20~5 .lut_mask = 16'hA0CF;
defparam \ULA|Mux20~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux20~6 (
// Equation(s):
// \ULA|Mux20~6_combout  = (\ULA|Mux20~5_combout  & ((\ULA|Mux17~11_combout ) # ((\MUX_B_extsgn_ALU|m_out[11]~22_combout  & \MUX_A_ALU|m_out[11]~11_combout )))) # (!\ULA|Mux20~5_combout  & (!\ULA|Mux17~11_combout  & ((\MUX_B_extsgn_ALU|m_out[11]~22_combout ) 
// # (\MUX_A_ALU|m_out[11]~11_combout ))))

	.dataa(\MUX_B_extsgn_ALU|m_out[11]~22_combout ),
	.datab(\MUX_A_ALU|m_out[11]~11_combout ),
	.datac(\ULA|Mux20~5_combout ),
	.datad(\ULA|Mux17~11_combout ),
	.cin(gnd),
	.combout(\ULA|Mux20~6_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux20~6 .lut_mask = 16'hF08E;
defparam \ULA|Mux20~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux20~7 (
// Equation(s):
// \ULA|Mux20~7_combout  = (\COntroladora_ULA|alu_ctr[2]~24_combout  & (((!\ULA|Mux17~13_combout )))) # (!\COntroladora_ULA|alu_ctr[2]~24_combout  & ((\ULA|Mux17~13_combout  & (\ULA|a32~105_combout )) # (!\ULA|Mux17~13_combout  & ((\ULA|Mux20~6_combout )))))

	.dataa(\ULA|a32~105_combout ),
	.datab(\ULA|Mux20~6_combout ),
	.datac(\COntroladora_ULA|alu_ctr[2]~24_combout ),
	.datad(\ULA|Mux17~13_combout ),
	.cin(gnd),
	.combout(\ULA|Mux20~7_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux20~7 .lut_mask = 16'h0AFC;
defparam \ULA|Mux20~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux20~8 (
// Equation(s):
// \ULA|Mux20~8_combout  = (\ULA|Mux13~3_combout  & ((\ULA|Mux20~7_combout  & ((\ULA|Mux20~2_combout ))) # (!\ULA|Mux20~7_combout  & (!\ULA|a32~104_combout )))) # (!\ULA|Mux13~3_combout  & (((\ULA|Mux20~7_combout ))))

	.dataa(\ULA|a32~104_combout ),
	.datab(\ULA|Mux20~2_combout ),
	.datac(\ULA|Mux13~3_combout ),
	.datad(\ULA|Mux20~7_combout ),
	.cin(gnd),
	.combout(\ULA|Mux20~8_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux20~8 .lut_mask = 16'hCF50;
defparam \ULA|Mux20~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux20~9 (
// Equation(s):
// \ULA|Mux20~9_combout  = (\ULA|Mux20~8_combout  & ((!\COntroladora_ULA|alu_ctr[0]~27_combout ) # (!\COntroladora_ULA|alu_ctr[2]~24_combout )))

	.dataa(\COntroladora_ULA|alu_ctr[2]~24_combout ),
	.datab(\COntroladora_ULA|alu_ctr[0]~27_combout ),
	.datac(\ULA|Mux20~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ULA|Mux20~9_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux20~9 .lut_mask = 16'h7070;
defparam \ULA|Mux20~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_de_4_Entradas|m_out[11]~21 (
// Equation(s):
// \MUX_de_4_Entradas|m_out[11]~21_combout  = (\MUX_de_4_Entradas|m_out[11]~20_combout ) # ((\ULA|Mux20~9_combout  & (!\Controladora|pstate.branch_ex_st~regout  & !\Controladora|pstate.jump_ex_st~regout )))

	.dataa(\MUX_de_4_Entradas|m_out[11]~20_combout ),
	.datab(\ULA|Mux20~9_combout ),
	.datac(\Controladora|pstate.branch_ex_st~regout ),
	.datad(\Controladora|pstate.jump_ex_st~regout ),
	.cin(gnd),
	.combout(\MUX_de_4_Entradas|m_out[11]~21_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_de_4_Entradas|m_out[11]~21 .lut_mask = 16'hAAAE;
defparam \MUX_de_4_Entradas|m_out[11]~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \PC|sr_out[11] (
	.clk(\clk~combout ),
	.datain(\MUX_de_4_Entradas|m_out[11]~21_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EnablePC~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|sr_out [11]));

cycloneii_lcell_comb \MUX_A_ALU|m_out[11]~11 (
// Equation(s):
// \MUX_A_ALU|m_out[11]~11_combout  = (\Controladora|WideOr1~0_combout  & (\REG_A|sr_out [11])) # (!\Controladora|WideOr1~0_combout  & ((\PC|sr_out [11])))

	.dataa(\REG_A|sr_out [11]),
	.datab(\PC|sr_out [11]),
	.datac(vcc),
	.datad(\Controladora|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\MUX_A_ALU|m_out[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_A_ALU|m_out[11]~11 .lut_mask = 16'hAACC;
defparam \MUX_A_ALU|m_out[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|tmp[12]~24 (
// Equation(s):
// \ULA|tmp[12]~24_combout  = ((\MUX_B_extsgn_ALU|m_out[12]~24_combout  $ (\MUX_A_ALU|m_out[12]~12_combout  $ (\ULA|tmp[11]~23 )))) # (GND)
// \ULA|tmp[12]~25  = CARRY((\MUX_B_extsgn_ALU|m_out[12]~24_combout  & (\MUX_A_ALU|m_out[12]~12_combout  & !\ULA|tmp[11]~23 )) # (!\MUX_B_extsgn_ALU|m_out[12]~24_combout  & ((\MUX_A_ALU|m_out[12]~12_combout ) # (!\ULA|tmp[11]~23 ))))

	.dataa(\MUX_B_extsgn_ALU|m_out[12]~24_combout ),
	.datab(\MUX_A_ALU|m_out[12]~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ULA|tmp[11]~23 ),
	.combout(\ULA|tmp[12]~24_combout ),
	.cout(\ULA|tmp[12]~25 ));
// synopsys translate_off
defparam \ULA|tmp[12]~24 .lut_mask = 16'h964D;
defparam \ULA|tmp[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux19~2 (
// Equation(s):
// \ULA|Mux19~2_combout  = (\COntroladora_ULA|alu_ctr[1]~31_combout  & \ULA|tmp[12]~24_combout )

	.dataa(\COntroladora_ULA|alu_ctr[1]~31_combout ),
	.datab(\ULA|tmp[12]~24_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ULA|Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux19~2 .lut_mask = 16'h8888;
defparam \ULA|Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~51 (
// Equation(s):
// \ULA|ShiftRight0~51_combout  = (\RI|sr_out [6] & ((\RI|sr_out [7] & (\MUX_A_ALU|m_out[19]~19_combout )) # (!\RI|sr_out [7] & ((\MUX_A_ALU|m_out[17]~17_combout )))))

	.dataa(\RI|sr_out [6]),
	.datab(\MUX_A_ALU|m_out[19]~19_combout ),
	.datac(\MUX_A_ALU|m_out[17]~17_combout ),
	.datad(\RI|sr_out [7]),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~51_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~51 .lut_mask = 16'h88A0;
defparam \ULA|ShiftRight0~51 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~52 (
// Equation(s):
// \ULA|ShiftRight0~52_combout  = (\MUX_A_ALU|m_out[16]~16_combout  & ((\ULA|ShiftRight0~8_combout ) # ((\MUX_A_ALU|m_out[18]~18_combout  & \ULA|ShiftRight0~10_combout )))) # (!\MUX_A_ALU|m_out[16]~16_combout  & (\MUX_A_ALU|m_out[18]~18_combout  & 
// (\ULA|ShiftRight0~10_combout )))

	.dataa(\MUX_A_ALU|m_out[16]~16_combout ),
	.datab(\MUX_A_ALU|m_out[18]~18_combout ),
	.datac(\ULA|ShiftRight0~10_combout ),
	.datad(\ULA|ShiftRight0~8_combout ),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~52_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~52 .lut_mask = 16'hEAC0;
defparam \ULA|ShiftRight0~52 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~53 (
// Equation(s):
// \ULA|ShiftRight0~53_combout  = (\RI|sr_out [8] & (((\ULA|ShiftRight0~51_combout ) # (\ULA|ShiftRight0~52_combout )))) # (!\RI|sr_out [8] & (\ULA|ShiftRight0~50_combout ))

	.dataa(\ULA|ShiftRight0~50_combout ),
	.datab(\RI|sr_out [8]),
	.datac(\ULA|ShiftRight0~51_combout ),
	.datad(\ULA|ShiftRight0~52_combout ),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~53_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~53 .lut_mask = 16'hEEE2;
defparam \ULA|ShiftRight0~53 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux19~3 (
// Equation(s):
// \ULA|Mux19~3_combout  = (\ULA|Mux17~5_combout  & (((!\ULA|Mux1~2_combout )))) # (!\ULA|Mux17~5_combout  & ((\ULA|Mux1~2_combout  & ((\ULA|ShiftRight0~53_combout ))) # (!\ULA|Mux1~2_combout  & (\ULA|Add1~24_combout ))))

	.dataa(\ULA|Mux17~5_combout ),
	.datab(\ULA|Add1~24_combout ),
	.datac(\ULA|Mux1~2_combout ),
	.datad(\ULA|ShiftRight0~53_combout ),
	.cin(gnd),
	.combout(\ULA|Mux19~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux19~3 .lut_mask = 16'h5E0E;
defparam \ULA|Mux19~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~62 (
// Equation(s):
// \ULA|ShiftRight0~62_combout  = (!\RI|sr_out [7] & ((\RI|sr_out [6] & (\MUX_A_ALU|m_out[29]~29_combout )) # (!\RI|sr_out [6] & ((\MUX_A_ALU|m_out[28]~28_combout )))))

	.dataa(\MUX_A_ALU|m_out[29]~29_combout ),
	.datab(\MUX_A_ALU|m_out[28]~28_combout ),
	.datac(\RI|sr_out [6]),
	.datad(\RI|sr_out [7]),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~62_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~62 .lut_mask = 16'h00AC;
defparam \ULA|ShiftRight0~62 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~63 (
// Equation(s):
// \ULA|ShiftRight0~63_combout  = (\RI|sr_out [6] & (\MUX_A_ALU|m_out[31]~31_combout )) # (!\RI|sr_out [6] & ((\MUX_A_ALU|m_out[30]~30_combout )))

	.dataa(\MUX_A_ALU|m_out[31]~31_combout ),
	.datab(\MUX_A_ALU|m_out[30]~30_combout ),
	.datac(vcc),
	.datad(\RI|sr_out [6]),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~63_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~63 .lut_mask = 16'hAACC;
defparam \ULA|ShiftRight0~63 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~108 (
// Equation(s):
// \ULA|ShiftRight0~108_combout  = (\ULA|ShiftRight0~9_combout  & ((\ULA|ShiftRight0~62_combout ) # ((\RI|sr_out [7] & \ULA|ShiftRight0~63_combout ))))

	.dataa(\ULA|ShiftRight0~9_combout ),
	.datab(\ULA|ShiftRight0~62_combout ),
	.datac(\RI|sr_out [7]),
	.datad(\ULA|ShiftRight0~63_combout ),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~108_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~108 .lut_mask = 16'hA888;
defparam \ULA|ShiftRight0~108 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux19~4 (
// Equation(s):
// \ULA|Mux19~4_combout  = (\ULA|Mux17~5_combout  & ((\ULA|Mux19~3_combout  & ((\ULA|ShiftRight0~108_combout ))) # (!\ULA|Mux19~3_combout  & (\ULA|ShiftRight0~61_combout )))) # (!\ULA|Mux17~5_combout  & (((\ULA|Mux19~3_combout ))))

	.dataa(\ULA|ShiftRight0~61_combout ),
	.datab(\ULA|Mux17~5_combout ),
	.datac(\ULA|Mux19~3_combout ),
	.datad(\ULA|ShiftRight0~108_combout ),
	.cin(gnd),
	.combout(\ULA|Mux19~4_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux19~4 .lut_mask = 16'hF838;
defparam \ULA|Mux19~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux19~5 (
// Equation(s):
// \ULA|Mux19~5_combout  = (\ULA|Mux17~8_combout  & ((\ULA|Mux17~9_combout  & (\ULA|ShiftLeft0~129_combout )) # (!\ULA|Mux17~9_combout  & ((\ULA|Mux19~4_combout ))))) # (!\ULA|Mux17~8_combout  & (((!\ULA|Mux17~9_combout ))))

	.dataa(\ULA|ShiftLeft0~129_combout ),
	.datab(\ULA|Mux19~4_combout ),
	.datac(\ULA|Mux17~8_combout ),
	.datad(\ULA|Mux17~9_combout ),
	.cin(gnd),
	.combout(\ULA|Mux19~5_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux19~5 .lut_mask = 16'hA0CF;
defparam \ULA|Mux19~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux19~6 (
// Equation(s):
// \ULA|Mux19~6_combout  = (\ULA|Mux19~5_combout  & ((\ULA|Mux17~11_combout ) # ((\MUX_B_extsgn_ALU|m_out[12]~24_combout  & \MUX_A_ALU|m_out[12]~12_combout )))) # (!\ULA|Mux19~5_combout  & (!\ULA|Mux17~11_combout  & ((\MUX_B_extsgn_ALU|m_out[12]~24_combout ) 
// # (\MUX_A_ALU|m_out[12]~12_combout ))))

	.dataa(\MUX_B_extsgn_ALU|m_out[12]~24_combout ),
	.datab(\MUX_A_ALU|m_out[12]~12_combout ),
	.datac(\ULA|Mux19~5_combout ),
	.datad(\ULA|Mux17~11_combout ),
	.cin(gnd),
	.combout(\ULA|Mux19~6_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux19~6 .lut_mask = 16'hF08E;
defparam \ULA|Mux19~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux19~7 (
// Equation(s):
// \ULA|Mux19~7_combout  = (\COntroladora_ULA|alu_ctr[2]~24_combout  & (((!\ULA|Mux17~13_combout )))) # (!\COntroladora_ULA|alu_ctr[2]~24_combout  & ((\ULA|Mux17~13_combout  & (\ULA|a32~98_combout )) # (!\ULA|Mux17~13_combout  & ((\ULA|Mux19~6_combout )))))

	.dataa(\ULA|a32~98_combout ),
	.datab(\ULA|Mux19~6_combout ),
	.datac(\COntroladora_ULA|alu_ctr[2]~24_combout ),
	.datad(\ULA|Mux17~13_combout ),
	.cin(gnd),
	.combout(\ULA|Mux19~7_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux19~7 .lut_mask = 16'h0AFC;
defparam \ULA|Mux19~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux19~8 (
// Equation(s):
// \ULA|Mux19~8_combout  = (\ULA|Mux13~3_combout  & ((\ULA|Mux19~7_combout  & ((\ULA|Mux19~2_combout ))) # (!\ULA|Mux19~7_combout  & (!\ULA|a32~97_combout )))) # (!\ULA|Mux13~3_combout  & (((\ULA|Mux19~7_combout ))))

	.dataa(\ULA|a32~97_combout ),
	.datab(\ULA|Mux19~2_combout ),
	.datac(\ULA|Mux13~3_combout ),
	.datad(\ULA|Mux19~7_combout ),
	.cin(gnd),
	.combout(\ULA|Mux19~8_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux19~8 .lut_mask = 16'hCF50;
defparam \ULA|Mux19~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux19~9 (
// Equation(s):
// \ULA|Mux19~9_combout  = (\ULA|Mux19~8_combout  & ((!\COntroladora_ULA|alu_ctr[0]~27_combout ) # (!\COntroladora_ULA|alu_ctr[2]~24_combout )))

	.dataa(\COntroladora_ULA|alu_ctr[2]~24_combout ),
	.datab(\COntroladora_ULA|alu_ctr[0]~27_combout ),
	.datac(\ULA|Mux19~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ULA|Mux19~9_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux19~9 .lut_mask = 16'h7070;
defparam \ULA|Mux19~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_de_4_Entradas|m_out[12]~23 (
// Equation(s):
// \MUX_de_4_Entradas|m_out[12]~23_combout  = (\MUX_de_4_Entradas|m_out[12]~22_combout ) # ((\ULA|Mux19~9_combout  & (!\Controladora|pstate.branch_ex_st~regout  & !\Controladora|pstate.jump_ex_st~regout )))

	.dataa(\MUX_de_4_Entradas|m_out[12]~22_combout ),
	.datab(\ULA|Mux19~9_combout ),
	.datac(\Controladora|pstate.branch_ex_st~regout ),
	.datad(\Controladora|pstate.jump_ex_st~regout ),
	.cin(gnd),
	.combout(\MUX_de_4_Entradas|m_out[12]~23_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_de_4_Entradas|m_out[12]~23 .lut_mask = 16'hAAAE;
defparam \MUX_de_4_Entradas|m_out[12]~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \PC|sr_out[12] (
	.clk(\clk~combout ),
	.datain(\MUX_de_4_Entradas|m_out[12]~23_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EnablePC~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|sr_out [12]));

cycloneii_lcell_comb \MUX_A_ALU|m_out[12]~12 (
// Equation(s):
// \MUX_A_ALU|m_out[12]~12_combout  = (\Controladora|WideOr1~0_combout  & (\REG_A|sr_out [12])) # (!\Controladora|WideOr1~0_combout  & ((\PC|sr_out [12])))

	.dataa(\REG_A|sr_out [12]),
	.datab(\PC|sr_out [12]),
	.datac(vcc),
	.datad(\Controladora|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\MUX_A_ALU|m_out[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_A_ALU|m_out[12]~12 .lut_mask = 16'hAACC;
defparam \MUX_A_ALU|m_out[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|tmp[13]~26 (
// Equation(s):
// \ULA|tmp[13]~26_combout  = (\MUX_B_extsgn_ALU|m_out[13]~26_combout  & ((\MUX_A_ALU|m_out[13]~13_combout  & (!\ULA|tmp[12]~25 )) # (!\MUX_A_ALU|m_out[13]~13_combout  & ((\ULA|tmp[12]~25 ) # (GND))))) # (!\MUX_B_extsgn_ALU|m_out[13]~26_combout  & 
// ((\MUX_A_ALU|m_out[13]~13_combout  & (\ULA|tmp[12]~25  & VCC)) # (!\MUX_A_ALU|m_out[13]~13_combout  & (!\ULA|tmp[12]~25 ))))
// \ULA|tmp[13]~27  = CARRY((\MUX_B_extsgn_ALU|m_out[13]~26_combout  & ((!\ULA|tmp[12]~25 ) # (!\MUX_A_ALU|m_out[13]~13_combout ))) # (!\MUX_B_extsgn_ALU|m_out[13]~26_combout  & (!\MUX_A_ALU|m_out[13]~13_combout  & !\ULA|tmp[12]~25 )))

	.dataa(\MUX_B_extsgn_ALU|m_out[13]~26_combout ),
	.datab(\MUX_A_ALU|m_out[13]~13_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ULA|tmp[12]~25 ),
	.combout(\ULA|tmp[13]~26_combout ),
	.cout(\ULA|tmp[13]~27 ));
// synopsys translate_off
defparam \ULA|tmp[13]~26 .lut_mask = 16'h692B;
defparam \ULA|tmp[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux18~2 (
// Equation(s):
// \ULA|Mux18~2_combout  = (\COntroladora_ULA|alu_ctr[1]~31_combout  & \ULA|tmp[13]~26_combout )

	.dataa(\COntroladora_ULA|alu_ctr[1]~31_combout ),
	.datab(\ULA|tmp[13]~26_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ULA|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux18~2 .lut_mask = 16'h8888;
defparam \ULA|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a25 (
	.portawe(\Controladora|WideOr2~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(!\Controladora|pstate.fetch_st~_wirecell_combout ),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MUX2_RI_BR|m_out[25]~25_combout }),
	.portaaddr({\MUX1_RI_BR|m_out[4]~4_combout ,\MUX1_RI_BR|m_out[3]~3_combout ,\MUX1_RI_BR|m_out[2]~2_combout ,\MUX1_RI_BR|m_out[1]~1_combout ,\MUX1_RI_BR|m_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Memoria|altsyncram_component|auto_generated|q_a [25],\Memoria|altsyncram_component|auto_generated|q_a [24],\Memoria|altsyncram_component|auto_generated|q_a [23],\Memoria|altsyncram_component|auto_generated|q_a [22],\Memoria|altsyncram_component|auto_generated|q_a [21]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "breg:Banco_de_Registradores|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ALTSYNCRAM";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a25 .port_a_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a25 .port_a_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a25 .port_b_address_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a25 .port_b_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a25 .port_b_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a25 .port_b_first_bit_number = 25;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a25 .port_b_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a25 .port_b_read_enable_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a25 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M4K";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a25 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \REG_A|sr_out[25]~25 (
// Equation(s):
// \REG_A|sr_out[25]~25_combout  = (\Banco_de_Registradores|breg32~38_regout  & ((\Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a25~portbdataout ))) # (!\Banco_de_Registradores|breg32~38_regout  & (\Banco_de_Registradores|breg32~64_regout ))

	.dataa(\Banco_de_Registradores|breg32~64_regout ),
	.datab(\Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a25~portbdataout ),
	.datac(vcc),
	.datad(\Banco_de_Registradores|breg32~38_regout ),
	.cin(gnd),
	.combout(\REG_A|sr_out[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|sr_out[25]~25 .lut_mask = 16'hCCAA;
defparam \REG_A|sr_out[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \REG_A|sr_out[25] (
	.clk(\clk~combout ),
	.datain(\REG_A|sr_out[25]~25_combout ),
	.sdata(\Banco_de_Registradores|breg32_rtl_0_bypass [36]),
	.aclr(gnd),
	.sclr(\Banco_de_Registradores|Equal0~1_combout ),
	.sload(\Banco_de_Registradores|breg32~107_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_A|sr_out [25]));

cycloneii_lcell_comb \ULA|ShiftRight0~40 (
// Equation(s):
// \ULA|ShiftRight0~40_combout  = (\ULA|ShiftRight0~8_combout  & ((\Controladora|WideOr1~0_combout  & (\REG_A|sr_out [25])) # (!\Controladora|WideOr1~0_combout  & ((\PC|sr_out [25])))))

	.dataa(\ULA|ShiftRight0~8_combout ),
	.datab(\REG_A|sr_out [25]),
	.datac(\PC|sr_out [25]),
	.datad(\Controladora|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~40_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~40 .lut_mask = 16'h88A0;
defparam \ULA|ShiftRight0~40 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~42 (
// Equation(s):
// \ULA|ShiftRight0~42_combout  = (\ULA|ShiftRight0~41_combout ) # ((\RI|sr_out [6] & (\MUX_A_ALU|m_out[26]~26_combout  & !\RI|sr_out [7])))

	.dataa(\ULA|ShiftRight0~41_combout ),
	.datab(\RI|sr_out [6]),
	.datac(\MUX_A_ALU|m_out[26]~26_combout ),
	.datad(\RI|sr_out [7]),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~42_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~42 .lut_mask = 16'hAAEA;
defparam \ULA|ShiftRight0~42 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~43 (
// Equation(s):
// \ULA|ShiftRight0~43_combout  = (\RI|sr_out [8] & (((\ULA|ShiftRight0~40_combout ) # (\ULA|ShiftRight0~42_combout )))) # (!\RI|sr_out [8] & (\ULA|ShiftRight0~39_combout ))

	.dataa(\ULA|ShiftRight0~39_combout ),
	.datab(\RI|sr_out [8]),
	.datac(\ULA|ShiftRight0~40_combout ),
	.datad(\ULA|ShiftRight0~42_combout ),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~43_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~43 .lut_mask = 16'hEEE2;
defparam \ULA|ShiftRight0~43 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~30 (
// Equation(s):
// \ULA|ShiftRight0~30_combout  = (\MUX_A_ALU|m_out[13]~13_combout  & ((\ULA|ShiftRight0~8_combout ) # ((\MUX_A_ALU|m_out[15]~15_combout  & \ULA|ShiftRight0~10_combout )))) # (!\MUX_A_ALU|m_out[13]~13_combout  & (\MUX_A_ALU|m_out[15]~15_combout  & 
// (\ULA|ShiftRight0~10_combout )))

	.dataa(\MUX_A_ALU|m_out[13]~13_combout ),
	.datab(\MUX_A_ALU|m_out[15]~15_combout ),
	.datac(\ULA|ShiftRight0~10_combout ),
	.datad(\ULA|ShiftRight0~8_combout ),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~30_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~30 .lut_mask = 16'hEAC0;
defparam \ULA|ShiftRight0~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~27 (
// Equation(s):
// \ULA|ShiftLeft0~27_combout  = (\RI|sr_out [6] & !\RI|sr_out [7])

	.dataa(\RI|sr_out [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(\RI|sr_out [7]),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~27_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~27 .lut_mask = 16'h00AA;
defparam \ULA|ShiftLeft0~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~31 (
// Equation(s):
// \ULA|ShiftRight0~31_combout  = (\ULA|ShiftLeft0~40_combout ) # ((\ULA|ShiftRight0~30_combout ) # ((\MUX_A_ALU|m_out[14]~14_combout  & \ULA|ShiftLeft0~27_combout )))

	.dataa(\ULA|ShiftLeft0~40_combout ),
	.datab(\ULA|ShiftRight0~30_combout ),
	.datac(\MUX_A_ALU|m_out[14]~14_combout ),
	.datad(\ULA|ShiftLeft0~27_combout ),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~31_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~31 .lut_mask = 16'hFEEE;
defparam \ULA|ShiftRight0~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~32 (
// Equation(s):
// \ULA|ShiftRight0~32_combout  = (\RI|sr_out [8] & (\ULA|ShiftRight0~29_combout )) # (!\RI|sr_out [8] & ((\ULA|ShiftRight0~31_combout )))

	.dataa(\ULA|ShiftRight0~29_combout ),
	.datab(\ULA|ShiftRight0~31_combout ),
	.datac(vcc),
	.datad(\RI|sr_out [8]),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~32_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~32 .lut_mask = 16'hAACC;
defparam \ULA|ShiftRight0~32 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux18~3 (
// Equation(s):
// \ULA|Mux18~3_combout  = (\ULA|Mux1~2_combout  & ((\ULA|Mux17~5_combout  & (\ULA|ShiftRight0~43_combout )) # (!\ULA|Mux17~5_combout  & ((\ULA|ShiftRight0~32_combout ))))) # (!\ULA|Mux1~2_combout  & (((\ULA|Mux17~5_combout ))))

	.dataa(\ULA|Mux1~2_combout ),
	.datab(\ULA|ShiftRight0~43_combout ),
	.datac(\ULA|Mux17~5_combout ),
	.datad(\ULA|ShiftRight0~32_combout ),
	.cin(gnd),
	.combout(\ULA|Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux18~3 .lut_mask = 16'hDAD0;
defparam \ULA|Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~45 (
// Equation(s):
// \ULA|ShiftRight0~45_combout  = (\ULA|ShiftRight0~44_combout ) # ((\RI|sr_out [6] & (\MUX_A_ALU|m_out[30]~30_combout  & !\RI|sr_out [7])))

	.dataa(\ULA|ShiftRight0~44_combout ),
	.datab(\RI|sr_out [6]),
	.datac(\MUX_A_ALU|m_out[30]~30_combout ),
	.datad(\RI|sr_out [7]),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~45_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~45 .lut_mask = 16'hAAEA;
defparam \ULA|ShiftRight0~45 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~112 (
// Equation(s):
// \ULA|ShiftRight0~112_combout  = (!\RI|sr_out [8] & (!\RI|sr_out [9] & \ULA|ShiftRight0~45_combout ))

	.dataa(\RI|sr_out [8]),
	.datab(\RI|sr_out [9]),
	.datac(\ULA|ShiftRight0~45_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~112_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~112 .lut_mask = 16'h1010;
defparam \ULA|ShiftRight0~112 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux18~4 (
// Equation(s):
// \ULA|Mux18~4_combout  = (\ULA|Mux1~2_combout  & (((\ULA|Mux18~3_combout )))) # (!\ULA|Mux1~2_combout  & ((\ULA|Mux18~3_combout  & ((\ULA|ShiftRight0~112_combout ))) # (!\ULA|Mux18~3_combout  & (\ULA|Add1~26_combout ))))

	.dataa(\ULA|Add1~26_combout ),
	.datab(\ULA|Mux1~2_combout ),
	.datac(\ULA|Mux18~3_combout ),
	.datad(\ULA|ShiftRight0~112_combout ),
	.cin(gnd),
	.combout(\ULA|Mux18~4_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux18~4 .lut_mask = 16'hF2C2;
defparam \ULA|Mux18~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux18~5 (
// Equation(s):
// \ULA|Mux18~5_combout  = (\ULA|Mux17~8_combout  & ((\ULA|Mux17~9_combout  & (\ULA|ShiftLeft0~131_combout )) # (!\ULA|Mux17~9_combout  & ((\ULA|Mux18~4_combout ))))) # (!\ULA|Mux17~8_combout  & (((!\ULA|Mux17~9_combout ))))

	.dataa(\ULA|ShiftLeft0~131_combout ),
	.datab(\ULA|Mux18~4_combout ),
	.datac(\ULA|Mux17~8_combout ),
	.datad(\ULA|Mux17~9_combout ),
	.cin(gnd),
	.combout(\ULA|Mux18~5_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux18~5 .lut_mask = 16'hA0CF;
defparam \ULA|Mux18~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux18~6 (
// Equation(s):
// \ULA|Mux18~6_combout  = (\ULA|Mux18~5_combout  & ((\ULA|Mux17~11_combout ) # ((\MUX_B_extsgn_ALU|m_out[13]~26_combout  & \MUX_A_ALU|m_out[13]~13_combout )))) # (!\ULA|Mux18~5_combout  & (!\ULA|Mux17~11_combout  & ((\MUX_B_extsgn_ALU|m_out[13]~26_combout ) 
// # (\MUX_A_ALU|m_out[13]~13_combout ))))

	.dataa(\MUX_B_extsgn_ALU|m_out[13]~26_combout ),
	.datab(\MUX_A_ALU|m_out[13]~13_combout ),
	.datac(\ULA|Mux18~5_combout ),
	.datad(\ULA|Mux17~11_combout ),
	.cin(gnd),
	.combout(\ULA|Mux18~6_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux18~6 .lut_mask = 16'hF08E;
defparam \ULA|Mux18~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux18~7 (
// Equation(s):
// \ULA|Mux18~7_combout  = (\COntroladora_ULA|alu_ctr[2]~24_combout  & (((!\ULA|Mux17~13_combout )))) # (!\COntroladora_ULA|alu_ctr[2]~24_combout  & ((\ULA|Mux17~13_combout  & (\ULA|a32~96_combout )) # (!\ULA|Mux17~13_combout  & ((\ULA|Mux18~6_combout )))))

	.dataa(\ULA|a32~96_combout ),
	.datab(\ULA|Mux18~6_combout ),
	.datac(\COntroladora_ULA|alu_ctr[2]~24_combout ),
	.datad(\ULA|Mux17~13_combout ),
	.cin(gnd),
	.combout(\ULA|Mux18~7_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux18~7 .lut_mask = 16'h0AFC;
defparam \ULA|Mux18~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux18~8 (
// Equation(s):
// \ULA|Mux18~8_combout  = (\ULA|Mux13~3_combout  & ((\ULA|Mux18~7_combout  & ((\ULA|Mux18~2_combout ))) # (!\ULA|Mux18~7_combout  & (!\ULA|a32~95_combout )))) # (!\ULA|Mux13~3_combout  & (((\ULA|Mux18~7_combout ))))

	.dataa(\ULA|a32~95_combout ),
	.datab(\ULA|Mux18~2_combout ),
	.datac(\ULA|Mux13~3_combout ),
	.datad(\ULA|Mux18~7_combout ),
	.cin(gnd),
	.combout(\ULA|Mux18~8_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux18~8 .lut_mask = 16'hCF50;
defparam \ULA|Mux18~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux18~9 (
// Equation(s):
// \ULA|Mux18~9_combout  = (\ULA|Mux18~8_combout  & ((!\COntroladora_ULA|alu_ctr[0]~27_combout ) # (!\COntroladora_ULA|alu_ctr[2]~24_combout )))

	.dataa(\COntroladora_ULA|alu_ctr[2]~24_combout ),
	.datab(\COntroladora_ULA|alu_ctr[0]~27_combout ),
	.datac(\ULA|Mux18~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ULA|Mux18~9_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux18~9 .lut_mask = 16'h7070;
defparam \ULA|Mux18~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_de_4_Entradas|m_out[13]~25 (
// Equation(s):
// \MUX_de_4_Entradas|m_out[13]~25_combout  = (\MUX_de_4_Entradas|m_out[13]~24_combout ) # ((\ULA|Mux18~9_combout  & (!\Controladora|pstate.branch_ex_st~regout  & !\Controladora|pstate.jump_ex_st~regout )))

	.dataa(\MUX_de_4_Entradas|m_out[13]~24_combout ),
	.datab(\ULA|Mux18~9_combout ),
	.datac(\Controladora|pstate.branch_ex_st~regout ),
	.datad(\Controladora|pstate.jump_ex_st~regout ),
	.cin(gnd),
	.combout(\MUX_de_4_Entradas|m_out[13]~25_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_de_4_Entradas|m_out[13]~25 .lut_mask = 16'hAAAE;
defparam \MUX_de_4_Entradas|m_out[13]~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \PC|sr_out[13] (
	.clk(\clk~combout ),
	.datain(\MUX_de_4_Entradas|m_out[13]~25_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EnablePC~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|sr_out [13]));

cycloneii_lcell_comb \MUX_A_ALU|m_out[13]~13 (
// Equation(s):
// \MUX_A_ALU|m_out[13]~13_combout  = (\Controladora|WideOr1~0_combout  & (\REG_A|sr_out [13])) # (!\Controladora|WideOr1~0_combout  & ((\PC|sr_out [13])))

	.dataa(\REG_A|sr_out [13]),
	.datab(\PC|sr_out [13]),
	.datac(vcc),
	.datad(\Controladora|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\MUX_A_ALU|m_out[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_A_ALU|m_out[13]~13 .lut_mask = 16'hAACC;
defparam \MUX_A_ALU|m_out[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|tmp[14]~28 (
// Equation(s):
// \ULA|tmp[14]~28_combout  = ((\MUX_B_extsgn_ALU|m_out[14]~28_combout  $ (\MUX_A_ALU|m_out[14]~14_combout  $ (\ULA|tmp[13]~27 )))) # (GND)
// \ULA|tmp[14]~29  = CARRY((\MUX_B_extsgn_ALU|m_out[14]~28_combout  & (\MUX_A_ALU|m_out[14]~14_combout  & !\ULA|tmp[13]~27 )) # (!\MUX_B_extsgn_ALU|m_out[14]~28_combout  & ((\MUX_A_ALU|m_out[14]~14_combout ) # (!\ULA|tmp[13]~27 ))))

	.dataa(\MUX_B_extsgn_ALU|m_out[14]~28_combout ),
	.datab(\MUX_A_ALU|m_out[14]~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ULA|tmp[13]~27 ),
	.combout(\ULA|tmp[14]~28_combout ),
	.cout(\ULA|tmp[14]~29 ));
// synopsys translate_off
defparam \ULA|tmp[14]~28 .lut_mask = 16'h964D;
defparam \ULA|tmp[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux17~3 (
// Equation(s):
// \ULA|Mux17~3_combout  = (\COntroladora_ULA|alu_ctr[1]~31_combout  & \ULA|tmp[14]~28_combout )

	.dataa(\COntroladora_ULA|alu_ctr[1]~31_combout ),
	.datab(\ULA|tmp[14]~28_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ULA|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux17~3 .lut_mask = 16'h8888;
defparam \ULA|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \SaidaAlu|sr_out[14] (
	.clk(\clk~combout ),
	.datain(\ULA|Mux17~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SaidaAlu|sr_out [14]));

cycloneii_lcell_comb \MUX2_RI_BR|m_out[14]~14 (
// Equation(s):
// \MUX2_RI_BR|m_out[14]~14_combout  = (\Controladora|pstate.ldreg_st~regout  & (\REG_DATA_MEM|sr_out [14])) # (!\Controladora|pstate.ldreg_st~regout  & ((\SaidaAlu|sr_out [14])))

	.dataa(\REG_DATA_MEM|sr_out [14]),
	.datab(\SaidaAlu|sr_out [14]),
	.datac(vcc),
	.datad(\Controladora|pstate.ldreg_st~regout ),
	.cin(gnd),
	.combout(\MUX2_RI_BR|m_out[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \MUX2_RI_BR|m_out[14]~14 .lut_mask = 16'hAACC;
defparam \MUX2_RI_BR|m_out[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a14 (
	.portawe(\Controladora|WideOr2~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(!\Controladora|pstate.fetch_st~_wirecell_combout ),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MUX2_RI_BR|m_out[14]~14_combout }),
	.portaaddr({\MUX1_RI_BR|m_out[4]~4_combout ,\MUX1_RI_BR|m_out[3]~3_combout ,\MUX1_RI_BR|m_out[2]~2_combout ,\MUX1_RI_BR|m_out[1]~1_combout ,\MUX1_RI_BR|m_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Memoria|altsyncram_component|auto_generated|q_a [25],\Memoria|altsyncram_component|auto_generated|q_a [24],\Memoria|altsyncram_component|auto_generated|q_a [23],\Memoria|altsyncram_component|auto_generated|q_a [22],\Memoria|altsyncram_component|auto_generated|q_a [21]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "breg:Banco_de_Registradores|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ALTSYNCRAM";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a14 .port_a_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a14 .port_a_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a14 .port_b_address_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a14 .port_b_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a14 .port_b_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a14 .port_b_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M4K";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a14 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \REG_A|sr_out[14]~14 (
// Equation(s):
// \REG_A|sr_out[14]~14_combout  = (\Banco_de_Registradores|breg32~38_regout  & ((\Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a14~portbdataout ))) # (!\Banco_de_Registradores|breg32~38_regout  & (\Banco_de_Registradores|breg32~53_regout ))

	.dataa(\Banco_de_Registradores|breg32~53_regout ),
	.datab(\Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a14~portbdataout ),
	.datac(vcc),
	.datad(\Banco_de_Registradores|breg32~38_regout ),
	.cin(gnd),
	.combout(\REG_A|sr_out[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|sr_out[14]~14 .lut_mask = 16'hCCAA;
defparam \REG_A|sr_out[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \Banco_de_Registradores|breg32_rtl_0_bypass[25] (
	.clk(\clk~combout ),
	.datain(\MUX2_RI_BR|m_out[14]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Banco_de_Registradores|breg32_rtl_0_bypass [25]));

cycloneii_lcell_ff \REG_A|sr_out[14] (
	.clk(\clk~combout ),
	.datain(\REG_A|sr_out[14]~14_combout ),
	.sdata(\Banco_de_Registradores|breg32_rtl_0_bypass [25]),
	.aclr(gnd),
	.sclr(\Banco_de_Registradores|Equal0~1_combout ),
	.sload(\Banco_de_Registradores|breg32~107_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_A|sr_out [14]));

cycloneii_lcell_comb \ULA|ShiftLeft0~53 (
// Equation(s):
// \ULA|ShiftLeft0~53_combout  = (\ULA|ShiftRight0~8_combout  & ((\Controladora|WideOr1~0_combout  & (\REG_A|sr_out [14])) # (!\Controladora|WideOr1~0_combout  & ((\PC|sr_out [14])))))

	.dataa(\ULA|ShiftRight0~8_combout ),
	.datab(\REG_A|sr_out [14]),
	.datac(\PC|sr_out [14]),
	.datad(\Controladora|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~53_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~53 .lut_mask = 16'h88A0;
defparam \ULA|ShiftLeft0~53 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~16 (
// Equation(s):
// \ULA|ShiftRight0~16_combout  = (\ULA|ShiftRight0~15_combout ) # ((\ULA|ShiftLeft0~53_combout ) # ((\MUX_A_ALU|m_out[16]~16_combout  & \ULA|ShiftRight0~10_combout )))

	.dataa(\ULA|ShiftRight0~15_combout ),
	.datab(\ULA|ShiftLeft0~53_combout ),
	.datac(\MUX_A_ALU|m_out[16]~16_combout ),
	.datad(\ULA|ShiftRight0~10_combout ),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~16_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~16 .lut_mask = 16'hFEEE;
defparam \ULA|ShiftRight0~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~17 (
// Equation(s):
// \ULA|ShiftRight0~17_combout  = (\RI|sr_out [8] & (\ULA|ShiftRight0~14_combout )) # (!\RI|sr_out [8] & ((\ULA|ShiftRight0~16_combout )))

	.dataa(\ULA|ShiftRight0~14_combout ),
	.datab(\ULA|ShiftRight0~16_combout ),
	.datac(vcc),
	.datad(\RI|sr_out [8]),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~17_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~17 .lut_mask = 16'hAACC;
defparam \ULA|ShiftRight0~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux17~6 (
// Equation(s):
// \ULA|Mux17~6_combout  = (\ULA|Mux17~5_combout  & (((!\ULA|Mux1~2_combout )))) # (!\ULA|Mux17~5_combout  & ((\ULA|Mux1~2_combout  & ((\ULA|ShiftRight0~17_combout ))) # (!\ULA|Mux1~2_combout  & (\ULA|Add1~28_combout ))))

	.dataa(\ULA|Mux17~5_combout ),
	.datab(\ULA|Add1~28_combout ),
	.datac(\ULA|Mux1~2_combout ),
	.datad(\ULA|ShiftRight0~17_combout ),
	.cin(gnd),
	.combout(\ULA|Mux17~6_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux17~6 .lut_mask = 16'h5E0E;
defparam \ULA|Mux17~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~111 (
// Equation(s):
// \ULA|ShiftRight0~111_combout  = (!\RI|sr_out [8] & (!\RI|sr_out [9] & (\ULA|ShiftRight0~63_combout  & !\RI|sr_out [7])))

	.dataa(\RI|sr_out [8]),
	.datab(\RI|sr_out [9]),
	.datac(\ULA|ShiftRight0~63_combout ),
	.datad(\RI|sr_out [7]),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~111_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~111 .lut_mask = 16'h0010;
defparam \ULA|ShiftRight0~111 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux17~7 (
// Equation(s):
// \ULA|Mux17~7_combout  = (\ULA|Mux17~5_combout  & ((\ULA|Mux17~6_combout  & ((\ULA|ShiftRight0~111_combout ))) # (!\ULA|Mux17~6_combout  & (\ULA|ShiftRight0~25_combout )))) # (!\ULA|Mux17~5_combout  & (((\ULA|Mux17~6_combout ))))

	.dataa(\ULA|ShiftRight0~25_combout ),
	.datab(\ULA|Mux17~5_combout ),
	.datac(\ULA|Mux17~6_combout ),
	.datad(\ULA|ShiftRight0~111_combout ),
	.cin(gnd),
	.combout(\ULA|Mux17~7_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux17~7 .lut_mask = 16'hF838;
defparam \ULA|Mux17~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux17~10 (
// Equation(s):
// \ULA|Mux17~10_combout  = (\ULA|Mux17~8_combout  & ((\ULA|Mux17~9_combout  & (\ULA|ShiftLeft0~117_combout )) # (!\ULA|Mux17~9_combout  & ((\ULA|Mux17~7_combout ))))) # (!\ULA|Mux17~8_combout  & (((!\ULA|Mux17~9_combout ))))

	.dataa(\ULA|ShiftLeft0~117_combout ),
	.datab(\ULA|Mux17~7_combout ),
	.datac(\ULA|Mux17~8_combout ),
	.datad(\ULA|Mux17~9_combout ),
	.cin(gnd),
	.combout(\ULA|Mux17~10_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux17~10 .lut_mask = 16'hA0CF;
defparam \ULA|Mux17~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux17~12 (
// Equation(s):
// \ULA|Mux17~12_combout  = (\ULA|Mux17~10_combout  & ((\ULA|Mux17~11_combout ) # ((\MUX_B_extsgn_ALU|m_out[14]~28_combout  & \MUX_A_ALU|m_out[14]~14_combout )))) # (!\ULA|Mux17~10_combout  & (!\ULA|Mux17~11_combout  & 
// ((\MUX_B_extsgn_ALU|m_out[14]~28_combout ) # (\MUX_A_ALU|m_out[14]~14_combout ))))

	.dataa(\MUX_B_extsgn_ALU|m_out[14]~28_combout ),
	.datab(\MUX_A_ALU|m_out[14]~14_combout ),
	.datac(\ULA|Mux17~10_combout ),
	.datad(\ULA|Mux17~11_combout ),
	.cin(gnd),
	.combout(\ULA|Mux17~12_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux17~12 .lut_mask = 16'hF08E;
defparam \ULA|Mux17~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux17~14 (
// Equation(s):
// \ULA|Mux17~14_combout  = (\COntroladora_ULA|alu_ctr[2]~24_combout  & (((!\ULA|Mux17~13_combout )))) # (!\COntroladora_ULA|alu_ctr[2]~24_combout  & ((\ULA|Mux17~13_combout  & (\ULA|a32~94_combout )) # (!\ULA|Mux17~13_combout  & ((\ULA|Mux17~12_combout 
// )))))

	.dataa(\ULA|a32~94_combout ),
	.datab(\ULA|Mux17~12_combout ),
	.datac(\COntroladora_ULA|alu_ctr[2]~24_combout ),
	.datad(\ULA|Mux17~13_combout ),
	.cin(gnd),
	.combout(\ULA|Mux17~14_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux17~14 .lut_mask = 16'h0AFC;
defparam \ULA|Mux17~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux17~15 (
// Equation(s):
// \ULA|Mux17~15_combout  = (\ULA|Mux13~3_combout  & ((\ULA|Mux17~14_combout  & ((\ULA|Mux17~3_combout ))) # (!\ULA|Mux17~14_combout  & (!\ULA|a32~93_combout )))) # (!\ULA|Mux13~3_combout  & (((\ULA|Mux17~14_combout ))))

	.dataa(\ULA|a32~93_combout ),
	.datab(\ULA|Mux17~3_combout ),
	.datac(\ULA|Mux13~3_combout ),
	.datad(\ULA|Mux17~14_combout ),
	.cin(gnd),
	.combout(\ULA|Mux17~15_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux17~15 .lut_mask = 16'hCF50;
defparam \ULA|Mux17~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux17~16 (
// Equation(s):
// \ULA|Mux17~16_combout  = (\ULA|Mux17~15_combout  & ((!\COntroladora_ULA|alu_ctr[0]~27_combout ) # (!\COntroladora_ULA|alu_ctr[2]~24_combout )))

	.dataa(\COntroladora_ULA|alu_ctr[2]~24_combout ),
	.datab(\COntroladora_ULA|alu_ctr[0]~27_combout ),
	.datac(\ULA|Mux17~15_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ULA|Mux17~16_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux17~16 .lut_mask = 16'h7070;
defparam \ULA|Mux17~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_de_4_Entradas|m_out[14]~27 (
// Equation(s):
// \MUX_de_4_Entradas|m_out[14]~27_combout  = (\MUX_de_4_Entradas|m_out[14]~26_combout ) # ((\ULA|Mux17~16_combout  & (!\Controladora|pstate.branch_ex_st~regout  & !\Controladora|pstate.jump_ex_st~regout )))

	.dataa(\MUX_de_4_Entradas|m_out[14]~26_combout ),
	.datab(\ULA|Mux17~16_combout ),
	.datac(\Controladora|pstate.branch_ex_st~regout ),
	.datad(\Controladora|pstate.jump_ex_st~regout ),
	.cin(gnd),
	.combout(\MUX_de_4_Entradas|m_out[14]~27_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_de_4_Entradas|m_out[14]~27 .lut_mask = 16'hAAAE;
defparam \MUX_de_4_Entradas|m_out[14]~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \PC|sr_out[14] (
	.clk(\clk~combout ),
	.datain(\MUX_de_4_Entradas|m_out[14]~27_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EnablePC~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|sr_out [14]));

cycloneii_lcell_comb \MUX_A_ALU|m_out[14]~14 (
// Equation(s):
// \MUX_A_ALU|m_out[14]~14_combout  = (\Controladora|WideOr1~0_combout  & (\REG_A|sr_out [14])) # (!\Controladora|WideOr1~0_combout  & ((\PC|sr_out [14])))

	.dataa(\REG_A|sr_out [14]),
	.datab(\PC|sr_out [14]),
	.datac(vcc),
	.datad(\Controladora|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\MUX_A_ALU|m_out[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_A_ALU|m_out[14]~14 .lut_mask = 16'hAACC;
defparam \MUX_A_ALU|m_out[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|tmp[15]~30 (
// Equation(s):
// \ULA|tmp[15]~30_combout  = (\MUX_B_extsgn_ALU|m_out[15]~30_combout  & ((\MUX_A_ALU|m_out[15]~15_combout  & (!\ULA|tmp[14]~29 )) # (!\MUX_A_ALU|m_out[15]~15_combout  & ((\ULA|tmp[14]~29 ) # (GND))))) # (!\MUX_B_extsgn_ALU|m_out[15]~30_combout  & 
// ((\MUX_A_ALU|m_out[15]~15_combout  & (\ULA|tmp[14]~29  & VCC)) # (!\MUX_A_ALU|m_out[15]~15_combout  & (!\ULA|tmp[14]~29 ))))
// \ULA|tmp[15]~31  = CARRY((\MUX_B_extsgn_ALU|m_out[15]~30_combout  & ((!\ULA|tmp[14]~29 ) # (!\MUX_A_ALU|m_out[15]~15_combout ))) # (!\MUX_B_extsgn_ALU|m_out[15]~30_combout  & (!\MUX_A_ALU|m_out[15]~15_combout  & !\ULA|tmp[14]~29 )))

	.dataa(\MUX_B_extsgn_ALU|m_out[15]~30_combout ),
	.datab(\MUX_A_ALU|m_out[15]~15_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ULA|tmp[14]~29 ),
	.combout(\ULA|tmp[15]~30_combout ),
	.cout(\ULA|tmp[15]~31 ));
// synopsys translate_off
defparam \ULA|tmp[15]~30 .lut_mask = 16'h692B;
defparam \ULA|tmp[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux16~2 (
// Equation(s):
// \ULA|Mux16~2_combout  = (\COntroladora_ULA|alu_ctr[1]~31_combout  & \ULA|tmp[15]~30_combout )

	.dataa(\COntroladora_ULA|alu_ctr[1]~31_combout ),
	.datab(\ULA|tmp[15]~30_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ULA|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux16~2 .lut_mask = 16'h8888;
defparam \ULA|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~82 (
// Equation(s):
// \ULA|ShiftRight0~82_combout  = (\RI|sr_out [7] & ((\RI|sr_out [6] & (\MUX_A_ALU|m_out[26]~26_combout )) # (!\RI|sr_out [6] & ((\MUX_A_ALU|m_out[25]~25_combout )))))

	.dataa(\RI|sr_out [7]),
	.datab(\MUX_A_ALU|m_out[26]~26_combout ),
	.datac(\MUX_A_ALU|m_out[25]~25_combout ),
	.datad(\RI|sr_out [6]),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~82_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~82 .lut_mask = 16'h88A0;
defparam \ULA|ShiftRight0~82 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~83 (
// Equation(s):
// \ULA|ShiftRight0~83_combout  = (\ULA|ShiftRight0~81_combout ) # ((\ULA|ShiftRight0~82_combout ) # ((\MUX_A_ALU|m_out[23]~23_combout  & \ULA|ShiftRight0~8_combout )))

	.dataa(\ULA|ShiftRight0~81_combout ),
	.datab(\ULA|ShiftRight0~82_combout ),
	.datac(\MUX_A_ALU|m_out[23]~23_combout ),
	.datad(\ULA|ShiftRight0~8_combout ),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~83_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~83 .lut_mask = 16'hFEEE;
defparam \ULA|ShiftRight0~83 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~84 (
// Equation(s):
// \ULA|ShiftRight0~84_combout  = (\RI|sr_out [8] & (\ULA|ShiftRight0~80_combout )) # (!\RI|sr_out [8] & ((\ULA|ShiftRight0~83_combout )))

	.dataa(\ULA|ShiftRight0~80_combout ),
	.datab(\ULA|ShiftRight0~83_combout ),
	.datac(vcc),
	.datad(\RI|sr_out [8]),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~84_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~84 .lut_mask = 16'hAACC;
defparam \ULA|ShiftRight0~84 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~72 (
// Equation(s):
// \ULA|ShiftRight0~72_combout  = (\RI|sr_out [8] & (((\ULA|ShiftRight0~70_combout ) # (\ULA|ShiftRight0~71_combout )))) # (!\RI|sr_out [8] & (\ULA|ShiftRight0~69_combout ))

	.dataa(\ULA|ShiftRight0~69_combout ),
	.datab(\RI|sr_out [8]),
	.datac(\ULA|ShiftRight0~70_combout ),
	.datad(\ULA|ShiftRight0~71_combout ),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~72_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~72 .lut_mask = 16'hEEE2;
defparam \ULA|ShiftRight0~72 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux16~3 (
// Equation(s):
// \ULA|Mux16~3_combout  = (\ULA|Mux1~2_combout  & ((\ULA|Mux17~5_combout  & (\ULA|ShiftRight0~84_combout )) # (!\ULA|Mux17~5_combout  & ((\ULA|ShiftRight0~72_combout ))))) # (!\ULA|Mux1~2_combout  & (((\ULA|Mux17~5_combout ))))

	.dataa(\ULA|Mux1~2_combout ),
	.datab(\ULA|ShiftRight0~84_combout ),
	.datac(\ULA|Mux17~5_combout ),
	.datad(\ULA|ShiftRight0~72_combout ),
	.cin(gnd),
	.combout(\ULA|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux16~3 .lut_mask = 16'hDAD0;
defparam \ULA|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_de_4_Entradas|m_out[31]~61 (
// Equation(s):
// \MUX_de_4_Entradas|m_out[31]~61_combout  = (\MUX_de_4_Entradas|m_out[31]~60_combout ) # ((\SaidaAlu|sr_out [31] & (\Controladora|pstate.branch_ex_st~regout  & !\Controladora|pstate.jump_ex_st~regout )))

	.dataa(\MUX_de_4_Entradas|m_out[31]~60_combout ),
	.datab(\SaidaAlu|sr_out [31]),
	.datac(\Controladora|pstate.branch_ex_st~regout ),
	.datad(\Controladora|pstate.jump_ex_st~regout ),
	.cin(gnd),
	.combout(\MUX_de_4_Entradas|m_out[31]~61_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_de_4_Entradas|m_out[31]~61 .lut_mask = 16'hAAEA;
defparam \MUX_de_4_Entradas|m_out[31]~61 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \PC|sr_out[31] (
	.clk(\clk~combout ),
	.datain(\MUX_de_4_Entradas|m_out[31]~61_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EnablePC~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|sr_out [31]));

cycloneii_lcell_comb \MUX_A_ALU|m_out[31]~31 (
// Equation(s):
// \MUX_A_ALU|m_out[31]~31_combout  = (\Controladora|WideOr1~0_combout  & (\REG_A|sr_out [31])) # (!\Controladora|WideOr1~0_combout  & ((\PC|sr_out [31])))

	.dataa(\REG_A|sr_out [31]),
	.datab(\PC|sr_out [31]),
	.datac(vcc),
	.datad(\Controladora|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\MUX_A_ALU|m_out[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_A_ALU|m_out[31]~31 .lut_mask = 16'hAACC;
defparam \MUX_A_ALU|m_out[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~9 (
// Equation(s):
// \ULA|ShiftRight0~9_combout  = (!\RI|sr_out [8] & !\RI|sr_out [9])

	.dataa(vcc),
	.datab(vcc),
	.datac(\RI|sr_out [8]),
	.datad(\RI|sr_out [9]),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~9_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~9 .lut_mask = 16'h000F;
defparam \ULA|ShiftRight0~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~110 (
// Equation(s):
// \ULA|ShiftRight0~110_combout  = (!\RI|sr_out [6] & (!\RI|sr_out [7] & (\MUX_A_ALU|m_out[31]~31_combout  & \ULA|ShiftRight0~9_combout )))

	.dataa(\RI|sr_out [6]),
	.datab(\RI|sr_out [7]),
	.datac(\MUX_A_ALU|m_out[31]~31_combout ),
	.datad(\ULA|ShiftRight0~9_combout ),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~110_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~110 .lut_mask = 16'h1000;
defparam \ULA|ShiftRight0~110 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux16~4 (
// Equation(s):
// \ULA|Mux16~4_combout  = (\ULA|Mux1~2_combout  & (((\ULA|Mux16~3_combout )))) # (!\ULA|Mux1~2_combout  & ((\ULA|Mux16~3_combout  & ((\ULA|ShiftRight0~110_combout ))) # (!\ULA|Mux16~3_combout  & (\ULA|Add1~30_combout ))))

	.dataa(\ULA|Add1~30_combout ),
	.datab(\ULA|Mux1~2_combout ),
	.datac(\ULA|Mux16~3_combout ),
	.datad(\ULA|ShiftRight0~110_combout ),
	.cin(gnd),
	.combout(\ULA|Mux16~4_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux16~4 .lut_mask = 16'hF2C2;
defparam \ULA|Mux16~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux16~5 (
// Equation(s):
// \ULA|Mux16~5_combout  = (\ULA|Mux17~8_combout  & ((\ULA|Mux17~9_combout  & (\ULA|ShiftLeft0~34_combout )) # (!\ULA|Mux17~9_combout  & ((\ULA|Mux16~4_combout ))))) # (!\ULA|Mux17~8_combout  & (((!\ULA|Mux17~9_combout ))))

	.dataa(\ULA|ShiftLeft0~34_combout ),
	.datab(\ULA|Mux16~4_combout ),
	.datac(\ULA|Mux17~8_combout ),
	.datad(\ULA|Mux17~9_combout ),
	.cin(gnd),
	.combout(\ULA|Mux16~5_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux16~5 .lut_mask = 16'hA0CF;
defparam \ULA|Mux16~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux16~6 (
// Equation(s):
// \ULA|Mux16~6_combout  = (\ULA|Mux16~5_combout  & ((\ULA|Mux17~11_combout ) # ((\MUX_B_extsgn_ALU|m_out[15]~30_combout  & \MUX_A_ALU|m_out[15]~15_combout )))) # (!\ULA|Mux16~5_combout  & (!\ULA|Mux17~11_combout  & ((\MUX_B_extsgn_ALU|m_out[15]~30_combout ) 
// # (\MUX_A_ALU|m_out[15]~15_combout ))))

	.dataa(\MUX_B_extsgn_ALU|m_out[15]~30_combout ),
	.datab(\MUX_A_ALU|m_out[15]~15_combout ),
	.datac(\ULA|Mux16~5_combout ),
	.datad(\ULA|Mux17~11_combout ),
	.cin(gnd),
	.combout(\ULA|Mux16~6_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux16~6 .lut_mask = 16'hF08E;
defparam \ULA|Mux16~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux16~7 (
// Equation(s):
// \ULA|Mux16~7_combout  = (\COntroladora_ULA|alu_ctr[2]~24_combout  & (((!\ULA|Mux17~13_combout )))) # (!\COntroladora_ULA|alu_ctr[2]~24_combout  & ((\ULA|Mux17~13_combout  & (\ULA|a32~109_combout )) # (!\ULA|Mux17~13_combout  & ((\ULA|Mux16~6_combout )))))

	.dataa(\ULA|a32~109_combout ),
	.datab(\ULA|Mux16~6_combout ),
	.datac(\COntroladora_ULA|alu_ctr[2]~24_combout ),
	.datad(\ULA|Mux17~13_combout ),
	.cin(gnd),
	.combout(\ULA|Mux16~7_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux16~7 .lut_mask = 16'h0AFC;
defparam \ULA|Mux16~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux16~8 (
// Equation(s):
// \ULA|Mux16~8_combout  = (\ULA|Mux13~3_combout  & ((\ULA|Mux16~7_combout  & ((\ULA|Mux16~2_combout ))) # (!\ULA|Mux16~7_combout  & (!\ULA|a32~108_combout )))) # (!\ULA|Mux13~3_combout  & (((\ULA|Mux16~7_combout ))))

	.dataa(\ULA|a32~108_combout ),
	.datab(\ULA|Mux16~2_combout ),
	.datac(\ULA|Mux13~3_combout ),
	.datad(\ULA|Mux16~7_combout ),
	.cin(gnd),
	.combout(\ULA|Mux16~8_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux16~8 .lut_mask = 16'hCF50;
defparam \ULA|Mux16~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux16~9 (
// Equation(s):
// \ULA|Mux16~9_combout  = (\ULA|Mux16~8_combout  & ((!\COntroladora_ULA|alu_ctr[0]~27_combout ) # (!\COntroladora_ULA|alu_ctr[2]~24_combout )))

	.dataa(\COntroladora_ULA|alu_ctr[2]~24_combout ),
	.datab(\COntroladora_ULA|alu_ctr[0]~27_combout ),
	.datac(\ULA|Mux16~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ULA|Mux16~9_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux16~9 .lut_mask = 16'h7070;
defparam \ULA|Mux16~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_de_4_Entradas|m_out[15]~29 (
// Equation(s):
// \MUX_de_4_Entradas|m_out[15]~29_combout  = (\MUX_de_4_Entradas|m_out[15]~28_combout ) # ((\ULA|Mux16~9_combout  & (!\Controladora|pstate.branch_ex_st~regout  & !\Controladora|pstate.jump_ex_st~regout )))

	.dataa(\MUX_de_4_Entradas|m_out[15]~28_combout ),
	.datab(\ULA|Mux16~9_combout ),
	.datac(\Controladora|pstate.branch_ex_st~regout ),
	.datad(\Controladora|pstate.jump_ex_st~regout ),
	.cin(gnd),
	.combout(\MUX_de_4_Entradas|m_out[15]~29_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_de_4_Entradas|m_out[15]~29 .lut_mask = 16'hAAAE;
defparam \MUX_de_4_Entradas|m_out[15]~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \PC|sr_out[15] (
	.clk(\clk~combout ),
	.datain(\MUX_de_4_Entradas|m_out[15]~29_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EnablePC~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|sr_out [15]));

cycloneii_lcell_comb \MUX_A_ALU|m_out[15]~15 (
// Equation(s):
// \MUX_A_ALU|m_out[15]~15_combout  = (\Controladora|WideOr1~0_combout  & (\REG_A|sr_out [15])) # (!\Controladora|WideOr1~0_combout  & ((\PC|sr_out [15])))

	.dataa(\REG_A|sr_out [15]),
	.datab(\PC|sr_out [15]),
	.datac(vcc),
	.datad(\Controladora|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\MUX_A_ALU|m_out[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_A_ALU|m_out[15]~15 .lut_mask = 16'hAACC;
defparam \MUX_A_ALU|m_out[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux15~2 (
// Equation(s):
// \ULA|Mux15~2_combout  = (\COntroladora_ULA|alu_ctr[1]~31_combout  & \ULA|tmp[16]~32_combout )

	.dataa(\COntroladora_ULA|alu_ctr[1]~31_combout ),
	.datab(\ULA|tmp[16]~32_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ULA|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux15~2 .lut_mask = 16'h8888;
defparam \ULA|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux15~6 (
// Equation(s):
// \ULA|Mux15~6_combout  = (\COntroladora_ULA|alu_ctr[0]~27_combout  & (!\COntroladora_ULA|alu_ctr[1]~31_combout  & ((\MUX_B_extsgn_ALU|m_out[16]~32_combout ) # (\MUX_A_ALU|m_out[16]~16_combout )))) # (!\COntroladora_ULA|alu_ctr[0]~27_combout  & 
// ((\COntroladora_ULA|alu_ctr[1]~31_combout ) # ((\MUX_B_extsgn_ALU|m_out[16]~32_combout  & \MUX_A_ALU|m_out[16]~16_combout ))))

	.dataa(\MUX_B_extsgn_ALU|m_out[16]~32_combout ),
	.datab(\MUX_A_ALU|m_out[16]~16_combout ),
	.datac(\COntroladora_ULA|alu_ctr[0]~27_combout ),
	.datad(\COntroladora_ULA|alu_ctr[1]~31_combout ),
	.cin(gnd),
	.combout(\ULA|Mux15~6_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux15~6 .lut_mask = 16'h0FE8;
defparam \ULA|Mux15~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux15~7 (
// Equation(s):
// \ULA|Mux15~7_combout  = (\ULA|Mux13~2_combout  & ((\ULA|Mux15~6_combout  & ((\ULA|Add1~32_combout ))) # (!\ULA|Mux15~6_combout  & (\ULA|ShiftRight0~109_combout )))) # (!\ULA|Mux13~2_combout  & (((\ULA|Mux15~6_combout ))))

	.dataa(\ULA|ShiftRight0~109_combout ),
	.datab(\ULA|Add1~32_combout ),
	.datac(\ULA|Mux13~2_combout ),
	.datad(\ULA|Mux15~6_combout ),
	.cin(gnd),
	.combout(\ULA|Mux15~7_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux15~7 .lut_mask = 16'hCFA0;
defparam \ULA|Mux15~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux15~8 (
// Equation(s):
// \ULA|Mux15~8_combout  = (\COntroladora_ULA|alu_ctr[2]~24_combout  & (((!\COntroladora_ULA|alu_ctr[3]~26_combout )))) # (!\COntroladora_ULA|alu_ctr[2]~24_combout  & ((\COntroladora_ULA|alu_ctr[3]~26_combout  & (\ULA|Mux15~5_combout )) # 
// (!\COntroladora_ULA|alu_ctr[3]~26_combout  & ((\ULA|Mux15~7_combout )))))

	.dataa(\ULA|Mux15~5_combout ),
	.datab(\ULA|Mux15~7_combout ),
	.datac(\COntroladora_ULA|alu_ctr[2]~24_combout ),
	.datad(\COntroladora_ULA|alu_ctr[3]~26_combout ),
	.cin(gnd),
	.combout(\ULA|Mux15~8_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux15~8 .lut_mask = 16'h0AFC;
defparam \ULA|Mux15~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux15~9 (
// Equation(s):
// \ULA|Mux15~9_combout  = (\ULA|Mux13~3_combout  & ((\ULA|Mux15~8_combout  & ((\ULA|Mux15~2_combout ))) # (!\ULA|Mux15~8_combout  & (!\ULA|a32~112_combout )))) # (!\ULA|Mux13~3_combout  & (((\ULA|Mux15~8_combout ))))

	.dataa(\ULA|a32~112_combout ),
	.datab(\ULA|Mux15~2_combout ),
	.datac(\ULA|Mux13~3_combout ),
	.datad(\ULA|Mux15~8_combout ),
	.cin(gnd),
	.combout(\ULA|Mux15~9_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux15~9 .lut_mask = 16'hCF50;
defparam \ULA|Mux15~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux15~10 (
// Equation(s):
// \ULA|Mux15~10_combout  = (\ULA|Mux15~9_combout  & ((!\COntroladora_ULA|alu_ctr[0]~27_combout ) # (!\COntroladora_ULA|alu_ctr[2]~24_combout )))

	.dataa(\COntroladora_ULA|alu_ctr[2]~24_combout ),
	.datab(\COntroladora_ULA|alu_ctr[0]~27_combout ),
	.datac(\ULA|Mux15~9_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ULA|Mux15~10_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux15~10 .lut_mask = 16'h7070;
defparam \ULA|Mux15~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \SaidaAlu|sr_out[16] (
	.clk(\clk~combout ),
	.datain(\ULA|Mux15~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SaidaAlu|sr_out [16]));

cycloneii_lcell_comb \MUX2_RI_BR|m_out[16]~16 (
// Equation(s):
// \MUX2_RI_BR|m_out[16]~16_combout  = (\Controladora|pstate.ldreg_st~regout  & (\REG_DATA_MEM|sr_out [16])) # (!\Controladora|pstate.ldreg_st~regout  & ((\SaidaAlu|sr_out [16])))

	.dataa(\REG_DATA_MEM|sr_out [16]),
	.datab(\SaidaAlu|sr_out [16]),
	.datac(vcc),
	.datad(\Controladora|pstate.ldreg_st~regout ),
	.cin(gnd),
	.combout(\MUX2_RI_BR|m_out[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \MUX2_RI_BR|m_out[16]~16 .lut_mask = 16'hAACC;
defparam \MUX2_RI_BR|m_out[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a16 (
	.portawe(\Controladora|WideOr2~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(!\Controladora|pstate.fetch_st~_wirecell_combout ),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MUX2_RI_BR|m_out[16]~16_combout }),
	.portaaddr({\MUX1_RI_BR|m_out[4]~4_combout ,\MUX1_RI_BR|m_out[3]~3_combout ,\MUX1_RI_BR|m_out[2]~2_combout ,\MUX1_RI_BR|m_out[1]~1_combout ,\MUX1_RI_BR|m_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Memoria|altsyncram_component|auto_generated|q_a [20],\Memoria|altsyncram_component|auto_generated|q_a [19],\Memoria|altsyncram_component|auto_generated|q_a [18],\Memoria|altsyncram_component|auto_generated|q_a [17],\Memoria|altsyncram_component|auto_generated|q_a [16]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a16 .logical_ram_name = "breg:Banco_de_Registradores|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ALTSYNCRAM";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a16 .port_a_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a16 .port_a_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a16 .port_a_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a16 .port_a_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a16 .port_a_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a16 .port_b_address_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a16 .port_b_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a16 .port_b_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a16 .port_b_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a16 .port_b_first_bit_number = 16;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a16 .port_b_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a16 .port_b_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a16 .port_b_read_enable_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a16 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a16 .ram_block_type = "M4K";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a16 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \REG_B|sr_out[16]~16 (
// Equation(s):
// \REG_B|sr_out[16]~16_combout  = (\Banco_de_Registradores|breg32~38_regout  & ((\Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a16~portbdataout ))) # (!\Banco_de_Registradores|breg32~38_regout  & (\Banco_de_Registradores|breg32~55_regout ))

	.dataa(\Banco_de_Registradores|breg32~55_regout ),
	.datab(\Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a16~portbdataout ),
	.datac(vcc),
	.datad(\Banco_de_Registradores|breg32~38_regout ),
	.cin(gnd),
	.combout(\REG_B|sr_out[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_B|sr_out[16]~16 .lut_mask = 16'hCCAA;
defparam \REG_B|sr_out[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \Banco_de_Registradores|breg32_rtl_0_bypass[27] (
	.clk(\clk~combout ),
	.datain(\MUX2_RI_BR|m_out[16]~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Banco_de_Registradores|breg32_rtl_0_bypass [27]));

cycloneii_lcell_ff \REG_B|sr_out[16] (
	.clk(\clk~combout ),
	.datain(\REG_B|sr_out[16]~16_combout ),
	.sdata(\Banco_de_Registradores|breg32_rtl_0_bypass [27]),
	.aclr(gnd),
	.sclr(\Banco_de_Registradores|Equal1~1_combout ),
	.sload(\Banco_de_Registradores|breg32~111_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_B|sr_out [16]));

cycloneii_ram_block \Memoria|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\Controladora|pstate.writemem_st~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\REG_B|sr_out [16]}),
	.portaaddr({\MUX_PC_MEM|m_out[9]~9_combout ,\MUX_PC_MEM|m_out[8]~8_combout ,\MUX_PC_MEM|m_out[7]~7_combout ,\MUX_PC_MEM|m_out[6]~6_combout ,\MUX_PC_MEM|m_out[5]~5_combout ,\MUX_PC_MEM|m_out[4]~4_combout ,\MUX_PC_MEM|m_out[3]~3_combout ,\MUX_PC_MEM|m_out[2]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Memoria|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a16 .init_file = "mem3.mif";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "mips_mem:Memoria|altsyncram:altsyncram_component|altsyncram_dmc1:auto_generated|ALTSYNCRAM";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 8;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_in_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 255;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 256;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 8;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M4K";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a16 .safe_write = "err_on_2clk";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 256'h00000000000000000000000000000000000000000000000000001C000030AC90;
// synopsys translate_on

cycloneii_lcell_ff \RI|sr_out[16] (
	.clk(\clk~combout ),
	.datain(\Memoria|altsyncram_component|auto_generated|q_a [16]),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Controladora|pstate.fetch_st~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RI|sr_out [16]));

cycloneii_lcell_comb \MUX1_RI_BR|m_out[0]~0 (
// Equation(s):
// \MUX1_RI_BR|m_out[0]~0_combout  = (\Controladora|pstate.writereg_st~regout  & (\RI|sr_out [11])) # (!\Controladora|pstate.writereg_st~regout  & ((\RI|sr_out [16])))

	.dataa(\RI|sr_out [11]),
	.datab(\RI|sr_out [16]),
	.datac(vcc),
	.datad(\Controladora|pstate.writereg_st~regout ),
	.cin(gnd),
	.combout(\MUX1_RI_BR|m_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX1_RI_BR|m_out[0]~0 .lut_mask = 16'hAACC;
defparam \MUX1_RI_BR|m_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a7 (
	.portawe(\Controladora|WideOr2~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(!\Controladora|pstate.fetch_st~_wirecell_combout ),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MUX2_RI_BR|m_out[7]~7_combout }),
	.portaaddr({\MUX1_RI_BR|m_out[4]~4_combout ,\MUX1_RI_BR|m_out[3]~3_combout ,\MUX1_RI_BR|m_out[2]~2_combout ,\MUX1_RI_BR|m_out[1]~1_combout ,\MUX1_RI_BR|m_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Memoria|altsyncram_component|auto_generated|q_a [20],\Memoria|altsyncram_component|auto_generated|q_a [19],\Memoria|altsyncram_component|auto_generated|q_a [18],\Memoria|altsyncram_component|auto_generated|q_a [17],\Memoria|altsyncram_component|auto_generated|q_a [16]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a7 .logical_ram_name = "breg:Banco_de_Registradores|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ALTSYNCRAM";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a7 .port_a_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a7 .port_a_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a7 .port_a_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a7 .port_a_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a7 .port_a_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a7 .port_b_address_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a7 .port_b_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a7 .port_b_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a7 .port_b_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a7 .port_b_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a7 .port_b_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a7 .port_b_read_enable_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a7 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a7 .ram_block_type = "M4K";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a7 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \REG_B|sr_out[7]~7 (
// Equation(s):
// \REG_B|sr_out[7]~7_combout  = (\Banco_de_Registradores|breg32~38_regout  & ((\Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a7~portbdataout ))) # (!\Banco_de_Registradores|breg32~38_regout  & (\Banco_de_Registradores|breg32~46_regout ))

	.dataa(\Banco_de_Registradores|breg32~46_regout ),
	.datab(\Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a7~portbdataout ),
	.datac(vcc),
	.datad(\Banco_de_Registradores|breg32~38_regout ),
	.cin(gnd),
	.combout(\REG_B|sr_out[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_B|sr_out[7]~7 .lut_mask = 16'hCCAA;
defparam \REG_B|sr_out[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \Banco_de_Registradores|breg32_rtl_0_bypass[18] (
	.clk(\clk~combout ),
	.datain(\MUX2_RI_BR|m_out[7]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Banco_de_Registradores|breg32_rtl_0_bypass [18]));

cycloneii_lcell_ff \REG_B|sr_out[7] (
	.clk(\clk~combout ),
	.datain(\REG_B|sr_out[7]~7_combout ),
	.sdata(\Banco_de_Registradores|breg32_rtl_0_bypass [18]),
	.aclr(gnd),
	.sclr(\Banco_de_Registradores|Equal1~1_combout ),
	.sload(\Banco_de_Registradores|breg32~111_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_B|sr_out [7]));

cycloneii_lcell_comb \MUX_B_extsgn_ALU|m_out[7]~14 (
// Equation(s):
// \MUX_B_extsgn_ALU|m_out[7]~14_combout  = (\MUX_B_extsgn_ALU|m_out[7]~13_combout ) # ((\Controladora|WideNor0~0_combout  & (\REG_B|sr_out [7] & !\Controladora|s_aluBin [0])))

	.dataa(\MUX_B_extsgn_ALU|m_out[7]~13_combout ),
	.datab(\Controladora|WideNor0~0_combout ),
	.datac(\REG_B|sr_out [7]),
	.datad(\Controladora|s_aluBin [0]),
	.cin(gnd),
	.combout(\MUX_B_extsgn_ALU|m_out[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_B_extsgn_ALU|m_out[7]~14 .lut_mask = 16'hAAEA;
defparam \MUX_B_extsgn_ALU|m_out[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|a32~84 (
// Equation(s):
// \ULA|a32~84_combout  = (\MUX_B_extsgn_ALU|m_out[7]~14_combout ) # ((\Controladora|WideOr1~0_combout  & (\REG_A|sr_out [7])) # (!\Controladora|WideOr1~0_combout  & ((\PC|sr_out [7]))))

	.dataa(\REG_A|sr_out [7]),
	.datab(\PC|sr_out [7]),
	.datac(\Controladora|WideOr1~0_combout ),
	.datad(\MUX_B_extsgn_ALU|m_out[7]~14_combout ),
	.cin(gnd),
	.combout(\ULA|a32~84_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|a32~84 .lut_mask = 16'hFFAC;
defparam \ULA|a32~84 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux24~14 (
// Equation(s):
// \ULA|Mux24~14_combout  = (\ULA|Mux24~13_combout  & ((\ULA|Mux24~1_combout ) # ((\ULA|Mux24~6_combout  & !\ULA|a32~84_combout )))) # (!\ULA|Mux24~13_combout  & (((\ULA|Mux24~6_combout  & !\ULA|a32~84_combout ))))

	.dataa(\ULA|Mux24~13_combout ),
	.datab(\ULA|Mux24~1_combout ),
	.datac(\ULA|Mux24~6_combout ),
	.datad(\ULA|a32~84_combout ),
	.cin(gnd),
	.combout(\ULA|Mux24~14_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux24~14 .lut_mask = 16'h88F8;
defparam \ULA|Mux24~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \SaidaAlu|sr_out[7] (
	.clk(\clk~combout ),
	.datain(\ULA|Mux24~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SaidaAlu|sr_out [7]));

cycloneii_lcell_comb \MUX_de_4_Entradas|m_out[7]~13 (
// Equation(s):
// \MUX_de_4_Entradas|m_out[7]~13_combout  = (\MUX_de_4_Entradas|m_out[7]~12_combout ) # ((\SaidaAlu|sr_out [7] & (\Controladora|pstate.branch_ex_st~regout  & !\Controladora|pstate.jump_ex_st~regout )))

	.dataa(\MUX_de_4_Entradas|m_out[7]~12_combout ),
	.datab(\SaidaAlu|sr_out [7]),
	.datac(\Controladora|pstate.branch_ex_st~regout ),
	.datad(\Controladora|pstate.jump_ex_st~regout ),
	.cin(gnd),
	.combout(\MUX_de_4_Entradas|m_out[7]~13_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_de_4_Entradas|m_out[7]~13 .lut_mask = 16'hAAEA;
defparam \MUX_de_4_Entradas|m_out[7]~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \PC|sr_out[7] (
	.clk(\clk~combout ),
	.datain(\MUX_de_4_Entradas|m_out[7]~13_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EnablePC~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|sr_out [7]));

cycloneii_lcell_comb \MUX_A_ALU|m_out[7]~7 (
// Equation(s):
// \MUX_A_ALU|m_out[7]~7_combout  = (\Controladora|WideOr1~0_combout  & (\REG_A|sr_out [7])) # (!\Controladora|WideOr1~0_combout  & ((\PC|sr_out [7])))

	.dataa(\REG_A|sr_out [7]),
	.datab(\PC|sr_out [7]),
	.datac(vcc),
	.datad(\Controladora|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\MUX_A_ALU|m_out[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_A_ALU|m_out[7]~7 .lut_mask = 16'hAACC;
defparam \MUX_A_ALU|m_out[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|tmp[8]~16 (
// Equation(s):
// \ULA|tmp[8]~16_combout  = ((\MUX_B_extsgn_ALU|m_out[8]~16_combout  $ (\MUX_A_ALU|m_out[8]~8_combout  $ (\ULA|tmp[7]~15 )))) # (GND)
// \ULA|tmp[8]~17  = CARRY((\MUX_B_extsgn_ALU|m_out[8]~16_combout  & (\MUX_A_ALU|m_out[8]~8_combout  & !\ULA|tmp[7]~15 )) # (!\MUX_B_extsgn_ALU|m_out[8]~16_combout  & ((\MUX_A_ALU|m_out[8]~8_combout ) # (!\ULA|tmp[7]~15 ))))

	.dataa(\MUX_B_extsgn_ALU|m_out[8]~16_combout ),
	.datab(\MUX_A_ALU|m_out[8]~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ULA|tmp[7]~15 ),
	.combout(\ULA|tmp[8]~16_combout ),
	.cout(\ULA|tmp[8]~17 ));
// synopsys translate_off
defparam \ULA|tmp[8]~16 .lut_mask = 16'h964D;
defparam \ULA|tmp[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux22~2 (
// Equation(s):
// \ULA|Mux22~2_combout  = (\COntroladora_ULA|alu_ctr[1]~31_combout  & \ULA|tmp[9]~18_combout )

	.dataa(\COntroladora_ULA|alu_ctr[1]~31_combout ),
	.datab(\ULA|tmp[9]~18_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ULA|Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux22~2 .lut_mask = 16'h8888;
defparam \ULA|Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~33 (
// Equation(s):
// \ULA|ShiftRight0~33_combout  = (\MUX_A_ALU|m_out[9]~9_combout  & ((\ULA|ShiftRight0~8_combout ) # ((\MUX_A_ALU|m_out[11]~11_combout  & \ULA|ShiftRight0~10_combout )))) # (!\MUX_A_ALU|m_out[9]~9_combout  & (\MUX_A_ALU|m_out[11]~11_combout  & 
// (\ULA|ShiftRight0~10_combout )))

	.dataa(\MUX_A_ALU|m_out[9]~9_combout ),
	.datab(\MUX_A_ALU|m_out[11]~11_combout ),
	.datac(\ULA|ShiftRight0~10_combout ),
	.datad(\ULA|ShiftRight0~8_combout ),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~33_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~33 .lut_mask = 16'hEAC0;
defparam \ULA|ShiftRight0~33 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~34 (
// Equation(s):
// \ULA|ShiftRight0~34_combout  = (\ULA|ShiftLeft0~29_combout ) # ((\ULA|ShiftRight0~33_combout ) # ((\MUX_A_ALU|m_out[10]~10_combout  & \ULA|ShiftLeft0~27_combout )))

	.dataa(\ULA|ShiftLeft0~29_combout ),
	.datab(\ULA|ShiftRight0~33_combout ),
	.datac(\MUX_A_ALU|m_out[10]~10_combout ),
	.datad(\ULA|ShiftLeft0~27_combout ),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~34_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~34 .lut_mask = 16'hFEEE;
defparam \ULA|ShiftRight0~34 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~99 (
// Equation(s):
// \ULA|ShiftRight0~99_combout  = (\RI|sr_out [8] & (\ULA|ShiftRight0~31_combout )) # (!\RI|sr_out [8] & ((\ULA|ShiftRight0~34_combout )))

	.dataa(\ULA|ShiftRight0~31_combout ),
	.datab(\ULA|ShiftRight0~34_combout ),
	.datac(vcc),
	.datad(\RI|sr_out [8]),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~99_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~99 .lut_mask = 16'hAACC;
defparam \ULA|ShiftRight0~99 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux22~3 (
// Equation(s):
// \ULA|Mux22~3_combout  = (\ULA|Mux1~2_combout  & ((\ULA|Mux17~5_combout  & (\ULA|ShiftRight0~101_combout )) # (!\ULA|Mux17~5_combout  & ((\ULA|ShiftRight0~99_combout ))))) # (!\ULA|Mux1~2_combout  & (((\ULA|Mux17~5_combout ))))

	.dataa(\ULA|Mux1~2_combout ),
	.datab(\ULA|ShiftRight0~101_combout ),
	.datac(\ULA|Mux17~5_combout ),
	.datad(\ULA|ShiftRight0~99_combout ),
	.cin(gnd),
	.combout(\ULA|Mux22~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux22~3 .lut_mask = 16'hDAD0;
defparam \ULA|Mux22~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~66 (
// Equation(s):
// \ULA|ShiftRight0~66_combout  = (\ULA|ShiftRight0~40_combout ) # (\ULA|ShiftRight0~42_combout )

	.dataa(\ULA|ShiftRight0~40_combout ),
	.datab(\ULA|ShiftRight0~42_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~66_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~66 .lut_mask = 16'hEEEE;
defparam \ULA|ShiftRight0~66 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~67 (
// Equation(s):
// \ULA|ShiftRight0~67_combout  = (!\RI|sr_out [9] & ((\RI|sr_out [8] & (\ULA|ShiftRight0~45_combout )) # (!\RI|sr_out [8] & ((\ULA|ShiftRight0~66_combout )))))

	.dataa(\ULA|ShiftRight0~45_combout ),
	.datab(\ULA|ShiftRight0~66_combout ),
	.datac(\RI|sr_out [8]),
	.datad(\RI|sr_out [9]),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~67_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~67 .lut_mask = 16'h00AC;
defparam \ULA|ShiftRight0~67 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux22~4 (
// Equation(s):
// \ULA|Mux22~4_combout  = (\ULA|Mux1~2_combout  & (((\ULA|Mux22~3_combout )))) # (!\ULA|Mux1~2_combout  & ((\ULA|Mux22~3_combout  & ((\ULA|ShiftRight0~67_combout ))) # (!\ULA|Mux22~3_combout  & (\ULA|Add1~18_combout ))))

	.dataa(\ULA|Add1~18_combout ),
	.datab(\ULA|Mux1~2_combout ),
	.datac(\ULA|Mux22~3_combout ),
	.datad(\ULA|ShiftRight0~67_combout ),
	.cin(gnd),
	.combout(\ULA|Mux22~4_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux22~4 .lut_mask = 16'hF2C2;
defparam \ULA|Mux22~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux22~5 (
// Equation(s):
// \ULA|Mux22~5_combout  = (\ULA|Mux17~8_combout  & ((\ULA|Mux17~9_combout  & (\ULA|ShiftLeft0~82_combout )) # (!\ULA|Mux17~9_combout  & ((\ULA|Mux22~4_combout ))))) # (!\ULA|Mux17~8_combout  & (((!\ULA|Mux17~9_combout ))))

	.dataa(\ULA|ShiftLeft0~82_combout ),
	.datab(\ULA|Mux22~4_combout ),
	.datac(\ULA|Mux17~8_combout ),
	.datad(\ULA|Mux17~9_combout ),
	.cin(gnd),
	.combout(\ULA|Mux22~5_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux22~5 .lut_mask = 16'hA0CF;
defparam \ULA|Mux22~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux22~6 (
// Equation(s):
// \ULA|Mux22~6_combout  = (\ULA|Mux22~5_combout  & ((\ULA|Mux17~11_combout ) # ((\MUX_B_extsgn_ALU|m_out[9]~18_combout  & \MUX_A_ALU|m_out[9]~9_combout )))) # (!\ULA|Mux22~5_combout  & (!\ULA|Mux17~11_combout  & ((\MUX_B_extsgn_ALU|m_out[9]~18_combout ) # 
// (\MUX_A_ALU|m_out[9]~9_combout ))))

	.dataa(\MUX_B_extsgn_ALU|m_out[9]~18_combout ),
	.datab(\MUX_A_ALU|m_out[9]~9_combout ),
	.datac(\ULA|Mux22~5_combout ),
	.datad(\ULA|Mux17~11_combout ),
	.cin(gnd),
	.combout(\ULA|Mux22~6_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux22~6 .lut_mask = 16'hF08E;
defparam \ULA|Mux22~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux22~7 (
// Equation(s):
// \ULA|Mux22~7_combout  = (\COntroladora_ULA|alu_ctr[2]~24_combout  & (((!\ULA|Mux17~13_combout )))) # (!\COntroladora_ULA|alu_ctr[2]~24_combout  & ((\ULA|Mux17~13_combout  & (\ULA|a32~100_combout )) # (!\ULA|Mux17~13_combout  & ((\ULA|Mux22~6_combout )))))

	.dataa(\ULA|a32~100_combout ),
	.datab(\ULA|Mux22~6_combout ),
	.datac(\COntroladora_ULA|alu_ctr[2]~24_combout ),
	.datad(\ULA|Mux17~13_combout ),
	.cin(gnd),
	.combout(\ULA|Mux22~7_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux22~7 .lut_mask = 16'h0AFC;
defparam \ULA|Mux22~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux22~8 (
// Equation(s):
// \ULA|Mux22~8_combout  = (\ULA|Mux13~3_combout  & ((\ULA|Mux22~7_combout  & ((\ULA|Mux22~2_combout ))) # (!\ULA|Mux22~7_combout  & (!\ULA|a32~99_combout )))) # (!\ULA|Mux13~3_combout  & (((\ULA|Mux22~7_combout ))))

	.dataa(\ULA|a32~99_combout ),
	.datab(\ULA|Mux22~2_combout ),
	.datac(\ULA|Mux13~3_combout ),
	.datad(\ULA|Mux22~7_combout ),
	.cin(gnd),
	.combout(\ULA|Mux22~8_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux22~8 .lut_mask = 16'hCF50;
defparam \ULA|Mux22~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux22~9 (
// Equation(s):
// \ULA|Mux22~9_combout  = (\ULA|Mux22~8_combout  & ((!\COntroladora_ULA|alu_ctr[0]~27_combout ) # (!\COntroladora_ULA|alu_ctr[2]~24_combout )))

	.dataa(\COntroladora_ULA|alu_ctr[2]~24_combout ),
	.datab(\COntroladora_ULA|alu_ctr[0]~27_combout ),
	.datac(\ULA|Mux22~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ULA|Mux22~9_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux22~9 .lut_mask = 16'h7070;
defparam \ULA|Mux22~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \SaidaAlu|sr_out[9] (
	.clk(\clk~combout ),
	.datain(\ULA|Mux22~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SaidaAlu|sr_out [9]));

cycloneii_lcell_comb \MUX2_RI_BR|m_out[9]~9 (
// Equation(s):
// \MUX2_RI_BR|m_out[9]~9_combout  = (\Controladora|pstate.ldreg_st~regout  & (\REG_DATA_MEM|sr_out [9])) # (!\Controladora|pstate.ldreg_st~regout  & ((\SaidaAlu|sr_out [9])))

	.dataa(\REG_DATA_MEM|sr_out [9]),
	.datab(\SaidaAlu|sr_out [9]),
	.datac(vcc),
	.datad(\Controladora|pstate.ldreg_st~regout ),
	.cin(gnd),
	.combout(\MUX2_RI_BR|m_out[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \MUX2_RI_BR|m_out[9]~9 .lut_mask = 16'hAACC;
defparam \MUX2_RI_BR|m_out[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a9 (
	.portawe(\Controladora|WideOr2~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(!\Controladora|pstate.fetch_st~_wirecell_combout ),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MUX2_RI_BR|m_out[9]~9_combout }),
	.portaaddr({\MUX1_RI_BR|m_out[4]~4_combout ,\MUX1_RI_BR|m_out[3]~3_combout ,\MUX1_RI_BR|m_out[2]~2_combout ,\MUX1_RI_BR|m_out[1]~1_combout ,\MUX1_RI_BR|m_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Memoria|altsyncram_component|auto_generated|q_a [20],\Memoria|altsyncram_component|auto_generated|q_a [19],\Memoria|altsyncram_component|auto_generated|q_a [18],\Memoria|altsyncram_component|auto_generated|q_a [17],\Memoria|altsyncram_component|auto_generated|q_a [16]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a9 .logical_ram_name = "breg:Banco_de_Registradores|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ALTSYNCRAM";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a9 .port_a_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a9 .port_a_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a9 .port_a_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a9 .port_a_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a9 .port_a_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a9 .port_b_address_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a9 .port_b_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a9 .port_b_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a9 .port_b_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a9 .port_b_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a9 .port_b_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a9 .port_b_read_enable_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a9 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a9 .ram_block_type = "M4K";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a9 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \REG_B|sr_out[9]~9 (
// Equation(s):
// \REG_B|sr_out[9]~9_combout  = (\Banco_de_Registradores|breg32~38_regout  & ((\Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a9~portbdataout ))) # (!\Banco_de_Registradores|breg32~38_regout  & (\Banco_de_Registradores|breg32~48_regout ))

	.dataa(\Banco_de_Registradores|breg32~48_regout ),
	.datab(\Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a9~portbdataout ),
	.datac(vcc),
	.datad(\Banco_de_Registradores|breg32~38_regout ),
	.cin(gnd),
	.combout(\REG_B|sr_out[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_B|sr_out[9]~9 .lut_mask = 16'hCCAA;
defparam \REG_B|sr_out[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \Banco_de_Registradores|breg32_rtl_0_bypass[20] (
	.clk(\clk~combout ),
	.datain(\MUX2_RI_BR|m_out[9]~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Banco_de_Registradores|breg32_rtl_0_bypass [20]));

cycloneii_lcell_ff \REG_B|sr_out[9] (
	.clk(\clk~combout ),
	.datain(\REG_B|sr_out[9]~9_combout ),
	.sdata(\Banco_de_Registradores|breg32_rtl_0_bypass [20]),
	.aclr(gnd),
	.sclr(\Banco_de_Registradores|Equal1~1_combout ),
	.sload(\Banco_de_Registradores|breg32~111_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_B|sr_out [9]));

cycloneii_ram_block \Memoria|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\Controladora|pstate.writemem_st~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\REG_B|sr_out [9]}),
	.portaaddr({\MUX_PC_MEM|m_out[9]~9_combout ,\MUX_PC_MEM|m_out[8]~8_combout ,\MUX_PC_MEM|m_out[7]~7_combout ,\MUX_PC_MEM|m_out[6]~6_combout ,\MUX_PC_MEM|m_out[5]~5_combout ,\MUX_PC_MEM|m_out[4]~4_combout ,\MUX_PC_MEM|m_out[3]~3_combout ,\MUX_PC_MEM|m_out[2]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Memoria|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a9 .init_file = "mem3.mif";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "mips_mem:Memoria|altsyncram:altsyncram_component|altsyncram_dmc1:auto_generated|ALTSYNCRAM";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 8;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_in_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 255;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 256;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 8;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M4K";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a9 .safe_write = "err_on_2clk";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000000000002200416;
// synopsys translate_on

cycloneii_lcell_ff \RI|sr_out[9] (
	.clk(\clk~combout ),
	.datain(\Memoria|altsyncram_component|auto_generated|q_a [9]),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Controladora|pstate.fetch_st~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RI|sr_out [9]));

cycloneii_lcell_comb \ULA|Mux24~3 (
// Equation(s):
// \ULA|Mux24~3_combout  = (\RI|sr_out [10]) # ((\RI|sr_out [8] & !\RI|sr_out [9]))

	.dataa(\RI|sr_out [10]),
	.datab(\RI|sr_out [8]),
	.datac(vcc),
	.datad(\RI|sr_out [9]),
	.cin(gnd),
	.combout(\ULA|Mux24~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux24~3 .lut_mask = 16'hAAEE;
defparam \ULA|Mux24~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~40 (
// Equation(s):
// \ULA|ShiftLeft0~40_combout  = (\RI|sr_out [6] & (\RI|sr_out [7] & \MUX_A_ALU|m_out[16]~16_combout ))

	.dataa(\RI|sr_out [6]),
	.datab(\RI|sr_out [7]),
	.datac(\MUX_A_ALU|m_out[16]~16_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~40_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~40 .lut_mask = 16'h8080;
defparam \ULA|ShiftLeft0~40 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~41 (
// Equation(s):
// \ULA|ShiftLeft0~41_combout  = (\ULA|ShiftLeft0~39_combout ) # ((\ULA|ShiftLeft0~40_combout ) # ((\MUX_A_ALU|m_out[17]~17_combout  & \ULA|ShiftRight0~10_combout )))

	.dataa(\ULA|ShiftLeft0~39_combout ),
	.datab(\ULA|ShiftLeft0~40_combout ),
	.datac(\MUX_A_ALU|m_out[17]~17_combout ),
	.datad(\ULA|ShiftRight0~10_combout ),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~41_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~41 .lut_mask = 16'hFEEE;
defparam \ULA|ShiftLeft0~41 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~86 (
// Equation(s):
// \ULA|ShiftLeft0~86_combout  = (\RI|sr_out [8] & (\ULA|ShiftLeft0~30_combout )) # (!\RI|sr_out [8] & ((\ULA|ShiftLeft0~41_combout )))

	.dataa(\ULA|ShiftLeft0~30_combout ),
	.datab(\ULA|ShiftLeft0~41_combout ),
	.datac(vcc),
	.datad(\RI|sr_out [8]),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~86_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~86 .lut_mask = 16'hAACC;
defparam \ULA|ShiftLeft0~86 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~54 (
// Equation(s):
// \ULA|ShiftLeft0~54_combout  = (!\RI|sr_out [9] & !\RI|sr_out [10])

	.dataa(vcc),
	.datab(vcc),
	.datac(\RI|sr_out [9]),
	.datad(\RI|sr_out [10]),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~54_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~54 .lut_mask = 16'h000F;
defparam \ULA|ShiftLeft0~54 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~37 (
// Equation(s):
// \ULA|ShiftLeft0~37_combout  = (\RI|sr_out [6] & (\MUX_A_ALU|m_out[26]~26_combout )) # (!\RI|sr_out [6] & ((\MUX_A_ALU|m_out[27]~27_combout )))

	.dataa(\MUX_A_ALU|m_out[26]~26_combout ),
	.datab(\MUX_A_ALU|m_out[27]~27_combout ),
	.datac(vcc),
	.datad(\RI|sr_out [6]),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~37_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~37 .lut_mask = 16'hAACC;
defparam \ULA|ShiftLeft0~37 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~38 (
// Equation(s):
// \ULA|ShiftLeft0~38_combout  = (\ULA|ShiftLeft0~36_combout ) # ((\ULA|ShiftLeft0~37_combout  & !\RI|sr_out [7]))

	.dataa(\ULA|ShiftLeft0~36_combout ),
	.datab(\ULA|ShiftLeft0~37_combout ),
	.datac(vcc),
	.datad(\RI|sr_out [7]),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~38_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~38 .lut_mask = 16'hAAEE;
defparam \ULA|ShiftLeft0~38 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux4~0 (
// Equation(s):
// \ULA|Mux4~0_combout  = (\ULA|Mux24~3_combout  & (((!\ULA|ShiftLeft0~54_combout )))) # (!\ULA|Mux24~3_combout  & ((\ULA|ShiftLeft0~54_combout  & ((\ULA|ShiftLeft0~38_combout ))) # (!\ULA|ShiftLeft0~54_combout  & (\ULA|ShiftLeft0~86_combout ))))

	.dataa(\ULA|Mux24~3_combout ),
	.datab(\ULA|ShiftLeft0~86_combout ),
	.datac(\ULA|ShiftLeft0~54_combout ),
	.datad(\ULA|ShiftLeft0~38_combout ),
	.cin(gnd),
	.combout(\ULA|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux4~0 .lut_mask = 16'h5E0E;
defparam \ULA|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~21 (
// Equation(s):
// \ULA|ShiftLeft0~21_combout  = (\RI|sr_out [6] & (\MUX_A_ALU|m_out[0]~0_combout )) # (!\RI|sr_out [6] & ((\MUX_A_ALU|m_out[1]~1_combout )))

	.dataa(\MUX_A_ALU|m_out[0]~0_combout ),
	.datab(\MUX_A_ALU|m_out[1]~1_combout ),
	.datac(vcc),
	.datad(\RI|sr_out [6]),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~21_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~21 .lut_mask = 16'hAACC;
defparam \ULA|ShiftLeft0~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~22 (
// Equation(s):
// \ULA|ShiftLeft0~22_combout  = (\ULA|ShiftLeft0~20_combout ) # ((\RI|sr_out [7] & \ULA|ShiftLeft0~21_combout ))

	.dataa(\ULA|ShiftLeft0~20_combout ),
	.datab(\RI|sr_out [7]),
	.datac(\ULA|ShiftLeft0~21_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~22_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~22 .lut_mask = 16'hEAEA;
defparam \ULA|ShiftLeft0~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~88 (
// Equation(s):
// \ULA|ShiftLeft0~88_combout  = (\RI|sr_out [9] & (((\ULA|ShiftLeft0~22_combout  & !\RI|sr_out [8])))) # (!\RI|sr_out [9] & (\ULA|ShiftLeft0~87_combout ))

	.dataa(\ULA|ShiftLeft0~87_combout ),
	.datab(\ULA|ShiftLeft0~22_combout ),
	.datac(\RI|sr_out [9]),
	.datad(\RI|sr_out [8]),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~88_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~88 .lut_mask = 16'h0ACA;
defparam \ULA|ShiftLeft0~88 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux4~1 (
// Equation(s):
// \ULA|Mux4~1_combout  = (\ULA|Mux24~3_combout  & ((\ULA|Mux4~0_combout  & ((\ULA|ShiftLeft0~88_combout ))) # (!\ULA|Mux4~0_combout  & (\ULA|ShiftLeft0~85_combout )))) # (!\ULA|Mux24~3_combout  & (((\ULA|Mux4~0_combout ))))

	.dataa(\ULA|ShiftLeft0~85_combout ),
	.datab(\ULA|Mux24~3_combout ),
	.datac(\ULA|Mux4~0_combout ),
	.datad(\ULA|ShiftLeft0~88_combout ),
	.cin(gnd),
	.combout(\ULA|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux4~1 .lut_mask = 16'hF838;
defparam \ULA|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Add1~54 (
// Equation(s):
// \ULA|Add1~54_combout  = (\MUX_B_extsgn_ALU|m_out[27]~43_combout  & ((\MUX_A_ALU|m_out[27]~27_combout  & (\ULA|Add1~53  & VCC)) # (!\MUX_A_ALU|m_out[27]~27_combout  & (!\ULA|Add1~53 )))) # (!\MUX_B_extsgn_ALU|m_out[27]~43_combout  & 
// ((\MUX_A_ALU|m_out[27]~27_combout  & (!\ULA|Add1~53 )) # (!\MUX_A_ALU|m_out[27]~27_combout  & ((\ULA|Add1~53 ) # (GND)))))
// \ULA|Add1~55  = CARRY((\MUX_B_extsgn_ALU|m_out[27]~43_combout  & (!\MUX_A_ALU|m_out[27]~27_combout  & !\ULA|Add1~53 )) # (!\MUX_B_extsgn_ALU|m_out[27]~43_combout  & ((!\ULA|Add1~53 ) # (!\MUX_A_ALU|m_out[27]~27_combout ))))

	.dataa(\MUX_B_extsgn_ALU|m_out[27]~43_combout ),
	.datab(\MUX_A_ALU|m_out[27]~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ULA|Add1~53 ),
	.combout(\ULA|Add1~54_combout ),
	.cout(\ULA|Add1~55 ));
// synopsys translate_off
defparam \ULA|Add1~54 .lut_mask = 16'h9617;
defparam \ULA|Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux4~2 (
// Equation(s):
// \ULA|Mux4~2_combout  = (\COntroladora_ULA|alu_ctr[0]~27_combout  & (!\COntroladora_ULA|alu_ctr[1]~31_combout  & ((\MUX_B_extsgn_ALU|m_out[27]~43_combout ) # (\MUX_A_ALU|m_out[27]~27_combout )))) # (!\COntroladora_ULA|alu_ctr[0]~27_combout  & 
// ((\COntroladora_ULA|alu_ctr[1]~31_combout ) # ((\MUX_B_extsgn_ALU|m_out[27]~43_combout  & \MUX_A_ALU|m_out[27]~27_combout ))))

	.dataa(\MUX_B_extsgn_ALU|m_out[27]~43_combout ),
	.datab(\MUX_A_ALU|m_out[27]~27_combout ),
	.datac(\COntroladora_ULA|alu_ctr[0]~27_combout ),
	.datad(\COntroladora_ULA|alu_ctr[1]~31_combout ),
	.cin(gnd),
	.combout(\ULA|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux4~2 .lut_mask = 16'h0FE8;
defparam \ULA|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux4~3 (
// Equation(s):
// \ULA|Mux4~3_combout  = (\ULA|Mux13~2_combout  & ((\ULA|Mux4~2_combout  & ((\ULA|Add1~54_combout ))) # (!\ULA|Mux4~2_combout  & (\ULA|ShiftRight0~92_combout )))) # (!\ULA|Mux13~2_combout  & (((\ULA|Mux4~2_combout ))))

	.dataa(\ULA|ShiftRight0~92_combout ),
	.datab(\ULA|Add1~54_combout ),
	.datac(\ULA|Mux13~2_combout ),
	.datad(\ULA|Mux4~2_combout ),
	.cin(gnd),
	.combout(\ULA|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux4~3 .lut_mask = 16'hCFA0;
defparam \ULA|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux4~4 (
// Equation(s):
// \ULA|Mux4~4_combout  = (\ULA|Mux6~2_combout  & ((\ULA|Mux24~5_combout  & (\ULA|tmp[27]~54_combout )) # (!\ULA|Mux24~5_combout  & ((\ULA|Mux4~3_combout ))))) # (!\ULA|Mux6~2_combout  & (((!\ULA|Mux24~5_combout ))))

	.dataa(\ULA|tmp[27]~54_combout ),
	.datab(\ULA|Mux4~3_combout ),
	.datac(\ULA|Mux6~2_combout ),
	.datad(\ULA|Mux24~5_combout ),
	.cin(gnd),
	.combout(\ULA|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux4~4 .lut_mask = 16'hA0CF;
defparam \ULA|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux4~5 (
// Equation(s):
// \ULA|Mux4~5_combout  = (\ULA|Mux24~4_combout  & ((\ULA|Mux4~4_combout  & ((\ULA|Mux4~1_combout ))) # (!\ULA|Mux4~4_combout  & (\ULA|a32~85_combout )))) # (!\ULA|Mux24~4_combout  & (((\ULA|Mux4~4_combout ))))

	.dataa(\ULA|a32~85_combout ),
	.datab(\ULA|Mux4~1_combout ),
	.datac(\ULA|Mux24~4_combout ),
	.datad(\ULA|Mux4~4_combout ),
	.cin(gnd),
	.combout(\ULA|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux4~5 .lut_mask = 16'hCFA0;
defparam \ULA|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a27 (
	.portawe(\Controladora|WideOr2~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(!\Controladora|pstate.fetch_st~_wirecell_combout ),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MUX2_RI_BR|m_out[27]~27_combout }),
	.portaaddr({\MUX1_RI_BR|m_out[4]~4_combout ,\MUX1_RI_BR|m_out[3]~3_combout ,\MUX1_RI_BR|m_out[2]~2_combout ,\MUX1_RI_BR|m_out[1]~1_combout ,\MUX1_RI_BR|m_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Memoria|altsyncram_component|auto_generated|q_a [25],\Memoria|altsyncram_component|auto_generated|q_a [24],\Memoria|altsyncram_component|auto_generated|q_a [23],\Memoria|altsyncram_component|auto_generated|q_a [22],\Memoria|altsyncram_component|auto_generated|q_a [21]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "breg:Banco_de_Registradores|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ALTSYNCRAM";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a27 .port_a_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a27 .port_a_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a27 .port_b_address_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a27 .port_b_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a27 .port_b_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a27 .port_b_first_bit_number = 27;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a27 .port_b_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M4K";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a27 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \REG_A|sr_out[27]~27 (
// Equation(s):
// \REG_A|sr_out[27]~27_combout  = (\Banco_de_Registradores|breg32~38_regout  & ((\Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a27~portbdataout ))) # (!\Banco_de_Registradores|breg32~38_regout  & (\Banco_de_Registradores|breg32~66_regout ))

	.dataa(\Banco_de_Registradores|breg32~66_regout ),
	.datab(\Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a27~portbdataout ),
	.datac(vcc),
	.datad(\Banco_de_Registradores|breg32~38_regout ),
	.cin(gnd),
	.combout(\REG_A|sr_out[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|sr_out[27]~27 .lut_mask = 16'hCCAA;
defparam \REG_A|sr_out[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \Banco_de_Registradores|breg32_rtl_0_bypass[38] (
	.clk(\clk~combout ),
	.datain(\MUX2_RI_BR|m_out[27]~27_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Banco_de_Registradores|breg32_rtl_0_bypass [38]));

cycloneii_lcell_ff \REG_A|sr_out[27] (
	.clk(\clk~combout ),
	.datain(\REG_A|sr_out[27]~27_combout ),
	.sdata(\Banco_de_Registradores|breg32_rtl_0_bypass [38]),
	.aclr(gnd),
	.sclr(\Banco_de_Registradores|Equal0~1_combout ),
	.sload(\Banco_de_Registradores|breg32~107_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_A|sr_out [27]));

cycloneii_lcell_comb \MUX_B_extsgn_ALU|m_out[27]~43 (
// Equation(s):
// \MUX_B_extsgn_ALU|m_out[27]~43_combout  = (\Controladora|WideNor0~0_combout  & (\Controladora|pstate.fetch_st~regout  & (\REG_B|sr_out [27]))) # (!\Controladora|WideNor0~0_combout  & (((\RI|sr_out [15]))))

	.dataa(\Controladora|pstate.fetch_st~regout ),
	.datab(\REG_B|sr_out [27]),
	.datac(\RI|sr_out [15]),
	.datad(\Controladora|WideNor0~0_combout ),
	.cin(gnd),
	.combout(\MUX_B_extsgn_ALU|m_out[27]~43_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_B_extsgn_ALU|m_out[27]~43 .lut_mask = 16'h88F0;
defparam \MUX_B_extsgn_ALU|m_out[27]~43 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux4~6 (
// Equation(s):
// \ULA|Mux4~6_combout  = (!\MUX_B_extsgn_ALU|m_out[27]~43_combout  & ((\Controladora|WideOr1~0_combout  & ((!\REG_A|sr_out [27]))) # (!\Controladora|WideOr1~0_combout  & (!\PC|sr_out [27]))))

	.dataa(\Controladora|WideOr1~0_combout ),
	.datab(\PC|sr_out [27]),
	.datac(\REG_A|sr_out [27]),
	.datad(\MUX_B_extsgn_ALU|m_out[27]~43_combout ),
	.cin(gnd),
	.combout(\ULA|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux4~6 .lut_mask = 16'h001B;
defparam \ULA|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux4~7 (
// Equation(s):
// \ULA|Mux4~7_combout  = (\ULA|Mux24~6_combout  & ((\ULA|Mux4~6_combout ) # ((\ULA|Mux24~1_combout  & \ULA|Mux4~5_combout )))) # (!\ULA|Mux24~6_combout  & (\ULA|Mux24~1_combout  & (\ULA|Mux4~5_combout )))

	.dataa(\ULA|Mux24~6_combout ),
	.datab(\ULA|Mux24~1_combout ),
	.datac(\ULA|Mux4~5_combout ),
	.datad(\ULA|Mux4~6_combout ),
	.cin(gnd),
	.combout(\ULA|Mux4~7_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux4~7 .lut_mask = 16'hEAC0;
defparam \ULA|Mux4~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \SaidaAlu|sr_out[27] (
	.clk(\clk~combout ),
	.datain(\ULA|Mux4~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SaidaAlu|sr_out [27]));

cycloneii_lcell_comb \MUX2_RI_BR|m_out[27]~27 (
// Equation(s):
// \MUX2_RI_BR|m_out[27]~27_combout  = (\Controladora|pstate.ldreg_st~regout  & (\REG_DATA_MEM|sr_out [27])) # (!\Controladora|pstate.ldreg_st~regout  & ((\SaidaAlu|sr_out [27])))

	.dataa(\REG_DATA_MEM|sr_out [27]),
	.datab(\SaidaAlu|sr_out [27]),
	.datac(vcc),
	.datad(\Controladora|pstate.ldreg_st~regout ),
	.cin(gnd),
	.combout(\MUX2_RI_BR|m_out[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \MUX2_RI_BR|m_out[27]~27 .lut_mask = 16'hAACC;
defparam \MUX2_RI_BR|m_out[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a27 (
	.portawe(\Controladora|WideOr2~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(!\Controladora|pstate.fetch_st~_wirecell_combout ),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MUX2_RI_BR|m_out[27]~27_combout }),
	.portaaddr({\MUX1_RI_BR|m_out[4]~4_combout ,\MUX1_RI_BR|m_out[3]~3_combout ,\MUX1_RI_BR|m_out[2]~2_combout ,\MUX1_RI_BR|m_out[1]~1_combout ,\MUX1_RI_BR|m_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Memoria|altsyncram_component|auto_generated|q_a [20],\Memoria|altsyncram_component|auto_generated|q_a [19],\Memoria|altsyncram_component|auto_generated|q_a [18],\Memoria|altsyncram_component|auto_generated|q_a [17],\Memoria|altsyncram_component|auto_generated|q_a [16]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a27 .logical_ram_name = "breg:Banco_de_Registradores|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ALTSYNCRAM";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a27 .port_a_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a27 .port_a_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a27 .port_a_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a27 .port_a_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a27 .port_a_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a27 .port_b_address_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a27 .port_b_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a27 .port_b_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a27 .port_b_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a27 .port_b_first_bit_number = 27;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a27 .port_b_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a27 .port_b_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a27 .port_b_read_enable_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a27 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a27 .ram_block_type = "M4K";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a27 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \REG_B|sr_out[27]~27 (
// Equation(s):
// \REG_B|sr_out[27]~27_combout  = (\Banco_de_Registradores|breg32~38_regout  & ((\Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a27~portbdataout ))) # (!\Banco_de_Registradores|breg32~38_regout  & (\Banco_de_Registradores|breg32~66_regout ))

	.dataa(\Banco_de_Registradores|breg32~66_regout ),
	.datab(\Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a27~portbdataout ),
	.datac(vcc),
	.datad(\Banco_de_Registradores|breg32~38_regout ),
	.cin(gnd),
	.combout(\REG_B|sr_out[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \REG_B|sr_out[27]~27 .lut_mask = 16'hCCAA;
defparam \REG_B|sr_out[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \REG_B|sr_out[27] (
	.clk(\clk~combout ),
	.datain(\REG_B|sr_out[27]~27_combout ),
	.sdata(\Banco_de_Registradores|breg32_rtl_0_bypass [38]),
	.aclr(gnd),
	.sclr(\Banco_de_Registradores|Equal1~1_combout ),
	.sload(\Banco_de_Registradores|breg32~111_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_B|sr_out [27]));

cycloneii_ram_block \Memoria|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\Controladora|pstate.writemem_st~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\REG_B|sr_out [27]}),
	.portaaddr({\MUX_PC_MEM|m_out[9]~9_combout ,\MUX_PC_MEM|m_out[8]~8_combout ,\MUX_PC_MEM|m_out[7]~7_combout ,\MUX_PC_MEM|m_out[6]~6_combout ,\MUX_PC_MEM|m_out[5]~5_combout ,\MUX_PC_MEM|m_out[4]~4_combout ,\MUX_PC_MEM|m_out[3]~3_combout ,\MUX_PC_MEM|m_out[2]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Memoria|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a27 .init_file = "mem3.mif";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "mips_mem:Memoria|altsyncram:altsyncram_component|altsyncram_dmc1:auto_generated|ALTSYNCRAM";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 8;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_in_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 255;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 256;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 8;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M4K";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a27 .safe_write = "err_on_2clk";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = 256'h000000000000000000000000000000000000000000000000000000000000FDC0;
// synopsys translate_on

cycloneii_lcell_ff \RI|sr_out[27] (
	.clk(\clk~combout ),
	.datain(\Memoria|altsyncram_component|auto_generated|q_a [27]),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Controladora|pstate.fetch_st~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RI|sr_out [27]));

cycloneii_lcell_comb \Controladora|nstate.rtype_ex_st~0 (
// Equation(s):
// \Controladora|nstate.rtype_ex_st~0_combout  = (!\RI|sr_out [27] & (!\RI|sr_out [30] & !\RI|sr_out [31]))

	.dataa(vcc),
	.datab(\RI|sr_out [27]),
	.datac(\RI|sr_out [30]),
	.datad(\RI|sr_out [31]),
	.cin(gnd),
	.combout(\Controladora|nstate.rtype_ex_st~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controladora|nstate.rtype_ex_st~0 .lut_mask = 16'h0003;
defparam \Controladora|nstate.rtype_ex_st~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EnablePC~2 (
// Equation(s):
// \EnablePC~2_combout  = (\RI|sr_out [28] & (\Controladora|pstate.branch_ex_st~regout  & (\Controladora|nstate.rtype_ex_st~0_combout  & !\RI|sr_out [29])))

	.dataa(\RI|sr_out [28]),
	.datab(\Controladora|pstate.branch_ex_st~regout ),
	.datac(\Controladora|nstate.rtype_ex_st~0_combout ),
	.datad(\RI|sr_out [29]),
	.cin(gnd),
	.combout(\EnablePC~2_combout ),
	.cout());
// synopsys translate_off
defparam \EnablePC~2 .lut_mask = 16'h0080;
defparam \EnablePC~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Equal0~2 (
// Equation(s):
// \ULA|Equal0~2_combout  = (!\ULA|Mux4~7_combout  & (!\ULA|Mux7~7_combout  & (!\ULA|Mux5~7_combout  & !\ULA|Mux29~13_combout )))

	.dataa(\ULA|Mux4~7_combout ),
	.datab(\ULA|Mux7~7_combout ),
	.datac(\ULA|Mux5~7_combout ),
	.datad(\ULA|Mux29~13_combout ),
	.cin(gnd),
	.combout(\ULA|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Equal0~2 .lut_mask = 16'h0001;
defparam \ULA|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux17~2 (
// Equation(s):
// \ULA|Mux17~2_combout  = (\COntroladora_ULA|alu_ctr[2]~24_combout  & \COntroladora_ULA|alu_ctr[0]~27_combout )

	.dataa(\COntroladora_ULA|alu_ctr[2]~24_combout ),
	.datab(\COntroladora_ULA|alu_ctr[0]~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ULA|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux17~2 .lut_mask = 16'h8888;
defparam \ULA|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Equal0~4 (
// Equation(s):
// \ULA|Equal0~4_combout  = (\ULA|Equal0~3_combout  & ((\ULA|Mux17~2_combout ) # ((!\ULA|Mux9~9_combout  & !\ULA|Mux10~10_combout ))))

	.dataa(\ULA|Equal0~3_combout ),
	.datab(\ULA|Mux17~2_combout ),
	.datac(\ULA|Mux9~9_combout ),
	.datad(\ULA|Mux10~10_combout ),
	.cin(gnd),
	.combout(\ULA|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Equal0~4 .lut_mask = 16'h888A;
defparam \ULA|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Equal0~6 (
// Equation(s):
// \ULA|Equal0~6_combout  = (!\ULA|Mux2~7_combout  & ((\ULA|Mux17~2_combout ) # ((!\ULA|Mux19~8_combout  & !\ULA|Mux22~8_combout ))))

	.dataa(\ULA|Mux17~2_combout ),
	.datab(\ULA|Mux19~8_combout ),
	.datac(\ULA|Mux22~8_combout ),
	.datad(\ULA|Mux2~7_combout ),
	.cin(gnd),
	.combout(\ULA|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Equal0~6 .lut_mask = 16'h00AB;
defparam \ULA|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Equal0~8 (
// Equation(s):
// \ULA|Equal0~8_combout  = (\ULA|Equal0~7_combout  & ((\ULA|Mux17~2_combout ) # ((!\ULA|Mux23~8_combout  & !\ULA|Mux16~8_combout ))))

	.dataa(\ULA|Equal0~7_combout ),
	.datab(\ULA|Mux17~2_combout ),
	.datac(\ULA|Mux23~8_combout ),
	.datad(\ULA|Mux16~8_combout ),
	.cin(gnd),
	.combout(\ULA|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Equal0~8 .lut_mask = 16'h888A;
defparam \ULA|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Equal0~9 (
// Equation(s):
// \ULA|Equal0~9_combout  = (!\ULA|Mux13~13_combout  & (!\ULA|Mux14~15_combout  & (!\ULA|Mux15~10_combout  & !\ULA|Mux8~12_combout )))

	.dataa(\ULA|Mux13~13_combout ),
	.datab(\ULA|Mux14~15_combout ),
	.datac(\ULA|Mux15~10_combout ),
	.datad(\ULA|Mux8~12_combout ),
	.cin(gnd),
	.combout(\ULA|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Equal0~9 .lut_mask = 16'h0001;
defparam \ULA|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Equal0~10 (
// Equation(s):
// \ULA|Equal0~10_combout  = (\ULA|Equal0~5_combout  & (\ULA|Equal0~6_combout  & (\ULA|Equal0~8_combout  & \ULA|Equal0~9_combout )))

	.dataa(\ULA|Equal0~5_combout ),
	.datab(\ULA|Equal0~6_combout ),
	.datac(\ULA|Equal0~8_combout ),
	.datad(\ULA|Equal0~9_combout ),
	.cin(gnd),
	.combout(\ULA|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Equal0~10 .lut_mask = 16'h8000;
defparam \ULA|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Equal0~11 (
// Equation(s):
// \ULA|Equal0~11_combout  = (\ULA|Equal0~1_combout  & (\ULA|Equal0~2_combout  & (\ULA|Equal0~4_combout  & \ULA|Equal0~10_combout )))

	.dataa(\ULA|Equal0~1_combout ),
	.datab(\ULA|Equal0~2_combout ),
	.datac(\ULA|Equal0~4_combout ),
	.datad(\ULA|Equal0~10_combout ),
	.cin(gnd),
	.combout(\ULA|Equal0~11_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Equal0~11 .lut_mask = 16'h8000;
defparam \ULA|Equal0~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb EnablePC(
// Equation(s):
// \EnablePC~combout  = (\EnablePC~1_combout ) # ((\EnablePC~2_combout  & (\RI|sr_out [26] $ (\ULA|Equal0~11_combout ))))

	.dataa(\EnablePC~1_combout ),
	.datab(\EnablePC~2_combout ),
	.datac(\RI|sr_out [26]),
	.datad(\ULA|Equal0~11_combout ),
	.cin(gnd),
	.combout(\EnablePC~combout ),
	.cout());
// synopsys translate_off
defparam EnablePC.lut_mask = 16'hAEEA;
defparam EnablePC.sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \PC|sr_out[8] (
	.clk(\clk~combout ),
	.datain(\MUX_de_4_Entradas|m_out[8]~15_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EnablePC~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|sr_out [8]));

cycloneii_lcell_comb \MUX_A_ALU|m_out[8]~8 (
// Equation(s):
// \MUX_A_ALU|m_out[8]~8_combout  = (\Controladora|WideOr1~0_combout  & (\REG_A|sr_out [8])) # (!\Controladora|WideOr1~0_combout  & ((\PC|sr_out [8])))

	.dataa(\REG_A|sr_out [8]),
	.datab(\PC|sr_out [8]),
	.datac(vcc),
	.datad(\Controladora|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\MUX_A_ALU|m_out[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_A_ALU|m_out[8]~8 .lut_mask = 16'hAACC;
defparam \MUX_A_ALU|m_out[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux23~2 (
// Equation(s):
// \ULA|Mux23~2_combout  = (\COntroladora_ULA|alu_ctr[1]~31_combout  & \ULA|tmp[8]~16_combout )

	.dataa(\COntroladora_ULA|alu_ctr[1]~31_combout ),
	.datab(\ULA|tmp[8]~16_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ULA|Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux23~2 .lut_mask = 16'h8888;
defparam \ULA|Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\Controladora|WideOr2~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(!\Controladora|pstate.fetch_st~_wirecell_combout ),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MUX2_RI_BR|m_out[8]~8_combout }),
	.portaaddr({\MUX1_RI_BR|m_out[4]~4_combout ,\MUX1_RI_BR|m_out[3]~3_combout ,\MUX1_RI_BR|m_out[2]~2_combout ,\MUX1_RI_BR|m_out[1]~1_combout ,\MUX1_RI_BR|m_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Memoria|altsyncram_component|auto_generated|q_a [25],\Memoria|altsyncram_component|auto_generated|q_a [24],\Memoria|altsyncram_component|auto_generated|q_a [23],\Memoria|altsyncram_component|auto_generated|q_a [22],\Memoria|altsyncram_component|auto_generated|q_a [21]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "breg:Banco_de_Registradores|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ALTSYNCRAM";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a8 .port_a_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a8 .port_a_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a8 .port_b_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a8 .port_b_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M4K";
defparam \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a8 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \REG_A|sr_out[8]~8 (
// Equation(s):
// \REG_A|sr_out[8]~8_combout  = (\Banco_de_Registradores|breg32~38_regout  & ((\Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a8~portbdataout ))) # (!\Banco_de_Registradores|breg32~38_regout  & (\Banco_de_Registradores|breg32~47_regout ))

	.dataa(\Banco_de_Registradores|breg32~47_regout ),
	.datab(\Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a8~portbdataout ),
	.datac(vcc),
	.datad(\Banco_de_Registradores|breg32~38_regout ),
	.cin(gnd),
	.combout(\REG_A|sr_out[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|sr_out[8]~8 .lut_mask = 16'hCCAA;
defparam \REG_A|sr_out[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \Banco_de_Registradores|breg32_rtl_0_bypass[19] (
	.clk(\clk~combout ),
	.datain(\MUX2_RI_BR|m_out[8]~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Banco_de_Registradores|breg32_rtl_0_bypass [19]));

cycloneii_lcell_ff \REG_A|sr_out[8] (
	.clk(\clk~combout ),
	.datain(\REG_A|sr_out[8]~8_combout ),
	.sdata(\Banco_de_Registradores|breg32_rtl_0_bypass [19]),
	.aclr(gnd),
	.sclr(\Banco_de_Registradores|Equal0~1_combout ),
	.sload(\Banco_de_Registradores|breg32~107_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_A|sr_out [8]));

cycloneii_lcell_comb \ULA|ShiftLeft0~66 (
// Equation(s):
// \ULA|ShiftLeft0~66_combout  = (\ULA|ShiftRight0~8_combout  & ((\Controladora|WideOr1~0_combout  & (\REG_A|sr_out [8])) # (!\Controladora|WideOr1~0_combout  & ((\PC|sr_out [8])))))

	.dataa(\ULA|ShiftRight0~8_combout ),
	.datab(\REG_A|sr_out [8]),
	.datac(\PC|sr_out [8]),
	.datad(\Controladora|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~66_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~66 .lut_mask = 16'h88A0;
defparam \ULA|ShiftLeft0~66 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~48 (
// Equation(s):
// \ULA|ShiftRight0~48_combout  = (\ULA|ShiftRight0~47_combout ) # ((\ULA|ShiftLeft0~66_combout ) # ((\MUX_A_ALU|m_out[10]~10_combout  & \ULA|ShiftRight0~10_combout )))

	.dataa(\ULA|ShiftRight0~47_combout ),
	.datab(\ULA|ShiftLeft0~66_combout ),
	.datac(\MUX_A_ALU|m_out[10]~10_combout ),
	.datad(\ULA|ShiftRight0~10_combout ),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~48_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~48 .lut_mask = 16'hFEEE;
defparam \ULA|ShiftRight0~48 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~91 (
// Equation(s):
// \ULA|ShiftRight0~91_combout  = (\RI|sr_out [8] & (\ULA|ShiftRight0~50_combout )) # (!\RI|sr_out [8] & ((\ULA|ShiftRight0~48_combout )))

	.dataa(\ULA|ShiftRight0~50_combout ),
	.datab(\ULA|ShiftRight0~48_combout ),
	.datac(vcc),
	.datad(\RI|sr_out [8]),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~91_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~91 .lut_mask = 16'hAACC;
defparam \ULA|ShiftRight0~91 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux23~3 (
// Equation(s):
// \ULA|Mux23~3_combout  = (\ULA|Mux17~5_combout  & (((!\ULA|Mux1~2_combout )))) # (!\ULA|Mux17~5_combout  & ((\ULA|Mux1~2_combout  & ((\ULA|ShiftRight0~91_combout ))) # (!\ULA|Mux1~2_combout  & (\ULA|Add1~16_combout ))))

	.dataa(\ULA|Mux17~5_combout ),
	.datab(\ULA|Add1~16_combout ),
	.datac(\ULA|Mux1~2_combout ),
	.datad(\ULA|ShiftRight0~91_combout ),
	.cin(gnd),
	.combout(\ULA|Mux23~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux23~3 .lut_mask = 16'h5E0E;
defparam \ULA|Mux23~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~60 (
// Equation(s):
// \ULA|ShiftRight0~60_combout  = (\RI|sr_out [6] & (\MUX_A_ALU|m_out[27]~27_combout  & (\RI|sr_out [7]))) # (!\RI|sr_out [6] & (((!\RI|sr_out [7] & \MUX_A_ALU|m_out[24]~24_combout ))))

	.dataa(\MUX_A_ALU|m_out[27]~27_combout ),
	.datab(\RI|sr_out [6]),
	.datac(\RI|sr_out [7]),
	.datad(\MUX_A_ALU|m_out[24]~24_combout ),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~60_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~60 .lut_mask = 16'h8380;
defparam \ULA|ShiftRight0~60 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~87 (
// Equation(s):
// \ULA|ShiftRight0~87_combout  = (\ULA|ShiftRight0~59_combout ) # (\ULA|ShiftRight0~60_combout )

	.dataa(\ULA|ShiftRight0~59_combout ),
	.datab(\ULA|ShiftRight0~60_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~87_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~87 .lut_mask = 16'hEEEE;
defparam \ULA|ShiftRight0~87 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~93 (
// Equation(s):
// \ULA|ShiftRight0~93_combout  = (!\RI|sr_out [9] & ((\RI|sr_out [8] & (\ULA|ShiftRight0~64_combout )) # (!\RI|sr_out [8] & ((\ULA|ShiftRight0~87_combout )))))

	.dataa(\ULA|ShiftRight0~64_combout ),
	.datab(\ULA|ShiftRight0~87_combout ),
	.datac(\RI|sr_out [8]),
	.datad(\RI|sr_out [9]),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~93_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~93 .lut_mask = 16'h00AC;
defparam \ULA|ShiftRight0~93 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux23~4 (
// Equation(s):
// \ULA|Mux23~4_combout  = (\ULA|Mux17~5_combout  & ((\ULA|Mux23~3_combout  & ((\ULA|ShiftRight0~93_combout ))) # (!\ULA|Mux23~3_combout  & (\ULA|ShiftRight0~89_combout )))) # (!\ULA|Mux17~5_combout  & (((\ULA|Mux23~3_combout ))))

	.dataa(\ULA|ShiftRight0~89_combout ),
	.datab(\ULA|Mux17~5_combout ),
	.datac(\ULA|Mux23~3_combout ),
	.datad(\ULA|ShiftRight0~93_combout ),
	.cin(gnd),
	.combout(\ULA|Mux23~4_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux23~4 .lut_mask = 16'hF838;
defparam \ULA|Mux23~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux23~5 (
// Equation(s):
// \ULA|Mux23~5_combout  = (\ULA|Mux17~8_combout  & ((\ULA|Mux17~9_combout  & (\ULA|ShiftLeft0~101_combout )) # (!\ULA|Mux17~9_combout  & ((\ULA|Mux23~4_combout ))))) # (!\ULA|Mux17~8_combout  & (((!\ULA|Mux17~9_combout ))))

	.dataa(\ULA|ShiftLeft0~101_combout ),
	.datab(\ULA|Mux23~4_combout ),
	.datac(\ULA|Mux17~8_combout ),
	.datad(\ULA|Mux17~9_combout ),
	.cin(gnd),
	.combout(\ULA|Mux23~5_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux23~5 .lut_mask = 16'hA0CF;
defparam \ULA|Mux23~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux23~6 (
// Equation(s):
// \ULA|Mux23~6_combout  = (\ULA|Mux23~5_combout  & ((\ULA|Mux17~11_combout ) # ((\MUX_B_extsgn_ALU|m_out[8]~16_combout  & \MUX_A_ALU|m_out[8]~8_combout )))) # (!\ULA|Mux23~5_combout  & (!\ULA|Mux17~11_combout  & ((\MUX_B_extsgn_ALU|m_out[8]~16_combout ) # 
// (\MUX_A_ALU|m_out[8]~8_combout ))))

	.dataa(\MUX_B_extsgn_ALU|m_out[8]~16_combout ),
	.datab(\MUX_A_ALU|m_out[8]~8_combout ),
	.datac(\ULA|Mux23~5_combout ),
	.datad(\ULA|Mux17~11_combout ),
	.cin(gnd),
	.combout(\ULA|Mux23~6_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux23~6 .lut_mask = 16'hF08E;
defparam \ULA|Mux23~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux23~7 (
// Equation(s):
// \ULA|Mux23~7_combout  = (\COntroladora_ULA|alu_ctr[2]~24_combout  & (((!\ULA|Mux17~13_combout )))) # (!\COntroladora_ULA|alu_ctr[2]~24_combout  & ((\ULA|Mux17~13_combout  & (\ULA|a32~107_combout )) # (!\ULA|Mux17~13_combout  & ((\ULA|Mux23~6_combout )))))

	.dataa(\ULA|a32~107_combout ),
	.datab(\ULA|Mux23~6_combout ),
	.datac(\COntroladora_ULA|alu_ctr[2]~24_combout ),
	.datad(\ULA|Mux17~13_combout ),
	.cin(gnd),
	.combout(\ULA|Mux23~7_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux23~7 .lut_mask = 16'h0AFC;
defparam \ULA|Mux23~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux23~8 (
// Equation(s):
// \ULA|Mux23~8_combout  = (\ULA|Mux13~3_combout  & ((\ULA|Mux23~7_combout  & ((\ULA|Mux23~2_combout ))) # (!\ULA|Mux23~7_combout  & (!\ULA|a32~106_combout )))) # (!\ULA|Mux13~3_combout  & (((\ULA|Mux23~7_combout ))))

	.dataa(\ULA|a32~106_combout ),
	.datab(\ULA|Mux23~2_combout ),
	.datac(\ULA|Mux13~3_combout ),
	.datad(\ULA|Mux23~7_combout ),
	.cin(gnd),
	.combout(\ULA|Mux23~8_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux23~8 .lut_mask = 16'hCF50;
defparam \ULA|Mux23~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux23~9 (
// Equation(s):
// \ULA|Mux23~9_combout  = (\ULA|Mux23~8_combout  & ((!\COntroladora_ULA|alu_ctr[0]~27_combout ) # (!\COntroladora_ULA|alu_ctr[2]~24_combout )))

	.dataa(\COntroladora_ULA|alu_ctr[2]~24_combout ),
	.datab(\COntroladora_ULA|alu_ctr[0]~27_combout ),
	.datac(\ULA|Mux23~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ULA|Mux23~9_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux23~9 .lut_mask = 16'h7070;
defparam \ULA|Mux23~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \SaidaAlu|sr_out[8] (
	.clk(\clk~combout ),
	.datain(\ULA|Mux23~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SaidaAlu|sr_out [8]));

cycloneii_lcell_comb \MUX2_RI_BR|m_out[8]~8 (
// Equation(s):
// \MUX2_RI_BR|m_out[8]~8_combout  = (\Controladora|pstate.ldreg_st~regout  & (\REG_DATA_MEM|sr_out [8])) # (!\Controladora|pstate.ldreg_st~regout  & ((\SaidaAlu|sr_out [8])))

	.dataa(\REG_DATA_MEM|sr_out [8]),
	.datab(\SaidaAlu|sr_out [8]),
	.datac(vcc),
	.datad(\Controladora|pstate.ldreg_st~regout ),
	.cin(gnd),
	.combout(\MUX2_RI_BR|m_out[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \MUX2_RI_BR|m_out[8]~8 .lut_mask = 16'hAACC;
defparam \MUX2_RI_BR|m_out[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a8 (
	.portawe(\Controladora|WideOr2~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(!\Controladora|pstate.fetch_st~_wirecell_combout ),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MUX2_RI_BR|m_out[8]~8_combout }),
	.portaaddr({\MUX1_RI_BR|m_out[4]~4_combout ,\MUX1_RI_BR|m_out[3]~3_combout ,\MUX1_RI_BR|m_out[2]~2_combout ,\MUX1_RI_BR|m_out[1]~1_combout ,\MUX1_RI_BR|m_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Memoria|altsyncram_component|auto_generated|q_a [20],\Memoria|altsyncram_component|auto_generated|q_a [19],\Memoria|altsyncram_component|auto_generated|q_a [18],\Memoria|altsyncram_component|auto_generated|q_a [17],\Memoria|altsyncram_component|auto_generated|q_a [16]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a8 .logical_ram_name = "breg:Banco_de_Registradores|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ALTSYNCRAM";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a8 .port_a_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a8 .port_a_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a8 .port_a_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a8 .port_a_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a8 .port_a_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a8 .port_b_address_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a8 .port_b_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a8 .port_b_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a8 .port_b_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a8 .port_b_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a8 .port_b_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a8 .port_b_read_enable_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a8 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a8 .ram_block_type = "M4K";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a8 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \REG_B|sr_out[8]~8 (
// Equation(s):
// \REG_B|sr_out[8]~8_combout  = (\Banco_de_Registradores|breg32~38_regout  & ((\Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a8~portbdataout ))) # (!\Banco_de_Registradores|breg32~38_regout  & (\Banco_de_Registradores|breg32~47_regout ))

	.dataa(\Banco_de_Registradores|breg32~47_regout ),
	.datab(\Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a8~portbdataout ),
	.datac(vcc),
	.datad(\Banco_de_Registradores|breg32~38_regout ),
	.cin(gnd),
	.combout(\REG_B|sr_out[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_B|sr_out[8]~8 .lut_mask = 16'hCCAA;
defparam \REG_B|sr_out[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \REG_B|sr_out[8] (
	.clk(\clk~combout ),
	.datain(\REG_B|sr_out[8]~8_combout ),
	.sdata(\Banco_de_Registradores|breg32_rtl_0_bypass [19]),
	.aclr(gnd),
	.sclr(\Banco_de_Registradores|Equal1~1_combout ),
	.sload(\Banco_de_Registradores|breg32~111_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_B|sr_out [8]));

cycloneii_ram_block \Memoria|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\Controladora|pstate.writemem_st~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\REG_B|sr_out [8]}),
	.portaaddr({\MUX_PC_MEM|m_out[9]~9_combout ,\MUX_PC_MEM|m_out[8]~8_combout ,\MUX_PC_MEM|m_out[7]~7_combout ,\MUX_PC_MEM|m_out[6]~6_combout ,\MUX_PC_MEM|m_out[5]~5_combout ,\MUX_PC_MEM|m_out[4]~4_combout ,\MUX_PC_MEM|m_out[3]~3_combout ,\MUX_PC_MEM|m_out[2]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Memoria|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a8 .init_file = "mem3.mif";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "mips_mem:Memoria|altsyncram:altsyncram_component|altsyncram_dmc1:auto_generated|ALTSYNCRAM";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 8;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_in_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 255;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 256;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 8;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M4K";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a8 .safe_write = "err_on_2clk";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000000000002200416;
// synopsys translate_on

cycloneii_lcell_ff \RI|sr_out[8] (
	.clk(\clk~combout ),
	.datain(\Memoria|altsyncram_component|auto_generated|q_a [8]),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Controladora|pstate.fetch_st~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RI|sr_out [8]));

cycloneii_lcell_comb \ULA|ShiftLeft0~31 (
// Equation(s):
// \ULA|ShiftLeft0~31_combout  = (\MUX_A_ALU|m_out[10]~10_combout  & ((\ULA|ShiftLeft0~27_combout ) # ((\MUX_A_ALU|m_out[11]~11_combout  & \ULA|ShiftRight0~8_combout )))) # (!\MUX_A_ALU|m_out[10]~10_combout  & (\MUX_A_ALU|m_out[11]~11_combout  & 
// (\ULA|ShiftRight0~8_combout )))

	.dataa(\MUX_A_ALU|m_out[10]~10_combout ),
	.datab(\MUX_A_ALU|m_out[11]~11_combout ),
	.datac(\ULA|ShiftRight0~8_combout ),
	.datad(\ULA|ShiftLeft0~27_combout ),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~31_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~31 .lut_mask = 16'hEAC0;
defparam \ULA|ShiftLeft0~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~32 (
// Equation(s):
// \ULA|ShiftLeft0~32_combout  = (\RI|sr_out [7] & ((\RI|sr_out [6] & (\MUX_A_ALU|m_out[8]~8_combout )) # (!\RI|sr_out [6] & ((\MUX_A_ALU|m_out[9]~9_combout )))))

	.dataa(\RI|sr_out [7]),
	.datab(\MUX_A_ALU|m_out[8]~8_combout ),
	.datac(\MUX_A_ALU|m_out[9]~9_combout ),
	.datad(\RI|sr_out [6]),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~32_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~32 .lut_mask = 16'h88A0;
defparam \ULA|ShiftLeft0~32 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~33 (
// Equation(s):
// \ULA|ShiftLeft0~33_combout  = (\RI|sr_out [8] & (((\ULA|ShiftLeft0~31_combout ) # (\ULA|ShiftLeft0~32_combout )))) # (!\RI|sr_out [8] & (\ULA|ShiftLeft0~30_combout ))

	.dataa(\ULA|ShiftLeft0~30_combout ),
	.datab(\RI|sr_out [8]),
	.datac(\ULA|ShiftLeft0~31_combout ),
	.datad(\ULA|ShiftLeft0~32_combout ),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~33_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~33 .lut_mask = 16'hEEE2;
defparam \ULA|ShiftLeft0~33 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~34 (
// Equation(s):
// \ULA|ShiftLeft0~34_combout  = (\ULA|ShiftLeft0~26_combout ) # ((\ULA|ShiftLeft0~33_combout  & !\RI|sr_out [9]))

	.dataa(\ULA|ShiftLeft0~26_combout ),
	.datab(\ULA|ShiftLeft0~33_combout ),
	.datac(vcc),
	.datad(\RI|sr_out [9]),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~34_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~34 .lut_mask = 16'hAAEE;
defparam \ULA|ShiftLeft0~34 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux0~4 (
// Equation(s):
// \ULA|Mux0~4_combout  = (\RI|sr_out [10] & (\ULA|ShiftLeft0~34_combout  & (!\COntroladora_ULA|alu_ctr[2]~24_combout  & !\COntroladora_ULA|alu_ctr[0]~27_combout )))

	.dataa(\RI|sr_out [10]),
	.datab(\ULA|ShiftLeft0~34_combout ),
	.datac(\COntroladora_ULA|alu_ctr[2]~24_combout ),
	.datad(\COntroladora_ULA|alu_ctr[0]~27_combout ),
	.cin(gnd),
	.combout(\ULA|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux0~4 .lut_mask = 16'h0008;
defparam \ULA|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux0~8 (
// Equation(s):
// \ULA|Mux0~8_combout  = (\ULA|Mux0~7_combout ) # ((\RI|sr_out [8] & (\ULA|ShiftLeft0~38_combout  & !\RI|sr_out [9])))

	.dataa(\ULA|Mux0~7_combout ),
	.datab(\RI|sr_out [8]),
	.datac(\ULA|ShiftLeft0~38_combout ),
	.datad(\RI|sr_out [9]),
	.cin(gnd),
	.combout(\ULA|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux0~8 .lut_mask = 16'hAAEA;
defparam \ULA|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~42 (
// Equation(s):
// \ULA|ShiftLeft0~42_combout  = (\MUX_A_ALU|m_out[22]~22_combout  & ((\ULA|ShiftLeft0~27_combout ) # ((\MUX_A_ALU|m_out[23]~23_combout  & \ULA|ShiftRight0~8_combout )))) # (!\MUX_A_ALU|m_out[22]~22_combout  & (\MUX_A_ALU|m_out[23]~23_combout  & 
// (\ULA|ShiftRight0~8_combout )))

	.dataa(\MUX_A_ALU|m_out[22]~22_combout ),
	.datab(\MUX_A_ALU|m_out[23]~23_combout ),
	.datac(\ULA|ShiftRight0~8_combout ),
	.datad(\ULA|ShiftLeft0~27_combout ),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~42_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~42 .lut_mask = 16'hEAC0;
defparam \ULA|ShiftLeft0~42 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~43 (
// Equation(s):
// \ULA|ShiftLeft0~43_combout  = (\RI|sr_out [7] & ((\RI|sr_out [6] & (\MUX_A_ALU|m_out[20]~20_combout )) # (!\RI|sr_out [6] & ((\MUX_A_ALU|m_out[21]~21_combout )))))

	.dataa(\RI|sr_out [7]),
	.datab(\MUX_A_ALU|m_out[20]~20_combout ),
	.datac(\MUX_A_ALU|m_out[21]~21_combout ),
	.datad(\RI|sr_out [6]),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~43_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~43 .lut_mask = 16'h88A0;
defparam \ULA|ShiftLeft0~43 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~44 (
// Equation(s):
// \ULA|ShiftLeft0~44_combout  = (\RI|sr_out [8] & (\ULA|ShiftLeft0~41_combout )) # (!\RI|sr_out [8] & (((\ULA|ShiftLeft0~42_combout ) # (\ULA|ShiftLeft0~43_combout ))))

	.dataa(\ULA|ShiftLeft0~41_combout ),
	.datab(\ULA|ShiftLeft0~42_combout ),
	.datac(\ULA|ShiftLeft0~43_combout ),
	.datad(\RI|sr_out [8]),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~44_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~44 .lut_mask = 16'hAAFC;
defparam \ULA|ShiftLeft0~44 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux0~9 (
// Equation(s):
// \ULA|Mux0~9_combout  = (\ULA|Mux0~5_combout  & ((\ULA|Mux0~8_combout ) # ((\RI|sr_out [9] & \ULA|ShiftLeft0~44_combout ))))

	.dataa(\ULA|Mux0~5_combout ),
	.datab(\ULA|Mux0~8_combout ),
	.datac(\RI|sr_out [9]),
	.datad(\ULA|ShiftLeft0~44_combout ),
	.cin(gnd),
	.combout(\ULA|Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux0~9 .lut_mask = 16'hA888;
defparam \ULA|Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux0~10 (
// Equation(s):
// \ULA|Mux0~10_combout  = (\ULA|Mux0~3_combout ) # ((\ULA|Mux0~4_combout ) # ((\ULA|Mux0~9_combout  & !\COntroladora_ULA|alu_ctr[2]~24_combout )))

	.dataa(\ULA|Mux0~3_combout ),
	.datab(\ULA|Mux0~4_combout ),
	.datac(\ULA|Mux0~9_combout ),
	.datad(\COntroladora_ULA|alu_ctr[2]~24_combout ),
	.cin(gnd),
	.combout(\ULA|Mux0~10_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux0~10 .lut_mask = 16'hEEFE;
defparam \ULA|Mux0~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux0~11 (
// Equation(s):
// \ULA|Mux0~11_combout  = (!\COntroladora_ULA|alu_ctr[1]~31_combout  & ((\ULA|Mux0~2_combout ) # ((\COntroladora_ULA|alu_ctr[3]~26_combout  & \ULA|Mux0~10_combout ))))

	.dataa(\ULA|Mux0~2_combout ),
	.datab(\COntroladora_ULA|alu_ctr[3]~26_combout ),
	.datac(\ULA|Mux0~10_combout ),
	.datad(\COntroladora_ULA|alu_ctr[1]~31_combout ),
	.cin(gnd),
	.combout(\ULA|Mux0~11_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux0~11 .lut_mask = 16'h00EA;
defparam \ULA|Mux0~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|tmp[31]~62 (
// Equation(s):
// \ULA|tmp[31]~62_combout  = \MUX_B_extsgn_ALU|m_out[31]~47_combout  $ (\MUX_A_ALU|m_out[31]~31_combout  $ (!\ULA|tmp[30]~61 ))

	.dataa(\MUX_B_extsgn_ALU|m_out[31]~47_combout ),
	.datab(\MUX_A_ALU|m_out[31]~31_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ULA|tmp[30]~61 ),
	.combout(\ULA|tmp[31]~62_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|tmp[31]~62 .lut_mask = 16'h6969;
defparam \ULA|tmp[31]~62 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux0~12 (
// Equation(s):
// \ULA|Mux0~12_combout  = (\ULA|Mux24~0_combout  & (\COntroladora_ULA|alu_ctr[1]~31_combout  & (\ULA|tmp[31]~62_combout  & !\COntroladora_ULA|alu_ctr[3]~26_combout )))

	.dataa(\ULA|Mux24~0_combout ),
	.datab(\COntroladora_ULA|alu_ctr[1]~31_combout ),
	.datac(\ULA|tmp[31]~62_combout ),
	.datad(\COntroladora_ULA|alu_ctr[3]~26_combout ),
	.cin(gnd),
	.combout(\ULA|Mux0~12_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux0~12 .lut_mask = 16'h0080;
defparam \ULA|Mux0~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Add1~56 (
// Equation(s):
// \ULA|Add1~56_combout  = ((\MUX_B_extsgn_ALU|m_out[28]~44_combout  $ (\MUX_A_ALU|m_out[28]~28_combout  $ (!\ULA|Add1~55 )))) # (GND)
// \ULA|Add1~57  = CARRY((\MUX_B_extsgn_ALU|m_out[28]~44_combout  & ((\MUX_A_ALU|m_out[28]~28_combout ) # (!\ULA|Add1~55 ))) # (!\MUX_B_extsgn_ALU|m_out[28]~44_combout  & (\MUX_A_ALU|m_out[28]~28_combout  & !\ULA|Add1~55 )))

	.dataa(\MUX_B_extsgn_ALU|m_out[28]~44_combout ),
	.datab(\MUX_A_ALU|m_out[28]~28_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ULA|Add1~55 ),
	.combout(\ULA|Add1~56_combout ),
	.cout(\ULA|Add1~57 ));
// synopsys translate_off
defparam \ULA|Add1~56 .lut_mask = 16'h698E;
defparam \ULA|Add1~56 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Add1~58 (
// Equation(s):
// \ULA|Add1~58_combout  = (\MUX_B_extsgn_ALU|m_out[29]~45_combout  & ((\MUX_A_ALU|m_out[29]~29_combout  & (\ULA|Add1~57  & VCC)) # (!\MUX_A_ALU|m_out[29]~29_combout  & (!\ULA|Add1~57 )))) # (!\MUX_B_extsgn_ALU|m_out[29]~45_combout  & 
// ((\MUX_A_ALU|m_out[29]~29_combout  & (!\ULA|Add1~57 )) # (!\MUX_A_ALU|m_out[29]~29_combout  & ((\ULA|Add1~57 ) # (GND)))))
// \ULA|Add1~59  = CARRY((\MUX_B_extsgn_ALU|m_out[29]~45_combout  & (!\MUX_A_ALU|m_out[29]~29_combout  & !\ULA|Add1~57 )) # (!\MUX_B_extsgn_ALU|m_out[29]~45_combout  & ((!\ULA|Add1~57 ) # (!\MUX_A_ALU|m_out[29]~29_combout ))))

	.dataa(\MUX_B_extsgn_ALU|m_out[29]~45_combout ),
	.datab(\MUX_A_ALU|m_out[29]~29_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ULA|Add1~57 ),
	.combout(\ULA|Add1~58_combout ),
	.cout(\ULA|Add1~59 ));
// synopsys translate_off
defparam \ULA|Add1~58 .lut_mask = 16'h9617;
defparam \ULA|Add1~58 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Add1~62 (
// Equation(s):
// \ULA|Add1~62_combout  = \MUX_B_extsgn_ALU|m_out[31]~47_combout  $ (\MUX_A_ALU|m_out[31]~31_combout  $ (\ULA|Add1~61 ))

	.dataa(\MUX_B_extsgn_ALU|m_out[31]~47_combout ),
	.datab(\MUX_A_ALU|m_out[31]~31_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ULA|Add1~61 ),
	.combout(\ULA|Add1~62_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add1~62 .lut_mask = 16'h9696;
defparam \ULA|Add1~62 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux0~13 (
// Equation(s):
// \ULA|Mux0~13_combout  = (\ULA|Mux0~1_combout  & (\COntroladora_ULA|alu_ctr[1]~31_combout  & (\ULA|Add1~62_combout  & !\COntroladora_ULA|alu_ctr[0]~27_combout )))

	.dataa(\ULA|Mux0~1_combout ),
	.datab(\COntroladora_ULA|alu_ctr[1]~31_combout ),
	.datac(\ULA|Add1~62_combout ),
	.datad(\COntroladora_ULA|alu_ctr[0]~27_combout ),
	.cin(gnd),
	.combout(\ULA|Mux0~13_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux0~13 .lut_mask = 16'h0080;
defparam \ULA|Mux0~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux0~14 (
// Equation(s):
// \ULA|Mux0~14_combout  = (\ULA|Mux0~0_combout ) # ((\ULA|Mux0~11_combout ) # ((\ULA|Mux0~12_combout ) # (\ULA|Mux0~13_combout )))

	.dataa(\ULA|Mux0~0_combout ),
	.datab(\ULA|Mux0~11_combout ),
	.datac(\ULA|Mux0~12_combout ),
	.datad(\ULA|Mux0~13_combout ),
	.cin(gnd),
	.combout(\ULA|Mux0~14_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux0~14 .lut_mask = 16'hFFFE;
defparam \ULA|Mux0~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \SaidaAlu|sr_out[31] (
	.clk(\clk~combout ),
	.datain(\ULA|Mux0~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SaidaAlu|sr_out [31]));

cycloneii_lcell_comb \MUX2_RI_BR|m_out[31]~31 (
// Equation(s):
// \MUX2_RI_BR|m_out[31]~31_combout  = (\Controladora|pstate.ldreg_st~regout  & (\REG_DATA_MEM|sr_out [31])) # (!\Controladora|pstate.ldreg_st~regout  & ((\SaidaAlu|sr_out [31])))

	.dataa(\REG_DATA_MEM|sr_out [31]),
	.datab(\SaidaAlu|sr_out [31]),
	.datac(vcc),
	.datad(\Controladora|pstate.ldreg_st~regout ),
	.cin(gnd),
	.combout(\MUX2_RI_BR|m_out[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \MUX2_RI_BR|m_out[31]~31 .lut_mask = 16'hAACC;
defparam \MUX2_RI_BR|m_out[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a31 (
	.portawe(\Controladora|WideOr2~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(!\Controladora|pstate.fetch_st~_wirecell_combout ),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MUX2_RI_BR|m_out[31]~31_combout }),
	.portaaddr({\MUX1_RI_BR|m_out[4]~4_combout ,\MUX1_RI_BR|m_out[3]~3_combout ,\MUX1_RI_BR|m_out[2]~2_combout ,\MUX1_RI_BR|m_out[1]~1_combout ,\MUX1_RI_BR|m_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Memoria|altsyncram_component|auto_generated|q_a [20],\Memoria|altsyncram_component|auto_generated|q_a [19],\Memoria|altsyncram_component|auto_generated|q_a [18],\Memoria|altsyncram_component|auto_generated|q_a [17],\Memoria|altsyncram_component|auto_generated|q_a [16]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a31_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a31 .logical_ram_name = "breg:Banco_de_Registradores|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ALTSYNCRAM";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a31 .port_a_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a31 .port_a_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a31 .port_a_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a31 .port_a_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a31 .port_a_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a31 .port_b_address_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a31 .port_b_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a31 .port_b_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a31 .port_b_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a31 .port_b_first_bit_number = 31;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a31 .port_b_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a31 .port_b_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a31 .port_b_read_enable_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a31 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a31 .ram_block_type = "M4K";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a31 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \REG_B|sr_out[31]~31 (
// Equation(s):
// \REG_B|sr_out[31]~31_combout  = (\Banco_de_Registradores|breg32~38_regout  & ((\Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a31~portbdataout ))) # (!\Banco_de_Registradores|breg32~38_regout  & (\Banco_de_Registradores|breg32~70_regout ))

	.dataa(\Banco_de_Registradores|breg32~70_regout ),
	.datab(\Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a31~portbdataout ),
	.datac(vcc),
	.datad(\Banco_de_Registradores|breg32~38_regout ),
	.cin(gnd),
	.combout(\REG_B|sr_out[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \REG_B|sr_out[31]~31 .lut_mask = 16'hCCAA;
defparam \REG_B|sr_out[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \Banco_de_Registradores|breg32_rtl_0_bypass[42] (
	.clk(\clk~combout ),
	.datain(\MUX2_RI_BR|m_out[31]~31_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Banco_de_Registradores|breg32_rtl_0_bypass [42]));

cycloneii_lcell_ff \REG_B|sr_out[31] (
	.clk(\clk~combout ),
	.datain(\REG_B|sr_out[31]~31_combout ),
	.sdata(\Banco_de_Registradores|breg32_rtl_0_bypass [42]),
	.aclr(gnd),
	.sclr(\Banco_de_Registradores|Equal1~1_combout ),
	.sload(\Banco_de_Registradores|breg32~111_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_B|sr_out [31]));

cycloneii_ram_block \Memoria|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(\Controladora|pstate.writemem_st~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\REG_B|sr_out [31]}),
	.portaaddr({\MUX_PC_MEM|m_out[9]~9_combout ,\MUX_PC_MEM|m_out[8]~8_combout ,\MUX_PC_MEM|m_out[7]~7_combout ,\MUX_PC_MEM|m_out[6]~6_combout ,\MUX_PC_MEM|m_out[5]~5_combout ,\MUX_PC_MEM|m_out[4]~4_combout ,\MUX_PC_MEM|m_out[3]~3_combout ,\MUX_PC_MEM|m_out[2]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Memoria|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a31 .init_file = "mem3.mif";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "mips_mem:Memoria|altsyncram:altsyncram_component|altsyncram_dmc1:auto_generated|ALTSYNCRAM";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "single_port";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 8;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_in_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 255;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 256;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a31 .port_a_write_enable_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 8;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M4K";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a31 .safe_write = "err_on_2clk";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = 256'h000000000000000000000000000000000000000000000000000000000000F9C0;
// synopsys translate_on

cycloneii_lcell_ff \RI|sr_out[31] (
	.clk(\clk~combout ),
	.datain(\Memoria|altsyncram_component|auto_generated|q_a [31]),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Controladora|pstate.fetch_st~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RI|sr_out [31]));

cycloneii_lcell_comb \Controladora|nstate.branch_ex_st~2 (
// Equation(s):
// \Controladora|nstate.branch_ex_st~2_combout  = (\Controladora|pstate.decode_st~regout  & (!\RI|sr_out [30] & !\RI|sr_out [31]))

	.dataa(\Controladora|pstate.decode_st~regout ),
	.datab(vcc),
	.datac(\RI|sr_out [30]),
	.datad(\RI|sr_out [31]),
	.cin(gnd),
	.combout(\Controladora|nstate.branch_ex_st~2_combout ),
	.cout());
// synopsys translate_off
defparam \Controladora|nstate.branch_ex_st~2 .lut_mask = 16'h000A;
defparam \Controladora|nstate.branch_ex_st~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Controladora|nstate.jump_ex_st~1 (
// Equation(s):
// \Controladora|nstate.jump_ex_st~1_combout  = (\Controladora|nstate.jump_ex_st~0_combout  & (\Controladora|nstate.branch_ex_st~2_combout  & (!\RI|sr_out [26] & !\RI|sr_out [29])))

	.dataa(\Controladora|nstate.jump_ex_st~0_combout ),
	.datab(\Controladora|nstate.branch_ex_st~2_combout ),
	.datac(\RI|sr_out [26]),
	.datad(\RI|sr_out [29]),
	.cin(gnd),
	.combout(\Controladora|nstate.jump_ex_st~1_combout ),
	.cout());
// synopsys translate_off
defparam \Controladora|nstate.jump_ex_st~1 .lut_mask = 16'h0008;
defparam \Controladora|nstate.jump_ex_st~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \Controladora|pstate.jump_ex_st (
	.clk(\clk~combout ),
	.datain(\Controladora|nstate.jump_ex_st~1_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Controladora|pstate.jump_ex_st~regout ));

cycloneii_lcell_comb \MUX_de_4_Entradas|m_out[5]~9 (
// Equation(s):
// \MUX_de_4_Entradas|m_out[5]~9_combout  = (\MUX_de_4_Entradas|m_out[5]~8_combout ) # ((\SaidaAlu|sr_out [5] & (\Controladora|pstate.branch_ex_st~regout  & !\Controladora|pstate.jump_ex_st~regout )))

	.dataa(\MUX_de_4_Entradas|m_out[5]~8_combout ),
	.datab(\SaidaAlu|sr_out [5]),
	.datac(\Controladora|pstate.branch_ex_st~regout ),
	.datad(\Controladora|pstate.jump_ex_st~regout ),
	.cin(gnd),
	.combout(\MUX_de_4_Entradas|m_out[5]~9_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_de_4_Entradas|m_out[5]~9 .lut_mask = 16'hAAEA;
defparam \MUX_de_4_Entradas|m_out[5]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \PC|sr_out[5] (
	.clk(\clk~combout ),
	.datain(\MUX_de_4_Entradas|m_out[5]~9_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EnablePC~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|sr_out [5]));

cycloneii_lcell_comb \MUX_B_extsgn_ALU|m_out[5]~10 (
// Equation(s):
// \MUX_B_extsgn_ALU|m_out[5]~10_combout  = (\MUX_B_extsgn_ALU|m_out[5]~9_combout ) # ((\Controladora|WideNor0~0_combout  & (\REG_B|sr_out [5] & !\Controladora|s_aluBin [0])))

	.dataa(\MUX_B_extsgn_ALU|m_out[5]~9_combout ),
	.datab(\Controladora|WideNor0~0_combout ),
	.datac(\REG_B|sr_out [5]),
	.datad(\Controladora|s_aluBin [0]),
	.cin(gnd),
	.combout(\MUX_B_extsgn_ALU|m_out[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_B_extsgn_ALU|m_out[5]~10 .lut_mask = 16'hAAEA;
defparam \MUX_B_extsgn_ALU|m_out[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|a32~79 (
// Equation(s):
// \ULA|a32~79_combout  = \MUX_B_extsgn_ALU|m_out[5]~10_combout  $ (((\Controladora|WideOr1~0_combout  & (\REG_A|sr_out [5])) # (!\Controladora|WideOr1~0_combout  & ((\PC|sr_out [5])))))

	.dataa(\REG_A|sr_out [5]),
	.datab(\PC|sr_out [5]),
	.datac(\Controladora|WideOr1~0_combout ),
	.datad(\MUX_B_extsgn_ALU|m_out[5]~10_combout ),
	.cin(gnd),
	.combout(\ULA|a32~79_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|a32~79 .lut_mask = 16'h53AC;
defparam \ULA|a32~79 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux26~4 (
// Equation(s):
// \ULA|Mux26~4_combout  = (\COntroladora_ULA|alu_ctr[1]~31_combout  & (\ULA|tmp[5]~10_combout  & !\COntroladora_ULA|alu_ctr[0]~27_combout ))

	.dataa(\COntroladora_ULA|alu_ctr[1]~31_combout ),
	.datab(\ULA|tmp[5]~10_combout ),
	.datac(vcc),
	.datad(\COntroladora_ULA|alu_ctr[0]~27_combout ),
	.cin(gnd),
	.combout(\ULA|Mux26~4_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux26~4 .lut_mask = 16'h0088;
defparam \ULA|Mux26~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux26~5 (
// Equation(s):
// \ULA|Mux26~5_combout  = (\ULA|Mux24~4_combout  & (((\ULA|Mux24~5_combout )))) # (!\ULA|Mux24~4_combout  & ((\ULA|Mux24~5_combout  & ((\ULA|Mux26~4_combout ))) # (!\ULA|Mux24~5_combout  & (\ULA|Mux26~3_combout ))))

	.dataa(\ULA|Mux26~3_combout ),
	.datab(\ULA|Mux26~4_combout ),
	.datac(\ULA|Mux24~4_combout ),
	.datad(\ULA|Mux24~5_combout ),
	.cin(gnd),
	.combout(\ULA|Mux26~5_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux26~5 .lut_mask = 16'hFC0A;
defparam \ULA|Mux26~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux26~6 (
// Equation(s):
// \ULA|Mux26~6_combout  = (\ULA|Mux24~2_combout  & ((\ULA|Mux26~5_combout  & ((\ULA|a32~79_combout ))) # (!\ULA|Mux26~5_combout  & (\ULA|ShiftLeft0~58_combout )))) # (!\ULA|Mux24~2_combout  & (((\ULA|Mux26~5_combout ))))

	.dataa(\ULA|ShiftLeft0~58_combout ),
	.datab(\ULA|a32~79_combout ),
	.datac(\ULA|Mux24~2_combout ),
	.datad(\ULA|Mux26~5_combout ),
	.cin(gnd),
	.combout(\ULA|Mux26~6_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux26~6 .lut_mask = 16'hCFA0;
defparam \ULA|Mux26~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|a32~80 (
// Equation(s):
// \ULA|a32~80_combout  = (\MUX_B_extsgn_ALU|m_out[5]~10_combout ) # ((\Controladora|WideOr1~0_combout  & (\REG_A|sr_out [5])) # (!\Controladora|WideOr1~0_combout  & ((\PC|sr_out [5]))))

	.dataa(\REG_A|sr_out [5]),
	.datab(\PC|sr_out [5]),
	.datac(\Controladora|WideOr1~0_combout ),
	.datad(\MUX_B_extsgn_ALU|m_out[5]~10_combout ),
	.cin(gnd),
	.combout(\ULA|a32~80_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|a32~80 .lut_mask = 16'hFFAC;
defparam \ULA|a32~80 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux26~7 (
// Equation(s):
// \ULA|Mux26~7_combout  = (\ULA|Mux24~1_combout  & ((\ULA|Mux26~6_combout ) # ((\ULA|Mux24~6_combout  & !\ULA|a32~80_combout )))) # (!\ULA|Mux24~1_combout  & (((\ULA|Mux24~6_combout  & !\ULA|a32~80_combout ))))

	.dataa(\ULA|Mux24~1_combout ),
	.datab(\ULA|Mux26~6_combout ),
	.datac(\ULA|Mux24~6_combout ),
	.datad(\ULA|a32~80_combout ),
	.cin(gnd),
	.combout(\ULA|Mux26~7_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux26~7 .lut_mask = 16'h88F8;
defparam \ULA|Mux26~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \SaidaAlu|sr_out[5] (
	.clk(\clk~combout ),
	.datain(\ULA|Mux26~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SaidaAlu|sr_out [5]));

cycloneii_lcell_comb \MUX2_RI_BR|m_out[5]~5 (
// Equation(s):
// \MUX2_RI_BR|m_out[5]~5_combout  = (\Controladora|pstate.ldreg_st~regout  & (\REG_DATA_MEM|sr_out [5])) # (!\Controladora|pstate.ldreg_st~regout  & ((\SaidaAlu|sr_out [5])))

	.dataa(\REG_DATA_MEM|sr_out [5]),
	.datab(\SaidaAlu|sr_out [5]),
	.datac(vcc),
	.datad(\Controladora|pstate.ldreg_st~regout ),
	.cin(gnd),
	.combout(\MUX2_RI_BR|m_out[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \MUX2_RI_BR|m_out[5]~5 .lut_mask = 16'hAACC;
defparam \MUX2_RI_BR|m_out[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a5 (
	.portawe(\Controladora|WideOr2~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(!\Controladora|pstate.fetch_st~_wirecell_combout ),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MUX2_RI_BR|m_out[5]~5_combout }),
	.portaaddr({\MUX1_RI_BR|m_out[4]~4_combout ,\MUX1_RI_BR|m_out[3]~3_combout ,\MUX1_RI_BR|m_out[2]~2_combout ,\MUX1_RI_BR|m_out[1]~1_combout ,\MUX1_RI_BR|m_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Memoria|altsyncram_component|auto_generated|q_a [20],\Memoria|altsyncram_component|auto_generated|q_a [19],\Memoria|altsyncram_component|auto_generated|q_a [18],\Memoria|altsyncram_component|auto_generated|q_a [17],\Memoria|altsyncram_component|auto_generated|q_a [16]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a5 .logical_ram_name = "breg:Banco_de_Registradores|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ALTSYNCRAM";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a5 .port_a_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a5 .port_a_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a5 .port_a_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a5 .port_a_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a5 .port_a_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a5 .port_b_address_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a5 .port_b_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a5 .port_b_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a5 .port_b_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a5 .port_b_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a5 .port_b_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a5 .port_b_read_enable_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a5 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a5 .ram_block_type = "M4K";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a5 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \REG_B|sr_out[5]~5 (
// Equation(s):
// \REG_B|sr_out[5]~5_combout  = (\Banco_de_Registradores|breg32~38_regout  & ((\Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a5~portbdataout ))) # (!\Banco_de_Registradores|breg32~38_regout  & (\Banco_de_Registradores|breg32~44_regout ))

	.dataa(\Banco_de_Registradores|breg32~44_regout ),
	.datab(\Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a5~portbdataout ),
	.datac(vcc),
	.datad(\Banco_de_Registradores|breg32~38_regout ),
	.cin(gnd),
	.combout(\REG_B|sr_out[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_B|sr_out[5]~5 .lut_mask = 16'hCCAA;
defparam \REG_B|sr_out[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \Banco_de_Registradores|breg32_rtl_0_bypass[16] (
	.clk(\clk~combout ),
	.datain(\MUX2_RI_BR|m_out[5]~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Banco_de_Registradores|breg32_rtl_0_bypass [16]));

cycloneii_lcell_ff \REG_B|sr_out[5] (
	.clk(\clk~combout ),
	.datain(\REG_B|sr_out[5]~5_combout ),
	.sdata(\Banco_de_Registradores|breg32_rtl_0_bypass [16]),
	.aclr(gnd),
	.sclr(\Banco_de_Registradores|Equal1~1_combout ),
	.sload(\Banco_de_Registradores|breg32~111_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_B|sr_out [5]));

cycloneii_ram_block \Memoria|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\Controladora|pstate.writemem_st~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\REG_B|sr_out [5]}),
	.portaaddr({\MUX_PC_MEM|m_out[9]~9_combout ,\MUX_PC_MEM|m_out[8]~8_combout ,\MUX_PC_MEM|m_out[7]~7_combout ,\MUX_PC_MEM|m_out[6]~6_combout ,\MUX_PC_MEM|m_out[5]~5_combout ,\MUX_PC_MEM|m_out[4]~4_combout ,\MUX_PC_MEM|m_out[3]~3_combout ,\MUX_PC_MEM|m_out[2]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Memoria|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a5 .init_file = "mem3.mif";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "mips_mem:Memoria|altsyncram:altsyncram_component|altsyncram_dmc1:auto_generated|ALTSYNCRAM";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 8;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_in_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 255;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 256;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 8;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M4K";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a5 .safe_write = "err_on_2clk";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000000000002E80416;
// synopsys translate_on

cycloneii_lcell_ff \RI|sr_out[5] (
	.clk(\clk~combout ),
	.datain(\Memoria|altsyncram_component|auto_generated|q_a [5]),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Controladora|pstate.fetch_st~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RI|sr_out [5]));

cycloneii_lcell_comb \COntroladora_ULA|alu_ctr~6 (
// Equation(s):
// \COntroladora_ULA|alu_ctr~6_combout  = (\Controladora|pstate.rtype_ex_st~regout  & (!\RI|sr_out [2] & (!\RI|sr_out [3] & !\RI|sr_out [4])))

	.dataa(\Controladora|pstate.rtype_ex_st~regout ),
	.datab(\RI|sr_out [2]),
	.datac(\RI|sr_out [3]),
	.datad(\RI|sr_out [4]),
	.cin(gnd),
	.combout(\COntroladora_ULA|alu_ctr~6_combout ),
	.cout());
// synopsys translate_off
defparam \COntroladora_ULA|alu_ctr~6 .lut_mask = 16'h0002;
defparam \COntroladora_ULA|alu_ctr~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \COntroladora_ULA|alu_ctr~11 (
// Equation(s):
// \COntroladora_ULA|alu_ctr~11_combout  = (\RI|sr_out [1] & (\RI|sr_out [5] & (\COntroladora_ULA|alu_ctr~6_combout  & !\RI|sr_out [0])))

	.dataa(\RI|sr_out [1]),
	.datab(\RI|sr_out [5]),
	.datac(\COntroladora_ULA|alu_ctr~6_combout ),
	.datad(\RI|sr_out [0]),
	.cin(gnd),
	.combout(\COntroladora_ULA|alu_ctr~11_combout ),
	.cout());
// synopsys translate_off
defparam \COntroladora_ULA|alu_ctr~11 .lut_mask = 16'h0080;
defparam \COntroladora_ULA|alu_ctr~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \COntroladora_ULA|alu_ctr~12 (
// Equation(s):
// \COntroladora_ULA|alu_ctr~12_combout  = (\RI|sr_out [5] & (\COntroladora_ULA|alu_ctr~6_combout  & (!\RI|sr_out [0] & !\RI|sr_out [1])))

	.dataa(\RI|sr_out [5]),
	.datab(\COntroladora_ULA|alu_ctr~6_combout ),
	.datac(\RI|sr_out [0]),
	.datad(\RI|sr_out [1]),
	.cin(gnd),
	.combout(\COntroladora_ULA|alu_ctr~12_combout ),
	.cout());
// synopsys translate_off
defparam \COntroladora_ULA|alu_ctr~12 .lut_mask = 16'h0008;
defparam \COntroladora_ULA|alu_ctr~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \COntroladora_ULA|alu_ctr[3]~13 (
// Equation(s):
// \COntroladora_ULA|alu_ctr[3]~13_combout  = (!\COntroladora_ULA|alu_ctr~11_combout  & (!\COntroladora_ULA|Equal6~0_combout  & !\COntroladora_ULA|alu_ctr~12_combout ))

	.dataa(vcc),
	.datab(\COntroladora_ULA|alu_ctr~11_combout ),
	.datac(\COntroladora_ULA|Equal6~0_combout ),
	.datad(\COntroladora_ULA|alu_ctr~12_combout ),
	.cin(gnd),
	.combout(\COntroladora_ULA|alu_ctr[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \COntroladora_ULA|alu_ctr[3]~13 .lut_mask = 16'h0003;
defparam \COntroladora_ULA|alu_ctr[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \COntroladora_ULA|alu_ctr[0]~27 (
// Equation(s):
// \COntroladora_ULA|alu_ctr[0]~27_combout  = (\COntroladora_ULA|alu_ctr[0]~10_combout ) # ((\COntroladora_ULA|alu_ctr[3]~13_combout  & (\COntroladora_ULA|alu_ctr[0]~15_combout  & \COntroladora_ULA|alu_ctr[0]~17_combout )))

	.dataa(\COntroladora_ULA|alu_ctr[0]~10_combout ),
	.datab(\COntroladora_ULA|alu_ctr[3]~13_combout ),
	.datac(\COntroladora_ULA|alu_ctr[0]~15_combout ),
	.datad(\COntroladora_ULA|alu_ctr[0]~17_combout ),
	.cin(gnd),
	.combout(\COntroladora_ULA|alu_ctr[0]~27_combout ),
	.cout());
// synopsys translate_off
defparam \COntroladora_ULA|alu_ctr[0]~27 .lut_mask = 16'hEAAA;
defparam \COntroladora_ULA|alu_ctr[0]~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux29~11 (
// Equation(s):
// \ULA|Mux29~11_combout  = (\COntroladora_ULA|alu_ctr[2]~24_combout  & (!\COntroladora_ULA|alu_ctr[0]~27_combout  & (\COntroladora_ULA|alu_ctr[3]~26_combout  $ (\COntroladora_ULA|alu_ctr[1]~31_combout ))))

	.dataa(\COntroladora_ULA|alu_ctr[2]~24_combout ),
	.datab(\COntroladora_ULA|alu_ctr[3]~26_combout ),
	.datac(\COntroladora_ULA|alu_ctr[1]~31_combout ),
	.datad(\COntroladora_ULA|alu_ctr[0]~27_combout ),
	.cin(gnd),
	.combout(\ULA|Mux29~11_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux29~11 .lut_mask = 16'h0028;
defparam \ULA|Mux29~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux3~0 (
// Equation(s):
// \ULA|Mux3~0_combout  = (\RI|sr_out [9]) # ((\RI|sr_out [7] & !\RI|sr_out [8]))

	.dataa(\RI|sr_out [9]),
	.datab(\RI|sr_out [7]),
	.datac(vcc),
	.datad(\RI|sr_out [8]),
	.cin(gnd),
	.combout(\ULA|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux3~0 .lut_mask = 16'hAAEE;
defparam \ULA|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~76 (
// Equation(s):
// \ULA|ShiftLeft0~76_combout  = (\RI|sr_out [7] & (\MUX_A_ALU|m_out[22]~22_combout )) # (!\RI|sr_out [7] & ((\MUX_A_ALU|m_out[24]~24_combout )))

	.dataa(\MUX_A_ALU|m_out[22]~22_combout ),
	.datab(\MUX_A_ALU|m_out[24]~24_combout ),
	.datac(vcc),
	.datad(\RI|sr_out [7]),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~76_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~76 .lut_mask = 16'hAACC;
defparam \ULA|ShiftLeft0~76 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~97 (
// Equation(s):
// \ULA|ShiftLeft0~97_combout  = (\ULA|ShiftLeft0~96_combout ) # ((\ULA|ShiftLeft0~76_combout  & !\RI|sr_out [6]))

	.dataa(\ULA|ShiftLeft0~96_combout ),
	.datab(\ULA|ShiftLeft0~76_combout ),
	.datac(vcc),
	.datad(\RI|sr_out [6]),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~97_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~97 .lut_mask = 16'hAAEE;
defparam \ULA|ShiftLeft0~97 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~121 (
// Equation(s):
// \ULA|ShiftLeft0~121_combout  = (\RI|sr_out [6] & (\MUX_A_ALU|m_out[27]~27_combout )) # (!\RI|sr_out [6] & ((\MUX_A_ALU|m_out[28]~28_combout )))

	.dataa(\MUX_A_ALU|m_out[27]~27_combout ),
	.datab(\MUX_A_ALU|m_out[28]~28_combout ),
	.datac(vcc),
	.datad(\RI|sr_out [6]),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~121_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~121 .lut_mask = 16'hAACC;
defparam \ULA|ShiftLeft0~121 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux3~2 (
// Equation(s):
// \ULA|Mux3~2_combout  = (\ULA|Mux3~0_combout  & (((!\ULA|ShiftRight0~9_combout )))) # (!\ULA|Mux3~0_combout  & ((\ULA|ShiftRight0~9_combout  & ((\ULA|ShiftLeft0~121_combout ))) # (!\ULA|ShiftRight0~9_combout  & (\ULA|ShiftLeft0~97_combout ))))

	.dataa(\ULA|Mux3~0_combout ),
	.datab(\ULA|ShiftLeft0~97_combout ),
	.datac(\ULA|ShiftRight0~9_combout ),
	.datad(\ULA|ShiftLeft0~121_combout ),
	.cin(gnd),
	.combout(\ULA|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux3~2 .lut_mask = 16'h5E0E;
defparam \ULA|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~94 (
// Equation(s):
// \ULA|ShiftLeft0~94_combout  = (\RI|sr_out [7] & ((\RI|sr_out [6] & (\MUX_A_ALU|m_out[17]~17_combout )) # (!\RI|sr_out [6] & ((\MUX_A_ALU|m_out[18]~18_combout )))))

	.dataa(\RI|sr_out [7]),
	.datab(\MUX_A_ALU|m_out[17]~17_combout ),
	.datac(\MUX_A_ALU|m_out[18]~18_combout ),
	.datad(\RI|sr_out [6]),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~94_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~94 .lut_mask = 16'h88A0;
defparam \ULA|ShiftLeft0~94 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~95 (
// Equation(s):
// \ULA|ShiftLeft0~95_combout  = (\ULA|ShiftLeft0~68_combout ) # ((\ULA|ShiftLeft0~94_combout ) # ((\MUX_A_ALU|m_out[19]~19_combout  & \ULA|ShiftLeft0~27_combout )))

	.dataa(\ULA|ShiftLeft0~68_combout ),
	.datab(\ULA|ShiftLeft0~94_combout ),
	.datac(\MUX_A_ALU|m_out[19]~19_combout ),
	.datad(\ULA|ShiftLeft0~27_combout ),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~95_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~95 .lut_mask = 16'hFEEE;
defparam \ULA|ShiftLeft0~95 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~125 (
// Equation(s):
// \ULA|ShiftLeft0~125_combout  = (\RI|sr_out [8] & (\ULA|ShiftLeft0~92_combout )) # (!\RI|sr_out [8] & ((\ULA|ShiftLeft0~95_combout )))

	.dataa(\ULA|ShiftLeft0~92_combout ),
	.datab(\ULA|ShiftLeft0~95_combout ),
	.datac(vcc),
	.datad(\RI|sr_out [8]),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~125_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~125 .lut_mask = 16'hAACC;
defparam \ULA|ShiftLeft0~125 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux3~3 (
// Equation(s):
// \ULA|Mux3~3_combout  = (\ULA|Mux3~0_combout  & ((\ULA|Mux3~2_combout  & ((\ULA|ShiftLeft0~125_combout ))) # (!\ULA|Mux3~2_combout  & (\ULA|ShiftLeft0~110_combout )))) # (!\ULA|Mux3~0_combout  & (((\ULA|Mux3~2_combout ))))

	.dataa(\ULA|ShiftLeft0~110_combout ),
	.datab(\ULA|Mux3~0_combout ),
	.datac(\ULA|Mux3~2_combout ),
	.datad(\ULA|ShiftLeft0~125_combout ),
	.cin(gnd),
	.combout(\ULA|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux3~3 .lut_mask = 16'hF838;
defparam \ULA|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux3~4 (
// Equation(s):
// \ULA|Mux3~4_combout  = (\COntroladora_ULA|alu_ctr[0]~27_combout ) # ((\COntroladora_ULA|alu_ctr[1]~31_combout ) # (!\COntroladora_ULA|alu_ctr[3]~26_combout ))

	.dataa(\COntroladora_ULA|alu_ctr[0]~27_combout ),
	.datab(\COntroladora_ULA|alu_ctr[1]~31_combout ),
	.datac(vcc),
	.datad(\COntroladora_ULA|alu_ctr[3]~26_combout ),
	.cin(gnd),
	.combout(\ULA|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux3~4 .lut_mask = 16'hEEFF;
defparam \ULA|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux3~5 (
// Equation(s):
// \ULA|Mux3~5_combout  = (\COntroladora_ULA|alu_ctr[0]~27_combout  & (!\COntroladora_ULA|alu_ctr[1]~31_combout  & ((\MUX_B_extsgn_ALU|m_out[28]~44_combout ) # (\MUX_A_ALU|m_out[28]~28_combout )))) # (!\COntroladora_ULA|alu_ctr[0]~27_combout  & 
// ((\COntroladora_ULA|alu_ctr[1]~31_combout ) # ((\MUX_B_extsgn_ALU|m_out[28]~44_combout  & \MUX_A_ALU|m_out[28]~28_combout ))))

	.dataa(\MUX_B_extsgn_ALU|m_out[28]~44_combout ),
	.datab(\MUX_A_ALU|m_out[28]~28_combout ),
	.datac(\COntroladora_ULA|alu_ctr[0]~27_combout ),
	.datad(\COntroladora_ULA|alu_ctr[1]~31_combout ),
	.cin(gnd),
	.combout(\ULA|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux3~5 .lut_mask = 16'h0FE8;
defparam \ULA|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux3~6 (
// Equation(s):
// \ULA|Mux3~6_combout  = (\ULA|Mux13~2_combout  & ((\ULA|Mux3~5_combout  & ((\ULA|Add1~56_combout ))) # (!\ULA|Mux3~5_combout  & (\ULA|ShiftRight0~108_combout )))) # (!\ULA|Mux13~2_combout  & (((\ULA|Mux3~5_combout ))))

	.dataa(\ULA|ShiftRight0~108_combout ),
	.datab(\ULA|Add1~56_combout ),
	.datac(\ULA|Mux13~2_combout ),
	.datad(\ULA|Mux3~5_combout ),
	.cin(gnd),
	.combout(\ULA|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux3~6 .lut_mask = 16'hCFA0;
defparam \ULA|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux3~7 (
// Equation(s):
// \ULA|Mux3~7_combout  = ((\COntroladora_ULA|alu_ctr[0]~27_combout  & !\COntroladora_ULA|alu_ctr[1]~31_combout )) # (!\COntroladora_ULA|alu_ctr[3]~26_combout )

	.dataa(\COntroladora_ULA|alu_ctr[0]~27_combout ),
	.datab(vcc),
	.datac(\COntroladora_ULA|alu_ctr[1]~31_combout ),
	.datad(\COntroladora_ULA|alu_ctr[3]~26_combout ),
	.cin(gnd),
	.combout(\ULA|Mux3~7_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux3~7 .lut_mask = 16'h0AFF;
defparam \ULA|Mux3~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux3~8 (
// Equation(s):
// \ULA|Mux3~8_combout  = (\COntroladora_ULA|alu_ctr[3]~26_combout  & ((\RI|sr_out [10]) # ((\COntroladora_ULA|alu_ctr[0]~27_combout ) # (\COntroladora_ULA|alu_ctr[1]~31_combout ))))

	.dataa(\COntroladora_ULA|alu_ctr[3]~26_combout ),
	.datab(\RI|sr_out [10]),
	.datac(\COntroladora_ULA|alu_ctr[0]~27_combout ),
	.datad(\COntroladora_ULA|alu_ctr[1]~31_combout ),
	.cin(gnd),
	.combout(\ULA|Mux3~8_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux3~8 .lut_mask = 16'hAAA8;
defparam \ULA|Mux3~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux3~9 (
// Equation(s):
// \ULA|Mux3~9_combout  = (\ULA|Mux3~7_combout  & ((\ULA|Mux3~8_combout  & (\ULA|a32~92_combout )) # (!\ULA|Mux3~8_combout  & ((\ULA|Mux3~6_combout ))))) # (!\ULA|Mux3~7_combout  & (((!\ULA|Mux3~8_combout ))))

	.dataa(\ULA|a32~92_combout ),
	.datab(\ULA|Mux3~6_combout ),
	.datac(\ULA|Mux3~7_combout ),
	.datad(\ULA|Mux3~8_combout ),
	.cin(gnd),
	.combout(\ULA|Mux3~9_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux3~9 .lut_mask = 16'hA0CF;
defparam \ULA|Mux3~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux3~10 (
// Equation(s):
// \ULA|Mux3~10_combout  = (\ULA|Mux3~4_combout  & (((\ULA|Mux3~9_combout )))) # (!\ULA|Mux3~4_combout  & ((\ULA|Mux3~9_combout  & ((\ULA|Mux3~3_combout ))) # (!\ULA|Mux3~9_combout  & (\ULA|ShiftLeft0~129_combout ))))

	.dataa(\ULA|ShiftLeft0~129_combout ),
	.datab(\ULA|Mux3~3_combout ),
	.datac(\ULA|Mux3~4_combout ),
	.datad(\ULA|Mux3~9_combout ),
	.cin(gnd),
	.combout(\ULA|Mux3~10_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux3~10 .lut_mask = 16'hFC0A;
defparam \ULA|Mux3~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux3~11 (
// Equation(s):
// \ULA|Mux3~11_combout  = (\ULA|Mux3~1_combout  & ((\ULA|Mux29~11_combout ) # ((\ULA|Mux3~10_combout  & !\COntroladora_ULA|alu_ctr[2]~24_combout )))) # (!\ULA|Mux3~1_combout  & (((\ULA|Mux3~10_combout  & !\COntroladora_ULA|alu_ctr[2]~24_combout ))))

	.dataa(\ULA|Mux3~1_combout ),
	.datab(\ULA|Mux29~11_combout ),
	.datac(\ULA|Mux3~10_combout ),
	.datad(\COntroladora_ULA|alu_ctr[2]~24_combout ),
	.cin(gnd),
	.combout(\ULA|Mux3~11_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux3~11 .lut_mask = 16'h88F8;
defparam \ULA|Mux3~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \SaidaAlu|sr_out[28] (
	.clk(\clk~combout ),
	.datain(\ULA|Mux3~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SaidaAlu|sr_out [28]));

cycloneii_lcell_comb \MUX2_RI_BR|m_out[28]~28 (
// Equation(s):
// \MUX2_RI_BR|m_out[28]~28_combout  = (\Controladora|pstate.ldreg_st~regout  & (\REG_DATA_MEM|sr_out [28])) # (!\Controladora|pstate.ldreg_st~regout  & ((\SaidaAlu|sr_out [28])))

	.dataa(\REG_DATA_MEM|sr_out [28]),
	.datab(\SaidaAlu|sr_out [28]),
	.datac(vcc),
	.datad(\Controladora|pstate.ldreg_st~regout ),
	.cin(gnd),
	.combout(\MUX2_RI_BR|m_out[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \MUX2_RI_BR|m_out[28]~28 .lut_mask = 16'hAACC;
defparam \MUX2_RI_BR|m_out[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a28 (
	.portawe(\Controladora|WideOr2~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(!\Controladora|pstate.fetch_st~_wirecell_combout ),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MUX2_RI_BR|m_out[28]~28_combout }),
	.portaaddr({\MUX1_RI_BR|m_out[4]~4_combout ,\MUX1_RI_BR|m_out[3]~3_combout ,\MUX1_RI_BR|m_out[2]~2_combout ,\MUX1_RI_BR|m_out[1]~1_combout ,\MUX1_RI_BR|m_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Memoria|altsyncram_component|auto_generated|q_a [20],\Memoria|altsyncram_component|auto_generated|q_a [19],\Memoria|altsyncram_component|auto_generated|q_a [18],\Memoria|altsyncram_component|auto_generated|q_a [17],\Memoria|altsyncram_component|auto_generated|q_a [16]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a28 .logical_ram_name = "breg:Banco_de_Registradores|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ALTSYNCRAM";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a28 .port_a_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a28 .port_a_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a28 .port_a_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a28 .port_a_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a28 .port_a_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a28 .port_b_address_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a28 .port_b_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a28 .port_b_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a28 .port_b_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a28 .port_b_first_bit_number = 28;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a28 .port_b_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a28 .port_b_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a28 .port_b_read_enable_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a28 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a28 .ram_block_type = "M4K";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a28 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \REG_B|sr_out[28]~28 (
// Equation(s):
// \REG_B|sr_out[28]~28_combout  = (\Banco_de_Registradores|breg32~38_regout  & ((\Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a28~portbdataout ))) # (!\Banco_de_Registradores|breg32~38_regout  & (\Banco_de_Registradores|breg32~67_regout ))

	.dataa(\Banco_de_Registradores|breg32~67_regout ),
	.datab(\Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a28~portbdataout ),
	.datac(vcc),
	.datad(\Banco_de_Registradores|breg32~38_regout ),
	.cin(gnd),
	.combout(\REG_B|sr_out[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \REG_B|sr_out[28]~28 .lut_mask = 16'hCCAA;
defparam \REG_B|sr_out[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \Banco_de_Registradores|breg32_rtl_0_bypass[39] (
	.clk(\clk~combout ),
	.datain(\MUX2_RI_BR|m_out[28]~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Banco_de_Registradores|breg32_rtl_0_bypass [39]));

cycloneii_lcell_ff \REG_B|sr_out[28] (
	.clk(\clk~combout ),
	.datain(\REG_B|sr_out[28]~28_combout ),
	.sdata(\Banco_de_Registradores|breg32_rtl_0_bypass [39]),
	.aclr(gnd),
	.sclr(\Banco_de_Registradores|Equal1~1_combout ),
	.sload(\Banco_de_Registradores|breg32~111_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_B|sr_out [28]));

cycloneii_ram_block \Memoria|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\Controladora|pstate.writemem_st~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\REG_B|sr_out [28]}),
	.portaaddr({\MUX_PC_MEM|m_out[9]~9_combout ,\MUX_PC_MEM|m_out[8]~8_combout ,\MUX_PC_MEM|m_out[7]~7_combout ,\MUX_PC_MEM|m_out[6]~6_combout ,\MUX_PC_MEM|m_out[5]~5_combout ,\MUX_PC_MEM|m_out[4]~4_combout ,\MUX_PC_MEM|m_out[3]~3_combout ,\MUX_PC_MEM|m_out[2]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Memoria|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a28 .init_file = "mem3.mif";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "mips_mem:Memoria|altsyncram:altsyncram_component|altsyncram_dmc1:auto_generated|ALTSYNCRAM";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 8;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_in_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 255;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 256;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 8;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M4K";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a28 .safe_write = "err_on_2clk";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000000000001200006;
// synopsys translate_on

cycloneii_lcell_ff \RI|sr_out[28] (
	.clk(\clk~combout ),
	.datain(\Memoria|altsyncram_component|auto_generated|q_a [28]),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Controladora|pstate.fetch_st~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RI|sr_out [28]));

cycloneii_lcell_comb \Controladora|nstate.rtype_ex_st~1 (
// Equation(s):
// \Controladora|nstate.rtype_ex_st~1_combout  = (!\RI|sr_out [27] & (!\RI|sr_out [28] & (!\RI|sr_out [30] & !\RI|sr_out [31])))

	.dataa(\RI|sr_out [27]),
	.datab(\RI|sr_out [28]),
	.datac(\RI|sr_out [30]),
	.datad(\RI|sr_out [31]),
	.cin(gnd),
	.combout(\Controladora|nstate.rtype_ex_st~1_combout ),
	.cout());
// synopsys translate_off
defparam \Controladora|nstate.rtype_ex_st~1 .lut_mask = 16'h0001;
defparam \Controladora|nstate.rtype_ex_st~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Controladora|nstate.rtype_ex_st~2 (
// Equation(s):
// \Controladora|nstate.rtype_ex_st~2_combout  = (\Controladora|pstate.decode_st~regout  & (\Controladora|nstate.rtype_ex_st~1_combout  & (!\RI|sr_out [26] & !\RI|sr_out [29])))

	.dataa(\Controladora|pstate.decode_st~regout ),
	.datab(\Controladora|nstate.rtype_ex_st~1_combout ),
	.datac(\RI|sr_out [26]),
	.datad(\RI|sr_out [29]),
	.cin(gnd),
	.combout(\Controladora|nstate.rtype_ex_st~2_combout ),
	.cout());
// synopsys translate_off
defparam \Controladora|nstate.rtype_ex_st~2 .lut_mask = 16'h0008;
defparam \Controladora|nstate.rtype_ex_st~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \Controladora|pstate.rtype_ex_st (
	.clk(\clk~combout ),
	.datain(\Controladora|nstate.rtype_ex_st~2_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Controladora|pstate.rtype_ex_st~regout ));

cycloneii_lcell_comb \Controladora|op_alu[2]~1 (
// Equation(s):
// \Controladora|op_alu[2]~1_combout  = (\Controladora|Selector0~0_combout  & (\Controladora|nstate.jump_ex_st~0_combout  & (!\RI|sr_out [30] & !\RI|sr_out [31])))

	.dataa(\Controladora|Selector0~0_combout ),
	.datab(\Controladora|nstate.jump_ex_st~0_combout ),
	.datac(\RI|sr_out [30]),
	.datad(\RI|sr_out [31]),
	.cin(gnd),
	.combout(\Controladora|op_alu[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Controladora|op_alu[2]~1 .lut_mask = 16'h0008;
defparam \Controladora|op_alu[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \COntroladora_ULA|Equal6~0 (
// Equation(s):
// \COntroladora_ULA|Equal6~0_combout  = (!\Controladora|pstate.rtype_ex_st~regout  & (!\Controladora|op_alu[1]~0_combout  & !\Controladora|op_alu[2]~1_combout ))

	.dataa(vcc),
	.datab(\Controladora|pstate.rtype_ex_st~regout ),
	.datac(\Controladora|op_alu[1]~0_combout ),
	.datad(\Controladora|op_alu[2]~1_combout ),
	.cin(gnd),
	.combout(\COntroladora_ULA|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \COntroladora_ULA|Equal6~0 .lut_mask = 16'h0003;
defparam \COntroladora_ULA|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \COntroladora_ULA|alu_ctr[2]~18 (
// Equation(s):
// \COntroladora_ULA|alu_ctr[2]~18_combout  = (!\COntroladora_ULA|alu_ctr~12_combout  & ((\Controladora|Selector0~1_combout ) # (!\COntroladora_ULA|Equal6~0_combout )))

	.dataa(\Controladora|Selector0~1_combout ),
	.datab(vcc),
	.datac(\COntroladora_ULA|Equal6~0_combout ),
	.datad(\COntroladora_ULA|alu_ctr~12_combout ),
	.cin(gnd),
	.combout(\COntroladora_ULA|alu_ctr[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \COntroladora_ULA|alu_ctr[2]~18 .lut_mask = 16'h00AF;
defparam \COntroladora_ULA|alu_ctr[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \COntroladora_ULA|alu_ctr~19 (
// Equation(s):
// \COntroladora_ULA|alu_ctr~19_combout  = (\RI|sr_out [5] & \COntroladora_ULA|alu_ctr~4_combout )

	.dataa(\RI|sr_out [5]),
	.datab(\COntroladora_ULA|alu_ctr~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\COntroladora_ULA|alu_ctr~19_combout ),
	.cout());
// synopsys translate_off
defparam \COntroladora_ULA|alu_ctr~19 .lut_mask = 16'h8888;
defparam \COntroladora_ULA|alu_ctr~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \COntroladora_ULA|alu_ctr[1]~20 (
// Equation(s):
// \COntroladora_ULA|alu_ctr[1]~20_combout  = (!\COntroladora_ULA|alu_ctr~16_combout  & (((\RI|sr_out [0] & \RI|sr_out [1])) # (!\COntroladora_ULA|alu_ctr~19_combout )))

	.dataa(\RI|sr_out [0]),
	.datab(\RI|sr_out [1]),
	.datac(\COntroladora_ULA|alu_ctr~19_combout ),
	.datad(\COntroladora_ULA|alu_ctr~16_combout ),
	.cin(gnd),
	.combout(\COntroladora_ULA|alu_ctr[1]~20_combout ),
	.cout());
// synopsys translate_off
defparam \COntroladora_ULA|alu_ctr[1]~20 .lut_mask = 16'h008F;
defparam \COntroladora_ULA|alu_ctr[1]~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \COntroladora_ULA|alu_ctr~33 (
// Equation(s):
// \COntroladora_ULA|alu_ctr~33_combout  = (\RI|sr_out [1] & (!\RI|sr_out [5] & (\COntroladora_ULA|alu_ctr~6_combout  & !\RI|sr_out [0])))

	.dataa(\RI|sr_out [1]),
	.datab(\RI|sr_out [5]),
	.datac(\COntroladora_ULA|alu_ctr~6_combout ),
	.datad(\RI|sr_out [0]),
	.cin(gnd),
	.combout(\COntroladora_ULA|alu_ctr~33_combout ),
	.cout());
// synopsys translate_off
defparam \COntroladora_ULA|alu_ctr~33 .lut_mask = 16'h0020;
defparam \COntroladora_ULA|alu_ctr~33 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \COntroladora_ULA|alu_ctr[2]~21 (
// Equation(s):
// \COntroladora_ULA|alu_ctr[2]~21_combout  = (\COntroladora_ULA|alu_ctr~32_combout ) # ((\COntroladora_ULA|alu_ctr[2]~18_combout  & (\COntroladora_ULA|alu_ctr[1]~20_combout  & !\COntroladora_ULA|alu_ctr~33_combout )))

	.dataa(\COntroladora_ULA|alu_ctr~32_combout ),
	.datab(\COntroladora_ULA|alu_ctr[2]~18_combout ),
	.datac(\COntroladora_ULA|alu_ctr[1]~20_combout ),
	.datad(\COntroladora_ULA|alu_ctr~33_combout ),
	.cin(gnd),
	.combout(\COntroladora_ULA|alu_ctr[2]~21_combout ),
	.cout());
// synopsys translate_off
defparam \COntroladora_ULA|alu_ctr[2]~21 .lut_mask = 16'hAAEA;
defparam \COntroladora_ULA|alu_ctr[2]~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \COntroladora_ULA|alu_ctr[2]~24 (
// Equation(s):
// \COntroladora_ULA|alu_ctr[2]~24_combout  = (\COntroladora_ULA|alu_ctr[1]~23_combout  & ((\Controladora|op_alu[2]~1_combout ) # ((!\Controladora|op_alu[1]~0_combout )))) # (!\COntroladora_ULA|alu_ctr[1]~23_combout  & 
// (((\COntroladora_ULA|alu_ctr[2]~21_combout ))))

	.dataa(\Controladora|op_alu[2]~1_combout ),
	.datab(\COntroladora_ULA|alu_ctr[2]~21_combout ),
	.datac(\COntroladora_ULA|alu_ctr[1]~23_combout ),
	.datad(\Controladora|op_alu[1]~0_combout ),
	.cin(gnd),
	.combout(\COntroladora_ULA|alu_ctr[2]~24_combout ),
	.cout());
// synopsys translate_off
defparam \COntroladora_ULA|alu_ctr[2]~24 .lut_mask = 16'hACFC;
defparam \COntroladora_ULA|alu_ctr[2]~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux1~4 (
// Equation(s):
// \ULA|Mux1~4_combout  = (\ULA|Mux1~2_combout  & !\COntroladora_ULA|alu_ctr[3]~26_combout )

	.dataa(\ULA|Mux1~2_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\COntroladora_ULA|alu_ctr[3]~26_combout ),
	.cin(gnd),
	.combout(\ULA|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux1~4 .lut_mask = 16'h00AA;
defparam \ULA|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux1~6 (
// Equation(s):
// \ULA|Mux1~6_combout  = (\ULA|Add1~60_combout  & ((\ULA|Mux1~5_combout ) # ((\ULA|Mux1~4_combout  & \ULA|ShiftRight0~111_combout )))) # (!\ULA|Add1~60_combout  & (\ULA|Mux1~4_combout  & (\ULA|ShiftRight0~111_combout )))

	.dataa(\ULA|Add1~60_combout ),
	.datab(\ULA|Mux1~4_combout ),
	.datac(\ULA|ShiftRight0~111_combout ),
	.datad(\ULA|Mux1~5_combout ),
	.cin(gnd),
	.combout(\ULA|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux1~6 .lut_mask = 16'hEAC0;
defparam \ULA|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~122 (
// Equation(s):
// \ULA|ShiftLeft0~122_combout  = (!\RI|sr_out [8] & ((\ULA|ShiftLeft0~120_combout ) # ((\RI|sr_out [7] & \ULA|ShiftLeft0~121_combout ))))

	.dataa(\ULA|ShiftLeft0~120_combout ),
	.datab(\RI|sr_out [7]),
	.datac(\ULA|ShiftLeft0~121_combout ),
	.datad(\RI|sr_out [8]),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~122_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~122 .lut_mask = 16'h00EA;
defparam \ULA|ShiftLeft0~122 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~110 (
// Equation(s):
// \ULA|ShiftLeft0~110_combout  = (\RI|sr_out [6] & (\MUX_A_ALU|m_out[25]~25_combout )) # (!\RI|sr_out [6] & ((\MUX_A_ALU|m_out[26]~26_combout )))

	.dataa(\MUX_A_ALU|m_out[25]~25_combout ),
	.datab(\MUX_A_ALU|m_out[26]~26_combout ),
	.datac(vcc),
	.datad(\RI|sr_out [6]),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~110_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~110 .lut_mask = 16'hAACC;
defparam \ULA|ShiftLeft0~110 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~111 (
// Equation(s):
// \ULA|ShiftLeft0~111_combout  = (\ULA|ShiftLeft0~109_combout ) # ((\ULA|ShiftLeft0~110_combout  & !\RI|sr_out [7]))

	.dataa(\ULA|ShiftLeft0~109_combout ),
	.datab(\ULA|ShiftLeft0~110_combout ),
	.datac(vcc),
	.datad(\RI|sr_out [7]),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~111_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~111 .lut_mask = 16'hAAEE;
defparam \ULA|ShiftLeft0~111 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux1~7 (
// Equation(s):
// \ULA|Mux1~7_combout  = (\ULA|ShiftLeft0~54_combout  & ((\ULA|ShiftLeft0~122_combout ) # ((\RI|sr_out [8] & \ULA|ShiftLeft0~111_combout ))))

	.dataa(\ULA|ShiftLeft0~54_combout ),
	.datab(\ULA|ShiftLeft0~122_combout ),
	.datac(\RI|sr_out [8]),
	.datad(\ULA|ShiftLeft0~111_combout ),
	.cin(gnd),
	.combout(\ULA|Mux1~7_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux1~7 .lut_mask = 16'hA888;
defparam \ULA|Mux1~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux1~8 (
// Equation(s):
// \ULA|Mux1~8_combout  = (\MUX_B_extsgn_ALU|m_out[30]~46_combout  & ((\MUX_A_ALU|m_out[30]~30_combout  & ((!\COntroladora_ULA|alu_ctr[3]~26_combout ))) # (!\MUX_A_ALU|m_out[30]~30_combout  & (\COntroladora_ULA|alu_ctr[0]~27_combout )))) # 
// (!\MUX_B_extsgn_ALU|m_out[30]~46_combout  & (\MUX_A_ALU|m_out[30]~30_combout  & (\COntroladora_ULA|alu_ctr[0]~27_combout )))

	.dataa(\MUX_B_extsgn_ALU|m_out[30]~46_combout ),
	.datab(\MUX_A_ALU|m_out[30]~30_combout ),
	.datac(\COntroladora_ULA|alu_ctr[0]~27_combout ),
	.datad(\COntroladora_ULA|alu_ctr[3]~26_combout ),
	.cin(gnd),
	.combout(\ULA|Mux1~8_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux1~8 .lut_mask = 16'h60E8;
defparam \ULA|Mux1~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux1~9 (
// Equation(s):
// \ULA|Mux1~9_combout  = (!\COntroladora_ULA|alu_ctr[0]~27_combout  & \COntroladora_ULA|alu_ctr[3]~26_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\COntroladora_ULA|alu_ctr[0]~27_combout ),
	.datad(\COntroladora_ULA|alu_ctr[3]~26_combout ),
	.cin(gnd),
	.combout(\ULA|Mux1~9_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux1~9 .lut_mask = 16'h0F00;
defparam \ULA|Mux1~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux1~10 (
// Equation(s):
// \ULA|Mux1~10_combout  = (\ULA|Mux1~8_combout  & (((!\ULA|Mux1~9_combout )))) # (!\ULA|Mux1~8_combout  & (\ULA|Mux1~9_combout  & ((\ULA|ShiftLeft0~119_combout ) # (\ULA|Mux1~7_combout ))))

	.dataa(\ULA|ShiftLeft0~119_combout ),
	.datab(\ULA|Mux1~7_combout ),
	.datac(\ULA|Mux1~8_combout ),
	.datad(\ULA|Mux1~9_combout ),
	.cin(gnd),
	.combout(\ULA|Mux1~10_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux1~10 .lut_mask = 16'h0EF0;
defparam \ULA|Mux1~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux1~11 (
// Equation(s):
// \ULA|Mux1~11_combout  = (\COntroladora_ULA|alu_ctr[2]~24_combout  & (((\COntroladora_ULA|alu_ctr[1]~31_combout )))) # (!\COntroladora_ULA|alu_ctr[2]~24_combout  & ((\COntroladora_ULA|alu_ctr[1]~31_combout  & (\ULA|Mux1~6_combout )) # 
// (!\COntroladora_ULA|alu_ctr[1]~31_combout  & ((\ULA|Mux1~10_combout )))))

	.dataa(\COntroladora_ULA|alu_ctr[2]~24_combout ),
	.datab(\ULA|Mux1~6_combout ),
	.datac(\COntroladora_ULA|alu_ctr[1]~31_combout ),
	.datad(\ULA|Mux1~10_combout ),
	.cin(gnd),
	.combout(\ULA|Mux1~11_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux1~11 .lut_mask = 16'hE5E0;
defparam \ULA|Mux1~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux1~12 (
// Equation(s):
// \ULA|Mux1~12_combout  = (\ULA|tmp[30]~60_combout  & (!\COntroladora_ULA|alu_ctr[3]~26_combout  & !\COntroladora_ULA|alu_ctr[0]~27_combout ))

	.dataa(\ULA|tmp[30]~60_combout ),
	.datab(vcc),
	.datac(\COntroladora_ULA|alu_ctr[3]~26_combout ),
	.datad(\COntroladora_ULA|alu_ctr[0]~27_combout ),
	.cin(gnd),
	.combout(\ULA|Mux1~12_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux1~12 .lut_mask = 16'h000A;
defparam \ULA|Mux1~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux1~13 (
// Equation(s):
// \ULA|Mux1~13_combout  = (\COntroladora_ULA|alu_ctr[2]~24_combout  & ((\ULA|Mux1~11_combout  & ((\ULA|Mux1~12_combout ))) # (!\ULA|Mux1~11_combout  & (!\ULA|Mux1~3_combout )))) # (!\COntroladora_ULA|alu_ctr[2]~24_combout  & (((\ULA|Mux1~11_combout ))))

	.dataa(\ULA|Mux1~3_combout ),
	.datab(\COntroladora_ULA|alu_ctr[2]~24_combout ),
	.datac(\ULA|Mux1~11_combout ),
	.datad(\ULA|Mux1~12_combout ),
	.cin(gnd),
	.combout(\ULA|Mux1~13_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux1~13 .lut_mask = 16'hF434;
defparam \ULA|Mux1~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \SaidaAlu|sr_out[30] (
	.clk(\clk~combout ),
	.datain(\ULA|Mux1~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SaidaAlu|sr_out [30]));

cycloneii_lcell_comb \MUX2_RI_BR|m_out[30]~30 (
// Equation(s):
// \MUX2_RI_BR|m_out[30]~30_combout  = (\Controladora|pstate.ldreg_st~regout  & (\REG_DATA_MEM|sr_out [30])) # (!\Controladora|pstate.ldreg_st~regout  & ((\SaidaAlu|sr_out [30])))

	.dataa(\REG_DATA_MEM|sr_out [30]),
	.datab(\SaidaAlu|sr_out [30]),
	.datac(vcc),
	.datad(\Controladora|pstate.ldreg_st~regout ),
	.cin(gnd),
	.combout(\MUX2_RI_BR|m_out[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \MUX2_RI_BR|m_out[30]~30 .lut_mask = 16'hAACC;
defparam \MUX2_RI_BR|m_out[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a30 (
	.portawe(\Controladora|WideOr2~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(!\Controladora|pstate.fetch_st~_wirecell_combout ),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MUX2_RI_BR|m_out[30]~30_combout }),
	.portaaddr({\MUX1_RI_BR|m_out[4]~4_combout ,\MUX1_RI_BR|m_out[3]~3_combout ,\MUX1_RI_BR|m_out[2]~2_combout ,\MUX1_RI_BR|m_out[1]~1_combout ,\MUX1_RI_BR|m_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Memoria|altsyncram_component|auto_generated|q_a [20],\Memoria|altsyncram_component|auto_generated|q_a [19],\Memoria|altsyncram_component|auto_generated|q_a [18],\Memoria|altsyncram_component|auto_generated|q_a [17],\Memoria|altsyncram_component|auto_generated|q_a [16]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a30_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a30 .logical_ram_name = "breg:Banco_de_Registradores|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ALTSYNCRAM";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a30 .port_a_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a30 .port_a_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a30 .port_a_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a30 .port_a_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a30 .port_a_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a30 .port_b_address_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a30 .port_b_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a30 .port_b_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a30 .port_b_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a30 .port_b_first_bit_number = 30;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a30 .port_b_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a30 .port_b_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a30 .port_b_read_enable_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a30 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a30 .ram_block_type = "M4K";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a30 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \REG_B|sr_out[30]~30 (
// Equation(s):
// \REG_B|sr_out[30]~30_combout  = (\Banco_de_Registradores|breg32~38_regout  & ((\Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a30~portbdataout ))) # (!\Banco_de_Registradores|breg32~38_regout  & (\Banco_de_Registradores|breg32~69_regout ))

	.dataa(\Banco_de_Registradores|breg32~69_regout ),
	.datab(\Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a30~portbdataout ),
	.datac(vcc),
	.datad(\Banco_de_Registradores|breg32~38_regout ),
	.cin(gnd),
	.combout(\REG_B|sr_out[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \REG_B|sr_out[30]~30 .lut_mask = 16'hCCAA;
defparam \REG_B|sr_out[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \Banco_de_Registradores|breg32_rtl_0_bypass[41] (
	.clk(\clk~combout ),
	.datain(\MUX2_RI_BR|m_out[30]~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Banco_de_Registradores|breg32_rtl_0_bypass [41]));

cycloneii_lcell_ff \REG_B|sr_out[30] (
	.clk(\clk~combout ),
	.datain(\REG_B|sr_out[30]~30_combout ),
	.sdata(\Banco_de_Registradores|breg32_rtl_0_bypass [41]),
	.aclr(gnd),
	.sclr(\Banco_de_Registradores|Equal1~1_combout ),
	.sload(\Banco_de_Registradores|breg32~111_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_B|sr_out [30]));

cycloneii_ram_block \Memoria|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\Controladora|pstate.writemem_st~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\REG_B|sr_out [30]}),
	.portaaddr({\MUX_PC_MEM|m_out[9]~9_combout ,\MUX_PC_MEM|m_out[8]~8_combout ,\MUX_PC_MEM|m_out[7]~7_combout ,\MUX_PC_MEM|m_out[6]~6_combout ,\MUX_PC_MEM|m_out[5]~5_combout ,\MUX_PC_MEM|m_out[4]~4_combout ,\MUX_PC_MEM|m_out[3]~3_combout ,\MUX_PC_MEM|m_out[2]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Memoria|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a30 .init_file = "mem3.mif";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "mips_mem:Memoria|altsyncram:altsyncram_component|altsyncram_dmc1:auto_generated|ALTSYNCRAM";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 8;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_in_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 255;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 256;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a30 .port_a_write_enable_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 8;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M4K";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a30 .safe_write = "err_on_2clk";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_lcell_ff \RI|sr_out[30] (
	.clk(\clk~combout ),
	.datain(\Memoria|altsyncram_component|auto_generated|q_a [30]),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Controladora|pstate.fetch_st~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RI|sr_out [30]));

cycloneii_lcell_comb \Controladora|Mux3~0 (
// Equation(s):
// \Controladora|Mux3~0_combout  = (!\RI|sr_out [27] & (!\RI|sr_out [29] & ((\RI|sr_out [26]) # (\RI|sr_out [28]))))

	.dataa(\RI|sr_out [26]),
	.datab(\RI|sr_out [27]),
	.datac(\RI|sr_out [28]),
	.datad(\RI|sr_out [29]),
	.cin(gnd),
	.combout(\Controladora|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controladora|Mux3~0 .lut_mask = 16'h0032;
defparam \Controladora|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Controladora|nstate.branch_ex_st~3 (
// Equation(s):
// \Controladora|nstate.branch_ex_st~3_combout  = (\Controladora|pstate.decode_st~regout  & (!\RI|sr_out [30] & (!\RI|sr_out [31] & \Controladora|Mux3~0_combout )))

	.dataa(\Controladora|pstate.decode_st~regout ),
	.datab(\RI|sr_out [30]),
	.datac(\RI|sr_out [31]),
	.datad(\Controladora|Mux3~0_combout ),
	.cin(gnd),
	.combout(\Controladora|nstate.branch_ex_st~3_combout ),
	.cout());
// synopsys translate_off
defparam \Controladora|nstate.branch_ex_st~3 .lut_mask = 16'h0200;
defparam \Controladora|nstate.branch_ex_st~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \Controladora|pstate.branch_ex_st (
	.clk(\clk~combout ),
	.datain(\Controladora|nstate.branch_ex_st~3_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Controladora|pstate.branch_ex_st~regout ));

cycloneii_lcell_comb \MUX_de_4_Entradas|m_out[29]~57 (
// Equation(s):
// \MUX_de_4_Entradas|m_out[29]~57_combout  = (\MUX_de_4_Entradas|m_out[29]~56_combout ) # ((\SaidaAlu|sr_out [29] & (\Controladora|pstate.branch_ex_st~regout  & !\Controladora|pstate.jump_ex_st~regout )))

	.dataa(\MUX_de_4_Entradas|m_out[29]~56_combout ),
	.datab(\SaidaAlu|sr_out [29]),
	.datac(\Controladora|pstate.branch_ex_st~regout ),
	.datad(\Controladora|pstate.jump_ex_st~regout ),
	.cin(gnd),
	.combout(\MUX_de_4_Entradas|m_out[29]~57_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_de_4_Entradas|m_out[29]~57 .lut_mask = 16'hAAEA;
defparam \MUX_de_4_Entradas|m_out[29]~57 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \PC|sr_out[29] (
	.clk(\clk~combout ),
	.datain(\MUX_de_4_Entradas|m_out[29]~57_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EnablePC~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|sr_out [29]));

cycloneii_lcell_comb \MUX_A_ALU|m_out[29]~29 (
// Equation(s):
// \MUX_A_ALU|m_out[29]~29_combout  = (\Controladora|WideOr1~0_combout  & (\REG_A|sr_out [29])) # (!\Controladora|WideOr1~0_combout  & ((\PC|sr_out [29])))

	.dataa(\REG_A|sr_out [29]),
	.datab(\PC|sr_out [29]),
	.datac(vcc),
	.datad(\Controladora|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\MUX_A_ALU|m_out[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_A_ALU|m_out[29]~29 .lut_mask = 16'hAACC;
defparam \MUX_A_ALU|m_out[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_B_extsgn_ALU|m_out[29]~45 (
// Equation(s):
// \MUX_B_extsgn_ALU|m_out[29]~45_combout  = (\Controladora|WideNor0~0_combout  & (\Controladora|pstate.fetch_st~regout  & (\REG_B|sr_out [29]))) # (!\Controladora|WideNor0~0_combout  & (((\RI|sr_out [15]))))

	.dataa(\Controladora|pstate.fetch_st~regout ),
	.datab(\REG_B|sr_out [29]),
	.datac(\RI|sr_out [15]),
	.datad(\Controladora|WideNor0~0_combout ),
	.cin(gnd),
	.combout(\MUX_B_extsgn_ALU|m_out[29]~45_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_B_extsgn_ALU|m_out[29]~45 .lut_mask = 16'h88F0;
defparam \MUX_B_extsgn_ALU|m_out[29]~45 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux2~0 (
// Equation(s):
// \ULA|Mux2~0_combout  = (\COntroladora_ULA|alu_ctr[3]~26_combout  & (((!\MUX_A_ALU|m_out[29]~29_combout  & !\MUX_B_extsgn_ALU|m_out[29]~45_combout )))) # (!\COntroladora_ULA|alu_ctr[3]~26_combout  & (\ULA|tmp[29]~58_combout ))

	.dataa(\ULA|tmp[29]~58_combout ),
	.datab(\MUX_A_ALU|m_out[29]~29_combout ),
	.datac(\MUX_B_extsgn_ALU|m_out[29]~45_combout ),
	.datad(\COntroladora_ULA|alu_ctr[3]~26_combout ),
	.cin(gnd),
	.combout(\ULA|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux2~0 .lut_mask = 16'h03AA;
defparam \ULA|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~77 (
// Equation(s):
// \ULA|ShiftLeft0~77_combout  = (\ULA|ShiftLeft0~75_combout ) # ((\RI|sr_out [6] & \ULA|ShiftLeft0~76_combout ))

	.dataa(\ULA|ShiftLeft0~75_combout ),
	.datab(\RI|sr_out [6]),
	.datac(\ULA|ShiftLeft0~76_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~77_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~77 .lut_mask = 16'hEAEA;
defparam \ULA|ShiftLeft0~77 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~35 (
// Equation(s):
// \ULA|ShiftLeft0~35_combout  = (\RI|sr_out [6] & (\MUX_A_ALU|m_out[28]~28_combout )) # (!\RI|sr_out [6] & ((\MUX_A_ALU|m_out[29]~29_combout )))

	.dataa(\MUX_A_ALU|m_out[28]~28_combout ),
	.datab(\MUX_A_ALU|m_out[29]~29_combout ),
	.datac(vcc),
	.datad(\RI|sr_out [6]),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~35_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~35 .lut_mask = 16'hAACC;
defparam \ULA|ShiftLeft0~35 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux2~1 (
// Equation(s):
// \ULA|Mux2~1_combout  = (\ULA|Mux3~0_combout  & (((!\ULA|ShiftRight0~9_combout )))) # (!\ULA|Mux3~0_combout  & ((\ULA|ShiftRight0~9_combout  & ((\ULA|ShiftLeft0~35_combout ))) # (!\ULA|ShiftRight0~9_combout  & (\ULA|ShiftLeft0~77_combout ))))

	.dataa(\ULA|Mux3~0_combout ),
	.datab(\ULA|ShiftLeft0~77_combout ),
	.datac(\ULA|ShiftRight0~9_combout ),
	.datad(\ULA|ShiftLeft0~35_combout ),
	.cin(gnd),
	.combout(\ULA|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux2~1 .lut_mask = 16'h5E0E;
defparam \ULA|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~73 (
// Equation(s):
// \ULA|ShiftLeft0~73_combout  = (\RI|sr_out [7] & ((\RI|sr_out [6] & (\MUX_A_ALU|m_out[18]~18_combout )) # (!\RI|sr_out [6] & ((\MUX_A_ALU|m_out[19]~19_combout )))))

	.dataa(\RI|sr_out [7]),
	.datab(\MUX_A_ALU|m_out[18]~18_combout ),
	.datac(\MUX_A_ALU|m_out[19]~19_combout ),
	.datad(\RI|sr_out [6]),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~73_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~73 .lut_mask = 16'h88A0;
defparam \ULA|ShiftLeft0~73 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~74 (
// Equation(s):
// \ULA|ShiftLeft0~74_combout  = (\ULA|ShiftLeft0~60_combout ) # ((\ULA|ShiftLeft0~73_combout ) # ((\MUX_A_ALU|m_out[20]~20_combout  & \ULA|ShiftLeft0~27_combout )))

	.dataa(\ULA|ShiftLeft0~60_combout ),
	.datab(\ULA|ShiftLeft0~73_combout ),
	.datac(\MUX_A_ALU|m_out[20]~20_combout ),
	.datad(\ULA|ShiftLeft0~27_combout ),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~74_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~74 .lut_mask = 16'hFEEE;
defparam \ULA|ShiftLeft0~74 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~127 (
// Equation(s):
// \ULA|ShiftLeft0~127_combout  = (\RI|sr_out [8] & (\ULA|ShiftLeft0~72_combout )) # (!\RI|sr_out [8] & ((\ULA|ShiftLeft0~74_combout )))

	.dataa(\ULA|ShiftLeft0~72_combout ),
	.datab(\ULA|ShiftLeft0~74_combout ),
	.datac(vcc),
	.datad(\RI|sr_out [8]),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~127_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~127 .lut_mask = 16'hAACC;
defparam \ULA|ShiftLeft0~127 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux2~2 (
// Equation(s):
// \ULA|Mux2~2_combout  = (\ULA|Mux3~0_combout  & ((\ULA|Mux2~1_combout  & ((\ULA|ShiftLeft0~127_combout ))) # (!\ULA|Mux2~1_combout  & (\ULA|ShiftLeft0~37_combout )))) # (!\ULA|Mux3~0_combout  & (((\ULA|Mux2~1_combout ))))

	.dataa(\ULA|ShiftLeft0~37_combout ),
	.datab(\ULA|Mux3~0_combout ),
	.datac(\ULA|Mux2~1_combout ),
	.datad(\ULA|ShiftLeft0~127_combout ),
	.cin(gnd),
	.combout(\ULA|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux2~2 .lut_mask = 16'hF838;
defparam \ULA|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux2~3 (
// Equation(s):
// \ULA|Mux2~3_combout  = (\COntroladora_ULA|alu_ctr[0]~27_combout  & (!\COntroladora_ULA|alu_ctr[1]~31_combout  & ((\MUX_B_extsgn_ALU|m_out[29]~45_combout ) # (\MUX_A_ALU|m_out[29]~29_combout )))) # (!\COntroladora_ULA|alu_ctr[0]~27_combout  & 
// ((\COntroladora_ULA|alu_ctr[1]~31_combout ) # ((\MUX_B_extsgn_ALU|m_out[29]~45_combout  & \MUX_A_ALU|m_out[29]~29_combout ))))

	.dataa(\MUX_B_extsgn_ALU|m_out[29]~45_combout ),
	.datab(\MUX_A_ALU|m_out[29]~29_combout ),
	.datac(\COntroladora_ULA|alu_ctr[0]~27_combout ),
	.datad(\COntroladora_ULA|alu_ctr[1]~31_combout ),
	.cin(gnd),
	.combout(\ULA|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux2~3 .lut_mask = 16'h0FE8;
defparam \ULA|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux2~4 (
// Equation(s):
// \ULA|Mux2~4_combout  = (\ULA|Mux13~2_combout  & ((\ULA|Mux2~3_combout  & ((\ULA|Add1~58_combout ))) # (!\ULA|Mux2~3_combout  & (\ULA|ShiftRight0~112_combout )))) # (!\ULA|Mux13~2_combout  & (((\ULA|Mux2~3_combout ))))

	.dataa(\ULA|ShiftRight0~112_combout ),
	.datab(\ULA|Add1~58_combout ),
	.datac(\ULA|Mux13~2_combout ),
	.datad(\ULA|Mux2~3_combout ),
	.cin(gnd),
	.combout(\ULA|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux2~4 .lut_mask = 16'hCFA0;
defparam \ULA|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux2~5 (
// Equation(s):
// \ULA|Mux2~5_combout  = (\ULA|Mux3~7_combout  & ((\ULA|Mux3~8_combout  & (\ULA|a32~101_combout )) # (!\ULA|Mux3~8_combout  & ((\ULA|Mux2~4_combout ))))) # (!\ULA|Mux3~7_combout  & (((!\ULA|Mux3~8_combout ))))

	.dataa(\ULA|a32~101_combout ),
	.datab(\ULA|Mux2~4_combout ),
	.datac(\ULA|Mux3~7_combout ),
	.datad(\ULA|Mux3~8_combout ),
	.cin(gnd),
	.combout(\ULA|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux2~5 .lut_mask = 16'hA0CF;
defparam \ULA|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux2~6 (
// Equation(s):
// \ULA|Mux2~6_combout  = (\ULA|Mux3~4_combout  & (((\ULA|Mux2~5_combout )))) # (!\ULA|Mux3~4_combout  & ((\ULA|Mux2~5_combout  & ((\ULA|Mux2~2_combout ))) # (!\ULA|Mux2~5_combout  & (\ULA|ShiftLeft0~131_combout ))))

	.dataa(\ULA|ShiftLeft0~131_combout ),
	.datab(\ULA|Mux2~2_combout ),
	.datac(\ULA|Mux3~4_combout ),
	.datad(\ULA|Mux2~5_combout ),
	.cin(gnd),
	.combout(\ULA|Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux2~6 .lut_mask = 16'hFC0A;
defparam \ULA|Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux2~7 (
// Equation(s):
// \ULA|Mux2~7_combout  = (\ULA|Mux29~11_combout  & ((\ULA|Mux2~0_combout ) # ((\ULA|Mux2~6_combout  & !\COntroladora_ULA|alu_ctr[2]~24_combout )))) # (!\ULA|Mux29~11_combout  & (((\ULA|Mux2~6_combout  & !\COntroladora_ULA|alu_ctr[2]~24_combout ))))

	.dataa(\ULA|Mux29~11_combout ),
	.datab(\ULA|Mux2~0_combout ),
	.datac(\ULA|Mux2~6_combout ),
	.datad(\COntroladora_ULA|alu_ctr[2]~24_combout ),
	.cin(gnd),
	.combout(\ULA|Mux2~7_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux2~7 .lut_mask = 16'h88F8;
defparam \ULA|Mux2~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \SaidaAlu|sr_out[29] (
	.clk(\clk~combout ),
	.datain(\ULA|Mux2~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SaidaAlu|sr_out [29]));

cycloneii_lcell_comb \MUX2_RI_BR|m_out[29]~29 (
// Equation(s):
// \MUX2_RI_BR|m_out[29]~29_combout  = (\Controladora|pstate.ldreg_st~regout  & (\REG_DATA_MEM|sr_out [29])) # (!\Controladora|pstate.ldreg_st~regout  & ((\SaidaAlu|sr_out [29])))

	.dataa(\REG_DATA_MEM|sr_out [29]),
	.datab(\SaidaAlu|sr_out [29]),
	.datac(vcc),
	.datad(\Controladora|pstate.ldreg_st~regout ),
	.cin(gnd),
	.combout(\MUX2_RI_BR|m_out[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \MUX2_RI_BR|m_out[29]~29 .lut_mask = 16'hAACC;
defparam \MUX2_RI_BR|m_out[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a29 (
	.portawe(\Controladora|WideOr2~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(!\Controladora|pstate.fetch_st~_wirecell_combout ),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MUX2_RI_BR|m_out[29]~29_combout }),
	.portaaddr({\MUX1_RI_BR|m_out[4]~4_combout ,\MUX1_RI_BR|m_out[3]~3_combout ,\MUX1_RI_BR|m_out[2]~2_combout ,\MUX1_RI_BR|m_out[1]~1_combout ,\MUX1_RI_BR|m_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Memoria|altsyncram_component|auto_generated|q_a [20],\Memoria|altsyncram_component|auto_generated|q_a [19],\Memoria|altsyncram_component|auto_generated|q_a [18],\Memoria|altsyncram_component|auto_generated|q_a [17],\Memoria|altsyncram_component|auto_generated|q_a [16]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a29_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a29 .logical_ram_name = "breg:Banco_de_Registradores|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ALTSYNCRAM";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a29 .port_a_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a29 .port_a_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a29 .port_a_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a29 .port_a_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a29 .port_a_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a29 .port_b_address_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a29 .port_b_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a29 .port_b_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a29 .port_b_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a29 .port_b_first_bit_number = 29;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a29 .port_b_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a29 .port_b_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a29 .port_b_read_enable_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a29 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a29 .ram_block_type = "M4K";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a29 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \REG_B|sr_out[29]~29 (
// Equation(s):
// \REG_B|sr_out[29]~29_combout  = (\Banco_de_Registradores|breg32~38_regout  & ((\Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a29~portbdataout ))) # (!\Banco_de_Registradores|breg32~38_regout  & (\Banco_de_Registradores|breg32~68_regout ))

	.dataa(\Banco_de_Registradores|breg32~68_regout ),
	.datab(\Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a29~portbdataout ),
	.datac(vcc),
	.datad(\Banco_de_Registradores|breg32~38_regout ),
	.cin(gnd),
	.combout(\REG_B|sr_out[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \REG_B|sr_out[29]~29 .lut_mask = 16'hCCAA;
defparam \REG_B|sr_out[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \Banco_de_Registradores|breg32_rtl_0_bypass[40] (
	.clk(\clk~combout ),
	.datain(\MUX2_RI_BR|m_out[29]~29_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Banco_de_Registradores|breg32_rtl_0_bypass [40]));

cycloneii_lcell_ff \REG_B|sr_out[29] (
	.clk(\clk~combout ),
	.datain(\REG_B|sr_out[29]~29_combout ),
	.sdata(\Banco_de_Registradores|breg32_rtl_0_bypass [40]),
	.aclr(gnd),
	.sclr(\Banco_de_Registradores|Equal1~1_combout ),
	.sload(\Banco_de_Registradores|breg32~111_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_B|sr_out [29]));

cycloneii_ram_block \Memoria|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\Controladora|pstate.writemem_st~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\REG_B|sr_out [29]}),
	.portaaddr({\MUX_PC_MEM|m_out[9]~9_combout ,\MUX_PC_MEM|m_out[8]~8_combout ,\MUX_PC_MEM|m_out[7]~7_combout ,\MUX_PC_MEM|m_out[6]~6_combout ,\MUX_PC_MEM|m_out[5]~5_combout ,\MUX_PC_MEM|m_out[4]~4_combout ,\MUX_PC_MEM|m_out[3]~3_combout ,\MUX_PC_MEM|m_out[2]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Memoria|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a29 .init_file = "mem3.mif";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "mips_mem:Memoria|altsyncram:altsyncram_component|altsyncram_dmc1:auto_generated|ALTSYNCRAM";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 8;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_in_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 255;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 256;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a29 .port_a_write_enable_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 8;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M4K";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a29 .safe_write = "err_on_2clk";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = 256'h000000000000000000000000000000000000000000000000000004000236061E;
// synopsys translate_on

cycloneii_lcell_ff \RI|sr_out[29] (
	.clk(\clk~combout ),
	.datain(\Memoria|altsyncram_component|auto_generated|q_a [29]),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Controladora|pstate.fetch_st~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RI|sr_out [29]));

cycloneii_lcell_comb \Controladora|op_alu[1]~0 (
// Equation(s):
// \Controladora|op_alu[1]~0_combout  = (\RI|sr_out [28] & (\RI|sr_out [29] & (\Controladora|pstate.imm_st1~regout  & \Controladora|nstate.rtype_ex_st~0_combout )))

	.dataa(\RI|sr_out [28]),
	.datab(\RI|sr_out [29]),
	.datac(\Controladora|pstate.imm_st1~regout ),
	.datad(\Controladora|nstate.rtype_ex_st~0_combout ),
	.cin(gnd),
	.combout(\Controladora|op_alu[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controladora|op_alu[1]~0 .lut_mask = 16'h8000;
defparam \Controladora|op_alu[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \COntroladora_ULA|alu_ctr~14 (
// Equation(s):
// \COntroladora_ULA|alu_ctr~14_combout  = (\RI|sr_out [5] & (\COntroladora_ULA|alu_ctr~4_combout  & (!\RI|sr_out [0] & !\RI|sr_out [1])))

	.dataa(\RI|sr_out [5]),
	.datab(\COntroladora_ULA|alu_ctr~4_combout ),
	.datac(\RI|sr_out [0]),
	.datad(\RI|sr_out [1]),
	.cin(gnd),
	.combout(\COntroladora_ULA|alu_ctr~14_combout ),
	.cout());
// synopsys translate_off
defparam \COntroladora_ULA|alu_ctr~14 .lut_mask = 16'h0008;
defparam \COntroladora_ULA|alu_ctr~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \COntroladora_ULA|alu_ctr[0]~15 (
// Equation(s):
// \COntroladora_ULA|alu_ctr[0]~15_combout  = (!\COntroladora_ULA|alu_ctr~14_combout  & ((\Controladora|op_alu[2]~1_combout ) # ((!\Controladora|Selector0~1_combout ) # (!\Controladora|op_alu[1]~0_combout ))))

	.dataa(\Controladora|op_alu[2]~1_combout ),
	.datab(\Controladora|op_alu[1]~0_combout ),
	.datac(\Controladora|Selector0~1_combout ),
	.datad(\COntroladora_ULA|alu_ctr~14_combout ),
	.cin(gnd),
	.combout(\COntroladora_ULA|alu_ctr[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \COntroladora_ULA|alu_ctr[0]~15 .lut_mask = 16'h00BF;
defparam \COntroladora_ULA|alu_ctr[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \COntroladora_ULA|alu_ctr[3]~25 (
// Equation(s):
// \COntroladora_ULA|alu_ctr[3]~25_combout  = (\COntroladora_ULA|alu_ctr[3]~13_combout  & (\COntroladora_ULA|alu_ctr[1]~35_combout  & (\COntroladora_ULA|alu_ctr[0]~15_combout  & \COntroladora_ULA|alu_ctr[3]~9_combout )))

	.dataa(\COntroladora_ULA|alu_ctr[3]~13_combout ),
	.datab(\COntroladora_ULA|alu_ctr[1]~35_combout ),
	.datac(\COntroladora_ULA|alu_ctr[0]~15_combout ),
	.datad(\COntroladora_ULA|alu_ctr[3]~9_combout ),
	.cin(gnd),
	.combout(\COntroladora_ULA|alu_ctr[3]~25_combout ),
	.cout());
// synopsys translate_off
defparam \COntroladora_ULA|alu_ctr[3]~25 .lut_mask = 16'h8000;
defparam \COntroladora_ULA|alu_ctr[3]~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \COntroladora_ULA|Equal0~0 (
// Equation(s):
// \COntroladora_ULA|Equal0~0_combout  = (\Controladora|op_alu[2]~1_combout  & !\Controladora|Selector0~1_combout )

	.dataa(\Controladora|op_alu[2]~1_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Controladora|Selector0~1_combout ),
	.cin(gnd),
	.combout(\COntroladora_ULA|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \COntroladora_ULA|Equal0~0 .lut_mask = 16'h00AA;
defparam \COntroladora_ULA|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \COntroladora_ULA|alu_ctr[3]~26 (
// Equation(s):
// \COntroladora_ULA|alu_ctr[3]~26_combout  = (\COntroladora_ULA|alu_ctr~5_combout ) # (((\COntroladora_ULA|alu_ctr[3]~25_combout  & !\COntroladora_ULA|Equal0~0_combout )) # (!\COntroladora_ULA|alu_ctr[0]~17_combout ))

	.dataa(\COntroladora_ULA|alu_ctr~5_combout ),
	.datab(\COntroladora_ULA|alu_ctr[3]~25_combout ),
	.datac(\COntroladora_ULA|Equal0~0_combout ),
	.datad(\COntroladora_ULA|alu_ctr[0]~17_combout ),
	.cin(gnd),
	.combout(\COntroladora_ULA|alu_ctr[3]~26_combout ),
	.cout());
// synopsys translate_off
defparam \COntroladora_ULA|alu_ctr[3]~26 .lut_mask = 16'hAEFF;
defparam \COntroladora_ULA|alu_ctr[3]~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_B_extsgn_ALU|m_out[2]~4 (
// Equation(s):
// \MUX_B_extsgn_ALU|m_out[2]~4_combout  = (\Controladora|WideNor0~0_combout  & ((\REG_B|sr_out [2]) # ((\Controladora|s_aluBin [0])))) # (!\Controladora|WideNor0~0_combout  & (((\RI|sr_out [2] & !\Controladora|s_aluBin [0]))))

	.dataa(\Controladora|WideNor0~0_combout ),
	.datab(\REG_B|sr_out [2]),
	.datac(\RI|sr_out [2]),
	.datad(\Controladora|s_aluBin [0]),
	.cin(gnd),
	.combout(\MUX_B_extsgn_ALU|m_out[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_B_extsgn_ALU|m_out[2]~4 .lut_mask = 16'hAAD8;
defparam \MUX_B_extsgn_ALU|m_out[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|a32~76 (
// Equation(s):
// \ULA|a32~76_combout  = (\MUX_A_ALU|m_out[2]~2_combout ) # ((\MUX_B_extsgn_ALU|m_out[2]~4_combout ) # ((\RI|sr_out [0] & \Controladora|s_aluBin [0])))

	.dataa(\MUX_A_ALU|m_out[2]~2_combout ),
	.datab(\MUX_B_extsgn_ALU|m_out[2]~4_combout ),
	.datac(\RI|sr_out [0]),
	.datad(\Controladora|s_aluBin [0]),
	.cin(gnd),
	.combout(\ULA|a32~76_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|a32~76 .lut_mask = 16'hFEEE;
defparam \ULA|a32~76 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux29~10 (
// Equation(s):
// \ULA|Mux29~10_combout  = (\COntroladora_ULA|alu_ctr[3]~26_combout  & ((!\ULA|a32~76_combout ))) # (!\COntroladora_ULA|alu_ctr[3]~26_combout  & (\ULA|tmp[2]~4_combout ))

	.dataa(\ULA|tmp[2]~4_combout ),
	.datab(vcc),
	.datac(\COntroladora_ULA|alu_ctr[3]~26_combout ),
	.datad(\ULA|a32~76_combout ),
	.cin(gnd),
	.combout(\ULA|Mux29~10_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux29~10 .lut_mask = 16'h0AFA;
defparam \ULA|Mux29~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux29~12 (
// Equation(s):
// \ULA|Mux29~12_combout  = (!\COntroladora_ULA|alu_ctr[2]~24_combout  & ((!\COntroladora_ULA|alu_ctr[1]~31_combout ) # (!\COntroladora_ULA|alu_ctr[3]~26_combout )))

	.dataa(vcc),
	.datab(\COntroladora_ULA|alu_ctr[3]~26_combout ),
	.datac(\COntroladora_ULA|alu_ctr[1]~31_combout ),
	.datad(\COntroladora_ULA|alu_ctr[2]~24_combout ),
	.cin(gnd),
	.combout(\ULA|Mux29~12_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux29~12 .lut_mask = 16'h003F;
defparam \ULA|Mux29~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux29~13 (
// Equation(s):
// \ULA|Mux29~13_combout  = (\ULA|Mux29~9_combout  & ((\ULA|Mux29~12_combout ) # ((\ULA|Mux29~10_combout  & \ULA|Mux29~11_combout )))) # (!\ULA|Mux29~9_combout  & (\ULA|Mux29~10_combout  & (\ULA|Mux29~11_combout )))

	.dataa(\ULA|Mux29~9_combout ),
	.datab(\ULA|Mux29~10_combout ),
	.datac(\ULA|Mux29~11_combout ),
	.datad(\ULA|Mux29~12_combout ),
	.cin(gnd),
	.combout(\ULA|Mux29~13_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux29~13 .lut_mask = 16'hEAC0;
defparam \ULA|Mux29~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \SaidaAlu|sr_out[2] (
	.clk(\clk~combout ),
	.datain(\ULA|Mux29~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SaidaAlu|sr_out [2]));

cycloneii_lcell_comb \MUX2_RI_BR|m_out[2]~2 (
// Equation(s):
// \MUX2_RI_BR|m_out[2]~2_combout  = (\Controladora|pstate.ldreg_st~regout  & (\REG_DATA_MEM|sr_out [2])) # (!\Controladora|pstate.ldreg_st~regout  & ((\SaidaAlu|sr_out [2])))

	.dataa(\REG_DATA_MEM|sr_out [2]),
	.datab(\SaidaAlu|sr_out [2]),
	.datac(vcc),
	.datad(\Controladora|pstate.ldreg_st~regout ),
	.cin(gnd),
	.combout(\MUX2_RI_BR|m_out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MUX2_RI_BR|m_out[2]~2 .lut_mask = 16'hAACC;
defparam \MUX2_RI_BR|m_out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a2 (
	.portawe(\Controladora|WideOr2~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(!\Controladora|pstate.fetch_st~_wirecell_combout ),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MUX2_RI_BR|m_out[2]~2_combout }),
	.portaaddr({\MUX1_RI_BR|m_out[4]~4_combout ,\MUX1_RI_BR|m_out[3]~3_combout ,\MUX1_RI_BR|m_out[2]~2_combout ,\MUX1_RI_BR|m_out[1]~1_combout ,\MUX1_RI_BR|m_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Memoria|altsyncram_component|auto_generated|q_a [20],\Memoria|altsyncram_component|auto_generated|q_a [19],\Memoria|altsyncram_component|auto_generated|q_a [18],\Memoria|altsyncram_component|auto_generated|q_a [17],\Memoria|altsyncram_component|auto_generated|q_a [16]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a2 .logical_ram_name = "breg:Banco_de_Registradores|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ALTSYNCRAM";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a2 .port_a_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a2 .port_a_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a2 .port_a_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a2 .port_a_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a2 .port_a_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a2 .port_b_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a2 .port_b_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a2 .port_b_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a2 .port_b_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a2 .port_b_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a2 .port_b_read_enable_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a2 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a2 .ram_block_type = "M4K";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a2 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \REG_B|sr_out[2]~2 (
// Equation(s):
// \REG_B|sr_out[2]~2_combout  = (\Banco_de_Registradores|breg32~38_regout  & ((\Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a2~portbdataout ))) # (!\Banco_de_Registradores|breg32~38_regout  & (\Banco_de_Registradores|breg32~41_regout ))

	.dataa(\Banco_de_Registradores|breg32~41_regout ),
	.datab(\Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a2~portbdataout ),
	.datac(vcc),
	.datad(\Banco_de_Registradores|breg32~38_regout ),
	.cin(gnd),
	.combout(\REG_B|sr_out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_B|sr_out[2]~2 .lut_mask = 16'hCCAA;
defparam \REG_B|sr_out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \Banco_de_Registradores|breg32_rtl_0_bypass[13] (
	.clk(\clk~combout ),
	.datain(\MUX2_RI_BR|m_out[2]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Banco_de_Registradores|breg32_rtl_0_bypass [13]));

cycloneii_lcell_ff \REG_B|sr_out[2] (
	.clk(\clk~combout ),
	.datain(\REG_B|sr_out[2]~2_combout ),
	.sdata(\Banco_de_Registradores|breg32_rtl_0_bypass [13]),
	.aclr(gnd),
	.sclr(\Banco_de_Registradores|Equal1~1_combout ),
	.sload(\Banco_de_Registradores|breg32~111_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_B|sr_out [2]));

cycloneii_ram_block \Memoria|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\Controladora|pstate.writemem_st~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\REG_B|sr_out [2]}),
	.portaaddr({\MUX_PC_MEM|m_out[9]~9_combout ,\MUX_PC_MEM|m_out[8]~8_combout ,\MUX_PC_MEM|m_out[7]~7_combout ,\MUX_PC_MEM|m_out[6]~6_combout ,\MUX_PC_MEM|m_out[5]~5_combout ,\MUX_PC_MEM|m_out[4]~4_combout ,\MUX_PC_MEM|m_out[3]~3_combout ,\MUX_PC_MEM|m_out[2]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Memoria|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a2 .init_file = "mem3.mif";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "mips_mem:Memoria|altsyncram:altsyncram_component|altsyncram_dmc1:auto_generated|ALTSYNCRAM";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 8;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_in_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 255;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 256;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 8;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M4K";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a2 .safe_write = "err_on_2clk";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 256'h0000000000000000000000000000000C000000000000000000000000034E501E;
// synopsys translate_on

cycloneii_lcell_ff \RI|sr_out[2] (
	.clk(\clk~combout ),
	.datain(\Memoria|altsyncram_component|auto_generated|q_a [2]),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Controladora|pstate.fetch_st~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RI|sr_out [2]));

cycloneii_lcell_comb \COntroladora_ULA|alu_ctr~7 (
// Equation(s):
// \COntroladora_ULA|alu_ctr~7_combout  = (\RI|sr_out [1] & (\Controladora|pstate.rtype_ex_st~regout  & (!\RI|sr_out [0] & !\RI|sr_out [4])))

	.dataa(\RI|sr_out [1]),
	.datab(\Controladora|pstate.rtype_ex_st~regout ),
	.datac(\RI|sr_out [0]),
	.datad(\RI|sr_out [4]),
	.cin(gnd),
	.combout(\COntroladora_ULA|alu_ctr~7_combout ),
	.cout());
// synopsys translate_off
defparam \COntroladora_ULA|alu_ctr~7 .lut_mask = 16'h0008;
defparam \COntroladora_ULA|alu_ctr~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \COntroladora_ULA|alu_ctr[1]~34 (
// Equation(s):
// \COntroladora_ULA|alu_ctr[1]~34_combout  = (\RI|sr_out [5] & ((\RI|sr_out [2]) # ((!\COntroladora_ULA|alu_ctr~7_combout )))) # (!\RI|sr_out [5] & (((!\COntroladora_ULA|alu_ctr~6_combout ))))

	.dataa(\RI|sr_out [5]),
	.datab(\RI|sr_out [2]),
	.datac(\COntroladora_ULA|alu_ctr~7_combout ),
	.datad(\COntroladora_ULA|alu_ctr~6_combout ),
	.cin(gnd),
	.combout(\COntroladora_ULA|alu_ctr[1]~34_combout ),
	.cout());
// synopsys translate_off
defparam \COntroladora_ULA|alu_ctr[1]~34 .lut_mask = 16'h8ADF;
defparam \COntroladora_ULA|alu_ctr[1]~34 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \COntroladora_ULA|alu_ctr[1]~35 (
// Equation(s):
// \COntroladora_ULA|alu_ctr[1]~35_combout  = (\COntroladora_ULA|alu_ctr[1]~34_combout ) # ((\RI|sr_out [5] & ((!\RI|sr_out [3]))) # (!\RI|sr_out [5] & (!\RI|sr_out [1])))

	.dataa(\RI|sr_out [5]),
	.datab(\COntroladora_ULA|alu_ctr[1]~34_combout ),
	.datac(\RI|sr_out [1]),
	.datad(\RI|sr_out [3]),
	.cin(gnd),
	.combout(\COntroladora_ULA|alu_ctr[1]~35_combout ),
	.cout());
// synopsys translate_off
defparam \COntroladora_ULA|alu_ctr[1]~35 .lut_mask = 16'hCDEF;
defparam \COntroladora_ULA|alu_ctr[1]~35 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \COntroladora_ULA|alu_ctr~22 (
// Equation(s):
// \COntroladora_ULA|alu_ctr~22_combout  = (\RI|sr_out [0] & (\RI|sr_out [1] & (\RI|sr_out [5] & \COntroladora_ULA|alu_ctr~4_combout )))

	.dataa(\RI|sr_out [0]),
	.datab(\RI|sr_out [1]),
	.datac(\RI|sr_out [5]),
	.datad(\COntroladora_ULA|alu_ctr~4_combout ),
	.cin(gnd),
	.combout(\COntroladora_ULA|alu_ctr~22_combout ),
	.cout());
// synopsys translate_off
defparam \COntroladora_ULA|alu_ctr~22 .lut_mask = 16'h8000;
defparam \COntroladora_ULA|alu_ctr~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \COntroladora_ULA|alu_ctr[1]~23 (
// Equation(s):
// \COntroladora_ULA|alu_ctr[1]~23_combout  = (\COntroladora_ULA|alu_ctr[3]~13_combout  & (\COntroladora_ULA|alu_ctr[1]~35_combout  & (\COntroladora_ULA|alu_ctr[1]~20_combout  & !\COntroladora_ULA|alu_ctr~22_combout )))

	.dataa(\COntroladora_ULA|alu_ctr[3]~13_combout ),
	.datab(\COntroladora_ULA|alu_ctr[1]~35_combout ),
	.datac(\COntroladora_ULA|alu_ctr[1]~20_combout ),
	.datad(\COntroladora_ULA|alu_ctr~22_combout ),
	.cin(gnd),
	.combout(\COntroladora_ULA|alu_ctr[1]~23_combout ),
	.cout());
// synopsys translate_off
defparam \COntroladora_ULA|alu_ctr[1]~23 .lut_mask = 16'h0080;
defparam \COntroladora_ULA|alu_ctr[1]~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \COntroladora_ULA|alu_ctr[1]~30 (
// Equation(s):
// \COntroladora_ULA|alu_ctr[1]~30_combout  = ((\Controladora|op_alu[2]~1_combout  & \Controladora|Selector0~1_combout )) # (!\Controladora|op_alu[1]~0_combout )

	.dataa(\Controladora|op_alu[2]~1_combout ),
	.datab(\Controladora|Selector0~1_combout ),
	.datac(vcc),
	.datad(\Controladora|op_alu[1]~0_combout ),
	.cin(gnd),
	.combout(\COntroladora_ULA|alu_ctr[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \COntroladora_ULA|alu_ctr[1]~30 .lut_mask = 16'h88FF;
defparam \COntroladora_ULA|alu_ctr[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \COntroladora_ULA|alu_ctr[1]~31 (
// Equation(s):
// \COntroladora_ULA|alu_ctr[1]~31_combout  = (\COntroladora_ULA|alu_ctr[1]~29_combout ) # (((\COntroladora_ULA|alu_ctr[1]~23_combout  & \COntroladora_ULA|alu_ctr[1]~30_combout )) # (!\COntroladora_ULA|alu_ctr[3]~13_combout ))

	.dataa(\COntroladora_ULA|alu_ctr[1]~29_combout ),
	.datab(\COntroladora_ULA|alu_ctr[1]~23_combout ),
	.datac(\COntroladora_ULA|alu_ctr[1]~30_combout ),
	.datad(\COntroladora_ULA|alu_ctr[3]~13_combout ),
	.cin(gnd),
	.combout(\COntroladora_ULA|alu_ctr[1]~31_combout ),
	.cout());
// synopsys translate_off
defparam \COntroladora_ULA|alu_ctr[1]~31 .lut_mask = 16'hEAFF;
defparam \COntroladora_ULA|alu_ctr[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~64 (
// Equation(s):
// \ULA|ShiftRight0~64_combout  = (\ULA|ShiftRight0~62_combout ) # ((\RI|sr_out [7] & \ULA|ShiftRight0~63_combout ))

	.dataa(\ULA|ShiftRight0~62_combout ),
	.datab(\RI|sr_out [7]),
	.datac(\ULA|ShiftRight0~63_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~64_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~64 .lut_mask = 16'hEAEA;
defparam \ULA|ShiftRight0~64 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~88 (
// Equation(s):
// \ULA|ShiftRight0~88_combout  = (\RI|sr_out [9] & ((\RI|sr_out [8] & (\ULA|ShiftRight0~64_combout )) # (!\RI|sr_out [8] & ((\ULA|ShiftRight0~87_combout )))))

	.dataa(\RI|sr_out [9]),
	.datab(\ULA|ShiftRight0~64_combout ),
	.datac(\ULA|ShiftRight0~87_combout ),
	.datad(\RI|sr_out [8]),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~88_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~88 .lut_mask = 16'h88A0;
defparam \ULA|ShiftRight0~88 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftRight0~89 (
// Equation(s):
// \ULA|ShiftRight0~89_combout  = (\RI|sr_out [8] & (\ULA|ShiftRight0~58_combout )) # (!\RI|sr_out [8] & (((\ULA|ShiftRight0~51_combout ) # (\ULA|ShiftRight0~52_combout ))))

	.dataa(\ULA|ShiftRight0~58_combout ),
	.datab(\ULA|ShiftRight0~51_combout ),
	.datac(\ULA|ShiftRight0~52_combout ),
	.datad(\RI|sr_out [8]),
	.cin(gnd),
	.combout(\ULA|ShiftRight0~89_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftRight0~89 .lut_mask = 16'hAAFC;
defparam \ULA|ShiftRight0~89 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux0~15 (
// Equation(s):
// \ULA|Mux0~15_combout  = (\RI|sr_out [10] & ((\ULA|ShiftRight0~88_combout ) # ((\ULA|ShiftRight0~89_combout  & !\RI|sr_out [9]))))

	.dataa(\RI|sr_out [10]),
	.datab(\ULA|ShiftRight0~88_combout ),
	.datac(\ULA|ShiftRight0~89_combout ),
	.datad(\RI|sr_out [9]),
	.cin(gnd),
	.combout(\ULA|Mux0~15_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux0~15 .lut_mask = 16'h88A8;
defparam \ULA|Mux0~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux0~19 (
// Equation(s):
// \ULA|Mux0~19_combout  = (!\RI|sr_out [10] & ((\ULA|Mux0~18_combout ) # ((\RI|sr_out [9] & \ULA|ShiftRight0~91_combout ))))

	.dataa(\ULA|Mux0~18_combout ),
	.datab(\RI|sr_out [9]),
	.datac(\ULA|ShiftRight0~91_combout ),
	.datad(\RI|sr_out [10]),
	.cin(gnd),
	.combout(\ULA|Mux0~19_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux0~19 .lut_mask = 16'h00EA;
defparam \ULA|Mux0~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux31~3 (
// Equation(s):
// \ULA|Mux31~3_combout  = (\COntroladora_ULA|alu_ctr[0]~27_combout  & (((\ULA|Mux0~15_combout ) # (\ULA|Mux0~19_combout )))) # (!\COntroladora_ULA|alu_ctr[0]~27_combout  & (\ULA|Add1~0_combout ))

	.dataa(\ULA|Add1~0_combout ),
	.datab(\COntroladora_ULA|alu_ctr[0]~27_combout ),
	.datac(\ULA|Mux0~15_combout ),
	.datad(\ULA|Mux0~19_combout ),
	.cin(gnd),
	.combout(\ULA|Mux31~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux31~3 .lut_mask = 16'hEEE2;
defparam \ULA|Mux31~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|ShiftLeft0~133 (
// Equation(s):
// \ULA|ShiftLeft0~133_combout  = (!\RI|sr_out [6] & (!\RI|sr_out [7] & (\MUX_A_ALU|m_out[0]~0_combout  & \ULA|ShiftRight0~9_combout )))

	.dataa(\RI|sr_out [6]),
	.datab(\RI|sr_out [7]),
	.datac(\MUX_A_ALU|m_out[0]~0_combout ),
	.datad(\ULA|ShiftRight0~9_combout ),
	.cin(gnd),
	.combout(\ULA|ShiftLeft0~133_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|ShiftLeft0~133 .lut_mask = 16'h1000;
defparam \ULA|ShiftLeft0~133 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux31~5 (
// Equation(s):
// \ULA|Mux31~5_combout  = (\COntroladora_ULA|alu_ctr[0]~27_combout  & (\ULA|Add1~0_combout )) # (!\COntroladora_ULA|alu_ctr[0]~27_combout  & (((\ULA|ShiftLeft0~133_combout  & !\RI|sr_out [10]))))

	.dataa(\ULA|Add1~0_combout ),
	.datab(\COntroladora_ULA|alu_ctr[0]~27_combout ),
	.datac(\ULA|ShiftLeft0~133_combout ),
	.datad(\RI|sr_out [10]),
	.cin(gnd),
	.combout(\ULA|Mux31~5_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux31~5 .lut_mask = 16'h88B8;
defparam \ULA|Mux31~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux31~6 (
// Equation(s):
// \ULA|Mux31~6_combout  = (!\COntroladora_ULA|alu_ctr[2]~24_combout  & ((\ULA|Mux31~4_combout ) # ((\COntroladora_ULA|alu_ctr[3]~26_combout  & \ULA|Mux31~5_combout ))))

	.dataa(\ULA|Mux31~4_combout ),
	.datab(\COntroladora_ULA|alu_ctr[3]~26_combout ),
	.datac(\ULA|Mux31~5_combout ),
	.datad(\COntroladora_ULA|alu_ctr[2]~24_combout ),
	.cin(gnd),
	.combout(\ULA|Mux31~6_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux31~6 .lut_mask = 16'h00EA;
defparam \ULA|Mux31~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux31~7 (
// Equation(s):
// \ULA|Mux31~7_combout  = (\COntroladora_ULA|alu_ctr[1]~31_combout  & (\ULA|Mux0~1_combout  & (\ULA|Mux31~3_combout ))) # (!\COntroladora_ULA|alu_ctr[1]~31_combout  & (((\ULA|Mux31~6_combout ))))

	.dataa(\ULA|Mux0~1_combout ),
	.datab(\COntroladora_ULA|alu_ctr[1]~31_combout ),
	.datac(\ULA|Mux31~3_combout ),
	.datad(\ULA|Mux31~6_combout ),
	.cin(gnd),
	.combout(\ULA|Mux31~7_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux31~7 .lut_mask = 16'hB380;
defparam \ULA|Mux31~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux24~0 (
// Equation(s):
// \ULA|Mux24~0_combout  = (\COntroladora_ULA|alu_ctr[2]~24_combout  & !\COntroladora_ULA|alu_ctr[0]~27_combout )

	.dataa(\COntroladora_ULA|alu_ctr[2]~24_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\COntroladora_ULA|alu_ctr[0]~27_combout ),
	.cin(gnd),
	.combout(\ULA|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux24~0 .lut_mask = 16'h00AA;
defparam \ULA|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_B_extsgn_ALU|m_out[0]~2 (
// Equation(s):
// \MUX_B_extsgn_ALU|m_out[0]~2_combout  = (!\Controladora|s_aluBin [0] & ((\Controladora|WideNor0~0_combout  & (\REG_B|sr_out [0])) # (!\Controladora|WideNor0~0_combout  & ((\RI|sr_out [0])))))

	.dataa(\REG_B|sr_out [0]),
	.datab(\RI|sr_out [0]),
	.datac(\Controladora|WideNor0~0_combout ),
	.datad(\Controladora|s_aluBin [0]),
	.cin(gnd),
	.combout(\MUX_B_extsgn_ALU|m_out[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_B_extsgn_ALU|m_out[0]~2 .lut_mask = 16'h00AC;
defparam \MUX_B_extsgn_ALU|m_out[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux31~10 (
// Equation(s):
// \ULA|Mux31~10_combout  = (!\MUX_B_extsgn_ALU|m_out[0]~2_combout  & ((\Controladora|WideOr1~0_combout  & (!\REG_A|sr_out [0])) # (!\Controladora|WideOr1~0_combout  & ((!\PC|sr_out [0])))))

	.dataa(\REG_A|sr_out [0]),
	.datab(\PC|sr_out [0]),
	.datac(\Controladora|WideOr1~0_combout ),
	.datad(\MUX_B_extsgn_ALU|m_out[0]~2_combout ),
	.cin(gnd),
	.combout(\ULA|Mux31~10_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux31~10 .lut_mask = 16'h0053;
defparam \ULA|Mux31~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux31~8 (
// Equation(s):
// \ULA|Mux31~8_combout  = (\COntroladora_ULA|alu_ctr[3]~26_combout  & (((\ULA|Mux31~10_combout  & !\COntroladora_ULA|alu_ctr[1]~31_combout )))) # (!\COntroladora_ULA|alu_ctr[3]~26_combout  & (\ULA|tmp[0]~0_combout  & 
// ((\COntroladora_ULA|alu_ctr[1]~31_combout ))))

	.dataa(\ULA|tmp[0]~0_combout ),
	.datab(\ULA|Mux31~10_combout ),
	.datac(\COntroladora_ULA|alu_ctr[3]~26_combout ),
	.datad(\COntroladora_ULA|alu_ctr[1]~31_combout ),
	.cin(gnd),
	.combout(\ULA|Mux31~8_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux31~8 .lut_mask = 16'h0AC0;
defparam \ULA|Mux31~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ULA|Mux31~9 (
// Equation(s):
// \ULA|Mux31~9_combout  = (\ULA|Mux31~2_combout ) # ((\ULA|Mux31~7_combout ) # ((\ULA|Mux24~0_combout  & \ULA|Mux31~8_combout )))

	.dataa(\ULA|Mux31~2_combout ),
	.datab(\ULA|Mux31~7_combout ),
	.datac(\ULA|Mux24~0_combout ),
	.datad(\ULA|Mux31~8_combout ),
	.cin(gnd),
	.combout(\ULA|Mux31~9_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux31~9 .lut_mask = 16'hFEEE;
defparam \ULA|Mux31~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \SaidaAlu|sr_out[0] (
	.clk(\clk~combout ),
	.datain(\ULA|Mux31~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SaidaAlu|sr_out [0]));

cycloneii_lcell_comb \MUX2_RI_BR|m_out[0]~0 (
// Equation(s):
// \MUX2_RI_BR|m_out[0]~0_combout  = (\Controladora|pstate.ldreg_st~regout  & (\REG_DATA_MEM|sr_out [0])) # (!\Controladora|pstate.ldreg_st~regout  & ((\SaidaAlu|sr_out [0])))

	.dataa(\REG_DATA_MEM|sr_out [0]),
	.datab(\SaidaAlu|sr_out [0]),
	.datac(vcc),
	.datad(\Controladora|pstate.ldreg_st~regout ),
	.cin(gnd),
	.combout(\MUX2_RI_BR|m_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX2_RI_BR|m_out[0]~0 .lut_mask = 16'hAACC;
defparam \MUX2_RI_BR|m_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a0 (
	.portawe(\Controladora|WideOr2~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(!\Controladora|pstate.fetch_st~_wirecell_combout ),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MUX2_RI_BR|m_out[0]~0_combout }),
	.portaaddr({\MUX1_RI_BR|m_out[4]~4_combout ,\MUX1_RI_BR|m_out[3]~3_combout ,\MUX1_RI_BR|m_out[2]~2_combout ,\MUX1_RI_BR|m_out[1]~1_combout ,\MUX1_RI_BR|m_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Memoria|altsyncram_component|auto_generated|q_a [20],\Memoria|altsyncram_component|auto_generated|q_a [19],\Memoria|altsyncram_component|auto_generated|q_a [18],\Memoria|altsyncram_component|auto_generated|q_a [17],\Memoria|altsyncram_component|auto_generated|q_a [16]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a0 .logical_ram_name = "breg:Banco_de_Registradores|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ALTSYNCRAM";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \REG_B|sr_out[0]~0 (
// Equation(s):
// \REG_B|sr_out[0]~0_combout  = (\Banco_de_Registradores|breg32~38_regout  & ((\Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a0~portbdataout ))) # (!\Banco_de_Registradores|breg32~38_regout  & (\Banco_de_Registradores|breg32~39_regout ))

	.dataa(\Banco_de_Registradores|breg32~39_regout ),
	.datab(\Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a0~portbdataout ),
	.datac(vcc),
	.datad(\Banco_de_Registradores|breg32~38_regout ),
	.cin(gnd),
	.combout(\REG_B|sr_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_B|sr_out[0]~0 .lut_mask = 16'hCCAA;
defparam \REG_B|sr_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \Banco_de_Registradores|breg32_rtl_0_bypass[11] (
	.clk(\clk~combout ),
	.datain(\MUX2_RI_BR|m_out[0]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Banco_de_Registradores|breg32_rtl_0_bypass [11]));

cycloneii_lcell_ff \REG_B|sr_out[0] (
	.clk(\clk~combout ),
	.datain(\REG_B|sr_out[0]~0_combout ),
	.sdata(\Banco_de_Registradores|breg32_rtl_0_bypass [11]),
	.aclr(gnd),
	.sclr(\Banco_de_Registradores|Equal1~1_combout ),
	.sload(\Banco_de_Registradores|breg32~111_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_B|sr_out [0]));

cycloneii_ram_block \Memoria|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\Controladora|pstate.writemem_st~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\REG_B|sr_out [0]}),
	.portaaddr({\MUX_PC_MEM|m_out[9]~9_combout ,\MUX_PC_MEM|m_out[8]~8_combout ,\MUX_PC_MEM|m_out[7]~7_combout ,\MUX_PC_MEM|m_out[6]~6_combout ,\MUX_PC_MEM|m_out[5]~5_combout ,\MUX_PC_MEM|m_out[4]~4_combout ,\MUX_PC_MEM|m_out[3]~3_combout ,\MUX_PC_MEM|m_out[2]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a0 .init_file = "mem3.mif";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "mips_mem:Memoria|altsyncram:altsyncram_component|altsyncram_dmc1:auto_generated|ALTSYNCRAM";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 256'h0000000000000000000000000000001F00000000000000000000040000050224;
// synopsys translate_on

cycloneii_lcell_ff \RI|sr_out[0] (
	.clk(\clk~combout ),
	.datain(\Memoria|altsyncram_component|auto_generated|q_a [0]),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Controladora|pstate.fetch_st~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RI|sr_out [0]));

cycloneii_lcell_ff \SaidaAlu|sr_out[11] (
	.clk(\clk~combout ),
	.datain(\ULA|Mux20~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SaidaAlu|sr_out [11]));

cycloneii_lcell_comb \MUX2_RI_BR|m_out[11]~11 (
// Equation(s):
// \MUX2_RI_BR|m_out[11]~11_combout  = (\Controladora|pstate.ldreg_st~regout  & (\REG_DATA_MEM|sr_out [11])) # (!\Controladora|pstate.ldreg_st~regout  & ((\SaidaAlu|sr_out [11])))

	.dataa(\REG_DATA_MEM|sr_out [11]),
	.datab(\SaidaAlu|sr_out [11]),
	.datac(vcc),
	.datad(\Controladora|pstate.ldreg_st~regout ),
	.cin(gnd),
	.combout(\MUX2_RI_BR|m_out[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \MUX2_RI_BR|m_out[11]~11 .lut_mask = 16'hAACC;
defparam \MUX2_RI_BR|m_out[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a11 (
	.portawe(\Controladora|WideOr2~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(!\Controladora|pstate.fetch_st~_wirecell_combout ),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MUX2_RI_BR|m_out[11]~11_combout }),
	.portaaddr({\MUX1_RI_BR|m_out[4]~4_combout ,\MUX1_RI_BR|m_out[3]~3_combout ,\MUX1_RI_BR|m_out[2]~2_combout ,\MUX1_RI_BR|m_out[1]~1_combout ,\MUX1_RI_BR|m_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Memoria|altsyncram_component|auto_generated|q_a [20],\Memoria|altsyncram_component|auto_generated|q_a [19],\Memoria|altsyncram_component|auto_generated|q_a [18],\Memoria|altsyncram_component|auto_generated|q_a [17],\Memoria|altsyncram_component|auto_generated|q_a [16]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a11 .logical_ram_name = "breg:Banco_de_Registradores|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ALTSYNCRAM";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a11 .port_a_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a11 .port_a_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a11 .port_a_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a11 .port_a_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a11 .port_a_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a11 .port_b_address_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a11 .port_b_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a11 .port_b_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a11 .port_b_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a11 .port_b_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a11 .port_b_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a11 .port_b_read_enable_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a11 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a11 .ram_block_type = "M4K";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a11 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \REG_B|sr_out[11]~11 (
// Equation(s):
// \REG_B|sr_out[11]~11_combout  = (\Banco_de_Registradores|breg32~38_regout  & ((\Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a11~portbdataout ))) # (!\Banco_de_Registradores|breg32~38_regout  & (\Banco_de_Registradores|breg32~50_regout ))

	.dataa(\Banco_de_Registradores|breg32~50_regout ),
	.datab(\Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a11~portbdataout ),
	.datac(vcc),
	.datad(\Banco_de_Registradores|breg32~38_regout ),
	.cin(gnd),
	.combout(\REG_B|sr_out[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_B|sr_out[11]~11 .lut_mask = 16'hCCAA;
defparam \REG_B|sr_out[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \Banco_de_Registradores|breg32_rtl_0_bypass[22] (
	.clk(\clk~combout ),
	.datain(\MUX2_RI_BR|m_out[11]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Banco_de_Registradores|breg32_rtl_0_bypass [22]));

cycloneii_lcell_ff \REG_B|sr_out[11] (
	.clk(\clk~combout ),
	.datain(\REG_B|sr_out[11]~11_combout ),
	.sdata(\Banco_de_Registradores|breg32_rtl_0_bypass [22]),
	.aclr(gnd),
	.sclr(\Banco_de_Registradores|Equal1~1_combout ),
	.sload(\Banco_de_Registradores|breg32~111_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_B|sr_out [11]));

cycloneii_ram_block \Memoria|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\Controladora|pstate.writemem_st~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\REG_B|sr_out [11]}),
	.portaaddr({\MUX_PC_MEM|m_out[9]~9_combout ,\MUX_PC_MEM|m_out[8]~8_combout ,\MUX_PC_MEM|m_out[7]~7_combout ,\MUX_PC_MEM|m_out[6]~6_combout ,\MUX_PC_MEM|m_out[5]~5_combout ,\MUX_PC_MEM|m_out[4]~4_combout ,\MUX_PC_MEM|m_out[3]~3_combout ,\MUX_PC_MEM|m_out[2]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Memoria|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a11 .init_file = "mem3.mif";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "mips_mem:Memoria|altsyncram:altsyncram_component|altsyncram_dmc1:auto_generated|ALTSYNCRAM";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 8;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_in_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 255;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 256;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 8;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M4K";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a11 .safe_write = "err_on_2clk";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000000180002800016;
// synopsys translate_on

cycloneii_lcell_ff \RI|sr_out[11] (
	.clk(\clk~combout ),
	.datain(\Memoria|altsyncram_component|auto_generated|q_a [11]),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Controladora|pstate.fetch_st~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RI|sr_out [11]));

cycloneii_lcell_ff \SaidaAlu|sr_out[12] (
	.clk(\clk~combout ),
	.datain(\ULA|Mux19~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SaidaAlu|sr_out [12]));

cycloneii_lcell_comb \MUX2_RI_BR|m_out[12]~12 (
// Equation(s):
// \MUX2_RI_BR|m_out[12]~12_combout  = (\Controladora|pstate.ldreg_st~regout  & (\REG_DATA_MEM|sr_out [12])) # (!\Controladora|pstate.ldreg_st~regout  & ((\SaidaAlu|sr_out [12])))

	.dataa(\REG_DATA_MEM|sr_out [12]),
	.datab(\SaidaAlu|sr_out [12]),
	.datac(vcc),
	.datad(\Controladora|pstate.ldreg_st~regout ),
	.cin(gnd),
	.combout(\MUX2_RI_BR|m_out[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \MUX2_RI_BR|m_out[12]~12 .lut_mask = 16'hAACC;
defparam \MUX2_RI_BR|m_out[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a12 (
	.portawe(\Controladora|WideOr2~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(!\Controladora|pstate.fetch_st~_wirecell_combout ),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MUX2_RI_BR|m_out[12]~12_combout }),
	.portaaddr({\MUX1_RI_BR|m_out[4]~4_combout ,\MUX1_RI_BR|m_out[3]~3_combout ,\MUX1_RI_BR|m_out[2]~2_combout ,\MUX1_RI_BR|m_out[1]~1_combout ,\MUX1_RI_BR|m_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Memoria|altsyncram_component|auto_generated|q_a [20],\Memoria|altsyncram_component|auto_generated|q_a [19],\Memoria|altsyncram_component|auto_generated|q_a [18],\Memoria|altsyncram_component|auto_generated|q_a [17],\Memoria|altsyncram_component|auto_generated|q_a [16]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a12 .logical_ram_name = "breg:Banco_de_Registradores|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ALTSYNCRAM";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a12 .port_a_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a12 .port_a_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a12 .port_a_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a12 .port_a_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a12 .port_a_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a12 .port_b_address_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a12 .port_b_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a12 .port_b_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a12 .port_b_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a12 .port_b_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a12 .port_b_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a12 .port_b_read_enable_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a12 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a12 .ram_block_type = "M4K";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a12 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \REG_B|sr_out[12]~12 (
// Equation(s):
// \REG_B|sr_out[12]~12_combout  = (\Banco_de_Registradores|breg32~38_regout  & ((\Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a12~portbdataout ))) # (!\Banco_de_Registradores|breg32~38_regout  & (\Banco_de_Registradores|breg32~51_regout ))

	.dataa(\Banco_de_Registradores|breg32~51_regout ),
	.datab(\Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a12~portbdataout ),
	.datac(vcc),
	.datad(\Banco_de_Registradores|breg32~38_regout ),
	.cin(gnd),
	.combout(\REG_B|sr_out[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_B|sr_out[12]~12 .lut_mask = 16'hCCAA;
defparam \REG_B|sr_out[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \Banco_de_Registradores|breg32_rtl_0_bypass[23] (
	.clk(\clk~combout ),
	.datain(\MUX2_RI_BR|m_out[12]~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Banco_de_Registradores|breg32_rtl_0_bypass [23]));

cycloneii_lcell_ff \REG_B|sr_out[12] (
	.clk(\clk~combout ),
	.datain(\REG_B|sr_out[12]~12_combout ),
	.sdata(\Banco_de_Registradores|breg32_rtl_0_bypass [23]),
	.aclr(gnd),
	.sclr(\Banco_de_Registradores|Equal1~1_combout ),
	.sload(\Banco_de_Registradores|breg32~111_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_B|sr_out [12]));

cycloneii_ram_block \Memoria|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\Controladora|pstate.writemem_st~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\REG_B|sr_out [12]}),
	.portaaddr({\MUX_PC_MEM|m_out[9]~9_combout ,\MUX_PC_MEM|m_out[8]~8_combout ,\MUX_PC_MEM|m_out[7]~7_combout ,\MUX_PC_MEM|m_out[6]~6_combout ,\MUX_PC_MEM|m_out[5]~5_combout ,\MUX_PC_MEM|m_out[4]~4_combout ,\MUX_PC_MEM|m_out[3]~3_combout ,\MUX_PC_MEM|m_out[2]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Memoria|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a12 .init_file = "mem3.mif";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "mips_mem:Memoria|altsyncram:altsyncram_component|altsyncram_dmc1:auto_generated|ALTSYNCRAM";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 8;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_in_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 255;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 256;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 8;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M4K";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a12 .safe_write = "err_on_2clk";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000000000002C00016;
// synopsys translate_on

cycloneii_lcell_ff \RI|sr_out[12] (
	.clk(\clk~combout ),
	.datain(\Memoria|altsyncram_component|auto_generated|q_a [12]),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Controladora|pstate.fetch_st~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RI|sr_out [12]));

cycloneii_lcell_ff \SaidaAlu|sr_out[13] (
	.clk(\clk~combout ),
	.datain(\ULA|Mux18~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SaidaAlu|sr_out [13]));

cycloneii_lcell_comb \MUX2_RI_BR|m_out[13]~13 (
// Equation(s):
// \MUX2_RI_BR|m_out[13]~13_combout  = (\Controladora|pstate.ldreg_st~regout  & (\REG_DATA_MEM|sr_out [13])) # (!\Controladora|pstate.ldreg_st~regout  & ((\SaidaAlu|sr_out [13])))

	.dataa(\REG_DATA_MEM|sr_out [13]),
	.datab(\SaidaAlu|sr_out [13]),
	.datac(vcc),
	.datad(\Controladora|pstate.ldreg_st~regout ),
	.cin(gnd),
	.combout(\MUX2_RI_BR|m_out[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \MUX2_RI_BR|m_out[13]~13 .lut_mask = 16'hAACC;
defparam \MUX2_RI_BR|m_out[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a13 (
	.portawe(\Controladora|WideOr2~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(!\Controladora|pstate.fetch_st~_wirecell_combout ),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MUX2_RI_BR|m_out[13]~13_combout }),
	.portaaddr({\MUX1_RI_BR|m_out[4]~4_combout ,\MUX1_RI_BR|m_out[3]~3_combout ,\MUX1_RI_BR|m_out[2]~2_combout ,\MUX1_RI_BR|m_out[1]~1_combout ,\MUX1_RI_BR|m_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Memoria|altsyncram_component|auto_generated|q_a [20],\Memoria|altsyncram_component|auto_generated|q_a [19],\Memoria|altsyncram_component|auto_generated|q_a [18],\Memoria|altsyncram_component|auto_generated|q_a [17],\Memoria|altsyncram_component|auto_generated|q_a [16]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a13 .logical_ram_name = "breg:Banco_de_Registradores|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ALTSYNCRAM";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a13 .port_a_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a13 .port_a_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a13 .port_a_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a13 .port_a_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a13 .port_a_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a13 .port_b_address_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a13 .port_b_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a13 .port_b_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a13 .port_b_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a13 .port_b_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a13 .port_b_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a13 .port_b_read_enable_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a13 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a13 .ram_block_type = "M4K";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a13 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \REG_B|sr_out[13]~13 (
// Equation(s):
// \REG_B|sr_out[13]~13_combout  = (\Banco_de_Registradores|breg32~38_regout  & ((\Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a13~portbdataout ))) # (!\Banco_de_Registradores|breg32~38_regout  & (\Banco_de_Registradores|breg32~52_regout ))

	.dataa(\Banco_de_Registradores|breg32~52_regout ),
	.datab(\Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a13~portbdataout ),
	.datac(vcc),
	.datad(\Banco_de_Registradores|breg32~38_regout ),
	.cin(gnd),
	.combout(\REG_B|sr_out[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_B|sr_out[13]~13 .lut_mask = 16'hCCAA;
defparam \REG_B|sr_out[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \Banco_de_Registradores|breg32_rtl_0_bypass[24] (
	.clk(\clk~combout ),
	.datain(\MUX2_RI_BR|m_out[13]~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Banco_de_Registradores|breg32_rtl_0_bypass [24]));

cycloneii_lcell_ff \REG_B|sr_out[13] (
	.clk(\clk~combout ),
	.datain(\REG_B|sr_out[13]~13_combout ),
	.sdata(\Banco_de_Registradores|breg32_rtl_0_bypass [24]),
	.aclr(gnd),
	.sclr(\Banco_de_Registradores|Equal1~1_combout ),
	.sload(\Banco_de_Registradores|breg32~111_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_B|sr_out [13]));

cycloneii_ram_block \Memoria|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\Controladora|pstate.writemem_st~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\REG_B|sr_out [13]}),
	.portaaddr({\MUX_PC_MEM|m_out[9]~9_combout ,\MUX_PC_MEM|m_out[8]~8_combout ,\MUX_PC_MEM|m_out[7]~7_combout ,\MUX_PC_MEM|m_out[6]~6_combout ,\MUX_PC_MEM|m_out[5]~5_combout ,\MUX_PC_MEM|m_out[4]~4_combout ,\MUX_PC_MEM|m_out[3]~3_combout ,\MUX_PC_MEM|m_out[2]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Memoria|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a13 .init_file = "mem3.mif";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "mips_mem:Memoria|altsyncram:altsyncram_component|altsyncram_dmc1:auto_generated|ALTSYNCRAM";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 8;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_in_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 255;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 256;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 8;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M4K";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a13 .safe_write = "err_on_2clk";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000000000000C80410;
// synopsys translate_on

cycloneii_lcell_ff \RI|sr_out[13] (
	.clk(\clk~combout ),
	.datain(\Memoria|altsyncram_component|auto_generated|q_a [13]),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Controladora|pstate.fetch_st~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RI|sr_out [13]));

cycloneii_ram_block \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a14 (
	.portawe(\Controladora|WideOr2~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(!\Controladora|pstate.fetch_st~_wirecell_combout ),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MUX2_RI_BR|m_out[14]~14_combout }),
	.portaaddr({\MUX1_RI_BR|m_out[4]~4_combout ,\MUX1_RI_BR|m_out[3]~3_combout ,\MUX1_RI_BR|m_out[2]~2_combout ,\MUX1_RI_BR|m_out[1]~1_combout ,\MUX1_RI_BR|m_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Memoria|altsyncram_component|auto_generated|q_a [20],\Memoria|altsyncram_component|auto_generated|q_a [19],\Memoria|altsyncram_component|auto_generated|q_a [18],\Memoria|altsyncram_component|auto_generated|q_a [17],\Memoria|altsyncram_component|auto_generated|q_a [16]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a14 .logical_ram_name = "breg:Banco_de_Registradores|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ALTSYNCRAM";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a14 .port_a_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a14 .port_a_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a14 .port_a_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a14 .port_a_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a14 .port_a_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a14 .port_b_address_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a14 .port_b_address_width = 5;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a14 .port_b_byte_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a14 .port_b_data_in_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a14 .port_b_last_address = 31;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a14 .port_b_logical_ram_width = 32;
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a14 .port_b_read_enable_write_enable_clear = "none";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a14 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a14 .ram_block_type = "M4K";
defparam \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a14 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \REG_B|sr_out[14]~14 (
// Equation(s):
// \REG_B|sr_out[14]~14_combout  = (\Banco_de_Registradores|breg32~38_regout  & ((\Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a14~portbdataout ))) # (!\Banco_de_Registradores|breg32~38_regout  & (\Banco_de_Registradores|breg32~53_regout ))

	.dataa(\Banco_de_Registradores|breg32~53_regout ),
	.datab(\Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a14~portbdataout ),
	.datac(vcc),
	.datad(\Banco_de_Registradores|breg32~38_regout ),
	.cin(gnd),
	.combout(\REG_B|sr_out[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_B|sr_out[14]~14 .lut_mask = 16'hCCAA;
defparam \REG_B|sr_out[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \REG_B|sr_out[14] (
	.clk(\clk~combout ),
	.datain(\REG_B|sr_out[14]~14_combout ),
	.sdata(\Banco_de_Registradores|breg32_rtl_0_bypass [25]),
	.aclr(gnd),
	.sclr(\Banco_de_Registradores|Equal1~1_combout ),
	.sload(\Banco_de_Registradores|breg32~111_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_B|sr_out [14]));

cycloneii_ram_block \Memoria|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\Controladora|pstate.writemem_st~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\REG_B|sr_out [14]}),
	.portaaddr({\MUX_PC_MEM|m_out[9]~9_combout ,\MUX_PC_MEM|m_out[8]~8_combout ,\MUX_PC_MEM|m_out[7]~7_combout ,\MUX_PC_MEM|m_out[6]~6_combout ,\MUX_PC_MEM|m_out[5]~5_combout ,\MUX_PC_MEM|m_out[4]~4_combout ,\MUX_PC_MEM|m_out[3]~3_combout ,\MUX_PC_MEM|m_out[2]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Memoria|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a14 .init_file = "mem3.mif";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "mips_mem:Memoria|altsyncram:altsyncram_component|altsyncram_dmc1:auto_generated|ALTSYNCRAM";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 8;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_in_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 255;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 256;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clear = "none";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 8;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M4K";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a14 .safe_write = "err_on_2clk";
defparam \Memoria|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000000180000C00010;
// synopsys translate_on

cycloneii_lcell_ff \RI|sr_out[14] (
	.clk(\clk~combout ),
	.datain(\Memoria|altsyncram_component|auto_generated|q_a [14]),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Controladora|pstate.fetch_st~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RI|sr_out [14]));

cycloneii_lcell_ff \RI|sr_out[21] (
	.clk(\clk~combout ),
	.datain(\Memoria|altsyncram_component|auto_generated|q_a [21]),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Controladora|pstate.fetch_st~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RI|sr_out [21]));

cycloneii_lcell_ff \RI|sr_out[22] (
	.clk(\clk~combout ),
	.datain(\Memoria|altsyncram_component|auto_generated|q_a [22]),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Controladora|pstate.fetch_st~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RI|sr_out [22]));

cycloneii_lcell_ff \RI|sr_out[23] (
	.clk(\clk~combout ),
	.datain(\Memoria|altsyncram_component|auto_generated|q_a [23]),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Controladora|pstate.fetch_st~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RI|sr_out [23]));

cycloneii_lcell_comb \MUX_B_extsgn_ALU|m_out[2]~48 (
// Equation(s):
// \MUX_B_extsgn_ALU|m_out[2]~48_combout  = (\MUX_B_extsgn_ALU|m_out[2]~4_combout ) # ((\RI|sr_out [0] & ((\Controladora|pstate.decode_st~regout ) # (!\Controladora|pstate.fetch_st~regout ))))

	.dataa(\Controladora|pstate.decode_st~regout ),
	.datab(\Controladora|pstate.fetch_st~regout ),
	.datac(\MUX_B_extsgn_ALU|m_out[2]~4_combout ),
	.datad(\RI|sr_out [0]),
	.cin(gnd),
	.combout(\MUX_B_extsgn_ALU|m_out[2]~48_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_B_extsgn_ALU|m_out[2]~48 .lut_mask = 16'hFBF0;
defparam \MUX_B_extsgn_ALU|m_out[2]~48 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_B_extsgn_ALU|m_out[8]~15 (
// Equation(s):
// \MUX_B_extsgn_ALU|m_out[8]~15_combout  = (\Controladora|pstate.fetch_st~regout  & ((\Controladora|pstate.decode_st~regout  & (\RI|sr_out [6])) # (!\Controladora|pstate.decode_st~regout  & ((\RI|sr_out [8]))))) # (!\Controladora|pstate.fetch_st~regout  & 
// (\RI|sr_out [6]))

	.dataa(\RI|sr_out [6]),
	.datab(\RI|sr_out [8]),
	.datac(\Controladora|pstate.fetch_st~regout ),
	.datad(\Controladora|pstate.decode_st~regout ),
	.cin(gnd),
	.combout(\MUX_B_extsgn_ALU|m_out[8]~15_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_B_extsgn_ALU|m_out[8]~15 .lut_mask = 16'hAACA;
defparam \MUX_B_extsgn_ALU|m_out[8]~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_B_extsgn_ALU|m_out[8]~16 (
// Equation(s):
// \MUX_B_extsgn_ALU|m_out[8]~16_combout  = (\Controladora|WideNor0~0_combout  & (((\REG_B|sr_out [8] & !\Controladora|s_aluBin [0])))) # (!\Controladora|WideNor0~0_combout  & (\MUX_B_extsgn_ALU|m_out[8]~15_combout ))

	.dataa(\MUX_B_extsgn_ALU|m_out[8]~15_combout ),
	.datab(\REG_B|sr_out [8]),
	.datac(\Controladora|WideNor0~0_combout ),
	.datad(\Controladora|s_aluBin [0]),
	.cin(gnd),
	.combout(\MUX_B_extsgn_ALU|m_out[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_B_extsgn_ALU|m_out[8]~16 .lut_mask = 16'h0ACA;
defparam \MUX_B_extsgn_ALU|m_out[8]~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_B_extsgn_ALU|m_out[9]~17 (
// Equation(s):
// \MUX_B_extsgn_ALU|m_out[9]~17_combout  = (!\Controladora|WideNor0~0_combout  & ((\Controladora|s_aluBin [0] & (\RI|sr_out [7])) # (!\Controladora|s_aluBin [0] & ((\RI|sr_out [9])))))

	.dataa(\RI|sr_out [7]),
	.datab(\RI|sr_out [9]),
	.datac(\Controladora|s_aluBin [0]),
	.datad(\Controladora|WideNor0~0_combout ),
	.cin(gnd),
	.combout(\MUX_B_extsgn_ALU|m_out[9]~17_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_B_extsgn_ALU|m_out[9]~17 .lut_mask = 16'h00AC;
defparam \MUX_B_extsgn_ALU|m_out[9]~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_B_extsgn_ALU|m_out[9]~18 (
// Equation(s):
// \MUX_B_extsgn_ALU|m_out[9]~18_combout  = (\MUX_B_extsgn_ALU|m_out[9]~17_combout ) # ((\Controladora|WideNor0~0_combout  & (\REG_B|sr_out [9] & !\Controladora|s_aluBin [0])))

	.dataa(\MUX_B_extsgn_ALU|m_out[9]~17_combout ),
	.datab(\Controladora|WideNor0~0_combout ),
	.datac(\REG_B|sr_out [9]),
	.datad(\Controladora|s_aluBin [0]),
	.cin(gnd),
	.combout(\MUX_B_extsgn_ALU|m_out[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_B_extsgn_ALU|m_out[9]~18 .lut_mask = 16'hAAEA;
defparam \MUX_B_extsgn_ALU|m_out[9]~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_B_extsgn_ALU|m_out[10]~19 (
// Equation(s):
// \MUX_B_extsgn_ALU|m_out[10]~19_combout  = (\Controladora|pstate.fetch_st~regout  & ((\Controladora|pstate.decode_st~regout  & (\RI|sr_out [8])) # (!\Controladora|pstate.decode_st~regout  & ((\RI|sr_out [10]))))) # (!\Controladora|pstate.fetch_st~regout  & 
// (\RI|sr_out [8]))

	.dataa(\RI|sr_out [8]),
	.datab(\RI|sr_out [10]),
	.datac(\Controladora|pstate.fetch_st~regout ),
	.datad(\Controladora|pstate.decode_st~regout ),
	.cin(gnd),
	.combout(\MUX_B_extsgn_ALU|m_out[10]~19_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_B_extsgn_ALU|m_out[10]~19 .lut_mask = 16'hAACA;
defparam \MUX_B_extsgn_ALU|m_out[10]~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_B_extsgn_ALU|m_out[10]~20 (
// Equation(s):
// \MUX_B_extsgn_ALU|m_out[10]~20_combout  = (\Controladora|WideNor0~0_combout  & (((\REG_B|sr_out [10] & !\Controladora|s_aluBin [0])))) # (!\Controladora|WideNor0~0_combout  & (\MUX_B_extsgn_ALU|m_out[10]~19_combout ))

	.dataa(\MUX_B_extsgn_ALU|m_out[10]~19_combout ),
	.datab(\REG_B|sr_out [10]),
	.datac(\Controladora|WideNor0~0_combout ),
	.datad(\Controladora|s_aluBin [0]),
	.cin(gnd),
	.combout(\MUX_B_extsgn_ALU|m_out[10]~20_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_B_extsgn_ALU|m_out[10]~20 .lut_mask = 16'h0ACA;
defparam \MUX_B_extsgn_ALU|m_out[10]~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_B_extsgn_ALU|m_out[11]~21 (
// Equation(s):
// \MUX_B_extsgn_ALU|m_out[11]~21_combout  = (!\Controladora|WideNor0~0_combout  & ((\Controladora|s_aluBin [0] & (\RI|sr_out [9])) # (!\Controladora|s_aluBin [0] & ((\RI|sr_out [11])))))

	.dataa(\RI|sr_out [9]),
	.datab(\RI|sr_out [11]),
	.datac(\Controladora|s_aluBin [0]),
	.datad(\Controladora|WideNor0~0_combout ),
	.cin(gnd),
	.combout(\MUX_B_extsgn_ALU|m_out[11]~21_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_B_extsgn_ALU|m_out[11]~21 .lut_mask = 16'h00AC;
defparam \MUX_B_extsgn_ALU|m_out[11]~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_B_extsgn_ALU|m_out[11]~22 (
// Equation(s):
// \MUX_B_extsgn_ALU|m_out[11]~22_combout  = (\MUX_B_extsgn_ALU|m_out[11]~21_combout ) # ((\Controladora|WideNor0~0_combout  & (\REG_B|sr_out [11] & !\Controladora|s_aluBin [0])))

	.dataa(\MUX_B_extsgn_ALU|m_out[11]~21_combout ),
	.datab(\Controladora|WideNor0~0_combout ),
	.datac(\REG_B|sr_out [11]),
	.datad(\Controladora|s_aluBin [0]),
	.cin(gnd),
	.combout(\MUX_B_extsgn_ALU|m_out[11]~22_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_B_extsgn_ALU|m_out[11]~22 .lut_mask = 16'hAAEA;
defparam \MUX_B_extsgn_ALU|m_out[11]~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_B_extsgn_ALU|m_out[12]~23 (
// Equation(s):
// \MUX_B_extsgn_ALU|m_out[12]~23_combout  = (!\Controladora|WideNor0~0_combout  & ((\Controladora|s_aluBin [0] & (\RI|sr_out [10])) # (!\Controladora|s_aluBin [0] & ((\RI|sr_out [12])))))

	.dataa(\RI|sr_out [10]),
	.datab(\RI|sr_out [12]),
	.datac(\Controladora|s_aluBin [0]),
	.datad(\Controladora|WideNor0~0_combout ),
	.cin(gnd),
	.combout(\MUX_B_extsgn_ALU|m_out[12]~23_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_B_extsgn_ALU|m_out[12]~23 .lut_mask = 16'h00AC;
defparam \MUX_B_extsgn_ALU|m_out[12]~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_B_extsgn_ALU|m_out[12]~24 (
// Equation(s):
// \MUX_B_extsgn_ALU|m_out[12]~24_combout  = (\MUX_B_extsgn_ALU|m_out[12]~23_combout ) # ((\Controladora|WideNor0~0_combout  & (\REG_B|sr_out [12] & !\Controladora|s_aluBin [0])))

	.dataa(\MUX_B_extsgn_ALU|m_out[12]~23_combout ),
	.datab(\Controladora|WideNor0~0_combout ),
	.datac(\REG_B|sr_out [12]),
	.datad(\Controladora|s_aluBin [0]),
	.cin(gnd),
	.combout(\MUX_B_extsgn_ALU|m_out[12]~24_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_B_extsgn_ALU|m_out[12]~24 .lut_mask = 16'hAAEA;
defparam \MUX_B_extsgn_ALU|m_out[12]~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_B_extsgn_ALU|m_out[13]~25 (
// Equation(s):
// \MUX_B_extsgn_ALU|m_out[13]~25_combout  = (!\Controladora|WideNor0~0_combout  & ((\Controladora|s_aluBin [0] & (\RI|sr_out [11])) # (!\Controladora|s_aluBin [0] & ((\RI|sr_out [13])))))

	.dataa(\RI|sr_out [11]),
	.datab(\RI|sr_out [13]),
	.datac(\Controladora|s_aluBin [0]),
	.datad(\Controladora|WideNor0~0_combout ),
	.cin(gnd),
	.combout(\MUX_B_extsgn_ALU|m_out[13]~25_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_B_extsgn_ALU|m_out[13]~25 .lut_mask = 16'h00AC;
defparam \MUX_B_extsgn_ALU|m_out[13]~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_B_extsgn_ALU|m_out[13]~26 (
// Equation(s):
// \MUX_B_extsgn_ALU|m_out[13]~26_combout  = (\MUX_B_extsgn_ALU|m_out[13]~25_combout ) # ((\Controladora|WideNor0~0_combout  & (\REG_B|sr_out [13] & !\Controladora|s_aluBin [0])))

	.dataa(\MUX_B_extsgn_ALU|m_out[13]~25_combout ),
	.datab(\Controladora|WideNor0~0_combout ),
	.datac(\REG_B|sr_out [13]),
	.datad(\Controladora|s_aluBin [0]),
	.cin(gnd),
	.combout(\MUX_B_extsgn_ALU|m_out[13]~26_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_B_extsgn_ALU|m_out[13]~26 .lut_mask = 16'hAAEA;
defparam \MUX_B_extsgn_ALU|m_out[13]~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_B_extsgn_ALU|m_out[14]~27 (
// Equation(s):
// \MUX_B_extsgn_ALU|m_out[14]~27_combout  = (\Controladora|pstate.fetch_st~regout  & ((\Controladora|pstate.decode_st~regout  & (\RI|sr_out [12])) # (!\Controladora|pstate.decode_st~regout  & ((\RI|sr_out [14]))))) # (!\Controladora|pstate.fetch_st~regout  
// & (\RI|sr_out [12]))

	.dataa(\RI|sr_out [12]),
	.datab(\RI|sr_out [14]),
	.datac(\Controladora|pstate.fetch_st~regout ),
	.datad(\Controladora|pstate.decode_st~regout ),
	.cin(gnd),
	.combout(\MUX_B_extsgn_ALU|m_out[14]~27_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_B_extsgn_ALU|m_out[14]~27 .lut_mask = 16'hAACA;
defparam \MUX_B_extsgn_ALU|m_out[14]~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_B_extsgn_ALU|m_out[14]~28 (
// Equation(s):
// \MUX_B_extsgn_ALU|m_out[14]~28_combout  = (\Controladora|WideNor0~0_combout  & (((\REG_B|sr_out [14] & !\Controladora|s_aluBin [0])))) # (!\Controladora|WideNor0~0_combout  & (\MUX_B_extsgn_ALU|m_out[14]~27_combout ))

	.dataa(\MUX_B_extsgn_ALU|m_out[14]~27_combout ),
	.datab(\REG_B|sr_out [14]),
	.datac(\Controladora|WideNor0~0_combout ),
	.datad(\Controladora|s_aluBin [0]),
	.cin(gnd),
	.combout(\MUX_B_extsgn_ALU|m_out[14]~28_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_B_extsgn_ALU|m_out[14]~28 .lut_mask = 16'h0ACA;
defparam \MUX_B_extsgn_ALU|m_out[14]~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_B_extsgn_ALU|m_out[15]~29 (
// Equation(s):
// \MUX_B_extsgn_ALU|m_out[15]~29_combout  = (\Controladora|pstate.fetch_st~regout  & ((\Controladora|pstate.decode_st~regout  & (\RI|sr_out [13])) # (!\Controladora|pstate.decode_st~regout  & ((\RI|sr_out [15]))))) # (!\Controladora|pstate.fetch_st~regout  
// & (\RI|sr_out [13]))

	.dataa(\RI|sr_out [13]),
	.datab(\RI|sr_out [15]),
	.datac(\Controladora|pstate.fetch_st~regout ),
	.datad(\Controladora|pstate.decode_st~regout ),
	.cin(gnd),
	.combout(\MUX_B_extsgn_ALU|m_out[15]~29_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_B_extsgn_ALU|m_out[15]~29 .lut_mask = 16'hAACA;
defparam \MUX_B_extsgn_ALU|m_out[15]~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_B_extsgn_ALU|m_out[15]~30 (
// Equation(s):
// \MUX_B_extsgn_ALU|m_out[15]~30_combout  = (\Controladora|WideNor0~0_combout  & (((\REG_B|sr_out [15] & !\Controladora|s_aluBin [0])))) # (!\Controladora|WideNor0~0_combout  & (\MUX_B_extsgn_ALU|m_out[15]~29_combout ))

	.dataa(\MUX_B_extsgn_ALU|m_out[15]~29_combout ),
	.datab(\REG_B|sr_out [15]),
	.datac(\Controladora|WideNor0~0_combout ),
	.datad(\Controladora|s_aluBin [0]),
	.cin(gnd),
	.combout(\MUX_B_extsgn_ALU|m_out[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_B_extsgn_ALU|m_out[15]~30 .lut_mask = 16'h0ACA;
defparam \MUX_B_extsgn_ALU|m_out[15]~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_B_extsgn_ALU|m_out[16]~31 (
// Equation(s):
// \MUX_B_extsgn_ALU|m_out[16]~31_combout  = (!\Controladora|WideNor0~0_combout  & ((\Controladora|s_aluBin [0] & (\RI|sr_out [14])) # (!\Controladora|s_aluBin [0] & ((\RI|sr_out [15])))))

	.dataa(\RI|sr_out [14]),
	.datab(\RI|sr_out [15]),
	.datac(\Controladora|s_aluBin [0]),
	.datad(\Controladora|WideNor0~0_combout ),
	.cin(gnd),
	.combout(\MUX_B_extsgn_ALU|m_out[16]~31_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_B_extsgn_ALU|m_out[16]~31 .lut_mask = 16'h00AC;
defparam \MUX_B_extsgn_ALU|m_out[16]~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_B_extsgn_ALU|m_out[16]~32 (
// Equation(s):
// \MUX_B_extsgn_ALU|m_out[16]~32_combout  = (\MUX_B_extsgn_ALU|m_out[16]~31_combout ) # ((\Controladora|WideNor0~0_combout  & (\REG_B|sr_out [16] & !\Controladora|s_aluBin [0])))

	.dataa(\MUX_B_extsgn_ALU|m_out[16]~31_combout ),
	.datab(\Controladora|WideNor0~0_combout ),
	.datac(\REG_B|sr_out [16]),
	.datad(\Controladora|s_aluBin [0]),
	.cin(gnd),
	.combout(\MUX_B_extsgn_ALU|m_out[16]~32_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_B_extsgn_ALU|m_out[16]~32 .lut_mask = 16'hAAEA;
defparam \MUX_B_extsgn_ALU|m_out[16]~32 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_B_extsgn_ALU|m_out[17]~33 (
// Equation(s):
// \MUX_B_extsgn_ALU|m_out[17]~33_combout  = (\Controladora|WideNor0~0_combout  & (\Controladora|pstate.fetch_st~regout  & (\REG_B|sr_out [17]))) # (!\Controladora|WideNor0~0_combout  & (((\RI|sr_out [15]))))

	.dataa(\Controladora|pstate.fetch_st~regout ),
	.datab(\REG_B|sr_out [17]),
	.datac(\RI|sr_out [15]),
	.datad(\Controladora|WideNor0~0_combout ),
	.cin(gnd),
	.combout(\MUX_B_extsgn_ALU|m_out[17]~33_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_B_extsgn_ALU|m_out[17]~33 .lut_mask = 16'h88F0;
defparam \MUX_B_extsgn_ALU|m_out[17]~33 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_B_extsgn_ALU|m_out[18]~34 (
// Equation(s):
// \MUX_B_extsgn_ALU|m_out[18]~34_combout  = (\Controladora|WideNor0~0_combout  & (\Controladora|pstate.fetch_st~regout  & (\REG_B|sr_out [18]))) # (!\Controladora|WideNor0~0_combout  & (((\RI|sr_out [15]))))

	.dataa(\Controladora|pstate.fetch_st~regout ),
	.datab(\REG_B|sr_out [18]),
	.datac(\RI|sr_out [15]),
	.datad(\Controladora|WideNor0~0_combout ),
	.cin(gnd),
	.combout(\MUX_B_extsgn_ALU|m_out[18]~34_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_B_extsgn_ALU|m_out[18]~34 .lut_mask = 16'h88F0;
defparam \MUX_B_extsgn_ALU|m_out[18]~34 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_B_extsgn_ALU|m_out[19]~35 (
// Equation(s):
// \MUX_B_extsgn_ALU|m_out[19]~35_combout  = (\Controladora|WideNor0~0_combout  & (\Controladora|pstate.fetch_st~regout  & (\REG_B|sr_out [19]))) # (!\Controladora|WideNor0~0_combout  & (((\RI|sr_out [15]))))

	.dataa(\Controladora|pstate.fetch_st~regout ),
	.datab(\REG_B|sr_out [19]),
	.datac(\RI|sr_out [15]),
	.datad(\Controladora|WideNor0~0_combout ),
	.cin(gnd),
	.combout(\MUX_B_extsgn_ALU|m_out[19]~35_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_B_extsgn_ALU|m_out[19]~35 .lut_mask = 16'h88F0;
defparam \MUX_B_extsgn_ALU|m_out[19]~35 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_B_extsgn_ALU|m_out[20]~36 (
// Equation(s):
// \MUX_B_extsgn_ALU|m_out[20]~36_combout  = (\Controladora|WideNor0~0_combout  & (\Controladora|pstate.fetch_st~regout  & (\REG_B|sr_out [20]))) # (!\Controladora|WideNor0~0_combout  & (((\RI|sr_out [15]))))

	.dataa(\Controladora|pstate.fetch_st~regout ),
	.datab(\REG_B|sr_out [20]),
	.datac(\RI|sr_out [15]),
	.datad(\Controladora|WideNor0~0_combout ),
	.cin(gnd),
	.combout(\MUX_B_extsgn_ALU|m_out[20]~36_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_B_extsgn_ALU|m_out[20]~36 .lut_mask = 16'h88F0;
defparam \MUX_B_extsgn_ALU|m_out[20]~36 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_B_extsgn_ALU|m_out[21]~37 (
// Equation(s):
// \MUX_B_extsgn_ALU|m_out[21]~37_combout  = (\Controladora|WideNor0~0_combout  & (\Controladora|pstate.fetch_st~regout  & (\REG_B|sr_out [21]))) # (!\Controladora|WideNor0~0_combout  & (((\RI|sr_out [15]))))

	.dataa(\Controladora|pstate.fetch_st~regout ),
	.datab(\REG_B|sr_out [21]),
	.datac(\RI|sr_out [15]),
	.datad(\Controladora|WideNor0~0_combout ),
	.cin(gnd),
	.combout(\MUX_B_extsgn_ALU|m_out[21]~37_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_B_extsgn_ALU|m_out[21]~37 .lut_mask = 16'h88F0;
defparam \MUX_B_extsgn_ALU|m_out[21]~37 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_B_extsgn_ALU|m_out[22]~38 (
// Equation(s):
// \MUX_B_extsgn_ALU|m_out[22]~38_combout  = (\Controladora|WideNor0~0_combout  & (\Controladora|pstate.fetch_st~regout  & (\REG_B|sr_out [22]))) # (!\Controladora|WideNor0~0_combout  & (((\RI|sr_out [15]))))

	.dataa(\Controladora|pstate.fetch_st~regout ),
	.datab(\REG_B|sr_out [22]),
	.datac(\RI|sr_out [15]),
	.datad(\Controladora|WideNor0~0_combout ),
	.cin(gnd),
	.combout(\MUX_B_extsgn_ALU|m_out[22]~38_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_B_extsgn_ALU|m_out[22]~38 .lut_mask = 16'h88F0;
defparam \MUX_B_extsgn_ALU|m_out[22]~38 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_B_extsgn_ALU|m_out[23]~39 (
// Equation(s):
// \MUX_B_extsgn_ALU|m_out[23]~39_combout  = (\Controladora|WideNor0~0_combout  & (\Controladora|pstate.fetch_st~regout  & (\REG_B|sr_out [23]))) # (!\Controladora|WideNor0~0_combout  & (((\RI|sr_out [15]))))

	.dataa(\Controladora|pstate.fetch_st~regout ),
	.datab(\REG_B|sr_out [23]),
	.datac(\RI|sr_out [15]),
	.datad(\Controladora|WideNor0~0_combout ),
	.cin(gnd),
	.combout(\MUX_B_extsgn_ALU|m_out[23]~39_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_B_extsgn_ALU|m_out[23]~39 .lut_mask = 16'h88F0;
defparam \MUX_B_extsgn_ALU|m_out[23]~39 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_B_extsgn_ALU|m_out[28]~44 (
// Equation(s):
// \MUX_B_extsgn_ALU|m_out[28]~44_combout  = (\Controladora|WideNor0~0_combout  & (\Controladora|pstate.fetch_st~regout  & (\REG_B|sr_out [28]))) # (!\Controladora|WideNor0~0_combout  & (((\RI|sr_out [15]))))

	.dataa(\Controladora|pstate.fetch_st~regout ),
	.datab(\REG_B|sr_out [28]),
	.datac(\RI|sr_out [15]),
	.datad(\Controladora|WideNor0~0_combout ),
	.cin(gnd),
	.combout(\MUX_B_extsgn_ALU|m_out[28]~44_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_B_extsgn_ALU|m_out[28]~44 .lut_mask = 16'h88F0;
defparam \MUX_B_extsgn_ALU|m_out[28]~44 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_B_extsgn_ALU|m_out[30]~46 (
// Equation(s):
// \MUX_B_extsgn_ALU|m_out[30]~46_combout  = (\Controladora|WideNor0~0_combout  & (\Controladora|pstate.fetch_st~regout  & (\REG_B|sr_out [30]))) # (!\Controladora|WideNor0~0_combout  & (((\RI|sr_out [15]))))

	.dataa(\Controladora|pstate.fetch_st~regout ),
	.datab(\REG_B|sr_out [30]),
	.datac(\RI|sr_out [15]),
	.datad(\Controladora|WideNor0~0_combout ),
	.cin(gnd),
	.combout(\MUX_B_extsgn_ALU|m_out[30]~46_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_B_extsgn_ALU|m_out[30]~46 .lut_mask = 16'h88F0;
defparam \MUX_B_extsgn_ALU|m_out[30]~46 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_B_extsgn_ALU|m_out[31]~47 (
// Equation(s):
// \MUX_B_extsgn_ALU|m_out[31]~47_combout  = (\Controladora|WideNor0~0_combout  & (\Controladora|pstate.fetch_st~regout  & (\REG_B|sr_out [31]))) # (!\Controladora|WideNor0~0_combout  & (((\RI|sr_out [15]))))

	.dataa(\Controladora|pstate.fetch_st~regout ),
	.datab(\REG_B|sr_out [31]),
	.datac(\RI|sr_out [15]),
	.datad(\Controladora|WideNor0~0_combout ),
	.cin(gnd),
	.combout(\MUX_B_extsgn_ALU|m_out[31]~47_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_B_extsgn_ALU|m_out[31]~47 .lut_mask = 16'h88F0;
defparam \MUX_B_extsgn_ALU|m_out[31]~47 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \REG_DATA_MEM|sr_out[0] (
	.clk(\clk~combout ),
	.datain(\Memoria|altsyncram_component|auto_generated|q_a [0]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_DATA_MEM|sr_out [0]));

cycloneii_lcell_ff \REG_DATA_MEM|sr_out[1] (
	.clk(\clk~combout ),
	.datain(\Memoria|altsyncram_component|auto_generated|q_a [1]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_DATA_MEM|sr_out [1]));

cycloneii_lcell_ff \REG_DATA_MEM|sr_out[2] (
	.clk(\clk~combout ),
	.datain(\Memoria|altsyncram_component|auto_generated|q_a [2]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_DATA_MEM|sr_out [2]));

cycloneii_lcell_ff \REG_DATA_MEM|sr_out[3] (
	.clk(\clk~combout ),
	.datain(\Memoria|altsyncram_component|auto_generated|q_a [3]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_DATA_MEM|sr_out [3]));

cycloneii_lcell_ff \REG_DATA_MEM|sr_out[4] (
	.clk(\clk~combout ),
	.datain(\Memoria|altsyncram_component|auto_generated|q_a [4]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_DATA_MEM|sr_out [4]));

cycloneii_lcell_ff \REG_DATA_MEM|sr_out[5] (
	.clk(\clk~combout ),
	.datain(\Memoria|altsyncram_component|auto_generated|q_a [5]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_DATA_MEM|sr_out [5]));

cycloneii_lcell_ff \REG_DATA_MEM|sr_out[6] (
	.clk(\clk~combout ),
	.datain(\Memoria|altsyncram_component|auto_generated|q_a [6]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_DATA_MEM|sr_out [6]));

cycloneii_lcell_ff \REG_DATA_MEM|sr_out[7] (
	.clk(\clk~combout ),
	.datain(\Memoria|altsyncram_component|auto_generated|q_a [7]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_DATA_MEM|sr_out [7]));

cycloneii_lcell_ff \REG_DATA_MEM|sr_out[8] (
	.clk(\clk~combout ),
	.datain(\Memoria|altsyncram_component|auto_generated|q_a [8]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_DATA_MEM|sr_out [8]));

cycloneii_lcell_ff \REG_DATA_MEM|sr_out[9] (
	.clk(\clk~combout ),
	.datain(\Memoria|altsyncram_component|auto_generated|q_a [9]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_DATA_MEM|sr_out [9]));

cycloneii_lcell_ff \REG_DATA_MEM|sr_out[10] (
	.clk(\clk~combout ),
	.datain(\Memoria|altsyncram_component|auto_generated|q_a [10]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_DATA_MEM|sr_out [10]));

cycloneii_lcell_ff \REG_DATA_MEM|sr_out[11] (
	.clk(\clk~combout ),
	.datain(\Memoria|altsyncram_component|auto_generated|q_a [11]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_DATA_MEM|sr_out [11]));

cycloneii_lcell_ff \REG_DATA_MEM|sr_out[12] (
	.clk(\clk~combout ),
	.datain(\Memoria|altsyncram_component|auto_generated|q_a [12]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_DATA_MEM|sr_out [12]));

cycloneii_lcell_ff \REG_DATA_MEM|sr_out[13] (
	.clk(\clk~combout ),
	.datain(\Memoria|altsyncram_component|auto_generated|q_a [13]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_DATA_MEM|sr_out [13]));

cycloneii_lcell_ff \REG_DATA_MEM|sr_out[14] (
	.clk(\clk~combout ),
	.datain(\Memoria|altsyncram_component|auto_generated|q_a [14]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_DATA_MEM|sr_out [14]));

cycloneii_lcell_ff \REG_DATA_MEM|sr_out[15] (
	.clk(\clk~combout ),
	.datain(\Memoria|altsyncram_component|auto_generated|q_a [15]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_DATA_MEM|sr_out [15]));

cycloneii_lcell_ff \REG_DATA_MEM|sr_out[16] (
	.clk(\clk~combout ),
	.datain(\Memoria|altsyncram_component|auto_generated|q_a [16]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_DATA_MEM|sr_out [16]));

cycloneii_lcell_ff \REG_DATA_MEM|sr_out[17] (
	.clk(\clk~combout ),
	.datain(\Memoria|altsyncram_component|auto_generated|q_a [17]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_DATA_MEM|sr_out [17]));

cycloneii_lcell_ff \REG_DATA_MEM|sr_out[18] (
	.clk(\clk~combout ),
	.datain(\Memoria|altsyncram_component|auto_generated|q_a [18]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_DATA_MEM|sr_out [18]));

cycloneii_lcell_ff \REG_DATA_MEM|sr_out[19] (
	.clk(\clk~combout ),
	.datain(\Memoria|altsyncram_component|auto_generated|q_a [19]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_DATA_MEM|sr_out [19]));

cycloneii_lcell_ff \REG_DATA_MEM|sr_out[20] (
	.clk(\clk~combout ),
	.datain(\Memoria|altsyncram_component|auto_generated|q_a [20]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_DATA_MEM|sr_out [20]));

cycloneii_lcell_ff \REG_DATA_MEM|sr_out[21] (
	.clk(\clk~combout ),
	.datain(\Memoria|altsyncram_component|auto_generated|q_a [21]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_DATA_MEM|sr_out [21]));

cycloneii_lcell_ff \REG_DATA_MEM|sr_out[22] (
	.clk(\clk~combout ),
	.datain(\Memoria|altsyncram_component|auto_generated|q_a [22]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_DATA_MEM|sr_out [22]));

cycloneii_lcell_ff \REG_DATA_MEM|sr_out[23] (
	.clk(\clk~combout ),
	.datain(\Memoria|altsyncram_component|auto_generated|q_a [23]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_DATA_MEM|sr_out [23]));

cycloneii_lcell_ff \REG_DATA_MEM|sr_out[24] (
	.clk(\clk~combout ),
	.datain(\Memoria|altsyncram_component|auto_generated|q_a [24]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_DATA_MEM|sr_out [24]));

cycloneii_lcell_ff \REG_DATA_MEM|sr_out[25] (
	.clk(\clk~combout ),
	.datain(\Memoria|altsyncram_component|auto_generated|q_a [25]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_DATA_MEM|sr_out [25]));

cycloneii_lcell_ff \REG_DATA_MEM|sr_out[26] (
	.clk(\clk~combout ),
	.datain(\Memoria|altsyncram_component|auto_generated|q_a [26]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_DATA_MEM|sr_out [26]));

cycloneii_lcell_ff \REG_DATA_MEM|sr_out[27] (
	.clk(\clk~combout ),
	.datain(\Memoria|altsyncram_component|auto_generated|q_a [27]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_DATA_MEM|sr_out [27]));

cycloneii_lcell_ff \REG_DATA_MEM|sr_out[28] (
	.clk(\clk~combout ),
	.datain(\Memoria|altsyncram_component|auto_generated|q_a [28]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_DATA_MEM|sr_out [28]));

cycloneii_lcell_ff \REG_DATA_MEM|sr_out[29] (
	.clk(\clk~combout ),
	.datain(\Memoria|altsyncram_component|auto_generated|q_a [29]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_DATA_MEM|sr_out [29]));

cycloneii_lcell_ff \REG_DATA_MEM|sr_out[30] (
	.clk(\clk~combout ),
	.datain(\Memoria|altsyncram_component|auto_generated|q_a [30]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_DATA_MEM|sr_out [30]));

cycloneii_lcell_ff \REG_DATA_MEM|sr_out[31] (
	.clk(\clk~combout ),
	.datain(\Memoria|altsyncram_component|auto_generated|q_a [31]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_DATA_MEM|sr_out [31]));

cycloneii_lcell_comb \MUX_PC_MEM|m_out[0]~0 (
// Equation(s):
// \MUX_PC_MEM|m_out[0]~0_combout  = (\PC|sr_out [0] & (!\Controladora|pstate.readmem_st~regout  & !\Controladora|pstate.writemem_st~regout ))

	.dataa(\PC|sr_out [0]),
	.datab(vcc),
	.datac(\Controladora|pstate.readmem_st~regout ),
	.datad(\Controladora|pstate.writemem_st~regout ),
	.cin(gnd),
	.combout(\MUX_PC_MEM|m_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_PC_MEM|m_out[0]~0 .lut_mask = 16'h000A;
defparam \MUX_PC_MEM|m_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_PC_MEM|m_out[1]~1 (
// Equation(s):
// \MUX_PC_MEM|m_out[1]~1_combout  = (\PC|sr_out [1] & (!\Controladora|pstate.readmem_st~regout  & !\Controladora|pstate.writemem_st~regout ))

	.dataa(\PC|sr_out [1]),
	.datab(vcc),
	.datac(\Controladora|pstate.readmem_st~regout ),
	.datad(\Controladora|pstate.writemem_st~regout ),
	.cin(gnd),
	.combout(\MUX_PC_MEM|m_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_PC_MEM|m_out[1]~1 .lut_mask = 16'h000A;
defparam \MUX_PC_MEM|m_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_PC_MEM|m_out[10]~10 (
// Equation(s):
// \MUX_PC_MEM|m_out[10]~10_combout  = (\PC|sr_out [10] & (!\Controladora|pstate.readmem_st~regout  & !\Controladora|pstate.writemem_st~regout ))

	.dataa(\PC|sr_out [10]),
	.datab(vcc),
	.datac(\Controladora|pstate.readmem_st~regout ),
	.datad(\Controladora|pstate.writemem_st~regout ),
	.cin(gnd),
	.combout(\MUX_PC_MEM|m_out[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_PC_MEM|m_out[10]~10 .lut_mask = 16'h000A;
defparam \MUX_PC_MEM|m_out[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_PC_MEM|m_out[11]~11 (
// Equation(s):
// \MUX_PC_MEM|m_out[11]~11_combout  = (\PC|sr_out [11] & (!\Controladora|pstate.readmem_st~regout  & !\Controladora|pstate.writemem_st~regout ))

	.dataa(\PC|sr_out [11]),
	.datab(vcc),
	.datac(\Controladora|pstate.readmem_st~regout ),
	.datad(\Controladora|pstate.writemem_st~regout ),
	.cin(gnd),
	.combout(\MUX_PC_MEM|m_out[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_PC_MEM|m_out[11]~11 .lut_mask = 16'h000A;
defparam \MUX_PC_MEM|m_out[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_PC_MEM|m_out[12]~12 (
// Equation(s):
// \MUX_PC_MEM|m_out[12]~12_combout  = (\PC|sr_out [12] & (!\Controladora|pstate.readmem_st~regout  & !\Controladora|pstate.writemem_st~regout ))

	.dataa(\PC|sr_out [12]),
	.datab(vcc),
	.datac(\Controladora|pstate.readmem_st~regout ),
	.datad(\Controladora|pstate.writemem_st~regout ),
	.cin(gnd),
	.combout(\MUX_PC_MEM|m_out[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_PC_MEM|m_out[12]~12 .lut_mask = 16'h000A;
defparam \MUX_PC_MEM|m_out[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_PC_MEM|m_out[13]~13 (
// Equation(s):
// \MUX_PC_MEM|m_out[13]~13_combout  = (\PC|sr_out [13] & (!\Controladora|pstate.readmem_st~regout  & !\Controladora|pstate.writemem_st~regout ))

	.dataa(\PC|sr_out [13]),
	.datab(vcc),
	.datac(\Controladora|pstate.readmem_st~regout ),
	.datad(\Controladora|pstate.writemem_st~regout ),
	.cin(gnd),
	.combout(\MUX_PC_MEM|m_out[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_PC_MEM|m_out[13]~13 .lut_mask = 16'h000A;
defparam \MUX_PC_MEM|m_out[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_PC_MEM|m_out[14]~14 (
// Equation(s):
// \MUX_PC_MEM|m_out[14]~14_combout  = (\PC|sr_out [14] & (!\Controladora|pstate.readmem_st~regout  & !\Controladora|pstate.writemem_st~regout ))

	.dataa(\PC|sr_out [14]),
	.datab(vcc),
	.datac(\Controladora|pstate.readmem_st~regout ),
	.datad(\Controladora|pstate.writemem_st~regout ),
	.cin(gnd),
	.combout(\MUX_PC_MEM|m_out[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_PC_MEM|m_out[14]~14 .lut_mask = 16'h000A;
defparam \MUX_PC_MEM|m_out[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_PC_MEM|m_out[15]~15 (
// Equation(s):
// \MUX_PC_MEM|m_out[15]~15_combout  = (\PC|sr_out [15] & (!\Controladora|pstate.readmem_st~regout  & !\Controladora|pstate.writemem_st~regout ))

	.dataa(\PC|sr_out [15]),
	.datab(vcc),
	.datac(\Controladora|pstate.readmem_st~regout ),
	.datad(\Controladora|pstate.writemem_st~regout ),
	.cin(gnd),
	.combout(\MUX_PC_MEM|m_out[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_PC_MEM|m_out[15]~15 .lut_mask = 16'h000A;
defparam \MUX_PC_MEM|m_out[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_PC_MEM|m_out[16]~16 (
// Equation(s):
// \MUX_PC_MEM|m_out[16]~16_combout  = (\PC|sr_out [16] & (!\Controladora|pstate.readmem_st~regout  & !\Controladora|pstate.writemem_st~regout ))

	.dataa(\PC|sr_out [16]),
	.datab(vcc),
	.datac(\Controladora|pstate.readmem_st~regout ),
	.datad(\Controladora|pstate.writemem_st~regout ),
	.cin(gnd),
	.combout(\MUX_PC_MEM|m_out[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_PC_MEM|m_out[16]~16 .lut_mask = 16'h000A;
defparam \MUX_PC_MEM|m_out[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_PC_MEM|m_out[17]~17 (
// Equation(s):
// \MUX_PC_MEM|m_out[17]~17_combout  = (\PC|sr_out [17] & (!\Controladora|pstate.readmem_st~regout  & !\Controladora|pstate.writemem_st~regout ))

	.dataa(\PC|sr_out [17]),
	.datab(vcc),
	.datac(\Controladora|pstate.readmem_st~regout ),
	.datad(\Controladora|pstate.writemem_st~regout ),
	.cin(gnd),
	.combout(\MUX_PC_MEM|m_out[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_PC_MEM|m_out[17]~17 .lut_mask = 16'h000A;
defparam \MUX_PC_MEM|m_out[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_PC_MEM|m_out[18]~18 (
// Equation(s):
// \MUX_PC_MEM|m_out[18]~18_combout  = (\PC|sr_out [18] & (!\Controladora|pstate.readmem_st~regout  & !\Controladora|pstate.writemem_st~regout ))

	.dataa(\PC|sr_out [18]),
	.datab(vcc),
	.datac(\Controladora|pstate.readmem_st~regout ),
	.datad(\Controladora|pstate.writemem_st~regout ),
	.cin(gnd),
	.combout(\MUX_PC_MEM|m_out[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_PC_MEM|m_out[18]~18 .lut_mask = 16'h000A;
defparam \MUX_PC_MEM|m_out[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_PC_MEM|m_out[19]~19 (
// Equation(s):
// \MUX_PC_MEM|m_out[19]~19_combout  = (\PC|sr_out [19] & (!\Controladora|pstate.readmem_st~regout  & !\Controladora|pstate.writemem_st~regout ))

	.dataa(\PC|sr_out [19]),
	.datab(vcc),
	.datac(\Controladora|pstate.readmem_st~regout ),
	.datad(\Controladora|pstate.writemem_st~regout ),
	.cin(gnd),
	.combout(\MUX_PC_MEM|m_out[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_PC_MEM|m_out[19]~19 .lut_mask = 16'h000A;
defparam \MUX_PC_MEM|m_out[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_PC_MEM|m_out[20]~20 (
// Equation(s):
// \MUX_PC_MEM|m_out[20]~20_combout  = (\PC|sr_out [20] & (!\Controladora|pstate.readmem_st~regout  & !\Controladora|pstate.writemem_st~regout ))

	.dataa(\PC|sr_out [20]),
	.datab(vcc),
	.datac(\Controladora|pstate.readmem_st~regout ),
	.datad(\Controladora|pstate.writemem_st~regout ),
	.cin(gnd),
	.combout(\MUX_PC_MEM|m_out[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_PC_MEM|m_out[20]~20 .lut_mask = 16'h000A;
defparam \MUX_PC_MEM|m_out[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_PC_MEM|m_out[21]~21 (
// Equation(s):
// \MUX_PC_MEM|m_out[21]~21_combout  = (\PC|sr_out [21] & (!\Controladora|pstate.readmem_st~regout  & !\Controladora|pstate.writemem_st~regout ))

	.dataa(\PC|sr_out [21]),
	.datab(vcc),
	.datac(\Controladora|pstate.readmem_st~regout ),
	.datad(\Controladora|pstate.writemem_st~regout ),
	.cin(gnd),
	.combout(\MUX_PC_MEM|m_out[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_PC_MEM|m_out[21]~21 .lut_mask = 16'h000A;
defparam \MUX_PC_MEM|m_out[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_PC_MEM|m_out[22]~22 (
// Equation(s):
// \MUX_PC_MEM|m_out[22]~22_combout  = (\PC|sr_out [22] & (!\Controladora|pstate.readmem_st~regout  & !\Controladora|pstate.writemem_st~regout ))

	.dataa(\PC|sr_out [22]),
	.datab(vcc),
	.datac(\Controladora|pstate.readmem_st~regout ),
	.datad(\Controladora|pstate.writemem_st~regout ),
	.cin(gnd),
	.combout(\MUX_PC_MEM|m_out[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_PC_MEM|m_out[22]~22 .lut_mask = 16'h000A;
defparam \MUX_PC_MEM|m_out[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_PC_MEM|m_out[23]~23 (
// Equation(s):
// \MUX_PC_MEM|m_out[23]~23_combout  = (\PC|sr_out [23] & (!\Controladora|pstate.readmem_st~regout  & !\Controladora|pstate.writemem_st~regout ))

	.dataa(\PC|sr_out [23]),
	.datab(vcc),
	.datac(\Controladora|pstate.readmem_st~regout ),
	.datad(\Controladora|pstate.writemem_st~regout ),
	.cin(gnd),
	.combout(\MUX_PC_MEM|m_out[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_PC_MEM|m_out[23]~23 .lut_mask = 16'h000A;
defparam \MUX_PC_MEM|m_out[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_PC_MEM|m_out[24]~24 (
// Equation(s):
// \MUX_PC_MEM|m_out[24]~24_combout  = (\PC|sr_out [24] & (!\Controladora|pstate.readmem_st~regout  & !\Controladora|pstate.writemem_st~regout ))

	.dataa(\PC|sr_out [24]),
	.datab(vcc),
	.datac(\Controladora|pstate.readmem_st~regout ),
	.datad(\Controladora|pstate.writemem_st~regout ),
	.cin(gnd),
	.combout(\MUX_PC_MEM|m_out[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_PC_MEM|m_out[24]~24 .lut_mask = 16'h000A;
defparam \MUX_PC_MEM|m_out[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_PC_MEM|m_out[25]~25 (
// Equation(s):
// \MUX_PC_MEM|m_out[25]~25_combout  = (\PC|sr_out [25] & (!\Controladora|pstate.readmem_st~regout  & !\Controladora|pstate.writemem_st~regout ))

	.dataa(\PC|sr_out [25]),
	.datab(vcc),
	.datac(\Controladora|pstate.readmem_st~regout ),
	.datad(\Controladora|pstate.writemem_st~regout ),
	.cin(gnd),
	.combout(\MUX_PC_MEM|m_out[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_PC_MEM|m_out[25]~25 .lut_mask = 16'h000A;
defparam \MUX_PC_MEM|m_out[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_PC_MEM|m_out[26]~26 (
// Equation(s):
// \MUX_PC_MEM|m_out[26]~26_combout  = (\PC|sr_out [26] & (!\Controladora|pstate.readmem_st~regout  & !\Controladora|pstate.writemem_st~regout ))

	.dataa(\PC|sr_out [26]),
	.datab(vcc),
	.datac(\Controladora|pstate.readmem_st~regout ),
	.datad(\Controladora|pstate.writemem_st~regout ),
	.cin(gnd),
	.combout(\MUX_PC_MEM|m_out[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_PC_MEM|m_out[26]~26 .lut_mask = 16'h000A;
defparam \MUX_PC_MEM|m_out[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_PC_MEM|m_out[27]~27 (
// Equation(s):
// \MUX_PC_MEM|m_out[27]~27_combout  = (\PC|sr_out [27] & (!\Controladora|pstate.readmem_st~regout  & !\Controladora|pstate.writemem_st~regout ))

	.dataa(\PC|sr_out [27]),
	.datab(vcc),
	.datac(\Controladora|pstate.readmem_st~regout ),
	.datad(\Controladora|pstate.writemem_st~regout ),
	.cin(gnd),
	.combout(\MUX_PC_MEM|m_out[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_PC_MEM|m_out[27]~27 .lut_mask = 16'h000A;
defparam \MUX_PC_MEM|m_out[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_PC_MEM|m_out[28]~28 (
// Equation(s):
// \MUX_PC_MEM|m_out[28]~28_combout  = (\PC|sr_out [28] & (!\Controladora|pstate.readmem_st~regout  & !\Controladora|pstate.writemem_st~regout ))

	.dataa(\PC|sr_out [28]),
	.datab(vcc),
	.datac(\Controladora|pstate.readmem_st~regout ),
	.datad(\Controladora|pstate.writemem_st~regout ),
	.cin(gnd),
	.combout(\MUX_PC_MEM|m_out[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_PC_MEM|m_out[28]~28 .lut_mask = 16'h000A;
defparam \MUX_PC_MEM|m_out[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_PC_MEM|m_out[29]~29 (
// Equation(s):
// \MUX_PC_MEM|m_out[29]~29_combout  = (\PC|sr_out [29] & (!\Controladora|pstate.readmem_st~regout  & !\Controladora|pstate.writemem_st~regout ))

	.dataa(\PC|sr_out [29]),
	.datab(vcc),
	.datac(\Controladora|pstate.readmem_st~regout ),
	.datad(\Controladora|pstate.writemem_st~regout ),
	.cin(gnd),
	.combout(\MUX_PC_MEM|m_out[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_PC_MEM|m_out[29]~29 .lut_mask = 16'h000A;
defparam \MUX_PC_MEM|m_out[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_PC_MEM|m_out[30]~30 (
// Equation(s):
// \MUX_PC_MEM|m_out[30]~30_combout  = (\PC|sr_out [30] & (!\Controladora|pstate.readmem_st~regout  & !\Controladora|pstate.writemem_st~regout ))

	.dataa(\PC|sr_out [30]),
	.datab(vcc),
	.datac(\Controladora|pstate.readmem_st~regout ),
	.datad(\Controladora|pstate.writemem_st~regout ),
	.cin(gnd),
	.combout(\MUX_PC_MEM|m_out[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_PC_MEM|m_out[30]~30 .lut_mask = 16'h000A;
defparam \MUX_PC_MEM|m_out[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MUX_PC_MEM|m_out[31]~31 (
// Equation(s):
// \MUX_PC_MEM|m_out[31]~31_combout  = (\PC|sr_out [31] & (!\Controladora|pstate.readmem_st~regout  & !\Controladora|pstate.writemem_st~regout ))

	.dataa(\PC|sr_out [31]),
	.datab(vcc),
	.datac(\Controladora|pstate.readmem_st~regout ),
	.datad(\Controladora|pstate.writemem_st~regout ),
	.cin(gnd),
	.combout(\MUX_PC_MEM|m_out[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_PC_MEM|m_out[31]~31 .lut_mask = 16'h000A;
defparam \MUX_PC_MEM|m_out[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Controladora|s_mem_add (
// Equation(s):
// \Controladora|s_mem_add~combout  = (\Controladora|pstate.readmem_st~regout ) # (\Controladora|pstate.writemem_st~regout )

	.dataa(\Controladora|pstate.readmem_st~regout ),
	.datab(\Controladora|pstate.writemem_st~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Controladora|s_mem_add~combout ),
	.cout());
// synopsys translate_off
defparam \Controladora|s_mem_add .lut_mask = 16'hEEEE;
defparam \Controladora|s_mem_add .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \Controladora|pstate.imm_st2 (
	.clk(\clk~combout ),
	.datain(\Controladora|pstate.imm_st1~regout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Controladora|pstate.imm_st2~regout ));

cycloneii_lcell_comb \Controladora|WideOr2~0 (
// Equation(s):
// \Controladora|WideOr2~0_combout  = (\Controladora|pstate.writereg_st~regout ) # ((\Controladora|pstate.ldreg_st~regout ) # (\Controladora|pstate.imm_st2~regout ))

	.dataa(\Controladora|pstate.writereg_st~regout ),
	.datab(\Controladora|pstate.ldreg_st~regout ),
	.datac(\Controladora|pstate.imm_st2~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Controladora|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controladora|WideOr2~0 .lut_mask = 16'hFEFE;
defparam \Controladora|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \instruction[0]~I (
	.datain(\RI|sr_out [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruction[0]));
// synopsys translate_off
defparam \instruction[0]~I .input_async_reset = "none";
defparam \instruction[0]~I .input_power_up = "low";
defparam \instruction[0]~I .input_register_mode = "none";
defparam \instruction[0]~I .input_sync_reset = "none";
defparam \instruction[0]~I .oe_async_reset = "none";
defparam \instruction[0]~I .oe_power_up = "low";
defparam \instruction[0]~I .oe_register_mode = "none";
defparam \instruction[0]~I .oe_sync_reset = "none";
defparam \instruction[0]~I .operation_mode = "output";
defparam \instruction[0]~I .output_async_reset = "none";
defparam \instruction[0]~I .output_power_up = "low";
defparam \instruction[0]~I .output_register_mode = "none";
defparam \instruction[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \instruction[1]~I (
	.datain(\RI|sr_out [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruction[1]));
// synopsys translate_off
defparam \instruction[1]~I .input_async_reset = "none";
defparam \instruction[1]~I .input_power_up = "low";
defparam \instruction[1]~I .input_register_mode = "none";
defparam \instruction[1]~I .input_sync_reset = "none";
defparam \instruction[1]~I .oe_async_reset = "none";
defparam \instruction[1]~I .oe_power_up = "low";
defparam \instruction[1]~I .oe_register_mode = "none";
defparam \instruction[1]~I .oe_sync_reset = "none";
defparam \instruction[1]~I .operation_mode = "output";
defparam \instruction[1]~I .output_async_reset = "none";
defparam \instruction[1]~I .output_power_up = "low";
defparam \instruction[1]~I .output_register_mode = "none";
defparam \instruction[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \instruction[2]~I (
	.datain(\RI|sr_out [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruction[2]));
// synopsys translate_off
defparam \instruction[2]~I .input_async_reset = "none";
defparam \instruction[2]~I .input_power_up = "low";
defparam \instruction[2]~I .input_register_mode = "none";
defparam \instruction[2]~I .input_sync_reset = "none";
defparam \instruction[2]~I .oe_async_reset = "none";
defparam \instruction[2]~I .oe_power_up = "low";
defparam \instruction[2]~I .oe_register_mode = "none";
defparam \instruction[2]~I .oe_sync_reset = "none";
defparam \instruction[2]~I .operation_mode = "output";
defparam \instruction[2]~I .output_async_reset = "none";
defparam \instruction[2]~I .output_power_up = "low";
defparam \instruction[2]~I .output_register_mode = "none";
defparam \instruction[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \instruction[3]~I (
	.datain(\RI|sr_out [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruction[3]));
// synopsys translate_off
defparam \instruction[3]~I .input_async_reset = "none";
defparam \instruction[3]~I .input_power_up = "low";
defparam \instruction[3]~I .input_register_mode = "none";
defparam \instruction[3]~I .input_sync_reset = "none";
defparam \instruction[3]~I .oe_async_reset = "none";
defparam \instruction[3]~I .oe_power_up = "low";
defparam \instruction[3]~I .oe_register_mode = "none";
defparam \instruction[3]~I .oe_sync_reset = "none";
defparam \instruction[3]~I .operation_mode = "output";
defparam \instruction[3]~I .output_async_reset = "none";
defparam \instruction[3]~I .output_power_up = "low";
defparam \instruction[3]~I .output_register_mode = "none";
defparam \instruction[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \instruction[4]~I (
	.datain(\RI|sr_out [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruction[4]));
// synopsys translate_off
defparam \instruction[4]~I .input_async_reset = "none";
defparam \instruction[4]~I .input_power_up = "low";
defparam \instruction[4]~I .input_register_mode = "none";
defparam \instruction[4]~I .input_sync_reset = "none";
defparam \instruction[4]~I .oe_async_reset = "none";
defparam \instruction[4]~I .oe_power_up = "low";
defparam \instruction[4]~I .oe_register_mode = "none";
defparam \instruction[4]~I .oe_sync_reset = "none";
defparam \instruction[4]~I .operation_mode = "output";
defparam \instruction[4]~I .output_async_reset = "none";
defparam \instruction[4]~I .output_power_up = "low";
defparam \instruction[4]~I .output_register_mode = "none";
defparam \instruction[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \instruction[5]~I (
	.datain(\RI|sr_out [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruction[5]));
// synopsys translate_off
defparam \instruction[5]~I .input_async_reset = "none";
defparam \instruction[5]~I .input_power_up = "low";
defparam \instruction[5]~I .input_register_mode = "none";
defparam \instruction[5]~I .input_sync_reset = "none";
defparam \instruction[5]~I .oe_async_reset = "none";
defparam \instruction[5]~I .oe_power_up = "low";
defparam \instruction[5]~I .oe_register_mode = "none";
defparam \instruction[5]~I .oe_sync_reset = "none";
defparam \instruction[5]~I .operation_mode = "output";
defparam \instruction[5]~I .output_async_reset = "none";
defparam \instruction[5]~I .output_power_up = "low";
defparam \instruction[5]~I .output_register_mode = "none";
defparam \instruction[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \instruction[6]~I (
	.datain(\RI|sr_out [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruction[6]));
// synopsys translate_off
defparam \instruction[6]~I .input_async_reset = "none";
defparam \instruction[6]~I .input_power_up = "low";
defparam \instruction[6]~I .input_register_mode = "none";
defparam \instruction[6]~I .input_sync_reset = "none";
defparam \instruction[6]~I .oe_async_reset = "none";
defparam \instruction[6]~I .oe_power_up = "low";
defparam \instruction[6]~I .oe_register_mode = "none";
defparam \instruction[6]~I .oe_sync_reset = "none";
defparam \instruction[6]~I .operation_mode = "output";
defparam \instruction[6]~I .output_async_reset = "none";
defparam \instruction[6]~I .output_power_up = "low";
defparam \instruction[6]~I .output_register_mode = "none";
defparam \instruction[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \instruction[7]~I (
	.datain(\RI|sr_out [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruction[7]));
// synopsys translate_off
defparam \instruction[7]~I .input_async_reset = "none";
defparam \instruction[7]~I .input_power_up = "low";
defparam \instruction[7]~I .input_register_mode = "none";
defparam \instruction[7]~I .input_sync_reset = "none";
defparam \instruction[7]~I .oe_async_reset = "none";
defparam \instruction[7]~I .oe_power_up = "low";
defparam \instruction[7]~I .oe_register_mode = "none";
defparam \instruction[7]~I .oe_sync_reset = "none";
defparam \instruction[7]~I .operation_mode = "output";
defparam \instruction[7]~I .output_async_reset = "none";
defparam \instruction[7]~I .output_power_up = "low";
defparam \instruction[7]~I .output_register_mode = "none";
defparam \instruction[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \instruction[8]~I (
	.datain(\RI|sr_out [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruction[8]));
// synopsys translate_off
defparam \instruction[8]~I .input_async_reset = "none";
defparam \instruction[8]~I .input_power_up = "low";
defparam \instruction[8]~I .input_register_mode = "none";
defparam \instruction[8]~I .input_sync_reset = "none";
defparam \instruction[8]~I .oe_async_reset = "none";
defparam \instruction[8]~I .oe_power_up = "low";
defparam \instruction[8]~I .oe_register_mode = "none";
defparam \instruction[8]~I .oe_sync_reset = "none";
defparam \instruction[8]~I .operation_mode = "output";
defparam \instruction[8]~I .output_async_reset = "none";
defparam \instruction[8]~I .output_power_up = "low";
defparam \instruction[8]~I .output_register_mode = "none";
defparam \instruction[8]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \instruction[9]~I (
	.datain(\RI|sr_out [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruction[9]));
// synopsys translate_off
defparam \instruction[9]~I .input_async_reset = "none";
defparam \instruction[9]~I .input_power_up = "low";
defparam \instruction[9]~I .input_register_mode = "none";
defparam \instruction[9]~I .input_sync_reset = "none";
defparam \instruction[9]~I .oe_async_reset = "none";
defparam \instruction[9]~I .oe_power_up = "low";
defparam \instruction[9]~I .oe_register_mode = "none";
defparam \instruction[9]~I .oe_sync_reset = "none";
defparam \instruction[9]~I .operation_mode = "output";
defparam \instruction[9]~I .output_async_reset = "none";
defparam \instruction[9]~I .output_power_up = "low";
defparam \instruction[9]~I .output_register_mode = "none";
defparam \instruction[9]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \instruction[10]~I (
	.datain(\RI|sr_out [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruction[10]));
// synopsys translate_off
defparam \instruction[10]~I .input_async_reset = "none";
defparam \instruction[10]~I .input_power_up = "low";
defparam \instruction[10]~I .input_register_mode = "none";
defparam \instruction[10]~I .input_sync_reset = "none";
defparam \instruction[10]~I .oe_async_reset = "none";
defparam \instruction[10]~I .oe_power_up = "low";
defparam \instruction[10]~I .oe_register_mode = "none";
defparam \instruction[10]~I .oe_sync_reset = "none";
defparam \instruction[10]~I .operation_mode = "output";
defparam \instruction[10]~I .output_async_reset = "none";
defparam \instruction[10]~I .output_power_up = "low";
defparam \instruction[10]~I .output_register_mode = "none";
defparam \instruction[10]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \instruction[11]~I (
	.datain(\RI|sr_out [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruction[11]));
// synopsys translate_off
defparam \instruction[11]~I .input_async_reset = "none";
defparam \instruction[11]~I .input_power_up = "low";
defparam \instruction[11]~I .input_register_mode = "none";
defparam \instruction[11]~I .input_sync_reset = "none";
defparam \instruction[11]~I .oe_async_reset = "none";
defparam \instruction[11]~I .oe_power_up = "low";
defparam \instruction[11]~I .oe_register_mode = "none";
defparam \instruction[11]~I .oe_sync_reset = "none";
defparam \instruction[11]~I .operation_mode = "output";
defparam \instruction[11]~I .output_async_reset = "none";
defparam \instruction[11]~I .output_power_up = "low";
defparam \instruction[11]~I .output_register_mode = "none";
defparam \instruction[11]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \instruction[12]~I (
	.datain(\RI|sr_out [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruction[12]));
// synopsys translate_off
defparam \instruction[12]~I .input_async_reset = "none";
defparam \instruction[12]~I .input_power_up = "low";
defparam \instruction[12]~I .input_register_mode = "none";
defparam \instruction[12]~I .input_sync_reset = "none";
defparam \instruction[12]~I .oe_async_reset = "none";
defparam \instruction[12]~I .oe_power_up = "low";
defparam \instruction[12]~I .oe_register_mode = "none";
defparam \instruction[12]~I .oe_sync_reset = "none";
defparam \instruction[12]~I .operation_mode = "output";
defparam \instruction[12]~I .output_async_reset = "none";
defparam \instruction[12]~I .output_power_up = "low";
defparam \instruction[12]~I .output_register_mode = "none";
defparam \instruction[12]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \instruction[13]~I (
	.datain(\RI|sr_out [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruction[13]));
// synopsys translate_off
defparam \instruction[13]~I .input_async_reset = "none";
defparam \instruction[13]~I .input_power_up = "low";
defparam \instruction[13]~I .input_register_mode = "none";
defparam \instruction[13]~I .input_sync_reset = "none";
defparam \instruction[13]~I .oe_async_reset = "none";
defparam \instruction[13]~I .oe_power_up = "low";
defparam \instruction[13]~I .oe_register_mode = "none";
defparam \instruction[13]~I .oe_sync_reset = "none";
defparam \instruction[13]~I .operation_mode = "output";
defparam \instruction[13]~I .output_async_reset = "none";
defparam \instruction[13]~I .output_power_up = "low";
defparam \instruction[13]~I .output_register_mode = "none";
defparam \instruction[13]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \instruction[14]~I (
	.datain(\RI|sr_out [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruction[14]));
// synopsys translate_off
defparam \instruction[14]~I .input_async_reset = "none";
defparam \instruction[14]~I .input_power_up = "low";
defparam \instruction[14]~I .input_register_mode = "none";
defparam \instruction[14]~I .input_sync_reset = "none";
defparam \instruction[14]~I .oe_async_reset = "none";
defparam \instruction[14]~I .oe_power_up = "low";
defparam \instruction[14]~I .oe_register_mode = "none";
defparam \instruction[14]~I .oe_sync_reset = "none";
defparam \instruction[14]~I .operation_mode = "output";
defparam \instruction[14]~I .output_async_reset = "none";
defparam \instruction[14]~I .output_power_up = "low";
defparam \instruction[14]~I .output_register_mode = "none";
defparam \instruction[14]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \instruction[15]~I (
	.datain(\RI|sr_out [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruction[15]));
// synopsys translate_off
defparam \instruction[15]~I .input_async_reset = "none";
defparam \instruction[15]~I .input_power_up = "low";
defparam \instruction[15]~I .input_register_mode = "none";
defparam \instruction[15]~I .input_sync_reset = "none";
defparam \instruction[15]~I .oe_async_reset = "none";
defparam \instruction[15]~I .oe_power_up = "low";
defparam \instruction[15]~I .oe_register_mode = "none";
defparam \instruction[15]~I .oe_sync_reset = "none";
defparam \instruction[15]~I .operation_mode = "output";
defparam \instruction[15]~I .output_async_reset = "none";
defparam \instruction[15]~I .output_power_up = "low";
defparam \instruction[15]~I .output_register_mode = "none";
defparam \instruction[15]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \instruction[16]~I (
	.datain(\RI|sr_out [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruction[16]));
// synopsys translate_off
defparam \instruction[16]~I .input_async_reset = "none";
defparam \instruction[16]~I .input_power_up = "low";
defparam \instruction[16]~I .input_register_mode = "none";
defparam \instruction[16]~I .input_sync_reset = "none";
defparam \instruction[16]~I .oe_async_reset = "none";
defparam \instruction[16]~I .oe_power_up = "low";
defparam \instruction[16]~I .oe_register_mode = "none";
defparam \instruction[16]~I .oe_sync_reset = "none";
defparam \instruction[16]~I .operation_mode = "output";
defparam \instruction[16]~I .output_async_reset = "none";
defparam \instruction[16]~I .output_power_up = "low";
defparam \instruction[16]~I .output_register_mode = "none";
defparam \instruction[16]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \instruction[17]~I (
	.datain(\RI|sr_out [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruction[17]));
// synopsys translate_off
defparam \instruction[17]~I .input_async_reset = "none";
defparam \instruction[17]~I .input_power_up = "low";
defparam \instruction[17]~I .input_register_mode = "none";
defparam \instruction[17]~I .input_sync_reset = "none";
defparam \instruction[17]~I .oe_async_reset = "none";
defparam \instruction[17]~I .oe_power_up = "low";
defparam \instruction[17]~I .oe_register_mode = "none";
defparam \instruction[17]~I .oe_sync_reset = "none";
defparam \instruction[17]~I .operation_mode = "output";
defparam \instruction[17]~I .output_async_reset = "none";
defparam \instruction[17]~I .output_power_up = "low";
defparam \instruction[17]~I .output_register_mode = "none";
defparam \instruction[17]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \instruction[18]~I (
	.datain(\RI|sr_out [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruction[18]));
// synopsys translate_off
defparam \instruction[18]~I .input_async_reset = "none";
defparam \instruction[18]~I .input_power_up = "low";
defparam \instruction[18]~I .input_register_mode = "none";
defparam \instruction[18]~I .input_sync_reset = "none";
defparam \instruction[18]~I .oe_async_reset = "none";
defparam \instruction[18]~I .oe_power_up = "low";
defparam \instruction[18]~I .oe_register_mode = "none";
defparam \instruction[18]~I .oe_sync_reset = "none";
defparam \instruction[18]~I .operation_mode = "output";
defparam \instruction[18]~I .output_async_reset = "none";
defparam \instruction[18]~I .output_power_up = "low";
defparam \instruction[18]~I .output_register_mode = "none";
defparam \instruction[18]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \instruction[19]~I (
	.datain(\RI|sr_out [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruction[19]));
// synopsys translate_off
defparam \instruction[19]~I .input_async_reset = "none";
defparam \instruction[19]~I .input_power_up = "low";
defparam \instruction[19]~I .input_register_mode = "none";
defparam \instruction[19]~I .input_sync_reset = "none";
defparam \instruction[19]~I .oe_async_reset = "none";
defparam \instruction[19]~I .oe_power_up = "low";
defparam \instruction[19]~I .oe_register_mode = "none";
defparam \instruction[19]~I .oe_sync_reset = "none";
defparam \instruction[19]~I .operation_mode = "output";
defparam \instruction[19]~I .output_async_reset = "none";
defparam \instruction[19]~I .output_power_up = "low";
defparam \instruction[19]~I .output_register_mode = "none";
defparam \instruction[19]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \instruction[20]~I (
	.datain(\RI|sr_out [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruction[20]));
// synopsys translate_off
defparam \instruction[20]~I .input_async_reset = "none";
defparam \instruction[20]~I .input_power_up = "low";
defparam \instruction[20]~I .input_register_mode = "none";
defparam \instruction[20]~I .input_sync_reset = "none";
defparam \instruction[20]~I .oe_async_reset = "none";
defparam \instruction[20]~I .oe_power_up = "low";
defparam \instruction[20]~I .oe_register_mode = "none";
defparam \instruction[20]~I .oe_sync_reset = "none";
defparam \instruction[20]~I .operation_mode = "output";
defparam \instruction[20]~I .output_async_reset = "none";
defparam \instruction[20]~I .output_power_up = "low";
defparam \instruction[20]~I .output_register_mode = "none";
defparam \instruction[20]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \instruction[21]~I (
	.datain(\RI|sr_out [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruction[21]));
// synopsys translate_off
defparam \instruction[21]~I .input_async_reset = "none";
defparam \instruction[21]~I .input_power_up = "low";
defparam \instruction[21]~I .input_register_mode = "none";
defparam \instruction[21]~I .input_sync_reset = "none";
defparam \instruction[21]~I .oe_async_reset = "none";
defparam \instruction[21]~I .oe_power_up = "low";
defparam \instruction[21]~I .oe_register_mode = "none";
defparam \instruction[21]~I .oe_sync_reset = "none";
defparam \instruction[21]~I .operation_mode = "output";
defparam \instruction[21]~I .output_async_reset = "none";
defparam \instruction[21]~I .output_power_up = "low";
defparam \instruction[21]~I .output_register_mode = "none";
defparam \instruction[21]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \instruction[22]~I (
	.datain(\RI|sr_out [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruction[22]));
// synopsys translate_off
defparam \instruction[22]~I .input_async_reset = "none";
defparam \instruction[22]~I .input_power_up = "low";
defparam \instruction[22]~I .input_register_mode = "none";
defparam \instruction[22]~I .input_sync_reset = "none";
defparam \instruction[22]~I .oe_async_reset = "none";
defparam \instruction[22]~I .oe_power_up = "low";
defparam \instruction[22]~I .oe_register_mode = "none";
defparam \instruction[22]~I .oe_sync_reset = "none";
defparam \instruction[22]~I .operation_mode = "output";
defparam \instruction[22]~I .output_async_reset = "none";
defparam \instruction[22]~I .output_power_up = "low";
defparam \instruction[22]~I .output_register_mode = "none";
defparam \instruction[22]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \instruction[23]~I (
	.datain(\RI|sr_out [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruction[23]));
// synopsys translate_off
defparam \instruction[23]~I .input_async_reset = "none";
defparam \instruction[23]~I .input_power_up = "low";
defparam \instruction[23]~I .input_register_mode = "none";
defparam \instruction[23]~I .input_sync_reset = "none";
defparam \instruction[23]~I .oe_async_reset = "none";
defparam \instruction[23]~I .oe_power_up = "low";
defparam \instruction[23]~I .oe_register_mode = "none";
defparam \instruction[23]~I .oe_sync_reset = "none";
defparam \instruction[23]~I .operation_mode = "output";
defparam \instruction[23]~I .output_async_reset = "none";
defparam \instruction[23]~I .output_power_up = "low";
defparam \instruction[23]~I .output_register_mode = "none";
defparam \instruction[23]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \instruction[24]~I (
	.datain(\RI|sr_out [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruction[24]));
// synopsys translate_off
defparam \instruction[24]~I .input_async_reset = "none";
defparam \instruction[24]~I .input_power_up = "low";
defparam \instruction[24]~I .input_register_mode = "none";
defparam \instruction[24]~I .input_sync_reset = "none";
defparam \instruction[24]~I .oe_async_reset = "none";
defparam \instruction[24]~I .oe_power_up = "low";
defparam \instruction[24]~I .oe_register_mode = "none";
defparam \instruction[24]~I .oe_sync_reset = "none";
defparam \instruction[24]~I .operation_mode = "output";
defparam \instruction[24]~I .output_async_reset = "none";
defparam \instruction[24]~I .output_power_up = "low";
defparam \instruction[24]~I .output_register_mode = "none";
defparam \instruction[24]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \instruction[25]~I (
	.datain(\RI|sr_out [25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruction[25]));
// synopsys translate_off
defparam \instruction[25]~I .input_async_reset = "none";
defparam \instruction[25]~I .input_power_up = "low";
defparam \instruction[25]~I .input_register_mode = "none";
defparam \instruction[25]~I .input_sync_reset = "none";
defparam \instruction[25]~I .oe_async_reset = "none";
defparam \instruction[25]~I .oe_power_up = "low";
defparam \instruction[25]~I .oe_register_mode = "none";
defparam \instruction[25]~I .oe_sync_reset = "none";
defparam \instruction[25]~I .operation_mode = "output";
defparam \instruction[25]~I .output_async_reset = "none";
defparam \instruction[25]~I .output_power_up = "low";
defparam \instruction[25]~I .output_register_mode = "none";
defparam \instruction[25]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \instruction[26]~I (
	.datain(\RI|sr_out [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruction[26]));
// synopsys translate_off
defparam \instruction[26]~I .input_async_reset = "none";
defparam \instruction[26]~I .input_power_up = "low";
defparam \instruction[26]~I .input_register_mode = "none";
defparam \instruction[26]~I .input_sync_reset = "none";
defparam \instruction[26]~I .oe_async_reset = "none";
defparam \instruction[26]~I .oe_power_up = "low";
defparam \instruction[26]~I .oe_register_mode = "none";
defparam \instruction[26]~I .oe_sync_reset = "none";
defparam \instruction[26]~I .operation_mode = "output";
defparam \instruction[26]~I .output_async_reset = "none";
defparam \instruction[26]~I .output_power_up = "low";
defparam \instruction[26]~I .output_register_mode = "none";
defparam \instruction[26]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \instruction[27]~I (
	.datain(\RI|sr_out [27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruction[27]));
// synopsys translate_off
defparam \instruction[27]~I .input_async_reset = "none";
defparam \instruction[27]~I .input_power_up = "low";
defparam \instruction[27]~I .input_register_mode = "none";
defparam \instruction[27]~I .input_sync_reset = "none";
defparam \instruction[27]~I .oe_async_reset = "none";
defparam \instruction[27]~I .oe_power_up = "low";
defparam \instruction[27]~I .oe_register_mode = "none";
defparam \instruction[27]~I .oe_sync_reset = "none";
defparam \instruction[27]~I .operation_mode = "output";
defparam \instruction[27]~I .output_async_reset = "none";
defparam \instruction[27]~I .output_power_up = "low";
defparam \instruction[27]~I .output_register_mode = "none";
defparam \instruction[27]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \instruction[28]~I (
	.datain(\RI|sr_out [28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruction[28]));
// synopsys translate_off
defparam \instruction[28]~I .input_async_reset = "none";
defparam \instruction[28]~I .input_power_up = "low";
defparam \instruction[28]~I .input_register_mode = "none";
defparam \instruction[28]~I .input_sync_reset = "none";
defparam \instruction[28]~I .oe_async_reset = "none";
defparam \instruction[28]~I .oe_power_up = "low";
defparam \instruction[28]~I .oe_register_mode = "none";
defparam \instruction[28]~I .oe_sync_reset = "none";
defparam \instruction[28]~I .operation_mode = "output";
defparam \instruction[28]~I .output_async_reset = "none";
defparam \instruction[28]~I .output_power_up = "low";
defparam \instruction[28]~I .output_register_mode = "none";
defparam \instruction[28]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \instruction[29]~I (
	.datain(\RI|sr_out [29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruction[29]));
// synopsys translate_off
defparam \instruction[29]~I .input_async_reset = "none";
defparam \instruction[29]~I .input_power_up = "low";
defparam \instruction[29]~I .input_register_mode = "none";
defparam \instruction[29]~I .input_sync_reset = "none";
defparam \instruction[29]~I .oe_async_reset = "none";
defparam \instruction[29]~I .oe_power_up = "low";
defparam \instruction[29]~I .oe_register_mode = "none";
defparam \instruction[29]~I .oe_sync_reset = "none";
defparam \instruction[29]~I .operation_mode = "output";
defparam \instruction[29]~I .output_async_reset = "none";
defparam \instruction[29]~I .output_power_up = "low";
defparam \instruction[29]~I .output_register_mode = "none";
defparam \instruction[29]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \instruction[30]~I (
	.datain(\RI|sr_out [30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruction[30]));
// synopsys translate_off
defparam \instruction[30]~I .input_async_reset = "none";
defparam \instruction[30]~I .input_power_up = "low";
defparam \instruction[30]~I .input_register_mode = "none";
defparam \instruction[30]~I .input_sync_reset = "none";
defparam \instruction[30]~I .oe_async_reset = "none";
defparam \instruction[30]~I .oe_power_up = "low";
defparam \instruction[30]~I .oe_register_mode = "none";
defparam \instruction[30]~I .oe_sync_reset = "none";
defparam \instruction[30]~I .operation_mode = "output";
defparam \instruction[30]~I .output_async_reset = "none";
defparam \instruction[30]~I .output_power_up = "low";
defparam \instruction[30]~I .output_register_mode = "none";
defparam \instruction[30]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \instruction[31]~I (
	.datain(\RI|sr_out [31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruction[31]));
// synopsys translate_off
defparam \instruction[31]~I .input_async_reset = "none";
defparam \instruction[31]~I .input_power_up = "low";
defparam \instruction[31]~I .input_register_mode = "none";
defparam \instruction[31]~I .input_sync_reset = "none";
defparam \instruction[31]~I .oe_async_reset = "none";
defparam \instruction[31]~I .oe_power_up = "low";
defparam \instruction[31]~I .oe_register_mode = "none";
defparam \instruction[31]~I .oe_sync_reset = "none";
defparam \instruction[31]~I .operation_mode = "output";
defparam \instruction[31]~I .output_async_reset = "none";
defparam \instruction[31]~I .output_power_up = "low";
defparam \instruction[31]~I .output_register_mode = "none";
defparam \instruction[31]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \address[0]~I (
	.datain(\PC|sr_out [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(address[0]));
// synopsys translate_off
defparam \address[0]~I .input_async_reset = "none";
defparam \address[0]~I .input_power_up = "low";
defparam \address[0]~I .input_register_mode = "none";
defparam \address[0]~I .input_sync_reset = "none";
defparam \address[0]~I .oe_async_reset = "none";
defparam \address[0]~I .oe_power_up = "low";
defparam \address[0]~I .oe_register_mode = "none";
defparam \address[0]~I .oe_sync_reset = "none";
defparam \address[0]~I .operation_mode = "output";
defparam \address[0]~I .output_async_reset = "none";
defparam \address[0]~I .output_power_up = "low";
defparam \address[0]~I .output_register_mode = "none";
defparam \address[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \address[1]~I (
	.datain(\PC|sr_out [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(address[1]));
// synopsys translate_off
defparam \address[1]~I .input_async_reset = "none";
defparam \address[1]~I .input_power_up = "low";
defparam \address[1]~I .input_register_mode = "none";
defparam \address[1]~I .input_sync_reset = "none";
defparam \address[1]~I .oe_async_reset = "none";
defparam \address[1]~I .oe_power_up = "low";
defparam \address[1]~I .oe_register_mode = "none";
defparam \address[1]~I .oe_sync_reset = "none";
defparam \address[1]~I .operation_mode = "output";
defparam \address[1]~I .output_async_reset = "none";
defparam \address[1]~I .output_power_up = "low";
defparam \address[1]~I .output_register_mode = "none";
defparam \address[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \address[2]~I (
	.datain(\PC|sr_out [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(address[2]));
// synopsys translate_off
defparam \address[2]~I .input_async_reset = "none";
defparam \address[2]~I .input_power_up = "low";
defparam \address[2]~I .input_register_mode = "none";
defparam \address[2]~I .input_sync_reset = "none";
defparam \address[2]~I .oe_async_reset = "none";
defparam \address[2]~I .oe_power_up = "low";
defparam \address[2]~I .oe_register_mode = "none";
defparam \address[2]~I .oe_sync_reset = "none";
defparam \address[2]~I .operation_mode = "output";
defparam \address[2]~I .output_async_reset = "none";
defparam \address[2]~I .output_power_up = "low";
defparam \address[2]~I .output_register_mode = "none";
defparam \address[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \address[3]~I (
	.datain(\PC|sr_out [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(address[3]));
// synopsys translate_off
defparam \address[3]~I .input_async_reset = "none";
defparam \address[3]~I .input_power_up = "low";
defparam \address[3]~I .input_register_mode = "none";
defparam \address[3]~I .input_sync_reset = "none";
defparam \address[3]~I .oe_async_reset = "none";
defparam \address[3]~I .oe_power_up = "low";
defparam \address[3]~I .oe_register_mode = "none";
defparam \address[3]~I .oe_sync_reset = "none";
defparam \address[3]~I .operation_mode = "output";
defparam \address[3]~I .output_async_reset = "none";
defparam \address[3]~I .output_power_up = "low";
defparam \address[3]~I .output_register_mode = "none";
defparam \address[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \address[4]~I (
	.datain(\PC|sr_out [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(address[4]));
// synopsys translate_off
defparam \address[4]~I .input_async_reset = "none";
defparam \address[4]~I .input_power_up = "low";
defparam \address[4]~I .input_register_mode = "none";
defparam \address[4]~I .input_sync_reset = "none";
defparam \address[4]~I .oe_async_reset = "none";
defparam \address[4]~I .oe_power_up = "low";
defparam \address[4]~I .oe_register_mode = "none";
defparam \address[4]~I .oe_sync_reset = "none";
defparam \address[4]~I .operation_mode = "output";
defparam \address[4]~I .output_async_reset = "none";
defparam \address[4]~I .output_power_up = "low";
defparam \address[4]~I .output_register_mode = "none";
defparam \address[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \address[5]~I (
	.datain(\PC|sr_out [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(address[5]));
// synopsys translate_off
defparam \address[5]~I .input_async_reset = "none";
defparam \address[5]~I .input_power_up = "low";
defparam \address[5]~I .input_register_mode = "none";
defparam \address[5]~I .input_sync_reset = "none";
defparam \address[5]~I .oe_async_reset = "none";
defparam \address[5]~I .oe_power_up = "low";
defparam \address[5]~I .oe_register_mode = "none";
defparam \address[5]~I .oe_sync_reset = "none";
defparam \address[5]~I .operation_mode = "output";
defparam \address[5]~I .output_async_reset = "none";
defparam \address[5]~I .output_power_up = "low";
defparam \address[5]~I .output_register_mode = "none";
defparam \address[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \address[6]~I (
	.datain(\PC|sr_out [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(address[6]));
// synopsys translate_off
defparam \address[6]~I .input_async_reset = "none";
defparam \address[6]~I .input_power_up = "low";
defparam \address[6]~I .input_register_mode = "none";
defparam \address[6]~I .input_sync_reset = "none";
defparam \address[6]~I .oe_async_reset = "none";
defparam \address[6]~I .oe_power_up = "low";
defparam \address[6]~I .oe_register_mode = "none";
defparam \address[6]~I .oe_sync_reset = "none";
defparam \address[6]~I .operation_mode = "output";
defparam \address[6]~I .output_async_reset = "none";
defparam \address[6]~I .output_power_up = "low";
defparam \address[6]~I .output_register_mode = "none";
defparam \address[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \address[7]~I (
	.datain(\PC|sr_out [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(address[7]));
// synopsys translate_off
defparam \address[7]~I .input_async_reset = "none";
defparam \address[7]~I .input_power_up = "low";
defparam \address[7]~I .input_register_mode = "none";
defparam \address[7]~I .input_sync_reset = "none";
defparam \address[7]~I .oe_async_reset = "none";
defparam \address[7]~I .oe_power_up = "low";
defparam \address[7]~I .oe_register_mode = "none";
defparam \address[7]~I .oe_sync_reset = "none";
defparam \address[7]~I .operation_mode = "output";
defparam \address[7]~I .output_async_reset = "none";
defparam \address[7]~I .output_power_up = "low";
defparam \address[7]~I .output_register_mode = "none";
defparam \address[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \address[8]~I (
	.datain(\PC|sr_out [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(address[8]));
// synopsys translate_off
defparam \address[8]~I .input_async_reset = "none";
defparam \address[8]~I .input_power_up = "low";
defparam \address[8]~I .input_register_mode = "none";
defparam \address[8]~I .input_sync_reset = "none";
defparam \address[8]~I .oe_async_reset = "none";
defparam \address[8]~I .oe_power_up = "low";
defparam \address[8]~I .oe_register_mode = "none";
defparam \address[8]~I .oe_sync_reset = "none";
defparam \address[8]~I .operation_mode = "output";
defparam \address[8]~I .output_async_reset = "none";
defparam \address[8]~I .output_power_up = "low";
defparam \address[8]~I .output_register_mode = "none";
defparam \address[8]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \address[9]~I (
	.datain(\PC|sr_out [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(address[9]));
// synopsys translate_off
defparam \address[9]~I .input_async_reset = "none";
defparam \address[9]~I .input_power_up = "low";
defparam \address[9]~I .input_register_mode = "none";
defparam \address[9]~I .input_sync_reset = "none";
defparam \address[9]~I .oe_async_reset = "none";
defparam \address[9]~I .oe_power_up = "low";
defparam \address[9]~I .oe_register_mode = "none";
defparam \address[9]~I .oe_sync_reset = "none";
defparam \address[9]~I .operation_mode = "output";
defparam \address[9]~I .output_async_reset = "none";
defparam \address[9]~I .output_power_up = "low";
defparam \address[9]~I .output_register_mode = "none";
defparam \address[9]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \address[10]~I (
	.datain(\PC|sr_out [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(address[10]));
// synopsys translate_off
defparam \address[10]~I .input_async_reset = "none";
defparam \address[10]~I .input_power_up = "low";
defparam \address[10]~I .input_register_mode = "none";
defparam \address[10]~I .input_sync_reset = "none";
defparam \address[10]~I .oe_async_reset = "none";
defparam \address[10]~I .oe_power_up = "low";
defparam \address[10]~I .oe_register_mode = "none";
defparam \address[10]~I .oe_sync_reset = "none";
defparam \address[10]~I .operation_mode = "output";
defparam \address[10]~I .output_async_reset = "none";
defparam \address[10]~I .output_power_up = "low";
defparam \address[10]~I .output_register_mode = "none";
defparam \address[10]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \address[11]~I (
	.datain(\PC|sr_out [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(address[11]));
// synopsys translate_off
defparam \address[11]~I .input_async_reset = "none";
defparam \address[11]~I .input_power_up = "low";
defparam \address[11]~I .input_register_mode = "none";
defparam \address[11]~I .input_sync_reset = "none";
defparam \address[11]~I .oe_async_reset = "none";
defparam \address[11]~I .oe_power_up = "low";
defparam \address[11]~I .oe_register_mode = "none";
defparam \address[11]~I .oe_sync_reset = "none";
defparam \address[11]~I .operation_mode = "output";
defparam \address[11]~I .output_async_reset = "none";
defparam \address[11]~I .output_power_up = "low";
defparam \address[11]~I .output_register_mode = "none";
defparam \address[11]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \address[12]~I (
	.datain(\PC|sr_out [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(address[12]));
// synopsys translate_off
defparam \address[12]~I .input_async_reset = "none";
defparam \address[12]~I .input_power_up = "low";
defparam \address[12]~I .input_register_mode = "none";
defparam \address[12]~I .input_sync_reset = "none";
defparam \address[12]~I .oe_async_reset = "none";
defparam \address[12]~I .oe_power_up = "low";
defparam \address[12]~I .oe_register_mode = "none";
defparam \address[12]~I .oe_sync_reset = "none";
defparam \address[12]~I .operation_mode = "output";
defparam \address[12]~I .output_async_reset = "none";
defparam \address[12]~I .output_power_up = "low";
defparam \address[12]~I .output_register_mode = "none";
defparam \address[12]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \address[13]~I (
	.datain(\PC|sr_out [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(address[13]));
// synopsys translate_off
defparam \address[13]~I .input_async_reset = "none";
defparam \address[13]~I .input_power_up = "low";
defparam \address[13]~I .input_register_mode = "none";
defparam \address[13]~I .input_sync_reset = "none";
defparam \address[13]~I .oe_async_reset = "none";
defparam \address[13]~I .oe_power_up = "low";
defparam \address[13]~I .oe_register_mode = "none";
defparam \address[13]~I .oe_sync_reset = "none";
defparam \address[13]~I .operation_mode = "output";
defparam \address[13]~I .output_async_reset = "none";
defparam \address[13]~I .output_power_up = "low";
defparam \address[13]~I .output_register_mode = "none";
defparam \address[13]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \address[14]~I (
	.datain(\PC|sr_out [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(address[14]));
// synopsys translate_off
defparam \address[14]~I .input_async_reset = "none";
defparam \address[14]~I .input_power_up = "low";
defparam \address[14]~I .input_register_mode = "none";
defparam \address[14]~I .input_sync_reset = "none";
defparam \address[14]~I .oe_async_reset = "none";
defparam \address[14]~I .oe_power_up = "low";
defparam \address[14]~I .oe_register_mode = "none";
defparam \address[14]~I .oe_sync_reset = "none";
defparam \address[14]~I .operation_mode = "output";
defparam \address[14]~I .output_async_reset = "none";
defparam \address[14]~I .output_power_up = "low";
defparam \address[14]~I .output_register_mode = "none";
defparam \address[14]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \address[15]~I (
	.datain(\PC|sr_out [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(address[15]));
// synopsys translate_off
defparam \address[15]~I .input_async_reset = "none";
defparam \address[15]~I .input_power_up = "low";
defparam \address[15]~I .input_register_mode = "none";
defparam \address[15]~I .input_sync_reset = "none";
defparam \address[15]~I .oe_async_reset = "none";
defparam \address[15]~I .oe_power_up = "low";
defparam \address[15]~I .oe_register_mode = "none";
defparam \address[15]~I .oe_sync_reset = "none";
defparam \address[15]~I .operation_mode = "output";
defparam \address[15]~I .output_async_reset = "none";
defparam \address[15]~I .output_power_up = "low";
defparam \address[15]~I .output_register_mode = "none";
defparam \address[15]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \address[16]~I (
	.datain(\PC|sr_out [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(address[16]));
// synopsys translate_off
defparam \address[16]~I .input_async_reset = "none";
defparam \address[16]~I .input_power_up = "low";
defparam \address[16]~I .input_register_mode = "none";
defparam \address[16]~I .input_sync_reset = "none";
defparam \address[16]~I .oe_async_reset = "none";
defparam \address[16]~I .oe_power_up = "low";
defparam \address[16]~I .oe_register_mode = "none";
defparam \address[16]~I .oe_sync_reset = "none";
defparam \address[16]~I .operation_mode = "output";
defparam \address[16]~I .output_async_reset = "none";
defparam \address[16]~I .output_power_up = "low";
defparam \address[16]~I .output_register_mode = "none";
defparam \address[16]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \address[17]~I (
	.datain(\PC|sr_out [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(address[17]));
// synopsys translate_off
defparam \address[17]~I .input_async_reset = "none";
defparam \address[17]~I .input_power_up = "low";
defparam \address[17]~I .input_register_mode = "none";
defparam \address[17]~I .input_sync_reset = "none";
defparam \address[17]~I .oe_async_reset = "none";
defparam \address[17]~I .oe_power_up = "low";
defparam \address[17]~I .oe_register_mode = "none";
defparam \address[17]~I .oe_sync_reset = "none";
defparam \address[17]~I .operation_mode = "output";
defparam \address[17]~I .output_async_reset = "none";
defparam \address[17]~I .output_power_up = "low";
defparam \address[17]~I .output_register_mode = "none";
defparam \address[17]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \address[18]~I (
	.datain(\PC|sr_out [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(address[18]));
// synopsys translate_off
defparam \address[18]~I .input_async_reset = "none";
defparam \address[18]~I .input_power_up = "low";
defparam \address[18]~I .input_register_mode = "none";
defparam \address[18]~I .input_sync_reset = "none";
defparam \address[18]~I .oe_async_reset = "none";
defparam \address[18]~I .oe_power_up = "low";
defparam \address[18]~I .oe_register_mode = "none";
defparam \address[18]~I .oe_sync_reset = "none";
defparam \address[18]~I .operation_mode = "output";
defparam \address[18]~I .output_async_reset = "none";
defparam \address[18]~I .output_power_up = "low";
defparam \address[18]~I .output_register_mode = "none";
defparam \address[18]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \address[19]~I (
	.datain(\PC|sr_out [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(address[19]));
// synopsys translate_off
defparam \address[19]~I .input_async_reset = "none";
defparam \address[19]~I .input_power_up = "low";
defparam \address[19]~I .input_register_mode = "none";
defparam \address[19]~I .input_sync_reset = "none";
defparam \address[19]~I .oe_async_reset = "none";
defparam \address[19]~I .oe_power_up = "low";
defparam \address[19]~I .oe_register_mode = "none";
defparam \address[19]~I .oe_sync_reset = "none";
defparam \address[19]~I .operation_mode = "output";
defparam \address[19]~I .output_async_reset = "none";
defparam \address[19]~I .output_power_up = "low";
defparam \address[19]~I .output_register_mode = "none";
defparam \address[19]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \address[20]~I (
	.datain(\PC|sr_out [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(address[20]));
// synopsys translate_off
defparam \address[20]~I .input_async_reset = "none";
defparam \address[20]~I .input_power_up = "low";
defparam \address[20]~I .input_register_mode = "none";
defparam \address[20]~I .input_sync_reset = "none";
defparam \address[20]~I .oe_async_reset = "none";
defparam \address[20]~I .oe_power_up = "low";
defparam \address[20]~I .oe_register_mode = "none";
defparam \address[20]~I .oe_sync_reset = "none";
defparam \address[20]~I .operation_mode = "output";
defparam \address[20]~I .output_async_reset = "none";
defparam \address[20]~I .output_power_up = "low";
defparam \address[20]~I .output_register_mode = "none";
defparam \address[20]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \address[21]~I (
	.datain(\PC|sr_out [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(address[21]));
// synopsys translate_off
defparam \address[21]~I .input_async_reset = "none";
defparam \address[21]~I .input_power_up = "low";
defparam \address[21]~I .input_register_mode = "none";
defparam \address[21]~I .input_sync_reset = "none";
defparam \address[21]~I .oe_async_reset = "none";
defparam \address[21]~I .oe_power_up = "low";
defparam \address[21]~I .oe_register_mode = "none";
defparam \address[21]~I .oe_sync_reset = "none";
defparam \address[21]~I .operation_mode = "output";
defparam \address[21]~I .output_async_reset = "none";
defparam \address[21]~I .output_power_up = "low";
defparam \address[21]~I .output_register_mode = "none";
defparam \address[21]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \address[22]~I (
	.datain(\PC|sr_out [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(address[22]));
// synopsys translate_off
defparam \address[22]~I .input_async_reset = "none";
defparam \address[22]~I .input_power_up = "low";
defparam \address[22]~I .input_register_mode = "none";
defparam \address[22]~I .input_sync_reset = "none";
defparam \address[22]~I .oe_async_reset = "none";
defparam \address[22]~I .oe_power_up = "low";
defparam \address[22]~I .oe_register_mode = "none";
defparam \address[22]~I .oe_sync_reset = "none";
defparam \address[22]~I .operation_mode = "output";
defparam \address[22]~I .output_async_reset = "none";
defparam \address[22]~I .output_power_up = "low";
defparam \address[22]~I .output_register_mode = "none";
defparam \address[22]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \address[23]~I (
	.datain(\PC|sr_out [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(address[23]));
// synopsys translate_off
defparam \address[23]~I .input_async_reset = "none";
defparam \address[23]~I .input_power_up = "low";
defparam \address[23]~I .input_register_mode = "none";
defparam \address[23]~I .input_sync_reset = "none";
defparam \address[23]~I .oe_async_reset = "none";
defparam \address[23]~I .oe_power_up = "low";
defparam \address[23]~I .oe_register_mode = "none";
defparam \address[23]~I .oe_sync_reset = "none";
defparam \address[23]~I .operation_mode = "output";
defparam \address[23]~I .output_async_reset = "none";
defparam \address[23]~I .output_power_up = "low";
defparam \address[23]~I .output_register_mode = "none";
defparam \address[23]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \address[24]~I (
	.datain(\PC|sr_out [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(address[24]));
// synopsys translate_off
defparam \address[24]~I .input_async_reset = "none";
defparam \address[24]~I .input_power_up = "low";
defparam \address[24]~I .input_register_mode = "none";
defparam \address[24]~I .input_sync_reset = "none";
defparam \address[24]~I .oe_async_reset = "none";
defparam \address[24]~I .oe_power_up = "low";
defparam \address[24]~I .oe_register_mode = "none";
defparam \address[24]~I .oe_sync_reset = "none";
defparam \address[24]~I .operation_mode = "output";
defparam \address[24]~I .output_async_reset = "none";
defparam \address[24]~I .output_power_up = "low";
defparam \address[24]~I .output_register_mode = "none";
defparam \address[24]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \address[25]~I (
	.datain(\PC|sr_out [25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(address[25]));
// synopsys translate_off
defparam \address[25]~I .input_async_reset = "none";
defparam \address[25]~I .input_power_up = "low";
defparam \address[25]~I .input_register_mode = "none";
defparam \address[25]~I .input_sync_reset = "none";
defparam \address[25]~I .oe_async_reset = "none";
defparam \address[25]~I .oe_power_up = "low";
defparam \address[25]~I .oe_register_mode = "none";
defparam \address[25]~I .oe_sync_reset = "none";
defparam \address[25]~I .operation_mode = "output";
defparam \address[25]~I .output_async_reset = "none";
defparam \address[25]~I .output_power_up = "low";
defparam \address[25]~I .output_register_mode = "none";
defparam \address[25]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \address[26]~I (
	.datain(\PC|sr_out [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(address[26]));
// synopsys translate_off
defparam \address[26]~I .input_async_reset = "none";
defparam \address[26]~I .input_power_up = "low";
defparam \address[26]~I .input_register_mode = "none";
defparam \address[26]~I .input_sync_reset = "none";
defparam \address[26]~I .oe_async_reset = "none";
defparam \address[26]~I .oe_power_up = "low";
defparam \address[26]~I .oe_register_mode = "none";
defparam \address[26]~I .oe_sync_reset = "none";
defparam \address[26]~I .operation_mode = "output";
defparam \address[26]~I .output_async_reset = "none";
defparam \address[26]~I .output_power_up = "low";
defparam \address[26]~I .output_register_mode = "none";
defparam \address[26]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \address[27]~I (
	.datain(\PC|sr_out [27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(address[27]));
// synopsys translate_off
defparam \address[27]~I .input_async_reset = "none";
defparam \address[27]~I .input_power_up = "low";
defparam \address[27]~I .input_register_mode = "none";
defparam \address[27]~I .input_sync_reset = "none";
defparam \address[27]~I .oe_async_reset = "none";
defparam \address[27]~I .oe_power_up = "low";
defparam \address[27]~I .oe_register_mode = "none";
defparam \address[27]~I .oe_sync_reset = "none";
defparam \address[27]~I .operation_mode = "output";
defparam \address[27]~I .output_async_reset = "none";
defparam \address[27]~I .output_power_up = "low";
defparam \address[27]~I .output_register_mode = "none";
defparam \address[27]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \address[28]~I (
	.datain(\PC|sr_out [28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(address[28]));
// synopsys translate_off
defparam \address[28]~I .input_async_reset = "none";
defparam \address[28]~I .input_power_up = "low";
defparam \address[28]~I .input_register_mode = "none";
defparam \address[28]~I .input_sync_reset = "none";
defparam \address[28]~I .oe_async_reset = "none";
defparam \address[28]~I .oe_power_up = "low";
defparam \address[28]~I .oe_register_mode = "none";
defparam \address[28]~I .oe_sync_reset = "none";
defparam \address[28]~I .operation_mode = "output";
defparam \address[28]~I .output_async_reset = "none";
defparam \address[28]~I .output_power_up = "low";
defparam \address[28]~I .output_register_mode = "none";
defparam \address[28]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \address[29]~I (
	.datain(\PC|sr_out [29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(address[29]));
// synopsys translate_off
defparam \address[29]~I .input_async_reset = "none";
defparam \address[29]~I .input_power_up = "low";
defparam \address[29]~I .input_register_mode = "none";
defparam \address[29]~I .input_sync_reset = "none";
defparam \address[29]~I .oe_async_reset = "none";
defparam \address[29]~I .oe_power_up = "low";
defparam \address[29]~I .oe_register_mode = "none";
defparam \address[29]~I .oe_sync_reset = "none";
defparam \address[29]~I .operation_mode = "output";
defparam \address[29]~I .output_async_reset = "none";
defparam \address[29]~I .output_power_up = "low";
defparam \address[29]~I .output_register_mode = "none";
defparam \address[29]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \address[30]~I (
	.datain(\PC|sr_out [30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(address[30]));
// synopsys translate_off
defparam \address[30]~I .input_async_reset = "none";
defparam \address[30]~I .input_power_up = "low";
defparam \address[30]~I .input_register_mode = "none";
defparam \address[30]~I .input_sync_reset = "none";
defparam \address[30]~I .oe_async_reset = "none";
defparam \address[30]~I .oe_power_up = "low";
defparam \address[30]~I .oe_register_mode = "none";
defparam \address[30]~I .oe_sync_reset = "none";
defparam \address[30]~I .operation_mode = "output";
defparam \address[30]~I .output_async_reset = "none";
defparam \address[30]~I .output_power_up = "low";
defparam \address[30]~I .output_register_mode = "none";
defparam \address[30]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \address[31]~I (
	.datain(\PC|sr_out [31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(address[31]));
// synopsys translate_off
defparam \address[31]~I .input_async_reset = "none";
defparam \address[31]~I .input_power_up = "low";
defparam \address[31]~I .input_register_mode = "none";
defparam \address[31]~I .input_sync_reset = "none";
defparam \address[31]~I .oe_async_reset = "none";
defparam \address[31]~I .oe_power_up = "low";
defparam \address[31]~I .oe_register_mode = "none";
defparam \address[31]~I .oe_sync_reset = "none";
defparam \address[31]~I .operation_mode = "output";
defparam \address[31]~I .output_async_reset = "none";
defparam \address[31]~I .output_power_up = "low";
defparam \address[31]~I .output_register_mode = "none";
defparam \address[31]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_alu_teste[0]~I (
	.datain(\SaidaAlu|sr_out [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_alu_teste[0]));
// synopsys translate_off
defparam \saida_alu_teste[0]~I .input_async_reset = "none";
defparam \saida_alu_teste[0]~I .input_power_up = "low";
defparam \saida_alu_teste[0]~I .input_register_mode = "none";
defparam \saida_alu_teste[0]~I .input_sync_reset = "none";
defparam \saida_alu_teste[0]~I .oe_async_reset = "none";
defparam \saida_alu_teste[0]~I .oe_power_up = "low";
defparam \saida_alu_teste[0]~I .oe_register_mode = "none";
defparam \saida_alu_teste[0]~I .oe_sync_reset = "none";
defparam \saida_alu_teste[0]~I .operation_mode = "output";
defparam \saida_alu_teste[0]~I .output_async_reset = "none";
defparam \saida_alu_teste[0]~I .output_power_up = "low";
defparam \saida_alu_teste[0]~I .output_register_mode = "none";
defparam \saida_alu_teste[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_alu_teste[1]~I (
	.datain(\SaidaAlu|sr_out [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_alu_teste[1]));
// synopsys translate_off
defparam \saida_alu_teste[1]~I .input_async_reset = "none";
defparam \saida_alu_teste[1]~I .input_power_up = "low";
defparam \saida_alu_teste[1]~I .input_register_mode = "none";
defparam \saida_alu_teste[1]~I .input_sync_reset = "none";
defparam \saida_alu_teste[1]~I .oe_async_reset = "none";
defparam \saida_alu_teste[1]~I .oe_power_up = "low";
defparam \saida_alu_teste[1]~I .oe_register_mode = "none";
defparam \saida_alu_teste[1]~I .oe_sync_reset = "none";
defparam \saida_alu_teste[1]~I .operation_mode = "output";
defparam \saida_alu_teste[1]~I .output_async_reset = "none";
defparam \saida_alu_teste[1]~I .output_power_up = "low";
defparam \saida_alu_teste[1]~I .output_register_mode = "none";
defparam \saida_alu_teste[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_alu_teste[2]~I (
	.datain(\SaidaAlu|sr_out [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_alu_teste[2]));
// synopsys translate_off
defparam \saida_alu_teste[2]~I .input_async_reset = "none";
defparam \saida_alu_teste[2]~I .input_power_up = "low";
defparam \saida_alu_teste[2]~I .input_register_mode = "none";
defparam \saida_alu_teste[2]~I .input_sync_reset = "none";
defparam \saida_alu_teste[2]~I .oe_async_reset = "none";
defparam \saida_alu_teste[2]~I .oe_power_up = "low";
defparam \saida_alu_teste[2]~I .oe_register_mode = "none";
defparam \saida_alu_teste[2]~I .oe_sync_reset = "none";
defparam \saida_alu_teste[2]~I .operation_mode = "output";
defparam \saida_alu_teste[2]~I .output_async_reset = "none";
defparam \saida_alu_teste[2]~I .output_power_up = "low";
defparam \saida_alu_teste[2]~I .output_register_mode = "none";
defparam \saida_alu_teste[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_alu_teste[3]~I (
	.datain(\SaidaAlu|sr_out [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_alu_teste[3]));
// synopsys translate_off
defparam \saida_alu_teste[3]~I .input_async_reset = "none";
defparam \saida_alu_teste[3]~I .input_power_up = "low";
defparam \saida_alu_teste[3]~I .input_register_mode = "none";
defparam \saida_alu_teste[3]~I .input_sync_reset = "none";
defparam \saida_alu_teste[3]~I .oe_async_reset = "none";
defparam \saida_alu_teste[3]~I .oe_power_up = "low";
defparam \saida_alu_teste[3]~I .oe_register_mode = "none";
defparam \saida_alu_teste[3]~I .oe_sync_reset = "none";
defparam \saida_alu_teste[3]~I .operation_mode = "output";
defparam \saida_alu_teste[3]~I .output_async_reset = "none";
defparam \saida_alu_teste[3]~I .output_power_up = "low";
defparam \saida_alu_teste[3]~I .output_register_mode = "none";
defparam \saida_alu_teste[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_alu_teste[4]~I (
	.datain(\SaidaAlu|sr_out [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_alu_teste[4]));
// synopsys translate_off
defparam \saida_alu_teste[4]~I .input_async_reset = "none";
defparam \saida_alu_teste[4]~I .input_power_up = "low";
defparam \saida_alu_teste[4]~I .input_register_mode = "none";
defparam \saida_alu_teste[4]~I .input_sync_reset = "none";
defparam \saida_alu_teste[4]~I .oe_async_reset = "none";
defparam \saida_alu_teste[4]~I .oe_power_up = "low";
defparam \saida_alu_teste[4]~I .oe_register_mode = "none";
defparam \saida_alu_teste[4]~I .oe_sync_reset = "none";
defparam \saida_alu_teste[4]~I .operation_mode = "output";
defparam \saida_alu_teste[4]~I .output_async_reset = "none";
defparam \saida_alu_teste[4]~I .output_power_up = "low";
defparam \saida_alu_teste[4]~I .output_register_mode = "none";
defparam \saida_alu_teste[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_alu_teste[5]~I (
	.datain(\SaidaAlu|sr_out [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_alu_teste[5]));
// synopsys translate_off
defparam \saida_alu_teste[5]~I .input_async_reset = "none";
defparam \saida_alu_teste[5]~I .input_power_up = "low";
defparam \saida_alu_teste[5]~I .input_register_mode = "none";
defparam \saida_alu_teste[5]~I .input_sync_reset = "none";
defparam \saida_alu_teste[5]~I .oe_async_reset = "none";
defparam \saida_alu_teste[5]~I .oe_power_up = "low";
defparam \saida_alu_teste[5]~I .oe_register_mode = "none";
defparam \saida_alu_teste[5]~I .oe_sync_reset = "none";
defparam \saida_alu_teste[5]~I .operation_mode = "output";
defparam \saida_alu_teste[5]~I .output_async_reset = "none";
defparam \saida_alu_teste[5]~I .output_power_up = "low";
defparam \saida_alu_teste[5]~I .output_register_mode = "none";
defparam \saida_alu_teste[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_alu_teste[6]~I (
	.datain(\SaidaAlu|sr_out [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_alu_teste[6]));
// synopsys translate_off
defparam \saida_alu_teste[6]~I .input_async_reset = "none";
defparam \saida_alu_teste[6]~I .input_power_up = "low";
defparam \saida_alu_teste[6]~I .input_register_mode = "none";
defparam \saida_alu_teste[6]~I .input_sync_reset = "none";
defparam \saida_alu_teste[6]~I .oe_async_reset = "none";
defparam \saida_alu_teste[6]~I .oe_power_up = "low";
defparam \saida_alu_teste[6]~I .oe_register_mode = "none";
defparam \saida_alu_teste[6]~I .oe_sync_reset = "none";
defparam \saida_alu_teste[6]~I .operation_mode = "output";
defparam \saida_alu_teste[6]~I .output_async_reset = "none";
defparam \saida_alu_teste[6]~I .output_power_up = "low";
defparam \saida_alu_teste[6]~I .output_register_mode = "none";
defparam \saida_alu_teste[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_alu_teste[7]~I (
	.datain(\SaidaAlu|sr_out [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_alu_teste[7]));
// synopsys translate_off
defparam \saida_alu_teste[7]~I .input_async_reset = "none";
defparam \saida_alu_teste[7]~I .input_power_up = "low";
defparam \saida_alu_teste[7]~I .input_register_mode = "none";
defparam \saida_alu_teste[7]~I .input_sync_reset = "none";
defparam \saida_alu_teste[7]~I .oe_async_reset = "none";
defparam \saida_alu_teste[7]~I .oe_power_up = "low";
defparam \saida_alu_teste[7]~I .oe_register_mode = "none";
defparam \saida_alu_teste[7]~I .oe_sync_reset = "none";
defparam \saida_alu_teste[7]~I .operation_mode = "output";
defparam \saida_alu_teste[7]~I .output_async_reset = "none";
defparam \saida_alu_teste[7]~I .output_power_up = "low";
defparam \saida_alu_teste[7]~I .output_register_mode = "none";
defparam \saida_alu_teste[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_alu_teste[8]~I (
	.datain(\SaidaAlu|sr_out [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_alu_teste[8]));
// synopsys translate_off
defparam \saida_alu_teste[8]~I .input_async_reset = "none";
defparam \saida_alu_teste[8]~I .input_power_up = "low";
defparam \saida_alu_teste[8]~I .input_register_mode = "none";
defparam \saida_alu_teste[8]~I .input_sync_reset = "none";
defparam \saida_alu_teste[8]~I .oe_async_reset = "none";
defparam \saida_alu_teste[8]~I .oe_power_up = "low";
defparam \saida_alu_teste[8]~I .oe_register_mode = "none";
defparam \saida_alu_teste[8]~I .oe_sync_reset = "none";
defparam \saida_alu_teste[8]~I .operation_mode = "output";
defparam \saida_alu_teste[8]~I .output_async_reset = "none";
defparam \saida_alu_teste[8]~I .output_power_up = "low";
defparam \saida_alu_teste[8]~I .output_register_mode = "none";
defparam \saida_alu_teste[8]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_alu_teste[9]~I (
	.datain(\SaidaAlu|sr_out [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_alu_teste[9]));
// synopsys translate_off
defparam \saida_alu_teste[9]~I .input_async_reset = "none";
defparam \saida_alu_teste[9]~I .input_power_up = "low";
defparam \saida_alu_teste[9]~I .input_register_mode = "none";
defparam \saida_alu_teste[9]~I .input_sync_reset = "none";
defparam \saida_alu_teste[9]~I .oe_async_reset = "none";
defparam \saida_alu_teste[9]~I .oe_power_up = "low";
defparam \saida_alu_teste[9]~I .oe_register_mode = "none";
defparam \saida_alu_teste[9]~I .oe_sync_reset = "none";
defparam \saida_alu_teste[9]~I .operation_mode = "output";
defparam \saida_alu_teste[9]~I .output_async_reset = "none";
defparam \saida_alu_teste[9]~I .output_power_up = "low";
defparam \saida_alu_teste[9]~I .output_register_mode = "none";
defparam \saida_alu_teste[9]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_alu_teste[10]~I (
	.datain(\SaidaAlu|sr_out [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_alu_teste[10]));
// synopsys translate_off
defparam \saida_alu_teste[10]~I .input_async_reset = "none";
defparam \saida_alu_teste[10]~I .input_power_up = "low";
defparam \saida_alu_teste[10]~I .input_register_mode = "none";
defparam \saida_alu_teste[10]~I .input_sync_reset = "none";
defparam \saida_alu_teste[10]~I .oe_async_reset = "none";
defparam \saida_alu_teste[10]~I .oe_power_up = "low";
defparam \saida_alu_teste[10]~I .oe_register_mode = "none";
defparam \saida_alu_teste[10]~I .oe_sync_reset = "none";
defparam \saida_alu_teste[10]~I .operation_mode = "output";
defparam \saida_alu_teste[10]~I .output_async_reset = "none";
defparam \saida_alu_teste[10]~I .output_power_up = "low";
defparam \saida_alu_teste[10]~I .output_register_mode = "none";
defparam \saida_alu_teste[10]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_alu_teste[11]~I (
	.datain(\SaidaAlu|sr_out [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_alu_teste[11]));
// synopsys translate_off
defparam \saida_alu_teste[11]~I .input_async_reset = "none";
defparam \saida_alu_teste[11]~I .input_power_up = "low";
defparam \saida_alu_teste[11]~I .input_register_mode = "none";
defparam \saida_alu_teste[11]~I .input_sync_reset = "none";
defparam \saida_alu_teste[11]~I .oe_async_reset = "none";
defparam \saida_alu_teste[11]~I .oe_power_up = "low";
defparam \saida_alu_teste[11]~I .oe_register_mode = "none";
defparam \saida_alu_teste[11]~I .oe_sync_reset = "none";
defparam \saida_alu_teste[11]~I .operation_mode = "output";
defparam \saida_alu_teste[11]~I .output_async_reset = "none";
defparam \saida_alu_teste[11]~I .output_power_up = "low";
defparam \saida_alu_teste[11]~I .output_register_mode = "none";
defparam \saida_alu_teste[11]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_alu_teste[12]~I (
	.datain(\SaidaAlu|sr_out [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_alu_teste[12]));
// synopsys translate_off
defparam \saida_alu_teste[12]~I .input_async_reset = "none";
defparam \saida_alu_teste[12]~I .input_power_up = "low";
defparam \saida_alu_teste[12]~I .input_register_mode = "none";
defparam \saida_alu_teste[12]~I .input_sync_reset = "none";
defparam \saida_alu_teste[12]~I .oe_async_reset = "none";
defparam \saida_alu_teste[12]~I .oe_power_up = "low";
defparam \saida_alu_teste[12]~I .oe_register_mode = "none";
defparam \saida_alu_teste[12]~I .oe_sync_reset = "none";
defparam \saida_alu_teste[12]~I .operation_mode = "output";
defparam \saida_alu_teste[12]~I .output_async_reset = "none";
defparam \saida_alu_teste[12]~I .output_power_up = "low";
defparam \saida_alu_teste[12]~I .output_register_mode = "none";
defparam \saida_alu_teste[12]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_alu_teste[13]~I (
	.datain(\SaidaAlu|sr_out [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_alu_teste[13]));
// synopsys translate_off
defparam \saida_alu_teste[13]~I .input_async_reset = "none";
defparam \saida_alu_teste[13]~I .input_power_up = "low";
defparam \saida_alu_teste[13]~I .input_register_mode = "none";
defparam \saida_alu_teste[13]~I .input_sync_reset = "none";
defparam \saida_alu_teste[13]~I .oe_async_reset = "none";
defparam \saida_alu_teste[13]~I .oe_power_up = "low";
defparam \saida_alu_teste[13]~I .oe_register_mode = "none";
defparam \saida_alu_teste[13]~I .oe_sync_reset = "none";
defparam \saida_alu_teste[13]~I .operation_mode = "output";
defparam \saida_alu_teste[13]~I .output_async_reset = "none";
defparam \saida_alu_teste[13]~I .output_power_up = "low";
defparam \saida_alu_teste[13]~I .output_register_mode = "none";
defparam \saida_alu_teste[13]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_alu_teste[14]~I (
	.datain(\SaidaAlu|sr_out [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_alu_teste[14]));
// synopsys translate_off
defparam \saida_alu_teste[14]~I .input_async_reset = "none";
defparam \saida_alu_teste[14]~I .input_power_up = "low";
defparam \saida_alu_teste[14]~I .input_register_mode = "none";
defparam \saida_alu_teste[14]~I .input_sync_reset = "none";
defparam \saida_alu_teste[14]~I .oe_async_reset = "none";
defparam \saida_alu_teste[14]~I .oe_power_up = "low";
defparam \saida_alu_teste[14]~I .oe_register_mode = "none";
defparam \saida_alu_teste[14]~I .oe_sync_reset = "none";
defparam \saida_alu_teste[14]~I .operation_mode = "output";
defparam \saida_alu_teste[14]~I .output_async_reset = "none";
defparam \saida_alu_teste[14]~I .output_power_up = "low";
defparam \saida_alu_teste[14]~I .output_register_mode = "none";
defparam \saida_alu_teste[14]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_alu_teste[15]~I (
	.datain(\SaidaAlu|sr_out [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_alu_teste[15]));
// synopsys translate_off
defparam \saida_alu_teste[15]~I .input_async_reset = "none";
defparam \saida_alu_teste[15]~I .input_power_up = "low";
defparam \saida_alu_teste[15]~I .input_register_mode = "none";
defparam \saida_alu_teste[15]~I .input_sync_reset = "none";
defparam \saida_alu_teste[15]~I .oe_async_reset = "none";
defparam \saida_alu_teste[15]~I .oe_power_up = "low";
defparam \saida_alu_teste[15]~I .oe_register_mode = "none";
defparam \saida_alu_teste[15]~I .oe_sync_reset = "none";
defparam \saida_alu_teste[15]~I .operation_mode = "output";
defparam \saida_alu_teste[15]~I .output_async_reset = "none";
defparam \saida_alu_teste[15]~I .output_power_up = "low";
defparam \saida_alu_teste[15]~I .output_register_mode = "none";
defparam \saida_alu_teste[15]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_alu_teste[16]~I (
	.datain(\SaidaAlu|sr_out [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_alu_teste[16]));
// synopsys translate_off
defparam \saida_alu_teste[16]~I .input_async_reset = "none";
defparam \saida_alu_teste[16]~I .input_power_up = "low";
defparam \saida_alu_teste[16]~I .input_register_mode = "none";
defparam \saida_alu_teste[16]~I .input_sync_reset = "none";
defparam \saida_alu_teste[16]~I .oe_async_reset = "none";
defparam \saida_alu_teste[16]~I .oe_power_up = "low";
defparam \saida_alu_teste[16]~I .oe_register_mode = "none";
defparam \saida_alu_teste[16]~I .oe_sync_reset = "none";
defparam \saida_alu_teste[16]~I .operation_mode = "output";
defparam \saida_alu_teste[16]~I .output_async_reset = "none";
defparam \saida_alu_teste[16]~I .output_power_up = "low";
defparam \saida_alu_teste[16]~I .output_register_mode = "none";
defparam \saida_alu_teste[16]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_alu_teste[17]~I (
	.datain(\SaidaAlu|sr_out [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_alu_teste[17]));
// synopsys translate_off
defparam \saida_alu_teste[17]~I .input_async_reset = "none";
defparam \saida_alu_teste[17]~I .input_power_up = "low";
defparam \saida_alu_teste[17]~I .input_register_mode = "none";
defparam \saida_alu_teste[17]~I .input_sync_reset = "none";
defparam \saida_alu_teste[17]~I .oe_async_reset = "none";
defparam \saida_alu_teste[17]~I .oe_power_up = "low";
defparam \saida_alu_teste[17]~I .oe_register_mode = "none";
defparam \saida_alu_teste[17]~I .oe_sync_reset = "none";
defparam \saida_alu_teste[17]~I .operation_mode = "output";
defparam \saida_alu_teste[17]~I .output_async_reset = "none";
defparam \saida_alu_teste[17]~I .output_power_up = "low";
defparam \saida_alu_teste[17]~I .output_register_mode = "none";
defparam \saida_alu_teste[17]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_alu_teste[18]~I (
	.datain(\SaidaAlu|sr_out [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_alu_teste[18]));
// synopsys translate_off
defparam \saida_alu_teste[18]~I .input_async_reset = "none";
defparam \saida_alu_teste[18]~I .input_power_up = "low";
defparam \saida_alu_teste[18]~I .input_register_mode = "none";
defparam \saida_alu_teste[18]~I .input_sync_reset = "none";
defparam \saida_alu_teste[18]~I .oe_async_reset = "none";
defparam \saida_alu_teste[18]~I .oe_power_up = "low";
defparam \saida_alu_teste[18]~I .oe_register_mode = "none";
defparam \saida_alu_teste[18]~I .oe_sync_reset = "none";
defparam \saida_alu_teste[18]~I .operation_mode = "output";
defparam \saida_alu_teste[18]~I .output_async_reset = "none";
defparam \saida_alu_teste[18]~I .output_power_up = "low";
defparam \saida_alu_teste[18]~I .output_register_mode = "none";
defparam \saida_alu_teste[18]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_alu_teste[19]~I (
	.datain(\SaidaAlu|sr_out [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_alu_teste[19]));
// synopsys translate_off
defparam \saida_alu_teste[19]~I .input_async_reset = "none";
defparam \saida_alu_teste[19]~I .input_power_up = "low";
defparam \saida_alu_teste[19]~I .input_register_mode = "none";
defparam \saida_alu_teste[19]~I .input_sync_reset = "none";
defparam \saida_alu_teste[19]~I .oe_async_reset = "none";
defparam \saida_alu_teste[19]~I .oe_power_up = "low";
defparam \saida_alu_teste[19]~I .oe_register_mode = "none";
defparam \saida_alu_teste[19]~I .oe_sync_reset = "none";
defparam \saida_alu_teste[19]~I .operation_mode = "output";
defparam \saida_alu_teste[19]~I .output_async_reset = "none";
defparam \saida_alu_teste[19]~I .output_power_up = "low";
defparam \saida_alu_teste[19]~I .output_register_mode = "none";
defparam \saida_alu_teste[19]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_alu_teste[20]~I (
	.datain(\SaidaAlu|sr_out [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_alu_teste[20]));
// synopsys translate_off
defparam \saida_alu_teste[20]~I .input_async_reset = "none";
defparam \saida_alu_teste[20]~I .input_power_up = "low";
defparam \saida_alu_teste[20]~I .input_register_mode = "none";
defparam \saida_alu_teste[20]~I .input_sync_reset = "none";
defparam \saida_alu_teste[20]~I .oe_async_reset = "none";
defparam \saida_alu_teste[20]~I .oe_power_up = "low";
defparam \saida_alu_teste[20]~I .oe_register_mode = "none";
defparam \saida_alu_teste[20]~I .oe_sync_reset = "none";
defparam \saida_alu_teste[20]~I .operation_mode = "output";
defparam \saida_alu_teste[20]~I .output_async_reset = "none";
defparam \saida_alu_teste[20]~I .output_power_up = "low";
defparam \saida_alu_teste[20]~I .output_register_mode = "none";
defparam \saida_alu_teste[20]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_alu_teste[21]~I (
	.datain(\SaidaAlu|sr_out [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_alu_teste[21]));
// synopsys translate_off
defparam \saida_alu_teste[21]~I .input_async_reset = "none";
defparam \saida_alu_teste[21]~I .input_power_up = "low";
defparam \saida_alu_teste[21]~I .input_register_mode = "none";
defparam \saida_alu_teste[21]~I .input_sync_reset = "none";
defparam \saida_alu_teste[21]~I .oe_async_reset = "none";
defparam \saida_alu_teste[21]~I .oe_power_up = "low";
defparam \saida_alu_teste[21]~I .oe_register_mode = "none";
defparam \saida_alu_teste[21]~I .oe_sync_reset = "none";
defparam \saida_alu_teste[21]~I .operation_mode = "output";
defparam \saida_alu_teste[21]~I .output_async_reset = "none";
defparam \saida_alu_teste[21]~I .output_power_up = "low";
defparam \saida_alu_teste[21]~I .output_register_mode = "none";
defparam \saida_alu_teste[21]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_alu_teste[22]~I (
	.datain(\SaidaAlu|sr_out [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_alu_teste[22]));
// synopsys translate_off
defparam \saida_alu_teste[22]~I .input_async_reset = "none";
defparam \saida_alu_teste[22]~I .input_power_up = "low";
defparam \saida_alu_teste[22]~I .input_register_mode = "none";
defparam \saida_alu_teste[22]~I .input_sync_reset = "none";
defparam \saida_alu_teste[22]~I .oe_async_reset = "none";
defparam \saida_alu_teste[22]~I .oe_power_up = "low";
defparam \saida_alu_teste[22]~I .oe_register_mode = "none";
defparam \saida_alu_teste[22]~I .oe_sync_reset = "none";
defparam \saida_alu_teste[22]~I .operation_mode = "output";
defparam \saida_alu_teste[22]~I .output_async_reset = "none";
defparam \saida_alu_teste[22]~I .output_power_up = "low";
defparam \saida_alu_teste[22]~I .output_register_mode = "none";
defparam \saida_alu_teste[22]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_alu_teste[23]~I (
	.datain(\SaidaAlu|sr_out [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_alu_teste[23]));
// synopsys translate_off
defparam \saida_alu_teste[23]~I .input_async_reset = "none";
defparam \saida_alu_teste[23]~I .input_power_up = "low";
defparam \saida_alu_teste[23]~I .input_register_mode = "none";
defparam \saida_alu_teste[23]~I .input_sync_reset = "none";
defparam \saida_alu_teste[23]~I .oe_async_reset = "none";
defparam \saida_alu_teste[23]~I .oe_power_up = "low";
defparam \saida_alu_teste[23]~I .oe_register_mode = "none";
defparam \saida_alu_teste[23]~I .oe_sync_reset = "none";
defparam \saida_alu_teste[23]~I .operation_mode = "output";
defparam \saida_alu_teste[23]~I .output_async_reset = "none";
defparam \saida_alu_teste[23]~I .output_power_up = "low";
defparam \saida_alu_teste[23]~I .output_register_mode = "none";
defparam \saida_alu_teste[23]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_alu_teste[24]~I (
	.datain(\SaidaAlu|sr_out [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_alu_teste[24]));
// synopsys translate_off
defparam \saida_alu_teste[24]~I .input_async_reset = "none";
defparam \saida_alu_teste[24]~I .input_power_up = "low";
defparam \saida_alu_teste[24]~I .input_register_mode = "none";
defparam \saida_alu_teste[24]~I .input_sync_reset = "none";
defparam \saida_alu_teste[24]~I .oe_async_reset = "none";
defparam \saida_alu_teste[24]~I .oe_power_up = "low";
defparam \saida_alu_teste[24]~I .oe_register_mode = "none";
defparam \saida_alu_teste[24]~I .oe_sync_reset = "none";
defparam \saida_alu_teste[24]~I .operation_mode = "output";
defparam \saida_alu_teste[24]~I .output_async_reset = "none";
defparam \saida_alu_teste[24]~I .output_power_up = "low";
defparam \saida_alu_teste[24]~I .output_register_mode = "none";
defparam \saida_alu_teste[24]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_alu_teste[25]~I (
	.datain(\SaidaAlu|sr_out [25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_alu_teste[25]));
// synopsys translate_off
defparam \saida_alu_teste[25]~I .input_async_reset = "none";
defparam \saida_alu_teste[25]~I .input_power_up = "low";
defparam \saida_alu_teste[25]~I .input_register_mode = "none";
defparam \saida_alu_teste[25]~I .input_sync_reset = "none";
defparam \saida_alu_teste[25]~I .oe_async_reset = "none";
defparam \saida_alu_teste[25]~I .oe_power_up = "low";
defparam \saida_alu_teste[25]~I .oe_register_mode = "none";
defparam \saida_alu_teste[25]~I .oe_sync_reset = "none";
defparam \saida_alu_teste[25]~I .operation_mode = "output";
defparam \saida_alu_teste[25]~I .output_async_reset = "none";
defparam \saida_alu_teste[25]~I .output_power_up = "low";
defparam \saida_alu_teste[25]~I .output_register_mode = "none";
defparam \saida_alu_teste[25]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_alu_teste[26]~I (
	.datain(\SaidaAlu|sr_out [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_alu_teste[26]));
// synopsys translate_off
defparam \saida_alu_teste[26]~I .input_async_reset = "none";
defparam \saida_alu_teste[26]~I .input_power_up = "low";
defparam \saida_alu_teste[26]~I .input_register_mode = "none";
defparam \saida_alu_teste[26]~I .input_sync_reset = "none";
defparam \saida_alu_teste[26]~I .oe_async_reset = "none";
defparam \saida_alu_teste[26]~I .oe_power_up = "low";
defparam \saida_alu_teste[26]~I .oe_register_mode = "none";
defparam \saida_alu_teste[26]~I .oe_sync_reset = "none";
defparam \saida_alu_teste[26]~I .operation_mode = "output";
defparam \saida_alu_teste[26]~I .output_async_reset = "none";
defparam \saida_alu_teste[26]~I .output_power_up = "low";
defparam \saida_alu_teste[26]~I .output_register_mode = "none";
defparam \saida_alu_teste[26]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_alu_teste[27]~I (
	.datain(\SaidaAlu|sr_out [27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_alu_teste[27]));
// synopsys translate_off
defparam \saida_alu_teste[27]~I .input_async_reset = "none";
defparam \saida_alu_teste[27]~I .input_power_up = "low";
defparam \saida_alu_teste[27]~I .input_register_mode = "none";
defparam \saida_alu_teste[27]~I .input_sync_reset = "none";
defparam \saida_alu_teste[27]~I .oe_async_reset = "none";
defparam \saida_alu_teste[27]~I .oe_power_up = "low";
defparam \saida_alu_teste[27]~I .oe_register_mode = "none";
defparam \saida_alu_teste[27]~I .oe_sync_reset = "none";
defparam \saida_alu_teste[27]~I .operation_mode = "output";
defparam \saida_alu_teste[27]~I .output_async_reset = "none";
defparam \saida_alu_teste[27]~I .output_power_up = "low";
defparam \saida_alu_teste[27]~I .output_register_mode = "none";
defparam \saida_alu_teste[27]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_alu_teste[28]~I (
	.datain(\SaidaAlu|sr_out [28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_alu_teste[28]));
// synopsys translate_off
defparam \saida_alu_teste[28]~I .input_async_reset = "none";
defparam \saida_alu_teste[28]~I .input_power_up = "low";
defparam \saida_alu_teste[28]~I .input_register_mode = "none";
defparam \saida_alu_teste[28]~I .input_sync_reset = "none";
defparam \saida_alu_teste[28]~I .oe_async_reset = "none";
defparam \saida_alu_teste[28]~I .oe_power_up = "low";
defparam \saida_alu_teste[28]~I .oe_register_mode = "none";
defparam \saida_alu_teste[28]~I .oe_sync_reset = "none";
defparam \saida_alu_teste[28]~I .operation_mode = "output";
defparam \saida_alu_teste[28]~I .output_async_reset = "none";
defparam \saida_alu_teste[28]~I .output_power_up = "low";
defparam \saida_alu_teste[28]~I .output_register_mode = "none";
defparam \saida_alu_teste[28]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_alu_teste[29]~I (
	.datain(\SaidaAlu|sr_out [29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_alu_teste[29]));
// synopsys translate_off
defparam \saida_alu_teste[29]~I .input_async_reset = "none";
defparam \saida_alu_teste[29]~I .input_power_up = "low";
defparam \saida_alu_teste[29]~I .input_register_mode = "none";
defparam \saida_alu_teste[29]~I .input_sync_reset = "none";
defparam \saida_alu_teste[29]~I .oe_async_reset = "none";
defparam \saida_alu_teste[29]~I .oe_power_up = "low";
defparam \saida_alu_teste[29]~I .oe_register_mode = "none";
defparam \saida_alu_teste[29]~I .oe_sync_reset = "none";
defparam \saida_alu_teste[29]~I .operation_mode = "output";
defparam \saida_alu_teste[29]~I .output_async_reset = "none";
defparam \saida_alu_teste[29]~I .output_power_up = "low";
defparam \saida_alu_teste[29]~I .output_register_mode = "none";
defparam \saida_alu_teste[29]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_alu_teste[30]~I (
	.datain(\SaidaAlu|sr_out [30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_alu_teste[30]));
// synopsys translate_off
defparam \saida_alu_teste[30]~I .input_async_reset = "none";
defparam \saida_alu_teste[30]~I .input_power_up = "low";
defparam \saida_alu_teste[30]~I .input_register_mode = "none";
defparam \saida_alu_teste[30]~I .input_sync_reset = "none";
defparam \saida_alu_teste[30]~I .oe_async_reset = "none";
defparam \saida_alu_teste[30]~I .oe_power_up = "low";
defparam \saida_alu_teste[30]~I .oe_register_mode = "none";
defparam \saida_alu_teste[30]~I .oe_sync_reset = "none";
defparam \saida_alu_teste[30]~I .operation_mode = "output";
defparam \saida_alu_teste[30]~I .output_async_reset = "none";
defparam \saida_alu_teste[30]~I .output_power_up = "low";
defparam \saida_alu_teste[30]~I .output_register_mode = "none";
defparam \saida_alu_teste[30]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_alu_teste[31]~I (
	.datain(\SaidaAlu|sr_out [31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_alu_teste[31]));
// synopsys translate_off
defparam \saida_alu_teste[31]~I .input_async_reset = "none";
defparam \saida_alu_teste[31]~I .input_power_up = "low";
defparam \saida_alu_teste[31]~I .input_register_mode = "none";
defparam \saida_alu_teste[31]~I .input_sync_reset = "none";
defparam \saida_alu_teste[31]~I .oe_async_reset = "none";
defparam \saida_alu_teste[31]~I .oe_power_up = "low";
defparam \saida_alu_teste[31]~I .oe_register_mode = "none";
defparam \saida_alu_teste[31]~I .oe_sync_reset = "none";
defparam \saida_alu_teste[31]~I .operation_mode = "output";
defparam \saida_alu_teste[31]~I .output_async_reset = "none";
defparam \saida_alu_teste[31]~I .output_power_up = "low";
defparam \saida_alu_teste[31]~I .output_register_mode = "none";
defparam \saida_alu_teste[31]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \RS_teste[0]~I (
	.datain(\RI|sr_out [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RS_teste[0]));
// synopsys translate_off
defparam \RS_teste[0]~I .input_async_reset = "none";
defparam \RS_teste[0]~I .input_power_up = "low";
defparam \RS_teste[0]~I .input_register_mode = "none";
defparam \RS_teste[0]~I .input_sync_reset = "none";
defparam \RS_teste[0]~I .oe_async_reset = "none";
defparam \RS_teste[0]~I .oe_power_up = "low";
defparam \RS_teste[0]~I .oe_register_mode = "none";
defparam \RS_teste[0]~I .oe_sync_reset = "none";
defparam \RS_teste[0]~I .operation_mode = "output";
defparam \RS_teste[0]~I .output_async_reset = "none";
defparam \RS_teste[0]~I .output_power_up = "low";
defparam \RS_teste[0]~I .output_register_mode = "none";
defparam \RS_teste[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \RS_teste[1]~I (
	.datain(\RI|sr_out [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RS_teste[1]));
// synopsys translate_off
defparam \RS_teste[1]~I .input_async_reset = "none";
defparam \RS_teste[1]~I .input_power_up = "low";
defparam \RS_teste[1]~I .input_register_mode = "none";
defparam \RS_teste[1]~I .input_sync_reset = "none";
defparam \RS_teste[1]~I .oe_async_reset = "none";
defparam \RS_teste[1]~I .oe_power_up = "low";
defparam \RS_teste[1]~I .oe_register_mode = "none";
defparam \RS_teste[1]~I .oe_sync_reset = "none";
defparam \RS_teste[1]~I .operation_mode = "output";
defparam \RS_teste[1]~I .output_async_reset = "none";
defparam \RS_teste[1]~I .output_power_up = "low";
defparam \RS_teste[1]~I .output_register_mode = "none";
defparam \RS_teste[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \RS_teste[2]~I (
	.datain(\RI|sr_out [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RS_teste[2]));
// synopsys translate_off
defparam \RS_teste[2]~I .input_async_reset = "none";
defparam \RS_teste[2]~I .input_power_up = "low";
defparam \RS_teste[2]~I .input_register_mode = "none";
defparam \RS_teste[2]~I .input_sync_reset = "none";
defparam \RS_teste[2]~I .oe_async_reset = "none";
defparam \RS_teste[2]~I .oe_power_up = "low";
defparam \RS_teste[2]~I .oe_register_mode = "none";
defparam \RS_teste[2]~I .oe_sync_reset = "none";
defparam \RS_teste[2]~I .operation_mode = "output";
defparam \RS_teste[2]~I .output_async_reset = "none";
defparam \RS_teste[2]~I .output_power_up = "low";
defparam \RS_teste[2]~I .output_register_mode = "none";
defparam \RS_teste[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \RS_teste[3]~I (
	.datain(\RI|sr_out [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RS_teste[3]));
// synopsys translate_off
defparam \RS_teste[3]~I .input_async_reset = "none";
defparam \RS_teste[3]~I .input_power_up = "low";
defparam \RS_teste[3]~I .input_register_mode = "none";
defparam \RS_teste[3]~I .input_sync_reset = "none";
defparam \RS_teste[3]~I .oe_async_reset = "none";
defparam \RS_teste[3]~I .oe_power_up = "low";
defparam \RS_teste[3]~I .oe_register_mode = "none";
defparam \RS_teste[3]~I .oe_sync_reset = "none";
defparam \RS_teste[3]~I .operation_mode = "output";
defparam \RS_teste[3]~I .output_async_reset = "none";
defparam \RS_teste[3]~I .output_power_up = "low";
defparam \RS_teste[3]~I .output_register_mode = "none";
defparam \RS_teste[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \RS_teste[4]~I (
	.datain(\RI|sr_out [25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RS_teste[4]));
// synopsys translate_off
defparam \RS_teste[4]~I .input_async_reset = "none";
defparam \RS_teste[4]~I .input_power_up = "low";
defparam \RS_teste[4]~I .input_register_mode = "none";
defparam \RS_teste[4]~I .input_sync_reset = "none";
defparam \RS_teste[4]~I .oe_async_reset = "none";
defparam \RS_teste[4]~I .oe_power_up = "low";
defparam \RS_teste[4]~I .oe_register_mode = "none";
defparam \RS_teste[4]~I .oe_sync_reset = "none";
defparam \RS_teste[4]~I .operation_mode = "output";
defparam \RS_teste[4]~I .output_async_reset = "none";
defparam \RS_teste[4]~I .output_power_up = "low";
defparam \RS_teste[4]~I .output_register_mode = "none";
defparam \RS_teste[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \RT_teste[0]~I (
	.datain(\RI|sr_out [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RT_teste[0]));
// synopsys translate_off
defparam \RT_teste[0]~I .input_async_reset = "none";
defparam \RT_teste[0]~I .input_power_up = "low";
defparam \RT_teste[0]~I .input_register_mode = "none";
defparam \RT_teste[0]~I .input_sync_reset = "none";
defparam \RT_teste[0]~I .oe_async_reset = "none";
defparam \RT_teste[0]~I .oe_power_up = "low";
defparam \RT_teste[0]~I .oe_register_mode = "none";
defparam \RT_teste[0]~I .oe_sync_reset = "none";
defparam \RT_teste[0]~I .operation_mode = "output";
defparam \RT_teste[0]~I .output_async_reset = "none";
defparam \RT_teste[0]~I .output_power_up = "low";
defparam \RT_teste[0]~I .output_register_mode = "none";
defparam \RT_teste[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \RT_teste[1]~I (
	.datain(\RI|sr_out [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RT_teste[1]));
// synopsys translate_off
defparam \RT_teste[1]~I .input_async_reset = "none";
defparam \RT_teste[1]~I .input_power_up = "low";
defparam \RT_teste[1]~I .input_register_mode = "none";
defparam \RT_teste[1]~I .input_sync_reset = "none";
defparam \RT_teste[1]~I .oe_async_reset = "none";
defparam \RT_teste[1]~I .oe_power_up = "low";
defparam \RT_teste[1]~I .oe_register_mode = "none";
defparam \RT_teste[1]~I .oe_sync_reset = "none";
defparam \RT_teste[1]~I .operation_mode = "output";
defparam \RT_teste[1]~I .output_async_reset = "none";
defparam \RT_teste[1]~I .output_power_up = "low";
defparam \RT_teste[1]~I .output_register_mode = "none";
defparam \RT_teste[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \RT_teste[2]~I (
	.datain(\RI|sr_out [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RT_teste[2]));
// synopsys translate_off
defparam \RT_teste[2]~I .input_async_reset = "none";
defparam \RT_teste[2]~I .input_power_up = "low";
defparam \RT_teste[2]~I .input_register_mode = "none";
defparam \RT_teste[2]~I .input_sync_reset = "none";
defparam \RT_teste[2]~I .oe_async_reset = "none";
defparam \RT_teste[2]~I .oe_power_up = "low";
defparam \RT_teste[2]~I .oe_register_mode = "none";
defparam \RT_teste[2]~I .oe_sync_reset = "none";
defparam \RT_teste[2]~I .operation_mode = "output";
defparam \RT_teste[2]~I .output_async_reset = "none";
defparam \RT_teste[2]~I .output_power_up = "low";
defparam \RT_teste[2]~I .output_register_mode = "none";
defparam \RT_teste[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \RT_teste[3]~I (
	.datain(\RI|sr_out [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RT_teste[3]));
// synopsys translate_off
defparam \RT_teste[3]~I .input_async_reset = "none";
defparam \RT_teste[3]~I .input_power_up = "low";
defparam \RT_teste[3]~I .input_register_mode = "none";
defparam \RT_teste[3]~I .input_sync_reset = "none";
defparam \RT_teste[3]~I .oe_async_reset = "none";
defparam \RT_teste[3]~I .oe_power_up = "low";
defparam \RT_teste[3]~I .oe_register_mode = "none";
defparam \RT_teste[3]~I .oe_sync_reset = "none";
defparam \RT_teste[3]~I .operation_mode = "output";
defparam \RT_teste[3]~I .output_async_reset = "none";
defparam \RT_teste[3]~I .output_power_up = "low";
defparam \RT_teste[3]~I .output_register_mode = "none";
defparam \RT_teste[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \RT_teste[4]~I (
	.datain(\RI|sr_out [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RT_teste[4]));
// synopsys translate_off
defparam \RT_teste[4]~I .input_async_reset = "none";
defparam \RT_teste[4]~I .input_power_up = "low";
defparam \RT_teste[4]~I .input_register_mode = "none";
defparam \RT_teste[4]~I .input_sync_reset = "none";
defparam \RT_teste[4]~I .oe_async_reset = "none";
defparam \RT_teste[4]~I .oe_power_up = "low";
defparam \RT_teste[4]~I .oe_register_mode = "none";
defparam \RT_teste[4]~I .oe_sync_reset = "none";
defparam \RT_teste[4]~I .operation_mode = "output";
defparam \RT_teste[4]~I .output_async_reset = "none";
defparam \RT_teste[4]~I .output_power_up = "low";
defparam \RT_teste[4]~I .output_register_mode = "none";
defparam \RT_teste[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \RD_teste[0]~I (
	.datain(\RI|sr_out [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RD_teste[0]));
// synopsys translate_off
defparam \RD_teste[0]~I .input_async_reset = "none";
defparam \RD_teste[0]~I .input_power_up = "low";
defparam \RD_teste[0]~I .input_register_mode = "none";
defparam \RD_teste[0]~I .input_sync_reset = "none";
defparam \RD_teste[0]~I .oe_async_reset = "none";
defparam \RD_teste[0]~I .oe_power_up = "low";
defparam \RD_teste[0]~I .oe_register_mode = "none";
defparam \RD_teste[0]~I .oe_sync_reset = "none";
defparam \RD_teste[0]~I .operation_mode = "output";
defparam \RD_teste[0]~I .output_async_reset = "none";
defparam \RD_teste[0]~I .output_power_up = "low";
defparam \RD_teste[0]~I .output_register_mode = "none";
defparam \RD_teste[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \RD_teste[1]~I (
	.datain(\RI|sr_out [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RD_teste[1]));
// synopsys translate_off
defparam \RD_teste[1]~I .input_async_reset = "none";
defparam \RD_teste[1]~I .input_power_up = "low";
defparam \RD_teste[1]~I .input_register_mode = "none";
defparam \RD_teste[1]~I .input_sync_reset = "none";
defparam \RD_teste[1]~I .oe_async_reset = "none";
defparam \RD_teste[1]~I .oe_power_up = "low";
defparam \RD_teste[1]~I .oe_register_mode = "none";
defparam \RD_teste[1]~I .oe_sync_reset = "none";
defparam \RD_teste[1]~I .operation_mode = "output";
defparam \RD_teste[1]~I .output_async_reset = "none";
defparam \RD_teste[1]~I .output_power_up = "low";
defparam \RD_teste[1]~I .output_register_mode = "none";
defparam \RD_teste[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \RD_teste[2]~I (
	.datain(\RI|sr_out [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RD_teste[2]));
// synopsys translate_off
defparam \RD_teste[2]~I .input_async_reset = "none";
defparam \RD_teste[2]~I .input_power_up = "low";
defparam \RD_teste[2]~I .input_register_mode = "none";
defparam \RD_teste[2]~I .input_sync_reset = "none";
defparam \RD_teste[2]~I .oe_async_reset = "none";
defparam \RD_teste[2]~I .oe_power_up = "low";
defparam \RD_teste[2]~I .oe_register_mode = "none";
defparam \RD_teste[2]~I .oe_sync_reset = "none";
defparam \RD_teste[2]~I .operation_mode = "output";
defparam \RD_teste[2]~I .output_async_reset = "none";
defparam \RD_teste[2]~I .output_power_up = "low";
defparam \RD_teste[2]~I .output_register_mode = "none";
defparam \RD_teste[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \RD_teste[3]~I (
	.datain(\RI|sr_out [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RD_teste[3]));
// synopsys translate_off
defparam \RD_teste[3]~I .input_async_reset = "none";
defparam \RD_teste[3]~I .input_power_up = "low";
defparam \RD_teste[3]~I .input_register_mode = "none";
defparam \RD_teste[3]~I .input_sync_reset = "none";
defparam \RD_teste[3]~I .oe_async_reset = "none";
defparam \RD_teste[3]~I .oe_power_up = "low";
defparam \RD_teste[3]~I .oe_register_mode = "none";
defparam \RD_teste[3]~I .oe_sync_reset = "none";
defparam \RD_teste[3]~I .operation_mode = "output";
defparam \RD_teste[3]~I .output_async_reset = "none";
defparam \RD_teste[3]~I .output_power_up = "low";
defparam \RD_teste[3]~I .output_register_mode = "none";
defparam \RD_teste[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \RD_teste[4]~I (
	.datain(\RI|sr_out [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RD_teste[4]));
// synopsys translate_off
defparam \RD_teste[4]~I .input_async_reset = "none";
defparam \RD_teste[4]~I .input_power_up = "low";
defparam \RD_teste[4]~I .input_register_mode = "none";
defparam \RD_teste[4]~I .input_sync_reset = "none";
defparam \RD_teste[4]~I .oe_async_reset = "none";
defparam \RD_teste[4]~I .oe_power_up = "low";
defparam \RD_teste[4]~I .oe_register_mode = "none";
defparam \RD_teste[4]~I .oe_sync_reset = "none";
defparam \RD_teste[4]~I .operation_mode = "output";
defparam \RD_teste[4]~I .output_async_reset = "none";
defparam \RD_teste[4]~I .output_power_up = "low";
defparam \RD_teste[4]~I .output_register_mode = "none";
defparam \RD_teste[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \REg_Write3_5[0]~I (
	.datain(\MUX1_RI_BR|m_out[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(REg_Write3_5[0]));
// synopsys translate_off
defparam \REg_Write3_5[0]~I .input_async_reset = "none";
defparam \REg_Write3_5[0]~I .input_power_up = "low";
defparam \REg_Write3_5[0]~I .input_register_mode = "none";
defparam \REg_Write3_5[0]~I .input_sync_reset = "none";
defparam \REg_Write3_5[0]~I .oe_async_reset = "none";
defparam \REg_Write3_5[0]~I .oe_power_up = "low";
defparam \REg_Write3_5[0]~I .oe_register_mode = "none";
defparam \REg_Write3_5[0]~I .oe_sync_reset = "none";
defparam \REg_Write3_5[0]~I .operation_mode = "output";
defparam \REg_Write3_5[0]~I .output_async_reset = "none";
defparam \REg_Write3_5[0]~I .output_power_up = "low";
defparam \REg_Write3_5[0]~I .output_register_mode = "none";
defparam \REg_Write3_5[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \REg_Write3_5[1]~I (
	.datain(\MUX1_RI_BR|m_out[1]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(REg_Write3_5[1]));
// synopsys translate_off
defparam \REg_Write3_5[1]~I .input_async_reset = "none";
defparam \REg_Write3_5[1]~I .input_power_up = "low";
defparam \REg_Write3_5[1]~I .input_register_mode = "none";
defparam \REg_Write3_5[1]~I .input_sync_reset = "none";
defparam \REg_Write3_5[1]~I .oe_async_reset = "none";
defparam \REg_Write3_5[1]~I .oe_power_up = "low";
defparam \REg_Write3_5[1]~I .oe_register_mode = "none";
defparam \REg_Write3_5[1]~I .oe_sync_reset = "none";
defparam \REg_Write3_5[1]~I .operation_mode = "output";
defparam \REg_Write3_5[1]~I .output_async_reset = "none";
defparam \REg_Write3_5[1]~I .output_power_up = "low";
defparam \REg_Write3_5[1]~I .output_register_mode = "none";
defparam \REg_Write3_5[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \REg_Write3_5[2]~I (
	.datain(\MUX1_RI_BR|m_out[2]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(REg_Write3_5[2]));
// synopsys translate_off
defparam \REg_Write3_5[2]~I .input_async_reset = "none";
defparam \REg_Write3_5[2]~I .input_power_up = "low";
defparam \REg_Write3_5[2]~I .input_register_mode = "none";
defparam \REg_Write3_5[2]~I .input_sync_reset = "none";
defparam \REg_Write3_5[2]~I .oe_async_reset = "none";
defparam \REg_Write3_5[2]~I .oe_power_up = "low";
defparam \REg_Write3_5[2]~I .oe_register_mode = "none";
defparam \REg_Write3_5[2]~I .oe_sync_reset = "none";
defparam \REg_Write3_5[2]~I .operation_mode = "output";
defparam \REg_Write3_5[2]~I .output_async_reset = "none";
defparam \REg_Write3_5[2]~I .output_power_up = "low";
defparam \REg_Write3_5[2]~I .output_register_mode = "none";
defparam \REg_Write3_5[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \REg_Write3_5[3]~I (
	.datain(\MUX1_RI_BR|m_out[3]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(REg_Write3_5[3]));
// synopsys translate_off
defparam \REg_Write3_5[3]~I .input_async_reset = "none";
defparam \REg_Write3_5[3]~I .input_power_up = "low";
defparam \REg_Write3_5[3]~I .input_register_mode = "none";
defparam \REg_Write3_5[3]~I .input_sync_reset = "none";
defparam \REg_Write3_5[3]~I .oe_async_reset = "none";
defparam \REg_Write3_5[3]~I .oe_power_up = "low";
defparam \REg_Write3_5[3]~I .oe_register_mode = "none";
defparam \REg_Write3_5[3]~I .oe_sync_reset = "none";
defparam \REg_Write3_5[3]~I .operation_mode = "output";
defparam \REg_Write3_5[3]~I .output_async_reset = "none";
defparam \REg_Write3_5[3]~I .output_power_up = "low";
defparam \REg_Write3_5[3]~I .output_register_mode = "none";
defparam \REg_Write3_5[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \REg_Write3_5[4]~I (
	.datain(\MUX1_RI_BR|m_out[4]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(REg_Write3_5[4]));
// synopsys translate_off
defparam \REg_Write3_5[4]~I .input_async_reset = "none";
defparam \REg_Write3_5[4]~I .input_power_up = "low";
defparam \REg_Write3_5[4]~I .input_register_mode = "none";
defparam \REg_Write3_5[4]~I .input_sync_reset = "none";
defparam \REg_Write3_5[4]~I .oe_async_reset = "none";
defparam \REg_Write3_5[4]~I .oe_power_up = "low";
defparam \REg_Write3_5[4]~I .oe_register_mode = "none";
defparam \REg_Write3_5[4]~I .oe_sync_reset = "none";
defparam \REg_Write3_5[4]~I .operation_mode = "output";
defparam \REg_Write3_5[4]~I .output_async_reset = "none";
defparam \REg_Write3_5[4]~I .output_power_up = "low";
defparam \REg_Write3_5[4]~I .output_register_mode = "none";
defparam \REg_Write3_5[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \imm[0]~I (
	.datain(\RI|sr_out [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(imm[0]));
// synopsys translate_off
defparam \imm[0]~I .input_async_reset = "none";
defparam \imm[0]~I .input_power_up = "low";
defparam \imm[0]~I .input_register_mode = "none";
defparam \imm[0]~I .input_sync_reset = "none";
defparam \imm[0]~I .oe_async_reset = "none";
defparam \imm[0]~I .oe_power_up = "low";
defparam \imm[0]~I .oe_register_mode = "none";
defparam \imm[0]~I .oe_sync_reset = "none";
defparam \imm[0]~I .operation_mode = "output";
defparam \imm[0]~I .output_async_reset = "none";
defparam \imm[0]~I .output_power_up = "low";
defparam \imm[0]~I .output_register_mode = "none";
defparam \imm[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \imm[1]~I (
	.datain(\RI|sr_out [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(imm[1]));
// synopsys translate_off
defparam \imm[1]~I .input_async_reset = "none";
defparam \imm[1]~I .input_power_up = "low";
defparam \imm[1]~I .input_register_mode = "none";
defparam \imm[1]~I .input_sync_reset = "none";
defparam \imm[1]~I .oe_async_reset = "none";
defparam \imm[1]~I .oe_power_up = "low";
defparam \imm[1]~I .oe_register_mode = "none";
defparam \imm[1]~I .oe_sync_reset = "none";
defparam \imm[1]~I .operation_mode = "output";
defparam \imm[1]~I .output_async_reset = "none";
defparam \imm[1]~I .output_power_up = "low";
defparam \imm[1]~I .output_register_mode = "none";
defparam \imm[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \imm[2]~I (
	.datain(\RI|sr_out [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(imm[2]));
// synopsys translate_off
defparam \imm[2]~I .input_async_reset = "none";
defparam \imm[2]~I .input_power_up = "low";
defparam \imm[2]~I .input_register_mode = "none";
defparam \imm[2]~I .input_sync_reset = "none";
defparam \imm[2]~I .oe_async_reset = "none";
defparam \imm[2]~I .oe_power_up = "low";
defparam \imm[2]~I .oe_register_mode = "none";
defparam \imm[2]~I .oe_sync_reset = "none";
defparam \imm[2]~I .operation_mode = "output";
defparam \imm[2]~I .output_async_reset = "none";
defparam \imm[2]~I .output_power_up = "low";
defparam \imm[2]~I .output_register_mode = "none";
defparam \imm[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \imm[3]~I (
	.datain(\RI|sr_out [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(imm[3]));
// synopsys translate_off
defparam \imm[3]~I .input_async_reset = "none";
defparam \imm[3]~I .input_power_up = "low";
defparam \imm[3]~I .input_register_mode = "none";
defparam \imm[3]~I .input_sync_reset = "none";
defparam \imm[3]~I .oe_async_reset = "none";
defparam \imm[3]~I .oe_power_up = "low";
defparam \imm[3]~I .oe_register_mode = "none";
defparam \imm[3]~I .oe_sync_reset = "none";
defparam \imm[3]~I .operation_mode = "output";
defparam \imm[3]~I .output_async_reset = "none";
defparam \imm[3]~I .output_power_up = "low";
defparam \imm[3]~I .output_register_mode = "none";
defparam \imm[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \imm[4]~I (
	.datain(\RI|sr_out [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(imm[4]));
// synopsys translate_off
defparam \imm[4]~I .input_async_reset = "none";
defparam \imm[4]~I .input_power_up = "low";
defparam \imm[4]~I .input_register_mode = "none";
defparam \imm[4]~I .input_sync_reset = "none";
defparam \imm[4]~I .oe_async_reset = "none";
defparam \imm[4]~I .oe_power_up = "low";
defparam \imm[4]~I .oe_register_mode = "none";
defparam \imm[4]~I .oe_sync_reset = "none";
defparam \imm[4]~I .operation_mode = "output";
defparam \imm[4]~I .output_async_reset = "none";
defparam \imm[4]~I .output_power_up = "low";
defparam \imm[4]~I .output_register_mode = "none";
defparam \imm[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \imm[5]~I (
	.datain(\RI|sr_out [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(imm[5]));
// synopsys translate_off
defparam \imm[5]~I .input_async_reset = "none";
defparam \imm[5]~I .input_power_up = "low";
defparam \imm[5]~I .input_register_mode = "none";
defparam \imm[5]~I .input_sync_reset = "none";
defparam \imm[5]~I .oe_async_reset = "none";
defparam \imm[5]~I .oe_power_up = "low";
defparam \imm[5]~I .oe_register_mode = "none";
defparam \imm[5]~I .oe_sync_reset = "none";
defparam \imm[5]~I .operation_mode = "output";
defparam \imm[5]~I .output_async_reset = "none";
defparam \imm[5]~I .output_power_up = "low";
defparam \imm[5]~I .output_register_mode = "none";
defparam \imm[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \imm[6]~I (
	.datain(\RI|sr_out [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(imm[6]));
// synopsys translate_off
defparam \imm[6]~I .input_async_reset = "none";
defparam \imm[6]~I .input_power_up = "low";
defparam \imm[6]~I .input_register_mode = "none";
defparam \imm[6]~I .input_sync_reset = "none";
defparam \imm[6]~I .oe_async_reset = "none";
defparam \imm[6]~I .oe_power_up = "low";
defparam \imm[6]~I .oe_register_mode = "none";
defparam \imm[6]~I .oe_sync_reset = "none";
defparam \imm[6]~I .operation_mode = "output";
defparam \imm[6]~I .output_async_reset = "none";
defparam \imm[6]~I .output_power_up = "low";
defparam \imm[6]~I .output_register_mode = "none";
defparam \imm[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \imm[7]~I (
	.datain(\RI|sr_out [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(imm[7]));
// synopsys translate_off
defparam \imm[7]~I .input_async_reset = "none";
defparam \imm[7]~I .input_power_up = "low";
defparam \imm[7]~I .input_register_mode = "none";
defparam \imm[7]~I .input_sync_reset = "none";
defparam \imm[7]~I .oe_async_reset = "none";
defparam \imm[7]~I .oe_power_up = "low";
defparam \imm[7]~I .oe_register_mode = "none";
defparam \imm[7]~I .oe_sync_reset = "none";
defparam \imm[7]~I .operation_mode = "output";
defparam \imm[7]~I .output_async_reset = "none";
defparam \imm[7]~I .output_power_up = "low";
defparam \imm[7]~I .output_register_mode = "none";
defparam \imm[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \imm[8]~I (
	.datain(\RI|sr_out [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(imm[8]));
// synopsys translate_off
defparam \imm[8]~I .input_async_reset = "none";
defparam \imm[8]~I .input_power_up = "low";
defparam \imm[8]~I .input_register_mode = "none";
defparam \imm[8]~I .input_sync_reset = "none";
defparam \imm[8]~I .oe_async_reset = "none";
defparam \imm[8]~I .oe_power_up = "low";
defparam \imm[8]~I .oe_register_mode = "none";
defparam \imm[8]~I .oe_sync_reset = "none";
defparam \imm[8]~I .operation_mode = "output";
defparam \imm[8]~I .output_async_reset = "none";
defparam \imm[8]~I .output_power_up = "low";
defparam \imm[8]~I .output_register_mode = "none";
defparam \imm[8]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \imm[9]~I (
	.datain(\RI|sr_out [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(imm[9]));
// synopsys translate_off
defparam \imm[9]~I .input_async_reset = "none";
defparam \imm[9]~I .input_power_up = "low";
defparam \imm[9]~I .input_register_mode = "none";
defparam \imm[9]~I .input_sync_reset = "none";
defparam \imm[9]~I .oe_async_reset = "none";
defparam \imm[9]~I .oe_power_up = "low";
defparam \imm[9]~I .oe_register_mode = "none";
defparam \imm[9]~I .oe_sync_reset = "none";
defparam \imm[9]~I .operation_mode = "output";
defparam \imm[9]~I .output_async_reset = "none";
defparam \imm[9]~I .output_power_up = "low";
defparam \imm[9]~I .output_register_mode = "none";
defparam \imm[9]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \imm[10]~I (
	.datain(\RI|sr_out [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(imm[10]));
// synopsys translate_off
defparam \imm[10]~I .input_async_reset = "none";
defparam \imm[10]~I .input_power_up = "low";
defparam \imm[10]~I .input_register_mode = "none";
defparam \imm[10]~I .input_sync_reset = "none";
defparam \imm[10]~I .oe_async_reset = "none";
defparam \imm[10]~I .oe_power_up = "low";
defparam \imm[10]~I .oe_register_mode = "none";
defparam \imm[10]~I .oe_sync_reset = "none";
defparam \imm[10]~I .operation_mode = "output";
defparam \imm[10]~I .output_async_reset = "none";
defparam \imm[10]~I .output_power_up = "low";
defparam \imm[10]~I .output_register_mode = "none";
defparam \imm[10]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \imm[11]~I (
	.datain(\RI|sr_out [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(imm[11]));
// synopsys translate_off
defparam \imm[11]~I .input_async_reset = "none";
defparam \imm[11]~I .input_power_up = "low";
defparam \imm[11]~I .input_register_mode = "none";
defparam \imm[11]~I .input_sync_reset = "none";
defparam \imm[11]~I .oe_async_reset = "none";
defparam \imm[11]~I .oe_power_up = "low";
defparam \imm[11]~I .oe_register_mode = "none";
defparam \imm[11]~I .oe_sync_reset = "none";
defparam \imm[11]~I .operation_mode = "output";
defparam \imm[11]~I .output_async_reset = "none";
defparam \imm[11]~I .output_power_up = "low";
defparam \imm[11]~I .output_register_mode = "none";
defparam \imm[11]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \imm[12]~I (
	.datain(\RI|sr_out [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(imm[12]));
// synopsys translate_off
defparam \imm[12]~I .input_async_reset = "none";
defparam \imm[12]~I .input_power_up = "low";
defparam \imm[12]~I .input_register_mode = "none";
defparam \imm[12]~I .input_sync_reset = "none";
defparam \imm[12]~I .oe_async_reset = "none";
defparam \imm[12]~I .oe_power_up = "low";
defparam \imm[12]~I .oe_register_mode = "none";
defparam \imm[12]~I .oe_sync_reset = "none";
defparam \imm[12]~I .operation_mode = "output";
defparam \imm[12]~I .output_async_reset = "none";
defparam \imm[12]~I .output_power_up = "low";
defparam \imm[12]~I .output_register_mode = "none";
defparam \imm[12]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \imm[13]~I (
	.datain(\RI|sr_out [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(imm[13]));
// synopsys translate_off
defparam \imm[13]~I .input_async_reset = "none";
defparam \imm[13]~I .input_power_up = "low";
defparam \imm[13]~I .input_register_mode = "none";
defparam \imm[13]~I .input_sync_reset = "none";
defparam \imm[13]~I .oe_async_reset = "none";
defparam \imm[13]~I .oe_power_up = "low";
defparam \imm[13]~I .oe_register_mode = "none";
defparam \imm[13]~I .oe_sync_reset = "none";
defparam \imm[13]~I .operation_mode = "output";
defparam \imm[13]~I .output_async_reset = "none";
defparam \imm[13]~I .output_power_up = "low";
defparam \imm[13]~I .output_register_mode = "none";
defparam \imm[13]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \imm[14]~I (
	.datain(\RI|sr_out [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(imm[14]));
// synopsys translate_off
defparam \imm[14]~I .input_async_reset = "none";
defparam \imm[14]~I .input_power_up = "low";
defparam \imm[14]~I .input_register_mode = "none";
defparam \imm[14]~I .input_sync_reset = "none";
defparam \imm[14]~I .oe_async_reset = "none";
defparam \imm[14]~I .oe_power_up = "low";
defparam \imm[14]~I .oe_register_mode = "none";
defparam \imm[14]~I .oe_sync_reset = "none";
defparam \imm[14]~I .operation_mode = "output";
defparam \imm[14]~I .output_async_reset = "none";
defparam \imm[14]~I .output_power_up = "low";
defparam \imm[14]~I .output_register_mode = "none";
defparam \imm[14]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \imm[15]~I (
	.datain(\RI|sr_out [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(imm[15]));
// synopsys translate_off
defparam \imm[15]~I .input_async_reset = "none";
defparam \imm[15]~I .input_power_up = "low";
defparam \imm[15]~I .input_register_mode = "none";
defparam \imm[15]~I .input_sync_reset = "none";
defparam \imm[15]~I .oe_async_reset = "none";
defparam \imm[15]~I .oe_power_up = "low";
defparam \imm[15]~I .oe_register_mode = "none";
defparam \imm[15]~I .oe_sync_reset = "none";
defparam \imm[15]~I .operation_mode = "output";
defparam \imm[15]~I .output_async_reset = "none";
defparam \imm[15]~I .output_power_up = "low";
defparam \imm[15]~I .output_register_mode = "none";
defparam \imm[15]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \A_teste[0]~I (
	.datain(\MUX_A_ALU|m_out[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A_teste[0]));
// synopsys translate_off
defparam \A_teste[0]~I .input_async_reset = "none";
defparam \A_teste[0]~I .input_power_up = "low";
defparam \A_teste[0]~I .input_register_mode = "none";
defparam \A_teste[0]~I .input_sync_reset = "none";
defparam \A_teste[0]~I .oe_async_reset = "none";
defparam \A_teste[0]~I .oe_power_up = "low";
defparam \A_teste[0]~I .oe_register_mode = "none";
defparam \A_teste[0]~I .oe_sync_reset = "none";
defparam \A_teste[0]~I .operation_mode = "output";
defparam \A_teste[0]~I .output_async_reset = "none";
defparam \A_teste[0]~I .output_power_up = "low";
defparam \A_teste[0]~I .output_register_mode = "none";
defparam \A_teste[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \A_teste[1]~I (
	.datain(\MUX_A_ALU|m_out[1]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A_teste[1]));
// synopsys translate_off
defparam \A_teste[1]~I .input_async_reset = "none";
defparam \A_teste[1]~I .input_power_up = "low";
defparam \A_teste[1]~I .input_register_mode = "none";
defparam \A_teste[1]~I .input_sync_reset = "none";
defparam \A_teste[1]~I .oe_async_reset = "none";
defparam \A_teste[1]~I .oe_power_up = "low";
defparam \A_teste[1]~I .oe_register_mode = "none";
defparam \A_teste[1]~I .oe_sync_reset = "none";
defparam \A_teste[1]~I .operation_mode = "output";
defparam \A_teste[1]~I .output_async_reset = "none";
defparam \A_teste[1]~I .output_power_up = "low";
defparam \A_teste[1]~I .output_register_mode = "none";
defparam \A_teste[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \A_teste[2]~I (
	.datain(\MUX_A_ALU|m_out[2]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A_teste[2]));
// synopsys translate_off
defparam \A_teste[2]~I .input_async_reset = "none";
defparam \A_teste[2]~I .input_power_up = "low";
defparam \A_teste[2]~I .input_register_mode = "none";
defparam \A_teste[2]~I .input_sync_reset = "none";
defparam \A_teste[2]~I .oe_async_reset = "none";
defparam \A_teste[2]~I .oe_power_up = "low";
defparam \A_teste[2]~I .oe_register_mode = "none";
defparam \A_teste[2]~I .oe_sync_reset = "none";
defparam \A_teste[2]~I .operation_mode = "output";
defparam \A_teste[2]~I .output_async_reset = "none";
defparam \A_teste[2]~I .output_power_up = "low";
defparam \A_teste[2]~I .output_register_mode = "none";
defparam \A_teste[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \A_teste[3]~I (
	.datain(\MUX_A_ALU|m_out[3]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A_teste[3]));
// synopsys translate_off
defparam \A_teste[3]~I .input_async_reset = "none";
defparam \A_teste[3]~I .input_power_up = "low";
defparam \A_teste[3]~I .input_register_mode = "none";
defparam \A_teste[3]~I .input_sync_reset = "none";
defparam \A_teste[3]~I .oe_async_reset = "none";
defparam \A_teste[3]~I .oe_power_up = "low";
defparam \A_teste[3]~I .oe_register_mode = "none";
defparam \A_teste[3]~I .oe_sync_reset = "none";
defparam \A_teste[3]~I .operation_mode = "output";
defparam \A_teste[3]~I .output_async_reset = "none";
defparam \A_teste[3]~I .output_power_up = "low";
defparam \A_teste[3]~I .output_register_mode = "none";
defparam \A_teste[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \A_teste[4]~I (
	.datain(\MUX_A_ALU|m_out[4]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A_teste[4]));
// synopsys translate_off
defparam \A_teste[4]~I .input_async_reset = "none";
defparam \A_teste[4]~I .input_power_up = "low";
defparam \A_teste[4]~I .input_register_mode = "none";
defparam \A_teste[4]~I .input_sync_reset = "none";
defparam \A_teste[4]~I .oe_async_reset = "none";
defparam \A_teste[4]~I .oe_power_up = "low";
defparam \A_teste[4]~I .oe_register_mode = "none";
defparam \A_teste[4]~I .oe_sync_reset = "none";
defparam \A_teste[4]~I .operation_mode = "output";
defparam \A_teste[4]~I .output_async_reset = "none";
defparam \A_teste[4]~I .output_power_up = "low";
defparam \A_teste[4]~I .output_register_mode = "none";
defparam \A_teste[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \A_teste[5]~I (
	.datain(\MUX_A_ALU|m_out[5]~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A_teste[5]));
// synopsys translate_off
defparam \A_teste[5]~I .input_async_reset = "none";
defparam \A_teste[5]~I .input_power_up = "low";
defparam \A_teste[5]~I .input_register_mode = "none";
defparam \A_teste[5]~I .input_sync_reset = "none";
defparam \A_teste[5]~I .oe_async_reset = "none";
defparam \A_teste[5]~I .oe_power_up = "low";
defparam \A_teste[5]~I .oe_register_mode = "none";
defparam \A_teste[5]~I .oe_sync_reset = "none";
defparam \A_teste[5]~I .operation_mode = "output";
defparam \A_teste[5]~I .output_async_reset = "none";
defparam \A_teste[5]~I .output_power_up = "low";
defparam \A_teste[5]~I .output_register_mode = "none";
defparam \A_teste[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \A_teste[6]~I (
	.datain(\MUX_A_ALU|m_out[6]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A_teste[6]));
// synopsys translate_off
defparam \A_teste[6]~I .input_async_reset = "none";
defparam \A_teste[6]~I .input_power_up = "low";
defparam \A_teste[6]~I .input_register_mode = "none";
defparam \A_teste[6]~I .input_sync_reset = "none";
defparam \A_teste[6]~I .oe_async_reset = "none";
defparam \A_teste[6]~I .oe_power_up = "low";
defparam \A_teste[6]~I .oe_register_mode = "none";
defparam \A_teste[6]~I .oe_sync_reset = "none";
defparam \A_teste[6]~I .operation_mode = "output";
defparam \A_teste[6]~I .output_async_reset = "none";
defparam \A_teste[6]~I .output_power_up = "low";
defparam \A_teste[6]~I .output_register_mode = "none";
defparam \A_teste[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \A_teste[7]~I (
	.datain(\MUX_A_ALU|m_out[7]~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A_teste[7]));
// synopsys translate_off
defparam \A_teste[7]~I .input_async_reset = "none";
defparam \A_teste[7]~I .input_power_up = "low";
defparam \A_teste[7]~I .input_register_mode = "none";
defparam \A_teste[7]~I .input_sync_reset = "none";
defparam \A_teste[7]~I .oe_async_reset = "none";
defparam \A_teste[7]~I .oe_power_up = "low";
defparam \A_teste[7]~I .oe_register_mode = "none";
defparam \A_teste[7]~I .oe_sync_reset = "none";
defparam \A_teste[7]~I .operation_mode = "output";
defparam \A_teste[7]~I .output_async_reset = "none";
defparam \A_teste[7]~I .output_power_up = "low";
defparam \A_teste[7]~I .output_register_mode = "none";
defparam \A_teste[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \A_teste[8]~I (
	.datain(\MUX_A_ALU|m_out[8]~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A_teste[8]));
// synopsys translate_off
defparam \A_teste[8]~I .input_async_reset = "none";
defparam \A_teste[8]~I .input_power_up = "low";
defparam \A_teste[8]~I .input_register_mode = "none";
defparam \A_teste[8]~I .input_sync_reset = "none";
defparam \A_teste[8]~I .oe_async_reset = "none";
defparam \A_teste[8]~I .oe_power_up = "low";
defparam \A_teste[8]~I .oe_register_mode = "none";
defparam \A_teste[8]~I .oe_sync_reset = "none";
defparam \A_teste[8]~I .operation_mode = "output";
defparam \A_teste[8]~I .output_async_reset = "none";
defparam \A_teste[8]~I .output_power_up = "low";
defparam \A_teste[8]~I .output_register_mode = "none";
defparam \A_teste[8]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \A_teste[9]~I (
	.datain(\MUX_A_ALU|m_out[9]~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A_teste[9]));
// synopsys translate_off
defparam \A_teste[9]~I .input_async_reset = "none";
defparam \A_teste[9]~I .input_power_up = "low";
defparam \A_teste[9]~I .input_register_mode = "none";
defparam \A_teste[9]~I .input_sync_reset = "none";
defparam \A_teste[9]~I .oe_async_reset = "none";
defparam \A_teste[9]~I .oe_power_up = "low";
defparam \A_teste[9]~I .oe_register_mode = "none";
defparam \A_teste[9]~I .oe_sync_reset = "none";
defparam \A_teste[9]~I .operation_mode = "output";
defparam \A_teste[9]~I .output_async_reset = "none";
defparam \A_teste[9]~I .output_power_up = "low";
defparam \A_teste[9]~I .output_register_mode = "none";
defparam \A_teste[9]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \A_teste[10]~I (
	.datain(\MUX_A_ALU|m_out[10]~10_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A_teste[10]));
// synopsys translate_off
defparam \A_teste[10]~I .input_async_reset = "none";
defparam \A_teste[10]~I .input_power_up = "low";
defparam \A_teste[10]~I .input_register_mode = "none";
defparam \A_teste[10]~I .input_sync_reset = "none";
defparam \A_teste[10]~I .oe_async_reset = "none";
defparam \A_teste[10]~I .oe_power_up = "low";
defparam \A_teste[10]~I .oe_register_mode = "none";
defparam \A_teste[10]~I .oe_sync_reset = "none";
defparam \A_teste[10]~I .operation_mode = "output";
defparam \A_teste[10]~I .output_async_reset = "none";
defparam \A_teste[10]~I .output_power_up = "low";
defparam \A_teste[10]~I .output_register_mode = "none";
defparam \A_teste[10]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \A_teste[11]~I (
	.datain(\MUX_A_ALU|m_out[11]~11_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A_teste[11]));
// synopsys translate_off
defparam \A_teste[11]~I .input_async_reset = "none";
defparam \A_teste[11]~I .input_power_up = "low";
defparam \A_teste[11]~I .input_register_mode = "none";
defparam \A_teste[11]~I .input_sync_reset = "none";
defparam \A_teste[11]~I .oe_async_reset = "none";
defparam \A_teste[11]~I .oe_power_up = "low";
defparam \A_teste[11]~I .oe_register_mode = "none";
defparam \A_teste[11]~I .oe_sync_reset = "none";
defparam \A_teste[11]~I .operation_mode = "output";
defparam \A_teste[11]~I .output_async_reset = "none";
defparam \A_teste[11]~I .output_power_up = "low";
defparam \A_teste[11]~I .output_register_mode = "none";
defparam \A_teste[11]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \A_teste[12]~I (
	.datain(\MUX_A_ALU|m_out[12]~12_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A_teste[12]));
// synopsys translate_off
defparam \A_teste[12]~I .input_async_reset = "none";
defparam \A_teste[12]~I .input_power_up = "low";
defparam \A_teste[12]~I .input_register_mode = "none";
defparam \A_teste[12]~I .input_sync_reset = "none";
defparam \A_teste[12]~I .oe_async_reset = "none";
defparam \A_teste[12]~I .oe_power_up = "low";
defparam \A_teste[12]~I .oe_register_mode = "none";
defparam \A_teste[12]~I .oe_sync_reset = "none";
defparam \A_teste[12]~I .operation_mode = "output";
defparam \A_teste[12]~I .output_async_reset = "none";
defparam \A_teste[12]~I .output_power_up = "low";
defparam \A_teste[12]~I .output_register_mode = "none";
defparam \A_teste[12]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \A_teste[13]~I (
	.datain(\MUX_A_ALU|m_out[13]~13_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A_teste[13]));
// synopsys translate_off
defparam \A_teste[13]~I .input_async_reset = "none";
defparam \A_teste[13]~I .input_power_up = "low";
defparam \A_teste[13]~I .input_register_mode = "none";
defparam \A_teste[13]~I .input_sync_reset = "none";
defparam \A_teste[13]~I .oe_async_reset = "none";
defparam \A_teste[13]~I .oe_power_up = "low";
defparam \A_teste[13]~I .oe_register_mode = "none";
defparam \A_teste[13]~I .oe_sync_reset = "none";
defparam \A_teste[13]~I .operation_mode = "output";
defparam \A_teste[13]~I .output_async_reset = "none";
defparam \A_teste[13]~I .output_power_up = "low";
defparam \A_teste[13]~I .output_register_mode = "none";
defparam \A_teste[13]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \A_teste[14]~I (
	.datain(\MUX_A_ALU|m_out[14]~14_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A_teste[14]));
// synopsys translate_off
defparam \A_teste[14]~I .input_async_reset = "none";
defparam \A_teste[14]~I .input_power_up = "low";
defparam \A_teste[14]~I .input_register_mode = "none";
defparam \A_teste[14]~I .input_sync_reset = "none";
defparam \A_teste[14]~I .oe_async_reset = "none";
defparam \A_teste[14]~I .oe_power_up = "low";
defparam \A_teste[14]~I .oe_register_mode = "none";
defparam \A_teste[14]~I .oe_sync_reset = "none";
defparam \A_teste[14]~I .operation_mode = "output";
defparam \A_teste[14]~I .output_async_reset = "none";
defparam \A_teste[14]~I .output_power_up = "low";
defparam \A_teste[14]~I .output_register_mode = "none";
defparam \A_teste[14]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \A_teste[15]~I (
	.datain(\MUX_A_ALU|m_out[15]~15_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A_teste[15]));
// synopsys translate_off
defparam \A_teste[15]~I .input_async_reset = "none";
defparam \A_teste[15]~I .input_power_up = "low";
defparam \A_teste[15]~I .input_register_mode = "none";
defparam \A_teste[15]~I .input_sync_reset = "none";
defparam \A_teste[15]~I .oe_async_reset = "none";
defparam \A_teste[15]~I .oe_power_up = "low";
defparam \A_teste[15]~I .oe_register_mode = "none";
defparam \A_teste[15]~I .oe_sync_reset = "none";
defparam \A_teste[15]~I .operation_mode = "output";
defparam \A_teste[15]~I .output_async_reset = "none";
defparam \A_teste[15]~I .output_power_up = "low";
defparam \A_teste[15]~I .output_register_mode = "none";
defparam \A_teste[15]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \A_teste[16]~I (
	.datain(\MUX_A_ALU|m_out[16]~16_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A_teste[16]));
// synopsys translate_off
defparam \A_teste[16]~I .input_async_reset = "none";
defparam \A_teste[16]~I .input_power_up = "low";
defparam \A_teste[16]~I .input_register_mode = "none";
defparam \A_teste[16]~I .input_sync_reset = "none";
defparam \A_teste[16]~I .oe_async_reset = "none";
defparam \A_teste[16]~I .oe_power_up = "low";
defparam \A_teste[16]~I .oe_register_mode = "none";
defparam \A_teste[16]~I .oe_sync_reset = "none";
defparam \A_teste[16]~I .operation_mode = "output";
defparam \A_teste[16]~I .output_async_reset = "none";
defparam \A_teste[16]~I .output_power_up = "low";
defparam \A_teste[16]~I .output_register_mode = "none";
defparam \A_teste[16]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \A_teste[17]~I (
	.datain(\MUX_A_ALU|m_out[17]~17_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A_teste[17]));
// synopsys translate_off
defparam \A_teste[17]~I .input_async_reset = "none";
defparam \A_teste[17]~I .input_power_up = "low";
defparam \A_teste[17]~I .input_register_mode = "none";
defparam \A_teste[17]~I .input_sync_reset = "none";
defparam \A_teste[17]~I .oe_async_reset = "none";
defparam \A_teste[17]~I .oe_power_up = "low";
defparam \A_teste[17]~I .oe_register_mode = "none";
defparam \A_teste[17]~I .oe_sync_reset = "none";
defparam \A_teste[17]~I .operation_mode = "output";
defparam \A_teste[17]~I .output_async_reset = "none";
defparam \A_teste[17]~I .output_power_up = "low";
defparam \A_teste[17]~I .output_register_mode = "none";
defparam \A_teste[17]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \A_teste[18]~I (
	.datain(\MUX_A_ALU|m_out[18]~18_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A_teste[18]));
// synopsys translate_off
defparam \A_teste[18]~I .input_async_reset = "none";
defparam \A_teste[18]~I .input_power_up = "low";
defparam \A_teste[18]~I .input_register_mode = "none";
defparam \A_teste[18]~I .input_sync_reset = "none";
defparam \A_teste[18]~I .oe_async_reset = "none";
defparam \A_teste[18]~I .oe_power_up = "low";
defparam \A_teste[18]~I .oe_register_mode = "none";
defparam \A_teste[18]~I .oe_sync_reset = "none";
defparam \A_teste[18]~I .operation_mode = "output";
defparam \A_teste[18]~I .output_async_reset = "none";
defparam \A_teste[18]~I .output_power_up = "low";
defparam \A_teste[18]~I .output_register_mode = "none";
defparam \A_teste[18]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \A_teste[19]~I (
	.datain(\MUX_A_ALU|m_out[19]~19_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A_teste[19]));
// synopsys translate_off
defparam \A_teste[19]~I .input_async_reset = "none";
defparam \A_teste[19]~I .input_power_up = "low";
defparam \A_teste[19]~I .input_register_mode = "none";
defparam \A_teste[19]~I .input_sync_reset = "none";
defparam \A_teste[19]~I .oe_async_reset = "none";
defparam \A_teste[19]~I .oe_power_up = "low";
defparam \A_teste[19]~I .oe_register_mode = "none";
defparam \A_teste[19]~I .oe_sync_reset = "none";
defparam \A_teste[19]~I .operation_mode = "output";
defparam \A_teste[19]~I .output_async_reset = "none";
defparam \A_teste[19]~I .output_power_up = "low";
defparam \A_teste[19]~I .output_register_mode = "none";
defparam \A_teste[19]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \A_teste[20]~I (
	.datain(\MUX_A_ALU|m_out[20]~20_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A_teste[20]));
// synopsys translate_off
defparam \A_teste[20]~I .input_async_reset = "none";
defparam \A_teste[20]~I .input_power_up = "low";
defparam \A_teste[20]~I .input_register_mode = "none";
defparam \A_teste[20]~I .input_sync_reset = "none";
defparam \A_teste[20]~I .oe_async_reset = "none";
defparam \A_teste[20]~I .oe_power_up = "low";
defparam \A_teste[20]~I .oe_register_mode = "none";
defparam \A_teste[20]~I .oe_sync_reset = "none";
defparam \A_teste[20]~I .operation_mode = "output";
defparam \A_teste[20]~I .output_async_reset = "none";
defparam \A_teste[20]~I .output_power_up = "low";
defparam \A_teste[20]~I .output_register_mode = "none";
defparam \A_teste[20]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \A_teste[21]~I (
	.datain(\MUX_A_ALU|m_out[21]~21_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A_teste[21]));
// synopsys translate_off
defparam \A_teste[21]~I .input_async_reset = "none";
defparam \A_teste[21]~I .input_power_up = "low";
defparam \A_teste[21]~I .input_register_mode = "none";
defparam \A_teste[21]~I .input_sync_reset = "none";
defparam \A_teste[21]~I .oe_async_reset = "none";
defparam \A_teste[21]~I .oe_power_up = "low";
defparam \A_teste[21]~I .oe_register_mode = "none";
defparam \A_teste[21]~I .oe_sync_reset = "none";
defparam \A_teste[21]~I .operation_mode = "output";
defparam \A_teste[21]~I .output_async_reset = "none";
defparam \A_teste[21]~I .output_power_up = "low";
defparam \A_teste[21]~I .output_register_mode = "none";
defparam \A_teste[21]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \A_teste[22]~I (
	.datain(\MUX_A_ALU|m_out[22]~22_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A_teste[22]));
// synopsys translate_off
defparam \A_teste[22]~I .input_async_reset = "none";
defparam \A_teste[22]~I .input_power_up = "low";
defparam \A_teste[22]~I .input_register_mode = "none";
defparam \A_teste[22]~I .input_sync_reset = "none";
defparam \A_teste[22]~I .oe_async_reset = "none";
defparam \A_teste[22]~I .oe_power_up = "low";
defparam \A_teste[22]~I .oe_register_mode = "none";
defparam \A_teste[22]~I .oe_sync_reset = "none";
defparam \A_teste[22]~I .operation_mode = "output";
defparam \A_teste[22]~I .output_async_reset = "none";
defparam \A_teste[22]~I .output_power_up = "low";
defparam \A_teste[22]~I .output_register_mode = "none";
defparam \A_teste[22]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \A_teste[23]~I (
	.datain(\MUX_A_ALU|m_out[23]~23_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A_teste[23]));
// synopsys translate_off
defparam \A_teste[23]~I .input_async_reset = "none";
defparam \A_teste[23]~I .input_power_up = "low";
defparam \A_teste[23]~I .input_register_mode = "none";
defparam \A_teste[23]~I .input_sync_reset = "none";
defparam \A_teste[23]~I .oe_async_reset = "none";
defparam \A_teste[23]~I .oe_power_up = "low";
defparam \A_teste[23]~I .oe_register_mode = "none";
defparam \A_teste[23]~I .oe_sync_reset = "none";
defparam \A_teste[23]~I .operation_mode = "output";
defparam \A_teste[23]~I .output_async_reset = "none";
defparam \A_teste[23]~I .output_power_up = "low";
defparam \A_teste[23]~I .output_register_mode = "none";
defparam \A_teste[23]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \A_teste[24]~I (
	.datain(\MUX_A_ALU|m_out[24]~24_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A_teste[24]));
// synopsys translate_off
defparam \A_teste[24]~I .input_async_reset = "none";
defparam \A_teste[24]~I .input_power_up = "low";
defparam \A_teste[24]~I .input_register_mode = "none";
defparam \A_teste[24]~I .input_sync_reset = "none";
defparam \A_teste[24]~I .oe_async_reset = "none";
defparam \A_teste[24]~I .oe_power_up = "low";
defparam \A_teste[24]~I .oe_register_mode = "none";
defparam \A_teste[24]~I .oe_sync_reset = "none";
defparam \A_teste[24]~I .operation_mode = "output";
defparam \A_teste[24]~I .output_async_reset = "none";
defparam \A_teste[24]~I .output_power_up = "low";
defparam \A_teste[24]~I .output_register_mode = "none";
defparam \A_teste[24]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \A_teste[25]~I (
	.datain(\MUX_A_ALU|m_out[25]~25_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A_teste[25]));
// synopsys translate_off
defparam \A_teste[25]~I .input_async_reset = "none";
defparam \A_teste[25]~I .input_power_up = "low";
defparam \A_teste[25]~I .input_register_mode = "none";
defparam \A_teste[25]~I .input_sync_reset = "none";
defparam \A_teste[25]~I .oe_async_reset = "none";
defparam \A_teste[25]~I .oe_power_up = "low";
defparam \A_teste[25]~I .oe_register_mode = "none";
defparam \A_teste[25]~I .oe_sync_reset = "none";
defparam \A_teste[25]~I .operation_mode = "output";
defparam \A_teste[25]~I .output_async_reset = "none";
defparam \A_teste[25]~I .output_power_up = "low";
defparam \A_teste[25]~I .output_register_mode = "none";
defparam \A_teste[25]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \A_teste[26]~I (
	.datain(\MUX_A_ALU|m_out[26]~26_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A_teste[26]));
// synopsys translate_off
defparam \A_teste[26]~I .input_async_reset = "none";
defparam \A_teste[26]~I .input_power_up = "low";
defparam \A_teste[26]~I .input_register_mode = "none";
defparam \A_teste[26]~I .input_sync_reset = "none";
defparam \A_teste[26]~I .oe_async_reset = "none";
defparam \A_teste[26]~I .oe_power_up = "low";
defparam \A_teste[26]~I .oe_register_mode = "none";
defparam \A_teste[26]~I .oe_sync_reset = "none";
defparam \A_teste[26]~I .operation_mode = "output";
defparam \A_teste[26]~I .output_async_reset = "none";
defparam \A_teste[26]~I .output_power_up = "low";
defparam \A_teste[26]~I .output_register_mode = "none";
defparam \A_teste[26]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \A_teste[27]~I (
	.datain(\MUX_A_ALU|m_out[27]~27_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A_teste[27]));
// synopsys translate_off
defparam \A_teste[27]~I .input_async_reset = "none";
defparam \A_teste[27]~I .input_power_up = "low";
defparam \A_teste[27]~I .input_register_mode = "none";
defparam \A_teste[27]~I .input_sync_reset = "none";
defparam \A_teste[27]~I .oe_async_reset = "none";
defparam \A_teste[27]~I .oe_power_up = "low";
defparam \A_teste[27]~I .oe_register_mode = "none";
defparam \A_teste[27]~I .oe_sync_reset = "none";
defparam \A_teste[27]~I .operation_mode = "output";
defparam \A_teste[27]~I .output_async_reset = "none";
defparam \A_teste[27]~I .output_power_up = "low";
defparam \A_teste[27]~I .output_register_mode = "none";
defparam \A_teste[27]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \A_teste[28]~I (
	.datain(\MUX_A_ALU|m_out[28]~28_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A_teste[28]));
// synopsys translate_off
defparam \A_teste[28]~I .input_async_reset = "none";
defparam \A_teste[28]~I .input_power_up = "low";
defparam \A_teste[28]~I .input_register_mode = "none";
defparam \A_teste[28]~I .input_sync_reset = "none";
defparam \A_teste[28]~I .oe_async_reset = "none";
defparam \A_teste[28]~I .oe_power_up = "low";
defparam \A_teste[28]~I .oe_register_mode = "none";
defparam \A_teste[28]~I .oe_sync_reset = "none";
defparam \A_teste[28]~I .operation_mode = "output";
defparam \A_teste[28]~I .output_async_reset = "none";
defparam \A_teste[28]~I .output_power_up = "low";
defparam \A_teste[28]~I .output_register_mode = "none";
defparam \A_teste[28]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \A_teste[29]~I (
	.datain(\MUX_A_ALU|m_out[29]~29_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A_teste[29]));
// synopsys translate_off
defparam \A_teste[29]~I .input_async_reset = "none";
defparam \A_teste[29]~I .input_power_up = "low";
defparam \A_teste[29]~I .input_register_mode = "none";
defparam \A_teste[29]~I .input_sync_reset = "none";
defparam \A_teste[29]~I .oe_async_reset = "none";
defparam \A_teste[29]~I .oe_power_up = "low";
defparam \A_teste[29]~I .oe_register_mode = "none";
defparam \A_teste[29]~I .oe_sync_reset = "none";
defparam \A_teste[29]~I .operation_mode = "output";
defparam \A_teste[29]~I .output_async_reset = "none";
defparam \A_teste[29]~I .output_power_up = "low";
defparam \A_teste[29]~I .output_register_mode = "none";
defparam \A_teste[29]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \A_teste[30]~I (
	.datain(\MUX_A_ALU|m_out[30]~30_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A_teste[30]));
// synopsys translate_off
defparam \A_teste[30]~I .input_async_reset = "none";
defparam \A_teste[30]~I .input_power_up = "low";
defparam \A_teste[30]~I .input_register_mode = "none";
defparam \A_teste[30]~I .input_sync_reset = "none";
defparam \A_teste[30]~I .oe_async_reset = "none";
defparam \A_teste[30]~I .oe_power_up = "low";
defparam \A_teste[30]~I .oe_register_mode = "none";
defparam \A_teste[30]~I .oe_sync_reset = "none";
defparam \A_teste[30]~I .operation_mode = "output";
defparam \A_teste[30]~I .output_async_reset = "none";
defparam \A_teste[30]~I .output_power_up = "low";
defparam \A_teste[30]~I .output_register_mode = "none";
defparam \A_teste[30]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \A_teste[31]~I (
	.datain(\MUX_A_ALU|m_out[31]~31_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A_teste[31]));
// synopsys translate_off
defparam \A_teste[31]~I .input_async_reset = "none";
defparam \A_teste[31]~I .input_power_up = "low";
defparam \A_teste[31]~I .input_register_mode = "none";
defparam \A_teste[31]~I .input_sync_reset = "none";
defparam \A_teste[31]~I .oe_async_reset = "none";
defparam \A_teste[31]~I .oe_power_up = "low";
defparam \A_teste[31]~I .oe_register_mode = "none";
defparam \A_teste[31]~I .oe_sync_reset = "none";
defparam \A_teste[31]~I .operation_mode = "output";
defparam \A_teste[31]~I .output_async_reset = "none";
defparam \A_teste[31]~I .output_power_up = "low";
defparam \A_teste[31]~I .output_register_mode = "none";
defparam \A_teste[31]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \B_teste[0]~I (
	.datain(\MUX_B_extsgn_ALU|m_out[0]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B_teste[0]));
// synopsys translate_off
defparam \B_teste[0]~I .input_async_reset = "none";
defparam \B_teste[0]~I .input_power_up = "low";
defparam \B_teste[0]~I .input_register_mode = "none";
defparam \B_teste[0]~I .input_sync_reset = "none";
defparam \B_teste[0]~I .oe_async_reset = "none";
defparam \B_teste[0]~I .oe_power_up = "low";
defparam \B_teste[0]~I .oe_register_mode = "none";
defparam \B_teste[0]~I .oe_sync_reset = "none";
defparam \B_teste[0]~I .operation_mode = "output";
defparam \B_teste[0]~I .output_async_reset = "none";
defparam \B_teste[0]~I .output_power_up = "low";
defparam \B_teste[0]~I .output_register_mode = "none";
defparam \B_teste[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \B_teste[1]~I (
	.datain(\MUX_B_extsgn_ALU|m_out[1]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B_teste[1]));
// synopsys translate_off
defparam \B_teste[1]~I .input_async_reset = "none";
defparam \B_teste[1]~I .input_power_up = "low";
defparam \B_teste[1]~I .input_register_mode = "none";
defparam \B_teste[1]~I .input_sync_reset = "none";
defparam \B_teste[1]~I .oe_async_reset = "none";
defparam \B_teste[1]~I .oe_power_up = "low";
defparam \B_teste[1]~I .oe_register_mode = "none";
defparam \B_teste[1]~I .oe_sync_reset = "none";
defparam \B_teste[1]~I .operation_mode = "output";
defparam \B_teste[1]~I .output_async_reset = "none";
defparam \B_teste[1]~I .output_power_up = "low";
defparam \B_teste[1]~I .output_register_mode = "none";
defparam \B_teste[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \B_teste[2]~I (
	.datain(\MUX_B_extsgn_ALU|m_out[2]~48_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B_teste[2]));
// synopsys translate_off
defparam \B_teste[2]~I .input_async_reset = "none";
defparam \B_teste[2]~I .input_power_up = "low";
defparam \B_teste[2]~I .input_register_mode = "none";
defparam \B_teste[2]~I .input_sync_reset = "none";
defparam \B_teste[2]~I .oe_async_reset = "none";
defparam \B_teste[2]~I .oe_power_up = "low";
defparam \B_teste[2]~I .oe_register_mode = "none";
defparam \B_teste[2]~I .oe_sync_reset = "none";
defparam \B_teste[2]~I .operation_mode = "output";
defparam \B_teste[2]~I .output_async_reset = "none";
defparam \B_teste[2]~I .output_power_up = "low";
defparam \B_teste[2]~I .output_register_mode = "none";
defparam \B_teste[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \B_teste[3]~I (
	.datain(\MUX_B_extsgn_ALU|m_out[3]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B_teste[3]));
// synopsys translate_off
defparam \B_teste[3]~I .input_async_reset = "none";
defparam \B_teste[3]~I .input_power_up = "low";
defparam \B_teste[3]~I .input_register_mode = "none";
defparam \B_teste[3]~I .input_sync_reset = "none";
defparam \B_teste[3]~I .oe_async_reset = "none";
defparam \B_teste[3]~I .oe_power_up = "low";
defparam \B_teste[3]~I .oe_register_mode = "none";
defparam \B_teste[3]~I .oe_sync_reset = "none";
defparam \B_teste[3]~I .operation_mode = "output";
defparam \B_teste[3]~I .output_async_reset = "none";
defparam \B_teste[3]~I .output_power_up = "low";
defparam \B_teste[3]~I .output_register_mode = "none";
defparam \B_teste[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \B_teste[4]~I (
	.datain(\MUX_B_extsgn_ALU|m_out[4]~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B_teste[4]));
// synopsys translate_off
defparam \B_teste[4]~I .input_async_reset = "none";
defparam \B_teste[4]~I .input_power_up = "low";
defparam \B_teste[4]~I .input_register_mode = "none";
defparam \B_teste[4]~I .input_sync_reset = "none";
defparam \B_teste[4]~I .oe_async_reset = "none";
defparam \B_teste[4]~I .oe_power_up = "low";
defparam \B_teste[4]~I .oe_register_mode = "none";
defparam \B_teste[4]~I .oe_sync_reset = "none";
defparam \B_teste[4]~I .operation_mode = "output";
defparam \B_teste[4]~I .output_async_reset = "none";
defparam \B_teste[4]~I .output_power_up = "low";
defparam \B_teste[4]~I .output_register_mode = "none";
defparam \B_teste[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \B_teste[5]~I (
	.datain(\MUX_B_extsgn_ALU|m_out[5]~10_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B_teste[5]));
// synopsys translate_off
defparam \B_teste[5]~I .input_async_reset = "none";
defparam \B_teste[5]~I .input_power_up = "low";
defparam \B_teste[5]~I .input_register_mode = "none";
defparam \B_teste[5]~I .input_sync_reset = "none";
defparam \B_teste[5]~I .oe_async_reset = "none";
defparam \B_teste[5]~I .oe_power_up = "low";
defparam \B_teste[5]~I .oe_register_mode = "none";
defparam \B_teste[5]~I .oe_sync_reset = "none";
defparam \B_teste[5]~I .operation_mode = "output";
defparam \B_teste[5]~I .output_async_reset = "none";
defparam \B_teste[5]~I .output_power_up = "low";
defparam \B_teste[5]~I .output_register_mode = "none";
defparam \B_teste[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \B_teste[6]~I (
	.datain(\MUX_B_extsgn_ALU|m_out[6]~12_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B_teste[6]));
// synopsys translate_off
defparam \B_teste[6]~I .input_async_reset = "none";
defparam \B_teste[6]~I .input_power_up = "low";
defparam \B_teste[6]~I .input_register_mode = "none";
defparam \B_teste[6]~I .input_sync_reset = "none";
defparam \B_teste[6]~I .oe_async_reset = "none";
defparam \B_teste[6]~I .oe_power_up = "low";
defparam \B_teste[6]~I .oe_register_mode = "none";
defparam \B_teste[6]~I .oe_sync_reset = "none";
defparam \B_teste[6]~I .operation_mode = "output";
defparam \B_teste[6]~I .output_async_reset = "none";
defparam \B_teste[6]~I .output_power_up = "low";
defparam \B_teste[6]~I .output_register_mode = "none";
defparam \B_teste[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \B_teste[7]~I (
	.datain(\MUX_B_extsgn_ALU|m_out[7]~14_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B_teste[7]));
// synopsys translate_off
defparam \B_teste[7]~I .input_async_reset = "none";
defparam \B_teste[7]~I .input_power_up = "low";
defparam \B_teste[7]~I .input_register_mode = "none";
defparam \B_teste[7]~I .input_sync_reset = "none";
defparam \B_teste[7]~I .oe_async_reset = "none";
defparam \B_teste[7]~I .oe_power_up = "low";
defparam \B_teste[7]~I .oe_register_mode = "none";
defparam \B_teste[7]~I .oe_sync_reset = "none";
defparam \B_teste[7]~I .operation_mode = "output";
defparam \B_teste[7]~I .output_async_reset = "none";
defparam \B_teste[7]~I .output_power_up = "low";
defparam \B_teste[7]~I .output_register_mode = "none";
defparam \B_teste[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \B_teste[8]~I (
	.datain(\MUX_B_extsgn_ALU|m_out[8]~16_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B_teste[8]));
// synopsys translate_off
defparam \B_teste[8]~I .input_async_reset = "none";
defparam \B_teste[8]~I .input_power_up = "low";
defparam \B_teste[8]~I .input_register_mode = "none";
defparam \B_teste[8]~I .input_sync_reset = "none";
defparam \B_teste[8]~I .oe_async_reset = "none";
defparam \B_teste[8]~I .oe_power_up = "low";
defparam \B_teste[8]~I .oe_register_mode = "none";
defparam \B_teste[8]~I .oe_sync_reset = "none";
defparam \B_teste[8]~I .operation_mode = "output";
defparam \B_teste[8]~I .output_async_reset = "none";
defparam \B_teste[8]~I .output_power_up = "low";
defparam \B_teste[8]~I .output_register_mode = "none";
defparam \B_teste[8]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \B_teste[9]~I (
	.datain(\MUX_B_extsgn_ALU|m_out[9]~18_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B_teste[9]));
// synopsys translate_off
defparam \B_teste[9]~I .input_async_reset = "none";
defparam \B_teste[9]~I .input_power_up = "low";
defparam \B_teste[9]~I .input_register_mode = "none";
defparam \B_teste[9]~I .input_sync_reset = "none";
defparam \B_teste[9]~I .oe_async_reset = "none";
defparam \B_teste[9]~I .oe_power_up = "low";
defparam \B_teste[9]~I .oe_register_mode = "none";
defparam \B_teste[9]~I .oe_sync_reset = "none";
defparam \B_teste[9]~I .operation_mode = "output";
defparam \B_teste[9]~I .output_async_reset = "none";
defparam \B_teste[9]~I .output_power_up = "low";
defparam \B_teste[9]~I .output_register_mode = "none";
defparam \B_teste[9]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \B_teste[10]~I (
	.datain(\MUX_B_extsgn_ALU|m_out[10]~20_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B_teste[10]));
// synopsys translate_off
defparam \B_teste[10]~I .input_async_reset = "none";
defparam \B_teste[10]~I .input_power_up = "low";
defparam \B_teste[10]~I .input_register_mode = "none";
defparam \B_teste[10]~I .input_sync_reset = "none";
defparam \B_teste[10]~I .oe_async_reset = "none";
defparam \B_teste[10]~I .oe_power_up = "low";
defparam \B_teste[10]~I .oe_register_mode = "none";
defparam \B_teste[10]~I .oe_sync_reset = "none";
defparam \B_teste[10]~I .operation_mode = "output";
defparam \B_teste[10]~I .output_async_reset = "none";
defparam \B_teste[10]~I .output_power_up = "low";
defparam \B_teste[10]~I .output_register_mode = "none";
defparam \B_teste[10]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \B_teste[11]~I (
	.datain(\MUX_B_extsgn_ALU|m_out[11]~22_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B_teste[11]));
// synopsys translate_off
defparam \B_teste[11]~I .input_async_reset = "none";
defparam \B_teste[11]~I .input_power_up = "low";
defparam \B_teste[11]~I .input_register_mode = "none";
defparam \B_teste[11]~I .input_sync_reset = "none";
defparam \B_teste[11]~I .oe_async_reset = "none";
defparam \B_teste[11]~I .oe_power_up = "low";
defparam \B_teste[11]~I .oe_register_mode = "none";
defparam \B_teste[11]~I .oe_sync_reset = "none";
defparam \B_teste[11]~I .operation_mode = "output";
defparam \B_teste[11]~I .output_async_reset = "none";
defparam \B_teste[11]~I .output_power_up = "low";
defparam \B_teste[11]~I .output_register_mode = "none";
defparam \B_teste[11]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \B_teste[12]~I (
	.datain(\MUX_B_extsgn_ALU|m_out[12]~24_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B_teste[12]));
// synopsys translate_off
defparam \B_teste[12]~I .input_async_reset = "none";
defparam \B_teste[12]~I .input_power_up = "low";
defparam \B_teste[12]~I .input_register_mode = "none";
defparam \B_teste[12]~I .input_sync_reset = "none";
defparam \B_teste[12]~I .oe_async_reset = "none";
defparam \B_teste[12]~I .oe_power_up = "low";
defparam \B_teste[12]~I .oe_register_mode = "none";
defparam \B_teste[12]~I .oe_sync_reset = "none";
defparam \B_teste[12]~I .operation_mode = "output";
defparam \B_teste[12]~I .output_async_reset = "none";
defparam \B_teste[12]~I .output_power_up = "low";
defparam \B_teste[12]~I .output_register_mode = "none";
defparam \B_teste[12]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \B_teste[13]~I (
	.datain(\MUX_B_extsgn_ALU|m_out[13]~26_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B_teste[13]));
// synopsys translate_off
defparam \B_teste[13]~I .input_async_reset = "none";
defparam \B_teste[13]~I .input_power_up = "low";
defparam \B_teste[13]~I .input_register_mode = "none";
defparam \B_teste[13]~I .input_sync_reset = "none";
defparam \B_teste[13]~I .oe_async_reset = "none";
defparam \B_teste[13]~I .oe_power_up = "low";
defparam \B_teste[13]~I .oe_register_mode = "none";
defparam \B_teste[13]~I .oe_sync_reset = "none";
defparam \B_teste[13]~I .operation_mode = "output";
defparam \B_teste[13]~I .output_async_reset = "none";
defparam \B_teste[13]~I .output_power_up = "low";
defparam \B_teste[13]~I .output_register_mode = "none";
defparam \B_teste[13]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \B_teste[14]~I (
	.datain(\MUX_B_extsgn_ALU|m_out[14]~28_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B_teste[14]));
// synopsys translate_off
defparam \B_teste[14]~I .input_async_reset = "none";
defparam \B_teste[14]~I .input_power_up = "low";
defparam \B_teste[14]~I .input_register_mode = "none";
defparam \B_teste[14]~I .input_sync_reset = "none";
defparam \B_teste[14]~I .oe_async_reset = "none";
defparam \B_teste[14]~I .oe_power_up = "low";
defparam \B_teste[14]~I .oe_register_mode = "none";
defparam \B_teste[14]~I .oe_sync_reset = "none";
defparam \B_teste[14]~I .operation_mode = "output";
defparam \B_teste[14]~I .output_async_reset = "none";
defparam \B_teste[14]~I .output_power_up = "low";
defparam \B_teste[14]~I .output_register_mode = "none";
defparam \B_teste[14]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \B_teste[15]~I (
	.datain(\MUX_B_extsgn_ALU|m_out[15]~30_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B_teste[15]));
// synopsys translate_off
defparam \B_teste[15]~I .input_async_reset = "none";
defparam \B_teste[15]~I .input_power_up = "low";
defparam \B_teste[15]~I .input_register_mode = "none";
defparam \B_teste[15]~I .input_sync_reset = "none";
defparam \B_teste[15]~I .oe_async_reset = "none";
defparam \B_teste[15]~I .oe_power_up = "low";
defparam \B_teste[15]~I .oe_register_mode = "none";
defparam \B_teste[15]~I .oe_sync_reset = "none";
defparam \B_teste[15]~I .operation_mode = "output";
defparam \B_teste[15]~I .output_async_reset = "none";
defparam \B_teste[15]~I .output_power_up = "low";
defparam \B_teste[15]~I .output_register_mode = "none";
defparam \B_teste[15]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \B_teste[16]~I (
	.datain(\MUX_B_extsgn_ALU|m_out[16]~32_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B_teste[16]));
// synopsys translate_off
defparam \B_teste[16]~I .input_async_reset = "none";
defparam \B_teste[16]~I .input_power_up = "low";
defparam \B_teste[16]~I .input_register_mode = "none";
defparam \B_teste[16]~I .input_sync_reset = "none";
defparam \B_teste[16]~I .oe_async_reset = "none";
defparam \B_teste[16]~I .oe_power_up = "low";
defparam \B_teste[16]~I .oe_register_mode = "none";
defparam \B_teste[16]~I .oe_sync_reset = "none";
defparam \B_teste[16]~I .operation_mode = "output";
defparam \B_teste[16]~I .output_async_reset = "none";
defparam \B_teste[16]~I .output_power_up = "low";
defparam \B_teste[16]~I .output_register_mode = "none";
defparam \B_teste[16]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \B_teste[17]~I (
	.datain(\MUX_B_extsgn_ALU|m_out[17]~33_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B_teste[17]));
// synopsys translate_off
defparam \B_teste[17]~I .input_async_reset = "none";
defparam \B_teste[17]~I .input_power_up = "low";
defparam \B_teste[17]~I .input_register_mode = "none";
defparam \B_teste[17]~I .input_sync_reset = "none";
defparam \B_teste[17]~I .oe_async_reset = "none";
defparam \B_teste[17]~I .oe_power_up = "low";
defparam \B_teste[17]~I .oe_register_mode = "none";
defparam \B_teste[17]~I .oe_sync_reset = "none";
defparam \B_teste[17]~I .operation_mode = "output";
defparam \B_teste[17]~I .output_async_reset = "none";
defparam \B_teste[17]~I .output_power_up = "low";
defparam \B_teste[17]~I .output_register_mode = "none";
defparam \B_teste[17]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \B_teste[18]~I (
	.datain(\MUX_B_extsgn_ALU|m_out[18]~34_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B_teste[18]));
// synopsys translate_off
defparam \B_teste[18]~I .input_async_reset = "none";
defparam \B_teste[18]~I .input_power_up = "low";
defparam \B_teste[18]~I .input_register_mode = "none";
defparam \B_teste[18]~I .input_sync_reset = "none";
defparam \B_teste[18]~I .oe_async_reset = "none";
defparam \B_teste[18]~I .oe_power_up = "low";
defparam \B_teste[18]~I .oe_register_mode = "none";
defparam \B_teste[18]~I .oe_sync_reset = "none";
defparam \B_teste[18]~I .operation_mode = "output";
defparam \B_teste[18]~I .output_async_reset = "none";
defparam \B_teste[18]~I .output_power_up = "low";
defparam \B_teste[18]~I .output_register_mode = "none";
defparam \B_teste[18]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \B_teste[19]~I (
	.datain(\MUX_B_extsgn_ALU|m_out[19]~35_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B_teste[19]));
// synopsys translate_off
defparam \B_teste[19]~I .input_async_reset = "none";
defparam \B_teste[19]~I .input_power_up = "low";
defparam \B_teste[19]~I .input_register_mode = "none";
defparam \B_teste[19]~I .input_sync_reset = "none";
defparam \B_teste[19]~I .oe_async_reset = "none";
defparam \B_teste[19]~I .oe_power_up = "low";
defparam \B_teste[19]~I .oe_register_mode = "none";
defparam \B_teste[19]~I .oe_sync_reset = "none";
defparam \B_teste[19]~I .operation_mode = "output";
defparam \B_teste[19]~I .output_async_reset = "none";
defparam \B_teste[19]~I .output_power_up = "low";
defparam \B_teste[19]~I .output_register_mode = "none";
defparam \B_teste[19]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \B_teste[20]~I (
	.datain(\MUX_B_extsgn_ALU|m_out[20]~36_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B_teste[20]));
// synopsys translate_off
defparam \B_teste[20]~I .input_async_reset = "none";
defparam \B_teste[20]~I .input_power_up = "low";
defparam \B_teste[20]~I .input_register_mode = "none";
defparam \B_teste[20]~I .input_sync_reset = "none";
defparam \B_teste[20]~I .oe_async_reset = "none";
defparam \B_teste[20]~I .oe_power_up = "low";
defparam \B_teste[20]~I .oe_register_mode = "none";
defparam \B_teste[20]~I .oe_sync_reset = "none";
defparam \B_teste[20]~I .operation_mode = "output";
defparam \B_teste[20]~I .output_async_reset = "none";
defparam \B_teste[20]~I .output_power_up = "low";
defparam \B_teste[20]~I .output_register_mode = "none";
defparam \B_teste[20]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \B_teste[21]~I (
	.datain(\MUX_B_extsgn_ALU|m_out[21]~37_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B_teste[21]));
// synopsys translate_off
defparam \B_teste[21]~I .input_async_reset = "none";
defparam \B_teste[21]~I .input_power_up = "low";
defparam \B_teste[21]~I .input_register_mode = "none";
defparam \B_teste[21]~I .input_sync_reset = "none";
defparam \B_teste[21]~I .oe_async_reset = "none";
defparam \B_teste[21]~I .oe_power_up = "low";
defparam \B_teste[21]~I .oe_register_mode = "none";
defparam \B_teste[21]~I .oe_sync_reset = "none";
defparam \B_teste[21]~I .operation_mode = "output";
defparam \B_teste[21]~I .output_async_reset = "none";
defparam \B_teste[21]~I .output_power_up = "low";
defparam \B_teste[21]~I .output_register_mode = "none";
defparam \B_teste[21]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \B_teste[22]~I (
	.datain(\MUX_B_extsgn_ALU|m_out[22]~38_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B_teste[22]));
// synopsys translate_off
defparam \B_teste[22]~I .input_async_reset = "none";
defparam \B_teste[22]~I .input_power_up = "low";
defparam \B_teste[22]~I .input_register_mode = "none";
defparam \B_teste[22]~I .input_sync_reset = "none";
defparam \B_teste[22]~I .oe_async_reset = "none";
defparam \B_teste[22]~I .oe_power_up = "low";
defparam \B_teste[22]~I .oe_register_mode = "none";
defparam \B_teste[22]~I .oe_sync_reset = "none";
defparam \B_teste[22]~I .operation_mode = "output";
defparam \B_teste[22]~I .output_async_reset = "none";
defparam \B_teste[22]~I .output_power_up = "low";
defparam \B_teste[22]~I .output_register_mode = "none";
defparam \B_teste[22]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \B_teste[23]~I (
	.datain(\MUX_B_extsgn_ALU|m_out[23]~39_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B_teste[23]));
// synopsys translate_off
defparam \B_teste[23]~I .input_async_reset = "none";
defparam \B_teste[23]~I .input_power_up = "low";
defparam \B_teste[23]~I .input_register_mode = "none";
defparam \B_teste[23]~I .input_sync_reset = "none";
defparam \B_teste[23]~I .oe_async_reset = "none";
defparam \B_teste[23]~I .oe_power_up = "low";
defparam \B_teste[23]~I .oe_register_mode = "none";
defparam \B_teste[23]~I .oe_sync_reset = "none";
defparam \B_teste[23]~I .operation_mode = "output";
defparam \B_teste[23]~I .output_async_reset = "none";
defparam \B_teste[23]~I .output_power_up = "low";
defparam \B_teste[23]~I .output_register_mode = "none";
defparam \B_teste[23]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \B_teste[24]~I (
	.datain(\MUX_B_extsgn_ALU|m_out[24]~40_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B_teste[24]));
// synopsys translate_off
defparam \B_teste[24]~I .input_async_reset = "none";
defparam \B_teste[24]~I .input_power_up = "low";
defparam \B_teste[24]~I .input_register_mode = "none";
defparam \B_teste[24]~I .input_sync_reset = "none";
defparam \B_teste[24]~I .oe_async_reset = "none";
defparam \B_teste[24]~I .oe_power_up = "low";
defparam \B_teste[24]~I .oe_register_mode = "none";
defparam \B_teste[24]~I .oe_sync_reset = "none";
defparam \B_teste[24]~I .operation_mode = "output";
defparam \B_teste[24]~I .output_async_reset = "none";
defparam \B_teste[24]~I .output_power_up = "low";
defparam \B_teste[24]~I .output_register_mode = "none";
defparam \B_teste[24]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \B_teste[25]~I (
	.datain(\MUX_B_extsgn_ALU|m_out[25]~41_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B_teste[25]));
// synopsys translate_off
defparam \B_teste[25]~I .input_async_reset = "none";
defparam \B_teste[25]~I .input_power_up = "low";
defparam \B_teste[25]~I .input_register_mode = "none";
defparam \B_teste[25]~I .input_sync_reset = "none";
defparam \B_teste[25]~I .oe_async_reset = "none";
defparam \B_teste[25]~I .oe_power_up = "low";
defparam \B_teste[25]~I .oe_register_mode = "none";
defparam \B_teste[25]~I .oe_sync_reset = "none";
defparam \B_teste[25]~I .operation_mode = "output";
defparam \B_teste[25]~I .output_async_reset = "none";
defparam \B_teste[25]~I .output_power_up = "low";
defparam \B_teste[25]~I .output_register_mode = "none";
defparam \B_teste[25]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \B_teste[26]~I (
	.datain(\MUX_B_extsgn_ALU|m_out[26]~42_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B_teste[26]));
// synopsys translate_off
defparam \B_teste[26]~I .input_async_reset = "none";
defparam \B_teste[26]~I .input_power_up = "low";
defparam \B_teste[26]~I .input_register_mode = "none";
defparam \B_teste[26]~I .input_sync_reset = "none";
defparam \B_teste[26]~I .oe_async_reset = "none";
defparam \B_teste[26]~I .oe_power_up = "low";
defparam \B_teste[26]~I .oe_register_mode = "none";
defparam \B_teste[26]~I .oe_sync_reset = "none";
defparam \B_teste[26]~I .operation_mode = "output";
defparam \B_teste[26]~I .output_async_reset = "none";
defparam \B_teste[26]~I .output_power_up = "low";
defparam \B_teste[26]~I .output_register_mode = "none";
defparam \B_teste[26]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \B_teste[27]~I (
	.datain(\MUX_B_extsgn_ALU|m_out[27]~43_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B_teste[27]));
// synopsys translate_off
defparam \B_teste[27]~I .input_async_reset = "none";
defparam \B_teste[27]~I .input_power_up = "low";
defparam \B_teste[27]~I .input_register_mode = "none";
defparam \B_teste[27]~I .input_sync_reset = "none";
defparam \B_teste[27]~I .oe_async_reset = "none";
defparam \B_teste[27]~I .oe_power_up = "low";
defparam \B_teste[27]~I .oe_register_mode = "none";
defparam \B_teste[27]~I .oe_sync_reset = "none";
defparam \B_teste[27]~I .operation_mode = "output";
defparam \B_teste[27]~I .output_async_reset = "none";
defparam \B_teste[27]~I .output_power_up = "low";
defparam \B_teste[27]~I .output_register_mode = "none";
defparam \B_teste[27]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \B_teste[28]~I (
	.datain(\MUX_B_extsgn_ALU|m_out[28]~44_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B_teste[28]));
// synopsys translate_off
defparam \B_teste[28]~I .input_async_reset = "none";
defparam \B_teste[28]~I .input_power_up = "low";
defparam \B_teste[28]~I .input_register_mode = "none";
defparam \B_teste[28]~I .input_sync_reset = "none";
defparam \B_teste[28]~I .oe_async_reset = "none";
defparam \B_teste[28]~I .oe_power_up = "low";
defparam \B_teste[28]~I .oe_register_mode = "none";
defparam \B_teste[28]~I .oe_sync_reset = "none";
defparam \B_teste[28]~I .operation_mode = "output";
defparam \B_teste[28]~I .output_async_reset = "none";
defparam \B_teste[28]~I .output_power_up = "low";
defparam \B_teste[28]~I .output_register_mode = "none";
defparam \B_teste[28]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \B_teste[29]~I (
	.datain(\MUX_B_extsgn_ALU|m_out[29]~45_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B_teste[29]));
// synopsys translate_off
defparam \B_teste[29]~I .input_async_reset = "none";
defparam \B_teste[29]~I .input_power_up = "low";
defparam \B_teste[29]~I .input_register_mode = "none";
defparam \B_teste[29]~I .input_sync_reset = "none";
defparam \B_teste[29]~I .oe_async_reset = "none";
defparam \B_teste[29]~I .oe_power_up = "low";
defparam \B_teste[29]~I .oe_register_mode = "none";
defparam \B_teste[29]~I .oe_sync_reset = "none";
defparam \B_teste[29]~I .operation_mode = "output";
defparam \B_teste[29]~I .output_async_reset = "none";
defparam \B_teste[29]~I .output_power_up = "low";
defparam \B_teste[29]~I .output_register_mode = "none";
defparam \B_teste[29]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \B_teste[30]~I (
	.datain(\MUX_B_extsgn_ALU|m_out[30]~46_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B_teste[30]));
// synopsys translate_off
defparam \B_teste[30]~I .input_async_reset = "none";
defparam \B_teste[30]~I .input_power_up = "low";
defparam \B_teste[30]~I .input_register_mode = "none";
defparam \B_teste[30]~I .input_sync_reset = "none";
defparam \B_teste[30]~I .oe_async_reset = "none";
defparam \B_teste[30]~I .oe_power_up = "low";
defparam \B_teste[30]~I .oe_register_mode = "none";
defparam \B_teste[30]~I .oe_sync_reset = "none";
defparam \B_teste[30]~I .operation_mode = "output";
defparam \B_teste[30]~I .output_async_reset = "none";
defparam \B_teste[30]~I .output_power_up = "low";
defparam \B_teste[30]~I .output_register_mode = "none";
defparam \B_teste[30]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \B_teste[31]~I (
	.datain(\MUX_B_extsgn_ALU|m_out[31]~47_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B_teste[31]));
// synopsys translate_off
defparam \B_teste[31]~I .input_async_reset = "none";
defparam \B_teste[31]~I .input_power_up = "low";
defparam \B_teste[31]~I .input_register_mode = "none";
defparam \B_teste[31]~I .input_sync_reset = "none";
defparam \B_teste[31]~I .oe_async_reset = "none";
defparam \B_teste[31]~I .oe_power_up = "low";
defparam \B_teste[31]~I .oe_register_mode = "none";
defparam \B_teste[31]~I .oe_sync_reset = "none";
defparam \B_teste[31]~I .operation_mode = "output";
defparam \B_teste[31]~I .output_async_reset = "none";
defparam \B_teste[31]~I .output_power_up = "low";
defparam \B_teste[31]~I .output_register_mode = "none";
defparam \B_teste[31]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \datA_Write2_teste[0]~I (
	.datain(\MUX2_RI_BR|m_out[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(datA_Write2_teste[0]));
// synopsys translate_off
defparam \datA_Write2_teste[0]~I .input_async_reset = "none";
defparam \datA_Write2_teste[0]~I .input_power_up = "low";
defparam \datA_Write2_teste[0]~I .input_register_mode = "none";
defparam \datA_Write2_teste[0]~I .input_sync_reset = "none";
defparam \datA_Write2_teste[0]~I .oe_async_reset = "none";
defparam \datA_Write2_teste[0]~I .oe_power_up = "low";
defparam \datA_Write2_teste[0]~I .oe_register_mode = "none";
defparam \datA_Write2_teste[0]~I .oe_sync_reset = "none";
defparam \datA_Write2_teste[0]~I .operation_mode = "output";
defparam \datA_Write2_teste[0]~I .output_async_reset = "none";
defparam \datA_Write2_teste[0]~I .output_power_up = "low";
defparam \datA_Write2_teste[0]~I .output_register_mode = "none";
defparam \datA_Write2_teste[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \datA_Write2_teste[1]~I (
	.datain(\MUX2_RI_BR|m_out[1]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(datA_Write2_teste[1]));
// synopsys translate_off
defparam \datA_Write2_teste[1]~I .input_async_reset = "none";
defparam \datA_Write2_teste[1]~I .input_power_up = "low";
defparam \datA_Write2_teste[1]~I .input_register_mode = "none";
defparam \datA_Write2_teste[1]~I .input_sync_reset = "none";
defparam \datA_Write2_teste[1]~I .oe_async_reset = "none";
defparam \datA_Write2_teste[1]~I .oe_power_up = "low";
defparam \datA_Write2_teste[1]~I .oe_register_mode = "none";
defparam \datA_Write2_teste[1]~I .oe_sync_reset = "none";
defparam \datA_Write2_teste[1]~I .operation_mode = "output";
defparam \datA_Write2_teste[1]~I .output_async_reset = "none";
defparam \datA_Write2_teste[1]~I .output_power_up = "low";
defparam \datA_Write2_teste[1]~I .output_register_mode = "none";
defparam \datA_Write2_teste[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \datA_Write2_teste[2]~I (
	.datain(\MUX2_RI_BR|m_out[2]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(datA_Write2_teste[2]));
// synopsys translate_off
defparam \datA_Write2_teste[2]~I .input_async_reset = "none";
defparam \datA_Write2_teste[2]~I .input_power_up = "low";
defparam \datA_Write2_teste[2]~I .input_register_mode = "none";
defparam \datA_Write2_teste[2]~I .input_sync_reset = "none";
defparam \datA_Write2_teste[2]~I .oe_async_reset = "none";
defparam \datA_Write2_teste[2]~I .oe_power_up = "low";
defparam \datA_Write2_teste[2]~I .oe_register_mode = "none";
defparam \datA_Write2_teste[2]~I .oe_sync_reset = "none";
defparam \datA_Write2_teste[2]~I .operation_mode = "output";
defparam \datA_Write2_teste[2]~I .output_async_reset = "none";
defparam \datA_Write2_teste[2]~I .output_power_up = "low";
defparam \datA_Write2_teste[2]~I .output_register_mode = "none";
defparam \datA_Write2_teste[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \datA_Write2_teste[3]~I (
	.datain(\MUX2_RI_BR|m_out[3]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(datA_Write2_teste[3]));
// synopsys translate_off
defparam \datA_Write2_teste[3]~I .input_async_reset = "none";
defparam \datA_Write2_teste[3]~I .input_power_up = "low";
defparam \datA_Write2_teste[3]~I .input_register_mode = "none";
defparam \datA_Write2_teste[3]~I .input_sync_reset = "none";
defparam \datA_Write2_teste[3]~I .oe_async_reset = "none";
defparam \datA_Write2_teste[3]~I .oe_power_up = "low";
defparam \datA_Write2_teste[3]~I .oe_register_mode = "none";
defparam \datA_Write2_teste[3]~I .oe_sync_reset = "none";
defparam \datA_Write2_teste[3]~I .operation_mode = "output";
defparam \datA_Write2_teste[3]~I .output_async_reset = "none";
defparam \datA_Write2_teste[3]~I .output_power_up = "low";
defparam \datA_Write2_teste[3]~I .output_register_mode = "none";
defparam \datA_Write2_teste[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \datA_Write2_teste[4]~I (
	.datain(\MUX2_RI_BR|m_out[4]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(datA_Write2_teste[4]));
// synopsys translate_off
defparam \datA_Write2_teste[4]~I .input_async_reset = "none";
defparam \datA_Write2_teste[4]~I .input_power_up = "low";
defparam \datA_Write2_teste[4]~I .input_register_mode = "none";
defparam \datA_Write2_teste[4]~I .input_sync_reset = "none";
defparam \datA_Write2_teste[4]~I .oe_async_reset = "none";
defparam \datA_Write2_teste[4]~I .oe_power_up = "low";
defparam \datA_Write2_teste[4]~I .oe_register_mode = "none";
defparam \datA_Write2_teste[4]~I .oe_sync_reset = "none";
defparam \datA_Write2_teste[4]~I .operation_mode = "output";
defparam \datA_Write2_teste[4]~I .output_async_reset = "none";
defparam \datA_Write2_teste[4]~I .output_power_up = "low";
defparam \datA_Write2_teste[4]~I .output_register_mode = "none";
defparam \datA_Write2_teste[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \datA_Write2_teste[5]~I (
	.datain(\MUX2_RI_BR|m_out[5]~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(datA_Write2_teste[5]));
// synopsys translate_off
defparam \datA_Write2_teste[5]~I .input_async_reset = "none";
defparam \datA_Write2_teste[5]~I .input_power_up = "low";
defparam \datA_Write2_teste[5]~I .input_register_mode = "none";
defparam \datA_Write2_teste[5]~I .input_sync_reset = "none";
defparam \datA_Write2_teste[5]~I .oe_async_reset = "none";
defparam \datA_Write2_teste[5]~I .oe_power_up = "low";
defparam \datA_Write2_teste[5]~I .oe_register_mode = "none";
defparam \datA_Write2_teste[5]~I .oe_sync_reset = "none";
defparam \datA_Write2_teste[5]~I .operation_mode = "output";
defparam \datA_Write2_teste[5]~I .output_async_reset = "none";
defparam \datA_Write2_teste[5]~I .output_power_up = "low";
defparam \datA_Write2_teste[5]~I .output_register_mode = "none";
defparam \datA_Write2_teste[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \datA_Write2_teste[6]~I (
	.datain(\MUX2_RI_BR|m_out[6]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(datA_Write2_teste[6]));
// synopsys translate_off
defparam \datA_Write2_teste[6]~I .input_async_reset = "none";
defparam \datA_Write2_teste[6]~I .input_power_up = "low";
defparam \datA_Write2_teste[6]~I .input_register_mode = "none";
defparam \datA_Write2_teste[6]~I .input_sync_reset = "none";
defparam \datA_Write2_teste[6]~I .oe_async_reset = "none";
defparam \datA_Write2_teste[6]~I .oe_power_up = "low";
defparam \datA_Write2_teste[6]~I .oe_register_mode = "none";
defparam \datA_Write2_teste[6]~I .oe_sync_reset = "none";
defparam \datA_Write2_teste[6]~I .operation_mode = "output";
defparam \datA_Write2_teste[6]~I .output_async_reset = "none";
defparam \datA_Write2_teste[6]~I .output_power_up = "low";
defparam \datA_Write2_teste[6]~I .output_register_mode = "none";
defparam \datA_Write2_teste[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \datA_Write2_teste[7]~I (
	.datain(\MUX2_RI_BR|m_out[7]~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(datA_Write2_teste[7]));
// synopsys translate_off
defparam \datA_Write2_teste[7]~I .input_async_reset = "none";
defparam \datA_Write2_teste[7]~I .input_power_up = "low";
defparam \datA_Write2_teste[7]~I .input_register_mode = "none";
defparam \datA_Write2_teste[7]~I .input_sync_reset = "none";
defparam \datA_Write2_teste[7]~I .oe_async_reset = "none";
defparam \datA_Write2_teste[7]~I .oe_power_up = "low";
defparam \datA_Write2_teste[7]~I .oe_register_mode = "none";
defparam \datA_Write2_teste[7]~I .oe_sync_reset = "none";
defparam \datA_Write2_teste[7]~I .operation_mode = "output";
defparam \datA_Write2_teste[7]~I .output_async_reset = "none";
defparam \datA_Write2_teste[7]~I .output_power_up = "low";
defparam \datA_Write2_teste[7]~I .output_register_mode = "none";
defparam \datA_Write2_teste[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \datA_Write2_teste[8]~I (
	.datain(\MUX2_RI_BR|m_out[8]~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(datA_Write2_teste[8]));
// synopsys translate_off
defparam \datA_Write2_teste[8]~I .input_async_reset = "none";
defparam \datA_Write2_teste[8]~I .input_power_up = "low";
defparam \datA_Write2_teste[8]~I .input_register_mode = "none";
defparam \datA_Write2_teste[8]~I .input_sync_reset = "none";
defparam \datA_Write2_teste[8]~I .oe_async_reset = "none";
defparam \datA_Write2_teste[8]~I .oe_power_up = "low";
defparam \datA_Write2_teste[8]~I .oe_register_mode = "none";
defparam \datA_Write2_teste[8]~I .oe_sync_reset = "none";
defparam \datA_Write2_teste[8]~I .operation_mode = "output";
defparam \datA_Write2_teste[8]~I .output_async_reset = "none";
defparam \datA_Write2_teste[8]~I .output_power_up = "low";
defparam \datA_Write2_teste[8]~I .output_register_mode = "none";
defparam \datA_Write2_teste[8]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \datA_Write2_teste[9]~I (
	.datain(\MUX2_RI_BR|m_out[9]~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(datA_Write2_teste[9]));
// synopsys translate_off
defparam \datA_Write2_teste[9]~I .input_async_reset = "none";
defparam \datA_Write2_teste[9]~I .input_power_up = "low";
defparam \datA_Write2_teste[9]~I .input_register_mode = "none";
defparam \datA_Write2_teste[9]~I .input_sync_reset = "none";
defparam \datA_Write2_teste[9]~I .oe_async_reset = "none";
defparam \datA_Write2_teste[9]~I .oe_power_up = "low";
defparam \datA_Write2_teste[9]~I .oe_register_mode = "none";
defparam \datA_Write2_teste[9]~I .oe_sync_reset = "none";
defparam \datA_Write2_teste[9]~I .operation_mode = "output";
defparam \datA_Write2_teste[9]~I .output_async_reset = "none";
defparam \datA_Write2_teste[9]~I .output_power_up = "low";
defparam \datA_Write2_teste[9]~I .output_register_mode = "none";
defparam \datA_Write2_teste[9]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \datA_Write2_teste[10]~I (
	.datain(\MUX2_RI_BR|m_out[10]~10_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(datA_Write2_teste[10]));
// synopsys translate_off
defparam \datA_Write2_teste[10]~I .input_async_reset = "none";
defparam \datA_Write2_teste[10]~I .input_power_up = "low";
defparam \datA_Write2_teste[10]~I .input_register_mode = "none";
defparam \datA_Write2_teste[10]~I .input_sync_reset = "none";
defparam \datA_Write2_teste[10]~I .oe_async_reset = "none";
defparam \datA_Write2_teste[10]~I .oe_power_up = "low";
defparam \datA_Write2_teste[10]~I .oe_register_mode = "none";
defparam \datA_Write2_teste[10]~I .oe_sync_reset = "none";
defparam \datA_Write2_teste[10]~I .operation_mode = "output";
defparam \datA_Write2_teste[10]~I .output_async_reset = "none";
defparam \datA_Write2_teste[10]~I .output_power_up = "low";
defparam \datA_Write2_teste[10]~I .output_register_mode = "none";
defparam \datA_Write2_teste[10]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \datA_Write2_teste[11]~I (
	.datain(\MUX2_RI_BR|m_out[11]~11_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(datA_Write2_teste[11]));
// synopsys translate_off
defparam \datA_Write2_teste[11]~I .input_async_reset = "none";
defparam \datA_Write2_teste[11]~I .input_power_up = "low";
defparam \datA_Write2_teste[11]~I .input_register_mode = "none";
defparam \datA_Write2_teste[11]~I .input_sync_reset = "none";
defparam \datA_Write2_teste[11]~I .oe_async_reset = "none";
defparam \datA_Write2_teste[11]~I .oe_power_up = "low";
defparam \datA_Write2_teste[11]~I .oe_register_mode = "none";
defparam \datA_Write2_teste[11]~I .oe_sync_reset = "none";
defparam \datA_Write2_teste[11]~I .operation_mode = "output";
defparam \datA_Write2_teste[11]~I .output_async_reset = "none";
defparam \datA_Write2_teste[11]~I .output_power_up = "low";
defparam \datA_Write2_teste[11]~I .output_register_mode = "none";
defparam \datA_Write2_teste[11]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \datA_Write2_teste[12]~I (
	.datain(\MUX2_RI_BR|m_out[12]~12_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(datA_Write2_teste[12]));
// synopsys translate_off
defparam \datA_Write2_teste[12]~I .input_async_reset = "none";
defparam \datA_Write2_teste[12]~I .input_power_up = "low";
defparam \datA_Write2_teste[12]~I .input_register_mode = "none";
defparam \datA_Write2_teste[12]~I .input_sync_reset = "none";
defparam \datA_Write2_teste[12]~I .oe_async_reset = "none";
defparam \datA_Write2_teste[12]~I .oe_power_up = "low";
defparam \datA_Write2_teste[12]~I .oe_register_mode = "none";
defparam \datA_Write2_teste[12]~I .oe_sync_reset = "none";
defparam \datA_Write2_teste[12]~I .operation_mode = "output";
defparam \datA_Write2_teste[12]~I .output_async_reset = "none";
defparam \datA_Write2_teste[12]~I .output_power_up = "low";
defparam \datA_Write2_teste[12]~I .output_register_mode = "none";
defparam \datA_Write2_teste[12]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \datA_Write2_teste[13]~I (
	.datain(\MUX2_RI_BR|m_out[13]~13_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(datA_Write2_teste[13]));
// synopsys translate_off
defparam \datA_Write2_teste[13]~I .input_async_reset = "none";
defparam \datA_Write2_teste[13]~I .input_power_up = "low";
defparam \datA_Write2_teste[13]~I .input_register_mode = "none";
defparam \datA_Write2_teste[13]~I .input_sync_reset = "none";
defparam \datA_Write2_teste[13]~I .oe_async_reset = "none";
defparam \datA_Write2_teste[13]~I .oe_power_up = "low";
defparam \datA_Write2_teste[13]~I .oe_register_mode = "none";
defparam \datA_Write2_teste[13]~I .oe_sync_reset = "none";
defparam \datA_Write2_teste[13]~I .operation_mode = "output";
defparam \datA_Write2_teste[13]~I .output_async_reset = "none";
defparam \datA_Write2_teste[13]~I .output_power_up = "low";
defparam \datA_Write2_teste[13]~I .output_register_mode = "none";
defparam \datA_Write2_teste[13]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \datA_Write2_teste[14]~I (
	.datain(\MUX2_RI_BR|m_out[14]~14_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(datA_Write2_teste[14]));
// synopsys translate_off
defparam \datA_Write2_teste[14]~I .input_async_reset = "none";
defparam \datA_Write2_teste[14]~I .input_power_up = "low";
defparam \datA_Write2_teste[14]~I .input_register_mode = "none";
defparam \datA_Write2_teste[14]~I .input_sync_reset = "none";
defparam \datA_Write2_teste[14]~I .oe_async_reset = "none";
defparam \datA_Write2_teste[14]~I .oe_power_up = "low";
defparam \datA_Write2_teste[14]~I .oe_register_mode = "none";
defparam \datA_Write2_teste[14]~I .oe_sync_reset = "none";
defparam \datA_Write2_teste[14]~I .operation_mode = "output";
defparam \datA_Write2_teste[14]~I .output_async_reset = "none";
defparam \datA_Write2_teste[14]~I .output_power_up = "low";
defparam \datA_Write2_teste[14]~I .output_register_mode = "none";
defparam \datA_Write2_teste[14]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \datA_Write2_teste[15]~I (
	.datain(\MUX2_RI_BR|m_out[15]~15_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(datA_Write2_teste[15]));
// synopsys translate_off
defparam \datA_Write2_teste[15]~I .input_async_reset = "none";
defparam \datA_Write2_teste[15]~I .input_power_up = "low";
defparam \datA_Write2_teste[15]~I .input_register_mode = "none";
defparam \datA_Write2_teste[15]~I .input_sync_reset = "none";
defparam \datA_Write2_teste[15]~I .oe_async_reset = "none";
defparam \datA_Write2_teste[15]~I .oe_power_up = "low";
defparam \datA_Write2_teste[15]~I .oe_register_mode = "none";
defparam \datA_Write2_teste[15]~I .oe_sync_reset = "none";
defparam \datA_Write2_teste[15]~I .operation_mode = "output";
defparam \datA_Write2_teste[15]~I .output_async_reset = "none";
defparam \datA_Write2_teste[15]~I .output_power_up = "low";
defparam \datA_Write2_teste[15]~I .output_register_mode = "none";
defparam \datA_Write2_teste[15]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \datA_Write2_teste[16]~I (
	.datain(\MUX2_RI_BR|m_out[16]~16_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(datA_Write2_teste[16]));
// synopsys translate_off
defparam \datA_Write2_teste[16]~I .input_async_reset = "none";
defparam \datA_Write2_teste[16]~I .input_power_up = "low";
defparam \datA_Write2_teste[16]~I .input_register_mode = "none";
defparam \datA_Write2_teste[16]~I .input_sync_reset = "none";
defparam \datA_Write2_teste[16]~I .oe_async_reset = "none";
defparam \datA_Write2_teste[16]~I .oe_power_up = "low";
defparam \datA_Write2_teste[16]~I .oe_register_mode = "none";
defparam \datA_Write2_teste[16]~I .oe_sync_reset = "none";
defparam \datA_Write2_teste[16]~I .operation_mode = "output";
defparam \datA_Write2_teste[16]~I .output_async_reset = "none";
defparam \datA_Write2_teste[16]~I .output_power_up = "low";
defparam \datA_Write2_teste[16]~I .output_register_mode = "none";
defparam \datA_Write2_teste[16]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \datA_Write2_teste[17]~I (
	.datain(\MUX2_RI_BR|m_out[17]~17_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(datA_Write2_teste[17]));
// synopsys translate_off
defparam \datA_Write2_teste[17]~I .input_async_reset = "none";
defparam \datA_Write2_teste[17]~I .input_power_up = "low";
defparam \datA_Write2_teste[17]~I .input_register_mode = "none";
defparam \datA_Write2_teste[17]~I .input_sync_reset = "none";
defparam \datA_Write2_teste[17]~I .oe_async_reset = "none";
defparam \datA_Write2_teste[17]~I .oe_power_up = "low";
defparam \datA_Write2_teste[17]~I .oe_register_mode = "none";
defparam \datA_Write2_teste[17]~I .oe_sync_reset = "none";
defparam \datA_Write2_teste[17]~I .operation_mode = "output";
defparam \datA_Write2_teste[17]~I .output_async_reset = "none";
defparam \datA_Write2_teste[17]~I .output_power_up = "low";
defparam \datA_Write2_teste[17]~I .output_register_mode = "none";
defparam \datA_Write2_teste[17]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \datA_Write2_teste[18]~I (
	.datain(\MUX2_RI_BR|m_out[18]~18_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(datA_Write2_teste[18]));
// synopsys translate_off
defparam \datA_Write2_teste[18]~I .input_async_reset = "none";
defparam \datA_Write2_teste[18]~I .input_power_up = "low";
defparam \datA_Write2_teste[18]~I .input_register_mode = "none";
defparam \datA_Write2_teste[18]~I .input_sync_reset = "none";
defparam \datA_Write2_teste[18]~I .oe_async_reset = "none";
defparam \datA_Write2_teste[18]~I .oe_power_up = "low";
defparam \datA_Write2_teste[18]~I .oe_register_mode = "none";
defparam \datA_Write2_teste[18]~I .oe_sync_reset = "none";
defparam \datA_Write2_teste[18]~I .operation_mode = "output";
defparam \datA_Write2_teste[18]~I .output_async_reset = "none";
defparam \datA_Write2_teste[18]~I .output_power_up = "low";
defparam \datA_Write2_teste[18]~I .output_register_mode = "none";
defparam \datA_Write2_teste[18]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \datA_Write2_teste[19]~I (
	.datain(\MUX2_RI_BR|m_out[19]~19_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(datA_Write2_teste[19]));
// synopsys translate_off
defparam \datA_Write2_teste[19]~I .input_async_reset = "none";
defparam \datA_Write2_teste[19]~I .input_power_up = "low";
defparam \datA_Write2_teste[19]~I .input_register_mode = "none";
defparam \datA_Write2_teste[19]~I .input_sync_reset = "none";
defparam \datA_Write2_teste[19]~I .oe_async_reset = "none";
defparam \datA_Write2_teste[19]~I .oe_power_up = "low";
defparam \datA_Write2_teste[19]~I .oe_register_mode = "none";
defparam \datA_Write2_teste[19]~I .oe_sync_reset = "none";
defparam \datA_Write2_teste[19]~I .operation_mode = "output";
defparam \datA_Write2_teste[19]~I .output_async_reset = "none";
defparam \datA_Write2_teste[19]~I .output_power_up = "low";
defparam \datA_Write2_teste[19]~I .output_register_mode = "none";
defparam \datA_Write2_teste[19]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \datA_Write2_teste[20]~I (
	.datain(\MUX2_RI_BR|m_out[20]~20_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(datA_Write2_teste[20]));
// synopsys translate_off
defparam \datA_Write2_teste[20]~I .input_async_reset = "none";
defparam \datA_Write2_teste[20]~I .input_power_up = "low";
defparam \datA_Write2_teste[20]~I .input_register_mode = "none";
defparam \datA_Write2_teste[20]~I .input_sync_reset = "none";
defparam \datA_Write2_teste[20]~I .oe_async_reset = "none";
defparam \datA_Write2_teste[20]~I .oe_power_up = "low";
defparam \datA_Write2_teste[20]~I .oe_register_mode = "none";
defparam \datA_Write2_teste[20]~I .oe_sync_reset = "none";
defparam \datA_Write2_teste[20]~I .operation_mode = "output";
defparam \datA_Write2_teste[20]~I .output_async_reset = "none";
defparam \datA_Write2_teste[20]~I .output_power_up = "low";
defparam \datA_Write2_teste[20]~I .output_register_mode = "none";
defparam \datA_Write2_teste[20]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \datA_Write2_teste[21]~I (
	.datain(\MUX2_RI_BR|m_out[21]~21_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(datA_Write2_teste[21]));
// synopsys translate_off
defparam \datA_Write2_teste[21]~I .input_async_reset = "none";
defparam \datA_Write2_teste[21]~I .input_power_up = "low";
defparam \datA_Write2_teste[21]~I .input_register_mode = "none";
defparam \datA_Write2_teste[21]~I .input_sync_reset = "none";
defparam \datA_Write2_teste[21]~I .oe_async_reset = "none";
defparam \datA_Write2_teste[21]~I .oe_power_up = "low";
defparam \datA_Write2_teste[21]~I .oe_register_mode = "none";
defparam \datA_Write2_teste[21]~I .oe_sync_reset = "none";
defparam \datA_Write2_teste[21]~I .operation_mode = "output";
defparam \datA_Write2_teste[21]~I .output_async_reset = "none";
defparam \datA_Write2_teste[21]~I .output_power_up = "low";
defparam \datA_Write2_teste[21]~I .output_register_mode = "none";
defparam \datA_Write2_teste[21]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \datA_Write2_teste[22]~I (
	.datain(\MUX2_RI_BR|m_out[22]~22_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(datA_Write2_teste[22]));
// synopsys translate_off
defparam \datA_Write2_teste[22]~I .input_async_reset = "none";
defparam \datA_Write2_teste[22]~I .input_power_up = "low";
defparam \datA_Write2_teste[22]~I .input_register_mode = "none";
defparam \datA_Write2_teste[22]~I .input_sync_reset = "none";
defparam \datA_Write2_teste[22]~I .oe_async_reset = "none";
defparam \datA_Write2_teste[22]~I .oe_power_up = "low";
defparam \datA_Write2_teste[22]~I .oe_register_mode = "none";
defparam \datA_Write2_teste[22]~I .oe_sync_reset = "none";
defparam \datA_Write2_teste[22]~I .operation_mode = "output";
defparam \datA_Write2_teste[22]~I .output_async_reset = "none";
defparam \datA_Write2_teste[22]~I .output_power_up = "low";
defparam \datA_Write2_teste[22]~I .output_register_mode = "none";
defparam \datA_Write2_teste[22]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \datA_Write2_teste[23]~I (
	.datain(\MUX2_RI_BR|m_out[23]~23_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(datA_Write2_teste[23]));
// synopsys translate_off
defparam \datA_Write2_teste[23]~I .input_async_reset = "none";
defparam \datA_Write2_teste[23]~I .input_power_up = "low";
defparam \datA_Write2_teste[23]~I .input_register_mode = "none";
defparam \datA_Write2_teste[23]~I .input_sync_reset = "none";
defparam \datA_Write2_teste[23]~I .oe_async_reset = "none";
defparam \datA_Write2_teste[23]~I .oe_power_up = "low";
defparam \datA_Write2_teste[23]~I .oe_register_mode = "none";
defparam \datA_Write2_teste[23]~I .oe_sync_reset = "none";
defparam \datA_Write2_teste[23]~I .operation_mode = "output";
defparam \datA_Write2_teste[23]~I .output_async_reset = "none";
defparam \datA_Write2_teste[23]~I .output_power_up = "low";
defparam \datA_Write2_teste[23]~I .output_register_mode = "none";
defparam \datA_Write2_teste[23]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \datA_Write2_teste[24]~I (
	.datain(\MUX2_RI_BR|m_out[24]~24_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(datA_Write2_teste[24]));
// synopsys translate_off
defparam \datA_Write2_teste[24]~I .input_async_reset = "none";
defparam \datA_Write2_teste[24]~I .input_power_up = "low";
defparam \datA_Write2_teste[24]~I .input_register_mode = "none";
defparam \datA_Write2_teste[24]~I .input_sync_reset = "none";
defparam \datA_Write2_teste[24]~I .oe_async_reset = "none";
defparam \datA_Write2_teste[24]~I .oe_power_up = "low";
defparam \datA_Write2_teste[24]~I .oe_register_mode = "none";
defparam \datA_Write2_teste[24]~I .oe_sync_reset = "none";
defparam \datA_Write2_teste[24]~I .operation_mode = "output";
defparam \datA_Write2_teste[24]~I .output_async_reset = "none";
defparam \datA_Write2_teste[24]~I .output_power_up = "low";
defparam \datA_Write2_teste[24]~I .output_register_mode = "none";
defparam \datA_Write2_teste[24]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \datA_Write2_teste[25]~I (
	.datain(\MUX2_RI_BR|m_out[25]~25_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(datA_Write2_teste[25]));
// synopsys translate_off
defparam \datA_Write2_teste[25]~I .input_async_reset = "none";
defparam \datA_Write2_teste[25]~I .input_power_up = "low";
defparam \datA_Write2_teste[25]~I .input_register_mode = "none";
defparam \datA_Write2_teste[25]~I .input_sync_reset = "none";
defparam \datA_Write2_teste[25]~I .oe_async_reset = "none";
defparam \datA_Write2_teste[25]~I .oe_power_up = "low";
defparam \datA_Write2_teste[25]~I .oe_register_mode = "none";
defparam \datA_Write2_teste[25]~I .oe_sync_reset = "none";
defparam \datA_Write2_teste[25]~I .operation_mode = "output";
defparam \datA_Write2_teste[25]~I .output_async_reset = "none";
defparam \datA_Write2_teste[25]~I .output_power_up = "low";
defparam \datA_Write2_teste[25]~I .output_register_mode = "none";
defparam \datA_Write2_teste[25]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \datA_Write2_teste[26]~I (
	.datain(\MUX2_RI_BR|m_out[26]~26_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(datA_Write2_teste[26]));
// synopsys translate_off
defparam \datA_Write2_teste[26]~I .input_async_reset = "none";
defparam \datA_Write2_teste[26]~I .input_power_up = "low";
defparam \datA_Write2_teste[26]~I .input_register_mode = "none";
defparam \datA_Write2_teste[26]~I .input_sync_reset = "none";
defparam \datA_Write2_teste[26]~I .oe_async_reset = "none";
defparam \datA_Write2_teste[26]~I .oe_power_up = "low";
defparam \datA_Write2_teste[26]~I .oe_register_mode = "none";
defparam \datA_Write2_teste[26]~I .oe_sync_reset = "none";
defparam \datA_Write2_teste[26]~I .operation_mode = "output";
defparam \datA_Write2_teste[26]~I .output_async_reset = "none";
defparam \datA_Write2_teste[26]~I .output_power_up = "low";
defparam \datA_Write2_teste[26]~I .output_register_mode = "none";
defparam \datA_Write2_teste[26]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \datA_Write2_teste[27]~I (
	.datain(\MUX2_RI_BR|m_out[27]~27_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(datA_Write2_teste[27]));
// synopsys translate_off
defparam \datA_Write2_teste[27]~I .input_async_reset = "none";
defparam \datA_Write2_teste[27]~I .input_power_up = "low";
defparam \datA_Write2_teste[27]~I .input_register_mode = "none";
defparam \datA_Write2_teste[27]~I .input_sync_reset = "none";
defparam \datA_Write2_teste[27]~I .oe_async_reset = "none";
defparam \datA_Write2_teste[27]~I .oe_power_up = "low";
defparam \datA_Write2_teste[27]~I .oe_register_mode = "none";
defparam \datA_Write2_teste[27]~I .oe_sync_reset = "none";
defparam \datA_Write2_teste[27]~I .operation_mode = "output";
defparam \datA_Write2_teste[27]~I .output_async_reset = "none";
defparam \datA_Write2_teste[27]~I .output_power_up = "low";
defparam \datA_Write2_teste[27]~I .output_register_mode = "none";
defparam \datA_Write2_teste[27]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \datA_Write2_teste[28]~I (
	.datain(\MUX2_RI_BR|m_out[28]~28_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(datA_Write2_teste[28]));
// synopsys translate_off
defparam \datA_Write2_teste[28]~I .input_async_reset = "none";
defparam \datA_Write2_teste[28]~I .input_power_up = "low";
defparam \datA_Write2_teste[28]~I .input_register_mode = "none";
defparam \datA_Write2_teste[28]~I .input_sync_reset = "none";
defparam \datA_Write2_teste[28]~I .oe_async_reset = "none";
defparam \datA_Write2_teste[28]~I .oe_power_up = "low";
defparam \datA_Write2_teste[28]~I .oe_register_mode = "none";
defparam \datA_Write2_teste[28]~I .oe_sync_reset = "none";
defparam \datA_Write2_teste[28]~I .operation_mode = "output";
defparam \datA_Write2_teste[28]~I .output_async_reset = "none";
defparam \datA_Write2_teste[28]~I .output_power_up = "low";
defparam \datA_Write2_teste[28]~I .output_register_mode = "none";
defparam \datA_Write2_teste[28]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \datA_Write2_teste[29]~I (
	.datain(\MUX2_RI_BR|m_out[29]~29_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(datA_Write2_teste[29]));
// synopsys translate_off
defparam \datA_Write2_teste[29]~I .input_async_reset = "none";
defparam \datA_Write2_teste[29]~I .input_power_up = "low";
defparam \datA_Write2_teste[29]~I .input_register_mode = "none";
defparam \datA_Write2_teste[29]~I .input_sync_reset = "none";
defparam \datA_Write2_teste[29]~I .oe_async_reset = "none";
defparam \datA_Write2_teste[29]~I .oe_power_up = "low";
defparam \datA_Write2_teste[29]~I .oe_register_mode = "none";
defparam \datA_Write2_teste[29]~I .oe_sync_reset = "none";
defparam \datA_Write2_teste[29]~I .operation_mode = "output";
defparam \datA_Write2_teste[29]~I .output_async_reset = "none";
defparam \datA_Write2_teste[29]~I .output_power_up = "low";
defparam \datA_Write2_teste[29]~I .output_register_mode = "none";
defparam \datA_Write2_teste[29]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \datA_Write2_teste[30]~I (
	.datain(\MUX2_RI_BR|m_out[30]~30_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(datA_Write2_teste[30]));
// synopsys translate_off
defparam \datA_Write2_teste[30]~I .input_async_reset = "none";
defparam \datA_Write2_teste[30]~I .input_power_up = "low";
defparam \datA_Write2_teste[30]~I .input_register_mode = "none";
defparam \datA_Write2_teste[30]~I .input_sync_reset = "none";
defparam \datA_Write2_teste[30]~I .oe_async_reset = "none";
defparam \datA_Write2_teste[30]~I .oe_power_up = "low";
defparam \datA_Write2_teste[30]~I .oe_register_mode = "none";
defparam \datA_Write2_teste[30]~I .oe_sync_reset = "none";
defparam \datA_Write2_teste[30]~I .operation_mode = "output";
defparam \datA_Write2_teste[30]~I .output_async_reset = "none";
defparam \datA_Write2_teste[30]~I .output_power_up = "low";
defparam \datA_Write2_teste[30]~I .output_register_mode = "none";
defparam \datA_Write2_teste[30]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \datA_Write2_teste[31]~I (
	.datain(\MUX2_RI_BR|m_out[31]~31_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(datA_Write2_teste[31]));
// synopsys translate_off
defparam \datA_Write2_teste[31]~I .input_async_reset = "none";
defparam \datA_Write2_teste[31]~I .input_power_up = "low";
defparam \datA_Write2_teste[31]~I .input_register_mode = "none";
defparam \datA_Write2_teste[31]~I .input_sync_reset = "none";
defparam \datA_Write2_teste[31]~I .oe_async_reset = "none";
defparam \datA_Write2_teste[31]~I .oe_power_up = "low";
defparam \datA_Write2_teste[31]~I .oe_register_mode = "none";
defparam \datA_Write2_teste[31]~I .oe_sync_reset = "none";
defparam \datA_Write2_teste[31]~I .operation_mode = "output";
defparam \datA_Write2_teste[31]~I .output_async_reset = "none";
defparam \datA_Write2_teste[31]~I .output_power_up = "low";
defparam \datA_Write2_teste[31]~I .output_register_mode = "none";
defparam \datA_Write2_teste[31]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \RDM_out_teste[0]~I (
	.datain(\REG_DATA_MEM|sr_out [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RDM_out_teste[0]));
// synopsys translate_off
defparam \RDM_out_teste[0]~I .input_async_reset = "none";
defparam \RDM_out_teste[0]~I .input_power_up = "low";
defparam \RDM_out_teste[0]~I .input_register_mode = "none";
defparam \RDM_out_teste[0]~I .input_sync_reset = "none";
defparam \RDM_out_teste[0]~I .oe_async_reset = "none";
defparam \RDM_out_teste[0]~I .oe_power_up = "low";
defparam \RDM_out_teste[0]~I .oe_register_mode = "none";
defparam \RDM_out_teste[0]~I .oe_sync_reset = "none";
defparam \RDM_out_teste[0]~I .operation_mode = "output";
defparam \RDM_out_teste[0]~I .output_async_reset = "none";
defparam \RDM_out_teste[0]~I .output_power_up = "low";
defparam \RDM_out_teste[0]~I .output_register_mode = "none";
defparam \RDM_out_teste[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \RDM_out_teste[1]~I (
	.datain(\REG_DATA_MEM|sr_out [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RDM_out_teste[1]));
// synopsys translate_off
defparam \RDM_out_teste[1]~I .input_async_reset = "none";
defparam \RDM_out_teste[1]~I .input_power_up = "low";
defparam \RDM_out_teste[1]~I .input_register_mode = "none";
defparam \RDM_out_teste[1]~I .input_sync_reset = "none";
defparam \RDM_out_teste[1]~I .oe_async_reset = "none";
defparam \RDM_out_teste[1]~I .oe_power_up = "low";
defparam \RDM_out_teste[1]~I .oe_register_mode = "none";
defparam \RDM_out_teste[1]~I .oe_sync_reset = "none";
defparam \RDM_out_teste[1]~I .operation_mode = "output";
defparam \RDM_out_teste[1]~I .output_async_reset = "none";
defparam \RDM_out_teste[1]~I .output_power_up = "low";
defparam \RDM_out_teste[1]~I .output_register_mode = "none";
defparam \RDM_out_teste[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \RDM_out_teste[2]~I (
	.datain(\REG_DATA_MEM|sr_out [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RDM_out_teste[2]));
// synopsys translate_off
defparam \RDM_out_teste[2]~I .input_async_reset = "none";
defparam \RDM_out_teste[2]~I .input_power_up = "low";
defparam \RDM_out_teste[2]~I .input_register_mode = "none";
defparam \RDM_out_teste[2]~I .input_sync_reset = "none";
defparam \RDM_out_teste[2]~I .oe_async_reset = "none";
defparam \RDM_out_teste[2]~I .oe_power_up = "low";
defparam \RDM_out_teste[2]~I .oe_register_mode = "none";
defparam \RDM_out_teste[2]~I .oe_sync_reset = "none";
defparam \RDM_out_teste[2]~I .operation_mode = "output";
defparam \RDM_out_teste[2]~I .output_async_reset = "none";
defparam \RDM_out_teste[2]~I .output_power_up = "low";
defparam \RDM_out_teste[2]~I .output_register_mode = "none";
defparam \RDM_out_teste[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \RDM_out_teste[3]~I (
	.datain(\REG_DATA_MEM|sr_out [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RDM_out_teste[3]));
// synopsys translate_off
defparam \RDM_out_teste[3]~I .input_async_reset = "none";
defparam \RDM_out_teste[3]~I .input_power_up = "low";
defparam \RDM_out_teste[3]~I .input_register_mode = "none";
defparam \RDM_out_teste[3]~I .input_sync_reset = "none";
defparam \RDM_out_teste[3]~I .oe_async_reset = "none";
defparam \RDM_out_teste[3]~I .oe_power_up = "low";
defparam \RDM_out_teste[3]~I .oe_register_mode = "none";
defparam \RDM_out_teste[3]~I .oe_sync_reset = "none";
defparam \RDM_out_teste[3]~I .operation_mode = "output";
defparam \RDM_out_teste[3]~I .output_async_reset = "none";
defparam \RDM_out_teste[3]~I .output_power_up = "low";
defparam \RDM_out_teste[3]~I .output_register_mode = "none";
defparam \RDM_out_teste[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \RDM_out_teste[4]~I (
	.datain(\REG_DATA_MEM|sr_out [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RDM_out_teste[4]));
// synopsys translate_off
defparam \RDM_out_teste[4]~I .input_async_reset = "none";
defparam \RDM_out_teste[4]~I .input_power_up = "low";
defparam \RDM_out_teste[4]~I .input_register_mode = "none";
defparam \RDM_out_teste[4]~I .input_sync_reset = "none";
defparam \RDM_out_teste[4]~I .oe_async_reset = "none";
defparam \RDM_out_teste[4]~I .oe_power_up = "low";
defparam \RDM_out_teste[4]~I .oe_register_mode = "none";
defparam \RDM_out_teste[4]~I .oe_sync_reset = "none";
defparam \RDM_out_teste[4]~I .operation_mode = "output";
defparam \RDM_out_teste[4]~I .output_async_reset = "none";
defparam \RDM_out_teste[4]~I .output_power_up = "low";
defparam \RDM_out_teste[4]~I .output_register_mode = "none";
defparam \RDM_out_teste[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \RDM_out_teste[5]~I (
	.datain(\REG_DATA_MEM|sr_out [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RDM_out_teste[5]));
// synopsys translate_off
defparam \RDM_out_teste[5]~I .input_async_reset = "none";
defparam \RDM_out_teste[5]~I .input_power_up = "low";
defparam \RDM_out_teste[5]~I .input_register_mode = "none";
defparam \RDM_out_teste[5]~I .input_sync_reset = "none";
defparam \RDM_out_teste[5]~I .oe_async_reset = "none";
defparam \RDM_out_teste[5]~I .oe_power_up = "low";
defparam \RDM_out_teste[5]~I .oe_register_mode = "none";
defparam \RDM_out_teste[5]~I .oe_sync_reset = "none";
defparam \RDM_out_teste[5]~I .operation_mode = "output";
defparam \RDM_out_teste[5]~I .output_async_reset = "none";
defparam \RDM_out_teste[5]~I .output_power_up = "low";
defparam \RDM_out_teste[5]~I .output_register_mode = "none";
defparam \RDM_out_teste[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \RDM_out_teste[6]~I (
	.datain(\REG_DATA_MEM|sr_out [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RDM_out_teste[6]));
// synopsys translate_off
defparam \RDM_out_teste[6]~I .input_async_reset = "none";
defparam \RDM_out_teste[6]~I .input_power_up = "low";
defparam \RDM_out_teste[6]~I .input_register_mode = "none";
defparam \RDM_out_teste[6]~I .input_sync_reset = "none";
defparam \RDM_out_teste[6]~I .oe_async_reset = "none";
defparam \RDM_out_teste[6]~I .oe_power_up = "low";
defparam \RDM_out_teste[6]~I .oe_register_mode = "none";
defparam \RDM_out_teste[6]~I .oe_sync_reset = "none";
defparam \RDM_out_teste[6]~I .operation_mode = "output";
defparam \RDM_out_teste[6]~I .output_async_reset = "none";
defparam \RDM_out_teste[6]~I .output_power_up = "low";
defparam \RDM_out_teste[6]~I .output_register_mode = "none";
defparam \RDM_out_teste[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \RDM_out_teste[7]~I (
	.datain(\REG_DATA_MEM|sr_out [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RDM_out_teste[7]));
// synopsys translate_off
defparam \RDM_out_teste[7]~I .input_async_reset = "none";
defparam \RDM_out_teste[7]~I .input_power_up = "low";
defparam \RDM_out_teste[7]~I .input_register_mode = "none";
defparam \RDM_out_teste[7]~I .input_sync_reset = "none";
defparam \RDM_out_teste[7]~I .oe_async_reset = "none";
defparam \RDM_out_teste[7]~I .oe_power_up = "low";
defparam \RDM_out_teste[7]~I .oe_register_mode = "none";
defparam \RDM_out_teste[7]~I .oe_sync_reset = "none";
defparam \RDM_out_teste[7]~I .operation_mode = "output";
defparam \RDM_out_teste[7]~I .output_async_reset = "none";
defparam \RDM_out_teste[7]~I .output_power_up = "low";
defparam \RDM_out_teste[7]~I .output_register_mode = "none";
defparam \RDM_out_teste[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \RDM_out_teste[8]~I (
	.datain(\REG_DATA_MEM|sr_out [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RDM_out_teste[8]));
// synopsys translate_off
defparam \RDM_out_teste[8]~I .input_async_reset = "none";
defparam \RDM_out_teste[8]~I .input_power_up = "low";
defparam \RDM_out_teste[8]~I .input_register_mode = "none";
defparam \RDM_out_teste[8]~I .input_sync_reset = "none";
defparam \RDM_out_teste[8]~I .oe_async_reset = "none";
defparam \RDM_out_teste[8]~I .oe_power_up = "low";
defparam \RDM_out_teste[8]~I .oe_register_mode = "none";
defparam \RDM_out_teste[8]~I .oe_sync_reset = "none";
defparam \RDM_out_teste[8]~I .operation_mode = "output";
defparam \RDM_out_teste[8]~I .output_async_reset = "none";
defparam \RDM_out_teste[8]~I .output_power_up = "low";
defparam \RDM_out_teste[8]~I .output_register_mode = "none";
defparam \RDM_out_teste[8]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \RDM_out_teste[9]~I (
	.datain(\REG_DATA_MEM|sr_out [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RDM_out_teste[9]));
// synopsys translate_off
defparam \RDM_out_teste[9]~I .input_async_reset = "none";
defparam \RDM_out_teste[9]~I .input_power_up = "low";
defparam \RDM_out_teste[9]~I .input_register_mode = "none";
defparam \RDM_out_teste[9]~I .input_sync_reset = "none";
defparam \RDM_out_teste[9]~I .oe_async_reset = "none";
defparam \RDM_out_teste[9]~I .oe_power_up = "low";
defparam \RDM_out_teste[9]~I .oe_register_mode = "none";
defparam \RDM_out_teste[9]~I .oe_sync_reset = "none";
defparam \RDM_out_teste[9]~I .operation_mode = "output";
defparam \RDM_out_teste[9]~I .output_async_reset = "none";
defparam \RDM_out_teste[9]~I .output_power_up = "low";
defparam \RDM_out_teste[9]~I .output_register_mode = "none";
defparam \RDM_out_teste[9]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \RDM_out_teste[10]~I (
	.datain(\REG_DATA_MEM|sr_out [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RDM_out_teste[10]));
// synopsys translate_off
defparam \RDM_out_teste[10]~I .input_async_reset = "none";
defparam \RDM_out_teste[10]~I .input_power_up = "low";
defparam \RDM_out_teste[10]~I .input_register_mode = "none";
defparam \RDM_out_teste[10]~I .input_sync_reset = "none";
defparam \RDM_out_teste[10]~I .oe_async_reset = "none";
defparam \RDM_out_teste[10]~I .oe_power_up = "low";
defparam \RDM_out_teste[10]~I .oe_register_mode = "none";
defparam \RDM_out_teste[10]~I .oe_sync_reset = "none";
defparam \RDM_out_teste[10]~I .operation_mode = "output";
defparam \RDM_out_teste[10]~I .output_async_reset = "none";
defparam \RDM_out_teste[10]~I .output_power_up = "low";
defparam \RDM_out_teste[10]~I .output_register_mode = "none";
defparam \RDM_out_teste[10]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \RDM_out_teste[11]~I (
	.datain(\REG_DATA_MEM|sr_out [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RDM_out_teste[11]));
// synopsys translate_off
defparam \RDM_out_teste[11]~I .input_async_reset = "none";
defparam \RDM_out_teste[11]~I .input_power_up = "low";
defparam \RDM_out_teste[11]~I .input_register_mode = "none";
defparam \RDM_out_teste[11]~I .input_sync_reset = "none";
defparam \RDM_out_teste[11]~I .oe_async_reset = "none";
defparam \RDM_out_teste[11]~I .oe_power_up = "low";
defparam \RDM_out_teste[11]~I .oe_register_mode = "none";
defparam \RDM_out_teste[11]~I .oe_sync_reset = "none";
defparam \RDM_out_teste[11]~I .operation_mode = "output";
defparam \RDM_out_teste[11]~I .output_async_reset = "none";
defparam \RDM_out_teste[11]~I .output_power_up = "low";
defparam \RDM_out_teste[11]~I .output_register_mode = "none";
defparam \RDM_out_teste[11]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \RDM_out_teste[12]~I (
	.datain(\REG_DATA_MEM|sr_out [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RDM_out_teste[12]));
// synopsys translate_off
defparam \RDM_out_teste[12]~I .input_async_reset = "none";
defparam \RDM_out_teste[12]~I .input_power_up = "low";
defparam \RDM_out_teste[12]~I .input_register_mode = "none";
defparam \RDM_out_teste[12]~I .input_sync_reset = "none";
defparam \RDM_out_teste[12]~I .oe_async_reset = "none";
defparam \RDM_out_teste[12]~I .oe_power_up = "low";
defparam \RDM_out_teste[12]~I .oe_register_mode = "none";
defparam \RDM_out_teste[12]~I .oe_sync_reset = "none";
defparam \RDM_out_teste[12]~I .operation_mode = "output";
defparam \RDM_out_teste[12]~I .output_async_reset = "none";
defparam \RDM_out_teste[12]~I .output_power_up = "low";
defparam \RDM_out_teste[12]~I .output_register_mode = "none";
defparam \RDM_out_teste[12]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \RDM_out_teste[13]~I (
	.datain(\REG_DATA_MEM|sr_out [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RDM_out_teste[13]));
// synopsys translate_off
defparam \RDM_out_teste[13]~I .input_async_reset = "none";
defparam \RDM_out_teste[13]~I .input_power_up = "low";
defparam \RDM_out_teste[13]~I .input_register_mode = "none";
defparam \RDM_out_teste[13]~I .input_sync_reset = "none";
defparam \RDM_out_teste[13]~I .oe_async_reset = "none";
defparam \RDM_out_teste[13]~I .oe_power_up = "low";
defparam \RDM_out_teste[13]~I .oe_register_mode = "none";
defparam \RDM_out_teste[13]~I .oe_sync_reset = "none";
defparam \RDM_out_teste[13]~I .operation_mode = "output";
defparam \RDM_out_teste[13]~I .output_async_reset = "none";
defparam \RDM_out_teste[13]~I .output_power_up = "low";
defparam \RDM_out_teste[13]~I .output_register_mode = "none";
defparam \RDM_out_teste[13]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \RDM_out_teste[14]~I (
	.datain(\REG_DATA_MEM|sr_out [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RDM_out_teste[14]));
// synopsys translate_off
defparam \RDM_out_teste[14]~I .input_async_reset = "none";
defparam \RDM_out_teste[14]~I .input_power_up = "low";
defparam \RDM_out_teste[14]~I .input_register_mode = "none";
defparam \RDM_out_teste[14]~I .input_sync_reset = "none";
defparam \RDM_out_teste[14]~I .oe_async_reset = "none";
defparam \RDM_out_teste[14]~I .oe_power_up = "low";
defparam \RDM_out_teste[14]~I .oe_register_mode = "none";
defparam \RDM_out_teste[14]~I .oe_sync_reset = "none";
defparam \RDM_out_teste[14]~I .operation_mode = "output";
defparam \RDM_out_teste[14]~I .output_async_reset = "none";
defparam \RDM_out_teste[14]~I .output_power_up = "low";
defparam \RDM_out_teste[14]~I .output_register_mode = "none";
defparam \RDM_out_teste[14]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \RDM_out_teste[15]~I (
	.datain(\REG_DATA_MEM|sr_out [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RDM_out_teste[15]));
// synopsys translate_off
defparam \RDM_out_teste[15]~I .input_async_reset = "none";
defparam \RDM_out_teste[15]~I .input_power_up = "low";
defparam \RDM_out_teste[15]~I .input_register_mode = "none";
defparam \RDM_out_teste[15]~I .input_sync_reset = "none";
defparam \RDM_out_teste[15]~I .oe_async_reset = "none";
defparam \RDM_out_teste[15]~I .oe_power_up = "low";
defparam \RDM_out_teste[15]~I .oe_register_mode = "none";
defparam \RDM_out_teste[15]~I .oe_sync_reset = "none";
defparam \RDM_out_teste[15]~I .operation_mode = "output";
defparam \RDM_out_teste[15]~I .output_async_reset = "none";
defparam \RDM_out_teste[15]~I .output_power_up = "low";
defparam \RDM_out_teste[15]~I .output_register_mode = "none";
defparam \RDM_out_teste[15]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \RDM_out_teste[16]~I (
	.datain(\REG_DATA_MEM|sr_out [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RDM_out_teste[16]));
// synopsys translate_off
defparam \RDM_out_teste[16]~I .input_async_reset = "none";
defparam \RDM_out_teste[16]~I .input_power_up = "low";
defparam \RDM_out_teste[16]~I .input_register_mode = "none";
defparam \RDM_out_teste[16]~I .input_sync_reset = "none";
defparam \RDM_out_teste[16]~I .oe_async_reset = "none";
defparam \RDM_out_teste[16]~I .oe_power_up = "low";
defparam \RDM_out_teste[16]~I .oe_register_mode = "none";
defparam \RDM_out_teste[16]~I .oe_sync_reset = "none";
defparam \RDM_out_teste[16]~I .operation_mode = "output";
defparam \RDM_out_teste[16]~I .output_async_reset = "none";
defparam \RDM_out_teste[16]~I .output_power_up = "low";
defparam \RDM_out_teste[16]~I .output_register_mode = "none";
defparam \RDM_out_teste[16]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \RDM_out_teste[17]~I (
	.datain(\REG_DATA_MEM|sr_out [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RDM_out_teste[17]));
// synopsys translate_off
defparam \RDM_out_teste[17]~I .input_async_reset = "none";
defparam \RDM_out_teste[17]~I .input_power_up = "low";
defparam \RDM_out_teste[17]~I .input_register_mode = "none";
defparam \RDM_out_teste[17]~I .input_sync_reset = "none";
defparam \RDM_out_teste[17]~I .oe_async_reset = "none";
defparam \RDM_out_teste[17]~I .oe_power_up = "low";
defparam \RDM_out_teste[17]~I .oe_register_mode = "none";
defparam \RDM_out_teste[17]~I .oe_sync_reset = "none";
defparam \RDM_out_teste[17]~I .operation_mode = "output";
defparam \RDM_out_teste[17]~I .output_async_reset = "none";
defparam \RDM_out_teste[17]~I .output_power_up = "low";
defparam \RDM_out_teste[17]~I .output_register_mode = "none";
defparam \RDM_out_teste[17]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \RDM_out_teste[18]~I (
	.datain(\REG_DATA_MEM|sr_out [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RDM_out_teste[18]));
// synopsys translate_off
defparam \RDM_out_teste[18]~I .input_async_reset = "none";
defparam \RDM_out_teste[18]~I .input_power_up = "low";
defparam \RDM_out_teste[18]~I .input_register_mode = "none";
defparam \RDM_out_teste[18]~I .input_sync_reset = "none";
defparam \RDM_out_teste[18]~I .oe_async_reset = "none";
defparam \RDM_out_teste[18]~I .oe_power_up = "low";
defparam \RDM_out_teste[18]~I .oe_register_mode = "none";
defparam \RDM_out_teste[18]~I .oe_sync_reset = "none";
defparam \RDM_out_teste[18]~I .operation_mode = "output";
defparam \RDM_out_teste[18]~I .output_async_reset = "none";
defparam \RDM_out_teste[18]~I .output_power_up = "low";
defparam \RDM_out_teste[18]~I .output_register_mode = "none";
defparam \RDM_out_teste[18]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \RDM_out_teste[19]~I (
	.datain(\REG_DATA_MEM|sr_out [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RDM_out_teste[19]));
// synopsys translate_off
defparam \RDM_out_teste[19]~I .input_async_reset = "none";
defparam \RDM_out_teste[19]~I .input_power_up = "low";
defparam \RDM_out_teste[19]~I .input_register_mode = "none";
defparam \RDM_out_teste[19]~I .input_sync_reset = "none";
defparam \RDM_out_teste[19]~I .oe_async_reset = "none";
defparam \RDM_out_teste[19]~I .oe_power_up = "low";
defparam \RDM_out_teste[19]~I .oe_register_mode = "none";
defparam \RDM_out_teste[19]~I .oe_sync_reset = "none";
defparam \RDM_out_teste[19]~I .operation_mode = "output";
defparam \RDM_out_teste[19]~I .output_async_reset = "none";
defparam \RDM_out_teste[19]~I .output_power_up = "low";
defparam \RDM_out_teste[19]~I .output_register_mode = "none";
defparam \RDM_out_teste[19]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \RDM_out_teste[20]~I (
	.datain(\REG_DATA_MEM|sr_out [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RDM_out_teste[20]));
// synopsys translate_off
defparam \RDM_out_teste[20]~I .input_async_reset = "none";
defparam \RDM_out_teste[20]~I .input_power_up = "low";
defparam \RDM_out_teste[20]~I .input_register_mode = "none";
defparam \RDM_out_teste[20]~I .input_sync_reset = "none";
defparam \RDM_out_teste[20]~I .oe_async_reset = "none";
defparam \RDM_out_teste[20]~I .oe_power_up = "low";
defparam \RDM_out_teste[20]~I .oe_register_mode = "none";
defparam \RDM_out_teste[20]~I .oe_sync_reset = "none";
defparam \RDM_out_teste[20]~I .operation_mode = "output";
defparam \RDM_out_teste[20]~I .output_async_reset = "none";
defparam \RDM_out_teste[20]~I .output_power_up = "low";
defparam \RDM_out_teste[20]~I .output_register_mode = "none";
defparam \RDM_out_teste[20]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \RDM_out_teste[21]~I (
	.datain(\REG_DATA_MEM|sr_out [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RDM_out_teste[21]));
// synopsys translate_off
defparam \RDM_out_teste[21]~I .input_async_reset = "none";
defparam \RDM_out_teste[21]~I .input_power_up = "low";
defparam \RDM_out_teste[21]~I .input_register_mode = "none";
defparam \RDM_out_teste[21]~I .input_sync_reset = "none";
defparam \RDM_out_teste[21]~I .oe_async_reset = "none";
defparam \RDM_out_teste[21]~I .oe_power_up = "low";
defparam \RDM_out_teste[21]~I .oe_register_mode = "none";
defparam \RDM_out_teste[21]~I .oe_sync_reset = "none";
defparam \RDM_out_teste[21]~I .operation_mode = "output";
defparam \RDM_out_teste[21]~I .output_async_reset = "none";
defparam \RDM_out_teste[21]~I .output_power_up = "low";
defparam \RDM_out_teste[21]~I .output_register_mode = "none";
defparam \RDM_out_teste[21]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \RDM_out_teste[22]~I (
	.datain(\REG_DATA_MEM|sr_out [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RDM_out_teste[22]));
// synopsys translate_off
defparam \RDM_out_teste[22]~I .input_async_reset = "none";
defparam \RDM_out_teste[22]~I .input_power_up = "low";
defparam \RDM_out_teste[22]~I .input_register_mode = "none";
defparam \RDM_out_teste[22]~I .input_sync_reset = "none";
defparam \RDM_out_teste[22]~I .oe_async_reset = "none";
defparam \RDM_out_teste[22]~I .oe_power_up = "low";
defparam \RDM_out_teste[22]~I .oe_register_mode = "none";
defparam \RDM_out_teste[22]~I .oe_sync_reset = "none";
defparam \RDM_out_teste[22]~I .operation_mode = "output";
defparam \RDM_out_teste[22]~I .output_async_reset = "none";
defparam \RDM_out_teste[22]~I .output_power_up = "low";
defparam \RDM_out_teste[22]~I .output_register_mode = "none";
defparam \RDM_out_teste[22]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \RDM_out_teste[23]~I (
	.datain(\REG_DATA_MEM|sr_out [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RDM_out_teste[23]));
// synopsys translate_off
defparam \RDM_out_teste[23]~I .input_async_reset = "none";
defparam \RDM_out_teste[23]~I .input_power_up = "low";
defparam \RDM_out_teste[23]~I .input_register_mode = "none";
defparam \RDM_out_teste[23]~I .input_sync_reset = "none";
defparam \RDM_out_teste[23]~I .oe_async_reset = "none";
defparam \RDM_out_teste[23]~I .oe_power_up = "low";
defparam \RDM_out_teste[23]~I .oe_register_mode = "none";
defparam \RDM_out_teste[23]~I .oe_sync_reset = "none";
defparam \RDM_out_teste[23]~I .operation_mode = "output";
defparam \RDM_out_teste[23]~I .output_async_reset = "none";
defparam \RDM_out_teste[23]~I .output_power_up = "low";
defparam \RDM_out_teste[23]~I .output_register_mode = "none";
defparam \RDM_out_teste[23]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \RDM_out_teste[24]~I (
	.datain(\REG_DATA_MEM|sr_out [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RDM_out_teste[24]));
// synopsys translate_off
defparam \RDM_out_teste[24]~I .input_async_reset = "none";
defparam \RDM_out_teste[24]~I .input_power_up = "low";
defparam \RDM_out_teste[24]~I .input_register_mode = "none";
defparam \RDM_out_teste[24]~I .input_sync_reset = "none";
defparam \RDM_out_teste[24]~I .oe_async_reset = "none";
defparam \RDM_out_teste[24]~I .oe_power_up = "low";
defparam \RDM_out_teste[24]~I .oe_register_mode = "none";
defparam \RDM_out_teste[24]~I .oe_sync_reset = "none";
defparam \RDM_out_teste[24]~I .operation_mode = "output";
defparam \RDM_out_teste[24]~I .output_async_reset = "none";
defparam \RDM_out_teste[24]~I .output_power_up = "low";
defparam \RDM_out_teste[24]~I .output_register_mode = "none";
defparam \RDM_out_teste[24]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \RDM_out_teste[25]~I (
	.datain(\REG_DATA_MEM|sr_out [25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RDM_out_teste[25]));
// synopsys translate_off
defparam \RDM_out_teste[25]~I .input_async_reset = "none";
defparam \RDM_out_teste[25]~I .input_power_up = "low";
defparam \RDM_out_teste[25]~I .input_register_mode = "none";
defparam \RDM_out_teste[25]~I .input_sync_reset = "none";
defparam \RDM_out_teste[25]~I .oe_async_reset = "none";
defparam \RDM_out_teste[25]~I .oe_power_up = "low";
defparam \RDM_out_teste[25]~I .oe_register_mode = "none";
defparam \RDM_out_teste[25]~I .oe_sync_reset = "none";
defparam \RDM_out_teste[25]~I .operation_mode = "output";
defparam \RDM_out_teste[25]~I .output_async_reset = "none";
defparam \RDM_out_teste[25]~I .output_power_up = "low";
defparam \RDM_out_teste[25]~I .output_register_mode = "none";
defparam \RDM_out_teste[25]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \RDM_out_teste[26]~I (
	.datain(\REG_DATA_MEM|sr_out [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RDM_out_teste[26]));
// synopsys translate_off
defparam \RDM_out_teste[26]~I .input_async_reset = "none";
defparam \RDM_out_teste[26]~I .input_power_up = "low";
defparam \RDM_out_teste[26]~I .input_register_mode = "none";
defparam \RDM_out_teste[26]~I .input_sync_reset = "none";
defparam \RDM_out_teste[26]~I .oe_async_reset = "none";
defparam \RDM_out_teste[26]~I .oe_power_up = "low";
defparam \RDM_out_teste[26]~I .oe_register_mode = "none";
defparam \RDM_out_teste[26]~I .oe_sync_reset = "none";
defparam \RDM_out_teste[26]~I .operation_mode = "output";
defparam \RDM_out_teste[26]~I .output_async_reset = "none";
defparam \RDM_out_teste[26]~I .output_power_up = "low";
defparam \RDM_out_teste[26]~I .output_register_mode = "none";
defparam \RDM_out_teste[26]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \RDM_out_teste[27]~I (
	.datain(\REG_DATA_MEM|sr_out [27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RDM_out_teste[27]));
// synopsys translate_off
defparam \RDM_out_teste[27]~I .input_async_reset = "none";
defparam \RDM_out_teste[27]~I .input_power_up = "low";
defparam \RDM_out_teste[27]~I .input_register_mode = "none";
defparam \RDM_out_teste[27]~I .input_sync_reset = "none";
defparam \RDM_out_teste[27]~I .oe_async_reset = "none";
defparam \RDM_out_teste[27]~I .oe_power_up = "low";
defparam \RDM_out_teste[27]~I .oe_register_mode = "none";
defparam \RDM_out_teste[27]~I .oe_sync_reset = "none";
defparam \RDM_out_teste[27]~I .operation_mode = "output";
defparam \RDM_out_teste[27]~I .output_async_reset = "none";
defparam \RDM_out_teste[27]~I .output_power_up = "low";
defparam \RDM_out_teste[27]~I .output_register_mode = "none";
defparam \RDM_out_teste[27]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \RDM_out_teste[28]~I (
	.datain(\REG_DATA_MEM|sr_out [28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RDM_out_teste[28]));
// synopsys translate_off
defparam \RDM_out_teste[28]~I .input_async_reset = "none";
defparam \RDM_out_teste[28]~I .input_power_up = "low";
defparam \RDM_out_teste[28]~I .input_register_mode = "none";
defparam \RDM_out_teste[28]~I .input_sync_reset = "none";
defparam \RDM_out_teste[28]~I .oe_async_reset = "none";
defparam \RDM_out_teste[28]~I .oe_power_up = "low";
defparam \RDM_out_teste[28]~I .oe_register_mode = "none";
defparam \RDM_out_teste[28]~I .oe_sync_reset = "none";
defparam \RDM_out_teste[28]~I .operation_mode = "output";
defparam \RDM_out_teste[28]~I .output_async_reset = "none";
defparam \RDM_out_teste[28]~I .output_power_up = "low";
defparam \RDM_out_teste[28]~I .output_register_mode = "none";
defparam \RDM_out_teste[28]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \RDM_out_teste[29]~I (
	.datain(\REG_DATA_MEM|sr_out [29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RDM_out_teste[29]));
// synopsys translate_off
defparam \RDM_out_teste[29]~I .input_async_reset = "none";
defparam \RDM_out_teste[29]~I .input_power_up = "low";
defparam \RDM_out_teste[29]~I .input_register_mode = "none";
defparam \RDM_out_teste[29]~I .input_sync_reset = "none";
defparam \RDM_out_teste[29]~I .oe_async_reset = "none";
defparam \RDM_out_teste[29]~I .oe_power_up = "low";
defparam \RDM_out_teste[29]~I .oe_register_mode = "none";
defparam \RDM_out_teste[29]~I .oe_sync_reset = "none";
defparam \RDM_out_teste[29]~I .operation_mode = "output";
defparam \RDM_out_teste[29]~I .output_async_reset = "none";
defparam \RDM_out_teste[29]~I .output_power_up = "low";
defparam \RDM_out_teste[29]~I .output_register_mode = "none";
defparam \RDM_out_teste[29]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \RDM_out_teste[30]~I (
	.datain(\REG_DATA_MEM|sr_out [30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RDM_out_teste[30]));
// synopsys translate_off
defparam \RDM_out_teste[30]~I .input_async_reset = "none";
defparam \RDM_out_teste[30]~I .input_power_up = "low";
defparam \RDM_out_teste[30]~I .input_register_mode = "none";
defparam \RDM_out_teste[30]~I .input_sync_reset = "none";
defparam \RDM_out_teste[30]~I .oe_async_reset = "none";
defparam \RDM_out_teste[30]~I .oe_power_up = "low";
defparam \RDM_out_teste[30]~I .oe_register_mode = "none";
defparam \RDM_out_teste[30]~I .oe_sync_reset = "none";
defparam \RDM_out_teste[30]~I .operation_mode = "output";
defparam \RDM_out_teste[30]~I .output_async_reset = "none";
defparam \RDM_out_teste[30]~I .output_power_up = "low";
defparam \RDM_out_teste[30]~I .output_register_mode = "none";
defparam \RDM_out_teste[30]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \RDM_out_teste[31]~I (
	.datain(\REG_DATA_MEM|sr_out [31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RDM_out_teste[31]));
// synopsys translate_off
defparam \RDM_out_teste[31]~I .input_async_reset = "none";
defparam \RDM_out_teste[31]~I .input_power_up = "low";
defparam \RDM_out_teste[31]~I .input_register_mode = "none";
defparam \RDM_out_teste[31]~I .input_sync_reset = "none";
defparam \RDM_out_teste[31]~I .oe_async_reset = "none";
defparam \RDM_out_teste[31]~I .oe_power_up = "low";
defparam \RDM_out_teste[31]~I .oe_register_mode = "none";
defparam \RDM_out_teste[31]~I .oe_sync_reset = "none";
defparam \RDM_out_teste[31]~I .operation_mode = "output";
defparam \RDM_out_teste[31]~I .output_async_reset = "none";
defparam \RDM_out_teste[31]~I .output_power_up = "low";
defparam \RDM_out_teste[31]~I .output_register_mode = "none";
defparam \RDM_out_teste[31]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Endereco_MEM_teste[0]~I (
	.datain(\MUX_PC_MEM|m_out[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Endereco_MEM_teste[0]));
// synopsys translate_off
defparam \Endereco_MEM_teste[0]~I .input_async_reset = "none";
defparam \Endereco_MEM_teste[0]~I .input_power_up = "low";
defparam \Endereco_MEM_teste[0]~I .input_register_mode = "none";
defparam \Endereco_MEM_teste[0]~I .input_sync_reset = "none";
defparam \Endereco_MEM_teste[0]~I .oe_async_reset = "none";
defparam \Endereco_MEM_teste[0]~I .oe_power_up = "low";
defparam \Endereco_MEM_teste[0]~I .oe_register_mode = "none";
defparam \Endereco_MEM_teste[0]~I .oe_sync_reset = "none";
defparam \Endereco_MEM_teste[0]~I .operation_mode = "output";
defparam \Endereco_MEM_teste[0]~I .output_async_reset = "none";
defparam \Endereco_MEM_teste[0]~I .output_power_up = "low";
defparam \Endereco_MEM_teste[0]~I .output_register_mode = "none";
defparam \Endereco_MEM_teste[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Endereco_MEM_teste[1]~I (
	.datain(\MUX_PC_MEM|m_out[1]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Endereco_MEM_teste[1]));
// synopsys translate_off
defparam \Endereco_MEM_teste[1]~I .input_async_reset = "none";
defparam \Endereco_MEM_teste[1]~I .input_power_up = "low";
defparam \Endereco_MEM_teste[1]~I .input_register_mode = "none";
defparam \Endereco_MEM_teste[1]~I .input_sync_reset = "none";
defparam \Endereco_MEM_teste[1]~I .oe_async_reset = "none";
defparam \Endereco_MEM_teste[1]~I .oe_power_up = "low";
defparam \Endereco_MEM_teste[1]~I .oe_register_mode = "none";
defparam \Endereco_MEM_teste[1]~I .oe_sync_reset = "none";
defparam \Endereco_MEM_teste[1]~I .operation_mode = "output";
defparam \Endereco_MEM_teste[1]~I .output_async_reset = "none";
defparam \Endereco_MEM_teste[1]~I .output_power_up = "low";
defparam \Endereco_MEM_teste[1]~I .output_register_mode = "none";
defparam \Endereco_MEM_teste[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Endereco_MEM_teste[2]~I (
	.datain(\MUX_PC_MEM|m_out[2]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Endereco_MEM_teste[2]));
// synopsys translate_off
defparam \Endereco_MEM_teste[2]~I .input_async_reset = "none";
defparam \Endereco_MEM_teste[2]~I .input_power_up = "low";
defparam \Endereco_MEM_teste[2]~I .input_register_mode = "none";
defparam \Endereco_MEM_teste[2]~I .input_sync_reset = "none";
defparam \Endereco_MEM_teste[2]~I .oe_async_reset = "none";
defparam \Endereco_MEM_teste[2]~I .oe_power_up = "low";
defparam \Endereco_MEM_teste[2]~I .oe_register_mode = "none";
defparam \Endereco_MEM_teste[2]~I .oe_sync_reset = "none";
defparam \Endereco_MEM_teste[2]~I .operation_mode = "output";
defparam \Endereco_MEM_teste[2]~I .output_async_reset = "none";
defparam \Endereco_MEM_teste[2]~I .output_power_up = "low";
defparam \Endereco_MEM_teste[2]~I .output_register_mode = "none";
defparam \Endereco_MEM_teste[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Endereco_MEM_teste[3]~I (
	.datain(\MUX_PC_MEM|m_out[3]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Endereco_MEM_teste[3]));
// synopsys translate_off
defparam \Endereco_MEM_teste[3]~I .input_async_reset = "none";
defparam \Endereco_MEM_teste[3]~I .input_power_up = "low";
defparam \Endereco_MEM_teste[3]~I .input_register_mode = "none";
defparam \Endereco_MEM_teste[3]~I .input_sync_reset = "none";
defparam \Endereco_MEM_teste[3]~I .oe_async_reset = "none";
defparam \Endereco_MEM_teste[3]~I .oe_power_up = "low";
defparam \Endereco_MEM_teste[3]~I .oe_register_mode = "none";
defparam \Endereco_MEM_teste[3]~I .oe_sync_reset = "none";
defparam \Endereco_MEM_teste[3]~I .operation_mode = "output";
defparam \Endereco_MEM_teste[3]~I .output_async_reset = "none";
defparam \Endereco_MEM_teste[3]~I .output_power_up = "low";
defparam \Endereco_MEM_teste[3]~I .output_register_mode = "none";
defparam \Endereco_MEM_teste[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Endereco_MEM_teste[4]~I (
	.datain(\MUX_PC_MEM|m_out[4]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Endereco_MEM_teste[4]));
// synopsys translate_off
defparam \Endereco_MEM_teste[4]~I .input_async_reset = "none";
defparam \Endereco_MEM_teste[4]~I .input_power_up = "low";
defparam \Endereco_MEM_teste[4]~I .input_register_mode = "none";
defparam \Endereco_MEM_teste[4]~I .input_sync_reset = "none";
defparam \Endereco_MEM_teste[4]~I .oe_async_reset = "none";
defparam \Endereco_MEM_teste[4]~I .oe_power_up = "low";
defparam \Endereco_MEM_teste[4]~I .oe_register_mode = "none";
defparam \Endereco_MEM_teste[4]~I .oe_sync_reset = "none";
defparam \Endereco_MEM_teste[4]~I .operation_mode = "output";
defparam \Endereco_MEM_teste[4]~I .output_async_reset = "none";
defparam \Endereco_MEM_teste[4]~I .output_power_up = "low";
defparam \Endereco_MEM_teste[4]~I .output_register_mode = "none";
defparam \Endereco_MEM_teste[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Endereco_MEM_teste[5]~I (
	.datain(\MUX_PC_MEM|m_out[5]~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Endereco_MEM_teste[5]));
// synopsys translate_off
defparam \Endereco_MEM_teste[5]~I .input_async_reset = "none";
defparam \Endereco_MEM_teste[5]~I .input_power_up = "low";
defparam \Endereco_MEM_teste[5]~I .input_register_mode = "none";
defparam \Endereco_MEM_teste[5]~I .input_sync_reset = "none";
defparam \Endereco_MEM_teste[5]~I .oe_async_reset = "none";
defparam \Endereco_MEM_teste[5]~I .oe_power_up = "low";
defparam \Endereco_MEM_teste[5]~I .oe_register_mode = "none";
defparam \Endereco_MEM_teste[5]~I .oe_sync_reset = "none";
defparam \Endereco_MEM_teste[5]~I .operation_mode = "output";
defparam \Endereco_MEM_teste[5]~I .output_async_reset = "none";
defparam \Endereco_MEM_teste[5]~I .output_power_up = "low";
defparam \Endereco_MEM_teste[5]~I .output_register_mode = "none";
defparam \Endereco_MEM_teste[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Endereco_MEM_teste[6]~I (
	.datain(\MUX_PC_MEM|m_out[6]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Endereco_MEM_teste[6]));
// synopsys translate_off
defparam \Endereco_MEM_teste[6]~I .input_async_reset = "none";
defparam \Endereco_MEM_teste[6]~I .input_power_up = "low";
defparam \Endereco_MEM_teste[6]~I .input_register_mode = "none";
defparam \Endereco_MEM_teste[6]~I .input_sync_reset = "none";
defparam \Endereco_MEM_teste[6]~I .oe_async_reset = "none";
defparam \Endereco_MEM_teste[6]~I .oe_power_up = "low";
defparam \Endereco_MEM_teste[6]~I .oe_register_mode = "none";
defparam \Endereco_MEM_teste[6]~I .oe_sync_reset = "none";
defparam \Endereco_MEM_teste[6]~I .operation_mode = "output";
defparam \Endereco_MEM_teste[6]~I .output_async_reset = "none";
defparam \Endereco_MEM_teste[6]~I .output_power_up = "low";
defparam \Endereco_MEM_teste[6]~I .output_register_mode = "none";
defparam \Endereco_MEM_teste[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Endereco_MEM_teste[7]~I (
	.datain(\MUX_PC_MEM|m_out[7]~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Endereco_MEM_teste[7]));
// synopsys translate_off
defparam \Endereco_MEM_teste[7]~I .input_async_reset = "none";
defparam \Endereco_MEM_teste[7]~I .input_power_up = "low";
defparam \Endereco_MEM_teste[7]~I .input_register_mode = "none";
defparam \Endereco_MEM_teste[7]~I .input_sync_reset = "none";
defparam \Endereco_MEM_teste[7]~I .oe_async_reset = "none";
defparam \Endereco_MEM_teste[7]~I .oe_power_up = "low";
defparam \Endereco_MEM_teste[7]~I .oe_register_mode = "none";
defparam \Endereco_MEM_teste[7]~I .oe_sync_reset = "none";
defparam \Endereco_MEM_teste[7]~I .operation_mode = "output";
defparam \Endereco_MEM_teste[7]~I .output_async_reset = "none";
defparam \Endereco_MEM_teste[7]~I .output_power_up = "low";
defparam \Endereco_MEM_teste[7]~I .output_register_mode = "none";
defparam \Endereco_MEM_teste[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Endereco_MEM_teste[8]~I (
	.datain(\MUX_PC_MEM|m_out[8]~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Endereco_MEM_teste[8]));
// synopsys translate_off
defparam \Endereco_MEM_teste[8]~I .input_async_reset = "none";
defparam \Endereco_MEM_teste[8]~I .input_power_up = "low";
defparam \Endereco_MEM_teste[8]~I .input_register_mode = "none";
defparam \Endereco_MEM_teste[8]~I .input_sync_reset = "none";
defparam \Endereco_MEM_teste[8]~I .oe_async_reset = "none";
defparam \Endereco_MEM_teste[8]~I .oe_power_up = "low";
defparam \Endereco_MEM_teste[8]~I .oe_register_mode = "none";
defparam \Endereco_MEM_teste[8]~I .oe_sync_reset = "none";
defparam \Endereco_MEM_teste[8]~I .operation_mode = "output";
defparam \Endereco_MEM_teste[8]~I .output_async_reset = "none";
defparam \Endereco_MEM_teste[8]~I .output_power_up = "low";
defparam \Endereco_MEM_teste[8]~I .output_register_mode = "none";
defparam \Endereco_MEM_teste[8]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Endereco_MEM_teste[9]~I (
	.datain(\MUX_PC_MEM|m_out[9]~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Endereco_MEM_teste[9]));
// synopsys translate_off
defparam \Endereco_MEM_teste[9]~I .input_async_reset = "none";
defparam \Endereco_MEM_teste[9]~I .input_power_up = "low";
defparam \Endereco_MEM_teste[9]~I .input_register_mode = "none";
defparam \Endereco_MEM_teste[9]~I .input_sync_reset = "none";
defparam \Endereco_MEM_teste[9]~I .oe_async_reset = "none";
defparam \Endereco_MEM_teste[9]~I .oe_power_up = "low";
defparam \Endereco_MEM_teste[9]~I .oe_register_mode = "none";
defparam \Endereco_MEM_teste[9]~I .oe_sync_reset = "none";
defparam \Endereco_MEM_teste[9]~I .operation_mode = "output";
defparam \Endereco_MEM_teste[9]~I .output_async_reset = "none";
defparam \Endereco_MEM_teste[9]~I .output_power_up = "low";
defparam \Endereco_MEM_teste[9]~I .output_register_mode = "none";
defparam \Endereco_MEM_teste[9]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Endereco_MEM_teste[10]~I (
	.datain(\MUX_PC_MEM|m_out[10]~10_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Endereco_MEM_teste[10]));
// synopsys translate_off
defparam \Endereco_MEM_teste[10]~I .input_async_reset = "none";
defparam \Endereco_MEM_teste[10]~I .input_power_up = "low";
defparam \Endereco_MEM_teste[10]~I .input_register_mode = "none";
defparam \Endereco_MEM_teste[10]~I .input_sync_reset = "none";
defparam \Endereco_MEM_teste[10]~I .oe_async_reset = "none";
defparam \Endereco_MEM_teste[10]~I .oe_power_up = "low";
defparam \Endereco_MEM_teste[10]~I .oe_register_mode = "none";
defparam \Endereco_MEM_teste[10]~I .oe_sync_reset = "none";
defparam \Endereco_MEM_teste[10]~I .operation_mode = "output";
defparam \Endereco_MEM_teste[10]~I .output_async_reset = "none";
defparam \Endereco_MEM_teste[10]~I .output_power_up = "low";
defparam \Endereco_MEM_teste[10]~I .output_register_mode = "none";
defparam \Endereco_MEM_teste[10]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Endereco_MEM_teste[11]~I (
	.datain(\MUX_PC_MEM|m_out[11]~11_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Endereco_MEM_teste[11]));
// synopsys translate_off
defparam \Endereco_MEM_teste[11]~I .input_async_reset = "none";
defparam \Endereco_MEM_teste[11]~I .input_power_up = "low";
defparam \Endereco_MEM_teste[11]~I .input_register_mode = "none";
defparam \Endereco_MEM_teste[11]~I .input_sync_reset = "none";
defparam \Endereco_MEM_teste[11]~I .oe_async_reset = "none";
defparam \Endereco_MEM_teste[11]~I .oe_power_up = "low";
defparam \Endereco_MEM_teste[11]~I .oe_register_mode = "none";
defparam \Endereco_MEM_teste[11]~I .oe_sync_reset = "none";
defparam \Endereco_MEM_teste[11]~I .operation_mode = "output";
defparam \Endereco_MEM_teste[11]~I .output_async_reset = "none";
defparam \Endereco_MEM_teste[11]~I .output_power_up = "low";
defparam \Endereco_MEM_teste[11]~I .output_register_mode = "none";
defparam \Endereco_MEM_teste[11]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Endereco_MEM_teste[12]~I (
	.datain(\MUX_PC_MEM|m_out[12]~12_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Endereco_MEM_teste[12]));
// synopsys translate_off
defparam \Endereco_MEM_teste[12]~I .input_async_reset = "none";
defparam \Endereco_MEM_teste[12]~I .input_power_up = "low";
defparam \Endereco_MEM_teste[12]~I .input_register_mode = "none";
defparam \Endereco_MEM_teste[12]~I .input_sync_reset = "none";
defparam \Endereco_MEM_teste[12]~I .oe_async_reset = "none";
defparam \Endereco_MEM_teste[12]~I .oe_power_up = "low";
defparam \Endereco_MEM_teste[12]~I .oe_register_mode = "none";
defparam \Endereco_MEM_teste[12]~I .oe_sync_reset = "none";
defparam \Endereco_MEM_teste[12]~I .operation_mode = "output";
defparam \Endereco_MEM_teste[12]~I .output_async_reset = "none";
defparam \Endereco_MEM_teste[12]~I .output_power_up = "low";
defparam \Endereco_MEM_teste[12]~I .output_register_mode = "none";
defparam \Endereco_MEM_teste[12]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Endereco_MEM_teste[13]~I (
	.datain(\MUX_PC_MEM|m_out[13]~13_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Endereco_MEM_teste[13]));
// synopsys translate_off
defparam \Endereco_MEM_teste[13]~I .input_async_reset = "none";
defparam \Endereco_MEM_teste[13]~I .input_power_up = "low";
defparam \Endereco_MEM_teste[13]~I .input_register_mode = "none";
defparam \Endereco_MEM_teste[13]~I .input_sync_reset = "none";
defparam \Endereco_MEM_teste[13]~I .oe_async_reset = "none";
defparam \Endereco_MEM_teste[13]~I .oe_power_up = "low";
defparam \Endereco_MEM_teste[13]~I .oe_register_mode = "none";
defparam \Endereco_MEM_teste[13]~I .oe_sync_reset = "none";
defparam \Endereco_MEM_teste[13]~I .operation_mode = "output";
defparam \Endereco_MEM_teste[13]~I .output_async_reset = "none";
defparam \Endereco_MEM_teste[13]~I .output_power_up = "low";
defparam \Endereco_MEM_teste[13]~I .output_register_mode = "none";
defparam \Endereco_MEM_teste[13]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Endereco_MEM_teste[14]~I (
	.datain(\MUX_PC_MEM|m_out[14]~14_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Endereco_MEM_teste[14]));
// synopsys translate_off
defparam \Endereco_MEM_teste[14]~I .input_async_reset = "none";
defparam \Endereco_MEM_teste[14]~I .input_power_up = "low";
defparam \Endereco_MEM_teste[14]~I .input_register_mode = "none";
defparam \Endereco_MEM_teste[14]~I .input_sync_reset = "none";
defparam \Endereco_MEM_teste[14]~I .oe_async_reset = "none";
defparam \Endereco_MEM_teste[14]~I .oe_power_up = "low";
defparam \Endereco_MEM_teste[14]~I .oe_register_mode = "none";
defparam \Endereco_MEM_teste[14]~I .oe_sync_reset = "none";
defparam \Endereco_MEM_teste[14]~I .operation_mode = "output";
defparam \Endereco_MEM_teste[14]~I .output_async_reset = "none";
defparam \Endereco_MEM_teste[14]~I .output_power_up = "low";
defparam \Endereco_MEM_teste[14]~I .output_register_mode = "none";
defparam \Endereco_MEM_teste[14]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Endereco_MEM_teste[15]~I (
	.datain(\MUX_PC_MEM|m_out[15]~15_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Endereco_MEM_teste[15]));
// synopsys translate_off
defparam \Endereco_MEM_teste[15]~I .input_async_reset = "none";
defparam \Endereco_MEM_teste[15]~I .input_power_up = "low";
defparam \Endereco_MEM_teste[15]~I .input_register_mode = "none";
defparam \Endereco_MEM_teste[15]~I .input_sync_reset = "none";
defparam \Endereco_MEM_teste[15]~I .oe_async_reset = "none";
defparam \Endereco_MEM_teste[15]~I .oe_power_up = "low";
defparam \Endereco_MEM_teste[15]~I .oe_register_mode = "none";
defparam \Endereco_MEM_teste[15]~I .oe_sync_reset = "none";
defparam \Endereco_MEM_teste[15]~I .operation_mode = "output";
defparam \Endereco_MEM_teste[15]~I .output_async_reset = "none";
defparam \Endereco_MEM_teste[15]~I .output_power_up = "low";
defparam \Endereco_MEM_teste[15]~I .output_register_mode = "none";
defparam \Endereco_MEM_teste[15]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Endereco_MEM_teste[16]~I (
	.datain(\MUX_PC_MEM|m_out[16]~16_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Endereco_MEM_teste[16]));
// synopsys translate_off
defparam \Endereco_MEM_teste[16]~I .input_async_reset = "none";
defparam \Endereco_MEM_teste[16]~I .input_power_up = "low";
defparam \Endereco_MEM_teste[16]~I .input_register_mode = "none";
defparam \Endereco_MEM_teste[16]~I .input_sync_reset = "none";
defparam \Endereco_MEM_teste[16]~I .oe_async_reset = "none";
defparam \Endereco_MEM_teste[16]~I .oe_power_up = "low";
defparam \Endereco_MEM_teste[16]~I .oe_register_mode = "none";
defparam \Endereco_MEM_teste[16]~I .oe_sync_reset = "none";
defparam \Endereco_MEM_teste[16]~I .operation_mode = "output";
defparam \Endereco_MEM_teste[16]~I .output_async_reset = "none";
defparam \Endereco_MEM_teste[16]~I .output_power_up = "low";
defparam \Endereco_MEM_teste[16]~I .output_register_mode = "none";
defparam \Endereco_MEM_teste[16]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Endereco_MEM_teste[17]~I (
	.datain(\MUX_PC_MEM|m_out[17]~17_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Endereco_MEM_teste[17]));
// synopsys translate_off
defparam \Endereco_MEM_teste[17]~I .input_async_reset = "none";
defparam \Endereco_MEM_teste[17]~I .input_power_up = "low";
defparam \Endereco_MEM_teste[17]~I .input_register_mode = "none";
defparam \Endereco_MEM_teste[17]~I .input_sync_reset = "none";
defparam \Endereco_MEM_teste[17]~I .oe_async_reset = "none";
defparam \Endereco_MEM_teste[17]~I .oe_power_up = "low";
defparam \Endereco_MEM_teste[17]~I .oe_register_mode = "none";
defparam \Endereco_MEM_teste[17]~I .oe_sync_reset = "none";
defparam \Endereco_MEM_teste[17]~I .operation_mode = "output";
defparam \Endereco_MEM_teste[17]~I .output_async_reset = "none";
defparam \Endereco_MEM_teste[17]~I .output_power_up = "low";
defparam \Endereco_MEM_teste[17]~I .output_register_mode = "none";
defparam \Endereco_MEM_teste[17]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Endereco_MEM_teste[18]~I (
	.datain(\MUX_PC_MEM|m_out[18]~18_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Endereco_MEM_teste[18]));
// synopsys translate_off
defparam \Endereco_MEM_teste[18]~I .input_async_reset = "none";
defparam \Endereco_MEM_teste[18]~I .input_power_up = "low";
defparam \Endereco_MEM_teste[18]~I .input_register_mode = "none";
defparam \Endereco_MEM_teste[18]~I .input_sync_reset = "none";
defparam \Endereco_MEM_teste[18]~I .oe_async_reset = "none";
defparam \Endereco_MEM_teste[18]~I .oe_power_up = "low";
defparam \Endereco_MEM_teste[18]~I .oe_register_mode = "none";
defparam \Endereco_MEM_teste[18]~I .oe_sync_reset = "none";
defparam \Endereco_MEM_teste[18]~I .operation_mode = "output";
defparam \Endereco_MEM_teste[18]~I .output_async_reset = "none";
defparam \Endereco_MEM_teste[18]~I .output_power_up = "low";
defparam \Endereco_MEM_teste[18]~I .output_register_mode = "none";
defparam \Endereco_MEM_teste[18]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Endereco_MEM_teste[19]~I (
	.datain(\MUX_PC_MEM|m_out[19]~19_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Endereco_MEM_teste[19]));
// synopsys translate_off
defparam \Endereco_MEM_teste[19]~I .input_async_reset = "none";
defparam \Endereco_MEM_teste[19]~I .input_power_up = "low";
defparam \Endereco_MEM_teste[19]~I .input_register_mode = "none";
defparam \Endereco_MEM_teste[19]~I .input_sync_reset = "none";
defparam \Endereco_MEM_teste[19]~I .oe_async_reset = "none";
defparam \Endereco_MEM_teste[19]~I .oe_power_up = "low";
defparam \Endereco_MEM_teste[19]~I .oe_register_mode = "none";
defparam \Endereco_MEM_teste[19]~I .oe_sync_reset = "none";
defparam \Endereco_MEM_teste[19]~I .operation_mode = "output";
defparam \Endereco_MEM_teste[19]~I .output_async_reset = "none";
defparam \Endereco_MEM_teste[19]~I .output_power_up = "low";
defparam \Endereco_MEM_teste[19]~I .output_register_mode = "none";
defparam \Endereco_MEM_teste[19]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Endereco_MEM_teste[20]~I (
	.datain(\MUX_PC_MEM|m_out[20]~20_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Endereco_MEM_teste[20]));
// synopsys translate_off
defparam \Endereco_MEM_teste[20]~I .input_async_reset = "none";
defparam \Endereco_MEM_teste[20]~I .input_power_up = "low";
defparam \Endereco_MEM_teste[20]~I .input_register_mode = "none";
defparam \Endereco_MEM_teste[20]~I .input_sync_reset = "none";
defparam \Endereco_MEM_teste[20]~I .oe_async_reset = "none";
defparam \Endereco_MEM_teste[20]~I .oe_power_up = "low";
defparam \Endereco_MEM_teste[20]~I .oe_register_mode = "none";
defparam \Endereco_MEM_teste[20]~I .oe_sync_reset = "none";
defparam \Endereco_MEM_teste[20]~I .operation_mode = "output";
defparam \Endereco_MEM_teste[20]~I .output_async_reset = "none";
defparam \Endereco_MEM_teste[20]~I .output_power_up = "low";
defparam \Endereco_MEM_teste[20]~I .output_register_mode = "none";
defparam \Endereco_MEM_teste[20]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Endereco_MEM_teste[21]~I (
	.datain(\MUX_PC_MEM|m_out[21]~21_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Endereco_MEM_teste[21]));
// synopsys translate_off
defparam \Endereco_MEM_teste[21]~I .input_async_reset = "none";
defparam \Endereco_MEM_teste[21]~I .input_power_up = "low";
defparam \Endereco_MEM_teste[21]~I .input_register_mode = "none";
defparam \Endereco_MEM_teste[21]~I .input_sync_reset = "none";
defparam \Endereco_MEM_teste[21]~I .oe_async_reset = "none";
defparam \Endereco_MEM_teste[21]~I .oe_power_up = "low";
defparam \Endereco_MEM_teste[21]~I .oe_register_mode = "none";
defparam \Endereco_MEM_teste[21]~I .oe_sync_reset = "none";
defparam \Endereco_MEM_teste[21]~I .operation_mode = "output";
defparam \Endereco_MEM_teste[21]~I .output_async_reset = "none";
defparam \Endereco_MEM_teste[21]~I .output_power_up = "low";
defparam \Endereco_MEM_teste[21]~I .output_register_mode = "none";
defparam \Endereco_MEM_teste[21]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Endereco_MEM_teste[22]~I (
	.datain(\MUX_PC_MEM|m_out[22]~22_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Endereco_MEM_teste[22]));
// synopsys translate_off
defparam \Endereco_MEM_teste[22]~I .input_async_reset = "none";
defparam \Endereco_MEM_teste[22]~I .input_power_up = "low";
defparam \Endereco_MEM_teste[22]~I .input_register_mode = "none";
defparam \Endereco_MEM_teste[22]~I .input_sync_reset = "none";
defparam \Endereco_MEM_teste[22]~I .oe_async_reset = "none";
defparam \Endereco_MEM_teste[22]~I .oe_power_up = "low";
defparam \Endereco_MEM_teste[22]~I .oe_register_mode = "none";
defparam \Endereco_MEM_teste[22]~I .oe_sync_reset = "none";
defparam \Endereco_MEM_teste[22]~I .operation_mode = "output";
defparam \Endereco_MEM_teste[22]~I .output_async_reset = "none";
defparam \Endereco_MEM_teste[22]~I .output_power_up = "low";
defparam \Endereco_MEM_teste[22]~I .output_register_mode = "none";
defparam \Endereco_MEM_teste[22]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Endereco_MEM_teste[23]~I (
	.datain(\MUX_PC_MEM|m_out[23]~23_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Endereco_MEM_teste[23]));
// synopsys translate_off
defparam \Endereco_MEM_teste[23]~I .input_async_reset = "none";
defparam \Endereco_MEM_teste[23]~I .input_power_up = "low";
defparam \Endereco_MEM_teste[23]~I .input_register_mode = "none";
defparam \Endereco_MEM_teste[23]~I .input_sync_reset = "none";
defparam \Endereco_MEM_teste[23]~I .oe_async_reset = "none";
defparam \Endereco_MEM_teste[23]~I .oe_power_up = "low";
defparam \Endereco_MEM_teste[23]~I .oe_register_mode = "none";
defparam \Endereco_MEM_teste[23]~I .oe_sync_reset = "none";
defparam \Endereco_MEM_teste[23]~I .operation_mode = "output";
defparam \Endereco_MEM_teste[23]~I .output_async_reset = "none";
defparam \Endereco_MEM_teste[23]~I .output_power_up = "low";
defparam \Endereco_MEM_teste[23]~I .output_register_mode = "none";
defparam \Endereco_MEM_teste[23]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Endereco_MEM_teste[24]~I (
	.datain(\MUX_PC_MEM|m_out[24]~24_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Endereco_MEM_teste[24]));
// synopsys translate_off
defparam \Endereco_MEM_teste[24]~I .input_async_reset = "none";
defparam \Endereco_MEM_teste[24]~I .input_power_up = "low";
defparam \Endereco_MEM_teste[24]~I .input_register_mode = "none";
defparam \Endereco_MEM_teste[24]~I .input_sync_reset = "none";
defparam \Endereco_MEM_teste[24]~I .oe_async_reset = "none";
defparam \Endereco_MEM_teste[24]~I .oe_power_up = "low";
defparam \Endereco_MEM_teste[24]~I .oe_register_mode = "none";
defparam \Endereco_MEM_teste[24]~I .oe_sync_reset = "none";
defparam \Endereco_MEM_teste[24]~I .operation_mode = "output";
defparam \Endereco_MEM_teste[24]~I .output_async_reset = "none";
defparam \Endereco_MEM_teste[24]~I .output_power_up = "low";
defparam \Endereco_MEM_teste[24]~I .output_register_mode = "none";
defparam \Endereco_MEM_teste[24]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Endereco_MEM_teste[25]~I (
	.datain(\MUX_PC_MEM|m_out[25]~25_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Endereco_MEM_teste[25]));
// synopsys translate_off
defparam \Endereco_MEM_teste[25]~I .input_async_reset = "none";
defparam \Endereco_MEM_teste[25]~I .input_power_up = "low";
defparam \Endereco_MEM_teste[25]~I .input_register_mode = "none";
defparam \Endereco_MEM_teste[25]~I .input_sync_reset = "none";
defparam \Endereco_MEM_teste[25]~I .oe_async_reset = "none";
defparam \Endereco_MEM_teste[25]~I .oe_power_up = "low";
defparam \Endereco_MEM_teste[25]~I .oe_register_mode = "none";
defparam \Endereco_MEM_teste[25]~I .oe_sync_reset = "none";
defparam \Endereco_MEM_teste[25]~I .operation_mode = "output";
defparam \Endereco_MEM_teste[25]~I .output_async_reset = "none";
defparam \Endereco_MEM_teste[25]~I .output_power_up = "low";
defparam \Endereco_MEM_teste[25]~I .output_register_mode = "none";
defparam \Endereco_MEM_teste[25]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Endereco_MEM_teste[26]~I (
	.datain(\MUX_PC_MEM|m_out[26]~26_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Endereco_MEM_teste[26]));
// synopsys translate_off
defparam \Endereco_MEM_teste[26]~I .input_async_reset = "none";
defparam \Endereco_MEM_teste[26]~I .input_power_up = "low";
defparam \Endereco_MEM_teste[26]~I .input_register_mode = "none";
defparam \Endereco_MEM_teste[26]~I .input_sync_reset = "none";
defparam \Endereco_MEM_teste[26]~I .oe_async_reset = "none";
defparam \Endereco_MEM_teste[26]~I .oe_power_up = "low";
defparam \Endereco_MEM_teste[26]~I .oe_register_mode = "none";
defparam \Endereco_MEM_teste[26]~I .oe_sync_reset = "none";
defparam \Endereco_MEM_teste[26]~I .operation_mode = "output";
defparam \Endereco_MEM_teste[26]~I .output_async_reset = "none";
defparam \Endereco_MEM_teste[26]~I .output_power_up = "low";
defparam \Endereco_MEM_teste[26]~I .output_register_mode = "none";
defparam \Endereco_MEM_teste[26]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Endereco_MEM_teste[27]~I (
	.datain(\MUX_PC_MEM|m_out[27]~27_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Endereco_MEM_teste[27]));
// synopsys translate_off
defparam \Endereco_MEM_teste[27]~I .input_async_reset = "none";
defparam \Endereco_MEM_teste[27]~I .input_power_up = "low";
defparam \Endereco_MEM_teste[27]~I .input_register_mode = "none";
defparam \Endereco_MEM_teste[27]~I .input_sync_reset = "none";
defparam \Endereco_MEM_teste[27]~I .oe_async_reset = "none";
defparam \Endereco_MEM_teste[27]~I .oe_power_up = "low";
defparam \Endereco_MEM_teste[27]~I .oe_register_mode = "none";
defparam \Endereco_MEM_teste[27]~I .oe_sync_reset = "none";
defparam \Endereco_MEM_teste[27]~I .operation_mode = "output";
defparam \Endereco_MEM_teste[27]~I .output_async_reset = "none";
defparam \Endereco_MEM_teste[27]~I .output_power_up = "low";
defparam \Endereco_MEM_teste[27]~I .output_register_mode = "none";
defparam \Endereco_MEM_teste[27]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Endereco_MEM_teste[28]~I (
	.datain(\MUX_PC_MEM|m_out[28]~28_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Endereco_MEM_teste[28]));
// synopsys translate_off
defparam \Endereco_MEM_teste[28]~I .input_async_reset = "none";
defparam \Endereco_MEM_teste[28]~I .input_power_up = "low";
defparam \Endereco_MEM_teste[28]~I .input_register_mode = "none";
defparam \Endereco_MEM_teste[28]~I .input_sync_reset = "none";
defparam \Endereco_MEM_teste[28]~I .oe_async_reset = "none";
defparam \Endereco_MEM_teste[28]~I .oe_power_up = "low";
defparam \Endereco_MEM_teste[28]~I .oe_register_mode = "none";
defparam \Endereco_MEM_teste[28]~I .oe_sync_reset = "none";
defparam \Endereco_MEM_teste[28]~I .operation_mode = "output";
defparam \Endereco_MEM_teste[28]~I .output_async_reset = "none";
defparam \Endereco_MEM_teste[28]~I .output_power_up = "low";
defparam \Endereco_MEM_teste[28]~I .output_register_mode = "none";
defparam \Endereco_MEM_teste[28]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Endereco_MEM_teste[29]~I (
	.datain(\MUX_PC_MEM|m_out[29]~29_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Endereco_MEM_teste[29]));
// synopsys translate_off
defparam \Endereco_MEM_teste[29]~I .input_async_reset = "none";
defparam \Endereco_MEM_teste[29]~I .input_power_up = "low";
defparam \Endereco_MEM_teste[29]~I .input_register_mode = "none";
defparam \Endereco_MEM_teste[29]~I .input_sync_reset = "none";
defparam \Endereco_MEM_teste[29]~I .oe_async_reset = "none";
defparam \Endereco_MEM_teste[29]~I .oe_power_up = "low";
defparam \Endereco_MEM_teste[29]~I .oe_register_mode = "none";
defparam \Endereco_MEM_teste[29]~I .oe_sync_reset = "none";
defparam \Endereco_MEM_teste[29]~I .operation_mode = "output";
defparam \Endereco_MEM_teste[29]~I .output_async_reset = "none";
defparam \Endereco_MEM_teste[29]~I .output_power_up = "low";
defparam \Endereco_MEM_teste[29]~I .output_register_mode = "none";
defparam \Endereco_MEM_teste[29]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Endereco_MEM_teste[30]~I (
	.datain(\MUX_PC_MEM|m_out[30]~30_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Endereco_MEM_teste[30]));
// synopsys translate_off
defparam \Endereco_MEM_teste[30]~I .input_async_reset = "none";
defparam \Endereco_MEM_teste[30]~I .input_power_up = "low";
defparam \Endereco_MEM_teste[30]~I .input_register_mode = "none";
defparam \Endereco_MEM_teste[30]~I .input_sync_reset = "none";
defparam \Endereco_MEM_teste[30]~I .oe_async_reset = "none";
defparam \Endereco_MEM_teste[30]~I .oe_power_up = "low";
defparam \Endereco_MEM_teste[30]~I .oe_register_mode = "none";
defparam \Endereco_MEM_teste[30]~I .oe_sync_reset = "none";
defparam \Endereco_MEM_teste[30]~I .operation_mode = "output";
defparam \Endereco_MEM_teste[30]~I .output_async_reset = "none";
defparam \Endereco_MEM_teste[30]~I .output_power_up = "low";
defparam \Endereco_MEM_teste[30]~I .output_register_mode = "none";
defparam \Endereco_MEM_teste[30]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Endereco_MEM_teste[31]~I (
	.datain(\MUX_PC_MEM|m_out[31]~31_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Endereco_MEM_teste[31]));
// synopsys translate_off
defparam \Endereco_MEM_teste[31]~I .input_async_reset = "none";
defparam \Endereco_MEM_teste[31]~I .input_power_up = "low";
defparam \Endereco_MEM_teste[31]~I .input_register_mode = "none";
defparam \Endereco_MEM_teste[31]~I .input_sync_reset = "none";
defparam \Endereco_MEM_teste[31]~I .oe_async_reset = "none";
defparam \Endereco_MEM_teste[31]~I .oe_power_up = "low";
defparam \Endereco_MEM_teste[31]~I .oe_register_mode = "none";
defparam \Endereco_MEM_teste[31]~I .oe_sync_reset = "none";
defparam \Endereco_MEM_teste[31]~I .operation_mode = "output";
defparam \Endereco_MEM_teste[31]~I .output_async_reset = "none";
defparam \Endereco_MEM_teste[31]~I .output_power_up = "low";
defparam \Endereco_MEM_teste[31]~I .output_register_mode = "none";
defparam \Endereco_MEM_teste[31]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Reg_Write3_teste[0]~I (
	.datain(\MUX1_RI_BR|m_out[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg_Write3_teste[0]));
// synopsys translate_off
defparam \Reg_Write3_teste[0]~I .input_async_reset = "none";
defparam \Reg_Write3_teste[0]~I .input_power_up = "low";
defparam \Reg_Write3_teste[0]~I .input_register_mode = "none";
defparam \Reg_Write3_teste[0]~I .input_sync_reset = "none";
defparam \Reg_Write3_teste[0]~I .oe_async_reset = "none";
defparam \Reg_Write3_teste[0]~I .oe_power_up = "low";
defparam \Reg_Write3_teste[0]~I .oe_register_mode = "none";
defparam \Reg_Write3_teste[0]~I .oe_sync_reset = "none";
defparam \Reg_Write3_teste[0]~I .operation_mode = "output";
defparam \Reg_Write3_teste[0]~I .output_async_reset = "none";
defparam \Reg_Write3_teste[0]~I .output_power_up = "low";
defparam \Reg_Write3_teste[0]~I .output_register_mode = "none";
defparam \Reg_Write3_teste[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Reg_Write3_teste[1]~I (
	.datain(\MUX1_RI_BR|m_out[1]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg_Write3_teste[1]));
// synopsys translate_off
defparam \Reg_Write3_teste[1]~I .input_async_reset = "none";
defparam \Reg_Write3_teste[1]~I .input_power_up = "low";
defparam \Reg_Write3_teste[1]~I .input_register_mode = "none";
defparam \Reg_Write3_teste[1]~I .input_sync_reset = "none";
defparam \Reg_Write3_teste[1]~I .oe_async_reset = "none";
defparam \Reg_Write3_teste[1]~I .oe_power_up = "low";
defparam \Reg_Write3_teste[1]~I .oe_register_mode = "none";
defparam \Reg_Write3_teste[1]~I .oe_sync_reset = "none";
defparam \Reg_Write3_teste[1]~I .operation_mode = "output";
defparam \Reg_Write3_teste[1]~I .output_async_reset = "none";
defparam \Reg_Write3_teste[1]~I .output_power_up = "low";
defparam \Reg_Write3_teste[1]~I .output_register_mode = "none";
defparam \Reg_Write3_teste[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Reg_Write3_teste[2]~I (
	.datain(\MUX1_RI_BR|m_out[2]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg_Write3_teste[2]));
// synopsys translate_off
defparam \Reg_Write3_teste[2]~I .input_async_reset = "none";
defparam \Reg_Write3_teste[2]~I .input_power_up = "low";
defparam \Reg_Write3_teste[2]~I .input_register_mode = "none";
defparam \Reg_Write3_teste[2]~I .input_sync_reset = "none";
defparam \Reg_Write3_teste[2]~I .oe_async_reset = "none";
defparam \Reg_Write3_teste[2]~I .oe_power_up = "low";
defparam \Reg_Write3_teste[2]~I .oe_register_mode = "none";
defparam \Reg_Write3_teste[2]~I .oe_sync_reset = "none";
defparam \Reg_Write3_teste[2]~I .operation_mode = "output";
defparam \Reg_Write3_teste[2]~I .output_async_reset = "none";
defparam \Reg_Write3_teste[2]~I .output_power_up = "low";
defparam \Reg_Write3_teste[2]~I .output_register_mode = "none";
defparam \Reg_Write3_teste[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Reg_Write3_teste[3]~I (
	.datain(\MUX1_RI_BR|m_out[3]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg_Write3_teste[3]));
// synopsys translate_off
defparam \Reg_Write3_teste[3]~I .input_async_reset = "none";
defparam \Reg_Write3_teste[3]~I .input_power_up = "low";
defparam \Reg_Write3_teste[3]~I .input_register_mode = "none";
defparam \Reg_Write3_teste[3]~I .input_sync_reset = "none";
defparam \Reg_Write3_teste[3]~I .oe_async_reset = "none";
defparam \Reg_Write3_teste[3]~I .oe_power_up = "low";
defparam \Reg_Write3_teste[3]~I .oe_register_mode = "none";
defparam \Reg_Write3_teste[3]~I .oe_sync_reset = "none";
defparam \Reg_Write3_teste[3]~I .operation_mode = "output";
defparam \Reg_Write3_teste[3]~I .output_async_reset = "none";
defparam \Reg_Write3_teste[3]~I .output_power_up = "low";
defparam \Reg_Write3_teste[3]~I .output_register_mode = "none";
defparam \Reg_Write3_teste[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Reg_Write3_teste[4]~I (
	.datain(\MUX1_RI_BR|m_out[4]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg_Write3_teste[4]));
// synopsys translate_off
defparam \Reg_Write3_teste[4]~I .input_async_reset = "none";
defparam \Reg_Write3_teste[4]~I .input_power_up = "low";
defparam \Reg_Write3_teste[4]~I .input_register_mode = "none";
defparam \Reg_Write3_teste[4]~I .input_sync_reset = "none";
defparam \Reg_Write3_teste[4]~I .oe_async_reset = "none";
defparam \Reg_Write3_teste[4]~I .oe_power_up = "low";
defparam \Reg_Write3_teste[4]~I .oe_register_mode = "none";
defparam \Reg_Write3_teste[4]~I .oe_sync_reset = "none";
defparam \Reg_Write3_teste[4]~I .operation_mode = "output";
defparam \Reg_Write3_teste[4]~I .output_async_reset = "none";
defparam \Reg_Write3_teste[4]~I .output_power_up = "low";
defparam \Reg_Write3_teste[4]~I .output_register_mode = "none";
defparam \Reg_Write3_teste[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Reg_Write3_teste[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg_Write3_teste[5]));
// synopsys translate_off
defparam \Reg_Write3_teste[5]~I .input_async_reset = "none";
defparam \Reg_Write3_teste[5]~I .input_power_up = "low";
defparam \Reg_Write3_teste[5]~I .input_register_mode = "none";
defparam \Reg_Write3_teste[5]~I .input_sync_reset = "none";
defparam \Reg_Write3_teste[5]~I .oe_async_reset = "none";
defparam \Reg_Write3_teste[5]~I .oe_power_up = "low";
defparam \Reg_Write3_teste[5]~I .oe_register_mode = "none";
defparam \Reg_Write3_teste[5]~I .oe_sync_reset = "none";
defparam \Reg_Write3_teste[5]~I .operation_mode = "output";
defparam \Reg_Write3_teste[5]~I .output_async_reset = "none";
defparam \Reg_Write3_teste[5]~I .output_power_up = "low";
defparam \Reg_Write3_teste[5]~I .output_register_mode = "none";
defparam \Reg_Write3_teste[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Reg_Write3_teste[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg_Write3_teste[6]));
// synopsys translate_off
defparam \Reg_Write3_teste[6]~I .input_async_reset = "none";
defparam \Reg_Write3_teste[6]~I .input_power_up = "low";
defparam \Reg_Write3_teste[6]~I .input_register_mode = "none";
defparam \Reg_Write3_teste[6]~I .input_sync_reset = "none";
defparam \Reg_Write3_teste[6]~I .oe_async_reset = "none";
defparam \Reg_Write3_teste[6]~I .oe_power_up = "low";
defparam \Reg_Write3_teste[6]~I .oe_register_mode = "none";
defparam \Reg_Write3_teste[6]~I .oe_sync_reset = "none";
defparam \Reg_Write3_teste[6]~I .operation_mode = "output";
defparam \Reg_Write3_teste[6]~I .output_async_reset = "none";
defparam \Reg_Write3_teste[6]~I .output_power_up = "low";
defparam \Reg_Write3_teste[6]~I .output_register_mode = "none";
defparam \Reg_Write3_teste[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Reg_Write3_teste[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg_Write3_teste[7]));
// synopsys translate_off
defparam \Reg_Write3_teste[7]~I .input_async_reset = "none";
defparam \Reg_Write3_teste[7]~I .input_power_up = "low";
defparam \Reg_Write3_teste[7]~I .input_register_mode = "none";
defparam \Reg_Write3_teste[7]~I .input_sync_reset = "none";
defparam \Reg_Write3_teste[7]~I .oe_async_reset = "none";
defparam \Reg_Write3_teste[7]~I .oe_power_up = "low";
defparam \Reg_Write3_teste[7]~I .oe_register_mode = "none";
defparam \Reg_Write3_teste[7]~I .oe_sync_reset = "none";
defparam \Reg_Write3_teste[7]~I .operation_mode = "output";
defparam \Reg_Write3_teste[7]~I .output_async_reset = "none";
defparam \Reg_Write3_teste[7]~I .output_power_up = "low";
defparam \Reg_Write3_teste[7]~I .output_register_mode = "none";
defparam \Reg_Write3_teste[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Reg_Write3_teste[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg_Write3_teste[8]));
// synopsys translate_off
defparam \Reg_Write3_teste[8]~I .input_async_reset = "none";
defparam \Reg_Write3_teste[8]~I .input_power_up = "low";
defparam \Reg_Write3_teste[8]~I .input_register_mode = "none";
defparam \Reg_Write3_teste[8]~I .input_sync_reset = "none";
defparam \Reg_Write3_teste[8]~I .oe_async_reset = "none";
defparam \Reg_Write3_teste[8]~I .oe_power_up = "low";
defparam \Reg_Write3_teste[8]~I .oe_register_mode = "none";
defparam \Reg_Write3_teste[8]~I .oe_sync_reset = "none";
defparam \Reg_Write3_teste[8]~I .operation_mode = "output";
defparam \Reg_Write3_teste[8]~I .output_async_reset = "none";
defparam \Reg_Write3_teste[8]~I .output_power_up = "low";
defparam \Reg_Write3_teste[8]~I .output_register_mode = "none";
defparam \Reg_Write3_teste[8]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Reg_Write3_teste[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg_Write3_teste[9]));
// synopsys translate_off
defparam \Reg_Write3_teste[9]~I .input_async_reset = "none";
defparam \Reg_Write3_teste[9]~I .input_power_up = "low";
defparam \Reg_Write3_teste[9]~I .input_register_mode = "none";
defparam \Reg_Write3_teste[9]~I .input_sync_reset = "none";
defparam \Reg_Write3_teste[9]~I .oe_async_reset = "none";
defparam \Reg_Write3_teste[9]~I .oe_power_up = "low";
defparam \Reg_Write3_teste[9]~I .oe_register_mode = "none";
defparam \Reg_Write3_teste[9]~I .oe_sync_reset = "none";
defparam \Reg_Write3_teste[9]~I .operation_mode = "output";
defparam \Reg_Write3_teste[9]~I .output_async_reset = "none";
defparam \Reg_Write3_teste[9]~I .output_power_up = "low";
defparam \Reg_Write3_teste[9]~I .output_register_mode = "none";
defparam \Reg_Write3_teste[9]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Reg_Write3_teste[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg_Write3_teste[10]));
// synopsys translate_off
defparam \Reg_Write3_teste[10]~I .input_async_reset = "none";
defparam \Reg_Write3_teste[10]~I .input_power_up = "low";
defparam \Reg_Write3_teste[10]~I .input_register_mode = "none";
defparam \Reg_Write3_teste[10]~I .input_sync_reset = "none";
defparam \Reg_Write3_teste[10]~I .oe_async_reset = "none";
defparam \Reg_Write3_teste[10]~I .oe_power_up = "low";
defparam \Reg_Write3_teste[10]~I .oe_register_mode = "none";
defparam \Reg_Write3_teste[10]~I .oe_sync_reset = "none";
defparam \Reg_Write3_teste[10]~I .operation_mode = "output";
defparam \Reg_Write3_teste[10]~I .output_async_reset = "none";
defparam \Reg_Write3_teste[10]~I .output_power_up = "low";
defparam \Reg_Write3_teste[10]~I .output_register_mode = "none";
defparam \Reg_Write3_teste[10]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Reg_Write3_teste[11]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg_Write3_teste[11]));
// synopsys translate_off
defparam \Reg_Write3_teste[11]~I .input_async_reset = "none";
defparam \Reg_Write3_teste[11]~I .input_power_up = "low";
defparam \Reg_Write3_teste[11]~I .input_register_mode = "none";
defparam \Reg_Write3_teste[11]~I .input_sync_reset = "none";
defparam \Reg_Write3_teste[11]~I .oe_async_reset = "none";
defparam \Reg_Write3_teste[11]~I .oe_power_up = "low";
defparam \Reg_Write3_teste[11]~I .oe_register_mode = "none";
defparam \Reg_Write3_teste[11]~I .oe_sync_reset = "none";
defparam \Reg_Write3_teste[11]~I .operation_mode = "output";
defparam \Reg_Write3_teste[11]~I .output_async_reset = "none";
defparam \Reg_Write3_teste[11]~I .output_power_up = "low";
defparam \Reg_Write3_teste[11]~I .output_register_mode = "none";
defparam \Reg_Write3_teste[11]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Reg_Write3_teste[12]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg_Write3_teste[12]));
// synopsys translate_off
defparam \Reg_Write3_teste[12]~I .input_async_reset = "none";
defparam \Reg_Write3_teste[12]~I .input_power_up = "low";
defparam \Reg_Write3_teste[12]~I .input_register_mode = "none";
defparam \Reg_Write3_teste[12]~I .input_sync_reset = "none";
defparam \Reg_Write3_teste[12]~I .oe_async_reset = "none";
defparam \Reg_Write3_teste[12]~I .oe_power_up = "low";
defparam \Reg_Write3_teste[12]~I .oe_register_mode = "none";
defparam \Reg_Write3_teste[12]~I .oe_sync_reset = "none";
defparam \Reg_Write3_teste[12]~I .operation_mode = "output";
defparam \Reg_Write3_teste[12]~I .output_async_reset = "none";
defparam \Reg_Write3_teste[12]~I .output_power_up = "low";
defparam \Reg_Write3_teste[12]~I .output_register_mode = "none";
defparam \Reg_Write3_teste[12]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Reg_Write3_teste[13]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg_Write3_teste[13]));
// synopsys translate_off
defparam \Reg_Write3_teste[13]~I .input_async_reset = "none";
defparam \Reg_Write3_teste[13]~I .input_power_up = "low";
defparam \Reg_Write3_teste[13]~I .input_register_mode = "none";
defparam \Reg_Write3_teste[13]~I .input_sync_reset = "none";
defparam \Reg_Write3_teste[13]~I .oe_async_reset = "none";
defparam \Reg_Write3_teste[13]~I .oe_power_up = "low";
defparam \Reg_Write3_teste[13]~I .oe_register_mode = "none";
defparam \Reg_Write3_teste[13]~I .oe_sync_reset = "none";
defparam \Reg_Write3_teste[13]~I .operation_mode = "output";
defparam \Reg_Write3_teste[13]~I .output_async_reset = "none";
defparam \Reg_Write3_teste[13]~I .output_power_up = "low";
defparam \Reg_Write3_teste[13]~I .output_register_mode = "none";
defparam \Reg_Write3_teste[13]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Reg_Write3_teste[14]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg_Write3_teste[14]));
// synopsys translate_off
defparam \Reg_Write3_teste[14]~I .input_async_reset = "none";
defparam \Reg_Write3_teste[14]~I .input_power_up = "low";
defparam \Reg_Write3_teste[14]~I .input_register_mode = "none";
defparam \Reg_Write3_teste[14]~I .input_sync_reset = "none";
defparam \Reg_Write3_teste[14]~I .oe_async_reset = "none";
defparam \Reg_Write3_teste[14]~I .oe_power_up = "low";
defparam \Reg_Write3_teste[14]~I .oe_register_mode = "none";
defparam \Reg_Write3_teste[14]~I .oe_sync_reset = "none";
defparam \Reg_Write3_teste[14]~I .operation_mode = "output";
defparam \Reg_Write3_teste[14]~I .output_async_reset = "none";
defparam \Reg_Write3_teste[14]~I .output_power_up = "low";
defparam \Reg_Write3_teste[14]~I .output_register_mode = "none";
defparam \Reg_Write3_teste[14]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Reg_Write3_teste[15]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg_Write3_teste[15]));
// synopsys translate_off
defparam \Reg_Write3_teste[15]~I .input_async_reset = "none";
defparam \Reg_Write3_teste[15]~I .input_power_up = "low";
defparam \Reg_Write3_teste[15]~I .input_register_mode = "none";
defparam \Reg_Write3_teste[15]~I .input_sync_reset = "none";
defparam \Reg_Write3_teste[15]~I .oe_async_reset = "none";
defparam \Reg_Write3_teste[15]~I .oe_power_up = "low";
defparam \Reg_Write3_teste[15]~I .oe_register_mode = "none";
defparam \Reg_Write3_teste[15]~I .oe_sync_reset = "none";
defparam \Reg_Write3_teste[15]~I .operation_mode = "output";
defparam \Reg_Write3_teste[15]~I .output_async_reset = "none";
defparam \Reg_Write3_teste[15]~I .output_power_up = "low";
defparam \Reg_Write3_teste[15]~I .output_register_mode = "none";
defparam \Reg_Write3_teste[15]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Reg_Write3_teste[16]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg_Write3_teste[16]));
// synopsys translate_off
defparam \Reg_Write3_teste[16]~I .input_async_reset = "none";
defparam \Reg_Write3_teste[16]~I .input_power_up = "low";
defparam \Reg_Write3_teste[16]~I .input_register_mode = "none";
defparam \Reg_Write3_teste[16]~I .input_sync_reset = "none";
defparam \Reg_Write3_teste[16]~I .oe_async_reset = "none";
defparam \Reg_Write3_teste[16]~I .oe_power_up = "low";
defparam \Reg_Write3_teste[16]~I .oe_register_mode = "none";
defparam \Reg_Write3_teste[16]~I .oe_sync_reset = "none";
defparam \Reg_Write3_teste[16]~I .operation_mode = "output";
defparam \Reg_Write3_teste[16]~I .output_async_reset = "none";
defparam \Reg_Write3_teste[16]~I .output_power_up = "low";
defparam \Reg_Write3_teste[16]~I .output_register_mode = "none";
defparam \Reg_Write3_teste[16]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Reg_Write3_teste[17]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg_Write3_teste[17]));
// synopsys translate_off
defparam \Reg_Write3_teste[17]~I .input_async_reset = "none";
defparam \Reg_Write3_teste[17]~I .input_power_up = "low";
defparam \Reg_Write3_teste[17]~I .input_register_mode = "none";
defparam \Reg_Write3_teste[17]~I .input_sync_reset = "none";
defparam \Reg_Write3_teste[17]~I .oe_async_reset = "none";
defparam \Reg_Write3_teste[17]~I .oe_power_up = "low";
defparam \Reg_Write3_teste[17]~I .oe_register_mode = "none";
defparam \Reg_Write3_teste[17]~I .oe_sync_reset = "none";
defparam \Reg_Write3_teste[17]~I .operation_mode = "output";
defparam \Reg_Write3_teste[17]~I .output_async_reset = "none";
defparam \Reg_Write3_teste[17]~I .output_power_up = "low";
defparam \Reg_Write3_teste[17]~I .output_register_mode = "none";
defparam \Reg_Write3_teste[17]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Reg_Write3_teste[18]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg_Write3_teste[18]));
// synopsys translate_off
defparam \Reg_Write3_teste[18]~I .input_async_reset = "none";
defparam \Reg_Write3_teste[18]~I .input_power_up = "low";
defparam \Reg_Write3_teste[18]~I .input_register_mode = "none";
defparam \Reg_Write3_teste[18]~I .input_sync_reset = "none";
defparam \Reg_Write3_teste[18]~I .oe_async_reset = "none";
defparam \Reg_Write3_teste[18]~I .oe_power_up = "low";
defparam \Reg_Write3_teste[18]~I .oe_register_mode = "none";
defparam \Reg_Write3_teste[18]~I .oe_sync_reset = "none";
defparam \Reg_Write3_teste[18]~I .operation_mode = "output";
defparam \Reg_Write3_teste[18]~I .output_async_reset = "none";
defparam \Reg_Write3_teste[18]~I .output_power_up = "low";
defparam \Reg_Write3_teste[18]~I .output_register_mode = "none";
defparam \Reg_Write3_teste[18]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Reg_Write3_teste[19]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg_Write3_teste[19]));
// synopsys translate_off
defparam \Reg_Write3_teste[19]~I .input_async_reset = "none";
defparam \Reg_Write3_teste[19]~I .input_power_up = "low";
defparam \Reg_Write3_teste[19]~I .input_register_mode = "none";
defparam \Reg_Write3_teste[19]~I .input_sync_reset = "none";
defparam \Reg_Write3_teste[19]~I .oe_async_reset = "none";
defparam \Reg_Write3_teste[19]~I .oe_power_up = "low";
defparam \Reg_Write3_teste[19]~I .oe_register_mode = "none";
defparam \Reg_Write3_teste[19]~I .oe_sync_reset = "none";
defparam \Reg_Write3_teste[19]~I .operation_mode = "output";
defparam \Reg_Write3_teste[19]~I .output_async_reset = "none";
defparam \Reg_Write3_teste[19]~I .output_power_up = "low";
defparam \Reg_Write3_teste[19]~I .output_register_mode = "none";
defparam \Reg_Write3_teste[19]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Reg_Write3_teste[20]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg_Write3_teste[20]));
// synopsys translate_off
defparam \Reg_Write3_teste[20]~I .input_async_reset = "none";
defparam \Reg_Write3_teste[20]~I .input_power_up = "low";
defparam \Reg_Write3_teste[20]~I .input_register_mode = "none";
defparam \Reg_Write3_teste[20]~I .input_sync_reset = "none";
defparam \Reg_Write3_teste[20]~I .oe_async_reset = "none";
defparam \Reg_Write3_teste[20]~I .oe_power_up = "low";
defparam \Reg_Write3_teste[20]~I .oe_register_mode = "none";
defparam \Reg_Write3_teste[20]~I .oe_sync_reset = "none";
defparam \Reg_Write3_teste[20]~I .operation_mode = "output";
defparam \Reg_Write3_teste[20]~I .output_async_reset = "none";
defparam \Reg_Write3_teste[20]~I .output_power_up = "low";
defparam \Reg_Write3_teste[20]~I .output_register_mode = "none";
defparam \Reg_Write3_teste[20]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Reg_Write3_teste[21]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg_Write3_teste[21]));
// synopsys translate_off
defparam \Reg_Write3_teste[21]~I .input_async_reset = "none";
defparam \Reg_Write3_teste[21]~I .input_power_up = "low";
defparam \Reg_Write3_teste[21]~I .input_register_mode = "none";
defparam \Reg_Write3_teste[21]~I .input_sync_reset = "none";
defparam \Reg_Write3_teste[21]~I .oe_async_reset = "none";
defparam \Reg_Write3_teste[21]~I .oe_power_up = "low";
defparam \Reg_Write3_teste[21]~I .oe_register_mode = "none";
defparam \Reg_Write3_teste[21]~I .oe_sync_reset = "none";
defparam \Reg_Write3_teste[21]~I .operation_mode = "output";
defparam \Reg_Write3_teste[21]~I .output_async_reset = "none";
defparam \Reg_Write3_teste[21]~I .output_power_up = "low";
defparam \Reg_Write3_teste[21]~I .output_register_mode = "none";
defparam \Reg_Write3_teste[21]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Reg_Write3_teste[22]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg_Write3_teste[22]));
// synopsys translate_off
defparam \Reg_Write3_teste[22]~I .input_async_reset = "none";
defparam \Reg_Write3_teste[22]~I .input_power_up = "low";
defparam \Reg_Write3_teste[22]~I .input_register_mode = "none";
defparam \Reg_Write3_teste[22]~I .input_sync_reset = "none";
defparam \Reg_Write3_teste[22]~I .oe_async_reset = "none";
defparam \Reg_Write3_teste[22]~I .oe_power_up = "low";
defparam \Reg_Write3_teste[22]~I .oe_register_mode = "none";
defparam \Reg_Write3_teste[22]~I .oe_sync_reset = "none";
defparam \Reg_Write3_teste[22]~I .operation_mode = "output";
defparam \Reg_Write3_teste[22]~I .output_async_reset = "none";
defparam \Reg_Write3_teste[22]~I .output_power_up = "low";
defparam \Reg_Write3_teste[22]~I .output_register_mode = "none";
defparam \Reg_Write3_teste[22]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Reg_Write3_teste[23]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg_Write3_teste[23]));
// synopsys translate_off
defparam \Reg_Write3_teste[23]~I .input_async_reset = "none";
defparam \Reg_Write3_teste[23]~I .input_power_up = "low";
defparam \Reg_Write3_teste[23]~I .input_register_mode = "none";
defparam \Reg_Write3_teste[23]~I .input_sync_reset = "none";
defparam \Reg_Write3_teste[23]~I .oe_async_reset = "none";
defparam \Reg_Write3_teste[23]~I .oe_power_up = "low";
defparam \Reg_Write3_teste[23]~I .oe_register_mode = "none";
defparam \Reg_Write3_teste[23]~I .oe_sync_reset = "none";
defparam \Reg_Write3_teste[23]~I .operation_mode = "output";
defparam \Reg_Write3_teste[23]~I .output_async_reset = "none";
defparam \Reg_Write3_teste[23]~I .output_power_up = "low";
defparam \Reg_Write3_teste[23]~I .output_register_mode = "none";
defparam \Reg_Write3_teste[23]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Reg_Write3_teste[24]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg_Write3_teste[24]));
// synopsys translate_off
defparam \Reg_Write3_teste[24]~I .input_async_reset = "none";
defparam \Reg_Write3_teste[24]~I .input_power_up = "low";
defparam \Reg_Write3_teste[24]~I .input_register_mode = "none";
defparam \Reg_Write3_teste[24]~I .input_sync_reset = "none";
defparam \Reg_Write3_teste[24]~I .oe_async_reset = "none";
defparam \Reg_Write3_teste[24]~I .oe_power_up = "low";
defparam \Reg_Write3_teste[24]~I .oe_register_mode = "none";
defparam \Reg_Write3_teste[24]~I .oe_sync_reset = "none";
defparam \Reg_Write3_teste[24]~I .operation_mode = "output";
defparam \Reg_Write3_teste[24]~I .output_async_reset = "none";
defparam \Reg_Write3_teste[24]~I .output_power_up = "low";
defparam \Reg_Write3_teste[24]~I .output_register_mode = "none";
defparam \Reg_Write3_teste[24]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Reg_Write3_teste[25]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg_Write3_teste[25]));
// synopsys translate_off
defparam \Reg_Write3_teste[25]~I .input_async_reset = "none";
defparam \Reg_Write3_teste[25]~I .input_power_up = "low";
defparam \Reg_Write3_teste[25]~I .input_register_mode = "none";
defparam \Reg_Write3_teste[25]~I .input_sync_reset = "none";
defparam \Reg_Write3_teste[25]~I .oe_async_reset = "none";
defparam \Reg_Write3_teste[25]~I .oe_power_up = "low";
defparam \Reg_Write3_teste[25]~I .oe_register_mode = "none";
defparam \Reg_Write3_teste[25]~I .oe_sync_reset = "none";
defparam \Reg_Write3_teste[25]~I .operation_mode = "output";
defparam \Reg_Write3_teste[25]~I .output_async_reset = "none";
defparam \Reg_Write3_teste[25]~I .output_power_up = "low";
defparam \Reg_Write3_teste[25]~I .output_register_mode = "none";
defparam \Reg_Write3_teste[25]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Reg_Write3_teste[26]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg_Write3_teste[26]));
// synopsys translate_off
defparam \Reg_Write3_teste[26]~I .input_async_reset = "none";
defparam \Reg_Write3_teste[26]~I .input_power_up = "low";
defparam \Reg_Write3_teste[26]~I .input_register_mode = "none";
defparam \Reg_Write3_teste[26]~I .input_sync_reset = "none";
defparam \Reg_Write3_teste[26]~I .oe_async_reset = "none";
defparam \Reg_Write3_teste[26]~I .oe_power_up = "low";
defparam \Reg_Write3_teste[26]~I .oe_register_mode = "none";
defparam \Reg_Write3_teste[26]~I .oe_sync_reset = "none";
defparam \Reg_Write3_teste[26]~I .operation_mode = "output";
defparam \Reg_Write3_teste[26]~I .output_async_reset = "none";
defparam \Reg_Write3_teste[26]~I .output_power_up = "low";
defparam \Reg_Write3_teste[26]~I .output_register_mode = "none";
defparam \Reg_Write3_teste[26]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Reg_Write3_teste[27]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg_Write3_teste[27]));
// synopsys translate_off
defparam \Reg_Write3_teste[27]~I .input_async_reset = "none";
defparam \Reg_Write3_teste[27]~I .input_power_up = "low";
defparam \Reg_Write3_teste[27]~I .input_register_mode = "none";
defparam \Reg_Write3_teste[27]~I .input_sync_reset = "none";
defparam \Reg_Write3_teste[27]~I .oe_async_reset = "none";
defparam \Reg_Write3_teste[27]~I .oe_power_up = "low";
defparam \Reg_Write3_teste[27]~I .oe_register_mode = "none";
defparam \Reg_Write3_teste[27]~I .oe_sync_reset = "none";
defparam \Reg_Write3_teste[27]~I .operation_mode = "output";
defparam \Reg_Write3_teste[27]~I .output_async_reset = "none";
defparam \Reg_Write3_teste[27]~I .output_power_up = "low";
defparam \Reg_Write3_teste[27]~I .output_register_mode = "none";
defparam \Reg_Write3_teste[27]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Reg_Write3_teste[28]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg_Write3_teste[28]));
// synopsys translate_off
defparam \Reg_Write3_teste[28]~I .input_async_reset = "none";
defparam \Reg_Write3_teste[28]~I .input_power_up = "low";
defparam \Reg_Write3_teste[28]~I .input_register_mode = "none";
defparam \Reg_Write3_teste[28]~I .input_sync_reset = "none";
defparam \Reg_Write3_teste[28]~I .oe_async_reset = "none";
defparam \Reg_Write3_teste[28]~I .oe_power_up = "low";
defparam \Reg_Write3_teste[28]~I .oe_register_mode = "none";
defparam \Reg_Write3_teste[28]~I .oe_sync_reset = "none";
defparam \Reg_Write3_teste[28]~I .operation_mode = "output";
defparam \Reg_Write3_teste[28]~I .output_async_reset = "none";
defparam \Reg_Write3_teste[28]~I .output_power_up = "low";
defparam \Reg_Write3_teste[28]~I .output_register_mode = "none";
defparam \Reg_Write3_teste[28]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Reg_Write3_teste[29]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg_Write3_teste[29]));
// synopsys translate_off
defparam \Reg_Write3_teste[29]~I .input_async_reset = "none";
defparam \Reg_Write3_teste[29]~I .input_power_up = "low";
defparam \Reg_Write3_teste[29]~I .input_register_mode = "none";
defparam \Reg_Write3_teste[29]~I .input_sync_reset = "none";
defparam \Reg_Write3_teste[29]~I .oe_async_reset = "none";
defparam \Reg_Write3_teste[29]~I .oe_power_up = "low";
defparam \Reg_Write3_teste[29]~I .oe_register_mode = "none";
defparam \Reg_Write3_teste[29]~I .oe_sync_reset = "none";
defparam \Reg_Write3_teste[29]~I .operation_mode = "output";
defparam \Reg_Write3_teste[29]~I .output_async_reset = "none";
defparam \Reg_Write3_teste[29]~I .output_power_up = "low";
defparam \Reg_Write3_teste[29]~I .output_register_mode = "none";
defparam \Reg_Write3_teste[29]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Reg_Write3_teste[30]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg_Write3_teste[30]));
// synopsys translate_off
defparam \Reg_Write3_teste[30]~I .input_async_reset = "none";
defparam \Reg_Write3_teste[30]~I .input_power_up = "low";
defparam \Reg_Write3_teste[30]~I .input_register_mode = "none";
defparam \Reg_Write3_teste[30]~I .input_sync_reset = "none";
defparam \Reg_Write3_teste[30]~I .oe_async_reset = "none";
defparam \Reg_Write3_teste[30]~I .oe_power_up = "low";
defparam \Reg_Write3_teste[30]~I .oe_register_mode = "none";
defparam \Reg_Write3_teste[30]~I .oe_sync_reset = "none";
defparam \Reg_Write3_teste[30]~I .operation_mode = "output";
defparam \Reg_Write3_teste[30]~I .output_async_reset = "none";
defparam \Reg_Write3_teste[30]~I .output_power_up = "low";
defparam \Reg_Write3_teste[30]~I .output_register_mode = "none";
defparam \Reg_Write3_teste[30]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Reg_Write3_teste[31]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg_Write3_teste[31]));
// synopsys translate_off
defparam \Reg_Write3_teste[31]~I .input_async_reset = "none";
defparam \Reg_Write3_teste[31]~I .input_power_up = "low";
defparam \Reg_Write3_teste[31]~I .input_register_mode = "none";
defparam \Reg_Write3_teste[31]~I .input_sync_reset = "none";
defparam \Reg_Write3_teste[31]~I .oe_async_reset = "none";
defparam \Reg_Write3_teste[31]~I .oe_power_up = "low";
defparam \Reg_Write3_teste[31]~I .oe_register_mode = "none";
defparam \Reg_Write3_teste[31]~I .oe_sync_reset = "none";
defparam \Reg_Write3_teste[31]~I .operation_mode = "output";
defparam \Reg_Write3_teste[31]~I .output_async_reset = "none";
defparam \Reg_Write3_teste[31]~I .output_power_up = "low";
defparam \Reg_Write3_teste[31]~I .output_register_mode = "none";
defparam \Reg_Write3_teste[31]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \OrigBAlu_teste[0]~I (
	.datain(\Controladora|s_aluBin [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OrigBAlu_teste[0]));
// synopsys translate_off
defparam \OrigBAlu_teste[0]~I .input_async_reset = "none";
defparam \OrigBAlu_teste[0]~I .input_power_up = "low";
defparam \OrigBAlu_teste[0]~I .input_register_mode = "none";
defparam \OrigBAlu_teste[0]~I .input_sync_reset = "none";
defparam \OrigBAlu_teste[0]~I .oe_async_reset = "none";
defparam \OrigBAlu_teste[0]~I .oe_power_up = "low";
defparam \OrigBAlu_teste[0]~I .oe_register_mode = "none";
defparam \OrigBAlu_teste[0]~I .oe_sync_reset = "none";
defparam \OrigBAlu_teste[0]~I .operation_mode = "output";
defparam \OrigBAlu_teste[0]~I .output_async_reset = "none";
defparam \OrigBAlu_teste[0]~I .output_power_up = "low";
defparam \OrigBAlu_teste[0]~I .output_register_mode = "none";
defparam \OrigBAlu_teste[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \OrigBAlu_teste[1]~I (
	.datain(!\Controladora|WideNor0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OrigBAlu_teste[1]));
// synopsys translate_off
defparam \OrigBAlu_teste[1]~I .input_async_reset = "none";
defparam \OrigBAlu_teste[1]~I .input_power_up = "low";
defparam \OrigBAlu_teste[1]~I .input_register_mode = "none";
defparam \OrigBAlu_teste[1]~I .input_sync_reset = "none";
defparam \OrigBAlu_teste[1]~I .oe_async_reset = "none";
defparam \OrigBAlu_teste[1]~I .oe_power_up = "low";
defparam \OrigBAlu_teste[1]~I .oe_register_mode = "none";
defparam \OrigBAlu_teste[1]~I .oe_sync_reset = "none";
defparam \OrigBAlu_teste[1]~I .operation_mode = "output";
defparam \OrigBAlu_teste[1]~I .output_async_reset = "none";
defparam \OrigBAlu_teste[1]~I .output_power_up = "low";
defparam \OrigBAlu_teste[1]~I .output_register_mode = "none";
defparam \OrigBAlu_teste[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \louD_teste~I (
	.datain(\Controladora|s_mem_add~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(louD_teste));
// synopsys translate_off
defparam \louD_teste~I .input_async_reset = "none";
defparam \louD_teste~I .input_power_up = "low";
defparam \louD_teste~I .input_register_mode = "none";
defparam \louD_teste~I .input_sync_reset = "none";
defparam \louD_teste~I .oe_async_reset = "none";
defparam \louD_teste~I .oe_power_up = "low";
defparam \louD_teste~I .oe_register_mode = "none";
defparam \louD_teste~I .oe_sync_reset = "none";
defparam \louD_teste~I .operation_mode = "output";
defparam \louD_teste~I .output_async_reset = "none";
defparam \louD_teste~I .output_power_up = "low";
defparam \louD_teste~I .output_register_mode = "none";
defparam \louD_teste~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MemparaReg_teste~I (
	.datain(\Controladora|pstate.ldreg_st~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemparaReg_teste));
// synopsys translate_off
defparam \MemparaReg_teste~I .input_async_reset = "none";
defparam \MemparaReg_teste~I .input_power_up = "low";
defparam \MemparaReg_teste~I .input_register_mode = "none";
defparam \MemparaReg_teste~I .input_sync_reset = "none";
defparam \MemparaReg_teste~I .oe_async_reset = "none";
defparam \MemparaReg_teste~I .oe_power_up = "low";
defparam \MemparaReg_teste~I .oe_register_mode = "none";
defparam \MemparaReg_teste~I .oe_sync_reset = "none";
defparam \MemparaReg_teste~I .operation_mode = "output";
defparam \MemparaReg_teste~I .output_async_reset = "none";
defparam \MemparaReg_teste~I .output_power_up = "low";
defparam \MemparaReg_teste~I .output_register_mode = "none";
defparam \MemparaReg_teste~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \EscreveReg_teste~I (
	.datain(\Controladora|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(EscreveReg_teste));
// synopsys translate_off
defparam \EscreveReg_teste~I .input_async_reset = "none";
defparam \EscreveReg_teste~I .input_power_up = "low";
defparam \EscreveReg_teste~I .input_register_mode = "none";
defparam \EscreveReg_teste~I .input_sync_reset = "none";
defparam \EscreveReg_teste~I .oe_async_reset = "none";
defparam \EscreveReg_teste~I .oe_power_up = "low";
defparam \EscreveReg_teste~I .oe_register_mode = "none";
defparam \EscreveReg_teste~I .oe_sync_reset = "none";
defparam \EscreveReg_teste~I .operation_mode = "output";
defparam \EscreveReg_teste~I .output_async_reset = "none";
defparam \EscreveReg_teste~I .output_power_up = "low";
defparam \EscreveReg_teste~I .output_register_mode = "none";
defparam \EscreveReg_teste~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \regDST_test~I (
	.datain(\Controladora|pstate.writereg_st~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regDST_test));
// synopsys translate_off
defparam \regDST_test~I .input_async_reset = "none";
defparam \regDST_test~I .input_power_up = "low";
defparam \regDST_test~I .input_register_mode = "none";
defparam \regDST_test~I .input_sync_reset = "none";
defparam \regDST_test~I .oe_async_reset = "none";
defparam \regDST_test~I .oe_power_up = "low";
defparam \regDST_test~I .oe_register_mode = "none";
defparam \regDST_test~I .oe_sync_reset = "none";
defparam \regDST_test~I .operation_mode = "output";
defparam \regDST_test~I .output_async_reset = "none";
defparam \regDST_test~I .output_power_up = "low";
defparam \regDST_test~I .output_register_mode = "none";
defparam \regDST_test~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \EnablePC_teste~I (
	.datain(\EnablePC~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(EnablePC_teste));
// synopsys translate_off
defparam \EnablePC_teste~I .input_async_reset = "none";
defparam \EnablePC_teste~I .input_power_up = "low";
defparam \EnablePC_teste~I .input_register_mode = "none";
defparam \EnablePC_teste~I .input_sync_reset = "none";
defparam \EnablePC_teste~I .oe_async_reset = "none";
defparam \EnablePC_teste~I .oe_power_up = "low";
defparam \EnablePC_teste~I .oe_register_mode = "none";
defparam \EnablePC_teste~I .oe_sync_reset = "none";
defparam \EnablePC_teste~I .operation_mode = "output";
defparam \EnablePC_teste~I .output_async_reset = "none";
defparam \EnablePC_teste~I .output_power_up = "low";
defparam \EnablePC_teste~I .output_register_mode = "none";
defparam \EnablePC_teste~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \is_bgez_teste~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(is_bgez_teste));
// synopsys translate_off
defparam \is_bgez_teste~I .input_async_reset = "none";
defparam \is_bgez_teste~I .input_power_up = "low";
defparam \is_bgez_teste~I .input_register_mode = "none";
defparam \is_bgez_teste~I .input_sync_reset = "none";
defparam \is_bgez_teste~I .oe_async_reset = "none";
defparam \is_bgez_teste~I .oe_power_up = "low";
defparam \is_bgez_teste~I .oe_register_mode = "none";
defparam \is_bgez_teste~I .oe_sync_reset = "none";
defparam \is_bgez_teste~I .operation_mode = "output";
defparam \is_bgez_teste~I .output_async_reset = "none";
defparam \is_bgez_teste~I .output_power_up = "low";
defparam \is_bgez_teste~I .output_register_mode = "none";
defparam \is_bgez_teste~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \op_alu_test[0]~I (
	.datain(\Controladora|Selector0~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(op_alu_test[0]));
// synopsys translate_off
defparam \op_alu_test[0]~I .input_async_reset = "none";
defparam \op_alu_test[0]~I .input_power_up = "low";
defparam \op_alu_test[0]~I .input_register_mode = "none";
defparam \op_alu_test[0]~I .input_sync_reset = "none";
defparam \op_alu_test[0]~I .oe_async_reset = "none";
defparam \op_alu_test[0]~I .oe_power_up = "low";
defparam \op_alu_test[0]~I .oe_register_mode = "none";
defparam \op_alu_test[0]~I .oe_sync_reset = "none";
defparam \op_alu_test[0]~I .operation_mode = "output";
defparam \op_alu_test[0]~I .output_async_reset = "none";
defparam \op_alu_test[0]~I .output_power_up = "low";
defparam \op_alu_test[0]~I .output_register_mode = "none";
defparam \op_alu_test[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \op_alu_test[1]~I (
	.datain(\Controladora|op_alu[1]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(op_alu_test[1]));
// synopsys translate_off
defparam \op_alu_test[1]~I .input_async_reset = "none";
defparam \op_alu_test[1]~I .input_power_up = "low";
defparam \op_alu_test[1]~I .input_register_mode = "none";
defparam \op_alu_test[1]~I .input_sync_reset = "none";
defparam \op_alu_test[1]~I .oe_async_reset = "none";
defparam \op_alu_test[1]~I .oe_power_up = "low";
defparam \op_alu_test[1]~I .oe_register_mode = "none";
defparam \op_alu_test[1]~I .oe_sync_reset = "none";
defparam \op_alu_test[1]~I .operation_mode = "output";
defparam \op_alu_test[1]~I .output_async_reset = "none";
defparam \op_alu_test[1]~I .output_power_up = "low";
defparam \op_alu_test[1]~I .output_register_mode = "none";
defparam \op_alu_test[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \op_alu_test[2]~I (
	.datain(\Controladora|op_alu[2]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(op_alu_test[2]));
// synopsys translate_off
defparam \op_alu_test[2]~I .input_async_reset = "none";
defparam \op_alu_test[2]~I .input_power_up = "low";
defparam \op_alu_test[2]~I .input_register_mode = "none";
defparam \op_alu_test[2]~I .input_sync_reset = "none";
defparam \op_alu_test[2]~I .oe_async_reset = "none";
defparam \op_alu_test[2]~I .oe_power_up = "low";
defparam \op_alu_test[2]~I .oe_register_mode = "none";
defparam \op_alu_test[2]~I .oe_sync_reset = "none";
defparam \op_alu_test[2]~I .operation_mode = "output";
defparam \op_alu_test[2]~I .output_async_reset = "none";
defparam \op_alu_test[2]~I .output_power_up = "low";
defparam \op_alu_test[2]~I .output_register_mode = "none";
defparam \op_alu_test[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \op_alu_test[3]~I (
	.datain(\Controladora|pstate.rtype_ex_st~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(op_alu_test[3]));
// synopsys translate_off
defparam \op_alu_test[3]~I .input_async_reset = "none";
defparam \op_alu_test[3]~I .input_power_up = "low";
defparam \op_alu_test[3]~I .input_register_mode = "none";
defparam \op_alu_test[3]~I .input_sync_reset = "none";
defparam \op_alu_test[3]~I .oe_async_reset = "none";
defparam \op_alu_test[3]~I .oe_power_up = "low";
defparam \op_alu_test[3]~I .oe_register_mode = "none";
defparam \op_alu_test[3]~I .oe_sync_reset = "none";
defparam \op_alu_test[3]~I .operation_mode = "output";
defparam \op_alu_test[3]~I .output_async_reset = "none";
defparam \op_alu_test[3]~I .output_power_up = "low";
defparam \op_alu_test[3]~I .output_register_mode = "none";
defparam \op_alu_test[3]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
