DRAM.v,verilog,xil_defaultlib,../../../../rv32icpu.gen/sources_1/ip/DRAM_1/sim/DRAM.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
