["sbt.Task[scala.collection.Seq[java.nio.file.Path]]",["/home/xiabin/workstation/CPU-Core/RV-CPU/target/scala-2.12/classes/RVCore/Parameters$.class","/home/xiabin/workstation/CPU-Core/RV-CPU/target/scala-2.12/classes/RVCore/walu.class","/home/xiabin/workstation/CPU-Core/RV-CPU/target/scala-2.12/classes/RVCore/RegFile.class","/home/xiabin/workstation/CPU-Core/RV-CPU/target/scala-2.12/classes/RVCore/DataRead.class","/home/xiabin/workstation/CPU-Core/RV-CPU/target/scala-2.12/classes/RVCore/CPU$.class","/home/xiabin/workstation/CPU-Core/RV-CPU/target/scala-2.12/classes/RVCore/coreCtrl.class","/home/xiabin/workstation/CPU-Core/RV-CPU/target/scala-2.12/classes/RVCore/CPU$delayedInit$body.class","/home/xiabin/workstation/CPU-Core/RV-CPU/target/scala-2.12/classes/RVCore/core$.class","/home/xiabin/workstation/CPU-Core/RV-CPU/target/scala-2.12/classes/RVCore/cmp_module$$anon$3.class","/home/xiabin/workstation/CPU-Core/RV-CPU/target/scala-2.12/classes/RVCore/Decoder$$anon$1.class","/home/xiabin/workstation/CPU-Core/RV-CPU/target/scala-2.12/classes/test$delayedInit$body.class","/home/xiabin/workstation/CPU-Core/RV-CPU/target/scala-2.12/classes/RVCore/walu$$anon$2.class","/home/xiabin/workstation/CPU-Core/RV-CPU/target/scala-2.12/classes/RVCore/Check$$anon$1.class","/home/xiabin/workstation/CPU-Core/RV-CPU/target/scala-2.12/classes/RVCore/DataRead$$anon$1.class","/home/xiabin/workstation/CPU-Core/RV-CPU/target/scala-2.12/classes/RVCore/core$delayedInit$body.class","/home/xiabin/workstation/CPU-Core/RV-CPU/target/scala-2.12/classes/RVCore/alu$$anon$1.class","/home/xiabin/workstation/CPU-Core/RV-CPU/target/scala-2.12/classes/RVCore/InstRead.class","/home/xiabin/workstation/CPU-Core/RV-CPU/target/scala-2.12/classes/RVCore/StateFSM$.class","/home/xiabin/workstation/CPU-Core/RV-CPU/target/scala-2.12/classes/RVCore/coreCtrl$delayedInit$body.class","/home/xiabin/workstation/CPU-Core/RV-CPU/target/scala-2.12/classes/RVCore/Instructions$.class","/home/xiabin/workstation/CPU-Core/RV-CPU/target/scala-2.12/classes/RVCore/core_io.class","/home/xiabin/workstation/CPU-Core/RV-CPU/target/scala-2.12/classes/RVCore/Parameters.class","/home/xiabin/workstation/CPU-Core/RV-CPU/target/scala-2.12/classes/test.class","/home/xiabin/workstation/CPU-Core/RV-CPU/target/scala-2.12/classes/test$.class","/home/xiabin/workstation/CPU-Core/RV-CPU/target/scala-2.12/classes/RVCore/transfer.class","/home/xiabin/workstation/CPU-Core/RV-CPU/target/scala-2.12/classes/RVCore/cmp_module.class","/home/xiabin/workstation/CPU-Core/RV-CPU/target/scala-2.12/classes/test$$anon$2.class","/home/xiabin/workstation/CPU-Core/RV-CPU/target/scala-2.12/classes/RVCore/coreCtrl_io.class","/home/xiabin/workstation/CPU-Core/RV-CPU/target/scala-2.12/classes/RVCore/RegFile$delayedInit$body.class","/home/xiabin/workstation/CPU-Core/RV-CPU/target/scala-2.12/classes/RVCore/ImmSext.class","/home/xiabin/workstation/CPU-Core/RV-CPU/target/scala-2.12/classes/RVCore/coreCtrl_Mem_io.class","/home/xiabin/workstation/CPU-Core/RV-CPU/target/scala-2.12/classes/RVCore/Instructions.class","/home/xiabin/workstation/CPU-Core/RV-CPU/target/scala-2.12/classes/RVCore/transfer$$anon$1.class","/home/xiabin/workstation/CPU-Core/RV-CPU/target/scala-2.12/classes/RVCore/InstRead$$anon$1.class","/home/xiabin/workstation/CPU-Core/RV-CPU/target/scala-2.12/classes/RVCore/RegFile$.class","/home/xiabin/workstation/CPU-Core/RV-CPU/target/scala-2.12/classes/RVCore/Decoder.class","/home/xiabin/workstation/CPU-Core/RV-CPU/target/scala-2.12/classes/RVCore/core.class","/home/xiabin/workstation/CPU-Core/RV-CPU/target/scala-2.12/classes/testBox$$anon$1.class","/home/xiabin/workstation/CPU-Core/RV-CPU/target/scala-2.12/classes/RVCore/CPU.class","/home/xiabin/workstation/CPU-Core/RV-CPU/target/scala-2.12/classes/RVCore/DataWrite$$anon$1.class","/home/xiabin/workstation/CPU-Core/RV-CPU/target/scala-2.12/classes/testBox.class","/home/xiabin/workstation/CPU-Core/RV-CPU/target/scala-2.12/classes/RVCore/alu.class","/home/xiabin/workstation/CPU-Core/RV-CPU/target/scala-2.12/classes/RVCore/Check.class","/home/xiabin/workstation/CPU-Core/RV-CPU/target/scala-2.12/classes/RVCore/coreCtrl$.class","/home/xiabin/workstation/CPU-Core/RV-CPU/target/scala-2.12/classes/RVCore/DataWrite.class","/home/xiabin/workstation/CPU-Core/RV-CPU/target/scala-2.12/classes/RVCore/ImmSext$$anon$1.class","/home/xiabin/workstation/CPU-Core/RV-CPU/target/scala-2.12/classes/RVCore/StateFSM.class","/home/xiabin/workstation/CPU-Core/RV-CPU/target/scala-2.12/classes/RVCore/RegFile$$anon$1.class","/home/xiabin/workstation/CPU-Core/RV-CPU/target/scala-2.12/zinc/inc_compile_2.12.zip"]]