//----------------------------------------------------------------------
//----------------------------------------------------------------------
// Created by      : boden
// Creation Date   : 2016 Nov 30
//----------------------------------------------------------------------
//
//----------------------------------------------------------------------
// Project         : gpio_example Simulation Bench 
// Unit            : DUT Verilog Source
//----------------------------------------------------------------------
//                                          
// DESCRIPTION: This folder can be used to hold verilog source for the DUT.
//----------------------------------------------------------------------
//

