--- verilog_synth_clean.tmp	2025-08-14 21:55:41.484349461 -0700
+++ uhdm_synth_clean.tmp	2025-08-14 21:55:41.484349461 -0700
@@ -17,7 +17,6 @@
 output [7:0] data_out;
 wire [7:0] data_out;
 (* src = "dut.sv:14.14-14.20" *)
-(* wiretype = "\\packet_t" *)
 wire [11:0] packet;
 (* src = "dut.sv:9.24-9.30" *)
 input [3:0] tag_in;
