// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2014.4
// Copyright (C) 2014 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module sobel_Filter2D (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_src_rows_V_read,
        p_src_cols_V_read,
        p_src_data_stream_0_V_dout,
        p_src_data_stream_0_V_empty_n,
        p_src_data_stream_0_V_read,
        p_src_data_stream_1_V_dout,
        p_src_data_stream_1_V_empty_n,
        p_src_data_stream_1_V_read,
        p_src_data_stream_2_V_dout,
        p_src_data_stream_2_V_empty_n,
        p_src_data_stream_2_V_read,
        p_dst_data_stream_0_V_din,
        p_dst_data_stream_0_V_full_n,
        p_dst_data_stream_0_V_write,
        p_dst_data_stream_1_V_din,
        p_dst_data_stream_1_V_full_n,
        p_dst_data_stream_1_V_write,
        p_dst_data_stream_2_V_din,
        p_dst_data_stream_2_V_full_n,
        p_dst_data_stream_2_V_write
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 7'b1;
parameter    ap_ST_st2_fsm_1 = 7'b10;
parameter    ap_ST_st3_fsm_2 = 7'b100;
parameter    ap_ST_st4_fsm_3 = 7'b1000;
parameter    ap_ST_st5_fsm_4 = 7'b10000;
parameter    ap_ST_pp0_stg0_fsm_5 = 7'b100000;
parameter    ap_ST_st14_fsm_6 = 7'b1000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv10_0 = 10'b0000000000;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv11_0 = 11'b00000000000;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv10_5 = 10'b101;
parameter    ap_const_lv11_2 = 11'b10;
parameter    ap_const_lv11_7FD = 11'b11111111101;
parameter    ap_const_lv12_3 = 12'b11;
parameter    ap_const_lv10_3FF = 10'b1111111111;
parameter    ap_const_lv10_1 = 10'b1;
parameter    ap_const_lv10_4 = 10'b100;
parameter    ap_const_lv11_7FC = 11'b11111111100;
parameter    ap_const_lv11_7FF = 11'b11111111111;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv11_7FB = 11'b11111111011;
parameter    ap_const_lv11_7FA = 11'b11111111010;
parameter    ap_const_lv10_2 = 10'b10;
parameter    ap_const_lv11_1 = 11'b1;
parameter    ap_const_lv12_FFF = 12'b111111111111;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv9_0 = 9'b000000000;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv8_FF = 8'b11111111;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [11:0] p_src_rows_V_read;
input  [11:0] p_src_cols_V_read;
input  [7:0] p_src_data_stream_0_V_dout;
input   p_src_data_stream_0_V_empty_n;
output   p_src_data_stream_0_V_read;
input  [7:0] p_src_data_stream_1_V_dout;
input   p_src_data_stream_1_V_empty_n;
output   p_src_data_stream_1_V_read;
input  [7:0] p_src_data_stream_2_V_dout;
input   p_src_data_stream_2_V_empty_n;
output   p_src_data_stream_2_V_read;
output  [7:0] p_dst_data_stream_0_V_din;
input   p_dst_data_stream_0_V_full_n;
output   p_dst_data_stream_0_V_write;
output  [7:0] p_dst_data_stream_1_V_din;
input   p_dst_data_stream_1_V_full_n;
output   p_dst_data_stream_1_V_write;
output  [7:0] p_dst_data_stream_2_V_din;
input   p_dst_data_stream_2_V_full_n;
output   p_dst_data_stream_2_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_src_data_stream_0_V_read;
reg p_src_data_stream_1_V_read;
reg p_src_data_stream_2_V_read;
reg p_dst_data_stream_0_V_write;
reg p_dst_data_stream_1_V_write;
reg p_dst_data_stream_2_V_write;
(* fsm_encoding = "none" *) reg   [6:0] ap_CS_fsm = 7'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_25;
reg   [10:0] p_025_0_i_reg_614;
wire   [9:0] tmp_fu_842_p1;
reg   [9:0] tmp_reg_2682;
wire   [10:0] tmp_6_fu_846_p1;
reg   [10:0] tmp_6_reg_2688;
wire   [12:0] cols_cast1_fu_850_p1;
reg   [12:0] cols_cast1_reg_2694;
wire   [1:0] tmp_8_fu_854_p2;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_bdd_78;
wire   [1:0] tmp_1_fu_866_p2;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_bdd_87;
wire   [1:0] tmp_4_fu_878_p2;
reg    ap_sig_cseq_ST_st4_fsm_3;
reg    ap_sig_bdd_96;
wire   [9:0] heightloop_fu_890_p2;
reg   [9:0] heightloop_reg_2977;
wire   [0:0] tmp_5_fu_884_p2;
wire   [10:0] widthloop_fu_895_p2;
reg   [10:0] widthloop_reg_2982;
wire   [11:0] tmp_15_cast_fu_905_p1;
reg   [11:0] tmp_15_cast_reg_2987;
wire   [11:0] p_neg229_i_fu_909_p2;
reg   [11:0] p_neg229_i_reg_2994;
wire   [1:0] tmp_11_fu_914_p1;
reg   [1:0] tmp_11_reg_3000;
wire   [9:0] ref_fu_918_p2;
reg   [9:0] ref_reg_3008;
wire   [10:0] ref_cast_fu_923_p1;
reg   [10:0] ref_cast_reg_3013;
wire   [1:0] tmp_12_fu_927_p1;
reg   [1:0] tmp_12_reg_3018;
wire   [0:0] tmp_13_fu_935_p2;
reg    ap_sig_cseq_ST_st5_fsm_4;
reg    ap_sig_bdd_126;
wire   [9:0] i_V_fu_940_p2;
reg   [9:0] i_V_reg_3027;
wire   [0:0] tmp_15_fu_946_p2;
reg   [0:0] tmp_15_reg_3032;
reg   [0:0] tmp_18_reg_3037;
wire   [1:0] tmp_21_fu_999_p3;
reg   [1:0] tmp_21_reg_3041;
wire   [11:0] ImagLoc_y_cast_cast_fu_1006_p1;
reg   [11:0] ImagLoc_y_cast_cast_reg_3055;
wire  signed [11:0] y_1_2_cast_cast_fu_1016_p1;
reg  signed [11:0] y_1_2_cast_cast_reg_3062;
wire  signed [11:0] y_1_2_1_cast_cast_fu_1026_p1;
reg  signed [11:0] y_1_2_1_cast_cast_reg_3069;
wire   [1:0] tmp_22_fu_1037_p1;
reg   [1:0] tmp_22_reg_3076;
wire   [1:0] tmp_23_fu_1041_p1;
reg   [1:0] tmp_23_reg_3082;
wire   [0:0] brmerge_fu_1045_p2;
reg   [0:0] brmerge_reg_3089;
wire   [0:0] tmp_19_fu_1055_p2;
reg   [0:0] tmp_19_reg_3093;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_5;
reg    ap_sig_bdd_158;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
reg    ap_reg_ppiten_pp0_it3 = 1'b0;
reg   [0:0] ap_reg_ppstg_tmp_19_reg_3093_pp0_it3;
reg   [0:0] or_cond7_reg_3117;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_3117_pp0_it3;
reg   [0:0] or_cond7_1_reg_3139;
reg   [0:0] ap_reg_ppstg_or_cond7_1_reg_3139_pp0_it3;
reg   [0:0] or_cond7_2_reg_3155;
reg   [0:0] ap_reg_ppstg_or_cond7_2_reg_3155_pp0_it3;
reg    ap_sig_bdd_197;
reg    ap_reg_ppiten_pp0_it4 = 1'b0;
reg    ap_reg_ppiten_pp0_it5 = 1'b0;
reg    ap_reg_ppiten_pp0_it6 = 1'b0;
reg   [0:0] or_cond222_i_reg_3102;
reg   [0:0] ap_reg_ppstg_or_cond222_i_reg_3102_pp0_it6;
reg    ap_sig_bdd_217;
reg    ap_reg_ppiten_pp0_it7 = 1'b0;
reg   [0:0] ap_reg_ppstg_tmp_19_reg_3093_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_19_reg_3093_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_19_reg_3093_pp0_it4;
wire   [10:0] j_V_fu_1060_p2;
wire   [0:0] or_cond222_i_fu_1082_p2;
reg   [0:0] ap_reg_ppstg_or_cond222_i_reg_3102_pp0_it1;
reg   [0:0] ap_reg_ppstg_or_cond222_i_reg_3102_pp0_it2;
reg   [0:0] ap_reg_ppstg_or_cond222_i_reg_3102_pp0_it3;
reg   [0:0] ap_reg_ppstg_or_cond222_i_reg_3102_pp0_it4;
reg   [0:0] ap_reg_ppstg_or_cond222_i_reg_3102_pp0_it5;
wire   [11:0] ImagLoc_x_fu_1087_p2;
reg   [11:0] ImagLoc_x_reg_3106;
wire   [0:0] tmp_29_fu_1107_p2;
reg   [0:0] tmp_29_reg_3113;
reg   [0:0] ap_reg_ppstg_tmp_29_reg_3113_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_29_reg_3113_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_29_reg_3113_pp0_it3;
wire   [0:0] or_cond7_fu_1112_p2;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_3117_pp0_it1;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_3117_pp0_it2;
reg   [0:0] tmp_31_reg_3121;
reg   [0:0] ap_reg_ppstg_tmp_31_reg_3121_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_31_reg_3121_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_31_reg_3121_pp0_it3;
wire   [0:0] tmp_30_fu_1126_p2;
reg   [0:0] tmp_30_reg_3125;
reg   [0:0] ap_reg_ppstg_tmp_30_reg_3125_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_30_reg_3125_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_30_reg_3125_pp0_it3;
wire   [1:0] col_assign_fu_1131_p2;
reg   [1:0] col_assign_reg_3129;
reg   [1:0] ap_reg_ppstg_col_assign_reg_3129_pp0_it1;
reg   [1:0] ap_reg_ppstg_col_assign_reg_3129_pp0_it2;
reg   [1:0] ap_reg_ppstg_col_assign_reg_3129_pp0_it3;
wire   [0:0] tmp_83_1_fu_1142_p2;
reg   [0:0] tmp_83_1_reg_3135;
reg   [0:0] ap_reg_ppstg_tmp_83_1_reg_3135_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_83_1_reg_3135_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_83_1_reg_3135_pp0_it3;
wire   [0:0] or_cond7_1_fu_1147_p2;
reg   [0:0] ap_reg_ppstg_or_cond7_1_reg_3139_pp0_it1;
reg   [0:0] ap_reg_ppstg_or_cond7_1_reg_3139_pp0_it2;
reg   [0:0] tmp_39_reg_3143;
reg   [0:0] ap_reg_ppstg_tmp_39_reg_3143_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_39_reg_3143_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_39_reg_3143_pp0_it3;
wire   [0:0] tmp_85_1_fu_1161_p2;
reg   [0:0] tmp_85_1_reg_3147;
reg   [0:0] ap_reg_ppstg_tmp_85_1_reg_3147_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_85_1_reg_3147_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_85_1_reg_3147_pp0_it3;
wire   [0:0] tmp_83_2_fu_1172_p2;
reg   [0:0] tmp_83_2_reg_3151;
reg   [0:0] ap_reg_ppstg_tmp_83_2_reg_3151_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_83_2_reg_3151_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_83_2_reg_3151_pp0_it3;
wire   [0:0] or_cond7_2_fu_1177_p2;
reg   [0:0] ap_reg_ppstg_or_cond7_2_reg_3155_pp0_it1;
reg   [0:0] ap_reg_ppstg_or_cond7_2_reg_3155_pp0_it2;
reg   [0:0] tmp_50_reg_3159;
reg   [0:0] ap_reg_ppstg_tmp_50_reg_3159_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_50_reg_3159_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_50_reg_3159_pp0_it3;
wire   [0:0] tmp_85_2_fu_1191_p2;
reg   [0:0] tmp_85_2_reg_3163;
reg   [0:0] ap_reg_ppstg_tmp_85_2_reg_3163_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_85_2_reg_3163_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_85_2_reg_3163_pp0_it3;
wire   [1:0] tmp_34_fu_1196_p1;
reg   [1:0] tmp_34_reg_3167;
wire   [1:0] tmp_42_fu_1200_p1;
reg   [1:0] tmp_42_reg_3172;
wire   [1:0] tmp_43_fu_1208_p1;
reg   [1:0] tmp_43_reg_3177;
reg   [1:0] ap_reg_ppstg_tmp_43_reg_3177_pp0_it2;
reg   [1:0] ap_reg_ppstg_tmp_43_reg_3177_pp0_it3;
wire   [1:0] tmp_54_fu_1212_p1;
reg   [1:0] tmp_54_reg_3183;
wire   [1:0] tmp_55_fu_1220_p1;
reg   [1:0] tmp_55_reg_3188;
reg   [1:0] ap_reg_ppstg_tmp_55_reg_3188_pp0_it2;
reg   [1:0] ap_reg_ppstg_tmp_55_reg_3188_pp0_it3;
wire   [13:0] grp_sobel_borderInterpolate_fu_644_ap_return;
reg   [13:0] x_reg_3194;
wire   [1:0] tmp_27_fu_1224_p1;
reg   [1:0] tmp_27_reg_3199;
reg   [1:0] ap_reg_ppstg_tmp_27_reg_3199_pp0_it3;
wire   [1:0] locy_0_2_t_fu_1228_p2;
reg   [1:0] locy_0_2_t_reg_3206;
reg   [1:0] ap_reg_ppstg_locy_0_2_t_reg_3206_pp0_it3;
wire   [1:0] locy_1_2_t_fu_1232_p2;
reg   [1:0] locy_1_2_t_reg_3210;
reg   [1:0] ap_reg_ppstg_locy_1_2_t_reg_3210_pp0_it3;
wire   [1:0] locy_2_2_t_fu_1236_p2;
reg   [1:0] locy_2_2_t_reg_3214;
reg   [1:0] ap_reg_ppstg_locy_2_2_t_reg_3214_pp0_it3;
reg   [10:0] k_buf_0_val_0_addr_reg_3218;
reg   [10:0] k_buf_0_val_1_addr_reg_3224;
reg   [10:0] k_buf_0_val_2_addr_reg_3230;
wire   [1:0] tmp_32_fu_1256_p1;
reg   [1:0] tmp_32_reg_3236;
wire   [1:0] tmp_33_fu_1260_p1;
reg   [1:0] tmp_33_reg_3242;
reg   [10:0] k_buf_1_val_0_addr_reg_3248;
reg   [10:0] k_buf_1_val_1_addr_reg_3254;
reg   [10:0] k_buf_1_val_2_addr_reg_3260;
wire   [1:0] tmp_40_fu_1264_p1;
reg   [1:0] tmp_40_reg_3266;
wire   [1:0] tmp_41_fu_1268_p1;
reg   [1:0] tmp_41_reg_3272;
reg   [10:0] k_buf_2_val_0_addr_reg_3278;
reg   [10:0] k_buf_2_val_1_addr_reg_3284;
reg   [10:0] k_buf_2_val_2_addr_reg_3290;
wire   [1:0] tmp_52_fu_1272_p1;
reg   [1:0] tmp_52_reg_3296;
wire   [1:0] tmp_53_fu_1276_p1;
reg   [1:0] tmp_53_reg_3302;
reg   [7:0] src_kernel_win_0_val_0_1_6_reg_3308;
reg   [7:0] src_kernel_win_0_val_2_1_9_reg_3313;
reg   [7:0] src_kernel_win_0_val_1_1_6_reg_3318;
reg   [7:0] src_kernel_win_1_val_0_1_6_reg_3323;
reg   [7:0] src_kernel_win_1_val_2_1_9_reg_3328;
reg   [7:0] src_kernel_win_1_val_1_1_6_reg_3333;
reg   [7:0] src_kernel_win_2_val_0_1_6_reg_3338;
reg   [7:0] src_kernel_win_2_val_2_1_9_reg_3343;
reg   [7:0] src_kernel_win_2_val_1_1_6_reg_3348;
reg   [0:0] isneg_reg_3362;
wire   [7:0] p_Val2_2_fu_2160_p1;
reg   [7:0] p_Val2_2_reg_3368;
reg   [2:0] tmp_36_reg_3373;
reg   [0:0] isneg_1_reg_3378;
wire   [7:0] p_Val2_5_fu_2298_p1;
reg   [7:0] p_Val2_5_reg_3384;
reg   [2:0] tmp_37_reg_3389;
reg   [0:0] isneg_2_reg_3394;
wire   [7:0] p_Val2_7_fu_2436_p1;
reg   [7:0] p_Val2_7_reg_3400;
reg   [2:0] tmp_45_reg_3405;
wire   [7:0] p_Val2_9_fu_2515_p3;
reg   [7:0] p_Val2_9_reg_3410;
wire   [7:0] p_Val2_10_fu_2551_p3;
reg   [7:0] p_Val2_10_reg_3415;
wire   [7:0] p_Val2_11_fu_2587_p3;
reg   [7:0] p_Val2_11_reg_3420;
wire   [10:0] k_buf_0_val_0_address0;
reg    k_buf_0_val_0_ce0;
wire   [7:0] k_buf_0_val_0_q0;
wire   [10:0] k_buf_0_val_0_address1;
reg    k_buf_0_val_0_ce1;
reg    k_buf_0_val_0_we1;
wire   [7:0] k_buf_0_val_0_d1;
wire   [10:0] k_buf_0_val_1_address0;
reg    k_buf_0_val_1_ce0;
wire   [7:0] k_buf_0_val_1_q0;
wire   [10:0] k_buf_0_val_1_address1;
reg    k_buf_0_val_1_ce1;
reg    k_buf_0_val_1_we1;
wire   [7:0] k_buf_0_val_1_d1;
wire   [10:0] k_buf_0_val_2_address0;
reg    k_buf_0_val_2_ce0;
wire   [7:0] k_buf_0_val_2_q0;
wire   [10:0] k_buf_0_val_2_address1;
reg    k_buf_0_val_2_ce1;
reg    k_buf_0_val_2_we1;
wire   [7:0] k_buf_0_val_2_d1;
wire   [10:0] k_buf_1_val_0_address0;
reg    k_buf_1_val_0_ce0;
wire   [7:0] k_buf_1_val_0_q0;
wire   [10:0] k_buf_1_val_0_address1;
reg    k_buf_1_val_0_ce1;
reg    k_buf_1_val_0_we1;
wire   [7:0] k_buf_1_val_0_d1;
wire   [10:0] k_buf_1_val_1_address0;
reg    k_buf_1_val_1_ce0;
wire   [7:0] k_buf_1_val_1_q0;
wire   [10:0] k_buf_1_val_1_address1;
reg    k_buf_1_val_1_ce1;
reg    k_buf_1_val_1_we1;
wire   [7:0] k_buf_1_val_1_d1;
wire   [10:0] k_buf_1_val_2_address0;
reg    k_buf_1_val_2_ce0;
wire   [7:0] k_buf_1_val_2_q0;
wire   [10:0] k_buf_1_val_2_address1;
reg    k_buf_1_val_2_ce1;
reg    k_buf_1_val_2_we1;
wire   [7:0] k_buf_1_val_2_d1;
wire   [10:0] k_buf_2_val_0_address0;
reg    k_buf_2_val_0_ce0;
wire   [7:0] k_buf_2_val_0_q0;
wire   [10:0] k_buf_2_val_0_address1;
reg    k_buf_2_val_0_ce1;
reg    k_buf_2_val_0_we1;
wire   [7:0] k_buf_2_val_0_d1;
wire   [10:0] k_buf_2_val_1_address0;
reg    k_buf_2_val_1_ce0;
wire   [7:0] k_buf_2_val_1_q0;
wire   [10:0] k_buf_2_val_1_address1;
reg    k_buf_2_val_1_ce1;
reg    k_buf_2_val_1_we1;
wire   [7:0] k_buf_2_val_1_d1;
wire   [10:0] k_buf_2_val_2_address0;
reg    k_buf_2_val_2_ce0;
wire   [7:0] k_buf_2_val_2_q0;
wire   [10:0] k_buf_2_val_2_address1;
reg    k_buf_2_val_2_ce1;
reg    k_buf_2_val_2_we1;
wire   [7:0] k_buf_2_val_2_d1;
wire   [11:0] grp_sobel_borderInterpolate_fu_626_p;
wire   [11:0] grp_sobel_borderInterpolate_fu_626_len;
wire   [13:0] grp_sobel_borderInterpolate_fu_626_ap_return;
reg    grp_sobel_borderInterpolate_fu_626_ap_ce;
wire   [11:0] grp_sobel_borderInterpolate_fu_632_p;
wire   [11:0] grp_sobel_borderInterpolate_fu_632_len;
wire   [13:0] grp_sobel_borderInterpolate_fu_632_ap_return;
reg    grp_sobel_borderInterpolate_fu_632_ap_ce;
wire   [11:0] grp_sobel_borderInterpolate_fu_638_p;
wire   [11:0] grp_sobel_borderInterpolate_fu_638_len;
wire   [13:0] grp_sobel_borderInterpolate_fu_638_ap_return;
reg    grp_sobel_borderInterpolate_fu_638_ap_ce;
wire   [11:0] grp_sobel_borderInterpolate_fu_644_p;
wire   [11:0] grp_sobel_borderInterpolate_fu_644_len;
reg    grp_sobel_borderInterpolate_fu_644_ap_ce;
wire   [11:0] grp_sobel_borderInterpolate_fu_650_p;
wire   [11:0] grp_sobel_borderInterpolate_fu_650_len;
wire   [13:0] grp_sobel_borderInterpolate_fu_650_ap_return;
reg    grp_sobel_borderInterpolate_fu_650_ap_ce;
wire   [11:0] grp_sobel_borderInterpolate_fu_656_p;
wire   [11:0] grp_sobel_borderInterpolate_fu_656_len;
wire   [13:0] grp_sobel_borderInterpolate_fu_656_ap_return;
reg    grp_sobel_borderInterpolate_fu_656_ap_ce;
wire   [11:0] grp_sobel_borderInterpolate_fu_662_p;
wire   [11:0] grp_sobel_borderInterpolate_fu_662_len;
wire   [13:0] grp_sobel_borderInterpolate_fu_662_ap_return;
reg    grp_sobel_borderInterpolate_fu_662_ap_ce;
wire   [11:0] grp_sobel_borderInterpolate_fu_668_p;
wire   [11:0] grp_sobel_borderInterpolate_fu_668_len;
wire   [13:0] grp_sobel_borderInterpolate_fu_668_ap_return;
reg    grp_sobel_borderInterpolate_fu_668_ap_ce;
wire   [11:0] grp_sobel_borderInterpolate_fu_674_p;
wire   [11:0] grp_sobel_borderInterpolate_fu_674_len;
wire   [13:0] grp_sobel_borderInterpolate_fu_674_ap_return;
reg    grp_sobel_borderInterpolate_fu_674_ap_ce;
wire   [11:0] grp_sobel_borderInterpolate_fu_680_p;
wire   [11:0] grp_sobel_borderInterpolate_fu_680_len;
wire   [13:0] grp_sobel_borderInterpolate_fu_680_ap_return;
reg    grp_sobel_borderInterpolate_fu_680_ap_ce;
reg   [1:0] tmp_7_reg_570;
wire   [0:0] tmp_9_fu_860_p2;
reg   [1:0] tmp_s_reg_581;
wire   [0:0] tmp_2_fu_872_p2;
reg   [1:0] tmp_3_reg_592;
reg   [9:0] p_012_0_i_reg_603;
reg    ap_sig_cseq_ST_st14_fsm_6;
reg    ap_sig_bdd_672;
wire   [63:0] tmp_24_fu_1243_p1;
reg   [7:0] right_border_buf_0_val_0_0_fu_192;
wire   [1:0] col_assign_3_fu_1393_p2;
reg   [7:0] right_border_buf_0_val_0_1_fu_196;
reg   [7:0] right_border_buf_0_val_0_2_fu_200;
reg   [7:0] right_border_buf_1_val_0_0_fu_204;
wire   [1:0] col_assign_3_1_t1_fu_1636_p2;
reg   [7:0] right_border_buf_1_val_0_1_fu_208;
reg   [7:0] right_border_buf_1_val_0_2_fu_212;
reg   [7:0] right_border_buf_2_val_0_0_fu_216;
wire   [1:0] col_assign_3_2_t1_fu_1879_p2;
reg   [7:0] right_border_buf_2_val_0_1_fu_220;
reg   [7:0] right_border_buf_2_val_0_2_fu_224;
reg   [7:0] src_kernel_win_0_val_0_1_fu_240;
wire   [7:0] src_kernel_win_0_val_0_1_3_fu_1334_p3;
wire   [7:0] col_buf_0_val_0_0_9_fu_1417_p3;
reg   [7:0] src_kernel_win_0_val_0_2_fu_244;
reg   [7:0] col_buf_2_val_0_0_3_fu_248;
reg   [7:0] src_kernel_win_0_val_2_1_fu_252;
reg   [7:0] src_kernel_win_0_val_1_1_fu_256;
wire   [7:0] src_kernel_win_0_val_1_1_3_fu_1365_p3;
wire   [7:0] right_border_buf_0_val_1_2_11_fu_1434_p3;
reg   [7:0] src_kernel_win_0_val_1_2_fu_260;
reg   [7:0] col_buf_2_val_0_0_5_fu_264;
reg   [7:0] src_kernel_win_0_val_2_2_fu_268;
reg   [7:0] col_buf_2_val_0_0_6_fu_272;
reg   [7:0] src_kernel_win_1_val_0_1_fu_276;
wire   [7:0] src_kernel_win_1_val_0_1_3_fu_1577_p3;
wire   [7:0] col_buf_1_val_0_0_9_fu_1660_p3;
reg   [7:0] src_kernel_win_1_val_0_2_fu_280;
reg   [7:0] right_border_buf_2_val_1_2_1_fu_284;
wire   [7:0] right_border_buf_2_val_1_2_8_fu_2012_p3;
reg   [7:0] src_kernel_win_1_val_2_1_fu_288;
reg   [7:0] src_kernel_win_1_val_1_1_fu_292;
wire   [7:0] src_kernel_win_1_val_1_1_3_fu_1608_p3;
wire   [7:0] right_border_buf_1_val_1_2_11_fu_1677_p3;
reg   [7:0] src_kernel_win_1_val_1_2_fu_296;
reg   [7:0] right_border_buf_2_val_1_2_2_fu_300;
wire   [7:0] right_border_buf_2_val_1_2_6_fu_1995_p3;
reg   [7:0] src_kernel_win_1_val_2_2_fu_304;
reg   [7:0] right_border_buf_2_val_1_2_3_fu_308;
wire   [7:0] right_border_buf_2_val_1_2_4_fu_1973_p3;
reg   [7:0] src_kernel_win_2_val_0_1_fu_312;
wire   [7:0] src_kernel_win_2_val_0_1_3_fu_1820_p3;
wire   [7:0] col_buf_2_val_0_0_9_fu_1903_p3;
reg   [7:0] src_kernel_win_2_val_0_2_fu_316;
reg   [7:0] col_buf_1_val_0_0_3_fu_320;
reg   [7:0] src_kernel_win_2_val_2_1_fu_324;
reg   [7:0] src_kernel_win_2_val_1_1_fu_328;
wire   [7:0] src_kernel_win_2_val_1_1_3_fu_1851_p3;
wire   [7:0] right_border_buf_2_val_1_2_11_fu_1920_p3;
reg   [7:0] src_kernel_win_2_val_1_2_fu_332;
reg   [7:0] col_buf_1_val_0_0_5_fu_336;
reg   [7:0] src_kernel_win_2_val_2_2_fu_340;
reg   [7:0] col_buf_1_val_0_0_6_fu_344;
reg   [7:0] right_border_buf_0_val_1_2_1_fu_348;
wire   [7:0] right_border_buf_0_val_1_2_8_fu_1526_p3;
reg   [7:0] right_border_buf_0_val_1_2_2_fu_352;
wire   [7:0] right_border_buf_0_val_1_2_6_fu_1517_p3;
reg   [7:0] right_border_buf_0_val_1_2_7_fu_356;
wire   [7:0] right_border_buf_0_val_1_2_4_fu_1500_p3;
reg   [7:0] col_buf_0_val_0_0_3_fu_360;
reg   [7:0] col_buf_0_val_0_0_5_fu_364;
reg   [7:0] col_buf_0_val_0_0_6_fu_368;
reg   [7:0] right_border_buf_1_val_1_2_1_fu_372;
wire   [7:0] right_border_buf_1_val_1_2_8_fu_1769_p3;
reg   [7:0] right_border_buf_1_val_1_2_2_fu_376;
wire   [7:0] right_border_buf_1_val_1_2_6_fu_1760_p3;
reg   [7:0] right_border_buf_1_val_1_2_7_fu_380;
wire   [7:0] right_border_buf_1_val_1_2_4_fu_1743_p3;
wire   [10:0] tmp_10_fu_900_p2;
wire   [10:0] tmp_23_cast_cast_fu_931_p1;
wire   [10:0] ImagLoc_y_fu_952_p2;
wire   [9:0] tmp_17_fu_964_p4;
wire   [0:0] icmp_fu_974_p2;
wire   [0:0] tmp_76_2_fu_980_p2;
wire   [10:0] y_1_2_fu_1010_p2;
wire   [10:0] y_1_2_1_fu_1020_p2;
wire   [9:0] p_i_fu_1030_p3;
wire   [0:0] tmp_16_fu_958_p2;
wire   [0:0] or_cond6_2_fu_985_p2;
wire   [9:0] tmp_25_fu_1066_p4;
wire   [0:0] icmp1_fu_1076_p2;
wire   [11:0] tmp_27_cast_fu_1051_p1;
wire  signed [12:0] ImagLoc_x_cast_fu_1097_p1;
wire   [0:0] tmp_28_fu_1101_p2;
wire   [1:0] tmp_26_fu_1093_p1;
wire   [0:0] tmp_81_1_fu_1136_p2;
wire   [0:0] tmp_81_2_fu_1166_p2;
wire   [11:0] col_assign_1_fu_1204_p2;
wire   [11:0] col_assign_s_fu_1216_p2;
wire  signed [31:0] x_ext_fu_1240_p1;
wire   [0:0] sel_tmp8_fu_1316_p2;
wire   [1:0] locy_fu_1312_p2;
wire   [0:0] sel_tmp1_fu_1328_p2;
wire   [7:0] sel_tmp9_fu_1320_p3;
wire   [0:0] sel_tmp3_fu_1347_p2;
wire   [1:0] locy_0_1_t_fu_1343_p2;
wire   [0:0] sel_tmp5_fu_1359_p2;
wire   [7:0] sel_tmp4_fu_1351_p3;
wire   [0:0] sel_tmp_fu_1397_p2;
wire   [0:0] sel_tmp2_fu_1411_p2;
wire   [7:0] col_buf_0_val_0_0_2_fu_1403_p3;
wire   [7:0] right_border_buf_0_val_1_2_fu_1426_p3;
wire   [0:0] sel_tmp6_fu_1482_p2;
wire   [0:0] sel_tmp7_fu_1495_p2;
wire   [7:0] right_border_buf_0_val_1_2_3_fu_1487_p3;
wire   [7:0] right_border_buf_0_val_1_2_5_fu_1509_p3;
wire   [0:0] sel_tmp10_fu_1559_p2;
wire   [1:0] locy_1_0_t_fu_1555_p2;
wire   [0:0] sel_tmp12_fu_1571_p2;
wire   [7:0] sel_tmp11_fu_1563_p3;
wire   [0:0] sel_tmp13_fu_1590_p2;
wire   [1:0] locy_1_1_t_fu_1586_p2;
wire   [0:0] sel_tmp15_fu_1602_p2;
wire   [7:0] sel_tmp14_fu_1594_p3;
wire   [0:0] sel_tmp16_fu_1640_p2;
wire   [0:0] sel_tmp17_fu_1654_p2;
wire   [7:0] col_buf_1_val_0_0_2_fu_1646_p3;
wire   [7:0] right_border_buf_1_val_1_2_fu_1669_p3;
wire   [0:0] sel_tmp18_fu_1725_p2;
wire   [0:0] sel_tmp19_fu_1738_p2;
wire   [7:0] right_border_buf_1_val_1_2_3_fu_1730_p3;
wire   [7:0] right_border_buf_1_val_1_2_5_fu_1752_p3;
wire   [0:0] sel_tmp20_fu_1802_p2;
wire   [1:0] locy_2_0_t_fu_1798_p2;
wire   [0:0] sel_tmp22_fu_1814_p2;
wire   [7:0] sel_tmp21_fu_1806_p3;
wire   [0:0] sel_tmp23_fu_1833_p2;
wire   [1:0] locy_2_1_t_fu_1829_p2;
wire   [0:0] sel_tmp25_fu_1845_p2;
wire   [7:0] sel_tmp24_fu_1837_p3;
wire   [0:0] sel_tmp26_fu_1883_p2;
wire   [0:0] sel_tmp27_fu_1897_p2;
wire   [7:0] col_buf_2_val_0_0_2_fu_1889_p3;
wire   [7:0] right_border_buf_2_val_1_2_fu_1912_p3;
wire   [0:0] sel_tmp28_fu_1968_p2;
wire   [0:0] sel_tmp29_fu_1982_p2;
wire   [7:0] right_border_buf_2_val_1_2_5_fu_1987_p3;
wire   [7:0] right_border_buf_2_val_1_2_7_fu_2004_p3;
wire   [8:0] tmp_136_0_0_2_cast_fu_2058_p1;
wire   [8:0] OP1_V_0_0_cast_fu_2054_p1;
wire   [8:0] p_Val2_3_0_0_2_fu_2062_p2;
wire   [8:0] p_shl_fu_2072_p3;
wire   [9:0] p_shl_cast_fu_2080_p1;
wire   [9:0] p_Val2_0_1_fu_2084_p2;
wire   [8:0] p_Val2_0_1_2_fu_2094_p3;
wire   [8:0] OP1_V_0_2_cast_fu_2106_p1;
wire   [8:0] p_Val2_0_2_fu_2110_p2;
wire  signed [10:0] tmp_136_0_1_cast_fu_2090_p1;
wire  signed [10:0] tmp_136_0_2_cast_fu_2116_p1;
wire  signed [9:0] p_Val2_3_0_0_2_cast_cast_fu_2068_p1;
wire   [9:0] tmp_136_0_2_2_cast_cast_fu_2120_p1;
wire  signed [9:0] tmp14_fu_2130_p2;
wire  signed [10:0] tmp88_cast_fu_2136_p1;
wire   [10:0] tmp_136_0_1_cast_30_fu_2102_p1;
wire  signed [10:0] tmp15_fu_2140_p2;
wire  signed [10:0] tmp13_fu_2124_p2;
wire  signed [10:0] p_Val2_1_fu_2146_p2;
wire   [8:0] tmp_136_1_0_2_cast_fu_2196_p1;
wire   [8:0] OP1_V_1_0_cast_fu_2192_p1;
wire   [8:0] p_Val2_3_1_0_2_fu_2200_p2;
wire   [8:0] p_shl1_fu_2210_p3;
wire   [9:0] p_shl1_cast_fu_2218_p1;
wire   [9:0] p_Val2_112_1_fu_2222_p2;
wire   [8:0] p_Val2_112_1_2_fu_2232_p3;
wire   [8:0] OP1_V_1_2_cast_fu_2244_p1;
wire   [8:0] p_Val2_112_2_fu_2248_p2;
wire  signed [10:0] tmp_136_1_1_cast_fu_2228_p1;
wire  signed [10:0] tmp_136_1_2_cast_fu_2254_p1;
wire  signed [9:0] p_Val2_3_1_0_2_cast_cast_fu_2206_p1;
wire   [9:0] tmp_136_1_2_2_cast_cast_fu_2258_p1;
wire  signed [9:0] tmp44_fu_2268_p2;
wire  signed [10:0] tmp93_cast_fu_2274_p1;
wire   [10:0] tmp_136_1_1_cast_37_fu_2240_p1;
wire  signed [10:0] tmp45_fu_2278_p2;
wire  signed [10:0] tmp43_fu_2262_p2;
wire  signed [10:0] p_Val2_4_fu_2284_p2;
wire   [8:0] tmp_136_2_0_2_cast_fu_2334_p1;
wire   [8:0] OP1_V_2_0_cast_fu_2330_p1;
wire   [8:0] p_Val2_3_2_0_2_fu_2338_p2;
wire   [8:0] p_shl2_fu_2348_p3;
wire   [9:0] p_shl2_cast_fu_2356_p1;
wire   [9:0] p_Val2_2_1_fu_2360_p2;
wire   [8:0] p_Val2_2_1_2_fu_2370_p3;
wire   [8:0] OP1_V_2_2_cast_fu_2382_p1;
wire   [8:0] p_Val2_2_2_fu_2386_p2;
wire  signed [10:0] tmp_136_2_1_cast_fu_2366_p1;
wire  signed [10:0] tmp_136_2_2_cast_fu_2392_p1;
wire  signed [9:0] p_Val2_3_2_0_2_cast_cast_fu_2344_p1;
wire   [9:0] tmp_136_2_2_2_cast_cast_fu_2396_p1;
wire  signed [9:0] tmp49_fu_2406_p2;
wire  signed [10:0] tmp98_cast_fu_2412_p1;
wire   [10:0] tmp_136_2_1_cast_44_fu_2378_p1;
wire  signed [10:0] tmp50_fu_2416_p2;
wire  signed [10:0] tmp48_fu_2400_p2;
wire  signed [10:0] p_Val2_s_fu_2422_p2;
wire   [0:0] not_i_i_i_fu_2491_p2;
wire   [0:0] tmp_i_i_fu_2486_p2;
wire   [0:0] overflow_fu_2496_p2;
wire   [0:0] tmp_i_i_31_fu_2510_p2;
wire   [7:0] p_mux_i_i_cast_fu_2502_p3;
wire   [0:0] not_i_i_i1_fu_2527_p2;
wire   [0:0] tmp_i_i1_fu_2522_p2;
wire   [0:0] overflow_1_fu_2532_p2;
wire   [0:0] tmp_i_i1_38_fu_2546_p2;
wire   [7:0] p_mux_i_i39_cast_fu_2538_p3;
wire   [0:0] not_i_i_i2_fu_2563_p2;
wire   [0:0] tmp_i_i2_fu_2558_p2;
wire   [0:0] overflow_2_fu_2568_p2;
wire   [0:0] tmp_i_i2_45_fu_2582_p2;
wire   [7:0] p_mux_i_i48_cast_fu_2574_p3;
reg   [6:0] ap_NS_fsm;


sobel_Filter2D_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1280 ),
    .AddressWidth( 11 ))
k_buf_0_val_0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_0_address0 ),
    .ce0( k_buf_0_val_0_ce0 ),
    .q0( k_buf_0_val_0_q0 ),
    .address1( k_buf_0_val_0_address1 ),
    .ce1( k_buf_0_val_0_ce1 ),
    .we1( k_buf_0_val_0_we1 ),
    .d1( k_buf_0_val_0_d1 )
);

sobel_Filter2D_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1280 ),
    .AddressWidth( 11 ))
k_buf_0_val_1_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_1_address0 ),
    .ce0( k_buf_0_val_1_ce0 ),
    .q0( k_buf_0_val_1_q0 ),
    .address1( k_buf_0_val_1_address1 ),
    .ce1( k_buf_0_val_1_ce1 ),
    .we1( k_buf_0_val_1_we1 ),
    .d1( k_buf_0_val_1_d1 )
);

sobel_Filter2D_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1280 ),
    .AddressWidth( 11 ))
k_buf_0_val_2_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_2_address0 ),
    .ce0( k_buf_0_val_2_ce0 ),
    .q0( k_buf_0_val_2_q0 ),
    .address1( k_buf_0_val_2_address1 ),
    .ce1( k_buf_0_val_2_ce1 ),
    .we1( k_buf_0_val_2_we1 ),
    .d1( k_buf_0_val_2_d1 )
);

sobel_Filter2D_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1280 ),
    .AddressWidth( 11 ))
k_buf_1_val_0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_1_val_0_address0 ),
    .ce0( k_buf_1_val_0_ce0 ),
    .q0( k_buf_1_val_0_q0 ),
    .address1( k_buf_1_val_0_address1 ),
    .ce1( k_buf_1_val_0_ce1 ),
    .we1( k_buf_1_val_0_we1 ),
    .d1( k_buf_1_val_0_d1 )
);

sobel_Filter2D_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1280 ),
    .AddressWidth( 11 ))
k_buf_1_val_1_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_1_val_1_address0 ),
    .ce0( k_buf_1_val_1_ce0 ),
    .q0( k_buf_1_val_1_q0 ),
    .address1( k_buf_1_val_1_address1 ),
    .ce1( k_buf_1_val_1_ce1 ),
    .we1( k_buf_1_val_1_we1 ),
    .d1( k_buf_1_val_1_d1 )
);

sobel_Filter2D_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1280 ),
    .AddressWidth( 11 ))
k_buf_1_val_2_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_1_val_2_address0 ),
    .ce0( k_buf_1_val_2_ce0 ),
    .q0( k_buf_1_val_2_q0 ),
    .address1( k_buf_1_val_2_address1 ),
    .ce1( k_buf_1_val_2_ce1 ),
    .we1( k_buf_1_val_2_we1 ),
    .d1( k_buf_1_val_2_d1 )
);

sobel_Filter2D_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1280 ),
    .AddressWidth( 11 ))
k_buf_2_val_0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_2_val_0_address0 ),
    .ce0( k_buf_2_val_0_ce0 ),
    .q0( k_buf_2_val_0_q0 ),
    .address1( k_buf_2_val_0_address1 ),
    .ce1( k_buf_2_val_0_ce1 ),
    .we1( k_buf_2_val_0_we1 ),
    .d1( k_buf_2_val_0_d1 )
);

sobel_Filter2D_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1280 ),
    .AddressWidth( 11 ))
k_buf_2_val_1_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_2_val_1_address0 ),
    .ce0( k_buf_2_val_1_ce0 ),
    .q0( k_buf_2_val_1_q0 ),
    .address1( k_buf_2_val_1_address1 ),
    .ce1( k_buf_2_val_1_ce1 ),
    .we1( k_buf_2_val_1_we1 ),
    .d1( k_buf_2_val_1_d1 )
);

sobel_Filter2D_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1280 ),
    .AddressWidth( 11 ))
k_buf_2_val_2_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_2_val_2_address0 ),
    .ce0( k_buf_2_val_2_ce0 ),
    .q0( k_buf_2_val_2_q0 ),
    .address1( k_buf_2_val_2_address1 ),
    .ce1( k_buf_2_val_2_ce1 ),
    .we1( k_buf_2_val_2_we1 ),
    .d1( k_buf_2_val_2_d1 )
);

sobel_borderInterpolate grp_sobel_borderInterpolate_fu_626(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .p( grp_sobel_borderInterpolate_fu_626_p ),
    .len( grp_sobel_borderInterpolate_fu_626_len ),
    .ap_return( grp_sobel_borderInterpolate_fu_626_ap_return ),
    .ap_ce( grp_sobel_borderInterpolate_fu_626_ap_ce )
);

sobel_borderInterpolate grp_sobel_borderInterpolate_fu_632(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .p( grp_sobel_borderInterpolate_fu_632_p ),
    .len( grp_sobel_borderInterpolate_fu_632_len ),
    .ap_return( grp_sobel_borderInterpolate_fu_632_ap_return ),
    .ap_ce( grp_sobel_borderInterpolate_fu_632_ap_ce )
);

sobel_borderInterpolate grp_sobel_borderInterpolate_fu_638(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .p( grp_sobel_borderInterpolate_fu_638_p ),
    .len( grp_sobel_borderInterpolate_fu_638_len ),
    .ap_return( grp_sobel_borderInterpolate_fu_638_ap_return ),
    .ap_ce( grp_sobel_borderInterpolate_fu_638_ap_ce )
);

sobel_borderInterpolate grp_sobel_borderInterpolate_fu_644(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .p( grp_sobel_borderInterpolate_fu_644_p ),
    .len( grp_sobel_borderInterpolate_fu_644_len ),
    .ap_return( grp_sobel_borderInterpolate_fu_644_ap_return ),
    .ap_ce( grp_sobel_borderInterpolate_fu_644_ap_ce )
);

sobel_borderInterpolate grp_sobel_borderInterpolate_fu_650(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .p( grp_sobel_borderInterpolate_fu_650_p ),
    .len( grp_sobel_borderInterpolate_fu_650_len ),
    .ap_return( grp_sobel_borderInterpolate_fu_650_ap_return ),
    .ap_ce( grp_sobel_borderInterpolate_fu_650_ap_ce )
);

sobel_borderInterpolate grp_sobel_borderInterpolate_fu_656(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .p( grp_sobel_borderInterpolate_fu_656_p ),
    .len( grp_sobel_borderInterpolate_fu_656_len ),
    .ap_return( grp_sobel_borderInterpolate_fu_656_ap_return ),
    .ap_ce( grp_sobel_borderInterpolate_fu_656_ap_ce )
);

sobel_borderInterpolate grp_sobel_borderInterpolate_fu_662(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .p( grp_sobel_borderInterpolate_fu_662_p ),
    .len( grp_sobel_borderInterpolate_fu_662_len ),
    .ap_return( grp_sobel_borderInterpolate_fu_662_ap_return ),
    .ap_ce( grp_sobel_borderInterpolate_fu_662_ap_ce )
);

sobel_borderInterpolate grp_sobel_borderInterpolate_fu_668(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .p( grp_sobel_borderInterpolate_fu_668_p ),
    .len( grp_sobel_borderInterpolate_fu_668_len ),
    .ap_return( grp_sobel_borderInterpolate_fu_668_ap_return ),
    .ap_ce( grp_sobel_borderInterpolate_fu_668_ap_ce )
);

sobel_borderInterpolate grp_sobel_borderInterpolate_fu_674(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .p( grp_sobel_borderInterpolate_fu_674_p ),
    .len( grp_sobel_borderInterpolate_fu_674_len ),
    .ap_return( grp_sobel_borderInterpolate_fu_674_ap_return ),
    .ap_ce( grp_sobel_borderInterpolate_fu_674_ap_ce )
);

sobel_borderInterpolate grp_sobel_borderInterpolate_fu_680(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .p( grp_sobel_borderInterpolate_fu_680_p ),
    .len( grp_sobel_borderInterpolate_fu_680_len ),
    .ap_return( grp_sobel_borderInterpolate_fu_680_ap_return ),
    .ap_ce( grp_sobel_borderInterpolate_fu_680_ap_ce )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_reg_ppiten_pp0_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == tmp_19_fu_1055_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & ~(ap_const_lv1_0 == tmp_13_fu_935_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & ~(ap_const_lv1_0 == tmp_13_fu_935_p2))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it2 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end
    end
end

/// ap_reg_ppiten_pp0_it3 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end
    end
end

/// ap_reg_ppiten_pp0_it4 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it4
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
            ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
        end
    end
end

/// ap_reg_ppiten_pp0_it5 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it5
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
            if (~(ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) begin
                ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
            end else if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) begin
                ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
            end
        end
    end
end

/// ap_reg_ppiten_pp0_it6 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it6
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
            ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
        end
    end
end

/// ap_reg_ppiten_pp0_it7 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it7
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
            ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & ~(ap_const_lv1_0 == tmp_13_fu_935_p2))) begin
            ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_6)) begin
        p_012_0_i_reg_603 <= i_V_reg_3027;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(tmp_5_fu_884_p2 == ap_const_lv1_0))) begin
        p_012_0_i_reg_603 <= ap_const_lv10_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == tmp_19_fu_1055_p2))) begin
        p_025_0_i_reg_614 <= j_V_fu_1060_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & ~(ap_const_lv1_0 == tmp_13_fu_935_p2))) begin
        p_025_0_i_reg_614 <= ap_const_lv11_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3089) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3117_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3089) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3117_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_31_reg_3121_pp0_it3)))) begin
        src_kernel_win_0_val_0_1_fu_240 <= k_buf_0_val_0_q0;
    end else if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3089) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3117_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_reg_3121_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_29_reg_3113_pp0_it3) & (col_assign_3_fu_1393_p2 == ap_const_lv2_1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3089) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3117_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_reg_3121_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_29_reg_3113_pp0_it3) & (ap_const_lv2_0 == col_assign_3_fu_1393_p2)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3089) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3117_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_reg_3121_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_29_reg_3113_pp0_it3) & ~(col_assign_3_fu_1393_p2 == ap_const_lv2_1) & ~(ap_const_lv2_0 == col_assign_3_fu_1393_p2)))) begin
        src_kernel_win_0_val_0_1_fu_240 <= col_buf_0_val_0_0_9_fu_1417_p3;
    end else if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & (ap_const_lv1_0 == brmerge_reg_3089) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == tmp_18_reg_3037) & (ap_reg_ppstg_locy_0_2_t_reg_3206_pp0_it3 == ap_const_lv2_1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & (ap_const_lv1_0 == brmerge_reg_3089) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == tmp_18_reg_3037) & (ap_reg_ppstg_locy_0_2_t_reg_3206_pp0_it3 == ap_const_lv2_0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & (ap_const_lv1_0 == brmerge_reg_3089) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == tmp_18_reg_3037) & ~(ap_reg_ppstg_locy_0_2_t_reg_3206_pp0_it3 == ap_const_lv2_1) & ~(ap_reg_ppstg_locy_0_2_t_reg_3206_pp0_it3 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_0_1_fu_240 <= src_kernel_win_0_val_0_1_3_fu_1334_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3089) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3117_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3089) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3117_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_31_reg_3121_pp0_it3)))) begin
        src_kernel_win_0_val_1_1_fu_256 <= k_buf_0_val_1_q0;
    end else if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3089) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3117_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_reg_3121_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_29_reg_3113_pp0_it3) & (col_assign_3_fu_1393_p2 == ap_const_lv2_1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3089) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3117_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_reg_3121_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_29_reg_3113_pp0_it3) & (ap_const_lv2_0 == col_assign_3_fu_1393_p2)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3089) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3117_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_reg_3121_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_29_reg_3113_pp0_it3) & ~(col_assign_3_fu_1393_p2 == ap_const_lv2_1) & ~(ap_const_lv2_0 == col_assign_3_fu_1393_p2)))) begin
        src_kernel_win_0_val_1_1_fu_256 <= right_border_buf_0_val_1_2_11_fu_1434_p3;
    end else if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & (ap_const_lv1_0 == brmerge_reg_3089) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == tmp_18_reg_3037) & (ap_reg_ppstg_locy_0_2_t_reg_3206_pp0_it3 == ap_const_lv2_1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & (ap_const_lv1_0 == brmerge_reg_3089) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == tmp_18_reg_3037) & (ap_reg_ppstg_locy_0_2_t_reg_3206_pp0_it3 == ap_const_lv2_0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & (ap_const_lv1_0 == brmerge_reg_3089) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == tmp_18_reg_3037) & ~(ap_reg_ppstg_locy_0_2_t_reg_3206_pp0_it3 == ap_const_lv2_1) & ~(ap_reg_ppstg_locy_0_2_t_reg_3206_pp0_it3 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_1_1_fu_256 <= src_kernel_win_0_val_1_1_3_fu_1365_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3089) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3117_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_reg_3121_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_29_reg_3113_pp0_it3) & ~(col_assign_3_fu_1393_p2 == ap_const_lv2_1) & ~(ap_const_lv2_0 == col_assign_3_fu_1393_p2))) begin
        src_kernel_win_0_val_2_1_fu_252 <= right_border_buf_0_val_0_2_fu_200;
    end else if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3089) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3117_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_reg_3121_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_29_reg_3113_pp0_it3) & (ap_const_lv2_0 == col_assign_3_fu_1393_p2))) begin
        src_kernel_win_0_val_2_1_fu_252 <= right_border_buf_0_val_0_0_fu_192;
    end else if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3089) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3117_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_reg_3121_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_29_reg_3113_pp0_it3) & (col_assign_3_fu_1393_p2 == ap_const_lv2_1))) begin
        src_kernel_win_0_val_2_1_fu_252 <= right_border_buf_0_val_0_1_fu_196;
    end else if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3089) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3117_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & (ap_const_lv1_0 == brmerge_reg_3089) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == tmp_18_reg_3037) & ~(ap_reg_ppstg_locy_0_2_t_reg_3206_pp0_it3 == ap_const_lv2_1) & ~(ap_reg_ppstg_locy_0_2_t_reg_3206_pp0_it3 == ap_const_lv2_0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3089) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3117_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_31_reg_3121_pp0_it3)))) begin
        src_kernel_win_0_val_2_1_fu_252 <= k_buf_0_val_2_q0;
    end else if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & (ap_const_lv1_0 == brmerge_reg_3089) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == tmp_18_reg_3037) & (ap_reg_ppstg_locy_0_2_t_reg_3206_pp0_it3 == ap_const_lv2_0))) begin
        src_kernel_win_0_val_2_1_fu_252 <= k_buf_0_val_0_q0;
    end else if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & (ap_const_lv1_0 == brmerge_reg_3089) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == tmp_18_reg_3037) & (ap_reg_ppstg_locy_0_2_t_reg_3206_pp0_it3 == ap_const_lv2_1))) begin
        src_kernel_win_0_val_2_1_fu_252 <= k_buf_0_val_1_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3089) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_1_reg_3139_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3089) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_1_reg_3139_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_39_reg_3143_pp0_it3)))) begin
        src_kernel_win_1_val_0_1_fu_276 <= k_buf_1_val_0_q0;
    end else if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3089) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_1_reg_3139_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_39_reg_3143_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_83_1_reg_3135_pp0_it3) & (ap_const_lv2_1 == col_assign_3_1_t1_fu_1636_p2)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3089) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_1_reg_3139_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_39_reg_3143_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_83_1_reg_3135_pp0_it3) & (ap_const_lv2_0 == col_assign_3_1_t1_fu_1636_p2)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3089) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_1_reg_3139_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_39_reg_3143_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_83_1_reg_3135_pp0_it3) & ~(ap_const_lv2_1 == col_assign_3_1_t1_fu_1636_p2) & ~(ap_const_lv2_0 == col_assign_3_1_t1_fu_1636_p2)))) begin
        src_kernel_win_1_val_0_1_fu_276 <= col_buf_1_val_0_0_9_fu_1660_p3;
    end else if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & (ap_const_lv1_0 == brmerge_reg_3089) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == tmp_18_reg_3037) & (ap_reg_ppstg_locy_1_2_t_reg_3210_pp0_it3 == ap_const_lv2_1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & (ap_const_lv1_0 == brmerge_reg_3089) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == tmp_18_reg_3037) & (ap_reg_ppstg_locy_1_2_t_reg_3210_pp0_it3 == ap_const_lv2_0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & (ap_const_lv1_0 == brmerge_reg_3089) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == tmp_18_reg_3037) & ~(ap_reg_ppstg_locy_1_2_t_reg_3210_pp0_it3 == ap_const_lv2_1) & ~(ap_reg_ppstg_locy_1_2_t_reg_3210_pp0_it3 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_0_1_fu_276 <= src_kernel_win_1_val_0_1_3_fu_1577_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3089) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_1_reg_3139_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3089) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_1_reg_3139_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_39_reg_3143_pp0_it3)))) begin
        src_kernel_win_1_val_1_1_fu_292 <= k_buf_1_val_1_q0;
    end else if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3089) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_1_reg_3139_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_39_reg_3143_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_83_1_reg_3135_pp0_it3) & (ap_const_lv2_1 == col_assign_3_1_t1_fu_1636_p2)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3089) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_1_reg_3139_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_39_reg_3143_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_83_1_reg_3135_pp0_it3) & (ap_const_lv2_0 == col_assign_3_1_t1_fu_1636_p2)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3089) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_1_reg_3139_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_39_reg_3143_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_83_1_reg_3135_pp0_it3) & ~(ap_const_lv2_1 == col_assign_3_1_t1_fu_1636_p2) & ~(ap_const_lv2_0 == col_assign_3_1_t1_fu_1636_p2)))) begin
        src_kernel_win_1_val_1_1_fu_292 <= right_border_buf_1_val_1_2_11_fu_1677_p3;
    end else if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & (ap_const_lv1_0 == brmerge_reg_3089) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == tmp_18_reg_3037) & (ap_reg_ppstg_locy_1_2_t_reg_3210_pp0_it3 == ap_const_lv2_1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & (ap_const_lv1_0 == brmerge_reg_3089) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == tmp_18_reg_3037) & (ap_reg_ppstg_locy_1_2_t_reg_3210_pp0_it3 == ap_const_lv2_0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & (ap_const_lv1_0 == brmerge_reg_3089) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == tmp_18_reg_3037) & ~(ap_reg_ppstg_locy_1_2_t_reg_3210_pp0_it3 == ap_const_lv2_1) & ~(ap_reg_ppstg_locy_1_2_t_reg_3210_pp0_it3 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_1_1_fu_292 <= src_kernel_win_1_val_1_1_3_fu_1608_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3089) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_1_reg_3139_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_39_reg_3143_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_83_1_reg_3135_pp0_it3) & ~(ap_const_lv2_1 == col_assign_3_1_t1_fu_1636_p2) & ~(ap_const_lv2_0 == col_assign_3_1_t1_fu_1636_p2))) begin
        src_kernel_win_1_val_2_1_fu_288 <= right_border_buf_1_val_0_2_fu_212;
    end else if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3089) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_1_reg_3139_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_39_reg_3143_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_83_1_reg_3135_pp0_it3) & (ap_const_lv2_0 == col_assign_3_1_t1_fu_1636_p2))) begin
        src_kernel_win_1_val_2_1_fu_288 <= right_border_buf_1_val_0_0_fu_204;
    end else if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3089) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_1_reg_3139_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_39_reg_3143_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_83_1_reg_3135_pp0_it3) & (ap_const_lv2_1 == col_assign_3_1_t1_fu_1636_p2))) begin
        src_kernel_win_1_val_2_1_fu_288 <= right_border_buf_1_val_0_1_fu_208;
    end else if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3089) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_1_reg_3139_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & (ap_const_lv1_0 == brmerge_reg_3089) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == tmp_18_reg_3037) & ~(ap_reg_ppstg_locy_1_2_t_reg_3210_pp0_it3 == ap_const_lv2_1) & ~(ap_reg_ppstg_locy_1_2_t_reg_3210_pp0_it3 == ap_const_lv2_0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3089) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_1_reg_3139_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_39_reg_3143_pp0_it3)))) begin
        src_kernel_win_1_val_2_1_fu_288 <= k_buf_1_val_2_q0;
    end else if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & (ap_const_lv1_0 == brmerge_reg_3089) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == tmp_18_reg_3037) & (ap_reg_ppstg_locy_1_2_t_reg_3210_pp0_it3 == ap_const_lv2_0))) begin
        src_kernel_win_1_val_2_1_fu_288 <= k_buf_1_val_0_q0;
    end else if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & (ap_const_lv1_0 == brmerge_reg_3089) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == tmp_18_reg_3037) & (ap_reg_ppstg_locy_1_2_t_reg_3210_pp0_it3 == ap_const_lv2_1))) begin
        src_kernel_win_1_val_2_1_fu_288 <= k_buf_1_val_1_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3089) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_2_reg_3155_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3089) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_2_reg_3155_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_50_reg_3159_pp0_it3)))) begin
        src_kernel_win_2_val_0_1_fu_312 <= k_buf_2_val_0_q0;
    end else if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3089) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_2_reg_3155_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_50_reg_3159_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_83_2_reg_3151_pp0_it3) & (ap_const_lv2_1 == col_assign_3_2_t1_fu_1879_p2)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3089) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_2_reg_3155_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_50_reg_3159_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_83_2_reg_3151_pp0_it3) & (ap_const_lv2_0 == col_assign_3_2_t1_fu_1879_p2)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3089) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_2_reg_3155_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_50_reg_3159_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_83_2_reg_3151_pp0_it3) & ~(ap_const_lv2_1 == col_assign_3_2_t1_fu_1879_p2) & ~(ap_const_lv2_0 == col_assign_3_2_t1_fu_1879_p2)))) begin
        src_kernel_win_2_val_0_1_fu_312 <= col_buf_2_val_0_0_9_fu_1903_p3;
    end else if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & (ap_const_lv1_0 == brmerge_reg_3089) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == tmp_18_reg_3037) & (ap_reg_ppstg_locy_2_2_t_reg_3214_pp0_it3 == ap_const_lv2_1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & (ap_const_lv1_0 == brmerge_reg_3089) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == tmp_18_reg_3037) & (ap_reg_ppstg_locy_2_2_t_reg_3214_pp0_it3 == ap_const_lv2_0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & (ap_const_lv1_0 == brmerge_reg_3089) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == tmp_18_reg_3037) & ~(ap_reg_ppstg_locy_2_2_t_reg_3214_pp0_it3 == ap_const_lv2_1) & ~(ap_reg_ppstg_locy_2_2_t_reg_3214_pp0_it3 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_0_1_fu_312 <= src_kernel_win_2_val_0_1_3_fu_1820_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3089) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_2_reg_3155_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3089) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_2_reg_3155_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_50_reg_3159_pp0_it3)))) begin
        src_kernel_win_2_val_1_1_fu_328 <= k_buf_2_val_1_q0;
    end else if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3089) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_2_reg_3155_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_50_reg_3159_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_83_2_reg_3151_pp0_it3) & (ap_const_lv2_1 == col_assign_3_2_t1_fu_1879_p2)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3089) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_2_reg_3155_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_50_reg_3159_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_83_2_reg_3151_pp0_it3) & (ap_const_lv2_0 == col_assign_3_2_t1_fu_1879_p2)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3089) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_2_reg_3155_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_50_reg_3159_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_83_2_reg_3151_pp0_it3) & ~(ap_const_lv2_1 == col_assign_3_2_t1_fu_1879_p2) & ~(ap_const_lv2_0 == col_assign_3_2_t1_fu_1879_p2)))) begin
        src_kernel_win_2_val_1_1_fu_328 <= right_border_buf_2_val_1_2_11_fu_1920_p3;
    end else if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & (ap_const_lv1_0 == brmerge_reg_3089) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == tmp_18_reg_3037) & (ap_reg_ppstg_locy_2_2_t_reg_3214_pp0_it3 == ap_const_lv2_1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & (ap_const_lv1_0 == brmerge_reg_3089) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == tmp_18_reg_3037) & (ap_reg_ppstg_locy_2_2_t_reg_3214_pp0_it3 == ap_const_lv2_0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & (ap_const_lv1_0 == brmerge_reg_3089) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == tmp_18_reg_3037) & ~(ap_reg_ppstg_locy_2_2_t_reg_3214_pp0_it3 == ap_const_lv2_1) & ~(ap_reg_ppstg_locy_2_2_t_reg_3214_pp0_it3 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_1_1_fu_328 <= src_kernel_win_2_val_1_1_3_fu_1851_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3089) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_2_reg_3155_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_50_reg_3159_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_83_2_reg_3151_pp0_it3) & ~(ap_const_lv2_1 == col_assign_3_2_t1_fu_1879_p2) & ~(ap_const_lv2_0 == col_assign_3_2_t1_fu_1879_p2))) begin
        src_kernel_win_2_val_2_1_fu_324 <= right_border_buf_2_val_0_2_fu_224;
    end else if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3089) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_2_reg_3155_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_50_reg_3159_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_83_2_reg_3151_pp0_it3) & (ap_const_lv2_0 == col_assign_3_2_t1_fu_1879_p2))) begin
        src_kernel_win_2_val_2_1_fu_324 <= right_border_buf_2_val_0_0_fu_216;
    end else if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3089) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_2_reg_3155_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_50_reg_3159_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_83_2_reg_3151_pp0_it3) & (ap_const_lv2_1 == col_assign_3_2_t1_fu_1879_p2))) begin
        src_kernel_win_2_val_2_1_fu_324 <= right_border_buf_2_val_0_1_fu_220;
    end else if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3089) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_2_reg_3155_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & (ap_const_lv1_0 == brmerge_reg_3089) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == tmp_18_reg_3037) & ~(ap_reg_ppstg_locy_2_2_t_reg_3214_pp0_it3 == ap_const_lv2_1) & ~(ap_reg_ppstg_locy_2_2_t_reg_3214_pp0_it3 == ap_const_lv2_0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3089) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_2_reg_3155_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_50_reg_3159_pp0_it3)))) begin
        src_kernel_win_2_val_2_1_fu_324 <= k_buf_2_val_2_q0;
    end else if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & (ap_const_lv1_0 == brmerge_reg_3089) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == tmp_18_reg_3037) & (ap_reg_ppstg_locy_2_2_t_reg_3214_pp0_it3 == ap_const_lv2_0))) begin
        src_kernel_win_2_val_2_1_fu_324 <= k_buf_2_val_0_q0;
    end else if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & (ap_const_lv1_0 == brmerge_reg_3089) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == tmp_18_reg_3037) & (ap_reg_ppstg_locy_2_2_t_reg_3214_pp0_it3 == ap_const_lv2_1))) begin
        src_kernel_win_2_val_2_1_fu_324 <= k_buf_2_val_1_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & ~(ap_const_lv1_0 == tmp_2_fu_872_p2))) begin
        tmp_3_reg_592 <= ap_const_lv2_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (tmp_5_fu_884_p2 == ap_const_lv1_0))) begin
        tmp_3_reg_592 <= tmp_4_fu_878_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        tmp_7_reg_570 <= ap_const_lv2_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (ap_const_lv1_0 == tmp_9_fu_860_p2))) begin
        tmp_7_reg_570 <= tmp_8_fu_854_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(ap_const_lv1_0 == tmp_9_fu_860_p2))) begin
        tmp_s_reg_581 <= ap_const_lv2_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (ap_const_lv1_0 == tmp_2_fu_872_p2))) begin
        tmp_s_reg_581 <= tmp_1_fu_866_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == tmp_19_fu_1055_p2))) begin
        ImagLoc_x_reg_3106 <= ImagLoc_x_fu_1087_p2;
        or_cond222_i_reg_3102 <= or_cond222_i_fu_1082_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & ~(ap_const_lv1_0 == tmp_13_fu_935_p2))) begin
        ImagLoc_y_cast_cast_reg_3055[0] <= ImagLoc_y_cast_cast_fu_1006_p1[0];
ImagLoc_y_cast_cast_reg_3055[1] <= ImagLoc_y_cast_cast_fu_1006_p1[1];
ImagLoc_y_cast_cast_reg_3055[2] <= ImagLoc_y_cast_cast_fu_1006_p1[2];
ImagLoc_y_cast_cast_reg_3055[3] <= ImagLoc_y_cast_cast_fu_1006_p1[3];
ImagLoc_y_cast_cast_reg_3055[4] <= ImagLoc_y_cast_cast_fu_1006_p1[4];
ImagLoc_y_cast_cast_reg_3055[5] <= ImagLoc_y_cast_cast_fu_1006_p1[5];
ImagLoc_y_cast_cast_reg_3055[6] <= ImagLoc_y_cast_cast_fu_1006_p1[6];
ImagLoc_y_cast_cast_reg_3055[7] <= ImagLoc_y_cast_cast_fu_1006_p1[7];
ImagLoc_y_cast_cast_reg_3055[8] <= ImagLoc_y_cast_cast_fu_1006_p1[8];
ImagLoc_y_cast_cast_reg_3055[9] <= ImagLoc_y_cast_cast_fu_1006_p1[9];
ImagLoc_y_cast_cast_reg_3055[10] <= ImagLoc_y_cast_cast_fu_1006_p1[10];
        brmerge_reg_3089 <= brmerge_fu_1045_p2;
        tmp_15_reg_3032 <= tmp_15_fu_946_p2;
        tmp_18_reg_3037 <= ImagLoc_y_fu_952_p2[ap_const_lv32_A];
        tmp_21_reg_3041 <= tmp_21_fu_999_p3;
        tmp_22_reg_3076 <= tmp_22_fu_1037_p1;
        tmp_23_reg_3082 <= tmp_23_fu_1041_p1;
        y_1_2_1_cast_cast_reg_3069 <= y_1_2_1_cast_cast_fu_1026_p1;
        y_1_2_cast_cast_reg_3062 <= y_1_2_cast_cast_fu_1016_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        ap_reg_ppstg_col_assign_reg_3129_pp0_it1 <= col_assign_reg_3129;
        ap_reg_ppstg_or_cond222_i_reg_3102_pp0_it1 <= or_cond222_i_reg_3102;
        ap_reg_ppstg_or_cond7_1_reg_3139_pp0_it1 <= or_cond7_1_reg_3139;
        ap_reg_ppstg_or_cond7_2_reg_3155_pp0_it1 <= or_cond7_2_reg_3155;
        ap_reg_ppstg_or_cond7_reg_3117_pp0_it1 <= or_cond7_reg_3117;
        ap_reg_ppstg_tmp_19_reg_3093_pp0_it1 <= tmp_19_reg_3093;
        ap_reg_ppstg_tmp_29_reg_3113_pp0_it1 <= tmp_29_reg_3113;
        ap_reg_ppstg_tmp_30_reg_3125_pp0_it1 <= tmp_30_reg_3125;
        ap_reg_ppstg_tmp_31_reg_3121_pp0_it1 <= tmp_31_reg_3121;
        ap_reg_ppstg_tmp_39_reg_3143_pp0_it1 <= tmp_39_reg_3143;
        ap_reg_ppstg_tmp_50_reg_3159_pp0_it1 <= tmp_50_reg_3159;
        ap_reg_ppstg_tmp_83_1_reg_3135_pp0_it1 <= tmp_83_1_reg_3135;
        ap_reg_ppstg_tmp_83_2_reg_3151_pp0_it1 <= tmp_83_2_reg_3151;
        ap_reg_ppstg_tmp_85_1_reg_3147_pp0_it1 <= tmp_85_1_reg_3147;
        ap_reg_ppstg_tmp_85_2_reg_3163_pp0_it1 <= tmp_85_2_reg_3163;
        tmp_19_reg_3093 <= tmp_19_fu_1055_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
        ap_reg_ppstg_col_assign_reg_3129_pp0_it2 <= ap_reg_ppstg_col_assign_reg_3129_pp0_it1;
        ap_reg_ppstg_col_assign_reg_3129_pp0_it3 <= ap_reg_ppstg_col_assign_reg_3129_pp0_it2;
        ap_reg_ppstg_locy_0_2_t_reg_3206_pp0_it3 <= locy_0_2_t_reg_3206;
        ap_reg_ppstg_locy_1_2_t_reg_3210_pp0_it3 <= locy_1_2_t_reg_3210;
        ap_reg_ppstg_locy_2_2_t_reg_3214_pp0_it3 <= locy_2_2_t_reg_3214;
        ap_reg_ppstg_or_cond222_i_reg_3102_pp0_it2 <= ap_reg_ppstg_or_cond222_i_reg_3102_pp0_it1;
        ap_reg_ppstg_or_cond222_i_reg_3102_pp0_it3 <= ap_reg_ppstg_or_cond222_i_reg_3102_pp0_it2;
        ap_reg_ppstg_or_cond222_i_reg_3102_pp0_it4 <= ap_reg_ppstg_or_cond222_i_reg_3102_pp0_it3;
        ap_reg_ppstg_or_cond222_i_reg_3102_pp0_it5 <= ap_reg_ppstg_or_cond222_i_reg_3102_pp0_it4;
        ap_reg_ppstg_or_cond222_i_reg_3102_pp0_it6 <= ap_reg_ppstg_or_cond222_i_reg_3102_pp0_it5;
        ap_reg_ppstg_or_cond7_1_reg_3139_pp0_it2 <= ap_reg_ppstg_or_cond7_1_reg_3139_pp0_it1;
        ap_reg_ppstg_or_cond7_1_reg_3139_pp0_it3 <= ap_reg_ppstg_or_cond7_1_reg_3139_pp0_it2;
        ap_reg_ppstg_or_cond7_2_reg_3155_pp0_it2 <= ap_reg_ppstg_or_cond7_2_reg_3155_pp0_it1;
        ap_reg_ppstg_or_cond7_2_reg_3155_pp0_it3 <= ap_reg_ppstg_or_cond7_2_reg_3155_pp0_it2;
        ap_reg_ppstg_or_cond7_reg_3117_pp0_it2 <= ap_reg_ppstg_or_cond7_reg_3117_pp0_it1;
        ap_reg_ppstg_or_cond7_reg_3117_pp0_it3 <= ap_reg_ppstg_or_cond7_reg_3117_pp0_it2;
        ap_reg_ppstg_tmp_19_reg_3093_pp0_it2 <= ap_reg_ppstg_tmp_19_reg_3093_pp0_it1;
        ap_reg_ppstg_tmp_19_reg_3093_pp0_it3 <= ap_reg_ppstg_tmp_19_reg_3093_pp0_it2;
        ap_reg_ppstg_tmp_19_reg_3093_pp0_it4 <= ap_reg_ppstg_tmp_19_reg_3093_pp0_it3;
        ap_reg_ppstg_tmp_27_reg_3199_pp0_it3 <= tmp_27_reg_3199;
        ap_reg_ppstg_tmp_29_reg_3113_pp0_it2 <= ap_reg_ppstg_tmp_29_reg_3113_pp0_it1;
        ap_reg_ppstg_tmp_29_reg_3113_pp0_it3 <= ap_reg_ppstg_tmp_29_reg_3113_pp0_it2;
        ap_reg_ppstg_tmp_30_reg_3125_pp0_it2 <= ap_reg_ppstg_tmp_30_reg_3125_pp0_it1;
        ap_reg_ppstg_tmp_30_reg_3125_pp0_it3 <= ap_reg_ppstg_tmp_30_reg_3125_pp0_it2;
        ap_reg_ppstg_tmp_31_reg_3121_pp0_it2 <= ap_reg_ppstg_tmp_31_reg_3121_pp0_it1;
        ap_reg_ppstg_tmp_31_reg_3121_pp0_it3 <= ap_reg_ppstg_tmp_31_reg_3121_pp0_it2;
        ap_reg_ppstg_tmp_39_reg_3143_pp0_it2 <= ap_reg_ppstg_tmp_39_reg_3143_pp0_it1;
        ap_reg_ppstg_tmp_39_reg_3143_pp0_it3 <= ap_reg_ppstg_tmp_39_reg_3143_pp0_it2;
        ap_reg_ppstg_tmp_43_reg_3177_pp0_it2 <= tmp_43_reg_3177;
        ap_reg_ppstg_tmp_43_reg_3177_pp0_it3 <= ap_reg_ppstg_tmp_43_reg_3177_pp0_it2;
        ap_reg_ppstg_tmp_50_reg_3159_pp0_it2 <= ap_reg_ppstg_tmp_50_reg_3159_pp0_it1;
        ap_reg_ppstg_tmp_50_reg_3159_pp0_it3 <= ap_reg_ppstg_tmp_50_reg_3159_pp0_it2;
        ap_reg_ppstg_tmp_55_reg_3188_pp0_it2 <= tmp_55_reg_3188;
        ap_reg_ppstg_tmp_55_reg_3188_pp0_it3 <= ap_reg_ppstg_tmp_55_reg_3188_pp0_it2;
        ap_reg_ppstg_tmp_83_1_reg_3135_pp0_it2 <= ap_reg_ppstg_tmp_83_1_reg_3135_pp0_it1;
        ap_reg_ppstg_tmp_83_1_reg_3135_pp0_it3 <= ap_reg_ppstg_tmp_83_1_reg_3135_pp0_it2;
        ap_reg_ppstg_tmp_83_2_reg_3151_pp0_it2 <= ap_reg_ppstg_tmp_83_2_reg_3151_pp0_it1;
        ap_reg_ppstg_tmp_83_2_reg_3151_pp0_it3 <= ap_reg_ppstg_tmp_83_2_reg_3151_pp0_it2;
        ap_reg_ppstg_tmp_85_1_reg_3147_pp0_it2 <= ap_reg_ppstg_tmp_85_1_reg_3147_pp0_it1;
        ap_reg_ppstg_tmp_85_1_reg_3147_pp0_it3 <= ap_reg_ppstg_tmp_85_1_reg_3147_pp0_it2;
        ap_reg_ppstg_tmp_85_2_reg_3163_pp0_it2 <= ap_reg_ppstg_tmp_85_2_reg_3163_pp0_it1;
        ap_reg_ppstg_tmp_85_2_reg_3163_pp0_it3 <= ap_reg_ppstg_tmp_85_2_reg_3163_pp0_it2;
        src_kernel_win_0_val_0_1_6_reg_3308 <= src_kernel_win_0_val_0_1_fu_240;
        src_kernel_win_0_val_1_1_6_reg_3318 <= src_kernel_win_0_val_1_1_fu_256;
        src_kernel_win_0_val_2_1_9_reg_3313 <= src_kernel_win_0_val_2_1_fu_252;
        src_kernel_win_1_val_0_1_6_reg_3323 <= src_kernel_win_1_val_0_1_fu_276;
        src_kernel_win_1_val_1_1_6_reg_3333 <= src_kernel_win_1_val_1_1_fu_292;
        src_kernel_win_1_val_2_1_9_reg_3328 <= src_kernel_win_1_val_2_1_fu_288;
        src_kernel_win_2_val_0_1_6_reg_3338 <= src_kernel_win_2_val_0_1_fu_312;
        src_kernel_win_2_val_1_1_6_reg_3348 <= src_kernel_win_2_val_1_1_fu_328;
        src_kernel_win_2_val_2_1_9_reg_3343 <= src_kernel_win_2_val_2_1_fu_324;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~(ap_const_lv1_0 == brmerge_reg_3089) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == tmp_19_fu_1055_p2) & ~(ap_const_lv1_0 == or_cond7_fu_1112_p2) & (ap_const_lv1_0 == tmp_30_fu_1126_p2))) begin
        col_assign_reg_3129 <= col_assign_fu_1131_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3089) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3117_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_3125_pp0_it3) & (ap_reg_ppstg_col_assign_reg_3129_pp0_it3 == ap_const_lv2_0))) begin
        col_buf_0_val_0_0_3_fu_360 <= k_buf_0_val_0_q0;
        right_border_buf_0_val_0_0_fu_192 <= k_buf_0_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3089) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3117_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_3125_pp0_it3) & (ap_reg_ppstg_col_assign_reg_3129_pp0_it3 == ap_const_lv2_1))) begin
        col_buf_0_val_0_0_5_fu_364 <= k_buf_0_val_0_q0;
        right_border_buf_0_val_0_1_fu_196 <= k_buf_0_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3089) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3117_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_3125_pp0_it3) & ~(ap_reg_ppstg_col_assign_reg_3129_pp0_it3 == ap_const_lv2_1) & ~(ap_reg_ppstg_col_assign_reg_3129_pp0_it3 == ap_const_lv2_0))) begin
        col_buf_0_val_0_0_6_fu_368 <= k_buf_0_val_0_q0;
        right_border_buf_0_val_0_2_fu_200 <= k_buf_0_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3089) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_1_reg_3139_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_85_1_reg_3147_pp0_it3) & ~(ap_reg_ppstg_tmp_43_reg_3177_pp0_it3 == ap_const_lv2_1) & ~(ap_reg_ppstg_tmp_43_reg_3177_pp0_it3 == ap_const_lv2_0))) begin
        col_buf_1_val_0_0_3_fu_320 <= k_buf_1_val_0_q0;
        right_border_buf_1_val_0_2_fu_212 <= k_buf_1_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3089) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_1_reg_3139_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_85_1_reg_3147_pp0_it3) & (ap_reg_ppstg_tmp_43_reg_3177_pp0_it3 == ap_const_lv2_1))) begin
        col_buf_1_val_0_0_5_fu_336 <= k_buf_1_val_0_q0;
        right_border_buf_1_val_0_1_fu_208 <= k_buf_1_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3089) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_1_reg_3139_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_85_1_reg_3147_pp0_it3) & (ap_reg_ppstg_tmp_43_reg_3177_pp0_it3 == ap_const_lv2_0))) begin
        col_buf_1_val_0_0_6_fu_344 <= k_buf_1_val_0_q0;
        right_border_buf_1_val_0_0_fu_204 <= k_buf_1_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3089) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_2_reg_3155_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_85_2_reg_3163_pp0_it3) & ~(ap_reg_ppstg_tmp_55_reg_3188_pp0_it3 == ap_const_lv2_1) & ~(ap_reg_ppstg_tmp_55_reg_3188_pp0_it3 == ap_const_lv2_0))) begin
        col_buf_2_val_0_0_3_fu_248 <= k_buf_2_val_0_q0;
        right_border_buf_2_val_0_2_fu_224 <= k_buf_2_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3089) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_2_reg_3155_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_85_2_reg_3163_pp0_it3) & (ap_reg_ppstg_tmp_55_reg_3188_pp0_it3 == ap_const_lv2_1))) begin
        col_buf_2_val_0_0_5_fu_264 <= k_buf_2_val_0_q0;
        right_border_buf_2_val_0_1_fu_220 <= k_buf_2_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3089) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_2_reg_3155_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_85_2_reg_3163_pp0_it3) & (ap_reg_ppstg_tmp_55_reg_3188_pp0_it3 == ap_const_lv2_0))) begin
        col_buf_2_val_0_0_6_fu_272 <= k_buf_2_val_0_q0;
        right_border_buf_2_val_0_0_fu_216 <= k_buf_2_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        cols_cast1_reg_2694[0] <= cols_cast1_fu_850_p1[0];
cols_cast1_reg_2694[1] <= cols_cast1_fu_850_p1[1];
cols_cast1_reg_2694[2] <= cols_cast1_fu_850_p1[2];
cols_cast1_reg_2694[3] <= cols_cast1_fu_850_p1[3];
cols_cast1_reg_2694[4] <= cols_cast1_fu_850_p1[4];
cols_cast1_reg_2694[5] <= cols_cast1_fu_850_p1[5];
cols_cast1_reg_2694[6] <= cols_cast1_fu_850_p1[6];
cols_cast1_reg_2694[7] <= cols_cast1_fu_850_p1[7];
cols_cast1_reg_2694[8] <= cols_cast1_fu_850_p1[8];
cols_cast1_reg_2694[9] <= cols_cast1_fu_850_p1[9];
cols_cast1_reg_2694[10] <= cols_cast1_fu_850_p1[10];
cols_cast1_reg_2694[11] <= cols_cast1_fu_850_p1[11];
        tmp_6_reg_2688 <= tmp_6_fu_846_p1;
        tmp_reg_2682 <= tmp_fu_842_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(tmp_5_fu_884_p2 == ap_const_lv1_0))) begin
        heightloop_reg_2977 <= heightloop_fu_890_p2;
        p_neg229_i_reg_2994 <= p_neg229_i_fu_909_p2;
        ref_cast_reg_3013[0] <= ref_cast_fu_923_p1[0];
ref_cast_reg_3013[1] <= ref_cast_fu_923_p1[1];
ref_cast_reg_3013[2] <= ref_cast_fu_923_p1[2];
ref_cast_reg_3013[3] <= ref_cast_fu_923_p1[3];
ref_cast_reg_3013[4] <= ref_cast_fu_923_p1[4];
ref_cast_reg_3013[5] <= ref_cast_fu_923_p1[5];
ref_cast_reg_3013[6] <= ref_cast_fu_923_p1[6];
ref_cast_reg_3013[7] <= ref_cast_fu_923_p1[7];
ref_cast_reg_3013[8] <= ref_cast_fu_923_p1[8];
ref_cast_reg_3013[9] <= ref_cast_fu_923_p1[9];
        ref_reg_3008 <= ref_fu_918_p2;
        tmp_11_reg_3000 <= tmp_11_fu_914_p1;
        tmp_12_reg_3018 <= tmp_12_fu_927_p1;
        tmp_15_cast_reg_2987[0] <= tmp_15_cast_fu_905_p1[0];
tmp_15_cast_reg_2987[1] <= tmp_15_cast_fu_905_p1[1];
tmp_15_cast_reg_2987[2] <= tmp_15_cast_fu_905_p1[2];
tmp_15_cast_reg_2987[3] <= tmp_15_cast_fu_905_p1[3];
tmp_15_cast_reg_2987[4] <= tmp_15_cast_fu_905_p1[4];
tmp_15_cast_reg_2987[5] <= tmp_15_cast_fu_905_p1[5];
tmp_15_cast_reg_2987[6] <= tmp_15_cast_fu_905_p1[6];
tmp_15_cast_reg_2987[7] <= tmp_15_cast_fu_905_p1[7];
tmp_15_cast_reg_2987[8] <= tmp_15_cast_fu_905_p1[8];
tmp_15_cast_reg_2987[9] <= tmp_15_cast_fu_905_p1[9];
tmp_15_cast_reg_2987[10] <= tmp_15_cast_fu_905_p1[10];
        widthloop_reg_2982 <= widthloop_fu_895_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        i_V_reg_3027 <= i_V_fu_940_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond222_i_reg_3102_pp0_it4))) begin
        isneg_1_reg_3378 <= p_Val2_4_fu_2284_p2[ap_const_lv32_A];
        isneg_2_reg_3394 <= p_Val2_s_fu_2422_p2[ap_const_lv32_A];
        isneg_reg_3362 <= p_Val2_1_fu_2146_p2[ap_const_lv32_A];
        p_Val2_2_reg_3368 <= p_Val2_2_fu_2160_p1;
        p_Val2_5_reg_3384 <= p_Val2_5_fu_2298_p1;
        p_Val2_7_reg_3400 <= p_Val2_7_fu_2436_p1;
        tmp_36_reg_3373 <= {{p_Val2_1_fu_2146_p2[ap_const_lv32_A : ap_const_lv32_8]}};
        tmp_37_reg_3389 <= {{p_Val2_4_fu_2284_p2[ap_const_lv32_A : ap_const_lv32_8]}};
        tmp_45_reg_3405 <= {{p_Val2_s_fu_2422_p2[ap_const_lv32_A : ap_const_lv32_8]}};
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it2))) begin
        k_buf_0_val_0_addr_reg_3218 <= tmp_24_fu_1243_p1;
        k_buf_0_val_1_addr_reg_3224 <= tmp_24_fu_1243_p1;
        k_buf_0_val_2_addr_reg_3230 <= tmp_24_fu_1243_p1;
        k_buf_1_val_0_addr_reg_3248 <= tmp_24_fu_1243_p1;
        k_buf_1_val_1_addr_reg_3254 <= tmp_24_fu_1243_p1;
        k_buf_1_val_2_addr_reg_3260 <= tmp_24_fu_1243_p1;
        k_buf_2_val_0_addr_reg_3278 <= tmp_24_fu_1243_p1;
        k_buf_2_val_1_addr_reg_3284 <= tmp_24_fu_1243_p1;
        k_buf_2_val_2_addr_reg_3290 <= tmp_24_fu_1243_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_lv1_0 == brmerge_reg_3089) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == tmp_18_reg_3037) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it1))) begin
        locy_0_2_t_reg_3206 <= locy_0_2_t_fu_1228_p2;
        locy_1_2_t_reg_3210 <= locy_1_2_t_fu_1232_p2;
        locy_2_2_t_reg_3214 <= locy_2_2_t_fu_1236_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~(ap_const_lv1_0 == brmerge_reg_3089) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == tmp_19_fu_1055_p2))) begin
        or_cond7_1_reg_3139 <= or_cond7_1_fu_1147_p2;
        or_cond7_2_reg_3155 <= or_cond7_2_fu_1177_p2;
        or_cond7_reg_3117 <= or_cond7_fu_1112_p2;
        tmp_29_reg_3113 <= tmp_29_fu_1107_p2;
        tmp_83_1_reg_3135 <= tmp_83_1_fu_1142_p2;
        tmp_83_2_reg_3151 <= tmp_83_2_fu_1172_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond222_i_reg_3102_pp0_it5))) begin
        p_Val2_10_reg_3415 <= p_Val2_10_fu_2551_p3;
        p_Val2_11_reg_3420 <= p_Val2_11_fu_2587_p3;
        p_Val2_9_reg_3410 <= p_Val2_9_fu_2515_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3089) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3117_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_3125_pp0_it3) & (ap_reg_ppstg_col_assign_reg_3129_pp0_it3 == ap_const_lv2_0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3089) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3117_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_3125_pp0_it3) & (ap_reg_ppstg_col_assign_reg_3129_pp0_it3 == ap_const_lv2_1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3089) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3117_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_3125_pp0_it3) & ~(ap_reg_ppstg_col_assign_reg_3129_pp0_it3 == ap_const_lv2_1) & ~(ap_reg_ppstg_col_assign_reg_3129_pp0_it3 == ap_const_lv2_0)))) begin
        right_border_buf_0_val_1_2_1_fu_348 <= right_border_buf_0_val_1_2_8_fu_1526_p3;
        right_border_buf_0_val_1_2_2_fu_352 <= right_border_buf_0_val_1_2_6_fu_1517_p3;
        right_border_buf_0_val_1_2_7_fu_356 <= right_border_buf_0_val_1_2_4_fu_1500_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3089) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_1_reg_3139_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_85_1_reg_3147_pp0_it3) & (ap_reg_ppstg_tmp_43_reg_3177_pp0_it3 == ap_const_lv2_0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3089) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_1_reg_3139_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_85_1_reg_3147_pp0_it3) & (ap_reg_ppstg_tmp_43_reg_3177_pp0_it3 == ap_const_lv2_1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3089) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_1_reg_3139_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_85_1_reg_3147_pp0_it3) & ~(ap_reg_ppstg_tmp_43_reg_3177_pp0_it3 == ap_const_lv2_1) & ~(ap_reg_ppstg_tmp_43_reg_3177_pp0_it3 == ap_const_lv2_0)))) begin
        right_border_buf_1_val_1_2_1_fu_372 <= right_border_buf_1_val_1_2_8_fu_1769_p3;
        right_border_buf_1_val_1_2_2_fu_376 <= right_border_buf_1_val_1_2_6_fu_1760_p3;
        right_border_buf_1_val_1_2_7_fu_380 <= right_border_buf_1_val_1_2_4_fu_1743_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3089) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_2_reg_3155_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_85_2_reg_3163_pp0_it3) & (ap_reg_ppstg_tmp_55_reg_3188_pp0_it3 == ap_const_lv2_0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3089) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_2_reg_3155_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_85_2_reg_3163_pp0_it3) & (ap_reg_ppstg_tmp_55_reg_3188_pp0_it3 == ap_const_lv2_1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3089) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_2_reg_3155_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_85_2_reg_3163_pp0_it3) & ~(ap_reg_ppstg_tmp_55_reg_3188_pp0_it3 == ap_const_lv2_1) & ~(ap_reg_ppstg_tmp_55_reg_3188_pp0_it3 == ap_const_lv2_0)))) begin
        right_border_buf_2_val_1_2_1_fu_284 <= right_border_buf_2_val_1_2_8_fu_2012_p3;
        right_border_buf_2_val_1_2_2_fu_300 <= right_border_buf_2_val_1_2_6_fu_1995_p3;
        right_border_buf_2_val_1_2_3_fu_308 <= right_border_buf_2_val_1_2_4_fu_1973_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it4))) begin
        src_kernel_win_0_val_0_2_fu_244 <= src_kernel_win_0_val_0_1_6_reg_3308;
        src_kernel_win_0_val_1_2_fu_260 <= src_kernel_win_0_val_1_1_6_reg_3318;
        src_kernel_win_0_val_2_2_fu_268 <= src_kernel_win_0_val_2_1_9_reg_3313;
        src_kernel_win_1_val_0_2_fu_280 <= src_kernel_win_1_val_0_1_6_reg_3323;
        src_kernel_win_1_val_1_2_fu_296 <= src_kernel_win_1_val_1_1_6_reg_3333;
        src_kernel_win_1_val_2_2_fu_304 <= src_kernel_win_1_val_2_1_9_reg_3328;
        src_kernel_win_2_val_0_2_fu_316 <= src_kernel_win_2_val_0_1_6_reg_3338;
        src_kernel_win_2_val_1_2_fu_332 <= src_kernel_win_2_val_1_1_6_reg_3348;
        src_kernel_win_2_val_2_2_fu_340 <= src_kernel_win_2_val_2_1_9_reg_3343;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it1))) begin
        tmp_27_reg_3199 <= tmp_27_fu_1224_p1;
        x_reg_3194 <= grp_sobel_borderInterpolate_fu_644_ap_return;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~(ap_const_lv1_0 == brmerge_reg_3089) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == tmp_19_fu_1055_p2) & ~(ap_const_lv1_0 == or_cond7_fu_1112_p2))) begin
        tmp_30_reg_3125 <= tmp_30_fu_1126_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~(ap_const_lv1_0 == brmerge_reg_3089) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == tmp_19_fu_1055_p2) & (ap_const_lv1_0 == or_cond7_fu_1112_p2))) begin
        tmp_31_reg_3121 <= ImagLoc_x_fu_1087_p2[ap_const_lv32_B];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_lv1_0 == brmerge_reg_3089) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == tmp_18_reg_3037) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it2))) begin
        tmp_32_reg_3236 <= tmp_32_fu_1256_p1;
        tmp_33_reg_3242 <= tmp_33_fu_1260_p1;
        tmp_40_reg_3266 <= tmp_40_fu_1264_p1;
        tmp_41_reg_3272 <= tmp_41_fu_1268_p1;
        tmp_52_reg_3296 <= tmp_52_fu_1272_p1;
        tmp_53_reg_3302 <= tmp_53_fu_1276_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (ap_const_lv1_0 == brmerge_reg_3089) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == tmp_19_reg_3093) & (ap_const_lv1_0 == tmp_18_reg_3037))) begin
        tmp_34_reg_3167 <= tmp_34_fu_1196_p1;
        tmp_42_reg_3172 <= tmp_42_fu_1200_p1;
        tmp_54_reg_3183 <= tmp_54_fu_1212_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~(ap_const_lv1_0 == brmerge_reg_3089) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == tmp_19_fu_1055_p2) & (ap_const_lv1_0 == or_cond7_1_fu_1147_p2))) begin
        tmp_39_reg_3143 <= ImagLoc_x_fu_1087_p2[ap_const_lv32_B];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~(ap_const_lv1_0 == brmerge_reg_3089) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == tmp_19_reg_3093) & ~(ap_const_lv1_0 == or_cond7_1_reg_3139) & (ap_const_lv1_0 == tmp_85_1_reg_3147))) begin
        tmp_43_reg_3177 <= tmp_43_fu_1208_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~(ap_const_lv1_0 == brmerge_reg_3089) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == tmp_19_fu_1055_p2) & (ap_const_lv1_0 == or_cond7_2_fu_1177_p2))) begin
        tmp_50_reg_3159 <= ImagLoc_x_fu_1087_p2[ap_const_lv32_B];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~(ap_const_lv1_0 == brmerge_reg_3089) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == tmp_19_reg_3093) & ~(ap_const_lv1_0 == or_cond7_2_reg_3155) & (ap_const_lv1_0 == tmp_85_2_reg_3163))) begin
        tmp_55_reg_3188 <= tmp_55_fu_1220_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~(ap_const_lv1_0 == brmerge_reg_3089) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == tmp_19_fu_1055_p2) & ~(ap_const_lv1_0 == or_cond7_1_fu_1147_p2))) begin
        tmp_85_1_reg_3147 <= tmp_85_1_fu_1161_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~(ap_const_lv1_0 == brmerge_reg_3089) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == tmp_19_fu_1055_p2) & ~(ap_const_lv1_0 == or_cond7_2_fu_1177_p2))) begin
        tmp_85_2_reg_3163 <= tmp_85_2_fu_1191_p2;
    end
end

/// ap_done assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0 or tmp_13_fu_935_p2 or ap_sig_cseq_ST_st5_fsm_4)
begin
    if (((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & (ap_const_lv1_0 == tmp_13_fu_935_p2)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (tmp_13_fu_935_p2 or ap_sig_cseq_ST_st5_fsm_4)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & (ap_const_lv1_0 == tmp_13_fu_935_p2))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg0_fsm_5 assign process. ///
always @ (ap_sig_bdd_158)
begin
    if (ap_sig_bdd_158) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_5 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_5 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st14_fsm_6 assign process. ///
always @ (ap_sig_bdd_672)
begin
    if (ap_sig_bdd_672) begin
        ap_sig_cseq_ST_st14_fsm_6 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st14_fsm_6 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st1_fsm_0 assign process. ///
always @ (ap_sig_bdd_25)
begin
    if (ap_sig_bdd_25) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st2_fsm_1 assign process. ///
always @ (ap_sig_bdd_78)
begin
    if (ap_sig_bdd_78) begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st3_fsm_2 assign process. ///
always @ (ap_sig_bdd_87)
begin
    if (ap_sig_bdd_87) begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st4_fsm_3 assign process. ///
always @ (ap_sig_bdd_96)
begin
    if (ap_sig_bdd_96) begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st5_fsm_4 assign process. ///
always @ (ap_sig_bdd_126)
begin
    if (ap_sig_bdd_126) begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_0;
    end
end

/// grp_sobel_borderInterpolate_fu_626_ap_ce assign process. ///
always @ (tmp_18_reg_3037 or brmerge_reg_3089 or tmp_19_fu_1055_p2 or tmp_19_reg_3093 or ap_sig_cseq_ST_pp0_stg0_fsm_5 or ap_sig_bdd_197 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_217 or ap_reg_ppiten_pp0_it7)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (((ap_const_lv1_0 == brmerge_reg_3089) & ~(ap_const_lv1_0 == tmp_19_reg_3093) & (ap_const_lv1_0 == tmp_18_reg_3037)) | ((ap_const_lv1_0 == brmerge_reg_3089) & ~(ap_const_lv1_0 == tmp_19_fu_1055_p2) & (ap_const_lv1_0 == tmp_18_reg_3037))))) begin
        grp_sobel_borderInterpolate_fu_626_ap_ce = ap_const_logic_1;
    end else begin
        grp_sobel_borderInterpolate_fu_626_ap_ce = ap_const_logic_0;
    end
end

/// grp_sobel_borderInterpolate_fu_632_ap_ce assign process. ///
always @ (tmp_18_reg_3037 or brmerge_reg_3089 or tmp_19_fu_1055_p2 or tmp_19_reg_3093 or ap_sig_cseq_ST_pp0_stg0_fsm_5 or ap_sig_bdd_197 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_217 or ap_reg_ppiten_pp0_it7)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (((ap_const_lv1_0 == brmerge_reg_3089) & ~(ap_const_lv1_0 == tmp_19_reg_3093) & (ap_const_lv1_0 == tmp_18_reg_3037)) | ((ap_const_lv1_0 == brmerge_reg_3089) & ~(ap_const_lv1_0 == tmp_19_fu_1055_p2) & (ap_const_lv1_0 == tmp_18_reg_3037))))) begin
        grp_sobel_borderInterpolate_fu_632_ap_ce = ap_const_logic_1;
    end else begin
        grp_sobel_borderInterpolate_fu_632_ap_ce = ap_const_logic_0;
    end
end

/// grp_sobel_borderInterpolate_fu_638_ap_ce assign process. ///
always @ (tmp_18_reg_3037 or brmerge_reg_3089 or tmp_19_fu_1055_p2 or tmp_19_reg_3093 or ap_sig_cseq_ST_pp0_stg0_fsm_5 or ap_sig_bdd_197 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_217 or ap_reg_ppiten_pp0_it7)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (((ap_const_lv1_0 == brmerge_reg_3089) & ~(ap_const_lv1_0 == tmp_19_reg_3093) & (ap_const_lv1_0 == tmp_18_reg_3037)) | ((ap_const_lv1_0 == brmerge_reg_3089) & ~(ap_const_lv1_0 == tmp_19_fu_1055_p2) & (ap_const_lv1_0 == tmp_18_reg_3037))))) begin
        grp_sobel_borderInterpolate_fu_638_ap_ce = ap_const_logic_1;
    end else begin
        grp_sobel_borderInterpolate_fu_638_ap_ce = ap_const_logic_0;
    end
end

/// grp_sobel_borderInterpolate_fu_644_ap_ce assign process. ///
always @ (tmp_19_reg_3093 or ap_sig_cseq_ST_pp0_stg0_fsm_5 or ap_sig_bdd_197 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_217 or ap_reg_ppiten_pp0_it7 or ap_reg_ppstg_tmp_19_reg_3093_pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (~(ap_const_lv1_0 == tmp_19_reg_3093) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it1)))) begin
        grp_sobel_borderInterpolate_fu_644_ap_ce = ap_const_logic_1;
    end else begin
        grp_sobel_borderInterpolate_fu_644_ap_ce = ap_const_logic_0;
    end
end

/// grp_sobel_borderInterpolate_fu_650_ap_ce assign process. ///
always @ (tmp_18_reg_3037 or brmerge_reg_3089 or ap_sig_cseq_ST_pp0_stg0_fsm_5 or ap_sig_bdd_197 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_217 or ap_reg_ppiten_pp0_it7 or ap_reg_ppstg_tmp_19_reg_3093_pp0_it1 or ap_reg_ppstg_tmp_19_reg_3093_pp0_it2)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (((ap_const_lv1_0 == brmerge_reg_3089) & (ap_const_lv1_0 == tmp_18_reg_3037) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it1)) | ((ap_const_lv1_0 == brmerge_reg_3089) & (ap_const_lv1_0 == tmp_18_reg_3037) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it2))))) begin
        grp_sobel_borderInterpolate_fu_650_ap_ce = ap_const_logic_1;
    end else begin
        grp_sobel_borderInterpolate_fu_650_ap_ce = ap_const_logic_0;
    end
end

/// grp_sobel_borderInterpolate_fu_656_ap_ce assign process. ///
always @ (tmp_18_reg_3037 or brmerge_reg_3089 or ap_sig_cseq_ST_pp0_stg0_fsm_5 or ap_sig_bdd_197 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_217 or ap_reg_ppiten_pp0_it7 or ap_reg_ppstg_tmp_19_reg_3093_pp0_it1 or ap_reg_ppstg_tmp_19_reg_3093_pp0_it2)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (((ap_const_lv1_0 == brmerge_reg_3089) & (ap_const_lv1_0 == tmp_18_reg_3037) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it1)) | ((ap_const_lv1_0 == brmerge_reg_3089) & (ap_const_lv1_0 == tmp_18_reg_3037) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it2))))) begin
        grp_sobel_borderInterpolate_fu_656_ap_ce = ap_const_logic_1;
    end else begin
        grp_sobel_borderInterpolate_fu_656_ap_ce = ap_const_logic_0;
    end
end

/// grp_sobel_borderInterpolate_fu_662_ap_ce assign process. ///
always @ (tmp_18_reg_3037 or brmerge_reg_3089 or ap_sig_cseq_ST_pp0_stg0_fsm_5 or ap_sig_bdd_197 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_217 or ap_reg_ppiten_pp0_it7 or ap_reg_ppstg_tmp_19_reg_3093_pp0_it1 or ap_reg_ppstg_tmp_19_reg_3093_pp0_it2)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (((ap_const_lv1_0 == brmerge_reg_3089) & (ap_const_lv1_0 == tmp_18_reg_3037) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it1)) | ((ap_const_lv1_0 == brmerge_reg_3089) & (ap_const_lv1_0 == tmp_18_reg_3037) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it2))))) begin
        grp_sobel_borderInterpolate_fu_662_ap_ce = ap_const_logic_1;
    end else begin
        grp_sobel_borderInterpolate_fu_662_ap_ce = ap_const_logic_0;
    end
end

/// grp_sobel_borderInterpolate_fu_668_ap_ce assign process. ///
always @ (tmp_18_reg_3037 or brmerge_reg_3089 or ap_sig_cseq_ST_pp0_stg0_fsm_5 or ap_sig_bdd_197 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_217 or ap_reg_ppiten_pp0_it7 or ap_reg_ppstg_tmp_19_reg_3093_pp0_it1 or ap_reg_ppstg_tmp_19_reg_3093_pp0_it2)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (((ap_const_lv1_0 == brmerge_reg_3089) & (ap_const_lv1_0 == tmp_18_reg_3037) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it1)) | ((ap_const_lv1_0 == brmerge_reg_3089) & (ap_const_lv1_0 == tmp_18_reg_3037) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it2))))) begin
        grp_sobel_borderInterpolate_fu_668_ap_ce = ap_const_logic_1;
    end else begin
        grp_sobel_borderInterpolate_fu_668_ap_ce = ap_const_logic_0;
    end
end

/// grp_sobel_borderInterpolate_fu_674_ap_ce assign process. ///
always @ (tmp_18_reg_3037 or brmerge_reg_3089 or ap_sig_cseq_ST_pp0_stg0_fsm_5 or ap_sig_bdd_197 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_217 or ap_reg_ppiten_pp0_it7 or ap_reg_ppstg_tmp_19_reg_3093_pp0_it1 or ap_reg_ppstg_tmp_19_reg_3093_pp0_it2)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (((ap_const_lv1_0 == brmerge_reg_3089) & (ap_const_lv1_0 == tmp_18_reg_3037) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it1)) | ((ap_const_lv1_0 == brmerge_reg_3089) & (ap_const_lv1_0 == tmp_18_reg_3037) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it2))))) begin
        grp_sobel_borderInterpolate_fu_674_ap_ce = ap_const_logic_1;
    end else begin
        grp_sobel_borderInterpolate_fu_674_ap_ce = ap_const_logic_0;
    end
end

/// grp_sobel_borderInterpolate_fu_680_ap_ce assign process. ///
always @ (tmp_18_reg_3037 or brmerge_reg_3089 or ap_sig_cseq_ST_pp0_stg0_fsm_5 or ap_sig_bdd_197 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_217 or ap_reg_ppiten_pp0_it7 or ap_reg_ppstg_tmp_19_reg_3093_pp0_it1 or ap_reg_ppstg_tmp_19_reg_3093_pp0_it2)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (((ap_const_lv1_0 == brmerge_reg_3089) & (ap_const_lv1_0 == tmp_18_reg_3037) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it1)) | ((ap_const_lv1_0 == brmerge_reg_3089) & (ap_const_lv1_0 == tmp_18_reg_3037) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it2))))) begin
        grp_sobel_borderInterpolate_fu_680_ap_ce = ap_const_logic_1;
    end else begin
        grp_sobel_borderInterpolate_fu_680_ap_ce = ap_const_logic_0;
    end
end

/// k_buf_0_val_0_ce0 assign process. ///
always @ (ap_reg_ppiten_pp0_it3 or ap_sig_bdd_197 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_217 or ap_reg_ppiten_pp0_it7)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        k_buf_0_val_0_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_0_ce0 = ap_const_logic_0;
    end
end

/// k_buf_0_val_0_ce1 assign process. ///
always @ (ap_sig_bdd_197 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_217 or ap_reg_ppiten_pp0_it7)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        k_buf_0_val_0_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_0_ce1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_0_we1 assign process. ///
always @ (brmerge_reg_3089 or ap_reg_ppstg_tmp_19_reg_3093_pp0_it3 or ap_reg_ppstg_or_cond7_reg_3117_pp0_it3 or ap_sig_bdd_197 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_217 or ap_reg_ppiten_pp0_it7)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3089) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3117_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        k_buf_0_val_0_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_0_we1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_1_ce0 assign process. ///
always @ (ap_reg_ppiten_pp0_it3 or ap_sig_bdd_197 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_217 or ap_reg_ppiten_pp0_it7)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        k_buf_0_val_1_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_1_ce0 = ap_const_logic_0;
    end
end

/// k_buf_0_val_1_ce1 assign process. ///
always @ (brmerge_reg_3089 or ap_reg_ppstg_tmp_19_reg_3093_pp0_it3 or ap_reg_ppstg_or_cond7_reg_3117_pp0_it3 or ap_sig_bdd_197 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_217 or ap_reg_ppiten_pp0_it7 or ap_reg_ppstg_tmp_30_reg_3125_pp0_it3)
begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3089) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3117_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_3125_pp0_it3)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3089) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3117_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_3125_pp0_it3)))) begin
        k_buf_0_val_1_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_1_ce1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_1_we1 assign process. ///
always @ (brmerge_reg_3089 or ap_reg_ppstg_tmp_19_reg_3093_pp0_it3 or ap_reg_ppstg_or_cond7_reg_3117_pp0_it3 or ap_sig_bdd_197 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_217 or ap_reg_ppiten_pp0_it7 or ap_reg_ppstg_tmp_30_reg_3125_pp0_it3)
begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3089) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3117_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_3125_pp0_it3)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3089) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3117_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_3125_pp0_it3)))) begin
        k_buf_0_val_1_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_1_we1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_2_ce0 assign process. ///
always @ (ap_reg_ppiten_pp0_it3 or ap_sig_bdd_197 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_217 or ap_reg_ppiten_pp0_it7)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        k_buf_0_val_2_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_2_ce0 = ap_const_logic_0;
    end
end

/// k_buf_0_val_2_ce1 assign process. ///
always @ (brmerge_reg_3089 or ap_reg_ppstg_tmp_19_reg_3093_pp0_it3 or ap_reg_ppstg_or_cond7_reg_3117_pp0_it3 or ap_sig_bdd_197 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_217 or ap_reg_ppiten_pp0_it7 or ap_reg_ppstg_tmp_30_reg_3125_pp0_it3)
begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3089) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3117_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_3125_pp0_it3)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3089) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3117_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_3125_pp0_it3)))) begin
        k_buf_0_val_2_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_2_ce1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_2_we1 assign process. ///
always @ (brmerge_reg_3089 or ap_reg_ppstg_tmp_19_reg_3093_pp0_it3 or ap_reg_ppstg_or_cond7_reg_3117_pp0_it3 or ap_sig_bdd_197 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_217 or ap_reg_ppiten_pp0_it7 or ap_reg_ppstg_tmp_30_reg_3125_pp0_it3)
begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3089) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3117_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_3125_pp0_it3)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3089) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3117_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_3125_pp0_it3)))) begin
        k_buf_0_val_2_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_2_we1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_0_ce0 assign process. ///
always @ (ap_reg_ppiten_pp0_it3 or ap_sig_bdd_197 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_217 or ap_reg_ppiten_pp0_it7)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        k_buf_1_val_0_ce0 = ap_const_logic_1;
    end else begin
        k_buf_1_val_0_ce0 = ap_const_logic_0;
    end
end

/// k_buf_1_val_0_ce1 assign process. ///
always @ (ap_sig_bdd_197 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_217 or ap_reg_ppiten_pp0_it7)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        k_buf_1_val_0_ce1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_0_ce1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_0_we1 assign process. ///
always @ (brmerge_reg_3089 or ap_reg_ppstg_tmp_19_reg_3093_pp0_it3 or ap_reg_ppstg_or_cond7_1_reg_3139_pp0_it3 or ap_sig_bdd_197 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_217 or ap_reg_ppiten_pp0_it7)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3089) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_1_reg_3139_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        k_buf_1_val_0_we1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_0_we1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_1_ce0 assign process. ///
always @ (ap_reg_ppiten_pp0_it3 or ap_sig_bdd_197 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_217 or ap_reg_ppiten_pp0_it7)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        k_buf_1_val_1_ce0 = ap_const_logic_1;
    end else begin
        k_buf_1_val_1_ce0 = ap_const_logic_0;
    end
end

/// k_buf_1_val_1_ce1 assign process. ///
always @ (brmerge_reg_3089 or ap_reg_ppstg_tmp_19_reg_3093_pp0_it3 or ap_reg_ppstg_or_cond7_1_reg_3139_pp0_it3 or ap_sig_bdd_197 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_217 or ap_reg_ppiten_pp0_it7 or ap_reg_ppstg_tmp_85_1_reg_3147_pp0_it3)
begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3089) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_1_reg_3139_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_85_1_reg_3147_pp0_it3)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3089) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_1_reg_3139_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_85_1_reg_3147_pp0_it3)))) begin
        k_buf_1_val_1_ce1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_1_ce1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_1_we1 assign process. ///
always @ (brmerge_reg_3089 or ap_reg_ppstg_tmp_19_reg_3093_pp0_it3 or ap_reg_ppstg_or_cond7_1_reg_3139_pp0_it3 or ap_sig_bdd_197 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_217 or ap_reg_ppiten_pp0_it7 or ap_reg_ppstg_tmp_85_1_reg_3147_pp0_it3)
begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3089) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_1_reg_3139_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_85_1_reg_3147_pp0_it3)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3089) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_1_reg_3139_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_85_1_reg_3147_pp0_it3)))) begin
        k_buf_1_val_1_we1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_1_we1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_2_ce0 assign process. ///
always @ (ap_reg_ppiten_pp0_it3 or ap_sig_bdd_197 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_217 or ap_reg_ppiten_pp0_it7)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        k_buf_1_val_2_ce0 = ap_const_logic_1;
    end else begin
        k_buf_1_val_2_ce0 = ap_const_logic_0;
    end
end

/// k_buf_1_val_2_ce1 assign process. ///
always @ (brmerge_reg_3089 or ap_reg_ppstg_tmp_19_reg_3093_pp0_it3 or ap_reg_ppstg_or_cond7_1_reg_3139_pp0_it3 or ap_sig_bdd_197 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_217 or ap_reg_ppiten_pp0_it7 or ap_reg_ppstg_tmp_85_1_reg_3147_pp0_it3)
begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3089) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_1_reg_3139_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_85_1_reg_3147_pp0_it3)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3089) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_1_reg_3139_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_85_1_reg_3147_pp0_it3)))) begin
        k_buf_1_val_2_ce1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_2_ce1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_2_we1 assign process. ///
always @ (brmerge_reg_3089 or ap_reg_ppstg_tmp_19_reg_3093_pp0_it3 or ap_reg_ppstg_or_cond7_1_reg_3139_pp0_it3 or ap_sig_bdd_197 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_217 or ap_reg_ppiten_pp0_it7 or ap_reg_ppstg_tmp_85_1_reg_3147_pp0_it3)
begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3089) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_1_reg_3139_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_85_1_reg_3147_pp0_it3)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3089) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_1_reg_3139_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_85_1_reg_3147_pp0_it3)))) begin
        k_buf_1_val_2_we1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_2_we1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_0_ce0 assign process. ///
always @ (ap_reg_ppiten_pp0_it3 or ap_sig_bdd_197 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_217 or ap_reg_ppiten_pp0_it7)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        k_buf_2_val_0_ce0 = ap_const_logic_1;
    end else begin
        k_buf_2_val_0_ce0 = ap_const_logic_0;
    end
end

/// k_buf_2_val_0_ce1 assign process. ///
always @ (ap_sig_bdd_197 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_217 or ap_reg_ppiten_pp0_it7)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        k_buf_2_val_0_ce1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_0_ce1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_0_we1 assign process. ///
always @ (brmerge_reg_3089 or ap_reg_ppstg_tmp_19_reg_3093_pp0_it3 or ap_reg_ppstg_or_cond7_2_reg_3155_pp0_it3 or ap_sig_bdd_197 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_217 or ap_reg_ppiten_pp0_it7)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3089) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_2_reg_3155_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        k_buf_2_val_0_we1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_0_we1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_1_ce0 assign process. ///
always @ (ap_reg_ppiten_pp0_it3 or ap_sig_bdd_197 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_217 or ap_reg_ppiten_pp0_it7)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        k_buf_2_val_1_ce0 = ap_const_logic_1;
    end else begin
        k_buf_2_val_1_ce0 = ap_const_logic_0;
    end
end

/// k_buf_2_val_1_ce1 assign process. ///
always @ (brmerge_reg_3089 or ap_reg_ppstg_tmp_19_reg_3093_pp0_it3 or ap_reg_ppstg_or_cond7_2_reg_3155_pp0_it3 or ap_sig_bdd_197 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_217 or ap_reg_ppiten_pp0_it7 or ap_reg_ppstg_tmp_85_2_reg_3163_pp0_it3)
begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3089) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_2_reg_3155_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_85_2_reg_3163_pp0_it3)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3089) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_2_reg_3155_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_85_2_reg_3163_pp0_it3)))) begin
        k_buf_2_val_1_ce1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_1_ce1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_1_we1 assign process. ///
always @ (brmerge_reg_3089 or ap_reg_ppstg_tmp_19_reg_3093_pp0_it3 or ap_reg_ppstg_or_cond7_2_reg_3155_pp0_it3 or ap_sig_bdd_197 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_217 or ap_reg_ppiten_pp0_it7 or ap_reg_ppstg_tmp_85_2_reg_3163_pp0_it3)
begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3089) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_2_reg_3155_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_85_2_reg_3163_pp0_it3)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3089) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_2_reg_3155_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_85_2_reg_3163_pp0_it3)))) begin
        k_buf_2_val_1_we1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_1_we1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_2_ce0 assign process. ///
always @ (ap_reg_ppiten_pp0_it3 or ap_sig_bdd_197 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_217 or ap_reg_ppiten_pp0_it7)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        k_buf_2_val_2_ce0 = ap_const_logic_1;
    end else begin
        k_buf_2_val_2_ce0 = ap_const_logic_0;
    end
end

/// k_buf_2_val_2_ce1 assign process. ///
always @ (brmerge_reg_3089 or ap_reg_ppstg_tmp_19_reg_3093_pp0_it3 or ap_reg_ppstg_or_cond7_2_reg_3155_pp0_it3 or ap_sig_bdd_197 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_217 or ap_reg_ppiten_pp0_it7 or ap_reg_ppstg_tmp_85_2_reg_3163_pp0_it3)
begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3089) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_2_reg_3155_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_85_2_reg_3163_pp0_it3)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3089) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_2_reg_3155_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_85_2_reg_3163_pp0_it3)))) begin
        k_buf_2_val_2_ce1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_2_ce1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_2_we1 assign process. ///
always @ (brmerge_reg_3089 or ap_reg_ppstg_tmp_19_reg_3093_pp0_it3 or ap_reg_ppstg_or_cond7_2_reg_3155_pp0_it3 or ap_sig_bdd_197 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_217 or ap_reg_ppiten_pp0_it7 or ap_reg_ppstg_tmp_85_2_reg_3163_pp0_it3)
begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3089) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_2_reg_3155_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_85_2_reg_3163_pp0_it3)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3089) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_2_reg_3155_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_85_2_reg_3163_pp0_it3)))) begin
        k_buf_2_val_2_we1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_2_we1 = ap_const_logic_0;
    end
end

/// p_dst_data_stream_0_V_write assign process. ///
always @ (ap_sig_bdd_197 or ap_reg_ppiten_pp0_it4 or ap_reg_ppstg_or_cond222_i_reg_3102_pp0_it6 or ap_sig_bdd_217 or ap_reg_ppiten_pp0_it7)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_or_cond222_i_reg_3102_pp0_it6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        p_dst_data_stream_0_V_write = ap_const_logic_1;
    end else begin
        p_dst_data_stream_0_V_write = ap_const_logic_0;
    end
end

/// p_dst_data_stream_1_V_write assign process. ///
always @ (ap_sig_bdd_197 or ap_reg_ppiten_pp0_it4 or ap_reg_ppstg_or_cond222_i_reg_3102_pp0_it6 or ap_sig_bdd_217 or ap_reg_ppiten_pp0_it7)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_or_cond222_i_reg_3102_pp0_it6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        p_dst_data_stream_1_V_write = ap_const_logic_1;
    end else begin
        p_dst_data_stream_1_V_write = ap_const_logic_0;
    end
end

/// p_dst_data_stream_2_V_write assign process. ///
always @ (ap_sig_bdd_197 or ap_reg_ppiten_pp0_it4 or ap_reg_ppstg_or_cond222_i_reg_3102_pp0_it6 or ap_sig_bdd_217 or ap_reg_ppiten_pp0_it7)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_or_cond222_i_reg_3102_pp0_it6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        p_dst_data_stream_2_V_write = ap_const_logic_1;
    end else begin
        p_dst_data_stream_2_V_write = ap_const_logic_0;
    end
end

/// p_src_data_stream_0_V_read assign process. ///
always @ (brmerge_reg_3089 or ap_reg_ppstg_tmp_19_reg_3093_pp0_it3 or ap_reg_ppstg_or_cond7_reg_3117_pp0_it3 or ap_sig_bdd_197 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_217 or ap_reg_ppiten_pp0_it7)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3089) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3117_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        p_src_data_stream_0_V_read = ap_const_logic_1;
    end else begin
        p_src_data_stream_0_V_read = ap_const_logic_0;
    end
end

/// p_src_data_stream_1_V_read assign process. ///
always @ (brmerge_reg_3089 or ap_reg_ppstg_tmp_19_reg_3093_pp0_it3 or ap_reg_ppstg_or_cond7_1_reg_3139_pp0_it3 or ap_sig_bdd_197 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_217 or ap_reg_ppiten_pp0_it7)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3089) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_1_reg_3139_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        p_src_data_stream_1_V_read = ap_const_logic_1;
    end else begin
        p_src_data_stream_1_V_read = ap_const_logic_0;
    end
end

/// p_src_data_stream_2_V_read assign process. ///
always @ (brmerge_reg_3089 or ap_reg_ppstg_tmp_19_reg_3093_pp0_it3 or ap_reg_ppstg_or_cond7_2_reg_3155_pp0_it3 or ap_sig_bdd_197 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_217 or ap_reg_ppiten_pp0_it7)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3089) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_2_reg_3155_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        p_src_data_stream_2_V_read = ap_const_logic_1;
    end else begin
        p_src_data_stream_2_V_read = ap_const_logic_0;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_start or ap_CS_fsm or tmp_5_fu_884_p2 or tmp_13_fu_935_p2 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_197 or ap_reg_ppiten_pp0_it4 or ap_reg_ppiten_pp0_it5 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_217 or ap_reg_ppiten_pp0_it7 or tmp_9_fu_860_p2 or tmp_2_fu_872_p2)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if (~(ap_start == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : 
        begin
            if (~(ap_const_lv1_0 == tmp_9_fu_860_p2)) begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end
        end
        ap_ST_st3_fsm_2 : 
        begin
            if (~(ap_const_lv1_0 == tmp_2_fu_872_p2)) begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end else begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end
        end
        ap_ST_st4_fsm_3 : 
        begin
            if (~(tmp_5_fu_884_p2 == ap_const_lv1_0)) begin
                ap_NS_fsm = ap_ST_st5_fsm_4;
            end else begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end
        end
        ap_ST_st5_fsm_4 : 
        begin
            if ((ap_const_lv1_0 == tmp_13_fu_935_p2)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_5;
            end
        end
        ap_ST_pp0_stg0_fsm_5 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it5)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_5;
            end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_217 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it5)))) begin
                ap_NS_fsm = ap_ST_st14_fsm_6;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_5;
            end
        end
        ap_ST_st14_fsm_6 : 
        begin
            ap_NS_fsm = ap_ST_st5_fsm_4;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ImagLoc_x_cast_fu_1097_p1 = $signed(ImagLoc_x_fu_1087_p2);
assign ImagLoc_x_fu_1087_p2 = ($signed(tmp_27_cast_fu_1051_p1) + $signed(ap_const_lv12_FFF));
assign ImagLoc_y_cast_cast_fu_1006_p1 = ImagLoc_y_fu_952_p2;
assign ImagLoc_y_fu_952_p2 = ($signed(tmp_23_cast_cast_fu_931_p1) + $signed(ap_const_lv11_7FC));
assign OP1_V_0_0_cast_fu_2054_p1 = src_kernel_win_0_val_2_2_fu_268;
assign OP1_V_0_2_cast_fu_2106_p1 = src_kernel_win_0_val_0_2_fu_244;
assign OP1_V_1_0_cast_fu_2192_p1 = src_kernel_win_1_val_2_2_fu_304;
assign OP1_V_1_2_cast_fu_2244_p1 = src_kernel_win_1_val_0_2_fu_280;
assign OP1_V_2_0_cast_fu_2330_p1 = src_kernel_win_2_val_2_2_fu_340;
assign OP1_V_2_2_cast_fu_2382_p1 = src_kernel_win_2_val_0_2_fu_316;

/// ap_sig_bdd_126 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_126 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_4]);
end

/// ap_sig_bdd_158 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_158 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_5]);
end

/// ap_sig_bdd_197 assign process. ///
always @ (p_src_data_stream_0_V_empty_n or p_src_data_stream_1_V_empty_n or p_src_data_stream_2_V_empty_n or brmerge_reg_3089 or ap_reg_ppstg_tmp_19_reg_3093_pp0_it3 or ap_reg_ppstg_or_cond7_reg_3117_pp0_it3 or ap_reg_ppstg_or_cond7_1_reg_3139_pp0_it3 or ap_reg_ppstg_or_cond7_2_reg_3155_pp0_it3)
begin
    ap_sig_bdd_197 = (((p_src_data_stream_0_V_empty_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3089) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3117_pp0_it3)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3089) & (p_src_data_stream_1_V_empty_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_1_reg_3139_pp0_it3)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3093_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3089) & (p_src_data_stream_2_V_empty_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_2_reg_3155_pp0_it3)));
end

/// ap_sig_bdd_217 assign process. ///
always @ (p_dst_data_stream_0_V_full_n or p_dst_data_stream_1_V_full_n or p_dst_data_stream_2_V_full_n or ap_reg_ppstg_or_cond222_i_reg_3102_pp0_it6)
begin
    ap_sig_bdd_217 = (((p_dst_data_stream_0_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond222_i_reg_3102_pp0_it6)) | (~(ap_const_lv1_0 == ap_reg_ppstg_or_cond222_i_reg_3102_pp0_it6) & (p_dst_data_stream_1_V_full_n == ap_const_logic_0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_or_cond222_i_reg_3102_pp0_it6) & (p_dst_data_stream_2_V_full_n == ap_const_logic_0)));
end

/// ap_sig_bdd_25 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_25 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_672 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_672 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_6]);
end

/// ap_sig_bdd_78 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_78 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end

/// ap_sig_bdd_87 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_87 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end

/// ap_sig_bdd_96 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_96 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3]);
end
assign brmerge_fu_1045_p2 = (tmp_16_fu_958_p2 | or_cond6_2_fu_985_p2);
assign col_assign_1_fu_1204_p2 = (ImagLoc_x_reg_3106 + p_neg229_i_reg_2994);
assign col_assign_3_1_t1_fu_1636_p2 = (ap_reg_ppstg_tmp_27_reg_3199_pp0_it3 + tmp_11_reg_3000);
assign col_assign_3_2_t1_fu_1879_p2 = (ap_reg_ppstg_tmp_27_reg_3199_pp0_it3 + tmp_11_reg_3000);
assign col_assign_3_fu_1393_p2 = (ap_reg_ppstg_tmp_27_reg_3199_pp0_it3 + tmp_11_reg_3000);
assign col_assign_fu_1131_p2 = (tmp_26_fu_1093_p1 + tmp_11_reg_3000);
assign col_assign_s_fu_1216_p2 = (ImagLoc_x_reg_3106 + p_neg229_i_reg_2994);
assign col_buf_0_val_0_0_2_fu_1403_p3 = ((sel_tmp_fu_1397_p2)? col_buf_0_val_0_0_5_fu_364: col_buf_0_val_0_0_6_fu_368);
assign col_buf_0_val_0_0_9_fu_1417_p3 = ((sel_tmp2_fu_1411_p2)? col_buf_0_val_0_0_3_fu_360: col_buf_0_val_0_0_2_fu_1403_p3);
assign col_buf_1_val_0_0_2_fu_1646_p3 = ((sel_tmp16_fu_1640_p2)? col_buf_1_val_0_0_5_fu_336: col_buf_1_val_0_0_3_fu_320);
assign col_buf_1_val_0_0_9_fu_1660_p3 = ((sel_tmp17_fu_1654_p2)? col_buf_1_val_0_0_6_fu_344: col_buf_1_val_0_0_2_fu_1646_p3);
assign col_buf_2_val_0_0_2_fu_1889_p3 = ((sel_tmp26_fu_1883_p2)? col_buf_2_val_0_0_5_fu_264: col_buf_2_val_0_0_3_fu_248);
assign col_buf_2_val_0_0_9_fu_1903_p3 = ((sel_tmp27_fu_1897_p2)? col_buf_2_val_0_0_6_fu_272: col_buf_2_val_0_0_2_fu_1889_p3);
assign cols_cast1_fu_850_p1 = p_src_cols_V_read;
assign grp_sobel_borderInterpolate_fu_626_len = p_src_rows_V_read;
assign grp_sobel_borderInterpolate_fu_626_p = y_1_2_1_cast_cast_reg_3069;
assign grp_sobel_borderInterpolate_fu_632_len = p_src_rows_V_read;
assign grp_sobel_borderInterpolate_fu_632_p = y_1_2_1_cast_cast_reg_3069;
assign grp_sobel_borderInterpolate_fu_638_len = p_src_rows_V_read;
assign grp_sobel_borderInterpolate_fu_638_p = y_1_2_1_cast_cast_reg_3069;
assign grp_sobel_borderInterpolate_fu_644_len = p_src_cols_V_read;
assign grp_sobel_borderInterpolate_fu_644_p = ImagLoc_x_reg_3106;
assign grp_sobel_borderInterpolate_fu_650_len = p_src_rows_V_read;
assign grp_sobel_borderInterpolate_fu_650_p = ImagLoc_y_cast_cast_reg_3055;
assign grp_sobel_borderInterpolate_fu_656_len = p_src_rows_V_read;
assign grp_sobel_borderInterpolate_fu_656_p = y_1_2_cast_cast_reg_3062;
assign grp_sobel_borderInterpolate_fu_662_len = p_src_rows_V_read;
assign grp_sobel_borderInterpolate_fu_662_p = ImagLoc_y_cast_cast_reg_3055;
assign grp_sobel_borderInterpolate_fu_668_len = p_src_rows_V_read;
assign grp_sobel_borderInterpolate_fu_668_p = y_1_2_cast_cast_reg_3062;
assign grp_sobel_borderInterpolate_fu_674_len = p_src_rows_V_read;
assign grp_sobel_borderInterpolate_fu_674_p = ImagLoc_y_cast_cast_reg_3055;
assign grp_sobel_borderInterpolate_fu_680_len = p_src_rows_V_read;
assign grp_sobel_borderInterpolate_fu_680_p = y_1_2_cast_cast_reg_3062;
assign heightloop_fu_890_p2 = (tmp_reg_2682 + ap_const_lv10_5);
assign i_V_fu_940_p2 = (p_012_0_i_reg_603 + ap_const_lv10_1);
assign icmp1_fu_1076_p2 = (tmp_25_fu_1066_p4 != ap_const_lv10_0? 1'b1: 1'b0);
assign icmp_fu_974_p2 = ($signed(tmp_17_fu_964_p4) > $signed(10'b0000000000)? 1'b1: 1'b0);
assign j_V_fu_1060_p2 = (p_025_0_i_reg_614 + ap_const_lv11_1);
assign k_buf_0_val_0_address0 = tmp_24_fu_1243_p1;
assign k_buf_0_val_0_address1 = k_buf_0_val_0_addr_reg_3218;
assign k_buf_0_val_0_d1 = p_src_data_stream_0_V_dout;
assign k_buf_0_val_1_address0 = tmp_24_fu_1243_p1;
assign k_buf_0_val_1_address1 = k_buf_0_val_1_addr_reg_3224;
assign k_buf_0_val_1_d1 = k_buf_0_val_0_q0;
assign k_buf_0_val_2_address0 = tmp_24_fu_1243_p1;
assign k_buf_0_val_2_address1 = k_buf_0_val_2_addr_reg_3230;
assign k_buf_0_val_2_d1 = k_buf_0_val_1_q0;
assign k_buf_1_val_0_address0 = tmp_24_fu_1243_p1;
assign k_buf_1_val_0_address1 = k_buf_1_val_0_addr_reg_3248;
assign k_buf_1_val_0_d1 = p_src_data_stream_1_V_dout;
assign k_buf_1_val_1_address0 = tmp_24_fu_1243_p1;
assign k_buf_1_val_1_address1 = k_buf_1_val_1_addr_reg_3254;
assign k_buf_1_val_1_d1 = k_buf_1_val_0_q0;
assign k_buf_1_val_2_address0 = tmp_24_fu_1243_p1;
assign k_buf_1_val_2_address1 = k_buf_1_val_2_addr_reg_3260;
assign k_buf_1_val_2_d1 = k_buf_1_val_1_q0;
assign k_buf_2_val_0_address0 = tmp_24_fu_1243_p1;
assign k_buf_2_val_0_address1 = k_buf_2_val_0_addr_reg_3278;
assign k_buf_2_val_0_d1 = p_src_data_stream_2_V_dout;
assign k_buf_2_val_1_address0 = tmp_24_fu_1243_p1;
assign k_buf_2_val_1_address1 = k_buf_2_val_1_addr_reg_3284;
assign k_buf_2_val_1_d1 = k_buf_2_val_0_q0;
assign k_buf_2_val_2_address0 = tmp_24_fu_1243_p1;
assign k_buf_2_val_2_address1 = k_buf_2_val_2_addr_reg_3290;
assign k_buf_2_val_2_d1 = k_buf_2_val_1_q0;
assign locy_0_1_t_fu_1343_p2 = (tmp_23_reg_3082 - tmp_33_reg_3242);
assign locy_0_2_t_fu_1228_p2 = (tmp_23_reg_3082 - tmp_34_reg_3167);
assign locy_1_0_t_fu_1555_p2 = (tmp_21_reg_3041 - tmp_40_reg_3266);
assign locy_1_1_t_fu_1586_p2 = (tmp_21_reg_3041 - tmp_41_reg_3272);
assign locy_1_2_t_fu_1232_p2 = (tmp_21_reg_3041 - tmp_42_reg_3172);
assign locy_2_0_t_fu_1798_p2 = (tmp_21_reg_3041 - tmp_52_reg_3296);
assign locy_2_1_t_fu_1829_p2 = (tmp_21_reg_3041 - tmp_53_reg_3302);
assign locy_2_2_t_fu_1236_p2 = (tmp_21_reg_3041 - tmp_54_reg_3183);
assign locy_fu_1312_p2 = (tmp_22_reg_3076 - tmp_32_reg_3236);
assign not_i_i_i1_fu_2527_p2 = (tmp_37_reg_3389 != ap_const_lv3_0? 1'b1: 1'b0);
assign not_i_i_i2_fu_2563_p2 = (tmp_45_reg_3405 != ap_const_lv3_0? 1'b1: 1'b0);
assign not_i_i_i_fu_2491_p2 = (tmp_36_reg_3373 != ap_const_lv3_0? 1'b1: 1'b0);
assign or_cond222_i_fu_1082_p2 = (tmp_15_reg_3032 & icmp1_fu_1076_p2);
assign or_cond6_2_fu_985_p2 = (icmp_fu_974_p2 & tmp_76_2_fu_980_p2);
assign or_cond7_1_fu_1147_p2 = (tmp_81_1_fu_1136_p2 & tmp_83_1_fu_1142_p2);
assign or_cond7_2_fu_1177_p2 = (tmp_81_2_fu_1166_p2 & tmp_83_2_fu_1172_p2);
assign or_cond7_fu_1112_p2 = (tmp_28_fu_1101_p2 & tmp_29_fu_1107_p2);
assign overflow_1_fu_2532_p2 = (not_i_i_i1_fu_2527_p2 & tmp_i_i1_fu_2522_p2);
assign overflow_2_fu_2568_p2 = (not_i_i_i2_fu_2563_p2 & tmp_i_i2_fu_2558_p2);
assign overflow_fu_2496_p2 = (not_i_i_i_fu_2491_p2 & tmp_i_i_fu_2486_p2);
assign p_Val2_0_1_2_fu_2094_p3 = {{src_kernel_win_0_val_1_1_fu_256}, {ap_const_lv1_0}};
assign p_Val2_0_1_fu_2084_p2 = (ap_const_lv10_0 - p_shl_cast_fu_2080_p1);
assign p_Val2_0_2_fu_2110_p2 = (ap_const_lv9_0 - OP1_V_0_2_cast_fu_2106_p1);
assign p_Val2_10_fu_2551_p3 = ((tmp_i_i1_38_fu_2546_p2)? p_mux_i_i39_cast_fu_2538_p3: p_Val2_5_reg_3384);
assign p_Val2_112_1_2_fu_2232_p3 = {{src_kernel_win_1_val_1_1_fu_292}, {ap_const_lv1_0}};
assign p_Val2_112_1_fu_2222_p2 = (ap_const_lv10_0 - p_shl1_cast_fu_2218_p1);
assign p_Val2_112_2_fu_2248_p2 = (ap_const_lv9_0 - OP1_V_1_2_cast_fu_2244_p1);
assign p_Val2_11_fu_2587_p3 = ((tmp_i_i2_45_fu_2582_p2)? p_mux_i_i48_cast_fu_2574_p3: p_Val2_7_reg_3400);
assign p_Val2_1_fu_2146_p2 = ($signed(tmp15_fu_2140_p2) + $signed(tmp13_fu_2124_p2));
assign p_Val2_2_1_2_fu_2370_p3 = {{src_kernel_win_2_val_1_1_fu_328}, {ap_const_lv1_0}};
assign p_Val2_2_1_fu_2360_p2 = (ap_const_lv10_0 - p_shl2_cast_fu_2356_p1);
assign p_Val2_2_2_fu_2386_p2 = (ap_const_lv9_0 - OP1_V_2_2_cast_fu_2382_p1);
assign p_Val2_2_fu_2160_p1 = p_Val2_1_fu_2146_p2[7:0];
assign p_Val2_3_0_0_2_cast_cast_fu_2068_p1 = $signed(p_Val2_3_0_0_2_fu_2062_p2);
assign p_Val2_3_0_0_2_fu_2062_p2 = (tmp_136_0_0_2_cast_fu_2058_p1 - OP1_V_0_0_cast_fu_2054_p1);
assign p_Val2_3_1_0_2_cast_cast_fu_2206_p1 = $signed(p_Val2_3_1_0_2_fu_2200_p2);
assign p_Val2_3_1_0_2_fu_2200_p2 = (tmp_136_1_0_2_cast_fu_2196_p1 - OP1_V_1_0_cast_fu_2192_p1);
assign p_Val2_3_2_0_2_cast_cast_fu_2344_p1 = $signed(p_Val2_3_2_0_2_fu_2338_p2);
assign p_Val2_3_2_0_2_fu_2338_p2 = (tmp_136_2_0_2_cast_fu_2334_p1 - OP1_V_2_0_cast_fu_2330_p1);
assign p_Val2_4_fu_2284_p2 = ($signed(tmp45_fu_2278_p2) + $signed(tmp43_fu_2262_p2));
assign p_Val2_5_fu_2298_p1 = p_Val2_4_fu_2284_p2[7:0];
assign p_Val2_7_fu_2436_p1 = p_Val2_s_fu_2422_p2[7:0];
assign p_Val2_9_fu_2515_p3 = ((tmp_i_i_31_fu_2510_p2)? p_mux_i_i_cast_fu_2502_p3: p_Val2_2_reg_3368);
assign p_Val2_s_fu_2422_p2 = ($signed(tmp50_fu_2416_p2) + $signed(tmp48_fu_2400_p2));
assign p_dst_data_stream_0_V_din = p_Val2_9_reg_3410;
assign p_dst_data_stream_1_V_din = p_Val2_10_reg_3415;
assign p_dst_data_stream_2_V_din = p_Val2_11_reg_3420;
assign p_i_fu_1030_p3 = ((tmp_76_2_fu_980_p2)? ap_const_lv10_2: ref_reg_3008);
assign p_mux_i_i39_cast_fu_2538_p3 = ((tmp_i_i1_fu_2522_p2)? ap_const_lv8_FF: ap_const_lv8_0);
assign p_mux_i_i48_cast_fu_2574_p3 = ((tmp_i_i2_fu_2558_p2)? ap_const_lv8_FF: ap_const_lv8_0);
assign p_mux_i_i_cast_fu_2502_p3 = ((tmp_i_i_fu_2486_p2)? ap_const_lv8_FF: ap_const_lv8_0);
assign p_neg229_i_fu_909_p2 = (ap_const_lv12_3 - p_src_cols_V_read);
assign p_shl1_cast_fu_2218_p1 = p_shl1_fu_2210_p3;
assign p_shl1_fu_2210_p3 = {{src_kernel_win_1_val_1_2_fu_296}, {ap_const_lv1_0}};
assign p_shl2_cast_fu_2356_p1 = p_shl2_fu_2348_p3;
assign p_shl2_fu_2348_p3 = {{src_kernel_win_2_val_1_2_fu_332}, {ap_const_lv1_0}};
assign p_shl_cast_fu_2080_p1 = p_shl_fu_2072_p3;
assign p_shl_fu_2072_p3 = {{src_kernel_win_0_val_1_2_fu_260}, {ap_const_lv1_0}};
assign ref_cast_fu_923_p1 = ref_fu_918_p2;
assign ref_fu_918_p2 = ($signed(tmp_reg_2682) + $signed(ap_const_lv10_3FF));
assign right_border_buf_0_val_1_2_11_fu_1434_p3 = ((sel_tmp2_fu_1411_p2)? right_border_buf_0_val_1_2_1_fu_348: right_border_buf_0_val_1_2_fu_1426_p3);
assign right_border_buf_0_val_1_2_3_fu_1487_p3 = ((sel_tmp6_fu_1482_p2)? right_border_buf_0_val_1_2_7_fu_356: k_buf_0_val_1_q0);
assign right_border_buf_0_val_1_2_4_fu_1500_p3 = ((sel_tmp7_fu_1495_p2)? right_border_buf_0_val_1_2_7_fu_356: right_border_buf_0_val_1_2_3_fu_1487_p3);
assign right_border_buf_0_val_1_2_5_fu_1509_p3 = ((sel_tmp6_fu_1482_p2)? k_buf_0_val_1_q0: right_border_buf_0_val_1_2_2_fu_352);
assign right_border_buf_0_val_1_2_6_fu_1517_p3 = ((sel_tmp7_fu_1495_p2)? right_border_buf_0_val_1_2_2_fu_352: right_border_buf_0_val_1_2_5_fu_1509_p3);
assign right_border_buf_0_val_1_2_8_fu_1526_p3 = ((sel_tmp7_fu_1495_p2)? k_buf_0_val_1_q0: right_border_buf_0_val_1_2_1_fu_348);
assign right_border_buf_0_val_1_2_fu_1426_p3 = ((sel_tmp_fu_1397_p2)? right_border_buf_0_val_1_2_2_fu_352: right_border_buf_0_val_1_2_7_fu_356);
assign right_border_buf_1_val_1_2_11_fu_1677_p3 = ((sel_tmp17_fu_1654_p2)? right_border_buf_1_val_1_2_1_fu_372: right_border_buf_1_val_1_2_fu_1669_p3);
assign right_border_buf_1_val_1_2_3_fu_1730_p3 = ((sel_tmp18_fu_1725_p2)? right_border_buf_1_val_1_2_7_fu_380: k_buf_1_val_1_q0);
assign right_border_buf_1_val_1_2_4_fu_1743_p3 = ((sel_tmp19_fu_1738_p2)? right_border_buf_1_val_1_2_7_fu_380: right_border_buf_1_val_1_2_3_fu_1730_p3);
assign right_border_buf_1_val_1_2_5_fu_1752_p3 = ((sel_tmp18_fu_1725_p2)? k_buf_1_val_1_q0: right_border_buf_1_val_1_2_2_fu_376);
assign right_border_buf_1_val_1_2_6_fu_1760_p3 = ((sel_tmp19_fu_1738_p2)? right_border_buf_1_val_1_2_2_fu_376: right_border_buf_1_val_1_2_5_fu_1752_p3);
assign right_border_buf_1_val_1_2_8_fu_1769_p3 = ((sel_tmp19_fu_1738_p2)? k_buf_1_val_1_q0: right_border_buf_1_val_1_2_1_fu_372);
assign right_border_buf_1_val_1_2_fu_1669_p3 = ((sel_tmp16_fu_1640_p2)? right_border_buf_1_val_1_2_2_fu_376: right_border_buf_1_val_1_2_7_fu_380);
assign right_border_buf_2_val_1_2_11_fu_1920_p3 = ((sel_tmp27_fu_1897_p2)? right_border_buf_2_val_1_2_3_fu_308: right_border_buf_2_val_1_2_fu_1912_p3);
assign right_border_buf_2_val_1_2_4_fu_1973_p3 = ((sel_tmp28_fu_1968_p2)? k_buf_2_val_1_q0: right_border_buf_2_val_1_2_3_fu_308);
assign right_border_buf_2_val_1_2_5_fu_1987_p3 = ((sel_tmp29_fu_1982_p2)? k_buf_2_val_1_q0: right_border_buf_2_val_1_2_2_fu_300);
assign right_border_buf_2_val_1_2_6_fu_1995_p3 = ((sel_tmp28_fu_1968_p2)? right_border_buf_2_val_1_2_2_fu_300: right_border_buf_2_val_1_2_5_fu_1987_p3);
assign right_border_buf_2_val_1_2_7_fu_2004_p3 = ((sel_tmp29_fu_1982_p2)? right_border_buf_2_val_1_2_1_fu_284: k_buf_2_val_1_q0);
assign right_border_buf_2_val_1_2_8_fu_2012_p3 = ((sel_tmp28_fu_1968_p2)? right_border_buf_2_val_1_2_1_fu_284: right_border_buf_2_val_1_2_7_fu_2004_p3);
assign right_border_buf_2_val_1_2_fu_1912_p3 = ((sel_tmp26_fu_1883_p2)? right_border_buf_2_val_1_2_2_fu_300: right_border_buf_2_val_1_2_1_fu_284);
assign sel_tmp10_fu_1559_p2 = (tmp_21_reg_3041 == tmp_40_reg_3266? 1'b1: 1'b0);
assign sel_tmp11_fu_1563_p3 = ((sel_tmp10_fu_1559_p2)? k_buf_1_val_0_q0: k_buf_1_val_2_q0);
assign sel_tmp12_fu_1571_p2 = (locy_1_0_t_fu_1555_p2 == ap_const_lv2_1? 1'b1: 1'b0);
assign sel_tmp13_fu_1590_p2 = (tmp_21_reg_3041 == tmp_41_reg_3272? 1'b1: 1'b0);
assign sel_tmp14_fu_1594_p3 = ((sel_tmp13_fu_1590_p2)? k_buf_1_val_0_q0: k_buf_1_val_2_q0);
assign sel_tmp15_fu_1602_p2 = (locy_1_1_t_fu_1586_p2 == ap_const_lv2_1? 1'b1: 1'b0);
assign sel_tmp16_fu_1640_p2 = (col_assign_3_1_t1_fu_1636_p2 == ap_const_lv2_1? 1'b1: 1'b0);
assign sel_tmp17_fu_1654_p2 = (col_assign_3_1_t1_fu_1636_p2 == ap_const_lv2_0? 1'b1: 1'b0);
assign sel_tmp18_fu_1725_p2 = (ap_reg_ppstg_tmp_43_reg_3177_pp0_it3 == ap_const_lv2_1? 1'b1: 1'b0);
assign sel_tmp19_fu_1738_p2 = (ap_reg_ppstg_tmp_43_reg_3177_pp0_it3 == ap_const_lv2_0? 1'b1: 1'b0);
assign sel_tmp1_fu_1328_p2 = (locy_fu_1312_p2 == ap_const_lv2_1? 1'b1: 1'b0);
assign sel_tmp20_fu_1802_p2 = (tmp_21_reg_3041 == tmp_52_reg_3296? 1'b1: 1'b0);
assign sel_tmp21_fu_1806_p3 = ((sel_tmp20_fu_1802_p2)? k_buf_2_val_0_q0: k_buf_2_val_2_q0);
assign sel_tmp22_fu_1814_p2 = (locy_2_0_t_fu_1798_p2 == ap_const_lv2_1? 1'b1: 1'b0);
assign sel_tmp23_fu_1833_p2 = (tmp_21_reg_3041 == tmp_53_reg_3302? 1'b1: 1'b0);
assign sel_tmp24_fu_1837_p3 = ((sel_tmp23_fu_1833_p2)? k_buf_2_val_0_q0: k_buf_2_val_2_q0);
assign sel_tmp25_fu_1845_p2 = (locy_2_1_t_fu_1829_p2 == ap_const_lv2_1? 1'b1: 1'b0);
assign sel_tmp26_fu_1883_p2 = (col_assign_3_2_t1_fu_1879_p2 == ap_const_lv2_1? 1'b1: 1'b0);
assign sel_tmp27_fu_1897_p2 = (col_assign_3_2_t1_fu_1879_p2 == ap_const_lv2_0? 1'b1: 1'b0);
assign sel_tmp28_fu_1968_p2 = (ap_reg_ppstg_tmp_55_reg_3188_pp0_it3 == ap_const_lv2_0? 1'b1: 1'b0);
assign sel_tmp29_fu_1982_p2 = (ap_reg_ppstg_tmp_55_reg_3188_pp0_it3 == ap_const_lv2_1? 1'b1: 1'b0);
assign sel_tmp2_fu_1411_p2 = (col_assign_3_fu_1393_p2 == ap_const_lv2_0? 1'b1: 1'b0);
assign sel_tmp3_fu_1347_p2 = (tmp_23_reg_3082 == tmp_33_reg_3242? 1'b1: 1'b0);
assign sel_tmp4_fu_1351_p3 = ((sel_tmp3_fu_1347_p2)? k_buf_0_val_0_q0: k_buf_0_val_2_q0);
assign sel_tmp5_fu_1359_p2 = (locy_0_1_t_fu_1343_p2 == ap_const_lv2_1? 1'b1: 1'b0);
assign sel_tmp6_fu_1482_p2 = (ap_reg_ppstg_col_assign_reg_3129_pp0_it3 == ap_const_lv2_1? 1'b1: 1'b0);
assign sel_tmp7_fu_1495_p2 = (ap_reg_ppstg_col_assign_reg_3129_pp0_it3 == ap_const_lv2_0? 1'b1: 1'b0);
assign sel_tmp8_fu_1316_p2 = (tmp_22_reg_3076 == tmp_32_reg_3236? 1'b1: 1'b0);
assign sel_tmp9_fu_1320_p3 = ((sel_tmp8_fu_1316_p2)? k_buf_0_val_0_q0: k_buf_0_val_2_q0);
assign sel_tmp_fu_1397_p2 = (col_assign_3_fu_1393_p2 == ap_const_lv2_1? 1'b1: 1'b0);
assign src_kernel_win_0_val_0_1_3_fu_1334_p3 = ((sel_tmp1_fu_1328_p2)? k_buf_0_val_1_q0: sel_tmp9_fu_1320_p3);
assign src_kernel_win_0_val_1_1_3_fu_1365_p3 = ((sel_tmp5_fu_1359_p2)? k_buf_0_val_1_q0: sel_tmp4_fu_1351_p3);
assign src_kernel_win_1_val_0_1_3_fu_1577_p3 = ((sel_tmp12_fu_1571_p2)? k_buf_1_val_1_q0: sel_tmp11_fu_1563_p3);
assign src_kernel_win_1_val_1_1_3_fu_1608_p3 = ((sel_tmp15_fu_1602_p2)? k_buf_1_val_1_q0: sel_tmp14_fu_1594_p3);
assign src_kernel_win_2_val_0_1_3_fu_1820_p3 = ((sel_tmp22_fu_1814_p2)? k_buf_2_val_1_q0: sel_tmp21_fu_1806_p3);
assign src_kernel_win_2_val_1_1_3_fu_1851_p3 = ((sel_tmp25_fu_1845_p2)? k_buf_2_val_1_q0: sel_tmp24_fu_1837_p3);
assign tmp13_fu_2124_p2 = ($signed(tmp_136_0_1_cast_fu_2090_p1) + $signed(tmp_136_0_2_cast_fu_2116_p1));
assign tmp14_fu_2130_p2 = ($signed(p_Val2_3_0_0_2_cast_cast_fu_2068_p1) + $signed(tmp_136_0_2_2_cast_cast_fu_2120_p1));
assign tmp15_fu_2140_p2 = ($signed(tmp88_cast_fu_2136_p1) + $signed(tmp_136_0_1_cast_30_fu_2102_p1));
assign tmp43_fu_2262_p2 = ($signed(tmp_136_1_1_cast_fu_2228_p1) + $signed(tmp_136_1_2_cast_fu_2254_p1));
assign tmp44_fu_2268_p2 = ($signed(p_Val2_3_1_0_2_cast_cast_fu_2206_p1) + $signed(tmp_136_1_2_2_cast_cast_fu_2258_p1));
assign tmp45_fu_2278_p2 = ($signed(tmp93_cast_fu_2274_p1) + $signed(tmp_136_1_1_cast_37_fu_2240_p1));
assign tmp48_fu_2400_p2 = ($signed(tmp_136_2_1_cast_fu_2366_p1) + $signed(tmp_136_2_2_cast_fu_2392_p1));
assign tmp49_fu_2406_p2 = ($signed(p_Val2_3_2_0_2_cast_cast_fu_2344_p1) + $signed(tmp_136_2_2_2_cast_cast_fu_2396_p1));
assign tmp50_fu_2416_p2 = ($signed(tmp98_cast_fu_2412_p1) + $signed(tmp_136_2_1_cast_44_fu_2378_p1));
assign tmp88_cast_fu_2136_p1 = tmp14_fu_2130_p2;
assign tmp93_cast_fu_2274_p1 = tmp44_fu_2268_p2;
assign tmp98_cast_fu_2412_p1 = tmp49_fu_2406_p2;
assign tmp_10_fu_900_p2 = ($signed(tmp_6_reg_2688) + $signed(ap_const_lv11_7FD));
assign tmp_11_fu_914_p1 = p_neg229_i_fu_909_p2[1:0];
assign tmp_12_fu_927_p1 = ref_fu_918_p2[1:0];
assign tmp_136_0_0_2_cast_fu_2058_p1 = src_kernel_win_0_val_2_1_fu_252;
assign tmp_136_0_1_cast_30_fu_2102_p1 = p_Val2_0_1_2_fu_2094_p3;
assign tmp_136_0_1_cast_fu_2090_p1 = $signed(p_Val2_0_1_fu_2084_p2);
assign tmp_136_0_2_2_cast_cast_fu_2120_p1 = src_kernel_win_0_val_0_1_fu_240;
assign tmp_136_0_2_cast_fu_2116_p1 = $signed(p_Val2_0_2_fu_2110_p2);
assign tmp_136_1_0_2_cast_fu_2196_p1 = src_kernel_win_1_val_2_1_fu_288;
assign tmp_136_1_1_cast_37_fu_2240_p1 = p_Val2_112_1_2_fu_2232_p3;
assign tmp_136_1_1_cast_fu_2228_p1 = $signed(p_Val2_112_1_fu_2222_p2);
assign tmp_136_1_2_2_cast_cast_fu_2258_p1 = src_kernel_win_1_val_0_1_fu_276;
assign tmp_136_1_2_cast_fu_2254_p1 = $signed(p_Val2_112_2_fu_2248_p2);
assign tmp_136_2_0_2_cast_fu_2334_p1 = src_kernel_win_2_val_2_1_fu_324;
assign tmp_136_2_1_cast_44_fu_2378_p1 = p_Val2_2_1_2_fu_2370_p3;
assign tmp_136_2_1_cast_fu_2366_p1 = $signed(p_Val2_2_1_fu_2360_p2);
assign tmp_136_2_2_2_cast_cast_fu_2396_p1 = src_kernel_win_2_val_0_1_fu_312;
assign tmp_136_2_2_cast_fu_2392_p1 = $signed(p_Val2_2_2_fu_2386_p2);
assign tmp_13_fu_935_p2 = (p_012_0_i_reg_603 < heightloop_reg_2977? 1'b1: 1'b0);
assign tmp_15_cast_fu_905_p1 = tmp_10_fu_900_p2;
assign tmp_15_fu_946_p2 = (p_012_0_i_reg_603 > ap_const_lv10_4? 1'b1: 1'b0);
assign tmp_16_fu_958_p2 = ($signed(ImagLoc_y_fu_952_p2) < $signed(11'b11111111111)? 1'b1: 1'b0);
assign tmp_17_fu_964_p4 = {{ImagLoc_y_fu_952_p2[ap_const_lv32_A : ap_const_lv32_1]}};
assign tmp_19_fu_1055_p2 = (p_025_0_i_reg_614 < widthloop_reg_2982? 1'b1: 1'b0);
assign tmp_1_fu_866_p2 = (tmp_s_reg_581 + ap_const_lv2_1);
assign tmp_21_fu_999_p3 = ((tmp_76_2_fu_980_p2)? ap_const_lv2_2: tmp_12_reg_3018);
assign tmp_22_fu_1037_p1 = p_i_fu_1030_p3[1:0];
assign tmp_23_cast_cast_fu_931_p1 = p_012_0_i_reg_603;
assign tmp_23_fu_1041_p1 = p_i_fu_1030_p3[1:0];
assign tmp_24_fu_1243_p1 = $unsigned(x_ext_fu_1240_p1);
assign tmp_25_fu_1066_p4 = {{p_025_0_i_reg_614[ap_const_lv32_A : ap_const_lv32_1]}};
assign tmp_26_fu_1093_p1 = ImagLoc_x_fu_1087_p2[1:0];
assign tmp_27_cast_fu_1051_p1 = p_025_0_i_reg_614;
assign tmp_27_fu_1224_p1 = grp_sobel_borderInterpolate_fu_644_ap_return[1:0];
assign tmp_28_fu_1101_p2 = (p_025_0_i_reg_614 != ap_const_lv11_0? 1'b1: 1'b0);
assign tmp_29_fu_1107_p2 = ($signed(ImagLoc_x_cast_fu_1097_p1) < $signed(cols_cast1_reg_2694)? 1'b1: 1'b0);
assign tmp_2_fu_872_p2 = (tmp_s_reg_581 == ap_const_lv2_2? 1'b1: 1'b0);
assign tmp_30_fu_1126_p2 = ($signed(ImagLoc_x_fu_1087_p2) < $signed(tmp_15_cast_reg_2987)? 1'b1: 1'b0);
assign tmp_32_fu_1256_p1 = grp_sobel_borderInterpolate_fu_650_ap_return[1:0];
assign tmp_33_fu_1260_p1 = grp_sobel_borderInterpolate_fu_656_ap_return[1:0];
assign tmp_34_fu_1196_p1 = grp_sobel_borderInterpolate_fu_626_ap_return[1:0];
assign tmp_40_fu_1264_p1 = grp_sobel_borderInterpolate_fu_662_ap_return[1:0];
assign tmp_41_fu_1268_p1 = grp_sobel_borderInterpolate_fu_668_ap_return[1:0];
assign tmp_42_fu_1200_p1 = grp_sobel_borderInterpolate_fu_632_ap_return[1:0];
assign tmp_43_fu_1208_p1 = col_assign_1_fu_1204_p2[1:0];
assign tmp_4_fu_878_p2 = (tmp_3_reg_592 + ap_const_lv2_1);
assign tmp_52_fu_1272_p1 = grp_sobel_borderInterpolate_fu_674_ap_return[1:0];
assign tmp_53_fu_1276_p1 = grp_sobel_borderInterpolate_fu_680_ap_return[1:0];
assign tmp_54_fu_1212_p1 = grp_sobel_borderInterpolate_fu_638_ap_return[1:0];
assign tmp_55_fu_1220_p1 = col_assign_s_fu_1216_p2[1:0];
assign tmp_5_fu_884_p2 = (tmp_3_reg_592 == ap_const_lv2_2? 1'b1: 1'b0);
assign tmp_6_fu_846_p1 = p_src_cols_V_read[10:0];
assign tmp_76_2_fu_980_p2 = ($signed(ImagLoc_y_fu_952_p2) < $signed(ref_cast_reg_3013)? 1'b1: 1'b0);
assign tmp_81_1_fu_1136_p2 = (p_025_0_i_reg_614 != ap_const_lv11_0? 1'b1: 1'b0);
assign tmp_81_2_fu_1166_p2 = (p_025_0_i_reg_614 != ap_const_lv11_0? 1'b1: 1'b0);
assign tmp_83_1_fu_1142_p2 = ($signed(ImagLoc_x_cast_fu_1097_p1) < $signed(cols_cast1_reg_2694)? 1'b1: 1'b0);
assign tmp_83_2_fu_1172_p2 = ($signed(ImagLoc_x_cast_fu_1097_p1) < $signed(cols_cast1_reg_2694)? 1'b1: 1'b0);
assign tmp_85_1_fu_1161_p2 = ($signed(ImagLoc_x_fu_1087_p2) < $signed(tmp_15_cast_reg_2987)? 1'b1: 1'b0);
assign tmp_85_2_fu_1191_p2 = ($signed(ImagLoc_x_fu_1087_p2) < $signed(tmp_15_cast_reg_2987)? 1'b1: 1'b0);
assign tmp_8_fu_854_p2 = (tmp_7_reg_570 + ap_const_lv2_1);
assign tmp_9_fu_860_p2 = (tmp_7_reg_570 == ap_const_lv2_2? 1'b1: 1'b0);
assign tmp_fu_842_p1 = p_src_rows_V_read[9:0];
assign tmp_i_i1_38_fu_2546_p2 = (isneg_1_reg_3378 | overflow_1_fu_2532_p2);
assign tmp_i_i1_fu_2522_p2 = (isneg_1_reg_3378 ^ ap_const_lv1_1);
assign tmp_i_i2_45_fu_2582_p2 = (isneg_2_reg_3394 | overflow_2_fu_2568_p2);
assign tmp_i_i2_fu_2558_p2 = (isneg_2_reg_3394 ^ ap_const_lv1_1);
assign tmp_i_i_31_fu_2510_p2 = (isneg_reg_3362 | overflow_fu_2496_p2);
assign tmp_i_i_fu_2486_p2 = (isneg_reg_3362 ^ ap_const_lv1_1);
assign widthloop_fu_895_p2 = (tmp_6_reg_2688 + ap_const_lv11_2);
assign x_ext_fu_1240_p1 = $signed(x_reg_3194);
assign y_1_2_1_cast_cast_fu_1026_p1 = $signed(y_1_2_1_fu_1020_p2);
assign y_1_2_1_fu_1020_p2 = ($signed(tmp_23_cast_cast_fu_931_p1) + $signed(ap_const_lv11_7FA));
assign y_1_2_cast_cast_fu_1016_p1 = $signed(y_1_2_fu_1010_p2);
assign y_1_2_fu_1010_p2 = ($signed(tmp_23_cast_cast_fu_931_p1) + $signed(ap_const_lv11_7FB));
always @ (posedge ap_clk)
begin
    cols_cast1_reg_2694[12] <= 1'b0;
    tmp_15_cast_reg_2987[11] <= 1'b0;
    ref_cast_reg_3013[10] <= 1'b0;
    ImagLoc_y_cast_cast_reg_3055[11] <= 1'b0;
end



endmodule //sobel_Filter2D

