$date
  Sat Feb 10 12:58:09 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module tb_comparator $end
$var reg 4 ! a[3:0] $end
$var reg 4 " b[3:0] $end
$var reg 1 # l $end
$var reg 1 $ e $end
$var reg 1 % g $end
$scope module uut $end
$var reg 4 & a[3:0] $end
$var reg 4 ' b[3:0] $end
$var reg 1 ( l $end
$var reg 1 ) e $end
$var reg 1 * g $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b0000 !
b0000 "
0#
1$
0%
b0000 &
b0000 '
0(
1)
0*
#10000000
b0010 !
b0001 "
0$
1%
b0010 &
b0001 '
0)
1*
#20000000
b1100 !
b1100 "
1$
0%
b1100 &
b1100 '
1)
0*
#30000000
