A programmable memory controller for the DDRx interfacing standards