{"vcs1":{"timestamp_begin":1731050962.502425801, "rt":2.01, "ut":0.54, "st":0.30}}
{"vcselab":{"timestamp_begin":1731050964.602739978, "rt":1.33, "ut":0.32, "st":0.22}}
{"link":{"timestamp_begin":1731050966.022030926, "rt":0.44, "ut":0.19, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731050961.727621303}
{"VCS_COMP_START_TIME": 1731050961.727621303}
{"VCS_COMP_END_TIME": 1731050968.474169281}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CG +notimingchecks"}
{"vcs1": {"peak_mem": 330476}}
{"stitch_vcselab": {"peak_mem": 231536}}
