Time resolution is 1 ps
Stopped at time : 1005 ns : File "C:/Users/water/Documents/github/BasicVerilogTutorial/BasicTutorial.srcs/sim_1/new/TestbenchMain.v" Line 39
INFO: xsimkernel Simulation Memory Usage: 16156 KB (Peak: 16156 KB), Simulation CPU Usage: 31937 ms
