/*
 * Copyright 2015 DATA RESPONS AS
 * Copyright 2012 Freescale Semiconductor, Inc.
 * Copyright 2011 Linaro Ltd.
 *
 * The code contained herein is licensed under the GNU General Public
 * License. You may obtain a copy of the GNU General Public License
 * Version 2 or later at the following locations:
 *
 * http://www.opensource.org/licenses/gpl-license.html
 * http://www.gnu.org/copyleft/gpl.html
 */

/dts-v1/;

#include "imx6q.dtsi"
#include "mxxf1-common.dtsi"
#include <dt-bindings/net/qca-ar803x.h>

/ {
	model = "DR imx6q Maritime Computer";
	compatible = "fsl,imx6q";
};

&i2c3 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c3>;
	status = "okay";

	egalax_ts@4 {
		compatible = "eeti,egalax_ts";
		reg = <0x04>;
		interrupt-parent = <&gpio6>;
		interrupts = <8 2>;
		wakeup-gpios = <&gpio6 8 0>;
		disable-suspend = <1>;
		};

	main_rtc: rtc@68 {
		compatible = "stm,m41t82";
		reg = <0x68>;
		};

	adc7417@28 {
		compatible = "adi,ad7417";
		reg = <0x28>;
		};
};

&fec {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet_lm>;
	phy-mode = "rgmii-id";
	status = "okay";
	phy-reset-duration = <10>;
	phy-reset-gpios = <&gpio1 25 GPIO_ACTIVE_LOW>;
	phy-handle = <&arphy>;
	phy-supply = <&vgen6_reg>;
	mdio {
		#address-cells = <1>;
		#size-cells = <0>;
		arphy: ethernet-phy@1 {
			compatible = "ethernet-phy-id004d.d074";
			qca,clk-out-frequency = <125000000>;
			qca,clk-out-strength = <AR803X_STRENGTH_FULL>;
			qca,keep-pll-enabled;
			at803x,eee-disabled;
			reg = <0x1>;
			interrupt-parent = <&gpio1>;
			interrupts = <26 IRQ_TYPE_EDGE_FALLING>;
	   };
	};
};
