# do 8-bit-cpu.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module cpu_8bit
# 
# Top level modules:
# 	cpu_8bit
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module cpu_8bit_vlg_sample_tst
# -- Compiling module cpu_8bit_vlg_check_tst
# ** Warning: 8-bit-cpu.vt(2234): (vlog-2576) [BSOB] - Bit-select into 'M_expected_prev' is out of bounds.
# 
# ** Warning: 8-bit-cpu.vt(2234): (vlog-2576) [BSOB] - Bit-select into 'M_prev' is out of bounds.
# 
# ** Warning: 8-bit-cpu.vt(2234): (vlog-2576) [BSOB] - Bit-select into 'M_expected_prev' is out of bounds.
# 
# ** Warning: 8-bit-cpu.vt(2235): (vlog-2576) [BSOB] - Bit-select into 'M_expected_prev' is out of bounds.
# 
# ** Warning: 8-bit-cpu.vt(2235): (vlog-2576) [BSOB] - Bit-select into 'last_M_exp' is out of bounds.
# 
# ** Warning: 8-bit-cpu.vt(2244): (vlog-2576) [BSOB] - Bit-select into 'last_M_exp' is out of bounds.
# 
# ** Warning: 8-bit-cpu.vt(2244): (vlog-2576) [BSOB] - Bit-select into 'M_expected_prev' is out of bounds.
# 
# ** Warning: 8-bit-cpu.vt(3170): (vlog-2576) [BSOB] - Bit-select into 'SE_expected_prev' is out of bounds.
# 
# ** Warning: 8-bit-cpu.vt(3170): (vlog-2576) [BSOB] - Bit-select into 'SE_prev' is out of bounds.
# 
# ** Warning: 8-bit-cpu.vt(3170): (vlog-2576) [BSOB] - Bit-select into 'SE_expected_prev' is out of bounds.
# 
# ** Warning: 8-bit-cpu.vt(3171): (vlog-2576) [BSOB] - Bit-select into 'SE_expected_prev' is out of bounds.
# 
# ** Warning: 8-bit-cpu.vt(3171): (vlog-2576) [BSOB] - Bit-select into 'last_SE_exp' is out of bounds.
# 
# ** Warning: 8-bit-cpu.vt(3180): (vlog-2576) [BSOB] - Bit-select into 'last_SE_exp' is out of bounds.
# 
# ** Warning: 8-bit-cpu.vt(3180): (vlog-2576) [BSOB] - Bit-select into 'SE_expected_prev' is out of bounds.
# 
# -- Compiling module cpu_8bit_vlg_vec_tst
# 
# Top level modules:
# 	cpu_8bit_vlg_vec_tst
# vsim -L cycloneiii_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -t 1ps -novopt work.cpu_8bit_vlg_vec_tst 
# Loading work.cpu_8bit_vlg_vec_tst
# Loading work.cpu_8bit
# Loading cycloneiii_ver.cycloneiii_lcell_comb
# Loading altera_ver.dffeas
# Loading cycloneiii_ver.cycloneiii_io_ibuf
# Loading cycloneiii_ver.cycloneiii_clkctrl
# Loading cycloneiii_ver.cycloneiii_mux41
# Loading cycloneiii_ver.cycloneiii_ena_reg
# Loading cycloneiii_ver.cycloneiii_io_obuf
# Loading cycloneiii_ver.cycloneiii_ram_block
# Loading cycloneiii_ver.cycloneiii_ram_register
# Loading cycloneiii_ver.cycloneiii_ram_pulse_generator
# Loading work.cpu_8bit_vlg_sample_tst
# Loading work.cpu_8bit_vlg_check_tst
# Loading altera_ver.PRIM_GDFF_LOW
# ERROR! Vector Mismatch for output port M[1] :: @time = 1000000.000 ps
#      Expected value = 000000000000000000000000
#      Real value = 000000111000000000010001
# ERROR! Vector Mismatch for output port M[5] :: @time = 1000000.000 ps
#      Expected value = 000000000000000000000000
#      Real value = 000000111000000000010001
# ERROR! Vector Mismatch for output port M[16] :: @time = 1000000.000 ps
#      Expected value = 000000000000000000000000
#      Real value = 000000111000000000010001
# ERROR! Vector Mismatch for output port M[17] :: @time = 1000000.000 ps
#      Expected value = 000000000000000000000000
#      Real value = 000000111000000000010001
# ERROR! Vector Mismatch for output port M[18] :: @time = 1000000.000 ps
#      Expected value = 000000000000000000000000
#      Real value = 000000111000000000010001
# ERROR! Vector Mismatch for output port R2[0] :: @time = 1000000.000 ps
#      Expected value = 00000000
#      Real value = xxxxxxxx
# ERROR! Vector Mismatch for output port R2[1] :: @time = 1000000.000 ps
#      Expected value = 00000000
#      Real value = xxxxxxxx
# ERROR! Vector Mismatch for output port R2[2] :: @time = 1000000.000 ps
#      Expected value = 00000000
#      Real value = xxxxxxxx
# ERROR! Vector Mismatch for output port R2[3] :: @time = 1000000.000 ps
#      Expected value = 00000000
#      Real value = xxxxxxxx
# ERROR! Vector Mismatch for output port R2[4] :: @time = 1000000.000 ps
#      Expected value = 00000000
#      Real value = xxxxxxxx
# ERROR! Vector Mismatch for output port R2[5] :: @time = 1000000.000 ps
#      Expected value = 00000000
#      Real value = xxxxxxxx
# ERROR! Vector Mismatch for output port R2[6] :: @time = 1000000.000 ps
#      Expected value = 00000000
#      Real value = xxxxxxxx
# ERROR! Vector Mismatch for output port R2[7] :: @time = 1000000.000 ps
#      Expected value = 00000000
#      Real value = xxxxxxxx
# ERROR! Vector Mismatch for output port M[2] :: @time = 1024000.000 ps
#      Expected value = 000000000000000000000000
#      Real value = 000000011110110110010010
# ERROR! Vector Mismatch for output port M[8] :: @time = 1024000.000 ps
#      Expected value = 000000000000000000000000
#      Real value = 000000011110110110010010
# ERROR! Vector Mismatch for output port M[9] :: @time = 1024000.000 ps
#      Expected value = 000000000000000000000000
#      Real value = 000000011110110110010010
# ERROR! Vector Mismatch for output port M[11] :: @time = 1024000.000 ps
#      Expected value = 000000000000000000000000
#      Real value = 000000011110110110010010
# ERROR! Vector Mismatch for output port M[12] :: @time = 1024000.000 ps
#      Expected value = 000000000000000000000000
#      Real value = 000000011110110110010010
# ERROR! Vector Mismatch for output port M[14] :: @time = 1024000.000 ps
#      Expected value = 000000000000000000000000
#      Real value = 000000011110110110010010
# ERROR! Vector Mismatch for output port M[15] :: @time = 1024000.000 ps
#      Expected value = 000000000000000000000000
#      Real value = 000000011110110110010010
# ERROR! Vector Mismatch for output port M[6] :: @time = 1064000.000 ps
#      Expected value = 000000000000000000000000
#      Real value = 000000000000000000100011
#          21 mismatched vectors : Simulation failed !
# ** Note: $finish    : 8-bit-cpu.vt(3415)
#    Time: 10 us  Iteration: 0  Instance: /cpu_8bit_vlg_vec_tst/tb_out
