       Out: {wr_uart}                      VHDL   

